
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.517150                       # Number of seconds simulated
sim_ticks                                517150242500                       # Number of ticks simulated
final_tick                               3753703640500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 102853                       # Simulator instruction rate (inst/s)
host_op_rate                                   122747                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               17846557                       # Simulator tick rate (ticks/s)
host_mem_usage                                2649776                       # Number of bytes of host memory used
host_seconds                                 28977.59                       # Real time elapsed on the host
sim_insts                                  2980431128                       # Number of instructions simulated
sim_ops                                    3556899178                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher    467896832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker      4712704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker        24320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst     11128000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    243071872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.dtb.walker       345856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.itb.walker       128960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst     18338240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data      7045312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.dtb.walker       463936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.itb.walker        19712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst     26983680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     50539008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.dtb.walker       170112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.itb.walker        43072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst     44712000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     11545600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          887169216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst     11128000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst     18338240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst     26983680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst     44712000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     101161920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    556100032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       556100032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher      7310888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker        73636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker          380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       173875                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      3797998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.dtb.walker         5404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.itb.walker         2015                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst       286535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       110083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.dtb.walker         7249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.itb.walker          308                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       421620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       789672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.dtb.walker         2658                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.itb.walker          673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst       698625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       180400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13862019                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8689063                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8689063                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher     904759959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker      9112833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker        47027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst     21517925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    470021769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.dtb.walker       668773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.itb.walker       249367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     35460179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     13623337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.dtb.walker       897101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.itb.walker        38117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     52177642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     97725968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.dtb.walker       328941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.itb.walker        83287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     86458434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     22325427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1715496084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     21517925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     35460179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     52177642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     86458434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        195614179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1075316197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1075316197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1075316197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    904759959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker      9112833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker        47027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     21517925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    470021769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.dtb.walker       668773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.itb.walker       249367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     35460179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     13623337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.dtb.walker       897101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.itb.walker        38117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     52177642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     97725968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.dtb.walker       328941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.itb.walker        83287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     86458434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     22325427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2790812281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    13862020                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8689063                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13862020                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8689063                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              886766592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  402688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               556098304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               887169280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            556100032                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   6292                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            759656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            866238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            938308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            877108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            800773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            888040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            869596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            850421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            928437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            839223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           794692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1036974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           738623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           830366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1025528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           811745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            527525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            542145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            554047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            557564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            538506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            554617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            563021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            536323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            548312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            551744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           544688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           526985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           534622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           525625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           530589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           552723                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1170                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  517150240507                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13862020                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8689063                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2942067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3430701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1735907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1262572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1024325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  814922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  669494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  611721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  534022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  405073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 244151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 107770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  43087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  23146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  76884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 134086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 183795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 241862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 323274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 391830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 452385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 506129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 557382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 609383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 660016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 720195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 801634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 826674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 814217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 724778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 153961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  98005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  66100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  47270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  35478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  26919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  21358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  17486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  13114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  11695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3726                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     11194098                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    128.895329                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    89.589472                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   177.293845                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      8354464     74.63%     74.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1641722     14.67%     89.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       411677      3.68%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       179351      1.60%     94.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       195557      1.75%     96.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        88960      0.79%     97.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        54808      0.49%     97.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        62848      0.56%     98.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       204711      1.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     11194098                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       539375                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.727093                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     42.429106                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       539365    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        539375                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       539375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.109453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.094452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.887190                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        534566     99.11%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          4017      0.74%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27           455      0.08%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31           143      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            62      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            39      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            28      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            14      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            10      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63            10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        539375                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 1136532192971                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            1396327092971                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                69278640000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     82026.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               100776.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1714.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1075.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1715.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1075.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.43                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  8292818                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3057859                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                35.19                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      22932.39                       # Average gap between requests
system.mem_ctrls.pageHitRate                    50.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              42575425200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              23230638750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             53512095000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            28341887040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          33823817040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         347109599700                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           6231492750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           534824955480                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower           1032.767718                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   8105387317                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   17268940000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  491780641933                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              42107037840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              22975070250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             54725190000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            27963066240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          33823817040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         349022953755                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           4553093250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           535170228375                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower           1033.434516                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   5378942001                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   17268940000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  494507061249                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.realview.nvmem.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.realview.vram.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  2334                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    9636864                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         2404                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.pwrStateResidencyTicks::ON   517856445000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     468                       # number of quiesce instructions executed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements         11901380                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1017.485688                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          143173386                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11902384                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.028967                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     3237908301500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data  1017.485688                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.993638                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.993638                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1004                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          471                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          451                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        353012967                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       353012967                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     96280065                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       96280065                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     46314427                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      46314427                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data        44645                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        44645                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       244397                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       244397                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       241499                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       241499                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    142594492                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       142594492                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    142639137                       # number of overall hits
system.cpu0.dcache.overall_hits::total      142639137                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     26101028                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     26101028                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      1257459                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1257459                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data        54931                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        54931                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         5204                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         5204                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         5239                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5239                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     27358487                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      27358487                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     27413418                       # number of overall misses
system.cpu0.dcache.overall_misses::total     27413418                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 1357958400500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1357958400500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data  30438940661                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  30438940661                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data    175900500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    175900500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     32833500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     32833500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        51000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        51000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 1388397341161                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1388397341161                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 1388397341161                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1388397341161                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    122381093                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    122381093                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     47571886                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     47571886                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data        99576                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        99576                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       249601                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       249601                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       246738                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       246738                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    169952979                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    169952979                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    170052555                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    170052555                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.213277                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.213277                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.026433                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.026433                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.551649                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.551649                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.020849                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.020849                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.021233                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.021233                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.160977                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.160977                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.161206                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.161206                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 52027.008304                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 52027.008304                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 24206.706271                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 24206.706271                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 33801.018447                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 33801.018447                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  6267.131132                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6267.131132                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 50748.323223                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50748.323223                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 50646.633746                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50646.633746                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       830213                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets     36451169                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            16408                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets         355388                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.598062                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   102.567248                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks     11901380                       # number of writebacks
system.cpu0.dcache.writebacks::total         11901380                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data     14520078                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     14520078                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data       952995                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       952995                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data         3912                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         3912                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data     15473073                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15473073                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data     15473073                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15473073                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data     11580950                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     11580950                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data       304464                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       304464                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus0.data        37626                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        37626                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         1292                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1292                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         5239                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5239                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data     11885414                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11885414                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data     11923040                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11923040                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data         3278                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         3278                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data         4081                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         4081                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         7359                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         7359                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data 498624894000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 498624894000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   8181314665                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8181314665                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus0.data   3440208500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   3440208500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     48882000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     48882000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     27596500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     27596500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        49000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        49000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data 506806208665                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 506806208665                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data 510246417165                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 510246417165                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    456500000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    456500000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    456500000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    456500000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.094630                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.094630                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.006400                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.006400                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus0.data     0.377862                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.377862                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.005176                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005176                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.021233                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.021233                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.069934                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.069934                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.070114                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.070114                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 43055.612363                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 43055.612363                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 26871.205348                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26871.205348                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus0.data 91431.682879                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 91431.682879                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 37834.365325                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37834.365325                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  5267.512884                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5267.512884                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 42641.022741                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 42641.022741                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 42794.993321                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 42794.993321                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 139261.744966                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 139261.744966                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 62032.884903                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 62032.884903                       # average overall mshr uncacheable latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements      1488630                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse    15.879129                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs     20645529                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs      1488646                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs    13.868663                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus0.dtb.walker    15.879129                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus0.dtb.walker     0.992446                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.992446                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::0            3                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::1            6                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::2            7                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses    178586254                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses    178586254                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus0.dtb.walker     20645225                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total     20645225                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus0.dtb.walker     20645225                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total     20645225                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus0.dtb.walker     20645225                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total     20645225                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus0.dtb.walker      1491606                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total      1491606                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus0.dtb.walker      1491606                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total      1491606                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus0.dtb.walker      1491606                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total      1491606                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::switch_cpus0.dtb.walker  24994552000                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total  24994552000                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::switch_cpus0.dtb.walker  24994552000                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total  24994552000                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::switch_cpus0.dtb.walker  24994552000                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total  24994552000                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus0.dtb.walker     22136831                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total     22136831                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus0.dtb.walker     22136831                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total     22136831                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus0.dtb.walker     22136831                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total     22136831                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.067381                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.067381                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus0.dtb.walker     0.067381                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.067381                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus0.dtb.walker     0.067381                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.067381                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 16756.805752                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total 16756.805752                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::switch_cpus0.dtb.walker 16756.805752                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total 16756.805752                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::switch_cpus0.dtb.walker 16756.805752                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total 16756.805752                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.writebacks::writebacks      1488630                       # number of writebacks
system.cpu0.dtb_walker_cache.writebacks::total      1488630                       # number of writebacks
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus0.dtb.walker      1491606                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total      1491606                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::switch_cpus0.dtb.walker      1491606                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total      1491606                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::switch_cpus0.dtb.walker      1491606                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total      1491606                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker  22011340000                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total  22011340000                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus0.dtb.walker  22011340000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total  22011340000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus0.dtb.walker  22011340000                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total  22011340000                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.067381                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.067381                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.067381                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.067381                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.067381                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.067381                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 14756.805752                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 14756.805752                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 14756.805752                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total 14756.805752                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 14756.805752                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total 14756.805752                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements          1010815                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.958057                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          229751303                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1011327                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           227.178057                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     3236558169500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.958057                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999918                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999918                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          360                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        462558936                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       462558936                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    229728750                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      229728750                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    229728750                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       229728750                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    229728750                       # number of overall hits
system.cpu0.icache.overall_hits::total      229728750                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      1045291                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1045291                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      1045291                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1045291                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      1045291                       # number of overall misses
system.cpu0.icache.overall_misses::total      1045291                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst  28493400248                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  28493400248                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst  28493400248                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  28493400248                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst  28493400248                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  28493400248                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    230774041                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    230774041                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    230774041                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    230774041                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    230774041                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    230774041                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.004529                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004529                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.004529                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004529                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.004529                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004529                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 27258.820987                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 27258.820987                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 27258.820987                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 27258.820987                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 27258.820987                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 27258.820987                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs      4044988                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          576                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs            51104                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    79.152082                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          144                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks      1010815                       # number of writebacks
system.cpu0.icache.writebacks::total          1010815                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst        34437                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        34437                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst        34437                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        34437                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst        34437                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        34437                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst      1010854                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1010854                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst      1010854                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1010854                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst      1010854                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1010854                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst  25737878225                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  25737878225                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst  25737878225                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  25737878225                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst  25737878225                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  25737878225                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.004380                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004380                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.004380                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004380                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.004380                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004380                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 25461.518899                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25461.518899                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 25461.518899                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25461.518899                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 25461.518899                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25461.518899                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements          543                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse    10.514422                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs        17876                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs          556                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs    32.151079                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle 3237016823500                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus0.itb.walker    10.514422                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus0.itb.walker     0.657151                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.657151                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           13                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::1            6                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::2            3                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4            1                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023     0.812500                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses       160180                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses       160180                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.ReadReq_hits::switch_cpus0.itb.walker        17786                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total        17786                       # number of ReadReq hits
system.cpu0.itb_walker_cache.demand_hits::switch_cpus0.itb.walker        17786                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total        17786                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::switch_cpus0.itb.walker        17786                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total        17786                       # number of overall hits
system.cpu0.itb_walker_cache.ReadReq_misses::switch_cpus0.itb.walker         1988                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total         1988                       # number of ReadReq misses
system.cpu0.itb_walker_cache.demand_misses::switch_cpus0.itb.walker         1988                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total         1988                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::switch_cpus0.itb.walker         1988                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total         1988                       # number of overall misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::switch_cpus0.itb.walker     56943000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total     56943000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::switch_cpus0.itb.walker     56943000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total     56943000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::switch_cpus0.itb.walker     56943000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total     56943000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::switch_cpus0.itb.walker        19774                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total        19774                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.demand_accesses::switch_cpus0.itb.walker        19774                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total        19774                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::switch_cpus0.itb.walker        19774                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total        19774                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::switch_cpus0.itb.walker     0.100536                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.100536                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_miss_rate::switch_cpus0.itb.walker     0.100536                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.100536                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::switch_cpus0.itb.walker     0.100536                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.100536                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 28643.360161                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total 28643.360161                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::switch_cpus0.itb.walker 28643.360161                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total 28643.360161                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::switch_cpus0.itb.walker 28643.360161                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total 28643.360161                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.writebacks::writebacks          543                       # number of writebacks
system.cpu0.itb_walker_cache.writebacks::total          543                       # number of writebacks
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::switch_cpus0.itb.walker         1988                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total         1988                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::switch_cpus0.itb.walker         1988                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total         1988                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::switch_cpus0.itb.walker         1988                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total         1988                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker     52967000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total     52967000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::switch_cpus0.itb.walker     52967000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total     52967000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::switch_cpus0.itb.walker     52967000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total     52967000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.100536                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.100536                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.100536                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.100536                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.100536                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.100536                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 26643.360161                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 26643.360161                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 26643.360161                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total 26643.360161                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 26643.360161                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total 26643.360161                       # average overall mshr miss latency
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON   517856445000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     556                       # number of quiesce instructions executed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements           377179                       # number of replacements
system.cpu1.dcache.tags.tagsinuse         1011.433421                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          197625082                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           378183                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           522.564690                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     3239299704000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data  1011.433421                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.987728                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.987728                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1004                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          722                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          145                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           84                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        397766323                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       397766323                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    102290843                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      102290843                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     94777366                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      94777366                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus1.data        58421                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        58421                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       225596                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       225596                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       224384                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       224384                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    197068209                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       197068209                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    197126630                       # number of overall hits
system.cpu1.dcache.overall_hits::total      197126630                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       382499                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       382499                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       673175                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       673175                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus1.data        44481                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        44481                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         6264                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         6264                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         4454                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4454                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      1055674                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1055674                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      1100155                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1100155                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19678272500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19678272500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data  14277881895                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  14277881895                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data    280035000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    280035000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data     27671500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     27671500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  33956154395                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  33956154395                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  33956154395                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  33956154395                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    102673342                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    102673342                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     95450541                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     95450541                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus1.data       102902                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       102902                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       231860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       231860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       228838                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       228838                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    198123883                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    198123883                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    198226785                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    198226785                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.003725                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.003725                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.007053                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.007053                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus1.data     0.432266                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.432266                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.027016                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.027016                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.019464                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.019464                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005328                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005328                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005550                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005550                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 51446.598553                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 51446.598553                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 21209.762536                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21209.762536                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 44705.459770                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44705.459770                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  6212.730130                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6212.730130                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32165.379080                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32165.379080                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30864.882126                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30864.882126                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         4805                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      3518276                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               66                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          79339                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    72.803030                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    44.344849                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks       377179                       # number of writebacks
system.cpu1.dcache.writebacks::total           377179                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       175387                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       175387                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       520589                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       520589                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data         4583                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         4583                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       695976                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       695976                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       695976                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       695976                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       207112                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       207112                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data       152586                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       152586                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus1.data        38938                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        38938                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data         1681                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1681                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         4454                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4454                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       359698                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       359698                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       398636                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       398636                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus1.data          657                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total          657                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          686                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          686                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data         1343                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         1343                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9533003000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9533003000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   3566765913                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3566765913                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus1.data   3126523000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   3126523000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     95958500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     95958500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data     23217500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     23217500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  13099768913                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  13099768913                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  16226291913                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  16226291913                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     61743500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     61743500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     61743500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     61743500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002017                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002017                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.001599                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001599                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus1.data     0.378399                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.378399                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.007250                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.007250                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.019464                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.019464                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001816                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001816                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002011                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002011                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46028.250415                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 46028.250415                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23375.446719                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23375.446719                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus1.data 80294.904720                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 80294.904720                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 57084.176086                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57084.176086                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  5212.730130                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5212.730130                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 36418.798306                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 36418.798306                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 40704.532237                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 40704.532237                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 93977.929985                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 93977.929985                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 45974.311243                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 45974.311243                       # average overall mshr uncacheable latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements        11286                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse    15.850534                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs       161556                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs        11302                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs    14.294461                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus1.dtb.walker    15.850534                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus1.dtb.walker     0.990658                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.990658                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::1           13                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::2            3                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses      1427803                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses      1427803                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.ReadReq_hits::switch_cpus1.dtb.walker       161480                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total       161480                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::switch_cpus1.dtb.walker       161480                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total       161480                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::switch_cpus1.dtb.walker       161480                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total       161480                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::switch_cpus1.dtb.walker        15107                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total        15107                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::switch_cpus1.dtb.walker        15107                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total        15107                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::switch_cpus1.dtb.walker        15107                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total        15107                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::switch_cpus1.dtb.walker    773103500                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total    773103500                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::switch_cpus1.dtb.walker    773103500                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total    773103500                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::switch_cpus1.dtb.walker    773103500                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total    773103500                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::switch_cpus1.dtb.walker       176587                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total       176587                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::switch_cpus1.dtb.walker       176587                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total       176587                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::switch_cpus1.dtb.walker       176587                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total       176587                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.085550                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.085550                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::switch_cpus1.dtb.walker     0.085550                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.085550                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::switch_cpus1.dtb.walker     0.085550                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.085550                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker 51175.183690                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total 51175.183690                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::switch_cpus1.dtb.walker 51175.183690                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total 51175.183690                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::switch_cpus1.dtb.walker 51175.183690                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total 51175.183690                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.writebacks::writebacks        11286                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total        11286                       # number of writebacks
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus1.dtb.walker        15107                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total        15107                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::switch_cpus1.dtb.walker        15107                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total        15107                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::switch_cpus1.dtb.walker        15107                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total        15107                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker    742889500                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total    742889500                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus1.dtb.walker    742889500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total    742889500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus1.dtb.walker    742889500                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total    742889500                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.085550                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.085550                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.085550                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.085550                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.085550                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.085550                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 49175.183690                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 49175.183690                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 49175.183690                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total 49175.183690                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 49175.183690                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total 49175.183690                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements          1474847                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.998805                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          504567583                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1475359                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           341.996479                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.998805                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          279                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          113                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       1013790005                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      1013790005                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    504551997                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      504551997                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    504551997                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       504551997                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    504551997                       # number of overall hits
system.cpu1.icache.overall_hits::total      504551997                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      1605567                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1605567                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      1605567                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1605567                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      1605567                       # number of overall misses
system.cpu1.icache.overall_misses::total      1605567                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst  48388009916                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  48388009916                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst  48388009916                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  48388009916                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst  48388009916                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  48388009916                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    506157564                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    506157564                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    506157564                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    506157564                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    506157564                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    506157564                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.003172                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003172                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.003172                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003172                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.003172                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003172                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 30137.646025                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 30137.646025                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 30137.646025                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 30137.646025                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 30137.646025                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 30137.646025                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs      8477023                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets        13304                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs           134861                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets             62                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    62.857483                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets   214.580645                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks      1474847                       # number of writebacks
system.cpu1.icache.writebacks::total          1474847                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst       130690                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       130690                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst       130690                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       130690                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst       130690                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       130690                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst      1474877                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1474877                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst      1474877                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1474877                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst      1474877                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1474877                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst  41897587900                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  41897587900                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst  41897587900                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  41897587900                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst  41897587900                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  41897587900                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.002914                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002914                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.002914                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002914                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.002914                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002914                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 28407.513237                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 28407.513237                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 28407.513237                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 28407.513237                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 28407.513237                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 28407.513237                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements         3131                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse    15.756657                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs        35705                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs         3144                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs    11.356552                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus1.itb.walker    15.756657                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus1.itb.walker     0.984791                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.984791                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           13                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::2            9                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::4            2                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses       336299                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses       336299                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.ReadReq_hits::switch_cpus1.itb.walker        35554                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total        35554                       # number of ReadReq hits
system.cpu1.itb_walker_cache.demand_hits::switch_cpus1.itb.walker        35554                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total        35554                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::switch_cpus1.itb.walker        35554                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total        35554                       # number of overall hits
system.cpu1.itb_walker_cache.ReadReq_misses::switch_cpus1.itb.walker         5763                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total         5763                       # number of ReadReq misses
system.cpu1.itb_walker_cache.demand_misses::switch_cpus1.itb.walker         5763                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total         5763                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::switch_cpus1.itb.walker         5763                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total         5763                       # number of overall misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::switch_cpus1.itb.walker    291836000                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total    291836000                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::switch_cpus1.itb.walker    291836000                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total    291836000                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::switch_cpus1.itb.walker    291836000                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total    291836000                       # number of overall miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::switch_cpus1.itb.walker        41317                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total        41317                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.demand_accesses::switch_cpus1.itb.walker        41317                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total        41317                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::switch_cpus1.itb.walker        41317                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total        41317                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::switch_cpus1.itb.walker     0.139483                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.139483                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_miss_rate::switch_cpus1.itb.walker     0.139483                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.139483                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::switch_cpus1.itb.walker     0.139483                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.139483                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 50639.597432                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total 50639.597432                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::switch_cpus1.itb.walker 50639.597432                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total 50639.597432                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::switch_cpus1.itb.walker 50639.597432                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total 50639.597432                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.writebacks::writebacks         3131                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total         3131                       # number of writebacks
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::switch_cpus1.itb.walker         5763                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total         5763                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::switch_cpus1.itb.walker         5763                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total         5763                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::switch_cpus1.itb.walker         5763                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total         5763                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker    280310000                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total    280310000                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::switch_cpus1.itb.walker    280310000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total    280310000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::switch_cpus1.itb.walker    280310000                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total    280310000                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.139483                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.139483                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.139483                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.139483                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.139483                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.139483                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 48639.597432                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 48639.597432                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 48639.597432                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total 48639.597432                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 48639.597432                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total 48639.597432                       # average overall mshr miss latency
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON   517856445000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     550                       # number of quiesce instructions executed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements          7765331                       # number of replacements
system.cpu2.dcache.tags.tagsinuse         1021.755636                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          230880859                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          7766304                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            29.728537                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     3238459731500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data  1021.755636                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.997808                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.997808                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          973                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          223                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          623                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.950195                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        580683765                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       580683765                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     63348702                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       63348702                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    157882255                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     157882255                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus2.data       964195                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       964195                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data      4307034                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      4307034                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data      4233822                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      4233822                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    221230957                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       221230957                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    222195152                       # number of overall hits
system.cpu2.dcache.overall_hits::total      222195152                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      1107050                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1107050                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data     54467429                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     54467429                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus2.data       100990                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       100990                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        34777                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        34777                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         8479                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         8479                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     55574479                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      55574479                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     55675469                       # number of overall misses
system.cpu2.dcache.overall_misses::total     55675469                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  62414862000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  62414862000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 1150030070583                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 1150030070583                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data   1624743000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1624743000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data    127847000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    127847000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 1212444932583                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1212444932583                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 1212444932583                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1212444932583                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     64455752                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     64455752                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    212349684                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    212349684                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus2.data      1065185                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total      1065185                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      4341811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      4341811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      4242301                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      4242301                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    276805436                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    276805436                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    277870621                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    277870621                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.017175                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.017175                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.256499                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.256499                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus2.data     0.094810                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.094810                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.008010                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.008010                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.001999                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001999                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.200771                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.200771                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.200365                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.200365                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 56379.442663                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 56379.442663                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 21114.087661                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 21114.087661                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 46718.894672                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 46718.894672                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 15078.075245                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 15078.075245                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 21816.577580                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 21816.577580                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 21777.004386                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 21777.004386                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         1546                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets    235175436                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets        6765942                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs   110.428571                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    34.758713                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks      7765331                       # number of writebacks
system.cpu2.dcache.writebacks::total          7765331                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       290628                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       290628                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data     47471032                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total     47471032                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data        33955                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        33955                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data     47761660                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     47761660                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data     47761660                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     47761660                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       816422                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       816422                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data      6996397                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      6996397                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus2.data        74704                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        74704                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data          822                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          822                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         8479                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         8479                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      7812819                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      7812819                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      7887523                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      7887523                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          331                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          331                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          375                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          375                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          706                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          706                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  51415594000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  51415594000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data 151052068585                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 151052068585                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus2.data   4922405500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   4922405500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     42853000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     42853000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data    119368000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    119368000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 202467662585                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 202467662585                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 207390068085                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 207390068085                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     31343000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     31343000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     31343000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     31343000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.012666                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.012666                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.032948                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.032948                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus2.data     0.070132                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.070132                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.000189                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000189                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.001999                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001999                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.028225                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.028225                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.028386                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.028386                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 62976.737521                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 62976.737521                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 21589.979612                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21589.979612                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus2.data 65892.127597                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 65892.127597                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 52132.603406                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52132.603406                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data 14078.075245                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 14078.075245                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 25914.802658                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 25914.802658                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 26293.434337                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26293.434337                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 94691.842900                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 94691.842900                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 44395.184136                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 44395.184136                       # average overall mshr uncacheable latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements        15476                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse    15.870508                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs       861142                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs        15486                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs    55.607775                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus2.dtb.walker    15.870508                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus2.dtb.walker     0.991907                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.991907                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           10                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           10                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023     0.625000                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses      8109948                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses      8109948                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.ReadReq_hits::switch_cpus2.dtb.walker       860955                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total       860955                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.demand_hits::switch_cpus2.dtb.walker       860955                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total       860955                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::switch_cpus2.dtb.walker       860955                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total       860955                       # number of overall hits
system.cpu2.dtb_walker_cache.ReadReq_misses::switch_cpus2.dtb.walker       135812                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total       135812                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.demand_misses::switch_cpus2.dtb.walker       135812                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total       135812                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::switch_cpus2.dtb.walker       135812                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total       135812                       # number of overall misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::switch_cpus2.dtb.walker   1563200000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total   1563200000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::switch_cpus2.dtb.walker   1563200000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total   1563200000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::switch_cpus2.dtb.walker   1563200000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total   1563200000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::switch_cpus2.dtb.walker       996767                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total       996767                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.demand_accesses::switch_cpus2.dtb.walker       996767                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total       996767                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::switch_cpus2.dtb.walker       996767                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total       996767                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.136253                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.136253                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::switch_cpus2.dtb.walker     0.136253                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.136253                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::switch_cpus2.dtb.walker     0.136253                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.136253                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker 11510.028569                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 11510.028569                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::switch_cpus2.dtb.walker 11510.028569                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 11510.028569                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::switch_cpus2.dtb.walker 11510.028569                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 11510.028569                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.writebacks::writebacks        15476                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total        15476                       # number of writebacks
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus2.dtb.walker       135812                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total       135812                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::switch_cpus2.dtb.walker       135812                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total       135812                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::switch_cpus2.dtb.walker       135812                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total       135812                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker   1291576000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total   1291576000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus2.dtb.walker   1291576000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total   1291576000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus2.dtb.walker   1291576000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total   1291576000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.136253                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.136253                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.136253                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.136253                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.136253                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.136253                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9510.028569                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9510.028569                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9510.028569                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9510.028569                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9510.028569                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9510.028569                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements          1767000                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.990078                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          199954507                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1767512                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           113.127666                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     3236986661500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.990078                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999981                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           36                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        405636219                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       405636219                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    199942207                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      199942207                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    199942207                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       199942207                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    199942207                       # number of overall hits
system.cpu2.icache.overall_hits::total      199942207                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      1992389                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      1992389                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      1992389                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       1992389                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      1992389                       # number of overall misses
system.cpu2.icache.overall_misses::total      1992389                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  69926641222                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  69926641222                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  69926641222                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  69926641222                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  69926641222                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  69926641222                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    201934596                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    201934596                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    201934596                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    201934596                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    201934596                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    201934596                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.009867                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.009867                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.009867                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.009867                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.009867                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.009867                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 35096.881795                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 35096.881795                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 35096.881795                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 35096.881795                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 35096.881795                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 35096.881795                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs      2161102                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets          906                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs            34784                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets             15                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    62.129197                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets    60.400000                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks      1767000                       # number of writebacks
system.cpu2.icache.writebacks::total          1767000                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst       225362                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total       225362                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst       225362                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total       225362                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst       225362                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total       225362                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst      1767027                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      1767027                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst      1767027                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      1767027                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst      1767027                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1767027                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  55352132545                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  55352132545                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  55352132545                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  55352132545                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  55352132545                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  55352132545                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.008750                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.008750                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.008750                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.008750                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.008750                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.008750                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 31325.006661                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 31325.006661                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 31325.006661                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 31325.006661                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 31325.006661                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 31325.006661                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements          396                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse    13.045379                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         7937                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          401                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    19.793017                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle 3236973216500                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus2.itb.walker    13.045379                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus2.itb.walker     0.815336                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.815336                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023            5                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2            3                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::4            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023     0.312500                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        77842                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        77842                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.ReadReq_hits::switch_cpus2.itb.walker         7973                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         7973                       # number of ReadReq hits
system.cpu2.itb_walker_cache.demand_hits::switch_cpus2.itb.walker         7973                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         7973                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::switch_cpus2.itb.walker         7973                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         7973                       # number of overall hits
system.cpu2.itb_walker_cache.ReadReq_misses::switch_cpus2.itb.walker         1562                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total         1562                       # number of ReadReq misses
system.cpu2.itb_walker_cache.demand_misses::switch_cpus2.itb.walker         1562                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total         1562                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::switch_cpus2.itb.walker         1562                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total         1562                       # number of overall misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::switch_cpus2.itb.walker     40997000                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total     40997000                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::switch_cpus2.itb.walker     40997000                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total     40997000                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::switch_cpus2.itb.walker     40997000                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total     40997000                       # number of overall miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::switch_cpus2.itb.walker         9535                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total         9535                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.demand_accesses::switch_cpus2.itb.walker         9535                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total         9535                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::switch_cpus2.itb.walker         9535                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total         9535                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::switch_cpus2.itb.walker     0.163818                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.163818                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_miss_rate::switch_cpus2.itb.walker     0.163818                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.163818                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::switch_cpus2.itb.walker     0.163818                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.163818                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus2.itb.walker 26246.478873                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 26246.478873                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::switch_cpus2.itb.walker 26246.478873                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 26246.478873                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::switch_cpus2.itb.walker 26246.478873                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 26246.478873                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.writebacks::writebacks          396                       # number of writebacks
system.cpu2.itb_walker_cache.writebacks::total          396                       # number of writebacks
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::switch_cpus2.itb.walker         1562                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total         1562                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::switch_cpus2.itb.walker         1562                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total         1562                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::switch_cpus2.itb.walker         1562                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total         1562                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus2.itb.walker     37873000                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total     37873000                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::switch_cpus2.itb.walker     37873000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total     37873000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::switch_cpus2.itb.walker     37873000                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total     37873000                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus2.itb.walker     0.163818                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.163818                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.163818                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.163818                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.163818                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.163818                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 24246.478873                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 24246.478873                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 24246.478873                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total 24246.478873                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 24246.478873                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total 24246.478873                       # average overall mshr miss latency
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON   517856445000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    1323                       # number of quiesce instructions executed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements          1078595                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          975.333505                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          395391124                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1079564                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           366.250749                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   975.333505                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.952474                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.952474                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          969                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          420                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          517                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.946289                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        799940160                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       799940160                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    203321826                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      203321826                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data    188017481                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     188017481                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus3.data        64041                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total        64041                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data      1965347                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      1965347                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data      1964850                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      1964850                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    391339307                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       391339307                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    391403348                       # number of overall hits
system.cpu3.dcache.overall_hits::total      391403348                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      1903945                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1903945                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data      2104518                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2104518                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus3.data        70391                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        70391                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         6620                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         6620                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         4152                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         4152                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      4008463                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4008463                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      4078854                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4078854                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  41375389000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  41375389000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data  24710796923                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  24710796923                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data    250438000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    250438000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     28082500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     28082500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  66086185923                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  66086185923                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  66086185923                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  66086185923                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    205225771                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    205225771                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data    190121999                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    190121999                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus3.data       134432                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       134432                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data      1971967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      1971967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data      1969002                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      1969002                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    395347770                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    395347770                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    395482202                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    395482202                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009277                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009277                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.011069                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.011069                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus3.data     0.523618                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.523618                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.003357                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.003357                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.002109                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.002109                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.010139                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.010139                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.010314                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.010314                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 21731.399279                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 21731.399279                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 11741.784543                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 11741.784543                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 37830.513595                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 37830.513595                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  6763.607900                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6763.607900                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 16486.664820                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 16486.664820                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 16202.145486                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 16202.145486                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         2992                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      5632291                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               29                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets         252622                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   103.172414                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    22.295331                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks      1078595                       # number of writebacks
system.cpu3.dcache.writebacks::total          1078595                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data      1204680                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1204680                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data      1757748                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1757748                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data         5057                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         5057                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data      2962428                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2962428                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data      2962428                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2962428                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data       699265                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       699265                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data       346770                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       346770                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus3.data        55794                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        55794                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         1563                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1563                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         4152                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         4152                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data      1046035                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1046035                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data      1101829                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1101829                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data          318                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total          318                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data          352                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          352                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data          670                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          670                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  21635266000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  21635266000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data   4306361435                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   4306361435                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus3.data   4263922000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   4263922000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data     76401000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     76401000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data     23930500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     23930500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  25941627435                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  25941627435                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  30205549435                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  30205549435                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     20290000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     20290000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     20290000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     20290000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003407                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003407                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.001824                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.001824                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus3.data     0.415035                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.415035                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.000793                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.000793                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.002109                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.002109                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002646                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002646                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002786                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002786                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 30940.009868                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 30940.009868                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 12418.494780                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 12418.494780                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus3.data 76422.590243                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 76422.590243                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 48880.998081                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48880.998081                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  5763.607900                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5763.607900                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 24799.961220                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 24799.961220                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 27414.008376                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 27414.008376                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 63805.031447                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 63805.031447                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 30283.582090                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 30283.582090                       # average overall mshr uncacheable latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements         7183                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse    15.887519                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs      1063721                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs         7199                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs   147.759550                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus3.dtb.walker    15.887519                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus3.dtb.walker     0.992970                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.992970                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::1           13                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::2            1                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses      8604664                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses      8604664                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.ReadReq_hits::switch_cpus3.dtb.walker      1062263                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total      1062263                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.demand_hits::switch_cpus3.dtb.walker      1062263                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total      1062263                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::switch_cpus3.dtb.walker      1062263                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total      1062263                       # number of overall hits
system.cpu3.dtb_walker_cache.ReadReq_misses::switch_cpus3.dtb.walker        11840                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total        11840                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.demand_misses::switch_cpus3.dtb.walker        11840                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total        11840                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::switch_cpus3.dtb.walker        11840                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total        11840                       # number of overall misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::switch_cpus3.dtb.walker    398514500                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total    398514500                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::switch_cpus3.dtb.walker    398514500                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total    398514500                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::switch_cpus3.dtb.walker    398514500                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total    398514500                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::switch_cpus3.dtb.walker      1074103                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total      1074103                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.demand_accesses::switch_cpus3.dtb.walker      1074103                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total      1074103                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::switch_cpus3.dtb.walker      1074103                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total      1074103                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.011023                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.011023                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::switch_cpus3.dtb.walker     0.011023                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.011023                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::switch_cpus3.dtb.walker     0.011023                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.011023                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 33658.319257                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total 33658.319257                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::switch_cpus3.dtb.walker 33658.319257                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total 33658.319257                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::switch_cpus3.dtb.walker 33658.319257                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total 33658.319257                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.writebacks::writebacks         7183                       # number of writebacks
system.cpu3.dtb_walker_cache.writebacks::total         7183                       # number of writebacks
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus3.dtb.walker        11840                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total        11840                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::switch_cpus3.dtb.walker        11840                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total        11840                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::switch_cpus3.dtb.walker        11840                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total        11840                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker    374834500                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total    374834500                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus3.dtb.walker    374834500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total    374834500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus3.dtb.walker    374834500                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total    374834500                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.011023                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.011023                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.011023                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.011023                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.011023                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.011023                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 31658.319257                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 31658.319257                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 31658.319257                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total 31658.319257                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 31658.319257                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total 31658.319257                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements          4962142                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.999486                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          448638621                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          4962654                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            90.402962                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.999486                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999999                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          239                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          210                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        912922872                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       912922872                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    448616127                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      448616127                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    448616127                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       448616127                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    448616127                       # number of overall hits
system.cpu3.icache.overall_hits::total      448616127                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      5364232                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      5364232                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      5364232                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       5364232                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      5364232                       # number of overall misses
system.cpu3.icache.overall_misses::total      5364232                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst 132454483069                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total 132454483069                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst 132454483069                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total 132454483069                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst 132454483069                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total 132454483069                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    453980359                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    453980359                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    453980359                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    453980359                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    453980359                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    453980359                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.011816                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.011816                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.011816                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.011816                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.011816                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.011816                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 24692.161538                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 24692.161538                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 24692.161538                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 24692.161538                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 24692.161538                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 24692.161538                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs      8959382                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets         3957                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs           308065                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets             30                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    29.082765                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets   131.900000                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks      4962142                       # number of writebacks
system.cpu3.icache.writebacks::total          4962142                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst       402079                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total       402079                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst       402079                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total       402079                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst       402079                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total       402079                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst      4962153                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      4962153                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst      4962153                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      4962153                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst      4962153                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      4962153                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst 113759869045                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total 113759869045                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst 113759869045                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total 113759869045                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst 113759869045                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total 113759869045                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.010930                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.010930                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.010930                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.010930                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.010930                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.010930                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 22925.506135                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 22925.506135                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 22925.506135                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 22925.506135                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 22925.506135                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 22925.506135                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements         1120                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse    14.825501                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs       106621                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs         1134                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs    94.022046                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus3.itb.walker    14.825501                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus3.itb.walker     0.926594                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.926594                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           14                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::0            4                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::1            7                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::2            3                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses       889513                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses       889513                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.ReadReq_hits::switch_cpus3.itb.walker       106238                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total       106238                       # number of ReadReq hits
system.cpu3.itb_walker_cache.demand_hits::switch_cpus3.itb.walker       106238                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total       106238                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::switch_cpus3.itb.walker       106238                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total       106238                       # number of overall hits
system.cpu3.itb_walker_cache.ReadReq_misses::switch_cpus3.itb.walker         4401                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total         4401                       # number of ReadReq misses
system.cpu3.itb_walker_cache.demand_misses::switch_cpus3.itb.walker         4401                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total         4401                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::switch_cpus3.itb.walker         4401                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total         4401                       # number of overall misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::switch_cpus3.itb.walker    111732000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total    111732000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::switch_cpus3.itb.walker    111732000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total    111732000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::switch_cpus3.itb.walker    111732000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total    111732000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::switch_cpus3.itb.walker       110639                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total       110639                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.demand_accesses::switch_cpus3.itb.walker       110639                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total       110639                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::switch_cpus3.itb.walker       110639                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total       110639                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::switch_cpus3.itb.walker     0.039778                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.039778                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_miss_rate::switch_cpus3.itb.walker     0.039778                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.039778                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::switch_cpus3.itb.walker     0.039778                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.039778                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus3.itb.walker 25387.866394                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total 25387.866394                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::switch_cpus3.itb.walker 25387.866394                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total 25387.866394                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::switch_cpus3.itb.walker 25387.866394                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total 25387.866394                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.writebacks::writebacks         1120                       # number of writebacks
system.cpu3.itb_walker_cache.writebacks::total         1120                       # number of writebacks
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::switch_cpus3.itb.walker         4401                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total         4401                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::switch_cpus3.itb.walker         4401                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total         4401                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::switch_cpus3.itb.walker         4401                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total         4401                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker    102930000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total    102930000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::switch_cpus3.itb.walker    102930000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total    102930000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::switch_cpus3.itb.walker    102930000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total    102930000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.039778                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.039778                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.039778                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.039778                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.039778                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.039778                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 23387.866394                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 23387.866394                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 23387.866394                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total 23387.866394                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 23387.866394                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total 23387.866394                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 4209                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4209                       # Transaction distribution
system.iobus.trans_dist::WriteReq              155071                       # Transaction distribution
system.iobus.trans_dist::WriteResp             155071                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio         3462                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        11752                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        15214                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       303346                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total       303346                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  318560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio         3462                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         6554                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        10016                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      9645640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total      9645640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  9655656                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              3913094                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             9853639                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy           786500708                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            10719000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy           152770000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements               151652                       # number of replacements
system.iocache.tags.tagsinuse               15.993842                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               151668                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         3236738050000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    15.993842                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.999615                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999615                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1365057                       # Number of tag accesses
system.iocache.tags.data_accesses             1365057                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::realview.ide         1097                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             1097                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::realview.ide       150576                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       150576                       # number of WriteLineReq misses
system.iocache.demand_misses::realview.ide       151673                       # number of demand (read+write) misses
system.iocache.demand_misses::total            151673                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide       151673                       # number of overall misses
system.iocache.overall_misses::total           151673                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide    125700532                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total    125700532                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::realview.ide  18059980176                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  18059980176                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::realview.ide  18185680708                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  18185680708                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide  18185680708                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  18185680708                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide         1097                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           1097                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::realview.ide       150576                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       150576                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide       151673                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          151673                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide       151673                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         151673                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::realview.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 114585.717411                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 114585.717411                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::realview.ide 119939.300924                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 119939.300924                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 119900.580248                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 119900.580248                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 119900.580248                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 119900.580248                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          2299                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  109                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    21.091743                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks          150555                       # number of writebacks
system.iocache.writebacks::total               150555                       # number of writebacks
system.iocache.ReadReq_mshr_misses::realview.ide         1097                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total         1097                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::realview.ide       150576                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       150576                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide       151673                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       151673                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide       151673                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       151673                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide     70850532                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     70850532                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::realview.ide  10522717420                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  10522717420                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide  10593567952                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  10593567952                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide  10593567952                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  10593567952                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 64585.717411                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 64585.717411                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 69883.098369                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 69883.098369                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 69844.784187                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 69844.784187                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 69844.784187                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 69844.784187                       # average overall mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued         54156129                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            55589763                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit              1250488                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               1144                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4472621                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  12275404                       # number of replacements
system.l2.tags.tagsinuse                 31493.433283                       # Cycle average of tags in use
system.l2.tags.total_refs                    24831370                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12305926                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.017838                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    31334.435514                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   158.997769                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.956251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.004852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.961103                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           468                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023            32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         30022                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          207                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          334                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2707                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        13986                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4227                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.014282                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.000977                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.916199                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 535764476                       # Number of tag accesses
system.l2.tags.data_accesses                535764476                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     12365875                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12365875                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     17919156                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         17919156                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   77                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       251604                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       121500                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data      6297397                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       319609                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6990110                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.dtb.walker      1414069                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.itb.walker          434                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       836413                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.dtb.walker         4590                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.itb.walker         1405                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst      1187322                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.dtb.walker         7460                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.itb.walker          273                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst      1344829                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.dtb.walker         3566                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.itb.walker          913                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst      4262607                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            9063881                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      7796885                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       138920                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       240158                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data       571242                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8747205                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker      1414069                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker          434                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst       836413                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      8048489                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.dtb.walker         4590                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.itb.walker         1405                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst      1187322                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       260420                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.dtb.walker         7460                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.itb.walker          273                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      1344829                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      6537555                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.dtb.walker         3566                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.itb.walker          913                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst      4262607                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       890851                       # number of demand (read+write) hits
system.l2.demand_hits::total                 24801196                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker      1414069                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker          434                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst       836413                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      8048489                       # number of overall hits
system.l2.overall_hits::switch_cpus1.dtb.walker         4590                       # number of overall hits
system.l2.overall_hits::switch_cpus1.itb.walker         1405                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst      1187322                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       260420                       # number of overall hits
system.l2.overall_hits::switch_cpus2.dtb.walker         7460                       # number of overall hits
system.l2.overall_hits::switch_cpus2.itb.walker          273                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      1344829                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      6537555                       # number of overall hits
system.l2.overall_hits::switch_cpus3.dtb.walker         3566                       # number of overall hits
system.l2.overall_hits::switch_cpus3.itb.walker          913                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst      4262607                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       890851                       # number of overall hits
system.l2.overall_hits::total                24801196                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         4072                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         5025                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data       111508                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         6210                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             126815                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          561                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          455                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data         4533                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          546                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             6095                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        42403                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        20759                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       583768                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        15367                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              662297                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.dtb.walker        73651                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.itb.walker          381                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       174392                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.dtb.walker         5411                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.itb.walker         2029                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst       287535                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.dtb.walker         7254                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.itb.walker          308                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst       422190                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.dtb.walker         2663                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.itb.walker          675                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst       699540                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1676029                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      3807337                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data        94232                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       642490                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data       170957                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4715016                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker        73651                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker          381                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst       174392                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      3849740                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.dtb.walker         5411                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.itb.walker         2029                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst       287535                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       114991                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.dtb.walker         7254                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.itb.walker          308                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       422190                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      1226258                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.dtb.walker         2663                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.itb.walker          675                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst       699540                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       186324                       # number of demand (read+write) misses
system.l2.demand_misses::total                7053342                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker        73651                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker          381                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst       174392                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      3849740                       # number of overall misses
system.l2.overall_misses::switch_cpus1.dtb.walker         5411                       # number of overall misses
system.l2.overall_misses::switch_cpus1.itb.walker         2029                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst       287535                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       114991                       # number of overall misses
system.l2.overall_misses::switch_cpus2.dtb.walker         7254                       # number of overall misses
system.l2.overall_misses::switch_cpus2.itb.walker          308                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       422190                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      1226258                       # number of overall misses
system.l2.overall_misses::switch_cpus3.dtb.walker         2663                       # number of overall misses
system.l2.overall_misses::switch_cpus3.itb.walker          675                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst       699540                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       186324                       # number of overall misses
system.l2.overall_misses::total               7053342                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      7823000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      8739000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      6654500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data     15785500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     39002000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data      3944000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data      3404500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data     34605500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data      3945000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     45899000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data   5905266974                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data   2403168482                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  96578596278                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data   1526567475                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  106413599209                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.dtb.walker   8741630496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.itb.walker     43096500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst  19208392995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.dtb.walker    662810998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.itb.walker    251937997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst  32529742431                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.dtb.walker    710373500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.itb.walker     30384000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst  44649723479                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.dtb.walker    310239000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.itb.walker     80745999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.inst  80554535423                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 187773612818                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data 432622134418                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data  11401223897                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data  53372494996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus3.data  21012719346                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 518408572657                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.dtb.walker   8741630496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.itb.walker     43096500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst  19208392995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data 438527401392                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.dtb.walker    662810998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.itb.walker    251937997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst  32529742431                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  13804392379                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.dtb.walker    710373500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.itb.walker     30384000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst  44649723479                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data 149951091274                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.dtb.walker    310239000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.itb.walker     80745999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst  80554535423                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data  22539286821                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     812595784684                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.dtb.walker   8741630496                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.itb.walker     43096500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst  19208392995                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data 438527401392                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.dtb.walker    662810998                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.itb.walker    251937997                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst  32529742431                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  13804392379                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.dtb.walker    710373500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.itb.walker     30384000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst  44649723479                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data 149951091274                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.dtb.walker    310239000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.itb.walker     80745999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst  80554535423                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data  22539286821                       # number of overall miss cycles
system.l2.overall_miss_latency::total    812595784684                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     12365875                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12365875                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     17919156                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     17919156                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         4087                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         5044                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data       111521                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         6240                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           126892                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          561                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          455                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data         4533                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          546                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           6095                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       294007                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       142259                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      6881165                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       334976                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7652407                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.dtb.walker      1487720                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.itb.walker          815                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst      1010805                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.dtb.walker        10001                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.itb.walker         3434                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst      1474857                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.dtb.walker        14714                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.itb.walker          581                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst      1767019                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.dtb.walker         6229                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.itb.walker         1588                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst      4962147                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       10739910                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data     11604222                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data       233152                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       882648                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data       742199                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13462221                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker      1487720                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker          815                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst      1010805                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data     11898229                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.dtb.walker        10001                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.itb.walker         3434                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst      1474857                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       375411                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.dtb.walker        14714                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.itb.walker          581                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      1767019                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      7763813                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.dtb.walker         6229                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.itb.walker         1588                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst      4962147                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      1077175                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31854538                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker      1487720                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker          815                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst      1010805                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data     11898229                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.dtb.walker        10001                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.itb.walker         3434                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst      1474857                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       375411                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.dtb.walker        14714                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.itb.walker          581                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      1767019                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      7763813                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.dtb.walker         6229                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.itb.walker         1588                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst      4962147                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      1077175                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31854538                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.996330                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.996233                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.999883                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.995192                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999393                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.144224                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.145924                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.084836                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.045875                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.086548                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.dtb.walker     0.049506                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.itb.walker     0.467485                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.172528                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.dtb.walker     0.541046                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.itb.walker     0.590856                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.194958                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.dtb.walker     0.493000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.itb.walker     0.530120                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.238928                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.dtb.walker     0.427516                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.itb.walker     0.425063                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.140975                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.156056                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.328099                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.404166                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.727912                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.230338                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.350241                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.049506                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.467485                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.172528                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.323556                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.dtb.walker     0.541046                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.itb.walker     0.590856                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.194958                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.306307                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.dtb.walker     0.493000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.itb.walker     0.530120                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.238928                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.157945                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.dtb.walker     0.427516                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.itb.walker     0.425063                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.140975                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.172975                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.221423                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.049506                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.467485                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.172528                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.323556                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.dtb.walker     0.541046                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.itb.walker     0.590856                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.194958                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.306307                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.dtb.walker     0.493000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.itb.walker     0.530120                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.238928                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.157945                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.dtb.walker     0.427516                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.itb.walker     0.425063                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.140975                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.172975                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.221423                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1921.168959                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  1739.104478                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data    59.677333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  2541.948470                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   307.550369                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  7030.303030                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  7482.417582                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  7634.127509                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  7225.274725                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  7530.598852                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 139265.310803                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 115765.137145                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 165440.031447                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 99340.630897                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 160673.533489                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.dtb.walker 118689.909112                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.itb.walker 113114.173228                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 110144.920610                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.dtb.walker 122493.254112                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.itb.walker 124168.554460                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 113133.157463                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.dtb.walker 97928.522195                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.itb.walker 98649.350649                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 105757.416043                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.dtb.walker 116499.812242                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.itb.walker 119623.702222                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.inst 115153.580100                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 112034.823275                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 113628.537326                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 120990.999841                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 83071.324061                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus3.data 122912.307457                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109948.422796                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.dtb.walker 118689.909112                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.itb.walker 113114.173228                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 110144.920610                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 113910.913826                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.dtb.walker 122493.254112                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.itb.walker 124168.554460                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 113133.157463                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 120047.589629                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.dtb.walker 97928.522195                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.itb.walker 98649.350649                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 105757.416043                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 122283.476458                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.dtb.walker 116499.812242                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.itb.walker 119623.702222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 115153.580100                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 120968.242529                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115207.200315                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.dtb.walker 118689.909112                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.itb.walker 113114.173228                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 110144.920610                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 113910.913826                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.dtb.walker 122493.254112                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.itb.walker 124168.554460                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 113133.157463                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 120047.589629                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.dtb.walker 97928.522195                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.itb.walker 98649.350649                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 105757.416043                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 122283.476458                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.dtb.walker 116499.812242                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.itb.walker 119623.702222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 115153.580100                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 120968.242529                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115207.200315                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             448329                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4670                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      96.001927                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     57900                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks              8538508                       # number of writebacks
system.l2.writebacks::total                   8538508                       # number of writebacks
system.l2.UpgradeReq_mshr_hits::switch_cpus1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::switch_cpus2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               3                       # number of UpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::switch_cpus2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus0.data         8686                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data         2116                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data       431328                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus3.data         2171                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           444301                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.dtb.walker           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.itb.walker            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.inst          517                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.dtb.walker            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.itb.walker           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.inst         1000                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus2.dtb.walker            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus2.inst          570                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.dtb.walker            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.itb.walker            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.inst          908                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          3044                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus0.data        42513                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus1.data         1254                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus2.data          581                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus3.data         1256                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        45604                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.dtb.walker           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          517                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data        51199                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.dtb.walker            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.itb.walker           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst         1000                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data         3370                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.dtb.walker            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst          570                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data       431909                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.dtb.walker            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.itb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst          908                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data         3427                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              492949                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.dtb.walker           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          517                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data        51199                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.dtb.walker            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.itb.walker           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst         1000                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data         3370                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.dtb.walker            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst          570                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data       431909                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.dtb.walker            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.itb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst          908                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data         3427                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             492949                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher      7433388                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7433388                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         4072                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data         5023                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data       111507                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         6210                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        126812                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          561                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data          455                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data         4532                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          546                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         6094                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data        33717                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data        18643                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       152440                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data        13196                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         217996                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.dtb.walker        73636                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.itb.walker          380                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst       173875                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.dtb.walker         5404                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.itb.walker         2015                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst       286535                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.dtb.walker         7249                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.itb.walker          308                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst       421620                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.dtb.walker         2658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.itb.walker          673                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.inst       698632                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1672985                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data      3764824                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data        92978                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data       641909                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus3.data       169701                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4669412                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.dtb.walker        73636                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.itb.walker          380                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst       173875                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data      3798541                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.dtb.walker         5404                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.itb.walker         2015                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst       286535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data       111621                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.dtb.walker         7249                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.itb.walker          308                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst       421620                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       794349                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.dtb.walker         2658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.itb.walker          673                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst       698632                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data       182897                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6560393                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher      7433388                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.dtb.walker        73636                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.itb.walker          380                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst       173875                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data      3798541                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.dtb.walker         5404                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.itb.walker         2015                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst       286535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data       111621                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.dtb.walker         7249                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.itb.walker          308                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst       421620                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       794349                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.dtb.walker         2658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.itb.walker          673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst       698632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data       182897                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13993781                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data         3278                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus1.data          657                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          331                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data          318                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         4584                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data         4081                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          686                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          375                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data          352                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         5494                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         7359                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data         1343                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          706                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data          670                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        10078                       # number of overall MSHR uncacheable misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher 1189157617185                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1189157617185                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     68042500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data     84355497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data   1881445495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data    103523999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   2137367491                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      8906000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      7330000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data     72854000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      8730500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     97820500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data   4309507049                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data   2000730034                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  16847943521                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data   1178440012                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  24336620616                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.dtb.walker   8298800137                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.itb.walker     40796001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst  18126167615                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.dtb.walker    629944511                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.itb.walker    238938503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst  30725275245                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.dtb.walker    666628001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.itb.walker     28536000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst  42076194237                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.dtb.walker    293796507                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.itb.walker     76650499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst  76286448308                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 177488175564                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data 406435480021                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data  10730920597                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data  49476814091                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus3.data  19883179679                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 486526394388                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.dtb.walker   8298800137                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.itb.walker     40796001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst  18126167615                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data 410744987070                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.dtb.walker    629944511                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.itb.walker    238938503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst  30725275245                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data  12731650631                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.dtb.walker    666628001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.itb.walker     28536000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst  42076194237                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  66324757612                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.dtb.walker    293796507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.itb.walker     76650499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst  76286448308                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data  21061619691                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 688351190568                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher 1189157617185                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.dtb.walker   8298800137                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.itb.walker     40796001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst  18126167615                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data 410744987070                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.dtb.walker    629944511                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.itb.walker    238938503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst  30725275245                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data  12731650631                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.dtb.walker    666628001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.itb.walker     28536000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst  42076194237                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  66324757612                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.dtb.walker    293796507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.itb.walker     76650499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst  76286448308                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data  21061619691                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1877508807753                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    428117007                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     56058002                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     28478501                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     17551500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    530205010                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    428117007                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     56058002                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     28478501                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     17551500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    530205010                       # number of overall MSHR uncacheable cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.996330                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.995837                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.999874                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.995192                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999370                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.999779                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999836                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.114681                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.131050                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.022153                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.039394                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.028487                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.049496                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.itb.walker     0.466258                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst     0.172016                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.540346                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.itb.walker     0.586779                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst     0.194280                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.492660                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.itb.walker     0.530120                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst     0.238605                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.426714                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.itb.walker     0.423804                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst     0.140792                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.155773                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.324436                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.398787                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.727254                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.228646                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.346853                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.049496                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.466258                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.172016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.319253                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.540346                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.586779                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.194280                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.297330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.492660                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.530120                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.238605                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.102314                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.426714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.423804                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.140792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.169793                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.205948                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.049496                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.466258                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.172016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.319253                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.540346                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.586779                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.194280                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.297330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.492660                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.530120                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.238605                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.102314                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.426714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.423804                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.140792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.169793                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.439303                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 159975.184557                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 159975.184557                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 16709.847741                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 16793.847701                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 16872.891343                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 16670.531240                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16854.615423                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 15875.222816                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 16109.890110                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 16075.463372                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 15989.926740                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 16051.936331                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 127814.071507                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 107318.030038                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 110521.802158                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 89302.819945                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 111637.922788                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 112700.311492                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 107357.897368                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 104248.268095                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 116570.042746                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 118579.902233                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 107230.443907                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker 91961.374121                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 92649.350649                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 99796.485549                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 110532.922122                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 113893.757801                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst 109194.036786                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 106090.715436                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 107956.037260                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 115413.545107                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 77077.613947                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 117165.954703                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104194.359887                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 112700.311492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 107357.897368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 104248.268095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 108132.303184                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 116570.042746                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 118579.902233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 107230.443907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 114061.427787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker 91961.374121                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 92649.350649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 99796.485549                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 83495.740049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 110532.922122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 113893.757801                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 109194.036786                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 115155.632356                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104925.298007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 159975.184557                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 112700.311492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 107357.897368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 104248.268095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 108132.303184                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 116570.042746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 118579.902233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 107230.443907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 114061.427787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker 91961.374121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 92649.350649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 99796.485549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 83495.740049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 110532.922122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 113893.757801                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 109194.036786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 115155.632356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 134167.371045                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 130603.113789                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 85324.203957                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 86037.767372                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 55193.396226                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 115664.269197                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 58175.975948                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 41740.880119                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 40337.820113                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 26196.268657                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 52610.141893                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests      26617186                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     14172758                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests         1549                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                4584                       # Transaction distribution
system.membus.trans_dist::ReadResp           13659774                       # Transaction distribution
system.membus.trans_dist::WriteReq               5494                       # Transaction distribution
system.membus.trans_dist::WriteResp              5494                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8689063                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3737993                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           151401                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          22322                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            209471                       # Transaction distribution
system.membus.trans_dist::ReadExResp           208383                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13655190                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        150576                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       303325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       303325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        15214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         4942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     40174711                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     40194867                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               40498192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      9635520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      9635520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        10016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         9884                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1433633792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1433653692                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1443289212                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            33778                       # Total snoops (count)
system.membus.snoopTraffic                      99392                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14199038                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000550                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.023437                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14191234     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                    7804      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            14199038                       # Request fanout histogram
system.membus.reqLayer0.occupancy            13968267                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4249886                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy         67413112500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization              13.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5993949                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        73364852146                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             14.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.realview.clcd.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.realview.ide.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.realview.timer0.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.realview.timer1.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.branchPred.lookups      147060020                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted    116842762                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      7082721                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     93371600                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       69586790                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    74.526719                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        6903786                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect       337614                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      3188221                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      3116223                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        71998                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted        19698                       # Number of mispredicted indirect branches.
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.walks         21097912                       # Table walker walks requested
system.switch_cpus0.dtb.walker.walksShort     21097912                       # Table walker walks initiated with short descriptors
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level1        15409                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level2     11060711                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksSquashedBefore     10021792                       # Table walks squashed before starting
system.switch_cpus0.dtb.walker.walkWaitTime::samples     11076120                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::mean  4445.165094                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::stdev 12719.019707                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::0-65535     11004285     99.35%     99.35% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::65536-131071        55409      0.50%     99.85% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::131072-196607         7718      0.07%     99.92% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::196608-262143         4040      0.04%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::262144-327679         2379      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::327680-393215         1242      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::393216-458751          512      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::458752-524287          243      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::524288-589823          163      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::589824-655359           82      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::655360-720895           21      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::720896-786431           18      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::786432-851967            6      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::851968-917503            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::total     11076120                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::samples     20288757                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::mean 10730.085288                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::gmean  7734.097333                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::stdev 18297.952855                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::0-131071     20212312     99.62%     99.62% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::131072-262143        55617      0.27%     99.90% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::262144-393215        15488      0.08%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::393216-524287         3601      0.02%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::524288-655359         1297      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::655360-786431          263      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::786432-917503          138      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::917504-1.04858e+06           25      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::1.04858e+06-1.17965e+06           15      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::1.31072e+06-1.44179e+06            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::total     20288757                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walksPending::samples 517149795000                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::mean     0.761612                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::stdev     1.074059                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::0-1 472661200500     91.40%     91.40% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::2-3  26668042500      5.16%     96.55% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::4-5  14083258000      2.72%     99.28% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::6-7   3066790000      0.59%     99.87% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::8-9    294867500      0.06%     99.93% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::10-11    191455000      0.04%     99.96% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::12-13     72062500      0.01%     99.98% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::14-15     95760500      0.02%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::16-17     14513500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::18-19       944500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::20-21       298000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::22-23       544000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::24-25        58500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::total 517149795000                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walkPageSizes::4K     10944861     99.86%     99.86% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::1M        15068      0.14%    100.00% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::total     10959929                       # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data     21097912                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total     21097912                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data     10959929                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total     10959929                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total     32057841                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits           128447501                       # DTB read hits
system.switch_cpus0.dtb.read_misses          20919772                       # DTB read misses
system.switch_cpus0.dtb.write_hits           50910429                       # DTB write hits
system.switch_cpus0.dtb.write_misses           178140                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                 271                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva            3531                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid        15076                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries           11862                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults              163                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults          7587                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults             1357                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses       149367273                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses       51088569                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                179357930                       # DTB hits
system.switch_cpus0.dtb.misses               21097912                       # DTB misses
system.switch_cpus0.dtb.accesses            200455842                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.walks            11776                       # Table walker walks requested
system.switch_cpus0.itb.walker.walksShort        11776                       # Table walker walks initiated with short descriptors
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level1         1886                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level2         8944                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksSquashedBefore          946                       # Table walks squashed before starting
system.switch_cpus0.itb.walker.walkWaitTime::samples        10830                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::mean  1332.317636                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::stdev 16707.367086                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::0-32767        10741     99.18%     99.18% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::32768-65535           13      0.12%     99.30% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::65536-98303           26      0.24%     99.54% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::98304-131071            9      0.08%     99.62% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::131072-163839            5      0.05%     99.67% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::163840-196607           14      0.13%     99.80% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::196608-229375            3      0.03%     99.82% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::229376-262143            4      0.04%     99.86% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::262144-294911            3      0.03%     99.89% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::294912-327679            1      0.01%     99.90% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::327680-360447            8      0.07%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::360448-393215            2      0.02%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::458752-491519            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::total        10830                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkCompletionTime::samples         5119                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::mean 11335.221723                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::gmean  6501.208745                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::stdev 28377.480695                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::0-32767         4923     96.17%     96.17% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::32768-65535            2      0.04%     96.21% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::65536-98303           89      1.74%     97.95% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::98304-131071           43      0.84%     98.79% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::131072-163839           14      0.27%     99.06% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::163840-196607           21      0.41%     99.47% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::196608-229375            6      0.12%     99.59% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::229376-262143            4      0.08%     99.67% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::262144-294911            9      0.18%     99.84% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::294912-327679            2      0.04%     99.88% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::360448-393215            2      0.04%     99.92% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::393216-425983            4      0.08%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::total         5119                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walksPending::samples  57588280328                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::mean     0.962977                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::stdev     0.189969                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::0   2138838000      3.71%      3.71% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::1  55445599828     96.28%     99.99% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::2      2504000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::3       645500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::4       283000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::5        42000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::6       326500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::7        11500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::8        30000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::total  57588280328                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walkPageSizes::4K         3390     81.24%     81.24% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::1M          783     18.76%    100.00% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::total         4173                       # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst        11776                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total        11776                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst         4173                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total         4173                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total        15949                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.inst_hits           230790509                       # ITB inst hits
system.switch_cpus0.itb.inst_misses             11776                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                 271                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva            3531                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid        15076                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries            3698                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults            14600                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses       230802285                       # ITB inst accesses
system.switch_cpus0.itb.hits                230790509                       # DTB hits
system.switch_cpus0.itb.misses                  11776                       # DTB misses
system.switch_cpus0.itb.accesses            230802285                       # DTB accesses
system.switch_cpus0.numPwrStateTransitions          936                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples          468                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 24877708.532051                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 170186961.654846                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::underflows          265     56.62%     56.62% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10          203     43.38%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value   1328778876                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total          468                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 505676480906                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED  11642767593                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles              1011015325                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles     25196103                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             702488496                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches          147060020                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     79606799                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            949872469                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       14760866                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles            119333                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        97023                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles       828645                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles       368879                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles        94884                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines        230774633                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       110950                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes           2361                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    983957769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.766489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.156274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       622825263     63.30%     63.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       144716947     14.71%     78.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        39771300      4.04%     82.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3       176644259     17.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    983957769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.145458                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.694835                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        49379257                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    648266410                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles        254746522                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     24620166                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       6945414                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved     18774427                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred       436265                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     635157236                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts     23674811                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       6945414                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        79072225                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles      585077562                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles     21744927                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        246764723                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     44352918                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     607168905                       # Number of instructions processed by rename
system.switch_cpus0.rename.SquashedInsts     10930423                       # Number of squashed instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents     20146975                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       5300701                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       2102684                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      12547304                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    668917369                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   2699848395                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    655317173                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         4813                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    520737132                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       148180245                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts       667194                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts       617614                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         54061831                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads    140069577                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     57733539                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads      2504132                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1917632                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         595103198                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       916918                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        572868933                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued      5803724                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    118121916                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    255408301                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        32733                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    983957769                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.582209                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.961983                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    666169899     67.70%     67.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    136523394     13.87%     81.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    114163444     11.60%     93.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     60385653      6.14%     99.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6715203      0.68%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5          176      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    983957769                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       54075998     43.34%     43.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult         90416      0.07%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      47558586     38.12%     81.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     23040418     18.47%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass           86      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    362159933     63.22%     63.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1116300      0.19%     63.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            1      0.00%     63.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          623      0.00%     63.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    153872875     26.86%     90.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     55719115      9.73%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     572868933                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.566627                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt          124765418                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.217791                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   2260245404                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    714149180                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    533105385                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads        19376                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         6850                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         5184                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     697621622                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses          12643                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      3224437                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     29286677                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses        96413                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        14860                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      7069924                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads       672515                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked      1347469                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       6945414                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles      241697372                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles      3941551                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    596052786                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts    140069577                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     57733539                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts       388500                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents       1308117                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents      1759624                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents        14860                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      4127946                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      3221476                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      7349422                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    540889348                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts    128640463                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts     10882340                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                32670                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           182674289                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches       103361791                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          54033826                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.534996                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             533852404                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            533110569                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        316924041                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        521380125                       # num instructions consuming a value
system.switch_cpus0.iew.wb_rate              0.527302                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.607856                       # average fanout of values written-back
system.switch_cpus0.commit.commitSquashedInsts    106358417                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls       884185                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      6647702                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    966608699                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.494422                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.336192                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    765186937     79.16%     79.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    104187331     10.78%     89.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     38038238      3.94%     93.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     15710273      1.63%     95.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     16404624      1.70%     97.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      5576497      0.58%     97.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      5739878      0.59%     98.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      3541869      0.37%     98.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     12223052      1.26%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    966608699                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    444583936                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     477912374                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             161446519                       # Number of memory references committed
system.switch_cpus0.commit.loads            110782902                       # Number of loads committed
system.switch_cpus0.commit.membars             489799                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          93738577                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              5184                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        394341437                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      4198409                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    315351896     65.99%     65.99% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult      1113338      0.23%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc          621      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    110782902     23.18%     89.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     50663617     10.60%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    477912374                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     12223052                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads          1535294471                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         1185884327                       # The number of ROB writes
system.switch_cpus0.timesIdled                 181673                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               27057556                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            23285332                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          444569770                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            477898208                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.274143                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.274143                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.439726                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.439726                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       585807391                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      295844001                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             3784                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            2208                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads       2048097492                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       284138745                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads     1854671447                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        653493                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups      239236074                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted    174828636                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect     15050505                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups    137090266                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits      101816770                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    74.269876                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS       31912990                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect      3981484                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2439740                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2073235                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses       366505                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted       250366                       # Number of mispredicted indirect branches.
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.walks           136712                       # Table walker walks requested
system.switch_cpus1.dtb.walker.walksShort       136712                       # Table walker walks initiated with short descriptors
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level1        10571                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level2        83008                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksSquashedBefore        43133                       # Table walks squashed before starting
system.switch_cpus1.dtb.walker.walkWaitTime::samples        93579                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::mean   795.819575                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::stdev 11016.680391                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::0-65535        93205     99.60%     99.60% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::65536-131071          253      0.27%     99.87% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::131072-196607           51      0.05%     99.93% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::196608-262143           28      0.03%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::262144-327679           18      0.02%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::327680-393215            4      0.00%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::393216-458751           15      0.02%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::458752-524287            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::524288-589823            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::total        93579                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::samples        44924                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::mean 30582.494880                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::gmean 10241.012655                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::stdev 62761.886960                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::0-65535        36873     82.08%     82.08% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::65536-131071         5718     12.73%     94.81% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::131072-196607         1080      2.40%     97.21% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::196608-262143          538      1.20%     98.41% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::262144-327679          268      0.60%     99.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::327680-393215          228      0.51%     99.51% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::393216-458751           91      0.20%     99.72% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::458752-524287           80      0.18%     99.89% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::524288-589823           28      0.06%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::589824-655359            2      0.00%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::655360-720895            4      0.01%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::720896-786431           12      0.03%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::786432-851967            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::851968-917503            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::total        44924                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walksPending::samples 397179058712                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::mean     0.781585                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::stdev     0.428896                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::0-1 396999749212     99.95%     99.95% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::2-3    105662500      0.03%     99.98% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::4-5     34638000      0.01%     99.99% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::6-7     10598500      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::8-9     11971000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::10-11      1800500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::12-13      2030000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::14-15     11712000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::16-17       897000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::total 397179058712                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walkPageSizes::4K        18667     73.98%     73.98% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::1M         6565     26.02%    100.00% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::total        25232                       # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data       136712                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total       136712                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data        25232                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total        25232                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total       161944                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits           109499963                       # DTB read hits
system.switch_cpus1.dtb.read_misses            111340                       # DTB read misses
system.switch_cpus1.dtb.write_hits           97713008                       # DTB write hits
system.switch_cpus1.dtb.write_misses            25372                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                 271                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva            3531                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid        15076                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries           11462                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults             5804                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults          2110                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults             1963                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses       109611303                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses       97738380                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                207212971                       # DTB hits
system.switch_cpus1.dtb.misses                 136712                       # DTB misses
system.switch_cpus1.dtb.accesses            207349683                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.walks            23664                       # Table walker walks requested
system.switch_cpus1.itb.walker.walksShort        23664                       # Table walker walks initiated with short descriptors
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level1         1559                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level2        19879                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksSquashedBefore         2226                       # Table walks squashed before starting
system.switch_cpus1.itb.walker.walkWaitTime::samples        21438                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::mean  1366.755294                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::stdev 16819.638787                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::0-65535        21275     99.24%     99.24% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::65536-131071           91      0.42%     99.66% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::131072-196607           27      0.13%     99.79% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::196608-262143           12      0.06%     99.85% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::262144-327679           20      0.09%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::327680-393215            8      0.04%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::393216-458751            2      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::458752-524287            2      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::524288-589823            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::total        21438                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkCompletionTime::samples        13077                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::mean 25981.264816                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::gmean  9466.698962                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::stdev 59430.212594                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::0-65535        11322     86.58%     86.58% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::65536-131071         1172      8.96%     95.54% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::131072-196607          242      1.85%     97.39% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::196608-262143          139      1.06%     98.46% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::262144-327679           87      0.67%     99.12% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::327680-393215           55      0.42%     99.54% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::393216-458751           26      0.20%     99.74% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::458752-524287           21      0.16%     99.90% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::524288-589823            9      0.07%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::589824-655359            2      0.02%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::655360-720895            1      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::983040-1.04858e+06            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::total        13077                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walksPending::samples 109373036380                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::mean     0.908362                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::stdev     0.289338                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::0  10042457000      9.18%      9.18% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::1  99315348880     90.80%     99.99% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::2     12125500      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::3      2081000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::4       823000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::5       121500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::6        28500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::7        51000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::total 109373036380                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walkPageSizes::4K         9775     90.08%     90.08% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::1M         1076      9.92%    100.00% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::total        10851                       # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst        23664                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total        23664                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst        10851                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total        10851                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total        34515                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.inst_hits           506168378                       # ITB inst hits
system.switch_cpus1.itb.inst_misses             23664                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                 271                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva            3531                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid        15076                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries            7664                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults             5017                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses       506192042                       # ITB inst accesses
system.switch_cpus1.itb.hits                506168378                       # DTB hits
system.switch_cpus1.itb.misses                  23664                       # DTB misses
system.switch_cpus1.itb.accesses            506192042                       # DTB accesses
system.switch_cpus1.numPwrStateTransitions         1112                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          557                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 23168835.050269                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 107185688.375955                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::underflows          365     65.53%     65.53% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          192     34.47%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    862501500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          557                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 504535222377                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED  12905041123                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles              1009071475                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles     38616067                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts            1598338608                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches          239236074                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches    135802995                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            910326334                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       30815792                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles            333263                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles       210655                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       262595                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles       796345                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles       276144                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines        506159504                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       506676                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes           9903                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    966229299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.889086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.096252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        99623772     10.31%     10.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1       341248574     35.32%     45.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        92029389      9.52%     55.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3       433327564     44.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    966229299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.237085                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.583970                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        84333776                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    124096276                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        695317355                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     47571344                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles      14910548                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved     36786910                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred       505747                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts    1663066066                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts     64394258                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles      14910548                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       151293326                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       33308416                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     31296349                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        675564377                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     59856283                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts    1602791928                       # Number of instructions processed by rename
system.switch_cpus1.rename.SquashedInsts     28048243                       # Number of squashed instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      6772661                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      31874143                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents        110821                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       4868268                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands   2356087048                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   7673350123                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups   2361794766                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups        19830                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps   1885428665                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       470658383                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts      1650955                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts       705253                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         90554917                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads    130365758                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    110574556                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads      3592248                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     37050584                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded        1571803409                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded      1147091                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued       1396839172                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued     24111459                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    283923821                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    940624959                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        57388                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    966229299                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.445660                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     0.987323                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    214857174     22.24%     22.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    233890045     24.21%     46.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    398239670     41.22%     87.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    110506824     11.44%     99.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8728615      0.90%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         6971      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    966229299                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu      256782097     78.09%     78.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult          9479      0.00%     78.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      45901888     13.96%     92.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     26132877      7.95%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass          261      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   1156000500     82.76%     82.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult     16880918      1.21%     83.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            1      0.00%     83.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc      1074201      0.08%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    122515700      8.77%     92.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    100367591      7.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    1396839172                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.384282                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt          328826341                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.235407                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   4112771658                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes   1856875035                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   1374084858                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads        73785                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes        25062                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses        21952                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses    1725617297                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses          47955                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      1394457                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads     25379532                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         4259                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        25958                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores     13934831                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads      4952409                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked       182724                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles      14910548                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       24960836                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       217727                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts   1573027620                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts    130365758                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts    110574556                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts       637416                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          8865                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents       197252                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents        25958                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect     10487955                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      4800385                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts     15288340                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts   1383408146                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts    118659144                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts     13297466                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                77120                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           217337766                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches       176297410                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          98678622                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.370971                       # Inst execution rate
system.switch_cpus1.iew.wb_sent            1375032213                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count           1374106810                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        950613230                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers       2464413617                       # num instructions consuming a value
system.switch_cpus1.iew.wb_rate              1.361754                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.385736                       # average fanout of values written-back
system.switch_cpus1.commit.commitSquashedInsts    254971504                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls      1089703                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts     14553157                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    927268100                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.390193                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.539456                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    281302458     30.34%     30.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    307456761     33.16%     63.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    212465564     22.91%     86.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     57592893      6.21%     92.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     24229320      2.61%     95.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     12568740      1.36%     96.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     11155311      1.20%     97.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      6754493      0.73%     98.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     13742560      1.48%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    927268100                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts   1134949046                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    1289081345                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             201625951                       # Number of memory references committed
system.switch_cpus1.commit.loads            104986226                       # Number of loads committed
system.switch_cpus1.commit.membars             456809                       # Number of memory barriers committed
system.switch_cpus1.commit.branches         167796631                       # Number of branches committed
system.switch_cpus1.commit.fp_insts             21952                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts       1178200739                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls     30133236                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   1070887638     83.07%     83.07% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult     15493622      1.20%     84.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     84.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     84.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     84.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     84.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     84.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     84.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     84.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     84.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     84.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     84.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     84.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     84.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     84.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     84.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     84.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     84.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     84.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     84.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     84.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     84.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     84.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     84.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     84.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc      1074134      0.08%     84.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     84.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    104986226      8.14%     92.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     96639725      7.50%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   1289081345                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     13742560                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads          2456010332                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         3126914091                       # The number of ROB writes
system.switch_cpus1.timesIdled                 287058                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               42842176                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            25805139                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts         1134894380                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           1289026679                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.889132                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.889132                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.124692                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.124692                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads      1879596136                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     1082874768                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads            16200                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes            6880                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads       4530342267                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       913976984                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads     1900146413                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        879090                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups      112908610                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     72163182                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      4247965                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     84892705                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       45481483                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    53.575255                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS       13821354                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect      3179026                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      9111811                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      6366903                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses      2744908                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted       120659                       # Number of mispredicted indirect branches.
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.walks          3666299                       # Table walker walks requested
system.switch_cpus2.dtb.walker.walksShort      3666299                       # Table walker walks initiated with short descriptors
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level1         9821                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level2       493473                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksSquashedBefore      3163005                       # Table walks squashed before starting
system.switch_cpus2.dtb.walker.walkWaitTime::samples       503294                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::mean  3760.107412                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::stdev  8948.449343                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::0-65535       501397     99.62%     99.62% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::65536-131071         1604      0.32%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::131072-196607          155      0.03%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::196608-262143           61      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::262144-327679           44      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::327680-393215           23      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::393216-458751            6      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::524288-589823            4      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::total       503294                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::samples      1972405                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::mean  7836.568048                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::gmean  7122.962150                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::stdev  9562.704482                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::0-65535      1958916     99.32%     99.32% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::65536-131071        11570      0.59%     99.90% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::131072-196607         1006      0.05%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::196608-262143          521      0.03%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::262144-327679          214      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::327680-393215          147      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::393216-458751           15      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::458752-524287           14      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::524288-589823            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::983040-1.04858e+06            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::total      1972405                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walksPending::samples 500174480316                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::mean     0.397002                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::stdev     1.007188                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::0-1 496678703316     99.30%     99.30% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::2-3    382278000      0.08%     99.38% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::4-5    345572500      0.07%     99.45% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::6-7    353064000      0.07%     99.52% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::8-9    343360000      0.07%     99.59% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::10-11    432390000      0.09%     99.67% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::12-13    290492000      0.06%     99.73% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::14-15   1347584000      0.27%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::16-17       973500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::18-19        27500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::20-21         6500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::22-23         2000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::24-25        27000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::total 500174480316                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walkPageSizes::4K       165712     95.95%     95.95% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::1M         6996      4.05%    100.00% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::total       172708                       # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data      3666299                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total      3666299                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data       172708                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total       172708                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total      3839007                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits            73706465                       # DTB read hits
system.switch_cpus2.dtb.read_misses             77207                       # DTB read misses
system.switch_cpus2.dtb.write_hits          217539975                       # DTB write hits
system.switch_cpus2.dtb.write_misses          3589092                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                 271                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva            3531                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid        15076                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries           24216                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults              119                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults          3491                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults              601                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses        73783672                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses      221129067                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                291246440                       # DTB hits
system.switch_cpus2.dtb.misses                3666299                       # DTB misses
system.switch_cpus2.dtb.accesses            294912739                       # DTB accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.walks             6059                       # Table walker walks requested
system.switch_cpus2.itb.walker.walksShort         6059                       # Table walker walks initiated with short descriptors
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level1         1045                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level2         4245                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksSquashedBefore          769                       # Table walks squashed before starting
system.switch_cpus2.itb.walker.walkWaitTime::samples         5290                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::mean  1453.402647                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::stdev 13473.798749                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::0-32767         5225     98.77%     98.77% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::32768-65535           11      0.21%     98.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::65536-98303           26      0.49%     99.47% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::98304-131071            7      0.13%     99.60% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::131072-163839            8      0.15%     99.75% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::163840-196607           10      0.19%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::196608-229375            2      0.04%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::262144-294911            1      0.02%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::total         5290                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkCompletionTime::samples         3903                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::mean 11721.496285                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::gmean  6287.906502                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::stdev 27738.718628                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::0-32767         3725     95.44%     95.44% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::32768-65535            6      0.15%     95.59% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::65536-98303           67      1.72%     97.31% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::98304-131071           45      1.15%     98.46% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::131072-163839           14      0.36%     98.82% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::163840-196607           31      0.79%     99.62% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::196608-229375            8      0.20%     99.82% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::229376-262143            1      0.03%     99.85% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::262144-294911            2      0.05%     99.90% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::294912-327679            3      0.08%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::327680-360447            1      0.03%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::total         3903                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walksPending::samples  14592991868                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::mean     0.736939                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::stdev     0.440991                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::0   3842697520     26.33%     26.33% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::1  10747024848     73.65%     99.98% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::2      2727000      0.02%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::3       502000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::4        40500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::total  14592991868                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walkPageSizes::4K         2137     68.19%     68.19% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::1M          997     31.81%    100.00% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::total         3134                       # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst         6059                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total         6059                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst         3134                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total         3134                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total         9193                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.inst_hits           201947582                       # ITB inst hits
system.switch_cpus2.itb.inst_misses              6059                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                 271                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva            3531                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid        15076                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries            3017                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults            11528                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses       201953641                       # ITB inst accesses
system.switch_cpus2.itb.hits                201947582                       # DTB hits
system.switch_cpus2.itb.misses                   6059                       # DTB misses
system.switch_cpus2.itb.accesses            201953641                       # DTB accesses
system.switch_cpus2.numPwrStateTransitions         1101                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples          551                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 6438146.664247                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 40423720.798491                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::underflows          313     56.81%     56.81% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10          238     43.19%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    458283500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total          551                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 513814110188                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED   3547418812                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles              1027628616                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     48749365                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             618331981                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches          112908610                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     65669740                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            911655248                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11063372                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles             62307                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        49539                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles       370868                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles       322156                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles        68803                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines        201935146                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       343934                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes           1513                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    966809972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.834626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.197256                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       593680900     61.41%     61.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1       131738412     13.63%     75.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        48985543      5.07%     80.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3       192405117     19.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    966809972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.109873                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.601708                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        78684591                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    617581835                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        203888501                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     61307371                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       5347674                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved     13078796                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred       185391                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     649574751                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts     15160193                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       5347674                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       122361067                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       90051369                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles    191371850                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        221289239                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles    336388773                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     634726710                       # Number of instructions processed by rename
system.switch_cpus2.rename.SquashedInsts      1630729                       # Number of squashed instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      4556715                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        111742                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         19259                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     305432176                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    493794457                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   3206041051                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    908366357                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         3667                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    454579446                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        39214966                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts      7764861                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts      6904304                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        126498175                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     80713821                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    223243663                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     13751450                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3594691                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         609651000                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded     15043132                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        615171667                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued      2623370                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     26744434                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     83025122                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       387690                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    966809972                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.636290                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     0.891439                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    568902513     58.84%     58.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    232083439     24.01%     82.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    117951323     12.20%     95.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     44305721      4.58%     99.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      3566461      0.37%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5          515      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    966809972                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu       40011408     17.29%     17.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            19      0.00%     17.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     17.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     17.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     17.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     17.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     17.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     17.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     17.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     17.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     17.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     17.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     17.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     17.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     17.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     17.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     17.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     17.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     17.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     17.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     17.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     17.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     17.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     17.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     17.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     17.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     17.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     17.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      23018958      9.95%     27.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite    168429267     72.77%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass          326      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    316340593     51.42%     51.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        22348      0.00%     51.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     51.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     51.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     51.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     51.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     51.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     51.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     51.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     51.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     51.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     51.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     51.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     51.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     51.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     51.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     51.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     51.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     51.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     51.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            2      0.00%     51.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            5      0.00%     51.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            4      0.00%     51.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     51.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          505      0.00%     51.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            2      0.00%     51.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            1      0.00%     51.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     75457648     12.27%     63.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    223350233     36.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     615171667                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.598632                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt          231459652                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.376252                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   2431223100                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    651570812                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    604950552                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads        13225                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes         4865                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         3890                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     846622495                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses           8498                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      3227729                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7930757                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses        84798                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation       137191                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      5090745                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads       518574                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked      6831380                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       5347674                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1738475                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        87241                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    624905785                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     80713821                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts    223243663                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      6828850                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         12239                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        62021                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents       137191                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      3730237                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       360405                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      4090642                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    606754974                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     74819368                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      4750553                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop               211653                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs           294131189                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        80072918                       # Number of branches executed
system.switch_cpus2.iew.exec_stores         219311821                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.590442                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             605773358                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            604954442                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        228141702                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        411007567                       # num instructions consuming a value
system.switch_cpus2.iew.wb_rate              0.588690                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.555079                       # average fanout of values written-back
system.switch_cpus2.commit.commitSquashedInsts     16198224                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls     14655442                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      4063953                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    960346712                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.622840                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.220066                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    613676222     63.90%     63.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    238613282     24.85%     88.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     52591541      5.48%     94.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     21687453      2.26%     96.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     15001365      1.56%     98.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      4007156      0.42%     98.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3088304      0.32%     98.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      2738283      0.29%     99.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      8943106      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    960346712                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    443807183                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     598142616                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             290935969                       # Number of memory references committed
system.switch_cpus2.commit.loads             72783054                       # Number of loads committed
system.switch_cpus2.commit.membars            7791637                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          79236020                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              3885                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        533124663                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      7567818                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    307184686     51.36%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult        21446      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            2      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            5      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            4      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc          502      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            2      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     72783054     12.17%     63.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    218152915     36.47%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    598142616                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      8943106                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads          1557875233                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         1234929480                       # The number of ROB writes
system.switch_cpus2.timesIdled                 429283                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               60818644                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             7094598                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          443614227                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            597949660                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      2.316492                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.316492                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.431687                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.431687                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       836598943                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      276097608                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             2930                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            1294                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads       2062734123                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       174827533                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads     1901532688                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes      11764130                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups      286340694                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted    196994197                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect     14177199                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups    216221123                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits      125949515                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    58.250329                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS       32876061                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect      5038426                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups     17710597                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits     14232008                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses      3478589                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted       636200                       # Number of mispredicted indirect branches.
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.walks           789869                       # Table walker walks requested
system.switch_cpus3.dtb.walker.walksShort       789869                       # Table walker walks initiated with short descriptors
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level1        84137                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level2       494983                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksSquashedBefore       210749                       # Table walks squashed before starting
system.switch_cpus3.dtb.walker.walkWaitTime::samples       579120                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::mean   131.233596                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::stdev  4241.418540                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::0-65535       578792     99.94%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::65536-131071          198      0.03%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::131072-196607           61      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::196608-262143           41      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::262144-327679           12      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::327680-393215            6      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::393216-458751            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::458752-524287            5      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::589824-655359            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::655360-720895            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::total       579120                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::samples        45984                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::mean 23054.084029                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::gmean  8346.877965                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::stdev 53443.101865                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::0-65535        40523     88.12%     88.12% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::65536-131071         3708      8.06%     96.19% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::131072-196607          808      1.76%     97.94% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::196608-262143          439      0.95%     98.90% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::262144-327679          251      0.55%     99.45% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::327680-393215          103      0.22%     99.67% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::393216-458751           74      0.16%     99.83% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::458752-524287           35      0.08%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::524288-589823           27      0.06%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::589824-655359            9      0.02%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::655360-720895            4      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::720896-786431            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::786432-851967            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::total        45984                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walksPending::samples 517148530500                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::mean     0.687924                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::stdev     0.475049                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::0-1 516867527000     99.95%     99.95% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::2-3    206363500      0.04%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::4-5     25666000      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::6-7     15848000      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::8-9     15398500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::10-11      3288000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::12-13      2159500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::14-15     11927000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::16-17       353000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::total 517148530500                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walkPageSizes::4K        14995     67.83%     67.83% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::1M         7112     32.17%    100.00% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::total        22107                       # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Data       789869                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::total       789869                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Data        22107                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::total        22107                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin::total       811976                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits           218537956                       # DTB read hits
system.switch_cpus3.dtb.read_misses            695253                       # DTB read misses
system.switch_cpus3.dtb.write_hits          197979282                       # DTB write hits
system.switch_cpus3.dtb.write_misses            94616                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                 271                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva            3531                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid        15076                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries           13942                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults             5210                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults          2883                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults             1592                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses       219233209                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses      198073898                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                416517238                       # DTB hits
system.switch_cpus3.dtb.misses                 789869                       # DTB misses
system.switch_cpus3.dtb.accesses            417307107                       # DTB accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.walks            58156                       # Table walker walks requested
system.switch_cpus3.itb.walker.walksShort        58156                       # Table walker walks initiated with short descriptors
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level1         1279                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level2        54680                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksSquashedBefore         2197                       # Table walks squashed before starting
system.switch_cpus3.itb.walker.walkWaitTime::samples        55959                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::mean   485.891456                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::stdev  9150.393980                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::0-65535        55788     99.69%     99.69% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::65536-131071          104      0.19%     99.88% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::131072-196607           40      0.07%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::196608-262143            9      0.02%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::262144-327679           11      0.02%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::327680-393215            3      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::393216-458751            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::458752-524287            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::524288-589823            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::total        55959                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkCompletionTime::samples        11782                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::mean 11499.575624                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::gmean  6794.475718                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::stdev 29927.087212                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::0-65535        11382     96.60%     96.60% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::65536-131071          252      2.14%     98.74% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::131072-196607           62      0.53%     99.27% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::196608-262143           42      0.36%     99.63% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::262144-327679           28      0.24%     99.86% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::327680-393215            9      0.08%     99.94% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::393216-458751            4      0.03%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::458752-524287            2      0.02%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::524288-589823            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::total        11782                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walksPending::samples  36111254848                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::mean     0.758252                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::stdev     0.429027                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::0   8740964500     24.21%     24.21% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::1  27361336348     75.77%     99.98% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::2      7135500      0.02%     99.99% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::3      1450500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::4       368000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::total  36111254848                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walkPageSizes::4K         8496     88.64%     88.64% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::1M         1089     11.36%    100.00% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::total         9585                       # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Inst        58156                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::total        58156                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Inst         9585                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::total         9585                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin::total        67741                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.inst_hits           454012505                       # ITB inst hits
system.switch_cpus3.itb.inst_misses             58156                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                 271                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva            3531                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid        15076                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries            9026                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults            27180                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses       454070661                       # ITB inst accesses
system.switch_cpus3.itb.hits                454012505                       # DTB hits
system.switch_cpus3.itb.misses                  58156                       # DTB misses
system.switch_cpus3.itb.accesses            454070661                       # DTB accesses
system.switch_cpus3.numPwrStateTransitions         2646                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         1323                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 5908442.383220                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 52398043.507071                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::underflows          774     58.50%     58.50% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10          549     41.50%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value   1364351500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         1323                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 509373188226                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED   7816869273                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles              1018667917                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles     92234133                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts            1271770715                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches          286340694                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches    173057584                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            794895039                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       28617952                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles            381347                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles       261077                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles       453812                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles       770087                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles       466757                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines        453981967                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1597447                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes          25436                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    903771228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.744998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.184801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       176849417     19.57%     19.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1       248403829     27.49%     47.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2       106878400     11.83%     58.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3       371639582     41.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    903771228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.281093                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.248464                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       117689351                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    139855229                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        603923672                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     29561533                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles      12741443                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved     41456625                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred      1613993                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts    1415138276                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts     52589272                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles      12741443                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       168690681                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       42455788                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles     67962837                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        581887207                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     30033272                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts    1367601064                       # Number of instructions processed by rename
system.switch_cpus3.rename.SquashedInsts     21392288                       # Number of squashed instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      5266083                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1736716                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        611937                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       7395849                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands   1577434777                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   6373668827                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups   1632515991                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         8315                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps   1381215877                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       196218902                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts      2394548                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts      2318565                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         54072683                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads    245477790                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores    231813215                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     10941828                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      7489442                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded        1335835432                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded      6298962                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued       1277264823                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued     12325008                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    151236582                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    422077292                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved       165095                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    903771228                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.413261                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.150798                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    275882943     30.53%     30.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1    170598277     18.88%     49.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2    286111185     31.66%     81.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3    150271159     16.63%     97.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     20907621      2.31%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5           43      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    903771228                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu      154232451     41.26%     41.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult            53      0.00%     41.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     41.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     41.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     41.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     41.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     41.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     41.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     41.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     41.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     41.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     41.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     41.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     41.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     41.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     41.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     41.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     41.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     41.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     41.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     41.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     41.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     41.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     41.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     41.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     41.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     41.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     41.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead      93039540     24.89%     66.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite    126536729     33.85%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          320      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    818224371     64.06%     64.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1769694      0.14%     64.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     64.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     64.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     64.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     64.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     64.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     64.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     64.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     64.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     64.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     64.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     64.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     64.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     64.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     64.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     64.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     64.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     64.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1185      0.00%     64.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     64.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    237587156     18.60%     82.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite    219682097     17.20%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total    1277264823                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.253858                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt          373808773                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.292663                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   3844403396                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes   1493390529                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses   1242638197                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads        31259                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes        11642                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         9376                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses    1651053500                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses          19776                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      7819970                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads     33694800                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses        70832                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation        31377                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores     23236832                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads      3174111                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked       369351                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles      12741443                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       11034021                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        79952                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts   1342287398                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts    245477790                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts    231813215                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts      2301301                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          9609                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        57452                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents        31377                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      9172704                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      4128756                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts     13301460                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts   1251614646                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts    228032104                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts     24899085                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop               153004                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           442507238                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches       223216742                       # Number of branches executed
system.switch_cpus3.iew.exec_stores         214475134                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.228678                       # Inst execution rate
system.switch_cpus3.iew.wb_sent            1243996472                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count           1242647573                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        672431102                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers       1298848484                       # num instructions consuming a value
system.switch_cpus3.iew.wb_rate              1.219875                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.517713                       # average fanout of values written-back
system.switch_cpus3.commit.commitSquashedInsts    124709553                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls      6133867                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts     12609666                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    881024207                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.351816                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.905332                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    393157581     44.63%     44.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1    228627836     25.95%     70.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     95656444     10.86%     81.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     62292885      7.07%     88.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     33439068      3.80%     92.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5     20041076      2.27%     94.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6     12357459      1.40%     95.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      7557760      0.86%     96.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     27894098      3.17%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    881024207                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    956541969                       # Number of instructions committed
system.switch_cpus3.commit.committedOps    1190982889                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             420359373                       # Number of memory references committed
system.switch_cpus3.commit.loads            211782990                       # Number of loads committed
system.switch_cpus3.commit.membars            3943466                       # Number of memory barriers committed
system.switch_cpus3.commit.branches         212857707                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              9376                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts       1028022268                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls     20656136                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    768973948     64.57%     64.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      1648385      0.14%     64.70% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     64.70% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     64.70% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     64.70% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     64.70% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     64.70% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     64.70% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     64.70% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     64.70% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     64.70% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     64.70% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     64.70% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     64.70% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     64.70% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     64.70% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     64.70% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     64.70% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     64.70% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     64.70% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     64.70% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     64.70% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     64.70% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     64.70% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     64.70% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc         1183      0.00%     64.70% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     64.70% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.70% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.70% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    211782990     17.78%     82.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite    208576383     17.51%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total   1190982889                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     27894098                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads          2167997023                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         2654142534                       # The number of ROB writes
system.switch_cpus3.timesIdled                 782976                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles              114896689                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            15633187                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          956456894                       # Number of Instructions Simulated
system.switch_cpus3.committedOps           1190897814                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.065043                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.065043                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.938929                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.938929                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads      1405817051                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      726724348                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             6378                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            3568                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads       4398818864                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       691961519                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads     2257853228                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes       4180777                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     64090688                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     31765079                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      2058373                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         127365                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       124000                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         3365                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3753703640500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               4584                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          24404546                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              5494                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             5494                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20904383                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     19499179                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3736896                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10151120                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          141801                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22322                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         164123                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7658751                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7658751                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      10882989                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13516997                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         6250                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3032474                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     35749238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side         3346                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side      4467956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4424581                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1165759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side        12328                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side        36394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      5301046                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     23543593                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         2539                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side       166002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side     14886443                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3271515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side         7109                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side        25252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              96095575                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    129383744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1523232009                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side        86912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side    190486400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    188781056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     48181227                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side       420160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side      1362368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    226177216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    993874676                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side        62528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side      1932160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    635154560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    137975892                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side       173312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side       858368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4078142588                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22669184                       # Total snoops (count)
system.tol2bus.snoopTraffic                 559531840                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         54667989                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.045412                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.249650                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               52586636     96.19%     96.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1776139      3.25%     99.44% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 223073      0.41%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  73657      0.13%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   4766      0.01%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   2389      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    963      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    366      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           54667989                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        63920057250                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.4                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          1710058                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1518743054                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17933085476                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           2985992                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2239019267                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        2217450732                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         597165727                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8688412                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          22747824                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy        2656865779                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       11746811575                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          2351483                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy        203834766                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy       7456049344                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            1.4                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy       1651824130                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          6616470                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy         17810398                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
