// Seed: 250693025
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    output tri1 id_2,
    input wire id_3,
    input wire id_4
);
  assign id_2 = 1;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    input uwire id_2,
    input tri0 id_3,
    output tri1 id_4,
    output tri0 id_5,
    output tri0 id_6,
    output supply1 id_7,
    output uwire id_8,
    input wire id_9,
    output supply1 id_10,
    input supply1 id_11,
    input supply0 id_12,
    output supply0 id_13,
    input wor id_14,
    output wire id_15
);
  wire id_17;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_13,
      id_12,
      id_11
  );
  supply1 id_18;
  assign id_15 = id_2;
  assign id_15 = ~id_18;
  wire id_19;
  assign id_15 = 1;
  wire id_20;
endmodule
