# Reading D:/QuartusII/altera/modelsim_ase/tcl/vsim/pref.tcl 
# do BinUDCntEnRst4_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\QuartusII\altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\QuartusII\altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Diogo/Documents/UNIVERSIDADE/LSD/GUIÃO6/Parte2/BinUDCntEnRst4.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinUDCntEnRst4
# -- Compiling architecture RTL of BinUDCntEnRst4
# 
vcom -reportprogress 300 -work work C:/Users/Diogo/Documents/UNIVERSIDADE/LSD/GUIÃO6/Parte2/BinUDCntEnRst4_test.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinUDCntEnRst8Tb
# -- Compiling architecture Stimulus of BinUDCntEnRst8Tb
# -- Loading package NUMERIC_STD
# -- Loading entity BinUDCntEnRst4
vsim work.binudcntenrst8tb(stimulus)
# vsim work.binudcntenrst8tb(stimulus) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binudcntenrst8tb(stimulus)
# Loading work.binudcntenrst4(rtl)
add wave -position end  sim:/binudcntenrst8tb/s_reset
add wave -position end  sim:/binudcntenrst8tb/s_clk
add wave -position end  sim:/binudcntenrst8tb/s_enable
add wave -position end  sim:/binudcntenrst8tb/s_upDown_n
add wave -position end  sim:/binudcntenrst8tb/s_cntOut
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
