Information: Updating design information... (UID-85)
Warning: Design 'CPU' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CPU
Version: F-2011.09-SP3
Date   : Wed Oct 26 20:44:18 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: U_CU/execute_sig_d2_reg[PC_PLS_4_SEL]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_DATAPATH/U_ALU_OUT_REG_EM/reg_mem_reg[26]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CPU                5K_hvratio_1_4        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CU/execute_sig_d2_reg[PC_PLS_4_SEL]/CK (SDFFR_X1)     0.00 #     0.00 r
  U_CU/execute_sig_d2_reg[PC_PLS_4_SEL]/Q (SDFFR_X1)      0.08       0.08 r
  U_CU/CTRL_WORD[PC_PLS_4_SEL] (CU)                       0.00       0.08 r
  U_DATAPATH/CTRL_WORD[PC_PLS_4_SEL] (DATAPATH)           0.00       0.08 r
  U_DATAPATH/U35/Z (BUF_X2)                               0.05       0.13 r
  U_DATAPATH/U239/Z (MUX2_X1)                             0.10       0.23 f
  U_DATAPATH/U_ALU/A[1] (ALU_DATA_W32)                    0.00       0.23 f
  U_DATAPATH/U_ALU/sub_447/A[1] (ALU_DATA_W32_DW01_sub_2)
                                                          0.00       0.23 f
  U_DATAPATH/U_ALU/sub_447/U147/ZN (NOR2_X1)              0.08       0.31 r
  U_DATAPATH/U_ALU/sub_447/U69/ZN (OAI21_X1)              0.04       0.35 f
  U_DATAPATH/U_ALU/sub_447/U36/ZN (AOI21_X1)              0.05       0.40 r
  U_DATAPATH/U_ALU/sub_447/U29/ZN (INV_X1)                0.03       0.43 f
  U_DATAPATH/U_ALU/sub_447/U27/ZN (AOI21_X1)              0.05       0.48 r
  U_DATAPATH/U_ALU/sub_447/U66/ZN (OAI21_X1)              0.04       0.52 f
  U_DATAPATH/U_ALU/sub_447/U61/ZN (AOI21_X1)              0.05       0.57 r
  U_DATAPATH/U_ALU/sub_447/U52/ZN (OAI21_X1)              0.04       0.60 f
  U_DATAPATH/U_ALU/sub_447/U50/ZN (NAND2_X1)              0.03       0.63 r
  U_DATAPATH/U_ALU/sub_447/U51/ZN (OAI21_X1)              0.03       0.66 f
  U_DATAPATH/U_ALU/sub_447/U87/ZN (NAND2_X1)              0.03       0.70 r
  U_DATAPATH/U_ALU/sub_447/U73/ZN (OAI21_X1)              0.03       0.73 f
  U_DATAPATH/U_ALU/sub_447/U72/ZN (NAND2_X1)              0.04       0.76 r
  U_DATAPATH/U_ALU/sub_447/U24/Z (BUF_X2)                 0.05       0.81 r
  U_DATAPATH/U_ALU/sub_447/U236/ZN (NAND2_X1)             0.03       0.84 f
  U_DATAPATH/U_ALU/sub_447/U239/ZN (NAND2_X1)             0.03       0.87 r
  U_DATAPATH/U_ALU/sub_447/U199/ZN (NAND2_X1)             0.03       0.90 f
  U_DATAPATH/U_ALU/sub_447/U249/ZN (XNOR2_X1)             0.06       0.96 f
  U_DATAPATH/U_ALU/sub_447/DIFF[26] (ALU_DATA_W32_DW01_sub_2)
                                                          0.00       0.96 f
  U_DATAPATH/U_ALU/U32/ZN (NAND2_X1)                      0.03       0.99 r
  U_DATAPATH/U_ALU/U31/ZN (AND2_X1)                       0.04       1.03 r
  U_DATAPATH/U_ALU/U630/ZN (NAND4_X1)                     0.04       1.08 f
  U_DATAPATH/U_ALU/RES[26] (ALU_DATA_W32)                 0.00       1.08 f
  U_DATAPATH/U_ALU_OUT_REG_EM/DIN[26] (REG_PIPO_32_00000000_00000000_5)
                                                          0.00       1.08 f
  U_DATAPATH/U_ALU_OUT_REG_EM/U65/ZN (NAND2_X1)           0.04       1.11 r
  U_DATAPATH/U_ALU_OUT_REG_EM/U66/ZN (OAI21_X1)           0.03       1.15 f
  U_DATAPATH/U_ALU_OUT_REG_EM/reg_mem_reg[26]/D (DFFR_X1)
                                                          0.01       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   1.20       1.20
  clock network delay (ideal)                             0.00       1.20
  U_DATAPATH/U_ALU_OUT_REG_EM/reg_mem_reg[26]/CK (DFFR_X1)
                                                          0.00       1.20 r
  library setup time                                     -0.04       1.16
  data required time                                                 1.16
  --------------------------------------------------------------------------
  data required time                                                 1.16
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
