{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1390545497267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1390545497267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 24 14:38:17 2014 " "Processing started: Fri Jan 24 14:38:17 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1390545497267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1390545497267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dds -c dds " "Command: quartus_map --read_settings_files=on --write_settings_files=off dds -c dds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1390545497267 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1390545497531 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DDS_CONFIG.v(72) " "Verilog HDL information at DDS_CONFIG.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "DDS_CONFIG.v" "" { Text "C:/Users/kangy_000/Documents/GitHub/dds/2014newproject/DDS_CONFIG.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1390545497568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_config.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_CONFIG " "Found entity 1: DDS_CONFIG" {  } { { "DDS_CONFIG.v" "" { Text "C:/Users/kangy_000/Documents/GitHub/dds/2014newproject/DDS_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1390545497570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1390545497570 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DDS_AVALON_MM_SLAVE.v(54) " "Verilog HDL information at DDS_AVALON_MM_SLAVE.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "DDS_AVALON_MM_SLAVE.v" "" { Text "C:/Users/kangy_000/Documents/GitHub/dds/2014newproject/DDS_AVALON_MM_SLAVE.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1390545497572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_avalon_mm_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_avalon_mm_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_AVALON_MM_SLAVE " "Found entity 1: DDS_AVALON_MM_SLAVE" {  } { { "DDS_AVALON_MM_SLAVE.v" "" { Text "C:/Users/kangy_000/Documents/GitHub/dds/2014newproject/DDS_AVALON_MM_SLAVE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1390545497572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1390545497572 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "UDCYCLEREG DDS_AVALON_MM_SLAVE.v(56) " "Verilog HDL error at DDS_AVALON_MM_SLAVE.v(56): object \"UDCYCLEREG\" is not declared" {  } { { "DDS_AVALON_MM_SLAVE.v" "" { Text "C:/Users/kangy_000/Documents/GitHub/dds/2014newproject/DDS_AVALON_MM_SLAVE.v" 56 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1390545497575 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "UDCYCLEREG DDS_AVALON_MM_SLAVE.v(60) " "Verilog HDL error at DDS_AVALON_MM_SLAVE.v(60): object \"UDCYCLEREG\" is not declared" {  } { { "DDS_AVALON_MM_SLAVE.v" "" { Text "C:/Users/kangy_000/Documents/GitHub/dds/2014newproject/DDS_AVALON_MM_SLAVE.v" 60 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1390545497575 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kangy_000/Documents/GitHub/dds/2014newproject/output_files/dds.map.smsg " "Generated suppressed messages file C:/Users/kangy_000/Documents/GitHub/dds/2014newproject/output_files/dds.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1390545497595 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "471 " "Peak virtual memory: 471 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1390545497638 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 24 14:38:17 2014 " "Processing ended: Fri Jan 24 14:38:17 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1390545497638 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1390545497638 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1390545497638 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1390545497638 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1390545498224 ""}
