---
layout: post
comments: true
categories: Diary Project

title: CPU Design
img: /images/cpu.jpg
abstract: "A five stage pipeline CPU based on Verilog, running on Xilinx FPGA board."
tags: Verilog cpu

tags: latex
---


