Analysis & Synthesis report for VGA_800X600
Sun Feb 21 18:54:35 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for GPU_core:inst2|CHARSET:charset|altsyncram:chart_rtl_0|altsyncram_st61:auto_generated
 15. Source assignments for GPU_core:inst2|V_RAM:vram|altsyncram:RAM_rtl_0|altsyncram_fn61:auto_generated
 16. Parameter Settings for User Entity Instance: DIGITS:inst6
 17. Parameter Settings for User Entity Instance: DELITER:inst7
 18. Parameter Settings for Inferred Entity Instance: GPU_core:inst2|CHARSET:charset|altsyncram:chart_rtl_0
 19. Parameter Settings for Inferred Entity Instance: GPU_core:inst2|V_RAM:vram|altsyncram:RAM_rtl_0
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "GPU_core:inst2|V_RAM:vram"
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages
 24. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Feb 21 18:54:35 2016           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; VGA_800X600                                     ;
; Top-level Entity Name              ; SoC                                             ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 208                                             ;
;     Total combinational functions  ; 181                                             ;
;     Dedicated logic registers      ; 159                                             ;
; Total registers                    ; 159                                             ;
; Total pins                         ; 23                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 40,960                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C8Q208C8        ;                    ;
; Top-level entity name                                                      ; SoC                ; VGA_800X600        ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                              ;
+----------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                     ; Library ;
+----------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------+
; CHARSET.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/re_de/dev/gpu/29 VGA display a rectangular/CHARSET.v                                    ;         ;
; RAM.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/re_de/dev/gpu/29 VGA display a rectangular/RAM.v                                        ;         ;
; SoC.bdf                                      ; yes             ; User Block Diagram/Schematic File                     ; C:/Users/re_de/dev/gpu/29 VGA display a rectangular/SoC.bdf                                      ;         ;
; cores/GPU/GPU.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/GPU/GPU.v                              ;         ;
; cores/CPU/cpu.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/CPU/cpu.v                              ;         ;
; cores/WB/controller.v                        ; yes             ; User Verilog HDL File                                 ; C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/WB/controller.v                        ;         ;
; cores/DIGITS/digits.v                        ; yes             ; User Verilog HDL File                                 ; C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/DIGITS/digits.v                        ;         ;
; cores/helpers/deliter.v                      ; yes             ; User Verilog HDL File                                 ; C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/helpers/deliter.v                      ;         ;
; charset.hex                                  ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; C:/Users/re_de/dev/gpu/29 VGA display a rectangular/charset.hex                                  ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                 ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                          ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                    ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                 ;         ;
; aglobal130.inc                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                 ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                  ;         ;
; altrom.inc                                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                     ;         ;
; altram.inc                                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                     ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                   ;         ;
; db/altsyncram_st61.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/re_de/dev/gpu/29 VGA display a rectangular/db/altsyncram_st61.tdf                       ;         ;
; db/vga_800x600.ram0_charset_1c20b963.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/re_de/dev/gpu/29 VGA display a rectangular/db/vga_800x600.ram0_charset_1c20b963.hdl.mif ;         ;
; db/altsyncram_fn61.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/re_de/dev/gpu/29 VGA display a rectangular/db/altsyncram_fn61.tdf                       ;         ;
; db/vga_800x600.ram0_v_ram_5ee8774.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/re_de/dev/gpu/29 VGA display a rectangular/db/vga_800x600.ram0_v_ram_5ee8774.hdl.mif    ;         ;
+----------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                         ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Estimated Total logic elements              ; 208                   ;
;                                             ;                       ;
; Total combinational functions               ; 181                   ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 58                    ;
;     -- 3 input functions                    ; 8                     ;
;     -- <=2 input functions                  ; 115                   ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 102                   ;
;     -- arithmetic mode                      ; 79                    ;
;                                             ;                       ;
; Total registers                             ; 159                   ;
;     -- Dedicated logic registers            ; 159                   ;
;     -- I/O registers                        ; 0                     ;
;                                             ;                       ;
; I/O pins                                    ; 23                    ;
; Total memory bits                           ; 40960                 ;
; Embedded Multiplier 9-bit elements          ; 0                     ;
; Maximum fan-out node                        ; DELITER:inst7|sum[16] ;
; Maximum fan-out                             ; 48                    ;
; Total fan-out                               ; 1016                  ;
; Average fan-out                             ; 2.68                  ;
+---------------------------------------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                 ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                       ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------+--------------+
; |SoC                                         ; 181 (0)           ; 159 (0)      ; 40960       ; 0            ; 0       ; 0         ; 23   ; 0            ; |SoC                                                                                      ; work         ;
;    |CPU:inst1|                               ; 63 (63)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SoC|CPU:inst1                                                                            ; work         ;
;    |DELITER:inst7|                           ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SoC|DELITER:inst7                                                                        ; work         ;
;    |DIGITS:inst6|                            ; 55 (55)           ; 79 (79)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SoC|DIGITS:inst6                                                                         ; work         ;
;    |GPU_core:inst2|                          ; 45 (45)           ; 25 (25)      ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SoC|GPU_core:inst2                                                                       ; work         ;
;       |CHARSET:charset|                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SoC|GPU_core:inst2|CHARSET:charset                                                       ; work         ;
;          |altsyncram:chart_rtl_0|            ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SoC|GPU_core:inst2|CHARSET:charset|altsyncram:chart_rtl_0                                ; work         ;
;             |altsyncram_st61:auto_generated| ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SoC|GPU_core:inst2|CHARSET:charset|altsyncram:chart_rtl_0|altsyncram_st61:auto_generated ; work         ;
;       |V_RAM:vram|                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SoC|GPU_core:inst2|V_RAM:vram                                                            ; work         ;
;          |altsyncram:RAM_rtl_0|              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SoC|GPU_core:inst2|V_RAM:vram|altsyncram:RAM_rtl_0                                       ; work         ;
;             |altsyncram_fn61:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SoC|GPU_core:inst2|V_RAM:vram|altsyncram:RAM_rtl_0|altsyncram_fn61:auto_generated        ; work         ;
;    |WB_CONTROLLER:inst5|                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SoC|WB_CONTROLLER:inst5                                                                  ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+
; Name                                                                                            ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                          ;
+-------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+
; GPU_core:inst2|CHARSET:charset|altsyncram:chart_rtl_0|altsyncram_st61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 8            ; --           ; --           ; 32768 ; db/VGA_800X600.ram0_CHARSET_1c20b963.hdl.mif ;
; GPU_core:inst2|V_RAM:vram|altsyncram:RAM_rtl_0|altsyncram_fn61:auto_generated|ALTSYNCRAM        ; AUTO ; ROM  ; 2048         ; 16           ; --           ; --           ; 32768 ; db/VGA_800X600.ram0_V_RAM_5ee8774.hdl.mif    ;
+-------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; DIGITS:inst6|hex[0]                    ; Stuck at VCC due to stuck port data_in ;
; GPU_core:inst2|ccolor[1..15]           ; Merged with GPU_core:inst2|ccolor[0]   ;
; WB_CONTROLLER:inst5|t[0]               ; Merged with DELITER:inst7|sum[0]       ;
; CPU:inst1|temp[0]                      ; Merged with DELITER:inst7|sum[0]       ;
; WB_CONTROLLER:inst5|t[1]               ; Merged with DELITER:inst7|sum[1]       ;
; CPU:inst1|temp[1]                      ; Merged with DELITER:inst7|sum[1]       ;
; WB_CONTROLLER:inst5|t[2]               ; Merged with DELITER:inst7|sum[2]       ;
; CPU:inst1|temp[2]                      ; Merged with DELITER:inst7|sum[2]       ;
; CPU:inst1|temp[3]                      ; Merged with DELITER:inst7|sum[3]       ;
; CPU:inst1|temp[4]                      ; Merged with DELITER:inst7|sum[4]       ;
; CPU:inst1|temp[5]                      ; Merged with DELITER:inst7|sum[5]       ;
; CPU:inst1|temp[6]                      ; Merged with DELITER:inst7|sum[6]       ;
; CPU:inst1|temp[7]                      ; Merged with DELITER:inst7|sum[7]       ;
; CPU:inst1|temp[8]                      ; Merged with DELITER:inst7|sum[8]       ;
; CPU:inst1|temp[9]                      ; Merged with DELITER:inst7|sum[9]       ;
; CPU:inst1|temp[10]                     ; Merged with DELITER:inst7|sum[10]      ;
; CPU:inst1|temp[11]                     ; Merged with DELITER:inst7|sum[11]      ;
; CPU:inst1|temp[12]                     ; Merged with DELITER:inst7|sum[12]      ;
; CPU:inst1|temp[13]                     ; Merged with DELITER:inst7|sum[13]      ;
; CPU:inst1|temp[14]                     ; Merged with DELITER:inst7|sum[14]      ;
; CPU:inst1|temp[15]                     ; Merged with DELITER:inst7|sum[15]      ;
; DELITER:inst7|sum[17..31]              ; Lost fanout                            ;
; CPU:inst1|temp[21..31]                 ; Lost fanout                            ;
; Total Number of Removed Registers = 61 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 159   ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 19    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; DIGITS:inst6|dig[7]                     ; 3       ;
; DIGITS:inst6|dig[6]                     ; 3       ;
; DIGITS:inst6|dig[5]                     ; 3       ;
; DIGITS:inst6|dig[4]                     ; 3       ;
; DIGITS:inst6|dig[3]                     ; 3       ;
; DIGITS:inst6|dig[2]                     ; 3       ;
; DIGITS:inst6|dig[1]                     ; 3       ;
; DIGITS:inst6|data[0]                    ; 8       ;
; DIGITS:inst6|data[1]                    ; 8       ;
; DIGITS:inst6|data[2]                    ; 8       ;
; DIGITS:inst6|data[5]                    ; 1       ;
; DIGITS:inst6|data[6]                    ; 1       ;
; CPU:inst1|W_DAT_O[0]                    ; 3       ;
; DIGITS:inst6|data[8]                    ; 1       ;
; CPU:inst1|W_DAT_O[1]                    ; 2       ;
; CPU:inst1|W_DAT_O[2]                    ; 2       ;
; DIGITS:inst6|data[10]                   ; 1       ;
; CPU:inst1|W_DAT_O[5]                    ; 2       ;
; CPU:inst1|W_DAT_O[6]                    ; 2       ;
; DIGITS:inst6|data[14]                   ; 1       ;
; CPU:inst1|W_DAT_O[8]                    ; 2       ;
; DIGITS:inst6|data[16]                   ; 1       ;
; DIGITS:inst6|data[17]                   ; 1       ;
; CPU:inst1|W_DAT_O[10]                   ; 2       ;
; DIGITS:inst6|data[21]                   ; 1       ;
; CPU:inst1|W_DAT_O[14]                   ; 2       ;
; CPU:inst1|W_DAT_O[16]                   ; 2       ;
; DIGITS:inst6|data[24]                   ; 1       ;
; CPU:inst1|W_DAT_O[17]                   ; 2       ;
; CPU:inst1|W_DAT_O[21]                   ; 2       ;
; CPU:inst1|W_DAT_O[24]                   ; 2       ;
; Total number of inverted registers = 31 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                               ;
+----------------------------------------+--------------------------------------------+------+
; Register Name                          ; Megafunction                               ; Type ;
+----------------------------------------+--------------------------------------------+------+
; GPU_core:inst2|CHARSET:charset|q[0..7] ; GPU_core:inst2|CHARSET:charset|chart_rtl_0 ; RAM  ;
; GPU_core:inst2|V_RAM:vram|q_a[0..7]    ; GPU_core:inst2|V_RAM:vram|RAM_rtl_0        ; RAM  ;
+----------------------------------------+--------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |SoC|GPU_core:inst2|y[4]   ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |SoC|GPU_core:inst2|x[3]   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for GPU_core:inst2|CHARSET:charset|altsyncram:chart_rtl_0|altsyncram_st61:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for GPU_core:inst2|V_RAM:vram|altsyncram:RAM_rtl_0|altsyncram_fn61:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIGITS:inst6           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; addr           ; 00000000000000000000000000010001 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DELITER:inst7 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; freq           ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: GPU_core:inst2|CHARSET:charset|altsyncram:chart_rtl_0 ;
+------------------------------------+----------------------------------------------+--------------------+
; Parameter Name                     ; Value                                        ; Type               ;
+------------------------------------+----------------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped            ;
; OPERATION_MODE                     ; ROM                                          ; Untyped            ;
; WIDTH_A                            ; 8                                            ; Untyped            ;
; WIDTHAD_A                          ; 12                                           ; Untyped            ;
; NUMWORDS_A                         ; 4096                                         ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped            ;
; WIDTH_B                            ; 1                                            ; Untyped            ;
; WIDTHAD_B                          ; 1                                            ; Untyped            ;
; NUMWORDS_B                         ; 1                                            ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped            ;
; BYTE_SIZE                          ; 8                                            ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped            ;
; INIT_FILE                          ; db/VGA_800X600.ram0_CHARSET_1c20b963.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone II                                   ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_st61                              ; Untyped            ;
+------------------------------------+----------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: GPU_core:inst2|V_RAM:vram|altsyncram:RAM_rtl_0 ;
+------------------------------------+-------------------------------------------+----------------+
; Parameter Name                     ; Value                                     ; Type           ;
+------------------------------------+-------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped        ;
; OPERATION_MODE                     ; ROM                                       ; Untyped        ;
; WIDTH_A                            ; 16                                        ; Untyped        ;
; WIDTHAD_A                          ; 11                                        ; Untyped        ;
; NUMWORDS_A                         ; 2048                                      ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped        ;
; WIDTH_B                            ; 1                                         ; Untyped        ;
; WIDTHAD_B                          ; 1                                         ; Untyped        ;
; NUMWORDS_B                         ; 1                                         ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped        ;
; BYTE_SIZE                          ; 8                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped        ;
; INIT_FILE                          ; db/VGA_800X600.ram0_V_RAM_5ee8774.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II                                ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_fn61                           ; Untyped        ;
+------------------------------------+-------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 2                                                     ;
; Entity Instance                           ; GPU_core:inst2|CHARSET:charset|altsyncram:chart_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 8                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; GPU_core:inst2|V_RAM:vram|altsyncram:RAM_rtl_0        ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 16                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPU_core:inst2|V_RAM:vram"                                                                                                                                                                  ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_a        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; addr_a        ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "addr_a[10..10]" will be connected to GND.                                 ;
; addr_b        ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; addr_b[10..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; we_a          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; we_b          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; q_a[15..8]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; q_b           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Feb 21 18:54:33 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_800X600 -c VGA_800X600
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file x_server.v
    Info (12023): Found entity 1: X_SERVER
Info (12021): Found 1 design units, including 1 entities, in source file charset.v
    Info (12023): Found entity 1: CHARSET
Info (12021): Found 1 design units, including 1 entities, in source file vga_800x600.v
    Info (12023): Found entity 1: VGA_800X600
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: V_RAM
Info (12021): Found 1 design units, including 1 entities, in source file soc.bdf
    Info (12023): Found entity 1: SoC
Warning (10229): Verilog HDL Expression warning at GPU.v(36): truncated literal to match 4 bits
Warning (10229): Verilog HDL Expression warning at GPU.v(38): truncated literal to match 4 bits
Info (12021): Found 1 design units, including 1 entities, in source file cores/gpu/gpu.v
    Info (12023): Found entity 1: GPU_core
Info (12021): Found 1 design units, including 1 entities, in source file cores/cpu/cpu.v
    Info (12023): Found entity 1: CPU
Info (12021): Found 1 design units, including 1 entities, in source file cores/wb/controller.v
    Info (12023): Found entity 1: WB_CONTROLLER
Info (12021): Found 1 design units, including 1 entities, in source file cores/digits/digits.v
    Info (12023): Found entity 1: DIGITS
Info (12021): Found 1 design units, including 1 entities, in source file cores/helpers/deliter.v
    Info (12023): Found entity 1: DELITER
Warning (10227): Verilog HDL Port Declaration warning at CHARSET.v(6): data type declaration for "addr" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at CHARSET.v(3): see declaration for object "addr"
Warning (10227): Verilog HDL Port Declaration warning at CHARSET.v(8): data type declaration for "q" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at CHARSET.v(4): see declaration for object "q"
Info (12127): Elaborating entity "SoC" for the top level hierarchy
Warning (275011): Block or symbol "NOT" of instance "inst3" overlaps another block or symbol
Info (12128): Elaborating entity "GPU_core" for hierarchy "GPU_core:inst2"
Warning (10230): Verilog HDL assignment warning at GPU.v(52): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at GPU.v(56): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at GPU.v(60): truncated value with size 32 to match size of target (9)
Warning (10034): Output port "W_DAT_O" at GPU.v(14) has no driver
Warning (10034): Output port "W_ACK" at GPU.v(15) has no driver
Info (12128): Elaborating entity "V_RAM" for hierarchy "GPU_core:inst2|V_RAM:vram"
Info (12128): Elaborating entity "CHARSET" for hierarchy "GPU_core:inst2|CHARSET:charset"
Warning (10030): Net "chart.data_a" at CHARSET.v(9) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "chart.waddr_a" at CHARSET.v(9) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "chart.we_a" at CHARSET.v(9) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "WB_CONTROLLER" for hierarchy "WB_CONTROLLER:inst5"
Warning (10230): Verilog HDL assignment warning at controller.v(15): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:inst1"
Warning (10034): Output port "W_ADDR" at cpu.v(11) has no driver
Info (12128): Elaborating entity "DIGITS" for hierarchy "DIGITS:inst6"
Warning (10858): Verilog HDL warning at digits.v(19): object ack used but never assigned
Warning (10030): Net "ack" at digits.v(19) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "W_DAT_O" at digits.v(10) has no driver
Info (12128): Elaborating entity "DELITER" for hierarchy "DELITER:inst7"
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "GPU_core:inst2|CHARSET:charset|chart_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/VGA_800X600.ram0_CHARSET_1c20b963.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "GPU_core:inst2|V_RAM:vram|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/VGA_800X600.ram0_V_RAM_5ee8774.hdl.mif
Info (12130): Elaborated megafunction instantiation "GPU_core:inst2|CHARSET:charset|altsyncram:chart_rtl_0"
Info (12133): Instantiated megafunction "GPU_core:inst2|CHARSET:charset|altsyncram:chart_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/VGA_800X600.ram0_CHARSET_1c20b963.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_st61.tdf
    Info (12023): Found entity 1: altsyncram_st61
Info (12130): Elaborated megafunction instantiation "GPU_core:inst2|V_RAM:vram|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "GPU_core:inst2|V_RAM:vram|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/VGA_800X600.ram0_V_RAM_5ee8774.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fn61.tdf
    Info (12023): Found entity 1: altsyncram_fn61
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "GPU_core:inst2|V_RAM:vram|altsyncram:RAM_rtl_0|altsyncram_fn61:auto_generated|ram_block1a8"
        Warning (14320): Synthesized away node "GPU_core:inst2|V_RAM:vram|altsyncram:RAM_rtl_0|altsyncram_fn61:auto_generated|ram_block1a9"
        Warning (14320): Synthesized away node "GPU_core:inst2|V_RAM:vram|altsyncram:RAM_rtl_0|altsyncram_fn61:auto_generated|ram_block1a10"
        Warning (14320): Synthesized away node "GPU_core:inst2|V_RAM:vram|altsyncram:RAM_rtl_0|altsyncram_fn61:auto_generated|ram_block1a11"
        Warning (14320): Synthesized away node "GPU_core:inst2|V_RAM:vram|altsyncram:RAM_rtl_0|altsyncram_fn61:auto_generated|ram_block1a12"
        Warning (14320): Synthesized away node "GPU_core:inst2|V_RAM:vram|altsyncram:RAM_rtl_0|altsyncram_fn61:auto_generated|ram_block1a13"
        Warning (14320): Synthesized away node "GPU_core:inst2|V_RAM:vram|altsyncram:RAM_rtl_0|altsyncram_fn61:auto_generated|ram_block1a14"
        Warning (14320): Synthesized away node "GPU_core:inst2|V_RAM:vram|altsyncram:RAM_rtl_0|altsyncram_fn61:auto_generated|ram_block1a15"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HH[0]" is stuck at VCC
Info (17049): 26 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "GPU_core:inst2|V_RAM:vram|altsyncram:RAM_rtl_0|altsyncram_fn61:auto_generated|ALTSYNCRAM"
Info (144001): Generated suppressed messages file C:/Users/re_de/dev/gpu/29 VGA display a rectangular/VGA_800X600.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "BTN1"
    Warning (15610): No output dependent on input pin "BTN2"
Info (21057): Implemented 247 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 208 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 490 megabytes
    Info: Processing ended: Sun Feb 21 18:54:35 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/re_de/dev/gpu/29 VGA display a rectangular/VGA_800X600.map.smsg.


