// Seed: 1463354610
module module_0;
  wire id_1;
  assign module_1._id_2 = 0;
  wire id_2;
endmodule
module module_1 #(
    parameter id_0 = 32'd73,
    parameter id_1 = 32'd47,
    parameter id_2 = 32'd31,
    parameter id_3 = 32'd62
) (
    output uwire _id_0,
    output uwire _id_1,
    input  wand  _id_2,
    input  wor   _id_3
);
  wire [id_3 : -1] id_5;
  wire [-1 : 1 'h0 ?  -1  -  id_2 : -1 'b0 ?  1 : id_3  ?  1 : 1  -  id_2] id_6, id_7;
  module_0 modCall_1 ();
  struct packed {logic [1 : id_1] id_8;} [-1 : id_0] id_9;
  ;
  always_latch @(posedge -1 or posedge 1);
endmodule
