Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May  9 16:00:41 2024
| Host         : Sigma running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_control_sets_placed.rpt
| Design       : CPU
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              54 |           25 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |              11 |            3 |
| Yes          | No                    | Yes                    |              16 |            9 |
| Yes          | Yes                   | No                     |               4 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+-----------------------------------------+---------------------------------+------------------+----------------+
|           Clock Signal          |              Enable Signal              |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+---------------------------------+-----------------------------------------+---------------------------------+------------------+----------------+
|  fpga_clk_IBUF                  |                                         |                                 |                1 |              1 |
|  uclk/inst/clk_out2             |                                         |                                 |                2 |              2 |
|  nolabel_line38/instmem_i_1_n_1 |                                         |                                 |                2 |              2 |
|  nolabel_line38/E[0]            |                                         |                                 |                2 |              3 |
|  tube_clock/clk                 | tube_tb/tub_control1_inferred__0/i__n_1 | tube_tb/tub_control1[5]_i_1_n_1 |                2 |              4 |
|  uclk/inst/clk_out1             | uALU/E[0]                               | uled/rst                        |                4 |              8 |
|  uclk/inst/clk_out1             | uALU/E[1]                               | uled/rst                        |                5 |              8 |
|  tube_clock/clk                 | tube_tb/tub_control1_inferred__0/i__n_1 |                                 |                3 |             11 |
|  uclk/inst/clk_out1             |                                         |                                 |                4 |             14 |
|  uclk/inst/clk_out2             |                                         | tube_clock/tube_clk             |                8 |             31 |
|  n_0_241_BUFG                   |                                         |                                 |               14 |             32 |
|  uclk/inst/clk_out1             | nolabel_line38/p_2_in                   |                                 |               12 |             96 |
+---------------------------------+-----------------------------------------+---------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     2 |
| 3      |                     1 |
| 4      |                     1 |
| 8      |                     2 |
| 11     |                     1 |
| 14     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


