==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.320 ; gain = 45.637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.320 ; gain = 45.637
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:59).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 135.238 ; gain = 77.555
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 149.543 ; gain = 91.859
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:52) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 168.395 ; gain = 110.711
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 169.180 ; gain = 111.496
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.675 seconds; current allocated memory: 117.314 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 117.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_mul_mul_15s_11ns_26_1_1' to 'tiled_kernel_matribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_mul_mul_11ns_17s_17_1_1' to 'tiled_kernel_matrjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matribs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrjbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.653 seconds; current allocated memory: 120.428 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 179.367 ; gain = 121.684
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 31.852 seconds; peak allocated memory: 120.428 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.184 ; gain = 46.219
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.184 ; gain = 46.219
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 112.719 ; gain = 55.754
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 118.668 ; gain = 61.703
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 145.105 ; gain = 88.141
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 145.871 ; gain = 88.906
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.349 seconds; current allocated memory: 96.007 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 96.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_mul_mul_15s_11ns_26_1_1' to 'tiled_kernel_matribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_mul_mul_11ns_17s_17_1_1' to 'tiled_kernel_matrjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matribs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrjbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 99.183 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 154.973 ; gain = 98.008
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 20.812 seconds; peak allocated memory: 99.183 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.184 ; gain = 46.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.184 ; gain = 46.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 113.254 ; gain = 56.246
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 118.582 ; gain = 61.574
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 144.191 ; gain = 87.184
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 145.496 ; gain = 88.488
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.703 seconds; current allocated memory: 96.015 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 96.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_mul_mul_14s_11ns_25_1_1' to 'tiled_kernel_matribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_mul_mul_11ns_17s_17_1_1' to 'tiled_kernel_matrjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matribs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrjbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.529 seconds; current allocated memory: 99.199 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 155.406 ; gain = 98.398
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 20.15 seconds; peak allocated memory: 99.199 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.176 ; gain = 45.559
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.176 ; gain = 45.559
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:44).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:59).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 113.344 ; gain = 55.727
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 118.406 ; gain = 60.789
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:52) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 144.246 ; gain = 86.629
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 145.430 ; gain = 87.813
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.635 seconds; current allocated memory: 95.912 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 96.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_mul_mul_11ns_17s_17_1_1' to 'tiled_kernel_matribs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matribs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 98.911 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 154.789 ; gain = 97.172
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 19.475 seconds; peak allocated memory: 98.911 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.191 ; gain = 46.020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.191 ; gain = 46.020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 113.207 ; gain = 56.035
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 118.113 ; gain = 60.941
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 144.762 ; gain = 87.590
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 145.789 ; gain = 88.617
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.519 seconds; current allocated memory: 95.749 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 96.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 98.687 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 154.195 ; gain = 97.023
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 19.89 seconds; peak allocated memory: 98.687 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
WARNING: [HLS 200-40] In file included from tiled_kernel_matrix/top.cpp:1:
tiled_kernel_matrix/top.cpp:47:41: warning: expression result unused [-Wunused-value]
  LOOP_4: for (int i = (p*50), k = 0; i < ((p*50)+50), k < 50; i++, k++) {
                                      ~ ^ ~~~~~~~~~~~
1 warning generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.238 ; gain = 45.871
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.238 ; gain = 45.871
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 113.121 ; gain = 55.754
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 118.242 ; gain = 60.875
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 145.250 ; gain = 87.883
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 146.035 ; gain = 88.668
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.458 seconds; current allocated memory: 95.760 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 96.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 98.699 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 154.180 ; gain = 96.813
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 15.005 seconds; peak allocated memory: 98.699 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
WARNING: [HLS 200-40] In file included from tiled_kernel_matrix/top.cpp:1:
tiled_kernel_matrix/top.cpp:47:41: warning: expression result unused [-Wunused-value]
  LOOP_4: for (int i = (p*50), k = 0; i < ((p*50)+50), k < 50; i++, k++) {
                                      ~ ^ ~~~~~~~~~~~
1 warning generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 102.992 ; gain = 45.113
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 102.992 ; gain = 45.113
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 113.590 ; gain = 55.711
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 118.008 ; gain = 60.129
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.570 ; gain = 86.691
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 145.598 ; gain = 87.719
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.289 seconds; current allocated memory: 95.760 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 96.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 98.699 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 153.672 ; gain = 95.793
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.774 seconds; peak allocated memory: 98.699 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.133 ; gain = 45.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.133 ; gain = 45.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:61).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 113.715 ; gain = 55.824
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 118.902 ; gain = 61.012
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 145.457 ; gain = 87.566
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 145.961 ; gain = 88.070
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k_1', tiled_kernel_matrix/top.cpp:52) with incoming values : ('k', tiled_kernel_matrix/top.cpp:52) ('tmp_13', tiled_kernel_matrix/top.cpp:52) (0 ns)
	'mul' operation ('tmp_11', tiled_kernel_matrix/top.cpp:51) (3.36 ns)
	'add' operation ('tmp_12', tiled_kernel_matrix/top.cpp:51) (3.02 ns)
	'getelementptr' operation ('input_buf_addr_1', tiled_kernel_matrix/top.cpp:51) (0 ns)
	'load' operation ('input_buf_load', tiled_kernel_matrix/top.cpp:51) on array 'input_buf', tiled_kernel_matrix/top.cpp:25 (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.069 seconds; current allocated memory: 96.880 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 97.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_mac_muladd_11ns_17s_10ns_17_1_1' to 'tiled_kernel_matribs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matribs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 99.978 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 155.574 ; gain = 97.684
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.647 seconds; peak allocated memory: 99.978 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.207 ; gain = 45.945
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.207 ; gain = 45.945
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:61).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.930 ; gain = 55.668
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 118.727 ; gain = 61.465
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 145.078 ; gain = 87.816
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 146.625 ; gain = 89.363
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k_1', tiled_kernel_matrix/top.cpp:52) with incoming values : ('k', tiled_kernel_matrix/top.cpp:52) ('tmp_12', tiled_kernel_matrix/top.cpp:52) (0 ns)
	'mul' operation ('tmp_10', tiled_kernel_matrix/top.cpp:51) (3.36 ns)
	'add' operation ('tmp_11', tiled_kernel_matrix/top.cpp:51) (3.02 ns)
	'getelementptr' operation ('input_buf_addr_1', tiled_kernel_matrix/top.cpp:51) (0 ns)
	'load' operation ('input_buf_load', tiled_kernel_matrix/top.cpp:51) on array 'input_buf', tiled_kernel_matrix/top.cpp:25 (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.25 seconds; current allocated memory: 96.876 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 97.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_mac_muladd_11ns_17s_10ns_17_1_1' to 'tiled_kernel_matribs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matribs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 99.972 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 155.730 ; gain = 98.469
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.978 seconds; peak allocated memory: 99.972 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.328 ; gain = 45.707
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.328 ; gain = 45.707
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:61).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 113.809 ; gain = 56.188
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 118.414 ; gain = 60.793
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 145.164 ; gain = 87.543
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 145.949 ; gain = 88.328
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k_1', tiled_kernel_matrix/top.cpp:52) with incoming values : ('k', tiled_kernel_matrix/top.cpp:52) ('tmp_12', tiled_kernel_matrix/top.cpp:52) (0 ns)
	'mul' operation ('tmp_10', tiled_kernel_matrix/top.cpp:51) (3.36 ns)
	'add' operation ('tmp_11', tiled_kernel_matrix/top.cpp:51) (3.02 ns)
	'getelementptr' operation ('input_buf_addr_1', tiled_kernel_matrix/top.cpp:51) (0 ns)
	'load' operation ('input_buf_load', tiled_kernel_matrix/top.cpp:51) on array 'input_buf', tiled_kernel_matrix/top.cpp:25 (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.991 seconds; current allocated memory: 96.876 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 97.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_mac_muladd_11ns_17s_10ns_17_1_1' to 'tiled_kernel_matribs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matribs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.367 seconds; current allocated memory: 99.971 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 155.969 ; gain = 98.348
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.611 seconds; peak allocated memory: 99.971 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.043 ; gain = 45.613
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.043 ; gain = 45.613
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:61).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 113.824 ; gain = 56.395
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 118.457 ; gain = 61.027
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 145.734 ; gain = 88.305
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 146.000 ; gain = 88.570
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k_1', tiled_kernel_matrix/top.cpp:52) with incoming values : ('k', tiled_kernel_matrix/top.cpp:52) ('tmp_13', tiled_kernel_matrix/top.cpp:52) (0 ns)
	'mul' operation ('tmp_12', tiled_kernel_matrix/top.cpp:51) (3.36 ns)
	'add' operation ('tmp_14', tiled_kernel_matrix/top.cpp:51) (3.02 ns)
	'getelementptr' operation ('input_buf_addr_1', tiled_kernel_matrix/top.cpp:51) (0 ns)
	'load' operation ('input_buf_load', tiled_kernel_matrix/top.cpp:51) on array 'input_buf', tiled_kernel_matrix/top.cpp:25 (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.152 seconds; current allocated memory: 96.878 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 97.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_mac_muladd_11ns_17s_10ns_17_1_1' to 'tiled_kernel_matribs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matribs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 99.981 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 155.191 ; gain = 97.762
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 16.053 seconds; peak allocated memory: 99.981 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 103.234 ; gain = 45.898
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 103.234 ; gain = 45.898
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:61).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 113.688 ; gain = 56.352
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 118.418 ; gain = 61.082
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_TILE' (tiled_kernel_matrix/top.cpp:42) in function 'tiled_kernel_matrix' automatically.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_TILE' (tiled_kernel_matrix/top.cpp:42) in function 'tiled_kernel_matrix' completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 145.004 ; gain = 87.668
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 146.297 ; gain = 88.961
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k_1', tiled_kernel_matrix/top.cpp:52) with incoming values : ('k_2', tiled_kernel_matrix/top.cpp:52) ('tmp_10', tiled_kernel_matrix/top.cpp:52) (0 ns)
	'mul' operation ('tmp_4', tiled_kernel_matrix/top.cpp:51) (3.36 ns)
	'add' operation ('tmp_8', tiled_kernel_matrix/top.cpp:51) (3.02 ns)
	'getelementptr' operation ('input_buf_addr_1', tiled_kernel_matrix/top.cpp:51) (0 ns)
	'load' operation ('input_buf_load', tiled_kernel_matrix/top.cpp:51) on array 'input_buf', tiled_kernel_matrix/top.cpp:25 (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.367 seconds; current allocated memory: 96.709 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 97.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_mac_muladd_16ns_11ns_10ns_17_1_1' to 'tiled_kernel_matribs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matribs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 99.678 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 155.266 ; gain = 97.930
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 31.914 seconds; peak allocated memory: 99.678 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.133 ; gain = 45.738
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.133 ; gain = 45.738
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:61).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 113.277 ; gain = 55.883
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 118.633 ; gain = 61.238
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.488 ; gain = 87.094
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 145.527 ; gain = 88.133
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k_1', tiled_kernel_matrix/top.cpp:52) with incoming values : ('k', tiled_kernel_matrix/top.cpp:52) ('tmp_13', tiled_kernel_matrix/top.cpp:52) (0 ns)
	'mul' operation ('tmp_12', tiled_kernel_matrix/top.cpp:51) (3.36 ns)
	'add' operation ('tmp_14', tiled_kernel_matrix/top.cpp:51) (3.02 ns)
	'getelementptr' operation ('input_buf_addr_1', tiled_kernel_matrix/top.cpp:51) (0 ns)
	'load' operation ('input_buf_load', tiled_kernel_matrix/top.cpp:51) on array 'input_buf', tiled_kernel_matrix/top.cpp:25 (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.398 seconds; current allocated memory: 96.862 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 97.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_mac_muladd_11ns_17s_10ns_17_1_1' to 'tiled_kernel_matribs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matribs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 99.966 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 155.563 ; gain = 98.168
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 15.225 seconds; peak allocated memory: 99.966 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 103.289 ; gain = 46.207
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 103.289 ; gain = 46.207
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:61).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 113.449 ; gain = 56.367
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 119.027 ; gain = 61.945
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 145.355 ; gain = 88.273
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 146.398 ; gain = 89.316
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k_1', tiled_kernel_matrix/top.cpp:52) with incoming values : ('k', tiled_kernel_matrix/top.cpp:52) ('tmp_13', tiled_kernel_matrix/top.cpp:52) (0 ns)
	'mul' operation ('tmp_12', tiled_kernel_matrix/top.cpp:51) (3.36 ns)
	'add' operation ('tmp_14', tiled_kernel_matrix/top.cpp:51) (3.02 ns)
	'getelementptr' operation ('input_buf_addr_1', tiled_kernel_matrix/top.cpp:51) (0 ns)
	'load' operation ('input_buf_load', tiled_kernel_matrix/top.cpp:51) on array 'input_buf', tiled_kernel_matrix/top.cpp:25 (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.492 seconds; current allocated memory: 96.862 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 97.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_mac_muladd_11ns_17s_10ns_17_1_1' to 'tiled_kernel_matribs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matribs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 99.965 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 155.777 ; gain = 98.695
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 30.718 seconds; peak allocated memory: 99.965 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.273 ; gain = 46.145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.273 ; gain = 46.145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:61).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 113.590 ; gain = 56.461
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 119.039 ; gain = 61.910
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 145.145 ; gain = 88.016
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 146.172 ; gain = 89.043
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k_1', tiled_kernel_matrix/top.cpp:52) with incoming values : ('k', tiled_kernel_matrix/top.cpp:52) ('tmp_13', tiled_kernel_matrix/top.cpp:52) (0 ns)
	'mul' operation ('tmp_12', tiled_kernel_matrix/top.cpp:51) (3.36 ns)
	'add' operation ('tmp_14', tiled_kernel_matrix/top.cpp:51) (3.02 ns)
	'getelementptr' operation ('input_buf_addr_1', tiled_kernel_matrix/top.cpp:51) (0 ns)
	'load' operation ('input_buf_load', tiled_kernel_matrix/top.cpp:51) on array 'input_buf', tiled_kernel_matrix/top.cpp:25 (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.375 seconds; current allocated memory: 96.863 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 97.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_mac_muladd_11ns_17s_10ns_17_1_1' to 'tiled_kernel_matribs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matribs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 99.967 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 156.359 ; gain = 99.230
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 15.003 seconds; peak allocated memory: 99.967 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.336 ; gain = 46.352
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.336 ; gain = 46.352
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 113.246 ; gain = 56.262
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:58) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 118.969 ; gain = 61.984
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_TILE' (tiled_kernel_matrix/top.cpp:42) in function 'tiled_kernel_matrix' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_1' (tiled_kernel_matrix/top.cpp:44) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_2' (tiled_kernel_matrix/top.cpp:46) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (tiled_kernel_matrix/top.cpp:69).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (tiled_kernel_matrix/top.cpp:74) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_1' (tiled_kernel_matrix/top.cpp:44) in function 'tiled_kernel_matrix' completely.
ERROR: [XFORM 203-504] Stop unrolling loop 'LOOP_1' (tiled_kernel_matrix/top.cpp:44) in function 'tiled_kernel_matrix' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.188 ; gain = 45.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.188 ; gain = 45.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 113.285 ; gain = 55.867
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 118.254 ; gain = 60.836
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_TILE' (tiled_kernel_matrix/top.cpp:42) in function 'tiled_kernel_matrix' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_2' (tiled_kernel_matrix/top.cpp:45) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (tiled_kernel_matrix/top.cpp:68).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (tiled_kernel_matrix/top.cpp:73) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_1' (tiled_kernel_matrix/top.cpp:44) in function 'tiled_kernel_matrix' completely.
ERROR: [XFORM 203-504] Stop unrolling loop 'LOOP_1' (tiled_kernel_matrix/top.cpp:44) in function 'tiled_kernel_matrix' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.211 ; gain = 45.922
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.211 ; gain = 45.922
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:46).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:63).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 113.418 ; gain = 56.129
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 118.582 ; gain = 61.293
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_TILE' (tiled_kernel_matrix/top.cpp:42) in function 'tiled_kernel_matrix' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (tiled_kernel_matrix/top.cpp:67).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (tiled_kernel_matrix/top.cpp:72) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_1' (tiled_kernel_matrix/top.cpp:44) in function 'tiled_kernel_matrix' completely.
ERROR: [XFORM 203-504] Stop unrolling loop 'LOOP_1' (tiled_kernel_matrix/top.cpp:44) in function 'tiled_kernel_matrix' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.203 ; gain = 46.125
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.203 ; gain = 46.125
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:61).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 113.852 ; gain = 56.773
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 118.465 ; gain = 61.387
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.840 ; gain = 87.762
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_4' (tiled_kernel_matrix/top.cpp:49:55) in function 'tiled_kernel_matrix' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_1' (tiled_kernel_matrix/top.cpp:43:41) in function 'tiled_kernel_matrix' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_TILE' (tiled_kernel_matrix/top.cpp:42:41) in function 'tiled_kernel_matrix'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 146.145 ; gain = 89.066
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_7'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', tiled_kernel_matrix/top.cpp:73->tiled_kernel_matrix/top.cpp:54) and 'fadd' operation ('sum', tiled_kernel_matrix/top.cpp:73->tiled_kernel_matrix/top.cpp:54).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', tiled_kernel_matrix/top.cpp:73->tiled_kernel_matrix/top.cpp:54) and 'fadd' operation ('sum', tiled_kernel_matrix/top.cpp:73->tiled_kernel_matrix/top.cpp:54).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', tiled_kernel_matrix/top.cpp:73->tiled_kernel_matrix/top.cpp:54) and 'fadd' operation ('sum', tiled_kernel_matrix/top.cpp:73->tiled_kernel_matrix/top.cpp:54).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', tiled_kernel_matrix/top.cpp:73->tiled_kernel_matrix/top.cpp:54) and 'fadd' operation ('sum', tiled_kernel_matrix/top.cpp:73->tiled_kernel_matrix/top.cpp:54==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.125 ; gain = 46.102
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.125 ; gain = 46.102
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:61).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 113.895 ; gain = 56.871
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 118.359 ; gain = 61.336
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 145.031 ; gain = 88.008
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 146.082 ; gain = 89.059
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k_1', tiled_kernel_matrix/top.cpp:52) with incoming values : ('k', tiled_kernel_matrix/top.cpp:52) ('tmp_13', tiled_kernel_matrix/top.cpp:52) (0 ns)
	'mul' operation ('tmp_12', tiled_kernel_matrix/top.cpp:51) (3.36 ns)
	'add' operation ('tmp_14', tiled_kernel_matrix/top.cpp:51) (3.02 ns)
	'getelementptr' operation ('input_buf_addr_1', tiled_kernel_matrix/top.cpp:51) (0 ns)
	'load' operation ('input_buf_load', tiled_kernel_matrix/top.cpp:51) on array 'input_buf', tiled_kernel_matrix/top.cpp:25 (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.565 seconds; current allocated memory: 96.863 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 97.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_mac_muladd_11ns_17s_10ns_17_1_1' to 'tiled_kernel_matribs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matribs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 99.967 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 155.742 ; gain = 98.719
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 15.299 seconds; peak allocated memory: 99.967 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.293 ; gain = 46.090
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.293 ; gain = 46.090
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:61).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 113.570 ; gain = 56.367
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 118.574 ; gain = 61.371
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_TILE' (tiled_kernel_matrix/top.cpp:42) in function 'tiled_kernel_matrix' automatically.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_TILE' (tiled_kernel_matrix/top.cpp:42) in function 'tiled_kernel_matrix' completely.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (tiled_kernel_matrix/top.cpp:25) in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 145.258 ; gain = 88.055
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 146.043 ; gain = 88.840
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.208 seconds; current allocated memory: 95.980 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 96.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf_0' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 98.878 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 154.430 ; gain = 97.227
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.737 seconds; peak allocated memory: 98.878 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.406 ; gain = 45.781
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.406 ; gain = 45.781
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:61).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 113.605 ; gain = 55.980
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 118.371 ; gain = 60.746
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 144.844 ; gain = 87.219
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 146.395 ; gain = 88.770
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k_1', tiled_kernel_matrix/top.cpp:52) with incoming values : ('k', tiled_kernel_matrix/top.cpp:52) ('tmp_13', tiled_kernel_matrix/top.cpp:52) (0 ns)
	'mul' operation ('tmp_12', tiled_kernel_matrix/top.cpp:51) (3.36 ns)
	'add' operation ('tmp_14', tiled_kernel_matrix/top.cpp:51) (3.02 ns)
	'getelementptr' operation ('input_buf_addr_1', tiled_kernel_matrix/top.cpp:51) (0 ns)
	'load' operation ('input_buf_load', tiled_kernel_matrix/top.cpp:51) on array 'input_buf', tiled_kernel_matrix/top.cpp:25 (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.223 seconds; current allocated memory: 96.883 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 97.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_mac_muladd_11ns_12s_10ns_12_1_1' to 'tiled_kernel_matribs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matribs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 99.999 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 155.605 ; gain = 97.980
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 15.002 seconds; peak allocated memory: 99.999 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.332 ; gain = 45.676
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.332 ; gain = 45.676
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:61).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 113.063 ; gain = 55.406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 118.863 ; gain = 61.207
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.902 ; gain = 87.246
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 145.930 ; gain = 88.273
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k_1', tiled_kernel_matrix/top.cpp:52) with incoming values : ('k', tiled_kernel_matrix/top.cpp:52) ('tmp_13', tiled_kernel_matrix/top.cpp:52) (0 ns)
	'mul' operation ('tmp_12', tiled_kernel_matrix/top.cpp:51) (3.36 ns)
	'add' operation ('tmp_14', tiled_kernel_matrix/top.cpp:51) (3.02 ns)
	'getelementptr' operation ('input_buf_addr_1', tiled_kernel_matrix/top.cpp:51) (0 ns)
	'load' operation ('input_buf_load', tiled_kernel_matrix/top.cpp:51) on array 'input_buf', tiled_kernel_matrix/top.cpp:25 (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.637 seconds; current allocated memory: 96.863 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 97.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_mac_muladd_11ns_17s_10ns_17_1_1' to 'tiled_kernel_matribs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matribs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 99.967 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 156.145 ; gain = 98.488
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 15.335 seconds; peak allocated memory: 99.967 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.090 ; gain = 45.980
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.090 ; gain = 45.980
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:61).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.848 ; gain = 55.738
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 118.563 ; gain = 61.453
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 145.105 ; gain = 87.996
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 145.891 ; gain = 88.781
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k_1', tiled_kernel_matrix/top.cpp:52) with incoming values : ('k', tiled_kernel_matrix/top.cpp:52) ('tmp_13', tiled_kernel_matrix/top.cpp:52) (0 ns)
	'mul' operation ('tmp_12', tiled_kernel_matrix/top.cpp:51) (3.36 ns)
	'add' operation ('tmp_14', tiled_kernel_matrix/top.cpp:51) (3.02 ns)
	'getelementptr' operation ('input_buf_addr_1', tiled_kernel_matrix/top.cpp:51) (0 ns)
	'load' operation ('input_buf_load', tiled_kernel_matrix/top.cpp:51) on array 'input_buf', tiled_kernel_matrix/top.cpp:25 (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.469 seconds; current allocated memory: 96.863 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 97.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_mac_muladd_11ns_17s_10ns_17_1_1' to 'tiled_kernel_matribs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matribs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 99.967 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 155.695 ; gain = 98.586
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 15.278 seconds; peak allocated memory: 99.967 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 103.266 ; gain = 46.387
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 103.266 ; gain = 46.387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:61).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 112.867 ; gain = 55.988
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 118.762 ; gain = 61.883
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 145.395 ; gain = 88.516
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 146.184 ; gain = 89.305
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k_1', tiled_kernel_matrix/top.cpp:52) with incoming values : ('k', tiled_kernel_matrix/top.cpp:52) ('tmp_13', tiled_kernel_matrix/top.cpp:52) (0 ns)
	'mul' operation ('tmp_12', tiled_kernel_matrix/top.cpp:51) (3.36 ns)
	'add' operation ('tmp_14', tiled_kernel_matrix/top.cpp:51) (3.02 ns)
	'getelementptr' operation ('input_buf_addr_1', tiled_kernel_matrix/top.cpp:51) (0 ns)
	'load' operation ('input_buf_load', tiled_kernel_matrix/top.cpp:51) on array 'input_buf', tiled_kernel_matrix/top.cpp:25 (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.175 seconds; current allocated memory: 96.862 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 97.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_mac_muladd_11ns_17s_10ns_17_1_1' to 'tiled_kernel_matribs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matribs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 1.195 seconds; current allocated memory: 99.967 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:45 . Memory (MB): peak = 155.758 ; gain = 98.879
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 45.196 seconds; peak allocated memory: 99.967 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.086 ; gain = 45.820
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.086 ; gain = 45.820
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:59).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 113.434 ; gain = 56.168
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 118.391 ; gain = 61.125
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:52) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 145.125 ; gain = 87.859
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 146.148 ; gain = 88.883
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k_1', tiled_kernel_matrix/top.cpp:50) with incoming values : ('k', tiled_kernel_matrix/top.cpp:50) ('tmp_13', tiled_kernel_matrix/top.cpp:50) (0 ns)
	'mul' operation ('tmp_12', tiled_kernel_matrix/top.cpp:49) (3.36 ns)
	'add' operation ('tmp_14', tiled_kernel_matrix/top.cpp:49) (3.02 ns)
	'getelementptr' operation ('input_buf_addr_1', tiled_kernel_matrix/top.cpp:49) (0 ns)
	'load' operation ('input_buf_load', tiled_kernel_matrix/top.cpp:49) on array 'input_buf', tiled_kernel_matrix/top.cpp:25 (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.017 seconds; current allocated memory: 96.703 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 97.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_mac_muladd_11ns_17s_10ns_17_1_1' to 'tiled_kernel_matribs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matribs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.797 seconds; current allocated memory: 99.715 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 155.520 ; gain = 98.254
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 20.65 seconds; peak allocated memory: 99.715 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.230 ; gain = 46.203
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.230 ; gain = 46.203
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:59).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 112.914 ; gain = 55.887
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 118.402 ; gain = 61.375
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:52) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 144.887 ; gain = 87.859
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 146.176 ; gain = 89.148
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k_1', tiled_kernel_matrix/top.cpp:50) with incoming values : ('k', tiled_kernel_matrix/top.cpp:50) ('tmp_13', tiled_kernel_matrix/top.cpp:50) (0 ns)
	'mul' operation ('tmp_12', tiled_kernel_matrix/top.cpp:49) (3.36 ns)
	'add' operation ('tmp_14', tiled_kernel_matrix/top.cpp:49) (3.02 ns)
	'getelementptr' operation ('input_buf_addr_1', tiled_kernel_matrix/top.cpp:49) (0 ns)
	'load' operation ('input_buf_load', tiled_kernel_matrix/top.cpp:49) on array 'input_buf', tiled_kernel_matrix/top.cpp:25 (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.373 seconds; current allocated memory: 96.703 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 97.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_mac_muladd_11ns_17s_10ns_17_1_1' to 'tiled_kernel_matribs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matribs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 99.715 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 155.523 ; gain = 98.496
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 18.878 seconds; peak allocated memory: 99.715 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.313 ; gain = 46.094
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.313 ; gain = 46.094
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:59).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 112.957 ; gain = 55.738
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 118.676 ; gain = 61.457
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (tiled_kernel_matrix/top.cpp:40) in function 'tiled_kernel_matrix' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (tiled_kernel_matrix/top.cpp:40) in function 'tiled_kernel_matrix' completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:52) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 145.625 ; gain = 88.406
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 146.414 ; gain = 89.195
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k_1', tiled_kernel_matrix/top.cpp:50) with incoming values : ('k_2', tiled_kernel_matrix/top.cpp:50) ('tmp_8', tiled_kernel_matrix/top.cpp:50) (0 ns)
	'mul' operation ('tmp_3', tiled_kernel_matrix/top.cpp:49) (3.36 ns)
	'add' operation ('tmp_4', tiled_kernel_matrix/top.cpp:49) (3.02 ns)
	'getelementptr' operation ('input_buf_addr_1', tiled_kernel_matrix/top.cpp:49) (0 ns)
	'load' operation ('input_buf_load', tiled_kernel_matrix/top.cpp:49) on array 'input_buf', tiled_kernel_matrix/top.cpp:25 (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.038 seconds; current allocated memory: 96.521 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 97.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_mac_muladd_16ns_11ns_10ns_17_1_1' to 'tiled_kernel_matribs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matribs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.851 seconds; current allocated memory: 99.441 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 154.727 ; gain = 97.508
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 19.615 seconds; peak allocated memory: 99.441 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.152 ; gain = 45.855
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.152 ; gain = 45.855
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:59).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 112.906 ; gain = 55.609
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 117.930 ; gain = 60.633
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (tiled_kernel_matrix/top.cpp:40) in function 'tiled_kernel_matrix' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (tiled_kernel_matrix/top.cpp:40) in function 'tiled_kernel_matrix' completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:52) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 144.828 ; gain = 87.531
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 145.855 ; gain = 88.559
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.261 seconds; current allocated memory: 95.423 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 95.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.533 seconds; current allocated memory: 98.275 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 153.297 ; gain = 96.000
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 19.128 seconds; peak allocated memory: 98.275 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.141 ; gain = 45.691
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.141 ; gain = 45.691
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:59).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 112.578 ; gain = 55.129
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 117.914 ; gain = 60.465
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:52) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 145.250 ; gain = 87.801
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 146.297 ; gain = 88.848
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.795 seconds; current allocated memory: 95.630 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 96.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.568 seconds; current allocated memory: 98.575 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 153.930 ; gain = 96.480
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 19.362 seconds; peak allocated memory: 98.575 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.102 ; gain = 45.832
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.102 ; gain = 45.832
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:59).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.465 ; gain = 55.195
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 118.051 ; gain = 60.781
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 145.000 ; gain = 87.730
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 145.785 ; gain = 88.516
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.83 seconds; current allocated memory: 95.608 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 96.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 98.549 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 153.836 ; gain = 96.566
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.327 seconds; peak allocated memory: 98.549 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.223 ; gain = 46.105
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.223 ; gain = 46.105
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:59).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 113.055 ; gain = 55.938
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 118.082 ; gain = 60.965
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.773 ; gain = 87.656
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 145.801 ; gain = 88.684
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.415 seconds; current allocated memory: 95.608 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 96.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 98.548 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 154.168 ; gain = 97.051
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 13.949 seconds; peak allocated memory: 98.548 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.148 ; gain = 46.074
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.148 ; gain = 46.074
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:59).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.770 ; gain = 55.695
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 118.141 ; gain = 61.066
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.871 ; gain = 87.797
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 145.895 ; gain = 88.820
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.487 seconds; current allocated memory: 95.613 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 96.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 98.552 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 154.098 ; gain = 97.023
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 15.103 seconds; peak allocated memory: 98.552 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.129 ; gain = 45.438
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.129 ; gain = 45.438
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 113.164 ; gain = 55.473
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.938 ; gain = 60.246
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.059 ; gain = 86.367
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 145.109 ; gain = 87.418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.479 seconds; current allocated memory: 95.608 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 96.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 98.548 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 153.992 ; gain = 96.301
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.166 seconds; peak allocated memory: 98.548 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.188 ; gain = 46.387
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.188 ; gain = 46.387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.742 ; gain = 55.941
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.707 ; gain = 60.906
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.938 ; gain = 88.137
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 145.699 ; gain = 88.898
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.57 seconds; current allocated memory: 95.606 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 96.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 98.544 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 153.551 ; gain = 96.750
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.15 seconds; peak allocated memory: 98.544 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.223 ; gain = 45.656
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.223 ; gain = 45.656
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 113.148 ; gain = 55.582
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 118.215 ; gain = 60.648
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 144.531 ; gain = 86.965
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 145.582 ; gain = 88.016
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.739 seconds; current allocated memory: 95.617 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 96.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.764 seconds; current allocated memory: 98.557 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 153.922 ; gain = 96.355
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 19.075 seconds; peak allocated memory: 98.557 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.234 ; gain = 46.125
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.234 ; gain = 46.125
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.945 ; gain = 55.836
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 118.090 ; gain = 60.980
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.793 ; gain = 87.684
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 145.578 ; gain = 88.469
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.565 seconds; current allocated memory: 95.617 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 96.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 98.556 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 154.414 ; gain = 97.305
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.119 seconds; peak allocated memory: 98.556 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 102.988 ; gain = 46.117
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 102.988 ; gain = 46.117
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 113.453 ; gain = 56.582
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 118.422 ; gain = 61.551
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.949 ; gain = 88.078
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.977 ; gain = 89.105
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.649 seconds; current allocated memory: 95.615 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 96.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 98.530 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 153.934 ; gain = 97.063
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.165 seconds; peak allocated memory: 98.530 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.250 ; gain = 46.344
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.250 ; gain = 46.344
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.766 ; gain = 55.859
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.934 ; gain = 61.027
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.820 ; gain = 87.914
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.609 ; gain = 88.703
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.673 seconds; current allocated memory: 95.629 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 96.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 98.547 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 154.094 ; gain = 97.188
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.149 seconds; peak allocated memory: 98.547 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.211 ; gain = 46.113
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.211 ; gain = 46.113
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 113.320 ; gain = 56.223
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.992 ; gain = 60.895
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 145.035 ; gain = 87.938
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 146.063 ; gain = 88.965
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.601 seconds; current allocated memory: 95.627 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 96.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 98.561 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 153.527 ; gain = 96.430
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 14.154 seconds; peak allocated memory: 98.561 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.156 ; gain = 45.316
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.156 ; gain = 45.316
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:44).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:36).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:61).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 112.992 ; gain = 55.152
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 117.078 ; gain = 59.238
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:52) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.512 ; gain = 85.672
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.539 ; gain = 86.699
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.366 seconds; current allocated memory: 94.954 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 95.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 97.876 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 153.352 ; gain = 95.512
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 13.957 seconds; peak allocated memory: 97.876 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.301 ; gain = 46.039
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.301 ; gain = 46.039
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:68).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 112.512 ; gain = 55.250
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:58) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 117.285 ; gain = 60.023
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (tiled_kernel_matrix/top.cpp:42) in function 'tiled_kernel_matrix' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2.1' (tiled_kernel_matrix/top.cpp:44) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2.1.1' (tiled_kernel_matrix/top.cpp:46) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2.1.2.1' (tiled_kernel_matrix/top.cpp:54) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (tiled_kernel_matrix/top.cpp:72).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (tiled_kernel_matrix/top.cpp:77) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (tiled_kernel_matrix/top.cpp:44) in function 'tiled_kernel_matrix' completely.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-2.1' (tiled_kernel_matrix/top.cpp:44) in function 'tiled_kernel_matrix' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.230 ; gain = 45.668
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.230 ; gain = 45.668
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 112.695 ; gain = 55.133
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 117.414 ; gain = 59.852
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (tiled_kernel_matrix/top.cpp:42) in function 'tiled_kernel_matrix' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2.1.1' (tiled_kernel_matrix/top.cpp:45) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2.1.2.1' (tiled_kernel_matrix/top.cpp:53) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (tiled_kernel_matrix/top.cpp:71).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (tiled_kernel_matrix/top.cpp:76) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (tiled_kernel_matrix/top.cpp:44) in function 'tiled_kernel_matrix' completely.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-2.1' (tiled_kernel_matrix/top.cpp:44) in function 'tiled_kernel_matrix' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'tiled_kernel_matrix/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.121 ; gain = 45.563
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.121 ; gain = 45.563
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:46).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:66).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 112.984 ; gain = 55.426
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'tiled_kernel_matrix' (tiled_kernel_matrix/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.531 ; gain = 59.973
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (tiled_kernel_matrix/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.2' (tiled_kernel_matrix/top.cpp:50) in function 'tiled_kernel_matrix' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2.1.2.1' (tiled_kernel_matrix/top.cpp:52) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (tiled_kernel_matrix/top.cpp:70).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (tiled_kernel_matrix/top.cpp:75) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.2.1' (tiled_kernel_matrix/top.cpp:52) in function 'tiled_kernel_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (tiled_kernel_matrix/top.cpp:75) in function 'rbf_kernel' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 155.309 ; gain = 97.750
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (tiled_kernel_matrix/top.cpp:43:17) in function 'tiled_kernel_matrix' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (tiled_kernel_matrix/top.cpp:42:16) in function 'tiled_kernel_matrix'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 443.871 ; gain = 386.313
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_kernel_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rbf_kernel'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input1_load_2', tiled_kernel_matrix/top.cpp:77) on array 'input1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input1'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 111.952 seconds; current allocated memory: 378.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 28.209 seconds; current allocated memory: 505.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'rbf_kernel' is not pipelined.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('icmp' operation ('tmp_7', tiled_kernel_matrix/top.cpp:63)) in the first pipeline iteration (II = 1 cycles).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.304 seconds; current allocated memory: 517.582 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.773 seconds; current allocated memory: 533.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'tiled_kernel_matrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'tiled_kernel_matrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_fexp_32ns_32ns_32_9_full_dsp_1' to 'tiled_kernel_matrdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matrdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 33.375 seconds; current allocated memory: 702.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_kernel_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_kernel_matrix/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_kernel_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_index_buf' to 'tiled_kernel_matreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_input_buf' to 'tiled_kernel_matrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_temp2_buf' to 'tiled_kernel_matrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_result_buf' to 'tiled_kernel_matrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tiled_kernel_matrix_mul_mul_7ns_11ns_17_1_1' to 'tiled_kernel_matribs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tiled_kernel_matribs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_kernel_matrix'.
INFO: [HLS 200-111]  Elapsed time: 30.182 seconds; current allocated memory: 737.134 MB.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matreOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tiled_kernel_matrhbi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:44 ; elapsed = 00:04:10 . Memory (MB): peak = 1036.098 ; gain = 978.539
INFO: [SYSC 207-301] Generating SystemC RTL for tiled_kernel_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_kernel_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_kernel_matrix.
INFO: [HLS 200-112] Total elapsed time: 250.293 seconds; peak allocated memory: 737.134 MB.
