###############################################################
#  Generated by:      Cadence Tempus 21.17-s077_1
#  OS:                Linux x86_64(Host ID c2s)
#  Generated on:      Fri Jul 12 16:15:13 2024
#  Design:            single_port_ram
#  Command:           report_timing -early  -max_paths 50 -nworst 1 -path_type full_clock -net  > ${reportDir}/worst_min_path.rpt
###############################################################
Path 1: MET Hold Check with Pin ram_1/mem_reg[5][0]/CP 
Endpoint:   ram_1/mem_reg[5][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[5][0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.658
  Arrival Time                  2.724
  Slack Time                    1.067
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      clk_pad                 ^     clk_pad               -       -      1.250    0.183  
      pc3d01_1/PAD            ^     clk_pad               pc3d01  0.000  1.250    0.183  
      pc3d01_1/CIN            ^     clock                 pc3d01  0.000  1.250    0.183  
      pc3c01_1/CCLK           ^     clock                 pc3c01  0.000  1.250    0.183  
      pc3c01_1/CP             ^     clk                   pc3c01  0.000  1.250    0.183  
      ram_1/mem_reg[5][0]/CP  ^     clk                   dfnrq1  0.000  1.250    0.183  
      ram_1/mem_reg[5][0]/Q   v     ram_1/mem[5][0]       dfnrq1  0.248  1.498    0.431  
      ram_1/g3654__1617/I1    v     ram_1/mem[5][0]       mx02d1  0.000  1.498    0.431  
      ram_1/g3654__1617/Z     v     ram_1/n_163           mx02d1  0.100  1.598    0.532  
      ram_1/FE_PHC44_n_163/I  v     ram_1/n_163           dl03d1  0.000  1.599    0.532  
      ram_1/FE_PHC44_n_163/Z  v     ram_1/FE_PHN44_n_163  dl03d1  1.126  2.724    1.658  
      ram_1/mem_reg[5][0]/D   v     ram_1/FE_PHN44_n_163  dfnrq1  0.000  2.724    1.658  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    2.317  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    2.317  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    2.317  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    2.317  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    2.317  
      ram_1/mem_reg[5][0]/CP  ^     clk      dfnrq1  0.000  1.250    2.317  
      -----------------------------------------------------------------------
Path 2: MET Hold Check with Pin ram_1/mem_reg[7][5]/CP 
Endpoint:   ram_1/mem_reg[7][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[7][5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.658
  Arrival Time                  2.727
  Slack Time                    1.070
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      clk_pad                 ^     clk_pad               -       -      1.250    0.180  
      pc3d01_1/PAD            ^     clk_pad               pc3d01  0.000  1.250    0.180  
      pc3d01_1/CIN            ^     clock                 pc3d01  0.000  1.250    0.180  
      pc3c01_1/CCLK           ^     clock                 pc3c01  0.000  1.250    0.180  
      pc3c01_1/CP             ^     clk                   pc3c01  0.000  1.250    0.180  
      ram_1/mem_reg[7][5]/CP  ^     clk                   dfnrq1  0.000  1.250    0.180  
      ram_1/mem_reg[7][5]/Q   v     ram_1/mem[7][5]       dfnrq1  0.250  1.500    0.431  
      ram_1/g3563__5107/I1    v     ram_1/mem[7][5]       mx02d1  0.000  1.500    0.431  
      ram_1/g3563__5107/Z     v     ram_1/n_254           mx02d1  0.102  1.603    0.533  
      ram_1/FE_PHC57_n_254/I  v     ram_1/n_254           dl03d1  0.000  1.603    0.533  
      ram_1/FE_PHC57_n_254/Z  v     ram_1/FE_PHN57_n_254  dl03d1  1.125  2.727    1.658  
      ram_1/mem_reg[7][5]/D   v     ram_1/FE_PHN57_n_254  dfnrq1  0.000  2.727    1.658  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    2.320  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    2.320  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    2.320  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    2.320  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    2.320  
      ram_1/mem_reg[7][5]/CP  ^     clk      dfnrq1  0.000  1.250    2.320  
      -----------------------------------------------------------------------
Path 3: MET Hold Check with Pin ram_1/mem_reg[13][3]/CP 
Endpoint:   ram_1/mem_reg[13][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[13][3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.657
  Arrival Time                  2.728
  Slack Time                    1.071
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      -------------------------------------------------------------------------------------
      Pin                      Edge  Net                   Cell    Delay  Arrival  Required  
                                                                          Time     Time  
      -------------------------------------------------------------------------------------
      clk_pad                  ^     clk_pad               -       -      1.250    0.179  
      pc3d01_1/PAD             ^     clk_pad               pc3d01  0.000  1.250    0.179  
      pc3d01_1/CIN             ^     clock                 pc3d01  0.000  1.250    0.179  
      pc3c01_1/CCLK            ^     clock                 pc3c01  0.000  1.250    0.179  
      pc3c01_1/CP              ^     clk                   pc3c01  0.000  1.250    0.179  
      ram_1/mem_reg[13][3]/CP  ^     clk                   dfnrq1  0.000  1.250    0.179  
      ram_1/mem_reg[13][3]/Q   v     ram_1/mem[13][3]      dfnrq1  0.253  1.503    0.433  
      ram_1/g3585__2346/I1     v     ram_1/mem[13][3]      mx02d1  0.000  1.503    0.433  
      ram_1/g3585__2346/Z      v     ram_1/n_232           mx02d1  0.098  1.601    0.531  
      ram_1/FE_PHC71_n_232/I   v     ram_1/n_232           dl03d1  0.000  1.601    0.531  
      ram_1/FE_PHC71_n_232/Z   v     ram_1/FE_PHN71_n_232  dl03d1  1.126  2.728    1.657  
      ram_1/mem_reg[13][3]/D   v     ram_1/FE_PHN71_n_232  dfnrq1  0.000  2.728    1.657  
      -------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    2.321  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    2.321  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    2.321  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    2.321  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    2.321  
      ram_1/mem_reg[13][3]/CP  ^     clk      dfnrq1  0.000  1.250    2.321  
      ------------------------------------------------------------------------
Path 4: MET Hold Check with Pin ram_1/mem_reg[1][7]/CP 
Endpoint:   ram_1/mem_reg[1][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[1][7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.727
  Slack Time                    1.071
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      clk_pad                 ^     clk_pad               -       -      1.250    0.179  
      pc3d01_1/PAD            ^     clk_pad               pc3d01  0.000  1.250    0.179  
      pc3d01_1/CIN            ^     clock                 pc3d01  0.000  1.250    0.179  
      pc3c01_1/CCLK           ^     clock                 pc3c01  0.000  1.250    0.179  
      pc3c01_1/CP             ^     clk                   pc3c01  0.000  1.250    0.179  
      ram_1/mem_reg[1][7]/CP  ^     clk                   dfnrq1  0.000  1.250    0.179  
      ram_1/mem_reg[1][7]/Q   v     ram_1/mem[1][7]       dfnrq1  0.249  1.499    0.428  
      ram_1/g3640__2883/I1    v     ram_1/mem[1][7]       mx02d1  0.000  1.499    0.428  
      ram_1/g3640__2883/Z     v     ram_1/n_177           mx02d1  0.098  1.596    0.526  
      ram_1/FE_PHC22_n_177/I  v     ram_1/n_177           dl03d1  0.000  1.596    0.526  
      ram_1/FE_PHC22_n_177/Z  v     ram_1/FE_PHN22_n_177  dl03d1  1.130  2.727    1.656  
      ram_1/mem_reg[1][7]/D   v     ram_1/FE_PHN22_n_177  dfnrq1  0.000  2.727    1.656  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    2.321  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    2.321  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    2.321  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    2.321  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    2.321  
      ram_1/mem_reg[1][7]/CP  ^     clk      dfnrq1  0.000  1.250    2.321  
      -----------------------------------------------------------------------
Path 5: MET Hold Check with Pin ram_1/mem_reg[1][6]/CP 
Endpoint:   ram_1/mem_reg[1][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[1][6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.658
  Arrival Time                  2.729
  Slack Time                    1.071
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      clk_pad                 ^     clk_pad               -       -      1.250    0.179  
      pc3d01_1/PAD            ^     clk_pad               pc3d01  0.000  1.250    0.179  
      pc3d01_1/CIN            ^     clock                 pc3d01  0.000  1.250    0.179  
      pc3c01_1/CCLK           ^     clock                 pc3c01  0.000  1.250    0.179  
      pc3c01_1/CP             ^     clk                   pc3c01  0.000  1.250    0.179  
      ram_1/mem_reg[1][6]/CP  ^     clk                   dfnrq1  0.000  1.250    0.179  
      ram_1/mem_reg[1][6]/Q   v     ram_1/mem[1][6]       dfnrq1  0.251  1.501    0.430  
      ram_1/g3639__9945/I1    v     ram_1/mem[1][6]       mx02d1  0.000  1.501    0.430  
      ram_1/g3639__9945/Z     v     ram_1/n_178           mx02d1  0.103  1.604    0.533  
      ram_1/FE_PHC21_n_178/I  v     ram_1/n_178           dl03d1  0.000  1.604    0.533  
      ram_1/FE_PHC21_n_178/Z  v     ram_1/FE_PHN21_n_178  dl03d1  1.125  2.729    1.658  
      ram_1/mem_reg[1][6]/D   v     ram_1/FE_PHN21_n_178  dfnrq1  0.000  2.729    1.658  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    2.321  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    2.321  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    2.321  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    2.321  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    2.321  
      ram_1/mem_reg[1][6]/CP  ^     clk      dfnrq1  0.000  1.250    2.321  
      -----------------------------------------------------------------------
Path 6: MET Hold Check with Pin ram_1/mem_reg[12][5]/CP 
Endpoint:   ram_1/mem_reg[12][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[12][5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.657
  Arrival Time                  2.729
  Slack Time                    1.072
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      --------------------------------------------------------------------------------------
      Pin                      Edge  Net                    Cell    Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      clk_pad                  ^     clk_pad                -       -      1.250    0.178  
      pc3d01_1/PAD             ^     clk_pad                pc3d01  0.000  1.250    0.178  
      pc3d01_1/CIN             ^     clock                  pc3d01  0.000  1.250    0.178  
      pc3c01_1/CCLK            ^     clock                  pc3c01  0.000  1.250    0.178  
      pc3c01_1/CP              ^     clk                    pc3c01  0.000  1.250    0.178  
      ram_1/mem_reg[12][5]/CP  ^     clk                    dfnrq1  0.000  1.250    0.178  
      ram_1/mem_reg[12][5]/Q   v     ram_1/mem[12][5]       dfnrq1  0.253  1.503    0.431  
      ram_1/g3670__1666/I0     v     ram_1/mem[12][5]       mx02d1  0.000  1.503    0.431  
      ram_1/g3670__1666/Z      v     ram_1/n_147            mx02d1  0.099  1.601    0.529  
      ram_1/FE_PHC112_n_147/I  v     ram_1/n_147            dl03d1  0.000  1.601    0.529  
      ram_1/FE_PHC112_n_147/Z  v     ram_1/FE_PHN112_n_147  dl03d1  1.128  2.729    1.657  
      ram_1/mem_reg[12][5]/D   v     ram_1/FE_PHN112_n_147  dfnrq1  0.000  2.729    1.657  
      --------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    2.322  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    2.322  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    2.322  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    2.322  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    2.322  
      ram_1/mem_reg[12][5]/CP  ^     clk      dfnrq1  0.000  1.250    2.322  
      ------------------------------------------------------------------------
Path 7: MET Hold Check with Pin ram_1/mem_reg[5][5]/CP 
Endpoint:   ram_1/mem_reg[5][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[5][5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.728
  Slack Time                    1.072
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      clk_pad                 ^     clk_pad               -       -      1.250    0.178  
      pc3d01_1/PAD            ^     clk_pad               pc3d01  0.000  1.250    0.178  
      pc3d01_1/CIN            ^     clock                 pc3d01  0.000  1.250    0.178  
      pc3c01_1/CCLK           ^     clock                 pc3c01  0.000  1.250    0.178  
      pc3c01_1/CP             ^     clk                   pc3c01  0.000  1.250    0.178  
      ram_1/mem_reg[5][5]/CP  ^     clk                   dfnrq1  0.000  1.250    0.178  
      ram_1/mem_reg[5][5]/Q   v     ram_1/mem[5][5]       dfnrq1  0.250  1.500    0.428  
      ram_1/g3627__2802/I1    v     ram_1/mem[5][5]       mx02d1  0.000  1.500    0.428  
      ram_1/g3627__2802/Z     v     ram_1/n_190           mx02d1  0.098  1.598    0.526  
      ram_1/FE_PHC48_n_190/I  v     ram_1/n_190           dl03d1  0.000  1.598    0.526  
      ram_1/FE_PHC48_n_190/Z  v     ram_1/FE_PHN48_n_190  dl03d1  1.130  2.728    1.656  
      ram_1/mem_reg[5][5]/D   v     ram_1/FE_PHN48_n_190  dfnrq1  0.000  2.728    1.656  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    2.322  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    2.322  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    2.322  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    2.322  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    2.322  
      ram_1/mem_reg[5][5]/CP  ^     clk      dfnrq1  0.000  1.250    2.322  
      -----------------------------------------------------------------------
Path 8: MET Hold Check with Pin ram_1/mem_reg[11][5]/CP 
Endpoint:   ram_1/mem_reg[11][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[11][5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.657
  Arrival Time                  2.730
  Slack Time                    1.072
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      -------------------------------------------------------------------------------------
      Pin                      Edge  Net                   Cell    Delay  Arrival  Required  
                                                                          Time     Time  
      -------------------------------------------------------------------------------------
      clk_pad                  ^     clk_pad               -       -      1.250    0.178  
      pc3d01_1/PAD             ^     clk_pad               pc3d01  0.000  1.250    0.178  
      pc3d01_1/CIN             ^     clock                 pc3d01  0.000  1.250    0.178  
      pc3c01_1/CCLK            ^     clock                 pc3c01  0.000  1.250    0.178  
      pc3c01_1/CP              ^     clk                   pc3c01  0.000  1.250    0.178  
      ram_1/mem_reg[11][5]/CP  ^     clk                   dfnrq1  0.000  1.250    0.178  
      ram_1/mem_reg[11][5]/Q   v     ram_1/mem[11][5]      dfnrq1  0.250  1.500    0.427  
      ram_1/g3603__7098/I1     v     ram_1/mem[11][5]      mx02d1  0.000  1.500    0.427  
      ram_1/g3603__7098/Z      v     ram_1/n_214           mx02d1  0.103  1.603    0.531  
      ram_1/FE_PHC75_n_214/I   v     ram_1/n_214           dl03d1  0.000  1.603    0.531  
      ram_1/FE_PHC75_n_214/Z   v     ram_1/FE_PHN75_n_214  dl03d1  1.127  2.730    1.657  
      ram_1/mem_reg[11][5]/D   v     ram_1/FE_PHN75_n_214  dfnrq1  0.000  2.730    1.657  
      -------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    2.322  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    2.322  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    2.322  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    2.322  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    2.322  
      ram_1/mem_reg[11][5]/CP  ^     clk      dfnrq1  0.000  1.250    2.322  
      ------------------------------------------------------------------------
Path 9: MET Hold Check with Pin ram_1/mem_reg[9][1]/CP 
Endpoint:   ram_1/mem_reg[9][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[9][1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.658
  Arrival Time                  2.731
  Slack Time                    1.072
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      clk_pad                 ^     clk_pad               -       -      1.250    0.178  
      pc3d01_1/PAD            ^     clk_pad               pc3d01  0.000  1.250    0.178  
      pc3d01_1/CIN            ^     clock                 pc3d01  0.000  1.250    0.178  
      pc3c01_1/CCLK           ^     clock                 pc3c01  0.000  1.250    0.178  
      pc3c01_1/CP             ^     clk                   pc3c01  0.000  1.250    0.178  
      ram_1/mem_reg[9][1]/CP  ^     clk                   dfnrq1  0.000  1.250    0.178  
      ram_1/mem_reg[9][1]/Q   v     ram_1/mem[9][1]       dfnrq1  0.251  1.501    0.428  
      ram_1/g3658__8246/I1    v     ram_1/mem[9][1]       mx02d1  0.000  1.501    0.429  
      ram_1/g3658__8246/Z     v     ram_1/n_159           mx02d1  0.104  1.605    0.533  
      ram_1/FE_PHC41_n_159/I  v     ram_1/n_159           dl03d1  0.000  1.605    0.533  
      ram_1/FE_PHC41_n_159/Z  v     ram_1/FE_PHN41_n_159  dl03d1  1.125  2.731    1.658  
      ram_1/mem_reg[9][1]/D   v     ram_1/FE_PHN41_n_159  dfnrq1  0.000  2.731    1.658  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    2.322  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    2.322  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    2.322  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    2.322  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    2.322  
      ram_1/mem_reg[9][1]/CP  ^     clk      dfnrq1  0.000  1.250    2.322  
      -----------------------------------------------------------------------
Path 10: MET Hold Check with Pin ram_1/mem_reg[13][7]/CP 
Endpoint:   ram_1/mem_reg[13][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[13][7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.657
  Arrival Time                  2.729
  Slack Time                    1.073
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      -------------------------------------------------------------------------------------
      Pin                      Edge  Net                   Cell    Delay  Arrival  Required  
                                                                          Time     Time  
      -------------------------------------------------------------------------------------
      clk_pad                  ^     clk_pad               -       -      1.250    0.177  
      pc3d01_1/PAD             ^     clk_pad               pc3d01  0.000  1.250    0.177  
      pc3d01_1/CIN             ^     clock                 pc3d01  0.000  1.250    0.177  
      pc3c01_1/CCLK            ^     clock                 pc3c01  0.000  1.250    0.177  
      pc3c01_1/CP              ^     clk                   pc3c01  0.000  1.250    0.177  
      ram_1/mem_reg[13][7]/CP  ^     clk                   dfnrq1  0.000  1.250    0.177  
      ram_1/mem_reg[13][7]/Q   v     ram_1/mem[13][7]      dfnrq1  0.250  1.500    0.428  
      ram_1/g3589__5477/I1     v     ram_1/mem[13][7]      mx02d1  0.000  1.500    0.428  
      ram_1/g3589__5477/Z      v     ram_1/n_228           mx02d1  0.101  1.601    0.528  
      ram_1/FE_PHC72_n_228/I   v     ram_1/n_228           dl03d1  0.000  1.601    0.529  
      ram_1/FE_PHC72_n_228/Z   v     ram_1/FE_PHN72_n_228  dl03d1  1.128  2.729    1.657  
      ram_1/mem_reg[13][7]/D   v     ram_1/FE_PHN72_n_228  dfnrq1  0.000  2.729    1.657  
      -------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    2.323  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    2.323  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    2.323  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    2.323  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    2.323  
      ram_1/mem_reg[13][7]/CP  ^     clk      dfnrq1  0.000  1.250    2.323  
      ------------------------------------------------------------------------
Path 11: MET Hold Check with Pin ram_1/mem_reg[11][7]/CP 
Endpoint:   ram_1/mem_reg[11][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[11][7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.657
  Arrival Time                  2.730
  Slack Time                    1.073
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      -------------------------------------------------------------------------------------
      Pin                      Edge  Net                   Cell    Delay  Arrival  Required  
                                                                          Time     Time  
      -------------------------------------------------------------------------------------
      clk_pad                  ^     clk_pad               -       -      1.250    0.177  
      pc3d01_1/PAD             ^     clk_pad               pc3d01  0.000  1.250    0.177  
      pc3d01_1/CIN             ^     clock                 pc3d01  0.000  1.250    0.177  
      pc3c01_1/CCLK            ^     clock                 pc3c01  0.000  1.250    0.177  
      pc3c01_1/CP              ^     clk                   pc3c01  0.000  1.250    0.177  
      ram_1/mem_reg[11][7]/CP  ^     clk                   dfnrq1  0.000  1.250    0.177  
      ram_1/mem_reg[11][7]/Q   v     ram_1/mem[11][7]      dfnrq1  0.251  1.501    0.428  
      ram_1/g3605__1881/I1     v     ram_1/mem[11][7]      mx02d1  0.000  1.501    0.428  
      ram_1/g3605__1881/Z      v     ram_1/n_212           mx02d1  0.102  1.603    0.531  
      ram_1/FE_PHC79_n_212/I   v     ram_1/n_212           dl03d1  0.000  1.603    0.531  
      ram_1/FE_PHC79_n_212/Z   v     ram_1/FE_PHN79_n_212  dl03d1  1.127  2.730    1.657  
      ram_1/mem_reg[11][7]/D   v     ram_1/FE_PHN79_n_212  dfnrq1  0.000  2.730    1.657  
      -------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    2.323  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    2.323  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    2.323  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    2.323  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    2.323  
      ram_1/mem_reg[11][7]/CP  ^     clk      dfnrq1  0.000  1.250    2.323  
      ------------------------------------------------------------------------
Path 12: MET Hold Check with Pin ram_1/mem_reg[15][6]/CP 
Endpoint:   ram_1/mem_reg[15][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[15][6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.729
  Slack Time                    1.073
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      --------------------------------------------------------------------------------------
      Pin                      Edge  Net                    Cell    Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      clk_pad                  ^     clk_pad                -       -      1.250    0.177  
      pc3d01_1/PAD             ^     clk_pad                pc3d01  0.000  1.250    0.177  
      pc3d01_1/CIN             ^     clock                  pc3d01  0.000  1.250    0.177  
      pc3c01_1/CCLK            ^     clock                  pc3c01  0.000  1.250    0.177  
      pc3c01_1/CP              ^     clk                    pc3c01  0.000  1.250    0.177  
      ram_1/mem_reg[15][6]/CP  ^     clk                    dfnrq1  0.000  1.250    0.177  
      ram_1/mem_reg[15][6]/Q   v     ram_1/mem[15][6]       dfnrq1  0.250  1.500    0.427  
      ram_1/g3620__6260/I0     v     ram_1/mem[15][6]       mx02d1  0.000  1.500    0.427  
      ram_1/g3620__6260/Z      v     ram_1/n_197            mx02d1  0.100  1.599    0.527  
      ram_1/FE_PHC145_n_197/I  v     ram_1/n_197            dl03d1  0.000  1.599    0.527  
      ram_1/FE_PHC145_n_197/Z  v     ram_1/FE_PHN145_n_197  dl03d1  1.130  2.729    1.656  
      ram_1/mem_reg[15][6]/D   v     ram_1/FE_PHN145_n_197  dfnrq1  0.000  2.729    1.656  
      --------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    2.323  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    2.323  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    2.323  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    2.323  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    2.323  
      ram_1/mem_reg[15][6]/CP  ^     clk      dfnrq1  0.000  1.250    2.323  
      ------------------------------------------------------------------------
Path 13: MET Hold Check with Pin ram_1/mem_reg[3][6]/CP 
Endpoint:   ram_1/mem_reg[3][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[3][6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.658
  Arrival Time                  2.731
  Slack Time                    1.073
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      clk_pad                 ^     clk_pad               -       -      1.250    0.177  
      pc3d01_1/PAD            ^     clk_pad               pc3d01  0.000  1.250    0.177  
      pc3d01_1/CIN            ^     clock                 pc3d01  0.000  1.250    0.177  
      pc3c01_1/CCLK           ^     clock                 pc3c01  0.000  1.250    0.177  
      pc3c01_1/CP             ^     clk                   pc3c01  0.000  1.250    0.177  
      ram_1/mem_reg[3][6]/CP  ^     clk                   dfnrq1  0.000  1.250    0.177  
      ram_1/mem_reg[3][6]/Q   v     ram_1/mem[3][6]       dfnrq1  0.251  1.501    0.428  
      ram_1/g3647__5107/I1    v     ram_1/mem[3][6]       mx02d1  0.000  1.501    0.428  
      ram_1/g3647__5107/Z     v     ram_1/n_170           mx02d1  0.104  1.605    0.532  
      ram_1/FE_PHC64_n_170/I  v     ram_1/n_170           dl03d1  0.000  1.605    0.532  
      ram_1/FE_PHC64_n_170/Z  v     ram_1/FE_PHN64_n_170  dl03d1  1.126  2.731    1.658  
      ram_1/mem_reg[3][6]/D   v     ram_1/FE_PHN64_n_170  dfnrq1  0.000  2.731    1.658  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    2.323  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    2.323  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    2.323  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    2.323  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    2.323  
      ram_1/mem_reg[3][6]/CP  ^     clk      dfnrq1  0.000  1.250    2.323  
      -----------------------------------------------------------------------
Path 14: MET Hold Check with Pin ram_1/mem_reg[11][3]/CP 
Endpoint:   ram_1/mem_reg[11][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[11][3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.729
  Slack Time                    1.073
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      -------------------------------------------------------------------------------------
      Pin                      Edge  Net                   Cell    Delay  Arrival  Required  
                                                                          Time     Time  
      -------------------------------------------------------------------------------------
      clk_pad                  ^     clk_pad               -       -      1.250    0.177  
      pc3d01_1/PAD             ^     clk_pad               pc3d01  0.000  1.250    0.177  
      pc3d01_1/CIN             ^     clock                 pc3d01  0.000  1.250    0.177  
      pc3c01_1/CCLK            ^     clock                 pc3c01  0.000  1.250    0.177  
      pc3c01_1/CP              ^     clk                   pc3c01  0.000  1.250    0.177  
      ram_1/mem_reg[11][3]/CP  ^     clk                   dfnrq1  0.000  1.250    0.177  
      ram_1/mem_reg[11][3]/Q   v     ram_1/mem[11][3]      dfnrq1  0.248  1.498    0.425  
      ram_1/g3601__5122/I1     v     ram_1/mem[11][3]      mx02d1  0.000  1.498    0.425  
      ram_1/g3601__5122/Z      v     ram_1/n_216           mx02d1  0.100  1.599    0.526  
      ram_1/FE_PHC80_n_216/I   v     ram_1/n_216           dl03d1  0.000  1.599    0.526  
      ram_1/FE_PHC80_n_216/Z   v     ram_1/FE_PHN80_n_216  dl03d1  1.130  2.729    1.656  
      ram_1/mem_reg[11][3]/D   v     ram_1/FE_PHN80_n_216  dfnrq1  0.000  2.729    1.656  
      -------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    2.323  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    2.323  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    2.323  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    2.323  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    2.323  
      ram_1/mem_reg[11][3]/CP  ^     clk      dfnrq1  0.000  1.250    2.323  
      ------------------------------------------------------------------------
Path 15: MET Hold Check with Pin ram_1/mem_reg[1][5]/CP 
Endpoint:   ram_1/mem_reg[1][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[1][5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.730
  Slack Time                    1.073
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      clk_pad                 ^     clk_pad               -       -      1.250    0.177  
      pc3d01_1/PAD            ^     clk_pad               pc3d01  0.000  1.250    0.177  
      pc3d01_1/CIN            ^     clock                 pc3d01  0.000  1.250    0.177  
      pc3c01_1/CCLK           ^     clock                 pc3c01  0.000  1.250    0.177  
      pc3c01_1/CP             ^     clk                   pc3c01  0.000  1.250    0.177  
      ram_1/mem_reg[1][5]/CP  ^     clk                   dfnrq1  0.000  1.250    0.177  
      ram_1/mem_reg[1][5]/Q   v     ram_1/mem[1][5]       dfnrq1  0.249  1.499    0.426  
      ram_1/g3638__9315/I1    v     ram_1/mem[1][5]       mx02d1  0.000  1.499    0.426  
      ram_1/g3638__9315/Z     v     ram_1/n_179           mx02d1  0.101  1.600    0.527  
      ram_1/FE_PHC25_n_179/I  v     ram_1/n_179           dl03d1  0.000  1.600    0.527  
      ram_1/FE_PHC25_n_179/Z  v     ram_1/FE_PHN25_n_179  dl03d1  1.129  2.730    1.656  
      ram_1/mem_reg[1][5]/D   v     ram_1/FE_PHN25_n_179  dfnrq1  0.000  2.730    1.656  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    2.323  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    2.323  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    2.323  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    2.323  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    2.323  
      ram_1/mem_reg[1][5]/CP  ^     clk      dfnrq1  0.000  1.250    2.323  
      -----------------------------------------------------------------------
Path 16: MET Hold Check with Pin ram_1/mem_reg[11][0]/CP 
Endpoint:   ram_1/mem_reg[11][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[11][0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.658
  Arrival Time                  2.732
  Slack Time                    1.074
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      -------------------------------------------------------------------------------------
      Pin                      Edge  Net                   Cell    Delay  Arrival  Required  
                                                                          Time     Time  
      -------------------------------------------------------------------------------------
      clk_pad                  ^     clk_pad               -       -      1.250    0.176  
      pc3d01_1/PAD             ^     clk_pad               pc3d01  0.000  1.250    0.176  
      pc3d01_1/CIN             ^     clock                 pc3d01  0.000  1.250    0.176  
      pc3c01_1/CCLK            ^     clock                 pc3c01  0.000  1.250    0.176  
      pc3c01_1/CP              ^     clk                   pc3c01  0.000  1.250    0.176  
      ram_1/mem_reg[11][0]/CP  ^     clk                   dfnrq1  0.000  1.250    0.176  
      ram_1/mem_reg[11][0]/Q   v     ram_1/mem[11][0]      dfnrq1  0.251  1.501    0.427  
      ram_1/g3598__1617/I1     v     ram_1/mem[11][0]      mx02d1  0.000  1.501    0.427  
      ram_1/g3598__1617/Z      v     ram_1/n_219           mx02d1  0.106  1.607    0.533  
      ram_1/FE_PHC82_n_219/I   v     ram_1/n_219           dl03d1  0.000  1.607    0.533  
      ram_1/FE_PHC82_n_219/Z   v     ram_1/FE_PHN82_n_219  dl03d1  1.125  2.732    1.658  
      ram_1/mem_reg[11][0]/D   v     ram_1/FE_PHN82_n_219  dfnrq1  0.000  2.732    1.658  
      -------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    2.324  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    2.324  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    2.324  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    2.324  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    2.324  
      ram_1/mem_reg[11][0]/CP  ^     clk      dfnrq1  0.000  1.250    2.324  
      ------------------------------------------------------------------------
Path 17: MET Hold Check with Pin ram_1/mem_reg[9][4]/CP 
Endpoint:   ram_1/mem_reg[9][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[9][4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.731
  Slack Time                    1.075
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      clk_pad                 ^     clk_pad               -       -      1.250    0.175  
      pc3d01_1/PAD            ^     clk_pad               pc3d01  0.000  1.250    0.175  
      pc3d01_1/CIN            ^     clock                 pc3d01  0.000  1.250    0.175  
      pc3c01_1/CCLK           ^     clock                 pc3c01  0.000  1.250    0.175  
      pc3c01_1/CP             ^     clk                   pc3c01  0.000  1.250    0.175  
      ram_1/mem_reg[9][4]/CP  ^     clk                   dfnrq1  0.000  1.250    0.175  
      ram_1/mem_reg[9][4]/Q   v     ram_1/mem[9][4]       dfnrq1  0.252  1.502    0.427  
      ram_1/g3661__1881/I1    v     ram_1/mem[9][4]       mx02d1  0.000  1.502    0.427  
      ram_1/g3661__1881/Z     v     ram_1/n_156           mx02d1  0.100  1.602    0.527  
      ram_1/FE_PHC33_n_156/I  v     ram_1/n_156           dl03d1  0.000  1.602    0.527  
      ram_1/FE_PHC33_n_156/Z  v     ram_1/FE_PHN33_n_156  dl03d1  1.130  2.731    1.656  
      ram_1/mem_reg[9][4]/D   v     ram_1/FE_PHN33_n_156  dfnrq1  0.000  2.731    1.656  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    2.325  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    2.325  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    2.325  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    2.325  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    2.325  
      ram_1/mem_reg[9][4]/CP  ^     clk      dfnrq1  0.000  1.250    2.325  
      -----------------------------------------------------------------------
Path 18: MET Hold Check with Pin ram_1/mem_reg[9][5]/CP 
Endpoint:   ram_1/mem_reg[9][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[9][5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.731
  Slack Time                    1.075
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      clk_pad                 ^     clk_pad               -       -      1.250    0.175  
      pc3d01_1/PAD            ^     clk_pad               pc3d01  0.000  1.250    0.175  
      pc3d01_1/CIN            ^     clock                 pc3d01  0.000  1.250    0.175  
      pc3c01_1/CCLK           ^     clock                 pc3c01  0.000  1.250    0.175  
      pc3c01_1/CP             ^     clk                   pc3c01  0.000  1.250    0.175  
      ram_1/mem_reg[9][5]/CP  ^     clk                   dfnrq1  0.000  1.250    0.175  
      ram_1/mem_reg[9][5]/Q   v     ram_1/mem[9][5]       dfnrq1  0.251  1.501    0.426  
      ram_1/g3662__5115/I1    v     ram_1/mem[9][5]       mx02d1  0.000  1.501    0.426  
      ram_1/g3662__5115/Z     v     ram_1/n_155           mx02d1  0.100  1.602    0.526  
      ram_1/FE_PHC31_n_155/I  v     ram_1/n_155           dl03d1  0.000  1.602    0.526  
      ram_1/FE_PHC31_n_155/Z  v     ram_1/FE_PHN31_n_155  dl03d1  1.130  2.731    1.656  
      ram_1/mem_reg[9][5]/D   v     ram_1/FE_PHN31_n_155  dfnrq1  0.000  2.731    1.656  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    2.325  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    2.325  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    2.325  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    2.325  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    2.325  
      ram_1/mem_reg[9][5]/CP  ^     clk      dfnrq1  0.000  1.250    2.325  
      -----------------------------------------------------------------------
Path 19: MET Hold Check with Pin ram_1/mem_reg[5][3]/CP 
Endpoint:   ram_1/mem_reg[5][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[5][3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.731
  Slack Time                    1.075
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      clk_pad                 ^     clk_pad               -       -      1.250    0.175  
      pc3d01_1/PAD            ^     clk_pad               pc3d01  0.000  1.250    0.175  
      pc3d01_1/CIN            ^     clock                 pc3d01  0.000  1.250    0.175  
      pc3c01_1/CCLK           ^     clock                 pc3c01  0.000  1.250    0.175  
      pc3c01_1/CP             ^     clk                   pc3c01  0.000  1.250    0.175  
      ram_1/mem_reg[5][3]/CP  ^     clk                   dfnrq1  0.000  1.250    0.175  
      ram_1/mem_reg[5][3]/Q   v     ram_1/mem[5][3]       dfnrq1  0.249  1.499    0.424  
      ram_1/g3625__3680/I1    v     ram_1/mem[5][3]       mx02d1  0.000  1.499    0.424  
      ram_1/g3625__3680/Z     v     ram_1/n_192           mx02d1  0.102  1.602    0.527  
      ram_1/FE_PHC49_n_192/I  v     ram_1/n_192           dl03d1  0.000  1.602    0.527  
      ram_1/FE_PHC49_n_192/Z  v     ram_1/FE_PHN49_n_192  dl03d1  1.130  2.731    1.656  
      ram_1/mem_reg[5][3]/D   v     ram_1/FE_PHN49_n_192  dfnrq1  0.000  2.731    1.656  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    2.325  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    2.325  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    2.325  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    2.325  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    2.325  
      ram_1/mem_reg[5][3]/CP  ^     clk      dfnrq1  0.000  1.250    2.325  
      -----------------------------------------------------------------------
Path 20: MET Hold Check with Pin ram_1/mem_reg[10][7]/CP 
Endpoint:   ram_1/mem_reg[10][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[10][7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.657
  Arrival Time                  2.733
  Slack Time                    1.075
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      --------------------------------------------------------------------------------------
      Pin                      Edge  Net                    Cell    Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      clk_pad                  ^     clk_pad                -       -      1.250    0.175  
      pc3d01_1/PAD             ^     clk_pad                pc3d01  0.000  1.250    0.175  
      pc3d01_1/CIN             ^     clock                  pc3d01  0.000  1.250    0.175  
      pc3c01_1/CCLK            ^     clock                  pc3c01  0.000  1.250    0.175  
      pc3c01_1/CP              ^     clk                    pc3c01  0.000  1.250    0.175  
      ram_1/mem_reg[10][7]/CP  ^     clk                    dfnrq1  0.000  1.250    0.175  
      ram_1/mem_reg[10][7]/Q   v     ram_1/mem[10][7]       dfnrq1  0.250  1.500    0.424  
      ram_1/g3637__6161/I0     v     ram_1/mem[10][7]       mx02d1  0.000  1.500    0.424  
      ram_1/g3637__6161/Z      v     ram_1/n_180            mx02d1  0.106  1.606    0.530  
      ram_1/FE_PHC133_n_180/I  v     ram_1/n_180            dl03d1  0.000  1.606    0.530  
      ram_1/FE_PHC133_n_180/Z  v     ram_1/FE_PHN133_n_180  dl03d1  1.127  2.733    1.657  
      ram_1/mem_reg[10][7]/D   v     ram_1/FE_PHN133_n_180  dfnrq1  0.000  2.733    1.657  
      --------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    2.325  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    2.325  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    2.325  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    2.325  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    2.325  
      ram_1/mem_reg[10][7]/CP  ^     clk      dfnrq1  0.000  1.250    2.325  
      ------------------------------------------------------------------------
Path 21: MET Hold Check with Pin ram_1/mem_reg[5][4]/CP 
Endpoint:   ram_1/mem_reg[5][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[5][4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.657
  Arrival Time                  2.733
  Slack Time                    1.075
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      clk_pad                 ^     clk_pad               -       -      1.250    0.175  
      pc3d01_1/PAD            ^     clk_pad               pc3d01  0.000  1.250    0.175  
      pc3d01_1/CIN            ^     clock                 pc3d01  0.000  1.250    0.175  
      pc3c01_1/CCLK           ^     clock                 pc3c01  0.000  1.250    0.175  
      pc3c01_1/CP             ^     clk                   pc3c01  0.000  1.250    0.175  
      ram_1/mem_reg[5][4]/CP  ^     clk                   dfnrq1  0.000  1.250    0.175  
      ram_1/mem_reg[5][4]/Q   v     ram_1/mem[5][4]       dfnrq1  0.251  1.501    0.425  
      ram_1/g3626__1617/I1    v     ram_1/mem[5][4]       mx02d1  0.000  1.501    0.425  
      ram_1/g3626__1617/Z     v     ram_1/n_191           mx02d1  0.105  1.605    0.530  
      ram_1/FE_PHC45_n_191/I  v     ram_1/n_191           dl03d1  0.000  1.605    0.530  
      ram_1/FE_PHC45_n_191/Z  v     ram_1/FE_PHN45_n_191  dl03d1  1.127  2.733    1.657  
      ram_1/mem_reg[5][4]/D   v     ram_1/FE_PHN45_n_191  dfnrq1  0.000  2.733    1.657  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    2.325  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    2.325  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    2.325  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    2.325  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    2.325  
      ram_1/mem_reg[5][4]/CP  ^     clk      dfnrq1  0.000  1.250    2.325  
      -----------------------------------------------------------------------
Path 22: MET Hold Check with Pin ram_1/mem_reg[8][7]/CP 
Endpoint:   ram_1/mem_reg[8][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[8][7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.658
  Arrival Time                  2.734
  Slack Time                    1.076
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      --------------------------------------------------------------------------------------
      Pin                      Edge  Net                    Cell    Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      clk_pad                  ^     clk_pad                -       -      1.250    0.174  
      pc3d01_1/PAD             ^     clk_pad                pc3d01  0.000  1.250    0.174  
      pc3d01_1/CIN             ^     clock                  pc3d01  0.000  1.250    0.174  
      pc3c01_1/CCLK            ^     clock                  pc3c01  0.000  1.250    0.174  
      pc3c01_1/CP              ^     clk                    pc3c01  0.000  1.250    0.174  
      ram_1/mem_reg[8][7]/CP   ^     clk                    dfnrq1  0.000  1.250    0.174  
      ram_1/mem_reg[8][7]/Q    v     ram_1/mem[8][7]        dfnrq1  0.252  1.502    0.427  
      ram_1/g3573__5122/I0     v     ram_1/mem[8][7]        mx02d1  0.000  1.502    0.427  
      ram_1/g3573__5122/Z      v     ram_1/n_244            mx02d1  0.106  1.608    0.532  
      ram_1/FE_PHC130_n_244/I  v     ram_1/n_244            dl03d1  0.000  1.608    0.532  
      ram_1/FE_PHC130_n_244/Z  v     ram_1/FE_PHN130_n_244  dl03d1  1.126  2.734    1.658  
      ram_1/mem_reg[8][7]/D    v     ram_1/FE_PHN130_n_244  dfnrq1  0.000  2.734    1.658  
      --------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    2.326  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    2.326  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    2.326  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    2.326  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    2.326  
      ram_1/mem_reg[8][7]/CP  ^     clk      dfnrq1  0.000  1.250    2.326  
      -----------------------------------------------------------------------
Path 23: MET Hold Check with Pin ram_1/mem_reg[1][3]/CP 
Endpoint:   ram_1/mem_reg[1][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[1][3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.655
  Arrival Time                  2.731
  Slack Time                    1.076
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      clk_pad                 ^     clk_pad               -       -      1.250    0.174  
      pc3d01_1/PAD            ^     clk_pad               pc3d01  0.000  1.250    0.174  
      pc3d01_1/CIN            ^     clock                 pc3d01  0.000  1.250    0.174  
      pc3c01_1/CCLK           ^     clock                 pc3c01  0.000  1.250    0.174  
      pc3c01_1/CP             ^     clk                   pc3c01  0.000  1.250    0.174  
      ram_1/mem_reg[1][3]/CP  ^     clk                   dfnrq1  0.000  1.250    0.174  
      ram_1/mem_reg[1][3]/Q   v     ram_1/mem[1][3]       dfnrq1  0.251  1.501    0.425  
      ram_1/g3684__1705/I1    v     ram_1/mem[1][3]       mx02d1  0.000  1.501    0.425  
      ram_1/g3684__1705/Z     v     ram_1/n_133           mx02d1  0.098  1.599    0.523  
      ram_1/FE_PHC23_n_133/I  v     ram_1/n_133           dl03d1  0.000  1.599    0.523  
      ram_1/FE_PHC23_n_133/Z  v     ram_1/FE_PHN23_n_133  dl03d1  1.132  2.731    1.655  
      ram_1/mem_reg[1][3]/D   v     ram_1/FE_PHN23_n_133  dfnrq1  0.000  2.731    1.655  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    2.326  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    2.326  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    2.326  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    2.326  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    2.326  
      ram_1/mem_reg[1][3]/CP  ^     clk      dfnrq1  0.000  1.250    2.326  
      -----------------------------------------------------------------------
Path 24: MET Hold Check with Pin ram_1/mem_reg[0][7]/CP 
Endpoint:   ram_1/mem_reg[0][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[0][7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.732
  Slack Time                    1.076
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      clk_pad                 ^     clk_pad               -       -      1.250    0.174  
      pc3d01_1/PAD            ^     clk_pad               pc3d01  0.000  1.250    0.174  
      pc3d01_1/CIN            ^     clock                 pc3d01  0.000  1.250    0.174  
      pc3c01_1/CCLK           ^     clock                 pc3c01  0.000  1.250    0.174  
      pc3c01_1/CP             ^     clk                   pc3c01  0.000  1.250    0.174  
      ram_1/mem_reg[0][7]/CP  ^     clk                   dfnrq1  0.000  1.250    0.174  
      ram_1/mem_reg[0][7]/Q   v     ram_1/mem[0][7]       dfnrq1  0.251  1.501    0.426  
      ram_1/g3617__5477/I1    v     ram_1/mem[0][7]       mx02d1  0.000  1.501    0.426  
      ram_1/g3617__5477/Z     v     ram_1/n_200           mx02d1  0.101  1.602    0.526  
      ram_1/FE_PHC37_n_200/I  v     ram_1/n_200           dl03d1  0.000  1.602    0.526  
      ram_1/FE_PHC37_n_200/Z  v     ram_1/FE_PHN37_n_200  dl03d1  1.130  2.732    1.656  
      ram_1/mem_reg[0][7]/D   v     ram_1/FE_PHN37_n_200  dfnrq1  0.000  2.732    1.656  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    2.326  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    2.326  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    2.326  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    2.326  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    2.326  
      ram_1/mem_reg[0][7]/CP  ^     clk      dfnrq1  0.000  1.250    2.326  
      -----------------------------------------------------------------------
Path 25: MET Hold Check with Pin ram_1/mem_reg[0][2]/CP 
Endpoint:   ram_1/mem_reg[0][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[0][2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.733
  Slack Time                    1.077
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      clk_pad                 ^     clk_pad               -       -      1.250    0.173  
      pc3d01_1/PAD            ^     clk_pad               pc3d01  0.000  1.250    0.173  
      pc3d01_1/CIN            ^     clock                 pc3d01  0.000  1.250    0.173  
      pc3c01_1/CCLK           ^     clock                 pc3c01  0.000  1.250    0.173  
      pc3c01_1/CP             ^     clk                   pc3c01  0.000  1.250    0.173  
      ram_1/mem_reg[0][2]/CP  ^     clk                   dfnrq1  0.000  1.250    0.173  
      ram_1/mem_reg[0][2]/Q   v     ram_1/mem[0][2]       dfnrq1  0.250  1.500    0.423  
      ram_1/g3609__6161/I1    v     ram_1/mem[0][2]       mx02d1  0.000  1.500    0.423  
      ram_1/g3609__6161/Z     v     ram_1/n_208           mx02d1  0.103  1.602    0.526  
      ram_1/FE_PHC35_n_208/I  v     ram_1/n_208           dl03d1  0.000  1.602    0.526  
      ram_1/FE_PHC35_n_208/Z  v     ram_1/FE_PHN35_n_208  dl03d1  1.130  2.733    1.656  
      ram_1/mem_reg[0][2]/D   v     ram_1/FE_PHN35_n_208  dfnrq1  0.000  2.733    1.656  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    2.327  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    2.327  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    2.327  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    2.327  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    2.327  
      ram_1/mem_reg[0][2]/CP  ^     clk      dfnrq1  0.000  1.250    2.327  
      -----------------------------------------------------------------------
Path 26: MET Hold Check with Pin ram_1/mem_reg[9][6]/CP 
Endpoint:   ram_1/mem_reg[9][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[9][6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.733
  Slack Time                    1.077
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      clk_pad                 ^     clk_pad               -       -      1.250    0.173  
      pc3d01_1/PAD            ^     clk_pad               pc3d01  0.000  1.250    0.173  
      pc3d01_1/CIN            ^     clock                 pc3d01  0.000  1.250    0.173  
      pc3c01_1/CCLK           ^     clock                 pc3c01  0.000  1.250    0.173  
      pc3c01_1/CP             ^     clk                   pc3c01  0.000  1.250    0.173  
      ram_1/mem_reg[9][6]/CP  ^     clk                   dfnrq1  0.000  1.250    0.173  
      ram_1/mem_reg[9][6]/Q   v     ram_1/mem[9][6]       dfnrq1  0.249  1.499    0.423  
      ram_1/g3663__7482/I1    v     ram_1/mem[9][6]       mx02d1  0.000  1.499    0.423  
      ram_1/g3663__7482/Z     v     ram_1/n_154           mx02d1  0.102  1.602    0.525  
      ram_1/FE_PHC29_n_154/I  v     ram_1/n_154           dl03d1  0.000  1.602    0.525  
      ram_1/FE_PHC29_n_154/Z  v     ram_1/FE_PHN29_n_154  dl03d1  1.131  2.733    1.656  
      ram_1/mem_reg[9][6]/D   v     ram_1/FE_PHN29_n_154  dfnrq1  0.000  2.733    1.656  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    2.327  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    2.327  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    2.327  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    2.327  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    2.327  
      ram_1/mem_reg[9][6]/CP  ^     clk      dfnrq1  0.000  1.250    2.327  
      -----------------------------------------------------------------------
Path 27: MET Hold Check with Pin ram_1/mem_reg[13][0]/CP 
Endpoint:   ram_1/mem_reg[13][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[13][0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.657
  Arrival Time                  2.733
  Slack Time                    1.077
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      -------------------------------------------------------------------------------------
      Pin                      Edge  Net                   Cell    Delay  Arrival  Required  
                                                                          Time     Time  
      -------------------------------------------------------------------------------------
      clk_pad                  ^     clk_pad               -       -      1.250    0.173  
      pc3d01_1/PAD             ^     clk_pad               pc3d01  0.000  1.250    0.173  
      pc3d01_1/CIN             ^     clock                 pc3d01  0.000  1.250    0.173  
      pc3c01_1/CCLK            ^     clock                 pc3c01  0.000  1.250    0.173  
      pc3c01_1/CP              ^     clk                   pc3c01  0.000  1.250    0.173  
      ram_1/mem_reg[13][0]/CP  ^     clk                   dfnrq1  0.000  1.250    0.173  
      ram_1/mem_reg[13][0]/Q   v     ram_1/mem[13][0]      dfnrq1  0.252  1.502    0.425  
      ram_1/g3582__9315/I1     v     ram_1/mem[13][0]      mx02d1  0.000  1.502    0.426  
      ram_1/g3582__9315/Z      v     ram_1/n_235           mx02d1  0.102  1.604    0.527  
      ram_1/FE_PHC69_n_235/I   v     ram_1/n_235           dl03d1  0.000  1.604    0.527  
      ram_1/FE_PHC69_n_235/Z   v     ram_1/FE_PHN69_n_235  dl03d1  1.129  2.733    1.657  
      ram_1/mem_reg[13][0]/D   v     ram_1/FE_PHN69_n_235  dfnrq1  0.000  2.733    1.657  
      -------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    2.327  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    2.327  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    2.327  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    2.327  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    2.327  
      ram_1/mem_reg[13][0]/CP  ^     clk      dfnrq1  0.000  1.250    2.327  
      ------------------------------------------------------------------------
Path 28: MET Hold Check with Pin ram_1/mem_reg[4][1]/CP 
Endpoint:   ram_1/mem_reg[4][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[4][1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.733
  Slack Time                    1.077
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      --------------------------------------------------------------------------------------
      Pin                      Edge  Net                    Cell    Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      clk_pad                  ^     clk_pad                -       -      1.250    0.173  
      pc3d01_1/PAD             ^     clk_pad                pc3d01  0.000  1.250    0.173  
      pc3d01_1/CIN             ^     clock                  pc3d01  0.000  1.250    0.173  
      pc3c01_1/CCLK            ^     clock                  pc3c01  0.000  1.250    0.173  
      pc3c01_1/CP              ^     clk                    pc3c01  0.000  1.250    0.173  
      ram_1/mem_reg[4][1]/CP   ^     clk                    dfnrq1  0.000  1.250    0.173  
      ram_1/mem_reg[4][1]/Q    v     ram_1/mem[4][1]        dfnrq1  0.250  1.500    0.423  
      ram_1/g3591__5107/I0     v     ram_1/mem[4][1]        mx02d1  0.000  1.500    0.423  
      ram_1/g3591__5107/Z      v     ram_1/n_226            mx02d1  0.102  1.602    0.525  
      ram_1/FE_PHC101_n_226/I  v     ram_1/n_226            dl03d1  0.000  1.602    0.525  
      ram_1/FE_PHC101_n_226/Z  v     ram_1/FE_PHN101_n_226  dl03d1  1.131  2.733    1.656  
      ram_1/mem_reg[4][1]/D    v     ram_1/FE_PHN101_n_226  dfnrq1  0.000  2.733    1.656  
      --------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    2.327  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    2.327  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    2.327  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    2.327  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    2.327  
      ram_1/mem_reg[4][1]/CP  ^     clk      dfnrq1  0.000  1.250    2.327  
      -----------------------------------------------------------------------
Path 29: MET Hold Check with Pin ram_1/mem_reg[14][0]/CP 
Endpoint:   ram_1/mem_reg[14][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[14][0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.733
  Slack Time                    1.077
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      --------------------------------------------------------------------------------------
      Pin                      Edge  Net                    Cell    Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      clk_pad                  ^     clk_pad                -       -      1.250    0.173  
      pc3d01_1/PAD             ^     clk_pad                pc3d01  0.000  1.250    0.173  
      pc3d01_1/CIN             ^     clock                  pc3d01  0.000  1.250    0.173  
      pc3c01_1/CCLK            ^     clock                  pc3c01  0.000  1.250    0.173  
      pc3c01_1/CP              ^     clk                    pc3c01  0.000  1.250    0.173  
      ram_1/mem_reg[14][0]/CP  ^     clk                    dfnrq1  0.000  1.250    0.173  
      ram_1/mem_reg[14][0]/Q   v     ram_1/mem[14][0]       dfnrq1  0.250  1.500    0.423  
      ram_1/g3673__5477/I0     v     ram_1/mem[14][0]       mx02d1  0.000  1.500    0.423  
      ram_1/g3673__5477/Z      v     ram_1/n_144            mx02d1  0.103  1.603    0.526  
      ram_1/FE_PHC131_n_144/I  v     ram_1/n_144            dl03d1  0.000  1.603    0.526  
      ram_1/FE_PHC131_n_144/Z  v     ram_1/FE_PHN131_n_144  dl03d1  1.130  2.733    1.656  
      ram_1/mem_reg[14][0]/D   v     ram_1/FE_PHN131_n_144  dfnrq1  0.000  2.733    1.656  
      --------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    2.327  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    2.327  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    2.327  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    2.327  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    2.327  
      ram_1/mem_reg[14][0]/CP  ^     clk      dfnrq1  0.000  1.250    2.327  
      ------------------------------------------------------------------------
Path 30: MET Hold Check with Pin ram_1/mem_reg[12][1]/CP 
Endpoint:   ram_1/mem_reg[12][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[12][1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.658
  Arrival Time                  2.735
  Slack Time                    1.077
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      --------------------------------------------------------------------------------------
      Pin                      Edge  Net                    Cell    Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      clk_pad                  ^     clk_pad                -       -      1.250    0.173  
      pc3d01_1/PAD             ^     clk_pad                pc3d01  0.000  1.250    0.173  
      pc3d01_1/CIN             ^     clock                  pc3d01  0.000  1.250    0.173  
      pc3c01_1/CCLK            ^     clock                  pc3c01  0.000  1.250    0.173  
      pc3c01_1/CP              ^     clk                    pc3c01  0.000  1.250    0.173  
      ram_1/mem_reg[12][1]/CP  ^     clk                    dfnrq1  0.000  1.250    0.173  
      ram_1/mem_reg[12][1]/Q   v     ram_1/mem[12][1]       dfnrq1  0.253  1.503    0.426  
      ram_1/g3666__9315/I0     v     ram_1/mem[12][1]       mx02d1  0.000  1.503    0.426  
      ram_1/g3666__9315/Z      v     ram_1/n_151            mx02d1  0.106  1.610    0.533  
      ram_1/FE_PHC126_n_151/I  v     ram_1/n_151            dl03d1  0.000  1.610    0.533  
      ram_1/FE_PHC126_n_151/Z  v     ram_1/FE_PHN126_n_151  dl03d1  1.125  2.735    1.658  
      ram_1/mem_reg[12][1]/D   v     ram_1/FE_PHN126_n_151  dfnrq1  0.000  2.735    1.658  
      --------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    2.327  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    2.327  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    2.327  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    2.327  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    2.327  
      ram_1/mem_reg[12][1]/CP  ^     clk      dfnrq1  0.000  1.250    2.327  
      ------------------------------------------------------------------------
Path 31: MET Hold Check with Pin ram_1/mem_reg[13][5]/CP 
Endpoint:   ram_1/mem_reg[13][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[13][5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.734
  Slack Time                    1.077
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      -------------------------------------------------------------------------------------
      Pin                      Edge  Net                   Cell    Delay  Arrival  Required  
                                                                          Time     Time  
      -------------------------------------------------------------------------------------
      clk_pad                  ^     clk_pad               -       -      1.250    0.173  
      pc3d01_1/PAD             ^     clk_pad               pc3d01  0.000  1.250    0.173  
      pc3d01_1/CIN             ^     clock                 pc3d01  0.000  1.250    0.173  
      pc3c01_1/CCLK            ^     clock                 pc3c01  0.000  1.250    0.173  
      pc3c01_1/CP              ^     clk                   pc3c01  0.000  1.250    0.173  
      ram_1/mem_reg[13][5]/CP  ^     clk                   dfnrq1  0.000  1.250    0.173  
      ram_1/mem_reg[13][5]/Q   v     ram_1/mem[13][5]      dfnrq1  0.252  1.502    0.425  
      ram_1/g3587__7410/I1     v     ram_1/mem[13][5]      mx02d1  0.000  1.502    0.425  
      ram_1/g3587__7410/Z      v     ram_1/n_230           mx02d1  0.101  1.603    0.526  
      ram_1/FE_PHC73_n_230/I   v     ram_1/n_230           dl03d1  0.000  1.603    0.526  
      ram_1/FE_PHC73_n_230/Z   v     ram_1/FE_PHN73_n_230  dl03d1  1.130  2.734    1.656  
      ram_1/mem_reg[13][5]/D   v     ram_1/FE_PHN73_n_230  dfnrq1  0.000  2.734    1.656  
      -------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    2.327  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    2.327  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    2.327  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    2.327  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    2.327  
      ram_1/mem_reg[13][5]/CP  ^     clk      dfnrq1  0.000  1.250    2.327  
      ------------------------------------------------------------------------
Path 32: MET Hold Check with Pin ram_1/mem_reg[0][3]/CP 
Endpoint:   ram_1/mem_reg[0][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[0][3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.733
  Slack Time                    1.077
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      clk_pad                 ^     clk_pad               -       -      1.250    0.173  
      pc3d01_1/PAD            ^     clk_pad               pc3d01  0.000  1.250    0.173  
      pc3d01_1/CIN            ^     clock                 pc3d01  0.000  1.250    0.173  
      pc3c01_1/CCLK           ^     clock                 pc3c01  0.000  1.250    0.173  
      pc3c01_1/CP             ^     clk                   pc3c01  0.000  1.250    0.173  
      ram_1/mem_reg[0][3]/CP  ^     clk                   dfnrq1  0.000  1.250    0.173  
      ram_1/mem_reg[0][3]/Q   v     ram_1/mem[0][3]       dfnrq1  0.250  1.500    0.423  
      ram_1/g3610__9315/I1    v     ram_1/mem[0][3]       mx02d1  0.000  1.500    0.423  
      ram_1/g3610__9315/Z     v     ram_1/n_207           mx02d1  0.102  1.602    0.524  
      ram_1/FE_PHC42_n_207/I  v     ram_1/n_207           dl03d1  0.000  1.602    0.525  
      ram_1/FE_PHC42_n_207/Z  v     ram_1/FE_PHN42_n_207  dl03d1  1.131  2.733    1.656  
      ram_1/mem_reg[0][3]/D   v     ram_1/FE_PHN42_n_207  dfnrq1  0.000  2.733    1.656  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    2.327  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    2.327  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    2.327  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    2.327  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    2.327  
      ram_1/mem_reg[0][3]/CP  ^     clk      dfnrq1  0.000  1.250    2.327  
      -----------------------------------------------------------------------
Path 33: MET Hold Check with Pin ram_1/mem_reg[12][3]/CP 
Endpoint:   ram_1/mem_reg[12][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[12][3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.734
  Slack Time                    1.077
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      --------------------------------------------------------------------------------------
      Pin                      Edge  Net                    Cell    Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      clk_pad                  ^     clk_pad                -       -      1.250    0.173  
      pc3d01_1/PAD             ^     clk_pad                pc3d01  0.000  1.250    0.173  
      pc3d01_1/CIN             ^     clock                  pc3d01  0.000  1.250    0.173  
      pc3c01_1/CCLK            ^     clock                  pc3c01  0.000  1.250    0.173  
      pc3c01_1/CP              ^     clk                    pc3c01  0.000  1.250    0.173  
      ram_1/mem_reg[12][3]/CP  ^     clk                    dfnrq1  0.000  1.250    0.173  
      ram_1/mem_reg[12][3]/Q   v     ram_1/mem[12][3]       dfnrq1  0.252  1.502    0.424  
      ram_1/g3668__2883/I0     v     ram_1/mem[12][3]       mx02d1  0.000  1.502    0.424  
      ram_1/g3668__2883/Z      v     ram_1/n_149            mx02d1  0.103  1.604    0.527  
      ram_1/FE_PHC108_n_149/I  v     ram_1/n_149            dl03d1  0.000  1.604    0.527  
      ram_1/FE_PHC108_n_149/Z  v     ram_1/FE_PHN108_n_149  dl03d1  1.130  2.734    1.656  
      ram_1/mem_reg[12][3]/D   v     ram_1/FE_PHN108_n_149  dfnrq1  0.000  2.734    1.656  
      --------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    2.327  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    2.327  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    2.327  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    2.327  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    2.327  
      ram_1/mem_reg[12][3]/CP  ^     clk      dfnrq1  0.000  1.250    2.327  
      ------------------------------------------------------------------------
Path 34: MET Hold Check with Pin ram_1/mem_reg[5][2]/CP 
Endpoint:   ram_1/mem_reg[5][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[5][2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.734
  Slack Time                    1.077
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      clk_pad                 ^     clk_pad               -       -      1.250    0.173  
      pc3d01_1/PAD            ^     clk_pad               pc3d01  0.000  1.250    0.173  
      pc3d01_1/CIN            ^     clock                 pc3d01  0.000  1.250    0.173  
      pc3c01_1/CCLK           ^     clock                 pc3c01  0.000  1.250    0.173  
      pc3c01_1/CP             ^     clk                   pc3c01  0.000  1.250    0.173  
      ram_1/mem_reg[5][2]/CP  ^     clk                   dfnrq1  0.000  1.250    0.173  
      ram_1/mem_reg[5][2]/Q   v     ram_1/mem[5][2]       dfnrq1  0.251  1.501    0.424  
      ram_1/g3624__6783/I1    v     ram_1/mem[5][2]       mx02d1  0.000  1.501    0.424  
      ram_1/g3624__6783/Z     v     ram_1/n_193           mx02d1  0.102  1.603    0.525  
      ram_1/FE_PHC46_n_193/I  v     ram_1/n_193           dl03d1  0.000  1.603    0.525  
      ram_1/FE_PHC46_n_193/Z  v     ram_1/FE_PHN46_n_193  dl03d1  1.131  2.734    1.656  
      ram_1/mem_reg[5][2]/D   v     ram_1/FE_PHN46_n_193  dfnrq1  0.000  2.734    1.656  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    2.327  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    2.327  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    2.327  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    2.327  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    2.327  
      ram_1/mem_reg[5][2]/CP  ^     clk      dfnrq1  0.000  1.250    2.327  
      -----------------------------------------------------------------------
Path 35: MET Hold Check with Pin ram_1/mem_reg[6][6]/CP 
Endpoint:   ram_1/mem_reg[6][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[6][6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.734
  Slack Time                    1.078
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      clk_pad                 ^     clk_pad               -       -      1.250    0.172  
      pc3d01_1/PAD            ^     clk_pad               pc3d01  0.000  1.250    0.172  
      pc3d01_1/CIN            ^     clock                 pc3d01  0.000  1.250    0.172  
      pc3c01_1/CCLK           ^     clock                 pc3c01  0.000  1.250    0.172  
      pc3c01_1/CP             ^     clk                   pc3c01  0.000  1.250    0.172  
      ram_1/mem_reg[6][6]/CP  ^     clk                   dfnrq1  0.000  1.250    0.172  
      ram_1/mem_reg[6][6]/Q   v     ram_1/mem[6][6]       dfnrq1  0.251  1.501    0.423  
      ram_1/g3655__2802/I0    v     ram_1/mem[6][6]       mx02d1  0.000  1.501    0.423  
      ram_1/g3655__2802/Z     v     ram_1/n_162           mx02d1  0.103  1.604    0.526  
      ram_1/FE_PHC88_n_162/I  v     ram_1/n_162           dl03d1  0.000  1.604    0.526  
      ram_1/FE_PHC88_n_162/Z  v     ram_1/FE_PHN88_n_162  dl03d1  1.130  2.734    1.656  
      ram_1/mem_reg[6][6]/D   v     ram_1/FE_PHN88_n_162  dfnrq1  0.000  2.734    1.656  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    2.328  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    2.328  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    2.328  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    2.328  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    2.328  
      ram_1/mem_reg[6][6]/CP  ^     clk      dfnrq1  0.000  1.250    2.328  
      -----------------------------------------------------------------------
Path 36: MET Hold Check with Pin ram_1/mem_reg[1][4]/CP 
Endpoint:   ram_1/mem_reg[1][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[1][4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.655
  Arrival Time                  2.733
  Slack Time                    1.078
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      clk_pad                 ^     clk_pad               -       -      1.250    0.172  
      pc3d01_1/PAD            ^     clk_pad               pc3d01  0.000  1.250    0.172  
      pc3d01_1/CIN            ^     clock                 pc3d01  0.000  1.250    0.172  
      pc3c01_1/CCLK           ^     clock                 pc3c01  0.000  1.250    0.172  
      pc3c01_1/CP             ^     clk                   pc3c01  0.000  1.250    0.172  
      ram_1/mem_reg[1][4]/CP  ^     clk                   dfnrq1  0.000  1.250    0.172  
      ram_1/mem_reg[1][4]/Q   v     ram_1/mem[1][4]       dfnrq1  0.248  1.498    0.420  
      ram_1/g3685__5122/I1    v     ram_1/mem[1][4]       mx02d1  0.000  1.498    0.420  
      ram_1/g3685__5122/Z     v     ram_1/n_132           mx02d1  0.102  1.600    0.522  
      ram_1/FE_PHC20_n_132/I  v     ram_1/n_132           dl03d1  0.000  1.600    0.522  
      ram_1/FE_PHC20_n_132/Z  v     ram_1/FE_PHN20_n_132  dl03d1  1.133  2.733    1.655  
      ram_1/mem_reg[1][4]/D   v     ram_1/FE_PHN20_n_132  dfnrq1  0.000  2.733    1.655  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    2.328  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    2.328  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    2.328  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    2.328  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    2.328  
      ram_1/mem_reg[1][4]/CP  ^     clk      dfnrq1  0.000  1.250    2.328  
      -----------------------------------------------------------------------
Path 37: MET Hold Check with Pin ram_1/mem_reg[11][6]/CP 
Endpoint:   ram_1/mem_reg[11][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[11][6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.734
  Slack Time                    1.078
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      -------------------------------------------------------------------------------------
      Pin                      Edge  Net                   Cell    Delay  Arrival  Required  
                                                                          Time     Time  
      -------------------------------------------------------------------------------------
      clk_pad                  ^     clk_pad               -       -      1.250    0.172  
      pc3d01_1/PAD             ^     clk_pad               pc3d01  0.000  1.250    0.172  
      pc3d01_1/CIN             ^     clock                 pc3d01  0.000  1.250    0.172  
      pc3c01_1/CCLK            ^     clock                 pc3c01  0.000  1.250    0.172  
      pc3c01_1/CP              ^     clk                   pc3c01  0.000  1.250    0.172  
      ram_1/mem_reg[11][6]/CP  ^     clk                   dfnrq1  0.000  1.250    0.172  
      ram_1/mem_reg[11][6]/Q   v     ram_1/mem[11][6]      dfnrq1  0.250  1.500    0.422  
      ram_1/g3604__6131/I1     v     ram_1/mem[11][6]      mx02d1  0.000  1.500    0.422  
      ram_1/g3604__6131/Z      v     ram_1/n_213           mx02d1  0.102  1.602    0.524  
      ram_1/FE_PHC77_n_213/I   v     ram_1/n_213           dl03d1  0.000  1.602    0.524  
      ram_1/FE_PHC77_n_213/Z   v     ram_1/FE_PHN77_n_213  dl03d1  1.132  2.734    1.656  
      ram_1/mem_reg[11][6]/D   v     ram_1/FE_PHN77_n_213  dfnrq1  0.000  2.734    1.656  
      -------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    2.328  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    2.328  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    2.328  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    2.328  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    2.328  
      ram_1/mem_reg[11][6]/CP  ^     clk      dfnrq1  0.000  1.250    2.328  
      ------------------------------------------------------------------------
Path 38: MET Hold Check with Pin ram_1/mem_reg[6][7]/CP 
Endpoint:   ram_1/mem_reg[6][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[6][7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.735
  Slack Time                    1.078
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      clk_pad                 ^     clk_pad               -       -      1.250    0.172  
      pc3d01_1/PAD            ^     clk_pad               pc3d01  0.000  1.250    0.172  
      pc3d01_1/CIN            ^     clock                 pc3d01  0.000  1.250    0.172  
      pc3c01_1/CCLK           ^     clock                 pc3c01  0.000  1.250    0.172  
      pc3c01_1/CP             ^     clk                   pc3c01  0.000  1.250    0.172  
      ram_1/mem_reg[6][7]/CP  ^     clk                   dfnrq1  0.000  1.250    0.172  
      ram_1/mem_reg[6][7]/Q   v     ram_1/mem[6][7]       dfnrq1  0.254  1.504    0.425  
      ram_1/g3656__1705/I0    v     ram_1/mem[6][7]       mx02d1  0.000  1.504    0.425  
      ram_1/g3656__1705/Z     v     ram_1/n_161           mx02d1  0.101  1.605    0.526  
      ram_1/FE_PHC84_n_161/I  v     ram_1/n_161           dl03d1  0.000  1.605    0.526  
      ram_1/FE_PHC84_n_161/Z  v     ram_1/FE_PHN84_n_161  dl03d1  1.130  2.735    1.656  
      ram_1/mem_reg[6][7]/D   v     ram_1/FE_PHN84_n_161  dfnrq1  0.000  2.735    1.656  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    2.328  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    2.328  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    2.328  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    2.328  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    2.328  
      ram_1/mem_reg[6][7]/CP  ^     clk      dfnrq1  0.000  1.250    2.328  
      -----------------------------------------------------------------------
Path 39: MET Hold Check with Pin ram_1/mem_reg[9][7]/CP 
Endpoint:   ram_1/mem_reg[9][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[9][7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.735
  Slack Time                    1.079
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      clk_pad                 ^     clk_pad               -       -      1.250    0.171  
      pc3d01_1/PAD            ^     clk_pad               pc3d01  0.000  1.250    0.171  
      pc3d01_1/CIN            ^     clock                 pc3d01  0.000  1.250    0.171  
      pc3c01_1/CCLK           ^     clock                 pc3c01  0.000  1.250    0.171  
      pc3c01_1/CP             ^     clk                   pc3c01  0.000  1.250    0.171  
      ram_1/mem_reg[9][7]/CP  ^     clk                   dfnrq1  0.000  1.250    0.171  
      ram_1/mem_reg[9][7]/Q   v     ram_1/mem[9][7]       dfnrq1  0.250  1.500    0.422  
      ram_1/g3664__4733/I1    v     ram_1/mem[9][7]       mx02d1  0.000  1.500    0.422  
      ram_1/g3664__4733/Z     v     ram_1/n_153           mx02d1  0.103  1.604    0.525  
      ram_1/FE_PHC38_n_153/I  v     ram_1/n_153           dl03d1  0.000  1.604    0.525  
      ram_1/FE_PHC38_n_153/Z  v     ram_1/FE_PHN38_n_153  dl03d1  1.131  2.735    1.656  
      ram_1/mem_reg[9][7]/D   v     ram_1/FE_PHN38_n_153  dfnrq1  0.000  2.735    1.656  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    2.329  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    2.329  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    2.329  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    2.329  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    2.329  
      ram_1/mem_reg[9][7]/CP  ^     clk      dfnrq1  0.000  1.250    2.329  
      -----------------------------------------------------------------------
Path 40: MET Hold Check with Pin ram_1/mem_reg[0][1]/CP 
Endpoint:   ram_1/mem_reg[0][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[0][1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.735
  Slack Time                    1.079
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      clk_pad                 ^     clk_pad               -       -      1.250    0.171  
      pc3d01_1/PAD            ^     clk_pad               pc3d01  0.000  1.250    0.171  
      pc3d01_1/CIN            ^     clock                 pc3d01  0.000  1.250    0.171  
      pc3c01_1/CCLK           ^     clock                 pc3c01  0.000  1.250    0.171  
      pc3c01_1/CP             ^     clk                   pc3c01  0.000  1.250    0.171  
      ram_1/mem_reg[0][1]/CP  ^     clk                   dfnrq1  0.000  1.250    0.171  
      ram_1/mem_reg[0][1]/Q   v     ram_1/mem[0][1]       dfnrq1  0.252  1.502    0.423  
      ram_1/g3608__4733/I1    v     ram_1/mem[0][1]       mx02d1  0.000  1.502    0.423  
      ram_1/g3608__4733/Z     v     ram_1/n_209           mx02d1  0.102  1.605    0.526  
      ram_1/FE_PHC36_n_209/I  v     ram_1/n_209           dl03d1  0.000  1.605    0.526  
      ram_1/FE_PHC36_n_209/Z  v     ram_1/FE_PHN36_n_209  dl03d1  1.130  2.735    1.656  
      ram_1/mem_reg[0][1]/D   v     ram_1/FE_PHN36_n_209  dfnrq1  0.000  2.735    1.656  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    2.329  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    2.329  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    2.329  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    2.329  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    2.329  
      ram_1/mem_reg[0][1]/CP  ^     clk      dfnrq1  0.000  1.250    2.329  
      -----------------------------------------------------------------------
Path 41: MET Hold Check with Pin ram_1/mem_reg[0][5]/CP 
Endpoint:   ram_1/mem_reg[0][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[0][5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.735
  Slack Time                    1.079
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      clk_pad                 ^     clk_pad               -       -      1.250    0.171  
      pc3d01_1/PAD            ^     clk_pad               pc3d01  0.000  1.250    0.171  
      pc3d01_1/CIN            ^     clock                 pc3d01  0.000  1.250    0.171  
      pc3c01_1/CCLK           ^     clock                 pc3c01  0.000  1.250    0.171  
      pc3c01_1/CP             ^     clk                   pc3c01  0.000  1.250    0.171  
      ram_1/mem_reg[0][5]/CP  ^     clk                   dfnrq1  0.000  1.250    0.171  
      ram_1/mem_reg[0][5]/Q   v     ram_1/mem[0][5]       dfnrq1  0.251  1.501    0.423  
      ram_1/g3612__2883/I1    v     ram_1/mem[0][5]       mx02d1  0.000  1.501    0.423  
      ram_1/g3612__2883/Z     v     ram_1/n_205           mx02d1  0.103  1.604    0.525  
      ram_1/FE_PHC32_n_205/I  v     ram_1/n_205           dl03d1  0.000  1.604    0.525  
      ram_1/FE_PHC32_n_205/Z  v     ram_1/FE_PHN32_n_205  dl03d1  1.131  2.735    1.656  
      ram_1/mem_reg[0][5]/D   v     ram_1/FE_PHN32_n_205  dfnrq1  0.000  2.735    1.656  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    2.329  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    2.329  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    2.329  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    2.329  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    2.329  
      ram_1/mem_reg[0][5]/CP  ^     clk      dfnrq1  0.000  1.250    2.329  
      -----------------------------------------------------------------------
Path 42: MET Hold Check with Pin ram_1/mem_reg[9][0]/CP 
Endpoint:   ram_1/mem_reg[9][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[9][0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.735
  Slack Time                    1.079
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      clk_pad                 ^     clk_pad               -       -      1.250    0.171  
      pc3d01_1/PAD            ^     clk_pad               pc3d01  0.000  1.250    0.171  
      pc3d01_1/CIN            ^     clock                 pc3d01  0.000  1.250    0.171  
      pc3c01_1/CCLK           ^     clock                 pc3c01  0.000  1.250    0.171  
      pc3c01_1/CP             ^     clk                   pc3c01  0.000  1.250    0.171  
      ram_1/mem_reg[9][0]/CP  ^     clk                   dfnrq1  0.000  1.250    0.171  
      ram_1/mem_reg[9][0]/Q   v     ram_1/mem[9][0]       dfnrq1  0.252  1.502    0.423  
      ram_1/g3657__5122/I1    v     ram_1/mem[9][0]       mx02d1  0.000  1.502    0.423  
      ram_1/g3657__5122/Z     v     ram_1/n_160           mx02d1  0.102  1.605    0.526  
      ram_1/FE_PHC43_n_160/I  v     ram_1/n_160           dl03d1  0.000  1.605    0.526  
      ram_1/FE_PHC43_n_160/Z  v     ram_1/FE_PHN43_n_160  dl03d1  1.130  2.735    1.656  
      ram_1/mem_reg[9][0]/D   v     ram_1/FE_PHN43_n_160  dfnrq1  0.000  2.735    1.656  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    2.329  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    2.329  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    2.329  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    2.329  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    2.329  
      ram_1/mem_reg[9][0]/CP  ^     clk      dfnrq1  0.000  1.250    2.329  
      -----------------------------------------------------------------------
Path 43: MET Hold Check with Pin ram_1/mem_reg[8][4]/CP 
Endpoint:   ram_1/mem_reg[8][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[8][4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.735
  Slack Time                    1.079
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      --------------------------------------------------------------------------------------
      Pin                      Edge  Net                    Cell    Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      clk_pad                  ^     clk_pad                -       -      1.250    0.171  
      pc3d01_1/PAD             ^     clk_pad                pc3d01  0.000  1.250    0.171  
      pc3d01_1/CIN             ^     clock                  pc3d01  0.000  1.250    0.171  
      pc3c01_1/CCLK            ^     clock                  pc3c01  0.000  1.250    0.171  
      pc3c01_1/CP              ^     clk                    pc3c01  0.000  1.250    0.171  
      ram_1/mem_reg[8][4]/CP   ^     clk                    dfnrq1  0.000  1.250    0.171  
      ram_1/mem_reg[8][4]/Q    v     ram_1/mem[8][4]        dfnrq1  0.252  1.502    0.422  
      ram_1/g3570__1617/I0     v     ram_1/mem[8][4]        mx02d1  0.000  1.502    0.422  
      ram_1/g3570__1617/Z      v     ram_1/n_247            mx02d1  0.103  1.605    0.526  
      ram_1/FE_PHC138_n_247/I  v     ram_1/n_247            dl03d1  0.000  1.605    0.526  
      ram_1/FE_PHC138_n_247/Z  v     ram_1/FE_PHN138_n_247  dl03d1  1.131  2.735    1.656  
      ram_1/mem_reg[8][4]/D    v     ram_1/FE_PHN138_n_247  dfnrq1  0.000  2.735    1.656  
      --------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    2.329  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    2.329  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    2.329  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    2.329  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    2.329  
      ram_1/mem_reg[8][4]/CP  ^     clk      dfnrq1  0.000  1.250    2.329  
      -----------------------------------------------------------------------
Path 44: MET Hold Check with Pin ram_1/mem_reg[3][3]/CP 
Endpoint:   ram_1/mem_reg[3][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[3][3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.735
  Slack Time                    1.079
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      clk_pad                 ^     clk_pad               -       -      1.250    0.171  
      pc3d01_1/PAD            ^     clk_pad               pc3d01  0.000  1.250    0.171  
      pc3d01_1/CIN            ^     clock                 pc3d01  0.000  1.250    0.171  
      pc3c01_1/CCLK           ^     clock                 pc3c01  0.000  1.250    0.171  
      pc3c01_1/CP             ^     clk                   pc3c01  0.000  1.250    0.171  
      ram_1/mem_reg[3][3]/CP  ^     clk                   dfnrq1  0.000  1.250    0.171  
      ram_1/mem_reg[3][3]/Q   v     ram_1/mem[3][3]       dfnrq1  0.249  1.499    0.419  
      ram_1/g3644__6417/I1    v     ram_1/mem[3][3]       mx02d1  0.000  1.499    0.419  
      ram_1/g3644__6417/Z     v     ram_1/n_173           mx02d1  0.104  1.602    0.523  
      ram_1/FE_PHC60_n_173/I  v     ram_1/n_173           dl03d1  0.000  1.602    0.523  
      ram_1/FE_PHC60_n_173/Z  v     ram_1/FE_PHN60_n_173  dl03d1  1.133  2.735    1.656  
      ram_1/mem_reg[3][3]/D   v     ram_1/FE_PHN60_n_173  dfnrq1  0.000  2.735    1.656  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    2.329  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    2.329  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    2.329  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    2.329  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    2.329  
      ram_1/mem_reg[3][3]/CP  ^     clk      dfnrq1  0.000  1.250    2.329  
      -----------------------------------------------------------------------
Path 45: MET Hold Check with Pin ram_1/mem_reg[11][4]/CP 
Endpoint:   ram_1/mem_reg[11][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[11][4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.736
  Slack Time                    1.079
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      -------------------------------------------------------------------------------------
      Pin                      Edge  Net                   Cell    Delay  Arrival  Required  
                                                                          Time     Time  
      -------------------------------------------------------------------------------------
      clk_pad                  ^     clk_pad               -       -      1.250    0.171  
      pc3d01_1/PAD             ^     clk_pad               pc3d01  0.000  1.250    0.171  
      pc3d01_1/CIN             ^     clock                 pc3d01  0.000  1.250    0.171  
      pc3c01_1/CCLK            ^     clock                 pc3c01  0.000  1.250    0.171  
      pc3c01_1/CP              ^     clk                   pc3c01  0.000  1.250    0.171  
      ram_1/mem_reg[11][4]/CP  ^     clk                   dfnrq1  0.000  1.250    0.171  
      ram_1/mem_reg[11][4]/Q   v     ram_1/mem[11][4]      dfnrq1  0.253  1.503    0.424  
      ram_1/g3602__8246/I1     v     ram_1/mem[11][4]      mx02d1  0.000  1.503    0.424  
      ram_1/g3602__8246/Z      v     ram_1/n_215           mx02d1  0.102  1.606    0.526  
      ram_1/FE_PHC78_n_215/I   v     ram_1/n_215           dl03d1  0.000  1.606    0.526  
      ram_1/FE_PHC78_n_215/Z   v     ram_1/FE_PHN78_n_215  dl03d1  1.130  2.736    1.656  
      ram_1/mem_reg[11][4]/D   v     ram_1/FE_PHN78_n_215  dfnrq1  0.000  2.736    1.656  
      -------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    2.329  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    2.329  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    2.329  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    2.329  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    2.329  
      ram_1/mem_reg[11][4]/CP  ^     clk      dfnrq1  0.000  1.250    2.329  
      ------------------------------------------------------------------------
Path 46: MET Hold Check with Pin ram_1/mem_reg[7][6]/CP 
Endpoint:   ram_1/mem_reg[7][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[7][6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.655
  Arrival Time                  2.735
  Slack Time                    1.080
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      clk_pad                 ^     clk_pad               -       -      1.250    0.170  
      pc3d01_1/PAD            ^     clk_pad               pc3d01  0.000  1.250    0.170  
      pc3d01_1/CIN            ^     clock                 pc3d01  0.000  1.250    0.170  
      pc3c01_1/CCLK           ^     clock                 pc3c01  0.000  1.250    0.170  
      pc3c01_1/CP             ^     clk                   pc3c01  0.000  1.250    0.170  
      ram_1/mem_reg[7][6]/CP  ^     clk                   dfnrq1  0.000  1.250    0.170  
      ram_1/mem_reg[7][6]/Q   v     ram_1/mem[7][6]       dfnrq1  0.250  1.500    0.420  
      ram_1/g3564__6260/I1    v     ram_1/mem[7][6]       mx02d1  0.000  1.500    0.420  
      ram_1/g3564__6260/Z     v     ram_1/n_253           mx02d1  0.100  1.600    0.520  
      ram_1/FE_PHC55_n_253/I  v     ram_1/n_253           dl03d1  0.000  1.600    0.520  
      ram_1/FE_PHC55_n_253/Z  v     ram_1/FE_PHN55_n_253  dl03d1  1.135  2.735    1.655  
      ram_1/mem_reg[7][6]/D   v     ram_1/FE_PHN55_n_253  dfnrq1  0.000  2.735    1.655  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    2.330  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    2.330  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    2.330  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    2.330  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    2.330  
      ram_1/mem_reg[7][6]/CP  ^     clk      dfnrq1  0.000  1.250    2.330  
      -----------------------------------------------------------------------
Path 47: MET Hold Check with Pin ram_1/mem_reg[7][0]/CP 
Endpoint:   ram_1/mem_reg[7][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[7][0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.736
  Slack Time                    1.080
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      clk_pad                 ^     clk_pad               -       -      1.250    0.170  
      pc3d01_1/PAD            ^     clk_pad               pc3d01  0.000  1.250    0.170  
      pc3d01_1/CIN            ^     clock                 pc3d01  0.000  1.250    0.170  
      pc3c01_1/CCLK           ^     clock                 pc3c01  0.000  1.250    0.170  
      pc3c01_1/CP             ^     clk                   pc3c01  0.000  1.250    0.170  
      ram_1/mem_reg[7][0]/CP  ^     clk                   dfnrq1  0.000  1.250    0.170  
      ram_1/mem_reg[7][0]/Q   v     ram_1/mem[7][0]       dfnrq1  0.251  1.501    0.421  
      ram_1/g3590__2398/I1    v     ram_1/mem[7][0]       mx02d1  0.000  1.501    0.421  
      ram_1/g3590__2398/Z     v     ram_1/n_227           mx02d1  0.104  1.605    0.525  
      ram_1/FE_PHC63_n_227/I  v     ram_1/n_227           dl03d1  0.000  1.605    0.525  
      ram_1/FE_PHC63_n_227/Z  v     ram_1/FE_PHN63_n_227  dl03d1  1.131  2.736    1.656  
      ram_1/mem_reg[7][0]/D   v     ram_1/FE_PHN63_n_227  dfnrq1  0.000  2.736    1.656  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    2.330  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    2.330  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    2.330  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    2.330  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    2.330  
      ram_1/mem_reg[7][0]/CP  ^     clk      dfnrq1  0.000  1.250    2.330  
      -----------------------------------------------------------------------
Path 48: MET Hold Check with Pin ram_1/mem_reg[13][1]/CP 
Endpoint:   ram_1/mem_reg[13][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[13][1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.736
  Slack Time                    1.080
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      -------------------------------------------------------------------------------------
      Pin                      Edge  Net                   Cell    Delay  Arrival  Required  
                                                                          Time     Time  
      -------------------------------------------------------------------------------------
      clk_pad                  ^     clk_pad               -       -      1.250    0.170  
      pc3d01_1/PAD             ^     clk_pad               pc3d01  0.000  1.250    0.170  
      pc3d01_1/CIN             ^     clock                 pc3d01  0.000  1.250    0.170  
      pc3c01_1/CCLK            ^     clock                 pc3c01  0.000  1.250    0.170  
      pc3c01_1/CP              ^     clk                   pc3c01  0.000  1.250    0.170  
      ram_1/mem_reg[13][1]/CP  ^     clk                   dfnrq1  0.000  1.250    0.170  
      ram_1/mem_reg[13][1]/Q   v     ram_1/mem[13][1]      dfnrq1  0.251  1.501    0.421  
      ram_1/g3583__9945/I1     v     ram_1/mem[13][1]      mx02d1  0.000  1.502    0.421  
      ram_1/g3583__9945/Z      v     ram_1/n_234           mx02d1  0.104  1.605    0.525  
      ram_1/FE_PHC74_n_234/I   v     ram_1/n_234           dl03d1  0.000  1.605    0.525  
      ram_1/FE_PHC74_n_234/Z   v     ram_1/FE_PHN74_n_234  dl03d1  1.131  2.736    1.656  
      ram_1/mem_reg[13][1]/D   v     ram_1/FE_PHN74_n_234  dfnrq1  0.000  2.736    1.656  
      -------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    2.330  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    2.330  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    2.330  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    2.330  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    2.330  
      ram_1/mem_reg[13][1]/CP  ^     clk      dfnrq1  0.000  1.250    2.330  
      ------------------------------------------------------------------------
Path 49: MET Hold Check with Pin ram_1/mem_reg[4][3]/CP 
Endpoint:   ram_1/mem_reg[4][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[4][3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.736
  Slack Time                    1.080
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      --------------------------------------------------------------------------------------
      Pin                      Edge  Net                    Cell    Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      clk_pad                  ^     clk_pad                -       -      1.250    0.170  
      pc3d01_1/PAD             ^     clk_pad                pc3d01  0.000  1.250    0.170  
      pc3d01_1/CIN             ^     clock                  pc3d01  0.000  1.250    0.170  
      pc3c01_1/CCLK            ^     clock                  pc3c01  0.000  1.250    0.170  
      pc3c01_1/CP              ^     clk                    pc3c01  0.000  1.250    0.170  
      ram_1/mem_reg[4][3]/CP   ^     clk                    dfnrq1  0.000  1.250    0.170  
      ram_1/mem_reg[4][3]/Q    v     ram_1/mem[4][3]        dfnrq1  0.253  1.503    0.423  
      ram_1/g3593__4319/I0     v     ram_1/mem[4][3]        mx02d1  0.000  1.503    0.423  
      ram_1/g3593__4319/Z      v     ram_1/n_224            mx02d1  0.103  1.606    0.526  
      ram_1/FE_PHC104_n_224/I  v     ram_1/n_224            dl03d1  0.000  1.606    0.526  
      ram_1/FE_PHC104_n_224/Z  v     ram_1/FE_PHN104_n_224  dl03d1  1.130  2.736    1.656  
      ram_1/mem_reg[4][3]/D    v     ram_1/FE_PHN104_n_224  dfnrq1  0.000  2.736    1.656  
      --------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    2.330  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    2.330  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    2.330  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    2.330  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    2.330  
      ram_1/mem_reg[4][3]/CP  ^     clk      dfnrq1  0.000  1.250    2.330  
      -----------------------------------------------------------------------
Path 50: MET Hold Check with Pin ram_1/mem_reg[5][7]/CP 
Endpoint:   ram_1/mem_reg[5][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[5][7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.656
  Arrival Time                  2.737
  Slack Time                    1.080
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      clk_pad                 ^     clk_pad               -       -      1.250    0.170  
      pc3d01_1/PAD            ^     clk_pad               pc3d01  0.000  1.250    0.170  
      pc3d01_1/CIN            ^     clock                 pc3d01  0.000  1.250    0.170  
      pc3c01_1/CCLK           ^     clock                 pc3c01  0.000  1.250    0.170  
      pc3c01_1/CP             ^     clk                   pc3c01  0.000  1.250    0.170  
      ram_1/mem_reg[5][7]/CP  ^     clk                   dfnrq1  0.000  1.250    0.170  
      ram_1/mem_reg[5][7]/Q   v     ram_1/mem[5][7]       dfnrq1  0.252  1.502    0.421  
      ram_1/g3629__5122/I1    v     ram_1/mem[5][7]       mx02d1  0.000  1.502    0.421  
      ram_1/g3629__5122/Z     v     ram_1/n_188           mx02d1  0.104  1.606    0.526  
      ram_1/FE_PHC50_n_188/I  v     ram_1/n_188           dl03d1  0.000  1.606    0.526  
      ram_1/FE_PHC50_n_188/Z  v     ram_1/FE_PHN50_n_188  dl03d1  1.131  2.737    1.656  
      ram_1/mem_reg[5][7]/D   v     ram_1/FE_PHN50_n_188  dfnrq1  0.000  2.737    1.656  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    2.330  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    2.330  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    2.330  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    2.330  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    2.330  
      ram_1/mem_reg[5][7]/CP  ^     clk      dfnrq1  0.000  1.250    2.330  
      -----------------------------------------------------------------------

