

================================================================
== Vivado HLS Report for 'mod_sub'
================================================================
* Date:           Tue Dec 22 12:50:25 2020

* Version:        2019.1.2 (Build 2614775 on Fri Aug 09 16:45:44 MDT 2019)
* Project:        mod_sub
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|    12.347|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------+-----------------+-----+-----+-----+-----+----------+
        |                    |                 |  Latency  |  Interval | Pipeline |
        |      Instance      |      Module     | min | max | min | max |   Type   |
        +--------------------+-----------------+-----+-----+-----+-----+----------+
        |o_mux_U0            |o_mux            |    0|    0|    1|    1| function |
        |freqm_U0            |freqm            |    0|    0|    1|    1| function |
        |phasm_U0            |phasm            |    0|    0|    1|    1| function |
        |mod_sub_entry23_U0  |mod_sub_entry23  |    0|    0|    0|    0|   none   |
        +--------------------+-----------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|       7|    -|
|FIFO             |        0|      -|      55|     356|    -|
|Instance         |        -|      8|     147|     411|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       6|    -|
|Register         |        -|      -|       2|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      8|     204|     780|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1090|    900|  437200|  218600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+-------+----+-----+-----+
    |      Instance      |      Module     | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------+-----------------+---------+-------+----+-----+-----+
    |freqm_U0            |freqm            |        0|      8|  66|  176|    0|
    |mod_sub_entry23_U0  |mod_sub_entry23  |        0|      0|   3|   43|    0|
    |o_mux_U0            |o_mux            |        0|      0|  66|  162|    0|
    |phasm_U0            |phasm            |        0|      0|  12|   30|    0|
    +--------------------+-----------------+---------+-------+----+-----+-----+
    |Total               |                 |        0|      8| 147|  411|    0|
    +--------------------+-----------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------+---------+---+----+-----+------+-----+---------+
    |     Name     | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +--------------+---------+---+----+-----+------+-----+---------+
    |flag_U        |        0|  5|   0|    -|     2|    1|        2|
    |i_fr_V_U      |        0|  5|   0|    -|     2|   32|       64|
    |i_mod_V_c_U   |        0|  5|   0|    -|     2|    8|       16|
    |ix_V_c2_U     |        0|  5|   0|    -|     2|   32|       64|
    |ix_V_c_U      |        0|  5|   0|    -|     2|   32|       64|
    |mux_V_c_U     |        0|  5|   0|    -|     3|    2|        6|
    |period_V_c_U  |        0|  5|   0|    -|     2|    8|       16|
    |q_fr_V_U      |        0|  5|   0|    -|     2|   32|       64|
    |q_mod_V_c_U   |        0|  5|   0|    -|     2|    8|       16|
    |qx_V_c3_U     |        0|  5|   0|    -|     2|   32|       64|
    |qx_V_c_U      |        0|  5|   0|    -|     2|   32|       64|
    +--------------+---------+---+----+-----+------+-----+---------+
    |Total         |        0| 55|   0|    0|    23|  219|      440|
    +--------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_channel_done_i_fr_V           |    and   |      0|  0|   1|           1|           1|
    |ap_channel_done_q_fr_V           |    and   |      0|  0|   1|           1|           1|
    |freqm_U0_ap_continue             |    and   |      0|  0|   1|           1|           1|
    |mod_sub_entry23_U0_start_full_n  |    and   |      0|  0|   1|           1|           1|
    |o_mux_U0_ap_start                |    and   |      0|  0|   1|           1|           1|
    |ap_sync_channel_write_i_fr_V     |    or    |      0|  0|   1|           1|           1|
    |ap_sync_channel_write_q_fr_V     |    or    |      0|  0|   1|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|   7|           7|           7|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_i_fr_V  |   3|          2|    1|          2|
    |ap_sync_reg_channel_write_q_fr_V  |   3|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |   6|          4|    2|          4|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_i_fr_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_q_fr_V  |  1|   0|    1|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             |  2|   0|    2|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------+-----+-----+--------------+--------------+--------------+
|ix_V             |  in |   32|    ap_vld    |     ix_V     |    scalar    |
|ix_V_ap_vld      |  in |    1|    ap_vld    |     ix_V     |    scalar    |
|qx_V             |  in |   32|    ap_vld    |     qx_V     |    scalar    |
|qx_V_ap_vld      |  in |    1|    ap_vld    |     qx_V     |    scalar    |
|i_mod_V          |  in |    8|    ap_vld    |    i_mod_V   |    scalar    |
|i_mod_V_ap_vld   |  in |    1|    ap_vld    |    i_mod_V   |    scalar    |
|q_mod_V          |  in |    8|    ap_vld    |    q_mod_V   |    scalar    |
|q_mod_V_ap_vld   |  in |    1|    ap_vld    |    q_mod_V   |    scalar    |
|iy_V             | out |   32|    ap_vld    |     iy_V     |    pointer   |
|iy_V_ap_vld      | out |    1|    ap_vld    |     iy_V     |    pointer   |
|qy_V             | out |   32|    ap_vld    |     qy_V     |    pointer   |
|qy_V_ap_vld      | out |    1|    ap_vld    |     qy_V     |    pointer   |
|period_V         |  in |    8|    ap_vld    |   period_V   |    scalar    |
|period_V_ap_vld  |  in |    1|    ap_vld    |   period_V   |    scalar    |
|mux_V            |  in |    2|    ap_vld    |     mux_V    |    scalar    |
|mux_V_ap_vld     |  in |    1|    ap_vld    |     mux_V    |    scalar    |
|ap_clk           |  in |    1| ap_ctrl_none |    mod_sub   | return value |
|ap_rst           |  in |    1| ap_ctrl_none |    mod_sub   | return value |
+-----------------+-----+-----+--------------+--------------+--------------+

