<h4><strong>Step 1:</strong></h4><div class="answer"> <p>Refer to Figure P7.18 in the text book for the circuit.</p> <p>When G and D are open, the gates do not draw any current and hence no current flows through the resistance.</p> <p>The drain currents of the two MOSFETs are equal.</p> <p> <img src="images/3657-7-18P-i1.png" /> </p> <p> <img src="images/3657-7-18P-i2.png" /> </p> <p> <img src="images/3657-7-18P-i3.png" /> </p> <p>Determine the drain current the drain current, <img src="images/3657-7-18P-i4.png" />.</p> <p> <img src="images/3657-7-18P-i5.png" /> </p> <p>Thus, the drain currents are,</p> <p> <img src="images/3657-7-18P-i6.png" /> </p> </div><h4><strong>Step 2:</strong></h4><div class="answer"> <p>(b)</p> <p>The output voltage <img src="images/3657-7-18P-i7.png" /> is,</p> <p> <img src="images/3657-7-18P-i8.png" /> </p> <p>Substitute <img src="images/3657-7-18P-i9.png" /> for <img src="images/3657-7-18P-i10.png" />. </p> <p> <img src="images/3657-7-18P-i11.png" /> </p> <p>The voltage gain is,</p> <p> <img src="images/3657-7-18P-i12.png" /> </p> <p>Determine the transconductance, <img src="images/3657-7-18P-i13.png" />.</p> <p> <img src="images/3657-7-18P-i14.png" /> </p> <p>Determine the voltage gain, <img src="images/3657-7-18P-i15.png" />.</p> <p> <img src="images/3657-7-18P-i16.png" /> </p> <p>Thus, the voltage gain <img src="images/3657-7-18P-i17.png" /> of the amplifier is <img src="images/3657-7-18P-i18.png" />.</p> </div><h4><strong>Step 3:</strong></h4><div class="answer"> <p>(c)</p> <p>Determine the input resistance, <img src="images/3657-7-18P-i19.png" />.</p> <p> <img src="images/3657-7-18P-i20.png" /> </p> <p>Thus, the input resistance at <i>G</i> is <img src="images/3657-7-18P-i21.png" />.</p> </div><h4><strong>Step 4:</strong></h4><div class="answer"> <p>Draw the small signal model of the circuit.</p> <p> <img src="images/3657-7-18P-i22.png" alt="Picture 2" /></p> <p> </div><h4><strong>Step 5:</strong></h4><div class="answer">Apply Kirchhoffâ€™s current law at <i>D</i>.</p> <p> <img src="images/3657-7-18P-i23.png" /> </p> <p> <img src="images/3657-7-18P-i24.png" /> </p> <p> <img src="images/3657-7-18P-i25.png" /> </p> <p>Substitute <img src="images/3657-7-18P-i26.png" /> for <img src="images/3657-7-18P-i27.png" />, <img src="images/3657-7-18P-i28.png" /> for <img src="images/3657-7-18P-i29.png" /> and <img src="images/3657-7-18P-i30.png" /> for <img src="images/3657-7-18P-i31.png" />.</p> <p> <img src="images/3657-7-18P-i32.png" /> </p> <p>Thus, the voltage gain from G to D is <img src="images/3657-7-18P-i33.png" />.</p> </div><h4><strong>Step 6:</strong></h4><div class="answer"> <p>(d)</p> <p>The gate, <i>G</i> is driven through the large coupling capacitor from a source, <img src="images/3657-7-18P-i34.png" /> having a resistance of <img src="images/3657-7-18P-i35.png" />. </p> <p>Write the expression for the ratio, <img src="images/3657-7-18P-i36.png" />.</p> <p> <img src="images/3657-7-18P-i37.png" /> </p> <p>Thus, the voltage gain <img src="images/3657-7-18P-i38.png" /> is <img src="images/3657-7-18P-i39.png" />.</p> </div><h4><strong>Step 7:</strong></h4><div class="answer"> <p>(e)</p> <p>For both the transistors, <img src="images/3657-7-18P-i40.png" /> to remain in the saturation region, the condition to be satisfied is,</p> <p> <img src="images/3657-7-18P-i41.png" /> </p> <p>Substitute 1.5 V for <img src="images/3657-7-18P-i42.png" /> and 0.5 V for <img src="images/3657-7-18P-i43.png" />.</p> <p> <img src="images/3657-7-18P-i44.png" /> </p> <p>For the transistor, <img src="images/3657-7-18P-i45.png" /> to be in the saturation region, the condition to be satisfied is, </p> <p> <img src="images/3657-7-18P-i46.png" /> </p> <p>In part (a) it is shown that the gate is at zero volts. </p> <p>Hence, the conditions are,</p> <p> <img src="images/3657-7-18P-i47.png" /> </p> <p>Thus, the range of the output voltage, <img src="images/3657-7-18P-i48.png" /> is <img src="images/3657-7-18P-i49.png" />.</p></div>