// Seed: 1598024996
`define pp_12 0
`define pp_13 0
`define pp_14 0
`define pp_15 0
`define pp_16 0
`define pp_17 0
`define pp_18 0
`define pp_19 0
`timescale 1ps / 1ps `timescale 1ps / 1ps `timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    output logic id_4,
    output id_5,
    input logic id_6,
    input logic id_7,
    input logic id_8,
    output id_9,
    output logic id_10,
    output sample
);
  reg id_12 = 1'b0;
  always @(posedge 1 or posedge id_0) begin
    id_9 <= id_12;
    if (1) id_12 = 1'b0;
  end
endmodule
