library IEEE;
use IEEE.std_logic_1164.all;

entity seqex is
  port( A	:  in bit;
	B	:  in bit;
	C	:  out bit);
end seqex;

architecture BEHAV of seqex is
begin
process(A,B)
begin
  if A = '1' or B = '1' then
     C <= '1';
  else
     C <= '0';
  end if;
end process;

end BEHAV;