#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27ec660 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27ec7f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x27e4c80 .functor NOT 1, L_0x281cdf0, C4<0>, C4<0>, C4<0>;
L_0x281cb50 .functor XOR 1, L_0x281c9f0, L_0x281cab0, C4<0>, C4<0>;
L_0x281cce0 .functor XOR 1, L_0x281cb50, L_0x281cc10, C4<0>, C4<0>;
v0x2819eb0_0 .net *"_ivl_10", 0 0, L_0x281cc10;  1 drivers
v0x2819fb0_0 .net *"_ivl_12", 0 0, L_0x281cce0;  1 drivers
v0x281a090_0 .net *"_ivl_2", 0 0, L_0x281c950;  1 drivers
v0x281a150_0 .net *"_ivl_4", 0 0, L_0x281c9f0;  1 drivers
v0x281a230_0 .net *"_ivl_6", 0 0, L_0x281cab0;  1 drivers
v0x281a360_0 .net *"_ivl_8", 0 0, L_0x281cb50;  1 drivers
v0x281a440_0 .var "clk", 0 0;
v0x281a4e0_0 .net "f_dut", 0 0, L_0x281c5f0;  1 drivers
v0x281a580_0 .net "f_ref", 0 0, L_0x281b660;  1 drivers
v0x281a620_0 .var/2u "stats1", 159 0;
v0x281a6c0_0 .var/2u "strobe", 0 0;
v0x281a760_0 .net "tb_match", 0 0, L_0x281cdf0;  1 drivers
v0x281a820_0 .net "tb_mismatch", 0 0, L_0x27e4c80;  1 drivers
v0x281a8e0_0 .net "wavedrom_enable", 0 0, v0x2818470_0;  1 drivers
v0x281a980_0 .net "wavedrom_title", 511 0, v0x2818530_0;  1 drivers
v0x281aa50_0 .net "x1", 0 0, v0x28185f0_0;  1 drivers
v0x281aaf0_0 .net "x2", 0 0, v0x2818690_0;  1 drivers
v0x281aca0_0 .net "x3", 0 0, v0x2818780_0;  1 drivers
L_0x281c950 .concat [ 1 0 0 0], L_0x281b660;
L_0x281c9f0 .concat [ 1 0 0 0], L_0x281b660;
L_0x281cab0 .concat [ 1 0 0 0], L_0x281c5f0;
L_0x281cc10 .concat [ 1 0 0 0], L_0x281b660;
L_0x281cdf0 .cmp/eeq 1, L_0x281c950, L_0x281cce0;
S_0x27ec980 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x27ec7f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x27d8e70 .functor NOT 1, v0x2818780_0, C4<0>, C4<0>, C4<0>;
L_0x27ed0a0 .functor AND 1, L_0x27d8e70, v0x2818690_0, C4<1>, C4<1>;
L_0x27e4cf0 .functor NOT 1, v0x28185f0_0, C4<0>, C4<0>, C4<0>;
L_0x281af40 .functor AND 1, L_0x27ed0a0, L_0x27e4cf0, C4<1>, C4<1>;
L_0x281b010 .functor NOT 1, v0x2818780_0, C4<0>, C4<0>, C4<0>;
L_0x281b080 .functor AND 1, L_0x281b010, v0x2818690_0, C4<1>, C4<1>;
L_0x281b130 .functor AND 1, L_0x281b080, v0x28185f0_0, C4<1>, C4<1>;
L_0x281b1f0 .functor OR 1, L_0x281af40, L_0x281b130, C4<0>, C4<0>;
L_0x281b350 .functor NOT 1, v0x2818690_0, C4<0>, C4<0>, C4<0>;
L_0x281b3c0 .functor AND 1, v0x2818780_0, L_0x281b350, C4<1>, C4<1>;
L_0x281b4e0 .functor AND 1, L_0x281b3c0, v0x28185f0_0, C4<1>, C4<1>;
L_0x281b550 .functor OR 1, L_0x281b1f0, L_0x281b4e0, C4<0>, C4<0>;
L_0x281b6d0 .functor AND 1, v0x2818780_0, v0x2818690_0, C4<1>, C4<1>;
L_0x281b740 .functor AND 1, L_0x281b6d0, v0x28185f0_0, C4<1>, C4<1>;
L_0x281b660 .functor OR 1, L_0x281b550, L_0x281b740, C4<0>, C4<0>;
v0x27e4ef0_0 .net *"_ivl_0", 0 0, L_0x27d8e70;  1 drivers
v0x27e4f90_0 .net *"_ivl_10", 0 0, L_0x281b080;  1 drivers
v0x27d8ee0_0 .net *"_ivl_12", 0 0, L_0x281b130;  1 drivers
v0x2816dd0_0 .net *"_ivl_14", 0 0, L_0x281b1f0;  1 drivers
v0x2816eb0_0 .net *"_ivl_16", 0 0, L_0x281b350;  1 drivers
v0x2816fe0_0 .net *"_ivl_18", 0 0, L_0x281b3c0;  1 drivers
v0x28170c0_0 .net *"_ivl_2", 0 0, L_0x27ed0a0;  1 drivers
v0x28171a0_0 .net *"_ivl_20", 0 0, L_0x281b4e0;  1 drivers
v0x2817280_0 .net *"_ivl_22", 0 0, L_0x281b550;  1 drivers
v0x28173f0_0 .net *"_ivl_24", 0 0, L_0x281b6d0;  1 drivers
v0x28174d0_0 .net *"_ivl_26", 0 0, L_0x281b740;  1 drivers
v0x28175b0_0 .net *"_ivl_4", 0 0, L_0x27e4cf0;  1 drivers
v0x2817690_0 .net *"_ivl_6", 0 0, L_0x281af40;  1 drivers
v0x2817770_0 .net *"_ivl_8", 0 0, L_0x281b010;  1 drivers
v0x2817850_0 .net "f", 0 0, L_0x281b660;  alias, 1 drivers
v0x2817910_0 .net "x1", 0 0, v0x28185f0_0;  alias, 1 drivers
v0x28179d0_0 .net "x2", 0 0, v0x2818690_0;  alias, 1 drivers
v0x2817a90_0 .net "x3", 0 0, v0x2818780_0;  alias, 1 drivers
S_0x2817bd0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x27ec7f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x28183b0_0 .net "clk", 0 0, v0x281a440_0;  1 drivers
v0x2818470_0 .var "wavedrom_enable", 0 0;
v0x2818530_0 .var "wavedrom_title", 511 0;
v0x28185f0_0 .var "x1", 0 0;
v0x2818690_0 .var "x2", 0 0;
v0x2818780_0 .var "x3", 0 0;
E_0x27e74b0/0 .event negedge, v0x28183b0_0;
E_0x27e74b0/1 .event posedge, v0x28183b0_0;
E_0x27e74b0 .event/or E_0x27e74b0/0, E_0x27e74b0/1;
E_0x27e7270 .event negedge, v0x28183b0_0;
E_0x27d29f0 .event posedge, v0x28183b0_0;
S_0x2817eb0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x2817bd0;
 .timescale -12 -12;
v0x28180b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28181b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x2817bd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2818880 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x27ec7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x281b970 .functor AND 1, v0x2818780_0, v0x2818690_0, C4<1>, C4<1>;
L_0x281bc00 .functor AND 1, L_0x281b970, v0x28185f0_0, C4<1>, C4<1>;
L_0x281bdf0 .functor NOT 1, v0x2818780_0, C4<0>, C4<0>, C4<0>;
L_0x281be60 .functor AND 1, L_0x281bdf0, v0x2818690_0, C4<1>, C4<1>;
L_0x281bf50 .functor NOT 1, v0x28185f0_0, C4<0>, C4<0>, C4<0>;
L_0x281bfc0 .functor AND 1, L_0x281be60, L_0x281bf50, C4<1>, C4<1>;
L_0x281c110 .functor OR 1, L_0x281bc00, L_0x281bfc0, C4<0>, C4<0>;
L_0x281c220 .functor NOT 1, v0x2818780_0, C4<0>, C4<0>, C4<0>;
L_0x281c2e0 .functor AND 1, L_0x281c220, v0x2818690_0, C4<1>, C4<1>;
L_0x281c3a0 .functor AND 1, L_0x281c2e0, v0x28185f0_0, C4<1>, C4<1>;
L_0x281c4c0 .functor OR 1, L_0x281c110, L_0x281c3a0, C4<0>, C4<0>;
L_0x281c580 .functor NOT 1, v0x2818690_0, C4<0>, C4<0>, C4<0>;
L_0x281c660 .functor AND 1, v0x2818780_0, L_0x281c580, C4<1>, C4<1>;
L_0x281c720 .functor AND 1, L_0x281c660, v0x28185f0_0, C4<1>, C4<1>;
L_0x281c5f0 .functor OR 1, L_0x281c4c0, L_0x281c720, C4<0>, C4<0>;
v0x2818a90_0 .net *"_ivl_0", 0 0, L_0x281b970;  1 drivers
v0x2818b70_0 .net *"_ivl_10", 0 0, L_0x281bfc0;  1 drivers
v0x2818c50_0 .net *"_ivl_12", 0 0, L_0x281c110;  1 drivers
v0x2818d40_0 .net *"_ivl_14", 0 0, L_0x281c220;  1 drivers
v0x2818e20_0 .net *"_ivl_16", 0 0, L_0x281c2e0;  1 drivers
v0x2818f50_0 .net *"_ivl_18", 0 0, L_0x281c3a0;  1 drivers
v0x2819030_0 .net *"_ivl_2", 0 0, L_0x281bc00;  1 drivers
v0x2819110_0 .net *"_ivl_20", 0 0, L_0x281c4c0;  1 drivers
v0x28191f0_0 .net *"_ivl_22", 0 0, L_0x281c580;  1 drivers
v0x2819360_0 .net *"_ivl_24", 0 0, L_0x281c660;  1 drivers
v0x2819440_0 .net *"_ivl_26", 0 0, L_0x281c720;  1 drivers
v0x2819520_0 .net *"_ivl_4", 0 0, L_0x281bdf0;  1 drivers
v0x2819600_0 .net *"_ivl_6", 0 0, L_0x281be60;  1 drivers
v0x28196e0_0 .net *"_ivl_8", 0 0, L_0x281bf50;  1 drivers
v0x28197c0_0 .net "f", 0 0, L_0x281c5f0;  alias, 1 drivers
v0x2819880_0 .net "x1", 0 0, v0x28185f0_0;  alias, 1 drivers
v0x2819920_0 .net "x2", 0 0, v0x2818690_0;  alias, 1 drivers
v0x2819b20_0 .net "x3", 0 0, v0x2818780_0;  alias, 1 drivers
S_0x2819c90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x27ec7f0;
 .timescale -12 -12;
E_0x27e7700 .event anyedge, v0x281a6c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x281a6c0_0;
    %nor/r;
    %assign/vec4 v0x281a6c0_0, 0;
    %wait E_0x27e7700;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2817bd0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x28185f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2818690_0, 0;
    %assign/vec4 v0x2818780_0, 0;
    %wait E_0x27e7270;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27d29f0;
    %load/vec4 v0x2818780_0;
    %load/vec4 v0x2818690_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x28185f0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x28185f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2818690_0, 0;
    %assign/vec4 v0x2818780_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x27e7270;
    %fork TD_tb.stim1.wavedrom_stop, S_0x28181b0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27e74b0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x28185f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2818690_0, 0;
    %assign/vec4 v0x2818780_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x27ec7f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x281a440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x281a6c0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x27ec7f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x281a440_0;
    %inv;
    %store/vec4 v0x281a440_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x27ec7f0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28183b0_0, v0x281a820_0, v0x281aca0_0, v0x281aaf0_0, v0x281aa50_0, v0x281a580_0, v0x281a4e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x27ec7f0;
T_7 ;
    %load/vec4 v0x281a620_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x281a620_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x281a620_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x281a620_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x281a620_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x281a620_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x281a620_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x27ec7f0;
T_8 ;
    %wait E_0x27e74b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x281a620_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x281a620_0, 4, 32;
    %load/vec4 v0x281a760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x281a620_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x281a620_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x281a620_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x281a620_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x281a580_0;
    %load/vec4 v0x281a580_0;
    %load/vec4 v0x281a4e0_0;
    %xor;
    %load/vec4 v0x281a580_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x281a620_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x281a620_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x281a620_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x281a620_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/machine/truthtable1/iter0/response2/top_module.sv";
