#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jun 12 19:16:10 2019
# Process ID: 13608
# Current directory: E:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.runs/ultra_ultra_0_0_synth_1
# Command line: vivado.exe -log ultra_ultra_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ultra_ultra_0_0.tcl
# Log file: E:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.runs/ultra_ultra_0_0_synth_1/ultra_ultra_0_0.vds
# Journal file: E:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.runs/ultra_ultra_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source ultra_ultra_0_0.tcl -notrace
Command: synth_design -top ultra_ultra_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6300 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 499.328 ; gain = 117.531
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ultra_ultra_0_0' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_ultra_0_0/synth/ultra_ultra_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'ultra' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra.v:12]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_SLAVE' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/AXI_DMA_SLAVE.v:10]
	Parameter ap_ST_fsm_state1 bound to: 28'b0000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 28'b0000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 28'b0000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 28'b0000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 28'b0000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 28'b0000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 28'b0000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 28'b0000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 28'b0000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 28'b0000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 28'b0000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 28'b0000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 28'b0000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 28'b0000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 28'b0000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 28'b0000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 28'b0000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 28'b0000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 28'b0000000001000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 28'b0000000010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 28'b0000000100000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 28'b0000001000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 28'b0000010000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 28'b0000100000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 28'b0001000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 28'b0010000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 28'b0100000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 28'b1000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/AXI_DMA_SLAVE.v:85]
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_32s_32sbkb' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_32s_32sbkb.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_32s_32sbkb_MulnS_0' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_32s_32sbkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_32s_32sbkb_MulnS_0' (1#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_32s_32sbkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_32s_32sbkb' (2#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_32s_32sbkb.v:39]
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_mul_16scud' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_mul_16scud.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_mul_16scud_DSP48_0' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_mul_16scud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_mul_16scud_DSP48_0' (3#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_mul_16scud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_mul_16scud' (4#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_mul_16scud.v:30]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_SLAVE' (5#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/AXI_DMA_SLAVE.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_S' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:10]
	Parameter ap_ST_fsm_state1 bound to: 27'b000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 27'b000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 27'b000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 27'b000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 27'b000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 27'b000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 27'b000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 27'b000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 27'b000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 27'b000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 27'b000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 27'b000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 27'b000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 27'b000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 27'b000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 27'b000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 27'b000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 27'b000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 27'b000000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 27'b000000010000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 27'b000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 27'b000001000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 27'b000010000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 27'b000100000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 27'b001000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 27'b010000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 27'b100000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:84]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:1665]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'Conv_S_bias_V_6' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S_bias_V_6.v:49]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_S_bias_V_6_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S_bias_V_6.v:9]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S_bias_V_6.v:22]
INFO: [Synth 8-3876] $readmem data file './Conv_S_bias_V_6_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S_bias_V_6.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Conv_S_bias_V_6_ram' (6#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S_bias_V_6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_S_bias_V_6' (7#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S_bias_V_6.v:49]
INFO: [Synth 8-6157] synthesizing module 'Conv_S_B_V_4_0' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S_B_V_4_0.v:57]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 80 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_S_B_V_4_0_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S_B_V_4_0.v:9]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 80 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S_B_V_4_0.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_S_B_V_4_0_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S_B_V_4_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_S_B_V_4_0_ram' (8#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S_B_V_4_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_S_B_V_4_0' (9#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S_B_V_4_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'Conv_S_A_V_4_4' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S_A_V_4_4.v:49]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_S_A_V_4_4_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S_A_V_4_4.v:9]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S_A_V_4_4.v:22]
INFO: [Synth 8-3876] $readmem data file './Conv_S_A_V_4_4_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S_A_V_4_4.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Conv_S_A_V_4_4_ram' (10#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S_A_V_4_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_S_A_V_4_4' (11#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S_A_V_4_4.v:49]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:5632]
INFO: [Synth 8-6157] synthesizing module 'Conv_S_A_V_4_253' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S_A_V_4_253.v:45]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S_A_V_4_253.v:65]
INFO: [Synth 8-6157] synthesizing module 'Conv_S_A_V_4_253_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S_A_V_4_253.v:9]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S_A_V_4_253.v:21]
INFO: [Synth 8-3876] $readmem data file './Conv_S_A_V_4_253_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S_A_V_4_253.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Conv_S_A_V_4_253_ram' (12#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S_A_V_4_253.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_S_A_V_4_253' (13#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S_A_V_4_253.v:45]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:5645]
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_35ns_33dEe' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_35ns_33dEe.v:41]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 35 - type: integer 
	Parameter din1_WIDTH bound to: 33 - type: integer 
	Parameter dout_WIDTH bound to: 67 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_35ns_33dEe_MulnS_1' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_35ns_33dEe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_35ns_33dEe_MulnS_1' (14#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_35ns_33dEe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_35ns_33dEe' (15#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_35ns_33dEe.v:41]
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_mul_12seOg' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_mul_12seOg.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_mul_12seOg_DSP48_1' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_mul_12seOg.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_mul_12seOg_DSP48_1' (16#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_mul_12seOg.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_mul_12seOg' (17#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_mul_12seOg.v:30]
INFO: [Synth 8-6157] synthesizing module 'ultra_mac_muladd_fYi' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mac_muladd_fYi.v:48]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_mac_muladd_fYi_DSP48_2' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mac_muladd_fYi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mac_muladd_fYi_DSP48_2' (18#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mac_muladd_fYi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mac_muladd_fYi' (19#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mac_muladd_fYi.v:48]
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_mul_12sg8j' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_mul_12sg8j.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_mul_12sg8j_DSP48_3' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_mul_12sg8j.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_mul_12sg8j_DSP48_3' (20#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_mul_12sg8j.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_mul_12sg8j' (21#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_mul_12sg8j.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:16080]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:16386]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:16388]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:16402]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:16406]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:16408]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:16420]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:16422]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:16426]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:16434]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:16436]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:16444]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:16446]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:16448]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:16450]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:16468]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:16510]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:16522]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:16524]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:16540]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:16554]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:16578]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:16584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:16586]
INFO: [Synth 8-6155] done synthesizing module 'Conv_S' (22#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'Pool_16_63_3_0_s' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Pool_16_63_3_0_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 29'b00000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 29'b00000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 29'b00000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 29'b00000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 29'b00000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 29'b00000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 29'b00000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 29'b00000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 29'b00000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 29'b00000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 29'b00000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 29'b00000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 29'b00000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 29'b00000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 29'b00000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 29'b00000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 29'b00000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 29'b00000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 29'b00000000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 29'b00000000010000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 29'b00000000100000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 29'b00000001000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 29'b00000010000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 29'b00000100000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 29'b00001000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 29'b00010000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 29'b00100000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 29'b01000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 29'b10000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Pool_16_63_3_0_s.v:86]
INFO: [Synth 8-6157] synthesizing module 'Pool_16_63_3_0_s_hbi' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Pool_16_63_3_0_s_hbi.v:57]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 3969 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Pool_16_63_3_0_s_hbi_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Pool_16_63_3_0_s_hbi.v:9]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3969 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Pool_16_63_3_0_s_hbi.v:24]
INFO: [Synth 8-3876] $readmem data file './Pool_16_63_3_0_s_hbi_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Pool_16_63_3_0_s_hbi.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Pool_16_63_3_0_s_hbi_ram' (23#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Pool_16_63_3_0_s_hbi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Pool_16_63_3_0_s_hbi' (24#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Pool_16_63_3_0_s_hbi.v:57]
INFO: [Synth 8-6157] synthesizing module 'ultra_mux_164_12_xdS' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mux_164_12_xdS.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter din3_WIDTH bound to: 12 - type: integer 
	Parameter din4_WIDTH bound to: 12 - type: integer 
	Parameter din5_WIDTH bound to: 12 - type: integer 
	Parameter din6_WIDTH bound to: 12 - type: integer 
	Parameter din7_WIDTH bound to: 12 - type: integer 
	Parameter din8_WIDTH bound to: 12 - type: integer 
	Parameter din9_WIDTH bound to: 12 - type: integer 
	Parameter din10_WIDTH bound to: 12 - type: integer 
	Parameter din11_WIDTH bound to: 12 - type: integer 
	Parameter din12_WIDTH bound to: 12 - type: integer 
	Parameter din13_WIDTH bound to: 12 - type: integer 
	Parameter din14_WIDTH bound to: 12 - type: integer 
	Parameter din15_WIDTH bound to: 12 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ultra_mux_164_12_xdS' (25#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mux_164_12_xdS.v:11]
INFO: [Synth 8-6157] synthesizing module 'ultra_urem_4ns_3nyd2' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_urem_4ns_3nyd2.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_urem_4ns_3nyd2_div' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_urem_4ns_3nyd2.v:70]
	Parameter in0_WIDTH bound to: 4 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_urem_4ns_3nyd2_div_u' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_urem_4ns_3nyd2.v:10]
	Parameter in0_WIDTH bound to: 4 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
	Parameter cal_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[3].divisor_tmp_reg[4] was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_urem_4ns_3nyd2.v:54]
INFO: [Synth 8-6155] done synthesizing module 'ultra_urem_4ns_3nyd2_div_u' (26#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_urem_4ns_3nyd2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ultra_urem_4ns_3nyd2_div' (27#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_urem_4ns_3nyd2.v:70]
INFO: [Synth 8-6155] done synthesizing module 'ultra_urem_4ns_3nyd2' (28#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_urem_4ns_3nyd2.v:131]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Pool_16_63_3_0_s.v:2506]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Pool_16_63_3_0_s.v:2532]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Pool_16_63_3_0_s.v:2534]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Pool_16_63_3_0_s.v:2548]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Pool_16_63_3_0_s.v:2554]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Pool_16_63_3_0_s.v:2556]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Pool_16_63_3_0_s.v:2562]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Pool_16_63_3_0_s.v:2566]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Pool_16_63_3_0_s.v:2576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Pool_16_63_3_0_s.v:2644]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Pool_16_63_3_0_s.v:2658]
INFO: [Synth 8-6155] done synthesizing module 'Pool_16_63_3_0_s' (29#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Pool_16_63_3_0_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_3' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 31'b0000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 31'b0000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 31'b0000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 31'b0000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 31'b0000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 31'b0000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 31'b0000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 31'b0000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 31'b0000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 31'b0000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 31'b0000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 31'b0000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 31'b0000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 31'b0000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 31'b0000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 31'b0000000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 31'b0000000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 31'b0000000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 31'b0000000000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 31'b0000000000010000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 31'b0000000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 31'b0000000001000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 31'b0000000010000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 31'b0000000100000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 31'b0000001000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 31'b0000010000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 31'b0000100000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 31'b0001000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 31'b0010000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 31'b0100000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 31'b1000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:88]
INFO: [Synth 8-6157] synthesizing module 'Conv_3_bias_V' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3_bias_V.v:49]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_3_bias_V_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3_bias_V.v:9]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3_bias_V.v:22]
INFO: [Synth 8-3876] $readmem data file './Conv_3_bias_V_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3_bias_V.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Conv_3_bias_V_ram' (30#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3_bias_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_3_bias_V' (31#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3_bias_V.v:49]
INFO: [Synth 8-6157] synthesizing module 'Conv_3_B_V_0' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3_B_V_0.v:61]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 2560 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_3_B_V_0_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3_B_V_0.v:9]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 2560 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3_B_V_0.v:25]
INFO: [Synth 8-3876] $readmem data file './Conv_3_B_V_0_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3_B_V_0.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Conv_3_B_V_0_ram' (32#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3_B_V_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_3_B_V_0' (33#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3_B_V_0.v:61]
INFO: [Synth 8-6157] synthesizing module 'Conv_3_A_V_4167' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3_A_V_4167.v:61]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 336 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_3_A_V_4167_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3_A_V_4167.v:9]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 336 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3_A_V_4167.v:25]
INFO: [Synth 8-3876] $readmem data file './Conv_3_A_V_4167_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3_A_V_4167.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Conv_3_A_V_4167_ram' (34#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3_A_V_4167.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_3_A_V_4167' (35#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3_A_V_4167.v:61]
INFO: [Synth 8-6157] synthesizing module 'ultra_mac_muladd_zec' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mac_muladd_zec.v:48]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_mac_muladd_zec_DSP48_4' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mac_muladd_zec.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'ultra_mac_muladd_zec_DSP48_4' (36#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mac_muladd_zec.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mac_muladd_zec' (37#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mac_muladd_zec.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:6616]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:7122]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:7124]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:7126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:7146]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:7148]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:7160]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:7164]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:7166]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:7172]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:7174]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:7178]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:7186]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:7190]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:7192]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:7198]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:7200]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:7202]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:7204]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:7226]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:7440]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:7448]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:7450]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:7458]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:7460]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:7464]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:7468]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:7472]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:7478]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:7482]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:7490]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:7496]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:7498]
INFO: [Synth 8-6155] done synthesizing module 'Conv_3' (38#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_1' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 28'b0000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 28'b0000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 28'b0000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 28'b0000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 28'b0000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 28'b0000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 28'b0000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 28'b0000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 28'b0000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 28'b0000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 28'b0000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 28'b0000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 28'b0000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 28'b0000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 28'b0000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 28'b0000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 28'b0000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 28'b0000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 28'b0000000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 28'b0000000010000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 28'b0000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 28'b0000001000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 28'b0000010000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 28'b0000100000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 28'b0001000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 28'b0010000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 28'b0100000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 28'b1000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:85]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:493]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_bias_V_8' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1_bias_V_8.v:49]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_bias_V_8_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1_bias_V_8.v:9]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1_bias_V_8.v:22]
INFO: [Synth 8-3876] $readmem data file './Conv_1_bias_V_8_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1_bias_V_8.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_bias_V_8_ram' (39#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1_bias_V_8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_bias_V_8' (40#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1_bias_V_8.v:49]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_B_V_2_0' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1_B_V_2_0.v:61]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 6144 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_B_V_2_0_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1_B_V_2_0.v:9]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 6144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1_B_V_2_0.v:25]
INFO: [Synth 8-3876] $readmem data file './Conv_1_B_V_2_0_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1_B_V_2_0.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_B_V_2_0_ram' (41#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1_B_V_2_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_B_V_2_0' (42#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1_B_V_2_0.v:61]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_A_V_2_2' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1_A_V_2_2.v:61]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 288 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_A_V_2_2_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1_A_V_2_2.v:9]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 288 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1_A_V_2_2.v:25]
INFO: [Synth 8-3876] $readmem data file './Conv_1_A_V_2_2_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1_A_V_2_2.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_A_V_2_2_ram' (43#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1_A_V_2_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_A_V_2_2' (44#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1_A_V_2_2.v:61]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:3785]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:4125]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:4127]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:4129]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:4149]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:4151]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:4163]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:4165]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:4169]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:4171]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:4177]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:4181]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:4189]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:4193]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:4195]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:4201]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:4203]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:4205]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:4207]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:4229]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:4285]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:4295]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:4299]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:4305]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:4311]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:4313]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:4315]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:4329]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:4333]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:4433]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1' (45#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:10]
	Parameter ap_ST_fsm_state1 bound to: 28'b0000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 28'b0000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 28'b0000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 28'b0000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 28'b0000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 28'b0000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 28'b0000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 28'b0000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 28'b0000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 28'b0000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 28'b0000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 28'b0000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 28'b0000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 28'b0000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 28'b0000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 28'b0000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 28'b0000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 28'b0000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 28'b0000000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 28'b0000000010000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 28'b0000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 28'b0000001000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 28'b0000010000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 28'b0000100000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 28'b0001000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 28'b0010000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 28'b0100000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 28'b1000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:85]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:474]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'Conv_A_V_3_2' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_A_V_3_2.v:61]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 448 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_A_V_3_2_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_A_V_3_2.v:9]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 448 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_A_V_3_2.v:25]
INFO: [Synth 8-3876] $readmem data file './Conv_A_V_3_2_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_A_V_3_2.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Conv_A_V_3_2_ram' (46#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_A_V_3_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_A_V_3_2' (47#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_A_V_3_2.v:61]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:3578]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:3918]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Conv' (48#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_2' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 28'b0000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 28'b0000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 28'b0000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 28'b0000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 28'b0000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 28'b0000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 28'b0000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 28'b0000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 28'b0000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 28'b0000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 28'b0000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 28'b0000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 28'b0000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 28'b0000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 28'b0000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 28'b0000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 28'b0000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 28'b0000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 28'b0000000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 28'b0000000010000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 28'b0000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 28'b0000001000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 28'b0000010000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 28'b0000100000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 28'b0001000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 28'b0010000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 28'b0100000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 28'b1000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2.v:85]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2.v:450]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'Conv_2_B_V_1_0' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2_B_V_1_0.v:61]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 1536 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_2_B_V_1_0_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2_B_V_1_0.v:9]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1536 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2_B_V_1_0.v:25]
INFO: [Synth 8-3876] $readmem data file './Conv_2_B_V_1_0_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2_B_V_1_0.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Conv_2_B_V_1_0_ram' (49#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2_B_V_1_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_2_B_V_1_0' (50#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2_B_V_1_0.v:61]
INFO: [Synth 8-6157] synthesizing module 'Conv_2_A_V_1_2' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2_A_V_1_2.v:61]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 160 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_2_A_V_1_2_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2_A_V_1_2.v:9]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 160 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2_A_V_1_2.v:25]
INFO: [Synth 8-3876] $readmem data file './Conv_2_A_V_1_2_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2_A_V_1_2.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Conv_2_A_V_1_2_ram' (51#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2_A_V_1_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_2_A_V_1_2' (52#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2_A_V_1_2.v:61]
INFO: [Synth 8-6155] done synthesizing module 'Conv_2' (53#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_144_128_s' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_144_128_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 27'b000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 27'b000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 27'b000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 27'b000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 27'b000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 27'b000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 27'b000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 27'b000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 27'b000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 27'b000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 27'b000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 27'b000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 27'b000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 27'b000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 27'b000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 27'b000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 27'b000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 27'b000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 27'b000000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 27'b000000010000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 27'b000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 27'b000001000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 27'b000010000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 27'b000100000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 27'b001000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 27'b010000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 27'b100000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_144_128_s.v:84]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_144_128_s.v:383]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'FC_144_128_s_biasAem' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_144_128_s_biasAem.v:49]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_144_128_s_biasAem_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_144_128_s_biasAem.v:9]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_144_128_s_biasAem.v:22]
INFO: [Synth 8-3876] $readmem data file './FC_144_128_s_biasAem_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_144_128_s_biasAem.v:25]
INFO: [Synth 8-6155] done synthesizing module 'FC_144_128_s_biasAem_ram' (54#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_144_128_s_biasAem.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_144_128_s_biasAem' (55#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_144_128_s_biasAem.v:49]
INFO: [Synth 8-6157] synthesizing module 'FC_144_128_s_A_V_Bew' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_144_128_s_A_V_Bew.v:57]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_144_128_s_A_V_Bew_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_144_128_s_A_V_Bew.v:9]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_144_128_s_A_V_Bew.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_144_128_s_A_V_Bew_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_144_128_s_A_V_Bew.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_144_128_s_A_V_Bew_ram' (56#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_144_128_s_A_V_Bew.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_144_128_s_A_V_Bew' (57#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_144_128_s_A_V_Bew.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_144_128_s_B_V_KfY' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_144_128_s_B_V_KfY.v:57]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 2048 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_144_128_s_B_V_KfY_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_144_128_s_B_V_KfY.v:9]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 2048 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_144_128_s_B_V_KfY.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_144_128_s_B_V_KfY_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_144_128_s_B_V_KfY.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_144_128_s_B_V_KfY_ram' (58#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_144_128_s_B_V_KfY.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_144_128_s_B_V_KfY' (59#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_144_128_s_B_V_KfY.v:57]
INFO: [Synth 8-6157] synthesizing module 'ultra_mux_932_12_Thq' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mux_932_12_Thq.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter din3_WIDTH bound to: 12 - type: integer 
	Parameter din4_WIDTH bound to: 12 - type: integer 
	Parameter din5_WIDTH bound to: 12 - type: integer 
	Parameter din6_WIDTH bound to: 12 - type: integer 
	Parameter din7_WIDTH bound to: 12 - type: integer 
	Parameter din8_WIDTH bound to: 12 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ultra_mux_932_12_Thq' (60#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mux_932_12_Thq.v:11]
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_33ns_31UhA' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_33ns_31UhA.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 33 - type: integer 
	Parameter din1_WIDTH bound to: 31 - type: integer 
	Parameter dout_WIDTH bound to: 63 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_33ns_31UhA_MulnS_2' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_33ns_31UhA.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_33ns_31UhA_MulnS_2' (61#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_33ns_31UhA.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_33ns_31UhA' (62#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_33ns_31UhA.v:39]
INFO: [Synth 8-6157] synthesizing module 'ultra_mac_muladd_VhK' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mac_muladd_VhK.v:48]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 31 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_mac_muladd_VhK_DSP48_5' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mac_muladd_VhK.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mac_muladd_VhK_DSP48_5' (63#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mac_muladd_VhK.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mac_muladd_VhK' (64#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mac_muladd_VhK.v:48]
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_mul_12sWhU' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_mul_12sWhU.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_mul_12sWhU_DSP48_6' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_mul_12sWhU.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_mul_12sWhU_DSP48_6' (65#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_mul_12sWhU.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_mul_12sWhU' (66#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_mul_12sWhU.v:30]
INFO: [Synth 8-6155] done synthesizing module 'FC_144_128_s' (67#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_144_128_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_128_8_s' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_128_8_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 27'b000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 27'b000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 27'b000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 27'b000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 27'b000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 27'b000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 27'b000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 27'b000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 27'b000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 27'b000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 27'b000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 27'b000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 27'b000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 27'b000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 27'b000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 27'b000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 27'b000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 27'b000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 27'b000000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 27'b000000010000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 27'b000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 27'b000001000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 27'b000010000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 27'b000100000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 27'b001000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 27'b010000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 27'b100000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_128_8_s.v:84]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_128_8_s.v:369]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'FC_128_8_s_bias_VXh4' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_128_8_s_bias_VXh4.v:49]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_8_s_bias_VXh4_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_128_8_s_bias_VXh4.v:9]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_128_8_s_bias_VXh4.v:22]
INFO: [Synth 8-3876] $readmem data file './FC_128_8_s_bias_VXh4_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_128_8_s_bias_VXh4.v:25]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_8_s_bias_VXh4_ram' (68#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_128_8_s_bias_VXh4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_8_s_bias_VXh4' (69#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_128_8_s_bias_VXh4.v:49]
INFO: [Synth 8-6157] synthesizing module 'FC_128_8_s_B_V_5_0' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_128_8_s_B_V_5_0.v:57]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_8_s_B_V_5_0_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_128_8_s_B_V_5_0.v:9]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_128_8_s_B_V_5_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_128_8_s_B_V_5_0_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_128_8_s_B_V_5_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_8_s_B_V_5_0_ram' (70#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_128_8_s_B_V_5_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_8_s_B_V_5_0' (71#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_128_8_s_B_V_5_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'ultra_mux_832_12_Yie' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mux_832_12_Yie.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter din3_WIDTH bound to: 12 - type: integer 
	Parameter din4_WIDTH bound to: 12 - type: integer 
	Parameter din5_WIDTH bound to: 12 - type: integer 
	Parameter din6_WIDTH bound to: 12 - type: integer 
	Parameter din7_WIDTH bound to: 12 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ultra_mux_832_12_Yie' (72#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mux_832_12_Yie.v:11]
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_32ns_30Zio' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_32ns_30Zio.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 30 - type: integer 
	Parameter dout_WIDTH bound to: 61 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_32ns_30Zio_MulnS_3' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_32ns_30Zio.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_32ns_30Zio_MulnS_3' (73#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_32ns_30Zio.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_32ns_30Zio' (74#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_32ns_30Zio.v:39]
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_mul_12s0iy' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_mul_12s0iy.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_mul_12s0iy_DSP48_7' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_mul_12s0iy.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_mul_12s0iy_DSP48_7' (75#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_mul_12s0iy.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_mul_12s0iy' (76#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_mul_12s0iy.v:30]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_8_s' (77#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_128_8_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_MASTER' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/AXI_DMA_MASTER.v:10]
	Parameter ap_ST_fsm_state1 bound to: 30'b000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 30'b000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 30'b000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 30'b000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 30'b000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 30'b000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 30'b000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 30'b000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 30'b000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 30'b000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 30'b000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 30'b000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 30'b000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 30'b000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 30'b000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 30'b000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 30'b000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 30'b000000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 30'b000000000001000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 30'b000000000010000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 30'b000000000100000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 30'b000000001000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 30'b000000010000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 30'b000000100000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 30'b000001000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 30'b000010000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 30'b000100000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 30'b001000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 30'b010000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 30'b100000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/AXI_DMA_MASTER.v:79]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_MASTER' (78#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/AXI_DMA_MASTER.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1024_A' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/fifo_w16_d1024_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1024_A' (79#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/fifo_w16_d1024_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_S_U0' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_Conv_S_U0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_S_U0_shiftReg' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_Conv_S_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_S_U0_shiftReg' (80#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_Conv_S_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_S_U0' (81#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_Conv_S_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_161iI' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_Pool_161iI.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_161iI_shiftReg' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_Pool_161iI.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_161iI_shiftReg' (82#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_Pool_161iI.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_161iI' (83#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_Pool_161iI.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_3_U0' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_Conv_3_U0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_3_U0_shiftReg' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_Conv_3_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_3_U0_shiftReg' (84#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_Conv_3_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_3_U0' (85#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_Conv_3_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_U0' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_Conv_1_U0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_U0_shiftReg' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_Conv_1_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_U0_shiftReg' (86#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_Conv_1_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_U0' (87#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_Conv_1_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_U0' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_Conv_U0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_U0_shiftReg' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_Conv_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_U0_shiftReg' (88#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_Conv_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_U0' (89#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_Conv_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_2_U0' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_Conv_2_U0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_2_U0_shiftReg' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_Conv_2_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_2_U0_shiftReg' (90#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_Conv_2_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_2_U0' (91#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_Conv_2_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_144_2iS' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_FC_144_2iS.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_144_2iS_shiftReg' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_FC_144_2iS.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_144_2iS_shiftReg' (92#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_FC_144_2iS.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_144_2iS' (93#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_FC_144_2iS.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_128_3i2' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_FC_128_3i2.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_128_3i2_shiftReg' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_FC_128_3i2.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_128_3i2_shiftReg' (94#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_FC_128_3i2.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_128_3i2' (95#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_FC_128_3i2.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMA4jc' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_AXI_DMA4jc.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMA4jc_shiftReg' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_AXI_DMA4jc.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMA4jc_shiftReg' (96#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_AXI_DMA4jc.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMA4jc' (97#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/start_for_AXI_DMA4jc.v:45]
INFO: [Synth 8-6155] done synthesizing module 'ultra' (98#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ultra_ultra_0_0' (99#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_ultra_0_0/synth/ultra_ultra_0_0.v:58]
WARNING: [Synth 8-3331] design ultra_mul_mul_16scud_DSP48_0 has unconnected port rst
WARNING: [Synth 8-3331] design ultra_mul_32s_32sbkb has unconnected port reset
WARNING: [Synth 8-3331] design ultra_mul_mul_12s0iy_DSP48_7 has unconnected port rst
WARNING: [Synth 8-3331] design ultra_mac_muladd_VhK_DSP48_5 has unconnected port rst
WARNING: [Synth 8-3331] design ultra_mul_32ns_30Zio has unconnected port reset
WARNING: [Synth 8-3331] design ultra_mux_832_12_Yie has unconnected port din8[31]
WARNING: [Synth 8-3331] design ultra_mux_832_12_Yie has unconnected port din8[30]
WARNING: [Synth 8-3331] design ultra_mux_832_12_Yie has unconnected port din8[29]
WARNING: [Synth 8-3331] design ultra_mux_832_12_Yie has unconnected port din8[28]
WARNING: [Synth 8-3331] design ultra_mux_832_12_Yie has unconnected port din8[27]
WARNING: [Synth 8-3331] design ultra_mux_832_12_Yie has unconnected port din8[26]
WARNING: [Synth 8-3331] design ultra_mux_832_12_Yie has unconnected port din8[25]
WARNING: [Synth 8-3331] design ultra_mux_832_12_Yie has unconnected port din8[24]
WARNING: [Synth 8-3331] design ultra_mux_832_12_Yie has unconnected port din8[23]
WARNING: [Synth 8-3331] design ultra_mux_832_12_Yie has unconnected port din8[22]
WARNING: [Synth 8-3331] design ultra_mux_832_12_Yie has unconnected port din8[21]
WARNING: [Synth 8-3331] design ultra_mux_832_12_Yie has unconnected port din8[20]
WARNING: [Synth 8-3331] design ultra_mux_832_12_Yie has unconnected port din8[19]
WARNING: [Synth 8-3331] design ultra_mux_832_12_Yie has unconnected port din8[18]
WARNING: [Synth 8-3331] design ultra_mux_832_12_Yie has unconnected port din8[17]
WARNING: [Synth 8-3331] design ultra_mux_832_12_Yie has unconnected port din8[16]
WARNING: [Synth 8-3331] design ultra_mux_832_12_Yie has unconnected port din8[15]
WARNING: [Synth 8-3331] design ultra_mux_832_12_Yie has unconnected port din8[14]
WARNING: [Synth 8-3331] design ultra_mux_832_12_Yie has unconnected port din8[13]
WARNING: [Synth 8-3331] design ultra_mux_832_12_Yie has unconnected port din8[12]
WARNING: [Synth 8-3331] design ultra_mux_832_12_Yie has unconnected port din8[11]
WARNING: [Synth 8-3331] design ultra_mux_832_12_Yie has unconnected port din8[10]
WARNING: [Synth 8-3331] design ultra_mux_832_12_Yie has unconnected port din8[9]
WARNING: [Synth 8-3331] design ultra_mux_832_12_Yie has unconnected port din8[8]
WARNING: [Synth 8-3331] design ultra_mux_832_12_Yie has unconnected port din8[7]
WARNING: [Synth 8-3331] design ultra_mux_832_12_Yie has unconnected port din8[6]
WARNING: [Synth 8-3331] design ultra_mux_832_12_Yie has unconnected port din8[5]
WARNING: [Synth 8-3331] design ultra_mux_832_12_Yie has unconnected port din8[4]
WARNING: [Synth 8-3331] design ultra_mux_832_12_Yie has unconnected port din8[3]
WARNING: [Synth 8-3331] design FC_128_8_s_B_V_5_0 has unconnected port reset
WARNING: [Synth 8-3331] design FC_144_128_s_A_V_Bew has unconnected port reset
WARNING: [Synth 8-3331] design FC_128_8_s_bias_VXh4 has unconnected port reset
WARNING: [Synth 8-3331] design ultra_mul_mul_12sWhU_DSP48_6 has unconnected port rst
WARNING: [Synth 8-3331] design ultra_mul_33ns_31UhA has unconnected port reset
WARNING: [Synth 8-3331] design ultra_mux_932_12_Thq has unconnected port din9[31]
WARNING: [Synth 8-3331] design ultra_mux_932_12_Thq has unconnected port din9[30]
WARNING: [Synth 8-3331] design ultra_mux_932_12_Thq has unconnected port din9[29]
WARNING: [Synth 8-3331] design ultra_mux_932_12_Thq has unconnected port din9[28]
WARNING: [Synth 8-3331] design ultra_mux_932_12_Thq has unconnected port din9[27]
WARNING: [Synth 8-3331] design ultra_mux_932_12_Thq has unconnected port din9[26]
WARNING: [Synth 8-3331] design ultra_mux_932_12_Thq has unconnected port din9[25]
WARNING: [Synth 8-3331] design ultra_mux_932_12_Thq has unconnected port din9[24]
WARNING: [Synth 8-3331] design ultra_mux_932_12_Thq has unconnected port din9[23]
WARNING: [Synth 8-3331] design ultra_mux_932_12_Thq has unconnected port din9[22]
WARNING: [Synth 8-3331] design ultra_mux_932_12_Thq has unconnected port din9[21]
WARNING: [Synth 8-3331] design ultra_mux_932_12_Thq has unconnected port din9[20]
WARNING: [Synth 8-3331] design ultra_mux_932_12_Thq has unconnected port din9[19]
WARNING: [Synth 8-3331] design ultra_mux_932_12_Thq has unconnected port din9[18]
WARNING: [Synth 8-3331] design ultra_mux_932_12_Thq has unconnected port din9[17]
WARNING: [Synth 8-3331] design ultra_mux_932_12_Thq has unconnected port din9[16]
WARNING: [Synth 8-3331] design ultra_mux_932_12_Thq has unconnected port din9[15]
WARNING: [Synth 8-3331] design ultra_mux_932_12_Thq has unconnected port din9[14]
WARNING: [Synth 8-3331] design ultra_mux_932_12_Thq has unconnected port din9[13]
WARNING: [Synth 8-3331] design ultra_mux_932_12_Thq has unconnected port din9[12]
WARNING: [Synth 8-3331] design ultra_mux_932_12_Thq has unconnected port din9[11]
WARNING: [Synth 8-3331] design ultra_mux_932_12_Thq has unconnected port din9[10]
WARNING: [Synth 8-3331] design ultra_mux_932_12_Thq has unconnected port din9[9]
WARNING: [Synth 8-3331] design ultra_mux_932_12_Thq has unconnected port din9[8]
WARNING: [Synth 8-3331] design ultra_mux_932_12_Thq has unconnected port din9[7]
WARNING: [Synth 8-3331] design ultra_mux_932_12_Thq has unconnected port din9[6]
WARNING: [Synth 8-3331] design ultra_mux_932_12_Thq has unconnected port din9[5]
WARNING: [Synth 8-3331] design ultra_mux_932_12_Thq has unconnected port din9[4]
WARNING: [Synth 8-3331] design FC_144_128_s_B_V_KfY has unconnected port reset
WARNING: [Synth 8-3331] design FC_144_128_s_biasAem has unconnected port reset
WARNING: [Synth 8-3331] design ultra_mul_mul_12sg8j_DSP48_3 has unconnected port rst
WARNING: [Synth 8-3331] design ultra_mac_muladd_fYi_DSP48_2 has unconnected port rst
WARNING: [Synth 8-3331] design ultra_mul_mul_12seOg_DSP48_1 has unconnected port rst
WARNING: [Synth 8-3331] design ultra_mul_35ns_33dEe has unconnected port reset
WARNING: [Synth 8-3331] design Conv_2_A_V_1_2 has unconnected port reset
WARNING: [Synth 8-3331] design Conv_2_B_V_1_0 has unconnected port reset
WARNING: [Synth 8-3331] design Conv_S_bias_V_6 has unconnected port reset
WARNING: [Synth 8-3331] design Conv_A_V_3_2 has unconnected port reset
WARNING: [Synth 8-3331] design Conv_1_B_V_2_0 has unconnected port reset
WARNING: [Synth 8-3331] design Conv_3_bias_V has unconnected port reset
WARNING: [Synth 8-3331] design Conv_1_A_V_2_2 has unconnected port reset
WARNING: [Synth 8-3331] design Conv_1_bias_V_8 has unconnected port reset
WARNING: [Synth 8-3331] design ultra_mac_muladd_zec_DSP48_4 has unconnected port rst
WARNING: [Synth 8-3331] design Conv_3_A_V_4167 has unconnected port reset
WARNING: [Synth 8-3331] design Conv_3_B_V_0 has unconnected port reset
WARNING: [Synth 8-3331] design ultra_urem_4ns_3nyd2_div_u has unconnected port reset
WARNING: [Synth 8-3331] design Pool_16_63_3_0_s_hbi has unconnected port reset
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port addr0[7]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port addr0[6]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port addr0[5]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port addr0[4]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port addr0[3]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port addr0[2]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port addr0[1]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port addr0[0]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port ce0
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port d0[11]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port d0[10]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port d0[9]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port d0[8]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port d0[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 742.477 ; gain = 360.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 742.477 ; gain = 360.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 742.477 ; gain = 360.680
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_ultra_0_0/constraints/ultra_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_ultra_0_0/constraints/ultra_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.runs/ultra_ultra_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.runs/ultra_ultra_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1281.797 ; gain = 15.793
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:54 ; elapsed = 00:01:04 . Memory (MB): peak = 1282.809 ; gain = 901.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:54 ; elapsed = 00:01:04 . Memory (MB): peak = 1282.809 ; gain = 901.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.runs/ultra_ultra_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:04 . Memory (MB): peak = 1282.809 ; gain = 901.012
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_mul_16scud.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_mul_16scud.v:20]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_112_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_mul_12seOg.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_mul_12seOg.v:20]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mac_muladd_fYi.v:33]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mac_muladd_fYi.v:32]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mac_muladd_fYi.v:32]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_mul_12sg8j.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_mul_12sg8j.v:20]
INFO: [Synth 8-4471] merging register 'B_V_4_4_addr_1_reg_11153_reg[6:0]' into 'B_V_4_2_addr_1_reg_11143_reg[6:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:7955]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_4_load_1_phi_reg_7019_reg[11:0]' into 'ap_phi_reg_pp2_iter1_A_V_4_load_0_phi_reg_6888_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8060]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_4_load_2_phi_reg_7150_reg[11:0]' into 'ap_phi_reg_pp2_iter1_A_V_4_load_0_phi_reg_6888_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8061]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_4_load_3_phi_reg_7282_reg[11:0]' into 'ap_phi_reg_pp2_iter1_A_V_4_load_0_phi_reg_6888_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8062]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_4_load_4_phi_reg_7415_reg[11:0]' into 'ap_phi_reg_pp2_iter1_A_V_4_load_0_phi_reg_6888_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8063]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_4_load_1_phi_reg_7019_reg[11:0]' into 'ap_phi_reg_pp2_iter2_A_V_4_load_0_phi_reg_6888_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8070]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_4_load_2_phi_reg_7150_reg[11:0]' into 'ap_phi_reg_pp2_iter2_A_V_4_load_0_phi_reg_6888_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8071]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_4_load_3_phi_reg_7282_reg[11:0]' into 'ap_phi_reg_pp2_iter2_A_V_4_load_0_phi_reg_6888_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8072]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_4_load_4_phi_reg_7415_reg[11:0]' into 'ap_phi_reg_pp2_iter2_A_V_4_load_0_phi_reg_6888_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8073]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_A_V_4_load_1_phi_reg_7019_reg[11:0]' into 'ap_phi_reg_pp2_iter3_A_V_4_load_0_phi_reg_6888_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8080]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_A_V_4_load_2_phi_reg_7150_reg[11:0]' into 'ap_phi_reg_pp2_iter3_A_V_4_load_0_phi_reg_6888_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8081]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_A_V_4_load_3_phi_reg_7282_reg[11:0]' into 'ap_phi_reg_pp2_iter3_A_V_4_load_0_phi_reg_6888_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8082]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_A_V_4_load_4_phi_reg_7415_reg[11:0]' into 'ap_phi_reg_pp2_iter3_A_V_4_load_0_phi_reg_6888_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8083]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter4_A_V_4_load_1_phi_reg_7019_reg[11:0]' into 'ap_phi_reg_pp2_iter4_A_V_4_load_0_phi_reg_6888_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8090]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter4_A_V_4_load_2_phi_reg_7150_reg[11:0]' into 'ap_phi_reg_pp2_iter4_A_V_4_load_0_phi_reg_6888_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8091]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter4_A_V_4_load_3_phi_reg_7282_reg[11:0]' into 'ap_phi_reg_pp2_iter4_A_V_4_load_0_phi_reg_6888_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8092]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter4_A_V_4_load_4_phi_reg_7415_reg[11:0]' into 'ap_phi_reg_pp2_iter4_A_V_4_load_0_phi_reg_6888_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8093]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter5_A_V_4_load_1_phi_reg_7019_reg[11:0]' into 'ap_phi_reg_pp2_iter5_A_V_4_load_0_phi_reg_6888_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8100]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter5_A_V_4_load_2_phi_reg_7150_reg[11:0]' into 'ap_phi_reg_pp2_iter5_A_V_4_load_0_phi_reg_6888_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8101]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter5_A_V_4_load_3_phi_reg_7282_reg[11:0]' into 'ap_phi_reg_pp2_iter5_A_V_4_load_0_phi_reg_6888_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8102]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter5_A_V_4_load_4_phi_reg_7415_reg[11:0]' into 'ap_phi_reg_pp2_iter5_A_V_4_load_0_phi_reg_6888_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8103]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter6_A_V_4_load_1_phi_reg_7019_reg[11:0]' into 'ap_phi_reg_pp2_iter6_A_V_4_load_0_phi_reg_6888_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8110]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter6_A_V_4_load_2_phi_reg_7150_reg[11:0]' into 'ap_phi_reg_pp2_iter6_A_V_4_load_0_phi_reg_6888_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8111]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter6_A_V_4_load_3_phi_reg_7282_reg[11:0]' into 'ap_phi_reg_pp2_iter6_A_V_4_load_0_phi_reg_6888_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8112]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter6_A_V_4_load_4_phi_reg_7415_reg[11:0]' into 'ap_phi_reg_pp2_iter6_A_V_4_load_0_phi_reg_6888_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8113]
INFO: [Synth 8-4471] merging register 'tmp_113_35_t_mid2_reg_9815_pp2_iter5_reg_reg[0:0]' into 'tmp_113_35_t_mid2_reg_9815_pp2_iter4_reg_reg[0:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:16614]
WARNING: [Synth 8-6014] Unused sequential element B_V_4_4_addr_1_reg_11153_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:7955]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_4_load_1_phi_reg_7019_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8060]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_4_load_2_phi_reg_7150_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8061]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_4_load_3_phi_reg_7282_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8062]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_4_load_4_phi_reg_7415_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8063]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_4_load_1_phi_reg_7019_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8070]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_4_load_2_phi_reg_7150_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8071]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_4_load_3_phi_reg_7282_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8072]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_4_load_4_phi_reg_7415_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8073]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_A_V_4_load_1_phi_reg_7019_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8080]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_A_V_4_load_2_phi_reg_7150_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8081]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_A_V_4_load_3_phi_reg_7282_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8082]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_A_V_4_load_4_phi_reg_7415_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8083]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter4_A_V_4_load_1_phi_reg_7019_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8090]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter4_A_V_4_load_2_phi_reg_7150_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8091]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter4_A_V_4_load_3_phi_reg_7282_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8092]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter4_A_V_4_load_4_phi_reg_7415_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8093]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter5_A_V_4_load_1_phi_reg_7019_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8100]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter5_A_V_4_load_2_phi_reg_7150_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8101]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter5_A_V_4_load_3_phi_reg_7282_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8102]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter5_A_V_4_load_4_phi_reg_7415_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8103]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter6_A_V_4_load_1_phi_reg_7019_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8110]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter6_A_V_4_load_2_phi_reg_7150_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8111]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter6_A_V_4_load_3_phi_reg_7282_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8112]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter6_A_V_4_load_4_phi_reg_7415_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8113]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_mid2_v_reg_9472_pp1_iter1_reg_reg' and it is trimmed from '9' to '8' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8174]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_78_reg_12364_reg' and it is trimmed from '8' to '7' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8730]
WARNING: [Synth 8-3936] Found unconnected internal register 'i1_reg_7605_pp4_iter1_reg_reg' and it is trimmed from '5' to '4' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8133]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_93_reg_9858_reg' and it is trimmed from '8' to '7' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8749]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_84_mid2_reg_9835_pp2_iter11_reg_reg' and it is trimmed from '5' to '4' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8033]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_84_mid2_reg_9835_pp2_iter10_reg_reg' and it is trimmed from '5' to '4' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8032]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_84_mid2_reg_9835_pp2_iter9_reg_reg' and it is trimmed from '5' to '4' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8032]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_84_mid2_reg_9835_pp2_iter8_reg_reg' and it is trimmed from '5' to '4' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8039]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_84_mid2_reg_9835_pp2_iter7_reg_reg' and it is trimmed from '5' to '4' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8038]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_84_mid2_reg_9835_pp2_iter6_reg_reg' and it is trimmed from '5' to '4' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8037]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_84_mid2_reg_9835_pp2_iter5_reg_reg' and it is trimmed from '5' to '4' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8036]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_84_mid2_reg_9835_pp2_iter4_reg_reg' and it is trimmed from '5' to '4' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_S.v:8035]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_7989_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_65_fu_7994_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_8056_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_8369_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_9136_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_9302_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_8387_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_9148_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_8074_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_8427_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_9204_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond8_fu_8477_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ifzero_fu_8580_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_7989_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_65_fu_7994_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_8056_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_8369_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_9136_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_9302_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_8387_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_9148_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_8074_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_8427_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_9204_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond8_fu_8477_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ifzero_fu_8580_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_113_35_t_mid_fu_8470_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_89_fu_9031_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '4' to '3' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_urem_4ns_3nyd2.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '4' to '3' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_urem_4ns_3nyd2.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '4' to '3' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_urem_4ns_3nyd2.v:53]
INFO: [Synth 8-4471] merging register 'ib_cast_mid2_cast_reg_1787_reg[6:6]' into 'ia_cast_mid2_reg_1782_reg[6:6]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Pool_16_63_3_0_s.v:2610]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_25_reg_1822_reg' and it is trimmed from '13' to '12' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Pool_16_63_3_0_s.v:1391]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_9_reg_1625_reg' and it is trimmed from '13' to '12' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Pool_16_63_3_0_s.v:1348]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_21_reg_1687_reg' and it is trimmed from '13' to '12' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Pool_16_63_3_0_s.v:1385]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_1064_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_1222_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_1361_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1076_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1265_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_1234_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1121_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_1010_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_17_reg_1801_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Pool_16_63_3_0_s.v:1373]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mac_muladd_zec.v:33]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mac_muladd_zec.v:32]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mac_muladd_zec.v:32]
INFO: [Synth 8-4471] merging register 'A_V_12_addr_5_reg_5868_reg[8:0]' into 'A_V_10_addr_5_reg_5850_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:3349]
INFO: [Synth 8-4471] merging register 'A_V_14_addr_5_reg_5880_reg[8:0]' into 'A_V_10_addr_5_reg_5850_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:3350]
INFO: [Synth 8-4471] merging register 'A_V_16_addr_5_reg_5892_reg[8:0]' into 'A_V_10_addr_5_reg_5850_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:3351]
INFO: [Synth 8-4471] merging register 'A_V_18_addr_5_reg_5904_reg[8:0]' into 'A_V_10_addr_5_reg_5850_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:3352]
INFO: [Synth 8-4471] merging register 'A_V_4167_addr_5_reg_5926_reg[8:0]' into 'A_V_10_addr_5_reg_5850_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:3353]
INFO: [Synth 8-4471] merging register 'A_V_6169_addr_5_reg_5938_reg[8:0]' into 'A_V_10_addr_5_reg_5850_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:3354]
INFO: [Synth 8-4471] merging register 'A_V_8_addr_5_reg_5950_reg[8:0]' into 'A_V_10_addr_5_reg_5850_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:3355]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_load_4_1_phi_reg_2553_reg[11:0]' into 'ap_phi_reg_pp2_iter1_A_V_load_3_1_phi_reg_2505_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:3689]
INFO: [Synth 8-4471] merging register 'tmp_275_0_35_t_mid2_reg_5167_pp2_iter1_reg_reg[0:0]' into 'tmp_275_0_35_t_mid2_reg_5167_reg[0:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:7550]
WARNING: [Synth 8-6014] Unused sequential element A_V_12_addr_5_reg_5868_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:3349]
WARNING: [Synth 8-6014] Unused sequential element A_V_14_addr_5_reg_5880_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:3350]
WARNING: [Synth 8-6014] Unused sequential element A_V_16_addr_5_reg_5892_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:3351]
WARNING: [Synth 8-6014] Unused sequential element A_V_18_addr_5_reg_5904_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:3352]
WARNING: [Synth 8-6014] Unused sequential element A_V_4167_addr_5_reg_5926_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:3353]
WARNING: [Synth 8-6014] Unused sequential element A_V_6169_addr_5_reg_5938_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:3354]
WARNING: [Synth 8-6014] Unused sequential element A_V_8_addr_5_reg_5950_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:3355]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_load_4_1_phi_reg_2553_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:3689]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_119_reg_5076_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:4358]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_112_reg_7014_reg' and it is trimmed from '13' to '12' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:4351]
WARNING: [Synth 8-3936] Found unconnected internal register 'i1_reg_2706_pp4_iter1_reg_reg' and it is trimmed from '6' to '5' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:3790]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_145_reg_5253_reg' and it is trimmed from '13' to '12' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:4388]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_148_reg_5731_reg' and it is trimmed from '13' to '12' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:4406]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_147_reg_5470_reg' and it is trimmed from '13' to '12' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:4398]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_146_reg_5465_reg' and it is trimmed from '13' to '12' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:4397]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_144_reg_5245_reg' and it is trimmed from '13' to '12' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:4387]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_143_reg_5218_reg' and it is trimmed from '11' to '10' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:4378]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_204_mid2_reg_5198_pp2_iter3_reg_reg' and it is trimmed from '6' to '5' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:4433]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_204_mid2_reg_5198_pp2_iter2_reg_reg' and it is trimmed from '6' to '5' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:4432]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_204_mid2_reg_5198_pp2_iter1_reg_reg' and it is trimmed from '6' to '5' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:4431]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_136_reg_5230_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:4384]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_3182_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_101_fu_3187_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_3249_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten11_fu_3397_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_4487_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_4739_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_4499_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten10_fu_3261_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_3861_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten13_fu_3433_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten12_fu_3409_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond11_fu_3421_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_4542_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_4604_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond10_fu_3306_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_135_reg_5204_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:4376]
WARNING: [Synth 8-6014] Unused sequential element tmp_135_reg_5204_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:4376]
WARNING: [Synth 8-6014] Unused sequential element tmp_135_reg_5204_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:4376]
WARNING: [Synth 8-6014] Unused sequential element tmp_135_reg_5204_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:4376]
WARNING: [Synth 8-6014] Unused sequential element tmp_135_reg_5204_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:4376]
WARNING: [Synth 8-6014] Unused sequential element tmp_135_reg_5204_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:4376]
INFO: [Synth 8-5546] ROM "tmp_s_fu_3182_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_101_fu_3187_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_3249_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten11_fu_3397_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_4487_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_4739_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_4499_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten10_fu_3261_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_3861_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten13_fu_3433_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten12_fu_3409_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond11_fu_3421_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_4542_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_4604_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond10_fu_3306_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_272_1_mid2_v_v_c_fu_3624_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_275_0_35_t_mid_fu_3496_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_142_reg_5213" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_155_fu_4382_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'A_V_2_1_addr_3_reg_2911_reg[8:0]' into 'A_V_2_0_addr_3_reg_2895_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2029]
INFO: [Synth 8-4471] merging register 'A_V_2_2_addr_2_reg_2922_reg[8:0]' into 'A_V_2_1_addr_2_reg_2905_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2030]
INFO: [Synth 8-4471] merging register 'A_V_2_2_addr_3_reg_2928_reg[8:0]' into 'A_V_2_0_addr_3_reg_2895_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2031]
INFO: [Synth 8-4471] merging register 'A_V_2_3_addr_2_reg_2939_reg[8:0]' into 'A_V_2_1_addr_2_reg_2905_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2032]
INFO: [Synth 8-4471] merging register 'A_V_2_3_addr_3_reg_2945_reg[8:0]' into 'A_V_2_0_addr_3_reg_2895_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2033]
INFO: [Synth 8-4471] merging register 'A_V_2_4_addr_2_reg_2956_reg[8:0]' into 'A_V_2_1_addr_2_reg_2905_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2034]
INFO: [Synth 8-4471] merging register 'A_V_2_4_addr_3_reg_2962_reg[8:0]' into 'A_V_2_0_addr_3_reg_2895_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2035]
INFO: [Synth 8-4471] merging register 'A_V_2_5_addr_2_reg_2973_reg[8:0]' into 'A_V_2_1_addr_2_reg_2905_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2036]
INFO: [Synth 8-4471] merging register 'A_V_2_5_addr_3_reg_2979_reg[8:0]' into 'A_V_2_0_addr_3_reg_2895_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2037]
INFO: [Synth 8-4471] merging register 'A_V_2_6_addr_2_reg_2990_reg[8:0]' into 'A_V_2_1_addr_2_reg_2905_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2038]
INFO: [Synth 8-4471] merging register 'A_V_2_6_addr_3_reg_2996_reg[8:0]' into 'A_V_2_0_addr_3_reg_2895_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2039]
INFO: [Synth 8-4471] merging register 'A_V_2_7_addr_2_reg_3007_reg[8:0]' into 'A_V_2_1_addr_2_reg_2905_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2040]
INFO: [Synth 8-4471] merging register 'A_V_2_7_addr_3_reg_3013_reg[8:0]' into 'A_V_2_0_addr_3_reg_2895_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2041]
INFO: [Synth 8-4471] merging register 'A_V_2_8_addr_3_reg_3029_reg[8:0]' into 'A_V_2_0_addr_3_reg_2895_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2042]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_2_load_0_1_phi_reg_959_reg[11:0]' into 'ap_phi_reg_pp2_iter1_A_V_2_load_0_0_phi_reg_940_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2120]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_2_load_0_2_phi_reg_978_reg[11:0]' into 'ap_phi_reg_pp2_iter1_A_V_2_load_0_0_phi_reg_940_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2121]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_2_load_1_0_phi_reg_997_reg[11:0]' into 'ap_phi_reg_pp2_iter1_A_V_2_load_0_0_phi_reg_940_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2122]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_2_load_1_1_phi_reg_1055_reg[11:0]' into 'ap_phi_reg_pp2_iter1_A_V_2_load_0_0_phi_reg_940_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2123]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_2_load_1_2_phi_reg_1016_reg[11:0]' into 'ap_phi_reg_pp2_iter1_A_V_2_load_0_0_phi_reg_940_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2124]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_2_load_2_0_phi_reg_1074_reg[11:0]' into 'ap_phi_reg_pp2_iter1_A_V_2_load_0_0_phi_reg_940_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2125]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_2_load_2_1_phi_reg_1036_reg[11:0]' into 'ap_phi_reg_pp2_iter1_A_V_2_load_0_0_phi_reg_940_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2126]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_2_load_2_2_phi_reg_1093_reg[11:0]' into 'ap_phi_reg_pp2_iter1_A_V_2_load_0_0_phi_reg_940_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2127]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_2_load_0_1_phi_reg_959_reg[11:0]' into 'ap_phi_reg_pp2_iter2_A_V_2_load_0_0_phi_reg_940_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2134]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_2_load_0_2_phi_reg_978_reg[11:0]' into 'ap_phi_reg_pp2_iter2_A_V_2_load_0_0_phi_reg_940_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2135]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_2_load_1_0_phi_reg_997_reg[11:0]' into 'ap_phi_reg_pp2_iter2_A_V_2_load_0_0_phi_reg_940_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2136]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_2_load_1_1_phi_reg_1055_reg[11:0]' into 'ap_phi_reg_pp2_iter2_A_V_2_load_0_0_phi_reg_940_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2137]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_2_load_1_2_phi_reg_1016_reg[11:0]' into 'ap_phi_reg_pp2_iter2_A_V_2_load_0_0_phi_reg_940_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2138]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_2_load_2_0_phi_reg_1074_reg[11:0]' into 'ap_phi_reg_pp2_iter2_A_V_2_load_0_0_phi_reg_940_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2139]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_2_load_2_1_phi_reg_1036_reg[11:0]' into 'ap_phi_reg_pp2_iter2_A_V_2_load_0_0_phi_reg_940_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2140]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_2_load_2_2_phi_reg_1093_reg[11:0]' into 'ap_phi_reg_pp2_iter2_A_V_2_load_0_0_phi_reg_940_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2141]
WARNING: [Synth 8-6014] Unused sequential element A_V_2_1_addr_3_reg_2911_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2029]
WARNING: [Synth 8-6014] Unused sequential element A_V_2_2_addr_2_reg_2922_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2030]
WARNING: [Synth 8-6014] Unused sequential element A_V_2_2_addr_3_reg_2928_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2031]
WARNING: [Synth 8-6014] Unused sequential element A_V_2_3_addr_2_reg_2939_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2032]
WARNING: [Synth 8-6014] Unused sequential element A_V_2_3_addr_3_reg_2945_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2033]
WARNING: [Synth 8-6014] Unused sequential element A_V_2_4_addr_2_reg_2956_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2034]
WARNING: [Synth 8-6014] Unused sequential element A_V_2_4_addr_3_reg_2962_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2035]
WARNING: [Synth 8-6014] Unused sequential element A_V_2_5_addr_2_reg_2973_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2036]
WARNING: [Synth 8-6014] Unused sequential element A_V_2_5_addr_3_reg_2979_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2037]
WARNING: [Synth 8-6014] Unused sequential element A_V_2_6_addr_2_reg_2990_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2038]
WARNING: [Synth 8-6014] Unused sequential element A_V_2_6_addr_3_reg_2996_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2039]
WARNING: [Synth 8-6014] Unused sequential element A_V_2_7_addr_2_reg_3007_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2040]
WARNING: [Synth 8-6014] Unused sequential element A_V_2_7_addr_3_reg_3013_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2041]
WARNING: [Synth 8-6014] Unused sequential element A_V_2_8_addr_3_reg_3029_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2042]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_2_load_0_1_phi_reg_959_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2120]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_2_load_0_2_phi_reg_978_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2121]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_2_load_1_0_phi_reg_997_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2122]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_2_load_1_1_phi_reg_1055_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2123]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_2_load_1_2_phi_reg_1016_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2124]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_2_load_2_0_phi_reg_1074_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2125]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_2_load_2_1_phi_reg_1036_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2126]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_2_load_2_2_phi_reg_1093_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2127]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_2_load_0_1_phi_reg_959_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2134]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_2_load_0_2_phi_reg_978_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2135]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_2_load_1_0_phi_reg_997_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2136]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_2_load_1_1_phi_reg_1055_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2137]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_2_load_1_2_phi_reg_1016_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2138]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_2_load_2_0_phi_reg_1074_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2139]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_2_load_2_1_phi_reg_1036_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2140]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_2_load_2_2_phi_reg_1093_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2141]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_229_reg_2731_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2583]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_224_reg_3516_reg' and it is trimmed from '14' to '13' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2576]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_232_reg_3511_reg' and it is trimmed from '12' to '11' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2570]
WARNING: [Synth 8-3936] Found unconnected internal register 'i1_reg_1194_pp4_iter1_reg_reg' and it is trimmed from '7' to '6' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2238]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_245_reg_3044_reg' and it is trimmed from '14' to '13' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2045]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_244_reg_3039_reg' and it is trimmed from '14' to '13' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2044]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_242_reg_2878_reg' and it is trimmed from '14' to '13' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2599]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_144_mid2_reg_2857_pp2_iter5_reg_reg' and it is trimmed from '7' to '6' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2219]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_144_mid2_reg_2857_pp2_iter4_reg_reg' and it is trimmed from '7' to '6' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2218]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_144_mid2_reg_2857_pp2_iter3_reg_reg' and it is trimmed from '7' to '6' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2217]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_144_mid2_reg_2857_pp2_iter2_reg_reg' and it is trimmed from '7' to '6' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2216]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_240_reg_2873_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2598]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_239_reg_2868_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2597]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_238_reg_2863_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_1.v:2596]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_1347_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_123_fu_1352_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten23_fu_1414_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten25_fu_1573_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_2246_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_2502_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten21_fu_2258_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten24_fu_1426_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_1897_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten27_fu_1617_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten26_fu_1585_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond17_fu_1605_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten22_fu_2301_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond15_fu_2371_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond16_fu_1471_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_1347_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_123_fu_1352_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten23_fu_1414_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten25_fu_1573_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_2246_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_2502_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten21_fu_2258_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten24_fu_1426_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_1897_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten27_fu_1617_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten26_fu_1585_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond17_fu_1605_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten22_fu_2301_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond15_fu_2371_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond16_fu_1471_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_148_fu_2141_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'A_V_3_1_addr_3_reg_2725_reg[8:0]' into 'A_V_3_0_addr_3_reg_2709_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:1934]
INFO: [Synth 8-4471] merging register 'A_V_3_2_addr_2_reg_2736_reg[8:0]' into 'A_V_3_1_addr_2_reg_2719_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:1935]
INFO: [Synth 8-4471] merging register 'A_V_3_2_addr_3_reg_2742_reg[8:0]' into 'A_V_3_0_addr_3_reg_2709_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:1936]
INFO: [Synth 8-4471] merging register 'A_V_3_3_addr_2_reg_2753_reg[8:0]' into 'A_V_3_1_addr_2_reg_2719_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:1937]
INFO: [Synth 8-4471] merging register 'A_V_3_3_addr_3_reg_2759_reg[8:0]' into 'A_V_3_0_addr_3_reg_2709_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:1938]
INFO: [Synth 8-4471] merging register 'A_V_3_4_addr_2_reg_2770_reg[8:0]' into 'A_V_3_1_addr_2_reg_2719_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:1939]
INFO: [Synth 8-4471] merging register 'A_V_3_4_addr_3_reg_2776_reg[8:0]' into 'A_V_3_0_addr_3_reg_2709_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:1940]
INFO: [Synth 8-4471] merging register 'A_V_3_5_addr_2_reg_2787_reg[8:0]' into 'A_V_3_1_addr_2_reg_2719_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:1941]
INFO: [Synth 8-4471] merging register 'A_V_3_5_addr_3_reg_2793_reg[8:0]' into 'A_V_3_0_addr_3_reg_2709_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:1942]
INFO: [Synth 8-4471] merging register 'A_V_3_6_addr_3_reg_2809_reg[8:0]' into 'A_V_3_0_addr_3_reg_2709_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:1943]
INFO: [Synth 8-4471] merging register 'B_V_3_2_addr_3_reg_2873_reg[12:0]' into 'B_V_3_0_addr_3_reg_2843_reg[12:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:1987]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_3_load_0_1_phi_reg_849_reg[11:0]' into 'ap_phi_reg_pp2_iter1_A_V_3_load_0_0_phi_reg_834_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2014]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_3_load_0_2_phi_reg_864_reg[11:0]' into 'ap_phi_reg_pp2_iter1_A_V_3_load_0_0_phi_reg_834_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2015]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_3_load_1_0_phi_reg_879_reg[11:0]' into 'ap_phi_reg_pp2_iter1_A_V_3_load_0_0_phi_reg_834_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2016]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_3_load_1_1_phi_reg_925_reg[11:0]' into 'ap_phi_reg_pp2_iter1_A_V_3_load_0_0_phi_reg_834_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2017]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_3_load_1_2_phi_reg_894_reg[11:0]' into 'ap_phi_reg_pp2_iter1_A_V_3_load_0_0_phi_reg_834_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2018]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_3_load_2_0_phi_reg_940_reg[11:0]' into 'ap_phi_reg_pp2_iter1_A_V_3_load_0_0_phi_reg_834_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2019]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_3_load_2_1_phi_reg_910_reg[11:0]' into 'ap_phi_reg_pp2_iter1_A_V_3_load_0_0_phi_reg_834_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2020]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_3_load_2_2_phi_reg_955_reg[11:0]' into 'ap_phi_reg_pp2_iter1_A_V_3_load_0_0_phi_reg_834_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2021]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_3_load_0_1_phi_reg_849_reg[11:0]' into 'ap_phi_reg_pp2_iter2_A_V_3_load_0_0_phi_reg_834_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2028]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_3_load_0_2_phi_reg_864_reg[11:0]' into 'ap_phi_reg_pp2_iter2_A_V_3_load_0_0_phi_reg_834_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2029]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_3_load_1_0_phi_reg_879_reg[11:0]' into 'ap_phi_reg_pp2_iter2_A_V_3_load_0_0_phi_reg_834_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2030]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_3_load_1_1_phi_reg_925_reg[11:0]' into 'ap_phi_reg_pp2_iter2_A_V_3_load_0_0_phi_reg_834_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2031]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_3_load_1_2_phi_reg_894_reg[11:0]' into 'ap_phi_reg_pp2_iter2_A_V_3_load_0_0_phi_reg_834_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2032]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_3_load_2_0_phi_reg_940_reg[11:0]' into 'ap_phi_reg_pp2_iter2_A_V_3_load_0_0_phi_reg_834_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2033]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_3_load_2_1_phi_reg_910_reg[11:0]' into 'ap_phi_reg_pp2_iter2_A_V_3_load_0_0_phi_reg_834_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2034]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_3_load_2_2_phi_reg_955_reg[11:0]' into 'ap_phi_reg_pp2_iter2_A_V_3_load_0_0_phi_reg_834_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2035]
WARNING: [Synth 8-6014] Unused sequential element A_V_3_1_addr_3_reg_2725_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:1934]
WARNING: [Synth 8-6014] Unused sequential element A_V_3_2_addr_2_reg_2736_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:1935]
WARNING: [Synth 8-6014] Unused sequential element A_V_3_2_addr_3_reg_2742_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:1936]
WARNING: [Synth 8-6014] Unused sequential element A_V_3_3_addr_2_reg_2753_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:1937]
WARNING: [Synth 8-6014] Unused sequential element A_V_3_3_addr_3_reg_2759_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:1938]
WARNING: [Synth 8-6014] Unused sequential element A_V_3_4_addr_2_reg_2770_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:1939]
WARNING: [Synth 8-6014] Unused sequential element A_V_3_4_addr_3_reg_2776_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:1940]
WARNING: [Synth 8-6014] Unused sequential element A_V_3_5_addr_2_reg_2787_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:1941]
WARNING: [Synth 8-6014] Unused sequential element A_V_3_5_addr_3_reg_2793_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:1942]
WARNING: [Synth 8-6014] Unused sequential element A_V_3_6_addr_3_reg_2809_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:1943]
WARNING: [Synth 8-6014] Unused sequential element B_V_3_2_addr_3_reg_2873_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:1987]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_3_load_0_1_phi_reg_849_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2014]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_3_load_0_2_phi_reg_864_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2015]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_3_load_1_0_phi_reg_879_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2016]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_3_load_1_1_phi_reg_925_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2017]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_3_load_1_2_phi_reg_894_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2018]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_3_load_2_0_phi_reg_940_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2019]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_258_reg_2544_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2453]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_254_reg_3276_reg' and it is trimmed from '14' to '13' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2446]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_277_reg_3271_reg' and it is trimmed from '12' to '11' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2440]
WARNING: [Synth 8-3936] Found unconnected internal register 'i1_reg_1052_pp4_iter1_reg_reg' and it is trimmed from '6' to '5' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2132]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_272_reg_2814_reg' and it is trimmed from '14' to '13' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:1945]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_273_reg_2819_reg' and it is trimmed from '14' to '13' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:1946]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_274_reg_2824_reg' and it is trimmed from '14' to '13' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:1947]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_292_reg_2694_reg' and it is trimmed from '12' to '11' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2464]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_117_mid2_reg_2668_pp2_iter5_reg_reg' and it is trimmed from '6' to '5' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2113]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_117_mid2_reg_2668_pp2_iter4_reg_reg' and it is trimmed from '6' to '5' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2112]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_117_mid2_reg_2668_pp2_iter3_reg_reg' and it is trimmed from '6' to '5' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2111]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_117_mid2_reg_2668_pp2_iter2_reg_reg' and it is trimmed from '6' to '5' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2110]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_265_reg_2674_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2460]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_267_reg_2679_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2461]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_270_reg_2684_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv.v:2462]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_1175_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_96_fu_1180_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten30_fu_1242_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten32_fu_1395_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_2059_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_2315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten28_fu_2071_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten31_fu_1254_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_1703_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten34_fu_1439_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_118_fu_1954_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_291_reg_2689" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'A_V_1_1_addr_3_reg_2559_reg[7:0]' into 'A_V_1_0_addr_3_reg_2543_reg[7:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2.v:1843]
INFO: [Synth 8-4471] merging register 'A_V_1_2_addr_2_reg_2570_reg[7:0]' into 'A_V_1_1_addr_2_reg_2553_reg[7:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2.v:1844]
INFO: [Synth 8-4471] merging register 'A_V_1_2_addr_3_reg_2576_reg[7:0]' into 'A_V_1_0_addr_3_reg_2543_reg[7:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2.v:1845]
INFO: [Synth 8-4471] merging register 'A_V_1_3_addr_2_reg_2587_reg[7:0]' into 'A_V_1_1_addr_2_reg_2553_reg[7:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2.v:1846]
INFO: [Synth 8-4471] merging register 'A_V_1_3_addr_3_reg_2593_reg[7:0]' into 'A_V_1_0_addr_3_reg_2543_reg[7:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2.v:1847]
INFO: [Synth 8-4471] merging register 'A_V_1_4_addr_3_reg_2609_reg[7:0]' into 'A_V_1_0_addr_3_reg_2543_reg[7:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2.v:1848]
INFO: [Synth 8-4471] merging register 'B_V_1_2_addr_3_reg_2673_reg[10:0]' into 'B_V_1_0_addr_3_reg_2643_reg[10:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2.v:1892]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_191_reg_2380_reg' and it is trimmed from '9' to '8' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2.v:2344]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_180_reg_3082_reg' and it is trimmed from '12' to '11' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2.v:2325]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_174_reg_3077_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2.v:2307]
WARNING: [Synth 8-3936] Found unconnected internal register 'i1_reg_928_pp4_iter1_reg_reg' and it is trimmed from '5' to '4' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2.v:2038]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_206_reg_2614_reg' and it is trimmed from '12' to '11' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2.v:1850]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_207_reg_2619_reg' and it is trimmed from '12' to '11' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2.v:1851]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_208_reg_2624_reg' and it is trimmed from '12' to '11' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2.v:1852]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_205_reg_2528_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2.v:2355]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_174_mid2_reg_2502_pp2_iter5_reg_reg' and it is trimmed from '5' to '4' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2.v:2019]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_174_mid2_reg_2502_pp2_iter4_reg_reg' and it is trimmed from '5' to '4' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2.v:2018]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_174_mid2_reg_2502_pp2_iter3_reg_reg' and it is trimmed from '5' to '4' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2.v:2017]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_174_mid2_reg_2502_pp2_iter2_reg_reg' and it is trimmed from '5' to '4' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2.v:2016]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_202_reg_2518_reg' and it is trimmed from '9' to '8' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2.v:2353]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_201_reg_2513_reg' and it is trimmed from '9' to '8' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2.v:2352]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_200_reg_2508_reg' and it is trimmed from '9' to '8' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_2.v:2351]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_54_reg_1784_pp2_iter17_reg_reg' and it is trimmed from '27' to '16' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_144_128_s.v:1611]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_54_reg_1784_reg' and it is trimmed from '27' to '16' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_144_128_s.v:1764]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_53_reg_1789_reg' and it is trimmed from '27' to '16' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_144_128_s.v:1758]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_mid2_reg_1808_pp3_iter1_reg_reg' and it is trimmed from '8' to '7' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_144_128_s.v:1545]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_mid2_reg_1808_reg' and it is trimmed from '8' to '7' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_144_128_s.v:1536]
WARNING: [Synth 8-3936] Found unconnected internal register 'i1_reg_796_pp4_iter1_reg_reg' and it is trimmed from '8' to '7' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_144_128_s.v:1651]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_34_mid2_v_reg_1488_pp2_iter3_reg_reg' and it is trimmed from '8' to '7' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_144_128_s.v:1602]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_34_mid2_v_reg_1488_pp2_iter2_reg_reg' and it is trimmed from '8' to '7' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_144_128_s.v:1601]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_34_mid2_v_reg_1488_pp2_iter1_reg_reg' and it is trimmed from '8' to '7' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_144_128_s.v:1570]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_79_reg_1709_pp2_iter17_reg_reg' and it is trimmed from '26' to '16' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_128_8_s.v:1559]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_79_reg_1709_reg' and it is trimmed from '26' to '16' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_128_8_s.v:1712]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_78_reg_1714_reg' and it is trimmed from '26' to '16' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_128_8_s.v:1706]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_mid2_reg_1733_pp3_iter1_reg_reg' and it is trimmed from '4' to '3' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_128_8_s.v:1493]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_mid2_reg_1733_reg' and it is trimmed from '4' to '3' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_128_8_s.v:1484]
WARNING: [Synth 8-3936] Found unconnected internal register 'i1_reg_748_pp4_iter1_reg_reg' and it is trimmed from '4' to '3' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_128_8_s.v:1599]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_56_mid2_v_reg_1433_pp2_iter3_reg_reg' and it is trimmed from '4' to '3' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_128_8_s.v:1550]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_56_mid2_v_reg_1433_pp2_iter2_reg_reg' and it is trimmed from '4' to '3' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_128_8_s.v:1549]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_56_mid2_v_reg_1433_pp2_iter1_reg_reg' and it is trimmed from '4' to '3' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_128_8_s.v:1518]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond2_fu_1252_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_1188_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/fifo_w16_d1024_A.v:93]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5583] The signal ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:11 ; elapsed = 00:01:22 . Memory (MB): peak = 1282.809 ; gain = 901.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |ultra__GB0    |           1|     41389|
|2     |ultra__GB1    |           1|     28695|
|3     |ultra__GB2    |           1|     21618|
|4     |ultra__GB3    |           1|     18612|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 19    
	   2 Input     31 Bit       Adders := 2     
	   2 Input     29 Bit       Adders := 5     
	   2 Input     28 Bit       Adders := 3     
	   2 Input     27 Bit       Adders := 5     
	   2 Input     26 Bit       Adders := 10    
	   3 Input     26 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 15    
	   3 Input     25 Bit       Adders := 7     
	   2 Input     22 Bit       Adders := 5     
	   2 Input     21 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 10    
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 9     
	   3 Input     13 Bit       Adders := 4     
	   4 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 6     
	   3 Input     12 Bit       Adders := 1     
	   4 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 11    
	   3 Input     11 Bit       Adders := 3     
	   4 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 32    
	   2 Input      9 Bit       Adders := 11    
	   3 Input      9 Bit       Adders := 2     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 20    
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 16    
	   2 Input      5 Bit       Adders := 18    
	   3 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 14    
	   2 Input      3 Bit       Adders := 20    
	   2 Input      2 Bit       Adders := 9     
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
+---Registers : 
	               67 Bit    Registers := 30    
	               63 Bit    Registers := 4     
	               61 Bit    Registers := 4     
	               35 Bit    Registers := 5     
	               33 Bit    Registers := 12    
	               32 Bit    Registers := 124   
	               31 Bit    Registers := 9     
	               30 Bit    Registers := 3     
	               29 Bit    Registers := 7     
	               28 Bit    Registers := 8     
	               27 Bit    Registers := 8     
	               26 Bit    Registers := 11    
	               25 Bit    Registers := 28    
	               24 Bit    Registers := 52    
	               22 Bit    Registers := 5     
	               21 Bit    Registers := 4     
	               20 Bit    Registers := 6     
	               19 Bit    Registers := 6     
	               18 Bit    Registers := 8     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 132   
	               15 Bit    Registers := 22    
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 25    
	               12 Bit    Registers := 1147  
	               11 Bit    Registers := 24    
	               10 Bit    Registers := 28    
	                9 Bit    Registers := 22    
	                8 Bit    Registers := 39    
	                7 Bit    Registers := 33    
	                6 Bit    Registers := 49    
	                5 Bit    Registers := 55    
	                4 Bit    Registers := 89    
	                3 Bit    Registers := 67    
	                2 Bit    Registers := 25    
	                1 Bit    Registers := 733   
+---Multipliers : 
	                33x36  Multipliers := 5     
	                31x34  Multipliers := 1     
	                30x33  Multipliers := 1     
	                32x32  Multipliers := 12    
+---RAMs : 
	              72K Bit         RAMs := 6     
	              46K Bit         RAMs := 16    
	              30K Bit         RAMs := 5     
	              24K Bit         RAMs := 9     
	              18K Bit         RAMs := 3     
	              16K Bit         RAMs := 9     
	               5K Bit         RAMs := 7     
	               3K Bit         RAMs := 30    
	               1K Bit         RAMs := 13    
	              960 Bit         RAMs := 5     
	              192 Bit         RAMs := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input     31 Bit        Muxes := 1     
	  32 Input     31 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 4     
	   3 Input     30 Bit        Muxes := 1     
	  31 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 11    
	   3 Input     29 Bit        Muxes := 2     
	  30 Input     29 Bit        Muxes := 1     
	   3 Input     28 Bit        Muxes := 4     
	  29 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 3     
	   3 Input     27 Bit        Muxes := 5     
	   3 Input     26 Bit        Muxes := 3     
	   3 Input     25 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 3     
	   3 Input     24 Bit        Muxes := 3     
	   3 Input     23 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 1     
	   3 Input     22 Bit        Muxes := 5     
	   2 Input     22 Bit        Muxes := 5     
	   3 Input     21 Bit        Muxes := 10    
	   2 Input     21 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 10    
	   3 Input     20 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 8     
	   3 Input     18 Bit        Muxes := 8     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 12    
	   2 Input     12 Bit        Muxes := 351   
	   8 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 15    
	   2 Input     10 Bit        Muxes := 23    
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 113   
	   2 Input      8 Bit        Muxes := 109   
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 21    
	   2 Input      6 Bit        Muxes := 30    
	   2 Input      5 Bit        Muxes := 41    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 36    
	   2 Input      3 Bit        Muxes := 46    
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 360   
	   9 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ultra_mul_32s_32sbkb_MulnS_0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_mul_32s_32sbkb_MulnS_0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_mul_mul_16scud_DSP48_0__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module AXI_DMA_SLAVE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   3 Input     28 Bit        Muxes := 1     
	  29 Input     28 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
Module Conv_S_bias_V_6_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_B_V_4_0_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              960 Bit         RAMs := 1     
Module Conv_S_B_V_4_0_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              960 Bit         RAMs := 1     
Module Conv_S_B_V_4_0_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              960 Bit         RAMs := 1     
Module Conv_S_B_V_4_0_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              960 Bit         RAMs := 1     
Module Conv_S_B_V_4_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              960 Bit         RAMs := 1     
Module Conv_S_A_V_4_4_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__32 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__33 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__34 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__35 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__36 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__37 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__38 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__39 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__40 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__41 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__42 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__43 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__44 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__45 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__46 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__47 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__48 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__49 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__50 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__51 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__52 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__53 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__54 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__55 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__56 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__57 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__58 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__59 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__60 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__61 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__62 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__63 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__64 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__65 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__66 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__67 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__68 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__69 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__70 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__71 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__72 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__73 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__74 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__75 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__76 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__77 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__78 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__79 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__80 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__81 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__82 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__83 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__84 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__85 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__86 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__87 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__88 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__89 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__90 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__91 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__92 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__93 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__94 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__95 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__96 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__97 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__98 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__99 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__100 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__101 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__102 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__103 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__104 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__105 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__106 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__107 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__108 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__109 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__110 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__111 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__112 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__113 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__114 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__115 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__116 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__117 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__118 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__119 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__120 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__121 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__122 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__123 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__124 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__125 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__126 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__127 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__128 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__129 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__130 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__131 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__132 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__133 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__134 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__135 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__136 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__137 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__138 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__139 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__140 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__141 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__142 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__143 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__144 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__145 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__146 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__147 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__148 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__149 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__150 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__151 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__152 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__153 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__154 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__155 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__156 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__157 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__158 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__159 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__160 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__161 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__162 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__163 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__164 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__165 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__166 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__167 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__168 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__169 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__170 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__171 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__172 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__173 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__174 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__175 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__176 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__177 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__178 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__179 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__180 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__181 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__182 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__183 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__184 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__185 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__186 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__187 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__188 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__189 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__190 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__191 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__192 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__193 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__194 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__195 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__196 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__197 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__198 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__199 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__200 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__201 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__202 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__203 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__204 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__205 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__206 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__207 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__208 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__209 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__210 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__211 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__212 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__213 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__214 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__215 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__216 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__217 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__218 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__219 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__220 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__221 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__222 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__223 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__224 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__225 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__226 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__227 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__228 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__229 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__230 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__231 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__232 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__233 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__234 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__235 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__236 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__237 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__238 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__239 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__240 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__241 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__242 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__243 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__244 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__245 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__246 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__247 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__248 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__249 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__250 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__251 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__252 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__253 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ultra_mul_32s_32sbkb_MulnS_0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_mul_35ns_33dEe_MulnS_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 4     
	               35 Bit    Registers := 1     
	               33 Bit    Registers := 1     
+---Multipliers : 
	                33x36  Multipliers := 1     
Module ultra_mul_mul_16scud_DSP48_0__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mac_muladd_fYi_DSP48_2__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ultra_mul_mul_12sg8j_DSP48_3__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module Conv_S 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 2     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 2     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 5     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               67 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               29 Bit    Registers := 2     
	               28 Bit    Registers := 3     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 4     
	               24 Bit    Registers := 4     
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	               15 Bit    Registers := 2     
	               12 Bit    Registers := 275   
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 18    
	                7 Bit    Registers := 8     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 116   
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 2     
	   3 Input     27 Bit        Muxes := 1     
	   3 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 1     
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 78    
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
Module fifo_w16_d1024_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_Conv_S_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv_S_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Conv_3_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv_3_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Pool_161iI_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Pool_161iI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Conv_3_bias_V_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_3_B_V_0_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              30K Bit         RAMs := 1     
Module Conv_3_B_V_0_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              30K Bit         RAMs := 1     
Module Conv_3_B_V_0_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              30K Bit         RAMs := 1     
Module Conv_3_B_V_0_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              30K Bit         RAMs := 1     
Module Conv_3_B_V_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              30K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module ultra_mul_32s_32sbkb_MulnS_0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_mul_35ns_33dEe_MulnS_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 4     
	               35 Bit    Registers := 1     
	               33 Bit    Registers := 1     
+---Multipliers : 
	                33x36  Multipliers := 1     
Module ultra_mul_mul_16scud_DSP48_0__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mac_muladd_zec_DSP48_4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__8 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__9 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__10 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__11 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__12 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__13 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__14 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__15 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__16 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__17 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__18 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__19 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__20 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__21 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__22 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__23 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__24 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__25 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__26 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__27 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__28 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mac_muladd_fYi_DSP48_2__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ultra_mul_mul_12sg8j_DSP48_3__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module Conv_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 2     
	   2 Input     26 Bit       Adders := 3     
	   3 Input     26 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 7     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 5     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               67 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	               31 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 2     
	               26 Bit    Registers := 4     
	               25 Bit    Registers := 9     
	               24 Bit    Registers := 24    
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 8     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 181   
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 3     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 29    
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 65    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     31 Bit        Muxes := 1     
	  32 Input     31 Bit        Muxes := 1     
	   3 Input     29 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
	   3 Input     27 Bit        Muxes := 2     
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 15    
	   8 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 50    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 20    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 44    
	   9 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 5     
Module fifo_w16_d1024_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1024_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Pool_16_63_3_0_s_hbi_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              46K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_hbi_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              46K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_hbi_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              46K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_hbi_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              46K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_hbi_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              46K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_hbi_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              46K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_hbi_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              46K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_hbi_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              46K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_hbi_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              46K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_hbi_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              46K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_hbi_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              46K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_hbi_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              46K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_hbi_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              46K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_hbi_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              46K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_hbi_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              46K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_hbi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              46K Bit         RAMs := 1     
Module ultra_mux_164_12_xdS 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 15    
Module ultra_mul_32s_32sbkb_MulnS_0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_urem_4ns_3nyd2_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 7     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module ultra_urem_4ns_3nyd2_div 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Pool_16_63_3_0_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   4 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               29 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 22    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 10    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 11    
	                1 Bit    Registers := 41    
+---Muxes : 
	   3 Input     29 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	  30 Input     29 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
Module start_for_Conv_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Conv_1_bias_V_8_ram 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_1_B_V_2_0_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              72K Bit         RAMs := 1     
Module Conv_1_B_V_2_0_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              72K Bit         RAMs := 1     
Module Conv_1_B_V_2_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              72K Bit         RAMs := 1     
Module Conv_1_A_V_2_2_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_1_A_V_2_2_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_1_A_V_2_2_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_1_A_V_2_2_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_1_A_V_2_2_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_1_A_V_2_2_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_1_A_V_2_2_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_1_A_V_2_2_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_1_A_V_2_2_ram 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module ultra_mul_32s_32sbkb_MulnS_0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_mul_35ns_33dEe_MulnS_1__4 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 4     
	               35 Bit    Registers := 1     
	               33 Bit    Registers := 1     
+---Multipliers : 
	                33x36  Multipliers := 1     
Module ultra_mul_mul_16scud_DSP48_0__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__37 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__38 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__39 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__40 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__41 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__42 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__43 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__44 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mac_muladd_fYi_DSP48_2__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ultra_mul_mul_12sg8j_DSP48_3__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module Conv_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 2     
	   2 Input     25 Bit       Adders := 4     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 5     
	   3 Input     13 Bit       Adders := 1     
	   4 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               67 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 2     
	               25 Bit    Registers := 5     
	               24 Bit    Registers := 8     
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	               15 Bit    Registers := 5     
	               13 Bit    Registers := 10    
	               12 Bit    Registers := 52    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 6     
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 13    
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 82    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 2     
	   3 Input     28 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   3 Input     24 Bit        Muxes := 1     
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 31    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 34    
	   8 Input      1 Bit        Muxes := 1     
Module fifo_w16_d1024_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1024_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Conv_3_bias_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_1_B_V_2_0_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              72K Bit         RAMs := 1     
Module Conv_1_B_V_2_0_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              72K Bit         RAMs := 1     
Module Conv_1_B_V_2_0_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              72K Bit         RAMs := 1     
Module Conv_A_V_3_2_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module Conv_A_V_3_2_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module Conv_A_V_3_2_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module Conv_A_V_3_2_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module Conv_A_V_3_2_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module Conv_A_V_3_2_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module Conv_A_V_3_2_ram 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module ultra_mul_32s_32sbkb_MulnS_0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_mul_35ns_33dEe_MulnS_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 4     
	               35 Bit    Registers := 1     
	               33 Bit    Registers := 1     
+---Multipliers : 
	                33x36  Multipliers := 1     
Module ultra_mul_mul_16scud_DSP48_0__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__29 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__30 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__31 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__32 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__33 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__34 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__35 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__36 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mac_muladd_fYi_DSP48_2__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ultra_mul_mul_12sg8j_DSP48_3__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module Conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 2     
	   2 Input     25 Bit       Adders := 4     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 3     
	   3 Input     13 Bit       Adders := 3     
	   4 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               67 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 7     
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 2     
	               25 Bit    Registers := 5     
	               24 Bit    Registers := 8     
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	               16 Bit    Registers := 8     
	               15 Bit    Registers := 5     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 11    
	               12 Bit    Registers := 44    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 6     
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 19    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 82    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 2     
	   3 Input     28 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   3 Input     24 Bit        Muxes := 1     
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 34    
	   6 Input      1 Bit        Muxes := 1     
Module fifo_w16_d1024_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1024_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1024_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Conv_S_bias_V_6_ram 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Conv_2_B_V_1_0_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Conv_2_B_V_1_0_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Conv_2_B_V_1_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Conv_2_A_V_1_2_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module Conv_2_A_V_1_2_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module Conv_2_A_V_1_2_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module Conv_2_A_V_1_2_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module Conv_2_A_V_1_2_ram 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module ultra_mul_32s_32sbkb_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_mul_35ns_33dEe_MulnS_1 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 4     
	               35 Bit    Registers := 1     
	               33 Bit    Registers := 1     
+---Multipliers : 
	                33x36  Multipliers := 1     
Module ultra_mul_mul_16scud_DSP48_0__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__45 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__46 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__47 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__48 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__49 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__50 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1__51 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mul_mul_12seOg_DSP48_1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ultra_mac_muladd_fYi_DSP48_2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ultra_mul_mul_12sg8j_DSP48_3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module Conv_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 2     
	   2 Input     25 Bit       Adders := 4     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 3     
	   4 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               67 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 2     
	               25 Bit    Registers := 5     
	               24 Bit    Registers := 8     
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 42    
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 19    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 82    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 2     
	   3 Input     28 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   3 Input     24 Bit        Muxes := 1     
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 28    
	   2 Input     11 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 14    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 13    
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 38    
Module fifo_w16_d1024_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FC_144_128_s_biasAem_ram 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module FC_144_128_s_A_V_Bew_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              192 Bit         RAMs := 1     
Module FC_144_128_s_A_V_Bew_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              192 Bit         RAMs := 1     
Module FC_144_128_s_A_V_Bew_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              192 Bit         RAMs := 1     
Module FC_144_128_s_A_V_Bew_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              192 Bit         RAMs := 1     
Module FC_144_128_s_A_V_Bew_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              192 Bit         RAMs := 1     
Module FC_144_128_s_A_V_Bew_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              192 Bit         RAMs := 1     
Module FC_144_128_s_A_V_Bew_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              192 Bit         RAMs := 1     
Module FC_144_128_s_A_V_Bew_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              192 Bit         RAMs := 1     
Module FC_144_128_s_A_V_Bew_ram 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              192 Bit         RAMs := 1     
Module FC_144_128_s_B_V_KfY_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              24K Bit         RAMs := 1     
Module FC_144_128_s_B_V_KfY_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              24K Bit         RAMs := 1     
Module FC_144_128_s_B_V_KfY_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              24K Bit         RAMs := 1     
Module FC_144_128_s_B_V_KfY_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              24K Bit         RAMs := 1     
Module FC_144_128_s_B_V_KfY_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              24K Bit         RAMs := 1     
Module FC_144_128_s_B_V_KfY_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              24K Bit         RAMs := 1     
Module FC_144_128_s_B_V_KfY_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              24K Bit         RAMs := 1     
Module FC_144_128_s_B_V_KfY_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              24K Bit         RAMs := 1     
Module FC_144_128_s_B_V_KfY_ram 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              24K Bit         RAMs := 1     
Module ultra_mul_32s_32sbkb_MulnS_0__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_mux_932_12_Thq__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
Module ultra_mux_932_12_Thq 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
Module ultra_mul_33ns_31UhA_MulnS_2 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 3     
	               33 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Multipliers : 
	                31x34  Multipliers := 1     
Module ultra_mul_mul_16scud_DSP48_0__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mac_muladd_VhK_DSP48_5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ultra_mul_mul_12sWhU_DSP48_6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module FC_144_128_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 7     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               63 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 4     
	               27 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               19 Bit    Registers := 3     
	               16 Bit    Registers := 10    
	               15 Bit    Registers := 2     
	               12 Bit    Registers := 23    
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 6     
	                4 Bit    Registers := 12    
	                1 Bit    Registers := 81    
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   3 Input     27 Bit        Muxes := 1     
	   3 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
Module start_for_Conv_1_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv_1_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FC_128_8_s_bias_VXh4_ram 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module FC_144_128_s_A_V_Bew_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              192 Bit         RAMs := 1     
Module FC_144_128_s_A_V_Bew_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              192 Bit         RAMs := 1     
Module FC_144_128_s_A_V_Bew_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              192 Bit         RAMs := 1     
Module FC_144_128_s_A_V_Bew_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              192 Bit         RAMs := 1     
Module FC_144_128_s_A_V_Bew_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              192 Bit         RAMs := 1     
Module FC_144_128_s_A_V_Bew_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              192 Bit         RAMs := 1     
Module FC_144_128_s_A_V_Bew_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              192 Bit         RAMs := 1     
Module FC_144_128_s_A_V_Bew_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              192 Bit         RAMs := 1     
Module FC_128_8_s_B_V_5_0_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module FC_128_8_s_B_V_5_0_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module FC_128_8_s_B_V_5_0_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module FC_128_8_s_B_V_5_0_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module FC_128_8_s_B_V_5_0_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module FC_128_8_s_B_V_5_0_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module FC_128_8_s_B_V_5_0_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module FC_128_8_s_B_V_5_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module ultra_mul_32s_32sbkb_MulnS_0__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_mux_832_12_Yie__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 7     
Module ultra_mux_832_12_Yie 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 7     
Module ultra_mul_32ns_30Zio_MulnS_3 
Detailed RTL Component Info : 
+---Registers : 
	               61 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
+---Multipliers : 
	                30x33  Multipliers := 1     
Module ultra_mul_mul_16scud_DSP48_0__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mac_muladd_VhK_DSP48_5__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ultra_mul_mul_12s0iy_DSP48_7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module FC_128_8_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               61 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 3     
	               30 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               19 Bit    Registers := 3     
	               16 Bit    Registers := 10    
	               15 Bit    Registers := 2     
	               12 Bit    Registers := 21    
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 81    
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   3 Input     27 Bit        Muxes := 1     
	   3 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
Module start_for_Conv_2_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv_2_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_FC_144_2iS_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_FC_144_2iS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_FC_128_3i2_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_FC_128_3i2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_AXI_DMA4jc_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_AXI_DMA4jc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module ultra_mul_32s_32sbkb_MulnS_0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_mul_32s_32sbkb_MulnS_0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_mul_mul_16scud_DSP48_0__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module AXI_DMA_MASTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 9     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   3 Input     30 Bit        Muxes := 1     
	  31 Input     30 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond8_fu_8477_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ifzero_fu_8580_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_1361_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_reg_1779_reg' and it is trimmed from '63' to '52' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_144_128_s.v:1682]
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_reg_1704_reg' and it is trimmed from '61' to '51' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/FC_128_8_s.v:1630]
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_1252_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_1188_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
DSP Report: Generating DSP tmp6_reg_9430_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_75_reg_9395_reg is absorbed into DSP tmp6_reg_9430_reg.
DSP Report: register ultra_mul_mul_16scud_U15/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp6_reg_9430_reg.
DSP Report: register tmp_V_71_reg_9390_reg is absorbed into DSP tmp6_reg_9430_reg.
DSP Report: register ultra_mul_mul_16scud_U15/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp6_reg_9430_reg.
DSP Report: register tmp6_reg_9430_reg is absorbed into DSP tmp6_reg_9430_reg.
DSP Report: register ultra_mul_mul_16scud_U15/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp6_reg_9430_reg.
DSP Report: operator ultra_mul_mul_16scud_U15/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp6_reg_9430_reg.
DSP Report: Generating DSP tmp5_reg_9425_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_69_reg_9385_reg is absorbed into DSP tmp5_reg_9425_reg.
DSP Report: register ultra_mul_mul_16scud_U14/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp5_reg_9425_reg.
DSP Report: register tmp_V_69_reg_9385_reg is absorbed into DSP tmp5_reg_9425_reg.
DSP Report: register ultra_mul_mul_16scud_U14/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp5_reg_9425_reg.
DSP Report: register tmp5_reg_9425_reg is absorbed into DSP tmp5_reg_9425_reg.
DSP Report: register ultra_mul_mul_16scud_U14/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp5_reg_9425_reg.
DSP Report: operator ultra_mul_mul_16scud_U14/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp5_reg_9425_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP r_V_9_1_reg_12193_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_4_1_load_reg_12123_reg is absorbed into DSP r_V_9_1_reg_12193_reg.
DSP Report: register ultra_mul_mul_12seOg_U17/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_9_1_reg_12193_reg.
DSP Report: register ap_phi_reg_pp2_iter7_A_V_4_load_1_phi_reg_7019_reg is absorbed into DSP r_V_9_1_reg_12193_reg.
DSP Report: register ultra_mul_mul_12seOg_U17/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_9_1_reg_12193_reg.
DSP Report: register r_V_9_1_reg_12193_reg is absorbed into DSP r_V_9_1_reg_12193_reg.
DSP Report: register ultra_mul_mul_12seOg_U17/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_9_1_reg_12193_reg.
DSP Report: operator ultra_mul_mul_12seOg_U17/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_9_1_reg_12193_reg.
DSP Report: Generating DSP r_V_9_reg_12188_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_4_0_load_reg_12118_reg is absorbed into DSP r_V_9_reg_12188_reg.
DSP Report: register ultra_mul_mul_12seOg_U16/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_9_reg_12188_reg.
DSP Report: register ap_phi_reg_pp2_iter7_A_V_4_load_0_phi_reg_6888_reg is absorbed into DSP r_V_9_reg_12188_reg.
DSP Report: register ultra_mul_mul_12seOg_U16/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_9_reg_12188_reg.
DSP Report: register r_V_9_reg_12188_reg is absorbed into DSP r_V_9_reg_12188_reg.
DSP Report: register ultra_mul_mul_12seOg_U16/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_9_reg_12188_reg.
DSP Report: operator ultra_mul_mul_12seOg_U16/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_9_reg_12188_reg.
DSP Report: Generating DSP r_V_9_2_reg_12203_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_4_2_load_reg_12153_reg is absorbed into DSP r_V_9_2_reg_12203_reg.
DSP Report: register ultra_mul_mul_12seOg_U19/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_9_2_reg_12203_reg.
DSP Report: register A_V_4_load_2_phi_reg_7150_reg is absorbed into DSP r_V_9_2_reg_12203_reg.
DSP Report: register ultra_mul_mul_12seOg_U19/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_9_2_reg_12203_reg.
DSP Report: register r_V_9_2_reg_12203_reg is absorbed into DSP r_V_9_2_reg_12203_reg.
DSP Report: register ultra_mul_mul_12seOg_U19/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_9_2_reg_12203_reg.
DSP Report: operator ultra_mul_mul_12seOg_U19/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_9_2_reg_12203_reg.
DSP Report: Generating DSP r_V_9_3_reg_12198_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_4_3_load_reg_12128_reg is absorbed into DSP r_V_9_3_reg_12198_reg.
DSP Report: register ultra_mul_mul_12seOg_U18/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_9_3_reg_12198_reg.
DSP Report: register ap_phi_reg_pp2_iter7_A_V_4_load_3_phi_reg_7282_reg is absorbed into DSP r_V_9_3_reg_12198_reg.
DSP Report: register ultra_mul_mul_12seOg_U18/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_9_3_reg_12198_reg.
DSP Report: register r_V_9_3_reg_12198_reg is absorbed into DSP r_V_9_3_reg_12198_reg.
DSP Report: register ultra_mul_mul_12seOg_U18/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_9_3_reg_12198_reg.
DSP Report: operator ultra_mul_mul_12seOg_U18/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_9_3_reg_12198_reg.
DSP Report: Generating DSP tmp4_reg_12213_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register ultra_mac_muladd_fYi_U20/ultra_mac_muladd_fYi_DSP48_2_U/b_reg_reg is absorbed into DSP tmp4_reg_12213_reg.
DSP Report: register A is absorbed into DSP tmp4_reg_12213_reg.
DSP Report: register A is absorbed into DSP tmp4_reg_12213_reg.
DSP Report: register tmp4_reg_12213_reg is absorbed into DSP tmp4_reg_12213_reg.
DSP Report: register ultra_mac_muladd_fYi_U20/ultra_mac_muladd_fYi_DSP48_2_U/m_reg_reg is absorbed into DSP tmp4_reg_12213_reg.
DSP Report: operator ultra_mac_muladd_fYi_U20/ultra_mac_muladd_fYi_DSP48_2_U/p is absorbed into DSP tmp4_reg_12213_reg.
DSP Report: operator ultra_mac_muladd_fYi_U20/ultra_mac_muladd_fYi_DSP48_2_U/m is absorbed into DSP tmp4_reg_12213_reg.
DSP Report: Generating DSP ultra_mul_mul_12sg8j_U21/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register multiple_V_6_reg is absorbed into DSP ultra_mul_mul_12sg8j_U21/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg.
DSP Report: register ultra_mul_mul_12sg8j_U21/ultra_mul_mul_12sg8j_DSP48_3_U/a_reg_reg is absorbed into DSP ultra_mul_mul_12sg8j_U21/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg.
DSP Report: register ultra_mul_mul_12sg8j_U21/ultra_mul_mul_12sg8j_DSP48_3_U/b_reg_reg is absorbed into DSP ultra_mul_mul_12sg8j_U21/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg.
DSP Report: register ultra_mul_mul_12sg8j_U21/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg is absorbed into DSP ultra_mul_mul_12sg8j_U21/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg.
DSP Report: operator ultra_mul_mul_12sg8j_U21/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg0 is absorbed into DSP ultra_mul_mul_12sg8j_U21/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg.
DSP Report: register ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: register ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: register ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg is absorbed into DSP ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg is absorbed into DSP ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg is absorbed into DSP ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
INFO: [Synth 8-5544] ROM "AXI_DMA_SLAVE_U0/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_DMA_SLAVE_U0/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/tmp2_reg_299_reg, operation Mode is: (A''*B'')'.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_4_reg_222_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_299_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_mul_16scud_U6/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_299_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_4_reg_222_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_299_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_mul_16scud_U6/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_299_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp2_reg_299_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_299_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_mul_16scud_U6/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_299_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/ultra_mul_mul_16scud_U6/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_299_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/tmp1_reg_294_reg, operation Mode is: (A''*B'')'.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_1_reg_206_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp1_reg_294_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_mul_16scud_U5/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp1_reg_294_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_3_reg_216_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp1_reg_294_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_mul_16scud_U5/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp1_reg_294_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp1_reg_294_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp1_reg_294_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_mul_16scud_U5/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp1_reg_294_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/ultra_mul_mul_16scud_U5/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP AXI_DMA_SLAVE_U0/tmp1_reg_294_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/tmp4_reg_270_reg, operation Mode is: (A''*B'')'.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_5_reg_227_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp4_reg_270_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_mul_16scud_U4/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp4_reg_270_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_3_reg_216_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp4_reg_270_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_mul_16scud_U4/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp4_reg_270_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp4_reg_270_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp4_reg_270_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_mul_16scud_U4/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp4_reg_270_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/ultra_mul_mul_16scud_U4/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP AXI_DMA_SLAVE_U0/tmp4_reg_270_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/tmp3_reg_265_reg, operation Mode is: (A''*B'')'.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_2_reg_211_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_265_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_mul_16scud_U3/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_265_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_2_reg_211_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_265_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_mul_16scud_U3/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_265_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp3_reg_265_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_265_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_mul_16scud_U3/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_265_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/ultra_mul_mul_16scud_U3/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_265_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'ultra_mac_muladd_zec_U46/ultra_mac_muladd_zec_DSP48_4_U/b_reg_reg' and it is trimmed from '18' to '10' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mac_muladd_zec.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_141_cast_reg_5263_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:4396]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_137_reg_5235_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:4385]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_142_cast_reg_5521_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:4404]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_138_reg_5281_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/Conv_3.v:4394]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data111" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
DSP Report: Generating DSP tmp25_reg_4995_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_98_reg_4960_reg is absorbed into DSP tmp25_reg_4995_reg.
DSP Report: register ultra_mul_mul_16scud_U45/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp25_reg_4995_reg.
DSP Report: register tmp_V_94_reg_4955_reg is absorbed into DSP tmp25_reg_4995_reg.
DSP Report: register ultra_mul_mul_16scud_U45/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp25_reg_4995_reg.
DSP Report: register tmp25_reg_4995_reg is absorbed into DSP tmp25_reg_4995_reg.
DSP Report: register ultra_mul_mul_16scud_U45/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp25_reg_4995_reg.
DSP Report: operator ultra_mul_mul_16scud_U45/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp25_reg_4995_reg.
DSP Report: Generating DSP tmp24_reg_4990_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_92_reg_4950_reg is absorbed into DSP tmp24_reg_4990_reg.
DSP Report: register ultra_mul_mul_16scud_U44/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp24_reg_4990_reg.
DSP Report: register tmp_V_92_reg_4950_reg is absorbed into DSP tmp24_reg_4990_reg.
DSP Report: register ultra_mul_mul_16scud_U44/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp24_reg_4990_reg.
DSP Report: register tmp24_reg_4990_reg is absorbed into DSP tmp24_reg_4990_reg.
DSP Report: register ultra_mul_mul_16scud_U44/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp24_reg_4990_reg.
DSP Report: operator ultra_mul_mul_16scud_U44/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp24_reg_4990_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U42/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP r_V_21_0_2_reg_6464_reg, operation Mode is: (A''*B'')'.
DSP Report: register ap_phi_reg_pp2_iter1_A_V_load_0_2_phi_reg_2077_reg is absorbed into DSP r_V_21_0_2_reg_6464_reg.
DSP Report: register ultra_mul_mul_12seOg_U49/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_21_0_2_reg_6464_reg.
DSP Report: register reg_2860_reg is absorbed into DSP r_V_21_0_2_reg_6464_reg.
DSP Report: register ultra_mul_mul_12seOg_U49/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_21_0_2_reg_6464_reg.
DSP Report: register r_V_21_0_2_reg_6464_reg is absorbed into DSP r_V_21_0_2_reg_6464_reg.
DSP Report: register ultra_mul_mul_12seOg_U49/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_21_0_2_reg_6464_reg.
DSP Report: operator ultra_mul_mul_12seOg_U49/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_21_0_2_reg_6464_reg.
DSP Report: Generating DSP r_V_4_reg_6454_reg, operation Mode is: (A''*B'')'.
DSP Report: register ap_phi_reg_pp2_iter1_A_V_load_0_0_phi_reg_2031_reg is absorbed into DSP r_V_4_reg_6454_reg.
DSP Report: register ultra_mul_mul_12seOg_U47/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_4_reg_6454_reg.
DSP Report: register reg_2795_reg is absorbed into DSP r_V_4_reg_6454_reg.
DSP Report: register ultra_mul_mul_12seOg_U47/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_4_reg_6454_reg.
DSP Report: register r_V_4_reg_6454_reg is absorbed into DSP r_V_4_reg_6454_reg.
DSP Report: register ultra_mul_mul_12seOg_U47/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_4_reg_6454_reg.
DSP Report: operator ultra_mul_mul_12seOg_U47/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_4_reg_6454_reg.
DSP Report: Generating DSP r_V_21_0_1_reg_6459_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_1171_load_reg_5776_reg is absorbed into DSP r_V_21_0_1_reg_6459_reg.
DSP Report: register ultra_mul_mul_12seOg_U48/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_21_0_1_reg_6459_reg.
DSP Report: register ap_phi_reg_pp2_iter1_A_V_load_0_1_phi_reg_2054_reg is absorbed into DSP r_V_21_0_1_reg_6459_reg.
DSP Report: register ultra_mul_mul_12seOg_U48/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_21_0_1_reg_6459_reg.
DSP Report: register r_V_21_0_1_reg_6459_reg is absorbed into DSP r_V_21_0_1_reg_6459_reg.
DSP Report: register ultra_mul_mul_12seOg_U48/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_21_0_1_reg_6459_reg.
DSP Report: operator ultra_mul_mul_12seOg_U48/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_21_0_1_reg_6459_reg.
DSP Report: Generating DSP r_V_21_1_reg_6479_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_0_load_1_reg_5796_reg is absorbed into DSP r_V_21_1_reg_6479_reg.
DSP Report: register ultra_mul_mul_12seOg_U52/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_21_1_reg_6479_reg.
DSP Report: register ap_phi_reg_pp2_iter1_A_V_load_1_0_phi_reg_2148_reg is absorbed into DSP r_V_21_1_reg_6479_reg.
DSP Report: register ultra_mul_mul_12seOg_U52/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_21_1_reg_6479_reg.
DSP Report: register r_V_21_1_reg_6479_reg is absorbed into DSP r_V_21_1_reg_6479_reg.
DSP Report: register ultra_mul_mul_12seOg_U52/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_21_1_reg_6479_reg.
DSP Report: operator ultra_mul_mul_12seOg_U52/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_21_1_reg_6479_reg.
DSP Report: Generating DSP r_V_21_0_3_reg_6469_reg, operation Mode is: (A''*B'')'.
DSP Report: register ap_phi_reg_pp2_iter1_A_V_load_0_3_phi_reg_2100_reg is absorbed into DSP r_V_21_0_3_reg_6469_reg.
DSP Report: register ultra_mul_mul_12seOg_U50/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_21_0_3_reg_6469_reg.
DSP Report: register B_V_3173_load_reg_5786_reg is absorbed into DSP r_V_21_0_3_reg_6469_reg.
DSP Report: register ultra_mul_mul_12seOg_U50/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_21_0_3_reg_6469_reg.
DSP Report: register r_V_21_0_3_reg_6469_reg is absorbed into DSP r_V_21_0_3_reg_6469_reg.
DSP Report: register ultra_mul_mul_12seOg_U50/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_21_0_3_reg_6469_reg.
DSP Report: operator ultra_mul_mul_12seOg_U50/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_21_0_3_reg_6469_reg.
DSP Report: Generating DSP r_V_21_0_4_reg_6474_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_2933_reg is absorbed into DSP r_V_21_0_4_reg_6474_reg.
DSP Report: register ultra_mul_mul_12seOg_U51/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_21_0_4_reg_6474_reg.
DSP Report: register ap_phi_reg_pp2_iter1_A_V_load_0_4_phi_reg_2125_reg is absorbed into DSP r_V_21_0_4_reg_6474_reg.
DSP Report: register ultra_mul_mul_12seOg_U51/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_21_0_4_reg_6474_reg.
DSP Report: register r_V_21_0_4_reg_6474_reg is absorbed into DSP r_V_21_0_4_reg_6474_reg.
DSP Report: register ultra_mul_mul_12seOg_U51/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_21_0_4_reg_6474_reg.
DSP Report: operator ultra_mul_mul_12seOg_U51/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_21_0_4_reg_6474_reg.
DSP Report: Generating DSP r_V_21_1_3_reg_6599_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_3173_load_1_reg_5816_reg is absorbed into DSP r_V_21_1_3_reg_6599_reg.
DSP Report: register ultra_mul_mul_12seOg_U55/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_21_1_3_reg_6599_reg.
DSP Report: register ap_phi_reg_pp2_iter1_A_V_load_1_3_phi_reg_2242_reg is absorbed into DSP r_V_21_1_3_reg_6599_reg.
DSP Report: register ultra_mul_mul_12seOg_U55/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_21_1_3_reg_6599_reg.
DSP Report: register r_V_21_1_3_reg_6599_reg is absorbed into DSP r_V_21_1_3_reg_6599_reg.
DSP Report: register ultra_mul_mul_12seOg_U55/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_21_1_3_reg_6599_reg.
DSP Report: operator ultra_mul_mul_12seOg_U55/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_21_1_3_reg_6599_reg.
DSP Report: Generating DSP r_V_21_1_1_reg_6589_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_1171_load_1_reg_5801_reg is absorbed into DSP r_V_21_1_1_reg_6589_reg.
DSP Report: register ultra_mul_mul_12seOg_U53/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_21_1_1_reg_6589_reg.
DSP Report: register ap_phi_reg_pp2_iter1_A_V_load_1_1_phi_reg_2219_reg is absorbed into DSP r_V_21_1_1_reg_6589_reg.
DSP Report: register ultra_mul_mul_12seOg_U53/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_21_1_1_reg_6589_reg.
DSP Report: register r_V_21_1_1_reg_6589_reg is absorbed into DSP r_V_21_1_1_reg_6589_reg.
DSP Report: register ultra_mul_mul_12seOg_U53/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_21_1_1_reg_6589_reg.
DSP Report: operator ultra_mul_mul_12seOg_U53/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_21_1_1_reg_6589_reg.
DSP Report: Generating DSP r_V_21_1_2_reg_6594_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_2172_load_1_reg_5806_reg is absorbed into DSP r_V_21_1_2_reg_6594_reg.
DSP Report: register ultra_mul_mul_12seOg_U54/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_21_1_2_reg_6594_reg.
DSP Report: register A_V_load_1_2_phi_reg_2171_reg is absorbed into DSP r_V_21_1_2_reg_6594_reg.
DSP Report: register ultra_mul_mul_12seOg_U54/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_21_1_2_reg_6594_reg.
DSP Report: register r_V_21_1_2_reg_6594_reg is absorbed into DSP r_V_21_1_2_reg_6594_reg.
DSP Report: register ultra_mul_mul_12seOg_U54/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_21_1_2_reg_6594_reg.
DSP Report: operator ultra_mul_mul_12seOg_U54/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_21_1_2_reg_6594_reg.
DSP Report: Generating DSP r_V_21_2_1_reg_6669_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_1171_load_2_reg_6042_reg is absorbed into DSP r_V_21_2_1_reg_6669_reg.
DSP Report: register ultra_mul_mul_12seOg_U59/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_21_2_1_reg_6669_reg.
DSP Report: register ap_phi_reg_pp2_iter1_A_V_load_2_1_phi_reg_2409_reg is absorbed into DSP r_V_21_2_1_reg_6669_reg.
DSP Report: register ultra_mul_mul_12seOg_U59/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_21_2_1_reg_6669_reg.
DSP Report: register r_V_21_2_1_reg_6669_reg is absorbed into DSP r_V_21_2_1_reg_6669_reg.
DSP Report: register ultra_mul_mul_12seOg_U59/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_21_2_1_reg_6669_reg.
DSP Report: operator ultra_mul_mul_12seOg_U59/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_21_2_1_reg_6669_reg.
DSP Report: Generating DSP r_V_21_1_4_reg_6604_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_4174_load_1_reg_5826_reg is absorbed into DSP r_V_21_1_4_reg_6604_reg.
DSP Report: register ultra_mul_mul_12seOg_U56/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_21_1_4_reg_6604_reg.
DSP Report: register A_V_load_1_4_phi_reg_2195_reg is absorbed into DSP r_V_21_1_4_reg_6604_reg.
DSP Report: register ultra_mul_mul_12seOg_U56/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_21_1_4_reg_6604_reg.
DSP Report: register r_V_21_1_4_reg_6604_reg is absorbed into DSP r_V_21_1_4_reg_6604_reg.
DSP Report: register ultra_mul_mul_12seOg_U56/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_21_1_4_reg_6604_reg.
DSP Report: operator ultra_mul_mul_12seOg_U56/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_21_1_4_reg_6604_reg.
DSP Report: Generating DSP r_V_21_2_reg_6609_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_0_load_2_reg_6037_reg is absorbed into DSP r_V_21_2_reg_6609_reg.
DSP Report: register ultra_mul_mul_12seOg_U57/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_21_2_reg_6609_reg.
DSP Report: register ap_phi_reg_pp2_iter1_A_V_load_2_0_phi_reg_2267_reg is absorbed into DSP r_V_21_2_reg_6609_reg.
DSP Report: register ultra_mul_mul_12seOg_U57/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_21_2_reg_6609_reg.
DSP Report: register r_V_21_2_reg_6609_reg is absorbed into DSP r_V_21_2_reg_6609_reg.
DSP Report: register ultra_mul_mul_12seOg_U57/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_21_2_reg_6609_reg.
DSP Report: operator ultra_mul_mul_12seOg_U57/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_21_2_reg_6609_reg.
DSP Report: Generating DSP r_V_21_2_4_reg_6679_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_4174_load_2_reg_6067_reg is absorbed into DSP r_V_21_2_4_reg_6679_reg.
DSP Report: register ultra_mul_mul_12seOg_U61/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_21_2_4_reg_6679_reg.
DSP Report: register A_V_load_2_4_phi_reg_2313_reg is absorbed into DSP r_V_21_2_4_reg_6679_reg.
DSP Report: register ultra_mul_mul_12seOg_U61/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_21_2_4_reg_6679_reg.
DSP Report: register r_V_21_2_4_reg_6679_reg is absorbed into DSP r_V_21_2_4_reg_6679_reg.
DSP Report: register ultra_mul_mul_12seOg_U61/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_21_2_4_reg_6679_reg.
DSP Report: operator ultra_mul_mul_12seOg_U61/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_21_2_4_reg_6679_reg.
DSP Report: Generating DSP r_V_21_2_2_reg_6614_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_2172_load_2_reg_6047_reg is absorbed into DSP r_V_21_2_2_reg_6614_reg.
DSP Report: register ultra_mul_mul_12seOg_U58/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_21_2_2_reg_6614_reg.
DSP Report: register ap_phi_reg_pp2_iter1_A_V_load_2_2_phi_reg_2290_reg is absorbed into DSP r_V_21_2_2_reg_6614_reg.
DSP Report: register ultra_mul_mul_12seOg_U58/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_21_2_2_reg_6614_reg.
DSP Report: register r_V_21_2_2_reg_6614_reg is absorbed into DSP r_V_21_2_2_reg_6614_reg.
DSP Report: register ultra_mul_mul_12seOg_U58/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_21_2_2_reg_6614_reg.
DSP Report: operator ultra_mul_mul_12seOg_U58/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_21_2_2_reg_6614_reg.
DSP Report: Generating DSP r_V_21_2_3_reg_6674_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_3173_load_2_reg_6057_reg is absorbed into DSP r_V_21_2_3_reg_6674_reg.
DSP Report: register ultra_mul_mul_12seOg_U60/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_21_2_3_reg_6674_reg.
DSP Report: register ap_phi_reg_pp2_iter1_A_V_load_2_3_phi_reg_2432_reg is absorbed into DSP r_V_21_2_3_reg_6674_reg.
DSP Report: register ultra_mul_mul_12seOg_U60/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_21_2_3_reg_6674_reg.
DSP Report: register r_V_21_2_3_reg_6674_reg is absorbed into DSP r_V_21_2_3_reg_6674_reg.
DSP Report: register ultra_mul_mul_12seOg_U60/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_21_2_3_reg_6674_reg.
DSP Report: operator ultra_mul_mul_12seOg_U60/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_21_2_3_reg_6674_reg.
DSP Report: Generating DSP r_V_21_3_2_reg_6689_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_2172_load_3_reg_6087_reg is absorbed into DSP r_V_21_3_2_reg_6689_reg.
DSP Report: register ultra_mul_mul_12seOg_U63/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_21_3_2_reg_6689_reg.
DSP Report: register A_V_load_3_2_phi_reg_2361_reg is absorbed into DSP r_V_21_3_2_reg_6689_reg.
DSP Report: register ultra_mul_mul_12seOg_U63/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_21_3_2_reg_6689_reg.
DSP Report: register r_V_21_3_2_reg_6689_reg is absorbed into DSP r_V_21_3_2_reg_6689_reg.
DSP Report: register ultra_mul_mul_12seOg_U63/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_21_3_2_reg_6689_reg.
DSP Report: operator ultra_mul_mul_12seOg_U63/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_21_3_2_reg_6689_reg.
DSP Report: Generating DSP r_V_21_3_reg_6684_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_0_load_3_reg_6077_reg is absorbed into DSP r_V_21_3_reg_6684_reg.
DSP Report: register ultra_mul_mul_12seOg_U62/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_21_3_reg_6684_reg.
DSP Report: register A_V_load_3_0_phi_reg_2337_reg is absorbed into DSP r_V_21_3_reg_6684_reg.
DSP Report: register ultra_mul_mul_12seOg_U62/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_21_3_reg_6684_reg.
DSP Report: register r_V_21_3_reg_6684_reg is absorbed into DSP r_V_21_3_reg_6684_reg.
DSP Report: register ultra_mul_mul_12seOg_U62/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_21_3_reg_6684_reg.
DSP Report: operator ultra_mul_mul_12seOg_U62/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_21_3_reg_6684_reg.
DSP Report: Generating DSP r_V_21_3_1_reg_6729_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_1171_load_3_reg_6082_reg is absorbed into DSP r_V_21_3_1_reg_6729_reg.
DSP Report: register ultra_mul_mul_12seOg_U65/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_21_3_1_reg_6729_reg.
DSP Report: register ap_phi_reg_pp2_iter2_A_V_load_3_1_phi_reg_2505_reg is absorbed into DSP r_V_21_3_1_reg_6729_reg.
DSP Report: register ultra_mul_mul_12seOg_U65/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_21_3_1_reg_6729_reg.
DSP Report: register r_V_21_3_1_reg_6729_reg is absorbed into DSP r_V_21_3_1_reg_6729_reg.
DSP Report: register ultra_mul_mul_12seOg_U65/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_21_3_1_reg_6729_reg.
DSP Report: operator ultra_mul_mul_12seOg_U65/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_21_3_1_reg_6729_reg.
DSP Report: Generating DSP r_V_21_4_2_reg_6744_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_2860_reg is absorbed into DSP r_V_21_4_2_reg_6744_reg.
DSP Report: register ultra_mul_mul_12seOg_U68/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_21_4_2_reg_6744_reg.
DSP Report: register A_V_load_4_2_phi_reg_2481_reg is absorbed into DSP r_V_21_4_2_reg_6744_reg.
DSP Report: register ultra_mul_mul_12seOg_U68/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_21_4_2_reg_6744_reg.
DSP Report: register r_V_21_4_2_reg_6744_reg is absorbed into DSP r_V_21_4_2_reg_6744_reg.
DSP Report: register ultra_mul_mul_12seOg_U68/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_21_4_2_reg_6744_reg.
DSP Report: operator ultra_mul_mul_12seOg_U68/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_21_4_2_reg_6744_reg.
DSP Report: Generating DSP r_V_21_4_1_reg_6759_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_1171_load_4_reg_6275_reg is absorbed into DSP r_V_21_4_1_reg_6759_reg.
DSP Report: register ultra_mul_mul_12seOg_U69/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_21_4_1_reg_6759_reg.
DSP Report: register ap_phi_reg_pp2_iter2_A_V_load_4_1_phi_reg_2553_reg is absorbed into DSP r_V_21_4_1_reg_6759_reg.
DSP Report: register ultra_mul_mul_12seOg_U69/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_21_4_1_reg_6759_reg.
DSP Report: register r_V_21_4_1_reg_6759_reg is absorbed into DSP r_V_21_4_1_reg_6759_reg.
DSP Report: register ultra_mul_mul_12seOg_U69/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_21_4_1_reg_6759_reg.
DSP Report: operator ultra_mul_mul_12seOg_U69/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_21_4_1_reg_6759_reg.
DSP Report: Generating DSP r_V_21_4_reg_6739_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_2795_reg is absorbed into DSP r_V_21_4_reg_6739_reg.
DSP Report: register ultra_mul_mul_12seOg_U67/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_21_4_reg_6739_reg.
DSP Report: register A_V_load_4_0_phi_reg_2457_reg is absorbed into DSP r_V_21_4_reg_6739_reg.
DSP Report: register ultra_mul_mul_12seOg_U67/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_21_4_reg_6739_reg.
DSP Report: register r_V_21_4_reg_6739_reg is absorbed into DSP r_V_21_4_reg_6739_reg.
DSP Report: register ultra_mul_mul_12seOg_U67/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_21_4_reg_6739_reg.
DSP Report: operator ultra_mul_mul_12seOg_U67/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_21_4_reg_6739_reg.
DSP Report: Generating DSP r_V_21_3_3_reg_6734_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_3173_load_3_reg_6097_reg is absorbed into DSP r_V_21_3_3_reg_6734_reg.
DSP Report: register ultra_mul_mul_12seOg_U66/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_21_3_3_reg_6734_reg.
DSP Report: register ap_phi_reg_pp2_iter2_A_V_load_3_3_phi_reg_2528_reg is absorbed into DSP r_V_21_3_3_reg_6734_reg.
DSP Report: register ultra_mul_mul_12seOg_U66/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_21_3_3_reg_6734_reg.
DSP Report: register r_V_21_3_3_reg_6734_reg is absorbed into DSP r_V_21_3_3_reg_6734_reg.
DSP Report: register ultra_mul_mul_12seOg_U66/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_21_3_3_reg_6734_reg.
DSP Report: operator ultra_mul_mul_12seOg_U66/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_21_3_3_reg_6734_reg.
DSP Report: Generating DSP r_V_21_3_4_reg_6694_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_4174_load_3_reg_6107_reg is absorbed into DSP r_V_21_3_4_reg_6694_reg.
DSP Report: register ultra_mul_mul_12seOg_U64/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_21_3_4_reg_6694_reg.
DSP Report: register A_V_load_3_4_phi_reg_2385_reg is absorbed into DSP r_V_21_3_4_reg_6694_reg.
DSP Report: register ultra_mul_mul_12seOg_U64/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_21_3_4_reg_6694_reg.
DSP Report: register r_V_21_3_4_reg_6694_reg is absorbed into DSP r_V_21_3_4_reg_6694_reg.
DSP Report: register ultra_mul_mul_12seOg_U64/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_21_3_4_reg_6694_reg.
DSP Report: operator ultra_mul_mul_12seOg_U64/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_21_3_4_reg_6694_reg.
DSP Report: Generating DSP r_V_21_4_3_reg_6764_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_3173_load_4_reg_6285_reg is absorbed into DSP r_V_21_4_3_reg_6764_reg.
DSP Report: register ultra_mul_mul_12seOg_U70/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_21_4_3_reg_6764_reg.
DSP Report: register ap_phi_reg_pp2_iter2_A_V_load_4_3_phi_reg_2576_reg is absorbed into DSP r_V_21_4_3_reg_6764_reg.
DSP Report: register ultra_mul_mul_12seOg_U70/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_21_4_3_reg_6764_reg.
DSP Report: register r_V_21_4_3_reg_6764_reg is absorbed into DSP r_V_21_4_3_reg_6764_reg.
DSP Report: register ultra_mul_mul_12seOg_U70/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_21_4_3_reg_6764_reg.
DSP Report: operator ultra_mul_mul_12seOg_U70/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_21_4_3_reg_6764_reg.
DSP Report: Generating DSP tmp23_reg_6814_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register B is absorbed into DSP tmp23_reg_6814_reg.
DSP Report: register B is absorbed into DSP tmp23_reg_6814_reg.
DSP Report: register A is absorbed into DSP tmp23_reg_6814_reg.
DSP Report: register tmp23_reg_6814_reg is absorbed into DSP tmp23_reg_6814_reg.
DSP Report: register ultra_mac_muladd_fYi_U71/ultra_mac_muladd_fYi_DSP48_2_U/m_reg_reg is absorbed into DSP tmp23_reg_6814_reg.
DSP Report: operator ultra_mac_muladd_fYi_U71/ultra_mac_muladd_fYi_DSP48_2_U/p is absorbed into DSP tmp23_reg_6814_reg.
DSP Report: operator ultra_mac_muladd_fYi_U71/ultra_mac_muladd_fYi_DSP48_2_U/m is absorbed into DSP tmp23_reg_6814_reg.
DSP Report: Generating DSP ultra_mul_mul_12sg8j_U72/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register multiple_V_reg is absorbed into DSP ultra_mul_mul_12sg8j_U72/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg.
DSP Report: register ultra_mul_mul_12sg8j_U72/ultra_mul_mul_12sg8j_DSP48_3_U/a_reg_reg is absorbed into DSP ultra_mul_mul_12sg8j_U72/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg.
DSP Report: register ultra_mul_mul_12sg8j_U72/ultra_mul_mul_12sg8j_DSP48_3_U/b_reg_reg is absorbed into DSP ultra_mul_mul_12sg8j_U72/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg.
DSP Report: register ultra_mul_mul_12sg8j_U72/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg is absorbed into DSP ultra_mul_mul_12sg8j_U72/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg.
DSP Report: operator ultra_mul_mul_12sg8j_U72/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg0 is absorbed into DSP ultra_mul_mul_12sg8j_U72/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg.
DSP Report: register ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: register ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: register ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg is absorbed into DSP ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg is absorbed into DSP ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg is absorbed into DSP ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: Generating DSP tmp_119_reg_5076_reg, operation Mode is: (C'+((A:0x15)'*B'')')'.
DSP Report: register B is absorbed into DSP tmp_119_reg_5076_reg.
DSP Report: register B is absorbed into DSP tmp_119_reg_5076_reg.
DSP Report: register ultra_mac_muladd_zec_U46/ultra_mac_muladd_zec_DSP48_4_U/a_reg_reg is absorbed into DSP tmp_119_reg_5076_reg.
DSP Report: register C is absorbed into DSP tmp_119_reg_5076_reg.
DSP Report: register tmp_119_reg_5076_reg is absorbed into DSP tmp_119_reg_5076_reg.
DSP Report: register ultra_mac_muladd_zec_U46/ultra_mac_muladd_zec_DSP48_4_U/m_reg_reg is absorbed into DSP tmp_119_reg_5076_reg.
DSP Report: operator ultra_mac_muladd_zec_U46/ultra_mac_muladd_zec_DSP48_4_U/p is absorbed into DSP tmp_119_reg_5076_reg.
DSP Report: operator ultra_mac_muladd_zec_U46/ultra_mac_muladd_zec_DSP48_4_U/m is absorbed into DSP tmp_119_reg_5076_reg.
INFO: [Synth 8-5544] ROM "Pool_16_63_3_0_U0/data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
DSP Report: Generating DSP Pool_16_63_3_0_U0/tmp2_reg_1548_reg, operation Mode is: (A''*B'')'.
DSP Report: register Pool_16_63_3_0_U0/tmp_V_10_reg_1521_reg is absorbed into DSP Pool_16_63_3_0_U0/tmp2_reg_1548_reg.
DSP Report: register Pool_16_63_3_0_U0/ultra_mul_mul_16scud_U36/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP Pool_16_63_3_0_U0/tmp2_reg_1548_reg.
DSP Report: register Pool_16_63_3_0_U0/tmp_V_6_reg_1516_reg is absorbed into DSP Pool_16_63_3_0_U0/tmp2_reg_1548_reg.
DSP Report: register Pool_16_63_3_0_U0/ultra_mul_mul_16scud_U36/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP Pool_16_63_3_0_U0/tmp2_reg_1548_reg.
DSP Report: register Pool_16_63_3_0_U0/tmp2_reg_1548_reg is absorbed into DSP Pool_16_63_3_0_U0/tmp2_reg_1548_reg.
DSP Report: register Pool_16_63_3_0_U0/ultra_mul_mul_16scud_U36/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP Pool_16_63_3_0_U0/tmp2_reg_1548_reg.
DSP Report: operator Pool_16_63_3_0_U0/ultra_mul_mul_16scud_U36/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP Pool_16_63_3_0_U0/tmp2_reg_1548_reg.
DSP Report: Generating DSP Pool_16_63_3_0_U0/tmp1_reg_1543_reg, operation Mode is: (A''*B'')'.
DSP Report: register Pool_16_63_3_0_U0/tmp_V_4_reg_1511_reg is absorbed into DSP Pool_16_63_3_0_U0/tmp1_reg_1543_reg.
DSP Report: register Pool_16_63_3_0_U0/ultra_mul_mul_16scud_U35/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP Pool_16_63_3_0_U0/tmp1_reg_1543_reg.
DSP Report: register Pool_16_63_3_0_U0/tmp_V_4_reg_1511_reg is absorbed into DSP Pool_16_63_3_0_U0/tmp1_reg_1543_reg.
DSP Report: register Pool_16_63_3_0_U0/ultra_mul_mul_16scud_U35/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP Pool_16_63_3_0_U0/tmp1_reg_1543_reg.
DSP Report: register Pool_16_63_3_0_U0/tmp1_reg_1543_reg is absorbed into DSP Pool_16_63_3_0_U0/tmp1_reg_1543_reg.
DSP Report: register Pool_16_63_3_0_U0/ultra_mul_mul_16scud_U35/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP Pool_16_63_3_0_U0/tmp1_reg_1543_reg.
DSP Report: operator Pool_16_63_3_0_U0/ultra_mul_mul_16scud_U35/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP Pool_16_63_3_0_U0/tmp1_reg_1543_reg.
DSP Report: Generating DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U33/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
DSP Report: Generating DSP tmp9_reg_2654_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_144_reg_2619_reg is absorbed into DSP tmp9_reg_2654_reg.
DSP Report: register ultra_mul_mul_16scud_U82/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp9_reg_2654_reg.
DSP Report: register tmp_V_140_reg_2614_reg is absorbed into DSP tmp9_reg_2654_reg.
DSP Report: register ultra_mul_mul_16scud_U82/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp9_reg_2654_reg.
DSP Report: register tmp9_reg_2654_reg is absorbed into DSP tmp9_reg_2654_reg.
DSP Report: register ultra_mul_mul_16scud_U82/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp9_reg_2654_reg.
DSP Report: operator ultra_mul_mul_16scud_U82/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp9_reg_2654_reg.
DSP Report: Generating DSP tmp8_reg_2649_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_138_reg_2609_reg is absorbed into DSP tmp8_reg_2649_reg.
DSP Report: register ultra_mul_mul_16scud_U81/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp8_reg_2649_reg.
DSP Report: register tmp_V_138_reg_2609_reg is absorbed into DSP tmp8_reg_2649_reg.
DSP Report: register ultra_mul_mul_16scud_U81/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp8_reg_2649_reg.
DSP Report: register tmp8_reg_2649_reg is absorbed into DSP tmp8_reg_2649_reg.
DSP Report: register ultra_mul_mul_16scud_U81/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp8_reg_2649_reg.
DSP Report: operator ultra_mul_mul_16scud_U81/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp8_reg_2649_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U79/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP r_V_15_0_1_reg_3258_reg, operation Mode is: (A''*B'')'.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_2_load_0_1_phi_reg_959_reg is absorbed into DSP r_V_15_0_1_reg_3258_reg.
DSP Report: register ultra_mul_mul_12seOg_U84/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_15_0_1_reg_3258_reg.
DSP Report: register B_V_2_1_load_reg_3103_reg is absorbed into DSP r_V_15_0_1_reg_3258_reg.
DSP Report: register ultra_mul_mul_12seOg_U84/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_15_0_1_reg_3258_reg.
DSP Report: register r_V_15_0_1_reg_3258_reg is absorbed into DSP r_V_15_0_1_reg_3258_reg.
DSP Report: register ultra_mul_mul_12seOg_U84/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_15_0_1_reg_3258_reg.
DSP Report: operator ultra_mul_mul_12seOg_U84/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_15_0_1_reg_3258_reg.
DSP Report: Generating DSP r_V_2_reg_3253_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_2_0_load_reg_3098_reg is absorbed into DSP r_V_2_reg_3253_reg.
DSP Report: register ultra_mul_mul_12seOg_U83/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_2_reg_3253_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_2_load_0_0_phi_reg_940_reg is absorbed into DSP r_V_2_reg_3253_reg.
DSP Report: register ultra_mul_mul_12seOg_U83/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_2_reg_3253_reg.
DSP Report: register r_V_2_reg_3253_reg is absorbed into DSP r_V_2_reg_3253_reg.
DSP Report: register ultra_mul_mul_12seOg_U83/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_2_reg_3253_reg.
DSP Report: operator ultra_mul_mul_12seOg_U83/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_2_reg_3253_reg.
DSP Report: Generating DSP r_V_15_1_reg_3268_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_2_0_load_1_reg_3128_reg is absorbed into DSP r_V_15_1_reg_3268_reg.
DSP Report: register ultra_mul_mul_12seOg_U86/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_15_1_reg_3268_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_2_load_1_0_phi_reg_997_reg is absorbed into DSP r_V_15_1_reg_3268_reg.
DSP Report: register ultra_mul_mul_12seOg_U86/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_15_1_reg_3268_reg.
DSP Report: register r_V_15_1_reg_3268_reg is absorbed into DSP r_V_15_1_reg_3268_reg.
DSP Report: register ultra_mul_mul_12seOg_U86/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_15_1_reg_3268_reg.
DSP Report: operator ultra_mul_mul_12seOg_U86/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_15_1_reg_3268_reg.
DSP Report: Generating DSP r_V_15_0_2_reg_3263_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_2_2_load_reg_3113_reg is absorbed into DSP r_V_15_0_2_reg_3263_reg.
DSP Report: register ultra_mul_mul_12seOg_U85/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_15_0_2_reg_3263_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_2_load_0_2_phi_reg_978_reg is absorbed into DSP r_V_15_0_2_reg_3263_reg.
DSP Report: register ultra_mul_mul_12seOg_U85/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_15_0_2_reg_3263_reg.
DSP Report: register r_V_15_0_2_reg_3263_reg is absorbed into DSP r_V_15_0_2_reg_3263_reg.
DSP Report: register ultra_mul_mul_12seOg_U85/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_15_0_2_reg_3263_reg.
DSP Report: operator ultra_mul_mul_12seOg_U85/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_15_0_2_reg_3263_reg.
DSP Report: Generating DSP r_V_15_1_2_reg_3283_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_2_2_load_1_reg_3138_reg is absorbed into DSP r_V_15_1_2_reg_3283_reg.
DSP Report: register ultra_mul_mul_12seOg_U89/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_15_1_2_reg_3283_reg.
DSP Report: register A_V_2_load_1_2_phi_reg_1016_reg is absorbed into DSP r_V_15_1_2_reg_3283_reg.
DSP Report: register ultra_mul_mul_12seOg_U89/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_15_1_2_reg_3283_reg.
DSP Report: register r_V_15_1_2_reg_3283_reg is absorbed into DSP r_V_15_1_2_reg_3283_reg.
DSP Report: register ultra_mul_mul_12seOg_U89/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_15_1_2_reg_3283_reg.
DSP Report: operator ultra_mul_mul_12seOg_U89/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_15_1_2_reg_3283_reg.
DSP Report: Generating DSP r_V_15_1_1_reg_3278_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_2_1_load_1_reg_3133_reg is absorbed into DSP r_V_15_1_1_reg_3278_reg.
DSP Report: register ultra_mul_mul_12seOg_U88/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_15_1_1_reg_3278_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_2_load_1_1_phi_reg_1055_reg is absorbed into DSP r_V_15_1_1_reg_3278_reg.
DSP Report: register ultra_mul_mul_12seOg_U88/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_15_1_1_reg_3278_reg.
DSP Report: register r_V_15_1_1_reg_3278_reg is absorbed into DSP r_V_15_1_1_reg_3278_reg.
DSP Report: register ultra_mul_mul_12seOg_U88/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_15_1_1_reg_3278_reg.
DSP Report: operator ultra_mul_mul_12seOg_U88/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_15_1_1_reg_3278_reg.
DSP Report: Generating DSP r_V_15_2_reg_3288_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_2_0_load_2_reg_3148_reg is absorbed into DSP r_V_15_2_reg_3288_reg.
DSP Report: register ultra_mul_mul_12seOg_U90/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_15_2_reg_3288_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_2_load_2_0_phi_reg_1074_reg is absorbed into DSP r_V_15_2_reg_3288_reg.
DSP Report: register ultra_mul_mul_12seOg_U90/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_15_2_reg_3288_reg.
DSP Report: register r_V_15_2_reg_3288_reg is absorbed into DSP r_V_15_2_reg_3288_reg.
DSP Report: register ultra_mul_mul_12seOg_U90/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_15_2_reg_3288_reg.
DSP Report: operator ultra_mul_mul_12seOg_U90/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_15_2_reg_3288_reg.
DSP Report: Generating DSP r_V_15_2_1_reg_3273_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_2_1_load_2_reg_3153_reg is absorbed into DSP r_V_15_2_1_reg_3273_reg.
DSP Report: register ultra_mul_mul_12seOg_U87/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_15_2_1_reg_3273_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_2_load_2_1_phi_reg_1036_reg is absorbed into DSP r_V_15_2_1_reg_3273_reg.
DSP Report: register ultra_mul_mul_12seOg_U87/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_15_2_1_reg_3273_reg.
DSP Report: register r_V_15_2_1_reg_3273_reg is absorbed into DSP r_V_15_2_1_reg_3273_reg.
DSP Report: register ultra_mul_mul_12seOg_U87/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_15_2_1_reg_3273_reg.
DSP Report: operator ultra_mul_mul_12seOg_U87/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_15_2_1_reg_3273_reg.
DSP Report: Generating DSP tmp7_reg_3303_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register ultra_mac_muladd_fYi_U91/ultra_mac_muladd_fYi_DSP48_2_U/b_reg_reg is absorbed into DSP tmp7_reg_3303_reg.
DSP Report: register A is absorbed into DSP tmp7_reg_3303_reg.
DSP Report: register A is absorbed into DSP tmp7_reg_3303_reg.
DSP Report: register tmp7_reg_3303_reg is absorbed into DSP tmp7_reg_3303_reg.
DSP Report: register ultra_mac_muladd_fYi_U91/ultra_mac_muladd_fYi_DSP48_2_U/m_reg_reg is absorbed into DSP tmp7_reg_3303_reg.
DSP Report: operator ultra_mac_muladd_fYi_U91/ultra_mac_muladd_fYi_DSP48_2_U/p is absorbed into DSP tmp7_reg_3303_reg.
DSP Report: operator ultra_mac_muladd_fYi_U91/ultra_mac_muladd_fYi_DSP48_2_U/m is absorbed into DSP tmp7_reg_3303_reg.
DSP Report: Generating DSP ultra_mul_mul_12sg8j_U92/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register multiple_V_8_reg is absorbed into DSP ultra_mul_mul_12sg8j_U92/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg.
DSP Report: register ultra_mul_mul_12sg8j_U92/ultra_mul_mul_12sg8j_DSP48_3_U/a_reg_reg is absorbed into DSP ultra_mul_mul_12sg8j_U92/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg.
DSP Report: register ultra_mul_mul_12sg8j_U92/ultra_mul_mul_12sg8j_DSP48_3_U/b_reg_reg is absorbed into DSP ultra_mul_mul_12sg8j_U92/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg.
DSP Report: register ultra_mul_mul_12sg8j_U92/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg is absorbed into DSP ultra_mul_mul_12sg8j_U92/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg.
DSP Report: operator ultra_mul_mul_12sg8j_U92/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg0 is absorbed into DSP ultra_mul_mul_12sg8j_U92/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg.
DSP Report: register ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: register ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: register ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg is absorbed into DSP ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg is absorbed into DSP ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg is absorbed into DSP ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
DSP Report: Generating DSP tmp9_reg_2467_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_167_reg_2432_reg is absorbed into DSP tmp9_reg_2467_reg.
DSP Report: register ultra_mul_mul_16scud_U101/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp9_reg_2467_reg.
DSP Report: register tmp_V_163_reg_2427_reg is absorbed into DSP tmp9_reg_2467_reg.
DSP Report: register ultra_mul_mul_16scud_U101/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp9_reg_2467_reg.
DSP Report: register tmp9_reg_2467_reg is absorbed into DSP tmp9_reg_2467_reg.
DSP Report: register ultra_mul_mul_16scud_U101/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp9_reg_2467_reg.
DSP Report: operator ultra_mul_mul_16scud_U101/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp9_reg_2467_reg.
DSP Report: Generating DSP tmp8_reg_2462_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_161_reg_2422_reg is absorbed into DSP tmp8_reg_2462_reg.
DSP Report: register ultra_mul_mul_16scud_U100/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp8_reg_2462_reg.
DSP Report: register tmp_V_161_reg_2422_reg is absorbed into DSP tmp8_reg_2462_reg.
DSP Report: register ultra_mul_mul_16scud_U100/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp8_reg_2462_reg.
DSP Report: register tmp8_reg_2462_reg is absorbed into DSP tmp8_reg_2462_reg.
DSP Report: register ultra_mul_mul_16scud_U100/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp8_reg_2462_reg.
DSP Report: operator ultra_mul_mul_16scud_U100/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp8_reg_2462_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U98/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP r_V_12_0_1_reg_3018_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_1134_reg is absorbed into DSP r_V_12_0_1_reg_3018_reg.
DSP Report: register ultra_mul_mul_12seOg_U107/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_12_0_1_reg_3018_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_3_load_0_1_phi_reg_849_reg is absorbed into DSP r_V_12_0_1_reg_3018_reg.
DSP Report: register ultra_mul_mul_12seOg_U103/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_12_0_1_reg_3018_reg.
DSP Report: register r_V_12_0_1_reg_3018_reg is absorbed into DSP r_V_12_0_1_reg_3018_reg.
DSP Report: register ultra_mul_mul_12seOg_U103/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_12_0_1_reg_3018_reg.
DSP Report: operator ultra_mul_mul_12seOg_U103/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_12_0_1_reg_3018_reg.
DSP Report: Generating DSP r_V_1_reg_3013_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_1130_reg is absorbed into DSP r_V_1_reg_3013_reg.
DSP Report: register ultra_mul_mul_12seOg_U102/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_1_reg_3013_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_3_load_0_0_phi_reg_834_reg is absorbed into DSP r_V_1_reg_3013_reg.
DSP Report: register ultra_mul_mul_12seOg_U102/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_1_reg_3013_reg.
DSP Report: register r_V_1_reg_3013_reg is absorbed into DSP r_V_1_reg_3013_reg.
DSP Report: register ultra_mul_mul_12seOg_U102/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_1_reg_3013_reg.
DSP Report: operator ultra_mul_mul_12seOg_U102/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_1_reg_3013_reg.
DSP Report: Generating DSP r_V_12_1_reg_3028_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_3_0_load_1_reg_2898_reg is absorbed into DSP r_V_12_1_reg_3028_reg.
DSP Report: register ultra_mul_mul_12seOg_U105/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_12_1_reg_3028_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_3_load_1_0_phi_reg_879_reg is absorbed into DSP r_V_12_1_reg_3028_reg.
DSP Report: register ultra_mul_mul_12seOg_U105/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_12_1_reg_3028_reg.
DSP Report: register r_V_12_1_reg_3028_reg is absorbed into DSP r_V_12_1_reg_3028_reg.
DSP Report: register ultra_mul_mul_12seOg_U105/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_12_1_reg_3028_reg.
DSP Report: operator ultra_mul_mul_12seOg_U105/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_12_1_reg_3028_reg.
DSP Report: Generating DSP r_V_12_0_2_reg_3023_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_1138_reg is absorbed into DSP r_V_12_0_2_reg_3023_reg.
DSP Report: register ultra_mul_mul_12seOg_U104/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_12_0_2_reg_3023_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_3_load_0_2_phi_reg_864_reg is absorbed into DSP r_V_12_0_2_reg_3023_reg.
DSP Report: register ultra_mul_mul_12seOg_U104/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_12_0_2_reg_3023_reg.
DSP Report: register r_V_12_0_2_reg_3023_reg is absorbed into DSP r_V_12_0_2_reg_3023_reg.
DSP Report: register ultra_mul_mul_12seOg_U104/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_12_0_2_reg_3023_reg.
DSP Report: operator ultra_mul_mul_12seOg_U104/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_12_0_2_reg_3023_reg.
DSP Report: Generating DSP r_V_12_1_2_reg_3043_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_3_2_load_1_reg_2903_reg is absorbed into DSP r_V_12_1_2_reg_3043_reg.
DSP Report: register ultra_mul_mul_12seOg_U108/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_12_1_2_reg_3043_reg.
DSP Report: register A_V_3_load_1_2_phi_reg_894_reg is absorbed into DSP r_V_12_1_2_reg_3043_reg.
DSP Report: register ultra_mul_mul_12seOg_U108/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_12_1_2_reg_3043_reg.
DSP Report: register r_V_12_1_2_reg_3043_reg is absorbed into DSP r_V_12_1_2_reg_3043_reg.
DSP Report: register ultra_mul_mul_12seOg_U108/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_12_1_2_reg_3043_reg.
DSP Report: operator ultra_mul_mul_12seOg_U108/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_12_1_2_reg_3043_reg.
DSP Report: Generating DSP r_V_12_1_1_reg_3038_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_1134_reg is absorbed into DSP r_V_12_1_1_reg_3038_reg.
DSP Report: register ultra_mul_mul_12seOg_U107/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_12_1_1_reg_3038_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_3_load_1_1_phi_reg_925_reg is absorbed into DSP r_V_12_1_1_reg_3038_reg.
DSP Report: register ultra_mul_mul_12seOg_U107/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_12_1_1_reg_3038_reg.
DSP Report: register r_V_12_1_1_reg_3038_reg is absorbed into DSP r_V_12_1_1_reg_3038_reg.
DSP Report: register ultra_mul_mul_12seOg_U107/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_12_1_1_reg_3038_reg.
DSP Report: operator ultra_mul_mul_12seOg_U107/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_12_1_1_reg_3038_reg.
DSP Report: Generating DSP r_V_12_2_reg_3048_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_1130_reg is absorbed into DSP r_V_12_2_reg_3048_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_3_load_2_0_phi_reg_940_reg is absorbed into DSP r_V_12_2_reg_3048_reg.
DSP Report: register ultra_mul_mul_12seOg_U109/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_12_2_reg_3048_reg.
DSP Report: register ultra_mul_mul_12seOg_U102/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_12_2_reg_3048_reg.
DSP Report: register r_V_12_2_reg_3048_reg is absorbed into DSP r_V_12_2_reg_3048_reg.
DSP Report: register ultra_mul_mul_12seOg_U109/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_12_2_reg_3048_reg.
DSP Report: operator ultra_mul_mul_12seOg_U109/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_12_2_reg_3048_reg.
DSP Report: Generating DSP r_V_12_2_1_reg_3033_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_3_1_load_2_reg_2913_reg is absorbed into DSP r_V_12_2_1_reg_3033_reg.
DSP Report: register ultra_mul_mul_12seOg_U106/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_12_2_1_reg_3033_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_3_load_2_1_phi_reg_910_reg is absorbed into DSP r_V_12_2_1_reg_3033_reg.
DSP Report: register ultra_mul_mul_12seOg_U106/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_12_2_1_reg_3033_reg.
DSP Report: register r_V_12_2_1_reg_3033_reg is absorbed into DSP r_V_12_2_1_reg_3033_reg.
DSP Report: register ultra_mul_mul_12seOg_U106/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_12_2_1_reg_3033_reg.
DSP Report: operator ultra_mul_mul_12seOg_U106/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_12_2_1_reg_3033_reg.
DSP Report: Generating DSP tmp7_reg_3063_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register A is absorbed into DSP tmp7_reg_3063_reg.
DSP Report: register A is absorbed into DSP tmp7_reg_3063_reg.
DSP Report: register B is absorbed into DSP tmp7_reg_3063_reg.
DSP Report: register B is absorbed into DSP tmp7_reg_3063_reg.
DSP Report: register tmp7_reg_3063_reg is absorbed into DSP tmp7_reg_3063_reg.
DSP Report: register ultra_mac_muladd_fYi_U110/ultra_mac_muladd_fYi_DSP48_2_U/m_reg_reg is absorbed into DSP tmp7_reg_3063_reg.
DSP Report: operator ultra_mac_muladd_fYi_U110/ultra_mac_muladd_fYi_DSP48_2_U/p is absorbed into DSP tmp7_reg_3063_reg.
DSP Report: operator ultra_mac_muladd_fYi_U110/ultra_mac_muladd_fYi_DSP48_2_U/m is absorbed into DSP tmp7_reg_3063_reg.
DSP Report: Generating DSP ultra_mul_mul_12sg8j_U111/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register multiple_V_7_reg is absorbed into DSP ultra_mul_mul_12sg8j_U111/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg.
DSP Report: register ultra_mul_mul_12sg8j_U111/ultra_mul_mul_12sg8j_DSP48_3_U/a_reg_reg is absorbed into DSP ultra_mul_mul_12sg8j_U111/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg.
DSP Report: register ultra_mul_mul_12sg8j_U111/ultra_mul_mul_12sg8j_DSP48_3_U/b_reg_reg is absorbed into DSP ultra_mul_mul_12sg8j_U111/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg.
DSP Report: register ultra_mul_mul_12sg8j_U111/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg is absorbed into DSP ultra_mul_mul_12sg8j_U111/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg.
DSP Report: operator ultra_mul_mul_12sg8j_U111/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg0 is absorbed into DSP ultra_mul_mul_12sg8j_U111/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg.
DSP Report: register ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: register ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: register ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg is absorbed into DSP ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg is absorbed into DSP ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg is absorbed into DSP ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
DSP Report: Generating DSP tmp9_reg_2303_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_121_reg_2268_reg is absorbed into DSP tmp9_reg_2303_reg.
DSP Report: register ultra_mul_mul_16scud_U118/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp9_reg_2303_reg.
DSP Report: register tmp_V_117_reg_2263_reg is absorbed into DSP tmp9_reg_2303_reg.
DSP Report: register ultra_mul_mul_16scud_U118/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp9_reg_2303_reg.
DSP Report: register tmp9_reg_2303_reg is absorbed into DSP tmp9_reg_2303_reg.
DSP Report: register ultra_mul_mul_16scud_U118/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp9_reg_2303_reg.
DSP Report: operator ultra_mul_mul_16scud_U118/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp9_reg_2303_reg.
DSP Report: Generating DSP tmp8_reg_2298_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_115_reg_2258_reg is absorbed into DSP tmp8_reg_2298_reg.
DSP Report: register ultra_mul_mul_16scud_U117/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp8_reg_2298_reg.
DSP Report: register tmp_V_115_reg_2258_reg is absorbed into DSP tmp8_reg_2298_reg.
DSP Report: register ultra_mul_mul_16scud_U117/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp8_reg_2298_reg.
DSP Report: register tmp8_reg_2298_reg is absorbed into DSP tmp8_reg_2298_reg.
DSP Report: register ultra_mul_mul_16scud_U117/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp8_reg_2298_reg.
DSP Report: operator ultra_mul_mul_16scud_U117/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp8_reg_2298_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U115/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP r_V_18_0_1_reg_2818_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_982_reg is absorbed into DSP r_V_18_0_1_reg_2818_reg.
DSP Report: register ultra_mul_mul_12seOg_U124/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_18_0_1_reg_2818_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_1_load_0_1_phi_reg_757_reg is absorbed into DSP r_V_18_0_1_reg_2818_reg.
DSP Report: register ultra_mul_mul_12seOg_U120/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_18_0_1_reg_2818_reg.
DSP Report: register r_V_18_0_1_reg_2818_reg is absorbed into DSP r_V_18_0_1_reg_2818_reg.
DSP Report: register ultra_mul_mul_12seOg_U120/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_18_0_1_reg_2818_reg.
DSP Report: operator ultra_mul_mul_12seOg_U120/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_18_0_1_reg_2818_reg.
DSP Report: Generating DSP r_V_3_reg_2813_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_978_reg is absorbed into DSP r_V_3_reg_2813_reg.
DSP Report: register ultra_mul_mul_12seOg_U119/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_3_reg_2813_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_1_load_0_0_phi_reg_746_reg is absorbed into DSP r_V_3_reg_2813_reg.
DSP Report: register ultra_mul_mul_12seOg_U119/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_3_reg_2813_reg.
DSP Report: register r_V_3_reg_2813_reg is absorbed into DSP r_V_3_reg_2813_reg.
DSP Report: register ultra_mul_mul_12seOg_U119/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_3_reg_2813_reg.
DSP Report: operator ultra_mul_mul_12seOg_U119/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_3_reg_2813_reg.
DSP Report: Generating DSP r_V_18_1_reg_2828_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_1_0_load_1_reg_2698_reg is absorbed into DSP r_V_18_1_reg_2828_reg.
DSP Report: register ultra_mul_mul_12seOg_U122/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_18_1_reg_2828_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_1_load_1_0_phi_reg_779_reg is absorbed into DSP r_V_18_1_reg_2828_reg.
DSP Report: register ultra_mul_mul_12seOg_U122/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_18_1_reg_2828_reg.
DSP Report: register r_V_18_1_reg_2828_reg is absorbed into DSP r_V_18_1_reg_2828_reg.
DSP Report: register ultra_mul_mul_12seOg_U122/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_18_1_reg_2828_reg.
DSP Report: operator ultra_mul_mul_12seOg_U122/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_18_1_reg_2828_reg.
DSP Report: Generating DSP r_V_18_0_2_reg_2823_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_986_reg is absorbed into DSP r_V_18_0_2_reg_2823_reg.
DSP Report: register ultra_mul_mul_12seOg_U121/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_18_0_2_reg_2823_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_1_load_0_2_phi_reg_768_reg is absorbed into DSP r_V_18_0_2_reg_2823_reg.
DSP Report: register ultra_mul_mul_12seOg_U121/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_18_0_2_reg_2823_reg.
DSP Report: register r_V_18_0_2_reg_2823_reg is absorbed into DSP r_V_18_0_2_reg_2823_reg.
DSP Report: register ultra_mul_mul_12seOg_U121/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_18_0_2_reg_2823_reg.
DSP Report: operator ultra_mul_mul_12seOg_U121/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_18_0_2_reg_2823_reg.
DSP Report: Generating DSP r_V_18_1_2_reg_2843_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_1_2_load_1_reg_2703_reg is absorbed into DSP r_V_18_1_2_reg_2843_reg.
DSP Report: register ultra_mul_mul_12seOg_U125/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_18_1_2_reg_2843_reg.
DSP Report: register A_V_1_load_1_2_phi_reg_790_reg is absorbed into DSP r_V_18_1_2_reg_2843_reg.
DSP Report: register ultra_mul_mul_12seOg_U125/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_18_1_2_reg_2843_reg.
DSP Report: register r_V_18_1_2_reg_2843_reg is absorbed into DSP r_V_18_1_2_reg_2843_reg.
DSP Report: register ultra_mul_mul_12seOg_U125/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_18_1_2_reg_2843_reg.
DSP Report: operator ultra_mul_mul_12seOg_U125/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_18_1_2_reg_2843_reg.
DSP Report: Generating DSP r_V_18_1_1_reg_2838_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_982_reg is absorbed into DSP r_V_18_1_1_reg_2838_reg.
DSP Report: register ultra_mul_mul_12seOg_U124/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_18_1_1_reg_2838_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_1_load_1_1_phi_reg_813_reg is absorbed into DSP r_V_18_1_1_reg_2838_reg.
DSP Report: register ultra_mul_mul_12seOg_U124/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_18_1_1_reg_2838_reg.
DSP Report: register r_V_18_1_1_reg_2838_reg is absorbed into DSP r_V_18_1_1_reg_2838_reg.
DSP Report: register ultra_mul_mul_12seOg_U124/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_18_1_1_reg_2838_reg.
DSP Report: operator ultra_mul_mul_12seOg_U124/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_18_1_1_reg_2838_reg.
DSP Report: Generating DSP r_V_18_2_reg_2848_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_978_reg is absorbed into DSP r_V_18_2_reg_2848_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_1_load_2_0_phi_reg_824_reg is absorbed into DSP r_V_18_2_reg_2848_reg.
DSP Report: register ultra_mul_mul_12seOg_U126/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_18_2_reg_2848_reg.
DSP Report: register ultra_mul_mul_12seOg_U119/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_18_2_reg_2848_reg.
DSP Report: register r_V_18_2_reg_2848_reg is absorbed into DSP r_V_18_2_reg_2848_reg.
DSP Report: register ultra_mul_mul_12seOg_U126/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_18_2_reg_2848_reg.
DSP Report: operator ultra_mul_mul_12seOg_U126/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_18_2_reg_2848_reg.
DSP Report: Generating DSP r_V_18_2_1_reg_2833_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_1_1_load_2_reg_2713_reg is absorbed into DSP r_V_18_2_1_reg_2833_reg.
DSP Report: register ultra_mul_mul_12seOg_U123/ultra_mul_mul_12seOg_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_18_2_1_reg_2833_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_1_load_2_1_phi_reg_802_reg is absorbed into DSP r_V_18_2_1_reg_2833_reg.
DSP Report: register ultra_mul_mul_12seOg_U123/ultra_mul_mul_12seOg_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_18_2_1_reg_2833_reg.
DSP Report: register r_V_18_2_1_reg_2833_reg is absorbed into DSP r_V_18_2_1_reg_2833_reg.
DSP Report: register ultra_mul_mul_12seOg_U123/ultra_mul_mul_12seOg_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_18_2_1_reg_2833_reg.
DSP Report: operator ultra_mul_mul_12seOg_U123/ultra_mul_mul_12seOg_DSP48_1_U/p_reg0 is absorbed into DSP r_V_18_2_1_reg_2833_reg.
DSP Report: Generating DSP tmp7_reg_2863_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register A is absorbed into DSP tmp7_reg_2863_reg.
DSP Report: register A is absorbed into DSP tmp7_reg_2863_reg.
DSP Report: register B is absorbed into DSP tmp7_reg_2863_reg.
DSP Report: register B is absorbed into DSP tmp7_reg_2863_reg.
DSP Report: register tmp7_reg_2863_reg is absorbed into DSP tmp7_reg_2863_reg.
DSP Report: register ultra_mac_muladd_fYi_U127/ultra_mac_muladd_fYi_DSP48_2_U/m_reg_reg is absorbed into DSP tmp7_reg_2863_reg.
DSP Report: operator ultra_mac_muladd_fYi_U127/ultra_mac_muladd_fYi_DSP48_2_U/p is absorbed into DSP tmp7_reg_2863_reg.
DSP Report: operator ultra_mac_muladd_fYi_U127/ultra_mac_muladd_fYi_DSP48_2_U/m is absorbed into DSP tmp7_reg_2863_reg.
DSP Report: Generating DSP ultra_mul_mul_12sg8j_U128/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register multiple_V_9_reg is absorbed into DSP ultra_mul_mul_12sg8j_U128/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg.
DSP Report: register ultra_mul_mul_12sg8j_U128/ultra_mul_mul_12sg8j_DSP48_3_U/a_reg_reg is absorbed into DSP ultra_mul_mul_12sg8j_U128/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg.
DSP Report: register ultra_mul_mul_12sg8j_U128/ultra_mul_mul_12sg8j_DSP48_3_U/b_reg_reg is absorbed into DSP ultra_mul_mul_12sg8j_U128/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg.
DSP Report: register ultra_mul_mul_12sg8j_U128/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg is absorbed into DSP ultra_mul_mul_12sg8j_U128/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg.
DSP Report: operator ultra_mul_mul_12sg8j_U128/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg0 is absorbed into DSP ultra_mul_mul_12sg8j_U128/ultra_mul_mul_12sg8j_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg.
DSP Report: register ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: register ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: register ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg is absorbed into DSP ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg is absorbed into DSP ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg is absorbed into DSP ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
DSP Report: operator ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg.
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_33ns_31UhA.v:26]
DSP Report: Generating DSP tmp2_reg_1410_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_29_reg_1375_reg is absorbed into DSP tmp2_reg_1410_reg.
DSP Report: register ultra_mul_mul_16scud_U138/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp2_reg_1410_reg.
DSP Report: register tmp_V_25_reg_1370_reg is absorbed into DSP tmp2_reg_1410_reg.
DSP Report: register ultra_mul_mul_16scud_U138/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp2_reg_1410_reg.
DSP Report: register tmp2_reg_1410_reg is absorbed into DSP tmp2_reg_1410_reg.
DSP Report: register ultra_mul_mul_16scud_U138/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp2_reg_1410_reg.
DSP Report: operator ultra_mul_mul_16scud_U138/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp2_reg_1410_reg.
DSP Report: Generating DSP tmp1_reg_1405_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_23_reg_1365_reg is absorbed into DSP tmp1_reg_1405_reg.
DSP Report: register ultra_mul_mul_16scud_U137/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp1_reg_1405_reg.
DSP Report: register tmp_V_23_reg_1365_reg is absorbed into DSP tmp1_reg_1405_reg.
DSP Report: register ultra_mul_mul_16scud_U137/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp1_reg_1405_reg.
DSP Report: register tmp1_reg_1405_reg is absorbed into DSP tmp1_reg_1405_reg.
DSP Report: register ultra_mul_mul_16scud_U137/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp1_reg_1405_reg.
DSP Report: operator ultra_mul_mul_16scud_U137/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp1_reg_1405_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U133/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP buf_V_reg_1711_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register B is absorbed into DSP buf_V_reg_1711_reg.
DSP Report: register A is absorbed into DSP buf_V_reg_1711_reg.
DSP Report: register buf_V_reg_1711_reg is absorbed into DSP buf_V_reg_1711_reg.
DSP Report: register ultra_mac_muladd_VhK_U139/ultra_mac_muladd_VhK_DSP48_5_U/m_reg_reg is absorbed into DSP buf_V_reg_1711_reg.
DSP Report: operator ultra_mac_muladd_VhK_U139/ultra_mac_muladd_VhK_DSP48_5_U/p is absorbed into DSP buf_V_reg_1711_reg.
DSP Report: operator ultra_mac_muladd_VhK_U139/ultra_mac_muladd_VhK_DSP48_5_U/m is absorbed into DSP buf_V_reg_1711_reg.
DSP Report: Generating DSP ultra_mul_mul_12sWhU_U140/ultra_mul_mul_12sWhU_DSP48_6_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register multiple_V_10_reg is absorbed into DSP ultra_mul_mul_12sWhU_U140/ultra_mul_mul_12sWhU_DSP48_6_U/p_reg_reg.
DSP Report: register ultra_mul_mul_12sWhU_U140/ultra_mul_mul_12sWhU_DSP48_6_U/a_reg_reg is absorbed into DSP ultra_mul_mul_12sWhU_U140/ultra_mul_mul_12sWhU_DSP48_6_U/p_reg_reg.
DSP Report: register ultra_mul_mul_12sWhU_U140/ultra_mul_mul_12sWhU_DSP48_6_U/b_reg_reg is absorbed into DSP ultra_mul_mul_12sWhU_U140/ultra_mul_mul_12sWhU_DSP48_6_U/p_reg_reg.
DSP Report: register ultra_mul_mul_12sWhU_U140/ultra_mul_mul_12sWhU_DSP48_6_U/p_reg_reg is absorbed into DSP ultra_mul_mul_12sWhU_U140/ultra_mul_mul_12sWhU_DSP48_6_U/p_reg_reg.
DSP Report: operator ultra_mul_mul_12sWhU_U140/ultra_mul_mul_12sWhU_DSP48_6_U/p_reg0 is absorbed into DSP ultra_mul_mul_12sWhU_U140/ultra_mul_mul_12sWhU_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/buff0_reg.
DSP Report: register B is absorbed into DSP ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/buff0_reg.
DSP Report: register ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/buff0_reg.
DSP Report: operator ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/buff0_reg.
DSP Report: operator ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/buff1_reg.
DSP Report: register B is absorbed into DSP ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/buff1_reg.
DSP Report: register ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/buff1_reg is absorbed into DSP ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/buff1_reg.
DSP Report: register ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/buff1_reg.
DSP Report: operator ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/buff1_reg.
DSP Report: operator ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/tmp_product.
DSP Report: register ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/tmp_product.
DSP Report: register ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/buff1_reg is absorbed into DSP ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/tmp_product.
DSP Report: operator ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/tmp_product.
DSP Report: operator ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/tmp_product.
DSP Report: Generating DSP ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/buff2_reg.
DSP Report: register B is absorbed into DSP ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/buff2_reg.
DSP Report: register ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/buff2_reg.
DSP Report: register ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/buff2_reg is absorbed into DSP ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/buff2_reg.
DSP Report: register ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/buff1_reg is absorbed into DSP ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/buff2_reg.
DSP Report: operator ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/buff2_reg.
DSP Report: operator ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/buff2_reg.
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_32ns_30Zio.v:26]
DSP Report: Generating DSP tmp2_reg_1356_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_52_reg_1321_reg is absorbed into DSP tmp2_reg_1356_reg.
DSP Report: register ultra_mul_mul_16scud_U155/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp2_reg_1356_reg.
DSP Report: register tmp_V_48_reg_1316_reg is absorbed into DSP tmp2_reg_1356_reg.
DSP Report: register ultra_mul_mul_16scud_U155/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp2_reg_1356_reg.
DSP Report: register tmp2_reg_1356_reg is absorbed into DSP tmp2_reg_1356_reg.
DSP Report: register ultra_mul_mul_16scud_U155/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp2_reg_1356_reg.
DSP Report: operator ultra_mul_mul_16scud_U155/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp2_reg_1356_reg.
DSP Report: Generating DSP tmp1_reg_1351_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_46_reg_1311_reg is absorbed into DSP tmp1_reg_1351_reg.
DSP Report: register ultra_mul_mul_16scud_U154/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp1_reg_1351_reg.
DSP Report: register tmp_V_46_reg_1311_reg is absorbed into DSP tmp1_reg_1351_reg.
DSP Report: register ultra_mul_mul_16scud_U154/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp1_reg_1351_reg.
DSP Report: register tmp1_reg_1351_reg is absorbed into DSP tmp1_reg_1351_reg.
DSP Report: register ultra_mul_mul_16scud_U154/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp1_reg_1351_reg.
DSP Report: operator ultra_mul_mul_16scud_U154/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp1_reg_1351_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U150/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP buf_V_reg_1636_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register B is absorbed into DSP buf_V_reg_1636_reg.
DSP Report: register A is absorbed into DSP buf_V_reg_1636_reg.
DSP Report: register buf_V_reg_1636_reg is absorbed into DSP buf_V_reg_1636_reg.
DSP Report: register ultra_mac_muladd_VhK_U156/ultra_mac_muladd_VhK_DSP48_5_U/m_reg_reg is absorbed into DSP buf_V_reg_1636_reg.
DSP Report: operator ultra_mac_muladd_VhK_U156/ultra_mac_muladd_VhK_DSP48_5_U/p is absorbed into DSP buf_V_reg_1636_reg.
DSP Report: operator ultra_mac_muladd_VhK_U156/ultra_mac_muladd_VhK_DSP48_5_U/m is absorbed into DSP buf_V_reg_1636_reg.
DSP Report: Generating DSP ultra_mul_mul_12s0iy_U157/ultra_mul_mul_12s0iy_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register multiple_V_11_reg is absorbed into DSP ultra_mul_mul_12s0iy_U157/ultra_mul_mul_12s0iy_DSP48_7_U/p_reg_reg.
DSP Report: register ultra_mul_mul_12s0iy_U157/ultra_mul_mul_12s0iy_DSP48_7_U/a_reg_reg is absorbed into DSP ultra_mul_mul_12s0iy_U157/ultra_mul_mul_12s0iy_DSP48_7_U/p_reg_reg.
DSP Report: register ultra_mul_mul_12s0iy_U157/ultra_mul_mul_12s0iy_DSP48_7_U/b_reg_reg is absorbed into DSP ultra_mul_mul_12s0iy_U157/ultra_mul_mul_12s0iy_DSP48_7_U/p_reg_reg.
DSP Report: register ultra_mul_mul_12s0iy_U157/ultra_mul_mul_12s0iy_DSP48_7_U/p_reg_reg is absorbed into DSP ultra_mul_mul_12s0iy_U157/ultra_mul_mul_12s0iy_DSP48_7_U/p_reg_reg.
DSP Report: operator ultra_mul_mul_12s0iy_U157/ultra_mul_mul_12s0iy_DSP48_7_U/p_reg0 is absorbed into DSP ultra_mul_mul_12s0iy_U157/ultra_mul_mul_12s0iy_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/buff0_reg.
DSP Report: register B is absorbed into DSP ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/buff0_reg.
DSP Report: register ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/buff0_reg is absorbed into DSP ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/buff0_reg.
DSP Report: operator ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/tmp_product is absorbed into DSP ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/buff0_reg.
DSP Report: operator ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/tmp_product is absorbed into DSP ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/buff1_reg.
DSP Report: register B is absorbed into DSP ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/buff1_reg.
DSP Report: register ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/buff1_reg is absorbed into DSP ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/buff1_reg.
DSP Report: register ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/buff0_reg is absorbed into DSP ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/buff1_reg.
DSP Report: operator ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/tmp_product is absorbed into DSP ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/buff1_reg.
DSP Report: operator ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/tmp_product is absorbed into DSP ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/buff0_reg is absorbed into DSP ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/tmp_product.
DSP Report: register ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/buff0_reg is absorbed into DSP ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/tmp_product.
DSP Report: register ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/buff1_reg is absorbed into DSP ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/tmp_product.
DSP Report: operator ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/tmp_product is absorbed into DSP ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/tmp_product.
DSP Report: operator ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/tmp_product is absorbed into DSP ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/tmp_product.
DSP Report: Generating DSP ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/buff0_reg is absorbed into DSP ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/buff2_reg.
DSP Report: register B is absorbed into DSP ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/buff2_reg.
DSP Report: register ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/buff0_reg is absorbed into DSP ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/buff2_reg.
DSP Report: register ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/buff2_reg is absorbed into DSP ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/buff2_reg.
DSP Report: register ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/buff1_reg is absorbed into DSP ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/buff2_reg.
DSP Report: operator ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/tmp_product is absorbed into DSP ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/buff2_reg.
DSP Report: operator ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/tmp_product is absorbed into DSP ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/buff2_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/f638/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
DSP Report: Generating DSP tmp3_reg_334_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_195_reg_249_reg is absorbed into DSP tmp3_reg_334_reg.
DSP Report: register reg_119_reg is absorbed into DSP tmp3_reg_334_reg.
DSP Report: register ultra_mul_mul_16scud_U170/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp3_reg_334_reg.
DSP Report: register ultra_mul_mul_16scud_U169/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp3_reg_334_reg.
DSP Report: register tmp3_reg_334_reg is absorbed into DSP tmp3_reg_334_reg.
DSP Report: register ultra_mul_mul_16scud_U170/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp3_reg_334_reg.
DSP Report: operator ultra_mul_mul_16scud_U170/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp3_reg_334_reg.
DSP Report: Generating DSP tmp2_reg_329_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_195_reg_249_reg is absorbed into DSP tmp2_reg_329_reg.
DSP Report: register ultra_mul_mul_16scud_U169/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp2_reg_329_reg.
DSP Report: register reg_114_reg is absorbed into DSP tmp2_reg_329_reg.
DSP Report: register ultra_mul_mul_16scud_U169/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp2_reg_329_reg.
DSP Report: register tmp2_reg_329_reg is absorbed into DSP tmp2_reg_329_reg.
DSP Report: register ultra_mul_mul_16scud_U169/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp2_reg_329_reg.
DSP Report: operator ultra_mul_mul_16scud_U169/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp2_reg_329_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U166/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP tmp5_reg_294_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_119_reg is absorbed into DSP tmp5_reg_294_reg.
DSP Report: register ultra_mul_mul_16scud_U168/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp5_reg_294_reg.
DSP Report: register tmp_V_192_reg_243_reg is absorbed into DSP tmp5_reg_294_reg.
DSP Report: register ultra_mul_mul_16scud_U168/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp5_reg_294_reg.
DSP Report: register tmp5_reg_294_reg is absorbed into DSP tmp5_reg_294_reg.
DSP Report: register ultra_mul_mul_16scud_U168/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp5_reg_294_reg.
DSP Report: operator ultra_mul_mul_16scud_U168/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp5_reg_294_reg.
DSP Report: Generating DSP tmp4_reg_289_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_191_reg_237_reg is absorbed into DSP tmp4_reg_289_reg.
DSP Report: register ultra_mul_mul_16scud_U167/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp4_reg_289_reg.
DSP Report: register tmp_V_191_reg_237_reg is absorbed into DSP tmp4_reg_289_reg.
DSP Report: register ultra_mul_mul_16scud_U167/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp4_reg_289_reg.
DSP Report: register tmp4_reg_289_reg is absorbed into DSP tmp4_reg_289_reg.
DSP Report: register ultra_mul_mul_16scud_U167/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp4_reg_289_reg.
DSP Report: operator ultra_mul_mul_16scud_U167/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp4_reg_289_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U165/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
INFO: [Synth 8-5583] The signal A_V_6_0_U/FC_144_128_s_A_V_Bew_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_6_1_U/FC_144_128_s_A_V_Bew_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_6_2_U/FC_144_128_s_A_V_Bew_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_6_3_U/FC_144_128_s_A_V_Bew_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_6_4_U/FC_144_128_s_A_V_Bew_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_6_5_U/FC_144_128_s_A_V_Bew_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_6_6_U/FC_144_128_s_A_V_Bew_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_6_7_U/FC_144_128_s_A_V_Bew_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_6_8_U/FC_144_128_s_A_V_Bew_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_5_0_U/FC_144_128_s_A_V_Bew_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_5_1_U/FC_144_128_s_A_V_Bew_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_5_2_U/FC_144_128_s_A_V_Bew_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_5_3_U/FC_144_128_s_A_V_Bew_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_5_4_U/FC_144_128_s_A_V_Bew_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_5_5_U/FC_144_128_s_A_V_Bew_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_5_6_U/FC_144_128_s_A_V_Bew_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_5_7_U/FC_144_128_s_A_V_Bew_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ib_2_reg_9799_reg[0]' (FDE) to 'inst/i_31_0/Conv_S_U0/ib_mid_reg_9777_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ib_2_reg_9799_reg[1]' (FDE) to 'inst/i_31_0/Conv_S_U0/ib_mid_reg_9777_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_31_0/Conv_S_U0/\tmp_113_35_t_mid2_reg_9815_pp2_iter4_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_97_reg_12254_reg[0]' (FDE) to 'inst/i_31_0/Conv_S_U0/r_V_reg_12244_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_97_reg_12254_reg[1]' (FDE) to 'inst/i_31_0/Conv_S_U0/r_V_reg_12244_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_97_reg_12254_reg[2]' (FDE) to 'inst/i_31_0/Conv_S_U0/r_V_reg_12244_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_97_reg_12254_reg[3]' (FDE) to 'inst/i_31_0/Conv_S_U0/r_V_reg_12244_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_97_reg_12254_reg[4]' (FDE) to 'inst/i_31_0/Conv_S_U0/r_V_reg_12244_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_97_reg_12254_reg[5]' (FDE) to 'inst/i_31_0/Conv_S_U0/r_V_reg_12244_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_97_reg_12254_reg[6]' (FDE) to 'inst/i_31_0/Conv_S_U0/r_V_reg_12244_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_97_reg_12254_reg[7]' (FDE) to 'inst/i_31_0/Conv_S_U0/r_V_reg_12244_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_97_reg_12254_reg[8]' (FDE) to 'inst/i_31_0/Conv_S_U0/r_V_reg_12244_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_97_reg_12254_reg[9]' (FDE) to 'inst/i_31_0/Conv_S_U0/r_V_reg_12244_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_97_reg_12254_reg[10]' (FDE) to 'inst/i_31_0/Conv_S_U0/r_V_reg_12244_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_97_reg_12254_reg[11]' (FDE) to 'inst/i_31_0/Conv_S_U0/r_V_reg_12244_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_97_reg_12254_reg[12]' (FDE) to 'inst/i_31_0/Conv_S_U0/r_V_reg_12244_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_97_reg_12254_reg[13]' (FDE) to 'inst/i_31_0/Conv_S_U0/r_V_reg_12244_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_97_reg_12254_reg[14]' (FDE) to 'inst/i_31_0/Conv_S_U0/r_V_reg_12244_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_97_reg_12254_reg[15]' (FDE) to 'inst/i_31_0/Conv_S_U0/r_V_reg_12244_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/r_V_reg_12244_reg[27]' (FDE) to 'inst/i_31_0/Conv_S_U0/tmp_109_reg_12249_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_110_reg_12284_reg[0]' (FDE) to 'inst/i_31_0/Conv_S_U0/r_V_8_reg_12279_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_97_reg_12254_pp2_iter15_reg_reg[15]' (FDE) to 'inst/i_31_0/Conv_S_U0/tmp_109_reg_12249_pp2_iter15_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_89_reg_12264_reg[16]' (FDE) to 'inst/i_31_0/Conv_S_U0/tmp_89_reg_12264_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_89_reg_12264_reg[17]' (FDE) to 'inst/i_31_0/Conv_S_U0/tmp_89_reg_12264_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_89_reg_12264_reg[18]' (FDE) to 'inst/i_31_0/Conv_S_U0/tmp_89_reg_12264_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_89_reg_12264_reg[19]' (FDE) to 'inst/i_31_0/Conv_S_U0/tmp_89_reg_12264_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[2]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[4]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[5]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[8]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[9]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[12]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[13]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[16]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[17]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[0]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[1]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[3]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[6]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[7]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[10]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[11]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[14]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[15]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[18]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[19]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[20]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[21]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[22]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[23]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[24]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[25]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[26]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[27]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[28]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[29]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[30]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[31]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[32]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[33]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_31_0/Conv_S_U0/\ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_0/Conv_S_U0/\ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[34] )
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_112_reg_12300_reg[0]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12295_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_112_reg_12300_reg[1]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12295_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_112_reg_12300_reg[2]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12295_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_112_reg_12300_reg[3]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12295_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_112_reg_12300_reg[4]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12295_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_112_reg_12300_reg[5]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12295_reg[43]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_112_reg_12300_reg[6]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12295_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_112_reg_12300_reg[7]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12295_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_112_reg_12300_reg[8]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12295_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_112_reg_12300_reg[9]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12295_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_112_reg_12300_reg[10]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12295_reg[48]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_112_reg_12300_reg[11]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12295_reg[49]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_112_reg_12300_reg[12]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12295_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_112_reg_12300_reg[13]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12295_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_112_reg_12300_reg[14]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12295_reg[52]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_112_reg_12300_reg[15]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12295_reg[53]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_112_reg_12300_reg[16]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12295_reg[54]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_112_reg_12300_reg[17]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12295_reg[55]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_112_reg_12300_reg[18]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12295_reg[56]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_112_reg_12300_reg[19]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12295_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_112_reg_12300_reg[20]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12295_reg[58]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_112_reg_12300_reg[21]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12295_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_112_reg_12300_reg[22]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12295_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_112_reg_12300_reg[23]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12295_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_112_reg_12300_reg[24]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12295_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_112_reg_12300_reg[25]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12295_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_112_reg_12300_reg[26]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12295_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_112_reg_12300_reg[27]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12295_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/mul_reg_12295_reg[66]' (FDE) to 'inst/i_31_0/Conv_S_U0/tmp_112_reg_12300_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_0/\AXI_DMA_SLAVE_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_0/Conv_S_U0/ap_done_reg_reg)
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[47]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[46]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[45]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[44]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[43]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[42]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[41]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[40]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[39]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[38]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[37]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[36]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[35]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[34]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[33]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[32]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[31]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[30]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[29]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[28]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[27]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[26]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[25]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[24]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[23]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[22]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[21]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[20]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[19]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[18]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[17]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[47]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[46]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[45]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[44]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[43]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[42]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[41]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[40]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[39]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[38]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[37]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[36]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[35]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[34]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[33]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[32]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[31]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[30]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[29]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[28]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[27]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[26]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[25]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[24]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[23]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[22]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[21]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[20]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[19]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[18]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[17]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (j_reg_6773_reg[8]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg[47]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg[46]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg[45]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg[44]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg[43]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg[42]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg[41]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg[40]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg[39]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg[38]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg[37]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg[36]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg[35]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg[34]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg[33]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg[32]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg[31]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg[30]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg[29]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg[28]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg[27]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg[26]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg[25]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg[24]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg[23]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg[22]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg[21]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg[20]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg[19]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg[18]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff1_reg[17]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg[47]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg[46]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg[45]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg[44]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff2_reg[43]) is unused and will be removed from module Conv_S.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/i_31_1/Conv_3_U0/tmp_135_reg_5204_reg[0]' (FDE) to 'inst/i_31_1/Conv_3_U0/tmp_143_reg_5218_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_1/Conv_3_U0/tmp_135_reg_5204_reg[1]' (FDE) to 'inst/i_31_1/Conv_3_U0/tmp_143_reg_5218_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_1/Conv_3_U0/tmp_142_reg_5213_reg[1]' (FDE) to 'inst/i_31_1/Conv_3_U0/tmp_143_reg_5218_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_1/Conv_3_U0/tmp_144_cast_reg_5831_reg[0]' (FDE) to 'inst/i_31_1/Conv_3_U0/A_V_10_addr_5_reg_5850_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_1/Conv_3_U0/tmp_144_cast_reg_5831_reg[1]' (FDE) to 'inst/i_31_1/Conv_3_U0/A_V_10_addr_5_reg_5850_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_1/Conv_3_U0/tmp_144_cast_reg_5831_reg[2]' (FDE) to 'inst/i_31_1/Conv_3_U0/A_V_10_addr_5_reg_5850_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_1/Conv_3_U0/tmp_144_cast_reg_5831_reg[3]' (FDE) to 'inst/i_31_1/Conv_3_U0/A_V_10_addr_5_reg_5850_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_1/Conv_3_U0/tmp_144_cast_reg_5831_reg[4]' (FDE) to 'inst/i_31_1/Conv_3_U0/A_V_10_addr_5_reg_5850_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_1/Conv_3_U0/tmp_144_cast_reg_5831_reg[5]' (FDE) to 'inst/i_31_1/Conv_3_U0/A_V_10_addr_5_reg_5850_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_1/Conv_3_U0/tmp_144_cast_reg_5831_reg[6]' (FDE) to 'inst/i_31_1/Conv_3_U0/A_V_10_addr_5_reg_5850_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_1/Conv_3_U0/tmp_144_cast_reg_5831_reg[7]' (FDE) to 'inst/i_31_1/Conv_3_U0/A_V_10_addr_5_reg_5850_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_1/Conv_3_U0/tmp_144_cast_reg_5831_reg[8]' (FDE) to 'inst/i_31_1/Conv_3_U0/A_V_10_addr_5_reg_5850_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_1/Conv_3_U0/tmp_142_reg_5213_reg[0]' (FDE) to 'inst/i_31_1/Conv_3_U0/tmp_143_reg_5218_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_1/Conv_3_U0/\tmp_142_reg_5213_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_31_1/\Pool_16_63_3_0_U0/ultra_urem_4ns_3nyd2_U34/ultra_urem_4ns_3nyd2_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_31_1/Conv_3_U0/\tmp_275_0_35_t_mid2_reg_5167_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_1/\Pool_16_63_3_0_U0/ultra_urem_4ns_3nyd2_U34/ultra_urem_4ns_3nyd2_div_U/ultra_urem_4ns_3nyd2_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_1/\Pool_16_63_3_0_U0/ia_cast_mid2_reg_1782_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_31_1/Conv_3_U0/\ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_1/Conv_3_U0/\ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_1/\Pool_16_63_3_0_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_1/Conv_3_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_31_1/\Pool_16_63_3_0_U0/ultra_urem_4ns_3nyd2_U34/ultra_urem_4ns_3nyd2_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_1/\Pool_16_63_3_0_U0/ultra_urem_4ns_3nyd2_U34/ultra_urem_4ns_3nyd2_div_U/ultra_urem_4ns_3nyd2_div_u_0/divisor_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_31_1/\Pool_16_63_3_0_U0/ultra_urem_4ns_3nyd2_U34/ultra_urem_4ns_3nyd2_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_1/\Pool_16_63_3_0_U0/ultra_urem_4ns_3nyd2_U34/ultra_urem_4ns_3nyd2_div_U/ultra_urem_4ns_3nyd2_div_u_0/loop[0].remd_tmp_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_31_1/\Pool_16_63_3_0_U0/ultra_urem_4ns_3nyd2_U34/ultra_urem_4ns_3nyd2_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_1/\Pool_16_63_3_0_U0/ultra_urem_4ns_3nyd2_U34/ultra_urem_4ns_3nyd2_div_U/ultra_urem_4ns_3nyd2_div_u_0/loop[1].remd_tmp_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_31_1/\Pool_16_63_3_0_U0/ultra_urem_4ns_3nyd2_U34/ultra_urem_4ns_3nyd2_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_1/\Pool_16_63_3_0_U0/ultra_urem_4ns_3nyd2_U34/ultra_urem_4ns_3nyd2_div_U/ultra_urem_4ns_3nyd2_div_u_0/loop[1].remd_tmp_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_31_2/Conv_1_U0/\ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_2/Conv_1_U0/\ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[34] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_31_2/Conv_U0/\ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_2/Conv_U0/\ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_2/Conv_1_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_2/Conv_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_31_3/FC_144_128_U0/\ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/a_reg0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_3/FC_144_128_U0/\ultra_mul_33ns_31UhA_U136/ultra_mul_33ns_31UhA_MulnS_2_U/a_reg0_reg[32] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_31_3/Conv_2_U0/\ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_3/Conv_2_U0/\ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/a_reg0_reg[34] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_31_3/FC_128_8_U0/\ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/a_reg0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_3/FC_128_8_U0/\ultra_mul_32ns_30Zio_U153/ultra_mul_32ns_30Zio_MulnS_3_U/a_reg0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_3/FC_128_8_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_3/FC_144_128_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_3/AXI_DMA_MASTER_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_3/Conv_2_U0/ap_done_reg_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:23 ; elapsed = 00:03:37 . Memory (MB): peak = 1358.324 ; gain = 976.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Conv_S_B_V_4_0_ram:       | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_S_B_V_4_0_ram:       | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_S_B_V_4_0_ram:       | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_S_B_V_4_0_ram:       | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_S_B_V_4_0_ram:       | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_B_V_0_ram:         | ram_reg    | 4 K x 12(WRITE_FIRST)  | W | R | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Conv_3_B_V_0_ram:         | ram_reg    | 4 K x 12(WRITE_FIRST)  | W | R | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Conv_3_B_V_0_ram:         | ram_reg    | 4 K x 12(WRITE_FIRST)  | W | R | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Conv_3_B_V_0_ram:         | ram_reg    | 4 K x 12(WRITE_FIRST)  | W | R | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Conv_3_B_V_0_ram:         | ram_reg    | 4 K x 12(WRITE_FIRST)  | W | R | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Pool_16_63_3_0_s_hbi_ram: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Pool_16_63_3_0_s_hbi_ram: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Pool_16_63_3_0_s_hbi_ram: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Pool_16_63_3_0_s_hbi_ram: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Pool_16_63_3_0_s_hbi_ram: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Pool_16_63_3_0_s_hbi_ram: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Pool_16_63_3_0_s_hbi_ram: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Pool_16_63_3_0_s_hbi_ram: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Pool_16_63_3_0_s_hbi_ram: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Pool_16_63_3_0_s_hbi_ram: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Pool_16_63_3_0_s_hbi_ram: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Pool_16_63_3_0_s_hbi_ram: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Pool_16_63_3_0_s_hbi_ram: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Pool_16_63_3_0_s_hbi_ram: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Pool_16_63_3_0_s_hbi_ram: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Pool_16_63_3_0_s_hbi_ram: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 12(WRITE_FIRST)  | W | R | 8 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 12(WRITE_FIRST)  | W | R | 8 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 12(WRITE_FIRST)  | W | R | 8 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 12(WRITE_FIRST)  | W | R | 8 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 12(WRITE_FIRST)  | W | R | 8 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 12(WRITE_FIRST)  | W | R | 8 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_2_B_V_1_0_ram:       | ram_reg    | 2 K x 12(WRITE_FIRST)  | W | R | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Conv_2_B_V_1_0_ram:       | ram_reg    | 2 K x 12(WRITE_FIRST)  | W | R | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Conv_2_B_V_1_0_ram:       | ram_reg    | 2 K x 12(WRITE_FIRST)  | W | R | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Conv_2_A_V_1_2_ram:       | ram_reg    | 256 x 12(WRITE_FIRST)  | W | R | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_2_A_V_1_2_ram:       | ram_reg    | 256 x 12(WRITE_FIRST)  | W | R | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_2_A_V_1_2_ram:       | ram_reg    | 256 x 12(WRITE_FIRST)  | W | R | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_2_A_V_1_2_ram:       | ram_reg    | 256 x 12(WRITE_FIRST)  | W | R | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_2_A_V_1_2_ram:       | ram_reg    | 256 x 12(WRITE_FIRST)  | W | R | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_B_V_KfY_ram: | ram_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_B_V_KfY_ram: | ram_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_B_V_KfY_ram: | ram_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_B_V_KfY_ram: | ram_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_B_V_KfY_ram: | ram_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_B_V_KfY_ram: | ram_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_B_V_KfY_ram: | ram_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_B_V_KfY_ram: | ram_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_B_V_KfY_ram: | ram_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------------------------------------------+----------------+----------------------+------------------+
|Module Name               | RTL Object                                     | Inference      | Size (Depth x Width) | Primitives       | 
+--------------------------+------------------------------------------------+----------------+----------------------+------------------+
|inst/i_31_0/Conv_S_U0     | A_V_4_249_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_245_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_241_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_237_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_233_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_229_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_225_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_221_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_217_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_213_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_209_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_205_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_201_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_197_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_193_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_189_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_185_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_181_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_177_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_173_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_169_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_165_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_161_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_157_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_153_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_149_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_145_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_141_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_137_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_133_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_129_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_125_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_121_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_117_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_113_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_109_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_105_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_101_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_97_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_93_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_89_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_85_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_81_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_77_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_73_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_69_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_65_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_61_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_57_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_53_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_49_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_45_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_41_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_37_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_33_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_29_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_25_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_21_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_17_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_13_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_9_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_5_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_1_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_248_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_244_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_240_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_236_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_232_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_228_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_224_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_220_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_216_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_212_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_208_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_204_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_200_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_196_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_192_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_188_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_184_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_180_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_176_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_172_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_168_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_164_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_160_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_156_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_152_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_148_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_144_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_140_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_136_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_132_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_128_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_124_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_120_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_116_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_112_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_108_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_104_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_100_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_96_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_92_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_88_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_84_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_80_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_76_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_72_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_68_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_64_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_60_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_56_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_52_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_48_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_44_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_40_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_36_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_32_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_28_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_24_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_20_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_16_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_12_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_8_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_4_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_0_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_250_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_246_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_242_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_238_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_234_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_230_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_226_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_222_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_218_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_214_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_210_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_206_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_202_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_198_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_194_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_190_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_186_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_182_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_178_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_174_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_170_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_166_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_162_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_158_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_154_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_150_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_146_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_142_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_138_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_134_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_130_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_126_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_122_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_118_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_114_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_110_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_106_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_102_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_98_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_94_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_90_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_86_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_82_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_78_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_74_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_70_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_66_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_62_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_58_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_54_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_50_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_46_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_42_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_38_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_34_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_30_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_26_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_22_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_18_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_14_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_10_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_6_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_2_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_255_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_251_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_247_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_243_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_239_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_235_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_231_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_227_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_223_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_219_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_215_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_211_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_207_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_203_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_199_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_195_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_191_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_187_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_183_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_179_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_175_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_171_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_167_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_163_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_159_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_155_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_151_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_147_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_143_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_139_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_135_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_131_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_127_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_123_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_119_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_115_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_111_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_107_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_103_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_99_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_95_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_91_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_87_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_83_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_79_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_75_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_71_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_67_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_63_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_59_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_55_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_51_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_47_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_43_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_39_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_35_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_31_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_27_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_23_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_19_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_15_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_11_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_7_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_3_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_252_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | bias_V_6_U/Conv_S_bias_V_6_ram_U/ram_reg       | User Attribute | 16 x 12              | RAM16X1S x 12    | 
|inst/i_31_1/Conv_3_U0     | bias_V_U/Conv_3_bias_V_ram_U/ram_reg           | User Attribute | 32 x 12              | RAM32X1S x 12    | 
|inst/i_31_2/Conv_1_U0     | bias_V_8_U/Conv_1_bias_V_8_ram_U/ram_reg       | User Attribute | 64 x 12              | RAM64X1S x 12    | 
|inst/i_31_2/Conv_U0       | bias_V_7_U/Conv_3_bias_V_ram_U/ram_reg         | User Attribute | 32 x 12              | RAM32X1S x 12    | 
|inst/i_31_3/Conv_2_U0     | bias_V_9_U/Conv_S_bias_V_6_ram_U/ram_reg       | User Attribute | 16 x 12              | RAM16X1S x 12    | 
|inst/i_31_3/FC_144_128_U0 | bias_V_10_U/FC_144_128_s_biasAem_ram_U/ram_reg | User Attribute | 128 x 12             | RAM128X1S x 12   | 
|inst/i_31_3/FC_128_8_U0   | bias_V_11_U/FC_128_8_s_bias_VXh4_ram_U/ram_reg | User Attribute | 8 x 12               | RAM16X1S x 12    | 
+--------------------------+------------------------------------------------+----------------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Conv_S                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_S                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_S                       | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Conv_S                       | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Conv_S                       | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_S                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_S                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_S                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_S                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ultra_mac_muladd_fYi_DSP48_2 | (PCIN+(A''*B2)')'      | 25     | 18     | -      | -      | 25     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|Conv_S                       | (A2*B'')'              | 22     | 12     | -      | -      | 34     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv_S                       | (A2*B'')'              | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv_S                       | (PCIN>>17)+(A2*B'')'   | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_S                       | (PCIN+(A2*B'')')'      | 19     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_S                       | (PCIN>>17)+(A''*B'')'  | 19     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ultra                        | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ultra                        | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ultra                        | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|ultra                        | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ultra                        | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ultra                        | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ultra                        | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ultra                        | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|ultra                        | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ultra                        | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Conv_3                       | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (PCIN+(A2*B'')')'      | 25     | 18     | -      | -      | 25     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A2*B'')'              | 22     | 12     | -      | -      | 34     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv_3                       | (A2*B'')'              | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv_3                       | (PCIN>>17)+(A2*B'')'   | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (PCIN+(A2*B'')')'      | 19     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (PCIN>>17)+(A''*B'')'  | 19     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (C'+((A:0x15)'*B'')')' | 10     | 10     | 6      | -      | 9      | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|ultra                        | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ultra                        | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ultra                        | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|ultra                        | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ultra                        | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Conv_1                       | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ultra_mac_muladd_fYi_DSP48_2 | (PCIN+(A''*B2)')'      | 25     | 18     | -      | -      | 25     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (A2*B'')'              | 22     | 12     | -      | -      | 34     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv_1                       | (A2*B'')'              | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv_1                       | (PCIN>>17)+(A2*B'')'   | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (PCIN+(A2*B'')')'      | 19     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (PCIN>>17)+(A''*B'')'  | 19     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Conv                         | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Conv                         | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (PCIN+(A''*B'')')'     | 25     | 18     | -      | -      | 25     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (A2*B'')'              | 22     | 12     | -      | -      | 34     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv                         | (A2*B'')'              | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv                         | (PCIN>>17)+(A2*B'')'   | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (PCIN+(A2*B'')')'      | 19     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (PCIN>>17)+(A''*B'')'  | 19     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Conv_2                       | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (A''*B'')'             | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (PCIN+(A''*B'')')'     | 25     | 18     | -      | -      | 25     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (A2*B'')'              | 22     | 12     | -      | -      | 34     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv_2                       | (A2*B'')'              | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv_2                       | (PCIN>>17)+(A2*B'')'   | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (PCIN+(A2*B'')')'      | 19     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (PCIN>>17)+(A''*B'')'  | 19     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_144_128_s                 | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_144_128_s                 | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_144_128_s                 | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|FC_144_128_s                 | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FC_144_128_s                 | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_144_128_s                 | (C+(A2*B2)')'          | 25     | 18     | 31     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|FC_144_128_s                 | (A2*B'')'              | 21     | 12     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|FC_144_128_s                 | (A2*B'')'              | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|FC_144_128_s                 | (PCIN>>17)+(A2*B'')'   | 18     | 14     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|FC_144_128_s                 | PCIN+(A''*B2)'         | 18     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|FC_144_128_s                 | (PCIN>>17)+(A2*B'')'   | 17     | 14     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|FC_128_8_s                   | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_128_8_s                   | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_128_8_s                   | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|FC_128_8_s                   | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FC_128_8_s                   | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_128_8_s                   | (C+(A2*B2)')'          | 25     | 18     | 31     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|FC_128_8_s                   | (A2*B'')'              | 21     | 12     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|FC_128_8_s                   | (A2*B'')'              | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|FC_128_8_s                   | (PCIN>>17)+(A2*B'')'   | 18     | 13     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|FC_128_8_s                   | PCIN+(A''*B2)'         | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|FC_128_8_s                   | (PCIN>>17)+(A2*B'')'   | 16     | 13     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|AXI_DMA_MASTER               | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|AXI_DMA_MASTER               | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+-----------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_S_U0/i_31_0/B_V_4_0_U/Conv_S_B_V_4_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_S_U0/i_31_1/B_V_4_1_U/Conv_S_B_V_4_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_S_U0/i_31_2/B_V_4_2_U/Conv_S_B_V_4_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_S_U0/i_31_3/B_V_4_3_U/Conv_S_B_V_4_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_S_U0/i_31_4/B_V_4_4_U/Conv_S_B_V_4_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/i_31_0/connect_0_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_0/B_V_0_U/Conv_3_B_V_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_0/B_V_0_U/Conv_3_B_V_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_0/B_V_0_U/Conv_3_B_V_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_0/B_V_0_U/Conv_3_B_V_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_1/B_V_1171_U/Conv_3_B_V_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_1/B_V_1171_U/Conv_3_B_V_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_1/B_V_1171_U/Conv_3_B_V_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_1/B_V_1171_U/Conv_3_B_V_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_2/B_V_2172_U/Conv_3_B_V_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_2/B_V_2172_U/Conv_3_B_V_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_2/B_V_2172_U/Conv_3_B_V_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_2/B_V_2172_U/Conv_3_B_V_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_3/B_V_3173_U/Conv_3_B_V_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_3/B_V_3173_U/Conv_3_B_V_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_3/B_V_3173_U/Conv_3_B_V_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_3/B_V_3173_U/Conv_3_B_V_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_4/B_V_4174_U/Conv_3_B_V_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_4/B_V_4174_U/Conv_3_B_V_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_4/B_V_4174_U/Conv_3_B_V_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_4/B_V_4174_U/Conv_3_B_V_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_5/A_V_4167_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_5/A_V_4167_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_6/A_V_6169_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_6/A_V_6169_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_7/A_V_8_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_7/A_V_8_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_8/A_V_10_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_8/A_V_10_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_9/A_V_12_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_9/A_V_12_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_10/A_V_14_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_10/A_V_14_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_12/A_V_16_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_12/A_V_16_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_13/A_V_18_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_13/A_V_18_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_14/A_V_20_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_14/A_V_20_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_15/A_V_1164_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_15/A_V_1164_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_16/A_V_3166_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_16/A_V_3166_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_17/A_V_5168_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_17/A_V_5168_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_19/A_V_7170_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_19/A_V_7170_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_20/A_V_9_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_20/A_V_9_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_21/A_V_11_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_21/A_V_11_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_22/A_V_13_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_22/A_V_13_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_23/A_V_15_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_23/A_V_15_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_24/A_V_17_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_24/A_V_17_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_25/A_V_19_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_25/A_V_19_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_26/A_V_2165_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_26/A_V_2165_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_27/A_V_0_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_27/A_V_0_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/i_31_0/connect_2_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/i_31_1/connect_1_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_1_U0/i_31_0/B_V_2_0_U/Conv_1_B_V_2_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_1_U0/i_31_0/B_V_2_0_U/Conv_1_B_V_2_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_1_U0/i_31_0/B_V_2_0_U/Conv_1_B_V_2_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_1_U0/i_31_0/B_V_2_0_U/Conv_1_B_V_2_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_1_U0/i_31_0/B_V_2_0_U/Conv_1_B_V_2_0_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_1_U0/i_31_0/B_V_2_0_U/Conv_1_B_V_2_0_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_1_U0/i_31_1/B_V_2_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_1_U0/i_31_1/B_V_2_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_1_U0/i_31_1/B_V_2_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_1_U0/i_31_1/B_V_2_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_1_U0/i_31_1/B_V_2_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_1_U0/i_31_1/B_V_2_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_1_U0/i_31_2/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_1_U0/i_31_2/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_1_U0/i_31_2/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_1_U0/i_31_2/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_1_U0/i_31_2/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_1_U0/i_31_2/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_1_U0/i_31_3/A_V_2_2_U/Conv_1_A_V_2_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_1_U0/i_31_4/A_V_2_3_U/Conv_1_A_V_2_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_1_U0/i_31_5/A_V_2_4_U/Conv_1_A_V_2_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_1_U0/i_31_6/A_V_2_5_U/Conv_1_A_V_2_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_1_U0/i_31_7/A_V_2_6_U/Conv_1_A_V_2_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_1_U0/i_31_8/A_V_2_7_U/Conv_1_A_V_2_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_1_U0/i_31_9/A_V_2_8_U/Conv_1_A_V_2_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_1_U0/i_31_10/A_V_2_1_U/Conv_1_A_V_2_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_1_U0/i_31_12/A_V_2_0_U/Conv_1_A_V_2_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/i_31_0/connect_3_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/i_31_1/connect_4_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_U0/i_31_0/B_V_3_0_U/Conv_1_B_V_2_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |ultra__GB0    |           1|     27195|
|2     |ultra__GB1    |           1|     16825|
|3     |ultra__GB2    |           1|     12645|
|4     |ultra__GB3    |           1|     11668|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:44 ; elapsed = 00:03:59 . Memory (MB): peak = 1358.324 ; gain = 976.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (-439.0/oG.CP 470.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:56 ; elapsed = 00:06:12 . Memory (MB): peak = 1499.844 ; gain = 1118.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_2_B_V_1_0_ram:       | ram_reg    | 2 K x 12(WRITE_FIRST)  | W | R | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Conv_2_B_V_1_0_ram:       | ram_reg    | 2 K x 12(WRITE_FIRST)  | W | R | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Conv_2_B_V_1_0_ram:       | ram_reg    | 2 K x 12(WRITE_FIRST)  | W | R | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Conv_2_A_V_1_2_ram:       | ram_reg    | 256 x 12(WRITE_FIRST)  | W | R | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_2_A_V_1_2_ram:       | ram_reg    | 256 x 12(WRITE_FIRST)  | W | R | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_2_A_V_1_2_ram:       | ram_reg    | 256 x 12(WRITE_FIRST)  | W | R | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_2_A_V_1_2_ram:       | ram_reg    | 256 x 12(WRITE_FIRST)  | W | R | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_2_A_V_1_2_ram:       | ram_reg    | 256 x 12(WRITE_FIRST)  | W | R | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_B_V_KfY_ram: | ram_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_B_V_KfY_ram: | ram_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_B_V_KfY_ram: | ram_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_B_V_KfY_ram: | ram_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_B_V_KfY_ram: | ram_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_B_V_KfY_ram: | ram_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_B_V_KfY_ram: | ram_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_B_V_KfY_ram: | ram_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_B_V_KfY_ram: | ram_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Bew_ram: | ram_reg    | 16 x 12(READ_FIRST)    | W |   | 16 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_S_B_V_4_0_ram:       | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_S_B_V_4_0_ram:       | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_S_B_V_4_0_ram:       | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_S_B_V_4_0_ram:       | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_S_B_V_4_0_ram:       | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 12(WRITE_FIRST)  | W | R | 8 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 12(WRITE_FIRST)  | W | R | 8 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 12(WRITE_FIRST)  | W | R | 8 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 12(WRITE_FIRST)  | W | R | 8 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 12(WRITE_FIRST)  | W | R | 8 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 12(WRITE_FIRST)  | W | R | 8 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_B_V_0_ram:         | ram_reg    | 4 K x 12(WRITE_FIRST)  | W | R | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Conv_3_B_V_0_ram:         | ram_reg    | 4 K x 12(WRITE_FIRST)  | W | R | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Conv_3_B_V_0_ram:         | ram_reg    | 4 K x 12(WRITE_FIRST)  | W | R | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Conv_3_B_V_0_ram:         | ram_reg    | 4 K x 12(WRITE_FIRST)  | W | R | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Conv_3_B_V_0_ram:         | ram_reg    | 4 K x 12(WRITE_FIRST)  | W | R | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 12(WRITE_FIRST)  | W | R | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Pool_16_63_3_0_s_hbi_ram: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Pool_16_63_3_0_s_hbi_ram: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Pool_16_63_3_0_s_hbi_ram: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Pool_16_63_3_0_s_hbi_ram: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Pool_16_63_3_0_s_hbi_ram: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Pool_16_63_3_0_s_hbi_ram: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Pool_16_63_3_0_s_hbi_ram: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Pool_16_63_3_0_s_hbi_ram: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Pool_16_63_3_0_s_hbi_ram: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Pool_16_63_3_0_s_hbi_ram: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Pool_16_63_3_0_s_hbi_ram: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Pool_16_63_3_0_s_hbi_ram: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Pool_16_63_3_0_s_hbi_ram: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Pool_16_63_3_0_s_hbi_ram: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Pool_16_63_3_0_s_hbi_ram: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Pool_16_63_3_0_s_hbi_ram: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+--------------------------+------------------------------------------------+----------------+----------------------+------------------+
|Module Name               | RTL Object                                     | Inference      | Size (Depth x Width) | Primitives       | 
+--------------------------+------------------------------------------------+----------------+----------------------+------------------+
|inst/i_31_3/Conv_2_U0     | bias_V_9_U/Conv_S_bias_V_6_ram_U/ram_reg       | User Attribute | 16 x 12              | RAM16X1S x 12    | 
|inst/i_31_3/FC_144_128_U0 | bias_V_10_U/FC_144_128_s_biasAem_ram_U/ram_reg | User Attribute | 128 x 12             | RAM128X1S x 12   | 
|inst/i_31_3/FC_128_8_U0   | bias_V_11_U/FC_128_8_s_bias_VXh4_ram_U/ram_reg | User Attribute | 8 x 12               | RAM16X1S x 12    | 
|inst/i_31_0/Conv_S_U0     | A_V_4_249_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_245_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_241_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_237_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_233_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_229_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_225_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_221_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_217_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_213_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_209_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_205_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_201_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_197_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_193_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_189_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_185_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_181_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_177_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_173_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_169_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_165_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_161_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_157_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_153_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_149_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_145_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_141_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_137_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_133_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_129_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_125_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_121_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_117_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_113_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_109_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_105_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_101_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_97_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_93_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_89_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_85_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_81_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_77_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_73_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_69_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_65_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_61_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_57_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_53_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_49_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_45_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_41_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_37_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_33_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_29_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_25_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_21_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_17_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_13_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_9_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_5_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_1_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_248_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_244_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_240_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_236_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_232_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_228_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_224_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_220_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_216_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_212_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_208_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_204_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_200_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_196_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_192_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_188_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_184_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_180_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_176_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_172_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_168_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_164_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_160_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_156_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_152_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_148_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_144_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_140_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_136_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_132_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_128_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_124_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_120_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_116_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_112_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_108_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_104_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_100_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_96_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_92_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_88_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_84_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_80_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_76_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_72_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_68_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_64_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_60_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_56_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_52_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_48_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_44_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_40_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_36_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_32_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_28_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_24_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_20_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_16_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_12_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_8_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_4_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_0_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_250_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_246_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_242_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_238_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_234_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_230_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_226_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_222_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_218_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_214_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_210_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_206_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_202_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_198_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_194_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_190_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_186_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_182_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_178_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_174_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_170_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_166_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_162_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_158_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_154_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_150_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_146_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_142_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_138_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_134_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_130_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_126_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_122_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_118_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_114_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_110_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_106_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_102_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_98_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_94_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_90_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_86_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_82_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_78_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_74_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_70_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_66_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_62_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_58_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_54_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_50_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_46_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_42_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_38_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_34_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_30_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_26_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_22_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_18_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_14_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_10_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_6_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_2_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_255_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_251_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_247_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_243_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_239_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_235_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_231_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_227_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_223_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_219_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_215_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_211_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_207_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_203_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_199_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_195_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_191_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_187_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_183_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_179_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_175_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_171_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_167_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_163_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_159_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_155_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_151_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_147_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_143_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_139_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_135_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_131_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_127_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_123_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_119_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_115_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_111_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_107_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_103_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_99_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_95_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_91_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_87_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_83_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_79_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_75_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_71_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_67_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_63_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_59_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_55_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_51_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_47_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_43_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_39_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_35_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_31_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_27_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_23_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_19_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_15_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_11_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_7_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_3_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_252_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 12             | RAM256X1S x 12   | 
|inst/i_31_0/Conv_S_U0     | bias_V_6_U/Conv_S_bias_V_6_ram_U/ram_reg       | User Attribute | 16 x 12              | RAM16X1S x 12    | 
|inst/i_31_2/Conv_1_U0     | bias_V_8_U/Conv_1_bias_V_8_ram_U/ram_reg       | User Attribute | 64 x 12              | RAM64X1S x 12    | 
|inst/i_31_2/Conv_U0       | bias_V_7_U/Conv_3_bias_V_ram_U/ram_reg         | User Attribute | 32 x 12              | RAM32X1S x 12    | 
|inst/i_31_1/Conv_3_U0     | bias_V_U/Conv_3_bias_V_ram_U/ram_reg           | User Attribute | 32 x 12              | RAM32X1S x 12    | 
+--------------------------+------------------------------------------------+----------------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |ultra__GB3    |           1|     11668|
|2     |ultra_GT0     |           1|     12644|
|3     |Conv_S        |           1|     25945|
|4     |ultra_GT2     |           1|     19067|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:33 ; elapsed = 00:06:50 . Memory (MB): peak = 1575.453 ; gain = 1193.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \Pool_16_63_3_0_U0/A_V_7_0_ce1  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net AXI_DMA_SLAVE_U0_stream_out_V_V_din[15] is driving 73 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net connect_8_V_V_dout[15] is driving 72 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_144_128_U0/B_V_6_0_ce1  is driving 36 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:39 ; elapsed = 00:06:55 . Memory (MB): peak = 1575.453 ; gain = 1193.656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:39 ; elapsed = 00:06:56 . Memory (MB): peak = 1575.453 ; gain = 1193.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:49 ; elapsed = 00:07:05 . Memory (MB): peak = 1575.453 ; gain = 1193.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:49 ; elapsed = 00:07:06 . Memory (MB): peak = 1575.453 ; gain = 1193.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:50 ; elapsed = 00:07:07 . Memory (MB): peak = 1575.453 ; gain = 1193.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:51 ; elapsed = 00:07:07 . Memory (MB): peak = 1575.453 ; gain = 1193.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ultra       | Conv_2_U0/ifzero_reg_2629_pp2_iter5_reg_reg[0]                                                                                    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_2_U0/ifzero_reg_2629_pp2_iter11_reg_reg[0]                                                                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_2_U0/tmp_210_reg_2954_pp2_iter12_reg_reg[0]                                                                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_2_U0/ultra_mul_35ns_33dEe_U116/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg[16]                                                  | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|ultra       | Conv_2_U0/tmp_195_reg_2474_pp2_iter5_reg_reg[0]                                                                                   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_2_U0/tmp_174_mid2_reg_2502_pp2_iter5_reg_reg[3]                                                                              | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|ultra       | Conv_2_U0/kb_t_mid2_reg_3031_pp3_iter4_reg_reg[1]                                                                                 | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ultra       | FC_144_128_U0/ifzero_reg_1602_pp2_iter4_reg_reg[0]                                                                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_144_128_U0/ifzero_reg_1602_pp2_iter10_reg_reg[0]                                                                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_144_128_U0/ifzero_reg_1602_pp2_iter15_reg_reg[0]                                                                               | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_144_128_U0/exitcond3_reg_1483_pp2_iter4_reg_reg[0]                                                                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_144_128_U0/tmp_i_reg_1774_pp2_iter15_reg_reg[0]                                                                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_144_128_U0/tmp_51_reg_1763_pp2_iter15_reg_reg[0]                                                                               | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_144_128_U0/exitcond_flatten8_reg_1474_pp2_iter4_reg_reg[0]                                                                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_128_8_U0/ifzero_reg_1537_pp2_iter4_reg_reg[0]                                                                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_128_8_U0/ifzero_reg_1537_pp2_iter10_reg_reg[0]                                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_128_8_U0/ifzero_reg_1537_pp2_iter15_reg_reg[0]                                                                                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_128_8_U0/exitcond5_reg_1428_pp2_iter4_reg_reg[0]                                                                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_128_8_U0/tmp_i_reg_1699_pp2_iter15_reg_reg[0]                                                                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_128_8_U0/tmp_77_reg_1688_pp2_iter15_reg_reg[0]                                                                                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_128_8_U0/exitcond_flatten8_reg_1419_pp2_iter4_reg_reg[0]                                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_S_U0/ifzero_reg_9854_pp2_iter12_reg_reg[0]                                                                                   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_S_U0/ifzero_reg_9854_pp2_iter18_reg_reg[0]                                                                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_S_U0/ifzero_reg_9854_pp2_iter24_reg_reg[0]                                                                                   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_S_U0/tmp_107_reg_9824_pp2_iter12_reg_reg[0]                                                                                  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_S_U0/tmp_110_reg_12284_pp2_iter25_reg_reg[0]                                                                                 | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_S_U0/ultra_mul_35ns_33dEe_U13/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg[16]                                                   | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|ultra       | Conv_S_U0/tmp_84_mid2_reg_9835_pp2_iter11_reg_reg[3]                                                                              | 8      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|ultra       | Conv_1_U0/ifzero_reg_3059_pp2_iter5_reg_reg[0]                                                                                    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_1_U0/ifzero_reg_3059_pp2_iter11_reg_reg[0]                                                                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_1_U0/tmp_255_reg_3394_pp2_iter12_reg_reg[0]                                                                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_1_U0/ultra_mul_35ns_33dEe_U80/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg[16]                                                   | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|ultra       | Conv_1_U0/tmp_250_reg_2829_pp2_iter5_reg_reg[0]                                                                                   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_1_U0/tmp_144_mid2_reg_2857_pp2_iter5_reg_reg[5]                                                                              | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|ultra       | Conv_1_U0/kb_t_mid2_reg_3470_pp3_iter4_reg_reg[1]                                                                                 | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ultra       | Conv_U0/ifzero_reg_2829_pp2_iter5_reg_reg[0]                                                                                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_U0/ifzero_reg_2829_pp2_iter11_reg_reg[0]                                                                                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_U0/tmp_294_reg_3154_pp2_iter12_reg_reg[0]                                                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_U0/ultra_mul_35ns_33dEe_U99/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg[16]                                                     | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|ultra       | Conv_U0/tmp_289_reg_2640_pp2_iter5_reg_reg[0]                                                                                     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_U0/tmp_117_mid2_reg_2668_pp2_iter5_reg_reg[4]                                                                                | 4      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|ultra       | Conv_U0/kb_t_mid2_reg_3230_pp3_iter4_reg_reg[1]                                                                                   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ultra       | Conv_3_U0/ultra_mul_35ns_33dEe_U43/ultra_mul_35ns_33dEe_MulnS_1_U/buff3_reg[16]                                                   | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|ultra       | Conv_3_U0/tmp_204_mid2_reg_5198_pp2_iter3_reg_reg[4]                                                                              | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|ultra       | Conv_3_U0/kb_t_mid2_reg_6967_pp3_iter4_reg_reg[2]                                                                                 | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ultra       | Conv_3_U0/k_mid2_reg_5061_pp1_iter4_reg_reg[4]                                                                                    | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|ultra       | Pool_16_63_3_0_U0/ultra_urem_4ns_3nyd2_U34/ultra_urem_4ns_3nyd2_div_U/ultra_urem_4ns_3nyd2_div_u_0/loop[0].remd_tmp_reg[1][0]     | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ultra       | Pool_16_63_3_0_U0/exitcond_reg_1797_pp2_iter6_reg_reg[0]                                                                          | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Pool_16_63_3_0_U0/ultra_urem_4ns_3nyd2_U34/ultra_urem_4ns_3nyd2_div_U/ultra_urem_4ns_3nyd2_div_u_0/loop[2].dividend_tmp_reg[3][3] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Pool_16_63_3_0_U0/tmp_17_reg_1801_pp2_iter6_reg_reg[2]                                                                            | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ultra       | Pool_16_63_3_0_U0/ultra_urem_4ns_3nyd2_U34/ultra_urem_4ns_3nyd2_div_U/ultra_urem_4ns_3nyd2_div_u_0/loop[1].dividend_tmp_reg[2][3] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_2_U0/ap_CS_fsm_reg[14]                                                                                                       | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | FC_144_128_U0/ap_CS_fsm_reg[14]                                                                                                   | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | FC_128_8_U0/ap_CS_fsm_reg[14]                                                                                                     | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_S_U0/ap_CS_fsm_reg[14]                                                                                                       | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_1_U0/ap_CS_fsm_reg[14]                                                                                                       | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_U0/ap_CS_fsm_reg[14]                                                                                                         | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | Pool_16_63_3_0_U0/ap_enable_reg_pp2_iter9_reg                                                                                     | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_2_U0/ap_enable_reg_pp2_iter13_reg                                                                                            | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | FC_144_128_U0/ap_enable_reg_pp2_iter18_reg                                                                                        | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | FC_128_8_U0/ap_enable_reg_pp2_iter18_reg                                                                                          | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_S_U0/ap_enable_reg_pp2_iter27_reg                                                                                            | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_1_U0/ap_enable_reg_pp2_iter13_reg                                                                                            | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_U0/ap_enable_reg_pp2_iter13_reg                                                                                              | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  1208|
|2     |DSP48E1    |    36|
|3     |DSP48E1_10 |     2|
|4     |DSP48E1_11 |    12|
|5     |DSP48E1_12 |    12|
|6     |DSP48E1_13 |     7|
|7     |DSP48E1_14 |    12|
|8     |DSP48E1_15 |     7|
|9     |DSP48E1_2  |     1|
|10    |DSP48E1_3  |    52|
|11    |DSP48E1_6  |     7|
|12    |DSP48E1_7  |     4|
|13    |DSP48E1_8  |     1|
|14    |DSP48E1_9  |     2|
|15    |LUT1       |  1048|
|16    |LUT2       |  2191|
|17    |LUT3       |  2187|
|18    |LUT4       |  3057|
|19    |LUT5       |  2694|
|20    |LUT6       |  7862|
|21    |MUXF7      |    65|
|22    |MUXF8      |    12|
|23    |RAM128X1S  |    12|
|24    |RAM16X1S   |    36|
|25    |RAM256X1S  |  3048|
|26    |RAM32X1S   |    24|
|27    |RAM64X1S   |    12|
|28    |RAMB18E1   |     1|
|29    |RAMB18E1_1 |     9|
|30    |RAMB18E1_2 |     5|
|31    |RAMB18E1_3 |    21|
|32    |RAMB18E1_5 |    21|
|33    |RAMB18E1_6 |    29|
|34    |RAMB18E1_7 |    16|
|35    |RAMB36E1   |     5|
|36    |RAMB36E1_2 |     3|
|37    |RAMB36E1_5 |     3|
|38    |RAMB36E1_6 |     9|
|39    |RAMB36E1_7 |    15|
|40    |RAMB36E1_8 |    16|
|41    |SRL16E     |   175|
|42    |FDRE       | 19534|
|43    |FDSE       |    60|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------+---------------------------------+------+
|      |Instance                               |Module                           |Cells |
+------+---------------------------------------+---------------------------------+------+
|1     |top                                    |                                 | 43533|
|2     |  inst                                 |ultra                            | 43533|
|3     |    AXI_DMA_MASTER_U0                  |AXI_DMA_MASTER                   |   767|
|4     |      ultra_mul_32s_32sbkb_U165        |ultra_mul_32s_32sbkb_658         |    37|
|5     |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0_661 |    37|
|6     |      ultra_mul_32s_32sbkb_U166        |ultra_mul_32s_32sbkb_659         |    37|
|7     |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0_660 |    37|
|8     |    AXI_DMA_SLAVE_U0                   |AXI_DMA_SLAVE                    |   561|
|9     |      ultra_mul_32s_32sbkb_U1          |ultra_mul_32s_32sbkb_654         |    37|
|10    |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0_657 |    37|
|11    |      ultra_mul_32s_32sbkb_U2          |ultra_mul_32s_32sbkb_655         |    37|
|12    |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0_656 |    37|
|13    |    Conv_1_U0                          |Conv_1                           |  3756|
|14    |      A_V_2_0_U                        |Conv_1_A_V_2_2                   |    34|
|15    |        Conv_1_A_V_2_2_ram_U           |Conv_1_A_V_2_2_ram_653           |    34|
|16    |      A_V_2_1_U                        |Conv_1_A_V_2_2_626               |    52|
|17    |        Conv_1_A_V_2_2_ram_U           |Conv_1_A_V_2_2_ram_652           |    52|
|18    |      A_V_2_2_U                        |Conv_1_A_V_2_2_627               |    51|
|19    |        Conv_1_A_V_2_2_ram_U           |Conv_1_A_V_2_2_ram_651           |    51|
|20    |      A_V_2_3_U                        |Conv_1_A_V_2_2_628               |    63|
|21    |        Conv_1_A_V_2_2_ram_U           |Conv_1_A_V_2_2_ram_650           |    63|
|22    |      A_V_2_4_U                        |Conv_1_A_V_2_2_629               |    52|
|23    |        Conv_1_A_V_2_2_ram_U           |Conv_1_A_V_2_2_ram_649           |    52|
|24    |      A_V_2_5_U                        |Conv_1_A_V_2_2_630               |    53|
|25    |        Conv_1_A_V_2_2_ram_U           |Conv_1_A_V_2_2_ram_648           |    53|
|26    |      A_V_2_6_U                        |Conv_1_A_V_2_2_631               |    27|
|27    |        Conv_1_A_V_2_2_ram_U           |Conv_1_A_V_2_2_ram_647           |    27|
|28    |      A_V_2_7_U                        |Conv_1_A_V_2_2_632               |    33|
|29    |        Conv_1_A_V_2_2_ram_U           |Conv_1_A_V_2_2_ram_646           |    33|
|30    |      A_V_2_8_U                        |Conv_1_A_V_2_2_633               |     4|
|31    |        Conv_1_A_V_2_2_ram_U           |Conv_1_A_V_2_2_ram               |     4|
|32    |      B_V_2_0_U                        |Conv_1_B_V_2_0_634               |     4|
|33    |        Conv_1_B_V_2_0_ram_U           |Conv_1_B_V_2_0_ram_645           |     4|
|34    |      B_V_2_1_U                        |Conv_1_B_V_2_0_635               |    20|
|35    |        Conv_1_B_V_2_0_ram_U           |Conv_1_B_V_2_0_ram_644           |    20|
|36    |      B_V_2_2_U                        |Conv_1_B_V_2_0_636               |    32|
|37    |        Conv_1_B_V_2_0_ram_U           |Conv_1_B_V_2_0_ram_643           |    32|
|38    |      bias_V_8_U                       |Conv_1_bias_V_8                  |    46|
|39    |        Conv_1_bias_V_8_ram_U          |Conv_1_bias_V_8_ram              |    46|
|40    |      ultra_mul_32s_32sbkb_U79         |ultra_mul_32s_32sbkb_637         |    37|
|41    |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0_642 |    37|
|42    |      ultra_mul_35ns_33dEe_U80         |ultra_mul_35ns_33dEe_638         |    56|
|43    |        ultra_mul_35ns_33dEe_MulnS_1_U |ultra_mul_35ns_33dEe_MulnS_1_641 |    56|
|44    |      ultra_mul_mul_12sg8j_U92         |ultra_mul_mul_12sg8j_639         |     8|
|45    |        ultra_mul_mul_12sg8j_DSP48_3_U |ultra_mul_mul_12sg8j_DSP48_3_640 |     8|
|46    |    Conv_2_U0                          |Conv_2                           |  3188|
|47    |      A_V_1_0_U                        |Conv_2_A_V_1_2                   |    33|
|48    |        Conv_2_A_V_1_2_ram_U           |Conv_2_A_V_1_2_ram_625           |    33|
|49    |      A_V_1_1_U                        |Conv_2_A_V_1_2_606               |    37|
|50    |        Conv_2_A_V_1_2_ram_U           |Conv_2_A_V_1_2_ram_624           |    37|
|51    |      A_V_1_2_U                        |Conv_2_A_V_1_2_607               |    49|
|52    |        Conv_2_A_V_1_2_ram_U           |Conv_2_A_V_1_2_ram_623           |    49|
|53    |      A_V_1_3_U                        |Conv_2_A_V_1_2_608               |    37|
|54    |        Conv_2_A_V_1_2_ram_U           |Conv_2_A_V_1_2_ram_622           |    37|
|55    |      A_V_1_4_U                        |Conv_2_A_V_1_2_609               |    14|
|56    |        Conv_2_A_V_1_2_ram_U           |Conv_2_A_V_1_2_ram               |    14|
|57    |      B_V_1_0_U                        |Conv_2_B_V_1_0                   |     2|
|58    |        Conv_2_B_V_1_0_ram_U           |Conv_2_B_V_1_0_ram_621           |     2|
|59    |      B_V_1_1_U                        |Conv_2_B_V_1_0_610               |    24|
|60    |        Conv_2_B_V_1_0_ram_U           |Conv_2_B_V_1_0_ram_620           |    24|
|61    |      B_V_1_2_U                        |Conv_2_B_V_1_0_611               |    29|
|62    |        Conv_2_B_V_1_0_ram_U           |Conv_2_B_V_1_0_ram               |    29|
|63    |      bias_V_9_U                       |Conv_S_bias_V_6_612              |    43|
|64    |        Conv_S_bias_V_6_ram_U          |Conv_S_bias_V_6_ram_619          |    43|
|65    |      ultra_mul_32s_32sbkb_U115        |ultra_mul_32s_32sbkb_613         |    37|
|66    |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0_618 |    37|
|67    |      ultra_mul_35ns_33dEe_U116        |ultra_mul_35ns_33dEe_614         |    56|
|68    |        ultra_mul_35ns_33dEe_MulnS_1_U |ultra_mul_35ns_33dEe_MulnS_1_617 |    56|
|69    |      ultra_mul_mul_12sg8j_U128        |ultra_mul_mul_12sg8j_615         |     6|
|70    |        ultra_mul_mul_12sg8j_DSP48_3_U |ultra_mul_mul_12sg8j_DSP48_3_616 |     6|
|71    |    Conv_3_U0                          |Conv_3                           |  7391|
|72    |      A_V_0_U                          |Conv_3_A_V_4167                  |    21|
|73    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_605          |    21|
|74    |      A_V_10_U                         |Conv_3_A_V_4167_550              |    36|
|75    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_604          |    36|
|76    |      A_V_1164_U                       |Conv_3_A_V_4167_551              |    14|
|77    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_603          |    14|
|78    |      A_V_11_U                         |Conv_3_A_V_4167_552              |    14|
|79    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_602          |    14|
|80    |      A_V_12_U                         |Conv_3_A_V_4167_553              |    36|
|81    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_601          |    36|
|82    |      A_V_13_U                         |Conv_3_A_V_4167_554              |    14|
|83    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_600          |    14|
|84    |      A_V_14_U                         |Conv_3_A_V_4167_555              |    39|
|85    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_599          |    39|
|86    |      A_V_15_U                         |Conv_3_A_V_4167_556              |    14|
|87    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_598          |    14|
|88    |      A_V_16_U                         |Conv_3_A_V_4167_557              |    45|
|89    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_597          |    45|
|90    |      A_V_17_U                         |Conv_3_A_V_4167_558              |    64|
|91    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_596          |    64|
|92    |      A_V_18_U                         |Conv_3_A_V_4167_559              |    38|
|93    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_595          |    38|
|94    |      A_V_19_U                         |Conv_3_A_V_4167_560              |     2|
|95    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_594          |     2|
|96    |      A_V_20_U                         |Conv_3_A_V_4167_561              |    13|
|97    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_593          |    13|
|98    |      A_V_2165_U                       |Conv_3_A_V_4167_562              |    30|
|99    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_592          |    30|
|100   |      A_V_3166_U                       |Conv_3_A_V_4167_563              |    14|
|101   |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_591          |    14|
|102   |      A_V_4167_U                       |Conv_3_A_V_4167_564              |    37|
|103   |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_590          |    37|
|104   |      A_V_5168_U                       |Conv_3_A_V_4167_565              |    14|
|105   |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_589          |    14|
|106   |      A_V_6169_U                       |Conv_3_A_V_4167_566              |    40|
|107   |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_588          |    40|
|108   |      A_V_7170_U                       |Conv_3_A_V_4167_567              |    14|
|109   |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_587          |    14|
|110   |      A_V_8_U                          |Conv_3_A_V_4167_568              |    38|
|111   |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_586          |    38|
|112   |      A_V_9_U                          |Conv_3_A_V_4167_569              |    14|
|113   |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram              |    14|
|114   |      B_V_0_U                          |Conv_3_B_V_0                     |     6|
|115   |        Conv_3_B_V_0_ram_U             |Conv_3_B_V_0_ram_585             |     6|
|116   |      B_V_1171_U                       |Conv_3_B_V_0_570                 |     3|
|117   |        Conv_3_B_V_0_ram_U             |Conv_3_B_V_0_ram_584             |     3|
|118   |      B_V_2172_U                       |Conv_3_B_V_0_571                 |     3|
|119   |        Conv_3_B_V_0_ram_U             |Conv_3_B_V_0_ram_583             |     3|
|120   |      B_V_3173_U                       |Conv_3_B_V_0_572                 |    15|
|121   |        Conv_3_B_V_0_ram_U             |Conv_3_B_V_0_ram_582             |    15|
|122   |      B_V_4174_U                       |Conv_3_B_V_0_573                 |    29|
|123   |        Conv_3_B_V_0_ram_U             |Conv_3_B_V_0_ram                 |    29|
|124   |      bias_V_U                         |Conv_3_bias_V_574                |    43|
|125   |        Conv_3_bias_V_ram_U            |Conv_3_bias_V_ram_581            |    43|
|126   |      ultra_mul_32s_32sbkb_U42         |ultra_mul_32s_32sbkb_575         |    37|
|127   |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0_580 |    37|
|128   |      ultra_mul_35ns_33dEe_U43         |ultra_mul_35ns_33dEe_576         |    57|
|129   |        ultra_mul_35ns_33dEe_MulnS_1_U |ultra_mul_35ns_33dEe_MulnS_1_579 |    57|
|130   |      ultra_mul_mul_12sg8j_U72         |ultra_mul_mul_12sg8j_577         |     7|
|131   |        ultra_mul_mul_12sg8j_DSP48_3_U |ultra_mul_mul_12sg8j_DSP48_3_578 |     7|
|132   |    Conv_S_U0                          |Conv_S                           | 18026|
|133   |      A_V_4_0_U                        |Conv_S_A_V_4_4                   |    37|
|134   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_549           |    37|
|135   |      A_V_4_100_U                      |Conv_S_A_V_4_4_30                |    48|
|136   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_548           |    48|
|137   |      A_V_4_101_U                      |Conv_S_A_V_4_4_31                |    37|
|138   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_547           |    37|
|139   |      A_V_4_102_U                      |Conv_S_A_V_4_4_32                |    37|
|140   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_546           |    37|
|141   |      A_V_4_103_U                      |Conv_S_A_V_4_4_33                |    38|
|142   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_545           |    38|
|143   |      A_V_4_104_U                      |Conv_S_A_V_4_4_34                |    47|
|144   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_544           |    47|
|145   |      A_V_4_105_U                      |Conv_S_A_V_4_4_35                |    38|
|146   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_543           |    38|
|147   |      A_V_4_106_U                      |Conv_S_A_V_4_4_36                |    37|
|148   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_542           |    37|
|149   |      A_V_4_107_U                      |Conv_S_A_V_4_4_37                |    37|
|150   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_541           |    37|
|151   |      A_V_4_108_U                      |Conv_S_A_V_4_4_38                |    48|
|152   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_540           |    48|
|153   |      A_V_4_109_U                      |Conv_S_A_V_4_4_39                |    37|
|154   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_539           |    37|
|155   |      A_V_4_10_U                       |Conv_S_A_V_4_4_40                |    37|
|156   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_538           |    37|
|157   |      A_V_4_110_U                      |Conv_S_A_V_4_4_41                |    37|
|158   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_537           |    37|
|159   |      A_V_4_111_U                      |Conv_S_A_V_4_4_42                |    38|
|160   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_536           |    38|
|161   |      A_V_4_112_U                      |Conv_S_A_V_4_4_43                |    49|
|162   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_535           |    49|
|163   |      A_V_4_113_U                      |Conv_S_A_V_4_4_44                |    38|
|164   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_534           |    38|
|165   |      A_V_4_114_U                      |Conv_S_A_V_4_4_45                |    37|
|166   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_533           |    37|
|167   |      A_V_4_115_U                      |Conv_S_A_V_4_4_46                |    37|
|168   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_532           |    37|
|169   |      A_V_4_116_U                      |Conv_S_A_V_4_4_47                |    47|
|170   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_531           |    47|
|171   |      A_V_4_117_U                      |Conv_S_A_V_4_4_48                |    37|
|172   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_530           |    37|
|173   |      A_V_4_118_U                      |Conv_S_A_V_4_4_49                |    37|
|174   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_529           |    37|
|175   |      A_V_4_119_U                      |Conv_S_A_V_4_4_50                |    38|
|176   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_528           |    38|
|177   |      A_V_4_11_U                       |Conv_S_A_V_4_4_51                |    37|
|178   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_527           |    37|
|179   |      A_V_4_120_U                      |Conv_S_A_V_4_4_52                |    47|
|180   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_526           |    47|
|181   |      A_V_4_121_U                      |Conv_S_A_V_4_4_53                |    38|
|182   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_525           |    38|
|183   |      A_V_4_122_U                      |Conv_S_A_V_4_4_54                |    37|
|184   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_524           |    37|
|185   |      A_V_4_123_U                      |Conv_S_A_V_4_4_55                |    37|
|186   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_523           |    37|
|187   |      A_V_4_124_U                      |Conv_S_A_V_4_4_56                |    47|
|188   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_522           |    47|
|189   |      A_V_4_125_U                      |Conv_S_A_V_4_4_57                |    37|
|190   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_521           |    37|
|191   |      A_V_4_126_U                      |Conv_S_A_V_4_4_58                |    37|
|192   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_520           |    37|
|193   |      A_V_4_127_U                      |Conv_S_A_V_4_4_59                |    39|
|194   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_519           |    39|
|195   |      A_V_4_128_U                      |Conv_S_A_V_4_4_60                |    49|
|196   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_518           |    49|
|197   |      A_V_4_129_U                      |Conv_S_A_V_4_4_61                |    38|
|198   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_517           |    38|
|199   |      A_V_4_12_U                       |Conv_S_A_V_4_4_62                |    47|
|200   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_516           |    47|
|201   |      A_V_4_130_U                      |Conv_S_A_V_4_4_63                |    37|
|202   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_515           |    37|
|203   |      A_V_4_131_U                      |Conv_S_A_V_4_4_64                |    37|
|204   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_514           |    37|
|205   |      A_V_4_132_U                      |Conv_S_A_V_4_4_65                |    47|
|206   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_513           |    47|
|207   |      A_V_4_133_U                      |Conv_S_A_V_4_4_66                |    37|
|208   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_512           |    37|
|209   |      A_V_4_134_U                      |Conv_S_A_V_4_4_67                |    37|
|210   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_511           |    37|
|211   |      A_V_4_135_U                      |Conv_S_A_V_4_4_68                |    39|
|212   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_510           |    39|
|213   |      A_V_4_136_U                      |Conv_S_A_V_4_4_69                |    47|
|214   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_509           |    47|
|215   |      A_V_4_137_U                      |Conv_S_A_V_4_4_70                |    38|
|216   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_508           |    38|
|217   |      A_V_4_138_U                      |Conv_S_A_V_4_4_71                |    37|
|218   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_507           |    37|
|219   |      A_V_4_139_U                      |Conv_S_A_V_4_4_72                |    37|
|220   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_506           |    37|
|221   |      A_V_4_13_U                       |Conv_S_A_V_4_4_73                |    37|
|222   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_505           |    37|
|223   |      A_V_4_140_U                      |Conv_S_A_V_4_4_74                |    48|
|224   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_504           |    48|
|225   |      A_V_4_141_U                      |Conv_S_A_V_4_4_75                |    37|
|226   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_503           |    37|
|227   |      A_V_4_142_U                      |Conv_S_A_V_4_4_76                |    37|
|228   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_502           |    37|
|229   |      A_V_4_143_U                      |Conv_S_A_V_4_4_77                |    38|
|230   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_501           |    38|
|231   |      A_V_4_144_U                      |Conv_S_A_V_4_4_78                |    48|
|232   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_500           |    48|
|233   |      A_V_4_145_U                      |Conv_S_A_V_4_4_79                |    38|
|234   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_499           |    38|
|235   |      A_V_4_146_U                      |Conv_S_A_V_4_4_80                |    37|
|236   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_498           |    37|
|237   |      A_V_4_147_U                      |Conv_S_A_V_4_4_81                |    37|
|238   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_497           |    37|
|239   |      A_V_4_148_U                      |Conv_S_A_V_4_4_82                |    47|
|240   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_496           |    47|
|241   |      A_V_4_149_U                      |Conv_S_A_V_4_4_83                |    37|
|242   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_495           |    37|
|243   |      A_V_4_14_U                       |Conv_S_A_V_4_4_84                |    37|
|244   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_494           |    37|
|245   |      A_V_4_150_U                      |Conv_S_A_V_4_4_85                |    37|
|246   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_493           |    37|
|247   |      A_V_4_151_U                      |Conv_S_A_V_4_4_86                |    38|
|248   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_492           |    38|
|249   |      A_V_4_152_U                      |Conv_S_A_V_4_4_87                |    48|
|250   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_491           |    48|
|251   |      A_V_4_153_U                      |Conv_S_A_V_4_4_88                |    38|
|252   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_490           |    38|
|253   |      A_V_4_154_U                      |Conv_S_A_V_4_4_89                |    37|
|254   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_489           |    37|
|255   |      A_V_4_155_U                      |Conv_S_A_V_4_4_90                |    37|
|256   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_488           |    37|
|257   |      A_V_4_156_U                      |Conv_S_A_V_4_4_91                |    48|
|258   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_487           |    48|
|259   |      A_V_4_157_U                      |Conv_S_A_V_4_4_92                |    37|
|260   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_486           |    37|
|261   |      A_V_4_158_U                      |Conv_S_A_V_4_4_93                |    37|
|262   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_485           |    37|
|263   |      A_V_4_159_U                      |Conv_S_A_V_4_4_94                |    38|
|264   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_484           |    38|
|265   |      A_V_4_15_U                       |Conv_S_A_V_4_4_95                |    38|
|266   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_483           |    38|
|267   |      A_V_4_160_U                      |Conv_S_A_V_4_4_96                |    48|
|268   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_482           |    48|
|269   |      A_V_4_161_U                      |Conv_S_A_V_4_4_97                |    38|
|270   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_481           |    38|
|271   |      A_V_4_162_U                      |Conv_S_A_V_4_4_98                |    37|
|272   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_480           |    37|
|273   |      A_V_4_163_U                      |Conv_S_A_V_4_4_99                |    37|
|274   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_479           |    37|
|275   |      A_V_4_164_U                      |Conv_S_A_V_4_4_100               |    48|
|276   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_478           |    48|
|277   |      A_V_4_165_U                      |Conv_S_A_V_4_4_101               |    37|
|278   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_477           |    37|
|279   |      A_V_4_166_U                      |Conv_S_A_V_4_4_102               |    37|
|280   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_476           |    37|
|281   |      A_V_4_167_U                      |Conv_S_A_V_4_4_103               |    38|
|282   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_475           |    38|
|283   |      A_V_4_168_U                      |Conv_S_A_V_4_4_104               |    47|
|284   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_474           |    47|
|285   |      A_V_4_169_U                      |Conv_S_A_V_4_4_105               |    38|
|286   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_473           |    38|
|287   |      A_V_4_16_U                       |Conv_S_A_V_4_4_106               |    47|
|288   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_472           |    47|
|289   |      A_V_4_170_U                      |Conv_S_A_V_4_4_107               |    37|
|290   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_471           |    37|
|291   |      A_V_4_171_U                      |Conv_S_A_V_4_4_108               |    37|
|292   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_470           |    37|
|293   |      A_V_4_172_U                      |Conv_S_A_V_4_4_109               |    47|
|294   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_469           |    47|
|295   |      A_V_4_173_U                      |Conv_S_A_V_4_4_110               |    37|
|296   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_468           |    37|
|297   |      A_V_4_174_U                      |Conv_S_A_V_4_4_111               |    37|
|298   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_467           |    37|
|299   |      A_V_4_175_U                      |Conv_S_A_V_4_4_112               |    38|
|300   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_466           |    38|
|301   |      A_V_4_176_U                      |Conv_S_A_V_4_4_113               |    47|
|302   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_465           |    47|
|303   |      A_V_4_177_U                      |Conv_S_A_V_4_4_114               |    38|
|304   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_464           |    38|
|305   |      A_V_4_178_U                      |Conv_S_A_V_4_4_115               |    37|
|306   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_463           |    37|
|307   |      A_V_4_179_U                      |Conv_S_A_V_4_4_116               |    37|
|308   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_462           |    37|
|309   |      A_V_4_17_U                       |Conv_S_A_V_4_4_117               |    38|
|310   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_461           |    38|
|311   |      A_V_4_180_U                      |Conv_S_A_V_4_4_118               |    47|
|312   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_460           |    47|
|313   |      A_V_4_181_U                      |Conv_S_A_V_4_4_119               |    37|
|314   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_459           |    37|
|315   |      A_V_4_182_U                      |Conv_S_A_V_4_4_120               |    37|
|316   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_458           |    37|
|317   |      A_V_4_183_U                      |Conv_S_A_V_4_4_121               |    38|
|318   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_457           |    38|
|319   |      A_V_4_184_U                      |Conv_S_A_V_4_4_122               |    48|
|320   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_456           |    48|
|321   |      A_V_4_185_U                      |Conv_S_A_V_4_4_123               |    38|
|322   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_455           |    38|
|323   |      A_V_4_186_U                      |Conv_S_A_V_4_4_124               |    37|
|324   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_454           |    37|
|325   |      A_V_4_187_U                      |Conv_S_A_V_4_4_125               |    37|
|326   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_453           |    37|
|327   |      A_V_4_188_U                      |Conv_S_A_V_4_4_126               |    47|
|328   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_452           |    47|
|329   |      A_V_4_189_U                      |Conv_S_A_V_4_4_127               |    37|
|330   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_451           |    37|
|331   |      A_V_4_18_U                       |Conv_S_A_V_4_4_128               |    37|
|332   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_450           |    37|
|333   |      A_V_4_190_U                      |Conv_S_A_V_4_4_129               |    37|
|334   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_449           |    37|
|335   |      A_V_4_191_U                      |Conv_S_A_V_4_4_130               |    39|
|336   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_448           |    39|
|337   |      A_V_4_192_U                      |Conv_S_A_V_4_4_131               |    47|
|338   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_447           |    47|
|339   |      A_V_4_193_U                      |Conv_S_A_V_4_4_132               |    38|
|340   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_446           |    38|
|341   |      A_V_4_194_U                      |Conv_S_A_V_4_4_133               |    37|
|342   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_445           |    37|
|343   |      A_V_4_195_U                      |Conv_S_A_V_4_4_134               |    37|
|344   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_444           |    37|
|345   |      A_V_4_196_U                      |Conv_S_A_V_4_4_135               |    47|
|346   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_443           |    47|
|347   |      A_V_4_197_U                      |Conv_S_A_V_4_4_136               |    37|
|348   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_442           |    37|
|349   |      A_V_4_198_U                      |Conv_S_A_V_4_4_137               |    37|
|350   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_441           |    37|
|351   |      A_V_4_199_U                      |Conv_S_A_V_4_4_138               |    39|
|352   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_440           |    39|
|353   |      A_V_4_19_U                       |Conv_S_A_V_4_4_139               |    37|
|354   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_439           |    37|
|355   |      A_V_4_1_U                        |Conv_S_A_V_4_4_140               |    38|
|356   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_438           |    38|
|357   |      A_V_4_200_U                      |Conv_S_A_V_4_4_141               |    47|
|358   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_437           |    47|
|359   |      A_V_4_201_U                      |Conv_S_A_V_4_4_142               |    38|
|360   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_436           |    38|
|361   |      A_V_4_202_U                      |Conv_S_A_V_4_4_143               |    37|
|362   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_435           |    37|
|363   |      A_V_4_203_U                      |Conv_S_A_V_4_4_144               |    37|
|364   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_434           |    37|
|365   |      A_V_4_204_U                      |Conv_S_A_V_4_4_145               |    47|
|366   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_433           |    47|
|367   |      A_V_4_205_U                      |Conv_S_A_V_4_4_146               |    37|
|368   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_432           |    37|
|369   |      A_V_4_206_U                      |Conv_S_A_V_4_4_147               |    37|
|370   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_431           |    37|
|371   |      A_V_4_207_U                      |Conv_S_A_V_4_4_148               |    38|
|372   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_430           |    38|
|373   |      A_V_4_208_U                      |Conv_S_A_V_4_4_149               |    47|
|374   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_429           |    47|
|375   |      A_V_4_209_U                      |Conv_S_A_V_4_4_150               |    38|
|376   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_428           |    38|
|377   |      A_V_4_20_U                       |Conv_S_A_V_4_4_151               |    47|
|378   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_427           |    47|
|379   |      A_V_4_210_U                      |Conv_S_A_V_4_4_152               |    37|
|380   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_426           |    37|
|381   |      A_V_4_211_U                      |Conv_S_A_V_4_4_153               |    37|
|382   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_425           |    37|
|383   |      A_V_4_212_U                      |Conv_S_A_V_4_4_154               |    47|
|384   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_424           |    47|
|385   |      A_V_4_213_U                      |Conv_S_A_V_4_4_155               |    37|
|386   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_423           |    37|
|387   |      A_V_4_214_U                      |Conv_S_A_V_4_4_156               |    37|
|388   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_422           |    37|
|389   |      A_V_4_215_U                      |Conv_S_A_V_4_4_157               |    38|
|390   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_421           |    38|
|391   |      A_V_4_216_U                      |Conv_S_A_V_4_4_158               |    48|
|392   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_420           |    48|
|393   |      A_V_4_217_U                      |Conv_S_A_V_4_4_159               |    38|
|394   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_419           |    38|
|395   |      A_V_4_218_U                      |Conv_S_A_V_4_4_160               |    37|
|396   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_418           |    37|
|397   |      A_V_4_219_U                      |Conv_S_A_V_4_4_161               |    37|
|398   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_417           |    37|
|399   |      A_V_4_21_U                       |Conv_S_A_V_4_4_162               |    37|
|400   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_416           |    37|
|401   |      A_V_4_220_U                      |Conv_S_A_V_4_4_163               |    47|
|402   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_415           |    47|
|403   |      A_V_4_221_U                      |Conv_S_A_V_4_4_164               |    37|
|404   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_414           |    37|
|405   |      A_V_4_222_U                      |Conv_S_A_V_4_4_165               |    37|
|406   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_413           |    37|
|407   |      A_V_4_223_U                      |Conv_S_A_V_4_4_166               |    38|
|408   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_412           |    38|
|409   |      A_V_4_224_U                      |Conv_S_A_V_4_4_167               |    48|
|410   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_411           |    48|
|411   |      A_V_4_225_U                      |Conv_S_A_V_4_4_168               |    38|
|412   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_410           |    38|
|413   |      A_V_4_226_U                      |Conv_S_A_V_4_4_169               |    37|
|414   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_409           |    37|
|415   |      A_V_4_227_U                      |Conv_S_A_V_4_4_170               |    37|
|416   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_408           |    37|
|417   |      A_V_4_228_U                      |Conv_S_A_V_4_4_171               |    47|
|418   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_407           |    47|
|419   |      A_V_4_229_U                      |Conv_S_A_V_4_4_172               |    37|
|420   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_406           |    37|
|421   |      A_V_4_22_U                       |Conv_S_A_V_4_4_173               |    37|
|422   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_405           |    37|
|423   |      A_V_4_230_U                      |Conv_S_A_V_4_4_174               |    37|
|424   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_404           |    37|
|425   |      A_V_4_231_U                      |Conv_S_A_V_4_4_175               |    38|
|426   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_403           |    38|
|427   |      A_V_4_232_U                      |Conv_S_A_V_4_4_176               |    48|
|428   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_402           |    48|
|429   |      A_V_4_233_U                      |Conv_S_A_V_4_4_177               |    38|
|430   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_401           |    38|
|431   |      A_V_4_234_U                      |Conv_S_A_V_4_4_178               |    37|
|432   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_400           |    37|
|433   |      A_V_4_235_U                      |Conv_S_A_V_4_4_179               |    37|
|434   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_399           |    37|
|435   |      A_V_4_236_U                      |Conv_S_A_V_4_4_180               |    48|
|436   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_398           |    48|
|437   |      A_V_4_237_U                      |Conv_S_A_V_4_4_181               |    37|
|438   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_397           |    37|
|439   |      A_V_4_238_U                      |Conv_S_A_V_4_4_182               |    37|
|440   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_396           |    37|
|441   |      A_V_4_239_U                      |Conv_S_A_V_4_4_183               |    38|
|442   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_395           |    38|
|443   |      A_V_4_23_U                       |Conv_S_A_V_4_4_184               |    38|
|444   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_394           |    38|
|445   |      A_V_4_240_U                      |Conv_S_A_V_4_4_185               |    48|
|446   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_393           |    48|
|447   |      A_V_4_241_U                      |Conv_S_A_V_4_4_186               |    38|
|448   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_392           |    38|
|449   |      A_V_4_242_U                      |Conv_S_A_V_4_4_187               |    37|
|450   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_391           |    37|
|451   |      A_V_4_243_U                      |Conv_S_A_V_4_4_188               |    37|
|452   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_390           |    37|
|453   |      A_V_4_244_U                      |Conv_S_A_V_4_4_189               |    47|
|454   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_389           |    47|
|455   |      A_V_4_245_U                      |Conv_S_A_V_4_4_190               |    37|
|456   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_388           |    37|
|457   |      A_V_4_246_U                      |Conv_S_A_V_4_4_191               |    37|
|458   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_387           |    37|
|459   |      A_V_4_247_U                      |Conv_S_A_V_4_4_192               |    38|
|460   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_386           |    38|
|461   |      A_V_4_248_U                      |Conv_S_A_V_4_4_193               |    60|
|462   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_385           |    60|
|463   |      A_V_4_249_U                      |Conv_S_A_V_4_4_194               |    38|
|464   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_384           |    38|
|465   |      A_V_4_24_U                       |Conv_S_A_V_4_4_195               |    49|
|466   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_383           |    49|
|467   |      A_V_4_250_U                      |Conv_S_A_V_4_4_196               |    37|
|468   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_382           |    37|
|469   |      A_V_4_251_U                      |Conv_S_A_V_4_4_197               |    37|
|470   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_381           |    37|
|471   |      A_V_4_252_U                      |Conv_S_A_V_4_4_198               |    47|
|472   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_380           |    47|
|473   |      A_V_4_255_U                      |Conv_S_A_V_4_4_199               |    39|
|474   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_379           |    39|
|475   |      A_V_4_25_U                       |Conv_S_A_V_4_4_200               |    38|
|476   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_378           |    38|
|477   |      A_V_4_26_U                       |Conv_S_A_V_4_4_201               |    37|
|478   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_377           |    37|
|479   |      A_V_4_27_U                       |Conv_S_A_V_4_4_202               |    37|
|480   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_376           |    37|
|481   |      A_V_4_28_U                       |Conv_S_A_V_4_4_203               |    47|
|482   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_375           |    47|
|483   |      A_V_4_29_U                       |Conv_S_A_V_4_4_204               |    37|
|484   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_374           |    37|
|485   |      A_V_4_2_U                        |Conv_S_A_V_4_4_205               |    37|
|486   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_373           |    37|
|487   |      A_V_4_30_U                       |Conv_S_A_V_4_4_206               |    37|
|488   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_372           |    37|
|489   |      A_V_4_31_U                       |Conv_S_A_V_4_4_207               |    38|
|490   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_371           |    38|
|491   |      A_V_4_32_U                       |Conv_S_A_V_4_4_208               |    47|
|492   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_370           |    47|
|493   |      A_V_4_33_U                       |Conv_S_A_V_4_4_209               |    38|
|494   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_369           |    38|
|495   |      A_V_4_34_U                       |Conv_S_A_V_4_4_210               |    37|
|496   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_368           |    37|
|497   |      A_V_4_35_U                       |Conv_S_A_V_4_4_211               |    37|
|498   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_367           |    37|
|499   |      A_V_4_36_U                       |Conv_S_A_V_4_4_212               |    47|
|500   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_366           |    47|
|501   |      A_V_4_37_U                       |Conv_S_A_V_4_4_213               |    37|
|502   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_365           |    37|
|503   |      A_V_4_38_U                       |Conv_S_A_V_4_4_214               |    37|
|504   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_364           |    37|
|505   |      A_V_4_39_U                       |Conv_S_A_V_4_4_215               |    38|
|506   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_363           |    38|
|507   |      A_V_4_3_U                        |Conv_S_A_V_4_4_216               |    37|
|508   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_362           |    37|
|509   |      A_V_4_40_U                       |Conv_S_A_V_4_4_217               |    47|
|510   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_361           |    47|
|511   |      A_V_4_41_U                       |Conv_S_A_V_4_4_218               |    38|
|512   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_360           |    38|
|513   |      A_V_4_42_U                       |Conv_S_A_V_4_4_219               |    37|
|514   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_359           |    37|
|515   |      A_V_4_43_U                       |Conv_S_A_V_4_4_220               |    37|
|516   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_358           |    37|
|517   |      A_V_4_44_U                       |Conv_S_A_V_4_4_221               |    47|
|518   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_357           |    47|
|519   |      A_V_4_45_U                       |Conv_S_A_V_4_4_222               |    37|
|520   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_356           |    37|
|521   |      A_V_4_46_U                       |Conv_S_A_V_4_4_223               |    37|
|522   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_355           |    37|
|523   |      A_V_4_47_U                       |Conv_S_A_V_4_4_224               |    38|
|524   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_354           |    38|
|525   |      A_V_4_48_U                       |Conv_S_A_V_4_4_225               |    48|
|526   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_353           |    48|
|527   |      A_V_4_49_U                       |Conv_S_A_V_4_4_226               |    38|
|528   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_352           |    38|
|529   |      A_V_4_4_U                        |Conv_S_A_V_4_4_227               |    47|
|530   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_351           |    47|
|531   |      A_V_4_50_U                       |Conv_S_A_V_4_4_228               |    37|
|532   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_350           |    37|
|533   |      A_V_4_51_U                       |Conv_S_A_V_4_4_229               |    37|
|534   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_349           |    37|
|535   |      A_V_4_52_U                       |Conv_S_A_V_4_4_230               |    50|
|536   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_348           |    50|
|537   |      A_V_4_53_U                       |Conv_S_A_V_4_4_231               |    37|
|538   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_347           |    37|
|539   |      A_V_4_54_U                       |Conv_S_A_V_4_4_232               |    37|
|540   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_346           |    37|
|541   |      A_V_4_55_U                       |Conv_S_A_V_4_4_233               |    38|
|542   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_345           |    38|
|543   |      A_V_4_56_U                       |Conv_S_A_V_4_4_234               |    49|
|544   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_344           |    49|
|545   |      A_V_4_57_U                       |Conv_S_A_V_4_4_235               |    38|
|546   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_343           |    38|
|547   |      A_V_4_58_U                       |Conv_S_A_V_4_4_236               |    37|
|548   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_342           |    37|
|549   |      A_V_4_59_U                       |Conv_S_A_V_4_4_237               |    37|
|550   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_341           |    37|
|551   |      A_V_4_5_U                        |Conv_S_A_V_4_4_238               |    37|
|552   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_340           |    37|
|553   |      A_V_4_60_U                       |Conv_S_A_V_4_4_239               |    47|
|554   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_339           |    47|
|555   |      A_V_4_61_U                       |Conv_S_A_V_4_4_240               |    37|
|556   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_338           |    37|
|557   |      A_V_4_62_U                       |Conv_S_A_V_4_4_241               |    37|
|558   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_337           |    37|
|559   |      A_V_4_63_U                       |Conv_S_A_V_4_4_242               |    39|
|560   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_336           |    39|
|561   |      A_V_4_64_U                       |Conv_S_A_V_4_4_243               |    47|
|562   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_335           |    47|
|563   |      A_V_4_65_U                       |Conv_S_A_V_4_4_244               |    38|
|564   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_334           |    38|
|565   |      A_V_4_66_U                       |Conv_S_A_V_4_4_245               |    37|
|566   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_333           |    37|
|567   |      A_V_4_67_U                       |Conv_S_A_V_4_4_246               |    37|
|568   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_332           |    37|
|569   |      A_V_4_68_U                       |Conv_S_A_V_4_4_247               |    47|
|570   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_331           |    47|
|571   |      A_V_4_69_U                       |Conv_S_A_V_4_4_248               |    37|
|572   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_330           |    37|
|573   |      A_V_4_6_U                        |Conv_S_A_V_4_4_249               |    37|
|574   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_329           |    37|
|575   |      A_V_4_70_U                       |Conv_S_A_V_4_4_250               |    37|
|576   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_328           |    37|
|577   |      A_V_4_71_U                       |Conv_S_A_V_4_4_251               |    39|
|578   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_327           |    39|
|579   |      A_V_4_72_U                       |Conv_S_A_V_4_4_252               |    47|
|580   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_326           |    47|
|581   |      A_V_4_73_U                       |Conv_S_A_V_4_4_253               |    38|
|582   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_325           |    38|
|583   |      A_V_4_74_U                       |Conv_S_A_V_4_4_254               |    37|
|584   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_324           |    37|
|585   |      A_V_4_75_U                       |Conv_S_A_V_4_4_255               |    37|
|586   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_323           |    37|
|587   |      A_V_4_76_U                       |Conv_S_A_V_4_4_256               |    48|
|588   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_322           |    48|
|589   |      A_V_4_77_U                       |Conv_S_A_V_4_4_257               |    37|
|590   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_321           |    37|
|591   |      A_V_4_78_U                       |Conv_S_A_V_4_4_258               |    37|
|592   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_320           |    37|
|593   |      A_V_4_79_U                       |Conv_S_A_V_4_4_259               |    38|
|594   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_319           |    38|
|595   |      A_V_4_7_U                        |Conv_S_A_V_4_4_260               |    39|
|596   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_318           |    39|
|597   |      A_V_4_80_U                       |Conv_S_A_V_4_4_261               |    49|
|598   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_317           |    49|
|599   |      A_V_4_81_U                       |Conv_S_A_V_4_4_262               |    38|
|600   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_316           |    38|
|601   |      A_V_4_82_U                       |Conv_S_A_V_4_4_263               |    37|
|602   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_315           |    37|
|603   |      A_V_4_83_U                       |Conv_S_A_V_4_4_264               |    37|
|604   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_314           |    37|
|605   |      A_V_4_84_U                       |Conv_S_A_V_4_4_265               |    47|
|606   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_313           |    47|
|607   |      A_V_4_85_U                       |Conv_S_A_V_4_4_266               |    37|
|608   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_312           |    37|
|609   |      A_V_4_86_U                       |Conv_S_A_V_4_4_267               |    37|
|610   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_311           |    37|
|611   |      A_V_4_87_U                       |Conv_S_A_V_4_4_268               |    38|
|612   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_310           |    38|
|613   |      A_V_4_88_U                       |Conv_S_A_V_4_4_269               |    47|
|614   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_309           |    47|
|615   |      A_V_4_89_U                       |Conv_S_A_V_4_4_270               |    38|
|616   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_308           |    38|
|617   |      A_V_4_8_U                        |Conv_S_A_V_4_4_271               |    50|
|618   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_307           |    50|
|619   |      A_V_4_90_U                       |Conv_S_A_V_4_4_272               |    37|
|620   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_306           |    37|
|621   |      A_V_4_91_U                       |Conv_S_A_V_4_4_273               |    37|
|622   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_305           |    37|
|623   |      A_V_4_92_U                       |Conv_S_A_V_4_4_274               |    47|
|624   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_304           |    47|
|625   |      A_V_4_93_U                       |Conv_S_A_V_4_4_275               |    37|
|626   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_303           |    37|
|627   |      A_V_4_94_U                       |Conv_S_A_V_4_4_276               |    37|
|628   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_302           |    37|
|629   |      A_V_4_95_U                       |Conv_S_A_V_4_4_277               |    38|
|630   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_301           |    38|
|631   |      A_V_4_96_U                       |Conv_S_A_V_4_4_278               |    49|
|632   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_300           |    49|
|633   |      A_V_4_97_U                       |Conv_S_A_V_4_4_279               |    38|
|634   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_299           |    38|
|635   |      A_V_4_98_U                       |Conv_S_A_V_4_4_280               |    37|
|636   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_298           |    37|
|637   |      A_V_4_99_U                       |Conv_S_A_V_4_4_281               |    37|
|638   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_297           |    37|
|639   |      A_V_4_9_U                        |Conv_S_A_V_4_4_282               |    38|
|640   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram               |    38|
|641   |      B_V_4_0_U                        |Conv_S_B_V_4_0                   |     2|
|642   |        Conv_S_B_V_4_0_ram_U           |Conv_S_B_V_4_0_ram_296           |     2|
|643   |      B_V_4_1_U                        |Conv_S_B_V_4_0_283               |     2|
|644   |        Conv_S_B_V_4_0_ram_U           |Conv_S_B_V_4_0_ram_295           |     2|
|645   |      B_V_4_2_U                        |Conv_S_B_V_4_0_284               |     4|
|646   |        Conv_S_B_V_4_0_ram_U           |Conv_S_B_V_4_0_ram_294           |     4|
|647   |      B_V_4_3_U                        |Conv_S_B_V_4_0_285               |     5|
|648   |        Conv_S_B_V_4_0_ram_U           |Conv_S_B_V_4_0_ram_293           |     5|
|649   |      B_V_4_4_U                        |Conv_S_B_V_4_0_286               |     3|
|650   |        Conv_S_B_V_4_0_ram_U           |Conv_S_B_V_4_0_ram               |     3|
|651   |      bias_V_6_U                       |Conv_S_bias_V_6                  |    42|
|652   |        Conv_S_bias_V_6_ram_U          |Conv_S_bias_V_6_ram              |    42|
|653   |      ultra_mul_32s_32sbkb_U12         |ultra_mul_32s_32sbkb_287         |    37|
|654   |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0_292 |    37|
|655   |      ultra_mul_35ns_33dEe_U13         |ultra_mul_35ns_33dEe_288         |    56|
|656   |        ultra_mul_35ns_33dEe_MulnS_1_U |ultra_mul_35ns_33dEe_MulnS_1_291 |    56|
|657   |      ultra_mul_mul_12sg8j_U21         |ultra_mul_mul_12sg8j_289         |     5|
|658   |        ultra_mul_mul_12sg8j_DSP48_3_U |ultra_mul_mul_12sg8j_DSP48_3_290 |     5|
|659   |    Conv_U0                            |Conv                             |  3548|
|660   |      A_V_3_0_U                        |Conv_A_V_3_2                     |    46|
|661   |        Conv_A_V_3_2_ram_U             |Conv_A_V_3_2_ram_29              |    46|
|662   |      A_V_3_1_U                        |Conv_A_V_3_2_12                  |    47|
|663   |        Conv_A_V_3_2_ram_U             |Conv_A_V_3_2_ram_28              |    47|
|664   |      A_V_3_2_U                        |Conv_A_V_3_2_13                  |    48|
|665   |        Conv_A_V_3_2_ram_U             |Conv_A_V_3_2_ram_27              |    48|
|666   |      A_V_3_3_U                        |Conv_A_V_3_2_14                  |    41|
|667   |        Conv_A_V_3_2_ram_U             |Conv_A_V_3_2_ram_26              |    41|
|668   |      A_V_3_4_U                        |Conv_A_V_3_2_15                  |    39|
|669   |        Conv_A_V_3_2_ram_U             |Conv_A_V_3_2_ram_25              |    39|
|670   |      A_V_3_5_U                        |Conv_A_V_3_2_16                  |    41|
|671   |        Conv_A_V_3_2_ram_U             |Conv_A_V_3_2_ram_24              |    41|
|672   |      A_V_3_6_U                        |Conv_A_V_3_2_17                  |     9|
|673   |        Conv_A_V_3_2_ram_U             |Conv_A_V_3_2_ram                 |     9|
|674   |      B_V_3_0_U                        |Conv_1_B_V_2_0                   |     4|
|675   |        Conv_1_B_V_2_0_ram_U           |Conv_1_B_V_2_0_ram_23            |     4|
|676   |      B_V_3_1_U                        |Conv_1_B_V_2_0_18                |    30|
|677   |        Conv_1_B_V_2_0_ram_U           |Conv_1_B_V_2_0_ram_22            |    30|
|678   |      B_V_3_2_U                        |Conv_1_B_V_2_0_19                |    34|
|679   |        Conv_1_B_V_2_0_ram_U           |Conv_1_B_V_2_0_ram               |    34|
|680   |      bias_V_7_U                       |Conv_3_bias_V                    |    44|
|681   |        Conv_3_bias_V_ram_U            |Conv_3_bias_V_ram                |    44|
|682   |      ultra_mul_32s_32sbkb_U98         |ultra_mul_32s_32sbkb_20          |    37|
|683   |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0_21  |    37|
|684   |      ultra_mul_35ns_33dEe_U99         |ultra_mul_35ns_33dEe             |    56|
|685   |        ultra_mul_35ns_33dEe_MulnS_1_U |ultra_mul_35ns_33dEe_MulnS_1     |    56|
|686   |      ultra_mul_mul_12sg8j_U111        |ultra_mul_mul_12sg8j             |     5|
|687   |        ultra_mul_mul_12sg8j_DSP48_3_U |ultra_mul_mul_12sg8j_DSP48_3     |     5|
|688   |    FC_128_8_U0                        |FC_128_8_s                       |  1585|
|689   |      bias_V_11_U                      |FC_128_8_s_bias_VXh4             |    42|
|690   |        FC_128_8_s_bias_VXh4_ram_U     |FC_128_8_s_bias_VXh4_ram         |    42|
|691   |      ultra_mul_32ns_30Zio_U153        |ultra_mul_32ns_30Zio             |    57|
|692   |        ultra_mul_32ns_30Zio_MulnS_3_U |ultra_mul_32ns_30Zio_MulnS_3     |    57|
|693   |      ultra_mul_32s_32sbkb_U150        |ultra_mul_32s_32sbkb_10          |    37|
|694   |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0_11  |    37|
|695   |      ultra_mul_mul_12s0iy_U157        |ultra_mul_mul_12s0iy             |     6|
|696   |        ultra_mul_mul_12s0iy_DSP48_7_U |ultra_mul_mul_12s0iy_DSP48_7     |     6|
|697   |    FC_144_128_U0                      |FC_144_128_s                     |  1673|
|698   |      bias_V_10_U                      |FC_144_128_s_biasAem             |    46|
|699   |        FC_144_128_s_biasAem_ram_U     |FC_144_128_s_biasAem_ram         |    46|
|700   |      ultra_mul_32s_32sbkb_U133        |ultra_mul_32s_32sbkb_8           |    37|
|701   |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0_9   |    37|
|702   |      ultra_mul_33ns_31UhA_U136        |ultra_mul_33ns_31UhA             |    57|
|703   |        ultra_mul_33ns_31UhA_MulnS_2_U |ultra_mul_33ns_31UhA_MulnS_2     |    57|
|704   |      ultra_mul_mul_12sWhU_U140        |ultra_mul_mul_12sWhU             |     6|
|705   |        ultra_mul_mul_12sWhU_DSP48_6_U |ultra_mul_mul_12sWhU_DSP48_6     |     6|
|706   |    Pool_16_63_3_0_U0                  |Pool_16_63_3_0_s                 |  1120|
|707   |      ultra_mul_32s_32sbkb_U33         |ultra_mul_32s_32sbkb             |    37|
|708   |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0     |    37|
|709   |      ultra_urem_4ns_3nyd2_U34         |ultra_urem_4ns_3nyd2             |    34|
|710   |        ultra_urem_4ns_3nyd2_div_U     |ultra_urem_4ns_3nyd2_div         |    34|
|711   |          ultra_urem_4ns_3nyd2_div_u_0 |ultra_urem_4ns_3nyd2_div_u       |    30|
|712   |    connect_0_V_V_U                    |fifo_w16_d1024_A                 |   137|
|713   |    connect_1_V_V_U                    |fifo_w16_d1024_A_0               |   135|
|714   |    connect_2_V_V_U                    |fifo_w16_d1024_A_1               |   132|
|715   |    connect_3_V_V_U                    |fifo_w16_d1024_A_2               |   139|
|716   |    connect_4_V_V_U                    |fifo_w16_d1024_A_3               |   137|
|717   |    connect_5_V_V_U                    |fifo_w16_d1024_A_4               |   136|
|718   |    connect_6_V_V_U                    |fifo_w16_d1024_A_5               |   137|
|719   |    connect_7_V_V_U                    |fifo_w16_d1024_A_6               |   137|
|720   |    connect_8_V_V_U                    |fifo_w16_d1024_A_7               |   155|
|721   |    start_for_AXI_DMA4jc_U             |start_for_AXI_DMA4jc             |    10|
|722   |    start_for_Conv_1_U0_U              |start_for_Conv_1_U0              |    10|
|723   |    start_for_Conv_2_U0_U              |start_for_Conv_2_U0              |    11|
|724   |    start_for_Conv_3_U0_U              |start_for_Conv_3_U0              |     9|
|725   |    start_for_Conv_S_U0_U              |start_for_Conv_S_U0              |     9|
|726   |    start_for_Conv_U0_U                |start_for_Conv_U0                |    10|
|727   |    start_for_FC_128_3i2_U             |start_for_FC_128_3i2             |    10|
|728   |    start_for_FC_144_2iS_U             |start_for_FC_144_2iS             |    10|
|729   |    start_for_Pool_161iI_U             |start_for_Pool_161iI             |    12|
+------+---------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:51 ; elapsed = 00:07:08 . Memory (MB): peak = 1575.453 ; gain = 1193.656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2958 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:01 ; elapsed = 00:06:33 . Memory (MB): peak = 1575.453 ; gain = 653.324
Synthesis Optimization Complete : Time (s): cpu = 00:06:51 ; elapsed = 00:07:08 . Memory (MB): peak = 1575.453 ; gain = 1193.656
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4725 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3132 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 36 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 3048 instances
  RAM32X1S => RAM32X1S (RAMS32): 24 instances
  RAM64X1S => RAM64X1S (RAMS64E): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
859 Infos, 510 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:11 ; elapsed = 00:07:30 . Memory (MB): peak = 1575.453 ; gain = 1205.125
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.runs/ultra_ultra_0_0_synth_1/ultra_ultra_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1575.453 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1575.453 ; gain = 0.000
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_ultra_0_0/ultra_ultra_0_0.xci
INFO: [Coretcl 2-1174] Renamed 728 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.runs/ultra_ultra_0_0_synth_1/ultra_ultra_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1575.453 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ultra_ultra_0_0_utilization_synth.rpt -pb ultra_ultra_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1575.453 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1575.453 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 12 19:24:56 2019...
