#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000292415c7ad0 .scope module, "full_adder_tb" "full_adder_tb" 2 1;
 .timescale 0 0;
v0000029241462cc0_0 .var "a", 0 0;
v0000029241462d60_0 .var "b", 0 0;
v0000029241462e00_0 .net "carry", 0 0, L_0000029241493a70;  1 drivers
v00000292414e1850_0 .var "ci", 0 0;
v00000292414e1b20_0 .net "sum", 0 0, L_0000029241493bc0;  1 drivers
S_00000292415c9b10 .scope module, "gate1" "full_adder" 2 4, 3 1 0, S_00000292415c7ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
L_0000029241496e20 .functor XOR 1, v0000029241462cc0_0, v0000029241462d60_0, C4<0>, C4<0>;
L_00000292414e2900 .functor AND 1, v0000029241462cc0_0, v0000029241462d60_0, C4<1>, C4<1>;
L_0000029241493bc0 .functor XOR 1, L_0000029241496e20, v00000292414e1850_0, C4<0>, C4<0>;
L_0000029241493610 .functor AND 1, L_0000029241496e20, v00000292414e1850_0, C4<1>, C4<1>;
L_0000029241493a70 .functor OR 1, L_00000292414e2900, L_0000029241493610, C4<0>, C4<0>;
v00000292415c7c60_0 .net "a", 0 0, v0000029241462cc0_0;  1 drivers
v00000292415caf20_0 .net "b", 0 0, v0000029241462d60_0;  1 drivers
v00000292415c9ca0_0 .net "c1", 0 0, L_00000292414e2900;  1 drivers
v00000292415c9d40_0 .net "c2", 0 0, L_0000029241493610;  1 drivers
v0000029241462a40_0 .net "carry", 0 0, L_0000029241493a70;  alias, 1 drivers
v0000029241462ae0_0 .net "ci", 0 0, v00000292414e1850_0;  1 drivers
v0000029241462b80_0 .net "o1", 0 0, L_0000029241496e20;  1 drivers
v0000029241462c20_0 .net "sum", 0 0, L_0000029241493bc0;  alias, 1 drivers
    .scope S_00000292415c7ad0;
T_0 ;
    %vpi_call 2 7 "$display", "Full Adder implementation" {0 0 0};
    %vpi_call 2 8 "$display", "Input \011| sum | carry " {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029241462cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029241462d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000292414e1850_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 12 "$display", "%d %d %d \011   %d      %d", v0000029241462cc0_0, v0000029241462d60_0, v00000292414e1850_0, v00000292414e1b20_0, v0000029241462e00_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029241462cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029241462d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000292414e1850_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 16 "$display", "%d %d %d\011   %d      %d", v0000029241462cc0_0, v0000029241462d60_0, v00000292414e1850_0, v00000292414e1b20_0, v0000029241462e00_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029241462cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029241462d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000292414e1850_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 20 "$display", "%d %d %d \011   %d      %d", v0000029241462cc0_0, v0000029241462d60_0, v00000292414e1850_0, v00000292414e1b20_0, v0000029241462e00_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029241462cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029241462d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000292414e1850_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 24 "$display", "%d %d %d\011   %d      %d", v0000029241462cc0_0, v0000029241462d60_0, v00000292414e1850_0, v00000292414e1b20_0, v0000029241462e00_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029241462cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029241462d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000292414e1850_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 28 "$display", "%d %d %d\011   %d      %d", v0000029241462cc0_0, v0000029241462d60_0, v00000292414e1850_0, v00000292414e1b20_0, v0000029241462e00_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029241462cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029241462d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000292414e1850_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 32 "$display", "%d %d %d\011   %d      %d", v0000029241462cc0_0, v0000029241462d60_0, v00000292414e1850_0, v00000292414e1b20_0, v0000029241462e00_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029241462cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029241462d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000292414e1850_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 36 "$display", "%d %d %d\011   %d      %d", v0000029241462cc0_0, v0000029241462d60_0, v00000292414e1850_0, v00000292414e1b20_0, v0000029241462e00_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029241462cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029241462d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000292414e1850_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 40 "$display", "%d %d %d\011   %d      %d", v0000029241462cc0_0, v0000029241462d60_0, v00000292414e1850_0, v00000292414e1b20_0, v0000029241462e00_0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "full_adder_tb.v";
    "full_adder.v";
