
---------- Begin Simulation Statistics ----------
final_tick                                66538061000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 386068                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686864                       # Number of bytes of host memory used
host_op_rate                                   422482                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   259.02                       # Real time elapsed on the host
host_tick_rate                              256882056                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.066538                       # Number of seconds simulated
sim_ticks                                 66538061000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.606091                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8698944                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9929611                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                348                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            154852                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16493219                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300027                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          523194                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           223167                       # Number of indirect misses.
system.cpu.branchPred.lookups                20555739                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050663                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1043                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.330761                       # CPI: cycles per instruction
system.cpu.discardedOps                        719894                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49722100                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17195262                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          9989264                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        15171153                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.751450                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        133076122                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       117904969                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5597                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         25756                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          426                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       983792                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          205                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1968309                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            211                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  66538061000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                751                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5482                       # Transaction distribution
system.membus.trans_dist::CleanEvict              111                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19412                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19412                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           751                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        45919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  45919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3282560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3282560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             20163                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   20163    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               20163                       # Request fanout histogram
system.membus.respLayer1.occupancy          189554000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            74831500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  66538061000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            964798                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        38755                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       946879                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3954                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19725                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19725                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        947104                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17694                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2841087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       111745                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2952832                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    242429824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9048576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              251478400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            5802                       # Total snoops (count)
system.tol2bus.snoopTraffic                    701696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           990325                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000655                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025827                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 989682     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    637      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             990325                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2944458500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          93550494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2367760000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  66538061000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               946767                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                17589                       # number of demand (read+write) hits
system.l2.demand_hits::total                   964356                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              946767                       # number of overall hits
system.l2.overall_hits::.cpu.data               17589                       # number of overall hits
system.l2.overall_hits::total                  964356                       # number of overall hits
system.l2.demand_misses::.cpu.inst                337                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              19830                       # number of demand (read+write) misses
system.l2.demand_misses::total                  20167                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               337                       # number of overall misses
system.l2.overall_misses::.cpu.data             19830                       # number of overall misses
system.l2.overall_misses::total                 20167                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     27868000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1760644500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1788512500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     27868000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1760644500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1788512500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           947104                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            37419                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               984523                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          947104                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           37419                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              984523                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000356                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.529945                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.020484                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000356                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.529945                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.020484                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82694.362018                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88786.913767                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88685.104378                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82694.362018                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88786.913767                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88685.104378                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5482                       # number of writebacks
system.l2.writebacks::total                      5482                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           337                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         19826                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             20163                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        19826                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            20163                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     24498000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1562107000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1586605000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     24498000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1562107000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1586605000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000356                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.529838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.020480                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000356                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.529838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.020480                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72694.362018                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78790.830223                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78688.935178                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72694.362018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78790.830223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78688.935178                       # average overall mshr miss latency
system.l2.replacements                           5802                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        33273                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            33273                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        33273                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        33273                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       946506                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           946506                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       946506                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       946506                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               313                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   313                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           19412                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19412                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1721290000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1721290000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         19725                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19725                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.984132                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.984132                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88671.440346                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88671.440346                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        19412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1527170000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1527170000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.984132                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.984132                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78671.440346                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78671.440346                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         946767                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             946767                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          337                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              337                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     27868000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27868000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       947104                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         947104                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000356                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000356                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82694.362018                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82694.362018                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          337                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          337                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     24498000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24498000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000356                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000356                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72694.362018                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72694.362018                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         17276                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17276                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          418                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             418                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     39354500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     39354500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        17694                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17694                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.023624                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.023624                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 94149.521531                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94149.521531                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          414                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          414                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     34937000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     34937000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.023398                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.023398                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84388.888889                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84388.888889                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  66538061000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 12008.894992                       # Cycle average of tags in use
system.l2.tags.total_refs                     1967877                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     20171                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     97.559714                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.483429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       111.145308                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     11894.266254                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.725968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.732965                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         14369                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          181                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1689                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12483                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.877014                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3955937                       # Number of tag accesses
system.l2.tags.data_accesses                  3955937                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  66538061000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2537728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2580864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       701696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          701696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           19826                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               20163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5482                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5482                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            648291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          38139494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              38787785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       648291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           648291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       10545784                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10545784                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       10545784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           648291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         38139494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             49333569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     10964.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39643.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.037151406250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          608                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          608                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               83013                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              10367                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       20163                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5482                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40326                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10964                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              678                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    656085750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  201585000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1412029500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16273.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35023.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    28526                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    9563                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.22                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40326                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10964                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   20025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   20025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13176                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    249.005464                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   202.770547                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   198.885858                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           62      0.47%      0.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7081     53.74%     54.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3489     26.48%     80.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1026      7.79%     88.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          704      5.34%     93.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          268      2.03%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           52      0.39%     96.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           56      0.43%     96.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          438      3.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13176                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          608                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      66.169408                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.627717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    825.896435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          604     99.34%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.33%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           608                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.008224                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.007841                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.121488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              605     99.51%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.16%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           608                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2580288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  700736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2580864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               701696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        38.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        10.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     38.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   66534276000                       # Total gap between requests
system.mem_ctrls.avgGap                    2594434.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2537152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       700736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 648290.607686929754                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 38130837.626903496683                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 10531355.880659041926                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          674                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        39652                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        10964                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19636000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1392393500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1315896446250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29133.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35115.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 120019741.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             47395320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             25191210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           144656400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           28130580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5252098800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12509584800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      15016228320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        33023285430                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        496.306699                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  38907568000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2221700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25408793000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             46688460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             24811710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           143206980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           29023200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5252098800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12169588920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      15302540640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        32967958710                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        495.475194                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  39656080250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2221700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24660280750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     66538061000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  66538061000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     25947319                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25947319                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     25947319                       # number of overall hits
system.cpu.icache.overall_hits::total        25947319                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       947104                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         947104                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       947104                       # number of overall misses
system.cpu.icache.overall_misses::total        947104                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  12482969000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12482969000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  12482969000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12482969000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26894423                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26894423                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26894423                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26894423                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.035216                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.035216                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.035216                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.035216                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13180.146003                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13180.146003                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13180.146003                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13180.146003                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       946879                       # number of writebacks
system.cpu.icache.writebacks::total            946879                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       947104                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       947104                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       947104                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       947104                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  11535865000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11535865000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  11535865000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11535865000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.035216                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.035216                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.035216                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.035216                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12180.146003                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12180.146003                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12180.146003                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12180.146003                       # average overall mshr miss latency
system.cpu.icache.replacements                 946879                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     25947319                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25947319                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       947104                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        947104                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  12482969000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12482969000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26894423                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26894423                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.035216                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.035216                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13180.146003                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13180.146003                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       947104                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       947104                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  11535865000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11535865000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.035216                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.035216                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12180.146003                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12180.146003                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  66538061000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           224.937317                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26894423                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            947104                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             28.396483                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   224.937317                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.878661                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.878661                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          225                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          54735950                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         54735950                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  66538061000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  66538061000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  66538061000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34788406                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34788406                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34791734                       # number of overall hits
system.cpu.dcache.overall_hits::total        34791734                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        48198                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          48198                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        48231                       # number of overall misses
system.cpu.dcache.overall_misses::total         48231                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2675166000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2675166000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2675166000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2675166000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34836604                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34836604                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34839965                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34839965                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001384                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001384                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001384                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001384                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55503.672352                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55503.672352                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55465.696336                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55465.696336                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        33273                       # number of writebacks
system.cpu.dcache.writebacks::total             33273                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        10796                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10796                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        10796                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10796                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        37402                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        37402                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        37419                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        37419                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2000741000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2000741000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2001512500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2001512500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001074                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001074                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001074                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001074                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 53492.888081                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53492.888081                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 53489.203346                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53489.203346                       # average overall mshr miss latency
system.cpu.dcache.replacements                  36907                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20606520                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20606520                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        19907                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         19907                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    302226000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    302226000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20626427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20626427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000965                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000965                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15181.895816                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15181.895816                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2230                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2230                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17677                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17677                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    246575500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    246575500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13948.944957                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13948.944957                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14181886                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14181886                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        28291                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        28291                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2372940000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2372940000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14210177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14210177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001991                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001991                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83876.144357                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83876.144357                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         8566                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8566                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        19725                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19725                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1754165500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1754165500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001388                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001388                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 88931.077313                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88931.077313                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3328                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3328                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           33                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           33                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.009819                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.009819                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       771500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       771500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005058                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005058                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 45382.352941                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 45382.352941                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  66538061000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.558271                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35007317                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             37419                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            935.549240                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.558271                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997184                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997184                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          275                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          179                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70073677                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70073677                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  66538061000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  66538061000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
