TimeQuest Timing Analyzer report for Mod_Teste
Thu Feb 09 09:57:43 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'SW[17]'
 13. Slow Model Setup: 'RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 14. Slow Model Hold: 'RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 15. Slow Model Hold: 'SW[17]'
 16. Slow Model Hold: 'CLOCK_50'
 17. Slow Model Minimum Pulse Width: 'RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 18. Slow Model Minimum Pulse Width: 'CLOCK_50'
 19. Slow Model Minimum Pulse Width: 'SW[17]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Propagation Delay
 25. Minimum Propagation Delay
 26. Fast Model Setup Summary
 27. Fast Model Hold Summary
 28. Fast Model Recovery Summary
 29. Fast Model Removal Summary
 30. Fast Model Minimum Pulse Width Summary
 31. Fast Model Setup: 'CLOCK_50'
 32. Fast Model Setup: 'SW[17]'
 33. Fast Model Setup: 'RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 34. Fast Model Hold: 'RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 35. Fast Model Hold: 'SW[17]'
 36. Fast Model Hold: 'CLOCK_50'
 37. Fast Model Minimum Pulse Width: 'RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 38. Fast Model Minimum Pulse Width: 'CLOCK_50'
 39. Fast Model Minimum Pulse Width: 'SW[17]'
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Propagation Delay
 45. Minimum Propagation Delay
 46. Multicorner Timing Analysis Summary
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Progagation Delay
 52. Minimum Progagation Delay
 53. Setup Transfers
 54. Hold Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Mod_Teste                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                                                                                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                                                          ;
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 } ;
; SW[17]                                                                                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SW[17] }                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                    ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                        ; Note                    ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------------+-------------------------+
; 54.62 MHz  ; 54.62 MHz       ; CLOCK_50                                                                                                          ;                         ;
; 69.29 MHz  ; 69.29 MHz       ; SW[17]                                                                                                            ;                         ;
; 188.61 MHz ; 35.11 MHz       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; limit due to hold check ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                             ; Slack   ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+---------+---------------+
; CLOCK_50                                                                                                          ; -19.043 ; -13789.486    ;
; SW[17]                                                                                                            ; -16.637 ; -1896.554     ;
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -5.295  ; -35.624       ;
+-------------------------------------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                             ; Slack   ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+---------+---------------+
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -14.241 ; -115.150      ;
; SW[17]                                                                                                            ; -0.741  ; -3.898        ;
; CLOCK_50                                                                                                          ; 0.391   ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------+---------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                             ; Slack   ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+---------+---------------+
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -11.034 ; -8466.566     ;
; CLOCK_50                                                                                                          ; -2.000  ; -3939.916     ;
; SW[17]                                                                                                            ; -1.222  ; -128.222      ;
+-------------------------------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                         ; To Node                                                                                                      ; Launch Clock                                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -19.043 ; ParallelOUT:saida|DataOut[1]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[0]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -15.551    ; 4.028      ;
; -18.945 ; ParallelOUT:saida|DataOut[1]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[0]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -15.953    ; 4.028      ;
; -18.939 ; ParallelOUT:saida|DataOut[2]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[0]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -15.551    ; 3.924      ;
; -18.841 ; ParallelOUT:saida|DataOut[2]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[0]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -15.953    ; 3.924      ;
; -18.829 ; ParallelOUT:saida|DataOut[1]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -15.551    ; 3.814      ;
; -18.785 ; ParallelOUT:saida|DataOut[3]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[0]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -15.551    ; 3.770      ;
; -18.755 ; ParallelOUT:saida|DataOut[1]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -15.551    ; 3.740      ;
; -18.752 ; ParallelOUT:saida|DataOut[1]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -15.551    ; 3.737      ;
; -18.731 ; ParallelOUT:saida|DataOut[1]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -15.953    ; 3.814      ;
; -18.725 ; ParallelOUT:saida|DataOut[2]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -15.551    ; 3.710      ;
; -18.687 ; ParallelOUT:saida|DataOut[3]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[0]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -15.953    ; 3.770      ;
; -18.662 ; ParallelOUT:saida|DataOut[1]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -15.551    ; 3.647      ;
; -18.662 ; ParallelOUT:saida|DataOut[1]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -15.551    ; 3.647      ;
; -18.658 ; ParallelOUT:saida|DataOut[0]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[0]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -15.551    ; 3.643      ;
; -18.657 ; ParallelOUT:saida|DataOut[1]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -15.953    ; 3.740      ;
; -18.654 ; ParallelOUT:saida|DataOut[1]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -15.953    ; 3.737      ;
; -18.651 ; ParallelOUT:saida|DataOut[2]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -15.551    ; 3.636      ;
; -18.648 ; ParallelOUT:saida|DataOut[2]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -15.551    ; 3.633      ;
; -18.627 ; ParallelOUT:saida|DataOut[2]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -15.953    ; 3.710      ;
; -18.571 ; ParallelOUT:saida|DataOut[3]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -15.551    ; 3.556      ;
; -18.564 ; ParallelOUT:saida|DataOut[1]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -15.953    ; 3.647      ;
; -18.564 ; ParallelOUT:saida|DataOut[1]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -15.953    ; 3.647      ;
; -18.560 ; ParallelOUT:saida|DataOut[0]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[0]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -15.953    ; 3.643      ;
; -18.558 ; ParallelOUT:saida|DataOut[2]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -15.551    ; 3.543      ;
; -18.558 ; ParallelOUT:saida|DataOut[2]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -15.551    ; 3.543      ;
; -18.553 ; ParallelOUT:saida|DataOut[2]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -15.953    ; 3.636      ;
; -18.550 ; ParallelOUT:saida|DataOut[2]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -15.953    ; 3.633      ;
; -18.506 ; ParallelOUT:saida|DataOut[1]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -15.551    ; 3.491      ;
; -18.497 ; ParallelOUT:saida|DataOut[3]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -15.551    ; 3.482      ;
; -18.494 ; ParallelOUT:saida|DataOut[3]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -15.551    ; 3.479      ;
; -18.473 ; ParallelOUT:saida|DataOut[3]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -15.953    ; 3.556      ;
; -18.460 ; ParallelOUT:saida|DataOut[2]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -15.953    ; 3.543      ;
; -18.460 ; ParallelOUT:saida|DataOut[2]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -15.953    ; 3.543      ;
; -18.446 ; ParallelOUT:saida|DataOut[0]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -15.551    ; 3.431      ;
; -18.408 ; ParallelOUT:saida|DataOut[1]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -15.953    ; 3.491      ;
; -18.404 ; ParallelOUT:saida|DataOut[3]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -15.551    ; 3.389      ;
; -18.404 ; ParallelOUT:saida|DataOut[3]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -15.551    ; 3.389      ;
; -18.402 ; ParallelOUT:saida|DataOut[2]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -15.551    ; 3.387      ;
; -18.399 ; ParallelOUT:saida|DataOut[3]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -15.953    ; 3.482      ;
; -18.396 ; ParallelOUT:saida|DataOut[3]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -15.953    ; 3.479      ;
; -18.372 ; ParallelOUT:saida|DataOut[0]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -15.551    ; 3.357      ;
; -18.369 ; ParallelOUT:saida|DataOut[0]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -15.551    ; 3.354      ;
; -18.348 ; ParallelOUT:saida|DataOut[0]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -15.953    ; 3.431      ;
; -18.306 ; ParallelOUT:saida|DataOut[3]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -15.953    ; 3.389      ;
; -18.306 ; ParallelOUT:saida|DataOut[3]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -15.953    ; 3.389      ;
; -18.304 ; ParallelOUT:saida|DataOut[2]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -15.953    ; 3.387      ;
; -18.279 ; ParallelOUT:saida|DataOut[0]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -15.551    ; 3.264      ;
; -18.279 ; ParallelOUT:saida|DataOut[0]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -15.551    ; 3.264      ;
; -18.274 ; ParallelOUT:saida|DataOut[0]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -15.953    ; 3.357      ;
; -18.271 ; ParallelOUT:saida|DataOut[0]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -15.953    ; 3.354      ;
; -18.248 ; ParallelOUT:saida|DataOut[3]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -15.551    ; 3.233      ;
; -18.181 ; ParallelOUT:saida|DataOut[0]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -15.953    ; 3.264      ;
; -18.181 ; ParallelOUT:saida|DataOut[0]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -15.953    ; 3.264      ;
; -18.150 ; ParallelOUT:saida|DataOut[3]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -15.953    ; 3.233      ;
; -18.123 ; ParallelOUT:saida|DataOut[0]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -15.551    ; 3.108      ;
; -18.025 ; ParallelOUT:saida|DataOut[0]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -15.953    ; 3.108      ;
; -17.307 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a29~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.313     ; 17.959     ;
; -17.307 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a29~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.313     ; 17.959     ;
; -17.307 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a29~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.313     ; 17.959     ;
; -17.307 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a29~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.313     ; 17.959     ;
; -17.307 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a29~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.313     ; 17.959     ;
; -17.307 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a29~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.313     ; 17.959     ;
; -17.307 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a29~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.313     ; 17.959     ;
; -17.285 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a26~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.324     ; 17.926     ;
; -17.285 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a26~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.324     ; 17.926     ;
; -17.285 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a26~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.324     ; 17.926     ;
; -17.285 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a26~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.324     ; 17.926     ;
; -17.285 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a26~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.324     ; 17.926     ;
; -17.285 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a26~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.324     ; 17.926     ;
; -17.285 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a26~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.324     ; 17.926     ;
; -17.200 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a17~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.295     ; 17.870     ;
; -17.200 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a17~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.295     ; 17.870     ;
; -17.200 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a17~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.295     ; 17.870     ;
; -17.200 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a17~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.295     ; 17.870     ;
; -17.200 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a17~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.295     ; 17.870     ;
; -17.200 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a17~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.295     ; 17.870     ;
; -17.200 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a17~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.295     ; 17.870     ;
; -17.177 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_we_reg  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.290     ; 17.852     ;
; -17.177 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_we_reg  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.290     ; 17.852     ;
; -17.177 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_we_reg  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.290     ; 17.852     ;
; -17.177 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_we_reg  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.290     ; 17.852     ;
; -17.177 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_we_reg  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.290     ; 17.852     ;
; -17.177 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_we_reg  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.290     ; 17.852     ;
; -17.177 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_we_reg  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.290     ; 17.852     ;
; -17.173 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.287     ; 17.851     ;
; -17.173 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.287     ; 17.851     ;
; -17.173 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.287     ; 17.851     ;
; -17.173 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.287     ; 17.851     ;
; -17.173 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.287     ; 17.851     ;
; -17.173 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.287     ; 17.851     ;
; -17.173 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.287     ; 17.851     ;
; -17.167 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a13~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.299     ; 17.833     ;
; -17.167 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a13~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.299     ; 17.833     ;
; -17.167 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a13~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.299     ; 17.833     ;
; -17.167 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a13~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.299     ; 17.833     ;
; -17.167 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a13~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.299     ; 17.833     ;
; -17.167 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a13~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.299     ; 17.833     ;
; -17.167 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a13~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.299     ; 17.833     ;
; -17.146 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a2~porta_we_reg  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.305     ; 17.806     ;
; -17.146 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a2~porta_we_reg  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.305     ; 17.806     ;
+---------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SW[17]'                                                                                                                                                                                                 ;
+---------+-------------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                         ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; -16.637 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:r1|r2[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.183      ; 17.856     ;
; -16.637 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:r1|r2[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.183      ; 17.856     ;
; -16.637 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:r1|r2[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.183      ; 17.856     ;
; -16.637 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:r1|r2[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.183      ; 17.856     ;
; -16.637 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:r1|r2[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.183      ; 17.856     ;
; -16.637 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:r1|r2[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.183      ; 17.856     ;
; -16.637 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:r1|r2[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.183      ; 17.856     ;
; -16.524 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:r1|r5[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.289      ; 17.849     ;
; -16.524 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:r1|r5[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.289      ; 17.849     ;
; -16.524 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:r1|r5[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.289      ; 17.849     ;
; -16.524 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:r1|r5[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.289      ; 17.849     ;
; -16.524 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:r1|r5[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.289      ; 17.849     ;
; -16.524 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:r1|r5[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.289      ; 17.849     ;
; -16.524 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:r1|r5[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.289      ; 17.849     ;
; -16.519 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:r1|r6[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.291      ; 17.846     ;
; -16.519 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:r1|r6[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.291      ; 17.846     ;
; -16.519 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:r1|r6[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.291      ; 17.846     ;
; -16.519 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:r1|r6[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.291      ; 17.846     ;
; -16.519 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:r1|r6[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.291      ; 17.846     ;
; -16.519 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:r1|r6[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.291      ; 17.846     ;
; -16.519 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:r1|r6[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.291      ; 17.846     ;
; -16.491 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:r1|r2[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.337      ; 17.864     ;
; -16.491 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:r1|r2[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.337      ; 17.864     ;
; -16.491 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:r1|r2[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.337      ; 17.864     ;
; -16.491 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:r1|r2[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.337      ; 17.864     ;
; -16.491 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:r1|r2[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.337      ; 17.864     ;
; -16.491 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:r1|r2[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.337      ; 17.864     ;
; -16.491 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:r1|r2[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.337      ; 17.864     ;
; -16.360 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:r1|r5[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.741      ; 18.137     ;
; -16.360 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:r1|r1[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.727      ; 18.123     ;
; -16.360 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:r1|r5[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.741      ; 18.137     ;
; -16.360 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:r1|r5[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.741      ; 18.137     ;
; -16.360 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:r1|r5[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.741      ; 18.137     ;
; -16.360 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:r1|r5[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.741      ; 18.137     ;
; -16.360 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:r1|r5[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.741      ; 18.137     ;
; -16.360 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:r1|r5[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.741      ; 18.137     ;
; -16.360 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:r1|r1[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.727      ; 18.123     ;
; -16.360 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:r1|r1[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.727      ; 18.123     ;
; -16.360 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:r1|r1[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.727      ; 18.123     ;
; -16.360 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:r1|r1[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.727      ; 18.123     ;
; -16.360 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:r1|r1[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.727      ; 18.123     ;
; -16.360 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:r1|r1[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.727      ; 18.123     ;
; -16.323 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:r1|r1[3]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.154      ; 17.513     ;
; -16.323 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:r1|r1[3]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.154      ; 17.513     ;
; -16.323 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:r1|r1[3]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.154      ; 17.513     ;
; -16.323 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:r1|r1[3]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.154      ; 17.513     ;
; -16.323 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:r1|r1[3]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.154      ; 17.513     ;
; -16.323 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:r1|r1[3]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.154      ; 17.513     ;
; -16.323 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:r1|r1[3]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.154      ; 17.513     ;
; -16.262 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:r1|r7[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.324      ; 17.622     ;
; -16.262 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:r1|r7[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.324      ; 17.622     ;
; -16.262 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:r1|r7[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.324      ; 17.622     ;
; -16.262 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:r1|r7[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.324      ; 17.622     ;
; -16.262 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:r1|r7[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.324      ; 17.622     ;
; -16.262 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:r1|r7[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.324      ; 17.622     ;
; -16.262 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:r1|r7[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.324      ; 17.622     ;
; -16.259 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:r1|r4[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.324      ; 17.619     ;
; -16.259 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:r1|r4[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.324      ; 17.619     ;
; -16.259 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:r1|r4[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.324      ; 17.619     ;
; -16.259 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:r1|r4[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.324      ; 17.619     ;
; -16.259 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:r1|r4[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.324      ; 17.619     ;
; -16.259 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:r1|r4[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.324      ; 17.619     ;
; -16.259 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:r1|r4[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.324      ; 17.619     ;
; -16.247 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:r1|r7[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.318      ; 17.601     ;
; -16.247 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:r1|r7[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.318      ; 17.601     ;
; -16.247 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:r1|r7[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.318      ; 17.601     ;
; -16.247 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:r1|r7[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.318      ; 17.601     ;
; -16.247 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:r1|r7[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.318      ; 17.601     ;
; -16.247 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:r1|r7[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.318      ; 17.601     ;
; -16.247 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:r1|r7[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.318      ; 17.601     ;
; -16.238 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:r1|r3[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.291      ; 17.565     ;
; -16.238 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:r1|r3[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.291      ; 17.565     ;
; -16.238 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:r1|r3[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.291      ; 17.565     ;
; -16.238 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:r1|r3[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.291      ; 17.565     ;
; -16.238 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:r1|r3[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.291      ; 17.565     ;
; -16.238 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:r1|r3[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.291      ; 17.565     ;
; -16.238 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:r1|r3[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.291      ; 17.565     ;
; -16.235 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:r1|r6[5]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.753      ; 18.024     ;
; -16.235 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:r1|r6[5]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.753      ; 18.024     ;
; -16.235 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:r1|r6[5]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.753      ; 18.024     ;
; -16.235 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:r1|r6[5]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.753      ; 18.024     ;
; -16.235 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:r1|r6[5]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.753      ; 18.024     ;
; -16.235 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:r1|r6[5]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.753      ; 18.024     ;
; -16.235 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:r1|r6[5]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.753      ; 18.024     ;
; -16.234 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:r1|r4[5]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.754      ; 18.024     ;
; -16.234 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:r1|r4[5]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.754      ; 18.024     ;
; -16.234 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:r1|r4[5]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.754      ; 18.024     ;
; -16.234 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:r1|r4[5]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.754      ; 18.024     ;
; -16.234 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:r1|r4[5]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.754      ; 18.024     ;
; -16.234 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:r1|r4[5]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.754      ; 18.024     ;
; -16.234 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:r1|r4[5]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.754      ; 18.024     ;
; -16.227 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:r1|r3[1]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.336      ; 17.599     ;
; -16.227 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:r1|r3[1]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.336      ; 17.599     ;
; -16.227 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:r1|r3[1]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.336      ; 17.599     ;
; -16.227 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:r1|r3[1]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.336      ; 17.599     ;
; -16.227 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:r1|r3[1]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.336      ; 17.599     ;
; -16.227 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:r1|r3[1]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.336      ; 17.599     ;
; -16.227 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:r1|r3[1]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.336      ; 17.599     ;
; -16.218 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:r1|r3[12] ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.656      ; 17.910     ;
; -16.218 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:r1|r3[12] ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.656      ; 17.910     ;
+---------+-------------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                      ; Launch Clock                                                                                                      ; Latch Clock                                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.295 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:c1|ULAControl[0] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.879      ; 5.920      ;
; -5.295 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:c1|ULAControl[0] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.879      ; 5.920      ;
; -5.295 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:c1|ULAControl[0] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.879      ; 5.920      ;
; -5.295 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:c1|ULAControl[0] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.879      ; 5.920      ;
; -5.295 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:c1|ULAControl[0] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.879      ; 5.920      ;
; -5.295 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:c1|ULAControl[0] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.879      ; 5.920      ;
; -5.295 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:c1|ULAControl[0] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.879      ; 5.920      ;
; -4.883 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:c1|ULAControl[0] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.791      ; 5.920      ;
; -4.883 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:c1|ULAControl[0] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.791      ; 5.920      ;
; -4.883 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:c1|ULAControl[0] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.791      ; 5.920      ;
; -4.883 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:c1|ULAControl[0] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.791      ; 5.920      ;
; -4.883 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:c1|ULAControl[0] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.791      ; 5.920      ;
; -4.883 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:c1|ULAControl[0] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.791      ; 5.920      ;
; -4.883 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:c1|ULAControl[0] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.791      ; 5.920      ;
; -4.492 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:c1|ULAControl[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.156      ; 6.007      ;
; -4.492 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:c1|ULAControl[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.156      ; 6.007      ;
; -4.492 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:c1|ULAControl[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.156      ; 6.007      ;
; -4.492 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:c1|ULAControl[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.156      ; 6.007      ;
; -4.492 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:c1|ULAControl[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.156      ; 6.007      ;
; -4.492 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:c1|ULAControl[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.156      ; 6.007      ;
; -4.492 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:c1|ULAControl[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.156      ; 6.007      ;
; -4.245 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:c1|ULAControl[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.877      ; 5.754      ;
; -4.245 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:c1|ULAControl[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.877      ; 5.754      ;
; -4.245 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:c1|ULAControl[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.877      ; 5.754      ;
; -4.245 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:c1|ULAControl[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.877      ; 5.754      ;
; -4.245 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:c1|ULAControl[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.877      ; 5.754      ;
; -4.245 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:c1|ULAControl[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.877      ; 5.754      ;
; -4.245 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:c1|ULAControl[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.877      ; 5.754      ;
; -4.080 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:c1|ULAControl[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.068      ; 6.007      ;
; -4.080 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:c1|ULAControl[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.068      ; 6.007      ;
; -4.080 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:c1|ULAControl[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.068      ; 6.007      ;
; -4.080 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:c1|ULAControl[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.068      ; 6.007      ;
; -4.080 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:c1|ULAControl[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.068      ; 6.007      ;
; -4.080 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:c1|ULAControl[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.068      ; 6.007      ;
; -4.080 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:c1|ULAControl[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.068      ; 6.007      ;
; -3.833 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:c1|ULAControl[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.789      ; 5.754      ;
; -3.833 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:c1|ULAControl[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.789      ; 5.754      ;
; -3.833 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:c1|ULAControl[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.789      ; 5.754      ;
; -3.833 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:c1|ULAControl[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.789      ; 5.754      ;
; -3.833 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:c1|ULAControl[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.789      ; 5.754      ;
; -3.833 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:c1|ULAControl[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.789      ; 5.754      ;
; -3.833 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:c1|ULAControl[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.789      ; 5.754      ;
; -3.722 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:c1|ULASrc        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.648      ; 5.971      ;
; -3.722 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:c1|ULASrc        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.648      ; 5.971      ;
; -3.722 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:c1|ULASrc        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.648      ; 5.971      ;
; -3.722 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:c1|ULASrc        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.648      ; 5.971      ;
; -3.722 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:c1|ULASrc        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.648      ; 5.971      ;
; -3.722 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:c1|ULASrc        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.648      ; 5.971      ;
; -3.722 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:c1|ULASrc        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.648      ; 5.971      ;
; -3.310 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:c1|ULASrc        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.560      ; 5.971      ;
; -3.310 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:c1|ULASrc        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.560      ; 5.971      ;
; -3.310 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:c1|ULASrc        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.560      ; 5.971      ;
; -3.310 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:c1|ULASrc        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.560      ; 5.971      ;
; -3.310 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:c1|ULASrc        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.560      ; 5.971      ;
; -3.310 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:c1|ULASrc        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.560      ; 5.971      ;
; -3.310 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:c1|ULASrc        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.560      ; 5.971      ;
; -2.534 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ParallelOUT:saida|DataOut[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.690      ; 7.760      ;
; -2.534 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ParallelOUT:saida|DataOut[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.690      ; 7.760      ;
; -2.534 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ParallelOUT:saida|DataOut[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.690      ; 7.760      ;
; -2.534 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ParallelOUT:saida|DataOut[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.690      ; 7.760      ;
; -2.534 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ParallelOUT:saida|DataOut[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.690      ; 7.760      ;
; -2.534 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ParallelOUT:saida|DataOut[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.690      ; 7.760      ;
; -2.534 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ParallelOUT:saida|DataOut[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.690      ; 7.760      ;
; -2.504 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ParallelOUT:saida|DataOut[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.690      ; 7.730      ;
; -2.504 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ParallelOUT:saida|DataOut[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.690      ; 7.730      ;
; -2.504 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ParallelOUT:saida|DataOut[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.690      ; 7.730      ;
; -2.504 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ParallelOUT:saida|DataOut[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.690      ; 7.730      ;
; -2.504 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ParallelOUT:saida|DataOut[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.690      ; 7.730      ;
; -2.504 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ParallelOUT:saida|DataOut[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.690      ; 7.730      ;
; -2.504 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ParallelOUT:saida|DataOut[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.690      ; 7.730      ;
; -2.449 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:c1|RegDst        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.861      ; 5.837      ;
; -2.449 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:c1|RegDst        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.861      ; 5.837      ;
; -2.449 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:c1|RegDst        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.861      ; 5.837      ;
; -2.449 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:c1|RegDst        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.861      ; 5.837      ;
; -2.449 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:c1|RegDst        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.861      ; 5.837      ;
; -2.449 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:c1|RegDst        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.861      ; 5.837      ;
; -2.449 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:c1|RegDst        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.861      ; 5.837      ;
; -2.151 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:c1|ULAControl[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.814      ; 5.920      ;
; -2.108 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ParallelOUT:saida|DataOut[4] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.691      ; 7.335      ;
; -2.108 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ParallelOUT:saida|DataOut[4] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.691      ; 7.335      ;
; -2.108 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ParallelOUT:saida|DataOut[4] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.691      ; 7.335      ;
; -2.108 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ParallelOUT:saida|DataOut[4] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.691      ; 7.335      ;
; -2.108 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ParallelOUT:saida|DataOut[4] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.691      ; 7.335      ;
; -2.108 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ParallelOUT:saida|DataOut[4] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.691      ; 7.335      ;
; -2.108 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ParallelOUT:saida|DataOut[4] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.691      ; 7.335      ;
; -2.063 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:c1|ULAControl[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.902      ; 5.920      ;
; -1.872 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:c1|MemtoReg      ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.731      ; 5.260      ;
; -1.872 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:c1|MemtoReg      ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.731      ; 5.260      ;
; -1.872 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:c1|MemtoReg      ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.731      ; 5.260      ;
; -1.872 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:c1|MemtoReg      ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.731      ; 5.260      ;
; -1.872 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:c1|MemtoReg      ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.731      ; 5.260      ;
; -1.872 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:c1|MemtoReg      ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.731      ; 5.260      ;
; -1.872 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:c1|MemtoReg      ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.731      ; 5.260      ;
; -1.830 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ParallelOUT:saida|DataOut[6] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.692      ; 7.058      ;
; -1.830 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ParallelOUT:saida|DataOut[6] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.692      ; 7.058      ;
; -1.830 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ParallelOUT:saida|DataOut[6] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.692      ; 7.058      ;
; -1.830 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ParallelOUT:saida|DataOut[6] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.692      ; 7.058      ;
; -1.830 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ParallelOUT:saida|DataOut[6] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.692      ; 7.058      ;
; -1.830 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ParallelOUT:saida|DataOut[6] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.692      ; 7.058      ;
; -1.830 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ParallelOUT:saida|DataOut[6] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.692      ; 7.058      ;
+--------+-------------------------------------------------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                        ;
+---------+-------------------------------------------------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                         ; To Node                      ; Launch Clock                                                                                                      ; Latch Clock                                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -14.241 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 18.649     ; 4.883      ;
; -14.154 ; RegisterFile:r1|r2[5]                                                                                             ; ParallelOUT:saida|DataOut[5] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.444     ; 1.556      ;
; -14.110 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 18.650     ; 5.015      ;
; -14.110 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 18.650     ; 5.015      ;
; -14.096 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 18.649     ; 5.028      ;
; -14.038 ; RegisterFile:r1|r2[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.445     ; 1.673      ;
; -14.030 ; RegisterFile:r1|r2[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.444     ; 1.680      ;
; -13.942 ; RegisterFile:r1|r3[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 14.970     ; 1.294      ;
; -13.919 ; RegisterFile:r1|r3[5]                                                                                             ; ParallelOUT:saida|DataOut[5] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.089     ; 1.436      ;
; -13.841 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 18.651     ; 5.285      ;
; -13.839 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 18.247     ; 4.883      ;
; -13.823 ; RegisterFile:r1|r3[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.101     ; 1.544      ;
; -13.741 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 18.649     ; 4.883      ;
; -13.739 ; RegisterFile:r1|r2[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.289     ; 1.816      ;
; -13.708 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 18.248     ; 5.015      ;
; -13.708 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 18.248     ; 5.015      ;
; -13.700 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 18.649     ; 5.424      ;
; -13.694 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 18.247     ; 5.028      ;
; -13.687 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 18.649     ; 5.437      ;
; -13.653 ; RegisterFile:r1|r2[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.293     ; 1.906      ;
; -13.610 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 18.650     ; 5.015      ;
; -13.610 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 18.650     ; 5.015      ;
; -13.596 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 18.649     ; 5.028      ;
; -13.577 ; RegisterFile:r1|r3[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.353     ; 2.042      ;
; -13.459 ; RegisterFile:r1|r3[2]                                                                                             ; ParallelOUT:saida|DataOut[2] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.335     ; 2.142      ;
; -13.439 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 18.249     ; 5.285      ;
; -13.418 ; RegisterFile:r1|r3[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.090     ; 1.938      ;
; -13.404 ; RegisterFile:r1|r1[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.472     ; 2.334      ;
; -13.376 ; RegisterFile:r1|r7[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.302     ; 2.192      ;
; -13.358 ; RegisterFile:r1|r7[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.302     ; 2.210      ;
; -13.341 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 18.651     ; 5.285      ;
; -13.339 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 18.247     ; 4.883      ;
; -13.298 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 18.247     ; 5.424      ;
; -13.285 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 18.247     ; 5.437      ;
; -13.261 ; RegisterFile:r1|r6[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.336     ; 2.341      ;
; -13.252 ; RegisterFile:r1|r2[5]                                                                                             ; ParallelOUT:saida|DataOut[5] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 15.042     ; 1.556      ;
; -13.225 ; RegisterFile:r1|r2[2]                                                                                             ; ParallelOUT:saida|DataOut[2] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.289     ; 2.330      ;
; -13.208 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 18.248     ; 5.015      ;
; -13.208 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 18.248     ; 5.015      ;
; -13.200 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 18.649     ; 5.424      ;
; -13.194 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 18.247     ; 5.028      ;
; -13.187 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 18.649     ; 5.437      ;
; -13.176 ; RegisterFile:r1|r1[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.472     ; 2.562      ;
; -13.136 ; RegisterFile:r1|r2[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 15.043     ; 1.673      ;
; -13.128 ; RegisterFile:r1|r2[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 15.042     ; 1.680      ;
; -13.071 ; RegisterFile:r1|r6[5]                                                                                             ; ParallelOUT:saida|DataOut[5] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 14.874     ; 2.069      ;
; -13.058 ; RegisterFile:r1|r3[1]                                                                                             ; ParallelOUT:saida|DataOut[1] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.290     ; 2.498      ;
; -13.040 ; RegisterFile:r1|r3[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 14.568     ; 1.294      ;
; -13.037 ; RegisterFile:r1|r6[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 14.875     ; 2.104      ;
; -13.017 ; RegisterFile:r1|r3[5]                                                                                             ; ParallelOUT:saida|DataOut[5] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 14.687     ; 1.436      ;
; -12.971 ; RegisterFile:r1|r4[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.302     ; 2.597      ;
; -12.948 ; RegisterFile:r1|r2[1]                                                                                             ; ParallelOUT:saida|DataOut[1] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.293     ; 2.611      ;
; -12.939 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 18.249     ; 5.285      ;
; -12.921 ; RegisterFile:r1|r3[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 14.699     ; 1.544      ;
; -12.837 ; RegisterFile:r1|r2[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 14.887     ; 1.816      ;
; -12.821 ; RegisterFile:r1|r6[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.335     ; 2.780      ;
; -12.813 ; RegisterFile:r1|r5[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.337     ; 2.790      ;
; -12.801 ; RegisterFile:r1|r6[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.335     ; 2.800      ;
; -12.798 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 18.247     ; 5.424      ;
; -12.785 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 18.247     ; 5.437      ;
; -12.779 ; RegisterFile:r1|r7[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.486     ; 2.973      ;
; -12.751 ; RegisterFile:r1|r2[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 14.891     ; 1.906      ;
; -12.718 ; RegisterFile:r1|r7[2]                                                                                             ; ParallelOUT:saida|DataOut[2] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.302     ; 2.850      ;
; -12.675 ; RegisterFile:r1|r3[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 14.951     ; 2.042      ;
; -12.657 ; RegisterFile:r1|r4[5]                                                                                             ; ParallelOUT:saida|DataOut[5] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 14.873     ; 2.482      ;
; -12.620 ; RegisterFile:r1|r6[1]                                                                                             ; ParallelOUT:saida|DataOut[1] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.384     ; 3.030      ;
; -12.571 ; RegisterFile:r1|r1[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 14.901     ; 2.596      ;
; -12.557 ; RegisterFile:r1|r3[2]                                                                                             ; ParallelOUT:saida|DataOut[2] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 14.933     ; 2.142      ;
; -12.537 ; RegisterFile:r1|r7[5]                                                                                             ; ParallelOUT:saida|DataOut[5] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.309     ; 3.038      ;
; -12.518 ; RegisterFile:r1|r7[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.310     ; 3.058      ;
; -12.516 ; RegisterFile:r1|r3[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 14.688     ; 1.938      ;
; -12.502 ; RegisterFile:r1|r1[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 15.070     ; 2.334      ;
; -12.480 ; RegisterFile:r1|r1[1]                                                                                             ; ParallelOUT:saida|DataOut[1] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.472     ; 3.258      ;
; -12.474 ; RegisterFile:r1|r7[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 14.900     ; 2.192      ;
; -12.469 ; RegisterFile:r1|r4[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.384     ; 3.181      ;
; -12.456 ; RegisterFile:r1|r7[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 14.900     ; 2.210      ;
; -12.368 ; RegisterFile:r1|r4[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 14.874     ; 2.772      ;
; -12.359 ; RegisterFile:r1|r6[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 14.934     ; 2.341      ;
; -12.323 ; RegisterFile:r1|r2[2]                                                                                             ; ParallelOUT:saida|DataOut[2] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 14.887     ; 2.330      ;
; -12.274 ; RegisterFile:r1|r1[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 15.070     ; 2.562      ;
; -12.169 ; RegisterFile:r1|r6[5]                                                                                             ; ParallelOUT:saida|DataOut[5] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 14.472     ; 2.069      ;
; -12.166 ; RegisterFile:r1|r4[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.302     ; 3.402      ;
; -12.156 ; RegisterFile:r1|r3[1]                                                                                             ; ParallelOUT:saida|DataOut[1] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 14.888     ; 2.498      ;
; -12.155 ; RegisterFile:r1|r6[2]                                                                                             ; ParallelOUT:saida|DataOut[2] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.335     ; 3.446      ;
; -12.135 ; RegisterFile:r1|r6[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 14.473     ; 2.104      ;
; -12.132 ; RegisterFile:r1|r4[2]                                                                                             ; ParallelOUT:saida|DataOut[2] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.302     ; 3.436      ;
; -12.107 ; RegisterFile:r1|r5[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.337     ; 3.496      ;
; -12.069 ; RegisterFile:r1|r4[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 14.900     ; 2.597      ;
; -12.047 ; RegisterFile:r1|r5[5]                                                                                             ; ParallelOUT:saida|DataOut[5] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.157     ; 3.376      ;
; -12.046 ; RegisterFile:r1|r2[1]                                                                                             ; ParallelOUT:saida|DataOut[1] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 14.891     ; 2.611      ;
; -11.981 ; RegisterFile:r1|r5[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.488     ; 3.773      ;
; -11.926 ; RegisterFile:r1|r1[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 15.099     ; 3.439      ;
; -11.919 ; RegisterFile:r1|r6[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 14.933     ; 2.780      ;
; -11.911 ; RegisterFile:r1|r5[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 14.935     ; 2.790      ;
; -11.899 ; RegisterFile:r1|r6[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 14.933     ; 2.800      ;
; -11.877 ; RegisterFile:r1|r7[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 15.084     ; 2.973      ;
; -11.816 ; RegisterFile:r1|r7[2]                                                                                             ; ParallelOUT:saida|DataOut[2] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 14.900     ; 2.850      ;
; -11.755 ; RegisterFile:r1|r4[5]                                                                                             ; ParallelOUT:saida|DataOut[5] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 14.471     ; 2.482      ;
; -11.742 ; RegisterFile:r1|r5[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 14.887     ; 3.411      ;
; -11.718 ; RegisterFile:r1|r6[1]                                                                                             ; ParallelOUT:saida|DataOut[1] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 14.982     ; 3.030      ;
+---------+-------------------------------------------------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SW[17]'                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                      ; Launch Clock                                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.741 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[4]                 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 5.114      ; 4.848      ;
; -0.498 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[0]                 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 5.114      ; 5.091      ;
; -0.466 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[1]                 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 5.114      ; 5.123      ;
; -0.425 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 4.833      ; 4.883      ;
; -0.338 ; RegisterFile:r1|r2[5]                                                                                             ; ParallelOUT:saida|DataOut[5] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.628      ; 1.556      ;
; -0.316 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[5]                 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 5.114      ; 5.273      ;
; -0.294 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 4.834      ; 5.015      ;
; -0.294 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 4.834      ; 5.015      ;
; -0.280 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 4.833      ; 5.028      ;
; -0.241 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[4]                 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; -0.500       ; 5.114      ; 4.848      ;
; -0.222 ; RegisterFile:r1|r2[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.629      ; 1.673      ;
; -0.214 ; RegisterFile:r1|r2[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.628      ; 1.680      ;
; -0.178 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[2]                 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 5.114      ; 5.411      ;
; -0.126 ; RegisterFile:r1|r3[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.154      ; 1.294      ;
; -0.103 ; RegisterFile:r1|r3[5]                                                                                             ; ParallelOUT:saida|DataOut[5] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.273      ; 1.436      ;
; -0.076 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[3]                 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 5.114      ; 5.513      ;
; -0.064 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[7]                 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 5.114      ; 5.525      ;
; -0.025 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 4.835      ; 5.285      ;
; -0.007 ; RegisterFile:r1|r3[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.285      ; 1.544      ;
; 0.002  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[0]                 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; -0.500       ; 5.114      ; 5.091      ;
; 0.034  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[1]                 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; -0.500       ; 5.114      ; 5.123      ;
; 0.075  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; -0.500       ; 4.833      ; 4.883      ;
; 0.077  ; RegisterFile:r1|r2[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.473      ; 1.816      ;
; 0.116  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 4.833      ; 5.424      ;
; 0.129  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 4.833      ; 5.437      ;
; 0.163  ; RegisterFile:r1|r2[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.477      ; 1.906      ;
; 0.181  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[6]                 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 5.094      ; 5.750      ;
; 0.184  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[5]                 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; -0.500       ; 5.114      ; 5.273      ;
; 0.206  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; -0.500       ; 4.834      ; 5.015      ;
; 0.206  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; -0.500       ; 4.834      ; 5.015      ;
; 0.220  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; -0.500       ; 4.833      ; 5.028      ;
; 0.239  ; RegisterFile:r1|r3[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.537      ; 2.042      ;
; 0.322  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[2]                 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; -0.500       ; 5.114      ; 5.411      ;
; 0.357  ; RegisterFile:r1|r3[2]                                                                                             ; ParallelOUT:saida|DataOut[2] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.519      ; 2.142      ;
; 0.398  ; RegisterFile:r1|r3[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.274      ; 1.938      ;
; 0.412  ; RegisterFile:r1|r1[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.656      ; 2.334      ;
; 0.424  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[3]                 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; -0.500       ; 5.114      ; 5.513      ;
; 0.436  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[7]                 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; -0.500       ; 5.114      ; 5.525      ;
; 0.440  ; RegisterFile:r1|r7[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.486      ; 2.192      ;
; 0.458  ; RegisterFile:r1|r7[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.486      ; 2.210      ;
; 0.475  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; -0.500       ; 4.835      ; 5.285      ;
; 0.555  ; RegisterFile:r1|r6[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.520      ; 2.341      ;
; 0.591  ; RegisterFile:r1|r2[2]                                                                                             ; ParallelOUT:saida|DataOut[2] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.473      ; 2.330      ;
; 0.616  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; -0.500       ; 4.833      ; 5.424      ;
; 0.629  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; -0.500       ; 4.833      ; 5.437      ;
; 0.640  ; RegisterFile:r1|r1[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.656      ; 2.562      ;
; 0.681  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[6]                 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; -0.500       ; 5.094      ; 5.750      ;
; 0.745  ; RegisterFile:r1|r6[5]                                                                                             ; ParallelOUT:saida|DataOut[5] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.058      ; 2.069      ;
; 0.758  ; RegisterFile:r1|r3[1]                                                                                             ; ParallelOUT:saida|DataOut[1] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.474      ; 2.498      ;
; 0.779  ; RegisterFile:r1|r6[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.059      ; 2.104      ;
; 0.845  ; RegisterFile:r1|r4[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.486      ; 2.597      ;
; 0.868  ; RegisterFile:r1|r2[1]                                                                                             ; ParallelOUT:saida|DataOut[1] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.477      ; 2.611      ;
; 0.995  ; RegisterFile:r1|r6[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.519      ; 2.780      ;
; 1.003  ; RegisterFile:r1|r5[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.521      ; 2.790      ;
; 1.015  ; RegisterFile:r1|r6[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.519      ; 2.800      ;
; 1.037  ; RegisterFile:r1|r7[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.670      ; 2.973      ;
; 1.098  ; RegisterFile:r1|r7[2]                                                                                             ; ParallelOUT:saida|DataOut[2] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.486      ; 2.850      ;
; 1.159  ; RegisterFile:r1|r4[5]                                                                                             ; ParallelOUT:saida|DataOut[5] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.057      ; 2.482      ;
; 1.196  ; RegisterFile:r1|r6[1]                                                                                             ; ParallelOUT:saida|DataOut[1] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.568      ; 3.030      ;
; 1.245  ; RegisterFile:r1|r1[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.085      ; 2.596      ;
; 1.279  ; RegisterFile:r1|r7[5]                                                                                             ; ParallelOUT:saida|DataOut[5] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.493      ; 3.038      ;
; 1.298  ; RegisterFile:r1|r7[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.494      ; 3.058      ;
; 1.336  ; RegisterFile:r1|r1[1]                                                                                             ; ParallelOUT:saida|DataOut[1] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.656      ; 3.258      ;
; 1.347  ; RegisterFile:r1|r4[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.568      ; 3.181      ;
; 1.448  ; RegisterFile:r1|r4[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.058      ; 2.772      ;
; 1.650  ; RegisterFile:r1|r4[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.486      ; 3.402      ;
; 1.661  ; RegisterFile:r1|r6[2]                                                                                             ; ParallelOUT:saida|DataOut[2] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.519      ; 3.446      ;
; 1.684  ; RegisterFile:r1|r4[2]                                                                                             ; ParallelOUT:saida|DataOut[2] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.486      ; 3.436      ;
; 1.709  ; RegisterFile:r1|r5[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.521      ; 3.496      ;
; 1.759  ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|address_reg_a[0]                ; RegisterFile:r1|r1[12]       ; CLOCK_50                                                                                                          ; SW[17]      ; 0.000        ; 0.484      ; 2.509      ;
; 1.769  ; RegisterFile:r1|r5[5]                                                                                             ; ParallelOUT:saida|DataOut[5] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.341      ; 3.376      ;
; 1.810  ; PC:pc1|PC[7]                                                                                                      ; PC:pc1|PC[7]                 ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.000      ; 2.076      ;
; 1.835  ; RegisterFile:r1|r5[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.672      ; 3.773      ;
; 1.840  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:r1|r3[10]       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 3.679      ; 5.994      ;
; 1.840  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:r1|r3[12]       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 3.679      ; 5.994      ;
; 1.840  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:r1|r3[13]       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 3.679      ; 5.994      ;
; 1.840  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:r1|r3[0]        ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 3.679      ; 5.994      ;
; 1.857  ; PC:pc1|PC[3]                                                                                                      ; PC:pc1|PC[3]                 ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.000      ; 2.123      ;
; 1.883  ; PC:pc1|PC[1]                                                                                                      ; PC:pc1|PC[1]                 ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.000      ; 2.149      ;
; 1.884  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:r1|r6[8]        ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 3.664      ; 6.023      ;
; 1.884  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:r1|r6[9]        ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 3.664      ; 6.023      ;
; 1.890  ; RegisterFile:r1|r1[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.283      ; 3.439      ;
; 2.030  ; RegisterFile:r1|r2[4]                                                                                             ; PC:pc1|PC[6]                 ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.888      ; 4.184      ;
; 2.074  ; RegisterFile:r1|r5[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.071      ; 3.411      ;
; 2.093  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:r1|r4[11]       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 3.662      ; 6.230      ;
; 2.099  ; PC:pc1|PC[4]                                                                                                      ; PC:pc1|PC[4]                 ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.000      ; 2.365      ;
; 2.107  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:r1|r5[11]       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 3.663      ; 6.245      ;
; 2.127  ; PC:pc1|PC[5]                                                                                                      ; PC:pc1|PC[5]                 ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.000      ; 2.393      ;
; 2.131  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:r1|r2[10]       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 3.638      ; 6.244      ;
; 2.131  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:r1|r2[13]       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 3.638      ; 6.244      ;
; 2.131  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:r1|r2[8]        ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 3.638      ; 6.244      ;
; 2.131  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:r1|r2[11]       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 3.638      ; 6.244      ;
; 2.204  ; RegisterFile:r1|r7[1]                                                                                             ; ParallelOUT:saida|DataOut[1] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.466      ; 3.936      ;
; 2.207  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:pc1|PC[7]                 ; CLOCK_50                                                                                                          ; SW[17]      ; 0.000        ; 1.803      ; 4.276      ;
; 2.207  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:pc1|PC[7]                 ; CLOCK_50                                                                                                          ; SW[17]      ; 0.000        ; 1.803      ; 4.276      ;
; 2.207  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:pc1|PC[7]                 ; CLOCK_50                                                                                                          ; SW[17]      ; 0.000        ; 1.803      ; 4.276      ;
; 2.207  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:pc1|PC[7]                 ; CLOCK_50                                                                                                          ; SW[17]      ; 0.000        ; 1.803      ; 4.276      ;
; 2.207  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:pc1|PC[7]                 ; CLOCK_50                                                                                                          ; SW[17]      ; 0.000        ; 1.803      ; 4.276      ;
; 2.207  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:pc1|PC[7]                 ; CLOCK_50                                                                                                          ; SW[17]      ; 0.000        ; 1.803      ; 4.276      ;
; 2.207  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:pc1|PC[7]                 ; CLOCK_50                                                                                                          ; SW[17]      ; 0.000        ; 1.803      ; 4.276      ;
+--------+-------------------------------------------------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                         ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.541 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000001             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.807      ;
; 0.542 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000011             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.808      ;
; 0.555 ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.821      ;
; 0.564 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.830      ;
; 0.567 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.833      ;
; 0.567 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.833      ;
; 0.570 ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.836      ;
; 0.694 ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.960      ;
; 0.698 ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000000             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.964      ;
; 0.704 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.970      ;
; 0.713 ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.979      ;
; 0.741 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.007      ;
; 0.743 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.009      ;
; 0.743 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.009      ;
; 0.788 ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.054      ;
; 0.790 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.056      ;
; 0.796 ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.062      ;
; 0.799 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.801 ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[10]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.805 ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.810 ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.813 ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[11]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[8]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[13]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; LCD_TEST:MyLCD|mDLY[16]                   ; LCD_TEST:MyLCD|mDLY[16]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.820 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.086      ;
; 0.831 ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.834 ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mDLY[17]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.100      ;
; 0.834 ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.100      ;
; 0.835 ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.844 ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.110      ;
; 0.845 ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[12]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[14]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[15]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.871 ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.137      ;
; 0.876 ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.142      ;
; 0.879 ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.145      ;
; 0.990 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.256      ;
; 0.990 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.256      ;
; 0.994 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.260      ;
; 0.995 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.261      ;
; 1.005 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.271      ;
; 1.008 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.274      ;
; 1.060 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.326      ;
; 1.076 ; LCD_TEST:MyLCD|mLCD_ST.000000             ; LCD_TEST:MyLCD|mLCD_ST.000001             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.342      ;
; 1.092 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.358      ;
; 1.121 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.387      ;
; 1.121 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.387      ;
; 1.121 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.387      ;
; 1.121 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.387      ;
; 1.121 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.387      ;
; 1.121 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.387      ;
; 1.121 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.387      ;
; 1.121 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.387      ;
; 1.124 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.390      ;
; 1.124 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[10]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.390      ;
; 1.124 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[11]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.390      ;
; 1.124 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[12]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.390      ;
; 1.124 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[13]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.390      ;
; 1.124 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[14]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.390      ;
; 1.124 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[15]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.390      ;
; 1.124 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[16]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.390      ;
; 1.124 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[17]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.390      ;
; 1.124 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.390      ;
; 1.124 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.390      ;
; 1.179 ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[10]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.445      ;
; 1.184 ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[11]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.450      ;
; 1.188 ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.454      ;
; 1.189 ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.455      ;
; 1.193 ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.459      ;
; 1.196 ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.462      ;
; 1.196 ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[8]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.462      ;
; 1.196 ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[12]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.462      ;
; 1.197 ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[14]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.463      ;
; 1.214 ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.480      ;
; 1.217 ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.483      ;
; 1.218 ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.484      ;
; 1.222 ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.488      ;
; 1.228 ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_ST.000001             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.494      ;
; 1.230 ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.496      ;
; 1.231 ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.497      ;
; 1.231 ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[13]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.497      ;
; 1.232 ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.498      ;
; 1.232 ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[16]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.498      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                          ;
+---------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+--------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                                                                             ; Clock Edge ; Target                         ;
+---------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+--------------------------------+
; -11.034 ; -10.034      ; 1.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ParallelOUT:saida|DataOut[0]   ;
; -11.034 ; -10.034      ; 1.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ParallelOUT:saida|DataOut[0]   ;
; -11.034 ; -10.034      ; 1.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ParallelOUT:saida|DataOut[1]   ;
; -11.034 ; -10.034      ; 1.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ParallelOUT:saida|DataOut[1]   ;
; -11.034 ; -10.034      ; 1.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ParallelOUT:saida|DataOut[2]   ;
; -11.034 ; -10.034      ; 1.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ParallelOUT:saida|DataOut[2]   ;
; -11.034 ; -10.034      ; 1.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ParallelOUT:saida|DataOut[3]   ;
; -11.034 ; -10.034      ; 1.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ParallelOUT:saida|DataOut[3]   ;
; -11.034 ; -10.034      ; 1.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ParallelOUT:saida|DataOut[4]   ;
; -11.034 ; -10.034      ; 1.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ParallelOUT:saida|DataOut[4]   ;
; -11.034 ; -10.034      ; 1.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ParallelOUT:saida|DataOut[5]   ;
; -11.034 ; -10.034      ; 1.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ParallelOUT:saida|DataOut[5]   ;
; -11.034 ; -10.034      ; 1.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ParallelOUT:saida|DataOut[6]   ;
; -11.034 ; -10.034      ; 1.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ParallelOUT:saida|DataOut[6]   ;
; -10.956 ; -9.956       ; 1.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ParallelOUT:saida|DataOut[0]   ;
; -10.956 ; -9.956       ; 1.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ParallelOUT:saida|DataOut[0]   ;
; -10.956 ; -9.956       ; 1.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ParallelOUT:saida|DataOut[1]   ;
; -10.956 ; -9.956       ; 1.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ParallelOUT:saida|DataOut[1]   ;
; -10.956 ; -9.956       ; 1.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ParallelOUT:saida|DataOut[2]   ;
; -10.956 ; -9.956       ; 1.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ParallelOUT:saida|DataOut[2]   ;
; -10.956 ; -9.956       ; 1.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ParallelOUT:saida|DataOut[3]   ;
; -10.956 ; -9.956       ; 1.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ParallelOUT:saida|DataOut[3]   ;
; -10.956 ; -9.956       ; 1.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ParallelOUT:saida|DataOut[4]   ;
; -10.956 ; -9.956       ; 1.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ParallelOUT:saida|DataOut[4]   ;
; -10.956 ; -9.956       ; 1.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ParallelOUT:saida|DataOut[5]   ;
; -10.956 ; -9.956       ; 1.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ParallelOUT:saida|DataOut[5]   ;
; -10.956 ; -9.956       ; 1.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ParallelOUT:saida|DataOut[6]   ;
; -10.956 ; -9.956       ; 1.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ParallelOUT:saida|DataOut[6]   ;
; -10.034 ; -10.034      ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|DataOut[0]|clk           ;
; -10.034 ; -10.034      ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|DataOut[0]|clk           ;
; -10.034 ; -10.034      ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|DataOut[1]|clk           ;
; -10.034 ; -10.034      ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|DataOut[1]|clk           ;
; -10.034 ; -10.034      ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|DataOut[2]|clk           ;
; -10.034 ; -10.034      ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|DataOut[2]|clk           ;
; -10.034 ; -10.034      ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|DataOut[3]|clk           ;
; -10.034 ; -10.034      ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|DataOut[3]|clk           ;
; -10.034 ; -10.034      ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|DataOut[4]|clk           ;
; -10.034 ; -10.034      ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|DataOut[4]|clk           ;
; -10.034 ; -10.034      ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|DataOut[5]|clk           ;
; -10.034 ; -10.034      ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|DataOut[5]|clk           ;
; -10.034 ; -10.034      ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|DataOut[6]|clk           ;
; -10.034 ; -10.034      ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|DataOut[6]|clk           ;
; -10.034 ; -10.034      ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|always0|combout          ;
; -10.034 ; -10.034      ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|always0|combout          ;
; -10.034 ; -10.034      ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|always0~clkctrl|inclk[0] ;
; -10.034 ; -10.034      ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|always0~clkctrl|inclk[0] ;
; -10.034 ; -10.034      ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|always0~clkctrl|outclk   ;
; -10.034 ; -10.034      ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|always0~clkctrl|outclk   ;
; -9.956  ; -9.956       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|DataOut[0]|clk           ;
; -9.956  ; -9.956       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|DataOut[0]|clk           ;
; -9.956  ; -9.956       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|DataOut[1]|clk           ;
; -9.956  ; -9.956       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|DataOut[1]|clk           ;
; -9.956  ; -9.956       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|DataOut[2]|clk           ;
; -9.956  ; -9.956       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|DataOut[2]|clk           ;
; -9.956  ; -9.956       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|DataOut[3]|clk           ;
; -9.956  ; -9.956       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|DataOut[3]|clk           ;
; -9.956  ; -9.956       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|DataOut[4]|clk           ;
; -9.956  ; -9.956       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|DataOut[4]|clk           ;
; -9.956  ; -9.956       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|DataOut[5]|clk           ;
; -9.956  ; -9.956       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|DataOut[5]|clk           ;
; -9.956  ; -9.956       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|DataOut[6]|clk           ;
; -9.956  ; -9.956       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|DataOut[6]|clk           ;
; -9.956  ; -9.956       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|always0|combout          ;
; -9.956  ; -9.956       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|always0|combout          ;
; -9.956  ; -9.956       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|always0~clkctrl|inclk[0] ;
; -9.956  ; -9.956       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|always0~clkctrl|inclk[0] ;
; -9.956  ; -9.956       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|always0~clkctrl|outclk   ;
; -9.956  ; -9.956       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|always0~clkctrl|outclk   ;
; -6.053  ; -6.053       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; entrada|Equal0~5|combout       ;
; -6.053  ; -6.053       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; entrada|Equal0~5|combout       ;
; -6.053  ; -6.053       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|always0|datad            ;
; -6.053  ; -6.053       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|always0|datad            ;
; -6.046  ; -6.046       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; entrada|Equal0~0|combout       ;
; -6.046  ; -6.046       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; entrada|Equal0~0|combout       ;
; -6.046  ; -6.046       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; entrada|Equal0~5|datab         ;
; -6.046  ; -6.046       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; entrada|Equal0~5|datab         ;
; -6.007  ; -6.007       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; entrada|Equal0~0|combout       ;
; -6.007  ; -6.007       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; entrada|Equal0~0|combout       ;
; -6.007  ; -6.007       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; entrada|Equal0~5|combout       ;
; -6.007  ; -6.007       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; entrada|Equal0~5|combout       ;
; -6.007  ; -6.007       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; entrada|Equal0~5|datab         ;
; -6.007  ; -6.007       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; entrada|Equal0~5|datab         ;
; -6.007  ; -6.007       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|always0|datad            ;
; -6.007  ; -6.007       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|always0|datad            ;
; -5.747  ; -5.747       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; entrada|Equal0~0|dataa         ;
; -5.747  ; -5.747       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; entrada|Equal0~0|dataa         ;
; -5.747  ; -5.747       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula1|ULAResult[4]~18|combout   ;
; -5.747  ; -5.747       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula1|ULAResult[4]~18|combout   ;
; -5.233  ; -5.233       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; entrada|Equal0~4|combout       ;
; -5.233  ; -5.233       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; entrada|Equal0~4|combout       ;
; -5.233  ; -5.233       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; entrada|Equal0~5|datad         ;
; -5.233  ; -5.233       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; entrada|Equal0~5|datad         ;
; -5.158  ; -5.158       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; entrada|Equal0~1|combout       ;
; -5.158  ; -5.158       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; entrada|Equal0~1|combout       ;
; -5.158  ; -5.158       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; entrada|Equal0~5|datac         ;
; -5.158  ; -5.158       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; entrada|Equal0~5|datac         ;
; -5.125  ; -5.125       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula1|Mux12~6|combout           ;
; -5.125  ; -5.125       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula1|Mux12~6|combout           ;
; -5.125  ; -5.125       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula1|ULAResult[4]~18|dataa     ;
; -5.125  ; -5.125       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula1|ULAResult[4]~18|dataa     ;
+---------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg2  ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SW[17]'                                                                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; SW[17] ; Rise       ; SW[17]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; PC:pc1|PC[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; PC:pc1|PC[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; PC:pc1|PC[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; PC:pc1|PC[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; PC:pc1|PC[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; PC:pc1|PC[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; PC:pc1|PC[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; PC:pc1|PC[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; PC:pc1|PC[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; PC:pc1|PC[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; PC:pc1|PC[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; PC:pc1|PC[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; PC:pc1|PC[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; PC:pc1|PC[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; PC:pc1|PC[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; PC:pc1|PC[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; ParallelOUT:saida|DataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; ParallelOUT:saida|DataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; ParallelOUT:saida|DataOut[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; ParallelOUT:saida|DataOut[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; ParallelOUT:saida|DataOut[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; ParallelOUT:saida|DataOut[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; ParallelOUT:saida|DataOut[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; ParallelOUT:saida|DataOut[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; ParallelOUT:saida|DataOut[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; ParallelOUT:saida|DataOut[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; ParallelOUT:saida|DataOut[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; ParallelOUT:saida|DataOut[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; ParallelOUT:saida|DataOut[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; ParallelOUT:saida|DataOut[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r1[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r1[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r1[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r1[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r1[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r1[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r1[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r1[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r1[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r1[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r1[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r1[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r1[15]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r1[15]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r1[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r1[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r1[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r1[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r1[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r1[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r1[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r1[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r1[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r1[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r1[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r1[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r1[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r1[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r1[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r1[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r1[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r1[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r2[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r2[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r2[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r2[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r2[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r2[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r2[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r2[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r2[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r2[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r2[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r2[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r2[15]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r2[15]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r2[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r2[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r2[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r2[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r2[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r2[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r2[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r2[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r2[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r2[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r2[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r2[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r2[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r2[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r2[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r2[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r2[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r2[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r3[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r3[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r3[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r3[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r3[11]       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; SW[17]     ; 1.724 ; 1.724 ; Rise       ; SW[17]          ;
;  SW[0]    ; SW[17]     ; 1.724 ; 1.724 ; Rise       ; SW[17]          ;
;  SW[1]    ; SW[17]     ; 1.719 ; 1.719 ; Rise       ; SW[17]          ;
;  SW[2]    ; SW[17]     ; 1.475 ; 1.475 ; Rise       ; SW[17]          ;
;  SW[3]    ; SW[17]     ; 1.066 ; 1.066 ; Rise       ; SW[17]          ;
;  SW[4]    ; SW[17]     ; 1.329 ; 1.329 ; Rise       ; SW[17]          ;
;  SW[5]    ; SW[17]     ; 1.195 ; 1.195 ; Rise       ; SW[17]          ;
;  SW[6]    ; SW[17]     ; 1.173 ; 1.173 ; Rise       ; SW[17]          ;
;  SW[7]    ; SW[17]     ; 1.391 ; 1.391 ; Rise       ; SW[17]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; SW[17]     ; -0.056 ; -0.056 ; Rise       ; SW[17]          ;
;  SW[0]    ; SW[17]     ; -0.308 ; -0.308 ; Rise       ; SW[17]          ;
;  SW[1]    ; SW[17]     ; -0.282 ; -0.282 ; Rise       ; SW[17]          ;
;  SW[2]    ; SW[17]     ; -0.112 ; -0.112 ; Rise       ; SW[17]          ;
;  SW[3]    ; SW[17]     ; -0.451 ; -0.451 ; Rise       ; SW[17]          ;
;  SW[4]    ; SW[17]     ; -0.110 ; -0.110 ; Rise       ; SW[17]          ;
;  SW[5]    ; SW[17]     ; -0.056 ; -0.056 ; Rise       ; SW[17]          ;
;  SW[6]    ; SW[17]     ; -0.331 ; -0.331 ; Rise       ; SW[17]          ;
;  SW[7]    ; SW[17]     ; -0.406 ; -0.406 ; Rise       ; SW[17]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                               ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                   ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                          ; 8.906  ; 8.906  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                          ; 7.990  ; 7.990  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                          ; 8.178  ; 8.178  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                          ; 8.199  ; 8.199  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                          ; 8.906  ; 8.906  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                          ; 8.368  ; 8.368  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                          ; 7.924  ; 7.924  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                          ; 8.177  ; 8.177  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                          ; 7.766  ; 7.766  ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_EN       ; CLOCK_50                                                                                                          ; 8.237  ; 8.237  ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_RS       ; CLOCK_50                                                                                                          ; 8.800  ; 8.800  ; Rise       ; CLOCK_50                                                                                                          ;
; LEDR[*]      ; CLOCK_50                                                                                                          ; 16.402 ; 16.402 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[9]     ; CLOCK_50                                                                                                          ; 16.402 ; 16.402 ; Rise       ; CLOCK_50                                                                                                          ;
; HEX0[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 24.716 ; 24.716 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[0]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 24.716 ; 24.716 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[1]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 24.440 ; 24.440 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[2]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 23.834 ; 23.834 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[3]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 24.008 ; 24.008 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[4]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 24.059 ; 24.059 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 24.397 ; 24.397 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 24.238 ; 24.238 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.170 ; 13.170 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.422 ; 10.422 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.542 ; 10.542 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.919 ; 10.919 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.696 ; 10.696 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.956 ; 12.956 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.170 ; 13.170 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; HEX0[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 24.314 ; 24.314 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[0]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 24.314 ; 24.314 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[1]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 24.038 ; 24.038 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[2]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 23.432 ; 23.432 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[3]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 23.606 ; 23.606 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[4]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 23.657 ; 23.657 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 23.995 ; 23.995 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 23.836 ; 23.836 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.170 ; 13.170 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.198 ; 11.198 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.318 ; 11.318 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.695 ; 11.695 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.472 ; 11.472 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.768 ; 12.768 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.170 ; 13.170 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; HEX0[*]      ; SW[17]                                                                                                            ; 10.900 ; 10.900 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[0]     ; SW[17]                                                                                                            ; 10.900 ; 10.900 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[1]     ; SW[17]                                                                                                            ; 10.624 ; 10.624 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[2]     ; SW[17]                                                                                                            ; 10.018 ; 10.018 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[3]     ; SW[17]                                                                                                            ; 10.192 ; 10.192 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[4]     ; SW[17]                                                                                                            ; 10.243 ; 10.243 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[5]     ; SW[17]                                                                                                            ; 10.581 ; 10.581 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[6]     ; SW[17]                                                                                                            ; 10.422 ; 10.422 ; Rise       ; SW[17]                                                                                                            ;
; LEDR[*]      ; SW[17]                                                                                                            ; 9.644  ; 9.644  ; Rise       ; SW[17]                                                                                                            ;
;  LEDR[17]    ; SW[17]                                                                                                            ; 9.644  ; 9.644  ; Rise       ; SW[17]                                                                                                            ;
; LEDR[*]      ; SW[17]                                                                                                            ; 9.644  ; 9.644  ; Fall       ; SW[17]                                                                                                            ;
;  LEDR[17]    ; SW[17]                                                                                                            ; 9.644  ; 9.644  ; Fall       ; SW[17]                                                                                                            ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                       ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                   ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                          ; 7.766  ; 7.766  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                          ; 7.990  ; 7.990  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                          ; 8.178  ; 8.178  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                          ; 8.199  ; 8.199  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                          ; 8.906  ; 8.906  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                          ; 8.368  ; 8.368  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                          ; 7.924  ; 7.924  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                          ; 8.177  ; 8.177  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                          ; 7.766  ; 7.766  ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_EN       ; CLOCK_50                                                                                                          ; 8.237  ; 8.237  ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_RS       ; CLOCK_50                                                                                                          ; 8.800  ; 8.800  ; Rise       ; CLOCK_50                                                                                                          ;
; LEDR[*]      ; CLOCK_50                                                                                                          ; 13.208 ; 13.208 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[9]     ; CLOCK_50                                                                                                          ; 13.208 ; 13.208 ; Rise       ; CLOCK_50                                                                                                          ;
; HEX0[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.378 ; 13.378 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[0]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 14.260 ; 14.260 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[1]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.984 ; 13.984 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[2]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.378 ; 13.378 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[3]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.552 ; 13.552 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[4]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.603 ; 13.603 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.941 ; 13.941 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.782 ; 13.782 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.976  ; 9.976  ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.422 ; 10.422 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.542 ; 10.542 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.919 ; 10.919 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.696 ; 10.696 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.606 ; 12.606 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.976  ; 9.976  ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; HEX0[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.898 ; 12.898 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[0]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.780 ; 13.780 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[1]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.504 ; 13.504 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[2]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.898 ; 12.898 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[3]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.072 ; 13.072 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[4]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.123 ; 13.123 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.461 ; 13.461 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.302 ; 13.302 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.976  ; 9.976  ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.510 ; 10.510 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.630 ; 10.630 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.007 ; 11.007 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.784 ; 10.784 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.694 ; 11.694 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.976  ; 9.976  ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; HEX0[*]      ; SW[17]                                                                                                            ; 10.018 ; 10.018 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[0]     ; SW[17]                                                                                                            ; 10.900 ; 10.900 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[1]     ; SW[17]                                                                                                            ; 10.624 ; 10.624 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[2]     ; SW[17]                                                                                                            ; 10.018 ; 10.018 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[3]     ; SW[17]                                                                                                            ; 10.192 ; 10.192 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[4]     ; SW[17]                                                                                                            ; 10.243 ; 10.243 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[5]     ; SW[17]                                                                                                            ; 10.581 ; 10.581 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[6]     ; SW[17]                                                                                                            ; 10.422 ; 10.422 ; Rise       ; SW[17]                                                                                                            ;
; LEDR[*]      ; SW[17]                                                                                                            ; 9.644  ; 9.644  ; Rise       ; SW[17]                                                                                                            ;
;  LEDR[17]    ; SW[17]                                                                                                            ; 9.644  ; 9.644  ; Rise       ; SW[17]                                                                                                            ;
; LEDR[*]      ; SW[17]                                                                                                            ; 9.644  ; 9.644  ; Fall       ; SW[17]                                                                                                            ;
;  LEDR[17]    ; SW[17]                                                                                                            ; 9.644  ; 9.644  ; Fall       ; SW[17]                                                                                                            ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; SW[0]      ; HEX1[6]     ;    ; 5.264 ; 5.264 ;    ;
; SW[1]      ; HEX1[5]     ;    ; 5.040 ; 5.040 ;    ;
; SW[2]      ; HEX1[4]     ;    ; 5.274 ; 5.274 ;    ;
; SW[3]      ; HEX1[3]     ;    ; 5.174 ; 5.174 ;    ;
; SW[4]      ; HEX1[2]     ;    ; 5.447 ; 5.447 ;    ;
; SW[5]      ; HEX1[1]     ;    ; 5.346 ; 5.346 ;    ;
; SW[6]      ; HEX1[0]     ;    ; 5.753 ; 5.753 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; SW[0]      ; HEX1[6]     ;    ; 5.264 ; 5.264 ;    ;
; SW[1]      ; HEX1[5]     ;    ; 5.040 ; 5.040 ;    ;
; SW[2]      ; HEX1[4]     ;    ; 5.274 ; 5.274 ;    ;
; SW[3]      ; HEX1[3]     ;    ; 5.174 ; 5.174 ;    ;
; SW[4]      ; HEX1[2]     ;    ; 5.447 ; 5.447 ;    ;
; SW[5]      ; HEX1[1]     ;    ; 5.346 ; 5.346 ;    ;
; SW[6]      ; HEX1[0]     ;    ; 5.753 ; 5.753 ;    ;
+------------+-------------+----+-------+-------+----+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                          ; -8.651 ; -6061.424     ;
; SW[17]                                                                                                            ; -7.350 ; -834.035      ;
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -2.372 ; -12.231       ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -6.869 ; -55.355       ;
; SW[17]                                                                                                            ; -0.405 ; -1.743        ;
; CLOCK_50                                                                                                          ; 0.215  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -5.083 ; -2704.924     ;
; CLOCK_50                                                                                                          ; -2.000 ; -3939.916     ;
; SW[17]                                                                                                            ; -1.222 ; -128.222      ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                      ; Launch Clock                                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -8.651 ; ParallelOUT:saida|DataOut[1]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[0]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.404     ; 1.779      ;
; -8.604 ; ParallelOUT:saida|DataOut[2]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[0]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.404     ; 1.732      ;
; -8.576 ; ParallelOUT:saida|DataOut[1]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.404     ; 1.704      ;
; -8.539 ; ParallelOUT:saida|DataOut[1]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.404     ; 1.667      ;
; -8.539 ; ParallelOUT:saida|DataOut[3]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[0]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.404     ; 1.667      ;
; -8.529 ; ParallelOUT:saida|DataOut[2]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.404     ; 1.657      ;
; -8.526 ; ParallelOUT:saida|DataOut[1]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.404     ; 1.654      ;
; -8.504 ; ParallelOUT:saida|DataOut[1]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.404     ; 1.632      ;
; -8.504 ; ParallelOUT:saida|DataOut[1]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.404     ; 1.632      ;
; -8.492 ; ParallelOUT:saida|DataOut[2]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.404     ; 1.620      ;
; -8.479 ; ParallelOUT:saida|DataOut[2]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.404     ; 1.607      ;
; -8.472 ; ParallelOUT:saida|DataOut[0]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[0]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.404     ; 1.600      ;
; -8.464 ; ParallelOUT:saida|DataOut[3]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.404     ; 1.592      ;
; -8.457 ; ParallelOUT:saida|DataOut[2]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.404     ; 1.585      ;
; -8.457 ; ParallelOUT:saida|DataOut[2]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.404     ; 1.585      ;
; -8.429 ; ParallelOUT:saida|DataOut[1]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.404     ; 1.557      ;
; -8.427 ; ParallelOUT:saida|DataOut[3]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.404     ; 1.555      ;
; -8.414 ; ParallelOUT:saida|DataOut[3]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.404     ; 1.542      ;
; -8.401 ; ParallelOUT:saida|DataOut[0]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.404     ; 1.529      ;
; -8.392 ; ParallelOUT:saida|DataOut[3]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.404     ; 1.520      ;
; -8.392 ; ParallelOUT:saida|DataOut[3]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.404     ; 1.520      ;
; -8.382 ; ParallelOUT:saida|DataOut[2]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.404     ; 1.510      ;
; -8.364 ; ParallelOUT:saida|DataOut[0]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.404     ; 1.492      ;
; -8.351 ; ParallelOUT:saida|DataOut[0]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.404     ; 1.479      ;
; -8.329 ; ParallelOUT:saida|DataOut[0]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.404     ; 1.457      ;
; -8.329 ; ParallelOUT:saida|DataOut[0]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.404     ; 1.457      ;
; -8.317 ; ParallelOUT:saida|DataOut[3]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.404     ; 1.445      ;
; -8.258 ; ParallelOUT:saida|DataOut[1]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[0]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.511     ; 1.779      ;
; -8.254 ; ParallelOUT:saida|DataOut[0]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.404     ; 1.382      ;
; -8.211 ; ParallelOUT:saida|DataOut[2]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[0]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.511     ; 1.732      ;
; -8.183 ; ParallelOUT:saida|DataOut[1]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.511     ; 1.704      ;
; -8.146 ; ParallelOUT:saida|DataOut[1]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.511     ; 1.667      ;
; -8.146 ; ParallelOUT:saida|DataOut[3]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[0]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.511     ; 1.667      ;
; -8.136 ; ParallelOUT:saida|DataOut[2]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.511     ; 1.657      ;
; -8.133 ; ParallelOUT:saida|DataOut[1]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.511     ; 1.654      ;
; -8.111 ; ParallelOUT:saida|DataOut[1]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.511     ; 1.632      ;
; -8.111 ; ParallelOUT:saida|DataOut[1]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.511     ; 1.632      ;
; -8.099 ; ParallelOUT:saida|DataOut[2]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.511     ; 1.620      ;
; -8.086 ; ParallelOUT:saida|DataOut[2]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.511     ; 1.607      ;
; -8.079 ; ParallelOUT:saida|DataOut[0]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[0]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.511     ; 1.600      ;
; -8.071 ; ParallelOUT:saida|DataOut[3]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.511     ; 1.592      ;
; -8.064 ; ParallelOUT:saida|DataOut[2]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.511     ; 1.585      ;
; -8.064 ; ParallelOUT:saida|DataOut[2]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.511     ; 1.585      ;
; -8.036 ; ParallelOUT:saida|DataOut[1]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.511     ; 1.557      ;
; -8.034 ; ParallelOUT:saida|DataOut[3]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.511     ; 1.555      ;
; -8.021 ; ParallelOUT:saida|DataOut[3]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.511     ; 1.542      ;
; -8.008 ; ParallelOUT:saida|DataOut[0]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.511     ; 1.529      ;
; -7.999 ; ParallelOUT:saida|DataOut[3]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.511     ; 1.520      ;
; -7.999 ; ParallelOUT:saida|DataOut[3]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.511     ; 1.520      ;
; -7.989 ; ParallelOUT:saida|DataOut[2]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.511     ; 1.510      ;
; -7.971 ; ParallelOUT:saida|DataOut[0]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.511     ; 1.492      ;
; -7.958 ; ParallelOUT:saida|DataOut[0]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.511     ; 1.479      ;
; -7.936 ; ParallelOUT:saida|DataOut[0]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.511     ; 1.457      ;
; -7.936 ; ParallelOUT:saida|DataOut[0]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.511     ; 1.457      ;
; -7.924 ; ParallelOUT:saida|DataOut[3]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.511     ; 1.445      ;
; -7.861 ; ParallelOUT:saida|DataOut[0]                                                                                      ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.511     ; 1.382      ;
; -7.548 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a29~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.053      ; 8.600      ;
; -7.548 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a29~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.053      ; 8.600      ;
; -7.548 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a29~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.053      ; 8.600      ;
; -7.548 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a29~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.053      ; 8.600      ;
; -7.548 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a29~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.053      ; 8.600      ;
; -7.548 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a29~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.053      ; 8.600      ;
; -7.548 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a29~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.053      ; 8.600      ;
; -7.537 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a26~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.044      ; 8.580      ;
; -7.537 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a26~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.044      ; 8.580      ;
; -7.537 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a26~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.044      ; 8.580      ;
; -7.537 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a26~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.044      ; 8.580      ;
; -7.537 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a26~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.044      ; 8.580      ;
; -7.537 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a26~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.044      ; 8.580      ;
; -7.537 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a26~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.044      ; 8.580      ;
; -7.480 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.059      ; 8.538      ;
; -7.480 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.059      ; 8.538      ;
; -7.480 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.059      ; 8.538      ;
; -7.480 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.059      ; 8.538      ;
; -7.480 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.059      ; 8.538      ;
; -7.480 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.059      ; 8.538      ;
; -7.480 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.059      ; 8.538      ;
; -7.478 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a17~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.070      ; 8.547      ;
; -7.478 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a17~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.070      ; 8.547      ;
; -7.478 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a17~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.070      ; 8.547      ;
; -7.478 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a17~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.070      ; 8.547      ;
; -7.478 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a17~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.070      ; 8.547      ;
; -7.478 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a17~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.070      ; 8.547      ;
; -7.478 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a17~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.070      ; 8.547      ;
; -7.465 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a1~porta_we_reg  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.066      ; 8.530      ;
; -7.465 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a1~porta_we_reg  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.066      ; 8.530      ;
; -7.465 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a1~porta_we_reg  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.066      ; 8.530      ;
; -7.465 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a1~porta_we_reg  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.066      ; 8.530      ;
; -7.465 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a1~porta_we_reg  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.066      ; 8.530      ;
; -7.465 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a1~porta_we_reg  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.066      ; 8.530      ;
; -7.465 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a1~porta_we_reg  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.066      ; 8.530      ;
; -7.463 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_we_reg  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.075      ; 8.537      ;
; -7.463 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_we_reg  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.075      ; 8.537      ;
; -7.463 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_we_reg  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.075      ; 8.537      ;
; -7.463 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_we_reg  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.075      ; 8.537      ;
; -7.463 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_we_reg  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.075      ; 8.537      ;
; -7.463 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_we_reg  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.075      ; 8.537      ;
; -7.463 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_we_reg  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.075      ; 8.537      ;
; -7.460 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a13~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.067      ; 8.526      ;
; -7.460 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a13~porta_we_reg ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.067      ; 8.526      ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SW[17]'                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; -7.350 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:r1|r2[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.090      ; 8.472      ;
; -7.350 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:r1|r2[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.090      ; 8.472      ;
; -7.350 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:r1|r2[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.090      ; 8.472      ;
; -7.350 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:r1|r2[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.090      ; 8.472      ;
; -7.350 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:r1|r2[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.090      ; 8.472      ;
; -7.350 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:r1|r2[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.090      ; 8.472      ;
; -7.350 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:r1|r2[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.090      ; 8.472      ;
; -7.284 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:r1|r5[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.147      ; 8.463      ;
; -7.284 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:r1|r5[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.147      ; 8.463      ;
; -7.284 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:r1|r5[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.147      ; 8.463      ;
; -7.284 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:r1|r5[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.147      ; 8.463      ;
; -7.284 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:r1|r5[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.147      ; 8.463      ;
; -7.284 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:r1|r5[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.147      ; 8.463      ;
; -7.284 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:r1|r5[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.147      ; 8.463      ;
; -7.279 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:r1|r6[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.146      ; 8.457      ;
; -7.279 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:r1|r6[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.146      ; 8.457      ;
; -7.279 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:r1|r6[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.146      ; 8.457      ;
; -7.279 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:r1|r6[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.146      ; 8.457      ;
; -7.279 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:r1|r6[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.146      ; 8.457      ;
; -7.279 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:r1|r6[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.146      ; 8.457      ;
; -7.279 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:r1|r6[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.146      ; 8.457      ;
; -7.266 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:r1|r2[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.177      ; 8.475      ;
; -7.266 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:r1|r2[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.177      ; 8.475      ;
; -7.266 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:r1|r2[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.177      ; 8.475      ;
; -7.266 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:r1|r2[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.177      ; 8.475      ;
; -7.266 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:r1|r2[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.177      ; 8.475      ;
; -7.266 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:r1|r2[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.177      ; 8.475      ;
; -7.266 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:r1|r2[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.177      ; 8.475      ;
; -7.196 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:r1|r1[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.361      ; 8.589      ;
; -7.196 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:r1|r1[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.361      ; 8.589      ;
; -7.196 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:r1|r1[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.361      ; 8.589      ;
; -7.196 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:r1|r1[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.361      ; 8.589      ;
; -7.196 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:r1|r1[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.361      ; 8.589      ;
; -7.196 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:r1|r1[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.361      ; 8.589      ;
; -7.196 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:r1|r1[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.361      ; 8.589      ;
; -7.195 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:r1|r5[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.372      ; 8.599      ;
; -7.195 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:r1|r5[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.372      ; 8.599      ;
; -7.195 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:r1|r5[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.372      ; 8.599      ;
; -7.195 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:r1|r5[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.372      ; 8.599      ;
; -7.195 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:r1|r5[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.372      ; 8.599      ;
; -7.195 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:r1|r5[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.372      ; 8.599      ;
; -7.195 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:r1|r5[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.372      ; 8.599      ;
; -7.194 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:r1|r1[3]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.068      ; 8.294      ;
; -7.194 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:r1|r1[3]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.068      ; 8.294      ;
; -7.194 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:r1|r1[3]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.068      ; 8.294      ;
; -7.194 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:r1|r1[3]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.068      ; 8.294      ;
; -7.194 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:r1|r1[3]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.068      ; 8.294      ;
; -7.194 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:r1|r1[3]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.068      ; 8.294      ;
; -7.194 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:r1|r1[3]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.068      ; 8.294      ;
; -7.167 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:r1|r1[0]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.068      ; 8.267      ;
; -7.167 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:r1|r1[0]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.068      ; 8.267      ;
; -7.167 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:r1|r1[0]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.068      ; 8.267      ;
; -7.167 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:r1|r1[0]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.068      ; 8.267      ;
; -7.167 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:r1|r1[0]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.068      ; 8.267      ;
; -7.167 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:r1|r1[0]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.068      ; 8.267      ;
; -7.167 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:r1|r1[0]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.068      ; 8.267      ;
; -7.164 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:r1|r7[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.165      ; 8.361      ;
; -7.164 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:r1|r7[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.165      ; 8.361      ;
; -7.164 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:r1|r7[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.165      ; 8.361      ;
; -7.164 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:r1|r7[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.165      ; 8.361      ;
; -7.164 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:r1|r7[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.165      ; 8.361      ;
; -7.164 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:r1|r7[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.165      ; 8.361      ;
; -7.164 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:r1|r7[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.165      ; 8.361      ;
; -7.161 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:r1|r4[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.164      ; 8.357      ;
; -7.161 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:r1|r4[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.164      ; 8.357      ;
; -7.161 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:r1|r4[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.164      ; 8.357      ;
; -7.161 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:r1|r4[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.164      ; 8.357      ;
; -7.161 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:r1|r4[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.164      ; 8.357      ;
; -7.161 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:r1|r4[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.164      ; 8.357      ;
; -7.161 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:r1|r4[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.164      ; 8.357      ;
; -7.154 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:r1|r3[1]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.161      ; 8.347      ;
; -7.154 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:r1|r3[1]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.161      ; 8.347      ;
; -7.154 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:r1|r3[1]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.161      ; 8.347      ;
; -7.154 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:r1|r3[1]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.161      ; 8.347      ;
; -7.154 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:r1|r3[1]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.161      ; 8.347      ;
; -7.154 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:r1|r3[1]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.161      ; 8.347      ;
; -7.154 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:r1|r3[1]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.161      ; 8.347      ;
; -7.153 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:r1|r3[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.152      ; 8.337      ;
; -7.153 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:r1|r3[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.152      ; 8.337      ;
; -7.153 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:r1|r3[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.152      ; 8.337      ;
; -7.153 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:r1|r3[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.152      ; 8.337      ;
; -7.153 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:r1|r3[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.152      ; 8.337      ;
; -7.153 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:r1|r3[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.152      ; 8.337      ;
; -7.153 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:r1|r3[2]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.152      ; 8.337      ;
; -7.150 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:r1|r7[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.172      ; 8.354      ;
; -7.150 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:r1|r7[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.172      ; 8.354      ;
; -7.150 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:r1|r7[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.172      ; 8.354      ;
; -7.150 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:r1|r7[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.172      ; 8.354      ;
; -7.150 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:r1|r7[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.172      ; 8.354      ;
; -7.150 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:r1|r7[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.172      ; 8.354      ;
; -7.150 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:r1|r7[6]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.172      ; 8.354      ;
; -7.148 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:r1|r3[12] ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.322      ; 8.502      ;
; -7.148 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:r1|r3[12] ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.322      ; 8.502      ;
; -7.148 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:r1|r3[12] ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.322      ; 8.502      ;
; -7.148 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:r1|r3[12] ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.322      ; 8.502      ;
; -7.148 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:r1|r3[12] ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.322      ; 8.502      ;
; -7.148 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:r1|r3[12] ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.322      ; 8.502      ;
; -7.148 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:r1|r3[12] ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.322      ; 8.502      ;
; -7.129 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:r1|r6[5]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.377      ; 8.538      ;
; -7.129 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:r1|r6[5]  ; CLOCK_50     ; SW[17]      ; 1.000        ; 0.377      ; 8.538      ;
+--------+-------------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                      ; Launch Clock                                                                                                      ; Latch Clock                                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.372 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:c1|ULAControl[0] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.145      ; 3.258      ;
; -2.372 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:c1|ULAControl[0] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.145      ; 3.258      ;
; -2.372 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:c1|ULAControl[0] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.145      ; 3.258      ;
; -2.372 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:c1|ULAControl[0] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.145      ; 3.258      ;
; -2.372 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:c1|ULAControl[0] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.145      ; 3.258      ;
; -2.372 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:c1|ULAControl[0] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.145      ; 3.258      ;
; -2.372 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:c1|ULAControl[0] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.145      ; 3.258      ;
; -2.007 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:c1|ULAControl[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.265      ; 3.297      ;
; -2.007 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:c1|ULAControl[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.265      ; 3.297      ;
; -2.007 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:c1|ULAControl[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.265      ; 3.297      ;
; -2.007 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:c1|ULAControl[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.265      ; 3.297      ;
; -2.007 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:c1|ULAControl[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.265      ; 3.297      ;
; -2.007 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:c1|ULAControl[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.265      ; 3.297      ;
; -2.007 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:c1|ULAControl[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.265      ; 3.297      ;
; -1.912 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:c1|ULAControl[0] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.105      ; 3.258      ;
; -1.912 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:c1|ULAControl[0] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.105      ; 3.258      ;
; -1.912 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:c1|ULAControl[0] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.105      ; 3.258      ;
; -1.912 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:c1|ULAControl[0] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.105      ; 3.258      ;
; -1.912 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:c1|ULAControl[0] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.105      ; 3.258      ;
; -1.912 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:c1|ULAControl[0] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.105      ; 3.258      ;
; -1.912 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:c1|ULAControl[0] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.105      ; 3.258      ;
; -1.906 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:c1|ULAControl[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.143      ; 3.185      ;
; -1.906 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:c1|ULAControl[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.143      ; 3.185      ;
; -1.906 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:c1|ULAControl[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.143      ; 3.185      ;
; -1.906 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:c1|ULAControl[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.143      ; 3.185      ;
; -1.906 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:c1|ULAControl[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.143      ; 3.185      ;
; -1.906 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:c1|ULAControl[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.143      ; 3.185      ;
; -1.906 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:c1|ULAControl[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.143      ; 3.185      ;
; -1.656 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:c1|ULASrc        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.496      ; 3.272      ;
; -1.656 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:c1|ULASrc        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.496      ; 3.272      ;
; -1.656 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:c1|ULASrc        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.496      ; 3.272      ;
; -1.656 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:c1|ULASrc        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.496      ; 3.272      ;
; -1.656 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:c1|ULASrc        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.496      ; 3.272      ;
; -1.656 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:c1|ULASrc        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.496      ; 3.272      ;
; -1.656 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:c1|ULASrc        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.496      ; 3.272      ;
; -1.547 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:c1|ULAControl[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.225      ; 3.297      ;
; -1.547 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:c1|ULAControl[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.225      ; 3.297      ;
; -1.547 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:c1|ULAControl[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.225      ; 3.297      ;
; -1.547 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:c1|ULAControl[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.225      ; 3.297      ;
; -1.547 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:c1|ULAControl[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.225      ; 3.297      ;
; -1.547 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:c1|ULAControl[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.225      ; 3.297      ;
; -1.547 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:c1|ULAControl[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.225      ; 3.297      ;
; -1.446 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:c1|ULAControl[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.103      ; 3.185      ;
; -1.446 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:c1|ULAControl[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.103      ; 3.185      ;
; -1.446 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:c1|ULAControl[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.103      ; 3.185      ;
; -1.446 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:c1|ULAControl[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.103      ; 3.185      ;
; -1.446 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:c1|ULAControl[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.103      ; 3.185      ;
; -1.446 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:c1|ULAControl[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.103      ; 3.185      ;
; -1.446 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:c1|ULAControl[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.103      ; 3.185      ;
; -1.196 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:c1|ULASrc        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.456      ; 3.272      ;
; -1.196 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:c1|ULASrc        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.456      ; 3.272      ;
; -1.196 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:c1|ULASrc        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.456      ; 3.272      ;
; -1.196 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:c1|ULASrc        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.456      ; 3.272      ;
; -1.196 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:c1|ULASrc        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.456      ; 3.272      ;
; -1.196 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:c1|ULASrc        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.456      ; 3.272      ;
; -1.196 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:c1|ULASrc        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.456      ; 3.272      ;
; -0.740 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:c1|RegDst        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.359      ; 3.195      ;
; -0.740 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:c1|RegDst        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.359      ; 3.195      ;
; -0.740 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:c1|RegDst        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.359      ; 3.195      ;
; -0.740 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:c1|RegDst        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.359      ; 3.195      ;
; -0.740 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:c1|RegDst        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.359      ; 3.195      ;
; -0.740 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:c1|RegDst        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.359      ; 3.195      ;
; -0.740 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:c1|RegDst        ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.359      ; 3.195      ;
; -0.732 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ParallelOUT:saida|DataOut[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.851      ; 4.115      ;
; -0.732 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ParallelOUT:saida|DataOut[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.851      ; 4.115      ;
; -0.732 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ParallelOUT:saida|DataOut[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.851      ; 4.115      ;
; -0.732 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ParallelOUT:saida|DataOut[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.851      ; 4.115      ;
; -0.732 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ParallelOUT:saida|DataOut[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.851      ; 4.115      ;
; -0.732 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ParallelOUT:saida|DataOut[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.851      ; 4.115      ;
; -0.732 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ParallelOUT:saida|DataOut[1] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.851      ; 4.115      ;
; -0.724 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ParallelOUT:saida|DataOut[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.851      ; 4.107      ;
; -0.724 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ParallelOUT:saida|DataOut[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.851      ; 4.107      ;
; -0.724 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ParallelOUT:saida|DataOut[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.851      ; 4.107      ;
; -0.724 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ParallelOUT:saida|DataOut[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.851      ; 4.107      ;
; -0.724 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ParallelOUT:saida|DataOut[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.851      ; 4.107      ;
; -0.724 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ParallelOUT:saida|DataOut[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.851      ; 4.107      ;
; -0.724 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ParallelOUT:saida|DataOut[2] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.851      ; 4.107      ;
; -0.650 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:c1|ULAControl[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.745      ; 3.258      ;
; -0.610 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:c1|ULAControl[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.785      ; 3.258      ;
; -0.533 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ParallelOUT:saida|DataOut[4] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.851      ; 3.916      ;
; -0.533 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ParallelOUT:saida|DataOut[4] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.851      ; 3.916      ;
; -0.533 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ParallelOUT:saida|DataOut[4] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.851      ; 3.916      ;
; -0.533 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ParallelOUT:saida|DataOut[4] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.851      ; 3.916      ;
; -0.533 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ParallelOUT:saida|DataOut[4] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.851      ; 3.916      ;
; -0.533 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ParallelOUT:saida|DataOut[4] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.851      ; 3.916      ;
; -0.533 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ParallelOUT:saida|DataOut[4] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.851      ; 3.916      ;
; -0.493 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:c1|MemtoReg      ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.309      ; 2.946      ;
; -0.493 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:c1|MemtoReg      ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.309      ; 2.946      ;
; -0.493 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:c1|MemtoReg      ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.309      ; 2.946      ;
; -0.493 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:c1|MemtoReg      ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.309      ; 2.946      ;
; -0.493 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:c1|MemtoReg      ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.309      ; 2.946      ;
; -0.493 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:c1|MemtoReg      ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.309      ; 2.946      ;
; -0.493 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:c1|MemtoReg      ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.309      ; 2.946      ;
; -0.365 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ParallelOUT:saida|DataOut[6] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.851      ; 3.748      ;
; -0.365 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ParallelOUT:saida|DataOut[6] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.851      ; 3.748      ;
; -0.365 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ParallelOUT:saida|DataOut[6] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.851      ; 3.748      ;
; -0.365 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ParallelOUT:saida|DataOut[6] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.851      ; 3.748      ;
; -0.365 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ParallelOUT:saida|DataOut[6] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.851      ; 3.748      ;
; -0.365 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ParallelOUT:saida|DataOut[6] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.851      ; 3.748      ;
; -0.365 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ParallelOUT:saida|DataOut[6] ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.851      ; 3.748      ;
+--------+-------------------------------------------------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                      ; Launch Clock                                                                                                      ; Latch Clock                                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -6.869 ; RegisterFile:r1|r2[5]                                                                                             ; ParallelOUT:saida|DataOut[5] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.451      ; 0.734      ;
; -6.810 ; RegisterFile:r1|r2[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.451      ; 0.793      ;
; -6.793 ; RegisterFile:r1|r2[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.451      ; 0.810      ;
; -6.762 ; RegisterFile:r1|r3[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.219      ; 0.609      ;
; -6.746 ; RegisterFile:r1|r3[5]                                                                                             ; ParallelOUT:saida|DataOut[5] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.272      ; 0.678      ;
; -6.695 ; RegisterFile:r1|r3[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.285      ; 0.742      ;
; -6.676 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.181      ; 2.779      ;
; -6.668 ; RegisterFile:r1|r2[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.364      ; 0.848      ;
; -6.618 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.181      ; 2.837      ;
; -6.617 ; RegisterFile:r1|r2[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.379      ; 0.914      ;
; -6.617 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.181      ; 2.838      ;
; -6.613 ; RegisterFile:r1|r3[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.407      ; 0.946      ;
; -6.605 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.181      ; 2.850      ;
; -6.569 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.074      ; 2.779      ;
; -6.533 ; RegisterFile:r1|r3[2]                                                                                             ; ParallelOUT:saida|DataOut[2] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.389      ; 1.008      ;
; -6.525 ; RegisterFile:r1|r1[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.473      ; 1.100      ;
; -6.511 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.074      ; 2.837      ;
; -6.510 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.074      ; 2.838      ;
; -6.498 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.074      ; 2.850      ;
; -6.497 ; RegisterFile:r1|r3[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.272      ; 0.927      ;
; -6.497 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.181      ; 2.958      ;
; -6.490 ; RegisterFile:r1|r7[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.376      ; 1.038      ;
; -6.478 ; RegisterFile:r1|r7[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.376      ; 1.050      ;
; -6.434 ; RegisterFile:r1|r6[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.395      ; 1.113      ;
; -6.426 ; RegisterFile:r1|r1[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.473      ; 1.199      ;
; -6.425 ; RegisterFile:r1|r2[2]                                                                                             ; ParallelOUT:saida|DataOut[2] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.364      ; 1.091      ;
; -6.424 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.181      ; 3.031      ;
; -6.415 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.181      ; 3.040      ;
; -6.390 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.074      ; 2.958      ;
; -6.341 ; RegisterFile:r1|r6[5]                                                                                             ; ParallelOUT:saida|DataOut[5] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.164      ; 0.975      ;
; -6.335 ; RegisterFile:r1|r3[1]                                                                                             ; ParallelOUT:saida|DataOut[1] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.380      ; 1.197      ;
; -6.328 ; RegisterFile:r1|r6[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.164      ; 0.988      ;
; -6.321 ; RegisterFile:r1|r4[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.377      ; 1.208      ;
; -6.317 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.074      ; 3.031      ;
; -6.308 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.074      ; 3.040      ;
; -6.300 ; RegisterFile:r1|r2[1]                                                                                             ; ParallelOUT:saida|DataOut[1] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.379      ; 1.231      ;
; -6.285 ; RegisterFile:r1|r6[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.395      ; 1.262      ;
; -6.277 ; RegisterFile:r1|r7[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.478      ; 1.353      ;
; -6.273 ; RegisterFile:r1|r6[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.395      ; 1.274      ;
; -6.262 ; RegisterFile:r1|r2[5]                                                                                             ; ParallelOUT:saida|DataOut[5] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.344      ; 0.734      ;
; -6.250 ; RegisterFile:r1|r5[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.394      ; 1.296      ;
; -6.203 ; RegisterFile:r1|r2[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.344      ; 0.793      ;
; -6.194 ; RegisterFile:r1|r7[2]                                                                                             ; ParallelOUT:saida|DataOut[2] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.376      ; 1.334      ;
; -6.186 ; RegisterFile:r1|r2[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.344      ; 0.810      ;
; -6.176 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.181      ; 2.779      ;
; -6.166 ; RegisterFile:r1|r4[5]                                                                                             ; ParallelOUT:saida|DataOut[5] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.164      ; 1.150      ;
; -6.155 ; RegisterFile:r1|r3[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.112      ; 0.609      ;
; -6.154 ; RegisterFile:r1|r6[1]                                                                                             ; ParallelOUT:saida|DataOut[1] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.429      ; 1.427      ;
; -6.139 ; RegisterFile:r1|r3[5]                                                                                             ; ParallelOUT:saida|DataOut[5] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.165      ; 0.678      ;
; -6.133 ; RegisterFile:r1|r7[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.369      ; 1.388      ;
; -6.123 ; RegisterFile:r1|r7[5]                                                                                             ; ParallelOUT:saida|DataOut[5] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.369      ; 1.398      ;
; -6.118 ; RegisterFile:r1|r1[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.180      ; 1.214      ;
; -6.118 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.181      ; 2.837      ;
; -6.117 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.181      ; 2.838      ;
; -6.105 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.181      ; 2.850      ;
; -6.097 ; RegisterFile:r1|r1[1]                                                                                             ; ParallelOUT:saida|DataOut[1] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.473      ; 1.528      ;
; -6.092 ; RegisterFile:r1|r4[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.425      ; 1.485      ;
; -6.088 ; RegisterFile:r1|r3[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.178      ; 0.742      ;
; -6.069 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.074      ; 2.779      ;
; -6.061 ; RegisterFile:r1|r2[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.257      ; 0.848      ;
; -6.048 ; RegisterFile:r1|r4[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.164      ; 1.268      ;
; -6.011 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.074      ; 2.837      ;
; -6.010 ; RegisterFile:r1|r2[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.272      ; 0.914      ;
; -6.010 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.074      ; 2.838      ;
; -6.006 ; RegisterFile:r1|r3[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.300      ; 0.946      ;
; -5.998 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.074      ; 2.850      ;
; -5.997 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.181      ; 2.958      ;
; -5.994 ; RegisterFile:r1|r4[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.377      ; 1.535      ;
; -5.985 ; RegisterFile:r1|r6[2]                                                                                             ; ParallelOUT:saida|DataOut[2] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.395      ; 1.562      ;
; -5.976 ; RegisterFile:r1|r5[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.394      ; 1.570      ;
; -5.951 ; RegisterFile:r1|r5[5]                                                                                             ; ParallelOUT:saida|DataOut[5] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.329      ; 1.530      ;
; -5.945 ; RegisterFile:r1|r4[2]                                                                                             ; ParallelOUT:saida|DataOut[2] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.377      ; 1.584      ;
; -5.926 ; RegisterFile:r1|r3[2]                                                                                             ; ParallelOUT:saida|DataOut[2] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.282      ; 1.008      ;
; -5.924 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.181      ; 3.031      ;
; -5.918 ; RegisterFile:r1|r1[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.366      ; 1.100      ;
; -5.916 ; RegisterFile:r1|r5[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.478      ; 1.714      ;
; -5.915 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.181      ; 3.040      ;
; -5.890 ; RegisterFile:r1|r3[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.165      ; 0.927      ;
; -5.890 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.074      ; 2.958      ;
; -5.883 ; RegisterFile:r1|r7[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.269      ; 1.038      ;
; -5.871 ; RegisterFile:r1|r7[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.269      ; 1.050      ;
; -5.846 ; RegisterFile:r1|r1[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.284      ; 1.590      ;
; -5.827 ; RegisterFile:r1|r6[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.288      ; 1.113      ;
; -5.819 ; RegisterFile:r1|r1[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.366      ; 1.199      ;
; -5.818 ; RegisterFile:r1|r2[2]                                                                                             ; ParallelOUT:saida|DataOut[2] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.257      ; 1.091      ;
; -5.817 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.074      ; 3.031      ;
; -5.809 ; RegisterFile:r1|r5[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.169      ; 1.512      ;
; -5.808 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.074      ; 3.040      ;
; -5.737 ; RegisterFile:r1|r7[1]                                                                                             ; ParallelOUT:saida|DataOut[1] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.389      ; 1.804      ;
; -5.734 ; RegisterFile:r1|r6[5]                                                                                             ; ParallelOUT:saida|DataOut[5] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.057      ; 0.975      ;
; -5.728 ; RegisterFile:r1|r3[1]                                                                                             ; ParallelOUT:saida|DataOut[1] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.273      ; 1.197      ;
; -5.724 ; RegisterFile:r1|r5[2]                                                                                             ; ParallelOUT:saida|DataOut[2] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.394      ; 1.822      ;
; -5.721 ; RegisterFile:r1|r6[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.057      ; 0.988      ;
; -5.716 ; RegisterFile:r1|r1[2]                                                                                             ; ParallelOUT:saida|DataOut[2] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.473      ; 1.909      ;
; -5.714 ; RegisterFile:r1|r4[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.270      ; 1.208      ;
; -5.693 ; RegisterFile:r1|r2[1]                                                                                             ; ParallelOUT:saida|DataOut[1] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.272      ; 1.231      ;
; -5.678 ; RegisterFile:r1|r6[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.288      ; 1.262      ;
; -5.670 ; RegisterFile:r1|r7[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.371      ; 1.353      ;
; -5.666 ; RegisterFile:r1|r6[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.288      ; 1.274      ;
; -5.655 ; RegisterFile:r1|r4[1]                                                                                             ; ParallelOUT:saida|DataOut[1] ; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.436      ; 1.933      ;
+--------+-------------------------------------------------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SW[17]'                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                      ; Launch Clock                                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.405 ; RegisterFile:r1|r2[5]                                                                                             ; ParallelOUT:saida|DataOut[5] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.987      ; 0.734      ;
; -0.346 ; RegisterFile:r1|r2[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.987      ; 0.793      ;
; -0.329 ; RegisterFile:r1|r2[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.987      ; 0.810      ;
; -0.298 ; RegisterFile:r1|r3[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.755      ; 0.609      ;
; -0.282 ; RegisterFile:r1|r3[5]                                                                                             ; ParallelOUT:saida|DataOut[5] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.808      ; 0.678      ;
; -0.231 ; RegisterFile:r1|r3[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.821      ; 0.742      ;
; -0.212 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 2.717      ; 2.779      ;
; -0.204 ; RegisterFile:r1|r2[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.900      ; 0.848      ;
; -0.154 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 2.717      ; 2.837      ;
; -0.153 ; RegisterFile:r1|r2[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.915      ; 0.914      ;
; -0.153 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 2.717      ; 2.838      ;
; -0.149 ; RegisterFile:r1|r3[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.943      ; 0.946      ;
; -0.141 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 2.717      ; 2.850      ;
; -0.069 ; RegisterFile:r1|r3[2]                                                                                             ; ParallelOUT:saida|DataOut[2] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.925      ; 1.008      ;
; -0.065 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[4]                 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 2.614      ; 2.823      ;
; -0.061 ; RegisterFile:r1|r1[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.009      ; 1.100      ;
; -0.033 ; RegisterFile:r1|r3[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.808      ; 0.927      ;
; -0.033 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 2.717      ; 2.958      ;
; -0.026 ; RegisterFile:r1|r7[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.912      ; 1.038      ;
; -0.014 ; RegisterFile:r1|r7[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.912      ; 1.050      ;
; 0.030  ; RegisterFile:r1|r6[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.931      ; 1.113      ;
; 0.038  ; RegisterFile:r1|r1[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.009      ; 1.199      ;
; 0.039  ; RegisterFile:r1|r2[2]                                                                                             ; ParallelOUT:saida|DataOut[2] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.900      ; 1.091      ;
; 0.040  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 2.717      ; 3.031      ;
; 0.044  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[0]                 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 2.614      ; 2.932      ;
; 0.049  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 2.717      ; 3.040      ;
; 0.063  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[1]                 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 2.614      ; 2.951      ;
; 0.121  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[5]                 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 2.614      ; 3.009      ;
; 0.123  ; RegisterFile:r1|r6[5]                                                                                             ; ParallelOUT:saida|DataOut[5] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.700      ; 0.975      ;
; 0.129  ; RegisterFile:r1|r3[1]                                                                                             ; ParallelOUT:saida|DataOut[1] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.916      ; 1.197      ;
; 0.136  ; RegisterFile:r1|r6[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.700      ; 0.988      ;
; 0.143  ; RegisterFile:r1|r4[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.913      ; 1.208      ;
; 0.164  ; RegisterFile:r1|r2[1]                                                                                             ; ParallelOUT:saida|DataOut[1] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.915      ; 1.231      ;
; 0.179  ; RegisterFile:r1|r6[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.931      ; 1.262      ;
; 0.187  ; RegisterFile:r1|r7[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.014      ; 1.353      ;
; 0.191  ; RegisterFile:r1|r6[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.931      ; 1.274      ;
; 0.201  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[2]                 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 2.614      ; 3.089      ;
; 0.214  ; RegisterFile:r1|r5[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.930      ; 1.296      ;
; 0.233  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[3]                 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 2.614      ; 3.121      ;
; 0.262  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[7]                 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 2.614      ; 3.150      ;
; 0.270  ; RegisterFile:r1|r7[2]                                                                                             ; ParallelOUT:saida|DataOut[2] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.912      ; 1.334      ;
; 0.288  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; -0.500       ; 2.717      ; 2.779      ;
; 0.298  ; RegisterFile:r1|r4[5]                                                                                             ; ParallelOUT:saida|DataOut[5] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.700      ; 1.150      ;
; 0.310  ; RegisterFile:r1|r6[1]                                                                                             ; ParallelOUT:saida|DataOut[1] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.965      ; 1.427      ;
; 0.331  ; RegisterFile:r1|r7[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.905      ; 1.388      ;
; 0.341  ; RegisterFile:r1|r7[5]                                                                                             ; ParallelOUT:saida|DataOut[5] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.905      ; 1.398      ;
; 0.346  ; RegisterFile:r1|r1[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.716      ; 1.214      ;
; 0.346  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; -0.500       ; 2.717      ; 2.837      ;
; 0.347  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; -0.500       ; 2.717      ; 2.838      ;
; 0.359  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; -0.500       ; 2.717      ; 2.850      ;
; 0.367  ; RegisterFile:r1|r1[1]                                                                                             ; ParallelOUT:saida|DataOut[1] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.009      ; 1.528      ;
; 0.368  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[6]                 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; 0.000        ; 2.606      ; 3.248      ;
; 0.372  ; RegisterFile:r1|r4[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.961      ; 1.485      ;
; 0.416  ; RegisterFile:r1|r4[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.700      ; 1.268      ;
; 0.435  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[4]                 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; -0.500       ; 2.614      ; 2.823      ;
; 0.467  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; -0.500       ; 2.717      ; 2.958      ;
; 0.470  ; RegisterFile:r1|r4[3]                                                                                             ; ParallelOUT:saida|DataOut[3] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.913      ; 1.535      ;
; 0.479  ; RegisterFile:r1|r6[2]                                                                                             ; ParallelOUT:saida|DataOut[2] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.931      ; 1.562      ;
; 0.488  ; RegisterFile:r1|r5[0]                                                                                             ; ParallelOUT:saida|DataOut[0] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.930      ; 1.570      ;
; 0.513  ; RegisterFile:r1|r5[5]                                                                                             ; ParallelOUT:saida|DataOut[5] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.865      ; 1.530      ;
; 0.519  ; RegisterFile:r1|r4[2]                                                                                             ; ParallelOUT:saida|DataOut[2] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.913      ; 1.584      ;
; 0.540  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; -0.500       ; 2.717      ; 3.031      ;
; 0.544  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[0]                 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; -0.500       ; 2.614      ; 2.932      ;
; 0.548  ; RegisterFile:r1|r5[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.014      ; 1.714      ;
; 0.549  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:saida|DataOut[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; -0.500       ; 2.717      ; 3.040      ;
; 0.563  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[1]                 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; -0.500       ; 2.614      ; 2.951      ;
; 0.618  ; RegisterFile:r1|r1[4]                                                                                             ; ParallelOUT:saida|DataOut[4] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.820      ; 1.590      ;
; 0.621  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[5]                 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; -0.500       ; 2.614      ; 3.009      ;
; 0.655  ; RegisterFile:r1|r5[6]                                                                                             ; ParallelOUT:saida|DataOut[6] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.705      ; 1.512      ;
; 0.701  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[2]                 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; -0.500       ; 2.614      ; 3.089      ;
; 0.727  ; RegisterFile:r1|r7[1]                                                                                             ; ParallelOUT:saida|DataOut[1] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.925      ; 1.804      ;
; 0.733  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[3]                 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; -0.500       ; 2.614      ; 3.121      ;
; 0.740  ; RegisterFile:r1|r5[2]                                                                                             ; ParallelOUT:saida|DataOut[2] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.930      ; 1.822      ;
; 0.748  ; RegisterFile:r1|r1[2]                                                                                             ; ParallelOUT:saida|DataOut[2] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 1.009      ; 1.909      ;
; 0.762  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[7]                 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; -0.500       ; 2.614      ; 3.150      ;
; 0.803  ; PC:pc1|PC[7]                                                                                                      ; PC:pc1|PC[7]                 ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.000      ; 0.955      ;
; 0.809  ; RegisterFile:r1|r4[1]                                                                                             ; ParallelOUT:saida|DataOut[1] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.972      ; 1.933      ;
; 0.815  ; RegisterFile:r1|r5[1]                                                                                             ; ParallelOUT:saida|DataOut[1] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.972      ; 1.939      ;
; 0.818  ; PC:pc1|PC[3]                                                                                                      ; PC:pc1|PC[3]                 ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.000      ; 0.970      ;
; 0.830  ; PC:pc1|PC[1]                                                                                                      ; PC:pc1|PC[1]                 ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.000      ; 0.982      ;
; 0.844  ; RegisterFile:r1|r2[4]                                                                                             ; PC:pc1|PC[6]                 ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.876      ; 1.872      ;
; 0.861  ; RegisterFile:r1|r1[5]                                                                                             ; ParallelOUT:saida|DataOut[5] ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.751      ; 1.764      ;
; 0.868  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[6]                 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]      ; -0.500       ; 2.606      ; 3.248      ;
; 0.925  ; PC:pc1|PC[4]                                                                                                      ; PC:pc1|PC[4]                 ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.000      ; 1.077      ;
; 0.947  ; RegisterFile:r1|r2[4]                                                                                             ; PC:pc1|PC[0]                 ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.884      ; 1.983      ;
; 0.947  ; RegisterFile:r1|r2[4]                                                                                             ; PC:pc1|PC[2]                 ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.884      ; 1.983      ;
; 0.947  ; RegisterFile:r1|r2[4]                                                                                             ; PC:pc1|PC[5]                 ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.884      ; 1.983      ;
; 0.948  ; RegisterFile:r1|r2[4]                                                                                             ; PC:pc1|PC[3]                 ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.884      ; 1.984      ;
; 0.948  ; RegisterFile:r1|r2[4]                                                                                             ; PC:pc1|PC[1]                 ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.884      ; 1.984      ;
; 0.949  ; RegisterFile:r1|r2[4]                                                                                             ; PC:pc1|PC[7]                 ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.884      ; 1.985      ;
; 0.949  ; RegisterFile:r1|r2[4]                                                                                             ; PC:pc1|PC[4]                 ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.884      ; 1.985      ;
; 0.957  ; PC:pc1|PC[5]                                                                                                      ; PC:pc1|PC[5]                 ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.000      ; 1.109      ;
; 0.962  ; PC:pc1|PC[0]                                                                                                      ; PC:pc1|PC[1]                 ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.000      ; 1.114      ;
; 0.963  ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|address_reg_a[0]                ; RegisterFile:r1|r1[12]       ; CLOCK_50                                                                                                          ; SW[17]      ; 0.000        ; 0.041      ; 1.156      ;
; 0.965  ; PC:pc1|PC[3]                                                                                                      ; PC:pc1|PC[4]                 ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.000      ; 1.117      ;
; 0.993  ; PC:pc1|PC[1]                                                                                                      ; PC:pc1|PC[3]                 ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.000      ; 1.145      ;
; 1.002  ; PC:pc1|PC[3]                                                                                                      ; PC:pc1|PC[5]                 ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.000      ; 1.154      ;
; 1.022  ; PC:pc1|PC[0]                                                                                                      ; PC:pc1|PC[3]                 ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.000      ; 1.174      ;
; 1.027  ; PC:pc1|PC[6]                                                                                                      ; PC:pc1|PC[6]                 ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.000      ; 1.179      ;
; 1.037  ; PC:pc1|PC[1]                                                                                                      ; PC:pc1|PC[4]                 ; SW[17]                                                                                                            ; SW[17]      ; 0.000        ; 0.000      ; 1.189      ;
+--------+-------------------------------------------------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                         ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.251 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000001             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000011             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.403      ;
; 0.261 ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.413      ;
; 0.263 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.415      ;
; 0.264 ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.416      ;
; 0.266 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.418      ;
; 0.266 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.418      ;
; 0.312 ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000000             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.464      ;
; 0.313 ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.465      ;
; 0.333 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.485      ;
; 0.343 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.495      ;
; 0.345 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.497      ;
; 0.354 ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.506      ;
; 0.357 ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.359 ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[10]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.362 ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.367 ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[8]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[11]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; LCD_TEST:MyLCD|mDLY[16]                   ; LCD_TEST:MyLCD|mDLY[16]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[13]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mDLY[17]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.374 ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.376 ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[12]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[14]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[15]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.390 ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.542      ;
; 0.393 ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.545      ;
; 0.402 ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.554      ;
; 0.408 ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.560      ;
; 0.448 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.600      ;
; 0.448 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.600      ;
; 0.449 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.601      ;
; 0.452 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.604      ;
; 0.453 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.605      ;
; 0.453 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.605      ;
; 0.481 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.633      ;
; 0.488 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.640      ;
; 0.495 ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[10]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; LCD_TEST:MyLCD|mLCD_ST.000000             ; LCD_TEST:MyLCD|mLCD_ST.000001             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.497 ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[11]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.500 ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.500 ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.501 ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.653      ;
; 0.505 ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.505 ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[8]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.505 ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[12]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.506 ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[14]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.658      ;
; 0.512 ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.664      ;
; 0.514 ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.666      ;
; 0.514 ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.666      ;
; 0.517 ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.669      ;
; 0.517 ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.669      ;
; 0.517 ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[13]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[16]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[15]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.530 ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.682      ;
; 0.530 ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[11]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.682      ;
; 0.532 ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[12]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.684      ;
; 0.535 ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.687      ;
; 0.535 ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.687      ;
; 0.536 ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.688      ;
; 0.540 ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[8]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.692      ;
; 0.540 ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[13]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.692      ;
; 0.541 ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[15]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.693      ;
; 0.545 ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.697      ;
; 0.547 ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.699      ;
; 0.548 ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 0.704      ;
; 0.549 ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.701      ;
; 0.552 ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.704      ;
; 0.552 ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.704      ;
; 0.552 ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[14]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.704      ;
; 0.553 ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.705      ;
; 0.553 ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[16]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.705      ;
; 0.555 ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.707      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                             ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+--------------------------------+
; -5.083 ; -4.083       ; 1.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ParallelOUT:saida|DataOut[0]   ;
; -5.083 ; -4.083       ; 1.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ParallelOUT:saida|DataOut[0]   ;
; -5.083 ; -4.083       ; 1.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ParallelOUT:saida|DataOut[1]   ;
; -5.083 ; -4.083       ; 1.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ParallelOUT:saida|DataOut[1]   ;
; -5.083 ; -4.083       ; 1.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ParallelOUT:saida|DataOut[2]   ;
; -5.083 ; -4.083       ; 1.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ParallelOUT:saida|DataOut[2]   ;
; -5.083 ; -4.083       ; 1.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ParallelOUT:saida|DataOut[3]   ;
; -5.083 ; -4.083       ; 1.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ParallelOUT:saida|DataOut[3]   ;
; -5.083 ; -4.083       ; 1.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ParallelOUT:saida|DataOut[4]   ;
; -5.083 ; -4.083       ; 1.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ParallelOUT:saida|DataOut[4]   ;
; -5.083 ; -4.083       ; 1.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ParallelOUT:saida|DataOut[5]   ;
; -5.083 ; -4.083       ; 1.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ParallelOUT:saida|DataOut[5]   ;
; -5.083 ; -4.083       ; 1.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ParallelOUT:saida|DataOut[6]   ;
; -5.083 ; -4.083       ; 1.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ParallelOUT:saida|DataOut[6]   ;
; -4.952 ; -3.952       ; 1.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ParallelOUT:saida|DataOut[0]   ;
; -4.952 ; -3.952       ; 1.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ParallelOUT:saida|DataOut[0]   ;
; -4.952 ; -3.952       ; 1.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ParallelOUT:saida|DataOut[1]   ;
; -4.952 ; -3.952       ; 1.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ParallelOUT:saida|DataOut[1]   ;
; -4.952 ; -3.952       ; 1.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ParallelOUT:saida|DataOut[2]   ;
; -4.952 ; -3.952       ; 1.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ParallelOUT:saida|DataOut[2]   ;
; -4.952 ; -3.952       ; 1.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ParallelOUT:saida|DataOut[3]   ;
; -4.952 ; -3.952       ; 1.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ParallelOUT:saida|DataOut[3]   ;
; -4.952 ; -3.952       ; 1.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ParallelOUT:saida|DataOut[4]   ;
; -4.952 ; -3.952       ; 1.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ParallelOUT:saida|DataOut[4]   ;
; -4.952 ; -3.952       ; 1.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ParallelOUT:saida|DataOut[5]   ;
; -4.952 ; -3.952       ; 1.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ParallelOUT:saida|DataOut[5]   ;
; -4.952 ; -3.952       ; 1.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ParallelOUT:saida|DataOut[6]   ;
; -4.952 ; -3.952       ; 1.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ParallelOUT:saida|DataOut[6]   ;
; -4.083 ; -4.083       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|DataOut[0]|clk           ;
; -4.083 ; -4.083       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|DataOut[0]|clk           ;
; -4.083 ; -4.083       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|DataOut[1]|clk           ;
; -4.083 ; -4.083       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|DataOut[1]|clk           ;
; -4.083 ; -4.083       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|DataOut[2]|clk           ;
; -4.083 ; -4.083       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|DataOut[2]|clk           ;
; -4.083 ; -4.083       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|DataOut[3]|clk           ;
; -4.083 ; -4.083       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|DataOut[3]|clk           ;
; -4.083 ; -4.083       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|DataOut[4]|clk           ;
; -4.083 ; -4.083       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|DataOut[4]|clk           ;
; -4.083 ; -4.083       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|DataOut[5]|clk           ;
; -4.083 ; -4.083       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|DataOut[5]|clk           ;
; -4.083 ; -4.083       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|DataOut[6]|clk           ;
; -4.083 ; -4.083       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|DataOut[6]|clk           ;
; -4.083 ; -4.083       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|always0|combout          ;
; -4.083 ; -4.083       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|always0|combout          ;
; -4.083 ; -4.083       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|always0~clkctrl|inclk[0] ;
; -4.083 ; -4.083       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|always0~clkctrl|inclk[0] ;
; -4.083 ; -4.083       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|always0~clkctrl|outclk   ;
; -4.083 ; -4.083       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|always0~clkctrl|outclk   ;
; -3.952 ; -3.952       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|DataOut[0]|clk           ;
; -3.952 ; -3.952       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|DataOut[0]|clk           ;
; -3.952 ; -3.952       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|DataOut[1]|clk           ;
; -3.952 ; -3.952       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|DataOut[1]|clk           ;
; -3.952 ; -3.952       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|DataOut[2]|clk           ;
; -3.952 ; -3.952       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|DataOut[2]|clk           ;
; -3.952 ; -3.952       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|DataOut[3]|clk           ;
; -3.952 ; -3.952       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|DataOut[3]|clk           ;
; -3.952 ; -3.952       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|DataOut[4]|clk           ;
; -3.952 ; -3.952       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|DataOut[4]|clk           ;
; -3.952 ; -3.952       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|DataOut[5]|clk           ;
; -3.952 ; -3.952       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|DataOut[5]|clk           ;
; -3.952 ; -3.952       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|DataOut[6]|clk           ;
; -3.952 ; -3.952       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|DataOut[6]|clk           ;
; -3.952 ; -3.952       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|always0|combout          ;
; -3.952 ; -3.952       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|always0|combout          ;
; -3.952 ; -3.952       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|always0~clkctrl|inclk[0] ;
; -3.952 ; -3.952       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|always0~clkctrl|inclk[0] ;
; -3.952 ; -3.952       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|always0~clkctrl|outclk   ;
; -3.952 ; -3.952       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|always0~clkctrl|outclk   ;
; -2.399 ; -2.399       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; entrada|Equal0~5|combout       ;
; -2.399 ; -2.399       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; entrada|Equal0~5|combout       ;
; -2.399 ; -2.399       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|always0|datad            ;
; -2.399 ; -2.399       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; saida|always0|datad            ;
; -2.305 ; -2.305       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; entrada|Equal0~0|combout       ;
; -2.305 ; -2.305       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; entrada|Equal0~0|combout       ;
; -2.305 ; -2.305       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; entrada|Equal0~5|combout       ;
; -2.305 ; -2.305       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; entrada|Equal0~5|combout       ;
; -2.305 ; -2.305       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; entrada|Equal0~5|datab         ;
; -2.305 ; -2.305       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; entrada|Equal0~5|datab         ;
; -2.305 ; -2.305       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|always0|datad            ;
; -2.305 ; -2.305       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; saida|always0|datad            ;
; -2.299 ; -2.299       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; entrada|Equal0~0|combout       ;
; -2.299 ; -2.299       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; entrada|Equal0~0|combout       ;
; -2.299 ; -2.299       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; entrada|Equal0~5|datab         ;
; -2.299 ; -2.299       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; entrada|Equal0~5|datab         ;
; -2.236 ; -2.236       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; entrada|Equal0~0|dataa         ;
; -2.236 ; -2.236       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; entrada|Equal0~0|dataa         ;
; -2.236 ; -2.236       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula1|ULAResult[4]~18|combout   ;
; -2.236 ; -2.236       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula1|ULAResult[4]~18|combout   ;
; -2.047 ; -2.047       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; entrada|Equal0~4|combout       ;
; -2.047 ; -2.047       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; entrada|Equal0~4|combout       ;
; -2.047 ; -2.047       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; entrada|Equal0~4|dataa         ;
; -2.047 ; -2.047       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; entrada|Equal0~4|dataa         ;
; -2.047 ; -2.047       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; entrada|Equal0~5|datad         ;
; -2.047 ; -2.047       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; entrada|Equal0~5|datad         ;
; -2.047 ; -2.047       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula1|ULAResult[14]~52|combout  ;
; -2.047 ; -2.047       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula1|ULAResult[14]~52|combout  ;
; -1.992 ; -1.992       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; entrada|Equal0~4|combout       ;
; -1.992 ; -1.992       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; entrada|Equal0~4|combout       ;
; -1.992 ; -1.992       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; entrada|Equal0~5|datad         ;
; -1.992 ; -1.992       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; entrada|Equal0~5|datad         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_address_reg2  ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SW[17]'                                                                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; SW[17] ; Rise       ; SW[17]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; PC:pc1|PC[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; PC:pc1|PC[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; PC:pc1|PC[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; PC:pc1|PC[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; PC:pc1|PC[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; PC:pc1|PC[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; PC:pc1|PC[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; PC:pc1|PC[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; PC:pc1|PC[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; PC:pc1|PC[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; PC:pc1|PC[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; PC:pc1|PC[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; PC:pc1|PC[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; PC:pc1|PC[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; PC:pc1|PC[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; PC:pc1|PC[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; ParallelOUT:saida|DataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; ParallelOUT:saida|DataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; ParallelOUT:saida|DataOut[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; ParallelOUT:saida|DataOut[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; ParallelOUT:saida|DataOut[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; ParallelOUT:saida|DataOut[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; ParallelOUT:saida|DataOut[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; ParallelOUT:saida|DataOut[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; ParallelOUT:saida|DataOut[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; ParallelOUT:saida|DataOut[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; ParallelOUT:saida|DataOut[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; ParallelOUT:saida|DataOut[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; ParallelOUT:saida|DataOut[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; ParallelOUT:saida|DataOut[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r1[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r1[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r1[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r1[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r1[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r1[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r1[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r1[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r1[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r1[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r1[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r1[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r1[15]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r1[15]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r1[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r1[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r1[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r1[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r1[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r1[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r1[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r1[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r1[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r1[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r1[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r1[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r1[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r1[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r1[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r1[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r1[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r1[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r2[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r2[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r2[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r2[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r2[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r2[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r2[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r2[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r2[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r2[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r2[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r2[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r2[15]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r2[15]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r2[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r2[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r2[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r2[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r2[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r2[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r2[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r2[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r2[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r2[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r2[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r2[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r2[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r2[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r2[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r2[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r2[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r2[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r3[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r3[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r3[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW[17] ; Rise       ; RegisterFile:r1|r3[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW[17] ; Rise       ; RegisterFile:r1|r3[11]       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; SW[17]     ; 0.727 ; 0.727 ; Rise       ; SW[17]          ;
;  SW[0]    ; SW[17]     ; 0.727 ; 0.727 ; Rise       ; SW[17]          ;
;  SW[1]    ; SW[17]     ; 0.675 ; 0.675 ; Rise       ; SW[17]          ;
;  SW[2]    ; SW[17]     ; 0.555 ; 0.555 ; Rise       ; SW[17]          ;
;  SW[3]    ; SW[17]     ; 0.403 ; 0.403 ; Rise       ; SW[17]          ;
;  SW[4]    ; SW[17]     ; 0.488 ; 0.488 ; Rise       ; SW[17]          ;
;  SW[5]    ; SW[17]     ; 0.441 ; 0.441 ; Rise       ; SW[17]          ;
;  SW[6]    ; SW[17]     ; 0.472 ; 0.472 ; Rise       ; SW[17]          ;
;  SW[7]    ; SW[17]     ; 0.551 ; 0.551 ; Rise       ; SW[17]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; SW[17]     ; 0.102  ; 0.102  ; Rise       ; SW[17]          ;
;  SW[0]    ; SW[17]     ; -0.048 ; -0.048 ; Rise       ; SW[17]          ;
;  SW[1]    ; SW[17]     ; -0.005 ; -0.005 ; Rise       ; SW[17]          ;
;  SW[2]    ; SW[17]     ; 0.069  ; 0.069  ; Rise       ; SW[17]          ;
;  SW[3]    ; SW[17]     ; -0.097 ; -0.097 ; Rise       ; SW[17]          ;
;  SW[4]    ; SW[17]     ; 0.102  ; 0.102  ; Rise       ; SW[17]          ;
;  SW[5]    ; SW[17]     ; 0.081  ; 0.081  ; Rise       ; SW[17]          ;
;  SW[6]    ; SW[17]     ; -0.052 ; -0.052 ; Rise       ; SW[17]          ;
;  SW[7]    ; SW[17]     ; -0.058 ; -0.058 ; Rise       ; SW[17]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                               ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                   ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                          ; 4.849  ; 4.849  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                          ; 4.458  ; 4.458  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                          ; 4.496  ; 4.496  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                          ; 4.515  ; 4.515  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                          ; 4.849  ; 4.849  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                          ; 4.576  ; 4.576  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                          ; 4.427  ; 4.427  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                          ; 4.499  ; 4.499  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                          ; 4.351  ; 4.351  ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_EN       ; CLOCK_50                                                                                                          ; 4.461  ; 4.461  ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_RS       ; CLOCK_50                                                                                                          ; 4.883  ; 4.883  ; Rise       ; CLOCK_50                                                                                                          ;
; LEDR[*]      ; CLOCK_50                                                                                                          ; 8.570  ; 8.570  ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[9]     ; CLOCK_50                                                                                                          ; 8.570  ; 8.570  ; Rise       ; CLOCK_50                                                                                                          ;
; HEX0[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.365 ; 12.365 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[0]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.365 ; 12.365 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[1]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.229 ; 12.229 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[2]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.889 ; 11.889 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[3]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.964 ; 11.964 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[4]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.992 ; 11.992 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.246 ; 12.246 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.065 ; 12.065 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.059  ; 7.059  ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.691  ; 5.691  ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.750  ; 5.750  ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.890  ; 5.890  ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.797  ; 5.797  ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.059  ; 7.059  ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.808  ; 6.808  ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; HEX0[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.258 ; 12.258 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[0]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.258 ; 12.258 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[1]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.122 ; 12.122 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[2]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.782 ; 11.782 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[3]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.857 ; 11.857 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[4]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.885 ; 11.885 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.139 ; 12.139 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.958 ; 11.958 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.995  ; 6.995  ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.039  ; 6.039  ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.098  ; 6.098  ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.238  ; 6.238  ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.145  ; 6.145  ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.995  ; 6.995  ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.808  ; 6.808  ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; HEX0[*]      ; SW[17]                                                                                                            ; 5.901  ; 5.901  ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[0]     ; SW[17]                                                                                                            ; 5.901  ; 5.901  ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[1]     ; SW[17]                                                                                                            ; 5.765  ; 5.765  ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[2]     ; SW[17]                                                                                                            ; 5.425  ; 5.425  ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[3]     ; SW[17]                                                                                                            ; 5.500  ; 5.500  ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[4]     ; SW[17]                                                                                                            ; 5.528  ; 5.528  ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[5]     ; SW[17]                                                                                                            ; 5.782  ; 5.782  ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[6]     ; SW[17]                                                                                                            ; 5.601  ; 5.601  ; Rise       ; SW[17]                                                                                                            ;
; LEDR[*]      ; SW[17]                                                                                                            ; 5.531  ; 5.531  ; Rise       ; SW[17]                                                                                                            ;
;  LEDR[17]    ; SW[17]                                                                                                            ; 5.531  ; 5.531  ; Rise       ; SW[17]                                                                                                            ;
; LEDR[*]      ; SW[17]                                                                                                            ; 5.531  ; 5.531  ; Fall       ; SW[17]                                                                                                            ;
;  LEDR[17]    ; SW[17]                                                                                                            ; 5.531  ; 5.531  ; Fall       ; SW[17]                                                                                                            ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                     ;
+--------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                   ;
+--------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                          ; 4.351 ; 4.351 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                          ; 4.458 ; 4.458 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                          ; 4.496 ; 4.496 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                          ; 4.515 ; 4.515 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                          ; 4.849 ; 4.849 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                          ; 4.576 ; 4.576 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                          ; 4.427 ; 4.427 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                          ; 4.499 ; 4.499 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                          ; 4.351 ; 4.351 ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_EN       ; CLOCK_50                                                                                                          ; 4.461 ; 4.461 ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_RS       ; CLOCK_50                                                                                                          ; 4.883 ; 4.883 ; Rise       ; CLOCK_50                                                                                                          ;
; LEDR[*]      ; CLOCK_50                                                                                                          ; 7.186 ; 7.186 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[9]     ; CLOCK_50                                                                                                          ; 7.186 ; 7.186 ; Rise       ; CLOCK_50                                                                                                          ;
; HEX0[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.437 ; 7.437 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[0]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.913 ; 7.913 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[1]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.777 ; 7.777 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[2]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.437 ; 7.437 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[3]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.512 ; 7.512 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[4]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.540 ; 7.540 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.794 ; 7.794 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.613 ; 7.613 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.424 ; 5.424 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.691 ; 5.691 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.750 ; 5.750 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.890 ; 5.890 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.797 ; 5.797 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.900 ; 6.900 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.424 ; 5.424 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; HEX0[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.199 ; 7.199 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[0]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.675 ; 7.675 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[1]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.539 ; 7.539 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[2]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.199 ; 7.199 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[3]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.274 ; 7.274 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[4]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.302 ; 7.302 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.556 ; 7.556 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.375 ; 7.375 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.424 ; 5.424 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.731 ; 5.731 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.790 ; 5.790 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.930 ; 5.930 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.837 ; 5.837 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.525 ; 6.525 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.424 ; 5.424 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; HEX0[*]      ; SW[17]                                                                                                            ; 5.425 ; 5.425 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[0]     ; SW[17]                                                                                                            ; 5.901 ; 5.901 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[1]     ; SW[17]                                                                                                            ; 5.765 ; 5.765 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[2]     ; SW[17]                                                                                                            ; 5.425 ; 5.425 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[3]     ; SW[17]                                                                                                            ; 5.500 ; 5.500 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[4]     ; SW[17]                                                                                                            ; 5.528 ; 5.528 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[5]     ; SW[17]                                                                                                            ; 5.782 ; 5.782 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[6]     ; SW[17]                                                                                                            ; 5.601 ; 5.601 ; Rise       ; SW[17]                                                                                                            ;
; LEDR[*]      ; SW[17]                                                                                                            ; 5.531 ; 5.531 ; Rise       ; SW[17]                                                                                                            ;
;  LEDR[17]    ; SW[17]                                                                                                            ; 5.531 ; 5.531 ; Rise       ; SW[17]                                                                                                            ;
; LEDR[*]      ; SW[17]                                                                                                            ; 5.531 ; 5.531 ; Fall       ; SW[17]                                                                                                            ;
;  LEDR[17]    ; SW[17]                                                                                                            ; 5.531 ; 5.531 ; Fall       ; SW[17]                                                                                                            ;
+--------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; SW[0]      ; HEX1[6]     ;    ; 2.774 ; 2.774 ;    ;
; SW[1]      ; HEX1[5]     ;    ; 2.691 ; 2.691 ;    ;
; SW[2]      ; HEX1[4]     ;    ; 2.774 ; 2.774 ;    ;
; SW[3]      ; HEX1[3]     ;    ; 2.757 ; 2.757 ;    ;
; SW[4]      ; HEX1[2]     ;    ; 2.860 ; 2.860 ;    ;
; SW[5]      ; HEX1[1]     ;    ; 2.859 ; 2.859 ;    ;
; SW[6]      ; HEX1[0]     ;    ; 3.058 ; 3.058 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; SW[0]      ; HEX1[6]     ;    ; 2.774 ; 2.774 ;    ;
; SW[1]      ; HEX1[5]     ;    ; 2.691 ; 2.691 ;    ;
; SW[2]      ; HEX1[4]     ;    ; 2.774 ; 2.774 ;    ;
; SW[3]      ; HEX1[3]     ;    ; 2.757 ; 2.757 ;    ;
; SW[4]      ; HEX1[2]     ;    ; 2.860 ; 2.860 ;    ;
; SW[5]      ; HEX1[1]     ;    ; 2.859 ; 2.859 ;    ;
; SW[6]      ; HEX1[0]     ;    ; 3.058 ; 3.058 ;    ;
+------------+-------------+----+-------+-------+----+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------+------------+----------+----------+---------+---------------------+
; Clock                                                                                                              ; Setup      ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------------------------------------+------------+----------+----------+---------+---------------------+
; Worst-case Slack                                                                                                   ; -19.043    ; -14.241  ; N/A      ; N/A     ; -11.034             ;
;  CLOCK_50                                                                                                          ; -19.043    ; 0.215    ; N/A      ; N/A     ; -2.000              ;
;  RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -5.295     ; -14.241  ; N/A      ; N/A     ; -11.034             ;
;  SW[17]                                                                                                            ; -16.637    ; -0.741   ; N/A      ; N/A     ; -1.222              ;
; Design-wide TNS                                                                                                    ; -15721.664 ; -119.048 ; 0.0      ; 0.0     ; -12534.704          ;
;  CLOCK_50                                                                                                          ; -13789.486 ; 0.000    ; N/A      ; N/A     ; -3939.916           ;
;  RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -35.624    ; -115.150 ; N/A      ; N/A     ; -8466.566           ;
;  SW[17]                                                                                                            ; -1896.554  ; -3.898   ; N/A      ; N/A     ; -128.222            ;
+--------------------------------------------------------------------------------------------------------------------+------------+----------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; SW[17]     ; 1.724 ; 1.724 ; Rise       ; SW[17]          ;
;  SW[0]    ; SW[17]     ; 1.724 ; 1.724 ; Rise       ; SW[17]          ;
;  SW[1]    ; SW[17]     ; 1.719 ; 1.719 ; Rise       ; SW[17]          ;
;  SW[2]    ; SW[17]     ; 1.475 ; 1.475 ; Rise       ; SW[17]          ;
;  SW[3]    ; SW[17]     ; 1.066 ; 1.066 ; Rise       ; SW[17]          ;
;  SW[4]    ; SW[17]     ; 1.329 ; 1.329 ; Rise       ; SW[17]          ;
;  SW[5]    ; SW[17]     ; 1.195 ; 1.195 ; Rise       ; SW[17]          ;
;  SW[6]    ; SW[17]     ; 1.173 ; 1.173 ; Rise       ; SW[17]          ;
;  SW[7]    ; SW[17]     ; 1.391 ; 1.391 ; Rise       ; SW[17]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; SW[17]     ; 0.102  ; 0.102  ; Rise       ; SW[17]          ;
;  SW[0]    ; SW[17]     ; -0.048 ; -0.048 ; Rise       ; SW[17]          ;
;  SW[1]    ; SW[17]     ; -0.005 ; -0.005 ; Rise       ; SW[17]          ;
;  SW[2]    ; SW[17]     ; 0.069  ; 0.069  ; Rise       ; SW[17]          ;
;  SW[3]    ; SW[17]     ; -0.097 ; -0.097 ; Rise       ; SW[17]          ;
;  SW[4]    ; SW[17]     ; 0.102  ; 0.102  ; Rise       ; SW[17]          ;
;  SW[5]    ; SW[17]     ; 0.081  ; 0.081  ; Rise       ; SW[17]          ;
;  SW[6]    ; SW[17]     ; -0.052 ; -0.052 ; Rise       ; SW[17]          ;
;  SW[7]    ; SW[17]     ; -0.058 ; -0.058 ; Rise       ; SW[17]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                               ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                   ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                          ; 8.906  ; 8.906  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                          ; 7.990  ; 7.990  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                          ; 8.178  ; 8.178  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                          ; 8.199  ; 8.199  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                          ; 8.906  ; 8.906  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                          ; 8.368  ; 8.368  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                          ; 7.924  ; 7.924  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                          ; 8.177  ; 8.177  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                          ; 7.766  ; 7.766  ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_EN       ; CLOCK_50                                                                                                          ; 8.237  ; 8.237  ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_RS       ; CLOCK_50                                                                                                          ; 8.800  ; 8.800  ; Rise       ; CLOCK_50                                                                                                          ;
; LEDR[*]      ; CLOCK_50                                                                                                          ; 16.402 ; 16.402 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[9]     ; CLOCK_50                                                                                                          ; 16.402 ; 16.402 ; Rise       ; CLOCK_50                                                                                                          ;
; HEX0[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 24.716 ; 24.716 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[0]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 24.716 ; 24.716 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[1]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 24.440 ; 24.440 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[2]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 23.834 ; 23.834 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[3]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 24.008 ; 24.008 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[4]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 24.059 ; 24.059 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 24.397 ; 24.397 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 24.238 ; 24.238 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.170 ; 13.170 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.422 ; 10.422 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.542 ; 10.542 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.919 ; 10.919 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.696 ; 10.696 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.956 ; 12.956 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.170 ; 13.170 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; HEX0[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 24.314 ; 24.314 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[0]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 24.314 ; 24.314 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[1]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 24.038 ; 24.038 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[2]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 23.432 ; 23.432 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[3]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 23.606 ; 23.606 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[4]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 23.657 ; 23.657 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 23.995 ; 23.995 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 23.836 ; 23.836 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.170 ; 13.170 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.198 ; 11.198 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.318 ; 11.318 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.695 ; 11.695 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.472 ; 11.472 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.768 ; 12.768 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.170 ; 13.170 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; HEX0[*]      ; SW[17]                                                                                                            ; 10.900 ; 10.900 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[0]     ; SW[17]                                                                                                            ; 10.900 ; 10.900 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[1]     ; SW[17]                                                                                                            ; 10.624 ; 10.624 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[2]     ; SW[17]                                                                                                            ; 10.018 ; 10.018 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[3]     ; SW[17]                                                                                                            ; 10.192 ; 10.192 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[4]     ; SW[17]                                                                                                            ; 10.243 ; 10.243 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[5]     ; SW[17]                                                                                                            ; 10.581 ; 10.581 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[6]     ; SW[17]                                                                                                            ; 10.422 ; 10.422 ; Rise       ; SW[17]                                                                                                            ;
; LEDR[*]      ; SW[17]                                                                                                            ; 9.644  ; 9.644  ; Rise       ; SW[17]                                                                                                            ;
;  LEDR[17]    ; SW[17]                                                                                                            ; 9.644  ; 9.644  ; Rise       ; SW[17]                                                                                                            ;
; LEDR[*]      ; SW[17]                                                                                                            ; 9.644  ; 9.644  ; Fall       ; SW[17]                                                                                                            ;
;  LEDR[17]    ; SW[17]                                                                                                            ; 9.644  ; 9.644  ; Fall       ; SW[17]                                                                                                            ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                     ;
+--------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                   ;
+--------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                          ; 4.351 ; 4.351 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                          ; 4.458 ; 4.458 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                          ; 4.496 ; 4.496 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                          ; 4.515 ; 4.515 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                          ; 4.849 ; 4.849 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                          ; 4.576 ; 4.576 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                          ; 4.427 ; 4.427 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                          ; 4.499 ; 4.499 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                          ; 4.351 ; 4.351 ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_EN       ; CLOCK_50                                                                                                          ; 4.461 ; 4.461 ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_RS       ; CLOCK_50                                                                                                          ; 4.883 ; 4.883 ; Rise       ; CLOCK_50                                                                                                          ;
; LEDR[*]      ; CLOCK_50                                                                                                          ; 7.186 ; 7.186 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[9]     ; CLOCK_50                                                                                                          ; 7.186 ; 7.186 ; Rise       ; CLOCK_50                                                                                                          ;
; HEX0[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.437 ; 7.437 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[0]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.913 ; 7.913 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[1]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.777 ; 7.777 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[2]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.437 ; 7.437 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[3]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.512 ; 7.512 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[4]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.540 ; 7.540 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.794 ; 7.794 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.613 ; 7.613 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.424 ; 5.424 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.691 ; 5.691 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.750 ; 5.750 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.890 ; 5.890 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.797 ; 5.797 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.900 ; 6.900 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.424 ; 5.424 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; HEX0[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.199 ; 7.199 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[0]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.675 ; 7.675 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[1]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.539 ; 7.539 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[2]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.199 ; 7.199 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[3]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.274 ; 7.274 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[4]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.302 ; 7.302 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.556 ; 7.556 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  HEX0[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.375 ; 7.375 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.424 ; 5.424 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.731 ; 5.731 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.790 ; 5.790 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.930 ; 5.930 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.837 ; 5.837 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.525 ; 6.525 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.424 ; 5.424 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; HEX0[*]      ; SW[17]                                                                                                            ; 5.425 ; 5.425 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[0]     ; SW[17]                                                                                                            ; 5.901 ; 5.901 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[1]     ; SW[17]                                                                                                            ; 5.765 ; 5.765 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[2]     ; SW[17]                                                                                                            ; 5.425 ; 5.425 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[3]     ; SW[17]                                                                                                            ; 5.500 ; 5.500 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[4]     ; SW[17]                                                                                                            ; 5.528 ; 5.528 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[5]     ; SW[17]                                                                                                            ; 5.782 ; 5.782 ; Rise       ; SW[17]                                                                                                            ;
;  HEX0[6]     ; SW[17]                                                                                                            ; 5.601 ; 5.601 ; Rise       ; SW[17]                                                                                                            ;
; LEDR[*]      ; SW[17]                                                                                                            ; 5.531 ; 5.531 ; Rise       ; SW[17]                                                                                                            ;
;  LEDR[17]    ; SW[17]                                                                                                            ; 5.531 ; 5.531 ; Rise       ; SW[17]                                                                                                            ;
; LEDR[*]      ; SW[17]                                                                                                            ; 5.531 ; 5.531 ; Fall       ; SW[17]                                                                                                            ;
;  LEDR[17]    ; SW[17]                                                                                                            ; 5.531 ; 5.531 ; Fall       ; SW[17]                                                                                                            ;
+--------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; SW[0]      ; HEX1[6]     ;    ; 5.264 ; 5.264 ;    ;
; SW[1]      ; HEX1[5]     ;    ; 5.040 ; 5.040 ;    ;
; SW[2]      ; HEX1[4]     ;    ; 5.274 ; 5.274 ;    ;
; SW[3]      ; HEX1[3]     ;    ; 5.174 ; 5.174 ;    ;
; SW[4]      ; HEX1[2]     ;    ; 5.447 ; 5.447 ;    ;
; SW[5]      ; HEX1[1]     ;    ; 5.346 ; 5.346 ;    ;
; SW[6]      ; HEX1[0]     ;    ; 5.753 ; 5.753 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; SW[0]      ; HEX1[6]     ;    ; 2.774 ; 2.774 ;    ;
; SW[1]      ; HEX1[5]     ;    ; 2.691 ; 2.691 ;    ;
; SW[2]      ; HEX1[4]     ;    ; 2.774 ; 2.774 ;    ;
; SW[3]      ; HEX1[3]     ;    ; 2.757 ; 2.757 ;    ;
; SW[4]      ; HEX1[2]     ;    ; 2.860 ; 2.860 ;    ;
; SW[5]      ; HEX1[1]     ;    ; 2.859 ; 2.859 ;    ;
; SW[6]      ; HEX1[0]     ;    ; 3.058 ; 3.058 ;    ;
+------------+-------------+----+-------+-------+----+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                        ; To Clock                                                                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                                          ; CLOCK_50                                                                                                          ; 27245524 ; 0        ; 0        ; 0        ;
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                          ; 3419102  ; 3419102  ; 0        ; 0        ;
; SW[17]                                                                                                            ; CLOCK_50                                                                                                          ; 1643506  ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 2816     ; 0        ; 2816     ; 0        ;
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 352      ; 352      ; 352      ; 352      ;
; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 98       ; 0        ; 98       ; 0        ;
; CLOCK_50                                                                                                          ; SW[17]                                                                                                            ; 18995520 ; 0        ; 0        ; 0        ;
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]                                                                                                            ; 2383744  ; 2383744  ; 0        ; 0        ;
; SW[17]                                                                                                            ; SW[17]                                                                                                            ; 1142857  ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                        ; To Clock                                                                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                                          ; CLOCK_50                                                                                                          ; 27245524 ; 0        ; 0        ; 0        ;
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                          ; 3419102  ; 3419102  ; 0        ; 0        ;
; SW[17]                                                                                                            ; CLOCK_50                                                                                                          ; 1643506  ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 2816     ; 0        ; 2816     ; 0        ;
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 352      ; 352      ; 352      ; 352      ;
; SW[17]                                                                                                            ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 98       ; 0        ; 98       ; 0        ;
; CLOCK_50                                                                                                          ; SW[17]                                                                                                            ; 18995520 ; 0        ; 0        ; 0        ;
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]                                                                                                            ; 2383744  ; 2383744  ; 0        ; 0        ;
; SW[17]                                                                                                            ; SW[17]                                                                                                            ; 1142857  ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 115   ; 115  ;
; Unconstrained Output Ports      ; 31    ; 31   ;
; Unconstrained Output Port Paths ; 38    ; 38   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Feb 09 09:57:41 2023
Info: Command: quartus_sta Mod_Teste -c Mod_Teste
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Mod_Teste.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name SW[17] SW[17]
    Info (332105): create_clock -period 1.000 -name RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  to: InstMem|altsyncram_component|auto_generated|ram_block1a0|portadataout[17]
    Info (332098): Cell: c1|WideOr14~1  from: datab  to: combout
    Info (332098): Cell: c1|WideOr14~1  from: datac  to: combout
    Info (332098): Cell: r1|Mux0  from: dataa  to: combout
    Info (332098): Cell: r1|Mux0  from: datab  to: combout
    Info (332098): Cell: r1|Mux0~0  from: dataa  to: combout
    Info (332098): Cell: r1|Mux0~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux0~1  from: dataa  to: combout
    Info (332098): Cell: r1|Mux0~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux0~2  from: dataa  to: combout
    Info (332098): Cell: r1|Mux0~2  from: datad  to: combout
    Info (332098): Cell: r1|Mux10  from: dataa  to: combout
    Info (332098): Cell: r1|Mux10  from: datad  to: combout
    Info (332098): Cell: r1|Mux10~0  from: dataa  to: combout
    Info (332098): Cell: r1|Mux10~0  from: datac  to: combout
    Info (332098): Cell: r1|Mux10~1  from: datab  to: combout
    Info (332098): Cell: r1|Mux10~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux10~2  from: dataa  to: combout
    Info (332098): Cell: r1|Mux10~2  from: datab  to: combout
    Info (332098): Cell: r1|Mux11  from: datab  to: combout
    Info (332098): Cell: r1|Mux11  from: datad  to: combout
    Info (332098): Cell: r1|Mux11~2  from: datac  to: combout
    Info (332098): Cell: r1|Mux11~2  from: datad  to: combout
    Info (332098): Cell: r1|Mux11~3  from: datac  to: combout
    Info (332098): Cell: r1|Mux11~3  from: datad  to: combout
    Info (332098): Cell: r1|Mux11~5  from: datad  to: combout
    Info (332098): Cell: r1|Mux11~6  from: datac  to: combout
    Info (332098): Cell: r1|Mux11~6  from: datad  to: combout
    Info (332098): Cell: r1|Mux12  from: datab  to: combout
    Info (332098): Cell: r1|Mux12  from: datad  to: combout
    Info (332098): Cell: r1|Mux12~0  from: dataa  to: combout
    Info (332098): Cell: r1|Mux12~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux12~1  from: dataa  to: combout
    Info (332098): Cell: r1|Mux12~1  from: datab  to: combout
    Info (332098): Cell: r1|Mux12~2  from: dataa  to: combout
    Info (332098): Cell: r1|Mux12~2  from: datad  to: combout
    Info (332098): Cell: r1|Mux13  from: dataa  to: combout
    Info (332098): Cell: r1|Mux13  from: datad  to: combout
    Info (332098): Cell: r1|Mux13~0  from: datab  to: combout
    Info (332098): Cell: r1|Mux13~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux13~1  from: dataa  to: combout
    Info (332098): Cell: r1|Mux13~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux13~2  from: datac  to: combout
    Info (332098): Cell: r1|Mux13~2  from: datad  to: combout
    Info (332098): Cell: r1|Mux14  from: datac  to: combout
    Info (332098): Cell: r1|Mux14  from: datad  to: combout
    Info (332098): Cell: r1|Mux14~0  from: datac  to: combout
    Info (332098): Cell: r1|Mux14~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux14~1  from: datab  to: combout
    Info (332098): Cell: r1|Mux14~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux14~2  from: dataa  to: combout
    Info (332098): Cell: r1|Mux14~2  from: datac  to: combout
    Info (332098): Cell: r1|Mux15  from: datab  to: combout
    Info (332098): Cell: r1|Mux15  from: datad  to: combout
    Info (332098): Cell: r1|Mux15~0  from: datac  to: combout
    Info (332098): Cell: r1|Mux15~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux15~1  from: dataa  to: combout
    Info (332098): Cell: r1|Mux15~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux15~2  from: datab  to: combout
    Info (332098): Cell: r1|Mux15~2  from: datac  to: combout
    Info (332098): Cell: r1|Mux16  from: dataa  to: combout
    Info (332098): Cell: r1|Mux16  from: datac  to: combout
    Info (332098): Cell: r1|Mux16~0  from: datab  to: combout
    Info (332098): Cell: r1|Mux16~0  from: datac  to: combout
    Info (332098): Cell: r1|Mux16~1  from: dataa  to: combout
    Info (332098): Cell: r1|Mux16~1  from: datac  to: combout
    Info (332098): Cell: r1|Mux16~3  from: datab  to: combout
    Info (332098): Cell: r1|Mux16~3  from: datac  to: combout
    Info (332098): Cell: r1|Mux17  from: datac  to: combout
    Info (332098): Cell: r1|Mux17  from: datad  to: combout
    Info (332098): Cell: r1|Mux17~0  from: datab  to: combout
    Info (332098): Cell: r1|Mux17~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux17~1  from: dataa  to: combout
    Info (332098): Cell: r1|Mux17~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux17~3  from: datab  to: combout
    Info (332098): Cell: r1|Mux17~3  from: datac  to: combout
    Info (332098): Cell: r1|Mux18  from: dataa  to: combout
    Info (332098): Cell: r1|Mux18  from: datad  to: combout
    Info (332098): Cell: r1|Mux18~0  from: datab  to: combout
    Info (332098): Cell: r1|Mux18~0  from: datac  to: combout
    Info (332098): Cell: r1|Mux18~1  from: dataa  to: combout
    Info (332098): Cell: r1|Mux18~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux18~3  from: datab  to: combout
    Info (332098): Cell: r1|Mux18~3  from: datac  to: combout
    Info (332098): Cell: r1|Mux19  from: datab  to: combout
    Info (332098): Cell: r1|Mux19  from: datad  to: combout
    Info (332098): Cell: r1|Mux19~0  from: dataa  to: combout
    Info (332098): Cell: r1|Mux19~0  from: datac  to: combout
    Info (332098): Cell: r1|Mux19~1  from: datac  to: combout
    Info (332098): Cell: r1|Mux19~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux19~3  from: datab  to: combout
    Info (332098): Cell: r1|Mux19~3  from: datac  to: combout
    Info (332098): Cell: r1|Mux1  from: dataa  to: combout
    Info (332098): Cell: r1|Mux1  from: datab  to: combout
    Info (332098): Cell: r1|Mux1~0  from: dataa  to: combout
    Info (332098): Cell: r1|Mux1~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux1~1  from: datab  to: combout
    Info (332098): Cell: r1|Mux1~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux1~2  from: datac  to: combout
    Info (332098): Cell: r1|Mux1~2  from: datad  to: combout
    Info (332098): Cell: r1|Mux20  from: dataa  to: combout
    Info (332098): Cell: r1|Mux20  from: datad  to: combout
    Info (332098): Cell: r1|Mux20~0  from: dataa  to: combout
    Info (332098): Cell: r1|Mux20~0  from: datab  to: combout
    Info (332098): Cell: r1|Mux20~1  from: dataa  to: combout
    Info (332098): Cell: r1|Mux20~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux20~3  from: dataa  to: combout
    Info (332098): Cell: r1|Mux20~3  from: datab  to: combout
    Info (332098): Cell: r1|Mux21  from: dataa  to: combout
    Info (332098): Cell: r1|Mux21  from: datad  to: combout
    Info (332098): Cell: r1|Mux21~0  from: dataa  to: combout
    Info (332098): Cell: r1|Mux21~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux21~1  from: dataa  to: combout
    Info (332098): Cell: r1|Mux21~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux21~3  from: dataa  to: combout
    Info (332098): Cell: r1|Mux21~3  from: datab  to: combout
    Info (332098): Cell: r1|Mux22  from: datab  to: combout
    Info (332098): Cell: r1|Mux22  from: datad  to: combout
    Info (332098): Cell: r1|Mux22~0  from: dataa  to: combout
    Info (332098): Cell: r1|Mux22~0  from: datab  to: combout
    Info (332098): Cell: r1|Mux22~1  from: datab  to: combout
    Info (332098): Cell: r1|Mux22~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux22~3  from: datab  to: combout
    Info (332098): Cell: r1|Mux22~3  from: datac  to: combout
    Info (332098): Cell: r1|Mux23  from: dataa  to: combout
    Info (332098): Cell: r1|Mux23  from: datad  to: combout
    Info (332098): Cell: r1|Mux23~0  from: dataa  to: combout
    Info (332098): Cell: r1|Mux23~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux23~1  from: datab  to: combout
    Info (332098): Cell: r1|Mux23~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux23~3  from: dataa  to: combout
    Info (332098): Cell: r1|Mux23~3  from: datad  to: combout
    Info (332098): Cell: r1|Mux24  from: dataa  to: combout
    Info (332098): Cell: r1|Mux24  from: datad  to: combout
    Info (332098): Cell: r1|Mux24~0  from: datab  to: combout
    Info (332098): Cell: r1|Mux24~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux24~1  from: datab  to: combout
    Info (332098): Cell: r1|Mux24~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux24~3  from: dataa  to: combout
    Info (332098): Cell: r1|Mux24~3  from: datad  to: combout
    Info (332098): Cell: r1|Mux25  from: datab  to: combout
    Info (332098): Cell: r1|Mux25  from: datad  to: combout
    Info (332098): Cell: r1|Mux25~0  from: datab  to: combout
    Info (332098): Cell: r1|Mux25~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux25~1  from: datab  to: combout
    Info (332098): Cell: r1|Mux25~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux25~3  from: datac  to: combout
    Info (332098): Cell: r1|Mux25~3  from: datad  to: combout
    Info (332098): Cell: r1|Mux26  from: datab  to: combout
    Info (332098): Cell: r1|Mux26  from: datad  to: combout
    Info (332098): Cell: r1|Mux26~0  from: dataa  to: combout
    Info (332098): Cell: r1|Mux26~0  from: datab  to: combout
    Info (332098): Cell: r1|Mux26~1  from: datab  to: combout
    Info (332098): Cell: r1|Mux26~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux26~3  from: datac  to: combout
    Info (332098): Cell: r1|Mux26~5  from: datab  to: combout
    Info (332098): Cell: r1|Mux26~5  from: datad  to: combout
    Info (332098): Cell: r1|Mux27  from: datab  to: combout
    Info (332098): Cell: r1|Mux27  from: datad  to: combout
    Info (332098): Cell: r1|Mux27~0  from: dataa  to: combout
    Info (332098): Cell: r1|Mux27~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux27~1  from: datab  to: combout
    Info (332098): Cell: r1|Mux27~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux27~3  from: datab  to: combout
    Info (332098): Cell: r1|Mux27~3  from: datac  to: combout
    Info (332098): Cell: r1|Mux28  from: datac  to: combout
    Info (332098): Cell: r1|Mux28  from: datad  to: combout
    Info (332098): Cell: r1|Mux28~0  from: dataa  to: combout
    Info (332098): Cell: r1|Mux28~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux28~1  from: dataa  to: combout
    Info (332098): Cell: r1|Mux28~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux28~3  from: dataa  to: combout
    Info (332098): Cell: r1|Mux28~3  from: datab  to: combout
    Info (332098): Cell: r1|Mux29  from: datac  to: combout
    Info (332098): Cell: r1|Mux29  from: datad  to: combout
    Info (332098): Cell: r1|Mux29~0  from: datab  to: combout
    Info (332098): Cell: r1|Mux29~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux29~1  from: dataa  to: combout
    Info (332098): Cell: r1|Mux29~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux29~3  from: dataa  to: combout
    Info (332098): Cell: r1|Mux29~3  from: datad  to: combout
    Info (332098): Cell: r1|Mux2  from: dataa  to: combout
    Info (332098): Cell: r1|Mux2  from: datab  to: combout
    Info (332098): Cell: r1|Mux2~0  from: dataa  to: combout
    Info (332098): Cell: r1|Mux2~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux2~1  from: datab  to: combout
    Info (332098): Cell: r1|Mux2~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux2~2  from: datab  to: combout
    Info (332098): Cell: r1|Mux2~2  from: datac  to: combout
    Info (332098): Cell: r1|Mux30  from: datac  to: combout
    Info (332098): Cell: r1|Mux30  from: datad  to: combout
    Info (332098): Cell: r1|Mux30~0  from: datac  to: combout
    Info (332098): Cell: r1|Mux30~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux30~1  from: datab  to: combout
    Info (332098): Cell: r1|Mux30~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux30~3  from: datac  to: combout
    Info (332098): Cell: r1|Mux30~3  from: datad  to: combout
    Info (332098): Cell: r1|Mux31  from: datab  to: combout
    Info (332098): Cell: r1|Mux31  from: datad  to: combout
    Info (332098): Cell: r1|Mux31~0  from: datab  to: combout
    Info (332098): Cell: r1|Mux31~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux31~1  from: dataa  to: combout
    Info (332098): Cell: r1|Mux31~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux31~3  from: dataa  to: combout
    Info (332098): Cell: r1|Mux31~3  from: datab  to: combout
    Info (332098): Cell: r1|Mux3  from: datab  to: combout
    Info (332098): Cell: r1|Mux3  from: datad  to: combout
    Info (332098): Cell: r1|Mux3~0  from: datac  to: combout
    Info (332098): Cell: r1|Mux3~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux3~1  from: datac  to: combout
    Info (332098): Cell: r1|Mux3~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux3~2  from: datab  to: combout
    Info (332098): Cell: r1|Mux3~2  from: datac  to: combout
    Info (332098): Cell: r1|Mux4  from: datac  to: combout
    Info (332098): Cell: r1|Mux4  from: datad  to: combout
    Info (332098): Cell: r1|Mux4~0  from: dataa  to: combout
    Info (332098): Cell: r1|Mux4~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux4~1  from: datab  to: combout
    Info (332098): Cell: r1|Mux4~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux4~2  from: datac  to: combout
    Info (332098): Cell: r1|Mux4~2  from: datad  to: combout
    Info (332098): Cell: r1|Mux5  from: dataa  to: combout
    Info (332098): Cell: r1|Mux5  from: datad  to: combout
    Info (332098): Cell: r1|Mux5~0  from: datab  to: combout
    Info (332098): Cell: r1|Mux5~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux5~1  from: datab  to: combout
    Info (332098): Cell: r1|Mux5~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux5~2  from: datab  to: combout
    Info (332098): Cell: r1|Mux5~2  from: datac  to: combout
    Info (332098): Cell: r1|Mux6  from: datac  to: combout
    Info (332098): Cell: r1|Mux6  from: datad  to: combout
    Info (332098): Cell: r1|Mux6~0  from: datac  to: combout
    Info (332098): Cell: r1|Mux6~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux6~1  from: dataa  to: combout
    Info (332098): Cell: r1|Mux6~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux6~2  from: datac  to: combout
    Info (332098): Cell: r1|Mux6~2  from: datad  to: combout
    Info (332098): Cell: r1|Mux7  from: dataa  to: combout
    Info (332098): Cell: r1|Mux7  from: datab  to: combout
    Info (332098): Cell: r1|Mux7~0  from: dataa  to: combout
    Info (332098): Cell: r1|Mux7~0  from: datab  to: combout
    Info (332098): Cell: r1|Mux7~1  from: datac  to: combout
    Info (332098): Cell: r1|Mux7~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux7~2  from: datab  to: combout
    Info (332098): Cell: r1|Mux7~2  from: datad  to: combout
    Info (332098): Cell: r1|Mux8  from: dataa  to: combout
    Info (332098): Cell: r1|Mux8  from: datad  to: combout
    Info (332098): Cell: r1|Mux8~0  from: datab  to: combout
    Info (332098): Cell: r1|Mux8~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux8~1  from: dataa  to: combout
    Info (332098): Cell: r1|Mux8~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux8~2  from: dataa  to: combout
    Info (332098): Cell: r1|Mux8~2  from: datac  to: combout
    Info (332098): Cell: r1|Mux9  from: dataa  to: combout
    Info (332098): Cell: r1|Mux9  from: datad  to: combout
    Info (332098): Cell: r1|Mux9~0  from: datab  to: combout
    Info (332098): Cell: r1|Mux9~0  from: datac  to: combout
    Info (332098): Cell: r1|Mux9~1  from: dataa  to: combout
    Info (332098): Cell: r1|Mux9~1  from: datab  to: combout
    Info (332098): Cell: r1|Mux9~2  from: dataa  to: combout
    Info (332098): Cell: r1|Mux9~2  from: datad  to: combout
    Info (332098): Cell: ula1|Add0~0  from: dataa  to: combout
    Info (332098): Cell: ula1|Add0~0  from: datab  to: combout
    Info (332098): Cell: ula1|Add0~10  from: cin  to: combout
    Info (332098): Cell: ula1|Add0~10  from: dataa  to: combout
    Info (332098): Cell: ula1|Add0~10  from: datab  to: combout
    Info (332098): Cell: ula1|Add0~12  from: cin  to: combout
    Info (332098): Cell: ula1|Add0~12  from: dataa  to: combout
    Info (332098): Cell: ula1|Add0~12  from: datab  to: combout
    Info (332098): Cell: ula1|Add0~14  from: cin  to: combout
    Info (332098): Cell: ula1|Add0~14  from: dataa  to: combout
    Info (332098): Cell: ula1|Add0~14  from: datab  to: combout
    Info (332098): Cell: ula1|Add0~16  from: cin  to: combout
    Info (332098): Cell: ula1|Add0~16  from: dataa  to: combout
    Info (332098): Cell: ula1|Add0~16  from: datab  to: combout
    Info (332098): Cell: ula1|Add0~18  from: cin  to: combout
    Info (332098): Cell: ula1|Add0~18  from: dataa  to: combout
    Info (332098): Cell: ula1|Add0~18  from: datab  to: combout
    Info (332098): Cell: ula1|Add0~20  from: cin  to: combout
    Info (332098): Cell: ula1|Add0~20  from: dataa  to: combout
    Info (332098): Cell: ula1|Add0~20  from: datab  to: combout
    Info (332098): Cell: ula1|Add0~22  from: cin  to: combout
    Info (332098): Cell: ula1|Add0~22  from: dataa  to: combout
    Info (332098): Cell: ula1|Add0~22  from: datab  to: combout
    Info (332098): Cell: ula1|Add0~24  from: cin  to: combout
    Info (332098): Cell: ula1|Add0~24  from: dataa  to: combout
    Info (332098): Cell: ula1|Add0~24  from: datab  to: combout
    Info (332098): Cell: ula1|Add0~26  from: cin  to: combout
    Info (332098): Cell: ula1|Add0~26  from: dataa  to: combout
    Info (332098): Cell: ula1|Add0~26  from: datab  to: combout
    Info (332098): Cell: ula1|Add0~28  from: cin  to: combout
    Info (332098): Cell: ula1|Add0~28  from: dataa  to: combout
    Info (332098): Cell: ula1|Add0~28  from: datab  to: combout
    Info (332098): Cell: ula1|Add0~2  from: cin  to: combout
    Info (332098): Cell: ula1|Add0~2  from: dataa  to: combout
    Info (332098): Cell: ula1|Add0~2  from: datab  to: combout
    Info (332098): Cell: ula1|Add0~30  from: cin  to: combout
    Info (332098): Cell: ula1|Add0~30  from: datab  to: combout
    Info (332098): Cell: ula1|Add0~30  from: datad  to: combout
    Info (332098): Cell: ula1|Add0~4  from: cin  to: combout
    Info (332098): Cell: ula1|Add0~4  from: dataa  to: combout
    Info (332098): Cell: ula1|Add0~4  from: datab  to: combout
    Info (332098): Cell: ula1|Add0~6  from: cin  to: combout
    Info (332098): Cell: ula1|Add0~6  from: dataa  to: combout
    Info (332098): Cell: ula1|Add0~6  from: datab  to: combout
    Info (332098): Cell: ula1|Add0~8  from: cin  to: combout
    Info (332098): Cell: ula1|Add0~8  from: dataa  to: combout
    Info (332098): Cell: ula1|Add0~8  from: datab  to: combout
    Info (332098): Cell: ula1|Add1~0  from: dataa  to: combout
    Info (332098): Cell: ula1|Add1~0  from: datab  to: combout
    Info (332098): Cell: ula1|Add1~10  from: cin  to: combout
    Info (332098): Cell: ula1|Add1~10  from: dataa  to: combout
    Info (332098): Cell: ula1|Add1~10  from: datab  to: combout
    Info (332098): Cell: ula1|Add1~12  from: cin  to: combout
    Info (332098): Cell: ula1|Add1~12  from: dataa  to: combout
    Info (332098): Cell: ula1|Add1~12  from: datab  to: combout
    Info (332098): Cell: ula1|Add1~14  from: cin  to: combout
    Info (332098): Cell: ula1|Add1~14  from: dataa  to: combout
    Info (332098): Cell: ula1|Add1~14  from: datab  to: combout
    Info (332098): Cell: ula1|Add1~16  from: cin  to: combout
    Info (332098): Cell: ula1|Add1~16  from: dataa  to: combout
    Info (332098): Cell: ula1|Add1~16  from: datab  to: combout
    Info (332098): Cell: ula1|Add1~18  from: cin  to: combout
    Info (332098): Cell: ula1|Add1~18  from: dataa  to: combout
    Info (332098): Cell: ula1|Add1~18  from: datab  to: combout
    Info (332098): Cell: ula1|Add1~20  from: cin  to: combout
    Info (332098): Cell: ula1|Add1~20  from: dataa  to: combout
    Info (332098): Cell: ula1|Add1~20  from: datab  to: combout
    Info (332098): Cell: ula1|Add1~22  from: cin  to: combout
    Info (332098): Cell: ula1|Add1~22  from: dataa  to: combout
    Info (332098): Cell: ula1|Add1~22  from: datab  to: combout
    Info (332098): Cell: ula1|Add1~24  from: cin  to: combout
    Info (332098): Cell: ula1|Add1~24  from: dataa  to: combout
    Info (332098): Cell: ula1|Add1~24  from: datab  to: combout
    Info (332098): Cell: ula1|Add1~26  from: cin  to: combout
    Info (332098): Cell: ula1|Add1~26  from: dataa  to: combout
    Info (332098): Cell: ula1|Add1~26  from: datab  to: combout
    Info (332098): Cell: ula1|Add1~28  from: cin  to: combout
    Info (332098): Cell: ula1|Add1~28  from: dataa  to: combout
    Info (332098): Cell: ula1|Add1~28  from: datab  to: combout
    Info (332098): Cell: ula1|Add1~2  from: cin  to: combout
    Info (332098): Cell: ula1|Add1~2  from: dataa  to: combout
    Info (332098): Cell: ula1|Add1~2  from: datab  to: combout
    Info (332098): Cell: ula1|Add1~30  from: cin  to: combout
    Info (332098): Cell: ula1|Add1~30  from: datab  to: combout
    Info (332098): Cell: ula1|Add1~30  from: datad  to: combout
    Info (332098): Cell: ula1|Add1~4  from: cin  to: combout
    Info (332098): Cell: ula1|Add1~4  from: dataa  to: combout
    Info (332098): Cell: ula1|Add1~4  from: datab  to: combout
    Info (332098): Cell: ula1|Add1~6  from: cin  to: combout
    Info (332098): Cell: ula1|Add1~6  from: dataa  to: combout
    Info (332098): Cell: ula1|Add1~6  from: datab  to: combout
    Info (332098): Cell: ula1|Add1~8  from: cin  to: combout
    Info (332098): Cell: ula1|Add1~8  from: dataa  to: combout
    Info (332098): Cell: ula1|Add1~8  from: datab  to: combout
    Info (332098): Cell: ula1|Mux10~2  from: datad  to: combout
    Info (332098): Cell: ula1|Mux11~3  from: datad  to: combout
    Info (332098): Cell: ula1|Mux12~6  from: dataa  to: combout
    Info (332098): Cell: ula1|Mux13  from: dataa  to: combout
    Info (332098): Cell: ula1|Mux13~1  from: datac  to: combout
    Info (332098): Cell: ula1|Mux13~4  from: dataa  to: combout
    Info (332098): Cell: ula1|Mux14  from: datad  to: combout
    Info (332098): Cell: ula1|Mux14~3  from: dataa  to: combout
    Info (332098): Cell: ula1|Mux14~7  from: datab  to: combout
    Info (332098): Cell: ula1|Mux15~4  from: dataa  to: combout
    Info (332098): Cell: ula1|Mux15~4  from: datab  to: combout
    Info (332098): Cell: ula1|Mux1~2  from: dataa  to: combout
    Info (332098): Cell: ula1|Mux1~7  from: datad  to: combout
    Info (332098): Cell: ula1|Mux2~1  from: datac  to: combout
    Info (332098): Cell: ula1|Mux2~3  from: datab  to: combout
    Info (332098): Cell: ula1|Mux3  from: datad  to: combout
    Info (332098): Cell: ula1|Mux3~1  from: dataa  to: combout
    Info (332098): Cell: ula1|Mux3~4  from: dataa  to: combout
    Info (332098): Cell: ula1|Mux4  from: datad  to: combout
    Info (332098): Cell: ula1|Mux4~10  from: datab  to: combout
    Info (332098): Cell: ula1|Mux4~7  from: datab  to: combout
    Info (332098): Cell: ula1|Mux5~5  from: datad  to: combout
    Info (332098): Cell: ula1|Mux6~2  from: datad  to: combout
    Info (332098): Cell: ula1|Mux7~2  from: datad  to: combout
    Info (332098): Cell: ula1|Mux8~6  from: datad  to: combout
    Info (332098): Cell: ula1|Mux9~3  from: dataa  to: combout
    Info (332098): Cell: ula1|ShiftLeft0~18  from: datad  to: combout
    Info (332098): Cell: ula1|ShiftLeft0~9  from: datac  to: combout
    Info (332098): Cell: ula1|ShiftRight0~24  from: datad  to: combout
    Info (332098): Cell: ula1|ShiftRight0~26  from: dataa  to: combout
    Info (332098): Cell: ula1|ULAResult[10]~37  from: dataa  to: combout
    Info (332098): Cell: ula1|ULAResult[11]~41  from: datab  to: combout
    Info (332098): Cell: ula1|ULAResult[6]~12  from: datac  to: combout
    Info (332098): Cell: ula1|ULAResult[7]~20  from: datab  to: combout
    Info (332098): Cell: ula1|ULAResult[8]~29  from: datab  to: combout
    Info (332098): Cell: ula1|ULAResult[9]~33  from: datab  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -19.043
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -19.043    -13789.486 CLOCK_50 
    Info (332119):   -16.637     -1896.554 SW[17] 
    Info (332119):    -5.295       -35.624 RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -14.241
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -14.241      -115.150 RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.741        -3.898 SW[17] 
    Info (332119):     0.391         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -11.034
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -11.034     -8466.566 RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -2.000     -3939.916 CLOCK_50 
    Info (332119):    -1.222      -128.222 SW[17] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  to: InstMem|altsyncram_component|auto_generated|ram_block1a0|portadataout[17]
    Info (332098): Cell: c1|WideOr14~1  from: datab  to: combout
    Info (332098): Cell: c1|WideOr14~1  from: datac  to: combout
    Info (332098): Cell: r1|Mux0  from: dataa  to: combout
    Info (332098): Cell: r1|Mux0  from: datab  to: combout
    Info (332098): Cell: r1|Mux0~0  from: dataa  to: combout
    Info (332098): Cell: r1|Mux0~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux0~1  from: dataa  to: combout
    Info (332098): Cell: r1|Mux0~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux0~2  from: dataa  to: combout
    Info (332098): Cell: r1|Mux0~2  from: datad  to: combout
    Info (332098): Cell: r1|Mux10  from: dataa  to: combout
    Info (332098): Cell: r1|Mux10  from: datad  to: combout
    Info (332098): Cell: r1|Mux10~0  from: dataa  to: combout
    Info (332098): Cell: r1|Mux10~0  from: datac  to: combout
    Info (332098): Cell: r1|Mux10~1  from: datab  to: combout
    Info (332098): Cell: r1|Mux10~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux10~2  from: dataa  to: combout
    Info (332098): Cell: r1|Mux10~2  from: datab  to: combout
    Info (332098): Cell: r1|Mux11  from: datab  to: combout
    Info (332098): Cell: r1|Mux11  from: datad  to: combout
    Info (332098): Cell: r1|Mux11~2  from: datac  to: combout
    Info (332098): Cell: r1|Mux11~2  from: datad  to: combout
    Info (332098): Cell: r1|Mux11~3  from: datac  to: combout
    Info (332098): Cell: r1|Mux11~3  from: datad  to: combout
    Info (332098): Cell: r1|Mux11~5  from: datad  to: combout
    Info (332098): Cell: r1|Mux11~6  from: datac  to: combout
    Info (332098): Cell: r1|Mux11~6  from: datad  to: combout
    Info (332098): Cell: r1|Mux12  from: datab  to: combout
    Info (332098): Cell: r1|Mux12  from: datad  to: combout
    Info (332098): Cell: r1|Mux12~0  from: dataa  to: combout
    Info (332098): Cell: r1|Mux12~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux12~1  from: dataa  to: combout
    Info (332098): Cell: r1|Mux12~1  from: datab  to: combout
    Info (332098): Cell: r1|Mux12~2  from: dataa  to: combout
    Info (332098): Cell: r1|Mux12~2  from: datad  to: combout
    Info (332098): Cell: r1|Mux13  from: dataa  to: combout
    Info (332098): Cell: r1|Mux13  from: datad  to: combout
    Info (332098): Cell: r1|Mux13~0  from: datab  to: combout
    Info (332098): Cell: r1|Mux13~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux13~1  from: dataa  to: combout
    Info (332098): Cell: r1|Mux13~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux13~2  from: datac  to: combout
    Info (332098): Cell: r1|Mux13~2  from: datad  to: combout
    Info (332098): Cell: r1|Mux14  from: datac  to: combout
    Info (332098): Cell: r1|Mux14  from: datad  to: combout
    Info (332098): Cell: r1|Mux14~0  from: datac  to: combout
    Info (332098): Cell: r1|Mux14~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux14~1  from: datab  to: combout
    Info (332098): Cell: r1|Mux14~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux14~2  from: dataa  to: combout
    Info (332098): Cell: r1|Mux14~2  from: datac  to: combout
    Info (332098): Cell: r1|Mux15  from: datab  to: combout
    Info (332098): Cell: r1|Mux15  from: datad  to: combout
    Info (332098): Cell: r1|Mux15~0  from: datac  to: combout
    Info (332098): Cell: r1|Mux15~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux15~1  from: dataa  to: combout
    Info (332098): Cell: r1|Mux15~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux15~2  from: datab  to: combout
    Info (332098): Cell: r1|Mux15~2  from: datac  to: combout
    Info (332098): Cell: r1|Mux16  from: dataa  to: combout
    Info (332098): Cell: r1|Mux16  from: datac  to: combout
    Info (332098): Cell: r1|Mux16~0  from: datab  to: combout
    Info (332098): Cell: r1|Mux16~0  from: datac  to: combout
    Info (332098): Cell: r1|Mux16~1  from: dataa  to: combout
    Info (332098): Cell: r1|Mux16~1  from: datac  to: combout
    Info (332098): Cell: r1|Mux16~3  from: datab  to: combout
    Info (332098): Cell: r1|Mux16~3  from: datac  to: combout
    Info (332098): Cell: r1|Mux17  from: datac  to: combout
    Info (332098): Cell: r1|Mux17  from: datad  to: combout
    Info (332098): Cell: r1|Mux17~0  from: datab  to: combout
    Info (332098): Cell: r1|Mux17~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux17~1  from: dataa  to: combout
    Info (332098): Cell: r1|Mux17~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux17~3  from: datab  to: combout
    Info (332098): Cell: r1|Mux17~3  from: datac  to: combout
    Info (332098): Cell: r1|Mux18  from: dataa  to: combout
    Info (332098): Cell: r1|Mux18  from: datad  to: combout
    Info (332098): Cell: r1|Mux18~0  from: datab  to: combout
    Info (332098): Cell: r1|Mux18~0  from: datac  to: combout
    Info (332098): Cell: r1|Mux18~1  from: dataa  to: combout
    Info (332098): Cell: r1|Mux18~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux18~3  from: datab  to: combout
    Info (332098): Cell: r1|Mux18~3  from: datac  to: combout
    Info (332098): Cell: r1|Mux19  from: datab  to: combout
    Info (332098): Cell: r1|Mux19  from: datad  to: combout
    Info (332098): Cell: r1|Mux19~0  from: dataa  to: combout
    Info (332098): Cell: r1|Mux19~0  from: datac  to: combout
    Info (332098): Cell: r1|Mux19~1  from: datac  to: combout
    Info (332098): Cell: r1|Mux19~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux19~3  from: datab  to: combout
    Info (332098): Cell: r1|Mux19~3  from: datac  to: combout
    Info (332098): Cell: r1|Mux1  from: dataa  to: combout
    Info (332098): Cell: r1|Mux1  from: datab  to: combout
    Info (332098): Cell: r1|Mux1~0  from: dataa  to: combout
    Info (332098): Cell: r1|Mux1~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux1~1  from: datab  to: combout
    Info (332098): Cell: r1|Mux1~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux1~2  from: datac  to: combout
    Info (332098): Cell: r1|Mux1~2  from: datad  to: combout
    Info (332098): Cell: r1|Mux20  from: dataa  to: combout
    Info (332098): Cell: r1|Mux20  from: datad  to: combout
    Info (332098): Cell: r1|Mux20~0  from: dataa  to: combout
    Info (332098): Cell: r1|Mux20~0  from: datab  to: combout
    Info (332098): Cell: r1|Mux20~1  from: dataa  to: combout
    Info (332098): Cell: r1|Mux20~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux20~3  from: dataa  to: combout
    Info (332098): Cell: r1|Mux20~3  from: datab  to: combout
    Info (332098): Cell: r1|Mux21  from: dataa  to: combout
    Info (332098): Cell: r1|Mux21  from: datad  to: combout
    Info (332098): Cell: r1|Mux21~0  from: dataa  to: combout
    Info (332098): Cell: r1|Mux21~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux21~1  from: dataa  to: combout
    Info (332098): Cell: r1|Mux21~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux21~3  from: dataa  to: combout
    Info (332098): Cell: r1|Mux21~3  from: datab  to: combout
    Info (332098): Cell: r1|Mux22  from: datab  to: combout
    Info (332098): Cell: r1|Mux22  from: datad  to: combout
    Info (332098): Cell: r1|Mux22~0  from: dataa  to: combout
    Info (332098): Cell: r1|Mux22~0  from: datab  to: combout
    Info (332098): Cell: r1|Mux22~1  from: datab  to: combout
    Info (332098): Cell: r1|Mux22~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux22~3  from: datab  to: combout
    Info (332098): Cell: r1|Mux22~3  from: datac  to: combout
    Info (332098): Cell: r1|Mux23  from: dataa  to: combout
    Info (332098): Cell: r1|Mux23  from: datad  to: combout
    Info (332098): Cell: r1|Mux23~0  from: dataa  to: combout
    Info (332098): Cell: r1|Mux23~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux23~1  from: datab  to: combout
    Info (332098): Cell: r1|Mux23~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux23~3  from: dataa  to: combout
    Info (332098): Cell: r1|Mux23~3  from: datad  to: combout
    Info (332098): Cell: r1|Mux24  from: dataa  to: combout
    Info (332098): Cell: r1|Mux24  from: datad  to: combout
    Info (332098): Cell: r1|Mux24~0  from: datab  to: combout
    Info (332098): Cell: r1|Mux24~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux24~1  from: datab  to: combout
    Info (332098): Cell: r1|Mux24~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux24~3  from: dataa  to: combout
    Info (332098): Cell: r1|Mux24~3  from: datad  to: combout
    Info (332098): Cell: r1|Mux25  from: datab  to: combout
    Info (332098): Cell: r1|Mux25  from: datad  to: combout
    Info (332098): Cell: r1|Mux25~0  from: datab  to: combout
    Info (332098): Cell: r1|Mux25~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux25~1  from: datab  to: combout
    Info (332098): Cell: r1|Mux25~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux25~3  from: datac  to: combout
    Info (332098): Cell: r1|Mux25~3  from: datad  to: combout
    Info (332098): Cell: r1|Mux26  from: datab  to: combout
    Info (332098): Cell: r1|Mux26  from: datad  to: combout
    Info (332098): Cell: r1|Mux26~0  from: dataa  to: combout
    Info (332098): Cell: r1|Mux26~0  from: datab  to: combout
    Info (332098): Cell: r1|Mux26~1  from: datab  to: combout
    Info (332098): Cell: r1|Mux26~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux26~3  from: datac  to: combout
    Info (332098): Cell: r1|Mux26~5  from: datab  to: combout
    Info (332098): Cell: r1|Mux26~5  from: datad  to: combout
    Info (332098): Cell: r1|Mux27  from: datab  to: combout
    Info (332098): Cell: r1|Mux27  from: datad  to: combout
    Info (332098): Cell: r1|Mux27~0  from: dataa  to: combout
    Info (332098): Cell: r1|Mux27~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux27~1  from: datab  to: combout
    Info (332098): Cell: r1|Mux27~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux27~3  from: datab  to: combout
    Info (332098): Cell: r1|Mux27~3  from: datac  to: combout
    Info (332098): Cell: r1|Mux28  from: datac  to: combout
    Info (332098): Cell: r1|Mux28  from: datad  to: combout
    Info (332098): Cell: r1|Mux28~0  from: dataa  to: combout
    Info (332098): Cell: r1|Mux28~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux28~1  from: dataa  to: combout
    Info (332098): Cell: r1|Mux28~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux28~3  from: dataa  to: combout
    Info (332098): Cell: r1|Mux28~3  from: datab  to: combout
    Info (332098): Cell: r1|Mux29  from: datac  to: combout
    Info (332098): Cell: r1|Mux29  from: datad  to: combout
    Info (332098): Cell: r1|Mux29~0  from: datab  to: combout
    Info (332098): Cell: r1|Mux29~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux29~1  from: dataa  to: combout
    Info (332098): Cell: r1|Mux29~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux29~3  from: dataa  to: combout
    Info (332098): Cell: r1|Mux29~3  from: datad  to: combout
    Info (332098): Cell: r1|Mux2  from: dataa  to: combout
    Info (332098): Cell: r1|Mux2  from: datab  to: combout
    Info (332098): Cell: r1|Mux2~0  from: dataa  to: combout
    Info (332098): Cell: r1|Mux2~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux2~1  from: datab  to: combout
    Info (332098): Cell: r1|Mux2~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux2~2  from: datab  to: combout
    Info (332098): Cell: r1|Mux2~2  from: datac  to: combout
    Info (332098): Cell: r1|Mux30  from: datac  to: combout
    Info (332098): Cell: r1|Mux30  from: datad  to: combout
    Info (332098): Cell: r1|Mux30~0  from: datac  to: combout
    Info (332098): Cell: r1|Mux30~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux30~1  from: datab  to: combout
    Info (332098): Cell: r1|Mux30~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux30~3  from: datac  to: combout
    Info (332098): Cell: r1|Mux30~3  from: datad  to: combout
    Info (332098): Cell: r1|Mux31  from: datab  to: combout
    Info (332098): Cell: r1|Mux31  from: datad  to: combout
    Info (332098): Cell: r1|Mux31~0  from: datab  to: combout
    Info (332098): Cell: r1|Mux31~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux31~1  from: dataa  to: combout
    Info (332098): Cell: r1|Mux31~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux31~3  from: dataa  to: combout
    Info (332098): Cell: r1|Mux31~3  from: datab  to: combout
    Info (332098): Cell: r1|Mux3  from: datab  to: combout
    Info (332098): Cell: r1|Mux3  from: datad  to: combout
    Info (332098): Cell: r1|Mux3~0  from: datac  to: combout
    Info (332098): Cell: r1|Mux3~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux3~1  from: datac  to: combout
    Info (332098): Cell: r1|Mux3~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux3~2  from: datab  to: combout
    Info (332098): Cell: r1|Mux3~2  from: datac  to: combout
    Info (332098): Cell: r1|Mux4  from: datac  to: combout
    Info (332098): Cell: r1|Mux4  from: datad  to: combout
    Info (332098): Cell: r1|Mux4~0  from: dataa  to: combout
    Info (332098): Cell: r1|Mux4~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux4~1  from: datab  to: combout
    Info (332098): Cell: r1|Mux4~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux4~2  from: datac  to: combout
    Info (332098): Cell: r1|Mux4~2  from: datad  to: combout
    Info (332098): Cell: r1|Mux5  from: dataa  to: combout
    Info (332098): Cell: r1|Mux5  from: datad  to: combout
    Info (332098): Cell: r1|Mux5~0  from: datab  to: combout
    Info (332098): Cell: r1|Mux5~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux5~1  from: datab  to: combout
    Info (332098): Cell: r1|Mux5~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux5~2  from: datab  to: combout
    Info (332098): Cell: r1|Mux5~2  from: datac  to: combout
    Info (332098): Cell: r1|Mux6  from: datac  to: combout
    Info (332098): Cell: r1|Mux6  from: datad  to: combout
    Info (332098): Cell: r1|Mux6~0  from: datac  to: combout
    Info (332098): Cell: r1|Mux6~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux6~1  from: dataa  to: combout
    Info (332098): Cell: r1|Mux6~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux6~2  from: datac  to: combout
    Info (332098): Cell: r1|Mux6~2  from: datad  to: combout
    Info (332098): Cell: r1|Mux7  from: dataa  to: combout
    Info (332098): Cell: r1|Mux7  from: datab  to: combout
    Info (332098): Cell: r1|Mux7~0  from: dataa  to: combout
    Info (332098): Cell: r1|Mux7~0  from: datab  to: combout
    Info (332098): Cell: r1|Mux7~1  from: datac  to: combout
    Info (332098): Cell: r1|Mux7~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux7~2  from: datab  to: combout
    Info (332098): Cell: r1|Mux7~2  from: datad  to: combout
    Info (332098): Cell: r1|Mux8  from: dataa  to: combout
    Info (332098): Cell: r1|Mux8  from: datad  to: combout
    Info (332098): Cell: r1|Mux8~0  from: datab  to: combout
    Info (332098): Cell: r1|Mux8~0  from: datad  to: combout
    Info (332098): Cell: r1|Mux8~1  from: dataa  to: combout
    Info (332098): Cell: r1|Mux8~1  from: datad  to: combout
    Info (332098): Cell: r1|Mux8~2  from: dataa  to: combout
    Info (332098): Cell: r1|Mux8~2  from: datac  to: combout
    Info (332098): Cell: r1|Mux9  from: dataa  to: combout
    Info (332098): Cell: r1|Mux9  from: datad  to: combout
    Info (332098): Cell: r1|Mux9~0  from: datab  to: combout
    Info (332098): Cell: r1|Mux9~0  from: datac  to: combout
    Info (332098): Cell: r1|Mux9~1  from: dataa  to: combout
    Info (332098): Cell: r1|Mux9~1  from: datab  to: combout
    Info (332098): Cell: r1|Mux9~2  from: dataa  to: combout
    Info (332098): Cell: r1|Mux9~2  from: datad  to: combout
    Info (332098): Cell: ula1|Add0~0  from: dataa  to: combout
    Info (332098): Cell: ula1|Add0~0  from: datab  to: combout
    Info (332098): Cell: ula1|Add0~10  from: cin  to: combout
    Info (332098): Cell: ula1|Add0~10  from: dataa  to: combout
    Info (332098): Cell: ula1|Add0~10  from: datab  to: combout
    Info (332098): Cell: ula1|Add0~12  from: cin  to: combout
    Info (332098): Cell: ula1|Add0~12  from: dataa  to: combout
    Info (332098): Cell: ula1|Add0~12  from: datab  to: combout
    Info (332098): Cell: ula1|Add0~14  from: cin  to: combout
    Info (332098): Cell: ula1|Add0~14  from: dataa  to: combout
    Info (332098): Cell: ula1|Add0~14  from: datab  to: combout
    Info (332098): Cell: ula1|Add0~16  from: cin  to: combout
    Info (332098): Cell: ula1|Add0~16  from: dataa  to: combout
    Info (332098): Cell: ula1|Add0~16  from: datab  to: combout
    Info (332098): Cell: ula1|Add0~18  from: cin  to: combout
    Info (332098): Cell: ula1|Add0~18  from: dataa  to: combout
    Info (332098): Cell: ula1|Add0~18  from: datab  to: combout
    Info (332098): Cell: ula1|Add0~20  from: cin  to: combout
    Info (332098): Cell: ula1|Add0~20  from: dataa  to: combout
    Info (332098): Cell: ula1|Add0~20  from: datab  to: combout
    Info (332098): Cell: ula1|Add0~22  from: cin  to: combout
    Info (332098): Cell: ula1|Add0~22  from: dataa  to: combout
    Info (332098): Cell: ula1|Add0~22  from: datab  to: combout
    Info (332098): Cell: ula1|Add0~24  from: cin  to: combout
    Info (332098): Cell: ula1|Add0~24  from: dataa  to: combout
    Info (332098): Cell: ula1|Add0~24  from: datab  to: combout
    Info (332098): Cell: ula1|Add0~26  from: cin  to: combout
    Info (332098): Cell: ula1|Add0~26  from: dataa  to: combout
    Info (332098): Cell: ula1|Add0~26  from: datab  to: combout
    Info (332098): Cell: ula1|Add0~28  from: cin  to: combout
    Info (332098): Cell: ula1|Add0~28  from: dataa  to: combout
    Info (332098): Cell: ula1|Add0~28  from: datab  to: combout
    Info (332098): Cell: ula1|Add0~2  from: cin  to: combout
    Info (332098): Cell: ula1|Add0~2  from: dataa  to: combout
    Info (332098): Cell: ula1|Add0~2  from: datab  to: combout
    Info (332098): Cell: ula1|Add0~30  from: cin  to: combout
    Info (332098): Cell: ula1|Add0~30  from: datab  to: combout
    Info (332098): Cell: ula1|Add0~30  from: datad  to: combout
    Info (332098): Cell: ula1|Add0~4  from: cin  to: combout
    Info (332098): Cell: ula1|Add0~4  from: dataa  to: combout
    Info (332098): Cell: ula1|Add0~4  from: datab  to: combout
    Info (332098): Cell: ula1|Add0~6  from: cin  to: combout
    Info (332098): Cell: ula1|Add0~6  from: dataa  to: combout
    Info (332098): Cell: ula1|Add0~6  from: datab  to: combout
    Info (332098): Cell: ula1|Add0~8  from: cin  to: combout
    Info (332098): Cell: ula1|Add0~8  from: dataa  to: combout
    Info (332098): Cell: ula1|Add0~8  from: datab  to: combout
    Info (332098): Cell: ula1|Add1~0  from: dataa  to: combout
    Info (332098): Cell: ula1|Add1~0  from: datab  to: combout
    Info (332098): Cell: ula1|Add1~10  from: cin  to: combout
    Info (332098): Cell: ula1|Add1~10  from: dataa  to: combout
    Info (332098): Cell: ula1|Add1~10  from: datab  to: combout
    Info (332098): Cell: ula1|Add1~12  from: cin  to: combout
    Info (332098): Cell: ula1|Add1~12  from: dataa  to: combout
    Info (332098): Cell: ula1|Add1~12  from: datab  to: combout
    Info (332098): Cell: ula1|Add1~14  from: cin  to: combout
    Info (332098): Cell: ula1|Add1~14  from: dataa  to: combout
    Info (332098): Cell: ula1|Add1~14  from: datab  to: combout
    Info (332098): Cell: ula1|Add1~16  from: cin  to: combout
    Info (332098): Cell: ula1|Add1~16  from: dataa  to: combout
    Info (332098): Cell: ula1|Add1~16  from: datab  to: combout
    Info (332098): Cell: ula1|Add1~18  from: cin  to: combout
    Info (332098): Cell: ula1|Add1~18  from: dataa  to: combout
    Info (332098): Cell: ula1|Add1~18  from: datab  to: combout
    Info (332098): Cell: ula1|Add1~20  from: cin  to: combout
    Info (332098): Cell: ula1|Add1~20  from: dataa  to: combout
    Info (332098): Cell: ula1|Add1~20  from: datab  to: combout
    Info (332098): Cell: ula1|Add1~22  from: cin  to: combout
    Info (332098): Cell: ula1|Add1~22  from: dataa  to: combout
    Info (332098): Cell: ula1|Add1~22  from: datab  to: combout
    Info (332098): Cell: ula1|Add1~24  from: cin  to: combout
    Info (332098): Cell: ula1|Add1~24  from: dataa  to: combout
    Info (332098): Cell: ula1|Add1~24  from: datab  to: combout
    Info (332098): Cell: ula1|Add1~26  from: cin  to: combout
    Info (332098): Cell: ula1|Add1~26  from: dataa  to: combout
    Info (332098): Cell: ula1|Add1~26  from: datab  to: combout
    Info (332098): Cell: ula1|Add1~28  from: cin  to: combout
    Info (332098): Cell: ula1|Add1~28  from: dataa  to: combout
    Info (332098): Cell: ula1|Add1~28  from: datab  to: combout
    Info (332098): Cell: ula1|Add1~2  from: cin  to: combout
    Info (332098): Cell: ula1|Add1~2  from: dataa  to: combout
    Info (332098): Cell: ula1|Add1~2  from: datab  to: combout
    Info (332098): Cell: ula1|Add1~30  from: cin  to: combout
    Info (332098): Cell: ula1|Add1~30  from: datab  to: combout
    Info (332098): Cell: ula1|Add1~30  from: datad  to: combout
    Info (332098): Cell: ula1|Add1~4  from: cin  to: combout
    Info (332098): Cell: ula1|Add1~4  from: dataa  to: combout
    Info (332098): Cell: ula1|Add1~4  from: datab  to: combout
    Info (332098): Cell: ula1|Add1~6  from: cin  to: combout
    Info (332098): Cell: ula1|Add1~6  from: dataa  to: combout
    Info (332098): Cell: ula1|Add1~6  from: datab  to: combout
    Info (332098): Cell: ula1|Add1~8  from: cin  to: combout
    Info (332098): Cell: ula1|Add1~8  from: dataa  to: combout
    Info (332098): Cell: ula1|Add1~8  from: datab  to: combout
    Info (332098): Cell: ula1|Mux10~2  from: datad  to: combout
    Info (332098): Cell: ula1|Mux11~3  from: datad  to: combout
    Info (332098): Cell: ula1|Mux12~6  from: dataa  to: combout
    Info (332098): Cell: ula1|Mux13  from: dataa  to: combout
    Info (332098): Cell: ula1|Mux13~1  from: datac  to: combout
    Info (332098): Cell: ula1|Mux13~4  from: dataa  to: combout
    Info (332098): Cell: ula1|Mux14  from: datad  to: combout
    Info (332098): Cell: ula1|Mux14~3  from: dataa  to: combout
    Info (332098): Cell: ula1|Mux14~7  from: datab  to: combout
    Info (332098): Cell: ula1|Mux15~4  from: dataa  to: combout
    Info (332098): Cell: ula1|Mux15~4  from: datab  to: combout
    Info (332098): Cell: ula1|Mux1~2  from: dataa  to: combout
    Info (332098): Cell: ula1|Mux1~7  from: datad  to: combout
    Info (332098): Cell: ula1|Mux2~1  from: datac  to: combout
    Info (332098): Cell: ula1|Mux2~3  from: datab  to: combout
    Info (332098): Cell: ula1|Mux3  from: datad  to: combout
    Info (332098): Cell: ula1|Mux3~1  from: dataa  to: combout
    Info (332098): Cell: ula1|Mux3~4  from: dataa  to: combout
    Info (332098): Cell: ula1|Mux4  from: datad  to: combout
    Info (332098): Cell: ula1|Mux4~10  from: datab  to: combout
    Info (332098): Cell: ula1|Mux4~7  from: datab  to: combout
    Info (332098): Cell: ula1|Mux5~5  from: datad  to: combout
    Info (332098): Cell: ula1|Mux6~2  from: datad  to: combout
    Info (332098): Cell: ula1|Mux7~2  from: datad  to: combout
    Info (332098): Cell: ula1|Mux8~6  from: datad  to: combout
    Info (332098): Cell: ula1|Mux9~3  from: dataa  to: combout
    Info (332098): Cell: ula1|ShiftLeft0~18  from: datad  to: combout
    Info (332098): Cell: ula1|ShiftLeft0~9  from: datac  to: combout
    Info (332098): Cell: ula1|ShiftRight0~24  from: datad  to: combout
    Info (332098): Cell: ula1|ShiftRight0~26  from: dataa  to: combout
    Info (332098): Cell: ula1|ULAResult[10]~37  from: dataa  to: combout
    Info (332098): Cell: ula1|ULAResult[11]~41  from: datab  to: combout
    Info (332098): Cell: ula1|ULAResult[6]~12  from: datac  to: combout
    Info (332098): Cell: ula1|ULAResult[7]~20  from: datab  to: combout
    Info (332098): Cell: ula1|ULAResult[8]~29  from: datab  to: combout
    Info (332098): Cell: ula1|ULAResult[9]~33  from: datab  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.651
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.651     -6061.424 CLOCK_50 
    Info (332119):    -7.350      -834.035 SW[17] 
    Info (332119):    -2.372       -12.231 RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -6.869
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.869       -55.355 RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.405        -1.743 SW[17] 
    Info (332119):     0.215         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -5.083
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.083     -2704.924 RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -2.000     -3939.916 CLOCK_50 
    Info (332119):    -1.222      -128.222 SW[17] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4560 megabytes
    Info: Processing ended: Thu Feb 09 09:57:43 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


