# SPDX-License-Identifier: GPL-2.0
%YAML 1.2
---
$id: http://devicetree.org/schemas/net/axis,artpec6-eqos.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Axis ARTPEC-6 Ethernet QoS

maintainers:
  - Rob Herring <robh+dt@kernel.org>

description: This binding describes the instantiation of the DWC EQoS
  IP in the Axis ARTPEC-6 SoC.

properties:
  compatible:
    items:
      - const: axis,artpec6-eqos
      - const: snps,dwc-qos-ethernet-4.10

  reg:
    maxItems: 1

  clocks:
    items:
      - description: The EQOS transmit path clock. The HW signal name is
          clk_tx_i. In some configurations (e.g. GMII/RGMII), this clock
          also drives the PHY TX path. In other configurations, other
          clocks (such as tx_125, rmii) may drive the PHY TX path.
      - description: The CPU/slave-bus (CSR) interface clock. This
          applies to any bus type; APB, AHB, AXI, etc. The HW signal
          name is hclk_i (AHB) or clk_csr_i (other buses).
      - description: The master bus interface clock. Only required in
          configurations that use a separate clock for the master and
          slave bus interfaces. The HW signal name is hclk_i (AHB) or
          aclk_i (AXI).
      - description: The PTP reference clock. The HW signal name is
          clk_ptp_ref_i.

  clock-names:
    items:
      - const: tx
      - const: slave_bus
      - const: master_bus
      - const: ptp_ref

allOf:
  - $ref: snps,dwc-qos-ethernet.yaml#
