set a(0-368) {NAME asn(acc#4(0))#1 TYPE ASSIGN PAR 0-367 XREFS 20087 LOC {0 0.9999999249999982 0 0.9999999249999982 0 0.9999999249999982 0 0.9999999249999982} PREDS {{772 0 0-371 {}}} SUCCS {{258 0 0-371 {}}} CYCLES {}}
set a(0-369) {NAME asn(green_xy(0))#1 TYPE ASSIGN PAR 0-367 XREFS 20088 LOC {0 0.9999999249999982 0 0.9999999249999982 0 0.9999999249999982 0 0.9999999249999982} PREDS {{772 0 0-371 {}}} SUCCS {{258 0 0-371 {}}} CYCLES {}}
set a(0-370) {NAME asn(green_xy(1))#1 TYPE ASSIGN PAR 0-367 XREFS 20089 LOC {0 0.9999999249999982 0 0.9999999249999982 0 0.9999999249999982 0 0.9999999249999982} PREDS {{772 0 0-371 {}}} SUCCS {{259 0 0-371 {}}} CYCLES {}}
set a(0-372) {NAME aif#21:aif:asn(land#3.sva#1) TYPE ASSIGN PAR 0-371 XREFS 20090 LOC {0 0.9999999249999982 3 0.9999999249999982 3 0.9999999249999982 3 0.9999999249999982} PREDS {} SUCCS {{258 0 0-567 {}}} CYCLES {}}
set a(0-373) {NAME green_xy:asn(green_xy(1).sva#2) TYPE ASSIGN PAR 0-371 XREFS 20091 LOC {0 0.9999999249999982 2 0.881597797039945 2 0.881597797039945 3 0.44619023615475595} PREDS {} SUCCS {{258 0 0-544 {}}} CYCLES {}}
set a(0-374) {NAME green_xy:asn(green_xy(0).sva#2) TYPE ASSIGN PAR 0-371 XREFS 20092 LOC {0 0.9999999249999982 2 0.44619023615475595 2 0.44619023615475595 2 0.9308181232704532} PREDS {} SUCCS {{258 0 0-538 {}}} CYCLES {}}
set a(0-375) {NAME acc:asn(acc#4(0).sva#2) TYPE ASSIGN PAR 0-371 XREFS 20093 LOC {0 0.9999999249999982 2 0.3770084344252109 2 0.3770084344252109 2 0.8616363215409081} PREDS {} SUCCS {{258 0 0-504 {}}} CYCLES {}}
set a(0-376) {NAME aif#5:aif:aif:asn(aif#5:land.sva#1) TYPE ASSIGN PAR 0-371 XREFS 20094 LOC {0 0.9999999249999982 2 0.24743258118581454 2 0.24743258118581454 2 0.7320604683015117} PREDS {} SUCCS {{258 0 0-501 {}}} CYCLES {}}
set a(0-377) {NAME aif#1:aif:aif:asn(aif#1:land.sva#1) TYPE ASSIGN PAR 0-371 XREFS 20095 LOC {0 0.9999999249999982 1 0.8255133206378331 1 0.8255133206378331 2 0.3260232831505821} PREDS {} SUCCS {{258 0 0-486 {}}} CYCLES {}}
set a(0-378) {NAME aif:aif:asn(land#2.sva#1) TYPE ASSIGN PAR 0-371 XREFS 20096 LOC {0 0.9999999249999982 1 0.4329424608235616 1 0.4329424608235616 1 0.7819156695478917} PREDS {} SUCCS {{258 0 0-472 {}}} CYCLES {}}
set a(0-379) {NAME asn#106 TYPE {I/O_READ SIGNAL} PAR 0-371 XREFS 20097 LOC {1 0.0 1 0.25562625639065645 1 0.25562625639065645 1 0.8546660463666512} PREDS {} SUCCS {{259 0 0-380 {}}} CYCLES {}}
set a(0-380) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-371 XREFS 20098 LOC {1 0.0 1 0.25562625639065645 1 0.25562625639065645 1 0.8546660463666512} PREDS {{259 0 0-379 {}}} SUCCS {{259 0 0-381 {}}} CYCLES {}}
set a(0-381) {NAME if:conc#3 TYPE CONCATENATE PAR 0-371 XREFS 20099 LOC {1 0.0 1 0.25562625639065645 1 0.25562625639065645 1 0.8546660463666512} PREDS {{259 0 0-380 {}}} SUCCS {{258 0 0-392 {}}} CYCLES {}}
set a(0-382) {NAME asn#107 TYPE {I/O_READ SIGNAL} PAR 0-371 XREFS 20100 LOC {1 0.0 1 0.0955850273896257 1 0.0955850273896257 1 0.6946248173656204} PREDS {} SUCCS {{259 0 0-383 {}}} CYCLES {}}
set a(0-383) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-371 XREFS 20101 LOC {1 0.0 1 0.0955850273896257 1 0.0955850273896257 1 0.6946248173656204} PREDS {{259 0 0-382 {}}} SUCCS {{259 0 0-384 {}}} CYCLES {}}
set a(0-384) {NAME if:conc#4 TYPE CONCATENATE PAR 0-371 XREFS 20102 LOC {1 0.0 1 0.0955850273896257 1 0.0955850273896257 1 0.6946248173656204} PREDS {{259 0 0-383 {}}} SUCCS {{258 0 0-390 {}}} CYCLES {}}
set a(0-385) {NAME asn#108 TYPE {I/O_READ SIGNAL} PAR 0-371 XREFS 20103 LOC {1 0.0 1 0.0955850273896257 1 0.0955850273896257 1 0.6946248173656204} PREDS {} SUCCS {{259 0 0-386 {}}} CYCLES {}}
set a(0-386) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-371 XREFS 20104 LOC {1 0.0 1 0.0955850273896257 1 0.0955850273896257 1 0.6946248173656204} PREDS {{259 0 0-385 {}}} SUCCS {{258 0 0-389 {}}} CYCLES {}}
set a(0-387) {NAME asn#109 TYPE {I/O_READ SIGNAL} PAR 0-371 XREFS 20105 LOC {1 0.0 1 0.0955850273896257 1 0.0955850273896257 1 0.6946248173656204} PREDS {} SUCCS {{259 0 0-388 {}}} CYCLES {}}
set a(0-388) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-371 XREFS 20106 LOC {1 0.0 1 0.0955850273896257 1 0.0955850273896257 1 0.6946248173656204} PREDS {{259 0 0-387 {}}} SUCCS {{259 0 0-389 {}}} CYCLES {}}
set a(0-389) {NAME if:conc#5 TYPE CONCATENATE PAR 0-371 XREFS 20107 LOC {1 0.0 1 0.0955850273896257 1 0.0955850273896257 1 0.6946248173656204} PREDS {{258 0 0-386 {}} {259 0 0-388 {}}} SUCCS {{259 0 0-390 {}}} CYCLES {}}
set a(0-390) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 1 NAME if:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-371 XREFS 20108 LOC {1 0.0 1 0.0955850273896257 1 0.0955850273896257 1 0.2556260919275038 1 0.8546658819034985} PREDS {{258 0 0-384 {}} {259 0 0-389 {}}} SUCCS {{259 0 0-391 {}}} CYCLES {}}
set a(0-391) {NAME if:slc TYPE READSLICE PAR 0-371 XREFS 20109 LOC {1 0.16004122900103074 1 0.25562625639065645 1 0.25562625639065645 1 0.8546660463666512} PREDS {{259 0 0-390 {}}} SUCCS {{259 0 0-392 {}}} CYCLES {}}
set a(0-392) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 3 NAME if:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-371 XREFS 20110 LOC {1 0.16004122900103074 1 0.25562625639065645 1 0.25562625639065645 1 0.4009600135148086 1 0.9999998034908033} PREDS {{258 0 0-381 {}} {259 0 0-391 {}}} SUCCS {{258 0 0-407 {}}} CYCLES {}}
set a(0-393) {NAME asn#110 TYPE {I/O_READ SIGNAL} PAR 0-371 XREFS 20111 LOC {1 0.0 1 0.22516088062902204 1 0.22516088062902204 1 0.8242006706050169} PREDS {} SUCCS {{259 0 0-394 {}}} CYCLES {}}
set a(0-394) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-371 XREFS 20112 LOC {1 0.0 1 0.22516088062902204 1 0.22516088062902204 1 0.8242006706050169} PREDS {{259 0 0-393 {}}} SUCCS {{259 0 0-395 {}}} CYCLES {}}
set a(0-395) {NAME if:not#1 TYPE NOT PAR 0-371 XREFS 20113 LOC {1 0.0 1 0.22516088062902204 1 0.22516088062902204 1 0.8242006706050169} PREDS {{259 0 0-394 {}}} SUCCS {{259 0 0-396 {}}} CYCLES {}}
set a(0-396) {NAME if:conc#6 TYPE CONCATENATE PAR 0-371 XREFS 20114 LOC {1 0.0 1 0.22516088062902204 1 0.22516088062902204 1 0.8242006706050169} PREDS {{259 0 0-395 {}}} SUCCS {{259 0 0-397 {}}} CYCLES {}}
set a(0-397) {NAME if:conc TYPE CONCATENATE PAR 0-371 XREFS 20115 LOC {1 0.0 1 0.22516088062902204 1 0.22516088062902204 1 0.8242006706050169} PREDS {{259 0 0-396 {}}} SUCCS {{258 0 0-405 {}}} CYCLES {}}
set a(0-398) {NAME asn#111 TYPE {I/O_READ SIGNAL} PAR 0-371 XREFS 20116 LOC {1 0.0 1 0.22516088062902204 1 0.22516088062902204 1 0.8242006706050169} PREDS {} SUCCS {{259 0 0-399 {}}} CYCLES {}}
set a(0-399) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-371 XREFS 20117 LOC {1 0.0 1 0.22516088062902204 1 0.22516088062902204 1 0.8242006706050169} PREDS {{259 0 0-398 {}}} SUCCS {{259 0 0-400 {}}} CYCLES {}}
set a(0-400) {NAME if:not#2 TYPE NOT PAR 0-371 XREFS 20118 LOC {1 0.0 1 0.22516088062902204 1 0.22516088062902204 1 0.8242006706050169} PREDS {{259 0 0-399 {}}} SUCCS {{259 0 0-401 {}}} CYCLES {}}
set a(0-401) {NAME if:conc#1 TYPE CONCATENATE PAR 0-371 XREFS 20119 LOC {1 0.0 1 0.22516088062902204 1 0.22516088062902204 1 0.8242006706050169} PREDS {{259 0 0-400 {}}} SUCCS {{258 0 0-404 {}}} CYCLES {}}
set a(0-402) {NAME asn#112 TYPE {I/O_READ SIGNAL} PAR 0-371 XREFS 20120 LOC {1 0.0 1 0.22516088062902204 1 0.22516088062902204 1 0.8242006706050169} PREDS {} SUCCS {{259 0 0-403 {}}} CYCLES {}}
set a(0-403) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-371 XREFS 20121 LOC {1 0.0 1 0.22516088062902204 1 0.22516088062902204 1 0.8242006706050169} PREDS {{259 0 0-402 {}}} SUCCS {{259 0 0-404 {}}} CYCLES {}}
set a(0-404) {NAME if:conc#7 TYPE CONCATENATE PAR 0-371 XREFS 20122 LOC {1 0.0 1 0.22516088062902204 1 0.22516088062902204 1 0.8242006706050169} PREDS {{258 0 0-401 {}} {259 0 0-403 {}}} SUCCS {{259 0 0-405 {}}} CYCLES {}}
set a(0-405) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-371 XREFS 20123 LOC {1 0.0 1 0.22516088062902204 1 0.22516088062902204 1 0.4009600135148086 1 0.9999998034908034} PREDS {{258 0 0-397 {}} {259 0 0-404 {}}} SUCCS {{259 0 0-406 {}}} CYCLES {}}
set a(0-406) {NAME if:slc#1 TYPE READSLICE PAR 0-371 XREFS 20124 LOC {1 0.17579925439498137 1 0.4009601350240034 1 0.4009601350240034 2 0.13302067832551698} PREDS {{259 0 0-405 {}}} SUCCS {{259 0 0-407 {}}} CYCLES {}}
set a(0-407) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 3 NAME acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-371 XREFS 20125 LOC {1 0.30537510763437775 1 0.4009601350240034 1 0.4009601350240034 1 0.5462938921481555 2 0.2783544354496691} PREDS {{258 0 0-392 {}} {259 0 0-406 {}}} SUCCS {{259 0 0-408 {}} {258 0 0-412 {}} {258 0 0-413 {}} {258 0 0-417 {}}} CYCLES {}}
set a(0-408) {NAME if:slc(acc.imod)#3 TYPE READSLICE PAR 0-371 XREFS 20126 LOC {1 0.4507089862677247 1 0.5462940136573503 1 0.5462940136573503 2 0.27835455695886396} PREDS {{259 0 0-407 {}}} SUCCS {{259 0 0-409 {}}} CYCLES {}}
set a(0-409) {NAME if:not#3 TYPE NOT PAR 0-371 XREFS 20127 LOC {1 0.4507089862677247 1 0.5462940136573503 1 0.5462940136573503 2 0.27835455695886396} PREDS {{259 0 0-408 {}}} SUCCS {{259 0 0-410 {}}} CYCLES {}}
set a(0-410) {NAME if:conc#2 TYPE CONCATENATE PAR 0-371 XREFS 20128 LOC {1 0.4507089862677247 1 0.5462940136573503 1 0.5462940136573503 2 0.27835455695886396} PREDS {{259 0 0-409 {}}} SUCCS {{259 0 0-411 {}}} CYCLES {}}
set a(0-411) {NAME if:conc#9 TYPE CONCATENATE PAR 0-371 XREFS 20129 LOC {1 0.4507089862677247 1 0.5462940136573503 1 0.5462940136573503 2 0.27835455695886396} PREDS {{259 0 0-410 {}}} SUCCS {{258 0 0-415 {}}} CYCLES {}}
set a(0-412) {NAME if:slc(acc.imod)#1 TYPE READSLICE PAR 0-371 XREFS 20130 LOC {1 0.4507089862677247 1 0.5462940136573503 1 0.5462940136573503 2 0.27835455695886396} PREDS {{258 0 0-407 {}}} SUCCS {{258 0 0-414 {}}} CYCLES {}}
set a(0-413) {NAME if:slc(acc.imod) TYPE READSLICE PAR 0-371 XREFS 20131 LOC {1 0.4507089862677247 1 0.5462940136573503 1 0.5462940136573503 2 0.27835455695886396} PREDS {{258 0 0-407 {}}} SUCCS {{259 0 0-414 {}}} CYCLES {}}
set a(0-414) {NAME if:conc#10 TYPE CONCATENATE PAR 0-371 XREFS 20132 LOC {1 0.4507089862677247 1 0.5462940136573503 1 0.5462940136573503 2 0.27835455695886396} PREDS {{258 0 0-412 {}} {259 0 0-413 {}}} SUCCS {{259 0 0-415 {}}} CYCLES {}}
set a(0-415) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 3 NAME if:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-371 XREFS 20133 LOC {1 0.4507089862677247 1 0.5462940136573503 1 0.5462940136573503 1 0.6916277707815024 2 0.4236883140830161} PREDS {{258 0 0-411 {}} {259 0 0-414 {}}} SUCCS {{259 0 0-416 {}}} CYCLES {}}
set a(0-416) {NAME if:slc#2 TYPE READSLICE PAR 0-371 XREFS 20134 LOC {1 0.5960428649010717 1 0.6916278922906974 1 0.6916278922906974 2 0.4236884355922109} PREDS {{259 0 0-415 {}}} SUCCS {{258 0 0-419 {}}} CYCLES {}}
set a(0-417) {NAME if:slc(acc.imod)#2 TYPE READSLICE PAR 0-371 XREFS 20135 LOC {1 0.4507089862677247 1 0.5462940136573503 1 0.5462940136573503 2 0.4236884355922109} PREDS {{258 0 0-407 {}}} SUCCS {{259 0 0-418 {}}} CYCLES {}}
set a(0-418) {NAME if:conc#8 TYPE CONCATENATE PAR 0-371 XREFS 20136 LOC {1 0.4507089862677247 1 0.6916278922906974 1 0.6916278922906974 2 0.4236884355922109} PREDS {{259 0 0-417 {}}} SUCCS {{259 0 0-419 {}}} CYCLES {}}
set a(0-419) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,1,5) AREA_SCORE 5.00 QUANTITY 4 NAME if:acc#1 TYPE ACCU DELAY {0.69 ns} LIBRARY_DELAY {0.69 ns} PAR 0-371 XREFS 20137 LOC {1 0.5960428649010717 1 0.6916278922906974 1 0.6916278922906974 1 0.8212035810669411 2 0.5532641243684546} PREDS {{258 0 0-416 {}} {259 0 0-418 {}}} SUCCS {{259 0 0-420 {}} {258 0 0-423 {}}} CYCLES {}}
set a(0-420) {NAME slc(exs.imod) TYPE READSLICE PAR 0-371 XREFS 20138 LOC {1 0.7256187181404681 1 0.8212037455300937 1 0.8212037455300937 2 0.5532642888316073} PREDS {{259 0 0-419 {}}} SUCCS {{259 0 0-421 {}}} CYCLES {}}
set a(0-421) {NAME if:not TYPE NOT PAR 0-371 XREFS 20139 LOC {1 0.7256187181404681 1 0.8212037455300937 1 0.8212037455300937 2 0.5532642888316073} PREDS {{259 0 0-420 {}}} SUCCS {{259 0 0-422 {}}} CYCLES {}}
set a(0-422) {NAME if:xor TYPE XOR PAR 0-371 XREFS 20140 LOC {1 0.7256187181404681 1 0.8212037455300937 1 0.8212037455300937 2 0.5532642888316073} PREDS {{259 0 0-421 {}}} SUCCS {{259 0 0-423 {}}} CYCLES {}}
set a(0-423) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,1,5) AREA_SCORE 5.00 QUANTITY 4 NAME if:acc TYPE ACCU DELAY {0.69 ns} LIBRARY_DELAY {0.69 ns} PAR 0-371 XREFS 20141 LOC {1 0.7256187181404681 1 0.8212037455300937 1 0.8212037455300937 1 0.9507794343063374 2 0.682839977607851} PREDS {{258 0 0-419 {}} {259 0 0-422 {}}} SUCCS {{258 0 0-425 {}} {258 0 0-426 {}} {258 0 0-427 {}} {258 0 0-428 {}}} CYCLES {}}
set a(0-424) {NAME asn#113 TYPE ASSIGN PAR 0-371 XREFS 20142 LOC {1 0.43030823575770594 1 0.9507795987694899 1 0.9507795987694899 2 0.6828401420710035} PREDS {{262 0 0-571 {}}} SUCCS {{258 0 0-431 {}} {256 0 0-571 {}}} CYCLES {}}
set a(0-425) {NAME slc(if:acc.svs) TYPE READSLICE PAR 0-371 XREFS 20143 LOC {1 0.8551945713798643 1 0.9507795987694899 1 0.9507795987694899 2 0.6828401420710035} PREDS {{258 0 0-423 {}}} SUCCS {{258 0 0-429 {}}} CYCLES {}}
set a(0-426) {NAME slc(if:acc.svs)#1 TYPE READSLICE PAR 0-371 XREFS 20144 LOC {1 0.8551945713798643 1 0.9507795987694899 1 0.9507795987694899 2 0.6828401420710035} PREDS {{258 0 0-423 {}}} SUCCS {{258 0 0-429 {}}} CYCLES {}}
set a(0-427) {NAME slc(if:acc.svs)#2 TYPE READSLICE PAR 0-371 XREFS 20145 LOC {1 0.8551945713798643 1 0.9507795987694899 1 0.9507795987694899 2 0.6828401420710035} PREDS {{258 0 0-423 {}}} SUCCS {{258 0 0-429 {}}} CYCLES {}}
set a(0-428) {NAME slc(if:acc.svs)#3 TYPE READSLICE PAR 0-371 XREFS 20146 LOC {1 0.8551945713798643 1 0.9507795987694899 1 0.9507795987694899 2 0.6828401420710035} PREDS {{258 0 0-423 {}}} SUCCS {{259 0 0-429 {}}} CYCLES {}}
set a(0-429) {NAME or TYPE OR PAR 0-371 XREFS 20147 LOC {1 0.8551945713798643 1 0.9507795987694899 1 0.9507795987694899 2 0.6828401420710035} PREDS {{258 0 0-427 {}} {258 0 0-426 {}} {258 0 0-425 {}} {259 0 0-428 {}}} SUCCS {{259 0 0-430 {}}} CYCLES {}}
set a(0-430) {NAME exs TYPE SIGNEXTEND PAR 0-371 XREFS 20148 LOC {1 0.8551945713798643 1 0.9507795987694899 1 0.9507795987694899 2 0.6828401420710035} PREDS {{259 0 0-429 {}}} SUCCS {{259 0 0-431 {}}} CYCLES {}}
set a(0-431) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 1 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-371 XREFS 20149 LOC {1 0.8551945713798643 1 0.9507795987694899 1 0.9507795987694899 1 0.9999997937915566 2 0.7320603370930702} PREDS {{258 0 0-424 {}} {259 0 0-430 {}}} SUCCS {{258 0 0-503 {}} {258 0 0-504 {}}} CYCLES {}}
set a(0-432) {NAME asn#114 TYPE {I/O_READ SIGNAL} PAR 0-371 XREFS 20150 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 2 0.881597797039945} PREDS {} SUCCS {{259 0 0-433 {}}} CYCLES {}}
set a(0-433) {NAME slc(vga_xy#1)#13 TYPE READSLICE PAR 0-371 XREFS 20151 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 2 0.881597797039945} PREDS {{259 0 0-432 {}}} SUCCS {{258 0 0-452 {}}} CYCLES {}}
set a(0-434) {NAME asn#115 TYPE {I/O_READ SIGNAL} PAR 0-371 XREFS 20152 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 2 0.881597797039945} PREDS {} SUCCS {{259 0 0-435 {}}} CYCLES {}}
set a(0-435) {NAME slc(vga_xy#1)#14 TYPE READSLICE PAR 0-371 XREFS 20153 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 2 0.881597797039945} PREDS {{259 0 0-434 {}}} SUCCS {{258 0 0-452 {}}} CYCLES {}}
set a(0-436) {NAME asn#116 TYPE {I/O_READ SIGNAL} PAR 0-371 XREFS 20154 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 2 0.881597797039945} PREDS {} SUCCS {{259 0 0-437 {}}} CYCLES {}}
set a(0-437) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-371 XREFS 20155 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 2 0.881597797039945} PREDS {{259 0 0-436 {}}} SUCCS {{258 0 0-452 {}}} CYCLES {}}
set a(0-438) {NAME asn#117 TYPE {I/O_READ SIGNAL} PAR 0-371 XREFS 20156 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 2 0.881597797039945} PREDS {} SUCCS {{259 0 0-439 {}}} CYCLES {}}
set a(0-439) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-371 XREFS 20157 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 2 0.881597797039945} PREDS {{259 0 0-438 {}}} SUCCS {{258 0 0-452 {}}} CYCLES {}}
set a(0-440) {NAME asn#118 TYPE {I/O_READ SIGNAL} PAR 0-371 XREFS 20158 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 2 0.881597797039945} PREDS {} SUCCS {{259 0 0-441 {}}} CYCLES {}}
set a(0-441) {NAME slc(vga_xy#1)#17 TYPE READSLICE PAR 0-371 XREFS 20159 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 2 0.881597797039945} PREDS {{259 0 0-440 {}}} SUCCS {{258 0 0-452 {}}} CYCLES {}}
set a(0-442) {NAME asn#119 TYPE {I/O_READ SIGNAL} PAR 0-371 XREFS 20160 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 2 0.881597797039945} PREDS {} SUCCS {{259 0 0-443 {}}} CYCLES {}}
set a(0-443) {NAME slc(vga_xy#1)#18 TYPE READSLICE PAR 0-371 XREFS 20161 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 2 0.881597797039945} PREDS {{259 0 0-442 {}}} SUCCS {{258 0 0-452 {}}} CYCLES {}}
set a(0-444) {NAME asn#120 TYPE {I/O_READ SIGNAL} PAR 0-371 XREFS 20162 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 2 0.881597797039945} PREDS {} SUCCS {{259 0 0-445 {}}} CYCLES {}}
set a(0-445) {NAME slc(vga_xy#1)#19 TYPE READSLICE PAR 0-371 XREFS 20163 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 2 0.881597797039945} PREDS {{259 0 0-444 {}}} SUCCS {{258 0 0-452 {}}} CYCLES {}}
set a(0-446) {NAME asn#121 TYPE {I/O_READ SIGNAL} PAR 0-371 XREFS 20164 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 2 0.881597797039945} PREDS {} SUCCS {{259 0 0-447 {}}} CYCLES {}}
set a(0-447) {NAME slc(vga_xy#1)#20 TYPE READSLICE PAR 0-371 XREFS 20165 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 2 0.881597797039945} PREDS {{259 0 0-446 {}}} SUCCS {{258 0 0-452 {}}} CYCLES {}}
set a(0-448) {NAME asn#122 TYPE {I/O_READ SIGNAL} PAR 0-371 XREFS 20166 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 2 0.881597797039945} PREDS {} SUCCS {{259 0 0-449 {}}} CYCLES {}}
set a(0-449) {NAME slc(vga_xy#1)#21 TYPE READSLICE PAR 0-371 XREFS 20167 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 2 0.881597797039945} PREDS {{259 0 0-448 {}}} SUCCS {{258 0 0-452 {}}} CYCLES {}}
set a(0-450) {NAME asn#123 TYPE {I/O_READ SIGNAL} PAR 0-371 XREFS 20168 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 2 0.881597797039945} PREDS {} SUCCS {{259 0 0-451 {}}} CYCLES {}}
set a(0-451) {NAME slc(vga_xy#1)#22 TYPE READSLICE PAR 0-371 XREFS 20169 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 2 0.881597797039945} PREDS {{259 0 0-450 {}}} SUCCS {{259 0 0-452 {}}} CYCLES {}}
set a(0-452) {NAME or#3 TYPE OR PAR 0-371 XREFS 20170 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 2 0.881597797039945} PREDS {{258 0 0-449 {}} {258 0 0-447 {}} {258 0 0-445 {}} {258 0 0-443 {}} {258 0 0-441 {}} {258 0 0-439 {}} {258 0 0-437 {}} {258 0 0-435 {}} {258 0 0-433 {}} {259 0 0-451 {}}} SUCCS {{258 0 0-454 {}} {258 0 0-457 {}}} CYCLES {}}
set a(0-453) {NAME asn#124 TYPE ASSIGN PAR 0-371 XREFS 20171 LOC {1 0.49949003748725096 1 0.9507795987694899 1 0.9507795987694899 2 0.881597797039945} PREDS {{262 0 0-572 {}}} SUCCS {{258 0 0-455 {}} {256 0 0-572 {}}} CYCLES {}}
set a(0-454) {NAME exs#3 TYPE SIGNEXTEND PAR 0-371 XREFS 20172 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 2 0.881597797039945} PREDS {{258 0 0-452 {}}} SUCCS {{259 0 0-455 {}}} CYCLES {}}
set a(0-455) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 2 NAME and#1 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-371 XREFS 20173 LOC {1 0.49949003748725096 1 0.9507795987694899 1 0.9507795987694899 1 0.9999997937915566 2 0.9308179920620117} PREDS {{258 0 0-453 {}} {259 0 0-454 {}}} SUCCS {{258 0 0-517 {}} {258 0 0-518 {}} {258 0 0-519 {}} {258 0 0-520 {}} {258 0 0-521 {}} {258 0 0-522 {}} {258 0 0-523 {}} {258 0 0-524 {}} {258 0 0-525 {}} {258 0 0-526 {}} {258 0 0-538 {}}} CYCLES {}}
set a(0-456) {NAME asn#125 TYPE ASSIGN PAR 0-371 XREFS 20174 LOC {1 0.49949003748725096 1 0.9507795987694899 1 0.9507795987694899 2 0.881597797039945} PREDS {{262 0 0-573 {}}} SUCCS {{258 0 0-458 {}} {256 0 0-573 {}}} CYCLES {}}
set a(0-457) {NAME exs#4 TYPE SIGNEXTEND PAR 0-371 XREFS 20175 LOC {1 0.0 1 0.9507795987694899 1 0.9507795987694899 2 0.881597797039945} PREDS {{258 0 0-452 {}}} SUCCS {{259 0 0-458 {}}} CYCLES {}}
set a(0-458) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 2 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-371 XREFS 20176 LOC {1 0.49949003748725096 1 0.9507795987694899 1 0.9507795987694899 1 0.9999997937915566 2 0.9308179920620117} PREDS {{258 0 0-456 {}} {259 0 0-457 {}}} SUCCS {{258 0 0-507 {}} {258 0 0-508 {}} {258 0 0-509 {}} {258 0 0-510 {}} {258 0 0-511 {}} {258 0 0-512 {}} {258 0 0-513 {}} {258 0 0-514 {}} {258 0 0-515 {}} {258 0 0-516 {}} {258 0 0-544 {}}} CYCLES {}}
set a(0-459) {NAME asn#126 TYPE {I/O_READ SIGNAL} PAR 0-371 XREFS 20177 LOC {1 0.0 1 0.08528235213205881 1 0.08528235213205881 1 0.43425556085638906} PREDS {} SUCCS {{259 0 0-460 {}}} CYCLES {}}
set a(0-460) {NAME slc(vin)#3 TYPE READSLICE PAR 0-371 XREFS 20178 LOC {1 0.0 1 0.08528235213205881 1 0.08528235213205881 1 0.43425556085638906} PREDS {{259 0 0-459 {}}} SUCCS {{259 0 0-461 {}}} CYCLES {}}
set a(0-461) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,1,5) AREA_SCORE 5.00 QUANTITY 4 NAME if#2:acc#2 TYPE ACCU DELAY {0.69 ns} LIBRARY_DELAY {0.69 ns} PAR 0-371 XREFS 20179 LOC {1 0.0 1 0.08528235213205881 1 0.08528235213205881 1 0.21485804090830252 1 0.5638312496326328} PREDS {{259 0 0-460 {}}} SUCCS {{259 0 0-462 {}}} CYCLES {}}
set a(0-462) {NAME slc TYPE READSLICE PAR 0-371 XREFS 20180 LOC {1 0.12957585323939635 1 0.21485820537145517 1 0.21485820537145517 1 0.5638314140957854} PREDS {{259 0 0-461 {}}} SUCCS {{259 0 0-463 {}} {258 0 0-471 {}}} CYCLES {}}
set a(0-463) {NAME asel TYPE SELECT PAR 0-371 XREFS 20181 LOC {1 0.12957585323939635 1 0.21485820537145517 1 0.21485820537145517 1 0.5638314140957854} PREDS {{259 0 0-462 {}}} SUCCS {{146 0 0-464 {}} {146 0 0-465 {}} {146 0 0-466 {}} {146 0 0-467 {}} {146 0 0-468 {}} {146 0 0-469 {}} {146 0 0-470 {}}} CYCLES {}}
set a(0-464) {NAME asn#127 TYPE {I/O_READ SIGNAL} PAR 0-371 XREFS 20182 LOC {1 0.12957585323939635 1 0.21485820537145517 1 0.21485820537145517 1 0.5638314140957854} PREDS {{146 0 0-463 {}}} SUCCS {{259 0 0-465 {}}} CYCLES {}}
set a(0-465) {NAME slc(vin)#4 TYPE READSLICE PAR 0-371 XREFS 20183 LOC {1 0.12957585323939635 1 0.21485820537145517 1 0.21485820537145517 1 0.5638314140957854} PREDS {{146 0 0-463 {}} {259 0 0-464 {}}} SUCCS {{259 0 0-466 {}}} CYCLES {}}
set a(0-466) {NAME aif:not#1 TYPE NOT PAR 0-371 XREFS 20184 LOC {1 0.12957585323939635 1 0.21485820537145517 1 0.21485820537145517 1 0.5638314140957854} PREDS {{146 0 0-463 {}} {259 0 0-465 {}}} SUCCS {{259 0 0-467 {}}} CYCLES {}}
set a(0-467) {NAME aif:conc#1 TYPE CONCATENATE PAR 0-371 XREFS 20185 LOC {1 0.12957585323939635 1 0.21485820537145517 1 0.21485820537145517 1 0.5638314140957854} PREDS {{146 0 0-463 {}} {259 0 0-466 {}}} SUCCS {{259 0 0-468 {}}} CYCLES {}}
set a(0-468) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(8,0,8,0,8) AREA_SCORE 9.26 QUANTITY 2 NAME if#2:acc#3 TYPE ACCU DELAY {1.16 ns} LIBRARY_DELAY {1.16 ns} PAR 0-371 XREFS 20186 LOC {1 0.12957585323939635 1 0.21485820537145517 1 0.21485820537145517 1 0.4329423191288353 1 0.7819155278531655} PREDS {{146 0 0-463 {}} {259 0 0-467 {}}} SUCCS {{259 0 0-469 {}}} CYCLES {}}
set a(0-469) {NAME aif:slc TYPE READSLICE PAR 0-371 XREFS 20187 LOC {1 0.34766010869150277 1 0.4329424608235616 1 0.4329424608235616 1 0.7819156695478917} PREDS {{146 0 0-463 {}} {259 0 0-468 {}}} SUCCS {{259 0 0-470 {}}} CYCLES {}}
set a(0-470) {NAME if#2:not TYPE NOT PAR 0-371 XREFS 20188 LOC {1 0.34766010869150277 1 0.4329424608235616 1 0.4329424608235616 1 0.7819156695478917} PREDS {{146 0 0-463 {}} {259 0 0-469 {}}} SUCCS {{258 0 0-472 {}}} CYCLES {}}
set a(0-471) {NAME if#2:not#3 TYPE NOT PAR 0-371 XREFS 20189 LOC {1 0.12957585323939635 1 0.4329424608235616 1 0.4329424608235616 1 0.7819156695478917} PREDS {{258 0 0-462 {}}} SUCCS {{259 0 0-472 {}}} CYCLES {}}
set a(0-472) {NAME if#2:and TYPE AND PAR 0-371 XREFS 20190 LOC {1 0.34766010869150277 1 0.4329424608235616 1 0.4329424608235616 1 0.7819156695478917} PREDS {{258 0 0-470 {}} {258 0 0-378 {}} {259 0 0-471 {}}} SUCCS {{259 0 0-473 {}} {258 0 0-486 {}}} CYCLES {}}
set a(0-473) {NAME asel#1 TYPE SELECT PAR 0-371 XREFS 20191 LOC {1 0.34766010869150277 1 0.4329424608235616 1 0.4329424608235616 1 0.7819156695478917} PREDS {{259 0 0-472 {}}} SUCCS {{146 0 0-474 {}} {146 0 0-475 {}} {146 0 0-476 {}} {130 0 0-477 {}} {130 0 0-478 {}}} CYCLES {}}
set a(0-474) {NAME asn#128 TYPE {I/O_READ SIGNAL} PAR 0-371 XREFS 20192 LOC {1 0.34766010869150277 1 0.4329424608235616 1 0.4329424608235616 1 0.7819156695478917} PREDS {{146 0 0-473 {}}} SUCCS {{259 0 0-475 {}}} CYCLES {}}
set a(0-475) {NAME slc(vin)#5 TYPE READSLICE PAR 0-371 XREFS 20193 LOC {1 0.34766010869150277 1 0.4329424608235616 1 0.4329424608235616 1 0.7819156695478917} PREDS {{146 0 0-473 {}} {259 0 0-474 {}}} SUCCS {{259 0 0-476 {}}} CYCLES {}}
set a(0-476) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(8,0,8,0,8) AREA_SCORE 9.26 QUANTITY 2 NAME if#2:acc#4 TYPE ACCU DELAY {1.16 ns} LIBRARY_DELAY {1.16 ns} PAR 0-371 XREFS 20194 LOC {1 0.34766010869150277 1 0.4329424608235616 1 0.4329424608235616 1 0.6510265745809417 1 0.9999997833052718} PREDS {{146 0 0-473 {}} {259 0 0-475 {}}} SUCCS {{259 0 0-477 {}}} CYCLES {}}
set a(0-477) {NAME aif#1:slc TYPE READSLICE PAR 0-371 XREFS 20195 LOC {1 0.5657443641436092 1 0.6510267162756679 1 0.6510267162756679 2 0.15153667878841698} PREDS {{130 0 0-473 {}} {259 0 0-476 {}}} SUCCS {{259 0 0-478 {}} {258 0 0-485 {}}} CYCLES {}}
set a(0-478) {NAME aif#1:asel TYPE SELECT PAR 0-371 XREFS 20196 LOC {1 0.5657443641436092 1 0.6510267162756679 1 0.6510267162756679 2 0.15153667878841698} PREDS {{130 0 0-473 {}} {259 0 0-477 {}}} SUCCS {{146 0 0-479 {}} {146 0 0-480 {}} {146 0 0-481 {}} {146 0 0-482 {}} {146 0 0-483 {}} {146 0 0-484 {}}} CYCLES {}}
set a(0-479) {NAME asn#129 TYPE {I/O_READ SIGNAL} PAR 0-371 XREFS 20197 LOC {1 0.5657443641436092 1 0.6510267162756679 1 0.6510267162756679 2 0.15153667878841698} PREDS {{146 0 0-478 {}}} SUCCS {{259 0 0-480 {}}} CYCLES {}}
set a(0-480) {NAME slc(vin)#6 TYPE READSLICE PAR 0-371 XREFS 20198 LOC {1 0.5657443641436092 1 0.6510267162756679 1 0.6510267162756679 2 0.15153667878841698} PREDS {{146 0 0-478 {}} {259 0 0-479 {}}} SUCCS {{259 0 0-481 {}}} CYCLES {}}
set a(0-481) {NAME aif#1:aif:not#1 TYPE NOT PAR 0-371 XREFS 20199 LOC {1 0.5657443641436092 1 0.6510267162756679 1 0.6510267162756679 2 0.15153667878841698} PREDS {{146 0 0-478 {}} {259 0 0-480 {}}} SUCCS {{259 0 0-482 {}}} CYCLES {}}
set a(0-482) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,6,1,8) AREA_SCORE 8.00 QUANTITY 2 NAME aif#1:aif:acc TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-371 XREFS 20200 LOC {1 0.5657443641436092 1 0.6510267162756679 1 0.6510267162756679 1 0.8255132078073769 2 0.32602317032012607} PREDS {{146 0 0-478 {}} {259 0 0-481 {}}} SUCCS {{259 0 0-483 {}}} CYCLES {}}
set a(0-483) {NAME aif#1:aif:slc TYPE READSLICE PAR 0-371 XREFS 20201 LOC {1 0.7402309685057743 1 0.8255133206378331 1 0.8255133206378331 2 0.3260232831505821} PREDS {{146 0 0-478 {}} {259 0 0-482 {}}} SUCCS {{259 0 0-484 {}}} CYCLES {}}
set a(0-484) {NAME if#2:not#1 TYPE NOT PAR 0-371 XREFS 20202 LOC {1 0.7402309685057743 1 0.8255133206378331 1 0.8255133206378331 2 0.3260232831505821} PREDS {{146 0 0-478 {}} {259 0 0-483 {}}} SUCCS {{258 0 0-486 {}}} CYCLES {}}
set a(0-485) {NAME if#2:not#4 TYPE NOT PAR 0-371 XREFS 20203 LOC {1 0.5657443641436092 1 0.8255133206378331 1 0.8255133206378331 2 0.3260232831505821} PREDS {{258 0 0-477 {}}} SUCCS {{259 0 0-486 {}}} CYCLES {}}
set a(0-486) {NAME if#2:and#2 TYPE AND PAR 0-371 XREFS 20204 LOC {1 0.7402309685057743 1 0.8255133206378331 1 0.8255133206378331 2 0.3260232831505821} PREDS {{258 0 0-472 {}} {258 0 0-484 {}} {258 0 0-377 {}} {259 0 0-485 {}}} SUCCS {{259 0 0-487 {}} {258 0 0-501 {}}} CYCLES {}}
set a(0-487) {NAME asel#5 TYPE SELECT PAR 0-371 XREFS 20205 LOC {1 0.7402309685057743 1 0.8255133206378331 1 0.8255133206378331 2 0.3260232831505821} PREDS {{259 0 0-486 {}}} SUCCS {{146 0 0-488 {}} {146 0 0-489 {}} {146 0 0-490 {}} {130 0 0-491 {}} {130 0 0-492 {}}} CYCLES {}}
set a(0-488) {NAME asn#130 TYPE {I/O_READ SIGNAL} PAR 0-371 XREFS 20206 LOC {1 0.7402309685057743 1 0.8255133206378331 1 0.8255133206378331 2 0.3260232831505821} PREDS {{146 0 0-487 {}}} SUCCS {{259 0 0-489 {}}} CYCLES {}}
set a(0-489) {NAME slc(vin)#7 TYPE READSLICE PAR 0-371 XREFS 20207 LOC {1 0.7402309685057743 1 0.8255133206378331 1 0.8255133206378331 2 0.3260232831505821} PREDS {{146 0 0-487 {}} {259 0 0-488 {}}} SUCCS {{259 0 0-490 {}}} CYCLES {}}
set a(0-490) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,6,1,8) AREA_SCORE 8.00 QUANTITY 2 NAME if#2:acc#5 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-371 XREFS 20208 LOC {1 0.7402309685057743 1 0.8255133206378331 1 0.8255133206378331 1 0.9999998121695421 2 0.5005097746822912} PREDS {{146 0 0-487 {}} {259 0 0-489 {}}} SUCCS {{259 0 0-491 {}}} CYCLES {}}
set a(0-491) {NAME aif#5:slc TYPE READSLICE PAR 0-371 XREFS 20209 LOC {1 0.9147175728679394 1 0.9999999249999982 1 0.9999999249999982 2 0.5005098875127472} PREDS {{130 0 0-487 {}} {259 0 0-490 {}}} SUCCS {{259 0 0-492 {}} {258 0 0-500 {}}} CYCLES {}}
set a(0-492) {NAME aif#5:asel TYPE SELECT PAR 0-371 XREFS 20210 LOC {1 0.9147175728679394 1 0.9999999249999982 1 0.9999999249999982 2 0.5005098875127472} PREDS {{130 0 0-487 {}} {259 0 0-491 {}}} SUCCS {{146 0 0-493 {}} {146 0 0-494 {}} {146 0 0-495 {}} {146 0 0-496 {}} {146 0 0-497 {}} {146 0 0-498 {}} {146 0 0-499 {}}} CYCLES {}}
set a(0-493) {NAME asn#131 TYPE {I/O_READ SIGNAL} PAR 0-371 XREFS 20211 LOC {1 0.9147175728679394 2 0.01588200039705001 2 0.01588200039705001 2 0.5005098875127472} PREDS {{146 0 0-492 {}}} SUCCS {{259 0 0-494 {}}} CYCLES {}}
set a(0-494) {NAME slc(vin)#8 TYPE READSLICE PAR 0-371 XREFS 20212 LOC {1 0.9147175728679394 2 0.01588200039705001 2 0.01588200039705001 2 0.5005098875127472} PREDS {{146 0 0-492 {}} {259 0 0-493 {}}} SUCCS {{259 0 0-495 {}}} CYCLES {}}
set a(0-495) {NAME aif#5:aif:not#1 TYPE NOT PAR 0-371 XREFS 20213 LOC {1 0.9147175728679394 2 0.01588200039705001 2 0.01588200039705001 2 0.5005098875127472} PREDS {{146 0 0-492 {}} {259 0 0-494 {}}} SUCCS {{259 0 0-496 {}}} CYCLES {}}
set a(0-496) {NAME aif#5:aif:conc TYPE CONCATENATE PAR 0-371 XREFS 20214 LOC {1 0.9147175728679394 2 0.01588200039705001 2 0.01588200039705001 2 0.5005098875127472} PREDS {{146 0 0-492 {}} {259 0 0-495 {}}} SUCCS {{259 0 0-497 {}}} CYCLES {}}
set a(0-497) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 1 NAME aif#5:aif:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-371 XREFS 20215 LOC {2 0.0 2 0.01588200039705001 2 0.01588200039705001 2 0.24743245178087128 2 0.7320603388965684} PREDS {{146 0 0-492 {}} {259 0 0-496 {}}} SUCCS {{259 0 0-498 {}}} CYCLES {}}
set a(0-498) {NAME aif#5:aif:slc TYPE READSLICE PAR 0-371 XREFS 20216 LOC {2 0.23155058078876456 2 0.24743258118581454 2 0.24743258118581454 2 0.7320604683015117} PREDS {{146 0 0-492 {}} {259 0 0-497 {}}} SUCCS {{259 0 0-499 {}}} CYCLES {}}
set a(0-499) {NAME if#2:not#2 TYPE NOT PAR 0-371 XREFS 20217 LOC {2 0.23155058078876456 2 0.24743258118581454 2 0.24743258118581454 2 0.7320604683015117} PREDS {{146 0 0-492 {}} {259 0 0-498 {}}} SUCCS {{258 0 0-501 {}}} CYCLES {}}
set a(0-500) {NAME if#2:not#5 TYPE NOT PAR 0-371 XREFS 20218 LOC {1 0.9147175728679394 2 0.24743258118581454 2 0.24743258118581454 2 0.7320604683015117} PREDS {{258 0 0-491 {}}} SUCCS {{259 0 0-501 {}}} CYCLES {}}
set a(0-501) {NAME if#2:and#4 TYPE AND PAR 0-371 XREFS 20219 LOC {2 0.23155058078876456 2 0.24743258118581454 2 0.24743258118581454 2 0.7320604683015117} PREDS {{258 0 0-486 {}} {258 0 0-499 {}} {258 0 0-376 {}} {259 0 0-500 {}}} SUCCS {{259 0 0-502 {}} {258 0 0-504 {}}} CYCLES {}}
set a(0-502) {NAME sel#2 TYPE SELECT PAR 0-371 XREFS 20220 LOC {2 0.23155058078876456 2 0.24743258118581454 2 0.24743258118581454 2 0.7320604683015117} PREDS {{259 0 0-501 {}}} SUCCS {{146 0 0-503 {}}} CYCLES {}}
set a(0-503) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,1,5) AREA_SCORE 5.00 QUANTITY 4 NAME if#2:acc TYPE ACCU DELAY {0.69 ns} LIBRARY_DELAY {0.69 ns} PAR 0-371 XREFS 20221 LOC {2 0.23155058078876456 2 0.24743258118581454 2 0.24743258118581454 2 0.3770082699620583 2 0.8616361570777554} PREDS {{146 0 0-502 {}} {258 0 0-431 {}}} SUCCS {{259 0 0-504 {}}} CYCLES {}}
set a(0-504) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 1 NAME mux#3 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-371 XREFS 20222 LOC {2 0.36112643402816086 2 0.3770084344252109 2 0.3770084344252109 2 0.4461901236547532 2 0.9308180107704503} PREDS {{258 0 0-501 {}} {258 0 0-431 {}} {258 0 0-375 {}} {259 0 0-503 {}}} SUCCS {{259 0 0-505 {}} {258 0 0-534 {}} {258 0 0-536 {}} {258 0 0-540 {}} {258 0 0-542 {}} {258 0 0-571 {}}} CYCLES {}}
set a(0-505) {NAME acc:slc(acc#4(0)) TYPE READSLICE PAR 0-371 XREFS 20223 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 2 0.9308181232704532} PREDS {{259 0 0-504 {}}} SUCCS {{259 0 0-506 {}}} CYCLES {}}
set a(0-506) {NAME sel#4 TYPE SELECT PAR 0-371 XREFS 20224 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 2 0.9308181232704532} PREDS {{259 0 0-505 {}}} SUCCS {{146 0 0-507 {}} {146 0 0-508 {}} {146 0 0-509 {}} {146 0 0-510 {}} {146 0 0-511 {}} {146 0 0-512 {}} {146 0 0-513 {}} {146 0 0-514 {}} {146 0 0-515 {}} {146 0 0-516 {}} {146 0 0-517 {}} {146 0 0-518 {}} {146 0 0-519 {}} {146 0 0-520 {}} {146 0 0-521 {}} {146 0 0-522 {}} {146 0 0-523 {}} {146 0 0-524 {}} {146 0 0-525 {}} {146 0 0-526 {}} {130 0 0-527 {}} {130 0 0-528 {}}} CYCLES {}}
set a(0-507) {NAME green_xy:slc(green_xy(1)) TYPE READSLICE PAR 0-371 XREFS 20225 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 2 0.9308181232704532} PREDS {{146 0 0-506 {}} {258 0 0-458 {}}} SUCCS {{258 0 0-527 {}}} CYCLES {}}
set a(0-508) {NAME green_xy:slc(green_xy(1))#1 TYPE READSLICE PAR 0-371 XREFS 20226 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 2 0.9308181232704532} PREDS {{146 0 0-506 {}} {258 0 0-458 {}}} SUCCS {{258 0 0-527 {}}} CYCLES {}}
set a(0-509) {NAME green_xy:slc(green_xy(1))#2 TYPE READSLICE PAR 0-371 XREFS 20227 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 2 0.9308181232704532} PREDS {{146 0 0-506 {}} {258 0 0-458 {}}} SUCCS {{258 0 0-527 {}}} CYCLES {}}
set a(0-510) {NAME green_xy:slc(green_xy(1))#3 TYPE READSLICE PAR 0-371 XREFS 20228 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 2 0.9308181232704532} PREDS {{146 0 0-506 {}} {258 0 0-458 {}}} SUCCS {{258 0 0-527 {}}} CYCLES {}}
set a(0-511) {NAME green_xy:slc(green_xy(1))#4 TYPE READSLICE PAR 0-371 XREFS 20229 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 2 0.9308181232704532} PREDS {{146 0 0-506 {}} {258 0 0-458 {}}} SUCCS {{258 0 0-527 {}}} CYCLES {}}
set a(0-512) {NAME green_xy:slc(green_xy(1))#5 TYPE READSLICE PAR 0-371 XREFS 20230 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 2 0.9308181232704532} PREDS {{146 0 0-506 {}} {258 0 0-458 {}}} SUCCS {{258 0 0-527 {}}} CYCLES {}}
set a(0-513) {NAME green_xy:slc(green_xy(1))#6 TYPE READSLICE PAR 0-371 XREFS 20231 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 2 0.9308181232704532} PREDS {{146 0 0-506 {}} {258 0 0-458 {}}} SUCCS {{258 0 0-527 {}}} CYCLES {}}
set a(0-514) {NAME green_xy:slc(green_xy(1))#7 TYPE READSLICE PAR 0-371 XREFS 20232 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 2 0.9308181232704532} PREDS {{146 0 0-506 {}} {258 0 0-458 {}}} SUCCS {{258 0 0-527 {}}} CYCLES {}}
set a(0-515) {NAME green_xy:slc(green_xy(1))#8 TYPE READSLICE PAR 0-371 XREFS 20233 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 2 0.9308181232704532} PREDS {{146 0 0-506 {}} {258 0 0-458 {}}} SUCCS {{258 0 0-527 {}}} CYCLES {}}
set a(0-516) {NAME green_xy:slc(green_xy(1))#9 TYPE READSLICE PAR 0-371 XREFS 20234 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 2 0.9308181232704532} PREDS {{146 0 0-506 {}} {258 0 0-458 {}}} SUCCS {{258 0 0-527 {}}} CYCLES {}}
set a(0-517) {NAME if#4:if:slc(green_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-371 XREFS 20235 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 2 0.9308181232704532} PREDS {{146 0 0-506 {}} {258 0 0-455 {}}} SUCCS {{258 0 0-527 {}}} CYCLES {}}
set a(0-518) {NAME if#4:if:slc(green_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-371 XREFS 20236 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 2 0.9308181232704532} PREDS {{146 0 0-506 {}} {258 0 0-455 {}}} SUCCS {{258 0 0-527 {}}} CYCLES {}}
set a(0-519) {NAME if#4:if:slc(green_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-371 XREFS 20237 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 2 0.9308181232704532} PREDS {{146 0 0-506 {}} {258 0 0-455 {}}} SUCCS {{258 0 0-527 {}}} CYCLES {}}
set a(0-520) {NAME if#4:if:slc(green_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-371 XREFS 20238 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 2 0.9308181232704532} PREDS {{146 0 0-506 {}} {258 0 0-455 {}}} SUCCS {{258 0 0-527 {}}} CYCLES {}}
set a(0-521) {NAME if#4:if:slc(green_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-371 XREFS 20239 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 2 0.9308181232704532} PREDS {{146 0 0-506 {}} {258 0 0-455 {}}} SUCCS {{258 0 0-527 {}}} CYCLES {}}
set a(0-522) {NAME if#4:if:slc(green_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-371 XREFS 20240 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 2 0.9308181232704532} PREDS {{146 0 0-506 {}} {258 0 0-455 {}}} SUCCS {{258 0 0-527 {}}} CYCLES {}}
set a(0-523) {NAME if#4:if:slc(green_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-371 XREFS 20241 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 2 0.9308181232704532} PREDS {{146 0 0-506 {}} {258 0 0-455 {}}} SUCCS {{258 0 0-527 {}}} CYCLES {}}
set a(0-524) {NAME if#4:if:slc(green_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-371 XREFS 20242 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 2 0.9308181232704532} PREDS {{146 0 0-506 {}} {258 0 0-455 {}}} SUCCS {{258 0 0-527 {}}} CYCLES {}}
set a(0-525) {NAME if#4:if:slc(green_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-371 XREFS 20243 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 2 0.9308181232704532} PREDS {{146 0 0-506 {}} {258 0 0-455 {}}} SUCCS {{258 0 0-527 {}}} CYCLES {}}
set a(0-526) {NAME if#4:if:slc(green_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-371 XREFS 20244 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 2 0.9308181232704532} PREDS {{146 0 0-506 {}} {258 0 0-455 {}}} SUCCS {{259 0 0-527 {}}} CYCLES {}}
set a(0-527) {NAME if#4:if:nor TYPE NOR PAR 0-371 XREFS 20245 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 2 0.9308181232704532} PREDS {{130 0 0-506 {}} {258 0 0-525 {}} {258 0 0-524 {}} {258 0 0-523 {}} {258 0 0-522 {}} {258 0 0-521 {}} {258 0 0-520 {}} {258 0 0-519 {}} {258 0 0-518 {}} {258 0 0-517 {}} {258 0 0-516 {}} {258 0 0-515 {}} {258 0 0-514 {}} {258 0 0-513 {}} {258 0 0-512 {}} {258 0 0-511 {}} {258 0 0-510 {}} {258 0 0-509 {}} {258 0 0-508 {}} {258 0 0-507 {}} {259 0 0-526 {}}} SUCCS {{259 0 0-528 {}} {258 0 0-533 {}} {258 0 0-539 {}}} CYCLES {}}
set a(0-528) {NAME if#4:sel TYPE SELECT PAR 0-371 XREFS 20246 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 2 0.9308181232704532} PREDS {{130 0 0-506 {}} {259 0 0-527 {}}} SUCCS {{146 0 0-529 {}} {146 0 0-530 {}} {146 0 0-531 {}} {146 0 0-532 {}}} CYCLES {}}
set a(0-529) {NAME asn#132 TYPE {I/O_READ SIGNAL} PAR 0-371 XREFS 20247 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 2 0.9308181232704532} PREDS {{146 0 0-528 {}}} SUCCS {{259 0 0-530 {}}} CYCLES {}}
set a(0-530) {NAME slc(vga_xy#1)#4 TYPE READSLICE PAR 0-371 XREFS 20248 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 2 0.9308181232704532} PREDS {{146 0 0-528 {}} {259 0 0-529 {}}} SUCCS {{258 0 0-538 {}}} CYCLES {}}
set a(0-531) {NAME asn#133 TYPE {I/O_READ SIGNAL} PAR 0-371 XREFS 20249 LOC {2 0.43030823575770594 2 0.881597797039945 2 0.881597797039945 3 0.44619023615475595} PREDS {{146 0 0-528 {}}} SUCCS {{259 0 0-532 {}}} CYCLES {}}
set a(0-532) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-371 XREFS 20250 LOC {2 0.43030823575770594 2 0.881597797039945 2 0.881597797039945 3 0.44619023615475595} PREDS {{146 0 0-528 {}} {259 0 0-531 {}}} SUCCS {{258 0 0-544 {}}} CYCLES {}}
set a(0-533) {NAME not#11 TYPE NOT PAR 0-371 XREFS 20251 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 2 0.9308181232704532} PREDS {{258 0 0-527 {}}} SUCCS {{258 0 0-535 {}}} CYCLES {}}
set a(0-534) {NAME acc:slc(acc#4(0))#2 TYPE READSLICE PAR 0-371 XREFS 20252 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 2 0.9308181232704532} PREDS {{258 0 0-504 {}}} SUCCS {{259 0 0-535 {}}} CYCLES {}}
set a(0-535) {NAME nand#1 TYPE NAND PAR 0-371 XREFS 20253 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 2 0.9308181232704532} PREDS {{258 0 0-533 {}} {259 0 0-534 {}}} SUCCS {{258 0 0-537 {}}} CYCLES {}}
set a(0-536) {NAME acc:slc(acc#4(0))#3 TYPE READSLICE PAR 0-371 XREFS 20254 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 2 0.9308181232704532} PREDS {{258 0 0-504 {}}} SUCCS {{259 0 0-537 {}}} CYCLES {}}
set a(0-537) {NAME nand TYPE NAND PAR 0-371 XREFS 20255 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 2 0.9308181232704532} PREDS {{258 0 0-535 {}} {259 0 0-536 {}}} SUCCS {{259 0 0-538 {}}} CYCLES {}}
set a(0-538) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 2 NAME mux#4 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-371 XREFS 20256 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 2 0.5153719253842982 2 0.9999998124999955} PREDS {{258 0 0-530 {}} {258 0 0-374 {}} {258 0 0-455 {}} {259 0 0-537 {}}} SUCCS {{258 0 0-548 {}} {258 0 0-572 {}}} CYCLES {}}
set a(0-539) {NAME not#5 TYPE NOT PAR 0-371 XREFS 20257 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 3 0.44619023615475595} PREDS {{258 0 0-527 {}}} SUCCS {{258 0 0-541 {}}} CYCLES {}}
set a(0-540) {NAME acc:slc(acc#4(0))#4 TYPE READSLICE PAR 0-371 XREFS 20258 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 3 0.44619023615475595} PREDS {{258 0 0-504 {}}} SUCCS {{259 0 0-541 {}}} CYCLES {}}
set a(0-541) {NAME nand#3 TYPE NAND PAR 0-371 XREFS 20259 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 3 0.44619023615475595} PREDS {{258 0 0-539 {}} {259 0 0-540 {}}} SUCCS {{258 0 0-543 {}}} CYCLES {}}
set a(0-542) {NAME acc:slc(acc#4(0))#1 TYPE READSLICE PAR 0-371 XREFS 20260 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 3 0.44619023615475595} PREDS {{258 0 0-504 {}}} SUCCS {{259 0 0-543 {}}} CYCLES {}}
set a(0-543) {NAME nand#2 TYPE NAND PAR 0-371 XREFS 20261 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 3 0.44619023615475595} PREDS {{258 0 0-541 {}} {259 0 0-542 {}}} SUCCS {{259 0 0-544 {}}} CYCLES {}}
set a(0-544) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 2 NAME mux#5 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-371 XREFS 20262 LOC {2 0.43030823575770594 2 0.881597797039945 2 0.881597797039945 2 0.9507794862694873 3 0.5153719253842982} PREDS {{258 0 0-532 {}} {258 0 0-373 {}} {258 0 0-458 {}} {259 0 0-543 {}}} SUCCS {{258 0 0-559 {}} {258 0 0-573 {}}} CYCLES {}}
set a(0-545) {NAME asn#134 TYPE {I/O_READ SIGNAL} PAR 0-371 XREFS 20263 LOC {1 0.0 2 0.515372037884301 2 0.515372037884301 3 0.030744150768603772} PREDS {} SUCCS {{259 0 0-546 {}}} CYCLES {}}
set a(0-546) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-371 XREFS 20264 LOC {1 0.0 2 0.515372037884301 2 0.515372037884301 3 0.030744150768603772} PREDS {{259 0 0-545 {}}} SUCCS {{259 0 0-547 {}}} CYCLES {}}
set a(0-547) {NAME deltax:conc TYPE CONCATENATE PAR 0-371 XREFS 20265 LOC {1 0.0 2 0.515372037884301 2 0.515372037884301 3 0.030744150768603772} PREDS {{259 0 0-546 {}}} SUCCS {{258 0 0-550 {}}} CYCLES {}}
set a(0-548) {NAME deltax:not TYPE NOT PAR 0-371 XREFS 20266 LOC {2 0.49949003748725096 2 0.515372037884301 2 0.515372037884301 3 0.030744150768603772} PREDS {{258 0 0-538 {}}} SUCCS {{259 0 0-549 {}}} CYCLES {}}
set a(0-549) {NAME deltax:conc#2 TYPE CONCATENATE PAR 0-371 XREFS 20267 LOC {2 0.49949003748725096 2 0.515372037884301 2 0.515372037884301 3 0.030744150768603772} PREDS {{259 0 0-548 {}}} SUCCS {{259 0 0-550 {}}} CYCLES {}}
set a(0-550) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 2 NAME deltax:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-371 XREFS 20268 LOC {2 0.49949003748725096 2 0.515372037884301 2 0.515372037884301 2 0.7846125395530191 3 0.2999846524373219} PREDS {{258 0 0-547 {}} {259 0 0-549 {}}} SUCCS {{259 0 0-551 {}}} CYCLES {}}
set a(0-551) {NAME deltax:slc TYPE READSLICE PAR 0-371 XREFS 20269 LOC {2 0.7687306692182668 2 0.7846126696153168 2 0.7846126696153168 3 0.2999847824996196} PREDS {{259 0 0-550 {}}} SUCCS {{259 0 0-552 {}}} CYCLES {}}
set a(0-552) {NAME if#7:slc(deltax) TYPE READSLICE PAR 0-371 XREFS 20270 LOC {2 0.7687306692182668 2 0.7846126696153168 2 0.7846126696153168 3 0.2999847824996196} PREDS {{259 0 0-551 {}}} SUCCS {{259 0 0-553 {}}} CYCLES {}}
set a(0-553) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,1,5,1,11) AREA_SCORE 11.00 QUANTITY 2 NAME if#7:acc TYPE ACCU DELAY {1.15 ns} LIBRARY_DELAY {1.15 ns} PAR 0-371 XREFS 20271 LOC {2 0.7687306692182668 2 0.7846126696153168 2 0.7846126696153168 2 0.9999997428091978 3 0.5153718556935005} PREDS {{259 0 0-552 {}}} SUCCS {{259 0 0-554 {}}} CYCLES {}}
set a(0-554) {NAME slc#3 TYPE READSLICE PAR 0-371 XREFS 20272 LOC {2 0.9841179246029482 2 0.9999999249999982 2 0.9999999249999982 3 0.515372037884301} PREDS {{259 0 0-553 {}}} SUCCS {{259 0 0-555 {}} {258 0 0-567 {}}} CYCLES {}}
set a(0-555) {NAME asel#21 TYPE SELECT PAR 0-371 XREFS 20273 LOC {2 0.9841179246029482 2 0.9999999249999982 2 0.9999999249999982 3 0.515372037884301} PREDS {{259 0 0-554 {}}} SUCCS {{146 0 0-556 {}} {146 0 0-557 {}} {146 0 0-558 {}} {146 0 0-559 {}} {146 0 0-560 {}} {146 0 0-561 {}} {146 0 0-562 {}} {146 0 0-563 {}} {146 0 0-564 {}} {146 0 0-565 {}}} CYCLES {}}
set a(0-556) {NAME asn#135 TYPE {I/O_READ SIGNAL} PAR 0-371 XREFS 20274 LOC {2 0.9841179246029482 3 0.515372037884301 3 0.515372037884301 3 0.515372037884301} PREDS {{146 0 0-555 {}}} SUCCS {{259 0 0-557 {}}} CYCLES {}}
set a(0-557) {NAME slc(vga_xy#1)#1 TYPE READSLICE PAR 0-371 XREFS 20275 LOC {2 0.9841179246029482 3 0.515372037884301 3 0.515372037884301 3 0.515372037884301} PREDS {{146 0 0-555 {}} {259 0 0-556 {}}} SUCCS {{259 0 0-558 {}}} CYCLES {}}
set a(0-558) {NAME deltay:conc TYPE CONCATENATE PAR 0-371 XREFS 20276 LOC {2 0.9841179246029482 3 0.515372037884301 3 0.515372037884301 3 0.515372037884301} PREDS {{146 0 0-555 {}} {259 0 0-557 {}}} SUCCS {{258 0 0-561 {}}} CYCLES {}}
set a(0-559) {NAME deltay:not TYPE NOT PAR 0-371 XREFS 20277 LOC {2 0.9841179246029482 3 0.515372037884301 3 0.515372037884301 3 0.515372037884301} PREDS {{146 0 0-555 {}} {258 0 0-544 {}}} SUCCS {{259 0 0-560 {}}} CYCLES {}}
set a(0-560) {NAME deltay:conc#2 TYPE CONCATENATE PAR 0-371 XREFS 20278 LOC {2 0.9841179246029482 3 0.515372037884301 3 0.515372037884301 3 0.515372037884301} PREDS {{146 0 0-555 {}} {259 0 0-559 {}}} SUCCS {{259 0 0-561 {}}} CYCLES {}}
set a(0-561) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 2 NAME deltay:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-371 XREFS 20279 LOC {3 0.0 3 0.515372037884301 3 0.515372037884301 3 0.7846125395530191 3 0.7846125395530191} PREDS {{146 0 0-555 {}} {258 0 0-558 {}} {259 0 0-560 {}}} SUCCS {{259 0 0-562 {}}} CYCLES {}}
set a(0-562) {NAME deltay:slc TYPE READSLICE PAR 0-371 XREFS 20280 LOC {3 0.2692406317310158 3 0.7846126696153168 3 0.7846126696153168 3 0.7846126696153168} PREDS {{146 0 0-555 {}} {259 0 0-561 {}}} SUCCS {{259 0 0-563 {}}} CYCLES {}}
set a(0-563) {NAME if#7:slc(deltay) TYPE READSLICE PAR 0-371 XREFS 20281 LOC {3 0.2692406317310158 3 0.7846126696153168 3 0.7846126696153168 3 0.7846126696153168} PREDS {{146 0 0-555 {}} {259 0 0-562 {}}} SUCCS {{259 0 0-564 {}}} CYCLES {}}
set a(0-564) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,1,5,1,11) AREA_SCORE 11.00 QUANTITY 2 NAME if#7:acc#1 TYPE ACCU DELAY {1.15 ns} LIBRARY_DELAY {1.15 ns} PAR 0-371 XREFS 20282 LOC {3 0.2692406317310158 3 0.7846126696153168 3 0.7846126696153168 3 0.9999997428091978 3 0.9999997428091978} PREDS {{146 0 0-555 {}} {259 0 0-563 {}}} SUCCS {{259 0 0-565 {}}} CYCLES {}}
set a(0-565) {NAME aif#21:slc TYPE READSLICE PAR 0-371 XREFS 20283 LOC {3 0.4846278871156972 3 0.9999999249999982 3 0.9999999249999982 3 0.9999999249999982} PREDS {{146 0 0-555 {}} {259 0 0-564 {}}} SUCCS {{258 0 0-567 {}}} CYCLES {}}
set a(0-566) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,8) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-371 XREFS 20284 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{260 0 0-566 {}} {80 0 0-570 {}}} SUCCS {{260 0 0-566 {}} {80 0 0-570 {}}} CYCLES {}}
set a(0-567) {NAME if#7:and TYPE AND PAR 0-371 XREFS 20285 LOC {3 0.4846278871156972 3 0.9999999249999982 3 0.9999999249999982 3 0.9999999249999982} PREDS {{258 0 0-554 {}} {258 0 0-565 {}} {258 0 0-372 {}}} SUCCS {{259 0 0-568 {}}} CYCLES {}}
set a(0-568) {NAME exs#1 TYPE SIGNEXTEND PAR 0-371 XREFS 20286 LOC {3 0.4846278871156972 3 0.9999999249999982 3 0.9999999249999982 3 0.9999999249999982} PREDS {{259 0 0-567 {}}} SUCCS {{259 0 0-569 {}}} CYCLES {}}
set a(0-569) {NAME conc#9 TYPE CONCATENATE PAR 0-371 XREFS 20287 LOC {3 0.4846278871156972 3 0.9999999249999982 3 0.9999999249999982 3 0.9999999249999982} PREDS {{259 0 0-568 {}}} SUCCS {{259 0 0-570 {}}} CYCLES {}}
set a(0-570) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-371 XREFS 20288 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{260 0 0-570 {}} {80 0 0-566 {}} {259 0 0-569 {}}} SUCCS {{80 0 0-566 {}} {260 0 0-570 {}}} CYCLES {}}
set a(0-571) {NAME vin:asn(acc#4(0).sva) TYPE ASSIGN PAR 0-371 XREFS 20289 LOC {2 0.43030823575770594 2 0.44619023615475595 2 0.44619023615475595 3 0.6828401420710035} PREDS {{260 0 0-571 {}} {256 0 0-424 {}} {258 0 0-504 {}}} SUCCS {{262 0 0-424 {}} {260 0 0-571 {}}} CYCLES {}}
set a(0-572) {NAME vin:asn(green_xy(0).sva) TYPE ASSIGN PAR 0-371 XREFS 20290 LOC {2 0.49949003748725096 2 0.515372037884301 2 0.515372037884301 3 0.881597797039945} PREDS {{260 0 0-572 {}} {256 0 0-453 {}} {258 0 0-538 {}}} SUCCS {{262 0 0-453 {}} {260 0 0-572 {}}} CYCLES {}}
set a(0-573) {NAME vin:asn(green_xy(1).sva) TYPE ASSIGN PAR 0-371 XREFS 20291 LOC {2 0.49949003748725096 2 0.9507795987694899 2 0.9507795987694899 3 0.881597797039945} PREDS {{260 0 0-573 {}} {256 0 0-456 {}} {258 0 0-544 {}}} SUCCS {{262 0 0-456 {}} {260 0 0-573 {}}} CYCLES {}}
set a(0-371) {CHI {0-372 0-373 0-374 0-375 0-376 0-377 0-378 0-379 0-380 0-381 0-382 0-383 0-384 0-385 0-386 0-387 0-388 0-389 0-390 0-391 0-392 0-393 0-394 0-395 0-396 0-397 0-398 0-399 0-400 0-401 0-402 0-403 0-404 0-405 0-406 0-407 0-408 0-409 0-410 0-411 0-412 0-413 0-414 0-415 0-416 0-417 0-418 0-419 0-420 0-421 0-422 0-423 0-424 0-425 0-426 0-427 0-428 0-429 0-430 0-431 0-432 0-433 0-434 0-435 0-436 0-437 0-438 0-439 0-440 0-441 0-442 0-443 0-444 0-445 0-446 0-447 0-448 0-449 0-450 0-451 0-452 0-453 0-454 0-455 0-456 0-457 0-458 0-459 0-460 0-461 0-462 0-463 0-464 0-465 0-466 0-467 0-468 0-469 0-470 0-471 0-472 0-473 0-474 0-475 0-476 0-477 0-478 0-479 0-480 0-481 0-482 0-483 0-484 0-485 0-486 0-487 0-488 0-489 0-490 0-491 0-492 0-493 0-494 0-495 0-496 0-497 0-498 0-499 0-500 0-501 0-502 0-503 0-504 0-505 0-506 0-507 0-508 0-509 0-510 0-511 0-512 0-513 0-514 0-515 0-516 0-517 0-518 0-519 0-520 0-521 0-522 0-523 0-524 0-525 0-526 0-527 0-528 0-529 0-530 0-531 0-532 0-533 0-534 0-535 0-536 0-537 0-538 0-539 0-540 0-541 0-542 0-543 0-544 0-545 0-546 0-547 0-548 0-549 0-550 0-551 0-552 0-553 0-554 0-555 0-556 0-557 0-558 0-559 0-560 0-561 0-562 0-563 0-564 0-565 0-566 0-567 0-568 0-569 0-570 0-571 0-572 0-573} ITERATIONS Infinite LATENCY 3 RESET_LATENCY 0 CSTEPS 4 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.000002000040013 %} PIPELINED Yes INITIATION 1 STAGES 4.0 CYCLES_IN 4 TOTAL_CYCLES_IN 4 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 4 NAME main TYPE LOOP DELAY {33.33 ns} PAR 0-367 XREFS 20292 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-371 {}} {258 0 0-369 {}} {258 0 0-368 {}} {259 0 0-370 {}}} SUCCS {{772 0 0-368 {}} {772 0 0-369 {}} {772 0 0-370 {}} {774 0 0-371 {}}} CYCLES {}}
set a(0-367) {CHI {0-368 0-369 0-370 0-371} ITERATIONS Infinite LATENCY 3 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.000002000040013 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 4 TOTAL_CYCLES 4 NAME core:rlp TYPE LOOP DELAY {33.33 ns} PAR {} XREFS 20293 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-367-TOTALCYCLES) {4}
set a(0-367-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) 0-390 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-392 0-407 0-415} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-405 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,1,5) {0-419 0-423 0-461 0-503} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) 0-431 mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-455 0-458} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,8,0,8) {0-468 0-476} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,6,1,8) {0-482 0-490} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,9) 0-497 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) 0-504 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-538 0-544} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12) {0-550 0-561} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,1,5,1,11) {0-553 0-564} mgc_ioport.mgc_out_stdreg(4,8) 0-566 mgc_ioport.mgc_out_stdreg(2,30) 0-570}
set a(0-367-PROC_NAME) {core}
set a(0-367-HIER_NAME) {/markers/core}
set a(TOP) {0-367}

