Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Sep 28 17:29:52 2021
| Host         : FITSERVER2 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -file impl_1_timing_summary.log
| Design       : tcm
| Device       : 7k160t-ffg676
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 81 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.063        0.000                      0                57571        0.048        0.000                      0                57135        0.264        0.000                       0                 25614  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                 ------------         ----------      --------------
LCLK                                                                                                  {0.000 6.250}        12.500          80.000          
MCLKA                                                                                                 {0.000 12.500}       25.000          40.000          
  CLK320_90_MMCM320_PH_1                                                                              {0.781 2.344}        3.125           320.000         
  CLKA320                                                                                             {0.000 1.563}        3.125           320.000         
  CLKsys40                                                                                            {0.000 12.500}       25.000          40.000          
  LCLK160_LCLK_PLL                                                                                    {0.000 3.125}        6.250           160.000         
  clkfbout_MMCM320_PH_1                                                                               {0.000 12.500}       25.000          40.000          
  l_fbout                                                                                             {0.000 12.500}       25.000          40.000          
MCLKC                                                                                                 {0.000 12.500}       25.000          40.000          
  CLK320_90_MMCM320_PH                                                                                {0.781 2.344}        3.125           320.000         
  CLKC320                                                                                             {0.000 1.563}        3.125           320.000         
  clkfbout_MMCM320_PH                                                                                 {0.000 12.500}       25.000          40.000          
MGTCLK                                                                                                {0.000 2.500}        5.000           200.000         
RxWordCLK                                                                                             {0.000 4.167}        8.333           120.005         
  RXDataCLK                                                                                           {0.000 12.500}       24.999          40.002          
  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm                                                      {0.000 4.167}        8.333           120.005         
SPI                                                                                                   {0.000 50.000}       100.000         10.000          
TxWordCLK                                                                                             {0.000 4.167}        8.333           120.005         
eth_refclk                                                                                            {0.000 4.000}        8.000           125.000         
  clk_ipb                                                                                             {0.000 16.000}       32.000          31.250          
  clkfbout_PLL125                                                                                     {0.000 4.000}        8.000           125.000         
  dly_clk                                                                                             {0.000 2.500}        5.000           200.000         
  free_clk                                                                                            {0.000 8.000}        16.000          62.500          
ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {0.000 8.000}        16.000          62.500          
ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK  {0.000 8.000}        16.000          62.500          
  clkfbout_MMCM125ETH                                                                                 {0.000 8.000}        16.000          62.500          
  eth_clk_125                                                                                         {0.000 4.000}        8.000           125.000         
  eth_clk_62_5                                                                                        {0.000 8.000}        16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
LCLK                                                                                                                                                                                                                                                   11.251        0.000                       0                     2  
MCLKA                                                                                                      21.483        0.000                      0                  257        0.113        0.000                      0                  257        7.500        0.000                       0                   179  
  CLK320_90_MMCM320_PH_1                                                                                                                                                                                                                                1.776        0.000                       0                     2  
  CLKA320                                                                                                   0.104        0.000                      0                19568        0.067        0.000                      0                19568        0.654        0.000                       0                  9034  
  CLKsys40                                                                                                 17.853        0.000                      0                 4672        0.072        0.000                      0                 4672       12.100        0.000                       0                  2418  
  LCLK160_LCLK_PLL                                                                                          2.349        0.000                      0                    7        0.155        0.000                      0                    7        2.725        0.000                       0                    10  
  clkfbout_MMCM320_PH_1                                                                                                                                                                                                                                24.063        0.000                       0                     2  
  l_fbout                                                                                                                                                                                                                                              23.651        0.000                       0                     3  
MCLKC                                                                                                                                                                                                                                                   7.500        0.000                       0                     1  
  CLK320_90_MMCM320_PH                                                                                                                                                                                                                                  1.776        0.000                       0                     2  
  CLKC320                                                                                                   0.165        0.000                      0                 5530        0.072        0.000                      0                 5530        0.654        0.000                       0                  2638  
  clkfbout_MMCM320_PH                                                                                                                                                                                                                                  24.063        0.000                       0                     2  
MGTCLK                                                                                                      4.049        0.000                      0                    7        0.172        0.000                      0                    7        1.950        0.000                       0                    12  
RxWordCLK                                                                                                   2.917        0.000                      0                  760        0.108        0.000                      0                  760        2.167        0.000                       0                   453  
  RXDataCLK                                                                                                11.360        0.000                      0                  112        0.086        0.000                      0                  112       12.099        0.000                       0                   194  
  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm                                                                                                                                                                                                        6.984        0.000                       0                     3  
SPI                                                                                                        29.330        0.000                      0                  330        0.093        0.000                      0                  330       49.600        0.000                       0                   172  
TxWordCLK                                                                                                   4.807        0.000                      0                  130        0.108        0.000                      0                  130        3.766        0.000                       0                    46  
eth_refclk                                                                                                  5.649        0.000                      0                  110        0.137        0.000                      0                  110        2.000        0.000                       0                    70  
  clk_ipb                                                                                                  10.362        0.000                      0                14660        0.048        0.000                      0                14660       15.600        0.000                       0                  5305  
  clkfbout_PLL125                                                                                                                                                                                                                                       7.063        0.000                       0                     2  
  dly_clk                                                                                                                                                                                                                                               0.264        0.000                       0                     6  
  free_clk                                                                                                 13.502        0.000                      0                  503        0.094        0.000                      0                  503        7.600        0.000                       0                   280  
ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK       13.140        0.000                      0                  607        0.053        0.000                      0                  607        7.326        0.000                       0                   220  
ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK                                                                                                                                                    5.000        0.000                       0                     3  
  clkfbout_MMCM125ETH                                                                                                                                                                                                                                  15.063        0.000                       0                     2  
  eth_clk_125                                                                                               2.768        0.000                      0                 9045        0.077        0.000                      0                 9045        3.326        0.000                       0                  4488  
  eth_clk_62_5                                                                                             13.778        0.000                      0                   82        0.142        0.000                      0                   82        7.600        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
LCLK160_LCLK_PLL  LCLK                    0.063        0.000                      0                    1        0.542        0.000                      0                    1  
CLKsys40          MCLKA                   1.910        0.000                      0                    1                                                                        
MCLKA             CLKA320                 1.979        0.000                      0                    2                                                                        
CLKsys40          CLKA320                 0.333        0.000                      0                  241        0.096        0.000                      0                  207  
CLKC320           CLKA320                 0.486        0.000                      0                  746                                                                        
RXDataCLK         CLKA320                 1.586        0.000                      0                   82                                                                        
CLKA320           CLKsys40                0.376        0.000                      0                  250        0.065        0.000                      0                  216  
MCLKA             LCLK160_LCLK_PLL        2.316        0.000                      0                    2        0.141        0.000                      0                    2  
RXDataCLK         RxWordCLK               1.991        0.000                      0                    1        0.451        0.000                      0                    1  
RxWordCLK         RXDataCLK               5.043        0.000                      0                  167        0.108        0.000                      0                  167  
eth_refclk        clk_ipb                 4.495        0.000                      0                    4        1.002        0.000                      0                    4  
eth_refclk        free_clk                5.131        0.000                      0                   35        0.481        0.000                      0                   35  
eth_clk_62_5      eth_clk_125             6.250        0.000                      0                    1        0.343        0.000                      0                    1  
eth_clk_125       eth_clk_62_5            6.136        0.000                      0                   22        0.132        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLKsys40           CLKsys40                22.062        0.000                      0                  137        0.370        0.000                      0                  137  
**async_default**  RxWordCLK          RXDataCLK                2.452        0.000                      0                   13        4.397        0.000                      0                   13  
**async_default**  RxWordCLK          RxWordCLK                2.908        0.000                      0                   73        0.644        0.000                      0                   73  
**async_default**  SPI                SPI                     39.122        0.000                      0                    9       54.369        0.000                      0                    9  
**async_default**  TxWordCLK          TxWordCLK                5.744        0.000                      0                    2        1.161        0.000                      0                    2  
**async_default**  eth_clk_125        eth_clk_125              5.950        0.000                      0                   19        0.440        0.000                      0                   19  
**async_default**  eth_refclk         eth_refclk               5.666        0.000                      0                   17        0.846        0.000                      0                   17  
**async_default**  eth_refclk         free_clk                 5.117        0.000                      0                   16        0.446        0.000                      0                   16  
**default**        CLKA320                                     6.994        0.000                      0                    1                                                                        
**default**        CLKC320                                     7.708        0.000                      0                    1                                                                        
**default**        CLKsys40                                    7.470        0.000                      0                    4                                                                        
**default**        eth_clk_125                                 6.786        0.000                      0                    2                                                                        
**default**        eth_refclk                                  4.539        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  LCLK
  To Clock:  LCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         LCLK
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { LCLK_P }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period  n/a     BUFIO/I  n/a            1.249         12.500      11.251     BUFIO_X1Y6  LB0/I



---------------------------------------------------------------------------------------------------
From Clock:  MCLKA
  To Clock:  MCLKA

Setup :            0  Failing Endpoints,  Worst Slack       21.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.483ns  (required time - arrival time)
  Source:                 lfreq_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MCLKA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            lpatt_sreg_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by MCLKA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             MCLKA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MCLKA rise@25.000ns - MCLKA rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.434ns (14.006%)  route 2.665ns (85.994%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.391ns = ( 28.391 - 25.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLKA rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.893     0.893 r  CLKA0/O
                         net (fo=1, routed)           1.468     2.361    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     2.441 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.265     3.706    clka_BUFG
    SLICE_X70Y90         FDRE                                         r  lfreq_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y90         FDRE (Prop_fdre_C_Q)         0.254     3.960 f  lfreq_cnt_reg[8]/Q
                         net (fo=3, routed)           0.353     4.313    lfreq_cnt_reg[8]
    SLICE_X71Y90         LUT4 (Prop_lut4_I2_O)        0.043     4.356 f  lpatt_sreg[63]_i_8/O
                         net (fo=1, routed)           0.407     4.764    lpatt_sreg[63]_i_8_n_0
    SLICE_X71Y91         LUT5 (Prop_lut5_I4_O)        0.043     4.807 f  lpatt_sreg[63]_i_4/O
                         net (fo=1, routed)           0.429     5.236    lpatt_sreg[63]_i_4_n_0
    SLICE_X71Y91         LUT4 (Prop_lut4_I0_O)        0.043     5.279 r  lpatt_sreg[63]_i_3/O
                         net (fo=114, routed)         0.333     5.612    lpatt_sreg[63]_i_3_n_0
    SLICE_X72Y91         LUT3 (Prop_lut3_I1_O)        0.051     5.663 r  lpatt_sreg[63]_i_1/O
                         net (fo=63, routed)          1.142     6.805    lpatt_sreg[63]
    SLICE_X53Y95         FDRE                                         r  lpatt_sreg_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MCLKA rise edge)     25.000    25.000 r  
    AB2                                               0.000    25.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000    25.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.784    25.784 r  CLKA0/O
                         net (fo=1, routed)           1.388    27.172    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    27.244 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.147    28.391    clka_BUFG
    SLICE_X53Y95         FDRE                                         r  lpatt_sreg_reg[36]/C
                         clock pessimism              0.215    28.606    
                         clock uncertainty           -0.035    28.571    
    SLICE_X53Y95         FDRE (Setup_fdre_C_CE)      -0.283    28.288    lpatt_sreg_reg[36]
  -------------------------------------------------------------------
                         required time                         28.288    
                         arrival time                          -6.805    
  -------------------------------------------------------------------
                         slack                                 21.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 lpatt_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MCLKA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            lpatt_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MCLKA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             MCLKA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLKA rise@0.000ns - MCLKA rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.771%)  route 0.083ns (39.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLKA rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  CLKA0/O
                         net (fo=1, routed)           0.700     1.118    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.144 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.600     1.744    clka_BUFG
    SLICE_X75Y91         FDRE                                         r  lpatt_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y91         FDRE (Prop_fdre_C_Q)         0.100     1.844 r  lpatt_cnt_reg[5]/Q
                         net (fo=4, routed)           0.083     1.927    lpatt_cnt[5]
    SLICE_X74Y91         LUT5 (Prop_lut5_I1_O)        0.028     1.955 r  lpatt_cnt[6]_i_2/O
                         net (fo=1, routed)           0.000     1.955    lpatt_cnt[6]_i_2_n_0
    SLICE_X74Y91         FDRE                                         r  lpatt_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLKA rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  CLKA0/O
                         net (fo=1, routed)           0.765     1.264    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.294 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.819     2.113    clka_BUFG
    SLICE_X74Y91         FDRE                                         r  lpatt_cnt_reg[6]/C
                         clock pessimism             -0.358     1.755    
    SLICE_X74Y91         FDRE (Hold_fdre_C_D)         0.087     1.842    lpatt_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCLKA
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { CLKA_P }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            1.349         25.000      23.651     BUFGCTRL_X0Y3   clka_BUFG_inst/I
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y1  Lclk0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y1  Lclk0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y1  Lclk0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK320_90_MMCM320_PH_1
  To Clock:  CLK320_90_MMCM320_PH_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.776ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK320_90_MMCM320_PH_1
Waveform(ns):       { 0.781 2.344 }
Period(ns):         3.125
Sources:            { tcma/PLL1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.349         3.125       1.776      BUFGCTRL_X0Y1    tcma/PLL1/inst/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.125       210.235    MMCME2_ADV_X1Y1  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLKA320
  To Clock:  CLKA320

Setup :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.654ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 tcma/Time_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            MULA1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLKA320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLKA320 rise@3.125ns - CLKA320 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.216ns (34.401%)  route 0.412ns (65.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.456ns = ( 9.581 - 3.125 ) 
    Source Clock Delay      (SCD):    6.936ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKA320 rise edge)    0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.893     0.893 r  CLKA0/O
                         net (fo=1, routed)           1.468     2.361    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     2.441 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.435     3.876    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.945 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.652     5.597    tcma/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     5.677 r  tcma/PLL1/inst/clkout1_buf/O
                         net (fo=9032, routed)        1.259     6.936    tcma/CLK320
    SLICE_X75Y83         FDRE                                         r  tcma/Time_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y83         FDRE (Prop_fdre_C_Q)         0.216     7.152 r  tcma/Time_o_reg[15]/Q
                         net (fo=18, routed)          0.412     7.564    MULA1/U0/i_mult/gDSP.gDSP_only.iDSP/B[15]
    DSP48_X4Y32          DSP48E1                                      r  MULA1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock CLKA320 rise edge)    3.125     3.125 r  
    AB2                                               0.000     3.125 r  CLKA_P (IN)
                         net (fo=0)                   0.000     3.125    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.784     3.909 r  CLKA0/O
                         net (fo=1, routed)           1.388     5.297    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     5.369 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.311     6.680    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     6.745 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.572     8.317    tcma/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     8.389 r  tcma/PLL1/inst/clkout1_buf/O
                         net (fo=9032, routed)        1.192     9.581    MULA1/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X4Y32          DSP48E1                                      r  MULA1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.486    10.067    
                         clock uncertainty           -0.080     9.988    
    DSP48_X4Y32          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -2.320     7.668    MULA1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                          7.668    
                         arrival time                          -7.564    
  -------------------------------------------------------------------
                         slack                                  0.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[0][data_word][135]/C
                            (rising edge-triggered cell FDRE clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[13][data_word][135]_srl13___Board_data_gen_pipe_reg_r_11/D
                            (rising edge-triggered cell SRL16E clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLKA320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKA320 rise@0.000ns - CLKA320 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.077%)  route 0.096ns (48.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.868ns
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKA320 rise edge)    0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  CLKA0/O
                         net (fo=1, routed)           0.700     1.118    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.144 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.645     1.789    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.839 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.744     2.583    tcma/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.609 r  tcma/PLL1/inst/clkout1_buf/O
                         net (fo=9032, routed)        0.592     3.201    FitGbtPrg/Module_Data_Gen_comp/FSM_Clocks_I[System_Clk]
    SLICE_X60Y61         FDRE                                         r  FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[0][data_word][135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.100     3.301 r  FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[0][data_word][135]/Q
                         net (fo=1, routed)           0.096     3.397    FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[0][data_word][135]
    SLICE_X58Y61         SRL16E                                       r  FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[13][data_word][135]_srl13___Board_data_gen_pipe_reg_r_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKA320 rise edge)    0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  CLKA0/O
                         net (fo=1, routed)           0.765     1.264    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.294 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.874     2.168    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.221 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.807     3.028    tcma/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.058 r  tcma/PLL1/inst/clkout1_buf/O
                         net (fo=9032, routed)        0.810     3.868    FitGbtPrg/Module_Data_Gen_comp/FSM_Clocks_I[System_Clk]
    SLICE_X58Y61         SRL16E                                       r  FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[13][data_word][135]_srl13___Board_data_gen_pipe_reg_r_11/CLK
                         clock pessimism             -0.637     3.231    
    SLICE_X58Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     3.330    FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[13][data_word][135]_srl13___Board_data_gen_pipe_reg_r_11
  -------------------------------------------------------------------
                         required time                         -3.330    
                         arrival time                           3.397    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKA320
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { tcma/PLL1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.125       1.125      IDELAY_X1Y93     tcma/HDMIA[0].HDMI_RX/IDLY[0].IDLN/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.125       210.235    MMCME2_ADV_X1Y1  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/PSCLK    n/a            0.909         1.562       0.654      MMCME2_ADV_X1Y1  tcma/PLL1/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    MMCME2_ADV/PSCLK    n/a            0.909         1.562       0.654      MMCME2_ADV_X1Y1  tcma/PLL1/inst/mmcm_adv_inst/PSCLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKsys40
  To Clock:  CLKsys40

Setup :            0  Failing Endpoints,  Worst Slack       17.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.853ns  (required time - arrival time)
  Source:                 FitGbtPrg/Reset_Generator_comp/reset_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/TX_Data_Gen_comp/gbt_data_counter_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLKsys40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLKsys40 rise@25.000ns - CLKsys40 rise@0.000ns)
  Data Path Delay:        6.639ns  (logic 0.389ns (5.859%)  route 6.250ns (94.141%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.408ns = ( 31.408 - 25.000 ) 
    Source Clock Delay      (SCD):    6.986ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKsys40 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.893     0.893 r  CLKA0/O
                         net (fo=1, routed)           1.468     2.361    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     2.441 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.435     3.876    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.945 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.652     5.597    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     5.677 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2416, routed)        1.309     6.986    FitGbtPrg/Reset_Generator_comp/DataClk_I
    SLICE_X94Y68         FDRE                                         r  FitGbtPrg/Reset_Generator_comp/reset_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y68         FDRE (Prop_fdre_C_Q)         0.254     7.240 f  FitGbtPrg/Reset_Generator_comp/reset_fsm_reg/Q
                         net (fo=145, routed)         1.994     9.234    FitGbtPrg/TX_Data_Gen_comp/FSM_Clocks_I[Reset_dclk]
    SLICE_X98Y56         LUT3 (Prop_lut3_I0_O)        0.043     9.277 f  FitGbtPrg/TX_Data_Gen_comp/cont_counter_ff[0]_i_1/O
                         net (fo=82, routed)          0.999    10.277    FitGbtPrg/TX_Data_Gen_comp/cont_counter_ff[0]_i_1_n_0
    SLICE_X100Y70        LUT6 (Prop_lut6_I0_O)        0.043    10.320 r  FitGbtPrg/TX_Data_Gen_comp/TX_IsData_O_INST_0_i_2/O
                         net (fo=80, routed)          1.525    11.844    FitGbtPrg/TX_Data_Gen_comp/TX_IsData_O_INST_0_i_2_n_0
    SLICE_X90Y58         LUT5 (Prop_lut5_I4_O)        0.049    11.893 r  FitGbtPrg/TX_Data_Gen_comp/TX_IsData_O_INST_0/O
                         net (fo=33, routed)          1.732    13.625    FitGbtPrg/TX_Data_Gen_comp/TX_IsData_O
    SLICE_X40Y71         FDRE                                         r  FitGbtPrg/TX_Data_Gen_comp/gbt_data_counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKsys40 rise edge)
                                                     25.000    25.000 r  
    AB2                                               0.000    25.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000    25.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.784    25.784 r  CLKA0/O
                         net (fo=1, routed)           1.388    27.172    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    27.244 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.311    28.555    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    28.620 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.572    30.192    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    30.264 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2416, routed)        1.144    31.408    FitGbtPrg/TX_Data_Gen_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X40Y71         FDRE                                         r  FitGbtPrg/TX_Data_Gen_comp/gbt_data_counter_reg[28]/C
                         clock pessimism              0.431    31.839    
                         clock uncertainty           -0.108    31.731    
    SLICE_X40Y71         FDRE (Setup_fdre_C_CE)      -0.253    31.478    FitGbtPrg/TX_Data_Gen_comp/gbt_data_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         31.478    
                         arrival time                         -13.625    
  -------------------------------------------------------------------
                         slack                                 17.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/time_out_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/time_out_2ms_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLKsys40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKsys40 rise@0.000ns - CLKsys40 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.156ns (41.707%)  route 0.218ns (58.293%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.840ns
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKsys40 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  CLKA0/O
                         net (fo=1, routed)           0.700     1.118    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.144 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.645     1.789    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.839 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.744     2.583    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.609 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2416, routed)        0.567     3.176    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/TXDataClk
    SLICE_X99Y151        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/time_out_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y151        FDRE (Prop_fdre_C_Q)         0.100     3.276 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/time_out_counter_reg[13]/Q
                         net (fo=3, routed)           0.095     3.371    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/time_out_counter_reg[13]
    SLICE_X98Y150        LUT4 (Prop_lut4_I1_O)        0.028     3.399 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/time_out_2ms_i_3__0/O
                         net (fo=3, routed)           0.123     3.522    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/time_out_2ms_i_3__0_n_0
    SLICE_X98Y149        LUT4 (Prop_lut4_I2_O)        0.028     3.550 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/time_out_2ms_i_1/O
                         net (fo=1, routed)           0.000     3.550    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/time_out_2ms_i_1_n_0
    SLICE_X98Y149        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/time_out_2ms_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKsys40 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  CLKA0/O
                         net (fo=1, routed)           0.765     1.264    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.294 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.874     2.168    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.221 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.807     3.028    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.058 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2416, routed)        0.782     3.840    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/TXDataClk
    SLICE_X98Y149        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/time_out_2ms_reg/C
                         clock pessimism             -0.449     3.391    
    SLICE_X98Y149        FDRE (Hold_fdre_C_D)         0.087     3.478    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/time_out_2ms_reg
  -------------------------------------------------------------------
                         required time                         -3.478    
                         arrival time                           3.550    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKsys40
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         25.000      19.286     GTXE2_CHANNEL_X0Y0  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2    n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y1     tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C                n/a            0.400         12.500      12.100     SLICE_X84Y35        FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         12.500      12.150     SLICE_X89Y58        FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.POR_A_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  LCLK160_LCLK_PLL
  To Clock:  LCLK160_LCLK_PLL

Setup :            0  Failing Endpoints,  Worst Slack        2.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.349ns  (required time - arrival time)
  Source:                 an_t_reg/C
                            (falling edge-triggered cell FDRE clocked by LCLK160_LCLK_PLL  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            l_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by LCLK160_LCLK_PLL  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             LCLK160_LCLK_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (LCLK160_LCLK_PLL rise@6.250ns - LCLK160_LCLK_PLL fall@3.125ns)
  Data Path Delay:        0.695ns  (logic 0.301ns (43.327%)  route 0.394ns (56.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.384ns = ( 9.634 - 6.250 ) 
    Source Clock Delay      (SCD):    3.699ns = ( 6.824 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LCLK160_LCLK_PLL fall edge)
                                                      3.125     3.125 f  
    AB2                                               0.000     3.125 f  CLKA_P (IN)
                         net (fo=0)                   0.000     3.125    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.893     4.018 f  CLKA0/O
                         net (fo=1, routed)           1.468     5.486    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     5.566 f  clka_BUFG_inst/O
                         net (fo=178, routed)         1.455     7.021    Lclk0/inst/clk40
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.855     5.166 f  Lclk0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021     6.187    Lclk0/inst/LCLK160_LCLK_PLL
    BUFHCE_X1Y22         BUFH (Prop_bufh_I_O)         0.095     6.282 f  Lclk0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542     6.824    lclk160
    SLICE_X58Y92         FDRE                                         r  an_t_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y92         FDRE (Prop_fdre_C_Q)         0.258     7.082 r  an_t_reg/Q
                         net (fo=3, routed)           0.394     7.476    an_t
    SLICE_X57Y89         LUT3 (Prop_lut3_I2_O)        0.043     7.519 r  l_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     7.519    l_cnt[0]_i_1_n_0
    SLICE_X57Y89         FDRE                                         r  l_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK160_LCLK_PLL rise edge)
                                                      6.250     6.250 r  
    AB2                                               0.000     6.250 r  CLKA_P (IN)
                         net (fo=0)                   0.000     6.250    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.784     7.034 r  CLKA0/O
                         net (fo=1, routed)           1.388     8.422    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.494 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.330     9.824    Lclk0/inst/clk40
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.679     8.145 r  Lclk0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.928     9.073    Lclk0/inst/LCLK160_LCLK_PLL
    BUFHCE_X1Y22         BUFH (Prop_bufh_I_O)         0.064     9.137 r  Lclk0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.497     9.634    lclk160
    SLICE_X57Y89         FDRE                                         r  l_cnt_reg[0]/C
                         clock pessimism              0.290     9.924    
                         clock uncertainty           -0.088     9.837    
    SLICE_X57Y89         FDRE (Setup_fdre_C_D)        0.032     9.869    l_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.869    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                  2.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 a0_t_reg/C
                            (rising edge-triggered cell FDRE clocked by LCLK160_LCLK_PLL  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            l_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by LCLK160_LCLK_PLL  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             LCLK160_LCLK_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LCLK160_LCLK_PLL rise@0.000ns - LCLK160_LCLK_PLL rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.157ns (73.159%)  route 0.058ns (26.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LCLK160_LCLK_PLL rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  CLKA0/O
                         net (fo=1, routed)           0.700     1.118    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.144 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.651     1.795    Lclk0/inst/clk40
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -0.745     1.050 r  Lclk0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.376     1.426    Lclk0/inst/LCLK160_LCLK_PLL
    BUFHCE_X1Y22         BUFH (Prop_bufh_I_O)         0.023     1.449 r  Lclk0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.286     1.735    lclk160
    SLICE_X57Y89         FDRE                                         r  a0_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.091     1.826 r  a0_t_reg/Q
                         net (fo=2, routed)           0.058     1.883    a0_t
    SLICE_X57Y89         LUT4 (Prop_lut4_I2_O)        0.066     1.949 r  l_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.949    l_cnt[1]_i_1_n_0
    SLICE_X57Y89         FDRE                                         r  l_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK160_LCLK_PLL rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  CLKA0/O
                         net (fo=1, routed)           0.765     1.264    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.294 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.881     2.175    Lclk0/inst/clk40
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -0.985     1.190 r  Lclk0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.432     1.622    Lclk0/inst/LCLK160_LCLK_PLL
    BUFHCE_X1Y22         BUFH (Prop_bufh_I_O)         0.045     1.667 r  Lclk0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.437     2.104    lclk160
    SLICE_X57Y89         FDRE                                         r  l_cnt_reg[1]/C
                         clock pessimism             -0.369     1.735    
    SLICE_X57Y89         FDRE (Hold_fdre_C_D)         0.060     1.795    l_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         LCLK160_LCLK_PLL
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { Lclk0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFH/I             n/a            1.349         6.250       4.901      BUFHCE_X1Y22    Lclk0/inst/clkout1_buf/I
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       6.250       153.750    PLLE2_ADV_X1Y1  Lclk0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.400         3.125       2.725      SLICE_X57Y89    a0_t_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         3.125       2.775      SLICE_X57Y89    a0_t_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM320_PH_1
  To Clock:  clkfbout_MMCM320_PH_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       24.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM320_PH_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { tcma/PLL1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937         25.000      24.063     MMCME2_ADV_X1Y1  tcma/PLL1/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y1  tcma/PLL1/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  l_fbout
  To Clock:  l_fbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         l_fbout
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Lclk0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFH/I             n/a            1.349         25.000      23.651     BUFHCE_X1Y23    lclk_fbH/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y1  Lclk0/inst/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  MCLKC
  To Clock:  MCLKC

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCLKC
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { CLKC_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            0.937         25.000      24.063     MMCME2_ADV_X0Y1  tcmc/PLL1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y1  tcmc/PLL1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y1  tcmc/PLL1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y1  tcmc/PLL1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK320_90_MMCM320_PH
  To Clock:  CLK320_90_MMCM320_PH

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.776ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK320_90_MMCM320_PH
Waveform(ns):       { 0.781 2.344 }
Period(ns):         3.125
Sources:            { tcmc/PLL1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.349         3.125       1.776      BUFGCTRL_X0Y6    tcmc/PLL1/inst/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.125       210.235    MMCME2_ADV_X0Y1  tcmc/PLL1/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLKC320
  To Clock:  CLKC320

Setup :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.654ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 tcmc/HDMIA[9].HDMI_RX/TTsr_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by CLKC320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            tcmc/HDMIA[9].HDMI_RX/TD_bpos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLKC320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLKC320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLKC320 rise@3.125ns - CLKC320 rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 0.474ns (17.905%)  route 2.173ns (82.095%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.421ns = ( 7.546 - 3.125 ) 
    Source Clock Delay      (SCD):    4.769ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKC320 rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  CLKC_P (IN)
                         net (fo=0)                   0.000     0.000    CLKC_P
    P23                  IBUFDS (Prop_ibufds_I_O)     0.732     0.732 r  CLKC0/O
                         net (fo=1, routed)           0.962     1.694    tcmc/PLL1/inst/MCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.763 r  tcmc/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     3.423    tcmc/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.080     3.503 r  tcmc/PLL1/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.266     4.769    tcmc/HDMIA[9].HDMI_RX/CLK320
    SLICE_X48Y52         FDRE                                         r  tcmc/HDMIA[9].HDMI_RX/TTsr_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.216     4.985 r  tcmc/HDMIA[9].HDMI_RX/TTsr_reg[0][4]/Q
                         net (fo=4, routed)           0.576     5.560    tcmc/HDMIA[9].HDMI_RX/p_1_in72_in
    SLICE_X49Y52         LUT4 (Prop_lut4_I1_O)        0.043     5.603 r  tcmc/HDMIA[9].HDMI_RX/TD_bpos[1]_i_3__18/O
                         net (fo=4, routed)           0.215     5.819    tcmc/HDMIA[9].HDMI_RX/R73_out
    SLICE_X49Y51         LUT6 (Prop_lut6_I4_O)        0.043     5.862 r  tcmc/HDMIA[9].HDMI_RX/TD_bpos[2]_i_19__18/O
                         net (fo=2, routed)           0.165     6.027    tcmc/HDMIA[9].HDMI_RX/TD_bpos[2]_i_19__18_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I0_O)        0.043     6.070 r  tcmc/HDMIA[9].HDMI_RX/TD_bpos[2]_i_18__18/O
                         net (fo=2, routed)           0.226     6.296    tcmc/HDMIA[9].HDMI_RX/TD_bpos[2]_i_18__18_n_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.043     6.339 f  tcmc/HDMIA[9].HDMI_RX/TD_bpos[2]_i_9__18/O
                         net (fo=1, routed)           0.334     6.673    tcmc/HDMIA[9].HDMI_RX/TD_bpos[2]_i_9__18_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I0_O)        0.043     6.716 f  tcmc/HDMIA[9].HDMI_RX/TD_bpos[2]_i_4__18/O
                         net (fo=3, routed)           0.273     6.989    tcmc/HDMIA[9].HDMI_RX/TD_bpos[2]_i_4__18_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I1_O)        0.043     7.032 r  tcmc/HDMIA[9].HDMI_RX/TD_bpos[2]_i_1__18/O
                         net (fo=6, routed)           0.384     7.416    tcmc/HDMIA[9].HDMI_RX/TD_bpos
    SLICE_X47Y50         FDRE                                         r  tcmc/HDMIA[9].HDMI_RX/TD_bpos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKC320 rise edge)    3.125     3.125 r  
    P23                                               0.000     3.125 r  CLKC_P (IN)
                         net (fo=0)                   0.000     3.125    CLKC_P
    P23                  IBUFDS (Prop_ibufds_I_O)     0.657     3.782 r  CLKC0/O
                         net (fo=1, routed)           0.895     4.677    tcmc/PLL1/inst/MCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     4.742 r  tcmc/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     6.320    tcmc/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     6.392 r  tcmc/PLL1/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.154     7.546    tcmc/HDMIA[9].HDMI_RX/CLK320
    SLICE_X47Y50         FDRE                                         r  tcmc/HDMIA[9].HDMI_RX/TD_bpos_reg[2]/C
                         clock pessimism              0.309     7.855    
                         clock uncertainty           -0.080     7.775    
    SLICE_X47Y50         FDRE (Setup_fdre_C_CE)      -0.194     7.581    tcmc/HDMIA[9].HDMI_RX/TD_bpos_reg[2]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  0.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 tcmc/HDMIA[9].HDMI_RX/sig_loss_cou_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKC320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            tcmc/HDMIA[9].HDMI_RX/sig_loss_cou_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by CLKC320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLKC320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKC320 rise@0.000ns - CLKC320 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.349%)  route 0.268ns (67.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.820ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKC320 rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  CLKC_P (IN)
                         net (fo=0)                   0.000     0.000    CLKC_P
    P23                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  CLKC0/O
                         net (fo=1, routed)           0.503     0.905    tcmc/PLL1/inst/MCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.955 r  tcmc/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748     1.703    tcmc/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.729 r  tcmc/PLL1/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.607     2.336    tcmc/HDMIA[9].HDMI_RX/CLK320
    SLICE_X24Y50         FDRE                                         r  tcmc/HDMIA[9].HDMI_RX/sig_loss_cou_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y50         FDRE (Prop_fdre_C_Q)         0.100     2.436 r  tcmc/HDMIA[9].HDMI_RX/sig_loss_cou_reg[0][0]/Q
                         net (fo=9, routed)           0.268     2.703    tcmc/HDMIA[9].HDMI_RX/sig_loss_cou_reg[0]_209[0]
    SLICE_X24Y49         LUT5 (Prop_lut5_I2_O)        0.028     2.731 r  tcmc/HDMIA[9].HDMI_RX/sig_loss_cou[0][4]_i_1__18/O
                         net (fo=1, routed)           0.000     2.731    tcmc/HDMIA[9].HDMI_RX/plusOp[4]
    SLICE_X24Y49         FDRE                                         r  tcmc/HDMIA[9].HDMI_RX/sig_loss_cou_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKC320 rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  CLKC_P (IN)
                         net (fo=0)                   0.000     0.000    CLKC_P
    P23                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  CLKC0/O
                         net (fo=1, routed)           0.553     1.028    tcmc/PLL1/inst/MCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.081 r  tcmc/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811     1.892    tcmc/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.922 r  tcmc/PLL1/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.898     2.820    tcmc/HDMIA[9].HDMI_RX/CLK320
    SLICE_X24Y49         FDRE                                         r  tcmc/HDMIA[9].HDMI_RX/sig_loss_cou_reg[0][4]/C
                         clock pessimism             -0.221     2.599    
    SLICE_X24Y49         FDRE (Hold_fdre_C_D)         0.061     2.660    tcmc/HDMIA[9].HDMI_RX/sig_loss_cou_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -2.660    
                         arrival time                           2.731    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKC320
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { tcmc/PLL1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.426         3.125       0.699      DSP48_X3Y28      MULC/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.125       210.235    MMCME2_ADV_X0Y1  tcmc/PLL1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    MMCME2_ADV/PSCLK    n/a            0.909         1.562       0.654      MMCME2_ADV_X0Y1  tcmc/PLL1/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK    n/a            0.909         1.562       0.654      MMCME2_ADV_X0Y1  tcmc/PLL1/inst/mmcm_adv_inst/PSCLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM320_PH
  To Clock:  clkfbout_MMCM320_PH

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       24.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM320_PH
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { tcmc/PLL1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937         25.000      24.063     MMCME2_ADV_X0Y1  tcmc/PLL1/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y1  tcmc/PLL1/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  MGTCLK
  To Clock:  MGTCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by MGTCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by MGTCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MGTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MGTCLK rise@5.000ns - MGTCLK rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.914ns = ( 14.914 - 5.000 ) 
    Source Clock Delay      (SCD):    12.212ns
    Clock Pessimism Removal (CPR):    2.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGTCLK rise edge)     0.000     0.000 r  
    H6                                                0.000     0.000 r  MGTCLK_P (IN)
                         net (fo=0)                   0.000     0.000    MGTCLK_P
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  MGTCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    MGTCLK_P_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  GTEBUF/O
                         net (fo=2, routed)           9.246    11.381    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/MgtRefClk
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.300    11.681 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.531    12.212    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X104Y149       SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y149       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980    13.192 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000    13.192    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X104Y149       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock MGTCLK rise edge)     5.000     5.000 r  
    H6                                                0.000     5.000 r  MGTCLK_P (IN)
                         net (fo=0)                   0.000     5.000    MGTCLK_P
    H6                   IBUF (Prop_ibuf_I_O)         0.000     5.000 r  MGTCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    MGTCLK_P_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     6.285 r  GTEBUF/O
                         net (fo=2, routed)           7.877    14.162    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/MgtRefClk
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.274    14.436 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.478    14.914    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X104Y149       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism              2.298    17.212    
                         clock uncertainty           -0.035    17.177    
    SLICE_X104Y149       FDRE (Setup_fdre_C_D)        0.064    17.241    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         17.241    
                         arrival time                         -13.192    
  -------------------------------------------------------------------
                         slack                                  4.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by MGTCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by MGTCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MGTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGTCLK rise@0.000ns - MGTCLK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.936ns
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    1.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGTCLK rise edge)     0.000     0.000 r  
    H6                                                0.000     0.000 r  MGTCLK_P (IN)
                         net (fo=0)                   0.000     0.000    MGTCLK_P
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  MGTCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    MGTCLK_P_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GTEBUF/O
                         net (fo=2, routed)           4.696     5.137    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/MgtRefClk
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.090     5.227 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.277     5.504    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X104Y149       SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y149       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     5.775 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     5.775    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X104Y149       SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock MGTCLK rise edge)     0.000     0.000 r  
    H6                                                0.000     0.000 r  MGTCLK_P (IN)
                         net (fo=0)                   0.000     0.000    MGTCLK_P
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  MGTCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    MGTCLK_P_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GTEBUF/O
                         net (fo=2, routed)           5.797     6.529    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/MgtRefClk
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.093     6.622 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.314     6.936    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X104Y149       SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -1.432     5.504    
    SLICE_X104Y149       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     5.603    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -5.603    
                         arrival time                           5.775    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MGTCLK
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MGTCLK_P }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I       n/a            1.666         5.000       3.334      BUFR_X1Y11      FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/I
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.550         2.500       1.950      SLICE_X104Y149  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.550         2.500       1.950      SLICE_X104Y149  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  RxWordCLK
  To Clock:  RxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/DONE_O_reg/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM_reg[0]/CE
                            (falling edge-triggered cell FDPE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (RxWordCLK fall@4.167ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.302ns (29.411%)  route 0.725ns (70.589%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.907ns = ( 6.074 - 4.167 ) 
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.159     2.064    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X79Y138        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/DONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y138        FDCE (Prop_fdce_C_Q)         0.216     2.280 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/DONE_O_reg/Q
                         net (fo=2, routed)           0.448     2.728    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/deserializerDone
    SLICE_X78Y140        LUT4 (Prop_lut4_I0_O)        0.043     2.771 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM[3]_i_3/O
                         net (fo=1, routed)           0.178     2.950    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM[3]_i_3_n_0
    SLICE_X78Y140        LUT4 (Prop_lut4_I3_O)        0.043     2.993 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM[3]_i_1/O
                         net (fo=4, routed)           0.098     3.091    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM[3]_i_1_n_0
    SLICE_X78Y140        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785     4.951    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     5.023 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.050     6.073    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X78Y140        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.136     6.209    
                         clock uncertainty           -0.035     6.174    
    SLICE_X78Y140        FDPE (Setup_fdpe_C_CE)      -0.166     6.008    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM_reg[0]
  -------------------------------------------------------------------
                         required time                          6.008    
                         arrival time                          -3.091    
  -------------------------------------------------------------------
                         slack                                  2.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.rxMgtRdy_r_reg/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/D
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RxWordCLK rise@0.000ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.581     0.942    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.rxMgtRdy_r_reg_0
    SLICE_X95Y139        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.rxMgtRdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y139        FDCE (Prop_fdce_C_Q)         0.100     1.042 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.rxMgtRdy_r_reg/Q
                         net (fo=1, routed)           0.055     1.097    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rxMgtRdy_r
    SLICE_X95Y139        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.781     1.181    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.rxMgtRdy_r_reg_0
    SLICE_X95Y139        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/C
                         clock pessimism             -0.239     0.942    
    SLICE_X95Y139        FDCE (Hold_fdce_C_D)         0.047     0.989    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RxWordCLK
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            3.200         8.333       5.133      GTXE2_CHANNEL_X0Y0  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y4     FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y4     FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y4     FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  RXDataCLK
  To Clock:  RXDataCLK

Setup :            0  Failing Endpoints,  Worst Slack       11.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.360ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/D
                            (falling edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (RXDataCLK fall@12.500ns - RXDataCLK rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.297ns (29.391%)  route 0.713ns (70.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.907ns = ( 14.407 - 12.500 ) 
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.445     2.350    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -0.754 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.579     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         1.161     2.066    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RXDataClk
    SLICE_X82Y139        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y139        FDRE (Prop_fdre_C_Q)         0.254     2.320 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/Q
                         net (fo=2, routed)           0.419     2.739    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t
    SLICE_X80Y139        LUT1 (Prop_lut1_I0_O)        0.043     2.782 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_i_1/O
                         net (fo=2, routed)           0.294     3.076    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_0_in
    SLICE_X81Y139        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK fall edge)
                                                     12.500    12.500 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    12.500 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785    13.285    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072    13.356 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.243    14.599    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.793    11.806 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.478    13.284    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.356 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         1.050    14.406    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RXDataClk
    SLICE_X81Y139        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/C  (IS_INVERTED)
                         clock pessimism              0.136    14.542    
                         clock uncertainty           -0.090    14.453    
    SLICE_X81Y139        FDRE (Setup_fdre_C_D)       -0.016    14.437    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                 11.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_DATA_O_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RXDataCLK rise@0.000ns - RXDataCLK rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.707%)  route 0.056ns (30.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.658     1.019    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.442    -0.423 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.758     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         0.633     0.994    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_FRAMECLK_O
    SLICE_X95Y88         FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y88         FDCE (Prop_fdce_C_Q)         0.100     1.094 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[6]/Q
                         net (fo=2, routed)           0.056     1.150    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/p_11_in
    SLICE_X94Y88         LUT3 (Prop_lut3_I0_O)        0.028     1.178 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_DATA_O[6]_i_1/O
                         net (fo=1, routed)           0.000     1.178    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/p_40_out[6]
    SLICE_X94Y88         FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_DATA_O_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.892     1.292    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.744    -0.452 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.822     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         0.853     1.253    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_FRAMECLK_O
    SLICE_X94Y88         FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_DATA_O_reg[6]/C
                         clock pessimism             -0.248     1.005    
    SLICE_X94Y88         FDRE (Hold_fdre_C_D)         0.087     1.092    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_DATA_O_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RXDataCLK
Waveform(ns):       { 0.000 12.500 }
Period(ns):         24.999
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.349         24.999      23.649     BUFGCTRL_X0Y29   FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.999      188.361    MMCME2_ADV_X0Y4  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.400         12.499      12.099     SLICE_X82Y90     FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         12.499      12.149     SLICE_X84Y86     FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
  To Clock:  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.984ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.349         8.333       6.984      BUFGCTRL_X0Y28   FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y4  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  SPI
  To Clock:  SPI

Setup :            0  Failing Endpoints,  Worst Slack       29.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.330ns  (required time - arrival time)
  Source:                 CS
                            (input port clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MISO
                            (output port clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SPI
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (SPI rise@100.000ns - SPI fall@50.000ns)
  Data Path Delay:        5.635ns  (logic 4.385ns (77.815%)  route 1.250ns (22.185%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)
  Input Delay:            10.000ns
  Output Delay:           5.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPI fall edge)       50.000    50.000 f  
                         input delay                 10.000    60.000    
    B20                                               0.000    60.000 f  CS (IN)
                         net (fo=0)                   0.000    60.000    CS
    B20                  IBUF (Prop_ibuf_I_O)         1.445    61.445 f  cs1/O
                         net (fo=19, routed)          1.250    62.695    CSi
    D21                  OBUFT (TriStatE_obuft_T_O)
                                                      2.939    65.635 r  miso1/O
                         net (fo=0)                   0.000    65.635    MISO
    D21                                                               r  MISO (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SPI rise edge)      100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -5.000    94.965    
  -------------------------------------------------------------------
                         required time                         94.965    
                         arrival time                         -65.635    
  -------------------------------------------------------------------
                         slack                                 29.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 SPI_DATA_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SPI_DATA_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SPI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPI rise@0.000ns - SPI rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (66.860%)  route 0.063ns (33.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPI rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    SCK
    D23                  IBUF (Prop_ibuf_I_O)         0.461     0.461 r  sck1/O
                         net (fo=1, routed)           0.704     1.165    SCKi
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.191 r  SCKi_BUFG_inst/O
                         net (fo=171, routed)         0.591     1.782    SCKi_BUFG
    SLICE_X55Y89         FDRE                                         r  SPI_DATA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.100     1.882 r  SPI_DATA_reg[8]/Q
                         net (fo=10, routed)          0.063     1.945    SPI_DATA_reg_n_0_[8]
    SLICE_X54Y89         LUT6 (Prop_lut6_I4_O)        0.028     1.973 r  SPI_DATA[9]_i_1/O
                         net (fo=1, routed)           0.000     1.973    SPI_DATA[9]_i_1_n_0
    SLICE_X54Y89         FDRE                                         r  SPI_DATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPI rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    SCK
    D23                  IBUF (Prop_ibuf_I_O)         0.657     0.657 r  sck1/O
                         net (fo=1, routed)           0.769     1.426    SCKi
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.456 r  SCKi_BUFG_inst/O
                         net (fo=171, routed)         0.810     2.266    SCKi_BUFG
    SLICE_X54Y89         FDRE                                         r  SPI_DATA_reg[9]/C
                         clock pessimism             -0.473     1.793    
    SLICE_X54Y89         FDRE (Hold_fdre_C_D)         0.087     1.880    SPI_DATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SPI
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { SCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.349         100.000     98.651     BUFGCTRL_X0Y4  SCKi_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X49Y146  mac_addr_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X51Y146  mac_addr_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  TxWordCLK
  To Clock:  TxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.766ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/readAddrCtrl40b_gen.readAddress_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             TxWordCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (TxWordCLK rise@8.333ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.259ns (8.086%)  route 2.944ns (91.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.964ns = ( 10.297 - 8.333 ) 
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.825     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.167     2.072    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/cpllpd_wait_reg[95]_5
    SLICE_X97Y139        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y139        FDCE (Prop_fdce_C_Q)         0.216     2.288 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/Q
                         net (fo=3, routed)           1.684     3.972    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/GBT_Status_O_reg[mgtLinkReady]
    SLICE_X96Y75         LUT3 (Prop_lut3_I2_O)        0.043     4.015 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/writeAddress[2]_i_1/O
                         net (fo=9, routed)           1.260     5.275    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/SR[0]
    SLICE_X102Y103       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/readAddrCtrl40b_gen.readAddress_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.785     9.118    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.072     9.190 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.107    10.297    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/readAddrCtrl40b_gen.readAddress_reg[0]_0
    SLICE_X102Y103       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/readAddrCtrl40b_gen.readAddress_reg[1]/C
                         clock pessimism              0.115    10.412    
                         clock uncertainty           -0.035    10.377    
    SLICE_X102Y103       FDRE (Setup_fdre_C_R)       -0.295    10.082    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/readAddrCtrl40b_gen.readAddress_reg[1]
  -------------------------------------------------------------------
                         required time                         10.082    
                         arrival time                          -5.275    
  -------------------------------------------------------------------
                         slack                                  4.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             TxWordCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TxWordCLK rise@0.000ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.583     0.944    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X95Y144        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y144        FDRE (Prop_fdre_C_Q)         0.100     1.044 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.099    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X95Y144        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.783     1.183    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X95Y144        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.239     0.944    
    SLICE_X95Y144        FDRE (Hold_fdre_C_D)         0.047     0.991    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TxWordCLK
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.200         8.333       5.133      GTXE2_CHANNEL_X0Y0  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         4.166       3.766      SLICE_X95Y144       FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         4.167       3.817      SLICE_X102Y102      FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/readAddrCtrl40b_gen.readAddress_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  eth_refclk
  To Clock:  eth_refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.649ns  (required time - arrival time)
  Source:                 ipbus_module/eth/to_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/to_cnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.352ns (17.483%)  route 1.661ns (82.517%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 10.278 - 8.000 ) 
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.959ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.500     2.636    ipbus_module/gt_clkin
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.095     2.731 r  ipbus_module/gtgen0.bufh_gt0/O
                         net (fo=39, routed)          0.531     3.262    ipbus_module/eth/clk_gt125
    SLICE_X56Y169        FDRE                                         r  ipbus_module/eth/to_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y169        FDRE (Prop_fdre_C_Q)         0.216     3.478 f  ipbus_module/eth/to_cnt_reg[5]/Q
                         net (fo=2, routed)           0.418     3.895    ipbus_module/eth/to_cnt_reg[5]
    SLICE_X57Y168        LUT6 (Prop_lut6_I5_O)        0.043     3.938 r  ipbus_module/eth/rdy_i_3/O
                         net (fo=1, routed)           0.495     4.433    ipbus_module/eth/rdy_i_3_n_0
    SLICE_X57Y170        LUT4 (Prop_lut4_I0_O)        0.043     4.476 r  ipbus_module/eth/rdy_i_2/O
                         net (fo=8, routed)           0.329     4.805    ipbus_module/eth/rdy_i_2_n_0
    SLICE_X57Y171        LUT3 (Prop_lut3_I2_O)        0.050     4.855 r  ipbus_module/eth/to_cnt[0]_i_2/O
                         net (fo=23, routed)          0.420     5.275    ipbus_module/eth/to_cnt__0
    SLICE_X56Y173        FDRE                                         r  ipbus_module/eth/to_cnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    K6                                                0.000     8.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     8.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.442     9.728    ipbus_module/gt_clkin
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.064     9.792 r  ipbus_module/gtgen0.bufh_gt0/O
                         net (fo=39, routed)          0.486    10.278    ipbus_module/eth/clk_gt125
    SLICE_X56Y173        FDRE                                         r  ipbus_module/eth/to_cnt_reg[20]/C
                         clock pessimism              0.959    11.237    
                         clock uncertainty           -0.035    11.201    
    SLICE_X56Y173        FDRE (Setup_fdre_C_CE)      -0.277    10.924    ipbus_module/eth/to_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         10.924    
                         arrival time                          -5.275    
  -------------------------------------------------------------------
                         slack                                  5.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/nuke_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/clocks/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.171ns (76.371%)  route 0.053ns (23.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.375ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.136     0.578    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.023     0.601 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.284     0.885    ipbus_module/clocks/clk_cmt125
    SLICE_X54Y165        FDRE                                         r  ipbus_module/clocks/nuke_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y165        FDRE (Prop_fdre_C_Q)         0.107     0.992 r  ipbus_module/clocks/nuke_d2_reg/Q
                         net (fo=1, routed)           0.053     1.044    ipbus_module/clocks/nuke_d2
    SLICE_X54Y165        LUT2 (Prop_lut2_I0_O)        0.064     1.108 r  ipbus_module/clocks/rst_i_1/O
                         net (fo=1, routed)           0.000     1.108    ipbus_module/clocks/rst0
    SLICE_X54Y165        FDRE                                         r  ipbus_module/clocks/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.164     0.897    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.045     0.942 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.433     1.375    ipbus_module/clocks/clk_cmt125
    SLICE_X54Y165        FDRE                                         r  ipbus_module/clocks/rst_reg/C
                         clock pessimism             -0.490     0.885    
    SLICE_X54Y165        FDRE (Hold_fdre_C_D)         0.087     0.972    ipbus_module/clocks/rst_reg
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_refclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ETHCLK_P }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y1  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/DRPCLK
Max Period        n/a     PLLE2_ADV/CLKIN1      n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y3      ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1      n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y3      ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1      n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y3      ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb
  To Clock:  clk_ipb

Setup :            0  Failing Endpoints,  Worst Slack       10.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.362ns  (required time - arrival time)
  Source:                 MISOA[0]
                            (input port clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb rise@32.000ns - clk_ipb rise@0.000ns)
  Data Path Delay:        13.489ns  (logic 1.931ns (14.314%)  route 11.558ns (85.686%))
  Logic Levels:           11  (IBUF=1 LUT3=1 LUT5=3 LUT6=6)
  Input Delay:            10.000ns
  Clock Path Skew:        2.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 36.969 - 32.000 ) 
    Source Clock Delay      (SCD):    3.540ns
    Clock Pessimism Removal (CPR):    0.995ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb rise edge)    0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.500     2.636    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.095     2.731 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.740     3.471    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.540 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                 10.000    13.540    
    J8                                                0.000    13.540 f  MISOA[0] (IN)
                         net (fo=0)                   0.000    13.540    MISOA[0]
    J8                   IBUF (Prop_ibuf_I_O)         1.413    14.952 f  SPI_IO[0].SPI_misoa/O
                         net (fo=3, routed)           5.087    20.039    ipbus_module/ipbus/trans/sm/misoai_0
    SLICE_X72Y107        LUT5 (Prop_lut5_I3_O)        0.043    20.082 r  ipbus_module/ipbus/trans/sm/rmw_input[24]_i_65/O
                         net (fo=1, routed)           0.390    20.473    ipbus_module/ipbus/trans/sm/rmw_input[24]_i_65_n_0
    SLICE_X76Y107        LUT3 (Prop_lut3_I0_O)        0.047    20.520 r  ipbus_module/ipbus/trans/sm/rmw_input[24]_i_49/O
                         net (fo=1, routed)           0.516    21.035    ipbus_module/ipbus/trans/sm/DO[24]
    SLICE_X74Y111        LUT5 (Prop_lut5_I1_O)        0.127    21.162 r  ipbus_module/ipbus/trans/sm/rmw_input[24]_i_39/O
                         net (fo=1, routed)           0.828    21.991    ipbus_module/ipbus/trans/sm/rmw_input[24]_i_39_n_0
    SLICE_X47Y110        LUT6 (Prop_lut6_I5_O)        0.043    22.034 r  ipbus_module/ipbus/trans/sm/rmw_input[24]_i_31/O
                         net (fo=1, routed)           0.748    22.781    ipbus_module/ipbus/trans/sm/rmw_input[24]_i_31_n_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I0_O)        0.043    22.824 r  ipbus_module/ipbus/trans/sm/rmw_input[24]_i_22/O
                         net (fo=1, routed)           0.317    23.141    ipbus_module/ipbus/trans/sm/rmw_input[24]_i_22_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I3_O)        0.043    23.184 r  ipbus_module/ipbus/trans/sm/rmw_input[24]_i_13/O
                         net (fo=1, routed)           0.188    23.372    ipbus_module/ipbus/trans/sm/rmw_input[24]_i_13_n_0
    SLICE_X43Y87         LUT6 (Prop_lut6_I1_O)        0.043    23.415 r  ipbus_module/ipbus/trans/sm/rmw_input[24]_i_7/O
                         net (fo=1, routed)           0.620    24.035    ipbus_module/ipbus/trans/sm/rmw_input[24]_i_7_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I2_O)        0.043    24.078 r  ipbus_module/ipbus/trans/sm/rmw_input[24]_i_3/O
                         net (fo=1, routed)           0.257    24.335    ipbus_module/ipbus/trans/sm/rmw_input[24]_i_3_n_0
    SLICE_X50Y93         LUT5 (Prop_lut5_I1_O)        0.043    24.378 r  ipbus_module/ipbus/trans/sm/rmw_input[24]_i_1/O
                         net (fo=2, routed)           1.809    26.187    ipbus_module/ipbus/trans/iface/D[24]
    SLICE_X36Y139        LUT6 (Prop_lut6_I1_O)        0.043    26.230 r  ipbus_module/ipbus/trans/iface/ram_reg_6_i_4/O
                         net (fo=1, routed)           0.799    27.029    ipbus_module/ipbus/udp_if/ipbus_tx_ram/tx_dia[24]
    RAMB36_X1Y30         RAMB36E1                                     r  ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)   32.000    32.000 r  
    K6                                                0.000    32.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000    32.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    33.285 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.442    33.728    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.064    33.792 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.688    34.480    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    34.545 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.277    35.822    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072    35.894 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=5303, routed)        1.076    36.969    ipbus_module/ipbus/udp_if/ipbus_tx_ram/clkout1
    RAMB36_X1Y30         RAMB36E1                                     r  ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
                         clock pessimism              0.995    37.964    
                         clock uncertainty           -0.085    37.879    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.489    37.390    ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_6
  -------------------------------------------------------------------
                         required time                         37.390    
                         arrival time                         -27.029    
  -------------------------------------------------------------------
                         slack                                 10.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 PM_SC[6].pm_spiC/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            PM_SC[6].pm_spiC/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb rise@0.000ns - clk_ipb rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.955%)  route 0.150ns (60.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.923ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb rise edge)    0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.136     0.578    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.023     0.601 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.347     0.948    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.998 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.577    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.603 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=5303, routed)        0.601     2.204    PM_SC[6].pm_spiC/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X63Y99         FDRE                                         r  PM_SC[6].pm_spiC/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.100     2.304 r  PM_SC[6].pm_spiC/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/Q
                         net (fo=5, routed)           0.150     2.454    PM_SC[6].pm_spiC/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[6]
    SLICE_X62Y100        FDRE                                         r  PM_SC[6].pm_spiC/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)    0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.164     0.897    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.045     0.942 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.509     1.451    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.504 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.642     2.146    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     2.176 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=5303, routed)        0.747     2.923    PM_SC[6].pm_spiC/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X62Y100        FDRE                                         r  PM_SC[6].pm_spiC/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
                         clock pessimism             -0.581     2.342    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.064     2.406    PM_SC[6].pm_spiC/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.406    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ipb
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     ICAPE2/CLK         n/a            10.000        32.000      22.000     ICAP_X0Y1       fl_upg/icp/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       32.000      128.000    PLLE2_ADV_X0Y3  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C             n/a            0.400         16.000      15.600     SLICE_X22Y124   PM_SC[9].pm_spiA/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         16.000      15.650     SLICE_X48Y105   PM_SC[8].pm_spiC/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL125
  To Clock:  clkfbout_PLL125

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            0.937         8.000       7.063      PLLE2_ADV_X0Y3  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y3  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  dly_clk
  To Clock:  dly_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dly_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y0  IDL1/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDL1/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  free_clk
  To Clock:  free_clk

Setup :            0  Failing Endpoints,  Worst Slack       13.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.502ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             free_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (free_clk rise@16.000ns - free_clk rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.383ns (17.173%)  route 1.847ns (82.827%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 20.039 - 16.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    1.142ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.500     2.636    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.095     2.731 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.740     3.471    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.540 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.029     4.569    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.095     4.664 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.539     5.203    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X64Y167        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y167        FDRE (Prop_fdre_C_Q)         0.254     5.457 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[24]/Q
                         net (fo=2, routed)           0.650     6.106    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[24]
    SLICE_X65Y165        LUT4 (Prop_lut4_I2_O)        0.043     6.149 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count[0]_i_11/O
                         net (fo=1, routed)           0.337     6.486    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count[0]_i_11_n_0
    SLICE_X65Y165        LUT5 (Prop_lut5_I4_O)        0.043     6.529 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count[0]_i_6/O
                         net (fo=2, routed)           0.424     6.953    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count[0]_i_6_n_0
    SLICE_X65Y163        LUT4 (Prop_lut4_I3_O)        0.043     6.996 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count[0]_i_1/O
                         net (fo=32, routed)          0.437     7.433    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count
    SLICE_X64Y168        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                     16.000    16.000 r  
    K6                                                0.000    16.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000    16.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    17.285 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.442    17.728    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.064    17.792 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.688    18.480    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.545 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.934    19.479    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.064    19.543 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.496    20.039    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X64Y168        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                         clock pessimism              1.142    21.181    
                         clock uncertainty           -0.076    21.104    
    SLICE_X64Y168        FDRE (Setup_fdre_C_CE)      -0.169    20.935    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]
  -------------------------------------------------------------------
                         required time                         20.935    
                         arrival time                          -7.433    
  -------------------------------------------------------------------
                         slack                                 13.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/D
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             free_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (free_clk rise@0.000ns - free_clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.682%)  route 0.064ns (33.318%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.723ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.136     0.578    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.023     0.601 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.347     0.948    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.998 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.380     1.378    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     1.401 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.293     1.694    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/independent_clock_bufg
    SLICE_X63Y156        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y156        FDRE (Prop_fdre_C_Q)         0.100     1.794 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg6/Q
                         net (fo=2, routed)           0.064     1.858    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/mmcm_lock_i
    SLICE_X62Y156        LUT5 (Prop_lut5_I4_O)        0.028     1.886 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/mmcm_lock_reclocked_i_1/O
                         net (fo=1, routed)           0.000     1.886    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked_n_0
    SLICE_X62Y156        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.164     0.897    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.045     0.942 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.509     1.451    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.504 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.436     1.940    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     1.985 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.443     2.428    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X62Y156        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/C
                         clock pessimism             -0.723     1.705    
    SLICE_X62Y156        FDRE (Hold_fdre_C_D)         0.087     1.792    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_reclocked_reg
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         free_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         16.000      14.462     GTXE2_CHANNEL_X0Y1  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/CPLLLOCKDETCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1             n/a            160.000       16.000      144.000    PLLE2_ADV_X0Y3      ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDSE/C                        n/a            0.400         8.000       7.600      SLICE_X63Y171       ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_onehot_rx_state_reg[0]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         8.000       7.650      SLICE_X65Y166       ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
  To Clock:  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       13.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.140ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/initialize_ram_complete_reg/C
                            (rising edge-triggered cell FDRE clocked by ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise@16.000ns - ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.259ns (10.409%)  route 2.229ns (89.591%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.004ns = ( 17.004 - 16.000 ) 
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.500     0.500    ipbus_module/eth/rxoutclk_ub
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.095     0.595 r  ipbus_module/eth/bufh_rx/O
                         net (fo=218, routed)         0.539     1.134    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X63Y182        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/initialize_ram_complete_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y182        FDRE (Prop_fdre_C_Q)         0.216     1.350 f  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/initialize_ram_complete_reg/Q
                         net (fo=8, routed)           0.763     2.113    ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/initialize_ram_complete
    SLICE_X56Y180        LUT2 (Prop_lut2_I1_O)        0.043     2.156 r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/wr_data_reg[28]_i_1/O
                         net (fo=55, routed)          1.466     3.622    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[0]_0[0]
    SLICE_X75Y179        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000    16.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.442    16.442    ipbus_module/eth/rxoutclk_ub
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.064    16.506 r  ipbus_module/eth/bufh_rx/O
                         net (fo=218, routed)         0.498    17.004    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X75Y179        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[16]/C
                         clock pessimism              0.089    17.093    
                         clock uncertainty           -0.035    17.058    
    SLICE_X75Y179        FDRE (Setup_fdre_C_R)       -0.295    16.763    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[16]
  -------------------------------------------------------------------
                         required time                         16.763    
                         arrival time                          -3.622    
  -------------------------------------------------------------------
                         slack                                 13.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise@0.000ns - ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.091ns (35.972%)  route 0.162ns (64.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.638ns
    Source Clock Delay      (SCD):    0.440ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.136     0.136    ipbus_module/eth/rxoutclk_ub
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.159 r  ipbus_module/eth/bufh_rx/O
                         net (fo=218, routed)         0.281     0.440    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X59Y181        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y181        FDRE (Prop_fdre_C_Q)         0.091     0.531 r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/Q
                         net (fo=52, routed)          0.162     0.693    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29/ADDRD3
    SLICE_X58Y180        RAMD64E                                      r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.164     0.164    ipbus_module/eth/rxoutclk_ub
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.209 r  ipbus_module/eth/bufh_rx/O
                         net (fo=218, routed)         0.429     0.638    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29/WCLK
    SLICE_X58Y180        RAMD64E                                      r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29/RAMA/CLK
                         clock pessimism             -0.187     0.451    
    SLICE_X58Y180        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.189     0.640    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29/RAMA
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.693    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y1  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK
Low Pulse Width   Fast    RAMD64E/CLK             n/a            0.674         8.000       7.326      SLICE_X58Y176       ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_24_26/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK             n/a            0.674         8.000       7.326      SLICE_X58Y177       ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
  To Clock:  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576     GTXE2_CHANNEL_X0Y1  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y3     ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM125ETH
  To Clock:  clkfbout_MMCM125ETH

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM125ETH
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937         16.000      15.063     MMCME2_ADV_X0Y3  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y3  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_125
  To Clock:  eth_clk_125

Setup :            0  Failing Endpoints,  Worst Slack        2.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 ipbus_module/ipbus/udp_if/my_rx_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/ipbus/udp_if/payload/next_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clk_125 rise@8.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 0.915ns (17.955%)  route 4.181ns (82.045%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 10.788 - 8.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.500     0.500    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.095     0.595 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.720     1.315    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     1.384 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.030     2.414    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.095     2.509 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.540     3.049    ipbus_module/ipbus/udp_if/clkout2
    SLICE_X46Y170        FDRE                                         r  ipbus_module/ipbus/udp_if/my_rx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y170        FDRE (Prop_fdre_C_Q)         0.232     3.281 f  ipbus_module/ipbus/udp_if/my_rx_valid_reg/Q
                         net (fo=269, routed)         0.643     3.924    ipbus_module/ipbus/udp_if/rx_reset_block/my_rx_valid
    SLICE_X49Y166        LUT2 (Prop_lut2_I1_O)        0.119     4.043 r  ipbus_module/ipbus/udp_if/rx_reset_block/set_addr_i_1__3/O
                         net (fo=762, routed)         2.205     6.247    ipbus_module/ipbus/udp_if/payload/addr_to_set_reg[3]_0
    SLICE_X18Y176        LUT6 (Prop_lut6_I3_O)        0.043     6.290 r  ipbus_module/ipbus/udp_if/payload/addr_int[12]__0_i_3/O
                         net (fo=20, routed)          0.417     6.708    ipbus_module/ipbus/udp_if/payload/addr_int[12]__0_i_3_n_0
    SLICE_X17Y176        LUT4 (Prop_lut4_I1_O)        0.043     6.751 r  ipbus_module/ipbus/udp_if/payload/addr_int[1]__0_i_2/O
                         net (fo=2, routed)           0.333     7.084    ipbus_module/ipbus/udp_if/payload/addr_int[1]__0_i_2_n_0
    SLICE_X16Y176        LUT6 (Prop_lut6_I5_O)        0.043     7.127 r  ipbus_module/ipbus/udp_if/payload/next_addr_int[4]_i_5/O
                         net (fo=1, routed)           0.222     7.349    ipbus_module/ipbus/udp_if/payload/next_addr_int[4]_i_5_n_0
    SLICE_X16Y177        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.281     7.630 r  ipbus_module/ipbus/udp_if/payload/next_addr_int_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.630    ipbus_module/ipbus/udp_if/payload/next_addr_int_reg[4]_i_1_n_0
    SLICE_X16Y178        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     7.784 r  ipbus_module/ipbus/udp_if/payload/next_addr_int_reg[8]_i_1/O[3]
                         net (fo=2, routed)           0.361     8.145    ipbus_module/ipbus/udp_if/payload/plusOp[8]
    SLICE_X16Y180        FDRE                                         r  ipbus_module/ipbus/udp_if/payload/next_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     8.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.442     8.442    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.064     8.506 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.669     9.175    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     9.240 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.935    10.175    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.064    10.239 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.549    10.788    ipbus_module/ipbus/udp_if/payload/clkout2
    SLICE_X16Y180        FDRE                                         r  ipbus_module/ipbus/udp_if/payload/next_addr_reg[8]/C
                         clock pessimism              0.270    11.058    
                         clock uncertainty           -0.077    10.981    
    SLICE_X16Y180        FDRE (Setup_fdre_C_D)       -0.068    10.913    ipbus_module/ipbus/udp_if/payload/next_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         10.913    
                         arrival time                          -8.145    
  -------------------------------------------------------------------
                         slack                                  2.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ipbus_module/ipbus/udp_if/rx_packet_parser/primary_mode.pkt_mask_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/ipbus/udp_if/rx_packet_parser/primary_mode.pkt_mask_reg[27]_srl8___ipbus_module_ipbus_udp_if_rx_packet_parser_primary_mode.pkt_mask_reg_r_81/D
                            (rising edge-triggered cell SRL16E clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_125 rise@0.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.118ns (48.045%)  route 0.128ns (51.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.136     0.136    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.159 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.341     0.500    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.550 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.362     0.912    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.023     0.935 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.286     1.221    ipbus_module/ipbus/udp_if/rx_packet_parser/clkout2
    SLICE_X54Y160        FDSE                                         r  ipbus_module/ipbus/udp_if/rx_packet_parser/primary_mode.pkt_mask_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y160        FDSE (Prop_fdse_C_Q)         0.118     1.339 r  ipbus_module/ipbus/udp_if/rx_packet_parser/primary_mode.pkt_mask_reg[19]/Q
                         net (fo=1, routed)           0.128     1.467    ipbus_module/ipbus/udp_if/rx_packet_parser/primary_mode.pkt_mask_reg_n_0_[19]
    SLICE_X54Y158        SRL16E                                       r  ipbus_module/ipbus/udp_if/rx_packet_parser/primary_mode.pkt_mask_reg[27]_srl8___ipbus_module_ipbus_udp_if_rx_packet_parser_primary_mode.pkt_mask_reg_r_81/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.164     0.164    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.209 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.502     0.711    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.764 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.416     1.180    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.045     1.225 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.438     1.663    ipbus_module/ipbus/udp_if/rx_packet_parser/clkout2
    SLICE_X54Y158        SRL16E                                       r  ipbus_module/ipbus/udp_if/rx_packet_parser/primary_mode.pkt_mask_reg[27]_srl8___ipbus_module_ipbus_udp_if_rx_packet_parser_primary_mode.pkt_mask_reg_r_81/CLK
                         clock pessimism             -0.427     1.236    
    SLICE_X54Y158        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.390    ipbus_module/ipbus/udp_if/rx_packet_parser/primary_mode.pkt_mask_reg[27]_srl8___ipbus_module_ipbus_udp_if_rx_packet_parser_primary_mode.pkt_mask_reg_r_81
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk_125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         8.000       6.107      RAMB36_X2Y32     ipbus_module/ipbus/udp_if/internal_ram/ram_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y3  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         4.000       3.326      SLICE_X42Y176    ipbus_module/eth/mac/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         4.000       3.326      SLICE_X42Y176    ipbus_module/eth/mac/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_62_5
  To Clock:  eth_clk_62_5

Setup :            0  Failing Endpoints,  Worst Slack       13.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.778ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             eth_clk_62_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (eth_clk_62_5 rise@16.000ns - eth_clk_62_5 rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.345ns (17.967%)  route 1.575ns (82.033%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 18.730 - 16.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.500     0.500    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.095     0.595 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.720     1.315    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.384 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030     2.414    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.095     2.509 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.534     3.043    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X59Y166        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y166        FDRE (Prop_fdre_C_Q)         0.216     3.259 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.435     3.694    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X58Y167        LUT4 (Prop_lut4_I1_O)        0.043     3.737 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.345     4.082    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X58Y165        LUT4 (Prop_lut4_I2_O)        0.043     4.125 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.303     4.427    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X58Y164        LUT2 (Prop_lut2_I0_O)        0.043     4.470 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.493     4.963    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X59Y168        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_62_5 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000    16.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.442    16.442    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.064    16.506 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.669    17.175    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    17.240 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.935    18.175    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.064    18.239 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.491    18.730    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X59Y168        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.290    19.020    
                         clock uncertainty           -0.085    18.935    
    SLICE_X59Y168        FDRE (Setup_fdre_C_CE)      -0.194    18.741    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         18.741    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                 13.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             eth_clk_62_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_62_5 rise@0.000ns - eth_clk_62_5 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.937%)  route 0.093ns (48.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.136     0.136    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.159 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.341     0.500    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.550 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.362     0.912    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.935 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.285     1.220    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/userclk
    SLICE_X60Y163        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y163        FDRE (Prop_fdre_C_Q)         0.100     1.320 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.093     1.413    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_out
    SLICE_X61Y163        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.164     0.164    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.209 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.502     0.711    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.764 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.416     1.180    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     1.225 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.435     1.660    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X61Y163        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.429     1.231    
    SLICE_X61Y163        FDRE (Hold_fdre_C_D)         0.040     1.271    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk_62_5
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y1  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0      n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y3     ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         8.000       7.600      SLICE_X58Y163       ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         8.000       7.650      SLICE_X59Y164       ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  LCLK160_LCLK_PLL
  To Clock:  LCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.542ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 las_o_reg/C
                            (rising edge-triggered cell FDRE clocked by LCLK160_LCLK_PLL  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            lasi_reg/D
                            (rising edge-triggered cell FDRE clocked by LCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             LCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.900ns  (MaxDelay Path 2.900ns)
  Data Path Delay:        0.511ns  (logic 0.216ns (42.292%)  route 0.295ns (57.708%))
  Logic Levels:           0  
  Clock Path Skew:        -1.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.197ns
  Timing Exception:       MaxDelay Path 2.900ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LCLK160_LCLK_PLL rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.893     0.893 r  CLKA0/O
                         net (fo=1, routed)           1.468     2.361    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     2.441 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.455     3.896    Lclk0/inst/clk40
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.855     2.041 r  Lclk0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021     3.062    Lclk0/inst/LCLK160_LCLK_PLL
    BUFHCE_X1Y22         BUFH (Prop_bufh_I_O)         0.095     3.157 r  Lclk0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.655     3.812    lclk160
    SLICE_X109Y53        FDRE                                         r  las_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDRE (Prop_fdre_C_Q)         0.216     4.028 r  las_o_reg/Q
                         net (fo=1, routed)           0.295     4.323    las_o
    OLOGIC_X1Y52         FDRE                                         r  lasi_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.900     2.900    
    AC9                                               0.000     2.900 r  LCLK_P (IN)
                         net (fo=0)                   0.000     2.900    LCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.763     3.663 r  CLKL0/O
                         net (fo=1, routed)           0.270     3.933    LCLKI
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.930     4.863 r  LB0/O
                         net (fo=1, routed)           0.256     5.119    LCLK
    OLOGIC_X1Y52         FDRE                                         r  lasi_reg/C
                         clock pessimism              0.000     5.119    
                         clock uncertainty           -0.285     4.834    
    OLOGIC_X1Y52         FDRE (Setup_fdre_C_D)       -0.448     4.386    lasi_reg
  -------------------------------------------------------------------
                         required time                          4.386    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                  0.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 las_o_reg/C
                            (rising edge-triggered cell FDRE clocked by LCLK160_LCLK_PLL  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            lasi_reg/D
                            (rising edge-triggered cell FDRE clocked by LCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             LCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LCLK rise@0.000ns - LCLK160_LCLK_PLL rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.100ns (36.135%)  route 0.177ns (63.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.345ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.197ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LCLK160_LCLK_PLL rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  CLKA0/O
                         net (fo=1, routed)           0.700     1.118    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.144 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.651     1.795    Lclk0/inst/clk40
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -0.745     1.050 r  Lclk0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.376     1.426    Lclk0/inst/LCLK160_LCLK_PLL
    BUFHCE_X1Y22         BUFH (Prop_bufh_I_O)         0.023     1.449 r  Lclk0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.359     1.808    lclk160
    SLICE_X109Y53        FDRE                                         r  las_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDRE (Prop_fdre_C_Q)         0.100     1.908 r  las_o_reg/Q
                         net (fo=1, routed)           0.177     2.085    las_o
    OLOGIC_X1Y52         FDRE                                         r  lasi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK rise edge)       0.000     0.000 r  
    AC9                                               0.000     0.000 r  LCLK_P (IN)
                         net (fo=0)                   0.000     0.000    LCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  CLKL0/O
                         net (fo=1, routed)           0.217     0.695    LCLKI
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.506     1.201 r  LB0/O
                         net (fo=1, routed)           0.144     1.345    LCLK
    OLOGIC_X1Y52         FDRE                                         r  lasi_reg/C
                         clock pessimism              0.000     1.345    
                         clock uncertainty            0.285     1.630    
    OLOGIC_X1Y52         FDRE (Hold_fdre_C_D)        -0.087     1.543    lasi_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.542    





---------------------------------------------------------------------------------------------------
From Clock:  CLKsys40
  To Clock:  MCLKA

Setup :            0  Failing Endpoints,  Worst Slack        1.910ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.910ns  (required time - arrival time)
  Source:                 readout_laser_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_laser_out_ff0_reg/D
                            (rising edge-triggered cell FDRE clocked by MCLKA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             MCLKA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.111ns  (logic 0.216ns (19.444%)  route 0.895ns (80.556%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y60                                      0.000     0.000 r  readout_laser_out_reg/C
    SLICE_X89Y60         FDRE (Prop_fdre_C_Q)         0.216     0.216 r  readout_laser_out_reg/Q
                         net (fo=1, routed)           0.895     1.111    readout_laser_out
    SLICE_X78Y88         FDRE                                         r  readout_laser_out_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X78Y88         FDRE (Setup_fdre_C_D)        0.021     3.021    readout_laser_out_ff0_reg
  -------------------------------------------------------------------
                         required time                          3.021    
                         arrival time                          -1.111    
  -------------------------------------------------------------------
                         slack                                  1.910    





---------------------------------------------------------------------------------------------------
From Clock:  MCLKA
  To Clock:  CLKA320

Setup :            0  Failing Endpoints,  Worst Slack        1.979ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.979ns  (required time - arrival time)
  Source:                 tblock_reg/C
                            (rising edge-triggered cell FDRE clocked by MCLKA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tblock1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLKA320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.020ns  (logic 0.216ns (21.186%)  route 0.804ns (78.814%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96                                      0.000     0.000 r  tblock_reg/C
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.216     0.216 r  tblock_reg/Q
                         net (fo=1, routed)           0.804     1.020    tblock
    SLICE_X57Y87         FDRE                                         r  tblock1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X57Y87         FDRE (Setup_fdre_C_D)       -0.001     2.999    tblock1_reg
  -------------------------------------------------------------------
                         required time                          2.999    
                         arrival time                          -1.020    
  -------------------------------------------------------------------
                         slack                                  1.979    





---------------------------------------------------------------------------------------------------
From Clock:  CLKsys40
  To Clock:  CLKA320

Setup :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 FitGbtPrg/ltu_rx_decoder_comp/apply_bc_delay_o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Orbit_ID_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLKA320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLKA320 rise@3.125ns - CLKsys40 rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.883ns (36.541%)  route 1.533ns (63.459%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.405ns = ( 9.530 - 3.125 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKsys40 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.893     0.893 r  CLKA0/O
                         net (fo=1, routed)           1.468     2.361    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     2.441 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.435     3.876    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.945 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.652     5.597    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     5.677 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2416, routed)        1.248     6.925    FitGbtPrg/ltu_rx_decoder_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X72Y75         FDRE                                         r  FitGbtPrg/ltu_rx_decoder_comp/apply_bc_delay_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y75         FDRE (Prop_fdre_C_Q)         0.254     7.179 r  FitGbtPrg/ltu_rx_decoder_comp/apply_bc_delay_o_reg/Q
                         net (fo=46, routed)          1.527     8.706    readout_status[bc_delay_apply]
    SLICE_X69Y74         LUT3 (Prop_lut3_I1_O)        0.043     8.749 r  Orbit_ID[4]_i_3/O
                         net (fo=1, routed)           0.000     8.749    Orbit_ID[4]_i_3_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     8.937 r  Orbit_ID_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     8.944    Orbit_ID_reg[4]_i_1_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.993 r  Orbit_ID_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.993    Orbit_ID_reg[8]_i_1_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.042 r  Orbit_ID_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.042    Orbit_ID_reg[12]_i_1_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.091 r  Orbit_ID_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.091    Orbit_ID_reg[16]_i_1_n_0
    SLICE_X69Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.140 r  Orbit_ID_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.140    Orbit_ID_reg[20]_i_1_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.189 r  Orbit_ID_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.189    Orbit_ID_reg[24]_i_1_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     9.342 r  Orbit_ID_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.342    Orbit_ID_reg[28]_i_1_n_6
    SLICE_X69Y80         FDRE                                         r  Orbit_ID_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKA320 rise edge)    3.125     3.125 r  
    AB2                                               0.000     3.125 r  CLKA_P (IN)
                         net (fo=0)                   0.000     3.125    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.784     3.909 r  CLKA0/O
                         net (fo=1, routed)           1.388     5.297    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     5.369 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.311     6.680    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     6.745 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.572     8.317    tcma/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     8.389 r  tcma/PLL1/inst/clkout1_buf/O
                         net (fo=9032, routed)        1.141     9.530    CLK320A
    SLICE_X69Y80         FDRE                                         r  Orbit_ID_reg[29]/C
                         clock pessimism              0.325     9.855    
                         clock uncertainty           -0.228     9.627    
    SLICE_X69Y80         FDRE (Setup_fdre_C_D)        0.048     9.675    Orbit_ID_reg[29]
  -------------------------------------------------------------------
                         required time                          9.675    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                  0.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 FitGbtPrg/ltu_rx_decoder_comp/sync_orbit_corr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Orbit_ID_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLKA320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKA320 rise@0.000ns - CLKsys40 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.183ns (27.109%)  route 0.492ns (72.891%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.863ns
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKsys40 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  CLKA0/O
                         net (fo=1, routed)           0.700     1.118    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.144 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.645     1.789    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.839 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.744     2.583    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.609 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2416, routed)        0.592     3.201    FitGbtPrg/ltu_rx_decoder_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X69Y68         FDRE                                         r  FitGbtPrg/ltu_rx_decoder_comp/sync_orbit_corr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y68         FDRE (Prop_fdre_C_Q)         0.100     3.301 r  FitGbtPrg/ltu_rx_decoder_comp/sync_orbit_corr_reg[16]/Q
                         net (fo=2, routed)           0.492     3.793    readout_status_o[ORBIT_from_CRU_corrected][16]
    SLICE_X69Y77         LUT3 (Prop_lut3_I0_O)        0.028     3.821 r  Orbit_ID[16]_i_5/O
                         net (fo=1, routed)           0.000     3.821    Orbit_ID[16]_i_5_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     3.876 r  Orbit_ID_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.876    Orbit_ID_reg[16]_i_1_n_7
    SLICE_X69Y77         FDRE                                         r  Orbit_ID_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKA320 rise edge)    0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  CLKA0/O
                         net (fo=1, routed)           0.765     1.264    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.294 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.874     2.168    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.221 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.807     3.028    tcma/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.058 r  tcma/PLL1/inst/clkout1_buf/O
                         net (fo=9032, routed)        0.805     3.863    CLK320A
    SLICE_X69Y77         FDRE                                         r  Orbit_ID_reg[16]/C
                         clock pessimism             -0.382     3.481    
                         clock uncertainty            0.228     3.709    
    SLICE_X69Y77         FDRE (Hold_fdre_C_D)         0.071     3.780    Orbit_ID_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.780    
                         arrival time                           3.876    
  -------------------------------------------------------------------
                         slack                                  0.096    





---------------------------------------------------------------------------------------------------
From Clock:  CLKC320
  To Clock:  CLKA320

Setup :            0  Failing Endpoints,  Worst Slack        0.486ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 tcmc/Nchan_A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKC320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            OrC_B2_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLKA320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        2.546ns  (logic 0.487ns (19.127%)  route 2.059ns (80.873%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y46                                      0.000     0.000 r  tcmc/Nchan_A_reg[1]/C
    SLICE_X71Y46         FDRE (Prop_fdre_C_Q)         0.216     0.216 r  tcmc/Nchan_A_reg[1]/Q
                         net (fo=6, routed)           0.737     0.953    tcmc/Q[1]
    SLICE_X73Y62         LUT4 (Prop_lut4_I2_O)        0.043     0.996 f  tcmc/neqOp_inferred__2/OrC_B1_i_2/O
                         net (fo=1, routed)           0.659     1.655    tcmc/neqOp_inferred__2/OrC_B1_i_2_n_0
    SLICE_X72Y78         LUT4 (Prop_lut4_I0_O)        0.043     1.698 r  tcmc/neqOp_inferred__2/OrC_B1_i_1/O
                         net (fo=3, routed)           0.348     2.046    tcmc/OrC_B
    SLICE_X73Y83         LUT4 (Prop_lut4_I0_O)        0.054     2.100 r  tcmc/OrC_B2_i_2/O
                         net (fo=1, routed)           0.315     2.415    tcma/orct
    SLICE_X73Y83         LUT6 (Prop_lut6_I0_O)        0.131     2.546 r  tcma/OrC_B2_i_1/O
                         net (fo=1, routed)           0.000     2.546    tcma_n_371
    SLICE_X73Y83         FDRE                                         r  OrC_B2_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X73Y83         FDRE (Setup_fdre_C_D)        0.032     3.032    OrC_B2_reg
  -------------------------------------------------------------------
                         required time                          3.032    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                  0.486    





---------------------------------------------------------------------------------------------------
From Clock:  RXDataCLK
  To Clock:  CLKA320

Setup :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 FitGbtPrg/RxData_ClkSync_comp/rx_clk_tg_reg/C
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/RxData_ClkSync_comp/RX_CLK_from00_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLKA320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.435ns  (logic 0.254ns (58.410%)  route 0.181ns (41.590%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y77                                      0.000     0.000 r  FitGbtPrg/RxData_ClkSync_comp/rx_clk_tg_reg/C
    SLICE_X70Y77         FDRE (Prop_fdre_C_Q)         0.254     0.254 r  FitGbtPrg/RxData_ClkSync_comp/rx_clk_tg_reg/Q
                         net (fo=2, routed)           0.181     0.435    FitGbtPrg/RxData_ClkSync_comp/rx_clk_tg
    SLICE_X70Y76         FDRE                                         r  FitGbtPrg/RxData_ClkSync_comp/RX_CLK_from00_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X70Y76         FDRE (Setup_fdre_C_D)        0.021     2.021    FitGbtPrg/RxData_ClkSync_comp/RX_CLK_from00_reg
  -------------------------------------------------------------------
                         required time                          2.021    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  1.586    





---------------------------------------------------------------------------------------------------
From Clock:  CLKA320
  To Clock:  CLKsys40

Setup :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLKsys40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLKsys40 rise@25.000ns - CLKA320 rise@21.875ns)
  Data Path Delay:        2.073ns  (logic 0.505ns (24.358%)  route 1.568ns (75.642%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.416ns = ( 31.416 - 25.000 ) 
    Source Clock Delay      (SCD):    7.092ns = ( 28.967 - 21.875 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKA320 rise edge)   21.875    21.875 r  
    AB2                                               0.000    21.875 r  CLKA_P (IN)
                         net (fo=0)                   0.000    21.875    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.893    22.768 r  CLKA0/O
                         net (fo=1, routed)           1.468    24.236    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080    24.316 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.435    25.751    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    25.820 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.652    27.472    tcma/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    27.552 r  tcma/PLL1/inst/clkout1_buf/O
                         net (fo=9032, routed)        1.415    28.967    FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_clk
    SLICE_X52Y44         FDRE                                         r  FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_fdre_C_Q)         0.216    29.183 r  FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[10]/Q
                         net (fo=3, routed)           1.163    30.347    FitGbtPrg/Event_Selector_comp/slct_fifo_comp_n_101
    SLICE_X42Y61         LUT4 (Prop_lut4_I0_O)        0.043    30.390 r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max[14]_i_10/O
                         net (fo=1, routed)           0.000    30.390    FitGbtPrg/Event_Selector_comp/fifo_cnt_max[14]_i_10_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    30.636 r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[14]_i_2/CO[3]
                         net (fo=15, routed)          0.405    31.041    FitGbtPrg/Event_Selector_comp/ltOp
    SLICE_X41Y61         FDRE                                         r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKsys40 rise edge)
                                                     25.000    25.000 r  
    AB2                                               0.000    25.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000    25.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.784    25.784 r  CLKA0/O
                         net (fo=1, routed)           1.388    27.172    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    27.244 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.311    28.555    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    28.620 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.572    30.192    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    30.264 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2416, routed)        1.152    31.416    FitGbtPrg/Event_Selector_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X41Y61         FDRE                                         r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[13]/C
                         clock pessimism              0.325    31.741    
                         clock uncertainty           -0.228    31.513    
    SLICE_X41Y61         FDRE (Setup_fdre_C_CE)      -0.097    31.416    FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[13]
  -------------------------------------------------------------------
                         required time                         31.416    
                         arrival time                         -31.041    
  -------------------------------------------------------------------
                         slack                                  0.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 FitGbtPrg/DataConverter_comp/drop_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            FitGbtPrg/DataConverter_comp/drop_ounter_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLKsys40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKsys40 rise@0.000ns - CLKA320 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.100ns (16.223%)  route 0.516ns (83.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.872ns
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKA320 rise edge)    0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  CLKA0/O
                         net (fo=1, routed)           0.700     1.118    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.144 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.645     1.789    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.839 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.744     2.583    tcma/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.609 r  tcma/PLL1/inst/clkout1_buf/O
                         net (fo=9032, routed)        0.597     3.206    FitGbtPrg/DataConverter_comp/FSM_Clocks_I[System_Clk]
    SLICE_X36Y68         FDRE                                         r  FitGbtPrg/DataConverter_comp/drop_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.100     3.306 r  FitGbtPrg/DataConverter_comp/drop_counter_reg[12]/Q
                         net (fo=3, routed)           0.516     3.822    FitGbtPrg/DataConverter_comp/drop_counter_reg[12]
    SLICE_X37Y68         FDRE                                         r  FitGbtPrg/DataConverter_comp/drop_ounter_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKsys40 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  CLKA0/O
                         net (fo=1, routed)           0.765     1.264    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.294 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.874     2.168    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.221 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.807     3.028    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.058 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2416, routed)        0.814     3.872    FitGbtPrg/DataConverter_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X37Y68         FDRE                                         r  FitGbtPrg/DataConverter_comp/drop_ounter_o_reg[12]/C
                         clock pessimism             -0.382     3.490    
                         clock uncertainty            0.228     3.718    
    SLICE_X37Y68         FDRE (Hold_fdre_C_D)         0.039     3.757    FitGbtPrg/DataConverter_comp/drop_ounter_o_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.757    
                         arrival time                           3.822    
  -------------------------------------------------------------------
                         slack                                  0.065    





---------------------------------------------------------------------------------------------------
From Clock:  MCLKA
  To Clock:  LCLK160_LCLK_PLL

Setup :            0  Failing Endpoints,  Worst Slack        2.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 a_t_reg/C
                            (rising edge-triggered cell FDRE clocked by MCLKA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            an_t_reg/D
                            (falling edge-triggered cell FDRE clocked by LCLK160_LCLK_PLL  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             LCLK160_LCLK_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (LCLK160_LCLK_PLL fall@3.125ns - MCLKA rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.216ns (52.729%)  route 0.194ns (47.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.386ns = ( 6.511 - 3.125 ) 
    Source Clock Delay      (SCD):    3.700ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLKA rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.893     0.893 r  CLKA0/O
                         net (fo=1, routed)           1.468     2.361    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     2.441 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.259     3.700    clka_BUFG
    SLICE_X60Y92         FDRE                                         r  a_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDRE (Prop_fdre_C_Q)         0.216     3.916 r  a_t_reg/Q
                         net (fo=2, routed)           0.194     4.110    a_t
    SLICE_X58Y92         FDRE                                         r  an_t_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK160_LCLK_PLL fall edge)
                                                      3.125     3.125 f  
    AB2                                               0.000     3.125 f  CLKA_P (IN)
                         net (fo=0)                   0.000     3.125    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.784     3.909 f  CLKA0/O
                         net (fo=1, routed)           1.388     5.297    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     5.369 f  clka_BUFG_inst/O
                         net (fo=178, routed)         1.330     6.699    Lclk0/inst/clk40
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.679     5.020 f  Lclk0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.928     5.948    Lclk0/inst/LCLK160_LCLK_PLL
    BUFHCE_X1Y22         BUFH (Prop_bufh_I_O)         0.064     6.012 f  Lclk0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.499     6.511    lclk160
    SLICE_X58Y92         FDRE                                         r  an_t_reg/C  (IS_INVERTED)
                         clock pessimism              0.197     6.708    
                         clock uncertainty           -0.285     6.424    
    SLICE_X58Y92         FDRE (Setup_fdre_C_D)        0.002     6.426    an_t_reg
  -------------------------------------------------------------------
                         required time                          6.426    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                  2.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 l_on1_reg/C
                            (rising edge-triggered cell FDRE clocked by MCLKA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            l_on_reg/D
                            (rising edge-triggered cell FDRE clocked by LCLK160_LCLK_PLL  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             LCLK160_LCLK_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LCLK160_LCLK_PLL rise@0.000ns - MCLKA rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.156ns (22.156%)  route 0.548ns (77.844%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLKA rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  CLKA0/O
                         net (fo=1, routed)           0.700     1.118    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.144 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.593     1.737    clka_BUFG
    SLICE_X61Y91         FDRE                                         r  l_on1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.100     1.837 r  l_on1_reg/Q
                         net (fo=1, routed)           0.314     2.150    l_on1
    SLICE_X59Y91         LUT5 (Prop_lut5_I2_O)        0.028     2.178 r  l_on_i_2/O
                         net (fo=1, routed)           0.235     2.413    l_on_i_2_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I0_O)        0.028     2.441 r  l_on_i_1/O
                         net (fo=1, routed)           0.000     2.441    l_on_i_1_n_0
    SLICE_X57Y89         FDRE                                         r  l_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK160_LCLK_PLL rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  CLKA0/O
                         net (fo=1, routed)           0.765     1.264    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.294 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.881     2.175    Lclk0/inst/clk40
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -0.985     1.190 r  Lclk0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.432     1.622    Lclk0/inst/LCLK160_LCLK_PLL
    BUFHCE_X1Y22         BUFH (Prop_bufh_I_O)         0.045     1.667 r  Lclk0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.437     2.104    lclk160
    SLICE_X57Y89         FDRE                                         r  l_on_reg/C
                         clock pessimism             -0.150     1.954    
                         clock uncertainty            0.285     2.239    
    SLICE_X57Y89         FDRE (Hold_fdre_C_D)         0.061     2.300    l_on_reg
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.141    





---------------------------------------------------------------------------------------------------
From Clock:  RXDataCLK
  To Clock:  RxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.991ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (RxWordCLK fall@4.167ns - RXDataCLK rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.346ns (19.572%)  route 1.422ns (80.428%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.907ns = ( 6.074 - 4.167 ) 
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.445     2.350    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -0.754 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.579     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         1.161     2.066    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RXDataClk
    SLICE_X82Y139        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y139        FDRE (Prop_fdre_C_Q)         0.254     2.320 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/Q
                         net (fo=2, routed)           0.305     2.625    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t
    SLICE_X80Y139        LUT2 (Prop_lut2_I1_O)        0.043     2.668 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel[0]_i_1/O
                         net (fo=1, routed)           0.556     3.223    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]
    SLICE_X73Y139        LUT1 (Prop_lut1_I0_O)        0.049     3.272 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]_hold_fix/O
                         net (fo=1, routed)           0.561     3.834    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]_hold_fix_1
    SLICE_X80Y139        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785     4.951    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     5.023 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.050     6.073    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X80Y139        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.048     6.121    
                         clock uncertainty           -0.215     5.906    
    SLICE_X80Y139        FDCE (Setup_fdce_C_D)       -0.082     5.824    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]
  -------------------------------------------------------------------
                         required time                          5.824    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                  1.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/C
                            (falling edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RxWordCLK fall@12.500ns - RXDataCLK fall@12.500ns)
  Data Path Delay:        0.873ns  (logic 0.164ns (18.777%)  route 0.709ns (81.223%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns = ( 13.675 - 12.500 ) 
    Source Clock Delay      (SCD):    0.937ns = ( 13.436 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK fall edge)
                                                     12.500    12.500 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    12.500 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335    12.835    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    12.861 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.658    13.519    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.442    12.076 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.758    12.835    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    12.861 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         0.576    13.437    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RXDataClk
    SLICE_X81Y139        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y139        FDRE (Prop_fdre_C_Q)         0.107    13.544 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/Q
                         net (fo=1, routed)           0.082    13.626    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn
    SLICE_X80Y139        LUT2 (Prop_lut2_I0_O)        0.028    13.654 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel[0]_i_1/O
                         net (fo=1, routed)           0.310    13.963    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]
    SLICE_X73Y139        LUT1 (Prop_lut1_I0_O)        0.029    13.992 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]_hold_fix/O
                         net (fo=1, routed)           0.317    14.310    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]_hold_fix_1
    SLICE_X80Y139        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK fall edge)
                                                     12.500    12.500 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    12.500 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370    12.870    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030    12.899 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.775    13.674    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X80Y139        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.039    13.635    
                         clock uncertainty            0.215    13.851    
    SLICE_X80Y139        FDCE (Hold_fdce_C_D)         0.008    13.859    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]
  -------------------------------------------------------------------
                         required time                        -13.859    
                         arrival time                          14.310    
  -------------------------------------------------------------------
                         slack                                  0.451    





---------------------------------------------------------------------------------------------------
From Clock:  RxWordCLK
  To Clock:  RXDataCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[91]/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/ERROR_DETECT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (RXDataCLK rise@24.999ns - RxWordCLK rise@16.666ns)
  Data Path Delay:        2.842ns  (logic 0.491ns (17.278%)  route 2.351ns (82.722%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.914ns = ( 26.913 - 24.999 ) 
    Source Clock Delay      (SCD):    2.227ns = ( 18.893 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                     16.666    16.666 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.666 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825    17.491    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080    17.571 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.322    18.893    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg1_reg[79]_0
    SLICE_X93Y98         FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y98         FDCE (Prop_fdce_C_Q)         0.198    19.091 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[91]/Q
                         net (fo=9, routed)           0.601    19.692    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/Q[47]
    SLICE_X93Y96         LUT6 (Prop_lut6_I0_O)        0.121    19.813 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/ERROR_DETECT_O_i_86/O
                         net (fo=1, routed)           0.576    20.390    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/ERROR_DETECT_O_i_86_n_0
    SLICE_X91Y94         LUT6 (Prop_lut6_I0_O)        0.043    20.433 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/ERROR_DETECT_O_i_83/O
                         net (fo=39, routed)          0.827    21.260    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/s1_from_syndromes[3]
    SLICE_X91Y101        LUT4 (Prop_lut4_I0_O)        0.043    21.303 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_38/O
                         net (fo=1, routed)           0.173    21.476    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_38_n_0
    SLICE_X90Y100        LUT5 (Prop_lut5_I4_O)        0.043    21.519 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_7/O
                         net (fo=1, routed)           0.173    21.692    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_7_n_0
    SLICE_X89Y100        LUT6 (Prop_lut6_I5_O)        0.043    21.735 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_1/O
                         net (fo=1, routed)           0.000    21.735    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/ERROR_DETECT_O_reg_0
    SLICE_X89Y100        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/ERROR_DETECT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                     24.999    24.999 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    24.999 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785    25.784    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072    25.856 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.243    27.099    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.793    24.306 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.478    25.784    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    25.856 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         1.057    26.913    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/RX_FRAMECLK_O
    SLICE_X89Y100        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/ERROR_DETECT_O_reg/C
                         clock pessimism              0.048    26.961    
                         clock uncertainty           -0.215    26.746    
    SLICE_X89Y100        FDRE (Setup_fdre_C_D)        0.032    26.778    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/ERROR_DETECT_O_reg
  -------------------------------------------------------------------
                         required time                         26.778    
                         arrival time                         -21.735    
  -------------------------------------------------------------------
                         slack                                  5.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg/D
                            (rising edge-triggered cell FDCE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RXDataCLK rise@0.000ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.128ns (20.308%)  route 0.502ns (79.692%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns
  Timing Exception:       MultiCycle Path   Setup -start 3    Hold  -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.635     0.996    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg1_reg[79]_0
    SLICE_X89Y99         FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDCE (Prop_fdce_C_Q)         0.100     1.096 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[0]/Q
                         net (fo=5, routed)           0.502     1.598    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/Q[0]
    SLICE_X90Y99         LUT5 (Prop_lut5_I3_O)        0.028     1.626 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/RX_ISDATA_FLAG_O0/O
                         net (fo=1, routed)           0.000     1.626    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/rxIsDataFlag_from_decoder
    SLICE_X90Y99         FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.892     1.292    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.744    -0.452 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.822     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         0.855     1.255    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_FRAMECLK_O
    SLICE_X90Y99         FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg/C
                         clock pessimism             -0.039     1.216    
                         clock uncertainty            0.215     1.431    
    SLICE_X90Y99         FDCE (Hold_fdce_C_D)         0.087     1.518    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.108    





---------------------------------------------------------------------------------------------------
From Clock:  eth_refclk
  To Clock:  clk_ipb

Setup :            0  Failing Endpoints,  Worst Slack        4.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.495ns  (required time - arrival time)
  Source:                 ipbus_module/eth/sgmii_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            IPB_chg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb rise@32.000ns - eth_refclk rise@24.000ns)
  Data Path Delay:        5.983ns  (logic 0.436ns (7.287%)  route 5.547ns (92.713%))
  Logic Levels:           3  (LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 37.040 - 32.000 ) 
    Source Clock Delay      (SCD):    3.261ns = ( 27.261 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.850ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                     24.000    24.000 r  
    K6                                                0.000    24.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000    24.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135    26.135 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.500    26.636    ipbus_module/gt_clkin
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.095    26.731 r  ipbus_module/gtgen0.bufh_gt0/O
                         net (fo=39, routed)          0.530    27.261    ipbus_module/eth/clk_gt125
    SLICE_X57Y170        FDRE                                         r  ipbus_module/eth/sgmii_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y170        FDRE (Prop_fdre_C_Q)         0.216    27.477 r  ipbus_module/eth/sgmii_reg/Q
                         net (fo=6, routed)           1.175    28.652    ipbus_module/eth/sgmii_reg_n_0
    SLICE_X87Y176        LUT1 (Prop_lut1_I0_O)        0.048    28.700 r  ipbus_module/eth/sgmii_reg_n_0_hold_fix/O
                         net (fo=2, routed)           1.455    30.155    ipbus_module/eth/sgmii_reg_n_0_hold_fix_1
    SLICE_X54Y176        LUT3 (Prop_lut3_I1_O)        0.129    30.284 r  ipbus_module/eth/IPB_rdy0_i_1/O
                         net (fo=4, routed)           2.917    33.201    ipbus_module/eth/SGMII_PHY_STATUS_reg
    SLICE_X55Y92         LUT5 (Prop_lut5_I3_O)        0.043    33.244 r  ipbus_module/eth/IPB_chg_i_1/O
                         net (fo=1, routed)           0.000    33.244    ipbus_module_n_1367
    SLICE_X55Y92         FDRE                                         r  IPB_chg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)   32.000    32.000 r  
    K6                                                0.000    32.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000    32.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    33.285 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.442    33.728    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.064    33.792 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.688    34.480    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    34.545 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.277    35.822    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072    35.894 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=5303, routed)        1.146    37.040    ipb_clk
    SLICE_X55Y92         FDRE                                         r  IPB_chg_reg/C
                         clock pessimism              0.850    37.890    
                         clock uncertainty           -0.182    37.708    
    SLICE_X55Y92         FDRE (Setup_fdre_C_D)        0.031    37.739    IPB_chg_reg
  -------------------------------------------------------------------
                         required time                         37.739    
                         arrival time                         -33.244    
  -------------------------------------------------------------------
                         slack                                  4.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.002ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.177ns (6.182%)  route 2.686ns (93.818%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.914ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.136     0.578    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.023     0.601 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.284     0.885    ipbus_module/clocks/clk_cmt125
    SLICE_X54Y165        FDRE                                         r  ipbus_module/clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y165        FDRE (Prop_fdre_C_Q)         0.118     1.003 r  ipbus_module/clocks/rst_reg/Q
                         net (fo=4, routed)           1.002     2.004    ipbus_module/clocks/rst_reg_n_0
    SLICE_X0Y150         LUT1 (Prop_lut1_I0_O)        0.028     2.032 r  ipbus_module/clocks/rst_reg_n_0_hold_fix/O
                         net (fo=1, routed)           0.822     2.854    ipbus_module/clocks/rst_reg_n_0_hold_fix_1
    SLICE_X1Y174         LUT1 (Prop_lut1_I0_O)        0.031     2.885 r  ipbus_module/clocks/rst_reg_n_0_hold_fix_1_hold_fix/O
                         net (fo=2, routed)           0.863     3.748    ipbus_module/clocks/rst_reg_n_0_hold_fix_1_hold_fix_1
    SLICE_X42Y154        FDRE                                         r  ipbus_module/clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)    0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.164     0.897    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.045     0.942 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.509     1.451    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.504 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.642     2.146    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     2.176 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=5303, routed)        0.738     2.914    ipbus_module/clocks/clkout1
    SLICE_X42Y154        FDRE                                         r  ipbus_module/clocks/rst_ipb_reg/C
                         clock pessimism             -0.341     2.573    
                         clock uncertainty            0.182     2.754    
    SLICE_X42Y154        FDRE (Hold_fdre_C_D)        -0.009     2.745    ipbus_module/clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           3.748    
  -------------------------------------------------------------------
                         slack                                  1.002    





---------------------------------------------------------------------------------------------------
From Clock:  eth_refclk
  To Clock:  free_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.481ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.131ns  (required time - arrival time)
  Source:                 ipbus_module/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_reg/R
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             free_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (free_clk rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        4.130ns  (logic 0.297ns (7.191%)  route 3.833ns (92.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.035ns = ( 20.035 - 16.000 ) 
    Source Clock Delay      (SCD):    3.268ns = ( 11.268 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    K6                                                0.000     8.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     8.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135    10.135 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.500    10.636    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.095    10.731 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.537    11.268    ipbus_module/clocks/clk_cmt125
    SLICE_X54Y165        FDRE                                         r  ipbus_module/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y165        FDRE (Prop_fdre_C_Q)         0.254    11.522 r  ipbus_module/clocks/rsto_eth_reg/Q
                         net (fo=10, routed)          1.325    12.846    ipbus_module/clocks/rst_eth
    SLICE_X0Y166         LUT1 (Prop_lut1_I0_O)        0.043    12.889 r  ipbus_module/clocks/rst_eth_hold_fix/O
                         net (fo=51, routed)          2.509    15.398    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rst_eth_hold_fix_1_alias
    SLICE_X62Y172        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                     16.000    16.000 r  
    K6                                                0.000    16.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000    16.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    17.285 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.442    17.728    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.064    17.792 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.688    18.480    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.545 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.934    19.479    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.064    19.543 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.492    20.035    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X62Y172        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_reg/C
                         clock pessimism              0.939    20.974    
                         clock uncertainty           -0.173    20.800    
    SLICE_X62Y172        FDRE (Setup_fdre_C_R)       -0.271    20.529    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_reg
  -------------------------------------------------------------------
                         required time                         20.529    
                         arrival time                         -15.398    
  -------------------------------------------------------------------
                         slack                                  5.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out_reg/R
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             free_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (free_clk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.146ns (7.945%)  route 1.692ns (92.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.136     0.578    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.023     0.601 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.284     0.885    ipbus_module/clocks/clk_cmt125
    SLICE_X54Y165        FDRE                                         r  ipbus_module/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y165        FDRE (Prop_fdre_C_Q)         0.118     1.003 r  ipbus_module/clocks/rsto_eth_reg/Q
                         net (fo=10, routed)          0.744     1.746    ipbus_module/clocks/rst_eth
    SLICE_X0Y166         LUT1 (Prop_lut1_I0_O)        0.028     1.774 r  ipbus_module/clocks/rst_eth_hold_fix/O
                         net (fo=51, routed)          0.948     2.722    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/rst_eth_hold_fix_1_alias
    SLICE_X60Y160        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.164     0.897    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.045     0.942 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.509     1.451    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.504 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.436     1.940    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     1.985 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.438     2.423    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X60Y160        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out_reg/C
                         clock pessimism             -0.341     2.082    
                         clock uncertainty            0.173     2.255    
    SLICE_X60Y160        FDRE (Hold_fdre_C_R)        -0.014     2.241    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out_reg
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  0.481    





---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_62_5
  To Clock:  eth_clk_125

Setup :            0  Failing Endpoints,  Worst Slack        6.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clk_125 rise@8.000ns - eth_clk_62_5 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.254ns (19.127%)  route 1.074ns (80.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 10.729 - 8.000 ) 
    Source Clock Delay      (SCD):    3.099ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.500     0.500    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.095     0.595 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.720     1.315    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.384 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030     2.414    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.095     2.509 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.590     3.099    ipbus_module/eth/phy/U0/transceiver_inst/userclk
    SLICE_X88Y167        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y167        FDRE (Prop_fdre_C_Q)         0.254     3.353 r  ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           1.074     4.427    ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg[1]
    SLICE_X54Y171        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     8.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.442     8.442    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.064     8.506 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.669     9.175    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     9.240 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.935    10.175    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.064    10.239 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.490    10.729    ipbus_module/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X54Y171        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/C
                         clock pessimism              0.144    10.873    
                         clock uncertainty           -0.205    10.668    
    SLICE_X54Y171        FDRE (Setup_fdre_C_D)        0.009    10.677    ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         10.677    
                         arrival time                          -4.427    
  -------------------------------------------------------------------
                         slack                                  6.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_125 rise@0.000ns - eth_clk_62_5 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.118ns (15.207%)  route 0.658ns (84.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.136     0.136    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.159 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.341     0.500    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.550 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.362     0.912    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.935 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.320     1.255    ipbus_module/eth/phy/U0/transceiver_inst/userclk
    SLICE_X88Y167        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y167        FDRE (Prop_fdre_C_Q)         0.118     1.373 r  ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           0.658     2.031    ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg[1]
    SLICE_X54Y171        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.164     0.164    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.209 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.502     0.711    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.764 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.416     1.180    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.045     1.225 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.427     1.652    ipbus_module/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X54Y171        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/C
                         clock pessimism             -0.214     1.438    
                         clock uncertainty            0.205     1.643    
    SLICE_X54Y171        FDRE (Hold_fdre_C_D)         0.045     1.688    ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.343    





---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_125
  To Clock:  eth_clk_62_5

Setup :            0  Failing Endpoints,  Worst Slack        6.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.136ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             eth_clk_62_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clk_62_5 rise@16.000ns - eth_clk_125 rise@8.000ns)
  Data Path Delay:        1.450ns  (logic 0.232ns (16.000%)  route 1.218ns (84.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 18.783 - 16.000 ) 
    Source Clock Delay      (SCD):    3.041ns = ( 11.041 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     8.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.500     8.500    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.095     8.595 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.720     9.315    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     9.384 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.030    10.414    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.095    10.509 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.532    11.041    ipbus_module/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X54Y170        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y170        FDRE (Prop_fdre_C_Q)         0.232    11.273 r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           1.218    12.491    ipbus_module/eth/phy/U0/transceiver_inst/txdata_double[7]
    SLICE_X80Y168        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_62_5 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000    16.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.442    16.442    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.064    16.506 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.669    17.175    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    17.240 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.935    18.175    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.064    18.239 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.544    18.783    ipbus_module/eth/phy/U0/transceiver_inst/userclk
    SLICE_X80Y168        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism              0.144    18.927    
                         clock uncertainty           -0.205    18.722    
    SLICE_X80Y168        FDRE (Setup_fdre_C_D)       -0.095    18.627    ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         18.627    
                         arrival time                         -12.491    
  -------------------------------------------------------------------
                         slack                                  6.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             eth_clk_62_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_62_5 rise@0.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.100ns (16.580%)  route 0.503ns (83.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.136     0.136    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.159 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.341     0.500    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.550 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.362     0.912    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.023     0.935 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.278     1.213    ipbus_module/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X55Y171        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y171        FDRE (Prop_fdre_C_Q)         0.100     1.313 r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           0.503     1.816    ipbus_module/eth/phy/U0/transceiver_inst/txdata_double[2]
    SLICE_X74Y170        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.164     0.164    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.209 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.502     0.711    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.764 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.416     1.180    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     1.225 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.436     1.661    ipbus_module/eth/phy/U0/transceiver_inst/userclk
    SLICE_X74Y170        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism             -0.214     1.447    
                         clock uncertainty            0.205     1.652    
    SLICE_X74Y170        FDRE (Hold_fdre_C_D)         0.032     1.684    ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.132    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKsys40
  To Clock:  CLKsys40

Setup :            0  Failing Endpoints,  Worst Slack       22.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.062ns  (required time - arrival time)
  Source:                 FitGbtPrg/Reset_Generator_comp/reset_gbt_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/PRE
                            (recovery check against rising-edge clock CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLKsys40 rise@25.000ns - CLKsys40 rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.216ns (8.917%)  route 2.206ns (91.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.316ns = ( 31.316 - 25.000 ) 
    Source Clock Delay      (SCD):    6.977ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKsys40 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.893     0.893 r  CLKA0/O
                         net (fo=1, routed)           1.468     2.361    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     2.441 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.435     3.876    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.945 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.652     5.597    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     5.677 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2416, routed)        1.300     6.977    FitGbtPrg/Reset_Generator_comp/DataClk_I
    SLICE_X89Y73         FDRE                                         r  FitGbtPrg/Reset_Generator_comp/reset_gbt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDRE (Prop_fdre_C_Q)         0.216     7.193 f  FitGbtPrg/Reset_Generator_comp/reset_gbt_reg/Q
                         net (fo=37, routed)          2.206     9.400    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/RESET
    SLICE_X96Y136        FDPE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLKsys40 rise edge)
                                                     25.000    25.000 r  
    AB2                                               0.000    25.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000    25.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.784    25.784 r  CLKA0/O
                         net (fo=1, routed)           1.388    27.172    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    27.244 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.311    28.555    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    28.620 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.572    30.192    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    30.264 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2416, routed)        1.052    31.316    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/TXDataClk
    SLICE_X96Y136        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/C
                         clock pessimism              0.425    31.741    
                         clock uncertainty           -0.108    31.633    
    SLICE_X96Y136        FDPE (Recov_fdpe_C_PRE)     -0.171    31.462    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg
  -------------------------------------------------------------------
                         required time                         31.462    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                 22.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 FitGbtPrg/Reset_Generator_comp/reset_gbt_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/PRE
                            (removal check against rising-edge clock CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKsys40 rise@0.000ns - CLKsys40 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.100ns (30.552%)  route 0.227ns (69.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.895ns
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKsys40 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  CLKA0/O
                         net (fo=1, routed)           0.700     1.118    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.144 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.645     1.789    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.839 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.744     2.583    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.609 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2416, routed)        0.620     3.229    FitGbtPrg/Reset_Generator_comp/DataClk_I
    SLICE_X89Y73         FDRE                                         r  FitGbtPrg/Reset_Generator_comp/reset_gbt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDRE (Prop_fdre_C_Q)         0.100     3.329 f  FitGbtPrg/Reset_Generator_comp/reset_gbt_reg/Q
                         net (fo=37, routed)          0.227     3.556    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/RESET
    SLICE_X93Y74         FDPE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLKsys40 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  CLKA0/O
                         net (fo=1, routed)           0.765     1.264    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.294 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.874     2.168    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.221 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.807     3.028    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.058 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2416, routed)        0.837     3.895    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/TXDataClk
    SLICE_X93Y74         FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/C
                         clock pessimism             -0.637     3.258    
    SLICE_X93Y74         FDPE (Remov_fdpe_C_PRE)     -0.072     3.186    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg
  -------------------------------------------------------------------
                         required time                         -3.186    
                         arrival time                           3.556    
  -------------------------------------------------------------------
                         slack                                  0.370    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RxWordCLK
  To Clock:  RXDataCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.397ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]/CLR
                            (recovery check against rising-edge clock RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (RXDataCLK rise@24.999ns - RxWordCLK fall@20.833ns)
  Data Path Delay:        1.184ns  (logic 0.301ns (25.428%)  route 0.883ns (74.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.907ns = ( 26.906 - 24.999 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 22.898 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK fall edge)
                                                     20.833    20.833 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    20.833 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825    21.658    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080    21.738 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.160    22.898    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X78Y139        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y139        FDCE (Prop_fdce_C_Q)         0.258    23.156 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/Q
                         net (fo=3, routed)           0.297    23.453    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/phaseAlignDone_from_gbtBank_rxFrmClkPhAlgnr_0
    SLICE_X83Y134        LUT2 (Prop_lut2_I1_O)        0.043    23.496 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/FSM_onehot_statusLatOpt_gen.state[2]_i_2/O
                         net (fo=13, routed)          0.586    24.081    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]_0
    SLICE_X93Y132        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                     24.999    24.999 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    24.999 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785    25.784    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072    25.856 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.243    27.099    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.793    24.306 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.478    25.784    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    25.856 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         1.050    26.906    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/RX_FRAMECLK_O
    SLICE_X93Y132        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]/C
                         clock pessimism              0.048    26.954    
                         clock uncertainty           -0.215    26.739    
    SLICE_X93Y132        FDCE (Recov_fdce_C_CLR)     -0.206    26.533    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]
  -------------------------------------------------------------------
                         required time                         26.533    
                         arrival time                         -24.081    
  -------------------------------------------------------------------
                         slack                                  2.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.397ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[2]/CLR
                            (removal check against rising-edge clock RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.167ns  (RXDataCLK rise@0.000ns - RxWordCLK fall@4.167ns)
  Data Path Delay:        0.596ns  (logic 0.151ns (25.316%)  route 0.445ns (74.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.936ns = ( 5.103 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335     4.502    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     4.528 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.575     5.102    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X78Y139        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y139        FDCE (Prop_fdce_C_Q)         0.123     5.226 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/Q
                         net (fo=3, routed)           0.161     5.387    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/phaseAlignDone_from_gbtBank_rxFrmClkPhAlgnr_0
    SLICE_X83Y134        LUT2 (Prop_lut2_I1_O)        0.028     5.415 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/FSM_onehot_statusLatOpt_gen.state[2]_i_2/O
                         net (fo=13, routed)          0.284     5.699    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]_0
    SLICE_X92Y133        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.892     1.292    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.744    -0.452 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.822     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         0.776     1.176    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/RX_FRAMECLK_O
    SLICE_X92Y133        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[2]/C
                         clock pessimism             -0.039     1.137    
                         clock uncertainty            0.215     1.352    
    SLICE_X92Y133        FDCE (Remov_fdce_C_CLR)     -0.050     1.302    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           5.699    
  -------------------------------------------------------------------
                         slack                                  4.397    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RxWordCLK
  To Clock:  RxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.644ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.908ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL_reg/C
                            (falling edge-triggered cell FDPE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_reg[29]/CLR
                            (recovery check against rising-edge clock RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (RxWordCLK rise@8.333ns - RxWordCLK fall@4.167ns)
  Data Path Delay:        0.992ns  (logic 0.258ns (25.998%)  route 0.734ns (74.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 10.197 - 8.333 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 6.232 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825     4.991    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080     5.071 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.160     6.231    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X78Y139        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y139        FDPE (Prop_fdpe_C_Q)         0.258     6.489 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL_reg/Q
                         net (fo=40, routed)          0.734     7.224    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/reset_phaseshift_fsm
    SLICE_X74Y144        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785     9.118    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     9.190 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.007    10.197    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X74Y144        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_reg[29]/C
                         clock pessimism              0.115    10.312    
                         clock uncertainty           -0.035    10.277    
    SLICE_X74Y144        FDCE (Recov_fdce_C_CLR)     -0.145    10.132    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_reg[29]
  -------------------------------------------------------------------
                         required time                         10.132    
                         arrival time                          -7.224    
  -------------------------------------------------------------------
                         slack                                  2.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_HEADER_FLAG_O_reg/CLR
                            (removal check against rising-edge clock RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RxWordCLK rise@0.000ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.157ns (26.064%)  route 0.445ns (73.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.581     0.942    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.rxMgtRdy_r_reg_0
    SLICE_X95Y139        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y139        FDCE (Prop_fdce_C_Q)         0.091     1.033 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/Q
                         net (fo=1, routed)           0.274     1.307    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/ready_from_rightShifter
    SLICE_X94Y136        LUT2 (Prop_lut2_I1_O)        0.066     1.373 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/FSM_onehot_state[4]_i_3/O
                         net (fo=26, routed)          0.172     1.544    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg_1
    SLICE_X94Y132        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_HEADER_FLAG_O_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.775     1.175    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg_1
    SLICE_X94Y132        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_HEADER_FLAG_O_reg/C
                         clock pessimism             -0.225     0.950    
    SLICE_X94Y132        FDCE (Remov_fdce_C_CLR)     -0.050     0.900    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_HEADER_FLAG_O_reg
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.644    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPI
  To Clock:  SPI

Setup :            0  Failing Endpoints,  Worst Slack       39.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       54.369ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.122ns  (required time - arrival time)
  Source:                 CS
                            (input port clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spibuf_rd_reg/CLR
                            (recovery check against rising-edge clock SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (SPI rise@100.000ns - SPI fall@50.000ns)
  Data Path Delay:        2.510ns  (logic 0.665ns (26.512%)  route 1.844ns (73.487%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 101.784 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPI fall edge)       50.000    50.000 f  
                         input delay                 10.000    60.000    
    B20                                               0.000    60.000 f  CS (IN)
                         net (fo=0)                   0.000    60.000    CS
    B20                  IBUF (Prop_ibuf_I_O)         0.665    60.665 f  cs1/O
                         net (fo=19, routed)          1.844    62.510    CSi
    SLICE_X59Y93         FDCE                                         f  spibuf_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPI rise edge)      100.000   100.000 r  
    D23                                               0.000   100.000 r  SCK (IN)
                         net (fo=0)                   0.000   100.000    SCK
    D23                  IBUF (Prop_ibuf_I_O)         0.461   100.461 r  sck1/O
                         net (fo=1, routed)           0.704   101.165    SCKi
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026   101.191 r  SCKi_BUFG_inst/O
                         net (fo=171, routed)         0.593   101.784    SCKi_BUFG
    SLICE_X59Y93         FDCE                                         r  spibuf_rd_reg/C
                         clock pessimism              0.000   101.784    
                         clock uncertainty           -0.035   101.749    
    SLICE_X59Y93         FDCE (Recov_fdce_C_CLR)     -0.117   101.632    spibuf_rd_reg
  -------------------------------------------------------------------
                         required time                        101.632    
                         arrival time                         -62.510    
  -------------------------------------------------------------------
                         slack                                 39.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.369ns  (arrival time - required time)
  Source:                 CS
                            (input port clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi_bit_count_reg[0]/CLR
                            (removal check against rising-edge clock SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (SPI rise@0.000ns - SPI fall@50.000ns)
  Data Path Delay:        3.541ns  (logic 1.320ns (37.275%)  route 2.221ns (62.725%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.253ns
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPI fall edge)       50.000    50.000 f  
                         input delay                  5.000    55.000    
    B20                                               0.000    55.000 f  CS (IN)
                         net (fo=0)                   0.000    55.000    CS
    B20                  IBUF (Prop_ibuf_I_O)         1.320    56.320 f  cs1/O
                         net (fo=19, routed)          2.221    58.541    CSi
    SLICE_X60Y94         FDCE                                         f  spi_bit_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPI rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    SCK
    D23                  IBUF (Prop_ibuf_I_O)         1.437     1.437 r  sck1/O
                         net (fo=1, routed)           1.476     2.913    SCKi
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.080     2.993 r  SCKi_BUFG_inst/O
                         net (fo=171, routed)         1.260     4.253    SCKi_BUFG
    SLICE_X60Y94         FDCE                                         r  spi_bit_count_reg[0]/C
                         clock pessimism              0.000     4.253    
                         clock uncertainty            0.035     4.289    
    SLICE_X60Y94         FDCE (Remov_fdce_C_CLR)     -0.117     4.172    spi_bit_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.172    
                         arrival time                          58.541    
  -------------------------------------------------------------------
                         slack                                 54.369    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  TxWordCLK
  To Clock:  TxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.744ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
                            (recovery check against rising-edge clock TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (TxWordCLK rise@8.333ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.910ns (43.768%)  route 1.169ns (56.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.912ns = ( 10.245 - 8.333 ) 
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.825     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.324     2.229    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/data_sync_reg1_0
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.867     3.096 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXRESETDONE
                         net (fo=3, routed)           0.887     3.983    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/cpllpd_wait_reg[95]_5
    SLICE_X97Y139        LUT1 (Prop_lut1_I0_O)        0.043     4.026 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxLatOpt_gen[1].txResetDone_r[1]_i_1/O
                         net (fo=2, routed)           0.282     4.308    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_78
    SLICE_X97Y139        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.785     9.118    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.072     9.190 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.055    10.245    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/cpllpd_wait_reg[95]_5
    SLICE_X97Y139        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/C
                         clock pessimism              0.048    10.293    
                         clock uncertainty           -0.035    10.258    
    SLICE_X97Y139        FDCE (Recov_fdce_C_CLR)     -0.206    10.052    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.052    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  5.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
                            (removal check against rising-edge clock TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TxWordCLK rise@0.000ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.557ns (48.218%)  route 0.598ns (51.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.718     1.079    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/data_sync_reg1_0
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.529     1.608 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXRESETDONE
                         net (fo=3, routed)           0.461     2.069    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/cpllpd_wait_reg[95]_5
    SLICE_X97Y139        LUT1 (Prop_lut1_I0_O)        0.028     2.097 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxLatOpt_gen[1].txResetDone_r[1]_i_1/O
                         net (fo=2, routed)           0.137     2.234    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_78
    SLICE_X97Y139        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.781     1.181    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/cpllpd_wait_reg[95]_5
    SLICE_X97Y139        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/C
                         clock pessimism             -0.039     1.142    
    SLICE_X97Y139        FDCE (Remov_fdce_C_CLR)     -0.069     1.073    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  1.161    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_clk_125
  To Clock:  eth_clk_125

Setup :            0  Failing Endpoints,  Worst Slack        5.950ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 ipbus_module/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/stretch/clkdiv/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clk_125 rise@8.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 1.023ns (59.436%)  route 0.698ns (40.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 10.848 - 8.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.500     0.500    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.095     0.595 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.720     1.315    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     1.384 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.030     2.414    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.095     2.509 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.655     3.164    ipbus_module/stretch/clkdiv/CLK
    SLICE_X2Y154         SRL16E                                       r  ipbus_module/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y154         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.980     4.144 r  ipbus_module/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.258     4.402    ipbus_module/stretch/clkdiv/rst_b
    SLICE_X3Y154         LUT1 (Prop_lut1_I0_O)        0.043     4.445 f  ipbus_module/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.440     4.885    ipbus_module/stretch/clkdiv/cnt[0]_i_2_n_0
    SLICE_X4Y150         FDCE                                         f  ipbus_module/stretch/clkdiv/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     8.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.442     8.442    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.064     8.506 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.669     9.175    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     9.240 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.935    10.175    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.064    10.239 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.609    10.848    ipbus_module/stretch/clkdiv/CLK
    SLICE_X4Y150         FDCE                                         r  ipbus_module/stretch/clkdiv/cnt_reg[0]/C
                         clock pessimism              0.270    11.118    
                         clock uncertainty           -0.077    11.041    
    SLICE_X4Y150         FDCE (Recov_fdce_C_CLR)     -0.206    10.835    ipbus_module/stretch/clkdiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.835    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                  5.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_125 rise@0.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.157ns (39.641%)  route 0.239ns (60.359%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.136     0.136    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.159 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.341     0.500    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.550 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.362     0.912    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.023     0.935 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.277     1.212    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X53Y174        FDPE                                         r  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y174        FDPE (Prop_fdpe_C_Q)         0.091     1.303 f  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.051     1.354    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X53Y174        LUT2 (Prop_lut2_I0_O)        0.066     1.420 f  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.188     1.608    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X52Y175        FDPE                                         f  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.164     0.164    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.209 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.502     0.711    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.764 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.416     1.180    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.045     1.225 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.425     1.650    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X52Y175        FDPE                                         r  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.410     1.240    
    SLICE_X52Y175        FDPE (Remov_fdpe_C_PRE)     -0.072     1.168    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.440    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_refclk
  To Clock:  eth_refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.846ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 ipbus_module/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/clocks/clkdiv/cnt_reg[16]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 1.023ns (49.327%)  route 1.051ns (50.673%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.289ns = ( 10.289 - 8.000 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.961ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.500     2.636    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.095     2.731 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.538     3.269    ipbus_module/clocks/clkdiv/clk_cmt125
    SLICE_X54Y164        SRL16E                                       r  ipbus_module/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y164        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.980     4.249 r  ipbus_module/clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.435     4.684    ipbus_module/clocks/clkdiv/rst_b
    SLICE_X54Y163        LUT1 (Prop_lut1_I0_O)        0.043     4.727 f  ipbus_module/clocks/clkdiv/cnt[0]_i_2__0/O
                         net (fo=17, routed)          0.615     5.342    ipbus_module/clocks/clkdiv/clear
    SLICE_X55Y164        FDCE                                         f  ipbus_module/clocks/clkdiv/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    K6                                                0.000     8.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     8.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.442     9.728    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.064     9.792 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.497    10.289    ipbus_module/clocks/clkdiv/clk_cmt125
    SLICE_X55Y164        FDCE                                         r  ipbus_module/clocks/clkdiv/cnt_reg[16]/C
                         clock pessimism              0.961    11.250    
                         clock uncertainty           -0.035    11.214    
    SLICE_X55Y164        FDCE (Recov_fdce_C_CLR)     -0.206    11.008    ipbus_module/clocks/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         11.008    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  5.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/clocks/clkdiv/cnt_reg[10]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.426ns (53.874%)  route 0.365ns (46.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.377ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.136     0.578    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.023     0.601 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.284     0.885    ipbus_module/clocks/clkdiv/clk_cmt125
    SLICE_X54Y164        SRL16E                                       r  ipbus_module/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y164        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     1.283 r  ipbus_module/clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.233     1.516    ipbus_module/clocks/clkdiv/rst_b
    SLICE_X54Y163        LUT1 (Prop_lut1_I0_O)        0.028     1.544 f  ipbus_module/clocks/clkdiv/cnt[0]_i_2__0/O
                         net (fo=17, routed)          0.131     1.675    ipbus_module/clocks/clkdiv/clear
    SLICE_X55Y162        FDCE                                         f  ipbus_module/clocks/clkdiv/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.164     0.897    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.045     0.942 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.435     1.377    ipbus_module/clocks/clkdiv/clk_cmt125
    SLICE_X55Y162        FDCE                                         r  ipbus_module/clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism             -0.478     0.899    
    SLICE_X55Y162        FDCE (Remov_fdce_C_CLR)     -0.069     0.830    ipbus_module/clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.846    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_refclk
  To Clock:  free_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.446ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.117ns  (required time - arrival time)
  Source:                 ipbus_module/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (free_clk rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        4.209ns  (logic 0.297ns (7.057%)  route 3.912ns (92.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 20.034 - 16.000 ) 
    Source Clock Delay      (SCD):    3.268ns = ( 11.268 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    K6                                                0.000     8.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     8.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135    10.135 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.500    10.636    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.095    10.731 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.537    11.268    ipbus_module/clocks/clk_cmt125
    SLICE_X54Y165        FDRE                                         r  ipbus_module/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y165        FDRE (Prop_fdre_C_Q)         0.254    11.522 f  ipbus_module/clocks/rsto_eth_reg/Q
                         net (fo=10, routed)          1.325    12.846    ipbus_module/clocks/rst_eth
    SLICE_X0Y166         LUT1 (Prop_lut1_I0_O)        0.043    12.889 f  ipbus_module/clocks/rst_eth_hold_fix/O
                         net (fo=51, routed)          2.587    15.476    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rst_eth_hold_fix_1_alias
    SLICE_X63Y173        FDCE                                         f  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                     16.000    16.000 r  
    K6                                                0.000    16.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000    16.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    17.285 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.442    17.728    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.064    17.792 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.688    18.480    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.545 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.934    19.479    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.064    19.543 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.491    20.034    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X63Y173        FDCE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.939    20.973    
                         clock uncertainty           -0.173    20.799    
    SLICE_X63Y173        FDCE (Recov_fdce_C_CLR)     -0.206    20.593    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         20.593    
                         arrival time                         -15.476    
  -------------------------------------------------------------------
                         slack                                  5.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (free_clk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.146ns (8.361%)  route 1.600ns (91.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.136     0.578    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.023     0.601 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.284     0.885    ipbus_module/clocks/clk_cmt125
    SLICE_X54Y165        FDRE                                         r  ipbus_module/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y165        FDRE (Prop_fdre_C_Q)         0.118     1.003 f  ipbus_module/clocks/rsto_eth_reg/Q
                         net (fo=10, routed)          0.744     1.746    ipbus_module/clocks/rst_eth
    SLICE_X0Y166         LUT1 (Prop_lut1_I0_O)        0.028     1.774 f  ipbus_module/clocks/rst_eth_hold_fix/O
                         net (fo=51, routed)          0.857     2.631    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/rst_eth_hold_fix_1_alias
    SLICE_X57Y160        FDCE                                         f  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.164     0.897    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.045     0.942 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.509     1.451    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.504 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.436     1.940    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     1.985 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.437     2.422    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X57Y160        FDCE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.341     2.081    
                         clock uncertainty            0.173     2.254    
    SLICE_X57Y160        FDCE (Remov_fdce_C_CLR)     -0.069     2.185    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.446    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLKA320
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        6.994ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.994ns  (required time - arrival time)
  Source:                 tcma/done_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            LED[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        8.006ns  (logic 3.580ns (44.720%)  route 4.426ns (55.280%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y83                                     0.000     0.000 r  tcma/done_reg/C
    SLICE_X104Y83        FDRE (Prop_fdre_C_Q)         0.254     0.254 f  tcma/done_reg/Q
                         net (fo=53, routed)          2.298     2.552    tcma/side_OK
    SLICE_X58Y132        LUT1 (Prop_lut1_I0_O)        0.043     2.595 r  tcma/ledo1[6].leso0_i_1/O
                         net (fo=1, routed)           2.127     4.723    tcma_n_372
    E21                  OBUF (Prop_obuf_I_O)         3.283     8.006 r  ledo1[6].leso0/O
                         net (fo=0)                   0.000     8.006    LED[6]
    E21                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                  6.994    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLKC320
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        7.708ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.708ns  (required time - arrival time)
  Source:                 tcmc/done_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKC320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            LED[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        7.292ns  (logic 3.453ns (47.355%)  route 3.839ns (52.645%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55                                      0.000     0.000 r  tcmc/done_reg/C
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.216     0.216 f  tcmc/done_reg/Q
                         net (fo=54, routed)          2.734     2.950    tcmc/sideC_OK
    SLICE_X4Y129         LUT1 (Prop_lut1_I0_O)        0.043     2.993 r  tcmc/ledo1[7].leso0_i_1/O
                         net (fo=1, routed)           1.104     4.098    tcmc_n_158
    E22                  OBUF (Prop_obuf_I_O)         3.194     7.292 r  ledo1[7].leso0/O
                         net (fo=0)                   0.000     7.292    LED[7]
    E22                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                  7.708    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLKsys40
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        7.470ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.470ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/GBT_Status_O_reg[gbtRx_Ready]/C
                            (rising edge-triggered cell FDRE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        7.530ns  (logic 3.477ns (46.177%)  route 4.053ns (53.823%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y99                                      0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/GBT_Status_O_reg[gbtRx_Ready]/C
    SLICE_X76Y99         FDRE (Prop_fdre_C_Q)         0.254     0.254 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/GBT_Status_O_reg[gbtRx_Ready]/Q
                         net (fo=13, routed)          2.870     3.124    readout_status[GBT_status][gbtRx_Ready]
    SLICE_X4Y119         LUT1 (Prop_lut1_I0_O)        0.043     3.167 r  ledo1[2].leso0_i_1/O
                         net (fo=1, routed)           1.183     4.350    ledo1[2].leso0_i_1_n_0
    F22                  OBUF (Prop_obuf_I_O)         3.180     7.530 r  ledo1[2].leso0/O
                         net (fo=0)                   0.000     7.530    LED[2]
    F22                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                  7.470    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  eth_clk_125
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        6.786ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.786ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/SGMII_PHY_STATUS_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LED[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        8.214ns  (logic 3.492ns (42.520%)  route 4.721ns (57.480%))
  Logic Levels:           3  (LUT1=1 LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y178                                     0.000     0.000 r  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/SGMII_PHY_STATUS_reg/C
    SLICE_X49Y178        FDRE (Prop_fdre_C_Q)         0.216     0.216 f  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/SGMII_PHY_STATUS_reg/Q
                         net (fo=2, routed)           0.516     0.732    ipbus_module/eth/status_vector[7]
    SLICE_X54Y176        LUT3 (Prop_lut3_I0_O)        0.043     0.775 f  ipbus_module/eth/IPB_rdy0_i_1/O
                         net (fo=4, routed)           3.104     3.879    ipbus_module/eth/SGMII_PHY_STATUS_reg
    SLICE_X4Y117         LUT1 (Prop_lut1_I0_O)        0.043     3.922 r  ipbus_module/eth/ledo1[0].leso0_i_1/O
                         net (fo=1, routed)           1.101     5.023    ipbus_module_n_1443
    G25                  OBUF (Prop_obuf_I_O)         3.190     8.214 r  ledo1[0].leso0/O
                         net (fo=0)                   0.000     8.214    LED[0]
    G25                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                  6.786    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  eth_refclk
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        4.539ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 ipbus_module/eth/sgmii_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LED[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        10.461ns  (logic 3.626ns (34.665%)  route 6.835ns (65.335%))
  Logic Levels:           4  (LUT1=2 LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y170                                     0.000     0.000 r  ipbus_module/eth/sgmii_reg/C
    SLICE_X57Y170        FDRE (Prop_fdre_C_Q)         0.216     0.216 r  ipbus_module/eth/sgmii_reg/Q
                         net (fo=6, routed)           1.175     1.391    ipbus_module/eth/sgmii_reg_n_0
    SLICE_X87Y176        LUT1 (Prop_lut1_I0_O)        0.048     1.439 r  ipbus_module/eth/sgmii_reg_n_0_hold_fix/O
                         net (fo=2, routed)           1.455     2.894    ipbus_module/eth/sgmii_reg_n_0_hold_fix_1
    SLICE_X54Y176        LUT3 (Prop_lut3_I1_O)        0.129     3.023 f  ipbus_module/eth/IPB_rdy0_i_1/O
                         net (fo=4, routed)           3.104     6.127    ipbus_module/eth/SGMII_PHY_STATUS_reg
    SLICE_X4Y117         LUT1 (Prop_lut1_I0_O)        0.043     6.170 r  ipbus_module/eth/ledo1[0].leso0_i_1/O
                         net (fo=1, routed)           1.101     7.271    ipbus_module_n_1443
    G25                  OBUF (Prop_obuf_I_O)         3.190    10.461 r  ledo1[0].leso0/O
                         net (fo=0)                   0.000    10.461    LED[0]
    G25                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -10.461    
  -------------------------------------------------------------------
                         slack                                  4.539    





