0.6
2017.4
Dec 15 2017
21:07:18
H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.sim/sim_1/behav/xsim/glbl.v,1678382169,verilog,,,,glbl,,,,,,,,
H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sim_1/imports/DigEng_Proj_T2_model/TOP_LEVEL_tb.vhd,1678384601,vhdl,,,,top_level_tb,,,,,,,,
H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/DATA_SOURCE.vhd,1678382169,vhdl,H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/TOP_LEVEL.vhd,,,data_source,,,,,,,,
H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/Debouncer.vhd,1678382169,vhdl,H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/TOP_LEVEL.vhd,,,debouncer,,,,,,,,
H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/DigEng.vhd,1678382169,vhdl,H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/DATA_SOURCE.vhd;H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/OUTPUT_CTRL.vhd;H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/Param_Counter.vhd;H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/SOURCE_CTRL.vhd;H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/STUDENT_AREA.vhd;H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/new/parameterizable_counter.vhd,,,digeng,,,,,,,,
H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/MEM_A.vhd,1678382169,vhdl,H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/DATA_SOURCE.vhd,,,mem_a,,,,,,,,
H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/MEM_B.vhd,1678382169,vhdl,H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/DATA_SOURCE.vhd,,,mem_b,,,,,,,,
H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/MEM_C.vhd,1678382169,vhdl,H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/DATA_SOURCE.vhd,,,mem_c,,,,,,,,
H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/MEM_D.vhd,1678382169,vhdl,H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/DATA_SOURCE.vhd,,,mem_d,,,,,,,,
H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/OUTPUT_CTRL.vhd,1678382169,vhdl,H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/STUDENT_AREA.vhd,,,output_ctrl,,,,,,,,
H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/Param_Counter.vhd,1678382169,vhdl,H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/DATA_SOURCE.vhd,,,param_counter,,,,,,,,
H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/SOURCE_CTRL.vhd,1678382169,vhdl,H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/STUDENT_AREA.vhd,,,source_ctrl,,,,,,,,
H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/STUDENT_AREA.vhd,1678382169,vhdl,H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/TOP_LEVEL.vhd,,,student_area,,,,,,,,
H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/Single_bit_synchroniser.vhd,1678382169,vhdl,H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/STUDENT_AREA.vhd,,,single_bit_synchroniser,,,,,,,,
H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/TOP_LEVEL.vhd,1678382169,vhdl,H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sim_1/imports/DigEng_Proj_T2_model/TOP_LEVEL_tb.vhd,,,top_level,,,,,,,,
H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/ip/CLK_GEN/CLK_GEN.v,1678382169,verilog,,,,CLK_GEN,,,../../../../DE_Project_T2.srcs/sources_1/ip/CLK_GEN,,,,,
H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/ip/CLK_GEN/CLK_GEN_clk_wiz.v,1678382169,verilog,,H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/ip/CLK_GEN/CLK_GEN.v,,CLK_GEN_clk_wiz,,,../../../../DE_Project_T2.srcs/sources_1/ip/CLK_GEN,,,,,
H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/ip/DUAL_CLOCK_FIFO/sim/DUAL_CLOCK_FIFO.v,1678382170,verilog,,H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/ip/CLK_GEN/CLK_GEN_clk_wiz.v,,DUAL_CLOCK_FIFO,,,../../../../DE_Project_T2.srcs/sources_1/ip/CLK_GEN,,,,,
H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/new/parameterizable_counter.vhd,1678382170,vhdl,H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/OUTPUT_CTRL.vhd;H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/SOURCE_CTRL.vhd,,,parameterizable_counter,,,,,,,,
