{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1738179177154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1738179177154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 29 17:32:57 2025 " "Processing started: Wed Jan 29 17:32:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1738179177154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1738179177154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FloatPoint -c FloatPoint " "Command: quartus_map --read_settings_files=on --write_settings_files=off FloatPoint -c FloatPoint" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1738179177154 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1738179177357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatpoint_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file floatpoint_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FloatPoint_package " "Found design unit 1: FloatPoint_package" {  } { { "FloatPoint_package.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/FloatPoint_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738179177778 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FloatPoint_package-body " "Found design unit 2: FloatPoint_package-body" {  } { { "FloatPoint_package.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/FloatPoint_package.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738179177778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738179177778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-rtl " "Found design unit 1: test-rtl" {  } { { "test.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738179177778 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738179177778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738179177778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult_tb-behavior " "Found design unit 1: mult_tb-behavior" {  } { { "mult_tb.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/mult_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738179177778 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult_tb " "Found entity 1: mult_tb" {  } { { "mult_tb.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/mult_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738179177778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738179177778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_tb-behavior " "Found design unit 1: add_tb-behavior" {  } { { "add_tb.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/add_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738179177778 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_tb " "Found entity 1: add_tb" {  } { { "add_tb.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/add_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738179177778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738179177778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatconvert_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file floatconvert_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FloatConvert_tb-behavior " "Found design unit 1: FloatConvert_tb-behavior" {  } { { "FloatConvert_tb.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/FloatConvert_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738179177778 ""} { "Info" "ISGN_ENTITY_NAME" "1 FloatConvert_tb " "Found entity 1: FloatConvert_tb" {  } { { "FloatConvert_tb.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/FloatConvert_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738179177778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738179177778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_convert_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fp_convert_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FP_convert_pkg " "Found design unit 1: FP_convert_pkg" {  } { { "FP_convert_pkg.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/FP_convert_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738179177793 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FP_convert_pkg-body " "Found design unit 2: FP_convert_pkg-body" {  } { { "FP_convert_pkg.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/FP_convert_pkg.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738179177793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738179177793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPU-behavior " "Found design unit 1: FPU-behavior" {  } { { "FPU.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/FPU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738179177793 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPU " "Found entity 1: FPU" {  } { { "FPU.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/FPU.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738179177793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738179177793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPU_tb-behavior " "Found design unit 1: FPU_tb-behavior" {  } { { "FPU_tb.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/FPU_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738179177793 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPU_tb " "Found entity 1: FPU_tb" {  } { { "FPU_tb.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/FPU_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738179177793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738179177793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_cos_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sin_cos_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sin_cos_tb-behavior " "Found design unit 1: sin_cos_tb-behavior" {  } { { "sin_cos_tb.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/sin_cos_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738179177793 ""} { "Info" "ISGN_ENTITY_NAME" "1 sin_cos_tb " "Found entity 1: sin_cos_tb" {  } { { "sin_cos_tb.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/sin_cos_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738179177793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738179177793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test2-rtl " "Found design unit 1: test2-rtl" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738179177793 ""} { "Info" "ISGN_ENTITY_NAME" "1 test2 " "Found entity 1: test2" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738179177793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738179177793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float_and_str_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file float_and_str_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Float_and_str_tb-behavior " "Found design unit 1: Float_and_str_tb-behavior" {  } { { "Float_and_str_tb.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/Float_and_str_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738179177793 ""} { "Info" "ISGN_ENTITY_NAME" "1 Float_and_str_tb " "Found entity 1: Float_and_str_tb" {  } { { "Float_and_str_tb.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/Float_and_str_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738179177793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738179177793 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test2 " "Elaborating entity \"test2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1738179177825 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "x.Mantissa\[20\] GND " "Pin \"x.Mantissa\[20\]\" is stuck at GND" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738179179291 "|test2|x.Mantissa[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "x.Mantissa\[21\] GND " "Pin \"x.Mantissa\[21\]\" is stuck at GND" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738179179291 "|test2|x.Mantissa[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "x.Mantissa\[22\] GND " "Pin \"x.Mantissa\[22\]\" is stuck at GND" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738179179291 "|test2|x.Mantissa[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "x.Exponent\[4\] GND " "Pin \"x.Exponent\[4\]\" is stuck at GND" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738179179291 "|test2|x.Exponent[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "x.Exponent\[5\] GND " "Pin \"x.Exponent\[5\]\" is stuck at GND" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738179179291 "|test2|x.Exponent[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "x.Exponent\[6\] GND " "Pin \"x.Exponent\[6\]\" is stuck at GND" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738179179291 "|test2|x.Exponent[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "x.Exponent\[7\] GND " "Pin \"x.Exponent\[7\]\" is stuck at GND" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738179179291 "|test2|x.Exponent[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1738179179291 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1738179180274 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180274 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "236 " "Design contains 236 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[36\]\[0\] " "No output dependent on input pin \"s\[36\]\[0\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[36][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[36\]\[1\] " "No output dependent on input pin \"s\[36\]\[1\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[36][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[36\]\[2\] " "No output dependent on input pin \"s\[36\]\[2\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[36][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[36\]\[3\] " "No output dependent on input pin \"s\[36\]\[3\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[36][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[36\]\[4\] " "No output dependent on input pin \"s\[36\]\[4\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[36][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[36\]\[5\] " "No output dependent on input pin \"s\[36\]\[5\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[36][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[36\]\[6\] " "No output dependent on input pin \"s\[36\]\[6\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[36][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[36\]\[7\] " "No output dependent on input pin \"s\[36\]\[7\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[36][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[35\]\[0\] " "No output dependent on input pin \"s\[35\]\[0\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[35][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[35\]\[1\] " "No output dependent on input pin \"s\[35\]\[1\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[35][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[35\]\[2\] " "No output dependent on input pin \"s\[35\]\[2\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[35][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[35\]\[3\] " "No output dependent on input pin \"s\[35\]\[3\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[35][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[35\]\[4\] " "No output dependent on input pin \"s\[35\]\[4\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[35][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[35\]\[5\] " "No output dependent on input pin \"s\[35\]\[5\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[35][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[35\]\[6\] " "No output dependent on input pin \"s\[35\]\[6\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[35][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[35\]\[7\] " "No output dependent on input pin \"s\[35\]\[7\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[35][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[34\]\[0\] " "No output dependent on input pin \"s\[34\]\[0\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[34][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[34\]\[1\] " "No output dependent on input pin \"s\[34\]\[1\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[34][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[34\]\[2\] " "No output dependent on input pin \"s\[34\]\[2\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[34][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[34\]\[3\] " "No output dependent on input pin \"s\[34\]\[3\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[34][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[34\]\[4\] " "No output dependent on input pin \"s\[34\]\[4\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[34][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[34\]\[5\] " "No output dependent on input pin \"s\[34\]\[5\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[34][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[34\]\[6\] " "No output dependent on input pin \"s\[34\]\[6\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[34][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[34\]\[7\] " "No output dependent on input pin \"s\[34\]\[7\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[34][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[33\]\[0\] " "No output dependent on input pin \"s\[33\]\[0\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[33][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[33\]\[1\] " "No output dependent on input pin \"s\[33\]\[1\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[33][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[33\]\[2\] " "No output dependent on input pin \"s\[33\]\[2\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[33][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[33\]\[3\] " "No output dependent on input pin \"s\[33\]\[3\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[33][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[33\]\[4\] " "No output dependent on input pin \"s\[33\]\[4\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[33][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[33\]\[5\] " "No output dependent on input pin \"s\[33\]\[5\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[33][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[33\]\[6\] " "No output dependent on input pin \"s\[33\]\[6\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[33][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[33\]\[7\] " "No output dependent on input pin \"s\[33\]\[7\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[33][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[32\]\[0\] " "No output dependent on input pin \"s\[32\]\[0\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[32][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[32\]\[1\] " "No output dependent on input pin \"s\[32\]\[1\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[32][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[32\]\[2\] " "No output dependent on input pin \"s\[32\]\[2\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[32][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[32\]\[3\] " "No output dependent on input pin \"s\[32\]\[3\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[32][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[32\]\[4\] " "No output dependent on input pin \"s\[32\]\[4\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[32][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[32\]\[5\] " "No output dependent on input pin \"s\[32\]\[5\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[32][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[32\]\[6\] " "No output dependent on input pin \"s\[32\]\[6\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[32][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[32\]\[7\] " "No output dependent on input pin \"s\[32\]\[7\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[32][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[31\]\[0\] " "No output dependent on input pin \"s\[31\]\[0\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[31][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[31\]\[1\] " "No output dependent on input pin \"s\[31\]\[1\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[31][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[31\]\[2\] " "No output dependent on input pin \"s\[31\]\[2\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[31][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[31\]\[3\] " "No output dependent on input pin \"s\[31\]\[3\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[31][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[31\]\[4\] " "No output dependent on input pin \"s\[31\]\[4\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[31][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[31\]\[5\] " "No output dependent on input pin \"s\[31\]\[5\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[31][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[31\]\[6\] " "No output dependent on input pin \"s\[31\]\[6\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[31][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[31\]\[7\] " "No output dependent on input pin \"s\[31\]\[7\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[31][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[30\]\[0\] " "No output dependent on input pin \"s\[30\]\[0\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[30][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[30\]\[1\] " "No output dependent on input pin \"s\[30\]\[1\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[30][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[30\]\[2\] " "No output dependent on input pin \"s\[30\]\[2\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[30][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[30\]\[3\] " "No output dependent on input pin \"s\[30\]\[3\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[30][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[30\]\[4\] " "No output dependent on input pin \"s\[30\]\[4\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[30][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[30\]\[5\] " "No output dependent on input pin \"s\[30\]\[5\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[30][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[30\]\[6\] " "No output dependent on input pin \"s\[30\]\[6\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[30][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[30\]\[7\] " "No output dependent on input pin \"s\[30\]\[7\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[30][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[29\]\[0\] " "No output dependent on input pin \"s\[29\]\[0\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[29][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[29\]\[1\] " "No output dependent on input pin \"s\[29\]\[1\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[29][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[29\]\[2\] " "No output dependent on input pin \"s\[29\]\[2\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[29][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[29\]\[3\] " "No output dependent on input pin \"s\[29\]\[3\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[29][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[29\]\[4\] " "No output dependent on input pin \"s\[29\]\[4\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[29][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[29\]\[5\] " "No output dependent on input pin \"s\[29\]\[5\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[29][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[29\]\[6\] " "No output dependent on input pin \"s\[29\]\[6\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[29][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[29\]\[7\] " "No output dependent on input pin \"s\[29\]\[7\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[29][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[28\]\[0\] " "No output dependent on input pin \"s\[28\]\[0\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[28][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[28\]\[1\] " "No output dependent on input pin \"s\[28\]\[1\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[28][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[28\]\[2\] " "No output dependent on input pin \"s\[28\]\[2\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[28][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[28\]\[3\] " "No output dependent on input pin \"s\[28\]\[3\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[28][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[28\]\[4\] " "No output dependent on input pin \"s\[28\]\[4\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[28][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[28\]\[5\] " "No output dependent on input pin \"s\[28\]\[5\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[28][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[28\]\[6\] " "No output dependent on input pin \"s\[28\]\[6\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[28][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[28\]\[7\] " "No output dependent on input pin \"s\[28\]\[7\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[28][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[27\]\[0\] " "No output dependent on input pin \"s\[27\]\[0\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[27][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[27\]\[1\] " "No output dependent on input pin \"s\[27\]\[1\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[27][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[27\]\[2\] " "No output dependent on input pin \"s\[27\]\[2\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[27][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[27\]\[3\] " "No output dependent on input pin \"s\[27\]\[3\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[27][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[27\]\[4\] " "No output dependent on input pin \"s\[27\]\[4\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[27][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[27\]\[5\] " "No output dependent on input pin \"s\[27\]\[5\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[27][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[27\]\[6\] " "No output dependent on input pin \"s\[27\]\[6\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[27][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[27\]\[7\] " "No output dependent on input pin \"s\[27\]\[7\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[27][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[26\]\[0\] " "No output dependent on input pin \"s\[26\]\[0\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[26][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[26\]\[1\] " "No output dependent on input pin \"s\[26\]\[1\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[26][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[26\]\[2\] " "No output dependent on input pin \"s\[26\]\[2\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[26][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[26\]\[3\] " "No output dependent on input pin \"s\[26\]\[3\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[26][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[26\]\[4\] " "No output dependent on input pin \"s\[26\]\[4\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[26][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[26\]\[5\] " "No output dependent on input pin \"s\[26\]\[5\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[26][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[26\]\[6\] " "No output dependent on input pin \"s\[26\]\[6\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[26][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[26\]\[7\] " "No output dependent on input pin \"s\[26\]\[7\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[26][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[25\]\[0\] " "No output dependent on input pin \"s\[25\]\[0\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[25][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[25\]\[1\] " "No output dependent on input pin \"s\[25\]\[1\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[25][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[25\]\[2\] " "No output dependent on input pin \"s\[25\]\[2\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[25][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[25\]\[3\] " "No output dependent on input pin \"s\[25\]\[3\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[25][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[25\]\[4\] " "No output dependent on input pin \"s\[25\]\[4\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[25][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[25\]\[5\] " "No output dependent on input pin \"s\[25\]\[5\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[25][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[25\]\[6\] " "No output dependent on input pin \"s\[25\]\[6\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[25][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[25\]\[7\] " "No output dependent on input pin \"s\[25\]\[7\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[25][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[24\]\[0\] " "No output dependent on input pin \"s\[24\]\[0\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[24][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[24\]\[1\] " "No output dependent on input pin \"s\[24\]\[1\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[24][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[24\]\[2\] " "No output dependent on input pin \"s\[24\]\[2\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[24][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[24\]\[3\] " "No output dependent on input pin \"s\[24\]\[3\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[24][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[24\]\[4\] " "No output dependent on input pin \"s\[24\]\[4\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[24][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[24\]\[5\] " "No output dependent on input pin \"s\[24\]\[5\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[24][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[24\]\[6\] " "No output dependent on input pin \"s\[24\]\[6\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[24][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[24\]\[7\] " "No output dependent on input pin \"s\[24\]\[7\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[24][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[23\]\[0\] " "No output dependent on input pin \"s\[23\]\[0\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[23][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[23\]\[1\] " "No output dependent on input pin \"s\[23\]\[1\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[23][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[23\]\[2\] " "No output dependent on input pin \"s\[23\]\[2\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[23][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[23\]\[3\] " "No output dependent on input pin \"s\[23\]\[3\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[23][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[23\]\[4\] " "No output dependent on input pin \"s\[23\]\[4\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[23][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[23\]\[5\] " "No output dependent on input pin \"s\[23\]\[5\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[23][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[23\]\[6\] " "No output dependent on input pin \"s\[23\]\[6\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[23][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[23\]\[7\] " "No output dependent on input pin \"s\[23\]\[7\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[23][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[22\]\[0\] " "No output dependent on input pin \"s\[22\]\[0\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[22][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[22\]\[1\] " "No output dependent on input pin \"s\[22\]\[1\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[22][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[22\]\[2\] " "No output dependent on input pin \"s\[22\]\[2\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[22][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[22\]\[3\] " "No output dependent on input pin \"s\[22\]\[3\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[22][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[22\]\[4\] " "No output dependent on input pin \"s\[22\]\[4\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[22][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[22\]\[5\] " "No output dependent on input pin \"s\[22\]\[5\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[22][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[22\]\[6\] " "No output dependent on input pin \"s\[22\]\[6\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[22][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[22\]\[7\] " "No output dependent on input pin \"s\[22\]\[7\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[22][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[21\]\[0\] " "No output dependent on input pin \"s\[21\]\[0\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[21][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[21\]\[1\] " "No output dependent on input pin \"s\[21\]\[1\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[21][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[21\]\[2\] " "No output dependent on input pin \"s\[21\]\[2\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[21][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[21\]\[3\] " "No output dependent on input pin \"s\[21\]\[3\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[21][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[21\]\[4\] " "No output dependent on input pin \"s\[21\]\[4\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[21][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[21\]\[5\] " "No output dependent on input pin \"s\[21\]\[5\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[21][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[21\]\[6\] " "No output dependent on input pin \"s\[21\]\[6\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[21][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[21\]\[7\] " "No output dependent on input pin \"s\[21\]\[7\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[21][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[20\]\[0\] " "No output dependent on input pin \"s\[20\]\[0\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[20][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[20\]\[1\] " "No output dependent on input pin \"s\[20\]\[1\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[20][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[20\]\[2\] " "No output dependent on input pin \"s\[20\]\[2\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[20][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[20\]\[3\] " "No output dependent on input pin \"s\[20\]\[3\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[20][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[20\]\[4\] " "No output dependent on input pin \"s\[20\]\[4\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[20][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[20\]\[5\] " "No output dependent on input pin \"s\[20\]\[5\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[20][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[20\]\[6\] " "No output dependent on input pin \"s\[20\]\[6\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[20][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[20\]\[7\] " "No output dependent on input pin \"s\[20\]\[7\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[20][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[19\]\[0\] " "No output dependent on input pin \"s\[19\]\[0\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[19][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[19\]\[1\] " "No output dependent on input pin \"s\[19\]\[1\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[19][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[19\]\[2\] " "No output dependent on input pin \"s\[19\]\[2\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[19][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[19\]\[3\] " "No output dependent on input pin \"s\[19\]\[3\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[19][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[19\]\[4\] " "No output dependent on input pin \"s\[19\]\[4\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[19][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[19\]\[5\] " "No output dependent on input pin \"s\[19\]\[5\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[19][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[19\]\[6\] " "No output dependent on input pin \"s\[19\]\[6\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[19][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[19\]\[7\] " "No output dependent on input pin \"s\[19\]\[7\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[19][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[18\]\[0\] " "No output dependent on input pin \"s\[18\]\[0\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[18][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[18\]\[1\] " "No output dependent on input pin \"s\[18\]\[1\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[18][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[18\]\[2\] " "No output dependent on input pin \"s\[18\]\[2\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[18][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[18\]\[3\] " "No output dependent on input pin \"s\[18\]\[3\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[18][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[18\]\[4\] " "No output dependent on input pin \"s\[18\]\[4\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[18][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[18\]\[5\] " "No output dependent on input pin \"s\[18\]\[5\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[18][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[18\]\[6\] " "No output dependent on input pin \"s\[18\]\[6\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[18][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[18\]\[7\] " "No output dependent on input pin \"s\[18\]\[7\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[18][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[17\]\[0\] " "No output dependent on input pin \"s\[17\]\[0\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[17][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[17\]\[1\] " "No output dependent on input pin \"s\[17\]\[1\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[17][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[17\]\[2\] " "No output dependent on input pin \"s\[17\]\[2\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[17][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[17\]\[3\] " "No output dependent on input pin \"s\[17\]\[3\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[17][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[17\]\[4\] " "No output dependent on input pin \"s\[17\]\[4\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[17][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[17\]\[5\] " "No output dependent on input pin \"s\[17\]\[5\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[17][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[17\]\[6\] " "No output dependent on input pin \"s\[17\]\[6\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[17][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[17\]\[7\] " "No output dependent on input pin \"s\[17\]\[7\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[17][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[16\]\[0\] " "No output dependent on input pin \"s\[16\]\[0\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[16][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[16\]\[1\] " "No output dependent on input pin \"s\[16\]\[1\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[16][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[16\]\[2\] " "No output dependent on input pin \"s\[16\]\[2\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[16][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[16\]\[3\] " "No output dependent on input pin \"s\[16\]\[3\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[16][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[16\]\[4\] " "No output dependent on input pin \"s\[16\]\[4\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[16][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[16\]\[5\] " "No output dependent on input pin \"s\[16\]\[5\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[16][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[16\]\[6\] " "No output dependent on input pin \"s\[16\]\[6\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[16][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[16\]\[7\] " "No output dependent on input pin \"s\[16\]\[7\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[16][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[15\]\[0\] " "No output dependent on input pin \"s\[15\]\[0\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[15][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[15\]\[1\] " "No output dependent on input pin \"s\[15\]\[1\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[15][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[15\]\[2\] " "No output dependent on input pin \"s\[15\]\[2\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[15][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[15\]\[3\] " "No output dependent on input pin \"s\[15\]\[3\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[15][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[15\]\[4\] " "No output dependent on input pin \"s\[15\]\[4\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[15][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[15\]\[5\] " "No output dependent on input pin \"s\[15\]\[5\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[15][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[15\]\[6\] " "No output dependent on input pin \"s\[15\]\[6\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[15][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[15\]\[7\] " "No output dependent on input pin \"s\[15\]\[7\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[15][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[14\]\[0\] " "No output dependent on input pin \"s\[14\]\[0\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[14][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[14\]\[1\] " "No output dependent on input pin \"s\[14\]\[1\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[14][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[14\]\[2\] " "No output dependent on input pin \"s\[14\]\[2\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[14][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[14\]\[3\] " "No output dependent on input pin \"s\[14\]\[3\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[14][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[14\]\[4\] " "No output dependent on input pin \"s\[14\]\[4\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[14][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[14\]\[5\] " "No output dependent on input pin \"s\[14\]\[5\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[14][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[14\]\[6\] " "No output dependent on input pin \"s\[14\]\[6\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[14][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[14\]\[7\] " "No output dependent on input pin \"s\[14\]\[7\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[14][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[13\]\[0\] " "No output dependent on input pin \"s\[13\]\[0\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[13][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[13\]\[1\] " "No output dependent on input pin \"s\[13\]\[1\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[13][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[13\]\[2\] " "No output dependent on input pin \"s\[13\]\[2\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[13][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[13\]\[3\] " "No output dependent on input pin \"s\[13\]\[3\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[13][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[13\]\[4\] " "No output dependent on input pin \"s\[13\]\[4\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[13][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[13\]\[5\] " "No output dependent on input pin \"s\[13\]\[5\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[13][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[13\]\[6\] " "No output dependent on input pin \"s\[13\]\[6\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[13][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[13\]\[7\] " "No output dependent on input pin \"s\[13\]\[7\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[13][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[12\]\[0\] " "No output dependent on input pin \"s\[12\]\[0\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[12][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[12\]\[1\] " "No output dependent on input pin \"s\[12\]\[1\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[12][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[12\]\[2\] " "No output dependent on input pin \"s\[12\]\[2\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[12][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[12\]\[3\] " "No output dependent on input pin \"s\[12\]\[3\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[12][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[12\]\[4\] " "No output dependent on input pin \"s\[12\]\[4\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[12][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[12\]\[5\] " "No output dependent on input pin \"s\[12\]\[5\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[12][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[12\]\[6\] " "No output dependent on input pin \"s\[12\]\[6\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[12][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[12\]\[7\] " "No output dependent on input pin \"s\[12\]\[7\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[12][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[11\]\[0\] " "No output dependent on input pin \"s\[11\]\[0\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[11][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[11\]\[1\] " "No output dependent on input pin \"s\[11\]\[1\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[11][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[11\]\[2\] " "No output dependent on input pin \"s\[11\]\[2\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[11][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[11\]\[3\] " "No output dependent on input pin \"s\[11\]\[3\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[11][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[11\]\[4\] " "No output dependent on input pin \"s\[11\]\[4\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[11][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[11\]\[5\] " "No output dependent on input pin \"s\[11\]\[5\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[11][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[11\]\[6\] " "No output dependent on input pin \"s\[11\]\[6\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[11][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[11\]\[7\] " "No output dependent on input pin \"s\[11\]\[7\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[11][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[10\]\[0\] " "No output dependent on input pin \"s\[10\]\[0\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[10][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[10\]\[1\] " "No output dependent on input pin \"s\[10\]\[1\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[10][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[10\]\[2\] " "No output dependent on input pin \"s\[10\]\[2\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[10][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[10\]\[3\] " "No output dependent on input pin \"s\[10\]\[3\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[10][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[10\]\[4\] " "No output dependent on input pin \"s\[10\]\[4\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[10][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[10\]\[5\] " "No output dependent on input pin \"s\[10\]\[5\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[10][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[10\]\[6\] " "No output dependent on input pin \"s\[10\]\[6\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[10][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[10\]\[7\] " "No output dependent on input pin \"s\[10\]\[7\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[10][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[9\]\[0\] " "No output dependent on input pin \"s\[9\]\[0\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[9][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[9\]\[1\] " "No output dependent on input pin \"s\[9\]\[1\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[9][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[9\]\[2\] " "No output dependent on input pin \"s\[9\]\[2\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[9][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[9\]\[3\] " "No output dependent on input pin \"s\[9\]\[3\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[9][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[9\]\[4\] " "No output dependent on input pin \"s\[9\]\[4\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[9][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[9\]\[5\] " "No output dependent on input pin \"s\[9\]\[5\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[9][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[9\]\[6\] " "No output dependent on input pin \"s\[9\]\[6\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[9][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[9\]\[7\] " "No output dependent on input pin \"s\[9\]\[7\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[9][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[3\]\[0\] " "No output dependent on input pin \"s\[3\]\[0\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[3][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[3\]\[1\] " "No output dependent on input pin \"s\[3\]\[1\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[3][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[3\]\[2\] " "No output dependent on input pin \"s\[3\]\[2\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[3][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[3\]\[3\] " "No output dependent on input pin \"s\[3\]\[3\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[3][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[3\]\[4\] " "No output dependent on input pin \"s\[3\]\[4\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[3][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[3\]\[5\] " "No output dependent on input pin \"s\[3\]\[5\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[3][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[3\]\[6\] " "No output dependent on input pin \"s\[3\]\[6\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[3][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[3\]\[7\] " "No output dependent on input pin \"s\[3\]\[7\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[3][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[2\]\[4\] " "No output dependent on input pin \"s\[2\]\[4\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[2][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[2\]\[5\] " "No output dependent on input pin \"s\[2\]\[5\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[2][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[2\]\[6\] " "No output dependent on input pin \"s\[2\]\[6\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[2][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[2\]\[7\] " "No output dependent on input pin \"s\[2\]\[7\]\"" {  } { { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738179180352 "|test2|s[2][7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1738179180352 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1585 " "Implemented 1585 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "288 " "Implemented 288 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1738179180367 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1738179180367 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1265 " "Implemented 1265 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1738179180367 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1738179180367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 246 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 246 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "474 " "Peak virtual memory: 474 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1738179180383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 29 17:33:00 2025 " "Processing ended: Wed Jan 29 17:33:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1738179180383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1738179180383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1738179180383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1738179180383 ""}
