

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s'
================================================================
* Date:           Sat Jul 22 14:10:37 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.459 ns|     0.42 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  13.320 ns|  13.320 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    240|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   1|      0|      0|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     39|    -|
|Register         |        -|   -|    277|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   1|    277|    279|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  66|  28800|  14400|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   1|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_8ns_8ns_15_3_0_U44  |mul_8ns_8ns_15_3_0  |        0|   1|  0|   0|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   1|  0|   0|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln740_1_fu_414_p2   |         +|   0|  0|  13|          13|          13|
    |add_ln740_2_fu_438_p2   |         +|   0|  0|  13|          13|          13|
    |add_ln740_3_fu_352_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln740_4_fu_358_p2   |         +|   0|  0|  12|          12|          10|
    |add_ln740_5_fu_364_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln740_6_fu_370_p2   |         +|   0|  0|  12|          12|          10|
    |add_ln740_7_fu_376_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln740_8_fu_382_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln740_fu_394_p2     |         +|   0|  0|  14|          14|          14|
    |sub_ln1171_1_fu_170_p2  |         -|   0|  0|  16|           1|          16|
    |sub_ln1171_2_fu_200_p2  |         -|   0|  0|  16|           1|          16|
    |sub_ln1171_3_fu_216_p2  |         -|   0|  0|  16|          16|          16|
    |sub_ln1171_4_fu_247_p2  |         -|   0|  0|  16|          16|          16|
    |sub_ln1171_5_fu_263_p2  |         -|   0|  0|  16|           1|          16|
    |sub_ln1171_6_fu_279_p2  |         -|   0|  0|  16|          16|          16|
    |sub_ln1171_7_fu_154_p2  |         -|   0|  0|  16|          16|          16|
    |sub_ln1171_fu_148_p2    |         -|   0|  0|  16|          16|          16|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 240|         195|         236|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |  13|          3|   16|         48|
    |ap_return_1  |  13|          3|   16|         48|
    |ap_return_2  |  13|          3|   16|         48|
    +-------------+----+-----------+-----+-----------+
    |Total        |  39|          9|   48|        144|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_ln740_3_reg_543             |  12|   0|   12|          0|
    |add_ln740_4_reg_548             |  12|   0|   12|          0|
    |add_ln740_5_reg_553             |  12|   0|   12|          0|
    |add_ln740_6_reg_558             |  12|   0|   12|          0|
    |add_ln740_7_reg_563             |  10|   0|   12|          2|
    |add_ln740_8_reg_568             |  12|   0|   12|          0|
    |ap_ce_reg                       |   1|   0|    1|          0|
    |ap_return_0_int_reg             |  14|   0|   16|          2|
    |ap_return_1_int_reg             |  14|   0|   16|          2|
    |ap_return_2_int_reg             |  14|   0|   16|          2|
    |p_read14_reg_481                |   8|   0|    8|          0|
    |p_read14_reg_481_pp0_iter1_reg  |   8|   0|    8|          0|
    |p_read1_int_reg                 |   8|   0|    8|          0|
    |p_read25_reg_474                |   8|   0|    8|          0|
    |p_read25_reg_474_pp0_iter1_reg  |   8|   0|    8|          0|
    |p_read2_int_reg                 |   8|   0|    8|          0|
    |p_read_6_reg_487                |   8|   0|    8|          0|
    |p_read_6_reg_487_pp0_iter1_reg  |   8|   0|    8|          0|
    |p_read_int_reg                  |   8|   0|    8|          0|
    |trunc_ln3_reg_523               |  11|   0|   11|          0|
    |trunc_ln4_reg_538               |  11|   0|   11|          0|
    |trunc_ln712_1_reg_528           |  11|   0|   11|          0|
    |trunc_ln712_2_reg_533           |  10|   0|   10|          0|
    |trunc_ln717_5_reg_503           |   9|   0|   11|          2|
    |trunc_ln717_6_reg_508           |   9|   0|   11|          2|
    |trunc_ln717_7_reg_513           |  11|   0|   11|          0|
    |trunc_ln717_8_reg_518           |   9|   0|   11|          2|
    |trunc_ln_reg_498                |  11|   0|   11|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 277|   0|  291|         14|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_return_2  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|p_read       |   in|    8|     ap_none|                                                                      p_read|        scalar|
|p_read1      |   in|    8|     ap_none|                                                                     p_read1|        scalar|
|p_read2      |   in|    8|     ap_none|                                                                     p_read2|        scalar|
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

