m255
K3
13
cModel Technology
Z0 dC:\Users\ian\Documents\CPU-Design\CPU-System\simulation\modelsim
valu
IMfAi[`AFVAb8aegYE0FAT1
VJ47]@lLj5VLGJ3Ob[>lF50
Z1 dC:\Users\ian\Documents\CPU-Design\CPU-System\simulation\modelsim
w1679636103
8C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v
FC:/Users/ian/Documents/CPU-Design/CPU-System/alu.v
L0 1
Z2 OV;L;10.1d;51
r1
31
Z3 o-vlog01compat -work work -O0
Z4 !s92 -vlog01compat -work work +incdir+C:/Users/ian/Documents/CPU-Design/CPU-System -O0
!i10b 1
!s100 _K:FJAm<8;dbd0[N8JmKR2
!s85 0
!s108 1679641406.707000
!s107 C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/ian/Documents/CPU-Design/CPU-System|C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v|
!s101 -O0
var_shift_right
Ign?Wi0]MX_LR26Z]=;7WA2
VDlcH>dK35BAflUAh21UM^0
R1
Z5 w1678505042
Z6 8C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v
Z7 FC:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v
L0 14
R2
r1
31
Z8 !s108 1679641405.778000
Z9 !s107 C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v|
Z10 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/ian/Documents/CPU-Design/CPU-System|C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v|
R3
R4
!i10b 1
!s100 ZS2F388DZDbjj;m4Jfk?`1
!s85 0
!s101 -O0
varithmetic_add
IlL0BXH_9cf^JZmU=g?SN82
V5JafVlg7601=0CeTX3iYj3
R1
Z11 w1679636018
Z12 8C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v
Z13 FC:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v
L0 11
R2
r1
31
Z14 !s108 1679641406.781000
Z15 !s107 C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v|
Z16 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/ian/Documents/CPU-Design/CPU-System|C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v|
R3
R4
!i10b 1
!s100 Zf7W2`Xhk8_GWARiHQzAf1
!s85 0
!s101 -O0
varithmetic_div
IQVch2WMY73`YKB1zzz5];1
V[`@zJ7CA6m_jT=S[OlbhL3
R1
w1678497776
8C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v
FC:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 @9@C<ME6N8BL`?[nO10Tg2
!s85 0
!s108 1679641406.625000
!s107 C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/ian/Documents/CPU-Design/CPU-System|C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v|
!s101 -O0
varithmetic_mult
IjOOEiih3K?MZ<d6PIWP=80
V=^f54dImU=^9eW?[^ZH4`1
R1
Z17 w1679346759
Z18 8C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v
Z19 FC:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v
L0 16
R2
r1
31
Z20 !s108 1679641406.519000
Z21 !s107 C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v|
Z22 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/ian/Documents/CPU-Design/CPU-System|C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v|
R3
R4
!i10b 1
!s100 6RPQd0VknVZ2zICMHWl7h2
!s85 0
!s101 -O0
varithmetic_sub
Iki39:K^TSPR[9o<4]dGzB3
VSIjn@1L25JS8TjTLnAd`o1
R1
R11
R12
R13
L0 1
R2
r1
31
R14
R15
R16
R3
R4
!i10b 1
!s100 _lKb92`SM6j5QoZUi62oh2
!s85 0
!s101 -O0
vbitpair_mult
IlWHOX<^OTIIZ?7zh?:Qdd2
VDG@VNN97QBk7b7h4=R:[l3
R1
R17
R18
R19
L0 1
R2
r1
31
R20
R21
R22
R3
R4
!i10b 1
!s100 FJGkRmMP3<CaKaELREhYb0
!s85 0
!s101 -O0
vbus_mux
I?<1CGSKb27P1Z`KG]EP9A0
VFNT?74jnhdbP2dQSO:Wc62
R1
w1679341110
8C:/Users/ian/Documents/CPU-Design/CPU-System/bus_mux.v
FC:/Users/ian/Documents/CPU-Design/CPU-System/bus_mux.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 `NoTn5l4an0`2[A[>mV@43
!s85 0
!s108 1679641406.440000
!s107 C:/Users/ian/Documents/CPU-Design/CPU-System/bus_mux.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/ian/Documents/CPU-Design/CPU-System|C:/Users/ian/Documents/CPU-Design/CPU-System/bus_mux.v|
!s101 -O0
vconff
Ic;l2IhURMB2@?f2;@[E^33
Vd?JCn<GD9lnDl5[UFe[g13
R1
Z23 w1679628893
Z24 8C:/Users/ian/Documents/CPU-Design/CPU-System/conff.v
Z25 FC:/Users/ian/Documents/CPU-Design/CPU-System/conff.v
L0 1
R2
r1
31
Z26 !s108 1679641405.682000
Z27 !s107 C:/Users/ian/Documents/CPU-Design/CPU-System/conff.v|
Z28 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/ian/Documents/CPU-Design/CPU-System|C:/Users/ian/Documents/CPU-Design/CPU-System/conff.v|
R3
R4
!i10b 1
!s100 L?aHLL9Rj0?U>l>R`YN>z0
!s85 0
!s101 -O0
vdatapath
IN<G8EO009<eA<]IN1WfJ52
Vdng6k^VHAIFMi;kC5J>2I3
R1
w1679641004
8C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v
FC:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v
L0 2
R2
r1
31
R3
R4
!i10b 1
!s100 Bh4h_O:jYcgaLh[AUWABR0
!s85 0
!s108 1679641406.351000
!s107 C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/ian/Documents/CPU-Design/CPU-System|C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v|
!s101 -O0
vdatapath_tb
!i10b 1
!s100 :]VA8@gLS:h8^jJ9gaG:X0
I=^QedAj9;jWCzkYZGD0270
VGRkfa1NdEaVORPFX1HAeL0
R1
w1679640591
8C:/Users/ian/Documents/CPU-Design/CPU-System/datapath_tb.v
FC:/Users/ian/Documents/CPU-Design/CPU-System/datapath_tb.v
L0 2
R2
r1
!s85 0
31
!s108 1679641407.051000
!s107 C:/Users/ian/Documents/CPU-Design/CPU-System/datapath_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/ian/Documents/CPU-Design/CPU-System|C:/Users/ian/Documents/CPU-Design/CPU-System/datapath_tb.v|
!s101 -O0
R3
R4
vencoder_32_5
IFeM4?8f2YIz4:_0f[KY@l3
V=OW0gHk=JCNiXP?<g3X?z1
R1
w1679341106
8C:/Users/ian/Documents/CPU-Design/CPU-System/encoder_32_5.v
FC:/Users/ian/Documents/CPU-Design/CPU-System/encoder_32_5.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 J[CjdLU>G[Kh0I_db]4fR1
!s85 0
!s108 1679641406.270000
!s107 C:/Users/ian/Documents/CPU-Design/CPU-System/encoder_32_5.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/ian/Documents/CPU-Design/CPU-System|C:/Users/ian/Documents/CPU-Design/CPU-System/encoder_32_5.v|
!s101 -O0
vFA
I5n7B7:M>_@f2>AJ`5GQ:E3
V]WomSQnA`DYAlDhY]HZ^E0
R1
R11
R12
R13
L0 31
R2
r1
31
R14
R15
R16
R3
R4
n@f@a
!i10b 1
!s100 nob78o>^]2C1JUoOGISa<0
!s85 0
!s101 -O0
vflip_flop
ITVd[i<>f_6;Infe?N7;hP3
V<8V7]8<76f7K1d`gP1:kM1
R1
R23
R24
R25
L0 24
R2
r1
31
R26
R27
R28
R3
R4
!i10b 1
!s100 ]DDaR:mG5UaP;TiK?JS[h0
!s85 0
!s101 -O0
vgen_regs
IeTWj:>c[aWKCK17U<kQSh3
V3nD;iPFj]Zc4ZDM;NBhRS0
R1
Z29 w1679608945
Z30 8C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v
Z31 FC:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v
L0 1
R2
r1
31
Z32 !s108 1679641406.157000
Z33 !s107 C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v|
Z34 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/ian/Documents/CPU-Design/CPU-System|C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v|
R3
R4
!i10b 1
!s100 0MJP]BFKONnHMZ]IFlcNR2
!s85 0
!s101 -O0
vHA
I0K[K:A4l5c8=dcCZhQzVY3
VoUd]TfG[F2:4232W_kghb2
R1
R11
R12
R13
L0 22
R2
r1
31
R14
R15
R16
R3
R4
n@h@a
!i10b 1
!s100 42F63UOb;?]D>]:f90X8c0
!s85 0
!s101 -O0
vlogical_and
Ij_MQlYo:F27_kSGJ7ZXR[2
Veh:3LA9G=O_aF]LKfN3323
R1
Z35 w1678497777
Z36 8C:/Users/ian/Documents/CPU-Design/CPU-System/logical_ops.v
Z37 FC:/Users/ian/Documents/CPU-Design/CPU-System/logical_ops.v
L0 8
R2
r1
31
Z38 !s108 1679641406.014000
Z39 !s107 C:/Users/ian/Documents/CPU-Design/CPU-System/logical_ops.v|
Z40 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/ian/Documents/CPU-Design/CPU-System|C:/Users/ian/Documents/CPU-Design/CPU-System/logical_ops.v|
R3
R4
!i10b 1
!s100 koK4Ag9lQ_MfQJidWl0S[2
!s85 0
!s101 -O0
vlogical_negate
ILDjXIY]MEjNj`FMIEdCb80
V;7[@dn>A:NeF`gjAhaFLg3
R1
R35
R36
R37
L0 22
R2
r1
31
R38
R39
R40
R3
R4
!i10b 1
!s100 2Dc<_zKk@CPjOPaiW7S4i2
!s85 0
!s101 -O0
vlogical_not
IT8<O@W8?<80ZmZZ2E5kg@3
V?m8hI3N^GnYJ0XWc<K1CO2
R1
R35
R36
R37
L0 15
R2
r1
31
R38
R39
R40
R3
R4
!i10b 1
!s100 8H=4;^_@AKj17jVKFbanG0
!s85 0
!s101 -O0
vlogical_or
IiCeSQ[j3gHaC3I7FDSh`Y1
VlNSA`LD077STW[DTNf=LM3
R1
R35
R36
R37
L0 1
R2
r1
31
R38
R39
R40
R3
R4
!i10b 1
!s100 a0jCCAgB?PIcUz;?5hCQk2
!s85 0
!s101 -O0
vmar_reg
I`eH@kORUA0eK2CX]bd4]A3
Vb@9f3Bg[7P=YgUfdVFGBi2
R1
R29
R30
R31
L0 29
R2
r1
31
R32
R33
R34
R3
R4
!i10b 1
!s100 Xoa:=TWbOg?X[Q><l=oVh0
!s85 0
!s101 -O0
vmux_2_1
I:CLeCljR[T?9`0hj:E7HL1
VaV?o2Z723G1`LCRnnLD^31
R1
w1678497778
8C:/Users/ian/Documents/CPU-Design/CPU-System/mux_2_1.v
FC:/Users/ian/Documents/CPU-Design/CPU-System/mux_2_1.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 eSW;=nzbeZ^F5_l[RZN6m1
!s85 0
!s108 1679641405.918000
!s107 C:/Users/ian/Documents/CPU-Design/CPU-System/mux_2_1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/ian/Documents/CPU-Design/CPU-System|C:/Users/ian/Documents/CPU-Design/CPU-System/mux_2_1.v|
!s101 -O0
vpc_reg
Ia1fCjPTZARSo:ilniT8=21
V9Y8:^>^WUAiHXL<blOEK=3
R1
R29
R30
R31
L0 14
R2
r1
31
R32
R33
R34
R3
R4
!i10b 1
!s100 0NiEQ9]Qbo01_?;l`2@Nj1
!s85 0
!s101 -O0
vram
IoohamBTfX4_@aNlU_N3O53
V`l_6m>;1X92ngj4fYo8?81
R1
w1679641337
8C:/Users/ian/Documents/CPU-Design/CPU-System/ram.v
FC:/Users/ian/Documents/CPU-Design/CPU-System/ram.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 D`WglLVJV5SHkTCEcQg<X3
!s85 0
!s108 1679641406.963000
!s107 C:/Users/ian/Documents/CPU-Design/CPU-System/ram.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/ian/Documents/CPU-Design/CPU-System|C:/Users/ian/Documents/CPU-Design/CPU-System/ram.v|
!s101 -O0
vRCA16
I3Ha3z3eaJ_@mA<8eBKh550
V09;6GCV0ClLnh2Cm1D6@B2
R1
R11
R12
R13
L0 56
R2
r1
31
R14
R15
R16
R3
R4
n@r@c@a16
!i10b 1
!s100 ]WHA]=7lBEL^??jI[@><L1
!s85 0
!s101 -O0
vRCA32
I5Z@aCb9Xn2QOCQMmMiB2J2
VcmBAJn7o0MJ`mCSM61^T>0
R1
R11
R12
R13
L0 69
R2
r1
31
R14
R15
R16
R3
R4
n@r@c@a32
!i10b 1
!s100 gcjUTkUazhCB2]0P3aYW33
!s85 0
!s101 -O0
vRCA4
I?5:fm531=cEJBKm5_9llC3
VBHDa@Yc=FIfk@fc1:b6]51
R1
R11
R12
R13
L0 43
R2
r1
31
R14
R15
R16
R3
R4
n@r@c@a4
!i10b 1
!s100 ESgCzVMem18JUX1CNB`TE3
!s85 0
!s101 -O0
vRCA64
I1fI3`j2o8IPSnCTKC=MQz0
VQ9C4dBNQ3Cc@<SN;1CiB=2
R1
R11
R12
R13
L0 79
R2
r1
31
R14
R15
R16
R3
R4
n@r@c@a64
!i10b 1
!s100 ZSS<_QMQ:UD^U@FogLNIX2
!s85 0
!s101 -O0
vrotate_left
I3Eal9LOPFDI;R^_K=HV`A3
V^zn2Kc^a9[U?3k9E^M3KA2
R1
R5
R6
R7
L0 21
R2
r1
31
R8
R9
R10
R3
R4
!i10b 1
!s100 ETSj[;iXhSS1A@jgKo<Ja0
!s85 0
!s101 -O0
vrotate_right
IXU9F<C8PgaY<FQ]^?3Cla1
V8fVF1fc]m]K^O^_7S5f7R2
R1
R5
R6
R7
L0 33
R2
r1
31
R8
R9
R10
R3
R4
!i10b 1
!s100 50F0C0`^2<C43OEH1==IB0
!s85 0
!s101 -O0
vselect_encoder
I3hK6kTG0FB9e`]mJ37EKA1
VRMi6`k^[W]g?hmX6T^ezI1
R1
w1679636153
8C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v
FC:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 9EE9?[8<9oCKGaLHhJ>;@2
!s85 0
!s108 1679641405.525000
!s107 C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/ian/Documents/CPU-Design/CPU-System|C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v|
!s101 -O0
vshift_left
IX[O[>^WfDHJN_AI9N8h2o1
V1VdLP]__52Z23mKL=m8WV1
R1
R5
R6
R7
L0 1
R2
r1
31
R8
R9
R10
R3
R4
!i10b 1
!s100 _<8[c>F1WBQQSzh1V@gUe3
!s85 0
!s101 -O0
vshift_right
IBTQ_aPCTk]f5;gTfK^dDf2
VfkV@=Y@eQ]VZ:HAA1fM=G0
R1
R5
R6
R7
L0 8
R2
r1
31
R8
R9
R10
R3
R4
!i10b 1
!s100 cz1kN3_4K^f474A6lYZz11
!s85 0
!s101 -O0
