#ifndef __ASM_R8A73A7_H__
#define __ASM_R8A73A7_H__
/*
 * U2B Register additions
*/
#define SCPU0CR		IO_ADDRESS(0xE6151100)
#define SCPU1CR		IO_ADDRESS(0xE6151110)
#define SCPU2CR		IO_ADDRESS(0xE6151120)
#define SCPU3CR		IO_ADDRESS(0xE6151130)
#define SCPUCMCR	IO_ADDRESS(0xE6151184)
#define SCGCR		IO_ADDRESS(0xE61501B4)
#define SLPCKCR		IO_ADDRESS(0xE6151024)
#define PCCUCR		IO_ADDRESS(0xE6151180)
#define GRCCNT0		IO_ADDRESS(0xE6156000)
#define GRCCNT1		IO_ADDRESS(0xE6156004)

#endif /* __ASM_R8A73A7_H__ */

