// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
// Date        : Mon Feb  1 15:22:48 2021
// Host        : ekleer running 64-bit SUSE Linux Enterprise Server 15
// Command     : write_verilog /home/ulabidez/pc/Netlist/GFX430/GFX430.v
// Design      : openGFX430
// Purpose     : This is a Verilog netlist of the current design or from a specific cell of the design. The output is an
//               IEEE 1364-2001 compliant Verilog HDL file that contains netlist information obtained from the input
//               design files.
// Device      : xc7k325tffg900-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* BASE_ADDR = "15'b000001000000000" *) (* ECO_CHECKSUM = "5821a9d4" *) 
(* STRUCTURAL_NETLIST = "yes" *)
module openGFX430
   (irq_gfx_o,
    lt24_cs_n_o,
    lt24_rd_n_o,
    lt24_wr_n_o,
    lt24_rs_o,
    lt24_d_o,
    lt24_d_en_o,
    lt24_reset_n_o,
    lt24_on_o,
    per_dout_o,
    lut_ram_addr_o,
    lut_ram_wen_o,
    lut_ram_cen_o,
    lut_ram_din_o,
    vid_ram_addr_o,
    vid_ram_wen_o,
    vid_ram_cen_o,
    vid_ram_din_o,
    dbg_freeze_i,
    mclk,
    per_addr_i,
    per_din_i,
    per_en_i,
    per_we_i,
    puc_rst,
    lt24_d_i,
    lut_ram_dout_i,
    vid_ram_dout_i);
  output irq_gfx_o;
  output lt24_cs_n_o;
  output lt24_rd_n_o;
  output lt24_wr_n_o;
  output lt24_rs_o;
  output [15:0]lt24_d_o;
  output lt24_d_en_o;
  output lt24_reset_n_o;
  output lt24_on_o;
  output [15:0]per_dout_o;
  output [8:0]lut_ram_addr_o;
  output lut_ram_wen_o;
  output lut_ram_cen_o;
  output [15:0]lut_ram_din_o;
  output [16:0]vid_ram_addr_o;
  output vid_ram_wen_o;
  output vid_ram_cen_o;
  output [15:0]vid_ram_din_o;
  input dbg_freeze_i;
  input mclk;
  input [13:0]per_addr_i;
  input [15:0]per_din_i;
  input per_en_i;
  input [1:0]per_we_i;
  input puc_rst;
  input [15:0]lt24_d_i;
  input [15:0]lut_ram_dout_i;
  input [15:0]vid_ram_dout_i;

  wire \<const0> ;
  wire \<const1> ;
  wire \FSM_onehot_gpu_state[0]_i_1_n_0 ;
  wire \FSM_onehot_gpu_state[10]_i_1_n_0 ;
  wire \FSM_onehot_gpu_state[10]_i_2_n_0 ;
  wire \FSM_onehot_gpu_state[1]_i_1_n_0 ;
  wire \FSM_onehot_gpu_state[1]_i_2_n_0 ;
  wire \FSM_onehot_gpu_state[2]_i_1_n_0 ;
  wire \FSM_onehot_gpu_state[2]_i_2_n_0 ;
  wire \FSM_onehot_gpu_state[2]_i_3_n_0 ;
  wire \FSM_onehot_gpu_state[2]_i_4_n_0 ;
  wire \FSM_onehot_gpu_state[2]_i_5_n_0 ;
  wire \FSM_onehot_gpu_state[3]_i_1_n_0 ;
  wire \FSM_onehot_gpu_state[3]_i_2_n_0 ;
  wire \FSM_onehot_gpu_state[3]_i_3_n_0 ;
  wire \FSM_onehot_gpu_state[4]_i_1_n_0 ;
  wire \FSM_onehot_gpu_state[5]_i_1_n_0 ;
  wire \FSM_onehot_gpu_state[5]_i_2_n_0 ;
  wire \FSM_onehot_gpu_state[6]_i_1_n_0 ;
  wire \FSM_onehot_gpu_state[6]_i_2_n_0 ;
  wire \FSM_onehot_gpu_state[6]_i_3_n_0 ;
  wire \FSM_onehot_gpu_state[7]_i_1_n_0 ;
  wire \FSM_onehot_gpu_state[8]_i_1_n_0 ;
  wire \FSM_onehot_gpu_state[8]_i_2_n_0 ;
  wire \FSM_onehot_gpu_state[9]_i_1_n_0 ;
  wire \FSM_onehot_gpu_state[9]_i_3_n_0 ;
  wire \FSM_onehot_gpu_state[9]_i_4_n_0 ;
  wire \FSM_onehot_lt24_state[10]_i_1_n_0 ;
  wire \FSM_onehot_lt24_state[10]_i_2_n_0 ;
  wire \FSM_onehot_lt24_state[10]_i_3_n_0 ;
  wire \FSM_onehot_lt24_state[10]_i_4_n_0 ;
  wire \FSM_onehot_lt24_state[10]_i_5_n_0 ;
  wire \FSM_onehot_lt24_state[12]_i_1_n_0 ;
  wire \FSM_onehot_lt24_state[12]_i_2_n_0 ;
  wire \FSM_onehot_lt24_state[12]_i_3_n_0 ;
  wire \FSM_onehot_lt24_state[15]_i_1_n_0 ;
  wire \FSM_onehot_lt24_state[16]_i_1_n_0 ;
  wire \FSM_onehot_lt24_state[18]_i_1_n_0 ;
  wire \FSM_onehot_lt24_state[1]_i_1_n_0 ;
  wire \FSM_onehot_lt24_state[20]_i_2_n_0 ;
  wire \FSM_onehot_lt24_state[20]_i_3_n_0 ;
  wire \FSM_onehot_lt24_state[20]_i_4_n_0 ;
  wire \FSM_onehot_lt24_state[20]_i_6_n_0 ;
  wire \FSM_onehot_lt24_state[20]_i_7_n_0 ;
  wire \FSM_onehot_lt24_state[20]_i_8_n_0 ;
  wire \FSM_onehot_lt24_state[20]_i_9_n_0 ;
  wire \FSM_onehot_lt24_state[21]_i_1_n_0 ;
  wire \FSM_onehot_lt24_state[22]_i_1_n_0 ;
  wire \FSM_onehot_lt24_state[4]_i_1_n_0 ;
  wire \FSM_onehot_lt24_state[5]_i_1_n_0 ;
  wire \FSM_onehot_lt24_state[6]_i_1_n_0 ;
  wire \FSM_onehot_lt24_state[6]_i_2_n_0 ;
  wire \FSM_onehot_lt24_state[7]_i_1_n_0 ;
  wire \FSM_onehot_lt24_state[7]_i_2_n_0 ;
  wire \FSM_onehot_lt24_state[7]_i_4_n_0 ;
  wire \FSM_onehot_lt24_state[7]_i_5_n_0 ;
  wire \FSM_onehot_lt24_state[7]_i_6_n_0 ;
  wire \FSM_onehot_lt24_state[7]_i_7_n_0 ;
  wire \FSM_onehot_lt24_state[8]_i_1_n_0 ;
  wire \FSM_sequential_dma_state[0]_i_1_n_0 ;
  wire \FSM_sequential_dma_state[0]_i_2_n_0 ;
  wire \FSM_sequential_dma_state[0]_i_3_n_0 ;
  wire \FSM_sequential_dma_state[0]_i_4_n_0 ;
  wire \FSM_sequential_dma_state[0]_i_5_n_0 ;
  wire \FSM_sequential_dma_state[1]_i_1_n_0 ;
  wire \FSM_sequential_dma_state[1]_i_2_n_0 ;
  wire \FSM_sequential_dma_state[1]_i_3_n_0 ;
  wire \FSM_sequential_dma_state[1]_i_4_n_0 ;
  wire \FSM_sequential_dma_state[1]_i_5_n_0 ;
  wire \FSM_sequential_dma_state[1]_i_6_n_0 ;
  wire \FSM_sequential_dma_state[2]_i_1_n_0 ;
  wire \FSM_sequential_dma_state[2]_i_2_n_0 ;
  wire \FSM_sequential_dma_state[2]_i_3_n_0 ;
  wire \FSM_sequential_dma_state[2]_i_4_n_0 ;
  wire \FSM_sequential_lut_state[0]_i_2_n_0 ;
  wire \FSM_sequential_lut_state[0]_i_3_n_0 ;
  wire \FSM_sequential_lut_state[1]_i_2_n_0 ;
  wire \FSM_sequential_lut_state[1]_i_3_n_0 ;
  wire dbg_freeze_i;
  wire dbg_freeze_i_IBUF;
  wire display_cl_swap;
  wire [8:0]display_height;
  wire \display_refr_cnt[12]_i_3_n_0 ;
  wire \display_refr_cnt[12]_i_4_n_0 ;
  wire \display_refr_cnt[12]_i_5_n_0 ;
  wire \display_refr_cnt[12]_i_6_n_0 ;
  wire \display_refr_cnt[15]_i_1_n_0 ;
  wire \display_refr_cnt[15]_i_6_n_0 ;
  wire \display_refr_cnt[15]_i_7_n_0 ;
  wire \display_refr_cnt[15]_i_8_n_0 ;
  wire \display_refr_cnt[4]_i_3_n_0 ;
  wire \display_refr_cnt[4]_i_4_n_0 ;
  wire \display_refr_cnt[4]_i_5_n_0 ;
  wire \display_refr_cnt[4]_i_6_n_0 ;
  wire \display_refr_cnt[8]_i_3_n_0 ;
  wire \display_refr_cnt[8]_i_4_n_0 ;
  wire \display_refr_cnt[8]_i_5_n_0 ;
  wire \display_refr_cnt[8]_i_6_n_0 ;
  wire \display_refr_cnt_reg[12]_i_2_n_0 ;
  wire \display_refr_cnt_reg[4]_i_2_n_0 ;
  wire \display_refr_cnt_reg[8]_i_2_n_0 ;
  wire [17:0]display_size;
  wire [8:0]display_width;
  wire display_x_swap;
  wire display_y_swap;
  wire \dst_data_buf[0]_i_1_n_0 ;
  wire \dst_data_buf[10]_i_1_n_0 ;
  wire \dst_data_buf[11]_i_1_n_0 ;
  wire \dst_data_buf[12]_i_1_n_0 ;
  wire \dst_data_buf[13]_i_1_n_0 ;
  wire \dst_data_buf[14]_i_1_n_0 ;
  wire \dst_data_buf[15]_i_1_n_0 ;
  wire \dst_data_buf[1]_i_1_n_0 ;
  wire \dst_data_buf[2]_i_1_n_0 ;
  wire \dst_data_buf[3]_i_1_n_0 ;
  wire \dst_data_buf[4]_i_1_n_0 ;
  wire \dst_data_buf[5]_i_1_n_0 ;
  wire \dst_data_buf[6]_i_1_n_0 ;
  wire \dst_data_buf[7]_i_1_n_0 ;
  wire \dst_data_buf[8]_i_1_n_0 ;
  wire \dst_data_buf[9]_i_1_n_0 ;
  wire \dst_offset_sel[0]_i_4_n_0 ;
  wire \dst_offset_sel[0]_i_5_n_0 ;
  wire \dst_offset_sel[0]_i_6_n_0 ;
  wire \dst_offset_sel[0]_i_7_n_0 ;
  wire \dst_offset_sel[1]_i_5_n_0 ;
  wire \dst_offset_sel[1]_i_6_n_0 ;
  wire \dst_offset_sel[1]_i_7_n_0 ;
  wire \dst_offset_sel[1]_i_8_n_0 ;
  wire \dst_offset_sel_reg[0]_i_2_n_0 ;
  wire \dst_offset_sel_reg[0]_i_3_n_0 ;
  wire \dst_offset_sel_reg[1]_i_3_n_0 ;
  wire \dst_offset_sel_reg[1]_i_4_n_0 ;
  wire dst_px_addr_align_carry__0_i_1_n_0;
  wire dst_px_addr_align_carry__0_i_2_n_0;
  wire dst_px_addr_align_carry__0_i_3_n_0;
  wire dst_px_addr_align_carry__0_i_4_n_0;
  wire dst_px_addr_align_carry__0_i_5_n_0;
  wire dst_px_addr_align_carry__0_i_6_n_0;
  wire dst_px_addr_align_carry__0_i_7_n_0;
  wire dst_px_addr_align_carry__0_i_8_n_0;
  wire dst_px_addr_align_carry__1_i_1_n_0;
  wire dst_px_addr_align_carry__1_i_2_n_0;
  wire dst_px_addr_align_carry__1_i_3_n_0;
  wire dst_px_addr_align_carry__1_i_4_n_0;
  wire dst_px_addr_align_carry__1_i_5_n_0;
  wire dst_px_addr_align_carry__1_i_6_n_0;
  wire dst_px_addr_align_carry__1_i_7_n_0;
  wire dst_px_addr_align_carry__1_i_8_n_0;
  wire dst_px_addr_align_carry__2_i_1_n_0;
  wire dst_px_addr_align_carry__2_i_2_n_0;
  wire dst_px_addr_align_carry__2_i_3_n_0;
  wire dst_px_addr_align_carry__2_i_4_n_0;
  wire dst_px_addr_align_carry__2_i_5_n_0;
  wire dst_px_addr_align_carry__2_i_6_n_0;
  wire dst_px_addr_align_carry__2_i_7_n_0;
  wire dst_px_addr_align_carry__2_i_8_n_0;
  wire dst_px_addr_align_carry__3_i_1_n_0;
  wire dst_px_addr_align_carry__3_i_2_n_0;
  wire dst_px_addr_align_carry__3_i_3_n_0;
  wire dst_px_addr_align_carry__3_i_4_n_0;
  wire dst_px_addr_align_carry__3_i_5_n_0;
  wire dst_px_addr_align_carry__3_i_6_n_0;
  wire dst_px_addr_align_carry__3_i_7_n_0;
  wire dst_px_addr_align_carry__3_i_8_n_0;
  wire dst_px_addr_align_carry__4_i_1_n_0;
  wire dst_px_addr_align_carry__4_i_2_n_0;
  wire dst_px_addr_align_carry_i_1_n_0;
  wire dst_px_addr_align_carry_i_2_n_0;
  wire dst_px_addr_align_carry_i_3_n_0;
  wire dst_px_addr_align_carry_i_4_n_0;
  wire dst_px_addr_align_carry_i_5_n_0;
  wire dst_px_addr_align_carry_i_6_n_0;
  wire dst_px_addr_align_carry_i_7_n_0;
  wire dst_px_addr_align_carry_i_8_n_0;
  wire exec_copy_o_i_1_n_0;
  wire exec_copy_o_i_2_n_0;
  wire exec_copy_trans_o_i_1_n_0;
  wire exec_copy_trans_o_i_2_n_0;
  wire exec_fill_o_i_1_n_0;
  wire exec_fill_o_i_2_n_0;
  wire exec_fill_o_i_3_n_0;
  wire \fifo_cnt_o[3]_i_2_n_0 ;
  wire \fifo_cnt_o[3]_i_3_n_0 ;
  wire \fifo_counter[2]_i_2_n_0 ;
  wire \fifo_mem[0][0]_i_1_n_0 ;
  wire \fifo_mem[0][10]_i_1_n_0 ;
  wire \fifo_mem[0][10]_i_2_n_0 ;
  wire \fifo_mem[0][10]_i_3_n_0 ;
  wire \fifo_mem[0][10]_i_4_n_0 ;
  wire \fifo_mem[0][10]_i_5_n_0 ;
  wire \fifo_mem[0][10]_i_6_n_0 ;
  wire \fifo_mem[0][11]_i_1_n_0 ;
  wire \fifo_mem[0][12]_i_1_n_0 ;
  wire \fifo_mem[0][12]_i_2_n_0 ;
  wire \fifo_mem[0][13]_i_1_n_0 ;
  wire \fifo_mem[0][13]_i_2_n_0 ;
  wire \fifo_mem[0][14]_i_1_n_0 ;
  wire \fifo_mem[0][14]_i_2_n_0 ;
  wire \fifo_mem[0][14]_i_3_n_0 ;
  wire \fifo_mem[0][14]_i_4_n_0 ;
  wire \fifo_mem[0][14]_i_5_n_0 ;
  wire \fifo_mem[0][14]_i_6_n_0 ;
  wire \fifo_mem[0][14]_i_7_n_0 ;
  wire \fifo_mem[0][15]_i_1__1_n_0 ;
  wire \fifo_mem[0][15]_i_2_n_0 ;
  wire \fifo_mem[0][15]_i_3_n_0 ;
  wire \fifo_mem[0][15]_i_4_n_0 ;
  wire \fifo_mem[0][15]_i_5_n_0 ;
  wire \fifo_mem[0][15]_i_6_n_0 ;
  wire \fifo_mem[0][15]_i_7_n_0 ;
  wire \fifo_mem[0][1]_i_1_n_0 ;
  wire \fifo_mem[0][2]_i_1_n_0 ;
  wire \fifo_mem[0][2]_i_2_n_0 ;
  wire \fifo_mem[0][3]_i_1_n_0 ;
  wire \fifo_mem[0][3]_i_2_n_0 ;
  wire \fifo_mem[0][4]_i_1_n_0 ;
  wire \fifo_mem[0][4]_i_2_n_0 ;
  wire \fifo_mem[0][4]_i_3_n_0 ;
  wire \fifo_mem[0][4]_i_4_n_0 ;
  wire \fifo_mem[0][4]_i_5_n_0 ;
  wire \fifo_mem[0][4]_i_6_n_0 ;
  wire \fifo_mem[0][5]_i_1_n_0 ;
  wire \fifo_mem[0][5]_i_2_n_0 ;
  wire \fifo_mem[0][6]_i_1_n_0 ;
  wire \fifo_mem[0][7]_i_1_n_0 ;
  wire \fifo_mem[0][7]_i_2_n_0 ;
  wire \fifo_mem[0][8]_i_1_n_0 ;
  wire \fifo_mem[0][8]_i_2_n_0 ;
  wire \fifo_mem[0][9]_i_1_n_0 ;
  wire \fifo_mem[0][9]_i_2_n_0 ;
  wire \fifo_mem[0][9]_i_3_n_0 ;
  wire \fifo_mem[10][15]_i_1_n_0 ;
  wire \fifo_mem[11][15]_i_1_n_0 ;
  wire \fifo_mem[12][15]_i_1_n_0 ;
  wire \fifo_mem[13][15]_i_1_n_0 ;
  wire \fifo_mem[14][15]_i_1_n_0 ;
  wire \fifo_mem[15][15]_i_1_n_0 ;
  wire \fifo_mem[1][15]_i_1__0_n_0 ;
  wire \fifo_mem[1][15]_i_1__1_n_0 ;
  wire \fifo_mem[1][15]_i_1_n_0 ;
  wire \fifo_mem[2][0]_i_2_n_0 ;
  wire \fifo_mem[2][0]_i_3_n_0 ;
  wire \fifo_mem[2][0]_i_4_n_0 ;
  wire \fifo_mem[2][0]_i_5_n_0 ;
  wire \fifo_mem[2][10]_i_2_n_0 ;
  wire \fifo_mem[2][11]_i_2_n_0 ;
  wire \fifo_mem[2][12]_i_2_n_0 ;
  wire \fifo_mem[2][13]_i_2_n_0 ;
  wire \fifo_mem[2][14]_i_2_n_0 ;
  wire \fifo_mem[2][14]_i_3_n_0 ;
  wire \fifo_mem[2][15]_i_1__0_n_0 ;
  wire \fifo_mem[2][15]_i_1__1_n_0 ;
  wire \fifo_mem[2][15]_i_1_n_0 ;
  wire \fifo_mem[2][1]_i_2_n_0 ;
  wire \fifo_mem[2][1]_i_3_n_0 ;
  wire \fifo_mem[2][1]_i_4_n_0 ;
  wire \fifo_mem[2][2]_i_2_n_0 ;
  wire \fifo_mem[2][3]_i_2_n_0 ;
  wire \fifo_mem[2][3]_i_3_n_0 ;
  wire \fifo_mem[2][4]_i_2_n_0 ;
  wire \fifo_mem[2][4]_i_3_n_0 ;
  wire \fifo_mem[2][5]_i_2_n_0 ;
  wire \fifo_mem[2][5]_i_3_n_0 ;
  wire \fifo_mem[2][6]_i_2_n_0 ;
  wire \fifo_mem[2][6]_i_3_n_0 ;
  wire \fifo_mem[2][7]_i_2_n_0 ;
  wire \fifo_mem[2][7]_i_3_n_0 ;
  wire \fifo_mem[2][7]_i_4_n_0 ;
  wire \fifo_mem[2][8]_i_2_n_0 ;
  wire \fifo_mem[2][8]_i_3_n_0 ;
  wire \fifo_mem[2][8]_i_4_n_0 ;
  wire \fifo_mem[2][9]_i_2_n_0 ;
  wire \fifo_mem[2][9]_i_3_n_0 ;
  wire \fifo_mem[3][15]_i_1__0_n_0 ;
  wire \fifo_mem[3][15]_i_1_n_0 ;
  wire \fifo_mem[4][15]_i_1__0_n_0 ;
  wire \fifo_mem[4][15]_i_1_n_0 ;
  wire \fifo_mem[5][15]_i_1_n_0 ;
  wire \fifo_mem[6][15]_i_1_n_0 ;
  wire \fifo_mem[7][15]_i_1_n_0 ;
  wire \fifo_mem[8][15]_i_1_n_0 ;
  wire \fifo_mem[9][15]_i_1_n_0 ;
  wire \frame1_ptr_hi[4]_i_2_n_0 ;
  wire \frame1_ptr_lo[15]_i_2_n_0 ;
  wire \frame_data_o[0]_i_1_n_0 ;
  wire \frame_data_o[10]_i_1_n_0 ;
  wire \frame_data_o[11]_i_1_n_0 ;
  wire \frame_data_o[12]_i_1_n_0 ;
  wire \frame_data_o[13]_i_1_n_0 ;
  wire \frame_data_o[14]_i_1_n_0 ;
  wire \frame_data_o[15]_i_2_n_0 ;
  wire \frame_data_o[1]_i_1_n_0 ;
  wire \frame_data_o[2]_i_1_n_0 ;
  wire \frame_data_o[3]_i_1_n_0 ;
  wire \frame_data_o[4]_i_1_n_0 ;
  wire \frame_data_o[5]_i_1_n_0 ;
  wire \frame_data_o[6]_i_1_n_0 ;
  wire \frame_data_o[7]_i_1_n_0 ;
  wire \frame_data_o[8]_i_1_n_0 ;
  wire \frame_data_o[9]_i_1_n_0 ;
  wire \gfx_ctrl[15]_i_2_n_0 ;
  wire gfx_irq_gpu_cmd_done_i_10_n_0;
  wire gfx_irq_gpu_cmd_done_i_11_n_0;
  wire gfx_irq_gpu_cmd_done_i_12_n_0;
  wire gfx_irq_gpu_cmd_done_i_13_n_0;
  wire gfx_irq_gpu_cmd_done_i_2_n_0;
  wire gfx_irq_gpu_cmd_done_i_3_n_0;
  wire gfx_irq_gpu_cmd_done_i_4_n_0;
  wire gfx_irq_gpu_cmd_done_i_5_n_0;
  wire gfx_irq_gpu_cmd_done_i_6_n_0;
  wire gfx_irq_gpu_cmd_done_i_7_n_0;
  wire gfx_irq_gpu_cmd_done_i_8_n_0;
  wire gfx_irq_gpu_cmd_done_i_9_n_0;
  wire gfx_irq_gpu_fifo_done_i_2_n_0;
  wire gfx_irq_gpu_fifo_done_i_3_n_0;
  wire gfx_irq_gpu_fifo_done_i_4_n_0;
  wire gfx_irq_gpu_fifo_ovfl_i_4_n_0;
  wire gfx_irq_gpu_fifo_ovfl_i_5_n_0;
  wire gfx_irq_refr_cnt_done_i_2_n_0;
  wire gfx_irq_refr_cnt_done_i_3_n_0;
  wire gfx_irq_refr_cnt_done_i_4_n_0;
  wire gfx_irq_refr_cnt_done_i_5_n_0;
  wire gfx_irq_refr_cnt_done_i_6_n_0;
  wire gfx_irq_refr_cnt_done_i_7_n_0;
  wire gfx_irq_refr_start_i_2_n_0;
  wire gfx_irq_refr_start_i_3_n_0;
  wire [2:0]gfx_mode;
  wire gpu_cmd_error_evt;
  wire [15:0]gpu_data;
  wire gpu_enable;
  wire gpu_get_data;
  wire gpu_is_last_owner_i_1_n_0;
  wire \height_cnt[7]_i_2_n_0 ;
  wire \height_cnt[8]_i_1_n_0 ;
  wire \height_cnt[8]_i_3_n_0 ;
  wire \height_cnt[8]_i_4_n_0 ;
  wire \height_cnt[8]_i_5_n_0 ;
  wire \height_cnt[8]_i_6_n_0 ;
  wire \height_cnt[8]_i_7_n_0 ;
  wire [3:0]hw_lut_bgcolor;
  wire [3:0]hw_lut_fgcolor;
  wire [2:0]hw_lut_palette_sel;
  wire irq_gfx_o;
  wire irq_gfx_o_OBUF;
  wire irq_gfx_o_OBUF_inst_i_2_n_0;
  wire irq_gfx_o_OBUF_inst_i_3_n_0;
  wire [2:0]lt24_cfg_clk;
  wire [11:0]lt24_cfg_refr;
  wire lt24_cfg_refr_sync_en;
  wire [9:0]lt24_cfg_refr_sync_val;
  wire \lt24_cfg_refr_sync_val_o[9]_i_2_n_0 ;
  wire \lt24_cmd[15]_i_2_n_0 ;
  wire [15:0]lt24_cmd_dfill;
  wire \lt24_cmd_dfill_o[15]_i_4_n_0 ;
  wire lt24_cmd_dfill_wr;
  wire lt24_cmd_has_param;
  wire [15:0]lt24_cmd_param;
  wire lt24_cmd_param_rdy;
  wire lt24_cmd_refr;
  wire lt24_cmd_refr_o_i_1_n_0;
  wire lt24_cmd_refr_o_i_2_n_0;
  wire lt24_cmd_refr_o_i_3_n_0;
  wire lt24_cmd_refr_o_i_4_n_0;
  wire [7:0]lt24_cmd_val;
  wire lt24_cs_n_o;
  wire lt24_cs_n_o_OBUF;
  wire lt24_d_en_o;
  wire lt24_d_en_o_OBUF;
  wire lt24_d_en_o_i_10_n_0;
  wire lt24_d_en_o_i_11_n_0;
  wire lt24_d_en_o_i_12_n_0;
  wire lt24_d_en_o_i_13_n_0;
  wire lt24_d_en_o_i_14_n_0;
  wire lt24_d_en_o_i_15_n_0;
  wire lt24_d_en_o_i_16_n_0;
  wire lt24_d_en_o_i_17_n_0;
  wire lt24_d_en_o_i_18_n_0;
  wire lt24_d_en_o_i_19_n_0;
  wire lt24_d_en_o_i_1_n_0;
  wire lt24_d_en_o_i_20_n_0;
  wire lt24_d_en_o_i_21_n_0;
  wire lt24_d_en_o_i_22_n_0;
  wire lt24_d_en_o_i_23_n_0;
  wire lt24_d_en_o_i_24_n_0;
  wire lt24_d_en_o_i_25_n_0;
  wire lt24_d_en_o_i_26_n_0;
  wire lt24_d_en_o_i_27_n_0;
  wire lt24_d_en_o_i_6_n_0;
  wire lt24_d_en_o_i_7_n_0;
  wire lt24_d_en_o_i_8_n_0;
  wire lt24_d_en_o_i_9_n_0;
  wire [15:0]lt24_d_i;
  wire [7:0]lt24_d_i_IBUF;
  wire [15:0]lt24_d_o;
  wire \lt24_d_o[0]_i_2_n_0 ;
  wire \lt24_d_o[0]_i_3_n_0 ;
  wire \lt24_d_o[0]_i_4_n_0 ;
  wire \lt24_d_o[15]_i_1_n_0 ;
  wire \lt24_d_o[15]_i_3_n_0 ;
  wire \lt24_d_o[15]_i_4_n_0 ;
  wire \lt24_d_o[15]_i_5_n_0 ;
  wire \lt24_d_o[1]_i_2_n_0 ;
  wire \lt24_d_o[1]_i_3_n_0 ;
  wire \lt24_d_o[2]_i_2_n_0 ;
  wire \lt24_d_o[2]_i_3_n_0 ;
  wire \lt24_d_o[2]_i_4_n_0 ;
  wire \lt24_d_o[3]_i_2_n_0 ;
  wire \lt24_d_o[3]_i_3_n_0 ;
  wire \lt24_d_o[3]_i_4_n_0 ;
  wire \lt24_d_o[4]_i_2_n_0 ;
  wire \lt24_d_o[4]_i_3_n_0 ;
  wire \lt24_d_o[5]_i_2_n_0 ;
  wire \lt24_d_o[5]_i_3_n_0 ;
  wire \lt24_d_o[5]_i_4_n_0 ;
  wire \lt24_d_o[5]_i_5_n_0 ;
  wire \lt24_d_o[6]_i_2_n_0 ;
  wire \lt24_d_o[6]_i_3_n_0 ;
  wire \lt24_d_o[6]_i_4_n_0 ;
  wire \lt24_d_o[6]_i_5_n_0 ;
  wire \lt24_d_o[7]_i_2_n_0 ;
  wire \lt24_d_o[7]_i_3_n_0 ;
  wire [15:0]lt24_d_o_OBUF;
  wire lt24_done_evt;
  wire lt24_on_o;
  wire lt24_on_o_OBUF;
  wire \lt24_pixel_cnt[0]_i_1_n_0 ;
  wire \lt24_pixel_cnt[10]_i_1_n_0 ;
  wire \lt24_pixel_cnt[11]_i_1_n_0 ;
  wire \lt24_pixel_cnt[12]_i_1_n_0 ;
  wire \lt24_pixel_cnt[12]_i_3_n_0 ;
  wire \lt24_pixel_cnt[12]_i_4_n_0 ;
  wire \lt24_pixel_cnt[12]_i_5_n_0 ;
  wire \lt24_pixel_cnt[12]_i_6_n_0 ;
  wire \lt24_pixel_cnt[13]_i_1_n_0 ;
  wire \lt24_pixel_cnt[14]_i_1_n_0 ;
  wire \lt24_pixel_cnt[15]_i_1_n_0 ;
  wire \lt24_pixel_cnt[16]_i_1_n_0 ;
  wire \lt24_pixel_cnt[16]_i_3_n_0 ;
  wire \lt24_pixel_cnt[16]_i_4_n_0 ;
  wire \lt24_pixel_cnt[16]_i_5_n_0 ;
  wire \lt24_pixel_cnt[16]_i_6_n_0 ;
  wire \lt24_pixel_cnt[17]_i_2_n_0 ;
  wire \lt24_pixel_cnt[17]_i_5_n_0 ;
  wire \lt24_pixel_cnt[1]_i_1_n_0 ;
  wire \lt24_pixel_cnt[2]_i_1_n_0 ;
  wire \lt24_pixel_cnt[3]_i_1_n_0 ;
  wire \lt24_pixel_cnt[4]_i_1_n_0 ;
  wire \lt24_pixel_cnt[4]_i_3_n_0 ;
  wire \lt24_pixel_cnt[4]_i_4_n_0 ;
  wire \lt24_pixel_cnt[4]_i_5_n_0 ;
  wire \lt24_pixel_cnt[4]_i_6_n_0 ;
  wire \lt24_pixel_cnt[5]_i_1_n_0 ;
  wire \lt24_pixel_cnt[6]_i_1_n_0 ;
  wire \lt24_pixel_cnt[7]_i_1_n_0 ;
  wire \lt24_pixel_cnt[8]_i_1_n_0 ;
  wire \lt24_pixel_cnt[8]_i_3_n_0 ;
  wire \lt24_pixel_cnt[8]_i_4_n_0 ;
  wire \lt24_pixel_cnt[8]_i_5_n_0 ;
  wire \lt24_pixel_cnt[8]_i_6_n_0 ;
  wire \lt24_pixel_cnt[9]_i_1_n_0 ;
  wire \lt24_pixel_cnt_reg[12]_i_2_n_0 ;
  wire \lt24_pixel_cnt_reg[16]_i_2_n_0 ;
  wire \lt24_pixel_cnt_reg[4]_i_2_n_0 ;
  wire \lt24_pixel_cnt_reg[8]_i_2_n_0 ;
  wire lt24_rd_n_o;
  wire lt24_rd_n_o_OBUF;
  wire lt24_rd_n_o_i_1_n_0;
  wire lt24_reset_n_o;
  wire lt24_reset_n_o_OBUF;
  wire lt24_rs_o;
  wire lt24_rs_o_OBUF;
  wire lt24_rs_o_i_1_n_0;
  wire [3:1]lt24_status;
  wire \lt24_timer[0]_i_1_n_0 ;
  wire \lt24_timer[1]_i_1_n_0 ;
  wire \lt24_timer[2]_i_1_n_0 ;
  wire \lt24_timer[3]_i_1_n_0 ;
  wire \lt24_timer[3]_i_2_n_0 ;
  wire lt24_wr_n_o;
  wire lt24_wr_n_o_OBUF;
  wire lt24_wr_n_o_i_1_n_0;
  wire lut_bank_select_i_1_n_0;
  wire \lut_ram_addr[0]_i_1_n_0 ;
  wire \lut_ram_addr[1]_i_1_n_0 ;
  wire \lut_ram_addr[2]_i_1_n_0 ;
  wire \lut_ram_addr[3]_i_1_n_0 ;
  wire \lut_ram_addr[4]_i_1_n_0 ;
  wire \lut_ram_addr[4]_i_2_n_0 ;
  wire \lut_ram_addr[5]_i_1_n_0 ;
  wire \lut_ram_addr[5]_i_2_n_0 ;
  wire \lut_ram_addr[6]_i_1_n_0 ;
  wire \lut_ram_addr[7]_i_1_n_0 ;
  wire \lut_ram_addr[7]_i_2_n_0 ;
  wire \lut_ram_addr[7]_i_3_n_0 ;
  wire [8:0]lut_ram_addr_o;
  wire [8:0]lut_ram_addr_o_OBUF;
  wire lut_ram_cen_o;
  wire lut_ram_cen_o_OBUF;
  wire \lut_ram_data[0]_i_1_n_0 ;
  wire \lut_ram_data[10]_i_1_n_0 ;
  wire \lut_ram_data[11]_i_1_n_0 ;
  wire \lut_ram_data[12]_i_1_n_0 ;
  wire \lut_ram_data[13]_i_1_n_0 ;
  wire \lut_ram_data[14]_i_1_n_0 ;
  wire \lut_ram_data[15]_i_1_n_0 ;
  wire \lut_ram_data[15]_i_2_n_0 ;
  wire \lut_ram_data[1]_i_1_n_0 ;
  wire \lut_ram_data[2]_i_1_n_0 ;
  wire \lut_ram_data[3]_i_1_n_0 ;
  wire \lut_ram_data[4]_i_1_n_0 ;
  wire \lut_ram_data[5]_i_1_n_0 ;
  wire \lut_ram_data[6]_i_1_n_0 ;
  wire \lut_ram_data[7]_i_1_n_0 ;
  wire \lut_ram_data[8]_i_1_n_0 ;
  wire \lut_ram_data[9]_i_1_n_0 ;
  wire [15:0]lut_ram_din_o;
  wire [15:0]lut_ram_din_o_OBUF;
  wire [15:0]lut_ram_dout_i;
  wire [15:0]lut_ram_dout_i_IBUF;
  wire lut_ram_dout_ready_i_1_n_0;
  wire [8:0]lut_ram_sw_addr;
  wire lut_ram_wen_o;
  wire lut_ram_wen_o_OBUF;
  wire lut_ram_wen_o_OBUF_inst_i_3_n_0;
  wire mclk;
  wire mclk_IBUF;
  wire mclk_IBUF_BUFG;
  wire next_addr__0_carry__0_i_10__1_n_0;
  wire next_addr__0_carry__0_i_2__0_n_0;
  wire next_addr__0_carry__0_i_2_n_0;
  wire next_addr__0_carry__0_i_3__0_n_0;
  wire next_addr__0_carry__0_i_3__1_n_0;
  wire next_addr__0_carry__0_i_3__2_n_0;
  wire next_addr__0_carry__0_i_3_n_0;
  wire next_addr__0_carry__0_i_4__0_n_0;
  wire next_addr__0_carry__0_i_4__1_n_0;
  wire next_addr__0_carry__0_i_4__2_n_0;
  wire next_addr__0_carry__0_i_4_n_0;
  wire next_addr__0_carry__0_i_5__0_n_0;
  wire next_addr__0_carry__0_i_5__1_n_0;
  wire next_addr__0_carry__0_i_5__2_n_0;
  wire next_addr__0_carry__0_i_5_n_0;
  wire next_addr__0_carry__0_i_6__0_n_0;
  wire next_addr__0_carry__0_i_6__1_n_0;
  wire next_addr__0_carry__0_i_6__2_n_0;
  wire next_addr__0_carry__0_i_6_n_0;
  wire next_addr__0_carry__0_i_7__0_n_0;
  wire next_addr__0_carry__0_i_7__1_n_0;
  wire next_addr__0_carry__0_i_7__2_n_0;
  wire next_addr__0_carry__0_i_7_n_0;
  wire next_addr__0_carry__0_i_8__0_n_0;
  wire next_addr__0_carry__0_i_8__1_n_0;
  wire next_addr__0_carry__0_i_8__2_n_0;
  wire next_addr__0_carry__0_i_8_n_0;
  wire next_addr__0_carry__0_i_9__1_n_0;
  wire next_addr__0_carry__0_i_9__2_n_0;
  wire next_addr__0_carry__1_i_5__0_n_0;
  wire next_addr__0_carry__1_i_5__1_n_0;
  wire next_addr__0_carry__1_i_5__2_n_0;
  wire next_addr__0_carry__1_i_5_n_0;
  wire next_addr__0_carry__1_i_6__0_n_0;
  wire next_addr__0_carry__1_i_6__1_n_0;
  wire next_addr__0_carry__1_i_6__2_n_0;
  wire next_addr__0_carry__1_i_6_n_0;
  wire next_addr__0_carry__1_i_7__0_n_0;
  wire next_addr__0_carry__1_i_7__1_n_0;
  wire next_addr__0_carry__1_i_7__2_n_0;
  wire next_addr__0_carry__1_i_7_n_0;
  wire next_addr__0_carry__1_i_8__0_n_0;
  wire next_addr__0_carry__1_i_8__1_n_0;
  wire next_addr__0_carry__1_i_8__2_n_0;
  wire next_addr__0_carry__1_i_8_n_0;
  wire next_addr__0_carry__2_i_5__0_n_0;
  wire next_addr__0_carry__2_i_5__1_n_0;
  wire next_addr__0_carry__2_i_5__2_n_0;
  wire next_addr__0_carry__2_i_5_n_0;
  wire next_addr__0_carry__2_i_6__0_n_0;
  wire next_addr__0_carry__2_i_6__1_n_0;
  wire next_addr__0_carry__2_i_6__2_n_0;
  wire next_addr__0_carry__2_i_6_n_0;
  wire next_addr__0_carry__2_i_7__0_n_0;
  wire next_addr__0_carry__2_i_7__1_n_0;
  wire next_addr__0_carry__2_i_7__2_n_0;
  wire next_addr__0_carry__2_i_7_n_0;
  wire next_addr__0_carry__2_i_8__0_n_0;
  wire next_addr__0_carry__2_i_8__1_n_0;
  wire next_addr__0_carry__2_i_8__2_n_0;
  wire next_addr__0_carry__2_i_8_n_0;
  wire next_addr__0_carry__3_i_5__0_n_0;
  wire next_addr__0_carry__3_i_5__1_n_0;
  wire next_addr__0_carry__3_i_5__2_n_0;
  wire next_addr__0_carry__3_i_5_n_0;
  wire next_addr__0_carry__3_i_6__0_n_0;
  wire next_addr__0_carry__3_i_6__1_n_0;
  wire next_addr__0_carry__3_i_6__2_n_0;
  wire next_addr__0_carry__3_i_6_n_0;
  wire next_addr__0_carry__3_i_7__0_n_0;
  wire next_addr__0_carry__3_i_7__1_n_0;
  wire next_addr__0_carry__3_i_7__2_n_0;
  wire next_addr__0_carry__3_i_7_n_0;
  wire next_addr__0_carry__3_i_8__0_n_0;
  wire next_addr__0_carry__3_i_8__1_n_0;
  wire next_addr__0_carry__3_i_8__2_n_0;
  wire next_addr__0_carry__3_i_8_n_0;
  wire next_addr__0_carry__4_i_1__0_n_0;
  wire next_addr__0_carry__4_i_1__1_n_0;
  wire next_addr__0_carry__4_i_1__2_n_0;
  wire next_addr__0_carry__4_i_1_n_0;
  wire next_addr__0_carry_i_10__1_n_0;
  wire next_addr__0_carry_i_10__2_n_0;
  wire next_addr__0_carry_i_11__1_n_0;
  wire next_addr__0_carry_i_11__2_n_0;
  wire next_addr__0_carry_i_12__0_n_0;
  wire next_addr__0_carry_i_12__2_n_0;
  wire next_addr__0_carry_i_16_n_0;
  wire next_addr__0_carry_i_1__0_n_0;
  wire next_addr__0_carry_i_1__1_n_0;
  wire next_addr__0_carry_i_1__2_n_0;
  wire next_addr__0_carry_i_1_n_0;
  wire next_addr__0_carry_i_2__0_n_0;
  wire next_addr__0_carry_i_2__1_n_0;
  wire next_addr__0_carry_i_2__2_n_0;
  wire next_addr__0_carry_i_2_n_0;
  wire next_addr__0_carry_i_3__0_n_0;
  wire next_addr__0_carry_i_3__1_n_0;
  wire next_addr__0_carry_i_3__2_n_0;
  wire next_addr__0_carry_i_3_n_0;
  wire next_addr__0_carry_i_4__0_n_0;
  wire next_addr__0_carry_i_4__1_n_0;
  wire next_addr__0_carry_i_4__2_n_0;
  wire next_addr__0_carry_i_4_n_0;
  wire next_addr__0_carry_i_5__0_n_0;
  wire next_addr__0_carry_i_5__1_n_0;
  wire next_addr__0_carry_i_5__2_n_0;
  wire next_addr__0_carry_i_5_n_0;
  wire next_addr__0_carry_i_6__0_n_0;
  wire next_addr__0_carry_i_6__1_n_0;
  wire next_addr__0_carry_i_6__2_n_0;
  wire next_addr__0_carry_i_6_n_0;
  wire next_addr__0_carry_i_7__0_n_0;
  wire next_addr__0_carry_i_7__1_n_0;
  wire next_addr__0_carry_i_7__2_n_0;
  wire next_addr__0_carry_i_7_n_0;
  wire next_addr__0_carry_i_8__0_n_0;
  wire next_addr__0_carry_i_8__1_n_0;
  wire next_addr__0_carry_i_8__2_n_0;
  wire next_addr__0_carry_i_8_n_0;
  wire next_addr__0_carry_i_9__1_n_0;
  wire next_addr__0_carry_i_9__2_n_0;
  wire next_addr__43_carry__0_i_10_n_0;
  wire next_addr__43_carry__0_i_11_n_0;
  wire next_addr__43_carry__0_i_12_n_0;
  wire next_addr__43_carry__0_i_13_n_0;
  wire next_addr__43_carry__0_i_14_n_0;
  wire next_addr__43_carry__0_i_15_n_0;
  wire next_addr__43_carry__0_i_16_n_0;
  wire next_addr__43_carry__0_i_17_n_0;
  wire next_addr__43_carry__0_i_18_n_0;
  wire next_addr__43_carry__0_i_19_n_0;
  wire next_addr__43_carry__0_i_1_n_0;
  wire next_addr__43_carry__0_i_2_n_0;
  wire next_addr__43_carry__0_i_3_n_0;
  wire next_addr__43_carry__0_i_4_n_0;
  wire next_addr__43_carry__0_i_5_n_0;
  wire next_addr__43_carry__0_i_6_n_0;
  wire next_addr__43_carry__0_i_7_n_0;
  wire next_addr__43_carry__0_i_8_n_0;
  wire next_addr__43_carry__0_i_9_n_0;
  wire next_addr__43_carry__1_i_10_n_0;
  wire next_addr__43_carry__1_i_11_n_0;
  wire next_addr__43_carry__1_i_12_n_0;
  wire next_addr__43_carry__1_i_13_n_0;
  wire next_addr__43_carry__1_i_1_n_0;
  wire next_addr__43_carry__1_i_2_n_0;
  wire next_addr__43_carry__1_i_3_n_0;
  wire next_addr__43_carry__1_i_4_n_0;
  wire next_addr__43_carry__1_i_5_n_0;
  wire next_addr__43_carry__1_i_6_n_0;
  wire next_addr__43_carry__1_i_7_n_0;
  wire next_addr__43_carry__1_i_8_n_0;
  wire next_addr__43_carry__1_i_9_n_0;
  wire next_addr__43_carry__2_i_1_n_0;
  wire next_addr__43_carry__2_i_2_n_0;
  wire next_addr__43_carry__2_i_3_n_0;
  wire next_addr__43_carry__2_i_4_n_0;
  wire next_addr__43_carry__2_i_5_n_0;
  wire next_addr__43_carry__2_i_6_n_0;
  wire next_addr__43_carry__2_i_7_n_0;
  wire next_addr__43_carry__2_i_8_n_0;
  wire next_addr__43_carry__3_i_1_n_0;
  wire next_addr__43_carry__3_i_2_n_0;
  wire next_addr__43_carry__3_i_3_n_0;
  wire next_addr__43_carry__3_i_4_n_0;
  wire next_addr__43_carry__3_i_5_n_0;
  wire next_addr__43_carry__3_i_6_n_0;
  wire next_addr__43_carry__3_i_7_n_0;
  wire next_addr__43_carry__3_i_8_n_0;
  wire next_addr__43_carry__4_i_1_n_0;
  wire next_addr__43_carry_i_10_n_0;
  wire next_addr__43_carry_i_11_n_0;
  wire next_addr__43_carry_i_12_n_0;
  wire next_addr__43_carry_i_13_n_0;
  wire next_addr__43_carry_i_14_n_0;
  wire next_addr__43_carry_i_15_n_0;
  wire next_addr__43_carry_i_1_n_0;
  wire next_addr__43_carry_i_2_n_0;
  wire next_addr__43_carry_i_3_n_0;
  wire next_addr__43_carry_i_4_n_0;
  wire next_addr__43_carry_i_5_n_0;
  wire next_addr__43_carry_i_6_n_0;
  wire next_addr__43_carry_i_7_n_0;
  wire next_addr__43_carry_i_8_n_0;
  wire next_addr__43_carry_i_9_n_0;
  wire next_addr__61_carry__0_i_10__1_n_0;
  wire next_addr__61_carry__0_i_11__1_n_0;
  wire next_addr__61_carry__0_i_12__1_n_0;
  wire next_addr__61_carry__0_i_13_n_0;
  wire next_addr__61_carry__0_i_14_n_0;
  wire next_addr__61_carry__0_i_15_n_0;
  wire next_addr__61_carry__0_i_16_n_0;
  wire next_addr__61_carry__0_i_17_n_0;
  wire next_addr__61_carry__0_i_18_n_0;
  wire next_addr__61_carry__0_i_19_n_0;
  wire next_addr__61_carry__0_i_1__0_n_0;
  wire next_addr__61_carry__0_i_1__1_n_0;
  wire next_addr__61_carry__0_i_1__2_n_0;
  wire next_addr__61_carry__0_i_1_n_0;
  wire next_addr__61_carry__0_i_2__0_n_0;
  wire next_addr__61_carry__0_i_2__1_n_0;
  wire next_addr__61_carry__0_i_2__2_n_0;
  wire next_addr__61_carry__0_i_2_n_0;
  wire next_addr__61_carry__0_i_3__0_n_0;
  wire next_addr__61_carry__0_i_3__1_n_0;
  wire next_addr__61_carry__0_i_3__2_n_0;
  wire next_addr__61_carry__0_i_3_n_0;
  wire next_addr__61_carry__0_i_4__0_n_0;
  wire next_addr__61_carry__0_i_4__1_n_0;
  wire next_addr__61_carry__0_i_4__2_n_0;
  wire next_addr__61_carry__0_i_4_n_0;
  wire next_addr__61_carry__0_i_5__0_n_0;
  wire next_addr__61_carry__0_i_5__1_n_0;
  wire next_addr__61_carry__0_i_5__2_n_0;
  wire next_addr__61_carry__0_i_5_n_0;
  wire next_addr__61_carry__0_i_6__0_n_0;
  wire next_addr__61_carry__0_i_6__1_n_0;
  wire next_addr__61_carry__0_i_6__2_n_0;
  wire next_addr__61_carry__0_i_6_n_0;
  wire next_addr__61_carry__0_i_7__0_n_0;
  wire next_addr__61_carry__0_i_7__1_n_0;
  wire next_addr__61_carry__0_i_7__2_n_0;
  wire next_addr__61_carry__0_i_7_n_0;
  wire next_addr__61_carry__0_i_8__0_n_0;
  wire next_addr__61_carry__0_i_8__1_n_0;
  wire next_addr__61_carry__0_i_8__2_n_0;
  wire next_addr__61_carry__0_i_8_n_0;
  wire next_addr__61_carry__0_i_9__1_n_0;
  wire next_addr__61_carry__1_i_10_n_0;
  wire next_addr__61_carry__1_i_11_n_0;
  wire next_addr__61_carry__1_i_12_n_0;
  wire next_addr__61_carry__1_i_13_n_0;
  wire next_addr__61_carry__1_i_14_n_0;
  wire next_addr__61_carry__1_i_15_n_0;
  wire next_addr__61_carry__1_i_1__0_n_0;
  wire next_addr__61_carry__1_i_1__1_n_0;
  wire next_addr__61_carry__1_i_1__2_n_0;
  wire next_addr__61_carry__1_i_1_n_0;
  wire next_addr__61_carry__1_i_2__0_n_0;
  wire next_addr__61_carry__1_i_2__1_n_0;
  wire next_addr__61_carry__1_i_2__2_n_0;
  wire next_addr__61_carry__1_i_2_n_0;
  wire next_addr__61_carry__1_i_3__0_n_0;
  wire next_addr__61_carry__1_i_3__1_n_0;
  wire next_addr__61_carry__1_i_3__2_n_0;
  wire next_addr__61_carry__1_i_3_n_0;
  wire next_addr__61_carry__1_i_4__0_n_0;
  wire next_addr__61_carry__1_i_4__1_n_0;
  wire next_addr__61_carry__1_i_4__2_n_0;
  wire next_addr__61_carry__1_i_4_n_0;
  wire next_addr__61_carry__1_i_5__0_n_0;
  wire next_addr__61_carry__1_i_5__1_n_0;
  wire next_addr__61_carry__1_i_5__2_n_0;
  wire next_addr__61_carry__1_i_5_n_0;
  wire next_addr__61_carry__1_i_6__0_n_0;
  wire next_addr__61_carry__1_i_6__1_n_0;
  wire next_addr__61_carry__1_i_6__2_n_0;
  wire next_addr__61_carry__1_i_6_n_0;
  wire next_addr__61_carry__1_i_7__1_n_0;
  wire next_addr__61_carry__1_i_7__2_n_0;
  wire next_addr__61_carry__1_i_8__0_n_0;
  wire next_addr__61_carry__1_i_8_n_0;
  wire next_addr__61_carry__1_i_9_n_0;
  wire next_addr__61_carry__2_i_1__0_n_0;
  wire next_addr__61_carry__2_i_1__1_n_0;
  wire next_addr__61_carry__2_i_1__2_n_0;
  wire next_addr__61_carry__2_i_1_n_0;
  wire next_addr__61_carry__2_i_2__0_n_0;
  wire next_addr__61_carry__2_i_2__1_n_0;
  wire next_addr__61_carry__2_i_2__2_n_0;
  wire next_addr__61_carry__2_i_2_n_0;
  wire next_addr__61_carry__2_i_3__0_n_0;
  wire next_addr__61_carry__2_i_3__1_n_0;
  wire next_addr__61_carry__2_i_3__2_n_0;
  wire next_addr__61_carry__2_i_3_n_0;
  wire next_addr__61_carry__2_i_4__0_n_0;
  wire next_addr__61_carry__2_i_4__1_n_0;
  wire next_addr__61_carry__2_i_4__2_n_0;
  wire next_addr__61_carry__2_i_4_n_0;
  wire next_addr__61_carry__2_i_5__0_n_0;
  wire next_addr__61_carry__2_i_5_n_0;
  wire next_addr__61_carry__2_i_6__0_n_0;
  wire next_addr__61_carry__2_i_6_n_0;
  wire next_addr__61_carry__2_i_7_n_0;
  wire next_addr__61_carry__2_i_8_n_0;
  wire next_addr__61_carry__3_i_1__0_n_0;
  wire next_addr__61_carry__3_i_1__1_n_0;
  wire next_addr__61_carry__3_i_1__2_n_0;
  wire next_addr__61_carry__3_i_1_n_0;
  wire next_addr__61_carry__3_i_2__0_n_0;
  wire next_addr__61_carry__3_i_2__1_n_0;
  wire next_addr__61_carry__3_i_2__2_n_0;
  wire next_addr__61_carry__3_i_2_n_0;
  wire next_addr__61_carry__3_i_3__0_n_0;
  wire next_addr__61_carry__3_i_3__1_n_0;
  wire next_addr__61_carry__3_i_3__2_n_0;
  wire next_addr__61_carry__3_i_3_n_0;
  wire next_addr__61_carry__3_i_4__0_n_0;
  wire next_addr__61_carry__3_i_4__1_n_0;
  wire next_addr__61_carry__3_i_4__2_n_0;
  wire next_addr__61_carry__3_i_4_n_0;
  wire next_addr__61_carry__4_i_1__0_n_0;
  wire next_addr__61_carry__4_i_1__1_n_0;
  wire next_addr__61_carry__4_i_1__2_n_0;
  wire next_addr__61_carry__4_i_1_n_0;
  wire next_addr__61_carry_i_10__1_n_0;
  wire next_addr__61_carry_i_11__1_n_0;
  wire next_addr__61_carry_i_12__1_n_0;
  wire next_addr__61_carry_i_13_n_0;
  wire next_addr__61_carry_i_14_n_0;
  wire next_addr__61_carry_i_15_n_0;
  wire next_addr__61_carry_i_16_n_0;
  wire next_addr__61_carry_i_17_n_0;
  wire next_addr__61_carry_i_1__0_n_0;
  wire next_addr__61_carry_i_1__1_n_0;
  wire next_addr__61_carry_i_1__2_n_0;
  wire next_addr__61_carry_i_1_n_0;
  wire next_addr__61_carry_i_2__0_n_0;
  wire next_addr__61_carry_i_2__1_n_0;
  wire next_addr__61_carry_i_2__2_n_0;
  wire next_addr__61_carry_i_2_n_0;
  wire next_addr__61_carry_i_3__0_n_0;
  wire next_addr__61_carry_i_3__1_n_0;
  wire next_addr__61_carry_i_3__2_n_0;
  wire next_addr__61_carry_i_3_n_0;
  wire next_addr__61_carry_i_4__0_n_0;
  wire next_addr__61_carry_i_4__1_n_0;
  wire next_addr__61_carry_i_4__2_n_0;
  wire next_addr__61_carry_i_4_n_0;
  wire next_addr__61_carry_i_5__0_n_0;
  wire next_addr__61_carry_i_5__1_n_0;
  wire next_addr__61_carry_i_5__2_n_0;
  wire next_addr__61_carry_i_5_n_0;
  wire next_addr__61_carry_i_6__0_n_0;
  wire next_addr__61_carry_i_6__1_n_0;
  wire next_addr__61_carry_i_6__2_n_0;
  wire next_addr__61_carry_i_6_n_0;
  wire next_addr__61_carry_i_7__0_n_0;
  wire next_addr__61_carry_i_7__1_n_0;
  wire next_addr__61_carry_i_7__2_n_0;
  wire next_addr__61_carry_i_7_n_0;
  wire next_addr__61_carry_i_8__1_n_0;
  wire next_addr__61_carry_i_8__2_n_0;
  wire next_addr__61_carry_i_9__1_n_0;
  wire next_addr__61_carry_i_9__2_n_0;
  wire next_addr_carry__0_i_5_n_0;
  wire next_addr_carry__0_i_6_n_0;
  wire next_addr_carry__0_i_7_n_0;
  wire next_addr_carry__0_i_8_n_0;
  wire next_addr_carry__1_i_5_n_0;
  wire next_addr_carry__1_i_6_n_0;
  wire next_addr_carry__1_i_7_n_0;
  wire next_addr_carry__1_i_8_n_0;
  wire next_addr_carry__2_i_5_n_0;
  wire next_addr_carry__2_i_6_n_0;
  wire next_addr_carry__2_i_7_n_0;
  wire next_addr_carry__2_i_8_n_0;
  wire next_addr_carry__3_i_5_n_0;
  wire next_addr_carry__3_i_6_n_0;
  wire next_addr_carry__3_i_7_n_0;
  wire next_addr_carry__3_i_8_n_0;
  wire next_addr_carry__4_i_1_n_0;
  wire next_addr_carry_i_6_n_0;
  wire next_addr_carry_i_7_n_0;
  wire next_addr_carry_i_8_n_0;
  wire next_addr_carry_i_9_n_0;
  wire \of3_addr_lo[0]_i_4_n_0 ;
  wire \of3_addr_lo[0]_i_5_n_0 ;
  wire \of3_addr_lo[0]_i_6_n_0 ;
  wire \of3_addr_lo[0]_i_7_n_0 ;
  wire \of3_addr_lo[10]_i_4_n_0 ;
  wire \of3_addr_lo[10]_i_5_n_0 ;
  wire \of3_addr_lo[10]_i_6_n_0 ;
  wire \of3_addr_lo[10]_i_7_n_0 ;
  wire \of3_addr_lo[11]_i_4_n_0 ;
  wire \of3_addr_lo[11]_i_5_n_0 ;
  wire \of3_addr_lo[11]_i_6_n_0 ;
  wire \of3_addr_lo[11]_i_7_n_0 ;
  wire \of3_addr_lo[12]_i_4_n_0 ;
  wire \of3_addr_lo[12]_i_5_n_0 ;
  wire \of3_addr_lo[12]_i_6_n_0 ;
  wire \of3_addr_lo[12]_i_7_n_0 ;
  wire \of3_addr_lo[13]_i_4_n_0 ;
  wire \of3_addr_lo[13]_i_5_n_0 ;
  wire \of3_addr_lo[13]_i_6_n_0 ;
  wire \of3_addr_lo[13]_i_7_n_0 ;
  wire \of3_addr_lo[14]_i_4_n_0 ;
  wire \of3_addr_lo[14]_i_5_n_0 ;
  wire \of3_addr_lo[14]_i_6_n_0 ;
  wire \of3_addr_lo[14]_i_7_n_0 ;
  wire \of3_addr_lo[15]_i_5_n_0 ;
  wire \of3_addr_lo[15]_i_6_n_0 ;
  wire \of3_addr_lo[15]_i_7_n_0 ;
  wire \of3_addr_lo[15]_i_8_n_0 ;
  wire \of3_addr_lo[1]_i_4_n_0 ;
  wire \of3_addr_lo[1]_i_5_n_0 ;
  wire \of3_addr_lo[1]_i_6_n_0 ;
  wire \of3_addr_lo[1]_i_7_n_0 ;
  wire \of3_addr_lo[2]_i_4_n_0 ;
  wire \of3_addr_lo[2]_i_5_n_0 ;
  wire \of3_addr_lo[2]_i_6_n_0 ;
  wire \of3_addr_lo[2]_i_7_n_0 ;
  wire \of3_addr_lo[5]_i_4_n_0 ;
  wire \of3_addr_lo[5]_i_5_n_0 ;
  wire \of3_addr_lo[5]_i_6_n_0 ;
  wire \of3_addr_lo[5]_i_7_n_0 ;
  wire \of3_addr_lo[6]_i_4_n_0 ;
  wire \of3_addr_lo[6]_i_5_n_0 ;
  wire \of3_addr_lo[6]_i_6_n_0 ;
  wire \of3_addr_lo[6]_i_7_n_0 ;
  wire \of3_addr_lo[7]_i_4_n_0 ;
  wire \of3_addr_lo[7]_i_5_n_0 ;
  wire \of3_addr_lo[7]_i_6_n_0 ;
  wire \of3_addr_lo[7]_i_7_n_0 ;
  wire \of3_addr_lo[8]_i_4_n_0 ;
  wire \of3_addr_lo[8]_i_5_n_0 ;
  wire \of3_addr_lo[8]_i_6_n_0 ;
  wire \of3_addr_lo[8]_i_7_n_0 ;
  wire \of3_addr_lo[9]_i_4_n_0 ;
  wire \of3_addr_lo[9]_i_5_n_0 ;
  wire \of3_addr_lo[9]_i_6_n_0 ;
  wire \of3_addr_lo[9]_i_7_n_0 ;
  wire \of3_addr_lo_reg[0]_i_2_n_0 ;
  wire \of3_addr_lo_reg[0]_i_3_n_0 ;
  wire \of3_addr_lo_reg[10]_i_2_n_0 ;
  wire \of3_addr_lo_reg[10]_i_3_n_0 ;
  wire \of3_addr_lo_reg[11]_i_2_n_0 ;
  wire \of3_addr_lo_reg[11]_i_3_n_0 ;
  wire \of3_addr_lo_reg[12]_i_2_n_0 ;
  wire \of3_addr_lo_reg[12]_i_3_n_0 ;
  wire \of3_addr_lo_reg[13]_i_2_n_0 ;
  wire \of3_addr_lo_reg[13]_i_3_n_0 ;
  wire \of3_addr_lo_reg[14]_i_2_n_0 ;
  wire \of3_addr_lo_reg[14]_i_3_n_0 ;
  wire \of3_addr_lo_reg[15]_i_3_n_0 ;
  wire \of3_addr_lo_reg[15]_i_4_n_0 ;
  wire \of3_addr_lo_reg[1]_i_2_n_0 ;
  wire \of3_addr_lo_reg[1]_i_3_n_0 ;
  wire \of3_addr_lo_reg[2]_i_2_n_0 ;
  wire \of3_addr_lo_reg[2]_i_3_n_0 ;
  wire \of3_addr_lo_reg[5]_i_2_n_0 ;
  wire \of3_addr_lo_reg[5]_i_3_n_0 ;
  wire \of3_addr_lo_reg[6]_i_2_n_0 ;
  wire \of3_addr_lo_reg[6]_i_3_n_0 ;
  wire \of3_addr_lo_reg[7]_i_2_n_0 ;
  wire \of3_addr_lo_reg[7]_i_3_n_0 ;
  wire \of3_addr_lo_reg[8]_i_2_n_0 ;
  wire \of3_addr_lo_reg[8]_i_3_n_0 ;
  wire \of3_addr_lo_reg[9]_i_2_n_0 ;
  wire \of3_addr_lo_reg[9]_i_3_n_0 ;
  wire \ogfx_backend_frame_fifo_inst/rd_ptr[0]_i_1_n_0 ;
  wire \ogfx_backend_frame_fifo_inst/rd_ptr[1]_i_1_n_0 ;
  wire \ogfx_backend_frame_fifo_inst/wr_ptr[0]_i_1_n_0 ;
  wire \ogfx_backend_frame_fifo_inst/wr_ptr[1]_i_1_n_0 ;
  wire [15:0]\ogfx_backend_inst/fifo_mem_reg[0] ;
  wire [15:0]\ogfx_backend_inst/fifo_mem_reg[1] ;
  wire [15:0]\ogfx_backend_inst/fifo_mem_reg[2] ;
  wire [15:0]\ogfx_backend_inst/fifo_mem_reg[3] ;
  wire [15:0]\ogfx_backend_inst/fifo_mem_reg[4] ;
  wire [7:0]\ogfx_backend_inst/frame_data ;
  wire [15:8]\ogfx_backend_inst/frame_data_o ;
  wire [19:0]\ogfx_backend_inst/next_base_addr ;
  wire [1:0]\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter ;
  wire [1:0]\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter_nxt ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_data_ready ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_data_request ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_data_request_nxt ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/frame_data_init ;
  wire [20:0]\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr2 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr__43_carry__0_n_0 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr__43_carry__1_n_0 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr__43_carry__2_n_0 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr__43_carry__3_n_0 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr__43_carry_n_0 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__0_n_0 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__0_n_4 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__0_n_5 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__0_n_6 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__0_n_7 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__1_n_0 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__1_n_4 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__1_n_5 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__1_n_6 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__1_n_7 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__2_n_0 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__2_n_4 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__2_n_5 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__2_n_6 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__2_n_7 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__3_n_0 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__3_n_4 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__3_n_5 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__3_n_6 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__3_n_7 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__4_n_7 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry_n_0 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry_n_4 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry_n_5 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry_n_6 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry_n_7 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/p_6_in ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/p_9_in ;
  wire [1:0]\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/update_line_addr ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update_nxt ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update_nxt_carry_n_0 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_data_mux_ready ;
  wire [3:0]\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_data_sel_nxt ;
  wire [15:0]\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_line_done0 ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[0] ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[10] ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[11] ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[12] ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[13] ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[14] ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[15] ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[16] ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[17] ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[18] ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[19] ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[1] ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[20] ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[2] ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[3] ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[4] ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[5] ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[6] ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[7] ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[8] ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[9] ;
  wire \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ;
  wire [1:0]\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/wr_ptr ;
  wire [2:0]\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter ;
  wire [2:0]\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter_nxt ;
  wire [15:0]\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][0] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][10] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][11] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][12] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][13] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][14] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][15] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][1] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][2] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][3] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][4] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][5] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][6] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][7] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][8] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][9] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][0] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][10] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][11] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][12] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][13] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][14] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][15] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][1] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][2] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][3] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][4] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][5] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][6] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][7] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][8] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][9] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][0] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][10] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][11] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][12] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][13] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][14] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][15] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][1] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][2] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][3] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][4] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][5] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][6] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][7] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][8] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][9] ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_ram_dout_ready ;
  wire [1:0]\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state ;
  wire [1:0]\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state_nxt ;
  wire [8:8]\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/p_1_in ;
  wire \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/p_63_in ;
  wire [2:0]\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr ;
  wire [2:0]\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/wr_ptr ;
  wire [8:0]\ogfx_backend_inst/vid_ram_column_count ;
  wire [3:0]\ogfx_backend_inst/vid_ram_data_sel ;
  wire [15:0]\ogfx_backend_inst/vid_ram_dout_buf ;
  wire [15:0]\ogfx_backend_inst/vid_ram_dout_mux ;
  wire \ogfx_backend_inst/vid_ram_dout_ready ;
  wire [20:0]\ogfx_backend_inst/vid_ram_line_addr ;
  wire [20:0]\ogfx_backend_inst/vid_ram_pixel_addr_nxt ;
  wire \ogfx_backend_lut_fifo_inst/rd_ptr[0]_i_1_n_0 ;
  wire \ogfx_backend_lut_fifo_inst/rd_ptr[1]_i_1_n_0 ;
  wire \ogfx_backend_lut_fifo_inst/rd_ptr[2]_i_1_n_0 ;
  wire \ogfx_backend_lut_fifo_inst/wr_ptr[0]_i_1_n_0 ;
  wire \ogfx_backend_lut_fifo_inst/wr_ptr[1]_i_1_n_0 ;
  wire \ogfx_backend_lut_fifo_inst/wr_ptr[2]_i_1_n_0 ;
  wire \ogfx_gpu_inst/cfg_dst_cl_swp ;
  wire \ogfx_gpu_inst/cfg_dst_x_swp ;
  wire \ogfx_gpu_inst/cfg_dst_y_swp ;
  wire [15:0]\ogfx_gpu_inst/cfg_fill_color ;
  wire [3:0]\ogfx_gpu_inst/cfg_pix_op_sel ;
  wire [8:0]\ogfx_gpu_inst/cfg_rec_height ;
  wire [8:0]\ogfx_gpu_inst/cfg_rec_width ;
  wire \ogfx_gpu_inst/cfg_src_cl_swp ;
  wire \ogfx_gpu_inst/cfg_src_x_swp ;
  wire \ogfx_gpu_inst/cfg_src_y_swp ;
  wire [15:0]\ogfx_gpu_inst/cfg_transparent_color ;
  wire [1:0]\ogfx_gpu_inst/dst_offset_sel ;
  wire [20:0]\ogfx_gpu_inst/dst_px_addr ;
  wire \ogfx_gpu_inst/exec_copy ;
  wire \ogfx_gpu_inst/exec_copy_trans ;
  wire \ogfx_gpu_inst/exec_fill ;
  wire [20:0]\ogfx_gpu_inst/of0_addr ;
  wire [20:0]\ogfx_gpu_inst/of1_addr ;
  wire [20:0]\ogfx_gpu_inst/of2_addr ;
  wire [20:0]\ogfx_gpu_inst/of3_addr ;
  wire [20:0]\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary ;
  wire [2:0]\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state ;
  wire [15:0]\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready_nxt ;
  wire [8:0]\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg ;
  wire [20:0]\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__0_n_0 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__0_n_4 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__0_n_5 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__0_n_6 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__0_n_7 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__1_n_0 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__1_n_4 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__1_n_5 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__1_n_6 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__1_n_7 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__2_n_0 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__2_n_4 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__2_n_5 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__2_n_6 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__2_n_7 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__3_n_0 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__3_n_4 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__3_n_5 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__3_n_6 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__3_n_7 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__4_n_7 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry_n_0 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry_n_4 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry_n_5 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry_n_6 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry_n_7 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__61_carry__0_n_0 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__61_carry__1_n_0 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__61_carry__2_n_0 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__61_carry__3_n_0 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__61_carry_n_0 ;
  wire [18:0]\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_base_addr ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_0_in ;
  wire [8:0]\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_1_in__0 ;
  wire [8:0]\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count ;
  wire [20:0]\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_done0 ;
  wire [20:0]\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__0_n_0 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__0_n_4 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__0_n_5 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__0_n_6 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__0_n_7 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__1_n_0 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__1_n_4 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__1_n_5 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__1_n_6 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__1_n_7 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__2_n_0 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__2_n_4 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__2_n_5 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__2_n_6 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__2_n_7 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__3_n_0 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__3_n_4 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__3_n_5 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__3_n_6 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__3_n_7 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__4_n_7 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry_n_0 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry_n_4 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry_n_5 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry_n_6 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry_n_7 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__61_carry__0_n_0 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__61_carry__1_n_0 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__61_carry__2_n_0 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__61_carry__3_n_0 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__61_carry_n_0 ;
  wire [18:0]\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_base_addr ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_0_in ;
  wire [8:0]\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_1_in__0 ;
  wire [8:0]\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count ;
  wire [20:0]\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_done0 ;
  wire [16:0]\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in ;
  wire [8:0]\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in__0 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/pixel_is_transparent_nxt0 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/pixel_is_transparent_nxt0_carry_n_0 ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/pixel_is_transparent_reg_reg_n_0 ;
  wire [15:15]\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_align ;
  wire [15:0]\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_ready ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_ready_nxt ;
  wire [20:0]\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr ;
  wire [15:0]\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask ;
  wire [15:0]\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg_n_0_[0] ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg_n_0_[1] ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg_n_0_[2] ;
  wire \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg_n_0_[3] ;
  wire [15:0]\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask ;
  wire [15:0]\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_nxt ;
  wire [8:0]\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[10] ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[3] ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[5] ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[7] ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[9] ;
  wire [20:0]\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align_carry__0_n_0 ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align_carry__1_n_0 ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align_carry__2_n_0 ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align_carry__3_n_0 ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align_carry_n_0 ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_hi_wr ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_wr ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/exec_all_cfg_wr ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_wr ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_hi_wr ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_wr ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_hi_wr ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_wr ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_hi_wr ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_wr ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_hi_wr ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_wr ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in13_in ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in14_in ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in3_in ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in5_in ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in7_in ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/rec_width_wr ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[0] ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[1] ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[2] ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[3] ;
  wire [20:0]\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align_carry__0_n_0 ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align_carry__1_n_0 ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align_carry__2_n_0 ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align_carry__3_n_0 ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align_carry_n_0 ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_hi_wr ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_wr ;
  wire \ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_wr ;
  wire [8:0]\ogfx_gpu_inst/p_0_in ;
  wire [0:0]\ogfx_gpu_inst/rec_w_h_nxt ;
  wire [1:0]\ogfx_gpu_inst/src_offset_sel ;
  wire [20:0]\ogfx_gpu_inst/src_px_addr ;
  wire \ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[10] ;
  wire \ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[13] ;
  wire \ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[15] ;
  wire \ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[18] ;
  wire \ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[8] ;
  wire \ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[9] ;
  wire \ogfx_if_lt24_inst/lt24_d_en_o_reg_lopt_replica_1 ;
  wire [15:0]\ogfx_if_lt24_inst/lt24_d_nxt ;
  wire \ogfx_if_lt24_inst/lt24_pixel_cnt ;
  wire [17:1]\ogfx_if_lt24_inst/lt24_pixel_cnt0 ;
  wire \ogfx_if_lt24_inst/lt24_pixel_cnt_done ;
  wire \ogfx_if_lt24_inst/lt24_pixel_cnt_init ;
  wire \ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[0] ;
  wire \ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[10] ;
  wire \ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[11] ;
  wire \ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[12] ;
  wire \ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[13] ;
  wire \ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[14] ;
  wire \ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[15] ;
  wire \ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[16] ;
  wire \ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[17] ;
  wire \ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[1] ;
  wire \ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[2] ;
  wire \ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[3] ;
  wire \ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[4] ;
  wire \ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[5] ;
  wire \ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[6] ;
  wire \ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[7] ;
  wire \ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[8] ;
  wire \ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[9] ;
  wire [4:0]\ogfx_if_lt24_inst/lt24_state_nxt ;
  wire \ogfx_if_lt24_inst/lt24_state_nxt2 ;
  wire [3:0]\ogfx_if_lt24_inst/lt24_timer ;
  wire \ogfx_if_lt24_inst/lt24_timer_done ;
  wire \ogfx_if_lt24_inst/lt24_timer_init ;
  wire [11:0]\ogfx_if_lt24_inst/p_0_in ;
  wire \ogfx_if_lt24_inst/p_0_in10_in ;
  wire \ogfx_if_lt24_inst/p_0_in13_in ;
  wire \ogfx_if_lt24_inst/p_0_in15_in ;
  wire \ogfx_if_lt24_inst/p_0_in18_in ;
  wire \ogfx_if_lt24_inst/p_10_in ;
  wire \ogfx_if_lt24_inst/p_1_in ;
  wire \ogfx_if_lt24_inst/p_1_in14_in ;
  wire \ogfx_if_lt24_inst/p_1_in16_in ;
  wire \ogfx_if_lt24_inst/p_1_in24_in ;
  wire \ogfx_if_lt24_inst/p_1_in2_in ;
  wire \ogfx_if_lt24_inst/p_1_in4_in ;
  wire \ogfx_if_lt24_inst/p_2_in11_in ;
  wire \ogfx_if_lt24_inst/p_2_in19_in ;
  wire \ogfx_if_lt24_inst/p_3_in20_in ;
  wire \ogfx_if_lt24_inst/p_5_in22_in ;
  wire \ogfx_if_lt24_inst/p_7_in ;
  wire \ogfx_if_lt24_inst/refresh_data_request_reg ;
  wire [23:1]\ogfx_if_lt24_inst/refresh_timer0 ;
  wire \ogfx_if_lt24_inst/refresh_timer_done ;
  wire \ogfx_if_lt24_inst/refresh_timer_reg_n_0_[0] ;
  wire \ogfx_if_lt24_inst/refresh_timer_reg_n_0_[10] ;
  wire \ogfx_if_lt24_inst/refresh_timer_reg_n_0_[11] ;
  wire \ogfx_if_lt24_inst/refresh_timer_reg_n_0_[1] ;
  wire \ogfx_if_lt24_inst/refresh_timer_reg_n_0_[2] ;
  wire \ogfx_if_lt24_inst/refresh_timer_reg_n_0_[3] ;
  wire \ogfx_if_lt24_inst/refresh_timer_reg_n_0_[4] ;
  wire \ogfx_if_lt24_inst/refresh_timer_reg_n_0_[5] ;
  wire \ogfx_if_lt24_inst/refresh_timer_reg_n_0_[6] ;
  wire \ogfx_if_lt24_inst/refresh_timer_reg_n_0_[7] ;
  wire \ogfx_if_lt24_inst/refresh_timer_reg_n_0_[8] ;
  wire \ogfx_if_lt24_inst/refresh_timer_reg_n_0_[9] ;
  wire \ogfx_if_lt24_inst/refresh_trigger ;
  wire \ogfx_if_lt24_inst/refresh_trigger_clr ;
  wire \ogfx_if_lt24_inst/refresh_trigger_set ;
  wire [9:0]\ogfx_if_lt24_inst/status_gts ;
  wire \ogfx_if_lt24_inst/status_gts_lsb_wr ;
  wire \ogfx_if_lt24_inst/status_gts_match ;
  wire \ogfx_if_lt24_inst/status_gts_msb_wr ;
  wire \ogfx_ram_arbiter_inst/gpu_is_last_owner ;
  wire \ogfx_ram_arbiter_inst/sw_lram_access_granted ;
  wire [16:0]\ogfx_ram_arbiter_inst/vid_ram_addr_o1 ;
  wire \ogfx_reg_inst/display_cfg_wr ;
  wire \ogfx_reg_inst/display_height_wr ;
  wire [15:0]\ogfx_reg_inst/display_refr_cnt ;
  wire [15:1]\ogfx_reg_inst/display_refr_cnt0 ;
  wire \ogfx_reg_inst/display_refr_cnt_dec0 ;
  wire \ogfx_reg_inst/display_refr_cnt_wr ;
  wire \ogfx_reg_inst/display_size_hi_wr ;
  wire \ogfx_reg_inst/display_size_lo_wr ;
  wire [0:0]\ogfx_reg_inst/display_w_h_nxt ;
  wire \ogfx_reg_inst/display_w_h_nxt1 ;
  wire \ogfx_reg_inst/display_width_wr ;
  wire \ogfx_reg_inst/fifo_push_i0 ;
  wire [20:0]\ogfx_reg_inst/frame0_ptr ;
  wire \ogfx_reg_inst/frame0_ptr_hi_wr ;
  wire \ogfx_reg_inst/frame0_ptr_lo_wr ;
  wire [20:0]\ogfx_reg_inst/frame1_ptr ;
  wire \ogfx_reg_inst/frame1_ptr_hi_wr ;
  wire \ogfx_reg_inst/frame1_ptr_lo_wr ;
  wire [12:0]\ogfx_reg_inst/frame_select ;
  wire \ogfx_reg_inst/frame_select_wr ;
  wire \ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ;
  wire \ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ;
  wire \ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ;
  wire \ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ;
  wire \ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ;
  wire \ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ;
  wire \ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ;
  wire \ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ;
  wire \ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ;
  wire \ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ;
  wire \ogfx_reg_inst/gfx_ctrl_reg_n_0_[0] ;
  wire \ogfx_reg_inst/gfx_ctrl_reg_n_0_[11] ;
  wire \ogfx_reg_inst/gfx_ctrl_reg_n_0_[13] ;
  wire \ogfx_reg_inst/gfx_ctrl_reg_n_0_[14] ;
  wire \ogfx_reg_inst/gfx_ctrl_reg_n_0_[15] ;
  wire \ogfx_reg_inst/gfx_ctrl_reg_n_0_[3] ;
  wire \ogfx_reg_inst/gfx_ctrl_reg_n_0_[4] ;
  wire \ogfx_reg_inst/gfx_ctrl_wr ;
  wire [7:0]\ogfx_reg_inst/gfx_irq ;
  wire \ogfx_reg_inst/gfx_irq_gpu_cmd_done0 ;
  wire \ogfx_reg_inst/gfx_irq_gpu_cmd_done_en ;
  wire \ogfx_reg_inst/gfx_irq_gpu_cmd_error0 ;
  wire \ogfx_reg_inst/gfx_irq_gpu_cmd_error_en ;
  wire \ogfx_reg_inst/gfx_irq_gpu_fifo_done0 ;
  wire \ogfx_reg_inst/gfx_irq_gpu_fifo_ovfl0 ;
  wire \ogfx_reg_inst/gfx_irq_gpu_fifo_ovfl_en ;
  wire \ogfx_reg_inst/gfx_irq_refr_cnt_done ;
  wire \ogfx_reg_inst/gfx_irq_refr_cnt_done0 ;
  wire \ogfx_reg_inst/gfx_irq_refr_cnt_done_en ;
  wire \ogfx_reg_inst/gfx_irq_refr_done0 ;
  wire \ogfx_reg_inst/gfx_irq_refr_start0 ;
  wire \ogfx_reg_inst/gfx_irq_refr_start_en ;
  wire \ogfx_reg_inst/gfx_mode_4_bpp ;
  wire [0:0]\ogfx_reg_inst/gfx_status_read ;
  wire [3:0]\ogfx_reg_inst/gpu_stat_fifo_cnt ;
  wire \ogfx_reg_inst/gpu_stat_fifo_empty ;
  wire \ogfx_reg_inst/gpu_stat_fifo_full ;
  wire [9:9]\ogfx_reg_inst/gpu_stat_read ;
  wire [15:1]\ogfx_reg_inst/lt24_cfg ;
  wire \ogfx_reg_inst/lt24_cfg_wr ;
  wire [15:9]\ogfx_reg_inst/lt24_cmd ;
  wire \ogfx_reg_inst/lt24_cmd_param_wr ;
  wire \ogfx_reg_inst/lt24_cmd_wr ;
  wire \ogfx_reg_inst/lt24_refresh_sync_wr ;
  wire \ogfx_reg_inst/lt24_refresh_wr ;
  wire [4:2]\ogfx_reg_inst/lt24_status_read ;
  wire [1:1]\ogfx_reg_inst/lut_cfg_rd ;
  wire \ogfx_reg_inst/lut_cfg_wr ;
  wire \ogfx_reg_inst/lut_ram_addr_wr ;
  wire \ogfx_reg_inst/lut_ram_addr_wr_dly ;
  wire [15:0]\ogfx_reg_inst/lut_ram_data ;
  wire \ogfx_reg_inst/lut_ram_data_rd ;
  wire \ogfx_reg_inst/lut_ram_data_rd_dly ;
  wire \ogfx_reg_inst/lut_ram_dout_rdy ;
  wire [3:0]\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_cnt_nxt ;
  wire \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem ;
  wire [15:0]\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0] ;
  wire [15:0]\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10] ;
  wire [15:0]\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11] ;
  wire [15:0]\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12] ;
  wire [15:0]\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13] ;
  wire [15:0]\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14] ;
  wire [15:0]\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15] ;
  wire [15:0]\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1] ;
  wire [15:0]\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2] ;
  wire [15:0]\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3] ;
  wire [15:0]\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4] ;
  wire [15:0]\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5] ;
  wire [15:0]\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6] ;
  wire [15:0]\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7] ;
  wire [15:0]\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8] ;
  wire [15:0]\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9] ;
  wire \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_1_in ;
  wire \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_2_in ;
  wire [3:0]\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr ;
  wire [3:0]\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr ;
  wire [20:0]\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr ;
  wire [18:5]\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr ;
  wire [4:1]\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr__0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr1__4 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_4 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_5 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_6 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_7 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_4 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_5 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_6 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_7 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_4 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_5 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_6 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_7 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_4 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_5 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_6 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_7 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__4_n_7 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_4 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_5 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_6 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_7 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__0_n_0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__1_n_0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__2_n_0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__3_n_0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry_n_0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ;
  wire [8:1]\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/p_1_in ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/plus_one_val1 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done0_carry_n_0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done__0 ;
  wire [3:0]\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_0_in__0 ;
  wire [1:1]\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_0_out ;
  wire [15:0]\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_7_in ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode1__0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode2__0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode3__0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode40_out ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode4__0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ;
  wire [19:16]\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_inc ;
  wire [20:20]\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_mux__41 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0_n_0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0_n_4 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0_n_5 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0_n_6 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0_n_7 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1_n_0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1_n_4 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1_n_5 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1_n_6 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1_n_7 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__2_n_0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__2_n_4 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__2_n_5 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__2_n_6 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__2_n_7 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__3_n_0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__3_n_4 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__3_n_5 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__3_n_6 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__3_n_7 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__4_n_7 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_4 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_5 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_6 ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_7 ;
  wire [1:1]\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ;
  wire [8:0]\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count ;
  wire [8:0]\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count0 ;
  wire [15:0]\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data ;
  wire [15:0]\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask ;
  wire [9:9]\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mux ;
  wire \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_rd_dly ;
  wire [20:0]\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr ;
  wire [20:0]\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr ;
  wire [18:5]\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr ;
  wire [4:1]\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr__0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr1__4 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_4 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_5 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_6 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_7 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_4 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_5 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_6 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_7 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_4 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_5 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_6 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_7 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_4 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_5 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_6 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_7 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__4_n_7 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_4 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_5 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_6 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_7 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__0_n_0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__1_n_0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__2_n_0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__3_n_0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry_n_0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ;
  wire [8:1]\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/p_1_in ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/plus_one_val1 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done0_carry_n_0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done__0 ;
  wire [3:0]\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_0_in__0 ;
  wire [1:1]\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_0_out ;
  wire [15:0]\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_7_in ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode1__0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode2__0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode3__0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode4__0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ;
  wire [19:16]\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_inc ;
  wire [20:20]\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_mux__41 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0_n_0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0_n_4 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0_n_5 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0_n_6 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0_n_7 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1_n_0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1_n_4 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1_n_5 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1_n_6 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1_n_7 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__2_n_0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__2_n_4 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__2_n_5 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__2_n_6 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__2_n_7 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__3_n_0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__3_n_4 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__3_n_5 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__3_n_6 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__3_n_7 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__4_n_7 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_0 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_4 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_5 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_6 ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_7 ;
  wire [1:1]\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ;
  wire [8:0]\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count ;
  wire [8:0]\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count0 ;
  wire [15:0]\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data ;
  wire [15:0]\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask ;
  wire [9:9]\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mux ;
  wire \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_rd_dly ;
  wire [20:0]\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr ;
  wire \ogfx_reg_inst/p_0_in0_in ;
  wire [15:0]\ogfx_reg_inst/p_1_in ;
  wire \ogfx_reg_inst/p_8_in ;
  wire [15:1]\ogfx_reg_inst/per_din_mask_mode ;
  wire [15:15]\ogfx_reg_inst/per_din_mask_mode316_out ;
  wire [15:15]\ogfx_reg_inst/per_din_mask_mode316_out__0 ;
  wire [15:1]\ogfx_reg_inst/per_din_mask_mode__0 ;
  wire [104:16]\ogfx_reg_inst/reg_dec ;
  wire \ogfx_reg_inst/reg_read ;
  wire \ogfx_reg_inst/vid_ram0_access ;
  wire [4:0]\ogfx_reg_inst/vid_ram0_addr_hi ;
  wire [15:0]\ogfx_reg_inst/vid_ram0_addr_lo ;
  wire [19:0]\ogfx_reg_inst/vid_ram0_base_addr ;
  wire \ogfx_reg_inst/vid_ram0_ce ;
  wire [6:0]\ogfx_reg_inst/vid_ram0_cfg ;
  wire [8:4]\ogfx_reg_inst/vid_ram0_data ;
  wire [3:3]\ogfx_reg_inst/vid_ram0_data_read ;
  wire \ogfx_reg_inst/vid_ram0_we ;
  wire [8:0]\ogfx_reg_inst/vid_ram0_width ;
  wire \ogfx_reg_inst/vid_ram1_access ;
  wire [4:0]\ogfx_reg_inst/vid_ram1_addr_hi ;
  wire [15:0]\ogfx_reg_inst/vid_ram1_addr_lo ;
  wire [19:0]\ogfx_reg_inst/vid_ram1_base_addr ;
  wire \ogfx_reg_inst/vid_ram1_ce ;
  wire [6:0]\ogfx_reg_inst/vid_ram1_cfg ;
  wire [8:0]\ogfx_reg_inst/vid_ram1_data ;
  wire [15:4]\ogfx_reg_inst/vid_ram1_data_read ;
  wire \ogfx_reg_inst/vid_ram1_we ;
  wire [8:0]\ogfx_reg_inst/vid_ram1_width ;
  wire \ogfx_reg_inst/vid_ram_access ;
  wire [16:0]\ogfx_reg_inst/vid_ram_addr_align ;
  wire [12:0]\ogfx_reg_inst/vid_ram_addr_align0 ;
  wire [16:0]\ogfx_reg_inst/vid_ram_addr_align1 ;
  wire [16:0]\ogfx_reg_inst/vid_ram_addr_align2 ;
  wire [16:0]\ogfx_reg_inst/vid_ram_addr_align3 ;
  wire [16:13]\ogfx_reg_inst/vid_ram_addr_align37_out ;
  wire [1:0]\ogfx_reg_inst/vid_ram_data_o2 ;
  wire [1:0]\ogfx_reg_inst/vid_ram_data_o2__0 ;
  wire [1:0]\ogfx_reg_inst/vid_ram_data_o3 ;
  wire [1:0]\ogfx_reg_inst/vid_ram_data_o3__0 ;
  wire \ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[3]_i_3_n_0 ;
  wire \ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[3]_i_4_n_0 ;
  wire \ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[3]_i_5_n_0 ;
  wire \ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[3]_i_6_n_0 ;
  wire \ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[7]_i_3_n_0 ;
  wire \ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[3]_i_3_n_0 ;
  wire \ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[3]_i_4_n_0 ;
  wire \ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[3]_i_5_n_0 ;
  wire \ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[3]_i_6_n_0 ;
  wire \ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[7]_i_3_n_0 ;
  wire [13:0]per_addr_i;
  wire [13:0]per_addr_i_IBUF;
  wire [15:0]per_din_i;
  wire [15:0]per_din_i_IBUF;
  wire [15:0]per_dout_o;
  wire [15:0]per_dout_o_OBUF;
  wire \per_dout_o_OBUF[0]_inst_i_10_n_0 ;
  wire \per_dout_o_OBUF[0]_inst_i_11_n_0 ;
  wire \per_dout_o_OBUF[0]_inst_i_12_n_0 ;
  wire \per_dout_o_OBUF[0]_inst_i_13_n_0 ;
  wire \per_dout_o_OBUF[0]_inst_i_14_n_0 ;
  wire \per_dout_o_OBUF[0]_inst_i_15_n_0 ;
  wire \per_dout_o_OBUF[0]_inst_i_17_n_0 ;
  wire \per_dout_o_OBUF[0]_inst_i_18_n_0 ;
  wire \per_dout_o_OBUF[0]_inst_i_19_n_0 ;
  wire \per_dout_o_OBUF[0]_inst_i_20_n_0 ;
  wire \per_dout_o_OBUF[0]_inst_i_21_n_0 ;
  wire \per_dout_o_OBUF[0]_inst_i_22_n_0 ;
  wire \per_dout_o_OBUF[0]_inst_i_23_n_0 ;
  wire \per_dout_o_OBUF[0]_inst_i_27_n_0 ;
  wire \per_dout_o_OBUF[0]_inst_i_2_n_0 ;
  wire \per_dout_o_OBUF[0]_inst_i_30_n_0 ;
  wire \per_dout_o_OBUF[0]_inst_i_31_n_0 ;
  wire \per_dout_o_OBUF[0]_inst_i_33_n_0 ;
  wire \per_dout_o_OBUF[0]_inst_i_35_n_0 ;
  wire \per_dout_o_OBUF[0]_inst_i_36_n_0 ;
  wire \per_dout_o_OBUF[0]_inst_i_38_n_0 ;
  wire \per_dout_o_OBUF[0]_inst_i_3_n_0 ;
  wire \per_dout_o_OBUF[0]_inst_i_42_n_0 ;
  wire \per_dout_o_OBUF[0]_inst_i_43_n_0 ;
  wire \per_dout_o_OBUF[0]_inst_i_44_n_0 ;
  wire \per_dout_o_OBUF[0]_inst_i_4_n_0 ;
  wire \per_dout_o_OBUF[0]_inst_i_5_n_0 ;
  wire \per_dout_o_OBUF[0]_inst_i_6_n_0 ;
  wire \per_dout_o_OBUF[0]_inst_i_7_n_0 ;
  wire \per_dout_o_OBUF[0]_inst_i_9_n_0 ;
  wire \per_dout_o_OBUF[10]_inst_i_10_n_0 ;
  wire \per_dout_o_OBUF[10]_inst_i_2_n_0 ;
  wire \per_dout_o_OBUF[10]_inst_i_3_n_0 ;
  wire \per_dout_o_OBUF[10]_inst_i_4_n_0 ;
  wire \per_dout_o_OBUF[10]_inst_i_5_n_0 ;
  wire \per_dout_o_OBUF[10]_inst_i_7_n_0 ;
  wire \per_dout_o_OBUF[10]_inst_i_8_n_0 ;
  wire \per_dout_o_OBUF[11]_inst_i_10_n_0 ;
  wire \per_dout_o_OBUF[11]_inst_i_2_n_0 ;
  wire \per_dout_o_OBUF[11]_inst_i_3_n_0 ;
  wire \per_dout_o_OBUF[11]_inst_i_4_n_0 ;
  wire \per_dout_o_OBUF[11]_inst_i_5_n_0 ;
  wire \per_dout_o_OBUF[11]_inst_i_7_n_0 ;
  wire \per_dout_o_OBUF[11]_inst_i_8_n_0 ;
  wire \per_dout_o_OBUF[12]_inst_i_10_n_0 ;
  wire \per_dout_o_OBUF[12]_inst_i_11_n_0 ;
  wire \per_dout_o_OBUF[12]_inst_i_13_n_0 ;
  wire \per_dout_o_OBUF[12]_inst_i_14_n_0 ;
  wire \per_dout_o_OBUF[12]_inst_i_15_n_0 ;
  wire \per_dout_o_OBUF[12]_inst_i_2_n_0 ;
  wire \per_dout_o_OBUF[12]_inst_i_3_n_0 ;
  wire \per_dout_o_OBUF[12]_inst_i_4_n_0 ;
  wire \per_dout_o_OBUF[12]_inst_i_5_n_0 ;
  wire \per_dout_o_OBUF[12]_inst_i_6_n_0 ;
  wire \per_dout_o_OBUF[12]_inst_i_8_n_0 ;
  wire \per_dout_o_OBUF[12]_inst_i_9_n_0 ;
  wire \per_dout_o_OBUF[13]_inst_i_10_n_0 ;
  wire \per_dout_o_OBUF[13]_inst_i_2_n_0 ;
  wire \per_dout_o_OBUF[13]_inst_i_3_n_0 ;
  wire \per_dout_o_OBUF[13]_inst_i_4_n_0 ;
  wire \per_dout_o_OBUF[13]_inst_i_5_n_0 ;
  wire \per_dout_o_OBUF[13]_inst_i_7_n_0 ;
  wire \per_dout_o_OBUF[13]_inst_i_8_n_0 ;
  wire \per_dout_o_OBUF[14]_inst_i_10_n_0 ;
  wire \per_dout_o_OBUF[14]_inst_i_11_n_0 ;
  wire \per_dout_o_OBUF[14]_inst_i_13_n_0 ;
  wire \per_dout_o_OBUF[14]_inst_i_2_n_0 ;
  wire \per_dout_o_OBUF[14]_inst_i_3_n_0 ;
  wire \per_dout_o_OBUF[14]_inst_i_4_n_0 ;
  wire \per_dout_o_OBUF[14]_inst_i_5_n_0 ;
  wire \per_dout_o_OBUF[14]_inst_i_6_n_0 ;
  wire \per_dout_o_OBUF[14]_inst_i_7_n_0 ;
  wire \per_dout_o_OBUF[14]_inst_i_9_n_0 ;
  wire \per_dout_o_OBUF[15]_inst_i_10_n_0 ;
  wire \per_dout_o_OBUF[15]_inst_i_12_n_0 ;
  wire \per_dout_o_OBUF[15]_inst_i_13_n_0 ;
  wire \per_dout_o_OBUF[15]_inst_i_14_n_0 ;
  wire \per_dout_o_OBUF[15]_inst_i_15_n_0 ;
  wire \per_dout_o_OBUF[15]_inst_i_16_n_0 ;
  wire \per_dout_o_OBUF[15]_inst_i_2_n_0 ;
  wire \per_dout_o_OBUF[15]_inst_i_3_n_0 ;
  wire \per_dout_o_OBUF[15]_inst_i_4_n_0 ;
  wire \per_dout_o_OBUF[15]_inst_i_5_n_0 ;
  wire \per_dout_o_OBUF[15]_inst_i_6_n_0 ;
  wire \per_dout_o_OBUF[15]_inst_i_8_n_0 ;
  wire \per_dout_o_OBUF[15]_inst_i_9_n_0 ;
  wire \per_dout_o_OBUF[1]_inst_i_10_n_0 ;
  wire \per_dout_o_OBUF[1]_inst_i_11_n_0 ;
  wire \per_dout_o_OBUF[1]_inst_i_12_n_0 ;
  wire \per_dout_o_OBUF[1]_inst_i_13_n_0 ;
  wire \per_dout_o_OBUF[1]_inst_i_14_n_0 ;
  wire \per_dout_o_OBUF[1]_inst_i_15_n_0 ;
  wire \per_dout_o_OBUF[1]_inst_i_16_n_0 ;
  wire \per_dout_o_OBUF[1]_inst_i_17_n_0 ;
  wire \per_dout_o_OBUF[1]_inst_i_18_n_0 ;
  wire \per_dout_o_OBUF[1]_inst_i_19_n_0 ;
  wire \per_dout_o_OBUF[1]_inst_i_20_n_0 ;
  wire \per_dout_o_OBUF[1]_inst_i_23_n_0 ;
  wire \per_dout_o_OBUF[1]_inst_i_28_n_0 ;
  wire \per_dout_o_OBUF[1]_inst_i_2_n_0 ;
  wire \per_dout_o_OBUF[1]_inst_i_31_n_0 ;
  wire \per_dout_o_OBUF[1]_inst_i_3_n_0 ;
  wire \per_dout_o_OBUF[1]_inst_i_4_n_0 ;
  wire \per_dout_o_OBUF[1]_inst_i_5_n_0 ;
  wire \per_dout_o_OBUF[1]_inst_i_6_n_0 ;
  wire \per_dout_o_OBUF[1]_inst_i_7_n_0 ;
  wire \per_dout_o_OBUF[1]_inst_i_8_n_0 ;
  wire \per_dout_o_OBUF[1]_inst_i_9_n_0 ;
  wire \per_dout_o_OBUF[2]_inst_i_10_n_0 ;
  wire \per_dout_o_OBUF[2]_inst_i_11_n_0 ;
  wire \per_dout_o_OBUF[2]_inst_i_12_n_0 ;
  wire \per_dout_o_OBUF[2]_inst_i_13_n_0 ;
  wire \per_dout_o_OBUF[2]_inst_i_14_n_0 ;
  wire \per_dout_o_OBUF[2]_inst_i_15_n_0 ;
  wire \per_dout_o_OBUF[2]_inst_i_16_n_0 ;
  wire \per_dout_o_OBUF[2]_inst_i_17_n_0 ;
  wire \per_dout_o_OBUF[2]_inst_i_18_n_0 ;
  wire \per_dout_o_OBUF[2]_inst_i_21_n_0 ;
  wire \per_dout_o_OBUF[2]_inst_i_23_n_0 ;
  wire \per_dout_o_OBUF[2]_inst_i_2_n_0 ;
  wire \per_dout_o_OBUF[2]_inst_i_3_n_0 ;
  wire \per_dout_o_OBUF[2]_inst_i_4_n_0 ;
  wire \per_dout_o_OBUF[2]_inst_i_5_n_0 ;
  wire \per_dout_o_OBUF[2]_inst_i_6_n_0 ;
  wire \per_dout_o_OBUF[2]_inst_i_7_n_0 ;
  wire \per_dout_o_OBUF[2]_inst_i_8_n_0 ;
  wire \per_dout_o_OBUF[2]_inst_i_9_n_0 ;
  wire \per_dout_o_OBUF[3]_inst_i_10_n_0 ;
  wire \per_dout_o_OBUF[3]_inst_i_11_n_0 ;
  wire \per_dout_o_OBUF[3]_inst_i_12_n_0 ;
  wire \per_dout_o_OBUF[3]_inst_i_13_n_0 ;
  wire \per_dout_o_OBUF[3]_inst_i_14_n_0 ;
  wire \per_dout_o_OBUF[3]_inst_i_15_n_0 ;
  wire \per_dout_o_OBUF[3]_inst_i_18_n_0 ;
  wire \per_dout_o_OBUF[3]_inst_i_22_n_0 ;
  wire \per_dout_o_OBUF[3]_inst_i_2_n_0 ;
  wire \per_dout_o_OBUF[3]_inst_i_3_n_0 ;
  wire \per_dout_o_OBUF[3]_inst_i_4_n_0 ;
  wire \per_dout_o_OBUF[3]_inst_i_5_n_0 ;
  wire \per_dout_o_OBUF[3]_inst_i_6_n_0 ;
  wire \per_dout_o_OBUF[3]_inst_i_7_n_0 ;
  wire \per_dout_o_OBUF[3]_inst_i_9_n_0 ;
  wire \per_dout_o_OBUF[4]_inst_i_10_n_0 ;
  wire \per_dout_o_OBUF[4]_inst_i_12_n_0 ;
  wire \per_dout_o_OBUF[4]_inst_i_13_n_0 ;
  wire \per_dout_o_OBUF[4]_inst_i_14_n_0 ;
  wire \per_dout_o_OBUF[4]_inst_i_15_n_0 ;
  wire \per_dout_o_OBUF[4]_inst_i_16_n_0 ;
  wire \per_dout_o_OBUF[4]_inst_i_17_n_0 ;
  wire \per_dout_o_OBUF[4]_inst_i_19_n_0 ;
  wire \per_dout_o_OBUF[4]_inst_i_20_n_0 ;
  wire \per_dout_o_OBUF[4]_inst_i_21_n_0 ;
  wire \per_dout_o_OBUF[4]_inst_i_24_n_0 ;
  wire \per_dout_o_OBUF[4]_inst_i_26_n_0 ;
  wire \per_dout_o_OBUF[4]_inst_i_2_n_0 ;
  wire \per_dout_o_OBUF[4]_inst_i_3_n_0 ;
  wire \per_dout_o_OBUF[4]_inst_i_4_n_0 ;
  wire \per_dout_o_OBUF[4]_inst_i_5_n_0 ;
  wire \per_dout_o_OBUF[4]_inst_i_6_n_0 ;
  wire \per_dout_o_OBUF[4]_inst_i_7_n_0 ;
  wire \per_dout_o_OBUF[4]_inst_i_8_n_0 ;
  wire \per_dout_o_OBUF[4]_inst_i_9_n_0 ;
  wire \per_dout_o_OBUF[5]_inst_i_11_n_0 ;
  wire \per_dout_o_OBUF[5]_inst_i_12_n_0 ;
  wire \per_dout_o_OBUF[5]_inst_i_13_n_0 ;
  wire \per_dout_o_OBUF[5]_inst_i_14_n_0 ;
  wire \per_dout_o_OBUF[5]_inst_i_2_n_0 ;
  wire \per_dout_o_OBUF[5]_inst_i_3_n_0 ;
  wire \per_dout_o_OBUF[5]_inst_i_4_n_0 ;
  wire \per_dout_o_OBUF[5]_inst_i_5_n_0 ;
  wire \per_dout_o_OBUF[5]_inst_i_6_n_0 ;
  wire \per_dout_o_OBUF[5]_inst_i_7_n_0 ;
  wire \per_dout_o_OBUF[5]_inst_i_8_n_0 ;
  wire \per_dout_o_OBUF[5]_inst_i_9_n_0 ;
  wire \per_dout_o_OBUF[6]_inst_i_10_n_0 ;
  wire \per_dout_o_OBUF[6]_inst_i_11_n_0 ;
  wire \per_dout_o_OBUF[6]_inst_i_12_n_0 ;
  wire \per_dout_o_OBUF[6]_inst_i_13_n_0 ;
  wire \per_dout_o_OBUF[6]_inst_i_14_n_0 ;
  wire \per_dout_o_OBUF[6]_inst_i_16_n_0 ;
  wire \per_dout_o_OBUF[6]_inst_i_18_n_0 ;
  wire \per_dout_o_OBUF[6]_inst_i_2_n_0 ;
  wire \per_dout_o_OBUF[6]_inst_i_3_n_0 ;
  wire \per_dout_o_OBUF[6]_inst_i_4_n_0 ;
  wire \per_dout_o_OBUF[6]_inst_i_5_n_0 ;
  wire \per_dout_o_OBUF[6]_inst_i_6_n_0 ;
  wire \per_dout_o_OBUF[6]_inst_i_7_n_0 ;
  wire \per_dout_o_OBUF[6]_inst_i_8_n_0 ;
  wire \per_dout_o_OBUF[6]_inst_i_9_n_0 ;
  wire \per_dout_o_OBUF[7]_inst_i_10_n_0 ;
  wire \per_dout_o_OBUF[7]_inst_i_11_n_0 ;
  wire \per_dout_o_OBUF[7]_inst_i_12_n_0 ;
  wire \per_dout_o_OBUF[7]_inst_i_2_n_0 ;
  wire \per_dout_o_OBUF[7]_inst_i_3_n_0 ;
  wire \per_dout_o_OBUF[7]_inst_i_4_n_0 ;
  wire \per_dout_o_OBUF[7]_inst_i_5_n_0 ;
  wire \per_dout_o_OBUF[7]_inst_i_6_n_0 ;
  wire \per_dout_o_OBUF[7]_inst_i_7_n_0 ;
  wire \per_dout_o_OBUF[7]_inst_i_8_n_0 ;
  wire \per_dout_o_OBUF[7]_inst_i_9_n_0 ;
  wire \per_dout_o_OBUF[8]_inst_i_10_n_0 ;
  wire \per_dout_o_OBUF[8]_inst_i_11_n_0 ;
  wire \per_dout_o_OBUF[8]_inst_i_12_n_0 ;
  wire \per_dout_o_OBUF[8]_inst_i_13_n_0 ;
  wire \per_dout_o_OBUF[8]_inst_i_14_n_0 ;
  wire \per_dout_o_OBUF[8]_inst_i_15_n_0 ;
  wire \per_dout_o_OBUF[8]_inst_i_2_n_0 ;
  wire \per_dout_o_OBUF[8]_inst_i_3_n_0 ;
  wire \per_dout_o_OBUF[8]_inst_i_4_n_0 ;
  wire \per_dout_o_OBUF[8]_inst_i_5_n_0 ;
  wire \per_dout_o_OBUF[8]_inst_i_6_n_0 ;
  wire \per_dout_o_OBUF[8]_inst_i_7_n_0 ;
  wire \per_dout_o_OBUF[8]_inst_i_8_n_0 ;
  wire \per_dout_o_OBUF[8]_inst_i_9_n_0 ;
  wire \per_dout_o_OBUF[9]_inst_i_10_n_0 ;
  wire \per_dout_o_OBUF[9]_inst_i_11_n_0 ;
  wire \per_dout_o_OBUF[9]_inst_i_12_n_0 ;
  wire \per_dout_o_OBUF[9]_inst_i_13_n_0 ;
  wire \per_dout_o_OBUF[9]_inst_i_2_n_0 ;
  wire \per_dout_o_OBUF[9]_inst_i_3_n_0 ;
  wire \per_dout_o_OBUF[9]_inst_i_4_n_0 ;
  wire \per_dout_o_OBUF[9]_inst_i_5_n_0 ;
  wire \per_dout_o_OBUF[9]_inst_i_6_n_0 ;
  wire per_en_i;
  wire per_en_i_IBUF;
  wire [1:0]per_we_i;
  wire [1:0]per_we_i_IBUF;
  wire pixel_is_transparent_nxt0_carry__0_i_10_n_0;
  wire pixel_is_transparent_nxt0_carry__0_i_11_n_0;
  wire pixel_is_transparent_nxt0_carry__0_i_12_n_0;
  wire pixel_is_transparent_nxt0_carry__0_i_1_n_0;
  wire pixel_is_transparent_nxt0_carry__0_i_2_n_0;
  wire pixel_is_transparent_nxt0_carry__0_i_4_n_0;
  wire pixel_is_transparent_nxt0_carry__0_i_5_n_0;
  wire pixel_is_transparent_nxt0_carry__0_i_6_n_0;
  wire pixel_is_transparent_nxt0_carry__0_i_7_n_0;
  wire pixel_is_transparent_nxt0_carry__0_i_8_n_0;
  wire pixel_is_transparent_nxt0_carry__0_i_9_n_0;
  wire pixel_is_transparent_nxt0_carry_i_10_n_0;
  wire pixel_is_transparent_nxt0_carry_i_11_n_0;
  wire pixel_is_transparent_nxt0_carry_i_12_n_0;
  wire pixel_is_transparent_nxt0_carry_i_13_n_0;
  wire pixel_is_transparent_nxt0_carry_i_14_n_0;
  wire pixel_is_transparent_nxt0_carry_i_15_n_0;
  wire pixel_is_transparent_nxt0_carry_i_16_n_0;
  wire pixel_is_transparent_nxt0_carry_i_17_n_0;
  wire pixel_is_transparent_nxt0_carry_i_18_n_0;
  wire pixel_is_transparent_nxt0_carry_i_19_n_0;
  wire pixel_is_transparent_nxt0_carry_i_1_n_0;
  wire pixel_is_transparent_nxt0_carry_i_20_n_0;
  wire pixel_is_transparent_nxt0_carry_i_21_n_0;
  wire pixel_is_transparent_nxt0_carry_i_22_n_0;
  wire pixel_is_transparent_nxt0_carry_i_23_n_0;
  wire pixel_is_transparent_nxt0_carry_i_24_n_0;
  wire pixel_is_transparent_nxt0_carry_i_25_n_0;
  wire pixel_is_transparent_nxt0_carry_i_26_n_0;
  wire pixel_is_transparent_nxt0_carry_i_27_n_0;
  wire pixel_is_transparent_nxt0_carry_i_28_n_0;
  wire pixel_is_transparent_nxt0_carry_i_29_n_0;
  wire pixel_is_transparent_nxt0_carry_i_2_n_0;
  wire pixel_is_transparent_nxt0_carry_i_3_n_0;
  wire pixel_is_transparent_nxt0_carry_i_4_n_0;
  wire pixel_is_transparent_nxt0_carry_i_5_n_0;
  wire pixel_is_transparent_nxt0_carry_i_6_n_0;
  wire pixel_is_transparent_nxt0_carry_i_7_n_0;
  wire pixel_is_transparent_nxt0_carry_i_8_n_0;
  wire pixel_is_transparent_nxt0_carry_i_9_n_0;
  wire pixel_is_transparent_reg_i_1_n_0;
  wire pixel_is_transparent_reg_i_2_n_0;
  wire pixel_is_transparent_reg_i_3_n_0;
  wire puc_rst;
  wire puc_rst_IBUF;
  wire \rd_ptr[0]_i_1_n_0 ;
  wire \rd_ptr[1]_i_1_n_0 ;
  wire \rd_ptr[2]_i_1_n_0 ;
  wire \rd_ptr[3]_i_1_n_0 ;
  wire \rd_ptr[3]_i_2_n_0 ;
  wire \rec_height[8]_i_1_n_0 ;
  wire \rec_width[0]_i_2_n_0 ;
  wire \rec_width[0]_i_3_n_0 ;
  wire [15:0]refresh_data;
  wire \refresh_data_o[0]_i_2_n_0 ;
  wire \refresh_data_o[10]_i_2_n_0 ;
  wire \refresh_data_o[11]_i_2_n_0 ;
  wire \refresh_data_o[12]_i_2_n_0 ;
  wire \refresh_data_o[13]_i_2_n_0 ;
  wire \refresh_data_o[14]_i_2_n_0 ;
  wire \refresh_data_o[15]_i_3_n_0 ;
  wire \refresh_data_o[1]_i_2_n_0 ;
  wire \refresh_data_o[2]_i_2_n_0 ;
  wire \refresh_data_o[3]_i_2_n_0 ;
  wire \refresh_data_o[4]_i_2_n_0 ;
  wire \refresh_data_o[5]_i_2_n_0 ;
  wire \refresh_data_o[6]_i_2_n_0 ;
  wire \refresh_data_o[7]_i_2_n_0 ;
  wire \refresh_data_o[8]_i_2_n_0 ;
  wire \refresh_data_o[9]_i_2_n_0 ;
  wire refresh_data_ready;
  wire refresh_data_ready_o_i_1_n_0;
  wire refresh_data_request_reg_i_1_n_0;
  wire refresh_data_request_reg_i_2_n_0;
  wire [20:0]refresh_frame_addr;
  wire refresh_lut_bank_select_sync_i_1_n_0;
  wire \refresh_timer[0]_i_1_n_0 ;
  wire \refresh_timer[10]_i_1_n_0 ;
  wire \refresh_timer[11]_i_1_n_0 ;
  wire \refresh_timer[12]_i_1_n_0 ;
  wire \refresh_timer[13]_i_1_n_0 ;
  wire \refresh_timer[14]_i_1_n_0 ;
  wire \refresh_timer[15]_i_1_n_0 ;
  wire \refresh_timer[16]_i_1_n_0 ;
  wire \refresh_timer[17]_i_1_n_0 ;
  wire \refresh_timer[18]_i_1_n_0 ;
  wire \refresh_timer[19]_i_1_n_0 ;
  wire \refresh_timer[1]_i_1_n_0 ;
  wire \refresh_timer[20]_i_1_n_0 ;
  wire \refresh_timer[21]_i_1_n_0 ;
  wire \refresh_timer[22]_i_1_n_0 ;
  wire \refresh_timer[23]_i_10_n_0 ;
  wire \refresh_timer[23]_i_11_n_0 ;
  wire \refresh_timer[23]_i_1_n_0 ;
  wire \refresh_timer[23]_i_2_n_0 ;
  wire \refresh_timer[23]_i_4_n_0 ;
  wire \refresh_timer[23]_i_5_n_0 ;
  wire \refresh_timer[23]_i_7_n_0 ;
  wire \refresh_timer[23]_i_8_n_0 ;
  wire \refresh_timer[23]_i_9_n_0 ;
  wire \refresh_timer[2]_i_1_n_0 ;
  wire \refresh_timer[3]_i_1_n_0 ;
  wire \refresh_timer[4]_i_1_n_0 ;
  wire \refresh_timer[5]_i_1_n_0 ;
  wire \refresh_timer[6]_i_1_n_0 ;
  wire \refresh_timer[7]_i_1_n_0 ;
  wire \refresh_timer[8]_i_1_n_0 ;
  wire \refresh_timer[9]_i_1_n_0 ;
  wire \refresh_timer_reg[12]_i_2_n_0 ;
  wire \refresh_timer_reg[16]_i_2_n_0 ;
  wire \refresh_timer_reg[20]_i_2_n_0 ;
  wire \refresh_timer_reg[4]_i_2_n_0 ;
  wire \refresh_timer_reg[8]_i_2_n_0 ;
  wire refresh_trigger_i_1_n_0;
  wire refresh_trigger_i_3_n_0;
  wire refresh_trigger_i_4_n_0;
  wire refresh_trigger_i_5_n_0;
  wire refresh_trigger_i_6_n_0;
  wire refresh_trigger_i_7_n_0;
  wire \reg_access[0]_i_1_n_0 ;
  wire \reg_access[0]_i_2_n_0 ;
  wire \reg_access[0]_i_3_n_0 ;
  wire \reg_access[0]_i_4_n_0 ;
  wire \reg_access[1]_i_1_n_0 ;
  wire \reg_access[1]_i_2_n_0 ;
  wire \reg_access[1]_i_3_n_0 ;
  wire \reg_access[1]_i_4_n_0 ;
  wire \reg_access[2]_i_1_n_0 ;
  wire \reg_access[2]_i_2_n_0 ;
  wire \reg_access[2]_i_3_n_0 ;
  wire \reg_access[2]_i_4_n_0 ;
  wire \reg_access[2]_i_5_n_0 ;
  wire \reg_access[2]_i_6_n_0 ;
  wire \reg_access[2]_i_7_n_0 ;
  wire \reg_access[3]_i_10_n_0 ;
  wire \reg_access[3]_i_2_n_0 ;
  wire \reg_access[3]_i_3_n_0 ;
  wire \reg_access[3]_i_4_n_0 ;
  wire \reg_access[3]_i_5_n_0 ;
  wire \reg_access[3]_i_6_n_0 ;
  wire \reg_access[3]_i_7_n_0 ;
  wire \reg_access[3]_i_8_n_0 ;
  wire \reg_access[3]_i_9_n_0 ;
  wire \src_data_buf[0]_i_1_n_0 ;
  wire \src_data_buf[0]_i_2_n_0 ;
  wire \src_data_buf[0]_i_3_n_0 ;
  wire \src_data_buf[0]_i_4_n_0 ;
  wire \src_data_buf[10]_i_1_n_0 ;
  wire \src_data_buf[10]_i_2_n_0 ;
  wire \src_data_buf[10]_i_3_n_0 ;
  wire \src_data_buf[10]_i_4_n_0 ;
  wire \src_data_buf[10]_i_5_n_0 ;
  wire \src_data_buf[10]_i_6_n_0 ;
  wire \src_data_buf[11]_i_1_n_0 ;
  wire \src_data_buf[11]_i_2_n_0 ;
  wire \src_data_buf[11]_i_3_n_0 ;
  wire \src_data_buf[11]_i_4_n_0 ;
  wire \src_data_buf[12]_i_1_n_0 ;
  wire \src_data_buf[12]_i_2_n_0 ;
  wire \src_data_buf[12]_i_3_n_0 ;
  wire \src_data_buf[12]_i_4_n_0 ;
  wire \src_data_buf[12]_i_5_n_0 ;
  wire \src_data_buf[12]_i_6_n_0 ;
  wire \src_data_buf[13]_i_1_n_0 ;
  wire \src_data_buf[13]_i_2_n_0 ;
  wire \src_data_buf[13]_i_3_n_0 ;
  wire \src_data_buf[13]_i_4_n_0 ;
  wire \src_data_buf[13]_i_5_n_0 ;
  wire \src_data_buf[14]_i_1_n_0 ;
  wire \src_data_buf[14]_i_2_n_0 ;
  wire \src_data_buf[14]_i_3_n_0 ;
  wire \src_data_buf[14]_i_4_n_0 ;
  wire \src_data_buf[14]_i_5_n_0 ;
  wire \src_data_buf[14]_i_6_n_0 ;
  wire \src_data_buf[14]_i_7_n_0 ;
  wire \src_data_buf[14]_i_8_n_0 ;
  wire \src_data_buf[14]_i_9_n_0 ;
  wire \src_data_buf[15]_i_10_n_0 ;
  wire \src_data_buf[15]_i_1_n_0 ;
  wire \src_data_buf[15]_i_2_n_0 ;
  wire \src_data_buf[15]_i_3_n_0 ;
  wire \src_data_buf[15]_i_4_n_0 ;
  wire \src_data_buf[15]_i_5_n_0 ;
  wire \src_data_buf[15]_i_6_n_0 ;
  wire \src_data_buf[15]_i_7_n_0 ;
  wire \src_data_buf[15]_i_8_n_0 ;
  wire \src_data_buf[15]_i_9_n_0 ;
  wire \src_data_buf[1]_i_1_n_0 ;
  wire \src_data_buf[1]_i_2_n_0 ;
  wire \src_data_buf[1]_i_3_n_0 ;
  wire \src_data_buf[2]_i_1_n_0 ;
  wire \src_data_buf[2]_i_2_n_0 ;
  wire \src_data_buf[2]_i_3_n_0 ;
  wire \src_data_buf[2]_i_4_n_0 ;
  wire \src_data_buf[3]_i_1_n_0 ;
  wire \src_data_buf[3]_i_2_n_0 ;
  wire \src_data_buf[4]_i_1_n_0 ;
  wire \src_data_buf[4]_i_3_n_0 ;
  wire \src_data_buf[5]_i_1_n_0 ;
  wire \src_data_buf[5]_i_2_n_0 ;
  wire \src_data_buf[5]_i_3_n_0 ;
  wire \src_data_buf[5]_i_4_n_0 ;
  wire \src_data_buf[5]_i_5_n_0 ;
  wire \src_data_buf[6]_i_1_n_0 ;
  wire \src_data_buf[7]_i_1_n_0 ;
  wire \src_data_buf[7]_i_2_n_0 ;
  wire \src_data_buf[8]_i_1_n_0 ;
  wire \src_data_buf[8]_i_3_n_0 ;
  wire \src_data_buf[9]_i_1_n_0 ;
  wire \src_data_buf[9]_i_2_n_0 ;
  wire \src_data_buf[9]_i_3_n_0 ;
  wire \src_offset_sel[1]_i_1_n_0 ;
  wire src_px_addr_align_carry__0_i_1_n_0;
  wire src_px_addr_align_carry__0_i_2_n_0;
  wire src_px_addr_align_carry__0_i_3_n_0;
  wire src_px_addr_align_carry__0_i_4_n_0;
  wire src_px_addr_align_carry__0_i_5_n_0;
  wire src_px_addr_align_carry__0_i_6_n_0;
  wire src_px_addr_align_carry__0_i_7_n_0;
  wire src_px_addr_align_carry__0_i_8_n_0;
  wire src_px_addr_align_carry__1_i_1_n_0;
  wire src_px_addr_align_carry__1_i_2_n_0;
  wire src_px_addr_align_carry__1_i_3_n_0;
  wire src_px_addr_align_carry__1_i_4_n_0;
  wire src_px_addr_align_carry__1_i_5_n_0;
  wire src_px_addr_align_carry__1_i_6_n_0;
  wire src_px_addr_align_carry__1_i_7_n_0;
  wire src_px_addr_align_carry__1_i_8_n_0;
  wire src_px_addr_align_carry__2_i_1_n_0;
  wire src_px_addr_align_carry__2_i_2_n_0;
  wire src_px_addr_align_carry__2_i_3_n_0;
  wire src_px_addr_align_carry__2_i_4_n_0;
  wire src_px_addr_align_carry__2_i_5_n_0;
  wire src_px_addr_align_carry__2_i_6_n_0;
  wire src_px_addr_align_carry__2_i_7_n_0;
  wire src_px_addr_align_carry__2_i_8_n_0;
  wire src_px_addr_align_carry__3_i_1_n_0;
  wire src_px_addr_align_carry__3_i_2_n_0;
  wire src_px_addr_align_carry__3_i_3_n_0;
  wire src_px_addr_align_carry__3_i_4_n_0;
  wire src_px_addr_align_carry__3_i_5_n_0;
  wire src_px_addr_align_carry__3_i_6_n_0;
  wire src_px_addr_align_carry__3_i_7_n_0;
  wire src_px_addr_align_carry__3_i_8_n_0;
  wire src_px_addr_align_carry__4_i_1_n_0;
  wire src_px_addr_align_carry__4_i_2_n_0;
  wire src_px_addr_align_carry_i_1_n_0;
  wire src_px_addr_align_carry_i_2_n_0;
  wire src_px_addr_align_carry_i_3_n_0;
  wire src_px_addr_align_carry_i_4_n_0;
  wire src_px_addr_align_carry_i_5_n_0;
  wire src_px_addr_align_carry_i_6_n_0;
  wire src_px_addr_align_carry_i_7_n_0;
  wire src_px_addr_align_carry_i_8_n_0;
  wire \status_gts_lsb[7]_i_10_n_0 ;
  wire \status_gts_lsb[7]_i_11_n_0 ;
  wire \status_gts_lsb[7]_i_12_n_0 ;
  wire \status_gts_lsb[7]_i_13_n_0 ;
  wire \status_gts_lsb[7]_i_3_n_0 ;
  wire \status_gts_lsb[7]_i_4_n_0 ;
  wire \status_gts_lsb[7]_i_5_n_0 ;
  wire \status_gts_lsb[7]_i_6_n_0 ;
  wire \status_gts_lsb[7]_i_7_n_0 ;
  wire \status_gts_lsb[7]_i_8_n_0 ;
  wire \status_gts_lsb[7]_i_9_n_0 ;
  wire sw_lut_bank_select;
  wire sw_lut_enable;
  wire \vid_ram_addr_hi[0]_i_1__0_n_0 ;
  wire \vid_ram_addr_hi[0]_i_1_n_0 ;
  wire \vid_ram_addr_hi[1]_i_1__0_n_0 ;
  wire \vid_ram_addr_hi[1]_i_1_n_0 ;
  wire \vid_ram_addr_hi[2]_i_1__0_n_0 ;
  wire \vid_ram_addr_hi[2]_i_1_n_0 ;
  wire \vid_ram_addr_hi[3]_i_1__0_n_0 ;
  wire \vid_ram_addr_hi[3]_i_1_n_0 ;
  wire \vid_ram_addr_hi[4]_i_1__0_n_0 ;
  wire \vid_ram_addr_hi[4]_i_1_n_0 ;
  wire \vid_ram_addr_hi[4]_i_2__0_n_0 ;
  wire \vid_ram_addr_hi[4]_i_2_n_0 ;
  wire vid_ram_addr_hi_wr_dly_i_1__0_n_0;
  wire vid_ram_addr_hi_wr_dly_i_1_n_0;
  wire vid_ram_addr_hi_wr_dly_i_2__0_n_0;
  wire \vid_ram_addr_lo[0]_i_1__0_n_0 ;
  wire \vid_ram_addr_lo[0]_i_1_n_0 ;
  wire \vid_ram_addr_lo[10]_i_1__0_n_0 ;
  wire \vid_ram_addr_lo[10]_i_1_n_0 ;
  wire \vid_ram_addr_lo[11]_i_1__0_n_0 ;
  wire \vid_ram_addr_lo[11]_i_1_n_0 ;
  wire \vid_ram_addr_lo[12]_i_1__0_n_0 ;
  wire \vid_ram_addr_lo[12]_i_1_n_0 ;
  wire \vid_ram_addr_lo[13]_i_1__0_n_0 ;
  wire \vid_ram_addr_lo[13]_i_1_n_0 ;
  wire \vid_ram_addr_lo[14]_i_1__0_n_0 ;
  wire \vid_ram_addr_lo[14]_i_1_n_0 ;
  wire \vid_ram_addr_lo[15]_i_1__0_n_0 ;
  wire \vid_ram_addr_lo[15]_i_1_n_0 ;
  wire \vid_ram_addr_lo[15]_i_2__0_n_0 ;
  wire \vid_ram_addr_lo[15]_i_2_n_0 ;
  wire \vid_ram_addr_lo[15]_i_3__0_n_0 ;
  wire \vid_ram_addr_lo[15]_i_3_n_0 ;
  wire \vid_ram_addr_lo[1]_i_1__0_n_0 ;
  wire \vid_ram_addr_lo[1]_i_1_n_0 ;
  wire \vid_ram_addr_lo[2]_i_1__0_n_0 ;
  wire \vid_ram_addr_lo[2]_i_1_n_0 ;
  wire \vid_ram_addr_lo[3]_i_1__0_n_0 ;
  wire \vid_ram_addr_lo[3]_i_1_n_0 ;
  wire \vid_ram_addr_lo[4]_i_1__0_n_0 ;
  wire \vid_ram_addr_lo[4]_i_1_n_0 ;
  wire \vid_ram_addr_lo[5]_i_1__0_n_0 ;
  wire \vid_ram_addr_lo[5]_i_1_n_0 ;
  wire \vid_ram_addr_lo[6]_i_1__0_n_0 ;
  wire \vid_ram_addr_lo[6]_i_1_n_0 ;
  wire \vid_ram_addr_lo[7]_i_1__0_n_0 ;
  wire \vid_ram_addr_lo[7]_i_1_n_0 ;
  wire \vid_ram_addr_lo[8]_i_1__0_n_0 ;
  wire \vid_ram_addr_lo[8]_i_1_n_0 ;
  wire \vid_ram_addr_lo[9]_i_1__0_n_0 ;
  wire \vid_ram_addr_lo[9]_i_1_n_0 ;
  wire [16:0]vid_ram_addr_o;
  wire \vid_ram_addr_o[0]_i_2_n_0 ;
  wire \vid_ram_addr_o[13]_i_5_n_0 ;
  wire \vid_ram_addr_o[14]_i_5_n_0 ;
  wire \vid_ram_addr_o[15]_i_5_n_0 ;
  wire \vid_ram_addr_o[16]_i_6_n_0 ;
  wire \vid_ram_addr_o[1]_i_2_n_0 ;
  wire \vid_ram_addr_o[2]_i_2_n_0 ;
  wire \vid_ram_addr_o[3]_i_2_n_0 ;
  wire \vid_ram_addr_o[4]_i_2_n_0 ;
  wire \vid_ram_addr_o[5]_i_2_n_0 ;
  wire \vid_ram_addr_o[6]_i_2_n_0 ;
  wire \vid_ram_addr_o[7]_i_2_n_0 ;
  wire \vid_ram_addr_o[8]_i_2_n_0 ;
  wire [16:0]vid_ram_addr_o_OBUF;
  wire \vid_ram_addr_o_OBUF[0]_inst_i_3_n_0 ;
  wire \vid_ram_addr_o_OBUF[0]_inst_i_4_n_0 ;
  wire \vid_ram_addr_o_OBUF[10]_inst_i_3_n_0 ;
  wire \vid_ram_addr_o_OBUF[10]_inst_i_4_n_0 ;
  wire \vid_ram_addr_o_OBUF[11]_inst_i_4_n_0 ;
  wire \vid_ram_addr_o_OBUF[12]_inst_i_3_n_0 ;
  wire \vid_ram_addr_o_OBUF[12]_inst_i_4_n_0 ;
  wire \vid_ram_addr_o_OBUF[13]_inst_i_3_n_0 ;
  wire \vid_ram_addr_o_OBUF[13]_inst_i_4_n_0 ;
  wire \vid_ram_addr_o_OBUF[14]_inst_i_4_n_0 ;
  wire \vid_ram_addr_o_OBUF[15]_inst_i_3_n_0 ;
  wire \vid_ram_addr_o_OBUF[15]_inst_i_4_n_0 ;
  wire \vid_ram_addr_o_OBUF[16]_inst_i_4_n_0 ;
  wire \vid_ram_addr_o_OBUF[1]_inst_i_3_n_0 ;
  wire \vid_ram_addr_o_OBUF[1]_inst_i_4_n_0 ;
  wire \vid_ram_addr_o_OBUF[2]_inst_i_4_n_0 ;
  wire \vid_ram_addr_o_OBUF[3]_inst_i_3_n_0 ;
  wire \vid_ram_addr_o_OBUF[3]_inst_i_4_n_0 ;
  wire \vid_ram_addr_o_OBUF[4]_inst_i_3_n_0 ;
  wire \vid_ram_addr_o_OBUF[4]_inst_i_4_n_0 ;
  wire \vid_ram_addr_o_OBUF[5]_inst_i_4_n_0 ;
  wire \vid_ram_addr_o_OBUF[6]_inst_i_3_n_0 ;
  wire \vid_ram_addr_o_OBUF[6]_inst_i_4_n_0 ;
  wire \vid_ram_addr_o_OBUF[7]_inst_i_3_n_0 ;
  wire \vid_ram_addr_o_OBUF[7]_inst_i_4_n_0 ;
  wire \vid_ram_addr_o_OBUF[8]_inst_i_4_n_0 ;
  wire \vid_ram_addr_o_OBUF[9]_inst_i_3_n_0 ;
  wire \vid_ram_addr_o_OBUF[9]_inst_i_4_n_0 ;
  wire vid_ram_addr_offset_carry__0_i_5__0_n_0;
  wire vid_ram_addr_offset_carry__0_i_5_n_0;
  wire vid_ram_addr_offset_carry__0_i_6__0_n_0;
  wire vid_ram_addr_offset_carry__0_i_6_n_0;
  wire vid_ram_addr_offset_carry__0_i_7__0_n_0;
  wire vid_ram_addr_offset_carry__0_i_7_n_0;
  wire vid_ram_addr_offset_carry__0_i_8__0_n_0;
  wire vid_ram_addr_offset_carry__0_i_8_n_0;
  wire vid_ram_addr_offset_carry__1_i_5__0_n_0;
  wire vid_ram_addr_offset_carry__1_i_5_n_0;
  wire vid_ram_addr_offset_carry__1_i_6__0_n_0;
  wire vid_ram_addr_offset_carry__1_i_6_n_0;
  wire vid_ram_addr_offset_carry__1_i_7__0_n_0;
  wire vid_ram_addr_offset_carry__1_i_7_n_0;
  wire vid_ram_addr_offset_carry__1_i_8__0_n_0;
  wire vid_ram_addr_offset_carry__1_i_8_n_0;
  wire vid_ram_addr_offset_carry__2_i_5__0_n_0;
  wire vid_ram_addr_offset_carry__2_i_5_n_0;
  wire vid_ram_addr_offset_carry__2_i_6__0_n_0;
  wire vid_ram_addr_offset_carry__2_i_6_n_0;
  wire vid_ram_addr_offset_carry__2_i_7__0_n_0;
  wire vid_ram_addr_offset_carry__2_i_7_n_0;
  wire vid_ram_addr_offset_carry__2_i_8__0_n_0;
  wire vid_ram_addr_offset_carry__2_i_8_n_0;
  wire vid_ram_addr_offset_carry__3_i_5__0_n_0;
  wire vid_ram_addr_offset_carry__3_i_5_n_0;
  wire vid_ram_addr_offset_carry__3_i_6__0_n_0;
  wire vid_ram_addr_offset_carry__3_i_6_n_0;
  wire vid_ram_addr_offset_carry__3_i_7__0_n_0;
  wire vid_ram_addr_offset_carry__3_i_7_n_0;
  wire vid_ram_addr_offset_carry__3_i_8__0_n_0;
  wire vid_ram_addr_offset_carry__3_i_8_n_0;
  wire vid_ram_addr_offset_carry__4_i_1__0_n_0;
  wire vid_ram_addr_offset_carry__4_i_1_n_0;
  wire vid_ram_addr_offset_carry_i_5__0_n_0;
  wire vid_ram_addr_offset_carry_i_5_n_0;
  wire vid_ram_addr_offset_carry_i_6__0_n_0;
  wire vid_ram_addr_offset_carry_i_6_n_0;
  wire vid_ram_addr_offset_carry_i_7__0_n_0;
  wire vid_ram_addr_offset_carry_i_7_n_0;
  wire vid_ram_addr_offset_carry_i_8__0_n_0;
  wire vid_ram_addr_offset_carry_i_8_n_0;
  wire vid_ram_addr_update_i_1_n_0;
  wire vid_ram_addr_update_nxt_carry__0_i_10_n_0;
  wire vid_ram_addr_update_nxt_carry__0_i_11_n_0;
  wire vid_ram_addr_update_nxt_carry__0_i_12_n_0;
  wire vid_ram_addr_update_nxt_carry__0_i_13_n_0;
  wire vid_ram_addr_update_nxt_carry__0_i_14_n_0;
  wire vid_ram_addr_update_nxt_carry__0_i_15_n_0;
  wire vid_ram_addr_update_nxt_carry__0_i_16_n_0;
  wire vid_ram_addr_update_nxt_carry__0_i_17_n_0;
  wire vid_ram_addr_update_nxt_carry__0_i_18_n_0;
  wire vid_ram_addr_update_nxt_carry__0_i_19_n_0;
  wire vid_ram_addr_update_nxt_carry__0_i_1_n_0;
  wire vid_ram_addr_update_nxt_carry__0_i_20_n_0;
  wire vid_ram_addr_update_nxt_carry__0_i_21_n_0;
  wire vid_ram_addr_update_nxt_carry__0_i_22_n_0;
  wire vid_ram_addr_update_nxt_carry__0_i_23_n_0;
  wire vid_ram_addr_update_nxt_carry__0_i_24_n_0;
  wire vid_ram_addr_update_nxt_carry__0_i_2_n_0;
  wire vid_ram_addr_update_nxt_carry__0_i_3_n_0;
  wire vid_ram_addr_update_nxt_carry__0_i_4_n_0;
  wire vid_ram_addr_update_nxt_carry__0_i_5_n_0;
  wire vid_ram_addr_update_nxt_carry__0_i_6_n_0;
  wire vid_ram_addr_update_nxt_carry__0_i_7_n_0;
  wire vid_ram_addr_update_nxt_carry__0_i_8_n_0;
  wire vid_ram_addr_update_nxt_carry__0_i_9_n_0;
  wire vid_ram_addr_update_nxt_carry_i_10_n_0;
  wire vid_ram_addr_update_nxt_carry_i_11_n_0;
  wire vid_ram_addr_update_nxt_carry_i_12_n_0;
  wire vid_ram_addr_update_nxt_carry_i_13_n_0;
  wire vid_ram_addr_update_nxt_carry_i_14_n_0;
  wire vid_ram_addr_update_nxt_carry_i_15_n_0;
  wire vid_ram_addr_update_nxt_carry_i_16_n_0;
  wire vid_ram_addr_update_nxt_carry_i_17_n_0;
  wire vid_ram_addr_update_nxt_carry_i_18_n_0;
  wire vid_ram_addr_update_nxt_carry_i_19_n_0;
  wire vid_ram_addr_update_nxt_carry_i_1_n_0;
  wire vid_ram_addr_update_nxt_carry_i_20_n_0;
  wire vid_ram_addr_update_nxt_carry_i_21_n_0;
  wire vid_ram_addr_update_nxt_carry_i_22_n_0;
  wire vid_ram_addr_update_nxt_carry_i_23_n_0;
  wire vid_ram_addr_update_nxt_carry_i_24_n_0;
  wire vid_ram_addr_update_nxt_carry_i_25_n_0;
  wire vid_ram_addr_update_nxt_carry_i_26_n_0;
  wire vid_ram_addr_update_nxt_carry_i_27_n_0;
  wire vid_ram_addr_update_nxt_carry_i_28_n_0;
  wire vid_ram_addr_update_nxt_carry_i_29_n_0;
  wire vid_ram_addr_update_nxt_carry_i_2_n_0;
  wire vid_ram_addr_update_nxt_carry_i_30_n_0;
  wire vid_ram_addr_update_nxt_carry_i_31_n_0;
  wire vid_ram_addr_update_nxt_carry_i_32_n_0;
  wire vid_ram_addr_update_nxt_carry_i_33_n_0;
  wire vid_ram_addr_update_nxt_carry_i_34_n_0;
  wire vid_ram_addr_update_nxt_carry_i_35_n_0;
  wire vid_ram_addr_update_nxt_carry_i_36_n_0;
  wire vid_ram_addr_update_nxt_carry_i_37_n_0;
  wire vid_ram_addr_update_nxt_carry_i_38_n_0;
  wire vid_ram_addr_update_nxt_carry_i_39_n_0;
  wire vid_ram_addr_update_nxt_carry_i_3_n_0;
  wire vid_ram_addr_update_nxt_carry_i_40_n_0;
  wire vid_ram_addr_update_nxt_carry_i_41_n_0;
  wire vid_ram_addr_update_nxt_carry_i_42_n_0;
  wire vid_ram_addr_update_nxt_carry_i_43_n_0;
  wire vid_ram_addr_update_nxt_carry_i_44_n_0;
  wire vid_ram_addr_update_nxt_carry_i_45_n_0;
  wire vid_ram_addr_update_nxt_carry_i_46_n_0;
  wire vid_ram_addr_update_nxt_carry_i_47_n_0;
  wire vid_ram_addr_update_nxt_carry_i_48_n_0;
  wire vid_ram_addr_update_nxt_carry_i_49_n_0;
  wire vid_ram_addr_update_nxt_carry_i_4_n_0;
  wire vid_ram_addr_update_nxt_carry_i_50_n_0;
  wire vid_ram_addr_update_nxt_carry_i_51_n_0;
  wire vid_ram_addr_update_nxt_carry_i_52_n_0;
  wire vid_ram_addr_update_nxt_carry_i_53_n_0;
  wire vid_ram_addr_update_nxt_carry_i_54_n_0;
  wire vid_ram_addr_update_nxt_carry_i_55_n_0;
  wire vid_ram_addr_update_nxt_carry_i_56_n_0;
  wire vid_ram_addr_update_nxt_carry_i_57_n_0;
  wire vid_ram_addr_update_nxt_carry_i_58_n_0;
  wire vid_ram_addr_update_nxt_carry_i_59_n_0;
  wire vid_ram_addr_update_nxt_carry_i_5_n_0;
  wire vid_ram_addr_update_nxt_carry_i_60_n_0;
  wire vid_ram_addr_update_nxt_carry_i_61_n_0;
  wire vid_ram_addr_update_nxt_carry_i_62_n_0;
  wire vid_ram_addr_update_nxt_carry_i_63_n_0;
  wire vid_ram_addr_update_nxt_carry_i_64_n_0;
  wire vid_ram_addr_update_nxt_carry_i_65_n_0;
  wire vid_ram_addr_update_nxt_carry_i_66_n_0;
  wire vid_ram_addr_update_nxt_carry_i_67_n_0;
  wire vid_ram_addr_update_nxt_carry_i_68_n_0;
  wire vid_ram_addr_update_nxt_carry_i_69_n_0;
  wire vid_ram_addr_update_nxt_carry_i_6_n_0;
  wire vid_ram_addr_update_nxt_carry_i_7_n_0;
  wire vid_ram_addr_update_nxt_carry_i_8_n_0;
  wire vid_ram_addr_update_nxt_carry_i_9_n_0;
  wire vid_ram_cen_o;
  wire vid_ram_cen_o_OBUF;
  wire \vid_ram_column_count[0]_i_1__0_n_0 ;
  wire \vid_ram_column_count[0]_i_1__3_n_0 ;
  wire \vid_ram_column_count[0]_i_1_n_0 ;
  wire \vid_ram_column_count[1]_i_1__0_n_0 ;
  wire \vid_ram_column_count[1]_i_1__3_n_0 ;
  wire \vid_ram_column_count[1]_i_1_n_0 ;
  wire \vid_ram_column_count[2]_i_1__0_n_0 ;
  wire \vid_ram_column_count[2]_i_1__3_n_0 ;
  wire \vid_ram_column_count[2]_i_1_n_0 ;
  wire \vid_ram_column_count[3]_i_1__0_n_0 ;
  wire \vid_ram_column_count[3]_i_1__3_n_0 ;
  wire \vid_ram_column_count[3]_i_1_n_0 ;
  wire \vid_ram_column_count[4]_i_1__0_n_0 ;
  wire \vid_ram_column_count[4]_i_1__3_n_0 ;
  wire \vid_ram_column_count[4]_i_1_n_0 ;
  wire \vid_ram_column_count[4]_i_2__0_n_0 ;
  wire \vid_ram_column_count[4]_i_2__1_n_0 ;
  wire \vid_ram_column_count[4]_i_2_n_0 ;
  wire \vid_ram_column_count[5]_i_1__0_n_0 ;
  wire \vid_ram_column_count[5]_i_1__3_n_0 ;
  wire \vid_ram_column_count[5]_i_1_n_0 ;
  wire \vid_ram_column_count[5]_i_2__0_n_0 ;
  wire \vid_ram_column_count[5]_i_2__1_n_0 ;
  wire \vid_ram_column_count[5]_i_2_n_0 ;
  wire \vid_ram_column_count[6]_i_1__0_n_0 ;
  wire \vid_ram_column_count[6]_i_1__3_n_0 ;
  wire \vid_ram_column_count[6]_i_1_n_0 ;
  wire \vid_ram_column_count[7]_i_1__0_n_0 ;
  wire \vid_ram_column_count[7]_i_1__3_n_0 ;
  wire \vid_ram_column_count[7]_i_1_n_0 ;
  wire \vid_ram_column_count[8]_i_1__0_n_0 ;
  wire \vid_ram_column_count[8]_i_1__1_n_0 ;
  wire \vid_ram_column_count[8]_i_1__2_n_0 ;
  wire \vid_ram_column_count[8]_i_1__3_n_0 ;
  wire \vid_ram_column_count[8]_i_1_n_0 ;
  wire \vid_ram_column_count[8]_i_2__0_n_0 ;
  wire \vid_ram_column_count[8]_i_2__3_n_0 ;
  wire \vid_ram_column_count[8]_i_2_n_0 ;
  wire \vid_ram_column_count[8]_i_4__0_n_0 ;
  wire \vid_ram_column_count[8]_i_4__1_n_0 ;
  wire \vid_ram_column_count[8]_i_4_n_0 ;
  wire \vid_ram_column_count[8]_i_5__0_n_0 ;
  wire \vid_ram_column_count[8]_i_5__1_n_0 ;
  wire \vid_ram_column_count[8]_i_5_n_0 ;
  wire \vid_ram_column_count[8]_i_6_n_0 ;
  wire \vid_ram_column_count_reg[3]_i_2__0_n_0 ;
  wire \vid_ram_column_count_reg[3]_i_2_n_0 ;
  wire \vid_ram_column_count_reg[7]_i_2__0_n_0 ;
  wire \vid_ram_column_count_reg[7]_i_2_n_0 ;
  wire \vid_ram_data[0]_i_1__0_n_0 ;
  wire \vid_ram_data[0]_i_1_n_0 ;
  wire \vid_ram_data[10]_i_1__0_n_0 ;
  wire \vid_ram_data[10]_i_1_n_0 ;
  wire \vid_ram_data[11]_i_1__0_n_0 ;
  wire \vid_ram_data[11]_i_1_n_0 ;
  wire \vid_ram_data[12]_i_1__0_n_0 ;
  wire \vid_ram_data[12]_i_1_n_0 ;
  wire \vid_ram_data[12]_i_3__0_n_0 ;
  wire \vid_ram_data[12]_i_3_n_0 ;
  wire \vid_ram_data[13]_i_1__0_n_0 ;
  wire \vid_ram_data[13]_i_1_n_0 ;
  wire \vid_ram_data[13]_i_3__0_n_0 ;
  wire \vid_ram_data[13]_i_3_n_0 ;
  wire \vid_ram_data[14]_i_1__0_n_0 ;
  wire \vid_ram_data[14]_i_1_n_0 ;
  wire \vid_ram_data[14]_i_3__0_n_0 ;
  wire \vid_ram_data[14]_i_3_n_0 ;
  wire \vid_ram_data[15]_i_1__0_n_0 ;
  wire \vid_ram_data[15]_i_1_n_0 ;
  wire \vid_ram_data[15]_i_3__0_n_0 ;
  wire \vid_ram_data[15]_i_3_n_0 ;
  wire \vid_ram_data[1]_i_1__0_n_0 ;
  wire \vid_ram_data[1]_i_1_n_0 ;
  wire \vid_ram_data[2]_i_1__0_n_0 ;
  wire \vid_ram_data[2]_i_1_n_0 ;
  wire \vid_ram_data[3]_i_1__0_n_0 ;
  wire \vid_ram_data[3]_i_1_n_0 ;
  wire \vid_ram_data[4]_i_1__0_n_0 ;
  wire \vid_ram_data[4]_i_1_n_0 ;
  wire \vid_ram_data[5]_i_1__0_n_0 ;
  wire \vid_ram_data[5]_i_1_n_0 ;
  wire \vid_ram_data[6]_i_1__0_n_0 ;
  wire \vid_ram_data[6]_i_1_n_0 ;
  wire \vid_ram_data[7]_i_1__0_n_0 ;
  wire \vid_ram_data[7]_i_1_n_0 ;
  wire \vid_ram_data[8]_i_1__0_n_0 ;
  wire \vid_ram_data[8]_i_1_n_0 ;
  wire \vid_ram_data[9]_i_1__0_n_0 ;
  wire \vid_ram_data[9]_i_1_n_0 ;
  wire \vid_ram_data[9]_i_3__0_n_0 ;
  wire \vid_ram_data[9]_i_3_n_0 ;
  wire \vid_ram_data_mask[0]_i_1__0_n_0 ;
  wire \vid_ram_data_mask[0]_i_1_n_0 ;
  wire \vid_ram_data_mask[10]_i_1__0_n_0 ;
  wire \vid_ram_data_mask[10]_i_1_n_0 ;
  wire \vid_ram_data_mask[11]_i_1__0_n_0 ;
  wire \vid_ram_data_mask[11]_i_1_n_0 ;
  wire \vid_ram_data_mask[11]_i_2__0_n_0 ;
  wire \vid_ram_data_mask[11]_i_2_n_0 ;
  wire \vid_ram_data_mask[11]_i_3__0_n_0 ;
  wire \vid_ram_data_mask[11]_i_3_n_0 ;
  wire \vid_ram_data_mask[12]_i_1__0_n_0 ;
  wire \vid_ram_data_mask[12]_i_1_n_0 ;
  wire \vid_ram_data_mask[12]_i_2__0_n_0 ;
  wire \vid_ram_data_mask[12]_i_2_n_0 ;
  wire \vid_ram_data_mask[13]_i_1__0_n_0 ;
  wire \vid_ram_data_mask[13]_i_1_n_0 ;
  wire \vid_ram_data_mask[13]_i_2__0_n_0 ;
  wire \vid_ram_data_mask[13]_i_2_n_0 ;
  wire \vid_ram_data_mask[13]_i_3__0_n_0 ;
  wire \vid_ram_data_mask[13]_i_3_n_0 ;
  wire \vid_ram_data_mask[14]_i_1__0_n_0 ;
  wire \vid_ram_data_mask[14]_i_1_n_0 ;
  wire \vid_ram_data_mask[14]_i_2__0_n_0 ;
  wire \vid_ram_data_mask[14]_i_2_n_0 ;
  wire \vid_ram_data_mask[15]_i_1__0_n_0 ;
  wire \vid_ram_data_mask[15]_i_1_n_0 ;
  wire \vid_ram_data_mask[15]_i_2__0_n_0 ;
  wire \vid_ram_data_mask[15]_i_2_n_0 ;
  wire \vid_ram_data_mask[15]_i_3__0_n_0 ;
  wire \vid_ram_data_mask[15]_i_3_n_0 ;
  wire \vid_ram_data_mask[15]_i_4__0_n_0 ;
  wire \vid_ram_data_mask[15]_i_4_n_0 ;
  wire \vid_ram_data_mask[15]_i_5__0_n_0 ;
  wire \vid_ram_data_mask[15]_i_5_n_0 ;
  wire \vid_ram_data_mask[15]_i_6__0_n_0 ;
  wire \vid_ram_data_mask[15]_i_6_n_0 ;
  wire \vid_ram_data_mask[15]_i_7__0_n_0 ;
  wire \vid_ram_data_mask[15]_i_7_n_0 ;
  wire \vid_ram_data_mask[15]_i_8__0_n_0 ;
  wire \vid_ram_data_mask[15]_i_8_n_0 ;
  wire \vid_ram_data_mask[15]_i_9_n_0 ;
  wire \vid_ram_data_mask[1]_i_1__0_n_0 ;
  wire \vid_ram_data_mask[1]_i_1_n_0 ;
  wire \vid_ram_data_mask[1]_i_3__0_n_0 ;
  wire \vid_ram_data_mask[1]_i_3_n_0 ;
  wire \vid_ram_data_mask[2]_i_1__0_n_0 ;
  wire \vid_ram_data_mask[2]_i_1_n_0 ;
  wire \vid_ram_data_mask[3]_i_1__0_n_0 ;
  wire \vid_ram_data_mask[3]_i_1_n_0 ;
  wire \vid_ram_data_mask[3]_i_3__0_n_0 ;
  wire \vid_ram_data_mask[3]_i_3_n_0 ;
  wire \vid_ram_data_mask[4]_i_1__0_n_0 ;
  wire \vid_ram_data_mask[4]_i_1_n_0 ;
  wire \vid_ram_data_mask[5]_i_1__0_n_0 ;
  wire \vid_ram_data_mask[5]_i_1_n_0 ;
  wire \vid_ram_data_mask[5]_i_2__0_n_0 ;
  wire \vid_ram_data_mask[5]_i_2_n_0 ;
  wire \vid_ram_data_mask[6]_i_1__0_n_0 ;
  wire \vid_ram_data_mask[6]_i_1_n_0 ;
  wire \vid_ram_data_mask[7]_i_1__0_n_0 ;
  wire \vid_ram_data_mask[7]_i_1_n_0 ;
  wire \vid_ram_data_mask[7]_i_2__0_n_0 ;
  wire \vid_ram_data_mask[7]_i_2_n_0 ;
  wire \vid_ram_data_mask[7]_i_3__0_n_0 ;
  wire \vid_ram_data_mask[7]_i_3_n_0 ;
  wire \vid_ram_data_mask[8]_i_1__0_n_0 ;
  wire \vid_ram_data_mask[8]_i_1_n_0 ;
  wire \vid_ram_data_mask[9]_i_1__0_n_0 ;
  wire \vid_ram_data_mask[9]_i_1_n_0 ;
  wire \vid_ram_data_mask[9]_i_2__0_n_0 ;
  wire \vid_ram_data_mask[9]_i_2_n_0 ;
  wire vid_ram_data_rd_dly_i_1__0_n_0;
  wire vid_ram_data_rd_dly_i_1_n_0;
  wire \vid_ram_data_sel[3]_i_3_n_0 ;
  wire \vid_ram_data_sel[3]_i_4_n_0 ;
  wire \vid_ram_data_sel[3]_i_5_n_0 ;
  wire \vid_ram_data_sel[3]_i_6_n_0 ;
  wire vid_ram_data_wr_dly_i_1__0_n_0;
  wire vid_ram_data_wr_dly_i_1_n_0;
  wire vid_ram_data_wr_dly_i_2_n_0;
  wire [15:0]vid_ram_din_o;
  wire [15:0]vid_ram_din_o_OBUF;
  wire \vid_ram_din_o_OBUF[0]_inst_i_2_n_0 ;
  wire \vid_ram_din_o_OBUF[0]_inst_i_3_n_0 ;
  wire \vid_ram_din_o_OBUF[0]_inst_i_4_n_0 ;
  wire \vid_ram_din_o_OBUF[0]_inst_i_5_n_0 ;
  wire \vid_ram_din_o_OBUF[0]_inst_i_6_n_0 ;
  wire \vid_ram_din_o_OBUF[0]_inst_i_7_n_0 ;
  wire \vid_ram_din_o_OBUF[0]_inst_i_8_n_0 ;
  wire \vid_ram_din_o_OBUF[10]_inst_i_2_n_0 ;
  wire \vid_ram_din_o_OBUF[10]_inst_i_3_n_0 ;
  wire \vid_ram_din_o_OBUF[10]_inst_i_4_n_0 ;
  wire \vid_ram_din_o_OBUF[10]_inst_i_5_n_0 ;
  wire \vid_ram_din_o_OBUF[10]_inst_i_6_n_0 ;
  wire \vid_ram_din_o_OBUF[10]_inst_i_7_n_0 ;
  wire \vid_ram_din_o_OBUF[10]_inst_i_8_n_0 ;
  wire \vid_ram_din_o_OBUF[11]_inst_i_10_n_0 ;
  wire \vid_ram_din_o_OBUF[11]_inst_i_2_n_0 ;
  wire \vid_ram_din_o_OBUF[11]_inst_i_3_n_0 ;
  wire \vid_ram_din_o_OBUF[11]_inst_i_4_n_0 ;
  wire \vid_ram_din_o_OBUF[11]_inst_i_5_n_0 ;
  wire \vid_ram_din_o_OBUF[11]_inst_i_6_n_0 ;
  wire \vid_ram_din_o_OBUF[11]_inst_i_7_n_0 ;
  wire \vid_ram_din_o_OBUF[11]_inst_i_8_n_0 ;
  wire \vid_ram_din_o_OBUF[11]_inst_i_9_n_0 ;
  wire \vid_ram_din_o_OBUF[12]_inst_i_2_n_0 ;
  wire \vid_ram_din_o_OBUF[12]_inst_i_3_n_0 ;
  wire \vid_ram_din_o_OBUF[12]_inst_i_4_n_0 ;
  wire \vid_ram_din_o_OBUF[12]_inst_i_5_n_0 ;
  wire \vid_ram_din_o_OBUF[12]_inst_i_6_n_0 ;
  wire \vid_ram_din_o_OBUF[12]_inst_i_7_n_0 ;
  wire \vid_ram_din_o_OBUF[12]_inst_i_8_n_0 ;
  wire \vid_ram_din_o_OBUF[12]_inst_i_9_n_0 ;
  wire \vid_ram_din_o_OBUF[13]_inst_i_3_n_0 ;
  wire \vid_ram_din_o_OBUF[13]_inst_i_4_n_0 ;
  wire \vid_ram_din_o_OBUF[13]_inst_i_5_n_0 ;
  wire \vid_ram_din_o_OBUF[13]_inst_i_6_n_0 ;
  wire \vid_ram_din_o_OBUF[13]_inst_i_7_n_0 ;
  wire \vid_ram_din_o_OBUF[13]_inst_i_8_n_0 ;
  wire \vid_ram_din_o_OBUF[13]_inst_i_9_n_0 ;
  wire \vid_ram_din_o_OBUF[14]_inst_i_3_n_0 ;
  wire \vid_ram_din_o_OBUF[14]_inst_i_4_n_0 ;
  wire \vid_ram_din_o_OBUF[14]_inst_i_5_n_0 ;
  wire \vid_ram_din_o_OBUF[14]_inst_i_6_n_0 ;
  wire \vid_ram_din_o_OBUF[14]_inst_i_7_n_0 ;
  wire \vid_ram_din_o_OBUF[14]_inst_i_8_n_0 ;
  wire \vid_ram_din_o_OBUF[14]_inst_i_9_n_0 ;
  wire \vid_ram_din_o_OBUF[15]_inst_i_2_n_0 ;
  wire \vid_ram_din_o_OBUF[15]_inst_i_3_n_0 ;
  wire \vid_ram_din_o_OBUF[15]_inst_i_4_n_0 ;
  wire \vid_ram_din_o_OBUF[15]_inst_i_5_n_0 ;
  wire \vid_ram_din_o_OBUF[15]_inst_i_6_n_0 ;
  wire \vid_ram_din_o_OBUF[15]_inst_i_7_n_0 ;
  wire \vid_ram_din_o_OBUF[15]_inst_i_8_n_0 ;
  wire \vid_ram_din_o_OBUF[15]_inst_i_9_n_0 ;
  wire \vid_ram_din_o_OBUF[1]_inst_i_10_n_0 ;
  wire \vid_ram_din_o_OBUF[1]_inst_i_2_n_0 ;
  wire \vid_ram_din_o_OBUF[1]_inst_i_3_n_0 ;
  wire \vid_ram_din_o_OBUF[1]_inst_i_4_n_0 ;
  wire \vid_ram_din_o_OBUF[1]_inst_i_5_n_0 ;
  wire \vid_ram_din_o_OBUF[1]_inst_i_6_n_0 ;
  wire \vid_ram_din_o_OBUF[1]_inst_i_7_n_0 ;
  wire \vid_ram_din_o_OBUF[1]_inst_i_8_n_0 ;
  wire \vid_ram_din_o_OBUF[1]_inst_i_9_n_0 ;
  wire \vid_ram_din_o_OBUF[2]_inst_i_2_n_0 ;
  wire \vid_ram_din_o_OBUF[2]_inst_i_3_n_0 ;
  wire \vid_ram_din_o_OBUF[2]_inst_i_4_n_0 ;
  wire \vid_ram_din_o_OBUF[2]_inst_i_5_n_0 ;
  wire \vid_ram_din_o_OBUF[2]_inst_i_6_n_0 ;
  wire \vid_ram_din_o_OBUF[2]_inst_i_7_n_0 ;
  wire \vid_ram_din_o_OBUF[2]_inst_i_8_n_0 ;
  wire \vid_ram_din_o_OBUF[2]_inst_i_9_n_0 ;
  wire \vid_ram_din_o_OBUF[3]_inst_i_10_n_0 ;
  wire \vid_ram_din_o_OBUF[3]_inst_i_11_n_0 ;
  wire \vid_ram_din_o_OBUF[3]_inst_i_2_n_0 ;
  wire \vid_ram_din_o_OBUF[3]_inst_i_3_n_0 ;
  wire \vid_ram_din_o_OBUF[3]_inst_i_4_n_0 ;
  wire \vid_ram_din_o_OBUF[3]_inst_i_5_n_0 ;
  wire \vid_ram_din_o_OBUF[3]_inst_i_6_n_0 ;
  wire \vid_ram_din_o_OBUF[3]_inst_i_7_n_0 ;
  wire \vid_ram_din_o_OBUF[3]_inst_i_8_n_0 ;
  wire \vid_ram_din_o_OBUF[3]_inst_i_9_n_0 ;
  wire \vid_ram_din_o_OBUF[4]_inst_i_2_n_0 ;
  wire \vid_ram_din_o_OBUF[4]_inst_i_3_n_0 ;
  wire \vid_ram_din_o_OBUF[4]_inst_i_4_n_0 ;
  wire \vid_ram_din_o_OBUF[4]_inst_i_5_n_0 ;
  wire \vid_ram_din_o_OBUF[4]_inst_i_6_n_0 ;
  wire \vid_ram_din_o_OBUF[4]_inst_i_7_n_0 ;
  wire \vid_ram_din_o_OBUF[4]_inst_i_8_n_0 ;
  wire \vid_ram_din_o_OBUF[5]_inst_i_10_n_0 ;
  wire \vid_ram_din_o_OBUF[5]_inst_i_2_n_0 ;
  wire \vid_ram_din_o_OBUF[5]_inst_i_3_n_0 ;
  wire \vid_ram_din_o_OBUF[5]_inst_i_4_n_0 ;
  wire \vid_ram_din_o_OBUF[5]_inst_i_5_n_0 ;
  wire \vid_ram_din_o_OBUF[5]_inst_i_6_n_0 ;
  wire \vid_ram_din_o_OBUF[5]_inst_i_7_n_0 ;
  wire \vid_ram_din_o_OBUF[5]_inst_i_8_n_0 ;
  wire \vid_ram_din_o_OBUF[5]_inst_i_9_n_0 ;
  wire \vid_ram_din_o_OBUF[6]_inst_i_2_n_0 ;
  wire \vid_ram_din_o_OBUF[6]_inst_i_3_n_0 ;
  wire \vid_ram_din_o_OBUF[6]_inst_i_4_n_0 ;
  wire \vid_ram_din_o_OBUF[6]_inst_i_5_n_0 ;
  wire \vid_ram_din_o_OBUF[6]_inst_i_6_n_0 ;
  wire \vid_ram_din_o_OBUF[6]_inst_i_7_n_0 ;
  wire \vid_ram_din_o_OBUF[6]_inst_i_8_n_0 ;
  wire \vid_ram_din_o_OBUF[7]_inst_i_10_n_0 ;
  wire \vid_ram_din_o_OBUF[7]_inst_i_11_n_0 ;
  wire \vid_ram_din_o_OBUF[7]_inst_i_2_n_0 ;
  wire \vid_ram_din_o_OBUF[7]_inst_i_3_n_0 ;
  wire \vid_ram_din_o_OBUF[7]_inst_i_4_n_0 ;
  wire \vid_ram_din_o_OBUF[7]_inst_i_5_n_0 ;
  wire \vid_ram_din_o_OBUF[7]_inst_i_6_n_0 ;
  wire \vid_ram_din_o_OBUF[7]_inst_i_7_n_0 ;
  wire \vid_ram_din_o_OBUF[7]_inst_i_8_n_0 ;
  wire \vid_ram_din_o_OBUF[7]_inst_i_9_n_0 ;
  wire \vid_ram_din_o_OBUF[8]_inst_i_10_n_0 ;
  wire \vid_ram_din_o_OBUF[8]_inst_i_11_n_0 ;
  wire \vid_ram_din_o_OBUF[8]_inst_i_2_n_0 ;
  wire \vid_ram_din_o_OBUF[8]_inst_i_3_n_0 ;
  wire \vid_ram_din_o_OBUF[8]_inst_i_4_n_0 ;
  wire \vid_ram_din_o_OBUF[8]_inst_i_5_n_0 ;
  wire \vid_ram_din_o_OBUF[8]_inst_i_6_n_0 ;
  wire \vid_ram_din_o_OBUF[8]_inst_i_7_n_0 ;
  wire \vid_ram_din_o_OBUF[8]_inst_i_8_n_0 ;
  wire \vid_ram_din_o_OBUF[8]_inst_i_9_n_0 ;
  wire \vid_ram_din_o_OBUF[9]_inst_i_10_n_0 ;
  wire \vid_ram_din_o_OBUF[9]_inst_i_11_n_0 ;
  wire \vid_ram_din_o_OBUF[9]_inst_i_2_n_0 ;
  wire \vid_ram_din_o_OBUF[9]_inst_i_3_n_0 ;
  wire \vid_ram_din_o_OBUF[9]_inst_i_4_n_0 ;
  wire \vid_ram_din_o_OBUF[9]_inst_i_5_n_0 ;
  wire \vid_ram_din_o_OBUF[9]_inst_i_6_n_0 ;
  wire \vid_ram_din_o_OBUF[9]_inst_i_7_n_0 ;
  wire \vid_ram_din_o_OBUF[9]_inst_i_8_n_0 ;
  wire \vid_ram_din_o_OBUF[9]_inst_i_9_n_0 ;
  wire [15:0]vid_ram_dout_i;
  wire [15:0]vid_ram_dout_i_IBUF;
  wire vid_ram_dout_ready_i_3_n_0;
  wire vid_ram_gpu_cen;
  wire [14:13]vid_ram_gpu_din;
  wire vid_ram_gpu_dout_rdy_nxt;
  wire \vid_ram_line_addr[20]_i_2__0_n_0 ;
  wire \vid_ram_line_addr[20]_i_2_n_0 ;
  wire vid_ram_line_done0_carry__0_i_1__0_n_0;
  wire vid_ram_line_done0_carry__0_i_1_n_0;
  wire vid_ram_line_done0_carry__0_i_2__0_n_0;
  wire vid_ram_line_done0_carry__0_i_2_n_0;
  wire vid_ram_line_done0_carry_i_10__0_n_0;
  wire vid_ram_line_done0_carry_i_10__1_n_0;
  wire vid_ram_line_done0_carry_i_10_n_0;
  wire vid_ram_line_done0_carry_i_11_n_0;
  wire vid_ram_line_done0_carry_i_12_n_0;
  wire vid_ram_line_done0_carry_i_13_n_0;
  wire vid_ram_line_done0_carry_i_14_n_0;
  wire vid_ram_line_done0_carry_i_15_n_0;
  wire vid_ram_line_done0_carry_i_16_n_0;
  wire vid_ram_line_done0_carry_i_1__0_n_0;
  wire vid_ram_line_done0_carry_i_1__1_n_0;
  wire vid_ram_line_done0_carry_i_1__2_n_0;
  wire vid_ram_line_done0_carry_i_1__3_n_0;
  wire vid_ram_line_done0_carry_i_1_n_0;
  wire vid_ram_line_done0_carry_i_2__0_n_0;
  wire vid_ram_line_done0_carry_i_2__1_n_0;
  wire vid_ram_line_done0_carry_i_2__2_n_0;
  wire vid_ram_line_done0_carry_i_2__3_n_0;
  wire vid_ram_line_done0_carry_i_2_n_0;
  wire vid_ram_line_done0_carry_i_3__0_n_0;
  wire vid_ram_line_done0_carry_i_3__1_n_0;
  wire vid_ram_line_done0_carry_i_3__2_n_0;
  wire vid_ram_line_done0_carry_i_3__3_n_0;
  wire vid_ram_line_done0_carry_i_3_n_0;
  wire vid_ram_line_done0_carry_i_4__0_n_0;
  wire vid_ram_line_done0_carry_i_4__1_n_0;
  wire vid_ram_line_done0_carry_i_4__2_n_0;
  wire vid_ram_line_done0_carry_i_4__3_n_0;
  wire vid_ram_line_done0_carry_i_4_n_0;
  wire vid_ram_line_done0_carry_i_5__0_n_0;
  wire vid_ram_line_done0_carry_i_5__1_n_0;
  wire vid_ram_line_done0_carry_i_5__2_n_0;
  wire vid_ram_line_done0_carry_i_5_n_0;
  wire vid_ram_line_done0_carry_i_6__0_n_0;
  wire vid_ram_line_done0_carry_i_6__1_n_0;
  wire vid_ram_line_done0_carry_i_6__2_n_0;
  wire vid_ram_line_done0_carry_i_6_n_0;
  wire vid_ram_line_done0_carry_i_7__0_n_0;
  wire vid_ram_line_done0_carry_i_7__1_n_0;
  wire vid_ram_line_done0_carry_i_7__2_n_0;
  wire vid_ram_line_done0_carry_i_7_n_0;
  wire vid_ram_line_done0_carry_i_8__0_n_0;
  wire vid_ram_line_done0_carry_i_8__1_n_0;
  wire vid_ram_line_done0_carry_i_8__2_n_0;
  wire vid_ram_line_done0_carry_i_8_n_0;
  wire vid_ram_line_done0_carry_i_9__0_n_0;
  wire vid_ram_line_done0_carry_i_9__1_n_0;
  wire vid_ram_line_done0_carry_i_9_n_0;
  wire [16:2]vid_ram_refr_addr;
  wire vid_ram_refr_cen;
  wire vid_ram_refr_dout_rdy_nxt;
  wire [16:0]vid_ram_sw_addr;
  wire vid_ram_sw_cen;
  wire vid_ram_wen_o;
  wire vid_ram_wen_o_OBUF;
  wire vid_ram_wen_o_OBUF_inst_i_4_n_0;
  wire vid_ram_wen_o_OBUF_inst_i_5_n_0;
  wire vid_ram_wen_o_OBUF_inst_i_6_n_0;
  wire \vid_ram_width[1]_i_1_n_0 ;
  wire \vid_ram_width[2]_i_1_n_0 ;
  wire \vid_ram_width[3]_i_1_n_0 ;
  wire \vid_ram_width[4]_i_1_n_0 ;
  wire \vid_ram_width[5]_i_1_n_0 ;
  wire \vid_ram_width[6]_i_1_n_0 ;
  wire \vid_ram_width[7]_i_1_n_0 ;
  wire \vid_ram_width[8]_i_1__0_n_0 ;
  wire \vid_ram_width[8]_i_1_n_0 ;
  wire \vid_ram_width[8]_i_2__0_n_0 ;
  wire \vid_ram_width[8]_i_5_n_0 ;
  wire vid_ram_win_cl_swap_i_1__0_n_0;
  wire vid_ram_win_cl_swap_i_1_n_0;
  wire \vram_dst_addr[0]_i_2_n_0 ;
  wire \vram_dst_addr[0]_i_3_n_0 ;
  wire \vram_dst_addr[10]_i_1_n_0 ;
  wire \vram_dst_addr[10]_i_2_n_0 ;
  wire \vram_dst_addr[10]_i_3_n_0 ;
  wire \vram_dst_addr[10]_i_4_n_0 ;
  wire \vram_dst_addr[11]_i_1_n_0 ;
  wire \vram_dst_addr[11]_i_2_n_0 ;
  wire \vram_dst_addr[11]_i_3_n_0 ;
  wire \vram_dst_addr[11]_i_4_n_0 ;
  wire \vram_dst_addr[12]_i_1_n_0 ;
  wire \vram_dst_addr[12]_i_2_n_0 ;
  wire \vram_dst_addr[12]_i_3_n_0 ;
  wire \vram_dst_addr[12]_i_4_n_0 ;
  wire \vram_dst_addr[13]_i_1_n_0 ;
  wire \vram_dst_addr[13]_i_2_n_0 ;
  wire \vram_dst_addr[13]_i_3_n_0 ;
  wire \vram_dst_addr[13]_i_4_n_0 ;
  wire \vram_dst_addr[14]_i_1_n_0 ;
  wire \vram_dst_addr[14]_i_2_n_0 ;
  wire \vram_dst_addr[14]_i_3_n_0 ;
  wire \vram_dst_addr[14]_i_4_n_0 ;
  wire \vram_dst_addr[15]_i_1_n_0 ;
  wire \vram_dst_addr[15]_i_2_n_0 ;
  wire \vram_dst_addr[15]_i_3_n_0 ;
  wire \vram_dst_addr[15]_i_4_n_0 ;
  wire \vram_dst_addr[16]_i_1_n_0 ;
  wire \vram_dst_addr[16]_i_2_n_0 ;
  wire \vram_dst_addr[16]_i_3_n_0 ;
  wire \vram_dst_addr[16]_i_4_n_0 ;
  wire \vram_dst_addr[17]_i_1_n_0 ;
  wire \vram_dst_addr[17]_i_2_n_0 ;
  wire \vram_dst_addr[17]_i_3_n_0 ;
  wire \vram_dst_addr[17]_i_4_n_0 ;
  wire \vram_dst_addr[18]_i_1_n_0 ;
  wire \vram_dst_addr[18]_i_2_n_0 ;
  wire \vram_dst_addr[18]_i_3_n_0 ;
  wire \vram_dst_addr[18]_i_4_n_0 ;
  wire \vram_dst_addr[19]_i_1_n_0 ;
  wire \vram_dst_addr[19]_i_2_n_0 ;
  wire \vram_dst_addr[19]_i_3_n_0 ;
  wire \vram_dst_addr[19]_i_4_n_0 ;
  wire \vram_dst_addr[1]_i_2_n_0 ;
  wire \vram_dst_addr[1]_i_3_n_0 ;
  wire \vram_dst_addr[20]_i_1_n_0 ;
  wire \vram_dst_addr[20]_i_2_n_0 ;
  wire \vram_dst_addr[20]_i_3_n_0 ;
  wire \vram_dst_addr[20]_i_4_n_0 ;
  wire \vram_dst_addr[20]_i_5_n_0 ;
  wire \vram_dst_addr[2]_i_2_n_0 ;
  wire \vram_dst_addr[2]_i_3_n_0 ;
  wire \vram_dst_addr[3]_i_2_n_0 ;
  wire \vram_dst_addr[3]_i_3_n_0 ;
  wire \vram_dst_addr[3]_i_4_n_0 ;
  wire \vram_dst_addr[4]_i_1_n_0 ;
  wire \vram_dst_addr[4]_i_2_n_0 ;
  wire \vram_dst_addr[4]_i_3_n_0 ;
  wire \vram_dst_addr[4]_i_4_n_0 ;
  wire \vram_dst_addr[5]_i_1_n_0 ;
  wire \vram_dst_addr[5]_i_2_n_0 ;
  wire \vram_dst_addr[5]_i_3_n_0 ;
  wire \vram_dst_addr[5]_i_4_n_0 ;
  wire \vram_dst_addr[6]_i_1_n_0 ;
  wire \vram_dst_addr[6]_i_2_n_0 ;
  wire \vram_dst_addr[6]_i_3_n_0 ;
  wire \vram_dst_addr[6]_i_4_n_0 ;
  wire \vram_dst_addr[7]_i_1_n_0 ;
  wire \vram_dst_addr[7]_i_2_n_0 ;
  wire \vram_dst_addr[7]_i_3_n_0 ;
  wire \vram_dst_addr[7]_i_4_n_0 ;
  wire \vram_dst_addr[8]_i_1_n_0 ;
  wire \vram_dst_addr[8]_i_2_n_0 ;
  wire \vram_dst_addr[8]_i_3_n_0 ;
  wire \vram_dst_addr[8]_i_4_n_0 ;
  wire \vram_dst_addr[9]_i_1_n_0 ;
  wire \vram_dst_addr[9]_i_2_n_0 ;
  wire \vram_dst_addr[9]_i_3_n_0 ;
  wire \vram_dst_addr[9]_i_4_n_0 ;
  wire \vram_dst_addr_reg[0]_i_1_n_0 ;
  wire \vram_dst_addr_reg[1]_i_1_n_0 ;
  wire \vram_dst_addr_reg[2]_i_1_n_0 ;
  wire \vram_dst_addr_reg[3]_i_1_n_0 ;
  wire \vram_dst_mask[12]_i_2_n_0 ;
  wire \vram_dst_mask[14]_i_2_n_0 ;
  wire \vram_dst_mask[14]_i_3_n_0 ;
  wire \vram_dst_mask[15]_i_2_n_0 ;
  wire \vram_dst_mask[15]_i_3_n_0 ;
  wire \vram_dst_mask[15]_i_4_n_0 ;
  wire \vram_dst_mask[4]_i_2_n_0 ;
  wire \vram_dst_mask[6]_i_2_n_0 ;
  wire \vram_dst_mask[7]_i_2_n_0 ;
  wire \vram_dst_mask[7]_i_3_n_0 ;
  wire \vram_src_addr[0]_i_2_n_0 ;
  wire \vram_src_addr[0]_i_3_n_0 ;
  wire \vram_src_addr[10]_i_2_n_0 ;
  wire \vram_src_addr[10]_i_3_n_0 ;
  wire \vram_src_addr[10]_i_4_n_0 ;
  wire \vram_src_addr[11]_i_2_n_0 ;
  wire \vram_src_addr[11]_i_3_n_0 ;
  wire \vram_src_addr[11]_i_4_n_0 ;
  wire \vram_src_addr[12]_i_2_n_0 ;
  wire \vram_src_addr[12]_i_3_n_0 ;
  wire \vram_src_addr[12]_i_4_n_0 ;
  wire \vram_src_addr[13]_i_2_n_0 ;
  wire \vram_src_addr[13]_i_3_n_0 ;
  wire \vram_src_addr[13]_i_4_n_0 ;
  wire \vram_src_addr[14]_i_2_n_0 ;
  wire \vram_src_addr[14]_i_3_n_0 ;
  wire \vram_src_addr[14]_i_4_n_0 ;
  wire \vram_src_addr[15]_i_2_n_0 ;
  wire \vram_src_addr[15]_i_3_n_0 ;
  wire \vram_src_addr[15]_i_4_n_0 ;
  wire \vram_src_addr[16]_i_2_n_0 ;
  wire \vram_src_addr[16]_i_3_n_0 ;
  wire \vram_src_addr[16]_i_4_n_0 ;
  wire \vram_src_addr[17]_i_2_n_0 ;
  wire \vram_src_addr[17]_i_3_n_0 ;
  wire \vram_src_addr[17]_i_4_n_0 ;
  wire \vram_src_addr[18]_i_2_n_0 ;
  wire \vram_src_addr[18]_i_3_n_0 ;
  wire \vram_src_addr[18]_i_4_n_0 ;
  wire \vram_src_addr[19]_i_2_n_0 ;
  wire \vram_src_addr[19]_i_3_n_0 ;
  wire \vram_src_addr[19]_i_4_n_0 ;
  wire \vram_src_addr[1]_i_2_n_0 ;
  wire \vram_src_addr[1]_i_3_n_0 ;
  wire \vram_src_addr[20]_i_2_n_0 ;
  wire \vram_src_addr[20]_i_3_n_0 ;
  wire \vram_src_addr[20]_i_4_n_0 ;
  wire \vram_src_addr[20]_i_5_n_0 ;
  wire \vram_src_addr[2]_i_2_n_0 ;
  wire \vram_src_addr[2]_i_3_n_0 ;
  wire \vram_src_addr[3]_i_2_n_0 ;
  wire \vram_src_addr[3]_i_3_n_0 ;
  wire \vram_src_addr[3]_i_4_n_0 ;
  wire \vram_src_addr[3]_i_5_n_0 ;
  wire \vram_src_addr[3]_i_6_n_0 ;
  wire \vram_src_addr[4]_i_2_n_0 ;
  wire \vram_src_addr[4]_i_3_n_0 ;
  wire \vram_src_addr[4]_i_4_n_0 ;
  wire \vram_src_addr[5]_i_2_n_0 ;
  wire \vram_src_addr[5]_i_3_n_0 ;
  wire \vram_src_addr[5]_i_4_n_0 ;
  wire \vram_src_addr[6]_i_2_n_0 ;
  wire \vram_src_addr[6]_i_3_n_0 ;
  wire \vram_src_addr[6]_i_4_n_0 ;
  wire \vram_src_addr[7]_i_2_n_0 ;
  wire \vram_src_addr[7]_i_3_n_0 ;
  wire \vram_src_addr[7]_i_4_n_0 ;
  wire \vram_src_addr[8]_i_2_n_0 ;
  wire \vram_src_addr[8]_i_3_n_0 ;
  wire \vram_src_addr[8]_i_4_n_0 ;
  wire \vram_src_addr[9]_i_2_n_0 ;
  wire \vram_src_addr[9]_i_3_n_0 ;
  wire \vram_src_addr[9]_i_4_n_0 ;
  wire \vram_src_mask[11]_i_2_n_0 ;
  wire \vram_src_mask[11]_i_3_n_0 ;
  wire \vram_src_mask[11]_i_4_n_0 ;
  wire \vram_src_mask[12]_i_2_n_0 ;
  wire \vram_src_mask[13]_i_2_n_0 ;
  wire \vram_src_mask[13]_i_3_n_0 ;
  wire \vram_src_mask[13]_i_4_n_0 ;
  wire \vram_src_mask[13]_i_5_n_0 ;
  wire \vram_src_mask[13]_i_6_n_0 ;
  wire \vram_src_mask[14]_i_2_n_0 ;
  wire \vram_src_mask[15]_i_1_n_0 ;
  wire \vram_src_mask[15]_i_3_n_0 ;
  wire \vram_src_mask[15]_i_4_n_0 ;
  wire \vram_src_mask[15]_i_5_n_0 ;
  wire \vram_src_mask[15]_i_6_n_0 ;
  wire \vram_src_mask[15]_i_7_n_0 ;
  wire \vram_src_mask[15]_i_8_n_0 ;
  wire \vram_src_mask[1]_i_2_n_0 ;
  wire \vram_src_mask[1]_i_3_n_0 ;
  wire \vram_src_mask[2]_i_2_n_0 ;
  wire \vram_src_mask[3]_i_2_n_0 ;
  wire \vram_src_mask[3]_i_3_n_0 ;
  wire \vram_src_mask[5]_i_2_n_0 ;
  wire \vram_src_mask[6]_i_2_n_0 ;
  wire \vram_src_mask[7]_i_2_n_0 ;
  wire \vram_src_mask[7]_i_3_n_0 ;
  wire \vram_src_mask[7]_i_4_n_0 ;
  wire \vram_src_mask[7]_i_5_n_0 ;
  wire \vram_src_mask[9]_i_2_n_0 ;
  wire \vram_src_mask[9]_i_3_n_0 ;
  wire \width_cnt[5]_i_2_n_0 ;
  wire \width_cnt[8]_i_1_n_0 ;
  wire \width_cnt[8]_i_3_n_0 ;
  wire \width_cnt[8]_i_4_n_0 ;
  wire \wr_ptr[0]_i_1_n_0 ;
  wire \wr_ptr[1]_i_1_n_0 ;
  wire \wr_ptr[2]_i_1_n_0 ;
  wire \wr_ptr[2]_i_2_n_0 ;
  wire \wr_ptr[3]_i_1_n_0 ;
  wire \wr_ptr[3]_i_2_n_0 ;
  wire [3:0]\NLW_FSM_onehot_lt24_state_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_display_refr_cnt_reg[12]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_display_refr_cnt_reg[4]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_display_refr_cnt_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_lt24_pixel_cnt_reg[12]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_lt24_pixel_cnt_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_lt24_pixel_cnt_reg[4]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_lt24_pixel_cnt_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr__43_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr__43_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr__43_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr__43_carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr__43_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update_nxt_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update_nxt_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_line_done0_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__61_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__61_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__61_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__61_carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__61_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_done0_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__61_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__61_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__61_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__61_carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__61_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_done0_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/pixel_is_transparent_nxt0_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/pixel_is_transparent_nxt0_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align_carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align_carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done0_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done0_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_refresh_timer_reg[12]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_refresh_timer_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_refresh_timer_reg[20]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_refresh_timer_reg[23]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_refresh_timer_reg[4]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_refresh_timer_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_vid_ram_column_count_reg[3]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_vid_ram_column_count_reg[3]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_vid_ram_column_count_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_vid_ram_column_count_reg[7]_i_2__0_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h00040000)) 
    \FSM_onehot_gpu_state[0]_i_1 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in13_in ),
        .I1(gpu_enable),
        .I2(\ogfx_reg_inst/gpu_stat_fifo_empty ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[7] ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[5] ),
        .O(\FSM_onehot_gpu_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0202020002000200)) 
    \FSM_onehot_gpu_state[10]_i_1 
       (.I0(\FSM_onehot_gpu_state[10]_i_2_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in3_in ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[7] ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in5_in ),
        .I4(\ogfx_reg_inst/gpu_stat_fifo_empty ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[10] ),
        .O(\FSM_onehot_gpu_state[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_onehot_gpu_state[10]_i_2 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in13_in ),
        .I1(gpu_enable),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[5] ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[3] ),
        .O(\FSM_onehot_gpu_state[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4044404440444040)) 
    \FSM_onehot_gpu_state[1]_i_1 
       (.I0(\FSM_onehot_gpu_state[2]_i_4_n_0 ),
        .I1(\FSM_onehot_gpu_state[9]_i_3_n_0 ),
        .I2(\FSM_onehot_gpu_state[2]_i_3_n_0 ),
        .I3(\FSM_onehot_gpu_state[1]_i_2_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in7_in ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in3_in ),
        .O(\FSM_onehot_gpu_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFFFFFE)) 
    \FSM_onehot_gpu_state[1]_i_2 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[5] ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[7] ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[10] ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in5_in ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[3] ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in3_in ),
        .O(\FSM_onehot_gpu_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFBFAFEFEFAFAF)) 
    \FSM_onehot_gpu_state[2]_i_1 
       (.I0(\FSM_onehot_gpu_state[2]_i_2_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in13_in ),
        .I2(gpu_enable),
        .I3(\FSM_onehot_gpu_state[2]_i_3_n_0 ),
        .I4(\ogfx_reg_inst/gpu_stat_fifo_empty ),
        .I5(\FSM_onehot_gpu_state[2]_i_4_n_0 ),
        .O(\FSM_onehot_gpu_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002020F00)) 
    \FSM_onehot_gpu_state[2]_i_2 
       (.I0(\FSM_onehot_gpu_state[9]_i_4_n_0 ),
        .I1(\FSM_onehot_gpu_state[6]_i_2_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in13_in ),
        .I3(\FSM_onehot_gpu_state[2]_i_4_n_0 ),
        .I4(\FSM_onehot_gpu_state[2]_i_5_n_0 ),
        .I5(\FSM_onehot_gpu_state[1]_i_2_n_0 ),
        .O(\FSM_onehot_gpu_state[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h040C0C00)) 
    \FSM_onehot_gpu_state[2]_i_3 
       (.I0(gpu_data[13]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[7] ),
        .I2(\reg_access[3]_i_5_n_0 ),
        .I3(gpu_data[14]),
        .I4(gpu_data[15]),
        .O(\FSM_onehot_gpu_state[2]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_gpu_state[2]_i_4 
       (.I0(\ogfx_gpu_inst/exec_fill ),
        .I1(\ogfx_gpu_inst/exec_copy ),
        .I2(\ogfx_gpu_inst/exec_copy_trans ),
        .O(\FSM_onehot_gpu_state[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_gpu_state[2]_i_5 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in3_in ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in7_in ),
        .O(\FSM_onehot_gpu_state[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000200AAAAAAAA)) 
    \FSM_onehot_gpu_state[3]_i_1 
       (.I0(\FSM_onehot_gpu_state[9]_i_3_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in3_in ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[5] ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_gpu_state[3]_i_2_n_0 ),
        .I5(\FSM_onehot_gpu_state[3]_i_3_n_0 ),
        .O(\FSM_onehot_gpu_state[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_gpu_state[3]_i_2 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[7] ),
        .I1(\ogfx_reg_inst/gpu_stat_fifo_cnt [0]),
        .I2(\ogfx_reg_inst/gpu_stat_fifo_cnt [1]),
        .I3(\ogfx_reg_inst/gpu_stat_fifo_cnt [3]),
        .I4(\ogfx_reg_inst/gpu_stat_fifo_cnt [2]),
        .O(\FSM_onehot_gpu_state[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF444444F4)) 
    \FSM_onehot_gpu_state[3]_i_3 
       (.I0(\reg_access[2]_i_5_n_0 ),
        .I1(\reg_access[3]_i_6_n_0 ),
        .I2(gfx_irq_gpu_cmd_done_i_11_n_0),
        .I3(\reg_access[3]_i_5_n_0 ),
        .I4(gfx_irq_gpu_cmd_done_i_7_n_0),
        .I5(\reg_access[2]_i_3_n_0 ),
        .O(\FSM_onehot_gpu_state[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \FSM_onehot_gpu_state[4]_i_1 
       (.I0(\FSM_onehot_gpu_state[9]_i_3_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in3_in ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[5] ),
        .I3(\ogfx_reg_inst/gpu_stat_fifo_empty ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[7] ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[3] ),
        .O(\FSM_onehot_gpu_state[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h003000B000300000)) 
    \FSM_onehot_gpu_state[5]_i_1 
       (.I0(\ogfx_reg_inst/gpu_stat_fifo_empty ),
        .I1(\FSM_onehot_gpu_state[5]_i_2_n_0 ),
        .I2(gpu_enable),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in13_in ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[7] ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[5] ),
        .O(\FSM_onehot_gpu_state[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \FSM_onehot_gpu_state[5]_i_2 
       (.I0(\reg_access[3]_i_5_n_0 ),
        .I1(\reg_access[0]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[7] ),
        .O(\FSM_onehot_gpu_state[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4040444040404040)) 
    \FSM_onehot_gpu_state[6]_i_1 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in13_in ),
        .I1(gpu_enable),
        .I2(gfx_irq_gpu_cmd_done_i_4_n_0),
        .I3(\FSM_onehot_gpu_state[6]_i_2_n_0 ),
        .I4(gpu_get_data),
        .I5(\FSM_onehot_gpu_state[6]_i_3_n_0 ),
        .O(\FSM_onehot_gpu_state[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_gpu_state[6]_i_2 
       (.I0(gpu_cmd_error_evt),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in14_in ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[9] ),
        .O(\FSM_onehot_gpu_state[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_gpu_state[6]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[10] ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[5] ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[3] ),
        .O(\FSM_onehot_gpu_state[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE000000000000)) 
    \FSM_onehot_gpu_state[7]_i_1 
       (.I0(\ogfx_reg_inst/gpu_stat_fifo_cnt [2]),
        .I1(\ogfx_reg_inst/gpu_stat_fifo_cnt [3]),
        .I2(\ogfx_reg_inst/gpu_stat_fifo_cnt [1]),
        .I3(\ogfx_reg_inst/gpu_stat_fifo_cnt [0]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in13_in ),
        .I5(gpu_enable),
        .O(\FSM_onehot_gpu_state[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \FSM_onehot_gpu_state[8]_i_1 
       (.I0(\FSM_onehot_gpu_state[8]_i_2_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[10] ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in5_in ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[3] ),
        .O(\FSM_onehot_gpu_state[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \FSM_onehot_gpu_state[8]_i_2 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[7] ),
        .I1(\ogfx_reg_inst/gpu_stat_fifo_empty ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[5] ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in3_in ),
        .I4(gpu_enable),
        .I5(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in13_in ),
        .O(\FSM_onehot_gpu_state[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \FSM_onehot_gpu_state[9]_i_1 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[10] ),
        .I1(gpu_get_data),
        .I2(\FSM_onehot_gpu_state[9]_i_3_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[5] ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[3] ),
        .I5(\FSM_onehot_gpu_state[9]_i_4_n_0 ),
        .O(\FSM_onehot_gpu_state[9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_gpu_state[9]_i_2 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in7_in ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in3_in ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in5_in ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[7] ),
        .O(gpu_get_data));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_gpu_state[9]_i_3 
       (.I0(gpu_enable),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in13_in ),
        .O(\FSM_onehot_gpu_state[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0001000100015555)) 
    \FSM_onehot_gpu_state[9]_i_4 
       (.I0(\vram_src_addr[20]_i_3_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[9] ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in14_in ),
        .O(\FSM_onehot_gpu_state[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAEAFFEA)) 
    \FSM_onehot_lt24_state[10]_i_1 
       (.I0(\FSM_onehot_lt24_state[10]_i_2_n_0 ),
        .I1(\FSM_onehot_lt24_state[10]_i_3_n_0 ),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt2 ),
        .I3(lt24_status[1]),
        .I4(lt24_cmd_param_rdy),
        .I5(lt24_cmd_has_param),
        .O(\FSM_onehot_lt24_state[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h04FF04FF04FF0404)) 
    \FSM_onehot_lt24_state[10]_i_2 
       (.I0(\FSM_onehot_lt24_state[10]_i_4_n_0 ),
        .I1(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[10] ),
        .I2(lt24_cmd_param_rdy),
        .I3(\FSM_onehot_lt24_state[10]_i_5_n_0 ),
        .I4(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[13] ),
        .I5(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[9] ),
        .O(\FSM_onehot_lt24_state[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_lt24_state[10]_i_3 
       (.I0(\ogfx_if_lt24_inst/p_0_in13_in ),
        .I1(\ogfx_if_lt24_inst/p_1_in14_in ),
        .O(\FSM_onehot_lt24_state[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_lt24_state[10]_i_4 
       (.I0(lt24_cmd_dfill_wr),
        .I1(\ogfx_if_lt24_inst/refresh_trigger ),
        .O(\FSM_onehot_lt24_state[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_onehot_lt24_state[10]_i_5 
       (.I0(lt24_cmd_has_param),
        .I1(\ogfx_if_lt24_inst/lt24_timer_done ),
        .O(\FSM_onehot_lt24_state[10]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_lt24_state[12]_i_1 
       (.I0(\FSM_onehot_lt24_state[12]_i_2_n_0 ),
        .I1(\ogfx_if_lt24_inst/lt24_timer_done ),
        .I2(\ogfx_if_lt24_inst/p_1_in24_in ),
        .O(\FSM_onehot_lt24_state[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2F22222200000000)) 
    \FSM_onehot_lt24_state[12]_i_2 
       (.I0(\FSM_onehot_lt24_state[12]_i_3_n_0 ),
        .I1(lt24_cmd_dfill_wr),
        .I2(\ogfx_if_lt24_inst/status_gts_match ),
        .I3(\ogfx_if_lt24_inst/p_7_in ),
        .I4(\ogfx_if_lt24_inst/lt24_timer_done ),
        .I5(lt24_cfg_refr_sync_en),
        .O(\FSM_onehot_lt24_state[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_lt24_state[12]_i_3 
       (.I0(\ogfx_if_lt24_inst/refresh_trigger ),
        .I1(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[10] ),
        .O(\FSM_onehot_lt24_state[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1000FFFF10001000)) 
    \FSM_onehot_lt24_state[15]_i_1 
       (.I0(lt24_cmd_dfill_wr),
        .I1(\ogfx_if_lt24_inst/refresh_trigger ),
        .I2(lt24_cmd_param_rdy),
        .I3(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[10] ),
        .I4(\ogfx_if_lt24_inst/lt24_timer_done ),
        .I5(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[15] ),
        .O(\FSM_onehot_lt24_state[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \FSM_onehot_lt24_state[16]_i_1 
       (.I0(\ogfx_if_lt24_inst/p_1_in4_in ),
        .I1(\ogfx_if_lt24_inst/lt24_timer_done ),
        .I2(\ogfx_if_lt24_inst/p_0_in13_in ),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt2 ),
        .O(\FSM_onehot_lt24_state[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_lt24_state[18]_i_1 
       (.I0(lt24_cmd_dfill_wr),
        .I1(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[10] ),
        .I2(\ogfx_if_lt24_inst/lt24_timer_done ),
        .I3(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[18] ),
        .O(\FSM_onehot_lt24_state[18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_lt24_state[1]_i_1 
       (.I0(\ogfx_if_lt24_inst/p_1_in2_in ),
        .I1(\ogfx_if_lt24_inst/lt24_timer_done ),
        .I2(\ogfx_if_lt24_inst/p_5_in22_in ),
        .O(\FSM_onehot_lt24_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF82000082)) 
    \FSM_onehot_lt24_state[20]_i_1 
       (.I0(\FSM_onehot_lt24_state[20]_i_3_n_0 ),
        .I1(\ogfx_if_lt24_inst/lt24_timer [1]),
        .I2(lt24_cfg_clk[1]),
        .I3(lt24_cfg_clk[2]),
        .I4(\ogfx_if_lt24_inst/lt24_timer [2]),
        .I5(\FSM_onehot_lt24_state[20]_i_4_n_0 ),
        .O(\ogfx_if_lt24_inst/lt24_timer_done ));
  LUT3 #(
    .INIT(8'hF4)) 
    \FSM_onehot_lt24_state[20]_i_2 
       (.I0(\ogfx_if_lt24_inst/lt24_pixel_cnt_done ),
        .I1(\ogfx_if_lt24_inst/p_1_in14_in ),
        .I2(\ogfx_if_lt24_inst/p_1_in16_in ),
        .O(\FSM_onehot_lt24_state[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4004)) 
    \FSM_onehot_lt24_state[20]_i_3 
       (.I0(\ogfx_if_lt24_inst/lt24_timer [3]),
        .I1(lt24_d_en_o_OBUF),
        .I2(\ogfx_if_lt24_inst/lt24_timer [0]),
        .I3(lt24_cfg_clk[0]),
        .O(\FSM_onehot_lt24_state[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h90090000)) 
    \FSM_onehot_lt24_state[20]_i_4 
       (.I0(\ogfx_if_lt24_inst/lt24_timer [1]),
        .I1(lt24_cfg_clk[0]),
        .I2(\ogfx_if_lt24_inst/lt24_timer [2]),
        .I3(lt24_cfg_clk[1]),
        .I4(\FSM_onehot_lt24_state[20]_i_6_n_0 ),
        .O(\FSM_onehot_lt24_state[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \FSM_onehot_lt24_state[20]_i_5 
       (.I0(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[3] ),
        .I1(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[2] ),
        .I2(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_lt24_state[20]_i_7_n_0 ),
        .I4(\FSM_onehot_lt24_state[20]_i_8_n_0 ),
        .I5(\FSM_onehot_lt24_state[20]_i_9_n_0 ),
        .O(\ogfx_if_lt24_inst/lt24_pixel_cnt_done ));
  LUT4 #(
    .INIT(16'h1001)) 
    \FSM_onehot_lt24_state[20]_i_6 
       (.I0(\ogfx_if_lt24_inst/lt24_timer [0]),
        .I1(lt24_d_en_o_OBUF),
        .I2(\ogfx_if_lt24_inst/lt24_timer [3]),
        .I3(lt24_cfg_clk[2]),
        .O(\FSM_onehot_lt24_state[20]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_onehot_lt24_state[20]_i_7 
       (.I0(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[7] ),
        .I1(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[6] ),
        .I2(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[5] ),
        .I3(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[4] ),
        .O(\FSM_onehot_lt24_state[20]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_onehot_lt24_state[20]_i_8 
       (.I0(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[11] ),
        .I1(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[10] ),
        .I2(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[9] ),
        .I3(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[8] ),
        .O(\FSM_onehot_lt24_state[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_lt24_state[20]_i_9 
       (.I0(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[12] ),
        .I1(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[13] ),
        .I2(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[14] ),
        .I3(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[15] ),
        .I4(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[17] ),
        .I5(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[16] ),
        .O(\FSM_onehot_lt24_state[20]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \FSM_onehot_lt24_state[21]_i_1 
       (.I0(\ogfx_if_lt24_inst/p_10_in ),
        .I1(\ogfx_if_lt24_inst/lt24_timer_done ),
        .I2(\ogfx_if_lt24_inst/p_1_in14_in ),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt2 ),
        .O(\FSM_onehot_lt24_state[21]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_lt24_state[21]_i_2 
       (.I0(\ogfx_if_lt24_inst/lt24_timer_done ),
        .I1(\ogfx_if_lt24_inst/lt24_pixel_cnt_done ),
        .O(\ogfx_if_lt24_inst/lt24_state_nxt2 ));
  LUT5 #(
    .INIT(32'hF4004400)) 
    \FSM_onehot_lt24_state[22]_i_1 
       (.I0(lt24_cmd_param_rdy),
        .I1(lt24_status[1]),
        .I2(\ogfx_if_lt24_inst/lt24_timer_done ),
        .I3(lt24_cmd_has_param),
        .I4(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[9] ),
        .O(\FSM_onehot_lt24_state[22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_lt24_state[4]_i_1 
       (.I0(\ogfx_if_lt24_inst/refresh_trigger_clr ),
        .I1(\ogfx_if_lt24_inst/lt24_timer_done ),
        .I2(\ogfx_if_lt24_inst/p_0_in15_in ),
        .O(\FSM_onehot_lt24_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \FSM_onehot_lt24_state[5]_i_1 
       (.I0(\ogfx_if_lt24_inst/refresh_data_request_reg ),
        .I1(refresh_data_ready),
        .I2(\FSM_onehot_lt24_state[6]_i_2_n_0 ),
        .I3(\ogfx_if_lt24_inst/lt24_timer_done ),
        .I4(\ogfx_if_lt24_inst/p_1_in4_in ),
        .O(\FSM_onehot_lt24_state[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \FSM_onehot_lt24_state[6]_i_1 
       (.I0(\FSM_onehot_lt24_state[6]_i_2_n_0 ),
        .I1(refresh_data_ready),
        .I2(\ogfx_if_lt24_inst/refresh_data_request_reg ),
        .O(\FSM_onehot_lt24_state[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFAA20)) 
    \FSM_onehot_lt24_state[6]_i_2 
       (.I0(\ogfx_if_lt24_inst/lt24_timer_done ),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt2 ),
        .I2(\ogfx_if_lt24_inst/p_0_in13_in ),
        .I3(\ogfx_if_lt24_inst/p_0_in15_in ),
        .I4(\ogfx_if_lt24_inst/p_2_in11_in ),
        .O(\FSM_onehot_lt24_state[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFECEFECECECECE)) 
    \FSM_onehot_lt24_state[7]_i_1 
       (.I0(\ogfx_if_lt24_inst/refresh_trigger_clr ),
        .I1(\FSM_onehot_lt24_state[7]_i_2_n_0 ),
        .I2(\ogfx_if_lt24_inst/lt24_timer_done ),
        .I3(lt24_cfg_refr_sync_en),
        .I4(\ogfx_if_lt24_inst/status_gts_match ),
        .I5(\ogfx_if_lt24_inst/p_7_in ),
        .O(\FSM_onehot_lt24_state[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \FSM_onehot_lt24_state[7]_i_2 
       (.I0(lt24_cfg_refr_sync_en),
        .I1(lt24_cmd_dfill_wr),
        .I2(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[10] ),
        .I3(\ogfx_if_lt24_inst/refresh_trigger ),
        .O(\FSM_onehot_lt24_state[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FSM_onehot_lt24_state[7]_i_4 
       (.I0(lt24_cfg_refr_sync_val[9]),
        .I1(\ogfx_if_lt24_inst/status_gts [9]),
        .O(\FSM_onehot_lt24_state[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_onehot_lt24_state[7]_i_5 
       (.I0(\ogfx_if_lt24_inst/status_gts [6]),
        .I1(lt24_cfg_refr_sync_val[6]),
        .I2(\ogfx_if_lt24_inst/status_gts [7]),
        .I3(lt24_cfg_refr_sync_val[7]),
        .I4(lt24_cfg_refr_sync_val[8]),
        .I5(\ogfx_if_lt24_inst/status_gts [8]),
        .O(\FSM_onehot_lt24_state[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_onehot_lt24_state[7]_i_6 
       (.I0(\ogfx_if_lt24_inst/status_gts [3]),
        .I1(lt24_cfg_refr_sync_val[3]),
        .I2(\ogfx_if_lt24_inst/status_gts [4]),
        .I3(lt24_cfg_refr_sync_val[4]),
        .I4(lt24_cfg_refr_sync_val[5]),
        .I5(\ogfx_if_lt24_inst/status_gts [5]),
        .O(\FSM_onehot_lt24_state[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_onehot_lt24_state[7]_i_7 
       (.I0(\ogfx_if_lt24_inst/status_gts [0]),
        .I1(lt24_cfg_refr_sync_val[0]),
        .I2(\ogfx_if_lt24_inst/status_gts [1]),
        .I3(lt24_cfg_refr_sync_val[1]),
        .I4(lt24_cfg_refr_sync_val[2]),
        .I5(\ogfx_if_lt24_inst/status_gts [2]),
        .O(\FSM_onehot_lt24_state[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAC0EAC0EAC0EA)) 
    \FSM_onehot_lt24_state[8]_i_1 
       (.I0(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[8] ),
        .I1(lt24_status[1]),
        .I2(lt24_cmd_param_rdy),
        .I3(\ogfx_if_lt24_inst/lt24_timer_done ),
        .I4(lt24_cmd_has_param),
        .I5(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[13] ),
        .O(\FSM_onehot_lt24_state[8]_i_1_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \FSM_onehot_lt24_state_reg[7]_i_3 
       (.CI(\<const0> ),
        .CO({\ogfx_if_lt24_inst/status_gts_match ,\NLW_FSM_onehot_lt24_state_reg[7]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\FSM_onehot_lt24_state[7]_i_4_n_0 ,\FSM_onehot_lt24_state[7]_i_5_n_0 ,\FSM_onehot_lt24_state[7]_i_6_n_0 ,\FSM_onehot_lt24_state[7]_i_7_n_0 }));
  LUT5 #(
    .INIT(32'h888A8A8A)) 
    \FSM_sequential_dma_state[0]_i_1 
       (.I0(gpu_enable),
        .I1(\FSM_sequential_dma_state[0]_i_2_n_0 ),
        .I2(\FSM_sequential_dma_state[0]_i_3_n_0 ),
        .I3(\FSM_sequential_dma_state[0]_i_4_n_0 ),
        .I4(\FSM_sequential_dma_state[0]_i_5_n_0 ),
        .O(\FSM_sequential_dma_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA0CAA8CAF00AF00)) 
    \FSM_sequential_dma_state[0]_i_2 
       (.I0(\FSM_sequential_dma_state[1]_i_5_n_0 ),
        .I1(\FSM_sequential_dma_state[2]_i_4_n_0 ),
        .I2(\FSM_sequential_dma_state[1]_i_4_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I4(next_addr__0_carry__0_i_9__2_n_0),
        .I5(\FSM_sequential_dma_state[1]_i_6_n_0 ),
        .O(\FSM_sequential_dma_state[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFF8FFFB)) 
    \FSM_sequential_dma_state[0]_i_3 
       (.I0(next_addr__0_carry__0_i_9__2_n_0),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\vram_src_addr[20]_i_3_n_0 ),
        .O(\FSM_sequential_dma_state[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h000D)) 
    \FSM_sequential_dma_state[0]_i_4 
       (.I0(\ogfx_gpu_inst/exec_copy ),
        .I1(\vram_src_mask[15]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/exec_copy_trans ),
        .I3(\FSM_sequential_dma_state[2]_i_4_n_0 ),
        .O(\FSM_sequential_dma_state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000FE00000000)) 
    \FSM_sequential_dma_state[0]_i_5 
       (.I0(\ogfx_gpu_inst/exec_fill ),
        .I1(\ogfx_gpu_inst/exec_copy ),
        .I2(\ogfx_gpu_inst/exec_copy_trans ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/pixel_is_transparent_reg_reg_n_0 ),
        .I4(pixel_is_transparent_reg_i_2_n_0),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .O(\FSM_sequential_dma_state[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2323202320232023)) 
    \FSM_sequential_dma_state[1]_i_1 
       (.I0(\FSM_sequential_dma_state[1]_i_2_n_0 ),
        .I1(\FSM_sequential_dma_state[1]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I3(\FSM_sequential_dma_state[1]_i_4_n_0 ),
        .I4(\FSM_sequential_dma_state[1]_i_5_n_0 ),
        .I5(\FSM_sequential_dma_state[1]_i_6_n_0 ),
        .O(\FSM_sequential_dma_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007F777F7F)) 
    \FSM_sequential_dma_state[1]_i_2 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I1(\FSM_sequential_dma_state[1]_i_6_n_0 ),
        .I2(\width_cnt[8]_i_3_n_0 ),
        .I3(\FSM_onehot_gpu_state[2]_i_4_n_0 ),
        .I4(vid_ram_wen_o_OBUF_inst_i_4_n_0),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .O(\FSM_sequential_dma_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h555555555757F757)) 
    \FSM_sequential_dma_state[1]_i_3 
       (.I0(gpu_enable),
        .I1(next_addr__0_carry__0_i_9__2_n_0),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I3(\FSM_sequential_dma_state[1]_i_6_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I5(\FSM_sequential_dma_state[2]_i_4_n_0 ),
        .O(\FSM_sequential_dma_state[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_dma_state[1]_i_4 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .O(\FSM_sequential_dma_state[1]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_sequential_dma_state[1]_i_5 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I2(\width_cnt[8]_i_3_n_0 ),
        .O(\FSM_sequential_dma_state[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD0FFD0D0D0D0)) 
    \FSM_sequential_dma_state[1]_i_6 
       (.I0(\ogfx_ram_arbiter_inst/gpu_is_last_owner ),
        .I1(vid_ram_refr_cen),
        .I2(vid_ram_sw_cen),
        .I3(vid_ram_wen_o_OBUF_inst_i_4_n_0),
        .I4(vid_ram_dout_ready_i_3_n_0),
        .I5(\vid_ram_data_sel[3]_i_3_n_0 ),
        .O(\FSM_sequential_dma_state[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAA0200)) 
    \FSM_sequential_dma_state[2]_i_1 
       (.I0(gpu_enable),
        .I1(vid_ram_gpu_dout_rdy_nxt),
        .I2(vid_ram_gpu_cen),
        .I3(vid_ram_wen_o_OBUF_inst_i_5_n_0),
        .I4(\FSM_sequential_dma_state[2]_i_2_n_0 ),
        .I5(\FSM_sequential_dma_state[2]_i_3_n_0 ),
        .O(\FSM_sequential_dma_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000F000F000F1F0)) 
    \FSM_sequential_dma_state[2]_i_2 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I2(\FSM_sequential_dma_state[1]_i_5_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I4(\FSM_sequential_dma_state[2]_i_4_n_0 ),
        .I5(next_addr__0_carry__0_i_9__2_n_0),
        .O(\FSM_sequential_dma_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0002202200020002)) 
    \FSM_sequential_dma_state[2]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I3(\FSM_sequential_dma_state[2]_i_4_n_0 ),
        .I4(\FSM_onehot_gpu_state[2]_i_4_n_0 ),
        .I5(vid_ram_wen_o_OBUF_inst_i_4_n_0),
        .O(\FSM_sequential_dma_state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1515145455555555)) 
    \FSM_sequential_dma_state[2]_i_4 
       (.I0(\FSM_onehot_gpu_state[2]_i_4_n_0 ),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I5(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .O(\FSM_sequential_dma_state[2]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hE0E000E0E0E0E0E0)) 
    \FSM_sequential_lut_state[0]_i_1 
       (.I0(\FSM_sequential_lut_state[0]_i_2_n_0 ),
        .I1(\FSM_sequential_lut_state[0]_i_3_n_0 ),
        .I2(lt24_status[2]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [1]),
        .I4(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [0]),
        .I5(\ogfx_ram_arbiter_inst/sw_lram_access_granted ),
        .O(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state_nxt [0]));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_lut_state[0]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I1(sw_lut_enable),
        .O(\FSM_sequential_lut_state[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF1FF)) 
    \FSM_sequential_lut_state[0]_i_3 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter [0]),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter [1]),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [1]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [0]),
        .O(\FSM_sequential_lut_state[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_lut_state[0]_i_4 
       (.I0(\ogfx_if_lt24_inst/p_0_in15_in ),
        .I1(\ogfx_if_lt24_inst/p_2_in11_in ),
        .I2(\ogfx_if_lt24_inst/p_0_in13_in ),
        .I3(\ogfx_if_lt24_inst/refresh_trigger_clr ),
        .I4(\ogfx_if_lt24_inst/p_1_in4_in ),
        .O(lt24_status[2]));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAAAAAA)) 
    \FSM_sequential_lut_state[1]_i_1 
       (.I0(\FSM_sequential_lut_state[1]_i_2_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter_nxt [1]),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [0]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [1]),
        .I4(\FSM_sequential_lut_state[1]_i_3_n_0 ),
        .I5(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter_nxt [2]),
        .O(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state_nxt [1]));
  LUT5 #(
    .INIT(32'h28282808)) 
    \FSM_sequential_lut_state[1]_i_2 
       (.I0(lt24_status[2]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [1]),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [0]),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter [0]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter [1]),
        .O(\FSM_sequential_lut_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9A5555AAFFFFFFFF)) 
    \FSM_sequential_lut_state[1]_i_3 
       (.I0(\fifo_counter[2]_i_2_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter [1]),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter [2]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter [0]),
        .I4(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_ram_dout_ready ),
        .I5(lt24_status[2]),
        .O(\FSM_sequential_lut_state[1]_i_3_n_0 ));
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  IBUF dbg_freeze_i_IBUF_inst
       (.I(dbg_freeze_i),
        .O(dbg_freeze_i_IBUF));
  (* \PinAttr:I3:HOLD_DETOUR  = "1414" *) 
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    display_cl_swap_o_i_1
       (.I0(vid_ram_data_wr_dly_i_2_n_0),
        .I1(per_addr_i_IBUF[2]),
        .I2(per_addr_i_IBUF[5]),
        .I3(per_addr_i_IBUF[4]),
        .I4(per_addr_i_IBUF[0]),
        .I5(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .O(\ogfx_reg_inst/display_cfg_wr ));
  LUT2 #(
    .INIT(4'h8)) 
    \display_height_o[8]_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [18]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .O(\ogfx_reg_inst/display_height_wr ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \display_height_o[8]_i_2 
       (.I0(per_addr_i_IBUF[2]),
        .I1(per_addr_i_IBUF[3]),
        .I2(per_addr_i_IBUF[5]),
        .I3(per_addr_i_IBUF[4]),
        .I4(per_addr_i_IBUF[0]),
        .I5(per_addr_i_IBUF[1]),
        .O(\ogfx_reg_inst/reg_dec [18]));
  LUT3 #(
    .INIT(8'h8B)) 
    \display_refr_cnt[0]_i_1 
       (.I0(per_din_i_IBUF[0]),
        .I1(\ogfx_reg_inst/display_refr_cnt_wr ),
        .I2(\ogfx_reg_inst/display_refr_cnt [0]),
        .O(\ogfx_reg_inst/p_1_in [0]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \display_refr_cnt[10]_i_1 
       (.I0(per_din_i_IBUF[10]),
        .I1(\ogfx_reg_inst/display_refr_cnt_wr ),
        .I2(\ogfx_reg_inst/display_refr_cnt0 [10]),
        .O(\ogfx_reg_inst/p_1_in [10]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \display_refr_cnt[11]_i_1 
       (.I0(per_din_i_IBUF[11]),
        .I1(\ogfx_reg_inst/display_refr_cnt_wr ),
        .I2(\ogfx_reg_inst/display_refr_cnt0 [11]),
        .O(\ogfx_reg_inst/p_1_in [11]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \display_refr_cnt[12]_i_1 
       (.I0(per_din_i_IBUF[12]),
        .I1(\ogfx_reg_inst/display_refr_cnt_wr ),
        .I2(\ogfx_reg_inst/display_refr_cnt0 [12]),
        .O(\ogfx_reg_inst/p_1_in [12]));
  LUT1 #(
    .INIT(2'h1)) 
    \display_refr_cnt[12]_i_3 
       (.I0(\ogfx_reg_inst/display_refr_cnt [12]),
        .O(\display_refr_cnt[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \display_refr_cnt[12]_i_4 
       (.I0(\ogfx_reg_inst/display_refr_cnt [11]),
        .O(\display_refr_cnt[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \display_refr_cnt[12]_i_5 
       (.I0(\ogfx_reg_inst/display_refr_cnt [10]),
        .O(\display_refr_cnt[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \display_refr_cnt[12]_i_6 
       (.I0(\ogfx_reg_inst/display_refr_cnt [9]),
        .O(\display_refr_cnt[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \display_refr_cnt[13]_i_1 
       (.I0(per_din_i_IBUF[13]),
        .I1(\ogfx_reg_inst/display_refr_cnt_wr ),
        .I2(\ogfx_reg_inst/display_refr_cnt0 [13]),
        .O(\ogfx_reg_inst/p_1_in [13]));
  (* \PinAttr:I0:HOLD_DETOUR  = "1547" *) 
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \display_refr_cnt[14]_i_1 
       (.I0(per_din_i_IBUF[14]),
        .I1(\ogfx_reg_inst/display_refr_cnt_wr ),
        .I2(\ogfx_reg_inst/display_refr_cnt0 [14]),
        .O(\ogfx_reg_inst/p_1_in [14]));
  LUT3 #(
    .INIT(8'hEA)) 
    \display_refr_cnt[15]_i_1 
       (.I0(\ogfx_reg_inst/display_refr_cnt_wr ),
        .I1(\ogfx_reg_inst/display_refr_cnt_dec0 ),
        .I2(lt24_done_evt),
        .O(\display_refr_cnt[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \display_refr_cnt[15]_i_2 
       (.I0(per_din_i_IBUF[15]),
        .I1(\ogfx_reg_inst/display_refr_cnt_wr ),
        .I2(\ogfx_reg_inst/display_refr_cnt0 [15]),
        .O(\ogfx_reg_inst/p_1_in [15]));
  (* \PinAttr:I1:HOLD_DETOUR  = "1314" *) 
  (* \PinAttr:I3:HOLD_DETOUR  = "1447" *) 
  (* \PinAttr:I4:HOLD_DETOUR  = "1433" *) 
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \display_refr_cnt[15]_i_3 
       (.I0(vid_ram_data_wr_dly_i_2_n_0),
        .I1(per_addr_i_IBUF[2]),
        .I2(per_addr_i_IBUF[0]),
        .I3(per_addr_i_IBUF[4]),
        .I4(per_addr_i_IBUF[5]),
        .I5(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .O(\ogfx_reg_inst/display_refr_cnt_wr ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \display_refr_cnt[15]_i_4 
       (.I0(gfx_irq_refr_cnt_done_i_4_n_0),
        .I1(\ogfx_reg_inst/display_refr_cnt [2]),
        .I2(\ogfx_reg_inst/display_refr_cnt [3]),
        .I3(\ogfx_reg_inst/display_refr_cnt [0]),
        .I4(\ogfx_reg_inst/display_refr_cnt [1]),
        .I5(gfx_irq_refr_cnt_done_i_2_n_0),
        .O(\ogfx_reg_inst/display_refr_cnt_dec0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \display_refr_cnt[15]_i_6 
       (.I0(\ogfx_reg_inst/display_refr_cnt [15]),
        .O(\display_refr_cnt[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \display_refr_cnt[15]_i_7 
       (.I0(\ogfx_reg_inst/display_refr_cnt [14]),
        .O(\display_refr_cnt[15]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \display_refr_cnt[15]_i_8 
       (.I0(\ogfx_reg_inst/display_refr_cnt [13]),
        .O(\display_refr_cnt[15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \display_refr_cnt[1]_i_1 
       (.I0(per_din_i_IBUF[1]),
        .I1(\ogfx_reg_inst/display_refr_cnt_wr ),
        .I2(\ogfx_reg_inst/display_refr_cnt0 [1]),
        .O(\ogfx_reg_inst/p_1_in [1]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \display_refr_cnt[2]_i_1 
       (.I0(per_din_i_IBUF[2]),
        .I1(\ogfx_reg_inst/display_refr_cnt_wr ),
        .I2(\ogfx_reg_inst/display_refr_cnt0 [2]),
        .O(\ogfx_reg_inst/p_1_in [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \display_refr_cnt[3]_i_1 
       (.I0(per_din_i_IBUF[3]),
        .I1(\ogfx_reg_inst/display_refr_cnt_wr ),
        .I2(\ogfx_reg_inst/display_refr_cnt0 [3]),
        .O(\ogfx_reg_inst/p_1_in [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \display_refr_cnt[4]_i_1 
       (.I0(per_din_i_IBUF[4]),
        .I1(\ogfx_reg_inst/display_refr_cnt_wr ),
        .I2(\ogfx_reg_inst/display_refr_cnt0 [4]),
        .O(\ogfx_reg_inst/p_1_in [4]));
  LUT1 #(
    .INIT(2'h1)) 
    \display_refr_cnt[4]_i_3 
       (.I0(\ogfx_reg_inst/display_refr_cnt [4]),
        .O(\display_refr_cnt[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \display_refr_cnt[4]_i_4 
       (.I0(\ogfx_reg_inst/display_refr_cnt [3]),
        .O(\display_refr_cnt[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \display_refr_cnt[4]_i_5 
       (.I0(\ogfx_reg_inst/display_refr_cnt [2]),
        .O(\display_refr_cnt[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \display_refr_cnt[4]_i_6 
       (.I0(\ogfx_reg_inst/display_refr_cnt [1]),
        .O(\display_refr_cnt[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \display_refr_cnt[5]_i_1 
       (.I0(per_din_i_IBUF[5]),
        .I1(\ogfx_reg_inst/display_refr_cnt_wr ),
        .I2(\ogfx_reg_inst/display_refr_cnt0 [5]),
        .O(\ogfx_reg_inst/p_1_in [5]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \display_refr_cnt[6]_i_1 
       (.I0(per_din_i_IBUF[6]),
        .I1(\ogfx_reg_inst/display_refr_cnt_wr ),
        .I2(\ogfx_reg_inst/display_refr_cnt0 [6]),
        .O(\ogfx_reg_inst/p_1_in [6]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \display_refr_cnt[7]_i_1 
       (.I0(per_din_i_IBUF[7]),
        .I1(\ogfx_reg_inst/display_refr_cnt_wr ),
        .I2(\ogfx_reg_inst/display_refr_cnt0 [7]),
        .O(\ogfx_reg_inst/p_1_in [7]));
  (* \PinAttr:I0:HOLD_DETOUR  = "1496" *) 
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \display_refr_cnt[8]_i_1 
       (.I0(per_din_i_IBUF[8]),
        .I1(\ogfx_reg_inst/display_refr_cnt_wr ),
        .I2(\ogfx_reg_inst/display_refr_cnt0 [8]),
        .O(\ogfx_reg_inst/p_1_in [8]));
  LUT1 #(
    .INIT(2'h1)) 
    \display_refr_cnt[8]_i_3 
       (.I0(\ogfx_reg_inst/display_refr_cnt [8]),
        .O(\display_refr_cnt[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \display_refr_cnt[8]_i_4 
       (.I0(\ogfx_reg_inst/display_refr_cnt [7]),
        .O(\display_refr_cnt[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \display_refr_cnt[8]_i_5 
       (.I0(\ogfx_reg_inst/display_refr_cnt [6]),
        .O(\display_refr_cnt[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \display_refr_cnt[8]_i_6 
       (.I0(\ogfx_reg_inst/display_refr_cnt [5]),
        .O(\display_refr_cnt[8]_i_6_n_0 ));
  (* \PinAttr:I0:HOLD_DETOUR  = "1471" *) 
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \display_refr_cnt[9]_i_1 
       (.I0(per_din_i_IBUF[9]),
        .I1(\ogfx_reg_inst/display_refr_cnt_wr ),
        .I2(\ogfx_reg_inst/display_refr_cnt0 [9]),
        .O(\ogfx_reg_inst/p_1_in [9]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \display_refr_cnt_reg[12]_i_2 
       (.CI(\display_refr_cnt_reg[8]_i_2_n_0 ),
        .CO({\display_refr_cnt_reg[12]_i_2_n_0 ,\NLW_display_refr_cnt_reg[12]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_reg_inst/display_refr_cnt [12:9]),
        .O(\ogfx_reg_inst/display_refr_cnt0 [12:9]),
        .S({\display_refr_cnt[12]_i_3_n_0 ,\display_refr_cnt[12]_i_4_n_0 ,\display_refr_cnt[12]_i_5_n_0 ,\display_refr_cnt[12]_i_6_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \display_refr_cnt_reg[15]_i_5 
       (.CI(\display_refr_cnt_reg[12]_i_2_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\ogfx_reg_inst/display_refr_cnt [14:13]}),
        .O(\ogfx_reg_inst/display_refr_cnt0 [15:13]),
        .S({\<const0> ,\display_refr_cnt[15]_i_6_n_0 ,\display_refr_cnt[15]_i_7_n_0 ,\display_refr_cnt[15]_i_8_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \display_refr_cnt_reg[4]_i_2 
       (.CI(\<const0> ),
        .CO({\display_refr_cnt_reg[4]_i_2_n_0 ,\NLW_display_refr_cnt_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\ogfx_reg_inst/display_refr_cnt [0]),
        .DI(\ogfx_reg_inst/display_refr_cnt [4:1]),
        .O(\ogfx_reg_inst/display_refr_cnt0 [4:1]),
        .S({\display_refr_cnt[4]_i_3_n_0 ,\display_refr_cnt[4]_i_4_n_0 ,\display_refr_cnt[4]_i_5_n_0 ,\display_refr_cnt[4]_i_6_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \display_refr_cnt_reg[8]_i_2 
       (.CI(\display_refr_cnt_reg[4]_i_2_n_0 ),
        .CO({\display_refr_cnt_reg[8]_i_2_n_0 ,\NLW_display_refr_cnt_reg[8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_reg_inst/display_refr_cnt [8:5]),
        .O(\ogfx_reg_inst/display_refr_cnt0 [8:5]),
        .S({\display_refr_cnt[8]_i_3_n_0 ,\display_refr_cnt[8]_i_4_n_0 ,\display_refr_cnt[8]_i_5_n_0 ,\display_refr_cnt[8]_i_6_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \display_size_hi[1]_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [22]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .O(\ogfx_reg_inst/display_size_hi_wr ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \display_size_hi[1]_i_2 
       (.I0(per_addr_i_IBUF[1]),
        .I1(per_addr_i_IBUF[0]),
        .I2(per_addr_i_IBUF[4]),
        .I3(per_addr_i_IBUF[5]),
        .I4(per_addr_i_IBUF[3]),
        .I5(per_addr_i_IBUF[2]),
        .O(\ogfx_reg_inst/reg_dec [22]));
  LUT2 #(
    .INIT(4'h8)) 
    \display_size_lo[15]_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [20]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .O(\ogfx_reg_inst/display_size_lo_wr ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \display_size_lo[15]_i_2 
       (.I0(per_addr_i_IBUF[1]),
        .I1(per_addr_i_IBUF[5]),
        .I2(per_addr_i_IBUF[4]),
        .I3(per_addr_i_IBUF[0]),
        .I4(per_addr_i_IBUF[2]),
        .I5(per_addr_i_IBUF[3]),
        .O(\ogfx_reg_inst/reg_dec [20]));
  LUT2 #(
    .INIT(4'h8)) 
    \display_width_o[8]_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [16]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .O(\ogfx_reg_inst/display_width_wr ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \display_width_o[8]_i_2 
       (.I0(per_addr_i_IBUF[3]),
        .I1(per_addr_i_IBUF[2]),
        .I2(per_addr_i_IBUF[0]),
        .I3(per_addr_i_IBUF[4]),
        .I4(per_addr_i_IBUF[5]),
        .I5(per_addr_i_IBUF[1]),
        .O(\ogfx_reg_inst/reg_dec [16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dst_data_buf[0]_i_1 
       (.I0(vid_ram_dout_i_IBUF[0]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [0]),
        .O(\dst_data_buf[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dst_data_buf[10]_i_1 
       (.I0(vid_ram_dout_i_IBUF[10]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [10]),
        .O(\dst_data_buf[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dst_data_buf[11]_i_1 
       (.I0(vid_ram_dout_i_IBUF[11]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [11]),
        .O(\dst_data_buf[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dst_data_buf[12]_i_1 
       (.I0(vid_ram_dout_i_IBUF[12]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [12]),
        .O(\dst_data_buf[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dst_data_buf[13]_i_1 
       (.I0(vid_ram_dout_i_IBUF[13]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [13]),
        .O(\dst_data_buf[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dst_data_buf[14]_i_1 
       (.I0(vid_ram_dout_i_IBUF[14]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [14]),
        .O(\dst_data_buf[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dst_data_buf[15]_i_1 
       (.I0(vid_ram_dout_i_IBUF[15]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [15]),
        .O(\dst_data_buf[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dst_data_buf[1]_i_1 
       (.I0(vid_ram_dout_i_IBUF[1]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [1]),
        .O(\dst_data_buf[1]_i_1_n_0 ));
  (* \PinAttr:I0:HOLD_DETOUR  = "1579" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dst_data_buf[2]_i_1 
       (.I0(vid_ram_dout_i_IBUF[2]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [2]),
        .O(\dst_data_buf[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dst_data_buf[3]_i_1 
       (.I0(vid_ram_dout_i_IBUF[3]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [3]),
        .O(\dst_data_buf[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dst_data_buf[4]_i_1 
       (.I0(vid_ram_dout_i_IBUF[4]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [4]),
        .O(\dst_data_buf[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dst_data_buf[5]_i_1 
       (.I0(vid_ram_dout_i_IBUF[5]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [5]),
        .O(\dst_data_buf[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dst_data_buf[6]_i_1 
       (.I0(vid_ram_dout_i_IBUF[6]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [6]),
        .O(\dst_data_buf[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dst_data_buf[7]_i_1 
       (.I0(vid_ram_dout_i_IBUF[7]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [7]),
        .O(\dst_data_buf[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dst_data_buf[8]_i_1 
       (.I0(vid_ram_dout_i_IBUF[8]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [8]),
        .O(\dst_data_buf[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dst_data_buf[9]_i_1 
       (.I0(vid_ram_dout_i_IBUF[9]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [9]),
        .O(\dst_data_buf[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h40404000)) 
    dst_data_ready_i_1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I3(vid_ram_gpu_cen),
        .I4(vid_ram_gpu_dout_rdy_nxt),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready_nxt ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dst_offset_sel[0]_i_4 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3] [3]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2] [3]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1] [3]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0] [3]),
        .O(\dst_offset_sel[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dst_offset_sel[0]_i_5 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7] [3]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6] [3]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5] [3]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4] [3]),
        .O(\dst_offset_sel[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dst_offset_sel[0]_i_6 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11] [3]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10] [3]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9] [3]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8] [3]),
        .O(\dst_offset_sel[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dst_offset_sel[0]_i_7 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15] [3]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14] [3]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13] [3]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12] [3]),
        .O(\dst_offset_sel[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \dst_offset_sel[1]_i_1 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[7] ),
        .I1(\ogfx_gpu_inst/exec_copy_trans ),
        .I2(\ogfx_gpu_inst/exec_copy ),
        .I3(\ogfx_gpu_inst/exec_fill ),
        .O(\ogfx_gpu_inst/ogfx_gpu_reg_inst/exec_all_cfg_wr ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dst_offset_sel[1]_i_5 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3] [4]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2] [4]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1] [4]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0] [4]),
        .O(\dst_offset_sel[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dst_offset_sel[1]_i_6 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7] [4]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6] [4]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5] [4]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4] [4]),
        .O(\dst_offset_sel[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dst_offset_sel[1]_i_7 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11] [4]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10] [4]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9] [4]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8] [4]),
        .O(\dst_offset_sel[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dst_offset_sel[1]_i_8 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15] [4]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14] [4]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13] [4]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12] [4]),
        .O(\dst_offset_sel[1]_i_8_n_0 ));
  MUXF8 \dst_offset_sel_reg[0]_i_1 
       (.I0(\dst_offset_sel_reg[0]_i_2_n_0 ),
        .I1(\dst_offset_sel_reg[0]_i_3_n_0 ),
        .O(gpu_data[3]),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [3]));
  MUXF7 \dst_offset_sel_reg[0]_i_2 
       (.I0(\dst_offset_sel[0]_i_4_n_0 ),
        .I1(\dst_offset_sel[0]_i_5_n_0 ),
        .O(\dst_offset_sel_reg[0]_i_2_n_0 ),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]));
  MUXF7 \dst_offset_sel_reg[0]_i_3 
       (.I0(\dst_offset_sel[0]_i_6_n_0 ),
        .I1(\dst_offset_sel[0]_i_7_n_0 ),
        .O(\dst_offset_sel_reg[0]_i_3_n_0 ),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]));
  MUXF8 \dst_offset_sel_reg[1]_i_2 
       (.I0(\dst_offset_sel_reg[1]_i_3_n_0 ),
        .I1(\dst_offset_sel_reg[1]_i_4_n_0 ),
        .O(gpu_data[4]),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [3]));
  MUXF7 \dst_offset_sel_reg[1]_i_3 
       (.I0(\dst_offset_sel[1]_i_5_n_0 ),
        .I1(\dst_offset_sel[1]_i_6_n_0 ),
        .O(\dst_offset_sel_reg[1]_i_3_n_0 ),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]));
  MUXF7 \dst_offset_sel_reg[1]_i_4 
       (.I0(\dst_offset_sel[1]_i_7_n_0 ),
        .I1(\dst_offset_sel[1]_i_8_n_0 ),
        .O(\dst_offset_sel_reg[1]_i_4_n_0 ),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]));
  LUT2 #(
    .INIT(4'h6)) 
    dst_px_addr_align_carry__0_i_1
       (.I0(\ogfx_gpu_inst/dst_px_addr [7]),
        .I1(dst_px_addr_align_carry__0_i_5_n_0),
        .O(dst_px_addr_align_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dst_px_addr_align_carry__0_i_2
       (.I0(\ogfx_gpu_inst/dst_px_addr [6]),
        .I1(dst_px_addr_align_carry__0_i_6_n_0),
        .O(dst_px_addr_align_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dst_px_addr_align_carry__0_i_3
       (.I0(\ogfx_gpu_inst/dst_px_addr [5]),
        .I1(dst_px_addr_align_carry__0_i_7_n_0),
        .O(dst_px_addr_align_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dst_px_addr_align_carry__0_i_4
       (.I0(\ogfx_gpu_inst/dst_px_addr [4]),
        .I1(dst_px_addr_align_carry__0_i_8_n_0),
        .O(dst_px_addr_align_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFAAF0CC00AAF0CC)) 
    dst_px_addr_align_carry__0_i_5
       (.I0(\ogfx_gpu_inst/of1_addr [7]),
        .I1(\ogfx_gpu_inst/of0_addr [7]),
        .I2(\ogfx_gpu_inst/of2_addr [7]),
        .I3(\ogfx_gpu_inst/dst_offset_sel [1]),
        .I4(\ogfx_gpu_inst/dst_offset_sel [0]),
        .I5(\ogfx_gpu_inst/of3_addr [7]),
        .O(dst_px_addr_align_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    dst_px_addr_align_carry__0_i_6
       (.I0(\ogfx_gpu_inst/of0_addr [6]),
        .I1(\ogfx_gpu_inst/of1_addr [6]),
        .I2(\ogfx_gpu_inst/of3_addr [6]),
        .I3(\ogfx_gpu_inst/dst_offset_sel [0]),
        .I4(\ogfx_gpu_inst/dst_offset_sel [1]),
        .I5(\ogfx_gpu_inst/of2_addr [6]),
        .O(dst_px_addr_align_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    dst_px_addr_align_carry__0_i_7
       (.I0(\ogfx_gpu_inst/of0_addr [5]),
        .I1(\ogfx_gpu_inst/of3_addr [5]),
        .I2(\ogfx_gpu_inst/of1_addr [5]),
        .I3(\ogfx_gpu_inst/dst_offset_sel [0]),
        .I4(\ogfx_gpu_inst/dst_offset_sel [1]),
        .I5(\ogfx_gpu_inst/of2_addr [5]),
        .O(dst_px_addr_align_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    dst_px_addr_align_carry__0_i_8
       (.I0(\ogfx_gpu_inst/of1_addr [4]),
        .I1(\ogfx_gpu_inst/of0_addr [4]),
        .I2(\ogfx_gpu_inst/of3_addr [4]),
        .I3(\ogfx_gpu_inst/dst_offset_sel [0]),
        .I4(\ogfx_gpu_inst/dst_offset_sel [1]),
        .I5(\ogfx_gpu_inst/of2_addr [4]),
        .O(dst_px_addr_align_carry__0_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dst_px_addr_align_carry__1_i_1
       (.I0(\ogfx_gpu_inst/dst_px_addr [11]),
        .I1(dst_px_addr_align_carry__1_i_5_n_0),
        .O(dst_px_addr_align_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dst_px_addr_align_carry__1_i_2
       (.I0(\ogfx_gpu_inst/dst_px_addr [10]),
        .I1(dst_px_addr_align_carry__1_i_6_n_0),
        .O(dst_px_addr_align_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dst_px_addr_align_carry__1_i_3
       (.I0(\ogfx_gpu_inst/dst_px_addr [9]),
        .I1(dst_px_addr_align_carry__1_i_7_n_0),
        .O(dst_px_addr_align_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dst_px_addr_align_carry__1_i_4
       (.I0(\ogfx_gpu_inst/dst_px_addr [8]),
        .I1(dst_px_addr_align_carry__1_i_8_n_0),
        .O(dst_px_addr_align_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'hAACCFFF0AACC00F0)) 
    dst_px_addr_align_carry__1_i_5
       (.I0(\ogfx_gpu_inst/of3_addr [11]),
        .I1(\ogfx_gpu_inst/of2_addr [11]),
        .I2(\ogfx_gpu_inst/of0_addr [11]),
        .I3(\ogfx_gpu_inst/dst_offset_sel [0]),
        .I4(\ogfx_gpu_inst/dst_offset_sel [1]),
        .I5(\ogfx_gpu_inst/of1_addr [11]),
        .O(dst_px_addr_align_carry__1_i_5_n_0));
  LUT6 #(
    .INIT(64'hAACCF0FFAACCF000)) 
    dst_px_addr_align_carry__1_i_6
       (.I0(\ogfx_gpu_inst/of3_addr [10]),
        .I1(\ogfx_gpu_inst/of2_addr [10]),
        .I2(\ogfx_gpu_inst/of1_addr [10]),
        .I3(\ogfx_gpu_inst/dst_offset_sel [0]),
        .I4(\ogfx_gpu_inst/dst_offset_sel [1]),
        .I5(\ogfx_gpu_inst/of0_addr [10]),
        .O(dst_px_addr_align_carry__1_i_6_n_0));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    dst_px_addr_align_carry__1_i_7
       (.I0(\ogfx_gpu_inst/of0_addr [9]),
        .I1(\ogfx_gpu_inst/of3_addr [9]),
        .I2(\ogfx_gpu_inst/of1_addr [9]),
        .I3(\ogfx_gpu_inst/dst_offset_sel [0]),
        .I4(\ogfx_gpu_inst/dst_offset_sel [1]),
        .I5(\ogfx_gpu_inst/of2_addr [9]),
        .O(dst_px_addr_align_carry__1_i_7_n_0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    dst_px_addr_align_carry__1_i_8
       (.I0(\ogfx_gpu_inst/of1_addr [8]),
        .I1(\ogfx_gpu_inst/of0_addr [8]),
        .I2(\ogfx_gpu_inst/of3_addr [8]),
        .I3(\ogfx_gpu_inst/dst_offset_sel [0]),
        .I4(\ogfx_gpu_inst/dst_offset_sel [1]),
        .I5(\ogfx_gpu_inst/of2_addr [8]),
        .O(dst_px_addr_align_carry__1_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dst_px_addr_align_carry__2_i_1
       (.I0(\ogfx_gpu_inst/dst_px_addr [15]),
        .I1(dst_px_addr_align_carry__2_i_5_n_0),
        .O(dst_px_addr_align_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dst_px_addr_align_carry__2_i_2
       (.I0(\ogfx_gpu_inst/dst_px_addr [14]),
        .I1(dst_px_addr_align_carry__2_i_6_n_0),
        .O(dst_px_addr_align_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dst_px_addr_align_carry__2_i_3
       (.I0(\ogfx_gpu_inst/dst_px_addr [13]),
        .I1(dst_px_addr_align_carry__2_i_7_n_0),
        .O(dst_px_addr_align_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dst_px_addr_align_carry__2_i_4
       (.I0(\ogfx_gpu_inst/dst_px_addr [12]),
        .I1(dst_px_addr_align_carry__2_i_8_n_0),
        .O(dst_px_addr_align_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFAAF0CC00AAF0CC)) 
    dst_px_addr_align_carry__2_i_5
       (.I0(\ogfx_gpu_inst/of1_addr [15]),
        .I1(\ogfx_gpu_inst/of0_addr [15]),
        .I2(\ogfx_gpu_inst/of2_addr [15]),
        .I3(\ogfx_gpu_inst/dst_offset_sel [1]),
        .I4(\ogfx_gpu_inst/dst_offset_sel [0]),
        .I5(\ogfx_gpu_inst/of3_addr [15]),
        .O(dst_px_addr_align_carry__2_i_5_n_0));
  LUT6 #(
    .INIT(64'hAACCFFF0AACC00F0)) 
    dst_px_addr_align_carry__2_i_6
       (.I0(\ogfx_gpu_inst/of3_addr [14]),
        .I1(\ogfx_gpu_inst/of2_addr [14]),
        .I2(\ogfx_gpu_inst/of0_addr [14]),
        .I3(\ogfx_gpu_inst/dst_offset_sel [0]),
        .I4(\ogfx_gpu_inst/dst_offset_sel [1]),
        .I5(\ogfx_gpu_inst/of1_addr [14]),
        .O(dst_px_addr_align_carry__2_i_6_n_0));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    dst_px_addr_align_carry__2_i_7
       (.I0(\ogfx_gpu_inst/of0_addr [13]),
        .I1(\ogfx_gpu_inst/of3_addr [13]),
        .I2(\ogfx_gpu_inst/of1_addr [13]),
        .I3(\ogfx_gpu_inst/dst_offset_sel [0]),
        .I4(\ogfx_gpu_inst/dst_offset_sel [1]),
        .I5(\ogfx_gpu_inst/of2_addr [13]),
        .O(dst_px_addr_align_carry__2_i_7_n_0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    dst_px_addr_align_carry__2_i_8
       (.I0(\ogfx_gpu_inst/of1_addr [12]),
        .I1(\ogfx_gpu_inst/of0_addr [12]),
        .I2(\ogfx_gpu_inst/of3_addr [12]),
        .I3(\ogfx_gpu_inst/dst_offset_sel [0]),
        .I4(\ogfx_gpu_inst/dst_offset_sel [1]),
        .I5(\ogfx_gpu_inst/of2_addr [12]),
        .O(dst_px_addr_align_carry__2_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dst_px_addr_align_carry__3_i_1
       (.I0(\ogfx_gpu_inst/dst_px_addr [19]),
        .I1(dst_px_addr_align_carry__3_i_5_n_0),
        .O(dst_px_addr_align_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dst_px_addr_align_carry__3_i_2
       (.I0(\ogfx_gpu_inst/dst_px_addr [18]),
        .I1(dst_px_addr_align_carry__3_i_6_n_0),
        .O(dst_px_addr_align_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dst_px_addr_align_carry__3_i_3
       (.I0(\ogfx_gpu_inst/dst_px_addr [17]),
        .I1(dst_px_addr_align_carry__3_i_7_n_0),
        .O(dst_px_addr_align_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dst_px_addr_align_carry__3_i_4
       (.I0(\ogfx_gpu_inst/dst_px_addr [16]),
        .I1(dst_px_addr_align_carry__3_i_8_n_0),
        .O(dst_px_addr_align_carry__3_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFAAF0CC00AAF0CC)) 
    dst_px_addr_align_carry__3_i_5
       (.I0(\ogfx_gpu_inst/of1_addr [19]),
        .I1(\ogfx_gpu_inst/of0_addr [19]),
        .I2(\ogfx_gpu_inst/of2_addr [19]),
        .I3(\ogfx_gpu_inst/dst_offset_sel [1]),
        .I4(\ogfx_gpu_inst/dst_offset_sel [0]),
        .I5(\ogfx_gpu_inst/of3_addr [19]),
        .O(dst_px_addr_align_carry__3_i_5_n_0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    dst_px_addr_align_carry__3_i_6
       (.I0(\ogfx_gpu_inst/of1_addr [18]),
        .I1(\ogfx_gpu_inst/of0_addr [18]),
        .I2(\ogfx_gpu_inst/of3_addr [18]),
        .I3(\ogfx_gpu_inst/dst_offset_sel [0]),
        .I4(\ogfx_gpu_inst/dst_offset_sel [1]),
        .I5(\ogfx_gpu_inst/of2_addr [18]),
        .O(dst_px_addr_align_carry__3_i_6_n_0));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    dst_px_addr_align_carry__3_i_7
       (.I0(\ogfx_gpu_inst/of0_addr [17]),
        .I1(\ogfx_gpu_inst/of3_addr [17]),
        .I2(\ogfx_gpu_inst/of1_addr [17]),
        .I3(\ogfx_gpu_inst/dst_offset_sel [0]),
        .I4(\ogfx_gpu_inst/dst_offset_sel [1]),
        .I5(\ogfx_gpu_inst/of2_addr [17]),
        .O(dst_px_addr_align_carry__3_i_7_n_0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    dst_px_addr_align_carry__3_i_8
       (.I0(\ogfx_gpu_inst/of1_addr [16]),
        .I1(\ogfx_gpu_inst/of0_addr [16]),
        .I2(\ogfx_gpu_inst/of3_addr [16]),
        .I3(\ogfx_gpu_inst/dst_offset_sel [0]),
        .I4(\ogfx_gpu_inst/dst_offset_sel [1]),
        .I5(\ogfx_gpu_inst/of2_addr [16]),
        .O(dst_px_addr_align_carry__3_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dst_px_addr_align_carry__4_i_1
       (.I0(\ogfx_gpu_inst/dst_px_addr [20]),
        .I1(dst_px_addr_align_carry__4_i_2_n_0),
        .O(dst_px_addr_align_carry__4_i_1_n_0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    dst_px_addr_align_carry__4_i_2
       (.I0(\ogfx_gpu_inst/of1_addr [20]),
        .I1(\ogfx_gpu_inst/of0_addr [20]),
        .I2(\ogfx_gpu_inst/of3_addr [20]),
        .I3(\ogfx_gpu_inst/dst_offset_sel [0]),
        .I4(\ogfx_gpu_inst/dst_offset_sel [1]),
        .I5(\ogfx_gpu_inst/of2_addr [20]),
        .O(dst_px_addr_align_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dst_px_addr_align_carry_i_1
       (.I0(\ogfx_gpu_inst/dst_px_addr [3]),
        .I1(dst_px_addr_align_carry_i_5_n_0),
        .O(dst_px_addr_align_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dst_px_addr_align_carry_i_2
       (.I0(\ogfx_gpu_inst/dst_px_addr [2]),
        .I1(dst_px_addr_align_carry_i_6_n_0),
        .O(dst_px_addr_align_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dst_px_addr_align_carry_i_3
       (.I0(\ogfx_gpu_inst/dst_px_addr [1]),
        .I1(dst_px_addr_align_carry_i_7_n_0),
        .O(dst_px_addr_align_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dst_px_addr_align_carry_i_4
       (.I0(\ogfx_gpu_inst/dst_px_addr [0]),
        .I1(dst_px_addr_align_carry_i_8_n_0),
        .O(dst_px_addr_align_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    dst_px_addr_align_carry_i_5
       (.I0(\ogfx_gpu_inst/of0_addr [3]),
        .I1(\ogfx_gpu_inst/of1_addr [3]),
        .I2(\ogfx_gpu_inst/of2_addr [3]),
        .I3(\ogfx_gpu_inst/dst_offset_sel [1]),
        .I4(\ogfx_gpu_inst/dst_offset_sel [0]),
        .I5(\ogfx_gpu_inst/of3_addr [3]),
        .O(dst_px_addr_align_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    dst_px_addr_align_carry_i_6
       (.I0(\ogfx_gpu_inst/of1_addr [2]),
        .I1(\ogfx_gpu_inst/of0_addr [2]),
        .I2(\ogfx_gpu_inst/of3_addr [2]),
        .I3(\ogfx_gpu_inst/dst_offset_sel [0]),
        .I4(\ogfx_gpu_inst/dst_offset_sel [1]),
        .I5(\ogfx_gpu_inst/of2_addr [2]),
        .O(dst_px_addr_align_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    dst_px_addr_align_carry_i_7
       (.I0(\ogfx_gpu_inst/of0_addr [1]),
        .I1(\ogfx_gpu_inst/of3_addr [1]),
        .I2(\ogfx_gpu_inst/of1_addr [1]),
        .I3(\ogfx_gpu_inst/dst_offset_sel [0]),
        .I4(\ogfx_gpu_inst/dst_offset_sel [1]),
        .I5(\ogfx_gpu_inst/of2_addr [1]),
        .O(dst_px_addr_align_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    dst_px_addr_align_carry_i_8
       (.I0(\ogfx_gpu_inst/of0_addr [0]),
        .I1(\ogfx_gpu_inst/of1_addr [0]),
        .I2(\ogfx_gpu_inst/of3_addr [0]),
        .I3(\ogfx_gpu_inst/dst_offset_sel [0]),
        .I4(\ogfx_gpu_inst/dst_offset_sel [1]),
        .I5(\ogfx_gpu_inst/of2_addr [0]),
        .O(dst_px_addr_align_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'h00080000)) 
    \dst_px_addr_hi[4]_i_1 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in7_in ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[0] ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[1] ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[3] ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[2] ),
        .O(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_hi_wr ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \dst_px_addr_lo[15]_i_1 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in5_in ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[0] ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[1] ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[3] ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[2] ),
        .O(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_wr ));
  LUT6 #(
    .INIT(64'h5555FFFC55550000)) 
    exec_copy_o_i_1
       (.I0(exec_copy_o_i_2_n_0),
        .I1(gfx_irq_gpu_cmd_done_i_5_n_0),
        .I2(exec_fill_o_i_2_n_0),
        .I3(gfx_irq_gpu_cmd_done_i_2_n_0),
        .I4(exec_fill_o_i_3_n_0),
        .I5(\ogfx_gpu_inst/exec_copy ),
        .O(exec_copy_o_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    exec_copy_o_i_2
       (.I0(gpu_data[15]),
        .I1(gpu_data[14]),
        .O(exec_copy_o_i_2_n_0));
  LUT6 #(
    .INIT(64'h5555FFFC55550000)) 
    exec_copy_trans_o_i_1
       (.I0(exec_copy_trans_o_i_2_n_0),
        .I1(gfx_irq_gpu_cmd_done_i_5_n_0),
        .I2(exec_fill_o_i_2_n_0),
        .I3(gfx_irq_gpu_cmd_done_i_2_n_0),
        .I4(exec_fill_o_i_3_n_0),
        .I5(\ogfx_gpu_inst/exec_copy_trans ),
        .O(exec_copy_trans_o_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    exec_copy_trans_o_i_2
       (.I0(gpu_data[14]),
        .I1(gpu_data[15]),
        .O(exec_copy_trans_o_i_2_n_0));
  LUT6 #(
    .INIT(64'hAAAAFFFCAAAA0000)) 
    exec_fill_o_i_1
       (.I0(\reg_access[0]_i_3_n_0 ),
        .I1(gfx_irq_gpu_cmd_done_i_5_n_0),
        .I2(exec_fill_o_i_2_n_0),
        .I3(gfx_irq_gpu_cmd_done_i_2_n_0),
        .I4(exec_fill_o_i_3_n_0),
        .I5(\ogfx_gpu_inst/exec_fill ),
        .O(exec_fill_o_i_1_n_0));
  LUT6 #(
    .INIT(64'h080808FF08080808)) 
    exec_fill_o_i_2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/exec_all_cfg_wr ),
        .I1(\reg_access[3]_i_6_n_0 ),
        .I2(\reg_access[2]_i_5_n_0 ),
        .I3(gfx_irq_gpu_cmd_done_i_8_n_0),
        .I4(gfx_irq_gpu_cmd_done_i_7_n_0),
        .I5(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[7] ),
        .O(exec_fill_o_i_2_n_0));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    exec_fill_o_i_3
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in13_in ),
        .I1(\ogfx_reg_inst/gpu_stat_fifo_cnt [0]),
        .I2(\ogfx_reg_inst/gpu_stat_fifo_cnt [1]),
        .I3(\ogfx_reg_inst/gpu_stat_fifo_cnt [3]),
        .I4(\ogfx_reg_inst/gpu_stat_fifo_cnt [2]),
        .O(exec_fill_o_i_3_n_0));
  LUT4 #(
    .INIT(16'h8228)) 
    \fifo_cnt_o[0]_i_1 
       (.I0(gpu_enable),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_1_in ),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_2_in ),
        .I3(\ogfx_reg_inst/gpu_stat_fifo_cnt [0]),
        .O(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_cnt_nxt [0]));
  LUT5 #(
    .INIT(32'h88288288)) 
    \fifo_cnt_o[1]_i_1 
       (.I0(gpu_enable),
        .I1(\ogfx_reg_inst/gpu_stat_fifo_cnt [1]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_2_in ),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_1_in ),
        .I4(\ogfx_reg_inst/gpu_stat_fifo_cnt [0]),
        .O(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_cnt_nxt [1]));
  LUT6 #(
    .INIT(64'h8828888888888288)) 
    \fifo_cnt_o[2]_i_1 
       (.I0(gpu_enable),
        .I1(\ogfx_reg_inst/gpu_stat_fifo_cnt [2]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_2_in ),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_1_in ),
        .I4(\ogfx_reg_inst/gpu_stat_fifo_cnt [1]),
        .I5(\ogfx_reg_inst/gpu_stat_fifo_cnt [0]),
        .O(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_cnt_nxt [2]));
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \fifo_cnt_o[2]_i_2 
       (.I0(\ogfx_reg_inst/fifo_push_i0 ),
        .I1(\ogfx_reg_inst/gpu_stat_fifo_cnt [3]),
        .I2(\ogfx_reg_inst/gpu_stat_fifo_cnt [2]),
        .I3(\ogfx_reg_inst/gpu_stat_fifo_cnt [0]),
        .I4(\ogfx_reg_inst/gpu_stat_fifo_cnt [1]),
        .O(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_2_in ));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \fifo_cnt_o[2]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[7] ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in5_in ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in3_in ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in7_in ),
        .I4(\ogfx_reg_inst/gpu_stat_fifo_empty ),
        .O(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_1_in ));
  LUT5 #(
    .INIT(32'h82888828)) 
    \fifo_cnt_o[3]_i_1 
       (.I0(gpu_enable),
        .I1(\ogfx_reg_inst/gpu_stat_fifo_cnt [3]),
        .I2(\fifo_cnt_o[3]_i_2_n_0 ),
        .I3(\ogfx_reg_inst/gpu_stat_fifo_cnt [2]),
        .I4(\fifo_cnt_o[3]_i_3_n_0 ),
        .O(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_cnt_nxt [3]));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \fifo_cnt_o[3]_i_2 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[7] ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in5_in ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in3_in ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in7_in ),
        .I4(\ogfx_reg_inst/gpu_stat_fifo_empty ),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_2_in ),
        .O(\fifo_cnt_o[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6440)) 
    \fifo_cnt_o[3]_i_3 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_2_in ),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_1_in ),
        .I2(\ogfx_reg_inst/gpu_stat_fifo_cnt [1]),
        .I3(\ogfx_reg_inst/gpu_stat_fifo_cnt [0]),
        .O(\fifo_cnt_o[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2828A82882820282)) 
    \fifo_counter[0]_i_1 
       (.I0(lt24_status[2]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_ram_dout_ready ),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter [0]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter [2]),
        .I4(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter [1]),
        .I5(\fifo_counter[2]_i_2_n_0 ),
        .O(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter_nxt [0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h22288228)) 
    \fifo_counter[0]_i_1__0 
       (.I0(lt24_status[2]),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/p_9_in ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_data_mux_ready ),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter [0]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter [1]),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter_nxt [0]));
  LUT6 #(
    .INIT(64'h2A2A0080A8A80202)) 
    \fifo_counter[1]_i_1 
       (.I0(lt24_status[2]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_ram_dout_ready ),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter [0]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter [2]),
        .I4(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter [1]),
        .I5(\fifo_counter[2]_i_2_n_0 ),
        .O(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter_nxt [1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hFD400000)) 
    \fifo_counter[1]_i_1__0 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/p_9_in ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_data_mux_ready ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter [0]),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter [1]),
        .I4(lt24_status[2]),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter_nxt [1]));
  LUT6 #(
    .INIT(64'h2A80AA00AA00A802)) 
    \fifo_counter[2]_i_1 
       (.I0(lt24_status[2]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_ram_dout_ready ),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter [0]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter [2]),
        .I4(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter [1]),
        .I5(\fifo_counter[2]_i_2_n_0 ),
        .O(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter_nxt [2]));
  LUT5 #(
    .INIT(32'hFF01FFFF)) 
    \fifo_counter[2]_i_2 
       (.I0(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter [1]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter [0]),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter [2]),
        .I3(refresh_data_ready),
        .I4(\ogfx_if_lt24_inst/refresh_data_request_reg ),
        .O(\fifo_counter[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h02BFABFF00000000)) 
    fifo_data_request_i_1
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/p_9_in ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_data_mux_ready ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter [0]),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter [1]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_data_ready ),
        .I5(lt24_status[2]),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_data_request_nxt ));
  (* \PinAttr:I1:HOLD_DETOUR  = "1706" *) 
  LUT6 #(
    .INIT(64'hFAEEFAFFFAEEFAAA)) 
    \fifo_mem[0][0]_i_1 
       (.I0(\fifo_mem[0][3]_i_2_n_0 ),
        .I1(lut_ram_dout_i_IBUF[0]),
        .I2(\ogfx_backend_inst/frame_data [0]),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I4(sw_lut_enable),
        .I5(\fifo_mem[0][4]_i_2_n_0 ),
        .O(\fifo_mem[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAAEAEA)) 
    \fifo_mem[0][10]_i_1 
       (.I0(\fifo_mem[0][10]_i_2_n_0 ),
        .I1(sw_lut_enable),
        .I2(lut_ram_dout_i_IBUF[10]),
        .I3(\ogfx_backend_inst/frame_data_o [10]),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I5(\fifo_mem[0][10]_i_3_n_0 ),
        .O(\fifo_mem[0][10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hE0F0)) 
    \fifo_mem[0][10]_i_2 
       (.I0(\fifo_mem[0][15]_i_3_n_0 ),
        .I1(\fifo_mem[0][4]_i_2_n_0 ),
        .I2(\fifo_mem[0][10]_i_4_n_0 ),
        .I3(\fifo_mem[0][14]_i_4_n_0 ),
        .O(\fifo_mem[0][10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \fifo_mem[0][10]_i_3 
       (.I0(\ogfx_backend_inst/frame_data [4]),
        .I1(sw_lut_enable),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .O(\fifo_mem[0][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2A002A2A2A002A00)) 
    \fifo_mem[0][10]_i_4 
       (.I0(\fifo_mem[0][10]_i_5_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I3(\fifo_mem[0][10]_i_6_n_0 ),
        .I4(\fifo_mem[0][15]_i_7_n_0 ),
        .I5(hw_lut_bgcolor[1]),
        .O(\fifo_mem[0][10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \fifo_mem[0][10]_i_5 
       (.I0(sw_lut_enable),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .O(\fifo_mem[0][10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000F00C8000000C8)) 
    \fifo_mem[0][10]_i_6 
       (.I0(hw_lut_fgcolor[1]),
        .I1(\ogfx_backend_inst/frame_data [0]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I5(\ogfx_backend_inst/frame_data [1]),
        .O(\fifo_mem[0][10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFABFF45FF01)) 
    \fifo_mem[0][11]_i_1 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I1(sw_lut_enable),
        .I2(\fifo_mem[0][15]_i_3_n_0 ),
        .I3(\fifo_mem[0][12]_i_2_n_0 ),
        .I4(lut_ram_dout_i_IBUF[11]),
        .I5(\ogfx_backend_inst/frame_data_o [11]),
        .O(\fifo_mem[0][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    \fifo_mem[0][12]_i_1 
       (.I0(\fifo_mem[0][12]_i_2_n_0 ),
        .I1(lut_ram_dout_i_IBUF[12]),
        .I2(sw_lut_enable),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I4(\ogfx_backend_inst/frame_data_o [12]),
        .O(\fifo_mem[0][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAAAA)) 
    \fifo_mem[0][12]_i_2 
       (.I0(\fifo_mem[0][14]_i_2_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I4(sw_lut_enable),
        .I5(\ogfx_backend_inst/frame_data [5]),
        .O(\fifo_mem[0][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF45AB01)) 
    \fifo_mem[0][13]_i_1 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I1(sw_lut_enable),
        .I2(\fifo_mem[0][15]_i_3_n_0 ),
        .I3(\ogfx_backend_inst/frame_data_o [13]),
        .I4(lut_ram_dout_i_IBUF[13]),
        .I5(\fifo_mem[0][13]_i_2_n_0 ),
        .O(\fifo_mem[0][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \fifo_mem[0][13]_i_2 
       (.I0(\ogfx_backend_inst/frame_data [5]),
        .I1(sw_lut_enable),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(gfx_mode[0]),
        .O(\fifo_mem[0][13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAAEAEA)) 
    \fifo_mem[0][14]_i_1 
       (.I0(\fifo_mem[0][14]_i_2_n_0 ),
        .I1(sw_lut_enable),
        .I2(lut_ram_dout_i_IBUF[14]),
        .I3(\ogfx_backend_inst/frame_data_o [14]),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I5(\fifo_mem[0][14]_i_3_n_0 ),
        .O(\fifo_mem[0][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000111)) 
    \fifo_mem[0][14]_i_2 
       (.I0(sw_lut_enable),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I4(\fifo_mem[0][14]_i_4_n_0 ),
        .O(\fifo_mem[0][14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \fifo_mem[0][14]_i_3 
       (.I0(\ogfx_backend_inst/frame_data [6]),
        .I1(sw_lut_enable),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .O(\fifo_mem[0][14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFDFFCDF)) 
    \fifo_mem[0][14]_i_4 
       (.I0(\ogfx_backend_inst/frame_data [3]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I4(\fifo_mem[0][14]_i_5_n_0 ),
        .I5(\fifo_mem[0][14]_i_6_n_0 ),
        .O(\fifo_mem[0][14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF888F)) 
    \fifo_mem[0][14]_i_5 
       (.I0(hw_lut_palette_sel[2]),
        .I1(hw_lut_palette_sel[1]),
        .I2(\ogfx_backend_inst/frame_data [1]),
        .I3(\ogfx_backend_inst/frame_data [0]),
        .I4(hw_lut_palette_sel[0]),
        .O(\fifo_mem[0][14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000F040C0000040C)) 
    \fifo_mem[0][14]_i_6 
       (.I0(\ogfx_backend_inst/frame_data [1]),
        .I1(hw_lut_bgcolor[3]),
        .I2(\fifo_mem[0][14]_i_7_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I4(\ogfx_backend_inst/frame_data [0]),
        .I5(hw_lut_fgcolor[3]),
        .O(\fifo_mem[0][14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \fifo_mem[0][14]_i_7 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .O(\fifo_mem[0][14]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \fifo_mem[0][15]_i_1 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_2_in ),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [0]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [3]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [2]),
        .O(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem ));
  LUT5 #(
    .INIT(32'h00000070)) 
    \fifo_mem[0][15]_i_1__0 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter [1]),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter [0]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_data_mux_ready ),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/wr_ptr [0]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/wr_ptr [1]),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem ));
  LUT4 #(
    .INIT(16'h0004)) 
    \fifo_mem[0][15]_i_1__1 
       (.I0(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/wr_ptr [2]),
        .I1(\wr_ptr[2]_i_2_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/wr_ptr [0]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/wr_ptr [1]),
        .O(\fifo_mem[0][15]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF45AB01)) 
    \fifo_mem[0][15]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I1(sw_lut_enable),
        .I2(\fifo_mem[0][15]_i_3_n_0 ),
        .I3(\ogfx_backend_inst/frame_data_o [15]),
        .I4(lut_ram_dout_i_IBUF[15]),
        .I5(\fifo_mem[0][15]_i_4_n_0 ),
        .O(\fifo_mem[0][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00DF00DF000000DF)) 
    \fifo_mem[0][15]_i_3 
       (.I0(hw_lut_fgcolor[2]),
        .I1(\fifo_mem[0][15]_i_5_n_0 ),
        .I2(\ogfx_backend_inst/frame_data [0]),
        .I3(\fifo_mem[0][15]_i_6_n_0 ),
        .I4(hw_lut_bgcolor[2]),
        .I5(\fifo_mem[0][15]_i_7_n_0 ),
        .O(\fifo_mem[0][15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \fifo_mem[0][15]_i_4 
       (.I0(\ogfx_backend_inst/frame_data [7]),
        .I1(sw_lut_enable),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .O(\fifo_mem[0][15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \fifo_mem[0][15]_i_5 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .O(\fifo_mem[0][15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00380008)) 
    \fifo_mem[0][15]_i_6 
       (.I0(\ogfx_backend_inst/frame_data [1]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I4(\ogfx_backend_inst/frame_data [2]),
        .O(\fifo_mem[0][15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \fifo_mem[0][15]_i_7 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I3(\ogfx_backend_inst/frame_data [1]),
        .I4(\ogfx_backend_inst/frame_data [0]),
        .O(\fifo_mem[0][15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    \fifo_mem[0][1]_i_1 
       (.I0(\fifo_mem[0][3]_i_2_n_0 ),
        .I1(lut_ram_dout_i_IBUF[1]),
        .I2(sw_lut_enable),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I4(\ogfx_backend_inst/frame_data [1]),
        .O(\fifo_mem[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEBA5410)) 
    \fifo_mem[0][2]_i_1 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I1(sw_lut_enable),
        .I2(\fifo_mem[0][4]_i_2_n_0 ),
        .I3(lut_ram_dout_i_IBUF[2]),
        .I4(\ogfx_backend_inst/frame_data [2]),
        .I5(\fifo_mem[0][2]_i_2_n_0 ),
        .O(\fifo_mem[0][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \fifo_mem[0][2]_i_2 
       (.I0(\ogfx_backend_inst/frame_data [0]),
        .I1(sw_lut_enable),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(gfx_mode[0]),
        .O(\fifo_mem[0][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    \fifo_mem[0][3]_i_1 
       (.I0(\fifo_mem[0][3]_i_2_n_0 ),
        .I1(lut_ram_dout_i_IBUF[3]),
        .I2(sw_lut_enable),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I4(\ogfx_backend_inst/frame_data [3]),
        .O(\fifo_mem[0][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAAAA)) 
    \fifo_mem[0][3]_i_2 
       (.I0(\fifo_mem[0][14]_i_2_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I4(sw_lut_enable),
        .I5(\ogfx_backend_inst/frame_data [0]),
        .O(\fifo_mem[0][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEBA5410)) 
    \fifo_mem[0][4]_i_1 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I1(sw_lut_enable),
        .I2(\fifo_mem[0][4]_i_2_n_0 ),
        .I3(lut_ram_dout_i_IBUF[4]),
        .I4(\ogfx_backend_inst/frame_data [4]),
        .I5(\fifo_mem[0][4]_i_3_n_0 ),
        .O(\fifo_mem[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF5D0000)) 
    \fifo_mem[0][4]_i_2 
       (.I0(\fifo_mem[0][4]_i_4_n_0 ),
        .I1(hw_lut_fgcolor[0]),
        .I2(\fifo_mem[0][15]_i_5_n_0 ),
        .I3(\vram_src_mask[15]_i_6_n_0 ),
        .I4(\ogfx_backend_inst/frame_data [0]),
        .I5(\fifo_mem[0][4]_i_5_n_0 ),
        .O(\fifo_mem[0][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \fifo_mem[0][4]_i_3 
       (.I0(\ogfx_backend_inst/frame_data [1]),
        .I1(sw_lut_enable),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .O(\fifo_mem[0][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFDFDFDFFFDFF)) 
    \fifo_mem[0][4]_i_4 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I3(hw_lut_palette_sel[2]),
        .I4(\ogfx_backend_inst/frame_data [1]),
        .I5(hw_lut_palette_sel[1]),
        .O(\fifo_mem[0][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0040FFFF00400040)) 
    \fifo_mem[0][4]_i_5 
       (.I0(\fifo_mem[0][4]_i_6_n_0 ),
        .I1(\ogfx_backend_inst/frame_data [1]),
        .I2(hw_lut_palette_sel[1]),
        .I3(hw_lut_palette_sel[2]),
        .I4(\fifo_mem[0][15]_i_7_n_0 ),
        .I5(hw_lut_bgcolor[0]),
        .O(\fifo_mem[0][4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \fifo_mem[0][4]_i_6 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .O(\fifo_mem[0][4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEAEAEA)) 
    \fifo_mem[0][5]_i_1 
       (.I0(\fifo_mem[0][5]_i_2_n_0 ),
        .I1(\ogfx_backend_inst/frame_data [5]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(sw_lut_enable),
        .I4(lut_ram_dout_i_IBUF[5]),
        .I5(\fifo_mem[0][7]_i_2_n_0 ),
        .O(\fifo_mem[0][5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \fifo_mem[0][5]_i_2 
       (.I0(\fifo_mem[0][14]_i_2_n_0 ),
        .I1(\fifo_mem[0][10]_i_4_n_0 ),
        .O(\fifo_mem[0][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFBEAEAEA)) 
    \fifo_mem[0][6]_i_1 
       (.I0(\fifo_mem[0][8]_i_2_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I2(\ogfx_backend_inst/frame_data [6]),
        .I3(lut_ram_dout_i_IBUF[6]),
        .I4(sw_lut_enable),
        .O(\fifo_mem[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAAEAEA)) 
    \fifo_mem[0][7]_i_1 
       (.I0(\fifo_mem[0][9]_i_2_n_0 ),
        .I1(sw_lut_enable),
        .I2(lut_ram_dout_i_IBUF[7]),
        .I3(\ogfx_backend_inst/frame_data [7]),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I5(\fifo_mem[0][7]_i_2_n_0 ),
        .O(\fifo_mem[0][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \fifo_mem[0][7]_i_2 
       (.I0(\ogfx_backend_inst/frame_data [2]),
        .I1(sw_lut_enable),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .O(\fifo_mem[0][7]_i_2_n_0 ));
  (* \PinAttr:I3:HOLD_DETOUR  = "1435" *) 
  LUT5 #(
    .INIT(32'hFBEAEAEA)) 
    \fifo_mem[0][8]_i_1 
       (.I0(\fifo_mem[0][8]_i_2_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I2(\ogfx_backend_inst/frame_data_o [8]),
        .I3(lut_ram_dout_i_IBUF[8]),
        .I4(sw_lut_enable),
        .O(\fifo_mem[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAAAA)) 
    \fifo_mem[0][8]_i_2 
       (.I0(\fifo_mem[0][10]_i_2_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I4(sw_lut_enable),
        .I5(\ogfx_backend_inst/frame_data [2]),
        .O(\fifo_mem[0][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEAEAEA)) 
    \fifo_mem[0][9]_i_1 
       (.I0(\fifo_mem[0][9]_i_2_n_0 ),
        .I1(\ogfx_backend_inst/frame_data_o [9]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(sw_lut_enable),
        .I4(lut_ram_dout_i_IBUF[9]),
        .I5(\fifo_mem[0][9]_i_3_n_0 ),
        .O(\fifo_mem[0][9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \fifo_mem[0][9]_i_2 
       (.I0(\fifo_mem[0][15]_i_3_n_0 ),
        .I1(\fifo_mem[0][4]_i_2_n_0 ),
        .I2(\fifo_mem[0][10]_i_4_n_0 ),
        .I3(\fifo_mem[0][14]_i_2_n_0 ),
        .O(\fifo_mem[0][9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \fifo_mem[0][9]_i_3 
       (.I0(\ogfx_backend_inst/frame_data [3]),
        .I1(sw_lut_enable),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .O(\fifo_mem[0][9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \fifo_mem[10][15]_i_1 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_2_in ),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [1]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [3]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [0]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [2]),
        .O(\fifo_mem[10][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \fifo_mem[11][15]_i_1 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_2_in ),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [0]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [3]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [2]),
        .O(\fifo_mem[11][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \fifo_mem[12][15]_i_1 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_2_in ),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [3]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [2]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [0]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [1]),
        .O(\fifo_mem[12][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \fifo_mem[13][15]_i_1 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_2_in ),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [0]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [3]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [2]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [1]),
        .O(\fifo_mem[13][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \fifo_mem[14][15]_i_1 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_2_in ),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [1]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [3]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [0]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [2]),
        .O(\fifo_mem[14][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \fifo_mem[15][15]_i_1 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_2_in ),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [3]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [2]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [0]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [1]),
        .O(\fifo_mem[15][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \fifo_mem[1][15]_i_1 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_2_in ),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [1]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [0]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [3]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [2]),
        .O(\fifo_mem[1][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00007000)) 
    \fifo_mem[1][15]_i_1__0 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter [1]),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter [0]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_data_mux_ready ),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/wr_ptr [0]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/wr_ptr [1]),
        .O(\fifo_mem[1][15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \fifo_mem[1][15]_i_1__1 
       (.I0(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/wr_ptr [2]),
        .I1(\wr_ptr[2]_i_2_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/wr_ptr [0]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/wr_ptr [1]),
        .O(\fifo_mem[1][15]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fifo_mem[2][0]_i_1 
       (.I0(\fifo_mem[2][1]_i_2_n_0 ),
        .I1(\ogfx_backend_inst/vid_ram_data_sel [0]),
        .I2(\fifo_mem[2][0]_i_2_n_0 ),
        .I3(\ogfx_backend_inst/vid_ram_data_sel [1]),
        .I4(\fifo_mem[2][0]_i_3_n_0 ),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fifo_mem[2][0]_i_2 
       (.I0(\fifo_mem[2][0]_i_4_n_0 ),
        .I1(\ogfx_backend_inst/vid_ram_data_sel [2]),
        .I2(\ogfx_backend_inst/vid_ram_dout_mux [10]),
        .I3(\ogfx_backend_inst/vid_ram_data_sel [3]),
        .I4(\ogfx_backend_inst/vid_ram_dout_mux [2]),
        .O(\fifo_mem[2][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fifo_mem[2][0]_i_3 
       (.I0(\fifo_mem[2][0]_i_5_n_0 ),
        .I1(\ogfx_backend_inst/vid_ram_data_sel [2]),
        .I2(\ogfx_backend_inst/vid_ram_dout_mux [8]),
        .I3(\ogfx_backend_inst/vid_ram_data_sel [3]),
        .I4(\ogfx_backend_inst/vid_ram_dout_mux [0]),
        .O(\fifo_mem[2][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fifo_mem[2][0]_i_4 
       (.I0(vid_ram_dout_i_IBUF[14]),
        .I1(\ogfx_backend_inst/vid_ram_dout_buf [14]),
        .I2(\ogfx_backend_inst/vid_ram_data_sel [3]),
        .I3(vid_ram_dout_i_IBUF[6]),
        .I4(\ogfx_backend_inst/vid_ram_dout_ready ),
        .I5(\ogfx_backend_inst/vid_ram_dout_buf [6]),
        .O(\fifo_mem[2][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fifo_mem[2][0]_i_5 
       (.I0(vid_ram_dout_i_IBUF[12]),
        .I1(\ogfx_backend_inst/vid_ram_dout_buf [12]),
        .I2(\ogfx_backend_inst/vid_ram_data_sel [3]),
        .I3(vid_ram_dout_i_IBUF[4]),
        .I4(\ogfx_backend_inst/vid_ram_dout_ready ),
        .I5(\ogfx_backend_inst/vid_ram_dout_buf [4]),
        .O(\fifo_mem[2][0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h5030)) 
    \fifo_mem[2][10]_i_1 
       (.I0(\fifo_mem[2][11]_i_2_n_0 ),
        .I1(\fifo_mem[2][10]_i_2_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_backend_inst/vid_ram_data_sel [0]),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFCF44CF77)) 
    \fifo_mem[2][10]_i_2 
       (.I0(\ogfx_backend_inst/vid_ram_dout_mux [12]),
        .I1(\ogfx_backend_inst/vid_ram_data_sel [1]),
        .I2(\ogfx_backend_inst/vid_ram_dout_mux [14]),
        .I3(\ogfx_backend_inst/vid_ram_data_sel [2]),
        .I4(\ogfx_backend_inst/vid_ram_dout_mux [10]),
        .I5(\ogfx_backend_inst/vid_ram_data_sel [3]),
        .O(\fifo_mem[2][10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h5030)) 
    \fifo_mem[2][11]_i_1 
       (.I0(\fifo_mem[2][12]_i_2_n_0 ),
        .I1(\fifo_mem[2][11]_i_2_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_backend_inst/vid_ram_data_sel [0]),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFCF44CF77)) 
    \fifo_mem[2][11]_i_2 
       (.I0(\ogfx_backend_inst/vid_ram_dout_mux [13]),
        .I1(\ogfx_backend_inst/vid_ram_data_sel [1]),
        .I2(\ogfx_backend_inst/vid_ram_dout_mux [15]),
        .I3(\ogfx_backend_inst/vid_ram_data_sel [2]),
        .I4(\ogfx_backend_inst/vid_ram_dout_mux [11]),
        .I5(\ogfx_backend_inst/vid_ram_data_sel [3]),
        .O(\fifo_mem[2][11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h5030)) 
    \fifo_mem[2][12]_i_1 
       (.I0(\fifo_mem[2][13]_i_2_n_0 ),
        .I1(\fifo_mem[2][12]_i_2_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_backend_inst/vid_ram_data_sel [0]),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [12]));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \fifo_mem[2][12]_i_2 
       (.I0(\ogfx_backend_inst/vid_ram_dout_mux [14]),
        .I1(\ogfx_backend_inst/vid_ram_data_sel [1]),
        .I2(\ogfx_backend_inst/vid_ram_data_sel [2]),
        .I3(\ogfx_backend_inst/vid_ram_data_sel [3]),
        .I4(\ogfx_backend_inst/vid_ram_dout_mux [12]),
        .O(\fifo_mem[2][12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h3050)) 
    \fifo_mem[2][13]_i_1 
       (.I0(\fifo_mem[2][13]_i_2_n_0 ),
        .I1(\fifo_mem[2][14]_i_3_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_backend_inst/vid_ram_data_sel [0]),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [13]));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \fifo_mem[2][13]_i_2 
       (.I0(\ogfx_backend_inst/vid_ram_dout_mux [15]),
        .I1(\ogfx_backend_inst/vid_ram_data_sel [1]),
        .I2(\ogfx_backend_inst/vid_ram_data_sel [2]),
        .I3(\ogfx_backend_inst/vid_ram_data_sel [3]),
        .I4(\ogfx_backend_inst/vid_ram_dout_mux [13]),
        .O(\fifo_mem[2][13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \fifo_mem[2][14]_i_1 
       (.I0(\fifo_mem[2][14]_i_2_n_0 ),
        .I1(\fifo_mem[2][14]_i_3_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_backend_inst/vid_ram_data_sel [0]),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [14]));
  LUT6 #(
    .INIT(64'h0000000011100010)) 
    \fifo_mem[2][14]_i_2 
       (.I0(\ogfx_backend_inst/vid_ram_data_sel [1]),
        .I1(\ogfx_backend_inst/vid_ram_data_sel [3]),
        .I2(\ogfx_backend_inst/vid_ram_dout_buf [15]),
        .I3(\ogfx_backend_inst/vid_ram_dout_ready ),
        .I4(vid_ram_dout_i_IBUF[15]),
        .I5(\ogfx_backend_inst/vid_ram_data_sel [2]),
        .O(\fifo_mem[2][14]_i_2_n_0 ));
  (* \PinAttr:I3:HOLD_DETOUR  = "1174" *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFABFB)) 
    \fifo_mem[2][14]_i_3 
       (.I0(\ogfx_backend_inst/vid_ram_data_sel [1]),
        .I1(\ogfx_backend_inst/vid_ram_dout_buf [14]),
        .I2(\ogfx_backend_inst/vid_ram_dout_ready ),
        .I3(vid_ram_dout_i_IBUF[14]),
        .I4(\ogfx_backend_inst/vid_ram_data_sel [3]),
        .I5(\ogfx_backend_inst/vid_ram_data_sel [2]),
        .O(\fifo_mem[2][14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \fifo_mem[2][15]_i_1 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_2_in ),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [0]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [3]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [2]),
        .O(\fifo_mem[2][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00007000)) 
    \fifo_mem[2][15]_i_1__0 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter [1]),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter [0]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_data_mux_ready ),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/wr_ptr [1]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/wr_ptr [0]),
        .O(\fifo_mem[2][15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \fifo_mem[2][15]_i_1__1 
       (.I0(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/wr_ptr [2]),
        .I1(\wr_ptr[2]_i_2_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/wr_ptr [1]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/wr_ptr [0]),
        .O(\fifo_mem[2][15]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \fifo_mem[2][15]_i_2 
       (.I0(\ogfx_backend_inst/vid_ram_data_sel [0]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I2(\ogfx_backend_inst/vid_ram_data_sel [2]),
        .I3(\ogfx_backend_inst/vid_ram_dout_mux [15]),
        .I4(\ogfx_backend_inst/vid_ram_data_sel [3]),
        .I5(\ogfx_backend_inst/vid_ram_data_sel [1]),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [15]));
  LUT6 #(
    .INIT(64'hFFFCAAA80000AAA8)) 
    \fifo_mem[2][1]_i_1 
       (.I0(\fifo_mem[2][1]_i_2_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I4(\ogfx_backend_inst/vid_ram_data_sel [0]),
        .I5(\fifo_mem[2][2]_i_2_n_0 ),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fifo_mem[2][1]_i_2 
       (.I0(\fifo_mem[2][3]_i_3_n_0 ),
        .I1(\ogfx_backend_inst/vid_ram_data_sel [1]),
        .I2(\fifo_mem[2][1]_i_3_n_0 ),
        .I3(\ogfx_backend_inst/vid_ram_data_sel [2]),
        .I4(\fifo_mem[2][1]_i_4_n_0 ),
        .O(\fifo_mem[2][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fifo_mem[2][1]_i_3 
       (.I0(vid_ram_dout_i_IBUF[13]),
        .I1(\ogfx_backend_inst/vid_ram_dout_buf [13]),
        .I2(\ogfx_backend_inst/vid_ram_data_sel [3]),
        .I3(vid_ram_dout_i_IBUF[5]),
        .I4(\ogfx_backend_inst/vid_ram_dout_ready ),
        .I5(\ogfx_backend_inst/vid_ram_dout_buf [5]),
        .O(\fifo_mem[2][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fifo_mem[2][1]_i_4 
       (.I0(vid_ram_dout_i_IBUF[9]),
        .I1(\ogfx_backend_inst/vid_ram_dout_buf [9]),
        .I2(\ogfx_backend_inst/vid_ram_data_sel [3]),
        .I3(vid_ram_dout_i_IBUF[1]),
        .I4(\ogfx_backend_inst/vid_ram_dout_ready ),
        .I5(\ogfx_backend_inst/vid_ram_dout_buf [1]),
        .O(\fifo_mem[2][1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFCA800A8)) 
    \fifo_mem[2][2]_i_1 
       (.I0(\fifo_mem[2][2]_i_2_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I3(\ogfx_backend_inst/vid_ram_data_sel [0]),
        .I4(\fifo_mem[2][3]_i_2_n_0 ),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_mem[2][2]_i_2 
       (.I0(\fifo_mem[2][4]_i_3_n_0 ),
        .I1(\ogfx_backend_inst/vid_ram_data_sel [1]),
        .I2(\fifo_mem[2][0]_i_2_n_0 ),
        .O(\fifo_mem[2][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFCA800A8)) 
    \fifo_mem[2][3]_i_1 
       (.I0(\fifo_mem[2][3]_i_2_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I3(\ogfx_backend_inst/vid_ram_data_sel [0]),
        .I4(\fifo_mem[2][4]_i_2_n_0 ),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_mem[2][3]_i_2 
       (.I0(\fifo_mem[2][5]_i_3_n_0 ),
        .I1(\ogfx_backend_inst/vid_ram_data_sel [1]),
        .I2(\fifo_mem[2][3]_i_3_n_0 ),
        .O(\fifo_mem[2][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fifo_mem[2][3]_i_3 
       (.I0(\fifo_mem[2][7]_i_4_n_0 ),
        .I1(\ogfx_backend_inst/vid_ram_data_sel [2]),
        .I2(\ogfx_backend_inst/vid_ram_dout_mux [11]),
        .I3(\ogfx_backend_inst/vid_ram_data_sel [3]),
        .I4(\ogfx_backend_inst/vid_ram_dout_mux [3]),
        .O(\fifo_mem[2][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2000000)) 
    \fifo_mem[2][4]_i_1 
       (.I0(\fifo_mem[2][4]_i_2_n_0 ),
        .I1(\ogfx_backend_inst/vid_ram_data_sel [0]),
        .I2(\fifo_mem[2][5]_i_2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I5(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_mem[2][4]_i_2 
       (.I0(\fifo_mem[2][6]_i_3_n_0 ),
        .I1(\ogfx_backend_inst/vid_ram_data_sel [1]),
        .I2(\fifo_mem[2][4]_i_3_n_0 ),
        .O(\fifo_mem[2][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \fifo_mem[2][4]_i_3 
       (.I0(\ogfx_backend_inst/vid_ram_dout_buf [8]),
        .I1(\ogfx_backend_inst/vid_ram_dout_ready ),
        .I2(vid_ram_dout_i_IBUF[8]),
        .I3(\ogfx_backend_inst/vid_ram_data_sel [3]),
        .I4(\ogfx_backend_inst/vid_ram_data_sel [2]),
        .I5(\fifo_mem[2][0]_i_5_n_0 ),
        .O(\fifo_mem[2][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2000000)) 
    \fifo_mem[2][5]_i_1 
       (.I0(\fifo_mem[2][5]_i_2_n_0 ),
        .I1(\ogfx_backend_inst/vid_ram_data_sel [0]),
        .I2(\fifo_mem[2][6]_i_2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I5(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_mem[2][5]_i_2 
       (.I0(\fifo_mem[2][7]_i_3_n_0 ),
        .I1(\ogfx_backend_inst/vid_ram_data_sel [1]),
        .I2(\fifo_mem[2][5]_i_3_n_0 ),
        .O(\fifo_mem[2][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \fifo_mem[2][5]_i_3 
       (.I0(\ogfx_backend_inst/vid_ram_dout_buf [9]),
        .I1(\ogfx_backend_inst/vid_ram_dout_ready ),
        .I2(vid_ram_dout_i_IBUF[9]),
        .I3(\ogfx_backend_inst/vid_ram_data_sel [3]),
        .I4(\ogfx_backend_inst/vid_ram_data_sel [2]),
        .I5(\fifo_mem[2][1]_i_3_n_0 ),
        .O(\fifo_mem[2][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2000000)) 
    \fifo_mem[2][6]_i_1 
       (.I0(\fifo_mem[2][6]_i_2_n_0 ),
        .I1(\ogfx_backend_inst/vid_ram_data_sel [0]),
        .I2(\fifo_mem[2][7]_i_2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I5(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_mem[2][6]_i_2 
       (.I0(\fifo_mem[2][8]_i_4_n_0 ),
        .I1(\ogfx_backend_inst/vid_ram_data_sel [1]),
        .I2(\fifo_mem[2][6]_i_3_n_0 ),
        .O(\fifo_mem[2][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \fifo_mem[2][6]_i_3 
       (.I0(\ogfx_backend_inst/vid_ram_dout_buf [10]),
        .I1(\ogfx_backend_inst/vid_ram_dout_ready ),
        .I2(vid_ram_dout_i_IBUF[10]),
        .I3(\ogfx_backend_inst/vid_ram_data_sel [3]),
        .I4(\ogfx_backend_inst/vid_ram_data_sel [2]),
        .I5(\fifo_mem[2][0]_i_4_n_0 ),
        .O(\fifo_mem[2][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2000000)) 
    \fifo_mem[2][7]_i_1 
       (.I0(\fifo_mem[2][7]_i_2_n_0 ),
        .I1(\ogfx_backend_inst/vid_ram_data_sel [0]),
        .I2(\fifo_mem[2][8]_i_2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I5(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_mem[2][7]_i_2 
       (.I0(\fifo_mem[2][9]_i_3_n_0 ),
        .I1(\ogfx_backend_inst/vid_ram_data_sel [1]),
        .I2(\fifo_mem[2][7]_i_3_n_0 ),
        .O(\fifo_mem[2][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \fifo_mem[2][7]_i_3 
       (.I0(\ogfx_backend_inst/vid_ram_dout_buf [11]),
        .I1(\ogfx_backend_inst/vid_ram_dout_ready ),
        .I2(vid_ram_dout_i_IBUF[11]),
        .I3(\ogfx_backend_inst/vid_ram_data_sel [3]),
        .I4(\ogfx_backend_inst/vid_ram_data_sel [2]),
        .I5(\fifo_mem[2][7]_i_4_n_0 ),
        .O(\fifo_mem[2][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fifo_mem[2][7]_i_4 
       (.I0(vid_ram_dout_i_IBUF[15]),
        .I1(\ogfx_backend_inst/vid_ram_dout_buf [15]),
        .I2(\ogfx_backend_inst/vid_ram_data_sel [3]),
        .I3(vid_ram_dout_i_IBUF[7]),
        .I4(\ogfx_backend_inst/vid_ram_dout_ready ),
        .I5(\ogfx_backend_inst/vid_ram_dout_buf [7]),
        .O(\fifo_mem[2][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h74740000FF000000)) 
    \fifo_mem[2][8]_i_1 
       (.I0(\fifo_mem[2][9]_i_2_n_0 ),
        .I1(\ogfx_backend_inst/vid_ram_data_sel [1]),
        .I2(\fifo_mem[2][9]_i_3_n_0 ),
        .I3(\fifo_mem[2][8]_i_2_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I5(\ogfx_backend_inst/vid_ram_data_sel [0]),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_mem[2][8]_i_2 
       (.I0(\fifo_mem[2][8]_i_3_n_0 ),
        .I1(\ogfx_backend_inst/vid_ram_data_sel [1]),
        .I2(\fifo_mem[2][8]_i_4_n_0 ),
        .O(\fifo_mem[2][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2FFE200)) 
    \fifo_mem[2][8]_i_3 
       (.I0(\ogfx_backend_inst/vid_ram_dout_buf [14]),
        .I1(\ogfx_backend_inst/vid_ram_dout_ready ),
        .I2(vid_ram_dout_i_IBUF[14]),
        .I3(\ogfx_backend_inst/vid_ram_data_sel [2]),
        .I4(\ogfx_backend_inst/vid_ram_dout_mux [10]),
        .I5(\ogfx_backend_inst/vid_ram_data_sel [3]),
        .O(\fifo_mem[2][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2FFE200)) 
    \fifo_mem[2][8]_i_4 
       (.I0(\ogfx_backend_inst/vid_ram_dout_buf [12]),
        .I1(\ogfx_backend_inst/vid_ram_dout_ready ),
        .I2(vid_ram_dout_i_IBUF[12]),
        .I3(\ogfx_backend_inst/vid_ram_data_sel [2]),
        .I4(\ogfx_backend_inst/vid_ram_dout_mux [8]),
        .I5(\ogfx_backend_inst/vid_ram_data_sel [3]),
        .O(\fifo_mem[2][8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00FF000074740000)) 
    \fifo_mem[2][9]_i_1 
       (.I0(\fifo_mem[2][9]_i_2_n_0 ),
        .I1(\ogfx_backend_inst/vid_ram_data_sel [1]),
        .I2(\fifo_mem[2][9]_i_3_n_0 ),
        .I3(\fifo_mem[2][10]_i_2_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I5(\ogfx_backend_inst/vid_ram_data_sel [0]),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [9]));
  (* \PinAttr:I2:HOLD_DETOUR  = "1255" *) 
  LUT6 #(
    .INIT(64'hFFFFFFFF1D001DFF)) 
    \fifo_mem[2][9]_i_2 
       (.I0(\ogfx_backend_inst/vid_ram_dout_buf [15]),
        .I1(\ogfx_backend_inst/vid_ram_dout_ready ),
        .I2(vid_ram_dout_i_IBUF[15]),
        .I3(\ogfx_backend_inst/vid_ram_data_sel [2]),
        .I4(\ogfx_backend_inst/vid_ram_dout_mux [11]),
        .I5(\ogfx_backend_inst/vid_ram_data_sel [3]),
        .O(\fifo_mem[2][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2FFE200)) 
    \fifo_mem[2][9]_i_3 
       (.I0(\ogfx_backend_inst/vid_ram_dout_buf [13]),
        .I1(\ogfx_backend_inst/vid_ram_dout_ready ),
        .I2(vid_ram_dout_i_IBUF[13]),
        .I3(\ogfx_backend_inst/vid_ram_data_sel [2]),
        .I4(\ogfx_backend_inst/vid_ram_dout_mux [9]),
        .I5(\ogfx_backend_inst/vid_ram_data_sel [3]),
        .O(\fifo_mem[2][9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \fifo_mem[3][15]_i_1 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_2_in ),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [0]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [3]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [2]),
        .O(\fifo_mem[3][15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \fifo_mem[3][15]_i_1__0 
       (.I0(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/wr_ptr [2]),
        .I1(\wr_ptr[2]_i_2_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/wr_ptr [0]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/wr_ptr [1]),
        .O(\fifo_mem[3][15]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \fifo_mem[4][15]_i_1 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_2_in ),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [0]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [2]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [1]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [3]),
        .O(\fifo_mem[4][15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \fifo_mem[4][15]_i_1__0 
       (.I0(\wr_ptr[2]_i_2_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/wr_ptr [1]),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/wr_ptr [0]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/wr_ptr [2]),
        .O(\fifo_mem[4][15]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \fifo_mem[5][15]_i_1 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_2_in ),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [0]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [2]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [1]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [3]),
        .O(\fifo_mem[5][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \fifo_mem[6][15]_i_1 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_2_in ),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [1]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [2]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [0]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [3]),
        .O(\fifo_mem[6][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \fifo_mem[7][15]_i_1 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_2_in ),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [0]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [2]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [3]),
        .O(\fifo_mem[7][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \fifo_mem[8][15]_i_1 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_2_in ),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [0]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [3]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [1]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [2]),
        .O(\fifo_mem[8][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \fifo_mem[9][15]_i_1 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_2_in ),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [0]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [3]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [1]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [2]),
        .O(\fifo_mem[9][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400400)) 
    \fill_color[15]_i_1 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[2] ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in3_in ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[3] ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[0] ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[1] ),
        .O(\ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_wr ));
  LUT2 #(
    .INIT(4'h8)) 
    \frame0_ptr_hi[4]_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [66]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .O(\ogfx_reg_inst/frame0_ptr_hi_wr ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \frame0_ptr_hi[4]_i_2 
       (.I0(per_addr_i_IBUF[3]),
        .I1(per_addr_i_IBUF[2]),
        .I2(per_addr_i_IBUF[0]),
        .I3(per_addr_i_IBUF[4]),
        .I4(per_addr_i_IBUF[5]),
        .I5(per_addr_i_IBUF[1]),
        .O(\ogfx_reg_inst/reg_dec [66]));
  LUT2 #(
    .INIT(4'h8)) 
    \frame0_ptr_lo[15]_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [64]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .O(\ogfx_reg_inst/frame0_ptr_lo_wr ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \frame0_ptr_lo[15]_i_2 
       (.I0(per_addr_i_IBUF[3]),
        .I1(per_addr_i_IBUF[4]),
        .I2(per_addr_i_IBUF[0]),
        .I3(per_addr_i_IBUF[5]),
        .I4(per_addr_i_IBUF[2]),
        .I5(per_addr_i_IBUF[1]),
        .O(\ogfx_reg_inst/reg_dec [64]));
  LUT2 #(
    .INIT(4'h8)) 
    \frame1_ptr_hi[4]_i_1 
       (.I0(\frame1_ptr_hi[4]_i_2_n_0 ),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .O(\ogfx_reg_inst/frame1_ptr_hi_wr ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \frame1_ptr_hi[4]_i_2 
       (.I0(per_addr_i_IBUF[1]),
        .I1(per_addr_i_IBUF[3]),
        .I2(per_addr_i_IBUF[2]),
        .I3(per_addr_i_IBUF[0]),
        .I4(per_addr_i_IBUF[4]),
        .I5(per_addr_i_IBUF[5]),
        .O(\frame1_ptr_hi[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \frame1_ptr_lo[15]_i_1 
       (.I0(\frame1_ptr_lo[15]_i_2_n_0 ),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .O(\ogfx_reg_inst/frame1_ptr_lo_wr ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \frame1_ptr_lo[15]_i_2 
       (.I0(per_addr_i_IBUF[1]),
        .I1(per_addr_i_IBUF[3]),
        .I2(per_addr_i_IBUF[4]),
        .I3(per_addr_i_IBUF[0]),
        .I4(per_addr_i_IBUF[5]),
        .I5(per_addr_i_IBUF[2]),
        .O(\frame1_ptr_lo[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE00)) 
    frame_data_init_i_1
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/frame_data_init ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter [1]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter [0]),
        .I3(lt24_status[2]),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/p_6_in ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \frame_data_o[0]_i_1 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[2] [0]),
        .I1(\ogfx_backend_inst/fifo_mem_reg[1] [0]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [0]),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [1]),
        .I4(\ogfx_backend_inst/fifo_mem_reg[0] [0]),
        .O(\frame_data_o[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \frame_data_o[10]_i_1 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[1] [10]),
        .I1(\ogfx_backend_inst/fifo_mem_reg[0] [10]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [1]),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [0]),
        .I4(\ogfx_backend_inst/fifo_mem_reg[2] [10]),
        .O(\frame_data_o[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \frame_data_o[11]_i_1 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[2] [11]),
        .I1(\ogfx_backend_inst/fifo_mem_reg[1] [11]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [0]),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [1]),
        .I4(\ogfx_backend_inst/fifo_mem_reg[0] [11]),
        .O(\frame_data_o[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \frame_data_o[12]_i_1 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[2] [12]),
        .I1(\ogfx_backend_inst/fifo_mem_reg[1] [12]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [0]),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [1]),
        .I4(\ogfx_backend_inst/fifo_mem_reg[0] [12]),
        .O(\frame_data_o[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \frame_data_o[13]_i_1 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[0] [13]),
        .I1(\ogfx_backend_inst/fifo_mem_reg[2] [13]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [1]),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [0]),
        .I4(\ogfx_backend_inst/fifo_mem_reg[1] [13]),
        .O(\frame_data_o[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \frame_data_o[14]_i_1 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[2] [14]),
        .I1(\ogfx_backend_inst/fifo_mem_reg[0] [14]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [1]),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [0]),
        .I4(\ogfx_backend_inst/fifo_mem_reg[1] [14]),
        .O(\frame_data_o[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E0EEEEEEEEEEEE)) 
    \frame_data_o[15]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter [0]),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter [1]),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [0]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [1]),
        .I4(lt24_status[2]),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/frame_data_init ),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/p_9_in ));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \frame_data_o[15]_i_2 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[2] [15]),
        .I1(\ogfx_backend_inst/fifo_mem_reg[0] [15]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [1]),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [0]),
        .I4(\ogfx_backend_inst/fifo_mem_reg[1] [15]),
        .O(\frame_data_o[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \frame_data_o[1]_i_1 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[0] [1]),
        .I1(\ogfx_backend_inst/fifo_mem_reg[2] [1]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [1]),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [0]),
        .I4(\ogfx_backend_inst/fifo_mem_reg[1] [1]),
        .O(\frame_data_o[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \frame_data_o[2]_i_1 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[1] [2]),
        .I1(\ogfx_backend_inst/fifo_mem_reg[2] [2]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [1]),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [0]),
        .I4(\ogfx_backend_inst/fifo_mem_reg[0] [2]),
        .O(\frame_data_o[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \frame_data_o[3]_i_1 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[2] [3]),
        .I1(\ogfx_backend_inst/fifo_mem_reg[1] [3]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [0]),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [1]),
        .I4(\ogfx_backend_inst/fifo_mem_reg[0] [3]),
        .O(\frame_data_o[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \frame_data_o[4]_i_1 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[1] [4]),
        .I1(\ogfx_backend_inst/fifo_mem_reg[0] [4]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [1]),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [0]),
        .I4(\ogfx_backend_inst/fifo_mem_reg[2] [4]),
        .O(\frame_data_o[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \frame_data_o[5]_i_1 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[2] [5]),
        .I1(\ogfx_backend_inst/fifo_mem_reg[0] [5]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [1]),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [0]),
        .I4(\ogfx_backend_inst/fifo_mem_reg[1] [5]),
        .O(\frame_data_o[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \frame_data_o[6]_i_1 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[0] [6]),
        .I1(\ogfx_backend_inst/fifo_mem_reg[2] [6]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [1]),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [0]),
        .I4(\ogfx_backend_inst/fifo_mem_reg[1] [6]),
        .O(\frame_data_o[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \frame_data_o[7]_i_1 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[0] [7]),
        .I1(\ogfx_backend_inst/fifo_mem_reg[2] [7]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [1]),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [0]),
        .I4(\ogfx_backend_inst/fifo_mem_reg[1] [7]),
        .O(\frame_data_o[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \frame_data_o[8]_i_1 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[2] [8]),
        .I1(\ogfx_backend_inst/fifo_mem_reg[1] [8]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [0]),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [1]),
        .I4(\ogfx_backend_inst/fifo_mem_reg[0] [8]),
        .O(\frame_data_o[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \frame_data_o[9]_i_1 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[2] [9]),
        .I1(\ogfx_backend_inst/fifo_mem_reg[0] [9]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [1]),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [0]),
        .I4(\ogfx_backend_inst/fifo_mem_reg[1] [9]),
        .O(\frame_data_o[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \gfx_ctrl[15]_i_1 
       (.I0(\gfx_ctrl[15]_i_2_n_0 ),
        .I1(per_addr_i_IBUF[5]),
        .I2(per_addr_i_IBUF[4]),
        .I3(per_addr_i_IBUF[0]),
        .I4(per_addr_i_IBUF[2]),
        .I5(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .O(\ogfx_reg_inst/gfx_ctrl_wr ));
  LUT2 #(
    .INIT(4'hE)) 
    \gfx_ctrl[15]_i_2 
       (.I0(per_addr_i_IBUF[1]),
        .I1(per_addr_i_IBUF[3]),
        .O(\gfx_ctrl[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    gfx_irq_gpu_cmd_done_i_1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in13_in ),
        .I1(gfx_irq_gpu_cmd_done_i_2_n_0),
        .I2(gfx_irq_gpu_cmd_done_i_3_n_0),
        .I3(gfx_irq_gpu_cmd_done_i_4_n_0),
        .I4(gfx_irq_gpu_cmd_done_i_5_n_0),
        .I5(gfx_irq_gpu_cmd_done_i_6_n_0),
        .O(\ogfx_reg_inst/gfx_irq_gpu_cmd_done0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFEEFFFFFF)) 
    gfx_irq_gpu_cmd_done_i_10
       (.I0(gpu_data[10]),
        .I1(\rec_width[0]_i_3_n_0 ),
        .I2(gpu_data[4]),
        .I3(gpu_data[11]),
        .I4(\reg_access[3]_i_7_n_0 ),
        .I5(gpu_data[1]),
        .O(gfx_irq_gpu_cmd_done_i_10_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    gfx_irq_gpu_cmd_done_i_11
       (.I0(gpu_data[13]),
        .I1(gpu_data[15]),
        .I2(gpu_data[14]),
        .O(gfx_irq_gpu_cmd_done_i_11_n_0));
  LUT5 #(
    .INIT(32'hEFEEFFFF)) 
    gfx_irq_gpu_cmd_done_i_12
       (.I0(\rec_width[0]_i_3_n_0 ),
        .I1(gpu_data[10]),
        .I2(gpu_data[0]),
        .I3(gpu_data[4]),
        .I4(gpu_data[11]),
        .O(gfx_irq_gpu_cmd_done_i_12_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    gfx_irq_gpu_cmd_done_i_13
       (.I0(gpu_data[11]),
        .I1(gfx_irq_gpu_cmd_done_i_11_n_0),
        .I2(gpu_data[12]),
        .O(gfx_irq_gpu_cmd_done_i_13_n_0));
  LUT6 #(
    .INIT(64'h7775777555557775)) 
    gfx_irq_gpu_cmd_done_i_2
       (.I0(\reg_access[2]_i_2_n_0 ),
        .I1(\reg_access[2]_i_3_n_0 ),
        .I2(gfx_irq_gpu_cmd_done_i_7_n_0),
        .I3(gfx_irq_gpu_cmd_done_i_8_n_0),
        .I4(\reg_access[3]_i_6_n_0 ),
        .I5(\reg_access[2]_i_5_n_0 ),
        .O(gfx_irq_gpu_cmd_done_i_2_n_0));
  LUT5 #(
    .INIT(32'h54000000)) 
    gfx_irq_gpu_cmd_done_i_3
       (.I0(gfx_irq_gpu_cmd_done_i_9_n_0),
        .I1(\reg_access[1]_i_3_n_0 ),
        .I2(gpu_data[1]),
        .I3(\reg_access[3]_i_6_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/exec_all_cfg_wr ),
        .O(gfx_irq_gpu_cmd_done_i_3_n_0));
  LUT5 #(
    .INIT(32'h00A20000)) 
    gfx_irq_gpu_cmd_done_i_4
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[7] ),
        .I1(gpu_data[12]),
        .I2(gfx_irq_gpu_cmd_done_i_10_n_0),
        .I3(\reg_access[3]_i_5_n_0 ),
        .I4(gfx_irq_gpu_cmd_done_i_11_n_0),
        .O(gfx_irq_gpu_cmd_done_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEFEFE)) 
    gfx_irq_gpu_cmd_done_i_5
       (.I0(\reg_access[3]_i_4_n_0 ),
        .I1(\reg_access[1]_i_2_n_0 ),
        .I2(\reg_access[0]_i_2_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[7] ),
        .I4(\reg_access[0]_i_3_n_0 ),
        .I5(\reg_access[3]_i_5_n_0 ),
        .O(gfx_irq_gpu_cmd_done_i_5_n_0));
  LUT3 #(
    .INIT(8'h2A)) 
    gfx_irq_gpu_cmd_done_i_6
       (.I0(\ogfx_reg_inst/gfx_irq [6]),
        .I1(\ogfx_reg_inst/p_0_in0_in ),
        .I2(per_din_i_IBUF[6]),
        .O(gfx_irq_gpu_cmd_done_i_6_n_0));
  LUT6 #(
    .INIT(64'h002088A80020AAAA)) 
    gfx_irq_gpu_cmd_done_i_7
       (.I0(gpu_data[12]),
        .I1(gpu_data[1]),
        .I2(\reg_access[3]_i_7_n_0 ),
        .I3(gfx_irq_gpu_cmd_done_i_12_n_0),
        .I4(\reg_access[2]_i_7_n_0 ),
        .I5(gpu_data[0]),
        .O(gfx_irq_gpu_cmd_done_i_7_n_0));
  LUT5 #(
    .INIT(32'h2000FFFF)) 
    gfx_irq_gpu_cmd_done_i_8
       (.I0(\reg_access[3]_i_7_n_0 ),
        .I1(gpu_data[1]),
        .I2(\reg_access[3]_i_9_n_0 ),
        .I3(gpu_data[12]),
        .I4(gfx_irq_gpu_cmd_done_i_11_n_0),
        .O(gfx_irq_gpu_cmd_done_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    gfx_irq_gpu_cmd_done_i_9
       (.I0(gfx_irq_gpu_cmd_done_i_13_n_0),
        .I1(\rec_width[0]_i_2_n_0 ),
        .I2(gpu_data[10]),
        .I3(gpu_data[9]),
        .I4(gpu_data[1]),
        .I5(gpu_data[2]),
        .O(gfx_irq_gpu_cmd_done_i_9_n_0));
  LUT4 #(
    .INIT(16'hBFAA)) 
    gfx_irq_gpu_cmd_error_i_1
       (.I0(gpu_cmd_error_evt),
        .I1(per_din_i_IBUF[7]),
        .I2(\ogfx_reg_inst/p_0_in0_in ),
        .I3(\ogfx_reg_inst/gfx_irq [7]),
        .O(\ogfx_reg_inst/gfx_irq_gpu_cmd_error0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000015)) 
    gfx_irq_gpu_fifo_done_i_1
       (.I0(\ogfx_reg_inst/gpu_stat_fifo_empty ),
        .I1(gpu_enable),
        .I2(gfx_irq_gpu_fifo_done_i_2_n_0),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_cnt_nxt [2]),
        .I4(gfx_irq_gpu_fifo_done_i_3_n_0),
        .I5(gfx_irq_gpu_fifo_done_i_4_n_0),
        .O(\ogfx_reg_inst/gfx_irq_gpu_fifo_done0 ));
  LUT6 #(
    .INIT(64'hFF7FFEFF00800100)) 
    gfx_irq_gpu_fifo_done_i_2
       (.I0(\ogfx_reg_inst/gpu_stat_fifo_cnt [1]),
        .I1(\ogfx_reg_inst/gpu_stat_fifo_cnt [0]),
        .I2(\ogfx_reg_inst/gpu_stat_fifo_cnt [2]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_1_in ),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_2_in ),
        .I5(\ogfx_reg_inst/gpu_stat_fifo_cnt [3]),
        .O(gfx_irq_gpu_fifo_done_i_2_n_0));
  LUT5 #(
    .INIT(32'hEB7E0000)) 
    gfx_irq_gpu_fifo_done_i_3
       (.I0(\ogfx_reg_inst/gpu_stat_fifo_cnt [1]),
        .I1(\ogfx_reg_inst/gpu_stat_fifo_cnt [0]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_2_in ),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_1_in ),
        .I4(gpu_enable),
        .O(gfx_irq_gpu_fifo_done_i_3_n_0));
  LUT3 #(
    .INIT(8'h2A)) 
    gfx_irq_gpu_fifo_done_i_4
       (.I0(\ogfx_reg_inst/gfx_irq [4]),
        .I1(\ogfx_reg_inst/p_0_in0_in ),
        .I2(per_din_i_IBUF[4]),
        .O(gfx_irq_gpu_fifo_done_i_4_n_0));
  LUT5 #(
    .INIT(32'h8FFF8888)) 
    gfx_irq_gpu_fifo_ovfl_i_1
       (.I0(\ogfx_reg_inst/gpu_stat_fifo_full ),
        .I1(\ogfx_reg_inst/fifo_push_i0 ),
        .I2(per_din_i_IBUF[5]),
        .I3(\ogfx_reg_inst/p_0_in0_in ),
        .I4(\ogfx_reg_inst/gfx_irq [5]),
        .O(\ogfx_reg_inst/gfx_irq_gpu_fifo_ovfl0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    gfx_irq_gpu_fifo_ovfl_i_2
       (.I0(\ogfx_reg_inst/gpu_stat_fifo_cnt [1]),
        .I1(\ogfx_reg_inst/gpu_stat_fifo_cnt [0]),
        .I2(\ogfx_reg_inst/gpu_stat_fifo_cnt [2]),
        .I3(\ogfx_reg_inst/gpu_stat_fifo_cnt [3]),
        .O(\ogfx_reg_inst/gpu_stat_fifo_full ));
  LUT5 #(
    .INIT(32'h0000C444)) 
    gfx_irq_gpu_fifo_ovfl_i_3
       (.I0(gfx_irq_gpu_fifo_ovfl_i_4_n_0),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(gfx_irq_gpu_fifo_ovfl_i_5_n_0),
        .I3(per_addr_i_IBUF[3]),
        .I4(per_addr_i_IBUF[1]),
        .O(\ogfx_reg_inst/fifo_push_i0 ));
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    gfx_irq_gpu_fifo_ovfl_i_4
       (.I0(per_addr_i_IBUF[3]),
        .I1(per_addr_i_IBUF[2]),
        .I2(per_addr_i_IBUF[5]),
        .I3(per_addr_i_IBUF[0]),
        .I4(per_addr_i_IBUF[4]),
        .O(gfx_irq_gpu_fifo_ovfl_i_4_n_0));
  LUT4 #(
    .INIT(16'h4000)) 
    gfx_irq_gpu_fifo_ovfl_i_5
       (.I0(per_addr_i_IBUF[2]),
        .I1(per_addr_i_IBUF[5]),
        .I2(per_addr_i_IBUF[0]),
        .I3(per_addr_i_IBUF[4]),
        .O(gfx_irq_gpu_fifo_ovfl_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
    gfx_irq_refr_cnt_done_i_1
       (.I0(lt24_done_evt),
        .I1(gfx_irq_refr_cnt_done_i_2_n_0),
        .I2(gfx_irq_refr_cnt_done_i_3_n_0),
        .I3(gfx_irq_refr_cnt_done_i_4_n_0),
        .I4(gfx_irq_refr_cnt_done_i_5_n_0),
        .I5(gfx_irq_refr_cnt_done_i_6_n_0),
        .O(\ogfx_reg_inst/gfx_irq_refr_cnt_done0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    gfx_irq_refr_cnt_done_i_2
       (.I0(\ogfx_reg_inst/display_refr_cnt [6]),
        .I1(\ogfx_reg_inst/display_refr_cnt [7]),
        .I2(\ogfx_reg_inst/display_refr_cnt [4]),
        .I3(\ogfx_reg_inst/display_refr_cnt [5]),
        .O(gfx_irq_refr_cnt_done_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    gfx_irq_refr_cnt_done_i_3
       (.I0(\ogfx_reg_inst/display_refr_cnt [2]),
        .I1(\ogfx_reg_inst/display_refr_cnt [3]),
        .I2(\ogfx_reg_inst/display_refr_cnt [0]),
        .I3(\ogfx_reg_inst/display_refr_cnt [1]),
        .O(gfx_irq_refr_cnt_done_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    gfx_irq_refr_cnt_done_i_4
       (.I0(\ogfx_reg_inst/display_refr_cnt [13]),
        .I1(\ogfx_reg_inst/display_refr_cnt [12]),
        .I2(\ogfx_reg_inst/display_refr_cnt [14]),
        .I3(\ogfx_reg_inst/display_refr_cnt [15]),
        .I4(gfx_irq_refr_cnt_done_i_7_n_0),
        .O(gfx_irq_refr_cnt_done_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    gfx_irq_refr_cnt_done_i_5
       (.I0(\ogfx_reg_inst/display_refr_cnt [2]),
        .I1(\ogfx_reg_inst/display_refr_cnt [3]),
        .I2(\ogfx_reg_inst/display_refr_cnt [0]),
        .I3(\ogfx_reg_inst/display_refr_cnt [1]),
        .O(gfx_irq_refr_cnt_done_i_5_n_0));
  LUT3 #(
    .INIT(8'h2A)) 
    gfx_irq_refr_cnt_done_i_6
       (.I0(\ogfx_reg_inst/gfx_irq_refr_cnt_done ),
        .I1(\ogfx_reg_inst/p_0_in0_in ),
        .I2(per_din_i_IBUF[2]),
        .O(gfx_irq_refr_cnt_done_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    gfx_irq_refr_cnt_done_i_7
       (.I0(\ogfx_reg_inst/display_refr_cnt [10]),
        .I1(\ogfx_reg_inst/display_refr_cnt [11]),
        .I2(\ogfx_reg_inst/display_refr_cnt [8]),
        .I3(\ogfx_reg_inst/display_refr_cnt [9]),
        .O(gfx_irq_refr_cnt_done_i_7_n_0));
  LUT4 #(
    .INIT(16'hBFAA)) 
    gfx_irq_refr_done_i_1
       (.I0(lt24_done_evt),
        .I1(per_din_i_IBUF[0]),
        .I2(\ogfx_reg_inst/p_0_in0_in ),
        .I3(\ogfx_reg_inst/gfx_irq [0]),
        .O(\ogfx_reg_inst/gfx_irq_refr_done0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    gfx_irq_refr_done_i_2
       (.I0(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [0]),
        .I4(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[10] ),
        .I5(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .O(lt24_done_evt));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    gfx_irq_refr_done_i_3
       (.I0(\gfx_ctrl[15]_i_2_n_0 ),
        .I1(per_addr_i_IBUF[2]),
        .I2(per_addr_i_IBUF[0]),
        .I3(per_addr_i_IBUF[4]),
        .I4(per_addr_i_IBUF[5]),
        .I5(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .O(\ogfx_reg_inst/p_0_in0_in ));
  LUT6 #(
    .INIT(64'hC8FFFFFFC8C8C8C8)) 
    gfx_irq_refr_start_i_1
       (.I0(gfx_irq_refr_start_i_2_n_0),
        .I1(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[10] ),
        .I2(gfx_irq_refr_start_i_3_n_0),
        .I3(per_din_i_IBUF[1]),
        .I4(\ogfx_reg_inst/p_0_in0_in ),
        .I5(\ogfx_reg_inst/gfx_irq [1]),
        .O(\ogfx_reg_inst/gfx_irq_refr_start0 ));
  LUT2 #(
    .INIT(4'hE)) 
    gfx_irq_refr_start_i_2
       (.I0(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .O(gfx_irq_refr_start_i_2_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    gfx_irq_refr_start_i_3
       (.I0(\ogfx_if_lt24_inst/lt24_state_nxt [0]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .O(gfx_irq_refr_start_i_3_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    gpu_is_last_owner_i_1
       (.I0(vid_ram_gpu_dout_rdy_nxt),
        .I1(vid_ram_refr_dout_rdy_nxt),
        .I2(\ogfx_ram_arbiter_inst/gpu_is_last_owner ),
        .O(gpu_is_last_owner_i_1_n_0));
  LUT5 #(
    .INIT(32'h0008FFFB)) 
    \height_cnt[0]_i_1 
       (.I0(\ogfx_gpu_inst/cfg_rec_height [0]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [0]),
        .O(\ogfx_gpu_inst/p_0_in [0]));
  LUT6 #(
    .INIT(64'hFFFB00080008FFFB)) 
    \height_cnt[1]_i_1 
       (.I0(\ogfx_gpu_inst/cfg_rec_height [1]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [0]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [1]),
        .O(\ogfx_gpu_inst/p_0_in [1]));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \height_cnt[2]_i_1 
       (.I0(\ogfx_gpu_inst/cfg_rec_height [2]),
        .I1(\vid_ram_column_count[8]_i_5_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [0]),
        .O(\ogfx_gpu_inst/p_0_in [2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \height_cnt[3]_i_1 
       (.I0(\ogfx_gpu_inst/cfg_rec_height [3]),
        .I1(\vid_ram_column_count[8]_i_5_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [3]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [2]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [0]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [1]),
        .O(\ogfx_gpu_inst/p_0_in [3]));
  LUT6 #(
    .INIT(64'h0008FFFBFFFB0008)) 
    \height_cnt[4]_i_1 
       (.I0(\ogfx_gpu_inst/cfg_rec_height [4]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [4]),
        .I5(\height_cnt[8]_i_5_n_0 ),
        .O(\ogfx_gpu_inst/p_0_in [4]));
  LUT6 #(
    .INIT(64'hFFFB00080008FFFB)) 
    \height_cnt[5]_i_1 
       (.I0(\ogfx_gpu_inst/cfg_rec_height [5]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [5]),
        .I5(\height_cnt[7]_i_2_n_0 ),
        .O(\ogfx_gpu_inst/p_0_in [5]));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \height_cnt[6]_i_1 
       (.I0(\ogfx_gpu_inst/cfg_rec_height [6]),
        .I1(\vid_ram_column_count[8]_i_5_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [6]),
        .I3(\height_cnt[7]_i_2_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [5]),
        .O(\ogfx_gpu_inst/p_0_in [6]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \height_cnt[7]_i_1 
       (.I0(\ogfx_gpu_inst/cfg_rec_height [7]),
        .I1(\vid_ram_column_count[8]_i_5_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [7]),
        .I3(\height_cnt[7]_i_2_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [6]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [5]),
        .O(\ogfx_gpu_inst/p_0_in [7]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \height_cnt[7]_i_2 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [4]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [3]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [1]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [0]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [2]),
        .O(\height_cnt[7]_i_2_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h080808080808AA08)) 
    \height_cnt[8]_i_1 
       (.I0(\vid_ram_column_count[8]_i_1__2_n_0 ),
        .I1(\height_cnt[8]_i_3_n_0 ),
        .I2(\height_cnt[8]_i_4_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .O(\height_cnt[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \height_cnt[8]_i_2 
       (.I0(\ogfx_gpu_inst/cfg_rec_height [8]),
        .I1(\vid_ram_column_count[8]_i_5_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [8]),
        .I3(\height_cnt[8]_i_5_n_0 ),
        .I4(\height_cnt[8]_i_6_n_0 ),
        .O(\ogfx_gpu_inst/p_0_in [8]));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \height_cnt[8]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [2]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [3]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [8]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [0]),
        .I5(\height_cnt[8]_i_6_n_0 ),
        .O(\height_cnt[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \height_cnt[8]_i_4 
       (.I0(\height_cnt[8]_i_7_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [8]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [3]),
        .O(\height_cnt[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \height_cnt[8]_i_5 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [2]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [1]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [3]),
        .O(\height_cnt[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \height_cnt[8]_i_6 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [5]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [6]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [7]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [4]),
        .O(\height_cnt[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \height_cnt[8]_i_7 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [5]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [4]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [7]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [6]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [0]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [1]),
        .O(\height_cnt[8]_i_7_n_0 ));
  OBUF irq_gfx_o_OBUF_inst
       (.I(irq_gfx_o_OBUF),
        .O(irq_gfx_o));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    irq_gfx_o_OBUF_inst_i_1
       (.I0(irq_gfx_o_OBUF_inst_i_2_n_0),
        .I1(irq_gfx_o_OBUF_inst_i_3_n_0),
        .I2(\ogfx_reg_inst/gfx_irq_gpu_cmd_done_en ),
        .I3(\ogfx_reg_inst/gfx_irq [6]),
        .I4(\ogfx_reg_inst/gfx_irq_gpu_cmd_error_en ),
        .I5(\ogfx_reg_inst/gfx_irq [7]),
        .O(irq_gfx_o_OBUF));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    irq_gfx_o_OBUF_inst_i_2
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg_n_0_[0] ),
        .I1(\ogfx_reg_inst/gfx_irq [0]),
        .I2(\ogfx_reg_inst/gfx_irq [5]),
        .I3(\ogfx_reg_inst/gfx_irq_gpu_fifo_ovfl_en ),
        .I4(\ogfx_reg_inst/gfx_irq [4]),
        .I5(\ogfx_reg_inst/gfx_ctrl_reg_n_0_[4] ),
        .O(irq_gfx_o_OBUF_inst_i_2_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_gfx_o_OBUF_inst_i_3
       (.I0(\ogfx_reg_inst/gfx_irq_refr_cnt_done_en ),
        .I1(\ogfx_reg_inst/gfx_irq_refr_cnt_done ),
        .I2(\ogfx_reg_inst/gfx_irq_refr_start_en ),
        .I3(\ogfx_reg_inst/gfx_irq [1]),
        .O(irq_gfx_o_OBUF_inst_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    \lt24_cfg[15]_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [32]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .O(\ogfx_reg_inst/lt24_cfg_wr ));
  (* \PinAttr:I0:HOLD_DETOUR  = "921" *) 
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \lt24_cfg[15]_i_2 
       (.I0(per_addr_i_IBUF[3]),
        .I1(per_addr_i_IBUF[5]),
        .I2(per_addr_i_IBUF[4]),
        .I3(per_addr_i_IBUF[0]),
        .I4(per_addr_i_IBUF[2]),
        .I5(per_addr_i_IBUF[1]),
        .O(\ogfx_reg_inst/reg_dec [32]));
  LUT2 #(
    .INIT(4'h8)) 
    \lt24_cfg_refr_o[11]_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [34]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .O(\ogfx_reg_inst/lt24_refresh_wr ));
  (* \PinAttr:I0:HOLD_DETOUR  = "1248" *) 
  (* \PinAttr:I1:HOLD_DETOUR  = "1266" *) 
  (* \PinAttr:I3:HOLD_DETOUR  = "1263" *) 
  (* \PinAttr:I4:HOLD_DETOUR  = "1283" *) 
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \lt24_cfg_refr_o[11]_i_2 
       (.I0(per_addr_i_IBUF[3]),
        .I1(per_addr_i_IBUF[4]),
        .I2(per_addr_i_IBUF[0]),
        .I3(per_addr_i_IBUF[5]),
        .I4(per_addr_i_IBUF[2]),
        .I5(per_addr_i_IBUF[1]),
        .O(\ogfx_reg_inst/reg_dec [34]));
  LUT2 #(
    .INIT(4'h8)) 
    \lt24_cfg_refr_sync_val_o[9]_i_1 
       (.I0(\lt24_cfg_refr_sync_val_o[9]_i_2_n_0 ),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .O(\ogfx_reg_inst/lt24_refresh_sync_wr ));
  (* \PinAttr:I3:HOLD_DETOUR  = "910" *) 
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \lt24_cfg_refr_sync_val_o[9]_i_2 
       (.I0(per_addr_i_IBUF[1]),
        .I1(per_addr_i_IBUF[3]),
        .I2(per_addr_i_IBUF[5]),
        .I3(per_addr_i_IBUF[4]),
        .I4(per_addr_i_IBUF[0]),
        .I5(per_addr_i_IBUF[2]),
        .O(\lt24_cfg_refr_sync_val_o[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \lt24_cmd[15]_i_1 
       (.I0(\lt24_cmd[15]_i_2_n_0 ),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .O(\ogfx_reg_inst/lt24_cmd_wr ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \lt24_cmd[15]_i_2 
       (.I0(per_addr_i_IBUF[1]),
        .I1(per_addr_i_IBUF[3]),
        .I2(per_addr_i_IBUF[4]),
        .I3(per_addr_i_IBUF[0]),
        .I4(per_addr_i_IBUF[5]),
        .I5(per_addr_i_IBUF[2]),
        .O(\lt24_cmd[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA800)) 
    \lt24_cmd_dfill_o[15]_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [42]),
        .I1(per_we_i_IBUF[0]),
        .I2(per_we_i_IBUF[1]),
        .I3(\ogfx_reg_inst/p_8_in ),
        .O(lt24_cmd_dfill_wr));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \lt24_cmd_dfill_o[15]_i_2 
       (.I0(per_addr_i_IBUF[5]),
        .I1(per_addr_i_IBUF[0]),
        .I2(per_addr_i_IBUF[4]),
        .I3(per_addr_i_IBUF[2]),
        .I4(per_addr_i_IBUF[3]),
        .I5(per_addr_i_IBUF[1]),
        .O(\ogfx_reg_inst/reg_dec [42]));
  (* \PinAttr:I2:HOLD_DETOUR  = "547" *) 
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \lt24_cmd_dfill_o[15]_i_3 
       (.I0(per_en_i_IBUF),
        .I1(\lt24_cmd_dfill_o[15]_i_4_n_0 ),
        .I2(per_addr_i_IBUF[13]),
        .I3(per_addr_i_IBUF[12]),
        .I4(per_addr_i_IBUF[10]),
        .I5(per_addr_i_IBUF[11]),
        .O(\ogfx_reg_inst/p_8_in ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \lt24_cmd_dfill_o[15]_i_4 
       (.I0(per_addr_i_IBUF[6]),
        .I1(per_addr_i_IBUF[9]),
        .I2(per_addr_i_IBUF[8]),
        .I3(per_addr_i_IBUF[7]),
        .O(\lt24_cmd_dfill_o[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \lt24_cmd_param_o[15]_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [40]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .O(\ogfx_reg_inst/lt24_cmd_param_wr ));
  (* \PinAttr:I0:HOLD_DETOUR  = "1148" *) 
  (* \PinAttr:I1:HOLD_DETOUR  = "1166" *) 
  (* \PinAttr:I3:HOLD_DETOUR  = "1155" *) 
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \lt24_cmd_param_o[15]_i_2 
       (.I0(per_addr_i_IBUF[3]),
        .I1(per_addr_i_IBUF[2]),
        .I2(per_addr_i_IBUF[0]),
        .I3(per_addr_i_IBUF[4]),
        .I4(per_addr_i_IBUF[5]),
        .I5(per_addr_i_IBUF[1]),
        .O(\ogfx_reg_inst/reg_dec [40]));
  LUT6 #(
    .INIT(64'h80F7F7F780808080)) 
    lt24_cmd_refr_o_i_1
       (.I0(\ogfx_reg_inst/reg_dec [34]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_din_i_IBUF[0]),
        .I3(lt24_cmd_refr_o_i_2_n_0),
        .I4(lt24_done_evt),
        .I5(lt24_cmd_refr),
        .O(lt24_cmd_refr_o_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    lt24_cmd_refr_o_i_2
       (.I0(lt24_cmd_refr_o_i_3_n_0),
        .I1(lt24_cfg_refr[11]),
        .I2(lt24_cfg_refr[10]),
        .I3(lt24_cfg_refr[8]),
        .I4(lt24_cfg_refr[9]),
        .I5(lt24_status[2]),
        .O(lt24_cmd_refr_o_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    lt24_cmd_refr_o_i_3
       (.I0(lt24_cfg_refr[5]),
        .I1(lt24_cfg_refr[4]),
        .I2(lt24_cfg_refr[7]),
        .I3(lt24_cfg_refr[6]),
        .I4(lt24_cmd_refr_o_i_4_n_0),
        .O(lt24_cmd_refr_o_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    lt24_cmd_refr_o_i_4
       (.I0(lt24_cfg_refr[2]),
        .I1(lt24_cfg_refr[3]),
        .I2(lt24_cfg_refr[0]),
        .I3(lt24_cfg_refr[1]),
        .O(lt24_cmd_refr_o_i_4_n_0));
  OBUF lt24_cs_n_o_OBUF_inst
       (.I(lt24_cs_n_o_OBUF),
        .O(lt24_cs_n_o));
  LUT5 #(
    .INIT(32'h00000001)) 
    lt24_cs_n_o_i_1
       (.I0(\ogfx_if_lt24_inst/lt24_state_nxt [0]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I4(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .O(\ogfx_if_lt24_inst/p_0_in10_in ));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF lt24_d_en_o_OBUF_inst
       (.I(\ogfx_if_lt24_inst/lt24_d_en_o_reg_lopt_replica_1 ),
        .O(lt24_d_en_o));
  LUT4 #(
    .INIT(16'hF5EF)) 
    lt24_d_en_o_i_1
       (.I0(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .O(lt24_d_en_o_i_1_n_0));
  LUT4 #(
    .INIT(16'h3332)) 
    lt24_d_en_o_i_10
       (.I0(\ogfx_if_lt24_inst/p_0_in18_in ),
        .I1(\ogfx_if_lt24_inst/lt24_timer_done ),
        .I2(\ogfx_if_lt24_inst/p_0_in13_in ),
        .I3(\ogfx_if_lt24_inst/p_0_in15_in ),
        .O(lt24_d_en_o_i_10_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    lt24_d_en_o_i_11
       (.I0(\ogfx_if_lt24_inst/p_3_in20_in ),
        .I1(\ogfx_if_lt24_inst/lt24_timer_done ),
        .I2(\ogfx_if_lt24_inst/p_1_in24_in ),
        .I3(\ogfx_if_lt24_inst/p_1_in2_in ),
        .I4(\ogfx_if_lt24_inst/refresh_trigger_clr ),
        .I5(lt24_d_en_o_i_25_n_0),
        .O(lt24_d_en_o_i_11_n_0));
  LUT4 #(
    .INIT(16'hF0E0)) 
    lt24_d_en_o_i_12
       (.I0(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[15] ),
        .I1(\ogfx_if_lt24_inst/p_7_in ),
        .I2(\ogfx_if_lt24_inst/lt24_timer_done ),
        .I3(\ogfx_if_lt24_inst/p_1_in4_in ),
        .O(lt24_d_en_o_i_12_n_0));
  LUT4 #(
    .INIT(16'hAFAE)) 
    lt24_d_en_o_i_13
       (.I0(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[18] ),
        .I1(\ogfx_if_lt24_inst/p_5_in22_in ),
        .I2(\ogfx_if_lt24_inst/lt24_timer_done ),
        .I3(\ogfx_if_lt24_inst/p_1_in16_in ),
        .O(lt24_d_en_o_i_13_n_0));
  LUT6 #(
    .INIT(64'hFFA8A8A8FFA8FFA8)) 
    lt24_d_en_o_i_14
       (.I0(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[10] ),
        .I1(lt24_cmd_dfill_wr),
        .I2(\ogfx_if_lt24_inst/refresh_trigger ),
        .I3(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[13] ),
        .I4(lt24_cmd_has_param),
        .I5(\ogfx_if_lt24_inst/lt24_timer_done ),
        .O(lt24_d_en_o_i_14_n_0));
  LUT6 #(
    .INIT(64'h0008FFFF00080008)) 
    lt24_d_en_o_i_15
       (.I0(\ogfx_if_lt24_inst/refresh_trigger ),
        .I1(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[10] ),
        .I2(lt24_cmd_dfill_wr),
        .I3(lt24_cfg_refr_sync_en),
        .I4(\ogfx_if_lt24_inst/lt24_timer_done ),
        .I5(\ogfx_if_lt24_inst/p_7_in ),
        .O(lt24_d_en_o_i_15_n_0));
  LUT5 #(
    .INIT(32'hFF8A8A8A)) 
    lt24_d_en_o_i_16
       (.I0(\ogfx_if_lt24_inst/p_7_in ),
        .I1(\ogfx_if_lt24_inst/status_gts_match ),
        .I2(lt24_cfg_refr_sync_en),
        .I3(\ogfx_if_lt24_inst/lt24_timer_done ),
        .I4(\ogfx_if_lt24_inst/p_5_in22_in ),
        .O(lt24_d_en_o_i_16_n_0));
  LUT4 #(
    .INIT(16'hFF70)) 
    lt24_d_en_o_i_17
       (.I0(\ogfx_if_lt24_inst/lt24_timer_done ),
        .I1(\ogfx_if_lt24_inst/lt24_pixel_cnt_done ),
        .I2(\ogfx_if_lt24_inst/p_0_in13_in ),
        .I3(\ogfx_if_lt24_inst/p_0_in15_in ),
        .O(lt24_d_en_o_i_17_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    lt24_d_en_o_i_18
       (.I0(\ogfx_if_lt24_inst/p_1_in4_in ),
        .I1(\ogfx_if_lt24_inst/p_1_in ),
        .I2(\ogfx_if_lt24_inst/refresh_trigger_clr ),
        .O(lt24_d_en_o_i_18_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    lt24_d_en_o_i_19
       (.I0(\ogfx_if_lt24_inst/p_1_in4_in ),
        .I1(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[18] ),
        .I2(\ogfx_if_lt24_inst/p_2_in19_in ),
        .O(lt24_d_en_o_i_19_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    lt24_d_en_o_i_2
       (.I0(lt24_d_en_o_i_6_n_0),
        .I1(\ogfx_if_lt24_inst/p_0_in18_in ),
        .I2(\ogfx_if_lt24_inst/p_10_in ),
        .I3(lt24_d_en_o_i_7_n_0),
        .I4(\FSM_onehot_lt24_state[12]_i_2_n_0 ),
        .I5(lt24_d_en_o_i_8_n_0),
        .O(\ogfx_if_lt24_inst/lt24_state_nxt [3]));
  LUT6 #(
    .INIT(64'hFFFEFEFEFFFEFFFE)) 
    lt24_d_en_o_i_20
       (.I0(\ogfx_if_lt24_inst/p_1_in2_in ),
        .I1(\ogfx_if_lt24_inst/p_3_in20_in ),
        .I2(\ogfx_if_lt24_inst/p_2_in11_in ),
        .I3(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[9] ),
        .I4(lt24_cmd_has_param),
        .I5(\ogfx_if_lt24_inst/lt24_timer_done ),
        .O(lt24_d_en_o_i_20_n_0));
  LUT6 #(
    .INIT(64'h003F3F3F002A2A2A)) 
    lt24_d_en_o_i_21
       (.I0(\ogfx_if_lt24_inst/p_1_in16_in ),
        .I1(\FSM_onehot_lt24_state[20]_i_3_n_0 ),
        .I2(lt24_d_en_o_i_26_n_0),
        .I3(\FSM_onehot_lt24_state[20]_i_6_n_0 ),
        .I4(lt24_d_en_o_i_27_n_0),
        .I5(\ogfx_if_lt24_inst/p_5_in22_in ),
        .O(lt24_d_en_o_i_21_n_0));
  LUT5 #(
    .INIT(32'hFF404040)) 
    lt24_d_en_o_i_22
       (.I0(lt24_cmd_param_rdy),
        .I1(lt24_cmd_has_param),
        .I2(lt24_status[1]),
        .I3(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[10] ),
        .I4(lt24_cmd_dfill_wr),
        .O(lt24_d_en_o_i_22_n_0));
  LUT3 #(
    .INIT(8'h2A)) 
    lt24_d_en_o_i_23
       (.I0(\ogfx_if_lt24_inst/p_0_in13_in ),
        .I1(\ogfx_if_lt24_inst/lt24_pixel_cnt_done ),
        .I2(\ogfx_if_lt24_inst/lt24_timer_done ),
        .O(lt24_d_en_o_i_23_n_0));
  LUT4 #(
    .INIT(16'hCCC8)) 
    lt24_d_en_o_i_24
       (.I0(\ogfx_if_lt24_inst/p_0_in15_in ),
        .I1(\ogfx_if_lt24_inst/lt24_timer_done ),
        .I2(\ogfx_if_lt24_inst/p_0_in18_in ),
        .I3(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[8] ),
        .O(lt24_d_en_o_i_24_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    lt24_d_en_o_i_25
       (.I0(lt24_status[1]),
        .I1(lt24_cmd_param_rdy),
        .O(lt24_d_en_o_i_25_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    lt24_d_en_o_i_26
       (.I0(\ogfx_if_lt24_inst/lt24_timer [1]),
        .I1(lt24_cfg_clk[1]),
        .I2(lt24_cfg_clk[2]),
        .I3(\ogfx_if_lt24_inst/lt24_timer [2]),
        .O(lt24_d_en_o_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    lt24_d_en_o_i_27
       (.I0(lt24_cfg_clk[1]),
        .I1(\ogfx_if_lt24_inst/lt24_timer [2]),
        .I2(lt24_cfg_clk[0]),
        .I3(\ogfx_if_lt24_inst/lt24_timer [1]),
        .O(lt24_d_en_o_i_27_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    lt24_d_en_o_i_3
       (.I0(lt24_d_en_o_i_9_n_0),
        .I1(lt24_d_en_o_i_10_n_0),
        .I2(lt24_d_en_o_i_11_n_0),
        .I3(lt24_d_en_o_i_12_n_0),
        .I4(lt24_d_en_o_i_13_n_0),
        .I5(lt24_d_en_o_i_14_n_0),
        .O(\ogfx_if_lt24_inst/lt24_state_nxt [1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    lt24_d_en_o_i_4
       (.I0(lt24_d_en_o_i_15_n_0),
        .I1(lt24_d_en_o_i_16_n_0),
        .I2(\ogfx_if_lt24_inst/p_2_in11_in ),
        .I3(lt24_d_en_o_i_17_n_0),
        .I4(lt24_d_en_o_i_18_n_0),
        .O(\ogfx_if_lt24_inst/lt24_state_nxt [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    lt24_d_en_o_i_5
       (.I0(lt24_d_en_o_i_19_n_0),
        .I1(lt24_d_en_o_i_20_n_0),
        .I2(lt24_d_en_o_i_21_n_0),
        .I3(lt24_d_en_o_i_22_n_0),
        .I4(lt24_d_en_o_i_23_n_0),
        .I5(lt24_d_en_o_i_24_n_0),
        .O(\ogfx_if_lt24_inst/lt24_state_nxt [2]));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFE)) 
    lt24_d_en_o_i_6
       (.I0(\ogfx_if_lt24_inst/p_2_in19_in ),
        .I1(\ogfx_if_lt24_inst/p_1_in24_in ),
        .I2(\ogfx_if_lt24_inst/p_1_in2_in ),
        .I3(\ogfx_if_lt24_inst/p_3_in20_in ),
        .I4(\ogfx_if_lt24_inst/lt24_timer_done ),
        .I5(\ogfx_if_lt24_inst/p_5_in22_in ),
        .O(lt24_d_en_o_i_6_n_0));
  LUT3 #(
    .INIT(8'h2A)) 
    lt24_d_en_o_i_7
       (.I0(\ogfx_if_lt24_inst/p_1_in14_in ),
        .I1(\ogfx_if_lt24_inst/lt24_pixel_cnt_done ),
        .I2(\ogfx_if_lt24_inst/lt24_timer_done ),
        .O(lt24_d_en_o_i_7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    lt24_d_en_o_i_8
       (.I0(\ogfx_if_lt24_inst/p_1_in16_in ),
        .I1(\ogfx_if_lt24_inst/lt24_timer_done ),
        .O(lt24_d_en_o_i_8_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    lt24_d_en_o_i_9
       (.I0(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[8] ),
        .I1(\ogfx_if_lt24_inst/lt24_timer_done ),
        .O(lt24_d_en_o_i_9_n_0));
  IBUF \lt24_d_i_IBUF[0]_inst 
       (.I(lt24_d_i[0]),
        .O(lt24_d_i_IBUF[0]));
  IBUF \lt24_d_i_IBUF[1]_inst 
       (.I(lt24_d_i[1]),
        .O(lt24_d_i_IBUF[1]));
  IBUF \lt24_d_i_IBUF[2]_inst 
       (.I(lt24_d_i[2]),
        .O(lt24_d_i_IBUF[2]));
  IBUF \lt24_d_i_IBUF[3]_inst 
       (.I(lt24_d_i[3]),
        .O(lt24_d_i_IBUF[3]));
  IBUF \lt24_d_i_IBUF[4]_inst 
       (.I(lt24_d_i[4]),
        .O(lt24_d_i_IBUF[4]));
  IBUF \lt24_d_i_IBUF[5]_inst 
       (.I(lt24_d_i[5]),
        .O(lt24_d_i_IBUF[5]));
  IBUF \lt24_d_i_IBUF[6]_inst 
       (.I(lt24_d_i[6]),
        .O(lt24_d_i_IBUF[6]));
  IBUF \lt24_d_i_IBUF[7]_inst 
       (.I(lt24_d_i[7]),
        .O(lt24_d_i_IBUF[7]));
  LUT5 #(
    .INIT(32'hFFFFEEFE)) 
    \lt24_d_o[0]_i_1 
       (.I0(\lt24_d_o[0]_i_2_n_0 ),
        .I1(\lt24_d_o[0]_i_3_n_0 ),
        .I2(lt24_cmd_dfill[0]),
        .I3(\lt24_d_o[6]_i_4_n_0 ),
        .I4(\lt24_d_o[0]_i_4_n_0 ),
        .O(\ogfx_if_lt24_inst/lt24_d_nxt [0]));
  LUT6 #(
    .INIT(64'h0000000000028880)) 
    \lt24_d_o[0]_i_2 
       (.I0(lt24_cmd_param[0]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [0]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I4(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I5(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .O(\lt24_d_o[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1010080010100000)) 
    \lt24_d_o[0]_i_3 
       (.I0(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [0]),
        .I4(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .I5(refresh_data[0]),
        .O(\lt24_d_o[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000028)) 
    \lt24_d_o[0]_i_4 
       (.I0(lt24_cmd_val[0]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [0]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I4(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I5(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .O(\lt24_d_o[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lt24_d_o[10]_i_1 
       (.I0(\lt24_d_o[15]_i_3_n_0 ),
        .I1(lt24_cmd_dfill[10]),
        .I2(\lt24_d_o[15]_i_4_n_0 ),
        .I3(refresh_data[10]),
        .I4(lt24_cmd_param[10]),
        .I5(\lt24_d_o[15]_i_5_n_0 ),
        .O(\ogfx_if_lt24_inst/lt24_d_nxt [10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lt24_d_o[11]_i_1 
       (.I0(\lt24_d_o[15]_i_3_n_0 ),
        .I1(lt24_cmd_dfill[11]),
        .I2(\lt24_d_o[15]_i_4_n_0 ),
        .I3(refresh_data[11]),
        .I4(lt24_cmd_param[11]),
        .I5(\lt24_d_o[15]_i_5_n_0 ),
        .O(\ogfx_if_lt24_inst/lt24_d_nxt [11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lt24_d_o[12]_i_1 
       (.I0(\lt24_d_o[15]_i_3_n_0 ),
        .I1(lt24_cmd_dfill[12]),
        .I2(\lt24_d_o[15]_i_4_n_0 ),
        .I3(refresh_data[12]),
        .I4(lt24_cmd_param[12]),
        .I5(\lt24_d_o[15]_i_5_n_0 ),
        .O(\ogfx_if_lt24_inst/lt24_d_nxt [12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lt24_d_o[13]_i_1 
       (.I0(\lt24_d_o[15]_i_3_n_0 ),
        .I1(lt24_cmd_dfill[13]),
        .I2(\lt24_d_o[15]_i_4_n_0 ),
        .I3(refresh_data[13]),
        .I4(lt24_cmd_param[13]),
        .I5(\lt24_d_o[15]_i_5_n_0 ),
        .O(\ogfx_if_lt24_inst/lt24_d_nxt [13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lt24_d_o[14]_i_1 
       (.I0(\lt24_d_o[15]_i_3_n_0 ),
        .I1(lt24_cmd_dfill[14]),
        .I2(\lt24_d_o[15]_i_4_n_0 ),
        .I3(refresh_data[14]),
        .I4(lt24_cmd_param[14]),
        .I5(\lt24_d_o[15]_i_5_n_0 ),
        .O(\ogfx_if_lt24_inst/lt24_d_nxt [14]));
  LUT5 #(
    .INIT(32'hFFCFEFFF)) 
    \lt24_d_o[15]_i_1 
       (.I0(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [0]),
        .I4(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .O(\lt24_d_o[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lt24_d_o[15]_i_2 
       (.I0(\lt24_d_o[15]_i_3_n_0 ),
        .I1(lt24_cmd_dfill[15]),
        .I2(\lt24_d_o[15]_i_4_n_0 ),
        .I3(refresh_data[15]),
        .I4(lt24_cmd_param[15]),
        .I5(\lt24_d_o[15]_i_5_n_0 ),
        .O(\ogfx_if_lt24_inst/lt24_d_nxt [15]));
  LUT4 #(
    .INIT(16'h0004)) 
    \lt24_d_o[15]_i_3 
       (.I0(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .O(\lt24_d_o[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000800)) 
    \lt24_d_o[15]_i_4 
       (.I0(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [0]),
        .I4(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .O(\lt24_d_o[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h01000004)) 
    \lt24_d_o[15]_i_5 
       (.I0(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [0]),
        .I4(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .O(\lt24_d_o[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \lt24_d_o[1]_i_1 
       (.I0(\lt24_d_o[15]_i_4_n_0 ),
        .I1(refresh_data[1]),
        .I2(\lt24_d_o[15]_i_5_n_0 ),
        .I3(lt24_cmd_param[1]),
        .I4(\lt24_d_o[1]_i_2_n_0 ),
        .I5(\lt24_d_o[1]_i_3_n_0 ),
        .O(\ogfx_if_lt24_inst/lt24_d_nxt [1]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \lt24_d_o[1]_i_2 
       (.I0(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .I4(lt24_cmd_dfill[1]),
        .O(\lt24_d_o[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200020000)) 
    \lt24_d_o[1]_i_3 
       (.I0(lt24_cmd_val[1]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I4(\ogfx_if_lt24_inst/lt24_state_nxt [0]),
        .I5(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .O(\lt24_d_o[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAFFE)) 
    \lt24_d_o[2]_i_1 
       (.I0(\lt24_d_o[2]_i_2_n_0 ),
        .I1(lt24_cmd_dfill[2]),
        .I2(\lt24_d_o[5]_i_4_n_0 ),
        .I3(\lt24_d_o[6]_i_4_n_0 ),
        .I4(\lt24_d_o[2]_i_3_n_0 ),
        .I5(\lt24_d_o[2]_i_4_n_0 ),
        .O(\ogfx_if_lt24_inst/lt24_d_nxt [2]));
  LUT6 #(
    .INIT(64'h0000000000020080)) 
    \lt24_d_o[2]_i_2 
       (.I0(lt24_cmd_param[2]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [0]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I4(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I5(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .O(\lt24_d_o[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h002A000000200000)) 
    \lt24_d_o[2]_i_3 
       (.I0(refresh_data[2]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [0]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I4(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I5(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .O(\lt24_d_o[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000028)) 
    \lt24_d_o[2]_i_4 
       (.I0(lt24_cmd_val[2]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [0]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I4(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I5(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .O(\lt24_d_o[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEFEE)) 
    \lt24_d_o[3]_i_1 
       (.I0(\lt24_d_o[3]_i_2_n_0 ),
        .I1(\lt24_d_o[3]_i_3_n_0 ),
        .I2(\lt24_d_o[5]_i_4_n_0 ),
        .I3(lt24_cmd_dfill[3]),
        .I4(\lt24_d_o[3]_i_4_n_0 ),
        .O(\ogfx_if_lt24_inst/lt24_d_nxt [3]));
  LUT6 #(
    .INIT(64'h0000000000020080)) 
    \lt24_d_o[3]_i_2 
       (.I0(lt24_cmd_param[3]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [0]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I4(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I5(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .O(\lt24_d_o[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h002A000000200000)) 
    \lt24_d_o[3]_i_3 
       (.I0(refresh_data[3]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [0]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I4(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I5(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .O(\lt24_d_o[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h003C00FE003200C0)) 
    \lt24_d_o[3]_i_4 
       (.I0(lt24_cmd_val[3]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I4(\ogfx_if_lt24_inst/lt24_state_nxt [0]),
        .I5(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .O(\lt24_d_o[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \lt24_d_o[4]_i_1 
       (.I0(\lt24_d_o[15]_i_4_n_0 ),
        .I1(refresh_data[4]),
        .I2(\lt24_d_o[15]_i_5_n_0 ),
        .I3(lt24_cmd_param[4]),
        .I4(\lt24_d_o[4]_i_2_n_0 ),
        .I5(\lt24_d_o[4]_i_3_n_0 ),
        .O(\ogfx_if_lt24_inst/lt24_d_nxt [4]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \lt24_d_o[4]_i_2 
       (.I0(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .I4(lt24_cmd_dfill[4]),
        .O(\lt24_d_o[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200020000)) 
    \lt24_d_o[4]_i_3 
       (.I0(lt24_cmd_val[4]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I4(\ogfx_if_lt24_inst/lt24_state_nxt [0]),
        .I5(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .O(\lt24_d_o[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEFEE)) 
    \lt24_d_o[5]_i_1 
       (.I0(\lt24_d_o[5]_i_2_n_0 ),
        .I1(\lt24_d_o[5]_i_3_n_0 ),
        .I2(\lt24_d_o[5]_i_4_n_0 ),
        .I3(lt24_cmd_dfill[5]),
        .I4(\lt24_d_o[5]_i_5_n_0 ),
        .O(\ogfx_if_lt24_inst/lt24_d_nxt [5]));
  LUT6 #(
    .INIT(64'h0000000000020080)) 
    \lt24_d_o[5]_i_2 
       (.I0(lt24_cmd_param[5]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [0]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I4(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I5(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .O(\lt24_d_o[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h002A000000200000)) 
    \lt24_d_o[5]_i_3 
       (.I0(refresh_data[5]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [0]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I4(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I5(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .O(\lt24_d_o[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF9F1EBE7)) 
    \lt24_d_o[5]_i_4 
       (.I0(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [0]),
        .I4(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .O(\lt24_d_o[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h003C00FE003200C0)) 
    \lt24_d_o[5]_i_5 
       (.I0(lt24_cmd_val[5]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I4(\ogfx_if_lt24_inst/lt24_state_nxt [0]),
        .I5(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .O(\lt24_d_o[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEEFE)) 
    \lt24_d_o[6]_i_1 
       (.I0(\lt24_d_o[6]_i_2_n_0 ),
        .I1(\lt24_d_o[6]_i_3_n_0 ),
        .I2(lt24_cmd_dfill[6]),
        .I3(\lt24_d_o[6]_i_4_n_0 ),
        .I4(\lt24_d_o[6]_i_5_n_0 ),
        .O(\ogfx_if_lt24_inst/lt24_d_nxt [6]));
  LUT6 #(
    .INIT(64'h0000000000028880)) 
    \lt24_d_o[6]_i_2 
       (.I0(lt24_cmd_param[6]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [0]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I4(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I5(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .O(\lt24_d_o[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1010080010100000)) 
    \lt24_d_o[6]_i_3 
       (.I0(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [0]),
        .I4(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .I5(refresh_data[6]),
        .O(\lt24_d_o[6]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lt24_d_o[6]_i_4 
       (.I0(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .O(\lt24_d_o[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000028)) 
    \lt24_d_o[6]_i_5 
       (.I0(lt24_cmd_val[6]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [0]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I4(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I5(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .O(\lt24_d_o[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \lt24_d_o[7]_i_1 
       (.I0(\lt24_d_o[15]_i_4_n_0 ),
        .I1(refresh_data[7]),
        .I2(\lt24_d_o[15]_i_5_n_0 ),
        .I3(lt24_cmd_param[7]),
        .I4(\lt24_d_o[7]_i_2_n_0 ),
        .I5(\lt24_d_o[7]_i_3_n_0 ),
        .O(\ogfx_if_lt24_inst/lt24_d_nxt [7]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \lt24_d_o[7]_i_2 
       (.I0(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .I4(lt24_cmd_dfill[7]),
        .O(\lt24_d_o[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200020000)) 
    \lt24_d_o[7]_i_3 
       (.I0(lt24_cmd_val[7]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I4(\ogfx_if_lt24_inst/lt24_state_nxt [0]),
        .I5(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .O(\lt24_d_o[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lt24_d_o[8]_i_1 
       (.I0(\lt24_d_o[15]_i_3_n_0 ),
        .I1(lt24_cmd_dfill[8]),
        .I2(\lt24_d_o[15]_i_4_n_0 ),
        .I3(refresh_data[8]),
        .I4(lt24_cmd_param[8]),
        .I5(\lt24_d_o[15]_i_5_n_0 ),
        .O(\ogfx_if_lt24_inst/lt24_d_nxt [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lt24_d_o[9]_i_1 
       (.I0(\lt24_d_o[15]_i_3_n_0 ),
        .I1(lt24_cmd_dfill[9]),
        .I2(\lt24_d_o[15]_i_4_n_0 ),
        .I3(refresh_data[9]),
        .I4(lt24_cmd_param[9]),
        .I5(\lt24_d_o[15]_i_5_n_0 ),
        .O(\ogfx_if_lt24_inst/lt24_d_nxt [9]));
  OBUF \lt24_d_o_OBUF[0]_inst 
       (.I(lt24_d_o_OBUF[0]),
        .O(lt24_d_o[0]));
  OBUF \lt24_d_o_OBUF[10]_inst 
       (.I(lt24_d_o_OBUF[10]),
        .O(lt24_d_o[10]));
  OBUF \lt24_d_o_OBUF[11]_inst 
       (.I(lt24_d_o_OBUF[11]),
        .O(lt24_d_o[11]));
  OBUF \lt24_d_o_OBUF[12]_inst 
       (.I(lt24_d_o_OBUF[12]),
        .O(lt24_d_o[12]));
  OBUF \lt24_d_o_OBUF[13]_inst 
       (.I(lt24_d_o_OBUF[13]),
        .O(lt24_d_o[13]));
  OBUF \lt24_d_o_OBUF[14]_inst 
       (.I(lt24_d_o_OBUF[14]),
        .O(lt24_d_o[14]));
  OBUF \lt24_d_o_OBUF[15]_inst 
       (.I(lt24_d_o_OBUF[15]),
        .O(lt24_d_o[15]));
  OBUF \lt24_d_o_OBUF[1]_inst 
       (.I(lt24_d_o_OBUF[1]),
        .O(lt24_d_o[1]));
  OBUF \lt24_d_o_OBUF[2]_inst 
       (.I(lt24_d_o_OBUF[2]),
        .O(lt24_d_o[2]));
  OBUF \lt24_d_o_OBUF[3]_inst 
       (.I(lt24_d_o_OBUF[3]),
        .O(lt24_d_o[3]));
  OBUF \lt24_d_o_OBUF[4]_inst 
       (.I(lt24_d_o_OBUF[4]),
        .O(lt24_d_o[4]));
  OBUF \lt24_d_o_OBUF[5]_inst 
       (.I(lt24_d_o_OBUF[5]),
        .O(lt24_d_o[5]));
  OBUF \lt24_d_o_OBUF[6]_inst 
       (.I(lt24_d_o_OBUF[6]),
        .O(lt24_d_o[6]));
  OBUF \lt24_d_o_OBUF[7]_inst 
       (.I(lt24_d_o_OBUF[7]),
        .O(lt24_d_o[7]));
  OBUF \lt24_d_o_OBUF[8]_inst 
       (.I(lt24_d_o_OBUF[8]),
        .O(lt24_d_o[8]));
  OBUF \lt24_d_o_OBUF[9]_inst 
       (.I(lt24_d_o_OBUF[9]),
        .O(lt24_d_o[9]));
  OBUF lt24_on_o_OBUF_inst
       (.I(lt24_on_o_OBUF),
        .O(lt24_on_o));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \lt24_pixel_cnt[0]_i_1 
       (.I0(display_size[0]),
        .I1(\ogfx_if_lt24_inst/lt24_pixel_cnt_init ),
        .I2(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[0] ),
        .O(\lt24_pixel_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lt24_pixel_cnt[10]_i_1 
       (.I0(display_size[10]),
        .I1(\ogfx_if_lt24_inst/lt24_pixel_cnt_init ),
        .I2(\ogfx_if_lt24_inst/lt24_pixel_cnt0 [10]),
        .O(\lt24_pixel_cnt[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lt24_pixel_cnt[11]_i_1 
       (.I0(display_size[11]),
        .I1(\ogfx_if_lt24_inst/lt24_pixel_cnt_init ),
        .I2(\ogfx_if_lt24_inst/lt24_pixel_cnt0 [11]),
        .O(\lt24_pixel_cnt[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lt24_pixel_cnt[12]_i_1 
       (.I0(display_size[12]),
        .I1(\ogfx_if_lt24_inst/lt24_pixel_cnt_init ),
        .I2(\ogfx_if_lt24_inst/lt24_pixel_cnt0 [12]),
        .O(\lt24_pixel_cnt[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lt24_pixel_cnt[12]_i_3 
       (.I0(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[12] ),
        .O(\lt24_pixel_cnt[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lt24_pixel_cnt[12]_i_4 
       (.I0(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[11] ),
        .O(\lt24_pixel_cnt[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lt24_pixel_cnt[12]_i_5 
       (.I0(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[10] ),
        .O(\lt24_pixel_cnt[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lt24_pixel_cnt[12]_i_6 
       (.I0(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[9] ),
        .O(\lt24_pixel_cnt[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lt24_pixel_cnt[13]_i_1 
       (.I0(display_size[13]),
        .I1(\ogfx_if_lt24_inst/lt24_pixel_cnt_init ),
        .I2(\ogfx_if_lt24_inst/lt24_pixel_cnt0 [13]),
        .O(\lt24_pixel_cnt[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lt24_pixel_cnt[14]_i_1 
       (.I0(display_size[14]),
        .I1(\ogfx_if_lt24_inst/lt24_pixel_cnt_init ),
        .I2(\ogfx_if_lt24_inst/lt24_pixel_cnt0 [14]),
        .O(\lt24_pixel_cnt[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \lt24_pixel_cnt[15]_i_1 
       (.I0(display_size[15]),
        .I1(\ogfx_if_lt24_inst/lt24_pixel_cnt_init ),
        .I2(\ogfx_if_lt24_inst/lt24_pixel_cnt0 [15]),
        .O(\lt24_pixel_cnt[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lt24_pixel_cnt[16]_i_1 
       (.I0(display_size[16]),
        .I1(\ogfx_if_lt24_inst/lt24_pixel_cnt_init ),
        .I2(\ogfx_if_lt24_inst/lt24_pixel_cnt0 [16]),
        .O(\lt24_pixel_cnt[16]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lt24_pixel_cnt[16]_i_3 
       (.I0(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[16] ),
        .O(\lt24_pixel_cnt[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lt24_pixel_cnt[16]_i_4 
       (.I0(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[15] ),
        .O(\lt24_pixel_cnt[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lt24_pixel_cnt[16]_i_5 
       (.I0(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[14] ),
        .O(\lt24_pixel_cnt[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lt24_pixel_cnt[16]_i_6 
       (.I0(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[13] ),
        .O(\lt24_pixel_cnt[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hCCC8)) 
    \lt24_pixel_cnt[17]_i_1 
       (.I0(\ogfx_if_lt24_inst/lt24_pixel_cnt_init ),
        .I1(\ogfx_if_lt24_inst/lt24_timer_init ),
        .I2(\ogfx_if_lt24_inst/p_0_in13_in ),
        .I3(\ogfx_if_lt24_inst/p_1_in14_in ),
        .O(\ogfx_if_lt24_inst/lt24_pixel_cnt ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lt24_pixel_cnt[17]_i_2 
       (.I0(display_size[17]),
        .I1(\ogfx_if_lt24_inst/lt24_pixel_cnt_init ),
        .I2(\ogfx_if_lt24_inst/lt24_pixel_cnt0 [17]),
        .O(\lt24_pixel_cnt[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFEFEEE)) 
    \lt24_pixel_cnt[17]_i_3 
       (.I0(\ogfx_if_lt24_inst/p_0_in15_in ),
        .I1(\ogfx_if_lt24_inst/p_1_in16_in ),
        .I2(\ogfx_if_lt24_inst/lt24_pixel_cnt_done ),
        .I3(\ogfx_if_lt24_inst/p_0_in13_in ),
        .I4(\ogfx_if_lt24_inst/p_1_in14_in ),
        .O(\ogfx_if_lt24_inst/lt24_pixel_cnt_init ));
  LUT1 #(
    .INIT(2'h1)) 
    \lt24_pixel_cnt[17]_i_5 
       (.I0(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[17] ),
        .O(\lt24_pixel_cnt[17]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lt24_pixel_cnt[1]_i_1 
       (.I0(display_size[1]),
        .I1(\ogfx_if_lt24_inst/lt24_pixel_cnt_init ),
        .I2(\ogfx_if_lt24_inst/lt24_pixel_cnt0 [1]),
        .O(\lt24_pixel_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lt24_pixel_cnt[2]_i_1 
       (.I0(display_size[2]),
        .I1(\ogfx_if_lt24_inst/lt24_pixel_cnt_init ),
        .I2(\ogfx_if_lt24_inst/lt24_pixel_cnt0 [2]),
        .O(\lt24_pixel_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lt24_pixel_cnt[3]_i_1 
       (.I0(display_size[3]),
        .I1(\ogfx_if_lt24_inst/lt24_pixel_cnt_init ),
        .I2(\ogfx_if_lt24_inst/lt24_pixel_cnt0 [3]),
        .O(\lt24_pixel_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lt24_pixel_cnt[4]_i_1 
       (.I0(display_size[4]),
        .I1(\ogfx_if_lt24_inst/lt24_pixel_cnt_init ),
        .I2(\ogfx_if_lt24_inst/lt24_pixel_cnt0 [4]),
        .O(\lt24_pixel_cnt[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lt24_pixel_cnt[4]_i_3 
       (.I0(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[4] ),
        .O(\lt24_pixel_cnt[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lt24_pixel_cnt[4]_i_4 
       (.I0(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[3] ),
        .O(\lt24_pixel_cnt[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lt24_pixel_cnt[4]_i_5 
       (.I0(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[2] ),
        .O(\lt24_pixel_cnt[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lt24_pixel_cnt[4]_i_6 
       (.I0(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[1] ),
        .O(\lt24_pixel_cnt[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lt24_pixel_cnt[5]_i_1 
       (.I0(display_size[5]),
        .I1(\ogfx_if_lt24_inst/lt24_pixel_cnt_init ),
        .I2(\ogfx_if_lt24_inst/lt24_pixel_cnt0 [5]),
        .O(\lt24_pixel_cnt[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lt24_pixel_cnt[6]_i_1 
       (.I0(display_size[6]),
        .I1(\ogfx_if_lt24_inst/lt24_pixel_cnt_init ),
        .I2(\ogfx_if_lt24_inst/lt24_pixel_cnt0 [6]),
        .O(\lt24_pixel_cnt[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lt24_pixel_cnt[7]_i_1 
       (.I0(display_size[7]),
        .I1(\ogfx_if_lt24_inst/lt24_pixel_cnt_init ),
        .I2(\ogfx_if_lt24_inst/lt24_pixel_cnt0 [7]),
        .O(\lt24_pixel_cnt[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \lt24_pixel_cnt[8]_i_1 
       (.I0(display_size[8]),
        .I1(\ogfx_if_lt24_inst/lt24_pixel_cnt_init ),
        .I2(\ogfx_if_lt24_inst/lt24_pixel_cnt0 [8]),
        .O(\lt24_pixel_cnt[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lt24_pixel_cnt[8]_i_3 
       (.I0(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[8] ),
        .O(\lt24_pixel_cnt[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lt24_pixel_cnt[8]_i_4 
       (.I0(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[7] ),
        .O(\lt24_pixel_cnt[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lt24_pixel_cnt[8]_i_5 
       (.I0(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[6] ),
        .O(\lt24_pixel_cnt[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lt24_pixel_cnt[8]_i_6 
       (.I0(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[5] ),
        .O(\lt24_pixel_cnt[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lt24_pixel_cnt[9]_i_1 
       (.I0(display_size[9]),
        .I1(\ogfx_if_lt24_inst/lt24_pixel_cnt_init ),
        .I2(\ogfx_if_lt24_inst/lt24_pixel_cnt0 [9]),
        .O(\lt24_pixel_cnt[9]_i_1_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \lt24_pixel_cnt_reg[12]_i_2 
       (.CI(\lt24_pixel_cnt_reg[8]_i_2_n_0 ),
        .CO({\lt24_pixel_cnt_reg[12]_i_2_n_0 ,\NLW_lt24_pixel_cnt_reg[12]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[12] ,\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[11] ,\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[10] ,\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[9] }),
        .O(\ogfx_if_lt24_inst/lt24_pixel_cnt0 [12:9]),
        .S({\lt24_pixel_cnt[12]_i_3_n_0 ,\lt24_pixel_cnt[12]_i_4_n_0 ,\lt24_pixel_cnt[12]_i_5_n_0 ,\lt24_pixel_cnt[12]_i_6_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \lt24_pixel_cnt_reg[16]_i_2 
       (.CI(\lt24_pixel_cnt_reg[12]_i_2_n_0 ),
        .CO({\lt24_pixel_cnt_reg[16]_i_2_n_0 ,\NLW_lt24_pixel_cnt_reg[16]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[16] ,\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[15] ,\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[14] ,\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[13] }),
        .O(\ogfx_if_lt24_inst/lt24_pixel_cnt0 [16:13]),
        .S({\lt24_pixel_cnt[16]_i_3_n_0 ,\lt24_pixel_cnt[16]_i_4_n_0 ,\lt24_pixel_cnt[16]_i_5_n_0 ,\lt24_pixel_cnt[16]_i_6_n_0 }));
  CARRY4 \lt24_pixel_cnt_reg[17]_i_4 
       (.CI(\lt24_pixel_cnt_reg[16]_i_2_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\ogfx_if_lt24_inst/lt24_pixel_cnt0 [17]),
        .S({\<const0> ,\<const0> ,\<const0> ,\lt24_pixel_cnt[17]_i_5_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \lt24_pixel_cnt_reg[4]_i_2 
       (.CI(\<const0> ),
        .CO({\lt24_pixel_cnt_reg[4]_i_2_n_0 ,\NLW_lt24_pixel_cnt_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[0] ),
        .DI({\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[4] ,\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[3] ,\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[2] ,\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[1] }),
        .O(\ogfx_if_lt24_inst/lt24_pixel_cnt0 [4:1]),
        .S({\lt24_pixel_cnt[4]_i_3_n_0 ,\lt24_pixel_cnt[4]_i_4_n_0 ,\lt24_pixel_cnt[4]_i_5_n_0 ,\lt24_pixel_cnt[4]_i_6_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \lt24_pixel_cnt_reg[8]_i_2 
       (.CI(\lt24_pixel_cnt_reg[4]_i_2_n_0 ),
        .CO({\lt24_pixel_cnt_reg[8]_i_2_n_0 ,\NLW_lt24_pixel_cnt_reg[8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[8] ,\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[7] ,\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[6] ,\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[5] }),
        .O(\ogfx_if_lt24_inst/lt24_pixel_cnt0 [8:5]),
        .S({\lt24_pixel_cnt[8]_i_3_n_0 ,\lt24_pixel_cnt[8]_i_4_n_0 ,\lt24_pixel_cnt[8]_i_5_n_0 ,\lt24_pixel_cnt[8]_i_6_n_0 }));
  OBUF lt24_rd_n_o_OBUF_inst
       (.I(lt24_rd_n_o_OBUF),
        .O(lt24_rd_n_o));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'hFFFFDDFB)) 
    lt24_rd_n_o_i_1
       (.I0(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I4(\ogfx_if_lt24_inst/lt24_state_nxt [0]),
        .O(lt24_rd_n_o_i_1_n_0));
  OBUF lt24_reset_n_o_OBUF_inst
       (.I(lt24_reset_n_o_OBUF),
        .O(lt24_reset_n_o));
  LUT1 #(
    .INIT(2'h1)) 
    lt24_reset_n_o_OBUF_inst_i_1
       (.I0(\ogfx_reg_inst/lt24_cfg [1]),
        .O(lt24_reset_n_o_OBUF));
  OBUF lt24_rs_o_OBUF_inst
       (.I(lt24_rs_o_OBUF),
        .O(lt24_rs_o));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'hFAA4FFFB)) 
    lt24_rs_o_i_1
       (.I0(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [0]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I4(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .O(lt24_rs_o_i_1_n_0));
  LUT6 #(
    .INIT(64'h0405545500050005)) 
    \lt24_timer[0]_i_1 
       (.I0(\ogfx_if_lt24_inst/lt24_timer [0]),
        .I1(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[9] ),
        .I2(lt24_status[1]),
        .I3(\ogfx_if_lt24_inst/lt24_timer_done ),
        .I4(lt24_cmd_param_rdy),
        .I5(lt24_cmd_has_param),
        .O(\lt24_timer[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h14)) 
    \lt24_timer[1]_i_1 
       (.I0(\ogfx_if_lt24_inst/lt24_timer_init ),
        .I1(\ogfx_if_lt24_inst/lt24_timer [0]),
        .I2(\ogfx_if_lt24_inst/lt24_timer [1]),
        .O(\lt24_timer[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \lt24_timer[2]_i_1 
       (.I0(\ogfx_if_lt24_inst/lt24_timer_init ),
        .I1(\ogfx_if_lt24_inst/lt24_timer [0]),
        .I2(\ogfx_if_lt24_inst/lt24_timer [1]),
        .I3(\ogfx_if_lt24_inst/lt24_timer [2]),
        .O(\lt24_timer[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    \lt24_timer[3]_i_1 
       (.I0(\ogfx_if_lt24_inst/lt24_timer_done ),
        .I1(lt24_status[1]),
        .I2(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[10] ),
        .I3(\ogfx_if_lt24_inst/p_2_in11_in ),
        .I4(\ogfx_if_lt24_inst/lt24_timer_init ),
        .O(\lt24_timer[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \lt24_timer[3]_i_2 
       (.I0(\ogfx_if_lt24_inst/lt24_timer_init ),
        .I1(\ogfx_if_lt24_inst/lt24_timer [2]),
        .I2(\ogfx_if_lt24_inst/lt24_timer [1]),
        .I3(\ogfx_if_lt24_inst/lt24_timer [0]),
        .I4(\ogfx_if_lt24_inst/lt24_timer [3]),
        .O(\lt24_timer[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hDD50DDF0)) 
    \lt24_timer[3]_i_3 
       (.I0(lt24_cmd_has_param),
        .I1(lt24_cmd_param_rdy),
        .I2(\ogfx_if_lt24_inst/lt24_timer_done ),
        .I3(lt24_status[1]),
        .I4(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[9] ),
        .O(\ogfx_if_lt24_inst/lt24_timer_init ));
  OBUF lt24_wr_n_o_OBUF_inst
       (.I(lt24_wr_n_o_OBUF),
        .O(lt24_wr_n_o));
  LUT5 #(
    .INIT(32'hFBEFEF99)) 
    lt24_wr_n_o_i_1
       (.I0(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [0]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .I4(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .O(lt24_wr_n_o_i_1_n_0));
  LUT6 #(
    .INIT(64'h8BBBBBBBB8888888)) 
    lut_bank_select_i_1
       (.I0(per_din_i_IBUF[8]),
        .I1(\ogfx_reg_inst/lut_ram_addr_wr ),
        .I2(lut_ram_sw_addr[6]),
        .I3(\lut_ram_addr[7]_i_3_n_0 ),
        .I4(lut_ram_sw_addr[7]),
        .I5(lut_ram_sw_addr[8]),
        .O(lut_bank_select_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \lut_ram_addr[0]_i_1 
       (.I0(per_din_i_IBUF[0]),
        .I1(lut_ram_sw_addr[0]),
        .I2(\ogfx_reg_inst/lut_ram_addr_wr ),
        .O(\lut_ram_addr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hAA3C)) 
    \lut_ram_addr[1]_i_1 
       (.I0(per_din_i_IBUF[1]),
        .I1(lut_ram_sw_addr[0]),
        .I2(lut_ram_sw_addr[1]),
        .I3(\ogfx_reg_inst/lut_ram_addr_wr ),
        .O(\lut_ram_addr[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA3FC0)) 
    \lut_ram_addr[2]_i_1 
       (.I0(per_din_i_IBUF[2]),
        .I1(lut_ram_sw_addr[0]),
        .I2(lut_ram_sw_addr[1]),
        .I3(lut_ram_sw_addr[2]),
        .I4(\ogfx_reg_inst/lut_ram_addr_wr ),
        .O(\lut_ram_addr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA3FFFC000)) 
    \lut_ram_addr[3]_i_1 
       (.I0(per_din_i_IBUF[3]),
        .I1(lut_ram_sw_addr[1]),
        .I2(lut_ram_sw_addr[0]),
        .I3(lut_ram_sw_addr[2]),
        .I4(lut_ram_sw_addr[3]),
        .I5(\ogfx_reg_inst/lut_ram_addr_wr ),
        .O(\lut_ram_addr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAA3C)) 
    \lut_ram_addr[4]_i_1 
       (.I0(per_din_i_IBUF[4]),
        .I1(\lut_ram_addr[4]_i_2_n_0 ),
        .I2(lut_ram_sw_addr[4]),
        .I3(\ogfx_reg_inst/lut_ram_addr_wr ),
        .O(\lut_ram_addr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \lut_ram_addr[4]_i_2 
       (.I0(lut_ram_sw_addr[3]),
        .I1(lut_ram_sw_addr[1]),
        .I2(lut_ram_sw_addr[0]),
        .I3(lut_ram_sw_addr[2]),
        .O(\lut_ram_addr[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAA3C)) 
    \lut_ram_addr[5]_i_1 
       (.I0(per_din_i_IBUF[5]),
        .I1(\lut_ram_addr[5]_i_2_n_0 ),
        .I2(lut_ram_sw_addr[5]),
        .I3(\ogfx_reg_inst/lut_ram_addr_wr ),
        .O(\lut_ram_addr[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \lut_ram_addr[5]_i_2 
       (.I0(lut_ram_sw_addr[4]),
        .I1(lut_ram_sw_addr[2]),
        .I2(lut_ram_sw_addr[0]),
        .I3(lut_ram_sw_addr[1]),
        .I4(lut_ram_sw_addr[3]),
        .O(\lut_ram_addr[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAA3C)) 
    \lut_ram_addr[6]_i_1 
       (.I0(per_din_i_IBUF[6]),
        .I1(\lut_ram_addr[7]_i_3_n_0 ),
        .I2(lut_ram_sw_addr[6]),
        .I3(\ogfx_reg_inst/lut_ram_addr_wr ),
        .O(\lut_ram_addr[6]_i_1_n_0 ));
  (* \PinAttr:I4:HOLD_DETOUR  = "1428" *) 
  LUT6 #(
    .INIT(64'hF8F8F8F8F8F8FFF8)) 
    \lut_ram_addr[7]_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(\ogfx_reg_inst/lut_ram_addr_wr ),
        .I3(\ogfx_reg_inst/lut_ram_data_rd ),
        .I4(dbg_freeze_i_IBUF),
        .I5(\ogfx_reg_inst/lut_cfg_rd ),
        .O(\lut_ram_addr[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA3FC0)) 
    \lut_ram_addr[7]_i_2 
       (.I0(per_din_i_IBUF[7]),
        .I1(\lut_ram_addr[7]_i_3_n_0 ),
        .I2(lut_ram_sw_addr[6]),
        .I3(lut_ram_sw_addr[7]),
        .I4(\ogfx_reg_inst/lut_ram_addr_wr ),
        .O(\lut_ram_addr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \lut_ram_addr[7]_i_3 
       (.I0(lut_ram_sw_addr[5]),
        .I1(lut_ram_sw_addr[3]),
        .I2(lut_ram_sw_addr[1]),
        .I3(lut_ram_sw_addr[0]),
        .I4(lut_ram_sw_addr[2]),
        .I5(lut_ram_sw_addr[4]),
        .O(\lut_ram_addr[7]_i_3_n_0 ));
  OBUF \lut_ram_addr_o_OBUF[0]_inst 
       (.I(lut_ram_addr_o_OBUF[0]),
        .O(lut_ram_addr_o[0]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAA3000)) 
    \lut_ram_addr_o_OBUF[0]_inst_i_1 
       (.I0(lut_ram_sw_addr[0]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [0]),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [1]),
        .I3(\ogfx_backend_inst/frame_data [0]),
        .I4(\ogfx_ram_arbiter_inst/sw_lram_access_granted ),
        .O(lut_ram_addr_o_OBUF[0]));
  OBUF \lut_ram_addr_o_OBUF[1]_inst 
       (.I(lut_ram_addr_o_OBUF[1]),
        .O(lut_ram_addr_o[1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAA3000)) 
    \lut_ram_addr_o_OBUF[1]_inst_i_1 
       (.I0(lut_ram_sw_addr[1]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [0]),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [1]),
        .I3(\ogfx_backend_inst/frame_data [1]),
        .I4(\ogfx_ram_arbiter_inst/sw_lram_access_granted ),
        .O(lut_ram_addr_o_OBUF[1]));
  OBUF \lut_ram_addr_o_OBUF[2]_inst 
       (.I(lut_ram_addr_o_OBUF[2]),
        .O(lut_ram_addr_o[2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAA0C00)) 
    \lut_ram_addr_o_OBUF[2]_inst_i_1 
       (.I0(lut_ram_sw_addr[2]),
        .I1(\ogfx_backend_inst/frame_data [2]),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [0]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [1]),
        .I4(\ogfx_ram_arbiter_inst/sw_lram_access_granted ),
        .O(lut_ram_addr_o_OBUF[2]));
  OBUF \lut_ram_addr_o_OBUF[3]_inst 
       (.I(lut_ram_addr_o_OBUF[3]),
        .O(lut_ram_addr_o[3]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAA0C00)) 
    \lut_ram_addr_o_OBUF[3]_inst_i_1 
       (.I0(lut_ram_sw_addr[3]),
        .I1(\ogfx_backend_inst/frame_data [3]),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [0]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [1]),
        .I4(\ogfx_ram_arbiter_inst/sw_lram_access_granted ),
        .O(lut_ram_addr_o_OBUF[3]));
  OBUF \lut_ram_addr_o_OBUF[4]_inst 
       (.I(lut_ram_addr_o_OBUF[4]),
        .O(lut_ram_addr_o[4]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAA0C00)) 
    \lut_ram_addr_o_OBUF[4]_inst_i_1 
       (.I0(lut_ram_sw_addr[4]),
        .I1(\ogfx_backend_inst/frame_data [4]),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [0]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [1]),
        .I4(\ogfx_ram_arbiter_inst/sw_lram_access_granted ),
        .O(lut_ram_addr_o_OBUF[4]));
  OBUF \lut_ram_addr_o_OBUF[5]_inst 
       (.I(lut_ram_addr_o_OBUF[5]),
        .O(lut_ram_addr_o[5]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAA0C00)) 
    \lut_ram_addr_o_OBUF[5]_inst_i_1 
       (.I0(lut_ram_sw_addr[5]),
        .I1(\ogfx_backend_inst/frame_data [5]),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [0]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [1]),
        .I4(\ogfx_ram_arbiter_inst/sw_lram_access_granted ),
        .O(lut_ram_addr_o_OBUF[5]));
  OBUF \lut_ram_addr_o_OBUF[6]_inst 
       (.I(lut_ram_addr_o_OBUF[6]),
        .O(lut_ram_addr_o[6]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hAAAA0C00)) 
    \lut_ram_addr_o_OBUF[6]_inst_i_1 
       (.I0(lut_ram_sw_addr[6]),
        .I1(\ogfx_backend_inst/frame_data [6]),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [0]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [1]),
        .I4(\ogfx_ram_arbiter_inst/sw_lram_access_granted ),
        .O(lut_ram_addr_o_OBUF[6]));
  OBUF \lut_ram_addr_o_OBUF[7]_inst 
       (.I(lut_ram_addr_o_OBUF[7]),
        .O(lut_ram_addr_o[7]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAA0C00)) 
    \lut_ram_addr_o_OBUF[7]_inst_i_1 
       (.I0(lut_ram_sw_addr[7]),
        .I1(\ogfx_backend_inst/frame_data [7]),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [0]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [1]),
        .I4(\ogfx_ram_arbiter_inst/sw_lram_access_granted ),
        .O(lut_ram_addr_o_OBUF[7]));
  OBUF \lut_ram_addr_o_OBUF[8]_inst 
       (.I(lut_ram_addr_o_OBUF[8]),
        .O(lut_ram_addr_o[8]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAA0C00)) 
    \lut_ram_addr_o_OBUF[8]_inst_i_1 
       (.I0(lut_ram_sw_addr[8]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/p_1_in ),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [0]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [1]),
        .I4(\ogfx_ram_arbiter_inst/sw_lram_access_granted ),
        .O(lut_ram_addr_o_OBUF[8]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \lut_ram_addr_o_OBUF[8]_inst_i_2 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(\ogfx_reg_inst/lut_ram_addr_wr_dly ),
        .I3(\ogfx_reg_inst/lut_ram_data_rd_dly ),
        .O(\ogfx_ram_arbiter_inst/sw_lram_access_granted ));
  (* \PinAttr:I1:HOLD_DETOUR  = "1413" *) 
  (* \PinAttr:I3:HOLD_DETOUR  = "1405" *) 
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    lut_ram_addr_wr_dly_i_1
       (.I0(vid_ram_data_wr_dly_i_2_n_0),
        .I1(per_addr_i_IBUF[4]),
        .I2(per_addr_i_IBUF[0]),
        .I3(per_addr_i_IBUF[5]),
        .I4(per_addr_i_IBUF[2]),
        .I5(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .O(\ogfx_reg_inst/lut_ram_addr_wr ));
  OBUF lut_ram_cen_o_OBUF_inst
       (.I(lut_ram_cen_o_OBUF),
        .O(lut_ram_cen_o));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h45)) 
    lut_ram_cen_o_OBUF_inst_i_1
       (.I0(\ogfx_ram_arbiter_inst/sw_lram_access_granted ),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [0]),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [1]),
        .O(lut_ram_cen_o_OBUF));
  LUT4 #(
    .INIT(16'hF780)) 
    \lut_ram_data[0]_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_din_i_IBUF[0]),
        .I3(lut_ram_dout_i_IBUF[0]),
        .O(\lut_ram_data[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF780)) 
    \lut_ram_data[10]_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_din_i_IBUF[10]),
        .I3(lut_ram_dout_i_IBUF[10]),
        .O(\lut_ram_data[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF780)) 
    \lut_ram_data[11]_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_din_i_IBUF[11]),
        .I3(lut_ram_dout_i_IBUF[11]),
        .O(\lut_ram_data[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF780)) 
    \lut_ram_data[12]_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_din_i_IBUF[12]),
        .I3(lut_ram_dout_i_IBUF[12]),
        .O(\lut_ram_data[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF780)) 
    \lut_ram_data[13]_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_din_i_IBUF[13]),
        .I3(lut_ram_dout_i_IBUF[13]),
        .O(\lut_ram_data[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF780)) 
    \lut_ram_data[14]_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_din_i_IBUF[14]),
        .I3(lut_ram_dout_i_IBUF[14]),
        .O(\lut_ram_data[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \lut_ram_data[15]_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(\ogfx_reg_inst/lut_ram_dout_rdy ),
        .O(\lut_ram_data[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF780)) 
    \lut_ram_data[15]_i_2 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_din_i_IBUF[15]),
        .I3(lut_ram_dout_i_IBUF[15]),
        .O(\lut_ram_data[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF780)) 
    \lut_ram_data[1]_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_din_i_IBUF[1]),
        .I3(lut_ram_dout_i_IBUF[1]),
        .O(\lut_ram_data[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF780)) 
    \lut_ram_data[2]_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_din_i_IBUF[2]),
        .I3(lut_ram_dout_i_IBUF[2]),
        .O(\lut_ram_data[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF780)) 
    \lut_ram_data[3]_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_din_i_IBUF[3]),
        .I3(lut_ram_dout_i_IBUF[3]),
        .O(\lut_ram_data[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF780)) 
    \lut_ram_data[4]_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_din_i_IBUF[4]),
        .I3(lut_ram_dout_i_IBUF[4]),
        .O(\lut_ram_data[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF780)) 
    \lut_ram_data[5]_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_din_i_IBUF[5]),
        .I3(lut_ram_dout_i_IBUF[5]),
        .O(\lut_ram_data[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF780)) 
    \lut_ram_data[6]_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_din_i_IBUF[6]),
        .I3(lut_ram_dout_i_IBUF[6]),
        .O(\lut_ram_data[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF780)) 
    \lut_ram_data[7]_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_din_i_IBUF[7]),
        .I3(lut_ram_dout_i_IBUF[7]),
        .O(\lut_ram_data[7]_i_1_n_0 ));
  (* \PinAttr:I2:HOLD_DETOUR  = "1409" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \lut_ram_data[8]_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_din_i_IBUF[8]),
        .I3(lut_ram_dout_i_IBUF[8]),
        .O(\lut_ram_data[8]_i_1_n_0 ));
  (* \PinAttr:I2:HOLD_DETOUR  = "1153" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \lut_ram_data[9]_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_din_i_IBUF[9]),
        .I3(lut_ram_dout_i_IBUF[9]),
        .O(\lut_ram_data[9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    lut_ram_data_rd_dly_i_1
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(\ogfx_reg_inst/reg_read ),
        .O(\ogfx_reg_inst/lut_ram_data_rd ));
  OBUF \lut_ram_din_o_OBUF[0]_inst 
       (.I(lut_ram_din_o_OBUF[0]),
        .O(lut_ram_din_o[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \lut_ram_din_o_OBUF[0]_inst_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_din_i_IBUF[0]),
        .O(lut_ram_din_o_OBUF[0]));
  OBUF \lut_ram_din_o_OBUF[10]_inst 
       (.I(lut_ram_din_o_OBUF[10]),
        .O(lut_ram_din_o[10]));
  LUT3 #(
    .INIT(8'h80)) 
    \lut_ram_din_o_OBUF[10]_inst_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_din_i_IBUF[10]),
        .O(lut_ram_din_o_OBUF[10]));
  OBUF \lut_ram_din_o_OBUF[11]_inst 
       (.I(lut_ram_din_o_OBUF[11]),
        .O(lut_ram_din_o[11]));
  LUT3 #(
    .INIT(8'h80)) 
    \lut_ram_din_o_OBUF[11]_inst_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_din_i_IBUF[11]),
        .O(lut_ram_din_o_OBUF[11]));
  OBUF \lut_ram_din_o_OBUF[12]_inst 
       (.I(lut_ram_din_o_OBUF[12]),
        .O(lut_ram_din_o[12]));
  LUT3 #(
    .INIT(8'h80)) 
    \lut_ram_din_o_OBUF[12]_inst_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_din_i_IBUF[12]),
        .O(lut_ram_din_o_OBUF[12]));
  OBUF \lut_ram_din_o_OBUF[13]_inst 
       (.I(lut_ram_din_o_OBUF[13]),
        .O(lut_ram_din_o[13]));
  LUT3 #(
    .INIT(8'h80)) 
    \lut_ram_din_o_OBUF[13]_inst_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_din_i_IBUF[13]),
        .O(lut_ram_din_o_OBUF[13]));
  OBUF \lut_ram_din_o_OBUF[14]_inst 
       (.I(lut_ram_din_o_OBUF[14]),
        .O(lut_ram_din_o[14]));
  LUT3 #(
    .INIT(8'h80)) 
    \lut_ram_din_o_OBUF[14]_inst_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_din_i_IBUF[14]),
        .O(lut_ram_din_o_OBUF[14]));
  OBUF \lut_ram_din_o_OBUF[15]_inst 
       (.I(lut_ram_din_o_OBUF[15]),
        .O(lut_ram_din_o[15]));
  LUT3 #(
    .INIT(8'h80)) 
    \lut_ram_din_o_OBUF[15]_inst_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_din_i_IBUF[15]),
        .O(lut_ram_din_o_OBUF[15]));
  OBUF \lut_ram_din_o_OBUF[1]_inst 
       (.I(lut_ram_din_o_OBUF[1]),
        .O(lut_ram_din_o[1]));
  LUT3 #(
    .INIT(8'h80)) 
    \lut_ram_din_o_OBUF[1]_inst_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_din_i_IBUF[1]),
        .O(lut_ram_din_o_OBUF[1]));
  OBUF \lut_ram_din_o_OBUF[2]_inst 
       (.I(lut_ram_din_o_OBUF[2]),
        .O(lut_ram_din_o[2]));
  LUT3 #(
    .INIT(8'h80)) 
    \lut_ram_din_o_OBUF[2]_inst_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_din_i_IBUF[2]),
        .O(lut_ram_din_o_OBUF[2]));
  OBUF \lut_ram_din_o_OBUF[3]_inst 
       (.I(lut_ram_din_o_OBUF[3]),
        .O(lut_ram_din_o[3]));
  LUT3 #(
    .INIT(8'h80)) 
    \lut_ram_din_o_OBUF[3]_inst_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_din_i_IBUF[3]),
        .O(lut_ram_din_o_OBUF[3]));
  OBUF \lut_ram_din_o_OBUF[4]_inst 
       (.I(lut_ram_din_o_OBUF[4]),
        .O(lut_ram_din_o[4]));
  LUT3 #(
    .INIT(8'h80)) 
    \lut_ram_din_o_OBUF[4]_inst_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_din_i_IBUF[4]),
        .O(lut_ram_din_o_OBUF[4]));
  OBUF \lut_ram_din_o_OBUF[5]_inst 
       (.I(lut_ram_din_o_OBUF[5]),
        .O(lut_ram_din_o[5]));
  LUT3 #(
    .INIT(8'h80)) 
    \lut_ram_din_o_OBUF[5]_inst_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_din_i_IBUF[5]),
        .O(lut_ram_din_o_OBUF[5]));
  OBUF \lut_ram_din_o_OBUF[6]_inst 
       (.I(lut_ram_din_o_OBUF[6]),
        .O(lut_ram_din_o[6]));
  LUT3 #(
    .INIT(8'h80)) 
    \lut_ram_din_o_OBUF[6]_inst_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_din_i_IBUF[6]),
        .O(lut_ram_din_o_OBUF[6]));
  OBUF \lut_ram_din_o_OBUF[7]_inst 
       (.I(lut_ram_din_o_OBUF[7]),
        .O(lut_ram_din_o[7]));
  LUT3 #(
    .INIT(8'h80)) 
    \lut_ram_din_o_OBUF[7]_inst_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_din_i_IBUF[7]),
        .O(lut_ram_din_o_OBUF[7]));
  OBUF \lut_ram_din_o_OBUF[8]_inst 
       (.I(lut_ram_din_o_OBUF[8]),
        .O(lut_ram_din_o[8]));
  (* \PinAttr:I2:HOLD_DETOUR  = "1409" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \lut_ram_din_o_OBUF[8]_inst_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_din_i_IBUF[8]),
        .O(lut_ram_din_o_OBUF[8]));
  OBUF \lut_ram_din_o_OBUF[9]_inst 
       (.I(lut_ram_din_o_OBUF[9]),
        .O(lut_ram_din_o[9]));
  (* \PinAttr:I2:HOLD_DETOUR  = "1153" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \lut_ram_din_o_OBUF[9]_inst_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_din_i_IBUF[9]),
        .O(lut_ram_din_o_OBUF[9]));
  IBUF \lut_ram_dout_i_IBUF[0]_inst 
       (.I(lut_ram_dout_i[0]),
        .O(lut_ram_dout_i_IBUF[0]));
  IBUF \lut_ram_dout_i_IBUF[10]_inst 
       (.I(lut_ram_dout_i[10]),
        .O(lut_ram_dout_i_IBUF[10]));
  IBUF \lut_ram_dout_i_IBUF[11]_inst 
       (.I(lut_ram_dout_i[11]),
        .O(lut_ram_dout_i_IBUF[11]));
  IBUF \lut_ram_dout_i_IBUF[12]_inst 
       (.I(lut_ram_dout_i[12]),
        .O(lut_ram_dout_i_IBUF[12]));
  IBUF \lut_ram_dout_i_IBUF[13]_inst 
       (.I(lut_ram_dout_i[13]),
        .O(lut_ram_dout_i_IBUF[13]));
  IBUF \lut_ram_dout_i_IBUF[14]_inst 
       (.I(lut_ram_dout_i[14]),
        .O(lut_ram_dout_i_IBUF[14]));
  IBUF \lut_ram_dout_i_IBUF[15]_inst 
       (.I(lut_ram_dout_i[15]),
        .O(lut_ram_dout_i_IBUF[15]));
  IBUF \lut_ram_dout_i_IBUF[1]_inst 
       (.I(lut_ram_dout_i[1]),
        .O(lut_ram_dout_i_IBUF[1]));
  IBUF \lut_ram_dout_i_IBUF[2]_inst 
       (.I(lut_ram_dout_i[2]),
        .O(lut_ram_dout_i_IBUF[2]));
  IBUF \lut_ram_dout_i_IBUF[3]_inst 
       (.I(lut_ram_dout_i[3]),
        .O(lut_ram_dout_i_IBUF[3]));
  IBUF \lut_ram_dout_i_IBUF[4]_inst 
       (.I(lut_ram_dout_i[4]),
        .O(lut_ram_dout_i_IBUF[4]));
  IBUF \lut_ram_dout_i_IBUF[5]_inst 
       (.I(lut_ram_dout_i[5]),
        .O(lut_ram_dout_i_IBUF[5]));
  IBUF \lut_ram_dout_i_IBUF[6]_inst 
       (.I(lut_ram_dout_i[6]),
        .O(lut_ram_dout_i_IBUF[6]));
  IBUF \lut_ram_dout_i_IBUF[7]_inst 
       (.I(lut_ram_dout_i[7]),
        .O(lut_ram_dout_i_IBUF[7]));
  IBUF \lut_ram_dout_i_IBUF[8]_inst 
       (.I(lut_ram_dout_i[8]),
        .O(lut_ram_dout_i_IBUF[8]));
  IBUF \lut_ram_dout_i_IBUF[9]_inst 
       (.I(lut_ram_dout_i[9]),
        .O(lut_ram_dout_i_IBUF[9]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h2020202F20202020)) 
    lut_ram_dout_ready_i_1
       (.I0(lt24_status[2]),
        .I1(\FSM_sequential_lut_state[0]_i_3_n_0 ),
        .I2(\FSM_sequential_lut_state[0]_i_2_n_0 ),
        .I3(\ogfx_ram_arbiter_inst/sw_lram_access_granted ),
        .I4(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [0]),
        .I5(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [1]),
        .O(lut_ram_dout_ready_i_1_n_0));
  OBUF lut_ram_wen_o_OBUF_inst
       (.I(lut_ram_wen_o_OBUF),
        .O(lut_ram_wen_o));
  LUT4 #(
    .INIT(16'h777F)) 
    lut_ram_wen_o_OBUF_inst_i_1
       (.I0(\ogfx_reg_inst/reg_dec [52]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .I2(per_we_i_IBUF[0]),
        .I3(per_we_i_IBUF[1]),
        .O(lut_ram_wen_o_OBUF));
  (* \PinAttr:I1:HOLD_DETOUR  = "1213" *) 
  (* \PinAttr:I3:HOLD_DETOUR  = "1080" *) 
  (* \PinAttr:I4:HOLD_DETOUR  = "1224" *) 
  (* \PinAttr:I5:HOLD_DETOUR  = "1213" *) 
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    lut_ram_wen_o_OBUF_inst_i_2
       (.I0(per_addr_i_IBUF[1]),
        .I1(per_addr_i_IBUF[3]),
        .I2(per_addr_i_IBUF[2]),
        .I3(per_addr_i_IBUF[0]),
        .I4(per_addr_i_IBUF[4]),
        .I5(per_addr_i_IBUF[5]),
        .O(\ogfx_reg_inst/reg_dec [52]));
  LUT3 #(
    .INIT(8'hA8)) 
    lut_ram_wen_o_OBUF_inst_i_3
       (.I0(\ogfx_reg_inst/p_8_in ),
        .I1(per_we_i_IBUF[1]),
        .I2(per_we_i_IBUF[0]),
        .O(lut_ram_wen_o_OBUF_inst_i_3_n_0));
  BUFG mclk_IBUF_BUFG_inst
       (.I(mclk_IBUF),
        .O(mclk_IBUF_BUFG));
  IBUF mclk_IBUF_inst
       (.I(mclk),
        .O(mclk_IBUF));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry__0_i_1
       (.I0(\ogfx_reg_inst/vid_ram0_addr_lo [6]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [6]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry__0_i_10
       (.I0(\ogfx_reg_inst/vid_ram0_addr_lo [5]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [5]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry__0_i_10__0
       (.I0(\ogfx_reg_inst/vid_ram1_addr_lo [5]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [5]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr [5]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    next_addr__0_carry__0_i_10__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [4]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_done0 ),
        .I2(next_addr__0_carry__0_i_9__2_n_0),
        .I3(\vram_src_mask[15]_i_4_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [0]),
        .O(next_addr__0_carry__0_i_10__1_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry__0_i_1__0
       (.I0(\ogfx_reg_inst/vid_ram1_addr_lo [6]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [6]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    next_addr__0_carry__0_i_1__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [6]),
        .I1(\vid_ram_column_count[8]_i_4_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [2]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_base_addr [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    next_addr__0_carry__0_i_1__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [6]),
        .I1(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [6]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_base_addr [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry__0_i_2
       (.I0(\ogfx_reg_inst/vid_ram0_addr_lo [5]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [5]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(next_addr__0_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry__0_i_2__0
       (.I0(\ogfx_reg_inst/vid_ram1_addr_lo [5]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [5]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(next_addr__0_carry__0_i_2__0_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    next_addr__0_carry__0_i_2__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [5]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_done0 ),
        .I2(next_addr__0_carry__0_i_9__2_n_0),
        .I3(\vram_src_mask[15]_i_4_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [1]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_base_addr [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    next_addr__0_carry__0_i_2__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [5]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_done0 ),
        .I2(\vram_src_mask[15]_i_4_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [5]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_base_addr [5]));
  LUT5 #(
    .INIT(32'hFFBF0020)) 
    next_addr__0_carry__0_i_3
       (.I0(next_addr__0_carry_i_8_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr1__4 ),
        .I2(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I3(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr__0 [4]),
        .O(next_addr__0_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFBF0020)) 
    next_addr__0_carry__0_i_3__0
       (.I0(next_addr__0_carry_i_8__0_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr1__4 ),
        .I2(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I3(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr__0 [4]),
        .O(next_addr__0_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h7F407F7F7F404040)) 
    next_addr__0_carry__0_i_3__1
       (.I0(\ogfx_gpu_inst/cfg_src_x_swp ),
        .I1(next_addr__0_carry_i_8__1_n_0),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [4]),
        .I4(\vid_ram_column_count[8]_i_4_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [0]),
        .O(next_addr__0_carry__0_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hF704F7F7F7040404)) 
    next_addr__0_carry__0_i_3__2
       (.I0(\ogfx_gpu_inst/cfg_dst_x_swp ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I2(next_addr__0_carry_i_8__2_n_0),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [4]),
        .I4(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [4]),
        .O(next_addr__0_carry__0_i_3__2_n_0));
  LUT5 #(
    .INIT(32'hFFBF0020)) 
    next_addr__0_carry__0_i_4
       (.I0(next_addr__0_carry_i_8_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr1__4 ),
        .I2(next_addr__0_carry_i_16_n_0),
        .I3(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr__0 [3]),
        .O(next_addr__0_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFBF0020)) 
    next_addr__0_carry__0_i_4__0
       (.I0(next_addr__0_carry_i_8__0_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr1__4 ),
        .I2(next_addr__0_carry_i_16_n_0),
        .I3(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr__0 [3]),
        .O(next_addr__0_carry__0_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h00B8B8B8FFB8B8B8)) 
    next_addr__0_carry__0_i_4__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [3]),
        .I1(\vid_ram_column_count[8]_i_4_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg_n_0_[3] ),
        .I3(next_addr__0_carry_i_8__1_n_0),
        .I4(next_addr__0_carry_i_12__2_n_0),
        .I5(\ogfx_gpu_inst/cfg_src_x_swp ),
        .O(next_addr__0_carry__0_i_4__1_n_0));
  LUT6 #(
    .INIT(64'hB800B8B8B8FFB8B8)) 
    next_addr__0_carry__0_i_4__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [3]),
        .I1(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [3]),
        .I3(next_addr__0_carry_i_8__2_n_0),
        .I4(next_addr__0_carry_i_12__2_n_0),
        .I5(\ogfx_gpu_inst/cfg_dst_x_swp ),
        .O(next_addr__0_carry__0_i_4__2_n_0));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    next_addr__0_carry__0_i_5
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [6]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_lo [6]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [7]),
        .I4(\ogfx_reg_inst/vid_ram0_addr_lo [7]),
        .O(next_addr__0_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    next_addr__0_carry__0_i_5__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [6]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_lo [6]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [7]),
        .I4(\ogfx_reg_inst/vid_ram1_addr_lo [7]),
        .O(next_addr__0_carry__0_i_5__0_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    next_addr__0_carry__0_i_5__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [2]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [6]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [3]),
        .I3(\vid_ram_column_count[8]_i_4_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [7]),
        .O(next_addr__0_carry__0_i_5__1_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    next_addr__0_carry__0_i_5__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [6]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [6]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [7]),
        .I3(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [7]),
        .O(next_addr__0_carry__0_i_5__2_n_0));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    next_addr__0_carry__0_i_6
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [5]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_lo [5]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [6]),
        .I4(\ogfx_reg_inst/vid_ram0_addr_lo [6]),
        .O(next_addr__0_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    next_addr__0_carry__0_i_6__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [5]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_lo [5]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [6]),
        .I4(\ogfx_reg_inst/vid_ram1_addr_lo [6]),
        .O(next_addr__0_carry__0_i_6__0_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    next_addr__0_carry__0_i_6__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [1]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [5]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [2]),
        .I3(\vid_ram_column_count[8]_i_4_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [6]),
        .O(next_addr__0_carry__0_i_6__1_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    next_addr__0_carry__0_i_6__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [5]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [5]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [6]),
        .I3(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [6]),
        .O(next_addr__0_carry__0_i_6__2_n_0));
  LUT6 #(
    .INIT(64'hAABA8AAA55457555)) 
    next_addr__0_carry__0_i_7
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr__0 [4]),
        .I1(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .I2(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr1__4 ),
        .I4(next_addr__0_carry_i_8_n_0),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr [5]),
        .O(next_addr__0_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'hAABA8AAA55457555)) 
    next_addr__0_carry__0_i_7__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr__0 [4]),
        .I1(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .I2(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr1__4 ),
        .I4(next_addr__0_carry_i_8__0_n_0),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr [5]),
        .O(next_addr__0_carry__0_i_7__0_n_0));
  LUT5 #(
    .INIT(32'h2AEAD515)) 
    next_addr__0_carry__0_i_7__1
       (.I0(next_addr__0_carry__0_i_10__1_n_0),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I2(next_addr__0_carry_i_8__1_n_0),
        .I3(\ogfx_gpu_inst/cfg_src_x_swp ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_base_addr [5]),
        .O(next_addr__0_carry__0_i_7__1_n_0));
  LUT5 #(
    .INIT(32'h8ABA7545)) 
    next_addr__0_carry__0_i_7__2
       (.I0(next_addr__0_carry__0_i_9__1_n_0),
        .I1(next_addr__0_carry_i_8__2_n_0),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_gpu_inst/cfg_dst_x_swp ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_base_addr [5]),
        .O(next_addr__0_carry__0_i_7__2_n_0));
  LUT6 #(
    .INIT(64'hAAAA96AA55556955)) 
    next_addr__0_carry__0_i_8
       (.I0(next_addr__0_carry__0_i_4_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr1__4 ),
        .I2(next_addr__0_carry_i_8_n_0),
        .I3(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I4(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr__0 [4]),
        .O(next_addr__0_carry__0_i_8_n_0));
  LUT6 #(
    .INIT(64'hAAAA96AA55556955)) 
    next_addr__0_carry__0_i_8__0
       (.I0(next_addr__0_carry__0_i_4__0_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr1__4 ),
        .I2(next_addr__0_carry_i_8__0_n_0),
        .I3(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I4(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr__0 [4]),
        .O(next_addr__0_carry__0_i_8__0_n_0));
  LUT6 #(
    .INIT(64'h8B74F00F748BF00F)) 
    next_addr__0_carry__0_i_8__1
       (.I0(\ogfx_gpu_inst/cfg_src_x_swp ),
        .I1(next_addr__0_carry_i_12__2_n_0),
        .I2(next_addr__0_carry_i_11__1_n_0),
        .I3(next_addr__0_carry__0_i_10__1_n_0),
        .I4(next_addr__0_carry_i_8__1_n_0),
        .I5(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .O(next_addr__0_carry__0_i_8__1_n_0));
  LUT6 #(
    .INIT(64'hF00FF00F8B74748B)) 
    next_addr__0_carry__0_i_8__2
       (.I0(\ogfx_gpu_inst/cfg_dst_x_swp ),
        .I1(next_addr__0_carry_i_12__2_n_0),
        .I2(next_addr__0_carry_i_10__2_n_0),
        .I3(next_addr__0_carry__0_i_9__1_n_0),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I5(next_addr__0_carry_i_8__2_n_0),
        .O(next_addr__0_carry__0_i_8__2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry__0_i_9
       (.I0(\ogfx_reg_inst/vid_ram0_addr_lo [4]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [4]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr__0 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry__0_i_9__0
       (.I0(\ogfx_reg_inst/vid_ram1_addr_lo [4]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [4]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr__0 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    next_addr__0_carry__0_i_9__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [4]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_done0 ),
        .I2(\vram_src_mask[15]_i_4_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [4]),
        .O(next_addr__0_carry__0_i_9__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    next_addr__0_carry__0_i_9__2
       (.I0(\ogfx_gpu_inst/exec_copy_trans ),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I5(\ogfx_gpu_inst/exec_copy ),
        .O(next_addr__0_carry__0_i_9__2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry__1_i_1
       (.I0(\ogfx_reg_inst/vid_ram0_addr_lo [10]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [10]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry__1_i_1__0
       (.I0(\ogfx_reg_inst/vid_ram1_addr_lo [10]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [10]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    next_addr__0_carry__1_i_1__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [10]),
        .I1(\vid_ram_column_count[8]_i_4_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [6]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_base_addr [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    next_addr__0_carry__1_i_1__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [10]),
        .I1(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [10]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_base_addr [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry__1_i_2
       (.I0(\ogfx_reg_inst/vid_ram0_addr_lo [9]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [9]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry__1_i_2__0
       (.I0(\ogfx_reg_inst/vid_ram1_addr_lo [9]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [9]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    next_addr__0_carry__1_i_2__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [9]),
        .I1(\vid_ram_column_count[8]_i_4_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [5]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_base_addr [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    next_addr__0_carry__1_i_2__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [9]),
        .I1(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [9]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_base_addr [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry__1_i_3
       (.I0(\ogfx_reg_inst/vid_ram0_addr_lo [8]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [8]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry__1_i_3__0
       (.I0(\ogfx_reg_inst/vid_ram1_addr_lo [8]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [8]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    next_addr__0_carry__1_i_3__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [8]),
        .I1(\vid_ram_column_count[8]_i_4_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [4]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_base_addr [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    next_addr__0_carry__1_i_3__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [8]),
        .I1(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [8]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_base_addr [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry__1_i_4
       (.I0(\ogfx_reg_inst/vid_ram0_addr_lo [7]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [7]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry__1_i_4__0
       (.I0(\ogfx_reg_inst/vid_ram1_addr_lo [7]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [7]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    next_addr__0_carry__1_i_4__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [7]),
        .I1(\vid_ram_column_count[8]_i_4_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [3]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_base_addr [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    next_addr__0_carry__1_i_4__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [7]),
        .I1(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [7]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_base_addr [7]));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    next_addr__0_carry__1_i_5
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [10]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_lo [10]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [11]),
        .I4(\ogfx_reg_inst/vid_ram0_addr_lo [11]),
        .O(next_addr__0_carry__1_i_5_n_0));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    next_addr__0_carry__1_i_5__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [10]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_lo [10]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [11]),
        .I4(\ogfx_reg_inst/vid_ram1_addr_lo [11]),
        .O(next_addr__0_carry__1_i_5__0_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    next_addr__0_carry__1_i_5__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [6]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [10]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [7]),
        .I3(\vid_ram_column_count[8]_i_4_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [11]),
        .O(next_addr__0_carry__1_i_5__1_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    next_addr__0_carry__1_i_5__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [10]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [10]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [11]),
        .I3(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [11]),
        .O(next_addr__0_carry__1_i_5__2_n_0));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    next_addr__0_carry__1_i_6
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [9]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_lo [9]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [10]),
        .I4(\ogfx_reg_inst/vid_ram0_addr_lo [10]),
        .O(next_addr__0_carry__1_i_6_n_0));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    next_addr__0_carry__1_i_6__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [9]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_lo [9]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [10]),
        .I4(\ogfx_reg_inst/vid_ram1_addr_lo [10]),
        .O(next_addr__0_carry__1_i_6__0_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    next_addr__0_carry__1_i_6__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [5]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [9]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [6]),
        .I3(\vid_ram_column_count[8]_i_4_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [10]),
        .O(next_addr__0_carry__1_i_6__1_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    next_addr__0_carry__1_i_6__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [9]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [9]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [10]),
        .I3(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [10]),
        .O(next_addr__0_carry__1_i_6__2_n_0));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    next_addr__0_carry__1_i_7
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [8]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_lo [8]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [9]),
        .I4(\ogfx_reg_inst/vid_ram0_addr_lo [9]),
        .O(next_addr__0_carry__1_i_7_n_0));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    next_addr__0_carry__1_i_7__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [8]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_lo [8]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [9]),
        .I4(\ogfx_reg_inst/vid_ram1_addr_lo [9]),
        .O(next_addr__0_carry__1_i_7__0_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    next_addr__0_carry__1_i_7__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [4]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [8]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [5]),
        .I3(\vid_ram_column_count[8]_i_4_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [9]),
        .O(next_addr__0_carry__1_i_7__1_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    next_addr__0_carry__1_i_7__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [8]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [8]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [9]),
        .I3(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [9]),
        .O(next_addr__0_carry__1_i_7__2_n_0));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    next_addr__0_carry__1_i_8
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [7]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_lo [7]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [8]),
        .I4(\ogfx_reg_inst/vid_ram0_addr_lo [8]),
        .O(next_addr__0_carry__1_i_8_n_0));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    next_addr__0_carry__1_i_8__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [7]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_lo [7]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [8]),
        .I4(\ogfx_reg_inst/vid_ram1_addr_lo [8]),
        .O(next_addr__0_carry__1_i_8__0_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    next_addr__0_carry__1_i_8__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [3]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [7]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [4]),
        .I3(\vid_ram_column_count[8]_i_4_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [8]),
        .O(next_addr__0_carry__1_i_8__1_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    next_addr__0_carry__1_i_8__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [7]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [7]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [8]),
        .I3(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [8]),
        .O(next_addr__0_carry__1_i_8__2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry__2_i_1
       (.I0(\ogfx_reg_inst/vid_ram0_addr_lo [14]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [14]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry__2_i_1__0
       (.I0(\ogfx_reg_inst/vid_ram1_addr_lo [14]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [14]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    next_addr__0_carry__2_i_1__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [14]),
        .I1(\vid_ram_column_count[8]_i_4_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [10]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_base_addr [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    next_addr__0_carry__2_i_1__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [14]),
        .I1(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [14]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_base_addr [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry__2_i_2
       (.I0(\ogfx_reg_inst/vid_ram0_addr_lo [13]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [13]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry__2_i_2__0
       (.I0(\ogfx_reg_inst/vid_ram1_addr_lo [13]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [13]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    next_addr__0_carry__2_i_2__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [13]),
        .I1(\vid_ram_column_count[8]_i_4_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [9]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_base_addr [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    next_addr__0_carry__2_i_2__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [13]),
        .I1(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [13]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_base_addr [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry__2_i_3
       (.I0(\ogfx_reg_inst/vid_ram0_addr_lo [12]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [12]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry__2_i_3__0
       (.I0(\ogfx_reg_inst/vid_ram1_addr_lo [12]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [12]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    next_addr__0_carry__2_i_3__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [12]),
        .I1(\vid_ram_column_count[8]_i_4_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [8]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_base_addr [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    next_addr__0_carry__2_i_3__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [12]),
        .I1(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [12]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_base_addr [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry__2_i_4
       (.I0(\ogfx_reg_inst/vid_ram0_addr_lo [11]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [11]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry__2_i_4__0
       (.I0(\ogfx_reg_inst/vid_ram1_addr_lo [11]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [11]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    next_addr__0_carry__2_i_4__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [11]),
        .I1(\vid_ram_column_count[8]_i_4_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [7]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_base_addr [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    next_addr__0_carry__2_i_4__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [11]),
        .I1(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [11]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_base_addr [11]));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    next_addr__0_carry__2_i_5
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [14]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_lo [14]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [15]),
        .I4(\ogfx_reg_inst/vid_ram0_addr_lo [15]),
        .O(next_addr__0_carry__2_i_5_n_0));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    next_addr__0_carry__2_i_5__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [14]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_lo [14]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [15]),
        .I4(\ogfx_reg_inst/vid_ram1_addr_lo [15]),
        .O(next_addr__0_carry__2_i_5__0_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    next_addr__0_carry__2_i_5__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [10]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [14]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [11]),
        .I3(\vid_ram_column_count[8]_i_4_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [15]),
        .O(next_addr__0_carry__2_i_5__1_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    next_addr__0_carry__2_i_5__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [14]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [14]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [15]),
        .I3(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [15]),
        .O(next_addr__0_carry__2_i_5__2_n_0));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    next_addr__0_carry__2_i_6
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [13]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_lo [13]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [14]),
        .I4(\ogfx_reg_inst/vid_ram0_addr_lo [14]),
        .O(next_addr__0_carry__2_i_6_n_0));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    next_addr__0_carry__2_i_6__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [13]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_lo [13]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [14]),
        .I4(\ogfx_reg_inst/vid_ram1_addr_lo [14]),
        .O(next_addr__0_carry__2_i_6__0_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    next_addr__0_carry__2_i_6__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [9]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [13]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [10]),
        .I3(\vid_ram_column_count[8]_i_4_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [14]),
        .O(next_addr__0_carry__2_i_6__1_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    next_addr__0_carry__2_i_6__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [13]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [13]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [14]),
        .I3(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [14]),
        .O(next_addr__0_carry__2_i_6__2_n_0));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    next_addr__0_carry__2_i_7
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [12]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_lo [12]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [13]),
        .I4(\ogfx_reg_inst/vid_ram0_addr_lo [13]),
        .O(next_addr__0_carry__2_i_7_n_0));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    next_addr__0_carry__2_i_7__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [12]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_lo [12]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [13]),
        .I4(\ogfx_reg_inst/vid_ram1_addr_lo [13]),
        .O(next_addr__0_carry__2_i_7__0_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    next_addr__0_carry__2_i_7__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [8]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [12]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [9]),
        .I3(\vid_ram_column_count[8]_i_4_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [13]),
        .O(next_addr__0_carry__2_i_7__1_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    next_addr__0_carry__2_i_7__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [12]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [12]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [13]),
        .I3(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [13]),
        .O(next_addr__0_carry__2_i_7__2_n_0));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    next_addr__0_carry__2_i_8
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [11]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_lo [11]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [12]),
        .I4(\ogfx_reg_inst/vid_ram0_addr_lo [12]),
        .O(next_addr__0_carry__2_i_8_n_0));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    next_addr__0_carry__2_i_8__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [11]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_lo [11]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [12]),
        .I4(\ogfx_reg_inst/vid_ram1_addr_lo [12]),
        .O(next_addr__0_carry__2_i_8__0_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    next_addr__0_carry__2_i_8__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [7]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [11]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [8]),
        .I3(\vid_ram_column_count[8]_i_4_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [12]),
        .O(next_addr__0_carry__2_i_8__1_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    next_addr__0_carry__2_i_8__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [11]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [11]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [12]),
        .I3(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [12]),
        .O(next_addr__0_carry__2_i_8__2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry__3_i_1
       (.I0(\ogfx_reg_inst/vid_ram0_addr_hi [2]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [18]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry__3_i_1__0
       (.I0(\ogfx_reg_inst/vid_ram1_addr_hi [2]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [18]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr [18]));
  LUT3 #(
    .INIT(8'hB8)) 
    next_addr__0_carry__3_i_1__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [18]),
        .I1(\vid_ram_column_count[8]_i_4_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [14]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_base_addr [18]));
  LUT3 #(
    .INIT(8'hB8)) 
    next_addr__0_carry__3_i_1__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [18]),
        .I1(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [18]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_base_addr [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry__3_i_2
       (.I0(\ogfx_reg_inst/vid_ram0_addr_hi [1]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [17]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry__3_i_2__0
       (.I0(\ogfx_reg_inst/vid_ram1_addr_hi [1]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [17]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr [17]));
  LUT3 #(
    .INIT(8'hB8)) 
    next_addr__0_carry__3_i_2__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [17]),
        .I1(\vid_ram_column_count[8]_i_4_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [13]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_base_addr [17]));
  LUT3 #(
    .INIT(8'hB8)) 
    next_addr__0_carry__3_i_2__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [17]),
        .I1(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [17]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_base_addr [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry__3_i_3
       (.I0(\ogfx_reg_inst/vid_ram0_addr_hi [0]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [16]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry__3_i_3__0
       (.I0(\ogfx_reg_inst/vid_ram1_addr_hi [0]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [16]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr [16]));
  LUT3 #(
    .INIT(8'hB8)) 
    next_addr__0_carry__3_i_3__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [16]),
        .I1(\vid_ram_column_count[8]_i_4_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [12]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_base_addr [16]));
  LUT3 #(
    .INIT(8'hB8)) 
    next_addr__0_carry__3_i_3__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [16]),
        .I1(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [16]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_base_addr [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry__3_i_4
       (.I0(\ogfx_reg_inst/vid_ram0_addr_lo [15]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [15]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry__3_i_4__0
       (.I0(\ogfx_reg_inst/vid_ram1_addr_lo [15]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [15]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    next_addr__0_carry__3_i_4__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [15]),
        .I1(\vid_ram_column_count[8]_i_4_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [11]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_base_addr [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    next_addr__0_carry__3_i_4__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [15]),
        .I1(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [15]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_base_addr [15]));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    next_addr__0_carry__3_i_5
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [14]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [18]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [15]),
        .I3(\vid_ram_column_count[8]_i_4_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [19]),
        .O(next_addr__0_carry__3_i_5_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    next_addr__0_carry__3_i_5__0
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [18]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [18]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [19]),
        .I3(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [19]),
        .O(next_addr__0_carry__3_i_5__0_n_0));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    next_addr__0_carry__3_i_5__1
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [18]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_hi [2]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [19]),
        .I4(\ogfx_reg_inst/vid_ram0_addr_hi [3]),
        .O(next_addr__0_carry__3_i_5__1_n_0));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    next_addr__0_carry__3_i_5__2
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [18]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_hi [2]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [19]),
        .I4(\ogfx_reg_inst/vid_ram1_addr_hi [3]),
        .O(next_addr__0_carry__3_i_5__2_n_0));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    next_addr__0_carry__3_i_6
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [17]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_hi [1]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [18]),
        .I4(\ogfx_reg_inst/vid_ram0_addr_hi [2]),
        .O(next_addr__0_carry__3_i_6_n_0));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    next_addr__0_carry__3_i_6__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [17]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_hi [1]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [18]),
        .I4(\ogfx_reg_inst/vid_ram1_addr_hi [2]),
        .O(next_addr__0_carry__3_i_6__0_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    next_addr__0_carry__3_i_6__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [13]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [17]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [14]),
        .I3(\vid_ram_column_count[8]_i_4_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [18]),
        .O(next_addr__0_carry__3_i_6__1_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    next_addr__0_carry__3_i_6__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [17]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [17]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [18]),
        .I3(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [18]),
        .O(next_addr__0_carry__3_i_6__2_n_0));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    next_addr__0_carry__3_i_7
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [16]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_hi [0]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [17]),
        .I4(\ogfx_reg_inst/vid_ram0_addr_hi [1]),
        .O(next_addr__0_carry__3_i_7_n_0));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    next_addr__0_carry__3_i_7__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [16]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_hi [0]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [17]),
        .I4(\ogfx_reg_inst/vid_ram1_addr_hi [1]),
        .O(next_addr__0_carry__3_i_7__0_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    next_addr__0_carry__3_i_7__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [12]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [16]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [13]),
        .I3(\vid_ram_column_count[8]_i_4_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [17]),
        .O(next_addr__0_carry__3_i_7__1_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    next_addr__0_carry__3_i_7__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [16]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [16]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [17]),
        .I3(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [17]),
        .O(next_addr__0_carry__3_i_7__2_n_0));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    next_addr__0_carry__3_i_8
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [15]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_lo [15]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [16]),
        .I4(\ogfx_reg_inst/vid_ram0_addr_hi [0]),
        .O(next_addr__0_carry__3_i_8_n_0));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    next_addr__0_carry__3_i_8__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [15]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_lo [15]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [16]),
        .I4(\ogfx_reg_inst/vid_ram1_addr_hi [0]),
        .O(next_addr__0_carry__3_i_8__0_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    next_addr__0_carry__3_i_8__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [11]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [15]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [12]),
        .I3(\vid_ram_column_count[8]_i_4_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [16]),
        .O(next_addr__0_carry__3_i_8__1_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    next_addr__0_carry__3_i_8__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [15]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [15]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [16]),
        .I3(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [16]),
        .O(next_addr__0_carry__3_i_8__2_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    next_addr__0_carry__4_i_1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [15]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [19]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [16]),
        .I3(\vid_ram_column_count[8]_i_4_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [20]),
        .O(next_addr__0_carry__4_i_1_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    next_addr__0_carry__4_i_1__0
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [19]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [19]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [20]),
        .I3(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [20]),
        .O(next_addr__0_carry__4_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    next_addr__0_carry__4_i_1__1
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [19]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_hi [3]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [20]),
        .I4(\ogfx_reg_inst/vid_ram0_addr_hi [4]),
        .O(next_addr__0_carry__4_i_1__1_n_0));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    next_addr__0_carry__4_i_1__2
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [19]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_hi [3]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [20]),
        .I4(\ogfx_reg_inst/vid_ram1_addr_hi [4]),
        .O(next_addr__0_carry__4_i_1__2_n_0));
  LUT5 #(
    .INIT(32'hFFBF0020)) 
    next_addr__0_carry_i_1
       (.I0(next_addr__0_carry_i_8_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr1__4 ),
        .I2(\ogfx_reg_inst/gfx_mode_4_bpp ),
        .I3(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr__0 [2]),
        .O(next_addr__0_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry_i_10
       (.I0(\ogfx_reg_inst/vid_ram1_addr_lo [2]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [2]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr__0 [2]));
  LUT3 #(
    .INIT(8'h02)) 
    next_addr__0_carry_i_10__0
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .O(\ogfx_reg_inst/gfx_mode_4_bpp ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    next_addr__0_carry_i_10__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [2]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_done0 ),
        .I2(next_addr__0_carry__0_i_9__2_n_0),
        .I3(\vram_src_mask[15]_i_4_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg_n_0_[2] ),
        .O(next_addr__0_carry_i_10__1_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    next_addr__0_carry_i_10__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [3]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_done0 ),
        .I2(\vram_src_mask[15]_i_4_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [3]),
        .O(next_addr__0_carry_i_10__2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry_i_11
       (.I0(\ogfx_reg_inst/vid_ram0_addr_lo [2]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [2]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr__0 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry_i_11__0
       (.I0(\ogfx_reg_inst/vid_ram1_addr_lo [1]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [1]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr__0 [1]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    next_addr__0_carry_i_11__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [3]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_done0 ),
        .I2(next_addr__0_carry__0_i_9__2_n_0),
        .I3(\vram_src_mask[15]_i_4_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg_n_0_[3] ),
        .O(next_addr__0_carry_i_11__1_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    next_addr__0_carry_i_11__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [1]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_done0 ),
        .I2(\vram_src_mask[15]_i_4_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [1]),
        .O(next_addr__0_carry_i_11__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    next_addr__0_carry_i_12
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/plus_one_val1 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    next_addr__0_carry_i_12__0
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [1]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_done0 ),
        .I2(next_addr__0_carry__0_i_9__2_n_0),
        .I3(\vram_src_mask[15]_i_4_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg_n_0_[1] ),
        .O(next_addr__0_carry_i_12__0_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    next_addr__0_carry_i_12__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [0]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_done0 ),
        .I2(\vram_src_mask[15]_i_4_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [0]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_base_addr [0]));
  LUT3 #(
    .INIT(8'h08)) 
    next_addr__0_carry_i_12__2
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .O(next_addr__0_carry_i_12__2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry_i_13
       (.I0(\ogfx_reg_inst/vid_ram0_addr_lo [1]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [1]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr__0 [1]));
  LUT6 #(
    .INIT(64'hFF07FFFFFFFFFFFF)) 
    next_addr__0_carry_i_13__0
       (.I0(\vid_ram_line_addr[20]_i_2__0_n_0 ),
        .I1(vid_ram_data_rd_dly_i_1__0_n_0),
        .I2(\ogfx_reg_inst/vid_ram1_we ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done0 ),
        .I5(\ogfx_reg_inst/vid_ram1_cfg [6]),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    next_addr__0_carry_i_13__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [0]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_done0 ),
        .I2(next_addr__0_carry__0_i_9__2_n_0),
        .I3(\vram_src_mask[15]_i_4_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg_n_0_[0] ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_base_addr [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry_i_14
       (.I0(\ogfx_reg_inst/vid_ram1_addr_lo [3]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [3]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr__0 [3]));
  LUT2 #(
    .INIT(4'hE)) 
    next_addr__0_carry_i_14__0
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/plus_one_val1 ));
  LUT6 #(
    .INIT(64'hFF07FFFFFFFFFFFF)) 
    next_addr__0_carry_i_15
       (.I0(\vid_ram_line_addr[20]_i_2_n_0 ),
        .I1(vid_ram_data_rd_dly_i_1_n_0),
        .I2(\ogfx_reg_inst/vid_ram0_we ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done0 ),
        .I5(\ogfx_reg_inst/vid_ram0_cfg [6]),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ));
  LUT3 #(
    .INIT(8'h02)) 
    next_addr__0_carry_i_16
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .O(next_addr__0_carry_i_16_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__0_carry_i_17
       (.I0(\ogfx_reg_inst/vid_ram0_addr_lo [3]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [3]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr__0 [3]));
  LUT5 #(
    .INIT(32'hFFBF0020)) 
    next_addr__0_carry_i_1__0
       (.I0(next_addr__0_carry_i_8__0_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr1__4 ),
        .I2(\ogfx_reg_inst/gfx_mode_4_bpp ),
        .I3(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr__0 [2]),
        .O(next_addr__0_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h7F407F7F7F404040)) 
    next_addr__0_carry_i_1__1
       (.I0(\ogfx_gpu_inst/cfg_src_x_swp ),
        .I1(next_addr__0_carry_i_8__1_n_0),
        .I2(\vram_src_mask[15]_i_6_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [2]),
        .I4(\vid_ram_column_count[8]_i_4_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg_n_0_[2] ),
        .O(next_addr__0_carry_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hF704F7F7F7040404)) 
    next_addr__0_carry_i_1__2
       (.I0(\ogfx_gpu_inst/cfg_dst_x_swp ),
        .I1(\vram_src_mask[15]_i_6_n_0 ),
        .I2(next_addr__0_carry_i_8__2_n_0),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [2]),
        .I4(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [2]),
        .O(next_addr__0_carry_i_1__2_n_0));
  LUT5 #(
    .INIT(32'hFFBF0020)) 
    next_addr__0_carry_i_2
       (.I0(next_addr__0_carry_i_8_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr1__4 ),
        .I2(next_addr__0_carry_i_12__2_n_0),
        .I3(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr__0 [1]),
        .O(next_addr__0_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFBF0020)) 
    next_addr__0_carry_i_2__0
       (.I0(next_addr__0_carry_i_8__0_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr1__4 ),
        .I2(next_addr__0_carry_i_12__2_n_0),
        .I3(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr__0 [1]),
        .O(next_addr__0_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h7F407F7F7F404040)) 
    next_addr__0_carry_i_2__1
       (.I0(\ogfx_gpu_inst/cfg_src_x_swp ),
        .I1(next_addr__0_carry_i_8__1_n_0),
        .I2(next_addr__0_carry_i_9__2_n_0),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [1]),
        .I4(\vid_ram_column_count[8]_i_4_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg_n_0_[1] ),
        .O(next_addr__0_carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hF704F7F7F7040404)) 
    next_addr__0_carry_i_2__2
       (.I0(\ogfx_gpu_inst/cfg_dst_x_swp ),
        .I1(next_addr__0_carry_i_9__2_n_0),
        .I2(next_addr__0_carry_i_8__2_n_0),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [1]),
        .I4(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [1]),
        .O(next_addr__0_carry_i_2__2_n_0));
  LUT6 #(
    .INIT(64'hBFBFBF2020BF2020)) 
    next_addr__0_carry_i_3
       (.I0(next_addr__0_carry_i_8_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr1__4 ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/plus_one_val1 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [0]),
        .I5(\ogfx_reg_inst/vid_ram0_addr_lo [0]),
        .O(next_addr__0_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'hBFBFBF2020BF2020)) 
    next_addr__0_carry_i_3__0
       (.I0(next_addr__0_carry_i_8__0_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr1__4 ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/plus_one_val1 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [0]),
        .I5(\ogfx_reg_inst/vid_ram1_addr_lo [0]),
        .O(next_addr__0_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h7F407F7F7F404040)) 
    next_addr__0_carry_i_3__1
       (.I0(\ogfx_gpu_inst/cfg_src_x_swp ),
        .I1(next_addr__0_carry_i_8__1_n_0),
        .I2(\vram_src_mask[1]_i_3_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [0]),
        .I4(\vid_ram_column_count[8]_i_4_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg_n_0_[0] ),
        .O(next_addr__0_carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hF704F7F7F7040404)) 
    next_addr__0_carry_i_3__2
       (.I0(\ogfx_gpu_inst/cfg_dst_x_swp ),
        .I1(\vram_src_mask[1]_i_3_n_0 ),
        .I2(next_addr__0_carry_i_8__2_n_0),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [0]),
        .I4(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [0]),
        .O(next_addr__0_carry_i_3__2_n_0));
  LUT6 #(
    .INIT(64'hAAAA96AA55556955)) 
    next_addr__0_carry_i_4
       (.I0(next_addr__0_carry_i_1_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr1__4 ),
        .I2(next_addr__0_carry_i_8_n_0),
        .I3(next_addr__0_carry_i_16_n_0),
        .I4(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr__0 [3]),
        .O(next_addr__0_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hAAAA96AA55556955)) 
    next_addr__0_carry_i_4__0
       (.I0(next_addr__0_carry_i_1__0_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr1__4 ),
        .I2(next_addr__0_carry_i_8__0_n_0),
        .I3(next_addr__0_carry_i_16_n_0),
        .I4(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr__0 [3]),
        .O(next_addr__0_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hD12EAA552ED1AA55)) 
    next_addr__0_carry_i_4__1
       (.I0(next_addr__0_carry_i_10__1_n_0),
        .I1(\vram_src_mask[15]_i_6_n_0 ),
        .I2(\ogfx_gpu_inst/cfg_src_x_swp ),
        .I3(next_addr__0_carry_i_11__1_n_0),
        .I4(next_addr__0_carry_i_8__1_n_0),
        .I5(next_addr__0_carry_i_12__2_n_0),
        .O(next_addr__0_carry_i_4__1_n_0));
  LUT6 #(
    .INIT(64'hAA55D12EAA552ED1)) 
    next_addr__0_carry_i_4__2
       (.I0(next_addr__0_carry_i_9__1_n_0),
        .I1(\vram_src_mask[15]_i_6_n_0 ),
        .I2(\ogfx_gpu_inst/cfg_dst_x_swp ),
        .I3(next_addr__0_carry_i_10__2_n_0),
        .I4(next_addr__0_carry_i_8__2_n_0),
        .I5(next_addr__0_carry_i_12__2_n_0),
        .O(next_addr__0_carry_i_4__2_n_0));
  LUT6 #(
    .INIT(64'hAAAA96AA55556955)) 
    next_addr__0_carry_i_5
       (.I0(next_addr__0_carry_i_2_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr1__4 ),
        .I2(next_addr__0_carry_i_8_n_0),
        .I3(\ogfx_reg_inst/gfx_mode_4_bpp ),
        .I4(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr__0 [2]),
        .O(next_addr__0_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'hAAAA96AA55556955)) 
    next_addr__0_carry_i_5__0
       (.I0(next_addr__0_carry_i_2__0_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr1__4 ),
        .I2(next_addr__0_carry_i_8__0_n_0),
        .I3(\ogfx_reg_inst/gfx_mode_4_bpp ),
        .I4(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr__0 [2]),
        .O(next_addr__0_carry_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hD12EAA552ED1AA55)) 
    next_addr__0_carry_i_5__1
       (.I0(next_addr__0_carry_i_12__0_n_0),
        .I1(next_addr__0_carry_i_9__2_n_0),
        .I2(\ogfx_gpu_inst/cfg_src_x_swp ),
        .I3(next_addr__0_carry_i_10__1_n_0),
        .I4(next_addr__0_carry_i_8__1_n_0),
        .I5(\vram_src_mask[15]_i_6_n_0 ),
        .O(next_addr__0_carry_i_5__1_n_0));
  LUT6 #(
    .INIT(64'hAA55AA55D12E2ED1)) 
    next_addr__0_carry_i_5__2
       (.I0(next_addr__0_carry_i_11__2_n_0),
        .I1(next_addr__0_carry_i_9__2_n_0),
        .I2(\ogfx_gpu_inst/cfg_dst_x_swp ),
        .I3(next_addr__0_carry_i_9__1_n_0),
        .I4(\vram_src_mask[15]_i_6_n_0 ),
        .I5(next_addr__0_carry_i_8__2_n_0),
        .O(next_addr__0_carry_i_5__2_n_0));
  LUT6 #(
    .INIT(64'hAAAA96AA55556955)) 
    next_addr__0_carry_i_6
       (.I0(next_addr__0_carry_i_3_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr1__4 ),
        .I2(next_addr__0_carry_i_8_n_0),
        .I3(next_addr__0_carry_i_12__2_n_0),
        .I4(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr__0 [1]),
        .O(next_addr__0_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'hAAAA96AA55556955)) 
    next_addr__0_carry_i_6__0
       (.I0(next_addr__0_carry_i_3__0_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr1__4 ),
        .I2(next_addr__0_carry_i_8__0_n_0),
        .I3(next_addr__0_carry_i_12__2_n_0),
        .I4(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr__0 [1]),
        .O(next_addr__0_carry_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hD12EAA552ED1AA55)) 
    next_addr__0_carry_i_6__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_base_addr [0]),
        .I1(\vram_src_mask[1]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/cfg_src_x_swp ),
        .I3(next_addr__0_carry_i_12__0_n_0),
        .I4(next_addr__0_carry_i_8__1_n_0),
        .I5(next_addr__0_carry_i_9__2_n_0),
        .O(next_addr__0_carry_i_6__1_n_0));
  LUT6 #(
    .INIT(64'hAA55AA55D12E2ED1)) 
    next_addr__0_carry_i_6__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_base_addr [0]),
        .I1(\vram_src_mask[1]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/cfg_dst_x_swp ),
        .I3(next_addr__0_carry_i_11__2_n_0),
        .I4(next_addr__0_carry_i_9__2_n_0),
        .I5(next_addr__0_carry_i_8__2_n_0),
        .O(next_addr__0_carry_i_6__2_n_0));
  LUT6 #(
    .INIT(64'h1B1BE41BE41B1B1B)) 
    next_addr__0_carry_i_7
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [0]),
        .I2(\ogfx_reg_inst/vid_ram0_addr_lo [0]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/plus_one_val1 ),
        .I4(next_addr__0_carry_i_8_n_0),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr1__4 ),
        .O(next_addr__0_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h1B1BE41BE41B1B1B)) 
    next_addr__0_carry_i_7__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_base_addr1__1 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [0]),
        .I2(\ogfx_reg_inst/vid_ram1_addr_lo [0]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/plus_one_val1 ),
        .I4(next_addr__0_carry_i_8__0_n_0),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr1__4 ),
        .O(next_addr__0_carry_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h33553355C35533A5)) 
    next_addr__0_carry_i_7__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg_n_0_[0] ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [0]),
        .I2(\vram_src_mask[1]_i_3_n_0 ),
        .I3(\vid_ram_column_count[8]_i_4_n_0 ),
        .I4(\ogfx_gpu_inst/cfg_src_cl_swp ),
        .I5(\vid_ram_column_count[8]_i_5_n_0 ),
        .O(next_addr__0_carry_i_7__1_n_0));
  LUT6 #(
    .INIT(64'h3C55335A33553355)) 
    next_addr__0_carry_i_7__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [0]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [0]),
        .I2(\vid_ram_column_count[8]_i_5_n_0 ),
        .I3(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I4(\ogfx_gpu_inst/cfg_dst_cl_swp ),
        .I5(\vram_src_mask[1]_i_3_n_0 ),
        .O(next_addr__0_carry_i_7__2_n_0));
  LUT5 #(
    .INIT(32'h000041FF)) 
    next_addr__0_carry_i_8
       (.I0(\ogfx_reg_inst/vid_ram0_cfg [2]),
        .I1(\ogfx_reg_inst/vid_ram0_cfg [0]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done__0 ),
        .I3(\ogfx_reg_inst/vid_ram0_cfg [6]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(next_addr__0_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'h000041FF)) 
    next_addr__0_carry_i_8__0
       (.I0(\ogfx_reg_inst/vid_ram1_cfg [2]),
        .I1(\ogfx_reg_inst/vid_ram1_cfg [0]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done__0 ),
        .I3(\ogfx_reg_inst/vid_ram1_cfg [6]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(next_addr__0_carry_i_8__0_n_0));
  LUT5 #(
    .INIT(32'h000008F7)) 
    next_addr__0_carry_i_8__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_done0 ),
        .I1(next_addr__0_carry__0_i_9__2_n_0),
        .I2(\vram_src_mask[15]_i_4_n_0 ),
        .I3(\ogfx_gpu_inst/cfg_src_cl_swp ),
        .I4(\vid_ram_column_count[8]_i_5_n_0 ),
        .O(next_addr__0_carry_i_8__1_n_0));
  LUT6 #(
    .INIT(64'hFFFF10FF1010FF10)) 
    next_addr__0_carry_i_8__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_done0 ),
        .I4(\vram_src_mask[15]_i_4_n_0 ),
        .I5(\ogfx_gpu_inst/cfg_dst_cl_swp ),
        .O(next_addr__0_carry_i_8__2_n_0));
  LUT5 #(
    .INIT(32'h40040000)) 
    next_addr__0_carry_i_9
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .I1(\ogfx_reg_inst/vid_ram0_cfg [6]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done__0 ),
        .I3(\ogfx_reg_inst/vid_ram0_cfg [0]),
        .I4(\ogfx_reg_inst/vid_ram0_cfg [2]),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr1__4 ));
  LUT5 #(
    .INIT(32'h40040000)) 
    next_addr__0_carry_i_9__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .I1(\ogfx_reg_inst/vid_ram1_cfg [6]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done__0 ),
        .I3(\ogfx_reg_inst/vid_ram1_cfg [0]),
        .I4(\ogfx_reg_inst/vid_ram1_cfg [2]),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr1__4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    next_addr__0_carry_i_9__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [2]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_done0 ),
        .I2(\vram_src_mask[15]_i_4_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [2]),
        .O(next_addr__0_carry_i_9__1_n_0));
  LUT3 #(
    .INIT(8'h10)) 
    next_addr__0_carry_i_9__2
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .O(next_addr__0_carry_i_9__2_n_0));
  LUT6 #(
    .INIT(64'h4DD45FF5D44D5FF5)) 
    next_addr__43_carry__0_i_1
       (.I0(next_addr__43_carry__0_i_9_n_0),
        .I1(next_addr__43_carry_i_10_n_0),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__0_n_5 ),
        .I3(next_addr__43_carry__0_i_10_n_0),
        .I4(display_width[6]),
        .I5(next_addr__43_carry_i_12_n_0),
        .O(next_addr__43_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    next_addr__43_carry__0_i_10
       (.I0(display_size[6]),
        .I1(display_y_swap),
        .I2(lt24_status[2]),
        .O(next_addr__43_carry__0_i_10_n_0));
  LUT6 #(
    .INIT(64'h20F2202020202020)) 
    next_addr__43_carry__0_i_11
       (.I0(display_width[4]),
        .I1(next_addr__43_carry_i_12_n_0),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__0_n_7 ),
        .I3(lt24_status[2]),
        .I4(display_y_swap),
        .I5(display_size[4]),
        .O(next_addr__43_carry__0_i_11_n_0));
  LUT6 #(
    .INIT(64'hBBBB4BBB4444B444)) 
    next_addr__43_carry__0_i_12
       (.I0(next_addr__43_carry_i_12_n_0),
        .I1(display_width[5]),
        .I2(display_size[5]),
        .I3(display_y_swap),
        .I4(lt24_status[2]),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__0_n_6 ),
        .O(next_addr__43_carry__0_i_12_n_0));
  LUT6 #(
    .INIT(64'hDF0DDFDFDFDFDFDF)) 
    next_addr__43_carry__0_i_13
       (.I0(display_width[3]),
        .I1(next_addr__43_carry_i_12_n_0),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry_n_4 ),
        .I3(lt24_status[2]),
        .I4(display_y_swap),
        .I5(display_size[3]),
        .O(next_addr__43_carry__0_i_13_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    next_addr__43_carry__0_i_14
       (.I0(display_size[4]),
        .I1(display_y_swap),
        .I2(lt24_status[2]),
        .O(next_addr__43_carry__0_i_14_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    next_addr__43_carry__0_i_15
       (.I0(display_size[3]),
        .I1(display_y_swap),
        .I2(lt24_status[2]),
        .O(next_addr__43_carry__0_i_15_n_0));
  LUT6 #(
    .INIT(64'h20F2202020202020)) 
    next_addr__43_carry__0_i_16
       (.I0(display_width[6]),
        .I1(next_addr__43_carry_i_12_n_0),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__0_n_5 ),
        .I3(lt24_status[2]),
        .I4(display_y_swap),
        .I5(display_size[6]),
        .O(next_addr__43_carry__0_i_16_n_0));
  LUT6 #(
    .INIT(64'hBBBB4BBB4444B444)) 
    next_addr__43_carry__0_i_17
       (.I0(next_addr__43_carry_i_12_n_0),
        .I1(display_width[7]),
        .I2(display_size[7]),
        .I3(display_y_swap),
        .I4(lt24_status[2]),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__0_n_4 ),
        .O(next_addr__43_carry__0_i_17_n_0));
  LUT6 #(
    .INIT(64'hBBBB4BBB4444B444)) 
    next_addr__43_carry__0_i_18
       (.I0(next_addr__43_carry_i_12_n_0),
        .I1(display_width[6]),
        .I2(display_size[6]),
        .I3(display_y_swap),
        .I4(lt24_status[2]),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__0_n_5 ),
        .O(next_addr__43_carry__0_i_18_n_0));
  LUT6 #(
    .INIT(64'hBBBB4BBB4444B444)) 
    next_addr__43_carry__0_i_19
       (.I0(next_addr__43_carry_i_12_n_0),
        .I1(display_width[4]),
        .I2(display_size[4]),
        .I3(display_y_swap),
        .I4(lt24_status[2]),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__0_n_7 ),
        .O(next_addr__43_carry__0_i_19_n_0));
  LUT4 #(
    .INIT(16'hFBA2)) 
    next_addr__43_carry__0_i_2
       (.I0(next_addr__43_carry__0_i_11_n_0),
        .I1(display_width[5]),
        .I2(next_addr__43_carry_i_10_n_0),
        .I3(next_addr__43_carry__0_i_12_n_0),
        .O(next_addr__43_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h4DD45FF5D44D5FF5)) 
    next_addr__43_carry__0_i_3
       (.I0(next_addr__43_carry__0_i_13_n_0),
        .I1(next_addr__43_carry_i_10_n_0),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__0_n_7 ),
        .I3(next_addr__43_carry__0_i_14_n_0),
        .I4(display_width[4]),
        .I5(next_addr__43_carry_i_12_n_0),
        .O(next_addr__43_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h4DD45FF5D44D5FF5)) 
    next_addr__43_carry__0_i_4
       (.I0(next_addr__43_carry_i_13_n_0),
        .I1(next_addr__43_carry_i_10_n_0),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry_n_4 ),
        .I3(next_addr__43_carry__0_i_15_n_0),
        .I4(display_width[3]),
        .I5(next_addr__43_carry_i_12_n_0),
        .O(next_addr__43_carry__0_i_4_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h59A6A659)) 
    next_addr__43_carry__0_i_5
       (.I0(next_addr__43_carry__0_i_16_n_0),
        .I1(display_width[7]),
        .I2(next_addr__43_carry_i_10_n_0),
        .I3(next_addr__43_carry__0_i_17_n_0),
        .I4(next_addr__43_carry__0_i_1_n_0),
        .O(next_addr__43_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h96699696)) 
    next_addr__43_carry__0_i_6
       (.I0(next_addr__43_carry__0_i_2_n_0),
        .I1(next_addr__43_carry__0_i_9_n_0),
        .I2(next_addr__43_carry__0_i_18_n_0),
        .I3(next_addr__43_carry_i_10_n_0),
        .I4(display_width[6]),
        .O(next_addr__43_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h59A6A659)) 
    next_addr__43_carry__0_i_7
       (.I0(next_addr__43_carry__0_i_11_n_0),
        .I1(display_width[5]),
        .I2(next_addr__43_carry_i_10_n_0),
        .I3(next_addr__43_carry__0_i_12_n_0),
        .I4(next_addr__43_carry__0_i_3_n_0),
        .O(next_addr__43_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h96699696)) 
    next_addr__43_carry__0_i_8
       (.I0(next_addr__43_carry__0_i_4_n_0),
        .I1(next_addr__43_carry__0_i_13_n_0),
        .I2(next_addr__43_carry__0_i_19_n_0),
        .I3(next_addr__43_carry_i_10_n_0),
        .I4(display_width[4]),
        .O(next_addr__43_carry__0_i_8_n_0));
  LUT6 #(
    .INIT(64'hDF0DDFDFDFDFDFDF)) 
    next_addr__43_carry__0_i_9
       (.I0(display_width[5]),
        .I1(next_addr__43_carry_i_12_n_0),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__0_n_6 ),
        .I3(lt24_status[2]),
        .I4(display_y_swap),
        .I5(display_size[5]),
        .O(next_addr__43_carry__0_i_9_n_0));
  LUT6 #(
    .INIT(64'h0000E000CCCC0ECC)) 
    next_addr__43_carry__1_i_1
       (.I0(display_size[9]),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__1_n_6 ),
        .I2(display_size[10]),
        .I3(display_y_swap),
        .I4(lt24_status[2]),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__1_n_5 ),
        .O(next_addr__43_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'hDF0DDFDFDFDFDFDF)) 
    next_addr__43_carry__1_i_10
       (.I0(display_width[7]),
        .I1(next_addr__43_carry_i_12_n_0),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__0_n_4 ),
        .I3(lt24_status[2]),
        .I4(display_y_swap),
        .I5(display_size[7]),
        .O(next_addr__43_carry__1_i_10_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    next_addr__43_carry__1_i_11
       (.I0(display_size[8]),
        .I1(display_y_swap),
        .I2(lt24_status[2]),
        .O(next_addr__43_carry__1_i_11_n_0));
  LUT6 #(
    .INIT(64'h20F2202020202020)) 
    next_addr__43_carry__1_i_12
       (.I0(display_width[8]),
        .I1(next_addr__43_carry_i_12_n_0),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__1_n_7 ),
        .I3(lt24_status[2]),
        .I4(display_y_swap),
        .I5(display_size[8]),
        .O(next_addr__43_carry__1_i_12_n_0));
  LUT6 #(
    .INIT(64'hBBBB4BBB4444B444)) 
    next_addr__43_carry__1_i_13
       (.I0(next_addr__43_carry_i_12_n_0),
        .I1(display_width[8]),
        .I2(display_size[8]),
        .I3(display_y_swap),
        .I4(lt24_status[2]),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__1_n_7 ),
        .O(next_addr__43_carry__1_i_13_n_0));
  LUT6 #(
    .INIT(64'h3399009000900000)) 
    next_addr__43_carry__1_i_2
       (.I0(display_size[9]),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__1_n_6 ),
        .I2(display_size[8]),
        .I3(next_addr__43_carry_i_11_n_0),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__1_n_7 ),
        .I5(next_addr__43_carry__1_i_9_n_0),
        .O(next_addr__43_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h4DD45FF5D44D5FF5)) 
    next_addr__43_carry__1_i_3
       (.I0(next_addr__43_carry__1_i_10_n_0),
        .I1(next_addr__43_carry_i_10_n_0),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__1_n_7 ),
        .I3(next_addr__43_carry__1_i_11_n_0),
        .I4(display_width[8]),
        .I5(next_addr__43_carry_i_12_n_0),
        .O(next_addr__43_carry__1_i_3_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'hFBA2)) 
    next_addr__43_carry__1_i_4
       (.I0(next_addr__43_carry__0_i_16_n_0),
        .I1(display_width[7]),
        .I2(next_addr__43_carry_i_10_n_0),
        .I3(next_addr__43_carry__0_i_17_n_0),
        .O(next_addr__43_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'h6966999669669699)) 
    next_addr__43_carry__1_i_5
       (.I0(next_addr__43_carry__1_i_1_n_0),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__1_n_4 ),
        .I2(next_addr__43_carry_i_11_n_0),
        .I3(display_size[11]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__1_n_5 ),
        .I5(display_size[10]),
        .O(next_addr__43_carry__1_i_5_n_0));
  LUT6 #(
    .INIT(64'h6966999669669699)) 
    next_addr__43_carry__1_i_6
       (.I0(next_addr__43_carry__1_i_2_n_0),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__1_n_5 ),
        .I2(next_addr__43_carry_i_11_n_0),
        .I3(display_size[10]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__1_n_6 ),
        .I5(display_size[9]),
        .O(next_addr__43_carry__1_i_6_n_0));
  LUT6 #(
    .INIT(64'h6996696969696969)) 
    next_addr__43_carry__1_i_7
       (.I0(next_addr__43_carry__1_i_3_n_0),
        .I1(next_addr__43_carry__1_i_12_n_0),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__1_n_6 ),
        .I3(lt24_status[2]),
        .I4(display_y_swap),
        .I5(display_size[9]),
        .O(next_addr__43_carry__1_i_7_n_0));
  LUT5 #(
    .INIT(32'h96699696)) 
    next_addr__43_carry__1_i_8
       (.I0(next_addr__43_carry__1_i_4_n_0),
        .I1(next_addr__43_carry__1_i_10_n_0),
        .I2(next_addr__43_carry__1_i_13_n_0),
        .I3(next_addr__43_carry_i_10_n_0),
        .I4(display_width[8]),
        .O(next_addr__43_carry__1_i_8_n_0));
  LUT6 #(
    .INIT(64'h080808A808A80808)) 
    next_addr__43_carry__1_i_9
       (.I0(display_width[8]),
        .I1(display_x_swap),
        .I2(lt24_status[2]),
        .I3(display_y_swap),
        .I4(display_cl_swap),
        .I5(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .O(next_addr__43_carry__1_i_9_n_0));
  LUT6 #(
    .INIT(64'h0000E000CCCC0ECC)) 
    next_addr__43_carry__2_i_1
       (.I0(display_size[13]),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__2_n_6 ),
        .I2(display_size[14]),
        .I3(display_y_swap),
        .I4(lt24_status[2]),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__2_n_5 ),
        .O(next_addr__43_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000E000CCCC0ECC)) 
    next_addr__43_carry__2_i_2
       (.I0(display_size[12]),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__2_n_7 ),
        .I2(display_size[13]),
        .I3(display_y_swap),
        .I4(lt24_status[2]),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__2_n_6 ),
        .O(next_addr__43_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000E000CCCC0ECC)) 
    next_addr__43_carry__2_i_3
       (.I0(display_size[11]),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__1_n_4 ),
        .I2(display_size[12]),
        .I3(display_y_swap),
        .I4(lt24_status[2]),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__2_n_7 ),
        .O(next_addr__43_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000E000CCCC0ECC)) 
    next_addr__43_carry__2_i_4
       (.I0(display_size[10]),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__1_n_5 ),
        .I2(display_size[11]),
        .I3(display_y_swap),
        .I4(lt24_status[2]),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__1_n_4 ),
        .O(next_addr__43_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h6966999669669699)) 
    next_addr__43_carry__2_i_5
       (.I0(next_addr__43_carry__2_i_1_n_0),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__2_n_4 ),
        .I2(next_addr__43_carry_i_11_n_0),
        .I3(display_size[15]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__2_n_5 ),
        .I5(display_size[14]),
        .O(next_addr__43_carry__2_i_5_n_0));
  LUT6 #(
    .INIT(64'h6966999669669699)) 
    next_addr__43_carry__2_i_6
       (.I0(next_addr__43_carry__2_i_2_n_0),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__2_n_5 ),
        .I2(next_addr__43_carry_i_11_n_0),
        .I3(display_size[14]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__2_n_6 ),
        .I5(display_size[13]),
        .O(next_addr__43_carry__2_i_6_n_0));
  LUT6 #(
    .INIT(64'h6966999669669699)) 
    next_addr__43_carry__2_i_7
       (.I0(next_addr__43_carry__2_i_3_n_0),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__2_n_6 ),
        .I2(next_addr__43_carry_i_11_n_0),
        .I3(display_size[13]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__2_n_7 ),
        .I5(display_size[12]),
        .O(next_addr__43_carry__2_i_7_n_0));
  LUT6 #(
    .INIT(64'h6966999669669699)) 
    next_addr__43_carry__2_i_8
       (.I0(next_addr__43_carry__2_i_4_n_0),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__2_n_7 ),
        .I2(next_addr__43_carry_i_11_n_0),
        .I3(display_size[12]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__1_n_4 ),
        .I5(display_size[11]),
        .O(next_addr__43_carry__2_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    next_addr__43_carry__3_i_1
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__3_n_4 ),
        .O(next_addr__43_carry__3_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000E000CCCC0ECC)) 
    next_addr__43_carry__3_i_2
       (.I0(display_size[16]),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__3_n_7 ),
        .I2(display_size[17]),
        .I3(display_y_swap),
        .I4(lt24_status[2]),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__3_n_6 ),
        .O(next_addr__43_carry__3_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000E000CCCC0ECC)) 
    next_addr__43_carry__3_i_3
       (.I0(display_size[15]),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__2_n_4 ),
        .I2(display_size[16]),
        .I3(display_y_swap),
        .I4(lt24_status[2]),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__3_n_7 ),
        .O(next_addr__43_carry__3_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000E000CCCC0ECC)) 
    next_addr__43_carry__3_i_4
       (.I0(display_size[14]),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__2_n_5 ),
        .I2(display_size[15]),
        .I3(display_y_swap),
        .I4(lt24_status[2]),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__2_n_4 ),
        .O(next_addr__43_carry__3_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFBAAA00004555)) 
    next_addr__43_carry__3_i_5
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__3_n_6 ),
        .I1(lt24_status[2]),
        .I2(display_y_swap),
        .I3(display_size[17]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__3_n_5 ),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__3_n_4 ),
        .O(next_addr__43_carry__3_i_5_n_0));
  LUT6 #(
    .INIT(64'hFA1FFAFE05E00501)) 
    next_addr__43_carry__3_i_6
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__3_n_7 ),
        .I1(display_size[16]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__3_n_6 ),
        .I3(next_addr__43_carry_i_11_n_0),
        .I4(display_size[17]),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__3_n_5 ),
        .O(next_addr__43_carry__3_i_6_n_0));
  LUT6 #(
    .INIT(64'h6966999669669699)) 
    next_addr__43_carry__3_i_7
       (.I0(next_addr__43_carry__3_i_3_n_0),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__3_n_6 ),
        .I2(next_addr__43_carry_i_11_n_0),
        .I3(display_size[17]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__3_n_7 ),
        .I5(display_size[16]),
        .O(next_addr__43_carry__3_i_7_n_0));
  LUT6 #(
    .INIT(64'h6966999669669699)) 
    next_addr__43_carry__3_i_8
       (.I0(next_addr__43_carry__3_i_4_n_0),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__3_n_7 ),
        .I2(next_addr__43_carry_i_11_n_0),
        .I3(display_size[16]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__2_n_4 ),
        .I5(display_size[15]),
        .O(next_addr__43_carry__3_i_8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__43_carry__4_i_1
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__3_n_4 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__4_n_7 ),
        .O(next_addr__43_carry__4_i_1_n_0));
  LUT6 #(
    .INIT(64'hF751F7F7F751F751)) 
    next_addr__43_carry_i_1
       (.I0(next_addr__43_carry_i_9_n_0),
        .I1(display_width[2]),
        .I2(next_addr__43_carry_i_10_n_0),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry_n_6 ),
        .I4(next_addr__43_carry_i_11_n_0),
        .I5(display_size[1]),
        .O(next_addr__43_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h8222FFFF)) 
    next_addr__43_carry_i_10
       (.I0(lt24_status[2]),
        .I1(display_cl_swap),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_line_done0 ),
        .I4(display_y_swap),
        .O(next_addr__43_carry_i_10_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    next_addr__43_carry_i_11
       (.I0(\ogfx_if_lt24_inst/p_1_in4_in ),
        .I1(\ogfx_if_lt24_inst/refresh_trigger_clr ),
        .I2(\ogfx_if_lt24_inst/p_0_in13_in ),
        .I3(\ogfx_if_lt24_inst/p_2_in11_in ),
        .I4(\ogfx_if_lt24_inst/p_0_in15_in ),
        .I5(display_y_swap),
        .O(next_addr__43_carry_i_11_n_0));
  LUT6 #(
    .INIT(64'hFF870000FF87FFFF)) 
    next_addr__43_carry_i_12
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_line_done0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I2(display_cl_swap),
        .I3(display_y_swap),
        .I4(lt24_status[2]),
        .I5(display_x_swap),
        .O(next_addr__43_carry_i_12_n_0));
  LUT6 #(
    .INIT(64'hDFFF4555DFFFDFFF)) 
    next_addr__43_carry_i_13
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry_n_5 ),
        .I1(lt24_status[2]),
        .I2(display_y_swap),
        .I3(display_size[2]),
        .I4(next_addr__43_carry_i_12_n_0),
        .I5(display_width[2]),
        .O(next_addr__43_carry_i_13_n_0));
  LUT6 #(
    .INIT(64'hBBBB4BBB4444B444)) 
    next_addr__43_carry_i_14
       (.I0(next_addr__43_carry_i_12_n_0),
        .I1(display_width[3]),
        .I2(display_size[3]),
        .I3(display_y_swap),
        .I4(lt24_status[2]),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry_n_4 ),
        .O(next_addr__43_carry_i_14_n_0));
  LUT4 #(
    .INIT(16'hBAAA)) 
    next_addr__43_carry_i_15
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry_n_6 ),
        .I1(lt24_status[2]),
        .I2(display_y_swap),
        .I3(display_size[1]),
        .O(next_addr__43_carry_i_15_n_0));
  LUT6 #(
    .INIT(64'h4040F740F7F740F7)) 
    next_addr__43_carry_i_2
       (.I0(next_addr__43_carry_i_12_n_0),
        .I1(display_width[1]),
        .I2(next_addr__43_carry_i_10_n_0),
        .I3(display_size[1]),
        .I4(next_addr__43_carry_i_11_n_0),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry_n_6 ),
        .O(next_addr__43_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9A9A659A659A9A9A)) 
    next_addr__43_carry_i_3
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry_n_6 ),
        .I1(next_addr__43_carry_i_11_n_0),
        .I2(display_size[1]),
        .I3(display_width[1]),
        .I4(next_addr__43_carry_i_12_n_0),
        .I5(next_addr__43_carry_i_10_n_0),
        .O(next_addr__43_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'hBBBB4BBB4444B444)) 
    next_addr__43_carry_i_4
       (.I0(next_addr__43_carry_i_12_n_0),
        .I1(display_width[0]),
        .I2(display_size[0]),
        .I3(display_y_swap),
        .I4(lt24_status[2]),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry_n_7 ),
        .O(next_addr__43_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h96699696)) 
    next_addr__43_carry_i_5
       (.I0(next_addr__43_carry_i_1_n_0),
        .I1(next_addr__43_carry_i_13_n_0),
        .I2(next_addr__43_carry_i_14_n_0),
        .I3(next_addr__43_carry_i_10_n_0),
        .I4(display_width[3]),
        .O(next_addr__43_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h96996966)) 
    next_addr__43_carry_i_6
       (.I0(next_addr__43_carry_i_2_n_0),
        .I1(next_addr__43_carry_i_9_n_0),
        .I2(next_addr__43_carry_i_10_n_0),
        .I3(display_width[2]),
        .I4(next_addr__43_carry_i_15_n_0),
        .O(next_addr__43_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9A9A559AAAAA9AAA)) 
    next_addr__43_carry_i_7
       (.I0(next_addr__43_carry_i_3_n_0),
        .I1(next_addr__43_carry_i_12_n_0),
        .I2(display_width[0]),
        .I3(display_size[0]),
        .I4(next_addr__43_carry_i_11_n_0),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry_n_7 ),
        .O(next_addr__43_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h659A65659A656565)) 
    next_addr__43_carry_i_8
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry_n_7 ),
        .I1(next_addr__43_carry_i_11_n_0),
        .I2(display_size[0]),
        .I3(next_addr__43_carry_i_12_n_0),
        .I4(display_width[0]),
        .I5(next_addr__43_carry_i_10_n_0),
        .O(next_addr__43_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'h2222D222DDDD2DDD)) 
    next_addr__43_carry_i_9
       (.I0(display_width[2]),
        .I1(next_addr__43_carry_i_12_n_0),
        .I2(display_size[2]),
        .I3(display_y_swap),
        .I4(lt24_status[2]),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry_n_5 ),
        .O(next_addr__43_carry_i_9_n_0));
  LUT6 #(
    .INIT(64'h8A8A88AAEAEAEEAA)) 
    next_addr__61_carry__0_i_1
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_5 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/vid_ram0_width [6]),
        .I3(display_width[6]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__61_carry__0_i_10
       (.I0(\ogfx_reg_inst/vid_ram0_width [6]),
        .I1(display_width[6]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/p_1_in [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__61_carry__0_i_10__0
       (.I0(\ogfx_reg_inst/vid_ram1_width [6]),
        .I1(display_width[6]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/p_1_in [6]));
  LUT6 #(
    .INIT(64'h00000000DDDDDD8D)) 
    next_addr__61_carry__0_i_10__1
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I1(next_addr__61_carry_i_15_n_0),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(next_addr__61_carry__0_i_15_n_0),
        .I5(next_addr__61_carry__0_i_16_n_0),
        .O(next_addr__61_carry__0_i_10__1_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__61_carry__0_i_11
       (.I0(\ogfx_reg_inst/vid_ram0_width [5]),
        .I1(display_width[5]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/p_1_in [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__61_carry__0_i_11__0
       (.I0(\ogfx_reg_inst/vid_ram1_width [5]),
        .I1(display_width[5]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/p_1_in [5]));
  LUT6 #(
    .INIT(64'h00000000DDDDDD8D)) 
    next_addr__61_carry__0_i_11__1
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I1(next_addr__61_carry_i_10__1_n_0),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(next_addr__61_carry_i_17_n_0),
        .I5(next_addr__61_carry__0_i_17_n_0),
        .O(next_addr__61_carry__0_i_11__1_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__61_carry__0_i_12
       (.I0(\ogfx_reg_inst/vid_ram0_width [4]),
        .I1(display_width[4]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/p_1_in [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__61_carry__0_i_12__0
       (.I0(\ogfx_reg_inst/vid_ram1_width [4]),
        .I1(display_width[4]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/p_1_in [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF22222272)) 
    next_addr__61_carry__0_i_12__1
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I1(next_addr__61_carry_i_17_n_0),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(next_addr__61_carry__0_i_18_n_0),
        .I5(next_addr__61_carry__0_i_19_n_0),
        .O(next_addr__61_carry__0_i_12__1_n_0));
  LUT5 #(
    .INIT(32'h0004FFF7)) 
    next_addr__61_carry__0_i_13
       (.I0(\ogfx_gpu_inst/cfg_rec_width [5]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(display_width[5]),
        .O(next_addr__61_carry__0_i_13_n_0));
  LUT6 #(
    .INIT(64'h1000103010031033)) 
    next_addr__61_carry__0_i_14
       (.I0(next_addr__61_carry_i_17_n_0),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(next_addr__61_carry__0_i_15_n_0),
        .I5(next_addr__61_carry__0_i_18_n_0),
        .O(next_addr__61_carry__0_i_14_n_0));
  LUT5 #(
    .INIT(32'h0004FFF7)) 
    next_addr__61_carry__0_i_15
       (.I0(\ogfx_gpu_inst/cfg_rec_width [4]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(display_width[4]),
        .O(next_addr__61_carry__0_i_15_n_0));
  LUT6 #(
    .INIT(64'h0001003130013031)) 
    next_addr__61_carry__0_i_16
       (.I0(next_addr__61_carry__0_i_13_n_0),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(next_addr__61_carry_i_17_n_0),
        .I5(next_addr__61_carry_i_14_n_0),
        .O(next_addr__61_carry__0_i_16_n_0));
  LUT6 #(
    .INIT(64'h1000103010031033)) 
    next_addr__61_carry__0_i_17
       (.I0(next_addr__61_carry_i_15_n_0),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(next_addr__61_carry_i_14_n_0),
        .I5(next_addr__61_carry__0_i_15_n_0),
        .O(next_addr__61_carry__0_i_17_n_0));
  LUT5 #(
    .INIT(32'h0004FFF7)) 
    next_addr__61_carry__0_i_18
       (.I0(\ogfx_gpu_inst/cfg_rec_width [6]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(display_width[6]),
        .O(next_addr__61_carry__0_i_18_n_0));
  LUT6 #(
    .INIT(64'h1000103010031033)) 
    next_addr__61_carry__0_i_19
       (.I0(next_addr__61_carry__0_i_15_n_0),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(next_addr__61_carry__0_i_13_n_0),
        .I5(next_addr__61_carry__1_i_13_n_0),
        .O(next_addr__61_carry__0_i_19_n_0));
  LUT6 #(
    .INIT(64'h8A8A88AAEAEAEEAA)) 
    next_addr__61_carry__0_i_1__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_5 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/vid_ram1_width [6]),
        .I3(display_width[6]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8B8BAA)) 
    next_addr__61_carry__0_i_1__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__0_n_5 ),
        .I1(next_addr__61_carry__0_i_9__1_n_0),
        .I2(\ogfx_gpu_inst/cfg_src_y_swp ),
        .I3(\ogfx_gpu_inst/cfg_src_cl_swp ),
        .I4(\vid_ram_column_count[8]_i_4_n_0 ),
        .I5(\vid_ram_column_count[8]_i_5_n_0 ),
        .O(next_addr__61_carry__0_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA33A)) 
    next_addr__61_carry__0_i_1__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__0_n_5 ),
        .I1(\ogfx_gpu_inst/cfg_dst_y_swp ),
        .I2(\ogfx_gpu_inst/cfg_dst_cl_swp ),
        .I3(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I4(\vid_ram_column_count[8]_i_5_n_0 ),
        .I5(next_addr__61_carry__0_i_9__1_n_0),
        .O(next_addr__61_carry__0_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h8A8A88AAEAEAEEAA)) 
    next_addr__61_carry__0_i_2
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_6 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/vid_ram0_width [5]),
        .I3(display_width[5]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h8A8A88AAEAEAEEAA)) 
    next_addr__61_carry__0_i_2__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_6 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/vid_ram1_width [5]),
        .I3(display_width[5]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8B8BAA)) 
    next_addr__61_carry__0_i_2__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__0_n_6 ),
        .I1(next_addr__61_carry__0_i_10__1_n_0),
        .I2(\ogfx_gpu_inst/cfg_src_y_swp ),
        .I3(\ogfx_gpu_inst/cfg_src_cl_swp ),
        .I4(\vid_ram_column_count[8]_i_4_n_0 ),
        .I5(\vid_ram_column_count[8]_i_5_n_0 ),
        .O(next_addr__61_carry__0_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA33A)) 
    next_addr__61_carry__0_i_2__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__0_n_6 ),
        .I1(\ogfx_gpu_inst/cfg_dst_y_swp ),
        .I2(\ogfx_gpu_inst/cfg_dst_cl_swp ),
        .I3(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I4(\vid_ram_column_count[8]_i_5_n_0 ),
        .I5(next_addr__61_carry__0_i_10__1_n_0),
        .O(next_addr__61_carry__0_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h8A8A88AAEAEAEEAA)) 
    next_addr__61_carry__0_i_3
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_7 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/vid_ram0_width [4]),
        .I3(display_width[4]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h8A8A88AAEAEAEEAA)) 
    next_addr__61_carry__0_i_3__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_7 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/vid_ram1_width [4]),
        .I3(display_width[4]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8B8BAA)) 
    next_addr__61_carry__0_i_3__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__0_n_7 ),
        .I1(next_addr__61_carry__0_i_11__1_n_0),
        .I2(\ogfx_gpu_inst/cfg_src_y_swp ),
        .I3(\ogfx_gpu_inst/cfg_src_cl_swp ),
        .I4(\vid_ram_column_count[8]_i_4_n_0 ),
        .I5(\vid_ram_column_count[8]_i_5_n_0 ),
        .O(next_addr__61_carry__0_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA33A)) 
    next_addr__61_carry__0_i_3__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__0_n_7 ),
        .I1(\ogfx_gpu_inst/cfg_dst_y_swp ),
        .I2(\ogfx_gpu_inst/cfg_dst_cl_swp ),
        .I3(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I4(\vid_ram_column_count[8]_i_5_n_0 ),
        .I5(next_addr__61_carry__0_i_11__1_n_0),
        .O(next_addr__61_carry__0_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h8A8A88AAEAEAEEAA)) 
    next_addr__61_carry__0_i_4
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_4 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/vid_ram0_width [3]),
        .I3(display_width[3]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h8A8A88AAEAEAEEAA)) 
    next_addr__61_carry__0_i_4__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_4 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/vid_ram1_width [3]),
        .I3(display_width[3]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry__0_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hAAAAAA82AAAAAABE)) 
    next_addr__61_carry__0_i_4__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry_n_4 ),
        .I1(\ogfx_gpu_inst/cfg_src_cl_swp ),
        .I2(\vid_ram_column_count[8]_i_4_n_0 ),
        .I3(\vid_ram_column_count[8]_i_5_n_0 ),
        .I4(next_addr__61_carry_i_12__1_n_0),
        .I5(\ogfx_gpu_inst/cfg_src_y_swp ),
        .O(next_addr__61_carry__0_i_4__1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA33A)) 
    next_addr__61_carry__0_i_4__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry_n_4 ),
        .I1(\ogfx_gpu_inst/cfg_dst_y_swp ),
        .I2(\ogfx_gpu_inst/cfg_dst_cl_swp ),
        .I3(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I4(\vid_ram_column_count[8]_i_5_n_0 ),
        .I5(next_addr__61_carry_i_12__1_n_0),
        .O(next_addr__61_carry__0_i_4__2_n_0));
  LUT5 #(
    .INIT(32'h9A656A95)) 
    next_addr__61_carry__0_i_5
       (.I0(next_addr__61_carry__0_i_1_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/p_1_in [7]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_4 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h9A656A95)) 
    next_addr__61_carry__0_i_5__0
       (.I0(next_addr__61_carry__0_i_1__0_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/p_1_in [7]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_4 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry__0_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hF02EF0D10FD10F2E)) 
    next_addr__61_carry__0_i_5__1
       (.I0(\ogfx_gpu_inst/cfg_src_y_swp ),
        .I1(next_addr__61_carry__0_i_9__1_n_0),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__0_n_5 ),
        .I3(next_addr__61_carry_i_11__1_n_0),
        .I4(next_addr__61_carry__0_i_12__1_n_0),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__0_n_4 ),
        .O(next_addr__61_carry__0_i_5__1_n_0));
  LUT5 #(
    .INIT(32'h9A656A95)) 
    next_addr__61_carry__0_i_5__2
       (.I0(next_addr__61_carry__0_i_1__2_n_0),
        .I1(next_addr__61_carry_i_8__1_n_0),
        .I2(next_addr__61_carry__0_i_12__1_n_0),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__0_n_4 ),
        .I4(next_addr__61_carry_i_9__1_n_0),
        .O(next_addr__61_carry__0_i_5__2_n_0));
  LUT5 #(
    .INIT(32'h9A656A95)) 
    next_addr__61_carry__0_i_6
       (.I0(next_addr__61_carry__0_i_2_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/p_1_in [6]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_5 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h9A656A95)) 
    next_addr__61_carry__0_i_6__0
       (.I0(next_addr__61_carry__0_i_2__0_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/p_1_in [6]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_5 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry__0_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hF00FD12EF00F2ED1)) 
    next_addr__61_carry__0_i_6__1
       (.I0(\ogfx_gpu_inst/cfg_src_y_swp ),
        .I1(next_addr__61_carry__0_i_10__1_n_0),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__0_n_6 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__0_n_5 ),
        .I4(next_addr__61_carry_i_11__1_n_0),
        .I5(next_addr__61_carry__0_i_9__1_n_0),
        .O(next_addr__61_carry__0_i_6__1_n_0));
  LUT5 #(
    .INIT(32'hA9569A65)) 
    next_addr__61_carry__0_i_6__2
       (.I0(next_addr__61_carry__0_i_2__2_n_0),
        .I1(next_addr__61_carry__0_i_9__1_n_0),
        .I2(next_addr__61_carry_i_8__1_n_0),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__0_n_5 ),
        .I4(next_addr__61_carry_i_9__1_n_0),
        .O(next_addr__61_carry__0_i_6__2_n_0));
  LUT5 #(
    .INIT(32'h9A656A95)) 
    next_addr__61_carry__0_i_7
       (.I0(next_addr__61_carry__0_i_3_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/p_1_in [5]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_6 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h9A656A95)) 
    next_addr__61_carry__0_i_7__0
       (.I0(next_addr__61_carry__0_i_3__0_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/p_1_in [5]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_6 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry__0_i_7__0_n_0));
  LUT6 #(
    .INIT(64'hF00FD12EF00F2ED1)) 
    next_addr__61_carry__0_i_7__1
       (.I0(\ogfx_gpu_inst/cfg_src_y_swp ),
        .I1(next_addr__61_carry__0_i_11__1_n_0),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__0_n_7 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__0_n_6 ),
        .I4(next_addr__61_carry_i_11__1_n_0),
        .I5(next_addr__61_carry__0_i_10__1_n_0),
        .O(next_addr__61_carry__0_i_7__1_n_0));
  LUT5 #(
    .INIT(32'hA9569A65)) 
    next_addr__61_carry__0_i_7__2
       (.I0(next_addr__61_carry__0_i_3__2_n_0),
        .I1(next_addr__61_carry__0_i_10__1_n_0),
        .I2(next_addr__61_carry_i_8__1_n_0),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__0_n_6 ),
        .I4(next_addr__61_carry_i_9__1_n_0),
        .O(next_addr__61_carry__0_i_7__2_n_0));
  LUT5 #(
    .INIT(32'h9A656A95)) 
    next_addr__61_carry__0_i_8
       (.I0(next_addr__61_carry__0_i_4_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/p_1_in [4]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_7 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry__0_i_8_n_0));
  LUT5 #(
    .INIT(32'h9A656A95)) 
    next_addr__61_carry__0_i_8__0
       (.I0(next_addr__61_carry__0_i_4__0_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/p_1_in [4]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_7 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry__0_i_8__0_n_0));
  LUT6 #(
    .INIT(64'hF00FD12EF00F2ED1)) 
    next_addr__61_carry__0_i_8__1
       (.I0(\ogfx_gpu_inst/cfg_src_y_swp ),
        .I1(next_addr__61_carry_i_12__1_n_0),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry_n_4 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__0_n_7 ),
        .I4(next_addr__61_carry_i_11__1_n_0),
        .I5(next_addr__61_carry__0_i_11__1_n_0),
        .O(next_addr__61_carry__0_i_8__1_n_0));
  LUT5 #(
    .INIT(32'hA9569A65)) 
    next_addr__61_carry__0_i_8__2
       (.I0(next_addr__61_carry__0_i_4__2_n_0),
        .I1(next_addr__61_carry__0_i_11__1_n_0),
        .I2(next_addr__61_carry_i_8__1_n_0),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__0_n_7 ),
        .I4(next_addr__61_carry_i_9__1_n_0),
        .O(next_addr__61_carry__0_i_8__2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__61_carry__0_i_9
       (.I0(\ogfx_reg_inst/vid_ram0_width [7]),
        .I1(display_width[7]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/p_1_in [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__61_carry__0_i_9__0
       (.I0(\ogfx_reg_inst/vid_ram1_width [7]),
        .I1(display_width[7]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/p_1_in [7]));
  LUT6 #(
    .INIT(64'h00000000DDDDDD8D)) 
    next_addr__61_carry__0_i_9__1
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I1(next_addr__61_carry_i_14_n_0),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(next_addr__61_carry__0_i_13_n_0),
        .I5(next_addr__61_carry__0_i_14_n_0),
        .O(next_addr__61_carry__0_i_9__1_n_0));
  LUT6 #(
    .INIT(64'h8A8A88AAEAEAEEAA)) 
    next_addr__61_carry__1_i_1
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_7 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/vid_ram0_width [8]),
        .I3(display_width[8]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFDDFDD)) 
    next_addr__61_carry__1_i_10
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I3(next_addr__61_carry__2_i_7_n_0),
        .I4(next_addr__61_carry__0_i_18_n_0),
        .I5(next_addr__61_carry__1_i_14_n_0),
        .O(next_addr__61_carry__1_i_10_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF22222272)) 
    next_addr__61_carry__1_i_11
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I1(next_addr__61_carry__0_i_15_n_0),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(next_addr__61_carry__1_i_13_n_0),
        .I5(next_addr__61_carry__1_i_15_n_0),
        .O(next_addr__61_carry__1_i_11_n_0));
  LUT6 #(
    .INIT(64'h47FF000047FF47FF)) 
    next_addr__61_carry__1_i_12
       (.I0(\ogfx_gpu_inst/cfg_rec_width [7]),
        .I1(\vid_ram_column_count[8]_i_5_n_0 ),
        .I2(display_width[7]),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I4(next_addr__61_carry__2_i_7_n_0),
        .I5(next_addr__0_carry_i_12__2_n_0),
        .O(next_addr__61_carry__1_i_12_n_0));
  LUT5 #(
    .INIT(32'h0004FFF7)) 
    next_addr__61_carry__1_i_13
       (.I0(\ogfx_gpu_inst/cfg_rec_width [7]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(display_width[7]),
        .O(next_addr__61_carry__1_i_13_n_0));
  LUT6 #(
    .INIT(64'hB800FFFFB800B800)) 
    next_addr__61_carry__1_i_14
       (.I0(\ogfx_gpu_inst/cfg_rec_width [5]),
        .I1(\vid_ram_column_count[8]_i_5_n_0 ),
        .I2(display_width[5]),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I4(next_addr__61_carry__1_i_13_n_0),
        .I5(\vram_src_mask[15]_i_6_n_0 ),
        .O(next_addr__61_carry__1_i_14_n_0));
  LUT6 #(
    .INIT(64'h0001003130013031)) 
    next_addr__61_carry__1_i_15
       (.I0(next_addr__61_carry__2_i_7_n_0),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(next_addr__61_carry__0_i_18_n_0),
        .I5(next_addr__61_carry__0_i_13_n_0),
        .O(next_addr__61_carry__1_i_15_n_0));
  LUT6 #(
    .INIT(64'h8A8A88AAEAEAEEAA)) 
    next_addr__61_carry__1_i_1__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_7 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/vid_ram1_width [8]),
        .I3(display_width[8]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8B8BAA)) 
    next_addr__61_carry__1_i_1__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__1_n_5 ),
        .I1(next_addr__61_carry__1_i_9_n_0),
        .I2(\ogfx_gpu_inst/cfg_src_y_swp ),
        .I3(\ogfx_gpu_inst/cfg_src_cl_swp ),
        .I4(\vid_ram_column_count[8]_i_4_n_0 ),
        .I5(\vid_ram_column_count[8]_i_5_n_0 ),
        .O(next_addr__61_carry__1_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA33A)) 
    next_addr__61_carry__1_i_1__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__1_n_5 ),
        .I1(\ogfx_gpu_inst/cfg_dst_y_swp ),
        .I2(\ogfx_gpu_inst/cfg_dst_cl_swp ),
        .I3(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I4(\vid_ram_column_count[8]_i_5_n_0 ),
        .I5(next_addr__61_carry__1_i_9_n_0),
        .O(next_addr__61_carry__1_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h8A8A88AAEAEAEEAA)) 
    next_addr__61_carry__1_i_2
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_4 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/vid_ram0_width [7]),
        .I3(display_width[7]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h8A8A88AAEAEAEEAA)) 
    next_addr__61_carry__1_i_2__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_4 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/vid_ram1_width [7]),
        .I3(display_width[7]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry__1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFDDF00000110)) 
    next_addr__61_carry__1_i_2__1
       (.I0(\ogfx_gpu_inst/cfg_src_y_swp ),
        .I1(next_addr__61_carry__1_i_10_n_0),
        .I2(\ogfx_gpu_inst/cfg_src_cl_swp ),
        .I3(\vid_ram_column_count[8]_i_4_n_0 ),
        .I4(\vid_ram_column_count[8]_i_5_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__1_n_6 ),
        .O(next_addr__61_carry__1_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA33A)) 
    next_addr__61_carry__1_i_2__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__1_n_6 ),
        .I1(\ogfx_gpu_inst/cfg_dst_y_swp ),
        .I2(\ogfx_gpu_inst/cfg_dst_cl_swp ),
        .I3(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I4(\vid_ram_column_count[8]_i_5_n_0 ),
        .I5(next_addr__61_carry__1_i_10_n_0),
        .O(next_addr__61_carry__1_i_2__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFF77F00000440)) 
    next_addr__61_carry__1_i_3
       (.I0(\ogfx_gpu_inst/cfg_src_y_swp ),
        .I1(next_addr__61_carry__1_i_11_n_0),
        .I2(\ogfx_gpu_inst/cfg_src_cl_swp ),
        .I3(\vid_ram_column_count[8]_i_4_n_0 ),
        .I4(\vid_ram_column_count[8]_i_5_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__1_n_7 ),
        .O(next_addr__61_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA2E2EAA)) 
    next_addr__61_carry__1_i_3__0
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__1_n_7 ),
        .I1(next_addr__61_carry__1_i_11_n_0),
        .I2(\ogfx_gpu_inst/cfg_dst_y_swp ),
        .I3(\ogfx_gpu_inst/cfg_dst_cl_swp ),
        .I4(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I5(\vid_ram_column_count[8]_i_5_n_0 ),
        .O(next_addr__61_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__1_i_3__1
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_5 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_4 ),
        .O(next_addr__61_carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__1_i_3__2
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_5 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_4 ),
        .O(next_addr__61_carry__1_i_3__2_n_0));
  LUT6 #(
    .INIT(64'hAA82AAAAAABEAAAA)) 
    next_addr__61_carry__1_i_4
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__0_n_4 ),
        .I1(\ogfx_gpu_inst/cfg_src_cl_swp ),
        .I2(\vid_ram_column_count[8]_i_4_n_0 ),
        .I3(\vid_ram_column_count[8]_i_5_n_0 ),
        .I4(next_addr__61_carry__0_i_12__1_n_0),
        .I5(\ogfx_gpu_inst/cfg_src_y_swp ),
        .O(next_addr__61_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA2E2EAA)) 
    next_addr__61_carry__1_i_4__0
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__0_n_4 ),
        .I1(next_addr__61_carry__0_i_12__1_n_0),
        .I2(\ogfx_gpu_inst/cfg_dst_y_swp ),
        .I3(\ogfx_gpu_inst/cfg_dst_cl_swp ),
        .I4(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I5(\vid_ram_column_count[8]_i_5_n_0 ),
        .O(next_addr__61_carry__1_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__1_i_4__1
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_6 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_5 ),
        .O(next_addr__61_carry__1_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__1_i_4__2
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_6 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_5 ),
        .O(next_addr__61_carry__1_i_4__2_n_0));
  LUT6 #(
    .INIT(64'hF00FD12EF00F2ED1)) 
    next_addr__61_carry__1_i_5
       (.I0(\ogfx_gpu_inst/cfg_src_y_swp ),
        .I1(next_addr__61_carry__1_i_9_n_0),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__1_n_5 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__1_n_4 ),
        .I4(next_addr__61_carry_i_11__1_n_0),
        .I5(next_addr__61_carry__1_i_12_n_0),
        .O(next_addr__61_carry__1_i_5_n_0));
  LUT5 #(
    .INIT(32'hA9569A65)) 
    next_addr__61_carry__1_i_5__0
       (.I0(next_addr__61_carry__1_i_1__2_n_0),
        .I1(next_addr__61_carry__1_i_12_n_0),
        .I2(next_addr__61_carry_i_8__1_n_0),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__1_n_4 ),
        .I4(next_addr__61_carry_i_9__1_n_0),
        .O(next_addr__61_carry__1_i_5__0_n_0));
  LUT5 #(
    .INIT(32'hF74008BF)) 
    next_addr__61_carry__1_i_5__1
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/p_1_in [8]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_7 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_6 ),
        .O(next_addr__61_carry__1_i_5__1_n_0));
  LUT5 #(
    .INIT(32'hF74008BF)) 
    next_addr__61_carry__1_i_5__2
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/p_1_in [8]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_7 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_6 ),
        .O(next_addr__61_carry__1_i_5__2_n_0));
  LUT5 #(
    .INIT(32'h9A656A95)) 
    next_addr__61_carry__1_i_6
       (.I0(next_addr__61_carry__1_i_2_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/p_1_in [8]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_7 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry__1_i_6_n_0));
  LUT5 #(
    .INIT(32'h9A656A95)) 
    next_addr__61_carry__1_i_6__0
       (.I0(next_addr__61_carry__1_i_2__0_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/p_1_in [8]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_7 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry__1_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hAA558B74AA55748B)) 
    next_addr__61_carry__1_i_6__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__1_n_6 ),
        .I1(next_addr__61_carry__1_i_10_n_0),
        .I2(\ogfx_gpu_inst/cfg_src_y_swp ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__1_n_5 ),
        .I4(next_addr__61_carry_i_11__1_n_0),
        .I5(next_addr__61_carry__1_i_9_n_0),
        .O(next_addr__61_carry__1_i_6__1_n_0));
  LUT5 #(
    .INIT(32'hA9569A65)) 
    next_addr__61_carry__1_i_6__2
       (.I0(next_addr__61_carry__1_i_2__2_n_0),
        .I1(next_addr__61_carry__1_i_9_n_0),
        .I2(next_addr__61_carry_i_8__1_n_0),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__1_n_5 ),
        .I4(next_addr__61_carry_i_9__1_n_0),
        .O(next_addr__61_carry__1_i_6__2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__61_carry__1_i_7
       (.I0(\ogfx_reg_inst/vid_ram0_width [8]),
        .I1(display_width[8]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/p_1_in [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__61_carry__1_i_7__0
       (.I0(\ogfx_reg_inst/vid_ram1_width [8]),
        .I1(display_width[8]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/p_1_in [8]));
  LUT6 #(
    .INIT(64'hAAAA2ED15555D12E)) 
    next_addr__61_carry__1_i_7__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__1_n_7 ),
        .I1(next_addr__61_carry__1_i_11_n_0),
        .I2(\ogfx_gpu_inst/cfg_src_y_swp ),
        .I3(next_addr__61_carry__1_i_10_n_0),
        .I4(next_addr__61_carry_i_11__1_n_0),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__1_n_6 ),
        .O(next_addr__61_carry__1_i_7__1_n_0));
  LUT5 #(
    .INIT(32'hA9569A65)) 
    next_addr__61_carry__1_i_7__2
       (.I0(next_addr__61_carry__1_i_3__0_n_0),
        .I1(next_addr__61_carry__1_i_10_n_0),
        .I2(next_addr__61_carry_i_8__1_n_0),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__1_n_6 ),
        .I4(next_addr__61_carry_i_9__1_n_0),
        .O(next_addr__61_carry__1_i_7__2_n_0));
  LUT6 #(
    .INIT(64'hF0F08B740F0F748B)) 
    next_addr__61_carry__1_i_8
       (.I0(\ogfx_gpu_inst/cfg_src_y_swp ),
        .I1(next_addr__61_carry__0_i_12__1_n_0),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__0_n_4 ),
        .I3(next_addr__61_carry__1_i_11_n_0),
        .I4(next_addr__61_carry_i_11__1_n_0),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__1_n_7 ),
        .O(next_addr__61_carry__1_i_8_n_0));
  LUT5 #(
    .INIT(32'h9A656A95)) 
    next_addr__61_carry__1_i_8__0
       (.I0(next_addr__61_carry__1_i_4__0_n_0),
        .I1(next_addr__61_carry_i_8__1_n_0),
        .I2(next_addr__61_carry__1_i_11_n_0),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__1_n_7 ),
        .I4(next_addr__61_carry_i_9__1_n_0),
        .O(next_addr__61_carry__1_i_8__0_n_0));
  LUT6 #(
    .INIT(64'hF3F3E2F3C0F3E2F3)) 
    next_addr__61_carry__1_i_9
       (.I0(next_addr__61_carry__2_i_7_n_0),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I2(next_addr__61_carry__0_i_18_n_0),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I5(next_addr__61_carry__1_i_13_n_0),
        .O(next_addr__61_carry__1_i_9_n_0));
  LUT5 #(
    .INIT(32'hFFDF0010)) 
    next_addr__61_carry__2_i_1
       (.I0(\ogfx_gpu_inst/cfg_src_y_swp ),
        .I1(next_addr__61_carry__2_i_7_n_0),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(next_addr__61_carry_i_11__1_n_0),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__2_n_7 ),
        .O(next_addr__61_carry__2_i_1_n_0));
  LUT5 #(
    .INIT(32'hAA8AAAFA)) 
    next_addr__61_carry__2_i_1__0
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__2_n_7 ),
        .I1(next_addr__61_carry_i_9__1_n_0),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(next_addr__61_carry__2_i_7_n_0),
        .I4(next_addr__61_carry_i_8__1_n_0),
        .O(next_addr__61_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__2_i_1__1
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_5 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_4 ),
        .O(next_addr__61_carry__2_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__2_i_1__2
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_5 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_4 ),
        .O(next_addr__61_carry__2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8B8BAA)) 
    next_addr__61_carry__2_i_2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__1_n_4 ),
        .I1(next_addr__61_carry__1_i_12_n_0),
        .I2(\ogfx_gpu_inst/cfg_src_y_swp ),
        .I3(\ogfx_gpu_inst/cfg_src_cl_swp ),
        .I4(\vid_ram_column_count[8]_i_4_n_0 ),
        .I5(\vid_ram_column_count[8]_i_5_n_0 ),
        .O(next_addr__61_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA33A)) 
    next_addr__61_carry__2_i_2__0
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__1_n_4 ),
        .I1(\ogfx_gpu_inst/cfg_dst_y_swp ),
        .I2(\ogfx_gpu_inst/cfg_dst_cl_swp ),
        .I3(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I4(\vid_ram_column_count[8]_i_5_n_0 ),
        .I5(next_addr__61_carry__1_i_12_n_0),
        .O(next_addr__61_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__2_i_2__1
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_6 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_5 ),
        .O(next_addr__61_carry__2_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__2_i_2__2
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_6 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_5 ),
        .O(next_addr__61_carry__2_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__2_i_3
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_7 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_6 ),
        .O(next_addr__61_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__2_i_3__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_7 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_6 ),
        .O(next_addr__61_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__2_i_3__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__2_n_5 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__2_n_4 ),
        .O(next_addr__61_carry__2_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__2_i_3__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__2_n_5 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__2_n_4 ),
        .O(next_addr__61_carry__2_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__2_i_4
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_4 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_7 ),
        .O(next_addr__61_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__2_i_4__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_4 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_7 ),
        .O(next_addr__61_carry__2_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__2_i_4__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__2_n_6 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__2_n_5 ),
        .O(next_addr__61_carry__2_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__2_i_4__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__2_n_6 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__2_n_5 ),
        .O(next_addr__61_carry__2_i_4__2_n_0));
  LUT6 #(
    .INIT(64'hAA8AAABA55755545)) 
    next_addr__61_carry__2_i_5
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__2_n_7 ),
        .I1(next_addr__61_carry_i_11__1_n_0),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(next_addr__61_carry__2_i_7_n_0),
        .I4(\ogfx_gpu_inst/cfg_src_y_swp ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__2_n_6 ),
        .O(next_addr__61_carry__2_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFDF10100020EFEF)) 
    next_addr__61_carry__2_i_5__0
       (.I0(next_addr__61_carry_i_8__1_n_0),
        .I1(next_addr__61_carry__2_i_7_n_0),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(next_addr__61_carry_i_9__1_n_0),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__2_n_7 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__2_n_6 ),
        .O(next_addr__61_carry__2_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hF0F02ED10F0FD12E)) 
    next_addr__61_carry__2_i_6
       (.I0(\ogfx_gpu_inst/cfg_src_y_swp ),
        .I1(next_addr__61_carry__1_i_12_n_0),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__1_n_4 ),
        .I3(next_addr__61_carry__2_i_8_n_0),
        .I4(next_addr__61_carry_i_11__1_n_0),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__2_n_7 ),
        .O(next_addr__61_carry__2_i_6_n_0));
  LUT6 #(
    .INIT(64'hA9AA5655A6AA5955)) 
    next_addr__61_carry__2_i_6__0
       (.I0(next_addr__61_carry__2_i_2__0_n_0),
        .I1(next_addr__61_carry_i_8__1_n_0),
        .I2(next_addr__61_carry__2_i_7_n_0),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__2_n_7 ),
        .I5(next_addr__61_carry_i_9__1_n_0),
        .O(next_addr__61_carry__2_i_6__0_n_0));
  LUT5 #(
    .INIT(32'h0004FFF7)) 
    next_addr__61_carry__2_i_7
       (.I0(\ogfx_gpu_inst/cfg_rec_width [8]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(display_width[8]),
        .O(next_addr__61_carry__2_i_7_n_0));
  LUT6 #(
    .INIT(64'h888A888888808888)) 
    next_addr__61_carry__2_i_8
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I1(display_width[8]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I5(\ogfx_gpu_inst/cfg_rec_width [8]),
        .O(next_addr__61_carry__2_i_8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__3_i_1
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_5 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_4 ),
        .O(next_addr__61_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__3_i_1__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_5 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_4 ),
        .O(next_addr__61_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__3_i_1__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__3_n_5 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__3_n_4 ),
        .O(next_addr__61_carry__3_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__3_i_1__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__3_n_5 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__3_n_4 ),
        .O(next_addr__61_carry__3_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__3_i_2
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_6 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_5 ),
        .O(next_addr__61_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__3_i_2__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_6 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_5 ),
        .O(next_addr__61_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__3_i_2__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__3_n_6 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__3_n_5 ),
        .O(next_addr__61_carry__3_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__3_i_2__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__3_n_6 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__3_n_5 ),
        .O(next_addr__61_carry__3_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__3_i_3
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_7 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_6 ),
        .O(next_addr__61_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__3_i_3__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_7 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_6 ),
        .O(next_addr__61_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__3_i_3__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__3_n_7 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__3_n_6 ),
        .O(next_addr__61_carry__3_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__3_i_3__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__3_n_7 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__3_n_6 ),
        .O(next_addr__61_carry__3_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__3_i_4
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_4 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_7 ),
        .O(next_addr__61_carry__3_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__3_i_4__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_4 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_7 ),
        .O(next_addr__61_carry__3_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__3_i_4__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__2_n_4 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__3_n_7 ),
        .O(next_addr__61_carry__3_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__3_i_4__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__2_n_4 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__3_n_7 ),
        .O(next_addr__61_carry__3_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__4_i_1
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_4 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__4_n_7 ),
        .O(next_addr__61_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__4_i_1__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_4 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__4_n_7 ),
        .O(next_addr__61_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__4_i_1__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__3_n_4 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__4_n_7 ),
        .O(next_addr__61_carry__4_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    next_addr__61_carry__4_i_1__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__3_n_4 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__4_n_7 ),
        .O(next_addr__61_carry__4_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h8A8A88AAEAEAEEAA)) 
    next_addr__61_carry_i_1
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_5 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/vid_ram0_width [2]),
        .I3(display_width[2]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__61_carry_i_10
       (.I0(\ogfx_reg_inst/vid_ram0_width [3]),
        .I1(display_width[3]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/p_1_in [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__61_carry_i_10__0
       (.I0(\ogfx_reg_inst/vid_ram1_width [3]),
        .I1(display_width[3]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/p_1_in [3]));
  LUT5 #(
    .INIT(32'h0004FFF7)) 
    next_addr__61_carry_i_10__1
       (.I0(\ogfx_gpu_inst/cfg_rec_width [0]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(display_width[0]),
        .O(next_addr__61_carry_i_10__1_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__61_carry_i_11
       (.I0(\ogfx_reg_inst/vid_ram0_width [2]),
        .I1(display_width[2]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/p_1_in [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__61_carry_i_11__0
       (.I0(\ogfx_reg_inst/vid_ram1_width [2]),
        .I1(display_width[2]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/p_1_in [2]));
  LUT5 #(
    .INIT(32'hAAEAFFBF)) 
    next_addr__61_carry_i_11__1
       (.I0(\vid_ram_column_count[8]_i_5_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_done0 ),
        .I2(next_addr__0_carry__0_i_9__2_n_0),
        .I3(\vram_src_mask[15]_i_4_n_0 ),
        .I4(\ogfx_gpu_inst/cfg_src_cl_swp ),
        .O(next_addr__61_carry_i_11__1_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__61_carry_i_12
       (.I0(\ogfx_reg_inst/vid_ram0_width [1]),
        .I1(display_width[1]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/p_1_in [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr__61_carry_i_12__0
       (.I0(\ogfx_reg_inst/vid_ram1_width [1]),
        .I1(display_width[1]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/p_1_in [1]));
  LUT6 #(
    .INIT(64'hAAAAAAA2AAA8AAA0)) 
    next_addr__61_carry_i_12__1
       (.I0(next_addr__61_carry_i_16_n_0),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(next_addr__61_carry_i_14_n_0),
        .I5(next_addr__61_carry_i_17_n_0),
        .O(next_addr__61_carry_i_12__1_n_0));
  LUT6 #(
    .INIT(64'h54555755FFFFFFFF)) 
    next_addr__61_carry_i_13
       (.I0(display_width[0]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I4(\ogfx_gpu_inst/cfg_rec_width [0]),
        .I5(\vram_src_mask[1]_i_3_n_0 ),
        .O(next_addr__61_carry_i_13_n_0));
  LUT5 #(
    .INIT(32'h0004FFF7)) 
    next_addr__61_carry_i_14
       (.I0(\ogfx_gpu_inst/cfg_rec_width [2]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(display_width[2]),
        .O(next_addr__61_carry_i_14_n_0));
  LUT5 #(
    .INIT(32'h0004FFF7)) 
    next_addr__61_carry_i_15
       (.I0(\ogfx_gpu_inst/cfg_rec_width [1]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(display_width[1]),
        .O(next_addr__61_carry_i_15_n_0));
  LUT6 #(
    .INIT(64'h47FF000047FF47FF)) 
    next_addr__61_carry_i_16
       (.I0(\ogfx_gpu_inst/cfg_rec_width [1]),
        .I1(\vid_ram_column_count[8]_i_5_n_0 ),
        .I2(display_width[1]),
        .I3(\vram_src_mask[15]_i_6_n_0 ),
        .I4(next_addr__61_carry_i_10__1_n_0),
        .I5(next_addr__0_carry_i_12__2_n_0),
        .O(next_addr__61_carry_i_16_n_0));
  LUT5 #(
    .INIT(32'h0004FFF7)) 
    next_addr__61_carry_i_17
       (.I0(\ogfx_gpu_inst/cfg_rec_width [3]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(display_width[3]),
        .O(next_addr__61_carry_i_17_n_0));
  LUT6 #(
    .INIT(64'h8A8A88AAEAEAEEAA)) 
    next_addr__61_carry_i_1__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_5 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/vid_ram1_width [2]),
        .I3(display_width[2]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hAA82AABEAAAAAAAA)) 
    next_addr__61_carry_i_1__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry_n_5 ),
        .I1(\ogfx_gpu_inst/cfg_src_cl_swp ),
        .I2(\vid_ram_column_count[8]_i_4_n_0 ),
        .I3(\vid_ram_column_count[8]_i_5_n_0 ),
        .I4(\ogfx_gpu_inst/cfg_src_y_swp ),
        .I5(next_addr__61_carry_i_8__2_n_0),
        .O(next_addr__61_carry_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA2E2EAA)) 
    next_addr__61_carry_i_1__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry_n_5 ),
        .I1(next_addr__61_carry_i_8__2_n_0),
        .I2(\ogfx_gpu_inst/cfg_dst_y_swp ),
        .I3(\ogfx_gpu_inst/cfg_dst_cl_swp ),
        .I4(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I5(\vid_ram_column_count[8]_i_5_n_0 ),
        .O(next_addr__61_carry_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h8A8A88AAEAEAEEAA)) 
    next_addr__61_carry_i_2
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_6 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/vid_ram0_width [1]),
        .I3(display_width[1]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h8A8A88AAEAEAEEAA)) 
    next_addr__61_carry_i_2__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_6 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/vid_ram1_width [1]),
        .I3(display_width[1]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hAAAAA33AAAAAAAAA)) 
    next_addr__61_carry_i_2__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry_n_6 ),
        .I1(\ogfx_gpu_inst/cfg_src_y_swp ),
        .I2(\ogfx_gpu_inst/cfg_src_cl_swp ),
        .I3(\vid_ram_column_count[8]_i_4_n_0 ),
        .I4(\vid_ram_column_count[8]_i_5_n_0 ),
        .I5(next_addr__61_carry_i_9__2_n_0),
        .O(next_addr__61_carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA2E2EAA)) 
    next_addr__61_carry_i_2__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry_n_6 ),
        .I1(next_addr__61_carry_i_9__2_n_0),
        .I2(\ogfx_gpu_inst/cfg_dst_y_swp ),
        .I3(\ogfx_gpu_inst/cfg_dst_cl_swp ),
        .I4(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I5(\vid_ram_column_count[8]_i_5_n_0 ),
        .O(next_addr__61_carry_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h8A8A88AAEAEAEEAA)) 
    next_addr__61_carry_i_3
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_7 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/vid_ram0_width [0]),
        .I3(display_width[0]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h8A8A88AAEAEAEEAA)) 
    next_addr__61_carry_i_3__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_7 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/vid_ram1_width [0]),
        .I3(display_width[0]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry_i_3__0_n_0));
  LUT5 #(
    .INIT(32'hAA8AAABA)) 
    next_addr__61_carry_i_3__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry_n_7 ),
        .I1(next_addr__61_carry_i_10__1_n_0),
        .I2(\vram_src_mask[1]_i_3_n_0 ),
        .I3(next_addr__61_carry_i_11__1_n_0),
        .I4(\ogfx_gpu_inst/cfg_src_y_swp ),
        .O(next_addr__61_carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA82AABE)) 
    next_addr__61_carry_i_3__2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry_n_7 ),
        .I1(\ogfx_gpu_inst/cfg_dst_cl_swp ),
        .I2(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I3(\vid_ram_column_count[8]_i_5_n_0 ),
        .I4(\ogfx_gpu_inst/cfg_dst_y_swp ),
        .I5(next_addr__61_carry_i_13_n_0),
        .O(next_addr__61_carry_i_3__2_n_0));
  LUT5 #(
    .INIT(32'h9A656A95)) 
    next_addr__61_carry_i_4
       (.I0(next_addr__61_carry_i_1_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/p_1_in [3]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_4 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h9A656A95)) 
    next_addr__61_carry_i_4__0
       (.I0(next_addr__61_carry_i_1__0_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/p_1_in [3]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_4 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hF072F08D0F8D0F72)) 
    next_addr__61_carry_i_4__1
       (.I0(next_addr__61_carry_i_8__2_n_0),
        .I1(\ogfx_gpu_inst/cfg_src_y_swp ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry_n_5 ),
        .I3(next_addr__61_carry_i_11__1_n_0),
        .I4(next_addr__61_carry_i_12__1_n_0),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry_n_4 ),
        .O(next_addr__61_carry_i_4__1_n_0));
  LUT5 #(
    .INIT(32'hA9569A65)) 
    next_addr__61_carry_i_4__2
       (.I0(next_addr__61_carry_i_1__2_n_0),
        .I1(next_addr__61_carry_i_12__1_n_0),
        .I2(next_addr__61_carry_i_8__1_n_0),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry_n_4 ),
        .I4(next_addr__61_carry_i_9__1_n_0),
        .O(next_addr__61_carry_i_4__2_n_0));
  LUT5 #(
    .INIT(32'h9A656A95)) 
    next_addr__61_carry_i_5
       (.I0(next_addr__61_carry_i_2_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/p_1_in [2]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_5 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h9A656A95)) 
    next_addr__61_carry_i_5__0
       (.I0(next_addr__61_carry_i_2__0_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/p_1_in [2]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_5 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hF00F8D72F00F728D)) 
    next_addr__61_carry_i_5__1
       (.I0(next_addr__61_carry_i_9__2_n_0),
        .I1(\ogfx_gpu_inst/cfg_src_y_swp ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry_n_6 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry_n_5 ),
        .I4(next_addr__61_carry_i_11__1_n_0),
        .I5(next_addr__61_carry_i_8__2_n_0),
        .O(next_addr__61_carry_i_5__1_n_0));
  LUT5 #(
    .INIT(32'h9A656A95)) 
    next_addr__61_carry_i_5__2
       (.I0(next_addr__61_carry_i_2__2_n_0),
        .I1(next_addr__61_carry_i_8__1_n_0),
        .I2(next_addr__61_carry_i_8__2_n_0),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry_n_5 ),
        .I4(next_addr__61_carry_i_9__1_n_0),
        .O(next_addr__61_carry_i_5__2_n_0));
  LUT5 #(
    .INIT(32'h9A656A95)) 
    next_addr__61_carry_i_6
       (.I0(next_addr__61_carry_i_3_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/p_1_in [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_6 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h9A656A95)) 
    next_addr__61_carry_i_6__0
       (.I0(next_addr__61_carry_i_3__0_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/p_1_in [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_6 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .O(next_addr__61_carry_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hF00F2ED1F00FD12E)) 
    next_addr__61_carry_i_6__1
       (.I0(\ogfx_gpu_inst/cfg_src_y_swp ),
        .I1(next_addr__61_carry_i_13_n_0),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry_n_7 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry_n_6 ),
        .I4(next_addr__61_carry_i_11__1_n_0),
        .I5(next_addr__61_carry_i_9__2_n_0),
        .O(next_addr__61_carry_i_6__1_n_0));
  LUT5 #(
    .INIT(32'h9A656A95)) 
    next_addr__61_carry_i_6__2
       (.I0(next_addr__61_carry_i_3__2_n_0),
        .I1(next_addr__61_carry_i_8__1_n_0),
        .I2(next_addr__61_carry_i_9__2_n_0),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry_n_6 ),
        .I4(next_addr__61_carry_i_9__1_n_0),
        .O(next_addr__61_carry_i_6__2_n_0));
  LUT4 #(
    .INIT(16'hFB04)) 
    next_addr__61_carry_i_7
       (.I0(next_addr__61_carry_i_11__1_n_0),
        .I1(\vram_src_mask[1]_i_3_n_0 ),
        .I2(next_addr__61_carry_i_10__1_n_0),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry_n_7 ),
        .O(next_addr__61_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'hFEEF0110)) 
    next_addr__61_carry_i_7__0
       (.I0(next_addr__61_carry_i_13_n_0),
        .I1(\vid_ram_column_count[8]_i_5_n_0 ),
        .I2(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I3(\ogfx_gpu_inst/cfg_dst_cl_swp ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry_n_7 ),
        .O(next_addr__61_carry_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h999CC9CC666CC6CC)) 
    next_addr__61_carry_i_7__1
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_7 ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .I3(display_width[0]),
        .I4(\ogfx_reg_inst/vid_ram0_width [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .O(next_addr__61_carry_i_7__1_n_0));
  LUT6 #(
    .INIT(64'h999CC9CC666CC6CC)) 
    next_addr__61_carry_i_7__2
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_7 ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .I3(display_width[0]),
        .I4(\ogfx_reg_inst/vid_ram1_width [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ),
        .O(next_addr__61_carry_i_7__2_n_0));
  LUT5 #(
    .INIT(32'h00040400)) 
    next_addr__61_carry_i_8
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .I1(\ogfx_reg_inst/vid_ram0_cfg [6]),
        .I2(\ogfx_reg_inst/vid_ram0_cfg [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done__0 ),
        .I4(\ogfx_reg_inst/vid_ram0_cfg [0]),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ));
  LUT5 #(
    .INIT(32'h00040400)) 
    next_addr__61_carry_i_8__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .I1(\ogfx_reg_inst/vid_ram1_cfg [6]),
        .I2(\ogfx_reg_inst/vid_ram1_cfg [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done__0 ),
        .I4(\ogfx_reg_inst/vid_ram1_cfg [0]),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr44_out ));
  LUT5 #(
    .INIT(32'hFFFFBEBB)) 
    next_addr__61_carry_i_8__1
       (.I0(\ogfx_gpu_inst/cfg_dst_y_swp ),
        .I1(\ogfx_gpu_inst/cfg_dst_cl_swp ),
        .I2(\vram_src_mask[15]_i_4_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_done0 ),
        .I4(\vid_ram_column_count[8]_i_5_n_0 ),
        .O(next_addr__61_carry_i_8__1_n_0));
  LUT6 #(
    .INIT(64'h0001000D0301030D)) 
    next_addr__61_carry_i_8__2
       (.I0(next_addr__61_carry_i_14_n_0),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(next_addr__61_carry_i_15_n_0),
        .I5(next_addr__61_carry_i_10__1_n_0),
        .O(next_addr__61_carry_i_8__2_n_0));
  LUT5 #(
    .INIT(32'h04400000)) 
    next_addr__61_carry_i_9
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .I1(\ogfx_reg_inst/vid_ram0_cfg [6]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done__0 ),
        .I3(\ogfx_reg_inst/vid_ram0_cfg [0]),
        .I4(\ogfx_reg_inst/vid_ram0_cfg [1]),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ));
  LUT5 #(
    .INIT(32'h04400000)) 
    next_addr__61_carry_i_9__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .I1(\ogfx_reg_inst/vid_ram1_cfg [6]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done__0 ),
        .I3(\ogfx_reg_inst/vid_ram1_cfg [0]),
        .I4(\ogfx_reg_inst/vid_ram1_cfg [1]),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr3__8 ));
  LUT5 #(
    .INIT(32'hFF65FFFF)) 
    next_addr__61_carry_i_9__1
       (.I0(\ogfx_gpu_inst/cfg_dst_cl_swp ),
        .I1(\vram_src_mask[15]_i_4_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_done0 ),
        .I3(\vid_ram_column_count[8]_i_5_n_0 ),
        .I4(\ogfx_gpu_inst/cfg_dst_y_swp ),
        .O(next_addr__61_carry_i_9__1_n_0));
  LUT6 #(
    .INIT(64'hB800FFFFB800B800)) 
    next_addr__61_carry_i_9__2
       (.I0(\ogfx_gpu_inst/cfg_rec_width [1]),
        .I1(\vid_ram_column_count[8]_i_5_n_0 ),
        .I2(display_width[1]),
        .I3(\vram_src_mask[1]_i_3_n_0 ),
        .I4(next_addr__61_carry_i_10__1_n_0),
        .I5(next_addr__0_carry_i_9__2_n_0),
        .O(next_addr__61_carry_i_9__2_n_0));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    next_addr_carry__0_i_1
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [7]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[7] ),
        .I3(refresh_frame_addr[7]),
        .I4(lt24_status[2]),
        .O(\ogfx_backend_inst/next_base_addr [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr_carry__0_i_10
       (.I0(\ogfx_reg_inst/frame1_ptr [6]),
        .I1(\ogfx_reg_inst/frame0_ptr [6]),
        .I2(\ogfx_reg_inst/frame_select [0]),
        .O(refresh_frame_addr[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr_carry__0_i_11
       (.I0(\ogfx_reg_inst/frame1_ptr [5]),
        .I1(\ogfx_reg_inst/frame0_ptr [5]),
        .I2(\ogfx_reg_inst/frame_select [0]),
        .O(refresh_frame_addr[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr_carry__0_i_12
       (.I0(\ogfx_reg_inst/frame1_ptr [4]),
        .I1(\ogfx_reg_inst/frame0_ptr [4]),
        .I2(\ogfx_reg_inst/frame_select [0]),
        .O(refresh_frame_addr[4]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    next_addr_carry__0_i_2
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [6]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[6] ),
        .I3(refresh_frame_addr[6]),
        .I4(lt24_status[2]),
        .O(\ogfx_backend_inst/next_base_addr [6]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    next_addr_carry__0_i_3
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [5]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[5] ),
        .I3(refresh_frame_addr[5]),
        .I4(lt24_status[2]),
        .O(\ogfx_backend_inst/next_base_addr [5]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    next_addr_carry__0_i_4
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [4]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[4] ),
        .I3(refresh_frame_addr[4]),
        .I4(lt24_status[2]),
        .O(\ogfx_backend_inst/next_base_addr [4]));
  LUT5 #(
    .INIT(32'h474700FF)) 
    next_addr_carry__0_i_5
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [7]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[7] ),
        .I3(refresh_frame_addr[7]),
        .I4(lt24_status[2]),
        .O(next_addr_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h474700FF)) 
    next_addr_carry__0_i_6
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [6]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[6] ),
        .I3(refresh_frame_addr[6]),
        .I4(lt24_status[2]),
        .O(next_addr_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h474700FF)) 
    next_addr_carry__0_i_7
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [5]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[5] ),
        .I3(refresh_frame_addr[5]),
        .I4(lt24_status[2]),
        .O(next_addr_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h474700FF)) 
    next_addr_carry__0_i_8
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [4]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[4] ),
        .I3(refresh_frame_addr[4]),
        .I4(lt24_status[2]),
        .O(next_addr_carry__0_i_8_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr_carry__0_i_9
       (.I0(\ogfx_reg_inst/frame1_ptr [7]),
        .I1(\ogfx_reg_inst/frame0_ptr [7]),
        .I2(\ogfx_reg_inst/frame_select [0]),
        .O(refresh_frame_addr[7]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    next_addr_carry__1_i_1
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [11]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[11] ),
        .I3(refresh_frame_addr[11]),
        .I4(lt24_status[2]),
        .O(\ogfx_backend_inst/next_base_addr [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr_carry__1_i_10
       (.I0(\ogfx_reg_inst/frame1_ptr [10]),
        .I1(\ogfx_reg_inst/frame0_ptr [10]),
        .I2(\ogfx_reg_inst/frame_select [0]),
        .O(refresh_frame_addr[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr_carry__1_i_11
       (.I0(\ogfx_reg_inst/frame1_ptr [9]),
        .I1(\ogfx_reg_inst/frame0_ptr [9]),
        .I2(\ogfx_reg_inst/frame_select [0]),
        .O(refresh_frame_addr[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr_carry__1_i_12
       (.I0(\ogfx_reg_inst/frame1_ptr [8]),
        .I1(\ogfx_reg_inst/frame0_ptr [8]),
        .I2(\ogfx_reg_inst/frame_select [0]),
        .O(refresh_frame_addr[8]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    next_addr_carry__1_i_2
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [10]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[10] ),
        .I3(refresh_frame_addr[10]),
        .I4(lt24_status[2]),
        .O(\ogfx_backend_inst/next_base_addr [10]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    next_addr_carry__1_i_3
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [9]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[9] ),
        .I3(refresh_frame_addr[9]),
        .I4(lt24_status[2]),
        .O(\ogfx_backend_inst/next_base_addr [9]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    next_addr_carry__1_i_4
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [8]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[8] ),
        .I3(refresh_frame_addr[8]),
        .I4(lt24_status[2]),
        .O(\ogfx_backend_inst/next_base_addr [8]));
  LUT5 #(
    .INIT(32'h474700FF)) 
    next_addr_carry__1_i_5
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [11]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[11] ),
        .I3(refresh_frame_addr[11]),
        .I4(lt24_status[2]),
        .O(next_addr_carry__1_i_5_n_0));
  LUT5 #(
    .INIT(32'h474700FF)) 
    next_addr_carry__1_i_6
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [10]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[10] ),
        .I3(refresh_frame_addr[10]),
        .I4(lt24_status[2]),
        .O(next_addr_carry__1_i_6_n_0));
  LUT5 #(
    .INIT(32'h474700FF)) 
    next_addr_carry__1_i_7
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [9]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[9] ),
        .I3(refresh_frame_addr[9]),
        .I4(lt24_status[2]),
        .O(next_addr_carry__1_i_7_n_0));
  LUT5 #(
    .INIT(32'h474700FF)) 
    next_addr_carry__1_i_8
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [8]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[8] ),
        .I3(refresh_frame_addr[8]),
        .I4(lt24_status[2]),
        .O(next_addr_carry__1_i_8_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr_carry__1_i_9
       (.I0(\ogfx_reg_inst/frame1_ptr [11]),
        .I1(\ogfx_reg_inst/frame0_ptr [11]),
        .I2(\ogfx_reg_inst/frame_select [0]),
        .O(refresh_frame_addr[11]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    next_addr_carry__2_i_1
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [15]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[15] ),
        .I3(refresh_frame_addr[15]),
        .I4(lt24_status[2]),
        .O(\ogfx_backend_inst/next_base_addr [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr_carry__2_i_10
       (.I0(\ogfx_reg_inst/frame1_ptr [14]),
        .I1(\ogfx_reg_inst/frame0_ptr [14]),
        .I2(\ogfx_reg_inst/frame_select [0]),
        .O(refresh_frame_addr[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr_carry__2_i_11
       (.I0(\ogfx_reg_inst/frame1_ptr [13]),
        .I1(\ogfx_reg_inst/frame0_ptr [13]),
        .I2(\ogfx_reg_inst/frame_select [0]),
        .O(refresh_frame_addr[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr_carry__2_i_12
       (.I0(\ogfx_reg_inst/frame1_ptr [12]),
        .I1(\ogfx_reg_inst/frame0_ptr [12]),
        .I2(\ogfx_reg_inst/frame_select [0]),
        .O(refresh_frame_addr[12]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    next_addr_carry__2_i_2
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [14]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[14] ),
        .I3(refresh_frame_addr[14]),
        .I4(lt24_status[2]),
        .O(\ogfx_backend_inst/next_base_addr [14]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    next_addr_carry__2_i_3
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [13]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[13] ),
        .I3(refresh_frame_addr[13]),
        .I4(lt24_status[2]),
        .O(\ogfx_backend_inst/next_base_addr [13]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    next_addr_carry__2_i_4
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [12]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[12] ),
        .I3(refresh_frame_addr[12]),
        .I4(lt24_status[2]),
        .O(\ogfx_backend_inst/next_base_addr [12]));
  LUT5 #(
    .INIT(32'h474700FF)) 
    next_addr_carry__2_i_5
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [15]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[15] ),
        .I3(refresh_frame_addr[15]),
        .I4(lt24_status[2]),
        .O(next_addr_carry__2_i_5_n_0));
  LUT5 #(
    .INIT(32'h474700FF)) 
    next_addr_carry__2_i_6
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [14]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[14] ),
        .I3(refresh_frame_addr[14]),
        .I4(lt24_status[2]),
        .O(next_addr_carry__2_i_6_n_0));
  LUT5 #(
    .INIT(32'h474700FF)) 
    next_addr_carry__2_i_7
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [13]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[13] ),
        .I3(refresh_frame_addr[13]),
        .I4(lt24_status[2]),
        .O(next_addr_carry__2_i_7_n_0));
  LUT5 #(
    .INIT(32'h474700FF)) 
    next_addr_carry__2_i_8
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [12]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[12] ),
        .I3(refresh_frame_addr[12]),
        .I4(lt24_status[2]),
        .O(next_addr_carry__2_i_8_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr_carry__2_i_9
       (.I0(\ogfx_reg_inst/frame1_ptr [15]),
        .I1(\ogfx_reg_inst/frame0_ptr [15]),
        .I2(\ogfx_reg_inst/frame_select [0]),
        .O(refresh_frame_addr[15]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    next_addr_carry__3_i_1
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [19]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[19] ),
        .I3(refresh_frame_addr[19]),
        .I4(lt24_status[2]),
        .O(\ogfx_backend_inst/next_base_addr [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr_carry__3_i_10
       (.I0(\ogfx_reg_inst/frame1_ptr [18]),
        .I1(\ogfx_reg_inst/frame0_ptr [18]),
        .I2(\ogfx_reg_inst/frame_select [0]),
        .O(refresh_frame_addr[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr_carry__3_i_11
       (.I0(\ogfx_reg_inst/frame1_ptr [17]),
        .I1(\ogfx_reg_inst/frame0_ptr [17]),
        .I2(\ogfx_reg_inst/frame_select [0]),
        .O(refresh_frame_addr[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr_carry__3_i_12
       (.I0(\ogfx_reg_inst/frame1_ptr [16]),
        .I1(\ogfx_reg_inst/frame0_ptr [16]),
        .I2(\ogfx_reg_inst/frame_select [0]),
        .O(refresh_frame_addr[16]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    next_addr_carry__3_i_2
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [18]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[18] ),
        .I3(refresh_frame_addr[18]),
        .I4(lt24_status[2]),
        .O(\ogfx_backend_inst/next_base_addr [18]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    next_addr_carry__3_i_3
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [17]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[17] ),
        .I3(refresh_frame_addr[17]),
        .I4(lt24_status[2]),
        .O(\ogfx_backend_inst/next_base_addr [17]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    next_addr_carry__3_i_4
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [16]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[16] ),
        .I3(refresh_frame_addr[16]),
        .I4(lt24_status[2]),
        .O(\ogfx_backend_inst/next_base_addr [16]));
  LUT5 #(
    .INIT(32'h474700FF)) 
    next_addr_carry__3_i_5
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [19]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[19] ),
        .I3(refresh_frame_addr[19]),
        .I4(lt24_status[2]),
        .O(next_addr_carry__3_i_5_n_0));
  LUT5 #(
    .INIT(32'h474700FF)) 
    next_addr_carry__3_i_6
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [18]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[18] ),
        .I3(refresh_frame_addr[18]),
        .I4(lt24_status[2]),
        .O(next_addr_carry__3_i_6_n_0));
  LUT5 #(
    .INIT(32'h474700FF)) 
    next_addr_carry__3_i_7
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [17]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[17] ),
        .I3(refresh_frame_addr[17]),
        .I4(lt24_status[2]),
        .O(next_addr_carry__3_i_7_n_0));
  LUT5 #(
    .INIT(32'h474700FF)) 
    next_addr_carry__3_i_8
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [16]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[16] ),
        .I3(refresh_frame_addr[16]),
        .I4(lt24_status[2]),
        .O(next_addr_carry__3_i_8_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr_carry__3_i_9
       (.I0(\ogfx_reg_inst/frame1_ptr [19]),
        .I1(\ogfx_reg_inst/frame0_ptr [19]),
        .I2(\ogfx_reg_inst/frame_select [0]),
        .O(refresh_frame_addr[19]));
  LUT5 #(
    .INIT(32'h1D111DDD)) 
    next_addr_carry__4_i_1
       (.I0(refresh_frame_addr[20]),
        .I1(lt24_status[2]),
        .I2(\ogfx_backend_inst/vid_ram_line_addr [20]),
        .I3(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[20] ),
        .O(next_addr_carry__4_i_1_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr_carry__4_i_2
       (.I0(\ogfx_reg_inst/frame1_ptr [20]),
        .I1(\ogfx_reg_inst/frame0_ptr [20]),
        .I2(\ogfx_reg_inst/frame_select [0]),
        .O(refresh_frame_addr[20]));
  LUT4 #(
    .INIT(16'h0082)) 
    next_addr_carry_i_1
       (.I0(lt24_status[2]),
        .I1(display_cl_swap),
        .I2(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I3(display_x_swap),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr_carry_i_10
       (.I0(\ogfx_reg_inst/frame1_ptr [3]),
        .I1(\ogfx_reg_inst/frame0_ptr [3]),
        .I2(\ogfx_reg_inst/frame_select [0]),
        .O(refresh_frame_addr[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr_carry_i_11
       (.I0(\ogfx_reg_inst/frame1_ptr [2]),
        .I1(\ogfx_reg_inst/frame0_ptr [2]),
        .I2(\ogfx_reg_inst/frame_select [0]),
        .O(refresh_frame_addr[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr_carry_i_12
       (.I0(\ogfx_reg_inst/frame1_ptr [1]),
        .I1(\ogfx_reg_inst/frame0_ptr [1]),
        .I2(\ogfx_reg_inst/frame_select [0]),
        .O(refresh_frame_addr[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    next_addr_carry_i_13
       (.I0(\ogfx_reg_inst/frame1_ptr [0]),
        .I1(\ogfx_reg_inst/frame0_ptr [0]),
        .I2(\ogfx_reg_inst/frame_select [0]),
        .O(refresh_frame_addr[0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    next_addr_carry_i_2
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [3]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[3] ),
        .I3(refresh_frame_addr[3]),
        .I4(lt24_status[2]),
        .O(\ogfx_backend_inst/next_base_addr [3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    next_addr_carry_i_3
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [2]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[2] ),
        .I3(refresh_frame_addr[2]),
        .I4(lt24_status[2]),
        .O(\ogfx_backend_inst/next_base_addr [2]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    next_addr_carry_i_4
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [1]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[1] ),
        .I3(refresh_frame_addr[1]),
        .I4(lt24_status[2]),
        .O(\ogfx_backend_inst/next_base_addr [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    next_addr_carry_i_5
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [0]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[0] ),
        .I3(lt24_status[2]),
        .I4(refresh_frame_addr[0]),
        .O(\ogfx_backend_inst/next_base_addr [0]));
  LUT5 #(
    .INIT(32'h474700FF)) 
    next_addr_carry_i_6
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [3]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[3] ),
        .I3(refresh_frame_addr[3]),
        .I4(lt24_status[2]),
        .O(next_addr_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h474700FF)) 
    next_addr_carry_i_7
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [2]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[2] ),
        .I3(refresh_frame_addr[2]),
        .I4(lt24_status[2]),
        .O(next_addr_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'h474700FF)) 
    next_addr_carry_i_8
       (.I0(\ogfx_backend_inst/vid_ram_line_addr [1]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[1] ),
        .I3(refresh_frame_addr[1]),
        .I4(lt24_status[2]),
        .O(next_addr_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'h96AA5555)) 
    next_addr_carry_i_9
       (.I0(\ogfx_backend_inst/next_base_addr [0]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(display_cl_swap),
        .I3(lt24_status[2]),
        .I4(display_x_swap),
        .O(next_addr_carry_i_9_n_0));
  LUT5 #(
    .INIT(32'h00000800)) 
    \of0_addr_hi[4]_i_1 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in7_in ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[1] ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[0] ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[2] ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[3] ),
        .O(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_hi_wr ));
  LUT5 #(
    .INIT(32'h00000800)) 
    \of0_addr_lo[15]_i_1 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in5_in ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[1] ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[0] ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[2] ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[3] ),
        .O(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_wr ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \of1_addr_hi[4]_i_1 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in7_in ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[0] ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[1] ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[3] ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[2] ),
        .O(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_hi_wr ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \of1_addr_lo[15]_i_1 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in5_in ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[0] ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[1] ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[3] ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[2] ),
        .O(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_wr ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \of2_addr_hi[4]_i_1 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in7_in ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[0] ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[3] ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[2] ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[1] ),
        .O(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_hi_wr ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \of2_addr_lo[15]_i_1 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in5_in ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[0] ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[3] ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[2] ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[1] ),
        .O(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_wr ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \of3_addr_hi[4]_i_1 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in7_in ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[0] ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[1] ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[2] ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[3] ),
        .O(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_hi_wr ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[0]_i_4 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3] [0]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2] [0]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1] [0]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0] [0]),
        .O(\of3_addr_lo[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[0]_i_5 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7] [0]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6] [0]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5] [0]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4] [0]),
        .O(\of3_addr_lo[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[0]_i_6 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11] [0]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10] [0]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9] [0]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8] [0]),
        .O(\of3_addr_lo[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[0]_i_7 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15] [0]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14] [0]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13] [0]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12] [0]),
        .O(\of3_addr_lo[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[10]_i_4 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3] [10]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2] [10]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1] [10]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0] [10]),
        .O(\of3_addr_lo[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[10]_i_5 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7] [10]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6] [10]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5] [10]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4] [10]),
        .O(\of3_addr_lo[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[10]_i_6 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11] [10]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10] [10]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9] [10]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8] [10]),
        .O(\of3_addr_lo[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[10]_i_7 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15] [10]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14] [10]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13] [10]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12] [10]),
        .O(\of3_addr_lo[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[11]_i_4 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3] [11]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2] [11]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1] [11]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0] [11]),
        .O(\of3_addr_lo[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[11]_i_5 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7] [11]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6] [11]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5] [11]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4] [11]),
        .O(\of3_addr_lo[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[11]_i_6 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11] [11]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10] [11]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9] [11]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8] [11]),
        .O(\of3_addr_lo[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[11]_i_7 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15] [11]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14] [11]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13] [11]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12] [11]),
        .O(\of3_addr_lo[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[12]_i_4 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3] [12]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2] [12]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1] [12]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0] [12]),
        .O(\of3_addr_lo[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[12]_i_5 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7] [12]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6] [12]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5] [12]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4] [12]),
        .O(\of3_addr_lo[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[12]_i_6 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11] [12]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10] [12]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9] [12]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8] [12]),
        .O(\of3_addr_lo[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[12]_i_7 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15] [12]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14] [12]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13] [12]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12] [12]),
        .O(\of3_addr_lo[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[13]_i_4 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3] [13]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2] [13]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1] [13]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0] [13]),
        .O(\of3_addr_lo[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[13]_i_5 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7] [13]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6] [13]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5] [13]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4] [13]),
        .O(\of3_addr_lo[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[13]_i_6 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11] [13]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10] [13]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9] [13]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8] [13]),
        .O(\of3_addr_lo[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[13]_i_7 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15] [13]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14] [13]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13] [13]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12] [13]),
        .O(\of3_addr_lo[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[14]_i_4 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3] [14]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2] [14]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1] [14]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0] [14]),
        .O(\of3_addr_lo[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[14]_i_5 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7] [14]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6] [14]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5] [14]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4] [14]),
        .O(\of3_addr_lo[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[14]_i_6 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11] [14]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10] [14]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9] [14]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8] [14]),
        .O(\of3_addr_lo[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[14]_i_7 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15] [14]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14] [14]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13] [14]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12] [14]),
        .O(\of3_addr_lo[14]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \of3_addr_lo[15]_i_1 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in5_in ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[0] ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[1] ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[2] ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[3] ),
        .O(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_wr ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[15]_i_5 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3] [15]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2] [15]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1] [15]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0] [15]),
        .O(\of3_addr_lo[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[15]_i_6 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7] [15]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6] [15]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5] [15]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4] [15]),
        .O(\of3_addr_lo[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[15]_i_7 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11] [15]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10] [15]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9] [15]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8] [15]),
        .O(\of3_addr_lo[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[15]_i_8 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15] [15]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14] [15]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13] [15]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12] [15]),
        .O(\of3_addr_lo[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[1]_i_4 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3] [1]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2] [1]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1] [1]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0] [1]),
        .O(\of3_addr_lo[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[1]_i_5 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7] [1]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6] [1]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5] [1]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4] [1]),
        .O(\of3_addr_lo[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[1]_i_6 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11] [1]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10] [1]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9] [1]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8] [1]),
        .O(\of3_addr_lo[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[1]_i_7 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15] [1]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14] [1]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13] [1]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12] [1]),
        .O(\of3_addr_lo[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[2]_i_4 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3] [2]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2] [2]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1] [2]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0] [2]),
        .O(\of3_addr_lo[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[2]_i_5 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7] [2]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6] [2]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5] [2]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4] [2]),
        .O(\of3_addr_lo[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[2]_i_6 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11] [2]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10] [2]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9] [2]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8] [2]),
        .O(\of3_addr_lo[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[2]_i_7 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15] [2]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14] [2]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13] [2]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12] [2]),
        .O(\of3_addr_lo[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[5]_i_4 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3] [5]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2] [5]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1] [5]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0] [5]),
        .O(\of3_addr_lo[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[5]_i_5 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7] [5]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6] [5]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5] [5]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4] [5]),
        .O(\of3_addr_lo[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[5]_i_6 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11] [5]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10] [5]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9] [5]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8] [5]),
        .O(\of3_addr_lo[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[5]_i_7 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15] [5]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14] [5]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13] [5]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12] [5]),
        .O(\of3_addr_lo[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[6]_i_4 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3] [6]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2] [6]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1] [6]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0] [6]),
        .O(\of3_addr_lo[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[6]_i_5 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7] [6]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6] [6]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5] [6]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4] [6]),
        .O(\of3_addr_lo[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[6]_i_6 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11] [6]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10] [6]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9] [6]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8] [6]),
        .O(\of3_addr_lo[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[6]_i_7 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15] [6]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14] [6]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13] [6]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12] [6]),
        .O(\of3_addr_lo[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[7]_i_4 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3] [7]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2] [7]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1] [7]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0] [7]),
        .O(\of3_addr_lo[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[7]_i_5 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7] [7]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6] [7]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5] [7]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4] [7]),
        .O(\of3_addr_lo[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[7]_i_6 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11] [7]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10] [7]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9] [7]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8] [7]),
        .O(\of3_addr_lo[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[7]_i_7 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15] [7]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14] [7]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13] [7]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12] [7]),
        .O(\of3_addr_lo[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[8]_i_4 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3] [8]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2] [8]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1] [8]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0] [8]),
        .O(\of3_addr_lo[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[8]_i_5 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7] [8]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6] [8]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5] [8]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4] [8]),
        .O(\of3_addr_lo[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[8]_i_6 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11] [8]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10] [8]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9] [8]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8] [8]),
        .O(\of3_addr_lo[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[8]_i_7 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15] [8]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14] [8]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13] [8]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12] [8]),
        .O(\of3_addr_lo[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[9]_i_4 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3] [9]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2] [9]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1] [9]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0] [9]),
        .O(\of3_addr_lo[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[9]_i_5 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7] [9]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6] [9]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5] [9]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4] [9]),
        .O(\of3_addr_lo[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[9]_i_6 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11] [9]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10] [9]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9] [9]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8] [9]),
        .O(\of3_addr_lo[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \of3_addr_lo[9]_i_7 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15] [9]),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14] [9]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13] [9]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12] [9]),
        .O(\of3_addr_lo[9]_i_7_n_0 ));
  MUXF8 \of3_addr_lo_reg[0]_i_1 
       (.I0(\of3_addr_lo_reg[0]_i_2_n_0 ),
        .I1(\of3_addr_lo_reg[0]_i_3_n_0 ),
        .O(gpu_data[0]),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [3]));
  MUXF7 \of3_addr_lo_reg[0]_i_2 
       (.I0(\of3_addr_lo[0]_i_4_n_0 ),
        .I1(\of3_addr_lo[0]_i_5_n_0 ),
        .O(\of3_addr_lo_reg[0]_i_2_n_0 ),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]));
  MUXF7 \of3_addr_lo_reg[0]_i_3 
       (.I0(\of3_addr_lo[0]_i_6_n_0 ),
        .I1(\of3_addr_lo[0]_i_7_n_0 ),
        .O(\of3_addr_lo_reg[0]_i_3_n_0 ),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]));
  MUXF8 \of3_addr_lo_reg[10]_i_1 
       (.I0(\of3_addr_lo_reg[10]_i_2_n_0 ),
        .I1(\of3_addr_lo_reg[10]_i_3_n_0 ),
        .O(gpu_data[10]),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [3]));
  MUXF7 \of3_addr_lo_reg[10]_i_2 
       (.I0(\of3_addr_lo[10]_i_4_n_0 ),
        .I1(\of3_addr_lo[10]_i_5_n_0 ),
        .O(\of3_addr_lo_reg[10]_i_2_n_0 ),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]));
  MUXF7 \of3_addr_lo_reg[10]_i_3 
       (.I0(\of3_addr_lo[10]_i_6_n_0 ),
        .I1(\of3_addr_lo[10]_i_7_n_0 ),
        .O(\of3_addr_lo_reg[10]_i_3_n_0 ),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]));
  MUXF8 \of3_addr_lo_reg[11]_i_1 
       (.I0(\of3_addr_lo_reg[11]_i_2_n_0 ),
        .I1(\of3_addr_lo_reg[11]_i_3_n_0 ),
        .O(gpu_data[11]),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [3]));
  MUXF7 \of3_addr_lo_reg[11]_i_2 
       (.I0(\of3_addr_lo[11]_i_4_n_0 ),
        .I1(\of3_addr_lo[11]_i_5_n_0 ),
        .O(\of3_addr_lo_reg[11]_i_2_n_0 ),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]));
  MUXF7 \of3_addr_lo_reg[11]_i_3 
       (.I0(\of3_addr_lo[11]_i_6_n_0 ),
        .I1(\of3_addr_lo[11]_i_7_n_0 ),
        .O(\of3_addr_lo_reg[11]_i_3_n_0 ),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]));
  MUXF8 \of3_addr_lo_reg[12]_i_1 
       (.I0(\of3_addr_lo_reg[12]_i_2_n_0 ),
        .I1(\of3_addr_lo_reg[12]_i_3_n_0 ),
        .O(gpu_data[12]),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [3]));
  MUXF7 \of3_addr_lo_reg[12]_i_2 
       (.I0(\of3_addr_lo[12]_i_4_n_0 ),
        .I1(\of3_addr_lo[12]_i_5_n_0 ),
        .O(\of3_addr_lo_reg[12]_i_2_n_0 ),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]));
  MUXF7 \of3_addr_lo_reg[12]_i_3 
       (.I0(\of3_addr_lo[12]_i_6_n_0 ),
        .I1(\of3_addr_lo[12]_i_7_n_0 ),
        .O(\of3_addr_lo_reg[12]_i_3_n_0 ),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]));
  MUXF8 \of3_addr_lo_reg[13]_i_1 
       (.I0(\of3_addr_lo_reg[13]_i_2_n_0 ),
        .I1(\of3_addr_lo_reg[13]_i_3_n_0 ),
        .O(gpu_data[13]),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [3]));
  MUXF7 \of3_addr_lo_reg[13]_i_2 
       (.I0(\of3_addr_lo[13]_i_4_n_0 ),
        .I1(\of3_addr_lo[13]_i_5_n_0 ),
        .O(\of3_addr_lo_reg[13]_i_2_n_0 ),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]));
  MUXF7 \of3_addr_lo_reg[13]_i_3 
       (.I0(\of3_addr_lo[13]_i_6_n_0 ),
        .I1(\of3_addr_lo[13]_i_7_n_0 ),
        .O(\of3_addr_lo_reg[13]_i_3_n_0 ),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]));
  MUXF8 \of3_addr_lo_reg[14]_i_1 
       (.I0(\of3_addr_lo_reg[14]_i_2_n_0 ),
        .I1(\of3_addr_lo_reg[14]_i_3_n_0 ),
        .O(gpu_data[14]),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [3]));
  MUXF7 \of3_addr_lo_reg[14]_i_2 
       (.I0(\of3_addr_lo[14]_i_4_n_0 ),
        .I1(\of3_addr_lo[14]_i_5_n_0 ),
        .O(\of3_addr_lo_reg[14]_i_2_n_0 ),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]));
  MUXF7 \of3_addr_lo_reg[14]_i_3 
       (.I0(\of3_addr_lo[14]_i_6_n_0 ),
        .I1(\of3_addr_lo[14]_i_7_n_0 ),
        .O(\of3_addr_lo_reg[14]_i_3_n_0 ),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]));
  MUXF8 \of3_addr_lo_reg[15]_i_2 
       (.I0(\of3_addr_lo_reg[15]_i_3_n_0 ),
        .I1(\of3_addr_lo_reg[15]_i_4_n_0 ),
        .O(gpu_data[15]),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [3]));
  MUXF7 \of3_addr_lo_reg[15]_i_3 
       (.I0(\of3_addr_lo[15]_i_5_n_0 ),
        .I1(\of3_addr_lo[15]_i_6_n_0 ),
        .O(\of3_addr_lo_reg[15]_i_3_n_0 ),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]));
  MUXF7 \of3_addr_lo_reg[15]_i_4 
       (.I0(\of3_addr_lo[15]_i_7_n_0 ),
        .I1(\of3_addr_lo[15]_i_8_n_0 ),
        .O(\of3_addr_lo_reg[15]_i_4_n_0 ),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]));
  MUXF8 \of3_addr_lo_reg[1]_i_1 
       (.I0(\of3_addr_lo_reg[1]_i_2_n_0 ),
        .I1(\of3_addr_lo_reg[1]_i_3_n_0 ),
        .O(gpu_data[1]),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [3]));
  MUXF7 \of3_addr_lo_reg[1]_i_2 
       (.I0(\of3_addr_lo[1]_i_4_n_0 ),
        .I1(\of3_addr_lo[1]_i_5_n_0 ),
        .O(\of3_addr_lo_reg[1]_i_2_n_0 ),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]));
  MUXF7 \of3_addr_lo_reg[1]_i_3 
       (.I0(\of3_addr_lo[1]_i_6_n_0 ),
        .I1(\of3_addr_lo[1]_i_7_n_0 ),
        .O(\of3_addr_lo_reg[1]_i_3_n_0 ),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]));
  MUXF8 \of3_addr_lo_reg[2]_i_1 
       (.I0(\of3_addr_lo_reg[2]_i_2_n_0 ),
        .I1(\of3_addr_lo_reg[2]_i_3_n_0 ),
        .O(gpu_data[2]),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [3]));
  MUXF7 \of3_addr_lo_reg[2]_i_2 
       (.I0(\of3_addr_lo[2]_i_4_n_0 ),
        .I1(\of3_addr_lo[2]_i_5_n_0 ),
        .O(\of3_addr_lo_reg[2]_i_2_n_0 ),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]));
  MUXF7 \of3_addr_lo_reg[2]_i_3 
       (.I0(\of3_addr_lo[2]_i_6_n_0 ),
        .I1(\of3_addr_lo[2]_i_7_n_0 ),
        .O(\of3_addr_lo_reg[2]_i_3_n_0 ),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]));
  MUXF8 \of3_addr_lo_reg[5]_i_1 
       (.I0(\of3_addr_lo_reg[5]_i_2_n_0 ),
        .I1(\of3_addr_lo_reg[5]_i_3_n_0 ),
        .O(gpu_data[5]),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [3]));
  MUXF7 \of3_addr_lo_reg[5]_i_2 
       (.I0(\of3_addr_lo[5]_i_4_n_0 ),
        .I1(\of3_addr_lo[5]_i_5_n_0 ),
        .O(\of3_addr_lo_reg[5]_i_2_n_0 ),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]));
  MUXF7 \of3_addr_lo_reg[5]_i_3 
       (.I0(\of3_addr_lo[5]_i_6_n_0 ),
        .I1(\of3_addr_lo[5]_i_7_n_0 ),
        .O(\of3_addr_lo_reg[5]_i_3_n_0 ),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]));
  MUXF8 \of3_addr_lo_reg[6]_i_1 
       (.I0(\of3_addr_lo_reg[6]_i_2_n_0 ),
        .I1(\of3_addr_lo_reg[6]_i_3_n_0 ),
        .O(gpu_data[6]),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [3]));
  MUXF7 \of3_addr_lo_reg[6]_i_2 
       (.I0(\of3_addr_lo[6]_i_4_n_0 ),
        .I1(\of3_addr_lo[6]_i_5_n_0 ),
        .O(\of3_addr_lo_reg[6]_i_2_n_0 ),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]));
  MUXF7 \of3_addr_lo_reg[6]_i_3 
       (.I0(\of3_addr_lo[6]_i_6_n_0 ),
        .I1(\of3_addr_lo[6]_i_7_n_0 ),
        .O(\of3_addr_lo_reg[6]_i_3_n_0 ),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]));
  MUXF8 \of3_addr_lo_reg[7]_i_1 
       (.I0(\of3_addr_lo_reg[7]_i_2_n_0 ),
        .I1(\of3_addr_lo_reg[7]_i_3_n_0 ),
        .O(gpu_data[7]),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [3]));
  MUXF7 \of3_addr_lo_reg[7]_i_2 
       (.I0(\of3_addr_lo[7]_i_4_n_0 ),
        .I1(\of3_addr_lo[7]_i_5_n_0 ),
        .O(\of3_addr_lo_reg[7]_i_2_n_0 ),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]));
  MUXF7 \of3_addr_lo_reg[7]_i_3 
       (.I0(\of3_addr_lo[7]_i_6_n_0 ),
        .I1(\of3_addr_lo[7]_i_7_n_0 ),
        .O(\of3_addr_lo_reg[7]_i_3_n_0 ),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]));
  MUXF8 \of3_addr_lo_reg[8]_i_1 
       (.I0(\of3_addr_lo_reg[8]_i_2_n_0 ),
        .I1(\of3_addr_lo_reg[8]_i_3_n_0 ),
        .O(gpu_data[8]),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [3]));
  MUXF7 \of3_addr_lo_reg[8]_i_2 
       (.I0(\of3_addr_lo[8]_i_4_n_0 ),
        .I1(\of3_addr_lo[8]_i_5_n_0 ),
        .O(\of3_addr_lo_reg[8]_i_2_n_0 ),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]));
  MUXF7 \of3_addr_lo_reg[8]_i_3 
       (.I0(\of3_addr_lo[8]_i_6_n_0 ),
        .I1(\of3_addr_lo[8]_i_7_n_0 ),
        .O(\of3_addr_lo_reg[8]_i_3_n_0 ),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]));
  MUXF8 \of3_addr_lo_reg[9]_i_1 
       (.I0(\of3_addr_lo_reg[9]_i_2_n_0 ),
        .I1(\of3_addr_lo_reg[9]_i_3_n_0 ),
        .O(gpu_data[9]),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [3]));
  MUXF7 \of3_addr_lo_reg[9]_i_2 
       (.I0(\of3_addr_lo[9]_i_4_n_0 ),
        .I1(\of3_addr_lo[9]_i_5_n_0 ),
        .O(\of3_addr_lo_reg[9]_i_2_n_0 ),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]));
  MUXF7 \of3_addr_lo_reg[9]_i_3 
       (.I0(\of3_addr_lo[9]_i_6_n_0 ),
        .I1(\of3_addr_lo[9]_i_7_n_0 ),
        .O(\of3_addr_lo_reg[9]_i_3_n_0 ),
        .S(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h3040)) 
    \ogfx_backend_frame_fifo_inst/rd_ptr[0]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [1]),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/p_9_in ),
        .I2(lt24_status[2]),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [0]),
        .O(\ogfx_backend_frame_fifo_inst/rd_ptr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h3080)) 
    \ogfx_backend_frame_fifo_inst/rd_ptr[1]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [0]),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/p_9_in ),
        .I2(lt24_status[2]),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [1]),
        .O(\ogfx_backend_frame_fifo_inst/rd_ptr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC0FF000015000000)) 
    \ogfx_backend_frame_fifo_inst/wr_ptr[0]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/wr_ptr [1]),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter [1]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter [0]),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_data_mux_ready ),
        .I4(lt24_status[2]),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/wr_ptr [0]),
        .O(\ogfx_backend_frame_fifo_inst/wr_ptr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC0FF00002A000000)) 
    \ogfx_backend_frame_fifo_inst/wr_ptr[1]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/wr_ptr [0]),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter [1]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter [0]),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_data_mux_ready ),
        .I4(lt24_status[2]),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/wr_ptr [1]),
        .O(\ogfx_backend_frame_fifo_inst/wr_ptr[1]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter_nxt [0]),
        .Q(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter_nxt [1]),
        .Q(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_counter [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_data_request_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_data_request_nxt ),
        .Q(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_data_request ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[0][0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [0]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[0] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[0][10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [10]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[0] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[0][11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [11]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[0] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[0][12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [12]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[0] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[0][13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [13]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[0] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[0][14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [14]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[0] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[0][15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [15]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[0] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[0][1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [1]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[0] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[0][2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [2]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[0] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[0][3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [3]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[0] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[0][4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [4]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[0] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[0][5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [5]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[0] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[0][6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [6]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[0] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[0][7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [7]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[0] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[0][8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [8]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[0] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[0][9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [9]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[0] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[1][0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [0]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[1] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[1][10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [10]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[1] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[1][11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [11]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[1] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[1][12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [12]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[1] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[1][13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [13]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[1] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[1][14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [14]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[1] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[1][15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [15]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[1] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[1][1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [1]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[1] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[1][2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [2]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[1] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[1][3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [3]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[1] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[1][4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [4]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[1] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[1][5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [5]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[1] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[1][6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [6]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[1] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[1][7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [7]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[1] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[1][8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [8]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[1] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[1][9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [9]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[1] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[2][0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [0]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[2] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[2][10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [10]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[2] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[2][11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [11]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[2] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[2][12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [12]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[2] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[2][13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [13]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[2] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[2][14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [14]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[2] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[2][15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [15]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[2] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[2][1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [1]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[2] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[2][2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [2]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[2] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[2][3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [3]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[2] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[2][4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [4]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[2] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[2][5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [5]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[2] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[2][6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [6]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[2] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[2][7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [7]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[2] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[2][8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [8]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[2] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_mem_reg[2][9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_processed [9]),
        .Q(\ogfx_backend_inst/fifo_mem_reg[2] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/frame_data_init_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/p_6_in ),
        .Q(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/frame_data_init ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/frame_data_o_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/p_9_in ),
        .CLR(puc_rst_IBUF),
        .D(\frame_data_o[0]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/frame_data [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/frame_data_o_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/p_9_in ),
        .CLR(puc_rst_IBUF),
        .D(\frame_data_o[10]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/frame_data_o [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/frame_data_o_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/p_9_in ),
        .CLR(puc_rst_IBUF),
        .D(\frame_data_o[11]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/frame_data_o [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/frame_data_o_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/p_9_in ),
        .CLR(puc_rst_IBUF),
        .D(\frame_data_o[12]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/frame_data_o [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/frame_data_o_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/p_9_in ),
        .CLR(puc_rst_IBUF),
        .D(\frame_data_o[13]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/frame_data_o [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/frame_data_o_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/p_9_in ),
        .CLR(puc_rst_IBUF),
        .D(\frame_data_o[14]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/frame_data_o [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/frame_data_o_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/p_9_in ),
        .CLR(puc_rst_IBUF),
        .D(\frame_data_o[15]_i_2_n_0 ),
        .Q(\ogfx_backend_inst/frame_data_o [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/frame_data_o_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/p_9_in ),
        .CLR(puc_rst_IBUF),
        .D(\frame_data_o[1]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/frame_data [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/frame_data_o_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/p_9_in ),
        .CLR(puc_rst_IBUF),
        .D(\frame_data_o[2]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/frame_data [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/frame_data_o_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/p_9_in ),
        .CLR(puc_rst_IBUF),
        .D(\frame_data_o[3]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/frame_data [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/frame_data_o_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/p_9_in ),
        .CLR(puc_rst_IBUF),
        .D(\frame_data_o[4]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/frame_data [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/frame_data_o_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/p_9_in ),
        .CLR(puc_rst_IBUF),
        .D(\frame_data_o[5]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/frame_data [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/frame_data_o_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/p_9_in ),
        .CLR(puc_rst_IBUF),
        .D(\frame_data_o[6]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/frame_data [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/frame_data_o_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/p_9_in ),
        .CLR(puc_rst_IBUF),
        .D(\frame_data_o[7]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/frame_data [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/frame_data_o_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/p_9_in ),
        .CLR(puc_rst_IBUF),
        .D(\frame_data_o[8]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/frame_data_o [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/frame_data_o_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/p_9_in ),
        .CLR(puc_rst_IBUF),
        .D(\frame_data_o[9]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/frame_data_o [9]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr__43_carry 
       (.CI(\<const0> ),
        .CO({\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr__43_carry_n_0 ,\NLW_ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr__43_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({next_addr__43_carry_i_1_n_0,next_addr__43_carry_i_2_n_0,next_addr__43_carry_i_3_n_0,next_addr__43_carry_i_4_n_0}),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [3:0]),
        .S({next_addr__43_carry_i_5_n_0,next_addr__43_carry_i_6_n_0,next_addr__43_carry_i_7_n_0,next_addr__43_carry_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr__43_carry__0 
       (.CI(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr__43_carry_n_0 ),
        .CO({\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr__43_carry__0_n_0 ,\NLW_ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr__43_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({next_addr__43_carry__0_i_1_n_0,next_addr__43_carry__0_i_2_n_0,next_addr__43_carry__0_i_3_n_0,next_addr__43_carry__0_i_4_n_0}),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [7:4]),
        .S({next_addr__43_carry__0_i_5_n_0,next_addr__43_carry__0_i_6_n_0,next_addr__43_carry__0_i_7_n_0,next_addr__43_carry__0_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr__43_carry__1 
       (.CI(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr__43_carry__0_n_0 ),
        .CO({\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr__43_carry__1_n_0 ,\NLW_ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr__43_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({next_addr__43_carry__1_i_1_n_0,next_addr__43_carry__1_i_2_n_0,next_addr__43_carry__1_i_3_n_0,next_addr__43_carry__1_i_4_n_0}),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [11:8]),
        .S({next_addr__43_carry__1_i_5_n_0,next_addr__43_carry__1_i_6_n_0,next_addr__43_carry__1_i_7_n_0,next_addr__43_carry__1_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr__43_carry__2 
       (.CI(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr__43_carry__1_n_0 ),
        .CO({\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr__43_carry__2_n_0 ,\NLW_ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr__43_carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({next_addr__43_carry__2_i_1_n_0,next_addr__43_carry__2_i_2_n_0,next_addr__43_carry__2_i_3_n_0,next_addr__43_carry__2_i_4_n_0}),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [15:12]),
        .S({next_addr__43_carry__2_i_5_n_0,next_addr__43_carry__2_i_6_n_0,next_addr__43_carry__2_i_7_n_0,next_addr__43_carry__2_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr__43_carry__3 
       (.CI(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr__43_carry__2_n_0 ),
        .CO({\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr__43_carry__3_n_0 ,\NLW_ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr__43_carry__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({next_addr__43_carry__3_i_1_n_0,next_addr__43_carry__3_i_2_n_0,next_addr__43_carry__3_i_3_n_0,next_addr__43_carry__3_i_4_n_0}),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [19:16]),
        .S({next_addr__43_carry__3_i_5_n_0,next_addr__43_carry__3_i_6_n_0,next_addr__43_carry__3_i_7_n_0,next_addr__43_carry__3_i_8_n_0}));
  CARRY4 \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr__43_carry__4 
       (.CI(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr__43_carry__3_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [20]),
        .S({\<const0> ,\<const0> ,\<const0> ,next_addr__43_carry__4_i_1_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry 
       (.CI(\<const0> ),
        .CO({\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry_n_0 ,\NLW_ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr2 ),
        .DI(\ogfx_backend_inst/next_base_addr [3:0]),
        .O({\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry_n_4 ,\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry_n_5 ,\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry_n_6 ,\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry_n_7 }),
        .S({next_addr_carry_i_6_n_0,next_addr_carry_i_7_n_0,next_addr_carry_i_8_n_0,next_addr_carry_i_9_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__0 
       (.CI(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry_n_0 ),
        .CO({\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__0_n_0 ,\NLW_ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_backend_inst/next_base_addr [7:4]),
        .O({\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__0_n_4 ,\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__0_n_5 ,\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__0_n_6 ,\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__0_n_7 }),
        .S({next_addr_carry__0_i_5_n_0,next_addr_carry__0_i_6_n_0,next_addr_carry__0_i_7_n_0,next_addr_carry__0_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__1 
       (.CI(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__0_n_0 ),
        .CO({\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__1_n_0 ,\NLW_ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_backend_inst/next_base_addr [11:8]),
        .O({\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__1_n_4 ,\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__1_n_5 ,\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__1_n_6 ,\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__1_n_7 }),
        .S({next_addr_carry__1_i_5_n_0,next_addr_carry__1_i_6_n_0,next_addr_carry__1_i_7_n_0,next_addr_carry__1_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__2 
       (.CI(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__1_n_0 ),
        .CO({\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__2_n_0 ,\NLW_ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_backend_inst/next_base_addr [15:12]),
        .O({\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__2_n_4 ,\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__2_n_5 ,\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__2_n_6 ,\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__2_n_7 }),
        .S({next_addr_carry__2_i_5_n_0,next_addr_carry__2_i_6_n_0,next_addr_carry__2_i_7_n_0,next_addr_carry__2_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__3 
       (.CI(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__2_n_0 ),
        .CO({\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__3_n_0 ,\NLW_ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_backend_inst/next_base_addr [19:16]),
        .O({\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__3_n_4 ,\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__3_n_5 ,\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__3_n_6 ,\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__3_n_7 }),
        .S({next_addr_carry__3_i_5_n_0,next_addr_carry__3_i_6_n_0,next_addr_carry__3_i_7_n_0,next_addr_carry__3_i_8_n_0}));
  CARRY4 \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__4 
       (.CI(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__3_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr_carry__4_n_7 ),
        .S({\<const0> ,\<const0> ,\<const0> ,next_addr_carry__4_i_1_n_0}));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_frame_fifo_inst/rd_ptr[0]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_frame_fifo_inst/rd_ptr[1]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/rd_ptr [1]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update_nxt_carry 
       (.CI(\<const0> ),
        .CO({\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update_nxt_carry_n_0 ,\NLW_ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update_nxt_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .S({vid_ram_addr_update_nxt_carry_i_1_n_0,vid_ram_addr_update_nxt_carry_i_2_n_0,vid_ram_addr_update_nxt_carry_i_3_n_0,vid_ram_addr_update_nxt_carry_i_4_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update_nxt_carry__0 
       (.CI(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update_nxt_carry_n_0 ),
        .CO({\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update_nxt ,\NLW_ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update_nxt_carry__0_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .S({\<const0> ,\<const0> ,vid_ram_addr_update_nxt_carry__0_i_1_n_0,vid_ram_addr_update_nxt_carry__0_i_2_n_0}));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(vid_ram_addr_update_i_1_n_0),
        .Q(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_column_count_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_column_count[0]_i_1__3_n_0 ),
        .Q(\ogfx_backend_inst/vid_ram_column_count [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_column_count_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_column_count[1]_i_1__3_n_0 ),
        .Q(\ogfx_backend_inst/vid_ram_column_count [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_column_count_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_column_count[2]_i_1__3_n_0 ),
        .Q(\ogfx_backend_inst/vid_ram_column_count [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_column_count_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_column_count[3]_i_1__3_n_0 ),
        .Q(\ogfx_backend_inst/vid_ram_column_count [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_column_count_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_column_count[4]_i_1__3_n_0 ),
        .Q(\ogfx_backend_inst/vid_ram_column_count [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_column_count_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_column_count[5]_i_1__3_n_0 ),
        .Q(\ogfx_backend_inst/vid_ram_column_count [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_column_count_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_column_count[6]_i_1__3_n_0 ),
        .Q(\ogfx_backend_inst/vid_ram_column_count [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_column_count_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_column_count[7]_i_1__3_n_0 ),
        .Q(\ogfx_backend_inst/vid_ram_column_count [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_column_count_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_column_count[8]_i_2__3_n_0 ),
        .Q(\ogfx_backend_inst/vid_ram_column_count [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_data_mux_ready_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_data_ready ),
        .Q(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_data_mux_ready ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_data_sel_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_data_sel_nxt [0]),
        .Q(\ogfx_backend_inst/vid_ram_data_sel [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_data_sel_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_data_sel_nxt [1]),
        .Q(\ogfx_backend_inst/vid_ram_data_sel [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_data_sel_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_data_sel_nxt [2]),
        .Q(\ogfx_backend_inst/vid_ram_data_sel [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_data_sel_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_data_sel_nxt [3]),
        .Q(\ogfx_backend_inst/vid_ram_data_sel [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_buf_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_dout_mux [0]),
        .Q(\ogfx_backend_inst/vid_ram_dout_buf [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_buf_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_dout_mux [10]),
        .Q(\ogfx_backend_inst/vid_ram_dout_buf [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_buf_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_dout_mux [11]),
        .Q(\ogfx_backend_inst/vid_ram_dout_buf [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_buf_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_dout_mux [12]),
        .Q(\ogfx_backend_inst/vid_ram_dout_buf [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_buf_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_dout_mux [13]),
        .Q(\ogfx_backend_inst/vid_ram_dout_buf [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_buf_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_dout_mux [14]),
        .Q(\ogfx_backend_inst/vid_ram_dout_buf [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_buf_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_dout_mux [15]),
        .Q(\ogfx_backend_inst/vid_ram_dout_buf [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_buf_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_dout_mux [1]),
        .Q(\ogfx_backend_inst/vid_ram_dout_buf [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_buf_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_dout_mux [2]),
        .Q(\ogfx_backend_inst/vid_ram_dout_buf [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_buf_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_dout_mux [3]),
        .Q(\ogfx_backend_inst/vid_ram_dout_buf [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_buf_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_dout_mux [4]),
        .Q(\ogfx_backend_inst/vid_ram_dout_buf [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_buf_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_dout_mux [5]),
        .Q(\ogfx_backend_inst/vid_ram_dout_buf [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_buf_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_dout_mux [6]),
        .Q(\ogfx_backend_inst/vid_ram_dout_buf [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_buf_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_dout_mux [7]),
        .Q(\ogfx_backend_inst/vid_ram_dout_buf [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_buf_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_dout_mux [8]),
        .Q(\ogfx_backend_inst/vid_ram_dout_buf [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_buf_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_dout_mux [9]),
        .Q(\ogfx_backend_inst/vid_ram_dout_buf [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_dout_ready_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(vid_ram_refr_dout_rdy_nxt),
        .Q(\ogfx_backend_inst/vid_ram_dout_ready ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_line_addr_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [0]),
        .Q(\ogfx_backend_inst/vid_ram_line_addr [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_line_addr_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [10]),
        .Q(\ogfx_backend_inst/vid_ram_line_addr [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_line_addr_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [11]),
        .Q(\ogfx_backend_inst/vid_ram_line_addr [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_line_addr_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [12]),
        .Q(\ogfx_backend_inst/vid_ram_line_addr [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_line_addr_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [13]),
        .Q(\ogfx_backend_inst/vid_ram_line_addr [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_line_addr_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [14]),
        .Q(\ogfx_backend_inst/vid_ram_line_addr [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_line_addr_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [15]),
        .Q(\ogfx_backend_inst/vid_ram_line_addr [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_line_addr_reg[16] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [16]),
        .Q(\ogfx_backend_inst/vid_ram_line_addr [16]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_line_addr_reg[17] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [17]),
        .Q(\ogfx_backend_inst/vid_ram_line_addr [17]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_line_addr_reg[18] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [18]),
        .Q(\ogfx_backend_inst/vid_ram_line_addr [18]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_line_addr_reg[19] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [19]),
        .Q(\ogfx_backend_inst/vid_ram_line_addr [19]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_line_addr_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [1]),
        .Q(\ogfx_backend_inst/vid_ram_line_addr [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_line_addr_reg[20] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [20]),
        .Q(\ogfx_backend_inst/vid_ram_line_addr [20]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_line_addr_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [2]),
        .Q(\ogfx_backend_inst/vid_ram_line_addr [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_line_addr_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [3]),
        .Q(\ogfx_backend_inst/vid_ram_line_addr [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_line_addr_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [4]),
        .Q(\ogfx_backend_inst/vid_ram_line_addr [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_line_addr_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [5]),
        .Q(\ogfx_backend_inst/vid_ram_line_addr [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_line_addr_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [6]),
        .Q(\ogfx_backend_inst/vid_ram_line_addr [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_line_addr_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [7]),
        .Q(\ogfx_backend_inst/vid_ram_line_addr [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_line_addr_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [8]),
        .Q(\ogfx_backend_inst/vid_ram_line_addr [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_line_addr_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [9]),
        .Q(\ogfx_backend_inst/vid_ram_line_addr [9]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_line_done0_carry 
       (.CI(\<const0> ),
        .CO({\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_line_done0 ,\NLW_ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_line_done0_carry_CO_UNCONNECTED [1:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,vid_ram_line_done0_carry_i_1__3_n_0,vid_ram_line_done0_carry_i_2__3_n_0,vid_ram_line_done0_carry_i_3__3_n_0}));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [0]),
        .Q(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [10]),
        .Q(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [11]),
        .Q(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [12]),
        .Q(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [13]),
        .Q(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [14]),
        .Q(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [15]),
        .Q(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg[16] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [16]),
        .Q(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg[17] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [17]),
        .Q(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg[18] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [18]),
        .Q(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg[19] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [19]),
        .Q(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [1]),
        .Q(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg[20] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [20]),
        .Q(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [2]),
        .Q(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [3]),
        .Q(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [4]),
        .Q(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [5]),
        .Q(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [6]),
        .Q(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [7]),
        .Q(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [8]),
        .Q(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [9]),
        .Q(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/wr_ptr_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_frame_fifo_inst/wr_ptr[0]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/wr_ptr [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_frame_fifo_inst/wr_ptr_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_frame_fifo_inst/wr_ptr[1]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/wr_ptr [1]));
  (* FSM_ENCODED_STATES = "STATE_LUT_DATA:10,STATE_IDLE:00,STATE_HOLD:11,STATE_FRAME_DATA:01" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/FSM_sequential_lut_state_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state_nxt [0]),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [0]));
  (* FSM_ENCODED_STATES = "STATE_LUT_DATA:10,STATE_IDLE:00,STATE_HOLD:11,STATE_FRAME_DATA:01" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/FSM_sequential_lut_state_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state_nxt [1]),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_state [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter_nxt [0]),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter_nxt [1]),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter_nxt [2]),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[0][0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[0][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][0]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][0] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[0][10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[0][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][10]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][10] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[0][11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[0][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][11]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][11] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[0][12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[0][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][12]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][12] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[0][13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[0][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][13]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][13] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[0][14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[0][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][14]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][14] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[0][15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[0][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][15]_i_2_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][15] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[0][1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[0][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][1]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][1] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[0][2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[0][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][2]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][2] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[0][3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[0][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][3]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][3] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[0][4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[0][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][4]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][4] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[0][5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[0][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][5]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][5] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[0][6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[0][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][6]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][6] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[0][7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[0][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][7]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][7] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[0][8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[0][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][8]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][8] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[0][9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[0][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][9]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][9] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[1][0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][0]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][0] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[1][10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][10]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][10] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[1][11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][11]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][11] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[1][12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][12]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][12] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[1][13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][13]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][13] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[1][14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][14]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][14] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[1][15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][15]_i_2_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][15] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[1][1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][1]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][1] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[1][2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][2]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][2] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[1][3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][3]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][3] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[1][4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][4]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][4] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[1][5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][5]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][5] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[1][6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][6]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][6] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[1][7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][7]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][7] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[1][8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][8]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][8] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[1][9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][9]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][9] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[2][0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][0]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][0] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[2][10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][10]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][10] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[2][11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][11]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][11] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[2][12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][12]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][12] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[2][13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][13]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][13] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[2][14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][14]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][14] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[2][15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][15]_i_2_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][15] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[2][1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][1]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][1] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[2][2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][2]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][2] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[2][3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][3]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][3] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[2][4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][4]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][4] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[2][5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][5]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][5] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[2][6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][6]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][6] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[2][7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][7]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][7] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[2][8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][8]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][8] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[2][9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][9]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][9] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[3][0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[3][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][0]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/fifo_mem_reg[3] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[3][10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[3][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][10]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/fifo_mem_reg[3] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[3][11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[3][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][11]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/fifo_mem_reg[3] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[3][12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[3][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][12]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/fifo_mem_reg[3] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[3][13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[3][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][13]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/fifo_mem_reg[3] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[3][14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[3][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][14]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/fifo_mem_reg[3] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[3][15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[3][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][15]_i_2_n_0 ),
        .Q(\ogfx_backend_inst/fifo_mem_reg[3] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[3][1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[3][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][1]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/fifo_mem_reg[3] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[3][2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[3][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][2]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/fifo_mem_reg[3] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[3][3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[3][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][3]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/fifo_mem_reg[3] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[3][4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[3][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][4]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/fifo_mem_reg[3] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[3][5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[3][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][5]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/fifo_mem_reg[3] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[3][6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[3][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][6]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/fifo_mem_reg[3] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[3][7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[3][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][7]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/fifo_mem_reg[3] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[3][8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[3][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][8]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/fifo_mem_reg[3] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[3][9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[3][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][9]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/fifo_mem_reg[3] [9]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1461" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[4][0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[4][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][0]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/fifo_mem_reg[4] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[4][10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[4][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][10]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/fifo_mem_reg[4] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[4][11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[4][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][11]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/fifo_mem_reg[4] [11]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1314" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[4][12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[4][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][12]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/fifo_mem_reg[4] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[4][13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[4][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][13]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/fifo_mem_reg[4] [13]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1314" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[4][14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[4][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][14]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/fifo_mem_reg[4] [14]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1314" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[4][15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[4][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][15]_i_2_n_0 ),
        .Q(\ogfx_backend_inst/fifo_mem_reg[4] [15]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1461" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[4][1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[4][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][1]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/fifo_mem_reg[4] [1]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1461" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[4][2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[4][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][2]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/fifo_mem_reg[4] [2]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1461" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[4][3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[4][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][3]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/fifo_mem_reg[4] [3]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1472" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[4][4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[4][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][4]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/fifo_mem_reg[4] [4]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1314" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[4][5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[4][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][5]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/fifo_mem_reg[4] [5]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1461" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[4][6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[4][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][6]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/fifo_mem_reg[4] [6]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1461" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[4][7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[4][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][7]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/fifo_mem_reg[4] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[4][8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[4][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][8]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/fifo_mem_reg[4] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg[4][9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[4][15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\fifo_mem[0][9]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/fifo_mem_reg[4] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_ram_dout_ready_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(lut_ram_dout_ready_i_1_n_0),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_ram_dout_ready ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_lut_fifo_inst/rd_ptr[0]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_lut_fifo_inst/rd_ptr[1]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_lut_fifo_inst/rd_ptr[2]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [2]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1438" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/refresh_data_o_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/p_63_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem [0]),
        .Q(refresh_data[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/refresh_data_o_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/p_63_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem [10]),
        .Q(refresh_data[10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/refresh_data_o_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/p_63_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem [11]),
        .Q(refresh_data[11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/refresh_data_o_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/p_63_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem [12]),
        .Q(refresh_data[12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/refresh_data_o_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/p_63_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem [13]),
        .Q(refresh_data[13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/refresh_data_o_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/p_63_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem [14]),
        .Q(refresh_data[14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/refresh_data_o_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/p_63_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem [15]),
        .Q(refresh_data[15]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1438" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/refresh_data_o_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/p_63_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem [1]),
        .Q(refresh_data[1]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1438" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/refresh_data_o_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/p_63_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem [2]),
        .Q(refresh_data[2]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1438" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/refresh_data_o_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/p_63_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem [3]),
        .Q(refresh_data[3]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1450" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/refresh_data_o_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/p_63_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem [4]),
        .Q(refresh_data[4]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1450" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/refresh_data_o_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/p_63_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem [5]),
        .Q(refresh_data[5]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1438" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/refresh_data_o_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/p_63_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem [6]),
        .Q(refresh_data[6]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1438" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/refresh_data_o_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/p_63_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem [7]),
        .Q(refresh_data[7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/refresh_data_o_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/p_63_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem [8]),
        .Q(refresh_data[8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/refresh_data_o_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/p_63_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem [9]),
        .Q(refresh_data[9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/refresh_data_ready_o_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(refresh_data_ready_o_i_1_n_0),
        .Q(refresh_data_ready));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/refresh_lut_bank_select_sync_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(refresh_lut_bank_select_sync_i_1_n_0),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/p_1_in ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/wr_ptr_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_lut_fifo_inst/wr_ptr[0]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/wr_ptr [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/wr_ptr_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_lut_fifo_inst/wr_ptr[1]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/wr_ptr [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_backend_inst/ogfx_backend_lut_fifo_inst/wr_ptr_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_backend_lut_fifo_inst/wr_ptr[2]_i_1_n_0 ),
        .Q(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/wr_ptr [2]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hF00000D0)) 
    \ogfx_backend_lut_fifo_inst/rd_ptr[0]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [2]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [1]),
        .I2(lt24_status[2]),
        .I3(\fifo_counter[2]_i_2_n_0 ),
        .I4(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [0]),
        .O(\ogfx_backend_lut_fifo_inst/rd_ptr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hC408)) 
    \ogfx_backend_lut_fifo_inst/rd_ptr[1]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [0]),
        .I1(lt24_status[2]),
        .I2(\fifo_counter[2]_i_2_n_0 ),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [1]),
        .O(\ogfx_backend_lut_fifo_inst/rd_ptr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hF0600080)) 
    \ogfx_backend_lut_fifo_inst/rd_ptr[2]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [0]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [1]),
        .I2(lt24_status[2]),
        .I3(\fifo_counter[2]_i_2_n_0 ),
        .I4(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [2]),
        .O(\ogfx_backend_lut_fifo_inst/rd_ptr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h0F00D000)) 
    \ogfx_backend_lut_fifo_inst/wr_ptr[0]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/wr_ptr [2]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/wr_ptr [1]),
        .I2(\wr_ptr[2]_i_2_n_0 ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/wr_ptr [0]),
        .O(\ogfx_backend_lut_fifo_inst/wr_ptr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7080)) 
    \ogfx_backend_lut_fifo_inst/wr_ptr[1]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/wr_ptr [0]),
        .I1(\wr_ptr[2]_i_2_n_0 ),
        .I2(lt24_status[2]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/wr_ptr [1]),
        .O(\ogfx_backend_lut_fifo_inst/wr_ptr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h6F008000)) 
    \ogfx_backend_lut_fifo_inst/wr_ptr[2]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/wr_ptr [1]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/wr_ptr [0]),
        .I2(\wr_ptr[2]_i_2_n_0 ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/wr_ptr [2]),
        .O(\ogfx_backend_lut_fifo_inst/wr_ptr[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "INIT:001,SKIP:101,IDLE:000,SRC_READ:010,DST_WRITE:100,DST_READ:011" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/FSM_sequential_dma_state_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\FSM_sequential_dma_state[0]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]));
  (* FSM_ENCODED_STATES = "INIT:001,SKIP:101,IDLE:000,SRC_READ:010,DST_WRITE:100,DST_READ:011" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/FSM_sequential_dma_state_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\FSM_sequential_dma_state[1]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]));
  (* FSM_ENCODED_STATES = "INIT:001,SKIP:101,IDLE:000,SRC_READ:010,DST_WRITE:100,DST_READ:011" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/FSM_sequential_dma_state_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\FSM_sequential_dma_state[2]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\dst_data_buf[0]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\dst_data_buf[10]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\dst_data_buf[11]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\dst_data_buf[12]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\dst_data_buf[13]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\dst_data_buf[14]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\dst_data_buf[15]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\dst_data_buf[1]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\dst_data_buf[2]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\dst_data_buf[3]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\dst_data_buf[4]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\dst_data_buf[5]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\dst_data_buf[6]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\dst_data_buf[7]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\dst_data_buf[8]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\dst_data_buf[9]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready_nxt ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready ));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\height_cnt[8]_i_1_n_0 ),
        .D(\ogfx_gpu_inst/p_0_in [0]),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\height_cnt[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/p_0_in [1]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\height_cnt[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/p_0_in [2]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\height_cnt[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/p_0_in [3]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\height_cnt[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/p_0_in [4]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\height_cnt[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/p_0_in [5]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\height_cnt[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/p_0_in [6]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\height_cnt[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/p_0_in [7]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\height_cnt[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/p_0_in [8]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/height_cnt_reg [8]));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry 
       (.CI(\<const0> ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry_n_0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({next_addr__0_carry_i_1__2_n_0,next_addr__0_carry_i_2__2_n_0,next_addr__0_carry_i_3__2_n_0,\<const0> }),
        .O({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry_n_4 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry_n_5 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry_n_6 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry_n_7 }),
        .S({next_addr__0_carry_i_4__2_n_0,next_addr__0_carry_i_5__2_n_0,next_addr__0_carry_i_6__2_n_0,next_addr__0_carry_i_7__2_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__0 
       (.CI(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry_n_0 ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__0_n_0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_base_addr [6:5],next_addr__0_carry__0_i_3__2_n_0,next_addr__0_carry__0_i_4__2_n_0}),
        .O({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__0_n_4 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__0_n_5 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__0_n_6 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__0_n_7 }),
        .S({next_addr__0_carry__0_i_5__2_n_0,next_addr__0_carry__0_i_6__2_n_0,next_addr__0_carry__0_i_7__2_n_0,next_addr__0_carry__0_i_8__2_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__1 
       (.CI(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__0_n_0 ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__1_n_0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_base_addr [10:7]),
        .O({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__1_n_4 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__1_n_5 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__1_n_6 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__1_n_7 }),
        .S({next_addr__0_carry__1_i_5__2_n_0,next_addr__0_carry__1_i_6__2_n_0,next_addr__0_carry__1_i_7__2_n_0,next_addr__0_carry__1_i_8__2_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__2 
       (.CI(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__1_n_0 ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__2_n_0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_base_addr [14:11]),
        .O({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__2_n_4 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__2_n_5 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__2_n_6 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__2_n_7 }),
        .S({next_addr__0_carry__2_i_5__2_n_0,next_addr__0_carry__2_i_6__2_n_0,next_addr__0_carry__2_i_7__2_n_0,next_addr__0_carry__2_i_8__2_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__3 
       (.CI(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__2_n_0 ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__3_n_0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_base_addr [18:15]),
        .O({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__3_n_4 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__3_n_5 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__3_n_6 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__3_n_7 }),
        .S({next_addr__0_carry__3_i_5__0_n_0,next_addr__0_carry__3_i_6__2_n_0,next_addr__0_carry__3_i_7__2_n_0,next_addr__0_carry__3_i_8__2_n_0}));
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__4 
       (.CI(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__3_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__4_n_7 ),
        .S({\<const0> ,\<const0> ,\<const0> ,next_addr__0_carry__4_i_1__0_n_0}));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__61_carry 
       (.CI(\<const0> ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__61_carry_n_0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__61_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({next_addr__61_carry_i_1__2_n_0,next_addr__61_carry_i_2__2_n_0,next_addr__61_carry_i_3__2_n_0,\<const1> }),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [3:0]),
        .S({next_addr__61_carry_i_4__2_n_0,next_addr__61_carry_i_5__2_n_0,next_addr__61_carry_i_6__2_n_0,next_addr__61_carry_i_7__0_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__61_carry__0 
       (.CI(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__61_carry_n_0 ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__61_carry__0_n_0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__61_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({next_addr__61_carry__0_i_1__2_n_0,next_addr__61_carry__0_i_2__2_n_0,next_addr__61_carry__0_i_3__2_n_0,next_addr__61_carry__0_i_4__2_n_0}),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [7:4]),
        .S({next_addr__61_carry__0_i_5__2_n_0,next_addr__61_carry__0_i_6__2_n_0,next_addr__61_carry__0_i_7__2_n_0,next_addr__61_carry__0_i_8__2_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__61_carry__1 
       (.CI(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__61_carry__0_n_0 ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__61_carry__1_n_0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__61_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({next_addr__61_carry__1_i_1__2_n_0,next_addr__61_carry__1_i_2__2_n_0,next_addr__61_carry__1_i_3__0_n_0,next_addr__61_carry__1_i_4__0_n_0}),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [11:8]),
        .S({next_addr__61_carry__1_i_5__0_n_0,next_addr__61_carry__1_i_6__2_n_0,next_addr__61_carry__1_i_7__2_n_0,next_addr__61_carry__1_i_8__0_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__61_carry__2 
       (.CI(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__61_carry__1_n_0 ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__61_carry__2_n_0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__61_carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__2_n_5 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__2_n_6 ,next_addr__61_carry__2_i_1__0_n_0,next_addr__61_carry__2_i_2__0_n_0}),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [15:12]),
        .S({next_addr__61_carry__2_i_3__2_n_0,next_addr__61_carry__2_i_4__2_n_0,next_addr__61_carry__2_i_5__0_n_0,next_addr__61_carry__2_i_6__0_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__61_carry__3 
       (.CI(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__61_carry__2_n_0 ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__61_carry__3_n_0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__61_carry__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__3_n_5 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__3_n_6 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__3_n_7 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__0_carry__2_n_4 }),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [19:16]),
        .S({next_addr__61_carry__3_i_1__2_n_0,next_addr__61_carry__3_i_2__2_n_0,next_addr__61_carry__3_i_3__2_n_0,next_addr__61_carry__3_i_4__2_n_0}));
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__61_carry__4 
       (.CI(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr__61_carry__3_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [20]),
        .S({\<const0> ,\<const0> ,\<const0> ,next_addr__61_carry__4_i_1__2_n_0}));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__2_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_1_in__0 [0]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__2_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_1_in__0 [1]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__2_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_1_in__0 [2]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__2_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_1_in__0 [3]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__2_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_1_in__0 [4]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__2_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_1_in__0 [5]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__2_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_1_in__0 [6]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__2_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_1_in__0 [7]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__2_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_1_in__0 [8]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [0]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [10]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [11]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [12]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [13]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [14]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [15]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr_reg[16] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [16]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [16]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr_reg[17] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [17]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [17]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr_reg[18] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [18]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [18]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr_reg[19] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [19]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [19]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [1]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr_reg[20] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [20]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [20]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [2]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [3]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [4]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [5]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [6]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [7]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [8]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [9]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_addr [9]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_done0_carry 
       (.CI(\<const0> ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_done0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_done0_carry_CO_UNCONNECTED [1:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,vid_ram_line_done0_carry_i_1__1_n_0,vid_ram_line_done0_carry_i_2__1_n_0,vid_ram_line_done0_carry_i_3__2_n_0}));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry 
       (.CI(\<const0> ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry_n_0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({next_addr__0_carry_i_1__1_n_0,next_addr__0_carry_i_2__1_n_0,next_addr__0_carry_i_3__1_n_0,\<const0> }),
        .O({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry_n_4 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry_n_5 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry_n_6 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry_n_7 }),
        .S({next_addr__0_carry_i_4__1_n_0,next_addr__0_carry_i_5__1_n_0,next_addr__0_carry_i_6__1_n_0,next_addr__0_carry_i_7__1_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__0 
       (.CI(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry_n_0 ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__0_n_0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_base_addr [6:5],next_addr__0_carry__0_i_3__1_n_0,next_addr__0_carry__0_i_4__1_n_0}),
        .O({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__0_n_4 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__0_n_5 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__0_n_6 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__0_n_7 }),
        .S({next_addr__0_carry__0_i_5__1_n_0,next_addr__0_carry__0_i_6__1_n_0,next_addr__0_carry__0_i_7__1_n_0,next_addr__0_carry__0_i_8__1_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__1 
       (.CI(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__0_n_0 ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__1_n_0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_base_addr [10:7]),
        .O({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__1_n_4 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__1_n_5 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__1_n_6 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__1_n_7 }),
        .S({next_addr__0_carry__1_i_5__1_n_0,next_addr__0_carry__1_i_6__1_n_0,next_addr__0_carry__1_i_7__1_n_0,next_addr__0_carry__1_i_8__1_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__2 
       (.CI(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__1_n_0 ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__2_n_0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_base_addr [14:11]),
        .O({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__2_n_4 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__2_n_5 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__2_n_6 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__2_n_7 }),
        .S({next_addr__0_carry__2_i_5__1_n_0,next_addr__0_carry__2_i_6__1_n_0,next_addr__0_carry__2_i_7__1_n_0,next_addr__0_carry__2_i_8__1_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__3 
       (.CI(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__2_n_0 ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__3_n_0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_base_addr [18:15]),
        .O({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__3_n_4 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__3_n_5 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__3_n_6 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__3_n_7 }),
        .S({next_addr__0_carry__3_i_5_n_0,next_addr__0_carry__3_i_6__1_n_0,next_addr__0_carry__3_i_7__1_n_0,next_addr__0_carry__3_i_8__1_n_0}));
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__4 
       (.CI(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__3_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__4_n_7 ),
        .S({\<const0> ,\<const0> ,\<const0> ,next_addr__0_carry__4_i_1_n_0}));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__61_carry 
       (.CI(\<const0> ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__61_carry_n_0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__61_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({next_addr__61_carry_i_1__1_n_0,next_addr__61_carry_i_2__1_n_0,next_addr__61_carry_i_3__1_n_0,\<const1> }),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [3:0]),
        .S({next_addr__61_carry_i_4__1_n_0,next_addr__61_carry_i_5__1_n_0,next_addr__61_carry_i_6__1_n_0,next_addr__61_carry_i_7_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__61_carry__0 
       (.CI(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__61_carry_n_0 ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__61_carry__0_n_0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__61_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({next_addr__61_carry__0_i_1__1_n_0,next_addr__61_carry__0_i_2__1_n_0,next_addr__61_carry__0_i_3__1_n_0,next_addr__61_carry__0_i_4__1_n_0}),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [7:4]),
        .S({next_addr__61_carry__0_i_5__1_n_0,next_addr__61_carry__0_i_6__1_n_0,next_addr__61_carry__0_i_7__1_n_0,next_addr__61_carry__0_i_8__1_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__61_carry__1 
       (.CI(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__61_carry__0_n_0 ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__61_carry__1_n_0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__61_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({next_addr__61_carry__1_i_1__1_n_0,next_addr__61_carry__1_i_2__1_n_0,next_addr__61_carry__1_i_3_n_0,next_addr__61_carry__1_i_4_n_0}),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [11:8]),
        .S({next_addr__61_carry__1_i_5_n_0,next_addr__61_carry__1_i_6__1_n_0,next_addr__61_carry__1_i_7__1_n_0,next_addr__61_carry__1_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__61_carry__2 
       (.CI(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__61_carry__1_n_0 ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__61_carry__2_n_0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__61_carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__2_n_5 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__2_n_6 ,next_addr__61_carry__2_i_1_n_0,next_addr__61_carry__2_i_2_n_0}),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [15:12]),
        .S({next_addr__61_carry__2_i_3__1_n_0,next_addr__61_carry__2_i_4__1_n_0,next_addr__61_carry__2_i_5_n_0,next_addr__61_carry__2_i_6_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__61_carry__3 
       (.CI(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__61_carry__2_n_0 ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__61_carry__3_n_0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__61_carry__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__3_n_5 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__3_n_6 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__3_n_7 ,\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__0_carry__2_n_4 }),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [19:16]),
        .S({next_addr__61_carry__3_i_1__1_n_0,next_addr__61_carry__3_i_2__1_n_0,next_addr__61_carry__3_i_3__1_n_0,next_addr__61_carry__3_i_4__1_n_0}));
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__61_carry__4 
       (.CI(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr__61_carry__3_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [20]),
        .S({\<const0> ,\<const0> ,\<const0> ,next_addr__61_carry__4_i_1__1_n_0}));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_1_in__0 [0]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_1_in__0 [1]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_1_in__0 [2]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_1_in__0 [3]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_1_in__0 [4]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_1_in__0 [5]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_1_in__0 [6]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_1_in__0 [7]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_1_in__0 [8]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [0]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [10]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [11]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [12]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [13]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [14]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [15]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr_reg[16] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [16]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [16]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr_reg[17] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [17]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [17]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr_reg[18] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [18]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [18]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr_reg[19] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [19]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [19]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [1]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr_reg[20] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [20]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [20]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [2]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [3]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [4]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [5]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [6]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [7]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [8]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_0_in ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [9]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_addr [9]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_done0_carry 
       (.CI(\<const0> ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_done0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_done0_carry_CO_UNCONNECTED [1:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,vid_ram_line_done0_carry_i_1__2_n_0,vid_ram_line_done0_carry_i_2__2_n_0,vid_ram_line_done0_carry_i_3__1_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_dma_inst/pixel_is_transparent_nxt0_carry 
       (.CI(\<const0> ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_dma_inst/pixel_is_transparent_nxt0_carry_n_0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/pixel_is_transparent_nxt0_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({pixel_is_transparent_nxt0_carry_i_1_n_0,pixel_is_transparent_nxt0_carry_i_2_n_0,pixel_is_transparent_nxt0_carry_i_3_n_0,pixel_is_transparent_nxt0_carry_i_4_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_dma_inst/pixel_is_transparent_nxt0_carry__0 
       (.CI(\ogfx_gpu_inst/ogfx_gpu_dma_inst/pixel_is_transparent_nxt0_carry_n_0 ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_dma_inst/pixel_is_transparent_nxt0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_dma_inst/pixel_is_transparent_nxt0_carry__0_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,pixel_is_transparent_nxt0_carry__0_i_1_n_0,pixel_is_transparent_nxt0_carry__0_i_2_n_0}));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/pixel_is_transparent_reg_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(pixel_is_transparent_reg_i_1_n_0),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/pixel_is_transparent_reg_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\src_data_buf[0]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\src_data_buf[10]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\src_data_buf[11]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\src_data_buf[12]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\src_data_buf[13]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\src_data_buf[14]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\src_data_buf[15]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\src_data_buf[1]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\src_data_buf[2]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\src_data_buf[3]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\src_data_buf[4]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\src_data_buf[5]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\src_data_buf[6]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\src_data_buf[7]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\src_data_buf[8]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\src_data_buf[9]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_ready_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_ready_nxt ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_ready ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vram_dst_addr_reg[0]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vram_dst_addr[10]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vram_dst_addr[11]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vram_dst_addr[12]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vram_dst_addr[13]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vram_dst_addr[14]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vram_dst_addr[15]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr_reg[16] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vram_dst_addr[16]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [16]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr_reg[17] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vram_dst_addr[17]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [17]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr_reg[18] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vram_dst_addr[18]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [18]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr_reg[19] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vram_dst_addr[19]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [19]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vram_dst_addr_reg[1]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr_reg[20] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vram_dst_addr[20]_i_2_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [20]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vram_dst_addr_reg[2]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vram_dst_addr_reg[3]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vram_dst_addr[4]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vram_dst_addr[5]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vram_dst_addr[6]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vram_dst_addr[7]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vram_dst_addr[8]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vram_dst_addr[9]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [0]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [10]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [11]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [12]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [13]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [14]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [15]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [1]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [2]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [3]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [4]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [5]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [6]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [7]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [8]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_dst_addr[20]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [9]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [0]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [10]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [11]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [12]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [13]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [14]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [15]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg[16] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [16]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg[17] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [17]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg[18] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [18]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg[19] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [19]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [1]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg[20] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [20]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [16]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [2]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [3]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [4]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [5]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [6]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [7]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [8]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [9]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_nxt [0]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_nxt [10]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_nxt [11]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_nxt [12]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_nxt [13]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_nxt [14]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_nxt [15]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_nxt [1]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_nxt [2]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_nxt [3]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_nxt [4]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_nxt [5]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_nxt [6]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_nxt [7]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_nxt [8]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vram_src_mask[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_nxt [9]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [9]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\width_cnt[8]_i_1_n_0 ),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in__0 [0]),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\width_cnt[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in__0 [1]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\width_cnt[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in__0 [2]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\width_cnt[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in__0 [3]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\width_cnt[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in__0 [4]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\width_cnt[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in__0 [5]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\width_cnt[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in__0 [6]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\width_cnt[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in__0 [7]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\width_cnt[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in__0 [8]),
        .Q(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [8]));
  (* FSM_ENCODED_STATES = "DATA2B1_WAIT:00000001000,DATA1B_READ:00000000001,DATA1B_WAIT:00000100000,ERROR:00001000000,CMD_READ:00010000000,CMD_WAIT:00000000100,EXEC:01000000000,DATA2B2_READ:00100000000,EXEC_START:00000000010,DATA2B2_WAIT:10000000000,DATA2B1_READ:00000010000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\FSM_onehot_gpu_state[0]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in3_in ));
  (* FSM_ENCODED_STATES = "DATA2B1_WAIT:00000001000,DATA1B_READ:00000000001,DATA1B_WAIT:00000100000,ERROR:00001000000,CMD_READ:00010000000,CMD_WAIT:00000000100,EXEC:01000000000,DATA2B2_READ:00100000000,EXEC_START:00000000010,DATA2B2_WAIT:10000000000,DATA2B1_READ:00000010000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\FSM_onehot_gpu_state[10]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[10] ));
  (* FSM_ENCODED_STATES = "DATA2B1_WAIT:00000001000,DATA1B_READ:00000000001,DATA1B_WAIT:00000100000,ERROR:00001000000,CMD_READ:00010000000,CMD_WAIT:00000000100,EXEC:01000000000,DATA2B2_READ:00100000000,EXEC_START:00000000010,DATA2B2_WAIT:10000000000,DATA2B1_READ:00000010000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\FSM_onehot_gpu_state[1]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in14_in ));
  (* FSM_ENCODED_STATES = "DATA2B1_WAIT:00000001000,DATA1B_READ:00000000001,DATA1B_WAIT:00000100000,ERROR:00001000000,CMD_READ:00010000000,CMD_WAIT:00000000100,EXEC:01000000000,DATA2B2_READ:00100000000,EXEC_START:00000000010,DATA2B2_WAIT:10000000000,DATA2B1_READ:00000010000" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\FSM_onehot_gpu_state[2]_i_1_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in13_in ));
  (* FSM_ENCODED_STATES = "DATA2B1_WAIT:00000001000,DATA1B_READ:00000000001,DATA1B_WAIT:00000100000,ERROR:00001000000,CMD_READ:00010000000,CMD_WAIT:00000000100,EXEC:01000000000,DATA2B2_READ:00100000000,EXEC_START:00000000010,DATA2B2_WAIT:10000000000,DATA2B1_READ:00000010000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\FSM_onehot_gpu_state[3]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[3] ));
  (* FSM_ENCODED_STATES = "DATA2B1_WAIT:00000001000,DATA1B_READ:00000000001,DATA1B_WAIT:00000100000,ERROR:00001000000,CMD_READ:00010000000,CMD_WAIT:00000000100,EXEC:01000000000,DATA2B2_READ:00100000000,EXEC_START:00000000010,DATA2B2_WAIT:10000000000,DATA2B1_READ:00000010000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\FSM_onehot_gpu_state[4]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in5_in ));
  (* FSM_ENCODED_STATES = "DATA2B1_WAIT:00000001000,DATA1B_READ:00000000001,DATA1B_WAIT:00000100000,ERROR:00001000000,CMD_READ:00010000000,CMD_WAIT:00000000100,EXEC:01000000000,DATA2B2_READ:00100000000,EXEC_START:00000000010,DATA2B2_WAIT:10000000000,DATA2B1_READ:00000010000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\FSM_onehot_gpu_state[5]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[5] ));
  (* FSM_ENCODED_STATES = "DATA2B1_WAIT:00000001000,DATA1B_READ:00000000001,DATA1B_WAIT:00000100000,ERROR:00001000000,CMD_READ:00010000000,CMD_WAIT:00000000100,EXEC:01000000000,DATA2B2_READ:00100000000,EXEC_START:00000000010,DATA2B2_WAIT:10000000000,DATA2B1_READ:00000010000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\FSM_onehot_gpu_state[6]_i_1_n_0 ),
        .Q(gpu_cmd_error_evt));
  (* FSM_ENCODED_STATES = "DATA2B1_WAIT:00000001000,DATA1B_READ:00000000001,DATA1B_WAIT:00000100000,ERROR:00001000000,CMD_READ:00010000000,CMD_WAIT:00000000100,EXEC:01000000000,DATA2B2_READ:00100000000,EXEC_START:00000000010,DATA2B2_WAIT:10000000000,DATA2B1_READ:00000010000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\FSM_onehot_gpu_state[7]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[7] ));
  (* FSM_ENCODED_STATES = "DATA2B1_WAIT:00000001000,DATA1B_READ:00000000001,DATA1B_WAIT:00000100000,ERROR:00001000000,CMD_READ:00010000000,CMD_WAIT:00000000100,EXEC:01000000000,DATA2B2_READ:00100000000,EXEC_START:00000000010,DATA2B2_WAIT:10000000000,DATA2B1_READ:00000010000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\FSM_onehot_gpu_state[8]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in7_in ));
  (* FSM_ENCODED_STATES = "DATA2B1_WAIT:00000001000,DATA1B_READ:00000000001,DATA1B_WAIT:00000100000,ERROR:00001000000,CMD_READ:00010000000,CMD_WAIT:00000000100,EXEC:01000000000,DATA2B2_READ:00100000000,EXEC_START:00000000010,DATA2B2_WAIT:10000000000,DATA2B1_READ:00000010000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\FSM_onehot_gpu_state[9]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_cl_swp_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/exec_all_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[0]),
        .Q(\ogfx_gpu_inst/cfg_dst_cl_swp ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_offset_sel_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/exec_all_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[3]),
        .Q(\ogfx_gpu_inst/dst_offset_sel [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_offset_sel_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/exec_all_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[4]),
        .Q(\ogfx_gpu_inst/dst_offset_sel [1]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align_carry 
       (.CI(\<const0> ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align_carry_n_0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_gpu_inst/dst_px_addr [3:0]),
        .O(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [3:0]),
        .S({dst_px_addr_align_carry_i_1_n_0,dst_px_addr_align_carry_i_2_n_0,dst_px_addr_align_carry_i_3_n_0,dst_px_addr_align_carry_i_4_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align_carry__0 
       (.CI(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align_carry_n_0 ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align_carry__0_n_0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_gpu_inst/dst_px_addr [7:4]),
        .O(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [7:4]),
        .S({dst_px_addr_align_carry__0_i_1_n_0,dst_px_addr_align_carry__0_i_2_n_0,dst_px_addr_align_carry__0_i_3_n_0,dst_px_addr_align_carry__0_i_4_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align_carry__1 
       (.CI(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align_carry__0_n_0 ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align_carry__1_n_0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_gpu_inst/dst_px_addr [11:8]),
        .O(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [11:8]),
        .S({dst_px_addr_align_carry__1_i_1_n_0,dst_px_addr_align_carry__1_i_2_n_0,dst_px_addr_align_carry__1_i_3_n_0,dst_px_addr_align_carry__1_i_4_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align_carry__2 
       (.CI(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align_carry__1_n_0 ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align_carry__2_n_0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align_carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_gpu_inst/dst_px_addr [15:12]),
        .O(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [15:12]),
        .S({dst_px_addr_align_carry__2_i_1_n_0,dst_px_addr_align_carry__2_i_2_n_0,dst_px_addr_align_carry__2_i_3_n_0,dst_px_addr_align_carry__2_i_4_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align_carry__3 
       (.CI(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align_carry__2_n_0 ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align_carry__3_n_0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align_carry__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_gpu_inst/dst_px_addr [19:16]),
        .O(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [19:16]),
        .S({dst_px_addr_align_carry__3_i_1_n_0,dst_px_addr_align_carry__3_i_2_n_0,dst_px_addr_align_carry__3_i_3_n_0,dst_px_addr_align_carry__3_i_4_n_0}));
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align_carry__4 
       (.CI(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align_carry__3_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [20]),
        .S({\<const0> ,\<const0> ,\<const0> ,dst_px_addr_align_carry__4_i_1_n_0}));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_hi_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[0]),
        .Q(\ogfx_gpu_inst/dst_px_addr [16]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_hi_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[1]),
        .Q(\ogfx_gpu_inst/dst_px_addr [17]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_hi_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[2]),
        .Q(\ogfx_gpu_inst/dst_px_addr [18]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_hi_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[3]),
        .Q(\ogfx_gpu_inst/dst_px_addr [19]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_hi_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[4]),
        .Q(\ogfx_gpu_inst/dst_px_addr [20]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[0]),
        .Q(\ogfx_gpu_inst/dst_px_addr [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[10]),
        .Q(\ogfx_gpu_inst/dst_px_addr [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[11]),
        .Q(\ogfx_gpu_inst/dst_px_addr [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[12]),
        .Q(\ogfx_gpu_inst/dst_px_addr [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[13]),
        .Q(\ogfx_gpu_inst/dst_px_addr [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[14]),
        .Q(\ogfx_gpu_inst/dst_px_addr [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[15]),
        .Q(\ogfx_gpu_inst/dst_px_addr [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[1]),
        .Q(\ogfx_gpu_inst/dst_px_addr [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[2]),
        .Q(\ogfx_gpu_inst/dst_px_addr [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[3]),
        .Q(\ogfx_gpu_inst/dst_px_addr [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[4]),
        .Q(\ogfx_gpu_inst/dst_px_addr [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[5]),
        .Q(\ogfx_gpu_inst/dst_px_addr [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[6]),
        .Q(\ogfx_gpu_inst/dst_px_addr [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[7]),
        .Q(\ogfx_gpu_inst/dst_px_addr [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[8]),
        .Q(\ogfx_gpu_inst/dst_px_addr [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[9]),
        .Q(\ogfx_gpu_inst/dst_px_addr [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_x_swp_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/exec_all_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[2]),
        .Q(\ogfx_gpu_inst/cfg_dst_x_swp ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_y_swp_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/exec_all_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[1]),
        .Q(\ogfx_gpu_inst/cfg_dst_y_swp ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/exec_copy_o_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(exec_copy_o_i_1_n_0),
        .Q(\ogfx_gpu_inst/exec_copy ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/exec_copy_trans_o_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(exec_copy_trans_o_i_1_n_0),
        .Q(\ogfx_gpu_inst/exec_copy_trans ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/exec_fill_o_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(exec_fill_o_i_1_n_0),
        .Q(\ogfx_gpu_inst/exec_fill ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[0]),
        .Q(\ogfx_gpu_inst/cfg_fill_color [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[10]),
        .Q(\ogfx_gpu_inst/cfg_fill_color [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[11]),
        .Q(\ogfx_gpu_inst/cfg_fill_color [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[12]),
        .Q(\ogfx_gpu_inst/cfg_fill_color [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[13]),
        .Q(\ogfx_gpu_inst/cfg_fill_color [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[14]),
        .Q(\ogfx_gpu_inst/cfg_fill_color [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[15]),
        .Q(\ogfx_gpu_inst/cfg_fill_color [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[1]),
        .Q(\ogfx_gpu_inst/cfg_fill_color [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[2]),
        .Q(\ogfx_gpu_inst/cfg_fill_color [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[3]),
        .Q(\ogfx_gpu_inst/cfg_fill_color [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[4]),
        .Q(\ogfx_gpu_inst/cfg_fill_color [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[5]),
        .Q(\ogfx_gpu_inst/cfg_fill_color [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[6]),
        .Q(\ogfx_gpu_inst/cfg_fill_color [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[7]),
        .Q(\ogfx_gpu_inst/cfg_fill_color [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[8]),
        .Q(\ogfx_gpu_inst/cfg_fill_color [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/fill_color_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[9]),
        .Q(\ogfx_gpu_inst/cfg_fill_color [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_hi_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[0]),
        .Q(\ogfx_gpu_inst/of0_addr [16]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_hi_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[1]),
        .Q(\ogfx_gpu_inst/of0_addr [17]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_hi_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[2]),
        .Q(\ogfx_gpu_inst/of0_addr [18]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_hi_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[3]),
        .Q(\ogfx_gpu_inst/of0_addr [19]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_hi_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[4]),
        .Q(\ogfx_gpu_inst/of0_addr [20]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[0]),
        .Q(\ogfx_gpu_inst/of0_addr [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[10]),
        .Q(\ogfx_gpu_inst/of0_addr [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[11]),
        .Q(\ogfx_gpu_inst/of0_addr [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[12]),
        .Q(\ogfx_gpu_inst/of0_addr [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[13]),
        .Q(\ogfx_gpu_inst/of0_addr [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[14]),
        .Q(\ogfx_gpu_inst/of0_addr [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[15]),
        .Q(\ogfx_gpu_inst/of0_addr [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[1]),
        .Q(\ogfx_gpu_inst/of0_addr [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[2]),
        .Q(\ogfx_gpu_inst/of0_addr [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[3]),
        .Q(\ogfx_gpu_inst/of0_addr [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[4]),
        .Q(\ogfx_gpu_inst/of0_addr [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[5]),
        .Q(\ogfx_gpu_inst/of0_addr [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[6]),
        .Q(\ogfx_gpu_inst/of0_addr [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[7]),
        .Q(\ogfx_gpu_inst/of0_addr [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[8]),
        .Q(\ogfx_gpu_inst/of0_addr [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of0_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[9]),
        .Q(\ogfx_gpu_inst/of0_addr [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_hi_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[0]),
        .Q(\ogfx_gpu_inst/of1_addr [16]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_hi_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[1]),
        .Q(\ogfx_gpu_inst/of1_addr [17]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_hi_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[2]),
        .Q(\ogfx_gpu_inst/of1_addr [18]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_hi_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[3]),
        .Q(\ogfx_gpu_inst/of1_addr [19]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_hi_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[4]),
        .Q(\ogfx_gpu_inst/of1_addr [20]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[0]),
        .Q(\ogfx_gpu_inst/of1_addr [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[10]),
        .Q(\ogfx_gpu_inst/of1_addr [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[11]),
        .Q(\ogfx_gpu_inst/of1_addr [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[12]),
        .Q(\ogfx_gpu_inst/of1_addr [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[13]),
        .Q(\ogfx_gpu_inst/of1_addr [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[14]),
        .Q(\ogfx_gpu_inst/of1_addr [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[15]),
        .Q(\ogfx_gpu_inst/of1_addr [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[1]),
        .Q(\ogfx_gpu_inst/of1_addr [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[2]),
        .Q(\ogfx_gpu_inst/of1_addr [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[3]),
        .Q(\ogfx_gpu_inst/of1_addr [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[4]),
        .Q(\ogfx_gpu_inst/of1_addr [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[5]),
        .Q(\ogfx_gpu_inst/of1_addr [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[6]),
        .Q(\ogfx_gpu_inst/of1_addr [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[7]),
        .Q(\ogfx_gpu_inst/of1_addr [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[8]),
        .Q(\ogfx_gpu_inst/of1_addr [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of1_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[9]),
        .Q(\ogfx_gpu_inst/of1_addr [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_hi_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[0]),
        .Q(\ogfx_gpu_inst/of2_addr [16]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_hi_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[1]),
        .Q(\ogfx_gpu_inst/of2_addr [17]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_hi_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[2]),
        .Q(\ogfx_gpu_inst/of2_addr [18]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_hi_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[3]),
        .Q(\ogfx_gpu_inst/of2_addr [19]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_hi_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[4]),
        .Q(\ogfx_gpu_inst/of2_addr [20]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[0]),
        .Q(\ogfx_gpu_inst/of2_addr [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[10]),
        .Q(\ogfx_gpu_inst/of2_addr [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[11]),
        .Q(\ogfx_gpu_inst/of2_addr [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[12]),
        .Q(\ogfx_gpu_inst/of2_addr [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[13]),
        .Q(\ogfx_gpu_inst/of2_addr [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[14]),
        .Q(\ogfx_gpu_inst/of2_addr [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[15]),
        .Q(\ogfx_gpu_inst/of2_addr [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[1]),
        .Q(\ogfx_gpu_inst/of2_addr [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[2]),
        .Q(\ogfx_gpu_inst/of2_addr [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[3]),
        .Q(\ogfx_gpu_inst/of2_addr [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[4]),
        .Q(\ogfx_gpu_inst/of2_addr [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[5]),
        .Q(\ogfx_gpu_inst/of2_addr [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[6]),
        .Q(\ogfx_gpu_inst/of2_addr [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[7]),
        .Q(\ogfx_gpu_inst/of2_addr [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[8]),
        .Q(\ogfx_gpu_inst/of2_addr [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of2_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[9]),
        .Q(\ogfx_gpu_inst/of2_addr [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_hi_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[0]),
        .Q(\ogfx_gpu_inst/of3_addr [16]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_hi_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[1]),
        .Q(\ogfx_gpu_inst/of3_addr [17]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_hi_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[2]),
        .Q(\ogfx_gpu_inst/of3_addr [18]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_hi_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[3]),
        .Q(\ogfx_gpu_inst/of3_addr [19]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_hi_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[4]),
        .Q(\ogfx_gpu_inst/of3_addr [20]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[0]),
        .Q(\ogfx_gpu_inst/of3_addr [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[10]),
        .Q(\ogfx_gpu_inst/of3_addr [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[11]),
        .Q(\ogfx_gpu_inst/of3_addr [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[12]),
        .Q(\ogfx_gpu_inst/of3_addr [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[13]),
        .Q(\ogfx_gpu_inst/of3_addr [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[14]),
        .Q(\ogfx_gpu_inst/of3_addr [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[15]),
        .Q(\ogfx_gpu_inst/of3_addr [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[1]),
        .Q(\ogfx_gpu_inst/of3_addr [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[2]),
        .Q(\ogfx_gpu_inst/of3_addr [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[3]),
        .Q(\ogfx_gpu_inst/of3_addr [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[4]),
        .Q(\ogfx_gpu_inst/of3_addr [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[5]),
        .Q(\ogfx_gpu_inst/of3_addr [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[6]),
        .Q(\ogfx_gpu_inst/of3_addr [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[7]),
        .Q(\ogfx_gpu_inst/of3_addr [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[8]),
        .Q(\ogfx_gpu_inst/of3_addr [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/of3_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[9]),
        .Q(\ogfx_gpu_inst/of3_addr [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/pix_op_sel_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/exec_all_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[5]),
        .Q(\ogfx_gpu_inst/cfg_pix_op_sel [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/pix_op_sel_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/exec_all_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[6]),
        .Q(\ogfx_gpu_inst/cfg_pix_op_sel [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/pix_op_sel_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/exec_all_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[7]),
        .Q(\ogfx_gpu_inst/cfg_pix_op_sel [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/pix_op_sel_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/exec_all_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[8]),
        .Q(\ogfx_gpu_inst/cfg_pix_op_sel [3]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/rec_height_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\rec_height[8]_i_1_n_0 ),
        .D(\ogfx_gpu_inst/rec_w_h_nxt ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_gpu_inst/cfg_rec_height [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/rec_height_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\rec_height[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[1]),
        .Q(\ogfx_gpu_inst/cfg_rec_height [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/rec_height_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\rec_height[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[2]),
        .Q(\ogfx_gpu_inst/cfg_rec_height [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/rec_height_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\rec_height[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[3]),
        .Q(\ogfx_gpu_inst/cfg_rec_height [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/rec_height_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\rec_height[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[4]),
        .Q(\ogfx_gpu_inst/cfg_rec_height [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/rec_height_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\rec_height[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[5]),
        .Q(\ogfx_gpu_inst/cfg_rec_height [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/rec_height_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\rec_height[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[6]),
        .Q(\ogfx_gpu_inst/cfg_rec_height [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/rec_height_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\rec_height[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[7]),
        .Q(\ogfx_gpu_inst/cfg_rec_height [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/rec_height_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\rec_height[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[8]),
        .Q(\ogfx_gpu_inst/cfg_rec_height [8]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/rec_width_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/rec_width_wr ),
        .D(\ogfx_gpu_inst/rec_w_h_nxt ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_gpu_inst/cfg_rec_width [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/rec_width_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/rec_width_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[1]),
        .Q(\ogfx_gpu_inst/cfg_rec_width [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/rec_width_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/rec_width_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[2]),
        .Q(\ogfx_gpu_inst/cfg_rec_width [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/rec_width_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/rec_width_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[3]),
        .Q(\ogfx_gpu_inst/cfg_rec_width [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/rec_width_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/rec_width_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[4]),
        .Q(\ogfx_gpu_inst/cfg_rec_width [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/rec_width_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/rec_width_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[5]),
        .Q(\ogfx_gpu_inst/cfg_rec_width [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/rec_width_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/rec_width_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[6]),
        .Q(\ogfx_gpu_inst/cfg_rec_width [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/rec_width_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/rec_width_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[7]),
        .Q(\ogfx_gpu_inst/cfg_rec_width [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/rec_width_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/rec_width_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[8]),
        .Q(\ogfx_gpu_inst/cfg_rec_width [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access ),
        .CLR(puc_rst_IBUF),
        .D(\reg_access[0]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access ),
        .CLR(puc_rst_IBUF),
        .D(\reg_access[1]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access ),
        .CLR(puc_rst_IBUF),
        .D(\reg_access[2]_i_1_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access ),
        .CLR(puc_rst_IBUF),
        .D(\reg_access[3]_i_2_n_0 ),
        .Q(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_cl_swp_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\src_offset_sel[1]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[9]),
        .Q(\ogfx_gpu_inst/cfg_src_cl_swp ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_offset_sel_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\src_offset_sel[1]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[12]),
        .Q(\ogfx_gpu_inst/src_offset_sel [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_offset_sel_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\src_offset_sel[1]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[13]),
        .Q(\ogfx_gpu_inst/src_offset_sel [1]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align_carry 
       (.CI(\<const0> ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align_carry_n_0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_gpu_inst/src_px_addr [3:0]),
        .O(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [3:0]),
        .S({src_px_addr_align_carry_i_1_n_0,src_px_addr_align_carry_i_2_n_0,src_px_addr_align_carry_i_3_n_0,src_px_addr_align_carry_i_4_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align_carry__0 
       (.CI(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align_carry_n_0 ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align_carry__0_n_0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_gpu_inst/src_px_addr [7:4]),
        .O(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [7:4]),
        .S({src_px_addr_align_carry__0_i_1_n_0,src_px_addr_align_carry__0_i_2_n_0,src_px_addr_align_carry__0_i_3_n_0,src_px_addr_align_carry__0_i_4_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align_carry__1 
       (.CI(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align_carry__0_n_0 ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align_carry__1_n_0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_gpu_inst/src_px_addr [11:8]),
        .O(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [11:8]),
        .S({src_px_addr_align_carry__1_i_1_n_0,src_px_addr_align_carry__1_i_2_n_0,src_px_addr_align_carry__1_i_3_n_0,src_px_addr_align_carry__1_i_4_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align_carry__2 
       (.CI(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align_carry__1_n_0 ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align_carry__2_n_0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align_carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_gpu_inst/src_px_addr [15:12]),
        .O(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [15:12]),
        .S({src_px_addr_align_carry__2_i_1_n_0,src_px_addr_align_carry__2_i_2_n_0,src_px_addr_align_carry__2_i_3_n_0,src_px_addr_align_carry__2_i_4_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align_carry__3 
       (.CI(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align_carry__2_n_0 ),
        .CO({\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align_carry__3_n_0 ,\NLW_ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align_carry__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_gpu_inst/src_px_addr [19:16]),
        .O(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [19:16]),
        .S({src_px_addr_align_carry__3_i_1_n_0,src_px_addr_align_carry__3_i_2_n_0,src_px_addr_align_carry__3_i_3_n_0,src_px_addr_align_carry__3_i_4_n_0}));
  CARRY4 \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align_carry__4 
       (.CI(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align_carry__3_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [20]),
        .S({\<const0> ,\<const0> ,\<const0> ,src_px_addr_align_carry__4_i_1_n_0}));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_hi_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[0]),
        .Q(\ogfx_gpu_inst/src_px_addr [16]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_hi_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[1]),
        .Q(\ogfx_gpu_inst/src_px_addr [17]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_hi_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[2]),
        .Q(\ogfx_gpu_inst/src_px_addr [18]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_hi_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[3]),
        .Q(\ogfx_gpu_inst/src_px_addr [19]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_hi_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[4]),
        .Q(\ogfx_gpu_inst/src_px_addr [20]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[0]),
        .Q(\ogfx_gpu_inst/src_px_addr [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[10]),
        .Q(\ogfx_gpu_inst/src_px_addr [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[11]),
        .Q(\ogfx_gpu_inst/src_px_addr [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[12]),
        .Q(\ogfx_gpu_inst/src_px_addr [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[13]),
        .Q(\ogfx_gpu_inst/src_px_addr [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[14]),
        .Q(\ogfx_gpu_inst/src_px_addr [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[15]),
        .Q(\ogfx_gpu_inst/src_px_addr [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[1]),
        .Q(\ogfx_gpu_inst/src_px_addr [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[2]),
        .Q(\ogfx_gpu_inst/src_px_addr [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[3]),
        .Q(\ogfx_gpu_inst/src_px_addr [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[4]),
        .Q(\ogfx_gpu_inst/src_px_addr [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[5]),
        .Q(\ogfx_gpu_inst/src_px_addr [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[6]),
        .Q(\ogfx_gpu_inst/src_px_addr [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[7]),
        .Q(\ogfx_gpu_inst/src_px_addr [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[8]),
        .Q(\ogfx_gpu_inst/src_px_addr [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[9]),
        .Q(\ogfx_gpu_inst/src_px_addr [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_x_swp_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\src_offset_sel[1]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[11]),
        .Q(\ogfx_gpu_inst/cfg_src_x_swp ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/src_y_swp_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\src_offset_sel[1]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[10]),
        .Q(\ogfx_gpu_inst/cfg_src_y_swp ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[0]),
        .Q(\ogfx_gpu_inst/cfg_transparent_color [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[10]),
        .Q(\ogfx_gpu_inst/cfg_transparent_color [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[11]),
        .Q(\ogfx_gpu_inst/cfg_transparent_color [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[12]),
        .Q(\ogfx_gpu_inst/cfg_transparent_color [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[13]),
        .Q(\ogfx_gpu_inst/cfg_transparent_color [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[14]),
        .Q(\ogfx_gpu_inst/cfg_transparent_color [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[15]),
        .Q(\ogfx_gpu_inst/cfg_transparent_color [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[1]),
        .Q(\ogfx_gpu_inst/cfg_transparent_color [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[2]),
        .Q(\ogfx_gpu_inst/cfg_transparent_color [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[3]),
        .Q(\ogfx_gpu_inst/cfg_transparent_color [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[4]),
        .Q(\ogfx_gpu_inst/cfg_transparent_color [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[5]),
        .Q(\ogfx_gpu_inst/cfg_transparent_color [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[6]),
        .Q(\ogfx_gpu_inst/cfg_transparent_color [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[7]),
        .Q(\ogfx_gpu_inst/cfg_transparent_color [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[8]),
        .Q(\ogfx_gpu_inst/cfg_transparent_color [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_wr ),
        .CLR(puc_rst_IBUF),
        .D(gpu_data[9]),
        .Q(\ogfx_gpu_inst/cfg_transparent_color [9]));
  (* FSM_ENCODED_STATES = "STATE_SCANLINE_GTS1_LO:00000000000000000000001,STATE_SCANLINE_DUMMY_HI:00000000000000000000100,STATE_SCANLINE_DUMMY_LO:00000000000000000001000,STATE_RAMWR_REFR_CMD_HI:00000000000000000010000,STATE_RAMWR_REFR_CMD_LO:00000000000000010000000,STATE_CMD_PARAM_LO:00000000000000100000000,STATE_SCANLINE_GTS2_HI:00000000000100000000000,STATE_CMD_HI:00000000010000000000000,STATE_SCANLINE_GTS2_LO:00000000100000000000000,STATE_CMD_LO:00000001000000000000000,STATE_RAMWR_REFR_DATA_HI:00000010000000000000000,STATE_SCANLINE_CMD_HI:00000100000000000000000,STATE_IDLE:00000000000010000000000,STATE_SCANLINE_CMD_LO:00000000001000000000000,STATE_RAMWR_INIT_CMD_HI:00010000000000000000000,STATE_RAMWR_INIT_CMD_LO:00001000000000000000000,STATE_RAMWR_REFR_DATA_LO:00000000000000000100000,STATE_RAMWR_REFR_WAIT:00000000000000001000000,STATE_RAMWR_INIT_DATA_HI:01000000000000000000000,STATE_RAMWR_INIT_DATA_LO:00100000000000000000000,STATE_CMD_PARAM_WAIT:10000000000000000000000,STATE_SCANLINE_GTS1_HI:00000000000000000000010,STATE_CMD_PARAM_HI:00000000000001000000000" *) 
  (* \PinAttr:CLR:HOLD_DETOUR  = "1462" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/lt24_timer_done ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_if_lt24_inst/p_3_in20_in ),
        .Q(\ogfx_if_lt24_inst/p_1_in2_in ));
  (* FSM_ENCODED_STATES = "STATE_SCANLINE_GTS1_LO:00000000000000000000001,STATE_SCANLINE_DUMMY_HI:00000000000000000000100,STATE_SCANLINE_DUMMY_LO:00000000000000000001000,STATE_RAMWR_REFR_CMD_HI:00000000000000000010000,STATE_RAMWR_REFR_CMD_LO:00000000000000010000000,STATE_CMD_PARAM_LO:00000000000000100000000,STATE_SCANLINE_GTS2_HI:00000000000100000000000,STATE_CMD_HI:00000000010000000000000,STATE_SCANLINE_GTS2_LO:00000000100000000000000,STATE_CMD_LO:00000001000000000000000,STATE_RAMWR_REFR_DATA_HI:00000010000000000000000,STATE_SCANLINE_CMD_HI:00000100000000000000000,STATE_IDLE:00000000000010000000000,STATE_SCANLINE_CMD_LO:00000000001000000000000,STATE_RAMWR_INIT_CMD_HI:00010000000000000000000,STATE_RAMWR_INIT_CMD_LO:00001000000000000000000,STATE_RAMWR_REFR_DATA_LO:00000000000000000100000,STATE_RAMWR_REFR_WAIT:00000000000000001000000,STATE_RAMWR_INIT_DATA_HI:01000000000000000000000,STATE_RAMWR_INIT_DATA_LO:00100000000000000000000,STATE_CMD_PARAM_WAIT:10000000000000000000000,STATE_SCANLINE_GTS1_HI:00000000000000000000010,STATE_CMD_PARAM_HI:00000000000001000000000" *) 
  (* \PinAttr:PRE:HOLD_DETOUR  = "1481" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\FSM_onehot_lt24_state[10]_i_1_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[10] ));
  (* FSM_ENCODED_STATES = "STATE_SCANLINE_GTS1_LO:00000000000000000000001,STATE_SCANLINE_DUMMY_HI:00000000000000000000100,STATE_SCANLINE_DUMMY_LO:00000000000000000001000,STATE_RAMWR_REFR_CMD_HI:00000000000000000010000,STATE_RAMWR_REFR_CMD_LO:00000000000000010000000,STATE_CMD_PARAM_LO:00000000000000100000000,STATE_SCANLINE_GTS2_HI:00000000000100000000000,STATE_CMD_HI:00000000010000000000000,STATE_SCANLINE_GTS2_LO:00000000100000000000000,STATE_CMD_LO:00000001000000000000000,STATE_RAMWR_REFR_DATA_HI:00000010000000000000000,STATE_SCANLINE_CMD_HI:00000100000000000000000,STATE_IDLE:00000000000010000000000,STATE_SCANLINE_CMD_LO:00000000001000000000000,STATE_RAMWR_INIT_CMD_HI:00010000000000000000000,STATE_RAMWR_INIT_CMD_LO:00001000000000000000000,STATE_RAMWR_REFR_DATA_LO:00000000000000000100000,STATE_RAMWR_REFR_WAIT:00000000000000001000000,STATE_RAMWR_INIT_DATA_HI:01000000000000000000000,STATE_RAMWR_INIT_DATA_LO:00100000000000000000000,STATE_CMD_PARAM_WAIT:10000000000000000000000,STATE_SCANLINE_GTS1_HI:00000000000000000000010,STATE_CMD_PARAM_HI:00000000000001000000000" *) 
  (* \PinAttr:CLR:HOLD_DETOUR  = "1458" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/lt24_timer_done ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_if_lt24_inst/p_1_in ),
        .Q(\ogfx_if_lt24_inst/p_7_in ));
  (* FSM_ENCODED_STATES = "STATE_SCANLINE_GTS1_LO:00000000000000000000001,STATE_SCANLINE_DUMMY_HI:00000000000000000000100,STATE_SCANLINE_DUMMY_LO:00000000000000000001000,STATE_RAMWR_REFR_CMD_HI:00000000000000000010000,STATE_RAMWR_REFR_CMD_LO:00000000000000010000000,STATE_CMD_PARAM_LO:00000000000000100000000,STATE_SCANLINE_GTS2_HI:00000000000100000000000,STATE_CMD_HI:00000000010000000000000,STATE_SCANLINE_GTS2_LO:00000000100000000000000,STATE_CMD_LO:00000001000000000000000,STATE_RAMWR_REFR_DATA_HI:00000010000000000000000,STATE_SCANLINE_CMD_HI:00000100000000000000000,STATE_IDLE:00000000000010000000000,STATE_SCANLINE_CMD_LO:00000000001000000000000,STATE_RAMWR_INIT_CMD_HI:00010000000000000000000,STATE_RAMWR_INIT_CMD_LO:00001000000000000000000,STATE_RAMWR_REFR_DATA_LO:00000000000000000100000,STATE_RAMWR_REFR_WAIT:00000000000000001000000,STATE_RAMWR_INIT_DATA_HI:01000000000000000000000,STATE_RAMWR_INIT_DATA_LO:00100000000000000000000,STATE_CMD_PARAM_WAIT:10000000000000000000000,STATE_SCANLINE_GTS1_HI:00000000000000000000010,STATE_CMD_PARAM_HI:00000000000001000000000" *) 
  (* \PinAttr:CLR:HOLD_DETOUR  = "1460" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\FSM_onehot_lt24_state[12]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/p_1_in24_in ));
  (* FSM_ENCODED_STATES = "STATE_SCANLINE_GTS1_LO:00000000000000000000001,STATE_SCANLINE_DUMMY_HI:00000000000000000000100,STATE_SCANLINE_DUMMY_LO:00000000000000000001000,STATE_RAMWR_REFR_CMD_HI:00000000000000000010000,STATE_RAMWR_REFR_CMD_LO:00000000000000010000000,STATE_CMD_PARAM_LO:00000000000000100000000,STATE_SCANLINE_GTS2_HI:00000000000100000000000,STATE_CMD_HI:00000000010000000000000,STATE_SCANLINE_GTS2_LO:00000000100000000000000,STATE_CMD_LO:00000001000000000000000,STATE_RAMWR_REFR_DATA_HI:00000010000000000000000,STATE_SCANLINE_CMD_HI:00000100000000000000000,STATE_IDLE:00000000000010000000000,STATE_SCANLINE_CMD_LO:00000000001000000000000,STATE_RAMWR_INIT_CMD_HI:00010000000000000000000,STATE_RAMWR_INIT_CMD_LO:00001000000000000000000,STATE_RAMWR_REFR_DATA_LO:00000000000000000100000,STATE_RAMWR_REFR_WAIT:00000000000000001000000,STATE_RAMWR_INIT_DATA_HI:01000000000000000000000,STATE_RAMWR_INIT_DATA_LO:00100000000000000000000,STATE_CMD_PARAM_WAIT:10000000000000000000000,STATE_SCANLINE_GTS1_HI:00000000000000000000010,STATE_CMD_PARAM_HI:00000000000001000000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/lt24_timer_done ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[15] ),
        .Q(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[13] ));
  (* FSM_ENCODED_STATES = "STATE_SCANLINE_GTS1_LO:00000000000000000000001,STATE_SCANLINE_DUMMY_HI:00000000000000000000100,STATE_SCANLINE_DUMMY_LO:00000000000000000001000,STATE_RAMWR_REFR_CMD_HI:00000000000000000010000,STATE_RAMWR_REFR_CMD_LO:00000000000000010000000,STATE_CMD_PARAM_LO:00000000000000100000000,STATE_SCANLINE_GTS2_HI:00000000000100000000000,STATE_CMD_HI:00000000010000000000000,STATE_SCANLINE_GTS2_LO:00000000100000000000000,STATE_CMD_LO:00000001000000000000000,STATE_RAMWR_REFR_DATA_HI:00000010000000000000000,STATE_SCANLINE_CMD_HI:00000100000000000000000,STATE_IDLE:00000000000010000000000,STATE_SCANLINE_CMD_LO:00000000001000000000000,STATE_RAMWR_INIT_CMD_HI:00010000000000000000000,STATE_RAMWR_INIT_CMD_LO:00001000000000000000000,STATE_RAMWR_REFR_DATA_LO:00000000000000000100000,STATE_RAMWR_REFR_WAIT:00000000000000001000000,STATE_RAMWR_INIT_DATA_HI:01000000000000000000000,STATE_RAMWR_INIT_DATA_LO:00100000000000000000000,STATE_CMD_PARAM_WAIT:10000000000000000000000,STATE_SCANLINE_GTS1_HI:00000000000000000000010,STATE_CMD_PARAM_HI:00000000000001000000000" *) 
  (* \PinAttr:CLR:HOLD_DETOUR  = "1458" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/lt24_timer_done ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_if_lt24_inst/p_5_in22_in ),
        .Q(\ogfx_if_lt24_inst/p_1_in ));
  (* FSM_ENCODED_STATES = "STATE_SCANLINE_GTS1_LO:00000000000000000000001,STATE_SCANLINE_DUMMY_HI:00000000000000000000100,STATE_SCANLINE_DUMMY_LO:00000000000000000001000,STATE_RAMWR_REFR_CMD_HI:00000000000000000010000,STATE_RAMWR_REFR_CMD_LO:00000000000000010000000,STATE_CMD_PARAM_LO:00000000000000100000000,STATE_SCANLINE_GTS2_HI:00000000000100000000000,STATE_CMD_HI:00000000010000000000000,STATE_SCANLINE_GTS2_LO:00000000100000000000000,STATE_CMD_LO:00000001000000000000000,STATE_RAMWR_REFR_DATA_HI:00000010000000000000000,STATE_SCANLINE_CMD_HI:00000100000000000000000,STATE_IDLE:00000000000010000000000,STATE_SCANLINE_CMD_LO:00000000001000000000000,STATE_RAMWR_INIT_CMD_HI:00010000000000000000000,STATE_RAMWR_INIT_CMD_LO:00001000000000000000000,STATE_RAMWR_REFR_DATA_LO:00000000000000000100000,STATE_RAMWR_REFR_WAIT:00000000000000001000000,STATE_RAMWR_INIT_DATA_HI:01000000000000000000000,STATE_RAMWR_INIT_DATA_LO:00100000000000000000000,STATE_CMD_PARAM_WAIT:10000000000000000000000,STATE_SCANLINE_GTS1_HI:00000000000000000000010,STATE_CMD_PARAM_HI:00000000000001000000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\FSM_onehot_lt24_state[15]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[15] ));
  (* FSM_ENCODED_STATES = "STATE_SCANLINE_GTS1_LO:00000000000000000000001,STATE_SCANLINE_DUMMY_HI:00000000000000000000100,STATE_SCANLINE_DUMMY_LO:00000000000000000001000,STATE_RAMWR_REFR_CMD_HI:00000000000000000010000,STATE_RAMWR_REFR_CMD_LO:00000000000000010000000,STATE_CMD_PARAM_LO:00000000000000100000000,STATE_SCANLINE_GTS2_HI:00000000000100000000000,STATE_CMD_HI:00000000010000000000000,STATE_SCANLINE_GTS2_LO:00000000100000000000000,STATE_CMD_LO:00000001000000000000000,STATE_RAMWR_REFR_DATA_HI:00000010000000000000000,STATE_SCANLINE_CMD_HI:00000100000000000000000,STATE_IDLE:00000000000010000000000,STATE_SCANLINE_CMD_LO:00000000001000000000000,STATE_RAMWR_INIT_CMD_HI:00010000000000000000000,STATE_RAMWR_INIT_CMD_LO:00001000000000000000000,STATE_RAMWR_REFR_DATA_LO:00000000000000000100000,STATE_RAMWR_REFR_WAIT:00000000000000001000000,STATE_RAMWR_INIT_DATA_HI:01000000000000000000000,STATE_RAMWR_INIT_DATA_LO:00100000000000000000000,STATE_CMD_PARAM_WAIT:10000000000000000000000,STATE_SCANLINE_GTS1_HI:00000000000000000000010,STATE_CMD_PARAM_HI:00000000000001000000000" *) 
  (* \PinAttr:CLR:HOLD_DETOUR  = "1481" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg[16] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\FSM_onehot_lt24_state[16]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/p_0_in13_in ));
  (* FSM_ENCODED_STATES = "STATE_SCANLINE_GTS1_LO:00000000000000000000001,STATE_SCANLINE_DUMMY_HI:00000000000000000000100,STATE_SCANLINE_DUMMY_LO:00000000000000000001000,STATE_RAMWR_REFR_CMD_HI:00000000000000000010000,STATE_RAMWR_REFR_CMD_LO:00000000000000010000000,STATE_CMD_PARAM_LO:00000000000000100000000,STATE_SCANLINE_GTS2_HI:00000000000100000000000,STATE_CMD_HI:00000000010000000000000,STATE_SCANLINE_GTS2_LO:00000000100000000000000,STATE_CMD_LO:00000001000000000000000,STATE_RAMWR_REFR_DATA_HI:00000010000000000000000,STATE_SCANLINE_CMD_HI:00000100000000000000000,STATE_IDLE:00000000000010000000000,STATE_SCANLINE_CMD_LO:00000000001000000000000,STATE_RAMWR_INIT_CMD_HI:00010000000000000000000,STATE_RAMWR_INIT_CMD_LO:00001000000000000000000,STATE_RAMWR_REFR_DATA_LO:00000000000000000100000,STATE_RAMWR_REFR_WAIT:00000000000000001000000,STATE_RAMWR_INIT_DATA_HI:01000000000000000000000,STATE_RAMWR_INIT_DATA_LO:00100000000000000000000,STATE_CMD_PARAM_WAIT:10000000000000000000000,STATE_SCANLINE_GTS1_HI:00000000000000000000010,STATE_CMD_PARAM_HI:00000000000001000000000" *) 
  (* \PinAttr:CLR:HOLD_DETOUR  = "1462" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg[17] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/lt24_timer_done ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_if_lt24_inst/p_1_in24_in ),
        .Q(\ogfx_if_lt24_inst/p_0_in18_in ));
  (* FSM_ENCODED_STATES = "STATE_SCANLINE_GTS1_LO:00000000000000000000001,STATE_SCANLINE_DUMMY_HI:00000000000000000000100,STATE_SCANLINE_DUMMY_LO:00000000000000000001000,STATE_RAMWR_REFR_CMD_HI:00000000000000000010000,STATE_RAMWR_REFR_CMD_LO:00000000000000010000000,STATE_CMD_PARAM_LO:00000000000000100000000,STATE_SCANLINE_GTS2_HI:00000000000100000000000,STATE_CMD_HI:00000000010000000000000,STATE_SCANLINE_GTS2_LO:00000000100000000000000,STATE_CMD_LO:00000001000000000000000,STATE_RAMWR_REFR_DATA_HI:00000010000000000000000,STATE_SCANLINE_CMD_HI:00000100000000000000000,STATE_IDLE:00000000000010000000000,STATE_SCANLINE_CMD_LO:00000000001000000000000,STATE_RAMWR_INIT_CMD_HI:00010000000000000000000,STATE_RAMWR_INIT_CMD_LO:00001000000000000000000,STATE_RAMWR_REFR_DATA_LO:00000000000000000100000,STATE_RAMWR_REFR_WAIT:00000000000000001000000,STATE_RAMWR_INIT_DATA_HI:01000000000000000000000,STATE_RAMWR_INIT_DATA_LO:00100000000000000000000,STATE_CMD_PARAM_WAIT:10000000000000000000000,STATE_SCANLINE_GTS1_HI:00000000000000000000010,STATE_CMD_PARAM_HI:00000000000001000000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg[18] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\FSM_onehot_lt24_state[18]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[18] ));
  (* FSM_ENCODED_STATES = "STATE_SCANLINE_GTS1_LO:00000000000000000000001,STATE_SCANLINE_DUMMY_HI:00000000000000000000100,STATE_SCANLINE_DUMMY_LO:00000000000000000001000,STATE_RAMWR_REFR_CMD_HI:00000000000000000010000,STATE_RAMWR_REFR_CMD_LO:00000000000000010000000,STATE_CMD_PARAM_LO:00000000000000100000000,STATE_SCANLINE_GTS2_HI:00000000000100000000000,STATE_CMD_HI:00000000010000000000000,STATE_SCANLINE_GTS2_LO:00000000100000000000000,STATE_CMD_LO:00000001000000000000000,STATE_RAMWR_REFR_DATA_HI:00000010000000000000000,STATE_SCANLINE_CMD_HI:00000100000000000000000,STATE_IDLE:00000000000010000000000,STATE_SCANLINE_CMD_LO:00000000001000000000000,STATE_RAMWR_INIT_CMD_HI:00010000000000000000000,STATE_RAMWR_INIT_CMD_LO:00001000000000000000000,STATE_RAMWR_REFR_DATA_LO:00000000000000000100000,STATE_RAMWR_REFR_WAIT:00000000000000001000000,STATE_RAMWR_INIT_DATA_HI:01000000000000000000000,STATE_RAMWR_INIT_DATA_LO:00100000000000000000000,STATE_CMD_PARAM_WAIT:10000000000000000000000,STATE_SCANLINE_GTS1_HI:00000000000000000000010,STATE_CMD_PARAM_HI:00000000000001000000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg[19] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/lt24_timer_done ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[18] ),
        .Q(\ogfx_if_lt24_inst/p_1_in16_in ));
  (* FSM_ENCODED_STATES = "STATE_SCANLINE_GTS1_LO:00000000000000000000001,STATE_SCANLINE_DUMMY_HI:00000000000000000000100,STATE_SCANLINE_DUMMY_LO:00000000000000000001000,STATE_RAMWR_REFR_CMD_HI:00000000000000000010000,STATE_RAMWR_REFR_CMD_LO:00000000000000010000000,STATE_CMD_PARAM_LO:00000000000000100000000,STATE_SCANLINE_GTS2_HI:00000000000100000000000,STATE_CMD_HI:00000000010000000000000,STATE_SCANLINE_GTS2_LO:00000000100000000000000,STATE_CMD_LO:00000001000000000000000,STATE_RAMWR_REFR_DATA_HI:00000010000000000000000,STATE_SCANLINE_CMD_HI:00000100000000000000000,STATE_IDLE:00000000000010000000000,STATE_SCANLINE_CMD_LO:00000000001000000000000,STATE_RAMWR_INIT_CMD_HI:00010000000000000000000,STATE_RAMWR_INIT_CMD_LO:00001000000000000000000,STATE_RAMWR_REFR_DATA_LO:00000000000000000100000,STATE_RAMWR_REFR_WAIT:00000000000000001000000,STATE_RAMWR_INIT_DATA_HI:01000000000000000000000,STATE_RAMWR_INIT_DATA_LO:00100000000000000000000,STATE_CMD_PARAM_WAIT:10000000000000000000000,STATE_SCANLINE_GTS1_HI:00000000000000000000010,STATE_CMD_PARAM_HI:00000000000001000000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\FSM_onehot_lt24_state[1]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/p_5_in22_in ));
  (* FSM_ENCODED_STATES = "STATE_SCANLINE_GTS1_LO:00000000000000000000001,STATE_SCANLINE_DUMMY_HI:00000000000000000000100,STATE_SCANLINE_DUMMY_LO:00000000000000000001000,STATE_RAMWR_REFR_CMD_HI:00000000000000000010000,STATE_RAMWR_REFR_CMD_LO:00000000000000010000000,STATE_CMD_PARAM_LO:00000000000000100000000,STATE_SCANLINE_GTS2_HI:00000000000100000000000,STATE_CMD_HI:00000000010000000000000,STATE_SCANLINE_GTS2_LO:00000000100000000000000,STATE_CMD_LO:00000001000000000000000,STATE_RAMWR_REFR_DATA_HI:00000010000000000000000,STATE_SCANLINE_CMD_HI:00000100000000000000000,STATE_IDLE:00000000000010000000000,STATE_SCANLINE_CMD_LO:00000000001000000000000,STATE_RAMWR_INIT_CMD_HI:00010000000000000000000,STATE_RAMWR_INIT_CMD_LO:00001000000000000000000,STATE_RAMWR_REFR_DATA_LO:00000000000000000100000,STATE_RAMWR_REFR_WAIT:00000000000000001000000,STATE_RAMWR_INIT_DATA_HI:01000000000000000000000,STATE_RAMWR_INIT_DATA_LO:00100000000000000000000,STATE_CMD_PARAM_WAIT:10000000000000000000000,STATE_SCANLINE_GTS1_HI:00000000000000000000010,STATE_CMD_PARAM_HI:00000000000001000000000" *) 
  (* \PinAttr:CLR:HOLD_DETOUR  = "1441" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg[20] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/lt24_timer_done ),
        .CLR(puc_rst_IBUF),
        .D(\FSM_onehot_lt24_state[20]_i_2_n_0 ),
        .Q(\ogfx_if_lt24_inst/p_10_in ));
  (* FSM_ENCODED_STATES = "STATE_SCANLINE_GTS1_LO:00000000000000000000001,STATE_SCANLINE_DUMMY_HI:00000000000000000000100,STATE_SCANLINE_DUMMY_LO:00000000000000000001000,STATE_RAMWR_REFR_CMD_HI:00000000000000000010000,STATE_RAMWR_REFR_CMD_LO:00000000000000010000000,STATE_CMD_PARAM_LO:00000000000000100000000,STATE_SCANLINE_GTS2_HI:00000000000100000000000,STATE_CMD_HI:00000000010000000000000,STATE_SCANLINE_GTS2_LO:00000000100000000000000,STATE_CMD_LO:00000001000000000000000,STATE_RAMWR_REFR_DATA_HI:00000010000000000000000,STATE_SCANLINE_CMD_HI:00000100000000000000000,STATE_IDLE:00000000000010000000000,STATE_SCANLINE_CMD_LO:00000000001000000000000,STATE_RAMWR_INIT_CMD_HI:00010000000000000000000,STATE_RAMWR_INIT_CMD_LO:00001000000000000000000,STATE_RAMWR_REFR_DATA_LO:00000000000000000100000,STATE_RAMWR_REFR_WAIT:00000000000000001000000,STATE_RAMWR_INIT_DATA_HI:01000000000000000000000,STATE_RAMWR_INIT_DATA_LO:00100000000000000000000,STATE_CMD_PARAM_WAIT:10000000000000000000000,STATE_SCANLINE_GTS1_HI:00000000000000000000010,STATE_CMD_PARAM_HI:00000000000001000000000" *) 
  (* \PinAttr:CLR:HOLD_DETOUR  = "1440" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg[21] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\FSM_onehot_lt24_state[21]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/p_1_in14_in ));
  (* FSM_ENCODED_STATES = "STATE_SCANLINE_GTS1_LO:00000000000000000000001,STATE_SCANLINE_DUMMY_HI:00000000000000000000100,STATE_SCANLINE_DUMMY_LO:00000000000000000001000,STATE_RAMWR_REFR_CMD_HI:00000000000000000010000,STATE_RAMWR_REFR_CMD_LO:00000000000000010000000,STATE_CMD_PARAM_LO:00000000000000100000000,STATE_SCANLINE_GTS2_HI:00000000000100000000000,STATE_CMD_HI:00000000010000000000000,STATE_SCANLINE_GTS2_LO:00000000100000000000000,STATE_CMD_LO:00000001000000000000000,STATE_RAMWR_REFR_DATA_HI:00000010000000000000000,STATE_SCANLINE_CMD_HI:00000100000000000000000,STATE_IDLE:00000000000010000000000,STATE_SCANLINE_CMD_LO:00000000001000000000000,STATE_RAMWR_INIT_CMD_HI:00010000000000000000000,STATE_RAMWR_INIT_CMD_LO:00001000000000000000000,STATE_RAMWR_REFR_DATA_LO:00000000000000000100000,STATE_RAMWR_REFR_WAIT:00000000000000001000000,STATE_RAMWR_INIT_DATA_HI:01000000000000000000000,STATE_RAMWR_INIT_DATA_LO:00100000000000000000000,STATE_CMD_PARAM_WAIT:10000000000000000000000,STATE_SCANLINE_GTS1_HI:00000000000000000000010,STATE_CMD_PARAM_HI:00000000000001000000000" *) 
  (* \PinAttr:CLR:HOLD_DETOUR  = "1480" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg[22] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\FSM_onehot_lt24_state[22]_i_1_n_0 ),
        .Q(lt24_status[1]));
  (* FSM_ENCODED_STATES = "STATE_SCANLINE_GTS1_LO:00000000000000000000001,STATE_SCANLINE_DUMMY_HI:00000000000000000000100,STATE_SCANLINE_DUMMY_LO:00000000000000000001000,STATE_RAMWR_REFR_CMD_HI:00000000000000000010000,STATE_RAMWR_REFR_CMD_LO:00000000000000010000000,STATE_CMD_PARAM_LO:00000000000000100000000,STATE_SCANLINE_GTS2_HI:00000000000100000000000,STATE_CMD_HI:00000000010000000000000,STATE_SCANLINE_GTS2_LO:00000000100000000000000,STATE_CMD_LO:00000001000000000000000,STATE_RAMWR_REFR_DATA_HI:00000010000000000000000,STATE_SCANLINE_CMD_HI:00000100000000000000000,STATE_IDLE:00000000000010000000000,STATE_SCANLINE_CMD_LO:00000000001000000000000,STATE_RAMWR_INIT_CMD_HI:00010000000000000000000,STATE_RAMWR_INIT_CMD_LO:00001000000000000000000,STATE_RAMWR_REFR_DATA_LO:00000000000000000100000,STATE_RAMWR_REFR_WAIT:00000000000000001000000,STATE_RAMWR_INIT_DATA_HI:01000000000000000000000,STATE_RAMWR_INIT_DATA_LO:00100000000000000000000,STATE_CMD_PARAM_WAIT:10000000000000000000000,STATE_SCANLINE_GTS1_HI:00000000000000000000010,STATE_CMD_PARAM_HI:00000000000001000000000" *) 
  (* \PinAttr:CLR:HOLD_DETOUR  = "1462" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/lt24_timer_done ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_if_lt24_inst/p_2_in19_in ),
        .Q(\ogfx_if_lt24_inst/p_3_in20_in ));
  (* FSM_ENCODED_STATES = "STATE_SCANLINE_GTS1_LO:00000000000000000000001,STATE_SCANLINE_DUMMY_HI:00000000000000000000100,STATE_SCANLINE_DUMMY_LO:00000000000000000001000,STATE_RAMWR_REFR_CMD_HI:00000000000000000010000,STATE_RAMWR_REFR_CMD_LO:00000000000000010000000,STATE_CMD_PARAM_LO:00000000000000100000000,STATE_SCANLINE_GTS2_HI:00000000000100000000000,STATE_CMD_HI:00000000010000000000000,STATE_SCANLINE_GTS2_LO:00000000100000000000000,STATE_CMD_LO:00000001000000000000000,STATE_RAMWR_REFR_DATA_HI:00000010000000000000000,STATE_SCANLINE_CMD_HI:00000100000000000000000,STATE_IDLE:00000000000010000000000,STATE_SCANLINE_CMD_LO:00000000001000000000000,STATE_RAMWR_INIT_CMD_HI:00010000000000000000000,STATE_RAMWR_INIT_CMD_LO:00001000000000000000000,STATE_RAMWR_REFR_DATA_LO:00000000000000000100000,STATE_RAMWR_REFR_WAIT:00000000000000001000000,STATE_RAMWR_INIT_DATA_HI:01000000000000000000000,STATE_RAMWR_INIT_DATA_LO:00100000000000000000000,STATE_CMD_PARAM_WAIT:10000000000000000000000,STATE_SCANLINE_GTS1_HI:00000000000000000000010,STATE_CMD_PARAM_HI:00000000000001000000000" *) 
  (* \PinAttr:CLR:HOLD_DETOUR  = "1462" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/lt24_timer_done ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_if_lt24_inst/p_0_in18_in ),
        .Q(\ogfx_if_lt24_inst/p_2_in19_in ));
  (* FSM_ENCODED_STATES = "STATE_SCANLINE_GTS1_LO:00000000000000000000001,STATE_SCANLINE_DUMMY_HI:00000000000000000000100,STATE_SCANLINE_DUMMY_LO:00000000000000000001000,STATE_RAMWR_REFR_CMD_HI:00000000000000000010000,STATE_RAMWR_REFR_CMD_LO:00000000000000010000000,STATE_CMD_PARAM_LO:00000000000000100000000,STATE_SCANLINE_GTS2_HI:00000000000100000000000,STATE_CMD_HI:00000000010000000000000,STATE_SCANLINE_GTS2_LO:00000000100000000000000,STATE_CMD_LO:00000001000000000000000,STATE_RAMWR_REFR_DATA_HI:00000010000000000000000,STATE_SCANLINE_CMD_HI:00000100000000000000000,STATE_IDLE:00000000000010000000000,STATE_SCANLINE_CMD_LO:00000000001000000000000,STATE_RAMWR_INIT_CMD_HI:00010000000000000000000,STATE_RAMWR_INIT_CMD_LO:00001000000000000000000,STATE_RAMWR_REFR_DATA_LO:00000000000000000100000,STATE_RAMWR_REFR_WAIT:00000000000000001000000,STATE_RAMWR_INIT_DATA_HI:01000000000000000000000,STATE_RAMWR_INIT_DATA_LO:00100000000000000000000,STATE_CMD_PARAM_WAIT:10000000000000000000000,STATE_SCANLINE_GTS1_HI:00000000000000000000010,STATE_CMD_PARAM_HI:00000000000001000000000" *) 
  (* \PinAttr:CLR:HOLD_DETOUR  = "1453" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\FSM_onehot_lt24_state[4]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/p_0_in15_in ));
  (* FSM_ENCODED_STATES = "STATE_SCANLINE_GTS1_LO:00000000000000000000001,STATE_SCANLINE_DUMMY_HI:00000000000000000000100,STATE_SCANLINE_DUMMY_LO:00000000000000000001000,STATE_RAMWR_REFR_CMD_HI:00000000000000000010000,STATE_RAMWR_REFR_CMD_LO:00000000000000010000000,STATE_CMD_PARAM_LO:00000000000000100000000,STATE_SCANLINE_GTS2_HI:00000000000100000000000,STATE_CMD_HI:00000000010000000000000,STATE_SCANLINE_GTS2_LO:00000000100000000000000,STATE_CMD_LO:00000001000000000000000,STATE_RAMWR_REFR_DATA_HI:00000010000000000000000,STATE_SCANLINE_CMD_HI:00000100000000000000000,STATE_IDLE:00000000000010000000000,STATE_SCANLINE_CMD_LO:00000000001000000000000,STATE_RAMWR_INIT_CMD_HI:00010000000000000000000,STATE_RAMWR_INIT_CMD_LO:00001000000000000000000,STATE_RAMWR_REFR_DATA_LO:00000000000000000100000,STATE_RAMWR_REFR_WAIT:00000000000000001000000,STATE_RAMWR_INIT_DATA_HI:01000000000000000000000,STATE_RAMWR_INIT_DATA_LO:00100000000000000000000,STATE_CMD_PARAM_WAIT:10000000000000000000000,STATE_SCANLINE_GTS1_HI:00000000000000000000010,STATE_CMD_PARAM_HI:00000000000001000000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\FSM_onehot_lt24_state[5]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/p_1_in4_in ));
  (* FSM_ENCODED_STATES = "STATE_SCANLINE_GTS1_LO:00000000000000000000001,STATE_SCANLINE_DUMMY_HI:00000000000000000000100,STATE_SCANLINE_DUMMY_LO:00000000000000000001000,STATE_RAMWR_REFR_CMD_HI:00000000000000000010000,STATE_RAMWR_REFR_CMD_LO:00000000000000010000000,STATE_CMD_PARAM_LO:00000000000000100000000,STATE_SCANLINE_GTS2_HI:00000000000100000000000,STATE_CMD_HI:00000000010000000000000,STATE_SCANLINE_GTS2_LO:00000000100000000000000,STATE_CMD_LO:00000001000000000000000,STATE_RAMWR_REFR_DATA_HI:00000010000000000000000,STATE_SCANLINE_CMD_HI:00000100000000000000000,STATE_IDLE:00000000000010000000000,STATE_SCANLINE_CMD_LO:00000000001000000000000,STATE_RAMWR_INIT_CMD_HI:00010000000000000000000,STATE_RAMWR_INIT_CMD_LO:00001000000000000000000,STATE_RAMWR_REFR_DATA_LO:00000000000000000100000,STATE_RAMWR_REFR_WAIT:00000000000000001000000,STATE_RAMWR_INIT_DATA_HI:01000000000000000000000,STATE_RAMWR_INIT_DATA_LO:00100000000000000000000,STATE_CMD_PARAM_WAIT:10000000000000000000000,STATE_SCANLINE_GTS1_HI:00000000000000000000010,STATE_CMD_PARAM_HI:00000000000001000000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\FSM_onehot_lt24_state[6]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/p_2_in11_in ));
  (* FSM_ENCODED_STATES = "STATE_SCANLINE_GTS1_LO:00000000000000000000001,STATE_SCANLINE_DUMMY_HI:00000000000000000000100,STATE_SCANLINE_DUMMY_LO:00000000000000000001000,STATE_RAMWR_REFR_CMD_HI:00000000000000000010000,STATE_RAMWR_REFR_CMD_LO:00000000000000010000000,STATE_CMD_PARAM_LO:00000000000000100000000,STATE_SCANLINE_GTS2_HI:00000000000100000000000,STATE_CMD_HI:00000000010000000000000,STATE_SCANLINE_GTS2_LO:00000000100000000000000,STATE_CMD_LO:00000001000000000000000,STATE_RAMWR_REFR_DATA_HI:00000010000000000000000,STATE_SCANLINE_CMD_HI:00000100000000000000000,STATE_IDLE:00000000000010000000000,STATE_SCANLINE_CMD_LO:00000000001000000000000,STATE_RAMWR_INIT_CMD_HI:00010000000000000000000,STATE_RAMWR_INIT_CMD_LO:00001000000000000000000,STATE_RAMWR_REFR_DATA_LO:00000000000000000100000,STATE_RAMWR_REFR_WAIT:00000000000000001000000,STATE_RAMWR_INIT_DATA_HI:01000000000000000000000,STATE_RAMWR_INIT_DATA_LO:00100000000000000000000,STATE_CMD_PARAM_WAIT:10000000000000000000000,STATE_SCANLINE_GTS1_HI:00000000000000000000010,STATE_CMD_PARAM_HI:00000000000001000000000" *) 
  (* \PinAttr:CLR:HOLD_DETOUR  = "1480" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\FSM_onehot_lt24_state[7]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/refresh_trigger_clr ));
  (* FSM_ENCODED_STATES = "STATE_SCANLINE_GTS1_LO:00000000000000000000001,STATE_SCANLINE_DUMMY_HI:00000000000000000000100,STATE_SCANLINE_DUMMY_LO:00000000000000000001000,STATE_RAMWR_REFR_CMD_HI:00000000000000000010000,STATE_RAMWR_REFR_CMD_LO:00000000000000010000000,STATE_CMD_PARAM_LO:00000000000000100000000,STATE_SCANLINE_GTS2_HI:00000000000100000000000,STATE_CMD_HI:00000000010000000000000,STATE_SCANLINE_GTS2_LO:00000000100000000000000,STATE_CMD_LO:00000001000000000000000,STATE_RAMWR_REFR_DATA_HI:00000010000000000000000,STATE_SCANLINE_CMD_HI:00000100000000000000000,STATE_IDLE:00000000000010000000000,STATE_SCANLINE_CMD_LO:00000000001000000000000,STATE_RAMWR_INIT_CMD_HI:00010000000000000000000,STATE_RAMWR_INIT_CMD_LO:00001000000000000000000,STATE_RAMWR_REFR_DATA_LO:00000000000000000100000,STATE_RAMWR_REFR_WAIT:00000000000000001000000,STATE_RAMWR_INIT_DATA_HI:01000000000000000000000,STATE_RAMWR_INIT_DATA_LO:00100000000000000000000,STATE_CMD_PARAM_WAIT:10000000000000000000000,STATE_SCANLINE_GTS1_HI:00000000000000000000010,STATE_CMD_PARAM_HI:00000000000001000000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\FSM_onehot_lt24_state[8]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[8] ));
  (* FSM_ENCODED_STATES = "STATE_SCANLINE_GTS1_LO:00000000000000000000001,STATE_SCANLINE_DUMMY_HI:00000000000000000000100,STATE_SCANLINE_DUMMY_LO:00000000000000000001000,STATE_RAMWR_REFR_CMD_HI:00000000000000000010000,STATE_RAMWR_REFR_CMD_LO:00000000000000010000000,STATE_CMD_PARAM_LO:00000000000000100000000,STATE_SCANLINE_GTS2_HI:00000000000100000000000,STATE_CMD_HI:00000000010000000000000,STATE_SCANLINE_GTS2_LO:00000000100000000000000,STATE_CMD_LO:00000001000000000000000,STATE_RAMWR_REFR_DATA_HI:00000010000000000000000,STATE_SCANLINE_CMD_HI:00000100000000000000000,STATE_IDLE:00000000000010000000000,STATE_SCANLINE_CMD_LO:00000000001000000000000,STATE_RAMWR_INIT_CMD_HI:00010000000000000000000,STATE_RAMWR_INIT_CMD_LO:00001000000000000000000,STATE_RAMWR_REFR_DATA_LO:00000000000000000100000,STATE_RAMWR_REFR_WAIT:00000000000000001000000,STATE_RAMWR_INIT_DATA_HI:01000000000000000000000,STATE_RAMWR_INIT_DATA_LO:00100000000000000000000,STATE_CMD_PARAM_WAIT:10000000000000000000000,STATE_SCANLINE_GTS1_HI:00000000000000000000010,STATE_CMD_PARAM_HI:00000000000001000000000" *) 
  (* \PinAttr:CLR:HOLD_DETOUR  = "1460" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/lt24_timer_done ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[8] ),
        .Q(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[9] ));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_if_lt24_inst/lt24_cs_n_o_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ogfx_if_lt24_inst/p_0_in10_in ),
        .PRE(puc_rst_IBUF),
        .Q(lt24_cs_n_o_OBUF));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_d_en_o_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(lt24_d_en_o_i_1_n_0),
        .Q(lt24_d_en_o_OBUF));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_d_en_o_reg_lopt_replica 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(lt24_d_en_o_i_1_n_0),
        .Q(\ogfx_if_lt24_inst/lt24_d_en_o_reg_lopt_replica_1 ));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1445" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_d_o_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lt24_d_o[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_if_lt24_inst/lt24_d_nxt [0]),
        .Q(lt24_d_o_OBUF[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_d_o_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lt24_d_o[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_if_lt24_inst/lt24_d_nxt [10]),
        .Q(lt24_d_o_OBUF[10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_d_o_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lt24_d_o[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_if_lt24_inst/lt24_d_nxt [11]),
        .Q(lt24_d_o_OBUF[11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_d_o_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lt24_d_o[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_if_lt24_inst/lt24_d_nxt [12]),
        .Q(lt24_d_o_OBUF[12]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1445" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_d_o_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lt24_d_o[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_if_lt24_inst/lt24_d_nxt [13]),
        .Q(lt24_d_o_OBUF[13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_d_o_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lt24_d_o[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_if_lt24_inst/lt24_d_nxt [14]),
        .Q(lt24_d_o_OBUF[14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_d_o_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lt24_d_o[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_if_lt24_inst/lt24_d_nxt [15]),
        .Q(lt24_d_o_OBUF[15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_d_o_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lt24_d_o[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_if_lt24_inst/lt24_d_nxt [1]),
        .Q(lt24_d_o_OBUF[1]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1451" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_d_o_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lt24_d_o[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_if_lt24_inst/lt24_d_nxt [2]),
        .Q(lt24_d_o_OBUF[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_d_o_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lt24_d_o[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_if_lt24_inst/lt24_d_nxt [3]),
        .Q(lt24_d_o_OBUF[3]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1468" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_d_o_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lt24_d_o[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_if_lt24_inst/lt24_d_nxt [4]),
        .Q(lt24_d_o_OBUF[4]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1451" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_d_o_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lt24_d_o[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_if_lt24_inst/lt24_d_nxt [5]),
        .Q(lt24_d_o_OBUF[5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_d_o_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lt24_d_o[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_if_lt24_inst/lt24_d_nxt [6]),
        .Q(lt24_d_o_OBUF[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_d_o_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lt24_d_o[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_if_lt24_inst/lt24_d_nxt [7]),
        .Q(lt24_d_o_OBUF[7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_d_o_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lt24_d_o[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_if_lt24_inst/lt24_d_nxt [8]),
        .Q(lt24_d_o_OBUF[8]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1445" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_d_o_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lt24_d_o[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_if_lt24_inst/lt24_d_nxt [9]),
        .Q(lt24_d_o_OBUF[9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_pixel_cnt_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/lt24_pixel_cnt ),
        .CLR(puc_rst_IBUF),
        .D(\lt24_pixel_cnt[0]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[0] ));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1480" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_pixel_cnt_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/lt24_pixel_cnt ),
        .CLR(puc_rst_IBUF),
        .D(\lt24_pixel_cnt[10]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[10] ));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1480" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_pixel_cnt_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/lt24_pixel_cnt ),
        .CLR(puc_rst_IBUF),
        .D(\lt24_pixel_cnt[11]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[11] ));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1480" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_pixel_cnt_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/lt24_pixel_cnt ),
        .CLR(puc_rst_IBUF),
        .D(\lt24_pixel_cnt[12]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_pixel_cnt_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/lt24_pixel_cnt ),
        .CLR(puc_rst_IBUF),
        .D(\lt24_pixel_cnt[13]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_pixel_cnt_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/lt24_pixel_cnt ),
        .CLR(puc_rst_IBUF),
        .D(\lt24_pixel_cnt[14]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_pixel_cnt_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/lt24_pixel_cnt ),
        .CLR(puc_rst_IBUF),
        .D(\lt24_pixel_cnt[15]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_pixel_cnt_reg[16] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/lt24_pixel_cnt ),
        .CLR(puc_rst_IBUF),
        .D(\lt24_pixel_cnt[16]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_pixel_cnt_reg[17] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/lt24_pixel_cnt ),
        .CLR(puc_rst_IBUF),
        .D(\lt24_pixel_cnt[17]_i_2_n_0 ),
        .Q(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[17] ));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1321" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_pixel_cnt_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/lt24_pixel_cnt ),
        .CLR(puc_rst_IBUF),
        .D(\lt24_pixel_cnt[1]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[1] ));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1321" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_pixel_cnt_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/lt24_pixel_cnt ),
        .CLR(puc_rst_IBUF),
        .D(\lt24_pixel_cnt[2]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_pixel_cnt_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/lt24_pixel_cnt ),
        .CLR(puc_rst_IBUF),
        .D(\lt24_pixel_cnt[3]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_pixel_cnt_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/lt24_pixel_cnt ),
        .CLR(puc_rst_IBUF),
        .D(\lt24_pixel_cnt[4]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_pixel_cnt_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/lt24_pixel_cnt ),
        .CLR(puc_rst_IBUF),
        .D(\lt24_pixel_cnt[5]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[5] ));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1480" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_pixel_cnt_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/lt24_pixel_cnt ),
        .CLR(puc_rst_IBUF),
        .D(\lt24_pixel_cnt[6]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[6] ));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1480" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_pixel_cnt_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/lt24_pixel_cnt ),
        .CLR(puc_rst_IBUF),
        .D(\lt24_pixel_cnt[7]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[7] ));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1321" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_pixel_cnt_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/lt24_pixel_cnt ),
        .CLR(puc_rst_IBUF),
        .D(\lt24_pixel_cnt[8]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[8] ));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1480" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_pixel_cnt_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/lt24_pixel_cnt ),
        .CLR(puc_rst_IBUF),
        .D(\lt24_pixel_cnt[9]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/lt24_pixel_cnt_reg_n_0_[9] ));
  (* \PinAttr:PRE:HOLD_DETOUR  = "1365" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_if_lt24_inst/lt24_rd_n_o_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(lt24_rd_n_o_i_1_n_0),
        .PRE(puc_rst_IBUF),
        .Q(lt24_rd_n_o_OBUF));
  (* \PinAttr:PRE:HOLD_DETOUR  = "1365" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_if_lt24_inst/lt24_rs_o_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(lt24_rs_o_i_1_n_0),
        .PRE(puc_rst_IBUF),
        .Q(lt24_rs_o_OBUF));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1482" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_timer_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lt24_timer[3]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\lt24_timer[0]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/lt24_timer [0]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1482" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_timer_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lt24_timer[3]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\lt24_timer[1]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/lt24_timer [1]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1482" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_timer_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lt24_timer[3]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\lt24_timer[2]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/lt24_timer [2]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1482" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/lt24_timer_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lt24_timer[3]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\lt24_timer[3]_i_2_n_0 ),
        .Q(\ogfx_if_lt24_inst/lt24_timer [3]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_if_lt24_inst/lt24_wr_n_o_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(lt24_wr_n_o_i_1_n_0),
        .PRE(puc_rst_IBUF),
        .Q(lt24_wr_n_o_OBUF));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1454" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/refresh_data_request_reg_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(refresh_data_request_reg_i_1_n_0),
        .Q(\ogfx_if_lt24_inst/refresh_data_request_reg ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/refresh_timer_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\refresh_timer[0]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/refresh_timer_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\refresh_timer[10]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/refresh_timer_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\refresh_timer[11]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/refresh_timer_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\refresh_timer[12]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/p_0_in [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/refresh_timer_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\refresh_timer[13]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/p_0_in [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/refresh_timer_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\refresh_timer[14]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/p_0_in [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/refresh_timer_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\refresh_timer[15]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/p_0_in [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/refresh_timer_reg[16] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\refresh_timer[16]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/p_0_in [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/refresh_timer_reg[17] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\refresh_timer[17]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/p_0_in [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/refresh_timer_reg[18] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\refresh_timer[18]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/p_0_in [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/refresh_timer_reg[19] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\refresh_timer[19]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/p_0_in [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/refresh_timer_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\refresh_timer[1]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/refresh_timer_reg[20] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\refresh_timer[20]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/p_0_in [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/refresh_timer_reg[21] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\refresh_timer[21]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/p_0_in [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/refresh_timer_reg[22] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\refresh_timer[22]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/p_0_in [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/refresh_timer_reg[23] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\refresh_timer[23]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/p_0_in [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/refresh_timer_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\refresh_timer[2]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/refresh_timer_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\refresh_timer[3]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/refresh_timer_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\refresh_timer[4]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/refresh_timer_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\refresh_timer[5]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/refresh_timer_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\refresh_timer[6]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/refresh_timer_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\refresh_timer[7]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/refresh_timer_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\refresh_timer[8]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/refresh_timer_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\refresh_timer[9]_i_1_n_0 ),
        .Q(\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/refresh_trigger_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(refresh_trigger_i_1_n_0),
        .Q(\ogfx_if_lt24_inst/refresh_trigger ));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1338" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1670" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/status_gts_lsb_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/status_gts_lsb_wr ),
        .CLR(puc_rst_IBUF),
        .D(lt24_d_i_IBUF[0]),
        .Q(\ogfx_if_lt24_inst/status_gts [0]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1338" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1645" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/status_gts_lsb_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/status_gts_lsb_wr ),
        .CLR(puc_rst_IBUF),
        .D(lt24_d_i_IBUF[1]),
        .Q(\ogfx_if_lt24_inst/status_gts [1]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1338" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1687" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/status_gts_lsb_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/status_gts_lsb_wr ),
        .CLR(puc_rst_IBUF),
        .D(lt24_d_i_IBUF[2]),
        .Q(\ogfx_if_lt24_inst/status_gts [2]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1338" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1617" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/status_gts_lsb_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/status_gts_lsb_wr ),
        .CLR(puc_rst_IBUF),
        .D(lt24_d_i_IBUF[3]),
        .Q(\ogfx_if_lt24_inst/status_gts [3]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1338" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1648" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/status_gts_lsb_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/status_gts_lsb_wr ),
        .CLR(puc_rst_IBUF),
        .D(lt24_d_i_IBUF[4]),
        .Q(\ogfx_if_lt24_inst/status_gts [4]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1338" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1637" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/status_gts_lsb_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/status_gts_lsb_wr ),
        .CLR(puc_rst_IBUF),
        .D(lt24_d_i_IBUF[5]),
        .Q(\ogfx_if_lt24_inst/status_gts [5]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1338" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1647" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/status_gts_lsb_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/status_gts_lsb_wr ),
        .CLR(puc_rst_IBUF),
        .D(lt24_d_i_IBUF[6]),
        .Q(\ogfx_if_lt24_inst/status_gts [6]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1338" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1592" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/status_gts_lsb_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/status_gts_lsb_wr ),
        .CLR(puc_rst_IBUF),
        .D(lt24_d_i_IBUF[7]),
        .Q(\ogfx_if_lt24_inst/status_gts [7]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1450" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1658" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/status_gts_msb_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/status_gts_msb_wr ),
        .CLR(puc_rst_IBUF),
        .D(lt24_d_i_IBUF[0]),
        .Q(\ogfx_if_lt24_inst/status_gts [8]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1450" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1628" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_if_lt24_inst/status_gts_msb_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_if_lt24_inst/status_gts_msb_wr ),
        .CLR(puc_rst_IBUF),
        .D(lt24_d_i_IBUF[1]),
        .Q(\ogfx_if_lt24_inst/status_gts [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_ram_arbiter_inst/gpu_is_last_owner_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(gpu_is_last_owner_i_1_n_0),
        .Q(\ogfx_ram_arbiter_inst/gpu_is_last_owner ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_cl_swap_o_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[0]),
        .Q(display_cl_swap));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/display_height_o_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_height_wr ),
        .D(\ogfx_reg_inst/display_w_h_nxt ),
        .PRE(puc_rst_IBUF),
        .Q(display_height[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_height_o_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_height_wr ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_width[1]_i_1_n_0 ),
        .Q(display_height[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_height_o_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_height_wr ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_width[2]_i_1_n_0 ),
        .Q(display_height[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_height_o_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_height_wr ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_width[3]_i_1_n_0 ),
        .Q(display_height[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_height_o_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_height_wr ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_width[4]_i_1_n_0 ),
        .Q(display_height[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_height_o_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_height_wr ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_width[5]_i_1_n_0 ),
        .Q(display_height[5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_height_o_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_height_wr ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_width[6]_i_1_n_0 ),
        .Q(display_height[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_height_o_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_height_wr ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_width[7]_i_1_n_0 ),
        .Q(display_height[7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_height_o_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_height_wr ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_width[8]_i_2__0_n_0 ),
        .Q(display_height[8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_refr_cnt_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\display_refr_cnt[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/p_1_in [0]),
        .Q(\ogfx_reg_inst/display_refr_cnt [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_refr_cnt_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\display_refr_cnt[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/p_1_in [10]),
        .Q(\ogfx_reg_inst/display_refr_cnt [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_refr_cnt_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\display_refr_cnt[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/p_1_in [11]),
        .Q(\ogfx_reg_inst/display_refr_cnt [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_refr_cnt_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\display_refr_cnt[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/p_1_in [12]),
        .Q(\ogfx_reg_inst/display_refr_cnt [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_refr_cnt_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\display_refr_cnt[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/p_1_in [13]),
        .Q(\ogfx_reg_inst/display_refr_cnt [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_refr_cnt_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\display_refr_cnt[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/p_1_in [14]),
        .Q(\ogfx_reg_inst/display_refr_cnt [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_refr_cnt_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\display_refr_cnt[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/p_1_in [15]),
        .Q(\ogfx_reg_inst/display_refr_cnt [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_refr_cnt_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\display_refr_cnt[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/p_1_in [1]),
        .Q(\ogfx_reg_inst/display_refr_cnt [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_refr_cnt_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\display_refr_cnt[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/p_1_in [2]),
        .Q(\ogfx_reg_inst/display_refr_cnt [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_refr_cnt_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\display_refr_cnt[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/p_1_in [3]),
        .Q(\ogfx_reg_inst/display_refr_cnt [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_refr_cnt_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\display_refr_cnt[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/p_1_in [4]),
        .Q(\ogfx_reg_inst/display_refr_cnt [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_refr_cnt_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\display_refr_cnt[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/p_1_in [5]),
        .Q(\ogfx_reg_inst/display_refr_cnt [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_refr_cnt_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\display_refr_cnt[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/p_1_in [6]),
        .Q(\ogfx_reg_inst/display_refr_cnt [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_refr_cnt_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\display_refr_cnt[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/p_1_in [7]),
        .Q(\ogfx_reg_inst/display_refr_cnt [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_refr_cnt_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\display_refr_cnt[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/p_1_in [8]),
        .Q(\ogfx_reg_inst/display_refr_cnt [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_refr_cnt_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\display_refr_cnt[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/p_1_in [9]),
        .Q(\ogfx_reg_inst/display_refr_cnt [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_size_hi_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_size_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[0]),
        .Q(display_size[16]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_size_hi_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_size_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[1]),
        .Q(display_size[17]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/display_size_lo_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_size_lo_wr ),
        .D(per_din_i_IBUF[0]),
        .PRE(puc_rst_IBUF),
        .Q(display_size[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_size_lo_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_size_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[10]),
        .Q(display_size[10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_size_lo_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_size_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[11]),
        .Q(display_size[11]));
  (* \PinAttr:D:HOLD_DETOUR  = "1627" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_size_lo_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_size_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[12]),
        .Q(display_size[12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_size_lo_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_size_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[13]),
        .Q(display_size[13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_size_lo_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_size_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[14]),
        .Q(display_size[14]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1481" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_size_lo_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_size_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[15]),
        .Q(display_size[15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_size_lo_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_size_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[1]),
        .Q(display_size[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_size_lo_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_size_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[2]),
        .Q(display_size[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_size_lo_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_size_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[3]),
        .Q(display_size[3]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1481" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_size_lo_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_size_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[4]),
        .Q(display_size[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_size_lo_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_size_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[5]),
        .Q(display_size[5]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1459" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_size_lo_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_size_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[6]),
        .Q(display_size[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_size_lo_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_size_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[7]),
        .Q(display_size[7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_size_lo_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_size_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[8]),
        .Q(display_size[8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_size_lo_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_size_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[9]),
        .Q(display_size[9]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/display_width_o_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_width_wr ),
        .D(\ogfx_reg_inst/display_w_h_nxt ),
        .PRE(puc_rst_IBUF),
        .Q(display_width[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_width_o_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_width_wr ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_width[1]_i_1_n_0 ),
        .Q(display_width[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_width_o_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_width_wr ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_width[2]_i_1_n_0 ),
        .Q(display_width[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_width_o_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_width_wr ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_width[3]_i_1_n_0 ),
        .Q(display_width[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_width_o_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_width_wr ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_width[4]_i_1_n_0 ),
        .Q(display_width[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_width_o_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_width_wr ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_width[5]_i_1_n_0 ),
        .Q(display_width[5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_width_o_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_width_wr ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_width[6]_i_1_n_0 ),
        .Q(display_width[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_width_o_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_width_wr ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_width[7]_i_1_n_0 ),
        .Q(display_width[7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_width_o_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_width_wr ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_width[8]_i_2__0_n_0 ),
        .Q(display_width[8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_x_swap_o_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[2]),
        .Q(display_x_swap));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/display_y_swap_o_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/display_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[1]),
        .Q(display_y_swap));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame0_ptr_hi_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame0_ptr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[0]),
        .Q(\ogfx_reg_inst/frame0_ptr [16]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame0_ptr_hi_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame0_ptr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[1]),
        .Q(\ogfx_reg_inst/frame0_ptr [17]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame0_ptr_hi_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame0_ptr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[2]),
        .Q(\ogfx_reg_inst/frame0_ptr [18]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame0_ptr_hi_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame0_ptr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[3]),
        .Q(\ogfx_reg_inst/frame0_ptr [19]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame0_ptr_hi_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame0_ptr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[4]),
        .Q(\ogfx_reg_inst/frame0_ptr [20]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame0_ptr_lo_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame0_ptr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[0]),
        .Q(\ogfx_reg_inst/frame0_ptr [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame0_ptr_lo_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame0_ptr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[10]),
        .Q(\ogfx_reg_inst/frame0_ptr [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame0_ptr_lo_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame0_ptr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[11]),
        .Q(\ogfx_reg_inst/frame0_ptr [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame0_ptr_lo_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame0_ptr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[12]),
        .Q(\ogfx_reg_inst/frame0_ptr [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame0_ptr_lo_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame0_ptr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[13]),
        .Q(\ogfx_reg_inst/frame0_ptr [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame0_ptr_lo_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame0_ptr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[14]),
        .Q(\ogfx_reg_inst/frame0_ptr [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame0_ptr_lo_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame0_ptr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[15]),
        .Q(\ogfx_reg_inst/frame0_ptr [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame0_ptr_lo_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame0_ptr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[1]),
        .Q(\ogfx_reg_inst/frame0_ptr [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame0_ptr_lo_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame0_ptr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[2]),
        .Q(\ogfx_reg_inst/frame0_ptr [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame0_ptr_lo_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame0_ptr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[3]),
        .Q(\ogfx_reg_inst/frame0_ptr [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame0_ptr_lo_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame0_ptr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[4]),
        .Q(\ogfx_reg_inst/frame0_ptr [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame0_ptr_lo_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame0_ptr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[5]),
        .Q(\ogfx_reg_inst/frame0_ptr [5]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1320" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame0_ptr_lo_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame0_ptr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[6]),
        .Q(\ogfx_reg_inst/frame0_ptr [6]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1320" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame0_ptr_lo_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame0_ptr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[7]),
        .Q(\ogfx_reg_inst/frame0_ptr [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame0_ptr_lo_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame0_ptr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[8]),
        .Q(\ogfx_reg_inst/frame0_ptr [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame0_ptr_lo_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame0_ptr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[9]),
        .Q(\ogfx_reg_inst/frame0_ptr [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame1_ptr_hi_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame1_ptr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[0]),
        .Q(\ogfx_reg_inst/frame1_ptr [16]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame1_ptr_hi_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame1_ptr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[1]),
        .Q(\ogfx_reg_inst/frame1_ptr [17]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame1_ptr_hi_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame1_ptr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[2]),
        .Q(\ogfx_reg_inst/frame1_ptr [18]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame1_ptr_hi_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame1_ptr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[3]),
        .Q(\ogfx_reg_inst/frame1_ptr [19]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame1_ptr_hi_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame1_ptr_hi_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[4]),
        .Q(\ogfx_reg_inst/frame1_ptr [20]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame1_ptr_lo_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame1_ptr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[0]),
        .Q(\ogfx_reg_inst/frame1_ptr [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame1_ptr_lo_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame1_ptr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[10]),
        .Q(\ogfx_reg_inst/frame1_ptr [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame1_ptr_lo_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame1_ptr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[11]),
        .Q(\ogfx_reg_inst/frame1_ptr [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame1_ptr_lo_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame1_ptr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[12]),
        .Q(\ogfx_reg_inst/frame1_ptr [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame1_ptr_lo_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame1_ptr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[13]),
        .Q(\ogfx_reg_inst/frame1_ptr [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame1_ptr_lo_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame1_ptr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[14]),
        .Q(\ogfx_reg_inst/frame1_ptr [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame1_ptr_lo_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame1_ptr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[15]),
        .Q(\ogfx_reg_inst/frame1_ptr [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame1_ptr_lo_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame1_ptr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[1]),
        .Q(\ogfx_reg_inst/frame1_ptr [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame1_ptr_lo_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame1_ptr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[2]),
        .Q(\ogfx_reg_inst/frame1_ptr [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame1_ptr_lo_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame1_ptr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[3]),
        .Q(\ogfx_reg_inst/frame1_ptr [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame1_ptr_lo_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame1_ptr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[4]),
        .Q(\ogfx_reg_inst/frame1_ptr [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame1_ptr_lo_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame1_ptr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[5]),
        .Q(\ogfx_reg_inst/frame1_ptr [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame1_ptr_lo_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame1_ptr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[6]),
        .Q(\ogfx_reg_inst/frame1_ptr [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame1_ptr_lo_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame1_ptr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[7]),
        .Q(\ogfx_reg_inst/frame1_ptr [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame1_ptr_lo_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame1_ptr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[8]),
        .Q(\ogfx_reg_inst/frame1_ptr [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/frame1_ptr_lo_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame1_ptr_lo_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[9]),
        .Q(\ogfx_reg_inst/frame1_ptr [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/gfx_ctrl_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/gfx_ctrl_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[0]),
        .Q(\ogfx_reg_inst/gfx_ctrl_reg_n_0_[0] ));
  (* ORIG_CELL_NAME = "gfx_ctrl_reg[10]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/gfx_ctrl_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/gfx_ctrl_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[10]),
        .Q(gfx_mode[2]));
  (* ORIG_CELL_NAME = "gfx_ctrl_reg[10]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/gfx_ctrl_reg[10]_rep 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/gfx_ctrl_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[10]),
        .Q(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ));
  (* ORIG_CELL_NAME = "gfx_ctrl_reg[10]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/gfx_ctrl_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[10]),
        .Q(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ));
  (* ORIG_CELL_NAME = "gfx_ctrl_reg[10]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/gfx_ctrl_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[10]),
        .Q(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ));
  (* ORIG_CELL_NAME = "gfx_ctrl_reg[10]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/gfx_ctrl_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[10]),
        .Q(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/gfx_ctrl_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/gfx_ctrl_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[11]),
        .Q(\ogfx_reg_inst/gfx_ctrl_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/gfx_ctrl_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/gfx_ctrl_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[12]),
        .Q(gpu_enable));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/gfx_ctrl_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/gfx_ctrl_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[13]),
        .Q(\ogfx_reg_inst/gfx_ctrl_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/gfx_ctrl_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/gfx_ctrl_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[14]),
        .Q(\ogfx_reg_inst/gfx_ctrl_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/gfx_ctrl_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/gfx_ctrl_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[15]),
        .Q(\ogfx_reg_inst/gfx_ctrl_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/gfx_ctrl_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/gfx_ctrl_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[1]),
        .Q(\ogfx_reg_inst/gfx_irq_refr_start_en ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/gfx_ctrl_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/gfx_ctrl_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[2]),
        .Q(\ogfx_reg_inst/gfx_irq_refr_cnt_done_en ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/gfx_ctrl_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/gfx_ctrl_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[3]),
        .Q(\ogfx_reg_inst/gfx_ctrl_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/gfx_ctrl_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/gfx_ctrl_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[4]),
        .Q(\ogfx_reg_inst/gfx_ctrl_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/gfx_ctrl_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/gfx_ctrl_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[5]),
        .Q(\ogfx_reg_inst/gfx_irq_gpu_fifo_ovfl_en ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/gfx_ctrl_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/gfx_ctrl_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[6]),
        .Q(\ogfx_reg_inst/gfx_irq_gpu_cmd_done_en ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/gfx_ctrl_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/gfx_ctrl_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[7]),
        .Q(\ogfx_reg_inst/gfx_irq_gpu_cmd_error_en ));
  (* ORIG_CELL_NAME = "gfx_ctrl_reg[8]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/gfx_ctrl_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/gfx_ctrl_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[8]),
        .Q(gfx_mode[0]));
  (* ORIG_CELL_NAME = "gfx_ctrl_reg[8]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/gfx_ctrl_reg[8]_rep 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/gfx_ctrl_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[8]),
        .Q(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ));
  (* ORIG_CELL_NAME = "gfx_ctrl_reg[8]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/gfx_ctrl_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[8]),
        .Q(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ));
  (* ORIG_CELL_NAME = "gfx_ctrl_reg[8]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/gfx_ctrl_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[8]),
        .Q(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ));
  (* ORIG_CELL_NAME = "gfx_ctrl_reg[9]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/gfx_ctrl_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/gfx_ctrl_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[9]),
        .Q(gfx_mode[1]));
  (* ORIG_CELL_NAME = "gfx_ctrl_reg[9]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/gfx_ctrl_reg[9]_rep 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/gfx_ctrl_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[9]),
        .Q(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ));
  (* ORIG_CELL_NAME = "gfx_ctrl_reg[9]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/gfx_ctrl_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[9]),
        .Q(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ));
  (* ORIG_CELL_NAME = "gfx_ctrl_reg[9]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/gfx_ctrl_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[9]),
        .Q(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/gfx_irq_gpu_cmd_done_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/gfx_irq_gpu_cmd_done0 ),
        .Q(\ogfx_reg_inst/gfx_irq [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/gfx_irq_gpu_cmd_error_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/gfx_irq_gpu_cmd_error0 ),
        .Q(\ogfx_reg_inst/gfx_irq [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/gfx_irq_gpu_fifo_done_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/gfx_irq_gpu_fifo_done0 ),
        .Q(\ogfx_reg_inst/gfx_irq [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/gfx_irq_gpu_fifo_ovfl_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/gfx_irq_gpu_fifo_ovfl0 ),
        .Q(\ogfx_reg_inst/gfx_irq [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/gfx_irq_refr_cnt_done_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/gfx_irq_refr_cnt_done0 ),
        .Q(\ogfx_reg_inst/gfx_irq_refr_cnt_done ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/gfx_irq_refr_done_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/gfx_irq_refr_done0 ),
        .Q(\ogfx_reg_inst/gfx_irq [0]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1454" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/gfx_irq_refr_start_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/gfx_irq_refr_start0 ),
        .Q(\ogfx_reg_inst/gfx_irq [1]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1476" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1643" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/hw_lut_bgcolor_o_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lut_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[8]),
        .Q(hw_lut_bgcolor[0]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1463" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/hw_lut_bgcolor_o_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lut_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[9]),
        .Q(hw_lut_bgcolor[1]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1476" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1693" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/hw_lut_bgcolor_o_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lut_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[10]),
        .Q(hw_lut_bgcolor[2]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1454" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/hw_lut_bgcolor_o_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lut_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[11]),
        .Q(hw_lut_bgcolor[3]));
  (* \PinAttr:D:HOLD_DETOUR  = "1637" *) 
  (* \PinAttr:PRE:HOLD_DETOUR  = "1476" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/hw_lut_fgcolor_o_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lut_cfg_wr ),
        .D(per_din_i_IBUF[12]),
        .PRE(puc_rst_IBUF),
        .Q(hw_lut_fgcolor[0]));
  (* \PinAttr:D:HOLD_DETOUR  = "1670" *) 
  (* \PinAttr:PRE:HOLD_DETOUR  = "1454" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/hw_lut_fgcolor_o_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lut_cfg_wr ),
        .D(per_din_i_IBUF[13]),
        .PRE(puc_rst_IBUF),
        .Q(hw_lut_fgcolor[1]));
  (* \PinAttr:D:HOLD_DETOUR  = "1706" *) 
  (* \PinAttr:PRE:HOLD_DETOUR  = "1476" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/hw_lut_fgcolor_o_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lut_cfg_wr ),
        .D(per_din_i_IBUF[14]),
        .PRE(puc_rst_IBUF),
        .Q(hw_lut_fgcolor[2]));
  (* \PinAttr:PRE:HOLD_DETOUR  = "1450" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/hw_lut_fgcolor_o_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lut_cfg_wr ),
        .D(per_din_i_IBUF[15]),
        .PRE(puc_rst_IBUF),
        .Q(hw_lut_fgcolor[3]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1458" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1606" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/hw_lut_palette_sel_o_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lut_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[4]),
        .Q(hw_lut_palette_sel[0]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1454" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/hw_lut_palette_sel_o_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lut_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[5]),
        .Q(hw_lut_palette_sel[1]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1458" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/hw_lut_palette_sel_o_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lut_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[6]),
        .Q(hw_lut_palette_sel[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_refr_o_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_refresh_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[4]),
        .Q(lt24_cfg_refr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_refr_o_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_refresh_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[14]),
        .Q(lt24_cfg_refr[10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_refr_o_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_refresh_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[15]),
        .Q(lt24_cfg_refr[11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_refr_o_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_refresh_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[5]),
        .Q(lt24_cfg_refr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_refr_o_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_refresh_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[6]),
        .Q(lt24_cfg_refr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_refr_o_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_refresh_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[7]),
        .Q(lt24_cfg_refr[3]));
  (* \PinAttr:D:HOLD_DETOUR  = "1637" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_refr_o_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_refresh_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[8]),
        .Q(lt24_cfg_refr[4]));
  (* \PinAttr:D:HOLD_DETOUR  = "1643" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_refr_o_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_refresh_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[9]),
        .Q(lt24_cfg_refr[5]));
  (* \PinAttr:D:HOLD_DETOUR  = "1706" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_refr_o_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_refresh_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[10]),
        .Q(lt24_cfg_refr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_refr_o_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_refresh_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[11]),
        .Q(lt24_cfg_refr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_refr_o_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_refresh_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[12]),
        .Q(lt24_cfg_refr[8]));
  (* \PinAttr:D:HOLD_DETOUR  = "1702" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_refr_o_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_refresh_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[13]),
        .Q(lt24_cfg_refr[9]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1453" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1672" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_refr_sync_en_o_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_refresh_sync_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[15]),
        .Q(lt24_cfg_refr_sync_en));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_refr_sync_val_o_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_refresh_sync_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[0]),
        .Q(lt24_cfg_refr_sync_val[0]));
  (* \PinAttr:D:HOLD_DETOUR  = "1446" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_refr_sync_val_o_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_refresh_sync_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[1]),
        .Q(lt24_cfg_refr_sync_val[1]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1449" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_refr_sync_val_o_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_refresh_sync_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[2]),
        .Q(lt24_cfg_refr_sync_val[2]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1452" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_refr_sync_val_o_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_refresh_sync_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[3]),
        .Q(lt24_cfg_refr_sync_val[3]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1449" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_refr_sync_val_o_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_refresh_sync_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[4]),
        .Q(lt24_cfg_refr_sync_val[4]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1449" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1468" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_refr_sync_val_o_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_refresh_sync_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[5]),
        .Q(lt24_cfg_refr_sync_val[5]));
  (* \PinAttr:D:HOLD_DETOUR  = "1617" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_refr_sync_val_o_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_refresh_sync_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[6]),
        .Q(lt24_cfg_refr_sync_val[6]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1452" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_refr_sync_val_o_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_refresh_sync_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[7]),
        .Q(lt24_cfg_refr_sync_val[7]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1452" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1640" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_refr_sync_val_o_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_refresh_sync_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[8]),
        .Q(lt24_cfg_refr_sync_val[8]));
  (* \PinAttr:D:HOLD_DETOUR  = "1462" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_refr_sync_val_o_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_refresh_sync_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[9]),
        .Q(lt24_cfg_refr_sync_val[9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[0]),
        .Q(lt24_on_o_OBUF));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[10]),
        .Q(\ogfx_reg_inst/lt24_cfg [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[11]),
        .Q(\ogfx_reg_inst/lt24_cfg [11]));
  (* \PinAttr:D:HOLD_DETOUR  = "1477" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[12]),
        .Q(\ogfx_reg_inst/lt24_cfg [12]));
  (* \PinAttr:D:HOLD_DETOUR  = "1547" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[13]),
        .Q(\ogfx_reg_inst/lt24_cfg [13]));
  (* \PinAttr:D:HOLD_DETOUR  = "1691" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[14]),
        .Q(\ogfx_reg_inst/lt24_cfg [14]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1481" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[15]),
        .Q(\ogfx_reg_inst/lt24_cfg [15]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1481" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[1]),
        .Q(\ogfx_reg_inst/lt24_cfg [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[2]),
        .Q(\ogfx_reg_inst/lt24_cfg [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[3]),
        .Q(\ogfx_reg_inst/lt24_cfg [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[4]),
        .Q(lt24_cfg_clk[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[5]),
        .Q(lt24_cfg_clk[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[6]),
        .Q(lt24_cfg_clk[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[7]),
        .Q(\ogfx_reg_inst/lt24_cfg [7]));
  (* \PinAttr:D:HOLD_DETOUR  = "1652" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[8]),
        .Q(\ogfx_reg_inst/lt24_cfg [8]));
  (* \PinAttr:D:HOLD_DETOUR  = "1626" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cfg_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[9]),
        .Q(\ogfx_reg_inst/lt24_cfg [9]));
  (* \PinAttr:D:HOLD_DETOUR  = "1607" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_dfill_o_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(lt24_cmd_dfill_wr),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[0]),
        .Q(lt24_cmd_dfill[0]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1475" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1700" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_dfill_o_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(lt24_cmd_dfill_wr),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[10]),
        .Q(lt24_cmd_dfill[10]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1475" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_dfill_o_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(lt24_cmd_dfill_wr),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[11]),
        .Q(lt24_cmd_dfill[11]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1488" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1624" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_dfill_o_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(lt24_cmd_dfill_wr),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[12]),
        .Q(lt24_cmd_dfill[12]));
  (* \PinAttr:D:HOLD_DETOUR  = "1681" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_dfill_o_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(lt24_cmd_dfill_wr),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[13]),
        .Q(lt24_cmd_dfill[13]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1475" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1707" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_dfill_o_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(lt24_cmd_dfill_wr),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[14]),
        .Q(lt24_cmd_dfill[14]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1488" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1668" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_dfill_o_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(lt24_cmd_dfill_wr),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[15]),
        .Q(lt24_cmd_dfill[15]));
  (* \PinAttr:D:HOLD_DETOUR  = "1595" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_dfill_o_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(lt24_cmd_dfill_wr),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[1]),
        .Q(lt24_cmd_dfill[1]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1450" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1589" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_dfill_o_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(lt24_cmd_dfill_wr),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[2]),
        .Q(lt24_cmd_dfill[2]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1472" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1657" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_dfill_o_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(lt24_cmd_dfill_wr),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[3]),
        .Q(lt24_cmd_dfill[3]));
  (* \PinAttr:D:HOLD_DETOUR  = "1596" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_dfill_o_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(lt24_cmd_dfill_wr),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[4]),
        .Q(lt24_cmd_dfill[4]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1488" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1621" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_dfill_o_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(lt24_cmd_dfill_wr),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[5]),
        .Q(lt24_cmd_dfill[5]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1488" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1608" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_dfill_o_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(lt24_cmd_dfill_wr),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[6]),
        .Q(lt24_cmd_dfill[6]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1450" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1618" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_dfill_o_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(lt24_cmd_dfill_wr),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[7]),
        .Q(lt24_cmd_dfill[7]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1475" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1650" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_dfill_o_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(lt24_cmd_dfill_wr),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[8]),
        .Q(lt24_cmd_dfill[8]));
  (* \PinAttr:D:HOLD_DETOUR  = "1615" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_dfill_o_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(lt24_cmd_dfill_wr),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[9]),
        .Q(lt24_cmd_dfill[9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_param_o_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cmd_param_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[0]),
        .Q(lt24_cmd_param[0]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1337" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1683" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_param_o_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cmd_param_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[10]),
        .Q(lt24_cmd_param[10]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1337" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_param_o_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cmd_param_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[11]),
        .Q(lt24_cmd_param[11]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1337" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1610" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_param_o_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cmd_param_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[12]),
        .Q(lt24_cmd_param[12]));
  (* \PinAttr:D:HOLD_DETOUR  = "1705" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_param_o_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cmd_param_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[13]),
        .Q(lt24_cmd_param[13]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1337" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1693" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_param_o_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cmd_param_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[14]),
        .Q(lt24_cmd_param[14]));
  (* \PinAttr:D:HOLD_DETOUR  = "1690" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_param_o_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cmd_param_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[15]),
        .Q(lt24_cmd_param[15]));
  (* \PinAttr:D:HOLD_DETOUR  = "1608" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_param_o_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cmd_param_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[1]),
        .Q(lt24_cmd_param[1]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1487" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_param_o_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cmd_param_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[2]),
        .Q(lt24_cmd_param[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_param_o_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cmd_param_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[3]),
        .Q(lt24_cmd_param[3]));
  (* \PinAttr:D:HOLD_DETOUR  = "1625" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_param_o_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cmd_param_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[4]),
        .Q(lt24_cmd_param[4]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1337" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_param_o_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cmd_param_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[5]),
        .Q(lt24_cmd_param[5]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1487" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1609" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_param_o_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cmd_param_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[6]),
        .Q(lt24_cmd_param[6]));
  (* \PinAttr:D:HOLD_DETOUR  = "1629" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_param_o_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cmd_param_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[7]),
        .Q(lt24_cmd_param[7]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1337" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1500" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_param_o_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cmd_param_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[8]),
        .Q(lt24_cmd_param[8]));
  (* \PinAttr:D:HOLD_DETOUR  = "1635" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_param_o_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cmd_param_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[9]),
        .Q(lt24_cmd_param[9]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1491" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_param_rdy_o_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/lt24_cmd_param_wr ),
        .Q(lt24_cmd_param_rdy));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_refr_o_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(lt24_cmd_refr_o_i_1_n_0),
        .Q(lt24_cmd_refr));
  (* \PinAttr:D:HOLD_DETOUR  = "1486" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cmd_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[0]),
        .Q(lt24_cmd_val[0]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1337" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1680" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cmd_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[10]),
        .Q(\ogfx_reg_inst/lt24_cmd [10]));
  (* \PinAttr:D:HOLD_DETOUR  = "1676" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cmd_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[11]),
        .Q(\ogfx_reg_inst/lt24_cmd [11]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1337" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1618" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cmd_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[12]),
        .Q(\ogfx_reg_inst/lt24_cmd [12]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1337" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1680" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cmd_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[13]),
        .Q(\ogfx_reg_inst/lt24_cmd [13]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1337" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1692" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cmd_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[14]),
        .Q(\ogfx_reg_inst/lt24_cmd [14]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1490" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1672" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cmd_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[15]),
        .Q(\ogfx_reg_inst/lt24_cmd [15]));
  (* \PinAttr:D:HOLD_DETOUR  = "1606" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cmd_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[1]),
        .Q(lt24_cmd_val[1]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1490" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cmd_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[2]),
        .Q(lt24_cmd_val[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cmd_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[3]),
        .Q(lt24_cmd_val[3]));
  (* \PinAttr:D:HOLD_DETOUR  = "1480" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cmd_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[4]),
        .Q(lt24_cmd_val[4]));
  (* \PinAttr:D:HOLD_DETOUR  = "1629" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cmd_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[5]),
        .Q(lt24_cmd_val[5]));
  (* \PinAttr:D:HOLD_DETOUR  = "1616" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cmd_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[6]),
        .Q(lt24_cmd_val[6]));
  (* \PinAttr:D:HOLD_DETOUR  = "1623" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cmd_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[7]),
        .Q(lt24_cmd_val[7]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1490" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1637" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cmd_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[8]),
        .Q(lt24_cmd_has_param));
  (* \PinAttr:D:HOLD_DETOUR  = "1624" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lt24_cmd_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lt24_cmd_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[9]),
        .Q(\ogfx_reg_inst/lt24_cmd [9]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1436" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lut_bank_select_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\lut_ram_addr[7]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(lut_bank_select_i_1_n_0),
        .Q(lut_ram_sw_addr[8]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1436" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lut_ram_addr_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lut_ram_addr[7]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\lut_ram_addr[0]_i_1_n_0 ),
        .Q(lut_ram_sw_addr[0]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1436" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lut_ram_addr_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lut_ram_addr[7]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\lut_ram_addr[1]_i_1_n_0 ),
        .Q(lut_ram_sw_addr[1]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1433" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lut_ram_addr_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lut_ram_addr[7]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\lut_ram_addr[2]_i_1_n_0 ),
        .Q(lut_ram_sw_addr[2]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1433" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lut_ram_addr_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lut_ram_addr[7]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\lut_ram_addr[3]_i_1_n_0 ),
        .Q(lut_ram_sw_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lut_ram_addr_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lut_ram_addr[7]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\lut_ram_addr[4]_i_1_n_0 ),
        .Q(lut_ram_sw_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lut_ram_addr_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lut_ram_addr[7]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\lut_ram_addr[5]_i_1_n_0 ),
        .Q(lut_ram_sw_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lut_ram_addr_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lut_ram_addr[7]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\lut_ram_addr[6]_i_1_n_0 ),
        .Q(lut_ram_sw_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lut_ram_addr_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lut_ram_addr[7]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\lut_ram_addr[7]_i_2_n_0 ),
        .Q(lut_ram_sw_addr[7]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1432" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lut_ram_addr_wr_dly_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/lut_ram_addr_wr ),
        .Q(\ogfx_reg_inst/lut_ram_addr_wr_dly ));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1432" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lut_ram_data_rd_dly_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/lut_ram_data_rd ),
        .Q(\ogfx_reg_inst/lut_ram_data_rd_dly ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lut_ram_data_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lut_ram_data[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\lut_ram_data[0]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/lut_ram_data [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lut_ram_data_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lut_ram_data[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\lut_ram_data[10]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/lut_ram_data [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lut_ram_data_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lut_ram_data[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\lut_ram_data[11]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/lut_ram_data [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lut_ram_data_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lut_ram_data[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\lut_ram_data[12]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/lut_ram_data [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lut_ram_data_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lut_ram_data[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\lut_ram_data[13]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/lut_ram_data [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lut_ram_data_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lut_ram_data[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\lut_ram_data[14]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/lut_ram_data [14]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1438" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lut_ram_data_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lut_ram_data[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\lut_ram_data[15]_i_2_n_0 ),
        .Q(\ogfx_reg_inst/lut_ram_data [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lut_ram_data_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lut_ram_data[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\lut_ram_data[1]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/lut_ram_data [1]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1463" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lut_ram_data_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lut_ram_data[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\lut_ram_data[2]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/lut_ram_data [2]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1438" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lut_ram_data_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lut_ram_data[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\lut_ram_data[3]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/lut_ram_data [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lut_ram_data_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lut_ram_data[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\lut_ram_data[4]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/lut_ram_data [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lut_ram_data_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lut_ram_data[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\lut_ram_data[5]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/lut_ram_data [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lut_ram_data_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lut_ram_data[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\lut_ram_data[6]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/lut_ram_data [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lut_ram_data_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lut_ram_data[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\lut_ram_data[7]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/lut_ram_data [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lut_ram_data_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lut_ram_data[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\lut_ram_data[8]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/lut_ram_data [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lut_ram_data_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\lut_ram_data[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\lut_ram_data[9]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/lut_ram_data [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/lut_ram_dout_rdy_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_ram_arbiter_inst/sw_lram_access_granted ),
        .Q(\ogfx_reg_inst/lut_ram_dout_rdy ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_cnt_o_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_cnt_nxt [0]),
        .Q(\ogfx_reg_inst/gpu_stat_fifo_cnt [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_cnt_o_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_cnt_nxt [1]),
        .Q(\ogfx_reg_inst/gpu_stat_fifo_cnt [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_cnt_o_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_cnt_nxt [2]),
        .Q(\ogfx_reg_inst/gpu_stat_fifo_cnt [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_cnt_o_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_cnt_nxt [3]),
        .Q(\ogfx_reg_inst/gpu_stat_fifo_cnt [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0][0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[0]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0][10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[10]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0][11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[11]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0][12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[12]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0][13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[13]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0][14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[14]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0][15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[15]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0][1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[1]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0][2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[2]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0][3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[3]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0][4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[4]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0][5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[5]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0][6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[6]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0][7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[7]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0][8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[8]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0][9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[9]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[0] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10][0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[10][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[0]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10][10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[10][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[10]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10][11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[10][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[11]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10][12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[10][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[12]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10][13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[10][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[13]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10][14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[10][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[14]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10][15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[10][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[15]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10][1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[10][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[1]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10][2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[10][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[2]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10][3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[10][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[3]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10][4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[10][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[4]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10][5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[10][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[5]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10][6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[10][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[6]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10][7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[10][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[7]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10][8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[10][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[8]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10][9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[10][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[9]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[10] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11][0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[11][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[0]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11][10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[11][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[10]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11][11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[11][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[11]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11][12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[11][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[12]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11][13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[11][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[13]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11][14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[11][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[14]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11][15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[11][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[15]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11][1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[11][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[1]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11][2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[11][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[2]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11][3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[11][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[3]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11][4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[11][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[4]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11][5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[11][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[5]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11][6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[11][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[6]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11][7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[11][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[7]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11][8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[11][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[8]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11][9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[11][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[9]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[11] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12][0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[12][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[0]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12][10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[12][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[10]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12][11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[12][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[11]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12][12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[12][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[12]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12][13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[12][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[13]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12][14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[12][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[14]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12][15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[12][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[15]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12][1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[12][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[1]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12][2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[12][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[2]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12][3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[12][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[3]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12][4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[12][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[4]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12][5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[12][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[5]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12][6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[12][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[6]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12][7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[12][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[7]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12][8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[12][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[8]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12][9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[12][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[9]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[12] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13][0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[13][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[0]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13][10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[13][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[10]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13][11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[13][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[11]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13][12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[13][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[12]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13][13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[13][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[13]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13][14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[13][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[14]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13][15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[13][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[15]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13][1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[13][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[1]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13][2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[13][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[2]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13][3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[13][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[3]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13][4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[13][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[4]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13][5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[13][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[5]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13][6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[13][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[6]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13][7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[13][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[7]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13][8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[13][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[8]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13][9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[13][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[9]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[13] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14][0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[14][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[0]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14][10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[14][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[10]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14][11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[14][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[11]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14][12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[14][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[12]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14][13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[14][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[13]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14][14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[14][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[14]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14][15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[14][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[15]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14][1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[14][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[1]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14][2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[14][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[2]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14][3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[14][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[3]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14][4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[14][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[4]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14][5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[14][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[5]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14][6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[14][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[6]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14][7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[14][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[7]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14][8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[14][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[8]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14][9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[14][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[9]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[14] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15][0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[15][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[0]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15][10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[15][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[10]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15][11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[15][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[11]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15][12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[15][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[12]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15][13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[15][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[13]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15][14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[15][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[14]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15][15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[15][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[15]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15][1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[15][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[1]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15][2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[15][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[2]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15][3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[15][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[3]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15][4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[15][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[4]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15][5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[15][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[5]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15][6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[15][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[6]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15][7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[15][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[7]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15][8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[15][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[8]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15][9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[15][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[9]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[15] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1][0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[0]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1][10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[10]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1][11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[11]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1][12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[12]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1][13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[13]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1][14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[14]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1][15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[15]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1][1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[1]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1][2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[2]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1][3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[3]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1][4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[4]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1][5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[5]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1][6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[6]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1][7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[7]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1][8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[8]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1][9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[1][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[9]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[1] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2][0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[0]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2][10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[10]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2][11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[11]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2][12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[12]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2][13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[13]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2][14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[14]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2][15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[15]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2][1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[1]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2][2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[2]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2][3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[3]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2][4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[4]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2][5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[5]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2][6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[6]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2][7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[7]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2][8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[8]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2][9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[2][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[9]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[2] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3][0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[3][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[0]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3][10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[3][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[10]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3][11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[3][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[11]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3][12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[3][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[12]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3][13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[3][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[13]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3][14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[3][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[14]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3][15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[3][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[15]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3][1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[3][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[1]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3][2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[3][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[2]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3][3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[3][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[3]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3][4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[3][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[4]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3][5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[3][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[5]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3][6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[3][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[6]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3][7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[3][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[7]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3][8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[3][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[8]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3][9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[3][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[9]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[3] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4][0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[4][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[0]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4][10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[4][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[10]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4][11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[4][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[11]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4][12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[4][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[12]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4][13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[4][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[13]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4][14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[4][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[14]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4][15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[4][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[15]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4][1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[4][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[1]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4][2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[4][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[2]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4][3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[4][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[3]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4][4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[4][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[4]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4][5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[4][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[5]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4][6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[4][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[6]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4][7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[4][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[7]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4][8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[4][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[8]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4][9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[4][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[9]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[4] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5][0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[5][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[0]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5][10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[5][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[10]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5][11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[5][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[11]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5][12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[5][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[12]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5][13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[5][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[13]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5][14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[5][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[14]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5][15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[5][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[15]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5][1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[5][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[1]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5][2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[5][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[2]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5][3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[5][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[3]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5][4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[5][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[4]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5][5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[5][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[5]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5][6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[5][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[6]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5][7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[5][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[7]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5][8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[5][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[8]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5][9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[5][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[9]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[5] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6][0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[6][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[0]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6][10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[6][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[10]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6][11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[6][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[11]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6][12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[6][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[12]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6][13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[6][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[13]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6][14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[6][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[14]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6][15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[6][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[15]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6][1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[6][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[1]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6][2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[6][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[2]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6][3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[6][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[3]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6][4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[6][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[4]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6][5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[6][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[5]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6][6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[6][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[6]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6][7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[6][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[7]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6][8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[6][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[8]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6][9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[6][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[9]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[6] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7][0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[7][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[0]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7][10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[7][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[10]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7][11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[7][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[11]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7][12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[7][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[12]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7][13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[7][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[13]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7][14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[7][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[14]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7][15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[7][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[15]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7][1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[7][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[1]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7][2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[7][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[2]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7][3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[7][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[3]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7][4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[7][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[4]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7][5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[7][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[5]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7][6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[7][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[6]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7][7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[7][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[7]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7][8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[7][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[8]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7][9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[7][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[9]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[7] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8][0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[8][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[0]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8][10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[8][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[10]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8][11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[8][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[11]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8][12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[8][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[12]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8][13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[8][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[13]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8][14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[8][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[14]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8][15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[8][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[15]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8][1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[8][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[1]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8][2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[8][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[2]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8][3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[8][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[3]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8][4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[8][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[4]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8][5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[8][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[5]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8][6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[8][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[6]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8][7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[8][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[7]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8][8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[8][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[8]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8][9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[8][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[9]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[8] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9][0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[9][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[0]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9][10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[9][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[10]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9][11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[9][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[11]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9][12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[9][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[12]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9][13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[9][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[13]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9][14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[9][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[14]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9][15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[9][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[15]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9][1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[9][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[1]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9][2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[9][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[2]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9][3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[9][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[3]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9][4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[9][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[4]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9][5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[9][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[5]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9][6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[9][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[6]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9][7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[9][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[7]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9][8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[9][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[8]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9][9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\fifo_mem[9][15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[9]),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/fifo_mem_reg[9] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\rd_ptr[3]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\rd_ptr[0]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\rd_ptr[3]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\rd_ptr[1]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\rd_ptr[3]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\rd_ptr[2]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\rd_ptr[3]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\rd_ptr[3]_i_2_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\wr_ptr[3]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\wr_ptr[0]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\wr_ptr[3]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\wr_ptr[1]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\wr_ptr[3]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\wr_ptr[2]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\wr_ptr[3]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\wr_ptr[3]_i_2_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [3]));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry 
       (.CI(\<const0> ),
        .CO({\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_0 ,\NLW_ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({next_addr__0_carry_i_1_n_0,next_addr__0_carry_i_2_n_0,next_addr__0_carry_i_3_n_0,\<const0> }),
        .O({\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_4 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_5 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_6 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_7 }),
        .S({next_addr__0_carry_i_4_n_0,next_addr__0_carry_i_5_n_0,next_addr__0_carry_i_6_n_0,next_addr__0_carry_i_7_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0 
       (.CI(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_0 ),
        .CO({\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_0 ,\NLW_ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr [6],next_addr__0_carry__0_i_2_n_0,next_addr__0_carry__0_i_3_n_0,next_addr__0_carry__0_i_4_n_0}),
        .O({\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_4 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_5 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_6 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_7 }),
        .S({next_addr__0_carry__0_i_5_n_0,next_addr__0_carry__0_i_6_n_0,next_addr__0_carry__0_i_7_n_0,next_addr__0_carry__0_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1 
       (.CI(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_0 ),
        .CO({\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_0 ,\NLW_ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr [10:7]),
        .O({\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_4 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_5 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_6 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_7 }),
        .S({next_addr__0_carry__1_i_5_n_0,next_addr__0_carry__1_i_6_n_0,next_addr__0_carry__1_i_7_n_0,next_addr__0_carry__1_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2 
       (.CI(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_0 ),
        .CO({\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_0 ,\NLW_ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr [14:11]),
        .O({\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_4 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_5 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_6 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_7 }),
        .S({next_addr__0_carry__2_i_5_n_0,next_addr__0_carry__2_i_6_n_0,next_addr__0_carry__2_i_7_n_0,next_addr__0_carry__2_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3 
       (.CI(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_0 ),
        .CO({\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_0 ,\NLW_ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_base_addr [18:15]),
        .O({\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_4 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_5 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_6 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_7 }),
        .S({next_addr__0_carry__3_i_5__1_n_0,next_addr__0_carry__3_i_6_n_0,next_addr__0_carry__3_i_7_n_0,next_addr__0_carry__3_i_8_n_0}));
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__4 
       (.CI(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__4_n_7 ),
        .S({\<const0> ,\<const0> ,\<const0> ,next_addr__0_carry__4_i_1__1_n_0}));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry 
       (.CI(\<const0> ),
        .CO({\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry_n_0 ,\NLW_ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({next_addr__61_carry_i_1_n_0,next_addr__61_carry_i_2_n_0,next_addr__61_carry_i_3_n_0,\<const1> }),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [3:0]),
        .S({next_addr__61_carry_i_4_n_0,next_addr__61_carry_i_5_n_0,next_addr__61_carry_i_6_n_0,next_addr__61_carry_i_7__1_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__0 
       (.CI(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry_n_0 ),
        .CO({\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__0_n_0 ,\NLW_ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({next_addr__61_carry__0_i_1_n_0,next_addr__61_carry__0_i_2_n_0,next_addr__61_carry__0_i_3_n_0,next_addr__61_carry__0_i_4_n_0}),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [7:4]),
        .S({next_addr__61_carry__0_i_5_n_0,next_addr__61_carry__0_i_6_n_0,next_addr__61_carry__0_i_7_n_0,next_addr__61_carry__0_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__1 
       (.CI(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__0_n_0 ),
        .CO({\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__1_n_0 ,\NLW_ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_5 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_6 ,next_addr__61_carry__1_i_1_n_0,next_addr__61_carry__1_i_2_n_0}),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [11:8]),
        .S({next_addr__61_carry__1_i_3__1_n_0,next_addr__61_carry__1_i_4__1_n_0,next_addr__61_carry__1_i_5__1_n_0,next_addr__61_carry__1_i_6_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__2 
       (.CI(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__1_n_0 ),
        .CO({\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__2_n_0 ,\NLW_ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_5 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_6 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_7 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_4 }),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [15:12]),
        .S({next_addr__61_carry__2_i_1__1_n_0,next_addr__61_carry__2_i_2__1_n_0,next_addr__61_carry__2_i_3_n_0,next_addr__61_carry__2_i_4_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__3 
       (.CI(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__2_n_0 ),
        .CO({\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__3_n_0 ,\NLW_ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_5 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_6 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_7 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_4 }),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [19:16]),
        .S({next_addr__61_carry__3_i_1_n_0,next_addr__61_carry__3_i_2_n_0,next_addr__61_carry__3_i_3_n_0,next_addr__61_carry__3_i_4_n_0}));
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__4 
       (.CI(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__3_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [20]),
        .S({\<const0> ,\<const0> ,\<const0> ,next_addr__61_carry__4_i_1_n_0}));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_column_count[0]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_column_count[1]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_column_count[2]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_column_count[3]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_column_count[4]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_column_count[5]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_column_count[6]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_column_count[7]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_column_count[8]_i_2_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [0]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [10]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [11]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [12]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [13]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [14]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [15]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[16] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [16]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [16]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[17] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [17]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [17]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[18] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [18]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [18]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[19] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [19]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [19]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [1]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[20] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [20]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [20]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [2]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [3]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [4]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [5]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [6]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [7]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [8]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [9]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_line_addr [9]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done0_carry 
       (.CI(\<const0> ),
        .CO({\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done0_carry_n_0 ,\NLW_ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done0_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({vid_ram_line_done0_carry_i_1_n_0,vid_ram_line_done0_carry_i_2_n_0,vid_ram_line_done0_carry_i_3_n_0,vid_ram_line_done0_carry_i_4_n_0}),
        .S({vid_ram_line_done0_carry_i_5_n_0,vid_ram_line_done0_carry_i_6_n_0,vid_ram_line_done0_carry_i_7_n_0,vid_ram_line_done0_carry_i_8_n_0}));
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done0_carry__0 
       (.CI(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done0_carry_n_0 ),
        .CO(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,vid_ram_line_done0_carry__0_i_1_n_0}),
        .S({\<const0> ,\<const0> ,\<const0> ,vid_ram_line_done0_carry__0_i_2_n_0}));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_hi[4]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_hi[0]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram0_addr_hi [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_hi[4]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_hi[1]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram0_addr_hi [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_hi[4]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_hi[2]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram0_addr_hi [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_hi[4]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_hi[3]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram0_addr_hi [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_hi[4]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_hi[4]_i_2_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram0_addr_hi [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(vid_ram_addr_hi_wr_dly_i_1__0_n_0),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_lo_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_lo[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_lo[0]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram0_addr_lo [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_lo_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_lo[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_lo[10]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram0_addr_lo [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_lo_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_lo[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_lo[11]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram0_addr_lo [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_lo_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_lo[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_lo[12]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram0_addr_lo [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_lo_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_lo[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_lo[13]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram0_addr_lo [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_lo_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_lo[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_lo[14]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram0_addr_lo [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_lo_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_lo[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_lo[15]_i_2_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram0_addr_lo [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_lo_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_lo[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_lo[1]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram0_addr_lo [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_lo_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_lo[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_lo[2]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram0_addr_lo [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_lo_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_lo[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_lo[3]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram0_addr_lo [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_lo_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_lo[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_lo[4]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram0_addr_lo [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_lo_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_lo[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_lo[5]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram0_addr_lo [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_lo_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_lo[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_lo[6]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram0_addr_lo [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_lo_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_lo[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_lo[7]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram0_addr_lo [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_lo_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_lo[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_lo[8]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram0_addr_lo [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_lo_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_lo[15]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_lo[9]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram0_addr_lo [9]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry 
       (.CI(\<const0> ),
        .CO({\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_0 ,\NLW_ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_reg_inst/vid_ram0_base_addr [3:0]),
        .O({\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_4 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_5 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_6 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_7 }),
        .S({vid_ram_addr_offset_carry_i_5_n_0,vid_ram_addr_offset_carry_i_6_n_0,vid_ram_addr_offset_carry_i_7_n_0,vid_ram_addr_offset_carry_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0 
       (.CI(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_0 ),
        .CO({\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0_n_0 ,\NLW_ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_reg_inst/vid_ram0_base_addr [7:4]),
        .O({\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0_n_4 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0_n_5 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0_n_6 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0_n_7 }),
        .S({vid_ram_addr_offset_carry__0_i_5_n_0,vid_ram_addr_offset_carry__0_i_6_n_0,vid_ram_addr_offset_carry__0_i_7_n_0,vid_ram_addr_offset_carry__0_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1 
       (.CI(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0_n_0 ),
        .CO({\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1_n_0 ,\NLW_ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_reg_inst/vid_ram0_base_addr [11:8]),
        .O({\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1_n_4 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1_n_5 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1_n_6 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1_n_7 }),
        .S({vid_ram_addr_offset_carry__1_i_5_n_0,vid_ram_addr_offset_carry__1_i_6_n_0,vid_ram_addr_offset_carry__1_i_7_n_0,vid_ram_addr_offset_carry__1_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__2 
       (.CI(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1_n_0 ),
        .CO({\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__2_n_0 ,\NLW_ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_reg_inst/vid_ram0_base_addr [15:12]),
        .O({\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__2_n_4 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__2_n_5 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__2_n_6 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__2_n_7 }),
        .S({vid_ram_addr_offset_carry__2_i_5_n_0,vid_ram_addr_offset_carry__2_i_6_n_0,vid_ram_addr_offset_carry__2_i_7_n_0,vid_ram_addr_offset_carry__2_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__3 
       (.CI(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__2_n_0 ),
        .CO({\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__3_n_0 ,\NLW_ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_reg_inst/vid_ram0_base_addr [19:16]),
        .O({\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__3_n_4 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__3_n_5 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__3_n_6 ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__3_n_7 }),
        .S({vid_ram_addr_offset_carry__3_i_5_n_0,vid_ram_addr_offset_carry__3_i_6_n_0,vid_ram_addr_offset_carry__3_i_7_n_0,vid_ram_addr_offset_carry__3_i_8_n_0}));
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__4 
       (.CI(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__3_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__4_n_7 ),
        .S({\<const0> ,\<const0> ,\<const0> ,vid_ram_addr_offset_carry__4_i_1_n_0}));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/vid_ram0_access ),
        .Q(\ogfx_reg_inst/vid_ram0_ce ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_0_out ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_data_mask[15]_i_1_n_0 ),
        .D(\vid_ram_data_mask[0]_i_1_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [0]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_data_mask[15]_i_1_n_0 ),
        .D(\vid_ram_data_mask[10]_i_1_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [10]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_data_mask[15]_i_1_n_0 ),
        .D(\vid_ram_data_mask[11]_i_1_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [11]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_data_mask[15]_i_1_n_0 ),
        .D(\vid_ram_data_mask[12]_i_1_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [12]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_data_mask[15]_i_1_n_0 ),
        .D(\vid_ram_data_mask[13]_i_1_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [13]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_data_mask[15]_i_1_n_0 ),
        .D(\vid_ram_data_mask[14]_i_1_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [14]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_data_mask[15]_i_1_n_0 ),
        .D(\vid_ram_data_mask[15]_i_2_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [15]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_data_mask[15]_i_1_n_0 ),
        .D(\vid_ram_data_mask[1]_i_1_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [1]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_data_mask[15]_i_1_n_0 ),
        .D(\vid_ram_data_mask[2]_i_1_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [2]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_data_mask[15]_i_1_n_0 ),
        .D(\vid_ram_data_mask[3]_i_1_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [3]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_data_mask[15]_i_1_n_0 ),
        .D(\vid_ram_data_mask[4]_i_1_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [4]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_data_mask[15]_i_1_n_0 ),
        .D(\vid_ram_data_mask[5]_i_1_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [5]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_data_mask[15]_i_1_n_0 ),
        .D(\vid_ram_data_mask[6]_i_1_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [6]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_data_mask[15]_i_1_n_0 ),
        .D(\vid_ram_data_mask[7]_i_1_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [7]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_data_mask[15]_i_1_n_0 ),
        .D(\vid_ram_data_mask[8]_i_1_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [8]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_data_mask[15]_i_1_n_0 ),
        .D(\vid_ram_data_mask[9]_i_1_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_rd_dly_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(vid_ram_data_rd_dly_i_1_n_0),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_rd_dly ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_data[0]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_data[10]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_data[11]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_data[12]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_data[13]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_data[14]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_data[15]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_data[1]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_data[2]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_data[3]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_data[4]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_data[5]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_data[6]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_data[7]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_data[8]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_data[9]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_wr_dly_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(vid_ram_data_wr_dly_i_1__0_n_0),
        .Q(\ogfx_reg_inst/vid_ram0_we ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_msk_mode_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(vid_ram_win_cl_swap_i_1__0_n_0),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[5]),
        .Q(\ogfx_reg_inst/vid_ram0_cfg [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_rmw_mode_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(vid_ram_win_cl_swap_i_1__0_n_0),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[4]),
        .Q(\ogfx_reg_inst/vid_ram0_cfg [4]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_width_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_width[8]_i_1__0_n_0 ),
        .D(\ogfx_reg_inst/display_w_h_nxt ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/vid_ram0_width [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_width_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_width[8]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_width[1]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram0_width [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_width_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_width[8]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_width[2]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram0_width [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_width_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_width[8]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_width[3]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram0_width [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_width_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_width[8]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_width[4]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram0_width [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_width_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_width[8]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_width[5]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram0_width [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_width_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_width[8]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_width[6]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram0_width [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_width_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_width[8]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_width[7]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram0_width [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_width_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_width[8]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_width[8]_i_2__0_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram0_width [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_win_cl_swap_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(vid_ram_win_cl_swap_i_1__0_n_0),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[0]),
        .Q(\ogfx_reg_inst/vid_ram0_cfg [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_win_mode_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(vid_ram_win_cl_swap_i_1__0_n_0),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[6]),
        .Q(\ogfx_reg_inst/vid_ram0_cfg [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_win_x_swap_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(vid_ram_win_cl_swap_i_1__0_n_0),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[2]),
        .Q(\ogfx_reg_inst/vid_ram0_cfg [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_win_y_swap_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(vid_ram_win_cl_swap_i_1__0_n_0),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[1]),
        .Q(\ogfx_reg_inst/vid_ram0_cfg [1]));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry 
       (.CI(\<const0> ),
        .CO({\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_0 ,\NLW_ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({next_addr__0_carry_i_1__0_n_0,next_addr__0_carry_i_2__0_n_0,next_addr__0_carry_i_3__0_n_0,\<const0> }),
        .O({\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_4 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_5 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_6 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_7 }),
        .S({next_addr__0_carry_i_4__0_n_0,next_addr__0_carry_i_5__0_n_0,next_addr__0_carry_i_6__0_n_0,next_addr__0_carry_i_7__0_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0 
       (.CI(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry_n_0 ),
        .CO({\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_0 ,\NLW_ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr [6],next_addr__0_carry__0_i_2__0_n_0,next_addr__0_carry__0_i_3__0_n_0,next_addr__0_carry__0_i_4__0_n_0}),
        .O({\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_4 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_5 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_6 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_7 }),
        .S({next_addr__0_carry__0_i_5__0_n_0,next_addr__0_carry__0_i_6__0_n_0,next_addr__0_carry__0_i_7__0_n_0,next_addr__0_carry__0_i_8__0_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1 
       (.CI(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__0_n_0 ),
        .CO({\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_0 ,\NLW_ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr [10:7]),
        .O({\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_4 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_5 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_6 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_7 }),
        .S({next_addr__0_carry__1_i_5__0_n_0,next_addr__0_carry__1_i_6__0_n_0,next_addr__0_carry__1_i_7__0_n_0,next_addr__0_carry__1_i_8__0_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2 
       (.CI(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_0 ),
        .CO({\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_0 ,\NLW_ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr [14:11]),
        .O({\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_4 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_5 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_6 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_7 }),
        .S({next_addr__0_carry__2_i_5__0_n_0,next_addr__0_carry__2_i_6__0_n_0,next_addr__0_carry__2_i_7__0_n_0,next_addr__0_carry__2_i_8__0_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3 
       (.CI(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_0 ),
        .CO({\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_0 ,\NLW_ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_base_addr [18:15]),
        .O({\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_4 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_5 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_6 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_7 }),
        .S({next_addr__0_carry__3_i_5__2_n_0,next_addr__0_carry__3_i_6__0_n_0,next_addr__0_carry__3_i_7__0_n_0,next_addr__0_carry__3_i_8__0_n_0}));
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__4 
       (.CI(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__4_n_7 ),
        .S({\<const0> ,\<const0> ,\<const0> ,next_addr__0_carry__4_i_1__2_n_0}));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry 
       (.CI(\<const0> ),
        .CO({\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry_n_0 ,\NLW_ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({next_addr__61_carry_i_1__0_n_0,next_addr__61_carry_i_2__0_n_0,next_addr__61_carry_i_3__0_n_0,\<const1> }),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [3:0]),
        .S({next_addr__61_carry_i_4__0_n_0,next_addr__61_carry_i_5__0_n_0,next_addr__61_carry_i_6__0_n_0,next_addr__61_carry_i_7__2_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__0 
       (.CI(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry_n_0 ),
        .CO({\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__0_n_0 ,\NLW_ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({next_addr__61_carry__0_i_1__0_n_0,next_addr__61_carry__0_i_2__0_n_0,next_addr__61_carry__0_i_3__0_n_0,next_addr__61_carry__0_i_4__0_n_0}),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [7:4]),
        .S({next_addr__61_carry__0_i_5__0_n_0,next_addr__61_carry__0_i_6__0_n_0,next_addr__61_carry__0_i_7__0_n_0,next_addr__61_carry__0_i_8__0_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__1 
       (.CI(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__0_n_0 ),
        .CO({\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__1_n_0 ,\NLW_ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_5 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_6 ,next_addr__61_carry__1_i_1__0_n_0,next_addr__61_carry__1_i_2__0_n_0}),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [11:8]),
        .S({next_addr__61_carry__1_i_3__2_n_0,next_addr__61_carry__1_i_4__2_n_0,next_addr__61_carry__1_i_5__2_n_0,next_addr__61_carry__1_i_6__0_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__2 
       (.CI(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__1_n_0 ),
        .CO({\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__2_n_0 ,\NLW_ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_5 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_6 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_7 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__1_n_4 }),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [15:12]),
        .S({next_addr__61_carry__2_i_1__2_n_0,next_addr__61_carry__2_i_2__2_n_0,next_addr__61_carry__2_i_3__0_n_0,next_addr__61_carry__2_i_4__0_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__3 
       (.CI(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__2_n_0 ),
        .CO({\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__3_n_0 ,\NLW_ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_5 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_6 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__3_n_7 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__0_carry__2_n_4 }),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [19:16]),
        .S({next_addr__61_carry__3_i_1__0_n_0,next_addr__61_carry__3_i_2__0_n_0,next_addr__61_carry__3_i_3__0_n_0,next_addr__61_carry__3_i_4__0_n_0}));
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__4 
       (.CI(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/next_addr__61_carry__3_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [20]),
        .S({\<const0> ,\<const0> ,\<const0> ,next_addr__61_carry__4_i_1__0_n_0}));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_column_count[0]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_column_count[1]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_column_count[2]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_column_count[3]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_column_count[4]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_column_count[5]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_column_count[6]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_column_count[7]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_column_count[8]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_column_count[8]_i_2__0_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [0]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [10]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [11]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [12]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [13]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [14]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [15]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[16] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [16]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [16]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[17] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [17]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [17]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[18] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [18]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [18]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[19] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [19]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [19]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [1]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[20] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [20]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [20]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [2]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [3]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [4]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [5]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [6]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [7]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [8]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_addr_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [9]),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_line_addr [9]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done0_carry 
       (.CI(\<const0> ),
        .CO({\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done0_carry_n_0 ,\NLW_ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done0_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({vid_ram_line_done0_carry_i_1__0_n_0,vid_ram_line_done0_carry_i_2__0_n_0,vid_ram_line_done0_carry_i_3__0_n_0,vid_ram_line_done0_carry_i_4__0_n_0}),
        .S({vid_ram_line_done0_carry_i_5__0_n_0,vid_ram_line_done0_carry_i_6__0_n_0,vid_ram_line_done0_carry_i_7__0_n_0,vid_ram_line_done0_carry_i_8__0_n_0}));
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done0_carry__0 
       (.CI(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done0_carry_n_0 ),
        .CO(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,vid_ram_line_done0_carry__0_i_1__0_n_0}),
        .S({\<const0> ,\<const0> ,\<const0> ,vid_ram_line_done0_carry__0_i_2__0_n_0}));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_hi[4]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_hi[0]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram1_addr_hi [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_hi[4]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_hi[1]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram1_addr_hi [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_hi[4]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_hi[2]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram1_addr_hi [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_hi[4]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_hi[3]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram1_addr_hi [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_hi[4]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_hi[4]_i_2__0_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram1_addr_hi [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(vid_ram_addr_hi_wr_dly_i_1_n_0),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_lo_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_lo[15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_lo[0]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram1_addr_lo [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_lo_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_lo[15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_lo[10]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram1_addr_lo [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_lo_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_lo[15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_lo[11]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram1_addr_lo [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_lo_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_lo[15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_lo[12]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram1_addr_lo [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_lo_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_lo[15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_lo[13]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram1_addr_lo [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_lo_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_lo[15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_lo[14]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram1_addr_lo [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_lo_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_lo[15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_lo[15]_i_2__0_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram1_addr_lo [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_lo_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_lo[15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_lo[1]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram1_addr_lo [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_lo_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_lo[15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_lo[2]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram1_addr_lo [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_lo_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_lo[15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_lo[3]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram1_addr_lo [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_lo_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_lo[15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_lo[4]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram1_addr_lo [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_lo_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_lo[15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_lo[5]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram1_addr_lo [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_lo_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_lo[15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_lo[6]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram1_addr_lo [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_lo_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_lo[15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_lo[7]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram1_addr_lo [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_lo_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_lo[15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_lo[8]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram1_addr_lo [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_lo_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_addr_lo[15]_i_1__0_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_addr_lo[9]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram1_addr_lo [9]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry 
       (.CI(\<const0> ),
        .CO({\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_0 ,\NLW_ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_reg_inst/vid_ram1_base_addr [3:0]),
        .O({\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_4 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_5 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_6 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_7 }),
        .S({vid_ram_addr_offset_carry_i_5__0_n_0,vid_ram_addr_offset_carry_i_6__0_n_0,vid_ram_addr_offset_carry_i_7__0_n_0,vid_ram_addr_offset_carry_i_8__0_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0 
       (.CI(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_0 ),
        .CO({\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0_n_0 ,\NLW_ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_reg_inst/vid_ram1_base_addr [7:4]),
        .O({\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0_n_4 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0_n_5 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0_n_6 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0_n_7 }),
        .S({vid_ram_addr_offset_carry__0_i_5__0_n_0,vid_ram_addr_offset_carry__0_i_6__0_n_0,vid_ram_addr_offset_carry__0_i_7__0_n_0,vid_ram_addr_offset_carry__0_i_8__0_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1 
       (.CI(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0_n_0 ),
        .CO({\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1_n_0 ,\NLW_ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_reg_inst/vid_ram1_base_addr [11:8]),
        .O({\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1_n_4 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1_n_5 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1_n_6 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1_n_7 }),
        .S({vid_ram_addr_offset_carry__1_i_5__0_n_0,vid_ram_addr_offset_carry__1_i_6__0_n_0,vid_ram_addr_offset_carry__1_i_7__0_n_0,vid_ram_addr_offset_carry__1_i_8__0_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__2 
       (.CI(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1_n_0 ),
        .CO({\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__2_n_0 ,\NLW_ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_reg_inst/vid_ram1_base_addr [15:12]),
        .O({\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__2_n_4 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__2_n_5 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__2_n_6 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__2_n_7 }),
        .S({vid_ram_addr_offset_carry__2_i_5__0_n_0,vid_ram_addr_offset_carry__2_i_6__0_n_0,vid_ram_addr_offset_carry__2_i_7__0_n_0,vid_ram_addr_offset_carry__2_i_8__0_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__3 
       (.CI(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__2_n_0 ),
        .CO({\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__3_n_0 ,\NLW_ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_reg_inst/vid_ram1_base_addr [19:16]),
        .O({\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__3_n_4 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__3_n_5 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__3_n_6 ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__3_n_7 }),
        .S({vid_ram_addr_offset_carry__3_i_5__0_n_0,vid_ram_addr_offset_carry__3_i_6__0_n_0,vid_ram_addr_offset_carry__3_i_7__0_n_0,vid_ram_addr_offset_carry__3_i_8__0_n_0}));
  CARRY4 \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__4 
       (.CI(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__3_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__4_n_7 ),
        .S({\<const0> ,\<const0> ,\<const0> ,vid_ram_addr_offset_carry__4_i_1__0_n_0}));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/vid_ram1_access ),
        .Q(\ogfx_reg_inst/vid_ram1_ce ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_0_out ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_data_mask[15]_i_1__0_n_0 ),
        .D(\vid_ram_data_mask[0]_i_1__0_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [0]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_data_mask[15]_i_1__0_n_0 ),
        .D(\vid_ram_data_mask[10]_i_1__0_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [10]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_data_mask[15]_i_1__0_n_0 ),
        .D(\vid_ram_data_mask[11]_i_1__0_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [11]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_data_mask[15]_i_1__0_n_0 ),
        .D(\vid_ram_data_mask[12]_i_1__0_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [12]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_data_mask[15]_i_1__0_n_0 ),
        .D(\vid_ram_data_mask[13]_i_1__0_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [13]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_data_mask[15]_i_1__0_n_0 ),
        .D(\vid_ram_data_mask[14]_i_1__0_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [14]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_data_mask[15]_i_1__0_n_0 ),
        .D(\vid_ram_data_mask[15]_i_2__0_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [15]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_data_mask[15]_i_1__0_n_0 ),
        .D(\vid_ram_data_mask[1]_i_1__0_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [1]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_data_mask[15]_i_1__0_n_0 ),
        .D(\vid_ram_data_mask[2]_i_1__0_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [2]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_data_mask[15]_i_1__0_n_0 ),
        .D(\vid_ram_data_mask[3]_i_1__0_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [3]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_data_mask[15]_i_1__0_n_0 ),
        .D(\vid_ram_data_mask[4]_i_1__0_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [4]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_data_mask[15]_i_1__0_n_0 ),
        .D(\vid_ram_data_mask[5]_i_1__0_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [5]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_data_mask[15]_i_1__0_n_0 ),
        .D(\vid_ram_data_mask[6]_i_1__0_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [6]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_data_mask[15]_i_1__0_n_0 ),
        .D(\vid_ram_data_mask[7]_i_1__0_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [7]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_data_mask[15]_i_1__0_n_0 ),
        .D(\vid_ram_data_mask[8]_i_1__0_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [8]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_data_mask[15]_i_1__0_n_0 ),
        .D(\vid_ram_data_mask[9]_i_1__0_n_0 ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_rd_dly_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(vid_ram_data_rd_dly_i_1__0_n_0),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_rd_dly ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_data[0]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_data[10]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_data[11]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_data[12]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_data[13]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_data[14]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_data[15]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_data[1]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_data[2]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_data[3]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_data[4]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_data[5]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_data[6]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_data[7]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_data[8]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_data[9]_i_1__0_n_0 ),
        .Q(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_wr_dly_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(puc_rst_IBUF),
        .D(vid_ram_data_wr_dly_i_1_n_0),
        .Q(\ogfx_reg_inst/vid_ram1_we ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_msk_mode_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(vid_ram_win_cl_swap_i_1_n_0),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[5]),
        .Q(\ogfx_reg_inst/vid_ram1_cfg [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_rmw_mode_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(vid_ram_win_cl_swap_i_1_n_0),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[4]),
        .Q(\ogfx_reg_inst/vid_ram1_cfg [4]));
  FDPE #(
    .INIT(1'b1)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_width_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_width[8]_i_1_n_0 ),
        .D(\ogfx_reg_inst/display_w_h_nxt ),
        .PRE(puc_rst_IBUF),
        .Q(\ogfx_reg_inst/vid_ram1_width [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_width_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_width[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_width[1]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram1_width [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_width_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_width[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_width[2]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram1_width [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_width_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_width[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_width[3]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram1_width [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_width_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_width[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_width[4]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram1_width [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_width_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_width[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_width[5]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram1_width [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_width_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_width[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_width[6]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram1_width [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_width_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_width[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_width[7]_i_1_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram1_width [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_width_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\vid_ram_width[8]_i_1_n_0 ),
        .CLR(puc_rst_IBUF),
        .D(\vid_ram_width[8]_i_2__0_n_0 ),
        .Q(\ogfx_reg_inst/vid_ram1_width [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_win_cl_swap_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(vid_ram_win_cl_swap_i_1_n_0),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[0]),
        .Q(\ogfx_reg_inst/vid_ram1_cfg [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_win_mode_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(vid_ram_win_cl_swap_i_1_n_0),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[6]),
        .Q(\ogfx_reg_inst/vid_ram1_cfg [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_win_x_swap_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(vid_ram_win_cl_swap_i_1_n_0),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[2]),
        .Q(\ogfx_reg_inst/vid_ram1_cfg [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_win_y_swap_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(vid_ram_win_cl_swap_i_1_n_0),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[1]),
        .Q(\ogfx_reg_inst/vid_ram1_cfg [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/refresh_frame_select_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame_select_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[0]),
        .Q(\ogfx_reg_inst/frame_select [0]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1463" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/sw_lut_bank_select_o_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lut_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[2]),
        .Q(sw_lut_bank_select));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1454" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/sw_lut_enable_o_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lut_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[0]),
        .Q(sw_lut_enable));
  (* \PinAttr:CLR:HOLD_DETOUR  = "1454" *) 
  (* \PinAttr:D:HOLD_DETOUR  = "1596" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/sw_lut_ram_rmw_mode_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/lut_cfg_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[1]),
        .Q(\ogfx_reg_inst/lut_cfg_rd ));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/vid_ram0_frame_select_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame_select_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[8]),
        .Q(\ogfx_reg_inst/frame_select [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/vid_ram1_frame_select_reg 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/frame_select_wr ),
        .CLR(puc_rst_IBUF),
        .D(per_din_i_IBUF[12]),
        .Q(\ogfx_reg_inst/frame_select [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/vid_ram_addr_o_reg[0] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/vid_ram_access ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/vid_ram_addr_align [0]),
        .Q(vid_ram_sw_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/vid_ram_addr_o_reg[10] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/vid_ram_access ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/vid_ram_addr_align [10]),
        .Q(vid_ram_sw_addr[10]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/vid_ram_addr_o_reg[11] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/vid_ram_access ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/vid_ram_addr_align [11]),
        .Q(vid_ram_sw_addr[11]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/vid_ram_addr_o_reg[12] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/vid_ram_access ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/vid_ram_addr_align [12]),
        .Q(vid_ram_sw_addr[12]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/vid_ram_addr_o_reg[13] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/vid_ram_access ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/vid_ram_addr_align [13]),
        .Q(vid_ram_sw_addr[13]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/vid_ram_addr_o_reg[14] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/vid_ram_access ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/vid_ram_addr_align [14]),
        .Q(vid_ram_sw_addr[14]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/vid_ram_addr_o_reg[15] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/vid_ram_access ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/vid_ram_addr_align [15]),
        .Q(vid_ram_sw_addr[15]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/vid_ram_addr_o_reg[16] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/vid_ram_access ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/vid_ram_addr_align [16]),
        .Q(vid_ram_sw_addr[16]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/vid_ram_addr_o_reg[1] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/vid_ram_access ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/vid_ram_addr_align [1]),
        .Q(vid_ram_sw_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/vid_ram_addr_o_reg[2] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/vid_ram_access ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/vid_ram_addr_align [2]),
        .Q(vid_ram_sw_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/vid_ram_addr_o_reg[3] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/vid_ram_access ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/vid_ram_addr_align [3]),
        .Q(vid_ram_sw_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/vid_ram_addr_o_reg[4] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/vid_ram_access ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/vid_ram_addr_align [4]),
        .Q(vid_ram_sw_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/vid_ram_addr_o_reg[5] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/vid_ram_access ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/vid_ram_addr_align [5]),
        .Q(vid_ram_sw_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/vid_ram_addr_o_reg[6] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/vid_ram_access ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/vid_ram_addr_align [6]),
        .Q(vid_ram_sw_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/vid_ram_addr_o_reg[7] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/vid_ram_access ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/vid_ram_addr_align [7]),
        .Q(vid_ram_sw_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/vid_ram_addr_o_reg[8] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/vid_ram_access ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/vid_ram_addr_align [8]),
        .Q(vid_ram_sw_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \ogfx_reg_inst/vid_ram_addr_o_reg[9] 
       (.C(mclk_IBUF_BUFG),
        .CE(\ogfx_reg_inst/vid_ram_access ),
        .CLR(puc_rst_IBUF),
        .D(\ogfx_reg_inst/vid_ram_addr_align [9]),
        .Q(vid_ram_sw_addr[9]));
  LUT5 #(
    .INIT(32'hAAAAAA9A)) 
    \ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[3]_i_3 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [3]),
        .I1(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .I2(gfx_mode[0]),
        .I3(gfx_mode[2]),
        .I4(gfx_mode[1]),
        .O(\ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAA9A)) 
    \ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[3]_i_4 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [2]),
        .I1(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .I2(gfx_mode[1]),
        .I3(gfx_mode[2]),
        .I4(gfx_mode[0]),
        .O(\ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA9AAA)) 
    \ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[3]_i_5 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [1]),
        .I1(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .I2(gfx_mode[0]),
        .I3(gfx_mode[1]),
        .I4(gfx_mode[2]),
        .O(\ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h56)) 
    \ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[3]_i_6 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [0]),
        .I1(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .I2(gfx_mode[2]),
        .O(\ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[7]_i_3 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [4]),
        .I1(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .I2(gfx_mode[2]),
        .I3(gfx_mode[1]),
        .I4(gfx_mode[0]),
        .O(\ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAA9A)) 
    \ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[3]_i_3 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [3]),
        .I1(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .I2(gfx_mode[0]),
        .I3(gfx_mode[2]),
        .I4(gfx_mode[1]),
        .O(\ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAA9A)) 
    \ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[3]_i_4 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [2]),
        .I1(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .I2(gfx_mode[1]),
        .I3(gfx_mode[2]),
        .I4(gfx_mode[0]),
        .O(\ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA9AAA)) 
    \ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[3]_i_5 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [1]),
        .I1(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .I2(gfx_mode[0]),
        .I3(gfx_mode[1]),
        .I4(gfx_mode[2]),
        .O(\ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h56)) 
    \ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[3]_i_6 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [0]),
        .I1(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .I2(gfx_mode[2]),
        .O(\ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[7]_i_3 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [4]),
        .I1(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .I2(gfx_mode[2]),
        .I3(gfx_mode[1]),
        .I4(gfx_mode[0]),
        .O(\ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[7]_i_3_n_0 ));
  IBUF \per_addr_i_IBUF[0]_inst 
       (.I(per_addr_i[0]),
        .O(per_addr_i_IBUF[0]));
  IBUF \per_addr_i_IBUF[10]_inst 
       (.I(per_addr_i[10]),
        .O(per_addr_i_IBUF[10]));
  IBUF \per_addr_i_IBUF[11]_inst 
       (.I(per_addr_i[11]),
        .O(per_addr_i_IBUF[11]));
  IBUF \per_addr_i_IBUF[12]_inst 
       (.I(per_addr_i[12]),
        .O(per_addr_i_IBUF[12]));
  IBUF \per_addr_i_IBUF[13]_inst 
       (.I(per_addr_i[13]),
        .O(per_addr_i_IBUF[13]));
  IBUF \per_addr_i_IBUF[1]_inst 
       (.I(per_addr_i[1]),
        .O(per_addr_i_IBUF[1]));
  IBUF \per_addr_i_IBUF[2]_inst 
       (.I(per_addr_i[2]),
        .O(per_addr_i_IBUF[2]));
  IBUF \per_addr_i_IBUF[3]_inst 
       (.I(per_addr_i[3]),
        .O(per_addr_i_IBUF[3]));
  IBUF \per_addr_i_IBUF[4]_inst 
       (.I(per_addr_i[4]),
        .O(per_addr_i_IBUF[4]));
  IBUF \per_addr_i_IBUF[5]_inst 
       (.I(per_addr_i[5]),
        .O(per_addr_i_IBUF[5]));
  IBUF \per_addr_i_IBUF[6]_inst 
       (.I(per_addr_i[6]),
        .O(per_addr_i_IBUF[6]));
  IBUF \per_addr_i_IBUF[7]_inst 
       (.I(per_addr_i[7]),
        .O(per_addr_i_IBUF[7]));
  IBUF \per_addr_i_IBUF[8]_inst 
       (.I(per_addr_i[8]),
        .O(per_addr_i_IBUF[8]));
  IBUF \per_addr_i_IBUF[9]_inst 
       (.I(per_addr_i[9]),
        .O(per_addr_i_IBUF[9]));
  IBUF \per_din_i_IBUF[0]_inst 
       (.I(per_din_i[0]),
        .O(per_din_i_IBUF[0]));
  IBUF \per_din_i_IBUF[10]_inst 
       (.I(per_din_i[10]),
        .O(per_din_i_IBUF[10]));
  IBUF \per_din_i_IBUF[11]_inst 
       (.I(per_din_i[11]),
        .O(per_din_i_IBUF[11]));
  IBUF \per_din_i_IBUF[12]_inst 
       (.I(per_din_i[12]),
        .O(per_din_i_IBUF[12]));
  IBUF \per_din_i_IBUF[13]_inst 
       (.I(per_din_i[13]),
        .O(per_din_i_IBUF[13]));
  IBUF \per_din_i_IBUF[14]_inst 
       (.I(per_din_i[14]),
        .O(per_din_i_IBUF[14]));
  IBUF \per_din_i_IBUF[15]_inst 
       (.I(per_din_i[15]),
        .O(per_din_i_IBUF[15]));
  IBUF \per_din_i_IBUF[1]_inst 
       (.I(per_din_i[1]),
        .O(per_din_i_IBUF[1]));
  IBUF \per_din_i_IBUF[2]_inst 
       (.I(per_din_i[2]),
        .O(per_din_i_IBUF[2]));
  IBUF \per_din_i_IBUF[3]_inst 
       (.I(per_din_i[3]),
        .O(per_din_i_IBUF[3]));
  IBUF \per_din_i_IBUF[4]_inst 
       (.I(per_din_i[4]),
        .O(per_din_i_IBUF[4]));
  IBUF \per_din_i_IBUF[5]_inst 
       (.I(per_din_i[5]),
        .O(per_din_i_IBUF[5]));
  IBUF \per_din_i_IBUF[6]_inst 
       (.I(per_din_i[6]),
        .O(per_din_i_IBUF[6]));
  IBUF \per_din_i_IBUF[7]_inst 
       (.I(per_din_i[7]),
        .O(per_din_i_IBUF[7]));
  IBUF \per_din_i_IBUF[8]_inst 
       (.I(per_din_i[8]),
        .O(per_din_i_IBUF[8]));
  IBUF \per_din_i_IBUF[9]_inst 
       (.I(per_din_i[9]),
        .O(per_din_i_IBUF[9]));
  OBUF \per_dout_o_OBUF[0]_inst 
       (.I(per_dout_o_OBUF[0]),
        .O(per_dout_o[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \per_dout_o_OBUF[0]_inst_i_1 
       (.I0(\per_dout_o_OBUF[0]_inst_i_2_n_0 ),
        .I1(\per_dout_o_OBUF[0]_inst_i_3_n_0 ),
        .I2(\per_dout_o_OBUF[0]_inst_i_4_n_0 ),
        .I3(\per_dout_o_OBUF[0]_inst_i_5_n_0 ),
        .I4(\per_dout_o_OBUF[0]_inst_i_6_n_0 ),
        .I5(\per_dout_o_OBUF[0]_inst_i_7_n_0 ),
        .O(per_dout_o_OBUF[0]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \per_dout_o_OBUF[0]_inst_i_10 
       (.I0(\per_dout_o_OBUF[14]_inst_i_9_n_0 ),
        .I1(sw_lut_enable),
        .I2(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[10] ),
        .I3(\per_dout_o_OBUF[4]_inst_i_24_n_0 ),
        .O(\per_dout_o_OBUF[0]_inst_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hC8C08800)) 
    \per_dout_o_OBUF[0]_inst_i_11 
       (.I0(\ogfx_reg_inst/reg_dec [34]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/reg_dec [32]),
        .I3(lt24_cmd_refr),
        .I4(lt24_on_o_OBUF),
        .O(\per_dout_o_OBUF[0]_inst_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hC8C08800)) 
    \per_dout_o_OBUF[0]_inst_i_12 
       (.I0(\lt24_cmd[15]_i_2_n_0 ),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\lt24_cfg_refr_sync_val_o[9]_i_2_n_0 ),
        .I3(lt24_cmd_val[0]),
        .I4(lt24_cfg_refr_sync_val[0]),
        .O(\per_dout_o_OBUF[0]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hC888C000)) 
    \per_dout_o_OBUF[0]_inst_i_13 
       (.I0(\ogfx_reg_inst/reg_dec [20]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/reg_dec [22]),
        .I3(display_size[16]),
        .I4(display_size[0]),
        .O(\per_dout_o_OBUF[0]_inst_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \per_dout_o_OBUF[0]_inst_i_14 
       (.I0(\per_dout_o_OBUF[8]_inst_i_11_n_0 ),
        .I1(\ogfx_reg_inst/display_refr_cnt [0]),
        .I2(\per_dout_o_OBUF[2]_inst_i_14_n_0 ),
        .I3(display_cl_swap),
        .O(\per_dout_o_OBUF[0]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \per_dout_o_OBUF[0]_inst_i_15 
       (.I0(\gfx_ctrl[15]_i_2_n_0 ),
        .I1(per_addr_i_IBUF[2]),
        .I2(per_addr_i_IBUF[0]),
        .I3(per_addr_i_IBUF[4]),
        .I4(per_addr_i_IBUF[5]),
        .I5(\ogfx_reg_inst/reg_read ),
        .O(\per_dout_o_OBUF[0]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \per_dout_o_OBUF[0]_inst_i_16 
       (.I0(\ogfx_if_lt24_inst/p_1_in4_in ),
        .I1(\ogfx_if_lt24_inst/refresh_trigger_clr ),
        .I2(\ogfx_if_lt24_inst/p_0_in13_in ),
        .I3(\ogfx_if_lt24_inst/p_2_in11_in ),
        .I4(\ogfx_if_lt24_inst/p_0_in15_in ),
        .I5(\per_dout_o_OBUF[6]_inst_i_18_n_0 ),
        .O(\ogfx_reg_inst/gfx_status_read ));
  LUT5 #(
    .INIT(32'hC8C08800)) 
    \per_dout_o_OBUF[0]_inst_i_17 
       (.I0(\ogfx_reg_inst/reg_dec [18]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/reg_dec [16]),
        .I3(display_height[0]),
        .I4(display_width[0]),
        .O(\per_dout_o_OBUF[0]_inst_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAA80AA80AA80)) 
    \per_dout_o_OBUF[0]_inst_i_18 
       (.I0(vid_ram_data_rd_dly_i_1_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_7_in ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode40_out ),
        .I3(\per_dout_o_OBUF[0]_inst_i_30_n_0 ),
        .I4(\per_dout_o_OBUF[4]_inst_i_8_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram0_addr_hi [0]),
        .O(\per_dout_o_OBUF[0]_inst_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \per_dout_o_OBUF[0]_inst_i_19 
       (.I0(\per_dout_o_OBUF[7]_inst_i_8_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram1_width [0]),
        .I2(\per_dout_o_OBUF[6]_inst_i_16_n_0 ),
        .I3(\ogfx_reg_inst/vid_ram1_cfg [0]),
        .O(\per_dout_o_OBUF[0]_inst_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \per_dout_o_OBUF[0]_inst_i_2 
       (.I0(\per_dout_o_OBUF[15]_inst_i_10_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg_n_0_[0] ),
        .I2(\ogfx_reg_inst/vid_ram1_data [0]),
        .I3(vid_ram_data_rd_dly_i_1__0_n_0),
        .I4(\per_dout_o_OBUF[15]_inst_i_9_n_0 ),
        .I5(\ogfx_reg_inst/gpu_stat_fifo_cnt [0]),
        .O(\per_dout_o_OBUF[0]_inst_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF888F000)) 
    \per_dout_o_OBUF[0]_inst_i_20 
       (.I0(\ogfx_reg_inst/reg_dec [66]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\per_dout_o_OBUF[12]_inst_i_14_n_0 ),
        .I3(\ogfx_reg_inst/frame1_ptr [0]),
        .I4(\ogfx_reg_inst/frame0_ptr [16]),
        .O(\per_dout_o_OBUF[0]_inst_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hF888F000)) 
    \per_dout_o_OBUF[0]_inst_i_21 
       (.I0(\frame1_ptr_hi[4]_i_2_n_0 ),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\per_dout_o_OBUF[2]_inst_i_9_n_0 ),
        .I3(\ogfx_reg_inst/vid_ram0_cfg [0]),
        .I4(\ogfx_reg_inst/frame1_ptr [16]),
        .O(\per_dout_o_OBUF[0]_inst_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \per_dout_o_OBUF[0]_inst_i_22 
       (.I0(\ogfx_reg_inst/lut_ram_data_rd ),
        .I1(\ogfx_reg_inst/lut_ram_data [0]),
        .I2(\per_dout_o_OBUF[8]_inst_i_14_n_0 ),
        .I3(lut_ram_sw_addr[0]),
        .O(\per_dout_o_OBUF[0]_inst_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hF888F000)) 
    \per_dout_o_OBUF[0]_inst_i_23 
       (.I0(\ogfx_reg_inst/reg_dec [62]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\per_dout_o_OBUF[12]_inst_i_13_n_0 ),
        .I3(\ogfx_reg_inst/frame0_ptr [0]),
        .I4(\ogfx_reg_inst/frame_select [0]),
        .O(\per_dout_o_OBUF[0]_inst_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \per_dout_o_OBUF[0]_inst_i_24 
       (.I0(\per_dout_o_OBUF[0]_inst_i_31_n_0 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [1]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [0]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [3]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [2]),
        .I5(\per_dout_o_OBUF[0]_inst_i_33_n_0 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_7_in ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \per_dout_o_OBUF[0]_inst_i_25 
       (.I0(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .I1(\ogfx_reg_inst/gfx_mode_4_bpp ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [8]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [12]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [4]),
        .O(\ogfx_reg_inst/vid_ram_data_o2__0 [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \per_dout_o_OBUF[0]_inst_i_26 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode4__0 ),
        .I1(\per_dout_o_OBUF[0]_inst_i_35_n_0 ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [2]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [0]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [6]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [4]),
        .O(\ogfx_reg_inst/vid_ram_data_o3__0 [0]));
  LUT6 #(
    .INIT(64'hAEA0A0A0AAAAAAAA)) 
    \per_dout_o_OBUF[0]_inst_i_27 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [0]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [8]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .O(\per_dout_o_OBUF[0]_inst_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \per_dout_o_OBUF[0]_inst_i_28 
       (.I0(\per_dout_o_OBUF[0]_inst_i_36_n_0 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [1]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [0]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [3]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [2]),
        .I5(\per_dout_o_OBUF[0]_inst_i_38_n_0 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_7_in ));
  LUT4 #(
    .INIT(16'h0100)) 
    \per_dout_o_OBUF[0]_inst_i_29 
       (.I0(gfx_mode[0]),
        .I1(gfx_mode[1]),
        .I2(gfx_mode[2]),
        .I3(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode40_out ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \per_dout_o_OBUF[0]_inst_i_3 
       (.I0(\per_dout_o_OBUF[0]_inst_i_9_n_0 ),
        .I1(\per_dout_o_OBUF[0]_inst_i_10_n_0 ),
        .I2(\per_dout_o_OBUF[0]_inst_i_11_n_0 ),
        .I3(\per_dout_o_OBUF[0]_inst_i_12_n_0 ),
        .O(\per_dout_o_OBUF[0]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF8A8)) 
    \per_dout_o_OBUF[0]_inst_i_30 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode2__0 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [8]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [0]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode1__0 ),
        .I4(\ogfx_reg_inst/vid_ram_data_o3 [0]),
        .I5(\ogfx_reg_inst/vid_ram_data_o2 [0]),
        .O(\per_dout_o_OBUF[0]_inst_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \per_dout_o_OBUF[0]_inst_i_31 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [5]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [4]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [7]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [6]),
        .O(\per_dout_o_OBUF[0]_inst_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \per_dout_o_OBUF[0]_inst_i_32 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [0]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I2(vid_ram_dout_i_IBUF[0]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [0]),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \per_dout_o_OBUF[0]_inst_i_33 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [10]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [11]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [8]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [9]),
        .I4(\per_dout_o_OBUF[0]_inst_i_42_n_0 ),
        .O(\per_dout_o_OBUF[0]_inst_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \per_dout_o_OBUF[0]_inst_i_34 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [8]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I2(vid_ram_dout_i_IBUF[8]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [8]),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [8]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \per_dout_o_OBUF[0]_inst_i_35 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [10]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [8]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [14]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [12]),
        .O(\per_dout_o_OBUF[0]_inst_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \per_dout_o_OBUF[0]_inst_i_36 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [5]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [4]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [7]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [6]),
        .O(\per_dout_o_OBUF[0]_inst_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \per_dout_o_OBUF[0]_inst_i_37 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [0]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ),
        .I2(vid_ram_dout_i_IBUF[0]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [0]),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \per_dout_o_OBUF[0]_inst_i_38 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [10]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [11]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [8]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [9]),
        .I4(\per_dout_o_OBUF[0]_inst_i_43_n_0 ),
        .O(\per_dout_o_OBUF[0]_inst_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \per_dout_o_OBUF[0]_inst_i_39 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [8]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ),
        .I2(vid_ram_dout_i_IBUF[8]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [8]),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \per_dout_o_OBUF[0]_inst_i_4 
       (.I0(\per_dout_o_OBUF[0]_inst_i_13_n_0 ),
        .I1(\per_dout_o_OBUF[0]_inst_i_14_n_0 ),
        .I2(\per_dout_o_OBUF[0]_inst_i_15_n_0 ),
        .I3(\ogfx_reg_inst/gfx_irq [0]),
        .I4(\ogfx_reg_inst/gfx_status_read ),
        .I5(\per_dout_o_OBUF[0]_inst_i_17_n_0 ),
        .O(\per_dout_o_OBUF[0]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \per_dout_o_OBUF[0]_inst_i_40 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode4__0 ),
        .I1(\per_dout_o_OBUF[0]_inst_i_44_n_0 ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [2]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [0]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [6]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [4]),
        .O(\ogfx_reg_inst/vid_ram_data_o3 [0]));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \per_dout_o_OBUF[0]_inst_i_41 
       (.I0(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .I1(\ogfx_reg_inst/gfx_mode_4_bpp ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [8]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [12]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [0]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [4]),
        .O(\ogfx_reg_inst/vid_ram_data_o2 [0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \per_dout_o_OBUF[0]_inst_i_42 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [13]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [12]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [15]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [14]),
        .O(\per_dout_o_OBUF[0]_inst_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \per_dout_o_OBUF[0]_inst_i_43 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [13]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [12]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [15]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [14]),
        .O(\per_dout_o_OBUF[0]_inst_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \per_dout_o_OBUF[0]_inst_i_44 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [10]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [8]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [14]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [12]),
        .O(\per_dout_o_OBUF[0]_inst_i_44_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \per_dout_o_OBUF[0]_inst_i_5 
       (.I0(\per_dout_o_OBUF[0]_inst_i_18_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram0_width [0]),
        .I2(\per_dout_o_OBUF[8]_inst_i_8_n_0 ),
        .I3(\ogfx_reg_inst/vid_ram0_addr_lo [0]),
        .I4(\per_dout_o_OBUF[12]_inst_i_5_n_0 ),
        .O(\per_dout_o_OBUF[0]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \per_dout_o_OBUF[0]_inst_i_6 
       (.I0(\ogfx_reg_inst/vid_ram1_addr_lo [0]),
        .I1(\per_dout_o_OBUF[14]_inst_i_2_n_0 ),
        .I2(\ogfx_reg_inst/vid_ram1_addr_hi [0]),
        .I3(\per_dout_o_OBUF[4]_inst_i_12_n_0 ),
        .I4(\per_dout_o_OBUF[0]_inst_i_19_n_0 ),
        .O(\per_dout_o_OBUF[0]_inst_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \per_dout_o_OBUF[0]_inst_i_7 
       (.I0(\per_dout_o_OBUF[0]_inst_i_20_n_0 ),
        .I1(\per_dout_o_OBUF[0]_inst_i_21_n_0 ),
        .I2(\per_dout_o_OBUF[0]_inst_i_22_n_0 ),
        .I3(\per_dout_o_OBUF[0]_inst_i_23_n_0 ),
        .O(\per_dout_o_OBUF[0]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF80)) 
    \per_dout_o_OBUF[0]_inst_i_8 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_7_in ),
        .I1(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I2(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .I3(\ogfx_reg_inst/vid_ram_data_o2__0 [0]),
        .I4(\ogfx_reg_inst/vid_ram_data_o3__0 [0]),
        .I5(\per_dout_o_OBUF[0]_inst_i_27_n_0 ),
        .O(\ogfx_reg_inst/vid_ram1_data [0]));
  LUT5 #(
    .INIT(32'hF888F000)) 
    \per_dout_o_OBUF[0]_inst_i_9 
       (.I0(\ogfx_reg_inst/reg_dec [40]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\per_dout_o_OBUF[15]_inst_i_12_n_0 ),
        .I3(lt24_cmd_dfill[0]),
        .I4(lt24_cmd_param[0]),
        .O(\per_dout_o_OBUF[0]_inst_i_9_n_0 ));
  OBUF \per_dout_o_OBUF[10]_inst 
       (.I(per_dout_o_OBUF[10]),
        .O(per_dout_o[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \per_dout_o_OBUF[10]_inst_i_1 
       (.I0(\ogfx_reg_inst/vid_ram1_addr_lo [10]),
        .I1(\per_dout_o_OBUF[14]_inst_i_2_n_0 ),
        .I2(\per_dout_o_OBUF[10]_inst_i_2_n_0 ),
        .I3(\per_dout_o_OBUF[10]_inst_i_3_n_0 ),
        .I4(\per_dout_o_OBUF[10]_inst_i_4_n_0 ),
        .I5(\per_dout_o_OBUF[10]_inst_i_5_n_0 ),
        .O(per_dout_o_OBUF[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \per_dout_o_OBUF[10]_inst_i_10 
       (.I0(\per_dout_o_OBUF[12]_inst_i_14_n_0 ),
        .I1(\ogfx_reg_inst/frame1_ptr [10]),
        .I2(\ogfx_reg_inst/lut_ram_data [10]),
        .I3(\ogfx_reg_inst/lut_ram_data_rd ),
        .I4(\ogfx_reg_inst/frame0_ptr [10]),
        .I5(\per_dout_o_OBUF[12]_inst_i_13_n_0 ),
        .O(\per_dout_o_OBUF[10]_inst_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \per_dout_o_OBUF[10]_inst_i_2 
       (.I0(\per_dout_o_OBUF[15]_inst_i_10_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I2(vid_ram_data_rd_dly_i_1__0_n_0),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode1__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [10]),
        .O(\per_dout_o_OBUF[10]_inst_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \per_dout_o_OBUF[10]_inst_i_3 
       (.I0(lt24_cmd_dfill[10]),
        .I1(\per_dout_o_OBUF[15]_inst_i_12_n_0 ),
        .I2(hw_lut_bgcolor[2]),
        .I3(\per_dout_o_OBUF[14]_inst_i_9_n_0 ),
        .I4(\per_dout_o_OBUF[10]_inst_i_7_n_0 ),
        .O(\per_dout_o_OBUF[10]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC888C000)) 
    \per_dout_o_OBUF[10]_inst_i_4 
       (.I0(\ogfx_reg_inst/reg_dec [34]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/reg_dec [32]),
        .I3(\ogfx_reg_inst/lt24_cfg [10]),
        .I4(lt24_cfg_refr[6]),
        .I5(\per_dout_o_OBUF[10]_inst_i_8_n_0 ),
        .O(\per_dout_o_OBUF[10]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \per_dout_o_OBUF[10]_inst_i_5 
       (.I0(\ogfx_reg_inst/vid_ram0_addr_lo [10]),
        .I1(\per_dout_o_OBUF[12]_inst_i_5_n_0 ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [10]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode1__0 ),
        .I4(vid_ram_data_rd_dly_i_1_n_0),
        .I5(\per_dout_o_OBUF[10]_inst_i_10_n_0 ),
        .O(\per_dout_o_OBUF[10]_inst_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \per_dout_o_OBUF[10]_inst_i_6 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [10]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I2(vid_ram_dout_i_IBUF[10]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [10]),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [10]));
  LUT5 #(
    .INIT(32'hC8C08800)) 
    \per_dout_o_OBUF[10]_inst_i_7 
       (.I0(\ogfx_reg_inst/reg_dec [40]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\lt24_cmd[15]_i_2_n_0 ),
        .I3(lt24_cmd_param[10]),
        .I4(\ogfx_reg_inst/lt24_cmd [10]),
        .O(\per_dout_o_OBUF[10]_inst_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hF888F000)) 
    \per_dout_o_OBUF[10]_inst_i_8 
       (.I0(\ogfx_reg_inst/reg_dec [20]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\per_dout_o_OBUF[8]_inst_i_11_n_0 ),
        .I3(\ogfx_reg_inst/display_refr_cnt [10]),
        .I4(display_size[10]),
        .O(\per_dout_o_OBUF[10]_inst_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \per_dout_o_OBUF[10]_inst_i_9 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [10]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ),
        .I2(vid_ram_dout_i_IBUF[10]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [10]),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [10]));
  OBUF \per_dout_o_OBUF[11]_inst 
       (.I(per_dout_o_OBUF[11]),
        .O(per_dout_o[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \per_dout_o_OBUF[11]_inst_i_1 
       (.I0(\ogfx_reg_inst/vid_ram1_addr_lo [11]),
        .I1(\per_dout_o_OBUF[14]_inst_i_2_n_0 ),
        .I2(\per_dout_o_OBUF[11]_inst_i_2_n_0 ),
        .I3(\per_dout_o_OBUF[11]_inst_i_3_n_0 ),
        .I4(\per_dout_o_OBUF[11]_inst_i_4_n_0 ),
        .I5(\per_dout_o_OBUF[11]_inst_i_5_n_0 ),
        .O(per_dout_o_OBUF[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \per_dout_o_OBUF[11]_inst_i_10 
       (.I0(\per_dout_o_OBUF[12]_inst_i_14_n_0 ),
        .I1(\ogfx_reg_inst/frame1_ptr [11]),
        .I2(\ogfx_reg_inst/lut_ram_data [11]),
        .I3(\ogfx_reg_inst/lut_ram_data_rd ),
        .I4(\ogfx_reg_inst/frame0_ptr [11]),
        .I5(\per_dout_o_OBUF[12]_inst_i_13_n_0 ),
        .O(\per_dout_o_OBUF[11]_inst_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \per_dout_o_OBUF[11]_inst_i_2 
       (.I0(\per_dout_o_OBUF[15]_inst_i_10_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg_n_0_[11] ),
        .I2(vid_ram_data_rd_dly_i_1__0_n_0),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode1__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [11]),
        .O(\per_dout_o_OBUF[11]_inst_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \per_dout_o_OBUF[11]_inst_i_3 
       (.I0(lt24_cmd_dfill[11]),
        .I1(\per_dout_o_OBUF[15]_inst_i_12_n_0 ),
        .I2(hw_lut_bgcolor[3]),
        .I3(\per_dout_o_OBUF[14]_inst_i_9_n_0 ),
        .I4(\per_dout_o_OBUF[11]_inst_i_7_n_0 ),
        .O(\per_dout_o_OBUF[11]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC888C000)) 
    \per_dout_o_OBUF[11]_inst_i_4 
       (.I0(\ogfx_reg_inst/reg_dec [34]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/reg_dec [32]),
        .I3(\ogfx_reg_inst/lt24_cfg [11]),
        .I4(lt24_cfg_refr[7]),
        .I5(\per_dout_o_OBUF[11]_inst_i_8_n_0 ),
        .O(\per_dout_o_OBUF[11]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \per_dout_o_OBUF[11]_inst_i_5 
       (.I0(\ogfx_reg_inst/vid_ram0_addr_lo [11]),
        .I1(\per_dout_o_OBUF[12]_inst_i_5_n_0 ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [11]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode1__0 ),
        .I4(vid_ram_data_rd_dly_i_1_n_0),
        .I5(\per_dout_o_OBUF[11]_inst_i_10_n_0 ),
        .O(\per_dout_o_OBUF[11]_inst_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \per_dout_o_OBUF[11]_inst_i_6 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [11]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I2(vid_ram_dout_i_IBUF[11]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [11]),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [11]));
  LUT5 #(
    .INIT(32'hC8C08800)) 
    \per_dout_o_OBUF[11]_inst_i_7 
       (.I0(\ogfx_reg_inst/reg_dec [40]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\lt24_cmd[15]_i_2_n_0 ),
        .I3(lt24_cmd_param[11]),
        .I4(\ogfx_reg_inst/lt24_cmd [11]),
        .O(\per_dout_o_OBUF[11]_inst_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hF888F000)) 
    \per_dout_o_OBUF[11]_inst_i_8 
       (.I0(\ogfx_reg_inst/reg_dec [20]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\per_dout_o_OBUF[8]_inst_i_11_n_0 ),
        .I3(\ogfx_reg_inst/display_refr_cnt [11]),
        .I4(display_size[11]),
        .O(\per_dout_o_OBUF[11]_inst_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \per_dout_o_OBUF[11]_inst_i_9 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [11]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ),
        .I2(vid_ram_dout_i_IBUF[11]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [11]),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [11]));
  OBUF \per_dout_o_OBUF[12]_inst 
       (.I(per_dout_o_OBUF[12]),
        .O(per_dout_o[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \per_dout_o_OBUF[12]_inst_i_1 
       (.I0(\per_dout_o_OBUF[12]_inst_i_2_n_0 ),
        .I1(\per_dout_o_OBUF[12]_inst_i_3_n_0 ),
        .I2(\per_dout_o_OBUF[12]_inst_i_4_n_0 ),
        .I3(\per_dout_o_OBUF[12]_inst_i_5_n_0 ),
        .I4(\ogfx_reg_inst/vid_ram0_addr_lo [12]),
        .I5(\per_dout_o_OBUF[12]_inst_i_6_n_0 ),
        .O(per_dout_o_OBUF[12]));
  LUT5 #(
    .INIT(32'hC8C08800)) 
    \per_dout_o_OBUF[12]_inst_i_10 
       (.I0(\ogfx_reg_inst/reg_dec [40]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\lt24_cmd[15]_i_2_n_0 ),
        .I3(lt24_cmd_param[12]),
        .I4(\ogfx_reg_inst/lt24_cmd [12]),
        .O(\per_dout_o_OBUF[12]_inst_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hF888F000)) 
    \per_dout_o_OBUF[12]_inst_i_11 
       (.I0(\ogfx_reg_inst/reg_dec [20]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\per_dout_o_OBUF[8]_inst_i_11_n_0 ),
        .I3(\ogfx_reg_inst/display_refr_cnt [12]),
        .I4(display_size[12]),
        .O(\per_dout_o_OBUF[12]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \per_dout_o_OBUF[12]_inst_i_12 
       (.I0(per_addr_i_IBUF[1]),
        .I1(per_addr_i_IBUF[4]),
        .I2(per_addr_i_IBUF[0]),
        .I3(per_addr_i_IBUF[5]),
        .I4(per_addr_i_IBUF[2]),
        .I5(per_addr_i_IBUF[3]),
        .O(\ogfx_reg_inst/reg_dec [84]));
  LUT2 #(
    .INIT(4'h8)) 
    \per_dout_o_OBUF[12]_inst_i_13 
       (.I0(\ogfx_reg_inst/reg_dec [64]),
        .I1(\ogfx_reg_inst/reg_read ),
        .O(\per_dout_o_OBUF[12]_inst_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \per_dout_o_OBUF[12]_inst_i_14 
       (.I0(\frame1_ptr_lo[15]_i_2_n_0 ),
        .I1(\ogfx_reg_inst/reg_read ),
        .O(\per_dout_o_OBUF[12]_inst_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \per_dout_o_OBUF[12]_inst_i_15 
       (.I0(\ogfx_reg_inst/reg_dec [62]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/frame_select [12]),
        .I3(\ogfx_reg_inst/lut_ram_data_rd ),
        .I4(\ogfx_reg_inst/lut_ram_data [12]),
        .O(\per_dout_o_OBUF[12]_inst_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \per_dout_o_OBUF[12]_inst_i_16 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [12]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ),
        .I2(vid_ram_dout_i_IBUF[12]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [12]),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [12]));
  LUT5 #(
    .INIT(32'hFFFFFF80)) 
    \per_dout_o_OBUF[12]_inst_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [12]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode1__0 ),
        .I2(vid_ram_data_rd_dly_i_1__0_n_0),
        .I3(\per_dout_o_OBUF[12]_inst_i_8_n_0 ),
        .I4(\per_dout_o_OBUF[12]_inst_i_9_n_0 ),
        .O(\per_dout_o_OBUF[12]_inst_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \per_dout_o_OBUF[12]_inst_i_3 
       (.I0(lt24_cmd_dfill[12]),
        .I1(\per_dout_o_OBUF[15]_inst_i_12_n_0 ),
        .I2(hw_lut_fgcolor[0]),
        .I3(\per_dout_o_OBUF[14]_inst_i_9_n_0 ),
        .I4(\per_dout_o_OBUF[12]_inst_i_10_n_0 ),
        .O(\per_dout_o_OBUF[12]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC888C000)) 
    \per_dout_o_OBUF[12]_inst_i_4 
       (.I0(\ogfx_reg_inst/reg_dec [34]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/reg_dec [32]),
        .I3(\ogfx_reg_inst/lt24_cfg [12]),
        .I4(lt24_cfg_refr[8]),
        .I5(\per_dout_o_OBUF[12]_inst_i_11_n_0 ),
        .O(\per_dout_o_OBUF[12]_inst_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \per_dout_o_OBUF[12]_inst_i_5 
       (.I0(\ogfx_reg_inst/reg_dec [84]),
        .I1(\ogfx_reg_inst/reg_read ),
        .O(\per_dout_o_OBUF[12]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \per_dout_o_OBUF[12]_inst_i_6 
       (.I0(\ogfx_reg_inst/frame0_ptr [12]),
        .I1(\per_dout_o_OBUF[12]_inst_i_13_n_0 ),
        .I2(\ogfx_reg_inst/frame1_ptr [12]),
        .I3(\per_dout_o_OBUF[12]_inst_i_14_n_0 ),
        .I4(\per_dout_o_OBUF[12]_inst_i_15_n_0 ),
        .O(\per_dout_o_OBUF[12]_inst_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \per_dout_o_OBUF[12]_inst_i_7 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [12]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I2(vid_ram_dout_i_IBUF[12]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [12]),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [12]));
  LUT6 #(
    .INIT(64'hFFFFFFF888888888)) 
    \per_dout_o_OBUF[12]_inst_i_8 
       (.I0(\per_dout_o_OBUF[15]_inst_i_10_n_0 ),
        .I1(gpu_enable),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I5(\per_dout_o_OBUF[15]_inst_i_9_n_0 ),
        .O(\per_dout_o_OBUF[12]_inst_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \per_dout_o_OBUF[12]_inst_i_9 
       (.I0(\per_dout_o_OBUF[14]_inst_i_2_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram1_addr_lo [12]),
        .I2(vid_ram_data_rd_dly_i_1_n_0),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode1__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [12]),
        .O(\per_dout_o_OBUF[12]_inst_i_9_n_0 ));
  OBUF \per_dout_o_OBUF[13]_inst 
       (.I(per_dout_o_OBUF[13]),
        .O(per_dout_o[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \per_dout_o_OBUF[13]_inst_i_1 
       (.I0(\ogfx_reg_inst/vid_ram1_addr_lo [13]),
        .I1(\per_dout_o_OBUF[14]_inst_i_2_n_0 ),
        .I2(\per_dout_o_OBUF[13]_inst_i_2_n_0 ),
        .I3(\per_dout_o_OBUF[13]_inst_i_3_n_0 ),
        .I4(\per_dout_o_OBUF[13]_inst_i_4_n_0 ),
        .I5(\per_dout_o_OBUF[13]_inst_i_5_n_0 ),
        .O(per_dout_o_OBUF[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \per_dout_o_OBUF[13]_inst_i_10 
       (.I0(\per_dout_o_OBUF[12]_inst_i_14_n_0 ),
        .I1(\ogfx_reg_inst/frame1_ptr [13]),
        .I2(\ogfx_reg_inst/lut_ram_data [13]),
        .I3(\ogfx_reg_inst/lut_ram_data_rd ),
        .I4(\ogfx_reg_inst/frame0_ptr [13]),
        .I5(\per_dout_o_OBUF[12]_inst_i_13_n_0 ),
        .O(\per_dout_o_OBUF[13]_inst_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \per_dout_o_OBUF[13]_inst_i_2 
       (.I0(\per_dout_o_OBUF[15]_inst_i_10_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg_n_0_[13] ),
        .I2(vid_ram_data_rd_dly_i_1__0_n_0),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode1__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [13]),
        .O(\per_dout_o_OBUF[13]_inst_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \per_dout_o_OBUF[13]_inst_i_3 
       (.I0(lt24_cmd_dfill[13]),
        .I1(\per_dout_o_OBUF[15]_inst_i_12_n_0 ),
        .I2(hw_lut_fgcolor[1]),
        .I3(\per_dout_o_OBUF[14]_inst_i_9_n_0 ),
        .I4(\per_dout_o_OBUF[13]_inst_i_7_n_0 ),
        .O(\per_dout_o_OBUF[13]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC888C000)) 
    \per_dout_o_OBUF[13]_inst_i_4 
       (.I0(\ogfx_reg_inst/reg_dec [34]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/reg_dec [32]),
        .I3(\ogfx_reg_inst/lt24_cfg [13]),
        .I4(lt24_cfg_refr[9]),
        .I5(\per_dout_o_OBUF[13]_inst_i_8_n_0 ),
        .O(\per_dout_o_OBUF[13]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \per_dout_o_OBUF[13]_inst_i_5 
       (.I0(\ogfx_reg_inst/vid_ram0_addr_lo [13]),
        .I1(\per_dout_o_OBUF[12]_inst_i_5_n_0 ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [13]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode1__0 ),
        .I4(vid_ram_data_rd_dly_i_1_n_0),
        .I5(\per_dout_o_OBUF[13]_inst_i_10_n_0 ),
        .O(\per_dout_o_OBUF[13]_inst_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \per_dout_o_OBUF[13]_inst_i_6 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [13]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I2(vid_ram_dout_i_IBUF[13]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [13]),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [13]));
  LUT5 #(
    .INIT(32'hC8C08800)) 
    \per_dout_o_OBUF[13]_inst_i_7 
       (.I0(\ogfx_reg_inst/reg_dec [40]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\lt24_cmd[15]_i_2_n_0 ),
        .I3(lt24_cmd_param[13]),
        .I4(\ogfx_reg_inst/lt24_cmd [13]),
        .O(\per_dout_o_OBUF[13]_inst_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hF888F000)) 
    \per_dout_o_OBUF[13]_inst_i_8 
       (.I0(\ogfx_reg_inst/reg_dec [20]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\per_dout_o_OBUF[8]_inst_i_11_n_0 ),
        .I3(\ogfx_reg_inst/display_refr_cnt [13]),
        .I4(display_size[13]),
        .O(\per_dout_o_OBUF[13]_inst_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \per_dout_o_OBUF[13]_inst_i_9 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [13]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ),
        .I2(vid_ram_dout_i_IBUF[13]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [13]),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [13]));
  OBUF \per_dout_o_OBUF[14]_inst 
       (.I(per_dout_o_OBUF[14]),
        .O(per_dout_o[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \per_dout_o_OBUF[14]_inst_i_1 
       (.I0(\ogfx_reg_inst/vid_ram1_addr_lo [14]),
        .I1(\per_dout_o_OBUF[14]_inst_i_2_n_0 ),
        .I2(\per_dout_o_OBUF[14]_inst_i_3_n_0 ),
        .I3(\per_dout_o_OBUF[14]_inst_i_4_n_0 ),
        .I4(\per_dout_o_OBUF[14]_inst_i_5_n_0 ),
        .I5(\per_dout_o_OBUF[14]_inst_i_6_n_0 ),
        .O(per_dout_o_OBUF[14]));
  LUT5 #(
    .INIT(32'hC8C08800)) 
    \per_dout_o_OBUF[14]_inst_i_10 
       (.I0(\ogfx_reg_inst/reg_dec [40]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\lt24_cmd[15]_i_2_n_0 ),
        .I3(lt24_cmd_param[14]),
        .I4(\ogfx_reg_inst/lt24_cmd [14]),
        .O(\per_dout_o_OBUF[14]_inst_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hF888F000)) 
    \per_dout_o_OBUF[14]_inst_i_11 
       (.I0(\ogfx_reg_inst/reg_dec [20]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\per_dout_o_OBUF[8]_inst_i_11_n_0 ),
        .I3(\ogfx_reg_inst/display_refr_cnt [14]),
        .I4(display_size[14]),
        .O(\per_dout_o_OBUF[14]_inst_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \per_dout_o_OBUF[14]_inst_i_12 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [14]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ),
        .I2(vid_ram_dout_i_IBUF[14]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [14]),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \per_dout_o_OBUF[14]_inst_i_13 
       (.I0(\per_dout_o_OBUF[12]_inst_i_14_n_0 ),
        .I1(\ogfx_reg_inst/frame1_ptr [14]),
        .I2(\ogfx_reg_inst/lut_ram_data [14]),
        .I3(\ogfx_reg_inst/lut_ram_data_rd ),
        .I4(\ogfx_reg_inst/frame0_ptr [14]),
        .I5(\per_dout_o_OBUF[12]_inst_i_13_n_0 ),
        .O(\per_dout_o_OBUF[14]_inst_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \per_dout_o_OBUF[14]_inst_i_2 
       (.I0(\per_dout_o_OBUF[14]_inst_i_7_n_0 ),
        .I1(\ogfx_reg_inst/reg_read ),
        .O(\per_dout_o_OBUF[14]_inst_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \per_dout_o_OBUF[14]_inst_i_3 
       (.I0(\per_dout_o_OBUF[15]_inst_i_10_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg_n_0_[14] ),
        .I2(vid_ram_data_rd_dly_i_1__0_n_0),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode1__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [14]),
        .O(\per_dout_o_OBUF[14]_inst_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \per_dout_o_OBUF[14]_inst_i_4 
       (.I0(lt24_cmd_dfill[14]),
        .I1(\per_dout_o_OBUF[15]_inst_i_12_n_0 ),
        .I2(hw_lut_fgcolor[2]),
        .I3(\per_dout_o_OBUF[14]_inst_i_9_n_0 ),
        .I4(\per_dout_o_OBUF[14]_inst_i_10_n_0 ),
        .O(\per_dout_o_OBUF[14]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC888C000)) 
    \per_dout_o_OBUF[14]_inst_i_5 
       (.I0(\ogfx_reg_inst/reg_dec [34]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/reg_dec [32]),
        .I3(\ogfx_reg_inst/lt24_cfg [14]),
        .I4(lt24_cfg_refr[10]),
        .I5(\per_dout_o_OBUF[14]_inst_i_11_n_0 ),
        .O(\per_dout_o_OBUF[14]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \per_dout_o_OBUF[14]_inst_i_6 
       (.I0(\ogfx_reg_inst/vid_ram0_addr_lo [14]),
        .I1(\per_dout_o_OBUF[12]_inst_i_5_n_0 ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [14]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode1__0 ),
        .I4(vid_ram_data_rd_dly_i_1_n_0),
        .I5(\per_dout_o_OBUF[14]_inst_i_13_n_0 ),
        .O(\per_dout_o_OBUF[14]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \per_dout_o_OBUF[14]_inst_i_7 
       (.I0(per_addr_i_IBUF[1]),
        .I1(per_addr_i_IBUF[3]),
        .I2(per_addr_i_IBUF[4]),
        .I3(per_addr_i_IBUF[0]),
        .I4(per_addr_i_IBUF[5]),
        .I5(per_addr_i_IBUF[2]),
        .O(\per_dout_o_OBUF[14]_inst_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \per_dout_o_OBUF[14]_inst_i_8 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [14]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I2(vid_ram_dout_i_IBUF[14]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [14]),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [14]));
  LUT2 #(
    .INIT(4'h8)) 
    \per_dout_o_OBUF[14]_inst_i_9 
       (.I0(\ogfx_reg_inst/reg_dec [48]),
        .I1(\ogfx_reg_inst/reg_read ),
        .O(\per_dout_o_OBUF[14]_inst_i_9_n_0 ));
  OBUF \per_dout_o_OBUF[15]_inst 
       (.I(per_dout_o_OBUF[15]),
        .O(per_dout_o[15]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \per_dout_o_OBUF[15]_inst_i_1 
       (.I0(\per_dout_o_OBUF[15]_inst_i_2_n_0 ),
        .I1(\per_dout_o_OBUF[15]_inst_i_3_n_0 ),
        .I2(\per_dout_o_OBUF[15]_inst_i_4_n_0 ),
        .I3(\per_dout_o_OBUF[15]_inst_i_5_n_0 ),
        .I4(\per_dout_o_OBUF[15]_inst_i_6_n_0 ),
        .O(per_dout_o_OBUF[15]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \per_dout_o_OBUF[15]_inst_i_10 
       (.I0(\gfx_ctrl[15]_i_2_n_0 ),
        .I1(per_addr_i_IBUF[5]),
        .I2(per_addr_i_IBUF[4]),
        .I3(per_addr_i_IBUF[0]),
        .I4(per_addr_i_IBUF[2]),
        .I5(\ogfx_reg_inst/reg_read ),
        .O(\per_dout_o_OBUF[15]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    \per_dout_o_OBUF[15]_inst_i_11 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [15]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I2(vid_ram_dout_i_IBUF[15]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [15]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode1__0 ),
        .I5(vid_ram_data_rd_dly_i_1__0_n_0),
        .O(\ogfx_reg_inst/vid_ram1_data_read [15]));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \per_dout_o_OBUF[15]_inst_i_12 
       (.I0(\gfx_ctrl[15]_i_2_n_0 ),
        .I1(per_addr_i_IBUF[2]),
        .I2(per_addr_i_IBUF[4]),
        .I3(per_addr_i_IBUF[0]),
        .I4(per_addr_i_IBUF[5]),
        .I5(\ogfx_reg_inst/reg_read ),
        .O(\per_dout_o_OBUF[15]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hC8C08800)) 
    \per_dout_o_OBUF[15]_inst_i_13 
       (.I0(\lt24_cmd[15]_i_2_n_0 ),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\lt24_cfg_refr_sync_val_o[9]_i_2_n_0 ),
        .I3(\ogfx_reg_inst/lt24_cmd [15]),
        .I4(lt24_cfg_refr_sync_en),
        .O(\per_dout_o_OBUF[15]_inst_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hF888F000)) 
    \per_dout_o_OBUF[15]_inst_i_14 
       (.I0(\ogfx_reg_inst/reg_dec [20]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\per_dout_o_OBUF[8]_inst_i_11_n_0 ),
        .I3(\ogfx_reg_inst/display_refr_cnt [15]),
        .I4(display_size[15]),
        .O(\per_dout_o_OBUF[15]_inst_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \per_dout_o_OBUF[15]_inst_i_15 
       (.I0(\ogfx_reg_inst/lut_ram_data_rd ),
        .I1(\ogfx_reg_inst/lut_ram_data [15]),
        .I2(\per_dout_o_OBUF[14]_inst_i_9_n_0 ),
        .I3(hw_lut_fgcolor[3]),
        .O(\per_dout_o_OBUF[15]_inst_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \per_dout_o_OBUF[15]_inst_i_16 
       (.I0(\per_dout_o_OBUF[12]_inst_i_14_n_0 ),
        .I1(\ogfx_reg_inst/frame1_ptr [15]),
        .I2(\per_dout_o_OBUF[12]_inst_i_13_n_0 ),
        .I3(\ogfx_reg_inst/frame0_ptr [15]),
        .O(\per_dout_o_OBUF[15]_inst_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \per_dout_o_OBUF[15]_inst_i_2 
       (.I0(\per_dout_o_OBUF[14]_inst_i_2_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram1_addr_lo [15]),
        .I2(vid_ram_data_rd_dly_i_1_n_0),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode1__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [15]),
        .O(\per_dout_o_OBUF[15]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF707070)) 
    \per_dout_o_OBUF[15]_inst_i_3 
       (.I0(\per_dout_o_OBUF[15]_inst_i_8_n_0 ),
        .I1(\ogfx_reg_inst/gpu_stat_fifo_empty ),
        .I2(\per_dout_o_OBUF[15]_inst_i_9_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg_n_0_[15] ),
        .I4(\per_dout_o_OBUF[15]_inst_i_10_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram1_data_read [15]),
        .O(\per_dout_o_OBUF[15]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
    \per_dout_o_OBUF[15]_inst_i_4 
       (.I0(\ogfx_reg_inst/reg_dec [40]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(lt24_cmd_param[15]),
        .I3(lt24_cmd_dfill[15]),
        .I4(\per_dout_o_OBUF[15]_inst_i_12_n_0 ),
        .I5(\per_dout_o_OBUF[15]_inst_i_13_n_0 ),
        .O(\per_dout_o_OBUF[15]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC888C000)) 
    \per_dout_o_OBUF[15]_inst_i_5 
       (.I0(\ogfx_reg_inst/reg_dec [34]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/reg_dec [32]),
        .I3(\ogfx_reg_inst/lt24_cfg [15]),
        .I4(lt24_cfg_refr[11]),
        .I5(\per_dout_o_OBUF[15]_inst_i_14_n_0 ),
        .O(\per_dout_o_OBUF[15]_inst_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \per_dout_o_OBUF[15]_inst_i_6 
       (.I0(\per_dout_o_OBUF[12]_inst_i_5_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram0_addr_lo [15]),
        .I2(\per_dout_o_OBUF[15]_inst_i_15_n_0 ),
        .I3(\per_dout_o_OBUF[15]_inst_i_16_n_0 ),
        .O(\per_dout_o_OBUF[15]_inst_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \per_dout_o_OBUF[15]_inst_i_7 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [15]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ),
        .I2(vid_ram_dout_i_IBUF[15]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [15]),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [15]));
  LUT3 #(
    .INIT(8'h01)) 
    \per_dout_o_OBUF[15]_inst_i_8 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .O(\per_dout_o_OBUF[15]_inst_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \per_dout_o_OBUF[15]_inst_i_9 
       (.I0(gfx_irq_gpu_fifo_ovfl_i_4_n_0),
        .I1(per_addr_i_IBUF[1]),
        .I2(\ogfx_reg_inst/reg_read ),
        .O(\per_dout_o_OBUF[15]_inst_i_9_n_0 ));
  OBUF \per_dout_o_OBUF[1]_inst 
       (.I(per_dout_o_OBUF[1]),
        .O(per_dout_o[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \per_dout_o_OBUF[1]_inst_i_1 
       (.I0(\per_dout_o_OBUF[1]_inst_i_2_n_0 ),
        .I1(\per_dout_o_OBUF[1]_inst_i_3_n_0 ),
        .I2(\per_dout_o_OBUF[1]_inst_i_4_n_0 ),
        .I3(\per_dout_o_OBUF[1]_inst_i_5_n_0 ),
        .I4(\per_dout_o_OBUF[1]_inst_i_6_n_0 ),
        .I5(\per_dout_o_OBUF[1]_inst_i_7_n_0 ),
        .O(per_dout_o_OBUF[1]));
  LUT6 #(
    .INIT(64'hFFFFAAA8AAA8AAA8)) 
    \per_dout_o_OBUF[1]_inst_i_10 
       (.I0(vid_ram_data_rd_dly_i_1__0_n_0),
        .I1(\per_dout_o_OBUF[1]_inst_i_20_n_0 ),
        .I2(\ogfx_reg_inst/vid_ram_data_o3__0 [1]),
        .I3(\ogfx_reg_inst/vid_ram_data_o2__0 [1]),
        .I4(\per_dout_o_OBUF[4]_inst_i_12_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram1_addr_hi [1]),
        .O(\per_dout_o_OBUF[1]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8F8F8F8F888)) 
    \per_dout_o_OBUF[1]_inst_i_11 
       (.I0(\per_dout_o_OBUF[6]_inst_i_16_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram1_cfg [1]),
        .I2(vid_ram_data_rd_dly_i_1_n_0),
        .I3(\per_dout_o_OBUF[1]_inst_i_23_n_0 ),
        .I4(\ogfx_reg_inst/vid_ram_data_o3 [1]),
        .I5(\ogfx_reg_inst/vid_ram_data_o2 [1]),
        .O(\per_dout_o_OBUF[1]_inst_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \per_dout_o_OBUF[1]_inst_i_12 
       (.I0(\per_dout_o_OBUF[2]_inst_i_14_n_0 ),
        .I1(display_y_swap),
        .I2(\ogfx_reg_inst/reg_dec [22]),
        .I3(\ogfx_reg_inst/reg_read ),
        .I4(display_size[17]),
        .O(\per_dout_o_OBUF[1]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \per_dout_o_OBUF[1]_inst_i_13 
       (.I0(\ogfx_reg_inst/reg_dec [32]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/lt24_cfg [1]),
        .I3(\per_dout_o_OBUF[8]_inst_i_11_n_0 ),
        .I4(\ogfx_reg_inst/display_refr_cnt [1]),
        .O(\per_dout_o_OBUF[1]_inst_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \per_dout_o_OBUF[1]_inst_i_14 
       (.I0(\ogfx_reg_inst/reg_dec [16]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(display_width[1]),
        .I3(\per_dout_o_OBUF[0]_inst_i_15_n_0 ),
        .I4(\ogfx_reg_inst/gfx_irq [1]),
        .O(\per_dout_o_OBUF[1]_inst_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hC8C08800)) 
    \per_dout_o_OBUF[1]_inst_i_15 
       (.I0(\ogfx_reg_inst/reg_dec [20]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/reg_dec [18]),
        .I3(display_size[1]),
        .I4(display_height[1]),
        .O(\per_dout_o_OBUF[1]_inst_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \per_dout_o_OBUF[1]_inst_i_16 
       (.I0(\per_dout_o_OBUF[14]_inst_i_9_n_0 ),
        .I1(\ogfx_reg_inst/lut_cfg_rd ),
        .I2(\per_dout_o_OBUF[4]_inst_i_24_n_0 ),
        .I3(lt24_status[1]),
        .O(\per_dout_o_OBUF[1]_inst_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \per_dout_o_OBUF[1]_inst_i_17 
       (.I0(\ogfx_reg_inst/lut_ram_data_rd ),
        .I1(\ogfx_reg_inst/lut_ram_data [1]),
        .I2(\per_dout_o_OBUF[8]_inst_i_14_n_0 ),
        .I3(lut_ram_sw_addr[1]),
        .O(\per_dout_o_OBUF[1]_inst_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hC8C08800)) 
    \per_dout_o_OBUF[1]_inst_i_18 
       (.I0(\lt24_cmd[15]_i_2_n_0 ),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\lt24_cfg_refr_sync_val_o[9]_i_2_n_0 ),
        .I3(lt24_cmd_val[1]),
        .I4(lt24_cfg_refr_sync_val[1]),
        .O(\per_dout_o_OBUF[1]_inst_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hF888F000)) 
    \per_dout_o_OBUF[1]_inst_i_19 
       (.I0(\ogfx_reg_inst/reg_dec [40]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\per_dout_o_OBUF[15]_inst_i_12_n_0 ),
        .I3(lt24_cmd_dfill[1]),
        .I4(lt24_cmd_param[1]),
        .O(\per_dout_o_OBUF[1]_inst_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \per_dout_o_OBUF[1]_inst_i_2 
       (.I0(\ogfx_reg_inst/vid_ram0_addr_lo [1]),
        .I1(\per_dout_o_OBUF[12]_inst_i_5_n_0 ),
        .I2(\ogfx_reg_inst/vid_ram0_addr_hi [1]),
        .I3(\per_dout_o_OBUF[4]_inst_i_8_n_0 ),
        .I4(\per_dout_o_OBUF[1]_inst_i_8_n_0 ),
        .O(\per_dout_o_OBUF[1]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAEA0A0A0AAAAAAAA)) 
    \per_dout_o_OBUF[1]_inst_i_20 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [1]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [9]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .O(\per_dout_o_OBUF[1]_inst_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \per_dout_o_OBUF[1]_inst_i_21 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode4__0 ),
        .I1(\per_dout_o_OBUF[1]_inst_i_28_n_0 ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [3]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [1]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [7]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [5]),
        .O(\ogfx_reg_inst/vid_ram_data_o3__0 [1]));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \per_dout_o_OBUF[1]_inst_i_22 
       (.I0(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .I1(\ogfx_reg_inst/gfx_mode_4_bpp ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [9]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [13]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [1]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [5]),
        .O(\ogfx_reg_inst/vid_ram_data_o2__0 [1]));
  LUT6 #(
    .INIT(64'hAEA0A0A0AAAAAAAA)) 
    \per_dout_o_OBUF[1]_inst_i_23 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [1]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [9]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .O(\per_dout_o_OBUF[1]_inst_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \per_dout_o_OBUF[1]_inst_i_24 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode4__0 ),
        .I1(\per_dout_o_OBUF[1]_inst_i_31_n_0 ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [3]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [1]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [7]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [5]),
        .O(\ogfx_reg_inst/vid_ram_data_o3 [1]));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \per_dout_o_OBUF[1]_inst_i_25 
       (.I0(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .I1(\ogfx_reg_inst/gfx_mode_4_bpp ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [9]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [13]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [1]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [5]),
        .O(\ogfx_reg_inst/vid_ram_data_o2 [1]));
  LUT4 #(
    .INIT(16'hE200)) 
    \per_dout_o_OBUF[1]_inst_i_26 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [1]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I2(vid_ram_dout_i_IBUF[1]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [1]),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [1]));
  LUT4 #(
    .INIT(16'h1000)) 
    \per_dout_o_OBUF[1]_inst_i_27 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode4__0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \per_dout_o_OBUF[1]_inst_i_28 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [11]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [9]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [15]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [13]),
        .O(\per_dout_o_OBUF[1]_inst_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \per_dout_o_OBUF[1]_inst_i_29 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [1]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ),
        .I2(vid_ram_dout_i_IBUF[1]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [1]),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF888F000)) 
    \per_dout_o_OBUF[1]_inst_i_3 
       (.I0(\frame1_ptr_hi[4]_i_2_n_0 ),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/frame1_ptr [1]),
        .I3(\per_dout_o_OBUF[12]_inst_i_14_n_0 ),
        .I4(\ogfx_reg_inst/frame1_ptr [17]),
        .I5(\per_dout_o_OBUF[1]_inst_i_9_n_0 ),
        .O(\per_dout_o_OBUF[1]_inst_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \per_dout_o_OBUF[1]_inst_i_30 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode4__0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \per_dout_o_OBUF[1]_inst_i_31 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [11]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [9]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [15]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [13]),
        .O(\per_dout_o_OBUF[1]_inst_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF222)) 
    \per_dout_o_OBUF[1]_inst_i_4 
       (.I0(\per_dout_o_OBUF[15]_inst_i_9_n_0 ),
        .I1(\ogfx_reg_inst/gpu_stat_fifo_cnt [1]),
        .I2(\ogfx_reg_inst/gfx_irq_refr_start_en ),
        .I3(\per_dout_o_OBUF[15]_inst_i_10_n_0 ),
        .I4(\per_dout_o_OBUF[1]_inst_i_10_n_0 ),
        .O(\per_dout_o_OBUF[1]_inst_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \per_dout_o_OBUF[1]_inst_i_5 
       (.I0(\ogfx_reg_inst/vid_ram1_width [1]),
        .I1(\per_dout_o_OBUF[7]_inst_i_8_n_0 ),
        .I2(\ogfx_reg_inst/vid_ram1_addr_lo [1]),
        .I3(\per_dout_o_OBUF[14]_inst_i_2_n_0 ),
        .I4(\per_dout_o_OBUF[1]_inst_i_11_n_0 ),
        .O(\per_dout_o_OBUF[1]_inst_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \per_dout_o_OBUF[1]_inst_i_6 
       (.I0(\per_dout_o_OBUF[1]_inst_i_12_n_0 ),
        .I1(\per_dout_o_OBUF[1]_inst_i_13_n_0 ),
        .I2(\per_dout_o_OBUF[1]_inst_i_14_n_0 ),
        .I3(\per_dout_o_OBUF[1]_inst_i_15_n_0 ),
        .O(\per_dout_o_OBUF[1]_inst_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \per_dout_o_OBUF[1]_inst_i_7 
       (.I0(\per_dout_o_OBUF[1]_inst_i_16_n_0 ),
        .I1(\per_dout_o_OBUF[1]_inst_i_17_n_0 ),
        .I2(\per_dout_o_OBUF[1]_inst_i_18_n_0 ),
        .I3(\per_dout_o_OBUF[1]_inst_i_19_n_0 ),
        .O(\per_dout_o_OBUF[1]_inst_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \per_dout_o_OBUF[1]_inst_i_8 
       (.I0(\per_dout_o_OBUF[8]_inst_i_8_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram0_width [1]),
        .I2(\per_dout_o_OBUF[2]_inst_i_9_n_0 ),
        .I3(\ogfx_reg_inst/vid_ram0_cfg [1]),
        .O(\per_dout_o_OBUF[1]_inst_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \per_dout_o_OBUF[1]_inst_i_9 
       (.I0(\ogfx_reg_inst/reg_dec [66]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/frame0_ptr [17]),
        .I3(\per_dout_o_OBUF[12]_inst_i_13_n_0 ),
        .I4(\ogfx_reg_inst/frame0_ptr [1]),
        .O(\per_dout_o_OBUF[1]_inst_i_9_n_0 ));
  OBUF \per_dout_o_OBUF[2]_inst 
       (.I(per_dout_o_OBUF[2]),
        .O(per_dout_o[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \per_dout_o_OBUF[2]_inst_i_1 
       (.I0(\per_dout_o_OBUF[2]_inst_i_2_n_0 ),
        .I1(\per_dout_o_OBUF[2]_inst_i_3_n_0 ),
        .I2(\per_dout_o_OBUF[2]_inst_i_4_n_0 ),
        .I3(\per_dout_o_OBUF[2]_inst_i_5_n_0 ),
        .I4(\per_dout_o_OBUF[2]_inst_i_6_n_0 ),
        .I5(\per_dout_o_OBUF[2]_inst_i_7_n_0 ),
        .O(per_dout_o_OBUF[2]));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \per_dout_o_OBUF[2]_inst_i_10 
       (.I0(\frame1_ptr_hi[4]_i_2_n_0 ),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/frame1_ptr [18]),
        .I3(\per_dout_o_OBUF[12]_inst_i_14_n_0 ),
        .I4(\ogfx_reg_inst/frame1_ptr [2]),
        .O(\per_dout_o_OBUF[2]_inst_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \per_dout_o_OBUF[2]_inst_i_11 
       (.I0(\per_dout_o_OBUF[14]_inst_i_2_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram1_addr_lo [2]),
        .I2(\per_dout_o_OBUF[7]_inst_i_8_n_0 ),
        .I3(\ogfx_reg_inst/vid_ram1_width [2]),
        .O(\per_dout_o_OBUF[2]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAA80AA80AA80)) 
    \per_dout_o_OBUF[2]_inst_i_12 
       (.I0(vid_ram_data_rd_dly_i_1__0_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [2]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode1__0 ),
        .I3(\per_dout_o_OBUF[2]_inst_i_23_n_0 ),
        .I4(\per_dout_o_OBUF[4]_inst_i_12_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram1_addr_hi [2]),
        .O(\per_dout_o_OBUF[2]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \per_dout_o_OBUF[2]_inst_i_13 
       (.I0(\ogfx_reg_inst/reg_dec [32]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/lt24_cfg [2]),
        .I3(\per_dout_o_OBUF[8]_inst_i_11_n_0 ),
        .I4(\ogfx_reg_inst/display_refr_cnt [2]),
        .O(\per_dout_o_OBUF[2]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \per_dout_o_OBUF[2]_inst_i_14 
       (.I0(vid_ram_data_wr_dly_i_2_n_0),
        .I1(per_addr_i_IBUF[2]),
        .I2(per_addr_i_IBUF[5]),
        .I3(per_addr_i_IBUF[4]),
        .I4(per_addr_i_IBUF[0]),
        .I5(\ogfx_reg_inst/reg_read ),
        .O(\per_dout_o_OBUF[2]_inst_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hC8C08800)) 
    \per_dout_o_OBUF[2]_inst_i_15 
       (.I0(\ogfx_reg_inst/reg_dec [18]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/reg_dec [16]),
        .I3(display_height[2]),
        .I4(display_width[2]),
        .O(\per_dout_o_OBUF[2]_inst_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \per_dout_o_OBUF[2]_inst_i_16 
       (.I0(\ogfx_reg_inst/lut_ram_data_rd ),
        .I1(\ogfx_reg_inst/lut_ram_data [2]),
        .I2(\per_dout_o_OBUF[8]_inst_i_14_n_0 ),
        .I3(lut_ram_sw_addr[2]),
        .O(\per_dout_o_OBUF[2]_inst_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \per_dout_o_OBUF[2]_inst_i_17 
       (.I0(\ogfx_reg_inst/reg_dec [66]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/frame0_ptr [18]),
        .I3(\per_dout_o_OBUF[12]_inst_i_13_n_0 ),
        .I4(\ogfx_reg_inst/frame0_ptr [2]),
        .O(\per_dout_o_OBUF[2]_inst_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hF888F000)) 
    \per_dout_o_OBUF[2]_inst_i_18 
       (.I0(\ogfx_reg_inst/reg_dec [40]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\per_dout_o_OBUF[15]_inst_i_12_n_0 ),
        .I3(lt24_cmd_dfill[2]),
        .I4(lt24_cmd_param[2]),
        .O(\per_dout_o_OBUF[2]_inst_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \per_dout_o_OBUF[2]_inst_i_19 
       (.I0(\ogfx_if_lt24_inst/p_1_in4_in ),
        .I1(\ogfx_if_lt24_inst/refresh_trigger_clr ),
        .I2(\ogfx_if_lt24_inst/p_0_in13_in ),
        .I3(\ogfx_if_lt24_inst/p_2_in11_in ),
        .I4(\ogfx_if_lt24_inst/p_0_in15_in ),
        .I5(\per_dout_o_OBUF[4]_inst_i_24_n_0 ),
        .O(\ogfx_reg_inst/lt24_status_read [2]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \per_dout_o_OBUF[2]_inst_i_2 
       (.I0(\per_dout_o_OBUF[2]_inst_i_8_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram0_addr_lo [2]),
        .I2(\per_dout_o_OBUF[12]_inst_i_5_n_0 ),
        .I3(\ogfx_reg_inst/vid_ram0_addr_hi [2]),
        .I4(\per_dout_o_OBUF[4]_inst_i_8_n_0 ),
        .O(\per_dout_o_OBUF[2]_inst_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \per_dout_o_OBUF[2]_inst_i_20 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [2]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ),
        .I2(vid_ram_dout_i_IBUF[2]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [2]),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFCAAAAA0A0)) 
    \per_dout_o_OBUF[2]_inst_i_21 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode2__0 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [6]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [2]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [14]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [10]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode3__0 ),
        .O(\per_dout_o_OBUF[2]_inst_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \per_dout_o_OBUF[2]_inst_i_22 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [2]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I2(vid_ram_dout_i_IBUF[2]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [2]),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFCAAAAA0A0)) 
    \per_dout_o_OBUF[2]_inst_i_23 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode2__0 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [6]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [2]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [14]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [10]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode3__0 ),
        .O(\per_dout_o_OBUF[2]_inst_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \per_dout_o_OBUF[2]_inst_i_3 
       (.I0(\ogfx_reg_inst/vid_ram0_cfg [2]),
        .I1(\per_dout_o_OBUF[2]_inst_i_9_n_0 ),
        .I2(\ogfx_reg_inst/vid_ram0_width [2]),
        .I3(\per_dout_o_OBUF[8]_inst_i_8_n_0 ),
        .I4(\per_dout_o_OBUF[2]_inst_i_10_n_0 ),
        .O(\per_dout_o_OBUF[2]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF222)) 
    \per_dout_o_OBUF[2]_inst_i_4 
       (.I0(\per_dout_o_OBUF[15]_inst_i_9_n_0 ),
        .I1(\ogfx_reg_inst/gpu_stat_fifo_cnt [2]),
        .I2(\ogfx_reg_inst/gfx_irq_refr_cnt_done_en ),
        .I3(\per_dout_o_OBUF[15]_inst_i_10_n_0 ),
        .I4(\per_dout_o_OBUF[2]_inst_i_11_n_0 ),
        .I5(\per_dout_o_OBUF[2]_inst_i_12_n_0 ),
        .O(\per_dout_o_OBUF[2]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC888C000)) 
    \per_dout_o_OBUF[2]_inst_i_5 
       (.I0(\lt24_cmd[15]_i_2_n_0 ),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\lt24_cfg_refr_sync_val_o[9]_i_2_n_0 ),
        .I3(lt24_cfg_refr_sync_val[2]),
        .I4(lt24_cmd_val[2]),
        .I5(\per_dout_o_OBUF[2]_inst_i_13_n_0 ),
        .O(\per_dout_o_OBUF[2]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
    \per_dout_o_OBUF[2]_inst_i_6 
       (.I0(\ogfx_reg_inst/reg_dec [20]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(display_size[2]),
        .I3(display_x_swap),
        .I4(\per_dout_o_OBUF[2]_inst_i_14_n_0 ),
        .I5(\per_dout_o_OBUF[2]_inst_i_15_n_0 ),
        .O(\per_dout_o_OBUF[2]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \per_dout_o_OBUF[2]_inst_i_7 
       (.I0(\per_dout_o_OBUF[2]_inst_i_16_n_0 ),
        .I1(\per_dout_o_OBUF[2]_inst_i_17_n_0 ),
        .I2(\per_dout_o_OBUF[2]_inst_i_18_n_0 ),
        .I3(\per_dout_o_OBUF[14]_inst_i_9_n_0 ),
        .I4(sw_lut_bank_select),
        .I5(\ogfx_reg_inst/lt24_status_read [2]),
        .O(\per_dout_o_OBUF[2]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8F8F8888888)) 
    \per_dout_o_OBUF[2]_inst_i_8 
       (.I0(\per_dout_o_OBUF[6]_inst_i_16_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram1_cfg [2]),
        .I2(vid_ram_data_rd_dly_i_1_n_0),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [2]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode1__0 ),
        .I5(\per_dout_o_OBUF[2]_inst_i_21_n_0 ),
        .O(\per_dout_o_OBUF[2]_inst_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \per_dout_o_OBUF[2]_inst_i_9 
       (.I0(\ogfx_reg_inst/reg_dec [80]),
        .I1(\ogfx_reg_inst/reg_read ),
        .O(\per_dout_o_OBUF[2]_inst_i_9_n_0 ));
  OBUF \per_dout_o_OBUF[3]_inst 
       (.I(per_dout_o_OBUF[3]),
        .O(per_dout_o[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \per_dout_o_OBUF[3]_inst_i_1 
       (.I0(\per_dout_o_OBUF[3]_inst_i_2_n_0 ),
        .I1(\per_dout_o_OBUF[3]_inst_i_3_n_0 ),
        .I2(\per_dout_o_OBUF[3]_inst_i_4_n_0 ),
        .I3(\per_dout_o_OBUF[3]_inst_i_5_n_0 ),
        .I4(\per_dout_o_OBUF[3]_inst_i_6_n_0 ),
        .I5(\per_dout_o_OBUF[3]_inst_i_7_n_0 ),
        .O(per_dout_o_OBUF[3]));
  LUT6 #(
    .INIT(64'hFFFFAA80AA80AA80)) 
    \per_dout_o_OBUF[3]_inst_i_10 
       (.I0(vid_ram_data_rd_dly_i_1__0_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [3]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode1__0 ),
        .I3(\per_dout_o_OBUF[3]_inst_i_18_n_0 ),
        .I4(\per_dout_o_OBUF[4]_inst_i_12_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram1_addr_hi [3]),
        .O(\per_dout_o_OBUF[3]_inst_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hC8C08800)) 
    \per_dout_o_OBUF[3]_inst_i_11 
       (.I0(\lt24_cfg_refr_sync_val_o[9]_i_2_n_0 ),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/reg_dec [32]),
        .I3(lt24_cfg_refr_sync_val[3]),
        .I4(\ogfx_reg_inst/lt24_cfg [3]),
        .O(\per_dout_o_OBUF[3]_inst_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hC8C08800)) 
    \per_dout_o_OBUF[3]_inst_i_12 
       (.I0(\ogfx_reg_inst/reg_dec [18]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/reg_dec [16]),
        .I3(display_height[3]),
        .I4(display_width[3]),
        .O(\per_dout_o_OBUF[3]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \per_dout_o_OBUF[3]_inst_i_13 
       (.I0(\ogfx_reg_inst/reg_dec [66]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/frame0_ptr [19]),
        .I3(\per_dout_o_OBUF[12]_inst_i_13_n_0 ),
        .I4(\ogfx_reg_inst/frame0_ptr [3]),
        .O(\per_dout_o_OBUF[3]_inst_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \per_dout_o_OBUF[3]_inst_i_14 
       (.I0(\per_dout_o_OBUF[4]_inst_i_24_n_0 ),
        .I1(lt24_status[3]),
        .I2(\per_dout_o_OBUF[15]_inst_i_12_n_0 ),
        .I3(lt24_cmd_dfill[3]),
        .O(\per_dout_o_OBUF[3]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCAAAAA0A0)) 
    \per_dout_o_OBUF[3]_inst_i_15 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode2__0 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [7]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [3]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [15]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [11]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode3__0 ),
        .O(\per_dout_o_OBUF[3]_inst_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \per_dout_o_OBUF[3]_inst_i_16 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [3]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ),
        .I2(vid_ram_dout_i_IBUF[3]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [3]),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [3]));
  LUT4 #(
    .INIT(16'hE200)) 
    \per_dout_o_OBUF[3]_inst_i_17 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [3]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I2(vid_ram_dout_i_IBUF[3]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [3]),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFCAAAAA0A0)) 
    \per_dout_o_OBUF[3]_inst_i_18 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode2__0 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [7]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [3]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [15]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [11]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode3__0 ),
        .O(\per_dout_o_OBUF[3]_inst_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \per_dout_o_OBUF[3]_inst_i_19 
       (.I0(\ogfx_if_lt24_inst/p_1_in ),
        .I1(\ogfx_if_lt24_inst/p_7_in ),
        .I2(\ogfx_if_lt24_inst/p_5_in22_in ),
        .I3(\ogfx_if_lt24_inst/p_0_in18_in ),
        .I4(\per_dout_o_OBUF[3]_inst_i_22_n_0 ),
        .I5(\status_gts_lsb[7]_i_10_n_0 ),
        .O(lt24_status[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \per_dout_o_OBUF[3]_inst_i_2 
       (.I0(\ogfx_reg_inst/vid_ram0_data_read ),
        .I1(\per_dout_o_OBUF[14]_inst_i_2_n_0 ),
        .I2(\ogfx_reg_inst/vid_ram1_addr_lo [3]),
        .I3(\per_dout_o_OBUF[7]_inst_i_8_n_0 ),
        .I4(\ogfx_reg_inst/vid_ram1_width [3]),
        .I5(\per_dout_o_OBUF[3]_inst_i_9_n_0 ),
        .O(\per_dout_o_OBUF[3]_inst_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \per_dout_o_OBUF[3]_inst_i_20 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode3__0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \per_dout_o_OBUF[3]_inst_i_21 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode3__0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \per_dout_o_OBUF[3]_inst_i_22 
       (.I0(\ogfx_if_lt24_inst/p_1_in2_in ),
        .I1(\ogfx_if_lt24_inst/p_3_in20_in ),
        .O(\per_dout_o_OBUF[3]_inst_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF222)) 
    \per_dout_o_OBUF[3]_inst_i_3 
       (.I0(\per_dout_o_OBUF[15]_inst_i_9_n_0 ),
        .I1(\ogfx_reg_inst/gpu_stat_fifo_cnt [3]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg_n_0_[3] ),
        .I3(\per_dout_o_OBUF[15]_inst_i_10_n_0 ),
        .I4(\per_dout_o_OBUF[3]_inst_i_10_n_0 ),
        .O(\per_dout_o_OBUF[3]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC888C000)) 
    \per_dout_o_OBUF[3]_inst_i_4 
       (.I0(\ogfx_reg_inst/reg_dec [40]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\lt24_cmd[15]_i_2_n_0 ),
        .I3(lt24_cmd_val[3]),
        .I4(lt24_cmd_param[3]),
        .I5(\per_dout_o_OBUF[3]_inst_i_11_n_0 ),
        .O(\per_dout_o_OBUF[3]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
    \per_dout_o_OBUF[3]_inst_i_5 
       (.I0(\ogfx_reg_inst/reg_dec [20]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(display_size[3]),
        .I3(\ogfx_reg_inst/display_refr_cnt [3]),
        .I4(\per_dout_o_OBUF[8]_inst_i_11_n_0 ),
        .I5(\per_dout_o_OBUF[3]_inst_i_12_n_0 ),
        .O(\per_dout_o_OBUF[3]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF888F000)) 
    \per_dout_o_OBUF[3]_inst_i_6 
       (.I0(\frame1_ptr_hi[4]_i_2_n_0 ),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/frame1_ptr [3]),
        .I3(\per_dout_o_OBUF[12]_inst_i_14_n_0 ),
        .I4(\ogfx_reg_inst/frame1_ptr [19]),
        .I5(\per_dout_o_OBUF[3]_inst_i_13_n_0 ),
        .O(\per_dout_o_OBUF[3]_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \per_dout_o_OBUF[3]_inst_i_7 
       (.I0(lut_ram_sw_addr[3]),
        .I1(\per_dout_o_OBUF[8]_inst_i_14_n_0 ),
        .I2(\ogfx_reg_inst/lut_ram_data [3]),
        .I3(\ogfx_reg_inst/lut_ram_data_rd ),
        .I4(\per_dout_o_OBUF[3]_inst_i_14_n_0 ),
        .O(\per_dout_o_OBUF[3]_inst_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hEA00)) 
    \per_dout_o_OBUF[3]_inst_i_8 
       (.I0(\per_dout_o_OBUF[3]_inst_i_15_n_0 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode1__0 ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [3]),
        .I3(vid_ram_data_rd_dly_i_1_n_0),
        .O(\ogfx_reg_inst/vid_ram0_data_read ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \per_dout_o_OBUF[3]_inst_i_9 
       (.I0(\ogfx_reg_inst/vid_ram0_addr_lo [3]),
        .I1(\per_dout_o_OBUF[12]_inst_i_5_n_0 ),
        .I2(\ogfx_reg_inst/vid_ram0_addr_hi [3]),
        .I3(\per_dout_o_OBUF[4]_inst_i_8_n_0 ),
        .I4(\per_dout_o_OBUF[8]_inst_i_8_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram0_width [3]),
        .O(\per_dout_o_OBUF[3]_inst_i_9_n_0 ));
  OBUF \per_dout_o_OBUF[4]_inst 
       (.I(per_dout_o_OBUF[4]),
        .O(per_dout_o[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \per_dout_o_OBUF[4]_inst_i_1 
       (.I0(\per_dout_o_OBUF[4]_inst_i_2_n_0 ),
        .I1(\per_dout_o_OBUF[4]_inst_i_3_n_0 ),
        .I2(\per_dout_o_OBUF[4]_inst_i_4_n_0 ),
        .I3(\per_dout_o_OBUF[4]_inst_i_5_n_0 ),
        .I4(\per_dout_o_OBUF[4]_inst_i_6_n_0 ),
        .I5(\per_dout_o_OBUF[4]_inst_i_7_n_0 ),
        .O(per_dout_o_OBUF[4]));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \per_dout_o_OBUF[4]_inst_i_10 
       (.I0(\ogfx_reg_inst/reg_dec [66]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/frame0_ptr [20]),
        .I3(\per_dout_o_OBUF[12]_inst_i_13_n_0 ),
        .I4(\ogfx_reg_inst/frame0_ptr [4]),
        .O(\per_dout_o_OBUF[4]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFF80888000000000)) 
    \per_dout_o_OBUF[4]_inst_i_11 
       (.I0(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .I1(next_addr__0_carry_i_12__2_n_0),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [12]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [4]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode1__0 ),
        .I5(vid_ram_data_rd_dly_i_1__0_n_0),
        .O(\ogfx_reg_inst/vid_ram1_data_read [4]));
  LUT2 #(
    .INIT(4'h8)) 
    \per_dout_o_OBUF[4]_inst_i_12 
       (.I0(vid_ram_addr_hi_wr_dly_i_2__0_n_0),
        .I1(\ogfx_reg_inst/reg_read ),
        .O(\per_dout_o_OBUF[4]_inst_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \per_dout_o_OBUF[4]_inst_i_13 
       (.I0(\per_dout_o_OBUF[15]_inst_i_10_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg_n_0_[4] ),
        .I2(\per_dout_o_OBUF[15]_inst_i_9_n_0 ),
        .I3(\ogfx_reg_inst/gpu_stat_fifo_cnt [0]),
        .O(\per_dout_o_OBUF[4]_inst_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \per_dout_o_OBUF[4]_inst_i_14 
       (.I0(\per_dout_o_OBUF[6]_inst_i_16_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram1_cfg [4]),
        .I2(vid_ram_data_rd_dly_i_1_n_0),
        .I3(\ogfx_reg_inst/vid_ram0_data [4]),
        .O(\per_dout_o_OBUF[4]_inst_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \per_dout_o_OBUF[4]_inst_i_15 
       (.I0(\per_dout_o_OBUF[14]_inst_i_2_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram1_addr_lo [4]),
        .I2(\per_dout_o_OBUF[7]_inst_i_8_n_0 ),
        .I3(\ogfx_reg_inst/vid_ram1_width [4]),
        .O(\per_dout_o_OBUF[4]_inst_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hF888F000)) 
    \per_dout_o_OBUF[4]_inst_i_16 
       (.I0(\ogfx_reg_inst/reg_dec [20]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\per_dout_o_OBUF[8]_inst_i_11_n_0 ),
        .I3(\ogfx_reg_inst/display_refr_cnt [4]),
        .I4(display_size[4]),
        .O(\per_dout_o_OBUF[4]_inst_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \per_dout_o_OBUF[4]_inst_i_17 
       (.I0(\per_dout_o_OBUF[0]_inst_i_15_n_0 ),
        .I1(\ogfx_reg_inst/gfx_irq [4]),
        .I2(\ogfx_reg_inst/gpu_stat_fifo_empty ),
        .I3(\per_dout_o_OBUF[6]_inst_i_18_n_0 ),
        .O(\per_dout_o_OBUF[4]_inst_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \per_dout_o_OBUF[4]_inst_i_18 
       (.I0(\ogfx_if_lt24_inst/p_1_in16_in ),
        .I1(\ogfx_if_lt24_inst/p_1_in14_in ),
        .I2(\ogfx_if_lt24_inst/p_10_in ),
        .I3(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[18] ),
        .I4(\per_dout_o_OBUF[4]_inst_i_24_n_0 ),
        .O(\ogfx_reg_inst/lt24_status_read [4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \per_dout_o_OBUF[4]_inst_i_19 
       (.I0(\ogfx_reg_inst/lut_ram_data_rd ),
        .I1(\ogfx_reg_inst/lut_ram_data [4]),
        .I2(\per_dout_o_OBUF[8]_inst_i_14_n_0 ),
        .I3(lut_ram_sw_addr[4]),
        .O(\per_dout_o_OBUF[4]_inst_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \per_dout_o_OBUF[4]_inst_i_2 
       (.I0(\ogfx_reg_inst/vid_ram0_addr_lo [4]),
        .I1(\per_dout_o_OBUF[12]_inst_i_5_n_0 ),
        .I2(\ogfx_reg_inst/vid_ram0_addr_hi [4]),
        .I3(\per_dout_o_OBUF[4]_inst_i_8_n_0 ),
        .I4(\per_dout_o_OBUF[4]_inst_i_9_n_0 ),
        .O(\per_dout_o_OBUF[4]_inst_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hC8C08800)) 
    \per_dout_o_OBUF[4]_inst_i_20 
       (.I0(\lt24_cmd[15]_i_2_n_0 ),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\lt24_cfg_refr_sync_val_o[9]_i_2_n_0 ),
        .I3(lt24_cmd_val[4]),
        .I4(lt24_cfg_refr_sync_val[4]),
        .O(\per_dout_o_OBUF[4]_inst_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hF888F000)) 
    \per_dout_o_OBUF[4]_inst_i_21 
       (.I0(\ogfx_reg_inst/reg_dec [40]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\per_dout_o_OBUF[15]_inst_i_12_n_0 ),
        .I3(lt24_cmd_dfill[4]),
        .I4(lt24_cmd_param[4]),
        .O(\per_dout_o_OBUF[4]_inst_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \per_dout_o_OBUF[4]_inst_i_22 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [4]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I2(vid_ram_dout_i_IBUF[4]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [4]),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [4]));
  LUT6 #(
    .INIT(64'hAEA0A0A0AAAAAAAA)) 
    \per_dout_o_OBUF[4]_inst_i_23 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [4]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [12]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .O(\ogfx_reg_inst/vid_ram0_data [4]));
  LUT3 #(
    .INIT(8'h80)) 
    \per_dout_o_OBUF[4]_inst_i_24 
       (.I0(\per_dout_o_OBUF[4]_inst_i_26_n_0 ),
        .I1(per_addr_i_IBUF[1]),
        .I2(\ogfx_reg_inst/reg_read ),
        .O(\per_dout_o_OBUF[4]_inst_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \per_dout_o_OBUF[4]_inst_i_25 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [4]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ),
        .I2(vid_ram_dout_i_IBUF[4]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [4]),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [4]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \per_dout_o_OBUF[4]_inst_i_26 
       (.I0(per_addr_i_IBUF[5]),
        .I1(per_addr_i_IBUF[4]),
        .I2(per_addr_i_IBUF[0]),
        .I3(per_addr_i_IBUF[2]),
        .I4(per_addr_i_IBUF[3]),
        .O(\per_dout_o_OBUF[4]_inst_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF888F000)) 
    \per_dout_o_OBUF[4]_inst_i_3 
       (.I0(\frame1_ptr_hi[4]_i_2_n_0 ),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/frame1_ptr [4]),
        .I3(\per_dout_o_OBUF[12]_inst_i_14_n_0 ),
        .I4(\ogfx_reg_inst/frame1_ptr [20]),
        .I5(\per_dout_o_OBUF[4]_inst_i_10_n_0 ),
        .O(\per_dout_o_OBUF[4]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \per_dout_o_OBUF[4]_inst_i_4 
       (.I0(\ogfx_reg_inst/vid_ram1_data_read [4]),
        .I1(\per_dout_o_OBUF[4]_inst_i_12_n_0 ),
        .I2(\ogfx_reg_inst/vid_ram1_addr_hi [4]),
        .I3(\per_dout_o_OBUF[4]_inst_i_13_n_0 ),
        .I4(\per_dout_o_OBUF[4]_inst_i_14_n_0 ),
        .I5(\per_dout_o_OBUF[4]_inst_i_15_n_0 ),
        .O(\per_dout_o_OBUF[4]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC888C000)) 
    \per_dout_o_OBUF[4]_inst_i_5 
       (.I0(\ogfx_reg_inst/reg_dec [34]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/reg_dec [32]),
        .I3(lt24_cfg_clk[0]),
        .I4(lt24_cfg_refr[0]),
        .I5(\per_dout_o_OBUF[4]_inst_i_16_n_0 ),
        .O(\per_dout_o_OBUF[4]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC888C000)) 
    \per_dout_o_OBUF[4]_inst_i_6 
       (.I0(\ogfx_reg_inst/reg_dec [18]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/reg_dec [16]),
        .I3(display_width[4]),
        .I4(display_height[4]),
        .I5(\per_dout_o_OBUF[4]_inst_i_17_n_0 ),
        .O(\per_dout_o_OBUF[4]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \per_dout_o_OBUF[4]_inst_i_7 
       (.I0(\per_dout_o_OBUF[14]_inst_i_9_n_0 ),
        .I1(hw_lut_palette_sel[0]),
        .I2(\ogfx_reg_inst/lt24_status_read [4]),
        .I3(\per_dout_o_OBUF[4]_inst_i_19_n_0 ),
        .I4(\per_dout_o_OBUF[4]_inst_i_20_n_0 ),
        .I5(\per_dout_o_OBUF[4]_inst_i_21_n_0 ),
        .O(\per_dout_o_OBUF[4]_inst_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \per_dout_o_OBUF[4]_inst_i_8 
       (.I0(\ogfx_reg_inst/reg_dec [86]),
        .I1(\ogfx_reg_inst/reg_read ),
        .O(\per_dout_o_OBUF[4]_inst_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \per_dout_o_OBUF[4]_inst_i_9 
       (.I0(\per_dout_o_OBUF[8]_inst_i_8_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram0_width [4]),
        .I2(\per_dout_o_OBUF[2]_inst_i_9_n_0 ),
        .I3(\ogfx_reg_inst/vid_ram0_cfg [4]),
        .O(\per_dout_o_OBUF[4]_inst_i_9_n_0 ));
  OBUF \per_dout_o_OBUF[5]_inst 
       (.I(per_dout_o_OBUF[5]),
        .O(per_dout_o[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \per_dout_o_OBUF[5]_inst_i_1 
       (.I0(\per_dout_o_OBUF[5]_inst_i_2_n_0 ),
        .I1(\per_dout_o_OBUF[5]_inst_i_3_n_0 ),
        .I2(\per_dout_o_OBUF[5]_inst_i_4_n_0 ),
        .I3(\per_dout_o_OBUF[5]_inst_i_5_n_0 ),
        .I4(\per_dout_o_OBUF[5]_inst_i_6_n_0 ),
        .I5(\per_dout_o_OBUF[5]_inst_i_7_n_0 ),
        .O(per_dout_o_OBUF[5]));
  LUT6 #(
    .INIT(64'hAEA0A0A0AAAAAAAA)) 
    \per_dout_o_OBUF[5]_inst_i_10 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [5]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [13]),
        .I2(gfx_mode[2]),
        .I3(gfx_mode[1]),
        .I4(gfx_mode[0]),
        .I5(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .O(\ogfx_reg_inst/vid_ram1_data [5]));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \per_dout_o_OBUF[5]_inst_i_11 
       (.I0(\ogfx_reg_inst/reg_dec [32]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(lt24_cfg_clk[1]),
        .I3(\per_dout_o_OBUF[8]_inst_i_11_n_0 ),
        .I4(\ogfx_reg_inst/display_refr_cnt [5]),
        .O(\per_dout_o_OBUF[5]_inst_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \per_dout_o_OBUF[5]_inst_i_12 
       (.I0(\ogfx_reg_inst/reg_dec [16]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(display_width[5]),
        .I3(\per_dout_o_OBUF[0]_inst_i_15_n_0 ),
        .I4(\ogfx_reg_inst/gfx_irq [5]),
        .O(\per_dout_o_OBUF[5]_inst_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \per_dout_o_OBUF[5]_inst_i_13 
       (.I0(\ogfx_reg_inst/lut_ram_data_rd ),
        .I1(\ogfx_reg_inst/lut_ram_data [5]),
        .I2(\per_dout_o_OBUF[8]_inst_i_14_n_0 ),
        .I3(lut_ram_sw_addr[5]),
        .O(\per_dout_o_OBUF[5]_inst_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hC8C08800)) 
    \per_dout_o_OBUF[5]_inst_i_14 
       (.I0(\ogfx_reg_inst/reg_dec [40]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\lt24_cmd[15]_i_2_n_0 ),
        .I3(lt24_cmd_param[5]),
        .I4(lt24_cmd_val[5]),
        .O(\per_dout_o_OBUF[5]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAEA0A0A0AAAAAAAA)) 
    \per_dout_o_OBUF[5]_inst_i_15 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [5]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [13]),
        .I2(gfx_mode[2]),
        .I3(gfx_mode[1]),
        .I4(gfx_mode[0]),
        .I5(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .O(\ogfx_reg_inst/vid_ram0_data [5]));
  LUT4 #(
    .INIT(16'hE200)) 
    \per_dout_o_OBUF[5]_inst_i_16 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [5]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I2(vid_ram_dout_i_IBUF[5]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [5]),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [5]));
  LUT4 #(
    .INIT(16'hE200)) 
    \per_dout_o_OBUF[5]_inst_i_17 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [5]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ),
        .I2(vid_ram_dout_i_IBUF[5]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [5]),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \per_dout_o_OBUF[5]_inst_i_2 
       (.I0(\per_dout_o_OBUF[5]_inst_i_8_n_0 ),
        .I1(\per_dout_o_OBUF[14]_inst_i_2_n_0 ),
        .I2(\ogfx_reg_inst/vid_ram1_addr_lo [5]),
        .I3(\per_dout_o_OBUF[7]_inst_i_8_n_0 ),
        .I4(\ogfx_reg_inst/vid_ram1_width [5]),
        .I5(\per_dout_o_OBUF[5]_inst_i_9_n_0 ),
        .O(\per_dout_o_OBUF[5]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \per_dout_o_OBUF[5]_inst_i_3 
       (.I0(\ogfx_reg_inst/gpu_stat_fifo_cnt [1]),
        .I1(\per_dout_o_OBUF[15]_inst_i_9_n_0 ),
        .I2(\ogfx_reg_inst/gfx_irq_gpu_fifo_ovfl_en ),
        .I3(\per_dout_o_OBUF[15]_inst_i_10_n_0 ),
        .I4(vid_ram_data_rd_dly_i_1__0_n_0),
        .I5(\ogfx_reg_inst/vid_ram1_data [5]),
        .O(\per_dout_o_OBUF[5]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC888C000)) 
    \per_dout_o_OBUF[5]_inst_i_4 
       (.I0(\lt24_cfg_refr_sync_val_o[9]_i_2_n_0 ),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/reg_dec [34]),
        .I3(lt24_cfg_refr[1]),
        .I4(lt24_cfg_refr_sync_val[5]),
        .I5(\per_dout_o_OBUF[5]_inst_i_11_n_0 ),
        .O(\per_dout_o_OBUF[5]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC888C000)) 
    \per_dout_o_OBUF[5]_inst_i_5 
       (.I0(\ogfx_reg_inst/reg_dec [20]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/reg_dec [18]),
        .I3(display_height[5]),
        .I4(display_size[5]),
        .I5(\per_dout_o_OBUF[5]_inst_i_12_n_0 ),
        .O(\per_dout_o_OBUF[5]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \per_dout_o_OBUF[5]_inst_i_6 
       (.I0(\ogfx_reg_inst/frame0_ptr [5]),
        .I1(\per_dout_o_OBUF[12]_inst_i_13_n_0 ),
        .I2(\ogfx_reg_inst/frame1_ptr [5]),
        .I3(\per_dout_o_OBUF[12]_inst_i_14_n_0 ),
        .I4(\per_dout_o_OBUF[5]_inst_i_13_n_0 ),
        .O(\per_dout_o_OBUF[5]_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \per_dout_o_OBUF[5]_inst_i_7 
       (.I0(lt24_cmd_dfill[5]),
        .I1(\per_dout_o_OBUF[15]_inst_i_12_n_0 ),
        .I2(hw_lut_palette_sel[1]),
        .I3(\per_dout_o_OBUF[14]_inst_i_9_n_0 ),
        .I4(\per_dout_o_OBUF[5]_inst_i_14_n_0 ),
        .O(\per_dout_o_OBUF[5]_inst_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \per_dout_o_OBUF[5]_inst_i_8 
       (.I0(\per_dout_o_OBUF[6]_inst_i_16_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .I2(vid_ram_data_rd_dly_i_1_n_0),
        .I3(\ogfx_reg_inst/vid_ram0_data [5]),
        .O(\per_dout_o_OBUF[5]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \per_dout_o_OBUF[5]_inst_i_9 
       (.I0(\per_dout_o_OBUF[12]_inst_i_5_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram0_addr_lo [5]),
        .I2(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .I3(\per_dout_o_OBUF[2]_inst_i_9_n_0 ),
        .I4(\ogfx_reg_inst/vid_ram0_width [5]),
        .I5(\per_dout_o_OBUF[8]_inst_i_8_n_0 ),
        .O(\per_dout_o_OBUF[5]_inst_i_9_n_0 ));
  OBUF \per_dout_o_OBUF[6]_inst 
       (.I(per_dout_o_OBUF[6]),
        .O(per_dout_o[6]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \per_dout_o_OBUF[6]_inst_i_1 
       (.I0(\per_dout_o_OBUF[6]_inst_i_2_n_0 ),
        .I1(\per_dout_o_OBUF[6]_inst_i_3_n_0 ),
        .I2(\per_dout_o_OBUF[6]_inst_i_4_n_0 ),
        .I3(\per_dout_o_OBUF[6]_inst_i_5_n_0 ),
        .I4(\per_dout_o_OBUF[6]_inst_i_6_n_0 ),
        .O(per_dout_o_OBUF[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \per_dout_o_OBUF[6]_inst_i_10 
       (.I0(\ogfx_reg_inst/vid_ram1_cfg [6]),
        .I1(\per_dout_o_OBUF[6]_inst_i_16_n_0 ),
        .I2(\ogfx_reg_inst/vid_ram1_width [6]),
        .I3(\per_dout_o_OBUF[7]_inst_i_8_n_0 ),
        .I4(vid_ram_data_rd_dly_i_1_n_0),
        .I5(\ogfx_reg_inst/vid_ram0_data [6]),
        .O(\per_dout_o_OBUF[6]_inst_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hF888F000)) 
    \per_dout_o_OBUF[6]_inst_i_11 
       (.I0(\ogfx_reg_inst/reg_dec [20]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\per_dout_o_OBUF[8]_inst_i_11_n_0 ),
        .I3(\ogfx_reg_inst/display_refr_cnt [6]),
        .I4(display_size[6]),
        .O(\per_dout_o_OBUF[6]_inst_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h88F8F8F8)) 
    \per_dout_o_OBUF[6]_inst_i_12 
       (.I0(\per_dout_o_OBUF[0]_inst_i_15_n_0 ),
        .I1(\ogfx_reg_inst/gfx_irq [6]),
        .I2(\per_dout_o_OBUF[6]_inst_i_18_n_0 ),
        .I3(\ogfx_reg_inst/gpu_stat_fifo_empty ),
        .I4(\per_dout_o_OBUF[15]_inst_i_8_n_0 ),
        .O(\per_dout_o_OBUF[6]_inst_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \per_dout_o_OBUF[6]_inst_i_13 
       (.I0(\per_dout_o_OBUF[8]_inst_i_14_n_0 ),
        .I1(lut_ram_sw_addr[6]),
        .I2(\per_dout_o_OBUF[14]_inst_i_9_n_0 ),
        .I3(hw_lut_palette_sel[2]),
        .O(\per_dout_o_OBUF[6]_inst_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hC8C08800)) 
    \per_dout_o_OBUF[6]_inst_i_14 
       (.I0(\lt24_cmd[15]_i_2_n_0 ),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\lt24_cfg_refr_sync_val_o[9]_i_2_n_0 ),
        .I3(lt24_cmd_val[6]),
        .I4(lt24_cfg_refr_sync_val[6]),
        .O(\per_dout_o_OBUF[6]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAEA0A0A0AAAAAAAA)) 
    \per_dout_o_OBUF[6]_inst_i_15 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [6]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [14]),
        .I2(gfx_mode[2]),
        .I3(gfx_mode[1]),
        .I4(gfx_mode[0]),
        .I5(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .O(\ogfx_reg_inst/vid_ram1_data [6]));
  LUT2 #(
    .INIT(4'h8)) 
    \per_dout_o_OBUF[6]_inst_i_16 
       (.I0(\ogfx_reg_inst/reg_dec [96]),
        .I1(\ogfx_reg_inst/reg_read ),
        .O(\per_dout_o_OBUF[6]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAEA0A0A0AAAAAAAA)) 
    \per_dout_o_OBUF[6]_inst_i_17 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [6]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [14]),
        .I2(gfx_mode[2]),
        .I3(gfx_mode[1]),
        .I4(gfx_mode[0]),
        .I5(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .O(\ogfx_reg_inst/vid_ram0_data [6]));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \per_dout_o_OBUF[6]_inst_i_18 
       (.I0(\gfx_ctrl[15]_i_2_n_0 ),
        .I1(per_addr_i_IBUF[2]),
        .I2(per_addr_i_IBUF[5]),
        .I3(per_addr_i_IBUF[4]),
        .I4(per_addr_i_IBUF[0]),
        .I5(\ogfx_reg_inst/reg_read ),
        .O(\per_dout_o_OBUF[6]_inst_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \per_dout_o_OBUF[6]_inst_i_19 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [6]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I2(vid_ram_dout_i_IBUF[6]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [6]),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \per_dout_o_OBUF[6]_inst_i_2 
       (.I0(\per_dout_o_OBUF[6]_inst_i_7_n_0 ),
        .I1(\ogfx_reg_inst/gfx_irq_gpu_cmd_done_en ),
        .I2(\per_dout_o_OBUF[15]_inst_i_10_n_0 ),
        .I3(\per_dout_o_OBUF[6]_inst_i_8_n_0 ),
        .I4(\per_dout_o_OBUF[6]_inst_i_9_n_0 ),
        .I5(\per_dout_o_OBUF[6]_inst_i_10_n_0 ),
        .O(\per_dout_o_OBUF[6]_inst_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \per_dout_o_OBUF[6]_inst_i_20 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [6]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ),
        .I2(vid_ram_dout_i_IBUF[6]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [6]),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFC888C000)) 
    \per_dout_o_OBUF[6]_inst_i_3 
       (.I0(\ogfx_reg_inst/reg_dec [34]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/reg_dec [32]),
        .I3(lt24_cfg_clk[2]),
        .I4(lt24_cfg_refr[2]),
        .I5(\per_dout_o_OBUF[6]_inst_i_11_n_0 ),
        .O(\per_dout_o_OBUF[6]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC888C000)) 
    \per_dout_o_OBUF[6]_inst_i_4 
       (.I0(\ogfx_reg_inst/reg_dec [18]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/reg_dec [16]),
        .I3(display_width[6]),
        .I4(display_height[6]),
        .I5(\per_dout_o_OBUF[6]_inst_i_12_n_0 ),
        .O(\per_dout_o_OBUF[6]_inst_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \per_dout_o_OBUF[6]_inst_i_5 
       (.I0(\ogfx_reg_inst/lut_ram_data [6]),
        .I1(\ogfx_reg_inst/lut_ram_data_rd ),
        .I2(\ogfx_reg_inst/frame0_ptr [6]),
        .I3(\per_dout_o_OBUF[12]_inst_i_13_n_0 ),
        .I4(\per_dout_o_OBUF[6]_inst_i_13_n_0 ),
        .O(\per_dout_o_OBUF[6]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
    \per_dout_o_OBUF[6]_inst_i_6 
       (.I0(\ogfx_reg_inst/reg_dec [40]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(lt24_cmd_param[6]),
        .I3(lt24_cmd_dfill[6]),
        .I4(\per_dout_o_OBUF[15]_inst_i_12_n_0 ),
        .I5(\per_dout_o_OBUF[6]_inst_i_14_n_0 ),
        .O(\per_dout_o_OBUF[6]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \per_dout_o_OBUF[6]_inst_i_7 
       (.I0(\ogfx_reg_inst/vid_ram1_data [6]),
        .I1(vid_ram_data_rd_dly_i_1__0_n_0),
        .I2(\ogfx_reg_inst/gpu_stat_fifo_cnt [2]),
        .I3(\per_dout_o_OBUF[15]_inst_i_9_n_0 ),
        .I4(\per_dout_o_OBUF[14]_inst_i_2_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram1_addr_lo [6]),
        .O(\per_dout_o_OBUF[6]_inst_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \per_dout_o_OBUF[6]_inst_i_8 
       (.I0(\per_dout_o_OBUF[12]_inst_i_5_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram0_addr_lo [6]),
        .I2(\per_dout_o_OBUF[8]_inst_i_8_n_0 ),
        .I3(\ogfx_reg_inst/vid_ram0_width [6]),
        .O(\per_dout_o_OBUF[6]_inst_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \per_dout_o_OBUF[6]_inst_i_9 
       (.I0(\per_dout_o_OBUF[2]_inst_i_9_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram0_cfg [6]),
        .I2(\per_dout_o_OBUF[12]_inst_i_14_n_0 ),
        .I3(\ogfx_reg_inst/frame1_ptr [6]),
        .O(\per_dout_o_OBUF[6]_inst_i_9_n_0 ));
  OBUF \per_dout_o_OBUF[7]_inst 
       (.I(per_dout_o_OBUF[7]),
        .O(per_dout_o[7]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \per_dout_o_OBUF[7]_inst_i_1 
       (.I0(\per_dout_o_OBUF[7]_inst_i_2_n_0 ),
        .I1(\per_dout_o_OBUF[7]_inst_i_3_n_0 ),
        .I2(\per_dout_o_OBUF[7]_inst_i_4_n_0 ),
        .I3(\per_dout_o_OBUF[7]_inst_i_5_n_0 ),
        .O(per_dout_o_OBUF[7]));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \per_dout_o_OBUF[7]_inst_i_10 
       (.I0(\ogfx_reg_inst/reg_dec [16]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(display_width[7]),
        .I3(\per_dout_o_OBUF[0]_inst_i_15_n_0 ),
        .I4(\ogfx_reg_inst/gfx_irq [7]),
        .O(\per_dout_o_OBUF[7]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \per_dout_o_OBUF[7]_inst_i_11 
       (.I0(\per_dout_o_OBUF[12]_inst_i_14_n_0 ),
        .I1(\ogfx_reg_inst/frame1_ptr [7]),
        .I2(\ogfx_reg_inst/lut_ram_data [7]),
        .I3(\ogfx_reg_inst/lut_ram_data_rd ),
        .I4(\ogfx_reg_inst/frame0_ptr [7]),
        .I5(\per_dout_o_OBUF[12]_inst_i_13_n_0 ),
        .O(\per_dout_o_OBUF[7]_inst_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hC8C08800)) 
    \per_dout_o_OBUF[7]_inst_i_12 
       (.I0(\ogfx_reg_inst/reg_dec [40]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\lt24_cmd[15]_i_2_n_0 ),
        .I3(lt24_cmd_param[7]),
        .I4(lt24_cmd_val[7]),
        .O(\per_dout_o_OBUF[7]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAEA0A0A0AAAAAAAA)) 
    \per_dout_o_OBUF[7]_inst_i_13 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [7]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [15]),
        .I2(gfx_mode[2]),
        .I3(gfx_mode[1]),
        .I4(gfx_mode[0]),
        .I5(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .O(\ogfx_reg_inst/vid_ram1_data [7]));
  LUT6 #(
    .INIT(64'hAEA0A0A0AAAAAAAA)) 
    \per_dout_o_OBUF[7]_inst_i_14 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [7]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [15]),
        .I2(gfx_mode[2]),
        .I3(gfx_mode[1]),
        .I4(gfx_mode[0]),
        .I5(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .O(\ogfx_reg_inst/vid_ram0_data [7]));
  LUT4 #(
    .INIT(16'hE200)) 
    \per_dout_o_OBUF[7]_inst_i_15 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [7]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I2(vid_ram_dout_i_IBUF[7]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [7]),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [7]));
  LUT4 #(
    .INIT(16'hE200)) 
    \per_dout_o_OBUF[7]_inst_i_16 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [15]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I2(vid_ram_dout_i_IBUF[15]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [15]),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [15]));
  LUT4 #(
    .INIT(16'hE200)) 
    \per_dout_o_OBUF[7]_inst_i_17 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [7]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ),
        .I2(vid_ram_dout_i_IBUF[7]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [7]),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [7]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \per_dout_o_OBUF[7]_inst_i_2 
       (.I0(\per_dout_o_OBUF[7]_inst_i_6_n_0 ),
        .I1(\per_dout_o_OBUF[7]_inst_i_7_n_0 ),
        .I2(\per_dout_o_OBUF[14]_inst_i_2_n_0 ),
        .I3(\ogfx_reg_inst/vid_ram1_addr_lo [7]),
        .I4(\per_dout_o_OBUF[7]_inst_i_8_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram1_width [7]),
        .O(\per_dout_o_OBUF[7]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC888C000)) 
    \per_dout_o_OBUF[7]_inst_i_3 
       (.I0(\lt24_cfg_refr_sync_val_o[9]_i_2_n_0 ),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/reg_dec [34]),
        .I3(lt24_cfg_refr[3]),
        .I4(lt24_cfg_refr_sync_val[7]),
        .I5(\per_dout_o_OBUF[7]_inst_i_9_n_0 ),
        .O(\per_dout_o_OBUF[7]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC888C000)) 
    \per_dout_o_OBUF[7]_inst_i_4 
       (.I0(\ogfx_reg_inst/reg_dec [20]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/reg_dec [18]),
        .I3(display_height[7]),
        .I4(display_size[7]),
        .I5(\per_dout_o_OBUF[7]_inst_i_10_n_0 ),
        .O(\per_dout_o_OBUF[7]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \per_dout_o_OBUF[7]_inst_i_5 
       (.I0(\per_dout_o_OBUF[7]_inst_i_11_n_0 ),
        .I1(\per_dout_o_OBUF[7]_inst_i_12_n_0 ),
        .I2(\per_dout_o_OBUF[8]_inst_i_14_n_0 ),
        .I3(lut_ram_sw_addr[7]),
        .I4(\per_dout_o_OBUF[15]_inst_i_12_n_0 ),
        .I5(lt24_cmd_dfill[7]),
        .O(\per_dout_o_OBUF[7]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \per_dout_o_OBUF[7]_inst_i_6 
       (.I0(\per_dout_o_OBUF[15]_inst_i_10_n_0 ),
        .I1(\ogfx_reg_inst/gfx_irq_gpu_cmd_error_en ),
        .I2(\ogfx_reg_inst/vid_ram1_data [7]),
        .I3(vid_ram_data_rd_dly_i_1__0_n_0),
        .I4(\ogfx_reg_inst/gpu_stat_fifo_cnt [3]),
        .I5(\per_dout_o_OBUF[15]_inst_i_9_n_0 ),
        .O(\per_dout_o_OBUF[7]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \per_dout_o_OBUF[7]_inst_i_7 
       (.I0(vid_ram_data_rd_dly_i_1_n_0),
        .I1(\ogfx_reg_inst/vid_ram0_data [7]),
        .I2(\ogfx_reg_inst/vid_ram0_width [7]),
        .I3(\per_dout_o_OBUF[8]_inst_i_8_n_0 ),
        .I4(\ogfx_reg_inst/vid_ram0_addr_lo [7]),
        .I5(\per_dout_o_OBUF[12]_inst_i_5_n_0 ),
        .O(\per_dout_o_OBUF[7]_inst_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \per_dout_o_OBUF[7]_inst_i_8 
       (.I0(\ogfx_reg_inst/reg_dec [98]),
        .I1(\ogfx_reg_inst/reg_read ),
        .O(\per_dout_o_OBUF[7]_inst_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \per_dout_o_OBUF[7]_inst_i_9 
       (.I0(\ogfx_reg_inst/reg_dec [32]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/lt24_cfg [7]),
        .I3(\per_dout_o_OBUF[8]_inst_i_11_n_0 ),
        .I4(\ogfx_reg_inst/display_refr_cnt [7]),
        .O(\per_dout_o_OBUF[7]_inst_i_9_n_0 ));
  OBUF \per_dout_o_OBUF[8]_inst 
       (.I(per_dout_o_OBUF[8]),
        .O(per_dout_o[8]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \per_dout_o_OBUF[8]_inst_i_1 
       (.I0(\per_dout_o_OBUF[8]_inst_i_2_n_0 ),
        .I1(\per_dout_o_OBUF[8]_inst_i_3_n_0 ),
        .I2(\per_dout_o_OBUF[8]_inst_i_4_n_0 ),
        .I3(\per_dout_o_OBUF[8]_inst_i_5_n_0 ),
        .I4(\per_dout_o_OBUF[8]_inst_i_6_n_0 ),
        .O(per_dout_o_OBUF[8]));
  LUT5 #(
    .INIT(32'hC8C08800)) 
    \per_dout_o_OBUF[8]_inst_i_10 
       (.I0(\ogfx_reg_inst/reg_dec [34]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/reg_dec [32]),
        .I3(lt24_cfg_refr[4]),
        .I4(\ogfx_reg_inst/lt24_cfg [8]),
        .O(\per_dout_o_OBUF[8]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \per_dout_o_OBUF[8]_inst_i_11 
       (.I0(vid_ram_data_wr_dly_i_2_n_0),
        .I1(per_addr_i_IBUF[2]),
        .I2(per_addr_i_IBUF[0]),
        .I3(per_addr_i_IBUF[4]),
        .I4(per_addr_i_IBUF[5]),
        .I5(\ogfx_reg_inst/reg_read ),
        .O(\per_dout_o_OBUF[8]_inst_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hC8C08800)) 
    \per_dout_o_OBUF[8]_inst_i_12 
       (.I0(\ogfx_reg_inst/reg_dec [18]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/reg_dec [16]),
        .I3(display_height[8]),
        .I4(display_width[8]),
        .O(\per_dout_o_OBUF[8]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \per_dout_o_OBUF[8]_inst_i_13 
       (.I0(\ogfx_reg_inst/reg_dec [62]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/frame_select [8]),
        .I3(\ogfx_reg_inst/lut_ram_data_rd ),
        .I4(\ogfx_reg_inst/lut_ram_data [8]),
        .O(\per_dout_o_OBUF[8]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \per_dout_o_OBUF[8]_inst_i_14 
       (.I0(vid_ram_data_wr_dly_i_2_n_0),
        .I1(per_addr_i_IBUF[4]),
        .I2(per_addr_i_IBUF[0]),
        .I3(per_addr_i_IBUF[5]),
        .I4(per_addr_i_IBUF[2]),
        .I5(\ogfx_reg_inst/reg_read ),
        .O(\per_dout_o_OBUF[8]_inst_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hF888F000)) 
    \per_dout_o_OBUF[8]_inst_i_15 
       (.I0(\ogfx_reg_inst/reg_dec [40]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\per_dout_o_OBUF[15]_inst_i_12_n_0 ),
        .I3(lt24_cmd_dfill[8]),
        .I4(lt24_cmd_param[8]),
        .O(\per_dout_o_OBUF[8]_inst_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h80888000)) 
    \per_dout_o_OBUF[8]_inst_i_16 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode1__0 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [8]),
        .I2(vid_ram_dout_i_IBUF[8]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [8]),
        .O(\ogfx_reg_inst/vid_ram1_data [8]));
  LUT5 #(
    .INIT(32'h80888000)) 
    \per_dout_o_OBUF[8]_inst_i_17 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode1__0 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [8]),
        .I2(vid_ram_dout_i_IBUF[8]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [8]),
        .O(\ogfx_reg_inst/vid_ram0_data [8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \per_dout_o_OBUF[8]_inst_i_2 
       (.I0(\per_dout_o_OBUF[8]_inst_i_7_n_0 ),
        .I1(\per_dout_o_OBUF[12]_inst_i_5_n_0 ),
        .I2(\ogfx_reg_inst/vid_ram0_addr_lo [8]),
        .I3(\per_dout_o_OBUF[8]_inst_i_8_n_0 ),
        .I4(\ogfx_reg_inst/vid_ram0_width [8]),
        .I5(\per_dout_o_OBUF[8]_inst_i_9_n_0 ),
        .O(\per_dout_o_OBUF[8]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC888C000)) 
    \per_dout_o_OBUF[8]_inst_i_3 
       (.I0(\lt24_cmd[15]_i_2_n_0 ),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\lt24_cfg_refr_sync_val_o[9]_i_2_n_0 ),
        .I3(lt24_cfg_refr_sync_val[8]),
        .I4(lt24_cmd_has_param),
        .I5(\per_dout_o_OBUF[8]_inst_i_10_n_0 ),
        .O(\per_dout_o_OBUF[8]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
    \per_dout_o_OBUF[8]_inst_i_4 
       (.I0(\ogfx_reg_inst/reg_dec [20]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(display_size[8]),
        .I3(\ogfx_reg_inst/display_refr_cnt [8]),
        .I4(\per_dout_o_OBUF[8]_inst_i_11_n_0 ),
        .I5(\per_dout_o_OBUF[8]_inst_i_12_n_0 ),
        .O(\per_dout_o_OBUF[8]_inst_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \per_dout_o_OBUF[8]_inst_i_5 
       (.I0(\ogfx_reg_inst/frame0_ptr [8]),
        .I1(\per_dout_o_OBUF[12]_inst_i_13_n_0 ),
        .I2(\ogfx_reg_inst/frame1_ptr [8]),
        .I3(\per_dout_o_OBUF[12]_inst_i_14_n_0 ),
        .I4(\per_dout_o_OBUF[8]_inst_i_13_n_0 ),
        .O(\per_dout_o_OBUF[8]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \per_dout_o_OBUF[8]_inst_i_6 
       (.I0(hw_lut_bgcolor[0]),
        .I1(\per_dout_o_OBUF[14]_inst_i_9_n_0 ),
        .I2(lut_ram_sw_addr[8]),
        .I3(\per_dout_o_OBUF[8]_inst_i_14_n_0 ),
        .I4(\per_dout_o_OBUF[8]_inst_i_15_n_0 ),
        .O(\per_dout_o_OBUF[8]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \per_dout_o_OBUF[8]_inst_i_7 
       (.I0(\ogfx_reg_inst/gpu_stat_fifo_empty ),
        .I1(\per_dout_o_OBUF[15]_inst_i_9_n_0 ),
        .I2(gfx_mode[0]),
        .I3(\per_dout_o_OBUF[15]_inst_i_10_n_0 ),
        .I4(vid_ram_data_rd_dly_i_1__0_n_0),
        .I5(\ogfx_reg_inst/vid_ram1_data [8]),
        .O(\per_dout_o_OBUF[8]_inst_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \per_dout_o_OBUF[8]_inst_i_8 
       (.I0(\ogfx_reg_inst/reg_dec [82]),
        .I1(\ogfx_reg_inst/reg_read ),
        .O(\per_dout_o_OBUF[8]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \per_dout_o_OBUF[8]_inst_i_9 
       (.I0(\ogfx_reg_inst/vid_ram1_width [8]),
        .I1(\per_dout_o_OBUF[7]_inst_i_8_n_0 ),
        .I2(\ogfx_reg_inst/vid_ram1_addr_lo [8]),
        .I3(\per_dout_o_OBUF[14]_inst_i_2_n_0 ),
        .I4(vid_ram_data_rd_dly_i_1_n_0),
        .I5(\ogfx_reg_inst/vid_ram0_data [8]),
        .O(\per_dout_o_OBUF[8]_inst_i_9_n_0 ));
  OBUF \per_dout_o_OBUF[9]_inst 
       (.I(per_dout_o_OBUF[9]),
        .O(per_dout_o[9]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \per_dout_o_OBUF[9]_inst_i_1 
       (.I0(\per_dout_o_OBUF[9]_inst_i_2_n_0 ),
        .I1(\per_dout_o_OBUF[9]_inst_i_3_n_0 ),
        .I2(\per_dout_o_OBUF[9]_inst_i_4_n_0 ),
        .I3(\per_dout_o_OBUF[9]_inst_i_5_n_0 ),
        .I4(\per_dout_o_OBUF[9]_inst_i_6_n_0 ),
        .O(per_dout_o_OBUF[9]));
  LUT5 #(
    .INIT(32'hC8C08800)) 
    \per_dout_o_OBUF[9]_inst_i_10 
       (.I0(\lt24_cmd[15]_i_2_n_0 ),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\lt24_cfg_refr_sync_val_o[9]_i_2_n_0 ),
        .I3(\ogfx_reg_inst/lt24_cmd [9]),
        .I4(lt24_cfg_refr_sync_val[9]),
        .O(\per_dout_o_OBUF[9]_inst_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hF888F000)) 
    \per_dout_o_OBUF[9]_inst_i_11 
       (.I0(\ogfx_reg_inst/reg_dec [20]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\per_dout_o_OBUF[8]_inst_i_11_n_0 ),
        .I3(\ogfx_reg_inst/display_refr_cnt [9]),
        .I4(display_size[9]),
        .O(\per_dout_o_OBUF[9]_inst_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \per_dout_o_OBUF[9]_inst_i_12 
       (.I0(\ogfx_reg_inst/lut_ram_data_rd ),
        .I1(\ogfx_reg_inst/lut_ram_data [9]),
        .I2(\per_dout_o_OBUF[14]_inst_i_9_n_0 ),
        .I3(hw_lut_bgcolor[1]),
        .O(\per_dout_o_OBUF[9]_inst_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \per_dout_o_OBUF[9]_inst_i_13 
       (.I0(\per_dout_o_OBUF[12]_inst_i_14_n_0 ),
        .I1(\ogfx_reg_inst/frame1_ptr [9]),
        .I2(\per_dout_o_OBUF[12]_inst_i_13_n_0 ),
        .I3(\ogfx_reg_inst/frame0_ptr [9]),
        .O(\per_dout_o_OBUF[9]_inst_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \per_dout_o_OBUF[9]_inst_i_2 
       (.I0(\per_dout_o_OBUF[14]_inst_i_2_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram1_addr_lo [9]),
        .I2(vid_ram_data_rd_dly_i_1_n_0),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode1__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [9]),
        .O(\per_dout_o_OBUF[9]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \per_dout_o_OBUF[9]_inst_i_3 
       (.I0(\ogfx_reg_inst/gpu_stat_read ),
        .I1(gfx_mode[1]),
        .I2(\per_dout_o_OBUF[15]_inst_i_10_n_0 ),
        .I3(vid_ram_data_rd_dly_i_1__0_n_0),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode1__0 ),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [9]),
        .O(\per_dout_o_OBUF[9]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
    \per_dout_o_OBUF[9]_inst_i_4 
       (.I0(\ogfx_reg_inst/reg_dec [40]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(lt24_cmd_param[9]),
        .I3(lt24_cmd_dfill[9]),
        .I4(\per_dout_o_OBUF[15]_inst_i_12_n_0 ),
        .I5(\per_dout_o_OBUF[9]_inst_i_10_n_0 ),
        .O(\per_dout_o_OBUF[9]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC888C000)) 
    \per_dout_o_OBUF[9]_inst_i_5 
       (.I0(\ogfx_reg_inst/reg_dec [34]),
        .I1(\ogfx_reg_inst/reg_read ),
        .I2(\ogfx_reg_inst/reg_dec [32]),
        .I3(\ogfx_reg_inst/lt24_cfg [9]),
        .I4(lt24_cfg_refr[5]),
        .I5(\per_dout_o_OBUF[9]_inst_i_11_n_0 ),
        .O(\per_dout_o_OBUF[9]_inst_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \per_dout_o_OBUF[9]_inst_i_6 
       (.I0(\per_dout_o_OBUF[12]_inst_i_5_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram0_addr_lo [9]),
        .I2(\per_dout_o_OBUF[9]_inst_i_12_n_0 ),
        .I3(\per_dout_o_OBUF[9]_inst_i_13_n_0 ),
        .O(\per_dout_o_OBUF[9]_inst_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \per_dout_o_OBUF[9]_inst_i_7 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [9]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ),
        .I2(vid_ram_dout_i_IBUF[9]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [9]),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_2_in3_in [9]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \per_dout_o_OBUF[9]_inst_i_8 
       (.I0(\ogfx_reg_inst/gpu_stat_fifo_cnt [3]),
        .I1(\ogfx_reg_inst/gpu_stat_fifo_cnt [2]),
        .I2(\ogfx_reg_inst/gpu_stat_fifo_cnt [0]),
        .I3(\ogfx_reg_inst/gpu_stat_fifo_cnt [1]),
        .I4(\per_dout_o_OBUF[15]_inst_i_9_n_0 ),
        .O(\ogfx_reg_inst/gpu_stat_read ));
  LUT4 #(
    .INIT(16'hE200)) 
    \per_dout_o_OBUF[9]_inst_i_9 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [9]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I2(vid_ram_dout_i_IBUF[9]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [9]),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_2_in3_in [9]));
  IBUF per_en_i_IBUF_inst
       (.I(per_en_i),
        .O(per_en_i_IBUF));
  IBUF \per_we_i_IBUF[0]_inst 
       (.I(per_we_i[0]),
        .O(per_we_i_IBUF[0]));
  IBUF \per_we_i_IBUF[1]_inst 
       (.I(per_we_i[1]),
        .O(per_we_i_IBUF[1]));
  LUT6 #(
    .INIT(64'hF888FFFF07770000)) 
    pixel_is_transparent_nxt0_carry__0_i_1
       (.I0(\ogfx_gpu_inst/cfg_transparent_color [15]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I2(next_addr__0_carry_i_12__2_n_0),
        .I3(\ogfx_gpu_inst/cfg_transparent_color [7]),
        .I4(pixel_is_transparent_nxt0_carry_i_12_n_0),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_align ),
        .O(pixel_is_transparent_nxt0_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000005000707)) 
    pixel_is_transparent_nxt0_carry__0_i_10
       (.I0(\src_data_buf[5]_i_5_n_0 ),
        .I1(next_addr__0_carry_i_12__2_n_0),
        .I2(\src_data_buf[13]_i_3_n_0 ),
        .I3(\src_data_buf[5]_i_4_n_0 ),
        .I4(\vram_src_mask[15]_i_6_n_0 ),
        .I5(\src_data_buf[13]_i_5_n_0 ),
        .O(pixel_is_transparent_nxt0_carry__0_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000007700FF00F7)) 
    pixel_is_transparent_nxt0_carry__0_i_11
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I2(\src_data_buf[14]_i_9_n_0 ),
        .I3(\src_data_buf[12]_i_3_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I5(\src_data_buf[12]_i_5_n_0 ),
        .O(pixel_is_transparent_nxt0_carry__0_i_11_n_0));
  LUT5 #(
    .INIT(32'hFFC5FFF5)) 
    pixel_is_transparent_nxt0_carry__0_i_12
       (.I0(\ogfx_gpu_inst/cfg_transparent_color [0]),
        .I1(gfx_mode[0]),
        .I2(gfx_mode[1]),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/cfg_transparent_color [2]),
        .O(pixel_is_transparent_nxt0_carry__0_i_12_n_0));
  LUT6 #(
    .INIT(64'h0202020202202020)) 
    pixel_is_transparent_nxt0_carry__0_i_2
       (.I0(pixel_is_transparent_nxt0_carry__0_i_4_n_0),
        .I1(pixel_is_transparent_nxt0_carry__0_i_5_n_0),
        .I2(pixel_is_transparent_nxt0_carry__0_i_6_n_0),
        .I3(pixel_is_transparent_nxt0_carry__0_i_7_n_0),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I5(pixel_is_transparent_nxt0_carry__0_i_8_n_0),
        .O(pixel_is_transparent_nxt0_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF88FF00FF08)) 
    pixel_is_transparent_nxt0_carry__0_i_3
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I2(pixel_is_transparent_nxt0_carry_i_21_n_0),
        .I3(\src_data_buf[15]_i_3_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I5(\src_data_buf[15]_i_5_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_align ));
  LUT6 #(
    .INIT(64'h07770000F888FFFF)) 
    pixel_is_transparent_nxt0_carry__0_i_4
       (.I0(next_addr__0_carry_i_12__2_n_0),
        .I1(\ogfx_gpu_inst/cfg_transparent_color [5]),
        .I2(\ogfx_gpu_inst/cfg_transparent_color [13]),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I4(pixel_is_transparent_nxt0_carry__0_i_9_n_0),
        .I5(pixel_is_transparent_nxt0_carry__0_i_10_n_0),
        .O(pixel_is_transparent_nxt0_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'hF8DDF88807220777)) 
    pixel_is_transparent_nxt0_carry__0_i_5
       (.I0(next_addr__0_carry_i_12__2_n_0),
        .I1(\ogfx_gpu_inst/cfg_transparent_color [4]),
        .I2(\ogfx_gpu_inst/cfg_transparent_color [12]),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I4(\ogfx_gpu_inst/cfg_transparent_color [0]),
        .I5(pixel_is_transparent_nxt0_carry__0_i_11_n_0),
        .O(pixel_is_transparent_nxt0_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h020A0A0AA2AAAAAA)) 
    pixel_is_transparent_nxt0_carry__0_i_6
       (.I0(pixel_is_transparent_nxt0_carry__0_i_12_n_0),
        .I1(\ogfx_gpu_inst/cfg_transparent_color [6]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(gfx_mode[1]),
        .I4(gfx_mode[0]),
        .I5(\ogfx_gpu_inst/cfg_transparent_color [14]),
        .O(pixel_is_transparent_nxt0_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'hA808)) 
    pixel_is_transparent_nxt0_carry__0_i_7
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [14]),
        .I1(vid_ram_dout_i_IBUF[14]),
        .I2(\ogfx_gpu_inst/exec_fill ),
        .I3(\ogfx_gpu_inst/cfg_fill_color [14]),
        .O(pixel_is_transparent_nxt0_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFCFFF4FFF4)) 
    pixel_is_transparent_nxt0_carry__0_i_8
       (.I0(\src_data_buf[10]_i_4_n_0 ),
        .I1(\vram_src_mask[15]_i_6_n_0 ),
        .I2(\src_data_buf[10]_i_6_n_0 ),
        .I3(\src_data_buf[14]_i_3_n_0 ),
        .I4(next_addr__0_carry_i_12__2_n_0),
        .I5(\src_data_buf[10]_i_5_n_0 ),
        .O(pixel_is_transparent_nxt0_carry__0_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFF3FF35)) 
    pixel_is_transparent_nxt0_carry__0_i_9
       (.I0(\ogfx_gpu_inst/cfg_transparent_color [0]),
        .I1(\ogfx_gpu_inst/cfg_transparent_color [1]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .O(pixel_is_transparent_nxt0_carry__0_i_9_n_0));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    pixel_is_transparent_nxt0_carry_i_1
       (.I0(pixel_is_transparent_nxt0_carry_i_5_n_0),
        .I1(pixel_is_transparent_nxt0_carry_i_6_n_0),
        .I2(pixel_is_transparent_nxt0_carry_i_7_n_0),
        .I3(pixel_is_transparent_nxt0_carry_i_8_n_0),
        .I4(pixel_is_transparent_nxt0_carry_i_9_n_0),
        .I5(pixel_is_transparent_nxt0_carry_i_10_n_0),
        .O(pixel_is_transparent_nxt0_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF5D505050)) 
    pixel_is_transparent_nxt0_carry_i_10
       (.I0(\src_data_buf[11]_i_4_n_0 ),
        .I1(pixel_is_transparent_nxt0_carry_i_20_n_0),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I5(\src_data_buf[15]_i_3_n_0 ),
        .O(pixel_is_transparent_nxt0_carry_i_10_n_0));
  LUT6 #(
    .INIT(64'h00FF0000007F0077)) 
    pixel_is_transparent_nxt0_carry_i_11
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I2(\src_data_buf[15]_i_5_n_0 ),
        .I3(\src_data_buf[15]_i_3_n_0 ),
        .I4(pixel_is_transparent_nxt0_carry_i_21_n_0),
        .I5(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .O(pixel_is_transparent_nxt0_carry_i_11_n_0));
  LUT6 #(
    .INIT(64'hFFFFF053FFFFFF53)) 
    pixel_is_transparent_nxt0_carry_i_12
       (.I0(\ogfx_gpu_inst/cfg_transparent_color [1]),
        .I1(\ogfx_gpu_inst/cfg_transparent_color [0]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I5(\ogfx_gpu_inst/cfg_transparent_color [3]),
        .O(pixel_is_transparent_nxt0_carry_i_12_n_0));
  LUT6 #(
    .INIT(64'hF6FFF6666F666FFF)) 
    pixel_is_transparent_nxt0_carry_i_13
       (.I0(pixel_is_transparent_nxt0_carry_i_22_n_0),
        .I1(pixel_is_transparent_nxt0_carry_i_23_n_0),
        .I2(\ogfx_gpu_inst/cfg_transparent_color [8]),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I4(\ogfx_gpu_inst/cfg_transparent_color [0]),
        .I5(pixel_is_transparent_nxt0_carry_i_24_n_0),
        .O(pixel_is_transparent_nxt0_carry_i_13_n_0));
  LUT6 #(
    .INIT(64'h0000003F00FF00BF)) 
    pixel_is_transparent_nxt0_carry_i_14
       (.I0(\src_data_buf[11]_i_4_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I3(\src_data_buf[15]_i_3_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I5(pixel_is_transparent_nxt0_carry_i_20_n_0),
        .O(pixel_is_transparent_nxt0_carry_i_14_n_0));
  LUT6 #(
    .INIT(64'hF66FF6F6F66F6F6F)) 
    pixel_is_transparent_nxt0_carry_i_15
       (.I0(pixel_is_transparent_nxt0_carry_i_25_n_0),
        .I1(pixel_is_transparent_nxt0_carry_i_26_n_0),
        .I2(pixel_is_transparent_nxt0_carry_i_27_n_0),
        .I3(\ogfx_gpu_inst/cfg_transparent_color [0]),
        .I4(\vram_src_mask[7]_i_3_n_0 ),
        .I5(\ogfx_gpu_inst/cfg_transparent_color [4]),
        .O(pixel_is_transparent_nxt0_carry_i_15_n_0));
  LUT6 #(
    .INIT(64'hEAEAEAAAAAAAEAAA)) 
    pixel_is_transparent_nxt0_carry_i_16
       (.I0(\src_data_buf[1]_i_2_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [1]),
        .I3(vid_ram_dout_i_IBUF[1]),
        .I4(\ogfx_gpu_inst/exec_fill ),
        .I5(\ogfx_gpu_inst/cfg_fill_color [1]),
        .O(pixel_is_transparent_nxt0_carry_i_16_n_0));
  LUT5 #(
    .INIT(32'hABA85457)) 
    pixel_is_transparent_nxt0_carry_i_17
       (.I0(\ogfx_gpu_inst/cfg_transparent_color [2]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I3(\ogfx_gpu_inst/cfg_transparent_color [0]),
        .I4(pixel_is_transparent_nxt0_carry_i_28_n_0),
        .O(pixel_is_transparent_nxt0_carry_i_17_n_0));
  LUT6 #(
    .INIT(64'h0000151555555515)) 
    pixel_is_transparent_nxt0_carry_i_18
       (.I0(\src_data_buf[12]_i_3_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I3(pixel_is_transparent_nxt0_carry_i_29_n_0),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I5(\src_data_buf[0]_i_4_n_0 ),
        .O(pixel_is_transparent_nxt0_carry_i_18_n_0));
  LUT5 #(
    .INIT(32'hFFF3FFF5)) 
    pixel_is_transparent_nxt0_carry_i_19
       (.I0(\ogfx_gpu_inst/cfg_transparent_color [0]),
        .I1(\ogfx_gpu_inst/cfg_transparent_color [1]),
        .I2(gfx_mode[1]),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I4(gfx_mode[0]),
        .O(pixel_is_transparent_nxt0_carry_i_19_n_0));
  LUT6 #(
    .INIT(64'h0000000059595999)) 
    pixel_is_transparent_nxt0_carry_i_2
       (.I0(pixel_is_transparent_nxt0_carry_i_11_n_0),
        .I1(pixel_is_transparent_nxt0_carry_i_12_n_0),
        .I2(\ogfx_gpu_inst/cfg_transparent_color [7]),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I4(next_addr__0_carry_i_12__2_n_0),
        .I5(pixel_is_transparent_nxt0_carry_i_13_n_0),
        .O(pixel_is_transparent_nxt0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hA808)) 
    pixel_is_transparent_nxt0_carry_i_20
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [3]),
        .I1(vid_ram_dout_i_IBUF[3]),
        .I2(\ogfx_gpu_inst/exec_fill ),
        .I3(\ogfx_gpu_inst/cfg_fill_color [3]),
        .O(pixel_is_transparent_nxt0_carry_i_20_n_0));
  LUT4 #(
    .INIT(16'h57F7)) 
    pixel_is_transparent_nxt0_carry_i_21
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [7]),
        .I1(vid_ram_dout_i_IBUF[7]),
        .I2(\ogfx_gpu_inst/exec_fill ),
        .I3(\ogfx_gpu_inst/cfg_fill_color [7]),
        .O(pixel_is_transparent_nxt0_carry_i_21_n_0));
  LUT6 #(
    .INIT(64'h0000000057F7FFFF)) 
    pixel_is_transparent_nxt0_carry_i_22
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [6]),
        .I1(vid_ram_dout_i_IBUF[6]),
        .I2(\ogfx_gpu_inst/exec_fill ),
        .I3(\ogfx_gpu_inst/cfg_fill_color [6]),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I5(pixel_is_transparent_nxt0_carry__0_i_8_n_0),
        .O(pixel_is_transparent_nxt0_carry_i_22_n_0));
  LUT6 #(
    .INIT(64'h00030503FFF3F5F3)) 
    pixel_is_transparent_nxt0_carry_i_23
       (.I0(\ogfx_gpu_inst/cfg_transparent_color [2]),
        .I1(\ogfx_gpu_inst/cfg_transparent_color [0]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I5(\ogfx_gpu_inst/cfg_transparent_color [6]),
        .O(pixel_is_transparent_nxt0_carry_i_23_n_0));
  LUT6 #(
    .INIT(64'h4555555501110111)) 
    pixel_is_transparent_nxt0_carry_i_24
       (.I0(\src_data_buf[12]_i_3_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I4(\src_data_buf[0]_i_4_n_0 ),
        .I5(pixel_is_transparent_nxt0_carry_i_29_n_0),
        .O(pixel_is_transparent_nxt0_carry_i_24_n_0));
  LUT6 #(
    .INIT(64'h0000000057F7FFFF)) 
    pixel_is_transparent_nxt0_carry_i_25
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [5]),
        .I1(vid_ram_dout_i_IBUF[5]),
        .I2(\ogfx_gpu_inst/exec_fill ),
        .I3(\ogfx_gpu_inst/cfg_fill_color [5]),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I5(\src_data_buf[5]_i_3_n_0 ),
        .O(pixel_is_transparent_nxt0_carry_i_25_n_0));
  LUT6 #(
    .INIT(64'h00050503FFF5F5F3)) 
    pixel_is_transparent_nxt0_carry_i_26
       (.I0(\ogfx_gpu_inst/cfg_transparent_color [1]),
        .I1(\ogfx_gpu_inst/cfg_transparent_color [0]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I5(\ogfx_gpu_inst/cfg_transparent_color [5]),
        .O(pixel_is_transparent_nxt0_carry_i_26_n_0));
  LUT6 #(
    .INIT(64'h00000000BFFF1515)) 
    pixel_is_transparent_nxt0_carry_i_27
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I3(\src_data_buf[12]_i_5_n_0 ),
        .I4(\src_data_buf[14]_i_9_n_0 ),
        .I5(\src_data_buf[12]_i_3_n_0 ),
        .O(pixel_is_transparent_nxt0_carry_i_27_n_0));
  LUT6 #(
    .INIT(64'h0000010111011101)) 
    pixel_is_transparent_nxt0_carry_i_28
       (.I0(\src_data_buf[14]_i_3_n_0 ),
        .I1(\src_data_buf[14]_i_4_n_0 ),
        .I2(next_addr__0_carry_i_12__2_n_0),
        .I3(\src_data_buf[10]_i_2_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I5(\src_data_buf[2]_i_4_n_0 ),
        .O(pixel_is_transparent_nxt0_carry_i_28_n_0));
  LUT4 #(
    .INIT(16'h57F7)) 
    pixel_is_transparent_nxt0_carry_i_29
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [8]),
        .I1(vid_ram_dout_i_IBUF[8]),
        .I2(\ogfx_gpu_inst/exec_fill ),
        .I3(\ogfx_gpu_inst/cfg_fill_color [8]),
        .O(pixel_is_transparent_nxt0_carry_i_29_n_0));
  LUT6 #(
    .INIT(64'h0000000059595999)) 
    pixel_is_transparent_nxt0_carry_i_3
       (.I0(pixel_is_transparent_nxt0_carry_i_14_n_0),
        .I1(pixel_is_transparent_nxt0_carry_i_12_n_0),
        .I2(\ogfx_gpu_inst/cfg_transparent_color [3]),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I4(next_addr__0_carry_i_12__2_n_0),
        .I5(pixel_is_transparent_nxt0_carry_i_15_n_0),
        .O(pixel_is_transparent_nxt0_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000004B00E10000)) 
    pixel_is_transparent_nxt0_carry_i_4
       (.I0(\vram_src_mask[1]_i_3_n_0 ),
        .I1(\ogfx_gpu_inst/cfg_transparent_color [1]),
        .I2(pixel_is_transparent_nxt0_carry_i_16_n_0),
        .I3(pixel_is_transparent_nxt0_carry_i_17_n_0),
        .I4(\ogfx_gpu_inst/cfg_transparent_color [0]),
        .I5(pixel_is_transparent_nxt0_carry_i_18_n_0),
        .O(pixel_is_transparent_nxt0_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8080000)) 
    pixel_is_transparent_nxt0_carry_i_5
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [10]),
        .I1(vid_ram_dout_i_IBUF[10]),
        .I2(\ogfx_gpu_inst/exec_fill ),
        .I3(\ogfx_gpu_inst/cfg_fill_color [10]),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I5(\src_data_buf[10]_i_3_n_0 ),
        .O(pixel_is_transparent_nxt0_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h0305F3F5)) 
    pixel_is_transparent_nxt0_carry_i_6
       (.I0(\ogfx_gpu_inst/cfg_transparent_color [0]),
        .I1(\ogfx_gpu_inst/cfg_transparent_color [2]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(gfx_mode[1]),
        .I4(\ogfx_gpu_inst/cfg_transparent_color [10]),
        .O(pixel_is_transparent_nxt0_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h0C0C0C1D3F3F3F1D)) 
    pixel_is_transparent_nxt0_carry_i_7
       (.I0(\ogfx_gpu_inst/cfg_transparent_color [0]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I2(\ogfx_gpu_inst/cfg_transparent_color [9]),
        .I3(gfx_mode[1]),
        .I4(gfx_mode[0]),
        .I5(\ogfx_gpu_inst/cfg_transparent_color [1]),
        .O(pixel_is_transparent_nxt0_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h0010101000101111)) 
    pixel_is_transparent_nxt0_carry_i_8
       (.I0(\src_data_buf[9]_i_2_n_0 ),
        .I1(\src_data_buf[13]_i_3_n_0 ),
        .I2(\src_data_buf[5]_i_4_n_0 ),
        .I3(\src_data_buf[5]_i_5_n_0 ),
        .I4(\vram_src_mask[15]_i_6_n_0 ),
        .I5(next_addr__0_carry_i_12__2_n_0),
        .O(pixel_is_transparent_nxt0_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hF808FFFF)) 
    pixel_is_transparent_nxt0_carry_i_9
       (.I0(\ogfx_gpu_inst/cfg_transparent_color [3]),
        .I1(gfx_mode[1]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_gpu_inst/cfg_transparent_color [11]),
        .I4(pixel_is_transparent_nxt0_carry_i_19_n_0),
        .O(pixel_is_transparent_nxt0_carry_i_9_n_0));
  LUT5 #(
    .INIT(32'hEE0E00E0)) 
    pixel_is_transparent_reg_i_1
       (.I0(pixel_is_transparent_reg_i_2_n_0),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/pixel_is_transparent_reg_reg_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .O(pixel_is_transparent_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'hC8C0C8C088808800)) 
    pixel_is_transparent_reg_i_2
       (.I0(pixel_is_transparent_reg_i_3_n_0),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/pixel_is_transparent_nxt0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_ready ),
        .I3(\ogfx_gpu_inst/exec_fill ),
        .I4(\ogfx_gpu_inst/exec_copy ),
        .I5(\ogfx_gpu_inst/exec_copy_trans ),
        .O(pixel_is_transparent_reg_i_2_n_0));
  LUT4 #(
    .INIT(16'hE000)) 
    pixel_is_transparent_reg_i_3
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .O(pixel_is_transparent_reg_i_3_n_0));
  IBUF puc_rst_IBUF_inst
       (.I(puc_rst),
        .O(puc_rst_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h02222222)) 
    \rd_ptr[0]_i_1 
       (.I0(gpu_enable),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [3]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .O(\rd_ptr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00AA2A00)) 
    \rd_ptr[1]_i_1 
       (.I0(gpu_enable),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [3]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .O(\rd_ptr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h0AA020A0)) 
    \rd_ptr[2]_i_1 
       (.I0(gpu_enable),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [3]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .O(\rd_ptr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55555554FFFFFFFF)) 
    \rd_ptr[3]_i_1 
       (.I0(\ogfx_reg_inst/gpu_stat_fifo_empty ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in7_in ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in3_in ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in5_in ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[7] ),
        .I5(gpu_enable),
        .O(\rd_ptr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h28880888)) 
    \rd_ptr[3]_i_2 
       (.I0(gpu_enable),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [3]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [2]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [1]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/rd_ptr [0]),
        .O(\rd_ptr[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \rd_ptr[3]_i_3 
       (.I0(\ogfx_reg_inst/gpu_stat_fifo_cnt [2]),
        .I1(\ogfx_reg_inst/gpu_stat_fifo_cnt [3]),
        .I2(\ogfx_reg_inst/gpu_stat_fifo_cnt [1]),
        .I3(\ogfx_reg_inst/gpu_stat_fifo_cnt [0]),
        .O(\ogfx_reg_inst/gpu_stat_fifo_empty ));
  LUT3 #(
    .INIT(8'h80)) 
    \rec_height[8]_i_1 
       (.I0(gpu_data[12]),
        .I1(\reg_access[1]_i_4_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[7] ),
        .O(\rec_height[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    \rec_width[0]_i_1 
       (.I0(gpu_data[0]),
        .I1(gpu_data[1]),
        .I2(gpu_data[2]),
        .I3(\rec_width[0]_i_2_n_0 ),
        .O(\ogfx_gpu_inst/rec_w_h_nxt ));
  LUT4 #(
    .INIT(16'h0001)) 
    \rec_width[0]_i_2 
       (.I0(gpu_data[3]),
        .I1(gpu_data[8]),
        .I2(\rec_width[0]_i_3_n_0 ),
        .I3(gpu_data[4]),
        .O(\rec_width[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \rec_width[0]_i_3 
       (.I0(gpu_data[5]),
        .I1(gpu_data[6]),
        .I2(gpu_data[7]),
        .O(\rec_width[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \rec_width[8]_i_1 
       (.I0(\reg_access[1]_i_4_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[7] ),
        .I2(gpu_data[12]),
        .O(\ogfx_gpu_inst/ogfx_gpu_reg_inst/rec_width_wr ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \refresh_data_o[0]_i_1 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[4] [0]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [2]),
        .I2(\refresh_data_o[0]_i_2_n_0 ),
        .O(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \refresh_data_o[0]_i_2 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[3] [0]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][0] ),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [1]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][0] ),
        .I4(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [0]),
        .I5(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][0] ),
        .O(\refresh_data_o[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \refresh_data_o[10]_i_1 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[4] [10]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [2]),
        .I2(\refresh_data_o[10]_i_2_n_0 ),
        .O(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \refresh_data_o[10]_i_2 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[3] [10]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][10] ),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [1]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][10] ),
        .I4(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [0]),
        .I5(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][10] ),
        .O(\refresh_data_o[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \refresh_data_o[11]_i_1 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[4] [11]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [2]),
        .I2(\refresh_data_o[11]_i_2_n_0 ),
        .O(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \refresh_data_o[11]_i_2 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[3] [11]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][11] ),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [1]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][11] ),
        .I4(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [0]),
        .I5(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][11] ),
        .O(\refresh_data_o[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \refresh_data_o[12]_i_1 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[4] [12]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [2]),
        .I2(\refresh_data_o[12]_i_2_n_0 ),
        .O(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \refresh_data_o[12]_i_2 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[3] [12]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][12] ),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [1]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][12] ),
        .I4(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [0]),
        .I5(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][12] ),
        .O(\refresh_data_o[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \refresh_data_o[13]_i_1 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[4] [13]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [2]),
        .I2(\refresh_data_o[13]_i_2_n_0 ),
        .O(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \refresh_data_o[13]_i_2 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[3] [13]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][13] ),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [1]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][13] ),
        .I4(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [0]),
        .I5(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][13] ),
        .O(\refresh_data_o[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \refresh_data_o[14]_i_1 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[4] [14]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [2]),
        .I2(\refresh_data_o[14]_i_2_n_0 ),
        .O(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \refresh_data_o[14]_i_2 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[3] [14]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][14] ),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [1]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][14] ),
        .I4(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [0]),
        .I5(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][14] ),
        .O(\refresh_data_o[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h22222220)) 
    \refresh_data_o[15]_i_1 
       (.I0(\ogfx_if_lt24_inst/refresh_data_request_reg ),
        .I1(refresh_data_ready),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter [2]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter [0]),
        .I4(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter [1]),
        .O(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/p_63_in ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \refresh_data_o[15]_i_2 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[4] [15]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [2]),
        .I2(\refresh_data_o[15]_i_3_n_0 ),
        .O(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \refresh_data_o[15]_i_3 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[3] [15]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][15] ),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [1]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][15] ),
        .I4(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [0]),
        .I5(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][15] ),
        .O(\refresh_data_o[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \refresh_data_o[1]_i_1 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[4] [1]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [2]),
        .I2(\refresh_data_o[1]_i_2_n_0 ),
        .O(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \refresh_data_o[1]_i_2 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[3] [1]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][1] ),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [1]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][1] ),
        .I4(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [0]),
        .I5(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][1] ),
        .O(\refresh_data_o[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \refresh_data_o[2]_i_1 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[4] [2]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [2]),
        .I2(\refresh_data_o[2]_i_2_n_0 ),
        .O(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \refresh_data_o[2]_i_2 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[3] [2]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][2] ),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [1]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][2] ),
        .I4(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [0]),
        .I5(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][2] ),
        .O(\refresh_data_o[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \refresh_data_o[3]_i_1 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[4] [3]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [2]),
        .I2(\refresh_data_o[3]_i_2_n_0 ),
        .O(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \refresh_data_o[3]_i_2 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[3] [3]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][3] ),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [1]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][3] ),
        .I4(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [0]),
        .I5(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][3] ),
        .O(\refresh_data_o[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \refresh_data_o[4]_i_1 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[4] [4]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [2]),
        .I2(\refresh_data_o[4]_i_2_n_0 ),
        .O(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \refresh_data_o[4]_i_2 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[3] [4]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][4] ),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [1]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][4] ),
        .I4(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [0]),
        .I5(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][4] ),
        .O(\refresh_data_o[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \refresh_data_o[5]_i_1 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[4] [5]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [2]),
        .I2(\refresh_data_o[5]_i_2_n_0 ),
        .O(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \refresh_data_o[5]_i_2 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[3] [5]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][5] ),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [1]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][5] ),
        .I4(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [0]),
        .I5(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][5] ),
        .O(\refresh_data_o[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \refresh_data_o[6]_i_1 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[4] [6]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [2]),
        .I2(\refresh_data_o[6]_i_2_n_0 ),
        .O(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \refresh_data_o[6]_i_2 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[3] [6]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][6] ),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [1]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][6] ),
        .I4(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [0]),
        .I5(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][6] ),
        .O(\refresh_data_o[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \refresh_data_o[7]_i_1 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[4] [7]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [2]),
        .I2(\refresh_data_o[7]_i_2_n_0 ),
        .O(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \refresh_data_o[7]_i_2 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[3] [7]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][7] ),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [1]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][7] ),
        .I4(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [0]),
        .I5(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][7] ),
        .O(\refresh_data_o[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \refresh_data_o[8]_i_1 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[4] [8]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [2]),
        .I2(\refresh_data_o[8]_i_2_n_0 ),
        .O(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \refresh_data_o[8]_i_2 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[3] [8]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][8] ),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [1]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][8] ),
        .I4(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [0]),
        .I5(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][8] ),
        .O(\refresh_data_o[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \refresh_data_o[9]_i_1 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[4] [9]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [2]),
        .I2(\refresh_data_o[9]_i_2_n_0 ),
        .O(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \refresh_data_o[9]_i_2 
       (.I0(\ogfx_backend_inst/fifo_mem_reg[3] [9]),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[2][9] ),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [1]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[1][9] ),
        .I4(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/rd_ptr [0]),
        .I5(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_mem_reg_n_0_[0][9] ),
        .O(\refresh_data_o[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0808080808080800)) 
    refresh_data_ready_o_i_1
       (.I0(lt24_status[2]),
        .I1(\ogfx_if_lt24_inst/refresh_data_request_reg ),
        .I2(refresh_data_ready),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter [2]),
        .I4(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter [0]),
        .I5(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter [1]),
        .O(refresh_data_ready_o_i_1_n_0));
  LUT5 #(
    .INIT(32'h00FF00EA)) 
    refresh_data_request_reg_i_1
       (.I0(\ogfx_if_lt24_inst/p_2_in11_in ),
        .I1(refresh_data_request_reg_i_2_n_0),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .I3(refresh_data_ready),
        .I4(\ogfx_if_lt24_inst/refresh_data_request_reg ),
        .O(refresh_data_request_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0020002030000000)) 
    refresh_data_request_reg_i_2
       (.I0(\ogfx_if_lt24_inst/p_1_in4_in ),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [0]),
        .I4(\ogfx_if_lt24_inst/refresh_trigger_clr ),
        .I5(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .O(refresh_data_request_reg_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    refresh_frame_select_i_1
       (.I0(\ogfx_reg_inst/reg_dec [62]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .O(\ogfx_reg_inst/frame_select_wr ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    refresh_frame_select_i_2
       (.I0(per_addr_i_IBUF[5]),
        .I1(per_addr_i_IBUF[0]),
        .I2(per_addr_i_IBUF[4]),
        .I3(per_addr_i_IBUF[2]),
        .I4(per_addr_i_IBUF[3]),
        .I5(per_addr_i_IBUF[1]),
        .O(\ogfx_reg_inst/reg_dec [62]));
  LUT3 #(
    .INIT(8'hB8)) 
    refresh_lut_bank_select_sync_i_1
       (.I0(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/p_1_in ),
        .I1(lt24_status[2]),
        .I2(sw_lut_bank_select),
        .O(refresh_lut_bank_select_sync_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \refresh_timer[0]_i_1 
       (.I0(\refresh_timer[23]_i_2_n_0 ),
        .I1(\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[0] ),
        .O(\refresh_timer[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \refresh_timer[10]_i_1 
       (.I0(\refresh_timer[23]_i_2_n_0 ),
        .I1(\ogfx_if_lt24_inst/refresh_timer0 [10]),
        .O(\refresh_timer[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \refresh_timer[11]_i_1 
       (.I0(\refresh_timer[23]_i_2_n_0 ),
        .I1(\ogfx_if_lt24_inst/refresh_timer0 [11]),
        .O(\refresh_timer[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \refresh_timer[12]_i_1 
       (.I0(\refresh_timer[23]_i_2_n_0 ),
        .I1(\ogfx_if_lt24_inst/refresh_timer0 [12]),
        .O(\refresh_timer[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \refresh_timer[13]_i_1 
       (.I0(\refresh_timer[23]_i_2_n_0 ),
        .I1(\ogfx_if_lt24_inst/refresh_timer0 [13]),
        .O(\refresh_timer[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \refresh_timer[14]_i_1 
       (.I0(\refresh_timer[23]_i_2_n_0 ),
        .I1(\ogfx_if_lt24_inst/refresh_timer0 [14]),
        .O(\refresh_timer[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \refresh_timer[15]_i_1 
       (.I0(\refresh_timer[23]_i_2_n_0 ),
        .I1(\ogfx_if_lt24_inst/refresh_timer0 [15]),
        .O(\refresh_timer[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \refresh_timer[16]_i_1 
       (.I0(\refresh_timer[23]_i_2_n_0 ),
        .I1(\ogfx_if_lt24_inst/refresh_timer0 [16]),
        .O(\refresh_timer[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \refresh_timer[17]_i_1 
       (.I0(\refresh_timer[23]_i_2_n_0 ),
        .I1(\ogfx_if_lt24_inst/refresh_timer0 [17]),
        .O(\refresh_timer[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \refresh_timer[18]_i_1 
       (.I0(\refresh_timer[23]_i_2_n_0 ),
        .I1(\ogfx_if_lt24_inst/refresh_timer0 [18]),
        .O(\refresh_timer[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \refresh_timer[19]_i_1 
       (.I0(\refresh_timer[23]_i_2_n_0 ),
        .I1(\ogfx_if_lt24_inst/refresh_timer0 [19]),
        .O(\refresh_timer[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \refresh_timer[1]_i_1 
       (.I0(\refresh_timer[23]_i_2_n_0 ),
        .I1(\ogfx_if_lt24_inst/refresh_timer0 [1]),
        .O(\refresh_timer[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \refresh_timer[20]_i_1 
       (.I0(\refresh_timer[23]_i_2_n_0 ),
        .I1(\ogfx_if_lt24_inst/refresh_timer0 [20]),
        .O(\refresh_timer[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \refresh_timer[21]_i_1 
       (.I0(\refresh_timer[23]_i_2_n_0 ),
        .I1(\ogfx_if_lt24_inst/refresh_timer0 [21]),
        .O(\refresh_timer[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \refresh_timer[22]_i_1 
       (.I0(\refresh_timer[23]_i_2_n_0 ),
        .I1(\ogfx_if_lt24_inst/refresh_timer0 [22]),
        .O(\refresh_timer[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \refresh_timer[23]_i_1 
       (.I0(\refresh_timer[23]_i_2_n_0 ),
        .I1(\ogfx_if_lt24_inst/refresh_timer0 [23]),
        .O(\refresh_timer[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \refresh_timer[23]_i_10 
       (.I0(\ogfx_if_lt24_inst/p_0_in [3]),
        .I1(lt24_cfg_refr[3]),
        .I2(lt24_cfg_refr[4]),
        .I3(\ogfx_if_lt24_inst/p_0_in [4]),
        .I4(\ogfx_if_lt24_inst/p_0_in [5]),
        .I5(lt24_cfg_refr[5]),
        .O(\refresh_timer[23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \refresh_timer[23]_i_11 
       (.I0(\ogfx_if_lt24_inst/p_0_in [0]),
        .I1(lt24_cfg_refr[0]),
        .I2(lt24_cfg_refr[2]),
        .I3(\ogfx_if_lt24_inst/p_0_in [2]),
        .I4(\ogfx_if_lt24_inst/p_0_in [1]),
        .I5(lt24_cfg_refr[1]),
        .O(\refresh_timer[23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    \refresh_timer[23]_i_2 
       (.I0(lt24_cmd_refr),
        .I1(\refresh_timer[23]_i_4_n_0 ),
        .I2(\refresh_timer[23]_i_5_n_0 ),
        .I3(lt24_cfg_refr[0]),
        .I4(lt24_cfg_refr[1]),
        .I5(\ogfx_if_lt24_inst/refresh_timer_done ),
        .O(\refresh_timer[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \refresh_timer[23]_i_4 
       (.I0(lt24_cfg_refr[8]),
        .I1(lt24_cfg_refr[9]),
        .I2(lt24_cfg_refr[11]),
        .I3(lt24_cfg_refr[10]),
        .I4(\refresh_timer[23]_i_7_n_0 ),
        .O(\refresh_timer[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \refresh_timer[23]_i_5 
       (.I0(lt24_cfg_refr[3]),
        .I1(lt24_cfg_refr[2]),
        .O(\refresh_timer[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \refresh_timer[23]_i_7 
       (.I0(lt24_cfg_refr[7]),
        .I1(lt24_cfg_refr[6]),
        .I2(lt24_cfg_refr[5]),
        .I3(lt24_cfg_refr[4]),
        .O(\refresh_timer[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \refresh_timer[23]_i_8 
       (.I0(\ogfx_if_lt24_inst/p_0_in [9]),
        .I1(lt24_cfg_refr[9]),
        .I2(lt24_cfg_refr[11]),
        .I3(\ogfx_if_lt24_inst/p_0_in [11]),
        .I4(\ogfx_if_lt24_inst/p_0_in [10]),
        .I5(lt24_cfg_refr[10]),
        .O(\refresh_timer[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \refresh_timer[23]_i_9 
       (.I0(\ogfx_if_lt24_inst/p_0_in [6]),
        .I1(lt24_cfg_refr[6]),
        .I2(lt24_cfg_refr[8]),
        .I3(\ogfx_if_lt24_inst/p_0_in [8]),
        .I4(\ogfx_if_lt24_inst/p_0_in [7]),
        .I5(lt24_cfg_refr[7]),
        .O(\refresh_timer[23]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \refresh_timer[2]_i_1 
       (.I0(\refresh_timer[23]_i_2_n_0 ),
        .I1(\ogfx_if_lt24_inst/refresh_timer0 [2]),
        .O(\refresh_timer[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \refresh_timer[3]_i_1 
       (.I0(\refresh_timer[23]_i_2_n_0 ),
        .I1(\ogfx_if_lt24_inst/refresh_timer0 [3]),
        .O(\refresh_timer[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \refresh_timer[4]_i_1 
       (.I0(\refresh_timer[23]_i_2_n_0 ),
        .I1(\ogfx_if_lt24_inst/refresh_timer0 [4]),
        .O(\refresh_timer[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \refresh_timer[5]_i_1 
       (.I0(\refresh_timer[23]_i_2_n_0 ),
        .I1(\ogfx_if_lt24_inst/refresh_timer0 [5]),
        .O(\refresh_timer[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \refresh_timer[6]_i_1 
       (.I0(\refresh_timer[23]_i_2_n_0 ),
        .I1(\ogfx_if_lt24_inst/refresh_timer0 [6]),
        .O(\refresh_timer[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \refresh_timer[7]_i_1 
       (.I0(\refresh_timer[23]_i_2_n_0 ),
        .I1(\ogfx_if_lt24_inst/refresh_timer0 [7]),
        .O(\refresh_timer[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \refresh_timer[8]_i_1 
       (.I0(\refresh_timer[23]_i_2_n_0 ),
        .I1(\ogfx_if_lt24_inst/refresh_timer0 [8]),
        .O(\refresh_timer[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \refresh_timer[9]_i_1 
       (.I0(\refresh_timer[23]_i_2_n_0 ),
        .I1(\ogfx_if_lt24_inst/refresh_timer0 [9]),
        .O(\refresh_timer[9]_i_1_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \refresh_timer_reg[12]_i_2 
       (.CI(\refresh_timer_reg[8]_i_2_n_0 ),
        .CO({\refresh_timer_reg[12]_i_2_n_0 ,\NLW_refresh_timer_reg[12]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\ogfx_if_lt24_inst/refresh_timer0 [12:9]),
        .S({\ogfx_if_lt24_inst/p_0_in [0],\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[11] ,\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[10] ,\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[9] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \refresh_timer_reg[16]_i_2 
       (.CI(\refresh_timer_reg[12]_i_2_n_0 ),
        .CO({\refresh_timer_reg[16]_i_2_n_0 ,\NLW_refresh_timer_reg[16]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\ogfx_if_lt24_inst/refresh_timer0 [16:13]),
        .S(\ogfx_if_lt24_inst/p_0_in [4:1]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \refresh_timer_reg[20]_i_2 
       (.CI(\refresh_timer_reg[16]_i_2_n_0 ),
        .CO({\refresh_timer_reg[20]_i_2_n_0 ,\NLW_refresh_timer_reg[20]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\ogfx_if_lt24_inst/refresh_timer0 [20:17]),
        .S(\ogfx_if_lt24_inst/p_0_in [8:5]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \refresh_timer_reg[23]_i_3 
       (.CI(\refresh_timer_reg[20]_i_2_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\ogfx_if_lt24_inst/refresh_timer0 [23:21]),
        .S({\<const0> ,\ogfx_if_lt24_inst/p_0_in [11:9]}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \refresh_timer_reg[23]_i_6 
       (.CI(\<const0> ),
        .CO({\ogfx_if_lt24_inst/refresh_timer_done ,\NLW_refresh_timer_reg[23]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\refresh_timer[23]_i_8_n_0 ,\refresh_timer[23]_i_9_n_0 ,\refresh_timer[23]_i_10_n_0 ,\refresh_timer[23]_i_11_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \refresh_timer_reg[4]_i_2 
       (.CI(\<const0> ),
        .CO({\refresh_timer_reg[4]_i_2_n_0 ,\NLW_refresh_timer_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[0] ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\ogfx_if_lt24_inst/refresh_timer0 [4:1]),
        .S({\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[4] ,\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[3] ,\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[2] ,\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[1] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \refresh_timer_reg[8]_i_2 
       (.CI(\refresh_timer_reg[4]_i_2_n_0 ),
        .CO({\refresh_timer_reg[8]_i_2_n_0 ,\NLW_refresh_timer_reg[8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\ogfx_if_lt24_inst/refresh_timer0 [8:5]),
        .S({\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[8] ,\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[7] ,\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[6] ,\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[5] }));
  LUT3 #(
    .INIT(8'hBA)) 
    refresh_trigger_i_1
       (.I0(\ogfx_if_lt24_inst/refresh_trigger_set ),
        .I1(\ogfx_if_lt24_inst/refresh_trigger_clr ),
        .I2(\ogfx_if_lt24_inst/refresh_trigger ),
        .O(refresh_trigger_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    refresh_trigger_i_2
       (.I0(refresh_trigger_i_3_n_0),
        .I1(\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[0] ),
        .I2(lt24_cmd_refr),
        .I3(\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[2] ),
        .I4(\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[1] ),
        .I5(refresh_trigger_i_4_n_0),
        .O(\ogfx_if_lt24_inst/refresh_trigger_set ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    refresh_trigger_i_3
       (.I0(refresh_trigger_i_5_n_0),
        .I1(refresh_trigger_i_6_n_0),
        .I2(\ogfx_if_lt24_inst/p_0_in [4]),
        .I3(\ogfx_if_lt24_inst/p_0_in [5]),
        .I4(\ogfx_if_lt24_inst/p_0_in [6]),
        .I5(\ogfx_if_lt24_inst/p_0_in [7]),
        .O(refresh_trigger_i_3_n_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    refresh_trigger_i_4
       (.I0(\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[3] ),
        .I1(\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[4] ),
        .I2(\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[5] ),
        .I3(\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[6] ),
        .I4(refresh_trigger_i_7_n_0),
        .O(refresh_trigger_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    refresh_trigger_i_5
       (.I0(\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[11] ),
        .I1(\ogfx_if_lt24_inst/p_0_in [0]),
        .I2(\ogfx_if_lt24_inst/p_0_in [1]),
        .I3(\ogfx_if_lt24_inst/p_0_in [2]),
        .I4(\ogfx_if_lt24_inst/p_0_in [3]),
        .I5(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[10] ),
        .O(refresh_trigger_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    refresh_trigger_i_6
       (.I0(\ogfx_if_lt24_inst/p_0_in [8]),
        .I1(\ogfx_if_lt24_inst/p_0_in [9]),
        .I2(\ogfx_if_lt24_inst/p_0_in [11]),
        .I3(\ogfx_if_lt24_inst/p_0_in [10]),
        .O(refresh_trigger_i_6_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    refresh_trigger_i_7
       (.I0(\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[10] ),
        .I1(\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[9] ),
        .I2(\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[8] ),
        .I3(\ogfx_if_lt24_inst/refresh_timer_reg_n_0_[7] ),
        .O(refresh_trigger_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFF088F0FFF0FFF0)) 
    \reg_access[0]_i_1 
       (.I0(gpu_data[12]),
        .I1(\reg_access[1]_i_4_n_0 ),
        .I2(\reg_access[0]_i_2_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[7] ),
        .I4(\reg_access[0]_i_3_n_0 ),
        .I5(\reg_access[0]_i_4_n_0 ),
        .O(\reg_access[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7777777777777775)) 
    \reg_access[0]_i_2 
       (.I0(\FSM_onehot_gpu_state[9]_i_4_n_0 ),
        .I1(\ogfx_reg_inst/gpu_stat_fifo_empty ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[3] ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[5] ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[10] ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in13_in ),
        .O(\reg_access[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \reg_access[0]_i_3 
       (.I0(gpu_data[14]),
        .I1(gpu_data[15]),
        .O(\reg_access[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h5755)) 
    \reg_access[0]_i_4 
       (.I0(gpu_data[0]),
        .I1(\reg_access[3]_i_5_n_0 ),
        .I2(gfx_irq_gpu_cmd_done_i_9_n_0),
        .I3(\reg_access[1]_i_3_n_0 ),
        .O(\reg_access[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAAFF03AAAA)) 
    \reg_access[1]_i_1 
       (.I0(\reg_access[1]_i_2_n_0 ),
        .I1(gpu_data[1]),
        .I2(\reg_access[1]_i_3_n_0 ),
        .I3(\reg_access[3]_i_5_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[7] ),
        .I5(\reg_access[1]_i_4_n_0 ),
        .O(\reg_access[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \reg_access[1]_i_2 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[10] ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in5_in ),
        .I2(gpu_cmd_error_evt),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[5] ),
        .O(\reg_access[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_access[1]_i_3 
       (.I0(\reg_access[3]_i_8_n_0 ),
        .I1(\reg_access[2]_i_7_n_0 ),
        .O(\reg_access[1]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \reg_access[1]_i_4 
       (.I0(gpu_data[13]),
        .I1(gpu_data[15]),
        .I2(gpu_data[14]),
        .O(\reg_access[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBFBBBFBB11111511)) 
    \reg_access[2]_i_1 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[7] ),
        .I1(\reg_access[2]_i_2_n_0 ),
        .I2(\reg_access[2]_i_3_n_0 ),
        .I3(\reg_access[2]_i_4_n_0 ),
        .I4(\reg_access[3]_i_6_n_0 ),
        .I5(\reg_access[2]_i_5_n_0 ),
        .O(\reg_access[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \reg_access[2]_i_2 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[10] ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in5_in ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[3] ),
        .O(\reg_access[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F2F0F0FFFFFFFF)) 
    \reg_access[2]_i_3 
       (.I0(\reg_access[3]_i_7_n_0 ),
        .I1(gpu_data[1]),
        .I2(\reg_access[0]_i_3_n_0 ),
        .I3(\reg_access[3]_i_8_n_0 ),
        .I4(\reg_access[3]_i_9_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[7] ),
        .O(\reg_access[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hDFDD)) 
    \reg_access[2]_i_4 
       (.I0(gfx_irq_gpu_cmd_done_i_11_n_0),
        .I1(\reg_access[3]_i_5_n_0 ),
        .I2(gfx_irq_gpu_cmd_done_i_10_n_0),
        .I3(gpu_data[12]),
        .O(\reg_access[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000004000FF)) 
    \reg_access[2]_i_5 
       (.I0(gpu_data[2]),
        .I1(\reg_access[2]_i_6_n_0 ),
        .I2(gpu_data[11]),
        .I3(\reg_access[3]_i_8_n_0 ),
        .I4(\reg_access[2]_i_7_n_0 ),
        .I5(gpu_data[1]),
        .O(\reg_access[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \reg_access[2]_i_6 
       (.I0(gpu_data[4]),
        .I1(\rec_width[0]_i_3_n_0 ),
        .I2(gpu_data[8]),
        .I3(gpu_data[3]),
        .I4(gpu_data[10]),
        .I5(gpu_data[9]),
        .O(\reg_access[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \reg_access[2]_i_7 
       (.I0(gpu_data[11]),
        .I1(gpu_data[4]),
        .I2(gpu_data[10]),
        .I3(\rec_width[0]_i_3_n_0 ),
        .I4(\reg_access[3]_i_7_n_0 ),
        .O(\reg_access[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAABABAB)) 
    \reg_access[3]_i_1 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[7] ),
        .I1(gfx_irq_gpu_cmd_done_i_5_n_0),
        .I2(gfx_irq_gpu_cmd_done_i_4_n_0),
        .I3(\reg_access[3]_i_3_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/exec_all_cfg_wr ),
        .I5(gfx_irq_gpu_cmd_done_i_2_n_0),
        .O(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access ));
  LUT3 #(
    .INIT(8'h02)) 
    \reg_access[3]_i_10 
       (.I0(\reg_access[3]_i_7_n_0 ),
        .I1(\rec_width[0]_i_3_n_0 ),
        .I2(gpu_data[10]),
        .O(\reg_access[3]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hE2EE)) 
    \reg_access[3]_i_2 
       (.I0(\reg_access[3]_i_4_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[7] ),
        .I2(\reg_access[3]_i_5_n_0 ),
        .I3(\reg_access[3]_i_6_n_0 ),
        .O(\reg_access[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00A8)) 
    \reg_access[3]_i_3 
       (.I0(\reg_access[3]_i_6_n_0 ),
        .I1(gpu_data[1]),
        .I2(\reg_access[1]_i_3_n_0 ),
        .I3(gfx_irq_gpu_cmd_done_i_9_n_0),
        .O(\reg_access[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF55FD)) 
    \reg_access[3]_i_4 
       (.I0(\FSM_onehot_gpu_state[9]_i_4_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in7_in ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in3_in ),
        .I3(\FSM_onehot_gpu_state[2]_i_4_n_0 ),
        .I4(gpu_cmd_error_evt),
        .O(\reg_access[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \reg_access[3]_i_5 
       (.I0(\reg_access[3]_i_7_n_0 ),
        .I1(gpu_data[1]),
        .I2(\reg_access[3]_i_8_n_0 ),
        .I3(\reg_access[3]_i_9_n_0 ),
        .O(\reg_access[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \reg_access[3]_i_6 
       (.I0(\reg_access[3]_i_10_n_0 ),
        .I1(gpu_data[1]),
        .I2(gpu_data[4]),
        .I3(gpu_data[11]),
        .I4(\reg_access[3]_i_8_n_0 ),
        .O(\reg_access[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \reg_access[3]_i_7 
       (.I0(gpu_data[3]),
        .I1(gpu_data[8]),
        .I2(gpu_data[2]),
        .I3(gpu_data[9]),
        .O(\reg_access[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \reg_access[3]_i_8 
       (.I0(gpu_data[12]),
        .I1(gfx_irq_gpu_cmd_done_i_11_n_0),
        .O(\reg_access[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \reg_access[3]_i_9 
       (.I0(gpu_data[4]),
        .I1(gpu_data[11]),
        .I2(gpu_data[7]),
        .I3(gpu_data[6]),
        .I4(gpu_data[10]),
        .I5(gpu_data[5]),
        .O(\reg_access[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCCFCAAAAAAAA)) 
    \src_data_buf[0]_i_1 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf [0]),
        .I1(\src_data_buf[12]_i_3_n_0 ),
        .I2(next_addr__0_carry_i_12__2_n_0),
        .I3(\src_data_buf[0]_i_2_n_0 ),
        .I4(\src_data_buf[0]_i_3_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_ready ),
        .O(\src_data_buf[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000047FF)) 
    \src_data_buf[0]_i_2 
       (.I0(\ogfx_gpu_inst/cfg_fill_color [8]),
        .I1(\ogfx_gpu_inst/exec_fill ),
        .I2(vid_ram_dout_i_IBUF[8]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [8]),
        .I4(\src_data_buf[0]_i_4_n_0 ),
        .O(\src_data_buf[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \src_data_buf[0]_i_3 
       (.I0(\ogfx_gpu_inst/cfg_fill_color [0]),
        .I1(\ogfx_gpu_inst/exec_fill ),
        .I2(vid_ram_dout_i_IBUF[0]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [0]),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .O(\src_data_buf[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \src_data_buf[0]_i_4 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [0]),
        .I1(vid_ram_dout_i_IBUF[0]),
        .I2(\ogfx_gpu_inst/exec_fill ),
        .I3(\ogfx_gpu_inst/cfg_fill_color [0]),
        .O(\src_data_buf[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF4FFF400)) 
    \src_data_buf[10]_i_1 
       (.I0(\src_data_buf[10]_i_2_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I2(\src_data_buf[10]_i_3_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_ready ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf [10]),
        .O(\src_data_buf[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \src_data_buf[10]_i_2 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [10]),
        .I1(vid_ram_dout_i_IBUF[10]),
        .I2(\ogfx_gpu_inst/exec_fill ),
        .I3(\ogfx_gpu_inst/cfg_fill_color [10]),
        .O(\src_data_buf[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF322)) 
    \src_data_buf[10]_i_3 
       (.I0(next_addr__0_carry_i_12__2_n_0),
        .I1(\src_data_buf[10]_i_4_n_0 ),
        .I2(\src_data_buf[10]_i_5_n_0 ),
        .I3(\vram_src_mask[15]_i_6_n_0 ),
        .I4(\src_data_buf[10]_i_6_n_0 ),
        .I5(\src_data_buf[14]_i_3_n_0 ),
        .O(\src_data_buf[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000047FF)) 
    \src_data_buf[10]_i_4 
       (.I0(\ogfx_gpu_inst/cfg_fill_color [10]),
        .I1(\ogfx_gpu_inst/exec_fill ),
        .I2(vid_ram_dout_i_IBUF[10]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [10]),
        .I4(\src_data_buf[2]_i_4_n_0 ),
        .O(\src_data_buf[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB800FFFF)) 
    \src_data_buf[10]_i_5 
       (.I0(\ogfx_gpu_inst/cfg_fill_color [14]),
        .I1(\ogfx_gpu_inst/exec_fill ),
        .I2(vid_ram_dout_i_IBUF[14]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [14]),
        .I4(\src_data_buf[14]_i_6_n_0 ),
        .O(\src_data_buf[10]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h02000202)) 
    \src_data_buf[10]_i_6 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I3(\src_data_buf[14]_i_8_n_0 ),
        .I4(\src_data_buf[14]_i_7_n_0 ),
        .O(\src_data_buf[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    \src_data_buf[11]_i_1 
       (.I0(\src_data_buf[11]_i_2_n_0 ),
        .I1(\src_data_buf[11]_i_3_n_0 ),
        .I2(next_addr__0_carry_i_12__2_n_0),
        .I3(\src_data_buf[15]_i_3_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_ready ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf [11]),
        .O(\src_data_buf[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8A800000)) 
    \src_data_buf[11]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I1(\ogfx_gpu_inst/cfg_fill_color [11]),
        .I2(\ogfx_gpu_inst/exec_fill ),
        .I3(vid_ram_dout_i_IBUF[11]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [11]),
        .O(\src_data_buf[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB800FFFF)) 
    \src_data_buf[11]_i_3 
       (.I0(\ogfx_gpu_inst/cfg_fill_color [3]),
        .I1(\ogfx_gpu_inst/exec_fill ),
        .I2(vid_ram_dout_i_IBUF[3]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [3]),
        .I4(\src_data_buf[11]_i_4_n_0 ),
        .O(\src_data_buf[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \src_data_buf[11]_i_4 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [11]),
        .I1(vid_ram_dout_i_IBUF[11]),
        .I2(\ogfx_gpu_inst/exec_fill ),
        .I3(\ogfx_gpu_inst/cfg_fill_color [11]),
        .O(\src_data_buf[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF0CAAAAAAAA)) 
    \src_data_buf[12]_i_1 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf [12]),
        .I1(next_addr__0_carry_i_12__2_n_0),
        .I2(\src_data_buf[12]_i_2_n_0 ),
        .I3(\src_data_buf[12]_i_3_n_0 ),
        .I4(\src_data_buf[12]_i_4_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_ready ),
        .O(\src_data_buf[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000047FF)) 
    \src_data_buf[12]_i_2 
       (.I0(\ogfx_gpu_inst/cfg_fill_color [4]),
        .I1(\ogfx_gpu_inst/exec_fill ),
        .I2(vid_ram_dout_i_IBUF[4]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [4]),
        .I4(\src_data_buf[12]_i_5_n_0 ),
        .O(\src_data_buf[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000C0C0D000F0C0F)) 
    \src_data_buf[12]_i_3 
       (.I0(\src_data_buf[12]_i_6_n_0 ),
        .I1(\src_data_buf[14]_i_8_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I5(\src_data_buf[14]_i_7_n_0 ),
        .O(\src_data_buf[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \src_data_buf[12]_i_4 
       (.I0(\ogfx_gpu_inst/cfg_fill_color [12]),
        .I1(\ogfx_gpu_inst/exec_fill ),
        .I2(vid_ram_dout_i_IBUF[12]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [12]),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .O(\src_data_buf[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \src_data_buf[12]_i_5 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [12]),
        .I1(vid_ram_dout_i_IBUF[12]),
        .I2(\ogfx_gpu_inst/exec_fill ),
        .I3(\ogfx_gpu_inst/cfg_fill_color [12]),
        .O(\src_data_buf[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \src_data_buf[12]_i_6 
       (.I0(\src_data_buf[15]_i_6_n_0 ),
        .I1(\src_data_buf[15]_i_8_n_0 ),
        .O(\src_data_buf[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFF0000)) 
    \src_data_buf[13]_i_1 
       (.I0(\src_data_buf[13]_i_2_n_0 ),
        .I1(\src_data_buf[13]_i_3_n_0 ),
        .I2(\src_data_buf[13]_i_4_n_0 ),
        .I3(\src_data_buf[13]_i_5_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf [13]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_ready ),
        .O(\src_data_buf[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDD555D500000000)) 
    \src_data_buf[13]_i_2 
       (.I0(\src_data_buf[5]_i_2_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [13]),
        .I2(vid_ram_dout_i_IBUF[13]),
        .I3(\ogfx_gpu_inst/exec_fill ),
        .I4(\ogfx_gpu_inst/cfg_fill_color [13]),
        .I5(next_addr__0_carry_i_12__2_n_0),
        .O(\src_data_buf[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB0FFF0F0B0F0)) 
    \src_data_buf[13]_i_3 
       (.I0(\src_data_buf[14]_i_8_n_0 ),
        .I1(\src_data_buf[14]_i_7_n_0 ),
        .I2(\vram_src_mask[1]_i_3_n_0 ),
        .I3(\src_data_buf[15]_i_6_n_0 ),
        .I4(\src_data_buf[15]_i_8_n_0 ),
        .I5(next_addr__0_carry_i_9__2_n_0),
        .O(\src_data_buf[13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \src_data_buf[13]_i_4 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I1(gfx_mode[1]),
        .I2(gfx_mode[0]),
        .I3(\src_data_buf[15]_i_6_n_0 ),
        .O(\src_data_buf[13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \src_data_buf[13]_i_5 
       (.I0(\ogfx_gpu_inst/cfg_fill_color [13]),
        .I1(\ogfx_gpu_inst/exec_fill ),
        .I2(vid_ram_dout_i_IBUF[13]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [13]),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .O(\src_data_buf[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCAAAAAAAA)) 
    \src_data_buf[14]_i_1 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf [14]),
        .I1(\src_data_buf[14]_i_2_n_0 ),
        .I2(\src_data_buf[14]_i_3_n_0 ),
        .I3(\src_data_buf[14]_i_4_n_0 ),
        .I4(\src_data_buf[14]_i_5_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_ready ),
        .O(\src_data_buf[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDD555D500000000)) 
    \src_data_buf[14]_i_2 
       (.I0(\src_data_buf[14]_i_6_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [14]),
        .I2(vid_ram_dout_i_IBUF[14]),
        .I3(\ogfx_gpu_inst/exec_fill ),
        .I4(\ogfx_gpu_inst/cfg_fill_color [14]),
        .I5(next_addr__0_carry_i_12__2_n_0),
        .O(\src_data_buf[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \src_data_buf[14]_i_3 
       (.I0(\vram_src_mask[1]_i_3_n_0 ),
        .I1(\src_data_buf[14]_i_7_n_0 ),
        .I2(\src_data_buf[14]_i_8_n_0 ),
        .I3(\src_data_buf[15]_i_6_n_0 ),
        .I4(\src_data_buf[15]_i_8_n_0 ),
        .O(\src_data_buf[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000D0050)) 
    \src_data_buf[14]_i_4 
       (.I0(\src_data_buf[14]_i_7_n_0 ),
        .I1(\src_data_buf[14]_i_8_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .O(\src_data_buf[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \src_data_buf[14]_i_5 
       (.I0(\ogfx_gpu_inst/cfg_fill_color [14]),
        .I1(\ogfx_gpu_inst/exec_fill ),
        .I2(vid_ram_dout_i_IBUF[14]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [14]),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .O(\src_data_buf[14]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \src_data_buf[14]_i_6 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [6]),
        .I1(vid_ram_dout_i_IBUF[6]),
        .I2(\ogfx_gpu_inst/exec_fill ),
        .I3(\ogfx_gpu_inst/cfg_fill_color [6]),
        .O(\src_data_buf[14]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \src_data_buf[14]_i_7 
       (.I0(\src_data_buf[2]_i_4_n_0 ),
        .I1(\src_data_buf[10]_i_2_n_0 ),
        .I2(\src_data_buf[14]_i_6_n_0 ),
        .I3(pixel_is_transparent_nxt0_carry__0_i_7_n_0),
        .O(\src_data_buf[14]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \src_data_buf[14]_i_8 
       (.I0(\src_data_buf[12]_i_5_n_0 ),
        .I1(\src_data_buf[14]_i_9_n_0 ),
        .I2(\src_data_buf[0]_i_4_n_0 ),
        .I3(pixel_is_transparent_nxt0_carry_i_29_n_0),
        .O(\src_data_buf[14]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \src_data_buf[14]_i_9 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [4]),
        .I1(vid_ram_dout_i_IBUF[4]),
        .I2(\ogfx_gpu_inst/exec_fill ),
        .I3(\ogfx_gpu_inst/cfg_fill_color [4]),
        .O(\src_data_buf[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFF2FFFFFFF20000)) 
    \src_data_buf[15]_i_1 
       (.I0(next_addr__0_carry_i_12__2_n_0),
        .I1(\src_data_buf[15]_i_2_n_0 ),
        .I2(\src_data_buf[15]_i_3_n_0 ),
        .I3(\src_data_buf[15]_i_4_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_ready ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf [15]),
        .O(\src_data_buf[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \src_data_buf[15]_i_10 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [13]),
        .I1(vid_ram_dout_i_IBUF[13]),
        .I2(\ogfx_gpu_inst/exec_fill ),
        .I3(\ogfx_gpu_inst/cfg_fill_color [13]),
        .O(\src_data_buf[15]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h000047FF)) 
    \src_data_buf[15]_i_2 
       (.I0(\ogfx_gpu_inst/cfg_fill_color [7]),
        .I1(\ogfx_gpu_inst/exec_fill ),
        .I2(vid_ram_dout_i_IBUF[7]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [7]),
        .I4(\src_data_buf[15]_i_5_n_0 ),
        .O(\src_data_buf[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000FFF00000057)) 
    \src_data_buf[15]_i_3 
       (.I0(\src_data_buf[15]_i_6_n_0 ),
        .I1(\src_data_buf[15]_i_7_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I5(\src_data_buf[15]_i_8_n_0 ),
        .O(\src_data_buf[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \src_data_buf[15]_i_4 
       (.I0(\ogfx_gpu_inst/cfg_fill_color [15]),
        .I1(\ogfx_gpu_inst/exec_fill ),
        .I2(vid_ram_dout_i_IBUF[15]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [15]),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .O(\src_data_buf[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \src_data_buf[15]_i_5 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [15]),
        .I1(vid_ram_dout_i_IBUF[15]),
        .I2(\ogfx_gpu_inst/exec_fill ),
        .I3(\ogfx_gpu_inst/cfg_fill_color [15]),
        .O(\src_data_buf[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \src_data_buf[15]_i_6 
       (.I0(\src_data_buf[1]_i_3_n_0 ),
        .I1(\src_data_buf[15]_i_9_n_0 ),
        .I2(\src_data_buf[5]_i_2_n_0 ),
        .I3(\src_data_buf[15]_i_10_n_0 ),
        .O(\src_data_buf[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \src_data_buf[15]_i_7 
       (.I0(\src_data_buf[14]_i_7_n_0 ),
        .I1(\src_data_buf[14]_i_8_n_0 ),
        .O(\src_data_buf[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFDFF)) 
    \src_data_buf[15]_i_8 
       (.I0(\src_data_buf[11]_i_4_n_0 ),
        .I1(pixel_is_transparent_nxt0_carry_i_20_n_0),
        .I2(\src_data_buf[15]_i_5_n_0 ),
        .I3(pixel_is_transparent_nxt0_carry_i_21_n_0),
        .O(\src_data_buf[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \src_data_buf[15]_i_9 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [9]),
        .I1(vid_ram_dout_i_IBUF[9]),
        .I2(\ogfx_gpu_inst/exec_fill ),
        .I3(\ogfx_gpu_inst/cfg_fill_color [9]),
        .O(\src_data_buf[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAFF00)) 
    \src_data_buf[1]_i_1 
       (.I0(\src_data_buf[1]_i_2_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I2(\src_data_buf[1]_i_3_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_ready ),
        .O(\src_data_buf[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04004444)) 
    \src_data_buf[1]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I3(\src_data_buf[5]_i_5_n_0 ),
        .I4(\src_data_buf[5]_i_4_n_0 ),
        .I5(\src_data_buf[13]_i_3_n_0 ),
        .O(\src_data_buf[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \src_data_buf[1]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [1]),
        .I1(vid_ram_dout_i_IBUF[1]),
        .I2(\ogfx_gpu_inst/exec_fill ),
        .I3(\ogfx_gpu_inst/cfg_fill_color [1]),
        .O(\src_data_buf[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCAAAAAAAA)) 
    \src_data_buf[2]_i_1 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf [2]),
        .I1(\src_data_buf[14]_i_3_n_0 ),
        .I2(\src_data_buf[14]_i_4_n_0 ),
        .I3(\src_data_buf[2]_i_2_n_0 ),
        .I4(\src_data_buf[2]_i_3_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_ready ),
        .O(\src_data_buf[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8888888A888)) 
    \src_data_buf[2]_i_2 
       (.I0(next_addr__0_carry_i_12__2_n_0),
        .I1(\src_data_buf[2]_i_4_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [10]),
        .I3(vid_ram_dout_i_IBUF[10]),
        .I4(\ogfx_gpu_inst/exec_fill ),
        .I5(\ogfx_gpu_inst/cfg_fill_color [10]),
        .O(\src_data_buf[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \src_data_buf[2]_i_3 
       (.I0(\ogfx_gpu_inst/cfg_fill_color [2]),
        .I1(\ogfx_gpu_inst/exec_fill ),
        .I2(vid_ram_dout_i_IBUF[2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [2]),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .O(\src_data_buf[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \src_data_buf[2]_i_4 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [2]),
        .I1(vid_ram_dout_i_IBUF[2]),
        .I2(\ogfx_gpu_inst/exec_fill ),
        .I3(\ogfx_gpu_inst/cfg_fill_color [2]),
        .O(\src_data_buf[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFC0AAAAAAAA)) 
    \src_data_buf[3]_i_1 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf [3]),
        .I1(\src_data_buf[11]_i_3_n_0 ),
        .I2(next_addr__0_carry_i_12__2_n_0),
        .I3(\src_data_buf[15]_i_3_n_0 ),
        .I4(\src_data_buf[3]_i_2_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_ready ),
        .O(\src_data_buf[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \src_data_buf[3]_i_2 
       (.I0(\ogfx_gpu_inst/cfg_fill_color [3]),
        .I1(\ogfx_gpu_inst/exec_fill ),
        .I2(vid_ram_dout_i_IBUF[3]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [3]),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .O(\src_data_buf[3]_i_2_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFFFFCCFCAAAAAAAA)) 
    \src_data_buf[4]_i_2 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf [4]),
        .I1(\src_data_buf[4]_i_3_n_0 ),
        .I2(next_addr__0_carry_i_12__2_n_0),
        .I3(\src_data_buf[12]_i_2_n_0 ),
        .I4(\src_data_buf[12]_i_3_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_ready ),
        .O(\src_data_buf[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8A800000)) 
    \src_data_buf[4]_i_3 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I1(\ogfx_gpu_inst/cfg_fill_color [4]),
        .I2(\ogfx_gpu_inst/exec_fill ),
        .I3(vid_ram_dout_i_IBUF[4]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [4]),
        .O(\src_data_buf[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF30AAAA)) 
    \src_data_buf[5]_i_1 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf [5]),
        .I1(\src_data_buf[5]_i_2_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\src_data_buf[5]_i_3_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_ready ),
        .O(\src_data_buf[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \src_data_buf[5]_i_2 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [5]),
        .I1(vid_ram_dout_i_IBUF[5]),
        .I2(\ogfx_gpu_inst/exec_fill ),
        .I3(\ogfx_gpu_inst/cfg_fill_color [5]),
        .O(\src_data_buf[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCFFCCCCCCCDCC)) 
    \src_data_buf[5]_i_3 
       (.I0(\src_data_buf[5]_i_4_n_0 ),
        .I1(\src_data_buf[13]_i_3_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I5(\src_data_buf[5]_i_5_n_0 ),
        .O(\src_data_buf[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000047FF)) 
    \src_data_buf[5]_i_4 
       (.I0(\ogfx_gpu_inst/cfg_fill_color [9]),
        .I1(\ogfx_gpu_inst/exec_fill ),
        .I2(vid_ram_dout_i_IBUF[9]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [9]),
        .I4(\src_data_buf[1]_i_3_n_0 ),
        .O(\src_data_buf[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB800FFFF)) 
    \src_data_buf[5]_i_5 
       (.I0(\ogfx_gpu_inst/cfg_fill_color [13]),
        .I1(\ogfx_gpu_inst/exec_fill ),
        .I2(vid_ram_dout_i_IBUF[13]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [13]),
        .I4(\src_data_buf[5]_i_2_n_0 ),
        .O(\src_data_buf[5]_i_5_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hFF30AAAA)) 
    \src_data_buf[6]_i_2 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf [6]),
        .I1(\src_data_buf[14]_i_6_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(pixel_is_transparent_nxt0_carry__0_i_8_n_0),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_ready ),
        .O(\src_data_buf[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF2FFF2FFFF0000)) 
    \src_data_buf[7]_i_1 
       (.I0(next_addr__0_carry_i_12__2_n_0),
        .I1(\src_data_buf[15]_i_2_n_0 ),
        .I2(\src_data_buf[15]_i_3_n_0 ),
        .I3(\src_data_buf[7]_i_2_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf [7]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_ready ),
        .O(\src_data_buf[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8A800000)) 
    \src_data_buf[7]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I1(\ogfx_gpu_inst/cfg_fill_color [7]),
        .I2(\ogfx_gpu_inst/exec_fill ),
        .I3(vid_ram_dout_i_IBUF[7]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [7]),
        .O(\src_data_buf[7]_i_2_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFCFCFFFCAAAAAAAA)) 
    \src_data_buf[8]_i_2 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf [8]),
        .I1(\src_data_buf[8]_i_3_n_0 ),
        .I2(\src_data_buf[12]_i_3_n_0 ),
        .I3(next_addr__0_carry_i_12__2_n_0),
        .I4(\src_data_buf[0]_i_2_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_ready ),
        .O(\src_data_buf[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8A800000)) 
    \src_data_buf[8]_i_3 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I1(\ogfx_gpu_inst/cfg_fill_color [8]),
        .I2(\ogfx_gpu_inst/exec_fill ),
        .I3(vid_ram_dout_i_IBUF[8]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [8]),
        .O(\src_data_buf[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCAAAAAAAA)) 
    \src_data_buf[9]_i_1 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_buf [9]),
        .I1(\src_data_buf[9]_i_2_n_0 ),
        .I2(\src_data_buf[13]_i_3_n_0 ),
        .I3(\src_data_buf[13]_i_4_n_0 ),
        .I4(\src_data_buf[9]_i_3_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_ready ),
        .O(\src_data_buf[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8A800000)) 
    \src_data_buf[9]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I1(\ogfx_gpu_inst/cfg_fill_color [9]),
        .I2(\ogfx_gpu_inst/exec_fill ),
        .I3(vid_ram_dout_i_IBUF[9]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [9]),
        .O(\src_data_buf[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8888888A888)) 
    \src_data_buf[9]_i_3 
       (.I0(next_addr__0_carry_i_12__2_n_0),
        .I1(\src_data_buf[1]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask [9]),
        .I3(vid_ram_dout_i_IBUF[9]),
        .I4(\ogfx_gpu_inst/exec_fill ),
        .I5(\ogfx_gpu_inst/cfg_fill_color [9]),
        .O(\src_data_buf[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A00C0)) 
    src_data_ready_i_1
       (.I0(vid_ram_gpu_dout_rdy_nxt),
        .I1(\ogfx_gpu_inst/exec_fill ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_ready_nxt ));
  LUT3 #(
    .INIT(8'hE0)) 
    \src_offset_sel[1]_i_1 
       (.I0(\ogfx_gpu_inst/exec_copy ),
        .I1(\ogfx_gpu_inst/exec_copy_trans ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/FSM_onehot_gpu_state_reg_n_0_[7] ),
        .O(\src_offset_sel[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    src_px_addr_align_carry__0_i_1
       (.I0(\ogfx_gpu_inst/src_px_addr [7]),
        .I1(src_px_addr_align_carry__0_i_5_n_0),
        .O(src_px_addr_align_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    src_px_addr_align_carry__0_i_2
       (.I0(\ogfx_gpu_inst/src_px_addr [6]),
        .I1(src_px_addr_align_carry__0_i_6_n_0),
        .O(src_px_addr_align_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    src_px_addr_align_carry__0_i_3
       (.I0(\ogfx_gpu_inst/src_px_addr [5]),
        .I1(src_px_addr_align_carry__0_i_7_n_0),
        .O(src_px_addr_align_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    src_px_addr_align_carry__0_i_4
       (.I0(\ogfx_gpu_inst/src_px_addr [4]),
        .I1(src_px_addr_align_carry__0_i_8_n_0),
        .O(src_px_addr_align_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'hF0CCAAFFF0CCAA00)) 
    src_px_addr_align_carry__0_i_5
       (.I0(\ogfx_gpu_inst/of2_addr [7]),
        .I1(\ogfx_gpu_inst/of1_addr [7]),
        .I2(\ogfx_gpu_inst/of3_addr [7]),
        .I3(\ogfx_gpu_inst/src_offset_sel [1]),
        .I4(\ogfx_gpu_inst/src_offset_sel [0]),
        .I5(\ogfx_gpu_inst/of0_addr [7]),
        .O(src_px_addr_align_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'hAAFFCCF0AA00CCF0)) 
    src_px_addr_align_carry__0_i_6
       (.I0(\ogfx_gpu_inst/of3_addr [6]),
        .I1(\ogfx_gpu_inst/of2_addr [6]),
        .I2(\ogfx_gpu_inst/of0_addr [6]),
        .I3(\ogfx_gpu_inst/src_offset_sel [1]),
        .I4(\ogfx_gpu_inst/src_offset_sel [0]),
        .I5(\ogfx_gpu_inst/of1_addr [6]),
        .O(src_px_addr_align_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    src_px_addr_align_carry__0_i_7
       (.I0(\ogfx_gpu_inst/of1_addr [5]),
        .I1(\ogfx_gpu_inst/of0_addr [5]),
        .I2(\ogfx_gpu_inst/of3_addr [5]),
        .I3(\ogfx_gpu_inst/src_offset_sel [1]),
        .I4(\ogfx_gpu_inst/src_offset_sel [0]),
        .I5(\ogfx_gpu_inst/of2_addr [5]),
        .O(src_px_addr_align_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFAAF0CC00AAF0CC)) 
    src_px_addr_align_carry__0_i_8
       (.I0(\ogfx_gpu_inst/of1_addr [4]),
        .I1(\ogfx_gpu_inst/of0_addr [4]),
        .I2(\ogfx_gpu_inst/of2_addr [4]),
        .I3(\ogfx_gpu_inst/src_offset_sel [1]),
        .I4(\ogfx_gpu_inst/src_offset_sel [0]),
        .I5(\ogfx_gpu_inst/of3_addr [4]),
        .O(src_px_addr_align_carry__0_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    src_px_addr_align_carry__1_i_1
       (.I0(\ogfx_gpu_inst/src_px_addr [11]),
        .I1(src_px_addr_align_carry__1_i_5_n_0),
        .O(src_px_addr_align_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    src_px_addr_align_carry__1_i_2
       (.I0(\ogfx_gpu_inst/src_px_addr [10]),
        .I1(src_px_addr_align_carry__1_i_6_n_0),
        .O(src_px_addr_align_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    src_px_addr_align_carry__1_i_3
       (.I0(\ogfx_gpu_inst/src_px_addr [9]),
        .I1(src_px_addr_align_carry__1_i_7_n_0),
        .O(src_px_addr_align_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    src_px_addr_align_carry__1_i_4
       (.I0(\ogfx_gpu_inst/src_px_addr [8]),
        .I1(src_px_addr_align_carry__1_i_8_n_0),
        .O(src_px_addr_align_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFAAF0CC00AAF0CC)) 
    src_px_addr_align_carry__1_i_5
       (.I0(\ogfx_gpu_inst/of1_addr [11]),
        .I1(\ogfx_gpu_inst/of0_addr [11]),
        .I2(\ogfx_gpu_inst/of2_addr [11]),
        .I3(\ogfx_gpu_inst/src_offset_sel [1]),
        .I4(\ogfx_gpu_inst/src_offset_sel [0]),
        .I5(\ogfx_gpu_inst/of3_addr [11]),
        .O(src_px_addr_align_carry__1_i_5_n_0));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    src_px_addr_align_carry__1_i_6
       (.I0(\ogfx_gpu_inst/of1_addr [10]),
        .I1(\ogfx_gpu_inst/of0_addr [10]),
        .I2(\ogfx_gpu_inst/of3_addr [10]),
        .I3(\ogfx_gpu_inst/src_offset_sel [1]),
        .I4(\ogfx_gpu_inst/src_offset_sel [0]),
        .I5(\ogfx_gpu_inst/of2_addr [10]),
        .O(src_px_addr_align_carry__1_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFAAF0CC00AAF0CC)) 
    src_px_addr_align_carry__1_i_7
       (.I0(\ogfx_gpu_inst/of1_addr [9]),
        .I1(\ogfx_gpu_inst/of0_addr [9]),
        .I2(\ogfx_gpu_inst/of2_addr [9]),
        .I3(\ogfx_gpu_inst/src_offset_sel [1]),
        .I4(\ogfx_gpu_inst/src_offset_sel [0]),
        .I5(\ogfx_gpu_inst/of3_addr [9]),
        .O(src_px_addr_align_carry__1_i_7_n_0));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    src_px_addr_align_carry__1_i_8
       (.I0(\ogfx_gpu_inst/of0_addr [8]),
        .I1(\ogfx_gpu_inst/of3_addr [8]),
        .I2(\ogfx_gpu_inst/of1_addr [8]),
        .I3(\ogfx_gpu_inst/src_offset_sel [0]),
        .I4(\ogfx_gpu_inst/src_offset_sel [1]),
        .I5(\ogfx_gpu_inst/of2_addr [8]),
        .O(src_px_addr_align_carry__1_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    src_px_addr_align_carry__2_i_1
       (.I0(\ogfx_gpu_inst/src_px_addr [15]),
        .I1(src_px_addr_align_carry__2_i_5_n_0),
        .O(src_px_addr_align_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    src_px_addr_align_carry__2_i_2
       (.I0(\ogfx_gpu_inst/src_px_addr [14]),
        .I1(src_px_addr_align_carry__2_i_6_n_0),
        .O(src_px_addr_align_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    src_px_addr_align_carry__2_i_3
       (.I0(\ogfx_gpu_inst/src_px_addr [13]),
        .I1(src_px_addr_align_carry__2_i_7_n_0),
        .O(src_px_addr_align_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    src_px_addr_align_carry__2_i_4
       (.I0(\ogfx_gpu_inst/src_px_addr [12]),
        .I1(src_px_addr_align_carry__2_i_8_n_0),
        .O(src_px_addr_align_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    src_px_addr_align_carry__2_i_5
       (.I0(\ogfx_gpu_inst/of0_addr [15]),
        .I1(\ogfx_gpu_inst/of2_addr [15]),
        .I2(\ogfx_gpu_inst/of1_addr [15]),
        .I3(\ogfx_gpu_inst/src_offset_sel [0]),
        .I4(\ogfx_gpu_inst/src_offset_sel [1]),
        .I5(\ogfx_gpu_inst/of3_addr [15]),
        .O(src_px_addr_align_carry__2_i_5_n_0));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    src_px_addr_align_carry__2_i_6
       (.I0(\ogfx_gpu_inst/of1_addr [14]),
        .I1(\ogfx_gpu_inst/of0_addr [14]),
        .I2(\ogfx_gpu_inst/of3_addr [14]),
        .I3(\ogfx_gpu_inst/src_offset_sel [1]),
        .I4(\ogfx_gpu_inst/src_offset_sel [0]),
        .I5(\ogfx_gpu_inst/of2_addr [14]),
        .O(src_px_addr_align_carry__2_i_6_n_0));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    src_px_addr_align_carry__2_i_7
       (.I0(\ogfx_gpu_inst/of1_addr [13]),
        .I1(\ogfx_gpu_inst/of0_addr [13]),
        .I2(\ogfx_gpu_inst/of3_addr [13]),
        .I3(\ogfx_gpu_inst/src_offset_sel [1]),
        .I4(\ogfx_gpu_inst/src_offset_sel [0]),
        .I5(\ogfx_gpu_inst/of2_addr [13]),
        .O(src_px_addr_align_carry__2_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFAAF0CC00AAF0CC)) 
    src_px_addr_align_carry__2_i_8
       (.I0(\ogfx_gpu_inst/of1_addr [12]),
        .I1(\ogfx_gpu_inst/of0_addr [12]),
        .I2(\ogfx_gpu_inst/of2_addr [12]),
        .I3(\ogfx_gpu_inst/src_offset_sel [1]),
        .I4(\ogfx_gpu_inst/src_offset_sel [0]),
        .I5(\ogfx_gpu_inst/of3_addr [12]),
        .O(src_px_addr_align_carry__2_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    src_px_addr_align_carry__3_i_1
       (.I0(\ogfx_gpu_inst/src_px_addr [19]),
        .I1(src_px_addr_align_carry__3_i_5_n_0),
        .O(src_px_addr_align_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    src_px_addr_align_carry__3_i_2
       (.I0(\ogfx_gpu_inst/src_px_addr [18]),
        .I1(src_px_addr_align_carry__3_i_6_n_0),
        .O(src_px_addr_align_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    src_px_addr_align_carry__3_i_3
       (.I0(\ogfx_gpu_inst/src_px_addr [17]),
        .I1(src_px_addr_align_carry__3_i_7_n_0),
        .O(src_px_addr_align_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    src_px_addr_align_carry__3_i_4
       (.I0(\ogfx_gpu_inst/src_px_addr [16]),
        .I1(src_px_addr_align_carry__3_i_8_n_0),
        .O(src_px_addr_align_carry__3_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFAAF0CC00AAF0CC)) 
    src_px_addr_align_carry__3_i_5
       (.I0(\ogfx_gpu_inst/of1_addr [19]),
        .I1(\ogfx_gpu_inst/of0_addr [19]),
        .I2(\ogfx_gpu_inst/of2_addr [19]),
        .I3(\ogfx_gpu_inst/src_offset_sel [1]),
        .I4(\ogfx_gpu_inst/src_offset_sel [0]),
        .I5(\ogfx_gpu_inst/of3_addr [19]),
        .O(src_px_addr_align_carry__3_i_5_n_0));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    src_px_addr_align_carry__3_i_6
       (.I0(\ogfx_gpu_inst/of1_addr [18]),
        .I1(\ogfx_gpu_inst/of0_addr [18]),
        .I2(\ogfx_gpu_inst/of3_addr [18]),
        .I3(\ogfx_gpu_inst/src_offset_sel [1]),
        .I4(\ogfx_gpu_inst/src_offset_sel [0]),
        .I5(\ogfx_gpu_inst/of2_addr [18]),
        .O(src_px_addr_align_carry__3_i_6_n_0));
  LUT6 #(
    .INIT(64'hAACCF0FFAACCF000)) 
    src_px_addr_align_carry__3_i_7
       (.I0(\ogfx_gpu_inst/of3_addr [17]),
        .I1(\ogfx_gpu_inst/of2_addr [17]),
        .I2(\ogfx_gpu_inst/of1_addr [17]),
        .I3(\ogfx_gpu_inst/src_offset_sel [0]),
        .I4(\ogfx_gpu_inst/src_offset_sel [1]),
        .I5(\ogfx_gpu_inst/of0_addr [17]),
        .O(src_px_addr_align_carry__3_i_7_n_0));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    src_px_addr_align_carry__3_i_8
       (.I0(\ogfx_gpu_inst/of0_addr [16]),
        .I1(\ogfx_gpu_inst/of3_addr [16]),
        .I2(\ogfx_gpu_inst/of1_addr [16]),
        .I3(\ogfx_gpu_inst/src_offset_sel [0]),
        .I4(\ogfx_gpu_inst/src_offset_sel [1]),
        .I5(\ogfx_gpu_inst/of2_addr [16]),
        .O(src_px_addr_align_carry__3_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    src_px_addr_align_carry__4_i_1
       (.I0(\ogfx_gpu_inst/src_px_addr [20]),
        .I1(src_px_addr_align_carry__4_i_2_n_0),
        .O(src_px_addr_align_carry__4_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAFFCCF0AA00CCF0)) 
    src_px_addr_align_carry__4_i_2
       (.I0(\ogfx_gpu_inst/of3_addr [20]),
        .I1(\ogfx_gpu_inst/of2_addr [20]),
        .I2(\ogfx_gpu_inst/of0_addr [20]),
        .I3(\ogfx_gpu_inst/src_offset_sel [1]),
        .I4(\ogfx_gpu_inst/src_offset_sel [0]),
        .I5(\ogfx_gpu_inst/of1_addr [20]),
        .O(src_px_addr_align_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    src_px_addr_align_carry_i_1
       (.I0(\ogfx_gpu_inst/src_px_addr [3]),
        .I1(src_px_addr_align_carry_i_5_n_0),
        .O(src_px_addr_align_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    src_px_addr_align_carry_i_2
       (.I0(\ogfx_gpu_inst/src_px_addr [2]),
        .I1(src_px_addr_align_carry_i_6_n_0),
        .O(src_px_addr_align_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    src_px_addr_align_carry_i_3
       (.I0(\ogfx_gpu_inst/src_px_addr [1]),
        .I1(src_px_addr_align_carry_i_7_n_0),
        .O(src_px_addr_align_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    src_px_addr_align_carry_i_4
       (.I0(\ogfx_gpu_inst/src_px_addr [0]),
        .I1(src_px_addr_align_carry_i_8_n_0),
        .O(src_px_addr_align_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFAAF0CC00AAF0CC)) 
    src_px_addr_align_carry_i_5
       (.I0(\ogfx_gpu_inst/of1_addr [3]),
        .I1(\ogfx_gpu_inst/of0_addr [3]),
        .I2(\ogfx_gpu_inst/of2_addr [3]),
        .I3(\ogfx_gpu_inst/src_offset_sel [1]),
        .I4(\ogfx_gpu_inst/src_offset_sel [0]),
        .I5(\ogfx_gpu_inst/of3_addr [3]),
        .O(src_px_addr_align_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    src_px_addr_align_carry_i_6
       (.I0(\ogfx_gpu_inst/of0_addr [2]),
        .I1(\ogfx_gpu_inst/of1_addr [2]),
        .I2(\ogfx_gpu_inst/of3_addr [2]),
        .I3(\ogfx_gpu_inst/src_offset_sel [1]),
        .I4(\ogfx_gpu_inst/src_offset_sel [0]),
        .I5(\ogfx_gpu_inst/of2_addr [2]),
        .O(src_px_addr_align_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFAAF0CC00AAF0CC)) 
    src_px_addr_align_carry_i_7
       (.I0(\ogfx_gpu_inst/of1_addr [1]),
        .I1(\ogfx_gpu_inst/of0_addr [1]),
        .I2(\ogfx_gpu_inst/of2_addr [1]),
        .I3(\ogfx_gpu_inst/src_offset_sel [1]),
        .I4(\ogfx_gpu_inst/src_offset_sel [0]),
        .I5(\ogfx_gpu_inst/of3_addr [1]),
        .O(src_px_addr_align_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFAAF0CC00AAF0CC)) 
    src_px_addr_align_carry_i_8
       (.I0(\ogfx_gpu_inst/of1_addr [0]),
        .I1(\ogfx_gpu_inst/of0_addr [0]),
        .I2(\ogfx_gpu_inst/of2_addr [0]),
        .I3(\ogfx_gpu_inst/src_offset_sel [1]),
        .I4(\ogfx_gpu_inst/src_offset_sel [0]),
        .I5(\ogfx_gpu_inst/of3_addr [0]),
        .O(src_px_addr_align_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'h00000020)) 
    \src_px_addr_hi[4]_i_1 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in7_in ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[0] ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[2] ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[3] ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[1] ),
        .O(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_hi_wr ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \src_px_addr_lo[15]_i_1 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in5_in ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[0] ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[2] ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[3] ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[1] ),
        .O(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_lo_wr ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \status_gts_lsb[7]_i_1 
       (.I0(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [0]),
        .I3(\ogfx_if_lt24_inst/p_1_in ),
        .I4(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I5(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .O(\ogfx_if_lt24_inst/status_gts_lsb_wr ));
  LUT2 #(
    .INIT(4'hE)) 
    \status_gts_lsb[7]_i_10 
       (.I0(\ogfx_if_lt24_inst/p_2_in19_in ),
        .I1(\ogfx_if_lt24_inst/p_1_in24_in ),
        .O(\status_gts_lsb[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status_gts_lsb[7]_i_11 
       (.I0(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[13] ),
        .I1(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[9] ),
        .O(\status_gts_lsb[7]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h90090000)) 
    \status_gts_lsb[7]_i_12 
       (.I0(\ogfx_if_lt24_inst/lt24_timer [2]),
        .I1(lt24_cfg_clk[2]),
        .I2(lt24_cfg_clk[1]),
        .I3(\ogfx_if_lt24_inst/lt24_timer [1]),
        .I4(\FSM_onehot_lt24_state[20]_i_3_n_0 ),
        .O(\status_gts_lsb[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status_gts_lsb[7]_i_13 
       (.I0(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[15] ),
        .I1(\ogfx_if_lt24_inst/p_7_in ),
        .O(\status_gts_lsb[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \status_gts_lsb[7]_i_2 
       (.I0(\status_gts_lsb[7]_i_3_n_0 ),
        .I1(\status_gts_lsb[7]_i_4_n_0 ),
        .I2(\status_gts_lsb[7]_i_5_n_0 ),
        .I3(\status_gts_lsb[7]_i_6_n_0 ),
        .I4(\status_gts_lsb[7]_i_7_n_0 ),
        .I5(\status_gts_lsb[7]_i_8_n_0 ),
        .O(\ogfx_if_lt24_inst/lt24_state_nxt [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEFFF0)) 
    \status_gts_lsb[7]_i_3 
       (.I0(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[18] ),
        .I1(\ogfx_if_lt24_inst/p_10_in ),
        .I2(\ogfx_if_lt24_inst/p_1_in16_in ),
        .I3(\ogfx_if_lt24_inst/p_1_in14_in ),
        .I4(\ogfx_if_lt24_inst/lt24_timer_done ),
        .I5(\status_gts_lsb[7]_i_9_n_0 ),
        .O(\status_gts_lsb[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h888F888888888888)) 
    \status_gts_lsb[7]_i_4 
       (.I0(\ogfx_if_lt24_inst/lt24_timer_done ),
        .I1(\status_gts_lsb[7]_i_10_n_0 ),
        .I2(lt24_cmd_dfill_wr),
        .I3(\ogfx_if_lt24_inst/refresh_trigger ),
        .I4(lt24_cmd_param_rdy),
        .I5(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[10] ),
        .O(\status_gts_lsb[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE00FE00FE00FE)) 
    \status_gts_lsb[7]_i_5 
       (.I0(\ogfx_if_lt24_inst/FSM_onehot_lt24_state_reg_n_0_[8] ),
        .I1(\ogfx_if_lt24_inst/p_0_in18_in ),
        .I2(\ogfx_if_lt24_inst/p_3_in20_in ),
        .I3(\ogfx_if_lt24_inst/lt24_timer_done ),
        .I4(\status_gts_lsb[7]_i_11_n_0 ),
        .I5(lt24_cmd_has_param),
        .O(\status_gts_lsb[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \status_gts_lsb[7]_i_6 
       (.I0(\ogfx_if_lt24_inst/p_1_in4_in ),
        .I1(\ogfx_if_lt24_inst/p_5_in22_in ),
        .I2(\ogfx_if_lt24_inst/lt24_timer_done ),
        .I3(\ogfx_if_lt24_inst/p_1_in2_in ),
        .O(\status_gts_lsb[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFD0DDD0FFD0)) 
    \status_gts_lsb[7]_i_7 
       (.I0(\ogfx_if_lt24_inst/refresh_data_request_reg ),
        .I1(refresh_data_ready),
        .I2(\ogfx_if_lt24_inst/p_2_in11_in ),
        .I3(\ogfx_if_lt24_inst/p_0_in15_in ),
        .I4(\ogfx_if_lt24_inst/lt24_timer_done ),
        .I5(\ogfx_if_lt24_inst/refresh_trigger_clr ),
        .O(\status_gts_lsb[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000D00000)) 
    \status_gts_lsb[7]_i_8 
       (.I0(\ogfx_if_lt24_inst/refresh_data_request_reg ),
        .I1(refresh_data_ready),
        .I2(\ogfx_if_lt24_inst/p_0_in13_in ),
        .I3(\ogfx_if_lt24_inst/lt24_pixel_cnt_done ),
        .I4(\ogfx_if_lt24_inst/lt24_timer_done ),
        .I5(\ogfx_if_lt24_inst/p_1_in ),
        .O(\status_gts_lsb[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8FFA8A8A8A8)) 
    \status_gts_lsb[7]_i_9 
       (.I0(lt24_status[1]),
        .I1(lt24_cmd_has_param),
        .I2(lt24_cmd_param_rdy),
        .I3(\status_gts_lsb[7]_i_12_n_0 ),
        .I4(\FSM_onehot_lt24_state[20]_i_4_n_0 ),
        .I5(\status_gts_lsb[7]_i_13_n_0 ),
        .O(\status_gts_lsb[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \status_gts_msb[1]_i_1 
       (.I0(\ogfx_if_lt24_inst/lt24_state_nxt [4]),
        .I1(\ogfx_if_lt24_inst/lt24_state_nxt [0]),
        .I2(\ogfx_if_lt24_inst/lt24_state_nxt [2]),
        .I3(\ogfx_if_lt24_inst/lt24_state_nxt [3]),
        .I4(\ogfx_if_lt24_inst/p_1_in2_in ),
        .I5(\ogfx_if_lt24_inst/lt24_state_nxt [1]),
        .O(\ogfx_if_lt24_inst/status_gts_msb_wr ));
  LUT2 #(
    .INIT(4'h8)) 
    sw_lut_enable_o_i_1
       (.I0(\ogfx_reg_inst/reg_dec [48]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .O(\ogfx_reg_inst/lut_cfg_wr ));
  (* \PinAttr:I0:HOLD_DETOUR  = "1211" *) 
  (* \PinAttr:I1:HOLD_DETOUR  = "1206" *) 
  (* \PinAttr:I3:HOLD_DETOUR  = "1222" *) 
  (* \PinAttr:I4:HOLD_DETOUR  = "1204" *) 
  (* \PinAttr:I5:HOLD_DETOUR  = "1085" *) 
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    sw_lut_enable_o_i_2
       (.I0(per_addr_i_IBUF[5]),
        .I1(per_addr_i_IBUF[4]),
        .I2(per_addr_i_IBUF[0]),
        .I3(per_addr_i_IBUF[2]),
        .I4(per_addr_i_IBUF[3]),
        .I5(per_addr_i_IBUF[1]),
        .O(\ogfx_reg_inst/reg_dec [48]));
  LUT5 #(
    .INIT(32'h40000000)) 
    \transparent_color[15]_i_1 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[2] ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[3] ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[0] ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/reg_access_reg_n_0_[1] ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in3_in ),
        .O(\ogfx_gpu_inst/ogfx_gpu_reg_inst/transparent_color_wr ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \vid_ram_addr_hi[0]_i_1 
       (.I0(per_din_i_IBUF[0]),
        .I1(vid_ram_addr_hi_wr_dly_i_1__0_n_0),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [16]),
        .I3(\ogfx_reg_inst/vid_ram0_addr_hi [0]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .O(\vid_ram_addr_hi[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \vid_ram_addr_hi[0]_i_1__0 
       (.I0(per_din_i_IBUF[0]),
        .I1(vid_ram_addr_hi_wr_dly_i_1_n_0),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [16]),
        .I3(\ogfx_reg_inst/vid_ram1_addr_hi [0]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .O(\vid_ram_addr_hi[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \vid_ram_addr_hi[1]_i_1 
       (.I0(per_din_i_IBUF[1]),
        .I1(vid_ram_addr_hi_wr_dly_i_1__0_n_0),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [17]),
        .I3(\ogfx_reg_inst/vid_ram0_addr_hi [1]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .O(\vid_ram_addr_hi[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \vid_ram_addr_hi[1]_i_1__0 
       (.I0(per_din_i_IBUF[1]),
        .I1(vid_ram_addr_hi_wr_dly_i_1_n_0),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [17]),
        .I3(\ogfx_reg_inst/vid_ram1_addr_hi [1]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .O(\vid_ram_addr_hi[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \vid_ram_addr_hi[2]_i_1 
       (.I0(per_din_i_IBUF[2]),
        .I1(vid_ram_addr_hi_wr_dly_i_1__0_n_0),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [18]),
        .I3(\ogfx_reg_inst/vid_ram0_addr_hi [2]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .O(\vid_ram_addr_hi[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \vid_ram_addr_hi[2]_i_1__0 
       (.I0(per_din_i_IBUF[2]),
        .I1(vid_ram_addr_hi_wr_dly_i_1_n_0),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [18]),
        .I3(\ogfx_reg_inst/vid_ram1_addr_hi [2]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .O(\vid_ram_addr_hi[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \vid_ram_addr_hi[3]_i_1 
       (.I0(per_din_i_IBUF[3]),
        .I1(vid_ram_addr_hi_wr_dly_i_1__0_n_0),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [19]),
        .I3(\ogfx_reg_inst/vid_ram0_addr_hi [3]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .O(\vid_ram_addr_hi[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \vid_ram_addr_hi[3]_i_1__0 
       (.I0(per_din_i_IBUF[3]),
        .I1(vid_ram_addr_hi_wr_dly_i_1_n_0),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [19]),
        .I3(\ogfx_reg_inst/vid_ram1_addr_hi [3]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .O(\vid_ram_addr_hi[3]_i_1__0_n_0 ));
  (* \PinAttr:I2:HOLD_DETOUR  = "1373" *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFABAA)) 
    \vid_ram_addr_hi[4]_i_1 
       (.I0(vid_ram_addr_hi_wr_dly_i_1__0_n_0),
        .I1(\ogfx_reg_inst/vid_ram0_cfg [4]),
        .I2(dbg_freeze_i_IBUF),
        .I3(vid_ram_data_rd_dly_i_1_n_0),
        .I4(\ogfx_reg_inst/vid_ram0_we ),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\vid_ram_addr_hi[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFABAA)) 
    \vid_ram_addr_hi[4]_i_1__0 
       (.I0(vid_ram_addr_hi_wr_dly_i_1_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_cfg [4]),
        .I2(dbg_freeze_i_IBUF),
        .I3(vid_ram_data_rd_dly_i_1__0_n_0),
        .I4(\ogfx_reg_inst/vid_ram1_we ),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\vid_ram_addr_hi[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \vid_ram_addr_hi[4]_i_2 
       (.I0(per_din_i_IBUF[4]),
        .I1(vid_ram_addr_hi_wr_dly_i_1__0_n_0),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [20]),
        .I3(\ogfx_reg_inst/vid_ram0_addr_hi [4]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .O(\vid_ram_addr_hi[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \vid_ram_addr_hi[4]_i_2__0 
       (.I0(per_din_i_IBUF[4]),
        .I1(vid_ram_addr_hi_wr_dly_i_1_n_0),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [20]),
        .I3(\ogfx_reg_inst/vid_ram1_addr_hi [4]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .O(\vid_ram_addr_hi[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    vid_ram_addr_hi_wr_dly_i_1
       (.I0(vid_ram_addr_hi_wr_dly_i_2__0_n_0),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .O(vid_ram_addr_hi_wr_dly_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vid_ram_addr_hi_wr_dly_i_1__0
       (.I0(\ogfx_reg_inst/reg_dec [86]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .O(vid_ram_addr_hi_wr_dly_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    vid_ram_addr_hi_wr_dly_i_2
       (.I0(per_addr_i_IBUF[1]),
        .I1(per_addr_i_IBUF[3]),
        .I2(per_addr_i_IBUF[5]),
        .I3(per_addr_i_IBUF[4]),
        .I4(per_addr_i_IBUF[0]),
        .I5(per_addr_i_IBUF[2]),
        .O(\ogfx_reg_inst/reg_dec [86]));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    vid_ram_addr_hi_wr_dly_i_2__0
       (.I0(per_addr_i_IBUF[1]),
        .I1(per_addr_i_IBUF[3]),
        .I2(per_addr_i_IBUF[2]),
        .I3(per_addr_i_IBUF[5]),
        .I4(per_addr_i_IBUF[0]),
        .I5(per_addr_i_IBUF[4]),
        .O(vid_ram_addr_hi_wr_dly_i_2__0_n_0));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \vid_ram_addr_lo[0]_i_1 
       (.I0(per_din_i_IBUF[0]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [0]),
        .I2(\ogfx_reg_inst/vid_ram0_addr_lo [0]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_addr_lo[15]_i_3__0_n_0 ),
        .O(\vid_ram_addr_lo[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \vid_ram_addr_lo[0]_i_1__0 
       (.I0(per_din_i_IBUF[0]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [0]),
        .I2(\ogfx_reg_inst/vid_ram1_addr_lo [0]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_addr_lo[15]_i_3_n_0 ),
        .O(\vid_ram_addr_lo[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \vid_ram_addr_lo[10]_i_1 
       (.I0(per_din_i_IBUF[10]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [10]),
        .I2(\ogfx_reg_inst/vid_ram0_addr_lo [10]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_addr_lo[15]_i_3__0_n_0 ),
        .O(\vid_ram_addr_lo[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \vid_ram_addr_lo[10]_i_1__0 
       (.I0(per_din_i_IBUF[10]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [10]),
        .I2(\ogfx_reg_inst/vid_ram1_addr_lo [10]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_addr_lo[15]_i_3_n_0 ),
        .O(\vid_ram_addr_lo[10]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \vid_ram_addr_lo[11]_i_1 
       (.I0(per_din_i_IBUF[11]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [11]),
        .I2(\ogfx_reg_inst/vid_ram0_addr_lo [11]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_addr_lo[15]_i_3__0_n_0 ),
        .O(\vid_ram_addr_lo[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \vid_ram_addr_lo[11]_i_1__0 
       (.I0(per_din_i_IBUF[11]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [11]),
        .I2(\ogfx_reg_inst/vid_ram1_addr_lo [11]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_addr_lo[15]_i_3_n_0 ),
        .O(\vid_ram_addr_lo[11]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \vid_ram_addr_lo[12]_i_1 
       (.I0(per_din_i_IBUF[12]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [12]),
        .I2(\ogfx_reg_inst/vid_ram0_addr_lo [12]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_addr_lo[15]_i_3__0_n_0 ),
        .O(\vid_ram_addr_lo[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \vid_ram_addr_lo[12]_i_1__0 
       (.I0(per_din_i_IBUF[12]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [12]),
        .I2(\ogfx_reg_inst/vid_ram1_addr_lo [12]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_addr_lo[15]_i_3_n_0 ),
        .O(\vid_ram_addr_lo[12]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \vid_ram_addr_lo[13]_i_1 
       (.I0(per_din_i_IBUF[13]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [13]),
        .I2(\ogfx_reg_inst/vid_ram0_addr_lo [13]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_addr_lo[15]_i_3__0_n_0 ),
        .O(\vid_ram_addr_lo[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \vid_ram_addr_lo[13]_i_1__0 
       (.I0(per_din_i_IBUF[13]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [13]),
        .I2(\ogfx_reg_inst/vid_ram1_addr_lo [13]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_addr_lo[15]_i_3_n_0 ),
        .O(\vid_ram_addr_lo[13]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \vid_ram_addr_lo[14]_i_1 
       (.I0(per_din_i_IBUF[14]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [14]),
        .I2(\ogfx_reg_inst/vid_ram0_addr_lo [14]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_addr_lo[15]_i_3__0_n_0 ),
        .O(\vid_ram_addr_lo[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \vid_ram_addr_lo[14]_i_1__0 
       (.I0(per_din_i_IBUF[14]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [14]),
        .I2(\ogfx_reg_inst/vid_ram1_addr_lo [14]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_addr_lo[15]_i_3_n_0 ),
        .O(\vid_ram_addr_lo[14]_i_1__0_n_0 ));
  (* \PinAttr:I2:HOLD_DETOUR  = "1393" *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFABAA)) 
    \vid_ram_addr_lo[15]_i_1 
       (.I0(\vid_ram_addr_lo[15]_i_3__0_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram0_cfg [4]),
        .I2(dbg_freeze_i_IBUF),
        .I3(vid_ram_data_rd_dly_i_1_n_0),
        .I4(\ogfx_reg_inst/vid_ram0_we ),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\vid_ram_addr_lo[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFABAA)) 
    \vid_ram_addr_lo[15]_i_1__0 
       (.I0(\vid_ram_addr_lo[15]_i_3_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram1_cfg [4]),
        .I2(dbg_freeze_i_IBUF),
        .I3(vid_ram_data_rd_dly_i_1__0_n_0),
        .I4(\ogfx_reg_inst/vid_ram1_we ),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\vid_ram_addr_lo[15]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \vid_ram_addr_lo[15]_i_2 
       (.I0(per_din_i_IBUF[15]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [15]),
        .I2(\ogfx_reg_inst/vid_ram0_addr_lo [15]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_addr_lo[15]_i_3__0_n_0 ),
        .O(\vid_ram_addr_lo[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \vid_ram_addr_lo[15]_i_2__0 
       (.I0(per_din_i_IBUF[15]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [15]),
        .I2(\ogfx_reg_inst/vid_ram1_addr_lo [15]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_addr_lo[15]_i_3_n_0 ),
        .O(\vid_ram_addr_lo[15]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \vid_ram_addr_lo[15]_i_3 
       (.I0(\per_dout_o_OBUF[14]_inst_i_7_n_0 ),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .O(\vid_ram_addr_lo[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \vid_ram_addr_lo[15]_i_3__0 
       (.I0(\ogfx_reg_inst/reg_dec [84]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .O(\vid_ram_addr_lo[15]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \vid_ram_addr_lo[15]_i_4 
       (.I0(\vid_ram_line_addr[20]_i_2_n_0 ),
        .I1(vid_ram_data_rd_dly_i_1_n_0),
        .I2(\ogfx_reg_inst/vid_ram0_we ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \vid_ram_addr_lo[15]_i_4__0 
       (.I0(\vid_ram_line_addr[20]_i_2__0_n_0 ),
        .I1(vid_ram_data_rd_dly_i_1__0_n_0),
        .I2(\ogfx_reg_inst/vid_ram1_we ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \vid_ram_addr_lo[1]_i_1 
       (.I0(per_din_i_IBUF[1]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [1]),
        .I2(\ogfx_reg_inst/vid_ram0_addr_lo [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_addr_lo[15]_i_3__0_n_0 ),
        .O(\vid_ram_addr_lo[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \vid_ram_addr_lo[1]_i_1__0 
       (.I0(per_din_i_IBUF[1]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [1]),
        .I2(\ogfx_reg_inst/vid_ram1_addr_lo [1]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_addr_lo[15]_i_3_n_0 ),
        .O(\vid_ram_addr_lo[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \vid_ram_addr_lo[2]_i_1 
       (.I0(per_din_i_IBUF[2]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [2]),
        .I2(\ogfx_reg_inst/vid_ram0_addr_lo [2]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_addr_lo[15]_i_3__0_n_0 ),
        .O(\vid_ram_addr_lo[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \vid_ram_addr_lo[2]_i_1__0 
       (.I0(per_din_i_IBUF[2]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [2]),
        .I2(\ogfx_reg_inst/vid_ram1_addr_lo [2]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_addr_lo[15]_i_3_n_0 ),
        .O(\vid_ram_addr_lo[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \vid_ram_addr_lo[3]_i_1 
       (.I0(per_din_i_IBUF[3]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [3]),
        .I2(\ogfx_reg_inst/vid_ram0_addr_lo [3]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_addr_lo[15]_i_3__0_n_0 ),
        .O(\vid_ram_addr_lo[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \vid_ram_addr_lo[3]_i_1__0 
       (.I0(per_din_i_IBUF[3]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [3]),
        .I2(\ogfx_reg_inst/vid_ram1_addr_lo [3]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_addr_lo[15]_i_3_n_0 ),
        .O(\vid_ram_addr_lo[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \vid_ram_addr_lo[4]_i_1 
       (.I0(per_din_i_IBUF[4]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [4]),
        .I2(\ogfx_reg_inst/vid_ram0_addr_lo [4]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_addr_lo[15]_i_3__0_n_0 ),
        .O(\vid_ram_addr_lo[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \vid_ram_addr_lo[4]_i_1__0 
       (.I0(per_din_i_IBUF[4]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [4]),
        .I2(\ogfx_reg_inst/vid_ram1_addr_lo [4]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_addr_lo[15]_i_3_n_0 ),
        .O(\vid_ram_addr_lo[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \vid_ram_addr_lo[5]_i_1 
       (.I0(per_din_i_IBUF[5]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [5]),
        .I2(\ogfx_reg_inst/vid_ram0_addr_lo [5]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_addr_lo[15]_i_3__0_n_0 ),
        .O(\vid_ram_addr_lo[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \vid_ram_addr_lo[5]_i_1__0 
       (.I0(per_din_i_IBUF[5]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [5]),
        .I2(\ogfx_reg_inst/vid_ram1_addr_lo [5]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_addr_lo[15]_i_3_n_0 ),
        .O(\vid_ram_addr_lo[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \vid_ram_addr_lo[6]_i_1 
       (.I0(per_din_i_IBUF[6]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [6]),
        .I2(\ogfx_reg_inst/vid_ram0_addr_lo [6]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_addr_lo[15]_i_3__0_n_0 ),
        .O(\vid_ram_addr_lo[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \vid_ram_addr_lo[6]_i_1__0 
       (.I0(per_din_i_IBUF[6]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [6]),
        .I2(\ogfx_reg_inst/vid_ram1_addr_lo [6]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_addr_lo[15]_i_3_n_0 ),
        .O(\vid_ram_addr_lo[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \vid_ram_addr_lo[7]_i_1 
       (.I0(per_din_i_IBUF[7]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [7]),
        .I2(\ogfx_reg_inst/vid_ram0_addr_lo [7]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_addr_lo[15]_i_3__0_n_0 ),
        .O(\vid_ram_addr_lo[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \vid_ram_addr_lo[7]_i_1__0 
       (.I0(per_din_i_IBUF[7]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [7]),
        .I2(\ogfx_reg_inst/vid_ram1_addr_lo [7]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_addr_lo[15]_i_3_n_0 ),
        .O(\vid_ram_addr_lo[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \vid_ram_addr_lo[8]_i_1 
       (.I0(per_din_i_IBUF[8]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [8]),
        .I2(\ogfx_reg_inst/vid_ram0_addr_lo [8]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_addr_lo[15]_i_3__0_n_0 ),
        .O(\vid_ram_addr_lo[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \vid_ram_addr_lo[8]_i_1__0 
       (.I0(per_din_i_IBUF[8]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [8]),
        .I2(\ogfx_reg_inst/vid_ram1_addr_lo [8]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_addr_lo[15]_i_3_n_0 ),
        .O(\vid_ram_addr_lo[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \vid_ram_addr_lo[9]_i_1 
       (.I0(per_din_i_IBUF[9]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [9]),
        .I2(\ogfx_reg_inst/vid_ram0_addr_lo [9]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_addr_lo[15]_i_3__0_n_0 ),
        .O(\vid_ram_addr_lo[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \vid_ram_addr_lo[9]_i_1__0 
       (.I0(per_din_i_IBUF[9]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [9]),
        .I2(\ogfx_reg_inst/vid_ram1_addr_lo [9]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_addr_lo[15]_i_3_n_0 ),
        .O(\vid_ram_addr_lo[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \vid_ram_addr_o[0]_i_1 
       (.I0(\vid_ram_addr_o[0]_i_2_n_0 ),
        .I1(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I2(\ogfx_reg_inst/vid_ram_addr_align2 [0]),
        .I3(\ogfx_reg_inst/vid_ram_addr_align3 [0]),
        .I4(\ogfx_reg_inst/vid_ram_addr_align0 [0]),
        .I5(\ogfx_reg_inst/vid_ram_addr_align1 [0]),
        .O(\ogfx_reg_inst/vid_ram_addr_align [0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \vid_ram_addr_o[0]_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0_n_7 ),
        .I1(\ogfx_reg_inst/vid_ram0_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0_n_7 ),
        .I3(\ogfx_reg_inst/vid_ram1_access ),
        .O(\vid_ram_addr_o[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[0]_i_3 
       (.I0(\ogfx_reg_inst/gfx_mode_4_bpp ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_5 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_5 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align2 [0]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[0]_i_4 
       (.I0(next_addr__0_carry_i_16_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_4 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_4 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align3 [0]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[0]_i_5 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_7 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_7 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align0 [0]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[0]_i_6 
       (.I0(next_addr__0_carry_i_12__2_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_6 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_6 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align1 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \vid_ram_addr_o[10]_i_1 
       (.I0(\vid_ram_addr_o[14]_i_5_n_0 ),
        .I1(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I2(\ogfx_reg_inst/vid_ram_addr_align2 [10]),
        .I3(\ogfx_reg_inst/vid_ram_addr_align3 [10]),
        .I4(\ogfx_reg_inst/vid_ram_addr_align0 [10]),
        .I5(\ogfx_reg_inst/vid_ram_addr_align1 [10]),
        .O(\ogfx_reg_inst/vid_ram_addr_align [10]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[10]_i_2 
       (.I0(\ogfx_reg_inst/gfx_mode_4_bpp ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__2_n_7 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__2_n_7 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align2 [10]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[10]_i_3 
       (.I0(next_addr__0_carry_i_16_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__2_n_6 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__2_n_6 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align3 [10]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[10]_i_4 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1_n_5 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1_n_5 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align0 [10]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[10]_i_5 
       (.I0(next_addr__0_carry_i_12__2_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1_n_4 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1_n_4 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align1 [10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \vid_ram_addr_o[11]_i_1 
       (.I0(\vid_ram_addr_o[15]_i_5_n_0 ),
        .I1(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I2(\ogfx_reg_inst/vid_ram_addr_align2 [11]),
        .I3(\ogfx_reg_inst/vid_ram_addr_align3 [11]),
        .I4(\ogfx_reg_inst/vid_ram_addr_align0 [11]),
        .I5(\ogfx_reg_inst/vid_ram_addr_align1 [11]),
        .O(\ogfx_reg_inst/vid_ram_addr_align [11]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[11]_i_2 
       (.I0(\ogfx_reg_inst/gfx_mode_4_bpp ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__2_n_6 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__2_n_6 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align2 [11]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[11]_i_3 
       (.I0(next_addr__0_carry_i_16_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__2_n_5 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__2_n_5 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align3 [11]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[11]_i_4 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1_n_4 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1_n_4 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align0 [11]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[11]_i_5 
       (.I0(next_addr__0_carry_i_12__2_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__2_n_7 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__2_n_7 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align1 [11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \vid_ram_addr_o[12]_i_1 
       (.I0(\vid_ram_addr_o[16]_i_6_n_0 ),
        .I1(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I2(\ogfx_reg_inst/vid_ram_addr_align2 [12]),
        .I3(\ogfx_reg_inst/vid_ram_addr_align3 [12]),
        .I4(\ogfx_reg_inst/vid_ram_addr_align0 [12]),
        .I5(\ogfx_reg_inst/vid_ram_addr_align1 [12]),
        .O(\ogfx_reg_inst/vid_ram_addr_align [12]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[12]_i_2 
       (.I0(\ogfx_reg_inst/gfx_mode_4_bpp ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__2_n_5 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__2_n_5 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align2 [12]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[12]_i_3 
       (.I0(next_addr__0_carry_i_16_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__2_n_4 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__2_n_4 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align3 [12]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[12]_i_4 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__2_n_7 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__2_n_7 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align0 [12]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[12]_i_5 
       (.I0(next_addr__0_carry_i_12__2_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__2_n_6 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__2_n_6 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align1 [12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFC)) 
    \vid_ram_addr_o[13]_i_1 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram_addr_align37_out [13]),
        .I2(\ogfx_reg_inst/vid_ram_addr_align2 [13]),
        .I3(\ogfx_reg_inst/vid_ram_addr_align3 [13]),
        .I4(\vid_ram_addr_o[13]_i_5_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram_addr_align1 [13]),
        .O(\ogfx_reg_inst/vid_ram_addr_align [13]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[13]_i_2 
       (.I0(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__3_n_6 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__3_n_6 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align37_out [13]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[13]_i_3 
       (.I0(\ogfx_reg_inst/gfx_mode_4_bpp ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__2_n_4 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__2_n_4 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align2 [13]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[13]_i_4 
       (.I0(next_addr__0_carry_i_16_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__3_n_7 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__3_n_7 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align3 [13]));
  LUT4 #(
    .INIT(16'hF888)) 
    \vid_ram_addr_o[13]_i_5 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__2_n_6 ),
        .I1(\ogfx_reg_inst/vid_ram0_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__2_n_6 ),
        .I3(\ogfx_reg_inst/vid_ram1_access ),
        .O(\vid_ram_addr_o[13]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[13]_i_6 
       (.I0(next_addr__0_carry_i_12__2_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__2_n_5 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__2_n_5 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align1 [13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFC)) 
    \vid_ram_addr_o[14]_i_1 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram_addr_align37_out [14]),
        .I2(\ogfx_reg_inst/vid_ram_addr_align2 [14]),
        .I3(\ogfx_reg_inst/vid_ram_addr_align3 [14]),
        .I4(\vid_ram_addr_o[14]_i_5_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram_addr_align1 [14]),
        .O(\ogfx_reg_inst/vid_ram_addr_align [14]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[14]_i_2 
       (.I0(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__3_n_5 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__3_n_5 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align37_out [14]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[14]_i_3 
       (.I0(\ogfx_reg_inst/gfx_mode_4_bpp ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__3_n_7 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__3_n_7 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align2 [14]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[14]_i_4 
       (.I0(next_addr__0_carry_i_16_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__3_n_6 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__3_n_6 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align3 [14]));
  LUT4 #(
    .INIT(16'hF888)) 
    \vid_ram_addr_o[14]_i_5 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__2_n_5 ),
        .I1(\ogfx_reg_inst/vid_ram0_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__2_n_5 ),
        .I3(\ogfx_reg_inst/vid_ram1_access ),
        .O(\vid_ram_addr_o[14]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[14]_i_6 
       (.I0(next_addr__0_carry_i_12__2_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__2_n_4 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__2_n_4 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align1 [14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFC)) 
    \vid_ram_addr_o[15]_i_1 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram_addr_align37_out [15]),
        .I2(\ogfx_reg_inst/vid_ram_addr_align2 [15]),
        .I3(\ogfx_reg_inst/vid_ram_addr_align3 [15]),
        .I4(\vid_ram_addr_o[15]_i_5_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram_addr_align1 [15]),
        .O(\ogfx_reg_inst/vid_ram_addr_align [15]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[15]_i_2 
       (.I0(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__3_n_4 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__3_n_4 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align37_out [15]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[15]_i_3 
       (.I0(\ogfx_reg_inst/gfx_mode_4_bpp ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__3_n_6 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__3_n_6 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align2 [15]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[15]_i_4 
       (.I0(next_addr__0_carry_i_16_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__3_n_5 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__3_n_5 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align3 [15]));
  LUT4 #(
    .INIT(16'hF888)) 
    \vid_ram_addr_o[15]_i_5 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__2_n_4 ),
        .I1(\ogfx_reg_inst/vid_ram0_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__2_n_4 ),
        .I3(\ogfx_reg_inst/vid_ram1_access ),
        .O(\vid_ram_addr_o[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[15]_i_6 
       (.I0(next_addr__0_carry_i_12__2_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__3_n_7 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__3_n_7 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align1 [15]));
  LUT2 #(
    .INIT(4'hE)) 
    \vid_ram_addr_o[16]_i_1 
       (.I0(\ogfx_reg_inst/vid_ram0_access ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .O(\ogfx_reg_inst/vid_ram_access ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFC)) 
    \vid_ram_addr_o[16]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram_addr_align37_out [16]),
        .I2(\ogfx_reg_inst/vid_ram_addr_align2 [16]),
        .I3(\ogfx_reg_inst/vid_ram_addr_align3 [16]),
        .I4(\vid_ram_addr_o[16]_i_6_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram_addr_align1 [16]),
        .O(\ogfx_reg_inst/vid_ram_addr_align [16]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[16]_i_3 
       (.I0(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__4_n_7 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__4_n_7 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align37_out [16]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[16]_i_4 
       (.I0(\ogfx_reg_inst/gfx_mode_4_bpp ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__3_n_5 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__3_n_5 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align2 [16]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[16]_i_5 
       (.I0(next_addr__0_carry_i_16_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__3_n_4 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__3_n_4 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align3 [16]));
  LUT4 #(
    .INIT(16'hF888)) 
    \vid_ram_addr_o[16]_i_6 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__3_n_7 ),
        .I1(\ogfx_reg_inst/vid_ram0_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__3_n_7 ),
        .I3(\ogfx_reg_inst/vid_ram1_access ),
        .O(\vid_ram_addr_o[16]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[16]_i_7 
       (.I0(next_addr__0_carry_i_12__2_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__3_n_6 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__3_n_6 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align1 [16]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \vid_ram_addr_o[1]_i_1 
       (.I0(\vid_ram_addr_o[1]_i_2_n_0 ),
        .I1(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I2(\ogfx_reg_inst/vid_ram_addr_align2 [1]),
        .I3(\ogfx_reg_inst/vid_ram_addr_align3 [1]),
        .I4(\ogfx_reg_inst/vid_ram_addr_align0 [1]),
        .I5(\ogfx_reg_inst/vid_ram_addr_align1 [1]),
        .O(\ogfx_reg_inst/vid_ram_addr_align [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \vid_ram_addr_o[1]_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0_n_6 ),
        .I1(\ogfx_reg_inst/vid_ram0_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0_n_6 ),
        .I3(\ogfx_reg_inst/vid_ram1_access ),
        .O(\vid_ram_addr_o[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[1]_i_3 
       (.I0(\ogfx_reg_inst/gfx_mode_4_bpp ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_4 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_4 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align2 [1]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[1]_i_4 
       (.I0(next_addr__0_carry_i_16_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0_n_7 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0_n_7 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align3 [1]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[1]_i_5 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_6 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_6 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align0 [1]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[1]_i_6 
       (.I0(next_addr__0_carry_i_12__2_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_5 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_5 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align1 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \vid_ram_addr_o[2]_i_1 
       (.I0(\vid_ram_addr_o[2]_i_2_n_0 ),
        .I1(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I2(\ogfx_reg_inst/vid_ram_addr_align2 [2]),
        .I3(\ogfx_reg_inst/vid_ram_addr_align3 [2]),
        .I4(\ogfx_reg_inst/vid_ram_addr_align0 [2]),
        .I5(\ogfx_reg_inst/vid_ram_addr_align1 [2]),
        .O(\ogfx_reg_inst/vid_ram_addr_align [2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \vid_ram_addr_o[2]_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0_n_5 ),
        .I1(\ogfx_reg_inst/vid_ram0_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0_n_5 ),
        .I3(\ogfx_reg_inst/vid_ram1_access ),
        .O(\vid_ram_addr_o[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[2]_i_3 
       (.I0(\ogfx_reg_inst/gfx_mode_4_bpp ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0_n_7 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0_n_7 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align2 [2]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[2]_i_4 
       (.I0(next_addr__0_carry_i_16_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0_n_6 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0_n_6 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align3 [2]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[2]_i_5 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_5 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_5 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align0 [2]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[2]_i_6 
       (.I0(next_addr__0_carry_i_12__2_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_4 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_4 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align1 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \vid_ram_addr_o[3]_i_1 
       (.I0(\vid_ram_addr_o[3]_i_2_n_0 ),
        .I1(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I2(\ogfx_reg_inst/vid_ram_addr_align2 [3]),
        .I3(\ogfx_reg_inst/vid_ram_addr_align3 [3]),
        .I4(\ogfx_reg_inst/vid_ram_addr_align0 [3]),
        .I5(\ogfx_reg_inst/vid_ram_addr_align1 [3]),
        .O(\ogfx_reg_inst/vid_ram_addr_align [3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \vid_ram_addr_o[3]_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0_n_4 ),
        .I1(\ogfx_reg_inst/vid_ram0_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0_n_4 ),
        .I3(\ogfx_reg_inst/vid_ram1_access ),
        .O(\vid_ram_addr_o[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[3]_i_3 
       (.I0(\ogfx_reg_inst/gfx_mode_4_bpp ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0_n_6 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0_n_6 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align2 [3]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[3]_i_4 
       (.I0(next_addr__0_carry_i_16_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0_n_5 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0_n_5 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align3 [3]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[3]_i_5 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_4 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_4 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align0 [3]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[3]_i_6 
       (.I0(next_addr__0_carry_i_12__2_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0_n_7 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0_n_7 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align1 [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \vid_ram_addr_o[4]_i_1 
       (.I0(\vid_ram_addr_o[4]_i_2_n_0 ),
        .I1(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I2(\ogfx_reg_inst/vid_ram_addr_align2 [4]),
        .I3(\ogfx_reg_inst/vid_ram_addr_align3 [4]),
        .I4(\ogfx_reg_inst/vid_ram_addr_align0 [4]),
        .I5(\ogfx_reg_inst/vid_ram_addr_align1 [4]),
        .O(\ogfx_reg_inst/vid_ram_addr_align [4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \vid_ram_addr_o[4]_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1_n_7 ),
        .I1(\ogfx_reg_inst/vid_ram0_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1_n_7 ),
        .I3(\ogfx_reg_inst/vid_ram1_access ),
        .O(\vid_ram_addr_o[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[4]_i_3 
       (.I0(\ogfx_reg_inst/gfx_mode_4_bpp ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0_n_5 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0_n_5 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align2 [4]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[4]_i_4 
       (.I0(next_addr__0_carry_i_16_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0_n_4 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0_n_4 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align3 [4]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[4]_i_5 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0_n_7 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0_n_7 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align0 [4]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[4]_i_6 
       (.I0(next_addr__0_carry_i_12__2_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0_n_6 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0_n_6 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align1 [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \vid_ram_addr_o[5]_i_1 
       (.I0(\vid_ram_addr_o[5]_i_2_n_0 ),
        .I1(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I2(\ogfx_reg_inst/vid_ram_addr_align2 [5]),
        .I3(\ogfx_reg_inst/vid_ram_addr_align3 [5]),
        .I4(\ogfx_reg_inst/vid_ram_addr_align0 [5]),
        .I5(\ogfx_reg_inst/vid_ram_addr_align1 [5]),
        .O(\ogfx_reg_inst/vid_ram_addr_align [5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \vid_ram_addr_o[5]_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1_n_6 ),
        .I1(\ogfx_reg_inst/vid_ram0_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1_n_6 ),
        .I3(\ogfx_reg_inst/vid_ram1_access ),
        .O(\vid_ram_addr_o[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[5]_i_3 
       (.I0(\ogfx_reg_inst/gfx_mode_4_bpp ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0_n_4 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0_n_4 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align2 [5]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[5]_i_4 
       (.I0(next_addr__0_carry_i_16_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1_n_7 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1_n_7 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align3 [5]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[5]_i_5 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0_n_6 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0_n_6 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align0 [5]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[5]_i_6 
       (.I0(next_addr__0_carry_i_12__2_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0_n_5 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0_n_5 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align1 [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \vid_ram_addr_o[6]_i_1 
       (.I0(\vid_ram_addr_o[6]_i_2_n_0 ),
        .I1(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I2(\ogfx_reg_inst/vid_ram_addr_align2 [6]),
        .I3(\ogfx_reg_inst/vid_ram_addr_align3 [6]),
        .I4(\ogfx_reg_inst/vid_ram_addr_align0 [6]),
        .I5(\ogfx_reg_inst/vid_ram_addr_align1 [6]),
        .O(\ogfx_reg_inst/vid_ram_addr_align [6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \vid_ram_addr_o[6]_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1_n_5 ),
        .I1(\ogfx_reg_inst/vid_ram0_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1_n_5 ),
        .I3(\ogfx_reg_inst/vid_ram1_access ),
        .O(\vid_ram_addr_o[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[6]_i_3 
       (.I0(\ogfx_reg_inst/gfx_mode_4_bpp ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1_n_7 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1_n_7 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align2 [6]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[6]_i_4 
       (.I0(next_addr__0_carry_i_16_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1_n_6 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1_n_6 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align3 [6]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[6]_i_5 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0_n_5 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0_n_5 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align0 [6]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[6]_i_6 
       (.I0(next_addr__0_carry_i_12__2_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0_n_4 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0_n_4 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align1 [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \vid_ram_addr_o[7]_i_1 
       (.I0(\vid_ram_addr_o[7]_i_2_n_0 ),
        .I1(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I2(\ogfx_reg_inst/vid_ram_addr_align2 [7]),
        .I3(\ogfx_reg_inst/vid_ram_addr_align3 [7]),
        .I4(\ogfx_reg_inst/vid_ram_addr_align0 [7]),
        .I5(\ogfx_reg_inst/vid_ram_addr_align1 [7]),
        .O(\ogfx_reg_inst/vid_ram_addr_align [7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \vid_ram_addr_o[7]_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1_n_4 ),
        .I1(\ogfx_reg_inst/vid_ram0_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1_n_4 ),
        .I3(\ogfx_reg_inst/vid_ram1_access ),
        .O(\vid_ram_addr_o[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[7]_i_3 
       (.I0(\ogfx_reg_inst/gfx_mode_4_bpp ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1_n_6 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1_n_6 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align2 [7]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[7]_i_4 
       (.I0(next_addr__0_carry_i_16_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1_n_5 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1_n_5 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align3 [7]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[7]_i_5 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__0_n_4 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__0_n_4 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align0 [7]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[7]_i_6 
       (.I0(next_addr__0_carry_i_12__2_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1_n_7 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1_n_7 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align1 [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \vid_ram_addr_o[8]_i_1 
       (.I0(\vid_ram_addr_o[8]_i_2_n_0 ),
        .I1(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I2(\ogfx_reg_inst/vid_ram_addr_align2 [8]),
        .I3(\ogfx_reg_inst/vid_ram_addr_align3 [8]),
        .I4(\ogfx_reg_inst/vid_ram_addr_align0 [8]),
        .I5(\ogfx_reg_inst/vid_ram_addr_align1 [8]),
        .O(\ogfx_reg_inst/vid_ram_addr_align [8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \vid_ram_addr_o[8]_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__2_n_7 ),
        .I1(\ogfx_reg_inst/vid_ram0_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__2_n_7 ),
        .I3(\ogfx_reg_inst/vid_ram1_access ),
        .O(\vid_ram_addr_o[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[8]_i_3 
       (.I0(\ogfx_reg_inst/gfx_mode_4_bpp ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1_n_5 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1_n_5 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align2 [8]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[8]_i_4 
       (.I0(next_addr__0_carry_i_16_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1_n_4 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1_n_4 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align3 [8]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[8]_i_5 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1_n_7 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1_n_7 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align0 [8]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[8]_i_6 
       (.I0(next_addr__0_carry_i_12__2_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1_n_6 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1_n_6 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align1 [8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \vid_ram_addr_o[9]_i_1 
       (.I0(\vid_ram_addr_o[13]_i_5_n_0 ),
        .I1(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I2(\ogfx_reg_inst/vid_ram_addr_align2 [9]),
        .I3(\ogfx_reg_inst/vid_ram_addr_align3 [9]),
        .I4(\ogfx_reg_inst/vid_ram_addr_align0 [9]),
        .I5(\ogfx_reg_inst/vid_ram_addr_align1 [9]),
        .O(\ogfx_reg_inst/vid_ram_addr_align [9]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[9]_i_2 
       (.I0(\ogfx_reg_inst/gfx_mode_4_bpp ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1_n_4 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1_n_4 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align2 [9]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[9]_i_3 
       (.I0(next_addr__0_carry_i_16_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__2_n_7 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__2_n_7 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align3 [9]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[9]_i_4 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1_n_6 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1_n_6 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align0 [9]));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \vid_ram_addr_o[9]_i_5 
       (.I0(next_addr__0_carry_i_12__2_n_0),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry__1_n_5 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry__1_n_5 ),
        .O(\ogfx_reg_inst/vid_ram_addr_align1 [9]));
  OBUF \vid_ram_addr_o_OBUF[0]_inst 
       (.I(vid_ram_addr_o_OBUF[0]),
        .O(vid_ram_addr_o[0]));
  LUT6 #(
    .INIT(64'hFFE0FFE0FFFFFFE0)) 
    \vid_ram_addr_o_OBUF[0]_inst_i_1 
       (.I0(\ogfx_reg_inst/vid_ram0_ce ),
        .I1(\ogfx_reg_inst/vid_ram1_ce ),
        .I2(vid_ram_sw_addr[0]),
        .I3(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [0]),
        .I4(vid_ram_refr_dout_rdy_nxt),
        .I5(\vid_ram_addr_o_OBUF[0]_inst_i_3_n_0 ),
        .O(vid_ram_addr_o_OBUF[0]));
  LUT6 #(
    .INIT(64'hAAAAA8AA00000800)) 
    \vid_ram_addr_o_OBUF[0]_inst_i_2 
       (.I0(vid_ram_gpu_dout_rdy_nxt),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [4]),
        .O(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [0]));
  LUT6 #(
    .INIT(64'h0000000027777777)) 
    \vid_ram_addr_o_OBUF[0]_inst_i_3 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[0] ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[1] ),
        .I3(gfx_mode[1]),
        .I4(gfx_mode[0]),
        .I5(\vid_ram_addr_o_OBUF[0]_inst_i_4_n_0 ),
        .O(\vid_ram_addr_o_OBUF[0]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000ACF00000AC0)) 
    \vid_ram_addr_o_OBUF[0]_inst_i_4 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[2] ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[3] ),
        .I2(gfx_mode[0]),
        .I3(gfx_mode[1]),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[4] ),
        .O(\vid_ram_addr_o_OBUF[0]_inst_i_4_n_0 ));
  OBUF \vid_ram_addr_o_OBUF[10]_inst 
       (.I(vid_ram_addr_o_OBUF[10]),
        .O(vid_ram_addr_o[10]));
  LUT6 #(
    .INIT(64'hFFE0FFE0FFFFFFE0)) 
    \vid_ram_addr_o_OBUF[10]_inst_i_1 
       (.I0(\ogfx_reg_inst/vid_ram0_ce ),
        .I1(\ogfx_reg_inst/vid_ram1_ce ),
        .I2(vid_ram_sw_addr[10]),
        .I3(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [10]),
        .I4(vid_ram_refr_dout_rdy_nxt),
        .I5(\vid_ram_addr_o_OBUF[10]_inst_i_3_n_0 ),
        .O(vid_ram_addr_o_OBUF[10]));
  LUT6 #(
    .INIT(64'hAAAAA8AA00000800)) 
    \vid_ram_addr_o_OBUF[10]_inst_i_2 
       (.I0(vid_ram_gpu_dout_rdy_nxt),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [10]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [14]),
        .O(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [10]));
  LUT6 #(
    .INIT(64'h0000000027777777)) 
    \vid_ram_addr_o_OBUF[10]_inst_i_3 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[10] ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[11] ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I5(\vid_ram_addr_o_OBUF[10]_inst_i_4_n_0 ),
        .O(\vid_ram_addr_o_OBUF[10]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000CAF00000CA0)) 
    \vid_ram_addr_o_OBUF[10]_inst_i_4 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[13] ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[12] ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[14] ),
        .O(\vid_ram_addr_o_OBUF[10]_inst_i_4_n_0 ));
  OBUF \vid_ram_addr_o_OBUF[11]_inst 
       (.I(vid_ram_addr_o_OBUF[11]),
        .O(vid_ram_addr_o[11]));
  LUT6 #(
    .INIT(64'hFFFFFFE0FFE0FFE0)) 
    \vid_ram_addr_o_OBUF[11]_inst_i_1 
       (.I0(\ogfx_reg_inst/vid_ram0_ce ),
        .I1(\ogfx_reg_inst/vid_ram1_ce ),
        .I2(vid_ram_sw_addr[11]),
        .I3(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [11]),
        .I4(vid_ram_refr_dout_rdy_nxt),
        .I5(vid_ram_refr_addr[11]),
        .O(vid_ram_addr_o_OBUF[11]));
  LUT6 #(
    .INIT(64'hAAAAA8AA00000800)) 
    \vid_ram_addr_o_OBUF[11]_inst_i_2 
       (.I0(vid_ram_gpu_dout_rdy_nxt),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [11]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [15]),
        .O(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [11]));
  LUT6 #(
    .INIT(64'hFFFFFFFF8888D888)) 
    \vid_ram_addr_o_OBUF[11]_inst_i_3 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[11] ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[14] ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I5(\vid_ram_addr_o_OBUF[11]_inst_i_4_n_0 ),
        .O(vid_ram_refr_addr[11]));
  LUT6 #(
    .INIT(64'h0A000C0F0A000C00)) 
    \vid_ram_addr_o_OBUF[11]_inst_i_4 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[12] ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[13] ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[15] ),
        .O(\vid_ram_addr_o_OBUF[11]_inst_i_4_n_0 ));
  OBUF \vid_ram_addr_o_OBUF[12]_inst 
       (.I(vid_ram_addr_o_OBUF[12]),
        .O(vid_ram_addr_o[12]));
  LUT6 #(
    .INIT(64'hFFE0FFE0FFFFFFE0)) 
    \vid_ram_addr_o_OBUF[12]_inst_i_1 
       (.I0(\ogfx_reg_inst/vid_ram0_ce ),
        .I1(\ogfx_reg_inst/vid_ram1_ce ),
        .I2(vid_ram_sw_addr[12]),
        .I3(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [12]),
        .I4(vid_ram_refr_dout_rdy_nxt),
        .I5(\vid_ram_addr_o_OBUF[12]_inst_i_3_n_0 ),
        .O(vid_ram_addr_o_OBUF[12]));
  LUT6 #(
    .INIT(64'hAAAAA8AA00000800)) 
    \vid_ram_addr_o_OBUF[12]_inst_i_2 
       (.I0(vid_ram_gpu_dout_rdy_nxt),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [12]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [16]),
        .O(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [12]));
  LUT6 #(
    .INIT(64'h0000000027777777)) 
    \vid_ram_addr_o_OBUF[12]_inst_i_3 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[12] ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[13] ),
        .I3(gfx_mode[1]),
        .I4(gfx_mode[0]),
        .I5(\vid_ram_addr_o_OBUF[12]_inst_i_4_n_0 ),
        .O(\vid_ram_addr_o_OBUF[12]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000A0C0F000A0C00)) 
    \vid_ram_addr_o_OBUF[12]_inst_i_4 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[15] ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[14] ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(gfx_mode[1]),
        .I4(gfx_mode[0]),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[16] ),
        .O(\vid_ram_addr_o_OBUF[12]_inst_i_4_n_0 ));
  OBUF \vid_ram_addr_o_OBUF[13]_inst 
       (.I(vid_ram_addr_o_OBUF[13]),
        .O(vid_ram_addr_o[13]));
  LUT6 #(
    .INIT(64'hFFE0FFE0FFFFFFE0)) 
    \vid_ram_addr_o_OBUF[13]_inst_i_1 
       (.I0(\ogfx_reg_inst/vid_ram0_ce ),
        .I1(\ogfx_reg_inst/vid_ram1_ce ),
        .I2(vid_ram_sw_addr[13]),
        .I3(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [13]),
        .I4(vid_ram_refr_dout_rdy_nxt),
        .I5(\vid_ram_addr_o_OBUF[13]_inst_i_3_n_0 ),
        .O(vid_ram_addr_o_OBUF[13]));
  LUT6 #(
    .INIT(64'hAAAAA8AA00000800)) 
    \vid_ram_addr_o_OBUF[13]_inst_i_2 
       (.I0(vid_ram_gpu_dout_rdy_nxt),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [13]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [17]),
        .O(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [13]));
  LUT6 #(
    .INIT(64'h000000003313FFDF)) 
    \vid_ram_addr_o_OBUF[13]_inst_i_3 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[15] ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[13] ),
        .I5(\vid_ram_addr_o_OBUF[13]_inst_i_4_n_0 ),
        .O(\vid_ram_addr_o_OBUF[13]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00AF000C00A0000C)) 
    \vid_ram_addr_o_OBUF[13]_inst_i_4 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[14] ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[17] ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[16] ),
        .O(\vid_ram_addr_o_OBUF[13]_inst_i_4_n_0 ));
  OBUF \vid_ram_addr_o_OBUF[14]_inst 
       (.I(vid_ram_addr_o_OBUF[14]),
        .O(vid_ram_addr_o[14]));
  LUT6 #(
    .INIT(64'hFFFFFFE0FFE0FFE0)) 
    \vid_ram_addr_o_OBUF[14]_inst_i_1 
       (.I0(\ogfx_reg_inst/vid_ram0_ce ),
        .I1(\ogfx_reg_inst/vid_ram1_ce ),
        .I2(vid_ram_sw_addr[14]),
        .I3(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [14]),
        .I4(vid_ram_refr_dout_rdy_nxt),
        .I5(vid_ram_refr_addr[14]),
        .O(vid_ram_addr_o_OBUF[14]));
  LUT6 #(
    .INIT(64'hAAAAA8AA00000800)) 
    \vid_ram_addr_o_OBUF[14]_inst_i_2 
       (.I0(vid_ram_gpu_dout_rdy_nxt),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [14]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [18]),
        .O(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFD8888888)) 
    \vid_ram_addr_o_OBUF[14]_inst_i_3 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[14] ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[15] ),
        .I3(gfx_mode[1]),
        .I4(gfx_mode[0]),
        .I5(\vid_ram_addr_o_OBUF[14]_inst_i_4_n_0 ),
        .O(vid_ram_refr_addr[14]));
  LUT6 #(
    .INIT(64'h000A0C0F000A0C00)) 
    \vid_ram_addr_o_OBUF[14]_inst_i_4 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[17] ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[16] ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(gfx_mode[1]),
        .I4(gfx_mode[0]),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[18] ),
        .O(\vid_ram_addr_o_OBUF[14]_inst_i_4_n_0 ));
  OBUF \vid_ram_addr_o_OBUF[15]_inst 
       (.I(vid_ram_addr_o_OBUF[15]),
        .O(vid_ram_addr_o[15]));
  LUT6 #(
    .INIT(64'hFFE0FFE0FFFFFFE0)) 
    \vid_ram_addr_o_OBUF[15]_inst_i_1 
       (.I0(\ogfx_reg_inst/vid_ram0_ce ),
        .I1(\ogfx_reg_inst/vid_ram1_ce ),
        .I2(vid_ram_sw_addr[15]),
        .I3(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [15]),
        .I4(vid_ram_refr_dout_rdy_nxt),
        .I5(\vid_ram_addr_o_OBUF[15]_inst_i_3_n_0 ),
        .O(vid_ram_addr_o_OBUF[15]));
  LUT6 #(
    .INIT(64'hAAAAA8AA00000800)) 
    \vid_ram_addr_o_OBUF[15]_inst_i_2 
       (.I0(vid_ram_gpu_dout_rdy_nxt),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [15]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [19]),
        .O(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [15]));
  LUT6 #(
    .INIT(64'h0000000077772777)) 
    \vid_ram_addr_o_OBUF[15]_inst_i_3 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[15] ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[18] ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I5(\vid_ram_addr_o_OBUF[15]_inst_i_4_n_0 ),
        .O(\vid_ram_addr_o_OBUF[15]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A000C0F0A000C00)) 
    \vid_ram_addr_o_OBUF[15]_inst_i_4 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[16] ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[17] ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[19] ),
        .O(\vid_ram_addr_o_OBUF[15]_inst_i_4_n_0 ));
  OBUF \vid_ram_addr_o_OBUF[16]_inst 
       (.I(vid_ram_addr_o_OBUF[16]),
        .O(vid_ram_addr_o[16]));
  LUT6 #(
    .INIT(64'hFFFFFFE0FFE0FFE0)) 
    \vid_ram_addr_o_OBUF[16]_inst_i_1 
       (.I0(\ogfx_reg_inst/vid_ram0_ce ),
        .I1(\ogfx_reg_inst/vid_ram1_ce ),
        .I2(vid_ram_sw_addr[16]),
        .I3(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [16]),
        .I4(vid_ram_refr_dout_rdy_nxt),
        .I5(vid_ram_refr_addr[16]),
        .O(vid_ram_addr_o_OBUF[16]));
  LUT6 #(
    .INIT(64'hAAAAA8AA00000800)) 
    \vid_ram_addr_o_OBUF[16]_inst_i_2 
       (.I0(vid_ram_gpu_dout_rdy_nxt),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [16]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [20]),
        .O(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [16]));
  LUT6 #(
    .INIT(64'hFFFFFFFF8888D888)) 
    \vid_ram_addr_o_OBUF[16]_inst_i_3 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[16] ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[19] ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I5(\vid_ram_addr_o_OBUF[16]_inst_i_4_n_0 ),
        .O(vid_ram_refr_addr[16]));
  LUT6 #(
    .INIT(64'h0000C0FA0000C00A)) 
    \vid_ram_addr_o_OBUF[16]_inst_i_4 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[20] ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[17] ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[18] ),
        .O(\vid_ram_addr_o_OBUF[16]_inst_i_4_n_0 ));
  OBUF \vid_ram_addr_o_OBUF[1]_inst 
       (.I(vid_ram_addr_o_OBUF[1]),
        .O(vid_ram_addr_o[1]));
  LUT6 #(
    .INIT(64'hFFE0FFE0FFFFFFE0)) 
    \vid_ram_addr_o_OBUF[1]_inst_i_1 
       (.I0(\ogfx_reg_inst/vid_ram0_ce ),
        .I1(\ogfx_reg_inst/vid_ram1_ce ),
        .I2(vid_ram_sw_addr[1]),
        .I3(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [1]),
        .I4(vid_ram_refr_dout_rdy_nxt),
        .I5(\vid_ram_addr_o_OBUF[1]_inst_i_3_n_0 ),
        .O(vid_ram_addr_o_OBUF[1]));
  LUT6 #(
    .INIT(64'hAAAAA8AA00000800)) 
    \vid_ram_addr_o_OBUF[1]_inst_i_2 
       (.I0(vid_ram_gpu_dout_rdy_nxt),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [1]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [5]),
        .O(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [1]));
  LUT6 #(
    .INIT(64'h0000000077277777)) 
    \vid_ram_addr_o_OBUF[1]_inst_i_3 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[1] ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[4] ),
        .I5(\vid_ram_addr_o_OBUF[1]_inst_i_4_n_0 ),
        .O(\vid_ram_addr_o_OBUF[1]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0AF0000C0A0)) 
    \vid_ram_addr_o_OBUF[1]_inst_i_4 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[3] ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[2] ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[5] ),
        .O(\vid_ram_addr_o_OBUF[1]_inst_i_4_n_0 ));
  OBUF \vid_ram_addr_o_OBUF[2]_inst 
       (.I(vid_ram_addr_o_OBUF[2]),
        .O(vid_ram_addr_o[2]));
  LUT6 #(
    .INIT(64'hFFFFFFE0FFE0FFE0)) 
    \vid_ram_addr_o_OBUF[2]_inst_i_1 
       (.I0(\ogfx_reg_inst/vid_ram0_ce ),
        .I1(\ogfx_reg_inst/vid_ram1_ce ),
        .I2(vid_ram_sw_addr[2]),
        .I3(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [2]),
        .I4(vid_ram_refr_dout_rdy_nxt),
        .I5(vid_ram_refr_addr[2]),
        .O(vid_ram_addr_o_OBUF[2]));
  LUT6 #(
    .INIT(64'hAAAAA8AA00000800)) 
    \vid_ram_addr_o_OBUF[2]_inst_i_2 
       (.I0(vid_ram_gpu_dout_rdy_nxt),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [2]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [6]),
        .O(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF8888D888)) 
    \vid_ram_addr_o_OBUF[2]_inst_i_3 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[2] ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[5] ),
        .I3(gfx_mode[0]),
        .I4(gfx_mode[1]),
        .I5(\vid_ram_addr_o_OBUF[2]_inst_i_4_n_0 ),
        .O(vid_ram_refr_addr[2]));
  LUT6 #(
    .INIT(64'h2033200320302000)) 
    \vid_ram_addr_o_OBUF[2]_inst_i_4 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[3] ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I2(gfx_mode[1]),
        .I3(gfx_mode[0]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[4] ),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[6] ),
        .O(\vid_ram_addr_o_OBUF[2]_inst_i_4_n_0 ));
  OBUF \vid_ram_addr_o_OBUF[3]_inst 
       (.I(vid_ram_addr_o_OBUF[3]),
        .O(vid_ram_addr_o[3]));
  LUT6 #(
    .INIT(64'hFFE0FFE0FFFFFFE0)) 
    \vid_ram_addr_o_OBUF[3]_inst_i_1 
       (.I0(\ogfx_reg_inst/vid_ram0_ce ),
        .I1(\ogfx_reg_inst/vid_ram1_ce ),
        .I2(vid_ram_sw_addr[3]),
        .I3(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [3]),
        .I4(vid_ram_refr_dout_rdy_nxt),
        .I5(\vid_ram_addr_o_OBUF[3]_inst_i_3_n_0 ),
        .O(vid_ram_addr_o_OBUF[3]));
  LUT6 #(
    .INIT(64'hAAAAA8AA00000800)) 
    \vid_ram_addr_o_OBUF[3]_inst_i_2 
       (.I0(vid_ram_gpu_dout_rdy_nxt),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [3]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [7]),
        .O(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [3]));
  LUT6 #(
    .INIT(64'h0000000027777777)) 
    \vid_ram_addr_o_OBUF[3]_inst_i_3 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[3] ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[4] ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I5(\vid_ram_addr_o_OBUF[3]_inst_i_4_n_0 ),
        .O(\vid_ram_addr_o_OBUF[3]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000F00CA000000CA)) 
    \vid_ram_addr_o_OBUF[3]_inst_i_4 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[7] ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[6] ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[5] ),
        .O(\vid_ram_addr_o_OBUF[3]_inst_i_4_n_0 ));
  OBUF \vid_ram_addr_o_OBUF[4]_inst 
       (.I(vid_ram_addr_o_OBUF[4]),
        .O(vid_ram_addr_o[4]));
  LUT6 #(
    .INIT(64'hFFE0FFE0FFFFFFE0)) 
    \vid_ram_addr_o_OBUF[4]_inst_i_1 
       (.I0(\ogfx_reg_inst/vid_ram0_ce ),
        .I1(\ogfx_reg_inst/vid_ram1_ce ),
        .I2(vid_ram_sw_addr[4]),
        .I3(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [4]),
        .I4(vid_ram_refr_dout_rdy_nxt),
        .I5(\vid_ram_addr_o_OBUF[4]_inst_i_3_n_0 ),
        .O(vid_ram_addr_o_OBUF[4]));
  LUT6 #(
    .INIT(64'hAAAAA8AA00000800)) 
    \vid_ram_addr_o_OBUF[4]_inst_i_2 
       (.I0(vid_ram_gpu_dout_rdy_nxt),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [4]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [8]),
        .O(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [4]));
  LUT6 #(
    .INIT(64'h0000000077277777)) 
    \vid_ram_addr_o_OBUF[4]_inst_i_3 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[4] ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[7] ),
        .I5(\vid_ram_addr_o_OBUF[4]_inst_i_4_n_0 ),
        .O(\vid_ram_addr_o_OBUF[4]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A000C0F0A000C00)) 
    \vid_ram_addr_o_OBUF[4]_inst_i_4 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[5] ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[6] ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[8] ),
        .O(\vid_ram_addr_o_OBUF[4]_inst_i_4_n_0 ));
  OBUF \vid_ram_addr_o_OBUF[5]_inst 
       (.I(vid_ram_addr_o_OBUF[5]),
        .O(vid_ram_addr_o[5]));
  LUT6 #(
    .INIT(64'hFFFFFFE0FFE0FFE0)) 
    \vid_ram_addr_o_OBUF[5]_inst_i_1 
       (.I0(\ogfx_reg_inst/vid_ram0_ce ),
        .I1(\ogfx_reg_inst/vid_ram1_ce ),
        .I2(vid_ram_sw_addr[5]),
        .I3(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [5]),
        .I4(vid_ram_refr_dout_rdy_nxt),
        .I5(vid_ram_refr_addr[5]),
        .O(vid_ram_addr_o_OBUF[5]));
  LUT6 #(
    .INIT(64'hAAAAA8AA00000800)) 
    \vid_ram_addr_o_OBUF[5]_inst_i_2 
       (.I0(vid_ram_gpu_dout_rdy_nxt),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [5]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [9]),
        .O(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF8888D888)) 
    \vid_ram_addr_o_OBUF[5]_inst_i_3 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[5] ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[8] ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I5(\vid_ram_addr_o_OBUF[5]_inst_i_4_n_0 ),
        .O(vid_ram_refr_addr[5]));
  LUT6 #(
    .INIT(64'h0000CA0F0000CA00)) 
    \vid_ram_addr_o_OBUF[5]_inst_i_4 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[7] ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[6] ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[9] ),
        .O(\vid_ram_addr_o_OBUF[5]_inst_i_4_n_0 ));
  OBUF \vid_ram_addr_o_OBUF[6]_inst 
       (.I(vid_ram_addr_o_OBUF[6]),
        .O(vid_ram_addr_o[6]));
  LUT6 #(
    .INIT(64'hFFE0FFE0FFFFFFE0)) 
    \vid_ram_addr_o_OBUF[6]_inst_i_1 
       (.I0(\ogfx_reg_inst/vid_ram0_ce ),
        .I1(\ogfx_reg_inst/vid_ram1_ce ),
        .I2(vid_ram_sw_addr[6]),
        .I3(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [6]),
        .I4(vid_ram_refr_dout_rdy_nxt),
        .I5(\vid_ram_addr_o_OBUF[6]_inst_i_3_n_0 ),
        .O(vid_ram_addr_o_OBUF[6]));
  LUT6 #(
    .INIT(64'hAAAAA8AA00000800)) 
    \vid_ram_addr_o_OBUF[6]_inst_i_2 
       (.I0(vid_ram_gpu_dout_rdy_nxt),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [6]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [10]),
        .O(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [6]));
  LUT6 #(
    .INIT(64'h000000003313FFDF)) 
    \vid_ram_addr_o_OBUF[6]_inst_i_3 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[8] ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I2(gfx_mode[1]),
        .I3(gfx_mode[0]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[6] ),
        .I5(\vid_ram_addr_o_OBUF[6]_inst_i_4_n_0 ),
        .O(\vid_ram_addr_o_OBUF[6]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00A000CF00A000C0)) 
    \vid_ram_addr_o_OBUF[6]_inst_i_4 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[7] ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[9] ),
        .I2(gfx_mode[0]),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I4(gfx_mode[1]),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[10] ),
        .O(\vid_ram_addr_o_OBUF[6]_inst_i_4_n_0 ));
  OBUF \vid_ram_addr_o_OBUF[7]_inst 
       (.I(vid_ram_addr_o_OBUF[7]),
        .O(vid_ram_addr_o[7]));
  LUT6 #(
    .INIT(64'hFFE0FFE0FFFFFFE0)) 
    \vid_ram_addr_o_OBUF[7]_inst_i_1 
       (.I0(\ogfx_reg_inst/vid_ram0_ce ),
        .I1(\ogfx_reg_inst/vid_ram1_ce ),
        .I2(vid_ram_sw_addr[7]),
        .I3(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [7]),
        .I4(vid_ram_refr_dout_rdy_nxt),
        .I5(\vid_ram_addr_o_OBUF[7]_inst_i_3_n_0 ),
        .O(vid_ram_addr_o_OBUF[7]));
  LUT6 #(
    .INIT(64'hAAAAA8AA00000800)) 
    \vid_ram_addr_o_OBUF[7]_inst_i_2 
       (.I0(vid_ram_gpu_dout_rdy_nxt),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [7]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [11]),
        .O(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [7]));
  LUT6 #(
    .INIT(64'h00000000007FFF7F)) 
    \vid_ram_addr_o_OBUF[7]_inst_i_3 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[8] ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[7] ),
        .I5(\vid_ram_addr_o_OBUF[7]_inst_i_4_n_0 ),
        .O(\vid_ram_addr_o_OBUF[7]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000F0A0C00000A0C)) 
    \vid_ram_addr_o_OBUF[7]_inst_i_4 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[9] ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[11] ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[10] ),
        .O(\vid_ram_addr_o_OBUF[7]_inst_i_4_n_0 ));
  OBUF \vid_ram_addr_o_OBUF[8]_inst 
       (.I(vid_ram_addr_o_OBUF[8]),
        .O(vid_ram_addr_o[8]));
  LUT6 #(
    .INIT(64'hFFFFFFE0FFE0FFE0)) 
    \vid_ram_addr_o_OBUF[8]_inst_i_1 
       (.I0(\ogfx_reg_inst/vid_ram0_ce ),
        .I1(\ogfx_reg_inst/vid_ram1_ce ),
        .I2(vid_ram_sw_addr[8]),
        .I3(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [8]),
        .I4(vid_ram_refr_dout_rdy_nxt),
        .I5(vid_ram_refr_addr[8]),
        .O(vid_ram_addr_o_OBUF[8]));
  LUT6 #(
    .INIT(64'hAAAAA8AA00000800)) 
    \vid_ram_addr_o_OBUF[8]_inst_i_2 
       (.I0(vid_ram_gpu_dout_rdy_nxt),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [8]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [12]),
        .O(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [8]));
  LUT6 #(
    .INIT(64'hFFFFFFFF8888D888)) 
    \vid_ram_addr_o_OBUF[8]_inst_i_3 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[8] ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[11] ),
        .I3(gfx_mode[0]),
        .I4(gfx_mode[1]),
        .I5(\vid_ram_addr_o_OBUF[8]_inst_i_4_n_0 ),
        .O(vid_ram_refr_addr[8]));
  LUT6 #(
    .INIT(64'h0000AC0F0000AC00)) 
    \vid_ram_addr_o_OBUF[8]_inst_i_4 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[9] ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[10] ),
        .I2(gfx_mode[0]),
        .I3(gfx_mode[1]),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[12] ),
        .O(\vid_ram_addr_o_OBUF[8]_inst_i_4_n_0 ));
  OBUF \vid_ram_addr_o_OBUF[9]_inst 
       (.I(vid_ram_addr_o_OBUF[9]),
        .O(vid_ram_addr_o[9]));
  LUT6 #(
    .INIT(64'hFFE0FFE0FFFFFFE0)) 
    \vid_ram_addr_o_OBUF[9]_inst_i_1 
       (.I0(\ogfx_reg_inst/vid_ram0_ce ),
        .I1(\ogfx_reg_inst/vid_ram1_ce ),
        .I2(vid_ram_sw_addr[9]),
        .I3(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [9]),
        .I4(vid_ram_refr_dout_rdy_nxt),
        .I5(\vid_ram_addr_o_OBUF[9]_inst_i_3_n_0 ),
        .O(vid_ram_addr_o_OBUF[9]));
  LUT6 #(
    .INIT(64'hAAAAA8AA00000800)) 
    \vid_ram_addr_o_OBUF[9]_inst_i_2 
       (.I0(vid_ram_gpu_dout_rdy_nxt),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [9]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [13]),
        .O(\ogfx_ram_arbiter_inst/vid_ram_addr_o1 [9]));
  LUT6 #(
    .INIT(64'h0000000077277777)) 
    \vid_ram_addr_o_OBUF[9]_inst_i_3 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[9] ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[12] ),
        .I5(\vid_ram_addr_o_OBUF[9]_inst_i_4_n_0 ),
        .O(\vid_ram_addr_o_OBUF[9]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A000C0F0A000C00)) 
    \vid_ram_addr_o_OBUF[9]_inst_i_4 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[10] ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[11] ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[13] ),
        .O(\vid_ram_addr_o_OBUF[9]_inst_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__0_i_1
       (.I0(\ogfx_reg_inst/frame1_ptr [7]),
        .I1(\ogfx_reg_inst/frame0_ptr [7]),
        .I2(\ogfx_reg_inst/frame_select [8]),
        .O(\ogfx_reg_inst/vid_ram0_base_addr [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__0_i_1__0
       (.I0(\ogfx_reg_inst/frame1_ptr [7]),
        .I1(\ogfx_reg_inst/frame0_ptr [7]),
        .I2(\ogfx_reg_inst/frame_select [12]),
        .O(\ogfx_reg_inst/vid_ram1_base_addr [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__0_i_2
       (.I0(\ogfx_reg_inst/frame1_ptr [6]),
        .I1(\ogfx_reg_inst/frame0_ptr [6]),
        .I2(\ogfx_reg_inst/frame_select [8]),
        .O(\ogfx_reg_inst/vid_ram0_base_addr [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__0_i_2__0
       (.I0(\ogfx_reg_inst/frame1_ptr [6]),
        .I1(\ogfx_reg_inst/frame0_ptr [6]),
        .I2(\ogfx_reg_inst/frame_select [12]),
        .O(\ogfx_reg_inst/vid_ram1_base_addr [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__0_i_3
       (.I0(\ogfx_reg_inst/frame1_ptr [5]),
        .I1(\ogfx_reg_inst/frame0_ptr [5]),
        .I2(\ogfx_reg_inst/frame_select [8]),
        .O(\ogfx_reg_inst/vid_ram0_base_addr [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__0_i_3__0
       (.I0(\ogfx_reg_inst/frame1_ptr [5]),
        .I1(\ogfx_reg_inst/frame0_ptr [5]),
        .I2(\ogfx_reg_inst/frame_select [12]),
        .O(\ogfx_reg_inst/vid_ram1_base_addr [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__0_i_4
       (.I0(\ogfx_reg_inst/frame1_ptr [4]),
        .I1(\ogfx_reg_inst/frame0_ptr [4]),
        .I2(\ogfx_reg_inst/frame_select [8]),
        .O(\ogfx_reg_inst/vid_ram0_base_addr [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__0_i_4__0
       (.I0(\ogfx_reg_inst/frame1_ptr [4]),
        .I1(\ogfx_reg_inst/frame0_ptr [4]),
        .I2(\ogfx_reg_inst/frame_select [12]),
        .O(\ogfx_reg_inst/vid_ram1_base_addr [4]));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    vid_ram_addr_offset_carry__0_i_5
       (.I0(\ogfx_reg_inst/vid_ram0_base_addr [7]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_lo [7]),
        .I2(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [7]),
        .I5(vid_ram_addr_hi_wr_dly_i_1__0_n_0),
        .O(vid_ram_addr_offset_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    vid_ram_addr_offset_carry__0_i_5__0
       (.I0(\ogfx_reg_inst/vid_ram1_base_addr [7]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_lo [7]),
        .I2(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [7]),
        .I5(vid_ram_addr_hi_wr_dly_i_1_n_0),
        .O(vid_ram_addr_offset_carry__0_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    vid_ram_addr_offset_carry__0_i_6
       (.I0(\ogfx_reg_inst/vid_ram0_base_addr [6]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_lo [6]),
        .I2(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [6]),
        .I5(vid_ram_addr_hi_wr_dly_i_1__0_n_0),
        .O(vid_ram_addr_offset_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    vid_ram_addr_offset_carry__0_i_6__0
       (.I0(\ogfx_reg_inst/vid_ram1_base_addr [6]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_lo [6]),
        .I2(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [6]),
        .I5(vid_ram_addr_hi_wr_dly_i_1_n_0),
        .O(vid_ram_addr_offset_carry__0_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    vid_ram_addr_offset_carry__0_i_7
       (.I0(\ogfx_reg_inst/vid_ram0_base_addr [5]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_lo [5]),
        .I2(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [5]),
        .I5(vid_ram_addr_hi_wr_dly_i_1__0_n_0),
        .O(vid_ram_addr_offset_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    vid_ram_addr_offset_carry__0_i_7__0
       (.I0(\ogfx_reg_inst/vid_ram1_base_addr [5]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_lo [5]),
        .I2(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [5]),
        .I5(vid_ram_addr_hi_wr_dly_i_1_n_0),
        .O(vid_ram_addr_offset_carry__0_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    vid_ram_addr_offset_carry__0_i_8
       (.I0(\ogfx_reg_inst/vid_ram0_base_addr [4]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_lo [4]),
        .I2(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [4]),
        .I5(vid_ram_addr_hi_wr_dly_i_1__0_n_0),
        .O(vid_ram_addr_offset_carry__0_i_8_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    vid_ram_addr_offset_carry__0_i_8__0
       (.I0(\ogfx_reg_inst/vid_ram1_base_addr [4]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_lo [4]),
        .I2(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [4]),
        .I5(vid_ram_addr_hi_wr_dly_i_1_n_0),
        .O(vid_ram_addr_offset_carry__0_i_8__0_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__1_i_1
       (.I0(\ogfx_reg_inst/frame1_ptr [11]),
        .I1(\ogfx_reg_inst/frame0_ptr [11]),
        .I2(\ogfx_reg_inst/frame_select [8]),
        .O(\ogfx_reg_inst/vid_ram0_base_addr [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__1_i_1__0
       (.I0(\ogfx_reg_inst/frame1_ptr [11]),
        .I1(\ogfx_reg_inst/frame0_ptr [11]),
        .I2(\ogfx_reg_inst/frame_select [12]),
        .O(\ogfx_reg_inst/vid_ram1_base_addr [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__1_i_2
       (.I0(\ogfx_reg_inst/frame1_ptr [10]),
        .I1(\ogfx_reg_inst/frame0_ptr [10]),
        .I2(\ogfx_reg_inst/frame_select [8]),
        .O(\ogfx_reg_inst/vid_ram0_base_addr [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__1_i_2__0
       (.I0(\ogfx_reg_inst/frame1_ptr [10]),
        .I1(\ogfx_reg_inst/frame0_ptr [10]),
        .I2(\ogfx_reg_inst/frame_select [12]),
        .O(\ogfx_reg_inst/vid_ram1_base_addr [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__1_i_3
       (.I0(\ogfx_reg_inst/frame1_ptr [9]),
        .I1(\ogfx_reg_inst/frame0_ptr [9]),
        .I2(\ogfx_reg_inst/frame_select [8]),
        .O(\ogfx_reg_inst/vid_ram0_base_addr [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__1_i_3__0
       (.I0(\ogfx_reg_inst/frame1_ptr [9]),
        .I1(\ogfx_reg_inst/frame0_ptr [9]),
        .I2(\ogfx_reg_inst/frame_select [12]),
        .O(\ogfx_reg_inst/vid_ram1_base_addr [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__1_i_4
       (.I0(\ogfx_reg_inst/frame1_ptr [8]),
        .I1(\ogfx_reg_inst/frame0_ptr [8]),
        .I2(\ogfx_reg_inst/frame_select [8]),
        .O(\ogfx_reg_inst/vid_ram0_base_addr [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__1_i_4__0
       (.I0(\ogfx_reg_inst/frame1_ptr [8]),
        .I1(\ogfx_reg_inst/frame0_ptr [8]),
        .I2(\ogfx_reg_inst/frame_select [12]),
        .O(\ogfx_reg_inst/vid_ram1_base_addr [8]));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    vid_ram_addr_offset_carry__1_i_5
       (.I0(\ogfx_reg_inst/vid_ram0_base_addr [11]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_lo [11]),
        .I2(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [11]),
        .I5(vid_ram_addr_hi_wr_dly_i_1__0_n_0),
        .O(vid_ram_addr_offset_carry__1_i_5_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    vid_ram_addr_offset_carry__1_i_5__0
       (.I0(\ogfx_reg_inst/vid_ram1_base_addr [11]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_lo [11]),
        .I2(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [11]),
        .I5(vid_ram_addr_hi_wr_dly_i_1_n_0),
        .O(vid_ram_addr_offset_carry__1_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    vid_ram_addr_offset_carry__1_i_6
       (.I0(\ogfx_reg_inst/vid_ram0_base_addr [10]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_lo [10]),
        .I2(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [10]),
        .I5(vid_ram_addr_hi_wr_dly_i_1__0_n_0),
        .O(vid_ram_addr_offset_carry__1_i_6_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    vid_ram_addr_offset_carry__1_i_6__0
       (.I0(\ogfx_reg_inst/vid_ram1_base_addr [10]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_lo [10]),
        .I2(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [10]),
        .I5(vid_ram_addr_hi_wr_dly_i_1_n_0),
        .O(vid_ram_addr_offset_carry__1_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    vid_ram_addr_offset_carry__1_i_7
       (.I0(\ogfx_reg_inst/vid_ram0_base_addr [9]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_lo [9]),
        .I2(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [9]),
        .I5(vid_ram_addr_hi_wr_dly_i_1__0_n_0),
        .O(vid_ram_addr_offset_carry__1_i_7_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    vid_ram_addr_offset_carry__1_i_7__0
       (.I0(\ogfx_reg_inst/vid_ram1_base_addr [9]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_lo [9]),
        .I2(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [9]),
        .I5(vid_ram_addr_hi_wr_dly_i_1_n_0),
        .O(vid_ram_addr_offset_carry__1_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    vid_ram_addr_offset_carry__1_i_8
       (.I0(\ogfx_reg_inst/vid_ram0_base_addr [8]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_lo [8]),
        .I2(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [8]),
        .I5(vid_ram_addr_hi_wr_dly_i_1__0_n_0),
        .O(vid_ram_addr_offset_carry__1_i_8_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    vid_ram_addr_offset_carry__1_i_8__0
       (.I0(\ogfx_reg_inst/vid_ram1_base_addr [8]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_lo [8]),
        .I2(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [8]),
        .I5(vid_ram_addr_hi_wr_dly_i_1_n_0),
        .O(vid_ram_addr_offset_carry__1_i_8__0_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__2_i_1
       (.I0(\ogfx_reg_inst/frame1_ptr [15]),
        .I1(\ogfx_reg_inst/frame0_ptr [15]),
        .I2(\ogfx_reg_inst/frame_select [8]),
        .O(\ogfx_reg_inst/vid_ram0_base_addr [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__2_i_1__0
       (.I0(\ogfx_reg_inst/frame1_ptr [15]),
        .I1(\ogfx_reg_inst/frame0_ptr [15]),
        .I2(\ogfx_reg_inst/frame_select [12]),
        .O(\ogfx_reg_inst/vid_ram1_base_addr [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__2_i_2
       (.I0(\ogfx_reg_inst/frame1_ptr [14]),
        .I1(\ogfx_reg_inst/frame0_ptr [14]),
        .I2(\ogfx_reg_inst/frame_select [8]),
        .O(\ogfx_reg_inst/vid_ram0_base_addr [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__2_i_2__0
       (.I0(\ogfx_reg_inst/frame1_ptr [14]),
        .I1(\ogfx_reg_inst/frame0_ptr [14]),
        .I2(\ogfx_reg_inst/frame_select [12]),
        .O(\ogfx_reg_inst/vid_ram1_base_addr [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__2_i_3
       (.I0(\ogfx_reg_inst/frame1_ptr [13]),
        .I1(\ogfx_reg_inst/frame0_ptr [13]),
        .I2(\ogfx_reg_inst/frame_select [8]),
        .O(\ogfx_reg_inst/vid_ram0_base_addr [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__2_i_3__0
       (.I0(\ogfx_reg_inst/frame1_ptr [13]),
        .I1(\ogfx_reg_inst/frame0_ptr [13]),
        .I2(\ogfx_reg_inst/frame_select [12]),
        .O(\ogfx_reg_inst/vid_ram1_base_addr [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__2_i_4
       (.I0(\ogfx_reg_inst/frame1_ptr [12]),
        .I1(\ogfx_reg_inst/frame0_ptr [12]),
        .I2(\ogfx_reg_inst/frame_select [8]),
        .O(\ogfx_reg_inst/vid_ram0_base_addr [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__2_i_4__0
       (.I0(\ogfx_reg_inst/frame1_ptr [12]),
        .I1(\ogfx_reg_inst/frame0_ptr [12]),
        .I2(\ogfx_reg_inst/frame_select [12]),
        .O(\ogfx_reg_inst/vid_ram1_base_addr [12]));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    vid_ram_addr_offset_carry__2_i_5
       (.I0(\ogfx_reg_inst/vid_ram0_base_addr [15]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_lo [15]),
        .I2(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [15]),
        .I5(vid_ram_addr_hi_wr_dly_i_1__0_n_0),
        .O(vid_ram_addr_offset_carry__2_i_5_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    vid_ram_addr_offset_carry__2_i_5__0
       (.I0(\ogfx_reg_inst/vid_ram1_base_addr [15]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_lo [15]),
        .I2(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [15]),
        .I5(vid_ram_addr_hi_wr_dly_i_1_n_0),
        .O(vid_ram_addr_offset_carry__2_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    vid_ram_addr_offset_carry__2_i_6
       (.I0(\ogfx_reg_inst/vid_ram0_base_addr [14]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_lo [14]),
        .I2(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [14]),
        .I5(vid_ram_addr_hi_wr_dly_i_1__0_n_0),
        .O(vid_ram_addr_offset_carry__2_i_6_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    vid_ram_addr_offset_carry__2_i_6__0
       (.I0(\ogfx_reg_inst/vid_ram1_base_addr [14]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_lo [14]),
        .I2(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [14]),
        .I5(vid_ram_addr_hi_wr_dly_i_1_n_0),
        .O(vid_ram_addr_offset_carry__2_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    vid_ram_addr_offset_carry__2_i_7
       (.I0(\ogfx_reg_inst/vid_ram0_base_addr [13]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_lo [13]),
        .I2(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [13]),
        .I5(vid_ram_addr_hi_wr_dly_i_1__0_n_0),
        .O(vid_ram_addr_offset_carry__2_i_7_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    vid_ram_addr_offset_carry__2_i_7__0
       (.I0(\ogfx_reg_inst/vid_ram1_base_addr [13]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_lo [13]),
        .I2(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [13]),
        .I5(vid_ram_addr_hi_wr_dly_i_1_n_0),
        .O(vid_ram_addr_offset_carry__2_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    vid_ram_addr_offset_carry__2_i_8
       (.I0(\ogfx_reg_inst/vid_ram0_base_addr [12]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_lo [12]),
        .I2(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [12]),
        .I5(vid_ram_addr_hi_wr_dly_i_1__0_n_0),
        .O(vid_ram_addr_offset_carry__2_i_8_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    vid_ram_addr_offset_carry__2_i_8__0
       (.I0(\ogfx_reg_inst/vid_ram1_base_addr [12]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_lo [12]),
        .I2(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [12]),
        .I5(vid_ram_addr_hi_wr_dly_i_1_n_0),
        .O(vid_ram_addr_offset_carry__2_i_8__0_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__3_i_1
       (.I0(\ogfx_reg_inst/frame1_ptr [19]),
        .I1(\ogfx_reg_inst/frame0_ptr [19]),
        .I2(\ogfx_reg_inst/frame_select [8]),
        .O(\ogfx_reg_inst/vid_ram0_base_addr [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__3_i_10
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [18]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_hi [2]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_inc [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__3_i_10__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [18]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_hi [2]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_inc [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__3_i_11
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [17]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_hi [1]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_inc [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__3_i_11__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [17]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_hi [1]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_inc [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__3_i_12
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [16]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_hi [0]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_inc [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__3_i_12__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [16]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_hi [0]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_inc [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__3_i_1__0
       (.I0(\ogfx_reg_inst/frame1_ptr [19]),
        .I1(\ogfx_reg_inst/frame0_ptr [19]),
        .I2(\ogfx_reg_inst/frame_select [12]),
        .O(\ogfx_reg_inst/vid_ram1_base_addr [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__3_i_2
       (.I0(\ogfx_reg_inst/frame1_ptr [18]),
        .I1(\ogfx_reg_inst/frame0_ptr [18]),
        .I2(\ogfx_reg_inst/frame_select [8]),
        .O(\ogfx_reg_inst/vid_ram0_base_addr [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__3_i_2__0
       (.I0(\ogfx_reg_inst/frame1_ptr [18]),
        .I1(\ogfx_reg_inst/frame0_ptr [18]),
        .I2(\ogfx_reg_inst/frame_select [12]),
        .O(\ogfx_reg_inst/vid_ram1_base_addr [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__3_i_3
       (.I0(\ogfx_reg_inst/frame1_ptr [17]),
        .I1(\ogfx_reg_inst/frame0_ptr [17]),
        .I2(\ogfx_reg_inst/frame_select [8]),
        .O(\ogfx_reg_inst/vid_ram0_base_addr [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__3_i_3__0
       (.I0(\ogfx_reg_inst/frame1_ptr [17]),
        .I1(\ogfx_reg_inst/frame0_ptr [17]),
        .I2(\ogfx_reg_inst/frame_select [12]),
        .O(\ogfx_reg_inst/vid_ram1_base_addr [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__3_i_4
       (.I0(\ogfx_reg_inst/frame1_ptr [16]),
        .I1(\ogfx_reg_inst/frame0_ptr [16]),
        .I2(\ogfx_reg_inst/frame_select [8]),
        .O(\ogfx_reg_inst/vid_ram0_base_addr [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__3_i_4__0
       (.I0(\ogfx_reg_inst/frame1_ptr [16]),
        .I1(\ogfx_reg_inst/frame0_ptr [16]),
        .I2(\ogfx_reg_inst/frame_select [12]),
        .O(\ogfx_reg_inst/vid_ram1_base_addr [16]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    vid_ram_addr_offset_carry__3_i_5
       (.I0(\ogfx_reg_inst/vid_ram0_base_addr [19]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_hi [3]),
        .I2(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_inc [19]),
        .I4(vid_ram_addr_hi_wr_dly_i_1__0_n_0),
        .I5(per_din_i_IBUF[3]),
        .O(vid_ram_addr_offset_carry__3_i_5_n_0));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    vid_ram_addr_offset_carry__3_i_5__0
       (.I0(\ogfx_reg_inst/vid_ram1_base_addr [19]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_hi [3]),
        .I2(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_inc [19]),
        .I4(vid_ram_addr_hi_wr_dly_i_1_n_0),
        .I5(per_din_i_IBUF[3]),
        .O(vid_ram_addr_offset_carry__3_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    vid_ram_addr_offset_carry__3_i_6
       (.I0(\ogfx_reg_inst/vid_ram0_base_addr [18]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_hi [2]),
        .I2(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_inc [18]),
        .I4(vid_ram_addr_hi_wr_dly_i_1__0_n_0),
        .I5(per_din_i_IBUF[2]),
        .O(vid_ram_addr_offset_carry__3_i_6_n_0));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    vid_ram_addr_offset_carry__3_i_6__0
       (.I0(\ogfx_reg_inst/vid_ram1_base_addr [18]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_hi [2]),
        .I2(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_inc [18]),
        .I4(vid_ram_addr_hi_wr_dly_i_1_n_0),
        .I5(per_din_i_IBUF[2]),
        .O(vid_ram_addr_offset_carry__3_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    vid_ram_addr_offset_carry__3_i_7
       (.I0(\ogfx_reg_inst/vid_ram0_base_addr [17]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_hi [1]),
        .I2(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_inc [17]),
        .I4(vid_ram_addr_hi_wr_dly_i_1__0_n_0),
        .I5(per_din_i_IBUF[1]),
        .O(vid_ram_addr_offset_carry__3_i_7_n_0));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    vid_ram_addr_offset_carry__3_i_7__0
       (.I0(\ogfx_reg_inst/vid_ram1_base_addr [17]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_hi [1]),
        .I2(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_inc [17]),
        .I4(vid_ram_addr_hi_wr_dly_i_1_n_0),
        .I5(per_din_i_IBUF[1]),
        .O(vid_ram_addr_offset_carry__3_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    vid_ram_addr_offset_carry__3_i_8
       (.I0(\ogfx_reg_inst/vid_ram0_base_addr [16]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_hi [0]),
        .I2(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_inc [16]),
        .I4(vid_ram_addr_hi_wr_dly_i_1__0_n_0),
        .I5(per_din_i_IBUF[0]),
        .O(vid_ram_addr_offset_carry__3_i_8_n_0));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    vid_ram_addr_offset_carry__3_i_8__0
       (.I0(\ogfx_reg_inst/vid_ram1_base_addr [16]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_hi [0]),
        .I2(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_inc [16]),
        .I4(vid_ram_addr_hi_wr_dly_i_1_n_0),
        .I5(per_din_i_IBUF[0]),
        .O(vid_ram_addr_offset_carry__3_i_8__0_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__3_i_9
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [19]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_hi [3]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_inc [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry__3_i_9__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [19]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_hi [3]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_inc [19]));
  LUT4 #(
    .INIT(16'h1BE4)) 
    vid_ram_addr_offset_carry__4_i_1
       (.I0(\ogfx_reg_inst/frame_select [8]),
        .I1(\ogfx_reg_inst/frame0_ptr [20]),
        .I2(\ogfx_reg_inst/frame1_ptr [20]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_mux__41 ),
        .O(vid_ram_addr_offset_carry__4_i_1_n_0));
  LUT4 #(
    .INIT(16'h1BE4)) 
    vid_ram_addr_offset_carry__4_i_1__0
       (.I0(\ogfx_reg_inst/frame_select [12]),
        .I1(\ogfx_reg_inst/frame0_ptr [20]),
        .I2(\ogfx_reg_inst/frame1_ptr [20]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_mux__41 ),
        .O(vid_ram_addr_offset_carry__4_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    vid_ram_addr_offset_carry__4_i_2
       (.I0(per_din_i_IBUF[4]),
        .I1(vid_ram_addr_hi_wr_dly_i_1__0_n_0),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [20]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram0_addr_hi [4]),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_mux__41 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    vid_ram_addr_offset_carry__4_i_2__0
       (.I0(per_din_i_IBUF[4]),
        .I1(vid_ram_addr_hi_wr_dly_i_1_n_0),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [20]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram1_addr_hi [4]),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_mux__41 ));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry_i_1
       (.I0(\ogfx_reg_inst/frame1_ptr [3]),
        .I1(\ogfx_reg_inst/frame0_ptr [3]),
        .I2(\ogfx_reg_inst/frame_select [8]),
        .O(\ogfx_reg_inst/vid_ram0_base_addr [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry_i_1__0
       (.I0(\ogfx_reg_inst/frame1_ptr [3]),
        .I1(\ogfx_reg_inst/frame0_ptr [3]),
        .I2(\ogfx_reg_inst/frame_select [12]),
        .O(\ogfx_reg_inst/vid_ram1_base_addr [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry_i_2
       (.I0(\ogfx_reg_inst/frame1_ptr [2]),
        .I1(\ogfx_reg_inst/frame0_ptr [2]),
        .I2(\ogfx_reg_inst/frame_select [8]),
        .O(\ogfx_reg_inst/vid_ram0_base_addr [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry_i_2__0
       (.I0(\ogfx_reg_inst/frame1_ptr [2]),
        .I1(\ogfx_reg_inst/frame0_ptr [2]),
        .I2(\ogfx_reg_inst/frame_select [12]),
        .O(\ogfx_reg_inst/vid_ram1_base_addr [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry_i_3
       (.I0(\ogfx_reg_inst/frame1_ptr [1]),
        .I1(\ogfx_reg_inst/frame0_ptr [1]),
        .I2(\ogfx_reg_inst/frame_select [8]),
        .O(\ogfx_reg_inst/vid_ram0_base_addr [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry_i_3__0
       (.I0(\ogfx_reg_inst/frame1_ptr [1]),
        .I1(\ogfx_reg_inst/frame0_ptr [1]),
        .I2(\ogfx_reg_inst/frame_select [12]),
        .O(\ogfx_reg_inst/vid_ram1_base_addr [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry_i_4
       (.I0(\ogfx_reg_inst/frame1_ptr [0]),
        .I1(\ogfx_reg_inst/frame0_ptr [0]),
        .I2(\ogfx_reg_inst/frame_select [8]),
        .O(\ogfx_reg_inst/vid_ram0_base_addr [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    vid_ram_addr_offset_carry_i_4__0
       (.I0(\ogfx_reg_inst/frame1_ptr [0]),
        .I1(\ogfx_reg_inst/frame0_ptr [0]),
        .I2(\ogfx_reg_inst/frame_select [12]),
        .O(\ogfx_reg_inst/vid_ram1_base_addr [0]));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    vid_ram_addr_offset_carry_i_5
       (.I0(\ogfx_reg_inst/vid_ram0_base_addr [3]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_lo [3]),
        .I2(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [3]),
        .I5(vid_ram_addr_hi_wr_dly_i_1__0_n_0),
        .O(vid_ram_addr_offset_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    vid_ram_addr_offset_carry_i_5__0
       (.I0(\ogfx_reg_inst/vid_ram1_base_addr [3]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_lo [3]),
        .I2(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [3]),
        .I5(vid_ram_addr_hi_wr_dly_i_1_n_0),
        .O(vid_ram_addr_offset_carry_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    vid_ram_addr_offset_carry_i_6
       (.I0(\ogfx_reg_inst/vid_ram0_base_addr [2]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_lo [2]),
        .I2(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [2]),
        .I5(vid_ram_addr_hi_wr_dly_i_1__0_n_0),
        .O(vid_ram_addr_offset_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    vid_ram_addr_offset_carry_i_6__0
       (.I0(\ogfx_reg_inst/vid_ram1_base_addr [2]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_lo [2]),
        .I2(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [2]),
        .I5(vid_ram_addr_hi_wr_dly_i_1_n_0),
        .O(vid_ram_addr_offset_carry_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    vid_ram_addr_offset_carry_i_7
       (.I0(\ogfx_reg_inst/vid_ram0_base_addr [1]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_lo [1]),
        .I2(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [1]),
        .I5(vid_ram_addr_hi_wr_dly_i_1__0_n_0),
        .O(vid_ram_addr_offset_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    vid_ram_addr_offset_carry_i_7__0
       (.I0(\ogfx_reg_inst/vid_ram1_base_addr [1]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_lo [1]),
        .I2(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [1]),
        .I5(vid_ram_addr_hi_wr_dly_i_1_n_0),
        .O(vid_ram_addr_offset_carry_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    vid_ram_addr_offset_carry_i_8
       (.I0(\ogfx_reg_inst/vid_ram0_base_addr [0]),
        .I1(\ogfx_reg_inst/vid_ram0_addr_lo [0]),
        .I2(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/next_addr [0]),
        .I5(vid_ram_addr_hi_wr_dly_i_1__0_n_0),
        .O(vid_ram_addr_offset_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    vid_ram_addr_offset_carry_i_8__0
       (.I0(\ogfx_reg_inst/vid_ram1_base_addr [0]),
        .I1(\ogfx_reg_inst/vid_ram1_addr_lo [0]),
        .I2(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_pixel_addr__0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/next_addr [0]),
        .I5(vid_ram_addr_hi_wr_dly_i_1_n_0),
        .O(vid_ram_addr_offset_carry_i_8__0_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    vid_ram_addr_update_i_1
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update_nxt ),
        .I1(\ogfx_if_lt24_inst/p_1_in4_in ),
        .I2(\ogfx_if_lt24_inst/refresh_trigger_clr ),
        .I3(\ogfx_if_lt24_inst/p_0_in13_in ),
        .I4(\ogfx_if_lt24_inst/p_2_in11_in ),
        .I5(\ogfx_if_lt24_inst/p_0_in15_in ),
        .O(vid_ram_addr_update_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000D200D2D200D2)) 
    vid_ram_addr_update_nxt_carry__0_i_1
       (.I0(vid_ram_addr_update_nxt_carry__0_i_3_n_0),
        .I1(vid_ram_addr_update_nxt_carry__0_i_4_n_0),
        .I2(vid_ram_refr_addr[16]),
        .I3(vid_ram_addr_update_nxt_carry__0_i_5_n_0),
        .I4(vid_ram_addr_update_nxt_carry__0_i_6_n_0),
        .I5(\vid_ram_addr_o_OBUF[15]_inst_i_3_n_0 ),
        .O(vid_ram_addr_update_nxt_carry__0_i_1_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h57F757F757F70000)) 
    vid_ram_addr_update_nxt_carry__0_i_10
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[12] ),
        .I2(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [12]),
        .I4(vid_ram_addr_update_nxt_carry__0_i_11_n_0),
        .I5(\fifo_mem[0][15]_i_5_n_0 ),
        .O(vid_ram_addr_update_nxt_carry__0_i_10_n_0));
  LUT6 #(
    .INIT(64'h00404444FF7F7777)) 
    vid_ram_addr_update_nxt_carry__0_i_11
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[16] ),
        .I1(lt24_status[2]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update ),
        .I3(vid_ram_refr_dout_rdy_nxt),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_data_request ),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [16]),
        .O(vid_ram_addr_update_nxt_carry__0_i_11_n_0));
  LUT6 #(
    .INIT(64'h00404444FF7F7777)) 
    vid_ram_addr_update_nxt_carry__0_i_12
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[20] ),
        .I1(lt24_status[2]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update ),
        .I3(vid_ram_refr_dout_rdy_nxt),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_data_request ),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [20]),
        .O(vid_ram_addr_update_nxt_carry__0_i_12_n_0));
  LUT6 #(
    .INIT(64'h00404444FF7F7777)) 
    vid_ram_addr_update_nxt_carry__0_i_13
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[19] ),
        .I1(lt24_status[2]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update ),
        .I3(vid_ram_refr_dout_rdy_nxt),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_data_request ),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [19]),
        .O(vid_ram_addr_update_nxt_carry__0_i_13_n_0));
  LUT6 #(
    .INIT(64'h00404444FF7F7777)) 
    vid_ram_addr_update_nxt_carry__0_i_14
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[18] ),
        .I1(lt24_status[2]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update ),
        .I3(vid_ram_refr_dout_rdy_nxt),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_data_request ),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [18]),
        .O(vid_ram_addr_update_nxt_carry__0_i_14_n_0));
  LUT6 #(
    .INIT(64'h00404444FF7F7777)) 
    vid_ram_addr_update_nxt_carry__0_i_15
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[15] ),
        .I1(lt24_status[2]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update ),
        .I3(vid_ram_refr_dout_rdy_nxt),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_data_request ),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [15]),
        .O(vid_ram_addr_update_nxt_carry__0_i_15_n_0));
  LUT5 #(
    .INIT(32'h8A888088)) 
    vid_ram_addr_update_nxt_carry__0_i_16
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [14]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[14] ),
        .O(vid_ram_addr_update_nxt_carry__0_i_16_n_0));
  LUT5 #(
    .INIT(32'h8A888088)) 
    vid_ram_addr_update_nxt_carry__0_i_17
       (.I0(vid_ram_addr_update_nxt_carry_i_23_n_0),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [15]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[15] ),
        .O(vid_ram_addr_update_nxt_carry__0_i_17_n_0));
  LUT5 #(
    .INIT(32'h45444044)) 
    vid_ram_addr_update_nxt_carry__0_i_18
       (.I0(\fifo_mem[0][4]_i_6_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [17]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[17] ),
        .O(vid_ram_addr_update_nxt_carry__0_i_18_n_0));
  LUT5 #(
    .INIT(32'h45444044)) 
    vid_ram_addr_update_nxt_carry__0_i_19
       (.I0(\fifo_mem[0][15]_i_5_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [18]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[18] ),
        .O(vid_ram_addr_update_nxt_carry__0_i_19_n_0));
  LUT6 #(
    .INIT(64'h0006060000060006)) 
    vid_ram_addr_update_nxt_carry__0_i_2
       (.I0(vid_ram_addr_update_nxt_carry__0_i_7_n_0),
        .I1(vid_ram_refr_addr[14]),
        .I2(vid_ram_addr_update_nxt_carry__0_i_8_n_0),
        .I3(\vid_ram_addr_o_OBUF[12]_inst_i_3_n_0 ),
        .I4(vid_ram_addr_update_nxt_carry__0_i_9_n_0),
        .I5(vid_ram_addr_update_nxt_carry__0_i_10_n_0),
        .O(vid_ram_addr_update_nxt_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'h45444044)) 
    vid_ram_addr_update_nxt_carry__0_i_20
       (.I0(\fifo_mem[0][15]_i_5_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [17]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[17] ),
        .O(vid_ram_addr_update_nxt_carry__0_i_20_n_0));
  LUT5 #(
    .INIT(32'h45444044)) 
    vid_ram_addr_update_nxt_carry__0_i_21
       (.I0(\fifo_mem[0][4]_i_6_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [16]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[16] ),
        .O(vid_ram_addr_update_nxt_carry__0_i_21_n_0));
  LUT5 #(
    .INIT(32'h8A888088)) 
    vid_ram_addr_update_nxt_carry__0_i_22
       (.I0(vid_ram_addr_update_nxt_carry_i_23_n_0),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [14]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[14] ),
        .O(vid_ram_addr_update_nxt_carry__0_i_22_n_0));
  LUT5 #(
    .INIT(32'h4575FFFF)) 
    vid_ram_addr_update_nxt_carry__0_i_23
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [15]),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I2(lt24_status[2]),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[15] ),
        .I4(\vram_src_mask[15]_i_6_n_0 ),
        .O(vid_ram_addr_update_nxt_carry__0_i_23_n_0));
  LUT5 #(
    .INIT(32'h8A888088)) 
    vid_ram_addr_update_nxt_carry__0_i_24
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [13]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[13] ),
        .O(vid_ram_addr_update_nxt_carry__0_i_24_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h57F7000057F757F7)) 
    vid_ram_addr_update_nxt_carry__0_i_3
       (.I0(vid_ram_addr_update_nxt_carry_i_23_n_0),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[17] ),
        .I2(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [17]),
        .I4(vid_ram_addr_update_nxt_carry__0_i_11_n_0),
        .I5(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .O(vid_ram_addr_update_nxt_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h0001000D0301030D)) 
    vid_ram_addr_update_nxt_carry__0_i_4
       (.I0(vid_ram_addr_update_nxt_carry__0_i_12_n_0),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(vid_ram_addr_update_nxt_carry__0_i_13_n_0),
        .I5(vid_ram_addr_update_nxt_carry__0_i_14_n_0),
        .O(vid_ram_addr_update_nxt_carry__0_i_4_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h57F7000057F757F7)) 
    vid_ram_addr_update_nxt_carry__0_i_5
       (.I0(\vram_src_mask[15]_i_6_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[17] ),
        .I2(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [17]),
        .I4(vid_ram_addr_update_nxt_carry__0_i_15_n_0),
        .I5(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .O(vid_ram_addr_update_nxt_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h0001000D0C010C0D)) 
    vid_ram_addr_update_nxt_carry__0_i_6
       (.I0(vid_ram_addr_update_nxt_carry__0_i_13_n_0),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(vid_ram_addr_update_nxt_carry__0_i_14_n_0),
        .I5(vid_ram_addr_update_nxt_carry__0_i_11_n_0),
        .O(vid_ram_addr_update_nxt_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h0000000000000045)) 
    vid_ram_addr_update_nxt_carry__0_i_7
       (.I0(vid_ram_addr_update_nxt_carry__0_i_16_n_0),
        .I1(vid_ram_addr_update_nxt_carry__0_i_11_n_0),
        .I2(\vram_src_mask[15]_i_6_n_0 ),
        .I3(vid_ram_addr_update_nxt_carry__0_i_17_n_0),
        .I4(vid_ram_addr_update_nxt_carry__0_i_18_n_0),
        .I5(vid_ram_addr_update_nxt_carry__0_i_19_n_0),
        .O(vid_ram_addr_update_nxt_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA9AAAA)) 
    vid_ram_addr_update_nxt_carry__0_i_8
       (.I0(\vid_ram_addr_o_OBUF[13]_inst_i_3_n_0 ),
        .I1(vid_ram_addr_update_nxt_carry__0_i_20_n_0),
        .I2(vid_ram_addr_update_nxt_carry__0_i_21_n_0),
        .I3(vid_ram_addr_update_nxt_carry__0_i_22_n_0),
        .I4(vid_ram_addr_update_nxt_carry__0_i_23_n_0),
        .I5(vid_ram_addr_update_nxt_carry__0_i_24_n_0),
        .O(vid_ram_addr_update_nxt_carry__0_i_8_n_0));
  LUT6 #(
    .INIT(64'h0100010C0D000D0C)) 
    vid_ram_addr_update_nxt_carry__0_i_9
       (.I0(vid_ram_addr_update_nxt_carry_i_27_n_0),
        .I1(gfx_mode[0]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(gfx_mode[1]),
        .I4(vid_ram_addr_update_nxt_carry__0_i_15_n_0),
        .I5(vid_ram_addr_update_nxt_carry_i_28_n_0),
        .O(vid_ram_addr_update_nxt_carry__0_i_9_n_0));
  LUT6 #(
    .INIT(64'h0000000006600606)) 
    vid_ram_addr_update_nxt_carry_i_1
       (.I0(vid_ram_addr_update_nxt_carry_i_5_n_0),
        .I1(vid_ram_refr_addr[11]),
        .I2(\vid_ram_addr_o_OBUF[10]_inst_i_3_n_0 ),
        .I3(vid_ram_addr_update_nxt_carry_i_6_n_0),
        .I4(vid_ram_addr_update_nxt_carry_i_7_n_0),
        .I5(vid_ram_addr_update_nxt_carry_i_8_n_0),
        .O(vid_ram_addr_update_nxt_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h5050505C5C505C5C)) 
    vid_ram_addr_update_nxt_carry_i_10
       (.I0(vid_ram_addr_update_nxt_carry_i_36_n_0),
        .I1(gfx_mode[0]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(gfx_mode[1]),
        .I4(vid_ram_addr_update_nxt_carry_i_29_n_0),
        .I5(vid_ram_addr_update_nxt_carry_i_37_n_0),
        .O(vid_ram_addr_update_nxt_carry_i_10_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA9AAAA)) 
    vid_ram_addr_update_nxt_carry_i_11
       (.I0(\vid_ram_addr_o_OBUF[7]_inst_i_3_n_0 ),
        .I1(vid_ram_addr_update_nxt_carry_i_38_n_0),
        .I2(vid_ram_addr_update_nxt_carry_i_39_n_0),
        .I3(vid_ram_addr_update_nxt_carry_i_40_n_0),
        .I4(vid_ram_addr_update_nxt_carry_i_41_n_0),
        .I5(vid_ram_addr_update_nxt_carry_i_42_n_0),
        .O(vid_ram_addr_update_nxt_carry_i_11_n_0));
  LUT6 #(
    .INIT(64'h0000000000000045)) 
    vid_ram_addr_update_nxt_carry_i_12
       (.I0(vid_ram_addr_update_nxt_carry_i_43_n_0),
        .I1(vid_ram_addr_update_nxt_carry_i_36_n_0),
        .I2(\vram_src_mask[15]_i_6_n_0 ),
        .I3(vid_ram_addr_update_nxt_carry_i_44_n_0),
        .I4(vid_ram_addr_update_nxt_carry_i_45_n_0),
        .I5(vid_ram_addr_update_nxt_carry_i_46_n_0),
        .O(vid_ram_addr_update_nxt_carry_i_12_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFF1D0000FF1DFF1D)) 
    vid_ram_addr_update_nxt_carry_i_13
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[9] ),
        .I1(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [9]),
        .I3(\fifo_mem[0][15]_i_5_n_0 ),
        .I4(vid_ram_addr_update_nxt_carry_i_47_n_0),
        .I5(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .O(vid_ram_addr_update_nxt_carry_i_13_n_0));
  LUT6 #(
    .INIT(64'h0100010C0D000D0C)) 
    vid_ram_addr_update_nxt_carry_i_14
       (.I0(vid_ram_addr_update_nxt_carry_i_48_n_0),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(vid_ram_addr_update_nxt_carry_i_36_n_0),
        .I5(vid_ram_addr_update_nxt_carry_i_49_n_0),
        .O(vid_ram_addr_update_nxt_carry_i_14_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA9AAAA)) 
    vid_ram_addr_update_nxt_carry_i_15
       (.I0(\vid_ram_addr_o_OBUF[4]_inst_i_3_n_0 ),
        .I1(vid_ram_addr_update_nxt_carry_i_50_n_0),
        .I2(vid_ram_addr_update_nxt_carry_i_51_n_0),
        .I3(vid_ram_addr_update_nxt_carry_i_52_n_0),
        .I4(vid_ram_addr_update_nxt_carry_i_53_n_0),
        .I5(vid_ram_addr_update_nxt_carry_i_54_n_0),
        .O(vid_ram_addr_update_nxt_carry_i_15_n_0));
  LUT6 #(
    .INIT(64'h0000000000000045)) 
    vid_ram_addr_update_nxt_carry_i_16
       (.I0(vid_ram_addr_update_nxt_carry_i_55_n_0),
        .I1(vid_ram_addr_update_nxt_carry_i_56_n_0),
        .I2(vid_ram_addr_update_nxt_carry_i_23_n_0),
        .I3(vid_ram_addr_update_nxt_carry_i_57_n_0),
        .I4(vid_ram_addr_update_nxt_carry_i_58_n_0),
        .I5(vid_ram_addr_update_nxt_carry_i_59_n_0),
        .O(vid_ram_addr_update_nxt_carry_i_16_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h000DDD0DDDDDDDDD)) 
    vid_ram_addr_update_nxt_carry_i_17
       (.I0(\vram_src_mask[15]_i_6_n_0 ),
        .I1(vid_ram_addr_update_nxt_carry_i_56_n_0),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[2] ),
        .I3(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [2]),
        .I5(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .O(vid_ram_addr_update_nxt_carry_i_17_n_0));
  LUT6 #(
    .INIT(64'h0001000D0C010C0D)) 
    vid_ram_addr_update_nxt_carry_i_18
       (.I0(vid_ram_addr_update_nxt_carry_i_49_n_0),
        .I1(gfx_mode[0]),
        .I2(gfx_mode[2]),
        .I3(gfx_mode[1]),
        .I4(vid_ram_addr_update_nxt_carry_i_47_n_0),
        .I5(vid_ram_addr_update_nxt_carry_i_60_n_0),
        .O(vid_ram_addr_update_nxt_carry_i_18_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA9AAAA)) 
    vid_ram_addr_update_nxt_carry_i_19
       (.I0(\vid_ram_addr_o_OBUF[1]_inst_i_3_n_0 ),
        .I1(vid_ram_addr_update_nxt_carry_i_61_n_0),
        .I2(vid_ram_addr_update_nxt_carry_i_62_n_0),
        .I3(vid_ram_addr_update_nxt_carry_i_63_n_0),
        .I4(vid_ram_addr_update_nxt_carry_i_64_n_0),
        .I5(vid_ram_addr_update_nxt_carry_i_65_n_0),
        .O(vid_ram_addr_update_nxt_carry_i_19_n_0));
  LUT6 #(
    .INIT(64'h00D20000000000D2)) 
    vid_ram_addr_update_nxt_carry_i_2
       (.I0(vid_ram_addr_update_nxt_carry_i_9_n_0),
        .I1(vid_ram_addr_update_nxt_carry_i_10_n_0),
        .I2(vid_ram_refr_addr[8]),
        .I3(vid_ram_addr_update_nxt_carry_i_11_n_0),
        .I4(\vid_ram_addr_o_OBUF[6]_inst_i_3_n_0 ),
        .I5(vid_ram_addr_update_nxt_carry_i_12_n_0),
        .O(vid_ram_addr_update_nxt_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000000000E0)) 
    vid_ram_addr_update_nxt_carry_i_20
       (.I0(\fifo_mem[0][15]_i_5_n_0 ),
        .I1(vid_ram_addr_update_nxt_carry_i_56_n_0),
        .I2(vid_ram_addr_update_nxt_carry_i_66_n_0),
        .I3(vid_ram_addr_update_nxt_carry_i_67_n_0),
        .I4(vid_ram_addr_update_nxt_carry_i_68_n_0),
        .I5(vid_ram_addr_update_nxt_carry_i_69_n_0),
        .O(vid_ram_addr_update_nxt_carry_i_20_n_0));
  LUT5 #(
    .INIT(32'h8A888088)) 
    vid_ram_addr_update_nxt_carry_i_21
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [11]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[11] ),
        .O(vid_ram_addr_update_nxt_carry_i_21_n_0));
  LUT6 #(
    .INIT(64'h00404444FF7F7777)) 
    vid_ram_addr_update_nxt_carry_i_22
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[12] ),
        .I1(lt24_status[2]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update ),
        .I3(vid_ram_refr_dout_rdy_nxt),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_data_request ),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [12]),
        .O(vid_ram_addr_update_nxt_carry_i_22_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    vid_ram_addr_update_nxt_carry_i_23
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .O(vid_ram_addr_update_nxt_carry_i_23_n_0));
  LUT5 #(
    .INIT(32'h8A888088)) 
    vid_ram_addr_update_nxt_carry_i_24
       (.I0(\vram_src_mask[15]_i_6_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [13]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[13] ),
        .O(vid_ram_addr_update_nxt_carry_i_24_n_0));
  LUT5 #(
    .INIT(32'h45444044)) 
    vid_ram_addr_update_nxt_carry_i_25
       (.I0(\fifo_mem[0][4]_i_6_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [14]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[14] ),
        .O(vid_ram_addr_update_nxt_carry_i_25_n_0));
  LUT5 #(
    .INIT(32'h45444044)) 
    vid_ram_addr_update_nxt_carry_i_26
       (.I0(\fifo_mem[0][15]_i_5_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [15]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[15] ),
        .O(vid_ram_addr_update_nxt_carry_i_26_n_0));
  LUT6 #(
    .INIT(64'h00404444FF7F7777)) 
    vid_ram_addr_update_nxt_carry_i_27
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[14] ),
        .I1(lt24_status[2]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update ),
        .I3(vid_ram_refr_dout_rdy_nxt),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_data_request ),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [14]),
        .O(vid_ram_addr_update_nxt_carry_i_27_n_0));
  LUT6 #(
    .INIT(64'h00404444FF7F7777)) 
    vid_ram_addr_update_nxt_carry_i_28
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[13] ),
        .I1(lt24_status[2]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update ),
        .I3(vid_ram_refr_dout_rdy_nxt),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_data_request ),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [13]),
        .O(vid_ram_addr_update_nxt_carry_i_28_n_0));
  LUT6 #(
    .INIT(64'h00404444FF7F7777)) 
    vid_ram_addr_update_nxt_carry_i_29
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[11] ),
        .I1(lt24_status[2]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update ),
        .I3(vid_ram_refr_dout_rdy_nxt),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_data_request ),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [11]),
        .O(vid_ram_addr_update_nxt_carry_i_29_n_0));
  LUT6 #(
    .INIT(64'h00D20000000000D2)) 
    vid_ram_addr_update_nxt_carry_i_3
       (.I0(vid_ram_addr_update_nxt_carry_i_13_n_0),
        .I1(vid_ram_addr_update_nxt_carry_i_14_n_0),
        .I2(vid_ram_refr_addr[5]),
        .I3(vid_ram_addr_update_nxt_carry_i_15_n_0),
        .I4(\vid_ram_addr_o_OBUF[3]_inst_i_3_n_0 ),
        .I5(vid_ram_addr_update_nxt_carry_i_16_n_0),
        .O(vid_ram_addr_update_nxt_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h00404444FF7F7777)) 
    vid_ram_addr_update_nxt_carry_i_30
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[10] ),
        .I1(lt24_status[2]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update ),
        .I3(vid_ram_refr_dout_rdy_nxt),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_data_request ),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [10]),
        .O(vid_ram_addr_update_nxt_carry_i_30_n_0));
  LUT5 #(
    .INIT(32'h8A888088)) 
    vid_ram_addr_update_nxt_carry_i_31
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [9]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[9] ),
        .O(vid_ram_addr_update_nxt_carry_i_31_n_0));
  LUT5 #(
    .INIT(32'h45444044)) 
    vid_ram_addr_update_nxt_carry_i_32
       (.I0(\fifo_mem[0][4]_i_6_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [12]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[12] ),
        .O(vid_ram_addr_update_nxt_carry_i_32_n_0));
  LUT5 #(
    .INIT(32'h8A888088)) 
    vid_ram_addr_update_nxt_carry_i_33
       (.I0(vid_ram_addr_update_nxt_carry_i_23_n_0),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [10]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[10] ),
        .O(vid_ram_addr_update_nxt_carry_i_33_n_0));
  LUT5 #(
    .INIT(32'h4575FFFF)) 
    vid_ram_addr_update_nxt_carry_i_34
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [11]),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I2(lt24_status[2]),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[11] ),
        .I4(\vram_src_mask[15]_i_6_n_0 ),
        .O(vid_ram_addr_update_nxt_carry_i_34_n_0));
  LUT5 #(
    .INIT(32'h45444044)) 
    vid_ram_addr_update_nxt_carry_i_35
       (.I0(\fifo_mem[0][15]_i_5_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [13]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[13] ),
        .O(vid_ram_addr_update_nxt_carry_i_35_n_0));
  LUT6 #(
    .INIT(64'h00404444FF7F7777)) 
    vid_ram_addr_update_nxt_carry_i_36
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[8] ),
        .I1(lt24_status[2]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update ),
        .I3(vid_ram_refr_dout_rdy_nxt),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_data_request ),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [8]),
        .O(vid_ram_addr_update_nxt_carry_i_36_n_0));
  LUT6 #(
    .INIT(64'h00404444FF7F7777)) 
    vid_ram_addr_update_nxt_carry_i_37
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[9] ),
        .I1(lt24_status[2]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update ),
        .I3(vid_ram_refr_dout_rdy_nxt),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_data_request ),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [9]),
        .O(vid_ram_addr_update_nxt_carry_i_37_n_0));
  LUT5 #(
    .INIT(32'h8A888088)) 
    vid_ram_addr_update_nxt_carry_i_38
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [7]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[7] ),
        .O(vid_ram_addr_update_nxt_carry_i_38_n_0));
  LUT5 #(
    .INIT(32'h45444044)) 
    vid_ram_addr_update_nxt_carry_i_39
       (.I0(\fifo_mem[0][4]_i_6_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [10]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[10] ),
        .O(vid_ram_addr_update_nxt_carry_i_39_n_0));
  LUT6 #(
    .INIT(64'h00D20000000000D2)) 
    vid_ram_addr_update_nxt_carry_i_4
       (.I0(vid_ram_addr_update_nxt_carry_i_17_n_0),
        .I1(vid_ram_addr_update_nxt_carry_i_18_n_0),
        .I2(vid_ram_refr_addr[2]),
        .I3(vid_ram_addr_update_nxt_carry_i_19_n_0),
        .I4(\vid_ram_addr_o_OBUF[0]_inst_i_3_n_0 ),
        .I5(vid_ram_addr_update_nxt_carry_i_20_n_0),
        .O(vid_ram_addr_update_nxt_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h8A888088)) 
    vid_ram_addr_update_nxt_carry_i_40
       (.I0(vid_ram_addr_update_nxt_carry_i_23_n_0),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [8]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[8] ),
        .O(vid_ram_addr_update_nxt_carry_i_40_n_0));
  LUT5 #(
    .INIT(32'h4575FFFF)) 
    vid_ram_addr_update_nxt_carry_i_41
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [9]),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I2(lt24_status[2]),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[9] ),
        .I4(\vram_src_mask[15]_i_6_n_0 ),
        .O(vid_ram_addr_update_nxt_carry_i_41_n_0));
  LUT5 #(
    .INIT(32'h45444044)) 
    vid_ram_addr_update_nxt_carry_i_42
       (.I0(\fifo_mem[0][15]_i_5_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [11]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[11] ),
        .O(vid_ram_addr_update_nxt_carry_i_42_n_0));
  LUT5 #(
    .INIT(32'h45444044)) 
    vid_ram_addr_update_nxt_carry_i_43
       (.I0(\fifo_mem[0][15]_i_5_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [10]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[10] ),
        .O(vid_ram_addr_update_nxt_carry_i_43_n_0));
  LUT5 #(
    .INIT(32'h8A888088)) 
    vid_ram_addr_update_nxt_carry_i_44
       (.I0(vid_ram_addr_update_nxt_carry_i_23_n_0),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [7]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[7] ),
        .O(vid_ram_addr_update_nxt_carry_i_44_n_0));
  LUT5 #(
    .INIT(32'h45444044)) 
    vid_ram_addr_update_nxt_carry_i_45
       (.I0(\fifo_mem[0][4]_i_6_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [9]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[9] ),
        .O(vid_ram_addr_update_nxt_carry_i_45_n_0));
  LUT5 #(
    .INIT(32'h8A888088)) 
    vid_ram_addr_update_nxt_carry_i_46
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [6]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[6] ),
        .O(vid_ram_addr_update_nxt_carry_i_46_n_0));
  LUT6 #(
    .INIT(64'h00404444FF7F7777)) 
    vid_ram_addr_update_nxt_carry_i_47
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[5] ),
        .I1(lt24_status[2]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update ),
        .I3(vid_ram_refr_dout_rdy_nxt),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_data_request ),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [5]),
        .O(vid_ram_addr_update_nxt_carry_i_47_n_0));
  LUT6 #(
    .INIT(64'h00404444FF7F7777)) 
    vid_ram_addr_update_nxt_carry_i_48
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[7] ),
        .I1(lt24_status[2]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update ),
        .I3(vid_ram_refr_dout_rdy_nxt),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_data_request ),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [7]),
        .O(vid_ram_addr_update_nxt_carry_i_48_n_0));
  LUT6 #(
    .INIT(64'h00404444FF7F7777)) 
    vid_ram_addr_update_nxt_carry_i_49
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[6] ),
        .I1(lt24_status[2]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update ),
        .I3(vid_ram_refr_dout_rdy_nxt),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_data_request ),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [6]),
        .O(vid_ram_addr_update_nxt_carry_i_49_n_0));
  LUT6 #(
    .INIT(64'h0000000000000045)) 
    vid_ram_addr_update_nxt_carry_i_5
       (.I0(vid_ram_addr_update_nxt_carry_i_21_n_0),
        .I1(vid_ram_addr_update_nxt_carry_i_22_n_0),
        .I2(vid_ram_addr_update_nxt_carry_i_23_n_0),
        .I3(vid_ram_addr_update_nxt_carry_i_24_n_0),
        .I4(vid_ram_addr_update_nxt_carry_i_25_n_0),
        .I5(vid_ram_addr_update_nxt_carry_i_26_n_0),
        .O(vid_ram_addr_update_nxt_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h8A888088)) 
    vid_ram_addr_update_nxt_carry_i_50
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [4]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[4] ),
        .O(vid_ram_addr_update_nxt_carry_i_50_n_0));
  LUT5 #(
    .INIT(32'h45444044)) 
    vid_ram_addr_update_nxt_carry_i_51
       (.I0(\fifo_mem[0][4]_i_6_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [7]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[7] ),
        .O(vid_ram_addr_update_nxt_carry_i_51_n_0));
  LUT5 #(
    .INIT(32'h8A888088)) 
    vid_ram_addr_update_nxt_carry_i_52
       (.I0(vid_ram_addr_update_nxt_carry_i_23_n_0),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [5]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[5] ),
        .O(vid_ram_addr_update_nxt_carry_i_52_n_0));
  LUT5 #(
    .INIT(32'h4575FFFF)) 
    vid_ram_addr_update_nxt_carry_i_53
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [6]),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I2(lt24_status[2]),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[6] ),
        .I4(\vram_src_mask[15]_i_6_n_0 ),
        .O(vid_ram_addr_update_nxt_carry_i_53_n_0));
  LUT5 #(
    .INIT(32'h45444044)) 
    vid_ram_addr_update_nxt_carry_i_54
       (.I0(\fifo_mem[0][15]_i_5_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [8]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[8] ),
        .O(vid_ram_addr_update_nxt_carry_i_54_n_0));
  LUT5 #(
    .INIT(32'h45444044)) 
    vid_ram_addr_update_nxt_carry_i_55
       (.I0(\fifo_mem[0][15]_i_5_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [7]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[7] ),
        .O(vid_ram_addr_update_nxt_carry_i_55_n_0));
  LUT6 #(
    .INIT(64'h00404444FF7F7777)) 
    vid_ram_addr_update_nxt_carry_i_56
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[4] ),
        .I1(lt24_status[2]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update ),
        .I3(vid_ram_refr_dout_rdy_nxt),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_data_request ),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [4]),
        .O(vid_ram_addr_update_nxt_carry_i_56_n_0));
  LUT5 #(
    .INIT(32'h8A888088)) 
    vid_ram_addr_update_nxt_carry_i_57
       (.I0(\vram_src_mask[15]_i_6_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [5]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[5] ),
        .O(vid_ram_addr_update_nxt_carry_i_57_n_0));
  LUT5 #(
    .INIT(32'h45444044)) 
    vid_ram_addr_update_nxt_carry_i_58
       (.I0(\fifo_mem[0][4]_i_6_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [6]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[6] ),
        .O(vid_ram_addr_update_nxt_carry_i_58_n_0));
  LUT5 #(
    .INIT(32'h8A888088)) 
    vid_ram_addr_update_nxt_carry_i_59
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [3]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[3] ),
        .O(vid_ram_addr_update_nxt_carry_i_59_n_0));
  LUT6 #(
    .INIT(64'h0001000D0C010C0D)) 
    vid_ram_addr_update_nxt_carry_i_6
       (.I0(vid_ram_addr_update_nxt_carry_i_27_n_0),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(vid_ram_addr_update_nxt_carry_i_28_n_0),
        .I5(vid_ram_addr_update_nxt_carry_i_29_n_0),
        .O(vid_ram_addr_update_nxt_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h00404444FF7F7777)) 
    vid_ram_addr_update_nxt_carry_i_60
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[3] ),
        .I1(lt24_status[2]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update ),
        .I3(vid_ram_refr_dout_rdy_nxt),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_data_request ),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [3]),
        .O(vid_ram_addr_update_nxt_carry_i_60_n_0));
  LUT5 #(
    .INIT(32'h8A888088)) 
    vid_ram_addr_update_nxt_carry_i_61
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [1]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[1] ),
        .O(vid_ram_addr_update_nxt_carry_i_61_n_0));
  LUT5 #(
    .INIT(32'h45444044)) 
    vid_ram_addr_update_nxt_carry_i_62
       (.I0(\fifo_mem[0][4]_i_6_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [4]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[4] ),
        .O(vid_ram_addr_update_nxt_carry_i_62_n_0));
  LUT5 #(
    .INIT(32'h8A888088)) 
    vid_ram_addr_update_nxt_carry_i_63
       (.I0(\vram_src_mask[15]_i_6_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [3]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[3] ),
        .O(vid_ram_addr_update_nxt_carry_i_63_n_0));
  LUT5 #(
    .INIT(32'h4575FFFF)) 
    vid_ram_addr_update_nxt_carry_i_64
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [2]),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I2(lt24_status[2]),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[2] ),
        .I4(vid_ram_addr_update_nxt_carry_i_23_n_0),
        .O(vid_ram_addr_update_nxt_carry_i_64_n_0));
  LUT5 #(
    .INIT(32'h45444044)) 
    vid_ram_addr_update_nxt_carry_i_65
       (.I0(\fifo_mem[0][15]_i_5_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [5]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[5] ),
        .O(vid_ram_addr_update_nxt_carry_i_65_n_0));
  LUT5 #(
    .INIT(32'h4575FFFF)) 
    vid_ram_addr_update_nxt_carry_i_66
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [2]),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I2(lt24_status[2]),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[2] ),
        .I4(\vram_src_mask[15]_i_6_n_0 ),
        .O(vid_ram_addr_update_nxt_carry_i_66_n_0));
  LUT5 #(
    .INIT(32'h8A888088)) 
    vid_ram_addr_update_nxt_carry_i_67
       (.I0(vid_ram_addr_update_nxt_carry_i_23_n_0),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [1]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[1] ),
        .O(vid_ram_addr_update_nxt_carry_i_67_n_0));
  LUT5 #(
    .INIT(32'h45444044)) 
    vid_ram_addr_update_nxt_carry_i_68
       (.I0(\fifo_mem[0][4]_i_6_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [3]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[3] ),
        .O(vid_ram_addr_update_nxt_carry_i_68_n_0));
  LUT5 #(
    .INIT(32'h8A888088)) 
    vid_ram_addr_update_nxt_carry_i_69
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [0]),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ),
        .I3(lt24_status[2]),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[0] ),
        .O(vid_ram_addr_update_nxt_carry_i_69_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h57F7000057F757F7)) 
    vid_ram_addr_update_nxt_carry_i_7
       (.I0(\vram_src_mask[15]_i_6_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[12] ),
        .I2(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [12]),
        .I4(vid_ram_addr_update_nxt_carry_i_30_n_0),
        .I5(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .O(vid_ram_addr_update_nxt_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA9AAAA)) 
    vid_ram_addr_update_nxt_carry_i_8
       (.I0(\vid_ram_addr_o_OBUF[9]_inst_i_3_n_0 ),
        .I1(vid_ram_addr_update_nxt_carry_i_31_n_0),
        .I2(vid_ram_addr_update_nxt_carry_i_32_n_0),
        .I3(vid_ram_addr_update_nxt_carry_i_33_n_0),
        .I4(vid_ram_addr_update_nxt_carry_i_34_n_0),
        .I5(vid_ram_addr_update_nxt_carry_i_35_n_0),
        .O(vid_ram_addr_update_nxt_carry_i_8_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h57F757F757F70000)) 
    vid_ram_addr_update_nxt_carry_i_9
       (.I0(\vram_src_mask[15]_i_6_n_0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[10] ),
        .I2(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [10]),
        .I4(vid_ram_addr_update_nxt_carry_i_22_n_0),
        .I5(\fifo_mem[0][15]_i_5_n_0 ),
        .O(vid_ram_addr_update_nxt_carry_i_9_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFF2)) 
    \vid_ram_ce[0]_i_1 
       (.I0(\ogfx_reg_inst/vid_ram0_we ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode1__0 ),
        .I2(vid_ram_data_wr_dly_i_1__0_n_0),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_rd_dly ),
        .I4(vid_ram_addr_hi_wr_dly_i_1__0_n_0),
        .O(\ogfx_reg_inst/vid_ram0_access ));
  LUT5 #(
    .INIT(32'hFFFFFFF2)) 
    \vid_ram_ce[0]_i_1__0 
       (.I0(\ogfx_reg_inst/vid_ram1_we ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode1__0 ),
        .I2(vid_ram_data_wr_dly_i_1_n_0),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_rd_dly ),
        .I4(vid_ram_addr_hi_wr_dly_i_1_n_0),
        .O(\ogfx_reg_inst/vid_ram1_access ));
  LUT2 #(
    .INIT(4'hB)) 
    \vid_ram_ce[0]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode1__0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \vid_ram_ce[0]_i_2__0 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode1__0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \vid_ram_ce[1]_i_1 
       (.I0(\ogfx_reg_inst/vid_ram0_ce ),
        .I1(\ogfx_reg_inst/vid_ram0_we ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_0_out ));
  LUT2 #(
    .INIT(4'h2)) 
    \vid_ram_ce[1]_i_1__0 
       (.I0(\ogfx_reg_inst/vid_ram1_ce ),
        .I1(\ogfx_reg_inst/vid_ram1_we ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_0_out ));
  OBUF vid_ram_cen_o_OBUF_inst
       (.I(vid_ram_cen_o_OBUF),
        .O(vid_ram_cen_o));
  LUT5 #(
    .INIT(32'h00101010)) 
    vid_ram_cen_o_OBUF_inst_i_1
       (.I0(\ogfx_reg_inst/vid_ram1_ce ),
        .I1(\ogfx_reg_inst/vid_ram0_ce ),
        .I2(vid_ram_gpu_cen),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update ),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_data_request ),
        .O(vid_ram_cen_o_OBUF));
  LUT5 #(
    .INIT(32'hFDFDFDD9)) 
    vid_ram_cen_o_OBUF_inst_i_2
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/pixel_is_transparent_reg_reg_n_0 ),
        .I4(pixel_is_transparent_reg_i_2_n_0),
        .O(vid_ram_gpu_cen));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \vid_ram_column_count[0]_i_1 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done__0 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count0 [0]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\vid_ram_column_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \vid_ram_column_count[0]_i_1__0 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done__0 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count0 [0]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\vid_ram_column_count[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00005551)) 
    \vid_ram_column_count[0]_i_1__1 
       (.I0(\vid_ram_column_count[8]_i_4_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [0]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_1_in__0 [0]));
  LUT5 #(
    .INIT(32'h00005551)) 
    \vid_ram_column_count[0]_i_1__2 
       (.I0(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [0]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_1_in__0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \vid_ram_column_count[0]_i_1__3 
       (.I0(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I1(lt24_status[2]),
        .I2(\ogfx_backend_inst/vid_ram_column_count [0]),
        .O(\vid_ram_column_count[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \vid_ram_column_count[1]_i_1 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done__0 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count0 [1]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\vid_ram_column_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \vid_ram_column_count[1]_i_1__0 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done__0 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count0 [1]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\vid_ram_column_count[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000555155510000)) 
    \vid_ram_column_count[1]_i_1__1 
       (.I0(\vid_ram_column_count[8]_i_4_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [0]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [1]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_1_in__0 [1]));
  LUT6 #(
    .INIT(64'h0000555155510000)) 
    \vid_ram_column_count[1]_i_1__2 
       (.I0(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [0]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [1]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_1_in__0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h0440)) 
    \vid_ram_column_count[1]_i_1__3 
       (.I0(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I1(lt24_status[2]),
        .I2(\ogfx_backend_inst/vid_ram_column_count [1]),
        .I3(\ogfx_backend_inst/vid_ram_column_count [0]),
        .O(\vid_ram_column_count[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \vid_ram_column_count[2]_i_1 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done__0 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count0 [2]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\vid_ram_column_count[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \vid_ram_column_count[2]_i_1__0 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done__0 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count0 [2]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\vid_ram_column_count[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h01111000)) 
    \vid_ram_column_count[2]_i_1__1 
       (.I0(\vid_ram_column_count[8]_i_4_n_0 ),
        .I1(\vid_ram_column_count[8]_i_5_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [1]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [0]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [2]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_1_in__0 [2]));
  LUT5 #(
    .INIT(32'h01111000)) 
    \vid_ram_column_count[2]_i_1__2 
       (.I0(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I1(\vid_ram_column_count[8]_i_5_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [1]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [0]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [2]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_1_in__0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h04444000)) 
    \vid_ram_column_count[2]_i_1__3 
       (.I0(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I1(lt24_status[2]),
        .I2(\ogfx_backend_inst/vid_ram_column_count [0]),
        .I3(\ogfx_backend_inst/vid_ram_column_count [1]),
        .I4(\ogfx_backend_inst/vid_ram_column_count [2]),
        .O(\vid_ram_column_count[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \vid_ram_column_count[3]_i_1 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done__0 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count0 [3]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\vid_ram_column_count[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \vid_ram_column_count[3]_i_1__0 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done__0 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count0 [3]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\vid_ram_column_count[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0111111110000000)) 
    \vid_ram_column_count[3]_i_1__1 
       (.I0(\vid_ram_column_count[8]_i_4_n_0 ),
        .I1(\vid_ram_column_count[8]_i_5_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [0]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [2]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [3]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_1_in__0 [3]));
  (* \PinAttr:I4:HOLD_DETOUR  = "275" *) 
  LUT6 #(
    .INIT(64'h0111111110000000)) 
    \vid_ram_column_count[3]_i_1__2 
       (.I0(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I1(\vid_ram_column_count[8]_i_5_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [0]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [2]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [3]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_1_in__0 [3]));
  LUT6 #(
    .INIT(64'h0444444440000000)) 
    \vid_ram_column_count[3]_i_1__3 
       (.I0(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I1(lt24_status[2]),
        .I2(\ogfx_backend_inst/vid_ram_column_count [1]),
        .I3(\ogfx_backend_inst/vid_ram_column_count [0]),
        .I4(\ogfx_backend_inst/vid_ram_column_count [2]),
        .I5(\ogfx_backend_inst/vid_ram_column_count [3]),
        .O(\vid_ram_column_count[3]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \vid_ram_column_count[4]_i_1 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done__0 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count0 [4]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\vid_ram_column_count[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \vid_ram_column_count[4]_i_1__0 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done__0 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count0 [4]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\vid_ram_column_count[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000555155510000)) 
    \vid_ram_column_count[4]_i_1__1 
       (.I0(\vid_ram_column_count[8]_i_4_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\vid_ram_column_count[4]_i_2__0_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [4]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_1_in__0 [4]));
  LUT6 #(
    .INIT(64'h0000555155510000)) 
    \vid_ram_column_count[4]_i_1__2 
       (.I0(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\vid_ram_column_count[4]_i_2__1_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [4]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_1_in__0 [4]));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \vid_ram_column_count[4]_i_1__3 
       (.I0(\ogfx_backend_inst/vid_ram_column_count [4]),
        .I1(\ogfx_backend_inst/vid_ram_column_count [3]),
        .I2(\ogfx_backend_inst/vid_ram_column_count [1]),
        .I3(\ogfx_backend_inst/vid_ram_column_count [0]),
        .I4(\ogfx_backend_inst/vid_ram_column_count [2]),
        .I5(\vid_ram_column_count[4]_i_2_n_0 ),
        .O(\vid_ram_column_count[4]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \vid_ram_column_count[4]_i_2 
       (.I0(\ogfx_if_lt24_inst/p_1_in4_in ),
        .I1(\ogfx_if_lt24_inst/refresh_trigger_clr ),
        .I2(\ogfx_if_lt24_inst/p_0_in13_in ),
        .I3(\ogfx_if_lt24_inst/p_2_in11_in ),
        .I4(\ogfx_if_lt24_inst/p_0_in15_in ),
        .I5(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .O(\vid_ram_column_count[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \vid_ram_column_count[4]_i_2__0 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [2]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [1]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [0]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [3]),
        .O(\vid_ram_column_count[4]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \vid_ram_column_count[4]_i_2__1 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [2]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [1]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [0]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [3]),
        .O(\vid_ram_column_count[4]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \vid_ram_column_count[5]_i_1 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done__0 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count0 [5]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\vid_ram_column_count[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \vid_ram_column_count[5]_i_1__0 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done__0 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count0 [5]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\vid_ram_column_count[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000555155510000)) 
    \vid_ram_column_count[5]_i_1__1 
       (.I0(\vid_ram_column_count[8]_i_4_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\vid_ram_column_count[5]_i_2_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [5]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_1_in__0 [5]));
  LUT6 #(
    .INIT(64'h0000555155510000)) 
    \vid_ram_column_count[5]_i_1__2 
       (.I0(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\vid_ram_column_count[5]_i_2__0_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [5]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_1_in__0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h2002)) 
    \vid_ram_column_count[5]_i_1__3 
       (.I0(lt24_status[2]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\vid_ram_column_count[5]_i_2__1_n_0 ),
        .I3(\ogfx_backend_inst/vid_ram_column_count [5]),
        .O(\vid_ram_column_count[5]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \vid_ram_column_count[5]_i_2 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [3]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [1]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [2]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [4]),
        .O(\vid_ram_column_count[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \vid_ram_column_count[5]_i_2__0 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [3]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [1]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [2]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [4]),
        .O(\vid_ram_column_count[5]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \vid_ram_column_count[5]_i_2__1 
       (.I0(\ogfx_backend_inst/vid_ram_column_count [3]),
        .I1(\ogfx_backend_inst/vid_ram_column_count [1]),
        .I2(\ogfx_backend_inst/vid_ram_column_count [0]),
        .I3(\ogfx_backend_inst/vid_ram_column_count [2]),
        .I4(\ogfx_backend_inst/vid_ram_column_count [4]),
        .O(\vid_ram_column_count[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \vid_ram_column_count[6]_i_1 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done__0 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count0 [6]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\vid_ram_column_count[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \vid_ram_column_count[6]_i_1__0 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done__0 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count0 [6]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\vid_ram_column_count[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000555155510000)) 
    \vid_ram_column_count[6]_i_1__1 
       (.I0(\vid_ram_column_count[8]_i_4_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\vid_ram_column_count[8]_i_6_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [6]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_1_in__0 [6]));
  LUT6 #(
    .INIT(64'h0000555155510000)) 
    \vid_ram_column_count[6]_i_1__2 
       (.I0(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\vid_ram_column_count[8]_i_5__1_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [6]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_1_in__0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h2002)) 
    \vid_ram_column_count[6]_i_1__3 
       (.I0(lt24_status[2]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\vid_ram_column_count[8]_i_5__0_n_0 ),
        .I3(\ogfx_backend_inst/vid_ram_column_count [6]),
        .O(\vid_ram_column_count[6]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \vid_ram_column_count[7]_i_1 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done__0 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count0 [7]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\vid_ram_column_count[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \vid_ram_column_count[7]_i_1__0 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done__0 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count0 [7]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\vid_ram_column_count[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h01111000)) 
    \vid_ram_column_count[7]_i_1__1 
       (.I0(\vid_ram_column_count[8]_i_4_n_0 ),
        .I1(\vid_ram_column_count[8]_i_5_n_0 ),
        .I2(\vid_ram_column_count[8]_i_6_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [6]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [7]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_1_in__0 [7]));
  LUT5 #(
    .INIT(32'h01111000)) 
    \vid_ram_column_count[7]_i_1__2 
       (.I0(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I1(\vid_ram_column_count[8]_i_5_n_0 ),
        .I2(\vid_ram_column_count[8]_i_5__1_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [6]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [7]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_1_in__0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h22020020)) 
    \vid_ram_column_count[7]_i_1__3 
       (.I0(lt24_status[2]),
        .I1(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I2(\ogfx_backend_inst/vid_ram_column_count [6]),
        .I3(\vid_ram_column_count[8]_i_5__0_n_0 ),
        .I4(\ogfx_backend_inst/vid_ram_column_count [7]),
        .O(\vid_ram_column_count[7]_i_1__3_n_0 ));
  (* \PinAttr:I3:HOLD_DETOUR  = "1486" *) 
  LUT5 #(
    .INIT(32'hEEEEEEFE)) 
    \vid_ram_column_count[8]_i_1 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .I1(\ogfx_reg_inst/vid_ram0_we ),
        .I2(vid_ram_data_rd_dly_i_1_n_0),
        .I3(dbg_freeze_i_IBUF),
        .I4(\ogfx_reg_inst/vid_ram0_cfg [4]),
        .O(\vid_ram_column_count[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEFE)) 
    \vid_ram_column_count[8]_i_1__0 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .I1(\ogfx_reg_inst/vid_ram1_we ),
        .I2(vid_ram_data_rd_dly_i_1__0_n_0),
        .I3(dbg_freeze_i_IBUF),
        .I4(\ogfx_reg_inst/vid_ram1_cfg [4]),
        .O(\vid_ram_column_count[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \vid_ram_column_count[8]_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done__0 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count0 [8]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\vid_ram_column_count[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \vid_ram_column_count[8]_i_2__0 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done__0 ),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count0 [8]),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .O(\vid_ram_column_count[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0111111110000000)) 
    \vid_ram_column_count[8]_i_2__1 
       (.I0(\vid_ram_column_count[8]_i_4_n_0 ),
        .I1(\vid_ram_column_count[8]_i_5_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [7]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [6]),
        .I4(\vid_ram_column_count[8]_i_6_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [8]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_1_in__0 [8]));
  LUT6 #(
    .INIT(64'h0111111110000000)) 
    \vid_ram_column_count[8]_i_2__2 
       (.I0(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I1(\vid_ram_column_count[8]_i_5_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [7]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [6]),
        .I4(\vid_ram_column_count[8]_i_5__1_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [8]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_1_in__0 [8]));
  LUT6 #(
    .INIT(64'h4404444400400000)) 
    \vid_ram_column_count[8]_i_2__3 
       (.I0(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I1(lt24_status[2]),
        .I2(\ogfx_backend_inst/vid_ram_column_count [6]),
        .I3(\vid_ram_column_count[8]_i_5__0_n_0 ),
        .I4(\ogfx_backend_inst/vid_ram_column_count [7]),
        .I5(\ogfx_backend_inst/vid_ram_column_count [8]),
        .O(\vid_ram_column_count[8]_i_2__3_n_0 ));
  (* \PinAttr:I1:HOLD_DETOUR  = "1458" *) 
  LUT6 #(
    .INIT(64'hFFFFFF1000000000)) 
    \vid_ram_column_count[8]_i_3 
       (.I0(\ogfx_reg_inst/vid_ram0_cfg [4]),
        .I1(dbg_freeze_i_IBUF),
        .I2(vid_ram_data_rd_dly_i_1_n_0),
        .I3(\ogfx_reg_inst/vid_ram0_we ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done0 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done__0 ));
  LUT6 #(
    .INIT(64'hFFFFFF1000000000)) 
    \vid_ram_column_count[8]_i_3__0 
       (.I0(\ogfx_reg_inst/vid_ram1_cfg [4]),
        .I1(dbg_freeze_i_IBUF),
        .I2(vid_ram_data_rd_dly_i_1__0_n_0),
        .I3(\ogfx_reg_inst/vid_ram1_we ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done0 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done__0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h00AA0AFF008A0000)) 
    \vid_ram_column_count[8]_i_3__1 
       (.I0(next_addr__0_carry__0_i_9__2_n_0),
        .I1(vid_ram_gpu_dout_rdy_nxt),
        .I2(vid_ram_wen_o_OBUF_inst_i_4_n_0),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .O(\vid_ram_column_count[8]_i_1__1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h00FFEEFF00FE0000)) 
    \vid_ram_column_count[8]_i_3__2 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/pixel_is_transparent_reg_reg_n_0 ),
        .I1(pixel_is_transparent_reg_i_2_n_0),
        .I2(vid_ram_gpu_dout_rdy_nxt),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .O(\vid_ram_column_count[8]_i_1__2_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'hF755)) 
    \vid_ram_column_count[8]_i_3__3 
       (.I0(lt24_status[2]),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update ),
        .I2(vid_ram_refr_dout_rdy_nxt),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_data_request ),
        .O(\vid_ram_column_count[8]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h00008A88)) 
    \vid_ram_column_count[8]_i_4 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_line_done0 ),
        .I1(\ogfx_gpu_inst/exec_copy_trans ),
        .I2(\vram_src_mask[15]_i_3_n_0 ),
        .I3(\ogfx_gpu_inst/exec_copy ),
        .I4(\vram_src_mask[15]_i_4_n_0 ),
        .O(\vid_ram_column_count[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \vid_ram_column_count[8]_i_4__0 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_line_done0 ),
        .I1(\vram_src_mask[15]_i_4_n_0 ),
        .O(\vid_ram_column_count[8]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hA200)) 
    \vid_ram_column_count[8]_i_4__1 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_line_done0 ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update ),
        .I2(vid_ram_refr_dout_rdy_nxt),
        .I3(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_data_request ),
        .O(\vid_ram_column_count[8]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \vid_ram_column_count[8]_i_5 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .O(\vid_ram_column_count[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \vid_ram_column_count[8]_i_5__0 
       (.I0(\ogfx_backend_inst/vid_ram_column_count [4]),
        .I1(\ogfx_backend_inst/vid_ram_column_count [2]),
        .I2(\ogfx_backend_inst/vid_ram_column_count [0]),
        .I3(\ogfx_backend_inst/vid_ram_column_count [1]),
        .I4(\ogfx_backend_inst/vid_ram_column_count [3]),
        .I5(\ogfx_backend_inst/vid_ram_column_count [5]),
        .O(\vid_ram_column_count[8]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \vid_ram_column_count[8]_i_5__1 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [4]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [2]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [1]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [0]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [3]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [5]),
        .O(\vid_ram_column_count[8]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \vid_ram_column_count[8]_i_6 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [4]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [2]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [1]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [0]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [3]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [5]),
        .O(\vid_ram_column_count[8]_i_6_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \vid_ram_column_count_reg[3]_i_2 
       (.CI(\<const0> ),
        .CO({\vid_ram_column_count_reg[3]_i_2_n_0 ,\NLW_vid_ram_column_count_reg[3]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [3:0]),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count0 [3:0]),
        .S({\ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[3]_i_3_n_0 ,\ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[3]_i_4_n_0 ,\ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[3]_i_5_n_0 ,\ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[3]_i_6_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \vid_ram_column_count_reg[3]_i_2__0 
       (.CI(\<const0> ),
        .CO({\vid_ram_column_count_reg[3]_i_2__0_n_0 ,\NLW_vid_ram_column_count_reg[3]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [3:0]),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count0 [3:0]),
        .S({\ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[3]_i_3_n_0 ,\ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[3]_i_4_n_0 ,\ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[3]_i_5_n_0 ,\ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[3]_i_6_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \vid_ram_column_count_reg[7]_i_2 
       (.CI(\vid_ram_column_count_reg[3]_i_2_n_0 ),
        .CO({\vid_ram_column_count_reg[7]_i_2_n_0 ,\NLW_vid_ram_column_count_reg[7]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [4]}),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count0 [7:4]),
        .S({\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [7:5],\ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[7]_i_3_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \vid_ram_column_count_reg[7]_i_2__0 
       (.CI(\vid_ram_column_count_reg[3]_i_2__0_n_0 ),
        .CO({\vid_ram_column_count_reg[7]_i_2__0_n_0 ,\NLW_vid_ram_column_count_reg[7]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [4]}),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count0 [7:4]),
        .S({\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [7:5],\ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_column_count[7]_i_3_n_0 }));
  CARRY4 \vid_ram_column_count_reg[8]_i_4 
       (.CI(\vid_ram_column_count_reg[7]_i_2_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count0 [8]),
        .S({\<const0> ,\<const0> ,\<const0> ,\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [8]}));
  CARRY4 \vid_ram_column_count_reg[8]_i_4__0 
       (.CI(\vid_ram_column_count_reg[7]_i_2__0_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count0 [8]),
        .S({\<const0> ,\<const0> ,\<const0> ,\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [8]}));
  LUT6 #(
    .INIT(64'hB8BBB888F0FFF000)) 
    \vid_ram_data[0]_i_1 
       (.I0(per_din_i_IBUF[0]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [0]),
        .I2(vid_ram_dout_i_IBUF[0]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [0]),
        .I5(vid_ram_data_wr_dly_i_1__0_n_0),
        .O(\vid_ram_data[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888F0FFF000)) 
    \vid_ram_data[0]_i_1__0 
       (.I0(per_din_i_IBUF[0]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [0]),
        .I2(vid_ram_dout_i_IBUF[0]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [0]),
        .I5(vid_ram_data_wr_dly_i_1_n_0),
        .O(\vid_ram_data[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888F0FFF000)) 
    \vid_ram_data[10]_i_1 
       (.I0(\ogfx_reg_inst/per_din_mask_mode [10]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [10]),
        .I2(vid_ram_dout_i_IBUF[10]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [10]),
        .I5(vid_ram_data_wr_dly_i_1__0_n_0),
        .O(\vid_ram_data[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888F0FFF000)) 
    \vid_ram_data[10]_i_1__0 
       (.I0(\ogfx_reg_inst/per_din_mask_mode__0 [10]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [10]),
        .I2(vid_ram_dout_i_IBUF[10]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [10]),
        .I5(vid_ram_data_wr_dly_i_1_n_0),
        .O(\vid_ram_data[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \vid_ram_data[10]_i_2 
       (.I0(\ogfx_reg_inst/per_din_mask_mode316_out ),
        .I1(\vid_ram_data[14]_i_3_n_0 ),
        .I2(per_din_i_IBUF[10]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode1__0 ),
        .I4(per_din_i_IBUF[2]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode2__0 ),
        .O(\ogfx_reg_inst/per_din_mask_mode [10]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \vid_ram_data[10]_i_2__0 
       (.I0(\ogfx_reg_inst/per_din_mask_mode316_out__0 ),
        .I1(\vid_ram_data[14]_i_3__0_n_0 ),
        .I2(per_din_i_IBUF[10]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode1__0 ),
        .I4(per_din_i_IBUF[2]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode2__0 ),
        .O(\ogfx_reg_inst/per_din_mask_mode__0 [10]));
  LUT6 #(
    .INIT(64'hB8BBB888F0FFF000)) 
    \vid_ram_data[11]_i_1 
       (.I0(\ogfx_reg_inst/per_din_mask_mode [11]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [11]),
        .I2(vid_ram_dout_i_IBUF[11]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [11]),
        .I5(vid_ram_data_wr_dly_i_1__0_n_0),
        .O(\vid_ram_data[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888F0FFF000)) 
    \vid_ram_data[11]_i_1__0 
       (.I0(\ogfx_reg_inst/per_din_mask_mode__0 [11]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [11]),
        .I2(vid_ram_dout_i_IBUF[11]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [11]),
        .I5(vid_ram_data_wr_dly_i_1_n_0),
        .O(\vid_ram_data[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \vid_ram_data[11]_i_2 
       (.I0(\ogfx_reg_inst/per_din_mask_mode316_out ),
        .I1(\vid_ram_data[15]_i_3_n_0 ),
        .I2(per_din_i_IBUF[11]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode1__0 ),
        .I4(per_din_i_IBUF[3]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode2__0 ),
        .O(\ogfx_reg_inst/per_din_mask_mode [11]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \vid_ram_data[11]_i_2__0 
       (.I0(\ogfx_reg_inst/per_din_mask_mode316_out__0 ),
        .I1(\vid_ram_data[15]_i_3__0_n_0 ),
        .I2(per_din_i_IBUF[11]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode1__0 ),
        .I4(per_din_i_IBUF[3]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode2__0 ),
        .O(\ogfx_reg_inst/per_din_mask_mode__0 [11]));
  LUT6 #(
    .INIT(64'hB8BBB888F0FFF000)) 
    \vid_ram_data[12]_i_1 
       (.I0(\ogfx_reg_inst/per_din_mask_mode [12]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [12]),
        .I2(vid_ram_dout_i_IBUF[12]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [12]),
        .I5(vid_ram_data_wr_dly_i_1__0_n_0),
        .O(\vid_ram_data[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888F0FFF000)) 
    \vid_ram_data[12]_i_1__0 
       (.I0(\ogfx_reg_inst/per_din_mask_mode__0 [12]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [12]),
        .I2(vid_ram_dout_i_IBUF[12]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [12]),
        .I5(vid_ram_data_wr_dly_i_1_n_0),
        .O(\vid_ram_data[12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \vid_ram_data[12]_i_2 
       (.I0(\ogfx_reg_inst/per_din_mask_mode316_out ),
        .I1(\vid_ram_data[12]_i_3_n_0 ),
        .I2(per_din_i_IBUF[12]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode1__0 ),
        .I4(per_din_i_IBUF[4]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode2__0 ),
        .O(\ogfx_reg_inst/per_din_mask_mode [12]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \vid_ram_data[12]_i_2__0 
       (.I0(\ogfx_reg_inst/per_din_mask_mode316_out__0 ),
        .I1(\vid_ram_data[12]_i_3__0_n_0 ),
        .I2(per_din_i_IBUF[12]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode1__0 ),
        .I4(per_din_i_IBUF[4]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode2__0 ),
        .O(\ogfx_reg_inst/per_din_mask_mode__0 [12]));
  LUT5 #(
    .INIT(32'h02080000)) 
    \vid_ram_data[12]_i_3 
       (.I0(per_din_i_IBUF[0]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .O(\vid_ram_data[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h02080000)) 
    \vid_ram_data[12]_i_3__0 
       (.I0(per_din_i_IBUF[0]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .O(\vid_ram_data[12]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888F0FFF000)) 
    \vid_ram_data[13]_i_1 
       (.I0(\ogfx_reg_inst/per_din_mask_mode [13]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [13]),
        .I2(vid_ram_dout_i_IBUF[13]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [13]),
        .I5(vid_ram_data_wr_dly_i_1__0_n_0),
        .O(\vid_ram_data[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888F0FFF000)) 
    \vid_ram_data[13]_i_1__0 
       (.I0(\ogfx_reg_inst/per_din_mask_mode__0 [13]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [13]),
        .I2(vid_ram_dout_i_IBUF[13]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [13]),
        .I5(vid_ram_data_wr_dly_i_1_n_0),
        .O(\vid_ram_data[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \vid_ram_data[13]_i_2 
       (.I0(\ogfx_reg_inst/per_din_mask_mode316_out ),
        .I1(\vid_ram_data[13]_i_3_n_0 ),
        .I2(per_din_i_IBUF[13]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode1__0 ),
        .I4(per_din_i_IBUF[5]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode2__0 ),
        .O(\ogfx_reg_inst/per_din_mask_mode [13]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \vid_ram_data[13]_i_2__0 
       (.I0(\ogfx_reg_inst/per_din_mask_mode316_out__0 ),
        .I1(\vid_ram_data[13]_i_3__0_n_0 ),
        .I2(per_din_i_IBUF[13]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode1__0 ),
        .I4(per_din_i_IBUF[5]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode2__0 ),
        .O(\ogfx_reg_inst/per_din_mask_mode__0 [13]));
  LUT5 #(
    .INIT(32'h02080000)) 
    \vid_ram_data[13]_i_3 
       (.I0(per_din_i_IBUF[1]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .O(\vid_ram_data[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h02080000)) 
    \vid_ram_data[13]_i_3__0 
       (.I0(per_din_i_IBUF[1]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .O(\vid_ram_data[13]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888F0FFF000)) 
    \vid_ram_data[14]_i_1 
       (.I0(\ogfx_reg_inst/per_din_mask_mode [14]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [14]),
        .I2(vid_ram_dout_i_IBUF[14]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [14]),
        .I5(vid_ram_data_wr_dly_i_1__0_n_0),
        .O(\vid_ram_data[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888F0FFF000)) 
    \vid_ram_data[14]_i_1__0 
       (.I0(\ogfx_reg_inst/per_din_mask_mode__0 [14]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [14]),
        .I2(vid_ram_dout_i_IBUF[14]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [14]),
        .I5(vid_ram_data_wr_dly_i_1_n_0),
        .O(\vid_ram_data[14]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \vid_ram_data[14]_i_2 
       (.I0(\ogfx_reg_inst/per_din_mask_mode316_out ),
        .I1(\vid_ram_data[14]_i_3_n_0 ),
        .I2(per_din_i_IBUF[14]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode1__0 ),
        .I4(per_din_i_IBUF[6]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode2__0 ),
        .O(\ogfx_reg_inst/per_din_mask_mode [14]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \vid_ram_data[14]_i_2__0 
       (.I0(\ogfx_reg_inst/per_din_mask_mode316_out__0 ),
        .I1(\vid_ram_data[14]_i_3__0_n_0 ),
        .I2(per_din_i_IBUF[14]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode1__0 ),
        .I4(per_din_i_IBUF[6]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode2__0 ),
        .O(\ogfx_reg_inst/per_din_mask_mode__0 [14]));
  LUT6 #(
    .INIT(64'h000C00A000000000)) 
    \vid_ram_data[14]_i_3 
       (.I0(per_din_i_IBUF[2]),
        .I1(per_din_i_IBUF[0]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .O(\vid_ram_data[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000C00A000000000)) 
    \vid_ram_data[14]_i_3__0 
       (.I0(per_din_i_IBUF[2]),
        .I1(per_din_i_IBUF[0]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .O(\vid_ram_data[14]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888F0FFF000)) 
    \vid_ram_data[15]_i_1 
       (.I0(\ogfx_reg_inst/per_din_mask_mode [15]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [15]),
        .I2(vid_ram_dout_i_IBUF[15]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [15]),
        .I5(vid_ram_data_wr_dly_i_1__0_n_0),
        .O(\vid_ram_data[15]_i_1_n_0 ));
  (* \PinAttr:I2:HOLD_DETOUR  = "1635" *) 
  LUT6 #(
    .INIT(64'hB8BBB888F0FFF000)) 
    \vid_ram_data[15]_i_1__0 
       (.I0(\ogfx_reg_inst/per_din_mask_mode__0 [15]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [15]),
        .I2(vid_ram_dout_i_IBUF[15]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [15]),
        .I5(vid_ram_data_wr_dly_i_1_n_0),
        .O(\vid_ram_data[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \vid_ram_data[15]_i_2 
       (.I0(\ogfx_reg_inst/per_din_mask_mode316_out ),
        .I1(\vid_ram_data[15]_i_3_n_0 ),
        .I2(per_din_i_IBUF[15]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode1__0 ),
        .I4(per_din_i_IBUF[7]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode2__0 ),
        .O(\ogfx_reg_inst/per_din_mask_mode [15]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \vid_ram_data[15]_i_2__0 
       (.I0(\ogfx_reg_inst/per_din_mask_mode316_out__0 ),
        .I1(\vid_ram_data[15]_i_3__0_n_0 ),
        .I2(per_din_i_IBUF[15]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode1__0 ),
        .I4(per_din_i_IBUF[7]),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode2__0 ),
        .O(\ogfx_reg_inst/per_din_mask_mode__0 [15]));
  LUT6 #(
    .INIT(64'h000C00A000000000)) 
    \vid_ram_data[15]_i_3 
       (.I0(per_din_i_IBUF[3]),
        .I1(per_din_i_IBUF[1]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .O(\vid_ram_data[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000C00A000000000)) 
    \vid_ram_data[15]_i_3__0 
       (.I0(per_din_i_IBUF[3]),
        .I1(per_din_i_IBUF[1]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .O(\vid_ram_data[15]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \vid_ram_data[15]_i_4 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode2__0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \vid_ram_data[15]_i_4__0 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode2__0 ));
  LUT6 #(
    .INIT(64'hB8BBB888F0FFF000)) 
    \vid_ram_data[1]_i_1 
       (.I0(\ogfx_reg_inst/per_din_mask_mode [1]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [1]),
        .I2(vid_ram_dout_i_IBUF[1]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [1]),
        .I5(vid_ram_data_wr_dly_i_1__0_n_0),
        .O(\vid_ram_data[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888F0FFF000)) 
    \vid_ram_data[1]_i_1__0 
       (.I0(\ogfx_reg_inst/per_din_mask_mode__0 [1]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [1]),
        .I2(vid_ram_dout_i_IBUF[1]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [1]),
        .I5(vid_ram_data_wr_dly_i_1_n_0),
        .O(\vid_ram_data[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCACCCCCCCC)) 
    \vid_ram_data[1]_i_2 
       (.I0(per_din_i_IBUF[0]),
        .I1(per_din_i_IBUF[1]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .O(\ogfx_reg_inst/per_din_mask_mode [1]));
  LUT6 #(
    .INIT(64'hCCCCCCCACCCCCCCC)) 
    \vid_ram_data[1]_i_2__0 
       (.I0(per_din_i_IBUF[0]),
        .I1(per_din_i_IBUF[1]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .O(\ogfx_reg_inst/per_din_mask_mode__0 [1]));
  LUT6 #(
    .INIT(64'hB8BBB888F0FFF000)) 
    \vid_ram_data[2]_i_1 
       (.I0(\ogfx_reg_inst/per_din_mask_mode [2]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [2]),
        .I2(vid_ram_dout_i_IBUF[2]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [2]),
        .I5(vid_ram_data_wr_dly_i_1__0_n_0),
        .O(\vid_ram_data[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888F0FFF000)) 
    \vid_ram_data[2]_i_1__0 
       (.I0(\ogfx_reg_inst/per_din_mask_mode__0 [2]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [2]),
        .I2(vid_ram_dout_i_IBUF[2]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [2]),
        .I5(vid_ram_data_wr_dly_i_1_n_0),
        .O(\vid_ram_data[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAACAAAA)) 
    \vid_ram_data[2]_i_2 
       (.I0(per_din_i_IBUF[2]),
        .I1(per_din_i_IBUF[0]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I4(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .O(\ogfx_reg_inst/per_din_mask_mode [2]));
  LUT5 #(
    .INIT(32'hAAACAAAA)) 
    \vid_ram_data[2]_i_2__0 
       (.I0(per_din_i_IBUF[2]),
        .I1(per_din_i_IBUF[0]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I4(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .O(\ogfx_reg_inst/per_din_mask_mode__0 [2]));
  LUT6 #(
    .INIT(64'hB8BBB888F0FFF000)) 
    \vid_ram_data[3]_i_1 
       (.I0(\ogfx_reg_inst/per_din_mask_mode [3]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [3]),
        .I2(vid_ram_dout_i_IBUF[3]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [3]),
        .I5(vid_ram_data_wr_dly_i_1__0_n_0),
        .O(\vid_ram_data[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888F0FFF000)) 
    \vid_ram_data[3]_i_1__0 
       (.I0(\ogfx_reg_inst/per_din_mask_mode__0 [3]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [3]),
        .I2(vid_ram_dout_i_IBUF[3]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [3]),
        .I5(vid_ram_data_wr_dly_i_1_n_0),
        .O(\vid_ram_data[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEEFEEEFEEEFEEE)) 
    \vid_ram_data[3]_i_2 
       (.I0(\ogfx_reg_inst/per_din_mask_mode316_out ),
        .I1(\vid_ram_data[15]_i_3_n_0 ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode1__0 ),
        .I3(per_din_i_IBUF[3]),
        .I4(next_addr__0_carry_i_12__2_n_0),
        .I5(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .O(\ogfx_reg_inst/per_din_mask_mode [3]));
  LUT6 #(
    .INIT(64'hFFEEFEEEFEEEFEEE)) 
    \vid_ram_data[3]_i_2__0 
       (.I0(\ogfx_reg_inst/per_din_mask_mode316_out__0 ),
        .I1(\vid_ram_data[15]_i_3__0_n_0 ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode1__0 ),
        .I3(per_din_i_IBUF[3]),
        .I4(next_addr__0_carry_i_12__2_n_0),
        .I5(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .O(\ogfx_reg_inst/per_din_mask_mode__0 [3]));
  LUT6 #(
    .INIT(64'hB8BBB888F0FFF000)) 
    \vid_ram_data[4]_i_1 
       (.I0(\ogfx_reg_inst/per_din_mask_mode [4]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [4]),
        .I2(vid_ram_dout_i_IBUF[4]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [4]),
        .I5(vid_ram_data_wr_dly_i_1__0_n_0),
        .O(\vid_ram_data[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888F0FFF000)) 
    \vid_ram_data[4]_i_1__0 
       (.I0(\ogfx_reg_inst/per_din_mask_mode__0 [4]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [4]),
        .I2(vid_ram_dout_i_IBUF[4]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [4]),
        .I5(vid_ram_data_wr_dly_i_1_n_0),
        .O(\vid_ram_data[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFAFFFF020A0000)) 
    \vid_ram_data[4]_i_2 
       (.I0(per_din_i_IBUF[0]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .I5(per_din_i_IBUF[4]),
        .O(\ogfx_reg_inst/per_din_mask_mode [4]));
  LUT6 #(
    .INIT(64'hFEFAFFFF020A0000)) 
    \vid_ram_data[4]_i_2__0 
       (.I0(per_din_i_IBUF[0]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .I5(per_din_i_IBUF[4]),
        .O(\ogfx_reg_inst/per_din_mask_mode__0 [4]));
  LUT6 #(
    .INIT(64'hB8BBB888F0FFF000)) 
    \vid_ram_data[5]_i_1 
       (.I0(\ogfx_reg_inst/per_din_mask_mode [5]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [5]),
        .I2(vid_ram_dout_i_IBUF[5]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [5]),
        .I5(vid_ram_data_wr_dly_i_1__0_n_0),
        .O(\vid_ram_data[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888F0FFF000)) 
    \vid_ram_data[5]_i_1__0 
       (.I0(\ogfx_reg_inst/per_din_mask_mode__0 [5]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [5]),
        .I2(vid_ram_dout_i_IBUF[5]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [5]),
        .I5(vid_ram_data_wr_dly_i_1_n_0),
        .O(\vid_ram_data[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEEFEEEFEEEFEEE)) 
    \vid_ram_data[5]_i_2 
       (.I0(\ogfx_reg_inst/per_din_mask_mode316_out ),
        .I1(\vid_ram_data[13]_i_3_n_0 ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode1__0 ),
        .I3(per_din_i_IBUF[5]),
        .I4(next_addr__0_carry_i_12__2_n_0),
        .I5(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .O(\ogfx_reg_inst/per_din_mask_mode [5]));
  LUT6 #(
    .INIT(64'hFFEEFEEEFEEEFEEE)) 
    \vid_ram_data[5]_i_2__0 
       (.I0(\ogfx_reg_inst/per_din_mask_mode316_out__0 ),
        .I1(\vid_ram_data[13]_i_3__0_n_0 ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode1__0 ),
        .I3(per_din_i_IBUF[5]),
        .I4(next_addr__0_carry_i_12__2_n_0),
        .I5(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .O(\ogfx_reg_inst/per_din_mask_mode__0 [5]));
  LUT6 #(
    .INIT(64'hB8BBB888F0FFF000)) 
    \vid_ram_data[6]_i_1 
       (.I0(\ogfx_reg_inst/per_din_mask_mode [6]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [6]),
        .I2(vid_ram_dout_i_IBUF[6]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [6]),
        .I5(vid_ram_data_wr_dly_i_1__0_n_0),
        .O(\vid_ram_data[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888F0FFF000)) 
    \vid_ram_data[6]_i_1__0 
       (.I0(\ogfx_reg_inst/per_din_mask_mode__0 [6]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [6]),
        .I2(vid_ram_dout_i_IBUF[6]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [6]),
        .I5(vid_ram_data_wr_dly_i_1_n_0),
        .O(\vid_ram_data[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEEFEEEFEEEFEEE)) 
    \vid_ram_data[6]_i_2 
       (.I0(\ogfx_reg_inst/per_din_mask_mode316_out ),
        .I1(\vid_ram_data[14]_i_3_n_0 ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode1__0 ),
        .I3(per_din_i_IBUF[6]),
        .I4(next_addr__0_carry_i_12__2_n_0),
        .I5(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .O(\ogfx_reg_inst/per_din_mask_mode [6]));
  LUT6 #(
    .INIT(64'hFFEEFEEEFEEEFEEE)) 
    \vid_ram_data[6]_i_2__0 
       (.I0(\ogfx_reg_inst/per_din_mask_mode316_out__0 ),
        .I1(\vid_ram_data[14]_i_3__0_n_0 ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode1__0 ),
        .I3(per_din_i_IBUF[6]),
        .I4(next_addr__0_carry_i_12__2_n_0),
        .I5(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .O(\ogfx_reg_inst/per_din_mask_mode__0 [6]));
  LUT6 #(
    .INIT(64'hB8BBB888F0FFF000)) 
    \vid_ram_data[7]_i_1 
       (.I0(\ogfx_reg_inst/per_din_mask_mode [7]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [7]),
        .I2(vid_ram_dout_i_IBUF[7]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [7]),
        .I5(vid_ram_data_wr_dly_i_1__0_n_0),
        .O(\vid_ram_data[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888F0FFF000)) 
    \vid_ram_data[7]_i_1__0 
       (.I0(\ogfx_reg_inst/per_din_mask_mode__0 [7]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [7]),
        .I2(vid_ram_dout_i_IBUF[7]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [7]),
        .I5(vid_ram_data_wr_dly_i_1_n_0),
        .O(\vid_ram_data[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEEFEEEFEEEFEEE)) 
    \vid_ram_data[7]_i_2 
       (.I0(\ogfx_reg_inst/per_din_mask_mode316_out ),
        .I1(\vid_ram_data[15]_i_3_n_0 ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode1__0 ),
        .I3(per_din_i_IBUF[7]),
        .I4(next_addr__0_carry_i_12__2_n_0),
        .I5(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .O(\ogfx_reg_inst/per_din_mask_mode [7]));
  LUT6 #(
    .INIT(64'hFFEEFEEEFEEEFEEE)) 
    \vid_ram_data[7]_i_2__0 
       (.I0(\ogfx_reg_inst/per_din_mask_mode316_out__0 ),
        .I1(\vid_ram_data[15]_i_3__0_n_0 ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode1__0 ),
        .I3(per_din_i_IBUF[7]),
        .I4(next_addr__0_carry_i_12__2_n_0),
        .I5(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .O(\ogfx_reg_inst/per_din_mask_mode__0 [7]));
  LUT6 #(
    .INIT(64'hB8BBB888F0FFF000)) 
    \vid_ram_data[8]_i_1 
       (.I0(\ogfx_reg_inst/per_din_mask_mode [8]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [8]),
        .I2(vid_ram_dout_i_IBUF[8]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [8]),
        .I5(vid_ram_data_wr_dly_i_1__0_n_0),
        .O(\vid_ram_data[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888F0FFF000)) 
    \vid_ram_data[8]_i_1__0 
       (.I0(\ogfx_reg_inst/per_din_mask_mode__0 [8]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [8]),
        .I2(vid_ram_dout_i_IBUF[8]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [8]),
        .I5(vid_ram_data_wr_dly_i_1_n_0),
        .O(\vid_ram_data[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hEF20)) 
    \vid_ram_data[8]_i_2 
       (.I0(per_din_i_IBUF[0]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .I3(per_din_i_IBUF[8]),
        .O(\ogfx_reg_inst/per_din_mask_mode [8]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \vid_ram_data[8]_i_2__0 
       (.I0(per_din_i_IBUF[0]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .I3(per_din_i_IBUF[8]),
        .O(\ogfx_reg_inst/per_din_mask_mode__0 [8]));
  LUT5 #(
    .INIT(32'hEFE0FF00)) 
    \vid_ram_data[9]_i_1 
       (.I0(\ogfx_reg_inst/per_din_mask_mode316_out ),
        .I1(\vid_ram_data[9]_i_3_n_0 ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mask [9]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mux ),
        .I4(vid_ram_data_wr_dly_i_1__0_n_0),
        .O(\vid_ram_data[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFE0FF00)) 
    \vid_ram_data[9]_i_1__0 
       (.I0(\ogfx_reg_inst/per_din_mask_mode316_out__0 ),
        .I1(\vid_ram_data[9]_i_3__0_n_0 ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mask [9]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mux ),
        .I4(vid_ram_data_wr_dly_i_1_n_0),
        .O(\vid_ram_data[9]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \vid_ram_data[9]_i_2 
       (.I0(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I4(per_din_i_IBUF[0]),
        .O(\ogfx_reg_inst/per_din_mask_mode316_out ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \vid_ram_data[9]_i_2__0 
       (.I0(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I4(per_din_i_IBUF[0]),
        .O(\ogfx_reg_inst/per_din_mask_mode316_out__0 ));
  LUT6 #(
    .INIT(64'hAAEEAAE2AA22AA22)) 
    \vid_ram_data[9]_i_3 
       (.I0(per_din_i_IBUF[9]),
        .I1(\ogfx_reg_inst/vid_ram0_cfg [5]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I5(per_din_i_IBUF[1]),
        .O(\vid_ram_data[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAEEAAE2AA22AA22)) 
    \vid_ram_data[9]_i_3__0 
       (.I0(per_din_i_IBUF[9]),
        .I1(\ogfx_reg_inst/vid_ram1_cfg [5]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I5(per_din_i_IBUF[1]),
        .O(\vid_ram_data[9]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_data[9]_i_4 
       (.I0(vid_ram_dout_i_IBUF[9]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_ce ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [9]),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_mux ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_data[9]_i_4__0 
       (.I0(vid_ram_dout_i_IBUF[9]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_ce ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [9]),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_mux ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \vid_ram_data_mask[0]_i_1 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_0_in__0 [0]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I2(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I3(\ogfx_reg_inst/vid_ram0_access ),
        .O(\vid_ram_data_mask[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \vid_ram_data_mask[0]_i_1__0 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_0_in__0 [0]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I2(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I3(\ogfx_reg_inst/vid_ram1_access ),
        .O(\vid_ram_data_mask[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF4FFF5)) 
    \vid_ram_data_mask[0]_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_5 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_4 ),
        .I5(\vid_ram_data_mask[12]_i_2_n_0 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_0_in__0 [0]));
  LUT6 #(
    .INIT(64'h00000000FFF4FFF5)) 
    \vid_ram_data_mask[0]_i_2__0 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_5 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_4 ),
        .I5(\vid_ram_data_mask[12]_i_2__0_n_0 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_0_in__0 [0]));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \vid_ram_data_mask[10]_i_1 
       (.I0(\vid_ram_data_mask[11]_i_2__0_n_0 ),
        .I1(\vid_ram_data_mask[14]_i_2__0_n_0 ),
        .I2(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I3(\vid_ram_data_mask[11]_i_3__0_n_0 ),
        .I4(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram0_access ),
        .O(\vid_ram_data_mask[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \vid_ram_data_mask[10]_i_1__0 
       (.I0(\vid_ram_data_mask[11]_i_2_n_0 ),
        .I1(\vid_ram_data_mask[14]_i_2_n_0 ),
        .I2(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I3(\vid_ram_data_mask[11]_i_3_n_0 ),
        .I4(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram1_access ),
        .O(\vid_ram_data_mask[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \vid_ram_data_mask[11]_i_1 
       (.I0(\vid_ram_data_mask[11]_i_2__0_n_0 ),
        .I1(\vid_ram_data_mask[15]_i_5__0_n_0 ),
        .I2(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I3(\vid_ram_data_mask[11]_i_3__0_n_0 ),
        .I4(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram0_access ),
        .O(\vid_ram_data_mask[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \vid_ram_data_mask[11]_i_1__0 
       (.I0(\vid_ram_data_mask[11]_i_2_n_0 ),
        .I1(\vid_ram_data_mask[15]_i_5_n_0 ),
        .I2(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I3(\vid_ram_data_mask[11]_i_3_n_0 ),
        .I4(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram1_access ),
        .O(\vid_ram_data_mask[11]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \vid_ram_data_mask[11]_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_5 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_4 ),
        .O(\vid_ram_data_mask[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \vid_ram_data_mask[11]_i_2__0 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_5 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_4 ),
        .O(\vid_ram_data_mask[11]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAEAAAEAAAE)) 
    \vid_ram_data_mask[11]_i_3 
       (.I0(\vid_ram_data_mask[15]_i_7__0_n_0 ),
        .I1(next_addr__0_carry_i_16_n_0),
        .I2(\vid_ram_data_mask[13]_i_2_n_0 ),
        .I3(\vid_ram_data_mask[7]_i_2_n_0 ),
        .I4(\ogfx_reg_inst/gfx_mode_4_bpp ),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_0_in__0 [2]),
        .O(\vid_ram_data_mask[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAEAAAEAAAE)) 
    \vid_ram_data_mask[11]_i_3__0 
       (.I0(\vid_ram_data_mask[15]_i_8_n_0 ),
        .I1(next_addr__0_carry_i_16_n_0),
        .I2(\vid_ram_data_mask[13]_i_2__0_n_0 ),
        .I3(\vid_ram_data_mask[7]_i_2__0_n_0 ),
        .I4(\ogfx_reg_inst/gfx_mode_4_bpp ),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_0_in__0 [2]),
        .O(\vid_ram_data_mask[11]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \vid_ram_data_mask[12]_i_1 
       (.I0(\vid_ram_data_mask[15]_i_4__0_n_0 ),
        .I1(\vid_ram_data_mask[12]_i_2__0_n_0 ),
        .I2(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I3(\vid_ram_data_mask[13]_i_3__0_n_0 ),
        .I4(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram0_access ),
        .O(\vid_ram_data_mask[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \vid_ram_data_mask[12]_i_1__0 
       (.I0(\vid_ram_data_mask[15]_i_4_n_0 ),
        .I1(\vid_ram_data_mask[12]_i_2_n_0 ),
        .I2(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I3(\vid_ram_data_mask[13]_i_3_n_0 ),
        .I4(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram1_access ),
        .O(\vid_ram_data_mask[12]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0F0F020A)) 
    \vid_ram_data_mask[12]_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_6 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_7 ),
        .O(\vid_ram_data_mask[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0F0F020A)) 
    \vid_ram_data_mask[12]_i_2__0 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_6 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_7 ),
        .O(\vid_ram_data_mask[12]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \vid_ram_data_mask[13]_i_1 
       (.I0(\vid_ram_data_mask[15]_i_4__0_n_0 ),
        .I1(\vid_ram_data_mask[13]_i_2__0_n_0 ),
        .I2(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I3(\vid_ram_data_mask[13]_i_3__0_n_0 ),
        .I4(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram0_access ),
        .O(\vid_ram_data_mask[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \vid_ram_data_mask[13]_i_1__0 
       (.I0(\vid_ram_data_mask[15]_i_4_n_0 ),
        .I1(\vid_ram_data_mask[13]_i_2_n_0 ),
        .I2(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I3(\vid_ram_data_mask[13]_i_3_n_0 ),
        .I4(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram1_access ),
        .O(\vid_ram_data_mask[13]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF2FAFFFF)) 
    \vid_ram_data_mask[13]_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_6 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_7 ),
        .O(\vid_ram_data_mask[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF2FAFFFF)) 
    \vid_ram_data_mask[13]_i_2__0 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_6 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_7 ),
        .O(\vid_ram_data_mask[13]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAEAAAEAAAE)) 
    \vid_ram_data_mask[13]_i_3 
       (.I0(\vid_ram_data_mask[15]_i_7__0_n_0 ),
        .I1(next_addr__0_carry_i_16_n_0),
        .I2(\vid_ram_data_mask[14]_i_2_n_0 ),
        .I3(\vid_ram_data_mask[7]_i_2_n_0 ),
        .I4(\ogfx_reg_inst/gfx_mode_4_bpp ),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_0_in__0 [3]),
        .O(\vid_ram_data_mask[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAEAAAEAAAE)) 
    \vid_ram_data_mask[13]_i_3__0 
       (.I0(\vid_ram_data_mask[15]_i_8_n_0 ),
        .I1(next_addr__0_carry_i_16_n_0),
        .I2(\vid_ram_data_mask[14]_i_2__0_n_0 ),
        .I3(\vid_ram_data_mask[7]_i_2__0_n_0 ),
        .I4(\ogfx_reg_inst/gfx_mode_4_bpp ),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_0_in__0 [3]),
        .O(\vid_ram_data_mask[13]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \vid_ram_data_mask[14]_i_1 
       (.I0(\vid_ram_data_mask[15]_i_4__0_n_0 ),
        .I1(\vid_ram_data_mask[14]_i_2__0_n_0 ),
        .I2(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I3(\vid_ram_data_mask[15]_i_7_n_0 ),
        .I4(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram0_access ),
        .O(\vid_ram_data_mask[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \vid_ram_data_mask[14]_i_1__0 
       (.I0(\vid_ram_data_mask[15]_i_4_n_0 ),
        .I1(\vid_ram_data_mask[14]_i_2_n_0 ),
        .I2(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I3(\vid_ram_data_mask[15]_i_6_n_0 ),
        .I4(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram1_access ),
        .O(\vid_ram_data_mask[14]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFEFAFFFF)) 
    \vid_ram_data_mask[14]_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_7 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_6 ),
        .O(\vid_ram_data_mask[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFAFFFF)) 
    \vid_ram_data_mask[14]_i_2__0 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_7 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_6 ),
        .O(\vid_ram_data_mask[14]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \vid_ram_data_mask[15]_i_1 
       (.I0(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram0_access ),
        .O(\vid_ram_data_mask[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \vid_ram_data_mask[15]_i_1__0 
       (.I0(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I1(\ogfx_reg_inst/vid_ram1_access ),
        .O(\vid_ram_data_mask[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \vid_ram_data_mask[15]_i_2 
       (.I0(\vid_ram_data_mask[15]_i_4__0_n_0 ),
        .I1(\vid_ram_data_mask[15]_i_5__0_n_0 ),
        .I2(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I3(\vid_ram_data_mask[15]_i_7_n_0 ),
        .I4(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram0_access ),
        .O(\vid_ram_data_mask[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \vid_ram_data_mask[15]_i_2__0 
       (.I0(\vid_ram_data_mask[15]_i_4_n_0 ),
        .I1(\vid_ram_data_mask[15]_i_5_n_0 ),
        .I2(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I3(\vid_ram_data_mask[15]_i_6_n_0 ),
        .I4(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram1_access ),
        .O(\vid_ram_data_mask[15]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h00FE)) 
    \vid_ram_data_mask[15]_i_3 
       (.I0(vid_ram_addr_hi_wr_dly_i_1__0_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data_rd_dly ),
        .I2(\ogfx_reg_inst/vid_ram0_we ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/per_din_mask_mode1__0 ),
        .O(\vid_ram_data_mask[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00FE)) 
    \vid_ram_data_mask[15]_i_3__0 
       (.I0(vid_ram_addr_hi_wr_dly_i_1_n_0),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data_rd_dly ),
        .I2(\ogfx_reg_inst/vid_ram1_we ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/per_din_mask_mode1__0 ),
        .O(\vid_ram_data_mask[15]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \vid_ram_data_mask[15]_i_4 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_4 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_5 ),
        .O(\vid_ram_data_mask[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \vid_ram_data_mask[15]_i_4__0 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_4 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_5 ),
        .O(\vid_ram_data_mask[15]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFDF5FFFF)) 
    \vid_ram_data_mask[15]_i_5 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_6 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_7 ),
        .O(\vid_ram_data_mask[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFDF5FFFF)) 
    \vid_ram_data_mask[15]_i_5__0 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_6 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_7 ),
        .O(\vid_ram_data_mask[15]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEAAAEAFAFAAAE)) 
    \vid_ram_data_mask[15]_i_6 
       (.I0(\vid_ram_data_mask[15]_i_7__0_n_0 ),
        .I1(next_addr__0_carry_i_16_n_0),
        .I2(\vid_ram_data_mask[15]_i_5_n_0 ),
        .I3(\vid_ram_data_mask[7]_i_2_n_0 ),
        .I4(\ogfx_reg_inst/gfx_mode_4_bpp ),
        .I5(\vid_ram_data_mask[15]_i_8__0_n_0 ),
        .O(\vid_ram_data_mask[15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \vid_ram_data_mask[15]_i_6__0 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .O(\vid_ram_data_mask[15]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEAAAEAFAFAAAE)) 
    \vid_ram_data_mask[15]_i_7 
       (.I0(\vid_ram_data_mask[15]_i_8_n_0 ),
        .I1(next_addr__0_carry_i_16_n_0),
        .I2(\vid_ram_data_mask[15]_i_5__0_n_0 ),
        .I3(\vid_ram_data_mask[7]_i_2__0_n_0 ),
        .I4(\ogfx_reg_inst/gfx_mode_4_bpp ),
        .I5(\vid_ram_data_mask[15]_i_9_n_0 ),
        .O(\vid_ram_data_mask[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hCCEC)) 
    \vid_ram_data_mask[15]_i_7__0 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I3(\vid_ram_data_mask[13]_i_2_n_0 ),
        .O(\vid_ram_data_mask[15]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCEC)) 
    \vid_ram_data_mask[15]_i_8 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I3(\vid_ram_data_mask[13]_i_2__0_n_0 ),
        .O(\vid_ram_data_mask[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h03030002)) 
    \vid_ram_data_mask[15]_i_8__0 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_4 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_5 ),
        .O(\vid_ram_data_mask[15]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h03030002)) 
    \vid_ram_data_mask[15]_i_9 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_4 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_5 ),
        .O(\vid_ram_data_mask[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \vid_ram_data_mask[1]_i_1 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_0_in__0 [1]),
        .I1(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I2(\vid_ram_data_mask[1]_i_3__0_n_0 ),
        .I3(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I4(\ogfx_reg_inst/vid_ram0_access ),
        .O(\vid_ram_data_mask[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \vid_ram_data_mask[1]_i_1__0 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_0_in__0 [1]),
        .I1(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I2(\vid_ram_data_mask[1]_i_3_n_0 ),
        .I3(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I4(\ogfx_reg_inst/vid_ram1_access ),
        .O(\vid_ram_data_mask[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF4FFF5)) 
    \vid_ram_data_mask[1]_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_5 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_4 ),
        .I5(\vid_ram_data_mask[13]_i_2_n_0 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_0_in__0 [1]));
  LUT6 #(
    .INIT(64'h00000000FFF4FFF5)) 
    \vid_ram_data_mask[1]_i_2__0 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_5 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_4 ),
        .I5(\vid_ram_data_mask[13]_i_2__0_n_0 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_0_in__0 [1]));
  LUT5 #(
    .INIT(32'hF4F4F5F4)) 
    \vid_ram_data_mask[1]_i_3 
       (.I0(\vid_ram_data_mask[12]_i_2_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_5 ),
        .O(\vid_ram_data_mask[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4F5F4)) 
    \vid_ram_data_mask[1]_i_3__0 
       (.I0(\vid_ram_data_mask[12]_i_2__0_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_5 ),
        .O(\vid_ram_data_mask[1]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \vid_ram_data_mask[2]_i_1 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_0_in__0 [2]),
        .I1(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I2(\vid_ram_data_mask[3]_i_3__0_n_0 ),
        .I3(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I4(\ogfx_reg_inst/vid_ram0_access ),
        .O(\vid_ram_data_mask[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \vid_ram_data_mask[2]_i_1__0 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_0_in__0 [2]),
        .I1(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I2(\vid_ram_data_mask[3]_i_3_n_0 ),
        .I3(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I4(\ogfx_reg_inst/vid_ram1_access ),
        .O(\vid_ram_data_mask[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF4FFF5)) 
    \vid_ram_data_mask[2]_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_5 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_4 ),
        .I5(\vid_ram_data_mask[14]_i_2_n_0 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_0_in__0 [2]));
  LUT6 #(
    .INIT(64'h00000000FFF4FFF5)) 
    \vid_ram_data_mask[2]_i_2__0 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_5 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_4 ),
        .I5(\vid_ram_data_mask[14]_i_2__0_n_0 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_0_in__0 [2]));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \vid_ram_data_mask[3]_i_1 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_0_in__0 [3]),
        .I1(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I2(\vid_ram_data_mask[3]_i_3__0_n_0 ),
        .I3(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I4(\ogfx_reg_inst/vid_ram0_access ),
        .O(\vid_ram_data_mask[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \vid_ram_data_mask[3]_i_1__0 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_0_in__0 [3]),
        .I1(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I2(\vid_ram_data_mask[3]_i_3_n_0 ),
        .I3(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I4(\ogfx_reg_inst/vid_ram1_access ),
        .O(\vid_ram_data_mask[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF4FFF5)) 
    \vid_ram_data_mask[3]_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_5 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_4 ),
        .I5(\vid_ram_data_mask[15]_i_5_n_0 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_0_in__0 [3]));
  LUT6 #(
    .INIT(64'h00000000FFF4FFF5)) 
    \vid_ram_data_mask[3]_i_2__0 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_5 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_4 ),
        .I5(\vid_ram_data_mask[15]_i_5__0_n_0 ),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_0_in__0 [3]));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F4FDF0)) 
    \vid_ram_data_mask[3]_i_3 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_6 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_7 ),
        .I5(\vid_ram_data_mask[15]_i_8__0_n_0 ),
        .O(\vid_ram_data_mask[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F4FDF0)) 
    \vid_ram_data_mask[3]_i_3__0 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_6 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_7 ),
        .I5(\vid_ram_data_mask[15]_i_9_n_0 ),
        .O(\vid_ram_data_mask[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \vid_ram_data_mask[4]_i_1 
       (.I0(\vid_ram_data_mask[7]_i_2__0_n_0 ),
        .I1(\vid_ram_data_mask[12]_i_2__0_n_0 ),
        .I2(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I3(\vid_ram_data_mask[5]_i_2__0_n_0 ),
        .I4(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram0_access ),
        .O(\vid_ram_data_mask[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \vid_ram_data_mask[4]_i_1__0 
       (.I0(\vid_ram_data_mask[7]_i_2_n_0 ),
        .I1(\vid_ram_data_mask[12]_i_2_n_0 ),
        .I2(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I3(\vid_ram_data_mask[5]_i_2_n_0 ),
        .I4(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram1_access ),
        .O(\vid_ram_data_mask[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \vid_ram_data_mask[5]_i_1 
       (.I0(\vid_ram_data_mask[7]_i_2__0_n_0 ),
        .I1(\vid_ram_data_mask[13]_i_2__0_n_0 ),
        .I2(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I3(\vid_ram_data_mask[5]_i_2__0_n_0 ),
        .I4(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram0_access ),
        .O(\vid_ram_data_mask[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \vid_ram_data_mask[5]_i_1__0 
       (.I0(\vid_ram_data_mask[7]_i_2_n_0 ),
        .I1(\vid_ram_data_mask[13]_i_2_n_0 ),
        .I2(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I3(\vid_ram_data_mask[5]_i_2_n_0 ),
        .I4(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram1_access ),
        .O(\vid_ram_data_mask[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F4F4F6F0)) 
    \vid_ram_data_mask[5]_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_7 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_6 ),
        .I5(\vid_ram_data_mask[15]_i_8__0_n_0 ),
        .O(\vid_ram_data_mask[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F4F4F6F0)) 
    \vid_ram_data_mask[5]_i_2__0 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_7 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_6 ),
        .I5(\vid_ram_data_mask[15]_i_9_n_0 ),
        .O(\vid_ram_data_mask[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \vid_ram_data_mask[6]_i_1 
       (.I0(\vid_ram_data_mask[7]_i_2__0_n_0 ),
        .I1(\vid_ram_data_mask[14]_i_2__0_n_0 ),
        .I2(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I3(\vid_ram_data_mask[7]_i_3__0_n_0 ),
        .I4(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram0_access ),
        .O(\vid_ram_data_mask[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \vid_ram_data_mask[6]_i_1__0 
       (.I0(\vid_ram_data_mask[7]_i_2_n_0 ),
        .I1(\vid_ram_data_mask[14]_i_2_n_0 ),
        .I2(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I3(\vid_ram_data_mask[7]_i_3_n_0 ),
        .I4(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram1_access ),
        .O(\vid_ram_data_mask[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \vid_ram_data_mask[7]_i_1 
       (.I0(\vid_ram_data_mask[7]_i_2__0_n_0 ),
        .I1(\vid_ram_data_mask[15]_i_5__0_n_0 ),
        .I2(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I3(\vid_ram_data_mask[7]_i_3__0_n_0 ),
        .I4(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram0_access ),
        .O(\vid_ram_data_mask[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \vid_ram_data_mask[7]_i_1__0 
       (.I0(\vid_ram_data_mask[7]_i_2_n_0 ),
        .I1(\vid_ram_data_mask[15]_i_5_n_0 ),
        .I2(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I3(\vid_ram_data_mask[7]_i_3_n_0 ),
        .I4(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram1_access ),
        .O(\vid_ram_data_mask[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFCFEFFFF)) 
    \vid_ram_data_mask[7]_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_4 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_5 ),
        .O(\vid_ram_data_mask[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFCFEFFFF)) 
    \vid_ram_data_mask[7]_i_2__0 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_4 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_5 ),
        .O(\vid_ram_data_mask[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F1F8FCF0)) 
    \vid_ram_data_mask[7]_i_3 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_6 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_offset_carry_n_7 ),
        .I5(\vid_ram_data_mask[15]_i_8__0_n_0 ),
        .O(\vid_ram_data_mask[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F1F8FCF0)) 
    \vid_ram_data_mask[7]_i_3__0 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_6 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_offset_carry_n_7 ),
        .I5(\vid_ram_data_mask[15]_i_9_n_0 ),
        .O(\vid_ram_data_mask[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \vid_ram_data_mask[8]_i_1 
       (.I0(\vid_ram_data_mask[11]_i_2__0_n_0 ),
        .I1(\vid_ram_data_mask[12]_i_2__0_n_0 ),
        .I2(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I3(\vid_ram_data_mask[9]_i_2__0_n_0 ),
        .I4(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram0_access ),
        .O(\vid_ram_data_mask[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \vid_ram_data_mask[8]_i_1__0 
       (.I0(\vid_ram_data_mask[11]_i_2_n_0 ),
        .I1(\vid_ram_data_mask[12]_i_2_n_0 ),
        .I2(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I3(\vid_ram_data_mask[9]_i_2_n_0 ),
        .I4(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram1_access ),
        .O(\vid_ram_data_mask[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \vid_ram_data_mask[9]_i_1 
       (.I0(\vid_ram_data_mask[11]_i_2__0_n_0 ),
        .I1(\vid_ram_data_mask[13]_i_2__0_n_0 ),
        .I2(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I3(\vid_ram_data_mask[9]_i_2__0_n_0 ),
        .I4(\vid_ram_data_mask[15]_i_3_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram0_access ),
        .O(\vid_ram_data_mask[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \vid_ram_data_mask[9]_i_1__0 
       (.I0(\vid_ram_data_mask[11]_i_2_n_0 ),
        .I1(\vid_ram_data_mask[13]_i_2_n_0 ),
        .I2(\vid_ram_data_mask[15]_i_6__0_n_0 ),
        .I3(\vid_ram_data_mask[9]_i_2_n_0 ),
        .I4(\vid_ram_data_mask[15]_i_3__0_n_0 ),
        .I5(\ogfx_reg_inst/vid_ram1_access ),
        .O(\vid_ram_data_mask[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAEAAAEAAAE)) 
    \vid_ram_data_mask[9]_i_2 
       (.I0(\vid_ram_data_mask[15]_i_7__0_n_0 ),
        .I1(next_addr__0_carry_i_16_n_0),
        .I2(\vid_ram_data_mask[12]_i_2_n_0 ),
        .I3(\vid_ram_data_mask[7]_i_2_n_0 ),
        .I4(\ogfx_reg_inst/gfx_mode_4_bpp ),
        .I5(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/p_0_in__0 [2]),
        .O(\vid_ram_data_mask[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAEAAAEAAAE)) 
    \vid_ram_data_mask[9]_i_2__0 
       (.I0(\vid_ram_data_mask[15]_i_8_n_0 ),
        .I1(next_addr__0_carry_i_16_n_0),
        .I2(\vid_ram_data_mask[12]_i_2__0_n_0 ),
        .I3(\vid_ram_data_mask[7]_i_2__0_n_0 ),
        .I4(\ogfx_reg_inst/gfx_mode_4_bpp ),
        .I5(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/p_0_in__0 [2]),
        .O(\vid_ram_data_mask[9]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    vid_ram_data_mux_ready_i_1
       (.I0(vid_ram_refr_dout_rdy_nxt),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_data_request ),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_data_ready ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    vid_ram_data_rd_dly_i_1
       (.I0(vid_ram_data_wr_dly_i_2_n_0),
        .I1(per_addr_i_IBUF[2]),
        .I2(per_addr_i_IBUF[5]),
        .I3(per_addr_i_IBUF[0]),
        .I4(per_addr_i_IBUF[4]),
        .I5(\ogfx_reg_inst/reg_read ),
        .O(vid_ram_data_rd_dly_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vid_ram_data_rd_dly_i_1__0
       (.I0(\ogfx_reg_inst/reg_dec [104]),
        .I1(\ogfx_reg_inst/reg_read ),
        .O(vid_ram_data_rd_dly_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h10)) 
    vid_ram_data_rd_dly_i_2
       (.I0(per_we_i_IBUF[1]),
        .I1(per_we_i_IBUF[0]),
        .I2(\ogfx_reg_inst/p_8_in ),
        .O(\ogfx_reg_inst/reg_read ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \vid_ram_data_sel[0]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[0] ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_data_sel_nxt [0]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h03020002)) 
    \vid_ram_data_sel[1]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[1] ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[0] ),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_data_sel_nxt [1]));
  LUT6 #(
    .INIT(64'h000A0C0F000A0C00)) 
    \vid_ram_data_sel[2]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[1] ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[0] ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I5(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[2] ),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_data_sel_nxt [2]));
  LUT6 #(
    .INIT(64'hB0B0B0B03030B030)) 
    \vid_ram_data_sel[3]_i_1 
       (.I0(vid_ram_sw_cen),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_data_request ),
        .I3(\vid_ram_data_sel[3]_i_3_n_0 ),
        .I4(\vid_ram_data_sel[3]_i_4_n_0 ),
        .I5(\ogfx_ram_arbiter_inst/gpu_is_last_owner ),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_done ));
  LUT6 #(
    .INIT(64'hFFFFFFFF30200020)) 
    \vid_ram_data_sel[3]_i_2 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[1] ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[0] ),
        .I5(\vid_ram_data_sel[3]_i_5_n_0 ),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_data_sel_nxt [3]));
  LUT3 #(
    .INIT(8'hFB)) 
    \vid_ram_data_sel[3]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .O(\vid_ram_data_sel[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF7F)) 
    \vid_ram_data_sel[3]_i_4 
       (.I0(vid_ram_wen_o_OBUF_inst_i_6_n_0),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/pixel_is_transparent_nxt0 ),
        .I2(\vid_ram_data_sel[3]_i_6_n_0 ),
        .I3(\FSM_onehot_gpu_state[2]_i_4_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/pixel_is_transparent_reg_reg_n_0 ),
        .I5(vid_ram_dout_ready_i_3_n_0),
        .O(\vid_ram_data_sel[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \vid_ram_data_sel[3]_i_5 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[2] ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I4(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[3] ),
        .O(\vid_ram_data_sel[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \vid_ram_data_sel[3]_i_6 
       (.I0(\ogfx_gpu_inst/exec_fill ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_ready ),
        .O(\vid_ram_data_sel[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    vid_ram_data_wr_dly_i_1
       (.I0(\ogfx_reg_inst/reg_dec [104]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .O(vid_ram_data_wr_dly_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    vid_ram_data_wr_dly_i_1__0
       (.I0(vid_ram_data_wr_dly_i_2_n_0),
        .I1(per_addr_i_IBUF[2]),
        .I2(per_addr_i_IBUF[5]),
        .I3(per_addr_i_IBUF[0]),
        .I4(per_addr_i_IBUF[4]),
        .I5(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .O(vid_ram_data_wr_dly_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    vid_ram_data_wr_dly_i_2
       (.I0(per_addr_i_IBUF[1]),
        .I1(per_addr_i_IBUF[3]),
        .O(vid_ram_data_wr_dly_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    vid_ram_data_wr_dly_i_2__0
       (.I0(per_addr_i_IBUF[4]),
        .I1(per_addr_i_IBUF[0]),
        .I2(per_addr_i_IBUF[5]),
        .I3(per_addr_i_IBUF[2]),
        .I4(per_addr_i_IBUF[1]),
        .I5(per_addr_i_IBUF[3]),
        .O(\ogfx_reg_inst/reg_dec [104]));
  OBUF \vid_ram_din_o_OBUF[0]_inst 
       (.I(vid_ram_din_o_OBUF[0]),
        .O(vid_ram_din_o[0]));
  LUT6 #(
    .INIT(64'hEEEEEAEEAAAAAAAA)) 
    \vid_ram_din_o_OBUF[0]_inst_i_1 
       (.I0(\vid_ram_din_o_OBUF[0]_inst_i_2_n_0 ),
        .I1(\vid_ram_din_o_OBUF[0]_inst_i_3_n_0 ),
        .I2(\vid_ram_din_o_OBUF[0]_inst_i_4_n_0 ),
        .I3(\vid_ram_din_o_OBUF[0]_inst_i_5_n_0 ),
        .I4(\vid_ram_din_o_OBUF[0]_inst_i_6_n_0 ),
        .I5(vid_ram_gpu_dout_rdy_nxt),
        .O(vid_ram_din_o_OBUF[0]));
  LUT4 #(
    .INIT(16'hECA0)) 
    \vid_ram_din_o_OBUF[0]_inst_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [0]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [0]),
        .I2(\ogfx_reg_inst/vid_ram1_ce ),
        .I3(\ogfx_reg_inst/vid_ram0_ce ),
        .O(\vid_ram_din_o_OBUF[0]_inst_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \vid_ram_din_o_OBUF[0]_inst_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [0]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready ),
        .I3(vid_ram_dout_i_IBUF[0]),
        .O(\vid_ram_din_o_OBUF[0]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000D002900600000)) 
    \vid_ram_din_o_OBUF[0]_inst_i_4 
       (.I0(\dst_data_buf[0]_i_1_n_0 ),
        .I1(\src_data_buf[0]_i_1_n_0 ),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I5(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .O(\vid_ram_din_o_OBUF[0]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBFFDBFDDFF9D9FDF)) 
    \vid_ram_din_o_OBUF[0]_inst_i_5 
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I4(\src_data_buf[0]_i_1_n_0 ),
        .I5(\dst_data_buf[0]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[0]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBAABAABBABAAABBA)) 
    \vid_ram_din_o_OBUF[0]_inst_i_6 
       (.I0(\vid_ram_din_o_OBUF[0]_inst_i_7_n_0 ),
        .I1(\vid_ram_din_o_OBUF[0]_inst_i_8_n_0 ),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I4(\dst_data_buf[0]_i_1_n_0 ),
        .I5(\src_data_buf[0]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[0]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBF33333333333333)) 
    \vid_ram_din_o_OBUF[0]_inst_i_7 
       (.I0(\ogfx_gpu_inst/cfg_fill_color [0]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [0]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I5(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .O(\vid_ram_din_o_OBUF[0]_inst_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \vid_ram_din_o_OBUF[0]_inst_i_8 
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .O(\vid_ram_din_o_OBUF[0]_inst_i_8_n_0 ));
  OBUF \vid_ram_din_o_OBUF[10]_inst 
       (.I(vid_ram_din_o_OBUF[10]),
        .O(vid_ram_din_o[10]));
  LUT6 #(
    .INIT(64'hEEEAEEEEAAAAAAAA)) 
    \vid_ram_din_o_OBUF[10]_inst_i_1 
       (.I0(\vid_ram_din_o_OBUF[10]_inst_i_2_n_0 ),
        .I1(\vid_ram_din_o_OBUF[10]_inst_i_3_n_0 ),
        .I2(\vid_ram_din_o_OBUF[10]_inst_i_4_n_0 ),
        .I3(\vid_ram_din_o_OBUF[10]_inst_i_5_n_0 ),
        .I4(\vid_ram_din_o_OBUF[10]_inst_i_6_n_0 ),
        .I5(vid_ram_gpu_dout_rdy_nxt),
        .O(vid_ram_din_o_OBUF[10]));
  LUT4 #(
    .INIT(16'hECA0)) 
    \vid_ram_din_o_OBUF[10]_inst_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [10]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [10]),
        .I2(\ogfx_reg_inst/vid_ram1_ce ),
        .I3(\ogfx_reg_inst/vid_ram0_ce ),
        .O(\vid_ram_din_o_OBUF[10]_inst_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \vid_ram_din_o_OBUF[10]_inst_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [10]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [10]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready ),
        .I3(vid_ram_dout_i_IBUF[10]),
        .O(\vid_ram_din_o_OBUF[10]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABABAAAABAAE)) 
    \vid_ram_din_o_OBUF[10]_inst_i_4 
       (.I0(\vid_ram_din_o_OBUF[10]_inst_i_7_n_0 ),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I5(\src_data_buf[10]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[10]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000B024000648000)) 
    \vid_ram_din_o_OBUF[10]_inst_i_5 
       (.I0(\src_data_buf[10]_i_1_n_0 ),
        .I1(\dst_data_buf[10]_i_1_n_0 ),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I5(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .O(\vid_ram_din_o_OBUF[10]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF7DFFFFFF3EBFFF)) 
    \vid_ram_din_o_OBUF[10]_inst_i_6 
       (.I0(\dst_data_buf[10]_i_1_n_0 ),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I5(\src_data_buf[10]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[10]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEAFAAABAFFFFFFFF)) 
    \vid_ram_din_o_OBUF[10]_inst_i_7 
       (.I0(\vid_ram_din_o_OBUF[10]_inst_i_8_n_0 ),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I2(\vid_ram_din_o_OBUF[15]_inst_i_9_n_0 ),
        .I3(\dst_data_buf[10]_i_1_n_0 ),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [10]),
        .O(\vid_ram_din_o_OBUF[10]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAA00A8A8AA000808)) 
    \vid_ram_din_o_OBUF[10]_inst_i_8 
       (.I0(\vid_ram_din_o_OBUF[3]_inst_i_10_n_0 ),
        .I1(\ogfx_gpu_inst/cfg_fill_color [0]),
        .I2(gfx_mode[1]),
        .I3(\ogfx_gpu_inst/cfg_fill_color [10]),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I5(\ogfx_gpu_inst/cfg_fill_color [2]),
        .O(\vid_ram_din_o_OBUF[10]_inst_i_8_n_0 ));
  OBUF \vid_ram_din_o_OBUF[11]_inst 
       (.I(vid_ram_din_o_OBUF[11]),
        .O(vid_ram_din_o[11]));
  LUT6 #(
    .INIT(64'hFAEAFAEEAAAAAAAA)) 
    \vid_ram_din_o_OBUF[11]_inst_i_1 
       (.I0(\vid_ram_din_o_OBUF[11]_inst_i_2_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [11]),
        .I2(\vid_ram_din_o_OBUF[11]_inst_i_3_n_0 ),
        .I3(\dst_data_buf[11]_i_1_n_0 ),
        .I4(\vid_ram_din_o_OBUF[11]_inst_i_4_n_0 ),
        .I5(vid_ram_gpu_dout_rdy_nxt),
        .O(vid_ram_din_o_OBUF[11]));
  LUT6 #(
    .INIT(64'h5DD5557555D75555)) 
    \vid_ram_din_o_OBUF[11]_inst_i_10 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [11]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I5(\dst_data_buf[11]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[11]_inst_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hECA0)) 
    \vid_ram_din_o_OBUF[11]_inst_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [11]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [11]),
        .I2(\ogfx_reg_inst/vid_ram1_ce ),
        .I3(\ogfx_reg_inst/vid_ram0_ce ),
        .O(\vid_ram_din_o_OBUF[11]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCFFFFFFFCF44)) 
    \vid_ram_din_o_OBUF[11]_inst_i_3 
       (.I0(\dst_data_buf[11]_i_1_n_0 ),
        .I1(\vid_ram_din_o_OBUF[11]_inst_i_5_n_0 ),
        .I2(\vid_ram_din_o_OBUF[11]_inst_i_6_n_0 ),
        .I3(\src_data_buf[11]_i_1_n_0 ),
        .I4(\vid_ram_din_o_OBUF[11]_inst_i_7_n_0 ),
        .I5(\vid_ram_din_o_OBUF[11]_inst_i_8_n_0 ),
        .O(\vid_ram_din_o_OBUF[11]_inst_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFF3FEFF)) 
    \vid_ram_din_o_OBUF[11]_inst_i_4 
       (.I0(\src_data_buf[11]_i_1_n_0 ),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .O(\vid_ram_din_o_OBUF[11]_inst_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \vid_ram_din_o_OBUF[11]_inst_i_5 
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .O(\vid_ram_din_o_OBUF[11]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEFF8FDBC)) 
    \vid_ram_din_o_OBUF[11]_inst_i_6 
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I4(\dst_data_buf[11]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[11]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \vid_ram_din_o_OBUF[11]_inst_i_7 
       (.I0(\vid_ram_din_o_OBUF[11]_inst_i_9_n_0 ),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I5(\vid_ram_din_o_OBUF[11]_inst_i_10_n_0 ),
        .O(\vid_ram_din_o_OBUF[11]_inst_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0C6408A4)) 
    \vid_ram_din_o_OBUF[11]_inst_i_8 
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I4(\dst_data_buf[11]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[11]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h020A0A0AA2AAAAAA)) 
    \vid_ram_din_o_OBUF[11]_inst_i_9 
       (.I0(\vid_ram_din_o_OBUF[7]_inst_i_10_n_0 ),
        .I1(\ogfx_gpu_inst/cfg_fill_color [3]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I5(\ogfx_gpu_inst/cfg_fill_color [11]),
        .O(\vid_ram_din_o_OBUF[11]_inst_i_9_n_0 ));
  OBUF \vid_ram_din_o_OBUF[12]_inst 
       (.I(vid_ram_din_o_OBUF[12]),
        .O(vid_ram_din_o[12]));
  LUT6 #(
    .INIT(64'hEEEEEAEEAAAAAAAA)) 
    \vid_ram_din_o_OBUF[12]_inst_i_1 
       (.I0(\vid_ram_din_o_OBUF[12]_inst_i_2_n_0 ),
        .I1(\vid_ram_din_o_OBUF[12]_inst_i_3_n_0 ),
        .I2(\vid_ram_din_o_OBUF[12]_inst_i_4_n_0 ),
        .I3(\vid_ram_din_o_OBUF[12]_inst_i_5_n_0 ),
        .I4(\vid_ram_din_o_OBUF[12]_inst_i_6_n_0 ),
        .I5(vid_ram_gpu_dout_rdy_nxt),
        .O(vid_ram_din_o_OBUF[12]));
  LUT4 #(
    .INIT(16'hECA0)) 
    \vid_ram_din_o_OBUF[12]_inst_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [12]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [12]),
        .I2(\ogfx_reg_inst/vid_ram1_ce ),
        .I3(\ogfx_reg_inst/vid_ram0_ce ),
        .O(\vid_ram_din_o_OBUF[12]_inst_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \vid_ram_din_o_OBUF[12]_inst_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [12]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [12]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready ),
        .I3(vid_ram_dout_i_IBUF[12]),
        .O(\vid_ram_din_o_OBUF[12]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000B409106E8000)) 
    \vid_ram_din_o_OBUF[12]_inst_i_4 
       (.I0(\dst_data_buf[12]_i_1_n_0 ),
        .I1(\src_data_buf[12]_i_1_n_0 ),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I5(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .O(\vid_ram_din_o_OBUF[12]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555555455555545)) 
    \vid_ram_din_o_OBUF[12]_inst_i_5 
       (.I0(\vid_ram_din_o_OBUF[12]_inst_i_7_n_0 ),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I5(\src_data_buf[12]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[12]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0008042004080408)) 
    \vid_ram_din_o_OBUF[12]_inst_i_6 
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I4(\src_data_buf[12]_i_1_n_0 ),
        .I5(\dst_data_buf[12]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[12]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4FFFFFFF4FF)) 
    \vid_ram_din_o_OBUF[12]_inst_i_7 
       (.I0(\vid_ram_din_o_OBUF[12]_inst_i_8_n_0 ),
        .I1(\vid_ram_din_o_OBUF[3]_inst_i_10_n_0 ),
        .I2(\vid_ram_din_o_OBUF[12]_inst_i_9_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [12]),
        .I4(\vram_src_mask[15]_i_3_n_0 ),
        .I5(\dst_data_buf[12]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[12]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0040007FFF40FF7F)) 
    \vid_ram_din_o_OBUF[12]_inst_i_8 
       (.I0(\ogfx_gpu_inst/cfg_fill_color [4]),
        .I1(gfx_mode[0]),
        .I2(gfx_mode[1]),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I4(\ogfx_gpu_inst/cfg_fill_color [0]),
        .I5(\ogfx_gpu_inst/cfg_fill_color [12]),
        .O(\vid_ram_din_o_OBUF[12]_inst_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \vid_ram_din_o_OBUF[12]_inst_i_9 
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .O(\vid_ram_din_o_OBUF[12]_inst_i_9_n_0 ));
  OBUF \vid_ram_din_o_OBUF[13]_inst 
       (.I(vid_ram_din_o_OBUF[13]),
        .O(vid_ram_din_o[13]));
  LUT6 #(
    .INIT(64'hFFFFECA0ECA0ECA0)) 
    \vid_ram_din_o_OBUF[13]_inst_i_1 
       (.I0(\ogfx_reg_inst/vid_ram0_ce ),
        .I1(\ogfx_reg_inst/vid_ram1_ce ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [13]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [13]),
        .I4(vid_ram_gpu_din[13]),
        .I5(vid_ram_gpu_dout_rdy_nxt),
        .O(vid_ram_din_o_OBUF[13]));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEE0EE)) 
    \vid_ram_din_o_OBUF[13]_inst_i_2 
       (.I0(\dst_data_buf[13]_i_1_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [13]),
        .I2(\vid_ram_din_o_OBUF[13]_inst_i_3_n_0 ),
        .I3(\vid_ram_din_o_OBUF[13]_inst_i_4_n_0 ),
        .I4(\vid_ram_din_o_OBUF[13]_inst_i_5_n_0 ),
        .I5(\vid_ram_din_o_OBUF[13]_inst_i_6_n_0 ),
        .O(vid_ram_gpu_din[13]));
  LUT6 #(
    .INIT(64'h0188018001400880)) 
    \vid_ram_din_o_OBUF[13]_inst_i_3 
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I4(\src_data_buf[13]_i_1_n_0 ),
        .I5(\dst_data_buf[13]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[13]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF9FF6FF)) 
    \vid_ram_din_o_OBUF[13]_inst_i_4 
       (.I0(\dst_data_buf[13]_i_1_n_0 ),
        .I1(\src_data_buf[13]_i_1_n_0 ),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I5(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .O(\vid_ram_din_o_OBUF[13]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000D020000700000)) 
    \vid_ram_din_o_OBUF[13]_inst_i_5 
       (.I0(\dst_data_buf[13]_i_1_n_0 ),
        .I1(\src_data_buf[13]_i_1_n_0 ),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I5(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .O(\vid_ram_din_o_OBUF[13]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAABA)) 
    \vid_ram_din_o_OBUF[13]_inst_i_6 
       (.I0(\vid_ram_din_o_OBUF[13]_inst_i_7_n_0 ),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I5(\src_data_buf[13]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[13]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4FFFFFFF4FF)) 
    \vid_ram_din_o_OBUF[13]_inst_i_7 
       (.I0(\vid_ram_din_o_OBUF[13]_inst_i_8_n_0 ),
        .I1(\vid_ram_din_o_OBUF[3]_inst_i_10_n_0 ),
        .I2(\vid_ram_din_o_OBUF[12]_inst_i_9_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [13]),
        .I4(\vram_src_mask[15]_i_3_n_0 ),
        .I5(\dst_data_buf[13]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[13]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h082A2A2A2A2A2A2A)) 
    \vid_ram_din_o_OBUF[13]_inst_i_8 
       (.I0(\vid_ram_din_o_OBUF[13]_inst_i_9_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I2(\ogfx_gpu_inst/cfg_fill_color [13]),
        .I3(\ogfx_gpu_inst/cfg_fill_color [5]),
        .I4(gfx_mode[1]),
        .I5(gfx_mode[0]),
        .O(\vid_ram_din_o_OBUF[13]_inst_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD4FFD7)) 
    \vid_ram_din_o_OBUF[13]_inst_i_9 
       (.I0(\ogfx_gpu_inst/cfg_fill_color [1]),
        .I1(gfx_mode[0]),
        .I2(gfx_mode[1]),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/cfg_fill_color [0]),
        .O(\vid_ram_din_o_OBUF[13]_inst_i_9_n_0 ));
  OBUF \vid_ram_din_o_OBUF[14]_inst 
       (.I(vid_ram_din_o_OBUF[14]),
        .O(vid_ram_din_o[14]));
  LUT6 #(
    .INIT(64'hFFFFECA0ECA0ECA0)) 
    \vid_ram_din_o_OBUF[14]_inst_i_1 
       (.I0(\ogfx_reg_inst/vid_ram0_ce ),
        .I1(\ogfx_reg_inst/vid_ram1_ce ),
        .I2(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [14]),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [14]),
        .I4(vid_ram_gpu_din[14]),
        .I5(vid_ram_gpu_dout_rdy_nxt),
        .O(vid_ram_din_o_OBUF[14]));
  LUT6 #(
    .INIT(64'hEEEEEEE0EEEEEEEE)) 
    \vid_ram_din_o_OBUF[14]_inst_i_2 
       (.I0(\dst_data_buf[14]_i_1_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [14]),
        .I2(\vid_ram_din_o_OBUF[14]_inst_i_3_n_0 ),
        .I3(\vid_ram_din_o_OBUF[14]_inst_i_4_n_0 ),
        .I4(\vid_ram_din_o_OBUF[14]_inst_i_5_n_0 ),
        .I5(\vid_ram_din_o_OBUF[14]_inst_i_6_n_0 ),
        .O(vid_ram_gpu_din[14]));
  LUT6 #(
    .INIT(64'h0000060000200E00)) 
    \vid_ram_din_o_OBUF[14]_inst_i_3 
       (.I0(\src_data_buf[14]_i_1_n_0 ),
        .I1(\dst_data_buf[14]_i_1_n_0 ),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I5(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .O(\vid_ram_din_o_OBUF[14]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008040804200408)) 
    \vid_ram_din_o_OBUF[14]_inst_i_4 
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I4(\dst_data_buf[14]_i_1_n_0 ),
        .I5(\src_data_buf[14]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[14]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAABA)) 
    \vid_ram_din_o_OBUF[14]_inst_i_5 
       (.I0(\vid_ram_din_o_OBUF[14]_inst_i_7_n_0 ),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I5(\src_data_buf[14]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[14]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFFBBFFFFFFF9FFB)) 
    \vid_ram_din_o_OBUF[14]_inst_i_6 
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I4(\src_data_buf[14]_i_1_n_0 ),
        .I5(\dst_data_buf[14]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[14]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFFFFBBFBBBFB)) 
    \vid_ram_din_o_OBUF[14]_inst_i_7 
       (.I0(\vid_ram_din_o_OBUF[12]_inst_i_9_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [14]),
        .I2(\vram_src_mask[15]_i_3_n_0 ),
        .I3(\dst_data_buf[14]_i_1_n_0 ),
        .I4(\vid_ram_din_o_OBUF[14]_inst_i_8_n_0 ),
        .I5(\vid_ram_din_o_OBUF[3]_inst_i_10_n_0 ),
        .O(\vid_ram_din_o_OBUF[14]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h082A2A2A2A2A2A2A)) 
    \vid_ram_din_o_OBUF[14]_inst_i_8 
       (.I0(\vid_ram_din_o_OBUF[14]_inst_i_9_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I2(\ogfx_gpu_inst/cfg_fill_color [14]),
        .I3(\ogfx_gpu_inst/cfg_fill_color [6]),
        .I4(gfx_mode[1]),
        .I5(gfx_mode[0]),
        .O(\vid_ram_din_o_OBUF[14]_inst_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFBBFF0F)) 
    \vid_ram_din_o_OBUF[14]_inst_i_9 
       (.I0(gfx_mode[0]),
        .I1(\ogfx_gpu_inst/cfg_fill_color [2]),
        .I2(\ogfx_gpu_inst/cfg_fill_color [0]),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I4(gfx_mode[1]),
        .O(\vid_ram_din_o_OBUF[14]_inst_i_9_n_0 ));
  OBUF \vid_ram_din_o_OBUF[15]_inst 
       (.I(vid_ram_din_o_OBUF[15]),
        .O(vid_ram_din_o[15]));
  LUT6 #(
    .INIT(64'hEEEAEEEEAAAAAAAA)) 
    \vid_ram_din_o_OBUF[15]_inst_i_1 
       (.I0(\vid_ram_din_o_OBUF[15]_inst_i_2_n_0 ),
        .I1(\vid_ram_din_o_OBUF[15]_inst_i_3_n_0 ),
        .I2(\vid_ram_din_o_OBUF[15]_inst_i_4_n_0 ),
        .I3(\vid_ram_din_o_OBUF[15]_inst_i_5_n_0 ),
        .I4(\vid_ram_din_o_OBUF[15]_inst_i_6_n_0 ),
        .I5(vid_ram_gpu_dout_rdy_nxt),
        .O(vid_ram_din_o_OBUF[15]));
  LUT4 #(
    .INIT(16'hECA0)) 
    \vid_ram_din_o_OBUF[15]_inst_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [15]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [15]),
        .I2(\ogfx_reg_inst/vid_ram1_ce ),
        .I3(\ogfx_reg_inst/vid_ram0_ce ),
        .O(\vid_ram_din_o_OBUF[15]_inst_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \vid_ram_din_o_OBUF[15]_inst_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [15]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [15]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready ),
        .I3(vid_ram_dout_i_IBUF[15]),
        .O(\vid_ram_din_o_OBUF[15]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCECDFC)) 
    \vid_ram_din_o_OBUF[15]_inst_i_4 
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I1(\vid_ram_din_o_OBUF[15]_inst_i_7_n_0 ),
        .I2(\src_data_buf[15]_i_1_n_0 ),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I5(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .O(\vid_ram_din_o_OBUF[15]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000D24010640000)) 
    \vid_ram_din_o_OBUF[15]_inst_i_5 
       (.I0(\src_data_buf[15]_i_1_n_0 ),
        .I1(\dst_data_buf[15]_i_1_n_0 ),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I5(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .O(\vid_ram_din_o_OBUF[15]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFF37FFFFFFBB)) 
    \vid_ram_din_o_OBUF[15]_inst_i_6 
       (.I0(\dst_data_buf[15]_i_1_n_0 ),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I5(\src_data_buf[15]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[15]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEAFAAABAFFFFFFFF)) 
    \vid_ram_din_o_OBUF[15]_inst_i_7 
       (.I0(\vid_ram_din_o_OBUF[15]_inst_i_8_n_0 ),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I2(\vid_ram_din_o_OBUF[15]_inst_i_9_n_0 ),
        .I3(\dst_data_buf[15]_i_1_n_0 ),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [15]),
        .O(\vid_ram_din_o_OBUF[15]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAA808080AAAAAAAA)) 
    \vid_ram_din_o_OBUF[15]_inst_i_8 
       (.I0(\vid_ram_din_o_OBUF[3]_inst_i_10_n_0 ),
        .I1(\ogfx_gpu_inst/cfg_fill_color [15]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I3(next_addr__0_carry_i_12__2_n_0),
        .I4(\ogfx_gpu_inst/cfg_fill_color [7]),
        .I5(\vid_ram_din_o_OBUF[7]_inst_i_10_n_0 ),
        .O(\vid_ram_din_o_OBUF[15]_inst_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \vid_ram_din_o_OBUF[15]_inst_i_9 
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .O(\vid_ram_din_o_OBUF[15]_inst_i_9_n_0 ));
  OBUF \vid_ram_din_o_OBUF[1]_inst 
       (.I(vid_ram_din_o_OBUF[1]),
        .O(vid_ram_din_o[1]));
  LUT6 #(
    .INIT(64'hEEEAEEEEAAAAAAAA)) 
    \vid_ram_din_o_OBUF[1]_inst_i_1 
       (.I0(\vid_ram_din_o_OBUF[1]_inst_i_2_n_0 ),
        .I1(\vid_ram_din_o_OBUF[1]_inst_i_3_n_0 ),
        .I2(\vid_ram_din_o_OBUF[1]_inst_i_4_n_0 ),
        .I3(\vid_ram_din_o_OBUF[1]_inst_i_5_n_0 ),
        .I4(\vid_ram_din_o_OBUF[1]_inst_i_6_n_0 ),
        .I5(vid_ram_gpu_dout_rdy_nxt),
        .O(vid_ram_din_o_OBUF[1]));
  LUT6 #(
    .INIT(64'h3F33333333333733)) 
    \vid_ram_din_o_OBUF[1]_inst_i_10 
       (.I0(\dst_data_buf[1]_i_1_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [1]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I5(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .O(\vid_ram_din_o_OBUF[1]_inst_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hECA0)) 
    \vid_ram_din_o_OBUF[1]_inst_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [1]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [1]),
        .I2(\ogfx_reg_inst/vid_ram1_ce ),
        .I3(\ogfx_reg_inst/vid_ram0_ce ),
        .O(\vid_ram_din_o_OBUF[1]_inst_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \vid_ram_din_o_OBUF[1]_inst_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [1]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [1]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready ),
        .I3(vid_ram_dout_i_IBUF[1]),
        .O(\vid_ram_din_o_OBUF[1]_inst_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h656A0000)) 
    \vid_ram_din_o_OBUF[1]_inst_i_4 
       (.I0(\src_data_buf[1]_i_1_n_0 ),
        .I1(vid_ram_dout_i_IBUF[1]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [1]),
        .I4(\vid_ram_din_o_OBUF[9]_inst_i_7_n_0 ),
        .O(\vid_ram_din_o_OBUF[1]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8FFF844)) 
    \vid_ram_din_o_OBUF[1]_inst_i_5 
       (.I0(\dst_data_buf[1]_i_1_n_0 ),
        .I1(\vid_ram_din_o_OBUF[8]_inst_i_7_n_0 ),
        .I2(\vid_ram_din_o_OBUF[1]_inst_i_7_n_0 ),
        .I3(\src_data_buf[1]_i_1_n_0 ),
        .I4(\vid_ram_din_o_OBUF[1]_inst_i_8_n_0 ),
        .I5(\vid_ram_din_o_OBUF[1]_inst_i_9_n_0 ),
        .O(\vid_ram_din_o_OBUF[1]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDFF7FDF7DFFF9FF7)) 
    \vid_ram_din_o_OBUF[1]_inst_i_6 
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I4(\dst_data_buf[1]_i_1_n_0 ),
        .I5(\src_data_buf[1]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[1]_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00190051)) 
    \vid_ram_din_o_OBUF[1]_inst_i_7 
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I4(\dst_data_buf[1]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[1]_inst_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0008320C)) 
    \vid_ram_din_o_OBUF[1]_inst_i_8 
       (.I0(\dst_data_buf[1]_i_1_n_0 ),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .O(\vid_ram_din_o_OBUF[1]_inst_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    \vid_ram_din_o_OBUF[1]_inst_i_9 
       (.I0(\ogfx_gpu_inst/cfg_fill_color [0]),
        .I1(\vram_src_mask[1]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/cfg_fill_color [1]),
        .I3(\vid_ram_din_o_OBUF[3]_inst_i_10_n_0 ),
        .I4(\vid_ram_din_o_OBUF[1]_inst_i_10_n_0 ),
        .O(\vid_ram_din_o_OBUF[1]_inst_i_9_n_0 ));
  OBUF \vid_ram_din_o_OBUF[2]_inst 
       (.I(vid_ram_din_o_OBUF[2]),
        .O(vid_ram_din_o[2]));
  LUT6 #(
    .INIT(64'hFEAAFEFEAAAAAAAA)) 
    \vid_ram_din_o_OBUF[2]_inst_i_1 
       (.I0(\vid_ram_din_o_OBUF[2]_inst_i_2_n_0 ),
        .I1(\dst_data_buf[2]_i_1_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [2]),
        .I3(\vid_ram_din_o_OBUF[2]_inst_i_3_n_0 ),
        .I4(\vid_ram_din_o_OBUF[2]_inst_i_4_n_0 ),
        .I5(vid_ram_gpu_dout_rdy_nxt),
        .O(vid_ram_din_o_OBUF[2]));
  LUT4 #(
    .INIT(16'hECA0)) 
    \vid_ram_din_o_OBUF[2]_inst_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [2]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [2]),
        .I2(\ogfx_reg_inst/vid_ram1_ce ),
        .I3(\ogfx_reg_inst/vid_ram0_ce ),
        .O(\vid_ram_din_o_OBUF[2]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000A0622026A0028)) 
    \vid_ram_din_o_OBUF[2]_inst_i_3 
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I4(\src_data_buf[2]_i_1_n_0 ),
        .I5(\dst_data_buf[2]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[2]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0331133103000300)) 
    \vid_ram_din_o_OBUF[2]_inst_i_4 
       (.I0(\vid_ram_din_o_OBUF[8]_inst_i_7_n_0 ),
        .I1(\vid_ram_din_o_OBUF[2]_inst_i_5_n_0 ),
        .I2(\dst_data_buf[2]_i_1_n_0 ),
        .I3(\src_data_buf[2]_i_1_n_0 ),
        .I4(\vid_ram_din_o_OBUF[2]_inst_i_6_n_0 ),
        .I5(\vid_ram_din_o_OBUF[2]_inst_i_7_n_0 ),
        .O(\vid_ram_din_o_OBUF[2]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAABA)) 
    \vid_ram_din_o_OBUF[2]_inst_i_5 
       (.I0(\vid_ram_din_o_OBUF[2]_inst_i_8_n_0 ),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I5(\src_data_buf[2]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[2]_inst_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \vid_ram_din_o_OBUF[2]_inst_i_6 
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .O(\vid_ram_din_o_OBUF[2]_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFF3FBFFF)) 
    \vid_ram_din_o_OBUF[2]_inst_i_7 
       (.I0(\dst_data_buf[2]_i_1_n_0 ),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .O(\vid_ram_din_o_OBUF[2]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFFFFBBFBBBFB)) 
    \vid_ram_din_o_OBUF[2]_inst_i_8 
       (.I0(\vid_ram_din_o_OBUF[12]_inst_i_9_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [2]),
        .I2(\vram_src_mask[15]_i_3_n_0 ),
        .I3(\dst_data_buf[2]_i_1_n_0 ),
        .I4(\vid_ram_din_o_OBUF[2]_inst_i_9_n_0 ),
        .I5(\vid_ram_din_o_OBUF[3]_inst_i_10_n_0 ),
        .O(\vid_ram_din_o_OBUF[2]_inst_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h01FD)) 
    \vid_ram_din_o_OBUF[2]_inst_i_9 
       (.I0(\ogfx_gpu_inst/cfg_fill_color [0]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I3(\ogfx_gpu_inst/cfg_fill_color [2]),
        .O(\vid_ram_din_o_OBUF[2]_inst_i_9_n_0 ));
  OBUF \vid_ram_din_o_OBUF[3]_inst 
       (.I(vid_ram_din_o_OBUF[3]),
        .O(vid_ram_din_o[3]));
  LUT6 #(
    .INIT(64'hEEEAEEEEAAAAAAAA)) 
    \vid_ram_din_o_OBUF[3]_inst_i_1 
       (.I0(\vid_ram_din_o_OBUF[3]_inst_i_2_n_0 ),
        .I1(\vid_ram_din_o_OBUF[3]_inst_i_3_n_0 ),
        .I2(\vid_ram_din_o_OBUF[3]_inst_i_4_n_0 ),
        .I3(\vid_ram_din_o_OBUF[3]_inst_i_5_n_0 ),
        .I4(\vid_ram_din_o_OBUF[3]_inst_i_6_n_0 ),
        .I5(vid_ram_gpu_dout_rdy_nxt),
        .O(vid_ram_din_o_OBUF[3]));
  LUT4 #(
    .INIT(16'h8000)) 
    \vid_ram_din_o_OBUF[3]_inst_i_10 
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .O(\vid_ram_din_o_OBUF[3]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h3F33333333333733)) 
    \vid_ram_din_o_OBUF[3]_inst_i_11 
       (.I0(\dst_data_buf[3]_i_1_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [3]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I5(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .O(\vid_ram_din_o_OBUF[3]_inst_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hECA0)) 
    \vid_ram_din_o_OBUF[3]_inst_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [3]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [3]),
        .I2(\ogfx_reg_inst/vid_ram1_ce ),
        .I3(\ogfx_reg_inst/vid_ram0_ce ),
        .O(\vid_ram_din_o_OBUF[3]_inst_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \vid_ram_din_o_OBUF[3]_inst_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [3]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [3]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready ),
        .I3(vid_ram_dout_i_IBUF[3]),
        .O(\vid_ram_din_o_OBUF[3]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2EFF2E2E)) 
    \vid_ram_din_o_OBUF[3]_inst_i_4 
       (.I0(\vid_ram_din_o_OBUF[3]_inst_i_7_n_0 ),
        .I1(\src_data_buf[3]_i_1_n_0 ),
        .I2(\vid_ram_din_o_OBUF[3]_inst_i_8_n_0 ),
        .I3(\vid_ram_din_o_OBUF[3]_inst_i_9_n_0 ),
        .I4(\vid_ram_din_o_OBUF[3]_inst_i_10_n_0 ),
        .I5(\vid_ram_din_o_OBUF[3]_inst_i_11_n_0 ),
        .O(\vid_ram_din_o_OBUF[3]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000060000090000)) 
    \vid_ram_din_o_OBUF[3]_inst_i_5 
       (.I0(\dst_data_buf[3]_i_1_n_0 ),
        .I1(\src_data_buf[3]_i_1_n_0 ),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I5(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .O(\vid_ram_din_o_OBUF[3]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FBDFFF81FFFF)) 
    \vid_ram_din_o_OBUF[3]_inst_i_6 
       (.I0(\src_data_buf[3]_i_1_n_0 ),
        .I1(\dst_data_buf[3]_i_1_n_0 ),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I5(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .O(\vid_ram_din_o_OBUF[3]_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h20106010)) 
    \vid_ram_din_o_OBUF[3]_inst_i_7 
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I4(\dst_data_buf[3]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[3]_inst_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hCFFEFFFE)) 
    \vid_ram_din_o_OBUF[3]_inst_i_8 
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I4(\dst_data_buf[3]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[3]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00030005FFF3FFF5)) 
    \vid_ram_din_o_OBUF[3]_inst_i_9 
       (.I0(\ogfx_gpu_inst/cfg_fill_color [0]),
        .I1(\ogfx_gpu_inst/cfg_fill_color [1]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(gfx_mode[1]),
        .I4(gfx_mode[0]),
        .I5(\ogfx_gpu_inst/cfg_fill_color [3]),
        .O(\vid_ram_din_o_OBUF[3]_inst_i_9_n_0 ));
  OBUF \vid_ram_din_o_OBUF[4]_inst 
       (.I(vid_ram_din_o_OBUF[4]),
        .O(vid_ram_din_o[4]));
  LUT5 #(
    .INIT(32'hAAFEAAAA)) 
    \vid_ram_din_o_OBUF[4]_inst_i_1 
       (.I0(\vid_ram_din_o_OBUF[4]_inst_i_2_n_0 ),
        .I1(\dst_data_buf[4]_i_1_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [4]),
        .I3(\vid_ram_din_o_OBUF[4]_inst_i_3_n_0 ),
        .I4(vid_ram_gpu_dout_rdy_nxt),
        .O(vid_ram_din_o_OBUF[4]));
  LUT4 #(
    .INIT(16'hECA0)) 
    \vid_ram_din_o_OBUF[4]_inst_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [4]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [4]),
        .I2(\ogfx_reg_inst/vid_ram1_ce ),
        .I3(\ogfx_reg_inst/vid_ram0_ce ),
        .O(\vid_ram_din_o_OBUF[4]_inst_i_2_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h0000000000F5F4F4)) 
    \vid_ram_din_o_OBUF[4]_inst_i_3 
       (.I0(\vid_ram_din_o_OBUF[11]_inst_i_5_n_0 ),
        .I1(\vid_ram_din_o_OBUF[4]_inst_i_4_n_0 ),
        .I2(\vid_ram_din_o_OBUF[4]_inst_i_5_n_0 ),
        .I3(\vid_ram_din_o_OBUF[4]_inst_i_6_n_0 ),
        .I4(\src_data_buf[4]_i_1_n_0 ),
        .I5(\vid_ram_din_o_OBUF[4]_inst_i_7_n_0 ),
        .O(\vid_ram_din_o_OBUF[4]_inst_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55141145)) 
    \vid_ram_din_o_OBUF[4]_inst_i_4 
       (.I0(\dst_data_buf[4]_i_1_n_0 ),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .O(\vid_ram_din_o_OBUF[4]_inst_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hD8BB0000)) 
    \vid_ram_din_o_OBUF[4]_inst_i_5 
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I4(\dst_data_buf[4]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[4]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0A1014FB)) 
    \vid_ram_din_o_OBUF[4]_inst_i_6 
       (.I0(\dst_data_buf[4]_i_1_n_0 ),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .O(\vid_ram_din_o_OBUF[4]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA80008)) 
    \vid_ram_din_o_OBUF[4]_inst_i_7 
       (.I0(\vid_ram_din_o_OBUF[3]_inst_i_10_n_0 ),
        .I1(\ogfx_gpu_inst/cfg_fill_color [0]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I3(next_addr__0_carry_i_12__2_n_0),
        .I4(\ogfx_gpu_inst/cfg_fill_color [4]),
        .I5(\vid_ram_din_o_OBUF[4]_inst_i_8_n_0 ),
        .O(\vid_ram_din_o_OBUF[4]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h3F33333333333733)) 
    \vid_ram_din_o_OBUF[4]_inst_i_8 
       (.I0(\dst_data_buf[4]_i_1_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [4]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I5(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .O(\vid_ram_din_o_OBUF[4]_inst_i_8_n_0 ));
  OBUF \vid_ram_din_o_OBUF[5]_inst 
       (.I(vid_ram_din_o_OBUF[5]),
        .O(vid_ram_din_o[5]));
  LUT6 #(
    .INIT(64'hEEEAEEEEAAAAAAAA)) 
    \vid_ram_din_o_OBUF[5]_inst_i_1 
       (.I0(\vid_ram_din_o_OBUF[5]_inst_i_2_n_0 ),
        .I1(\vid_ram_din_o_OBUF[5]_inst_i_3_n_0 ),
        .I2(\vid_ram_din_o_OBUF[5]_inst_i_4_n_0 ),
        .I3(\vid_ram_din_o_OBUF[5]_inst_i_5_n_0 ),
        .I4(\vid_ram_din_o_OBUF[5]_inst_i_6_n_0 ),
        .I5(vid_ram_gpu_dout_rdy_nxt),
        .O(vid_ram_din_o_OBUF[5]));
  LUT6 #(
    .INIT(64'h00030305FFF3F3F5)) 
    \vid_ram_din_o_OBUF[5]_inst_i_10 
       (.I0(\ogfx_gpu_inst/cfg_fill_color [0]),
        .I1(\ogfx_gpu_inst/cfg_fill_color [1]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I5(\ogfx_gpu_inst/cfg_fill_color [5]),
        .O(\vid_ram_din_o_OBUF[5]_inst_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hECA0)) 
    \vid_ram_din_o_OBUF[5]_inst_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [5]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [5]),
        .I2(\ogfx_reg_inst/vid_ram1_ce ),
        .I3(\ogfx_reg_inst/vid_ram0_ce ),
        .O(\vid_ram_din_o_OBUF[5]_inst_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \vid_ram_din_o_OBUF[5]_inst_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [5]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [5]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready ),
        .I3(vid_ram_dout_i_IBUF[5]),
        .O(\vid_ram_din_o_OBUF[5]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF455)) 
    \vid_ram_din_o_OBUF[5]_inst_i_4 
       (.I0(\vid_ram_din_o_OBUF[5]_inst_i_7_n_0 ),
        .I1(\dst_data_buf[5]_i_1_n_0 ),
        .I2(\vid_ram_din_o_OBUF[5]_inst_i_8_n_0 ),
        .I3(\src_data_buf[5]_i_1_n_0 ),
        .I4(\vid_ram_din_o_OBUF[8]_inst_i_8_n_0 ),
        .I5(\vid_ram_din_o_OBUF[5]_inst_i_9_n_0 ),
        .O(\vid_ram_din_o_OBUF[5]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000072006400400)) 
    \vid_ram_din_o_OBUF[5]_inst_i_5 
       (.I0(\src_data_buf[5]_i_1_n_0 ),
        .I1(\dst_data_buf[5]_i_1_n_0 ),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I5(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .O(\vid_ram_din_o_OBUF[5]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFF46FF)) 
    \vid_ram_din_o_OBUF[5]_inst_i_6 
       (.I0(\src_data_buf[5]_i_1_n_0 ),
        .I1(\dst_data_buf[5]_i_1_n_0 ),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I5(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .O(\vid_ram_din_o_OBUF[5]_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFF3FBFFF)) 
    \vid_ram_din_o_OBUF[5]_inst_i_7 
       (.I0(\dst_data_buf[5]_i_1_n_0 ),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .O(\vid_ram_din_o_OBUF[5]_inst_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \vid_ram_din_o_OBUF[5]_inst_i_8 
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .O(\vid_ram_din_o_OBUF[5]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4FFFFFFF4FF)) 
    \vid_ram_din_o_OBUF[5]_inst_i_9 
       (.I0(\vid_ram_din_o_OBUF[5]_inst_i_10_n_0 ),
        .I1(\vid_ram_din_o_OBUF[3]_inst_i_10_n_0 ),
        .I2(\vid_ram_din_o_OBUF[12]_inst_i_9_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [5]),
        .I4(\vram_src_mask[15]_i_3_n_0 ),
        .I5(\dst_data_buf[5]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[5]_inst_i_9_n_0 ));
  OBUF \vid_ram_din_o_OBUF[6]_inst 
       (.I(vid_ram_din_o_OBUF[6]),
        .O(vid_ram_din_o[6]));
  LUT6 #(
    .INIT(64'hEEEEEAEEAAAAAAAA)) 
    \vid_ram_din_o_OBUF[6]_inst_i_1 
       (.I0(\vid_ram_din_o_OBUF[6]_inst_i_2_n_0 ),
        .I1(\vid_ram_din_o_OBUF[6]_inst_i_3_n_0 ),
        .I2(\vid_ram_din_o_OBUF[6]_inst_i_4_n_0 ),
        .I3(\vid_ram_din_o_OBUF[6]_inst_i_5_n_0 ),
        .I4(\vid_ram_din_o_OBUF[6]_inst_i_6_n_0 ),
        .I5(vid_ram_gpu_dout_rdy_nxt),
        .O(vid_ram_din_o_OBUF[6]));
  LUT4 #(
    .INIT(16'hECA0)) 
    \vid_ram_din_o_OBUF[6]_inst_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [6]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [6]),
        .I2(\ogfx_reg_inst/vid_ram1_ce ),
        .I3(\ogfx_reg_inst/vid_ram0_ce ),
        .O(\vid_ram_din_o_OBUF[6]_inst_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \vid_ram_din_o_OBUF[6]_inst_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [6]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [6]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready ),
        .I3(vid_ram_dout_i_IBUF[6]),
        .O(\vid_ram_din_o_OBUF[6]_inst_i_3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h3200040C14002C08)) 
    \vid_ram_din_o_OBUF[6]_inst_i_4 
       (.I0(\src_data_buf[6]_i_1_n_0 ),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I5(\dst_data_buf[6]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[6]_inst_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h0030303050500050)) 
    \vid_ram_din_o_OBUF[6]_inst_i_5 
       (.I0(\vid_ram_din_o_OBUF[8]_inst_i_8_n_0 ),
        .I1(\vid_ram_din_o_OBUF[8]_inst_i_9_n_0 ),
        .I2(\vid_ram_din_o_OBUF[6]_inst_i_7_n_0 ),
        .I3(\vid_ram_din_o_OBUF[8]_inst_i_7_n_0 ),
        .I4(\dst_data_buf[6]_i_1_n_0 ),
        .I5(\src_data_buf[6]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[6]_inst_i_5_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h1000044010401000)) 
    \vid_ram_din_o_OBUF[6]_inst_i_6 
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I4(\src_data_buf[6]_i_1_n_0 ),
        .I5(\dst_data_buf[6]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[6]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0D000D0000000D00)) 
    \vid_ram_din_o_OBUF[6]_inst_i_7 
       (.I0(\vid_ram_din_o_OBUF[3]_inst_i_10_n_0 ),
        .I1(\vid_ram_din_o_OBUF[6]_inst_i_8_n_0 ),
        .I2(\vid_ram_din_o_OBUF[12]_inst_i_9_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [6]),
        .I4(\vram_src_mask[15]_i_3_n_0 ),
        .I5(\dst_data_buf[6]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[6]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00050305FFF5F3F5)) 
    \vid_ram_din_o_OBUF[6]_inst_i_8 
       (.I0(\ogfx_gpu_inst/cfg_fill_color [0]),
        .I1(\ogfx_gpu_inst/cfg_fill_color [2]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(gfx_mode[1]),
        .I4(gfx_mode[0]),
        .I5(\ogfx_gpu_inst/cfg_fill_color [6]),
        .O(\vid_ram_din_o_OBUF[6]_inst_i_8_n_0 ));
  OBUF \vid_ram_din_o_OBUF[7]_inst 
       (.I(vid_ram_din_o_OBUF[7]),
        .O(vid_ram_din_o[7]));
  LUT6 #(
    .INIT(64'hEEEAEEEEAAAAAAAA)) 
    \vid_ram_din_o_OBUF[7]_inst_i_1 
       (.I0(\vid_ram_din_o_OBUF[7]_inst_i_2_n_0 ),
        .I1(\vid_ram_din_o_OBUF[7]_inst_i_3_n_0 ),
        .I2(\vid_ram_din_o_OBUF[7]_inst_i_4_n_0 ),
        .I3(\vid_ram_din_o_OBUF[7]_inst_i_5_n_0 ),
        .I4(\vid_ram_din_o_OBUF[7]_inst_i_6_n_0 ),
        .I5(vid_ram_gpu_dout_rdy_nxt),
        .O(vid_ram_din_o_OBUF[7]));
  LUT6 #(
    .INIT(64'hFFF5F3F0FFF5F3FF)) 
    \vid_ram_din_o_OBUF[7]_inst_i_10 
       (.I0(\ogfx_gpu_inst/cfg_fill_color [1]),
        .I1(\ogfx_gpu_inst/cfg_fill_color [3]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I5(\ogfx_gpu_inst/cfg_fill_color [0]),
        .O(\vid_ram_din_o_OBUF[7]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h3F33333333333733)) 
    \vid_ram_din_o_OBUF[7]_inst_i_11 
       (.I0(\dst_data_buf[7]_i_1_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [7]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I5(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .O(\vid_ram_din_o_OBUF[7]_inst_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hECA0)) 
    \vid_ram_din_o_OBUF[7]_inst_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [7]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [7]),
        .I2(\ogfx_reg_inst/vid_ram1_ce ),
        .I3(\ogfx_reg_inst/vid_ram0_ce ),
        .O(\vid_ram_din_o_OBUF[7]_inst_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \vid_ram_din_o_OBUF[7]_inst_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [7]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [7]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready ),
        .I3(vid_ram_dout_i_IBUF[7]),
        .O(\vid_ram_din_o_OBUF[7]_inst_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h9A950000)) 
    \vid_ram_din_o_OBUF[7]_inst_i_4 
       (.I0(\src_data_buf[7]_i_1_n_0 ),
        .I1(vid_ram_dout_i_IBUF[7]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [7]),
        .I4(\vid_ram_din_o_OBUF[8]_inst_i_7_n_0 ),
        .O(\vid_ram_din_o_OBUF[7]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF488)) 
    \vid_ram_din_o_OBUF[7]_inst_i_5 
       (.I0(\dst_data_buf[7]_i_1_n_0 ),
        .I1(\vid_ram_din_o_OBUF[9]_inst_i_7_n_0 ),
        .I2(\vid_ram_din_o_OBUF[7]_inst_i_7_n_0 ),
        .I3(\src_data_buf[7]_i_1_n_0 ),
        .I4(\vid_ram_din_o_OBUF[7]_inst_i_8_n_0 ),
        .I5(\vid_ram_din_o_OBUF[7]_inst_i_9_n_0 ),
        .O(\vid_ram_din_o_OBUF[7]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDFF7FDF7DFFF9FF7)) 
    \vid_ram_din_o_OBUF[7]_inst_i_6 
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I4(\dst_data_buf[7]_i_1_n_0 ),
        .I5(\src_data_buf[7]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[7]_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00190051)) 
    \vid_ram_din_o_OBUF[7]_inst_i_7 
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I4(\dst_data_buf[7]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[7]_inst_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0008320C)) 
    \vid_ram_din_o_OBUF[7]_inst_i_8 
       (.I0(\dst_data_buf[7]_i_1_n_0 ),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .O(\vid_ram_din_o_OBUF[7]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD550000)) 
    \vid_ram_din_o_OBUF[7]_inst_i_9 
       (.I0(\vid_ram_din_o_OBUF[7]_inst_i_10_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I2(next_addr__0_carry_i_12__2_n_0),
        .I3(\ogfx_gpu_inst/cfg_fill_color [7]),
        .I4(\vid_ram_din_o_OBUF[3]_inst_i_10_n_0 ),
        .I5(\vid_ram_din_o_OBUF[7]_inst_i_11_n_0 ),
        .O(\vid_ram_din_o_OBUF[7]_inst_i_9_n_0 ));
  OBUF \vid_ram_din_o_OBUF[8]_inst 
       (.I(vid_ram_din_o_OBUF[8]),
        .O(vid_ram_din_o[8]));
  LUT6 #(
    .INIT(64'hEEEAEEEEAAAAAAAA)) 
    \vid_ram_din_o_OBUF[8]_inst_i_1 
       (.I0(\vid_ram_din_o_OBUF[8]_inst_i_2_n_0 ),
        .I1(\vid_ram_din_o_OBUF[8]_inst_i_3_n_0 ),
        .I2(\vid_ram_din_o_OBUF[8]_inst_i_4_n_0 ),
        .I3(\vid_ram_din_o_OBUF[8]_inst_i_5_n_0 ),
        .I4(\vid_ram_din_o_OBUF[8]_inst_i_6_n_0 ),
        .I5(vid_ram_gpu_dout_rdy_nxt),
        .O(vid_ram_din_o_OBUF[8]));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    \vid_ram_din_o_OBUF[8]_inst_i_10 
       (.I0(vid_ram_dout_i_IBUF[8]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [8]),
        .I3(\vram_src_mask[15]_i_3_n_0 ),
        .I4(\vid_ram_din_o_OBUF[8]_inst_i_11_n_0 ),
        .O(\vid_ram_din_o_OBUF[8]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB800FFFF)) 
    \vid_ram_din_o_OBUF[8]_inst_i_11 
       (.I0(\ogfx_gpu_inst/cfg_fill_color [8]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I2(\ogfx_gpu_inst/cfg_fill_color [0]),
        .I3(\vid_ram_din_o_OBUF[3]_inst_i_10_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [8]),
        .I5(\vid_ram_din_o_OBUF[12]_inst_i_9_n_0 ),
        .O(\vid_ram_din_o_OBUF[8]_inst_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hECA0)) 
    \vid_ram_din_o_OBUF[8]_inst_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [8]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [8]),
        .I2(\ogfx_reg_inst/vid_ram1_ce ),
        .I3(\ogfx_reg_inst/vid_ram0_ce ),
        .O(\vid_ram_din_o_OBUF[8]_inst_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \vid_ram_din_o_OBUF[8]_inst_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [8]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [8]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready ),
        .I3(vid_ram_dout_i_IBUF[8]),
        .O(\vid_ram_din_o_OBUF[8]_inst_i_3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h9A950000)) 
    \vid_ram_din_o_OBUF[8]_inst_i_4 
       (.I0(\src_data_buf[8]_i_1_n_0 ),
        .I1(vid_ram_dout_i_IBUF[8]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [8]),
        .I4(\vid_ram_din_o_OBUF[8]_inst_i_7_n_0 ),
        .O(\vid_ram_din_o_OBUF[8]_inst_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF844F8)) 
    \vid_ram_din_o_OBUF[8]_inst_i_5 
       (.I0(\dst_data_buf[8]_i_1_n_0 ),
        .I1(\vid_ram_din_o_OBUF[9]_inst_i_7_n_0 ),
        .I2(\vid_ram_din_o_OBUF[8]_inst_i_8_n_0 ),
        .I3(\src_data_buf[8]_i_1_n_0 ),
        .I4(\vid_ram_din_o_OBUF[8]_inst_i_9_n_0 ),
        .I5(\vid_ram_din_o_OBUF[8]_inst_i_10_n_0 ),
        .O(\vid_ram_din_o_OBUF[8]_inst_i_5_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCDEFFB73EBFFD337)) 
    \vid_ram_din_o_OBUF[8]_inst_i_6 
       (.I0(\src_data_buf[8]_i_1_n_0 ),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I4(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I5(\dst_data_buf[8]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[8]_inst_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \vid_ram_din_o_OBUF[8]_inst_i_7 
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .O(\vid_ram_din_o_OBUF[8]_inst_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \vid_ram_din_o_OBUF[8]_inst_i_8 
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .O(\vid_ram_din_o_OBUF[8]_inst_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \vid_ram_din_o_OBUF[8]_inst_i_9 
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .O(\vid_ram_din_o_OBUF[8]_inst_i_9_n_0 ));
  OBUF \vid_ram_din_o_OBUF[9]_inst 
       (.I(vid_ram_din_o_OBUF[9]),
        .O(vid_ram_din_o[9]));
  LUT6 #(
    .INIT(64'hFEAAFEFEAAAAAAAA)) 
    \vid_ram_din_o_OBUF[9]_inst_i_1 
       (.I0(\vid_ram_din_o_OBUF[9]_inst_i_2_n_0 ),
        .I1(\dst_data_buf[9]_i_1_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [9]),
        .I3(\vid_ram_din_o_OBUF[9]_inst_i_3_n_0 ),
        .I4(\vid_ram_din_o_OBUF[9]_inst_i_4_n_0 ),
        .I5(vid_ram_gpu_dout_rdy_nxt),
        .O(vid_ram_din_o_OBUF[9]));
  LUT6 #(
    .INIT(64'hF4FFF4FFFFFFF4FF)) 
    \vid_ram_din_o_OBUF[9]_inst_i_10 
       (.I0(\vid_ram_din_o_OBUF[9]_inst_i_11_n_0 ),
        .I1(\vid_ram_din_o_OBUF[3]_inst_i_10_n_0 ),
        .I2(\vid_ram_din_o_OBUF[12]_inst_i_9_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask [9]),
        .I4(\vram_src_mask[15]_i_3_n_0 ),
        .I5(\dst_data_buf[9]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[9]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00013331CCCDFFFD)) 
    \vid_ram_din_o_OBUF[9]_inst_i_11 
       (.I0(\ogfx_gpu_inst/cfg_fill_color [0]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I2(gfx_mode[1]),
        .I3(gfx_mode[0]),
        .I4(\ogfx_gpu_inst/cfg_fill_color [1]),
        .I5(\ogfx_gpu_inst/cfg_fill_color [9]),
        .O(\vid_ram_din_o_OBUF[9]_inst_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hECA0)) 
    \vid_ram_din_o_OBUF[9]_inst_i_2 
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_data [9]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_data [9]),
        .I2(\ogfx_reg_inst/vid_ram1_ce ),
        .I3(\ogfx_reg_inst/vid_ram0_ce ),
        .O(\vid_ram_din_o_OBUF[9]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFEA)) 
    \vid_ram_din_o_OBUF[9]_inst_i_3 
       (.I0(\vid_ram_din_o_OBUF[9]_inst_i_5_n_0 ),
        .I1(\vid_ram_din_o_OBUF[11]_inst_i_5_n_0 ),
        .I2(\vid_ram_din_o_OBUF[9]_inst_i_6_n_0 ),
        .I3(\vid_ram_din_o_OBUF[9]_inst_i_7_n_0 ),
        .I4(\vid_ram_din_o_OBUF[9]_inst_i_8_n_0 ),
        .I5(\vid_ram_din_o_OBUF[9]_inst_i_9_n_0 ),
        .O(\vid_ram_din_o_OBUF[9]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBFFBFFFFBFFF9FFB)) 
    \vid_ram_din_o_OBUF[9]_inst_i_4 
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I4(\dst_data_buf[9]_i_1_n_0 ),
        .I5(\src_data_buf[9]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[9]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010004)) 
    \vid_ram_din_o_OBUF[9]_inst_i_5 
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I4(\src_data_buf[9]_i_1_n_0 ),
        .I5(\vid_ram_din_o_OBUF[9]_inst_i_10_n_0 ),
        .O(\vid_ram_din_o_OBUF[9]_inst_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \vid_ram_din_o_OBUF[9]_inst_i_6 
       (.I0(\src_data_buf[9]_i_1_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_buf [9]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dst_data_ready ),
        .I3(vid_ram_dout_i_IBUF[9]),
        .O(\vid_ram_din_o_OBUF[9]_inst_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \vid_ram_din_o_OBUF[9]_inst_i_7 
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .O(\vid_ram_din_o_OBUF[9]_inst_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \vid_ram_din_o_OBUF[9]_inst_i_8 
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .O(\vid_ram_din_o_OBUF[9]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h1004004404640040)) 
    \vid_ram_din_o_OBUF[9]_inst_i_9 
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I4(\src_data_buf[9]_i_1_n_0 ),
        .I5(\dst_data_buf[9]_i_1_n_0 ),
        .O(\vid_ram_din_o_OBUF[9]_inst_i_9_n_0 ));
  (* \PinAttr:I0:HOLD_DETOUR  = "1591" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_dout_buf[0]_i_1 
       (.I0(vid_ram_dout_i_IBUF[0]),
        .I1(\ogfx_backend_inst/vid_ram_dout_ready ),
        .I2(\ogfx_backend_inst/vid_ram_dout_buf [0]),
        .O(\ogfx_backend_inst/vid_ram_dout_mux [0]));
  (* \PinAttr:I0:HOLD_DETOUR  = "1582" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_dout_buf[10]_i_1 
       (.I0(vid_ram_dout_i_IBUF[10]),
        .I1(\ogfx_backend_inst/vid_ram_dout_ready ),
        .I2(\ogfx_backend_inst/vid_ram_dout_buf [10]),
        .O(\ogfx_backend_inst/vid_ram_dout_mux [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_dout_buf[11]_i_1 
       (.I0(vid_ram_dout_i_IBUF[11]),
        .I1(\ogfx_backend_inst/vid_ram_dout_ready ),
        .I2(\ogfx_backend_inst/vid_ram_dout_buf [11]),
        .O(\ogfx_backend_inst/vid_ram_dout_mux [11]));
  (* \PinAttr:I0:HOLD_DETOUR  = "1223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_dout_buf[12]_i_1 
       (.I0(vid_ram_dout_i_IBUF[12]),
        .I1(\ogfx_backend_inst/vid_ram_dout_ready ),
        .I2(\ogfx_backend_inst/vid_ram_dout_buf [12]),
        .O(\ogfx_backend_inst/vid_ram_dout_mux [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_dout_buf[13]_i_1 
       (.I0(vid_ram_dout_i_IBUF[13]),
        .I1(\ogfx_backend_inst/vid_ram_dout_ready ),
        .I2(\ogfx_backend_inst/vid_ram_dout_buf [13]),
        .O(\ogfx_backend_inst/vid_ram_dout_mux [13]));
  (* \PinAttr:I0:HOLD_DETOUR  = "1442" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_dout_buf[14]_i_1 
       (.I0(vid_ram_dout_i_IBUF[14]),
        .I1(\ogfx_backend_inst/vid_ram_dout_ready ),
        .I2(\ogfx_backend_inst/vid_ram_dout_buf [14]),
        .O(\ogfx_backend_inst/vid_ram_dout_mux [14]));
  (* \PinAttr:I0:HOLD_DETOUR  = "1446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_dout_buf[15]_i_1 
       (.I0(vid_ram_dout_i_IBUF[15]),
        .I1(\ogfx_backend_inst/vid_ram_dout_ready ),
        .I2(\ogfx_backend_inst/vid_ram_dout_buf [15]),
        .O(\ogfx_backend_inst/vid_ram_dout_mux [15]));
  (* \PinAttr:I0:HOLD_DETOUR  = "1609" *) 
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_dout_buf[1]_i_1 
       (.I0(vid_ram_dout_i_IBUF[1]),
        .I1(\ogfx_backend_inst/vid_ram_dout_ready ),
        .I2(\ogfx_backend_inst/vid_ram_dout_buf [1]),
        .O(\ogfx_backend_inst/vid_ram_dout_mux [1]));
  (* \PinAttr:I0:HOLD_DETOUR  = "1579" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_dout_buf[2]_i_1 
       (.I0(vid_ram_dout_i_IBUF[2]),
        .I1(\ogfx_backend_inst/vid_ram_dout_ready ),
        .I2(\ogfx_backend_inst/vid_ram_dout_buf [2]),
        .O(\ogfx_backend_inst/vid_ram_dout_mux [2]));
  (* \PinAttr:I0:HOLD_DETOUR  = "1632" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_dout_buf[3]_i_1 
       (.I0(vid_ram_dout_i_IBUF[3]),
        .I1(\ogfx_backend_inst/vid_ram_dout_ready ),
        .I2(\ogfx_backend_inst/vid_ram_dout_buf [3]),
        .O(\ogfx_backend_inst/vid_ram_dout_mux [3]));
  (* \PinAttr:I0:HOLD_DETOUR  = "1596" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_dout_buf[4]_i_1 
       (.I0(vid_ram_dout_i_IBUF[4]),
        .I1(\ogfx_backend_inst/vid_ram_dout_ready ),
        .I2(\ogfx_backend_inst/vid_ram_dout_buf [4]),
        .O(\ogfx_backend_inst/vid_ram_dout_mux [4]));
  (* \PinAttr:I0:HOLD_DETOUR  = "1597" *) 
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_dout_buf[5]_i_1 
       (.I0(vid_ram_dout_i_IBUF[5]),
        .I1(\ogfx_backend_inst/vid_ram_dout_ready ),
        .I2(\ogfx_backend_inst/vid_ram_dout_buf [5]),
        .O(\ogfx_backend_inst/vid_ram_dout_mux [5]));
  (* \PinAttr:I0:HOLD_DETOUR  = "1598" *) 
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_dout_buf[6]_i_1 
       (.I0(vid_ram_dout_i_IBUF[6]),
        .I1(\ogfx_backend_inst/vid_ram_dout_ready ),
        .I2(\ogfx_backend_inst/vid_ram_dout_buf [6]),
        .O(\ogfx_backend_inst/vid_ram_dout_mux [6]));
  (* \PinAttr:I0:HOLD_DETOUR  = "1579" *) 
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_dout_buf[7]_i_1 
       (.I0(vid_ram_dout_i_IBUF[7]),
        .I1(\ogfx_backend_inst/vid_ram_dout_ready ),
        .I2(\ogfx_backend_inst/vid_ram_dout_buf [7]),
        .O(\ogfx_backend_inst/vid_ram_dout_mux [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_dout_buf[8]_i_1 
       (.I0(vid_ram_dout_i_IBUF[8]),
        .I1(\ogfx_backend_inst/vid_ram_dout_ready ),
        .I2(\ogfx_backend_inst/vid_ram_dout_buf [8]),
        .O(\ogfx_backend_inst/vid_ram_dout_mux [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_dout_buf[9]_i_1 
       (.I0(vid_ram_dout_i_IBUF[9]),
        .I1(\ogfx_backend_inst/vid_ram_dout_ready ),
        .I2(\ogfx_backend_inst/vid_ram_dout_buf [9]),
        .O(\ogfx_backend_inst/vid_ram_dout_mux [9]));
  IBUF \vid_ram_dout_i_IBUF[0]_inst 
       (.I(vid_ram_dout_i[0]),
        .O(vid_ram_dout_i_IBUF[0]));
  IBUF \vid_ram_dout_i_IBUF[10]_inst 
       (.I(vid_ram_dout_i[10]),
        .O(vid_ram_dout_i_IBUF[10]));
  IBUF \vid_ram_dout_i_IBUF[11]_inst 
       (.I(vid_ram_dout_i[11]),
        .O(vid_ram_dout_i_IBUF[11]));
  IBUF \vid_ram_dout_i_IBUF[12]_inst 
       (.I(vid_ram_dout_i[12]),
        .O(vid_ram_dout_i_IBUF[12]));
  IBUF \vid_ram_dout_i_IBUF[13]_inst 
       (.I(vid_ram_dout_i[13]),
        .O(vid_ram_dout_i_IBUF[13]));
  IBUF \vid_ram_dout_i_IBUF[14]_inst 
       (.I(vid_ram_dout_i[14]),
        .O(vid_ram_dout_i_IBUF[14]));
  IBUF \vid_ram_dout_i_IBUF[15]_inst 
       (.I(vid_ram_dout_i[15]),
        .O(vid_ram_dout_i_IBUF[15]));
  IBUF \vid_ram_dout_i_IBUF[1]_inst 
       (.I(vid_ram_dout_i[1]),
        .O(vid_ram_dout_i_IBUF[1]));
  IBUF \vid_ram_dout_i_IBUF[2]_inst 
       (.I(vid_ram_dout_i[2]),
        .O(vid_ram_dout_i_IBUF[2]));
  IBUF \vid_ram_dout_i_IBUF[3]_inst 
       (.I(vid_ram_dout_i[3]),
        .O(vid_ram_dout_i_IBUF[3]));
  IBUF \vid_ram_dout_i_IBUF[4]_inst 
       (.I(vid_ram_dout_i[4]),
        .O(vid_ram_dout_i_IBUF[4]));
  IBUF \vid_ram_dout_i_IBUF[5]_inst 
       (.I(vid_ram_dout_i[5]),
        .O(vid_ram_dout_i_IBUF[5]));
  IBUF \vid_ram_dout_i_IBUF[6]_inst 
       (.I(vid_ram_dout_i[6]),
        .O(vid_ram_dout_i_IBUF[6]));
  IBUF \vid_ram_dout_i_IBUF[7]_inst 
       (.I(vid_ram_dout_i[7]),
        .O(vid_ram_dout_i_IBUF[7]));
  IBUF \vid_ram_dout_i_IBUF[8]_inst 
       (.I(vid_ram_dout_i[8]),
        .O(vid_ram_dout_i_IBUF[8]));
  IBUF \vid_ram_dout_i_IBUF[9]_inst 
       (.I(vid_ram_dout_i[9]),
        .O(vid_ram_dout_i_IBUF[9]));
  LUT6 #(
    .INIT(64'h2222222220002020)) 
    vid_ram_dout_ready_i_1
       (.I0(vid_ram_sw_cen),
        .I1(vid_ram_refr_cen),
        .I2(\vid_ram_data_sel[3]_i_3_n_0 ),
        .I3(vid_ram_dout_ready_i_3_n_0),
        .I4(vid_ram_wen_o_OBUF_inst_i_4_n_0),
        .I5(\ogfx_ram_arbiter_inst/gpu_is_last_owner ),
        .O(vid_ram_refr_dout_rdy_nxt));
  LUT2 #(
    .INIT(4'h7)) 
    vid_ram_dout_ready_i_2
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_addr_update ),
        .I1(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/fifo_data_request ),
        .O(vid_ram_refr_cen));
  LUT3 #(
    .INIT(8'hD9)) 
    vid_ram_dout_ready_i_3
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .O(vid_ram_dout_ready_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFF8FF0000000000)) 
    \vid_ram_line_addr[20]_i_1 
       (.I0(\vid_ram_line_addr[20]_i_2_n_0 ),
        .I1(vid_ram_data_rd_dly_i_1_n_0),
        .I2(\ogfx_reg_inst/vid_ram0_we ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_addr_hi_wr_dly ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done0 ),
        .I5(\ogfx_reg_inst/vid_ram0_cfg [6]),
        .O(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ));
  LUT6 #(
    .INIT(64'hFFF8FF0000000000)) 
    \vid_ram_line_addr[20]_i_1__0 
       (.I0(\vid_ram_line_addr[20]_i_2__0_n_0 ),
        .I1(vid_ram_data_rd_dly_i_1__0_n_0),
        .I2(\ogfx_reg_inst/vid_ram1_we ),
        .I3(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_addr_hi_wr_dly ),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/vid_ram_line_done0 ),
        .I5(\ogfx_reg_inst/vid_ram1_cfg [6]),
        .O(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/ogfx_reg_vram_addr_inst/update_line_addr ));
  LUT4 #(
    .INIT(16'hAAAE)) 
    \vid_ram_line_addr[20]_i_1__1 
       (.I0(\vid_ram_column_count[8]_i_4_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/p_0_in ));
  LUT4 #(
    .INIT(16'hAAAE)) 
    \vid_ram_line_addr[20]_i_1__2 
       (.I0(\vid_ram_column_count[8]_i_4__0_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/p_0_in ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \vid_ram_line_addr[20]_i_1__3 
       (.I0(\vid_ram_column_count[8]_i_4__1_n_0 ),
        .I1(\ogfx_if_lt24_inst/p_0_in15_in ),
        .I2(\ogfx_if_lt24_inst/p_2_in11_in ),
        .I3(\ogfx_if_lt24_inst/p_0_in13_in ),
        .I4(\ogfx_if_lt24_inst/refresh_trigger_clr ),
        .I5(\ogfx_if_lt24_inst/p_1_in4_in ),
        .O(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/update_line_addr ));
  LUT2 #(
    .INIT(4'h1)) 
    \vid_ram_line_addr[20]_i_2 
       (.I0(\ogfx_reg_inst/vid_ram0_cfg [4]),
        .I1(dbg_freeze_i_IBUF),
        .O(\vid_ram_line_addr[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \vid_ram_line_addr[20]_i_2__0 
       (.I0(\ogfx_reg_inst/vid_ram1_cfg [4]),
        .I1(dbg_freeze_i_IBUF),
        .O(\vid_ram_line_addr[20]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h55560000)) 
    vid_ram_line_done0_carry__0_i_1
       (.I0(\ogfx_reg_inst/vid_ram0_width [8]),
        .I1(\ogfx_reg_inst/vid_ram0_width [6]),
        .I2(vid_ram_line_done0_carry_i_9_n_0),
        .I3(\ogfx_reg_inst/vid_ram0_width [7]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [8]),
        .O(vid_ram_line_done0_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'h55560000)) 
    vid_ram_line_done0_carry__0_i_1__0
       (.I0(\ogfx_reg_inst/vid_ram1_width [8]),
        .I1(\ogfx_reg_inst/vid_ram1_width [6]),
        .I2(vid_ram_line_done0_carry_i_9__0_n_0),
        .I3(\ogfx_reg_inst/vid_ram1_width [7]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [8]),
        .O(vid_ram_line_done0_carry__0_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    vid_ram_line_done0_carry__0_i_2
       (.I0(\ogfx_reg_inst/vid_ram0_width [8]),
        .I1(\ogfx_reg_inst/vid_ram0_width [6]),
        .I2(vid_ram_line_done0_carry_i_9_n_0),
        .I3(\ogfx_reg_inst/vid_ram0_width [7]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [8]),
        .O(vid_ram_line_done0_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    vid_ram_line_done0_carry__0_i_2__0
       (.I0(\ogfx_reg_inst/vid_ram1_width [8]),
        .I1(\ogfx_reg_inst/vid_ram1_width [6]),
        .I2(vid_ram_line_done0_carry_i_9__0_n_0),
        .I3(\ogfx_reg_inst/vid_ram1_width [7]),
        .I4(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [8]),
        .O(vid_ram_line_done0_carry__0_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h088CCEE0)) 
    vid_ram_line_done0_carry_i_1
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [6]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [7]),
        .I2(\ogfx_reg_inst/vid_ram0_width [6]),
        .I3(vid_ram_line_done0_carry_i_9_n_0),
        .I4(\ogfx_reg_inst/vid_ram0_width [7]),
        .O(vid_ram_line_done0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    vid_ram_line_done0_carry_i_10
       (.I0(\ogfx_reg_inst/vid_ram0_width [2]),
        .I1(\ogfx_reg_inst/vid_ram0_width [0]),
        .I2(\ogfx_reg_inst/vid_ram0_width [1]),
        .I3(\ogfx_reg_inst/vid_ram0_width [3]),
        .O(vid_ram_line_done0_carry_i_10_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    vid_ram_line_done0_carry_i_10__0
       (.I0(\ogfx_reg_inst/vid_ram1_width [2]),
        .I1(\ogfx_reg_inst/vid_ram1_width [0]),
        .I2(\ogfx_reg_inst/vid_ram1_width [1]),
        .I3(\ogfx_reg_inst/vid_ram1_width [3]),
        .O(vid_ram_line_done0_carry_i_10__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFAFFFC)) 
    vid_ram_line_done0_carry_i_10__1
       (.I0(display_height[2]),
        .I1(display_width[2]),
        .I2(vid_ram_line_done0_carry_i_15_n_0),
        .I3(display_width[3]),
        .I4(display_cl_swap),
        .I5(display_height[3]),
        .O(vid_ram_line_done0_carry_i_10__1_n_0));
  LUT5 #(
    .INIT(32'h656A9A95)) 
    vid_ram_line_done0_carry_i_11
       (.I0(\ogfx_backend_inst/vid_ram_column_count [3]),
        .I1(display_height[3]),
        .I2(display_cl_swap),
        .I3(display_width[3]),
        .I4(vid_ram_line_done0_carry_i_16_n_0),
        .O(vid_ram_line_done0_carry_i_11_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    vid_ram_line_done0_carry_i_12
       (.I0(display_height[0]),
        .I1(display_cl_swap),
        .I2(display_width[0]),
        .O(vid_ram_line_done0_carry_i_12_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    vid_ram_line_done0_carry_i_13
       (.I0(display_height[1]),
        .I1(display_cl_swap),
        .I2(display_width[1]),
        .O(vid_ram_line_done0_carry_i_13_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    vid_ram_line_done0_carry_i_14
       (.I0(display_height[2]),
        .I1(display_cl_swap),
        .I2(display_width[2]),
        .O(vid_ram_line_done0_carry_i_14_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    vid_ram_line_done0_carry_i_15
       (.I0(display_width[1]),
        .I1(display_height[1]),
        .I2(display_width[0]),
        .I3(display_cl_swap),
        .I4(display_height[0]),
        .O(vid_ram_line_done0_carry_i_15_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFAEEEEFFFA)) 
    vid_ram_line_done0_carry_i_16
       (.I0(vid_ram_line_done0_carry_i_12_n_0),
        .I1(display_height[1]),
        .I2(display_width[1]),
        .I3(display_width[2]),
        .I4(display_cl_swap),
        .I5(display_height[2]),
        .O(vid_ram_line_done0_carry_i_16_n_0));
  LUT5 #(
    .INIT(32'h088CCEE0)) 
    vid_ram_line_done0_carry_i_1__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [6]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [7]),
        .I2(\ogfx_reg_inst/vid_ram1_width [6]),
        .I3(vid_ram_line_done0_carry_i_9__0_n_0),
        .I4(\ogfx_reg_inst/vid_ram1_width [7]),
        .O(vid_ram_line_done0_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h00000000AAA65559)) 
    vid_ram_line_done0_carry_i_1__1
       (.I0(\ogfx_gpu_inst/cfg_rec_width [8]),
        .I1(vid_ram_line_done0_carry_i_4__2_n_0),
        .I2(\ogfx_gpu_inst/cfg_rec_width [6]),
        .I3(\ogfx_gpu_inst/cfg_rec_width [7]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [8]),
        .I5(vid_ram_line_done0_carry_i_4__1_n_0),
        .O(vid_ram_line_done0_carry_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h00000000AAA65559)) 
    vid_ram_line_done0_carry_i_1__2
       (.I0(\ogfx_gpu_inst/cfg_rec_width [8]),
        .I1(vid_ram_line_done0_carry_i_4__2_n_0),
        .I2(\ogfx_gpu_inst/cfg_rec_width [6]),
        .I3(\ogfx_gpu_inst/cfg_rec_width [7]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [8]),
        .I5(vid_ram_line_done0_carry_i_5__1_n_0),
        .O(vid_ram_line_done0_carry_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h4110000800044110)) 
    vid_ram_line_done0_carry_i_1__3
       (.I0(vid_ram_line_done0_carry_i_4__3_n_0),
        .I1(\ogfx_backend_inst/vid_ram_column_count [6]),
        .I2(vid_ram_line_done0_carry_i_5__2_n_0),
        .I3(vid_ram_line_done0_carry_i_6__1_n_0),
        .I4(vid_ram_line_done0_carry_i_7__1_n_0),
        .I5(\ogfx_backend_inst/vid_ram_column_count [7]),
        .O(vid_ram_line_done0_carry_i_1__3_n_0));
  LUT5 #(
    .INIT(32'h088CCEE0)) 
    vid_ram_line_done0_carry_i_2
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [4]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [5]),
        .I2(\ogfx_reg_inst/vid_ram0_width [4]),
        .I3(vid_ram_line_done0_carry_i_10_n_0),
        .I4(\ogfx_reg_inst/vid_ram0_width [5]),
        .O(vid_ram_line_done0_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'h088CCEE0)) 
    vid_ram_line_done0_carry_i_2__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [4]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [5]),
        .I2(\ogfx_reg_inst/vid_ram1_width [4]),
        .I3(vid_ram_line_done0_carry_i_10__0_n_0),
        .I4(\ogfx_reg_inst/vid_ram1_width [5]),
        .O(vid_ram_line_done0_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    vid_ram_line_done0_carry_i_2__1
       (.I0(vid_ram_line_done0_carry_i_6__2_n_0),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [5]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [4]),
        .I3(vid_ram_line_done0_carry_i_7__2_n_0),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [3]),
        .I5(vid_ram_line_done0_carry_i_8__2_n_0),
        .O(vid_ram_line_done0_carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    vid_ram_line_done0_carry_i_2__2
       (.I0(vid_ram_line_done0_carry_i_6__2_n_0),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [5]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [4]),
        .I3(vid_ram_line_done0_carry_i_7__2_n_0),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [3]),
        .I5(vid_ram_line_done0_carry_i_8__2_n_0),
        .O(vid_ram_line_done0_carry_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h0000000090090960)) 
    vid_ram_line_done0_carry_i_2__3
       (.I0(vid_ram_line_done0_carry_i_8__1_n_0),
        .I1(\ogfx_backend_inst/vid_ram_column_count [5]),
        .I2(\ogfx_backend_inst/vid_ram_column_count [4]),
        .I3(vid_ram_line_done0_carry_i_9__1_n_0),
        .I4(vid_ram_line_done0_carry_i_10__1_n_0),
        .I5(vid_ram_line_done0_carry_i_11_n_0),
        .O(vid_ram_line_done0_carry_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h0808088CCECECEE0)) 
    vid_ram_line_done0_carry_i_3
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [2]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [3]),
        .I2(\ogfx_reg_inst/vid_ram0_width [2]),
        .I3(\ogfx_reg_inst/vid_ram0_width [0]),
        .I4(\ogfx_reg_inst/vid_ram0_width [1]),
        .I5(\ogfx_reg_inst/vid_ram0_width [3]),
        .O(vid_ram_line_done0_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h0808088CCECECEE0)) 
    vid_ram_line_done0_carry_i_3__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [2]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [3]),
        .I2(\ogfx_reg_inst/vid_ram1_width [2]),
        .I3(\ogfx_reg_inst/vid_ram1_width [0]),
        .I4(\ogfx_reg_inst/vid_ram1_width [1]),
        .I5(\ogfx_reg_inst/vid_ram1_width [3]),
        .O(vid_ram_line_done0_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0090090006000090)) 
    vid_ram_line_done0_carry_i_3__1
       (.I0(\ogfx_gpu_inst/cfg_rec_width [2]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [2]),
        .I2(\ogfx_gpu_inst/cfg_rec_width [0]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [0]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [1]),
        .I5(\ogfx_gpu_inst/cfg_rec_width [1]),
        .O(vid_ram_line_done0_carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h0090090006000090)) 
    vid_ram_line_done0_carry_i_3__2
       (.I0(\ogfx_gpu_inst/cfg_rec_width [2]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [2]),
        .I2(\ogfx_gpu_inst/cfg_rec_width [0]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [0]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [1]),
        .I5(\ogfx_gpu_inst/cfg_rec_width [1]),
        .O(vid_ram_line_done0_carry_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h4210000800084210)) 
    vid_ram_line_done0_carry_i_3__3
       (.I0(\ogfx_backend_inst/vid_ram_column_count [0]),
        .I1(\ogfx_backend_inst/vid_ram_column_count [1]),
        .I2(vid_ram_line_done0_carry_i_12_n_0),
        .I3(vid_ram_line_done0_carry_i_13_n_0),
        .I4(\ogfx_backend_inst/vid_ram_column_count [2]),
        .I5(vid_ram_line_done0_carry_i_14_n_0),
        .O(vid_ram_line_done0_carry_i_3__3_n_0));
  LUT4 #(
    .INIT(16'h8CE0)) 
    vid_ram_line_done0_carry_i_4
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [0]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [1]),
        .I2(\ogfx_reg_inst/vid_ram0_width [0]),
        .I3(\ogfx_reg_inst/vid_ram0_width [1]),
        .O(vid_ram_line_done0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h8CE0)) 
    vid_ram_line_done0_carry_i_4__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [0]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [1]),
        .I2(\ogfx_reg_inst/vid_ram1_width [0]),
        .I3(\ogfx_reg_inst/vid_ram1_width [1]),
        .O(vid_ram_line_done0_carry_i_4__0_n_0));
  LUT5 #(
    .INIT(32'hF96F6FF6)) 
    vid_ram_line_done0_carry_i_4__1
       (.I0(\ogfx_gpu_inst/cfg_rec_width [7]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [7]),
        .I2(\ogfx_gpu_inst/cfg_rec_width [6]),
        .I3(vid_ram_line_done0_carry_i_4__2_n_0),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/vid_ram_column_count [6]),
        .O(vid_ram_line_done0_carry_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vid_ram_line_done0_carry_i_4__2
       (.I0(\ogfx_gpu_inst/cfg_rec_width [4]),
        .I1(\ogfx_gpu_inst/cfg_rec_width [2]),
        .I2(\ogfx_gpu_inst/cfg_rec_width [1]),
        .I3(\ogfx_gpu_inst/cfg_rec_width [0]),
        .I4(\ogfx_gpu_inst/cfg_rec_width [3]),
        .I5(\ogfx_gpu_inst/cfg_rec_width [5]),
        .O(vid_ram_line_done0_carry_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    vid_ram_line_done0_carry_i_4__3
       (.I0(\ogfx_backend_inst/vid_ram_column_count [8]),
        .I1(display_width[8]),
        .I2(display_cl_swap),
        .I3(display_height[8]),
        .O(vid_ram_line_done0_carry_i_4__3_n_0));
  LUT5 #(
    .INIT(32'h84422118)) 
    vid_ram_line_done0_carry_i_5
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [6]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [7]),
        .I2(\ogfx_reg_inst/vid_ram0_width [6]),
        .I3(vid_ram_line_done0_carry_i_9_n_0),
        .I4(\ogfx_reg_inst/vid_ram0_width [7]),
        .O(vid_ram_line_done0_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h84422118)) 
    vid_ram_line_done0_carry_i_5__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [6]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [7]),
        .I2(\ogfx_reg_inst/vid_ram1_width [6]),
        .I3(vid_ram_line_done0_carry_i_9__0_n_0),
        .I4(\ogfx_reg_inst/vid_ram1_width [7]),
        .O(vid_ram_line_done0_carry_i_5__0_n_0));
  LUT5 #(
    .INIT(32'hBD7BE7DE)) 
    vid_ram_line_done0_carry_i_5__1
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [6]),
        .I1(\ogfx_gpu_inst/cfg_rec_width [7]),
        .I2(\ogfx_gpu_inst/cfg_rec_width [6]),
        .I3(vid_ram_line_done0_carry_i_4__2_n_0),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/vid_ram_column_count [7]),
        .O(vid_ram_line_done0_carry_i_5__1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    vid_ram_line_done0_carry_i_5__2
       (.I0(display_height[6]),
        .I1(display_cl_swap),
        .I2(display_width[6]),
        .O(vid_ram_line_done0_carry_i_5__2_n_0));
  LUT5 #(
    .INIT(32'h84422118)) 
    vid_ram_line_done0_carry_i_6
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [4]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [5]),
        .I2(\ogfx_reg_inst/vid_ram0_width [4]),
        .I3(vid_ram_line_done0_carry_i_10_n_0),
        .I4(\ogfx_reg_inst/vid_ram0_width [5]),
        .O(vid_ram_line_done0_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h84422118)) 
    vid_ram_line_done0_carry_i_6__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [4]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [5]),
        .I2(\ogfx_reg_inst/vid_ram1_width [4]),
        .I3(vid_ram_line_done0_carry_i_10__0_n_0),
        .I4(\ogfx_reg_inst/vid_ram1_width [5]),
        .O(vid_ram_line_done0_carry_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFAFFFC)) 
    vid_ram_line_done0_carry_i_6__1
       (.I0(display_height[4]),
        .I1(display_width[4]),
        .I2(vid_ram_line_done0_carry_i_10__1_n_0),
        .I3(display_width[5]),
        .I4(display_cl_swap),
        .I5(display_height[5]),
        .O(vid_ram_line_done0_carry_i_6__1_n_0));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    vid_ram_line_done0_carry_i_6__2
       (.I0(\ogfx_gpu_inst/cfg_rec_width [5]),
        .I1(\ogfx_gpu_inst/cfg_rec_width [4]),
        .I2(\ogfx_gpu_inst/cfg_rec_width [2]),
        .I3(\ogfx_gpu_inst/cfg_rec_width [1]),
        .I4(\ogfx_gpu_inst/cfg_rec_width [0]),
        .I5(\ogfx_gpu_inst/cfg_rec_width [3]),
        .O(vid_ram_line_done0_carry_i_6__2_n_0));
  LUT6 #(
    .INIT(64'h8484844221212118)) 
    vid_ram_line_done0_carry_i_7
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [2]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [3]),
        .I2(\ogfx_reg_inst/vid_ram0_width [2]),
        .I3(\ogfx_reg_inst/vid_ram0_width [0]),
        .I4(\ogfx_reg_inst/vid_ram0_width [1]),
        .I5(\ogfx_reg_inst/vid_ram0_width [3]),
        .O(vid_ram_line_done0_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h8484844221212118)) 
    vid_ram_line_done0_carry_i_7__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [2]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [3]),
        .I2(\ogfx_reg_inst/vid_ram1_width [2]),
        .I3(\ogfx_reg_inst/vid_ram1_width [0]),
        .I4(\ogfx_reg_inst/vid_ram1_width [1]),
        .I5(\ogfx_reg_inst/vid_ram1_width [3]),
        .O(vid_ram_line_done0_carry_i_7__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    vid_ram_line_done0_carry_i_7__1
       (.I0(display_height[7]),
        .I1(display_cl_swap),
        .I2(display_width[7]),
        .O(vid_ram_line_done0_carry_i_7__1_n_0));
  LUT5 #(
    .INIT(32'h55555556)) 
    vid_ram_line_done0_carry_i_7__2
       (.I0(\ogfx_gpu_inst/cfg_rec_width [4]),
        .I1(\ogfx_gpu_inst/cfg_rec_width [3]),
        .I2(\ogfx_gpu_inst/cfg_rec_width [0]),
        .I3(\ogfx_gpu_inst/cfg_rec_width [1]),
        .I4(\ogfx_gpu_inst/cfg_rec_width [2]),
        .O(vid_ram_line_done0_carry_i_7__2_n_0));
  LUT4 #(
    .INIT(16'h4218)) 
    vid_ram_line_done0_carry_i_8
       (.I0(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [0]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram0_if_inst/vid_ram_column_count [1]),
        .I2(\ogfx_reg_inst/vid_ram0_width [0]),
        .I3(\ogfx_reg_inst/vid_ram0_width [1]),
        .O(vid_ram_line_done0_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h4218)) 
    vid_ram_line_done0_carry_i_8__0
       (.I0(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [0]),
        .I1(\ogfx_reg_inst/ogfx_reg_vram1_if_inst/vid_ram_column_count [1]),
        .I2(\ogfx_reg_inst/vid_ram1_width [0]),
        .I3(\ogfx_reg_inst/vid_ram1_width [1]),
        .O(vid_ram_line_done0_carry_i_8__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    vid_ram_line_done0_carry_i_8__1
       (.I0(display_height[5]),
        .I1(display_cl_swap),
        .I2(display_width[5]),
        .O(vid_ram_line_done0_carry_i_8__1_n_0));
  LUT4 #(
    .INIT(16'h5556)) 
    vid_ram_line_done0_carry_i_8__2
       (.I0(\ogfx_gpu_inst/cfg_rec_width [3]),
        .I1(\ogfx_gpu_inst/cfg_rec_width [2]),
        .I2(\ogfx_gpu_inst/cfg_rec_width [1]),
        .I3(\ogfx_gpu_inst/cfg_rec_width [0]),
        .O(vid_ram_line_done0_carry_i_8__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    vid_ram_line_done0_carry_i_9
       (.I0(\ogfx_reg_inst/vid_ram0_width [4]),
        .I1(\ogfx_reg_inst/vid_ram0_width [2]),
        .I2(\ogfx_reg_inst/vid_ram0_width [0]),
        .I3(\ogfx_reg_inst/vid_ram0_width [1]),
        .I4(\ogfx_reg_inst/vid_ram0_width [3]),
        .I5(\ogfx_reg_inst/vid_ram0_width [5]),
        .O(vid_ram_line_done0_carry_i_9_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    vid_ram_line_done0_carry_i_9__0
       (.I0(\ogfx_reg_inst/vid_ram1_width [4]),
        .I1(\ogfx_reg_inst/vid_ram1_width [2]),
        .I2(\ogfx_reg_inst/vid_ram1_width [0]),
        .I3(\ogfx_reg_inst/vid_ram1_width [1]),
        .I4(\ogfx_reg_inst/vid_ram1_width [3]),
        .I5(\ogfx_reg_inst/vid_ram1_width [5]),
        .O(vid_ram_line_done0_carry_i_9__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    vid_ram_line_done0_carry_i_9__1
       (.I0(display_height[4]),
        .I1(display_cl_swap),
        .I2(display_width[4]),
        .O(vid_ram_line_done0_carry_i_9__1_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_pixel_addr[0]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [0]),
        .I1(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[0] ),
        .O(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [0]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_pixel_addr[10]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [10]),
        .I1(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[10] ),
        .O(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [10]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_pixel_addr[11]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [11]),
        .I1(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[11] ),
        .O(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [11]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_pixel_addr[12]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [12]),
        .I1(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[12] ),
        .O(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [12]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_pixel_addr[13]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [13]),
        .I1(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[13] ),
        .O(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [13]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_pixel_addr[14]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [14]),
        .I1(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[14] ),
        .O(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [14]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_pixel_addr[15]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [15]),
        .I1(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[15] ),
        .O(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [15]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_pixel_addr[16]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [16]),
        .I1(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[16] ),
        .O(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [16]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_pixel_addr[17]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [17]),
        .I1(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[17] ),
        .O(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [17]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_pixel_addr[18]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [18]),
        .I1(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[18] ),
        .O(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [18]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_pixel_addr[19]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [19]),
        .I1(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[19] ),
        .O(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [19]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_pixel_addr[1]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [1]),
        .I1(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[1] ),
        .O(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_pixel_addr[20]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [20]),
        .I1(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[20] ),
        .O(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [20]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_pixel_addr[2]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [2]),
        .I1(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[2] ),
        .O(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_pixel_addr[3]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [3]),
        .I1(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[3] ),
        .O(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [3]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_pixel_addr[4]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [4]),
        .I1(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[4] ),
        .O(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [4]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_pixel_addr[5]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [5]),
        .I1(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[5] ),
        .O(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [5]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_pixel_addr[6]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [6]),
        .I1(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[6] ),
        .O(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [6]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_pixel_addr[7]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [7]),
        .I1(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[7] ),
        .O(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [7]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_pixel_addr[8]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [8]),
        .I1(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[8] ),
        .O(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [8]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vid_ram_pixel_addr[9]_i_1 
       (.I0(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/next_addr [9]),
        .I1(\vid_ram_column_count[8]_i_1__3_n_0 ),
        .I2(\ogfx_backend_inst/ogfx_backend_frame_fifo_inst/vid_ram_pixel_addr_reg_n_0_[9] ),
        .O(\ogfx_backend_inst/vid_ram_pixel_addr_nxt [9]));
  OBUF vid_ram_wen_o_OBUF_inst
       (.I(vid_ram_wen_o_OBUF),
        .O(vid_ram_wen_o));
  LUT6 #(
    .INIT(64'h00F1F1F1F1F1F1F1)) 
    vid_ram_wen_o_OBUF_inst_i_1
       (.I0(\ogfx_reg_inst/vid_ram0_we ),
        .I1(\ogfx_reg_inst/vid_ram1_we ),
        .I2(vid_ram_sw_cen),
        .I3(vid_ram_gpu_dout_rdy_nxt),
        .I4(vid_ram_wen_o_OBUF_inst_i_4_n_0),
        .I5(vid_ram_wen_o_OBUF_inst_i_5_n_0),
        .O(vid_ram_wen_o_OBUF));
  LUT2 #(
    .INIT(4'h1)) 
    vid_ram_wen_o_OBUF_inst_i_2
       (.I0(\ogfx_reg_inst/vid_ram0_ce ),
        .I1(\ogfx_reg_inst/vid_ram1_ce ),
        .O(vid_ram_sw_cen));
  LUT6 #(
    .INIT(64'h088808080AAA0A0A)) 
    vid_ram_wen_o_OBUF_inst_i_3
       (.I0(vid_ram_sw_cen),
        .I1(vid_ram_refr_cen),
        .I2(\vid_ram_data_sel[3]_i_3_n_0 ),
        .I3(vid_ram_dout_ready_i_3_n_0),
        .I4(vid_ram_wen_o_OBUF_inst_i_4_n_0),
        .I5(\ogfx_ram_arbiter_inst/gpu_is_last_owner ),
        .O(vid_ram_gpu_dout_rdy_nxt));
  LUT6 #(
    .INIT(64'h4445555555555555)) 
    vid_ram_wen_o_OBUF_inst_i_4
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/pixel_is_transparent_reg_reg_n_0 ),
        .I1(\FSM_onehot_gpu_state[2]_i_4_n_0 ),
        .I2(\ogfx_gpu_inst/exec_fill ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_ready ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/pixel_is_transparent_nxt0 ),
        .I5(vid_ram_wen_o_OBUF_inst_i_6_n_0),
        .O(vid_ram_wen_o_OBUF_inst_i_4_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    vid_ram_wen_o_OBUF_inst_i_5
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .O(vid_ram_wen_o_OBUF_inst_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFF888088808880)) 
    vid_ram_wen_o_OBUF_inst_i_6
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/src_data_ready ),
        .I5(\ogfx_gpu_inst/exec_copy_trans ),
        .O(vid_ram_wen_o_OBUF_inst_i_6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    \vid_ram_width[0]_i_1 
       (.I0(per_din_i_IBUF[0]),
        .I1(\ogfx_reg_inst/display_w_h_nxt1 ),
        .O(\ogfx_reg_inst/display_w_h_nxt ));
  LUT2 #(
    .INIT(4'h8)) 
    \vid_ram_width[1]_i_1 
       (.I0(\ogfx_reg_inst/display_w_h_nxt1 ),
        .I1(per_din_i_IBUF[1]),
        .O(\vid_ram_width[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \vid_ram_width[2]_i_1 
       (.I0(\ogfx_reg_inst/display_w_h_nxt1 ),
        .I1(per_din_i_IBUF[2]),
        .O(\vid_ram_width[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \vid_ram_width[3]_i_1 
       (.I0(\ogfx_reg_inst/display_w_h_nxt1 ),
        .I1(per_din_i_IBUF[3]),
        .O(\vid_ram_width[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \vid_ram_width[4]_i_1 
       (.I0(\ogfx_reg_inst/display_w_h_nxt1 ),
        .I1(per_din_i_IBUF[4]),
        .O(\vid_ram_width[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \vid_ram_width[5]_i_1 
       (.I0(\ogfx_reg_inst/display_w_h_nxt1 ),
        .I1(per_din_i_IBUF[5]),
        .O(\vid_ram_width[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \vid_ram_width[6]_i_1 
       (.I0(\ogfx_reg_inst/display_w_h_nxt1 ),
        .I1(per_din_i_IBUF[6]),
        .O(\vid_ram_width[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \vid_ram_width[7]_i_1 
       (.I0(\ogfx_reg_inst/display_w_h_nxt1 ),
        .I1(per_din_i_IBUF[7]),
        .O(\vid_ram_width[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \vid_ram_width[8]_i_1 
       (.I0(\ogfx_reg_inst/reg_dec [98]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .O(\vid_ram_width[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \vid_ram_width[8]_i_1__0 
       (.I0(\ogfx_reg_inst/reg_dec [82]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .O(\vid_ram_width[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \vid_ram_width[8]_i_2 
       (.I0(per_addr_i_IBUF[3]),
        .I1(per_addr_i_IBUF[2]),
        .I2(per_addr_i_IBUF[5]),
        .I3(per_addr_i_IBUF[0]),
        .I4(per_addr_i_IBUF[4]),
        .I5(per_addr_i_IBUF[1]),
        .O(\ogfx_reg_inst/reg_dec [98]));
  LUT2 #(
    .INIT(4'h8)) 
    \vid_ram_width[8]_i_2__0 
       (.I0(\ogfx_reg_inst/display_w_h_nxt1 ),
        .I1(per_din_i_IBUF[8]),
        .O(\vid_ram_width[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \vid_ram_width[8]_i_3 
       (.I0(per_addr_i_IBUF[2]),
        .I1(per_addr_i_IBUF[0]),
        .I2(per_addr_i_IBUF[4]),
        .I3(per_addr_i_IBUF[5]),
        .I4(per_addr_i_IBUF[3]),
        .I5(per_addr_i_IBUF[1]),
        .O(\ogfx_reg_inst/reg_dec [82]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vid_ram_width[8]_i_4 
       (.I0(per_din_i_IBUF[0]),
        .I1(\vid_ram_width[8]_i_5_n_0 ),
        .I2(per_din_i_IBUF[2]),
        .I3(per_din_i_IBUF[1]),
        .I4(per_din_i_IBUF[4]),
        .I5(per_din_i_IBUF[3]),
        .O(\ogfx_reg_inst/display_w_h_nxt1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vid_ram_width[8]_i_5 
       (.I0(per_din_i_IBUF[6]),
        .I1(per_din_i_IBUF[5]),
        .I2(per_din_i_IBUF[8]),
        .I3(per_din_i_IBUF[7]),
        .O(\vid_ram_width[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    vid_ram_win_cl_swap_i_1
       (.I0(\ogfx_reg_inst/reg_dec [96]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .O(vid_ram_win_cl_swap_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vid_ram_win_cl_swap_i_1__0
       (.I0(\ogfx_reg_inst/reg_dec [80]),
        .I1(lut_ram_wen_o_OBUF_inst_i_3_n_0),
        .O(vid_ram_win_cl_swap_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    vid_ram_win_cl_swap_i_2
       (.I0(per_addr_i_IBUF[3]),
        .I1(per_addr_i_IBUF[2]),
        .I2(per_addr_i_IBUF[5]),
        .I3(per_addr_i_IBUF[0]),
        .I4(per_addr_i_IBUF[4]),
        .I5(per_addr_i_IBUF[1]),
        .O(\ogfx_reg_inst/reg_dec [80]));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    vid_ram_win_cl_swap_i_2__0
       (.I0(per_addr_i_IBUF[3]),
        .I1(per_addr_i_IBUF[4]),
        .I2(per_addr_i_IBUF[0]),
        .I3(per_addr_i_IBUF[5]),
        .I4(per_addr_i_IBUF[2]),
        .I5(per_addr_i_IBUF[1]),
        .O(\ogfx_reg_inst/reg_dec [96]));
  LUT6 #(
    .INIT(64'hFFFFAAFE0000AA02)) 
    \vram_dst_addr[0]_i_2 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [0]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I2(\FSM_sequential_dma_state[1]_i_6_n_0 ),
        .I3(\vram_src_addr[3]_i_4_n_0 ),
        .I4(\vid_ram_column_count[8]_i_5_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [0]),
        .O(\vram_dst_addr[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \vram_dst_addr[0]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [0]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .O(\vram_dst_addr[0]_i_3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_dst_addr[10]_i_1 
       (.I0(\vram_dst_addr[10]_i_2_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [10]),
        .I3(\vid_ram_column_count[8]_i_1__2_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [10]),
        .O(\vram_dst_addr[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
    \vram_dst_addr[10]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [9]),
        .I4(\vram_dst_addr[10]_i_3_n_0 ),
        .I5(\vram_dst_addr[10]_i_4_n_0 ),
        .O(\vram_dst_addr[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAC0AA00)) 
    \vram_dst_addr[10]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [6]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [7]),
        .O(\vram_dst_addr[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00320002)) 
    \vram_dst_addr[10]_i_4 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [10]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [8]),
        .O(\vram_dst_addr[10]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_dst_addr[11]_i_1 
       (.I0(\vram_dst_addr[11]_i_2_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [11]),
        .I3(\vid_ram_column_count[8]_i_1__2_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [11]),
        .O(\vram_dst_addr[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
    \vram_dst_addr[11]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [10]),
        .I4(\vram_dst_addr[11]_i_3_n_0 ),
        .I5(\vram_dst_addr[11]_i_4_n_0 ),
        .O(\vram_dst_addr[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08030800)) 
    \vram_dst_addr[11]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [8]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [11]),
        .O(\vram_dst_addr[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF004040)) 
    \vram_dst_addr[11]_i_4 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [9]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [7]),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .O(\vram_dst_addr[11]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_dst_addr[12]_i_1 
       (.I0(\vram_dst_addr[12]_i_2_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [12]),
        .I3(\vid_ram_column_count[8]_i_1__2_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [12]),
        .O(\vram_dst_addr[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0800)) 
    \vram_dst_addr[12]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [9]),
        .I4(\vram_dst_addr[12]_i_3_n_0 ),
        .I5(\vram_dst_addr[12]_i_4_n_0 ),
        .O(\vram_dst_addr[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A3A0A0)) 
    \vram_dst_addr[12]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [8]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [12]),
        .O(\vram_dst_addr[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h03080008)) 
    \vram_dst_addr[12]_i_4 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [10]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [11]),
        .O(\vram_dst_addr[12]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_dst_addr[13]_i_1 
       (.I0(\vram_dst_addr[13]_i_2_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [13]),
        .I3(\vid_ram_column_count[8]_i_1__2_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [13]),
        .O(\vram_dst_addr[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
    \vram_dst_addr[13]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [12]),
        .I4(\vram_dst_addr[13]_i_3_n_0 ),
        .I5(\vram_dst_addr[13]_i_4_n_0 ),
        .O(\vram_dst_addr[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08030800)) 
    \vram_dst_addr[13]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [10]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [13]),
        .O(\vram_dst_addr[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF004040)) 
    \vram_dst_addr[13]_i_4 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [11]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [9]),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .O(\vram_dst_addr[13]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_dst_addr[14]_i_1 
       (.I0(\vram_dst_addr[14]_i_2_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [14]),
        .I3(\vid_ram_column_count[8]_i_1__2_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [14]),
        .O(\vram_dst_addr[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0400)) 
    \vram_dst_addr[14]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [12]),
        .I4(\vram_dst_addr[14]_i_3_n_0 ),
        .I5(\vram_dst_addr[14]_i_4_n_0 ),
        .O(\vram_dst_addr[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h03020002)) 
    \vram_dst_addr[14]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [14]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [13]),
        .O(\vram_dst_addr[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF008080)) 
    \vram_dst_addr[14]_i_4 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [11]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [10]),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .O(\vram_dst_addr[14]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_dst_addr[15]_i_1 
       (.I0(\vram_dst_addr[15]_i_2_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [15]),
        .I3(\vid_ram_column_count[8]_i_1__2_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [15]),
        .O(\vram_dst_addr[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
    \vram_dst_addr[15]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [14]),
        .I4(\vram_dst_addr[15]_i_3_n_0 ),
        .I5(\vram_dst_addr[15]_i_4_n_0 ),
        .O(\vram_dst_addr[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08030800)) 
    \vram_dst_addr[15]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [12]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [15]),
        .O(\vram_dst_addr[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF004040)) 
    \vram_dst_addr[15]_i_4 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [13]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [11]),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .O(\vram_dst_addr[15]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_dst_addr[16]_i_1 
       (.I0(\vram_dst_addr[16]_i_2_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [16]),
        .I3(\vid_ram_column_count[8]_i_1__2_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [16]),
        .O(\vram_dst_addr[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0800)) 
    \vram_dst_addr[16]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [13]),
        .I4(\vram_dst_addr[16]_i_3_n_0 ),
        .I5(\vram_dst_addr[16]_i_4_n_0 ),
        .O(\vram_dst_addr[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h03080008)) 
    \vram_dst_addr[16]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [14]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [15]),
        .O(\vram_dst_addr[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA0A3A0A0)) 
    \vram_dst_addr[16]_i_4 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [12]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [16]),
        .O(\vram_dst_addr[16]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_dst_addr[17]_i_1 
       (.I0(\vram_dst_addr[17]_i_2_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [17]),
        .I3(\vid_ram_column_count[8]_i_1__2_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [17]),
        .O(\vram_dst_addr[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0100)) 
    \vram_dst_addr[17]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [17]),
        .I4(\vram_dst_addr[17]_i_3_n_0 ),
        .I5(\vram_dst_addr[17]_i_4_n_0 ),
        .O(\vram_dst_addr[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0B000800)) 
    \vram_dst_addr[17]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [14]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [16]),
        .O(\vram_dst_addr[17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF004040)) 
    \vram_dst_addr[17]_i_4 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [15]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [13]),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .O(\vram_dst_addr[17]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_dst_addr[18]_i_1 
       (.I0(\vram_dst_addr[18]_i_2_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [18]),
        .I3(\vid_ram_column_count[8]_i_1__2_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [18]),
        .O(\vram_dst_addr[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
    \vram_dst_addr[18]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [17]),
        .I4(\vram_dst_addr[18]_i_3_n_0 ),
        .I5(\vram_dst_addr[18]_i_4_n_0 ),
        .O(\vram_dst_addr[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00E00020)) 
    \vram_dst_addr[18]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [16]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [15]),
        .O(\vram_dst_addr[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA0A3A0A0)) 
    \vram_dst_addr[18]_i_4 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [14]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [18]),
        .O(\vram_dst_addr[18]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_dst_addr[19]_i_1 
       (.I0(\vram_dst_addr[19]_i_2_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [19]),
        .I3(\vid_ram_column_count[8]_i_1__2_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [19]),
        .O(\vram_dst_addr[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
    \vram_dst_addr[19]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [18]),
        .I4(\vram_dst_addr[19]_i_3_n_0 ),
        .I5(\vram_dst_addr[19]_i_4_n_0 ),
        .O(\vram_dst_addr[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \vram_dst_addr[19]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [16]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [17]),
        .O(\vram_dst_addr[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA0A3A0A0)) 
    \vram_dst_addr[19]_i_4 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [15]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [19]),
        .O(\vram_dst_addr[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAFE0000AA02)) 
    \vram_dst_addr[1]_i_2 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [1]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I2(\FSM_sequential_dma_state[1]_i_6_n_0 ),
        .I3(\vram_src_addr[3]_i_4_n_0 ),
        .I4(\vid_ram_column_count[8]_i_5_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [1]),
        .O(\vram_dst_addr[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h02030200)) 
    \vram_dst_addr[1]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [0]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [1]),
        .O(\vram_dst_addr[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFE00FFFF)) 
    \vram_dst_addr[20]_i_1 
       (.I0(\ogfx_gpu_inst/exec_fill ),
        .I1(\ogfx_gpu_inst/exec_copy ),
        .I2(\ogfx_gpu_inst/exec_copy_trans ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in14_in ),
        .I4(\vram_src_mask[15]_i_4_n_0 ),
        .O(\vram_dst_addr[20]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_dst_addr[20]_i_2 
       (.I0(\vram_dst_addr[20]_i_3_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [20]),
        .I3(\vid_ram_column_count[8]_i_1__2_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [20]),
        .O(\vram_dst_addr[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
    \vram_dst_addr[20]_i_3 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [19]),
        .I4(\vram_dst_addr[20]_i_4_n_0 ),
        .I5(\vram_dst_addr[20]_i_5_n_0 ),
        .O(\vram_dst_addr[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00E00020)) 
    \vram_dst_addr[20]_i_4 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [18]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [17]),
        .O(\vram_dst_addr[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA0A3A0A0)) 
    \vram_dst_addr[20]_i_5 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [16]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [20]),
        .O(\vram_dst_addr[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAFE0000AA02)) 
    \vram_dst_addr[2]_i_2 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [2]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I2(\FSM_sequential_dma_state[1]_i_6_n_0 ),
        .I3(\vram_src_addr[3]_i_4_n_0 ),
        .I4(\vid_ram_column_count[8]_i_5_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [2]),
        .O(\vram_dst_addr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000C00AF000C00A0)) 
    \vram_dst_addr[2]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [0]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [1]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [2]),
        .O(\vram_dst_addr[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAFE0000AA02)) 
    \vram_dst_addr[3]_i_2 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [3]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I2(\FSM_sequential_dma_state[1]_i_6_n_0 ),
        .I3(\vram_src_addr[3]_i_4_n_0 ),
        .I4(\vid_ram_column_count[8]_i_5_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [3]),
        .O(\vram_dst_addr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20032000)) 
    \vram_dst_addr[3]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [0]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [3]),
        .I5(\vram_dst_addr[3]_i_4_n_0 ),
        .O(\vram_dst_addr[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h03080008)) 
    \vram_dst_addr[3]_i_4 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [1]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [2]),
        .O(\vram_dst_addr[3]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_dst_addr[4]_i_1 
       (.I0(\vram_dst_addr[4]_i_2_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [4]),
        .I3(\vid_ram_column_count[8]_i_1__2_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [4]),
        .O(\vram_dst_addr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0400)) 
    \vram_dst_addr[4]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [2]),
        .I4(\vram_dst_addr[4]_i_3_n_0 ),
        .I5(\vram_dst_addr[4]_i_4_n_0 ),
        .O(\vram_dst_addr[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h03020002)) 
    \vram_dst_addr[4]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [4]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [3]),
        .O(\vram_dst_addr[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF008080)) 
    \vram_dst_addr[4]_i_4 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [1]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [0]),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .O(\vram_dst_addr[4]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_dst_addr[5]_i_1 
       (.I0(\vram_dst_addr[5]_i_2_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [5]),
        .I3(\vid_ram_column_count[8]_i_1__2_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [5]),
        .O(\vram_dst_addr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
    \vram_dst_addr[5]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [4]),
        .I4(\vram_dst_addr[5]_i_3_n_0 ),
        .I5(\vram_dst_addr[5]_i_4_n_0 ),
        .O(\vram_dst_addr[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08030800)) 
    \vram_dst_addr[5]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [2]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [5]),
        .O(\vram_dst_addr[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF004040)) 
    \vram_dst_addr[5]_i_4 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [3]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [1]),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .O(\vram_dst_addr[5]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_dst_addr[6]_i_1 
       (.I0(\vram_dst_addr[6]_i_2_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [6]),
        .I3(\vid_ram_column_count[8]_i_1__2_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [6]),
        .O(\vram_dst_addr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0400)) 
    \vram_dst_addr[6]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [4]),
        .I4(\vram_dst_addr[6]_i_3_n_0 ),
        .I5(\vram_dst_addr[6]_i_4_n_0 ),
        .O(\vram_dst_addr[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAC0AA00)) 
    \vram_dst_addr[6]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [2]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [3]),
        .O(\vram_dst_addr[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h03020002)) 
    \vram_dst_addr[6]_i_4 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [6]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [5]),
        .O(\vram_dst_addr[6]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_dst_addr[7]_i_1 
       (.I0(\vram_dst_addr[7]_i_2_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [7]),
        .I3(\vid_ram_column_count[8]_i_1__2_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [7]),
        .O(\vram_dst_addr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
    \vram_dst_addr[7]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [6]),
        .I4(\vram_dst_addr[7]_i_3_n_0 ),
        .I5(\vram_dst_addr[7]_i_4_n_0 ),
        .O(\vram_dst_addr[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08030800)) 
    \vram_dst_addr[7]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [4]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [7]),
        .O(\vram_dst_addr[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF004040)) 
    \vram_dst_addr[7]_i_4 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [5]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [3]),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .O(\vram_dst_addr[7]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_dst_addr[8]_i_1 
       (.I0(\vram_dst_addr[8]_i_2_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [8]),
        .I3(\vid_ram_column_count[8]_i_1__2_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [8]),
        .O(\vram_dst_addr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0400)) 
    \vram_dst_addr[8]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [6]),
        .I4(\vram_dst_addr[8]_i_3_n_0 ),
        .I5(\vram_dst_addr[8]_i_4_n_0 ),
        .O(\vram_dst_addr[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h03020002)) 
    \vram_dst_addr[8]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [8]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [7]),
        .O(\vram_dst_addr[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF008080)) 
    \vram_dst_addr[8]_i_4 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [5]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [4]),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .O(\vram_dst_addr[8]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_dst_addr[9]_i_1 
       (.I0(\vram_dst_addr[9]_i_2_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_addr [9]),
        .I3(\vid_ram_column_count[8]_i_1__2_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_dst_addr_inst/next_addr [9]),
        .O(\vram_dst_addr[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0400)) 
    \vram_dst_addr[9]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [7]),
        .I4(\vram_dst_addr[9]_i_3_n_0 ),
        .I5(\vram_dst_addr[9]_i_4_n_0 ),
        .O(\vram_dst_addr[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h03020002)) 
    \vram_dst_addr[9]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [9]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [8]),
        .O(\vram_dst_addr[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF008080)) 
    \vram_dst_addr[9]_i_4 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [6]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/dst_px_addr_align [5]),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .O(\vram_dst_addr[9]_i_4_n_0 ));
  MUXF7 \vram_dst_addr_reg[0]_i_1 
       (.I0(\vram_dst_addr[0]_i_2_n_0 ),
        .I1(\vram_dst_addr[0]_i_3_n_0 ),
        .O(\vram_dst_addr_reg[0]_i_1_n_0 ),
        .S(\vram_src_addr[20]_i_3_n_0 ));
  MUXF7 \vram_dst_addr_reg[1]_i_1 
       (.I0(\vram_dst_addr[1]_i_2_n_0 ),
        .I1(\vram_dst_addr[1]_i_3_n_0 ),
        .O(\vram_dst_addr_reg[1]_i_1_n_0 ),
        .S(\vram_src_addr[20]_i_3_n_0 ));
  MUXF7 \vram_dst_addr_reg[2]_i_1 
       (.I0(\vram_dst_addr[2]_i_2_n_0 ),
        .I1(\vram_dst_addr[2]_i_3_n_0 ),
        .O(\vram_dst_addr_reg[2]_i_1_n_0 ),
        .S(\vram_src_addr[20]_i_3_n_0 ));
  MUXF7 \vram_dst_addr_reg[3]_i_1 
       (.I0(\vram_dst_addr[3]_i_2_n_0 ),
        .I1(\vram_dst_addr[3]_i_3_n_0 ),
        .O(\vram_dst_addr_reg[3]_i_1_n_0 ),
        .S(\vram_src_addr[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \vram_dst_mask[0]_i_1 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I1(\vram_dst_addr_reg[3]_i_1_n_0 ),
        .I2(\vram_dst_addr_reg[2]_i_1_n_0 ),
        .I3(\vram_dst_addr_reg[1]_i_1_n_0 ),
        .I4(\vram_dst_addr_reg[0]_i_1_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [0]));
  LUT5 #(
    .INIT(32'hFF22FF03)) 
    \vram_dst_mask[10]_i_1 
       (.I0(\vram_dst_mask[15]_i_2_n_0 ),
        .I1(\vram_dst_mask[12]_i_2_n_0 ),
        .I2(\vram_dst_mask[14]_i_3_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I4(gfx_mode[1]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [10]));
  LUT6 #(
    .INIT(64'hCCCDCCCCCCDCCCEE)) 
    \vram_dst_mask[11]_i_1 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I3(\vram_dst_mask[12]_i_2_n_0 ),
        .I4(\vram_dst_addr_reg[1]_i_1_n_0 ),
        .I5(\vram_dst_addr_reg[0]_i_1_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [11]));
  LUT6 #(
    .INIT(64'hFFFF5030FFFF3030)) 
    \vram_dst_mask[12]_i_1 
       (.I0(\vram_dst_mask[12]_i_2_n_0 ),
        .I1(\vram_dst_mask[15]_i_3_n_0 ),
        .I2(\vram_dst_mask[15]_i_2_n_0 ),
        .I3(gfx_mode[1]),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I5(gfx_mode[0]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [12]));
  LUT2 #(
    .INIT(4'hB)) 
    \vram_dst_mask[12]_i_2 
       (.I0(\vram_dst_addr_reg[2]_i_1_n_0 ),
        .I1(\vram_dst_addr_reg[3]_i_1_n_0 ),
        .O(\vram_dst_mask[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000A0C)) 
    \vram_dst_mask[13]_i_1 
       (.I0(\vram_src_mask[1]_i_3_n_0 ),
        .I1(\vram_src_mask[13]_i_6_n_0 ),
        .I2(\vram_dst_addr_reg[1]_i_1_n_0 ),
        .I3(\vram_dst_addr_reg[0]_i_1_n_0 ),
        .I4(\vram_dst_mask[15]_i_3_n_0 ),
        .I5(\vram_dst_mask[14]_i_2_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [13]));
  LUT6 #(
    .INIT(64'hAAEAAAFFAAEAAAEA)) 
    \vram_dst_mask[14]_i_1 
       (.I0(\vram_dst_mask[14]_i_2_n_0 ),
        .I1(\vram_src_mask[15]_i_6_n_0 ),
        .I2(\vram_dst_mask[15]_i_2_n_0 ),
        .I3(\vram_dst_mask[15]_i_3_n_0 ),
        .I4(\vram_dst_mask[14]_i_3_n_0 ),
        .I5(\vram_src_mask[11]_i_4_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [14]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \vram_dst_mask[14]_i_2 
       (.I0(\vram_dst_addr_reg[0]_i_1_n_0 ),
        .I1(\vram_dst_addr_reg[1]_i_1_n_0 ),
        .I2(\vram_dst_addr_reg[3]_i_1_n_0 ),
        .I3(\vram_dst_addr_reg[2]_i_1_n_0 ),
        .I4(next_addr__0_carry_i_12__2_n_0),
        .I5(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .O(\vram_dst_mask[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \vram_dst_mask[14]_i_3 
       (.I0(\vram_dst_addr_reg[0]_i_1_n_0 ),
        .I1(\vram_dst_addr_reg[1]_i_1_n_0 ),
        .O(\vram_dst_mask[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2222F222)) 
    \vram_dst_mask[15]_i_1 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [8]),
        .I1(\vram_src_mask[7]_i_3_n_0 ),
        .I2(\vram_src_mask[15]_i_6_n_0 ),
        .I3(\vram_dst_mask[15]_i_2_n_0 ),
        .I4(\vram_dst_mask[15]_i_3_n_0 ),
        .I5(\vram_dst_mask[15]_i_4_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [15]));
  LUT2 #(
    .INIT(4'h1)) 
    \vram_dst_mask[15]_i_2 
       (.I0(\vram_dst_addr_reg[1]_i_1_n_0 ),
        .I1(\vram_dst_addr_reg[0]_i_1_n_0 ),
        .O(\vram_dst_mask[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \vram_dst_mask[15]_i_3 
       (.I0(\vram_dst_addr_reg[3]_i_1_n_0 ),
        .I1(\vram_dst_addr_reg[2]_i_1_n_0 ),
        .O(\vram_dst_mask[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000C00080000000)) 
    \vram_dst_mask[15]_i_4 
       (.I0(\vram_src_mask[1]_i_3_n_0 ),
        .I1(\vram_dst_addr_reg[2]_i_1_n_0 ),
        .I2(\vram_dst_addr_reg[3]_i_1_n_0 ),
        .I3(\vram_dst_addr_reg[1]_i_1_n_0 ),
        .I4(\vram_dst_addr_reg[0]_i_1_n_0 ),
        .I5(next_addr__0_carry_i_9__2_n_0),
        .O(\vram_dst_mask[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCFE)) 
    \vram_dst_mask[1]_i_1 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I3(\vram_dst_mask[4]_i_2_n_0 ),
        .I4(\vram_dst_addr_reg[1]_i_1_n_0 ),
        .I5(\vram_dst_addr_reg[0]_i_1_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [1]));
  LUT5 #(
    .INIT(32'hCFCCCDCD)) 
    \vram_dst_mask[2]_i_1 
       (.I0(\vram_dst_mask[14]_i_3_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I2(\vram_dst_mask[4]_i_2_n_0 ),
        .I3(\vram_dst_mask[15]_i_2_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [2]));
  LUT6 #(
    .INIT(64'hFFFF0104FFFF0140)) 
    \vram_dst_mask[3]_i_1 
       (.I0(\vram_dst_mask[4]_i_2_n_0 ),
        .I1(\vram_dst_addr_reg[1]_i_1_n_0 ),
        .I2(\vram_dst_addr_reg[0]_i_1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I5(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [3]));
  LUT6 #(
    .INIT(64'hFFFF5030FFFF3030)) 
    \vram_dst_mask[4]_i_1 
       (.I0(\vram_dst_mask[4]_i_2_n_0 ),
        .I1(\vram_dst_mask[7]_i_2_n_0 ),
        .I2(\vram_dst_mask[15]_i_2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I5(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [4]));
  LUT2 #(
    .INIT(4'hE)) 
    \vram_dst_mask[4]_i_2 
       (.I0(\vram_dst_addr_reg[3]_i_1_n_0 ),
        .I1(\vram_dst_addr_reg[2]_i_1_n_0 ),
        .O(\vram_dst_mask[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000A0C)) 
    \vram_dst_mask[5]_i_1 
       (.I0(\vram_src_mask[1]_i_3_n_0 ),
        .I1(\vram_src_mask[13]_i_6_n_0 ),
        .I2(\vram_dst_addr_reg[1]_i_1_n_0 ),
        .I3(\vram_dst_addr_reg[0]_i_1_n_0 ),
        .I4(\vram_dst_mask[7]_i_2_n_0 ),
        .I5(\vram_dst_mask[6]_i_2_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [5]));
  LUT6 #(
    .INIT(64'hAAAAEAFFAAAAEAEA)) 
    \vram_dst_mask[6]_i_1 
       (.I0(\vram_dst_mask[6]_i_2_n_0 ),
        .I1(\vram_src_mask[15]_i_6_n_0 ),
        .I2(\vram_dst_mask[15]_i_2_n_0 ),
        .I3(\vram_dst_mask[14]_i_3_n_0 ),
        .I4(\vram_dst_mask[7]_i_2_n_0 ),
        .I5(\vram_src_mask[11]_i_4_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \vram_dst_mask[6]_i_2 
       (.I0(\vram_dst_addr_reg[0]_i_1_n_0 ),
        .I1(\vram_dst_addr_reg[1]_i_1_n_0 ),
        .I2(\vram_dst_addr_reg[2]_i_1_n_0 ),
        .I3(\vram_dst_addr_reg[3]_i_1_n_0 ),
        .I4(next_addr__0_carry_i_12__2_n_0),
        .I5(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .O(\vram_dst_mask[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2222F222)) 
    \vram_dst_mask[7]_i_1 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [0]),
        .I1(\vram_src_mask[7]_i_3_n_0 ),
        .I2(\vram_src_mask[15]_i_6_n_0 ),
        .I3(\vram_dst_mask[15]_i_2_n_0 ),
        .I4(\vram_dst_mask[7]_i_2_n_0 ),
        .I5(\vram_dst_mask[7]_i_3_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [7]));
  LUT2 #(
    .INIT(4'hB)) 
    \vram_dst_mask[7]_i_2 
       (.I0(\vram_dst_addr_reg[3]_i_1_n_0 ),
        .I1(\vram_dst_addr_reg[2]_i_1_n_0 ),
        .O(\vram_dst_mask[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00008C0000008000)) 
    \vram_dst_mask[7]_i_3 
       (.I0(\vram_src_mask[1]_i_3_n_0 ),
        .I1(\vram_dst_addr_reg[1]_i_1_n_0 ),
        .I2(\vram_dst_addr_reg[0]_i_1_n_0 ),
        .I3(\vram_dst_addr_reg[2]_i_1_n_0 ),
        .I4(\vram_dst_addr_reg[3]_i_1_n_0 ),
        .I5(next_addr__0_carry_i_9__2_n_0),
        .O(\vram_dst_mask[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    \vram_dst_mask[8]_i_1 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I1(\vram_dst_addr_reg[2]_i_1_n_0 ),
        .I2(\vram_dst_addr_reg[3]_i_1_n_0 ),
        .I3(\vram_dst_addr_reg[1]_i_1_n_0 ),
        .I4(\vram_dst_addr_reg[0]_i_1_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [8]));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCFE)) 
    \vram_dst_mask[9]_i_1 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I3(\vram_dst_mask[12]_i_2_n_0 ),
        .I4(\vram_dst_addr_reg[1]_i_1_n_0 ),
        .I5(\vram_dst_addr_reg[0]_i_1_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_dst_mask_nxt [9]));
  LUT6 #(
    .INIT(64'hFFFFAAAE0000AAA2)) 
    \vram_src_addr[0]_i_2 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg_n_0_[0] ),
        .I1(next_addr__0_carry__0_i_9__2_n_0),
        .I2(\vram_src_addr[3]_i_4_n_0 ),
        .I3(\vram_src_addr[3]_i_5_n_0 ),
        .I4(\vid_ram_column_count[8]_i_5_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [0]),
        .O(\vram_src_addr[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \vram_src_addr[0]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [0]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .O(\vram_src_addr[0]_i_3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_src_addr[10]_i_1 
       (.I0(\vram_src_addr[10]_i_2_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [6]),
        .I3(\vid_ram_column_count[8]_i_1__1_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [10]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
    \vram_src_addr[10]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [9]),
        .I4(\vram_src_addr[10]_i_3_n_0 ),
        .I5(\vram_src_addr[10]_i_4_n_0 ),
        .O(\vram_src_addr[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08030800)) 
    \vram_src_addr[10]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [7]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [10]),
        .O(\vram_src_addr[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF004040)) 
    \vram_src_addr[10]_i_4 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [8]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [6]),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .O(\vram_src_addr[10]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_src_addr[11]_i_1 
       (.I0(\vram_src_addr[11]_i_2_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [7]),
        .I3(\vid_ram_column_count[8]_i_1__1_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [11]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0400)) 
    \vram_src_addr[11]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [9]),
        .I4(\vram_src_addr[11]_i_3_n_0 ),
        .I5(\vram_src_addr[11]_i_4_n_0 ),
        .O(\vram_src_addr[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAC0AA00)) 
    \vram_src_addr[11]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [7]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [8]),
        .O(\vram_src_addr[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h03020002)) 
    \vram_src_addr[11]_i_4 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [11]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [10]),
        .O(\vram_src_addr[11]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_src_addr[12]_i_1 
       (.I0(\vram_src_addr[12]_i_2_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [8]),
        .I3(\vid_ram_column_count[8]_i_1__1_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [12]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0800)) 
    \vram_src_addr[12]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [9]),
        .I4(\vram_src_addr[12]_i_3_n_0 ),
        .I5(\vram_src_addr[12]_i_4_n_0 ),
        .O(\vram_src_addr[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00380008)) 
    \vram_src_addr[12]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [11]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [10]),
        .O(\vram_src_addr[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA0A3A0A0)) 
    \vram_src_addr[12]_i_4 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [8]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [12]),
        .O(\vram_src_addr[12]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_src_addr[13]_i_1 
       (.I0(\vram_src_addr[13]_i_2_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [9]),
        .I3(\vid_ram_column_count[8]_i_1__1_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [13]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0800)) 
    \vram_src_addr[13]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [10]),
        .I4(\vram_src_addr[13]_i_3_n_0 ),
        .I5(\vram_src_addr[13]_i_4_n_0 ),
        .O(\vram_src_addr[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A3A0A0)) 
    \vram_src_addr[13]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [9]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [13]),
        .O(\vram_src_addr[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h03080008)) 
    \vram_src_addr[13]_i_4 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [11]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [12]),
        .O(\vram_src_addr[13]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_src_addr[14]_i_1 
       (.I0(\vram_src_addr[14]_i_2_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [10]),
        .I3(\vid_ram_column_count[8]_i_1__1_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [14]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0800)) 
    \vram_src_addr[14]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [11]),
        .I4(\vram_src_addr[14]_i_3_n_0 ),
        .I5(\vram_src_addr[14]_i_4_n_0 ),
        .O(\vram_src_addr[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h02030200)) 
    \vram_src_addr[14]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [13]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [14]),
        .O(\vram_src_addr[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF004040)) 
    \vram_src_addr[14]_i_4 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [12]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [10]),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .O(\vram_src_addr[14]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_src_addr[15]_i_1 
       (.I0(\vram_src_addr[15]_i_2_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [11]),
        .I3(\vid_ram_column_count[8]_i_1__1_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [15]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0800)) 
    \vram_src_addr[15]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [12]),
        .I4(\vram_src_addr[15]_i_3_n_0 ),
        .I5(\vram_src_addr[15]_i_4_n_0 ),
        .O(\vram_src_addr[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h03080008)) 
    \vram_src_addr[15]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [13]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [14]),
        .O(\vram_src_addr[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA0A3A0A0)) 
    \vram_src_addr[15]_i_4 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [11]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [15]),
        .O(\vram_src_addr[15]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_src_addr[16]_i_1 
       (.I0(\vram_src_addr[16]_i_2_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [12]),
        .I3(\vid_ram_column_count[8]_i_1__1_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [16]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [16]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0400)) 
    \vram_src_addr[16]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [14]),
        .I4(\vram_src_addr[16]_i_3_n_0 ),
        .I5(\vram_src_addr[16]_i_4_n_0 ),
        .O(\vram_src_addr[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0B000800)) 
    \vram_src_addr[16]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [13]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [15]),
        .O(\vram_src_addr[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA0A3A0A0)) 
    \vram_src_addr[16]_i_4 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [12]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [16]),
        .O(\vram_src_addr[16]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_src_addr[17]_i_1 
       (.I0(\vram_src_addr[17]_i_2_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [13]),
        .I3(\vid_ram_column_count[8]_i_1__1_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [17]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [17]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
    \vram_src_addr[17]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [16]),
        .I4(\vram_src_addr[17]_i_3_n_0 ),
        .I5(\vram_src_addr[17]_i_4_n_0 ),
        .O(\vram_src_addr[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00E00020)) 
    \vram_src_addr[17]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [15]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [14]),
        .O(\vram_src_addr[17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA0A3A0A0)) 
    \vram_src_addr[17]_i_4 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [13]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [17]),
        .O(\vram_src_addr[17]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_src_addr[18]_i_1 
       (.I0(\vram_src_addr[18]_i_2_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [14]),
        .I3(\vid_ram_column_count[8]_i_1__1_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [18]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [18]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
    \vram_src_addr[18]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [17]),
        .I4(\vram_src_addr[18]_i_3_n_0 ),
        .I5(\vram_src_addr[18]_i_4_n_0 ),
        .O(\vram_src_addr[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \vram_src_addr[18]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [15]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [16]),
        .O(\vram_src_addr[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA0A3A0A0)) 
    \vram_src_addr[18]_i_4 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [14]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [18]),
        .O(\vram_src_addr[18]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_src_addr[19]_i_1 
       (.I0(\vram_src_addr[19]_i_2_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [15]),
        .I3(\vid_ram_column_count[8]_i_1__1_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [19]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [19]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
    \vram_src_addr[19]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [18]),
        .I4(\vram_src_addr[19]_i_3_n_0 ),
        .I5(\vram_src_addr[19]_i_4_n_0 ),
        .O(\vram_src_addr[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00E00020)) 
    \vram_src_addr[19]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [17]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [16]),
        .O(\vram_src_addr[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA0A3A0A0)) 
    \vram_src_addr[19]_i_4 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [15]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [19]),
        .O(\vram_src_addr[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAE0000AAA2)) 
    \vram_src_addr[1]_i_2 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg_n_0_[1] ),
        .I1(next_addr__0_carry__0_i_9__2_n_0),
        .I2(\vram_src_addr[3]_i_4_n_0 ),
        .I3(\vram_src_addr[3]_i_5_n_0 ),
        .I4(\vid_ram_column_count[8]_i_5_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [1]),
        .O(\vram_src_addr[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h02030200)) 
    \vram_src_addr[1]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [0]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [1]),
        .O(\vram_src_addr[1]_i_3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_src_addr[20]_i_1 
       (.I0(\vram_src_addr[20]_i_2_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [16]),
        .I3(\vid_ram_column_count[8]_i_1__1_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [20]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [20]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0400)) 
    \vram_src_addr[20]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [18]),
        .I4(\vram_src_addr[20]_i_4_n_0 ),
        .I5(\vram_src_addr[20]_i_5_n_0 ),
        .O(\vram_src_addr[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \vram_src_addr[20]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in14_in ),
        .I1(\ogfx_gpu_inst/exec_copy_trans ),
        .I2(\ogfx_gpu_inst/exec_copy ),
        .I3(\ogfx_gpu_inst/exec_fill ),
        .O(\vram_src_addr[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0B000800)) 
    \vram_src_addr[20]_i_4 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [17]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [19]),
        .O(\vram_src_addr[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA0A3A0A0)) 
    \vram_src_addr[20]_i_5 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [16]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [20]),
        .O(\vram_src_addr[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAE0000AAA2)) 
    \vram_src_addr[2]_i_2 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg_n_0_[2] ),
        .I1(next_addr__0_carry__0_i_9__2_n_0),
        .I2(\vram_src_addr[3]_i_4_n_0 ),
        .I3(\vram_src_addr[3]_i_5_n_0 ),
        .I4(\vid_ram_column_count[8]_i_5_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [2]),
        .O(\vram_src_addr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000F00AC000000AC)) 
    \vram_src_addr[2]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [1]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [2]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [0]),
        .O(\vram_src_addr[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAE0000AAA2)) 
    \vram_src_addr[3]_i_2 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg_n_0_[3] ),
        .I1(next_addr__0_carry__0_i_9__2_n_0),
        .I2(\vram_src_addr[3]_i_4_n_0 ),
        .I3(\vram_src_addr[3]_i_5_n_0 ),
        .I4(\vid_ram_column_count[8]_i_5_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [3]),
        .O(\vram_src_addr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C020002)) 
    \vram_src_addr[3]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [3]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [0]),
        .I5(\vram_src_addr[3]_i_6_n_0 ),
        .O(\vram_src_addr[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF5700FF)) 
    \vram_src_addr[3]_i_4 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/pixel_is_transparent_reg_reg_n_0 ),
        .I2(pixel_is_transparent_reg_i_2_n_0),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .O(\vram_src_addr[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0051515100510051)) 
    \vram_src_addr[3]_i_5 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I1(\vid_ram_data_sel[3]_i_3_n_0 ),
        .I2(\vid_ram_data_sel[3]_i_4_n_0 ),
        .I3(vid_ram_sw_cen),
        .I4(vid_ram_refr_cen),
        .I5(\ogfx_ram_arbiter_inst/gpu_is_last_owner ),
        .O(\vram_src_addr[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h03080008)) 
    \vram_src_addr[3]_i_6 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [1]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [2]),
        .O(\vram_src_addr[3]_i_6_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_src_addr[4]_i_1 
       (.I0(\vram_src_addr[4]_i_2_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [0]),
        .I3(\vid_ram_column_count[8]_i_1__1_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [4]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0800)) 
    \vram_src_addr[4]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [1]),
        .I4(\vram_src_addr[4]_i_3_n_0 ),
        .I5(\vram_src_addr[4]_i_4_n_0 ),
        .O(\vram_src_addr[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h03080008)) 
    \vram_src_addr[4]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [2]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [3]),
        .O(\vram_src_addr[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA0A3A0A0)) 
    \vram_src_addr[4]_i_4 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [0]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [4]),
        .O(\vram_src_addr[4]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_src_addr[5]_i_1 
       (.I0(\vram_src_addr[5]_i_2_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [1]),
        .I3(\vid_ram_column_count[8]_i_1__1_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [5]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
    \vram_src_addr[5]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [4]),
        .I4(\vram_src_addr[5]_i_3_n_0 ),
        .I5(\vram_src_addr[5]_i_4_n_0 ),
        .O(\vram_src_addr[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \vram_src_addr[5]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [2]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [3]),
        .O(\vram_src_addr[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA0A3A0A0)) 
    \vram_src_addr[5]_i_4 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [1]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [5]),
        .O(\vram_src_addr[5]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_src_addr[6]_i_1 
       (.I0(\vram_src_addr[6]_i_2_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [2]),
        .I3(\vid_ram_column_count[8]_i_1__1_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [6]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
    \vram_src_addr[6]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [5]),
        .I4(\vram_src_addr[6]_i_3_n_0 ),
        .I5(\vram_src_addr[6]_i_4_n_0 ),
        .O(\vram_src_addr[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00E00020)) 
    \vram_src_addr[6]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [4]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [3]),
        .O(\vram_src_addr[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA0A3A0A0)) 
    \vram_src_addr[6]_i_4 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [2]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [6]),
        .O(\vram_src_addr[6]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_src_addr[7]_i_1 
       (.I0(\vram_src_addr[7]_i_2_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [3]),
        .I3(\vid_ram_column_count[8]_i_1__1_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [7]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
    \vram_src_addr[7]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [6]),
        .I4(\vram_src_addr[7]_i_3_n_0 ),
        .I5(\vram_src_addr[7]_i_4_n_0 ),
        .O(\vram_src_addr[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00E00020)) 
    \vram_src_addr[7]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [5]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [4]),
        .O(\vram_src_addr[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA0A3A0A0)) 
    \vram_src_addr[7]_i_4 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [3]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [7]),
        .O(\vram_src_addr[7]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_src_addr[8]_i_1 
       (.I0(\vram_src_addr[8]_i_2_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [4]),
        .I3(\vid_ram_column_count[8]_i_1__1_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [8]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
    \vram_src_addr[8]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [7]),
        .I4(\vram_src_addr[8]_i_3_n_0 ),
        .I5(\vram_src_addr[8]_i_4_n_0 ),
        .O(\vram_src_addr[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08030800)) 
    \vram_src_addr[8]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [5]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [8]),
        .O(\vram_src_addr[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF004040)) 
    \vram_src_addr[8]_i_4 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [6]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [4]),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .O(\vram_src_addr[8]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \vram_src_addr[9]_i_1 
       (.I0(\vram_src_addr[9]_i_2_n_0 ),
        .I1(\vram_src_addr[20]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in [5]),
        .I3(\vid_ram_column_count[8]_i_1__1_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [9]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0800)) 
    \vram_src_addr[9]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [6]),
        .I4(\vram_src_addr[9]_i_3_n_0 ),
        .I5(\vram_src_addr[9]_i_4_n_0 ),
        .O(\vram_src_addr[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A3A0A0)) 
    \vram_src_addr[9]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [5]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [9]),
        .O(\vram_src_addr[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00380008)) 
    \vram_src_addr[9]_i_4 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [8]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__2_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_reg_inst/src_px_addr_align [7]),
        .O(\vram_src_addr[9]_i_4_n_0 ));
  MUXF7 \vram_src_addr_reg[0]_i_1 
       (.I0(\vram_src_addr[0]_i_2_n_0 ),
        .I1(\vram_src_addr[0]_i_3_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [0]),
        .S(\vram_src_addr[20]_i_3_n_0 ));
  MUXF7 \vram_src_addr_reg[1]_i_1 
       (.I0(\vram_src_addr[1]_i_2_n_0 ),
        .I1(\vram_src_addr[1]_i_3_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [1]),
        .S(\vram_src_addr[20]_i_3_n_0 ));
  MUXF7 \vram_src_addr_reg[2]_i_1 
       (.I0(\vram_src_addr[2]_i_2_n_0 ),
        .I1(\vram_src_addr[2]_i_3_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [2]),
        .S(\vram_src_addr[20]_i_3_n_0 ));
  MUXF7 \vram_src_addr_reg[3]_i_1 
       (.I0(\vram_src_addr[3]_i_2_n_0 ),
        .I1(\vram_src_addr[3]_i_3_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [3]),
        .S(\vram_src_addr[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAB)) 
    \vram_src_mask[0]_i_1 
       (.I0(\ogfx_gpu_inst/exec_fill ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [1]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [2]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [3]),
        .I5(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__0_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_nxt [0]));
  LUT5 #(
    .INIT(32'hAA01FF51)) 
    \vram_src_mask[10]_i_1 
       (.I0(\ogfx_gpu_inst/exec_fill ),
        .I1(\vram_src_mask[11]_i_3_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I4(\vram_src_mask[12]_i_2_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_nxt [10]));
  LUT6 #(
    .INIT(64'h88AA8A8A88888A8A)) 
    \vram_src_mask[11]_i_1 
       (.I0(\vram_src_mask[13]_i_2_n_0 ),
        .I1(\vram_src_mask[11]_i_2_n_0 ),
        .I2(\vram_src_mask[12]_i_2_n_0 ),
        .I3(\vram_src_mask[11]_i_3_n_0 ),
        .I4(\vram_src_mask[11]_i_4_n_0 ),
        .I5(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_nxt [11]));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
    \vram_src_mask[11]_i_2 
       (.I0(\ogfx_gpu_inst/exec_fill ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [0]),
        .I2(\vram_src_mask[1]_i_3_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [2]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [3]),
        .O(\vram_src_mask[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \vram_src_mask[11]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [3]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [2]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [1]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [0]),
        .O(\vram_src_mask[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \vram_src_mask[11]_i_4 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .O(\vram_src_mask[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA01AA11FF51FF11)) 
    \vram_src_mask[12]_i_1 
       (.I0(\ogfx_gpu_inst/exec_fill ),
        .I1(\vram_src_mask[15]_i_7_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .I5(\vram_src_mask[12]_i_2_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_nxt [12]));
  LUT5 #(
    .INIT(32'h0000FFFB)) 
    \vram_src_mask[12]_i_2 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [2]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [3]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [1]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [0]),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .O(\vram_src_mask[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8AAA8A8A8A8)) 
    \vram_src_mask[13]_i_1 
       (.I0(\vram_src_mask[13]_i_2_n_0 ),
        .I1(\vram_src_mask[13]_i_3_n_0 ),
        .I2(\vram_src_mask[15]_i_8_n_0 ),
        .I3(\vram_src_mask[13]_i_4_n_0 ),
        .I4(\vram_src_mask[13]_i_5_n_0 ),
        .I5(\vram_src_mask[13]_i_6_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_nxt [13]));
  LUT2 #(
    .INIT(4'hB)) 
    \vram_src_mask[13]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I1(\ogfx_gpu_inst/exec_fill ),
        .O(\vram_src_mask[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \vram_src_mask[13]_i_3 
       (.I0(\ogfx_gpu_inst/exec_fill ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [3]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [0]),
        .I5(\vram_src_mask[1]_i_3_n_0 ),
        .O(\vram_src_mask[13]_i_3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h5555757FFFFF757F)) 
    \vram_src_mask[13]_i_4 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [3]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [2]),
        .I2(\vid_ram_column_count[8]_i_1__1_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg_n_0_[2] ),
        .I4(\vram_src_addr[20]_i_3_n_0 ),
        .I5(\vram_src_addr[2]_i_3_n_0 ),
        .O(\vram_src_mask[13]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFFFFEFEAAAAAEFEA)) 
    \vram_src_mask[13]_i_5 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [1]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [0]),
        .I2(\vid_ram_column_count[8]_i_1__1_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg_n_0_[0] ),
        .I4(\vram_src_addr[20]_i_3_n_0 ),
        .I5(\vram_src_addr[0]_i_3_n_0 ),
        .O(\vram_src_mask[13]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h12)) 
    \vram_src_mask[13]_i_6 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .O(\vram_src_mask[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBB8B8BBB8)) 
    \vram_src_mask[14]_i_1 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I1(\ogfx_gpu_inst/exec_fill ),
        .I2(\vram_src_mask[14]_i_2_n_0 ),
        .I3(\vram_src_mask[15]_i_6_n_0 ),
        .I4(\vram_src_mask[15]_i_7_n_0 ),
        .I5(\vram_src_mask[15]_i_8_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_nxt [14]));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \vram_src_mask[14]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [0]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [3]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [2]),
        .O(\vram_src_mask[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCC8C8FCFFF8F8)) 
    \vram_src_mask[15]_i_1 
       (.I0(\ogfx_gpu_inst/exec_fill ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_reg_inst/p_0_in14_in ),
        .I2(\ogfx_gpu_inst/exec_copy_trans ),
        .I3(\vram_src_mask[15]_i_3_n_0 ),
        .I4(\ogfx_gpu_inst/exec_copy ),
        .I5(\vram_src_mask[15]_i_4_n_0 ),
        .O(\vram_src_mask[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBB8B8BBB8)) 
    \vram_src_mask[15]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I1(\ogfx_gpu_inst/exec_fill ),
        .I2(\vram_src_mask[15]_i_5_n_0 ),
        .I3(\vram_src_mask[15]_i_6_n_0 ),
        .I4(\vram_src_mask[15]_i_7_n_0 ),
        .I5(\vram_src_mask[15]_i_8_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_nxt [15]));
  LUT4 #(
    .INIT(16'h0004)) 
    \vram_src_mask[15]_i_3 
       (.I0(\ogfx_gpu_inst/cfg_pix_op_sel [0]),
        .I1(\ogfx_gpu_inst/cfg_pix_op_sel [1]),
        .I2(\ogfx_gpu_inst/cfg_pix_op_sel [2]),
        .I3(\ogfx_gpu_inst/cfg_pix_op_sel [3]),
        .O(\vram_src_mask[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF03FF0001FFFF)) 
    \vram_src_mask[15]_i_4 
       (.I0(vid_ram_gpu_dout_rdy_nxt),
        .I1(pixel_is_transparent_reg_i_2_n_0),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/pixel_is_transparent_reg_reg_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .O(\vram_src_mask[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hD080000000000000)) 
    \vram_src_mask[15]_i_5 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [0]),
        .I1(\vram_src_mask[1]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [1]),
        .I3(next_addr__0_carry_i_9__2_n_0),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [2]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [3]),
        .O(\vram_src_mask[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \vram_src_mask[15]_i_6 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .O(\vram_src_mask[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \vram_src_mask[15]_i_7 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [2]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [3]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [0]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [1]),
        .O(\vram_src_mask[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCECCCC)) 
    \vram_src_mask[15]_i_8 
       (.I0(next_addr__0_carry_i_12__2_n_0),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [0]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [3]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [2]),
        .O(\vram_src_mask[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00220022FFFFCCEF)) 
    \vram_src_mask[1]_i_1 
       (.I0(\vram_src_mask[1]_i_2_n_0 ),
        .I1(\ogfx_gpu_inst/exec_fill ),
        .I2(\vram_src_mask[13]_i_5_n_0 ),
        .I3(\vram_src_mask[3]_i_3_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I5(\vram_src_mask[1]_i_3_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_nxt [1]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \vram_src_mask[1]_i_2 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [1]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [0]),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .O(\vram_src_mask[1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \vram_src_mask[1]_i_3 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .O(\vram_src_mask[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF05FFFF0003)) 
    \vram_src_mask[2]_i_1 
       (.I0(\vram_src_mask[13]_i_5_n_0 ),
        .I1(\vram_src_mask[2]_i_2_n_0 ),
        .I2(\vram_src_mask[3]_i_3_n_0 ),
        .I3(\ogfx_gpu_inst/exec_fill ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I5(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_nxt [2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFFB800B8FFFFFFFF)) 
    \vram_src_mask[2]_i_2 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [0]),
        .I1(\vid_ram_column_count[8]_i_1__1_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg_n_0_[0] ),
        .I3(\vram_src_addr[20]_i_3_n_0 ),
        .I4(\vram_src_addr[0]_i_3_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [1]),
        .O(\vram_src_mask[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCCEFFFFF0022)) 
    \vram_src_mask[3]_i_1 
       (.I0(\vram_src_mask[3]_i_2_n_0 ),
        .I1(\ogfx_gpu_inst/exec_fill ),
        .I2(\vram_src_mask[13]_i_5_n_0 ),
        .I3(\vram_src_mask[3]_i_3_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I5(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_nxt [3]));
  LUT5 #(
    .INIT(32'h00020008)) 
    \vram_src_mask[3]_i_2 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [1]),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [0]),
        .O(\vram_src_mask[3]_i_2_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFFFFEFEAAAAAEFEA)) 
    \vram_src_mask[3]_i_3 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [3]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [2]),
        .I2(\vid_ram_column_count[8]_i_1__1_n_0 ),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg_n_0_[2] ),
        .I4(\vram_src_addr[20]_i_3_n_0 ),
        .I5(\vram_src_addr[2]_i_3_n_0 ),
        .O(\vram_src_mask[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEE05EEEE0505)) 
    \vram_src_mask[4]_i_1 
       (.I0(\ogfx_gpu_inst/exec_fill ),
        .I1(\vram_src_mask[7]_i_2_n_0 ),
        .I2(\vram_src_mask[7]_i_4_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__0_n_0 ),
        .I4(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I5(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__0_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_nxt [4]));
  LUT6 #(
    .INIT(64'h44544454FFFFEEFE)) 
    \vram_src_mask[5]_i_1 
       (.I0(\ogfx_gpu_inst/exec_fill ),
        .I1(\vram_src_mask[5]_i_2_n_0 ),
        .I2(\vram_src_mask[13]_i_6_n_0 ),
        .I3(\vram_src_mask[7]_i_4_n_0 ),
        .I4(\vram_src_mask[7]_i_2_n_0 ),
        .I5(\vram_src_mask[7]_i_3_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_nxt [5]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \vram_src_mask[5]_i_2 
       (.I0(\vram_src_mask[1]_i_3_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [1]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [2]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [3]),
        .O(\vram_src_mask[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5F5F5F5F0E0E5F0E)) 
    \vram_src_mask[6]_i_1 
       (.I0(\ogfx_gpu_inst/exec_fill ),
        .I1(\vram_src_mask[7]_i_2_n_0 ),
        .I2(\vram_src_mask[7]_i_3_n_0 ),
        .I3(\vram_src_mask[15]_i_6_n_0 ),
        .I4(\vram_src_mask[7]_i_4_n_0 ),
        .I5(\vram_src_mask[6]_i_2_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_nxt [6]));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \vram_src_mask[6]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [3]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [2]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [0]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [1]),
        .O(\vram_src_mask[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5F5F5F5F0E0E5F0E)) 
    \vram_src_mask[7]_i_1 
       (.I0(\ogfx_gpu_inst/exec_fill ),
        .I1(\vram_src_mask[7]_i_2_n_0 ),
        .I2(\vram_src_mask[7]_i_3_n_0 ),
        .I3(\vram_src_mask[15]_i_6_n_0 ),
        .I4(\vram_src_mask[7]_i_4_n_0 ),
        .I5(\vram_src_mask[7]_i_5_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_nxt [7]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \vram_src_mask[7]_i_2 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [3]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [0]),
        .O(\vram_src_mask[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h15)) 
    \vram_src_mask[7]_i_3 
       (.I0(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[9]_rep__1_n_0 ),
        .I2(\ogfx_reg_inst/gfx_ctrl_reg[8]_rep__1_n_0 ),
        .O(\vram_src_mask[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \vram_src_mask[7]_i_4 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [0]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [1]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [3]),
        .O(\vram_src_mask[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000D0800000)) 
    \vram_src_mask[7]_i_5 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [0]),
        .I1(\vram_src_mask[1]_i_3_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [1]),
        .I3(next_addr__0_carry_i_9__2_n_0),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [2]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [3]),
        .O(\vram_src_mask[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hCCCD)) 
    \vram_src_mask[8]_i_1 
       (.I0(\ogfx_gpu_inst/exec_fill ),
        .I1(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I2(\vram_src_mask[13]_i_5_n_0 ),
        .I3(\vram_src_mask[9]_i_2_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_nxt [8]));
  LUT6 #(
    .INIT(64'hFF55FF55FF01FF00)) 
    \vram_src_mask[9]_i_1 
       (.I0(\ogfx_gpu_inst/exec_fill ),
        .I1(\vram_src_mask[9]_i_2_n_0 ),
        .I2(\vram_src_mask[13]_i_5_n_0 ),
        .I3(\ogfx_reg_inst/gfx_ctrl_reg[10]_rep__1_n_0 ),
        .I4(next_addr__0_carry_i_12__2_n_0),
        .I5(\vram_src_mask[9]_i_3_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_mask_nxt [9]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFFB800B8FFFFFFFF)) 
    \vram_src_mask[9]_i_2 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/ogfx_gpu_dma_src_addr_inst/next_addr [2]),
        .I1(\vid_ram_column_count[8]_i_1__1_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/vram_src_addr_reg_n_0_[2] ),
        .I3(\vram_src_addr[20]_i_3_n_0 ),
        .I4(\vram_src_addr[2]_i_3_n_0 ),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [3]),
        .O(\vram_src_mask[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000B0000000800)) 
    \vram_src_mask[9]_i_3 
       (.I0(\vram_src_mask[1]_i_3_n_0 ),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [1]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [3]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/binary [2]),
        .I5(\vram_src_mask[13]_i_6_n_0 ),
        .O(\vram_src_mask[9]_i_3_n_0 ));
  (* \PinAttr:I0:HOLD_DETOUR  = "275" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \width_cnt[0]_i_1 
       (.I0(\ogfx_gpu_inst/cfg_rec_width [0]),
        .I1(\height_cnt[8]_i_1_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [0]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in__0 [0]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \width_cnt[1]_i_1 
       (.I0(\ogfx_gpu_inst/cfg_rec_width [1]),
        .I1(\height_cnt[8]_i_1_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [0]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [1]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in__0 [1]));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \width_cnt[2]_i_1 
       (.I0(\ogfx_gpu_inst/cfg_rec_width [2]),
        .I1(\height_cnt[8]_i_1_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [2]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [1]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [0]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in__0 [2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \width_cnt[3]_i_1 
       (.I0(\ogfx_gpu_inst/cfg_rec_width [3]),
        .I1(\height_cnt[8]_i_1_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [3]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [2]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [0]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [1]),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in__0 [3]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \width_cnt[4]_i_1 
       (.I0(\ogfx_gpu_inst/cfg_rec_width [4]),
        .I1(\height_cnt[8]_i_1_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [4]),
        .I3(\width_cnt[5]_i_2_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in__0 [4]));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \width_cnt[5]_i_1 
       (.I0(\ogfx_gpu_inst/cfg_rec_width [5]),
        .I1(\height_cnt[8]_i_1_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [5]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [4]),
        .I4(\width_cnt[5]_i_2_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in__0 [5]));
  LUT4 #(
    .INIT(16'h0001)) 
    \width_cnt[5]_i_2 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [2]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [0]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [1]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [3]),
        .O(\width_cnt[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \width_cnt[6]_i_1 
       (.I0(\ogfx_gpu_inst/cfg_rec_width [6]),
        .I1(\height_cnt[8]_i_1_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [6]),
        .I3(\width_cnt[8]_i_4_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in__0 [6]));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \width_cnt[7]_i_1 
       (.I0(\ogfx_gpu_inst/cfg_rec_width [7]),
        .I1(\height_cnt[8]_i_1_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [7]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [6]),
        .I4(\width_cnt[8]_i_4_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in__0 [7]));
  LUT5 #(
    .INIT(32'h101010FF)) 
    \width_cnt[8]_i_1 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [1]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [2]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/dma_state [0]),
        .I3(\vram_src_mask[15]_i_4_n_0 ),
        .I4(\width_cnt[8]_i_3_n_0 ),
        .O(\width_cnt[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B88BB8B8B8B8)) 
    \width_cnt[8]_i_2 
       (.I0(\ogfx_gpu_inst/cfg_rec_width [8]),
        .I1(\height_cnt[8]_i_1_n_0 ),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [8]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [7]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [6]),
        .I5(\width_cnt[8]_i_4_n_0 ),
        .O(\ogfx_gpu_inst/ogfx_gpu_dma_inst/p_1_in__0 [8]));
  LUT2 #(
    .INIT(4'h1)) 
    \width_cnt[8]_i_3 
       (.I0(\height_cnt[8]_i_3_n_0 ),
        .I1(\height_cnt[8]_i_4_n_0 ),
        .O(\width_cnt[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \width_cnt[8]_i_4 
       (.I0(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [3]),
        .I1(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [1]),
        .I2(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [0]),
        .I3(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [2]),
        .I4(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [4]),
        .I5(\ogfx_gpu_inst/ogfx_gpu_dma_inst/width_cnt [5]),
        .O(\width_cnt[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h02222222)) 
    \wr_ptr[0]_i_1 
       (.I0(gpu_enable),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [0]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [3]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [2]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [1]),
        .O(\wr_ptr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h00AA2A00)) 
    \wr_ptr[1]_i_1 
       (.I0(gpu_enable),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [3]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [2]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [1]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [0]),
        .O(\wr_ptr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h0AA020A0)) 
    \wr_ptr[2]_i_1 
       (.I0(gpu_enable),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [3]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [2]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [1]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [0]),
        .O(\wr_ptr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \wr_ptr[2]_i_2 
       (.I0(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/lut_ram_dout_ready ),
        .I1(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter [0]),
        .I2(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter [2]),
        .I3(\ogfx_backend_inst/ogfx_backend_lut_fifo_inst/fifo_counter [1]),
        .O(\wr_ptr[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \wr_ptr[3]_i_1 
       (.I0(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/p_2_in ),
        .I1(gpu_enable),
        .O(\wr_ptr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h28880888)) 
    \wr_ptr[3]_i_2 
       (.I0(gpu_enable),
        .I1(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [3]),
        .I2(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [2]),
        .I3(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [1]),
        .I4(\ogfx_reg_inst/ogfx_reg_fifo_gpu_inst/wr_ptr [0]),
        .O(\wr_ptr[3]_i_2_n_0 ));
endmodule
