onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/CLK
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/ramWen
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/ramState
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/ramRen
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/ramQ
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/ramData
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/ramAddr
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/nReset
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/halt
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/state
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/prevState
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/nextState
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/nextPrevState
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/nReset
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/clk
add wave -noupdate -expand -group coherenceController /tb_cpu/DUT/theCPU/cControllerBlock/nextFetchWordC1Signal
add wave -noupdate -expand -group coherenceController /tb_cpu/DUT/theCPU/cControllerBlock/nextFetchWordC0Signal
add wave -noupdate -expand -group coherenceController /tb_cpu/DUT/theCPU/cControllerBlock/fetchWordC1Signal
add wave -noupdate -expand -group coherenceController /tb_cpu/DUT/theCPU/cControllerBlock/fetchWordC0Signal
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c1ramiMemRead
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c1ramdMemWrite
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c1ramdMemRead
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c1ramWen
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c1ramState
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c1ramRen
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c1ramQ
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c1ramData
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c1ramAddr
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c1_invalidateAddrFlag
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c1_invalidateAddr
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c1_dCacheWrite
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c1_dCacheRead
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c1_dCacheDataWrite
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c1_dCacheAddr
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/core1Addr
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c1_cocoSnoopHit
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c1_cocoSnoopFlag
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c1_cocoSnoopData
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c1_cocoSnoopAddr
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c1_cocoFinishedSnooping
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c0ramiMemRead
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c0ramdMemWrite
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c0ramdMemRead
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c0ramWen
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c0ramState
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c0ramRen
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c0ramQ
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c0ramData
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c0ramAddr
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c0_invalidateAddrFlag
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c0_invalidateAddr
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c0_dCacheWrite
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c0_dCacheRead
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c0_dCacheDataWrite
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c0_dCacheAddr
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/core0Addr
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c0_cocoSnoopHit
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c0_cocoSnoopFlag
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c0_cocoSnoopData
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c0_cocoSnoopAddr
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/c0_cocoFinishedSnooping
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/arb_MemWrite
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/arb_MemState
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/arb_MemRead
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/arb_MemDataWrite
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/arb_MemDataRead
add wave -noupdate -expand -group coherenceController -radix hexadecimal /tb_cpu/DUT/theCPU/cControllerBlock/arb_MemAddr
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/CLK
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/nReset
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/halt
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/outInvalidateLinkRegisterAddr
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/outInvalidateLinkRegister
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/invalidateAddrFlag
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/invalidateAddr
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/inInvalidateLinkRegisterAddr
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/inInvalidateLinkRegister
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/cocoSnoopHit
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/cocoSnoopFlag
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/cocoSnoopData
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/cocoSnoopAddr
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/cocoFinishedSnooping
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/ramAddr
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/ramData
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/ramWen
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/ramRen
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/ramdMemRead
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/ramdMemWrite
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/ramiMemRead
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/ramQ
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/ramState
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_regDst
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_extOp
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_branch
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_memRead
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_memToReg
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_ALUCtr
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_memWrite
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_ALUSrc
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_regWrite
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_j_flag
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_jal_flag
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_jr_flag
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_lui_flag
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_slt_u_flag
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_pc_write_enable
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_bne_flag
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_lw_flag
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_halt_flag
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_shamt_flag
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_sign_flag
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_llsc_flag
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_instruction
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_Data1
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_Data2
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_luiShifted
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_nextPC
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_branchAddr
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_jumpAddr
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_branchFlagZeroFlagAnded
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_ALURes
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_zeroFlagMuxed
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_negativeFlag
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_readData
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_jalFlagMuxOutput
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMSignal_dMemWait
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/MEMWBWriteEnable
add wave -noupdate -expand -group core0 -group forwardingUnit /tb_cpu/DUT/theCPU/MyAwesomeCore0/forwardingUnitBlock/WB_registerBeingWrittenTo
add wave -noupdate -expand -group core0 -group forwardingUnit /tb_cpu/DUT/theCPU/MyAwesomeCore0/forwardingUnitBlock/WB_regWrite
add wave -noupdate -expand -group core0 -group forwardingUnit /tb_cpu/DUT/theCPU/MyAwesomeCore0/forwardingUnitBlock/MUXD_enable
add wave -noupdate -expand -group core0 -group forwardingUnit /tb_cpu/DUT/theCPU/MyAwesomeCore0/forwardingUnitBlock/MUXC_enable
add wave -noupdate -expand -group core0 -group forwardingUnit /tb_cpu/DUT/theCPU/MyAwesomeCore0/forwardingUnitBlock/MUXB_enable
add wave -noupdate -expand -group core0 -group forwardingUnit /tb_cpu/DUT/theCPU/MyAwesomeCore0/forwardingUnitBlock/MUXA_enable
add wave -noupdate -expand -group core0 -group forwardingUnit /tb_cpu/DUT/theCPU/MyAwesomeCore0/forwardingUnitBlock/MEM_registerBeingWrittenTo
add wave -noupdate -expand -group core0 -group forwardingUnit /tb_cpu/DUT/theCPU/MyAwesomeCore0/forwardingUnitBlock/MEM_regWrite
add wave -noupdate -expand -group core0 -group forwardingUnit /tb_cpu/DUT/theCPU/MyAwesomeCore0/forwardingUnitBlock/EX_memRead
add wave -noupdate -expand -group core0 -group forwardingUnit /tb_cpu/DUT/theCPU/MyAwesomeCore0/forwardingUnitBlock/EX_Rt
add wave -noupdate -expand -group core0 -group forwardingUnit /tb_cpu/DUT/theCPU/MyAwesomeCore0/forwardingUnitBlock/EX_Rs
add wave -noupdate -expand -group core0 -group forwardingUnit /tb_cpu/DUT/theCPU/MyAwesomeCore0/forwardingUnitBlock/ALUSrc
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/CLK
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHECTRL/state
add wave -noupdate -expand -group core0 -expand -group dcache /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHECTRL/assertValidity
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHECTRL/linkRegister
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHECTRL/linkRegisterMatch
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/invalidateAddrFlag
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/invalidateAddr
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/invalidateThisCoreLinkRegAddr
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/invalidateThisCoreLinkReg
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/invalidateOtherCoreLinkRegAddr
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/invalidateOtherCoreLinkReg
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/cocoSnoopHit
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/cocoSnoopFlag
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/cocoSnoopData
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/cocoSnoopAddr
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/cocoFinishedSnooping
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHECTRL/LLSC_flag
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/CLK
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/nReset
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/WrEn
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/Tag
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/Index
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/WordOffset
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/InputWord
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/InputWordOffset
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/MEM_memWrite
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/OutputWord
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY0 -radix hexadecimal -childformat {{/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(24) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(23) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(22) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(21) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(20) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(19) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(18) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(17) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(16) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(15) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(14) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(13) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(12) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(11) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(10) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(9) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(8) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(7) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(6) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(5) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(4) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(3) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(2) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(1) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(0) -radix hexadecimal}} -subitemconfig {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(24) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(23) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(22) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(21) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(20) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(19) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(18) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(17) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(16) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(15) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(14) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(13) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(12) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(11) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(10) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(9) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(8) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(7) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(6) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(5) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(4) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(3) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(2) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(1) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag(0) {-height 17 -radix hexadecimal}} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/currentTag
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/Dirty
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/Valid
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/Hit
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY0 -radix hexadecimal -childformat {{/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/validArray(0) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/validArray(1) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/validArray(2) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/validArray(3) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/validArray(4) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/validArray(5) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/validArray(6) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/validArray(7) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/validArray(8) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/validArray(9) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/validArray(10) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/validArray(11) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/validArray(12) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/validArray(13) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/validArray(14) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/validArray(15) -radix hexadecimal}} -subitemconfig {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/validArray(0) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/validArray(1) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/validArray(2) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/validArray(3) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/validArray(4) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/validArray(5) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/validArray(6) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/validArray(7) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/validArray(8) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/validArray(9) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/validArray(10) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/validArray(11) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/validArray(12) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/validArray(13) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/validArray(14) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/validArray(15) {-height 16 -radix hexadecimal}} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/validArray
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY0 -radix hexadecimal -childformat {{/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/dirtyArray(0) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/dirtyArray(1) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/dirtyArray(2) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/dirtyArray(3) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/dirtyArray(4) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/dirtyArray(5) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/dirtyArray(6) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/dirtyArray(7) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/dirtyArray(8) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/dirtyArray(9) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/dirtyArray(10) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/dirtyArray(11) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/dirtyArray(12) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/dirtyArray(13) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/dirtyArray(14) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/dirtyArray(15) -radix hexadecimal}} -subitemconfig {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/dirtyArray(0) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/dirtyArray(1) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/dirtyArray(2) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/dirtyArray(3) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/dirtyArray(4) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/dirtyArray(5) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/dirtyArray(6) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/dirtyArray(7) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/dirtyArray(8) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/dirtyArray(9) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/dirtyArray(10) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/dirtyArray(11) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/dirtyArray(12) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/dirtyArray(13) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/dirtyArray(14) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/dirtyArray(15) {-height 17 -radix hexadecimal}} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/dirtyArray
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/tagArray
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY0 -radix hexadecimal -childformat {{/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/setArray(0) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/setArray(1) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/setArray(2) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/setArray(3) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/setArray(4) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/setArray(5) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/setArray(6) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/setArray(7) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/setArray(8) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/setArray(9) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/setArray(10) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/setArray(11) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/setArray(12) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/setArray(13) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/setArray(14) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/setArray(15) -radix hexadecimal}} -expand -subitemconfig {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/setArray(0) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/setArray(1) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/setArray(2) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/setArray(3) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/setArray(4) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/setArray(5) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/setArray(6) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/setArray(7) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/setArray(8) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/setArray(9) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/setArray(10) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/setArray(11) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/setArray(12) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/setArray(13) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/setArray(14) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/setArray(15) {-height 17 -radix hexadecimal}} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/setArray
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/indexInteger
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY0/nextSetArray
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/CLK
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/nReset
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/WrEn
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY1 -radix hexadecimal -childformat {{/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(24) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(23) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(22) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(21) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(20) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(19) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(18) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(17) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(16) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(15) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(14) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(13) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(12) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(11) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(10) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(9) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(8) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(7) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(6) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(5) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(4) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(3) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(2) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(1) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(0) -radix hexadecimal}} -subitemconfig {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(24) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(23) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(22) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(21) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(20) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(19) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(18) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(17) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(16) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(15) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(14) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(13) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(12) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(11) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(10) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(9) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(8) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(7) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(6) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(5) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(4) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(3) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(2) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(1) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag(0) {-height 17 -radix hexadecimal}} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Tag
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Index
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/WordOffset
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/InputWord
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/InputWordOffset
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/MEM_memWrite
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/OutputWord
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY1 -radix hexadecimal -childformat {{/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(24) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(23) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(22) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(21) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(20) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(19) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(18) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(17) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(16) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(15) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(14) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(13) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(12) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(11) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(10) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(9) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(8) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(7) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(6) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(5) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(4) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(3) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(2) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(1) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(0) -radix hexadecimal}} -subitemconfig {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(24) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(23) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(22) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(21) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(20) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(19) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(18) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(17) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(16) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(15) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(14) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(13) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(12) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(11) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(10) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(9) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(8) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(7) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(6) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(5) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(4) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(3) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(2) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(1) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag(0) {-height 17 -radix hexadecimal}} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/currentTag
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Dirty
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Valid
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/Hit
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/validArray
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/dirtyArray
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/tagArray
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY1 -radix hexadecimal -childformat {{/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/setArray(0) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/setArray(1) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/setArray(2) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/setArray(3) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/setArray(4) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/setArray(5) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/setArray(6) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/setArray(7) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/setArray(8) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/setArray(9) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/setArray(10) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/setArray(11) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/setArray(12) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/setArray(13) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/setArray(14) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/setArray(15) -radix hexadecimal}} -expand -subitemconfig {/tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/setArray(0) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/setArray(1) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/setArray(2) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/setArray(3) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/setArray(4) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/setArray(5) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/setArray(6) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/setArray(7) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/setArray(8) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/setArray(9) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/setArray(10) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/setArray(11) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/setArray(12) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/setArray(13) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/setArray(14) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/setArray(15) {-height 17 -radix hexadecimal}} /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/setArray
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/indexInteger
add wave -noupdate -expand -group core0 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/DCACHERAM_WAY1/nextSetArray
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/nReset
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/Halt
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/donePooping
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/MEMStage_LLSC_flag
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/dMemRead
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/dMemWrite
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/dMemWait
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/dMemAddr
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/dMemDataRead
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/dMemDataWrite
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/adMemRead
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/adMemWrite
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/adMemWait
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/adMemAddr
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/adMemDataWrite
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/adMemDataRead
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/WAY0_tValid
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/WAY0_tWrEn
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/WAY0_tHit
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/WAY0_tDirty
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/WAY1_tValid
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/WAY1_tWrEn
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/WAY1_tHit
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/WAY1_tDirty
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/hit
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/WAY0_readWord
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/WAY1_readWord
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/WAY0currentTag
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/WAY1currentTag
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/storeWordOffset
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/dcache_WordToStore
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/cacheIndex
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/cacheWordOffset
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/hitCounterWriteEnable
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/newHitForHitCounter
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/hitCounterCount
add wave -noupdate -expand -group core0 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dcacheBlock/hitCounterAddr
add wave -noupdate -expand -group core0 -radix hexadecimal -childformat {{/tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(1) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(2) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(3) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(4) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(5) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(6) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(7) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(8) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(9) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(10) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(11) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(12) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(13) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(14) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(15) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(16) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(17) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(18) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(19) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(20) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(21) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(22) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(23) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(24) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(25) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(26) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(27) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(28) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(29) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(30) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(31) -radix hexadecimal}} -subitemconfig {/tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(1) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(2) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(3) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(4) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(5) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(6) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(7) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(8) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(9) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(10) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(11) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(12) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(13) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(14) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(15) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(16) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(17) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(18) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(19) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(20) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(21) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(22) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(23) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(24) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(25) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(26) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(27) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(28) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(29) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(30) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg(31) {-height 17 -radix hexadecimal}} /tb_cpu/DUT/theCPU/MyAwesomeCore0/registerFileBlock/reg
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/iCacheArbiter_aiMemWait
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/iCacheArbiter_aiMemRead
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/iCacheArbiter_aiMemAddr
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/iCacheArbiter_aiMemData
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dCacheArbiter_adMemRead
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dCacheArbiter_adMemWrite
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dCacheArbiter_adMemWait
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dCacheArbiter_adMemAddr
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dCacheArbiter_adMemDataRead
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/dCacheArbiter_adMemDataWrite
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/memoryDumpFinishedSignal
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/arbiterRamSignal_address
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/arbiterRamSignal_data
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/arbiterRamSignal_wren
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/arbiterRamSignal_rden
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/arbiterRamSignal_latency_override
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/arbiterRamSignal_q
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/arbiterRamSignal_memstate
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/arbiterRamSignal_dMemRead
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/arbiterRamSignal_dMemWrite
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/arbiterRamSignal_iMemRead
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/pipelineIFIDWriteEnable
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/pipelineIDEXWriteEnable
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/pipelineEXMEMWriteEnable
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/pipelineMEMWBWriteEnable
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/arbiterPCEnableSignal
add wave -noupdate -expand -group core0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore0/masterHaltSignal
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/CLK
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/nReset
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/halt
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/outInvalidateLinkRegisterAddr
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/outInvalidateLinkRegister
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/invalidateAddrFlag
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/invalidateAddr
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/inInvalidateLinkRegisterAddr
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/inInvalidateLinkRegister
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/cocoSnoopHit
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/cocoSnoopFlag
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/cocoSnoopData
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/cocoSnoopAddr
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/cocoFinishedSnooping
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/ramAddr
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/ramData
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/ramWen
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/ramRen
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/ramdMemRead
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/ramdMemWrite
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/ramiMemRead
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/ramQ
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/ramState
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_regDst
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_extOp
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_branch
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_memRead
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_memToReg
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_ALUCtr
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_memWrite
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_ALUSrc
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_regWrite
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_j_flag
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_jal_flag
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_jr_flag
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_lui_flag
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_slt_u_flag
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_pc_write_enable
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_bne_flag
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_lw_flag
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_halt_flag
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_shamt_flag
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_sign_flag
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_llsc_flag
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_instruction
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_Data1
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_Data2
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_luiShifted
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_nextPC
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_branchAddr
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_jumpAddr
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_branchFlagZeroFlagAnded
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_ALURes
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_zeroFlagMuxed
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_negativeFlag
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_readData
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_jalFlagMuxOutput
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMSignal_dMemWait
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/MEMWBWriteEnable
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/CLK
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHECTRL/state
add wave -noupdate -expand -group core1 -expand -group dcache /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHECTRL/assertValidity
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHECTRL/LLSC_flag
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHECTRL/linkRegisterMatch
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHECTRL/linkRegister
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/invalidateAddrFlag
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/invalidateAddr
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/invalidateThisCoreLinkRegAddr
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/invalidateThisCoreLinkReg
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/invalidateOtherCoreLinkRegAddr
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/invalidateOtherCoreLinkReg
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/cocoSnoopHit
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/cocoSnoopFlag
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/cocoSnoopData
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/cocoSnoopAddr
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/cocoFinishedSnooping
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/CLK
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/nReset
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/WrEn
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/Tag
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/Index
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/WordOffset
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/InputWord
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/InputWordOffset
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/MEM_memWrite
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/OutputWord
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/currentTag
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/Dirty
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/Valid
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/Hit
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY0 -radix hexadecimal -childformat {{/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/validArray(0) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/validArray(1) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/validArray(2) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/validArray(3) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/validArray(4) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/validArray(5) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/validArray(6) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/validArray(7) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/validArray(8) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/validArray(9) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/validArray(10) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/validArray(11) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/validArray(12) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/validArray(13) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/validArray(14) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/validArray(15) -radix hexadecimal}} -expand -subitemconfig {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/validArray(0) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/validArray(1) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/validArray(2) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/validArray(3) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/validArray(4) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/validArray(5) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/validArray(6) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/validArray(7) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/validArray(8) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/validArray(9) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/validArray(10) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/validArray(11) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/validArray(12) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/validArray(13) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/validArray(14) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/validArray(15) {-height 16 -radix hexadecimal}} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/validArray
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY0 -radix hexadecimal -childformat {{/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/dirtyArray(0) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/dirtyArray(1) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/dirtyArray(2) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/dirtyArray(3) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/dirtyArray(4) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/dirtyArray(5) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/dirtyArray(6) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/dirtyArray(7) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/dirtyArray(8) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/dirtyArray(9) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/dirtyArray(10) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/dirtyArray(11) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/dirtyArray(12) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/dirtyArray(13) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/dirtyArray(14) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/dirtyArray(15) -radix hexadecimal}} -subitemconfig {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/dirtyArray(0) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/dirtyArray(1) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/dirtyArray(2) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/dirtyArray(3) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/dirtyArray(4) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/dirtyArray(5) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/dirtyArray(6) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/dirtyArray(7) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/dirtyArray(8) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/dirtyArray(9) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/dirtyArray(10) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/dirtyArray(11) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/dirtyArray(12) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/dirtyArray(13) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/dirtyArray(14) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/dirtyArray(15) {-height 17 -radix hexadecimal}} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/dirtyArray
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY0 -radix hexadecimal -childformat {{/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/tagArray(0) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/tagArray(1) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/tagArray(2) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/tagArray(3) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/tagArray(4) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/tagArray(5) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/tagArray(6) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/tagArray(7) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/tagArray(8) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/tagArray(9) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/tagArray(10) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/tagArray(11) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/tagArray(12) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/tagArray(13) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/tagArray(14) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/tagArray(15) -radix hexadecimal}} -subitemconfig {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/tagArray(0) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/tagArray(1) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/tagArray(2) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/tagArray(3) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/tagArray(4) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/tagArray(5) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/tagArray(6) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/tagArray(7) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/tagArray(8) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/tagArray(9) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/tagArray(10) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/tagArray(11) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/tagArray(12) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/tagArray(13) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/tagArray(14) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/tagArray(15) {-height 17 -radix hexadecimal}} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/tagArray
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY0 -radix hexadecimal -childformat {{/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/setArray(0) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/setArray(1) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/setArray(2) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/setArray(3) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/setArray(4) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/setArray(5) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/setArray(6) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/setArray(7) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/setArray(8) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/setArray(9) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/setArray(10) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/setArray(11) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/setArray(12) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/setArray(13) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/setArray(14) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/setArray(15) -radix hexadecimal}} -expand -subitemconfig {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/setArray(0) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/setArray(1) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/setArray(2) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/setArray(3) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/setArray(4) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/setArray(5) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/setArray(6) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/setArray(7) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/setArray(8) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/setArray(9) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/setArray(10) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/setArray(11) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/setArray(12) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/setArray(13) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/setArray(14) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/setArray(15) {-height 17 -radix hexadecimal}} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/setArray
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/indexInteger
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY0/nextSetArray
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/CLK
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/nReset
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/WrEn
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/Tag
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/Index
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/WordOffset
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/InputWord
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/InputWordOffset
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/MEM_memWrite
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/OutputWord
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/currentTag
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/Dirty
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/Valid
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/Hit
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/validArray
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/dirtyArray
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY1 -radix hexadecimal -childformat {{/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/tagArray(0) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/tagArray(1) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/tagArray(2) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/tagArray(3) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/tagArray(4) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/tagArray(5) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/tagArray(6) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/tagArray(7) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/tagArray(8) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/tagArray(9) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/tagArray(10) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/tagArray(11) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/tagArray(12) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/tagArray(13) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/tagArray(14) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/tagArray(15) -radix hexadecimal}} -subitemconfig {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/tagArray(0) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/tagArray(1) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/tagArray(2) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/tagArray(3) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/tagArray(4) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/tagArray(5) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/tagArray(6) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/tagArray(7) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/tagArray(8) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/tagArray(9) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/tagArray(10) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/tagArray(11) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/tagArray(12) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/tagArray(13) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/tagArray(14) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/tagArray(15) {-height 17 -radix hexadecimal}} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/tagArray
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY1 -radix hexadecimal -childformat {{/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/setArray(0) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/setArray(1) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/setArray(2) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/setArray(3) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/setArray(4) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/setArray(5) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/setArray(6) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/setArray(7) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/setArray(8) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/setArray(9) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/setArray(10) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/setArray(11) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/setArray(12) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/setArray(13) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/setArray(14) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/setArray(15) -radix hexadecimal}} -expand -subitemconfig {/tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/setArray(0) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/setArray(1) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/setArray(2) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/setArray(3) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/setArray(4) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/setArray(5) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/setArray(6) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/setArray(7) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/setArray(8) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/setArray(9) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/setArray(10) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/setArray(11) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/setArray(12) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/setArray(13) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/setArray(14) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/setArray(15) {-height 17 -radix hexadecimal}} /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/setArray
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/indexInteger
add wave -noupdate -expand -group core1 -expand -group dcache -expand -group WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/DCACHERAM_WAY1/nextSetArray
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/storeWordOffset
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/newHitForHitCounter
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/nReset
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/linkRegMatch
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/hitCounterWriteEnable
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/hitCounterCount
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/hitCounterAddr
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/hit
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/donePooping
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/dcache_WordToStore
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/dMemWrite
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/dMemWait
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/dMemRead
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/dMemDataWrite
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/dMemDataRead
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/dMemAddr
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/cacheWordOffset
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/cacheIndex
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/adMemWrite
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/adMemWait
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/adMemRead
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/adMemDataWrite
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/adMemDataRead
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/adMemAddr
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/WAY1currentTag
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/WAY1_tWrEn
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/WAY1_tValid
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/WAY1_tHit
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/WAY1_tDirty
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/WAY1_readWord
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/WAY0currentTag
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/WAY0_tWrEn
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/WAY0_tValid
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/WAY0_tHit
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/WAY0_tDirty
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/WAY0_readWord
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/MEMStage_LLSC_flag
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/Halt
add wave -noupdate -expand -group core1 -expand -group dcache -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dcacheBlock/CLK
add wave -noupdate -expand -group core1 -radix hexadecimal -childformat {{/tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(1) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(2) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(3) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(4) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(5) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(6) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(7) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(8) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(9) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(10) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(11) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(12) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(13) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(14) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(15) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(16) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(17) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(18) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(19) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(20) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(21) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(22) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(23) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(24) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(25) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(26) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(27) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(28) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(29) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(30) -radix hexadecimal} {/tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(31) -radix hexadecimal}} -subitemconfig {/tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(1) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(2) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(3) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(4) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(5) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(6) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(7) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(8) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(9) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(10) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(11) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(12) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(13) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(14) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(15) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(16) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(17) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(18) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(19) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(20) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(21) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(22) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(23) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(24) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(25) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(26) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(27) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(28) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(29) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(30) {-height 17 -radix hexadecimal} /tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg(31) {-height 17 -radix hexadecimal}} /tb_cpu/DUT/theCPU/MyAwesomeCore1/registerFileBlock/reg
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/iCacheArbiter_aiMemWait
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/iCacheArbiter_aiMemRead
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/iCacheArbiter_aiMemAddr
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/iCacheArbiter_aiMemData
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dCacheArbiter_adMemRead
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dCacheArbiter_adMemWrite
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dCacheArbiter_adMemWait
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dCacheArbiter_adMemAddr
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dCacheArbiter_adMemDataRead
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/dCacheArbiter_adMemDataWrite
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/memoryDumpFinishedSignal
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/arbiterRamSignal_address
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/arbiterRamSignal_data
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/arbiterRamSignal_wren
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/arbiterRamSignal_rden
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/arbiterRamSignal_latency_override
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/arbiterRamSignal_q
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/arbiterRamSignal_memstate
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/arbiterRamSignal_dMemRead
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/arbiterRamSignal_dMemWrite
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/arbiterRamSignal_iMemRead
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/pipelineIFIDWriteEnable
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/pipelineIDEXWriteEnable
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/pipelineEXMEMWriteEnable
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/pipelineMEMWBWriteEnable
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/arbiterPCEnableSignal
add wave -noupdate -expand -group core1 -radix hexadecimal /tb_cpu/DUT/theCPU/MyAwesomeCore1/masterHaltSignal
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 12} {1580 ns} 0}
quietly wave cursor active 1
configure wave -namecolwidth 239
configure wave -valuecolwidth 151
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {965 ns} {23513 ns}
