Analysis & Synthesis report for TopDE-FastCompilation
Fri Jun 23 10:26:52 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis Resource Usage Summary
  8. Analysis & Synthesis Resource Utilization by Entity
  9. Analysis & Synthesis RAM Summary
 10. Analysis & Synthesis DSP Block Usage Summary
 11. Analysis & Synthesis IP Cores Summary
 12. State Machine - |TopDE|IrDA_Interface:IRDA|IrDA_receiver:IrDArx|state
 13. State Machine - |TopDE|SPI_Interface:SDCARD|sd_controller:sd1|return_state
 14. State Machine - |TopDE|SPI_Interface:SDCARD|sd_controller:sd1|state
 15. State Machine - |TopDE|MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|s_ps2_transceiver
 16. State Machine - |TopDE|MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 17. State Machine - |TopDE|MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 18. State Machine - |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|State
 19. State Machine - |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|mLCD_ST
 20. State Machine - |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LCDController:LCDCont0|ST
 21. State Machine - |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mSetup_ST
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Registers Packed Into Inferred Megafunctions
 27. Multiplexer Restructuring Statistics (Restructuring Performed)
 28. Source assignments for DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cvk1:auto_generated|altsyncram_5eg2:altsyncram1
 29. Source assignments for DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_44l1:auto_generated|altsyncram_dfg2:altsyncram1
 30. Source assignments for CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_ird1:auto_generated|altsyncram_o1d2:altsyncram1
 31. Source assignments for CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_bvk1:auto_generated|altsyncram_6eg2:altsyncram1
 32. Source assignments for CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_37l1:auto_generated|altsyncram_clg2:altsyncram1
 33. Source assignments for VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_4id2:auto_generated
 34. Source assignments for Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_0oc1:auto_generated
 35. Source assignments for Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_smc1:auto_generated
 36. Source assignments for SPI_Interface:SDCARD|sd_buffer:SDMemBuffer|altsyncram:altsyncram_component|altsyncram_kko1:auto_generated
 37. Source assignments for Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|altshift_taps:oDATA.accumulator_rtl_0|shift_taps_ojp:auto_generated|altsyncram_mrb1:altsyncram2
 38. Source assignments for Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_njp:auto_generated|altsyncram_krb1:altsyncram2
 39. Parameter Settings for User Entity Instance: CLOCK_Interface:CLKI0|PLL:PLL1|altpll:altpll_component
 40. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_PIPEM:Processor
 41. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg
 42. Parameter Settings for User Entity Instance: DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0
 48. Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|altpll:altpll_component
 49. Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: AudioCODEC_Interface:Audio0|AudioVideo_PLL:av_pll|altpll:altpll_component
 51. Parameter Settings for User Entity Instance: AudioCODEC_Interface:Audio0|I2C_AV_Config:u3
 52. Parameter Settings for User Entity Instance: AudioCODEC_Interface:Audio0|audio_clock:u4
 53. Parameter Settings for User Entity Instance: LCD_Interface:LCD0|LCDStateMachine:LCDSM0
 54. Parameter Settings for User Entity Instance: LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LCDController:LCDCont0
 55. Parameter Settings for User Entity Instance: Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component
 56. Parameter Settings for User Entity Instance: Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1
 58. Parameter Settings for User Entity Instance: MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out
 59. Parameter Settings for User Entity Instance: RS232_Interface:SERIAL0|rs232tx:rs232transmitter
 60. Parameter Settings for User Entity Instance: RS232_Interface:SERIAL0|rs232tx:rs232transmitter|BaudTickGen:tickgen
 61. Parameter Settings for User Entity Instance: RS232_Interface:SERIAL0|rs232rx:rs232receiver
 62. Parameter Settings for User Entity Instance: RS232_Interface:SERIAL0|rs232rx:rs232receiver|BaudTickGen:tickgen
 63. Parameter Settings for User Entity Instance: SPI_Interface:SDCARD|sd_buffer:SDMemBuffer|altsyncram:altsyncram_component
 64. Parameter Settings for User Entity Instance: IrDA_Interface:IRDA|IrDA_receiver:IrDArx
 65. Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|altshift_taps:oDATA.accumulator_rtl_0
 66. Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0
 67. Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|lpm_mult:Mult0
 68. Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|lpm_mult:Mult2
 69. Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|lpm_mult:Mult0
 70. Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|lpm_mult:Mult3
 71. Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|lpm_mult:Mult1
 72. Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|lpm_mult:Mult2
 73. Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|lpm_mult:Mult0
 74. Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|lpm_mult:Mult1
 75. Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Div0
 76. Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_mult:Mult1
 77. Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_mult:Mult0
 78. Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Div1
 79. Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Mod1
 80. Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Mod0
 81. Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|lpm_mult:Mult0
 82. altpll Parameter Settings by Entity Instance
 83. altsyncram Parameter Settings by Entity Instance
 84. altshift_taps Parameter Settings by Entity Instance
 85. lpm_mult Parameter Settings by Entity Instance
 86. Port Connectivity Checks: "lfsr_interface:lfsr|lfsr_word:lfsr"
 87. Port Connectivity Checks: "IrDA_Interface:IRDA|IrDA_receiver:IrDArx"
 88. Port Connectivity Checks: "SPI_Interface:SDCARD|sd_controller:sd1|CLK_Divider:U1"
 89. Port Connectivity Checks: "SPI_Interface:SDCARD|sd_controller:sd1"
 90. Port Connectivity Checks: "RS232_Interface:SERIAL0|rs232rx:rs232receiver|BaudTickGen:tickgen"
 91. Port Connectivity Checks: "RS232_Interface:SERIAL0|rs232rx:rs232receiver"
 92. Port Connectivity Checks: "MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1"
 93. Port Connectivity Checks: "MousePS2_Interface:MOUSE0|mouse_hugo:mouse1"
 94. Port Connectivity Checks: "Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1"
 95. Port Connectivity Checks: "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|Mixer:mixer"
 96. Port Connectivity Checks: "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable"
 97. Port Connectivity Checks: "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController"
 98. Port Connectivity Checks: "Sintetizador_Interface:SINT0|Sintetizador:S1"
 99. Port Connectivity Checks: "AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0"
100. Port Connectivity Checks: "AudioCODEC_Interface:Audio0|AudioVideo_PLL:av_pll"
101. Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA"
102. Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx"
103. Port Connectivity Checks: "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0"
104. Port Connectivity Checks: "CPU:CPU0|Datapath_PIPEM:Processor|MemLoad:MemLoad0"
105. Port Connectivity Checks: "CPU:CPU0|Datapath_PIPEM:Processor|MemStore:MemStore0"
106. Port Connectivity Checks: "CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit"
107. Port Connectivity Checks: "CPU:CPU0|Datapath_PIPEM:Processor|ALUControl:ALUControlunit"
108. Port Connectivity Checks: "CPU:CPU0|Datapath_PIPEM:Processor|HazardUnitM:hUnit"
109. Port Connectivity Checks: "CPU:CPU0|Datapath_PIPEM:Processor"
110. Port Connectivity Checks: "CPU:CPU0"
111. Port Connectivity Checks: "CLOCK_Interface:CLKI0|PLL:PLL1"
112. Port Connectivity Checks: "CLOCK_Interface:CLKI0"
113. In-System Memory Content Editor Settings
114. Elapsed Time Per Partition
115. Analysis & Synthesis Messages
116. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 23 10:26:51 2017      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; TopDE-FastCompilation                      ;
; Top-level Entity Name              ; TopDE                                      ;
; Family                             ; Cyclone II                                 ;
; Total logic elements               ; 17,448                                     ;
;     Total combinational functions  ; 15,745                                     ;
;     Dedicated logic registers      ; 4,006                                      ;
; Total registers                    ; 4006                                       ;
; Total pins                         ; 568                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 853,691                                    ;
; Embedded Multiplier 9-bit elements ; 34                                         ;
; Total PLLs                         ; 3                                          ;
+------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                           ;
+----------------------------------------------------------------------------+--------------------+-----------------------+
; Option                                                                     ; Setting            ; Default Value         ;
+----------------------------------------------------------------------------+--------------------+-----------------------+
; Device                                                                     ; EP2C70F896C6       ;                       ;
; Top-level entity name                                                      ; TopDE              ; TopDE-FastCompilation ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX         ;
; Use smart compilation                                                      ; On                 ; Off                   ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                       ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001          ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                    ;
; Enable compact report table                                                ; Off                ; Off                   ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                  ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                   ;
; Preserve fewer node names                                                  ; On                 ; On                    ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                   ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993             ;
; State Machine Processing                                                   ; Auto               ; Auto                  ;
; Safe State Machine                                                         ; Off                ; Off                   ;
; Extract Verilog State Machines                                             ; On                 ; On                    ;
; Extract VHDL State Machines                                                ; On                 ; On                    ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                   ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                  ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                   ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                    ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                    ;
; Parallel Synthesis                                                         ; On                 ; On                    ;
; DSP Block Balancing                                                        ; Auto               ; Auto                  ;
; NOT Gate Push-Back                                                         ; On                 ; On                    ;
; Power-Up Don't Care                                                        ; On                 ; On                    ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                   ;
; Remove Duplicate Registers                                                 ; On                 ; On                    ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                   ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                   ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                   ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                   ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                   ;
; Ignore SOFT Buffers                                                        ; On                 ; On                    ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                   ;
; Optimization Technique                                                     ; Balanced           ; Balanced              ;
; Carry Chain Length                                                         ; 70                 ; 70                    ;
; Auto Carry Chains                                                          ; On                 ; On                    ;
; Auto Open-Drain Pins                                                       ; On                 ; On                    ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                   ;
; Auto ROM Replacement                                                       ; On                 ; On                    ;
; Auto RAM Replacement                                                       ; On                 ; On                    ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                  ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                  ;
; Auto Clock Enable Replacement                                              ; On                 ; On                    ;
; Strict RAM Replacement                                                     ; Off                ; Off                   ;
; Allow Synchronous Control Signals                                          ; On                 ; On                    ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                   ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                   ;
; Auto Resource Sharing                                                      ; Off                ; Off                   ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                   ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                   ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                   ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                    ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                   ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                   ;
; Report Parameter Settings                                                  ; On                 ; On                    ;
; Report Source Assignments                                                  ; On                 ; On                    ;
; Report Connectivity Checks                                                 ; On                 ; On                    ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                   ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                     ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation    ;
; HDL message level                                                          ; Level2             ; Level2                ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                   ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                  ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                  ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                   ;
; Clock MUX Protection                                                       ; On                 ; On                    ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                   ;
; Block Design Naming                                                        ; Auto               ; Auto                  ;
; SDC constraint protection                                                  ; Off                ; Off                   ;
; Synthesis Effort                                                           ; Auto               ; Auto                  ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                    ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                   ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium                ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                  ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                    ;
; Synthesis Seed                                                             ; 1                  ; 1                     ;
+----------------------------------------------------------------------------+--------------------+-----------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+----------------------+--------------------------+
; Name                 ; Setting                  ;
+----------------------+--------------------------+
; CYCLONEII_SAFE_WRITE ; "VERIFIED_SAFE"          ;
+----------------------+--------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                ;
+---------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                             ; Library ;
+---------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; TopDE.v                               ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/TopDE.v                               ;         ;
; Parametros.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Parametros.v                          ;         ;
; CPU/CPU.v                             ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/CPU/CPU.v                             ;         ;
; CPU/Datapath_PIPEM.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/CPU/Datapath_PIPEM.v                  ;         ;
; CPU/Control_PIPEM.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/CPU/Control_PIPEM.v                   ;         ;
; CPU/ForwardUnitM.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/CPU/ForwardUnitM.v                    ;         ;
; CPU/HazardUnitM.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/CPU/HazardUnitM.v                     ;         ;
; CPU/Registers.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/CPU/Registers.v                       ;         ;
; CPU/ALU.v                             ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/CPU/ALU.v                             ;         ;
; CPU/ALUControl.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/CPU/ALUControl.v                      ;         ;
; Tempo/CLOCK_Interface.v               ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Tempo/CLOCK_Interface.v               ;         ;
; Tempo/reset_delay.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Tempo/reset_delay.v                   ;         ;
; Tempo/PLL.v                           ; yes             ; User Wizard-Generated File             ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Tempo/PLL.v                           ;         ;
; Tempo/oneshot.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Tempo/oneshot.v                       ;         ;
; Tempo/mono.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Tempo/mono.v                          ;         ;
; Tempo/Break_Interface.v               ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Tempo/Break_Interface.v               ;         ;
; Memoria/CodeMemory_Interface.v        ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Memoria/CodeMemory_Interface.v        ;         ;
; Memoria/DataMemory_Interface.v        ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Memoria/DataMemory_Interface.v        ;         ;
; Memoria/SRAM_Interface.v              ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Memoria/SRAM_Interface.v              ;         ;
; Memoria/MemLoad.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Memoria/MemLoad.v                     ;         ;
; Memoria/MemStore.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Memoria/MemStore.v                    ;         ;
; Memoria/UserDataBlock.v               ; yes             ; User Wizard-Generated File             ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Memoria/UserDataBlock.v               ;         ;
; Memoria/UserCodeBlock.v               ; yes             ; User Wizard-Generated File             ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Memoria/UserCodeBlock.v               ;         ;
; Memoria/SysDataBlock.v                ; yes             ; User Wizard-Generated File             ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Memoria/SysDataBlock.v                ;         ;
; Memoria/SysCodeBlock.v                ; yes             ; User Wizard-Generated File             ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Memoria/SysCodeBlock.v                ;         ;
; Memoria/BootBlock.v                   ; yes             ; User Wizard-Generated File             ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Memoria/BootBlock.v                   ;         ;
; VGA/VGA_Interface.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/VGA/VGA_Interface.v                   ;         ;
; VGA/RegDisplay.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/VGA/RegDisplay.v                      ;         ;
; VGA/HexFont.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/VGA/HexFont.v                         ;         ;
; VGA/VgaPll.v                          ; yes             ; User Wizard-Generated File             ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/VGA/VgaPll.v                          ;         ;
; VGA/VgaAdapter.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/VGA/VgaAdapter.v                      ;         ;
; VGA/MemoryVGA.v                       ; yes             ; User Wizard-Generated File             ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/VGA/MemoryVGA.v                       ;         ;
; Sintetizador/Sintetizador_Interface.v ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Sintetizador/Sintetizador_Interface.v ;         ;
; Sintetizador/Sintetizador.v           ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Sintetizador/Sintetizador.v           ;         ;
; Sintetizador/SineTable.v              ; yes             ; User Wizard-Generated File             ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Sintetizador/SineTable.v              ;         ;
; Sintetizador/NoteTable.v              ; yes             ; User Wizard-Generated File             ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Sintetizador/NoteTable.v              ;         ;
; Sintetizador/Synthesizer.sv           ; yes             ; User SystemVerilog HDL File            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Sintetizador/Synthesizer.sv           ;         ;
; Sintetizador/SineCalculator.sv        ; yes             ; User SystemVerilog HDL File            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Sintetizador/SineCalculator.sv        ;         ;
; Sintetizador/Oscillator.sv            ; yes             ; User SystemVerilog HDL File            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Sintetizador/Oscillator.sv            ;         ;
; Sintetizador/Note.sv                  ; yes             ; User SystemVerilog HDL File            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Sintetizador/Note.sv                  ;         ;
; Sintetizador/Filter.sv                ; yes             ; User SystemVerilog HDL File            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Sintetizador/Filter.sv                ;         ;
; Sintetizador/Envelope.sv              ; yes             ; User SystemVerilog HDL File            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Sintetizador/Envelope.sv              ;         ;
; Sintetizador/Channel.sv               ; yes             ; User SystemVerilog HDL File            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Sintetizador/Channel.sv               ;         ;
; Sintetizador/sine.mif                 ; yes             ; User Memory Initialization File        ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Sintetizador/sine.mif                 ;         ;
; Sintetizador/notes.mif                ; yes             ; User Memory Initialization File        ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Sintetizador/notes.mif                ;         ;
; Sintetizador/SyscallSynthControl.sv   ; yes             ; User SystemVerilog HDL File            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Sintetizador/SyscallSynthControl.sv   ;         ;
; RS232/RS232_Interface.v               ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/RS232/RS232_Interface.v               ;         ;
; RS232/async.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/RS232/async.v                         ;         ;
; PS2/TecladoPS2_Interface.v            ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/PS2/TecladoPS2_Interface.v            ;         ;
; PS2/MousePS2_Interface.v              ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/PS2/MousePS2_Interface.v              ;         ;
; PS2/PS2_Controller.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/PS2/PS2_Controller.v                  ;         ;
; PS2/mouse_hugo.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/PS2/mouse_hugo.v                      ;         ;
; PS2/keyboard.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/PS2/keyboard.v                        ;         ;
; PS2/Altera_UP_PS2_Data_In.v           ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/PS2/Altera_UP_PS2_Data_In.v           ;         ;
; PS2/Altera_UP_PS2_Command_Out.v       ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/PS2/Altera_UP_PS2_Command_Out.v       ;         ;
; LCD/LCD_Interface.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/LCD/LCD_Interface.v                   ;         ;
; LCD/LCDStateMachine.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/LCD/LCDStateMachine.v                 ;         ;
; LCD/LCDController.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/LCD/LCDController.v                   ;         ;
; Display7/Display7_Interface.v         ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Display7/Display7_Interface.v         ;         ;
; Display7/decoder7.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Display7/decoder7.v                   ;         ;
; CartaoSD/sd_controller.vhd            ; yes             ; User VHDL File                         ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/CartaoSD/sd_controller.vhd            ;         ;
; CartaoSD/spi_interface.v              ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/CartaoSD/spi_interface.v              ;         ;
; CartaoSD/clk_div.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/CartaoSD/clk_div.v                    ;         ;
; CartaoSD/sd_buffer.v                  ; yes             ; User Wizard-Generated File             ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/CartaoSD/sd_buffer.v                  ;         ;
; AudioCODEC/AudioCODEC_Interface.v     ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/AudioCODEC/AudioCODEC_Interface.v     ;         ;
; AudioCODEC/I2C_Controller.v           ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/AudioCODEC/I2C_Controller.v           ;         ;
; AudioCODEC/I2C_AV_Config.v            ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/AudioCODEC/I2C_AV_Config.v            ;         ;
; AudioCODEC/audio_converter.v          ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/AudioCODEC/audio_converter.v          ;         ;
; AudioCODEC/audio_clock.v              ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/AudioCODEC/audio_clock.v              ;         ;
; AudioCODEC/AudioVideo_PLL.v           ; yes             ; User Wizard-Generated File             ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/AudioCODEC/AudioVideo_PLL.v           ;         ;
; IrDA/IrDA_Interface.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/IrDA/IrDA_Interface.v                 ;         ;
; IrDA/IrDA_receiver.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/IrDA/IrDA_receiver.v                  ;         ;
; stopwatch/STOPWATCH_Interface.v       ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/stopwatch/STOPWATCH_Interface.v       ;         ;
; stopwatch/Stopwatch_divider_clk.v     ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/stopwatch/Stopwatch_divider_clk.v     ;         ;
; lfsr/lfsr_interface.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/lfsr/lfsr_interface.v                 ;         ;
; lfsr/ifsr_word.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/lfsr/ifsr_word.v                      ;         ;
; altpll.tdf                            ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf                                                ;         ;
; aglobal130.inc                        ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc                                            ;         ;
; stratix_pll.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_pll.inc                                           ;         ;
; stratixii_pll.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/stratixii_pll.inc                                         ;         ;
; cycloneii_pll.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                         ;         ;
; altsyncram.tdf                        ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf                                            ;         ;
; stratix_ram_block.inc                 ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                     ;         ;
; lpm_mux.inc                           ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc                                               ;         ;
; lpm_decode.inc                        ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc                                            ;         ;
; a_rdenreg.inc                         ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc                                             ;         ;
; altrom.inc                            ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc                                                ;         ;
; altram.inc                            ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altram.inc                                                ;         ;
; altdpram.inc                          ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc                                              ;         ;
; db/altsyncram_cvk1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/altsyncram_cvk1.tdf                ;         ;
; db/altsyncram_5eg2.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/altsyncram_5eg2.tdf                ;         ;
; user_data.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/user_data.mif                         ;         ;
; sld_mod_ram_rom.vhd                   ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                       ;         ;
; sld_rom_sr.vhd                        ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                            ;         ;
; db/altsyncram_44l1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/altsyncram_44l1.tdf                ;         ;
; db/altsyncram_dfg2.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/altsyncram_dfg2.tdf                ;         ;
; system_data.mif                       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/system_data.mif                       ;         ;
; db/altsyncram_ird1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/altsyncram_ird1.tdf                ;         ;
; db/altsyncram_o1d2.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/altsyncram_o1d2.tdf                ;         ;
; bootloader.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/bootloader.mif                        ;         ;
; db/altsyncram_bvk1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/altsyncram_bvk1.tdf                ;         ;
; db/altsyncram_6eg2.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/altsyncram_6eg2.tdf                ;         ;
; user_code.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/user_code.mif                         ;         ;
; db/altsyncram_37l1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/altsyncram_37l1.tdf                ;         ;
; db/altsyncram_clg2.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/altsyncram_clg2.tdf                ;         ;
; system_code.mif                       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/system_code.mif                       ;         ;
; db/altsyncram_4id2.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/altsyncram_4id2.tdf                ;         ;
; ../VGA/gba.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/VGA/gba.mif                           ;         ;
; db/decode_6oa.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/decode_6oa.tdf                     ;         ;
; db/mux_3kb.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/mux_3kb.tdf                        ;         ;
; db/altsyncram_0oc1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/altsyncram_0oc1.tdf                ;         ;
; db/altsyncram_smc1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/altsyncram_smc1.tdf                ;         ;
; db/altsyncram_kko1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/altsyncram_kko1.tdf                ;         ;
; sld_hub.vhd                           ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/sld_hub.vhd                                               ;         ;
; sld_jtag_hub.vhd                      ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                          ;         ;
; altshift_taps.tdf                     ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altshift_taps.tdf                                         ;         ;
; lpm_counter.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.inc                                           ;         ;
; lpm_compare.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.inc                                           ;         ;
; lpm_constant.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_constant.inc                                          ;         ;
; db/shift_taps_ojp.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/shift_taps_ojp.tdf                 ;         ;
; db/altsyncram_mrb1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/altsyncram_mrb1.tdf                ;         ;
; db/cntr_okf.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/cntr_okf.tdf                       ;         ;
; db/cmpr_7cc.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/cmpr_7cc.tdf                       ;         ;
; db/shift_taps_njp.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/shift_taps_njp.tdf                 ;         ;
; db/altsyncram_krb1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/altsyncram_krb1.tdf                ;         ;
; db/cntr_nkf.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/cntr_nkf.tdf                       ;         ;
; lpm_mult.tdf                          ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf                                              ;         ;
; lpm_add_sub.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                           ;         ;
; multcore.inc                          ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/multcore.inc                                              ;         ;
; bypassff.inc                          ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/bypassff.inc                                              ;         ;
; altshift.inc                          ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altshift.inc                                              ;         ;
; db/mult_7ct.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/mult_7ct.tdf                       ;         ;
; db/mult_o5t.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/mult_o5t.tdf                       ;         ;
; db/mult_47t.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/mult_47t.tdf                       ;         ;
; db/mult_oat.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/mult_oat.tdf                       ;         ;
; db/mult_h1t.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/mult_h1t.tdf                       ;         ;
; db/mult_dct.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/mult_dct.tdf                       ;         ;
; multcore.tdf                          ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/multcore.tdf                                              ;         ;
; csa_add.inc                           ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/csa_add.inc                                               ;         ;
; mpar_add.inc                          ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.inc                                              ;         ;
; muleabz.inc                           ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/muleabz.inc                                               ;         ;
; mul_lfrg.inc                          ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/mul_lfrg.inc                                              ;         ;
; mul_boothc.inc                        ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/mul_boothc.inc                                            ;         ;
; alt_ded_mult.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/alt_ded_mult.inc                                          ;         ;
; alt_ded_mult_y.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                        ;         ;
; dffpipe.inc                           ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/dffpipe.inc                                               ;         ;
; mpar_add.tdf                          ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf                                              ;         ;
; lpm_add_sub.tdf                       ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                           ;         ;
; addcore.inc                           ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/addcore.inc                                               ;         ;
; look_add.inc                          ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/look_add.inc                                              ;         ;
; alt_stratix_add_sub.inc               ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                   ;         ;
; db/add_sub_3ch.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/add_sub_3ch.tdf                    ;         ;
; altshift.tdf                          ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altshift.tdf                                              ;         ;
; lpm_divide.tdf                        ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_divide.tdf                                            ;         ;
; abs_divider.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/abs_divider.inc                                           ;         ;
; sign_div_unsign.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                       ;         ;
; db/lpm_divide_nto.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/lpm_divide_nto.tdf                 ;         ;
; db/abs_divider_4dg.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/abs_divider_4dg.tdf                ;         ;
; db/alt_u_div_k5f.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/alt_u_div_k5f.tdf                  ;         ;
; db/add_sub_lkc.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/add_sub_lkc.tdf                    ;         ;
; db/add_sub_mkc.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/add_sub_mkc.tdf                    ;         ;
; db/lpm_abs_0s9.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/lpm_abs_0s9.tdf                    ;         ;
; db/mult_l8t.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/mult_l8t.tdf                       ;         ;
; db/mult_i1t.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/mult_i1t.tdf                       ;         ;
; db/lpm_divide_vfm.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/lpm_divide_vfm.tdf                 ;         ;
; db/sign_div_unsign_9nh.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/sign_div_unsign_9nh.tdf            ;         ;
; db/lpm_divide_28m.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/lpm_divide_28m.tdf                 ;         ;
; db/lpm_divide_qlo.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/lpm_divide_qlo.tdf                 ;         ;
; db/add_sub_2ch.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/add_sub_2ch.tdf                    ;         ;
; db/add_sub_6ch.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/db/add_sub_6ch.tdf                    ;         ;
+---------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                             ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Estimated Total logic elements              ; 17,448                    ;
;                                             ;                           ;
; Total combinational functions               ; 15745                     ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 8672                      ;
;     -- 3 input functions                    ; 5228                      ;
;     -- <=2 input functions                  ; 1845                      ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 11787                     ;
;     -- arithmetic mode                      ; 3958                      ;
;                                             ;                           ;
; Total registers                             ; 4006                      ;
;     -- Dedicated logic registers            ; 4006                      ;
;     -- I/O registers                        ; 0                         ;
;                                             ;                           ;
; I/O pins                                    ; 568                       ;
; Total memory bits                           ; 853691                    ;
; Embedded Multiplier 9-bit elements          ; 34                        ;
; Total PLLs                                  ; 3                         ;
;     -- PLLs                                 ; 3                         ;
;                                             ;                           ;
; Maximum fan-out node                        ; CLOCK_Interface:CLKI0|CLK ;
; Maximum fan-out                             ; 1527                      ;
; Total fan-out                               ; 78023                     ;
; Average fan-out                             ; 3.74                      ;
+---------------------------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                       ; Library Name ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |TopDE                                                                 ; 15745 (94)        ; 4006 (0)     ; 853691      ; 34           ; 4       ; 15        ; 568  ; 0            ; |TopDE                                                                                                                                                                                                                                    ;              ;
;    |AudioCODEC_Interface:Audio0|                                       ; 482 (197)         ; 250 (106)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0                                                                                                                                                                                                        ;              ;
;       |AudioVideo_PLL:av_pll|                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|AudioVideo_PLL:av_pll                                                                                                                                                                                  ;              ;
;          |altpll:altpll_component|                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|AudioVideo_PLL:av_pll|altpll:altpll_component                                                                                                                                                          ;              ;
;       |I2C_AV_Config:u3|                                               ; 165 (116)         ; 73 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3                                                                                                                                                                                       ;              ;
;          |I2C_Controller:u0|                                           ; 49 (49)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0                                                                                                                                                                     ;              ;
;       |Reset_Delay:r0|                                                 ; 28 (28)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|Reset_Delay:r0                                                                                                                                                                                         ;              ;
;       |audio_clock:u4|                                                 ; 17 (17)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4                                                                                                                                                                                         ;              ;
;       |audio_converter:u5|                                             ; 75 (75)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|audio_converter:u5                                                                                                                                                                                     ;              ;
;    |Break_Interface:breakker|                                          ; 7 (7)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Break_Interface:breakker                                                                                                                                                                                                           ;              ;
;    |CLOCK_Interface:CLKI0|                                             ; 146 (68)          ; 76 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLKI0                                                                                                                                                                                                              ;              ;
;       |PLL:PLL1|                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLKI0|PLL:PLL1                                                                                                                                                                                                     ;              ;
;          |altpll:altpll_component|                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLKI0|PLL:PLL1|altpll:altpll_component                                                                                                                                                                             ;              ;
;       |mono:Timmer10|                                                  ; 78 (78)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLKI0|mono:Timmer10                                                                                                                                                                                                ;              ;
;    |CPU:CPU0|                                                          ; 9822 (0)          ; 1442 (0)     ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |TopDE|CPU:CPU0                                                                                                                                                                                                                           ;              ;
;       |Datapath_PIPEM:Processor|                                       ; 9822 (929)        ; 1442 (386)   ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor                                                                                                                                                                                                  ;              ;
;          |ALU:ALUunit|                                                 ; 6639 (1882)       ; 64 (64)      ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit                                                                                                                                                                                      ;              ;
;             |lpm_divide:Div0|                                          ; 1148 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Div0                                                                                                                                                                      ;              ;
;                |lpm_divide_nto:auto_generated|                         ; 1148 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Div0|lpm_divide_nto:auto_generated                                                                                                                                        ;              ;
;                   |abs_divider_4dg:divider|                            ; 1148 (59)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider                                                                                                                ;              ;
;                      |alt_u_div_k5f:divider|                           ; 1063 (1060)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider                                                                                          ;              ;
;                         |add_sub_lkc:add_sub_0|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_lkc:add_sub_0                                                                    ;              ;
;                         |add_sub_mkc:add_sub_1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1                                                                    ;              ;
;                      |lpm_abs_0s9:my_abs_den|                          ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den                                                                                         ;              ;
;                      |lpm_abs_0s9:my_abs_num|                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num                                                                                         ;              ;
;             |lpm_divide:Div1|                                          ; 1074 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Div1                                                                                                                                                                      ;              ;
;                |lpm_divide_vfm:auto_generated|                         ; 1074 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Div1|lpm_divide_vfm:auto_generated                                                                                                                                        ;              ;
;                   |sign_div_unsign_9nh:divider|                        ; 1074 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider                                                                                                            ;              ;
;                      |alt_u_div_k5f:divider|                           ; 1074 (1073)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider                                                                                      ;              ;
;                         |add_sub_mkc:add_sub_1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1                                                                ;              ;
;             |lpm_divide:Mod0|                                          ; 1275 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Mod0                                                                                                                                                                      ;              ;
;                |lpm_divide_qlo:auto_generated|                         ; 1275 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Mod0|lpm_divide_qlo:auto_generated                                                                                                                                        ;              ;
;                   |abs_divider_4dg:divider|                            ; 1275 (64)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider                                                                                                                ;              ;
;                      |alt_u_div_k5f:divider|                           ; 1133 (1133)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider                                                                                          ;              ;
;                      |lpm_abs_0s9:my_abs_den|                          ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den                                                                                         ;              ;
;                      |lpm_abs_0s9:my_abs_num|                          ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num                                                                                         ;              ;
;             |lpm_divide:Mod1|                                          ; 1089 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Mod1                                                                                                                                                                      ;              ;
;                |lpm_divide_28m:auto_generated|                         ; 1089 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Mod1|lpm_divide_28m:auto_generated                                                                                                                                        ;              ;
;                   |sign_div_unsign_9nh:divider|                        ; 1089 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Mod1|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider                                                                                                            ;              ;
;                      |alt_u_div_k5f:divider|                           ; 1089 (1089)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Mod1|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider                                                                                      ;              ;
;             |lpm_mult:Mult0|                                           ; 92 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_mult:Mult0                                                                                                                                                                       ;              ;
;                |mult_i1t:auto_generated|                               ; 92 (92)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_mult:Mult0|mult_i1t:auto_generated                                                                                                                                               ;              ;
;             |lpm_mult:Mult1|                                           ; 79 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_mult:Mult1                                                                                                                                                                       ;              ;
;                |mult_l8t:auto_generated|                               ; 79 (79)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_mult:Mult1|mult_l8t:auto_generated                                                                                                                                               ;              ;
;          |ALUControl:ALUControlunit|                                   ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALUControl:ALUControlunit                                                                                                                                                                        ;              ;
;          |Control_PIPEM:Controlunit|                                   ; 57 (57)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Control_PIPEM:Controlunit                                                                                                                                                                        ;              ;
;          |ForwardUnitM:fUnit|                                          ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ForwardUnitM:fUnit                                                                                                                                                                               ;              ;
;          |HazardUnitM:hUnit|                                           ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|HazardUnitM:hUnit                                                                                                                                                                                ;              ;
;          |MemLoad:MemLoad0|                                            ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|MemLoad:MemLoad0                                                                                                                                                                                 ;              ;
;          |MemStore:MemStore0|                                          ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|MemStore:MemStore0                                                                                                                                                                               ;              ;
;          |Registers:memReg|                                            ; 2076 (2076)       ; 992 (992)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg                                                                                                                                                                                 ;              ;
;    |CodeMemory_Interface:MEMCODE|                                      ; 389 (107)         ; 188 (0)      ; 135168      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE                                                                                                                                                                                                       ;              ;
;       |BootBlock:BB0|                                                  ; 89 (0)            ; 60 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0                                                                                                                                                                                         ;              ;
;          |altsyncram:altsyncram_component|                             ; 89 (0)            ; 60 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component                                                                                                                                                         ;              ;
;             |altsyncram_ird1:auto_generated|                           ; 89 (0)            ; 60 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_ird1:auto_generated                                                                                                                          ;              ;
;                |altsyncram_o1d2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_ird1:auto_generated|altsyncram_o1d2:altsyncram1                                                                                              ;              ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 89 (68)           ; 60 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_ird1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                ;              ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_ird1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                             ;              ;
;       |SysCodeBlock:MB1|                                               ; 97 (0)            ; 64 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1                                                                                                                                                                                      ;              ;
;          |altsyncram:altsyncram_component|                             ; 97 (0)            ; 64 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component                                                                                                                                                      ;              ;
;             |altsyncram_37l1:auto_generated|                           ; 97 (0)            ; 64 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_37l1:auto_generated                                                                                                                       ;              ;
;                |altsyncram_clg2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_37l1:auto_generated|altsyncram_clg2:altsyncram1                                                                                           ;              ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 97 (72)           ; 64 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_37l1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                             ;              ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 25 (25)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_37l1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                          ;              ;
;       |UserCodeBlock:MB0|                                              ; 96 (0)            ; 64 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0                                                                                                                                                                                     ;              ;
;          |altsyncram:altsyncram_component|                             ; 96 (0)            ; 64 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component                                                                                                                                                     ;              ;
;             |altsyncram_bvk1:auto_generated|                           ; 96 (0)            ; 64 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_bvk1:auto_generated                                                                                                                      ;              ;
;                |altsyncram_6eg2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_bvk1:auto_generated|altsyncram_6eg2:altsyncram1                                                                                          ;              ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 96 (72)           ; 64 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_bvk1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                            ;              ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_bvk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                         ;              ;
;    |DataMemory_Interface:MEMDATA|                                      ; 240 (52)          ; 126 (0)      ; 81920       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA                                                                                                                                                                                                       ;              ;
;       |SysDataBlock:MB1|                                               ; 94 (0)            ; 62 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1                                                                                                                                                                                      ;              ;
;          |altsyncram:altsyncram_component|                             ; 94 (0)            ; 62 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component                                                                                                                                                      ;              ;
;             |altsyncram_44l1:auto_generated|                           ; 94 (0)            ; 62 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_44l1:auto_generated                                                                                                                       ;              ;
;                |altsyncram_dfg2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_44l1:auto_generated|altsyncram_dfg2:altsyncram1                                                                                           ;              ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 94 (70)           ; 62 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_44l1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                             ;              ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_44l1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                          ;              ;
;       |UserDataBlock:MB0|                                              ; 94 (0)            ; 64 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0                                                                                                                                                                                     ;              ;
;          |altsyncram:altsyncram_component|                             ; 94 (0)            ; 64 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component                                                                                                                                                     ;              ;
;             |altsyncram_cvk1:auto_generated|                           ; 94 (0)            ; 64 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cvk1:auto_generated                                                                                                                      ;              ;
;                |altsyncram_5eg2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cvk1:auto_generated|altsyncram_5eg2:altsyncram1                                                                                          ;              ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 94 (72)           ; 64 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cvk1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                            ;              ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cvk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                         ;              ;
;    |Display7_Interface:DisplayI7|                                      ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Display7_Interface:DisplayI7                                                                                                                                                                                                       ;              ;
;       |Decoder7:Dec0|                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Display7_Interface:DisplayI7|Decoder7:Dec0                                                                                                                                                                                         ;              ;
;       |Decoder7:Dec1|                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Display7_Interface:DisplayI7|Decoder7:Dec1                                                                                                                                                                                         ;              ;
;       |Decoder7:Dec2|                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Display7_Interface:DisplayI7|Decoder7:Dec2                                                                                                                                                                                         ;              ;
;       |Decoder7:Dec3|                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Display7_Interface:DisplayI7|Decoder7:Dec3                                                                                                                                                                                         ;              ;
;       |Decoder7:Dec4|                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Display7_Interface:DisplayI7|Decoder7:Dec4                                                                                                                                                                                         ;              ;
;       |Decoder7:Dec5|                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Display7_Interface:DisplayI7|Decoder7:Dec5                                                                                                                                                                                         ;              ;
;       |Decoder7:Dec6|                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Display7_Interface:DisplayI7|Decoder7:Dec6                                                                                                                                                                                         ;              ;
;       |Decoder7:Dec7|                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Display7_Interface:DisplayI7|Decoder7:Dec7                                                                                                                                                                                         ;              ;
;    |IrDA_Interface:IRDA|                                               ; 183 (37)          ; 163 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|IrDA_Interface:IRDA                                                                                                                                                                                                                ;              ;
;       |IrDA_receiver:IrDArx|                                           ; 146 (146)         ; 163 (163)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|IrDA_Interface:IRDA|IrDA_receiver:IrDArx                                                                                                                                                                                           ;              ;
;    |LCD_Interface:LCD0|                                                ; 993 (74)          ; 360 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|LCD_Interface:LCD0                                                                                                                                                                                                                 ;              ;
;       |LCDStateMachine:LCDSM0|                                         ; 919 (898)         ; 360 (347)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0                                                                                                                                                                                          ;              ;
;          |LCDController:LCDCont0|                                      ; 21 (21)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LCDController:LCDCont0                                                                                                                                                                   ;              ;
;    |MousePS2_Interface:MOUSE0|                                         ; 340 (1)           ; 238 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MousePS2_Interface:MOUSE0                                                                                                                                                                                                          ;              ;
;       |mouse_hugo:mouse1|                                              ; 339 (141)         ; 238 (131)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MousePS2_Interface:MOUSE0|mouse_hugo:mouse1                                                                                                                                                                                        ;              ;
;          |PS2_Controller:CONT_1|                                       ; 198 (36)          ; 107 (16)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1                                                                                                                                                                  ;              ;
;             |Altera_UP_PS2_Command_Out:PS2_Command_Out|                ; 133 (133)         ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out                                                                                                                        ;              ;
;             |Altera_UP_PS2_Data_In:PS2_Data_In|                        ; 29 (29)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Data_In:PS2_Data_In                                                                                                                                ;              ;
;    |RS232_Interface:SERIAL0|                                           ; 127 (9)           ; 113 (17)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|RS232_Interface:SERIAL0                                                                                                                                                                                                            ;              ;
;       |rs232rx:rs232receiver|                                          ; 78 (20)           ; 67 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|RS232_Interface:SERIAL0|rs232rx:rs232receiver                                                                                                                                                                                      ;              ;
;          |BaudTickGen:tickgen|                                         ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|RS232_Interface:SERIAL0|rs232rx:rs232receiver|BaudTickGen:tickgen                                                                                                                                                                  ;              ;
;          |pulso:px|                                                    ; 44 (44)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|RS232_Interface:SERIAL0|rs232rx:rs232receiver|pulso:px                                                                                                                                                                             ;              ;
;       |rs232tx:rs232transmitter|                                       ; 40 (23)           ; 29 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|RS232_Interface:SERIAL0|rs232tx:rs232transmitter                                                                                                                                                                                   ;              ;
;          |BaudTickGen:tickgen|                                         ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|RS232_Interface:SERIAL0|rs232tx:rs232transmitter|BaudTickGen:tickgen                                                                                                                                                               ;              ;
;    |SPI_Interface:SDCARD|                                              ; 292 (64)          ; 198 (40)     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|SPI_Interface:SDCARD                                                                                                                                                                                                               ;              ;
;       |sd_buffer:SDMemBuffer|                                          ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|SPI_Interface:SDCARD|sd_buffer:SDMemBuffer                                                                                                                                                                                         ;              ;
;          |altsyncram:altsyncram_component|                             ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|SPI_Interface:SDCARD|sd_buffer:SDMemBuffer|altsyncram:altsyncram_component                                                                                                                                                         ;              ;
;             |altsyncram_kko1:auto_generated|                           ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|SPI_Interface:SDCARD|sd_buffer:SDMemBuffer|altsyncram:altsyncram_component|altsyncram_kko1:auto_generated                                                                                                                          ;              ;
;       |sd_controller:sd1|                                              ; 228 (218)         ; 158 (151)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|SPI_Interface:SDCARD|sd_controller:sd1                                                                                                                                                                                             ;              ;
;          |CLK_Divider:U1|                                              ; 10 (10)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|SPI_Interface:SDCARD|sd_controller:sd1|CLK_Divider:U1                                                                                                                                                                              ;              ;
;    |SRAM_Interface:SRAM0|                                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|SRAM_Interface:SRAM0                                                                                                                                                                                                               ;              ;
;    |STOPWATCH_Interface:stopwatch|                                     ; 70 (41)           ; 50 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|STOPWATCH_Interface:stopwatch                                                                                                                                                                                                      ;              ;
;       |Stopwatch_divider_clk:divider|                                  ; 29 (29)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|STOPWATCH_Interface:stopwatch|Stopwatch_divider_clk:divider                                                                                                                                                                        ;              ;
;    |Sintetizador_Interface:SINT0|                                      ; 1116 (52)         ; 488 (0)      ; 18107       ; 18           ; 4       ; 7         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0                                                                                                                                                                                                       ;              ;
;       |Sintetizador:S1|                                                ; 551 (0)           ; 121 (16)     ; 18107       ; 18           ; 4       ; 7         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1                                                                                                                                                                                       ;              ;
;          |PolyphonicSynthesizer:synth|                                 ; 551 (0)           ; 105 (39)     ; 18107       ; 18           ; 4       ; 7         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth                                                                                                                                                           ;              ;
;             |ChannelBank:channelBank|                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank                                                                                                                                   ;              ;
;             |Mixer:mixer|                                              ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|Mixer:mixer                                                                                                                                               ;              ;
;             |NoteController:noteController|                            ; 17 (17)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController                                                                                                                             ;              ;
;             |NoteInfoDatabase:noteInfoDatabase|                        ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase                                                                                                                         ;              ;
;                |NoteTable:noteTable|                                   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable                                                                                                     ;              ;
;                   |altsyncram:altsyncram_component|                    ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component                                                                     ;              ;
;                      |altsyncram_0oc1:auto_generated|                  ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_0oc1:auto_generated                                      ;              ;
;             |SampleSynthesizer:sampleSynthesizer|                      ; 495 (49)          ; 19 (0)       ; 16059       ; 18           ; 4       ; 7         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer                                                                                                                       ;              ;
;                |DigitalFilter:digitalFilter|                           ; 261 (227)         ; 0 (0)        ; 0           ; 13           ; 1       ; 6         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter                                                                                           ;              ;
;                   |lpm_mult:Mult0|                                     ; 14 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|lpm_mult:Mult0                                                                            ;              ;
;                      |mult_7ct:auto_generated|                         ; 14 (14)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|lpm_mult:Mult0|mult_7ct:auto_generated                                                    ;              ;
;                   |lpm_mult:Mult1|                                     ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|lpm_mult:Mult1                                                                            ;              ;
;                      |mult_h1t:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|lpm_mult:Mult1|mult_h1t:auto_generated                                                    ;              ;
;                   |lpm_mult:Mult2|                                     ; 14 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|lpm_mult:Mult2                                                                            ;              ;
;                      |mult_dct:auto_generated|                         ; 14 (14)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|lpm_mult:Mult2|mult_dct:auto_generated                                                    ;              ;
;                   |lpm_mult:Mult3|                                     ; 6 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|lpm_mult:Mult3                                                                            ;              ;
;                      |mult_oat:auto_generated|                         ; 6 (6)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|lpm_mult:Mult3|mult_oat:auto_generated                                                    ;              ;
;                |Envelope:envelope|                                     ; 102 (76)          ; 12 (12)      ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope                                                                                                     ;              ;
;                   |lpm_mult:Mult0|                                     ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|lpm_mult:Mult0                                                                                      ;              ;
;                      |mult_o5t:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|lpm_mult:Mult0|mult_o5t:auto_generated                                                              ;              ;
;                   |lpm_mult:Mult1|                                     ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|lpm_mult:Mult1                                                                                      ;              ;
;                      |multcore:mult_core|                              ; 26 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|lpm_mult:Mult1|multcore:mult_core                                                                   ;              ;
;                         |mpar_add:padder|                              ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                   ;              ;
;                            |lpm_add_sub:adder[0]|                      ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                              ;              ;
;                               |add_sub_3ch:auto_generated|             ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_3ch:auto_generated   ;              ;
;                   |lpm_mult:Mult2|                                     ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|lpm_mult:Mult2                                                                                      ;              ;
;                      |mult_o5t:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|lpm_mult:Mult2|mult_o5t:auto_generated                                                              ;              ;
;                |Oscillator:oscillator|                                 ; 42 (34)           ; 3 (0)        ; 504         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator                                                                                                 ;              ;
;                   |altshift_taps:oDATA.accumulator_rtl_0|              ; 8 (0)             ; 3 (0)        ; 504         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|altshift_taps:oDATA.accumulator_rtl_0                                                           ;              ;
;                      |shift_taps_ojp:auto_generated|                   ; 8 (0)             ; 3 (0)        ; 504         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|altshift_taps:oDATA.accumulator_rtl_0|shift_taps_ojp:auto_generated                             ;              ;
;                         |altsyncram_mrb1:altsyncram2|                  ; 0 (0)             ; 0 (0)        ; 504         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|altshift_taps:oDATA.accumulator_rtl_0|shift_taps_ojp:auto_generated|altsyncram_mrb1:altsyncram2 ;              ;
;                         |cntr_okf:cntr1|                               ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|altshift_taps:oDATA.accumulator_rtl_0|shift_taps_ojp:auto_generated|cntr_okf:cntr1              ;              ;
;                |SineCalculator:sineCalculator|                         ; 27 (27)           ; 1 (1)        ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator                                                                                         ;              ;
;                   |SineTable:sineTable|                                ; 0 (0)             ; 0 (0)        ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable                                                                     ;              ;
;                      |altsyncram:altsyncram_component|                 ; 0 (0)             ; 0 (0)        ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component                                     ;              ;
;                         |altsyncram_smc1:auto_generated|               ; 0 (0)             ; 0 (0)        ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_smc1:auto_generated      ;              ;
;                |altshift_taps:oDATA.sample_rtl_0|                      ; 8 (0)             ; 3 (0)        ; 195         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0                                                                                      ;              ;
;                   |shift_taps_njp:auto_generated|                      ; 8 (0)             ; 3 (0)        ; 195         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_njp:auto_generated                                                        ;              ;
;                      |altsyncram_krb1:altsyncram2|                     ; 0 (0)             ; 0 (0)        ; 195         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_njp:auto_generated|altsyncram_krb1:altsyncram2                            ;              ;
;                      |cntr_nkf:cntr1|                                  ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_njp:auto_generated|cntr_nkf:cntr1                                         ;              ;
;                |lpm_mult:Mult0|                                        ; 6 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|lpm_mult:Mult0                                                                                                        ;              ;
;                   |mult_47t:auto_generated|                            ; 6 (6)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|lpm_mult:Mult0|mult_47t:auto_generated                                                                                ;              ;
;       |SyscallSynthControl:SSC1|                                       ; 513 (482)         ; 367 (367)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1                                                                                                                                                                              ;              ;
;          |lpm_mult:Mult0|                                              ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|lpm_mult:Mult0                                                                                                                                                               ;              ;
;             |multcore:mult_core|                                       ; 31 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|lpm_mult:Mult0|multcore:mult_core                                                                                                                                            ;              ;
;                |mpar_add:padder|                                       ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                            ;              ;
;                   |lpm_add_sub:adder[0]|                               ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                       ;              ;
;                      |add_sub_2ch:auto_generated|                      ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated                                                                            ;              ;
;                   |lpm_add_sub:adder[1]|                               ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                       ;              ;
;                      |add_sub_2ch:auto_generated|                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_2ch:auto_generated                                                                            ;              ;
;                   |mpar_add:sub_par_add|                               ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                       ;              ;
;                      |lpm_add_sub:adder[0]|                            ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                  ;              ;
;                         |add_sub_6ch:auto_generated|                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated                                                       ;              ;
;    |TecladoPS2_Interface:TEC0|                                         ; 55 (37)           ; 100 (64)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TEC0                                                                                                                                                                                                          ;              ;
;       |keyboard:kbd|                                                   ; 17 (17)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TEC0|keyboard:kbd                                                                                                                                                                                             ;              ;
;       |oneshot:pulser|                                                 ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TEC0|oneshot:pulser                                                                                                                                                                                           ;              ;
;    |VGA_Interface:VGA0|                                                ; 1076 (50)         ; 38 (0)       ; 614400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0                                                                                                                                                                                                                 ;              ;
;       |VgaAdapter:VGA0|                                                ; 1026 (99)         ; 38 (26)      ; 614400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0                                                                                                                                                                                                 ;              ;
;          |MemoryVGA:memVGA|                                            ; 143 (0)           ; 12 (0)       ; 614400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA                                                                                                                                                                                ;              ;
;             |altsyncram:altsyncram_component|                          ; 143 (0)           ; 12 (0)       ; 614400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component                                                                                                                                                ;              ;
;                |altsyncram_4id2:auto_generated|                        ; 143 (0)           ; 12 (12)      ; 614400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_4id2:auto_generated                                                                                                                 ;              ;
;                   |decode_6oa:decode3|                                 ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_4id2:auto_generated|decode_6oa:decode3                                                                                              ;              ;
;                   |decode_6oa:decode_a|                                ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_4id2:auto_generated|decode_6oa:decode_a                                                                                             ;              ;
;                   |decode_6oa:decode_b|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_4id2:auto_generated|decode_6oa:decode_b                                                                                             ;              ;
;                   |mux_3kb:mux4|                                       ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_4id2:auto_generated|mux_3kb:mux4                                                                                                    ;              ;
;                   |mux_3kb:mux5|                                       ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_4id2:auto_generated|mux_3kb:mux5                                                                                                    ;              ;
;          |RegDisplay:RegDisp0|                                         ; 784 (726)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0                                                                                                                                                                             ;              ;
;             |HexFont:HexF0|                                            ; 58 (58)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|HexFont:HexF0                                                                                                                                                               ;              ;
;          |VgaPll:xx|                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx                                                                                                                                                                                       ;              ;
;             |altpll:altpll_component|                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|altpll:altpll_component                                                                                                                                                               ;              ;
;    |lfsr_interface:lfsr|                                               ; 6 (5)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|lfsr_interface:lfsr                                                                                                                                                                                                                ;              ;
;       |lfsr_word:lfsr|                                                 ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|lfsr_interface:lfsr|lfsr_word:lfsr                                                                                                                                                                                                 ;              ;
;    |sld_hub:auto_hub|                                                  ; 241 (1)           ; 143 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|sld_hub:auto_hub                                                                                                                                                                                                                   ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                   ; 240 (199)         ; 143 (114)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                      ;              ;
;          |sld_rom_sr:hub_info_reg|                                     ; 24 (24)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                              ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                   ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                            ;              ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------+
; Name                                                                                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------+
; CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_ird1:auto_generated|altsyncram_o1d2:altsyncram1|ALTSYNCRAM                                                                                              ; AUTO ; True Dual Port   ; 128          ; 32           ; 128          ; 32           ; 4096   ; bootloader.mif           ;
; CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_37l1:auto_generated|altsyncram_clg2:altsyncram1|ALTSYNCRAM                                                                                           ; AUTO ; True Dual Port   ; 2048         ; 32           ; 2048         ; 32           ; 65536  ; system_code.mif          ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_bvk1:auto_generated|altsyncram_6eg2:altsyncram1|ALTSYNCRAM                                                                                          ; AUTO ; True Dual Port   ; 2048         ; 32           ; 2048         ; 32           ; 65536  ; user_code.mif            ;
; DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_44l1:auto_generated|altsyncram_dfg2:altsyncram1|ALTSYNCRAM                                                                                           ; AUTO ; True Dual Port   ; 512          ; 32           ; 512          ; 32           ; 16384  ; system_data.mif          ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cvk1:auto_generated|altsyncram_5eg2:altsyncram1|ALTSYNCRAM                                                                                          ; AUTO ; True Dual Port   ; 2048         ; 32           ; 2048         ; 32           ; 65536  ; user_data.mif            ;
; SPI_Interface:SDCARD|sd_buffer:SDMemBuffer|altsyncram:altsyncram_component|altsyncram_kko1:auto_generated|ALTSYNCRAM                                                                                                                          ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                     ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_0oc1:auto_generated|ALTSYNCRAM                                      ; AUTO ; ROM              ; 128          ; 16           ; --           ; --           ; 2048   ; ./Sintetizador/notes.mif ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|altshift_taps:oDATA.accumulator_rtl_0|shift_taps_ojp:auto_generated|altsyncram_mrb1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 6            ; 84           ; 6            ; 84           ; 504    ; None                     ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_smc1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM              ; 1024         ; 16           ; --           ; --           ; 16384  ; ./Sintetizador/sine.mif  ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_njp:auto_generated|altsyncram_krb1:altsyncram2|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 5            ; 39           ; 5            ; 39           ; 195    ; None                     ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_4id2:auto_generated|ALTSYNCRAM                                                                                                                 ; M4K  ; True Dual Port   ; 19200        ; 32           ; 19200        ; 32           ; 614400 ; ../VGA/gba.mif           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 4           ;
; Simple Multipliers (18-bit)           ; 15          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 34          ;
; Signed Embedded Multipliers           ; 2           ;
; Unsigned Embedded Multipliers         ; 15          ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                       ; IP Include File                                                                                ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |TopDE|AudioCODEC_Interface:Audio0|AudioVideo_PLL:av_pll                                                                                                              ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/AudioCODEC/AudioVideo_PLL.v ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |TopDE|CLOCK_Interface:CLKI0|PLL:PLL1                                                                                                                                 ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Tempo/PLL.v                 ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0                                                                                                                     ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Memoria/BootBlock.v         ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0                                                                                                                 ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Memoria/UserCodeBlock.v     ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1                                                                                                                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Memoria/SysCodeBlock.v      ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0                                                                                                                 ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Memoria/UserDataBlock.v     ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1                                                                                                                  ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Memoria/SysDataBlock.v      ;
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |TopDE|SPI_Interface:SDCARD|sd_buffer:SDMemBuffer                                                                                                                     ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/CartaoSD/sd_buffer.v        ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable                                 ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Sintetizador/NoteTable.v    ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/Sintetizador/SineTable.v    ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA                                                                                                            ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/VGA/MemoryVGA.v             ;
; Altera ; ALTPLL       ; 9.1     ; N/A          ; N/A          ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx                                                                                                                   ; C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/VGA/VgaPll.v                ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |TopDE|IrDA_Interface:IRDA|IrDA_receiver:IrDArx|state ;
+----------------+------------+----------------+------------------------+
; Name           ; state.IDLE ; state.DATAREAD ; state.GUIDANCE         ;
+----------------+------------+----------------+------------------------+
; state.IDLE     ; 0          ; 0              ; 0                      ;
; state.GUIDANCE ; 1          ; 0              ; 1                      ;
; state.DATAREAD ; 1          ; 1              ; 0                      ;
+----------------+------------+----------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopDE|SPI_Interface:SDCARD|sd_controller:sd1|return_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+---------------------------+--------------------------------+-----------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------+-----------------------+--------------------+---------------------+--------------------+-------------------+-------------------+------------------+
; Name                           ; return_state.WRITE_BLOCK_WAIT ; return_state.WRITE_BLOCK_BYTE ; return_state.WRITE_BLOCK_DATA ; return_state.WRITE_BLOCK_INIT ; return_state.WRITE_BLOCK_CMD ; return_state.RECEIVE_BYTE ; return_state.RECEIVE_BYTE_WAIT ; return_state.SEND_CMD ; return_state.READ_BLOCK_CRC ; return_state.READ_BLOCK_DATA ; return_state.READ_BLOCK_WAIT ; return_state.READ_BLOCK ; return_state.IDLE ; return_state.POLL_CMD ; return_state.CMD16 ; return_state.ACMD41 ; return_state.CMD55 ; return_state.CMD0 ; return_state.INIT ; return_state.RST ;
+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+---------------------------+--------------------------------+-----------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------+-----------------------+--------------------+---------------------+--------------------+-------------------+-------------------+------------------+
; return_state.RST               ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                     ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                ;
; return_state.INIT              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                     ; 0                  ; 0                   ; 0                  ; 0                 ; 1                 ; 1                ;
; return_state.CMD0              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                     ; 0                  ; 0                   ; 0                  ; 1                 ; 0                 ; 1                ;
; return_state.CMD55             ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                     ; 0                  ; 0                   ; 1                  ; 0                 ; 0                 ; 1                ;
; return_state.ACMD41            ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                     ; 0                  ; 1                   ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.CMD16             ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                     ; 1                  ; 0                   ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.POLL_CMD          ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 1                     ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.IDLE              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 1                 ; 0                     ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.READ_BLOCK        ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                           ; 0                            ; 0                            ; 1                       ; 0                 ; 0                     ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.READ_BLOCK_WAIT   ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                           ; 0                            ; 1                            ; 0                       ; 0                 ; 0                     ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.READ_BLOCK_DATA   ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                           ; 1                            ; 0                            ; 0                       ; 0                 ; 0                     ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.READ_BLOCK_CRC    ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 1                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                     ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.SEND_CMD          ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 1                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                     ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.RECEIVE_BYTE_WAIT ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 1                              ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                     ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.RECEIVE_BYTE      ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 1                         ; 0                              ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                     ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.WRITE_BLOCK_CMD   ; 0                             ; 0                             ; 0                             ; 0                             ; 1                            ; 0                         ; 0                              ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                     ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.WRITE_BLOCK_INIT  ; 0                             ; 0                             ; 0                             ; 1                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                     ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.WRITE_BLOCK_DATA  ; 0                             ; 0                             ; 1                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                     ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.WRITE_BLOCK_BYTE  ; 0                             ; 1                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                     ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.WRITE_BLOCK_WAIT  ; 1                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                     ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 1                ;
+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+---------------------------+--------------------------------+-----------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------+-----------------------+--------------------+---------------------+--------------------+-------------------+-------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopDE|SPI_Interface:SDCARD|sd_controller:sd1|state                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+--------------------+-------------------------+----------------+----------------------+-----------------------+-----------------------+------------------+------------+----------------+-------------+--------------+-------------+------------+------------+-----------+
; Name                    ; state.WRITE_BLOCK_WAIT ; state.WRITE_BLOCK_BYTE ; state.WRITE_BLOCK_DATA ; state.WRITE_BLOCK_INIT ; state.WRITE_BLOCK_CMD ; state.RECEIVE_BYTE ; state.RECEIVE_BYTE_WAIT ; state.SEND_CMD ; state.READ_BLOCK_CRC ; state.READ_BLOCK_DATA ; state.READ_BLOCK_WAIT ; state.READ_BLOCK ; state.IDLE ; state.POLL_CMD ; state.CMD16 ; state.ACMD41 ; state.CMD55 ; state.CMD0 ; state.INIT ; state.RST ;
+-------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+--------------------+-------------------------+----------------+----------------------+-----------------------+-----------------------+------------------+------------+----------------+-------------+--------------+-------------+------------+------------+-----------+
; state.RST               ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0              ; 0           ; 0            ; 0           ; 0          ; 0          ; 0         ;
; state.INIT              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0              ; 0           ; 0            ; 0           ; 0          ; 1          ; 1         ;
; state.CMD0              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0              ; 0           ; 0            ; 0           ; 1          ; 0          ; 1         ;
; state.CMD55             ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0              ; 0           ; 0            ; 1           ; 0          ; 0          ; 1         ;
; state.ACMD41            ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0              ; 0           ; 1            ; 0           ; 0          ; 0          ; 1         ;
; state.CMD16             ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0              ; 1           ; 0            ; 0           ; 0          ; 0          ; 1         ;
; state.POLL_CMD          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 1              ; 0           ; 0            ; 0           ; 0          ; 0          ; 1         ;
; state.IDLE              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 1          ; 0              ; 0           ; 0            ; 0           ; 0          ; 0          ; 1         ;
; state.READ_BLOCK        ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                    ; 0                     ; 0                     ; 1                ; 0          ; 0              ; 0           ; 0            ; 0           ; 0          ; 0          ; 1         ;
; state.READ_BLOCK_WAIT   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                    ; 0                     ; 1                     ; 0                ; 0          ; 0              ; 0           ; 0            ; 0           ; 0          ; 0          ; 1         ;
; state.READ_BLOCK_DATA   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                    ; 1                     ; 0                     ; 0                ; 0          ; 0              ; 0           ; 0            ; 0           ; 0          ; 0          ; 1         ;
; state.READ_BLOCK_CRC    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 1                    ; 0                     ; 0                     ; 0                ; 0          ; 0              ; 0           ; 0            ; 0           ; 0          ; 0          ; 1         ;
; state.SEND_CMD          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 1              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0              ; 0           ; 0            ; 0           ; 0          ; 0          ; 1         ;
; state.RECEIVE_BYTE_WAIT ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 1                       ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0              ; 0           ; 0            ; 0           ; 0          ; 0          ; 1         ;
; state.RECEIVE_BYTE      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 1                  ; 0                       ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0              ; 0           ; 0            ; 0           ; 0          ; 0          ; 1         ;
; state.WRITE_BLOCK_CMD   ; 0                      ; 0                      ; 0                      ; 0                      ; 1                     ; 0                  ; 0                       ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0              ; 0           ; 0            ; 0           ; 0          ; 0          ; 1         ;
; state.WRITE_BLOCK_INIT  ; 0                      ; 0                      ; 0                      ; 1                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0              ; 0           ; 0            ; 0           ; 0          ; 0          ; 1         ;
; state.WRITE_BLOCK_DATA  ; 0                      ; 0                      ; 1                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0              ; 0           ; 0            ; 0           ; 0          ; 0          ; 1         ;
; state.WRITE_BLOCK_BYTE  ; 0                      ; 1                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0              ; 0           ; 0            ; 0           ; 0          ; 0          ; 1         ;
; state.WRITE_BLOCK_WAIT  ; 1                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0              ; 0           ; 0            ; 0           ; 0          ; 0          ; 1         ;
+-------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+--------------------+-------------------------+----------------+----------------------+-----------------------+-----------------------+------------------+------------+----------------+-------------+--------------+-------------+------------+------------+-----------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopDE|MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|s_ps2_transceiver                                                                                                                                                   ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopDE|MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopDE|MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                              ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|State ;
+-----------+-----------+-----------+-----------+-----------+------------+
; Name      ; State.011 ; State.010 ; State.001 ; State.000 ; State.100  ;
+-----------+-----------+-----------+-----------+-----------+------------+
; State.000 ; 0         ; 0         ; 0         ; 0         ; 0          ;
; State.001 ; 0         ; 0         ; 1         ; 1         ; 0          ;
; State.010 ; 0         ; 1         ; 0         ; 1         ; 0          ;
; State.011 ; 1         ; 0         ; 0         ; 1         ; 0          ;
; State.100 ; 0         ; 0         ; 0         ; 1         ; 1          ;
+-----------+-----------+-----------+-----------+-----------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|mLCD_ST ;
+------------+------------+------------+------------+----------------------+
; Name       ; mLCD_ST.11 ; mLCD_ST.10 ; mLCD_ST.01 ; mLCD_ST.00           ;
+------------+------------+------------+------------+----------------------+
; mLCD_ST.00 ; 0          ; 0          ; 0          ; 0                    ;
; mLCD_ST.01 ; 0          ; 0          ; 1          ; 1                    ;
; mLCD_ST.10 ; 0          ; 1          ; 0          ; 1                    ;
; mLCD_ST.11 ; 1          ; 0          ; 0          ; 1                    ;
+------------+------------+------------+------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LCDController:LCDCont0|ST ;
+-------+-------+-------+-------+------------------------------------------------------------+
; Name  ; ST.11 ; ST.10 ; ST.01 ; ST.00                                                      ;
+-------+-------+-------+-------+------------------------------------------------------------+
; ST.00 ; 0     ; 0     ; 0     ; 0                                                          ;
; ST.01 ; 0     ; 0     ; 1     ; 1                                                          ;
; ST.10 ; 0     ; 1     ; 0     ; 1                                                          ;
; ST.11 ; 1     ; 0     ; 0     ; 1                                                          ;
+-------+-------+-------+-------+------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mSetup_ST ;
+----------------+----------------+----------------+----------------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001             ;
+----------------+----------------+----------------+----------------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                          ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                          ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                          ;
+----------------+----------------+----------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                     ; Reason for Removal                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AudioCODEC_Interface:Audio0|waudio_inL[16..31]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; AudioCODEC_Interface:Audio0|waudio_inR[16..31]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|noise[0..14]   ; Lost fanout                                                                                                                                                  ;
; AudioCODEC_Interface:Audio0|Ctrl2[8..31]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; AudioCODEC_Interface:Audio0|waudio_outL[16..31]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; AudioCODEC_Interface:Audio0|waudio_outR[16..31]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[16,17,19,23]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[16,17,19,23]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; SRAM_Interface:SRAM0|MemWritten                                                                                                                   ; Merged with SPI_Interface:SDCARD|sd_controller:sd1|CLK_Divider:U1|CLKfast                                                                                    ;
; MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1,3,8]                    ; Merged with MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                       ;
; MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[4..6]                     ; Merged with MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[2]                       ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|OUT.state                              ; Merged with Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[7].state                                                       ;
; MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[7]                        ; Merged with MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[2]                       ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[4]   ; Merged with Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[4] ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[4] ; Merged with Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[4] ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[3]   ; Merged with Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[3] ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[3] ; Merged with Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[3] ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[2]   ; Merged with Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[2] ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[2] ; Merged with Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[2] ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[1]   ; Merged with Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[1] ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[1] ; Merged with Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[1] ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[0]   ; Merged with Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[0] ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[0] ; Merged with Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[0] ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[5]   ; Merged with Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[5] ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[5] ; Merged with Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[5] ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[6]   ; Merged with Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[6] ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[6] ; Merged with Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[6] ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[7]   ; Merged with Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[7] ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[7] ; Merged with Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[7] ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[20,21]                                                                                     ; Merged with AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[18]                                                                                       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[20,21]                                                                          ; Merged with AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[18]                                                                            ;
; CPU:CPU0|Datapath_PIPEM:Processor|RegIDEX[136]                                                                                                    ; Merged with CPU:CPU0|Datapath_PIPEM:Processor|RegIDEX[133]                                                                                                   ;
; MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                        ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; RS232_Interface:SERIAL0|rs232rx:rs232receiver|BaudTickGen:tickgen|Acc[4]                                                                          ; Merged with SPI_Interface:SDCARD|sd_controller:sd1|CLK_Divider:U1|CLKfast                                                                                    ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[18]                                                                                        ; Merged with AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[22]                                                                                       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[18]                                                                             ; Merged with AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[22]                                                                            ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[0][0]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[0][1]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[0][2]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[0][3]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[0][4]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[0][5]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[0][6]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[0][7]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[0][8]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[0][9]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[0][10]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[0][11]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[0][12]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[0][13]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[0][14]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[0][15]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[0][16]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[0][17]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[0][18]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[0][19]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[0][20]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[0][21]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[0][22]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[0][23]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[0][24]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[0][25]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[0][26]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[0][27]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[0][28]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[0][29]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[0][30]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[0][31]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|s_ps2_transceiver~2                                                             ; Lost fanout                                                                                                                                                  ;
; MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|s_ps2_transceiver~3                                                             ; Lost fanout                                                                                                                                                  ;
; MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                   ; Lost fanout                                                                                                                                                  ;
; MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                   ; Lost fanout                                                                                                                                                  ;
; MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                   ; Lost fanout                                                                                                                                                  ;
; MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                              ; Lost fanout                                                                                                                                                  ;
; MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                              ; Lost fanout                                                                                                                                                  ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|State~7                                                                                                 ; Lost fanout                                                                                                                                                  ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|State~8                                                                                                 ; Lost fanout                                                                                                                                                  ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|mLCD_ST~6                                                                                               ; Lost fanout                                                                                                                                                  ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|mLCD_ST~7                                                                                               ; Lost fanout                                                                                                                                                  ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LCDController:LCDCont0|ST~6                                                                             ; Lost fanout                                                                                                                                                  ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LCDController:LCDCont0|ST~7                                                                             ; Lost fanout                                                                                                                                                  ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mSetup_ST~9                                                                                          ; Lost fanout                                                                                                                                                  ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mSetup_ST~10                                                                                         ; Lost fanout                                                                                                                                                  ;
; SPI_Interface:SDCARD|sd_controller:sd1|return_state.CMD16                                                                                         ; Merged with SPI_Interface:SDCARD|sd_controller:sd1|return_state.CMD0                                                                                         ;
; SPI_Interface:SDCARD|sd_controller:sd1|return_state.READ_BLOCK                                                                                    ; Merged with SPI_Interface:SDCARD|sd_controller:sd1|return_state.CMD0                                                                                         ;
; SPI_Interface:SDCARD|sd_controller:sd1|return_state.RECEIVE_BYTE                                                                                  ; Merged with SPI_Interface:SDCARD|sd_controller:sd1|return_state.CMD0                                                                                         ;
; SPI_Interface:SDCARD|sd_controller:sd1|return_state.RECEIVE_BYTE_WAIT                                                                             ; Merged with SPI_Interface:SDCARD|sd_controller:sd1|return_state.CMD0                                                                                         ;
; SPI_Interface:SDCARD|sd_controller:sd1|return_state.SEND_CMD                                                                                      ; Merged with SPI_Interface:SDCARD|sd_controller:sd1|return_state.CMD0                                                                                         ;
; SPI_Interface:SDCARD|sd_controller:sd1|return_state.WRITE_BLOCK_BYTE                                                                              ; Merged with SPI_Interface:SDCARD|sd_controller:sd1|return_state.CMD0                                                                                         ;
; SPI_Interface:SDCARD|sd_controller:sd1|return_state.WRITE_BLOCK_CMD                                                                               ; Merged with SPI_Interface:SDCARD|sd_controller:sd1|return_state.CMD0                                                                                         ;
; SPI_Interface:SDCARD|sd_controller:sd1|return_state.WRITE_BLOCK_DATA                                                                              ; Merged with SPI_Interface:SDCARD|sd_controller:sd1|return_state.CMD0                                                                                         ;
; SPI_Interface:SDCARD|sd_controller:sd1|return_state.CMD0                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; SPI_Interface:SDCARD|sd_controller:sd1|state.WRITE_BLOCK_CMD                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; SPI_Interface:SDCARD|sd_controller:sd1|CLK_Divider:U1|COUNTERslow[0]                                                                              ; Merged with SPI_Interface:SDCARD|sd_controller:sd1|CLK_Divider:U1|CLKfast                                                                                    ;
; SPI_Interface:SDCARD|sd_controller:sd1|return_state.WRITE_BLOCK_INIT                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; SPI_Interface:SDCARD|sd_controller:sd1|state.WRITE_BLOCK_INIT                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; SPI_Interface:SDCARD|sd_controller:sd1|cmd_mode                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                       ;
; SPI_Interface:SDCARD|sd_controller:sd1|data_sig[0..7]                                                                                             ; Lost fanout                                                                                                                                                  ;
; SPI_Interface:SDCARD|sd_controller:sd1|cmd_out[0]                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                       ;
; AudioCODEC_Interface:Audio0|audio_clock:u4|BCK_DIV[3]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Total Number of Removed Registers = 216                                                                                                           ;                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                    ;
+------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------+
; Register name                                              ; Reason for Removal        ; Registers Removed due to This Register                                ;
+------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------+
; SPI_Interface:SDCARD|sd_controller:sd1|return_state.CMD0   ; Stuck at GND              ; SPI_Interface:SDCARD|sd_controller:sd1|state.WRITE_BLOCK_CMD,         ;
;                                                            ; due to stuck port data_in ; SPI_Interface:SDCARD|sd_controller:sd1|return_state.WRITE_BLOCK_INIT, ;
;                                                            ;                           ; SPI_Interface:SDCARD|sd_controller:sd1|state.WRITE_BLOCK_INIT,        ;
;                                                            ;                           ; SPI_Interface:SDCARD|sd_controller:sd1|cmd_mode,                      ;
;                                                            ;                           ; SPI_Interface:SDCARD|sd_controller:sd1|data_sig[7],                   ;
;                                                            ;                           ; SPI_Interface:SDCARD|sd_controller:sd1|data_sig[6],                   ;
;                                                            ;                           ; SPI_Interface:SDCARD|sd_controller:sd1|data_sig[5],                   ;
;                                                            ;                           ; SPI_Interface:SDCARD|sd_controller:sd1|data_sig[4],                   ;
;                                                            ;                           ; SPI_Interface:SDCARD|sd_controller:sd1|data_sig[3],                   ;
;                                                            ;                           ; SPI_Interface:SDCARD|sd_controller:sd1|data_sig[2],                   ;
;                                                            ;                           ; SPI_Interface:SDCARD|sd_controller:sd1|data_sig[1],                   ;
;                                                            ;                           ; SPI_Interface:SDCARD|sd_controller:sd1|data_sig[0],                   ;
;                                                            ;                           ; SPI_Interface:SDCARD|sd_controller:sd1|cmd_out[0]                     ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[23] ; Stuck at GND              ; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[23] ;
;                                                            ; due to stuck port data_in ;                                                                       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[19] ; Stuck at GND              ; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[19] ;
;                                                            ; due to stuck port data_in ;                                                                       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[17] ; Stuck at GND              ; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[17] ;
;                                                            ; due to stuck port data_in ;                                                                       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[16] ; Stuck at GND              ; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[16] ;
;                                                            ; due to stuck port data_in ;                                                                       ;
+------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4006  ;
; Number of registers using Synchronous Clear  ; 519   ;
; Number of registers using Synchronous Load   ; 445   ;
; Number of registers using Asynchronous Clear ; 374   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2908  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                             ;
+----------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                              ; Fan out ;
+----------------------------------------------------------------------------------------------------------------+---------+
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0]                                   ; 17      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2]                                   ; 17      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3]                                   ; 23      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1]                                   ; 17      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4]                                   ; 12      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5]                                   ; 11      ;
; CPU:CPU0|Datapath_PIPEM:Processor|PC[22]                                                                       ; 12      ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[29][2]                                            ; 4       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[29][3]                                            ; 4       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[29][4]                                            ; 4       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[29][5]                                            ; 4       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[29][6]                                            ; 4       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[29][7]                                            ; 4       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[29][8]                                            ; 4       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[29][9]                                            ; 4       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[29][10]                                           ; 4       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[29][11]                                           ; 4       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[29][12]                                           ; 4       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[29][16]                                           ; 4       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[29][21]                                           ; 4       ;
; CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[29][28]                                           ; 4       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SCLK                                            ; 3       ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|mRESET_ST                                                            ; 17      ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[21][5]                                             ; 2       ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[22][5]                                             ; 2       ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[20][5]                                             ; 2       ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[23][5]                                             ; 2       ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[26][5]                                             ; 2       ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[25][5]                                             ; 2       ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[24][5]                                             ; 2       ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[27][5]                                             ; 3       ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[18][5]                                             ; 3       ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[17][5]                                             ; 3       ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[16][5]                                             ; 3       ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[19][5]                                             ; 2       ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[29][5]                                             ; 3       ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[30][5]                                             ; 3       ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[28][5]                                             ; 3       ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[31][5]                                             ; 3       ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[10][5]                                             ; 2       ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[9][5]                                              ; 2       ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[8][5]                                              ; 2       ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[11][5]                                             ; 3       ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[5][5]                                              ; 2       ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[6][5]                                              ; 2       ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[4][5]                                              ; 2       ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[7][5]                                              ; 2       ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[2][5]                                              ; 3       ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[1][5]                                              ; 3       ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[0][5]                                              ; 3       ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[3][5]                                              ; 2       ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[13][5]                                             ; 3       ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[14][5]                                             ; 3       ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[12][5]                                             ; 3       ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[15][5]                                             ; 3       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|END                                             ; 5       ;
; LCD_Interface:LCD0|LCDStateMachine:LCDSM0|Busy                                                                 ; 8       ;
; MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|set_alinhador_trigger                                              ; 3       ;
; SPI_Interface:SDCARD|sd_controller:sd1|response_mode                                                           ; 4       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SDO                                             ; 4       ;
; RS232_Interface:SERIAL0|rs232rx:rs232receiver|RxD_bit                                                          ; 4       ;
; MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|reset_command_auto_trigger                                         ; 6       ;
; RS232_Interface:SERIAL0|rs232rx:rs232receiver|Filter_cnt[0]                                                    ; 3       ;
; RS232_Interface:SERIAL0|rs232rx:rs232receiver|Filter_cnt[1]                                                    ; 3       ;
; RS232_Interface:SERIAL0|rs232rx:rs232receiver|RxD_sync[1]                                                      ; 2       ;
; RS232_Interface:SERIAL0|rs232rx:rs232receiver|RxD_sync[0]                                                      ; 1       ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|working ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                   ; 3       ;
; Total number of inverted registers = 70                                                                        ;         ;
+----------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                               ; Megafunction                                                                                                                                               ; Type       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].oscillator.accumulator[0..16]                                       ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[6].oscillator.accumulator[0..16]                                       ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[5].oscillator.accumulator[0..16]                                       ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[4].oscillator.accumulator[0..16]                                       ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[3].oscillator.accumulator[0..16]                                       ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[2].oscillator.accumulator[0..16]                                       ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[1].oscillator.accumulator[0..16]                                       ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator[0..16] ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].filter.z1[0..31]                                                    ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[6].filter.z1[0..31]                                                    ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[5].filter.z1[0..31]                                                    ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[4].filter.z1[0..31]                                                    ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[3].filter.z1[0..31]                                                    ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[2].filter.z1[0..31]                                                    ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[1].filter.z1[0..31]                                                    ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|oDATA.z1[0..31]    ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[8,9]                                               ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[6].envelope.instant[8,9]                                               ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[5].envelope.instant[8,9]                                               ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[4].envelope.instant[8,9]                                               ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[3].envelope.instant[8,9]                                               ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[2].envelope.instant[8,9]                                               ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[1].envelope.instant[8,9]                                               ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant[8,9]           ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].filter.z2[0..31]                                                    ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[6].filter.z2[0..31]                                                    ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[5].filter.z2[0..31]                                                    ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[4].filter.z2[0..31]                                                    ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[3].filter.z2[0..31]                                                    ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[2].filter.z2[0..31]                                                    ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[1].filter.z2[0..31]                                                    ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|oDATA.z2[0..31]    ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[7].state                                                                  ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[6].state                                                                  ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[5].state                                                                  ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[4].state                                                                  ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[3].state                                                                  ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[2].state                                                                  ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[1].state                                                                  ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|oNOTE.state                                          ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[6].sample[0..15]                                                       ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                            ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[5].sample[0..15]                                                       ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                            ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[4].sample[0..15]                                                       ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                            ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[3].sample[0..15]                                                       ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                            ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[2].sample[0..15]                                                       ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                            ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[1].sample[0..15]                                                       ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                            ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample[0..15]                            ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                            ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[6].envelope.start[0..7]                                                ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                            ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[5].envelope.start[0..7]                                                ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                            ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[4].envelope.start[0..7]                                                ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                            ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[3].envelope.start[0..7]                                                ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                            ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[2].envelope.start[0..7]                                                ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                            ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[1].envelope.start[0..7]                                                ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                            ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.start[0..7]            ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                            ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[6].envelope.instant[0..7]                                              ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                            ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[5].envelope.instant[0..7]                                              ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                            ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[4].envelope.instant[0..7]                                              ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                            ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[3].envelope.instant[0..7]                                              ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                            ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[2].envelope.instant[0..7]                                              ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                            ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[1].envelope.instant[0..7]                                              ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                            ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant[0..7]          ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                            ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[6].pitch[0..6]                                                            ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                            ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[5].pitch[0..6]                                                            ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                            ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[4].pitch[0..6]                                                            ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                            ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[3].pitch[0..6]                                                            ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                            ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[2].pitch[0..6]                                                            ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                            ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[1].pitch[0..6]                                                            ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                            ; SHIFT_TAPS ;
; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|oNOTE.pitch[0..6]                                    ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                            ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TopDE|MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[7]                                                                                       ;
; 3:1                ; 142 bits  ; 284 LEs       ; 142 LEs              ; 142 LEs                ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|RegIDEX[81]                                                                                                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|yCounter[1]                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |TopDE|RS232_Interface:SERIAL0|rs232tx:rs232transmitter|TxD_shift[2]                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cvk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cvk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_44l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_44l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_ird1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_ird1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_bvk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_bvk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_37l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_37l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|IrDA_Interface:IRDA|IrDA_receiver:IrDArx|bitcount[0]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TopDE|MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[7]                                                                                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cvk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_44l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_ird1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_bvk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_37l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopDE|RS232_Interface:SERIAL0|rs232rx:rs232receiver|pulso:px|contador[10]                                                                                                                                        ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|RegIFID[42]                                                                                                                                                              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|mINIT_CONT_POS[2]                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LCDController:LCDCont0|oDone                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopDE|MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|contador_alinhador[25]                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |TopDE|SPI_Interface:SDCARD|wrSDMemAddr[5]                                                                                                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|mDLY[11]                                                                                                                                                         ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |TopDE|MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[5]                                                                            ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|counter[0][29]                                                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|counter[0][16]                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CLOCK_Interface:CLKI0|mono:Timmer10|contador[31]                                                                                                                                                           ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |TopDE|MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[8]                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[31][4]                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[30][18]                                                                                                                                       ;
; 5:1                ; 18 bits   ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[29][0]                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[28][1]                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[27][24]                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[26][19]                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[25][26]                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[24][13]                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[23][9]                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[22][28]                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[21][28]                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[20][28]                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[19][28]                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[18][28]                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[17][28]                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[16][28]                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[15][0]                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[14][28]                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[13][28]                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[12][28]                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[11][28]                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[10][28]                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[9][10]                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[8][15]                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[7][27]                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[6][12]                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[5][17]                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[4][17]                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[3][30]                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[2][20]                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[1][5]                                                                                                                                         ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[0][20]                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TopDE|MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|idle_counter[7]                                                                                                                          ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |TopDE|MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[8]                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TopDE|MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0]                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TopDE|MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1]                                                                                          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cvk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_44l1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]  ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_ird1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_bvk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_37l1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |TopDE|TecladoPS2_Interface:TEC0|keyboard:kbd|incnt[2]                                                                                                                                                            ;
; 5:1                ; 17 bits   ; 51 LEs        ; 17 LEs               ; 34 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|counter[1][25]                                                                                                                                       ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|counter[1][14]                                                                                                                                       ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |TopDE|SPI_Interface:SDCARD|sd_controller:sd1|cmd_out[52]                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|mLCD_DATA[4]                                                                                                                                                     ;
; 6:1                ; 17 bits   ; 68 LEs        ; 17 LEs               ; 51 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|counter[2][31]                                                                                                                                       ;
; 6:1                ; 15 bits   ; 60 LEs        ; 15 LEs               ; 45 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|counter[2][6]                                                                                                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |TopDE|SPI_Interface:SDCARD|sd_controller:sd1|recv_data[2]                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TopDE|SPI_Interface:SDCARD|sd_controller:sd1|cmd_out[42]                                                                                                                                                         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|SPI_Interface:SDCARD|sd_controller:sd1|cmd_out[1]                                                                                                                                                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|SPI_Interface:SDCARD|sd_controller:sd1|cmd_out[7]                                                                                                                                                          ;
; 7:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|RegMEMWB[23]                                                                                                                                                             ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[31][7]                                                                                                                                         ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[30][7]                                                                                                                                         ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[29][7]                                                                                                                                         ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[28][2]                                                                                                                                         ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[27][7]                                                                                                                                         ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[18][6]                                                                                                                                         ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[17][6]                                                                                                                                         ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[16][7]                                                                                                                                         ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[15][6]                                                                                                                                         ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[14][3]                                                                                                                                         ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[13][3]                                                                                                                                         ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[12][6]                                                                                                                                         ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[11][1]                                                                                                                                         ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[2][7]                                                                                                                                          ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[1][6]                                                                                                                                          ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[0][1]                                                                                                                                          ;
; 7:1                ; 17 bits   ; 68 LEs        ; 17 LEs               ; 51 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|counter[3][3]                                                                                                                                        ;
; 7:1                ; 15 bits   ; 60 LEs        ; 15 LEs               ; 45 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|counter[3][16]                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |TopDE|SPI_Interface:SDCARD|sd_controller:sd1|byte_counter[2]                                                                                                                                                     ;
; 7:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |TopDE|SPI_Interface:SDCARD|sd_controller:sd1|cmd_out[25]                                                                                                                                                         ;
; 9:1                ; 7 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|RegMEMWB[8]                                                                                                                                                              ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[26][3]                                                                                                                                         ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[25][3]                                                                                                                                         ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[24][0]                                                                                                                                         ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[23][3]                                                                                                                                         ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[22][1]                                                                                                                                         ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[21][0]                                                                                                                                         ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[20][3]                                                                                                                                         ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[19][2]                                                                                                                                         ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[10][2]                                                                                                                                         ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[9][3]                                                                                                                                          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[8][2]                                                                                                                                          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[7][1]                                                                                                                                          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[6][0]                                                                                                                                          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[5][2]                                                                                                                                          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[4][0]                                                                                                                                          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|MemContentDisplay[3][2]                                                                                                                                          ;
; 8:1                ; 17 bits   ; 85 LEs        ; 17 LEs               ; 68 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|counter[4][27]                                                                                                                                       ;
; 8:1                ; 15 bits   ; 75 LEs        ; 15 LEs               ; 60 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|counter[4][9]                                                                                                                                        ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; Yes        ; |TopDE|SPI_Interface:SDCARD|sd_controller:sd1|data_sig[4]                                                                                                                                                         ;
; 24:1               ; 4 bits    ; 64 LEs        ; 44 LEs               ; 20 LEs                 ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cvk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_44l1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]       ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_ird1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]          ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_bvk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_37l1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]       ;
; 10:1               ; 7 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|RegMEMWB[0]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|Position[1]                                                                                                                                                      ;
; 9:1                ; 17 bits   ; 102 LEs       ; 17 LEs               ; 85 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|counter[5][27]                                                                                                                                       ;
; 9:1                ; 15 bits   ; 90 LEs        ; 15 LEs               ; 75 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|counter[5][19]                                                                                                                                       ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|PC[1]                                                                                                                                                                    ;
; 14:1               ; 29 bits   ; 261 LEs       ; 116 LEs              ; 145 LEs                ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|PC[29]                                                                                                                                                                   ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |TopDE|SPI_Interface:SDCARD|sd_controller:sd1|full_word_counter[0]                                                                                                                                                ;
; 10:1               ; 17 bits   ; 102 LEs       ; 17 LEs               ; 85 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|counter[6][0]                                                                                                                                        ;
; 10:1               ; 15 bits   ; 90 LEs        ; 15 LEs               ; 75 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|counter[6][10]                                                                                                                                       ;
; 11:1               ; 17 bits   ; 119 LEs       ; 17 LEs               ; 102 LEs                ; Yes        ; |TopDE|Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|counter[7][22]                                                                                                                                       ;
; 11:1               ; 15 bits   ; 105 LEs       ; 15 LEs               ; 90 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|counter[7][17]                                                                                                                                       ;
; 23:1               ; 16 bits   ; 240 LEs       ; 96 LEs               ; 144 LEs                ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|LO[1]                                                                                                                                                        ;
; 23:1               ; 16 bits   ; 240 LEs       ; 96 LEs               ; 144 LEs                ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|HI[20]                                                                                                                                                       ;
; 24:1               ; 16 bits   ; 256 LEs       ; 96 LEs               ; 160 LEs                ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|HI[12]                                                                                                                                                       ;
; 24:1               ; 16 bits   ; 256 LEs       ; 96 LEs               ; 160 LEs                ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|LO[28]                                                                                                                                                       ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |TopDE|SPI_Interface:SDCARD|sd_controller:sd1|bit_counter[0]                                                                                                                                                      ;
; 13:1               ; 3 bits    ; 24 LEs        ; 9 LEs                ; 15 LEs                 ; Yes        ; |TopDE|SPI_Interface:SDCARD|sd_controller:sd1|bit_counter[3]                                                                                                                                                      ;
; 13:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |TopDE|SPI_Interface:SDCARD|sd_controller:sd1|bit_counter[5]                                                                                                                                                      ;
; 41:1               ; 8 bits    ; 216 LEs       ; 192 LEs              ; 24 LEs                 ; Yes        ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|ContentDisplay[2]                                                                                                                                                ;
; 18:1               ; 7 bits    ; 84 LEs        ; 42 LEs               ; 42 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|oSynth[5]                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |TopDE|RS232_Interface:SERIAL0|rs232rx:rs232receiver|Filter_cnt[1]                                                                                                                                                ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|registers[29][16]                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|MemStore:MemStore0|Mux11                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|MemStore:MemStore0|Mux5                                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Mux130                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Mux48                                                                                                                                                                    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Mux103                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Mux123                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Mux81                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|oDATA                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA                                                                       ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|oDATA                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mux4                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TopDE|CodeMemory_Interface:MEMCODE|wReadData[16]                                                                                                                                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |TopDE|SPI_Interface:SDCARD|rdSDMemAddr[5]                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |TopDE|AudioCODEC_Interface:Audio0|wReadData[13]                                                                                                                                                                  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|Mux71                                                                                                                                                   ;
; 6:1                ; 19 bits   ; 76 LEs        ; 76 LEs               ; 0 LEs                  ; No         ; |TopDE|wOutput[19]                                                                                                                                                                                                ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |TopDE|wOutput[28]                                                                                                                                                                                                ;
; 32:1               ; 8 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|Mux4                                                                                                                                                             ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|Mux6                                                                                                                                                    ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg|Mux32                                                                                                                                                   ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |TopDE|AudioCODEC_Interface:Audio0|wReadData[5]                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|AudioCODEC_Interface:Audio0|wReadData[0]                                                                                                                                                                   ;
; 8:1                ; 6 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|Mux0                                                                                                                                                                    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |TopDE|IrDA_Interface:IRDA|IrDA_receiver:IrDArx|Selector2                                                                                                                                                         ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |TopDE|wOutput[1]                                                                                                                                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |TopDE|wOutput[0]                                                                                                                                                                                                 ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; No         ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|oPixel[10]                                                                                                                                          ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; No         ; |TopDE|SPI_Interface:SDCARD|sd_controller:sd1|return_state                                                                                                                                                        ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; No         ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|oPixel[29]                                                                                                                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |TopDE|SPI_Interface:SDCARD|sd_controller:sd1|return_state                                                                                                                                                        ;
; 67:1               ; 2 bits    ; 88 LEs        ; 20 LEs               ; 68 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALUControl:ALUControlunit|Mux4                                                                                                                                           ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|mLCD_ST                                                                                                                                                          ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|State                                                                                                                                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; No         ; |TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|State                                                                                                                                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|oPixel[11]                                                                                                                                          ;
; 16:1               ; 8 bits    ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; No         ; |TopDE|SPI_Interface:SDCARD|sd_controller:sd1|state                                                                                                                                                               ;
; 17:1               ; 2 bits    ; 22 LEs        ; 6 LEs                ; 16 LEs                 ; No         ; |TopDE|SPI_Interface:SDCARD|sd_controller:sd1|state                                                                                                                                                               ;
; 17:1               ; 2 bits    ; 22 LEs        ; 8 LEs                ; 14 LEs                 ; No         ; |TopDE|SPI_Interface:SDCARD|sd_controller:sd1|state                                                                                                                                                               ;
; 30:1               ; 7 bits    ; 140 LEs       ; 98 LEs               ; 42 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|Mux20                                                                                                                                                        ;
; 34:1               ; 7 bits    ; 154 LEs       ; 98 LEs               ; 56 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|Mux14                                                                                                                                                        ;
; 32:1               ; 4 bits    ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|Mux25                                                                                                                                                        ;
; 36:1               ; 4 bits    ; 96 LEs        ; 60 LEs               ; 36 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|Mux7                                                                                                                                                         ;
; 34:1               ; 2 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|Mux28                                                                                                                                                        ;
; 38:1               ; 2 bits    ; 50 LEs        ; 34 LEs               ; 16 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|Mux2                                                                                                                                                         ;
; 264:1              ; 4 bits    ; 704 LEs       ; 688 LEs              ; 16 LEs                 ; No         ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|Mux3                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TopDE|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |TopDE|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                            ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |TopDE|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |TopDE|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |TopDE|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                                                                                                ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |TopDE|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1]                                                                                                                                ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |TopDE|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1]                                                                                                                                ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |TopDE|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                      ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |TopDE|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                         ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |TopDE|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                         ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |TopDE|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                         ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |TopDE|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]                                                                                                                         ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |TopDE|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][3]                                                                                                                         ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |TopDE|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                           ;
; 52:1               ; 4 bits    ; 136 LEs       ; 48 LEs               ; 88 LEs                 ; Yes        ; |TopDE|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                           ;
; 14:1               ; 6 bits    ; 54 LEs        ; 24 LEs               ; 30 LEs                 ; Yes        ; |TopDE|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cvk1:auto_generated|altsyncram_5eg2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_44l1:auto_generated|altsyncram_dfg2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_ird1:auto_generated|altsyncram_o1d2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_bvk1:auto_generated|altsyncram_6eg2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_37l1:auto_generated|altsyncram_clg2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_4id2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_0oc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_smc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SPI_Interface:SDCARD|sd_buffer:SDMemBuffer|altsyncram:altsyncram_component|altsyncram_kko1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|altshift_taps:oDATA.accumulator_rtl_0|shift_taps_ojp:auto_generated|altsyncram_mrb1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_njp:auto_generated|altsyncram_krb1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CLOCK_Interface:CLKI0|PLL:PLL1|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------------------------+
; Parameter Name                ; Value                 ; Type                                        ;
+-------------------------------+-----------------------+---------------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                                     ;
; PLL_TYPE                      ; AUTO                  ; Untyped                                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                                     ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                                     ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                                     ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                                     ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                              ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                                     ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                                     ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                                     ;
; LOCK_HIGH                     ; 1                     ; Untyped                                     ;
; LOCK_LOW                      ; 1                     ; Untyped                                     ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Signed Integer                              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Signed Integer                              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                                     ;
; SKIP_VCO                      ; OFF                   ; Untyped                                     ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                                     ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                                     ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                                     ;
; BANDWIDTH                     ; 0                     ; Untyped                                     ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                                     ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                                     ;
; DOWN_SPREAD                   ; 0                     ; Untyped                                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                                     ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                                     ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                                     ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                                     ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                                     ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                                     ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                                     ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                                     ;
; CLK2_MULTIPLY_BY              ; 4                     ; Signed Integer                              ;
; CLK1_MULTIPLY_BY              ; 3                     ; Signed Integer                              ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer                              ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                                     ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                                     ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                                     ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                                     ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                                     ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                                     ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                                     ;
; CLK2_DIVIDE_BY                ; 1                     ; Signed Integer                              ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer                              ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer                              ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer                              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer                              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                                     ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                                     ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                                     ;
; DPA_DIVIDER                   ; 0                     ; Untyped                                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                                     ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                                     ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                                     ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                                     ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                                     ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                                     ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                                     ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                                     ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                                     ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                                     ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                                     ;
; VCO_MIN                       ; 0                     ; Untyped                                     ;
; VCO_MAX                       ; 0                     ; Untyped                                     ;
; VCO_CENTER                    ; 0                     ; Untyped                                     ;
; PFD_MIN                       ; 0                     ; Untyped                                     ;
; PFD_MAX                       ; 0                     ; Untyped                                     ;
; M_INITIAL                     ; 0                     ; Untyped                                     ;
; M                             ; 0                     ; Untyped                                     ;
; N                             ; 1                     ; Untyped                                     ;
; M2                            ; 1                     ; Untyped                                     ;
; N2                            ; 1                     ; Untyped                                     ;
; SS                            ; 1                     ; Untyped                                     ;
; C0_HIGH                       ; 0                     ; Untyped                                     ;
; C1_HIGH                       ; 0                     ; Untyped                                     ;
; C2_HIGH                       ; 0                     ; Untyped                                     ;
; C3_HIGH                       ; 0                     ; Untyped                                     ;
; C4_HIGH                       ; 0                     ; Untyped                                     ;
; C5_HIGH                       ; 0                     ; Untyped                                     ;
; C6_HIGH                       ; 0                     ; Untyped                                     ;
; C7_HIGH                       ; 0                     ; Untyped                                     ;
; C8_HIGH                       ; 0                     ; Untyped                                     ;
; C9_HIGH                       ; 0                     ; Untyped                                     ;
; C0_LOW                        ; 0                     ; Untyped                                     ;
; C1_LOW                        ; 0                     ; Untyped                                     ;
; C2_LOW                        ; 0                     ; Untyped                                     ;
; C3_LOW                        ; 0                     ; Untyped                                     ;
; C4_LOW                        ; 0                     ; Untyped                                     ;
; C5_LOW                        ; 0                     ; Untyped                                     ;
; C6_LOW                        ; 0                     ; Untyped                                     ;
; C7_LOW                        ; 0                     ; Untyped                                     ;
; C8_LOW                        ; 0                     ; Untyped                                     ;
; C9_LOW                        ; 0                     ; Untyped                                     ;
; C0_INITIAL                    ; 0                     ; Untyped                                     ;
; C1_INITIAL                    ; 0                     ; Untyped                                     ;
; C2_INITIAL                    ; 0                     ; Untyped                                     ;
; C3_INITIAL                    ; 0                     ; Untyped                                     ;
; C4_INITIAL                    ; 0                     ; Untyped                                     ;
; C5_INITIAL                    ; 0                     ; Untyped                                     ;
; C6_INITIAL                    ; 0                     ; Untyped                                     ;
; C7_INITIAL                    ; 0                     ; Untyped                                     ;
; C8_INITIAL                    ; 0                     ; Untyped                                     ;
; C9_INITIAL                    ; 0                     ; Untyped                                     ;
; C0_MODE                       ; BYPASS                ; Untyped                                     ;
; C1_MODE                       ; BYPASS                ; Untyped                                     ;
; C2_MODE                       ; BYPASS                ; Untyped                                     ;
; C3_MODE                       ; BYPASS                ; Untyped                                     ;
; C4_MODE                       ; BYPASS                ; Untyped                                     ;
; C5_MODE                       ; BYPASS                ; Untyped                                     ;
; C6_MODE                       ; BYPASS                ; Untyped                                     ;
; C7_MODE                       ; BYPASS                ; Untyped                                     ;
; C8_MODE                       ; BYPASS                ; Untyped                                     ;
; C9_MODE                       ; BYPASS                ; Untyped                                     ;
; C0_PH                         ; 0                     ; Untyped                                     ;
; C1_PH                         ; 0                     ; Untyped                                     ;
; C2_PH                         ; 0                     ; Untyped                                     ;
; C3_PH                         ; 0                     ; Untyped                                     ;
; C4_PH                         ; 0                     ; Untyped                                     ;
; C5_PH                         ; 0                     ; Untyped                                     ;
; C6_PH                         ; 0                     ; Untyped                                     ;
; C7_PH                         ; 0                     ; Untyped                                     ;
; C8_PH                         ; 0                     ; Untyped                                     ;
; C9_PH                         ; 0                     ; Untyped                                     ;
; L0_HIGH                       ; 1                     ; Untyped                                     ;
; L1_HIGH                       ; 1                     ; Untyped                                     ;
; G0_HIGH                       ; 1                     ; Untyped                                     ;
; G1_HIGH                       ; 1                     ; Untyped                                     ;
; G2_HIGH                       ; 1                     ; Untyped                                     ;
; G3_HIGH                       ; 1                     ; Untyped                                     ;
; E0_HIGH                       ; 1                     ; Untyped                                     ;
; E1_HIGH                       ; 1                     ; Untyped                                     ;
; E2_HIGH                       ; 1                     ; Untyped                                     ;
; E3_HIGH                       ; 1                     ; Untyped                                     ;
; L0_LOW                        ; 1                     ; Untyped                                     ;
; L1_LOW                        ; 1                     ; Untyped                                     ;
; G0_LOW                        ; 1                     ; Untyped                                     ;
; G1_LOW                        ; 1                     ; Untyped                                     ;
; G2_LOW                        ; 1                     ; Untyped                                     ;
; G3_LOW                        ; 1                     ; Untyped                                     ;
; E0_LOW                        ; 1                     ; Untyped                                     ;
; E1_LOW                        ; 1                     ; Untyped                                     ;
; E2_LOW                        ; 1                     ; Untyped                                     ;
; E3_LOW                        ; 1                     ; Untyped                                     ;
; L0_INITIAL                    ; 1                     ; Untyped                                     ;
; L1_INITIAL                    ; 1                     ; Untyped                                     ;
; G0_INITIAL                    ; 1                     ; Untyped                                     ;
; G1_INITIAL                    ; 1                     ; Untyped                                     ;
; G2_INITIAL                    ; 1                     ; Untyped                                     ;
; G3_INITIAL                    ; 1                     ; Untyped                                     ;
; E0_INITIAL                    ; 1                     ; Untyped                                     ;
; E1_INITIAL                    ; 1                     ; Untyped                                     ;
; E2_INITIAL                    ; 1                     ; Untyped                                     ;
; E3_INITIAL                    ; 1                     ; Untyped                                     ;
; L0_MODE                       ; BYPASS                ; Untyped                                     ;
; L1_MODE                       ; BYPASS                ; Untyped                                     ;
; G0_MODE                       ; BYPASS                ; Untyped                                     ;
; G1_MODE                       ; BYPASS                ; Untyped                                     ;
; G2_MODE                       ; BYPASS                ; Untyped                                     ;
; G3_MODE                       ; BYPASS                ; Untyped                                     ;
; E0_MODE                       ; BYPASS                ; Untyped                                     ;
; E1_MODE                       ; BYPASS                ; Untyped                                     ;
; E2_MODE                       ; BYPASS                ; Untyped                                     ;
; E3_MODE                       ; BYPASS                ; Untyped                                     ;
; L0_PH                         ; 0                     ; Untyped                                     ;
; L1_PH                         ; 0                     ; Untyped                                     ;
; G0_PH                         ; 0                     ; Untyped                                     ;
; G1_PH                         ; 0                     ; Untyped                                     ;
; G2_PH                         ; 0                     ; Untyped                                     ;
; G3_PH                         ; 0                     ; Untyped                                     ;
; E0_PH                         ; 0                     ; Untyped                                     ;
; E1_PH                         ; 0                     ; Untyped                                     ;
; E2_PH                         ; 0                     ; Untyped                                     ;
; E3_PH                         ; 0                     ; Untyped                                     ;
; M_PH                          ; 0                     ; Untyped                                     ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; CLK0_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK1_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK2_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK3_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK4_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK5_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK6_COUNTER                  ; E0                    ; Untyped                                     ;
; CLK7_COUNTER                  ; E1                    ; Untyped                                     ;
; CLK8_COUNTER                  ; E2                    ; Untyped                                     ;
; CLK9_COUNTER                  ; E3                    ; Untyped                                     ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; M_TIME_DELAY                  ; 0                     ; Untyped                                     ;
; N_TIME_DELAY                  ; 0                     ; Untyped                                     ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                                     ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                                     ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                                     ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                                     ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                                     ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                                     ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                                     ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                                     ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                                     ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                                     ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                                     ;
; VCO_POST_SCALE                ; 0                     ; Untyped                                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II            ; Untyped                                     ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                                     ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                                     ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                                     ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                                     ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                                     ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                                     ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                                     ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                                     ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                                     ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                                     ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; CBXI_PARAMETER                ; NOTHING               ; Untyped                                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                                     ;
; WIDTH_CLOCK                   ; 6                     ; Untyped                                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                                     ;
; DEVICE_FAMILY                 ; Cyclone II            ; Untyped                                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                                     ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                              ;
+-------------------------------+-----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_PIPEM:Processor ;
+-------------------+-------+----------------------------------------------------+
; Parameter Name    ; Value ; Type                                               ;
+-------------------+-------+----------------------------------------------------+
; BRANCH_DELAY_SLOT ; 0     ; Unsigned Binary                                    ;
+-------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; SPR            ; 11101 ; Unsigned Binary                                                        ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; user_data.mif        ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_cvk1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; system_data.mif      ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_44l1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                              ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                              ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; bootloader.mif       ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_ird1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; user_code.mif        ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_bvk1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; system_code.mif      ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_37l1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0 ;
+--------------------+-------------+----------------------------------------------+
; Parameter Name     ; Value       ; Type                                         ;
+--------------------+-------------+----------------------------------------------+
; BACKGROUND_IMAGE   ; display.mif ; String                                       ;
; C_VERT_NUM_PIXELS  ; 0111100000  ; Unsigned Binary                              ;
; C_VERT_SYNC_START  ; 0111101101  ; Unsigned Binary                              ;
; C_VERT_SYNC_END    ; 0111101110  ; Unsigned Binary                              ;
; C_VERT_TOTAL_COUNT ; 1000001101  ; Unsigned Binary                              ;
; C_HORZ_NUM_PIXELS  ; 1010000000  ; Unsigned Binary                              ;
; C_HORZ_SYNC_START  ; 1010010011  ; Unsigned Binary                              ;
; C_HORZ_SYNC_END    ; 1011110010  ; Unsigned Binary                              ;
; C_HORZ_TOTAL_COUNT ; 1100100000  ; Unsigned Binary                              ;
+--------------------+-------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                          ;
+-------------------------------+-------------------+---------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                       ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                       ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                       ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                       ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                       ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                       ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                       ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                       ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                       ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                       ;
; LOCK_LOW                      ; 1                 ; Untyped                                                       ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                       ;
; SKIP_VCO                      ; OFF               ; Untyped                                                       ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                       ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                       ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                       ;
; BANDWIDTH                     ; 0                 ; Untyped                                                       ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                       ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                       ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                       ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                       ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                       ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                       ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                       ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                       ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                       ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                       ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                       ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                                                ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                       ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                       ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                       ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                       ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                       ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                       ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                       ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                       ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                                ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                                ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                       ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                       ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                       ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                       ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                       ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                       ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                       ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                       ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                       ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                       ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                       ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                       ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                       ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                       ;
; VCO_MIN                       ; 0                 ; Untyped                                                       ;
; VCO_MAX                       ; 0                 ; Untyped                                                       ;
; VCO_CENTER                    ; 0                 ; Untyped                                                       ;
; PFD_MIN                       ; 0                 ; Untyped                                                       ;
; PFD_MAX                       ; 0                 ; Untyped                                                       ;
; M_INITIAL                     ; 0                 ; Untyped                                                       ;
; M                             ; 0                 ; Untyped                                                       ;
; N                             ; 1                 ; Untyped                                                       ;
; M2                            ; 1                 ; Untyped                                                       ;
; N2                            ; 1                 ; Untyped                                                       ;
; SS                            ; 1                 ; Untyped                                                       ;
; C0_HIGH                       ; 0                 ; Untyped                                                       ;
; C1_HIGH                       ; 0                 ; Untyped                                                       ;
; C2_HIGH                       ; 0                 ; Untyped                                                       ;
; C3_HIGH                       ; 0                 ; Untyped                                                       ;
; C4_HIGH                       ; 0                 ; Untyped                                                       ;
; C5_HIGH                       ; 0                 ; Untyped                                                       ;
; C6_HIGH                       ; 0                 ; Untyped                                                       ;
; C7_HIGH                       ; 0                 ; Untyped                                                       ;
; C8_HIGH                       ; 0                 ; Untyped                                                       ;
; C9_HIGH                       ; 0                 ; Untyped                                                       ;
; C0_LOW                        ; 0                 ; Untyped                                                       ;
; C1_LOW                        ; 0                 ; Untyped                                                       ;
; C2_LOW                        ; 0                 ; Untyped                                                       ;
; C3_LOW                        ; 0                 ; Untyped                                                       ;
; C4_LOW                        ; 0                 ; Untyped                                                       ;
; C5_LOW                        ; 0                 ; Untyped                                                       ;
; C6_LOW                        ; 0                 ; Untyped                                                       ;
; C7_LOW                        ; 0                 ; Untyped                                                       ;
; C8_LOW                        ; 0                 ; Untyped                                                       ;
; C9_LOW                        ; 0                 ; Untyped                                                       ;
; C0_INITIAL                    ; 0                 ; Untyped                                                       ;
; C1_INITIAL                    ; 0                 ; Untyped                                                       ;
; C2_INITIAL                    ; 0                 ; Untyped                                                       ;
; C3_INITIAL                    ; 0                 ; Untyped                                                       ;
; C4_INITIAL                    ; 0                 ; Untyped                                                       ;
; C5_INITIAL                    ; 0                 ; Untyped                                                       ;
; C6_INITIAL                    ; 0                 ; Untyped                                                       ;
; C7_INITIAL                    ; 0                 ; Untyped                                                       ;
; C8_INITIAL                    ; 0                 ; Untyped                                                       ;
; C9_INITIAL                    ; 0                 ; Untyped                                                       ;
; C0_MODE                       ; BYPASS            ; Untyped                                                       ;
; C1_MODE                       ; BYPASS            ; Untyped                                                       ;
; C2_MODE                       ; BYPASS            ; Untyped                                                       ;
; C3_MODE                       ; BYPASS            ; Untyped                                                       ;
; C4_MODE                       ; BYPASS            ; Untyped                                                       ;
; C5_MODE                       ; BYPASS            ; Untyped                                                       ;
; C6_MODE                       ; BYPASS            ; Untyped                                                       ;
; C7_MODE                       ; BYPASS            ; Untyped                                                       ;
; C8_MODE                       ; BYPASS            ; Untyped                                                       ;
; C9_MODE                       ; BYPASS            ; Untyped                                                       ;
; C0_PH                         ; 0                 ; Untyped                                                       ;
; C1_PH                         ; 0                 ; Untyped                                                       ;
; C2_PH                         ; 0                 ; Untyped                                                       ;
; C3_PH                         ; 0                 ; Untyped                                                       ;
; C4_PH                         ; 0                 ; Untyped                                                       ;
; C5_PH                         ; 0                 ; Untyped                                                       ;
; C6_PH                         ; 0                 ; Untyped                                                       ;
; C7_PH                         ; 0                 ; Untyped                                                       ;
; C8_PH                         ; 0                 ; Untyped                                                       ;
; C9_PH                         ; 0                 ; Untyped                                                       ;
; L0_HIGH                       ; 1                 ; Untyped                                                       ;
; L1_HIGH                       ; 1                 ; Untyped                                                       ;
; G0_HIGH                       ; 1                 ; Untyped                                                       ;
; G1_HIGH                       ; 1                 ; Untyped                                                       ;
; G2_HIGH                       ; 1                 ; Untyped                                                       ;
; G3_HIGH                       ; 1                 ; Untyped                                                       ;
; E0_HIGH                       ; 1                 ; Untyped                                                       ;
; E1_HIGH                       ; 1                 ; Untyped                                                       ;
; E2_HIGH                       ; 1                 ; Untyped                                                       ;
; E3_HIGH                       ; 1                 ; Untyped                                                       ;
; L0_LOW                        ; 1                 ; Untyped                                                       ;
; L1_LOW                        ; 1                 ; Untyped                                                       ;
; G0_LOW                        ; 1                 ; Untyped                                                       ;
; G1_LOW                        ; 1                 ; Untyped                                                       ;
; G2_LOW                        ; 1                 ; Untyped                                                       ;
; G3_LOW                        ; 1                 ; Untyped                                                       ;
; E0_LOW                        ; 1                 ; Untyped                                                       ;
; E1_LOW                        ; 1                 ; Untyped                                                       ;
; E2_LOW                        ; 1                 ; Untyped                                                       ;
; E3_LOW                        ; 1                 ; Untyped                                                       ;
; L0_INITIAL                    ; 1                 ; Untyped                                                       ;
; L1_INITIAL                    ; 1                 ; Untyped                                                       ;
; G0_INITIAL                    ; 1                 ; Untyped                                                       ;
; G1_INITIAL                    ; 1                 ; Untyped                                                       ;
; G2_INITIAL                    ; 1                 ; Untyped                                                       ;
; G3_INITIAL                    ; 1                 ; Untyped                                                       ;
; E0_INITIAL                    ; 1                 ; Untyped                                                       ;
; E1_INITIAL                    ; 1                 ; Untyped                                                       ;
; E2_INITIAL                    ; 1                 ; Untyped                                                       ;
; E3_INITIAL                    ; 1                 ; Untyped                                                       ;
; L0_MODE                       ; BYPASS            ; Untyped                                                       ;
; L1_MODE                       ; BYPASS            ; Untyped                                                       ;
; G0_MODE                       ; BYPASS            ; Untyped                                                       ;
; G1_MODE                       ; BYPASS            ; Untyped                                                       ;
; G2_MODE                       ; BYPASS            ; Untyped                                                       ;
; G3_MODE                       ; BYPASS            ; Untyped                                                       ;
; E0_MODE                       ; BYPASS            ; Untyped                                                       ;
; E1_MODE                       ; BYPASS            ; Untyped                                                       ;
; E2_MODE                       ; BYPASS            ; Untyped                                                       ;
; E3_MODE                       ; BYPASS            ; Untyped                                                       ;
; L0_PH                         ; 0                 ; Untyped                                                       ;
; L1_PH                         ; 0                 ; Untyped                                                       ;
; G0_PH                         ; 0                 ; Untyped                                                       ;
; G1_PH                         ; 0                 ; Untyped                                                       ;
; G2_PH                         ; 0                 ; Untyped                                                       ;
; G3_PH                         ; 0                 ; Untyped                                                       ;
; E0_PH                         ; 0                 ; Untyped                                                       ;
; E1_PH                         ; 0                 ; Untyped                                                       ;
; E2_PH                         ; 0                 ; Untyped                                                       ;
; E3_PH                         ; 0                 ; Untyped                                                       ;
; M_PH                          ; 0                 ; Untyped                                                       ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                       ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                       ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                       ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                       ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                       ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                       ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                       ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                       ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                       ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                       ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                       ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                       ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                       ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                       ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                       ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                       ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                       ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                       ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                       ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                       ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                       ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                       ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                       ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                       ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                       ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                       ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                ;
+-------------------------------+-------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                       ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                                                       ;
; NUMWORDS_B                         ; 19200                ; Signed Integer                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                       ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; ../VGA/gba.mif       ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_4id2      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioCODEC_Interface:Audio0|AudioVideo_PLL:av_pll|altpll:altpll_component ;
+-------------------------------+----------------------------------+-----------------------------------------------------+
; Parameter Name                ; Value                            ; Type                                                ;
+-------------------------------+----------------------------------+-----------------------------------------------------+
; OPERATION_MODE                ; NO_COMPENSATION                  ; Untyped                                             ;
; PLL_TYPE                      ; AUTO                             ; Untyped                                             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=AudioVideo_PLL ; Untyped                                             ;
; QUALIFY_CONF_DONE             ; OFF                              ; Untyped                                             ;
; COMPENSATE_CLOCK              ; CLK0                             ; Untyped                                             ;
; SCAN_CHAIN                    ; LONG                             ; Untyped                                             ;
; PRIMARY_CLOCK                 ; INCLK0                           ; Untyped                                             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                            ; Signed Integer                                      ;
; INCLK1_INPUT_FREQUENCY        ; 0                                ; Untyped                                             ;
; GATE_LOCK_SIGNAL              ; NO                               ; Untyped                                             ;
; GATE_LOCK_COUNTER             ; 0                                ; Untyped                                             ;
; LOCK_HIGH                     ; 1                                ; Untyped                                             ;
; LOCK_LOW                      ; 1                                ; Untyped                                             ;
; VALID_LOCK_MULTIPLIER         ; 1                                ; Untyped                                             ;
; INVALID_LOCK_MULTIPLIER       ; 5                                ; Untyped                                             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                              ; Untyped                                             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                              ; Untyped                                             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                              ; Untyped                                             ;
; SKIP_VCO                      ; OFF                              ; Untyped                                             ;
; SWITCH_OVER_COUNTER           ; 0                                ; Untyped                                             ;
; SWITCH_OVER_TYPE              ; AUTO                             ; Untyped                                             ;
; FEEDBACK_SOURCE               ; EXTCLK0                          ; Untyped                                             ;
; BANDWIDTH                     ; 0                                ; Untyped                                             ;
; BANDWIDTH_TYPE                ; AUTO                             ; Untyped                                             ;
; SPREAD_FREQUENCY              ; 0                                ; Untyped                                             ;
; DOWN_SPREAD                   ; 0                                ; Untyped                                             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                              ; Untyped                                             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                              ; Untyped                                             ;
; CLK9_MULTIPLY_BY              ; 0                                ; Untyped                                             ;
; CLK8_MULTIPLY_BY              ; 0                                ; Untyped                                             ;
; CLK7_MULTIPLY_BY              ; 0                                ; Untyped                                             ;
; CLK6_MULTIPLY_BY              ; 0                                ; Untyped                                             ;
; CLK5_MULTIPLY_BY              ; 1                                ; Untyped                                             ;
; CLK4_MULTIPLY_BY              ; 1                                ; Untyped                                             ;
; CLK3_MULTIPLY_BY              ; 1                                ; Untyped                                             ;
; CLK2_MULTIPLY_BY              ; 1                                ; Untyped                                             ;
; CLK1_MULTIPLY_BY              ; 31                               ; Signed Integer                                      ;
; CLK0_MULTIPLY_BY              ; 31                               ; Signed Integer                                      ;
; CLK9_DIVIDE_BY                ; 0                                ; Untyped                                             ;
; CLK8_DIVIDE_BY                ; 0                                ; Untyped                                             ;
; CLK7_DIVIDE_BY                ; 0                                ; Untyped                                             ;
; CLK6_DIVIDE_BY                ; 0                                ; Untyped                                             ;
; CLK5_DIVIDE_BY                ; 1                                ; Untyped                                             ;
; CLK4_DIVIDE_BY                ; 1                                ; Untyped                                             ;
; CLK3_DIVIDE_BY                ; 1                                ; Untyped                                             ;
; CLK2_DIVIDE_BY                ; 1                                ; Untyped                                             ;
; CLK1_DIVIDE_BY                ; 57                               ; Signed Integer                                      ;
; CLK0_DIVIDE_BY                ; 84                               ; Signed Integer                                      ;
; CLK9_PHASE_SHIFT              ; 0                                ; Untyped                                             ;
; CLK8_PHASE_SHIFT              ; 0                                ; Untyped                                             ;
; CLK7_PHASE_SHIFT              ; 0                                ; Untyped                                             ;
; CLK6_PHASE_SHIFT              ; 0                                ; Untyped                                             ;
; CLK5_PHASE_SHIFT              ; 0                                ; Untyped                                             ;
; CLK4_PHASE_SHIFT              ; 0                                ; Untyped                                             ;
; CLK3_PHASE_SHIFT              ; 0                                ; Untyped                                             ;
; CLK2_PHASE_SHIFT              ; 0                                ; Untyped                                             ;
; CLK1_PHASE_SHIFT              ; 0                                ; Untyped                                             ;
; CLK0_PHASE_SHIFT              ; 0                                ; Untyped                                             ;
; CLK5_TIME_DELAY               ; 0                                ; Untyped                                             ;
; CLK4_TIME_DELAY               ; 0                                ; Untyped                                             ;
; CLK3_TIME_DELAY               ; 0                                ; Untyped                                             ;
; CLK2_TIME_DELAY               ; 0                                ; Untyped                                             ;
; CLK1_TIME_DELAY               ; 0                                ; Untyped                                             ;
; CLK0_TIME_DELAY               ; 0                                ; Untyped                                             ;
; CLK9_DUTY_CYCLE               ; 50                               ; Untyped                                             ;
; CLK8_DUTY_CYCLE               ; 50                               ; Untyped                                             ;
; CLK7_DUTY_CYCLE               ; 50                               ; Untyped                                             ;
; CLK6_DUTY_CYCLE               ; 50                               ; Untyped                                             ;
; CLK5_DUTY_CYCLE               ; 50                               ; Untyped                                             ;
; CLK4_DUTY_CYCLE               ; 50                               ; Untyped                                             ;
; CLK3_DUTY_CYCLE               ; 50                               ; Untyped                                             ;
; CLK2_DUTY_CYCLE               ; 50                               ; Untyped                                             ;
; CLK1_DUTY_CYCLE               ; 50                               ; Signed Integer                                      ;
; CLK0_DUTY_CYCLE               ; 50                               ; Signed Integer                                      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                             ;
; LOCK_WINDOW_UI                ;  0.05                            ; Untyped                                             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                           ; Untyped                                             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                           ; Untyped                                             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                           ; Untyped                                             ;
; DPA_MULTIPLY_BY               ; 0                                ; Untyped                                             ;
; DPA_DIVIDE_BY                 ; 1                                ; Untyped                                             ;
; DPA_DIVIDER                   ; 0                                ; Untyped                                             ;
; EXTCLK3_MULTIPLY_BY           ; 1                                ; Untyped                                             ;
; EXTCLK2_MULTIPLY_BY           ; 1                                ; Untyped                                             ;
; EXTCLK1_MULTIPLY_BY           ; 1                                ; Untyped                                             ;
; EXTCLK0_MULTIPLY_BY           ; 1                                ; Untyped                                             ;
; EXTCLK3_DIVIDE_BY             ; 1                                ; Untyped                                             ;
; EXTCLK2_DIVIDE_BY             ; 1                                ; Untyped                                             ;
; EXTCLK1_DIVIDE_BY             ; 1                                ; Untyped                                             ;
; EXTCLK0_DIVIDE_BY             ; 1                                ; Untyped                                             ;
; EXTCLK3_PHASE_SHIFT           ; 0                                ; Untyped                                             ;
; EXTCLK2_PHASE_SHIFT           ; 0                                ; Untyped                                             ;
; EXTCLK1_PHASE_SHIFT           ; 0                                ; Untyped                                             ;
; EXTCLK0_PHASE_SHIFT           ; 0                                ; Untyped                                             ;
; EXTCLK3_TIME_DELAY            ; 0                                ; Untyped                                             ;
; EXTCLK2_TIME_DELAY            ; 0                                ; Untyped                                             ;
; EXTCLK1_TIME_DELAY            ; 0                                ; Untyped                                             ;
; EXTCLK0_TIME_DELAY            ; 0                                ; Untyped                                             ;
; EXTCLK3_DUTY_CYCLE            ; 50                               ; Untyped                                             ;
; EXTCLK2_DUTY_CYCLE            ; 50                               ; Untyped                                             ;
; EXTCLK1_DUTY_CYCLE            ; 50                               ; Untyped                                             ;
; EXTCLK0_DUTY_CYCLE            ; 50                               ; Untyped                                             ;
; VCO_MULTIPLY_BY               ; 0                                ; Untyped                                             ;
; VCO_DIVIDE_BY                 ; 0                                ; Untyped                                             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                ; Untyped                                             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                ; Untyped                                             ;
; VCO_MIN                       ; 0                                ; Untyped                                             ;
; VCO_MAX                       ; 0                                ; Untyped                                             ;
; VCO_CENTER                    ; 0                                ; Untyped                                             ;
; PFD_MIN                       ; 0                                ; Untyped                                             ;
; PFD_MAX                       ; 0                                ; Untyped                                             ;
; M_INITIAL                     ; 0                                ; Untyped                                             ;
; M                             ; 0                                ; Untyped                                             ;
; N                             ; 1                                ; Untyped                                             ;
; M2                            ; 1                                ; Untyped                                             ;
; N2                            ; 1                                ; Untyped                                             ;
; SS                            ; 1                                ; Untyped                                             ;
; C0_HIGH                       ; 0                                ; Untyped                                             ;
; C1_HIGH                       ; 0                                ; Untyped                                             ;
; C2_HIGH                       ; 0                                ; Untyped                                             ;
; C3_HIGH                       ; 0                                ; Untyped                                             ;
; C4_HIGH                       ; 0                                ; Untyped                                             ;
; C5_HIGH                       ; 0                                ; Untyped                                             ;
; C6_HIGH                       ; 0                                ; Untyped                                             ;
; C7_HIGH                       ; 0                                ; Untyped                                             ;
; C8_HIGH                       ; 0                                ; Untyped                                             ;
; C9_HIGH                       ; 0                                ; Untyped                                             ;
; C0_LOW                        ; 0                                ; Untyped                                             ;
; C1_LOW                        ; 0                                ; Untyped                                             ;
; C2_LOW                        ; 0                                ; Untyped                                             ;
; C3_LOW                        ; 0                                ; Untyped                                             ;
; C4_LOW                        ; 0                                ; Untyped                                             ;
; C5_LOW                        ; 0                                ; Untyped                                             ;
; C6_LOW                        ; 0                                ; Untyped                                             ;
; C7_LOW                        ; 0                                ; Untyped                                             ;
; C8_LOW                        ; 0                                ; Untyped                                             ;
; C9_LOW                        ; 0                                ; Untyped                                             ;
; C0_INITIAL                    ; 0                                ; Untyped                                             ;
; C1_INITIAL                    ; 0                                ; Untyped                                             ;
; C2_INITIAL                    ; 0                                ; Untyped                                             ;
; C3_INITIAL                    ; 0                                ; Untyped                                             ;
; C4_INITIAL                    ; 0                                ; Untyped                                             ;
; C5_INITIAL                    ; 0                                ; Untyped                                             ;
; C6_INITIAL                    ; 0                                ; Untyped                                             ;
; C7_INITIAL                    ; 0                                ; Untyped                                             ;
; C8_INITIAL                    ; 0                                ; Untyped                                             ;
; C9_INITIAL                    ; 0                                ; Untyped                                             ;
; C0_MODE                       ; BYPASS                           ; Untyped                                             ;
; C1_MODE                       ; BYPASS                           ; Untyped                                             ;
; C2_MODE                       ; BYPASS                           ; Untyped                                             ;
; C3_MODE                       ; BYPASS                           ; Untyped                                             ;
; C4_MODE                       ; BYPASS                           ; Untyped                                             ;
; C5_MODE                       ; BYPASS                           ; Untyped                                             ;
; C6_MODE                       ; BYPASS                           ; Untyped                                             ;
; C7_MODE                       ; BYPASS                           ; Untyped                                             ;
; C8_MODE                       ; BYPASS                           ; Untyped                                             ;
; C9_MODE                       ; BYPASS                           ; Untyped                                             ;
; C0_PH                         ; 0                                ; Untyped                                             ;
; C1_PH                         ; 0                                ; Untyped                                             ;
; C2_PH                         ; 0                                ; Untyped                                             ;
; C3_PH                         ; 0                                ; Untyped                                             ;
; C4_PH                         ; 0                                ; Untyped                                             ;
; C5_PH                         ; 0                                ; Untyped                                             ;
; C6_PH                         ; 0                                ; Untyped                                             ;
; C7_PH                         ; 0                                ; Untyped                                             ;
; C8_PH                         ; 0                                ; Untyped                                             ;
; C9_PH                         ; 0                                ; Untyped                                             ;
; L0_HIGH                       ; 1                                ; Untyped                                             ;
; L1_HIGH                       ; 1                                ; Untyped                                             ;
; G0_HIGH                       ; 1                                ; Untyped                                             ;
; G1_HIGH                       ; 1                                ; Untyped                                             ;
; G2_HIGH                       ; 1                                ; Untyped                                             ;
; G3_HIGH                       ; 1                                ; Untyped                                             ;
; E0_HIGH                       ; 1                                ; Untyped                                             ;
; E1_HIGH                       ; 1                                ; Untyped                                             ;
; E2_HIGH                       ; 1                                ; Untyped                                             ;
; E3_HIGH                       ; 1                                ; Untyped                                             ;
; L0_LOW                        ; 1                                ; Untyped                                             ;
; L1_LOW                        ; 1                                ; Untyped                                             ;
; G0_LOW                        ; 1                                ; Untyped                                             ;
; G1_LOW                        ; 1                                ; Untyped                                             ;
; G2_LOW                        ; 1                                ; Untyped                                             ;
; G3_LOW                        ; 1                                ; Untyped                                             ;
; E0_LOW                        ; 1                                ; Untyped                                             ;
; E1_LOW                        ; 1                                ; Untyped                                             ;
; E2_LOW                        ; 1                                ; Untyped                                             ;
; E3_LOW                        ; 1                                ; Untyped                                             ;
; L0_INITIAL                    ; 1                                ; Untyped                                             ;
; L1_INITIAL                    ; 1                                ; Untyped                                             ;
; G0_INITIAL                    ; 1                                ; Untyped                                             ;
; G1_INITIAL                    ; 1                                ; Untyped                                             ;
; G2_INITIAL                    ; 1                                ; Untyped                                             ;
; G3_INITIAL                    ; 1                                ; Untyped                                             ;
; E0_INITIAL                    ; 1                                ; Untyped                                             ;
; E1_INITIAL                    ; 1                                ; Untyped                                             ;
; E2_INITIAL                    ; 1                                ; Untyped                                             ;
; E3_INITIAL                    ; 1                                ; Untyped                                             ;
; L0_MODE                       ; BYPASS                           ; Untyped                                             ;
; L1_MODE                       ; BYPASS                           ; Untyped                                             ;
; G0_MODE                       ; BYPASS                           ; Untyped                                             ;
; G1_MODE                       ; BYPASS                           ; Untyped                                             ;
; G2_MODE                       ; BYPASS                           ; Untyped                                             ;
; G3_MODE                       ; BYPASS                           ; Untyped                                             ;
; E0_MODE                       ; BYPASS                           ; Untyped                                             ;
; E1_MODE                       ; BYPASS                           ; Untyped                                             ;
; E2_MODE                       ; BYPASS                           ; Untyped                                             ;
; E3_MODE                       ; BYPASS                           ; Untyped                                             ;
; L0_PH                         ; 0                                ; Untyped                                             ;
; L1_PH                         ; 0                                ; Untyped                                             ;
; G0_PH                         ; 0                                ; Untyped                                             ;
; G1_PH                         ; 0                                ; Untyped                                             ;
; G2_PH                         ; 0                                ; Untyped                                             ;
; G3_PH                         ; 0                                ; Untyped                                             ;
; E0_PH                         ; 0                                ; Untyped                                             ;
; E1_PH                         ; 0                                ; Untyped                                             ;
; E2_PH                         ; 0                                ; Untyped                                             ;
; E3_PH                         ; 0                                ; Untyped                                             ;
; M_PH                          ; 0                                ; Untyped                                             ;
; C1_USE_CASC_IN                ; OFF                              ; Untyped                                             ;
; C2_USE_CASC_IN                ; OFF                              ; Untyped                                             ;
; C3_USE_CASC_IN                ; OFF                              ; Untyped                                             ;
; C4_USE_CASC_IN                ; OFF                              ; Untyped                                             ;
; C5_USE_CASC_IN                ; OFF                              ; Untyped                                             ;
; C6_USE_CASC_IN                ; OFF                              ; Untyped                                             ;
; C7_USE_CASC_IN                ; OFF                              ; Untyped                                             ;
; C8_USE_CASC_IN                ; OFF                              ; Untyped                                             ;
; C9_USE_CASC_IN                ; OFF                              ; Untyped                                             ;
; CLK0_COUNTER                  ; G0                               ; Untyped                                             ;
; CLK1_COUNTER                  ; G0                               ; Untyped                                             ;
; CLK2_COUNTER                  ; G0                               ; Untyped                                             ;
; CLK3_COUNTER                  ; G0                               ; Untyped                                             ;
; CLK4_COUNTER                  ; G0                               ; Untyped                                             ;
; CLK5_COUNTER                  ; G0                               ; Untyped                                             ;
; CLK6_COUNTER                  ; E0                               ; Untyped                                             ;
; CLK7_COUNTER                  ; E1                               ; Untyped                                             ;
; CLK8_COUNTER                  ; E2                               ; Untyped                                             ;
; CLK9_COUNTER                  ; E3                               ; Untyped                                             ;
; L0_TIME_DELAY                 ; 0                                ; Untyped                                             ;
; L1_TIME_DELAY                 ; 0                                ; Untyped                                             ;
; G0_TIME_DELAY                 ; 0                                ; Untyped                                             ;
; G1_TIME_DELAY                 ; 0                                ; Untyped                                             ;
; G2_TIME_DELAY                 ; 0                                ; Untyped                                             ;
; G3_TIME_DELAY                 ; 0                                ; Untyped                                             ;
; E0_TIME_DELAY                 ; 0                                ; Untyped                                             ;
; E1_TIME_DELAY                 ; 0                                ; Untyped                                             ;
; E2_TIME_DELAY                 ; 0                                ; Untyped                                             ;
; E3_TIME_DELAY                 ; 0                                ; Untyped                                             ;
; M_TIME_DELAY                  ; 0                                ; Untyped                                             ;
; N_TIME_DELAY                  ; 0                                ; Untyped                                             ;
; EXTCLK3_COUNTER               ; E3                               ; Untyped                                             ;
; EXTCLK2_COUNTER               ; E2                               ; Untyped                                             ;
; EXTCLK1_COUNTER               ; E1                               ; Untyped                                             ;
; EXTCLK0_COUNTER               ; E0                               ; Untyped                                             ;
; ENABLE0_COUNTER               ; L0                               ; Untyped                                             ;
; ENABLE1_COUNTER               ; L0                               ; Untyped                                             ;
; CHARGE_PUMP_CURRENT           ; 2                                ; Untyped                                             ;
; LOOP_FILTER_R                 ;  1.000000                        ; Untyped                                             ;
; LOOP_FILTER_C                 ; 5                                ; Untyped                                             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                             ; Untyped                                             ;
; LOOP_FILTER_R_BITS            ; 9999                             ; Untyped                                             ;
; LOOP_FILTER_C_BITS            ; 9999                             ; Untyped                                             ;
; VCO_POST_SCALE                ; 0                                ; Untyped                                             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                ; Untyped                                             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                ; Untyped                                             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                ; Untyped                                             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                       ; Untyped                                             ;
; PORT_CLKENA0                  ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_CLKENA1                  ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_CLKENA2                  ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_CLKENA3                  ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_CLKENA4                  ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_CLKENA5                  ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                ; Untyped                                             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                ; Untyped                                             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                ; Untyped                                             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                ; Untyped                                             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_CLK0                     ; PORT_USED                        ; Untyped                                             ;
; PORT_CLK1                     ; PORT_USED                        ; Untyped                                             ;
; PORT_CLK2                     ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_CLK3                     ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_CLK4                     ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_CLK5                     ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_CLK6                     ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_CLK7                     ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_CLK8                     ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_CLK9                     ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_SCANDATA                 ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_SCANDONE                 ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                ; Untyped                                             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                ; Untyped                                             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_INCLK1                   ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_INCLK0                   ; PORT_USED                        ; Untyped                                             ;
; PORT_FBIN                     ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_PLLENA                   ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_ARESET                   ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_PFDENA                   ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_SCANCLK                  ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_SCANACLR                 ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_SCANREAD                 ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_SCANWRITE                ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                ; Untyped                                             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                ; Untyped                                             ;
; PORT_LOCKED                   ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                ; Untyped                                             ;
; PORT_PHASEDONE                ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_PHASESTEP                ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                      ; Untyped                                             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                ; Untyped                                             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                ; Untyped                                             ;
; M_TEST_SOURCE                 ; 5                                ; Untyped                                             ;
; C0_TEST_SOURCE                ; 5                                ; Untyped                                             ;
; C1_TEST_SOURCE                ; 5                                ; Untyped                                             ;
; C2_TEST_SOURCE                ; 5                                ; Untyped                                             ;
; C3_TEST_SOURCE                ; 5                                ; Untyped                                             ;
; C4_TEST_SOURCE                ; 5                                ; Untyped                                             ;
; C5_TEST_SOURCE                ; 5                                ; Untyped                                             ;
; C6_TEST_SOURCE                ; 5                                ; Untyped                                             ;
; C7_TEST_SOURCE                ; 5                                ; Untyped                                             ;
; C8_TEST_SOURCE                ; 5                                ; Untyped                                             ;
; C9_TEST_SOURCE                ; 5                                ; Untyped                                             ;
; CBXI_PARAMETER                ; NOTHING                          ; Untyped                                             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                             ; Untyped                                             ;
; VCO_PHASE_SHIFT_STEP          ; 0                                ; Untyped                                             ;
; WIDTH_CLOCK                   ; 6                                ; Untyped                                             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                ; Untyped                                             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                              ; Untyped                                             ;
; DEVICE_FAMILY                 ; Cyclone II                       ; Untyped                                             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                           ; Untyped                                             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                              ; Untyped                                             ;
; AUTO_CARRY_CHAINS             ; ON                               ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS          ; OFF                              ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS           ; ON                               ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                              ; IGNORE_CASCADE                                      ;
+-------------------------------+----------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioCODEC_Interface:Audio0|I2C_AV_Config:u3 ;
+----------------+----------+---------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                          ;
+----------------+----------+---------------------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                                ;
; I2C_Freq       ; 20000    ; Signed Integer                                                ;
; LUT_SIZE       ; 51       ; Signed Integer                                                ;
; Dummy_DATA     ; 0        ; Signed Integer                                                ;
; SET_LIN_L      ; 1        ; Signed Integer                                                ;
; SET_LIN_R      ; 2        ; Signed Integer                                                ;
; SET_HEAD_L     ; 3        ; Signed Integer                                                ;
; SET_HEAD_R     ; 4        ; Signed Integer                                                ;
; A_PATH_CTRL    ; 5        ; Signed Integer                                                ;
; D_PATH_CTRL    ; 6        ; Signed Integer                                                ;
; POWER_ON       ; 7        ; Signed Integer                                                ;
; SET_FORMAT     ; 8        ; Signed Integer                                                ;
; SAMPLE_CTRL    ; 9        ; Signed Integer                                                ;
; SET_ACTIVE     ; 10       ; Signed Integer                                                ;
; SET_VIDEO      ; 11       ; Signed Integer                                                ;
+----------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioCODEC_Interface:Audio0|audio_clock:u4 ;
+----------------+----------+-------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                        ;
+----------------+----------+-------------------------------------------------------------+
; REF_CLK        ; 18432000 ; Signed Integer                                              ;
; SAMPLE_RATE    ; 48000    ; Signed Integer                                              ;
; DATA_WIDTH     ; 16       ; Signed Integer                                              ;
; CHANNEL_NUM    ; 2        ; Signed Integer                                              ;
+----------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_Interface:LCD0|LCDStateMachine:LCDSM0 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; INIT_CONT_SIZE ; 36    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LCDController:LCDCont0 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; CLK_Divide     ; 16    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                                                                                                        ;
+------------------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                                                                                                     ;
; OPERATION_MODE                     ; ROM                      ; Untyped                                                                                                                                     ;
; WIDTH_A                            ; 16                       ; Signed Integer                                                                                                                              ;
; WIDTHAD_A                          ; 7                        ; Signed Integer                                                                                                                              ;
; NUMWORDS_A                         ; 128                      ; Signed Integer                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                                                                                                     ;
; WIDTH_B                            ; 1                        ; Untyped                                                                                                                                     ;
; WIDTHAD_B                          ; 1                        ; Untyped                                                                                                                                     ;
; NUMWORDS_B                         ; 1                        ; Untyped                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                                                                                                     ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                                                                     ;
; INIT_FILE                          ; ./Sintetizador/notes.mif ; Untyped                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone II               ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_0oc1          ; Untyped                                                                                                                                     ;
+------------------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                                                                                                                                         ;
+------------------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                                                                                                                                      ;
; OPERATION_MODE                     ; ROM                     ; Untyped                                                                                                                                                                      ;
; WIDTH_A                            ; 16                      ; Signed Integer                                                                                                                                                               ;
; WIDTHAD_A                          ; 10                      ; Signed Integer                                                                                                                                                               ;
; NUMWORDS_A                         ; 1024                    ; Signed Integer                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                                                                                                                                      ;
; WIDTH_B                            ; 1                       ; Untyped                                                                                                                                                                      ;
; WIDTHAD_B                          ; 1                       ; Untyped                                                                                                                                                                      ;
; NUMWORDS_B                         ; 1                       ; Untyped                                                                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                                                                                                                      ;
; INIT_FILE                          ; ./Sintetizador/sine.mif ; Untyped                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone II              ; Untyped                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_smc1         ; Untyped                                                                                                                                                                      ;
+------------------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1 ;
+------------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                ;
+------------------+-------+-------------------------------------------------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                                               ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                                               ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                                              ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                                               ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                                               ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                                              ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                                               ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                                               ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                                              ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                                              ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                                              ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                                              ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                                              ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                                              ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                                              ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                                              ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232_Interface:SERIAL0|rs232tx:rs232transmitter ;
+----------------+----------+-------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                              ;
+----------------+----------+-------------------------------------------------------------------+
; ClkFrequency   ; 50000000 ; Signed Integer                                                    ;
; Baud           ; 115200   ; Signed Integer                                                    ;
+----------------+----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232_Interface:SERIAL0|rs232tx:rs232transmitter|BaudTickGen:tickgen ;
+----------------+----------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                  ;
+----------------+----------+---------------------------------------------------------------------------------------+
; ClkFrequency   ; 50000000 ; Signed Integer                                                                        ;
; Baud           ; 115200   ; Signed Integer                                                                        ;
; Oversampling   ; 1        ; Signed Integer                                                                        ;
+----------------+----------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232_Interface:SERIAL0|rs232rx:rs232receiver ;
+----------------+----------+----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                           ;
+----------------+----------+----------------------------------------------------------------+
; ClkFrequency   ; 50000000 ; Signed Integer                                                 ;
; Baud           ; 115200   ; Signed Integer                                                 ;
; Oversampling   ; 8        ; Signed Integer                                                 ;
+----------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232_Interface:SERIAL0|rs232rx:rs232receiver|BaudTickGen:tickgen ;
+----------------+----------+------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                               ;
+----------------+----------+------------------------------------------------------------------------------------+
; ClkFrequency   ; 50000000 ; Signed Integer                                                                     ;
; Baud           ; 115200   ; Signed Integer                                                                     ;
; Oversampling   ; 8        ; Signed Integer                                                                     ;
+----------------+----------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_Interface:SDCARD|sd_buffer:SDMemBuffer|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                              ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                              ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                              ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                              ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_kko1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IrDA_Interface:IRDA|IrDA_receiver:IrDArx ;
+-------------------+--------+----------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                     ;
+-------------------+--------+----------------------------------------------------------+
; IDLE              ; 00     ; Unsigned Binary                                          ;
; GUIDANCE          ; 01     ; Unsigned Binary                                          ;
; DATAREAD          ; 10     ; Unsigned Binary                                          ;
; IDLE_HIGH_DUR     ; 262143 ; Signed Integer                                           ;
; GUIDE_LOW_DUR     ; 230000 ; Signed Integer                                           ;
; GUIDE_HIGH_DUR    ; 210000 ; Signed Integer                                           ;
; DATA_HIGH_DUR     ; 41500  ; Signed Integer                                           ;
; BIT_AVAILABLE_DUR ; 20000  ; Signed Integer                                           ;
+-------------------+--------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|altshift_taps:oDATA.accumulator_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                    ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                 ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                 ;
; TAP_DISTANCE   ; 8              ; Untyped                                                                                                                                                                                 ;
; WIDTH          ; 84             ; Untyped                                                                                                                                                                                 ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                 ;
; CBXI_PARAMETER ; shift_taps_ojp ; Untyped                                                                                                                                                                                 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                         ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                      ;
; TAP_DISTANCE   ; 7              ; Untyped                                                                                                                                                      ;
; WIDTH          ; 39             ; Untyped                                                                                                                                                      ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER ; shift_taps_njp ; Untyped                                                                                                                                                      ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|lpm_mult:Mult0 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                       ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                             ;
; LPM_WIDTHA                                     ; 32         ; Untyped                                                                                                                                    ;
; LPM_WIDTHB                                     ; 13         ; Untyped                                                                                                                                    ;
; LPM_WIDTHP                                     ; 45         ; Untyped                                                                                                                                    ;
; LPM_WIDTHR                                     ; 45         ; Untyped                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                                    ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER                                 ; mult_7ct   ; Untyped                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                    ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|lpm_mult:Mult2 ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                             ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                   ;
; LPM_WIDTHA                                     ; 8          ; Untyped                                                                                                                          ;
; LPM_WIDTHB                                     ; 8          ; Untyped                                                                                                                          ;
; LPM_WIDTHP                                     ; 16         ; Untyped                                                                                                                          ;
; LPM_WIDTHR                                     ; 16         ; Untyped                                                                                                                          ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                          ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                          ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                          ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                          ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                          ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                          ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                          ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                          ;
; CBXI_PARAMETER                                 ; mult_o5t   ; Untyped                                                                                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                          ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|lpm_mult:Mult0 ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                           ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                 ;
; LPM_WIDTHA                                     ; 24         ; Untyped                                                                                                        ;
; LPM_WIDTHB                                     ; 8          ; Untyped                                                                                                        ;
; LPM_WIDTHP                                     ; 32         ; Untyped                                                                                                        ;
; LPM_WIDTHR                                     ; 32         ; Untyped                                                                                                        ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                        ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                        ;
; LATENCY                                        ; 0          ; Untyped                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                        ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_47t   ; Untyped                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                        ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|lpm_mult:Mult3 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                       ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                             ;
; LPM_WIDTHA                                     ; 24         ; Untyped                                                                                                                                    ;
; LPM_WIDTHB                                     ; 8          ; Untyped                                                                                                                                    ;
; LPM_WIDTHP                                     ; 32         ; Untyped                                                                                                                                    ;
; LPM_WIDTHR                                     ; 32         ; Untyped                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                                    ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER                                 ; mult_oat   ; Untyped                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                    ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|lpm_mult:Mult1 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                       ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                             ;
; LPM_WIDTHA                                     ; 16         ; Untyped                                                                                                                                    ;
; LPM_WIDTHB                                     ; 16         ; Untyped                                                                                                                                    ;
; LPM_WIDTHP                                     ; 32         ; Untyped                                                                                                                                    ;
; LPM_WIDTHR                                     ; 32         ; Untyped                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                                                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                    ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER                                 ; mult_h1t   ; Untyped                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                    ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|lpm_mult:Mult2 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                       ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                             ;
; LPM_WIDTHA                                     ; 32         ; Untyped                                                                                                                                    ;
; LPM_WIDTHB                                     ; 16         ; Untyped                                                                                                                                    ;
; LPM_WIDTHP                                     ; 48         ; Untyped                                                                                                                                    ;
; LPM_WIDTHR                                     ; 48         ; Untyped                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                                    ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER                                 ; mult_dct   ; Untyped                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                    ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|lpm_mult:Mult0 ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                             ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                   ;
; LPM_WIDTHA                                     ; 8          ; Untyped                                                                                                                          ;
; LPM_WIDTHB                                     ; 8          ; Untyped                                                                                                                          ;
; LPM_WIDTHP                                     ; 16         ; Untyped                                                                                                                          ;
; LPM_WIDTHR                                     ; 16         ; Untyped                                                                                                                          ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                          ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                          ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                          ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                          ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                          ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                          ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                          ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                          ;
; CBXI_PARAMETER                                 ; mult_o5t   ; Untyped                                                                                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                          ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|lpm_mult:Mult1 ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                             ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                   ;
; LPM_WIDTHA                                     ; 8          ; Untyped                                                                                                                          ;
; LPM_WIDTHB                                     ; 8          ; Untyped                                                                                                                          ;
; LPM_WIDTHP                                     ; 16         ; Untyped                                                                                                                          ;
; LPM_WIDTHR                                     ; 16         ; Untyped                                                                                                                          ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                          ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                          ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                          ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                          ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                          ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                          ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                          ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                          ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                          ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                          ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                 ;
+------------------------+----------------+----------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                              ;
; LPM_WIDTHD             ; 32             ; Untyped                                                              ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                              ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                              ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                              ;
; CBXI_PARAMETER         ; lpm_divide_nto ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                       ;
+------------------------+----------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_mult:Mult1 ;
+------------------------------------------------+------------+-------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                            ;
+------------------------------------------------+------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 32         ; Untyped                                         ;
; LPM_WIDTHB                                     ; 32         ; Untyped                                         ;
; LPM_WIDTHP                                     ; 64         ; Untyped                                         ;
; LPM_WIDTHR                                     ; 64         ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                         ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                         ;
; LATENCY                                        ; 0          ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                         ;
; USE_EAB                                        ; OFF        ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_l8t   ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                         ;
+------------------------------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                            ;
+------------------------------------------------+------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 32         ; Untyped                                         ;
; LPM_WIDTHB                                     ; 32         ; Untyped                                         ;
; LPM_WIDTHP                                     ; 64         ; Untyped                                         ;
; LPM_WIDTHR                                     ; 64         ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                         ;
; LATENCY                                        ; 0          ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                         ;
; USE_EAB                                        ; OFF        ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_i1t   ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                         ;
+------------------------------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                 ;
+------------------------+----------------+----------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                              ;
; LPM_WIDTHD             ; 32             ; Untyped                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                              ;
; CBXI_PARAMETER         ; lpm_divide_vfm ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                       ;
+------------------------+----------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                 ;
+------------------------+----------------+----------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                              ;
; LPM_WIDTHD             ; 32             ; Untyped                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                              ;
; CBXI_PARAMETER         ; lpm_divide_28m ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                       ;
+------------------------+----------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                 ;
+------------------------+----------------+----------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                              ;
; LPM_WIDTHD             ; 32             ; Untyped                                                              ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                              ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                              ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                              ;
; CBXI_PARAMETER         ; lpm_divide_qlo ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                       ;
+------------------------+----------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|lpm_mult:Mult0 ;
+------------------------------------------------+------------+---------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                    ;
+------------------------------------------------+------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                          ;
; LPM_WIDTHA                                     ; 13         ; Untyped                                                 ;
; LPM_WIDTHB                                     ; 7          ; Untyped                                                 ;
; LPM_WIDTHP                                     ; 20         ; Untyped                                                 ;
; LPM_WIDTHR                                     ; 20         ; Untyped                                                 ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                 ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                 ;
; LATENCY                                        ; 0          ; Untyped                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                 ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                 ;
; USE_EAB                                        ; OFF        ; Untyped                                                 ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                                                 ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                 ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                 ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                 ;
+------------------------------------------------+------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                              ;
+-------------------------------+---------------------------------------------------------------------------+
; Name                          ; Value                                                                     ;
+-------------------------------+---------------------------------------------------------------------------+
; Number of entity instances    ; 3                                                                         ;
; Entity Instance               ; CLOCK_Interface:CLKI0|PLL:PLL1|altpll:altpll_component                    ;
;     -- OPERATION_MODE         ; NORMAL                                                                    ;
;     -- PLL_TYPE               ; AUTO                                                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                                                         ;
; Entity Instance               ; VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|altpll:altpll_component      ;
;     -- OPERATION_MODE         ; NORMAL                                                                    ;
;     -- PLL_TYPE               ; AUTO                                                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                                                         ;
; Entity Instance               ; AudioCODEC_Interface:Audio0|AudioVideo_PLL:av_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NO_COMPENSATION                                                           ;
;     -- PLL_TYPE               ; AUTO                                                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                                                         ;
+-------------------------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                           ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 9                                                                                                                                                                                              ;
; Entity Instance                           ; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component                                                                                                                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                      ;
; Entity Instance                           ; DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component                                                                                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                      ;
; Entity Instance                           ; CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component                                                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                      ;
; Entity Instance                           ; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component                                                                                                                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                      ;
; Entity Instance                           ; CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component                                                                                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                      ;
; Entity Instance                           ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component                                                                                                            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 19200                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 19200                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                      ;
; Entity Instance                           ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                      ;
; Entity Instance                           ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                      ;
; Entity Instance                           ; SPI_Interface:SDCARD|sd_buffer:SDMemBuffer|altsyncram:altsyncram_component                                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                      ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                   ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                    ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                                        ;
; Entity Instance            ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|altshift_taps:oDATA.accumulator_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                        ;
;     -- TAP_DISTANCE        ; 8                                                                                                                                                                        ;
;     -- WIDTH               ; 84                                                                                                                                                                       ;
; Entity Instance            ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0                            ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                        ;
;     -- TAP_DISTANCE        ; 7                                                                                                                                                                        ;
;     -- WIDTH               ; 39                                                                                                                                                                       ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                  ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                   ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 11                                                                                                                                                      ;
; Entity Instance                       ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 13                                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 45                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                      ;
; Entity Instance                       ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|lpm_mult:Mult2           ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                      ;
; Entity Instance                       ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|lpm_mult:Mult0                             ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                      ;
; Entity Instance                       ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                      ;
; Entity Instance                       ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                      ;
; Entity Instance                       ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                      ;
; Entity Instance                       ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|lpm_mult:Mult0           ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                      ;
; Entity Instance                       ; Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|lpm_mult:Mult1           ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                      ;
; Entity Instance                       ; CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_mult:Mult1                                                                                            ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                      ;
; Entity Instance                       ; CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_mult:Mult0                                                                                            ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                      ;
; Entity Instance                       ; Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|lpm_mult:Mult0                                                                                    ;
;     -- LPM_WIDTHA                     ; 13                                                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 7                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 20                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                      ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lfsr_interface:lfsr|lfsr_word:lfsr"                                                                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; out  ; Output ; Warning  ; Output or bidir port (33 bits) is wider than the port expression (32 bits) it drives; bit(s) "out[32..32]" have no fanouts ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IrDA_Interface:IRDA|IrDA_receiver:IrDArx"                                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; iRST_n      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; oDATA_READY ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SPI_Interface:SDCARD|sd_controller:sd1|CLK_Divider:U1"                                                         ;
+-------+-------+------------------+--------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity         ; Details                                                                                                ;
+-------+-------+------------------+--------------------------------------------------------------------------------------------------------+
; State ; Input ; Critical Warning ; Can't connect array with 4 elements in array dimension 1 to port with 8 elements in the same dimension ;
+-------+-------+------------------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "SPI_Interface:SDCARD|sd_controller:sd1" ;
+-------+-------+----------+-----------------------------------------+
; Port  ; Type  ; Severity ; Details                                 ;
+-------+-------+----------+-----------------------------------------+
; wr    ; Input ; Info     ; Stuck at GND                            ;
; dm_in ; Input ; Info     ; Stuck at VCC                            ;
; din   ; Input ; Info     ; Stuck at VCC                            ;
+-------+-------+----------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RS232_Interface:SERIAL0|rs232rx:rs232receiver|BaudTickGen:tickgen" ;
+--------+-------+----------+-------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                           ;
+--------+-------+----------+-------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                      ;
+--------+-------+----------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RS232_Interface:SERIAL0|rs232rx:rs232receiver"                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; RxD_data_ready  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RxD_idle        ; Output ; Info     ; Explicitly unconnected                                                              ;
; RxD_endofpacket ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1"                                           ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                             ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; the_command[7..4]             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; the_command[1..0]             ; Input  ; Info     ; Stuck at GND                                                                        ;
; the_command[3]                ; Input  ; Info     ; Stuck at GND                                                                        ;
; the_command[2]                ; Input  ; Info     ; Stuck at VCC                                                                        ;
; command_was_sent              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; error_communication_timed_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MousePS2_Interface:MOUSE0|mouse_hugo:mouse1"                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; command_auto ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1"                                      ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; oSynthVolume ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oSynthInst   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|Mixer:mixer" ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; EN   ; Input ; Info     ; Stuck at VCC                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable" ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                         ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController" ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                 ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------+
; RESET ; Input ; Info     ; Stuck at GND                                                                                            ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "Sintetizador_Interface:SINT0|Sintetizador:S1" ;
+----------------------+-------+----------+--------------------------------+
; Port                 ; Type  ; Severity ; Details                        ;
+----------------------+-------+----------+--------------------------------+
; WAVE[1]              ; Input ; Info     ; Stuck at VCC                   ;
; WAVE[0]              ; Input ; Info     ; Stuck at GND                   ;
; NOISE_EN             ; Input ; Info     ; Stuck at GND                   ;
; FILTER_EN            ; Input ; Info     ; Stuck at VCC                   ;
; FILTER_QUALITY[7..5] ; Input ; Info     ; Stuck at VCC                   ;
; FILTER_QUALITY[1..0] ; Input ; Info     ; Stuck at VCC                   ;
; FILTER_QUALITY[4..2] ; Input ; Info     ; Stuck at GND                   ;
; ATTACK_DURATION      ; Input ; Info     ; Stuck at GND                   ;
; DECAY_DURATION       ; Input ; Info     ; Stuck at GND                   ;
; SUSTAIN_AMPLITUDE    ; Input ; Info     ; Stuck at VCC                   ;
; RELEASE_DURATION     ; Input ; Info     ; Stuck at GND                   ;
+----------------------+-------+----------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0"                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "AudioCODEC_Interface:Audio0|AudioVideo_PLL:av_pll" ;
+------+--------+----------+----------------------------------------------------+
; Port ; Type   ; Severity ; Details                                            ;
+------+--------+----------+----------------------------------------------------+
; c1   ; Output ; Info     ; Explicitly unconnected                             ;
+------+--------+----------+----------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA" ;
+--------+-------+----------+-----------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                             ;
+--------+-------+----------+-----------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                        ;
; wren_a ; Input ; Info     ; Stuck at GND                                        ;
+--------+-------+----------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx"                                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c1     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0"                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (11 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_PIPEM:Processor|MemLoad:MemLoad0" ;
+------------+--------+----------+-----------------------------------------------+
; Port       ; Type   ; Severity ; Details                                       ;
+------------+--------+----------+-----------------------------------------------+
; iOpcode    ; Input  ; Info     ; Stuck at VCC                                  ;
; oException ; Output ; Info     ; Explicitly unconnected                        ;
+------------+--------+----------+-----------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_PIPEM:Processor|MemStore:MemStore0" ;
+------------+--------+----------+-------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                         ;
+------------+--------+----------+-------------------------------------------------+
; iOpcode    ; Input  ; Info     ; Stuck at VCC                                    ;
; oException ; Output ; Info     ; Explicitly unconnected                          ;
+------------+--------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit"                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; oZero     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oOverflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_PIPEM:Processor|ALUControl:ALUControlunit"                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; iRt  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_PIPEM:Processor|HazardUnitM:hUnit"                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; oForwardPC4 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_PIPEM:Processor"                                                                                                ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; oCSavePC   ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "oCSavePC[1..1]" have no fanouts ;
; oCSavePC   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; oLoadType  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                    ;
; oWriteType ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                    ;
; oCJump     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                    ;
; oCBranch   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                    ;
; oCJr       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                    ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0"                                 ;
+-------------------------+--------+----------+------------------------+
; Port                    ; Type   ; Severity ; Details                ;
+-------------------------+--------+----------+------------------------+
; iInitialPC[31..23]      ; Input  ; Info     ; Stuck at GND           ;
; iInitialPC[21..0]       ; Input  ; Info     ; Stuck at GND           ;
; wDebug                  ; Output ; Info     ; Explicitly unconnected ;
; iPendingInterrupt[7..3] ; Input  ; Info     ; Stuck at GND           ;
+-------------------------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CLOCK_Interface:CLKI0|PLL:PLL1"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; c1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CLOCK_Interface:CLKI0"                                                                                    ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; CLK_X ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                  ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                            ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; 0              ; UseD        ; 32    ; 2048  ; Read/Write ; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cvk1:auto_generated ;
; 1              ; SysD        ; 32    ; 512   ; Read/Write ; DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_44l1:auto_generated  ;
; 2              ; BOOT        ; 32    ; 128   ; Read/Write ; CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_ird1:auto_generated     ;
; 3              ; UseC        ; 32    ; 2048  ; Read/Write ; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_bvk1:auto_generated ;
; 4              ; SysC        ; 32    ; 2048  ; Read/Write ; CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_37l1:auto_generated  ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:01:41     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Fri Jun 23 10:24:35 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TopDE-FastCompilation -c TopDE-FastCompilation
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file topde.v
    Info (12023): Found entity 1: TopDE
Info (12021): Found 0 design units, including 0 entities, in source file parametros.v
Info (12021): Found 1 design units, including 1 entities, in source file cpu/cpu.v
    Info (12023): Found entity 1: CPU
Info (12021): Found 1 design units, including 1 entities, in source file cpu/datapath_uni.v
    Info (12023): Found entity 1: Datapath_UNI
Info (12021): Found 1 design units, including 1 entities, in source file cpu/datapath_multi.v
    Info (12023): Found entity 1: Datapath_MULTI
Info (12021): Found 1 design units, including 1 entities, in source file cpu/datapath_pipem.v
    Info (12023): Found entity 1: Datapath_PIPEM
Info (12021): Found 1 design units, including 1 entities, in source file cpu/control_uni.v
    Info (12023): Found entity 1: Control_UNI
Info (12021): Found 1 design units, including 1 entities, in source file cpu/control_multi.v
    Info (12023): Found entity 1: Control_MULTI
Info (12021): Found 1 design units, including 1 entities, in source file cpu/control_pipem.v
    Info (12023): Found entity 1: Control_PIPEM
Info (12021): Found 1 design units, including 1 entities, in source file cpu/forwardunitm.v
    Info (12023): Found entity 1: ForwardUnitM
Info (12021): Found 1 design units, including 1 entities, in source file cpu/hazardunitm.v
    Info (12023): Found entity 1: HazardUnitM
Info (12021): Found 1 design units, including 1 entities, in source file cpu/registers.v
    Info (12023): Found entity 1: Registers
Info (12021): Found 1 design units, including 1 entities, in source file cpu/alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file cpu/alucontrol.v
    Info (12023): Found entity 1: ALUControl
Info (12021): Found 1 design units, including 1 entities, in source file cop0/cop0registersuni.v
    Info (12023): Found entity 1: COP0RegistersUNI
Info (12021): Found 1 design units, including 1 entities, in source file cop0/cop0registersmulti.v
    Info (12023): Found entity 1: COP0RegistersMULTI
Info (12021): Found 1 design units, including 1 entities, in source file cop1/fpuregisters.v
    Info (12023): Found entity 1: FPURegisters
Info (12021): Found 1 design units, including 1 entities, in source file cop1/fpalucontrol.v
    Info (12023): Found entity 1: FPALUControl
Info (12021): Found 1 design units, including 1 entities, in source file cop1/flagbank.v
    Info (12023): Found entity 1: FlagBank
Info (12021): Found 1 design units, including 1 entities, in source file cop1/ula_fp.v
    Info (12023): Found entity 1: ula_fp
Info (12021): Found 3 design units, including 3 entities, in source file cop1/sqrt_s.v
    Info (12023): Found entity 1: sqrt_s_alt_sqrt_block_kfb
    Info (12023): Found entity 2: sqrt_s_altfp_sqrt_ece
    Info (12023): Found entity 3: sqrt_s
Info (12021): Found 2 design units, including 2 entities, in source file cop1/mul_s.v
    Info (12023): Found entity 1: mul_s_altfp_mult_64m
    Info (12023): Found entity 2: mul_s
Info (12021): Found 3 design units, including 3 entities, in source file cop1/div_s.v
    Info (12023): Found entity 1: div_s_altfp_div_pst_75h
    Info (12023): Found entity 2: div_s_altfp_div_vtj
    Info (12023): Found entity 3: div_s
Info (12021): Found 2 design units, including 2 entities, in source file cop1/c_lt_s.v
    Info (12023): Found entity 1: c_lt_s_altfp_compare_m3b
    Info (12023): Found entity 2: c_lt_s
Info (12021): Found 2 design units, including 2 entities, in source file cop1/c_le_s.v
    Info (12023): Found entity 1: c_le_s_altfp_compare_r6b
    Info (12023): Found entity 2: c_le_s
Info (12021): Found 2 design units, including 2 entities, in source file cop1/c_eq_s.v
    Info (12023): Found entity 1: c_eq_s_altfp_compare_f3b
    Info (12023): Found entity 2: c_eq_s
Info (12021): Found 2 design units, including 2 entities, in source file cop1/c_comp.v
    Info (12023): Found entity 1: c_comp_altfp_compare_irb
    Info (12023): Found entity 2: c_comp
Info (12021): Found 3 design units, including 3 entities, in source file cop1/cvt_w_s.v
    Info (12023): Found entity 1: cvt_w_s_altbarrel_shift_grf
    Info (12023): Found entity 2: cvt_w_s_altfp_convert_a4p
    Info (12023): Found entity 3: cvt_w_s
Info (12021): Found 12 design units, including 12 entities, in source file cop1/cvt_s_w.v
    Info (12023): Found entity 1: cvt_s_w_altbarrel_shift_brf
    Info (12023): Found entity 2: cvt_s_w_altpriority_encoder_3e8
    Info (12023): Found entity 3: cvt_s_w_altpriority_encoder_6e8
    Info (12023): Found entity 4: cvt_s_w_altpriority_encoder_be8
    Info (12023): Found entity 5: cvt_s_w_altpriority_encoder_rf8
    Info (12023): Found entity 6: cvt_s_w_altpriority_encoder_3v7
    Info (12023): Found entity 7: cvt_s_w_altpriority_encoder_6v7
    Info (12023): Found entity 8: cvt_s_w_altpriority_encoder_bv7
    Info (12023): Found entity 9: cvt_s_w_altpriority_encoder_r08
    Info (12023): Found entity 10: cvt_s_w_altpriority_encoder_qb6
    Info (12023): Found entity 11: cvt_s_w_altfp_convert_3tm
    Info (12023): Found entity 12: cvt_s_w
Info (12021): Found 22 design units, including 22 entities, in source file cop1/add_sub.v
    Info (12023): Found entity 1: add_sub_altbarrel_shift_h0e
    Info (12023): Found entity 2: add_sub_altbarrel_shift_6hb
    Info (12023): Found entity 3: add_sub_altpriority_encoder_3e8
    Info (12023): Found entity 4: add_sub_altpriority_encoder_6e8
    Info (12023): Found entity 5: add_sub_altpriority_encoder_be8
    Info (12023): Found entity 6: add_sub_altpriority_encoder_3v7
    Info (12023): Found entity 7: add_sub_altpriority_encoder_6v7
    Info (12023): Found entity 8: add_sub_altpriority_encoder_bv7
    Info (12023): Found entity 9: add_sub_altpriority_encoder_r08
    Info (12023): Found entity 10: add_sub_altpriority_encoder_rf8
    Info (12023): Found entity 11: add_sub_altpriority_encoder_qb6
    Info (12023): Found entity 12: add_sub_altpriority_encoder_nh8
    Info (12023): Found entity 13: add_sub_altpriority_encoder_qh8
    Info (12023): Found entity 14: add_sub_altpriority_encoder_vh8
    Info (12023): Found entity 15: add_sub_altpriority_encoder_fj8
    Info (12023): Found entity 16: add_sub_altpriority_encoder_n28
    Info (12023): Found entity 17: add_sub_altpriority_encoder_q28
    Info (12023): Found entity 18: add_sub_altpriority_encoder_v28
    Info (12023): Found entity 19: add_sub_altpriority_encoder_f48
    Info (12023): Found entity 20: add_sub_altpriority_encoder_e48
    Info (12023): Found entity 21: add_sub_altfp_add_sub_9vm
    Info (12023): Found entity 22: add_sub
Info (12021): Found 2 design units, including 2 entities, in source file cop1/abs_s.v
    Info (12023): Found entity 1: abs_s_altfp_abs_hfg
    Info (12023): Found entity 2: abs_s
Info (12021): Found 1 design units, including 1 entities, in source file tempo/clock_interface.v
    Info (12023): Found entity 1: CLOCK_Interface
Info (12021): Found 1 design units, including 1 entities, in source file tempo/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file tempo/pll_teste.v
    Info (12023): Found entity 1: PLL_teste
Info (12021): Found 1 design units, including 1 entities, in source file tempo/pll.v
    Info (12023): Found entity 1: PLL
Info (12021): Found 1 design units, including 1 entities, in source file tempo/oneshot.v
    Info (12023): Found entity 1: oneshot
Info (12021): Found 1 design units, including 1 entities, in source file tempo/mono.v
    Info (12023): Found entity 1: mono
Info (12021): Found 1 design units, including 1 entities, in source file tempo/break_interface.v
    Info (12023): Found entity 1: Break_Interface
Info (12021): Found 1 design units, including 1 entities, in source file memoria/memory_interface.v
    Info (12023): Found entity 1: Memory_Interface
Info (12021): Found 1 design units, including 1 entities, in source file memoria/codememory_interface.v
    Info (12023): Found entity 1: CodeMemory_Interface
Info (12021): Found 1 design units, including 1 entities, in source file memoria/datamemory_interface.v
    Info (12023): Found entity 1: DataMemory_Interface
Info (12021): Found 1 design units, including 1 entities, in source file memoria/sram_interface.v
    Info (12023): Found entity 1: SRAM_Interface
Info (12021): Found 1 design units, including 1 entities, in source file memoria/memload.v
    Info (12023): Found entity 1: MemLoad
Info (12021): Found 1 design units, including 1 entities, in source file memoria/memstore.v
    Info (12023): Found entity 1: MemStore
Info (12021): Found 1 design units, including 1 entities, in source file memoria/userdatablock.v
    Info (12023): Found entity 1: UserDataBlock
Info (12021): Found 1 design units, including 1 entities, in source file memoria/usercodeblock.v
    Info (12023): Found entity 1: UserCodeBlock
Info (12021): Found 1 design units, including 1 entities, in source file memoria/sysdatablock.v
    Info (12023): Found entity 1: SysDataBlock
Info (12021): Found 1 design units, including 1 entities, in source file memoria/syscodeblock.v
    Info (12023): Found entity 1: SysCodeBlock
Info (12021): Found 1 design units, including 1 entities, in source file memoria/bootblock.v
    Info (12023): Found entity 1: BootBlock
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_interface.v
    Info (12023): Found entity 1: VGA_Interface
Info (12021): Found 1 design units, including 1 entities, in source file vga/regdisplay.v
    Info (12023): Found entity 1: RegDisplay
Info (12021): Found 1 design units, including 1 entities, in source file vga/hexfont.v
    Info (12023): Found entity 1: HexFont
Info (12021): Found 1 design units, including 1 entities, in source file vga/vgapll.v
    Info (12023): Found entity 1: VgaPll
Info (12021): Found 1 design units, including 1 entities, in source file vga/vgaadapter.v
    Info (12023): Found entity 1: VgaAdapter
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL
Info (12021): Found 1 design units, including 1 entities, in source file vga/memoryvga.v
    Info (12023): Found entity 1: MemoryVGA
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sintetizador_interface.v
    Info (12023): Found entity 1: Sintetizador_Interface
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sintetizador.v
    Info (12023): Found entity 1: Sintetizador
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sinetable.v
    Info (12023): Found entity 1: SineTable
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/notetable.v
    Info (12023): Found entity 1: NoteTable
Info (12021): Found 2 design units, including 2 entities, in source file sintetizador/synthesizer.sv
    Info (12023): Found entity 1: SampleSynthesizer
    Info (12023): Found entity 2: PolyphonicSynthesizer
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sinecalculator.sv
    Info (12023): Found entity 1: SineCalculator
Info (12021): Found 2 design units, including 1 entities, in source file sintetizador/oscillator.sv
    Info (12022): Found design unit 1: OscillatorSine (SystemVerilog)
    Info (12023): Found entity 1: Oscillator
Info (12021): Found 2 design units, including 2 entities, in source file sintetizador/note.sv
    Info (12023): Found entity 1: NoteController
    Info (12023): Found entity 2: NoteInfoDatabase
Info (12021): Found 2 design units, including 1 entities, in source file sintetizador/filter.sv
    Info (12022): Found design unit 1: DigitalFilterSine (SystemVerilog)
    Info (12023): Found entity 1: DigitalFilter
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/envelope.sv
    Info (12023): Found entity 1: Envelope
Info (12021): Found 2 design units, including 2 entities, in source file sintetizador/channel.sv
    Info (12023): Found entity 1: ChannelBank
    Info (12023): Found entity 2: Mixer
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/syscallsynthcontrol.sv
    Info (12023): Found entity 1: SyscallSynthControl
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/synthcontrol.v
    Info (12023): Found entity 1: SynthControl
Info (12021): Found 1 design units, including 1 entities, in source file rs232/rs232_interface.v
    Info (12023): Found entity 1: RS232_Interface
Info (12021): Found 5 design units, including 5 entities, in source file rs232/async.v
    Info (12023): Found entity 1: rs232tx
    Info (12023): Found entity 2: rs232rx
    Info (12023): Found entity 3: ASSERTION_ERROR
    Info (12023): Found entity 4: BaudTickGen
    Info (12023): Found entity 5: pulso
Info (12021): Found 1 design units, including 1 entities, in source file ps2/tecladops2_interface.v
    Info (12023): Found entity 1: TecladoPS2_Interface
Info (12021): Found 1 design units, including 1 entities, in source file ps2/mouseps2_interface.v
    Info (12023): Found entity 1: MousePS2_Interface
Info (12021): Found 1 design units, including 1 entities, in source file ps2/tecladops2.v
    Info (12023): Found entity 1: tecladoPS2
Info (12021): Found 1 design units, including 1 entities, in source file ps2/ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller
Info (12021): Found 1 design units, including 1 entities, in source file ps2/mouse_hugo.v
    Info (12023): Found entity 1: mouse_hugo
Info (12021): Found 1 design units, including 1 entities, in source file ps2/keyboard.v
    Info (12023): Found entity 1: keyboard
Info (12021): Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In
Info (12021): Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out
Info (12021): Found 1 design units, including 1 entities, in source file lcd/lcd_interface.v
    Info (12023): Found entity 1: LCD_Interface
Info (12021): Found 1 design units, including 1 entities, in source file lcd/lcdstatemachine.v
    Info (12023): Found entity 1: LCDStateMachine
Info (12021): Found 1 design units, including 1 entities, in source file lcd/lcdcontroller.v
    Info (12023): Found entity 1: LCDController
Info (12021): Found 1 design units, including 1 entities, in source file display7/display7_interface.v
    Info (12023): Found entity 1: Display7_Interface
Info (12021): Found 1 design units, including 1 entities, in source file display7/decoder7.v
    Info (12023): Found entity 1: Decoder7
Info (12021): Found 2 design units, including 1 entities, in source file cartaosd/sd_controller.vhd
    Info (12022): Found design unit 1: sd_controller-rtl
    Info (12023): Found entity 1: sd_controller
Info (12021): Found 1 design units, including 1 entities, in source file cartaosd/spi_interface.v
    Info (12023): Found entity 1: SPI_Interface
Info (12021): Found 1 design units, including 1 entities, in source file cartaosd/clk_div.v
    Info (12023): Found entity 1: CLK_Divider
Info (12021): Found 1 design units, including 1 entities, in source file cartaosd/sd_buffer.v
    Info (12023): Found entity 1: sd_buffer
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audiocodec_interface.v
    Info (12023): Found entity 1: AudioCODEC_Interface
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audio_converter.v
    Info (12023): Found entity 1: audio_converter
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audio_clock.v
    Info (12023): Found entity 1: audio_clock
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audiovideo_pll.v
    Info (12023): Found entity 1: AudioVideo_PLL
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_interface.v
    Info (12023): Found entity 1: IrDA_Interface
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_receiver.v
    Info (12023): Found entity 1: IrDA_receiver
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_transmitter.v
    Info (12023): Found entity 1: IrDA_transmitter
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_clk.v
    Info (12023): Found entity 1: IrDA_clk
Info (12021): Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_interface.v
    Info (12023): Found entity 1: STOPWATCH_Interface
Info (12021): Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_divider_clk.v
    Info (12023): Found entity 1: Stopwatch_divider_clk
Info (12021): Found 1 design units, including 1 entities, in source file lfsr/lfsr_interface.v
    Info (12023): Found entity 1: lfsr_interface
Info (12021): Found 1 design units, including 1 entities, in source file lfsr/ifsr_word.v
    Info (12023): Found entity 1: lfsr_word
Info (12127): Elaborating entity "TopDE" for the top level hierarchy
Warning (10858): Verilog HDL warning at TopDE.v(346): object wDebug used but never assigned
Warning (10030): Net "wDebug" at TopDE.v(346) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "CLOCK_Interface" for hierarchy "CLOCK_Interface:CLKI0"
Warning (10036): Verilog HDL or VHDL warning at CLOCK_Interface.v(23): object "CLK_LOCK" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CLOCK_Interface.v(40): object "wClk" assigned a value but never read
Info (12128): Elaborating entity "PLL" for hierarchy "CLOCK_Interface:CLKI0|PLL:PLL1"
Info (12128): Elaborating entity "altpll" for hierarchy "CLOCK_Interface:CLKI0|PLL:PLL1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "CLOCK_Interface:CLKI0|PLL:PLL1|altpll:altpll_component"
Info (12133): Instantiated megafunction "CLOCK_Interface:CLKI0|PLL:PLL1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "3"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "4"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "mono" for hierarchy "CLOCK_Interface:CLKI0|mono:Timmer10"
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:CPU0"
Warning (10034): Output port "wVGAReadFPU" at CPU.v(16) has no driver
Info (12128): Elaborating entity "Datapath_PIPEM" for hierarchy "CPU:CPU0|Datapath_PIPEM:Processor"
Info (12128): Elaborating entity "Registers" for hierarchy "CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg"
Info (12128): Elaborating entity "Control_PIPEM" for hierarchy "CPU:CPU0|Datapath_PIPEM:Processor|Control_PIPEM:Controlunit"
Info (12128): Elaborating entity "HazardUnitM" for hierarchy "CPU:CPU0|Datapath_PIPEM:Processor|HazardUnitM:hUnit"
Info (12128): Elaborating entity "ALUControl" for hierarchy "CPU:CPU0|Datapath_PIPEM:Processor|ALUControl:ALUControlunit"
Info (12128): Elaborating entity "ALU" for hierarchy "CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit"
Info (12128): Elaborating entity "ForwardUnitM" for hierarchy "CPU:CPU0|Datapath_PIPEM:Processor|ForwardUnitM:fUnit"
Info (12128): Elaborating entity "MemStore" for hierarchy "CPU:CPU0|Datapath_PIPEM:Processor|MemStore:MemStore0"
Info (12128): Elaborating entity "MemLoad" for hierarchy "CPU:CPU0|Datapath_PIPEM:Processor|MemLoad:MemLoad0"
Info (12128): Elaborating entity "DataMemory_Interface" for hierarchy "DataMemory_Interface:MEMDATA"
Info (12128): Elaborating entity "UserDataBlock" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "user_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=UseD"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cvk1.tdf
    Info (12023): Found entity 1: altsyncram_cvk1
Info (12128): Elaborating entity "altsyncram_cvk1" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cvk1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5eg2.tdf
    Info (12023): Found entity 1: altsyncram_5eg2
Info (12128): Elaborating entity "altsyncram_5eg2" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cvk1:auto_generated|altsyncram_5eg2:altsyncram1"
Warning (113028): 2044 out of 2048 addresses are uninitialized. The Quartus II software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported.
    Warning (113027): Addresses ranging from 4 to 2047 are not initialized
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cvk1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cvk1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cvk1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1433625924"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "11"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cvk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "SysDataBlock" for hierarchy "DataMemory_Interface:MEMDATA|SysDataBlock:MB1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "system_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SysD"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_44l1.tdf
    Info (12023): Found entity 1: altsyncram_44l1
Info (12128): Elaborating entity "altsyncram_44l1" for hierarchy "DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_44l1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dfg2.tdf
    Info (12023): Found entity 1: altsyncram_dfg2
Info (12128): Elaborating entity "altsyncram_dfg2" for hierarchy "DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_44l1:auto_generated|altsyncram_dfg2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_44l1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_44l1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_44l1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1400468292"
    Info (12134): Parameter "NUMWORDS" = "512"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "9"
Info (12128): Elaborating entity "CodeMemory_Interface" for hierarchy "CodeMemory_Interface:MEMCODE"
Info (12128): Elaborating entity "BootBlock" for hierarchy "CodeMemory_Interface:MEMCODE|BootBlock:BB0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "bootloader.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=BOOT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ird1.tdf
    Info (12023): Found entity 1: altsyncram_ird1
Info (12128): Elaborating entity "altsyncram_ird1" for hierarchy "CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_ird1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o1d2.tdf
    Info (12023): Found entity 1: altsyncram_o1d2
Info (12128): Elaborating entity "altsyncram_o1d2" for hierarchy "CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_ird1:auto_generated|altsyncram_o1d2:altsyncram1"
Warning (113028): 59 out of 128 addresses are uninitialized. The Quartus II software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported.
    Warning (113027): Addresses ranging from 69 to 127 are not initialized
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_ird1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_ird1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_ird1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1112493908"
    Info (12134): Parameter "NUMWORDS" = "128"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "7"
Info (12128): Elaborating entity "UserCodeBlock" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "user_code.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=UseC"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bvk1.tdf
    Info (12023): Found entity 1: altsyncram_bvk1
Info (12128): Elaborating entity "altsyncram_bvk1" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_bvk1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6eg2.tdf
    Info (12023): Found entity 1: altsyncram_6eg2
Info (12128): Elaborating entity "altsyncram_6eg2" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_bvk1:auto_generated|altsyncram_6eg2:altsyncram1"
Warning (113028): 2031 out of 2048 addresses are uninitialized. The Quartus II software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported.
    Warning (113027): Addresses ranging from 17 to 2047 are not initialized
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_bvk1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_bvk1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_bvk1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1433625923"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "11"
Info (12128): Elaborating entity "SysCodeBlock" for hierarchy "CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "system_code.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SysC"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_37l1.tdf
    Info (12023): Found entity 1: altsyncram_37l1
Info (12128): Elaborating entity "altsyncram_37l1" for hierarchy "CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_37l1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_clg2.tdf
    Info (12023): Found entity 1: altsyncram_clg2
Info (12128): Elaborating entity "altsyncram_clg2" for hierarchy "CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_37l1:auto_generated|altsyncram_clg2:altsyncram1"
Warning (113028): 294 out of 2048 addresses are uninitialized. The Quartus II software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported.
    Warning (113027): Addresses ranging from 1754 to 2047 are not initialized
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_37l1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_37l1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_37l1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1400468291"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "11"
Info (12128): Elaborating entity "SRAM_Interface" for hierarchy "SRAM_Interface:SRAM0"
Info (12128): Elaborating entity "Display7_Interface" for hierarchy "Display7_Interface:DisplayI7"
Info (12128): Elaborating entity "Decoder7" for hierarchy "Display7_Interface:DisplayI7|Decoder7:Dec0"
Info (12128): Elaborating entity "VGA_Interface" for hierarchy "VGA_Interface:VGA0"
Info (12128): Elaborating entity "VgaAdapter" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0"
Info (12128): Elaborating entity "VgaPll" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx"
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|altpll:altpll_component"
Info (12133): Instantiated megafunction "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "MemoryVGA" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../VGA/gba.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "numwords_b" = "19200"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4id2.tdf
    Info (12023): Found entity 1: altsyncram_4id2
Info (12128): Elaborating entity "altsyncram_4id2" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_4id2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf
    Info (12023): Found entity 1: decode_6oa
Info (12128): Elaborating entity "decode_6oa" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_4id2:auto_generated|decode_6oa:decode2"
Info (12128): Elaborating entity "decode_6oa" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_4id2:auto_generated|decode_6oa:decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3kb.tdf
    Info (12023): Found entity 1: mux_3kb
Info (12128): Elaborating entity "mux_3kb" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_4id2:auto_generated|mux_3kb:mux4"
Info (12128): Elaborating entity "RegDisplay" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0"
Info (12128): Elaborating entity "HexFont" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|HexFont:HexF0"
Info (12128): Elaborating entity "AudioCODEC_Interface" for hierarchy "AudioCODEC_Interface:Audio0"
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "AudioCODEC_Interface:Audio0|Reset_Delay:r0"
Info (12128): Elaborating entity "AudioVideo_PLL" for hierarchy "AudioCODEC_Interface:Audio0|AudioVideo_PLL:av_pll"
Info (12128): Elaborating entity "altpll" for hierarchy "AudioCODEC_Interface:Audio0|AudioVideo_PLL:av_pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "AudioCODEC_Interface:Audio0|AudioVideo_PLL:av_pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "AudioCODEC_Interface:Audio0|AudioVideo_PLL:av_pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "84"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "31"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "57"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "31"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=AudioVideo_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NO_COMPENSATION"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "AudioCODEC_Interface:Audio0|I2C_AV_Config:u3"
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0"
Info (12128): Elaborating entity "audio_clock" for hierarchy "AudioCODEC_Interface:Audio0|audio_clock:u4"
Info (12128): Elaborating entity "audio_converter" for hierarchy "AudioCODEC_Interface:Audio0|audio_converter:u5"
Info (12128): Elaborating entity "TecladoPS2_Interface" for hierarchy "TecladoPS2_Interface:TEC0"
Info (12128): Elaborating entity "oneshot" for hierarchy "TecladoPS2_Interface:TEC0|oneshot:pulser"
Info (12128): Elaborating entity "keyboard" for hierarchy "TecladoPS2_Interface:TEC0|keyboard:kbd"
Info (12128): Elaborating entity "LCD_Interface" for hierarchy "LCD_Interface:LCD0"
Info (12128): Elaborating entity "LCDStateMachine" for hierarchy "LCD_Interface:LCD0|LCDStateMachine:LCDSM0"
Info (12128): Elaborating entity "LCDController" for hierarchy "LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LCDController:LCDCont0"
Info (12128): Elaborating entity "Sintetizador_Interface" for hierarchy "Sintetizador_Interface:SINT0"
Info (12128): Elaborating entity "Sintetizador" for hierarchy "Sintetizador_Interface:SINT0|Sintetizador:S1"
Info (12128): Elaborating entity "PolyphonicSynthesizer" for hierarchy "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth"
Info (12128): Elaborating entity "ChannelBank" for hierarchy "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank"
Info (12128): Elaborating entity "NoteController" for hierarchy "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController"
Info (12128): Elaborating entity "NoteInfoDatabase" for hierarchy "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase"
Info (12128): Elaborating entity "NoteTable" for hierarchy "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Sintetizador/notes.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0oc1.tdf
    Info (12023): Found entity 1: altsyncram_0oc1
Info (12128): Elaborating entity "altsyncram_0oc1" for hierarchy "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_0oc1:auto_generated"
Info (12128): Elaborating entity "SampleSynthesizer" for hierarchy "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer"
Info (12128): Elaborating entity "Oscillator" for hierarchy "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator"
Info (12128): Elaborating entity "DigitalFilter" for hierarchy "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter"
Info (12128): Elaborating entity "Envelope" for hierarchy "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope"
Info (12128): Elaborating entity "SineCalculator" for hierarchy "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator"
Info (12128): Elaborating entity "SineTable" for hierarchy "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Sintetizador/sine.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_smc1.tdf
    Info (12023): Found entity 1: altsyncram_smc1
Info (12128): Elaborating entity "altsyncram_smc1" for hierarchy "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_smc1:auto_generated"
Info (12128): Elaborating entity "Mixer" for hierarchy "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|Mixer:mixer"
Info (12128): Elaborating entity "SyscallSynthControl" for hierarchy "Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1"
Info (12128): Elaborating entity "MousePS2_Interface" for hierarchy "MousePS2_Interface:MOUSE0"
Info (12128): Elaborating entity "mouse_hugo" for hierarchy "MousePS2_Interface:MOUSE0|mouse_hugo:mouse1"
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1"
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Data_In:PS2_Data_In"
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out"
Info (12128): Elaborating entity "RS232_Interface" for hierarchy "RS232_Interface:SERIAL0"
Info (12128): Elaborating entity "rs232tx" for hierarchy "RS232_Interface:SERIAL0|rs232tx:rs232transmitter"
Info (12128): Elaborating entity "BaudTickGen" for hierarchy "RS232_Interface:SERIAL0|rs232tx:rs232transmitter|BaudTickGen:tickgen"
Info (12128): Elaborating entity "rs232rx" for hierarchy "RS232_Interface:SERIAL0|rs232rx:rs232receiver"
Info (12128): Elaborating entity "BaudTickGen" for hierarchy "RS232_Interface:SERIAL0|rs232rx:rs232receiver|BaudTickGen:tickgen"
Info (12128): Elaborating entity "pulso" for hierarchy "RS232_Interface:SERIAL0|rs232rx:rs232receiver|pulso:px"
Info (12128): Elaborating entity "SPI_Interface" for hierarchy "SPI_Interface:SDCARD"
Info (12128): Elaborating entity "sd_controller" for hierarchy "SPI_Interface:SDCARD|sd_controller:sd1"
Info (12128): Elaborating entity "CLK_Divider" for hierarchy "SPI_Interface:SDCARD|sd_controller:sd1|CLK_Divider:U1"
Info (12128): Elaborating entity "sd_buffer" for hierarchy "SPI_Interface:SDCARD|sd_buffer:SDMemBuffer"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SPI_Interface:SDCARD|sd_buffer:SDMemBuffer|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "SPI_Interface:SDCARD|sd_buffer:SDMemBuffer|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "SPI_Interface:SDCARD|sd_buffer:SDMemBuffer|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kko1.tdf
    Info (12023): Found entity 1: altsyncram_kko1
Info (12128): Elaborating entity "altsyncram_kko1" for hierarchy "SPI_Interface:SDCARD|sd_buffer:SDMemBuffer|altsyncram:altsyncram_component|altsyncram_kko1:auto_generated"
Info (12128): Elaborating entity "IrDA_Interface" for hierarchy "IrDA_Interface:IRDA"
Info (12128): Elaborating entity "IrDA_receiver" for hierarchy "IrDA_Interface:IRDA|IrDA_receiver:IrDArx"
Info (12128): Elaborating entity "STOPWATCH_Interface" for hierarchy "STOPWATCH_Interface:stopwatch"
Info (12128): Elaborating entity "Stopwatch_divider_clk" for hierarchy "STOPWATCH_Interface:stopwatch|Stopwatch_divider_clk:divider"
Info (12128): Elaborating entity "lfsr_interface" for hierarchy "lfsr_interface:lfsr"
Info (12128): Elaborating entity "lfsr_word" for hierarchy "lfsr_interface:lfsr|lfsr_word:lfsr"
Info (12128): Elaborating entity "Break_Interface" for hierarchy "Break_Interface:breakker"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_smc1:auto_generated|q_a[0]"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|Ram0" is uninferred due to asynchronous read logic
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 8
        Info (286033): Parameter WIDTH set to 84
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 7
        Info (286033): Parameter WIDTH set to 39
Info (278001): Inferred 15 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|Div0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|Mod0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|Mult0"
Info (12130): Elaborated megafunction instantiation "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|altshift_taps:oDATA.accumulator_rtl_0"
Info (12133): Instantiated megafunction "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|altshift_taps:oDATA.accumulator_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "8"
    Info (12134): Parameter "WIDTH" = "84"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_ojp.tdf
    Info (12023): Found entity 1: shift_taps_ojp
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mrb1.tdf
    Info (12023): Found entity 1: altsyncram_mrb1
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_okf.tdf
    Info (12023): Found entity 1: cntr_okf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7cc.tdf
    Info (12023): Found entity 1: cmpr_7cc
Info (12130): Elaborated megafunction instantiation "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0"
Info (12133): Instantiated megafunction "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "7"
    Info (12134): Parameter "WIDTH" = "39"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_njp.tdf
    Info (12023): Found entity 1: shift_taps_njp
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_krb1.tdf
    Info (12023): Found entity 1: altsyncram_krb1
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_nkf.tdf
    Info (12023): Found entity 1: cntr_nkf
Info (12130): Elaborated megafunction instantiation "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "45"
    Info (12134): Parameter "LPM_WIDTHR" = "45"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7ct.tdf
    Info (12023): Found entity 1: mult_7ct
Info (12130): Elaborated megafunction instantiation "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_o5t.tdf
    Info (12023): Found entity 1: mult_o5t
Info (12130): Elaborated megafunction instantiation "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_47t.tdf
    Info (12023): Found entity 1: mult_47t
Info (12130): Elaborated megafunction instantiation "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|lpm_mult:Mult3"
Info (12133): Instantiated megafunction "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|lpm_mult:Mult3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_oat.tdf
    Info (12023): Found entity 1: mult_oat
Info (12130): Elaborated megafunction instantiation "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_h1t.tdf
    Info (12023): Found entity 1: mult_h1t
Info (12130): Elaborated megafunction instantiation "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_dct.tdf
    Info (12023): Found entity 1: mult_dct
Info (12130): Elaborated megafunction instantiation "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|lpm_mult:Mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_3ch.tdf
    Info (12023): Found entity 1: add_sub_3ch
Info (12131): Elaborated megafunction instantiation "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|lpm_mult:Mult1"
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Div0"
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nto.tdf
    Info (12023): Found entity 1: lpm_divide_nto
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf
    Info (12023): Found entity 1: alt_u_div_k5f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf
    Info (12023): Found entity 1: lpm_abs_0s9
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf
    Info (12023): Found entity 1: mult_l8t
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_i1t.tdf
    Info (12023): Found entity 1: mult_i1t
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Div1"
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vfm.tdf
    Info (12023): Found entity 1: lpm_divide_vfm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_28m.tdf
    Info (12023): Found entity 1: lpm_divide_28m
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_qlo.tdf
    Info (12023): Found entity 1: lpm_divide_qlo
Info (12130): Elaborated megafunction instantiation "Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2ch.tdf
    Info (12023): Found entity 1: add_sub_2ch
Info (12131): Elaborated megafunction instantiation "Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6ch.tdf
    Info (12023): Found entity 1: add_sub_6ch
Info (12131): Elaborated megafunction instantiation "Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1|lpm_mult:Mult0"
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 713 buffer(s)
    Info (13016): Ignored 124 CARRY_SUM buffer(s)
    Info (13019): Ignored 589 SOFT buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_ADCLRCK" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_D[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_D[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_D[2]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_D[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_D[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_D[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_D[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_D[7]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SD_DAT3" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SD_CMD" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "SD_DAT" has no driver
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Break_Interface:breakker|wReadData[0]" to the node "ODReadData[0]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Break_Interface:breakker|wReadData[1]" to the node "ODReadData[1]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Break_Interface:breakker|wReadData[2]" to the node "ODReadData[2]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Break_Interface:breakker|wReadData[3]" to the node "ODReadData[3]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Break_Interface:breakker|wReadData[4]" to the node "ODReadData[4]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Break_Interface:breakker|wReadData[5]" to the node "ODReadData[5]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Break_Interface:breakker|wReadData[6]" to the node "ODReadData[6]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Break_Interface:breakker|wReadData[7]" to the node "ODReadData[7]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Break_Interface:breakker|wReadData[8]" to the node "ODReadData[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Break_Interface:breakker|wReadData[9]" to the node "ODReadData[9]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Break_Interface:breakker|wReadData[10]" to the node "ODReadData[10]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Break_Interface:breakker|wReadData[11]" to the node "ODReadData[11]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Break_Interface:breakker|wReadData[12]" to the node "ODReadData[12]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Break_Interface:breakker|wReadData[13]" to the node "ODReadData[13]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Break_Interface:breakker|wReadData[14]" to the node "ODReadData[14]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Break_Interface:breakker|wReadData[15]" to the node "ODReadData[15]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Break_Interface:breakker|wReadData[16]" to the node "ODReadData[16]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Break_Interface:breakker|wReadData[17]" to the node "ODReadData[17]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Break_Interface:breakker|wReadData[18]" to the node "ODReadData[18]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Break_Interface:breakker|wReadData[19]" to the node "ODReadData[19]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Break_Interface:breakker|wReadData[20]" to the node "ODReadData[20]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Break_Interface:breakker|wReadData[21]" to the node "ODReadData[21]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Break_Interface:breakker|wReadData[22]" to the node "ODReadData[22]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Break_Interface:breakker|wReadData[23]" to the node "ODReadData[23]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Break_Interface:breakker|wReadData[24]" to the node "ODReadData[24]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Break_Interface:breakker|wReadData[25]" to the node "ODReadData[25]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Break_Interface:breakker|wReadData[26]" to the node "ODReadData[26]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Break_Interface:breakker|wReadData[27]" to the node "ODReadData[27]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Break_Interface:breakker|wReadData[28]" to the node "ODReadData[28]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Break_Interface:breakker|wReadData[29]" to the node "ODReadData[29]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Break_Interface:breakker|wReadData[30]" to the node "ODReadData[30]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Break_Interface:breakker|wReadData[31]" to the node "ODReadData[31]"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[0]" to the node "LCD_Interface:LCD0|LCDStateMachine:LCDSM0|Add18" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[26]" to the node "LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LessThan13" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[27]" to the node "LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LessThan13" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[1]" to the node "LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LessThan19" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[28]" to the node "wOutput[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[2]" to the node "LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LessThan19" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[29]" to the node "LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LessThan12" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[3]" to the node "LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LessThan19" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[30]" to the node "LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LessThan12" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[4]" to the node "LCD_Interface:LCD0|LCDStateMachine:LCDSM0|Add17" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[31]" to the node "LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LessThan12" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[5]" to the node "LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LessThan18" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[6]" to the node "LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LessThan18" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[7]" to the node "LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LessThan18" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[8]" to the node "LCD_Interface:LCD0|LCDStateMachine:LCDSM0|Add16" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[9]" to the node "LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LessThan17" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[10]" to the node "LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LessThan17" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[11]" to the node "LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LessThan17" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[12]" to the node "LCD_Interface:LCD0|LCDStateMachine:LCDSM0|Add15" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[13]" to the node "LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LessThan16" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[14]" to the node "LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LessThan16" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[15]" to the node "LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LessThan16" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[16]" to the node "LCD_Interface:LCD0|LCDStateMachine:LCDSM0|Add14" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[17]" to the node "LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LessThan15" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[18]" to the node "LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LessThan15" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[19]" to the node "LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LessThan15" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[20]" to the node "LCD_Interface:LCD0|LCDStateMachine:LCDSM0|Add13" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[21]" to the node "LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LessThan14" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[22]" to the node "LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LessThan14" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[23]" to the node "LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LessThan14" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[24]" to the node "LCD_Interface:LCD0|LCDStateMachine:LCDSM0|Add12" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[25]" to the node "LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LessThan13" into an OR gate
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[0]" to the node "CPU:CPU0|Datapath_PIPEM:Processor|RegMEMWB" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:SINT0|wReadData[1]" to the node "CPU:CPU0|Datapath_PIPEM:Processor|RegMEMWB" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:SINT0|wReadData[2]" to the node "CPU:CPU0|Datapath_PIPEM:Processor|RegMEMWB" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:SINT0|wReadData[3]" to the node "CPU:CPU0|Datapath_PIPEM:Processor|RegMEMWB" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:SINT0|wReadData[4]" to the node "CPU:CPU0|Datapath_PIPEM:Processor|RegMEMWB" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:SINT0|wReadData[5]" to the node "CPU:CPU0|Datapath_PIPEM:Processor|RegMEMWB" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:SINT0|wReadData[6]" to the node "CPU:CPU0|Datapath_PIPEM:Processor|RegMEMWB" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:SINT0|wReadData[7]" to the node "CPU:CPU0|Datapath_PIPEM:Processor|MemLoad:MemLoad0|Halfword[15]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "LCD_Interface:LCD0|wReadData[8]" to the node "CPU:CPU0|Datapath_PIPEM:Processor|MemLoad:MemLoad0|Halfword[8]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "LCD_Interface:LCD0|wReadData[9]" to the node "CPU:CPU0|Datapath_PIPEM:Processor|MemLoad:MemLoad0|Halfword[9]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "LCD_Interface:LCD0|wReadData[10]" to the node "CPU:CPU0|Datapath_PIPEM:Processor|MemLoad:MemLoad0|Halfword[10]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "LCD_Interface:LCD0|wReadData[11]" to the node "CPU:CPU0|Datapath_PIPEM:Processor|MemLoad:MemLoad0|Halfword[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "LCD_Interface:LCD0|wReadData[12]" to the node "CPU:CPU0|Datapath_PIPEM:Processor|MemLoad:MemLoad0|Halfword[12]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "LCD_Interface:LCD0|wReadData[13]" to the node "CPU:CPU0|Datapath_PIPEM:Processor|MemLoad:MemLoad0|Halfword[13]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "LCD_Interface:LCD0|wReadData[14]" to the node "CPU:CPU0|Datapath_PIPEM:Processor|MemLoad:MemLoad0|Halfword[14]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "LCD_Interface:LCD0|wReadData[15]" to the node "CPU:CPU0|Datapath_PIPEM:Processor|MemLoad:MemLoad0|Halfword[15]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[16]" to the node "CPU:CPU0|Datapath_PIPEM:Processor|RegMEMWB" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[17]" to the node "CPU:CPU0|Datapath_PIPEM:Processor|RegMEMWB" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[18]" to the node "CPU:CPU0|Datapath_PIPEM:Processor|RegMEMWB" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[19]" to the node "CPU:CPU0|Datapath_PIPEM:Processor|RegMEMWB" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[20]" to the node "CPU:CPU0|Datapath_PIPEM:Processor|RegMEMWB" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[21]" to the node "CPU:CPU0|Datapath_PIPEM:Processor|RegMEMWB" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[22]" to the node "CPU:CPU0|Datapath_PIPEM:Processor|RegMEMWB" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[23]" to the node "CPU:CPU0|Datapath_PIPEM:Processor|MemLoad:MemLoad0|Halfword[15]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[24]" to the node "CPU:CPU0|Datapath_PIPEM:Processor|MemLoad:MemLoad0|Halfword[8]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[25]" to the node "CPU:CPU0|Datapath_PIPEM:Processor|MemLoad:MemLoad0|Halfword[9]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[26]" to the node "CPU:CPU0|Datapath_PIPEM:Processor|MemLoad:MemLoad0|Halfword[10]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[27]" to the node "CPU:CPU0|Datapath_PIPEM:Processor|MemLoad:MemLoad0|Halfword[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[28]" to the node "CPU:CPU0|Datapath_PIPEM:Processor|MemLoad:MemLoad0|Halfword[12]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[29]" to the node "CPU:CPU0|Datapath_PIPEM:Processor|MemLoad:MemLoad0|Halfword[13]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[30]" to the node "CPU:CPU0|Datapath_PIPEM:Processor|MemLoad:MemLoad0|Halfword[14]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[31]" to the node "CPU:CPU0|Datapath_PIPEM:Processor|MemLoad:MemLoad0|Halfword[15]" into an OR gate
Info (13060): One or more bidirs are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "AUD_BCLK" is moved to its source
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_ADCLRCK~synth"
    Warning (13010): Node "AUD_BCLK~synth"
    Warning (13010): Node "LCD_D[0]~synth"
    Warning (13010): Node "LCD_D[1]~synth"
    Warning (13010): Node "LCD_D[2]~synth"
    Warning (13010): Node "LCD_D[3]~synth"
    Warning (13010): Node "LCD_D[4]~synth"
    Warning (13010): Node "LCD_D[5]~synth"
    Warning (13010): Node "LCD_D[6]~synth"
    Warning (13010): Node "LCD_D[7]~synth"
    Warning (13010): Node "SD_DAT3~synth"
    Warning (13010): Node "SD_CMD~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "oLEDG[0]" is stuck at VCC
    Warning (13410): Pin "oLEDG[1]" is stuck at VCC
    Warning (13410): Pin "oLEDG[2]" is stuck at VCC
    Warning (13410): Pin "oLEDG[3]" is stuck at VCC
    Warning (13410): Pin "oLEDG[4]" is stuck at VCC
    Warning (13410): Pin "oLEDG[5]" is stuck at VCC
    Warning (13410): Pin "oLEDR[12]" is stuck at GND
    Warning (13410): Pin "oLEDR[13]" is stuck at GND
    Warning (13410): Pin "oLEDR[14]" is stuck at GND
    Warning (13410): Pin "oLEDR[15]" is stuck at GND
    Warning (13410): Pin "oLEDR[16]" is stuck at GND
    Warning (13410): Pin "oLEDR[17]" is stuck at GND
    Warning (13410): Pin "oHEX0_DP" is stuck at VCC
    Warning (13410): Pin "oHEX1_DP" is stuck at VCC
    Warning (13410): Pin "oHEX2_DP" is stuck at VCC
    Warning (13410): Pin "oHEX3_DP" is stuck at VCC
    Warning (13410): Pin "oHEX4_DP" is stuck at VCC
    Warning (13410): Pin "oHEX5_DP" is stuck at VCC
    Warning (13410): Pin "oHEX6_DP" is stuck at VCC
    Warning (13410): Pin "oHEX7_DP" is stuck at VCC
    Warning (13410): Pin "oVGA_SYNC_N" is stuck at VCC
    Warning (13410): Pin "oTD1_RESET_N" is stuck at VCC
    Warning (13410): Pin "oLCD_ON" is stuck at VCC
    Warning (13410): Pin "oLCD_BLON" is stuck at VCC
    Warning (13410): Pin "oLCD_RW" is stuck at GND
    Warning (13410): Pin "oSRAM_ADSC_N" is stuck at VCC
    Warning (13410): Pin "oSRAM_ADV_N" is stuck at VCC
    Warning (13410): Pin "oSRAM_CE1_N" is stuck at GND
    Warning (13410): Pin "oSRAM_CE2" is stuck at VCC
    Warning (13410): Pin "oSRAM_CE3_N" is stuck at GND
    Warning (13410): Pin "oSRAM_GW_N" is stuck at VCC
    Warning (13410): Pin "oSRAM_OE_N" is stuck at GND
    Warning (13410): Pin "oUART_CTS" is stuck at GND
    Warning (13410): Pin "oIRDA_TXD" is stuck at GND
    Warning (13410): Pin "OwRegDispFPU[0]" is stuck at GND
    Warning (13410): Pin "OwRegDispFPU[1]" is stuck at GND
    Warning (13410): Pin "OwRegDispFPU[2]" is stuck at GND
    Warning (13410): Pin "OwRegDispFPU[3]" is stuck at GND
    Warning (13410): Pin "OwRegDispFPU[4]" is stuck at VCC
    Warning (13410): Pin "OwRegDispFPU[5]" is stuck at VCC
    Warning (13410): Pin "OwRegDispFPU[6]" is stuck at GND
    Warning (13410): Pin "OwRegDispFPU[7]" is stuck at VCC
    Warning (13410): Pin "OwRegDispFPU[8]" is stuck at GND
    Warning (13410): Pin "OwRegDispFPU[9]" is stuck at GND
    Warning (13410): Pin "OwRegDispFPU[10]" is stuck at GND
    Warning (13410): Pin "OwRegDispFPU[11]" is stuck at GND
    Warning (13410): Pin "OwRegDispFPU[12]" is stuck at VCC
    Warning (13410): Pin "OwRegDispFPU[13]" is stuck at VCC
    Warning (13410): Pin "OwRegDispFPU[14]" is stuck at GND
    Warning (13410): Pin "OwRegDispFPU[15]" is stuck at VCC
    Warning (13410): Pin "OwRegDispFPU[16]" is stuck at GND
    Warning (13410): Pin "OwRegDispFPU[17]" is stuck at VCC
    Warning (13410): Pin "OwRegDispFPU[18]" is stuck at VCC
    Warning (13410): Pin "OwRegDispFPU[19]" is stuck at VCC
    Warning (13410): Pin "OwRegDispFPU[20]" is stuck at VCC
    Warning (13410): Pin "OwRegDispFPU[21]" is stuck at GND
    Warning (13410): Pin "OwRegDispFPU[22]" is stuck at VCC
    Warning (13410): Pin "OwRegDispFPU[23]" is stuck at VCC
    Warning (13410): Pin "OwRegDispFPU[24]" is stuck at GND
    Warning (13410): Pin "OwRegDispFPU[25]" is stuck at VCC
    Warning (13410): Pin "OwRegDispFPU[26]" is stuck at VCC
    Warning (13410): Pin "OwRegDispFPU[27]" is stuck at VCC
    Warning (13410): Pin "OwRegDispFPU[28]" is stuck at VCC
    Warning (13410): Pin "OwRegDispFPU[29]" is stuck at GND
    Warning (13410): Pin "OwRegDispFPU[30]" is stuck at VCC
    Warning (13410): Pin "OwRegDispFPU[31]" is stuck at VCC
    Warning (13410): Pin "OflagBank[0]" is stuck at VCC
    Warning (13410): Pin "OflagBank[1]" is stuck at VCC
    Warning (13410): Pin "OflagBank[2]" is stuck at VCC
    Warning (13410): Pin "OflagBank[3]" is stuck at VCC
    Warning (13410): Pin "OflagBank[4]" is stuck at VCC
    Warning (13410): Pin "OflagBank[5]" is stuck at VCC
    Warning (13410): Pin "OflagBank[6]" is stuck at VCC
    Warning (13410): Pin "OflagBank[7]" is stuck at VCC
    Warning (13410): Pin "OControlState[0]" is stuck at VCC
    Warning (13410): Pin "OControlState[1]" is stuck at VCC
    Warning (13410): Pin "OControlState[2]" is stuck at VCC
    Warning (13410): Pin "OControlState[3]" is stuck at VCC
    Warning (13410): Pin "OControlState[4]" is stuck at VCC
    Warning (13410): Pin "OControlState[5]" is stuck at VCC
    Warning (13410): Pin "OControlState[6]" is stuck at GND
Info (17049): 38 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (144001): Generated suppressed messages file C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/output_files/TopDE-FastCompilation.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iCLK_28"
    Warning (15610): No output dependent on input pin "iUART_RTS"
Info (21057): Implemented 18700 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 33 input pins
    Info (21059): Implemented 491 output pins
    Info (21060): Implemented 48 bidirectional pins
    Info (21061): Implemented 17584 logic cells
    Info (21064): Implemented 506 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 34 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 232 warnings
    Info: Peak virtual memory: 620 megabytes
    Info: Processing ended: Fri Jun 23 10:26:52 2017
    Info: Elapsed time: 00:02:17
    Info: Total CPU time (on all processors): 00:01:49


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/cris/Documents/work/unb/OAC/labs/lab5/MIPS-PUM-v4.95/Core/output_files/TopDE-FastCompilation.map.smsg.


