
attach ../modelgen_0.so
attach ../d_vasrc.so

verilog

`modelgen
module test_vccs0(np, nn, ncp, ncn);
electrical np, nn, ncp, ncn;

analog begin
	real gain;
	gain = 17;
	I(np,nn) <+ gain*V(ncp,ncn);
end

endmodule

!make test_vccs0.so > /dev/null
attach ./test_vccs0.so

test_vccs0 dut(0, 2, 1, 0);
resistor #(.r(2./17)) r0(2, 0);
vsource v1(1, 0);

list

print dc v(1, 2)
dc v1 0 2 .5
