<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-omap2 › clkt34xx_dpll3m2.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clkt34xx_dpll3m2.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * OMAP34xx M2 divider clock code</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007-2008 Texas Instruments, Inc.</span>
<span class="cm"> * Copyright (C) 2007-2010 Nokia Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * Paul Walmsley</span>
<span class="cm"> * Jouni Högander</span>
<span class="cm"> *</span>
<span class="cm"> * Parts of this code are based on code written by</span>
<span class="cm"> * Richard Woodruff, Tony Lindgren, Tuukka Tikkanen, Karthik Dasu</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>
<span class="cp">#undef DEBUG</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;plat/clock.h&gt;</span>
<span class="cp">#include &lt;plat/sram.h&gt;</span>
<span class="cp">#include &lt;plat/sdrc.h&gt;</span>

<span class="cp">#include &quot;clock.h&quot;</span>
<span class="cp">#include &quot;clock3xxx.h&quot;</span>
<span class="cp">#include &quot;clock34xx.h&quot;</span>
<span class="cp">#include &quot;sdrc.h&quot;</span>

<span class="cp">#define CYCLES_PER_MHZ			1000000</span>

<span class="cm">/*</span>
<span class="cm"> * CORE DPLL (DPLL3) M2 divider rate programming functions</span>
<span class="cm"> *</span>
<span class="cm"> * These call into SRAM code to do the actual CM writes, since the SDRAM</span>
<span class="cm"> * is clocked from DPLL3.</span>
<span class="cm"> */</span>

<span class="cm">/**</span>
<span class="cm"> * omap3_core_dpll_m2_set_rate - set CORE DPLL M2 divider</span>
<span class="cm"> * @clk: struct clk * of DPLL to set</span>
<span class="cm"> * @rate: rounded target rate</span>
<span class="cm"> *</span>
<span class="cm"> * Program the DPLL M2 divider with the rounded target rate.  Returns</span>
<span class="cm"> * -EINVAL upon error, or 0 upon success.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">omap3_core_dpll_m2_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">new_div</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">unlock_dll</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">c</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">validrate</span><span class="p">,</span> <span class="n">sdrcrate</span><span class="p">,</span> <span class="n">_mpurate</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">omap_sdrc_params</span> <span class="o">*</span><span class="n">sdrc_cs0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">omap_sdrc_params</span> <span class="o">*</span><span class="n">sdrc_cs1</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">clk</span> <span class="o">||</span> <span class="o">!</span><span class="n">rate</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">validrate</span> <span class="o">=</span> <span class="n">omap2_clksel_round_rate_div</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rate</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">new_div</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">validrate</span> <span class="o">!=</span> <span class="n">rate</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">sdrcrate</span> <span class="o">=</span> <span class="n">sdrc_ick_p</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&gt;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">)</span>
		<span class="n">sdrcrate</span> <span class="o">&lt;&lt;=</span> <span class="p">((</span><span class="n">rate</span> <span class="o">/</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">sdrcrate</span> <span class="o">&gt;&gt;=</span> <span class="p">((</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">/</span> <span class="n">rate</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">omap2_sdrc_get_params</span><span class="p">(</span><span class="n">sdrcrate</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sdrc_cs0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sdrc_cs1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sdrcrate</span> <span class="o">&lt;</span> <span class="n">MIN_SDRC_DLL_LOCK_FREQ</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;clock: will unlock SDRC DLL</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">unlock_dll</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * XXX This only needs to be done when the CPU frequency changes</span>
<span class="cm">	 */</span>
	<span class="n">_mpurate</span> <span class="o">=</span> <span class="n">arm_fck_p</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">/</span> <span class="n">CYCLES_PER_MHZ</span><span class="p">;</span>
	<span class="n">c</span> <span class="o">=</span> <span class="p">(</span><span class="n">_mpurate</span> <span class="o">&lt;&lt;</span> <span class="n">SDRC_MPURATE_SCALE</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">SDRC_MPURATE_BASE_SHIFT</span><span class="p">;</span>
	<span class="n">c</span> <span class="o">+=</span> <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* for safety */</span>
	<span class="n">c</span> <span class="o">*=</span> <span class="n">SDRC_MPURATE_LOOPS</span><span class="p">;</span>
	<span class="n">c</span> <span class="o">&gt;&gt;=</span> <span class="n">SDRC_MPURATE_SCALE</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">c</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">c</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;clock: changing CORE DPLL rate from %lu to %lu</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">,</span>
		 <span class="n">validrate</span><span class="p">);</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;clock: SDRC CS0 timing params used:&quot;</span>
		 <span class="s">&quot; RFR %08x CTRLA %08x CTRLB %08x MR %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">sdrc_cs0</span><span class="o">-&gt;</span><span class="n">rfr_ctrl</span><span class="p">,</span> <span class="n">sdrc_cs0</span><span class="o">-&gt;</span><span class="n">actim_ctrla</span><span class="p">,</span>
		 <span class="n">sdrc_cs0</span><span class="o">-&gt;</span><span class="n">actim_ctrlb</span><span class="p">,</span> <span class="n">sdrc_cs0</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sdrc_cs1</span><span class="p">)</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;clock: SDRC CS1 timing params used: &quot;</span>
		 <span class="s">&quot; RFR %08x CTRLA %08x CTRLB %08x MR %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">sdrc_cs1</span><span class="o">-&gt;</span><span class="n">rfr_ctrl</span><span class="p">,</span> <span class="n">sdrc_cs1</span><span class="o">-&gt;</span><span class="n">actim_ctrla</span><span class="p">,</span>
		 <span class="n">sdrc_cs1</span><span class="o">-&gt;</span><span class="n">actim_ctrlb</span><span class="p">,</span> <span class="n">sdrc_cs1</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sdrc_cs1</span><span class="p">)</span>
		<span class="n">omap3_configure_core_dpll</span><span class="p">(</span>
				  <span class="n">new_div</span><span class="p">,</span> <span class="n">unlock_dll</span><span class="p">,</span> <span class="n">c</span><span class="p">,</span> <span class="n">rate</span> <span class="o">&gt;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">,</span>
				  <span class="n">sdrc_cs0</span><span class="o">-&gt;</span><span class="n">rfr_ctrl</span><span class="p">,</span> <span class="n">sdrc_cs0</span><span class="o">-&gt;</span><span class="n">actim_ctrla</span><span class="p">,</span>
				  <span class="n">sdrc_cs0</span><span class="o">-&gt;</span><span class="n">actim_ctrlb</span><span class="p">,</span> <span class="n">sdrc_cs0</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">,</span>
				  <span class="n">sdrc_cs1</span><span class="o">-&gt;</span><span class="n">rfr_ctrl</span><span class="p">,</span> <span class="n">sdrc_cs1</span><span class="o">-&gt;</span><span class="n">actim_ctrla</span><span class="p">,</span>
				  <span class="n">sdrc_cs1</span><span class="o">-&gt;</span><span class="n">actim_ctrlb</span><span class="p">,</span> <span class="n">sdrc_cs1</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">omap3_configure_core_dpll</span><span class="p">(</span>
				  <span class="n">new_div</span><span class="p">,</span> <span class="n">unlock_dll</span><span class="p">,</span> <span class="n">c</span><span class="p">,</span> <span class="n">rate</span> <span class="o">&gt;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">,</span>
				  <span class="n">sdrc_cs0</span><span class="o">-&gt;</span><span class="n">rfr_ctrl</span><span class="p">,</span> <span class="n">sdrc_cs0</span><span class="o">-&gt;</span><span class="n">actim_ctrla</span><span class="p">,</span>
				  <span class="n">sdrc_cs0</span><span class="o">-&gt;</span><span class="n">actim_ctrlb</span><span class="p">,</span> <span class="n">sdrc_cs0</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">,</span>
				  <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="n">rate</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
