 
****************************************
Report : design
        -physical
Design : systolic_array
Version: L-2016.03-SP5-3
Date   : Tue Dec 27 20:17:12 2022
****************************************

	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 0/25/125
****************************** P&R Summary ********************************
Date : Tue Dec 27 20:17:12 2022
Machine Host Name: c01n10
Working Directory: /bks2/PB20000328/ic_design/apr
Library Name:      systolic_array_APR
Cell Name:         route_opt_icc.CEL;1
Design Statistics:
    Number of Module Cells:        7993
    Number of Pins:                30562
    Number of IO Pad Cells:        40
    Number of IO Pins:             28
    Number of Nets:                4412
    Average Pins Per Net (Signal): 3.13385

Chip Utilization:
    Total Std Cell Area:           86565.52
    Total Blockage Area:           85191.32
    Total Pad Cell Area:           451600.00
    Core Size:     width 781.20, height 768.32; area 600211.58
    Pad Core Size: width 851.20, height 839.00; area 714156.80
    Chip Size:     width 1091.20, height 1079.00; area 1177404.80
    Std cells utilization:         16.81% 
    Cell/Core Ratio:               14.42%
    Cell/Chip Ratio:               45.71%
    Number of Cell Rows:            196

Master Instantiation:
	MasterName	Type	InstCount
	=================================
	TAPCELLBWP7T	STD	3920
	DFQD0BWP7T	STD	652
	NR2D1BWP7T	STD	521
	OAI21D0BWP7T	STD	410
	AOI22D0BWP7T	STD	372
	FA1D0BWP7T	STD	281
	ND2D1BWP7T	STD	206
	CKBD1BWP7T	STD	136
	INVD0BWP7T	STD	119
	INVD1BWP7T	STD	115
	DFQD1BWP7T	STD	106
	AN2D1BWP7T	STD	86
	INVD2BWP7T	STD	75
	MAOI22D0BWP7T	STD	59
	AOI21D1BWP7T	STD	42
	XOR4D0BWP7T	STD	40
	ND3D0BWP7T	STD	37
	OAI21D1BWP7T	STD	37
	NR3D1BWP7T	STD	36
	BUFFD1P5BWP7T	STD	36
	XNR4D0BWP7T	STD	34
	MOAI22D0BWP7T	STD	27
	AN3D1BWP7T	STD	27
	AOI22D1BWP7T	STD	27
	XNR3D0BWP7T	STD	23
	DFQD2BWP7T	STD	23
	MAOI222D2BWP7T	STD	23
	CKND1BWP7T	STD	22
	ND2D1P5BWP7T	STD	22
	AO22D0BWP7T	STD	21
	BUFFD2BWP7T	STD	20
	IOA21D0BWP7T	STD	19
	OA21D0BWP7T	STD	18
	OAI31D1BWP7T	STD	18
	AOI21D0BWP7T	STD	17
	ND2D4BWP7T	STD	17
	IAO21D0BWP7T	STD	14
	IAO21D1BWP7T	STD	14
	MAOI222D1BWP7T	STD	13
	BUFFD1BWP7T	STD	13
	IOA22D2BWP7T	STD	13
	XOR3D0BWP7T	STD	12
	MOAI22D1BWP7T	STD	11
	BUFFD5BWP7T	STD	10
	CKND0BWP7T	STD	9
	OAI31D2BWP7T	STD	8
	BUFFD3BWP7T	STD	8
	IAO22D2BWP7T	STD	8
	OAI22D1BWP7T	STD	8
	ND3D1BWP7T	STD	8
	FA1D1BWP7T	STD	7
	OAI211D1BWP7T	STD	6
	OA31D0BWP7T	STD	6
	BUFFD4BWP7T	STD	6
	IOA22D1BWP7T	STD	6
	ND2D2BWP7T	STD	5
	BUFFD0BWP7T	STD	5
	AOI21D2BWP7T	STD	5
	CKND2BWP7T	STD	5
	AOI22D2BWP7T	STD	5
	MAOI22D1BWP7T	STD	5
	AOI211D1BWP7T	STD	4
	OAI211D0BWP7T	STD	4
	IND2D4BWP7T	STD	4
	AOI211XD0BWP7T	STD	4
	NR3D2BWP7T	STD	4
	DEL01BWP7T	STD	4
	CKND10BWP7T	STD	4
	OA32D0BWP7T	STD	3
	AN2D4BWP7T	STD	3
	CKND2D1BWP7T	STD	3
	BUFFD8BWP7T	STD	3
	CKBD0BWP7T	STD	3
	INVD5BWP7T	STD	3
	CKND8BWP7T	STD	3
	NR2XD1BWP7T	STD	3
	CKND2D2BWP7T	STD	3
	INR2XD4BWP7T	STD	3
	CKND12BWP7T	STD	3
	NR3D0BWP7T	STD	2
	ND2D3BWP7T	STD	2
	AO211D0BWP7T	STD	2
	CKND2D0BWP7T	STD	2
	INVD6BWP7T	STD	2
	INVD4BWP7T	STD	2
	OA31D1BWP7T	STD	2
	INVD3BWP7T	STD	2
	BUFFD6BWP7T	STD	2
	OR4XD1BWP7T	STD	2
	BUFFD12BWP7T	STD	2
	NR3D4BWP7T	STD	2
	OR2D4BWP7T	STD	2
	OR4D1BWP7T	STD	2
	NR2XD3BWP7T	STD	2
	NR2D2BWP7T	STD	2
	XNR4D1BWP7T	STD	2
	NR2D0BWP7T	STD	2
	INVD1P5BWP7T	STD	2
	NR2XD0BWP7T	STD	2
	CKBD12BWP7T	STD	2
	AOI211D2BWP7T	STD	2
	INVD10BWP7T	STD	2
	OAI22D0BWP7T	STD	1
	DFD0BWP7T	STD	1
	AO222D0BWP7T	STD	1
	INR2D1BWP7T	STD	1
	TIEHBWP7T	STD	1
	TIELBWP7T	STD	1
	OA211D0BWP7T	STD	1
	AN4D1BWP7T	STD	1
	IND2D2BWP7T	STD	1
	AN2D0BWP7T	STD	1
	CKBD2BWP7T	STD	1
	DFKCND2BWP7T	STD	1
	CKND4BWP7T	STD	1
	INVD2P5BWP7T	STD	1
	AOI221D1BWP7T	STD	1
	ND3D4BWP7T	STD	1
	OAI221D2BWP7T	STD	1
	AOI32D1BWP7T	STD	1
	CKND2D4BWP7T	STD	1
	MOAI22D2BWP7T	STD	1
	ND2D5BWP7T	STD	1
	NR2XD4BWP7T	STD	1
	AN2D2BWP7T	STD	1
	NR2D3BWP7T	STD	1
	CKAN2D0BWP7T	STD	1
	AOI211XD1BWP7T	STD	1
	INVD8BWP7T	STD	1
	OA31D2BWP7T	STD	1
	IOA22D0BWP7T	STD	1
	NR2D2P5BWP7T	STD	1
	INVD12BWP7T	STD	1
	XNR3D1BWP7T	STD	1
	PFILLER0005	IO	80
	PFILLER1	IO	40
	PDDW0208CDG	IO	26
	PFILLER10	IO	4
	PVDD2CDG	IO	4
	PVSS3CDG	IO	4
	PVDD1CDG	IO	4
	PFILLER5	IO	4
	PDUW0208SCDG	IO	1
	PDDW0208SCDG	IO	1
	PCORNER		CORNER	4
	=================================

Timing/Optimization Information:

Global Routing Information:
    layer METAL1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
    layer METAL2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
    layer METAL3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
    layer METAL4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
    layer METAL5, dir Hor, min width = 0.44, min space = 0.46 pitch = 0.90
     
    Average gCell capacity  2.58	 on layer (1)	 METAL1
    Average gCell capacity  3.99	 on layer (2)	 METAL2
    Average gCell capacity  3.79	 on layer (3)	 METAL3
    Average gCell capacity  6.24	 on layer (4)	 METAL4
    Average gCell capacity  4.33	 on layer (5)	 METAL5
     
    Initial. Both Dirs: Overflow =     3 Max = 1 GRCs =     3 (0.00%)
    Initial. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
    Initial. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
     
    phase1. Both Dirs: Overflow =     3 Max = 1 GRCs =     3 (0.00%)
    phase1. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
    phase1. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
     
    phase2. Both Dirs: Overflow =     3 Max = 1 GRCs =     3 (0.00%)
    phase2. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
    phase2. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
     
    Total Wire Length = 526.78
    Layer METAL1 wire length = 6.58
    Layer METAL2 wire length = 189.31
    Layer METAL3 wire length = 330.89
    Layer METAL4 wire length = 0.00
    Layer METAL5 wire length = 0.00
    Total Number of Contacts = 453
    Via VIA12 count = 214
    Via VIA23 count = 239
    Via VIA34 count = 0
    Via VIA45 count = 0
     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2520

Track Assignment Information:
    Number of wires with overlap after iteration 0 = 1070 of 1719

    Number of wires with overlap after iteration 1 = 794 of 1309

    Total METAL1 wire length: 251.9
    Total METAL2 wire length: 517.4
    Total METAL3 wire length: 648.5
    Total METAL4 wire length: 35.0
    Total METAL5 wire length: 0.0
    Total wire length: 1452.7

    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:01
    Total Proc Memory(MB): 2550

Detailed Routing Information:
    

    ---------- Detail route ----------

     
    Iteration 0: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	2
    	@@@@ Total number of instance ports with antenna violations =	42
     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	1
    	@@@@ Total number of instance ports with antenna violations =	1
     
    Iteration 2: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    	@@@@ Total number of instance ports with antenna violations =	0
    DR finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    

    ---------- Chip finish: insert redundant vias ----------

    RedundantVia finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
     
    Begin DRC fixing ...

     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Elapsed real time: 0:00:14
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:14 total = 0:00:14
    Total Proc Memory(MB): 2536
     
    Cumulative run time upto current stage: Elapsed = 0:00:14 CPU = 0:00:14
     
    DR finished with 0 open nets, of which 0 are frozen
    DR finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    Total number of nets = 4389
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 0
    Total number of antenna violations = 0
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2536
     
    Cumulative run time upto current stage: Elapsed = 0:00:14 CPU = 0:00:14
    

    ---------- Eco detail route ----------

     
    Iteration 0: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	7
    	@@@@ Total number of instance ports with antenna violations =	2
     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    	@@@@ Total number of instance ports with antenna violations =	0
    DR finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
     
    Begin timing optimization in DR ...

     
    Finished timing optimization in DR ...

    DR finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    

    ---------- Chip finish: insert redundant vias ----------

    RedundantVia finished with 1 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	1
    	Internal-only types : 1
     
    Begin DRC fixing ...

     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Elapsed real time: 0:00:05
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:05 total = 0:00:05
    Total Proc Memory(MB): 2550
     
    Cumulative run time upto current stage: Elapsed = 0:00:19 CPU = 0:00:19
     
    ECO Route finished with 0 open nets, of which 0 are frozen
    ECO Route finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    Total number of nets = 4412
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 0
    Total number of antenna violations = 0
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2550
     
    Cumulative run time upto current stage: Elapsed = 0:00:19 CPU = 0:00:19
     
    Total Wire Length =                    381679 micron
    Total Number of Contacts =             32775
    Total Number of Wires =                27691
    Total Number of PtConns =              138
    Total Number of Routed Wires =       27691
    Total Routed Wire Length =           381640 micron
    Total Number of Routed Contacts =       32775
    	Layer          METAL1 :      15959 micron
    	Layer          METAL2 :     149714 micron
    	Layer          METAL3 :     186521 micron
    	Layer          METAL4 :      29485 micron
    	Layer          METAL5 :          0 micron
    	Via             VIA34 :         10
    	Via         VIA34_2x1 :       1583
    	Via    VIA34(rot)_1x2 :          1
    	Via    VIA34(rot)_2x1 :          9
    	Via         VIA34_1x2 :        149
    	Via             VIA23 :        342
    	Via         VIA23_1x2 :      12587
    	Via    VIA23(rot)_1x2 :          5
    	Via         VIA23_2x1 :       2936
    	Via             VIA12 :        194
    	Via        VIA12(rot) :          2
    	Via            VIA12V :        272
    	Via       VIA12V(rot) :          7
    	Via   VIA12H(rot)_1x2 :       8053
    	Via        VIA12H_2x1 :        441
    	Via        VIA12H_1x2 :         18
    	Via   VIA12H(rot)_2x1 :       2629
    	Via         VIA12_2x1 :       2626
    	Via    VIA12(rot)_1x2 :         32
    	Via    VIA12(rot)_2x1 :         40
    	Via         VIA12_1x2 :        839
     
    Redundant via conversion report:
    --------------------------------

      Total optimized via conversion rate = 97.48% (31948 / 32775 vias)
     
        Layer VIA12      = 96.87% (14678  / 15153   vias)
            Weight 1     = 96.87% (14678   vias)
            Un-optimized =  3.13% (475     vias)
        Layer VIA23      = 97.84% (15528  / 15870   vias)
            Weight 1     = 97.84% (15528   vias)
            Un-optimized =  2.16% (342     vias)
        Layer VIA34      = 99.43% (1742   / 1752    vias)
            Weight 1     = 99.43% (1742    vias)
            Un-optimized =  0.57% (10      vias)
     
      Total double via conversion rate    = 97.48% (31948 / 32775 vias)
     
        Layer VIA12      = 96.87% (14678  / 15153   vias)
        Layer VIA23      = 97.84% (15528  / 15870   vias)
        Layer VIA34      = 99.43% (1742   / 1752    vias)
     
      The optimized via conversion rate based on total routed via count = 97.48% (31948 / 32775 vias)
     
        Layer VIA12      = 96.87% (14678  / 15153   vias)
            Weight 1     = 96.87% (14678   vias)
            Un-optimized =  3.13% (475     vias)
        Layer VIA23      = 97.84% (15528  / 15870   vias)
            Weight 1     = 97.84% (15528   vias)
            Un-optimized =  2.16% (342     vias)
        Layer VIA34      = 99.43% (1742   / 1752    vias)
            Weight 1     = 99.43% (1742    vias)
            Un-optimized =  0.57% (10      vias)
     

DRC information: 
      Total error number: 0

Ring Wiring Statistics:
    metal3 Wire Length(count):               3223.92(4)
    metal4 Wire Length(count):               3172.16(4)
  ==============================================
    Total Wire Length(count):                6396.08(8)
    Number of via3 Contacts:              8
  ==============================================
    Total Number of Contacts:        8

Stripe Wiring Statistics:
    metal4 Wire Length(count):              28873.44(36)
  ==============================================
    Total Wire Length(count):               28873.44(36)
    Number of via3 Contacts:             72
  ==============================================
    Total Number of Contacts:       72

User Wiring Statistics:

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):             160864.25(197)
  ==============================================
    Total Wire Length(count):              160864.25(197)
    Number of via1 Contacts:           3940
    Number of via2 Contacts:           3940
    Number of via3 Contacts:           3924
  ==============================================
    Total Number of Contacts:    11804

Signal Wiring Statistics:
    metal1 Wire Length(count):              16006.68(2689)
    metal2 Wire Length(count):             149713.92(14048)
    metal3 Wire Length(count):             186519.60(10018)
    metal4 Wire Length(count):              29484.68(1200)
  ==============================================
    Total Wire Length(count):              381724.88(27955)

      Mask Name      Contact Code    Number Of Contacts    Percentage
        via1           VIA12(2)               196	       1.29
        via1          VIA12V(4)               279	       1.84
        via1_1x2      VIA12H(3)              2647	       17.5
        via1_1x2       VIA12(2)               879	        5.8
        via1_2x1       VIA12(2)              2658	       17.5
        via1_2x1      VIA12H(3)              8494	       56.1
 Default via for layer via1:                   3.13%
 Yield-optmized via for layer via1:            96.9%

        via2           VIA23(5)               342	       2.16
        via2_2x1       VIA23(5)              2941	       18.5
        via2_1x2       VIA23(5)             12587	       79.3
 Default via for layer via2:                   2.16%
 Yield-optmized via for layer via2:            97.8%

        via3           VIA34(6)                10	      0.571
        via3_1x2       VIA34(6)               158	       9.02
        via3_2x1       VIA34(6)              1584	       90.4
 Default via for layer via3:                   0.571%
 Yield-optmized via for layer via3:            99.4%


 Double Via rate for all layers:           97.5%
  ==============================================
    Total Number of Contacts:    32775

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
    metal1         15878.91 ( 7.81%)           127.78 ( 0.07%)
    metal2          1284.90 ( 0.63%)        148429.02 (83.24%)
    metal3        186180.88 (91.53%)           338.72 ( 0.19%)
    metal4            64.80 ( 0.03%)         29419.88 (16.50%)
  ==============================================================
    Total         203409.48                 178315.39
1
