

================================================================
== Vivado HLS Report for 'dataflow_in_loop_out'
================================================================
* Date:           Sat Feb  8 14:51:54 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Video_Mandelbrot_Generator
* Solution:       solution2_dataflow
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.123|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  801|  801|  802|  802| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%i_op_assign_1_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %i_op_assign_1)"   --->   Operation 3 'read' 'i_op_assign_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [2/2] (1.70ns)   --->   "call fastcc void @inner_proc(i10 %i_op_assign_1_read, i24* %m_axis_video_V_data_V, i3* %m_axis_video_V_keep_V, i3* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V)"   --->   Operation 4 'call' <Predicate = true> <Delay = 1.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.70>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %m_axis_video_V_dest_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_user_V, i3* %m_axis_video_V_strb_V, i3* %m_axis_video_V_keep_V, i24* %m_axis_video_V_data_V, [5 x i8]* @p_str3, i32 0, i32 0, [5 x i8]* @p_str4, i32 0, i32 0, [10 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str1) nounwind" [src/cpp/video_mandelbrot_generator.cpp:28]   --->   Operation 6 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/2] (1.70ns)   --->   "call fastcc void @inner_proc(i10 %i_op_assign_1_read, i24* %m_axis_video_V_data_V, i3* %m_axis_video_V_keep_V, i3* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V)"   --->   Operation 7 'call' <Predicate = true> <Delay = 1.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 8 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.7ns
The critical path consists of the following:
	wire read on port 'i_op_assign_1' [11]  (0 ns)
	'call' operation ('call_ln0') to 'inner_proc' [12]  (1.7 ns)

 <State 2>: 1.7ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'inner_proc' [12]  (1.7 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
