0.6
2018.3
Dec  6 2018
23:39:36
/home/emresevilgen/Desktop/Lab05/Lab05.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/emresevilgen/Desktop/Lab05/Lab05.srcs/sim_1/new/testbench.sv,1555500510,systemVerilog,,,,testbench,,,,,,,,
/home/emresevilgen/Desktop/Lab05/Lab05.srcs/sources_1/new/PipelinedMIPSProcessor.sv,1555508674,systemVerilog,,/home/emresevilgen/Desktop/Lab05/Lab05.srcs/sources_1/new/display_controller.sv,,HazardUnit;PipeDtoE;PipeEtoM;PipeFtoD;PipeMtoW;PipeWtoF;adder;alu;aludec;controller;datapath;dmem;flopr;imem;maindec;mips;mux2;mux4;regfile;signext;sl2,,,,,,,,
/home/emresevilgen/Desktop/Lab05/Lab05.srcs/sources_1/new/display_controller.sv,1555492669,systemVerilog,,/home/emresevilgen/Desktop/Lab05/Lab05.srcs/sources_1/new/pulse_controller.sv,,display_controller,,,,,,,,
/home/emresevilgen/Desktop/Lab05/Lab05.srcs/sources_1/new/pulse_controller.sv,1555492451,systemVerilog,,/home/emresevilgen/Desktop/Lab05/Lab05.srcs/sim_1/new/testbench.sv,,pulse_controller,,,,,,,,
