###############################################################
#  Generated by:      Cadence Innovus 20.14-s095_1
#  OS:                Linux x86_64(Host ID sys128)
#  Generated on:      Sat Sep  9 16:13:13 2023
#  Design:            Cordic
#  Command:           report_timing -nworst 50 > time.rpt
###############################################################
Path 1: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[3]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time          0.001
- Setup                         0.138
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.762
- Arrival Time                  3.036
= Slack Time                   -2.274
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.674 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.565 | 
     | gen_pipe[5].Pipe_g7478     | A1 v -> Y ^ | OAI222X1 | 0.197 |   3.036 |    0.762 | 
     | gen_pipe[5].Pipe_Zo_reg[3] | D ^         | DFFX4    | 0.000 |   3.036 |    0.762 | 
     +----------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[6]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time          0.002
- Setup                         0.138
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.763
- Arrival Time                  3.036
= Slack Time                   -2.273
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.673 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.567 | 
     | gen_pipe[5].Pipe_g7421     | A1 v -> Y ^ | OAI222X1 | 0.197 |   3.036 |    0.763 | 
     | gen_pipe[5].Pipe_Zo_reg[6] | D ^         | DFFX4    | 0.000 |   3.036 |    0.763 | 
     +----------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[4]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time          0.001
- Setup                         0.138
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.762
- Arrival Time                  3.035
= Slack Time                   -2.273
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.673 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.567 | 
     | gen_pipe[5].Pipe_g7464     | A1 v -> Y ^ | OAI222X1 | 0.195 |   3.035 |    0.762 | 
     | gen_pipe[5].Pipe_Zo_reg[4] | D ^         | DFFX4    | 0.000 |   3.035 |    0.762 | 
     +----------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[0]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time         -0.000
- Setup                         0.139
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.761
- Arrival Time                  3.029
= Slack Time                   -2.268
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.668 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.572 | 
     | gen_pipe[5].Pipe_g7496     | B1 v -> Y ^ | OAI222X1 | 0.189 |   3.029 |    0.761 | 
     | gen_pipe[5].Pipe_Yo_reg[0] | D ^         | DFFX4    | 0.000 |   3.029 |    0.761 | 
     +----------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[1]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time          0.000
- Setup                         0.138
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.762
- Arrival Time                  3.025
= Slack Time                   -2.264
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.664 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.576 | 
     | gen_pipe[5].Pipe_g7477     | B1 v -> Y ^ | OAI222X1 | 0.186 |   3.025 |    0.762 | 
     | gen_pipe[5].Pipe_Yo_reg[1] | D ^         | DFFX4    | 0.000 |   3.025 |    0.762 | 
     +----------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[3]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time          0.000
- Setup                         0.138
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.762
- Arrival Time                  3.022
= Slack Time                   -2.260
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.660 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.579 | 
     | gen_pipe[5].Pipe_g7440     | B1 v -> Y ^ | OAI222X1 | 0.182 |   3.022 |    0.762 | 
     | gen_pipe[5].Pipe_Yo_reg[3] | D ^         | DFFX4    | 0.000 |   3.022 |    0.762 | 
     +----------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[2]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time          0.000
- Setup                         0.138
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.762
- Arrival Time                  3.018
= Slack Time                   -2.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.656 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.583 | 
     | gen_pipe[5].Pipe_g7460     | B1 v -> Y ^ | OAI222X1 | 0.179 |   3.018 |    0.762 | 
     | gen_pipe[5].Pipe_Yo_reg[2] | D ^         | DFFX4    | 0.000 |   3.018 |    0.762 | 
     +----------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[1]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time          0.001
- Setup                         0.138
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.763
- Arrival Time                  3.013
= Slack Time                   -2.250
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.650 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.589 | 
     | gen_pipe[5].Pipe_g7507     | B1 v -> Y ^ | OAI222X1 | 0.174 |   3.013 |    0.763 | 
     | gen_pipe[5].Pipe_Zo_reg[1] | D ^         | DFFX4    | 0.000 |   3.013 |    0.763 | 
     +----------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[2]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time         -0.003
- Setup                         0.094
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.804
- Arrival Time                  3.054
= Slack Time                   -2.250
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.650 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.589 | 
     | gen_pipe[5].Pipe_g7461     | A1 v -> Y ^ | OAI222X1 | 0.215 |   3.054 |    0.804 | 
     | gen_pipe[5].Pipe_Xo_reg[2] | D ^         | DFFX4    | 0.000 |   3.054 |    0.804 | 
     +----------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[5]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time         -0.001
- Setup                         0.138
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.761
- Arrival Time                  3.011
= Slack Time                   -2.250
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------- OAI222X1 |--------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.650 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.589 | 
     | gen_pipe[5].Pipe_g7405     | A0 v -> Y ^ | OAI222X1 | 0.171 |   3.011 |    0.761 | 
     | gen_pipe[5].Pipe_Yo_reg[5] | D ^         | DFFX4    | 0.000 |   3.011 |    0.761 | 
     +----------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[2]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time          0.001
- Setup                         0.138
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.763
- Arrival Time                  3.013
= Slack Time                   -2.250
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.650 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.589 | 
     | gen_pipe[5].Pipe_g7495     | B1 v -> Y ^ | OAI222X1 | 0.173 |   3.013 |    0.762 | 
     | gen_pipe[5].Pipe_Zo_reg[2] | D ^         | DFFX4    | 0.000 |   3.013 |    0.763 | 
     +----------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[10]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time         -0.000
- Setup                         0.138
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.761
- Arrival Time                  3.011
= Slack Time                   -2.250
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.650 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.590 | 
     | gen_pipe[5].Pipe_g7337      | A0 v -> Y ^ | OAI222X1 | 0.171 |   3.011 |    0.761 | 
     | gen_pipe[5].Pipe_Yo_reg[10] | D ^         | DFFX4    | 0.000 |   3.011 |    0.761 | 
     +-----------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[0]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time         -0.003
- Setup                         0.093
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.803
- Arrival Time                  3.053
= Slack Time                   -2.249
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.649 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.590 | 
     | gen_pipe[5].Pipe_g7494     | A1 v -> Y ^ | OAI222X1 | 0.213 |   3.052 |    0.803 | 
     | gen_pipe[5].Pipe_Xo_reg[0] | D ^         | DFFX4    | 0.000 |   3.053 |    0.803 | 
     +----------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[1]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time         -0.003
- Setup                         0.093
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.804
- Arrival Time                  3.049
= Slack Time                   -2.246
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.646 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.594 | 
     | gen_pipe[5].Pipe_g7476     | A1 v -> Y ^ | OAI222X1 | 0.210 |   3.049 |    0.803 | 
     | gen_pipe[5].Pipe_Xo_reg[1] | D ^         | DFFX4    | 0.000 |   3.049 |    0.804 | 
     +----------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[11]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time         -0.000
- Setup                         0.138
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.762
- Arrival Time                  3.007
= Slack Time                   -2.246
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.646 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.594 | 
     | gen_pipe[5].Pipe_g7318      | A0 v -> Y ^ | OAI222X1 | 0.168 |   3.007 |    0.761 | 
     | gen_pipe[5].Pipe_Yo_reg[11] | D ^         | DFFX4    | 0.000 |   3.007 |    0.762 | 
     +-----------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[5]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time         -0.000
- Setup                         0.138
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.762
- Arrival Time                  3.005
= Slack Time                   -2.243
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.643 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.596 | 
     | gen_pipe[5].Pipe_g7404     | B0 v -> Y ^ | OAI222X1 | 0.165 |   3.005 |    0.761 | 
     | gen_pipe[5].Pipe_Xo_reg[5] | D ^         | DFFX4    | 0.000 |   3.005 |    0.762 | 
     +----------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[14]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time         -0.000
- Setup                         0.138
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.761
- Arrival Time                  3.002
= Slack Time                   -2.240
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.640 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.599 | 
     | gen_pipe[5].Pipe_g7259      | A0 v -> Y ^ | OAI222X1 | 0.162 |   3.001 |    0.761 | 
     | gen_pipe[5].Pipe_Yo_reg[14] | D ^         | DFFX4    | 0.000 |   3.002 |    0.761 | 
     +-----------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[3]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time         -0.003
- Setup                         0.093
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.804
- Arrival Time                  3.044
= Slack Time                   -2.240
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.640 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.600 | 
     | gen_pipe[5].Pipe_g7439     | A1 v -> Y ^ | OAI222X1 | 0.205 |   3.044 |    0.804 | 
     | gen_pipe[5].Pipe_Xo_reg[3] | D ^         | DFFX4    | 0.000 |   3.044 |    0.804 | 
     +----------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[11]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time         -0.000
- Setup                         0.138
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.761
- Arrival Time                  2.997
= Slack Time                   -2.236
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.636 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.603 | 
     | gen_pipe[5].Pipe_g7293      | B0 v -> Y ^ | OAI222X1 | 0.158 |   2.997 |    0.761 | 
     | gen_pipe[5].Pipe_Xo_reg[11] | D ^         | DFFX4    | 0.000 |   2.997 |    0.761 | 
     +-----------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[7]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time         -0.000
- Setup                         0.139
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.760
- Arrival Time                  2.995
= Slack Time                   -2.235
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.635 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.605 | 
     | gen_pipe[5].Pipe_g7364     | B0 v -> Y ^ | OAI222X1 | 0.155 |   2.995 |    0.760 | 
     | gen_pipe[5].Pipe_Xo_reg[7] | D ^         | DFFX4    | 0.000 |   2.995 |    0.760 | 
     +----------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[4]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time          0.000
- Setup                         0.138
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.762
- Arrival Time                  2.996
= Slack Time                   -2.234
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.634 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.605 | 
     | gen_pipe[5].Pipe_g7424     | A0 v -> Y ^ | OAI222X1 | 0.157 |   2.996 |    0.762 | 
     | gen_pipe[5].Pipe_Yo_reg[4] | D ^         | DFFX4    | 0.000 |   2.996 |    0.762 | 
     +----------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[12]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time         -0.000
- Setup                         0.138
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.761
- Arrival Time                  2.995
= Slack Time                   -2.234
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.634 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.605 | 
     | gen_pipe[5].Pipe_g7271      | B0 v -> Y ^ | OAI222X1 | 0.156 |   2.995 |    0.761 | 
     | gen_pipe[5].Pipe_Xo_reg[12] | D ^         | DFFX4    | 0.000 |   2.995 |    0.761 | 
     +-----------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[12]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time         -0.001
- Setup                         0.139
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.760
- Arrival Time                  2.993
= Slack Time                   -2.233
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.633 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.606 | 
     | gen_pipe[5].Pipe_g7298      | A0 v -> Y ^ | OAI222X1 | 0.154 |   2.993 |    0.760 | 
     | gen_pipe[5].Pipe_Yo_reg[12] | D ^         | DFFX4    | 0.000 |   2.993 |    0.760 | 
     +-----------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[8]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time          0.001
- Setup                         0.138
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.763
- Arrival Time                  2.992
= Slack Time                   -2.229
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.629 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.611 | 
     | gen_pipe[5].Pipe_g7387     | A0 v -> Y ^ | OAI222X1 | 0.152 |   2.992 |    0.763 | 
     | gen_pipe[5].Pipe_Zo_reg[8] | D ^         | DFFX4    | 0.000 |   2.992 |    0.763 | 
     +----------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[5]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time          0.001
- Setup                         0.119
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.782
- Arrival Time                  3.010
= Slack Time                   -2.228
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.628 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.611 | 
     | gen_pipe[5].Pipe_g7441     | A1 v -> Y ^ | OAI222X2 | 0.171 |   3.010 |    0.782 | 
     | gen_pipe[5].Pipe_Zo_reg[5] | D ^         | DFFX4    | 0.000 |   3.010 |    0.782 | 
     +----------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[10]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time          0.001
- Setup                         0.138
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.763
- Arrival Time                  2.991
= Slack Time                   -2.228
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.628 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.612 | 
     | gen_pipe[5].Pipe_g7350      | A0 v -> Y ^ | OAI222X1 | 0.151 |   2.991 |    0.763 | 
     | gen_pipe[5].Pipe_Zo_reg[10] | D ^         | DFFX4    | 0.000 |   2.991 |    0.763 | 
     +-----------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[7]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time          0.002
- Setup                         0.138
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.763
- Arrival Time                  2.991
= Slack Time                   -2.227
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.627 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.612 | 
     | gen_pipe[5].Pipe_g7402     | A0 v -> Y ^ | OAI222X1 | 0.151 |   2.991 |    0.763 | 
     | gen_pipe[5].Pipe_Zo_reg[7] | D ^         | DFFX4    | 0.000 |   2.991 |    0.763 | 
     +----------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[9]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time          0.001
- Setup                         0.138
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.763
- Arrival Time                  2.990
= Slack Time                   -2.227
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.627 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.612 | 
     | gen_pipe[5].Pipe_g7365     | A0 v -> Y ^ | OAI222X1 | 0.151 |   2.990 |    0.763 | 
     | gen_pipe[5].Pipe_Zo_reg[9] | D ^         | DFFX4    | 0.000 |   2.990 |    0.763 | 
     +----------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[8]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time         -0.000
- Setup                         0.139
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.761
- Arrival Time                  2.987
= Slack Time                   -2.227
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.627 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.613 | 
     | gen_pipe[5].Pipe_g7351     | B0 v -> Y ^ | OAI222X1 | 0.148 |   2.987 |    0.760 | 
     | gen_pipe[5].Pipe_Xo_reg[8] | D ^         | DFFX4    | 0.000 |   2.987 |    0.761 | 
     +----------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[13]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time         -0.001
- Setup                         0.139
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.760
- Arrival Time                  2.987
= Slack Time                   -2.227
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.627 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.613 | 
     | gen_pipe[5].Pipe_g7279      | A0 v -> Y ^ | OAI222X1 | 0.147 |   2.986 |    0.760 | 
     | gen_pipe[5].Pipe_Yo_reg[13] | D ^         | DFFX4    | 0.000 |   2.987 |    0.760 | 
     +-----------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[11]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time          0.001
- Setup                         0.138
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.763
- Arrival Time                  2.989
= Slack Time                   -2.226
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.626 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.613 | 
     | gen_pipe[5].Pipe_g7328      | A0 v -> Y ^ | OAI222X1 | 0.150 |   2.989 |    0.763 | 
     | gen_pipe[5].Pipe_Zo_reg[11] | D ^         | DFFX4    | 0.000 |   2.989 |    0.763 | 
     +-----------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[14]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time          0.000
- Setup                         0.138
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.762
- Arrival Time                  2.988
= Slack Time                   -2.226
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.626 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.613 | 
     | gen_pipe[5].Pipe_g7228      | B0 v -> Y ^ | OAI222X1 | 0.148 |   2.987 |    0.761 | 
     | gen_pipe[5].Pipe_Xo_reg[14] | D ^         | DFFX4    | 0.000 |   2.988 |    0.762 | 
     +-----------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[12]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time          0.002
- Setup                         0.138
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.764
- Arrival Time                  2.990
= Slack Time                   -2.226
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.626 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.613 | 
     | gen_pipe[5].Pipe_g7313      | A0 v -> Y ^ | OAI222X1 | 0.151 |   2.990 |    0.764 | 
     | gen_pipe[5].Pipe_Zo_reg[12] | D ^         | DFFX4    | 0.000 |   2.990 |    0.764 | 
     +-----------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[14]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time          0.002
- Setup                         0.138
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.764
- Arrival Time                  2.989
= Slack Time                   -2.226
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.626 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.614 | 
     | gen_pipe[5].Pipe_g7274      | A0 v -> Y ^ | OAI222X1 | 0.150 |   2.989 |    0.763 | 
     | gen_pipe[5].Pipe_Zo_reg[14] | D ^         | DFFX4    | 0.000 |   2.989 |    0.764 | 
     +-----------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[9]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time          0.000
- Setup                         0.138
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.762
- Arrival Time                  2.987
= Slack Time                   -2.225
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.625 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.614 | 
     | gen_pipe[5].Pipe_g7327     | B0 v -> Y ^ | OAI222X1 | 0.147 |   2.987 |    0.762 | 
     | gen_pipe[5].Pipe_Xo_reg[9] | D ^         | DFFX4    | 0.000 |   2.987 |    0.762 | 
     +----------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[13]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time          0.002
- Setup                         0.138
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.764
- Arrival Time                  2.989
= Slack Time                   -2.225
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.625 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.615 | 
     | gen_pipe[5].Pipe_g7292      | A0 v -> Y ^ | OAI222X1 | 0.149 |   2.989 |    0.764 | 
     | gen_pipe[5].Pipe_Zo_reg[13] | D ^         | DFFX4    | 0.000 |   2.989 |    0.764 | 
     +-----------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[15]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time          0.000
- Setup                         0.139
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.762
- Arrival Time                  2.986
= Slack Time                   -2.224
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.624 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.615 | 
     | gen_pipe[5].Pipe_g7254      | A0 v -> Y ^ | OAI222X1 | 0.147 |   2.986 |    0.762 | 
     | gen_pipe[5].Pipe_Zo_reg[15] | D ^         | DFFX4    | 0.000 |   2.986 |    0.762 | 
     +-----------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[15]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time         -0.000
- Setup                         0.139
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.761
- Arrival Time                  2.985
= Slack Time                   -2.224
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.624 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.615 | 
     | gen_pipe[5].Pipe_g7236      | A0 v -> Y ^ | OAI222X1 | 0.146 |   2.985 |    0.761 | 
     | gen_pipe[5].Pipe_Yo_reg[15] | D ^         | DFFX4    | 0.000 |   2.985 |    0.761 | 
     +-----------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[10]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time          0.000
- Setup                         0.138
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.762
- Arrival Time                  2.985
= Slack Time                   -2.223
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.623 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.616 | 
     | gen_pipe[5].Pipe_g7310      | B0 v -> Y ^ | OAI222X1 | 0.146 |   2.985 |    0.762 | 
     | gen_pipe[5].Pipe_Xo_reg[10] | D ^         | DFFX4    | 0.000 |   2.985 |    0.762 | 
     +-----------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[16]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time          0.000
- Setup                         0.139
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.762
- Arrival Time                  2.985
= Slack Time                   -2.223
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.623 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.616 | 
     | gen_pipe[5].Pipe_g7215      | A0 v -> Y ^ | OAI222X1 | 0.145 |   2.985 |    0.762 | 
     | gen_pipe[5].Pipe_Yo_reg[16] | D ^         | DFFX4    | 0.000 |   2.985 |    0.762 | 
     +-----------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[17]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time          0.000
- Setup                         0.138
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.762
- Arrival Time                  2.984
= Slack Time                   -2.222
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.622 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.618 | 
     | gen_pipe[5].Pipe_g7183      | B0 v -> Y ^ | OAI222X1 | 0.144 |   2.983 |    0.762 | 
     | gen_pipe[5].Pipe_Xo_reg[17] | D ^         | DFFX4    | 0.000 |   2.984 |    0.762 | 
     +-----------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[4]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time         -0.003
- Setup                         0.093
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.804
- Arrival Time                  3.021
= Slack Time                   -2.217
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.617 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.623 | 
     | gen_pipe[5].Pipe_g7423     | B1 v -> Y ^ | OAI222X1 | 0.181 |   3.021 |    0.804 | 
     | gen_pipe[5].Pipe_Xo_reg[4] | D ^         | DFFX4    | 0.000 |   3.021 |    0.804 | 
     +----------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[6]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time         -0.001
- Setup                         0.139
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.760
- Arrival Time                  2.975
= Slack Time                   -2.215
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.615 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.624 | 
     | gen_pipe[5].Pipe_g7385     | B0 v -> Y ^ | OAI222X1 | 0.136 |   2.975 |    0.760 | 
     | gen_pipe[5].Pipe_Xo_reg[6] | D ^         | DFFX4    | 0.000 |   2.975 |    0.760 | 
     +----------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[16]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time         -0.000
- Setup                         0.139
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.761
- Arrival Time                  2.972
= Slack Time                   -2.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.611 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.629 | 
     | gen_pipe[5].Pipe_g7189      | B0 v -> Y ^ | OAI222X1 | 0.132 |   2.972 |    0.761 | 
     | gen_pipe[5].Pipe_Xo_reg[16] | D ^         | DFFX4    | 0.000 |   2.972 |    0.761 | 
     +-----------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[15]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time         -0.001
- Setup                         0.139
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.761
- Arrival Time                  2.970
= Slack Time                   -2.209
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.609 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.630 | 
     | gen_pipe[5].Pipe_g7210      | B0 v -> Y ^ | OAI222X1 | 0.130 |   2.970 |    0.761 | 
     | gen_pipe[5].Pipe_Xo_reg[15] | D ^         | DFFX4    | 0.000 |   2.970 |    0.761 | 
     +-----------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[13]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time         -0.000
- Setup                         0.139
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.761
- Arrival Time                  2.967
= Slack Time                   -2.206
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.606 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.634 | 
     | gen_pipe[5].Pipe_g7251      | B0 v -> Y ^ | OAI222X1 | 0.127 |   2.967 |    0.761 | 
     | gen_pipe[5].Pipe_Xo_reg[13] | D ^         | DFFX4    | 0.000 |   2.967 |    0.761 | 
     +-----------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[9]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time         -0.003
- Setup                         0.094
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.804
- Arrival Time                  3.008
= Slack Time                   -2.205
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.605 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.635 | 
     | gen_pipe[5].Pipe_g7342     | A0 v -> Y ^ | OAI222X1 | 0.169 |   3.008 |    0.803 | 
     | gen_pipe[5].Pipe_Yo_reg[9] | D ^         | DFFX4    | 0.000 |   3.008 |    0.804 | 
     +----------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[7]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time         -0.003
- Setup                         0.093
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.804
- Arrival Time                  3.005
= Slack Time                   -2.201
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.601 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.639 | 
     | gen_pipe[5].Pipe_g7366     | A0 v -> Y ^ | OAI222X1 | 0.165 |   3.004 |    0.804 | 
     | gen_pipe[5].Pipe_Yo_reg[7] | D ^         | DFFX4    | 0.000 |   3.005 |    0.804 | 
     +----------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[6]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time         -0.003
- Setup                         0.093
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.804
- Arrival Time                  2.999
= Slack Time                   -2.195
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.595 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.644 | 
     | gen_pipe[5].Pipe_g7382     | A0 v -> Y ^ | OAI222X1 | 0.159 |   2.999 |    0.804 | 
     | gen_pipe[5].Pipe_Yo_reg[6] | D ^         | DFFX4    | 0.000 |   2.999 |    0.804 | 
     +----------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[8]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: BEST
Other End Arrival Time         -0.004
- Setup                         0.093
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.804
- Arrival Time                  2.998
= Slack Time                   -2.194
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.594 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 2.239 |   2.839 |    0.645 | 
     | gen_pipe[5].Pipe_g7354     | A0 v -> Y ^ | OAI222X1 | 0.158 |   2.998 |    0.804 | 
     | gen_pipe[5].Pipe_Yo_reg[8] | D ^         | DFFX4    | 0.000 |   2.998 |    0.804 | 
     +----------------------------------------------------------------------------------+ 

