$date
	Tue Dec  5 17:41:22 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Testbench_BinaryEncoder_4to2 $end
$var wire 2 ! encoded_output [1:0] $end
$var reg 4 " binary_input [3:0] $end
$var reg 1 # clk $end
$scope module uut $end
$var wire 4 $ binary_input [3:0] $end
$var reg 2 % encoded_output [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
b0 $
0#
b0 "
bx !
$end
#5000
1#
#10000
b0 !
b0 %
0#
b1 "
b1 $
#15000
1#
#20000
b1 !
b1 %
0#
b10 "
b10 $
#25000
1#
#30000
b10 !
b10 %
0#
b100 "
b100 $
#35000
1#
#40000
b11 !
b11 %
0#
b1000 "
b1000 $
#45000
1#
#50000
0#
b1010 "
b1010 $
#55000
1#
#60000
b10 !
b10 %
0#
b110 "
b110 $
#65000
1#
#70000
b11 !
b11 %
0#
b1100 "
b1100 $
#75000
1#
#80000
0#
b1111 "
b1111 $
#85000
1#
#90000
0#
