Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date             : Fri Oct 24 14:40:36 2025
| Host             : eecs-digital-14 running 64-bit Ubuntu 24.04.3 LTS
| Command          : report_power -file obj/post_route_power.rpt
| Design           : top_level
| Device           : xc7s50csga324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.629        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.555        |
| Device Static (W)        | 0.075        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 81.9         |
| Junction Temperature (C) | 28.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.020 |        9 |       --- |             --- |
| Slice Logic              |     0.013 |     9972 |       --- |             --- |
|   LUT as Logic           |     0.012 |     4095 |     32600 |           12.56 |
|   Register               |    <0.001 |     4109 |     65200 |            6.30 |
|   CARRY4                 |    <0.001 |      272 |      8150 |            3.34 |
|   F7/F8 Muxes            |    <0.001 |      126 |     32600 |            0.39 |
|   LUT as Distributed RAM |    <0.001 |       50 |      9600 |            0.52 |
|   Others                 |     0.000 |      126 |       --- |             --- |
| Signals                  |     0.013 |     7865 |       --- |             --- |
| Block RAM                |     0.004 |      5.5 |        75 |            7.33 |
| MMCM                     |     0.109 |        1 |         5 |           20.00 |
| DSPs                     |     0.001 |        1 |       120 |            0.83 |
| I/O                      |     0.394 |      100 |       210 |           47.62 |
| Static Power             |     0.075 |          |           |                 |
| Total                    |     0.629 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.079 |       0.068 |      0.011 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.151 |       0.139 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.173 |       0.172 |      0.001 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------+-------------------------------------+-----------------+
| Clock                     | Domain                              | Constraint (ns) |
+---------------------------+-------------------------------------+-----------------+
| clk_controller_clk_wiz_0  | clk_wiz_i/clk_controller_clk_wiz_0  |            12.0 |
| clk_ddr3_90_clk_wiz_0     | clk_wiz_i/clk_ddr3_90_clk_wiz_0     |             3.0 |
| clk_ddr3_clk_wiz_0        | clk_wiz_i/clk_ddr3_clk_wiz_0        |             3.0 |
| clk_ddr3_ref_clk_wiz_0    | clk_wiz_i/clk_ddr3_ref_clk_wiz_0    |             5.0 |
| clk_passthrough_clk_wiz_0 | clk_wiz_i/clk_passthrough_clk_wiz_0 |            10.0 |
| clkfbout_clk_wiz_0        | clk_wiz_i/clkfbout_clk_wiz_0        |            10.0 |
| gclk                      | clk_100mhz                          |            10.0 |
+---------------------------+-------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| top_level                    |     0.555 |
|   clk_wiz_i                  |     0.110 |
|   ddr3_top                   |     0.373 |
|     ddr3_controller_inst     |     0.025 |
|     ddr3_phy_inst            |     0.348 |
|       OBUFDS_inst            |     0.016 |
|       genblk5[0].IOBUF_data  |     0.012 |
|       genblk5[10].IOBUF_data |     0.012 |
|       genblk5[11].IOBUF_data |     0.012 |
|       genblk5[12].IOBUF_data |     0.012 |
|       genblk5[13].IOBUF_data |     0.012 |
|       genblk5[14].IOBUF_data |     0.012 |
|       genblk5[15].IOBUF_data |     0.012 |
|       genblk5[1].IOBUF_data  |     0.012 |
|       genblk5[2].IOBUF_data  |     0.012 |
|       genblk5[3].IOBUF_data  |     0.012 |
|       genblk5[4].IOBUF_data  |     0.012 |
|       genblk5[5].IOBUF_data  |     0.012 |
|       genblk5[6].IOBUF_data  |     0.012 |
|       genblk5[7].IOBUF_data  |     0.012 |
|       genblk5[8].IOBUF_data  |     0.012 |
|       genblk5[9].IOBUF_data  |     0.012 |
|       genblk7[0].IOBUFDS_dqs |     0.022 |
|       genblk7[1].IOBUFDS_dqs |     0.022 |
|   dlt_sig                    |     0.002 |
|   drd                        |     0.006 |
|     dram_read_fifo           |     0.003 |
|       xpm_fifo_axis_inst     |     0.003 |
|     mixer                    |     0.001 |
|   drd_req                    |     0.003 |
|     dram_read_addr_fifo      |     0.002 |
|       xpm_fifo_axis_inst     |     0.002 |
|   dwr                        |     0.004 |
|     dram_write_fifo          |     0.002 |
|       xpm_fifo_axis_inst     |     0.002 |
|     sample_loader_i          |     0.001 |
|   upsampler_i                |     0.004 |
|     image_BROM               |     0.001 |
+------------------------------+-----------+


