comment "Processor Type"

# Select CPU types depending on the architecture selected.  This selects
# which CPUs we support in the kernel image, and the compiler instruction
# optimiser behaviour.

# ARM610
config CPU_ARM610
	bool "Support ARM610 processor" if ARCH_RPC
	select CPU_32v3
	select CPU_CACHE_V3
	select CPU_CACHE_VIVT
	select CPU_CP15_MMU
	select CPU_COPY_V3 if MMU
	select CPU_TLB_V3 if MMU
	select CPU_PABRT_LEGACY
	help
	  The ARM610 is the successor to the ARM3 processor
	  and was produced by VLSI Technology Inc.

	  Say Y if you want support for the ARM610 processor.
	  Otherwise, say N.

# ARM7TDMI
config CPU_ARM7TDMI
	bool "Support ARM7TDMI processor"
	depends on !MMU
	select CPU_32v4T
	select CPU_ABRT_LV4T
	select CPU_PABRT_LEGACY
	select CPU_CACHE_V4
	help
	  A 32-bit RISC microprocessor based on the ARM7 processor core
	  which has no memory control unit and cache.

	  Say Y if you want support for the ARM7TDMI processor.
	  Otherwise, say N.

# ARM710
config CPU_ARM710
	bool "Support ARM710 processor" if ARCH_RPC
	select CPU_32v3
	select CPU_CACHE_V3
	select CPU_CACHE_VIVT
	select CPU_CP15_MMU
	select CPU_COPY_V3 if MMU
	select CPU_TLB_V3 if MMU
	select CPU_PABRT_LEGACY
	help
	  A 32-bit RISC microprocessor based on the ARM7 processor core
	  designed by Advanced RISC Machines Ltd. The ARM710 is the
	  successor to the ARM610 processor. It was released in
	  July 1994 by VLSI Technology Inc.

	  Say Y if you want support for the ARM710 processor.
	  Otherwise, say N.

# ARM720T
config CPU_ARM720T
	bool "Support ARM720T processor" if ARCH_INTEGRATOR
	select CPU_32v4T
	select CPU_ABRT_LV4T
	select CPU_PABRT_LEGACY
	select CPU_CACHE_V4
	select CPU_CACHE_VIVT
	select CPU_CP15_MMU
	select CPU_COPY_V4WT if MMU
	select CPU_TLB_V4WT if MMU
	help
	  A 32-bit RISC processor with 8kByte Cache, Write Buffer and
	  MMU built around an ARM7TDMI core.

	  Say Y if you want support for the ARM720T processor.
	  Otherwise, say N.

# ARM740T
config CPU_ARM740T
	bool "Support ARM740T processor" if ARCH_INTEGRATOR
	depends on !MMU
	select CPU_32v4T
	select CPU_ABRT_LV4T
	select CPU_PABRT_LEGACY
	select CPU_CACHE_V3	# although the core is v4t
	select CPU_CP15_MPU
	help
	  A 32-bit RISC processor with 8KB cache or 4KB variants,
	  write buffer and MPU(Protection Unit) built around
	  an ARM7TDMI core.

	  Say Y if you want support for the ARM740T processor.
	  Otherwise, say N.

# ARM9TDMI
config CPU_ARM9TDMI
	bool "Support ARM9TDMI processor"
	depends on !MMU
	select CPU_32v4T
	select CPU_ABRT_NOMMU
	select CPU_PABRT_LEGACY
	select CPU_CACHE_V4
	help
	  A 32-bit RISC microprocessor based on the ARM9 processor core
	  which has no memory control unit and cache.

	  Say Y if you want support for the ARM9TDMI processor.
	  Otherwise, say N.

# ARM920T
config CPU_ARM920T
	bool "Support ARM920T processor" if ARCH_INTEGRATOR
	select CPU_32v4T
	select CPU_ABRT_EV4T
	select CPU_PABRT_LEGACY
	select CPU_CACHE_V4WT
	select CPU_CACHE_VIVT
	select CPU_CP15_MMU
	select CPU_COPY_V4WB if MMU
	select CPU_TLB_V4WBI if MMU
	help
	  The ARM920T is licensed to be produced by numerous vendors,
	  and is used in the Cirrus EP93xx and the Samsung S3C2410.

	  Say Y if you want support for the ARM920T processor.
	  Otherwise, say N.

# ARM922T
config CPU_ARM922T
	bool "Support ARM922T processor" if ARCH_INTEGRATOR
	select CPU_32v4T
	select CPU_ABRT_EV4T
	select CPU_PABRT_LEGACY
	select CPU_CACHE_V4WT
	select CPU_CACHE_VIVT
	select CPU_CP15_MMU
	select CPU_COPY_V4WB if MMU
	select CPU_TLB_V4WBI if MMU
	help
	  The ARM922T is a version of the ARM920T, but with smaller
	  instruction and data caches. It is used in Altera's
	  Excalibur XA device family and Micrel's KS8695 Centaur.

	  Say Y if you want support for the ARM922T processor.
	  Otherwise, say N.

# ARM925T
config CPU_ARM925T
 	bool "Support ARM925T processor" if ARCH_OMAP1
	select CPU_32v4T
	select CPU_ABRT_EV4T
	select CPU_PABRT_LEGACY
	select CPU_CACHE_V4WT
	select CPU_CACHE_VIVT
	select CPU_CP15_MMU
	select CPU_COPY_V4WB if MMU
	select CPU_TLB_V4WBI if MMU
 	help
 	  The ARM925T is a mix between the ARM920T and ARM926T, but with
	  different instruction and data caches. It is used in TI's OMAP
 	  device family.

 	  Say Y if you want support for the ARM925T processor.
 	  Otherwise, say N.

# ARM926T
config CPU_ARM926T
	bool "Support ARM926T processor" if ARCH_INTEGRATOR || MACH_REALVIEW_EB
	select CPU_32v5
	select CPU_ABRT_EV5TJ
	select CPU_PABRT_LEGACY
	select CPU_CACHE_VIVT
	select CPU_CP15_MMU
	select CPU_COPY_V4WB if MMU
	select CPU_TLB_V4WBI if MMU
	help
	  This is a variant of the ARM920.  It has slightly different
	  instruction sequences for cache and TLB operations.  Curiously,
	  there is no documentation on it at the ARM corporate website.

	  Say Y if you want support for the ARM926T processor.
	  Otherwise, say N.

# FA526
config CPU_FA526
	bool
	select CPU_32v4
	select CPU_ABRT_EV4
	select CPU_PABRT_LEGACY
	select CPU_CACHE_VIVT
	select CPU_CP15_MMU
	select CPU_CACHE_FA
	select CPU_COPY_FA if MMU
	select CPU_TLB_FA if MMU
	help
	  The FA526 is a version of the ARMv4 compatible processor with
	  Branch Target Buffer, Unified TLB and cache line size 16.

	  Say Y if you want support for the FA526 processor.
	  Otherwise, say N.

# ARM940T
config CPU_ARM940T
	bool "Support ARM940T processor" if ARCH_INTEGRATOR
	depends on !MMU
	select CPU_32v4T
	select CPU_ABRT_NOMMU
	select CPU_PABRT_LEGACY
	select CPU_CACHE_VIVT
	select CPU_CP15_MPU
	help
	  ARM940T is a member of the ARM9TDMI family of general-
	  purpose microprocessors with MPU and separate 4KB
	  instruction and 4KB data cases, each with a 4-word line
	  length.

	  Say Y if you want support for the ARM940T processor.
	  Otherwise, say N.

# ARM946E-S
config CPU_ARM946E
	bool "Support ARM946E-S processor" if ARCH_INTEGRATOR
	depends on !MMU
	select CPU_32v5
	select CPU_ABRT_NOMMU
	select CPU_PABRT_LEGACY
	select CPU_CACHE_VIVT
	select CPU_CP15_MPU
	help
	  ARM946E-S is a member of the ARM9E-S family of high-
	  performance, 32-bit system-on-chip processor solutions.
	  The TCM and ARMv5TE 32-bit instruction set is supported.

	  Say Y if you want support for the ARM946E-S processor.
	  Otherwise, say N.

# ARM1020 - needs validating
config CPU_ARM1020
	bool "Support ARM1020T (rev 0) processor" if ARCH_INTEGRATOR
	select CPU_32v5
	select CPU_ABRT_EV4T
	select CPU_PABRT_LEGACY
	select CPU_CACHE_V4WT
	select CPU_CACHE_VIVT
	select CPU_CP15_MMU
	select CPU_COPY_V4WB if MMU
	select CPU_TLB_V4WBI if MMU
	help
	  The ARM1020 is the 32K cached version of the ARM10 processor,
	  with an addition of a floating-point unit.

	  Say Y if you want support for the ARM1020 processor.
	  Otherwise, say N.

# ARM1020E - needs validating
config CPU_ARM1020E
	bool "Support ARM1020E processor" if ARCH_INTEGRATOR
	select CPU_32v5
	select CPU_ABRT_EV4T
	select CPU_PABRT_LEGACY
	select CPU_CACHE_V4WT
	select CPU_CACHE_VIVT
	select CPU_CP15_MMU
	select CPU_COPY_V4WB if MMU
	select CPU_TLB_V4WBI if MMU
	depends on n

# ARM1022E
config CPU_ARM1022
	bool "Support ARM1022E processor" if ARCH_INTEGRATOR
	select CPU_32v5
	select CPU_ABRT_EV4T
	select CPU_PABRT_LEGACY
	select CPU_CACHE_VIVT
	select CPU_CP15_MMU
	select CPU_COPY_V4WB if MMU # can probably do better
	select CPU_TLB_V4WBI if MMU
	help
	  The ARM1022E is an implementation of the ARMv5TE architecture
	  based upon the ARM10 integer core with a 16KiB L1 Harvard cache,
	  embedded trace macrocell, and a floating-point unit.

	  Say Y if you want support for the ARM1022E processor.
	  Otherwise, say N.

# ARM1026EJ-S
config CPU_ARM1026
	bool "Support ARM1026EJ-S processor" if ARCH_INTEGRATOR
	select CPU_32v5
	select CPU_ABRT_EV5T # But need Jazelle, but EV5TJ ignores bit 10
	select CPU_PABRT_LEGACY
	select CPU_CACHE_VIVT
	select CPU_CP15_MMU
	select CPU_COPY_V4WB if MMU # can probably do better
	select CPU_TLB_V4WBI if MMU
	help
	  The ARM1026EJ-S is an implementation of the ARMv5TEJ architecture
	  based upon the ARM10 integer core.

	  Say Y if you want support for the ARM1026EJ-S processor.
	  Otherwise, say N.

# SA110
config CPU_SA110
	bool "Support StrongARM(R) SA-110 processor" if ARCH_RPC
	select CPU_32v3 if ARCH_RPC
	select CPU_32v4 if !ARCH_RPC
	select CPU_ABRT_EV4
	select CPU_PABRT_LEGACY
	select CPU_CACHE_V4WB
	select CPU_CACHE_VIVT
	select CPU_CP15_MMU
	select CPU_COPY_V4WB if MMU
	select CPU_TLB_V4WB if MMU
	help
	  The Intel StrongARM(R) SA-110 is a 32-bit microprocessor and
	  is available at five speeds ranging from 100 MHz to 233 MHz.
	  More information is available at
	  <http://developer.intel.com/design/strong/sa110.htm>.

	  Say Y if you want support for the SA-110 processor.
	  Otherwise, say N.

# SA1100
config CPU_SA1100
	bool
	select CPU_32v4
	select CPU_ABRT_EV4
	select CPU_PABRT_LEGACY
	select CPU_CACHE_V4WB
	select CPU_CACHE_VIVT
	select CPU_CP15_MMU
	select CPU_TLB_V4WB if MMU

# XScale
config CPU_XSCALE
	bool
	select CPU_32v5
	select CPU_ABRT_EV5T
	select CPU_PABRT_LEGACY
	select CPU_CACHE_VIVT
	select CPU_CP15_MMU
	select CPU_TLB_V4WBI if MMU

# XScale Core Version 3
config CPU_XSC3
	bool
	select CPU_32v5
	select CPU_ABRT_EV5T
	select CPU_PABRT_LEGACY
	select CPU_CACHE_VIVT
	select CPU_CP15_MMU
	select CPU_TLB_V4WBI if MMU
	select IO_36

# Marvell PJ1 (Mohawk)
config CPU_MOHAWK
	bool
	select CPU_32v5
	select CPU_ABRT_EV5T
	select CPU_PABRT_LEGACY
	select CPU_CACHE_VIVT
	select CPU_CP15_MMU
	select CPU_TLB_V4WBI if MMU
	select CPU_COPY_V4WB if MMU

# Feroceon
config CPU_FEROCEON
	bool
	select CPU_32v5
	select CPU_ABRT_EV5T
	select CPU_PABRT_LEGACY
	select CPU_CACHE_VIVT
	select CPU_CP15_MMU
	select CPU_COPY_FEROCEON if MMU
	select CPU_TLB_FEROCEON if MMU

config CPU_FEROCEON_OLD_ID
	bool "Accept early Feroceon cores with an ARM926 ID"
	depends on CPU_FEROCEON && !CPU_ARM926T
	default y
	help
	  This enables the usage of some old Feroceon cores
	  for which the CPU ID is equal to the ARM926 ID.
	  Relevant for Feroceon-1850 and early Feroceon-2850.

choice
	prompt "Marvell Sheeva CPU Architecture"
	default CPU_SHEEVA_PJ4B_V7

config CPU_SHEEVA_PJ4B_V6
	bool "Support Sheeva processor in V6 mode" if ARCH_ARMADA_XP
	select CPU_V6
	select CPU_32v6K
	select CPU_V6K
	select DMA_CACHE_RWFO if SMP

config CPU_SHEEVA_PJ4B_V7
	bool "Support Sheeva processor in V7 mode" if ARCH_ARMADA_XP || ARCH_ARMADA370
	select CPU_V7

endchoice
	  
# Marvell PJ4
config CPU_PJ4
	bool
	select CPU_V7
	select ARM_THUMBEE

# ARMv6
config CPU_V6
	bool "Support ARM V6 processor" if ARCH_INTEGRATOR || MACH_REALVIEW_EB || MACH_REALVIEW_PBX
	select CPU_32v6
	select CPU_ABRT_EV6
	select CPU_PABRT_V6
	select CPU_CACHE_V6
	select CPU_CACHE_VIPT
	select CPU_CP15_MMU
	select CPU_HAS_ASID if MMU
	select CPU_COPY_V6 if MMU
	select CPU_TLB_V6 if MMU

# ARMv6k
config CPU_V6K
	bool "Support ARM V6K processor" if ARCH_INTEGRATOR || MACH_REALVIEW_EB || MACH_REALVIEW_PBX
	select CPU_32v6
	select CPU_32v6K
	select CPU_ABRT_EV6
	select CPU_PABRT_V6
	select CPU_CACHE_V6
	select CPU_CACHE_VIPT
	select CPU_CP15_MMU
	select CPU_HAS_ASID if MMU
	select CPU_COPY_V6 if MMU
	select CPU_TLB_V6 if MMU

# ARMv7
config CPU_V7
	bool "Support ARM V7 processor" if ARCH_INTEGRATOR || MACH_REALVIEW_EB || MACH_REALVIEW_PBX
	select CPU_32v6K
	select CPU_32v7
	select CPU_ABRT_EV7
	select CPU_PABRT_V7
	select CPU_CACHE_V7
	select CPU_CACHE_VIPT
	select CPU_CP15_MMU
	select CPU_HAS_ASID if MMU
	select CPU_COPY_V6 if MMU
	select CPU_TLB_V7 if MMU

# Figure out what processor architecture version we should be using.
# This defines the compiler instruction set which depends on the machine type.
config CPU_32v3
	bool
	select TLS_REG_EMUL if SMP || !MMU
	select NEEDS_SYSCALL_FOR_CMPXCHG if SMP
	select CPU_USE_DOMAINS if MMU

config CPU_32v4
	bool
	select TLS_REG_EMUL if SMP || !MMU
	select NEEDS_SYSCALL_FOR_CMPXCHG if SMP
	select CPU_USE_DOMAINS if MMU

config CPU_32v4T
	bool
	select TLS_REG_EMUL if SMP || !MMU
	select NEEDS_SYSCALL_FOR_CMPXCHG if SMP
	select CPU_USE_DOMAINS if MMU

config CPU_32v5
	bool
	select TLS_REG_EMUL if SMP || !MMU
	select NEEDS_SYSCALL_FOR_CMPXCHG if SMP
	select CPU_USE_DOMAINS if MMU

config CPU_32v6
	bool
	select TLS_REG_EMUL if !CPU_32v6K && !MMU
	select CPU_USE_DOMAINS if CPU_V6 && MMU

config CPU_32v6K
	bool

config CPU_32v7
	bool

# The abort model
config CPU_ABRT_NOMMU
	bool

config CPU_ABRT_EV4
	bool

config CPU_ABRT_EV4T
	bool

config CPU_ABRT_LV4T
	bool

config CPU_ABRT_EV5T
	bool

config CPU_ABRT_EV5TJ
	bool

config CPU_ABRT_EV6
	bool

config CPU_ABRT_EV7
	bool

config CPU_PABRT_LEGACY
	bool

config CPU_PABRT_V6
	bool

config CPU_PABRT_V7
	bool

# The cache model
config CPU_CACHE_V3
	bool

config CPU_CACHE_V4
	bool

config CPU_CACHE_V4WT
	bool

config CPU_CACHE_V4WB
	bool

config CPU_CACHE_V6
	bool

config CPU_CACHE_V7
	bool

config CPU_CACHE_VIVT
	bool

config CPU_CACHE_VIPT
	bool

config CPU_CACHE_FA
	bool

if MMU
# The copy-page model
config CPU_COPY_V3
	bool

config CPU_COPY_V4WT
	bool

config CPU_COPY_V4WB
	bool

config CPU_COPY_FEROCEON
	bool

config CPU_COPY_FA
	bool

config CPU_COPY_V6
	bool

# This selects the TLB model
config CPU_TLB_V3
	bool
	help
	  ARM Architecture Version 3 TLB.

config CPU_TLB_V4WT
	bool
	help
	  ARM Architecture Version 4 TLB with writethrough cache.

config CPU_TLB_V4WB
	bool
	help
	  ARM Architecture Version 4 TLB with writeback cache.

config CPU_TLB_V4WBI
	bool
	help
	  ARM Architecture Version 4 TLB with writeback cache and invalidate
	  instruction cache entry.

config CPU_TLB_FEROCEON
	bool
	help
	  Feroceon TLB (v4wbi with non-outer-cachable page table walks).

config CPU_TLB_FA
	bool
	help
	  Faraday ARM FA526 architecture, unified TLB with writeback cache
	  and invalidate instruction cache entry. Branch target buffer is
	  also supported.

config CPU_TLB_V6
	bool

config CPU_TLB_V7
	bool

config VERIFY_PERMISSION_FAULT
	bool
endif

config CPU_HAS_ASID
	bool
	help
	  This indicates whether the CPU has the ASID register; used to
	  tag TLB and possibly cache entries.

config CPU_CP15
	bool
	help
	  Processor has the CP15 register.

config CPU_CP15_MMU
	bool
	select CPU_CP15
	help
	  Processor has the CP15 register, which has MMU related registers.

config CPU_CP15_MPU
	bool
	select CPU_CP15
	help
	  Processor has the CP15 register, which has MPU related registers.

config CPU_USE_DOMAINS
	bool
	help
	  This option enables or disables the use of domain switching
	  via the set_fs() function.

#
# CPU supports 36-bit I/O
#
config IO_36
	bool

comment "Processor Features"

config ARM_LPAE
	bool "Support for the Large Physical Address Extension"
	depends on MMU && CPU_V7
	help
	  Say Y if you have an ARMv7 processor supporting the LPAE page table
	  format and you would like to access memory beyond the 4GB limit.

config ARCH_PHYS_ADDR_T_64BIT
	def_bool ARM_LPAE

config ARCH_DMA_ADDR_T_64BIT
	def_bool ARM_LPAE

config ARM_THUMB
	bool "Support Thumb user binaries"
	depends on CPU_ARM720T || CPU_ARM740T || CPU_ARM920T || CPU_ARM922T || CPU_ARM925T || CPU_ARM926T || CPU_ARM940T || CPU_ARM946E || CPU_ARM1020 || CPU_ARM1020E || CPU_ARM1022 || CPU_ARM1026 || CPU_XSCALE || CPU_XSC3 || CPU_MOHAWK || CPU_V6 || CPU_V6K || CPU_V7 || CPU_FEROCEON
	default y
	help
	  Say Y if you want to include kernel support for running user space
	  Thumb binaries.

	  The Thumb instruction set is a compressed form of the standard ARM
	  instruction set resulting in smaller binaries at the expense of
	  slightly less efficient code.

	  If you don't know what this all is, saying Y is a safe choice.

config ARM_THUMBEE
	bool "Enable ThumbEE CPU extension"
	depends on CPU_V7
	help
	  Say Y here if you have a CPU with the ThumbEE extension and code to
	  make use of it. Say N for code that can run on CPUs without ThumbEE.

config SWP_EMULATE
	bool "Emulate SWP/SWPB instructions"
	depends on !CPU_USE_DOMAINS && CPU_V7
	select HAVE_PROC_CPU if PROC_FS
	default y if SMP
	help
	  ARMv6 architecture deprecates use of the SWP/SWPB instructions.
	  ARMv7 multiprocessing extensions introduce the ability to disable
	  these instructions, triggering an undefined instruction exception
	  when executed. Say Y here to enable software emulation of these
	  instructions for userspace (not kernel) using LDREX/STREX.
	  Also creates /proc/cpu/swp_emulation for statistics.

	  In some older versions of glibc [<=2.8] SWP is used during futex
	  trylock() operations with the assumption that the code will not
	  be preempted. This invalid assumption may be more likely to fail
	  with SWP emulation enabled, leading to deadlock of the user
	  application.

	  NOTE: when accessing uncached shared regions, LDREX/STREX rely
	  on an external transaction monitoring block called a global
	  monitor to maintain update atomicity. If your system does not
	  implement a global monitor, this option can cause programs that
	  perform SWP operations to uncached memory to deadlock.

	  If unsure, say Y.

config CPU_BIG_ENDIAN
	bool "Build big-endian kernel"
	depends on ARCH_SUPPORTS_BIG_ENDIAN
	help
	  Say Y if you plan on running a kernel in big-endian mode.
	  Note that your board must be properly built and your board
	  port must properly enable any big-endian related features
	  of your chipset/board/processor.

config CPU_ENDIAN_BE8
	bool "Support BE8 Mode"
	depends on CPU_BIG_ENDIAN
	default CPU_V6 || CPU_V6K || CPU_V7
	help
	  Support for the BE-8 (big-endian) mode on ARMv6 and ARMv7 processors.

config CPU_ENDIAN_BE32
	bool "Support BE32 Mode"
	depends on CPU_BIG_ENDIAN
	default !CPU_ENDIAN_BE8
	help
	  Support for the BE-32 (big-endian) mode on pre-ARMv6 processors.

config BE8_ON_LE
	bool "Run BE8 kernel on a little endian machine"
	depends on CPU_V6 || CPU_V7
	select CPU_BIG_ENDIAN
	help
	  Run BE8 kernel on a little endian machine.
	  
config CPU_HIGH_VECTOR
	depends on !MMU && CPU_CP15 && !CPU_ARM740T
	bool "Select the High exception vector"
	help
	  Say Y here to select high exception vector(0xFFFF0000~).
	  The exception vector can be vary depending on the platform
	  design in nommu mode. If your platform needs to select
	  high exception vector, say Y.
	  Otherwise or if you are unsure, say N, and the low exception
	  vector (0x00000000~) will be used.

config CPU_ICACHE_DISABLE
	bool "Disable I-Cache (I-bit)"
	depends on CPU_CP15 && !(CPU_ARM610 || CPU_ARM710 || CPU_ARM720T || CPU_ARM740T || CPU_XSCALE || CPU_XSC3)
	help
	  Say Y here to disable the processor instruction cache. Unless
	  you have a reason not to or are unsure, say N.

config CPU_DCACHE_DISABLE
	bool "Disable D-Cache (C-bit)"
	depends on CPU_CP15
	help
	  Say Y here to disable the processor data cache. Unless
	  you have a reason not to or are unsure, say N.

config CPU_DCACHE_SIZE
	hex
	depends on CPU_ARM740T || CPU_ARM946E
	default 0x00001000 if CPU_ARM740T
	default 0x00002000 # default size for ARM946E-S
	help
	  Some cores are synthesizable to have various sized cache. For
	  ARM946E-S case, it can vary from 0KB to 1MB.
	  To support such cache operations, it is efficient to know the size
	  before compile time.
	  If your SoC is configured to have a different size, define the value
	  here with proper conditions.

config CPU_DCACHE_WRITETHROUGH
	bool "Force write through D-cache"
	depends on (CPU_ARM740T || CPU_ARM920T || CPU_ARM922T || CPU_ARM925T || CPU_ARM926T || CPU_ARM940T || CPU_ARM946E || CPU_ARM1020 || CPU_FA526) && !CPU_DCACHE_DISABLE
	default y if CPU_ARM925T
	help
	  Say Y here to use the data cache in writethrough mode. Unless you
	  specifically require this or are unsure, say N.

config CPU_CACHE_ROUND_ROBIN
	bool "Round robin I and D cache replacement algorithm"
	depends on (CPU_ARM926T || CPU_ARM946E || CPU_ARM1020) && (!CPU_ICACHE_DISABLE || !CPU_DCACHE_DISABLE)
	help
	  Say Y here to use the predictable round-robin cache replacement
	  policy.  Unless you specifically require this or are unsure, say N.

config CPU_BPREDICT_DISABLE
	bool "Disable branch prediction"
	depends on CPU_ARM1020 || CPU_V6 || CPU_V6K || CPU_MOHAWK || CPU_XSC3 || CPU_V7 || CPU_FA526
	help
	  Say Y here to disable branch prediction.  If unsure, say N.

config TLS_REG_EMUL
	bool
	help
	  An SMP system using a pre-ARMv6 processor (there are apparently
	  a few prototypes like that in existence) and therefore access to
	  that required register must be emulated.

config NEEDS_SYSCALL_FOR_CMPXCHG
	bool
	help
	  SMP on a pre-ARMv6 processor?  Well OK then.
	  Forget about fast user space cmpxchg support.
	  It is just not possible.

config DMA_CACHE_RWFO
	bool "Enable read/write for ownership DMA cache maintenance"
	depends on CPU_V6K && SMP
	default y
	help
	  The Snoop Control Unit on ARM11MPCore does not detect the
	  cache maintenance operations and the dma_{map,unmap}_area()
	  functions may leave stale cache entries on other CPUs. By
	  enabling this option, Read or Write For Ownership in the ARMv6
	  DMA cache maintenance functions is performed. These LDR/STR
	  instructions change the cache line state to shared or modified
	  so that the cache operation has the desired effect.

	  Note that the workaround is only valid on processors that do
	  not perform speculative loads into the D-cache. For such
	  processors, if cache maintenance operations are not broadcast
	  in hardware, other workarounds are needed (e.g. cache
	  maintenance broadcasting in software via FIQ).

config SMP_ENABLE_LAZY_FLUSH
	bool "Enable lazy flush for v6 smp"
	depends on CPU_V6 && SMP
	default y
	help
	  Enable the lazy flush when calling flush_dcache_page() for smp
	  v6 mode where cache maintenance breadcasting done in sotfware.

config OUTER_CACHE
	bool

config OUTER_CACHE_SYNC
	bool
	help
	  The outer cache has a outer_cache_fns.sync function pointer
	  that can be used to drain the write buffer of the outer cache.

config CACHE_FEROCEON_L2
	bool "Enable the Feroceon L2 cache controller"
	depends on ARCH_KIRKWOOD || ARCH_MV78XX0 || ARCH_FEROCEON_KW
	default y
	select OUTER_CACHE
	help
	  This option enables the Feroceon L2 cache controller.

config ARM_ARMV5_L2_CACHE_COHERENCY_FIX
	bool "Enable L2 coherency problem fix on ARMv5"
	depends on OUTER_CACHE && CPU_CACHE_VIVT
	default y
	help
	  Fixes coherency problems on ARM systems that have
	  a non-disableable VIVT L1 cache and a PIPT L2 one.

config ARM_MARVELL_BSP_MM_ADD_API_FOR_DMA
	bool "add mm API for DMA to vmalloc/vmap areas"
	default n
	help
		add mm API for DMA to vmalloc/vmap areas
		Marvell add it from http://kerneltrap.org/mailarchive/linux-fsdevel/2009/9/17/6427443/thread
		Please do not enable this unless you know what you do.

config CACHE_FEROCEON_L2_WRITETHROUGH
	bool "Force Feroceon L2 cache write through"
	depends on CACHE_FEROCEON_L2
	help
	  Say Y here to use the Feroceon L2 cache in writethrough mode.
	  Unless you specifically require this, say N for writeback mode.

config SHEEVA_ERRATA_ARM_CPU_4742
	bool "Sheeva Errata 4742: Enable sync barriers after WFI idle"
	depends on CPU_SHEEVA_PJ4B_V6 || CPU_SHEEVA_PJ4B_V7
	help
	  When coming out of WFI IDLE state, a specific timing sensitivity exists
	  between the retiring WFI instruction and the newly issued subsequent 
	  instructions. This sensitivity can result in a CPU hang scenario.
	  WA: The software must insert either a Data Synchronization Barrier (DSB)
	  or Data Memory Barrier (DMB) command immediately after the WFI instruction.

config SHEEVA_ERRATA_ARM_CPU_4786
	bool "Sheeva Errata 4786: Disable coprocessor dual issue mode"
	depends on (CPU_SHEEVA_PJ4B_V6 || CPU_SHEEVA_PJ4B_V7) && ARM_THUMB && VFP
	help
	  If the last instruction inside a Thumb IT block is a branch, and the
	  following instruction is a VFP instruction, the logic may incorrectly
	  dual-issue the VFP instruction along with the branch instruction. This
	  causes the VFP instruction to be executed, even though the branch 
	  instruction may be taken.
	  WA: Set the CP15 coprocessor dual-issue disable bit in the Auxiliary
	  Debug Modes Control 0 register (bit[15]). This setting disables the
	  dual-issuing of VFP instructions before entering an IT block.

config SHEEVA_ERRATA_ARM_CPU_5315
	bool "Sheeva Errata 5315: Disable Data Speculative prefetch from MBU/LSU"
	depends on CPU_SHEEVA_PJ4B_V6 || CPU_SHEEVA_PJ4B_V7
	default n
	help
	  When a PLD instruction is used as a memory hint, using a fast load
	  bypass (load data is used as the address for a subsequent memory access)
	  can result in data corruption.
	  WA: Do not operate in Speculative mode

config SHEEVA_ERRATA_ARM_CPU_4413
	bool "Sheeva Errata 4413: Add SB before L1 Invalidate by MVA"
	depends on CPU_SHEEVA_PJ4B_V6 || CPU_SHEEVA_PJ4B_V7
	help
	  Potentially, invalidates by a Modified Virtual Address (MVA) entry can
	  cause lines to fill into the L1 cache in an "intermediate" state without
	  the lines being subsequently updated to a valid state. As a result, a 
	  subsequent "multi-hit" scenario and potential data corruption can occur
	  when a future operation allocates the same address to a separate line.
	  WA: The Invalidate by MVA operation (or sequence of MVA operations) must
	  be preceded by a barrier to ensure that the preceding pre-condition for
	  the cache miss is completed.

config SHEEVA_ERRATA_ARM_CPU_4659
	bool "Sheeva Errata 4659: Add ISB following L1 I$ Invalidate by MVA"
	depends on CPU_SHEEVA_PJ4B_V6 || CPU_SHEEVA_PJ4B_V7
	help
	  I-Cache maintenance by using an MVA command can cause other instructions
	  in I-Fetch to be executed twice.
	  WA: Follow I-Cache maintenance by an MVA command with an Instruction 
	  Synchronization Barrier (ISB) instruction. This instruction flushes the
	  pipeline after the maintenance operation, deleting any double-instructions.

config SHEEVA_ERRATA_ARM_CPU_5114
	bool "Sheeva Errata 5114: Force all MMU pages to be Shared"
	depends on CPU_SHEEVA_PJ4B_V6 && AURORA_IO_CACHE_COHERENCY
	help
	  When a non-shared line fill request causes a shared cacheable eviction
	  in close proximity to an incoming snoop to the victim line, the incoming
	  snoop can incorrectly miss and result in data corruption.
	  WA: When using cacheable shared memory, set all memory pages/descriptors
	  to be shared in the Translation Table Base Register 0

config SHEEVA_ERRATA_ARM_CPU_4611
	bool "Sheeva Errata 4611: Preceed every L1 Clean operation with DSB"
	depends on CPU_SHEEVA_PJ4B_V6 || CPU_SHEEVA_PJ4B_V7
	help
	  A CP15 clean operation can result in a dead lock state if it is hit by
	  an incoming snoop evento.
	  WA: Before any CP15 clean type operation in Cache Coherency mode, issue
	  a Data Memory Barrier (DMB) or a Data Synchronization Barrier (DSB)
	  instruction.

config SHEEVA_ERRATA_ARM_CPU_BTS61
	bool "Sheeva Errata BTS61: Disable WFI and WFE instructions in SMP or Coherent systems"
	depends on (CPU_SHEEVA_PJ4B_V6 || CPU_SHEEVA_PJ4B_V7) && (SMP || AURORA_IO_CACHE_COHERENCY)
	help
	  When the CPU is set to WFI mode in the system with a Snoop command, a
	  snoop response may not occur and that will cause a system hang.
	  WA: Do not use the WFI mode in SMP/coherent systems.

config SHEEVA_ERRATA_ARM_CPU_4948
	bool "Sheeva Errata 4948: Disable L0 cache"
	depends on CPU_SHEEVA_PJ4B_V6 || CPU_SHEEVA_PJ4B_V7
	default n
	help
	  In a very rare case, the core can fail to observe the correct data
	  as follows:
	    1. After a first load, a second load operation to the same address
	       occurs, and an invalidate snoop to the same line is arbitrated
	       between both reads.
	    2. The core may observe the old data for the second read, while the
	       first load got the new data laying in this address.
	    3. A third load to the same address will see the new data.
	  WA: This event can occur when the first load access crosses a cache
	  line boundary (i.e., unaligned access). If it does occur, L0 data
	  cache can be disabled

config SHEEVA_ERRATA_ARM_CPU_6409

        bool "Sheeva Errata 6409: Processor may execute incorrect instructions when two ARM-mode conditional branches are back-toback and double-word-aligned"
        depends on  CPU_SHEEVA_PJ4B_V7 && (ARMADA_XP_REV_A0 || ARMADA_XP_A0_WITH_B0)
        default y
        help
	In a certain rare case the processor will evaluate a branch incorrectly leading to incorrect execution of instructions.
	The bug occurs when the static predictor is incorrectly applied to a branch instruction when a dynamic predictor
	predicts that a branch should not be taken
	Workaround:
		To avoid this bug with minimal performance impact, the static branch predictor can be disabled by writing a "0" to bit[2]
		of the Auxiliary Debug Modes Control Register as follows:
		mrc p15, 1, r0, c15, c1, 1
		bic r0, r0, 0x4; disable static prediction
		mcr p15, 1, r0, c15, c1, 1

config SHEEVA_ERRATA_ARM_CPU_5980

        bool "Sheeva Errata 5980: Ordering Issues associated with Streaming device write"
        depends on  CPU_SHEEVA_PJ4B_V7 && (ARMADA_XP_REV_A0 || ARMADA_XP_A0_WITH_B0)
	default y
        help
	A stream of device writes are performed with the same AXI ID, followed by a write-back, write-allocate cacheable
	exclusive write that has the same AXI ID.  There is an issue with the System L2 AXI logic that allows the response of
	the exclusive write to return with EXOK prior to the response of all of the devices.
	WA:
		Disable the device write streaming capability.  This can be done by:
		;; use read/modify/write
		;; set bit 29 to .1. (default is 0)
		MCR p15, 1, <Rd>, c15, c1,2

config SHEEVA_ERRATA_ARM_CPU_6043

        bool "Sheeva Errata 6043: clean operations can cause victim data to be written out of order"
        depends on  CPU_SHEEVA_PJ4B_V7 && (ARMADA_XP_REV_A0 || ARMADA_XP_A0_WITH_B0)
        default y
        help
		Cache maintenance clean operations leave the L1 in a "right to modify" state.  If a clean operation is stalled due to the
		memory buffers being full, another store transaction to the same address in L1 can occur, leaving the line in a dirty
		state.  At this time, if a separate request causes this newly modified line to get evicted, there is a scenario where the
		more recently modified data can be written out to memory ahead of the original cache maintenance clean operation's
		data, resulting in data corruption.
		Workaround:
		 Note the failure is very rare, and more likely to occur when multiple ways of the L1 cache are locked, increasing the
		victim traffic.
		One possible workaround is to replace "Clean" with "Clean & Invalidate" operations.
		Alternatively, if a DMB or DSB instruction is issued after completing a group of clean operations (before executing any
		stores to the cleaned lines), the issue also cannot occur.

config SHEEVA_ERRATA_ARM_CPU_6075

        bool "Sheeva Errata 6075: Barriers fail to enforce ordering among pended loads to non-cacheable memory"
        depends on  CPU_SHEEVA_PJ4B_V7 && (ARMADA_XP_REV_A0 || ARMADA_XP_A0_WITH_B0)
        default y
        help
		When a DMB or DSB is used, the architecture requires that the barrier order explicit memory accesses from before the
		barrier to ones after the barrier.  Because non-cacheable accesses are permitted to pend to the memory buffers, there
		exists a rare scenario where the prescribed ordering is not honored.  Consider the following multiprocessor example:
		Processor 0:
		STR Data
		DMB
		STR Flag
		Processor 1:
		LDR Unrelated
		LDR Flag
		DMB
		LDR Data ; Data & Unrelated in same non-cacheable chunk
		In the above scenario, the LDR Data happens to pend and return the stale (prior to Flag update by Processor 0)
		version of data.
		Workaround
		This issue can be avoided by replacing a DMB with a DSB SYS.

config SHEEVA_ERRATA_ARM_CPU_6076

        bool "Sheeva Errata 6076: Multiple writeback entries hit by snoops can result in data corruption"
        depends on  CPU_SHEEVA_PJ4B_V7 && (ARMADA_XP_REV_A0 || ARMADA_XP_A0_WITH_B0)
        default y
        help
		In a rare case where a L1 cache eviction (either a WriteEvict or WriteBack) is allocated concurrently with a previous
		WriteClean request to the same address (as the result of a cache maintenance clean operation), both sets of victim
		data can be hit by an incoming snoop.  Under a specific scenario, this may result in the WriteBack actually being
		considered complete.  A future fetch to memory can then potentially read stale data prior to the writeback occurring.
		Workaround
		Replacing all clean cache maintenance operations with clean & invalidate will avoid the issue
		NOTE: This errata is rare and was hit in a scenario where 7/8 ways of the L1 cache were locked to force additional L1
		cache evictions to the same address.  If L1 locking is not used, this bug is unlikely to occur.
		Fix
		-
config SHEEVA_ERRATA_ARM_CPU_6136

        bool "Sheeva Errata 6136: Base value gets corrupted after a page-crossing, boundary-crossing Load-Store-Multiple (LDSTM)"
        depends on  CPU_SHEEVA_PJ4B_V7 && (ARMADA_XP_REV_A0 || ARMADA_XP_A0_WITH_B0)
        default y
        help
	The scenario required to hit the bug starts with an LDM which is a cross-boundary, cross-page address.  The first part
	hits in the cache, while the second part suffers an MMU fault.  Under this scenario, the source register does not get
	restored after the fault occurs, causing data corruption.  NOTE: This can only happen on an LDM whose source is also
	one of the destinations.  This can also only happen if the LDM has two destination registers in the register list.
	Workaround
	Set the "ldstm_first Two Sgl" bit[12] in the Auxiliary Debug Modes Control 0 Register.  This effectively forces the first
	issue of a LDSTM to be a single word, avoiding the buggy condition.

config SHEEVA_ERRATA_ARM_CPU_6124

        bool "Sheeva Errata 6124: Clean operation might cause data corruption"
        depends on  CPU_SHEEVA_PJ4B_V7 && (ARMADA_XP_REV_B0 || ARMADA_XP_A0_WITH_B0)
        default y
        help
		Clean operation might cause data corruption
		Workaround:
		Replace "Clean" with "Clean & Invalidate" operations.

config SHEEVA_ERRATA_ARM_CPU_PMU_RESET
	bool "Sheeva Errata CPU Performance counters reset"
	depends on CPU_SHEEVA_PJ4B_V6 || CPU_SHEEVA_PJ4B_V7
	help
	  CPU Performance counters are not reset by writing '1' to Performance
	  Monitor Control register bit 2 as expected.
	  WA: Write 0 and then 1 to bit 2 in Performance Monitor Control register.

config SHEEVA_ERRATA_ARM_CPU_ADD_DELAY_FOR_STOP_MACHINE
	bool "stop_machine function can livelock"
	depends on CPU_V6 && SMP
	default y
	help
	  add delay when polling the stop_machine state.

config SHEEVA_ERRATA_ARM_CPU_ADD_DELAY_FOR_STREX
	bool "Spinlocks using LDREX and STREX instructions can livelock"
	depends on CPU_V6 && SMP
	default n
	help
	  add delay after strex.

config SHEEVA_DEEP_IDLE
	bool "Enable CPU/L2 Deep Idle Power Management"
	depends on (ARCH_ARMADA_XP || ARCH_ARMADA370) && CPU_IDLE

config CPU_FREQ_ARMADA_XP
	bool "Enable CPU frequency scaling"
	depends on ARCH_ARMADA_XP && CPU_FREQ

config STANDBY_UART_WAKE
	bool "Enable wake up from standby by UART"
	depends on ARCH_ARMADA_XP && CPU_IDLE && HOTPLUG_CPU

config ARMADA_DEEP_IDLE_SAVE_WINDOWS_STATE
	bool "Enable saving of the cpus windows state"
	default y
	depends on SHEEVA_DEEP_IDLE && ARCH_ARMADA370

config ARMADA_DEEP_IDLE_UNMASK_INTS_WA
	bool "Enable deepIdle workaround for regret mode"
	default y
	depends on SHEEVA_DEEP_IDLE && ARCH_ARMADA370

config ARMADA_DEEP_IDLE_SUPPORT_DRAM_SR
	bool "Enable DDR Self-Refresh in Deep-Idle"
	default n
	depends on SHEEVA_DEEP_IDLE && ARCH_ARMADA370

config ARMADA_DEEP_IDLE_SUPPORT_FAST_EXIT
	bool "Enable Fast Exit from Deep-Idle"
	default y
	depends on SHEEVA_DEEP_IDLE && ARCH_ARMADA370
	help
	  Enable fast exit from Deep-Idle by using a reserved block in crypto engine SRAM.

config CACHE_AURORA_L2
	bool "Enable Marvell Aurora L2 cache controller"
	depends on ARCH_ARMADA_XP || ARCH_ARMADA370
	default y
    select OUTER_CACHE if ARCH_ARMADA370
	help
	  This option enables the Marvell Aurora L2 cache controller.

config AURORA_L2_PT_WALK
	bool "Enable Marvell page table walk in L2 to improve performance"
	depends on CACHE_AURORA_L2
	default y
	help
	  This option enables PTE caching in L2 to improve performance.

config AURORA_L2_OUTER
	bool
	depends on CACHE_AURORA_L2 && (CPU_SHEEVA_PJ4B_V6 || ARMADA_XP_REV_Z1)
	default y
	select OUTER_CACHE
	help
	  This option enables all outer cache operations in V6 mode.

config AURORA_L2_OUTER_WA
        bool "Enable outer cache (L2) WriteAllocate mode as inner cache (L1)"
        depends on CACHE_AURORA_L2
        default n
        help
          This option enables outer cache (L2) write-allocate in NMRRR mode 7.
          If disabled, the L2 cache will be WB no WA.

config AURORA_SF_ENABLED
        bool "Enable Marvell Aurora Snoop Filter "
        depends on CPU_SHEEVA_PJ4B_V7 && (ARMADA_XP_REV_A0 || ARMADA_XP_A0_WITH_B0 || ARMADA_XP_REV_B0) && SMP
        default y
        help
          This option enables Snoop Filter feature.

config ENABLE_UNALINGED_ACCESS_FAULT
	bool "Enable S/W handling for Unaligned Access"
	default n
	help
	  This flag enables S/W handling of unaligned access

config AURORA_IO_CACHE_COHERENCY
	bool "Enable Marvell Aurora I/O cache coherency"
	depends on ARCH_ARMADA_XP || ARCH_ARMADA370
	default y
	help
	  This option enables the hardware mechanism for I/O cache coherency.

config CPU_SHEEVA_PJ4B_PMC_ACCESS_IN_USERMODE
	bool "Enabled User mode access for PMC"
	depends on CPU_SHEEVA_PJ4B_V6 || CPU_SHEEVA_PJ4B_V7
	default n
	help
	  Say Y if you allow user mode application to access Performance 
	  Monitor Counter of PJ4 in user mode

config MV_SUPPORT_L2_DEPOSIT
	bool "Support L2 Deposit"
	depends on ARCH_ARMADA_XP
	default n
	help
	  This option enables L2 deposit.

config MV_SUPPORT_64KB_PAGE_SIZE
	bool "Support 64KB page size"
	depends on ARCH_ARMADA_XP || ARCH_ARMADA370
	default n
	help
	  This option enables 64KB pages.

config CACHE_L2X0
	bool "Enable the L2x0 outer cache controller"
	depends on REALVIEW_EB_ARM11MP || MACH_REALVIEW_PB11MP || MACH_REALVIEW_PB1176 || \
		   REALVIEW_EB_A9MP || ARCH_IMX_V6_V7 || MACH_REALVIEW_PBX || \
		   ARCH_NOMADIK || ARCH_OMAP4 || ARCH_EXYNOS4 || ARCH_TEGRA || \
		   ARCH_U8500 || ARCH_VEXPRESS_CA9X4 || ARCH_SHMOBILE || \
		   ARCH_PRIMA2 || ARCH_ZYNQ || ARCH_CNS3XXX || ARCH_HIGHBANK
	default y
	select OUTER_CACHE
	select OUTER_CACHE_SYNC
	help
	  This option enables the L2x0 PrimeCell.

config CACHE_PL310
	bool
	depends on CACHE_L2X0
	default y if CPU_V7 && !(CPU_V6 || CPU_V6K)
	help
	  This option enables optimisations for the PL310 cache
	  controller.

config CACHE_TAUROS2
	bool "Enable the Tauros2 L2 cache controller"
	depends on (ARCH_DOVE || ARCH_MMP || CPU_PJ4)
	default y
	select OUTER_CACHE
	help
	  This option enables the Tauros2 L2 cache controller (as
	  found on PJ1/PJ4).

config CACHE_XSC3L2
	bool "Enable the L2 cache on XScale3"
	depends on CPU_XSC3
	default y
	select OUTER_CACHE
	help
	  This option enables the L2 cache on XScale3.

config ARM_L1_CACHE_SHIFT_6
	bool
	help
	  Setting ARM L1 cache line size to 64 Bytes.

config ARM_L1_CACHE_SHIFT
	int
	default 6 if ARM_L1_CACHE_SHIFT_6
	default 5

config ARM_DMA_MEM_BUFFERABLE
	bool "Use non-cacheable memory for DMA" if (CPU_V6 || CPU_V6K) && !CPU_V7
	depends on !(MACH_REALVIEW_PB1176 || REALVIEW_EB_ARM11MP || \
		     MACH_REALVIEW_PB11MP)
	default y if CPU_V6 || CPU_V6K || CPU_V7
	help
	  Historically, the kernel has used strongly ordered mappings to
	  provide DMA coherent memory.  With the advent of ARMv7, mapping
	  memory with differing types results in unpredictable behaviour,
	  so on these CPUs, this option is forced on.

	  Multiple mappings with differing attributes is also unpredictable
	  on ARMv6 CPUs, but since they do not have aggressive speculative
	  prefetch, no harm appears to occur.

	  However, drivers may be missing the necessary barriers for ARMv6,
	  and therefore turning this on may result in unpredictable driver
	  behaviour.  Therefore, we offer this as an option.

	  You are recommended say 'Y' here and debug any affected drivers.

config ARCH_HAS_BARRIERS
	bool
	help
	  This option allows the use of custom mandatory barriers
	  included via the mach/barriers.h file.
