{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630556542441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630556542441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  2 01:22:22 2021 " "Processing started: Thu Sep  2 01:22:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630556542441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556542441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula -c ula " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556542442 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630556542599 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630556542599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-ula_test " "Found design unit 1: ula-ula_test" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630556552069 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630556552069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630556552119 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "unit ula.vhd(28) " "VHDL Signal Declaration warning at ula.vhd(28): used explicit default value for signal \"unit\" because signal was never assigned a value" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1630556552120 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_CLOCK_50 ula.vhd(49) " "VHDL Process Statement warning at ula.vhd(49): signal \"G_CLOCK_50\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552120 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_CLOCK_50 ula.vhd(62) " "VHDL Process Statement warning at ula.vhd(62): signal \"G_CLOCK_50\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552121 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ula.vhd(106) " "VHDL Process Statement warning at ula.vhd(106): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ula.vhd(107) " "VHDL Process Statement warning at ula.vhd(107): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ula.vhd(108) " "VHDL Process Statement warning at ula.vhd(108): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ula.vhd(112) " "VHDL Process Statement warning at ula.vhd(112): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "h ula.vhd(77) " "VHDL Process Statement warning at ula.vhd(77): inferring latch(es) for signal or variable \"h\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552124 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G_HEX5 ula.vhd(208) " "VHDL Process Statement warning at ula.vhd(208): inferring latch(es) for signal or variable \"G_HEX5\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552125 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G_HEX7 ula.vhd(208) " "VHDL Process Statement warning at ula.vhd(208): inferring latch(es) for signal or variable \"G_HEX7\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552126 "|ula"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "u ula.vhd(313) " "VHDL Variable Declaration warning at ula.vhd(313): used initial value expression for variable \"u\" because variable was never assigned a value" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 313 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1630556552126 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control ula.vhd(316) " "VHDL Process Statement warning at ula.vhd(316): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552126 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"carry\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552127 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c0 ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"c0\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552128 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c1 ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"c1\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552128 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c2 ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"c2\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552128 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[0\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[0\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[1\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[1\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[2\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[2\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[3\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[3\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[4\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[4\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[5\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[5\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[6\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[6\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[0\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[0\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[1\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[1\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[2\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[2\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[3\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[3\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[4\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[4\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[5\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[5\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[6\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[6\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552131 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[2\] ula.vhd(112) " "Inferred latch for \"h\[2\]\" at ula.vhd(112)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552131 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[3\] ula.vhd(112) " "Inferred latch for \"h\[3\]\" at ula.vhd(112)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552131 "|ula"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[6\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[6\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[5\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[5\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[4\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[4\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[3\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[3\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1630556552763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "G_HEX5\[0\]\$latch " "Latch G_HEX5\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA V_SW\[5\] " "Ports D and ENA on the latch are fed by the same signal V_SW\[5\]" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630556552763 ""}  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630556552763 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX2\[1\] GND " "Pin \"G_HEX2\[1\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX5\[1\] GND " "Pin \"G_HEX5\[1\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX5\[2\] GND " "Pin \"G_HEX5\[2\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[0\] VCC " "Pin \"G_HEX7\[0\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[1\] GND " "Pin \"G_HEX7\[1\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[2\] GND " "Pin \"G_HEX7\[2\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[3\] VCC " "Pin \"G_HEX7\[3\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[4\] VCC " "Pin \"G_HEX7\[4\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[5\] VCC " "Pin \"G_HEX7\[5\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[6\] VCC " "Pin \"G_HEX7\[6\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1630556552908 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1630556553019 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1630556554279 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630556554279 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V_BT\[2\] " "No output dependent on input pin \"V_BT\[2\]\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630556554440 "|ula|V_BT[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V_BT\[3\] " "No output dependent on input pin \"V_BT\[3\]\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630556554440 "|ula|V_BT[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1630556554440 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "286 " "Implemented 286 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1630556554440 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1630556554440 ""} { "Info" "ICUT_CUT_TM_LCELLS" "216 " "Implemented 216 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1630556554440 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1630556554440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630556554453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  2 01:22:34 2021 " "Processing ended: Thu Sep  2 01:22:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630556554453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630556554453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630556554453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556554453 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630556542441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630556542441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  2 01:22:22 2021 " "Processing started: Thu Sep  2 01:22:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630556542441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556542441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula -c ula " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556542442 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630556542599 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630556542599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-ula_test " "Found design unit 1: ula-ula_test" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630556552069 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630556552069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630556552119 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "unit ula.vhd(28) " "VHDL Signal Declaration warning at ula.vhd(28): used explicit default value for signal \"unit\" because signal was never assigned a value" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1630556552120 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_CLOCK_50 ula.vhd(49) " "VHDL Process Statement warning at ula.vhd(49): signal \"G_CLOCK_50\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552120 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_CLOCK_50 ula.vhd(62) " "VHDL Process Statement warning at ula.vhd(62): signal \"G_CLOCK_50\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552121 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ula.vhd(106) " "VHDL Process Statement warning at ula.vhd(106): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ula.vhd(107) " "VHDL Process Statement warning at ula.vhd(107): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ula.vhd(108) " "VHDL Process Statement warning at ula.vhd(108): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ula.vhd(112) " "VHDL Process Statement warning at ula.vhd(112): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "h ula.vhd(77) " "VHDL Process Statement warning at ula.vhd(77): inferring latch(es) for signal or variable \"h\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552124 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G_HEX5 ula.vhd(208) " "VHDL Process Statement warning at ula.vhd(208): inferring latch(es) for signal or variable \"G_HEX5\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552125 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G_HEX7 ula.vhd(208) " "VHDL Process Statement warning at ula.vhd(208): inferring latch(es) for signal or variable \"G_HEX7\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552126 "|ula"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "u ula.vhd(313) " "VHDL Variable Declaration warning at ula.vhd(313): used initial value expression for variable \"u\" because variable was never assigned a value" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 313 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1630556552126 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control ula.vhd(316) " "VHDL Process Statement warning at ula.vhd(316): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552126 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"carry\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552127 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c0 ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"c0\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552128 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c1 ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"c1\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552128 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c2 ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"c2\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552128 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[0\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[0\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[1\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[1\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[2\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[2\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[3\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[3\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[4\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[4\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[5\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[5\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[6\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[6\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[0\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[0\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[1\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[1\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[2\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[2\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[3\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[3\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[4\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[4\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[5\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[5\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[6\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[6\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552131 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[2\] ula.vhd(112) " "Inferred latch for \"h\[2\]\" at ula.vhd(112)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552131 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[3\] ula.vhd(112) " "Inferred latch for \"h\[3\]\" at ula.vhd(112)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552131 "|ula"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[6\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[6\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[5\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[5\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[4\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[4\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[3\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[3\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1630556552763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "G_HEX5\[0\]\$latch " "Latch G_HEX5\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA V_SW\[5\] " "Ports D and ENA on the latch are fed by the same signal V_SW\[5\]" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630556552763 ""}  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630556552763 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX2\[1\] GND " "Pin \"G_HEX2\[1\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX5\[1\] GND " "Pin \"G_HEX5\[1\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX5\[2\] GND " "Pin \"G_HEX5\[2\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[0\] VCC " "Pin \"G_HEX7\[0\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[1\] GND " "Pin \"G_HEX7\[1\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[2\] GND " "Pin \"G_HEX7\[2\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[3\] VCC " "Pin \"G_HEX7\[3\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[4\] VCC " "Pin \"G_HEX7\[4\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[5\] VCC " "Pin \"G_HEX7\[5\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[6\] VCC " "Pin \"G_HEX7\[6\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1630556552908 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1630556553019 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1630556554279 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630556554279 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V_BT\[2\] " "No output dependent on input pin \"V_BT\[2\]\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630556554440 "|ula|V_BT[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V_BT\[3\] " "No output dependent on input pin \"V_BT\[3\]\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630556554440 "|ula|V_BT[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1630556554440 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "286 " "Implemented 286 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1630556554440 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1630556554440 ""} { "Info" "ICUT_CUT_TM_LCELLS" "216 " "Implemented 216 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1630556554440 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1630556554440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630556554453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  2 01:22:34 2021 " "Processing ended: Thu Sep  2 01:22:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630556554453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630556554453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630556554453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556554453 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1630556555475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630556555475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  2 01:22:35 2021 " "Processing started: Thu Sep  2 01:22:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630556555475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1630556555475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ula -c ula " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1630556555476 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1630556555513 ""}
{ "Info" "0" "" "Project  = ula" {  } {  } 0 0 "Project  = ula" 0 0 "Fitter" 0 0 1630556555514 ""}
{ "Info" "0" "" "Revision = ula" {  } {  } 0 0 "Revision = ula" 0 0 "Fitter" 0 0 1630556555514 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630556542441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630556542441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  2 01:22:22 2021 " "Processing started: Thu Sep  2 01:22:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630556542441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556542441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula -c ula " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556542442 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630556542599 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630556542599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-ula_test " "Found design unit 1: ula-ula_test" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630556552069 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630556552069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630556552119 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "unit ula.vhd(28) " "VHDL Signal Declaration warning at ula.vhd(28): used explicit default value for signal \"unit\" because signal was never assigned a value" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1630556552120 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_CLOCK_50 ula.vhd(49) " "VHDL Process Statement warning at ula.vhd(49): signal \"G_CLOCK_50\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552120 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_CLOCK_50 ula.vhd(62) " "VHDL Process Statement warning at ula.vhd(62): signal \"G_CLOCK_50\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552121 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ula.vhd(106) " "VHDL Process Statement warning at ula.vhd(106): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ula.vhd(107) " "VHDL Process Statement warning at ula.vhd(107): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ula.vhd(108) " "VHDL Process Statement warning at ula.vhd(108): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ula.vhd(112) " "VHDL Process Statement warning at ula.vhd(112): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "h ula.vhd(77) " "VHDL Process Statement warning at ula.vhd(77): inferring latch(es) for signal or variable \"h\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552124 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G_HEX5 ula.vhd(208) " "VHDL Process Statement warning at ula.vhd(208): inferring latch(es) for signal or variable \"G_HEX5\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552125 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G_HEX7 ula.vhd(208) " "VHDL Process Statement warning at ula.vhd(208): inferring latch(es) for signal or variable \"G_HEX7\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552126 "|ula"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "u ula.vhd(313) " "VHDL Variable Declaration warning at ula.vhd(313): used initial value expression for variable \"u\" because variable was never assigned a value" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 313 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1630556552126 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control ula.vhd(316) " "VHDL Process Statement warning at ula.vhd(316): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552126 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"carry\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552127 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c0 ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"c0\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552128 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c1 ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"c1\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552128 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c2 ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"c2\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552128 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[0\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[0\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[1\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[1\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[2\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[2\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[3\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[3\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[4\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[4\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[5\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[5\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[6\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[6\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[0\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[0\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[1\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[1\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[2\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[2\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[3\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[3\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[4\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[4\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[5\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[5\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[6\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[6\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552131 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[2\] ula.vhd(112) " "Inferred latch for \"h\[2\]\" at ula.vhd(112)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552131 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[3\] ula.vhd(112) " "Inferred latch for \"h\[3\]\" at ula.vhd(112)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552131 "|ula"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[6\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[6\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[5\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[5\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[4\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[4\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[3\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[3\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1630556552763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "G_HEX5\[0\]\$latch " "Latch G_HEX5\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA V_SW\[5\] " "Ports D and ENA on the latch are fed by the same signal V_SW\[5\]" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630556552763 ""}  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630556552763 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX2\[1\] GND " "Pin \"G_HEX2\[1\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX5\[1\] GND " "Pin \"G_HEX5\[1\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX5\[2\] GND " "Pin \"G_HEX5\[2\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[0\] VCC " "Pin \"G_HEX7\[0\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[1\] GND " "Pin \"G_HEX7\[1\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[2\] GND " "Pin \"G_HEX7\[2\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[3\] VCC " "Pin \"G_HEX7\[3\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[4\] VCC " "Pin \"G_HEX7\[4\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[5\] VCC " "Pin \"G_HEX7\[5\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[6\] VCC " "Pin \"G_HEX7\[6\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1630556552908 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1630556553019 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1630556554279 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630556554279 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V_BT\[2\] " "No output dependent on input pin \"V_BT\[2\]\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630556554440 "|ula|V_BT[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V_BT\[3\] " "No output dependent on input pin \"V_BT\[3\]\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630556554440 "|ula|V_BT[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1630556554440 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "286 " "Implemented 286 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1630556554440 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1630556554440 ""} { "Info" "ICUT_CUT_TM_LCELLS" "216 " "Implemented 216 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1630556554440 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1630556554440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630556554453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  2 01:22:34 2021 " "Processing ended: Thu Sep  2 01:22:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630556554453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630556554453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630556554453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556554453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1630556555560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1630556555560 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "ula EP4CE6F17C6 " "Automatically selected device EP4CE6F17C6 for design ula" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1630556555763 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1630556555763 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1630556555827 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1630556555827 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1630556555938 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1630556555943 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630556555992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630556555992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C6 " "Device EP4CE22F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630556555992 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1630556555992 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1630556555995 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1630556555997 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "70 70 " "No exact pin location assignment(s) for 70 pins of 70 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1630556556321 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1630556556536 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ula.sdc " "Synopsys Design Constraints File file not found: 'ula.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1630556556537 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1630556556537 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1630556556540 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1630556556540 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1630556556541 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "G_CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node G_CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630556556564 ""}  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630556556564 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1630556556772 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1630556556772 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1630556556772 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1630556556774 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1630556556775 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1630556556775 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1630556556775 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1630556556775 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1630556556785 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1630556556786 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1630556556786 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "69 unused 2.5V 12 57 0 " "Number of I/O pins in group: 69 (unused VREF, 2.5V VCCIO, 12 input, 57 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1630556556788 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1630556556788 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1630556556788 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1630556556789 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1630556556789 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556556820 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1630556556824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1630556557457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556557525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1630556557537 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1630556558410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556558410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1630556558670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y12 X10_Y24 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } { { "loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} { { 12 { 0 ""} 0 12 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1630556559227 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1630556559227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1630556559717 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1630556559717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556559719 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1630556559849 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1630556559859 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1630556560079 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1630556560079 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1630556560243 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556561004 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/output_files/ula.fit.smsg " "Generated suppressed messages file /home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/output_files/ula.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1630556561339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "697 " "Peak virtual memory: 697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630556561590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  2 01:22:41 2021 " "Processing ended: Thu Sep  2 01:22:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630556561590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630556561590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630556561590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1630556561590 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630556542441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630556542441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  2 01:22:22 2021 " "Processing started: Thu Sep  2 01:22:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630556542441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556542441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula -c ula " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556542442 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630556542599 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630556542599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-ula_test " "Found design unit 1: ula-ula_test" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630556552069 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630556552069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630556552119 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "unit ula.vhd(28) " "VHDL Signal Declaration warning at ula.vhd(28): used explicit default value for signal \"unit\" because signal was never assigned a value" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1630556552120 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_CLOCK_50 ula.vhd(49) " "VHDL Process Statement warning at ula.vhd(49): signal \"G_CLOCK_50\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552120 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_CLOCK_50 ula.vhd(62) " "VHDL Process Statement warning at ula.vhd(62): signal \"G_CLOCK_50\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552121 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ula.vhd(106) " "VHDL Process Statement warning at ula.vhd(106): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ula.vhd(107) " "VHDL Process Statement warning at ula.vhd(107): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ula.vhd(108) " "VHDL Process Statement warning at ula.vhd(108): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ula.vhd(112) " "VHDL Process Statement warning at ula.vhd(112): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "h ula.vhd(77) " "VHDL Process Statement warning at ula.vhd(77): inferring latch(es) for signal or variable \"h\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552124 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G_HEX5 ula.vhd(208) " "VHDL Process Statement warning at ula.vhd(208): inferring latch(es) for signal or variable \"G_HEX5\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552125 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G_HEX7 ula.vhd(208) " "VHDL Process Statement warning at ula.vhd(208): inferring latch(es) for signal or variable \"G_HEX7\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552126 "|ula"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "u ula.vhd(313) " "VHDL Variable Declaration warning at ula.vhd(313): used initial value expression for variable \"u\" because variable was never assigned a value" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 313 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1630556552126 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control ula.vhd(316) " "VHDL Process Statement warning at ula.vhd(316): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552126 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"carry\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552127 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c0 ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"c0\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552128 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c1 ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"c1\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552128 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c2 ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"c2\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552128 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[0\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[0\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[1\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[1\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[2\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[2\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[3\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[3\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[4\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[4\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[5\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[5\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[6\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[6\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[0\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[0\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[1\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[1\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[2\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[2\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[3\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[3\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[4\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[4\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[5\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[5\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[6\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[6\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552131 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[2\] ula.vhd(112) " "Inferred latch for \"h\[2\]\" at ula.vhd(112)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552131 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[3\] ula.vhd(112) " "Inferred latch for \"h\[3\]\" at ula.vhd(112)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552131 "|ula"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[6\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[6\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[5\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[5\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[4\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[4\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[3\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[3\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1630556552763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "G_HEX5\[0\]\$latch " "Latch G_HEX5\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA V_SW\[5\] " "Ports D and ENA on the latch are fed by the same signal V_SW\[5\]" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630556552763 ""}  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630556552763 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX2\[1\] GND " "Pin \"G_HEX2\[1\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX5\[1\] GND " "Pin \"G_HEX5\[1\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX5\[2\] GND " "Pin \"G_HEX5\[2\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[0\] VCC " "Pin \"G_HEX7\[0\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[1\] GND " "Pin \"G_HEX7\[1\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[2\] GND " "Pin \"G_HEX7\[2\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[3\] VCC " "Pin \"G_HEX7\[3\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[4\] VCC " "Pin \"G_HEX7\[4\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[5\] VCC " "Pin \"G_HEX7\[5\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[6\] VCC " "Pin \"G_HEX7\[6\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1630556552908 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1630556553019 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1630556554279 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630556554279 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V_BT\[2\] " "No output dependent on input pin \"V_BT\[2\]\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630556554440 "|ula|V_BT[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V_BT\[3\] " "No output dependent on input pin \"V_BT\[3\]\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630556554440 "|ula|V_BT[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1630556554440 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "286 " "Implemented 286 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1630556554440 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1630556554440 ""} { "Info" "ICUT_CUT_TM_LCELLS" "216 " "Implemented 216 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1630556554440 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1630556554440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630556554453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  2 01:22:34 2021 " "Processing ended: Thu Sep  2 01:22:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630556554453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630556554453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630556554453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556554453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1630556555560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1630556555560 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "ula EP4CE6F17C6 " "Automatically selected device EP4CE6F17C6 for design ula" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1630556555763 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1630556555763 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1630556555827 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1630556555827 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1630556555938 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1630556555943 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630556555992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630556555992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C6 " "Device EP4CE22F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630556555992 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1630556555992 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1630556555995 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1630556555997 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "70 70 " "No exact pin location assignment(s) for 70 pins of 70 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1630556556321 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1630556556536 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ula.sdc " "Synopsys Design Constraints File file not found: 'ula.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1630556556537 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1630556556537 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1630556556540 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1630556556540 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1630556556541 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "G_CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node G_CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630556556564 ""}  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630556556564 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1630556556772 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1630556556772 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1630556556772 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1630556556774 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1630556556775 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1630556556775 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1630556556775 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1630556556775 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1630556556785 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1630556556786 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1630556556786 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "69 unused 2.5V 12 57 0 " "Number of I/O pins in group: 69 (unused VREF, 2.5V VCCIO, 12 input, 57 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1630556556788 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1630556556788 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1630556556788 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1630556556789 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1630556556789 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556556820 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1630556556824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1630556557457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556557525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1630556557537 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1630556558410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556558410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1630556558670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y12 X10_Y24 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } { { "loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} { { 12 { 0 ""} 0 12 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1630556559227 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1630556559227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1630556559717 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1630556559717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556559719 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1630556559849 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1630556559859 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1630556560079 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1630556560079 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1630556560243 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556561004 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/output_files/ula.fit.smsg " "Generated suppressed messages file /home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/output_files/ula.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1630556561339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "697 " "Peak virtual memory: 697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630556561590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  2 01:22:41 2021 " "Processing ended: Thu Sep  2 01:22:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630556561590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630556561590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630556561590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1630556561590 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1630556562540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630556562541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  2 01:22:42 2021 " "Processing started: Thu Sep  2 01:22:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630556562541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1630556562541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ula -c ula " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1630556562541 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630556542441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630556542441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  2 01:22:22 2021 " "Processing started: Thu Sep  2 01:22:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630556542441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556542441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula -c ula " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556542442 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630556542599 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630556542599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-ula_test " "Found design unit 1: ula-ula_test" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630556552069 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630556552069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630556552119 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "unit ula.vhd(28) " "VHDL Signal Declaration warning at ula.vhd(28): used explicit default value for signal \"unit\" because signal was never assigned a value" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1630556552120 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_CLOCK_50 ula.vhd(49) " "VHDL Process Statement warning at ula.vhd(49): signal \"G_CLOCK_50\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552120 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_CLOCK_50 ula.vhd(62) " "VHDL Process Statement warning at ula.vhd(62): signal \"G_CLOCK_50\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552121 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ula.vhd(106) " "VHDL Process Statement warning at ula.vhd(106): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ula.vhd(107) " "VHDL Process Statement warning at ula.vhd(107): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ula.vhd(108) " "VHDL Process Statement warning at ula.vhd(108): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ula.vhd(112) " "VHDL Process Statement warning at ula.vhd(112): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "h ula.vhd(77) " "VHDL Process Statement warning at ula.vhd(77): inferring latch(es) for signal or variable \"h\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552124 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G_HEX5 ula.vhd(208) " "VHDL Process Statement warning at ula.vhd(208): inferring latch(es) for signal or variable \"G_HEX5\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552125 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G_HEX7 ula.vhd(208) " "VHDL Process Statement warning at ula.vhd(208): inferring latch(es) for signal or variable \"G_HEX7\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552126 "|ula"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "u ula.vhd(313) " "VHDL Variable Declaration warning at ula.vhd(313): used initial value expression for variable \"u\" because variable was never assigned a value" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 313 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1630556552126 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control ula.vhd(316) " "VHDL Process Statement warning at ula.vhd(316): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552126 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"carry\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552127 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c0 ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"c0\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552128 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c1 ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"c1\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552128 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c2 ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"c2\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552128 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[0\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[0\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[1\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[1\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[2\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[2\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[3\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[3\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[4\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[4\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[5\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[5\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[6\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[6\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[0\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[0\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[1\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[1\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[2\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[2\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[3\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[3\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[4\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[4\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[5\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[5\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[6\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[6\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552131 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[2\] ula.vhd(112) " "Inferred latch for \"h\[2\]\" at ula.vhd(112)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552131 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[3\] ula.vhd(112) " "Inferred latch for \"h\[3\]\" at ula.vhd(112)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552131 "|ula"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[6\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[6\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[5\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[5\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[4\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[4\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[3\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[3\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1630556552763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "G_HEX5\[0\]\$latch " "Latch G_HEX5\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA V_SW\[5\] " "Ports D and ENA on the latch are fed by the same signal V_SW\[5\]" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630556552763 ""}  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630556552763 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX2\[1\] GND " "Pin \"G_HEX2\[1\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX5\[1\] GND " "Pin \"G_HEX5\[1\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX5\[2\] GND " "Pin \"G_HEX5\[2\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[0\] VCC " "Pin \"G_HEX7\[0\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[1\] GND " "Pin \"G_HEX7\[1\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[2\] GND " "Pin \"G_HEX7\[2\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[3\] VCC " "Pin \"G_HEX7\[3\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[4\] VCC " "Pin \"G_HEX7\[4\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[5\] VCC " "Pin \"G_HEX7\[5\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[6\] VCC " "Pin \"G_HEX7\[6\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1630556552908 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1630556553019 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1630556554279 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630556554279 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V_BT\[2\] " "No output dependent on input pin \"V_BT\[2\]\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630556554440 "|ula|V_BT[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V_BT\[3\] " "No output dependent on input pin \"V_BT\[3\]\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630556554440 "|ula|V_BT[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1630556554440 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "286 " "Implemented 286 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1630556554440 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1630556554440 ""} { "Info" "ICUT_CUT_TM_LCELLS" "216 " "Implemented 216 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1630556554440 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1630556554440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630556554453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  2 01:22:34 2021 " "Processing ended: Thu Sep  2 01:22:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630556554453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630556554453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630556554453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556554453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1630556555560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1630556555560 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "ula EP4CE6F17C6 " "Automatically selected device EP4CE6F17C6 for design ula" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1630556555763 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1630556555763 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1630556555827 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1630556555827 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1630556555938 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1630556555943 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630556555992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630556555992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C6 " "Device EP4CE22F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630556555992 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1630556555992 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1630556555995 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1630556555997 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "70 70 " "No exact pin location assignment(s) for 70 pins of 70 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1630556556321 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1630556556536 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ula.sdc " "Synopsys Design Constraints File file not found: 'ula.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1630556556537 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1630556556537 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1630556556540 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1630556556540 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1630556556541 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "G_CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node G_CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630556556564 ""}  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630556556564 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1630556556772 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1630556556772 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1630556556772 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1630556556774 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1630556556775 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1630556556775 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1630556556775 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1630556556775 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1630556556785 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1630556556786 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1630556556786 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "69 unused 2.5V 12 57 0 " "Number of I/O pins in group: 69 (unused VREF, 2.5V VCCIO, 12 input, 57 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1630556556788 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1630556556788 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1630556556788 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1630556556789 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1630556556789 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556556820 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1630556556824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1630556557457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556557525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1630556557537 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1630556558410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556558410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1630556558670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y12 X10_Y24 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } { { "loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} { { 12 { 0 ""} 0 12 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1630556559227 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1630556559227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1630556559717 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1630556559717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556559719 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1630556559849 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1630556559859 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1630556560079 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1630556560079 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1630556560243 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556561004 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/output_files/ula.fit.smsg " "Generated suppressed messages file /home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/output_files/ula.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1630556561339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "697 " "Peak virtual memory: 697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630556561590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  2 01:22:41 2021 " "Processing ended: Thu Sep  2 01:22:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630556561590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630556561590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630556561590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1630556561590 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1630556562739 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1630556563067 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1630556563082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630556563164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  2 01:22:43 2021 " "Processing ended: Thu Sep  2 01:22:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630556563164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630556563164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630556563164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1630556563164 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630556542441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630556542441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  2 01:22:22 2021 " "Processing started: Thu Sep  2 01:22:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630556542441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556542441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula -c ula " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556542442 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630556542599 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630556542599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-ula_test " "Found design unit 1: ula-ula_test" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630556552069 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630556552069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630556552119 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "unit ula.vhd(28) " "VHDL Signal Declaration warning at ula.vhd(28): used explicit default value for signal \"unit\" because signal was never assigned a value" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1630556552120 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_CLOCK_50 ula.vhd(49) " "VHDL Process Statement warning at ula.vhd(49): signal \"G_CLOCK_50\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552120 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_CLOCK_50 ula.vhd(62) " "VHDL Process Statement warning at ula.vhd(62): signal \"G_CLOCK_50\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552121 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ula.vhd(106) " "VHDL Process Statement warning at ula.vhd(106): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ula.vhd(107) " "VHDL Process Statement warning at ula.vhd(107): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ula.vhd(108) " "VHDL Process Statement warning at ula.vhd(108): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ula.vhd(112) " "VHDL Process Statement warning at ula.vhd(112): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "h ula.vhd(77) " "VHDL Process Statement warning at ula.vhd(77): inferring latch(es) for signal or variable \"h\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552124 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G_HEX5 ula.vhd(208) " "VHDL Process Statement warning at ula.vhd(208): inferring latch(es) for signal or variable \"G_HEX5\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552125 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G_HEX7 ula.vhd(208) " "VHDL Process Statement warning at ula.vhd(208): inferring latch(es) for signal or variable \"G_HEX7\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552126 "|ula"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "u ula.vhd(313) " "VHDL Variable Declaration warning at ula.vhd(313): used initial value expression for variable \"u\" because variable was never assigned a value" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 313 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1630556552126 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control ula.vhd(316) " "VHDL Process Statement warning at ula.vhd(316): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552126 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"carry\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552127 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c0 ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"c0\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552128 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c1 ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"c1\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552128 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c2 ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"c2\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552128 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[0\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[0\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[1\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[1\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[2\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[2\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[3\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[3\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[4\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[4\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[5\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[5\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[6\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[6\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[0\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[0\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[1\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[1\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[2\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[2\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[3\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[3\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[4\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[4\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[5\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[5\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[6\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[6\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552131 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[2\] ula.vhd(112) " "Inferred latch for \"h\[2\]\" at ula.vhd(112)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552131 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[3\] ula.vhd(112) " "Inferred latch for \"h\[3\]\" at ula.vhd(112)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552131 "|ula"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[6\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[6\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[5\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[5\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[4\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[4\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[3\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[3\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1630556552763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "G_HEX5\[0\]\$latch " "Latch G_HEX5\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA V_SW\[5\] " "Ports D and ENA on the latch are fed by the same signal V_SW\[5\]" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630556552763 ""}  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630556552763 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX2\[1\] GND " "Pin \"G_HEX2\[1\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX5\[1\] GND " "Pin \"G_HEX5\[1\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX5\[2\] GND " "Pin \"G_HEX5\[2\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[0\] VCC " "Pin \"G_HEX7\[0\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[1\] GND " "Pin \"G_HEX7\[1\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[2\] GND " "Pin \"G_HEX7\[2\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[3\] VCC " "Pin \"G_HEX7\[3\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[4\] VCC " "Pin \"G_HEX7\[4\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[5\] VCC " "Pin \"G_HEX7\[5\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[6\] VCC " "Pin \"G_HEX7\[6\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1630556552908 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1630556553019 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1630556554279 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630556554279 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V_BT\[2\] " "No output dependent on input pin \"V_BT\[2\]\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630556554440 "|ula|V_BT[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V_BT\[3\] " "No output dependent on input pin \"V_BT\[3\]\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630556554440 "|ula|V_BT[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1630556554440 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "286 " "Implemented 286 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1630556554440 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1630556554440 ""} { "Info" "ICUT_CUT_TM_LCELLS" "216 " "Implemented 216 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1630556554440 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1630556554440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630556554453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  2 01:22:34 2021 " "Processing ended: Thu Sep  2 01:22:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630556554453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630556554453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630556554453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556554453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1630556555560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1630556555560 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "ula EP4CE6F17C6 " "Automatically selected device EP4CE6F17C6 for design ula" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1630556555763 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1630556555763 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1630556555827 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1630556555827 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1630556555938 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1630556555943 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630556555992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630556555992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C6 " "Device EP4CE22F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630556555992 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1630556555992 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1630556555995 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1630556555997 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "70 70 " "No exact pin location assignment(s) for 70 pins of 70 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1630556556321 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1630556556536 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ula.sdc " "Synopsys Design Constraints File file not found: 'ula.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1630556556537 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1630556556537 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1630556556540 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1630556556540 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1630556556541 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "G_CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node G_CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630556556564 ""}  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630556556564 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1630556556772 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1630556556772 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1630556556772 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1630556556774 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1630556556775 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1630556556775 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1630556556775 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1630556556775 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1630556556785 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1630556556786 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1630556556786 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "69 unused 2.5V 12 57 0 " "Number of I/O pins in group: 69 (unused VREF, 2.5V VCCIO, 12 input, 57 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1630556556788 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1630556556788 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1630556556788 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1630556556789 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1630556556789 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556556820 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1630556556824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1630556557457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556557525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1630556557537 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1630556558410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556558410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1630556558670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y12 X10_Y24 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } { { "loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} { { 12 { 0 ""} 0 12 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1630556559227 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1630556559227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1630556559717 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1630556559717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556559719 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1630556559849 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1630556559859 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1630556560079 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1630556560079 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1630556560243 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556561004 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/output_files/ula.fit.smsg " "Generated suppressed messages file /home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/output_files/ula.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1630556561339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "697 " "Peak virtual memory: 697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630556561590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  2 01:22:41 2021 " "Processing ended: Thu Sep  2 01:22:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630556561590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630556561590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630556561590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1630556561590 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630556562540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630556562541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  2 01:22:42 2021 " "Processing started: Thu Sep  2 01:22:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630556562541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1630556562541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ula -c ula " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1630556562541 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1630556562739 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1630556563067 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1630556563082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630556563164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  2 01:22:43 2021 " "Processing ended: Thu Sep  2 01:22:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630556563164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630556563164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630556563164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1630556563164 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1630556563391 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1630556564128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630556564128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  2 01:22:43 2021 " "Processing started: Thu Sep  2 01:22:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630556564128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1630556564128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ula -c ula " "Command: quartus_sta ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1630556564128 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1630556564169 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1630556564243 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1630556564243 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1630556564311 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1630556564311 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1630556564480 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ula.sdc " "Synopsys Design Constraints File file not found: 'ula.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1630556564491 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556564491 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name G_CLOCK_50 G_CLOCK_50 " "create_clock -period 1.000 -name G_CLOCK_50 G_CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630556564493 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name V_SW\[5\] V_SW\[5\] " "create_clock -period 1.000 -name V_SW\[5\] V_SW\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630556564493 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630556564493 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1630556564495 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630556564495 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1630556564496 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1630556564501 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1630556564513 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1630556564513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.039 " "Worst-case setup slack is -4.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.039             -91.341 G_CLOCK_50  " "   -4.039             -91.341 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.915              -0.915 V_SW\[5\]  " "   -0.915              -0.915 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556564514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 G_CLOCK_50  " "    0.341               0.000 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.721               0.000 V_SW\[5\]  " "    0.721               0.000 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556564516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630556564516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630556564517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -34.000 G_CLOCK_50  " "   -3.000             -34.000 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 V_SW\[5\]  " "   -3.000              -3.000 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556564518 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1630556564545 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1630556564573 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1630556564983 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630556565044 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1630556565049 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1630556565049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.491 " "Worst-case setup slack is -3.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.491             -78.389 G_CLOCK_50  " "   -3.491             -78.389 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.828              -0.828 V_SW\[5\]  " "   -0.828              -0.828 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556565050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.296 " "Worst-case hold slack is 0.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 G_CLOCK_50  " "    0.296               0.000 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.636               0.000 V_SW\[5\]  " "    0.636               0.000 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556565054 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630556565056 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630556565057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -34.000 G_CLOCK_50  " "   -3.000             -34.000 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 V_SW\[5\]  " "   -3.000              -3.000 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556565059 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1630556565101 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630556565182 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1630556565183 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1630556565183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.817 " "Worst-case setup slack is -1.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.817             -38.528 G_CLOCK_50  " "   -1.817             -38.528 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.057               0.000 V_SW\[5\]  " "    0.057               0.000 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556565185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 G_CLOCK_50  " "    0.178               0.000 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 V_SW\[5\]  " "    0.417               0.000 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556565187 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630556565189 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630556565191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.251 G_CLOCK_50  " "   -3.000             -36.251 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 V_SW\[5\]  " "   -3.000              -3.000 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556565193 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1630556565652 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1630556565655 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "427 " "Peak virtual memory: 427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630556565706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  2 01:22:45 2021 " "Processing ended: Thu Sep  2 01:22:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630556565706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630556565706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630556565706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1630556565706 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630556542441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630556542441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  2 01:22:22 2021 " "Processing started: Thu Sep  2 01:22:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630556542441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556542441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula -c ula " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556542442 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630556542599 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630556542599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-ula_test " "Found design unit 1: ula-ula_test" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630556552069 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630556552069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630556552119 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "unit ula.vhd(28) " "VHDL Signal Declaration warning at ula.vhd(28): used explicit default value for signal \"unit\" because signal was never assigned a value" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1630556552120 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_CLOCK_50 ula.vhd(49) " "VHDL Process Statement warning at ula.vhd(49): signal \"G_CLOCK_50\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552120 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_CLOCK_50 ula.vhd(62) " "VHDL Process Statement warning at ula.vhd(62): signal \"G_CLOCK_50\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552121 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ula.vhd(106) " "VHDL Process Statement warning at ula.vhd(106): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ula.vhd(107) " "VHDL Process Statement warning at ula.vhd(107): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ula.vhd(108) " "VHDL Process Statement warning at ula.vhd(108): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ula.vhd(112) " "VHDL Process Statement warning at ula.vhd(112): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "h ula.vhd(77) " "VHDL Process Statement warning at ula.vhd(77): inferring latch(es) for signal or variable \"h\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552124 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G_HEX5 ula.vhd(208) " "VHDL Process Statement warning at ula.vhd(208): inferring latch(es) for signal or variable \"G_HEX5\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552125 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G_HEX7 ula.vhd(208) " "VHDL Process Statement warning at ula.vhd(208): inferring latch(es) for signal or variable \"G_HEX7\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552126 "|ula"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "u ula.vhd(313) " "VHDL Variable Declaration warning at ula.vhd(313): used initial value expression for variable \"u\" because variable was never assigned a value" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 313 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1630556552126 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control ula.vhd(316) " "VHDL Process Statement warning at ula.vhd(316): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552126 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"carry\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552127 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c0 ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"c0\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552128 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c1 ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"c1\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552128 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c2 ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"c2\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552128 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[0\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[0\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[1\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[1\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[2\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[2\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[3\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[3\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[4\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[4\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[5\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[5\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[6\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[6\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[0\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[0\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[1\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[1\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[2\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[2\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[3\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[3\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[4\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[4\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[5\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[5\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[6\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[6\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552131 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[2\] ula.vhd(112) " "Inferred latch for \"h\[2\]\" at ula.vhd(112)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552131 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[3\] ula.vhd(112) " "Inferred latch for \"h\[3\]\" at ula.vhd(112)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552131 "|ula"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[6\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[6\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[5\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[5\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[4\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[4\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[3\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[3\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1630556552763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "G_HEX5\[0\]\$latch " "Latch G_HEX5\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA V_SW\[5\] " "Ports D and ENA on the latch are fed by the same signal V_SW\[5\]" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630556552763 ""}  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630556552763 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX2\[1\] GND " "Pin \"G_HEX2\[1\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX5\[1\] GND " "Pin \"G_HEX5\[1\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX5\[2\] GND " "Pin \"G_HEX5\[2\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[0\] VCC " "Pin \"G_HEX7\[0\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[1\] GND " "Pin \"G_HEX7\[1\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[2\] GND " "Pin \"G_HEX7\[2\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[3\] VCC " "Pin \"G_HEX7\[3\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[4\] VCC " "Pin \"G_HEX7\[4\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[5\] VCC " "Pin \"G_HEX7\[5\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[6\] VCC " "Pin \"G_HEX7\[6\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1630556552908 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1630556553019 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1630556554279 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630556554279 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V_BT\[2\] " "No output dependent on input pin \"V_BT\[2\]\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630556554440 "|ula|V_BT[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V_BT\[3\] " "No output dependent on input pin \"V_BT\[3\]\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630556554440 "|ula|V_BT[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1630556554440 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "286 " "Implemented 286 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1630556554440 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1630556554440 ""} { "Info" "ICUT_CUT_TM_LCELLS" "216 " "Implemented 216 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1630556554440 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1630556554440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630556554453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  2 01:22:34 2021 " "Processing ended: Thu Sep  2 01:22:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630556554453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630556554453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630556554453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556554453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1630556555560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1630556555560 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "ula EP4CE6F17C6 " "Automatically selected device EP4CE6F17C6 for design ula" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1630556555763 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1630556555763 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1630556555827 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1630556555827 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1630556555938 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1630556555943 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630556555992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630556555992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C6 " "Device EP4CE22F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630556555992 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1630556555992 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1630556555995 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1630556555997 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "70 70 " "No exact pin location assignment(s) for 70 pins of 70 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1630556556321 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1630556556536 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ula.sdc " "Synopsys Design Constraints File file not found: 'ula.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1630556556537 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1630556556537 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1630556556540 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1630556556540 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1630556556541 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "G_CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node G_CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630556556564 ""}  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630556556564 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1630556556772 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1630556556772 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1630556556772 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1630556556774 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1630556556775 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1630556556775 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1630556556775 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1630556556775 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1630556556785 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1630556556786 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1630556556786 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "69 unused 2.5V 12 57 0 " "Number of I/O pins in group: 69 (unused VREF, 2.5V VCCIO, 12 input, 57 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1630556556788 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1630556556788 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1630556556788 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1630556556789 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1630556556789 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556556820 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1630556556824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1630556557457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556557525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1630556557537 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1630556558410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556558410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1630556558670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y12 X10_Y24 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } { { "loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} { { 12 { 0 ""} 0 12 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1630556559227 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1630556559227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1630556559717 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1630556559717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556559719 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1630556559849 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1630556559859 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1630556560079 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1630556560079 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1630556560243 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556561004 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/output_files/ula.fit.smsg " "Generated suppressed messages file /home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/output_files/ula.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1630556561339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "697 " "Peak virtual memory: 697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630556561590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  2 01:22:41 2021 " "Processing ended: Thu Sep  2 01:22:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630556561590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630556561590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630556561590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1630556561590 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630556562540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630556562541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  2 01:22:42 2021 " "Processing started: Thu Sep  2 01:22:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630556562541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1630556562541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ula -c ula " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1630556562541 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1630556562739 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1630556563067 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1630556563082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630556563164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  2 01:22:43 2021 " "Processing ended: Thu Sep  2 01:22:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630556563164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630556563164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630556563164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1630556563164 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630556564128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630556564128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  2 01:22:43 2021 " "Processing started: Thu Sep  2 01:22:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630556564128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1630556564128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ula -c ula " "Command: quartus_sta ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1630556564128 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1630556564169 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1630556564243 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1630556564243 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1630556564311 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1630556564311 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1630556564480 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ula.sdc " "Synopsys Design Constraints File file not found: 'ula.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1630556564491 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556564491 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name G_CLOCK_50 G_CLOCK_50 " "create_clock -period 1.000 -name G_CLOCK_50 G_CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630556564493 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name V_SW\[5\] V_SW\[5\] " "create_clock -period 1.000 -name V_SW\[5\] V_SW\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630556564493 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630556564493 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1630556564495 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630556564495 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1630556564496 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1630556564501 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1630556564513 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1630556564513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.039 " "Worst-case setup slack is -4.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.039             -91.341 G_CLOCK_50  " "   -4.039             -91.341 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.915              -0.915 V_SW\[5\]  " "   -0.915              -0.915 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556564514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 G_CLOCK_50  " "    0.341               0.000 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.721               0.000 V_SW\[5\]  " "    0.721               0.000 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556564516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630556564516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630556564517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -34.000 G_CLOCK_50  " "   -3.000             -34.000 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 V_SW\[5\]  " "   -3.000              -3.000 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556564518 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1630556564545 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1630556564573 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1630556564983 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630556565044 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1630556565049 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1630556565049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.491 " "Worst-case setup slack is -3.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.491             -78.389 G_CLOCK_50  " "   -3.491             -78.389 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.828              -0.828 V_SW\[5\]  " "   -0.828              -0.828 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556565050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.296 " "Worst-case hold slack is 0.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 G_CLOCK_50  " "    0.296               0.000 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.636               0.000 V_SW\[5\]  " "    0.636               0.000 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556565054 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630556565056 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630556565057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -34.000 G_CLOCK_50  " "   -3.000             -34.000 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 V_SW\[5\]  " "   -3.000              -3.000 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556565059 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1630556565101 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630556565182 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1630556565183 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1630556565183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.817 " "Worst-case setup slack is -1.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.817             -38.528 G_CLOCK_50  " "   -1.817             -38.528 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.057               0.000 V_SW\[5\]  " "    0.057               0.000 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556565185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 G_CLOCK_50  " "    0.178               0.000 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 V_SW\[5\]  " "    0.417               0.000 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556565187 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630556565189 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630556565191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.251 G_CLOCK_50  " "   -3.000             -36.251 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 V_SW\[5\]  " "   -3.000              -3.000 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556565193 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1630556565652 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1630556565655 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "427 " "Peak virtual memory: 427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630556565706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  2 01:22:45 2021 " "Processing ended: Thu Sep  2 01:22:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630556565706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630556565706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630556565706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1630556565706 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1630556566759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630556566759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  2 01:22:46 2021 " "Processing started: Thu Sep  2 01:22:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630556566759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1630556566759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ula -c ula " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1630556566760 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630556542441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630556542441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  2 01:22:22 2021 " "Processing started: Thu Sep  2 01:22:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630556542441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556542441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula -c ula " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556542442 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630556542599 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630556542599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-ula_test " "Found design unit 1: ula-ula_test" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630556552069 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630556552069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630556552119 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "unit ula.vhd(28) " "VHDL Signal Declaration warning at ula.vhd(28): used explicit default value for signal \"unit\" because signal was never assigned a value" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1630556552120 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_CLOCK_50 ula.vhd(49) " "VHDL Process Statement warning at ula.vhd(49): signal \"G_CLOCK_50\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552120 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_CLOCK_50 ula.vhd(62) " "VHDL Process Statement warning at ula.vhd(62): signal \"G_CLOCK_50\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552121 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ula.vhd(106) " "VHDL Process Statement warning at ula.vhd(106): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ula.vhd(107) " "VHDL Process Statement warning at ula.vhd(107): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ula.vhd(108) " "VHDL Process Statement warning at ula.vhd(108): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ula.vhd(112) " "VHDL Process Statement warning at ula.vhd(112): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "h ula.vhd(77) " "VHDL Process Statement warning at ula.vhd(77): inferring latch(es) for signal or variable \"h\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552124 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G_HEX5 ula.vhd(208) " "VHDL Process Statement warning at ula.vhd(208): inferring latch(es) for signal or variable \"G_HEX5\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552125 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G_HEX7 ula.vhd(208) " "VHDL Process Statement warning at ula.vhd(208): inferring latch(es) for signal or variable \"G_HEX7\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552126 "|ula"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "u ula.vhd(313) " "VHDL Variable Declaration warning at ula.vhd(313): used initial value expression for variable \"u\" because variable was never assigned a value" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 313 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1630556552126 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control ula.vhd(316) " "VHDL Process Statement warning at ula.vhd(316): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552126 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"carry\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552127 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c0 ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"c0\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552128 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c1 ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"c1\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552128 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c2 ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"c2\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552128 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[0\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[0\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[1\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[1\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[2\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[2\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[3\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[3\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[4\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[4\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[5\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[5\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[6\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[6\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[0\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[0\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[1\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[1\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[2\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[2\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[3\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[3\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[4\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[4\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[5\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[5\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[6\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[6\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552131 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[2\] ula.vhd(112) " "Inferred latch for \"h\[2\]\" at ula.vhd(112)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552131 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[3\] ula.vhd(112) " "Inferred latch for \"h\[3\]\" at ula.vhd(112)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552131 "|ula"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[6\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[6\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[5\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[5\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[4\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[4\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[3\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[3\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1630556552763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "G_HEX5\[0\]\$latch " "Latch G_HEX5\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA V_SW\[5\] " "Ports D and ENA on the latch are fed by the same signal V_SW\[5\]" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630556552763 ""}  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630556552763 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX2\[1\] GND " "Pin \"G_HEX2\[1\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX5\[1\] GND " "Pin \"G_HEX5\[1\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX5\[2\] GND " "Pin \"G_HEX5\[2\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[0\] VCC " "Pin \"G_HEX7\[0\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[1\] GND " "Pin \"G_HEX7\[1\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[2\] GND " "Pin \"G_HEX7\[2\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[3\] VCC " "Pin \"G_HEX7\[3\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[4\] VCC " "Pin \"G_HEX7\[4\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[5\] VCC " "Pin \"G_HEX7\[5\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[6\] VCC " "Pin \"G_HEX7\[6\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1630556552908 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1630556553019 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1630556554279 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630556554279 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V_BT\[2\] " "No output dependent on input pin \"V_BT\[2\]\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630556554440 "|ula|V_BT[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V_BT\[3\] " "No output dependent on input pin \"V_BT\[3\]\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630556554440 "|ula|V_BT[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1630556554440 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "286 " "Implemented 286 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1630556554440 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1630556554440 ""} { "Info" "ICUT_CUT_TM_LCELLS" "216 " "Implemented 216 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1630556554440 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1630556554440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630556554453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  2 01:22:34 2021 " "Processing ended: Thu Sep  2 01:22:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630556554453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630556554453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630556554453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556554453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1630556555560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1630556555560 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "ula EP4CE6F17C6 " "Automatically selected device EP4CE6F17C6 for design ula" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1630556555763 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1630556555763 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1630556555827 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1630556555827 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1630556555938 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1630556555943 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630556555992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630556555992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C6 " "Device EP4CE22F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630556555992 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1630556555992 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1630556555995 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1630556555997 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "70 70 " "No exact pin location assignment(s) for 70 pins of 70 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1630556556321 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1630556556536 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ula.sdc " "Synopsys Design Constraints File file not found: 'ula.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1630556556537 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1630556556537 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1630556556540 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1630556556540 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1630556556541 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "G_CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node G_CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630556556564 ""}  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630556556564 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1630556556772 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1630556556772 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1630556556772 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1630556556774 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1630556556775 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1630556556775 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1630556556775 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1630556556775 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1630556556785 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1630556556786 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1630556556786 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "69 unused 2.5V 12 57 0 " "Number of I/O pins in group: 69 (unused VREF, 2.5V VCCIO, 12 input, 57 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1630556556788 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1630556556788 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1630556556788 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1630556556789 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1630556556789 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556556820 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1630556556824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1630556557457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556557525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1630556557537 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1630556558410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556558410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1630556558670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y12 X10_Y24 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } { { "loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} { { 12 { 0 ""} 0 12 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1630556559227 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1630556559227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1630556559717 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1630556559717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556559719 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1630556559849 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1630556559859 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1630556560079 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1630556560079 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1630556560243 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556561004 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/output_files/ula.fit.smsg " "Generated suppressed messages file /home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/output_files/ula.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1630556561339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "697 " "Peak virtual memory: 697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630556561590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  2 01:22:41 2021 " "Processing ended: Thu Sep  2 01:22:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630556561590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630556561590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630556561590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1630556561590 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630556562540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630556562541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  2 01:22:42 2021 " "Processing started: Thu Sep  2 01:22:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630556562541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1630556562541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ula -c ula " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1630556562541 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1630556562739 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1630556563067 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1630556563082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630556563164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  2 01:22:43 2021 " "Processing ended: Thu Sep  2 01:22:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630556563164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630556563164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630556563164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1630556563164 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630556564128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630556564128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  2 01:22:43 2021 " "Processing started: Thu Sep  2 01:22:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630556564128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1630556564128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ula -c ula " "Command: quartus_sta ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1630556564128 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1630556564169 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1630556564243 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1630556564243 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1630556564311 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1630556564311 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1630556564480 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ula.sdc " "Synopsys Design Constraints File file not found: 'ula.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1630556564491 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556564491 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name G_CLOCK_50 G_CLOCK_50 " "create_clock -period 1.000 -name G_CLOCK_50 G_CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630556564493 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name V_SW\[5\] V_SW\[5\] " "create_clock -period 1.000 -name V_SW\[5\] V_SW\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630556564493 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630556564493 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1630556564495 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630556564495 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1630556564496 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1630556564501 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1630556564513 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1630556564513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.039 " "Worst-case setup slack is -4.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.039             -91.341 G_CLOCK_50  " "   -4.039             -91.341 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.915              -0.915 V_SW\[5\]  " "   -0.915              -0.915 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556564514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 G_CLOCK_50  " "    0.341               0.000 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.721               0.000 V_SW\[5\]  " "    0.721               0.000 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556564516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630556564516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630556564517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -34.000 G_CLOCK_50  " "   -3.000             -34.000 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 V_SW\[5\]  " "   -3.000              -3.000 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556564518 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1630556564545 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1630556564573 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1630556564983 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630556565044 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1630556565049 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1630556565049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.491 " "Worst-case setup slack is -3.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.491             -78.389 G_CLOCK_50  " "   -3.491             -78.389 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.828              -0.828 V_SW\[5\]  " "   -0.828              -0.828 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556565050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.296 " "Worst-case hold slack is 0.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 G_CLOCK_50  " "    0.296               0.000 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.636               0.000 V_SW\[5\]  " "    0.636               0.000 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556565054 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630556565056 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630556565057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -34.000 G_CLOCK_50  " "   -3.000             -34.000 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 V_SW\[5\]  " "   -3.000              -3.000 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556565059 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1630556565101 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630556565182 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1630556565183 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1630556565183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.817 " "Worst-case setup slack is -1.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.817             -38.528 G_CLOCK_50  " "   -1.817             -38.528 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.057               0.000 V_SW\[5\]  " "    0.057               0.000 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556565185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 G_CLOCK_50  " "    0.178               0.000 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 V_SW\[5\]  " "    0.417               0.000 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556565187 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630556565189 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630556565191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.251 G_CLOCK_50  " "   -3.000             -36.251 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 V_SW\[5\]  " "   -3.000              -3.000 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556565193 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1630556565652 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1630556565655 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "427 " "Peak virtual memory: 427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630556565706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  2 01:22:45 2021 " "Processing ended: Thu Sep  2 01:22:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630556565706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630556565706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630556565706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1630556565706 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1630556567015 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ula.vho /home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/simulation/modelsim/ simulation " "Generated file ula.vho in folder \"/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1630556567112 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "596 " "Peak virtual memory: 596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630556567129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  2 01:22:47 2021 " "Processing ended: Thu Sep  2 01:22:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630556567129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630556567129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630556567129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1630556567129 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630556542441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630556542441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  2 01:22:22 2021 " "Processing started: Thu Sep  2 01:22:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630556542441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556542441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula -c ula " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556542442 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630556542599 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630556542599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-ula_test " "Found design unit 1: ula-ula_test" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630556552069 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630556552069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630556552119 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "unit ula.vhd(28) " "VHDL Signal Declaration warning at ula.vhd(28): used explicit default value for signal \"unit\" because signal was never assigned a value" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1630556552120 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_CLOCK_50 ula.vhd(49) " "VHDL Process Statement warning at ula.vhd(49): signal \"G_CLOCK_50\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552120 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_CLOCK_50 ula.vhd(62) " "VHDL Process Statement warning at ula.vhd(62): signal \"G_CLOCK_50\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552121 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ula.vhd(106) " "VHDL Process Statement warning at ula.vhd(106): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ula.vhd(107) " "VHDL Process Statement warning at ula.vhd(107): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ula.vhd(108) " "VHDL Process Statement warning at ula.vhd(108): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ula.vhd(112) " "VHDL Process Statement warning at ula.vhd(112): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552122 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "h ula.vhd(77) " "VHDL Process Statement warning at ula.vhd(77): inferring latch(es) for signal or variable \"h\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552124 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G_HEX5 ula.vhd(208) " "VHDL Process Statement warning at ula.vhd(208): inferring latch(es) for signal or variable \"G_HEX5\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552125 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G_HEX7 ula.vhd(208) " "VHDL Process Statement warning at ula.vhd(208): inferring latch(es) for signal or variable \"G_HEX7\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552126 "|ula"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "u ula.vhd(313) " "VHDL Variable Declaration warning at ula.vhd(313): used initial value expression for variable \"u\" because variable was never assigned a value" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 313 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1630556552126 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control ula.vhd(316) " "VHDL Process Statement warning at ula.vhd(316): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630556552126 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"carry\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552127 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c0 ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"c0\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552128 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c1 ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"c1\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552128 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c2 ula.vhd(297) " "VHDL Process Statement warning at ula.vhd(297): inferring latch(es) for signal or variable \"c2\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630556552128 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[0\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[0\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[1\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[1\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[2\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[2\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[3\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[3\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[4\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[4\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[5\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[5\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX7\[6\] ula.vhd(208) " "Inferred latch for \"G_HEX7\[6\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[0\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[0\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[1\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[1\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[2\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[2\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[3\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[3\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[4\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[4\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[5\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[5\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552130 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_HEX5\[6\] ula.vhd(208) " "Inferred latch for \"G_HEX5\[6\]\" at ula.vhd(208)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552131 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[2\] ula.vhd(112) " "Inferred latch for \"h\[2\]\" at ula.vhd(112)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552131 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[3\] ula.vhd(112) " "Inferred latch for \"h\[3\]\" at ula.vhd(112)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556552131 "|ula"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[6\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[6\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[5\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[5\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[4\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[4\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G_HEX5\[3\]\$latch G_HEX5\[0\]\$latch " "Duplicate LATCH primitive \"G_HEX5\[3\]\$latch\" merged with LATCH primitive \"G_HEX5\[0\]\$latch\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1630556552763 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1630556552763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "G_HEX5\[0\]\$latch " "Latch G_HEX5\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA V_SW\[5\] " "Ports D and ENA on the latch are fed by the same signal V_SW\[5\]" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630556552763 ""}  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630556552763 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX2\[1\] GND " "Pin \"G_HEX2\[1\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX5\[1\] GND " "Pin \"G_HEX5\[1\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX5\[2\] GND " "Pin \"G_HEX5\[2\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[0\] VCC " "Pin \"G_HEX7\[0\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[1\] GND " "Pin \"G_HEX7\[1\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[2\] GND " "Pin \"G_HEX7\[2\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[3\] VCC " "Pin \"G_HEX7\[3\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[4\] VCC " "Pin \"G_HEX7\[4\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[5\] VCC " "Pin \"G_HEX7\[5\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[6\] VCC " "Pin \"G_HEX7\[6\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630556552908 "|ula|G_HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1630556552908 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1630556553019 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1630556554279 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630556554279 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V_BT\[2\] " "No output dependent on input pin \"V_BT\[2\]\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630556554440 "|ula|V_BT[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V_BT\[3\] " "No output dependent on input pin \"V_BT\[3\]\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630556554440 "|ula|V_BT[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1630556554440 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "286 " "Implemented 286 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1630556554440 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1630556554440 ""} { "Info" "ICUT_CUT_TM_LCELLS" "216 " "Implemented 216 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1630556554440 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1630556554440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630556554453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  2 01:22:34 2021 " "Processing ended: Thu Sep  2 01:22:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630556554453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630556554453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630556554453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630556554453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1630556555560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1630556555560 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "ula EP4CE6F17C6 " "Automatically selected device EP4CE6F17C6 for design ula" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1630556555763 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1630556555763 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1630556555827 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1630556555827 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1630556555938 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1630556555943 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630556555992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630556555992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C6 " "Device EP4CE22F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630556555992 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1630556555992 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630556555995 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1630556555995 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1630556555997 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "70 70 " "No exact pin location assignment(s) for 70 pins of 70 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1630556556321 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1630556556536 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ula.sdc " "Synopsys Design Constraints File file not found: 'ula.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1630556556537 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1630556556537 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1630556556540 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1630556556540 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1630556556541 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "G_CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node G_CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630556556564 ""}  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630556556564 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1630556556772 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1630556556772 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1630556556772 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1630556556774 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1630556556775 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1630556556775 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1630556556775 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1630556556775 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1630556556785 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1630556556786 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1630556556786 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "69 unused 2.5V 12 57 0 " "Number of I/O pins in group: 69 (unused VREF, 2.5V VCCIO, 12 input, 57 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1630556556788 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1630556556788 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1630556556788 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630556556789 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1630556556789 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1630556556789 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556556820 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1630556556824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1630556557457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556557525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1630556557537 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1630556558410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556558410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1630556558670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y12 X10_Y24 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } { { "loc" "" { Generic "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} { { 12 { 0 ""} 0 12 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1630556559227 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1630556559227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1630556559717 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1630556559717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556559719 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1630556559849 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1630556559859 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1630556560079 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1630556560079 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1630556560243 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630556561004 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/output_files/ula.fit.smsg " "Generated suppressed messages file /home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/output_files/ula.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1630556561339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "697 " "Peak virtual memory: 697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630556561590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  2 01:22:41 2021 " "Processing ended: Thu Sep  2 01:22:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630556561590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630556561590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630556561590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1630556561590 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630556562540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630556562541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  2 01:22:42 2021 " "Processing started: Thu Sep  2 01:22:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630556562541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1630556562541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ula -c ula " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1630556562541 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1630556562739 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1630556563067 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1630556563082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630556563164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  2 01:22:43 2021 " "Processing ended: Thu Sep  2 01:22:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630556563164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630556563164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630556563164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1630556563164 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630556564128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630556564128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  2 01:22:43 2021 " "Processing started: Thu Sep  2 01:22:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630556564128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1630556564128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ula -c ula " "Command: quartus_sta ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1630556564128 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1630556564169 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1630556564243 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1630556564243 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1630556564311 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1630556564311 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1630556564480 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ula.sdc " "Synopsys Design Constraints File file not found: 'ula.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1630556564491 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556564491 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name G_CLOCK_50 G_CLOCK_50 " "create_clock -period 1.000 -name G_CLOCK_50 G_CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630556564493 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name V_SW\[5\] V_SW\[5\] " "create_clock -period 1.000 -name V_SW\[5\] V_SW\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630556564493 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630556564493 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1630556564495 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630556564495 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1630556564496 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1630556564501 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1630556564513 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1630556564513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.039 " "Worst-case setup slack is -4.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.039             -91.341 G_CLOCK_50  " "   -4.039             -91.341 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.915              -0.915 V_SW\[5\]  " "   -0.915              -0.915 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556564514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 G_CLOCK_50  " "    0.341               0.000 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.721               0.000 V_SW\[5\]  " "    0.721               0.000 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556564516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630556564516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630556564517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -34.000 G_CLOCK_50  " "   -3.000             -34.000 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 V_SW\[5\]  " "   -3.000              -3.000 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556564518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556564518 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1630556564545 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1630556564573 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1630556564983 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630556565044 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1630556565049 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1630556565049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.491 " "Worst-case setup slack is -3.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.491             -78.389 G_CLOCK_50  " "   -3.491             -78.389 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.828              -0.828 V_SW\[5\]  " "   -0.828              -0.828 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556565050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.296 " "Worst-case hold slack is 0.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 G_CLOCK_50  " "    0.296               0.000 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.636               0.000 V_SW\[5\]  " "    0.636               0.000 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556565054 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630556565056 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630556565057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -34.000 G_CLOCK_50  " "   -3.000             -34.000 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 V_SW\[5\]  " "   -3.000              -3.000 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556565059 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1630556565101 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630556565182 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1630556565183 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1630556565183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.817 " "Worst-case setup slack is -1.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.817             -38.528 G_CLOCK_50  " "   -1.817             -38.528 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.057               0.000 V_SW\[5\]  " "    0.057               0.000 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556565185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 G_CLOCK_50  " "    0.178               0.000 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 V_SW\[5\]  " "    0.417               0.000 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556565187 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630556565189 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630556565191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.251 G_CLOCK_50  " "   -3.000             -36.251 G_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 V_SW\[5\]  " "   -3.000              -3.000 V_SW\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630556565193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630556565193 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1630556565652 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1630556565655 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "427 " "Peak virtual memory: 427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630556565706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  2 01:22:45 2021 " "Processing ended: Thu Sep  2 01:22:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630556565706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630556565706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630556565706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1630556565706 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630556566759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630556566759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  2 01:22:46 2021 " "Processing started: Thu Sep  2 01:22:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630556566759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1630556566759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ula -c ula " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1630556566760 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1630556567015 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ula.vho /home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/simulation/modelsim/ simulation " "Generated file ula.vho in folder \"/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1630556567112 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "596 " "Peak virtual memory: 596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630556567129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  2 01:22:47 2021 " "Processing ended: Thu Sep  2 01:22:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630556567129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630556567129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630556567129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1630556567129 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Quartus Prime Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1630556567349 ""}
