{
  "Top": "dct",
  "RtlTop": "dct",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu9p",
    "Package": "-flgb2104",
    "Speed": "-1-e"
  },
  "HlsSolution": {
    "DirectiveTcl": [
      "set_directive_pipeline dct_2d\/Xpose_Row_Inner_Loop -II 1",
      "set_directive_pipeline dct_2d\/Xpose_Col_Inner_Loop -II 1",
      "set_directive_pipeline read_data\/RD_Loop_Col -II 1",
      "set_directive_pipeline write_data\/WR_Loop_Col -II 1",
      "set_directive_pipeline dct_1d\/DCT_Outer_Loop -II 1",
      "set_directive_array_partition dct ",
      "set_directive_array_partition dct_2d "
    ],
    "DirectiveInfo": [
      "pipeline dct_2d\/Xpose_Row_Inner_Loop {{II 1}} {}",
      "pipeline dct_2d\/Xpose_Col_Inner_Loop {{II 1}} {}",
      "pipeline read_data\/RD_Loop_Col {{II 1}} {}",
      "pipeline write_data\/WR_Loop_Col {{II 1}} {}",
      "pipeline dct_1d\/DCT_Outer_Loop {{II 1}} {}",
      "array_partition dct {{partition positionBooleanCmd} {variable positionBooleanTextRequiredbuf_2d_in} {complete positionBoolean0type} {dim 2}} {}",
      "array_partition dct_2d {{partition positionBooleanCmd} {variable positionBooleanTextRequiredcol_inbuf} {complete positionBoolean0type} {dim 2}} {}"
    ]
  },
  "Args": {
    "input": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "short",
        "dataWidth": "16",
        "arraySizes": ["64"],
        "multiInterfaceRef": [
          "input_r_address0",
          "input_r_q0"
        ]
      }
    },
    "output": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "short",
        "dataWidth": "16",
        "arraySizes": ["64"],
        "multiInterfaceRef": [
          "output_r_address0",
          "output_r_d0"
        ]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "8",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "477",
    "Uncertainty": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 8.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "dct",
    "Version": "1.0",
    "DisplayName": "Dct",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/dct.cpp"],
    "Vhdl": [
      "impl\/vhdl\/dct_1d.vhd",
      "impl\/vhdl\/dct_1d_dct_coeff_bkb.vhd",
      "impl\/vhdl\/dct_1d_dct_coeff_cud.vhd",
      "impl\/vhdl\/dct_1d_dct_coeff_dEe.vhd",
      "impl\/vhdl\/dct_1d_dct_coeff_eOg.vhd",
      "impl\/vhdl\/dct_1d_dct_coeff_fYi.vhd",
      "impl\/vhdl\/dct_1d_dct_coeff_g8j.vhd",
      "impl\/vhdl\/dct_1d_dct_coeff_hbi.vhd",
      "impl\/vhdl\/dct_1d_dct_coeff_ibs.vhd",
      "impl\/vhdl\/dct_2d.vhd",
      "impl\/vhdl\/dct_2d_col_inbuf_0.vhd",
      "impl\/vhdl\/dct_2d_row_outbuf.vhd",
      "impl\/vhdl\/dct_mac_muladd_16kbM.vhd",
      "impl\/vhdl\/dct_mac_muladd_16lbW.vhd",
      "impl\/vhdl\/dct_mac_muladd_16mb6.vhd",
      "impl\/vhdl\/dct_mul_mul_16s_1jbC.vhd",
      "impl\/vhdl\/read_data.vhd",
      "impl\/vhdl\/dct.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dct_1d.v",
      "impl\/verilog\/dct_1d_dct_coeff_bkb.v",
      "impl\/verilog\/dct_1d_dct_coeff_bkb_rom.dat",
      "impl\/verilog\/dct_1d_dct_coeff_cud.v",
      "impl\/verilog\/dct_1d_dct_coeff_cud_rom.dat",
      "impl\/verilog\/dct_1d_dct_coeff_dEe.v",
      "impl\/verilog\/dct_1d_dct_coeff_dEe_rom.dat",
      "impl\/verilog\/dct_1d_dct_coeff_eOg.v",
      "impl\/verilog\/dct_1d_dct_coeff_eOg_rom.dat",
      "impl\/verilog\/dct_1d_dct_coeff_fYi.v",
      "impl\/verilog\/dct_1d_dct_coeff_fYi_rom.dat",
      "impl\/verilog\/dct_1d_dct_coeff_g8j.v",
      "impl\/verilog\/dct_1d_dct_coeff_g8j_rom.dat",
      "impl\/verilog\/dct_1d_dct_coeff_hbi.v",
      "impl\/verilog\/dct_1d_dct_coeff_hbi_rom.dat",
      "impl\/verilog\/dct_1d_dct_coeff_ibs.v",
      "impl\/verilog\/dct_1d_dct_coeff_ibs_rom.dat",
      "impl\/verilog\/dct_2d.v",
      "impl\/verilog\/dct_2d_col_inbuf_0.v",
      "impl\/verilog\/dct_2d_row_outbuf.v",
      "impl\/verilog\/dct_mac_muladd_16kbM.v",
      "impl\/verilog\/dct_mac_muladd_16lbW.v",
      "impl\/verilog\/dct_mac_muladd_16mb6.v",
      "impl\/verilog\/dct_mul_mul_16s_1jbC.v",
      "impl\/verilog\/read_data.v",
      "impl\/verilog\/dct.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/9m\/HLS\/laba\/lab1\/dct_prj\/solution4\/.autopilot\/db\/dct.design.xml",
    "DebugDir": "C:\/9m\/HLS\/laba\/lab1\/dct_prj\/solution4\/.debug",
    "ProtoInst": ["C:\/9m\/HLS\/laba\/lab1\/dct_prj\/solution4\/.debug\/dct.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "input_r_address0": {
      "type": "data",
      "dir": "out",
      "width": "6",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "6"
        }},
      "bundle_name": "input_r",
      "bundle_role": "address0"
    },
    "input_r_q0": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "16"
        }},
      "bundle_name": "input_r",
      "bundle_role": "q0"
    },
    "output_r_address0": {
      "type": "data",
      "dir": "out",
      "width": "6",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "6"
        }},
      "bundle_name": "output_r",
      "bundle_role": "address0"
    },
    "output_r_d0": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "16"
        }},
      "bundle_name": "output_r",
      "bundle_role": "d0"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_r_address0": {
      "dir": "out",
      "width": "6"
    },
    "input_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "input_r_q0": {
      "dir": "in",
      "width": "16"
    },
    "output_r_address0": {
      "dir": "out",
      "width": "6"
    },
    "output_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "output_r_we0": {
      "dir": "out",
      "width": "1"
    },
    "output_r_d0": {
      "dir": "out",
      "width": "16"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "dct",
      "Instances": [
        {
          "ModuleName": "dct_2d",
          "InstanceName": "grp_dct_2d_fu_169",
          "Instances": [{
              "ModuleName": "dct_1d",
              "InstanceName": "grp_dct_1d_fu_372"
            }]
        },
        {
          "ModuleName": "read_data",
          "InstanceName": "grp_read_data_fu_198"
        }
      ]
    },
    "Info": {
      "read_data": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dct_1d": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dct_2d": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dct": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "read_data": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "66",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "1.00",
          "Estimate": "3.133"
        },
        "Loops": [{
            "Name": "RD_Loop_Row_RD_Loop_Col",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "28",
          "LUT": "160",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "dct_1d": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "1.00",
          "Estimate": "6.904"
        },
        "Loops": [{
            "Name": "DCT_Outer_Loop",
            "TripCount": "8",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "8",
          "FF": "350",
          "LUT": "200",
          "URAM": "0"
        }
      },
      "dct_2d": {
        "Latency": {
          "LatencyBest": "342",
          "LatencyAvg": "342",
          "LatencyWorst": "342",
          "PipelineII": "342",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "1.00",
          "Estimate": "6.904"
        },
        "Loops": [
          {
            "Name": "Row_DCT_Loop",
            "TripCount": "8",
            "Latency": "104",
            "PipelineII": "",
            "PipelineDepth": "13"
          },
          {
            "Name": "Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "Col_DCT_Loop",
            "TripCount": "8",
            "Latency": "104",
            "PipelineII": "",
            "PipelineDepth": "13"
          },
          {
            "Name": "Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "8",
          "FF": "683",
          "LUT": "1160",
          "URAM": "0"
        }
      },
      "dct": {
        "Latency": {
          "LatencyBest": "477",
          "LatencyAvg": "477",
          "LatencyWorst": "477",
          "PipelineII": "478",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "1.00",
          "Estimate": "6.904"
        },
        "Loops": [{
            "Name": "WR_Loop_Row_WR_Loop_Col",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "3",
          "DSP48E": "8",
          "FF": "1003",
          "LUT": "1879",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "dct",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-10-14 16:01:24 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
