
---------- Begin Simulation Statistics ----------
simSeconds                                   0.017071                       # Number of seconds simulated (Second)
simTicks                                  17071208000                       # Number of ticks simulated (Tick)
finalTick                                 17071208000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    114.54                       # Real time elapsed on the host (Second)
hostTickRate                                149043848                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     633816                       # Number of bytes of host memory used (Byte)
simInsts                                      3640848                       # Number of instructions simulated (Count)
simOps                                        5708258                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    31787                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      49837                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         17071209                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         6084360                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       62                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        5971567                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    611                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               376158                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            524012                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  44                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            17048436                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.350271                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.924273                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  14111052     82.77%     82.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1314924      7.71%     90.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    824828      4.84%     95.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    389224      2.28%     97.60% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    260935      1.53%     99.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    103771      0.61%     99.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     32924      0.19%     99.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      7048      0.04%     99.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      3730      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              17048436                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    7047     97.07%     97.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                    127      1.75%     98.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     98.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     10      0.14%     98.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     98.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      1      0.01%     98.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     2      0.03%     98.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     98.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     98.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     98.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     98.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     98.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     98.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     98.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     98.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     98.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     98.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     98.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     98.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     98.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     98.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     98.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     98.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     98.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     98.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     98.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     98.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     98.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     98.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     98.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     98.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     98.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     98.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     98.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     98.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     98.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     37      0.51%     99.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    17      0.23%     99.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 8      0.11%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               11      0.15%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         4950      0.08%      0.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       4728978     79.19%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          570      0.01%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            21      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          138      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd        69610      1.17%     80.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          148      0.00%     80.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     80.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           46      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          217      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt           21      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult           22      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       561816      9.41%     89.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       534638      8.95%     98.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead          111      0.00%     98.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        70281      1.18%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        5971567                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.349803                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                7260                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.001216                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 28595980                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 6246854                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         5720850                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    403461                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   213749                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           197661                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     5772069                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       201808                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                         20249                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                       12503695                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                       515175                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    6084422                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      935                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       564375                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      607652                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                        23                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                         92468                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                       325887                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 24                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              13395                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           10001                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                    23396                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           5929730                       # Number of executed instructions (Count)
system.cpu.loadInsts                           560284                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     41837                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1165091                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         378301                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       604807                       # Number of stores executed (Count)
system.cpu.numRate                           0.347353                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      5925397                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     5918511                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       4678851                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       9430357                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.346695                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.496148                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             321                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           22773                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     3640848                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       5708258                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               4.688800                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          4.688800                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.213274                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.213274                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   10047476                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   4806266                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      402007                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     131275                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     3387681                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    3838959                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1945409                       # number of misc regfile reads (Count)
system.cpu.robFull                              57928                       # Number of times that the ROB becomes full (Count)
system.cpu.totalRobSizeAtEnterRA             10053177                       # Sum of number of entries in the ROB when the CPU would enter runahead (Count)
system.cpu.totalRobSizeAtExitRA              11050754                       # Sum of number of entries in the ROB when the CPU would exit runahead (Count)
system.cpu.enterRA                              95629                       # number of times the CPU would enter runahead (Count)
system.cpu.avgRobSizeAtEnterRA                105.127                       # Average number of entries in the ROB when the CPU would enter runahead (Ratio)
system.cpu.avgRobSizeAtExitRA                 115.559                       # Average number of entries in the ROB when the CPU would exit runahead (Ratio)
system.cpu.robFullRA                             1024                       # how many times the ROB becomes full, when CPU would be in runahead (Count)
system.cpu.cyclesAvgRA                        112.520                       # average number of cycles the CPU would spend in runahead ((Cycle/Count))
system.cpu.totalCyclesRA                     10760178                       # total number of cycles the CPU would spend in runahead (Cycle)
system.cpu.totalInsertedRA                     997577                       # total number of instructions inserted into ROB when the CPU would be in runahead (Count)
system.cpu.insertedAvgRA                       10.432                       # average number of instructions inserted into ROB when the CPU would be in runahead (Ratio)
system.cpu.totalDecodedRA                     1004609                       # total number of instructions decoded when the CPU would be in runahead (Count)
system.cpu.decodedAvgRA                        10.505                       # average number of instructions decoded when the CPU would be in runahead (Ratio)
system.cpu.MemDepUnit__0.insertedLoads         564375                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        607652                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       370401                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       415086                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  455542                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            434845                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             20219                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               319538                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  318590                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.997033                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     476                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             401                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 21                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              380                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           93                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          375690                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             20085                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     16992259                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.335933                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.268006                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        14900536     87.69%     87.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1258479      7.41%     95.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          151549      0.89%     95.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           51452      0.30%     96.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           68532      0.40%     96.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          242422      1.43%     98.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           21243      0.13%     98.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            5739      0.03%     98.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          292307      1.72%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     16992259                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              3640848                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                5708258                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1145626                       # Number of memory references committed (Count)
system.cpu.commit.loads                        545727                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          12                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     359462                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     189633                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     5580116                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   280                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         4527      0.08%      0.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      4491496     78.68%     78.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          523      0.01%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          137      0.00%     78.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     78.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd        65536      1.15%     79.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           94      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           46      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          216      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt           18      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult           18      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       545644      9.56%     89.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       533897      9.35%     98.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           83      0.00%     98.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        66002      1.16%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      5708258                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        292307                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         932191                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            932191                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        932191                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           932191                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       224858                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          224858                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       224858                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         224858                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  15700590997                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  15700590997                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  15700590997                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  15700590997                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      1157049                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       1157049                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      1157049                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      1157049                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.194337                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.194337                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.194337                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.194337                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 69824.471431                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 69824.471431                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 69824.471431                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 69824.471431                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs        25376                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         1270                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      19.981102                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       223972                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            223972                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          271                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           271                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          271                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          271                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       224587                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       224587                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       224587                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       224587                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  15234590997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  15234590997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  15234590997                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  15234590997                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.194103                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.194103                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.194103                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.194103                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 67833.806040                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 67833.806040                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 67833.806040                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 67833.806040                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                 224075                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       340825                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          340825                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       216325                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        216325                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  14838400000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  14838400000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       557150                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       557150                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.388271                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.388271                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 68593.089102                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 68593.089102                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          270                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          270                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       216055                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       216055                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  14389538000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  14389538000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.387786                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.387786                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 66601.272824                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 66601.272824                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       591366                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         591366                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         8533                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         8533                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    862190997                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    862190997                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       599899                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       599899                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.014224                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.014224                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 101041.954412                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 101041.954412                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            1                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            1                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         8532                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         8532                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    845052997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    845052997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.014222                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.014222                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 99045.123887                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 99045.123887                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  17071208000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           510.536373                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1156778                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             224587                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               5.150690                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              222000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   510.536373                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.997141                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.997141                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          107                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          367                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           38                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            2538685                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           2538685                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17071208000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   402843                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              15697972                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    376931                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                550441                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  20249                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               311052                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   250                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                6277428                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1142                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             525163                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4037431                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      455542                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             319087                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      16501956                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   40972                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  122                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           664                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    505610                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  5745                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           17048436                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.376544                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.540209                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 15885491     93.18%     93.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    60797      0.36%     93.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   139253      0.82%     94.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   149516      0.88%     95.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   117908      0.69%     95.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    70694      0.41%     96.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    66260      0.39%     96.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    59168      0.35%     97.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   499349      2.93%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             17048436                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.026685                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.236505                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         504934                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            504934                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        504934                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           504934                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          675                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             675                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          675                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            675                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     63801000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     63801000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     63801000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     63801000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       505609                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        505609                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       505609                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       505609                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001335                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001335                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001335                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001335                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst        94520                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total        94520                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst        94520                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total        94520                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          152                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            5                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      30.400000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          134                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           134                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          134                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          134                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          541                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          541                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          541                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          541                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     53022000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     53022000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     53022000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     53022000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.001070                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001070                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.001070                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001070                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 98007.393715                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 98007.393715                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 98007.393715                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 98007.393715                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                    286                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       504934                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          504934                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          675                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           675                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     63801000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     63801000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       505609                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       505609                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001335                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001335                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst        94520                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total        94520                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          134                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          134                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          541                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          541                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     53022000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     53022000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.001070                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001070                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 98007.393715                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 98007.393715                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  17071208000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           250.743722                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               505474                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                540                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             936.062963                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              107000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   250.743722                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.979468                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.979468                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          254                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           46                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          208                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.992188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            1011758                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           1011758                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17071208000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                        1758                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   18648                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  24                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   7753                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    936                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             545727                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             29.421826                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            45.808479                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 328789     60.25%     60.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  325      0.06%     60.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               116843     21.41%     81.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  154      0.03%     81.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   92      0.02%     81.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  305      0.06%     81.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1471      0.27%     82.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   25      0.00%     82.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   13      0.00%     82.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                14792      2.71%     84.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                129      0.02%     84.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              34623      6.34%     91.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              41396      7.59%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                585      0.11%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                517      0.09%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1068      0.20%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                772      0.14%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                833      0.15%     99.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                499      0.09%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                285      0.05%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                235      0.04%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                113      0.02%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 47      0.01%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 53      0.01%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 69      0.01%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 66      0.01%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 79      0.01%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                111      0.02%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 95      0.02%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                139      0.03%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1204      0.22%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              515                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               545727                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  558979                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  604807                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     98804                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      4096                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  17071208000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  505731                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       172                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  17071208000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  17071208000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  20249                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   572581                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                13525213                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            144                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    694794                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               2235455                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                6205512                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  5200                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                1508968                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                 591878                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             9130440                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16639112                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 10479984                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    403055                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               8515478                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   614956                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       7                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   7                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   3047228                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         44459488                       # The number of ROB reads (Count)
system.cpu.rob.writes                        12224169                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  3640848                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    5708258                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    12                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp               216595                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty         327192                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               1040                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                8532                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               8532                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq          216596                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         1367                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       673249                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   674616                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        34560                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     28707776                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                  28742336                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                            103871                       # Total snoops (Count)
system.l2bus.snoopTraffic                     6606080                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples              328999                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.001079                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.032831                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                    328644     99.89%     99.89% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       355      0.11%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                328999                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  17071208000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            897433000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1620000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           673761000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests          449489                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests       224361                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               355                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          355                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                26                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data            117224                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total               117250                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst               26                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data           117224                       # number of overall hits (Count)
system.l2cache.overallHits::total              117250                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             515                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data          107363                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total             107878                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            515                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data         107363                       # number of overall misses (Count)
system.l2cache.overallMisses::total            107878                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     50845000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data  12085076000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total   12135921000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     50845000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data  12085076000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total  12135921000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           541                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data        224587                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total           225128                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          541                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data       224587                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total          225128                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.951941                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.478046                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.479185                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.951941                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.478046                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.479185                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 98728.155340                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::cpu.data 112562.763708                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::total 112496.718515                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 98728.155340                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.data 112562.763708                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::total 112496.718515                       # average overall miss latency ((Cycle/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks          103220                       # number of writebacks (Count)
system.l2cache.writebacks::total               103220                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          515                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data       107363                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total         107878                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          515                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data       107363                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total        107878                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     40565000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data   9937816000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total   9978381000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     40565000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data   9937816000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total   9978381000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.951941                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.478046                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.479185                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.951941                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.478046                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.479185                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 78766.990291                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 92562.763708                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::total 92496.903910                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 78766.990291                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 92562.763708                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::total 92496.903910                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.replacements                    103871                       # number of replacements (Count)
system.l2cache.l2Miss                          198069                       # number of times a miss in L2 occurred in normal mode (Count)
system.l2cache.l2MissRA                         12535                       # number of times a miss in L2 occurred in runahead mode (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks           53                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total           53                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data           190                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total              190                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         8342                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           8342                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data    814302000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total    814302000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         8532                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         8532                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.977731                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.977731                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 97614.720690                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 97614.720690                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         8342                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         8342                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data    647462000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total    647462000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.977731                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.977731                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 77614.720690                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 77614.720690                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst           26                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data       117034                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total       117060                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          515                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data        99021                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total        99536                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     50845000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data  11270774000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total  11321619000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          541                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data       216055                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total       216596                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.951941                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.458314                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.459547                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 98728.155340                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 113822.057947                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 113743.961984                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          515                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data        99021                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total        99536                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     40565000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data   9290354000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total   9330919000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.951941                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.458314                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.459547                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 78766.990291                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 93822.057947                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 93744.162916                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks       223972                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       223972                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       223972                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       223972                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  17071208000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4045.651417                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                  449435                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                107967                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  4.162707                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  86000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks    11.850747                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst    11.743035                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  4022.057634                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.002893                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.002867                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.981948                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.987708                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0             109                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             493                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            2890                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3             602                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4               2                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               3703879                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              3703879                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17071208000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples    103189.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       514.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    106030.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.001326498250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          6086                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          6087                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               314576                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               97168                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       107877                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      103220                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     107877                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    103220                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    1333                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     31                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.03                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.46                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 107877                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                103220                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   102903                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     3176                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      425                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       36                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    2646                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    2953                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    6005                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    6105                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    6108                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    6112                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    6100                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    6102                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    6118                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    6106                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    6105                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    6155                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    6104                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    6097                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    6095                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    6088                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    6087                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    6088                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         6087                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       17.503532                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.737314                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      54.760731                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255           6086     99.98%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4351            1      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           6087                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         6086                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.949721                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.918746                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.031518                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              3157     51.87%     51.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               263      4.32%     56.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              2530     41.57%     97.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                94      1.54%     99.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                35      0.58%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 7      0.12%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           6086                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    85312                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  6904128                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               6606080                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               404431133.40309602                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               386972029.16161525                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    17071172000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       80868.85                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        32896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      6785920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      6602368                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1926987.240738909459                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 397506725.944643139839                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 386754587.021609723568                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          514                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       107363                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       103220                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     14176750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   4418974000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 403576733250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     27581.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     41159.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   3909869.53                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        32896                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      6871232                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         6904128                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        32896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        32896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      6606080                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      6606080                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           514                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        107363                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           107877                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       103220                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          103220                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         1926987                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       402504146                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          404431133                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      1926987                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        1926987                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    386972029                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         386972029                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    386972029                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        1926987                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      402504146                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         791403163                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                106544                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               103162                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          7129                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          6567                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          6625                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          6409                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          7056                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          6672                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          6457                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          6156                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          7089                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          6680                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         6577                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         6351                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         7001                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         6781                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         6758                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         6236                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          7014                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          6338                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          6412                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          6082                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          6854                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          6443                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          6280                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          5963                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          6943                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          6390                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         6386                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         6132                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         6859                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         6585                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         6502                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         5979                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               2435450750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              532720000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          4433150750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 22858.64                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            41608.64                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                23879                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               52774                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             22.41                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            51.16                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       133040                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   100.871197                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    87.310077                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    85.430604                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        85744     64.45%     64.45% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        42854     32.21%     96.66% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         3406      2.56%     99.22% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          216      0.16%     99.38% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           40      0.03%     99.41% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           40      0.03%     99.44% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           46      0.03%     99.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           60      0.05%     99.52% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          634      0.48%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       133040                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                6818816                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten             6602368                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               399.433713                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               386.754587                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     6.14                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 3.12                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                3.02                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                36.55                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  17071208000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        474988500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        252435810                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       378926940                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      268234920                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 1347290880.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   7150209960                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    534114720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    10406201730                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    609.576178                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   1324775000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    569920000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  15176513000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        475002780                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        252443400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       381797220                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      270239400                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 1347290880.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   7132812420                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    548765280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    10408351380                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    609.702101                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   1363188750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    569920000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  15138099250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  17071208000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               99535                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        103220                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               348                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               8342                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              8342                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          99535                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port       319322                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total       319322                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  319322                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port     13510208                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total     13510208                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 13510208                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             107877                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   107877    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               107877                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  17071208000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           624325000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy          595802250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         211445                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       103568                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
