// Seed: 1811805103
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  assign id_1 = id_2;
  wire id_7 = id_1++;
  integer id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2[1] = id_4;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_6,
      id_7
  );
  assign id_7 = id_6;
  assign id_3 = 1'b0;
  wire id_9;
  assign id_5 = 1;
  wire id_10 = id_10;
endmodule
