Design and Analysis of  CMOS Full-Adder 
 - Designed using LTspice using 180nm technology
 - with proper sizing of each transistor , the delay measured is 184ps and the average power dissipated is 12ÂµW
