
COMM_HW100_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001f828  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00010400  0801fac8  0801fac8  00020ac8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802fec8  0802fec8  00031230  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0802fec8  0802fec8  00030ec8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802fed0  0802fed0  00031230  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802fed0  0802fed0  00030ed0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0802fed4  0802fed4  00030ed4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000230  24000000  0802fed8  00031000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00045a0c  24000230  08030108  00031230  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24045c3c  08030108  00031c3c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00031230  2**0
                  CONTENTS, READONLY
 12 .debug_info   00041bff  00000000  00000000  0003125e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000a60b  00000000  00000000  00072e5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00003828  00000000  00000000  0007d468  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00002abc  00000000  00000000  00080c90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00051d54  00000000  00000000  0008374c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0004e0b8  00000000  00000000  000d54a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001d9a9e  00000000  00000000  00123558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  002fcff6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000f850  00000000  00000000  002fd03c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  0030c88c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000230 	.word	0x24000230
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0801fab0 	.word	0x0801fab0

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000234 	.word	0x24000234
 80002dc:	0801fab0 	.word	0x0801fab0

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr

080002f4 <strlen>:
 80002f4:	4603      	mov	r3, r0
 80002f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	d1fb      	bne.n	80002f6 <strlen+0x2>
 80002fe:	1a18      	subs	r0, r3, r0
 8000300:	3801      	subs	r0, #1
 8000302:	4770      	bx	lr
	...

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80003b0:	b480      	push	{r7}
 80003b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80003b4:	4b49      	ldr	r3, [pc, #292]	@ (80004dc <SystemInit+0x12c>)
 80003b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80003ba:	4a48      	ldr	r2, [pc, #288]	@ (80004dc <SystemInit+0x12c>)
 80003bc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80003c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80003c4:	4b45      	ldr	r3, [pc, #276]	@ (80004dc <SystemInit+0x12c>)
 80003c6:	691b      	ldr	r3, [r3, #16]
 80003c8:	4a44      	ldr	r2, [pc, #272]	@ (80004dc <SystemInit+0x12c>)
 80003ca:	f043 0310 	orr.w	r3, r3, #16
 80003ce:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80003d0:	4b43      	ldr	r3, [pc, #268]	@ (80004e0 <SystemInit+0x130>)
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	f003 030f 	and.w	r3, r3, #15
 80003d8:	2b06      	cmp	r3, #6
 80003da:	d807      	bhi.n	80003ec <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80003dc:	4b40      	ldr	r3, [pc, #256]	@ (80004e0 <SystemInit+0x130>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	f023 030f 	bic.w	r3, r3, #15
 80003e4:	4a3e      	ldr	r2, [pc, #248]	@ (80004e0 <SystemInit+0x130>)
 80003e6:	f043 0307 	orr.w	r3, r3, #7
 80003ea:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80003ec:	4b3d      	ldr	r3, [pc, #244]	@ (80004e4 <SystemInit+0x134>)
 80003ee:	681b      	ldr	r3, [r3, #0]
 80003f0:	4a3c      	ldr	r2, [pc, #240]	@ (80004e4 <SystemInit+0x134>)
 80003f2:	f043 0301 	orr.w	r3, r3, #1
 80003f6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80003f8:	4b3a      	ldr	r3, [pc, #232]	@ (80004e4 <SystemInit+0x134>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80003fe:	4b39      	ldr	r3, [pc, #228]	@ (80004e4 <SystemInit+0x134>)
 8000400:	681a      	ldr	r2, [r3, #0]
 8000402:	4938      	ldr	r1, [pc, #224]	@ (80004e4 <SystemInit+0x134>)
 8000404:	4b38      	ldr	r3, [pc, #224]	@ (80004e8 <SystemInit+0x138>)
 8000406:	4013      	ands	r3, r2
 8000408:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800040a:	4b35      	ldr	r3, [pc, #212]	@ (80004e0 <SystemInit+0x130>)
 800040c:	681b      	ldr	r3, [r3, #0]
 800040e:	f003 0308 	and.w	r3, r3, #8
 8000412:	2b00      	cmp	r3, #0
 8000414:	d007      	beq.n	8000426 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000416:	4b32      	ldr	r3, [pc, #200]	@ (80004e0 <SystemInit+0x130>)
 8000418:	681b      	ldr	r3, [r3, #0]
 800041a:	f023 030f 	bic.w	r3, r3, #15
 800041e:	4a30      	ldr	r2, [pc, #192]	@ (80004e0 <SystemInit+0x130>)
 8000420:	f043 0307 	orr.w	r3, r3, #7
 8000424:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000426:	4b2f      	ldr	r3, [pc, #188]	@ (80004e4 <SystemInit+0x134>)
 8000428:	2200      	movs	r2, #0
 800042a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800042c:	4b2d      	ldr	r3, [pc, #180]	@ (80004e4 <SystemInit+0x134>)
 800042e:	2200      	movs	r2, #0
 8000430:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000432:	4b2c      	ldr	r3, [pc, #176]	@ (80004e4 <SystemInit+0x134>)
 8000434:	2200      	movs	r2, #0
 8000436:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000438:	4b2a      	ldr	r3, [pc, #168]	@ (80004e4 <SystemInit+0x134>)
 800043a:	4a2c      	ldr	r2, [pc, #176]	@ (80004ec <SystemInit+0x13c>)
 800043c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800043e:	4b29      	ldr	r3, [pc, #164]	@ (80004e4 <SystemInit+0x134>)
 8000440:	4a2b      	ldr	r2, [pc, #172]	@ (80004f0 <SystemInit+0x140>)
 8000442:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000444:	4b27      	ldr	r3, [pc, #156]	@ (80004e4 <SystemInit+0x134>)
 8000446:	4a2b      	ldr	r2, [pc, #172]	@ (80004f4 <SystemInit+0x144>)
 8000448:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800044a:	4b26      	ldr	r3, [pc, #152]	@ (80004e4 <SystemInit+0x134>)
 800044c:	2200      	movs	r2, #0
 800044e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000450:	4b24      	ldr	r3, [pc, #144]	@ (80004e4 <SystemInit+0x134>)
 8000452:	4a28      	ldr	r2, [pc, #160]	@ (80004f4 <SystemInit+0x144>)
 8000454:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000456:	4b23      	ldr	r3, [pc, #140]	@ (80004e4 <SystemInit+0x134>)
 8000458:	2200      	movs	r2, #0
 800045a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800045c:	4b21      	ldr	r3, [pc, #132]	@ (80004e4 <SystemInit+0x134>)
 800045e:	4a25      	ldr	r2, [pc, #148]	@ (80004f4 <SystemInit+0x144>)
 8000460:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000462:	4b20      	ldr	r3, [pc, #128]	@ (80004e4 <SystemInit+0x134>)
 8000464:	2200      	movs	r2, #0
 8000466:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000468:	4b1e      	ldr	r3, [pc, #120]	@ (80004e4 <SystemInit+0x134>)
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	4a1d      	ldr	r2, [pc, #116]	@ (80004e4 <SystemInit+0x134>)
 800046e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000472:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000474:	4b1b      	ldr	r3, [pc, #108]	@ (80004e4 <SystemInit+0x134>)
 8000476:	2200      	movs	r2, #0
 8000478:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800047a:	4b1f      	ldr	r3, [pc, #124]	@ (80004f8 <SystemInit+0x148>)
 800047c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800047e:	4a1e      	ldr	r2, [pc, #120]	@ (80004f8 <SystemInit+0x148>)
 8000480:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000484:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000486:	4b1d      	ldr	r3, [pc, #116]	@ (80004fc <SystemInit+0x14c>)
 8000488:	681a      	ldr	r2, [r3, #0]
 800048a:	4b1d      	ldr	r3, [pc, #116]	@ (8000500 <SystemInit+0x150>)
 800048c:	4013      	ands	r3, r2
 800048e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000492:	d202      	bcs.n	800049a <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000494:	4b1b      	ldr	r3, [pc, #108]	@ (8000504 <SystemInit+0x154>)
 8000496:	2201      	movs	r2, #1
 8000498:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800049a:	4b12      	ldr	r3, [pc, #72]	@ (80004e4 <SystemInit+0x134>)
 800049c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80004a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d113      	bne.n	80004d0 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80004a8:	4b0e      	ldr	r3, [pc, #56]	@ (80004e4 <SystemInit+0x134>)
 80004aa:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80004ae:	4a0d      	ldr	r2, [pc, #52]	@ (80004e4 <SystemInit+0x134>)
 80004b0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80004b4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80004b8:	4b13      	ldr	r3, [pc, #76]	@ (8000508 <SystemInit+0x158>)
 80004ba:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80004be:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80004c0:	4b08      	ldr	r3, [pc, #32]	@ (80004e4 <SystemInit+0x134>)
 80004c2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80004c6:	4a07      	ldr	r2, [pc, #28]	@ (80004e4 <SystemInit+0x134>)
 80004c8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80004cc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80004d0:	bf00      	nop
 80004d2:	46bd      	mov	sp, r7
 80004d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop
 80004dc:	e000ed00 	.word	0xe000ed00
 80004e0:	52002000 	.word	0x52002000
 80004e4:	58024400 	.word	0x58024400
 80004e8:	eaf6ed7f 	.word	0xeaf6ed7f
 80004ec:	02020200 	.word	0x02020200
 80004f0:	01ff0000 	.word	0x01ff0000
 80004f4:	01010280 	.word	0x01010280
 80004f8:	580000c0 	.word	0x580000c0
 80004fc:	5c001000 	.word	0x5c001000
 8000500:	ffff0000 	.word	0xffff0000
 8000504:	51008108 	.word	0x51008108
 8000508:	52004000 	.word	0x52004000

0800050c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 800050c:	b480      	push	{r7}
 800050e:	af00      	add	r7, sp, #0
#if defined(USE_PWR_LDO_SUPPLY)
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
 8000510:	4b0a      	ldr	r3, [pc, #40]	@ (800053c <ExitRun0Mode+0x30>)
 8000512:	68db      	ldr	r3, [r3, #12]
 8000514:	f023 0306 	bic.w	r3, r3, #6
 8000518:	4a08      	ldr	r2, [pc, #32]	@ (800053c <ExitRun0Mode+0x30>)
 800051a:	f043 0302 	orr.w	r3, r3, #2
 800051e:	60d3      	str	r3, [r2, #12]
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000520:	bf00      	nop
 8000522:	4b06      	ldr	r3, [pc, #24]	@ (800053c <ExitRun0Mode+0x30>)
 8000524:	685b      	ldr	r3, [r3, #4]
 8000526:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800052a:	2b00      	cmp	r3, #0
 800052c:	d0f9      	beq.n	8000522 <ExitRun0Mode+0x16>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800052e:	bf00      	nop
 8000530:	bf00      	nop
 8000532:	46bd      	mov	sp, r7
 8000534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop
 800053c:	58024800 	.word	0x58024800

08000540 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000540:	b480      	push	{r7}
 8000542:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000544:	4b04      	ldr	r3, [pc, #16]	@ (8000558 <__NVIC_GetPriorityGrouping+0x18>)
 8000546:	68db      	ldr	r3, [r3, #12]
 8000548:	0a1b      	lsrs	r3, r3, #8
 800054a:	f003 0307 	and.w	r3, r3, #7
}
 800054e:	4618      	mov	r0, r3
 8000550:	46bd      	mov	sp, r7
 8000552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000556:	4770      	bx	lr
 8000558:	e000ed00 	.word	0xe000ed00

0800055c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800055c:	b480      	push	{r7}
 800055e:	b083      	sub	sp, #12
 8000560:	af00      	add	r7, sp, #0
 8000562:	4603      	mov	r3, r0
 8000564:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000566:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800056a:	2b00      	cmp	r3, #0
 800056c:	db0b      	blt.n	8000586 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800056e:	88fb      	ldrh	r3, [r7, #6]
 8000570:	f003 021f 	and.w	r2, r3, #31
 8000574:	4907      	ldr	r1, [pc, #28]	@ (8000594 <__NVIC_EnableIRQ+0x38>)
 8000576:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800057a:	095b      	lsrs	r3, r3, #5
 800057c:	2001      	movs	r0, #1
 800057e:	fa00 f202 	lsl.w	r2, r0, r2
 8000582:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000586:	bf00      	nop
 8000588:	370c      	adds	r7, #12
 800058a:	46bd      	mov	sp, r7
 800058c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop
 8000594:	e000e100 	.word	0xe000e100

08000598 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000598:	b480      	push	{r7}
 800059a:	b083      	sub	sp, #12
 800059c:	af00      	add	r7, sp, #0
 800059e:	4603      	mov	r3, r0
 80005a0:	6039      	str	r1, [r7, #0]
 80005a2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80005a4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	db0a      	blt.n	80005c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ac:	683b      	ldr	r3, [r7, #0]
 80005ae:	b2da      	uxtb	r2, r3
 80005b0:	490c      	ldr	r1, [pc, #48]	@ (80005e4 <__NVIC_SetPriority+0x4c>)
 80005b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80005b6:	0112      	lsls	r2, r2, #4
 80005b8:	b2d2      	uxtb	r2, r2
 80005ba:	440b      	add	r3, r1
 80005bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005c0:	e00a      	b.n	80005d8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005c2:	683b      	ldr	r3, [r7, #0]
 80005c4:	b2da      	uxtb	r2, r3
 80005c6:	4908      	ldr	r1, [pc, #32]	@ (80005e8 <__NVIC_SetPriority+0x50>)
 80005c8:	88fb      	ldrh	r3, [r7, #6]
 80005ca:	f003 030f 	and.w	r3, r3, #15
 80005ce:	3b04      	subs	r3, #4
 80005d0:	0112      	lsls	r2, r2, #4
 80005d2:	b2d2      	uxtb	r2, r2
 80005d4:	440b      	add	r3, r1
 80005d6:	761a      	strb	r2, [r3, #24]
}
 80005d8:	bf00      	nop
 80005da:	370c      	adds	r7, #12
 80005dc:	46bd      	mov	sp, r7
 80005de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e2:	4770      	bx	lr
 80005e4:	e000e100 	.word	0xe000e100
 80005e8:	e000ed00 	.word	0xe000ed00

080005ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80005ec:	b480      	push	{r7}
 80005ee:	b089      	sub	sp, #36	@ 0x24
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	60f8      	str	r0, [r7, #12]
 80005f4:	60b9      	str	r1, [r7, #8]
 80005f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	f003 0307 	and.w	r3, r3, #7
 80005fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000600:	69fb      	ldr	r3, [r7, #28]
 8000602:	f1c3 0307 	rsb	r3, r3, #7
 8000606:	2b04      	cmp	r3, #4
 8000608:	bf28      	it	cs
 800060a:	2304      	movcs	r3, #4
 800060c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800060e:	69fb      	ldr	r3, [r7, #28]
 8000610:	3304      	adds	r3, #4
 8000612:	2b06      	cmp	r3, #6
 8000614:	d902      	bls.n	800061c <NVIC_EncodePriority+0x30>
 8000616:	69fb      	ldr	r3, [r7, #28]
 8000618:	3b03      	subs	r3, #3
 800061a:	e000      	b.n	800061e <NVIC_EncodePriority+0x32>
 800061c:	2300      	movs	r3, #0
 800061e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000620:	f04f 32ff 	mov.w	r2, #4294967295
 8000624:	69bb      	ldr	r3, [r7, #24]
 8000626:	fa02 f303 	lsl.w	r3, r2, r3
 800062a:	43da      	mvns	r2, r3
 800062c:	68bb      	ldr	r3, [r7, #8]
 800062e:	401a      	ands	r2, r3
 8000630:	697b      	ldr	r3, [r7, #20]
 8000632:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000634:	f04f 31ff 	mov.w	r1, #4294967295
 8000638:	697b      	ldr	r3, [r7, #20]
 800063a:	fa01 f303 	lsl.w	r3, r1, r3
 800063e:	43d9      	mvns	r1, r3
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000644:	4313      	orrs	r3, r2
         );
}
 8000646:	4618      	mov	r0, r3
 8000648:	3724      	adds	r7, #36	@ 0x24
 800064a:	46bd      	mov	sp, r7
 800064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000650:	4770      	bx	lr

08000652 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000652:	b480      	push	{r7}
 8000654:	b087      	sub	sp, #28
 8000656:	af00      	add	r7, sp, #0
 8000658:	6078      	str	r0, [r7, #4]
 800065a:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 800065c:	683b      	ldr	r3, [r7, #0]
 800065e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8000662:	2b00      	cmp	r3, #0
 8000664:	d107      	bne.n	8000676 <LL_ADC_SetChannelPreselection+0x24>
 8000666:	683b      	ldr	r3, [r7, #0]
 8000668:	0e9b      	lsrs	r3, r3, #26
 800066a:	f003 031f 	and.w	r3, r3, #31
 800066e:	2201      	movs	r2, #1
 8000670:	fa02 f303 	lsl.w	r3, r2, r3
 8000674:	e015      	b.n	80006a2 <LL_ADC_SetChannelPreselection+0x50>
 8000676:	683b      	ldr	r3, [r7, #0]
 8000678:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800067a:	693b      	ldr	r3, [r7, #16]
 800067c:	fa93 f3a3 	rbit	r3, r3
 8000680:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000682:	68fb      	ldr	r3, [r7, #12]
 8000684:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000686:	697b      	ldr	r3, [r7, #20]
 8000688:	2b00      	cmp	r3, #0
 800068a:	d101      	bne.n	8000690 <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 800068c:	2320      	movs	r3, #32
 800068e:	e003      	b.n	8000698 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8000690:	697b      	ldr	r3, [r7, #20]
 8000692:	fab3 f383 	clz	r3, r3
 8000696:	b2db      	uxtb	r3, r3
 8000698:	f003 031f 	and.w	r3, r3, #31
 800069c:	2201      	movs	r2, #1
 800069e:	fa02 f303 	lsl.w	r3, r2, r3
 80006a2:	687a      	ldr	r2, [r7, #4]
 80006a4:	69d2      	ldr	r2, [r2, #28]
 80006a6:	431a      	orrs	r2, r3
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 80006ac:	bf00      	nop
 80006ae:	371c      	adds	r7, #28
 80006b0:	46bd      	mov	sp, r7
 80006b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b6:	4770      	bx	lr

080006b8 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80006b8:	b480      	push	{r7}
 80006ba:	b087      	sub	sp, #28
 80006bc:	af00      	add	r7, sp, #0
 80006be:	60f8      	str	r0, [r7, #12]
 80006c0:	60b9      	str	r1, [r7, #8]
 80006c2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	3330      	adds	r3, #48	@ 0x30
 80006c8:	461a      	mov	r2, r3
 80006ca:	68bb      	ldr	r3, [r7, #8]
 80006cc:	0a1b      	lsrs	r3, r3, #8
 80006ce:	009b      	lsls	r3, r3, #2
 80006d0:	f003 030c 	and.w	r3, r3, #12
 80006d4:	4413      	add	r3, r2
 80006d6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80006d8:	697b      	ldr	r3, [r7, #20]
 80006da:	681a      	ldr	r2, [r3, #0]
 80006dc:	68bb      	ldr	r3, [r7, #8]
 80006de:	f003 031f 	and.w	r3, r3, #31
 80006e2:	211f      	movs	r1, #31
 80006e4:	fa01 f303 	lsl.w	r3, r1, r3
 80006e8:	43db      	mvns	r3, r3
 80006ea:	401a      	ands	r2, r3
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	0e9b      	lsrs	r3, r3, #26
 80006f0:	f003 011f 	and.w	r1, r3, #31
 80006f4:	68bb      	ldr	r3, [r7, #8]
 80006f6:	f003 031f 	and.w	r3, r3, #31
 80006fa:	fa01 f303 	lsl.w	r3, r1, r3
 80006fe:	431a      	orrs	r2, r3
 8000700:	697b      	ldr	r3, [r7, #20]
 8000702:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000704:	bf00      	nop
 8000706:	371c      	adds	r7, #28
 8000708:	46bd      	mov	sp, r7
 800070a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070e:	4770      	bx	lr

08000710 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8000710:	b480      	push	{r7}
 8000712:	b083      	sub	sp, #12
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
 8000718:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	68db      	ldr	r3, [r3, #12]
 800071e:	f023 0203 	bic.w	r2, r3, #3
 8000722:	683b      	ldr	r3, [r7, #0]
 8000724:	431a      	orrs	r2, r3
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	60da      	str	r2, [r3, #12]
}
 800072a:	bf00      	nop
 800072c:	370c      	adds	r7, #12
 800072e:	46bd      	mov	sp, r7
 8000730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000734:	4770      	bx	lr

08000736 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000736:	b480      	push	{r7}
 8000738:	b087      	sub	sp, #28
 800073a:	af00      	add	r7, sp, #0
 800073c:	60f8      	str	r0, [r7, #12]
 800073e:	60b9      	str	r1, [r7, #8]
 8000740:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	3314      	adds	r3, #20
 8000746:	461a      	mov	r2, r3
 8000748:	68bb      	ldr	r3, [r7, #8]
 800074a:	0e5b      	lsrs	r3, r3, #25
 800074c:	009b      	lsls	r3, r3, #2
 800074e:	f003 0304 	and.w	r3, r3, #4
 8000752:	4413      	add	r3, r2
 8000754:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000756:	697b      	ldr	r3, [r7, #20]
 8000758:	681a      	ldr	r2, [r3, #0]
 800075a:	68bb      	ldr	r3, [r7, #8]
 800075c:	0d1b      	lsrs	r3, r3, #20
 800075e:	f003 031f 	and.w	r3, r3, #31
 8000762:	2107      	movs	r1, #7
 8000764:	fa01 f303 	lsl.w	r3, r1, r3
 8000768:	43db      	mvns	r3, r3
 800076a:	401a      	ands	r2, r3
 800076c:	68bb      	ldr	r3, [r7, #8]
 800076e:	0d1b      	lsrs	r3, r3, #20
 8000770:	f003 031f 	and.w	r3, r3, #31
 8000774:	6879      	ldr	r1, [r7, #4]
 8000776:	fa01 f303 	lsl.w	r3, r1, r3
 800077a:	431a      	orrs	r2, r3
 800077c:	697b      	ldr	r3, [r7, #20]
 800077e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000780:	bf00      	nop
 8000782:	371c      	adds	r7, #28
 8000784:	46bd      	mov	sp, r7
 8000786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078a:	4770      	bx	lr

0800078c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800078c:	b480      	push	{r7}
 800078e:	b085      	sub	sp, #20
 8000790:	af00      	add	r7, sp, #0
 8000792:	60f8      	str	r0, [r7, #12]
 8000794:	60b9      	str	r1, [r7, #8]
 8000796:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800079e:	68bb      	ldr	r3, [r7, #8]
 80007a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80007a4:	43db      	mvns	r3, r3
 80007a6:	401a      	ands	r2, r3
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	f003 0318 	and.w	r3, r3, #24
 80007ae:	4908      	ldr	r1, [pc, #32]	@ (80007d0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80007b0:	40d9      	lsrs	r1, r3
 80007b2:	68bb      	ldr	r3, [r7, #8]
 80007b4:	400b      	ands	r3, r1
 80007b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80007ba:	431a      	orrs	r2, r3
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80007c2:	bf00      	nop
 80007c4:	3714      	adds	r7, #20
 80007c6:	46bd      	mov	sp, r7
 80007c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007cc:	4770      	bx	lr
 80007ce:	bf00      	nop
 80007d0:	000fffff 	.word	0x000fffff

080007d4 <LL_ADC_SetOverSamplingScope>:
  *         @arg @ref LL_ADC_OVS_GRP_INJECTED
  *         @arg @ref LL_ADC_OVS_GRP_INJ_REG_RESUMED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOverSamplingScope(ADC_TypeDef *ADCx, uint32_t OvsScope)
{
 80007d4:	b480      	push	{r7}
 80007d6:	b083      	sub	sp, #12
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
 80007dc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM, OvsScope);
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	691a      	ldr	r2, [r3, #16]
 80007e2:	4b06      	ldr	r3, [pc, #24]	@ (80007fc <LL_ADC_SetOverSamplingScope+0x28>)
 80007e4:	4013      	ands	r3, r2
 80007e6:	683a      	ldr	r2, [r7, #0]
 80007e8:	431a      	orrs	r2, r3
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	611a      	str	r2, [r3, #16]
}
 80007ee:	bf00      	nop
 80007f0:	370c      	adds	r7, #12
 80007f2:	46bd      	mov	sp, r7
 80007f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f8:	4770      	bx	lr
 80007fa:	bf00      	nop
 80007fc:	fffffbfc 	.word	0xfffffbfc

08000800 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000800:	b480      	push	{r7}
 8000802:	b083      	sub	sp, #12
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	689a      	ldr	r2, [r3, #8]
 800080c:	4b04      	ldr	r3, [pc, #16]	@ (8000820 <LL_ADC_DisableDeepPowerDown+0x20>)
 800080e:	4013      	ands	r3, r2
 8000810:	687a      	ldr	r2, [r7, #4]
 8000812:	6093      	str	r3, [r2, #8]
}
 8000814:	bf00      	nop
 8000816:	370c      	adds	r7, #12
 8000818:	46bd      	mov	sp, r7
 800081a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081e:	4770      	bx	lr
 8000820:	5fffffc0 	.word	0x5fffffc0

08000824 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000824:	b480      	push	{r7}
 8000826:	b083      	sub	sp, #12
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	689a      	ldr	r2, [r3, #8]
 8000830:	4b05      	ldr	r3, [pc, #20]	@ (8000848 <LL_ADC_EnableInternalRegulator+0x24>)
 8000832:	4013      	ands	r3, r2
 8000834:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800083c:	bf00      	nop
 800083e:	370c      	adds	r7, #12
 8000840:	46bd      	mov	sp, r7
 8000842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000846:	4770      	bx	lr
 8000848:	6fffffc0 	.word	0x6fffffc0

0800084c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800084c:	b480      	push	{r7}
 800084e:	b083      	sub	sp, #12
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	689a      	ldr	r2, [r3, #8]
 8000858:	4b05      	ldr	r3, [pc, #20]	@ (8000870 <LL_ADC_Enable+0x24>)
 800085a:	4013      	ands	r3, r2
 800085c:	f043 0201 	orr.w	r2, r3, #1
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000864:	bf00      	nop
 8000866:	370c      	adds	r7, #12
 8000868:	46bd      	mov	sp, r7
 800086a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086e:	4770      	bx	lr
 8000870:	7fffffc0 	.word	0x7fffffc0

08000874 <LL_ADC_IsActiveFlag_ADRDY>:
  * @rmtoll ISR      ADRDY          LL_ADC_IsActiveFlag_ADRDY
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(const ADC_TypeDef *ADCx)
{
 8000874:	b480      	push	{r7}
 8000876:	b083      	sub	sp, #12
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	f003 0301 	and.w	r3, r3, #1
 8000884:	2b01      	cmp	r3, #1
 8000886:	d101      	bne.n	800088c <LL_ADC_IsActiveFlag_ADRDY+0x18>
 8000888:	2301      	movs	r3, #1
 800088a:	e000      	b.n	800088e <LL_ADC_IsActiveFlag_ADRDY+0x1a>
 800088c:	2300      	movs	r3, #0
}
 800088e:	4618      	mov	r0, r3
 8000890:	370c      	adds	r7, #12
 8000892:	46bd      	mov	sp, r7
 8000894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000898:	4770      	bx	lr

0800089a <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 800089a:	b480      	push	{r7}
 800089c:	b083      	sub	sp, #12
 800089e:	af00      	add	r7, sp, #0
 80008a0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	601a      	str	r2, [r3, #0]
}
 80008ae:	bf00      	nop
 80008b0:	370c      	adds	r7, #12
 80008b2:	46bd      	mov	sp, r7
 80008b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b8:	4770      	bx	lr

080008ba <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          GCEN          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 80008ba:	b480      	push	{r7}
 80008bc:	b083      	sub	sp, #12
 80008be:	af00      	add	r7, sp, #0
 80008c0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	601a      	str	r2, [r3, #0]
}
 80008ce:	bf00      	nop
 80008d0:	370c      	adds	r7, #12
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr
	...

080008dc <LL_I2C_SetOwnAddress2>:
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK06
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK07
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2, uint32_t OwnAddrMask)
{
 80008dc:	b480      	push	{r7}
 80008de:	b085      	sub	sp, #20
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	60f8      	str	r0, [r7, #12]
 80008e4:	60b9      	str	r1, [r7, #8]
 80008e6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask);
 80008e8:	68fb      	ldr	r3, [r7, #12]
 80008ea:	68da      	ldr	r2, [r3, #12]
 80008ec:	4b06      	ldr	r3, [pc, #24]	@ (8000908 <LL_I2C_SetOwnAddress2+0x2c>)
 80008ee:	4013      	ands	r3, r2
 80008f0:	68b9      	ldr	r1, [r7, #8]
 80008f2:	687a      	ldr	r2, [r7, #4]
 80008f4:	430a      	orrs	r2, r1
 80008f6:	431a      	orrs	r2, r3
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	60da      	str	r2, [r3, #12]
}
 80008fc:	bf00      	nop
 80008fe:	3714      	adds	r7, #20
 8000900:	46bd      	mov	sp, r7
 8000902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000906:	4770      	bx	lr
 8000908:	fffff801 	.word	0xfffff801

0800090c <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         OA2EN         LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 800090c:	b480      	push	{r7}
 800090e:	b083      	sub	sp, #12
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	68db      	ldr	r3, [r3, #12]
 8000918:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	60da      	str	r2, [r3, #12]
}
 8000920:	bf00      	nop
 8000922:	370c      	adds	r7, #12
 8000924:	46bd      	mov	sp, r7
 8000926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092a:	4770      	bx	lr

0800092c <LL_I2C_EnableAutoEndMode>:
  * @rmtoll CR2          AUTOEND       LL_I2C_EnableAutoEndMode
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableAutoEndMode(I2C_TypeDef *I2Cx)
{
 800092c:	b480      	push	{r7}
 800092e:	b083      	sub	sp, #12
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	685b      	ldr	r3, [r3, #4]
 8000938:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	605a      	str	r2, [r3, #4]
}
 8000940:	bf00      	nop
 8000942:	370c      	adds	r7, #12
 8000944:	46bd      	mov	sp, r7
 8000946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094a:	4770      	bx	lr

0800094c <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 800094c:	b480      	push	{r7}
 800094e:	b083      	sub	sp, #12
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	f043 0201 	orr.w	r2, r3, #1
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	601a      	str	r2, [r3, #0]
}
 8000960:	bf00      	nop
 8000962:	370c      	adds	r7, #12
 8000964:	46bd      	mov	sp, r7
 8000966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096a:	4770      	bx	lr

0800096c <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 800096c:	b480      	push	{r7}
 800096e:	b083      	sub	sp, #12
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
 8000974:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CFG2, SPI_CFG2_SP, Standard);
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	68db      	ldr	r3, [r3, #12]
 800097a:	f423 1260 	bic.w	r2, r3, #3670016	@ 0x380000
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	431a      	orrs	r2, r3
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	60da      	str	r2, [r3, #12]
}
 8000986:	bf00      	nop
 8000988:	370c      	adds	r7, #12
 800098a:	46bd      	mov	sp, r7
 800098c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000990:	4770      	bx	lr

08000992 <LL_SPI_SetFIFOThreshold>:
  *         @arg @ref LL_SPI_FIFO_TH_15DATA
  *         @arg @ref LL_SPI_FIFO_TH_16DATA
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetFIFOThreshold(SPI_TypeDef *SPIx, uint32_t Threshold)
{
 8000992:	b480      	push	{r7}
 8000994:	b083      	sub	sp, #12
 8000996:	af00      	add	r7, sp, #0
 8000998:	6078      	str	r0, [r7, #4]
 800099a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CFG1, SPI_CFG1_FTHLV, Threshold);
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	689b      	ldr	r3, [r3, #8]
 80009a0:	f423 72f0 	bic.w	r2, r3, #480	@ 0x1e0
 80009a4:	683b      	ldr	r3, [r7, #0]
 80009a6:	431a      	orrs	r2, r3
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	609a      	str	r2, [r3, #8]
}
 80009ac:	bf00      	nop
 80009ae:	370c      	adds	r7, #12
 80009b0:	46bd      	mov	sp, r7
 80009b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b6:	4770      	bx	lr

080009b8 <LL_SPI_EnableNSSPulseMgt>:
  * @rmtoll CFG2         SSOM          LL_SPI_EnableNSSPulseMgt
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_EnableNSSPulseMgt(SPI_TypeDef *SPIx)
{
 80009b8:	b480      	push	{r7}
 80009ba:	b083      	sub	sp, #12
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CFG2, SPI_CFG2_SSOM);
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	68db      	ldr	r3, [r3, #12]
 80009c4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	60da      	str	r2, [r3, #12]
}
 80009cc:	bf00      	nop
 80009ce:	370c      	adds	r7, #12
 80009d0:	46bd      	mov	sp, r7
 80009d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d6:	4770      	bx	lr

080009d8 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80009d8:	b480      	push	{r7}
 80009da:	b083      	sub	sp, #12
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	f043 0201 	orr.w	r2, r3, #1
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	601a      	str	r2, [r3, #0]
}
 80009ec:	bf00      	nop
 80009ee:	370c      	adds	r7, #12
 80009f0:	46bd      	mov	sp, r7
 80009f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f6:	4770      	bx	lr

080009f8 <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b083      	sub	sp, #12
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	601a      	str	r2, [r3, #0]
}
 8000a0c:	bf00      	nop
 8000a0e:	370c      	adds	r7, #12
 8000a10:	46bd      	mov	sp, r7
 8000a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a16:	4770      	bx	lr

08000a18 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	b089      	sub	sp, #36	@ 0x24
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
 8000a20:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	3308      	adds	r3, #8
 8000a26:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	e853 3f00 	ldrex	r3, [r3]
 8000a2e:	60bb      	str	r3, [r7, #8]
   return(result);
 8000a30:	68bb      	ldr	r3, [r7, #8]
 8000a32:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	075b      	lsls	r3, r3, #29
 8000a3a:	4313      	orrs	r3, r2
 8000a3c:	61fb      	str	r3, [r7, #28]
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	3308      	adds	r3, #8
 8000a42:	69fa      	ldr	r2, [r7, #28]
 8000a44:	61ba      	str	r2, [r7, #24]
 8000a46:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000a48:	6979      	ldr	r1, [r7, #20]
 8000a4a:	69ba      	ldr	r2, [r7, #24]
 8000a4c:	e841 2300 	strex	r3, r2, [r1]
 8000a50:	613b      	str	r3, [r7, #16]
   return(result);
 8000a52:	693b      	ldr	r3, [r7, #16]
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d1e4      	bne.n	8000a22 <LL_USART_SetTXFIFOThreshold+0xa>
}
 8000a58:	bf00      	nop
 8000a5a:	bf00      	nop
 8000a5c:	3724      	adds	r7, #36	@ 0x24
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a64:	4770      	bx	lr

08000a66 <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8000a66:	b480      	push	{r7}
 8000a68:	b089      	sub	sp, #36	@ 0x24
 8000a6a:	af00      	add	r7, sp, #0
 8000a6c:	6078      	str	r0, [r7, #4]
 8000a6e:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	3308      	adds	r3, #8
 8000a74:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000a76:	68fb      	ldr	r3, [r7, #12]
 8000a78:	e853 3f00 	ldrex	r3, [r3]
 8000a7c:	60bb      	str	r3, [r7, #8]
   return(result);
 8000a7e:	68bb      	ldr	r3, [r7, #8]
 8000a80:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	065b      	lsls	r3, r3, #25
 8000a88:	4313      	orrs	r3, r2
 8000a8a:	61fb      	str	r3, [r7, #28]
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	3308      	adds	r3, #8
 8000a90:	69fa      	ldr	r2, [r7, #28]
 8000a92:	61ba      	str	r2, [r7, #24]
 8000a94:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000a96:	6979      	ldr	r1, [r7, #20]
 8000a98:	69ba      	ldr	r2, [r7, #24]
 8000a9a:	e841 2300 	strex	r3, r2, [r1]
 8000a9e:	613b      	str	r3, [r7, #16]
   return(result);
 8000aa0:	693b      	ldr	r3, [r7, #16]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d1e4      	bne.n	8000a70 <LL_USART_SetRXFIFOThreshold+0xa>
}
 8000aa6:	bf00      	nop
 8000aa8:	bf00      	nop
 8000aaa:	3724      	adds	r7, #36	@ 0x24
 8000aac:	46bd      	mov	sp, r7
 8000aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab2:	4770      	bx	lr

08000ab4 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	b083      	sub	sp, #12
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	685b      	ldr	r3, [r3, #4]
 8000ac0:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	689b      	ldr	r3, [r3, #8]
 8000acc:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	609a      	str	r2, [r3, #8]
}
 8000ad4:	bf00      	nop
 8000ad6:	370c      	adds	r7, #12
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ade:	4770      	bx	lr

08000ae0 <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(const USART_TypeDef *USARTx)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	b083      	sub	sp, #12
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	69db      	ldr	r3, [r3, #28]
 8000aec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000af0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8000af4:	d101      	bne.n	8000afa <LL_USART_IsActiveFlag_TEACK+0x1a>
 8000af6:	2301      	movs	r3, #1
 8000af8:	e000      	b.n	8000afc <LL_USART_IsActiveFlag_TEACK+0x1c>
 8000afa:	2300      	movs	r3, #0
}
 8000afc:	4618      	mov	r0, r3
 8000afe:	370c      	adds	r7, #12
 8000b00:	46bd      	mov	sp, r7
 8000b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b06:	4770      	bx	lr

08000b08 <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(const USART_TypeDef *USARTx)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	b083      	sub	sp, #12
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	69db      	ldr	r3, [r3, #28]
 8000b14:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000b18:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8000b1c:	d101      	bne.n	8000b22 <LL_USART_IsActiveFlag_REACK+0x1a>
 8000b1e:	2301      	movs	r3, #1
 8000b20:	e000      	b.n	8000b24 <LL_USART_IsActiveFlag_REACK+0x1c>
 8000b22:	2300      	movs	r3, #0
}
 8000b24:	4618      	mov	r0, r3
 8000b26:	370c      	adds	r7, #12
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2e:	4770      	bx	lr

08000b30 <LL_SYSCFG_OpenAnalogSwitch>:
  *         @arg LL_SYSCFG_ANALOG_SWITCH_PC2 : PC2 analog switch
  *         @arg LL_SYSCFG_ANALOG_SWITCH_PC3:  PC3 analog switch
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_OpenAnalogSwitch(uint32_t AnalogSwitch)
{
 8000b30:	b480      	push	{r7}
 8000b32:	b083      	sub	sp, #12
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  SET_BIT(SYSCFG->PMCR, AnalogSwitch);
 8000b38:	4b05      	ldr	r3, [pc, #20]	@ (8000b50 <LL_SYSCFG_OpenAnalogSwitch+0x20>)
 8000b3a:	685a      	ldr	r2, [r3, #4]
 8000b3c:	4904      	ldr	r1, [pc, #16]	@ (8000b50 <LL_SYSCFG_OpenAnalogSwitch+0x20>)
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	4313      	orrs	r3, r2
 8000b42:	604b      	str	r3, [r1, #4]
}
 8000b44:	bf00      	nop
 8000b46:	370c      	adds	r7, #12
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4e:	4770      	bx	lr
 8000b50:	58000400 	.word	0x58000400

08000b54 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000b54:	b480      	push	{r7}
 8000b56:	b083      	sub	sp, #12
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
 8000b5c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	683a      	ldr	r2, [r7, #0]
 8000b62:	619a      	str	r2, [r3, #24]
}
 8000b64:	bf00      	nop
 8000b66:	370c      	adds	r7, #12
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6e:	4770      	bx	lr

08000b70 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000b70:	b480      	push	{r7}
 8000b72:	b083      	sub	sp, #12
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
 8000b78:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask << 16U);
 8000b7a:	683b      	ldr	r3, [r7, #0]
 8000b7c:	041a      	lsls	r2, r3, #16
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	619a      	str	r2, [r3, #24]
}
 8000b82:	bf00      	nop
 8000b84:	370c      	adds	r7, #12
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr
	...

08000b90 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b085      	sub	sp, #20
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000b98:	4b0a      	ldr	r3, [pc, #40]	@ (8000bc4 <LL_AHB1_GRP1_EnableClock+0x34>)
 8000b9a:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 8000b9e:	4909      	ldr	r1, [pc, #36]	@ (8000bc4 <LL_AHB1_GRP1_EnableClock+0x34>)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	4313      	orrs	r3, r2
 8000ba4:	f8c1 30d8 	str.w	r3, [r1, #216]	@ 0xd8
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000ba8:	4b06      	ldr	r3, [pc, #24]	@ (8000bc4 <LL_AHB1_GRP1_EnableClock+0x34>)
 8000baa:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	4013      	ands	r3, r2
 8000bb2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000bb4:	68fb      	ldr	r3, [r7, #12]
}
 8000bb6:	bf00      	nop
 8000bb8:	3714      	adds	r7, #20
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr
 8000bc2:	bf00      	nop
 8000bc4:	58024400 	.word	0x58024400

08000bc8 <LL_AHB4_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB4_GRP1_EnableClock(uint32_t Periphs)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	b085      	sub	sp, #20
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB4ENR, Periphs);
 8000bd0:	4b0a      	ldr	r3, [pc, #40]	@ (8000bfc <LL_AHB4_GRP1_EnableClock+0x34>)
 8000bd2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000bd6:	4909      	ldr	r1, [pc, #36]	@ (8000bfc <LL_AHB4_GRP1_EnableClock+0x34>)
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	4313      	orrs	r3, r2
 8000bdc:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB4ENR, Periphs);
 8000be0:	4b06      	ldr	r3, [pc, #24]	@ (8000bfc <LL_AHB4_GRP1_EnableClock+0x34>)
 8000be2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	4013      	ands	r3, r2
 8000bea:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000bec:	68fb      	ldr	r3, [r7, #12]
}
 8000bee:	bf00      	nop
 8000bf0:	3714      	adds	r7, #20
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf8:	4770      	bx	lr
 8000bfa:	bf00      	nop
 8000bfc:	58024400 	.word	0x58024400

08000c00 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000c00:	b480      	push	{r7}
 8000c02:	b085      	sub	sp, #20
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1LENR, Periphs);
 8000c08:	4b0a      	ldr	r3, [pc, #40]	@ (8000c34 <LL_APB1_GRP1_EnableClock+0x34>)
 8000c0a:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8000c0e:	4909      	ldr	r1, [pc, #36]	@ (8000c34 <LL_APB1_GRP1_EnableClock+0x34>)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	4313      	orrs	r3, r2
 8000c14:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1LENR, Periphs);
 8000c18:	4b06      	ldr	r3, [pc, #24]	@ (8000c34 <LL_APB1_GRP1_EnableClock+0x34>)
 8000c1a:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	4013      	ands	r3, r2
 8000c22:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c24:	68fb      	ldr	r3, [r7, #12]
}
 8000c26:	bf00      	nop
 8000c28:	3714      	adds	r7, #20
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr
 8000c32:	bf00      	nop
 8000c34:	58024400 	.word	0x58024400

08000c38 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	b085      	sub	sp, #20
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000c40:	4b0a      	ldr	r3, [pc, #40]	@ (8000c6c <LL_APB2_GRP1_EnableClock+0x34>)
 8000c42:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8000c46:	4909      	ldr	r1, [pc, #36]	@ (8000c6c <LL_APB2_GRP1_EnableClock+0x34>)
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	4313      	orrs	r3, r2
 8000c4c:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000c50:	4b06      	ldr	r3, [pc, #24]	@ (8000c6c <LL_APB2_GRP1_EnableClock+0x34>)
 8000c52:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	4013      	ands	r3, r2
 8000c5a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c5c:	68fb      	ldr	r3, [r7, #12]
}
 8000c5e:	bf00      	nop
 8000c60:	3714      	adds	r7, #20
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop
 8000c6c:	58024400 	.word	0x58024400

08000c70 <csp_conf_get_defaults>:
} csp_conf_t;

/**
   Get default CSP configuration.
*/
static inline void csp_conf_get_defaults(csp_conf_t * conf) {
 8000c70:	b480      	push	{r7}
 8000c72:	b083      	sub	sp, #12
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
	conf->address = 1;
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	701a      	strb	r2, [r3, #0]
	conf->hostname = "hostname";
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	4a13      	ldr	r2, [pc, #76]	@ (8000cd0 <csp_conf_get_defaults+0x60>)
 8000c82:	605a      	str	r2, [r3, #4]
	conf->model = "model";
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	4a13      	ldr	r2, [pc, #76]	@ (8000cd4 <csp_conf_get_defaults+0x64>)
 8000c88:	609a      	str	r2, [r3, #8]
	conf->revision = "resvision";
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	4a12      	ldr	r2, [pc, #72]	@ (8000cd8 <csp_conf_get_defaults+0x68>)
 8000c8e:	60da      	str	r2, [r3, #12]
	conf->conn_max = 10;
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	220a      	movs	r2, #10
 8000c94:	741a      	strb	r2, [r3, #16]
	conf->conn_queue_length = 10;
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	220a      	movs	r2, #10
 8000c9a:	745a      	strb	r2, [r3, #17]
	conf->fifo_length = 25;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	2219      	movs	r2, #25
 8000ca0:	749a      	strb	r2, [r3, #18]
	conf->port_max_bind = 24;
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	2218      	movs	r2, #24
 8000ca6:	74da      	strb	r2, [r3, #19]
	conf->rdp_max_window = 20;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	2214      	movs	r2, #20
 8000cac:	751a      	strb	r2, [r3, #20]
	conf->buffers = 10;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	220a      	movs	r2, #10
 8000cb2:	82da      	strh	r2, [r3, #22]
	conf->buffer_data_size = 256;
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000cba:	831a      	strh	r2, [r3, #24]
	conf->conn_dfl_so = CSP_O_NONE;
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	61da      	str	r2, [r3, #28]
}
 8000cc2:	bf00      	nop
 8000cc4:	370c      	adds	r7, #12
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop
 8000cd0:	0801fac8 	.word	0x0801fac8
 8000cd4:	0801fad4 	.word	0x0801fad4
 8000cd8:	0801fadc 	.word	0x0801fadc

08000cdc <blink>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void blink( void * parameters )
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
    LL_GPIO_SetOutputPin(LED_G_GPIO_Port, LED_G_Pin);
 8000ce4:	2110      	movs	r1, #16
 8000ce6:	4813      	ldr	r0, [pc, #76]	@ (8000d34 <blink+0x58>)
 8000ce8:	f7ff ff34 	bl	8000b54 <LL_GPIO_SetOutputPin>
    for( ; ; )
    {
	    LL_GPIO_ResetOutputPin(WD_DONE_GPIO_Port, WD_DONE_Pin);
 8000cec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cf0:	4811      	ldr	r0, [pc, #68]	@ (8000d38 <blink+0x5c>)
 8000cf2:	f7ff ff3d 	bl	8000b70 <LL_GPIO_ResetOutputPin>
	    vTaskDelay(pdMS_TO_TICKS(200));
 8000cf6:	20c8      	movs	r0, #200	@ 0xc8
 8000cf8:	f005 fc9a 	bl	8006630 <vTaskDelay>
	    LL_GPIO_SetOutputPin(WD_DONE_GPIO_Port, WD_DONE_Pin);
 8000cfc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d00:	480d      	ldr	r0, [pc, #52]	@ (8000d38 <blink+0x5c>)
 8000d02:	f7ff ff27 	bl	8000b54 <LL_GPIO_SetOutputPin>
	    vTaskDelay(pdMS_TO_TICKS(600));
 8000d06:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8000d0a:	f005 fc91 	bl	8006630 <vTaskDelay>

	    LL_GPIO_ResetOutputPin(LED_B_GPIO_Port, LED_B_Pin);
 8000d0e:	2108      	movs	r1, #8
 8000d10:	4808      	ldr	r0, [pc, #32]	@ (8000d34 <blink+0x58>)
 8000d12:	f7ff ff2d 	bl	8000b70 <LL_GPIO_ResetOutputPin>
	    vTaskDelay(pdMS_TO_TICKS(300));
 8000d16:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000d1a:	f005 fc89 	bl	8006630 <vTaskDelay>
	    LL_GPIO_SetOutputPin(LED_B_GPIO_Port, LED_B_Pin);
 8000d1e:	2108      	movs	r1, #8
 8000d20:	4804      	ldr	r0, [pc, #16]	@ (8000d34 <blink+0x58>)
 8000d22:	f7ff ff17 	bl	8000b54 <LL_GPIO_SetOutputPin>
	    vTaskDelay(pdMS_TO_TICKS(1000));
 8000d26:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000d2a:	f005 fc81 	bl	8006630 <vTaskDelay>
	    LL_GPIO_ResetOutputPin(WD_DONE_GPIO_Port, WD_DONE_Pin);
 8000d2e:	bf00      	nop
 8000d30:	e7dc      	b.n	8000cec <blink+0x10>
 8000d32:	bf00      	nop
 8000d34:	58020000 	.word	0x58020000
 8000d38:	58020c00 	.word	0x58020c00

08000d3c <CLI_Polling_Task>:
    }
}

static void CLI_Polling_Task( void * parameters )
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b084      	sub	sp, #16
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
    ( void ) parameters;

    for( ; ; )
    {
        uint8_t rxData;
        if (CDC_getRxReady())
 8000d44:	f001 fdb6 	bl	80028b4 <CDC_getRxReady>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d019      	beq.n	8000d82 <CLI_Polling_Task+0x46>
        {
            while (CDC_RX_RingBuffer_Get(&rxData))
 8000d4e:	e007      	b.n	8000d60 <CLI_Polling_Task+0x24>
            {
                embeddedCliReceiveChar(get_COMM_USB_CliPointer(), (char)rxData);
 8000d50:	f002 fcc6 	bl	80036e0 <get_COMM_USB_CliPointer>
 8000d54:	4602      	mov	r2, r0
 8000d56:	7bfb      	ldrb	r3, [r7, #15]
 8000d58:	4619      	mov	r1, r3
 8000d5a:	4610      	mov	r0, r2
 8000d5c:	f002 fdc2 	bl	80038e4 <embeddedCliReceiveChar>
            while (CDC_RX_RingBuffer_Get(&rxData))
 8000d60:	f107 030f 	add.w	r3, r7, #15
 8000d64:	4618      	mov	r0, r3
 8000d66:	f001 fd7d 	bl	8002864 <CDC_RX_RingBuffer_Get>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d1ef      	bne.n	8000d50 <CLI_Polling_Task+0x14>
            }
            embeddedCliProcess(get_COMM_USB_CliPointer());
 8000d70:	f002 fcb6 	bl	80036e0 <get_COMM_USB_CliPointer>
 8000d74:	4603      	mov	r3, r0
 8000d76:	4618      	mov	r0, r3
 8000d78:	f002 fdd7 	bl	800392a <embeddedCliProcess>
            CDC_setRxReady(0);
 8000d7c:	2000      	movs	r0, #0
 8000d7e:	f001 fda5 	bl	80028cc <CDC_setRxReady>
        }

        if (UART_Driver_IsDataAvailable(UART4))
 8000d82:	480f      	ldr	r0, [pc, #60]	@ (8000dc0 <CLI_Polling_Task+0x84>)
 8000d84:	f001 fc66 	bl	8002654 <UART_Driver_IsDataAvailable>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d013      	beq.n	8000db6 <CLI_Polling_Task+0x7a>
        {
        	rxData = UART_Driver_Read(UART4);
 8000d8e:	480c      	ldr	r0, [pc, #48]	@ (8000dc0 <CLI_Polling_Task+0x84>)
 8000d90:	f001 fc1c 	bl	80025cc <UART_Driver_Read>
 8000d94:	4603      	mov	r3, r0
 8000d96:	b2db      	uxtb	r3, r3
 8000d98:	73fb      	strb	r3, [r7, #15]
            embeddedCliReceiveChar(get_COMM_UART_CliPointer(), (char)rxData);
 8000d9a:	f002 fcad 	bl	80036f8 <get_COMM_UART_CliPointer>
 8000d9e:	4602      	mov	r2, r0
 8000da0:	7bfb      	ldrb	r3, [r7, #15]
 8000da2:	4619      	mov	r1, r3
 8000da4:	4610      	mov	r0, r2
 8000da6:	f002 fd9d 	bl	80038e4 <embeddedCliReceiveChar>
            embeddedCliProcess(get_COMM_UART_CliPointer());
 8000daa:	f002 fca5 	bl	80036f8 <get_COMM_UART_CliPointer>
 8000dae:	4603      	mov	r3, r0
 8000db0:	4618      	mov	r0, r3
 8000db2:	f002 fdba 	bl	800392a <embeddedCliProcess>
        }

        vTaskDelay(1);
 8000db6:	2001      	movs	r0, #1
 8000db8:	f005 fc3a 	bl	8006630 <vTaskDelay>
    {
 8000dbc:	e7c2      	b.n	8000d44 <CLI_Polling_Task+0x8>
 8000dbe:	bf00      	nop
 8000dc0:	40004c00 	.word	0x40004c00

08000dc4 <USB_HS_Task>:
    }
}

static void USB_HS_Task( void * parameters )
{
 8000dc4:	b5b0      	push	{r4, r5, r7, lr}
 8000dc6:	b08a      	sub	sp, #40	@ 0x28
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
    ( void ) parameters;

    for( ; ; )
    {
    	if (USB_checkUSB())
 8000dcc:	f001 fd8e 	bl	80028ec <USB_checkUSB>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d02e      	beq.n	8000e34 <USB_HS_Task+0x70>
    	{
    		USB_setCheckFlag(0);
 8000dd6:	2000      	movs	r0, #0
 8000dd8:	f001 fd94 	bl	8002904 <USB_setCheckFlag>
    	    uint8_t comPortState = CDC_ComPort_IsOpen() ? 1 : 0;
 8000ddc:	f01c fa76 	bl	801d2cc <CDC_ComPort_IsOpen>
 8000de0:	4603      	mov	r3, r0
 8000de2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    	    if(comPortState){
 8000de6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d01e      	beq.n	8000e2c <USB_HS_Task+0x68>
    	    	LL_GPIO_ResetOutputPin(LED_B_GPIO_Port, LED_B_Pin);
 8000dee:	2108      	movs	r1, #8
 8000df0:	4812      	ldr	r0, [pc, #72]	@ (8000e3c <USB_HS_Task+0x78>)
 8000df2:	f7ff febd 	bl	8000b70 <LL_GPIO_ResetOutputPin>
    	    	char msg[] = "---COMM USB CLI HELLO---\r\n";
 8000df6:	4b12      	ldr	r3, [pc, #72]	@ (8000e40 <USB_HS_Task+0x7c>)
 8000df8:	f107 040c 	add.w	r4, r7, #12
 8000dfc:	461d      	mov	r5, r3
 8000dfe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e00:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e02:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e06:	c403      	stmia	r4!, {r0, r1}
 8000e08:	8022      	strh	r2, [r4, #0]
 8000e0a:	3402      	adds	r4, #2
 8000e0c:	0c13      	lsrs	r3, r2, #16
 8000e0e:	7023      	strb	r3, [r4, #0]
    	    	CDC_Transmit_HS((uint8_t*)msg, strlen(msg));
 8000e10:	f107 030c 	add.w	r3, r7, #12
 8000e14:	4618      	mov	r0, r3
 8000e16:	f7ff fa6d 	bl	80002f4 <strlen>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	b29a      	uxth	r2, r3
 8000e1e:	f107 030c 	add.w	r3, r7, #12
 8000e22:	4611      	mov	r1, r2
 8000e24:	4618      	mov	r0, r3
 8000e26:	f01c fa19 	bl	801d25c <CDC_Transmit_HS>
 8000e2a:	e003      	b.n	8000e34 <USB_HS_Task+0x70>
    	    } else {
    	    	LL_GPIO_SetOutputPin(LED_B_GPIO_Port, LED_B_Pin);
 8000e2c:	2108      	movs	r1, #8
 8000e2e:	4803      	ldr	r0, [pc, #12]	@ (8000e3c <USB_HS_Task+0x78>)
 8000e30:	f7ff fe90 	bl	8000b54 <LL_GPIO_SetOutputPin>
    	    }
    	}
        vTaskDelay( 100 ); /* delay 100 ticks */
 8000e34:	2064      	movs	r0, #100	@ 0x64
 8000e36:	f005 fbfb 	bl	8006630 <vTaskDelay>
    	if (USB_checkUSB())
 8000e3a:	e7c7      	b.n	8000dcc <USB_HS_Task+0x8>
 8000e3c:	58020000 	.word	0x58020000
 8000e40:	0801fae8 	.word	0x0801fae8

08000e44 <UsbInitTask>:
//        vTaskDelay( 100 ); /* delay 100 ticks */
//    }
//}
//
static void UsbInitTask(void *pv)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
    MX_USB_DEVICE_Init();
 8000e4c:	f01c f91e 	bl	801d08c <MX_USB_DEVICE_Init>
    vTaskDelete(NULL);
 8000e50:	2000      	movs	r0, #0
 8000e52:	f005 fb49 	bl	80064e8 <vTaskDelete>
}
 8000e56:	bf00      	nop
 8000e58:	3708      	adds	r7, #8
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
	...

08000e60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af02      	add	r7, sp, #8
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e66:	f00e faad 	bl	800f3c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e6a:	f000 f883 	bl	8000f74 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000e6e:	f000 f8fd 	bl	800106c <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e72:	f000 fdf9 	bl	8001a68 <MX_GPIO_Init>
  MX_UART4_Init();
 8000e76:	f000 fd57 	bl	8001928 <MX_UART4_Init>
  MX_FDCAN2_Init();
 8000e7a:	f000 faa5 	bl	80013c8 <MX_FDCAN2_Init>
  MX_I2C1_Init();
 8000e7e:	f000 fb07 	bl	8001490 <MX_I2C1_Init>
  MX_ADC1_Init();
 8000e82:	f000 f923 	bl	80010cc <MX_ADC1_Init>
  MX_ADC2_Init();
 8000e86:	f000 fa01 	bl	800128c <MX_ADC2_Init>
  MX_SPI1_Init();
 8000e8a:	f000 fbeb 	bl	8001664 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000e8e:	f000 fc9b 	bl	80017c8 <MX_SPI2_Init>
  MX_SDMMC1_MMC_Init();
 8000e92:	f000 fb81 	bl	8001598 <MX_SDMMC1_MMC_Init>
  MX_USB_DEVICE_Init();
 8000e96:	f01c f8f9 	bl	801d08c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  CDC_RingBuffer_Init();
 8000e9a:	f001 fc55 	bl	8002748 <CDC_RingBuffer_Init>
  UART_Driver_Init();
 8000e9e:	f001 fb6b 	bl	8002578 <UART_Driver_Init>
  SystemCLI_Init();
 8000ea2:	f002 fb91 	bl	80035c8 <SystemCLI_Init>

  /*CSP INIT*/
  csp_conf_get_defaults(&csp_conf);
 8000ea6:	4829      	ldr	r0, [pc, #164]	@ (8000f4c <main+0xec>)
 8000ea8:	f7ff fee2 	bl	8000c70 <csp_conf_get_defaults>
  csp_conf.address = 12;
 8000eac:	4b27      	ldr	r3, [pc, #156]	@ (8000f4c <main+0xec>)
 8000eae:	220c      	movs	r2, #12
 8000eb0:	701a      	strb	r2, [r3, #0]
  csp_init(&csp_conf);
 8000eb2:	4826      	ldr	r0, [pc, #152]	@ (8000f4c <main+0xec>)
 8000eb4:	f00c ff82 	bl	800ddbc <csp_init>
  /*CSP INTERFACE INIT*/
  can_csp_init();
 8000eb8:	f00d fc9c 	bl	800e7f4 <can_csp_init>
  csp_route_start_task(500, 6);
 8000ebc:	2106      	movs	r1, #6
 8000ebe:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000ec2:	f00d fc3d 	bl	800e740 <csp_route_start_task>
  csp_rtable_set(3, CSP_ID_HOST_SIZE, &can_iface, CSP_NO_VIA_ADDRESS);
 8000ec6:	23ff      	movs	r3, #255	@ 0xff
 8000ec8:	4a21      	ldr	r2, [pc, #132]	@ (8000f50 <main+0xf0>)
 8000eca:	2105      	movs	r1, #5
 8000ecc:	2003      	movs	r0, #3
 8000ece:	f00e f855 	bl	800ef7c <csp_rtable_set>
  csp_rtable_set(2, CSP_ID_HOST_SIZE, &can_iface, CSP_NO_VIA_ADDRESS);
 8000ed2:	23ff      	movs	r3, #255	@ 0xff
 8000ed4:	4a1e      	ldr	r2, [pc, #120]	@ (8000f50 <main+0xf0>)
 8000ed6:	2105      	movs	r1, #5
 8000ed8:	2002      	movs	r0, #2
 8000eda:	f00e f84f 	bl	800ef7c <csp_rtable_set>
  csp_rtable_set(1, CSP_ID_HOST_SIZE, &can_iface, CSP_NO_VIA_ADDRESS);
 8000ede:	23ff      	movs	r3, #255	@ 0xff
 8000ee0:	4a1b      	ldr	r2, [pc, #108]	@ (8000f50 <main+0xf0>)
 8000ee2:	2105      	movs	r1, #5
 8000ee4:	2001      	movs	r0, #1
 8000ee6:	f00e f849 	bl	800ef7c <csp_rtable_set>
//  SRAM_Initialize(&IS66WV);

  xTaskCreate(UsbInitTask,		"USB_Init",				configMINIMAL_STACK_SIZE * 10, 	NULL, configMAX_PRIORITIES - 3U, NULL);
 8000eea:	2300      	movs	r3, #0
 8000eec:	9301      	str	r3, [sp, #4]
 8000eee:	2304      	movs	r3, #4
 8000ef0:	9300      	str	r3, [sp, #0]
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000ef8:	4916      	ldr	r1, [pc, #88]	@ (8000f54 <main+0xf4>)
 8000efa:	4817      	ldr	r0, [pc, #92]	@ (8000f58 <main+0xf8>)
 8000efc:	f005 f9a5 	bl	800624a <xTaskCreate>
  xTaskCreate(blink,			"Blink",				configMINIMAL_STACK_SIZE * 10, 	NULL, configMAX_PRIORITIES - 3U, NULL);
 8000f00:	2300      	movs	r3, #0
 8000f02:	9301      	str	r3, [sp, #4]
 8000f04:	2304      	movs	r3, #4
 8000f06:	9300      	str	r3, [sp, #0]
 8000f08:	2300      	movs	r3, #0
 8000f0a:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000f0e:	4913      	ldr	r1, [pc, #76]	@ (8000f5c <main+0xfc>)
 8000f10:	4813      	ldr	r0, [pc, #76]	@ (8000f60 <main+0x100>)
 8000f12:	f005 f99a 	bl	800624a <xTaskCreate>
  xTaskCreate(CLI_Polling_Task, "CLI_Polling_Task",		configMINIMAL_STACK_SIZE * 10, 	NULL, configMAX_PRIORITIES - 1U, NULL);
 8000f16:	2300      	movs	r3, #0
 8000f18:	9301      	str	r3, [sp, #4]
 8000f1a:	2306      	movs	r3, #6
 8000f1c:	9300      	str	r3, [sp, #0]
 8000f1e:	2300      	movs	r3, #0
 8000f20:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000f24:	490f      	ldr	r1, [pc, #60]	@ (8000f64 <main+0x104>)
 8000f26:	4810      	ldr	r0, [pc, #64]	@ (8000f68 <main+0x108>)
 8000f28:	f005 f98f 	bl	800624a <xTaskCreate>
  xTaskCreate(USB_HS_Task,		"USB_HS_Task",			configMINIMAL_STACK_SIZE * 10, 	NULL, configMAX_PRIORITIES - 3U, NULL);
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	9301      	str	r3, [sp, #4]
 8000f30:	2304      	movs	r3, #4
 8000f32:	9300      	str	r3, [sp, #0]
 8000f34:	2300      	movs	r3, #0
 8000f36:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000f3a:	490c      	ldr	r1, [pc, #48]	@ (8000f6c <main+0x10c>)
 8000f3c:	480c      	ldr	r0, [pc, #48]	@ (8000f70 <main+0x110>)
 8000f3e:	f005 f984 	bl	800624a <xTaskCreate>
//  xTaskCreate(USB_FS_Task,		"USB_FS_Task",			configMINIMAL_STACK_SIZE * 10, 	NULL, configMAX_PRIORITIES - 3U, NULL);
//  xTaskCreate(csp_tx_task, 		"csp_can_tx", 			configMINIMAL_STACK_SIZE * 10, 	NULL, configMAX_PRIORITIES - 3U, NULL);
//  xTaskCreate(csp_rx_task, 		"csp_can_rx", 			configMINIMAL_STACK_SIZE * 10, 	NULL, configMAX_PRIORITIES - 1U, NULL);

  vTaskStartScheduler();
 8000f42:	f005 fc15 	bl	8006770 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f46:	bf00      	nop
 8000f48:	e7fd      	b.n	8000f46 <main+0xe6>
 8000f4a:	bf00      	nop
 8000f4c:	24043e18 	.word	0x24043e18
 8000f50:	24043e48 	.word	0x24043e48
 8000f54:	0801fb58 	.word	0x0801fb58
 8000f58:	08000e45 	.word	0x08000e45
 8000f5c:	0801fb64 	.word	0x0801fb64
 8000f60:	08000cdd 	.word	0x08000cdd
 8000f64:	0801fb6c 	.word	0x0801fb6c
 8000f68:	08000d3d 	.word	0x08000d3d
 8000f6c:	0801fb80 	.word	0x0801fb80
 8000f70:	08000dc5 	.word	0x08000dc5

08000f74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b09c      	sub	sp, #112	@ 0x70
 8000f78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f7e:	224c      	movs	r2, #76	@ 0x4c
 8000f80:	2100      	movs	r1, #0
 8000f82:	4618      	mov	r0, r3
 8000f84:	f01d f9ae 	bl	801e2e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f88:	1d3b      	adds	r3, r7, #4
 8000f8a:	2220      	movs	r2, #32
 8000f8c:	2100      	movs	r1, #0
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f01d f9a8 	bl	801e2e4 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000f94:	2002      	movs	r0, #2
 8000f96:	f012 fc65 	bl	8013864 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	603b      	str	r3, [r7, #0]
 8000f9e:	4b31      	ldr	r3, [pc, #196]	@ (8001064 <SystemClock_Config+0xf0>)
 8000fa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fa2:	4a30      	ldr	r2, [pc, #192]	@ (8001064 <SystemClock_Config+0xf0>)
 8000fa4:	f023 0301 	bic.w	r3, r3, #1
 8000fa8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000faa:	4b2e      	ldr	r3, [pc, #184]	@ (8001064 <SystemClock_Config+0xf0>)
 8000fac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fae:	f003 0301 	and.w	r3, r3, #1
 8000fb2:	603b      	str	r3, [r7, #0]
 8000fb4:	4b2c      	ldr	r3, [pc, #176]	@ (8001068 <SystemClock_Config+0xf4>)
 8000fb6:	699b      	ldr	r3, [r3, #24]
 8000fb8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000fbc:	4a2a      	ldr	r2, [pc, #168]	@ (8001068 <SystemClock_Config+0xf4>)
 8000fbe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fc2:	6193      	str	r3, [r2, #24]
 8000fc4:	4b28      	ldr	r3, [pc, #160]	@ (8001068 <SystemClock_Config+0xf4>)
 8000fc6:	699b      	ldr	r3, [r3, #24]
 8000fc8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000fcc:	603b      	str	r3, [r7, #0]
 8000fce:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000fd0:	bf00      	nop
 8000fd2:	4b25      	ldr	r3, [pc, #148]	@ (8001068 <SystemClock_Config+0xf4>)
 8000fd4:	699b      	ldr	r3, [r3, #24]
 8000fd6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000fda:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000fde:	d1f8      	bne.n	8000fd2 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000fe4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000fe8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fea:	2302      	movs	r3, #2
 8000fec:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000fee:	2302      	movs	r3, #2
 8000ff0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000ff2:	2302      	movs	r3, #2
 8000ff4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 8000ff6:	230c      	movs	r3, #12
 8000ff8:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000ffa:	2302      	movs	r3, #2
 8000ffc:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000ffe:	2303      	movs	r3, #3
 8001000:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001002:	2302      	movs	r3, #2
 8001004:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001006:	230c      	movs	r3, #12
 8001008:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 800100a:	2302      	movs	r3, #2
 800100c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800100e:	2300      	movs	r3, #0
 8001010:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001012:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001016:	4618      	mov	r0, r3
 8001018:	f012 fc8e 	bl	8013938 <HAL_RCC_OscConfig>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d001      	beq.n	8001026 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001022:	f000 fd7d 	bl	8001b20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001026:	233f      	movs	r3, #63	@ 0x3f
 8001028:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800102a:	2303      	movs	r3, #3
 800102c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800102e:	2300      	movs	r3, #0
 8001030:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001032:	2300      	movs	r3, #0
 8001034:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8001036:	2300      	movs	r3, #0
 8001038:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800103a:	2340      	movs	r3, #64	@ 0x40
 800103c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 800103e:	2300      	movs	r3, #0
 8001040:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8001042:	2300      	movs	r3, #0
 8001044:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001046:	1d3b      	adds	r3, r7, #4
 8001048:	2101      	movs	r1, #1
 800104a:	4618      	mov	r0, r3
 800104c:	f013 f8ce 	bl	80141ec <HAL_RCC_ClockConfig>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d001      	beq.n	800105a <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8001056:	f000 fd63 	bl	8001b20 <Error_Handler>
  }
}
 800105a:	bf00      	nop
 800105c:	3770      	adds	r7, #112	@ 0x70
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	58000400 	.word	0x58000400
 8001068:	58024800 	.word	0x58024800

0800106c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b0b0      	sub	sp, #192	@ 0xc0
 8001070:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001072:	463b      	mov	r3, r7
 8001074:	22c0      	movs	r2, #192	@ 0xc0
 8001076:	2100      	movs	r1, #0
 8001078:	4618      	mov	r0, r3
 800107a:	f01d f933 	bl	801e2e4 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800107e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001082:	f04f 0300 	mov.w	r3, #0
 8001086:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 800108a:	2302      	movs	r3, #2
 800108c:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 12;
 800108e:	230c      	movs	r3, #12
 8001090:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 3;
 8001092:	2303      	movs	r3, #3
 8001094:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001096:	2302      	movs	r3, #2
 8001098:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 800109a:	2302      	movs	r3, #2
 800109c:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800109e:	23c0      	movs	r3, #192	@ 0xc0
 80010a0:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 80010a2:	2320      	movs	r3, #32
 80010a4:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80010a6:	2300      	movs	r3, #0
 80010a8:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 80010aa:	2300      	movs	r3, #0
 80010ac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80010b0:	463b      	mov	r3, r7
 80010b2:	4618      	mov	r0, r3
 80010b4:	f013 fc68 	bl	8014988 <HAL_RCCEx_PeriphCLKConfig>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 80010be:	f000 fd2f 	bl	8001b20 <Error_Handler>
  }
}
 80010c2:	bf00      	nop
 80010c4:	37c0      	adds	r7, #192	@ 0xc0
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
	...

080010cc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b094      	sub	sp, #80	@ 0x50
 80010d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 80010d2:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80010d6:	2200      	movs	r2, #0
 80010d8:	601a      	str	r2, [r3, #0]
 80010da:	605a      	str	r2, [r3, #4]
 80010dc:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 80010de:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010e2:	2200      	movs	r2, #0
 80010e4:	601a      	str	r2, [r3, #0]
 80010e6:	605a      	str	r2, [r3, #4]
 80010e8:	609a      	str	r2, [r3, #8]
 80010ea:	60da      	str	r2, [r3, #12]
 80010ec:	611a      	str	r2, [r3, #16]
 80010ee:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 80010f0:	f107 031c 	add.w	r3, r7, #28
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	605a      	str	r2, [r3, #4]
 80010fa:	609a      	str	r2, [r3, #8]
 80010fc:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010fe:	1d3b      	adds	r3, r7, #4
 8001100:	2200      	movs	r2, #0
 8001102:	601a      	str	r2, [r3, #0]
 8001104:	605a      	str	r2, [r3, #4]
 8001106:	609a      	str	r2, [r3, #8]
 8001108:	60da      	str	r2, [r3, #12]
 800110a:	611a      	str	r2, [r3, #16]
 800110c:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_ADC12);
 800110e:	2020      	movs	r0, #32
 8001110:	f7ff fd3e 	bl	8000b90 <LL_AHB1_GRP1_EnableClock>

  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOA);
 8001114:	2001      	movs	r0, #1
 8001116:	f7ff fd57 	bl	8000bc8 <LL_AHB4_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
  PA6   ------> ADC1_INP3
  PA0_C   ------> ADC1_INP0
  PA1_C   ------> ADC1_INP1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 800111a:	2340      	movs	r3, #64	@ 0x40
 800111c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800111e:	2303      	movs	r3, #3
 8001120:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001122:	2300      	movs	r3, #0
 8001124:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001126:	1d3b      	adds	r3, r7, #4
 8001128:	4619      	mov	r1, r3
 800112a:	4850      	ldr	r0, [pc, #320]	@ (800126c <MX_ADC1_Init+0x1a0>)
 800112c:	f016 fdc0 	bl	8017cb0 <LL_GPIO_Init>

  LL_SYSCFG_OpenAnalogSwitch(LL_SYSCFG_ANALOG_SWITCH_PA0|LL_SYSCFG_ANALOG_SWITCH_PA1);
 8001130:	f04f 7040 	mov.w	r0, #50331648	@ 0x3000000
 8001134:	f7ff fcfc 	bl	8000b30 <LL_SYSCFG_OpenAnalogSwitch>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  LL_ADC_SetOverSamplingScope(ADC1, LL_ADC_OVS_DISABLE);
 8001138:	2100      	movs	r1, #0
 800113a:	484d      	ldr	r0, [pc, #308]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 800113c:	f7ff fb4a 	bl	80007d4 <LL_ADC_SetOverSamplingScope>
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_16B;
 8001140:	2300      	movs	r3, #0
 8001142:	647b      	str	r3, [r7, #68]	@ 0x44
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 8001144:	2300      	movs	r3, #0
 8001146:	64fb      	str	r3, [r7, #76]	@ 0x4c
  ADC_InitStruct.LeftBitShift = LL_ADC_LEFT_BIT_SHIFT_NONE;
 8001148:	2300      	movs	r3, #0
 800114a:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 800114c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001150:	4619      	mov	r1, r3
 8001152:	4847      	ldr	r0, [pc, #284]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 8001154:	f016 fc5c 	bl	8017a10 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8001158:	2300      	movs	r3, #0
 800115a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS;
 800115c:	2302      	movs	r3, #2
 800115e:	633b      	str	r3, [r7, #48]	@ 0x30
  ADC_REG_InitStruct.SequencerDiscont = DISABLE;
 8001160:	2300      	movs	r3, #0
 8001162:	637b      	str	r3, [r7, #52]	@ 0x34
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_CONTINUOUS;
 8001164:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001168:	63bb      	str	r3, [r7, #56]	@ 0x38
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_OVERWRITTEN;
 800116a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800116e:	643b      	str	r3, [r7, #64]	@ 0x40
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8001170:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001174:	4619      	mov	r1, r3
 8001176:	483e      	ldr	r0, [pc, #248]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 8001178:	f016 fc76 	bl	8017a68 <LL_ADC_REG_Init>
  LL_ADC_REG_SetDataTransferMode(ADC1, LL_ADC_REG_DR_TRANSFER);
 800117c:	2100      	movs	r1, #0
 800117e:	483c      	ldr	r0, [pc, #240]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 8001180:	f7ff fac6 	bl	8000710 <LL_ADC_REG_SetDataTransferMode>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV2;
 8001184:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001188:	61fb      	str	r3, [r7, #28]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 800118a:	2300      	movs	r3, #0
 800118c:	623b      	str	r3, [r7, #32]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 800118e:	f107 031c 	add.w	r3, r7, #28
 8001192:	4619      	mov	r1, r3
 8001194:	4837      	ldr	r0, [pc, #220]	@ (8001274 <MX_ADC1_Init+0x1a8>)
 8001196:	f016 fbe3 	bl	8017960 <LL_ADC_CommonInit>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC1);
 800119a:	4835      	ldr	r0, [pc, #212]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 800119c:	f7ff fb30 	bl	8000800 <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC1);
 80011a0:	4833      	ldr	r0, [pc, #204]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 80011a2:	f7ff fb3f 	bl	8000824 <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  __IO uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 80011a6:	4b34      	ldr	r3, [pc, #208]	@ (8001278 <MX_ADC1_Init+0x1ac>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	099b      	lsrs	r3, r3, #6
 80011ac:	4a33      	ldr	r2, [pc, #204]	@ (800127c <MX_ADC1_Init+0x1b0>)
 80011ae:	fba2 2303 	umull	r2, r3, r2, r3
 80011b2:	099a      	lsrs	r2, r3, #6
 80011b4:	4613      	mov	r3, r2
 80011b6:	009b      	lsls	r3, r3, #2
 80011b8:	4413      	add	r3, r2
 80011ba:	005b      	lsls	r3, r3, #1
 80011bc:	461a      	mov	r2, r3
 80011be:	4b30      	ldr	r3, [pc, #192]	@ (8001280 <MX_ADC1_Init+0x1b4>)
 80011c0:	fba3 2302 	umull	r2, r3, r3, r2
 80011c4:	08db      	lsrs	r3, r3, #3
 80011c6:	603b      	str	r3, [r7, #0]
  while(wait_loop_index != 0)
 80011c8:	e002      	b.n	80011d0 <MX_ADC1_Init+0x104>
  {
    wait_loop_index--;
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	3b01      	subs	r3, #1
 80011ce:	603b      	str	r3, [r7, #0]
  while(wait_loop_index != 0)
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d1f9      	bne.n	80011ca <MX_ADC1_Init+0xfe>
  }

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_0);
 80011d6:	2201      	movs	r2, #1
 80011d8:	2106      	movs	r1, #6
 80011da:	4825      	ldr	r0, [pc, #148]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 80011dc:	f7ff fa6c 	bl	80006b8 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_0, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 80011e0:	2200      	movs	r2, #0
 80011e2:	2101      	movs	r1, #1
 80011e4:	4822      	ldr	r0, [pc, #136]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 80011e6:	f7ff faa6 	bl	8000736 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_0, LL_ADC_SINGLE_ENDED);
 80011ea:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80011ee:	2101      	movs	r1, #1
 80011f0:	481f      	ldr	r0, [pc, #124]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 80011f2:	f7ff facb 	bl	800078c <LL_ADC_SetChannelSingleDiff>
  LL_ADC_SetChannelPreselection(ADC1, LL_ADC_CHANNEL_0);
 80011f6:	2101      	movs	r1, #1
 80011f8:	481d      	ldr	r0, [pc, #116]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 80011fa:	f7ff fa2a 	bl	8000652 <LL_ADC_SetChannelPreselection>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_1);
 80011fe:	4a21      	ldr	r2, [pc, #132]	@ (8001284 <MX_ADC1_Init+0x1b8>)
 8001200:	210c      	movs	r1, #12
 8001202:	481b      	ldr	r0, [pc, #108]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 8001204:	f7ff fa58 	bl	80006b8 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 8001208:	2200      	movs	r2, #0
 800120a:	491e      	ldr	r1, [pc, #120]	@ (8001284 <MX_ADC1_Init+0x1b8>)
 800120c:	4818      	ldr	r0, [pc, #96]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 800120e:	f7ff fa92 	bl	8000736 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 8001212:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8001216:	491b      	ldr	r1, [pc, #108]	@ (8001284 <MX_ADC1_Init+0x1b8>)
 8001218:	4815      	ldr	r0, [pc, #84]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 800121a:	f7ff fab7 	bl	800078c <LL_ADC_SetChannelSingleDiff>
  LL_ADC_SetChannelPreselection(ADC1, LL_ADC_CHANNEL_1);
 800121e:	4919      	ldr	r1, [pc, #100]	@ (8001284 <MX_ADC1_Init+0x1b8>)
 8001220:	4813      	ldr	r0, [pc, #76]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 8001222:	f7ff fa16 	bl	8000652 <LL_ADC_SetChannelPreselection>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_3, LL_ADC_CHANNEL_3);
 8001226:	4a18      	ldr	r2, [pc, #96]	@ (8001288 <MX_ADC1_Init+0x1bc>)
 8001228:	2112      	movs	r1, #18
 800122a:	4811      	ldr	r0, [pc, #68]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 800122c:	f7ff fa44 	bl	80006b8 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 8001230:	2200      	movs	r2, #0
 8001232:	4915      	ldr	r1, [pc, #84]	@ (8001288 <MX_ADC1_Init+0x1bc>)
 8001234:	480e      	ldr	r0, [pc, #56]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 8001236:	f7ff fa7e 	bl	8000736 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SINGLE_ENDED);
 800123a:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800123e:	4912      	ldr	r1, [pc, #72]	@ (8001288 <MX_ADC1_Init+0x1bc>)
 8001240:	480b      	ldr	r0, [pc, #44]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 8001242:	f7ff faa3 	bl	800078c <LL_ADC_SetChannelSingleDiff>
  LL_ADC_SetChannelPreselection(ADC1, LL_ADC_CHANNEL_3);
 8001246:	4910      	ldr	r1, [pc, #64]	@ (8001288 <MX_ADC1_Init+0x1bc>)
 8001248:	4809      	ldr	r0, [pc, #36]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 800124a:	f7ff fa02 	bl	8000652 <LL_ADC_SetChannelPreselection>
  /* USER CODE BEGIN ADC1_Init 2 */

  LL_ADC_Enable(ADC1);
 800124e:	4808      	ldr	r0, [pc, #32]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 8001250:	f7ff fafc 	bl	800084c <LL_ADC_Enable>
  while (!LL_ADC_IsActiveFlag_ADRDY(ADC1));
 8001254:	bf00      	nop
 8001256:	4806      	ldr	r0, [pc, #24]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 8001258:	f7ff fb0c 	bl	8000874 <LL_ADC_IsActiveFlag_ADRDY>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d0f9      	beq.n	8001256 <MX_ADC1_Init+0x18a>
  /* USER CODE END ADC1_Init 2 */

}
 8001262:	bf00      	nop
 8001264:	bf00      	nop
 8001266:	3750      	adds	r7, #80	@ 0x50
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	58020000 	.word	0x58020000
 8001270:	40022000 	.word	0x40022000
 8001274:	40022300 	.word	0x40022300
 8001278:	24000000 	.word	0x24000000
 800127c:	053e2d63 	.word	0x053e2d63
 8001280:	cccccccd 	.word	0xcccccccd
 8001284:	04300002 	.word	0x04300002
 8001288:	0c900008 	.word	0x0c900008

0800128c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b090      	sub	sp, #64	@ 0x40
 8001290:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8001292:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001296:	2200      	movs	r2, #0
 8001298:	601a      	str	r2, [r3, #0]
 800129a:	605a      	str	r2, [r3, #4]
 800129c:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 800129e:	f107 031c 	add.w	r3, r7, #28
 80012a2:	2200      	movs	r2, #0
 80012a4:	601a      	str	r2, [r3, #0]
 80012a6:	605a      	str	r2, [r3, #4]
 80012a8:	609a      	str	r2, [r3, #8]
 80012aa:	60da      	str	r2, [r3, #12]
 80012ac:	611a      	str	r2, [r3, #16]
 80012ae:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b0:	1d3b      	adds	r3, r7, #4
 80012b2:	2200      	movs	r2, #0
 80012b4:	601a      	str	r2, [r3, #0]
 80012b6:	605a      	str	r2, [r3, #4]
 80012b8:	609a      	str	r2, [r3, #8]
 80012ba:	60da      	str	r2, [r3, #12]
 80012bc:	611a      	str	r2, [r3, #16]
 80012be:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_ADC12);
 80012c0:	2020      	movs	r0, #32
 80012c2:	f7ff fc65 	bl	8000b90 <LL_AHB1_GRP1_EnableClock>

  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOC);
 80012c6:	2004      	movs	r0, #4
 80012c8:	f7ff fc7e 	bl	8000bc8 <LL_AHB4_GRP1_EnableClock>
  /**ADC2 GPIO Configuration
  PC4   ------> ADC2_INP4
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 80012cc:	2310      	movs	r3, #16
 80012ce:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80012d0:	2303      	movs	r3, #3
 80012d2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80012d4:	2300      	movs	r3, #0
 80012d6:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012d8:	1d3b      	adds	r3, r7, #4
 80012da:	4619      	mov	r1, r3
 80012dc:	4834      	ldr	r0, [pc, #208]	@ (80013b0 <MX_ADC2_Init+0x124>)
 80012de:	f016 fce7 	bl	8017cb0 <LL_GPIO_Init>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  LL_ADC_SetOverSamplingScope(ADC2, LL_ADC_OVS_DISABLE);
 80012e2:	2100      	movs	r1, #0
 80012e4:	4833      	ldr	r0, [pc, #204]	@ (80013b4 <MX_ADC2_Init+0x128>)
 80012e6:	f7ff fa75 	bl	80007d4 <LL_ADC_SetOverSamplingScope>
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_16B;
 80012ea:	2300      	movs	r3, #0
 80012ec:	637b      	str	r3, [r7, #52]	@ 0x34
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 80012ee:	2300      	movs	r3, #0
 80012f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  ADC_InitStruct.LeftBitShift = LL_ADC_LEFT_BIT_SHIFT_NONE;
 80012f2:	2300      	movs	r3, #0
 80012f4:	63bb      	str	r3, [r7, #56]	@ 0x38
  LL_ADC_Init(ADC2, &ADC_InitStruct);
 80012f6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80012fa:	4619      	mov	r1, r3
 80012fc:	482d      	ldr	r0, [pc, #180]	@ (80013b4 <MX_ADC2_Init+0x128>)
 80012fe:	f016 fb87 	bl	8017a10 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8001302:	2300      	movs	r3, #0
 8001304:	61fb      	str	r3, [r7, #28]
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 8001306:	2300      	movs	r3, #0
 8001308:	623b      	str	r3, [r7, #32]
  ADC_REG_InitStruct.SequencerDiscont = DISABLE;
 800130a:	2300      	movs	r3, #0
 800130c:	627b      	str	r3, [r7, #36]	@ 0x24
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_CONTINUOUS;
 800130e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001312:	62bb      	str	r3, [r7, #40]	@ 0x28
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_OVERWRITTEN;
 8001314:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001318:	633b      	str	r3, [r7, #48]	@ 0x30
  LL_ADC_REG_Init(ADC2, &ADC_REG_InitStruct);
 800131a:	f107 031c 	add.w	r3, r7, #28
 800131e:	4619      	mov	r1, r3
 8001320:	4824      	ldr	r0, [pc, #144]	@ (80013b4 <MX_ADC2_Init+0x128>)
 8001322:	f016 fba1 	bl	8017a68 <LL_ADC_REG_Init>
  LL_ADC_REG_SetDataTransferMode(ADC2, LL_ADC_REG_DR_TRANSFER);
 8001326:	2100      	movs	r1, #0
 8001328:	4822      	ldr	r0, [pc, #136]	@ (80013b4 <MX_ADC2_Init+0x128>)
 800132a:	f7ff f9f1 	bl	8000710 <LL_ADC_REG_SetDataTransferMode>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC2);
 800132e:	4821      	ldr	r0, [pc, #132]	@ (80013b4 <MX_ADC2_Init+0x128>)
 8001330:	f7ff fa66 	bl	8000800 <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC2);
 8001334:	481f      	ldr	r0, [pc, #124]	@ (80013b4 <MX_ADC2_Init+0x128>)
 8001336:	f7ff fa75 	bl	8000824 <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  __IO uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 800133a:	4b1f      	ldr	r3, [pc, #124]	@ (80013b8 <MX_ADC2_Init+0x12c>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	099b      	lsrs	r3, r3, #6
 8001340:	4a1e      	ldr	r2, [pc, #120]	@ (80013bc <MX_ADC2_Init+0x130>)
 8001342:	fba2 2303 	umull	r2, r3, r2, r3
 8001346:	099a      	lsrs	r2, r3, #6
 8001348:	4613      	mov	r3, r2
 800134a:	009b      	lsls	r3, r3, #2
 800134c:	4413      	add	r3, r2
 800134e:	005b      	lsls	r3, r3, #1
 8001350:	461a      	mov	r2, r3
 8001352:	4b1b      	ldr	r3, [pc, #108]	@ (80013c0 <MX_ADC2_Init+0x134>)
 8001354:	fba3 2302 	umull	r2, r3, r3, r2
 8001358:	08db      	lsrs	r3, r3, #3
 800135a:	603b      	str	r3, [r7, #0]
  while(wait_loop_index != 0)
 800135c:	e002      	b.n	8001364 <MX_ADC2_Init+0xd8>
  {
    wait_loop_index--;
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	3b01      	subs	r3, #1
 8001362:	603b      	str	r3, [r7, #0]
  while(wait_loop_index != 0)
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d1f9      	bne.n	800135e <MX_ADC2_Init+0xd2>
  }

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC2, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_4);
 800136a:	4a16      	ldr	r2, [pc, #88]	@ (80013c4 <MX_ADC2_Init+0x138>)
 800136c:	2106      	movs	r1, #6
 800136e:	4811      	ldr	r0, [pc, #68]	@ (80013b4 <MX_ADC2_Init+0x128>)
 8001370:	f7ff f9a2 	bl	80006b8 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_4, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 8001374:	2200      	movs	r2, #0
 8001376:	4913      	ldr	r1, [pc, #76]	@ (80013c4 <MX_ADC2_Init+0x138>)
 8001378:	480e      	ldr	r0, [pc, #56]	@ (80013b4 <MX_ADC2_Init+0x128>)
 800137a:	f7ff f9dc 	bl	8000736 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC2, LL_ADC_CHANNEL_4, LL_ADC_SINGLE_ENDED);
 800137e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8001382:	4910      	ldr	r1, [pc, #64]	@ (80013c4 <MX_ADC2_Init+0x138>)
 8001384:	480b      	ldr	r0, [pc, #44]	@ (80013b4 <MX_ADC2_Init+0x128>)
 8001386:	f7ff fa01 	bl	800078c <LL_ADC_SetChannelSingleDiff>
  LL_ADC_SetChannelPreselection(ADC2, LL_ADC_CHANNEL_4);
 800138a:	490e      	ldr	r1, [pc, #56]	@ (80013c4 <MX_ADC2_Init+0x138>)
 800138c:	4809      	ldr	r0, [pc, #36]	@ (80013b4 <MX_ADC2_Init+0x128>)
 800138e:	f7ff f960 	bl	8000652 <LL_ADC_SetChannelPreselection>
  /* USER CODE BEGIN ADC2_Init 2 */
  LL_ADC_Enable(ADC2);
 8001392:	4808      	ldr	r0, [pc, #32]	@ (80013b4 <MX_ADC2_Init+0x128>)
 8001394:	f7ff fa5a 	bl	800084c <LL_ADC_Enable>
  while (!LL_ADC_IsActiveFlag_ADRDY(ADC2));
 8001398:	bf00      	nop
 800139a:	4806      	ldr	r0, [pc, #24]	@ (80013b4 <MX_ADC2_Init+0x128>)
 800139c:	f7ff fa6a 	bl	8000874 <LL_ADC_IsActiveFlag_ADRDY>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d0f9      	beq.n	800139a <MX_ADC2_Init+0x10e>
  /* USER CODE END ADC2_Init 2 */

}
 80013a6:	bf00      	nop
 80013a8:	bf00      	nop
 80013aa:	3740      	adds	r7, #64	@ 0x40
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	58020800 	.word	0x58020800
 80013b4:	40022100 	.word	0x40022100
 80013b8:	24000000 	.word	0x24000000
 80013bc:	053e2d63 	.word	0x053e2d63
 80013c0:	cccccccd 	.word	0xcccccccd
 80013c4:	10c00010 	.word	0x10c00010

080013c8 <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 80013cc:	4b2e      	ldr	r3, [pc, #184]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 80013ce:	4a2f      	ldr	r2, [pc, #188]	@ (800148c <MX_FDCAN2_Init+0xc4>)
 80013d0:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80013d2:	4b2d      	ldr	r3, [pc, #180]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 80013d8:	4b2b      	ldr	r3, [pc, #172]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 80013da:	2200      	movs	r2, #0
 80013dc:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 80013de:	4b2a      	ldr	r3, [pc, #168]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 80013e4:	4b28      	ldr	r3, [pc, #160]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 80013ea:	4b27      	ldr	r3, [pc, #156]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 10;
 80013f0:	4b25      	ldr	r3, [pc, #148]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 80013f2:	220a      	movs	r2, #10
 80013f4:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 80013f6:	4b24      	ldr	r3, [pc, #144]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 80013f8:	2201      	movs	r2, #1
 80013fa:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 8;
 80013fc:	4b22      	ldr	r3, [pc, #136]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 80013fe:	2208      	movs	r2, #8
 8001400:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 1;
 8001402:	4b21      	ldr	r3, [pc, #132]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 8001404:	2201      	movs	r2, #1
 8001406:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8001408:	4b1f      	ldr	r3, [pc, #124]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 800140a:	2201      	movs	r2, #1
 800140c:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 800140e:	4b1e      	ldr	r3, [pc, #120]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 8001410:	2201      	movs	r2, #1
 8001412:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8001414:	4b1c      	ldr	r3, [pc, #112]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 8001416:	2201      	movs	r2, #1
 8001418:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 800141a:	4b1b      	ldr	r3, [pc, #108]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 800141c:	2201      	movs	r2, #1
 800141e:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 8001420:	4b19      	ldr	r3, [pc, #100]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 8001422:	2200      	movs	r2, #0
 8001424:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 0;
 8001426:	4b18      	ldr	r3, [pc, #96]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 8001428:	2200      	movs	r2, #0
 800142a:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 1;
 800142c:	4b16      	ldr	r3, [pc, #88]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 800142e:	2201      	movs	r2, #1
 8001430:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 8;
 8001432:	4b15      	ldr	r3, [pc, #84]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 8001434:	2208      	movs	r2, #8
 8001436:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8001438:	4b13      	ldr	r3, [pc, #76]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 800143a:	2204      	movs	r2, #4
 800143c:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 0;
 800143e:	4b12      	ldr	r3, [pc, #72]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 8001440:	2200      	movs	r2, #0
 8001442:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8001444:	4b10      	ldr	r3, [pc, #64]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 8001446:	2204      	movs	r2, #4
 8001448:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 800144a:	4b0f      	ldr	r3, [pc, #60]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 800144c:	2200      	movs	r2, #0
 800144e:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8001450:	4b0d      	ldr	r3, [pc, #52]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 8001452:	2204      	movs	r2, #4
 8001454:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 8001456:	4b0c      	ldr	r3, [pc, #48]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 8001458:	2200      	movs	r2, #0
 800145a:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 800145c:	4b0a      	ldr	r3, [pc, #40]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 800145e:	2200      	movs	r2, #0
 8001460:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 8;
 8001462:	4b09      	ldr	r3, [pc, #36]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 8001464:	2208      	movs	r2, #8
 8001466:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001468:	4b07      	ldr	r3, [pc, #28]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 800146a:	2200      	movs	r2, #0
 800146c:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800146e:	4b06      	ldr	r3, [pc, #24]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 8001470:	2204      	movs	r2, #4
 8001472:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8001474:	4804      	ldr	r0, [pc, #16]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 8001476:	f00e f911 	bl	800f69c <HAL_FDCAN_Init>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <MX_FDCAN2_Init+0xbc>
  {
    Error_Handler();
 8001480:	f000 fb4e 	bl	8001b20 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8001484:	bf00      	nop
 8001486:	bd80      	pop	{r7, pc}
 8001488:	2400024c 	.word	0x2400024c
 800148c:	4000a400 	.word	0x4000a400

08001490 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b0be      	sub	sp, #248	@ 0xf8
 8001494:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */

  /* USER CODE END I2C1_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 8001496:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800149a:	2200      	movs	r2, #0
 800149c:	601a      	str	r2, [r3, #0]
 800149e:	605a      	str	r2, [r3, #4]
 80014a0:	609a      	str	r2, [r3, #8]
 80014a2:	60da      	str	r2, [r3, #12]
 80014a4:	611a      	str	r2, [r3, #16]
 80014a6:	615a      	str	r2, [r3, #20]
 80014a8:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014aa:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 80014ae:	2200      	movs	r2, #0
 80014b0:	601a      	str	r2, [r3, #0]
 80014b2:	605a      	str	r2, [r3, #4]
 80014b4:	609a      	str	r2, [r3, #8]
 80014b6:	60da      	str	r2, [r3, #12]
 80014b8:	611a      	str	r2, [r3, #16]
 80014ba:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014bc:	463b      	mov	r3, r7
 80014be:	22c0      	movs	r2, #192	@ 0xc0
 80014c0:	2100      	movs	r1, #0
 80014c2:	4618      	mov	r0, r3
 80014c4:	f01c ff0e 	bl	801e2e4 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80014c8:	f04f 0208 	mov.w	r2, #8
 80014cc:	f04f 0300 	mov.w	r3, #0
 80014d0:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 80014d4:	2300      	movs	r3, #0
 80014d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014da:	463b      	mov	r3, r7
 80014dc:	4618      	mov	r0, r3
 80014de:	f013 fa53 	bl	8014988 <HAL_RCCEx_PeriphCLKConfig>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80014e8:	f000 fb1a 	bl	8001b20 <Error_Handler>
  }

  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOB);
 80014ec:	2002      	movs	r0, #2
 80014ee:	f7ff fb6b 	bl	8000bc8 <LL_AHB4_GRP1_EnableClock>
  /**I2C1 GPIO Configuration
  PB6   ------> I2C1_SCL
  PB7   ------> I2C1_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 80014f2:	23c0      	movs	r3, #192	@ 0xc0
 80014f4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80014f8:	2302      	movs	r3, #2
 80014fa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80014fe:	2300      	movs	r3, #0
 8001500:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8001504:	2301      	movs	r3, #1
 8001506:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800150a:	2300      	movs	r3, #0
 800150c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8001510:	2304      	movs	r3, #4
 8001512:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001516:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 800151a:	4619      	mov	r1, r3
 800151c:	481b      	ldr	r0, [pc, #108]	@ (800158c <MX_I2C1_Init+0xfc>)
 800151e:	f016 fbc7 	bl	8017cb0 <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 8001522:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8001526:	f7ff fb6b 	bl	8000c00 <LL_APB1_GRP1_EnableClock>

  /* USER CODE END I2C1_Init 1 */

  /** I2C Initialization
  */
  LL_I2C_EnableAutoEndMode(I2C1);
 800152a:	4819      	ldr	r0, [pc, #100]	@ (8001590 <MX_I2C1_Init+0x100>)
 800152c:	f7ff f9fe 	bl	800092c <LL_I2C_EnableAutoEndMode>
  LL_I2C_SetOwnAddress2(I2C1, 0, LL_I2C_OWNADDRESS2_NOMASK);
 8001530:	2200      	movs	r2, #0
 8001532:	2100      	movs	r1, #0
 8001534:	4816      	ldr	r0, [pc, #88]	@ (8001590 <MX_I2C1_Init+0x100>)
 8001536:	f7ff f9d1 	bl	80008dc <LL_I2C_SetOwnAddress2>
  LL_I2C_DisableOwnAddress2(I2C1);
 800153a:	4815      	ldr	r0, [pc, #84]	@ (8001590 <MX_I2C1_Init+0x100>)
 800153c:	f7ff f9e6 	bl	800090c <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C1);
 8001540:	4813      	ldr	r0, [pc, #76]	@ (8001590 <MX_I2C1_Init+0x100>)
 8001542:	f7ff f9ba 	bl	80008ba <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C1);
 8001546:	4812      	ldr	r0, [pc, #72]	@ (8001590 <MX_I2C1_Init+0x100>)
 8001548:	f7ff f9a7 	bl	800089a <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 800154c:	2300      	movs	r3, #0
 800154e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  I2C_InitStruct.Timing = 0x00909FCE;
 8001552:	4b10      	ldr	r3, [pc, #64]	@ (8001594 <MX_I2C1_Init+0x104>)
 8001554:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 8001558:	2300      	movs	r3, #0
 800155a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  I2C_InitStruct.DigitalFilter = 0;
 800155e:	2300      	movs	r3, #0
 8001560:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  I2C_InitStruct.OwnAddress1 = 0;
 8001564:	2300      	movs	r3, #0
 8001566:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 800156a:	2300      	movs	r3, #0
 800156c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8001570:	2300      	movs	r3, #0
 8001572:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  LL_I2C_Init(I2C1, &I2C_InitStruct);
 8001576:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800157a:	4619      	mov	r1, r3
 800157c:	4804      	ldr	r0, [pc, #16]	@ (8001590 <MX_I2C1_Init+0x100>)
 800157e:	f016 fca9 	bl	8017ed4 <LL_I2C_Init>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001582:	bf00      	nop
 8001584:	37f8      	adds	r7, #248	@ 0xf8
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	58020400 	.word	0x58020400
 8001590:	40005400 	.word	0x40005400
 8001594:	00909fce 	.word	0x00909fce

08001598 <MX_SDMMC1_MMC_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_MMC_Init(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	f5ad 7d12 	sub.w	sp, sp, #584	@ 0x248
 800159e:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hmmc1.Instance = SDMMC1;
 80015a0:	4b2b      	ldr	r3, [pc, #172]	@ (8001650 <MX_SDMMC1_MMC_Init+0xb8>)
 80015a2:	4a2c      	ldr	r2, [pc, #176]	@ (8001654 <MX_SDMMC1_MMC_Init+0xbc>)
 80015a4:	601a      	str	r2, [r3, #0]
  hmmc1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 80015a6:	4b2a      	ldr	r3, [pc, #168]	@ (8001650 <MX_SDMMC1_MMC_Init+0xb8>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	605a      	str	r2, [r3, #4]
  hmmc1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80015ac:	4b28      	ldr	r3, [pc, #160]	@ (8001650 <MX_SDMMC1_MMC_Init+0xb8>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	609a      	str	r2, [r3, #8]
  hmmc1.Init.BusWide = SDMMC_BUS_WIDE_8B;
 80015b2:	4b27      	ldr	r3, [pc, #156]	@ (8001650 <MX_SDMMC1_MMC_Init+0xb8>)
 80015b4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80015b8:	60da      	str	r2, [r3, #12]
  hmmc1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80015ba:	4b25      	ldr	r3, [pc, #148]	@ (8001650 <MX_SDMMC1_MMC_Init+0xb8>)
 80015bc:	2200      	movs	r2, #0
 80015be:	611a      	str	r2, [r3, #16]
  hmmc1.Init.ClockDiv = 8;
 80015c0:	4b23      	ldr	r3, [pc, #140]	@ (8001650 <MX_SDMMC1_MMC_Init+0xb8>)
 80015c2:	2208      	movs	r2, #8
 80015c4:	615a      	str	r2, [r3, #20]
  if (HAL_MMC_Init(&hmmc1) != HAL_OK)
 80015c6:	4822      	ldr	r0, [pc, #136]	@ (8001650 <MX_SDMMC1_MMC_Init+0xb8>)
 80015c8:	f00f fbe6 	bl	8010d98 <HAL_MMC_Init>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d001      	beq.n	80015d6 <MX_SDMMC1_MMC_Init+0x3e>
  {
    Error_Handler();
 80015d2:	f000 faa5 	bl	8001b20 <Error_Handler>
  /* USER CODE BEGIN SDMMC1_Init 2 */
	FRESULT res;
	uint8_t work[FF_MAX_SS];
	extern FATFS fs;

	  res = f_mount(&fs, "", 1);
 80015d6:	2201      	movs	r2, #1
 80015d8:	491f      	ldr	r1, [pc, #124]	@ (8001658 <MX_SDMMC1_MMC_Init+0xc0>)
 80015da:	4820      	ldr	r0, [pc, #128]	@ (800165c <MX_SDMMC1_MMC_Init+0xc4>)
 80015dc:	f009 fcf6 	bl	800afcc <f_mount>
 80015e0:	4603      	mov	r3, r0
 80015e2:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247

	  if (res == FR_NO_FILESYSTEM) {
 80015e6:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 80015ea:	2b0d      	cmp	r3, #13
 80015ec:	d117      	bne.n	800161e <MX_SDMMC1_MMC_Init+0x86>
//	      embeddedCliPrint(get_COMM_UART_CliPointer(), "No filesystem found. Formatting eMMC...\r\n");

	      res = f_mkfs("", NULL, work, sizeof(work));
 80015ee:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 80015f2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80015f6:	2100      	movs	r1, #0
 80015f8:	4817      	ldr	r0, [pc, #92]	@ (8001658 <MX_SDMMC1_MMC_Init+0xc0>)
 80015fa:	f00a fe4f 	bl	800c29c <f_mkfs>
 80015fe:	4603      	mov	r3, r0
 8001600:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247
	      if (res == FR_OK) {
 8001604:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 8001608:	2b00      	cmp	r3, #0
 800160a:	d11b      	bne.n	8001644 <MX_SDMMC1_MMC_Init+0xac>
//	          embeddedCliPrint(get_COMM_UART_CliPointer(), "Format success. Mounting...\r\n");
	          res = f_mount(&fs, "", 1);
 800160c:	2201      	movs	r2, #1
 800160e:	4912      	ldr	r1, [pc, #72]	@ (8001658 <MX_SDMMC1_MMC_Init+0xc0>)
 8001610:	4812      	ldr	r0, [pc, #72]	@ (800165c <MX_SDMMC1_MMC_Init+0xc4>)
 8001612:	f009 fcdb 	bl	800afcc <f_mount>
 8001616:	4603      	mov	r3, r0
 8001618:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247
	      embeddedCliPrint(get_COMM_UART_CliPointer(), msg);
	  }

  /* USER CODE END SDMMC1_Init 2 */

}
 800161c:	e012      	b.n	8001644 <MX_SDMMC1_MMC_Init+0xac>
	  else if (res == FR_OK) {
 800161e:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 8001622:	2b00      	cmp	r3, #0
 8001624:	d00e      	beq.n	8001644 <MX_SDMMC1_MMC_Init+0xac>
	      snprintf(msg, sizeof(msg), "f_mount error: %d\r\n", res);
 8001626:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 800162a:	1d38      	adds	r0, r7, #4
 800162c:	4a0c      	ldr	r2, [pc, #48]	@ (8001660 <MX_SDMMC1_MMC_Init+0xc8>)
 800162e:	2140      	movs	r1, #64	@ 0x40
 8001630:	f01c fcc6 	bl	801dfc0 <sniprintf>
	      embeddedCliPrint(get_COMM_UART_CliPointer(), msg);
 8001634:	f002 f860 	bl	80036f8 <get_COMM_UART_CliPointer>
 8001638:	4602      	mov	r2, r0
 800163a:	1d3b      	adds	r3, r7, #4
 800163c:	4619      	mov	r1, r3
 800163e:	4610      	mov	r0, r2
 8001640:	f002 fa04 	bl	8003a4c <embeddedCliPrint>
}
 8001644:	bf00      	nop
 8001646:	f507 7712 	add.w	r7, r7, #584	@ 0x248
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	240002ec 	.word	0x240002ec
 8001654:	52007000 	.word	0x52007000
 8001658:	0801fb8c 	.word	0x0801fb8c
 800165c:	24001e24 	.word	0x24001e24
 8001660:	0801fb90 	.word	0x0801fb90

08001664 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b0c0      	sub	sp, #256	@ 0x100
 8001668:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800166a:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 800166e:	2228      	movs	r2, #40	@ 0x28
 8001670:	2100      	movs	r1, #0
 8001672:	4618      	mov	r0, r3
 8001674:	f01c fe36 	bl	801e2e4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001678:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 800167c:	2200      	movs	r2, #0
 800167e:	601a      	str	r2, [r3, #0]
 8001680:	605a      	str	r2, [r3, #4]
 8001682:	609a      	str	r2, [r3, #8]
 8001684:	60da      	str	r2, [r3, #12]
 8001686:	611a      	str	r2, [r3, #16]
 8001688:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800168a:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800168e:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001692:	4618      	mov	r0, r3
 8001694:	23c0      	movs	r3, #192	@ 0xc0
 8001696:	461a      	mov	r2, r3
 8001698:	2100      	movs	r1, #0
 800169a:	f01c fe23 	bl	801e2e4 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 800169e:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 80016a2:	f5a3 7180 	sub.w	r1, r3, #256	@ 0x100
 80016a6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80016aa:	f04f 0300 	mov.w	r3, #0
 80016ae:	e9c1 2300 	strd	r2, r3, [r1]
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80016b2:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 80016b6:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80016ba:	2200      	movs	r2, #0
 80016bc:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016be:	463b      	mov	r3, r7
 80016c0:	4618      	mov	r0, r3
 80016c2:	f013 f961 	bl	8014988 <HAL_RCCEx_PeriphCLKConfig>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d001      	beq.n	80016d0 <MX_SPI1_Init+0x6c>
  {
    Error_Handler();
 80016cc:	f000 fa28 	bl	8001b20 <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 80016d0:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80016d4:	f7ff fab0 	bl	8000c38 <LL_APB2_GRP1_EnableClock>

  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOG);
 80016d8:	2040      	movs	r0, #64	@ 0x40
 80016da:	f7ff fa75 	bl	8000bc8 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOD);
 80016de:	2008      	movs	r0, #8
 80016e0:	f7ff fa72 	bl	8000bc8 <LL_AHB4_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PG11   ------> SPI1_SCK
  PD7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LVDS_SCK_Pin;
 80016e4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80016e8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80016ec:	2302      	movs	r3, #2
 80016ee:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80016f2:	2300      	movs	r3, #0
 80016f4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80016f8:	2300      	movs	r3, #0
 80016fa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80016fe:	2300      	movs	r3, #0
 8001700:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001704:	2305      	movs	r3, #5
 8001706:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  LL_GPIO_Init(LVDS_SCK_GPIO_Port, &GPIO_InitStruct);
 800170a:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 800170e:	4619      	mov	r1, r3
 8001710:	482a      	ldr	r0, [pc, #168]	@ (80017bc <MX_SPI1_Init+0x158>)
 8001712:	f016 facd 	bl	8017cb0 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LVDS_MOSI_Pin;
 8001716:	2380      	movs	r3, #128	@ 0x80
 8001718:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800171c:	2302      	movs	r3, #2
 800171e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001722:	2300      	movs	r3, #0
 8001724:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001728:	2300      	movs	r3, #0
 800172a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800172e:	2300      	movs	r3, #0
 8001730:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001734:	2305      	movs	r3, #5
 8001736:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  LL_GPIO_Init(LVDS_MOSI_GPIO_Port, &GPIO_InitStruct);
 800173a:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 800173e:	4619      	mov	r1, r3
 8001740:	481f      	ldr	r0, [pc, #124]	@ (80017c0 <MX_SPI1_Init+0x15c>)
 8001742:	f016 fab5 	bl	8017cb0 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_HALF_DUPLEX_TX;
 8001746:	f44f 23c1 	mov.w	r3, #395264	@ 0x60800
 800174a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 800174e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001752:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001756:	2307      	movs	r3, #7
 8001758:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 800175c:	2300      	movs	r3, #0
 800175e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8001762:	2300      	movs	r3, #0
 8001764:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001768:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800176c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV64;
 8001770:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001774:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001778:	2300      	movs	r3, #0
 800177a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 800177e:	2300      	movs	r3, #0
 8001780:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  SPI_InitStruct.CRCPoly = 0x0;
 8001784:	2300      	movs	r3, #0
 8001786:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 800178a:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 800178e:	4619      	mov	r1, r3
 8001790:	480c      	ldr	r0, [pc, #48]	@ (80017c4 <MX_SPI1_Init+0x160>)
 8001792:	f017 ff61 	bl	8019658 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8001796:	2100      	movs	r1, #0
 8001798:	480a      	ldr	r0, [pc, #40]	@ (80017c4 <MX_SPI1_Init+0x160>)
 800179a:	f7ff f8e7 	bl	800096c <LL_SPI_SetStandard>
  LL_SPI_SetFIFOThreshold(SPI1, LL_SPI_FIFO_TH_01DATA);
 800179e:	2100      	movs	r1, #0
 80017a0:	4808      	ldr	r0, [pc, #32]	@ (80017c4 <MX_SPI1_Init+0x160>)
 80017a2:	f7ff f8f6 	bl	8000992 <LL_SPI_SetFIFOThreshold>
  LL_SPI_EnableNSSPulseMgt(SPI1);
 80017a6:	4807      	ldr	r0, [pc, #28]	@ (80017c4 <MX_SPI1_Init+0x160>)
 80017a8:	f7ff f906 	bl	80009b8 <LL_SPI_EnableNSSPulseMgt>
  /* USER CODE BEGIN SPI1_Init 2 */
  LL_SPI_Enable(SPI1);
 80017ac:	4805      	ldr	r0, [pc, #20]	@ (80017c4 <MX_SPI1_Init+0x160>)
 80017ae:	f7ff f8cd 	bl	800094c <LL_SPI_Enable>
  /* USER CODE END SPI1_Init 2 */

}
 80017b2:	bf00      	nop
 80017b4:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	58021800 	.word	0x58021800
 80017c0:	58020c00 	.word	0x58020c00
 80017c4:	40013000 	.word	0x40013000

080017c8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b0c0      	sub	sp, #256	@ 0x100
 80017cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 80017ce:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 80017d2:	2228      	movs	r2, #40	@ 0x28
 80017d4:	2100      	movs	r1, #0
 80017d6:	4618      	mov	r0, r3
 80017d8:	f01c fd84 	bl	801e2e4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017dc:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 80017e0:	2200      	movs	r2, #0
 80017e2:	601a      	str	r2, [r3, #0]
 80017e4:	605a      	str	r2, [r3, #4]
 80017e6:	609a      	str	r2, [r3, #8]
 80017e8:	60da      	str	r2, [r3, #12]
 80017ea:	611a      	str	r2, [r3, #16]
 80017ec:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80017ee:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 80017f2:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80017f6:	4618      	mov	r0, r3
 80017f8:	23c0      	movs	r3, #192	@ 0xc0
 80017fa:	461a      	mov	r2, r3
 80017fc:	2100      	movs	r1, #0
 80017fe:	f01c fd71 	bl	801e2e4 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8001802:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8001806:	f5a3 7180 	sub.w	r1, r3, #256	@ 0x100
 800180a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800180e:	f04f 0300 	mov.w	r3, #0
 8001812:	e9c1 2300 	strd	r2, r3, [r1]
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001816:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800181a:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800181e:	2200      	movs	r2, #0
 8001820:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001822:	463b      	mov	r3, r7
 8001824:	4618      	mov	r0, r3
 8001826:	f013 f8af 	bl	8014988 <HAL_RCCEx_PeriphCLKConfig>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <MX_SPI2_Init+0x6c>
  {
    Error_Handler();
 8001830:	f000 f976 	bl	8001b20 <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8001834:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001838:	f7ff f9e2 	bl	8000c00 <LL_APB1_GRP1_EnableClock>

  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOD);
 800183c:	2008      	movs	r0, #8
 800183e:	f7ff f9c3 	bl	8000bc8 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOC);
 8001842:	2004      	movs	r0, #4
 8001844:	f7ff f9c0 	bl	8000bc8 <LL_AHB4_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PD3   ------> SPI2_SCK
  PC1   ------> SPI2_MOSI
  PC2   ------> SPI2_MISO
  */
  GPIO_InitStruct.Pin = SRAM_SCK_Pin;
 8001848:	2308      	movs	r3, #8
 800184a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800184e:	2302      	movs	r3, #2
 8001850:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001854:	2300      	movs	r3, #0
 8001856:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800185a:	2300      	movs	r3, #0
 800185c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001860:	2300      	movs	r3, #0
 8001862:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001866:	2305      	movs	r3, #5
 8001868:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  LL_GPIO_Init(SRAM_SCK_GPIO_Port, &GPIO_InitStruct);
 800186c:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8001870:	4619      	mov	r1, r3
 8001872:	482a      	ldr	r0, [pc, #168]	@ (800191c <MX_SPI2_Init+0x154>)
 8001874:	f016 fa1c 	bl	8017cb0 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = SRAM_MOSI_Pin|SRAM_MISO_Pin;
 8001878:	2306      	movs	r3, #6
 800187a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800187e:	2302      	movs	r3, #2
 8001880:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001884:	2300      	movs	r3, #0
 8001886:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800188a:	2300      	movs	r3, #0
 800188c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001890:	2300      	movs	r3, #0
 8001892:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001896:	2305      	movs	r3, #5
 8001898:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800189c:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 80018a0:	4619      	mov	r1, r3
 80018a2:	481f      	ldr	r0, [pc, #124]	@ (8001920 <MX_SPI2_Init+0x158>)
 80018a4:	f016 fa04 	bl	8017cb0 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80018a8:	2300      	movs	r3, #0
 80018aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80018ae:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80018b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80018b6:	2307      	movs	r3, #7
 80018b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 80018bc:	2300      	movs	r3, #0
 80018be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 80018c2:	2300      	movs	r3, #0
 80018c4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80018c8:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80018cc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV64;
 80018d0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80018d4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80018d8:	2300      	movs	r3, #0
 80018da:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80018de:	2300      	movs	r3, #0
 80018e0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  SPI_InitStruct.CRCPoly = 0x0;
 80018e4:	2300      	movs	r3, #0
 80018e6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 80018ea:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 80018ee:	4619      	mov	r1, r3
 80018f0:	480c      	ldr	r0, [pc, #48]	@ (8001924 <MX_SPI2_Init+0x15c>)
 80018f2:	f017 feb1 	bl	8019658 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 80018f6:	2100      	movs	r1, #0
 80018f8:	480a      	ldr	r0, [pc, #40]	@ (8001924 <MX_SPI2_Init+0x15c>)
 80018fa:	f7ff f837 	bl	800096c <LL_SPI_SetStandard>
  LL_SPI_SetFIFOThreshold(SPI2, LL_SPI_FIFO_TH_01DATA);
 80018fe:	2100      	movs	r1, #0
 8001900:	4808      	ldr	r0, [pc, #32]	@ (8001924 <MX_SPI2_Init+0x15c>)
 8001902:	f7ff f846 	bl	8000992 <LL_SPI_SetFIFOThreshold>
  LL_SPI_EnableNSSPulseMgt(SPI2);
 8001906:	4807      	ldr	r0, [pc, #28]	@ (8001924 <MX_SPI2_Init+0x15c>)
 8001908:	f7ff f856 	bl	80009b8 <LL_SPI_EnableNSSPulseMgt>
  /* USER CODE BEGIN SPI2_Init 2 */
  LL_SPI_Enable(SPI2);
 800190c:	4805      	ldr	r0, [pc, #20]	@ (8001924 <MX_SPI2_Init+0x15c>)
 800190e:	f7ff f81d 	bl	800094c <LL_SPI_Enable>
  /* USER CODE END SPI2_Init 2 */

}
 8001912:	bf00      	nop
 8001914:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	58020c00 	.word	0x58020c00
 8001920:	58020800 	.word	0x58020800
 8001924:	40003800 	.word	0x40003800

08001928 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b0be      	sub	sp, #248	@ 0xf8
 800192c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART4_Init 0 */

  /* USER CODE END UART4_Init 0 */

  LL_USART_InitTypeDef UART_InitStruct = {0};
 800192e:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8001932:	2220      	movs	r2, #32
 8001934:	2100      	movs	r1, #0
 8001936:	4618      	mov	r0, r3
 8001938:	f01c fcd4 	bl	801e2e4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800193c:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8001940:	2200      	movs	r2, #0
 8001942:	601a      	str	r2, [r3, #0]
 8001944:	605a      	str	r2, [r3, #4]
 8001946:	609a      	str	r2, [r3, #8]
 8001948:	60da      	str	r2, [r3, #12]
 800194a:	611a      	str	r2, [r3, #16]
 800194c:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800194e:	463b      	mov	r3, r7
 8001950:	22c0      	movs	r2, #192	@ 0xc0
 8001952:	2100      	movs	r1, #0
 8001954:	4618      	mov	r0, r3
 8001956:	f01c fcc5 	bl	801e2e4 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 800195a:	f04f 0202 	mov.w	r2, #2
 800195e:	f04f 0300 	mov.w	r3, #0
 8001962:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001966:	2300      	movs	r3, #0
 8001968:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800196a:	463b      	mov	r3, r7
 800196c:	4618      	mov	r0, r3
 800196e:	f013 f80b 	bl	8014988 <HAL_RCCEx_PeriphCLKConfig>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <MX_UART4_Init+0x54>
  {
    Error_Handler();
 8001978:	f000 f8d2 	bl	8001b20 <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART4);
 800197c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8001980:	f7ff f93e 	bl	8000c00 <LL_APB1_GRP1_EnableClock>

  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOA);
 8001984:	2001      	movs	r0, #1
 8001986:	f7ff f91f 	bl	8000bc8 <LL_AHB4_GRP1_EnableClock>
  /**UART4 GPIO Configuration
  PA1   ------> UART4_RX
  PA0   ------> UART4_TX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1|LL_GPIO_PIN_0;
 800198a:	2303      	movs	r3, #3
 800198c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001990:	2302      	movs	r3, #2
 8001992:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001996:	2300      	movs	r3, #0
 8001998:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800199c:	2300      	movs	r3, #0
 800199e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80019a2:	2300      	movs	r3, #0
 80019a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 80019a8:	2308      	movs	r3, #8
 80019aa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ae:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 80019b2:	4619      	mov	r1, r3
 80019b4:	482a      	ldr	r0, [pc, #168]	@ (8001a60 <MX_UART4_Init+0x138>)
 80019b6:	f016 f97b 	bl	8017cb0 <LL_GPIO_Init>

  /* UART4 interrupt Init */
  NVIC_SetPriority(UART4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80019ba:	f7fe fdc1 	bl	8000540 <__NVIC_GetPriorityGrouping>
 80019be:	4603      	mov	r3, r0
 80019c0:	2200      	movs	r2, #0
 80019c2:	2100      	movs	r1, #0
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7fe fe11 	bl	80005ec <NVIC_EncodePriority>
 80019ca:	4603      	mov	r3, r0
 80019cc:	4619      	mov	r1, r3
 80019ce:	2034      	movs	r0, #52	@ 0x34
 80019d0:	f7fe fde2 	bl	8000598 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART4_IRQn);
 80019d4:	2034      	movs	r0, #52	@ 0x34
 80019d6:	f7fe fdc1 	bl	800055c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  UART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 80019da:	2300      	movs	r3, #0
 80019dc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  UART_InitStruct.BaudRate = 115200;
 80019e0:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80019e4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  UART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80019e8:	2300      	movs	r3, #0
 80019ea:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  UART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80019ee:	2300      	movs	r3, #0
 80019f0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  UART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80019f4:	2300      	movs	r3, #0
 80019f6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  UART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80019fa:	230c      	movs	r3, #12
 80019fc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  UART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001a00:	2300      	movs	r3, #0
 8001a02:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  UART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001a06:	2300      	movs	r3, #0
 8001a08:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  LL_USART_Init(UART4, &UART_InitStruct);
 8001a0c:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8001a10:	4619      	mov	r1, r3
 8001a12:	4814      	ldr	r0, [pc, #80]	@ (8001a64 <MX_UART4_Init+0x13c>)
 8001a14:	f017 ff3c 	bl	8019890 <LL_USART_Init>
  LL_USART_DisableFIFO(UART4);
 8001a18:	4812      	ldr	r0, [pc, #72]	@ (8001a64 <MX_UART4_Init+0x13c>)
 8001a1a:	f7fe ffed 	bl	80009f8 <LL_USART_DisableFIFO>
  LL_USART_SetTXFIFOThreshold(UART4, LL_USART_FIFOTHRESHOLD_1_8);
 8001a1e:	2100      	movs	r1, #0
 8001a20:	4810      	ldr	r0, [pc, #64]	@ (8001a64 <MX_UART4_Init+0x13c>)
 8001a22:	f7fe fff9 	bl	8000a18 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(UART4, LL_USART_FIFOTHRESHOLD_1_8);
 8001a26:	2100      	movs	r1, #0
 8001a28:	480e      	ldr	r0, [pc, #56]	@ (8001a64 <MX_UART4_Init+0x13c>)
 8001a2a:	f7ff f81c 	bl	8000a66 <LL_USART_SetRXFIFOThreshold>
  LL_USART_ConfigAsyncMode(UART4);
 8001a2e:	480d      	ldr	r0, [pc, #52]	@ (8001a64 <MX_UART4_Init+0x13c>)
 8001a30:	f7ff f840 	bl	8000ab4 <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType UART4 */

  /* USER CODE END WKUPType UART4 */

  LL_USART_Enable(UART4);
 8001a34:	480b      	ldr	r0, [pc, #44]	@ (8001a64 <MX_UART4_Init+0x13c>)
 8001a36:	f7fe ffcf 	bl	80009d8 <LL_USART_Enable>

  /* Polling UART4 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(UART4))) || (!(LL_USART_IsActiveFlag_REACK(UART4))))
 8001a3a:	bf00      	nop
 8001a3c:	4809      	ldr	r0, [pc, #36]	@ (8001a64 <MX_UART4_Init+0x13c>)
 8001a3e:	f7ff f84f 	bl	8000ae0 <LL_USART_IsActiveFlag_TEACK>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d0f9      	beq.n	8001a3c <MX_UART4_Init+0x114>
 8001a48:	4806      	ldr	r0, [pc, #24]	@ (8001a64 <MX_UART4_Init+0x13c>)
 8001a4a:	f7ff f85d 	bl	8000b08 <LL_USART_IsActiveFlag_REACK>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d0f3      	beq.n	8001a3c <MX_UART4_Init+0x114>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001a54:	bf00      	nop
 8001a56:	bf00      	nop
 8001a58:	37f8      	adds	r7, #248	@ 0xf8
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	58020000 	.word	0x58020000
 8001a64:	40004c00 	.word	0x40004c00

08001a68 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b086      	sub	sp, #24
 8001a6c:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a6e:	463b      	mov	r3, r7
 8001a70:	2200      	movs	r2, #0
 8001a72:	601a      	str	r2, [r3, #0]
 8001a74:	605a      	str	r2, [r3, #4]
 8001a76:	609a      	str	r2, [r3, #8]
 8001a78:	60da      	str	r2, [r3, #12]
 8001a7a:	611a      	str	r2, [r3, #16]
 8001a7c:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOC);
 8001a7e:	2004      	movs	r0, #4
 8001a80:	f7ff f8a2 	bl	8000bc8 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOB);
 8001a84:	2002      	movs	r0, #2
 8001a86:	f7ff f89f 	bl	8000bc8 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOG);
 8001a8a:	2040      	movs	r0, #64	@ 0x40
 8001a8c:	f7ff f89c 	bl	8000bc8 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOD);
 8001a90:	2008      	movs	r0, #8
 8001a92:	f7ff f899 	bl	8000bc8 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOA);
 8001a96:	2001      	movs	r0, #1
 8001a98:	f7ff f896 	bl	8000bc8 <LL_AHB4_GRP1_EnableClock>

  /**/
  LL_GPIO_SetOutputPin(WD_DONE_GPIO_Port, WD_DONE_Pin);
 8001a9c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001aa0:	4814      	ldr	r0, [pc, #80]	@ (8001af4 <MX_GPIO_Init+0x8c>)
 8001aa2:	f7ff f857 	bl	8000b54 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LED_B_Pin|LED_G_Pin);
 8001aa6:	2118      	movs	r1, #24
 8001aa8:	4813      	ldr	r0, [pc, #76]	@ (8001af8 <MX_GPIO_Init+0x90>)
 8001aaa:	f7ff f861 	bl	8000b70 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = WD_DONE_Pin;
 8001aae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ab2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001abc:	2300      	movs	r3, #0
 8001abe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(WD_DONE_GPIO_Port, &GPIO_InitStruct);
 8001ac4:	463b      	mov	r3, r7
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	480a      	ldr	r0, [pc, #40]	@ (8001af4 <MX_GPIO_Init+0x8c>)
 8001aca:	f016 f8f1 	bl	8017cb0 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_B_Pin|LED_G_Pin;
 8001ace:	2318      	movs	r3, #24
 8001ad0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001ada:	2300      	movs	r3, #0
 8001adc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ae2:	463b      	mov	r3, r7
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	4804      	ldr	r0, [pc, #16]	@ (8001af8 <MX_GPIO_Init+0x90>)
 8001ae8:	f016 f8e2 	bl	8017cb0 <LL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001aec:	bf00      	nop
 8001aee:	3718      	adds	r7, #24
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	58020c00 	.word	0x58020c00
 8001af8:	58020000 	.word	0x58020000

08001afc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a04      	ldr	r2, [pc, #16]	@ (8001b1c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d101      	bne.n	8001b12 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001b0e:	f00d fc95 	bl	800f43c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001b12:	bf00      	nop
 8001b14:	3708      	adds	r7, #8
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	40010000 	.word	0x40010000

08001b20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001b24:	b672      	cpsid	i
}
 8001b26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b28:	bf00      	nop
 8001b2a:	e7fd      	b.n	8001b28 <Error_Handler+0x8>

08001b2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b083      	sub	sp, #12
 8001b30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b32:	4b0a      	ldr	r3, [pc, #40]	@ (8001b5c <HAL_MspInit+0x30>)
 8001b34:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001b38:	4a08      	ldr	r2, [pc, #32]	@ (8001b5c <HAL_MspInit+0x30>)
 8001b3a:	f043 0302 	orr.w	r3, r3, #2
 8001b3e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001b42:	4b06      	ldr	r3, [pc, #24]	@ (8001b5c <HAL_MspInit+0x30>)
 8001b44:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001b48:	f003 0302 	and.w	r3, r3, #2
 8001b4c:	607b      	str	r3, [r7, #4]
 8001b4e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b50:	bf00      	nop
 8001b52:	370c      	adds	r7, #12
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr
 8001b5c:	58024400 	.word	0x58024400

08001b60 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b0ba      	sub	sp, #232	@ 0xe8
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b68:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	601a      	str	r2, [r3, #0]
 8001b70:	605a      	str	r2, [r3, #4]
 8001b72:	609a      	str	r2, [r3, #8]
 8001b74:	60da      	str	r2, [r3, #12]
 8001b76:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b78:	f107 0310 	add.w	r3, r7, #16
 8001b7c:	22c0      	movs	r2, #192	@ 0xc0
 8001b7e:	2100      	movs	r1, #0
 8001b80:	4618      	mov	r0, r3
 8001b82:	f01c fbaf 	bl	801e2e4 <memset>
  if(hfdcan->Instance==FDCAN2)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a2b      	ldr	r2, [pc, #172]	@ (8001c38 <HAL_FDCAN_MspInit+0xd8>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d14f      	bne.n	8001c30 <HAL_FDCAN_MspInit+0xd0>

    /* USER CODE END FDCAN2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001b90:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001b94:	f04f 0300 	mov.w	r3, #0
 8001b98:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8001b9c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001ba0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ba4:	f107 0310 	add.w	r3, r7, #16
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f012 feed 	bl	8014988 <HAL_RCCEx_PeriphCLKConfig>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d001      	beq.n	8001bb8 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8001bb4:	f7ff ffb4 	bl	8001b20 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001bb8:	4b20      	ldr	r3, [pc, #128]	@ (8001c3c <HAL_FDCAN_MspInit+0xdc>)
 8001bba:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001bbe:	4a1f      	ldr	r2, [pc, #124]	@ (8001c3c <HAL_FDCAN_MspInit+0xdc>)
 8001bc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bc4:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8001bc8:	4b1c      	ldr	r3, [pc, #112]	@ (8001c3c <HAL_FDCAN_MspInit+0xdc>)
 8001bca:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001bce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bd2:	60fb      	str	r3, [r7, #12]
 8001bd4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bd6:	4b19      	ldr	r3, [pc, #100]	@ (8001c3c <HAL_FDCAN_MspInit+0xdc>)
 8001bd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bdc:	4a17      	ldr	r2, [pc, #92]	@ (8001c3c <HAL_FDCAN_MspInit+0xdc>)
 8001bde:	f043 0302 	orr.w	r3, r3, #2
 8001be2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001be6:	4b15      	ldr	r3, [pc, #84]	@ (8001c3c <HAL_FDCAN_MspInit+0xdc>)
 8001be8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bec:	f003 0302 	and.w	r3, r3, #2
 8001bf0:	60bb      	str	r3, [r7, #8]
 8001bf2:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN2 GPIO Configuration
    PB12     ------> FDCAN2_RX
    PB13     ------> FDCAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001bf4:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001bf8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bfc:	2302      	movs	r3, #2
 8001bfe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c02:	2300      	movs	r3, #0
 8001c04:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8001c0e:	2309      	movs	r3, #9
 8001c10:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c14:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001c18:	4619      	mov	r1, r3
 8001c1a:	4809      	ldr	r0, [pc, #36]	@ (8001c40 <HAL_FDCAN_MspInit+0xe0>)
 8001c1c:	f00e ff0c 	bl	8010a38 <HAL_GPIO_Init>

    /* FDCAN2 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 5, 0);
 8001c20:	2200      	movs	r2, #0
 8001c22:	2105      	movs	r1, #5
 8001c24:	2014      	movs	r0, #20
 8001c26:	f00d fd11 	bl	800f64c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8001c2a:	2014      	movs	r0, #20
 8001c2c:	f00d fd28 	bl	800f680 <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN2_MspInit 1 */

  }

}
 8001c30:	bf00      	nop
 8001c32:	37e8      	adds	r7, #232	@ 0xe8
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	4000a400 	.word	0x4000a400
 8001c3c:	58024400 	.word	0x58024400
 8001c40:	58020400 	.word	0x58020400

08001c44 <HAL_MMC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hmmc: MMC handle pointer
  * @retval None
  */
void HAL_MMC_MspInit(MMC_HandleTypeDef* hmmc)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b0bc      	sub	sp, #240	@ 0xf0
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c4c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001c50:	2200      	movs	r2, #0
 8001c52:	601a      	str	r2, [r3, #0]
 8001c54:	605a      	str	r2, [r3, #4]
 8001c56:	609a      	str	r2, [r3, #8]
 8001c58:	60da      	str	r2, [r3, #12]
 8001c5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c5c:	f107 0318 	add.w	r3, r7, #24
 8001c60:	22c0      	movs	r2, #192	@ 0xc0
 8001c62:	2100      	movs	r1, #0
 8001c64:	4618      	mov	r0, r3
 8001c66:	f01c fb3d 	bl	801e2e4 <memset>
  if(hmmc->Instance==SDMMC1)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4a4b      	ldr	r2, [pc, #300]	@ (8001d9c <HAL_MMC_MspInit+0x158>)
 8001c70:	4293      	cmp	r3, r2
 8001c72:	f040 808f 	bne.w	8001d94 <HAL_MMC_MspInit+0x150>

    /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 8001c76:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001c7a:	f04f 0300 	mov.w	r3, #0
 8001c7e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 8001c82:	2300      	movs	r3, #0
 8001c84:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c86:	f107 0318 	add.w	r3, r7, #24
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f012 fe7c 	bl	8014988 <HAL_RCCEx_PeriphCLKConfig>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d001      	beq.n	8001c9a <HAL_MMC_MspInit+0x56>
    {
      Error_Handler();
 8001c96:	f7ff ff43 	bl	8001b20 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8001c9a:	4b41      	ldr	r3, [pc, #260]	@ (8001da0 <HAL_MMC_MspInit+0x15c>)
 8001c9c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001ca0:	4a3f      	ldr	r2, [pc, #252]	@ (8001da0 <HAL_MMC_MspInit+0x15c>)
 8001ca2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ca6:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8001caa:	4b3d      	ldr	r3, [pc, #244]	@ (8001da0 <HAL_MMC_MspInit+0x15c>)
 8001cac:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001cb0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cb4:	617b      	str	r3, [r7, #20]
 8001cb6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cb8:	4b39      	ldr	r3, [pc, #228]	@ (8001da0 <HAL_MMC_MspInit+0x15c>)
 8001cba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cbe:	4a38      	ldr	r2, [pc, #224]	@ (8001da0 <HAL_MMC_MspInit+0x15c>)
 8001cc0:	f043 0304 	orr.w	r3, r3, #4
 8001cc4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001cc8:	4b35      	ldr	r3, [pc, #212]	@ (8001da0 <HAL_MMC_MspInit+0x15c>)
 8001cca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cce:	f003 0304 	and.w	r3, r3, #4
 8001cd2:	613b      	str	r3, [r7, #16]
 8001cd4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cd6:	4b32      	ldr	r3, [pc, #200]	@ (8001da0 <HAL_MMC_MspInit+0x15c>)
 8001cd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cdc:	4a30      	ldr	r2, [pc, #192]	@ (8001da0 <HAL_MMC_MspInit+0x15c>)
 8001cde:	f043 0302 	orr.w	r3, r3, #2
 8001ce2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ce6:	4b2e      	ldr	r3, [pc, #184]	@ (8001da0 <HAL_MMC_MspInit+0x15c>)
 8001ce8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cec:	f003 0302 	and.w	r3, r3, #2
 8001cf0:	60fb      	str	r3, [r7, #12]
 8001cf2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cf4:	4b2a      	ldr	r3, [pc, #168]	@ (8001da0 <HAL_MMC_MspInit+0x15c>)
 8001cf6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cfa:	4a29      	ldr	r2, [pc, #164]	@ (8001da0 <HAL_MMC_MspInit+0x15c>)
 8001cfc:	f043 0308 	orr.w	r3, r3, #8
 8001d00:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d04:	4b26      	ldr	r3, [pc, #152]	@ (8001da0 <HAL_MMC_MspInit+0x15c>)
 8001d06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d0a:	f003 0308 	and.w	r3, r3, #8
 8001d0e:	60bb      	str	r3, [r7, #8]
 8001d10:	68bb      	ldr	r3, [r7, #8]
    PC8     ------> SDMMC1_D0
    PC9     ------> SDMMC1_D1
    PC7     ------> SDMMC1_D7
    PC6     ------> SDMMC1_D6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_8
 8001d12:	f44f 53fe 	mov.w	r3, #8128	@ 0x1fc0
 8001d16:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                          |GPIO_PIN_9|GPIO_PIN_7|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d20:	2300      	movs	r3, #0
 8001d22:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d26:	2303      	movs	r3, #3
 8001d28:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8001d2c:	230c      	movs	r3, #12
 8001d2e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d32:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001d36:	4619      	mov	r1, r3
 8001d38:	481a      	ldr	r0, [pc, #104]	@ (8001da4 <HAL_MMC_MspInit+0x160>)
 8001d3a:	f00e fe7d 	bl	8010a38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 8001d3e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001d42:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d46:	2302      	movs	r3, #2
 8001d48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d52:	2303      	movs	r3, #3
 8001d54:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8001d58:	230c      	movs	r3, #12
 8001d5a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d5e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001d62:	4619      	mov	r1, r3
 8001d64:	4810      	ldr	r0, [pc, #64]	@ (8001da8 <HAL_MMC_MspInit+0x164>)
 8001d66:	f00e fe67 	bl	8010a38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001d6a:	2304      	movs	r3, #4
 8001d6c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d70:	2302      	movs	r3, #2
 8001d72:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d76:	2300      	movs	r3, #0
 8001d78:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8001d82:	230c      	movs	r3, #12
 8001d84:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d88:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	4807      	ldr	r0, [pc, #28]	@ (8001dac <HAL_MMC_MspInit+0x168>)
 8001d90:	f00e fe52 	bl	8010a38 <HAL_GPIO_Init>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 8001d94:	bf00      	nop
 8001d96:	37f0      	adds	r7, #240	@ 0xf0
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	52007000 	.word	0x52007000
 8001da0:	58024400 	.word	0x58024400
 8001da4:	58020800 	.word	0x58020800
 8001da8:	58020400 	.word	0x58020400
 8001dac:	58020c00 	.word	0x58020c00

08001db0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b08e      	sub	sp, #56	@ 0x38
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2b0f      	cmp	r3, #15
 8001dbc:	d842      	bhi.n	8001e44 <HAL_InitTick+0x94>
   {
     HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	6879      	ldr	r1, [r7, #4]
 8001dc2:	2019      	movs	r0, #25
 8001dc4:	f00d fc42 	bl	800f64c <HAL_NVIC_SetPriority>

     /* Enable the TIM1 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001dc8:	2019      	movs	r0, #25
 8001dca:	f00d fc59 	bl	800f680 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8001dce:	4a23      	ldr	r2, [pc, #140]	@ (8001e5c <HAL_InitTick+0xac>)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001dd4:	4b22      	ldr	r3, [pc, #136]	@ (8001e60 <HAL_InitTick+0xb0>)
 8001dd6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001dda:	4a21      	ldr	r2, [pc, #132]	@ (8001e60 <HAL_InitTick+0xb0>)
 8001ddc:	f043 0301 	orr.w	r3, r3, #1
 8001de0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001de4:	4b1e      	ldr	r3, [pc, #120]	@ (8001e60 <HAL_InitTick+0xb0>)
 8001de6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001dea:	f003 0301 	and.w	r3, r3, #1
 8001dee:	60bb      	str	r3, [r7, #8]
 8001df0:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001df2:	f107 020c 	add.w	r2, r7, #12
 8001df6:	f107 0310 	add.w	r3, r7, #16
 8001dfa:	4611      	mov	r1, r2
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f012 fd81 	bl	8014904 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001e02:	f012 fd69 	bl	80148d8 <HAL_RCC_GetPCLK2Freq>
 8001e06:	6378      	str	r0, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001e08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e0a:	4a16      	ldr	r2, [pc, #88]	@ (8001e64 <HAL_InitTick+0xb4>)
 8001e0c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e10:	0c9b      	lsrs	r3, r3, #18
 8001e12:	3b01      	subs	r3, #1
 8001e14:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001e16:	4b14      	ldr	r3, [pc, #80]	@ (8001e68 <HAL_InitTick+0xb8>)
 8001e18:	4a14      	ldr	r2, [pc, #80]	@ (8001e6c <HAL_InitTick+0xbc>)
 8001e1a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001e1c:	4b12      	ldr	r3, [pc, #72]	@ (8001e68 <HAL_InitTick+0xb8>)
 8001e1e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001e22:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001e24:	4a10      	ldr	r2, [pc, #64]	@ (8001e68 <HAL_InitTick+0xb8>)
 8001e26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e28:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001e2a:	4b0f      	ldr	r3, [pc, #60]	@ (8001e68 <HAL_InitTick+0xb8>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e30:	4b0d      	ldr	r3, [pc, #52]	@ (8001e68 <HAL_InitTick+0xb8>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001e36:	480c      	ldr	r0, [pc, #48]	@ (8001e68 <HAL_InitTick+0xb8>)
 8001e38:	f015 faa4 	bl	8017384 <HAL_TIM_Base_Init>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d107      	bne.n	8001e52 <HAL_InitTick+0xa2>
 8001e42:	e001      	b.n	8001e48 <HAL_InitTick+0x98>
    return HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	e005      	b.n	8001e54 <HAL_InitTick+0xa4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001e48:	4807      	ldr	r0, [pc, #28]	@ (8001e68 <HAL_InitTick+0xb8>)
 8001e4a:	f015 fafd 	bl	8017448 <HAL_TIM_Base_Start_IT>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	e000      	b.n	8001e54 <HAL_InitTick+0xa4>
  }

  /* Return function status */
  return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3738      	adds	r7, #56	@ 0x38
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	240000d8 	.word	0x240000d8
 8001e60:	58024400 	.word	0x58024400
 8001e64:	431bde83 	.word	0x431bde83
 8001e68:	24000564 	.word	0x24000564
 8001e6c:	40010000 	.word	0x40010000

08001e70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e74:	bf00      	nop
 8001e76:	e7fd      	b.n	8001e74 <NMI_Handler+0x4>

08001e78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e7c:	bf00      	nop
 8001e7e:	e7fd      	b.n	8001e7c <HardFault_Handler+0x4>

08001e80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e80:	b480      	push	{r7}
 8001e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e84:	bf00      	nop
 8001e86:	e7fd      	b.n	8001e84 <MemManage_Handler+0x4>

08001e88 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e8c:	bf00      	nop
 8001e8e:	e7fd      	b.n	8001e8c <BusFault_Handler+0x4>

08001e90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e94:	bf00      	nop
 8001e96:	e7fd      	b.n	8001e94 <UsageFault_Handler+0x4>

08001e98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e9c:	bf00      	nop
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr

08001ea6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ea6:	b580      	push	{r7, lr}
 8001ea8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 1 */
//	#if (INCLUDE_xTaskGetSchedulerState == 1 )
//	  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
//	  {
//	#endif /* INCLUDE_xTaskGetSchedulerState */
	  xPortSysTickHandler();
 8001eaa:	f006 f98d 	bl	80081c8 <xPortSysTickHandler>
//	#if (INCLUDE_xTaskGetSchedulerState == 1 )
//	  }
//	#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE END SysTick_IRQn 1 */
}
 8001eae:	bf00      	nop
 8001eb0:	bd80      	pop	{r7, pc}
	...

08001eb4 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8001eb8:	4802      	ldr	r0, [pc, #8]	@ (8001ec4 <FDCAN2_IT0_IRQHandler+0x10>)
 8001eba:	f00e f8af 	bl	801001c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 8001ebe:	bf00      	nop
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	2400024c 	.word	0x2400024c

08001ec8 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001ecc:	4802      	ldr	r0, [pc, #8]	@ (8001ed8 <TIM1_UP_IRQHandler+0x10>)
 8001ece:	f015 fb33 	bl	8017538 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001ed2:	bf00      	nop
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	24000564 	.word	0x24000564

08001edc <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
	UART_Driver_ISR(UART4);
 8001ee0:	4802      	ldr	r0, [pc, #8]	@ (8001eec <UART4_IRQHandler+0x10>)
 8001ee2:	f000 fbce 	bl	8002682 <UART_Driver_ISR>
  /* USER CODE END UART4_IRQn 0 */
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001ee6:	bf00      	nop
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	40004c00 	.word	0x40004c00

08001ef0 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8001ef4:	4802      	ldr	r0, [pc, #8]	@ (8001f00 <OTG_HS_IRQHandler+0x10>)
 8001ef6:	f010 fb56 	bl	80125a6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8001efa:	bf00      	nop
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	240453ec 	.word	0x240453ec

08001f04 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
  return 1;
 8001f08:	2301      	movs	r3, #1
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f12:	4770      	bx	lr

08001f14 <_kill>:

int _kill(int pid, int sig)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
 8001f1c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f1e:	f01c fa71 	bl	801e404 <__errno>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2216      	movs	r2, #22
 8001f26:	601a      	str	r2, [r3, #0]
  return -1;
 8001f28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	3708      	adds	r7, #8
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}

08001f34 <_exit>:

void _exit (int status)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f3c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f40:	6878      	ldr	r0, [r7, #4]
 8001f42:	f7ff ffe7 	bl	8001f14 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f46:	bf00      	nop
 8001f48:	e7fd      	b.n	8001f46 <_exit+0x12>

08001f4a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f4a:	b580      	push	{r7, lr}
 8001f4c:	b086      	sub	sp, #24
 8001f4e:	af00      	add	r7, sp, #0
 8001f50:	60f8      	str	r0, [r7, #12]
 8001f52:	60b9      	str	r1, [r7, #8]
 8001f54:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f56:	2300      	movs	r3, #0
 8001f58:	617b      	str	r3, [r7, #20]
 8001f5a:	e00a      	b.n	8001f72 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f5c:	f3af 8000 	nop.w
 8001f60:	4601      	mov	r1, r0
 8001f62:	68bb      	ldr	r3, [r7, #8]
 8001f64:	1c5a      	adds	r2, r3, #1
 8001f66:	60ba      	str	r2, [r7, #8]
 8001f68:	b2ca      	uxtb	r2, r1
 8001f6a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	3301      	adds	r3, #1
 8001f70:	617b      	str	r3, [r7, #20]
 8001f72:	697a      	ldr	r2, [r7, #20]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	429a      	cmp	r2, r3
 8001f78:	dbf0      	blt.n	8001f5c <_read+0x12>
  }

  return len;
 8001f7a:	687b      	ldr	r3, [r7, #4]
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	3718      	adds	r7, #24
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}

08001f84 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b086      	sub	sp, #24
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	60f8      	str	r0, [r7, #12]
 8001f8c:	60b9      	str	r1, [r7, #8]
 8001f8e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f90:	2300      	movs	r3, #0
 8001f92:	617b      	str	r3, [r7, #20]
 8001f94:	e009      	b.n	8001faa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	1c5a      	adds	r2, r3, #1
 8001f9a:	60ba      	str	r2, [r7, #8]
 8001f9c:	781b      	ldrb	r3, [r3, #0]
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	3301      	adds	r3, #1
 8001fa8:	617b      	str	r3, [r7, #20]
 8001faa:	697a      	ldr	r2, [r7, #20]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	429a      	cmp	r2, r3
 8001fb0:	dbf1      	blt.n	8001f96 <_write+0x12>
  }
  return len;
 8001fb2:	687b      	ldr	r3, [r7, #4]
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3718      	adds	r7, #24
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}

08001fbc <_close>:

int _close(int file)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b083      	sub	sp, #12
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001fc4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	370c      	adds	r7, #12
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr

08001fd4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b083      	sub	sp, #12
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001fe4:	605a      	str	r2, [r3, #4]
  return 0;
 8001fe6:	2300      	movs	r3, #0
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	370c      	adds	r7, #12
 8001fec:	46bd      	mov	sp, r7
 8001fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff2:	4770      	bx	lr

08001ff4 <_isatty>:

int _isatty(int file)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ffc:	2301      	movs	r3, #1
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	370c      	adds	r7, #12
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr

0800200a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800200a:	b480      	push	{r7}
 800200c:	b085      	sub	sp, #20
 800200e:	af00      	add	r7, sp, #0
 8002010:	60f8      	str	r0, [r7, #12]
 8002012:	60b9      	str	r1, [r7, #8]
 8002014:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002016:	2300      	movs	r3, #0
}
 8002018:	4618      	mov	r0, r3
 800201a:	3714      	adds	r7, #20
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr

08002024 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b086      	sub	sp, #24
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800202c:	4a14      	ldr	r2, [pc, #80]	@ (8002080 <_sbrk+0x5c>)
 800202e:	4b15      	ldr	r3, [pc, #84]	@ (8002084 <_sbrk+0x60>)
 8002030:	1ad3      	subs	r3, r2, r3
 8002032:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002034:	697b      	ldr	r3, [r7, #20]
 8002036:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002038:	4b13      	ldr	r3, [pc, #76]	@ (8002088 <_sbrk+0x64>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d102      	bne.n	8002046 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002040:	4b11      	ldr	r3, [pc, #68]	@ (8002088 <_sbrk+0x64>)
 8002042:	4a12      	ldr	r2, [pc, #72]	@ (800208c <_sbrk+0x68>)
 8002044:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002046:	4b10      	ldr	r3, [pc, #64]	@ (8002088 <_sbrk+0x64>)
 8002048:	681a      	ldr	r2, [r3, #0]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	4413      	add	r3, r2
 800204e:	693a      	ldr	r2, [r7, #16]
 8002050:	429a      	cmp	r2, r3
 8002052:	d207      	bcs.n	8002064 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002054:	f01c f9d6 	bl	801e404 <__errno>
 8002058:	4603      	mov	r3, r0
 800205a:	220c      	movs	r2, #12
 800205c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800205e:	f04f 33ff 	mov.w	r3, #4294967295
 8002062:	e009      	b.n	8002078 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002064:	4b08      	ldr	r3, [pc, #32]	@ (8002088 <_sbrk+0x64>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800206a:	4b07      	ldr	r3, [pc, #28]	@ (8002088 <_sbrk+0x64>)
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	4413      	add	r3, r2
 8002072:	4a05      	ldr	r2, [pc, #20]	@ (8002088 <_sbrk+0x64>)
 8002074:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002076:	68fb      	ldr	r3, [r7, #12]
}
 8002078:	4618      	mov	r0, r3
 800207a:	3718      	adds	r7, #24
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}
 8002080:	24080000 	.word	0x24080000
 8002084:	00000400 	.word	0x00000400
 8002088:	240005b0 	.word	0x240005b0
 800208c:	24045c40 	.word	0x24045c40

08002090 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002090:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80020cc <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8002094:	f7fe fa3a 	bl	800050c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002098:	f7fe f98a 	bl	80003b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800209c:	480c      	ldr	r0, [pc, #48]	@ (80020d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800209e:	490d      	ldr	r1, [pc, #52]	@ (80020d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80020a0:	4a0d      	ldr	r2, [pc, #52]	@ (80020d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80020a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020a4:	e002      	b.n	80020ac <LoopCopyDataInit>

080020a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020aa:	3304      	adds	r3, #4

080020ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020b0:	d3f9      	bcc.n	80020a6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020b2:	4a0a      	ldr	r2, [pc, #40]	@ (80020dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80020b4:	4c0a      	ldr	r4, [pc, #40]	@ (80020e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80020b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020b8:	e001      	b.n	80020be <LoopFillZerobss>

080020ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020bc:	3204      	adds	r2, #4

080020be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020c0:	d3fb      	bcc.n	80020ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80020c2:	f01c f9a5 	bl	801e410 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80020c6:	f7fe fecb 	bl	8000e60 <main>
  bx  lr
 80020ca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80020cc:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80020d0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80020d4:	24000230 	.word	0x24000230
  ldr r2, =_sidata
 80020d8:	0802fed8 	.word	0x0802fed8
  ldr r2, =_sbss
 80020dc:	24000230 	.word	0x24000230
  ldr r4, =_ebss
 80020e0:	24045c3c 	.word	0x24045c3c

080020e4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80020e4:	e7fe      	b.n	80020e4 <ADC3_IRQHandler>
	...

080020e8 <LL_ADC_REG_StartConversion>:
{
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	689a      	ldr	r2, [r3, #8]
 80020f4:	4b05      	ldr	r3, [pc, #20]	@ (800210c <LL_ADC_REG_StartConversion+0x24>)
 80020f6:	4013      	ands	r3, r2
 80020f8:	f043 0204 	orr.w	r2, r3, #4
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	609a      	str	r2, [r3, #8]
}
 8002100:	bf00      	nop
 8002102:	370c      	adds	r7, #12
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr
 800210c:	7fffffc0 	.word	0x7fffffc0

08002110 <LL_ADC_REG_ReadConversionData16>:
{
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211c:	b29b      	uxth	r3, r3
}
 800211e:	4618      	mov	r0, r3
 8002120:	370c      	adds	r7, #12
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr

0800212a <LL_ADC_IsActiveFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_IsActiveFlag_EOC
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(const ADC_TypeDef *ADCx)
{
 800212a:	b480      	push	{r7}
 800212c:	b083      	sub	sp, #12
 800212e:	af00      	add	r7, sp, #0
 8002130:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f003 0304 	and.w	r3, r3, #4
 800213a:	2b04      	cmp	r3, #4
 800213c:	d101      	bne.n	8002142 <LL_ADC_IsActiveFlag_EOC+0x18>
 800213e:	2301      	movs	r3, #1
 8002140:	e000      	b.n	8002144 <LL_ADC_IsActiveFlag_EOC+0x1a>
 8002142:	2300      	movs	r3, #0
}
 8002144:	4618      	mov	r0, r3
 8002146:	370c      	adds	r7, #12
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr

08002150 <LL_ADC_ClearFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_ClearFlag_EOC
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
{
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2204      	movs	r2, #4
 800215c:	601a      	str	r2, [r3, #0]
}
 800215e:	bf00      	nop
 8002160:	370c      	adds	r7, #12
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr
	...

0800216c <ADC2_Read>:

uint16_t live_buf[3];
uint16_t live_buf_2;

uint16_t ADC2_Read()
{
 800216c:	b580      	push	{r7, lr}
 800216e:	af00      	add	r7, sp, #0

    LL_ADC_ClearFlag_EOC(ADC2);
 8002170:	480d      	ldr	r0, [pc, #52]	@ (80021a8 <ADC2_Read+0x3c>)
 8002172:	f7ff ffed 	bl	8002150 <LL_ADC_ClearFlag_EOC>
    LL_ADC_REG_StartConversion(ADC2);
 8002176:	480c      	ldr	r0, [pc, #48]	@ (80021a8 <ADC2_Read+0x3c>)
 8002178:	f7ff ffb6 	bl	80020e8 <LL_ADC_REG_StartConversion>

    while (!LL_ADC_IsActiveFlag_EOC(ADC2));
 800217c:	bf00      	nop
 800217e:	480a      	ldr	r0, [pc, #40]	@ (80021a8 <ADC2_Read+0x3c>)
 8002180:	f7ff ffd3 	bl	800212a <LL_ADC_IsActiveFlag_EOC>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d0f9      	beq.n	800217e <ADC2_Read+0x12>
    LL_ADC_ClearFlag_EOC(ADC2);
 800218a:	4807      	ldr	r0, [pc, #28]	@ (80021a8 <ADC2_Read+0x3c>)
 800218c:	f7ff ffe0 	bl	8002150 <LL_ADC_ClearFlag_EOC>

    live_buf_2 = LL_ADC_REG_ReadConversionData16(ADC2);
 8002190:	4805      	ldr	r0, [pc, #20]	@ (80021a8 <ADC2_Read+0x3c>)
 8002192:	f7ff ffbd 	bl	8002110 <LL_ADC_REG_ReadConversionData16>
 8002196:	4603      	mov	r3, r0
 8002198:	461a      	mov	r2, r3
 800219a:	4b04      	ldr	r3, [pc, #16]	@ (80021ac <ADC2_Read+0x40>)
 800219c:	801a      	strh	r2, [r3, #0]

    return live_buf_2;
 800219e:	4b03      	ldr	r3, [pc, #12]	@ (80021ac <ADC2_Read+0x40>)
 80021a0:	881b      	ldrh	r3, [r3, #0]
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	40022100 	.word	0x40022100
 80021ac:	240005ba 	.word	0x240005ba

080021b0 <ADC1_ReadIndex>:

uint16_t ADC1_ReadIndex(uint8_t index)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b084      	sub	sp, #16
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	4603      	mov	r3, r0
 80021b8:	71fb      	strb	r3, [r7, #7]

    LL_ADC_ClearFlag_EOC(ADC1);
 80021ba:	481d      	ldr	r0, [pc, #116]	@ (8002230 <ADC1_ReadIndex+0x80>)
 80021bc:	f7ff ffc8 	bl	8002150 <LL_ADC_ClearFlag_EOC>
//    LL_ADC_ClearFlag_EOS(ADC1);
    LL_ADC_REG_StartConversion(ADC1);
 80021c0:	481b      	ldr	r0, [pc, #108]	@ (8002230 <ADC1_ReadIndex+0x80>)
 80021c2:	f7ff ff91 	bl	80020e8 <LL_ADC_REG_StartConversion>

    for (int i = 0; i < 3; i++) {
 80021c6:	2300      	movs	r3, #0
 80021c8:	60fb      	str	r3, [r7, #12]
 80021ca:	e015      	b.n	80021f8 <ADC1_ReadIndex+0x48>
        while (!LL_ADC_IsActiveFlag_EOC(ADC1));
 80021cc:	bf00      	nop
 80021ce:	4818      	ldr	r0, [pc, #96]	@ (8002230 <ADC1_ReadIndex+0x80>)
 80021d0:	f7ff ffab 	bl	800212a <LL_ADC_IsActiveFlag_EOC>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d0f9      	beq.n	80021ce <ADC1_ReadIndex+0x1e>
        LL_ADC_ClearFlag_EOC(ADC1);
 80021da:	4815      	ldr	r0, [pc, #84]	@ (8002230 <ADC1_ReadIndex+0x80>)
 80021dc:	f7ff ffb8 	bl	8002150 <LL_ADC_ClearFlag_EOC>
        live_buf[i] = LL_ADC_REG_ReadConversionData16(ADC1);
 80021e0:	4813      	ldr	r0, [pc, #76]	@ (8002230 <ADC1_ReadIndex+0x80>)
 80021e2:	f7ff ff95 	bl	8002110 <LL_ADC_REG_ReadConversionData16>
 80021e6:	4603      	mov	r3, r0
 80021e8:	4619      	mov	r1, r3
 80021ea:	4a12      	ldr	r2, [pc, #72]	@ (8002234 <ADC1_ReadIndex+0x84>)
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < 3; i++) {
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	3301      	adds	r3, #1
 80021f6:	60fb      	str	r3, [r7, #12]
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	2b02      	cmp	r3, #2
 80021fc:	dde6      	ble.n	80021cc <ADC1_ReadIndex+0x1c>
    }
//    while (!LL_ADC_IsActiveFlag_EOS(ADC1));
//    LL_ADC_ClearFlag_EOS(ADC1);

    switch (index) {
 80021fe:	79fb      	ldrb	r3, [r7, #7]
 8002200:	2b03      	cmp	r3, #3
 8002202:	d00c      	beq.n	800221e <ADC1_ReadIndex+0x6e>
 8002204:	2b03      	cmp	r3, #3
 8002206:	dc0d      	bgt.n	8002224 <ADC1_ReadIndex+0x74>
 8002208:	2b01      	cmp	r3, #1
 800220a:	d002      	beq.n	8002212 <ADC1_ReadIndex+0x62>
 800220c:	2b02      	cmp	r3, #2
 800220e:	d003      	beq.n	8002218 <ADC1_ReadIndex+0x68>
 8002210:	e008      	b.n	8002224 <ADC1_ReadIndex+0x74>
        case 1: return live_buf[0]; // INP0
 8002212:	4b08      	ldr	r3, [pc, #32]	@ (8002234 <ADC1_ReadIndex+0x84>)
 8002214:	881b      	ldrh	r3, [r3, #0]
 8002216:	e007      	b.n	8002228 <ADC1_ReadIndex+0x78>
        case 2: return live_buf[1]; // INP1
 8002218:	4b06      	ldr	r3, [pc, #24]	@ (8002234 <ADC1_ReadIndex+0x84>)
 800221a:	885b      	ldrh	r3, [r3, #2]
 800221c:	e004      	b.n	8002228 <ADC1_ReadIndex+0x78>
        case 3: return live_buf[2]; // INP3
 800221e:	4b05      	ldr	r3, [pc, #20]	@ (8002234 <ADC1_ReadIndex+0x84>)
 8002220:	889b      	ldrh	r3, [r3, #4]
 8002222:	e001      	b.n	8002228 <ADC1_ReadIndex+0x78>
        default: return 0xFFFF; // invalid
 8002224:	f64f 73ff 	movw	r3, #65535	@ 0xffff
    }
}
 8002228:	4618      	mov	r0, r3
 800222a:	3710      	adds	r7, #16
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}
 8002230:	40022000 	.word	0x40022000
 8002234:	240005b4 	.word	0x240005b4

08002238 <LL_SPI_StartMasterTransfer>:
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_CSTART);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	601a      	str	r2, [r3, #0]
}
 800224c:	bf00      	nop
 800224e:	370c      	adds	r7, #12
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr

08002258 <LL_SPI_IsActiveFlag_TXP>:
  * @rmtoll SR           TXP           LL_SPI_IsActiveFlag_TXP
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0)
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXP(const SPI_TypeDef *SPIx)
{
 8002258:	b480      	push	{r7}
 800225a:	b083      	sub	sp, #12
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXP) == (SPI_SR_TXP)) ? 1UL : 0UL);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	695b      	ldr	r3, [r3, #20]
 8002264:	f003 0302 	and.w	r3, r3, #2
 8002268:	2b02      	cmp	r3, #2
 800226a:	d101      	bne.n	8002270 <LL_SPI_IsActiveFlag_TXP+0x18>
 800226c:	2301      	movs	r3, #1
 800226e:	e000      	b.n	8002272 <LL_SPI_IsActiveFlag_TXP+0x1a>
 8002270:	2300      	movs	r3, #0
}
 8002272:	4618      	mov	r0, r3
 8002274:	370c      	adds	r7, #12
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr

0800227e <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData 0..0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 800227e:	b480      	push	{r7}
 8002280:	b083      	sub	sp, #12
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
 8002286:	460b      	mov	r3, r1
 8002288:	70fb      	strb	r3, [r7, #3]
  *((__IO uint8_t *)&SPIx->TXDR) = TxData;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	3320      	adds	r3, #32
 800228e:	78fa      	ldrb	r2, [r7, #3]
 8002290:	701a      	strb	r2, [r3, #0]
}
 8002292:	bf00      	nop
 8002294:	370c      	adds	r7, #12
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr

0800229e <SPI_Transmit>:
#include "stm32h7xx_ll_spi.h"
#include "stm32h7xx_ll_gpio.h"
#include "stm32h7xx_ll_bus.h"


void SPI_Transmit(SPI_TypeDef *SPIx, const uint8_t data){
 800229e:	b580      	push	{r7, lr}
 80022a0:	b082      	sub	sp, #8
 80022a2:	af00      	add	r7, sp, #0
 80022a4:	6078      	str	r0, [r7, #4]
 80022a6:	460b      	mov	r3, r1
 80022a8:	70fb      	strb	r3, [r7, #3]
	while (!LL_SPI_IsActiveFlag_TXP(SPIx));
 80022aa:	bf00      	nop
 80022ac:	6878      	ldr	r0, [r7, #4]
 80022ae:	f7ff ffd3 	bl	8002258 <LL_SPI_IsActiveFlag_TXP>
 80022b2:	4603      	mov	r3, r0
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d0f9      	beq.n	80022ac <SPI_Transmit+0xe>
	LL_SPI_TransmitData8(SPIx, data);
 80022b8:	78fb      	ldrb	r3, [r7, #3]
 80022ba:	4619      	mov	r1, r3
 80022bc:	6878      	ldr	r0, [r7, #4]
 80022be:	f7ff ffde 	bl	800227e <LL_SPI_TransmitData8>
	LL_SPI_StartMasterTransfer(SPIx);
 80022c2:	6878      	ldr	r0, [r7, #4]
 80022c4:	f7ff ffb8 	bl	8002238 <LL_SPI_StartMasterTransfer>
}
 80022c8:	bf00      	nop
 80022ca:	3708      	adds	r7, #8
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}

080022d0 <LL_USART_IsActiveFlag_FE>:
{
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	69db      	ldr	r3, [r3, #28]
 80022dc:	f003 0302 	and.w	r3, r3, #2
 80022e0:	2b02      	cmp	r3, #2
 80022e2:	d101      	bne.n	80022e8 <LL_USART_IsActiveFlag_FE+0x18>
 80022e4:	2301      	movs	r3, #1
 80022e6:	e000      	b.n	80022ea <LL_USART_IsActiveFlag_FE+0x1a>
 80022e8:	2300      	movs	r3, #0
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	370c      	adds	r7, #12
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr

080022f6 <LL_USART_IsActiveFlag_NE>:
{
 80022f6:	b480      	push	{r7}
 80022f8:	b083      	sub	sp, #12
 80022fa:	af00      	add	r7, sp, #0
 80022fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	69db      	ldr	r3, [r3, #28]
 8002302:	f003 0304 	and.w	r3, r3, #4
 8002306:	2b04      	cmp	r3, #4
 8002308:	d101      	bne.n	800230e <LL_USART_IsActiveFlag_NE+0x18>
 800230a:	2301      	movs	r3, #1
 800230c:	e000      	b.n	8002310 <LL_USART_IsActiveFlag_NE+0x1a>
 800230e:	2300      	movs	r3, #0
}
 8002310:	4618      	mov	r0, r3
 8002312:	370c      	adds	r7, #12
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr

0800231c <LL_USART_IsActiveFlag_ORE>:
{
 800231c:	b480      	push	{r7}
 800231e:	b083      	sub	sp, #12
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	69db      	ldr	r3, [r3, #28]
 8002328:	f003 0308 	and.w	r3, r3, #8
 800232c:	2b08      	cmp	r3, #8
 800232e:	d101      	bne.n	8002334 <LL_USART_IsActiveFlag_ORE+0x18>
 8002330:	2301      	movs	r3, #1
 8002332:	e000      	b.n	8002336 <LL_USART_IsActiveFlag_ORE+0x1a>
 8002334:	2300      	movs	r3, #0
}
 8002336:	4618      	mov	r0, r3
 8002338:	370c      	adds	r7, #12
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr

08002342 <LL_USART_IsActiveFlag_RXNE_RXFNE>:
{
 8002342:	b480      	push	{r7}
 8002344:	b083      	sub	sp, #12
 8002346:	af00      	add	r7, sp, #0
 8002348:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	69db      	ldr	r3, [r3, #28]
 800234e:	f003 0320 	and.w	r3, r3, #32
 8002352:	2b20      	cmp	r3, #32
 8002354:	d101      	bne.n	800235a <LL_USART_IsActiveFlag_RXNE_RXFNE+0x18>
 8002356:	2301      	movs	r3, #1
 8002358:	e000      	b.n	800235c <LL_USART_IsActiveFlag_RXNE_RXFNE+0x1a>
 800235a:	2300      	movs	r3, #0
}
 800235c:	4618      	mov	r0, r3
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr

08002368 <LL_USART_IsActiveFlag_TXE_TXFNF>:
{
 8002368:	b480      	push	{r7}
 800236a:	b083      	sub	sp, #12
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	69db      	ldr	r3, [r3, #28]
 8002374:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002378:	2b80      	cmp	r3, #128	@ 0x80
 800237a:	d101      	bne.n	8002380 <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 800237c:	2301      	movs	r3, #1
 800237e:	e000      	b.n	8002382 <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 8002380:	2300      	movs	r3, #0
}
 8002382:	4618      	mov	r0, r3
 8002384:	370c      	adds	r7, #12
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr

0800238e <LL_USART_ClearFlag_FE>:
  * @rmtoll ICR          FECF          LL_USART_ClearFlag_FE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_FE(USART_TypeDef *USARTx)
{
 800238e:	b480      	push	{r7}
 8002390:	b083      	sub	sp, #12
 8002392:	af00      	add	r7, sp, #0
 8002394:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_FECF);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2202      	movs	r2, #2
 800239a:	621a      	str	r2, [r3, #32]
}
 800239c:	bf00      	nop
 800239e:	370c      	adds	r7, #12
 80023a0:	46bd      	mov	sp, r7
 80023a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a6:	4770      	bx	lr

080023a8 <LL_USART_ClearFlag_NE>:
  * @rmtoll ICR          NECF          LL_USART_ClearFlag_NE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_NE(USART_TypeDef *USARTx)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b083      	sub	sp, #12
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_NECF);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2204      	movs	r2, #4
 80023b4:	621a      	str	r2, [r3, #32]
}
 80023b6:	bf00      	nop
 80023b8:	370c      	adds	r7, #12
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr

080023c2 <LL_USART_ClearFlag_ORE>:
  * @rmtoll ICR          ORECF         LL_USART_ClearFlag_ORE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx)
{
 80023c2:	b480      	push	{r7}
 80023c4:	b083      	sub	sp, #12
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2208      	movs	r2, #8
 80023ce:	621a      	str	r2, [r3, #32]
}
 80023d0:	bf00      	nop
 80023d2:	370c      	adds	r7, #12
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr

080023dc <LL_USART_EnableIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_EnableIT_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE_RXFNE(USART_TypeDef *USARTx)
{
 80023dc:	b480      	push	{r7}
 80023de:	b089      	sub	sp, #36	@ 0x24
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	e853 3f00 	ldrex	r3, [r3]
 80023ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	f043 0320 	orr.w	r3, r3, #32
 80023f6:	61fb      	str	r3, [r7, #28]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	69fa      	ldr	r2, [r7, #28]
 80023fc:	61ba      	str	r2, [r7, #24]
 80023fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002400:	6979      	ldr	r1, [r7, #20]
 8002402:	69ba      	ldr	r2, [r7, #24]
 8002404:	e841 2300 	strex	r3, r2, [r1]
 8002408:	613b      	str	r3, [r7, #16]
   return(result);
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d1e9      	bne.n	80023e4 <LL_USART_EnableIT_RXNE_RXFNE+0x8>
}
 8002410:	bf00      	nop
 8002412:	bf00      	nop
 8002414:	3724      	adds	r7, #36	@ 0x24
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr

0800241e <LL_USART_EnableIT_TXE_TXFNF>:
  * @rmtoll CR1         TXEIE_TXFNFIE  LL_USART_EnableIT_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_TXE_TXFNF(USART_TypeDef *USARTx)
{
 800241e:	b480      	push	{r7}
 8002420:	b089      	sub	sp, #36	@ 0x24
 8002422:	af00      	add	r7, sp, #0
 8002424:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	e853 3f00 	ldrex	r3, [r3]
 8002430:	60bb      	str	r3, [r7, #8]
   return(result);
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002438:	61fb      	str	r3, [r7, #28]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	69fa      	ldr	r2, [r7, #28]
 800243e:	61ba      	str	r2, [r7, #24]
 8002440:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002442:	6979      	ldr	r1, [r7, #20]
 8002444:	69ba      	ldr	r2, [r7, #24]
 8002446:	e841 2300 	strex	r3, r2, [r1]
 800244a:	613b      	str	r3, [r7, #16]
   return(result);
 800244c:	693b      	ldr	r3, [r7, #16]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d1e9      	bne.n	8002426 <LL_USART_EnableIT_TXE_TXFNF+0x8>
}
 8002452:	bf00      	nop
 8002454:	bf00      	nop
 8002456:	3724      	adds	r7, #36	@ 0x24
 8002458:	46bd      	mov	sp, r7
 800245a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245e:	4770      	bx	lr

08002460 <LL_USART_DisableIT_TXE_TXFNF>:
  * @rmtoll CR1        TXEIE_TXFNFIE  LL_USART_DisableIT_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_TXE_TXFNF(USART_TypeDef *USARTx)
{
 8002460:	b480      	push	{r7}
 8002462:	b089      	sub	sp, #36	@ 0x24
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	e853 3f00 	ldrex	r3, [r3]
 8002472:	60bb      	str	r3, [r7, #8]
   return(result);
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800247a:	61fb      	str	r3, [r7, #28]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	69fa      	ldr	r2, [r7, #28]
 8002480:	61ba      	str	r2, [r7, #24]
 8002482:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002484:	6979      	ldr	r1, [r7, #20]
 8002486:	69ba      	ldr	r2, [r7, #24]
 8002488:	e841 2300 	strex	r3, r2, [r1]
 800248c:	613b      	str	r3, [r7, #16]
   return(result);
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d1e9      	bne.n	8002468 <LL_USART_DisableIT_TXE_TXFNF+0x8>
}
 8002494:	bf00      	nop
 8002496:	bf00      	nop
 8002498:	3724      	adds	r7, #36	@ 0x24
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr

080024a2 <LL_USART_IsEnabledIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_IsEnabledIT_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE_RXFNE(const USART_TypeDef *USARTx)
{
 80024a2:	b480      	push	{r7}
 80024a4:	b083      	sub	sp, #12
 80024a6:	af00      	add	r7, sp, #0
 80024a8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1UL : 0UL);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f003 0320 	and.w	r3, r3, #32
 80024b2:	2b20      	cmp	r3, #32
 80024b4:	d101      	bne.n	80024ba <LL_USART_IsEnabledIT_RXNE_RXFNE+0x18>
 80024b6:	2301      	movs	r3, #1
 80024b8:	e000      	b.n	80024bc <LL_USART_IsEnabledIT_RXNE_RXFNE+0x1a>
 80024ba:	2300      	movs	r3, #0
}
 80024bc:	4618      	mov	r0, r3
 80024be:	370c      	adds	r7, #12
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr

080024c8 <LL_USART_IsEnabledIT_TXE_TXFNF>:
  * @rmtoll CR1         TXEIE_TXFNFIE  LL_USART_IsEnabledIT_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXE_TXFNF(const USART_TypeDef *USARTx)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b083      	sub	sp, #12
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE) == (USART_CR1_TXEIE_TXFNFIE)) ? 1UL : 0UL);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024d8:	2b80      	cmp	r3, #128	@ 0x80
 80024da:	d101      	bne.n	80024e0 <LL_USART_IsEnabledIT_TXE_TXFNF+0x18>
 80024dc:	2301      	movs	r3, #1
 80024de:	e000      	b.n	80024e2 <LL_USART_IsEnabledIT_TXE_TXFNF+0x1a>
 80024e0:	2300      	movs	r3, #0
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	370c      	adds	r7, #12
 80024e6:	46bd      	mov	sp, r7
 80024e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ec:	4770      	bx	lr

080024ee <LL_USART_ReceiveData8>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
 80024ee:	b480      	push	{r7}
 80024f0:	b083      	sub	sp, #12
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024fa:	b2db      	uxtb	r3, r3
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	370c      	adds	r7, #12
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr

08002508 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8002508:	b480      	push	{r7}
 800250a:	b083      	sub	sp, #12
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
 8002510:	460b      	mov	r3, r1
 8002512:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8002514:	78fa      	ldrb	r2, [r7, #3]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800251a:	bf00      	nop
 800251c:	370c      	adds	r7, #12
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr
	...

08002528 <UART_Driver_Get>:
/*************************************************
 *                  HELPER                       *
 *************************************************/

static UART_Driver_t *UART_Driver_Get(USART_TypeDef *uart)
{
 8002528:	b480      	push	{r7}
 800252a:	b085      	sub	sp, #20
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < UART_DRIVER_COUNT; i++)
 8002530:	2300      	movs	r3, #0
 8002532:	60fb      	str	r3, [r7, #12]
 8002534:	e013      	b.n	800255e <UART_Driver_Get+0x36>
    {
        if (uart_drivers[i].uart == uart)
 8002536:	4a0f      	ldr	r2, [pc, #60]	@ (8002574 <UART_Driver_Get+0x4c>)
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	2164      	movs	r1, #100	@ 0x64
 800253c:	fb01 f303 	mul.w	r3, r1, r3
 8002540:	4413      	add	r3, r2
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	687a      	ldr	r2, [r7, #4]
 8002546:	429a      	cmp	r2, r3
 8002548:	d106      	bne.n	8002558 <UART_Driver_Get+0x30>
        {
            return &uart_drivers[i];
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	2264      	movs	r2, #100	@ 0x64
 800254e:	fb02 f303 	mul.w	r3, r2, r3
 8002552:	4a08      	ldr	r2, [pc, #32]	@ (8002574 <UART_Driver_Get+0x4c>)
 8002554:	4413      	add	r3, r2
 8002556:	e006      	b.n	8002566 <UART_Driver_Get+0x3e>
    for (int i = 0; i < UART_DRIVER_COUNT; i++)
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	3301      	adds	r3, #1
 800255c:	60fb      	str	r3, [r7, #12]
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	2b00      	cmp	r3, #0
 8002562:	dde8      	ble.n	8002536 <UART_Driver_Get+0xe>
        }
    }
    return NULL;
 8002564:	2300      	movs	r3, #0
}
 8002566:	4618      	mov	r0, r3
 8002568:	3714      	adds	r7, #20
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr
 8002572:	bf00      	nop
 8002574:	24000008 	.word	0x24000008

08002578 <UART_Driver_Init>:
/*************************************************
 *                    Init                       *
 *************************************************/

Std_ReturnType UART_Driver_Init(void)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af02      	add	r7, sp, #8
    RingBuffer_Create(&uart_drivers[0].rx_buffer, 1, "UART4_RX", uart4_rx_data, UART6_BUFFER_SIZE);
 800257e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002582:	9300      	str	r3, [sp, #0]
 8002584:	4b0a      	ldr	r3, [pc, #40]	@ (80025b0 <UART_Driver_Init+0x38>)
 8002586:	4a0b      	ldr	r2, [pc, #44]	@ (80025b4 <UART_Driver_Init+0x3c>)
 8002588:	2101      	movs	r1, #1
 800258a:	480b      	ldr	r0, [pc, #44]	@ (80025b8 <UART_Driver_Init+0x40>)
 800258c:	f00c fe3a 	bl	800f204 <RingBuffer_Create>
    RingBuffer_Create(&uart_drivers[0].tx_buffer, 2, "UART4_TX", uart4_tx_data, UART6_BUFFER_SIZE);
 8002590:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002594:	9300      	str	r3, [sp, #0]
 8002596:	4b09      	ldr	r3, [pc, #36]	@ (80025bc <UART_Driver_Init+0x44>)
 8002598:	4a09      	ldr	r2, [pc, #36]	@ (80025c0 <UART_Driver_Init+0x48>)
 800259a:	2102      	movs	r1, #2
 800259c:	4809      	ldr	r0, [pc, #36]	@ (80025c4 <UART_Driver_Init+0x4c>)
 800259e:	f00c fe31 	bl	800f204 <RingBuffer_Create>

//    LL_USART_EnableIT_ERROR(UART4);
    LL_USART_EnableIT_RXNE(UART4);
 80025a2:	4809      	ldr	r0, [pc, #36]	@ (80025c8 <UART_Driver_Init+0x50>)
 80025a4:	f7ff ff1a 	bl	80023dc <LL_USART_EnableIT_RXNE_RXFNE>

    return E_OK;
 80025a8:	2300      	movs	r3, #0
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	240005bc 	.word	0x240005bc
 80025b4:	0801fba4 	.word	0x0801fba4
 80025b8:	2400000c 	.word	0x2400000c
 80025bc:	240009bc 	.word	0x240009bc
 80025c0:	0801fbb0 	.word	0x0801fbb0
 80025c4:	2400003c 	.word	0x2400003c
 80025c8:	40004c00 	.word	0x40004c00

080025cc <UART_Driver_Read>:
/*************************************************
 *                     API                       *
 *************************************************/

int UART_Driver_Read(USART_TypeDef *uart)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
    UART_Driver_t *driver = UART_Driver_Get(uart);
 80025d4:	6878      	ldr	r0, [r7, #4]
 80025d6:	f7ff ffa7 	bl	8002528 <UART_Driver_Get>
 80025da:	60f8      	str	r0, [r7, #12]
    if (driver == NULL)
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d102      	bne.n	80025e8 <UART_Driver_Read+0x1c>
        return -1;
 80025e2:	f04f 33ff 	mov.w	r3, #4294967295
 80025e6:	e00e      	b.n	8002606 <UART_Driver_Read+0x3a>

    RingBufElement data;
    if (RingBuffer_Get(&driver->rx_buffer, &data))
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	3304      	adds	r3, #4
 80025ec:	f107 020b 	add.w	r2, r7, #11
 80025f0:	4611      	mov	r1, r2
 80025f2:	4618      	mov	r0, r3
 80025f4:	f00c fe7f 	bl	800f2f6 <RingBuffer_Get>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d001      	beq.n	8002602 <UART_Driver_Read+0x36>
    {
        return data;
 80025fe:	7afb      	ldrb	r3, [r7, #11]
 8002600:	e001      	b.n	8002606 <UART_Driver_Read+0x3a>
    }
    return -1;
 8002602:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002606:	4618      	mov	r0, r3
 8002608:	3710      	adds	r7, #16
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}

0800260e <UART_Driver_Write>:

void UART_Driver_Write(USART_TypeDef *uart, uint8_t data)
{
 800260e:	b580      	push	{r7, lr}
 8002610:	b084      	sub	sp, #16
 8002612:	af00      	add	r7, sp, #0
 8002614:	6078      	str	r0, [r7, #4]
 8002616:	460b      	mov	r3, r1
 8002618:	70fb      	strb	r3, [r7, #3]
    UART_Driver_t *driver = UART_Driver_Get(uart);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f7ff ff84 	bl	8002528 <UART_Driver_Get>
 8002620:	60f8      	str	r0, [r7, #12]
    if (driver == NULL)
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d011      	beq.n	800264c <UART_Driver_Write+0x3e>
        return;

    while (!RingBuffer_Put(&driver->tx_buffer, data))
 8002628:	bf00      	nop
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	3334      	adds	r3, #52	@ 0x34
 800262e:	78fa      	ldrb	r2, [r7, #3]
 8002630:	4611      	mov	r1, r2
 8002632:	4618      	mov	r0, r3
 8002634:	f00c fe19 	bl	800f26a <RingBuffer_Put>
 8002638:	4603      	mov	r3, r0
 800263a:	f083 0301 	eor.w	r3, r3, #1
 800263e:	b2db      	uxtb	r3, r3
 8002640:	2b00      	cmp	r3, #0
 8002642:	d1f2      	bne.n	800262a <UART_Driver_Write+0x1c>
    {
        // vTaskDelay(pdMS_TO_TICKS(1));
    }
    LL_USART_EnableIT_TXE(uart);
 8002644:	6878      	ldr	r0, [r7, #4]
 8002646:	f7ff feea 	bl	800241e <LL_USART_EnableIT_TXE_TXFNF>
 800264a:	e000      	b.n	800264e <UART_Driver_Write+0x40>
        return;
 800264c:	bf00      	nop
}
 800264e:	3710      	adds	r7, #16
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}

08002654 <UART_Driver_IsDataAvailable>:
        str++;
    }
}

_Bool UART_Driver_IsDataAvailable(USART_TypeDef *uart)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b084      	sub	sp, #16
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
    UART_Driver_t *driver = UART_Driver_Get(uart);
 800265c:	6878      	ldr	r0, [r7, #4]
 800265e:	f7ff ff63 	bl	8002528 <UART_Driver_Get>
 8002662:	60f8      	str	r0, [r7, #12]
    if (driver == NULL)
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d101      	bne.n	800266e <UART_Driver_IsDataAvailable+0x1a>
        return false;
 800266a:	2300      	movs	r3, #0
 800266c:	e005      	b.n	800267a <UART_Driver_IsDataAvailable+0x26>

    return RingBuffer_IsDataAvailable(&driver->rx_buffer);
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	3304      	adds	r3, #4
 8002672:	4618      	mov	r0, r3
 8002674:	f00c fe80 	bl	800f378 <RingBuffer_IsDataAvailable>
 8002678:	4603      	mov	r3, r0
}
 800267a:	4618      	mov	r0, r3
 800267c:	3710      	adds	r7, #16
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}

08002682 <UART_Driver_ISR>:
    UART_Driver_FlushRx(uart);
    UART_Driver_FlushTx(uart);
}

void UART_Driver_ISR(USART_TypeDef *uart)
{
 8002682:	b580      	push	{r7, lr}
 8002684:	b084      	sub	sp, #16
 8002686:	af00      	add	r7, sp, #0
 8002688:	6078      	str	r0, [r7, #4]
    UART_Driver_t *driver = UART_Driver_Get(uart);
 800268a:	6878      	ldr	r0, [r7, #4]
 800268c:	f7ff ff4c 	bl	8002528 <UART_Driver_Get>
 8002690:	60f8      	str	r0, [r7, #12]
    if (driver == NULL)
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d053      	beq.n	8002740 <UART_Driver_ISR+0xbe>
        return;

    if ((LL_USART_IsActiveFlag_RXNE(uart) != RESET) &&
 8002698:	6878      	ldr	r0, [r7, #4]
 800269a:	f7ff fe52 	bl	8002342 <LL_USART_IsActiveFlag_RXNE_RXFNE>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d02c      	beq.n	80026fe <UART_Driver_ISR+0x7c>
        (LL_USART_IsEnabledIT_RXNE(uart) != RESET))
 80026a4:	6878      	ldr	r0, [r7, #4]
 80026a6:	f7ff fefc 	bl	80024a2 <LL_USART_IsEnabledIT_RXNE_RXFNE>
 80026aa:	4603      	mov	r3, r0
    if ((LL_USART_IsActiveFlag_RXNE(uart) != RESET) &&
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d026      	beq.n	80026fe <UART_Driver_ISR+0x7c>
    {
        uint8_t data = LL_USART_ReceiveData8(uart);
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	f7ff ff1c 	bl	80024ee <LL_USART_ReceiveData8>
 80026b6:	4603      	mov	r3, r0
 80026b8:	72fb      	strb	r3, [r7, #11]

        if (LL_USART_IsActiveFlag_ORE(uart))
 80026ba:	6878      	ldr	r0, [r7, #4]
 80026bc:	f7ff fe2e 	bl	800231c <LL_USART_IsActiveFlag_ORE>
 80026c0:	4603      	mov	r3, r0
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d002      	beq.n	80026cc <UART_Driver_ISR+0x4a>
        {
            LL_USART_ClearFlag_ORE(uart);
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	f7ff fe7b 	bl	80023c2 <LL_USART_ClearFlag_ORE>
        }
        if (LL_USART_IsActiveFlag_FE(uart))
 80026cc:	6878      	ldr	r0, [r7, #4]
 80026ce:	f7ff fdff 	bl	80022d0 <LL_USART_IsActiveFlag_FE>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d002      	beq.n	80026de <UART_Driver_ISR+0x5c>
        {
            LL_USART_ClearFlag_FE(uart);
 80026d8:	6878      	ldr	r0, [r7, #4]
 80026da:	f7ff fe58 	bl	800238e <LL_USART_ClearFlag_FE>
        }
        if (LL_USART_IsActiveFlag_NE(uart))
 80026de:	6878      	ldr	r0, [r7, #4]
 80026e0:	f7ff fe09 	bl	80022f6 <LL_USART_IsActiveFlag_NE>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d002      	beq.n	80026f0 <UART_Driver_ISR+0x6e>
        {
            LL_USART_ClearFlag_NE(uart);
 80026ea:	6878      	ldr	r0, [r7, #4]
 80026ec:	f7ff fe5c 	bl	80023a8 <LL_USART_ClearFlag_NE>
        }
        RingBuffer_Put(&driver->rx_buffer, data);
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	3304      	adds	r3, #4
 80026f4:	7afa      	ldrb	r2, [r7, #11]
 80026f6:	4611      	mov	r1, r2
 80026f8:	4618      	mov	r0, r3
 80026fa:	f00c fdb6 	bl	800f26a <RingBuffer_Put>
    }

    if ((LL_USART_IsActiveFlag_TXE(uart) != RESET) &&
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f7ff fe32 	bl	8002368 <LL_USART_IsActiveFlag_TXE_TXFNF>
 8002704:	4603      	mov	r3, r0
 8002706:	2b00      	cmp	r3, #0
 8002708:	d01b      	beq.n	8002742 <UART_Driver_ISR+0xc0>
        (LL_USART_IsEnabledIT_TXE(uart) != RESET))
 800270a:	6878      	ldr	r0, [r7, #4]
 800270c:	f7ff fedc 	bl	80024c8 <LL_USART_IsEnabledIT_TXE_TXFNF>
 8002710:	4603      	mov	r3, r0
    if ((LL_USART_IsActiveFlag_TXE(uart) != RESET) &&
 8002712:	2b00      	cmp	r3, #0
 8002714:	d015      	beq.n	8002742 <UART_Driver_ISR+0xc0>
    {
        uint8_t tx_data;
        if (RingBuffer_Get(&driver->tx_buffer, &tx_data))
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	3334      	adds	r3, #52	@ 0x34
 800271a:	f107 020a 	add.w	r2, r7, #10
 800271e:	4611      	mov	r1, r2
 8002720:	4618      	mov	r0, r3
 8002722:	f00c fde8 	bl	800f2f6 <RingBuffer_Get>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d005      	beq.n	8002738 <UART_Driver_ISR+0xb6>
        {
            LL_USART_TransmitData8(uart, tx_data);
 800272c:	7abb      	ldrb	r3, [r7, #10]
 800272e:	4619      	mov	r1, r3
 8002730:	6878      	ldr	r0, [r7, #4]
 8002732:	f7ff fee9 	bl	8002508 <LL_USART_TransmitData8>
 8002736:	e004      	b.n	8002742 <UART_Driver_ISR+0xc0>
        }
        else
        {
            LL_USART_DisableIT_TXE(uart);
 8002738:	6878      	ldr	r0, [r7, #4]
 800273a:	f7ff fe91 	bl	8002460 <LL_USART_DisableIT_TXE_TXFNF>
 800273e:	e000      	b.n	8002742 <UART_Driver_ISR+0xc0>
        return;
 8002740:	bf00      	nop
        }
    }
}
 8002742:	3710      	adds	r7, #16
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}

08002748 <CDC_RingBuffer_Init>:
/*************************************************
 *                 Function Define               *
 *************************************************/

void CDC_RingBuffer_Init(void)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af02      	add	r7, sp, #8
	RingBuffer_Create(&cdcTxRingBuffer, 3, "CDC_TX", cdcTxBuffer, CDC_TX_RING_BUFFER_SIZE);
 800274e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002752:	9300      	str	r3, [sp, #0]
 8002754:	4b08      	ldr	r3, [pc, #32]	@ (8002778 <CDC_RingBuffer_Init+0x30>)
 8002756:	4a09      	ldr	r2, [pc, #36]	@ (800277c <CDC_RingBuffer_Init+0x34>)
 8002758:	2103      	movs	r1, #3
 800275a:	4809      	ldr	r0, [pc, #36]	@ (8002780 <CDC_RingBuffer_Init+0x38>)
 800275c:	f00c fd52 	bl	800f204 <RingBuffer_Create>
    RingBuffer_Create(&cdcRxRingBuffer, 4, "CDC_RX", cdcRxBuffer, CDC_RX_RING_BUFFER_SIZE);
 8002760:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002764:	9300      	str	r3, [sp, #0]
 8002766:	4b07      	ldr	r3, [pc, #28]	@ (8002784 <CDC_RingBuffer_Init+0x3c>)
 8002768:	4a07      	ldr	r2, [pc, #28]	@ (8002788 <CDC_RingBuffer_Init+0x40>)
 800276a:	2104      	movs	r1, #4
 800276c:	4807      	ldr	r0, [pc, #28]	@ (800278c <CDC_RingBuffer_Init+0x44>)
 800276e:	f00c fd49 	bl	800f204 <RingBuffer_Create>
}
 8002772:	bf00      	nop
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}
 8002778:	240015ec 	.word	0x240015ec
 800277c:	0801fbbc 	.word	0x0801fbbc
 8002780:	24001dec 	.word	0x24001dec
 8002784:	24000dbc 	.word	0x24000dbc
 8002788:	0801fbc4 	.word	0x0801fbc4
 800278c:	240015bc 	.word	0x240015bc

08002790 <CDC_TX_RingBuffer_Put>:
/*************************************************/
static _Bool CDC_TX_RingBuffer_Put(uint8_t data)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b082      	sub	sp, #8
 8002794:	af00      	add	r7, sp, #0
 8002796:	4603      	mov	r3, r0
 8002798:	71fb      	strb	r3, [r7, #7]
    return RingBuffer_Put(&cdcTxRingBuffer, data);
 800279a:	79fb      	ldrb	r3, [r7, #7]
 800279c:	4619      	mov	r1, r3
 800279e:	4804      	ldr	r0, [pc, #16]	@ (80027b0 <CDC_TX_RingBuffer_Put+0x20>)
 80027a0:	f00c fd63 	bl	800f26a <RingBuffer_Put>
 80027a4:	4603      	mov	r3, r0
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3708      	adds	r7, #8
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	24001dec 	.word	0x24001dec

080027b4 <CDC_RX_RingBuffer_Put>:

static _Bool CDC_RX_RingBuffer_Put(uint8_t data)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b082      	sub	sp, #8
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	4603      	mov	r3, r0
 80027bc:	71fb      	strb	r3, [r7, #7]
    return RingBuffer_Put(&cdcRxRingBuffer, data);
 80027be:	79fb      	ldrb	r3, [r7, #7]
 80027c0:	4619      	mov	r1, r3
 80027c2:	4804      	ldr	r0, [pc, #16]	@ (80027d4 <CDC_RX_RingBuffer_Put+0x20>)
 80027c4:	f00c fd51 	bl	800f26a <RingBuffer_Put>
 80027c8:	4603      	mov	r3, r0
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	3708      	adds	r7, #8
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	240015bc 	.word	0x240015bc

080027d8 <CDC_TX_RingBuffer_PutBuffer>:
/*************************************************/
uint32_t CDC_TX_RingBuffer_PutBuffer(const uint8_t* data, uint32_t len)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b084      	sub	sp, #16
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
 80027e0:	6039      	str	r1, [r7, #0]
    uint32_t count = 0;
 80027e2:	2300      	movs	r3, #0
 80027e4:	60fb      	str	r3, [r7, #12]
    for(uint32_t i = 0; i < len; i++)
 80027e6:	2300      	movs	r3, #0
 80027e8:	60bb      	str	r3, [r7, #8]
 80027ea:	e00f      	b.n	800280c <CDC_TX_RingBuffer_PutBuffer+0x34>
    {
        if(CDC_TX_RingBuffer_Put(data[i]))
 80027ec:	687a      	ldr	r2, [r7, #4]
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	4413      	add	r3, r2
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	4618      	mov	r0, r3
 80027f6:	f7ff ffcb 	bl	8002790 <CDC_TX_RingBuffer_Put>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d002      	beq.n	8002806 <CDC_TX_RingBuffer_PutBuffer+0x2e>
        {
            count++;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	3301      	adds	r3, #1
 8002804:	60fb      	str	r3, [r7, #12]
    for(uint32_t i = 0; i < len; i++)
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	3301      	adds	r3, #1
 800280a:	60bb      	str	r3, [r7, #8]
 800280c:	68ba      	ldr	r2, [r7, #8]
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	429a      	cmp	r2, r3
 8002812:	d3eb      	bcc.n	80027ec <CDC_TX_RingBuffer_PutBuffer+0x14>
        }
    }
    return count;
 8002814:	68fb      	ldr	r3, [r7, #12]
}
 8002816:	4618      	mov	r0, r3
 8002818:	3710      	adds	r7, #16
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}

0800281e <CDC_RX_RingBuffer_PutBuffer>:

uint32_t CDC_RX_RingBuffer_PutBuffer(uint8_t* data, uint32_t len)
{
 800281e:	b580      	push	{r7, lr}
 8002820:	b084      	sub	sp, #16
 8002822:	af00      	add	r7, sp, #0
 8002824:	6078      	str	r0, [r7, #4]
 8002826:	6039      	str	r1, [r7, #0]
    uint32_t count = 0;
 8002828:	2300      	movs	r3, #0
 800282a:	60fb      	str	r3, [r7, #12]
    for(uint32_t i = 0; i < len; i++)
 800282c:	2300      	movs	r3, #0
 800282e:	60bb      	str	r3, [r7, #8]
 8002830:	e00f      	b.n	8002852 <CDC_RX_RingBuffer_PutBuffer+0x34>
    {
        if(CDC_RX_RingBuffer_Put(data[i]))
 8002832:	687a      	ldr	r2, [r7, #4]
 8002834:	68bb      	ldr	r3, [r7, #8]
 8002836:	4413      	add	r3, r2
 8002838:	781b      	ldrb	r3, [r3, #0]
 800283a:	4618      	mov	r0, r3
 800283c:	f7ff ffba 	bl	80027b4 <CDC_RX_RingBuffer_Put>
 8002840:	4603      	mov	r3, r0
 8002842:	2b00      	cmp	r3, #0
 8002844:	d002      	beq.n	800284c <CDC_RX_RingBuffer_PutBuffer+0x2e>
        {
            count++;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	3301      	adds	r3, #1
 800284a:	60fb      	str	r3, [r7, #12]
    for(uint32_t i = 0; i < len; i++)
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	3301      	adds	r3, #1
 8002850:	60bb      	str	r3, [r7, #8]
 8002852:	68ba      	ldr	r2, [r7, #8]
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	429a      	cmp	r2, r3
 8002858:	d3eb      	bcc.n	8002832 <CDC_RX_RingBuffer_PutBuffer+0x14>
        }
    }
    return count;
 800285a:	68fb      	ldr	r3, [r7, #12]
}
 800285c:	4618      	mov	r0, r3
 800285e:	3710      	adds	r7, #16
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}

08002864 <CDC_RX_RingBuffer_Get>:
{
    return RingBuffer_Get(&cdcTxRingBuffer, data);
}

_Bool CDC_RX_RingBuffer_Get(uint8_t* data)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b082      	sub	sp, #8
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
    return RingBuffer_Get(&cdcRxRingBuffer, data);
 800286c:	6879      	ldr	r1, [r7, #4]
 800286e:	4804      	ldr	r0, [pc, #16]	@ (8002880 <CDC_RX_RingBuffer_Get+0x1c>)
 8002870:	f00c fd41 	bl	800f2f6 <RingBuffer_Get>
 8002874:	4603      	mov	r3, r0
}
 8002876:	4618      	mov	r0, r3
 8002878:	3708      	adds	r7, #8
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	240015bc 	.word	0x240015bc

08002884 <CDC_ISR_RxNotify>:
/*************************************************/

void CDC_ISR_RxNotify(void)
{
 8002884:	b480      	push	{r7}
 8002886:	af00      	add	r7, sp, #0
    g_cdcRxReady = 1;
 8002888:	4b03      	ldr	r3, [pc, #12]	@ (8002898 <CDC_ISR_RxNotify+0x14>)
 800288a:	2201      	movs	r2, #1
 800288c:	701a      	strb	r2, [r3, #0]
}
 800288e:	bf00      	nop
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr
 8002898:	24001e1c 	.word	0x24001e1c

0800289c <USB_Check_Notify>:

void USB_Check_Notify(void)
{
 800289c:	b480      	push	{r7}
 800289e:	af00      	add	r7, sp, #0
    g_usbCheckEvt = 1;
 80028a0:	4b03      	ldr	r3, [pc, #12]	@ (80028b0 <USB_Check_Notify+0x14>)
 80028a2:	2201      	movs	r2, #1
 80028a4:	701a      	strb	r2, [r3, #0]
}
 80028a6:	bf00      	nop
 80028a8:	46bd      	mov	sp, r7
 80028aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ae:	4770      	bx	lr
 80028b0:	24001e1d 	.word	0x24001e1d

080028b4 <CDC_getRxReady>:

uint8_t CDC_getRxReady(void)
{
 80028b4:	b480      	push	{r7}
 80028b6:	af00      	add	r7, sp, #0
    return g_cdcRxReady;
 80028b8:	4b03      	ldr	r3, [pc, #12]	@ (80028c8 <CDC_getRxReady+0x14>)
 80028ba:	781b      	ldrb	r3, [r3, #0]
 80028bc:	b2db      	uxtb	r3, r3
}
 80028be:	4618      	mov	r0, r3
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr
 80028c8:	24001e1c 	.word	0x24001e1c

080028cc <CDC_setRxReady>:

void CDC_setRxReady(uint8_t value)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b083      	sub	sp, #12
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	4603      	mov	r3, r0
 80028d4:	71fb      	strb	r3, [r7, #7]
    g_cdcRxReady = value;
 80028d6:	4a04      	ldr	r2, [pc, #16]	@ (80028e8 <CDC_setRxReady+0x1c>)
 80028d8:	79fb      	ldrb	r3, [r7, #7]
 80028da:	7013      	strb	r3, [r2, #0]
}
 80028dc:	bf00      	nop
 80028de:	370c      	adds	r7, #12
 80028e0:	46bd      	mov	sp, r7
 80028e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e6:	4770      	bx	lr
 80028e8:	24001e1c 	.word	0x24001e1c

080028ec <USB_checkUSB>:

uint8_t USB_checkUSB(void)
{
 80028ec:	b480      	push	{r7}
 80028ee:	af00      	add	r7, sp, #0
    return g_usbCheckEvt;
 80028f0:	4b03      	ldr	r3, [pc, #12]	@ (8002900 <USB_checkUSB+0x14>)
 80028f2:	781b      	ldrb	r3, [r3, #0]
 80028f4:	b2db      	uxtb	r3, r3
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	46bd      	mov	sp, r7
 80028fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fe:	4770      	bx	lr
 8002900:	24001e1d 	.word	0x24001e1d

08002904 <USB_setCheckFlag>:

void USB_setCheckFlag(uint8_t value)
{
 8002904:	b480      	push	{r7}
 8002906:	b083      	sub	sp, #12
 8002908:	af00      	add	r7, sp, #0
 800290a:	4603      	mov	r3, r0
 800290c:	71fb      	strb	r3, [r7, #7]
    g_usbCheckEvt = value;
 800290e:	4a04      	ldr	r2, [pc, #16]	@ (8002920 <USB_setCheckFlag+0x1c>)
 8002910:	79fb      	ldrb	r3, [r7, #7]
 8002912:	7013      	strb	r3, [r2, #0]
}
 8002914:	bf00      	nop
 8002916:	370c      	adds	r7, #12
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr
 8002920:	24001e1d 	.word	0x24001e1d

08002924 <CDC_SendString>:
{
    return RingBuffer_IsDataAvailable(&cdcTxRingBuffer);
}

_Bool CDC_SendString(const char *pStr, uint32_t len)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b084      	sub	sp, #16
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
 800292c:	6039      	str	r1, [r7, #0]
    if (len == 0 || pStr == NULL)
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d002      	beq.n	800293a <CDC_SendString+0x16>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d101      	bne.n	800293e <CDC_SendString+0x1a>
        return true;
 800293a:	2301      	movs	r3, #1
 800293c:	e00b      	b.n	8002956 <CDC_SendString+0x32>
    uint32_t written = CDC_TX_RingBuffer_PutBuffer((const uint8_t *)pStr, len);
 800293e:	6839      	ldr	r1, [r7, #0]
 8002940:	6878      	ldr	r0, [r7, #4]
 8002942:	f7ff ff49 	bl	80027d8 <CDC_TX_RingBuffer_PutBuffer>
 8002946:	60f8      	str	r0, [r7, #12]
    return (written == len) ? true : false;
 8002948:	68fa      	ldr	r2, [r7, #12]
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	429a      	cmp	r2, r3
 800294e:	bf0c      	ite	eq
 8002950:	2301      	moveq	r3, #1
 8002952:	2300      	movne	r3, #0
 8002954:	b2db      	uxtb	r3, r3
}
 8002956:	4618      	mov	r0, r3
 8002958:	3710      	adds	r7, #16
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
	...

08002960 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8002960:	b480      	push	{r7}
 8002962:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8002964:	f3bf 8f4f 	dsb	sy
}
 8002968:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800296a:	4b06      	ldr	r3, [pc, #24]	@ (8002984 <__NVIC_SystemReset+0x24>)
 800296c:	68db      	ldr	r3, [r3, #12]
 800296e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002972:	4904      	ldr	r1, [pc, #16]	@ (8002984 <__NVIC_SystemReset+0x24>)
 8002974:	4b04      	ldr	r3, [pc, #16]	@ (8002988 <__NVIC_SystemReset+0x28>)
 8002976:	4313      	orrs	r3, r2
 8002978:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800297a:	f3bf 8f4f 	dsb	sy
}
 800297e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002980:	bf00      	nop
 8002982:	e7fd      	b.n	8002980 <__NVIC_SystemReset+0x20>
 8002984:	e000ed00 	.word	0xe000ed00
 8002988:	05fa0004 	.word	0x05fa0004

0800298c <CMD_Clear_CLI>:

/*************************************************
 *             Command List Function             *
 *************************************************/

static void CMD_Clear_CLI(EmbeddedCli *cli, char *args, void *context) {
 800298c:	b580      	push	{r7, lr}
 800298e:	b088      	sub	sp, #32
 8002990:	af00      	add	r7, sp, #0
 8002992:	60f8      	str	r0, [r7, #12]
 8002994:	60b9      	str	r1, [r7, #8]
 8002996:	607a      	str	r2, [r7, #4]
    char buffer[10];
    snprintf(buffer, sizeof(buffer), "\33[2J");
 8002998:	f107 0314 	add.w	r3, r7, #20
 800299c:	4a07      	ldr	r2, [pc, #28]	@ (80029bc <CMD_Clear_CLI+0x30>)
 800299e:	210a      	movs	r1, #10
 80029a0:	4618      	mov	r0, r3
 80029a2:	f01b fb0d 	bl	801dfc0 <sniprintf>
    embeddedCliPrint(cli, buffer);
 80029a6:	f107 0314 	add.w	r3, r7, #20
 80029aa:	4619      	mov	r1, r3
 80029ac:	68f8      	ldr	r0, [r7, #12]
 80029ae:	f001 f84d 	bl	8003a4c <embeddedCliPrint>
}
 80029b2:	bf00      	nop
 80029b4:	3720      	adds	r7, #32
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}
 80029ba:	bf00      	nop
 80029bc:	0801fdb4 	.word	0x0801fdb4

080029c0 <CMD_Reset>:

static void CMD_Reset(EmbeddedCli *cli, char *args, void *context) {
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b084      	sub	sp, #16
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	60f8      	str	r0, [r7, #12]
 80029c8:	60b9      	str	r1, [r7, #8]
 80029ca:	607a      	str	r2, [r7, #4]
	NVIC_SystemReset();
 80029cc:	f7ff ffc8 	bl	8002960 <__NVIC_SystemReset>

080029d0 <CMD_Ping>:
    embeddedCliPrint(cli, "");
}

static void CMD_Ping(EmbeddedCli *cli, char *args, void *context) {
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b09c      	sub	sp, #112	@ 0x70
 80029d4:	af02      	add	r7, sp, #8
 80029d6:	60f8      	str	r0, [r7, #12]
 80029d8:	60b9      	str	r1, [r7, #8]
 80029da:	607a      	str	r2, [r7, #4]
	(void) context;

    uint16_t tok_count = embeddedCliGetTokenCount(args);
 80029dc:	68b8      	ldr	r0, [r7, #8]
 80029de:	f001 f92d 	bl	8003c3c <embeddedCliGetTokenCount>
 80029e2:	4603      	mov	r3, r0
 80029e4:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
    if (tok_count < 2) {
 80029e8:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d804      	bhi.n	80029fa <CMD_Ping+0x2a>
        embeddedCliPrint(cli, "Usage: connect <dst> <port>");
 80029f0:	4934      	ldr	r1, [pc, #208]	@ (8002ac4 <CMD_Ping+0xf4>)
 80029f2:	68f8      	ldr	r0, [r7, #12]
 80029f4:	f001 f82a 	bl	8003a4c <embeddedCliPrint>
        return;
 80029f8:	e060      	b.n	8002abc <CMD_Ping+0xec>
    }

    const char *s_dst = embeddedCliGetToken(args, 1);
 80029fa:	2101      	movs	r1, #1
 80029fc:	68b8      	ldr	r0, [r7, #8]
 80029fe:	f001 f8e7 	bl	8003bd0 <embeddedCliGetToken>
 8002a02:	6638      	str	r0, [r7, #96]	@ 0x60
    const char *s_port = embeddedCliGetToken(args, 2);
 8002a04:	2102      	movs	r1, #2
 8002a06:	68b8      	ldr	r0, [r7, #8]
 8002a08:	f001 f8e2 	bl	8003bd0 <embeddedCliGetToken>
 8002a0c:	65f8      	str	r0, [r7, #92]	@ 0x5c

    if (!s_dst || !s_port) {
 8002a0e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d002      	beq.n	8002a1a <CMD_Ping+0x4a>
 8002a14:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d104      	bne.n	8002a24 <CMD_Ping+0x54>
        embeddedCliPrint(cli, "Usage: connect <dst> <port>");
 8002a1a:	492a      	ldr	r1, [pc, #168]	@ (8002ac4 <CMD_Ping+0xf4>)
 8002a1c:	68f8      	ldr	r0, [r7, #12]
 8002a1e:	f001 f815 	bl	8003a4c <embeddedCliPrint>
        return;
 8002a22:	e04b      	b.n	8002abc <CMD_Ping+0xec>
    }

    long dst_l = strtol(s_dst, NULL, 0);
 8002a24:	2200      	movs	r2, #0
 8002a26:	2100      	movs	r1, #0
 8002a28:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8002a2a:	f01b f98d 	bl	801dd48 <strtol>
 8002a2e:	65b8      	str	r0, [r7, #88]	@ 0x58
    long port_l = strtol(s_port, NULL, 0);
 8002a30:	2200      	movs	r2, #0
 8002a32:	2100      	movs	r1, #0
 8002a34:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8002a36:	f01b f987 	bl	801dd48 <strtol>
 8002a3a:	6578      	str	r0, [r7, #84]	@ 0x54

    if (dst_l < 0 || dst_l > 255 || port_l < 0 || port_l > 255) {
 8002a3c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	db08      	blt.n	8002a54 <CMD_Ping+0x84>
 8002a42:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002a44:	2bff      	cmp	r3, #255	@ 0xff
 8002a46:	dc05      	bgt.n	8002a54 <CMD_Ping+0x84>
 8002a48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	db02      	blt.n	8002a54 <CMD_Ping+0x84>
 8002a4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a50:	2bff      	cmp	r3, #255	@ 0xff
 8002a52:	dd04      	ble.n	8002a5e <CMD_Ping+0x8e>
        embeddedCliPrint(cli, "Invalid arguments. dst and port: 0..255");
 8002a54:	491c      	ldr	r1, [pc, #112]	@ (8002ac8 <CMD_Ping+0xf8>)
 8002a56:	68f8      	ldr	r0, [r7, #12]
 8002a58:	f000 fff8 	bl	8003a4c <embeddedCliPrint>
        return;
 8002a5c:	e02e      	b.n	8002abc <CMD_Ping+0xec>
    }

    uint8_t dst = (uint8_t) dst_l;
 8002a5e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002a60:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
    uint8_t port = (uint8_t) port_l;
 8002a64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a66:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52

    conn = csp_connect(CSP_PRIO_NORM, dst, port, 1000, CSP_O_NONE);
 8002a6a:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 8002a6e:	f897 1053 	ldrb.w	r1, [r7, #83]	@ 0x53
 8002a72:	2300      	movs	r3, #0
 8002a74:	9300      	str	r3, [sp, #0]
 8002a76:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002a7a:	2002      	movs	r0, #2
 8002a7c:	f00a ff9c 	bl	800d9b8 <csp_connect>
 8002a80:	4603      	mov	r3, r0
 8002a82:	4a12      	ldr	r2, [pc, #72]	@ (8002acc <CMD_Ping+0xfc>)
 8002a84:	6013      	str	r3, [r2, #0]
    if (conn == NULL) {
 8002a86:	4b11      	ldr	r3, [pc, #68]	@ (8002acc <CMD_Ping+0xfc>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d104      	bne.n	8002a98 <CMD_Ping+0xc8>
        embeddedCliPrint(cli, "csp_connect: Connection failed (NULL)");
 8002a8e:	4910      	ldr	r1, [pc, #64]	@ (8002ad0 <CMD_Ping+0x100>)
 8002a90:	68f8      	ldr	r0, [r7, #12]
 8002a92:	f000 ffdb 	bl	8003a4c <embeddedCliPrint>
        return;
 8002a96:	e011      	b.n	8002abc <CMD_Ping+0xec>
    }

    char out[64];
    snprintf(out, sizeof(out), "Connected to dst=%u port=%u", (unsigned)dst, (unsigned)port);
 8002a98:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 8002a9c:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8002aa0:	f107 0010 	add.w	r0, r7, #16
 8002aa4:	9300      	str	r3, [sp, #0]
 8002aa6:	4613      	mov	r3, r2
 8002aa8:	4a0a      	ldr	r2, [pc, #40]	@ (8002ad4 <CMD_Ping+0x104>)
 8002aaa:	2140      	movs	r1, #64	@ 0x40
 8002aac:	f01b fa88 	bl	801dfc0 <sniprintf>
    embeddedCliPrint(cli, out);
 8002ab0:	f107 0310 	add.w	r3, r7, #16
 8002ab4:	4619      	mov	r1, r3
 8002ab6:	68f8      	ldr	r0, [r7, #12]
 8002ab8:	f000 ffc8 	bl	8003a4c <embeddedCliPrint>
}
 8002abc:	3768      	adds	r7, #104	@ 0x68
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	0801fdbc 	.word	0x0801fdbc
 8002ac8:	0801fdd8 	.word	0x0801fdd8
 8002acc:	24001e20 	.word	0x24001e20
 8002ad0:	0801fe00 	.word	0x0801fe00
 8002ad4:	0801fe28 	.word	0x0801fe28

08002ad8 <CMD_Send_CSP>:

static void CMD_Send_CSP(EmbeddedCli *cli, char *args, void *context) {
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b0c8      	sub	sp, #288	@ 0x120
 8002adc:	af02      	add	r7, sp, #8
 8002ade:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002ae2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002ae6:	6018      	str	r0, [r3, #0]
 8002ae8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002aec:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002af0:	6019      	str	r1, [r3, #0]
 8002af2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002af6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002afa:	601a      	str	r2, [r3, #0]
    (void) context;

    uint16_t tok_count = embeddedCliGetTokenCount(args);
 8002afc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002b00:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002b04:	6818      	ldr	r0, [r3, #0]
 8002b06:	f001 f899 	bl	8003c3c <embeddedCliGetTokenCount>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a
    if (tok_count < 3) {
 8002b10:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 8002b14:	2b02      	cmp	r3, #2
 8002b16:	d808      	bhi.n	8002b2a <CMD_Send_CSP+0x52>
        embeddedCliPrint(cli, "Usage: csp_send <dst> <port> <message>");
 8002b18:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002b1c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002b20:	49d5      	ldr	r1, [pc, #852]	@ (8002e78 <CMD_Send_CSP+0x3a0>)
 8002b22:	6818      	ldr	r0, [r3, #0]
 8002b24:	f000 ff92 	bl	8003a4c <embeddedCliPrint>
        return;
 8002b28:	e1a2      	b.n	8002e70 <CMD_Send_CSP+0x398>
    }

    const char *s_dst  = embeddedCliGetToken(args, 1);
 8002b2a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002b2e:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002b32:	2101      	movs	r1, #1
 8002b34:	6818      	ldr	r0, [r3, #0]
 8002b36:	f001 f84b 	bl	8003bd0 <embeddedCliGetToken>
 8002b3a:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
    const char *s_port = embeddedCliGetToken(args, 2);
 8002b3e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002b42:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002b46:	2102      	movs	r1, #2
 8002b48:	6818      	ldr	r0, [r3, #0]
 8002b4a:	f001 f841 	bl	8003bd0 <embeddedCliGetToken>
 8002b4e:	f8c7 0100 	str.w	r0, [r7, #256]	@ 0x100

    long dst_l  = strtol(s_dst,  NULL, 0);
 8002b52:	2200      	movs	r2, #0
 8002b54:	2100      	movs	r1, #0
 8002b56:	f8d7 0104 	ldr.w	r0, [r7, #260]	@ 0x104
 8002b5a:	f01b f8f5 	bl	801dd48 <strtol>
 8002b5e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    long port_l = strtol(s_port, NULL, 0);
 8002b62:	2200      	movs	r2, #0
 8002b64:	2100      	movs	r1, #0
 8002b66:	f8d7 0100 	ldr.w	r0, [r7, #256]	@ 0x100
 8002b6a:	f01b f8ed 	bl	801dd48 <strtol>
 8002b6e:	f8c7 00f8 	str.w	r0, [r7, #248]	@ 0xf8

    if (dst_l < 0 || dst_l > 255 || port_l < 0 || port_l > 255) {
 8002b72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	db0b      	blt.n	8002b92 <CMD_Send_CSP+0xba>
 8002b7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002b7e:	2bff      	cmp	r3, #255	@ 0xff
 8002b80:	dc07      	bgt.n	8002b92 <CMD_Send_CSP+0xba>
 8002b82:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	db03      	blt.n	8002b92 <CMD_Send_CSP+0xba>
 8002b8a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002b8e:	2bff      	cmp	r3, #255	@ 0xff
 8002b90:	dd08      	ble.n	8002ba4 <CMD_Send_CSP+0xcc>
        embeddedCliPrint(cli, "Invalid dst/port. Range: 0..255");
 8002b92:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002b96:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002b9a:	49b8      	ldr	r1, [pc, #736]	@ (8002e7c <CMD_Send_CSP+0x3a4>)
 8002b9c:	6818      	ldr	r0, [r3, #0]
 8002b9e:	f000 ff55 	bl	8003a4c <embeddedCliPrint>
        return;
 8002ba2:	e165      	b.n	8002e70 <CMD_Send_CSP+0x398>
    }

    uint8_t dst   = (uint8_t) dst_l;
 8002ba4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ba8:	f887 30f7 	strb.w	r3, [r7, #247]	@ 0xf7
    uint8_t dport = (uint8_t) port_l;
 8002bac:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002bb0:	f887 30f6 	strb.w	r3, [r7, #246]	@ 0xf6

    size_t msg_len = 0;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    for (uint16_t i = 3; i <= tok_count; ++i) {
 8002bba:	2303      	movs	r3, #3
 8002bbc:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
 8002bc0:	e025      	b.n	8002c0e <CMD_Send_CSP+0x136>
        const char *tk = embeddedCliGetToken(args, i);
 8002bc2:	f8b7 2112 	ldrh.w	r2, [r7, #274]	@ 0x112
 8002bc6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002bca:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002bce:	4611      	mov	r1, r2
 8002bd0:	6818      	ldr	r0, [r3, #0]
 8002bd2:	f000 fffd 	bl	8003bd0 <embeddedCliGetToken>
 8002bd6:	f8c7 00d8 	str.w	r0, [r7, #216]	@ 0xd8
        msg_len += strlen(tk);
 8002bda:	f8d7 00d8 	ldr.w	r0, [r7, #216]	@ 0xd8
 8002bde:	f7fd fb89 	bl	80002f4 <strlen>
 8002be2:	4602      	mov	r2, r0
 8002be4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002be8:	4413      	add	r3, r2
 8002bea:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
        if (i != tok_count) msg_len += 1;
 8002bee:	f8b7 2112 	ldrh.w	r2, [r7, #274]	@ 0x112
 8002bf2:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 8002bf6:	429a      	cmp	r2, r3
 8002bf8:	d004      	beq.n	8002c04 <CMD_Send_CSP+0x12c>
 8002bfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002bfe:	3301      	adds	r3, #1
 8002c00:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    for (uint16_t i = 3; i <= tok_count; ++i) {
 8002c04:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 8002c08:	3301      	adds	r3, #1
 8002c0a:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
 8002c0e:	f8b7 2112 	ldrh.w	r2, [r7, #274]	@ 0x112
 8002c12:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 8002c16:	429a      	cmp	r2, r3
 8002c18:	d9d3      	bls.n	8002bc2 <CMD_Send_CSP+0xea>
    }

    if (msg_len == 0) {
 8002c1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d108      	bne.n	8002c34 <CMD_Send_CSP+0x15c>
        embeddedCliPrint(cli, "Empty message");
 8002c22:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002c26:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002c2a:	4995      	ldr	r1, [pc, #596]	@ (8002e80 <CMD_Send_CSP+0x3a8>)
 8002c2c:	6818      	ldr	r0, [r3, #0]
 8002c2e:	f000 ff0d 	bl	8003a4c <embeddedCliPrint>
        return;
 8002c32:	e11d      	b.n	8002e70 <CMD_Send_CSP+0x398>
    }

    const uint32_t timeout_ms = 1000;
 8002c34:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c38:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    csp_conn_t *conn = csp_connect(CSP_PRIO_NORM, dst, dport, timeout_ms, CSP_O_NONE);
 8002c3c:	f897 20f6 	ldrb.w	r2, [r7, #246]	@ 0xf6
 8002c40:	f897 10f7 	ldrb.w	r1, [r7, #247]	@ 0xf7
 8002c44:	2300      	movs	r3, #0
 8002c46:	9300      	str	r3, [sp, #0]
 8002c48:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8002c4c:	2002      	movs	r0, #2
 8002c4e:	f00a feb3 	bl	800d9b8 <csp_connect>
 8002c52:	f8c7 00ec 	str.w	r0, [r7, #236]	@ 0xec
    if (conn == NULL) {
 8002c56:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d108      	bne.n	8002c70 <CMD_Send_CSP+0x198>
        embeddedCliPrint(cli, "csp_connect failed");
 8002c5e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002c62:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002c66:	4987      	ldr	r1, [pc, #540]	@ (8002e84 <CMD_Send_CSP+0x3ac>)
 8002c68:	6818      	ldr	r0, [r3, #0]
 8002c6a:	f000 feef 	bl	8003a4c <embeddedCliPrint>
        return;
 8002c6e:	e0ff      	b.n	8002e70 <CMD_Send_CSP+0x398>
    }

    csp_packet_t *pkt = csp_buffer_get(msg_len);
 8002c70:	f8d7 0114 	ldr.w	r0, [r7, #276]	@ 0x114
 8002c74:	f00a fafc 	bl	800d270 <csp_buffer_get>
 8002c78:	f8c7 00e8 	str.w	r0, [r7, #232]	@ 0xe8
    if (pkt == NULL) {
 8002c7c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d10c      	bne.n	8002c9e <CMD_Send_CSP+0x1c6>
        csp_close(conn);
 8002c84:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 8002c88:	f00a fe31 	bl	800d8ee <csp_close>
        embeddedCliPrint(cli, "csp_buffer_get failed");
 8002c8c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002c90:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002c94:	497c      	ldr	r1, [pc, #496]	@ (8002e88 <CMD_Send_CSP+0x3b0>)
 8002c96:	6818      	ldr	r0, [r3, #0]
 8002c98:	f000 fed8 	bl	8003a4c <embeddedCliPrint>
        return;
 8002c9c:	e0e8      	b.n	8002e70 <CMD_Send_CSP+0x398>
    }

    const char *hex_str = embeddedCliGetToken(args, 3);
 8002c9e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002ca2:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002ca6:	2103      	movs	r1, #3
 8002ca8:	6818      	ldr	r0, [r3, #0]
 8002caa:	f000 ff91 	bl	8003bd0 <embeddedCliGetToken>
 8002cae:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4
    size_t hex_len = strlen(hex_str);
 8002cb2:	f8d7 00e4 	ldr.w	r0, [r7, #228]	@ 0xe4
 8002cb6:	f7fd fb1d 	bl	80002f4 <strlen>
 8002cba:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0

    if (hex_len % 2 != 0) {
 8002cbe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002cc2:	f003 0301 	and.w	r3, r3, #1
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d010      	beq.n	8002cec <CMD_Send_CSP+0x214>
        embeddedCliPrint(cli, "Invalid hex string: odd number of digits");
 8002cca:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002cce:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002cd2:	496e      	ldr	r1, [pc, #440]	@ (8002e8c <CMD_Send_CSP+0x3b4>)
 8002cd4:	6818      	ldr	r0, [r3, #0]
 8002cd6:	f000 feb9 	bl	8003a4c <embeddedCliPrint>
        csp_close(conn);
 8002cda:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 8002cde:	f00a fe06 	bl	800d8ee <csp_close>
        csp_buffer_free(pkt);
 8002ce2:	f8d7 00e8 	ldr.w	r0, [r7, #232]	@ 0xe8
 8002ce6:	f00a fb5f 	bl	800d3a8 <csp_buffer_free>
        return;
 8002cea:	e0c1      	b.n	8002e70 <CMD_Send_CSP+0x398>
    }

    pkt->length = (uint16_t)(hex_len / 2);
 8002cec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002cf0:	085b      	lsrs	r3, r3, #1
 8002cf2:	b29a      	uxth	r2, r3
 8002cf4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002cf8:	815a      	strh	r2, [r3, #10]

    for (size_t i = 0; i < pkt->length; i++) {
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002d00:	e044      	b.n	8002d8c <CMD_Send_CSP+0x2b4>
        char byte_str[3] = { hex_str[i*2], hex_str[i*2 + 1], '\0' };
 8002d02:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002d06:	005b      	lsls	r3, r3, #1
 8002d08:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8002d0c:	4413      	add	r3, r2
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94
 8002d14:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002d18:	005b      	lsls	r3, r3, #1
 8002d1a:	3301      	adds	r3, #1
 8002d1c:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8002d20:	4413      	add	r3, r2
 8002d22:	781b      	ldrb	r3, [r3, #0]
 8002d24:	f887 3095 	strb.w	r3, [r7, #149]	@ 0x95
 8002d28:	2300      	movs	r3, #0
 8002d2a:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
        unsigned int byte_val = 0;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
        if (sscanf(byte_str, "%2x", &byte_val) != 1) {
 8002d34:	f107 0290 	add.w	r2, r7, #144	@ 0x90
 8002d38:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002d3c:	4954      	ldr	r1, [pc, #336]	@ (8002e90 <CMD_Send_CSP+0x3b8>)
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f01b f996 	bl	801e070 <siscanf>
 8002d44:	4603      	mov	r3, r0
 8002d46:	2b01      	cmp	r3, #1
 8002d48:	d010      	beq.n	8002d6c <CMD_Send_CSP+0x294>
            embeddedCliPrint(cli, "Invalid hex digit");
 8002d4a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002d4e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002d52:	4950      	ldr	r1, [pc, #320]	@ (8002e94 <CMD_Send_CSP+0x3bc>)
 8002d54:	6818      	ldr	r0, [r3, #0]
 8002d56:	f000 fe79 	bl	8003a4c <embeddedCliPrint>
            csp_close(conn);
 8002d5a:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 8002d5e:	f00a fdc6 	bl	800d8ee <csp_close>
            csp_buffer_free(pkt);
 8002d62:	f8d7 00e8 	ldr.w	r0, [r7, #232]	@ 0xe8
 8002d66:	f00a fb1f 	bl	800d3a8 <csp_buffer_free>
 8002d6a:	e081      	b.n	8002e70 <CMD_Send_CSP+0x398>
            return;
        }
        pkt->data[i] = (uint8_t)byte_val;
 8002d6c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002d70:	b2d9      	uxtb	r1, r3
 8002d72:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 8002d76:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002d7a:	4413      	add	r3, r2
 8002d7c:	3310      	adds	r3, #16
 8002d7e:	460a      	mov	r2, r1
 8002d80:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < pkt->length; i++) {
 8002d82:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002d86:	3301      	adds	r3, #1
 8002d88:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002d8c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002d90:	895b      	ldrh	r3, [r3, #10]
 8002d92:	461a      	mov	r2, r3
 8002d94:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d3b2      	bcc.n	8002d02 <CMD_Send_CSP+0x22a>
//	size_t l = strlen(tk);
//	memcpy(&pkt->data[off], tk, l);
//	off += l;
//	if (i != tok_count) pkt->data[off++] = ' ';

    if (csp_send(conn, pkt, 1000) == CSP_ERR_NONE) {
 8002d9c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002da0:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 8002da4:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 8002da8:	f00b f956 	bl	800e058 <csp_send>
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d110      	bne.n	8002dd4 <CMD_Send_CSP+0x2fc>
        csp_buffer_free(pkt);
 8002db2:	f8d7 00e8 	ldr.w	r0, [r7, #232]	@ 0xe8
 8002db6:	f00a faf7 	bl	800d3a8 <csp_buffer_free>
        csp_close(conn);
 8002dba:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 8002dbe:	f00a fd96 	bl	800d8ee <csp_close>
        embeddedCliPrint(cli, "csp_send failed");
 8002dc2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002dc6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002dca:	4933      	ldr	r1, [pc, #204]	@ (8002e98 <CMD_Send_CSP+0x3c0>)
 8002dcc:	6818      	ldr	r0, [r3, #0]
 8002dce:	f000 fe3d 	bl	8003a4c <embeddedCliPrint>
        return;
 8002dd2:	e04d      	b.n	8002e70 <CMD_Send_CSP+0x398>
    }

    csp_packet_t *reply = csp_read(conn, 1000);
 8002dd4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002dd8:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 8002ddc:	f00b f832 	bl	800de44 <csp_read>
 8002de0:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
    if (reply) {
 8002de4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d022      	beq.n	8002e32 <CMD_Send_CSP+0x35a>
        char out[128];
        snprintf(out, sizeof(out), "Reply (%u bytes): %.*s", reply->length, reply->length, reply->data);
 8002dec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002df0:	895b      	ldrh	r3, [r3, #10]
 8002df2:	4619      	mov	r1, r3
 8002df4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002df8:	895b      	ldrh	r3, [r3, #10]
 8002dfa:	461a      	mov	r2, r3
 8002dfc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002e00:	3310      	adds	r3, #16
 8002e02:	f107 0010 	add.w	r0, r7, #16
 8002e06:	9301      	str	r3, [sp, #4]
 8002e08:	9200      	str	r2, [sp, #0]
 8002e0a:	460b      	mov	r3, r1
 8002e0c:	4a23      	ldr	r2, [pc, #140]	@ (8002e9c <CMD_Send_CSP+0x3c4>)
 8002e0e:	2180      	movs	r1, #128	@ 0x80
 8002e10:	f01b f8d6 	bl	801dfc0 <sniprintf>
        embeddedCliPrint(cli, out);
 8002e14:	f107 0210 	add.w	r2, r7, #16
 8002e18:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e1c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002e20:	4611      	mov	r1, r2
 8002e22:	6818      	ldr	r0, [r3, #0]
 8002e24:	f000 fe12 	bl	8003a4c <embeddedCliPrint>
        csp_buffer_free(reply);
 8002e28:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 8002e2c:	f00a fabc 	bl	800d3a8 <csp_buffer_free>
 8002e30:	e007      	b.n	8002e42 <CMD_Send_CSP+0x36a>
    } else {
        embeddedCliPrint(cli, "No reply received (timeout)");
 8002e32:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e36:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002e3a:	4919      	ldr	r1, [pc, #100]	@ (8002ea0 <CMD_Send_CSP+0x3c8>)
 8002e3c:	6818      	ldr	r0, [r3, #0]
 8002e3e:	f000 fe05 	bl	8003a4c <embeddedCliPrint>
    }

    csp_close(conn);
 8002e42:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 8002e46:	f00a fd52 	bl	800d8ee <csp_close>

    char out2[64];
    snprintf(out2, sizeof(out2), "Sent %u bytes", (unsigned)pkt->length);
 8002e4a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002e4e:	895b      	ldrh	r3, [r3, #10]
 8002e50:	f107 0098 	add.w	r0, r7, #152	@ 0x98
 8002e54:	4a13      	ldr	r2, [pc, #76]	@ (8002ea4 <CMD_Send_CSP+0x3cc>)
 8002e56:	2140      	movs	r1, #64	@ 0x40
 8002e58:	f01b f8b2 	bl	801dfc0 <sniprintf>
    embeddedCliPrint(cli, out2);
 8002e5c:	f107 0298 	add.w	r2, r7, #152	@ 0x98
 8002e60:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e64:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002e68:	4611      	mov	r1, r2
 8002e6a:	6818      	ldr	r0, [r3, #0]
 8002e6c:	f000 fdee 	bl	8003a4c <embeddedCliPrint>
}
 8002e70:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bd80      	pop	{r7, pc}
 8002e78:	0801fe44 	.word	0x0801fe44
 8002e7c:	0801fe6c 	.word	0x0801fe6c
 8002e80:	0801fe8c 	.word	0x0801fe8c
 8002e84:	0801fe9c 	.word	0x0801fe9c
 8002e88:	0801feb0 	.word	0x0801feb0
 8002e8c:	0801fec8 	.word	0x0801fec8
 8002e90:	0801fef4 	.word	0x0801fef4
 8002e94:	0801fef8 	.word	0x0801fef8
 8002e98:	0801ff0c 	.word	0x0801ff0c
 8002e9c:	0801ff1c 	.word	0x0801ff1c
 8002ea0:	0801ff34 	.word	0x0801ff34
 8002ea4:	0801ff50 	.word	0x0801ff50

08002ea8 <CMD_Close>:


static void CMD_Close(EmbeddedCli *cli, char *args, void *context){
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b084      	sub	sp, #16
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	60f8      	str	r0, [r7, #12]
 8002eb0:	60b9      	str	r1, [r7, #8]
 8002eb2:	607a      	str	r2, [r7, #4]
	csp_close(conn);
 8002eb4:	4b06      	ldr	r3, [pc, #24]	@ (8002ed0 <CMD_Close+0x28>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4618      	mov	r0, r3
 8002eba:	f00a fd18 	bl	800d8ee <csp_close>
	embeddedCliPrint(cli, "Close CSP");
 8002ebe:	4905      	ldr	r1, [pc, #20]	@ (8002ed4 <CMD_Close+0x2c>)
 8002ec0:	68f8      	ldr	r0, [r7, #12]
 8002ec2:	f000 fdc3 	bl	8003a4c <embeddedCliPrint>
}
 8002ec6:	bf00      	nop
 8002ec8:	3710      	adds	r7, #16
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	24001e20 	.word	0x24001e20
 8002ed4:	0801ff60 	.word	0x0801ff60

08002ed8 <CMD_Get_Temperature>:

static void CMD_Get_Temperature(EmbeddedCli *cli, char *args, void *context){
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b09c      	sub	sp, #112	@ 0x70
 8002edc:	af02      	add	r7, sp, #8
 8002ede:	60f8      	str	r0, [r7, #12]
 8002ee0:	60b9      	str	r1, [r7, #8]
 8002ee2:	607a      	str	r2, [r7, #4]
	(void) context;

    uint16_t tok_count = embeddedCliGetTokenCount(args);
 8002ee4:	68b8      	ldr	r0, [r7, #8]
 8002ee6:	f000 fea9 	bl	8003c3c <embeddedCliGetTokenCount>
 8002eea:	4603      	mov	r3, r0
 8002eec:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
    if (tok_count < 1) {
 8002ef0:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d104      	bne.n	8002f02 <CMD_Get_Temperature+0x2a>
        embeddedCliPrint(cli, "Usage: get_temperature <index>");
 8002ef8:	4927      	ldr	r1, [pc, #156]	@ (8002f98 <CMD_Get_Temperature+0xc0>)
 8002efa:	68f8      	ldr	r0, [r7, #12]
 8002efc:	f000 fda6 	bl	8003a4c <embeddedCliPrint>
        return;
 8002f00:	e047      	b.n	8002f92 <CMD_Get_Temperature+0xba>
    }

    const char *s_index = embeddedCliGetToken(args, 1);
 8002f02:	2101      	movs	r1, #1
 8002f04:	68b8      	ldr	r0, [r7, #8]
 8002f06:	f000 fe63 	bl	8003bd0 <embeddedCliGetToken>
 8002f0a:	6638      	str	r0, [r7, #96]	@ 0x60
    long index = strtol(s_index, NULL, 0);
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	2100      	movs	r1, #0
 8002f10:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8002f12:	f01a ff19 	bl	801dd48 <strtol>
 8002f16:	65f8      	str	r0, [r7, #92]	@ 0x5c
    if (index < 1 || index > 3) {
 8002f18:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	dd02      	ble.n	8002f24 <CMD_Get_Temperature+0x4c>
 8002f1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002f20:	2b03      	cmp	r3, #3
 8002f22:	dd04      	ble.n	8002f2e <CMD_Get_Temperature+0x56>
        embeddedCliPrint(cli, "Index must be 1, 2, or 3\r\n");
 8002f24:	491d      	ldr	r1, [pc, #116]	@ (8002f9c <CMD_Get_Temperature+0xc4>)
 8002f26:	68f8      	ldr	r0, [r7, #12]
 8002f28:	f000 fd90 	bl	8003a4c <embeddedCliPrint>
        return;
 8002f2c:	e031      	b.n	8002f92 <CMD_Get_Temperature+0xba>
    }

    uint16_t raw = ADC1_ReadIndex((uint8_t)index);
 8002f2e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002f30:	b2db      	uxtb	r3, r3
 8002f32:	4618      	mov	r0, r3
 8002f34:	f7ff f93c 	bl	80021b0 <ADC1_ReadIndex>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    if (raw == 0xFFFF) {
 8002f3e:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8002f42:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d104      	bne.n	8002f54 <CMD_Get_Temperature+0x7c>
        embeddedCliPrint(cli, "Invalid ADC channel index\r\n");
 8002f4a:	4915      	ldr	r1, [pc, #84]	@ (8002fa0 <CMD_Get_Temperature+0xc8>)
 8002f4c:	68f8      	ldr	r0, [r7, #12]
 8002f4e:	f000 fd7d 	bl	8003a4c <embeddedCliPrint>
        return;
 8002f52:	e01e      	b.n	8002f92 <CMD_Get_Temperature+0xba>
    }

    int32_t temperature = ((raw* 3300)- (500* 65535))/ 65535 ;
 8002f54:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8002f58:	f640 42e4 	movw	r2, #3300	@ 0xce4
 8002f5c:	fb03 f202 	mul.w	r2, r3, r2
 8002f60:	4b10      	ldr	r3, [pc, #64]	@ (8002fa4 <CMD_Get_Temperature+0xcc>)
 8002f62:	4413      	add	r3, r2
 8002f64:	4a10      	ldr	r2, [pc, #64]	@ (8002fa8 <CMD_Get_Temperature+0xd0>)
 8002f66:	fb82 1203 	smull	r1, r2, r2, r3
 8002f6a:	441a      	add	r2, r3
 8002f6c:	13d2      	asrs	r2, r2, #15
 8002f6e:	17db      	asrs	r3, r3, #31
 8002f70:	1ad3      	subs	r3, r2, r3
 8002f72:	657b      	str	r3, [r7, #84]	@ 0x54

    char buf[64];
    snprintf(buf, sizeof(buf), "board_temp_%ld: temperature=%ld C\r\n", index, temperature);
 8002f74:	f107 0014 	add.w	r0, r7, #20
 8002f78:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f7a:	9300      	str	r3, [sp, #0]
 8002f7c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002f7e:	4a0b      	ldr	r2, [pc, #44]	@ (8002fac <CMD_Get_Temperature+0xd4>)
 8002f80:	2140      	movs	r1, #64	@ 0x40
 8002f82:	f01b f81d 	bl	801dfc0 <sniprintf>
    embeddedCliPrint(cli, buf);
 8002f86:	f107 0314 	add.w	r3, r7, #20
 8002f8a:	4619      	mov	r1, r3
 8002f8c:	68f8      	ldr	r0, [r7, #12]
 8002f8e:	f000 fd5d 	bl	8003a4c <embeddedCliPrint>

}
 8002f92:	3768      	adds	r7, #104	@ 0x68
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd80      	pop	{r7, pc}
 8002f98:	0801ff6c 	.word	0x0801ff6c
 8002f9c:	0801ff8c 	.word	0x0801ff8c
 8002fa0:	0801ffa8 	.word	0x0801ffa8
 8002fa4:	fe0c01f4 	.word	0xfe0c01f4
 8002fa8:	80008001 	.word	0x80008001
 8002fac:	0801ffc4 	.word	0x0801ffc4

08002fb0 <CMD_Get_Current>:

static void CMD_Get_Current(EmbeddedCli *cli, char *args, void *context){
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b096      	sub	sp, #88	@ 0x58
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	60f8      	str	r0, [r7, #12]
 8002fb8:	60b9      	str	r1, [r7, #8]
 8002fba:	607a      	str	r2, [r7, #4]

	uint16_t raw = ADC2_Read();
 8002fbc:	f7ff f8d6 	bl	800216c <ADC2_Read>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
	uint32_t current = ((raw*33)/65535)* 549;
 8002fc6:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 8002fca:	4613      	mov	r3, r2
 8002fcc:	015b      	lsls	r3, r3, #5
 8002fce:	4413      	add	r3, r2
 8002fd0:	4a0e      	ldr	r2, [pc, #56]	@ (800300c <CMD_Get_Current+0x5c>)
 8002fd2:	fb82 1203 	smull	r1, r2, r2, r3
 8002fd6:	441a      	add	r2, r3
 8002fd8:	13d2      	asrs	r2, r2, #15
 8002fda:	17db      	asrs	r3, r3, #31
 8002fdc:	1ad3      	subs	r3, r2, r3
 8002fde:	f240 2225 	movw	r2, #549	@ 0x225
 8002fe2:	fb02 f303 	mul.w	r3, r2, r3
 8002fe6:	653b      	str	r3, [r7, #80]	@ 0x50

    char buf[64];
    snprintf(buf, sizeof(buf), "board_temp_current: current=%ld mA\r\n", current);
 8002fe8:	f107 0010 	add.w	r0, r7, #16
 8002fec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002fee:	4a08      	ldr	r2, [pc, #32]	@ (8003010 <CMD_Get_Current+0x60>)
 8002ff0:	2140      	movs	r1, #64	@ 0x40
 8002ff2:	f01a ffe5 	bl	801dfc0 <sniprintf>
    embeddedCliPrint(cli, buf);
 8002ff6:	f107 0310 	add.w	r3, r7, #16
 8002ffa:	4619      	mov	r1, r3
 8002ffc:	68f8      	ldr	r0, [r7, #12]
 8002ffe:	f000 fd25 	bl	8003a4c <embeddedCliPrint>
}
 8003002:	bf00      	nop
 8003004:	3758      	adds	r7, #88	@ 0x58
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	80008001 	.word	0x80008001
 8003010:	0801ffe8 	.word	0x0801ffe8

08003014 <CMD_Send_LVDS>:

static void CMD_Send_LVDS(EmbeddedCli *cli, char *args, void *context){
 8003014:	b580      	push	{r7, lr}
 8003016:	b084      	sub	sp, #16
 8003018:	af00      	add	r7, sp, #0
 800301a:	60f8      	str	r0, [r7, #12]
 800301c:	60b9      	str	r1, [r7, #8]
 800301e:	607a      	str	r2, [r7, #4]
//        data[i] = (uint8_t)byte_val;
//    }

//    spi_ll_tx_hdtx(SPI1, payload, sizeof(payload));

	SPI_Transmit(SPI2,0xAA);
 8003020:	21aa      	movs	r1, #170	@ 0xaa
 8003022:	4803      	ldr	r0, [pc, #12]	@ (8003030 <CMD_Send_LVDS+0x1c>)
 8003024:	f7ff f93b 	bl	800229e <SPI_Transmit>
}
 8003028:	bf00      	nop
 800302a:	3710      	adds	r7, #16
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}
 8003030:	40003800 	.word	0x40003800

08003034 <CMD_Create_Folder>:

static void CMD_Create_Folder(EmbeddedCli *cli, char *args, void *context){
 8003034:	b580      	push	{r7, lr}
 8003036:	b096      	sub	sp, #88	@ 0x58
 8003038:	af00      	add	r7, sp, #0
 800303a:	60f8      	str	r0, [r7, #12]
 800303c:	60b9      	str	r1, [r7, #8]
 800303e:	607a      	str	r2, [r7, #4]
	char buf[64];

    uint16_t tok_count = embeddedCliGetTokenCount(args);
 8003040:	68b8      	ldr	r0, [r7, #8]
 8003042:	f000 fdfb 	bl	8003c3c <embeddedCliGetTokenCount>
 8003046:	4603      	mov	r3, r0
 8003048:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
    if (tok_count < 1) {
 800304c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8003050:	2b00      	cmp	r3, #0
 8003052:	d104      	bne.n	800305e <CMD_Create_Folder+0x2a>
        embeddedCliPrint(cli, "Usage: create_folder <name>\r\n");
 8003054:	4919      	ldr	r1, [pc, #100]	@ (80030bc <CMD_Create_Folder+0x88>)
 8003056:	68f8      	ldr	r0, [r7, #12]
 8003058:	f000 fcf8 	bl	8003a4c <embeddedCliPrint>
 800305c:	e02b      	b.n	80030b6 <CMD_Create_Folder+0x82>
        return;
    }

    const char *foldername = embeddedCliGetToken(args, 1);
 800305e:	2101      	movs	r1, #1
 8003060:	68b8      	ldr	r0, [r7, #8]
 8003062:	f000 fdb5 	bl	8003bd0 <embeddedCliGetToken>
 8003066:	6538      	str	r0, [r7, #80]	@ 0x50

    res = f_mkdir(foldername);
 8003068:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800306a:	f008 ff17 	bl	800be9c <f_mkdir>
 800306e:	4603      	mov	r3, r0
 8003070:	461a      	mov	r2, r3
 8003072:	4b13      	ldr	r3, [pc, #76]	@ (80030c0 <CMD_Create_Folder+0x8c>)
 8003074:	701a      	strb	r2, [r3, #0]
    if (res == FR_OK){
 8003076:	4b12      	ldr	r3, [pc, #72]	@ (80030c0 <CMD_Create_Folder+0x8c>)
 8003078:	781b      	ldrb	r3, [r3, #0]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d10d      	bne.n	800309a <CMD_Create_Folder+0x66>
        snprintf(buf, sizeof(buf), "Folder created: %s\r\n", foldername);
 800307e:	f107 0010 	add.w	r0, r7, #16
 8003082:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003084:	4a0f      	ldr	r2, [pc, #60]	@ (80030c4 <CMD_Create_Folder+0x90>)
 8003086:	2140      	movs	r1, #64	@ 0x40
 8003088:	f01a ff9a 	bl	801dfc0 <sniprintf>
        embeddedCliPrint(cli, buf);
 800308c:	f107 0310 	add.w	r3, r7, #16
 8003090:	4619      	mov	r1, r3
 8003092:	68f8      	ldr	r0, [r7, #12]
 8003094:	f000 fcda 	bl	8003a4c <embeddedCliPrint>
 8003098:	e00d      	b.n	80030b6 <CMD_Create_Folder+0x82>
    } else {
        snprintf(buf, sizeof(buf), "f_mkdir failed: %d\r\n", res);
 800309a:	4b09      	ldr	r3, [pc, #36]	@ (80030c0 <CMD_Create_Folder+0x8c>)
 800309c:	781b      	ldrb	r3, [r3, #0]
 800309e:	f107 0010 	add.w	r0, r7, #16
 80030a2:	4a09      	ldr	r2, [pc, #36]	@ (80030c8 <CMD_Create_Folder+0x94>)
 80030a4:	2140      	movs	r1, #64	@ 0x40
 80030a6:	f01a ff8b 	bl	801dfc0 <sniprintf>
        embeddedCliPrint(cli, buf);
 80030aa:	f107 0310 	add.w	r3, r7, #16
 80030ae:	4619      	mov	r1, r3
 80030b0:	68f8      	ldr	r0, [r7, #12]
 80030b2:	f000 fccb 	bl	8003a4c <embeddedCliPrint>
    }
}
 80030b6:	3758      	adds	r7, #88	@ 0x58
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}
 80030bc:	08020010 	.word	0x08020010
 80030c0:	24002284 	.word	0x24002284
 80030c4:	08020030 	.word	0x08020030
 80030c8:	08020048 	.word	0x08020048

080030cc <CMD_Create_File>:

static void CMD_Create_File(EmbeddedCli *cli, char *args, void *context){
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b096      	sub	sp, #88	@ 0x58
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	60f8      	str	r0, [r7, #12]
 80030d4:	60b9      	str	r1, [r7, #8]
 80030d6:	607a      	str	r2, [r7, #4]
	char buf[64];

    uint16_t tok_count = embeddedCliGetTokenCount(args);
 80030d8:	68b8      	ldr	r0, [r7, #8]
 80030da:	f000 fdaf 	bl	8003c3c <embeddedCliGetTokenCount>
 80030de:	4603      	mov	r3, r0
 80030e0:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
    if (tok_count < 1) {
 80030e4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d104      	bne.n	80030f6 <CMD_Create_File+0x2a>
        embeddedCliPrint(cli, "Usage: create_file <name>\r\n");
 80030ec:	491a      	ldr	r1, [pc, #104]	@ (8003158 <CMD_Create_File+0x8c>)
 80030ee:	68f8      	ldr	r0, [r7, #12]
 80030f0:	f000 fcac 	bl	8003a4c <embeddedCliPrint>
 80030f4:	e02d      	b.n	8003152 <CMD_Create_File+0x86>
        return;
    }

    const char *filename = embeddedCliGetToken(args, 1);
 80030f6:	2101      	movs	r1, #1
 80030f8:	68b8      	ldr	r0, [r7, #8]
 80030fa:	f000 fd69 	bl	8003bd0 <embeddedCliGetToken>
 80030fe:	6538      	str	r0, [r7, #80]	@ 0x50

    res = f_open(&file, filename, FA_CREATE_ALWAYS | FA_WRITE);
 8003100:	220a      	movs	r2, #10
 8003102:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003104:	4815      	ldr	r0, [pc, #84]	@ (800315c <CMD_Create_File+0x90>)
 8003106:	f007 ffab 	bl	800b060 <f_open>
 800310a:	4603      	mov	r3, r0
 800310c:	461a      	mov	r2, r3
 800310e:	4b14      	ldr	r3, [pc, #80]	@ (8003160 <CMD_Create_File+0x94>)
 8003110:	701a      	strb	r2, [r3, #0]
    if (res == FR_OK){
 8003112:	4b13      	ldr	r3, [pc, #76]	@ (8003160 <CMD_Create_File+0x94>)
 8003114:	781b      	ldrb	r3, [r3, #0]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d10d      	bne.n	8003136 <CMD_Create_File+0x6a>
        snprintf(buf, sizeof(buf), "File created: %s\r\n", filename);
 800311a:	f107 0010 	add.w	r0, r7, #16
 800311e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003120:	4a10      	ldr	r2, [pc, #64]	@ (8003164 <CMD_Create_File+0x98>)
 8003122:	2140      	movs	r1, #64	@ 0x40
 8003124:	f01a ff4c 	bl	801dfc0 <sniprintf>
        embeddedCliPrint(cli, buf);
 8003128:	f107 0310 	add.w	r3, r7, #16
 800312c:	4619      	mov	r1, r3
 800312e:	68f8      	ldr	r0, [r7, #12]
 8003130:	f000 fc8c 	bl	8003a4c <embeddedCliPrint>
 8003134:	e00d      	b.n	8003152 <CMD_Create_File+0x86>
    } else {
        snprintf(buf, sizeof(buf), "f_open failed: %d\r\n", res);
 8003136:	4b0a      	ldr	r3, [pc, #40]	@ (8003160 <CMD_Create_File+0x94>)
 8003138:	781b      	ldrb	r3, [r3, #0]
 800313a:	f107 0010 	add.w	r0, r7, #16
 800313e:	4a0a      	ldr	r2, [pc, #40]	@ (8003168 <CMD_Create_File+0x9c>)
 8003140:	2140      	movs	r1, #64	@ 0x40
 8003142:	f01a ff3d 	bl	801dfc0 <sniprintf>
        embeddedCliPrint(cli, buf);
 8003146:	f107 0310 	add.w	r3, r7, #16
 800314a:	4619      	mov	r1, r3
 800314c:	68f8      	ldr	r0, [r7, #12]
 800314e:	f000 fc7d 	bl	8003a4c <embeddedCliPrint>
    }

}
 8003152:	3758      	adds	r7, #88	@ 0x58
 8003154:	46bd      	mov	sp, r7
 8003156:	bd80      	pop	{r7, pc}
 8003158:	08020060 	.word	0x08020060
 800315c:	2400205c 	.word	0x2400205c
 8003160:	24002284 	.word	0x24002284
 8003164:	0802007c 	.word	0x0802007c
 8003168:	08020090 	.word	0x08020090

0800316c <CMD_Write_eMMC>:

static void CMD_Write_eMMC(EmbeddedCli *cli, char *args, void *context){
 800316c:	b580      	push	{r7, lr}
 800316e:	b096      	sub	sp, #88	@ 0x58
 8003170:	af00      	add	r7, sp, #0
 8003172:	60f8      	str	r0, [r7, #12]
 8003174:	60b9      	str	r1, [r7, #8]
 8003176:	607a      	str	r2, [r7, #4]

	if (res == FR_OK) {
 8003178:	4b11      	ldr	r3, [pc, #68]	@ (80031c0 <CMD_Write_eMMC+0x54>)
 800317a:	781b      	ldrb	r3, [r3, #0]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d117      	bne.n	80031b0 <CMD_Write_eMMC+0x44>
	    UINT bytes;
	    f_write(&file, "Hello eMMC!\r\n", 13, &bytes);
 8003180:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003184:	220d      	movs	r2, #13
 8003186:	490f      	ldr	r1, [pc, #60]	@ (80031c4 <CMD_Write_eMMC+0x58>)
 8003188:	480f      	ldr	r0, [pc, #60]	@ (80031c8 <CMD_Write_eMMC+0x5c>)
 800318a:	f008 fa26 	bl	800b5da <f_write>
	    f_close(&file);
 800318e:	480e      	ldr	r0, [pc, #56]	@ (80031c8 <CMD_Write_eMMC+0x5c>)
 8003190:	f008 fc0a 	bl	800b9a8 <f_close>

	    char out2[64];
	    snprintf(out2, sizeof(out2), "Write %u bytes to File", bytes);
 8003194:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003196:	f107 0014 	add.w	r0, r7, #20
 800319a:	4a0c      	ldr	r2, [pc, #48]	@ (80031cc <CMD_Write_eMMC+0x60>)
 800319c:	2140      	movs	r1, #64	@ 0x40
 800319e:	f01a ff0f 	bl	801dfc0 <sniprintf>
	    embeddedCliPrint(cli, out2);
 80031a2:	f107 0314 	add.w	r3, r7, #20
 80031a6:	4619      	mov	r1, r3
 80031a8:	68f8      	ldr	r0, [r7, #12]
 80031aa:	f000 fc4f 	bl	8003a4c <embeddedCliPrint>
	} else {
		embeddedCliPrint(cli, "f_open failed");
	}
}
 80031ae:	e003      	b.n	80031b8 <CMD_Write_eMMC+0x4c>
		embeddedCliPrint(cli, "f_open failed");
 80031b0:	4907      	ldr	r1, [pc, #28]	@ (80031d0 <CMD_Write_eMMC+0x64>)
 80031b2:	68f8      	ldr	r0, [r7, #12]
 80031b4:	f000 fc4a 	bl	8003a4c <embeddedCliPrint>
}
 80031b8:	bf00      	nop
 80031ba:	3758      	adds	r7, #88	@ 0x58
 80031bc:	46bd      	mov	sp, r7
 80031be:	bd80      	pop	{r7, pc}
 80031c0:	24002284 	.word	0x24002284
 80031c4:	080200a4 	.word	0x080200a4
 80031c8:	2400205c 	.word	0x2400205c
 80031cc:	080200b4 	.word	0x080200b4
 80031d0:	080200cc 	.word	0x080200cc

080031d4 <CMD_Read_eMMC>:

static void CMD_Read_eMMC(EmbeddedCli *cli, char *args, void *context){
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b08e      	sub	sp, #56	@ 0x38
 80031d8:	af00      	add	r7, sp, #0
 80031da:	60f8      	str	r0, [r7, #12]
 80031dc:	60b9      	str	r1, [r7, #8]
 80031de:	607a      	str	r2, [r7, #4]

	res = f_open(&file, "test.txt", FA_READ);
 80031e0:	2201      	movs	r2, #1
 80031e2:	4916      	ldr	r1, [pc, #88]	@ (800323c <CMD_Read_eMMC+0x68>)
 80031e4:	4816      	ldr	r0, [pc, #88]	@ (8003240 <CMD_Read_eMMC+0x6c>)
 80031e6:	f007 ff3b 	bl	800b060 <f_open>
 80031ea:	4603      	mov	r3, r0
 80031ec:	461a      	mov	r2, r3
 80031ee:	4b15      	ldr	r3, [pc, #84]	@ (8003244 <CMD_Read_eMMC+0x70>)
 80031f0:	701a      	strb	r2, [r3, #0]
	if (res == FR_OK) {
 80031f2:	4b14      	ldr	r3, [pc, #80]	@ (8003244 <CMD_Read_eMMC+0x70>)
 80031f4:	781b      	ldrb	r3, [r3, #0]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d117      	bne.n	800322a <CMD_Read_eMMC+0x56>
	    char buf[32];
	    UINT br;
	    f_read(&file, buf, sizeof(buf) - 1, &br);
 80031fa:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80031fe:	f107 0114 	add.w	r1, r7, #20
 8003202:	221f      	movs	r2, #31
 8003204:	480e      	ldr	r0, [pc, #56]	@ (8003240 <CMD_Read_eMMC+0x6c>)
 8003206:	f008 f8b5 	bl	800b374 <f_read>
	    buf[br] = 0;
 800320a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800320c:	3338      	adds	r3, #56	@ 0x38
 800320e:	443b      	add	r3, r7
 8003210:	2200      	movs	r2, #0
 8003212:	f803 2c24 	strb.w	r2, [r3, #-36]
	    embeddedCliPrint(cli, buf);
 8003216:	f107 0314 	add.w	r3, r7, #20
 800321a:	4619      	mov	r1, r3
 800321c:	68f8      	ldr	r0, [r7, #12]
 800321e:	f000 fc15 	bl	8003a4c <embeddedCliPrint>
	    f_close(&file);
 8003222:	4807      	ldr	r0, [pc, #28]	@ (8003240 <CMD_Read_eMMC+0x6c>)
 8003224:	f008 fbc0 	bl	800b9a8 <f_close>
	} else {
		embeddedCliPrint(cli, "f_open (read) failed");
	}

}
 8003228:	e003      	b.n	8003232 <CMD_Read_eMMC+0x5e>
		embeddedCliPrint(cli, "f_open (read) failed");
 800322a:	4907      	ldr	r1, [pc, #28]	@ (8003248 <CMD_Read_eMMC+0x74>)
 800322c:	68f8      	ldr	r0, [r7, #12]
 800322e:	f000 fc0d 	bl	8003a4c <embeddedCliPrint>
}
 8003232:	bf00      	nop
 8003234:	3738      	adds	r7, #56	@ 0x38
 8003236:	46bd      	mov	sp, r7
 8003238:	bd80      	pop	{r7, pc}
 800323a:	bf00      	nop
 800323c:	080200dc 	.word	0x080200dc
 8003240:	2400205c 	.word	0x2400205c
 8003244:	24002284 	.word	0x24002284
 8003248:	080200e8 	.word	0x080200e8

0800324c <CMD_List>:

static void CMD_List(EmbeddedCli *cli, char *args, void *context) {
 800324c:	b580      	push	{r7, lr}
 800324e:	f5ad 6d96 	sub.w	sp, sp, #1200	@ 0x4b0
 8003252:	af02      	add	r7, sp, #8
 8003254:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 8003258:	f2a3 439c 	subw	r3, r3, #1180	@ 0x49c
 800325c:	6018      	str	r0, [r3, #0]
 800325e:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 8003262:	f5a3 6394 	sub.w	r3, r3, #1184	@ 0x4a0
 8003266:	6019      	str	r1, [r3, #0]
 8003268:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 800326c:	f2a3 43a4 	subw	r3, r3, #1188	@ 0x4a4
 8003270:	601a      	str	r2, [r3, #0]
    FILINFO fno;

    char path[256];
    char msg[320];

    uint16_t tok_count = embeddedCliGetTokenCount(args);
 8003272:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 8003276:	f5a3 6394 	sub.w	r3, r3, #1184	@ 0x4a0
 800327a:	6818      	ldr	r0, [r3, #0]
 800327c:	f000 fcde 	bl	8003c3c <embeddedCliGetTokenCount>
 8003280:	4603      	mov	r3, r0
 8003282:	f8a7 34a6 	strh.w	r3, [r7, #1190]	@ 0x4a6
    if (tok_count >= 1) {
 8003286:	f8b7 34a6 	ldrh.w	r3, [r7, #1190]	@ 0x4a6
 800328a:	2b00      	cmp	r3, #0
 800328c:	d025      	beq.n	80032da <CMD_List+0x8e>
        const char *userPath = embeddedCliGetToken(args, 1);
 800328e:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 8003292:	f5a3 6394 	sub.w	r3, r3, #1184	@ 0x4a0
 8003296:	2101      	movs	r1, #1
 8003298:	6818      	ldr	r0, [r3, #0]
 800329a:	f000 fc99 	bl	8003bd0 <embeddedCliGetToken>
 800329e:	f8c7 04a0 	str.w	r0, [r7, #1184]	@ 0x4a0
        if (userPath && *userPath) {
 80032a2:	f8d7 34a0 	ldr.w	r3, [r7, #1184]	@ 0x4a0
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d00e      	beq.n	80032c8 <CMD_List+0x7c>
 80032aa:	f8d7 34a0 	ldr.w	r3, [r7, #1184]	@ 0x4a0
 80032ae:	781b      	ldrb	r3, [r3, #0]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d009      	beq.n	80032c8 <CMD_List+0x7c>
            snprintf(path, sizeof(path), "%s", userPath);
 80032b4:	f507 7015 	add.w	r0, r7, #596	@ 0x254
 80032b8:	f8d7 34a0 	ldr.w	r3, [r7, #1184]	@ 0x4a0
 80032bc:	4a5e      	ldr	r2, [pc, #376]	@ (8003438 <CMD_List+0x1ec>)
 80032be:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80032c2:	f01a fe7d 	bl	801dfc0 <sniprintf>
 80032c6:	e010      	b.n	80032ea <CMD_List+0x9e>
        } else {
            snprintf(path, sizeof(path), ".");
 80032c8:	f507 7315 	add.w	r3, r7, #596	@ 0x254
 80032cc:	4a5b      	ldr	r2, [pc, #364]	@ (800343c <CMD_List+0x1f0>)
 80032ce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80032d2:	4618      	mov	r0, r3
 80032d4:	f01a fe74 	bl	801dfc0 <sniprintf>
 80032d8:	e007      	b.n	80032ea <CMD_List+0x9e>
        }
    } else {
        snprintf(path, sizeof(path), ".");
 80032da:	f507 7315 	add.w	r3, r7, #596	@ 0x254
 80032de:	4a57      	ldr	r2, [pc, #348]	@ (800343c <CMD_List+0x1f0>)
 80032e0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80032e4:	4618      	mov	r0, r3
 80032e6:	f01a fe6b 	bl	801dfc0 <sniprintf>
    }

    fr = f_opendir(&dir, path);
 80032ea:	f507 7215 	add.w	r2, r7, #596	@ 0x254
 80032ee:	f207 436c 	addw	r3, r7, #1132	@ 0x46c
 80032f2:	4611      	mov	r1, r2
 80032f4:	4618      	mov	r0, r3
 80032f6:	f008 fd16 	bl	800bd26 <f_opendir>
 80032fa:	4603      	mov	r3, r0
 80032fc:	f887 349f 	strb.w	r3, [r7, #1183]	@ 0x49f
    if (fr != FR_OK) {
 8003300:	f897 349f 	ldrb.w	r3, [r7, #1183]	@ 0x49f
 8003304:	2b00      	cmp	r3, #0
 8003306:	d017      	beq.n	8003338 <CMD_List+0xec>
        snprintf(msg, sizeof(msg), "Cannot open '%s' (err=%d)\r\n", path, fr);
 8003308:	f897 349f 	ldrb.w	r3, [r7, #1183]	@ 0x49f
 800330c:	f507 7215 	add.w	r2, r7, #596	@ 0x254
 8003310:	f507 708a 	add.w	r0, r7, #276	@ 0x114
 8003314:	9300      	str	r3, [sp, #0]
 8003316:	4613      	mov	r3, r2
 8003318:	4a49      	ldr	r2, [pc, #292]	@ (8003440 <CMD_List+0x1f4>)
 800331a:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 800331e:	f01a fe4f 	bl	801dfc0 <sniprintf>
        embeddedCliPrint(cli, msg);
 8003322:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8003326:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 800332a:	f2a3 439c 	subw	r3, r3, #1180	@ 0x49c
 800332e:	4611      	mov	r1, r2
 8003330:	6818      	ldr	r0, [r3, #0]
 8003332:	f000 fb8b 	bl	8003a4c <embeddedCliPrint>
 8003336:	e07b      	b.n	8003430 <CMD_List+0x1e4>
    }

#if FF_FS_RPATH
    {
        char cwd[256];
        if (f_getcwd(cwd, sizeof(cwd)) == FR_OK) {
 8003338:	f107 0314 	add.w	r3, r7, #20
 800333c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003340:	4618      	mov	r0, r3
 8003342:	f008 fb9b 	bl	800ba7c <f_getcwd>
 8003346:	4603      	mov	r3, r0
 8003348:	2b00      	cmp	r3, #0
 800334a:	d109      	bne.n	8003360 <CMD_List+0x114>
            snprintf(msg, sizeof(msg), "Directory: %s\r\n", cwd);
 800334c:	f107 0314 	add.w	r3, r7, #20
 8003350:	f507 708a 	add.w	r0, r7, #276	@ 0x114
 8003354:	4a3b      	ldr	r2, [pc, #236]	@ (8003444 <CMD_List+0x1f8>)
 8003356:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 800335a:	f01a fe31 	bl	801dfc0 <sniprintf>
 800335e:	e007      	b.n	8003370 <CMD_List+0x124>
        } else {
            snprintf(msg, sizeof(msg), "Directory: (unknown)\r\n");
 8003360:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8003364:	4a38      	ldr	r2, [pc, #224]	@ (8003448 <CMD_List+0x1fc>)
 8003366:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 800336a:	4618      	mov	r0, r3
 800336c:	f01a fe28 	bl	801dfc0 <sniprintf>
        }
        embeddedCliPrint(cli, msg);
 8003370:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8003374:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 8003378:	f2a3 439c 	subw	r3, r3, #1180	@ 0x49c
 800337c:	4611      	mov	r1, r2
 800337e:	6818      	ldr	r0, [r3, #0]
 8003380:	f000 fb64 	bl	8003a4c <embeddedCliPrint>
    }
#endif

    for (;;) {
        fr = f_readdir(&dir, &fno);
 8003384:	f507 7255 	add.w	r2, r7, #852	@ 0x354
 8003388:	f207 436c 	addw	r3, r7, #1132	@ 0x46c
 800338c:	4611      	mov	r1, r2
 800338e:	4618      	mov	r0, r3
 8003390:	f008 fd3a 	bl	800be08 <f_readdir>
 8003394:	4603      	mov	r3, r0
 8003396:	f887 349f 	strb.w	r3, [r7, #1183]	@ 0x49f
        if (fr != FR_OK || fno.fname[0] == 0)
 800339a:	f897 349f 	ldrb.w	r3, [r7, #1183]	@ 0x49f
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d141      	bne.n	8003426 <CMD_List+0x1da>
 80033a2:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 80033a6:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80033aa:	7d9b      	ldrb	r3, [r3, #22]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d03a      	beq.n	8003426 <CMD_List+0x1da>
            break;

        if (fno.fattrib & (AM_HID | AM_SYS))
 80033b0:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 80033b4:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80033b8:	7a1b      	ldrb	r3, [r3, #8]
 80033ba:	f003 0306 	and.w	r3, r3, #6
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d12f      	bne.n	8003422 <CMD_List+0x1d6>
            continue;

        if (fno.fattrib & AM_DIR) {
 80033c2:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 80033c6:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80033ca:	7a1b      	ldrb	r3, [r3, #8]
 80033cc:	f003 0310 	and.w	r3, r3, #16
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d00a      	beq.n	80033ea <CMD_List+0x19e>
            snprintf(msg, sizeof(msg), "<DIR>          %.200s\r\n", fno.fname);
 80033d4:	f507 7355 	add.w	r3, r7, #852	@ 0x354
 80033d8:	3316      	adds	r3, #22
 80033da:	f507 708a 	add.w	r0, r7, #276	@ 0x114
 80033de:	4a1b      	ldr	r2, [pc, #108]	@ (800344c <CMD_List+0x200>)
 80033e0:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 80033e4:	f01a fdec 	bl	801dfc0 <sniprintf>
 80033e8:	e010      	b.n	800340c <CMD_List+0x1c0>
        } else {
            snprintf(msg, sizeof(msg), "%10lu  %.200s\r\n", (unsigned long)fno.fsize, fno.fname);
 80033ea:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 80033ee:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	f507 708a 	add.w	r0, r7, #276	@ 0x114
 80033f8:	f507 7355 	add.w	r3, r7, #852	@ 0x354
 80033fc:	3316      	adds	r3, #22
 80033fe:	9300      	str	r3, [sp, #0]
 8003400:	4613      	mov	r3, r2
 8003402:	4a13      	ldr	r2, [pc, #76]	@ (8003450 <CMD_List+0x204>)
 8003404:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8003408:	f01a fdda 	bl	801dfc0 <sniprintf>
        }
        embeddedCliPrint(cli, msg);
 800340c:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8003410:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 8003414:	f2a3 439c 	subw	r3, r3, #1180	@ 0x49c
 8003418:	4611      	mov	r1, r2
 800341a:	6818      	ldr	r0, [r3, #0]
 800341c:	f000 fb16 	bl	8003a4c <embeddedCliPrint>
 8003420:	e7b0      	b.n	8003384 <CMD_List+0x138>
            continue;
 8003422:	bf00      	nop
        fr = f_readdir(&dir, &fno);
 8003424:	e7ae      	b.n	8003384 <CMD_List+0x138>
    }

    f_closedir(&dir);
 8003426:	f207 436c 	addw	r3, r7, #1132	@ 0x46c
 800342a:	4618      	mov	r0, r3
 800342c:	f008 fcd4 	bl	800bdd8 <f_closedir>
}
 8003430:	f507 6795 	add.w	r7, r7, #1192	@ 0x4a8
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}
 8003438:	08020100 	.word	0x08020100
 800343c:	08020104 	.word	0x08020104
 8003440:	08020108 	.word	0x08020108
 8003444:	08020124 	.word	0x08020124
 8003448:	08020134 	.word	0x08020134
 800344c:	0802014c 	.word	0x0802014c
 8003450:	08020164 	.word	0x08020164

08003454 <CMD_Change_Directory>:

static void CMD_Change_Directory(EmbeddedCli *cli, char *args, void *context){
 8003454:	b580      	push	{r7, lr}
 8003456:	b0a8      	sub	sp, #160	@ 0xa0
 8003458:	af00      	add	r7, sp, #0
 800345a:	60f8      	str	r0, [r7, #12]
 800345c:	60b9      	str	r1, [r7, #8]
 800345e:	607a      	str	r2, [r7, #4]
    (void)context;
    uint16_t n = embeddedCliGetTokenCount(args);
 8003460:	68b8      	ldr	r0, [r7, #8]
 8003462:	f000 fbeb 	bl	8003c3c <embeddedCliGetTokenCount>
 8003466:	4603      	mov	r3, r0
 8003468:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    if (n < 1) {
 800346c:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8003470:	2b00      	cmp	r3, #0
 8003472:	d103      	bne.n	800347c <CMD_Change_Directory+0x28>
        f_chdir("0:/");
 8003474:	4812      	ldr	r0, [pc, #72]	@ (80034c0 <CMD_Change_Directory+0x6c>)
 8003476:	f008 fab7 	bl	800b9e8 <f_chdir>
        return;
 800347a:	e01e      	b.n	80034ba <CMD_Change_Directory+0x66>
    }

    const char *path = embeddedCliGetToken(args, 1);
 800347c:	2101      	movs	r1, #1
 800347e:	68b8      	ldr	r0, [r7, #8]
 8003480:	f000 fba6 	bl	8003bd0 <embeddedCliGetToken>
 8003484:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
    FRESULT res = f_chdir(path);
 8003488:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 800348c:	f008 faac 	bl	800b9e8 <f_chdir>
 8003490:	4603      	mov	r3, r0
 8003492:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    if (res != FR_OK) {
 8003496:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800349a:	2b00      	cmp	r3, #0
 800349c:	d00d      	beq.n	80034ba <CMD_Change_Directory+0x66>
        char msg[128];
        snprintf(msg, sizeof(msg), "cd: %s: No such file or directory\r\n", path);
 800349e:	f107 0014 	add.w	r0, r7, #20
 80034a2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80034a6:	4a07      	ldr	r2, [pc, #28]	@ (80034c4 <CMD_Change_Directory+0x70>)
 80034a8:	2180      	movs	r1, #128	@ 0x80
 80034aa:	f01a fd89 	bl	801dfc0 <sniprintf>
        embeddedCliPrint(cli, msg);
 80034ae:	f107 0314 	add.w	r3, r7, #20
 80034b2:	4619      	mov	r1, r3
 80034b4:	68f8      	ldr	r0, [r7, #12]
 80034b6:	f000 fac9 	bl	8003a4c <embeddedCliPrint>
    }
}
 80034ba:	37a0      	adds	r7, #160	@ 0xa0
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}
 80034c0:	08020174 	.word	0x08020174
 80034c4:	08020178 	.word	0x08020178

080034c8 <CMD_Print_Working_Directory>:

static void CMD_Print_Working_Directory(EmbeddedCli *cli, char *args, void *context){
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b0c4      	sub	sp, #272	@ 0x110
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80034d2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80034d6:	6018      	str	r0, [r3, #0]
 80034d8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80034dc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80034e0:	6019      	str	r1, [r3, #0]
 80034e2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80034e6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80034ea:	601a      	str	r2, [r3, #0]
    (void)args;
    (void)context;
    char buf[256];

    if (f_getcwd(buf, sizeof(buf)) == FR_OK)
 80034ec:	f107 0310 	add.w	r3, r7, #16
 80034f0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80034f4:	4618      	mov	r0, r3
 80034f6:	f008 fac1 	bl	800ba7c <f_getcwd>
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d112      	bne.n	8003526 <CMD_Print_Working_Directory+0x5e>
        embeddedCliPrint(cli, buf), embeddedCliPrint(cli, "\r\n");
 8003500:	f107 0210 	add.w	r2, r7, #16
 8003504:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003508:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800350c:	4611      	mov	r1, r2
 800350e:	6818      	ldr	r0, [r3, #0]
 8003510:	f000 fa9c 	bl	8003a4c <embeddedCliPrint>
 8003514:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003518:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800351c:	4908      	ldr	r1, [pc, #32]	@ (8003540 <CMD_Print_Working_Directory+0x78>)
 800351e:	6818      	ldr	r0, [r3, #0]
 8003520:	f000 fa94 	bl	8003a4c <embeddedCliPrint>
    else
        embeddedCliPrint(cli, "(error reading current directory)\r\n");
}
 8003524:	e007      	b.n	8003536 <CMD_Print_Working_Directory+0x6e>
        embeddedCliPrint(cli, "(error reading current directory)\r\n");
 8003526:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800352a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800352e:	4905      	ldr	r1, [pc, #20]	@ (8003544 <CMD_Print_Working_Directory+0x7c>)
 8003530:	6818      	ldr	r0, [r3, #0]
 8003532:	f000 fa8b 	bl	8003a4c <embeddedCliPrint>
}
 8003536:	bf00      	nop
 8003538:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}
 8003540:	0802019c 	.word	0x0802019c
 8003544:	080201a0 	.word	0x080201a0

08003548 <getCliStaticBindings>:
 *************************************************/

/*************************************************
 *                Getter - Helper                *
 *************************************************/
const CliCommandBinding *getCliStaticBindings(void) {
 8003548:	b480      	push	{r7}
 800354a:	af00      	add	r7, sp, #0
    return cliStaticBindings_internal;
 800354c:	4b02      	ldr	r3, [pc, #8]	@ (8003558 <getCliStaticBindings+0x10>)
}
 800354e:	4618      	mov	r0, r3
 8003550:	46bd      	mov	sp, r7
 8003552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003556:	4770      	bx	lr
 8003558:	08021108 	.word	0x08021108

0800355c <getCliStaticBindingCount>:

uint16_t getCliStaticBindingCount(void) {
 800355c:	b480      	push	{r7}
 800355e:	af00      	add	r7, sp, #0
    return sizeof(cliStaticBindings_internal) / sizeof(cliStaticBindings_internal[0]);
 8003560:	2310      	movs	r3, #16
}
 8003562:	4618      	mov	r0, r3
 8003564:	46bd      	mov	sp, r7
 8003566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356a:	4770      	bx	lr

0800356c <writeCharTocli_COMM_USB>:


/*************************************************
 *          Tx Transmit CLI Byte Buffer          *
 *************************************************/
static void writeCharTocli_COMM_USB(EmbeddedCli *embeddedCli, char c) {
 800356c:	b580      	push	{r7, lr}
 800356e:	b084      	sub	sp, #16
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
 8003574:	460b      	mov	r3, r1
 8003576:	70fb      	strb	r3, [r7, #3]
    uint8_t b = (uint8_t)c;
 8003578:	78fb      	ldrb	r3, [r7, #3]
 800357a:	73fb      	strb	r3, [r7, #15]
    while (CDC_Transmit_HS(&b, 1) == USBD_BUSY) {
 800357c:	e002      	b.n	8003584 <writeCharTocli_COMM_USB+0x18>
    	vTaskDelay(1);
 800357e:	2001      	movs	r0, #1
 8003580:	f003 f856 	bl	8006630 <vTaskDelay>
    while (CDC_Transmit_HS(&b, 1) == USBD_BUSY) {
 8003584:	f107 030f 	add.w	r3, r7, #15
 8003588:	2101      	movs	r1, #1
 800358a:	4618      	mov	r0, r3
 800358c:	f019 fe66 	bl	801d25c <CDC_Transmit_HS>
 8003590:	4603      	mov	r3, r0
 8003592:	2b01      	cmp	r3, #1
 8003594:	d0f3      	beq.n	800357e <writeCharTocli_COMM_USB+0x12>
    }
}
 8003596:	bf00      	nop
 8003598:	bf00      	nop
 800359a:	3710      	adds	r7, #16
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}

080035a0 <writeCharTocli_COMM_UART>:

static void writeCharTocli_COMM_UART(EmbeddedCli *embeddedCli, char c) {
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b084      	sub	sp, #16
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
 80035a8:	460b      	mov	r3, r1
 80035aa:	70fb      	strb	r3, [r7, #3]
    uint8_t b = c;
 80035ac:	78fb      	ldrb	r3, [r7, #3]
 80035ae:	73fb      	strb	r3, [r7, #15]
    UART_Driver_Write(UART4, b);
 80035b0:	7bfb      	ldrb	r3, [r7, #15]
 80035b2:	4619      	mov	r1, r3
 80035b4:	4803      	ldr	r0, [pc, #12]	@ (80035c4 <writeCharTocli_COMM_UART+0x24>)
 80035b6:	f7ff f82a 	bl	800260e <UART_Driver_Write>
}
 80035ba:	bf00      	nop
 80035bc:	3710      	adds	r7, #16
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}
 80035c2:	bf00      	nop
 80035c4:	40004c00 	.word	0x40004c00

080035c8 <SystemCLI_Init>:

Std_ReturnType SystemCLI_Init() {
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b082      	sub	sp, #8
 80035cc:	af00      	add	r7, sp, #0
	/* Initialize the CLI configuration settings */

    // Initialize COMM USB CLI
    EmbeddedCliConfig *COMM_USB_Config = embeddedCliDefaultConfig();
 80035ce:	f000 f89f 	bl	8003710 <embeddedCliDefaultConfig>
 80035d2:	6078      	str	r0, [r7, #4]
    COMM_USB_Config->cliBuffer = COMM_USB_cliStaticBuffer;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	4a39      	ldr	r2, [pc, #228]	@ (80036bc <SystemCLI_Init+0xf4>)
 80035d8:	60da      	str	r2, [r3, #12]
    COMM_USB_Config->cliBufferSize = COMM_USB_CLI_BUFFER_SIZE;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80035e0:	821a      	strh	r2, [r3, #16]
    COMM_USB_Config->rxBufferSize = CLI_RX_BUFFER_SIZE;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2210      	movs	r2, #16
 80035e6:	809a      	strh	r2, [r3, #4]
    COMM_USB_Config->cmdBufferSize = CLI_CMD_BUFFER_SIZE;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2240      	movs	r2, #64	@ 0x40
 80035ec:	80da      	strh	r2, [r3, #6]
    COMM_USB_Config->historyBufferSize = CLI_HISTORY_SIZE;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2280      	movs	r2, #128	@ 0x80
 80035f2:	811a      	strh	r2, [r3, #8]
    COMM_USB_Config->maxBindingCount = CLI_MAX_BINDING_COUNT;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2220      	movs	r2, #32
 80035f8:	815a      	strh	r2, [r3, #10]
    COMM_USB_Config->enableAutoComplete = CLI_AUTO_COMPLETE;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2201      	movs	r2, #1
 80035fe:	749a      	strb	r2, [r3, #18]
    COMM_USB_Config->invitation = CLI_INITATION_COMM_USB;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	4a2f      	ldr	r2, [pc, #188]	@ (80036c0 <SystemCLI_Init+0xf8>)
 8003604:	601a      	str	r2, [r3, #0]
    COMM_USB_Config->staticBindings = getCliStaticBindings();
 8003606:	f7ff ff9f 	bl	8003548 <getCliStaticBindings>
 800360a:	4602      	mov	r2, r0
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	615a      	str	r2, [r3, #20]
    COMM_USB_Config->staticBindingCount = getCliStaticBindingCount();
 8003610:	f7ff ffa4 	bl	800355c <getCliStaticBindingCount>
 8003614:	4603      	mov	r3, r0
 8003616:	461a      	mov	r2, r3
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	831a      	strh	r2, [r3, #24]

    cli_COMM_USB = embeddedCliNew(COMM_USB_Config);
 800361c:	6878      	ldr	r0, [r7, #4]
 800361e:	f000 f8d2 	bl	80037c6 <embeddedCliNew>
 8003622:	4603      	mov	r3, r0
 8003624:	4a27      	ldr	r2, [pc, #156]	@ (80036c4 <SystemCLI_Init+0xfc>)
 8003626:	6013      	str	r3, [r2, #0]
    if (cli_COMM_USB == NULL) {
 8003628:	4b26      	ldr	r3, [pc, #152]	@ (80036c4 <SystemCLI_Init+0xfc>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d101      	bne.n	8003634 <SystemCLI_Init+0x6c>
        return E_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	e03e      	b.n	80036b2 <SystemCLI_Init+0xea>
    }
    cli_COMM_USB->writeChar = writeCharTocli_COMM_USB;
 8003634:	4b23      	ldr	r3, [pc, #140]	@ (80036c4 <SystemCLI_Init+0xfc>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a23      	ldr	r2, [pc, #140]	@ (80036c8 <SystemCLI_Init+0x100>)
 800363a:	601a      	str	r2, [r3, #0]

    // Initialize COMM UART CLi
    EmbeddedCliConfig *COMM_UART_config = embeddedCliDefaultConfig();
 800363c:	f000 f868 	bl	8003710 <embeddedCliDefaultConfig>
 8003640:	6038      	str	r0, [r7, #0]
    COMM_UART_config->cliBuffer = COMM_UART_cliStaticBuffer;
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	4a21      	ldr	r2, [pc, #132]	@ (80036cc <SystemCLI_Init+0x104>)
 8003646:	60da      	str	r2, [r3, #12]
    COMM_UART_config->cliBufferSize = COMM_UART_CLI_BUFFER_SIZE;
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800364e:	821a      	strh	r2, [r3, #16]
    COMM_UART_config->rxBufferSize = CLI_RX_BUFFER_SIZE;
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	2210      	movs	r2, #16
 8003654:	809a      	strh	r2, [r3, #4]
    COMM_UART_config->cmdBufferSize = CLI_CMD_BUFFER_SIZE;
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	2240      	movs	r2, #64	@ 0x40
 800365a:	80da      	strh	r2, [r3, #6]
    COMM_UART_config->historyBufferSize = CLI_HISTORY_SIZE;
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	2280      	movs	r2, #128	@ 0x80
 8003660:	811a      	strh	r2, [r3, #8]
    COMM_UART_config->maxBindingCount = CLI_MAX_BINDING_COUNT;
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	2220      	movs	r2, #32
 8003666:	815a      	strh	r2, [r3, #10]
    COMM_UART_config->enableAutoComplete = CLI_AUTO_COMPLETE;
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	2201      	movs	r2, #1
 800366c:	749a      	strb	r2, [r3, #18]
    COMM_UART_config->invitation = CLI_INITATION_COMM_UART;
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	4a17      	ldr	r2, [pc, #92]	@ (80036d0 <SystemCLI_Init+0x108>)
 8003672:	601a      	str	r2, [r3, #0]
    COMM_UART_config->staticBindings = getCliStaticBindings();
 8003674:	f7ff ff68 	bl	8003548 <getCliStaticBindings>
 8003678:	4602      	mov	r2, r0
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	615a      	str	r2, [r3, #20]
    COMM_UART_config->staticBindingCount = getCliStaticBindingCount();
 800367e:	f7ff ff6d 	bl	800355c <getCliStaticBindingCount>
 8003682:	4603      	mov	r3, r0
 8003684:	461a      	mov	r2, r3
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	831a      	strh	r2, [r3, #24]

    cli_COMM_UART = embeddedCliNew(COMM_UART_config);
 800368a:	6838      	ldr	r0, [r7, #0]
 800368c:	f000 f89b 	bl	80037c6 <embeddedCliNew>
 8003690:	4603      	mov	r3, r0
 8003692:	4a10      	ldr	r2, [pc, #64]	@ (80036d4 <SystemCLI_Init+0x10c>)
 8003694:	6013      	str	r3, [r2, #0]
    if (cli_COMM_UART == NULL) {
 8003696:	4b0f      	ldr	r3, [pc, #60]	@ (80036d4 <SystemCLI_Init+0x10c>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d101      	bne.n	80036a2 <SystemCLI_Init+0xda>
        return E_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e007      	b.n	80036b2 <SystemCLI_Init+0xea>
    }
    cli_COMM_UART->writeChar = writeCharTocli_COMM_UART;
 80036a2:	4b0c      	ldr	r3, [pc, #48]	@ (80036d4 <SystemCLI_Init+0x10c>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4a0c      	ldr	r2, [pc, #48]	@ (80036d8 <SystemCLI_Init+0x110>)
 80036a8:	601a      	str	r2, [r3, #0]

//	// Init the CLI with blank screen
//	onClearCLI(cli, NULL, NULL);

    // CLI has now been initialized, set bool to true to enable interrupts.
    cliIsReady = true;
 80036aa:	4b0c      	ldr	r3, [pc, #48]	@ (80036dc <SystemCLI_Init+0x114>)
 80036ac:	2201      	movs	r2, #1
 80036ae:	701a      	strb	r2, [r3, #0]

    return E_OK;
 80036b0:	2300      	movs	r3, #0
}
 80036b2:	4618      	mov	r0, r3
 80036b4:	3708      	adds	r7, #8
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bd80      	pop	{r7, pc}
 80036ba:	bf00      	nop
 80036bc:	24002288 	.word	0x24002288
 80036c0:	080201c4 	.word	0x080201c4
 80036c4:	24003288 	.word	0x24003288
 80036c8:	0800356d 	.word	0x0800356d
 80036cc:	24002a88 	.word	0x24002a88
 80036d0:	080201d4 	.word	0x080201d4
 80036d4:	2400328c 	.word	0x2400328c
 80036d8:	080035a1 	.word	0x080035a1
 80036dc:	24003290 	.word	0x24003290

080036e0 <get_COMM_USB_CliPointer>:

/*************************************************
 *             Get CLI Pointers                  *
 *************************************************/

EmbeddedCli *get_COMM_USB_CliPointer() {
 80036e0:	b480      	push	{r7}
 80036e2:	af00      	add	r7, sp, #0
    return cli_COMM_USB;
 80036e4:	4b03      	ldr	r3, [pc, #12]	@ (80036f4 <get_COMM_USB_CliPointer+0x14>)
 80036e6:	681b      	ldr	r3, [r3, #0]
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	46bd      	mov	sp, r7
 80036ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f0:	4770      	bx	lr
 80036f2:	bf00      	nop
 80036f4:	24003288 	.word	0x24003288

080036f8 <get_COMM_UART_CliPointer>:

EmbeddedCli *get_COMM_UART_CliPointer() {
 80036f8:	b480      	push	{r7}
 80036fa:	af00      	add	r7, sp, #0
    return cli_COMM_UART;
 80036fc:	4b03      	ldr	r3, [pc, #12]	@ (800370c <get_COMM_UART_CliPointer+0x14>)
 80036fe:	681b      	ldr	r3, [r3, #0]
}
 8003700:	4618      	mov	r0, r3
 8003702:	46bd      	mov	sp, r7
 8003704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003708:	4770      	bx	lr
 800370a:	bf00      	nop
 800370c:	2400328c 	.word	0x2400328c

08003710 <embeddedCliDefaultConfig>:
 * @param pos - token position (counted from 1)
 * @return index of first char of specified token
 */
static uint16_t getTokenPosition(const char *tokenizedStr, uint16_t pos);

EmbeddedCliConfig *embeddedCliDefaultConfig(void) {
 8003710:	b480      	push	{r7}
 8003712:	af00      	add	r7, sp, #0
    defaultConfig.rxBufferSize = 64;
 8003714:	4b11      	ldr	r3, [pc, #68]	@ (800375c <embeddedCliDefaultConfig+0x4c>)
 8003716:	2240      	movs	r2, #64	@ 0x40
 8003718:	809a      	strh	r2, [r3, #4]
    defaultConfig.cmdBufferSize = 64;
 800371a:	4b10      	ldr	r3, [pc, #64]	@ (800375c <embeddedCliDefaultConfig+0x4c>)
 800371c:	2240      	movs	r2, #64	@ 0x40
 800371e:	80da      	strh	r2, [r3, #6]
    defaultConfig.historyBufferSize = 128;
 8003720:	4b0e      	ldr	r3, [pc, #56]	@ (800375c <embeddedCliDefaultConfig+0x4c>)
 8003722:	2280      	movs	r2, #128	@ 0x80
 8003724:	811a      	strh	r2, [r3, #8]
    defaultConfig.cliBuffer = NULL;
 8003726:	4b0d      	ldr	r3, [pc, #52]	@ (800375c <embeddedCliDefaultConfig+0x4c>)
 8003728:	2200      	movs	r2, #0
 800372a:	60da      	str	r2, [r3, #12]
    defaultConfig.cliBufferSize = 0;
 800372c:	4b0b      	ldr	r3, [pc, #44]	@ (800375c <embeddedCliDefaultConfig+0x4c>)
 800372e:	2200      	movs	r2, #0
 8003730:	821a      	strh	r2, [r3, #16]
    defaultConfig.maxBindingCount = 8;
 8003732:	4b0a      	ldr	r3, [pc, #40]	@ (800375c <embeddedCliDefaultConfig+0x4c>)
 8003734:	2208      	movs	r2, #8
 8003736:	815a      	strh	r2, [r3, #10]
    defaultConfig.enableAutoComplete = true;
 8003738:	4b08      	ldr	r3, [pc, #32]	@ (800375c <embeddedCliDefaultConfig+0x4c>)
 800373a:	2201      	movs	r2, #1
 800373c:	749a      	strb	r2, [r3, #18]
    defaultConfig.invitation = "> ";
 800373e:	4b07      	ldr	r3, [pc, #28]	@ (800375c <embeddedCliDefaultConfig+0x4c>)
 8003740:	4a07      	ldr	r2, [pc, #28]	@ (8003760 <embeddedCliDefaultConfig+0x50>)
 8003742:	601a      	str	r2, [r3, #0]
    defaultConfig.staticBindingCount = 0;
 8003744:	4b05      	ldr	r3, [pc, #20]	@ (800375c <embeddedCliDefaultConfig+0x4c>)
 8003746:	2200      	movs	r2, #0
 8003748:	831a      	strh	r2, [r3, #24]
    defaultConfig.staticBindings = NULL;
 800374a:	4b04      	ldr	r3, [pc, #16]	@ (800375c <embeddedCliDefaultConfig+0x4c>)
 800374c:	2200      	movs	r2, #0
 800374e:	615a      	str	r2, [r3, #20]
    return &defaultConfig;
 8003750:	4b02      	ldr	r3, [pc, #8]	@ (800375c <embeddedCliDefaultConfig+0x4c>)
}
 8003752:	4618      	mov	r0, r3
 8003754:	46bd      	mov	sp, r7
 8003756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375a:	4770      	bx	lr
 800375c:	24003294 	.word	0x24003294
 8003760:	08020200 	.word	0x08020200

08003764 <embeddedCliRequiredSize>:

uint16_t embeddedCliRequiredSize(EmbeddedCliConfig *config) {
 8003764:	b480      	push	{r7}
 8003766:	b085      	sub	sp, #20
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
    uint16_t bindingCount = (config->staticBindings == NULL) ?
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	695b      	ldr	r3, [r3, #20]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d102      	bne.n	800377a <embeddedCliRequiredSize+0x16>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	895b      	ldrh	r3, [r3, #10]
 8003778:	e000      	b.n	800377c <embeddedCliRequiredSize+0x18>
 800377a:	2300      	movs	r3, #0
 800377c:	81fb      	strh	r3, [r7, #14]
                            (config->maxBindingCount) : 0;
    return (CLI_UINT_SIZE * (
        BYTES_TO_CLI_UINTS(sizeof(EmbeddedCli)) +
        BYTES_TO_CLI_UINTS(sizeof(EmbeddedCliImpl)) +
        BYTES_TO_CLI_UINTS(config->rxBufferSize * sizeof(char)) +
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	889b      	ldrh	r3, [r3, #4]
 8003782:	3303      	adds	r3, #3
 8003784:	089a      	lsrs	r2, r3, #2
        BYTES_TO_CLI_UINTS(config->cmdBufferSize * sizeof(char)) +
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	88db      	ldrh	r3, [r3, #6]
 800378a:	3303      	adds	r3, #3
 800378c:	089b      	lsrs	r3, r3, #2
        BYTES_TO_CLI_UINTS(config->rxBufferSize * sizeof(char)) +
 800378e:	441a      	add	r2, r3
        BYTES_TO_CLI_UINTS(config->historyBufferSize * sizeof(char)) +
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	891b      	ldrh	r3, [r3, #8]
 8003794:	3303      	adds	r3, #3
 8003796:	089b      	lsrs	r3, r3, #2
        BYTES_TO_CLI_UINTS(config->cmdBufferSize * sizeof(char)) +
 8003798:	18d1      	adds	r1, r2, r3
        BYTES_TO_CLI_UINTS(bindingCount * sizeof(CliCommandBinding)) +
 800379a:	89fa      	ldrh	r2, [r7, #14]
 800379c:	4613      	mov	r3, r2
 800379e:	005b      	lsls	r3, r3, #1
 80037a0:	4413      	add	r3, r2
 80037a2:	00db      	lsls	r3, r3, #3
 80037a4:	3303      	adds	r3, #3
 80037a6:	089b      	lsrs	r3, r3, #2
        BYTES_TO_CLI_UINTS(config->historyBufferSize * sizeof(char)) +
 80037a8:	18ca      	adds	r2, r1, r3
        BYTES_TO_CLI_UINTS(bindingCount * sizeof(uint8_t))
 80037aa:	89fb      	ldrh	r3, [r7, #14]
 80037ac:	3303      	adds	r3, #3
 80037ae:	089b      	lsrs	r3, r3, #2
        BYTES_TO_CLI_UINTS(bindingCount * sizeof(CliCommandBinding)) +
 80037b0:	4413      	add	r3, r2
 80037b2:	3312      	adds	r3, #18
    return (CLI_UINT_SIZE * (
 80037b4:	b29b      	uxth	r3, r3
 80037b6:	009b      	lsls	r3, r3, #2
 80037b8:	b29b      	uxth	r3, r3
    ));
}
 80037ba:	4618      	mov	r0, r3
 80037bc:	3714      	adds	r7, #20
 80037be:	46bd      	mov	sp, r7
 80037c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c4:	4770      	bx	lr

080037c6 <embeddedCliNew>:

EmbeddedCli *embeddedCliNew(EmbeddedCliConfig *config) {
 80037c6:	b580      	push	{r7, lr}
 80037c8:	b088      	sub	sp, #32
 80037ca:	af00      	add	r7, sp, #0
 80037cc:	6078      	str	r0, [r7, #4]
    EmbeddedCli *cli = NULL;
 80037ce:	2300      	movs	r3, #0
 80037d0:	61fb      	str	r3, [r7, #28]

    size_t totalSize = embeddedCliRequiredSize(config);
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	f7ff ffc6 	bl	8003764 <embeddedCliRequiredSize>
 80037d8:	4603      	mov	r3, r0
 80037da:	61bb      	str	r3, [r7, #24]

    _Bool allocated = false;
 80037dc:	2300      	movs	r3, #0
 80037de:	75fb      	strb	r3, [r7, #23]

    if (config->cliBuffer == NULL || config->cliBufferSize < totalSize) {
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	68db      	ldr	r3, [r3, #12]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d005      	beq.n	80037f4 <embeddedCliNew+0x2e>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	8a1b      	ldrh	r3, [r3, #16]
 80037ec:	461a      	mov	r2, r3
 80037ee:	69bb      	ldr	r3, [r7, #24]
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d901      	bls.n	80037f8 <embeddedCliNew+0x32>
        return NULL;
 80037f4:	2300      	movs	r3, #0
 80037f6:	e071      	b.n	80038dc <embeddedCliNew+0x116>
    }

    CLI_UINT *buf = config->cliBuffer;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	68db      	ldr	r3, [r3, #12]
 80037fc:	613b      	str	r3, [r7, #16]

    memset(buf, 0, totalSize);
 80037fe:	69ba      	ldr	r2, [r7, #24]
 8003800:	2100      	movs	r1, #0
 8003802:	6938      	ldr	r0, [r7, #16]
 8003804:	f01a fd6e 	bl	801e2e4 <memset>

    cli = (EmbeddedCli *) buf;
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	61fb      	str	r3, [r7, #28]
    buf += BYTES_TO_CLI_UINTS(sizeof(EmbeddedCli));
 800380c:	693b      	ldr	r3, [r7, #16]
 800380e:	3310      	adds	r3, #16
 8003810:	613b      	str	r3, [r7, #16]

    cli->_impl = (EmbeddedCliImpl *) buf;
 8003812:	69fb      	ldr	r3, [r7, #28]
 8003814:	693a      	ldr	r2, [r7, #16]
 8003816:	60da      	str	r2, [r3, #12]
    buf += BYTES_TO_CLI_UINTS(sizeof(EmbeddedCliImpl));
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	3338      	adds	r3, #56	@ 0x38
 800381c:	613b      	str	r3, [r7, #16]

    PREPARE_IMPL(cli);
 800381e:	69fb      	ldr	r3, [r7, #28]
 8003820:	68db      	ldr	r3, [r3, #12]
 8003822:	60fb      	str	r3, [r7, #12]
    impl->rxBuffer.buf = (char *) buf;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	693a      	ldr	r2, [r7, #16]
 8003828:	611a      	str	r2, [r3, #16]
    buf += BYTES_TO_CLI_UINTS(config->rxBufferSize * sizeof(char));
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	889b      	ldrh	r3, [r3, #4]
 800382e:	3303      	adds	r3, #3
 8003830:	f023 0303 	bic.w	r3, r3, #3
 8003834:	693a      	ldr	r2, [r7, #16]
 8003836:	4413      	add	r3, r2
 8003838:	613b      	str	r3, [r7, #16]

    impl->cmdBuffer = (char *) buf;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	693a      	ldr	r2, [r7, #16]
 800383e:	61da      	str	r2, [r3, #28]
    buf += BYTES_TO_CLI_UINTS(config->cmdBufferSize * sizeof(char));
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	88db      	ldrh	r3, [r3, #6]
 8003844:	3303      	adds	r3, #3
 8003846:	f023 0303 	bic.w	r3, r3, #3
 800384a:	693a      	ldr	r2, [r7, #16]
 800384c:	4413      	add	r3, r2
 800384e:	613b      	str	r3, [r7, #16]


    impl->bindings = (CliCommandBinding *) config->staticBindings;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	695a      	ldr	r2, [r3, #20]
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	625a      	str	r2, [r3, #36]	@ 0x24
    impl->bindingsCount = config->staticBindingCount;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	8b1a      	ldrh	r2, [r3, #24]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    impl->maxBindingsCount = config->staticBindingCount;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	8b1a      	ldrh	r2, [r3, #24]
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	85da      	strh	r2, [r3, #46]	@ 0x2e


    impl->history.buf = (char *) buf;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	693a      	ldr	r2, [r7, #16]
 800386c:	605a      	str	r2, [r3, #4]
    impl->history.bufferSize = config->historyBufferSize;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	891a      	ldrh	r2, [r3, #8]
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	811a      	strh	r2, [r3, #8]

    if (allocated)
 8003876:	7dfb      	ldrb	r3, [r7, #23]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d008      	beq.n	800388e <embeddedCliNew+0xc8>
        SET_FLAG(impl->flags, CLI_FLAG_ALLOCATED);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8003882:	f043 0304 	orr.w	r3, r3, #4
 8003886:	b2da      	uxtb	r2, r3
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33

    if (config->enableAutoComplete)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	7c9b      	ldrb	r3, [r3, #18]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d008      	beq.n	80038a8 <embeddedCliNew+0xe2>
        SET_FLAG(impl->flags, CLI_FLAG_AUTOCOMPLETE_ENABLED);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 800389c:	f043 0320 	orr.w	r3, r3, #32
 80038a0:	b2da      	uxtb	r2, r3
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33

    impl->rxBuffer.size = config->rxBufferSize;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	889a      	ldrh	r2, [r3, #4]
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	831a      	strh	r2, [r3, #24]
    impl->rxBuffer.front = 0;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	2200      	movs	r2, #0
 80038b4:	829a      	strh	r2, [r3, #20]
    impl->rxBuffer.back = 0;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2200      	movs	r2, #0
 80038ba:	82da      	strh	r2, [r3, #22]
    impl->cmdMaxSize = config->cmdBufferSize;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	88da      	ldrh	r2, [r3, #6]
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	845a      	strh	r2, [r3, #34]	@ 0x22
    impl->lastChar = '\0';
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2200      	movs	r2, #0
 80038c8:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    impl->invitation = config->invitation;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	601a      	str	r2, [r3, #0]
    impl->cursorPos = 0;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2200      	movs	r2, #0
 80038d8:	869a      	strh	r2, [r3, #52]	@ 0x34

    return cli;
 80038da:	69fb      	ldr	r3, [r7, #28]
}
 80038dc:	4618      	mov	r0, r3
 80038de:	3720      	adds	r7, #32
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bd80      	pop	{r7, pc}

080038e4 <embeddedCliReceiveChar>:

void embeddedCliReceiveChar(EmbeddedCli *cli, char c) {
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b084      	sub	sp, #16
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	460b      	mov	r3, r1
 80038ee:	70fb      	strb	r3, [r7, #3]
    PREPARE_IMPL(cli);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	68db      	ldr	r3, [r3, #12]
 80038f4:	60fb      	str	r3, [r7, #12]

    if (!fifoBufPush(&impl->rxBuffer, c)) {
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	3310      	adds	r3, #16
 80038fa:	78fa      	ldrb	r2, [r7, #3]
 80038fc:	4611      	mov	r1, r2
 80038fe:	4618      	mov	r0, r3
 8003900:	f000 ff8a 	bl	8004818 <fifoBufPush>
 8003904:	4603      	mov	r3, r0
 8003906:	f083 0301 	eor.w	r3, r3, #1
 800390a:	b2db      	uxtb	r3, r3
 800390c:	2b00      	cmp	r3, #0
 800390e:	d008      	beq.n	8003922 <embeddedCliReceiveChar+0x3e>
        SET_FLAG(impl->flags, CLI_FLAG_OVERFLOW);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8003916:	f043 0301 	orr.w	r3, r3, #1
 800391a:	b2da      	uxtb	r2, r3
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
    }
}
 8003922:	bf00      	nop
 8003924:	3710      	adds	r7, #16
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}

0800392a <embeddedCliProcess>:

void embeddedCliProcess(EmbeddedCli *cli) {
 800392a:	b580      	push	{r7, lr}
 800392c:	b084      	sub	sp, #16
 800392e:	af00      	add	r7, sp, #0
 8003930:	6078      	str	r0, [r7, #4]
    if (cli->writeChar == NULL)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	2b00      	cmp	r3, #0
 8003938:	f000 8083 	beq.w	8003a42 <embeddedCliProcess+0x118>
        return;

    PREPARE_IMPL(cli);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	68db      	ldr	r3, [r3, #12]
 8003940:	60fb      	str	r3, [r7, #12]


    if (!IS_FLAG_SET(impl->flags, CLI_FLAG_INIT_COMPLETE)) {
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8003948:	f003 0302 	and.w	r3, r3, #2
 800394c:	2b00      	cmp	r3, #0
 800394e:	d155      	bne.n	80039fc <embeddedCliProcess+0xd2>
        SET_FLAG(impl->flags, CLI_FLAG_INIT_COMPLETE);
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8003956:	f043 0302 	orr.w	r3, r3, #2
 800395a:	b2da      	uxtb	r2, r3
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
        writeToOutput(cli, impl->invitation);
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4619      	mov	r1, r3
 8003968:	6878      	ldr	r0, [r7, #4]
 800396a:	f000 fe7e 	bl	800466a <writeToOutput>
    }

    while (fifoBufAvailable(&impl->rxBuffer)) {
 800396e:	e045      	b.n	80039fc <embeddedCliProcess+0xd2>
        char c = fifoBufPop(&impl->rxBuffer);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	3310      	adds	r3, #16
 8003974:	4618      	mov	r0, r3
 8003976:	f000 ff27 	bl	80047c8 <fifoBufPop>
 800397a:	4603      	mov	r3, r0
 800397c:	72fb      	strb	r3, [r7, #11]

        if (IS_FLAG_SET(impl->flags, CLI_FLAG_ESCAPE_MODE)) {
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8003984:	f003 0308 	and.w	r3, r3, #8
 8003988:	2b00      	cmp	r3, #0
 800398a:	d005      	beq.n	8003998 <embeddedCliProcess+0x6e>
            onEscapedInput(cli, c);
 800398c:	7afb      	ldrb	r3, [r7, #11]
 800398e:	4619      	mov	r1, r3
 8003990:	6878      	ldr	r0, [r7, #4]
 8003992:	f000 f9f5 	bl	8003d80 <onEscapedInput>
 8003996:	e02a      	b.n	80039ee <embeddedCliProcess+0xc4>
        } else if (impl->lastChar == 0x1B && c == '[') {
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800399e:	2b1b      	cmp	r3, #27
 80039a0:	d10c      	bne.n	80039bc <embeddedCliProcess+0x92>
 80039a2:	7afb      	ldrb	r3, [r7, #11]
 80039a4:	2b5b      	cmp	r3, #91	@ 0x5b
 80039a6:	d109      	bne.n	80039bc <embeddedCliProcess+0x92>
            //enter escape mode
            SET_FLAG(impl->flags, CLI_FLAG_ESCAPE_MODE);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80039ae:	f043 0308 	orr.w	r3, r3, #8
 80039b2:	b2da      	uxtb	r2, r3
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
 80039ba:	e018      	b.n	80039ee <embeddedCliProcess+0xc4>
        } else if (isControlChar(c)) {
 80039bc:	7afb      	ldrb	r3, [r7, #11]
 80039be:	4618      	mov	r0, r3
 80039c0:	f000 feaa 	bl	8004718 <isControlChar>
 80039c4:	4603      	mov	r3, r0
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d005      	beq.n	80039d6 <embeddedCliProcess+0xac>
            onControlInput(cli, c);
 80039ca:	7afb      	ldrb	r3, [r7, #11]
 80039cc:	4619      	mov	r1, r3
 80039ce:	6878      	ldr	r0, [r7, #4]
 80039d0:	f000 fa86 	bl	8003ee0 <onControlInput>
 80039d4:	e00b      	b.n	80039ee <embeddedCliProcess+0xc4>
        } else if (isDisplayableChar(c)) {
 80039d6:	7afb      	ldrb	r3, [r7, #11]
 80039d8:	4618      	mov	r0, r3
 80039da:	f000 febd 	bl	8004758 <isDisplayableChar>
 80039de:	4603      	mov	r3, r0
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d004      	beq.n	80039ee <embeddedCliProcess+0xc4>
            onCharInput(cli, c);
 80039e4:	7afb      	ldrb	r3, [r7, #11]
 80039e6:	4619      	mov	r1, r3
 80039e8:	6878      	ldr	r0, [r7, #4]
 80039ea:	f000 fa27 	bl	8003e3c <onCharInput>
        }

        printLiveAutocompletion(cli);
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	f000 fd12 	bl	8004418 <printLiveAutocompletion>

        impl->lastChar = c;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	7afa      	ldrb	r2, [r7, #11]
 80039f8:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    while (fifoBufAvailable(&impl->rxBuffer)) {
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	3310      	adds	r3, #16
 8003a00:	4618      	mov	r0, r3
 8003a02:	f000 fec0 	bl	8004786 <fifoBufAvailable>
 8003a06:	4603      	mov	r3, r0
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d1b1      	bne.n	8003970 <embeddedCliProcess+0x46>
    }

    // discard unfinished command if overflow happened
    if (IS_FLAG_SET(impl->flags, CLI_FLAG_OVERFLOW)) {
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8003a12:	f003 0301 	and.w	r3, r3, #1
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d014      	beq.n	8003a44 <embeddedCliProcess+0x11a>
        impl->cmdSize = 0;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	841a      	strh	r2, [r3, #32]
        impl->cmdBuffer[impl->cmdSize] = '\0';
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	69db      	ldr	r3, [r3, #28]
 8003a24:	68fa      	ldr	r2, [r7, #12]
 8003a26:	8c12      	ldrh	r2, [r2, #32]
 8003a28:	4413      	add	r3, r2
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	701a      	strb	r2, [r3, #0]
        UNSET_U8FLAG(impl->flags, CLI_FLAG_OVERFLOW);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8003a34:	f023 0301 	bic.w	r3, r3, #1
 8003a38:	b2da      	uxtb	r2, r3
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
 8003a40:	e000      	b.n	8003a44 <embeddedCliProcess+0x11a>
        return;
 8003a42:	bf00      	nop
    }
}
 8003a44:	3710      	adds	r7, #16
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}
	...

08003a4c <embeddedCliPrint>:

void embeddedCliPrint(EmbeddedCli *cli, const char *string) {
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b084      	sub	sp, #16
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
 8003a54:	6039      	str	r1, [r7, #0]
    if (cli->writeChar == NULL)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d03e      	beq.n	8003adc <embeddedCliPrint+0x90>
        return;

    PREPARE_IMPL(cli);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	68db      	ldr	r3, [r3, #12]
 8003a62:	60fb      	str	r3, [r7, #12]

    // Save cursor position
    uint16_t cursorPosSave = impl->cursorPos;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8003a68:	817b      	strh	r3, [r7, #10]

    // remove chars for autocompletion and live command
    if (!IS_FLAG_SET(impl->flags, CLI_FLAG_DIRECT_PRINT))
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8003a70:	f003 0310 	and.w	r3, r3, #16
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d102      	bne.n	8003a7e <embeddedCliPrint+0x32>
        clearCurrentLine(cli);
 8003a78:	6878      	ldr	r0, [r7, #4]
 8003a7a:	f000 fdc1 	bl	8004600 <clearCurrentLine>

    // Restore cursor position
    impl->cursorPos = cursorPosSave;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	897a      	ldrh	r2, [r7, #10]
 8003a82:	869a      	strh	r2, [r3, #52]	@ 0x34

    // print provided string
    writeToOutput(cli, string);
 8003a84:	6839      	ldr	r1, [r7, #0]
 8003a86:	6878      	ldr	r0, [r7, #4]
 8003a88:	f000 fdef 	bl	800466a <writeToOutput>
    writeToOutput(cli, lineBreak);
 8003a8c:	4b15      	ldr	r3, [pc, #84]	@ (8003ae4 <embeddedCliPrint+0x98>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4619      	mov	r1, r3
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f000 fde9 	bl	800466a <writeToOutput>

    // print current command back to screen
    if (!IS_FLAG_SET(impl->flags, CLI_FLAG_DIRECT_PRINT)) {
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8003a9e:	f003 0310 	and.w	r3, r3, #16
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d11b      	bne.n	8003ade <embeddedCliPrint+0x92>
        writeToOutput(cli, impl->invitation);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4619      	mov	r1, r3
 8003aac:	6878      	ldr	r0, [r7, #4]
 8003aae:	f000 fddc 	bl	800466a <writeToOutput>
        writeToOutput(cli, impl->cmdBuffer);
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	69db      	ldr	r3, [r3, #28]
 8003ab6:	4619      	mov	r1, r3
 8003ab8:	6878      	ldr	r0, [r7, #4]
 8003aba:	f000 fdd6 	bl	800466a <writeToOutput>
        impl->inputLineLength = impl->cmdSize;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	8c1a      	ldrh	r2, [r3, #32]
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	861a      	strh	r2, [r3, #48]	@ 0x30
        moveCursor(cli, impl->cursorPos, CURSOR_DIRECTION_BACKWARD);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8003aca:	2200      	movs	r2, #0
 8003acc:	4619      	mov	r1, r3
 8003ace:	6878      	ldr	r0, [r7, #4]
 8003ad0:	f000 fdec 	bl	80046ac <moveCursor>

        printLiveAutocompletion(cli);
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	f000 fc9f 	bl	8004418 <printLiveAutocompletion>
 8003ada:	e000      	b.n	8003ade <embeddedCliPrint+0x92>
        return;
 8003adc:	bf00      	nop
    }
}
 8003ade:	3710      	adds	r7, #16
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}
 8003ae4:	2400006c 	.word	0x2400006c

08003ae8 <embeddedCliTokenizeArgs>:

void embeddedCliTokenizeArgs(char *args) {
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b088      	sub	sp, #32
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
    if (args == NULL)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d066      	beq.n	8003bc4 <embeddedCliTokenizeArgs+0xdc>
        return;

    // for now only space, but can add more later
    const char *separators = " ";
 8003af6:	4b35      	ldr	r3, [pc, #212]	@ (8003bcc <embeddedCliTokenizeArgs+0xe4>)
 8003af8:	60fb      	str	r3, [r7, #12]

    // indicates that arg is quoted so separators are copied as is
    bool quotesEnabled = false;
 8003afa:	2300      	movs	r3, #0
 8003afc:	77fb      	strb	r3, [r7, #31]
    // indicates that previous char was a slash, so next char is copied as is
    bool escapeActivated = false;
 8003afe:	2300      	movs	r3, #0
 8003b00:	77bb      	strb	r3, [r7, #30]
    int insertPos = 0;
 8003b02:	2300      	movs	r3, #0
 8003b04:	61bb      	str	r3, [r7, #24]

    int i = 0;
 8003b06:	2300      	movs	r3, #0
 8003b08:	617b      	str	r3, [r7, #20]
    char currentChar;
    while ((currentChar = args[i]) != '\0') {
 8003b0a:	e047      	b.n	8003b9c <embeddedCliTokenizeArgs+0xb4>
        ++i;
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	3301      	adds	r3, #1
 8003b10:	617b      	str	r3, [r7, #20]

        if (escapeActivated) {
 8003b12:	7fbb      	ldrb	r3, [r7, #30]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d002      	beq.n	8003b1e <embeddedCliTokenizeArgs+0x36>
            escapeActivated = false;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	77bb      	strb	r3, [r7, #30]
 8003b1c:	e029      	b.n	8003b72 <embeddedCliTokenizeArgs+0x8a>
        } else if (currentChar == '\\') {
 8003b1e:	7cfb      	ldrb	r3, [r7, #19]
 8003b20:	2b5c      	cmp	r3, #92	@ 0x5c
 8003b22:	d102      	bne.n	8003b2a <embeddedCliTokenizeArgs+0x42>
            escapeActivated = true;
 8003b24:	2301      	movs	r3, #1
 8003b26:	77bb      	strb	r3, [r7, #30]
            continue;
 8003b28:	e038      	b.n	8003b9c <embeddedCliTokenizeArgs+0xb4>
        } else if (currentChar == '"') {
 8003b2a:	7cfb      	ldrb	r3, [r7, #19]
 8003b2c:	2b22      	cmp	r3, #34	@ 0x22
 8003b2e:	d110      	bne.n	8003b52 <embeddedCliTokenizeArgs+0x6a>
            quotesEnabled = !quotesEnabled;
 8003b30:	7ffb      	ldrb	r3, [r7, #31]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	bf14      	ite	ne
 8003b36:	2301      	movne	r3, #1
 8003b38:	2300      	moveq	r3, #0
 8003b3a:	b2db      	uxtb	r3, r3
 8003b3c:	f083 0301 	eor.w	r3, r3, #1
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	77fb      	strb	r3, [r7, #31]
 8003b44:	7ffb      	ldrb	r3, [r7, #31]
 8003b46:	f003 0301 	and.w	r3, r3, #1
 8003b4a:	77fb      	strb	r3, [r7, #31]
            currentChar = '\0';
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	74fb      	strb	r3, [r7, #19]
 8003b50:	e00f      	b.n	8003b72 <embeddedCliTokenizeArgs+0x8a>
        } else if (!quotesEnabled && strchr(separators, currentChar) != NULL) {
 8003b52:	7ffb      	ldrb	r3, [r7, #31]
 8003b54:	f083 0301 	eor.w	r3, r3, #1
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d009      	beq.n	8003b72 <embeddedCliTokenizeArgs+0x8a>
 8003b5e:	7cfb      	ldrb	r3, [r7, #19]
 8003b60:	4619      	mov	r1, r3
 8003b62:	68f8      	ldr	r0, [r7, #12]
 8003b64:	f01a fbc6 	bl	801e2f4 <strchr>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d001      	beq.n	8003b72 <embeddedCliTokenizeArgs+0x8a>
            currentChar = '\0';
 8003b6e:	2300      	movs	r3, #0
 8003b70:	74fb      	strb	r3, [r7, #19]
        }

        // null chars are only copied once and not copied to the beginning
        if (currentChar != '\0' || (insertPos > 0 && args[insertPos - 1] != '\0')) {
 8003b72:	7cfb      	ldrb	r3, [r7, #19]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d109      	bne.n	8003b8c <embeddedCliTokenizeArgs+0xa4>
 8003b78:	69bb      	ldr	r3, [r7, #24]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	dd0e      	ble.n	8003b9c <embeddedCliTokenizeArgs+0xb4>
 8003b7e:	69bb      	ldr	r3, [r7, #24]
 8003b80:	3b01      	subs	r3, #1
 8003b82:	687a      	ldr	r2, [r7, #4]
 8003b84:	4413      	add	r3, r2
 8003b86:	781b      	ldrb	r3, [r3, #0]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d007      	beq.n	8003b9c <embeddedCliTokenizeArgs+0xb4>
            args[insertPos] = currentChar;
 8003b8c:	69bb      	ldr	r3, [r7, #24]
 8003b8e:	687a      	ldr	r2, [r7, #4]
 8003b90:	4413      	add	r3, r2
 8003b92:	7cfa      	ldrb	r2, [r7, #19]
 8003b94:	701a      	strb	r2, [r3, #0]
            ++insertPos;
 8003b96:	69bb      	ldr	r3, [r7, #24]
 8003b98:	3301      	adds	r3, #1
 8003b9a:	61bb      	str	r3, [r7, #24]
    while ((currentChar = args[i]) != '\0') {
 8003b9c:	697b      	ldr	r3, [r7, #20]
 8003b9e:	687a      	ldr	r2, [r7, #4]
 8003ba0:	4413      	add	r3, r2
 8003ba2:	781b      	ldrb	r3, [r3, #0]
 8003ba4:	74fb      	strb	r3, [r7, #19]
 8003ba6:	7cfb      	ldrb	r3, [r7, #19]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d1af      	bne.n	8003b0c <embeddedCliTokenizeArgs+0x24>
        }
    }

    // make args double null-terminated source buffer must be big enough to contain extra spaces
    args[insertPos] = '\0';
 8003bac:	69bb      	ldr	r3, [r7, #24]
 8003bae:	687a      	ldr	r2, [r7, #4]
 8003bb0:	4413      	add	r3, r2
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	701a      	strb	r2, [r3, #0]
    args[insertPos + 1] = '\0';
 8003bb6:	69bb      	ldr	r3, [r7, #24]
 8003bb8:	3301      	adds	r3, #1
 8003bba:	687a      	ldr	r2, [r7, #4]
 8003bbc:	4413      	add	r3, r2
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	701a      	strb	r2, [r3, #0]
 8003bc2:	e000      	b.n	8003bc6 <embeddedCliTokenizeArgs+0xde>
        return;
 8003bc4:	bf00      	nop
}
 8003bc6:	3720      	adds	r7, #32
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}
 8003bcc:	08020204 	.word	0x08020204

08003bd0 <embeddedCliGetToken>:

const char *embeddedCliGetToken(const char *tokenizedStr, uint16_t pos) {
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b084      	sub	sp, #16
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
 8003bd8:	460b      	mov	r3, r1
 8003bda:	807b      	strh	r3, [r7, #2]
    uint16_t i = getTokenPosition(tokenizedStr, pos);
 8003bdc:	887b      	ldrh	r3, [r7, #2]
 8003bde:	4619      	mov	r1, r3
 8003be0:	6878      	ldr	r0, [r7, #4]
 8003be2:	f000 ff20 	bl	8004a26 <getTokenPosition>
 8003be6:	4603      	mov	r3, r0
 8003be8:	81fb      	strh	r3, [r7, #14]

    if (i != CLI_TOKEN_NPOS)
 8003bea:	89fb      	ldrh	r3, [r7, #14]
 8003bec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d003      	beq.n	8003bfc <embeddedCliGetToken+0x2c>
        return &tokenizedStr[i];
 8003bf4:	89fb      	ldrh	r3, [r7, #14]
 8003bf6:	687a      	ldr	r2, [r7, #4]
 8003bf8:	4413      	add	r3, r2
 8003bfa:	e000      	b.n	8003bfe <embeddedCliGetToken+0x2e>
    else
        return NULL;
 8003bfc:	2300      	movs	r3, #0
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3710      	adds	r7, #16
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}

08003c06 <embeddedCliGetTokenVariable>:

char *embeddedCliGetTokenVariable(char *tokenizedStr, uint16_t pos) {
 8003c06:	b580      	push	{r7, lr}
 8003c08:	b084      	sub	sp, #16
 8003c0a:	af00      	add	r7, sp, #0
 8003c0c:	6078      	str	r0, [r7, #4]
 8003c0e:	460b      	mov	r3, r1
 8003c10:	807b      	strh	r3, [r7, #2]
    uint16_t i = getTokenPosition(tokenizedStr, pos);
 8003c12:	887b      	ldrh	r3, [r7, #2]
 8003c14:	4619      	mov	r1, r3
 8003c16:	6878      	ldr	r0, [r7, #4]
 8003c18:	f000 ff05 	bl	8004a26 <getTokenPosition>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	81fb      	strh	r3, [r7, #14]

    if (i != CLI_TOKEN_NPOS)
 8003c20:	89fb      	ldrh	r3, [r7, #14]
 8003c22:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d003      	beq.n	8003c32 <embeddedCliGetTokenVariable+0x2c>
        return &tokenizedStr[i];
 8003c2a:	89fb      	ldrh	r3, [r7, #14]
 8003c2c:	687a      	ldr	r2, [r7, #4]
 8003c2e:	4413      	add	r3, r2
 8003c30:	e000      	b.n	8003c34 <embeddedCliGetTokenVariable+0x2e>
    else
        return NULL;
 8003c32:	2300      	movs	r3, #0
}
 8003c34:	4618      	mov	r0, r3
 8003c36:	3710      	adds	r7, #16
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bd80      	pop	{r7, pc}

08003c3c <embeddedCliGetTokenCount>:
    }

    return 0;
}

uint16_t embeddedCliGetTokenCount(const char *tokenizedStr) {
 8003c3c:	b480      	push	{r7}
 8003c3e:	b085      	sub	sp, #20
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
    if (tokenizedStr == NULL || tokenizedStr[0] == '\0')
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d003      	beq.n	8003c52 <embeddedCliGetTokenCount+0x16>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	781b      	ldrb	r3, [r3, #0]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d101      	bne.n	8003c56 <embeddedCliGetTokenCount+0x1a>
        return 0;
 8003c52:	2300      	movs	r3, #0
 8003c54:	e019      	b.n	8003c8a <embeddedCliGetTokenCount+0x4e>

    int i = 0;
 8003c56:	2300      	movs	r3, #0
 8003c58:	60fb      	str	r3, [r7, #12]
    uint16_t tokenCount = 1;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	817b      	strh	r3, [r7, #10]
    while (true) {
        if (tokenizedStr[i] == '\0') {
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	687a      	ldr	r2, [r7, #4]
 8003c62:	4413      	add	r3, r2
 8003c64:	781b      	ldrb	r3, [r3, #0]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d109      	bne.n	8003c7e <embeddedCliGetTokenCount+0x42>
            if (tokenizedStr[i + 1] == '\0')
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	3301      	adds	r3, #1
 8003c6e:	687a      	ldr	r2, [r7, #4]
 8003c70:	4413      	add	r3, r2
 8003c72:	781b      	ldrb	r3, [r3, #0]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d006      	beq.n	8003c86 <embeddedCliGetTokenCount+0x4a>
                break;
            ++tokenCount;
 8003c78:	897b      	ldrh	r3, [r7, #10]
 8003c7a:	3301      	adds	r3, #1
 8003c7c:	817b      	strh	r3, [r7, #10]
        }
        ++i;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	3301      	adds	r3, #1
 8003c82:	60fb      	str	r3, [r7, #12]
        if (tokenizedStr[i] == '\0') {
 8003c84:	e7eb      	b.n	8003c5e <embeddedCliGetTokenCount+0x22>
                break;
 8003c86:	bf00      	nop
    }

    return tokenCount;
 8003c88:	897b      	ldrh	r3, [r7, #10]
}
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	3714      	adds	r7, #20
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c94:	4770      	bx	lr
	...

08003c98 <navigateHistory>:

static void navigateHistory(EmbeddedCli *cli, bool navigateUp) {
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b086      	sub	sp, #24
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
 8003ca0:	460b      	mov	r3, r1
 8003ca2:	70fb      	strb	r3, [r7, #3]
    PREPARE_IMPL(cli);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	613b      	str	r3, [r7, #16]
    if (impl->history.itemsCount == 0 ||
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	899b      	ldrh	r3, [r3, #12]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d05f      	beq.n	8003d72 <navigateHistory+0xda>
 8003cb2:	78fb      	ldrb	r3, [r7, #3]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d005      	beq.n	8003cc4 <navigateHistory+0x2c>
        (navigateUp && impl->history.current == impl->history.itemsCount) ||
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	895a      	ldrh	r2, [r3, #10]
 8003cbc:	693b      	ldr	r3, [r7, #16]
 8003cbe:	899b      	ldrh	r3, [r3, #12]
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d056      	beq.n	8003d72 <navigateHistory+0xda>
        (!navigateUp && impl->history.current == 0))
 8003cc4:	78fb      	ldrb	r3, [r7, #3]
 8003cc6:	f083 0301 	eor.w	r3, r3, #1
 8003cca:	b2db      	uxtb	r3, r3
        (navigateUp && impl->history.current == impl->history.itemsCount) ||
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d003      	beq.n	8003cd8 <navigateHistory+0x40>
        (!navigateUp && impl->history.current == 0))
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	895b      	ldrh	r3, [r3, #10]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d04c      	beq.n	8003d72 <navigateHistory+0xda>
        return;

    clearCurrentLine(cli);
 8003cd8:	6878      	ldr	r0, [r7, #4]
 8003cda:	f000 fc91 	bl	8004600 <clearCurrentLine>

    writeToOutput(cli, impl->invitation);
 8003cde:	693b      	ldr	r3, [r7, #16]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4619      	mov	r1, r3
 8003ce4:	6878      	ldr	r0, [r7, #4]
 8003ce6:	f000 fcc0 	bl	800466a <writeToOutput>

    if (navigateUp)
 8003cea:	78fb      	ldrb	r3, [r7, #3]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d006      	beq.n	8003cfe <navigateHistory+0x66>
        ++impl->history.current;
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	895b      	ldrh	r3, [r3, #10]
 8003cf4:	3301      	adds	r3, #1
 8003cf6:	b29a      	uxth	r2, r3
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	815a      	strh	r2, [r3, #10]
 8003cfc:	e005      	b.n	8003d0a <navigateHistory+0x72>
    else
        --impl->history.current;
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	895b      	ldrh	r3, [r3, #10]
 8003d02:	3b01      	subs	r3, #1
 8003d04:	b29a      	uxth	r2, r3
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	815a      	strh	r2, [r3, #10]

    const char *item = historyGet(&impl->history, impl->history.current);
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	1d1a      	adds	r2, r3, #4
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	895b      	ldrh	r3, [r3, #10]
 8003d12:	4619      	mov	r1, r3
 8003d14:	4610      	mov	r0, r2
 8003d16:	f000 fe0d 	bl	8004934 <historyGet>
 8003d1a:	6178      	str	r0, [r7, #20]
    // simple way to handle empty command the same way as others
    if (item == NULL)
 8003d1c:	697b      	ldr	r3, [r7, #20]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d101      	bne.n	8003d26 <navigateHistory+0x8e>
        item = "";
 8003d22:	4b16      	ldr	r3, [pc, #88]	@ (8003d7c <navigateHistory+0xe4>)
 8003d24:	617b      	str	r3, [r7, #20]
    uint16_t len = (uint16_t) strlen(item);
 8003d26:	6978      	ldr	r0, [r7, #20]
 8003d28:	f7fc fae4 	bl	80002f4 <strlen>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	81fb      	strh	r3, [r7, #14]
    memcpy(impl->cmdBuffer, item, len);
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	69db      	ldr	r3, [r3, #28]
 8003d34:	89fa      	ldrh	r2, [r7, #14]
 8003d36:	6979      	ldr	r1, [r7, #20]
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f01a fb90 	bl	801e45e <memcpy>
    impl->cmdBuffer[len] = '\0';
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	69da      	ldr	r2, [r3, #28]
 8003d42:	89fb      	ldrh	r3, [r7, #14]
 8003d44:	4413      	add	r3, r2
 8003d46:	2200      	movs	r2, #0
 8003d48:	701a      	strb	r2, [r3, #0]
    impl->cmdSize = len;
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	89fa      	ldrh	r2, [r7, #14]
 8003d4e:	841a      	strh	r2, [r3, #32]

    writeToOutput(cli, impl->cmdBuffer);
 8003d50:	693b      	ldr	r3, [r7, #16]
 8003d52:	69db      	ldr	r3, [r3, #28]
 8003d54:	4619      	mov	r1, r3
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	f000 fc87 	bl	800466a <writeToOutput>
    impl->inputLineLength = impl->cmdSize;
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	8c1a      	ldrh	r2, [r3, #32]
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	861a      	strh	r2, [r3, #48]	@ 0x30
    impl->cursorPos = 0;
 8003d64:	693b      	ldr	r3, [r7, #16]
 8003d66:	2200      	movs	r2, #0
 8003d68:	869a      	strh	r2, [r3, #52]	@ 0x34

    printLiveAutocompletion(cli);
 8003d6a:	6878      	ldr	r0, [r7, #4]
 8003d6c:	f000 fb54 	bl	8004418 <printLiveAutocompletion>
 8003d70:	e000      	b.n	8003d74 <navigateHistory+0xdc>
        return;
 8003d72:	bf00      	nop
}
 8003d74:	3718      	adds	r7, #24
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bd80      	pop	{r7, pc}
 8003d7a:	bf00      	nop
 8003d7c:	08020208 	.word	0x08020208

08003d80 <onEscapedInput>:

static void onEscapedInput(EmbeddedCli *cli, char c) {
 8003d80:	b590      	push	{r4, r7, lr}
 8003d82:	b085      	sub	sp, #20
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
 8003d88:	460b      	mov	r3, r1
 8003d8a:	70fb      	strb	r3, [r7, #3]
    PREPARE_IMPL(cli);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	68db      	ldr	r3, [r3, #12]
 8003d90:	60fb      	str	r3, [r7, #12]

    if (c >= 64 && c <= 126) {
 8003d92:	78fb      	ldrb	r3, [r7, #3]
 8003d94:	2b3f      	cmp	r3, #63	@ 0x3f
 8003d96:	d948      	bls.n	8003e2a <onEscapedInput+0xaa>
 8003d98:	78fb      	ldrb	r3, [r7, #3]
 8003d9a:	2b7e      	cmp	r3, #126	@ 0x7e
 8003d9c:	d845      	bhi.n	8003e2a <onEscapedInput+0xaa>
        // handle escape sequence
        UNSET_U8FLAG(impl->flags, CLI_FLAG_ESCAPE_MODE);
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8003da4:	f023 0308 	bic.w	r3, r3, #8
 8003da8:	b2da      	uxtb	r2, r3
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33

        if (c == 'A' || c == 'B') {
 8003db0:	78fb      	ldrb	r3, [r7, #3]
 8003db2:	2b41      	cmp	r3, #65	@ 0x41
 8003db4:	d002      	beq.n	8003dbc <onEscapedInput+0x3c>
 8003db6:	78fb      	ldrb	r3, [r7, #3]
 8003db8:	2b42      	cmp	r3, #66	@ 0x42
 8003dba:	d109      	bne.n	8003dd0 <onEscapedInput+0x50>
            // treat \e[..A as cursor up and \e[..B as cursor down
            // there might be extra chars between [ and A/B, just ignore them
            navigateHistory(cli, c == 'A');
 8003dbc:	78fb      	ldrb	r3, [r7, #3]
 8003dbe:	2b41      	cmp	r3, #65	@ 0x41
 8003dc0:	bf0c      	ite	eq
 8003dc2:	2301      	moveq	r3, #1
 8003dc4:	2300      	movne	r3, #0
 8003dc6:	b2db      	uxtb	r3, r3
 8003dc8:	4619      	mov	r1, r3
 8003dca:	6878      	ldr	r0, [r7, #4]
 8003dcc:	f7ff ff64 	bl	8003c98 <navigateHistory>
        }

        if (c == 'C' && impl->cursorPos > 0) {
 8003dd0:	78fb      	ldrb	r3, [r7, #3]
 8003dd2:	2b43      	cmp	r3, #67	@ 0x43
 8003dd4:	d10f      	bne.n	8003df6 <onEscapedInput+0x76>
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d00b      	beq.n	8003df6 <onEscapedInput+0x76>
            impl->cursorPos--;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8003de2:	3b01      	subs	r3, #1
 8003de4:	b29a      	uxth	r2, r3
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	869a      	strh	r2, [r3, #52]	@ 0x34
            writeToOutput(cli, escSeqCursorRight);
 8003dea:	4b12      	ldr	r3, [pc, #72]	@ (8003e34 <onEscapedInput+0xb4>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4619      	mov	r1, r3
 8003df0:	6878      	ldr	r0, [r7, #4]
 8003df2:	f000 fc3a 	bl	800466a <writeToOutput>
        }

        if (c == 'D' && impl->cursorPos < strlen(impl->cmdBuffer)) {
 8003df6:	78fb      	ldrb	r3, [r7, #3]
 8003df8:	2b44      	cmp	r3, #68	@ 0x44
 8003dfa:	d116      	bne.n	8003e2a <onEscapedInput+0xaa>
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8003e00:	461c      	mov	r4, r3
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	69db      	ldr	r3, [r3, #28]
 8003e06:	4618      	mov	r0, r3
 8003e08:	f7fc fa74 	bl	80002f4 <strlen>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	429c      	cmp	r4, r3
 8003e10:	d20b      	bcs.n	8003e2a <onEscapedInput+0xaa>
            impl->cursorPos++;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8003e16:	3301      	adds	r3, #1
 8003e18:	b29a      	uxth	r2, r3
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	869a      	strh	r2, [r3, #52]	@ 0x34
            writeToOutput(cli, escSeqCursorLeft);
 8003e1e:	4b06      	ldr	r3, [pc, #24]	@ (8003e38 <onEscapedInput+0xb8>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4619      	mov	r1, r3
 8003e24:	6878      	ldr	r0, [r7, #4]
 8003e26:	f000 fc20 	bl	800466a <writeToOutput>
        }
    }
}
 8003e2a:	bf00      	nop
 8003e2c:	3714      	adds	r7, #20
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd90      	pop	{r4, r7, pc}
 8003e32:	bf00      	nop
 8003e34:	24000070 	.word	0x24000070
 8003e38:	24000074 	.word	0x24000074

08003e3c <onCharInput>:

static void onCharInput(EmbeddedCli *cli, char c) {
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b084      	sub	sp, #16
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
 8003e44:	460b      	mov	r3, r1
 8003e46:	70fb      	strb	r3, [r7, #3]
    PREPARE_IMPL(cli);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	68db      	ldr	r3, [r3, #12]
 8003e4c:	60fb      	str	r3, [r7, #12]

    // have to reserve two extra chars for command ending (used in tokenization)
    if (impl->cmdSize + 2 >= impl->cmdMaxSize)
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	8c1b      	ldrh	r3, [r3, #32]
 8003e52:	3302      	adds	r3, #2
 8003e54:	68fa      	ldr	r2, [r7, #12]
 8003e56:	8c52      	ldrh	r2, [r2, #34]	@ 0x22
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	da3b      	bge.n	8003ed4 <onCharInput+0x98>
        return;

    size_t insertPos = strlen(impl->cmdBuffer) - impl->cursorPos;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	69db      	ldr	r3, [r3, #28]
 8003e60:	4618      	mov	r0, r3
 8003e62:	f7fc fa47 	bl	80002f4 <strlen>
 8003e66:	4602      	mov	r2, r0
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8003e6c:	1ad3      	subs	r3, r2, r3
 8003e6e:	60bb      	str	r3, [r7, #8]

    memmove(&impl->cmdBuffer[insertPos + 1], &impl->cmdBuffer[insertPos], impl->cursorPos + 1);
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	69da      	ldr	r2, [r3, #28]
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	3301      	adds	r3, #1
 8003e78:	18d0      	adds	r0, r2, r3
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	69da      	ldr	r2, [r3, #28]
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	18d1      	adds	r1, r2, r3
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8003e86:	3301      	adds	r3, #1
 8003e88:	461a      	mov	r2, r3
 8003e8a:	f01a fa11 	bl	801e2b0 <memmove>

    ++impl->cmdSize;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	8c1b      	ldrh	r3, [r3, #32]
 8003e92:	3301      	adds	r3, #1
 8003e94:	b29a      	uxth	r2, r3
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	841a      	strh	r2, [r3, #32]
    ++impl->inputLineLength;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8003e9e:	3301      	adds	r3, #1
 8003ea0:	b29a      	uxth	r2, r3
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	861a      	strh	r2, [r3, #48]	@ 0x30
    impl->cmdBuffer[insertPos] = c;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	69da      	ldr	r2, [r3, #28]
 8003eaa:	68bb      	ldr	r3, [r7, #8]
 8003eac:	4413      	add	r3, r2
 8003eae:	78fa      	ldrb	r2, [r7, #3]
 8003eb0:	701a      	strb	r2, [r3, #0]

    if (impl->cursorPos > 0)
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d005      	beq.n	8003ec6 <onCharInput+0x8a>
        writeToOutput(cli, escSeqInsertChar); // Insert Character
 8003eba:	4b08      	ldr	r3, [pc, #32]	@ (8003edc <onCharInput+0xa0>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4619      	mov	r1, r3
 8003ec0:	6878      	ldr	r0, [r7, #4]
 8003ec2:	f000 fbd2 	bl	800466a <writeToOutput>

    cli->writeChar(cli, c);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	78fa      	ldrb	r2, [r7, #3]
 8003ecc:	4611      	mov	r1, r2
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	4798      	blx	r3
 8003ed2:	e000      	b.n	8003ed6 <onCharInput+0x9a>
        return;
 8003ed4:	bf00      	nop
}
 8003ed6:	3710      	adds	r7, #16
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}
 8003edc:	24000080 	.word	0x24000080

08003ee0 <onControlInput>:

static void onControlInput(EmbeddedCli *cli, char c) {
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b084      	sub	sp, #16
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
 8003ee8:	460b      	mov	r3, r1
 8003eea:	70fb      	strb	r3, [r7, #3]
    PREPARE_IMPL(cli);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	68db      	ldr	r3, [r3, #12]
 8003ef0:	60fb      	str	r3, [r7, #12]

    // process \r\n and \n\r as single \r\n command
    if ((impl->lastChar == '\r' && c == '\n') ||
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8003ef8:	2b0d      	cmp	r3, #13
 8003efa:	d102      	bne.n	8003f02 <onControlInput+0x22>
 8003efc:	78fb      	ldrb	r3, [r7, #3]
 8003efe:	2b0a      	cmp	r3, #10
 8003f00:	d078      	beq.n	8003ff4 <onControlInput+0x114>
        (impl->lastChar == '\n' && c == '\r'))
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
    if ((impl->lastChar == '\r' && c == '\n') ||
 8003f08:	2b0a      	cmp	r3, #10
 8003f0a:	d102      	bne.n	8003f12 <onControlInput+0x32>
        (impl->lastChar == '\n' && c == '\r'))
 8003f0c:	78fb      	ldrb	r3, [r7, #3]
 8003f0e:	2b0d      	cmp	r3, #13
 8003f10:	d070      	beq.n	8003ff4 <onControlInput+0x114>
        return;

    if (c == '\r' || c == '\n') {
 8003f12:	78fb      	ldrb	r3, [r7, #3]
 8003f14:	2b0d      	cmp	r3, #13
 8003f16:	d002      	beq.n	8003f1e <onControlInput+0x3e>
 8003f18:	78fb      	ldrb	r3, [r7, #3]
 8003f1a:	2b0a      	cmp	r3, #10
 8003f1c:	d129      	bne.n	8003f72 <onControlInput+0x92>
        // try to autocomplete command and then process it
        onAutocompleteRequest(cli);
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	f000 fadc 	bl	80044dc <onAutocompleteRequest>

        writeToOutput(cli, lineBreak);
 8003f24:	4b35      	ldr	r3, [pc, #212]	@ (8003ffc <onControlInput+0x11c>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4619      	mov	r1, r3
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f000 fb9d 	bl	800466a <writeToOutput>

        if (impl->cmdSize > 0)
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	8c1b      	ldrh	r3, [r3, #32]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d002      	beq.n	8003f3e <onControlInput+0x5e>
            parseCommand(cli);
 8003f38:	6878      	ldr	r0, [r7, #4]
 8003f3a:	f000 f865 	bl	8004008 <parseCommand>
        impl->cmdSize = 0;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2200      	movs	r2, #0
 8003f42:	841a      	strh	r2, [r3, #32]
        impl->cmdBuffer[impl->cmdSize] = '\0';
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	69db      	ldr	r3, [r3, #28]
 8003f48:	68fa      	ldr	r2, [r7, #12]
 8003f4a:	8c12      	ldrh	r2, [r2, #32]
 8003f4c:	4413      	add	r3, r2
 8003f4e:	2200      	movs	r2, #0
 8003f50:	701a      	strb	r2, [r3, #0]
        impl->inputLineLength = 0;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2200      	movs	r2, #0
 8003f56:	861a      	strh	r2, [r3, #48]	@ 0x30
        impl->history.current = 0;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	815a      	strh	r2, [r3, #10]
        impl->cursorPos = 0;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2200      	movs	r2, #0
 8003f62:	869a      	strh	r2, [r3, #52]	@ 0x34

        writeToOutput(cli, impl->invitation);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4619      	mov	r1, r3
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	f000 fb7d 	bl	800466a <writeToOutput>
 8003f70:	e041      	b.n	8003ff6 <onControlInput+0x116>
    } else if ((c == '\b' || c == 0x7F) && ((impl->cmdSize - impl->cursorPos) > 0)) {
 8003f72:	78fb      	ldrb	r3, [r7, #3]
 8003f74:	2b08      	cmp	r3, #8
 8003f76:	d002      	beq.n	8003f7e <onControlInput+0x9e>
 8003f78:	78fb      	ldrb	r3, [r7, #3]
 8003f7a:	2b7f      	cmp	r3, #127	@ 0x7f
 8003f7c:	d133      	bne.n	8003fe6 <onControlInput+0x106>
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	8c1b      	ldrh	r3, [r3, #32]
 8003f82:	461a      	mov	r2, r3
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8003f88:	1ad3      	subs	r3, r2, r3
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	dd2b      	ble.n	8003fe6 <onControlInput+0x106>
        // remove char from screen
        writeToOutput(cli, escSeqCursorLeft); // Move cursor to left
 8003f8e:	4b1c      	ldr	r3, [pc, #112]	@ (8004000 <onControlInput+0x120>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4619      	mov	r1, r3
 8003f94:	6878      	ldr	r0, [r7, #4]
 8003f96:	f000 fb68 	bl	800466a <writeToOutput>
        writeToOutput(cli, escSeqDeleteChar); // And remove character
 8003f9a:	4b1a      	ldr	r3, [pc, #104]	@ (8004004 <onControlInput+0x124>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4619      	mov	r1, r3
 8003fa0:	6878      	ldr	r0, [r7, #4]
 8003fa2:	f000 fb62 	bl	800466a <writeToOutput>
        // and from buffer
        size_t insertPos = strlen(impl->cmdBuffer) - impl->cursorPos;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	69db      	ldr	r3, [r3, #28]
 8003faa:	4618      	mov	r0, r3
 8003fac:	f7fc f9a2 	bl	80002f4 <strlen>
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8003fb6:	1ad3      	subs	r3, r2, r3
 8003fb8:	60bb      	str	r3, [r7, #8]
        memmove(&impl->cmdBuffer[insertPos - 1], &impl->cmdBuffer[insertPos], impl->cursorPos + 1);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	69da      	ldr	r2, [r3, #28]
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	3b01      	subs	r3, #1
 8003fc2:	18d0      	adds	r0, r2, r3
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	69da      	ldr	r2, [r3, #28]
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	18d1      	adds	r1, r2, r3
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8003fd0:	3301      	adds	r3, #1
 8003fd2:	461a      	mov	r2, r3
 8003fd4:	f01a f96c 	bl	801e2b0 <memmove>
        --impl->cmdSize;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	8c1b      	ldrh	r3, [r3, #32]
 8003fdc:	3b01      	subs	r3, #1
 8003fde:	b29a      	uxth	r2, r3
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	841a      	strh	r2, [r3, #32]
    } else if ((c == '\b' || c == 0x7F) && ((impl->cmdSize - impl->cursorPos) > 0)) {
 8003fe4:	e007      	b.n	8003ff6 <onControlInput+0x116>
    } else if (c == '\t') {
 8003fe6:	78fb      	ldrb	r3, [r7, #3]
 8003fe8:	2b09      	cmp	r3, #9
 8003fea:	d104      	bne.n	8003ff6 <onControlInput+0x116>
        onAutocompleteRequest(cli);
 8003fec:	6878      	ldr	r0, [r7, #4]
 8003fee:	f000 fa75 	bl	80044dc <onAutocompleteRequest>
 8003ff2:	e000      	b.n	8003ff6 <onControlInput+0x116>
        return;
 8003ff4:	bf00      	nop
    }

}
 8003ff6:	3710      	adds	r7, #16
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}
 8003ffc:	2400006c 	.word	0x2400006c
 8004000:	24000074 	.word	0x24000074
 8004004:	24000084 	.word	0x24000084

08004008 <parseCommand>:

static void parseCommand(EmbeddedCli *cli) {
 8004008:	b590      	push	{r4, r7, lr}
 800400a:	b08f      	sub	sp, #60	@ 0x3c
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
    PREPARE_IMPL(cli);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	68db      	ldr	r3, [r3, #12]
 8004014:	61bb      	str	r3, [r7, #24]

    bool isEmpty = true;
 8004016:	2301      	movs	r3, #1
 8004018:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    for (int i = 0; i < impl->cmdSize; ++i) {
 800401c:	2300      	movs	r3, #0
 800401e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004020:	e00d      	b.n	800403e <parseCommand+0x36>
        if (impl->cmdBuffer[i] != ' ') {
 8004022:	69bb      	ldr	r3, [r7, #24]
 8004024:	69da      	ldr	r2, [r3, #28]
 8004026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004028:	4413      	add	r3, r2
 800402a:	781b      	ldrb	r3, [r3, #0]
 800402c:	2b20      	cmp	r3, #32
 800402e:	d003      	beq.n	8004038 <parseCommand+0x30>
            isEmpty = false;
 8004030:	2300      	movs	r3, #0
 8004032:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            break;
 8004036:	e008      	b.n	800404a <parseCommand+0x42>
    for (int i = 0; i < impl->cmdSize; ++i) {
 8004038:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800403a:	3301      	adds	r3, #1
 800403c:	633b      	str	r3, [r7, #48]	@ 0x30
 800403e:	69bb      	ldr	r3, [r7, #24]
 8004040:	8c1b      	ldrh	r3, [r3, #32]
 8004042:	461a      	mov	r2, r3
 8004044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004046:	4293      	cmp	r3, r2
 8004048:	dbeb      	blt.n	8004022 <parseCommand+0x1a>
        }
    }
    // do not process empty commands
    if (isEmpty)
 800404a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800404e:	2b00      	cmp	r3, #0
 8004050:	f040 80fa 	bne.w	8004248 <parseCommand+0x240>
        return;
    // push command to history before buffer is modified
    historyPut(&impl->history, impl->cmdBuffer);
 8004054:	69bb      	ldr	r3, [r7, #24]
 8004056:	1d1a      	adds	r2, r3, #4
 8004058:	69bb      	ldr	r3, [r7, #24]
 800405a:	69db      	ldr	r3, [r3, #28]
 800405c:	4619      	mov	r1, r3
 800405e:	4610      	mov	r0, r2
 8004060:	f000 fc04 	bl	800486c <historyPut>

    char *cmdName = NULL;
 8004064:	2300      	movs	r3, #0
 8004066:	62fb      	str	r3, [r7, #44]	@ 0x2c
    char *cmdArgs = NULL;
 8004068:	2300      	movs	r3, #0
 800406a:	62bb      	str	r3, [r7, #40]	@ 0x28
    bool nameFinished = false;
 800406c:	2300      	movs	r3, #0
 800406e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // find command name and command args inside command buffer
    for (int i = 0; i < impl->cmdSize; ++i) {
 8004072:	2300      	movs	r3, #0
 8004074:	623b      	str	r3, [r7, #32]
 8004076:	e030      	b.n	80040da <parseCommand+0xd2>
        char c = impl->cmdBuffer[i];
 8004078:	69bb      	ldr	r3, [r7, #24]
 800407a:	69da      	ldr	r2, [r3, #28]
 800407c:	6a3b      	ldr	r3, [r7, #32]
 800407e:	4413      	add	r3, r2
 8004080:	781b      	ldrb	r3, [r3, #0]
 8004082:	75fb      	strb	r3, [r7, #23]

        if (c == ' ') {
 8004084:	7dfb      	ldrb	r3, [r7, #23]
 8004086:	2b20      	cmp	r3, #32
 8004088:	d10f      	bne.n	80040aa <parseCommand+0xa2>
            // all spaces between name and args are filled with zeros
            // so name is a correct null-terminated string
            if (cmdArgs == NULL)
 800408a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800408c:	2b00      	cmp	r3, #0
 800408e:	d105      	bne.n	800409c <parseCommand+0x94>
                impl->cmdBuffer[i] = '\0';
 8004090:	69bb      	ldr	r3, [r7, #24]
 8004092:	69da      	ldr	r2, [r3, #28]
 8004094:	6a3b      	ldr	r3, [r7, #32]
 8004096:	4413      	add	r3, r2
 8004098:	2200      	movs	r2, #0
 800409a:	701a      	strb	r2, [r3, #0]
            if (cmdName != NULL)
 800409c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d018      	beq.n	80040d4 <parseCommand+0xcc>
                nameFinished = true;
 80040a2:	2301      	movs	r3, #1
 80040a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80040a8:	e014      	b.n	80040d4 <parseCommand+0xcc>

        } else if (cmdName == NULL) {
 80040aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d105      	bne.n	80040bc <parseCommand+0xb4>
            cmdName = &impl->cmdBuffer[i];
 80040b0:	69bb      	ldr	r3, [r7, #24]
 80040b2:	69da      	ldr	r2, [r3, #28]
 80040b4:	6a3b      	ldr	r3, [r7, #32]
 80040b6:	4413      	add	r3, r2
 80040b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80040ba:	e00b      	b.n	80040d4 <parseCommand+0xcc>
        } else if (cmdArgs == NULL && nameFinished) {
 80040bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d108      	bne.n	80040d4 <parseCommand+0xcc>
 80040c2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d004      	beq.n	80040d4 <parseCommand+0xcc>
            cmdArgs = &impl->cmdBuffer[i];
 80040ca:	69bb      	ldr	r3, [r7, #24]
 80040cc:	69da      	ldr	r2, [r3, #28]
 80040ce:	6a3b      	ldr	r3, [r7, #32]
 80040d0:	4413      	add	r3, r2
 80040d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    for (int i = 0; i < impl->cmdSize; ++i) {
 80040d4:	6a3b      	ldr	r3, [r7, #32]
 80040d6:	3301      	adds	r3, #1
 80040d8:	623b      	str	r3, [r7, #32]
 80040da:	69bb      	ldr	r3, [r7, #24]
 80040dc:	8c1b      	ldrh	r3, [r3, #32]
 80040de:	461a      	mov	r2, r3
 80040e0:	6a3b      	ldr	r3, [r7, #32]
 80040e2:	4293      	cmp	r3, r2
 80040e4:	dbc8      	blt.n	8004078 <parseCommand+0x70>
        }
    }

    // we keep two last bytes in cmd buffer reserved so cmdSize is always by 2
    // less than cmdMaxSize
    impl->cmdBuffer[impl->cmdSize + 1] = '\0';
 80040e6:	69bb      	ldr	r3, [r7, #24]
 80040e8:	69da      	ldr	r2, [r3, #28]
 80040ea:	69bb      	ldr	r3, [r7, #24]
 80040ec:	8c1b      	ldrh	r3, [r3, #32]
 80040ee:	3301      	adds	r3, #1
 80040f0:	4413      	add	r3, r2
 80040f2:	2200      	movs	r2, #0
 80040f4:	701a      	strb	r2, [r3, #0]

    if (cmdName == NULL)
 80040f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	f000 80a7 	beq.w	800424c <parseCommand+0x244>
        return;

    // try to find command in bindings
    for (int i = 0; i < impl->bindingsCount; ++i) {
 80040fe:	2300      	movs	r3, #0
 8004100:	61fb      	str	r3, [r7, #28]
 8004102:	e072      	b.n	80041ea <parseCommand+0x1e2>
        if (strcmp(cmdName, impl->bindings[i].name) == 0) {
 8004104:	69bb      	ldr	r3, [r7, #24]
 8004106:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004108:	69fa      	ldr	r2, [r7, #28]
 800410a:	4613      	mov	r3, r2
 800410c:	005b      	lsls	r3, r3, #1
 800410e:	4413      	add	r3, r2
 8004110:	00db      	lsls	r3, r3, #3
 8004112:	440b      	add	r3, r1
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	4619      	mov	r1, r3
 8004118:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800411a:	f7fc f8e1 	bl	80002e0 <strcmp>
 800411e:	4603      	mov	r3, r0
 8004120:	2b00      	cmp	r3, #0
 8004122:	d15f      	bne.n	80041e4 <parseCommand+0x1dc>
            if (impl->bindings[i].binding == NULL)
 8004124:	69bb      	ldr	r3, [r7, #24]
 8004126:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004128:	69fa      	ldr	r2, [r7, #28]
 800412a:	4613      	mov	r3, r2
 800412c:	005b      	lsls	r3, r3, #1
 800412e:	4413      	add	r3, r2
 8004130:	00db      	lsls	r3, r3, #3
 8004132:	440b      	add	r3, r1
 8004134:	695b      	ldr	r3, [r3, #20]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d05e      	beq.n	80041f8 <parseCommand+0x1f0>
                break;

            if (impl->bindings[i].tokenizeArgs)
 800413a:	69bb      	ldr	r3, [r7, #24]
 800413c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800413e:	69fa      	ldr	r2, [r7, #28]
 8004140:	4613      	mov	r3, r2
 8004142:	005b      	lsls	r3, r3, #1
 8004144:	4413      	add	r3, r2
 8004146:	00db      	lsls	r3, r3, #3
 8004148:	440b      	add	r3, r1
 800414a:	7b1b      	ldrb	r3, [r3, #12]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d002      	beq.n	8004156 <parseCommand+0x14e>
                embeddedCliTokenizeArgs(cmdArgs);
 8004150:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004152:	f7ff fcc9 	bl	8003ae8 <embeddedCliTokenizeArgs>
            // currently, output is blank line, so we can just print directly
            SET_FLAG(impl->flags, CLI_FLAG_DIRECT_PRINT);
 8004156:	69bb      	ldr	r3, [r7, #24]
 8004158:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 800415c:	f043 0310 	orr.w	r3, r3, #16
 8004160:	b2da      	uxtb	r2, r3
 8004162:	69bb      	ldr	r3, [r7, #24]
 8004164:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
            // check if help was requested (help is printed when no other options are set)
            if (cmdArgs != NULL && (strcmp(cmdArgs, "-h") == 0 || strcmp(cmdArgs, "--help") == 0)) {
 8004168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800416a:	2b00      	cmp	r3, #0
 800416c:	d01a      	beq.n	80041a4 <parseCommand+0x19c>
 800416e:	4939      	ldr	r1, [pc, #228]	@ (8004254 <parseCommand+0x24c>)
 8004170:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004172:	f7fc f8b5 	bl	80002e0 <strcmp>
 8004176:	4603      	mov	r3, r0
 8004178:	2b00      	cmp	r3, #0
 800417a:	d006      	beq.n	800418a <parseCommand+0x182>
 800417c:	4936      	ldr	r1, [pc, #216]	@ (8004258 <parseCommand+0x250>)
 800417e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004180:	f7fc f8ae 	bl	80002e0 <strcmp>
 8004184:	4603      	mov	r3, r0
 8004186:	2b00      	cmp	r3, #0
 8004188:	d10c      	bne.n	80041a4 <parseCommand+0x19c>
                printBindingHelp(cli, &impl->bindings[i]);
 800418a:	69bb      	ldr	r3, [r7, #24]
 800418c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800418e:	69fa      	ldr	r2, [r7, #28]
 8004190:	4613      	mov	r3, r2
 8004192:	005b      	lsls	r3, r3, #1
 8004194:	4413      	add	r3, r2
 8004196:	00db      	lsls	r3, r3, #3
 8004198:	440b      	add	r3, r1
 800419a:	4619      	mov	r1, r3
 800419c:	6878      	ldr	r0, [r7, #4]
 800419e:	f000 f85d 	bl	800425c <printBindingHelp>
 80041a2:	e015      	b.n	80041d0 <parseCommand+0x1c8>
            } else {
                impl->bindings[i].binding(cli, cmdArgs, impl->bindings[i].context);
 80041a4:	69bb      	ldr	r3, [r7, #24]
 80041a6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80041a8:	69fa      	ldr	r2, [r7, #28]
 80041aa:	4613      	mov	r3, r2
 80041ac:	005b      	lsls	r3, r3, #1
 80041ae:	4413      	add	r3, r2
 80041b0:	00db      	lsls	r3, r3, #3
 80041b2:	440b      	add	r3, r1
 80041b4:	695c      	ldr	r4, [r3, #20]
 80041b6:	69bb      	ldr	r3, [r7, #24]
 80041b8:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80041ba:	69fa      	ldr	r2, [r7, #28]
 80041bc:	4613      	mov	r3, r2
 80041be:	005b      	lsls	r3, r3, #1
 80041c0:	4413      	add	r3, r2
 80041c2:	00db      	lsls	r3, r3, #3
 80041c4:	440b      	add	r3, r1
 80041c6:	691b      	ldr	r3, [r3, #16]
 80041c8:	461a      	mov	r2, r3
 80041ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80041cc:	6878      	ldr	r0, [r7, #4]
 80041ce:	47a0      	blx	r4
            }
            UNSET_U8FLAG(impl->flags, CLI_FLAG_DIRECT_PRINT);
 80041d0:	69bb      	ldr	r3, [r7, #24]
 80041d2:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80041d6:	f023 0310 	bic.w	r3, r3, #16
 80041da:	b2da      	uxtb	r2, r3
 80041dc:	69bb      	ldr	r3, [r7, #24]
 80041de:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
            return;
 80041e2:	e034      	b.n	800424e <parseCommand+0x246>
    for (int i = 0; i < impl->bindingsCount; ++i) {
 80041e4:	69fb      	ldr	r3, [r7, #28]
 80041e6:	3301      	adds	r3, #1
 80041e8:	61fb      	str	r3, [r7, #28]
 80041ea:	69bb      	ldr	r3, [r7, #24]
 80041ec:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80041ee:	461a      	mov	r2, r3
 80041f0:	69fb      	ldr	r3, [r7, #28]
 80041f2:	4293      	cmp	r3, r2
 80041f4:	db86      	blt.n	8004104 <parseCommand+0xfc>
 80041f6:	e000      	b.n	80041fa <parseCommand+0x1f2>
                break;
 80041f8:	bf00      	nop
        }
    }

    // command not found in bindings or binding was null
    // try to call default callback
    if (cli->onCommand != NULL) {
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d01d      	beq.n	800423e <parseCommand+0x236>
        CliCommand command;
        command.name = cmdName;
 8004202:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004204:	60fb      	str	r3, [r7, #12]
        command.args = cmdArgs;
 8004206:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004208:	613b      	str	r3, [r7, #16]

        // currently, output is blank line, so we can just print directly
        SET_FLAG(impl->flags, CLI_FLAG_DIRECT_PRINT);
 800420a:	69bb      	ldr	r3, [r7, #24]
 800420c:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8004210:	f043 0310 	orr.w	r3, r3, #16
 8004214:	b2da      	uxtb	r2, r3
 8004216:	69bb      	ldr	r3, [r7, #24]
 8004218:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
        cli->onCommand(cli, &command);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	f107 020c 	add.w	r2, r7, #12
 8004224:	4611      	mov	r1, r2
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	4798      	blx	r3
        UNSET_U8FLAG(impl->flags, CLI_FLAG_DIRECT_PRINT);
 800422a:	69bb      	ldr	r3, [r7, #24]
 800422c:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8004230:	f023 0310 	bic.w	r3, r3, #16
 8004234:	b2da      	uxtb	r2, r3
 8004236:	69bb      	ldr	r3, [r7, #24]
 8004238:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
 800423c:	e007      	b.n	800424e <parseCommand+0x246>
    } else {
        onUnknownCommand(cli, cmdName);
 800423e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004240:	6878      	ldr	r0, [r7, #4]
 8004242:	f000 fe5f 	bl	8004f04 <onUnknownCommand>
 8004246:	e002      	b.n	800424e <parseCommand+0x246>
        return;
 8004248:	bf00      	nop
 800424a:	e000      	b.n	800424e <parseCommand+0x246>
        return;
 800424c:	bf00      	nop
    }
}
 800424e:	373c      	adds	r7, #60	@ 0x3c
 8004250:	46bd      	mov	sp, r7
 8004252:	bd90      	pop	{r4, r7, pc}
 8004254:	0802020c 	.word	0x0802020c
 8004258:	08020210 	.word	0x08020210

0800425c <printBindingHelp>:

static void printBindingHelp(EmbeddedCli *cli, CliCommandBinding *binding) {
 800425c:	b580      	push	{r7, lr}
 800425e:	b082      	sub	sp, #8
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
 8004264:	6039      	str	r1, [r7, #0]
    if (binding->help != NULL) {
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	689b      	ldr	r3, [r3, #8]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d010      	beq.n	8004290 <printBindingHelp+0x34>
        cli->writeChar(cli, '\t');
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	2109      	movs	r1, #9
 8004274:	6878      	ldr	r0, [r7, #4]
 8004276:	4798      	blx	r3
        writeToOutput(cli, binding->help);
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	4619      	mov	r1, r3
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	f000 f9f3 	bl	800466a <writeToOutput>
        writeToOutput(cli, lineBreak);
 8004284:	4b04      	ldr	r3, [pc, #16]	@ (8004298 <printBindingHelp+0x3c>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4619      	mov	r1, r3
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	f000 f9ed 	bl	800466a <writeToOutput>
    }
}
 8004290:	bf00      	nop
 8004292:	3708      	adds	r7, #8
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}
 8004298:	2400006c 	.word	0x2400006c

0800429c <getAutocompletedCommand>:

static AutocompletedCommand getAutocompletedCommand(EmbeddedCli *cli, const char *prefix) {
 800429c:	b580      	push	{r7, lr}
 800429e:	b08e      	sub	sp, #56	@ 0x38
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	60f8      	str	r0, [r7, #12]
 80042a4:	60b9      	str	r1, [r7, #8]
 80042a6:	607a      	str	r2, [r7, #4]
    AutocompletedCommand cmd = {NULL, 0, 0};
 80042a8:	2300      	movs	r3, #0
 80042aa:	613b      	str	r3, [r7, #16]
 80042ac:	2300      	movs	r3, #0
 80042ae:	82bb      	strh	r3, [r7, #20]
 80042b0:	2300      	movs	r3, #0
 80042b2:	82fb      	strh	r3, [r7, #22]

    size_t prefixLen = strlen(prefix);
 80042b4:	6878      	ldr	r0, [r7, #4]
 80042b6:	f7fc f81d 	bl	80002f4 <strlen>
 80042ba:	6278      	str	r0, [r7, #36]	@ 0x24

    PREPARE_IMPL(cli);
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	68db      	ldr	r3, [r3, #12]
 80042c0:	623b      	str	r3, [r7, #32]
    if (impl->bindingsCount == 0 || prefixLen == 0)
 80042c2:	6a3b      	ldr	r3, [r7, #32]
 80042c4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d002      	beq.n	80042d0 <getAutocompletedCommand+0x34>
 80042ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d108      	bne.n	80042e2 <getAutocompletedCommand+0x46>
        return cmd;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	461a      	mov	r2, r3
 80042d4:	f107 0310 	add.w	r3, r7, #16
 80042d8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80042dc:	e882 0003 	stmia.w	r2, {r0, r1}
 80042e0:	e095      	b.n	800440e <getAutocompletedCommand+0x172>


    for (int i = 0; i < impl->bindingsCount; ++i) {
 80042e2:	2300      	movs	r3, #0
 80042e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80042e6:	e083      	b.n	80043f0 <getAutocompletedCommand+0x154>
        const char *name = impl->bindings[i].name;
 80042e8:	6a3b      	ldr	r3, [r7, #32]
 80042ea:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80042ec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80042ee:	4613      	mov	r3, r2
 80042f0:	005b      	lsls	r3, r3, #1
 80042f2:	4413      	add	r3, r2
 80042f4:	00db      	lsls	r3, r3, #3
 80042f6:	440b      	add	r3, r1
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	61fb      	str	r3, [r7, #28]
        size_t len = strlen(name);
 80042fc:	69f8      	ldr	r0, [r7, #28]
 80042fe:	f7fb fff9 	bl	80002f4 <strlen>
 8004302:	61b8      	str	r0, [r7, #24]

        // unset autocomplete flag
        UNSET_U8FLAG(impl->bindingsFlags[i], BINDING_FLAG_AUTOCOMPLETE);
 8004304:	6a3b      	ldr	r3, [r7, #32]
 8004306:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004308:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800430a:	4413      	add	r3, r2
 800430c:	781a      	ldrb	r2, [r3, #0]
 800430e:	6a3b      	ldr	r3, [r7, #32]
 8004310:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8004312:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004314:	440b      	add	r3, r1
 8004316:	f022 0201 	bic.w	r2, r2, #1
 800431a:	b2d2      	uxtb	r2, r2
 800431c:	701a      	strb	r2, [r3, #0]

        if (len < prefixLen)
 800431e:	69ba      	ldr	r2, [r7, #24]
 8004320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004322:	429a      	cmp	r2, r3
 8004324:	d35e      	bcc.n	80043e4 <getAutocompletedCommand+0x148>
            continue;

        // check if this command is candidate for autocomplete
        bool isCandidate = true;
 8004326:	2301      	movs	r3, #1
 8004328:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
        for (size_t j = 0; j < prefixLen; ++j) {
 800432c:	2300      	movs	r3, #0
 800432e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004330:	e010      	b.n	8004354 <getAutocompletedCommand+0xb8>
            if (prefix[j] != name[j]) {
 8004332:	687a      	ldr	r2, [r7, #4]
 8004334:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004336:	4413      	add	r3, r2
 8004338:	781a      	ldrb	r2, [r3, #0]
 800433a:	69f9      	ldr	r1, [r7, #28]
 800433c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800433e:	440b      	add	r3, r1
 8004340:	781b      	ldrb	r3, [r3, #0]
 8004342:	429a      	cmp	r2, r3
 8004344:	d003      	beq.n	800434e <getAutocompletedCommand+0xb2>
                isCandidate = false;
 8004346:	2300      	movs	r3, #0
 8004348:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
                break;
 800434c:	e006      	b.n	800435c <getAutocompletedCommand+0xc0>
        for (size_t j = 0; j < prefixLen; ++j) {
 800434e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004350:	3301      	adds	r3, #1
 8004352:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004354:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004358:	429a      	cmp	r2, r3
 800435a:	d3ea      	bcc.n	8004332 <getAutocompletedCommand+0x96>
            }
        }
        if (!isCandidate)
 800435c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004360:	f083 0301 	eor.w	r3, r3, #1
 8004364:	b2db      	uxtb	r3, r3
 8004366:	2b00      	cmp	r3, #0
 8004368:	d13e      	bne.n	80043e8 <getAutocompletedCommand+0x14c>
            continue;

        impl->bindingsFlags[i] |= BINDING_FLAG_AUTOCOMPLETE;
 800436a:	6a3b      	ldr	r3, [r7, #32]
 800436c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800436e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004370:	4413      	add	r3, r2
 8004372:	781a      	ldrb	r2, [r3, #0]
 8004374:	6a3b      	ldr	r3, [r7, #32]
 8004376:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8004378:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800437a:	440b      	add	r3, r1
 800437c:	f042 0201 	orr.w	r2, r2, #1
 8004380:	b2d2      	uxtb	r2, r2
 8004382:	701a      	strb	r2, [r3, #0]

        if (cmd.candidateCount == 0 || len < cmd.autocompletedLen)
 8004384:	8afb      	ldrh	r3, [r7, #22]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d004      	beq.n	8004394 <getAutocompletedCommand+0xf8>
 800438a:	8abb      	ldrh	r3, [r7, #20]
 800438c:	461a      	mov	r2, r3
 800438e:	69bb      	ldr	r3, [r7, #24]
 8004390:	4293      	cmp	r3, r2
 8004392:	d202      	bcs.n	800439a <getAutocompletedCommand+0xfe>
            cmd.autocompletedLen = (uint16_t) len;
 8004394:	69bb      	ldr	r3, [r7, #24]
 8004396:	b29b      	uxth	r3, r3
 8004398:	82bb      	strh	r3, [r7, #20]

        ++cmd.candidateCount;
 800439a:	8afb      	ldrh	r3, [r7, #22]
 800439c:	3301      	adds	r3, #1
 800439e:	b29b      	uxth	r3, r3
 80043a0:	82fb      	strh	r3, [r7, #22]

        if (cmd.candidateCount == 1) {
 80043a2:	8afb      	ldrh	r3, [r7, #22]
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d102      	bne.n	80043ae <getAutocompletedCommand+0x112>
            cmd.firstCandidate = name;
 80043a8:	69fb      	ldr	r3, [r7, #28]
 80043aa:	613b      	str	r3, [r7, #16]
            continue;
 80043ac:	e01d      	b.n	80043ea <getAutocompletedCommand+0x14e>
        }

        for (size_t j = impl->cmdSize; j < cmd.autocompletedLen; ++j) {
 80043ae:	6a3b      	ldr	r3, [r7, #32]
 80043b0:	8c1b      	ldrh	r3, [r3, #32]
 80043b2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80043b4:	e010      	b.n	80043d8 <getAutocompletedCommand+0x13c>
            if (cmd.firstCandidate[j] != name[j]) {
 80043b6:	693a      	ldr	r2, [r7, #16]
 80043b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043ba:	4413      	add	r3, r2
 80043bc:	781a      	ldrb	r2, [r3, #0]
 80043be:	69f9      	ldr	r1, [r7, #28]
 80043c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043c2:	440b      	add	r3, r1
 80043c4:	781b      	ldrb	r3, [r3, #0]
 80043c6:	429a      	cmp	r2, r3
 80043c8:	d003      	beq.n	80043d2 <getAutocompletedCommand+0x136>
                cmd.autocompletedLen = (uint16_t) j;
 80043ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043cc:	b29b      	uxth	r3, r3
 80043ce:	82bb      	strh	r3, [r7, #20]
                break;
 80043d0:	e00b      	b.n	80043ea <getAutocompletedCommand+0x14e>
        for (size_t j = impl->cmdSize; j < cmd.autocompletedLen; ++j) {
 80043d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043d4:	3301      	adds	r3, #1
 80043d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80043d8:	8abb      	ldrh	r3, [r7, #20]
 80043da:	461a      	mov	r2, r3
 80043dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043de:	4293      	cmp	r3, r2
 80043e0:	d3e9      	bcc.n	80043b6 <getAutocompletedCommand+0x11a>
 80043e2:	e002      	b.n	80043ea <getAutocompletedCommand+0x14e>
            continue;
 80043e4:	bf00      	nop
 80043e6:	e000      	b.n	80043ea <getAutocompletedCommand+0x14e>
            continue;
 80043e8:	bf00      	nop
    for (int i = 0; i < impl->bindingsCount; ++i) {
 80043ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043ec:	3301      	adds	r3, #1
 80043ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80043f0:	6a3b      	ldr	r3, [r7, #32]
 80043f2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80043f4:	461a      	mov	r2, r3
 80043f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043f8:	4293      	cmp	r3, r2
 80043fa:	f6ff af75 	blt.w	80042e8 <getAutocompletedCommand+0x4c>
            }
        }
    }

    return cmd;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	461a      	mov	r2, r3
 8004402:	f107 0310 	add.w	r3, r7, #16
 8004406:	e893 0003 	ldmia.w	r3, {r0, r1}
 800440a:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800440e:	68f8      	ldr	r0, [r7, #12]
 8004410:	3738      	adds	r7, #56	@ 0x38
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}
	...

08004418 <printLiveAutocompletion>:

static void printLiveAutocompletion(EmbeddedCli *cli) {
 8004418:	b580      	push	{r7, lr}
 800441a:	b088      	sub	sp, #32
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
    PREPARE_IMPL(cli);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	68db      	ldr	r3, [r3, #12]
 8004424:	617b      	str	r3, [r7, #20]

    if (!IS_FLAG_SET(impl->flags, CLI_FLAG_AUTOCOMPLETE_ENABLED))
 8004426:	697b      	ldr	r3, [r7, #20]
 8004428:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 800442c:	f003 0320 	and.w	r3, r3, #32
 8004430:	2b00      	cmp	r3, #0
 8004432:	d04a      	beq.n	80044ca <printLiveAutocompletion+0xb2>
        return;

    AutocompletedCommand cmd = getAutocompletedCommand(cli, impl->cmdBuffer);
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	69da      	ldr	r2, [r3, #28]
 8004438:	f107 030c 	add.w	r3, r7, #12
 800443c:	6879      	ldr	r1, [r7, #4]
 800443e:	4618      	mov	r0, r3
 8004440:	f7ff ff2c 	bl	800429c <getAutocompletedCommand>

    if (cmd.candidateCount == 0) {
 8004444:	8a7b      	ldrh	r3, [r7, #18]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d102      	bne.n	8004450 <printLiveAutocompletion+0x38>
        cmd.autocompletedLen = impl->cmdSize;
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	8c1b      	ldrh	r3, [r3, #32]
 800444e:	823b      	strh	r3, [r7, #16]
    }

    // save cursor location
    writeToOutput(cli, escSeqCursorSave);
 8004450:	4b20      	ldr	r3, [pc, #128]	@ (80044d4 <printLiveAutocompletion+0xbc>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4619      	mov	r1, r3
 8004456:	6878      	ldr	r0, [r7, #4]
 8004458:	f000 f907 	bl	800466a <writeToOutput>

    moveCursor(cli, impl->cursorPos, CURSOR_DIRECTION_FORWARD);
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8004460:	2201      	movs	r2, #1
 8004462:	4619      	mov	r1, r3
 8004464:	6878      	ldr	r0, [r7, #4]
 8004466:	f000 f921 	bl	80046ac <moveCursor>

    // print live autocompletion (or nothing, if it doesn't exist)
    for (size_t i = impl->cmdSize; i < cmd.autocompletedLen; ++i) {
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	8c1b      	ldrh	r3, [r3, #32]
 800446e:	61fb      	str	r3, [r7, #28]
 8004470:	e00b      	b.n	800448a <printLiveAutocompletion+0x72>
        cli->writeChar(cli, cmd.firstCandidate[i]);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	68f9      	ldr	r1, [r7, #12]
 8004478:	69fa      	ldr	r2, [r7, #28]
 800447a:	440a      	add	r2, r1
 800447c:	7812      	ldrb	r2, [r2, #0]
 800447e:	4611      	mov	r1, r2
 8004480:	6878      	ldr	r0, [r7, #4]
 8004482:	4798      	blx	r3
    for (size_t i = impl->cmdSize; i < cmd.autocompletedLen; ++i) {
 8004484:	69fb      	ldr	r3, [r7, #28]
 8004486:	3301      	adds	r3, #1
 8004488:	61fb      	str	r3, [r7, #28]
 800448a:	8a3b      	ldrh	r3, [r7, #16]
 800448c:	461a      	mov	r2, r3
 800448e:	69fb      	ldr	r3, [r7, #28]
 8004490:	4293      	cmp	r3, r2
 8004492:	d3ee      	bcc.n	8004472 <printLiveAutocompletion+0x5a>
    }
    // replace with spaces previous autocompletion
    for (size_t i = cmd.autocompletedLen; i < impl->inputLineLength; ++i) {
 8004494:	8a3b      	ldrh	r3, [r7, #16]
 8004496:	61bb      	str	r3, [r7, #24]
 8004498:	e007      	b.n	80044aa <printLiveAutocompletion+0x92>
        cli->writeChar(cli, ' ');
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	2120      	movs	r1, #32
 80044a0:	6878      	ldr	r0, [r7, #4]
 80044a2:	4798      	blx	r3
    for (size_t i = cmd.autocompletedLen; i < impl->inputLineLength; ++i) {
 80044a4:	69bb      	ldr	r3, [r7, #24]
 80044a6:	3301      	adds	r3, #1
 80044a8:	61bb      	str	r3, [r7, #24]
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 80044ae:	461a      	mov	r2, r3
 80044b0:	69bb      	ldr	r3, [r7, #24]
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d3f1      	bcc.n	800449a <printLiveAutocompletion+0x82>
    }
    impl->inputLineLength = cmd.autocompletedLen;
 80044b6:	8a3a      	ldrh	r2, [r7, #16]
 80044b8:	697b      	ldr	r3, [r7, #20]
 80044ba:	861a      	strh	r2, [r3, #48]	@ 0x30

    // restore cursor
    writeToOutput(cli, escSeqCursorRestore);
 80044bc:	4b06      	ldr	r3, [pc, #24]	@ (80044d8 <printLiveAutocompletion+0xc0>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4619      	mov	r1, r3
 80044c2:	6878      	ldr	r0, [r7, #4]
 80044c4:	f000 f8d1 	bl	800466a <writeToOutput>
 80044c8:	e000      	b.n	80044cc <printLiveAutocompletion+0xb4>
        return;
 80044ca:	bf00      	nop
}
 80044cc:	3720      	adds	r7, #32
 80044ce:	46bd      	mov	sp, r7
 80044d0:	bd80      	pop	{r7, pc}
 80044d2:	bf00      	nop
 80044d4:	24000078 	.word	0x24000078
 80044d8:	2400007c 	.word	0x2400007c

080044dc <onAutocompleteRequest>:

static void onAutocompleteRequest(EmbeddedCli *cli) {
 80044dc:	b580      	push	{r7, lr}
 80044de:	b088      	sub	sp, #32
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
    PREPARE_IMPL(cli);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	68db      	ldr	r3, [r3, #12]
 80044e8:	61bb      	str	r3, [r7, #24]

    AutocompletedCommand cmd = getAutocompletedCommand(cli, impl->cmdBuffer);
 80044ea:	69bb      	ldr	r3, [r7, #24]
 80044ec:	69da      	ldr	r2, [r3, #28]
 80044ee:	f107 030c 	add.w	r3, r7, #12
 80044f2:	6879      	ldr	r1, [r7, #4]
 80044f4:	4618      	mov	r0, r3
 80044f6:	f7ff fed1 	bl	800429c <getAutocompletedCommand>

    if (cmd.candidateCount == 0)
 80044fa:	8a7b      	ldrh	r3, [r7, #18]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d078      	beq.n	80045f2 <onAutocompleteRequest+0x116>
        return;

    if (cmd.candidateCount == 1 || cmd.autocompletedLen > impl->cmdSize) {
 8004500:	8a7b      	ldrh	r3, [r7, #18]
 8004502:	2b01      	cmp	r3, #1
 8004504:	d004      	beq.n	8004510 <onAutocompleteRequest+0x34>
 8004506:	8a3a      	ldrh	r2, [r7, #16]
 8004508:	69bb      	ldr	r3, [r7, #24]
 800450a:	8c1b      	ldrh	r3, [r3, #32]
 800450c:	429a      	cmp	r2, r3
 800450e:	d931      	bls.n	8004574 <onAutocompleteRequest+0x98>
        // can copy from index cmdSize, but prefix is the same, so copy everything
        memcpy(impl->cmdBuffer, cmd.firstCandidate, cmd.autocompletedLen);
 8004510:	69bb      	ldr	r3, [r7, #24]
 8004512:	69db      	ldr	r3, [r3, #28]
 8004514:	68f9      	ldr	r1, [r7, #12]
 8004516:	8a3a      	ldrh	r2, [r7, #16]
 8004518:	4618      	mov	r0, r3
 800451a:	f019 ffa0 	bl	801e45e <memcpy>
        if (cmd.candidateCount == 1) {
 800451e:	8a7b      	ldrh	r3, [r7, #18]
 8004520:	2b01      	cmp	r3, #1
 8004522:	d109      	bne.n	8004538 <onAutocompleteRequest+0x5c>
            impl->cmdBuffer[cmd.autocompletedLen] = ' ';
 8004524:	69bb      	ldr	r3, [r7, #24]
 8004526:	69db      	ldr	r3, [r3, #28]
 8004528:	8a3a      	ldrh	r2, [r7, #16]
 800452a:	4413      	add	r3, r2
 800452c:	2220      	movs	r2, #32
 800452e:	701a      	strb	r2, [r3, #0]
            ++cmd.autocompletedLen;
 8004530:	8a3b      	ldrh	r3, [r7, #16]
 8004532:	3301      	adds	r3, #1
 8004534:	b29b      	uxth	r3, r3
 8004536:	823b      	strh	r3, [r7, #16]
        }
        impl->cmdBuffer[cmd.autocompletedLen] = '\0';
 8004538:	69bb      	ldr	r3, [r7, #24]
 800453a:	69db      	ldr	r3, [r3, #28]
 800453c:	8a3a      	ldrh	r2, [r7, #16]
 800453e:	4413      	add	r3, r2
 8004540:	2200      	movs	r2, #0
 8004542:	701a      	strb	r2, [r3, #0]

        writeToOutput(cli, &impl->cmdBuffer[impl->cmdSize - impl->cursorPos]);
 8004544:	69bb      	ldr	r3, [r7, #24]
 8004546:	69db      	ldr	r3, [r3, #28]
 8004548:	69ba      	ldr	r2, [r7, #24]
 800454a:	8c12      	ldrh	r2, [r2, #32]
 800454c:	4611      	mov	r1, r2
 800454e:	69ba      	ldr	r2, [r7, #24]
 8004550:	8e92      	ldrh	r2, [r2, #52]	@ 0x34
 8004552:	1a8a      	subs	r2, r1, r2
 8004554:	4413      	add	r3, r2
 8004556:	4619      	mov	r1, r3
 8004558:	6878      	ldr	r0, [r7, #4]
 800455a:	f000 f886 	bl	800466a <writeToOutput>
        impl->cmdSize = cmd.autocompletedLen;
 800455e:	8a3a      	ldrh	r2, [r7, #16]
 8004560:	69bb      	ldr	r3, [r7, #24]
 8004562:	841a      	strh	r2, [r3, #32]
        impl->inputLineLength = impl->cmdSize;
 8004564:	69bb      	ldr	r3, [r7, #24]
 8004566:	8c1a      	ldrh	r2, [r3, #32]
 8004568:	69bb      	ldr	r3, [r7, #24]
 800456a:	861a      	strh	r2, [r3, #48]	@ 0x30
        impl->cursorPos = 0; // Cursor has been moved to the end
 800456c:	69bb      	ldr	r3, [r7, #24]
 800456e:	2200      	movs	r2, #0
 8004570:	869a      	strh	r2, [r3, #52]	@ 0x34
        return;
 8004572:	e03f      	b.n	80045f4 <onAutocompleteRequest+0x118>
    }

    // with multiple candidates when we already completed to common prefix
    // we show all candidates and print input again
    // we need to completely clear current line since it begins with invitation
    clearCurrentLine(cli);
 8004574:	6878      	ldr	r0, [r7, #4]
 8004576:	f000 f843 	bl	8004600 <clearCurrentLine>

    for (int i = 0; i < impl->bindingsCount; ++i) {
 800457a:	2300      	movs	r3, #0
 800457c:	61fb      	str	r3, [r7, #28]
 800457e:	e021      	b.n	80045c4 <onAutocompleteRequest+0xe8>
        // autocomplete flag is set for all candidates by last call to
        // getAutocompletedCommand
        if (!(impl->bindingsFlags[i] & BINDING_FLAG_AUTOCOMPLETE))
 8004580:	69bb      	ldr	r3, [r7, #24]
 8004582:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004584:	69fb      	ldr	r3, [r7, #28]
 8004586:	4413      	add	r3, r2
 8004588:	781b      	ldrb	r3, [r3, #0]
 800458a:	f003 0301 	and.w	r3, r3, #1
 800458e:	2b00      	cmp	r3, #0
 8004590:	d014      	beq.n	80045bc <onAutocompleteRequest+0xe0>
            continue;

        const char *name = impl->bindings[i].name;
 8004592:	69bb      	ldr	r3, [r7, #24]
 8004594:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004596:	69fa      	ldr	r2, [r7, #28]
 8004598:	4613      	mov	r3, r2
 800459a:	005b      	lsls	r3, r3, #1
 800459c:	4413      	add	r3, r2
 800459e:	00db      	lsls	r3, r3, #3
 80045a0:	440b      	add	r3, r1
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	617b      	str	r3, [r7, #20]

        writeToOutput(cli, name);
 80045a6:	6979      	ldr	r1, [r7, #20]
 80045a8:	6878      	ldr	r0, [r7, #4]
 80045aa:	f000 f85e 	bl	800466a <writeToOutput>
        writeToOutput(cli, lineBreak);
 80045ae:	4b13      	ldr	r3, [pc, #76]	@ (80045fc <onAutocompleteRequest+0x120>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4619      	mov	r1, r3
 80045b4:	6878      	ldr	r0, [r7, #4]
 80045b6:	f000 f858 	bl	800466a <writeToOutput>
 80045ba:	e000      	b.n	80045be <onAutocompleteRequest+0xe2>
            continue;
 80045bc:	bf00      	nop
    for (int i = 0; i < impl->bindingsCount; ++i) {
 80045be:	69fb      	ldr	r3, [r7, #28]
 80045c0:	3301      	adds	r3, #1
 80045c2:	61fb      	str	r3, [r7, #28]
 80045c4:	69bb      	ldr	r3, [r7, #24]
 80045c6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80045c8:	461a      	mov	r2, r3
 80045ca:	69fb      	ldr	r3, [r7, #28]
 80045cc:	4293      	cmp	r3, r2
 80045ce:	dbd7      	blt.n	8004580 <onAutocompleteRequest+0xa4>
    }

    writeToOutput(cli, impl->invitation);
 80045d0:	69bb      	ldr	r3, [r7, #24]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4619      	mov	r1, r3
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f000 f847 	bl	800466a <writeToOutput>
    writeToOutput(cli, impl->cmdBuffer);
 80045dc:	69bb      	ldr	r3, [r7, #24]
 80045de:	69db      	ldr	r3, [r3, #28]
 80045e0:	4619      	mov	r1, r3
 80045e2:	6878      	ldr	r0, [r7, #4]
 80045e4:	f000 f841 	bl	800466a <writeToOutput>

    impl->inputLineLength = impl->cmdSize;
 80045e8:	69bb      	ldr	r3, [r7, #24]
 80045ea:	8c1a      	ldrh	r2, [r3, #32]
 80045ec:	69bb      	ldr	r3, [r7, #24]
 80045ee:	861a      	strh	r2, [r3, #48]	@ 0x30
 80045f0:	e000      	b.n	80045f4 <onAutocompleteRequest+0x118>
        return;
 80045f2:	bf00      	nop
}
 80045f4:	3720      	adds	r7, #32
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}
 80045fa:	bf00      	nop
 80045fc:	2400006c 	.word	0x2400006c

08004600 <clearCurrentLine>:

static void clearCurrentLine(EmbeddedCli *cli) {
 8004600:	b590      	push	{r4, r7, lr}
 8004602:	b087      	sub	sp, #28
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
    PREPARE_IMPL(cli);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	68db      	ldr	r3, [r3, #12]
 800460c:	613b      	str	r3, [r7, #16]
    size_t len = impl->inputLineLength + strlen(impl->invitation);
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8004612:	461c      	mov	r4, r3
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4618      	mov	r0, r3
 800461a:	f7fb fe6b 	bl	80002f4 <strlen>
 800461e:	4603      	mov	r3, r0
 8004620:	4423      	add	r3, r4
 8004622:	60fb      	str	r3, [r7, #12]

    cli->writeChar(cli, '\r');
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	210d      	movs	r1, #13
 800462a:	6878      	ldr	r0, [r7, #4]
 800462c:	4798      	blx	r3
    for (size_t i = 0; i < len; ++i) {
 800462e:	2300      	movs	r3, #0
 8004630:	617b      	str	r3, [r7, #20]
 8004632:	e007      	b.n	8004644 <clearCurrentLine+0x44>
        cli->writeChar(cli, ' ');
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	2120      	movs	r1, #32
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	4798      	blx	r3
    for (size_t i = 0; i < len; ++i) {
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	3301      	adds	r3, #1
 8004642:	617b      	str	r3, [r7, #20]
 8004644:	697a      	ldr	r2, [r7, #20]
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	429a      	cmp	r2, r3
 800464a:	d3f3      	bcc.n	8004634 <clearCurrentLine+0x34>
    }
    cli->writeChar(cli, '\r');
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	210d      	movs	r1, #13
 8004652:	6878      	ldr	r0, [r7, #4]
 8004654:	4798      	blx	r3
    impl->inputLineLength = 0;
 8004656:	693b      	ldr	r3, [r7, #16]
 8004658:	2200      	movs	r2, #0
 800465a:	861a      	strh	r2, [r3, #48]	@ 0x30

    impl->cursorPos = 0;
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	2200      	movs	r2, #0
 8004660:	869a      	strh	r2, [r3, #52]	@ 0x34
}
 8004662:	bf00      	nop
 8004664:	371c      	adds	r7, #28
 8004666:	46bd      	mov	sp, r7
 8004668:	bd90      	pop	{r4, r7, pc}

0800466a <writeToOutput>:

static void writeToOutput(EmbeddedCli *cli, const char *str) {
 800466a:	b580      	push	{r7, lr}
 800466c:	b084      	sub	sp, #16
 800466e:	af00      	add	r7, sp, #0
 8004670:	6078      	str	r0, [r7, #4]
 8004672:	6039      	str	r1, [r7, #0]
    size_t len = strlen(str);
 8004674:	6838      	ldr	r0, [r7, #0]
 8004676:	f7fb fe3d 	bl	80002f4 <strlen>
 800467a:	60b8      	str	r0, [r7, #8]

    for (size_t i = 0; i < len; ++i) {
 800467c:	2300      	movs	r3, #0
 800467e:	60fb      	str	r3, [r7, #12]
 8004680:	e00b      	b.n	800469a <writeToOutput+0x30>
        cli->writeChar(cli, str[i]);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	6839      	ldr	r1, [r7, #0]
 8004688:	68fa      	ldr	r2, [r7, #12]
 800468a:	440a      	add	r2, r1
 800468c:	7812      	ldrb	r2, [r2, #0]
 800468e:	4611      	mov	r1, r2
 8004690:	6878      	ldr	r0, [r7, #4]
 8004692:	4798      	blx	r3
    for (size_t i = 0; i < len; ++i) {
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	3301      	adds	r3, #1
 8004698:	60fb      	str	r3, [r7, #12]
 800469a:	68fa      	ldr	r2, [r7, #12]
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	429a      	cmp	r2, r3
 80046a0:	d3ef      	bcc.n	8004682 <writeToOutput+0x18>
    }
}
 80046a2:	bf00      	nop
 80046a4:	bf00      	nop
 80046a6:	3710      	adds	r7, #16
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}

080046ac <moveCursor>:

static void moveCursor(EmbeddedCli* cli, uint16_t count, bool direction) {
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b086      	sub	sp, #24
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
 80046b4:	460b      	mov	r3, r1
 80046b6:	807b      	strh	r3, [r7, #2]
 80046b8:	4613      	mov	r3, r2
 80046ba:	707b      	strb	r3, [r7, #1]
    // Check if we need to send any command
    if (count == 0)
 80046bc:	887b      	ldrh	r3, [r7, #2]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d020      	beq.n	8004704 <moveCursor+0x58>
        return;

    // 5 = uint16_t max, 3 = escape sequence, 1 = string termination
    char escBuffer[5 + 3 + 1] = { 0 };
 80046c2:	f107 030c 	add.w	r3, r7, #12
 80046c6:	2200      	movs	r2, #0
 80046c8:	601a      	str	r2, [r3, #0]
 80046ca:	605a      	str	r2, [r3, #4]
 80046cc:	721a      	strb	r2, [r3, #8]
    char dirChar = direction ? escSeqCursorRight[2] : escSeqCursorLeft[2];
 80046ce:	787b      	ldrb	r3, [r7, #1]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d004      	beq.n	80046de <moveCursor+0x32>
 80046d4:	4b0d      	ldr	r3, [pc, #52]	@ (800470c <moveCursor+0x60>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	3302      	adds	r3, #2
 80046da:	781b      	ldrb	r3, [r3, #0]
 80046dc:	e003      	b.n	80046e6 <moveCursor+0x3a>
 80046de:	4b0c      	ldr	r3, [pc, #48]	@ (8004710 <moveCursor+0x64>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	3302      	adds	r3, #2
 80046e4:	781b      	ldrb	r3, [r3, #0]
 80046e6:	75fb      	strb	r3, [r7, #23]
    sprintf(escBuffer, "\x1B[%u%c", count, dirChar);
 80046e8:	887a      	ldrh	r2, [r7, #2]
 80046ea:	7dfb      	ldrb	r3, [r7, #23]
 80046ec:	f107 000c 	add.w	r0, r7, #12
 80046f0:	4908      	ldr	r1, [pc, #32]	@ (8004714 <moveCursor+0x68>)
 80046f2:	f019 fc9b 	bl	801e02c <siprintf>
    writeToOutput(cli, escBuffer);
 80046f6:	f107 030c 	add.w	r3, r7, #12
 80046fa:	4619      	mov	r1, r3
 80046fc:	6878      	ldr	r0, [r7, #4]
 80046fe:	f7ff ffb4 	bl	800466a <writeToOutput>
 8004702:	e000      	b.n	8004706 <moveCursor+0x5a>
        return;
 8004704:	bf00      	nop
}
 8004706:	3718      	adds	r7, #24
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}
 800470c:	24000070 	.word	0x24000070
 8004710:	24000074 	.word	0x24000074
 8004714:	08020218 	.word	0x08020218

08004718 <isControlChar>:

static bool isControlChar(char c) {
 8004718:	b480      	push	{r7}
 800471a:	b083      	sub	sp, #12
 800471c:	af00      	add	r7, sp, #0
 800471e:	4603      	mov	r3, r0
 8004720:	71fb      	strb	r3, [r7, #7]
    return c == '\r' || c == '\n' || c == '\b' || c == '\t' || c == 0x7F;
 8004722:	79fb      	ldrb	r3, [r7, #7]
 8004724:	2b0d      	cmp	r3, #13
 8004726:	d00b      	beq.n	8004740 <isControlChar+0x28>
 8004728:	79fb      	ldrb	r3, [r7, #7]
 800472a:	2b0a      	cmp	r3, #10
 800472c:	d008      	beq.n	8004740 <isControlChar+0x28>
 800472e:	79fb      	ldrb	r3, [r7, #7]
 8004730:	2b08      	cmp	r3, #8
 8004732:	d005      	beq.n	8004740 <isControlChar+0x28>
 8004734:	79fb      	ldrb	r3, [r7, #7]
 8004736:	2b09      	cmp	r3, #9
 8004738:	d002      	beq.n	8004740 <isControlChar+0x28>
 800473a:	79fb      	ldrb	r3, [r7, #7]
 800473c:	2b7f      	cmp	r3, #127	@ 0x7f
 800473e:	d101      	bne.n	8004744 <isControlChar+0x2c>
 8004740:	2301      	movs	r3, #1
 8004742:	e000      	b.n	8004746 <isControlChar+0x2e>
 8004744:	2300      	movs	r3, #0
 8004746:	f003 0301 	and.w	r3, r3, #1
 800474a:	b2db      	uxtb	r3, r3
}
 800474c:	4618      	mov	r0, r3
 800474e:	370c      	adds	r7, #12
 8004750:	46bd      	mov	sp, r7
 8004752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004756:	4770      	bx	lr

08004758 <isDisplayableChar>:

static bool isDisplayableChar(char c) {
 8004758:	b480      	push	{r7}
 800475a:	b083      	sub	sp, #12
 800475c:	af00      	add	r7, sp, #0
 800475e:	4603      	mov	r3, r0
 8004760:	71fb      	strb	r3, [r7, #7]
    return (c >= 32 && c <= 126);
 8004762:	79fb      	ldrb	r3, [r7, #7]
 8004764:	2b1f      	cmp	r3, #31
 8004766:	d904      	bls.n	8004772 <isDisplayableChar+0x1a>
 8004768:	79fb      	ldrb	r3, [r7, #7]
 800476a:	2b7e      	cmp	r3, #126	@ 0x7e
 800476c:	d801      	bhi.n	8004772 <isDisplayableChar+0x1a>
 800476e:	2301      	movs	r3, #1
 8004770:	e000      	b.n	8004774 <isDisplayableChar+0x1c>
 8004772:	2300      	movs	r3, #0
 8004774:	f003 0301 	and.w	r3, r3, #1
 8004778:	b2db      	uxtb	r3, r3
}
 800477a:	4618      	mov	r0, r3
 800477c:	370c      	adds	r7, #12
 800477e:	46bd      	mov	sp, r7
 8004780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004784:	4770      	bx	lr

08004786 <fifoBufAvailable>:

static uint16_t fifoBufAvailable(FifoBuf *buffer) {
 8004786:	b480      	push	{r7}
 8004788:	b083      	sub	sp, #12
 800478a:	af00      	add	r7, sp, #0
 800478c:	6078      	str	r0, [r7, #4]
    if (buffer->back >= buffer->front)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	88da      	ldrh	r2, [r3, #6]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	889b      	ldrh	r3, [r3, #4]
 8004796:	429a      	cmp	r2, r3
 8004798:	d306      	bcc.n	80047a8 <fifoBufAvailable+0x22>
        return (uint16_t) (buffer->back - buffer->front);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	88da      	ldrh	r2, [r3, #6]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	889b      	ldrh	r3, [r3, #4]
 80047a2:	1ad3      	subs	r3, r2, r3
 80047a4:	b29b      	uxth	r3, r3
 80047a6:	e009      	b.n	80047bc <fifoBufAvailable+0x36>
    else
        return (uint16_t) (buffer->size - buffer->front + buffer->back);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	891a      	ldrh	r2, [r3, #8]
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	889b      	ldrh	r3, [r3, #4]
 80047b0:	1ad3      	subs	r3, r2, r3
 80047b2:	b29a      	uxth	r2, r3
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	88db      	ldrh	r3, [r3, #6]
 80047b8:	4413      	add	r3, r2
 80047ba:	b29b      	uxth	r3, r3
}
 80047bc:	4618      	mov	r0, r3
 80047be:	370c      	adds	r7, #12
 80047c0:	46bd      	mov	sp, r7
 80047c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c6:	4770      	bx	lr

080047c8 <fifoBufPop>:

static char fifoBufPop(FifoBuf *buffer) {
 80047c8:	b480      	push	{r7}
 80047ca:	b085      	sub	sp, #20
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
    char a = '\0';
 80047d0:	2300      	movs	r3, #0
 80047d2:	73fb      	strb	r3, [r7, #15]
    if (buffer->front != buffer->back) {
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	889a      	ldrh	r2, [r3, #4]
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	88db      	ldrh	r3, [r3, #6]
 80047dc:	429a      	cmp	r2, r3
 80047de:	d014      	beq.n	800480a <fifoBufPop+0x42>
        a = buffer->buf[buffer->front];
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	687a      	ldr	r2, [r7, #4]
 80047e6:	8892      	ldrh	r2, [r2, #4]
 80047e8:	4413      	add	r3, r2
 80047ea:	781b      	ldrb	r3, [r3, #0]
 80047ec:	73fb      	strb	r3, [r7, #15]
        buffer->front = (uint16_t) (buffer->front + 1) % buffer->size;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	889b      	ldrh	r3, [r3, #4]
 80047f2:	3301      	adds	r3, #1
 80047f4:	b29b      	uxth	r3, r3
 80047f6:	687a      	ldr	r2, [r7, #4]
 80047f8:	8912      	ldrh	r2, [r2, #8]
 80047fa:	fbb3 f1f2 	udiv	r1, r3, r2
 80047fe:	fb01 f202 	mul.w	r2, r1, r2
 8004802:	1a9b      	subs	r3, r3, r2
 8004804:	b29a      	uxth	r2, r3
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	809a      	strh	r2, [r3, #4]
    }
    return a;
 800480a:	7bfb      	ldrb	r3, [r7, #15]
}
 800480c:	4618      	mov	r0, r3
 800480e:	3714      	adds	r7, #20
 8004810:	46bd      	mov	sp, r7
 8004812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004816:	4770      	bx	lr

08004818 <fifoBufPush>:

static bool fifoBufPush(FifoBuf *buffer, char a) {
 8004818:	b480      	push	{r7}
 800481a:	b085      	sub	sp, #20
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
 8004820:	460b      	mov	r3, r1
 8004822:	70fb      	strb	r3, [r7, #3]
    uint16_t newBack = (uint16_t) (buffer->back + 1) % buffer->size;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	88db      	ldrh	r3, [r3, #6]
 8004828:	3301      	adds	r3, #1
 800482a:	b29b      	uxth	r3, r3
 800482c:	687a      	ldr	r2, [r7, #4]
 800482e:	8912      	ldrh	r2, [r2, #8]
 8004830:	fbb3 f1f2 	udiv	r1, r3, r2
 8004834:	fb01 f202 	mul.w	r2, r1, r2
 8004838:	1a9b      	subs	r3, r3, r2
 800483a:	81fb      	strh	r3, [r7, #14]
    if (newBack != buffer->front) {
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	889b      	ldrh	r3, [r3, #4]
 8004840:	89fa      	ldrh	r2, [r7, #14]
 8004842:	429a      	cmp	r2, r3
 8004844:	d00b      	beq.n	800485e <fifoBufPush+0x46>
        buffer->buf[buffer->back] = a;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	687a      	ldr	r2, [r7, #4]
 800484c:	88d2      	ldrh	r2, [r2, #6]
 800484e:	4413      	add	r3, r2
 8004850:	78fa      	ldrb	r2, [r7, #3]
 8004852:	701a      	strb	r2, [r3, #0]
        buffer->back = newBack;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	89fa      	ldrh	r2, [r7, #14]
 8004858:	80da      	strh	r2, [r3, #6]
        return true;
 800485a:	2301      	movs	r3, #1
 800485c:	e000      	b.n	8004860 <fifoBufPush+0x48>
    }
    return false;
 800485e:	2300      	movs	r3, #0
}
 8004860:	4618      	mov	r0, r3
 8004862:	3714      	adds	r7, #20
 8004864:	46bd      	mov	sp, r7
 8004866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486a:	4770      	bx	lr

0800486c <historyPut>:

static bool historyPut(CliHistory *history, const char *str) {
 800486c:	b580      	push	{r7, lr}
 800486e:	b088      	sub	sp, #32
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
 8004874:	6039      	str	r1, [r7, #0]
    size_t len = strlen(str);
 8004876:	6838      	ldr	r0, [r7, #0]
 8004878:	f7fb fd3c 	bl	80002f4 <strlen>
 800487c:	61b8      	str	r0, [r7, #24]
    // each item is ended with \0 so, need to have that much space at least
    if (history->bufferSize < len + 1)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	889b      	ldrh	r3, [r3, #4]
 8004882:	461a      	mov	r2, r3
 8004884:	69bb      	ldr	r3, [r7, #24]
 8004886:	3301      	adds	r3, #1
 8004888:	429a      	cmp	r2, r3
 800488a:	d201      	bcs.n	8004890 <historyPut+0x24>
        return false;
 800488c:	2300      	movs	r3, #0
 800488e:	e04d      	b.n	800492c <historyPut+0xc0>

    // remove str from history (if it's present) so we don't get duplicates
    historyRemove(history, str);
 8004890:	6839      	ldr	r1, [r7, #0]
 8004892:	6878      	ldr	r0, [r7, #4]
 8004894:	f000 f86a 	bl	800496c <historyRemove>

    size_t usedSize;
    // remove old items if new one can't fit into buffer
    while (history->itemsCount > 0) {
 8004898:	e024      	b.n	80048e4 <historyPut+0x78>
        const char *item = historyGet(history, history->itemsCount);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	891b      	ldrh	r3, [r3, #8]
 800489e:	4619      	mov	r1, r3
 80048a0:	6878      	ldr	r0, [r7, #4]
 80048a2:	f000 f847 	bl	8004934 <historyGet>
 80048a6:	6178      	str	r0, [r7, #20]
        size_t itemLen = strlen(item);
 80048a8:	6978      	ldr	r0, [r7, #20]
 80048aa:	f7fb fd23 	bl	80002f4 <strlen>
 80048ae:	6138      	str	r0, [r7, #16]
        usedSize = ((size_t) (item - history->buf)) + itemLen + 1;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	697a      	ldr	r2, [r7, #20]
 80048b6:	1ad3      	subs	r3, r2, r3
 80048b8:	461a      	mov	r2, r3
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	4413      	add	r3, r2
 80048be:	3301      	adds	r3, #1
 80048c0:	61fb      	str	r3, [r7, #28]

        size_t freeSpace = history->bufferSize - usedSize;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	889b      	ldrh	r3, [r3, #4]
 80048c6:	461a      	mov	r2, r3
 80048c8:	69fb      	ldr	r3, [r7, #28]
 80048ca:	1ad3      	subs	r3, r2, r3
 80048cc:	60fb      	str	r3, [r7, #12]

        if (freeSpace >= len + 1)
 80048ce:	69bb      	ldr	r3, [r7, #24]
 80048d0:	3301      	adds	r3, #1
 80048d2:	68fa      	ldr	r2, [r7, #12]
 80048d4:	429a      	cmp	r2, r3
 80048d6:	d20a      	bcs.n	80048ee <historyPut+0x82>
            break;

        // space not enough, remove last element
        --history->itemsCount;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	891b      	ldrh	r3, [r3, #8]
 80048dc:	3b01      	subs	r3, #1
 80048de:	b29a      	uxth	r2, r3
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	811a      	strh	r2, [r3, #8]
    while (history->itemsCount > 0) {
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	891b      	ldrh	r3, [r3, #8]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d1d6      	bne.n	800489a <historyPut+0x2e>
 80048ec:	e000      	b.n	80048f0 <historyPut+0x84>
            break;
 80048ee:	bf00      	nop
    }
    if (history->itemsCount > 0) {
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	891b      	ldrh	r3, [r3, #8]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d00a      	beq.n	800490e <historyPut+0xa2>
        // when history not empty, shift elements so new item is first
        memmove(&history->buf[len + 1], history->buf, usedSize);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681a      	ldr	r2, [r3, #0]
 80048fc:	69bb      	ldr	r3, [r7, #24]
 80048fe:	3301      	adds	r3, #1
 8004900:	18d0      	adds	r0, r2, r3
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	69fa      	ldr	r2, [r7, #28]
 8004908:	4619      	mov	r1, r3
 800490a:	f019 fcd1 	bl	801e2b0 <memmove>
    }
    memcpy(history->buf, str, len + 1);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6818      	ldr	r0, [r3, #0]
 8004912:	69bb      	ldr	r3, [r7, #24]
 8004914:	3301      	adds	r3, #1
 8004916:	461a      	mov	r2, r3
 8004918:	6839      	ldr	r1, [r7, #0]
 800491a:	f019 fda0 	bl	801e45e <memcpy>
    ++history->itemsCount;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	891b      	ldrh	r3, [r3, #8]
 8004922:	3301      	adds	r3, #1
 8004924:	b29a      	uxth	r2, r3
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	811a      	strh	r2, [r3, #8]

    return true;
 800492a:	2301      	movs	r3, #1
}
 800492c:	4618      	mov	r0, r3
 800492e:	3720      	adds	r7, #32
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}

08004934 <historyGet>:

static const char *historyGet(CliHistory *history, uint16_t item) {
 8004934:	b580      	push	{r7, lr}
 8004936:	b082      	sub	sp, #8
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	460b      	mov	r3, r1
 800493e:	807b      	strh	r3, [r7, #2]
    if (item == 0 || item > history->itemsCount)
 8004940:	887b      	ldrh	r3, [r7, #2]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d004      	beq.n	8004950 <historyGet+0x1c>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	891b      	ldrh	r3, [r3, #8]
 800494a:	887a      	ldrh	r2, [r7, #2]
 800494c:	429a      	cmp	r2, r3
 800494e:	d901      	bls.n	8004954 <historyGet+0x20>
        return NULL;
 8004950:	2300      	movs	r3, #0
 8004952:	e007      	b.n	8004964 <historyGet+0x30>

    // items are stored in the same way (separated by \0 and counted from 1),
    // so can use this call
    return embeddedCliGetToken(history->buf, item);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	887a      	ldrh	r2, [r7, #2]
 800495a:	4611      	mov	r1, r2
 800495c:	4618      	mov	r0, r3
 800495e:	f7ff f937 	bl	8003bd0 <embeddedCliGetToken>
 8004962:	4603      	mov	r3, r0
}
 8004964:	4618      	mov	r0, r3
 8004966:	3708      	adds	r7, #8
 8004968:	46bd      	mov	sp, r7
 800496a:	bd80      	pop	{r7, pc}

0800496c <historyRemove>:

static void historyRemove(CliHistory *history, const char *str) {
 800496c:	b580      	push	{r7, lr}
 800496e:	b086      	sub	sp, #24
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
 8004974:	6039      	str	r1, [r7, #0]
    if (str == NULL || history->itemsCount == 0)
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d04c      	beq.n	8004a16 <historyRemove+0xaa>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	891b      	ldrh	r3, [r3, #8]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d048      	beq.n	8004a16 <historyRemove+0xaa>
        return;
    char *item = NULL;
 8004984:	2300      	movs	r3, #0
 8004986:	617b      	str	r3, [r7, #20]
    uint16_t itemPosition;
    for (itemPosition = 1; itemPosition <= history->itemsCount; ++itemPosition) {
 8004988:	2301      	movs	r3, #1
 800498a:	827b      	strh	r3, [r7, #18]
 800498c:	e013      	b.n	80049b6 <historyRemove+0x4a>
        // items are stored in the same way (separated by \0 and counted from 1),
        // so can use this call
        item = embeddedCliGetTokenVariable(history->buf, itemPosition);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	8a7a      	ldrh	r2, [r7, #18]
 8004994:	4611      	mov	r1, r2
 8004996:	4618      	mov	r0, r3
 8004998:	f7ff f935 	bl	8003c06 <embeddedCliGetTokenVariable>
 800499c:	6178      	str	r0, [r7, #20]
        if (strcmp(item, str) == 0) {
 800499e:	6839      	ldr	r1, [r7, #0]
 80049a0:	6978      	ldr	r0, [r7, #20]
 80049a2:	f7fb fc9d 	bl	80002e0 <strcmp>
 80049a6:	4603      	mov	r3, r0
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d00a      	beq.n	80049c2 <historyRemove+0x56>
            break;
        }
        item = NULL;
 80049ac:	2300      	movs	r3, #0
 80049ae:	617b      	str	r3, [r7, #20]
    for (itemPosition = 1; itemPosition <= history->itemsCount; ++itemPosition) {
 80049b0:	8a7b      	ldrh	r3, [r7, #18]
 80049b2:	3301      	adds	r3, #1
 80049b4:	827b      	strh	r3, [r7, #18]
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	891b      	ldrh	r3, [r3, #8]
 80049ba:	8a7a      	ldrh	r2, [r7, #18]
 80049bc:	429a      	cmp	r2, r3
 80049be:	d9e6      	bls.n	800498e <historyRemove+0x22>
 80049c0:	e000      	b.n	80049c4 <historyRemove+0x58>
            break;
 80049c2:	bf00      	nop
    }
    if (item == NULL)
 80049c4:	697b      	ldr	r3, [r7, #20]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d027      	beq.n	8004a1a <historyRemove+0xae>
        return;

    --history->itemsCount;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	891b      	ldrh	r3, [r3, #8]
 80049ce:	3b01      	subs	r3, #1
 80049d0:	b29a      	uxth	r2, r3
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	811a      	strh	r2, [r3, #8]
    if (itemPosition == (history->itemsCount + 1)) {
 80049d6:	8a7a      	ldrh	r2, [r7, #18]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	891b      	ldrh	r3, [r3, #8]
 80049dc:	3301      	adds	r3, #1
 80049de:	429a      	cmp	r2, r3
 80049e0:	d01d      	beq.n	8004a1e <historyRemove+0xb2>
        // if this is a last element, nothing is remaining to move
        return;
    }

    size_t len = strlen(item);
 80049e2:	6978      	ldr	r0, [r7, #20]
 80049e4:	f7fb fc86 	bl	80002f4 <strlen>
 80049e8:	60f8      	str	r0, [r7, #12]
    size_t remaining = (size_t) (history->bufferSize - (item + len + 1 - history->buf));
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	889b      	ldrh	r3, [r3, #4]
 80049ee:	4619      	mov	r1, r3
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	3301      	adds	r3, #1
 80049f4:	697a      	ldr	r2, [r7, #20]
 80049f6:	441a      	add	r2, r3
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	1ad3      	subs	r3, r2, r3
 80049fe:	1acb      	subs	r3, r1, r3
 8004a00:	60bb      	str	r3, [r7, #8]
    // move everything to the right of found item
    memmove(item, &item[len + 1], remaining);
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	3301      	adds	r3, #1
 8004a06:	697a      	ldr	r2, [r7, #20]
 8004a08:	4413      	add	r3, r2
 8004a0a:	68ba      	ldr	r2, [r7, #8]
 8004a0c:	4619      	mov	r1, r3
 8004a0e:	6978      	ldr	r0, [r7, #20]
 8004a10:	f019 fc4e 	bl	801e2b0 <memmove>
 8004a14:	e004      	b.n	8004a20 <historyRemove+0xb4>
        return;
 8004a16:	bf00      	nop
 8004a18:	e002      	b.n	8004a20 <historyRemove+0xb4>
        return;
 8004a1a:	bf00      	nop
 8004a1c:	e000      	b.n	8004a20 <historyRemove+0xb4>
        return;
 8004a1e:	bf00      	nop
}
 8004a20:	3718      	adds	r7, #24
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}

08004a26 <getTokenPosition>:

static uint16_t getTokenPosition(const char *tokenizedStr, uint16_t pos) {
 8004a26:	b480      	push	{r7}
 8004a28:	b085      	sub	sp, #20
 8004a2a:	af00      	add	r7, sp, #0
 8004a2c:	6078      	str	r0, [r7, #4]
 8004a2e:	460b      	mov	r3, r1
 8004a30:	807b      	strh	r3, [r7, #2]
    if (tokenizedStr == NULL || pos == 0)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d002      	beq.n	8004a3e <getTokenPosition+0x18>
 8004a38:	887b      	ldrh	r3, [r7, #2]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d102      	bne.n	8004a44 <getTokenPosition+0x1e>
        return CLI_TOKEN_NPOS;
 8004a3e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004a42:	e028      	b.n	8004a96 <getTokenPosition+0x70>
    uint16_t i = 0;
 8004a44:	2300      	movs	r3, #0
 8004a46:	81fb      	strh	r3, [r7, #14]
    uint16_t tokenCount = 1;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	81bb      	strh	r3, [r7, #12]
    while (true) {
        if (tokenCount == pos)
 8004a4c:	89ba      	ldrh	r2, [r7, #12]
 8004a4e:	887b      	ldrh	r3, [r7, #2]
 8004a50:	429a      	cmp	r2, r3
 8004a52:	d013      	beq.n	8004a7c <getTokenPosition+0x56>
            break;

        if (tokenizedStr[i] == '\0') {
 8004a54:	89fb      	ldrh	r3, [r7, #14]
 8004a56:	687a      	ldr	r2, [r7, #4]
 8004a58:	4413      	add	r3, r2
 8004a5a:	781b      	ldrb	r3, [r3, #0]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d109      	bne.n	8004a74 <getTokenPosition+0x4e>
            ++tokenCount;
 8004a60:	89bb      	ldrh	r3, [r7, #12]
 8004a62:	3301      	adds	r3, #1
 8004a64:	81bb      	strh	r3, [r7, #12]
            if (tokenizedStr[i + 1] == '\0')
 8004a66:	89fb      	ldrh	r3, [r7, #14]
 8004a68:	3301      	adds	r3, #1
 8004a6a:	687a      	ldr	r2, [r7, #4]
 8004a6c:	4413      	add	r3, r2
 8004a6e:	781b      	ldrb	r3, [r3, #0]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d005      	beq.n	8004a80 <getTokenPosition+0x5a>
                break;
        }

        ++i;
 8004a74:	89fb      	ldrh	r3, [r7, #14]
 8004a76:	3301      	adds	r3, #1
 8004a78:	81fb      	strh	r3, [r7, #14]
        if (tokenCount == pos)
 8004a7a:	e7e7      	b.n	8004a4c <getTokenPosition+0x26>
            break;
 8004a7c:	bf00      	nop
 8004a7e:	e000      	b.n	8004a82 <getTokenPosition+0x5c>
                break;
 8004a80:	bf00      	nop
    }

    if (tokenizedStr[i] != '\0')
 8004a82:	89fb      	ldrh	r3, [r7, #14]
 8004a84:	687a      	ldr	r2, [r7, #4]
 8004a86:	4413      	add	r3, r2
 8004a88:	781b      	ldrb	r3, [r3, #0]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d001      	beq.n	8004a92 <getTokenPosition+0x6c>
        return i;
 8004a8e:	89fb      	ldrh	r3, [r7, #14]
 8004a90:	e001      	b.n	8004a96 <getTokenPosition+0x70>
    else
        return CLI_TOKEN_NPOS;
 8004a92:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8004a96:	4618      	mov	r0, r3
 8004a98:	3714      	adds	r7, #20
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa0:	4770      	bx	lr

08004aa2 <findCategoryIndex>:

/*************************************************
 *                   Helper API                  *
 *************************************************/
static int findCategoryIndex(const char* cat, const char* categories[], int catCount) {
 8004aa2:	b580      	push	{r7, lr}
 8004aa4:	b086      	sub	sp, #24
 8004aa6:	af00      	add	r7, sp, #0
 8004aa8:	60f8      	str	r0, [r7, #12]
 8004aaa:	60b9      	str	r1, [r7, #8]
 8004aac:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < catCount; i++) {
 8004aae:	2300      	movs	r3, #0
 8004ab0:	617b      	str	r3, [r7, #20]
 8004ab2:	e010      	b.n	8004ad6 <findCategoryIndex+0x34>
        if (strcmp(cat, categories[i]) == 0) {
 8004ab4:	697b      	ldr	r3, [r7, #20]
 8004ab6:	009b      	lsls	r3, r3, #2
 8004ab8:	68ba      	ldr	r2, [r7, #8]
 8004aba:	4413      	add	r3, r2
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	4619      	mov	r1, r3
 8004ac0:	68f8      	ldr	r0, [r7, #12]
 8004ac2:	f7fb fc0d 	bl	80002e0 <strcmp>
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d101      	bne.n	8004ad0 <findCategoryIndex+0x2e>
            return i;
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	e008      	b.n	8004ae2 <findCategoryIndex+0x40>
    for (int i = 0; i < catCount; i++) {
 8004ad0:	697b      	ldr	r3, [r7, #20]
 8004ad2:	3301      	adds	r3, #1
 8004ad4:	617b      	str	r3, [r7, #20]
 8004ad6:	697a      	ldr	r2, [r7, #20]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	429a      	cmp	r2, r3
 8004adc:	dbea      	blt.n	8004ab4 <findCategoryIndex+0x12>
        }
    }
    return -1;
 8004ade:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	3718      	adds	r7, #24
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bd80      	pop	{r7, pc}
	...

08004aec <printAlignedColumn>:

static void printAlignedColumn(EmbeddedCli *cli, const char *str, int colWidth) {
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b086      	sub	sp, #24
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	60f8      	str	r0, [r7, #12]
 8004af4:	60b9      	str	r1, [r7, #8]
 8004af6:	607a      	str	r2, [r7, #4]
    int len = strlen(str);
 8004af8:	68b8      	ldr	r0, [r7, #8]
 8004afa:	f7fb fbfb 	bl	80002f4 <strlen>
 8004afe:	4603      	mov	r3, r0
 8004b00:	613b      	str	r3, [r7, #16]
    writeToOutput(cli, str);
 8004b02:	68b9      	ldr	r1, [r7, #8]
 8004b04:	68f8      	ldr	r0, [r7, #12]
 8004b06:	f7ff fdb0 	bl	800466a <writeToOutput>
    for (int i = 0; i < colWidth - len; i++) {
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	617b      	str	r3, [r7, #20]
 8004b0e:	e006      	b.n	8004b1e <printAlignedColumn+0x32>
        writeToOutput(cli, " ");
 8004b10:	4908      	ldr	r1, [pc, #32]	@ (8004b34 <printAlignedColumn+0x48>)
 8004b12:	68f8      	ldr	r0, [r7, #12]
 8004b14:	f7ff fda9 	bl	800466a <writeToOutput>
    for (int i = 0; i < colWidth - len; i++) {
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	3301      	adds	r3, #1
 8004b1c:	617b      	str	r3, [r7, #20]
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	1ad3      	subs	r3, r2, r3
 8004b24:	697a      	ldr	r2, [r7, #20]
 8004b26:	429a      	cmp	r2, r3
 8004b28:	dbf2      	blt.n	8004b10 <printAlignedColumn+0x24>
    }
}
 8004b2a:	bf00      	nop
 8004b2c:	bf00      	nop
 8004b2e:	3718      	adds	r7, #24
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}
 8004b34:	08020204 	.word	0x08020204

08004b38 <CMD_Help>:
void CMD_Help(EmbeddedCli *cli, char *tokens, void *context) {
 8004b38:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004b3c:	b095      	sub	sp, #84	@ 0x54
 8004b3e:	af00      	add	r7, sp, #0
 8004b40:	60f8      	str	r0, [r7, #12]
 8004b42:	60b9      	str	r1, [r7, #8]
 8004b44:	607a      	str	r2, [r7, #4]
    UNUSED(context);
    PREPARE_IMPL(cli);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	68db      	ldr	r3, [r3, #12]
 8004b4a:	637b      	str	r3, [r7, #52]	@ 0x34

    if (impl->bindingsCount == 0) {
 8004b4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b4e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d10a      	bne.n	8004b6a <CMD_Help+0x32>
        writeToOutput(cli, "Help is not available");
 8004b54:	498c      	ldr	r1, [pc, #560]	@ (8004d88 <CMD_Help+0x250>)
 8004b56:	68f8      	ldr	r0, [r7, #12]
 8004b58:	f7ff fd87 	bl	800466a <writeToOutput>
        writeToOutput(cli, lineBreak);
 8004b5c:	4b8b      	ldr	r3, [pc, #556]	@ (8004d8c <CMD_Help+0x254>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4619      	mov	r1, r3
 8004b62:	68f8      	ldr	r0, [r7, #12]
 8004b64:	f7ff fd81 	bl	800466a <writeToOutput>
        return;
 8004b68:	e1ba      	b.n	8004ee0 <CMD_Help+0x3a8>
    }

    uint16_t tokenCount = embeddedCliGetTokenCount(tokens);
 8004b6a:	68b8      	ldr	r0, [r7, #8]
 8004b6c:	f7ff f866 	bl	8003c3c <embeddedCliGetTokenCount>
 8004b70:	4603      	mov	r3, r0
 8004b72:	867b      	strh	r3, [r7, #50]	@ 0x32
    if (tokenCount == 0) {
 8004b74:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	f040 80f6 	bne.w	8004d68 <CMD_Help+0x230>
 8004b7c:	466b      	mov	r3, sp
 8004b7e:	461e      	mov	r6, r3
        const int MAX_CAT = 32;
 8004b80:	2320      	movs	r3, #32
 8004b82:	62bb      	str	r3, [r7, #40]	@ 0x28
        const char* categories[MAX_CAT];
 8004b84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b86:	3b01      	subs	r3, #1
 8004b88:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	4698      	mov	r8, r3
 8004b90:	4691      	mov	r9, r2
 8004b92:	f04f 0200 	mov.w	r2, #0
 8004b96:	f04f 0300 	mov.w	r3, #0
 8004b9a:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8004b9e:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8004ba2:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8004ba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ba8:	2200      	movs	r2, #0
 8004baa:	461c      	mov	r4, r3
 8004bac:	4615      	mov	r5, r2
 8004bae:	f04f 0200 	mov.w	r2, #0
 8004bb2:	f04f 0300 	mov.w	r3, #0
 8004bb6:	016b      	lsls	r3, r5, #5
 8004bb8:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8004bbc:	0162      	lsls	r2, r4, #5
 8004bbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bc0:	009b      	lsls	r3, r3, #2
 8004bc2:	3307      	adds	r3, #7
 8004bc4:	08db      	lsrs	r3, r3, #3
 8004bc6:	00db      	lsls	r3, r3, #3
 8004bc8:	ebad 0d03 	sub.w	sp, sp, r3
 8004bcc:	466b      	mov	r3, sp
 8004bce:	3303      	adds	r3, #3
 8004bd0:	089b      	lsrs	r3, r3, #2
 8004bd2:	009b      	lsls	r3, r3, #2
 8004bd4:	623b      	str	r3, [r7, #32]
        int catCount = 0;
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	64fb      	str	r3, [r7, #76]	@ 0x4c

        for (int i = 0; i < impl->bindingsCount; i++) {
 8004bda:	2300      	movs	r3, #0
 8004bdc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004bde:	e02d      	b.n	8004c3c <CMD_Help+0x104>
            const char* cat = impl->bindings[i].category ? impl->bindings[i].category : "Uncategorized";
 8004be0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004be2:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004be4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004be6:	4613      	mov	r3, r2
 8004be8:	005b      	lsls	r3, r3, #1
 8004bea:	4413      	add	r3, r2
 8004bec:	00db      	lsls	r3, r3, #3
 8004bee:	440b      	add	r3, r1
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d009      	beq.n	8004c0a <CMD_Help+0xd2>
 8004bf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bf8:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004bfa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004bfc:	4613      	mov	r3, r2
 8004bfe:	005b      	lsls	r3, r3, #1
 8004c00:	4413      	add	r3, r2
 8004c02:	00db      	lsls	r3, r3, #3
 8004c04:	440b      	add	r3, r1
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	e000      	b.n	8004c0c <CMD_Help+0xd4>
 8004c0a:	4b61      	ldr	r3, [pc, #388]	@ (8004d90 <CMD_Help+0x258>)
 8004c0c:	61bb      	str	r3, [r7, #24]
            int idx = findCategoryIndex(cat, categories, catCount);
 8004c0e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004c10:	6a39      	ldr	r1, [r7, #32]
 8004c12:	69b8      	ldr	r0, [r7, #24]
 8004c14:	f7ff ff45 	bl	8004aa2 <findCategoryIndex>
 8004c18:	6178      	str	r0, [r7, #20]
            if (idx < 0 && catCount < MAX_CAT) {
 8004c1a:	697b      	ldr	r3, [r7, #20]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	da0a      	bge.n	8004c36 <CMD_Help+0xfe>
 8004c20:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004c22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c24:	429a      	cmp	r2, r3
 8004c26:	da06      	bge.n	8004c36 <CMD_Help+0xfe>
                categories[catCount++] = cat;
 8004c28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c2a:	1c5a      	adds	r2, r3, #1
 8004c2c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004c2e:	6a3a      	ldr	r2, [r7, #32]
 8004c30:	69b9      	ldr	r1, [r7, #24]
 8004c32:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (int i = 0; i < impl->bindingsCount; i++) {
 8004c36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c38:	3301      	adds	r3, #1
 8004c3a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c3e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004c40:	461a      	mov	r2, r3
 8004c42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c44:	4293      	cmp	r3, r2
 8004c46:	dbcb      	blt.n	8004be0 <CMD_Help+0xa8>
            }
        }

        for (int c = 0; c < catCount; c++) {
 8004c48:	2300      	movs	r3, #0
 8004c4a:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c4c:	e085      	b.n	8004d5a <CMD_Help+0x222>
            writeToOutput(cli, "[");
 8004c4e:	4951      	ldr	r1, [pc, #324]	@ (8004d94 <CMD_Help+0x25c>)
 8004c50:	68f8      	ldr	r0, [r7, #12]
 8004c52:	f7ff fd0a 	bl	800466a <writeToOutput>
            writeToOutput(cli, categories[c]);
 8004c56:	6a3b      	ldr	r3, [r7, #32]
 8004c58:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004c5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c5e:	4619      	mov	r1, r3
 8004c60:	68f8      	ldr	r0, [r7, #12]
 8004c62:	f7ff fd02 	bl	800466a <writeToOutput>
            writeToOutput(cli, "]");
 8004c66:	494c      	ldr	r1, [pc, #304]	@ (8004d98 <CMD_Help+0x260>)
 8004c68:	68f8      	ldr	r0, [r7, #12]
 8004c6a:	f7ff fcfe 	bl	800466a <writeToOutput>
            writeToOutput(cli, lineBreak);
 8004c6e:	4b47      	ldr	r3, [pc, #284]	@ (8004d8c <CMD_Help+0x254>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4619      	mov	r1, r3
 8004c74:	68f8      	ldr	r0, [r7, #12]
 8004c76:	f7ff fcf8 	bl	800466a <writeToOutput>

            for (int i = 0; i < impl->bindingsCount; i++) {
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c7e:	e05d      	b.n	8004d3c <CMD_Help+0x204>
                const char* cmdCat = impl->bindings[i].category ? impl->bindings[i].category : "Uncategorized";
 8004c80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c82:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004c84:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004c86:	4613      	mov	r3, r2
 8004c88:	005b      	lsls	r3, r3, #1
 8004c8a:	4413      	add	r3, r2
 8004c8c:	00db      	lsls	r3, r3, #3
 8004c8e:	440b      	add	r3, r1
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d009      	beq.n	8004caa <CMD_Help+0x172>
 8004c96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c98:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004c9a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004c9c:	4613      	mov	r3, r2
 8004c9e:	005b      	lsls	r3, r3, #1
 8004ca0:	4413      	add	r3, r2
 8004ca2:	00db      	lsls	r3, r3, #3
 8004ca4:	440b      	add	r3, r1
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	e000      	b.n	8004cac <CMD_Help+0x174>
 8004caa:	4b39      	ldr	r3, [pc, #228]	@ (8004d90 <CMD_Help+0x258>)
 8004cac:	61fb      	str	r3, [r7, #28]
                if (strcmp(cmdCat, categories[c]) == 0) {
 8004cae:	6a3b      	ldr	r3, [r7, #32]
 8004cb0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004cb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004cb6:	4619      	mov	r1, r3
 8004cb8:	69f8      	ldr	r0, [r7, #28]
 8004cba:	f7fb fb11 	bl	80002e0 <strcmp>
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d138      	bne.n	8004d36 <CMD_Help+0x1fe>
                	writeToOutput(cli, "    ");
 8004cc4:	4935      	ldr	r1, [pc, #212]	@ (8004d9c <CMD_Help+0x264>)
 8004cc6:	68f8      	ldr	r0, [r7, #12]
 8004cc8:	f7ff fccf 	bl	800466a <writeToOutput>
                	printAlignedColumn(cli, impl->bindings[i].name, CMD_NAME_COL_WIDTH);
 8004ccc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cce:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004cd0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004cd2:	4613      	mov	r3, r2
 8004cd4:	005b      	lsls	r3, r3, #1
 8004cd6:	4413      	add	r3, r2
 8004cd8:	00db      	lsls	r3, r3, #3
 8004cda:	440b      	add	r3, r1
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	2210      	movs	r2, #16
 8004ce0:	4619      	mov	r1, r3
 8004ce2:	68f8      	ldr	r0, [r7, #12]
 8004ce4:	f7ff ff02 	bl	8004aec <printAlignedColumn>
                	writeToOutput(cli, "| ");
 8004ce8:	492d      	ldr	r1, [pc, #180]	@ (8004da0 <CMD_Help+0x268>)
 8004cea:	68f8      	ldr	r0, [r7, #12]
 8004cec:	f7ff fcbd 	bl	800466a <writeToOutput>
                	if (impl->bindings[i].help) {
 8004cf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cf2:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004cf4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004cf6:	4613      	mov	r3, r2
 8004cf8:	005b      	lsls	r3, r3, #1
 8004cfa:	4413      	add	r3, r2
 8004cfc:	00db      	lsls	r3, r3, #3
 8004cfe:	440b      	add	r3, r1
 8004d00:	689b      	ldr	r3, [r3, #8]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d00d      	beq.n	8004d22 <CMD_Help+0x1ea>
                	    writeToOutput(cli, impl->bindings[i].help);
 8004d06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d08:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004d0a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004d0c:	4613      	mov	r3, r2
 8004d0e:	005b      	lsls	r3, r3, #1
 8004d10:	4413      	add	r3, r2
 8004d12:	00db      	lsls	r3, r3, #3
 8004d14:	440b      	add	r3, r1
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	4619      	mov	r1, r3
 8004d1a:	68f8      	ldr	r0, [r7, #12]
 8004d1c:	f7ff fca5 	bl	800466a <writeToOutput>
 8004d20:	e003      	b.n	8004d2a <CMD_Help+0x1f2>
                	} else {
                	    writeToOutput(cli, "(no help)");
 8004d22:	4920      	ldr	r1, [pc, #128]	@ (8004da4 <CMD_Help+0x26c>)
 8004d24:	68f8      	ldr	r0, [r7, #12]
 8004d26:	f7ff fca0 	bl	800466a <writeToOutput>
                	}
                	writeToOutput(cli, lineBreak);
 8004d2a:	4b18      	ldr	r3, [pc, #96]	@ (8004d8c <CMD_Help+0x254>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4619      	mov	r1, r3
 8004d30:	68f8      	ldr	r0, [r7, #12]
 8004d32:	f7ff fc9a 	bl	800466a <writeToOutput>
            for (int i = 0; i < impl->bindingsCount; i++) {
 8004d36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d38:	3301      	adds	r3, #1
 8004d3a:	643b      	str	r3, [r7, #64]	@ 0x40
 8004d3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d3e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004d40:	461a      	mov	r2, r3
 8004d42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d44:	4293      	cmp	r3, r2
 8004d46:	db9b      	blt.n	8004c80 <CMD_Help+0x148>
                }
            }
            writeToOutput(cli, lineBreak);
 8004d48:	4b10      	ldr	r3, [pc, #64]	@ (8004d8c <CMD_Help+0x254>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4619      	mov	r1, r3
 8004d4e:	68f8      	ldr	r0, [r7, #12]
 8004d50:	f7ff fc8b 	bl	800466a <writeToOutput>
        for (int c = 0; c < catCount; c++) {
 8004d54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d56:	3301      	adds	r3, #1
 8004d58:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d5a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d5e:	429a      	cmp	r2, r3
 8004d60:	f6ff af75 	blt.w	8004c4e <CMD_Help+0x116>
 8004d64:	46b5      	mov	sp, r6
 8004d66:	e0bb      	b.n	8004ee0 <CMD_Help+0x3a8>
        }
    } else if (tokenCount == 1) {
 8004d68:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8004d6a:	2b01      	cmp	r3, #1
 8004d6c:	f040 80ae 	bne.w	8004ecc <CMD_Help+0x394>
        const char *cmdName = embeddedCliGetToken(tokens, 1);
 8004d70:	2101      	movs	r1, #1
 8004d72:	68b8      	ldr	r0, [r7, #8]
 8004d74:	f7fe ff2c 	bl	8003bd0 <embeddedCliGetToken>
 8004d78:	62f8      	str	r0, [r7, #44]	@ 0x2c
        bool found = false;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        for (int i = 0; i < impl->bindingsCount; ++i) {
 8004d80:	2300      	movs	r3, #0
 8004d82:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004d84:	e08f      	b.n	8004ea6 <CMD_Help+0x36e>
 8004d86:	bf00      	nop
 8004d88:	08020220 	.word	0x08020220
 8004d8c:	2400006c 	.word	0x2400006c
 8004d90:	08020238 	.word	0x08020238
 8004d94:	08020248 	.word	0x08020248
 8004d98:	0802024c 	.word	0x0802024c
 8004d9c:	08020250 	.word	0x08020250
 8004da0:	08020258 	.word	0x08020258
 8004da4:	0802025c 	.word	0x0802025c
            if (strcmp(impl->bindings[i].name, cmdName) == 0) {
 8004da8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004daa:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004dac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004dae:	4613      	mov	r3, r2
 8004db0:	005b      	lsls	r3, r3, #1
 8004db2:	4413      	add	r3, r2
 8004db4:	00db      	lsls	r3, r3, #3
 8004db6:	440b      	add	r3, r1
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	f7fb fa8f 	bl	80002e0 <strcmp>
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d16b      	bne.n	8004ea0 <CMD_Help+0x368>
                found = true;
 8004dc8:	2301      	movs	r3, #1
 8004dca:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                writeToOutput(cli, "Command: ");
 8004dce:	4946      	ldr	r1, [pc, #280]	@ (8004ee8 <CMD_Help+0x3b0>)
 8004dd0:	68f8      	ldr	r0, [r7, #12]
 8004dd2:	f7ff fc4a 	bl	800466a <writeToOutput>
                writeToOutput(cli, impl->bindings[i].name);
 8004dd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004dd8:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004dda:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004ddc:	4613      	mov	r3, r2
 8004dde:	005b      	lsls	r3, r3, #1
 8004de0:	4413      	add	r3, r2
 8004de2:	00db      	lsls	r3, r3, #3
 8004de4:	440b      	add	r3, r1
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	4619      	mov	r1, r3
 8004dea:	68f8      	ldr	r0, [r7, #12]
 8004dec:	f7ff fc3d 	bl	800466a <writeToOutput>
                writeToOutput(cli, lineBreak);
 8004df0:	4b3e      	ldr	r3, [pc, #248]	@ (8004eec <CMD_Help+0x3b4>)
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4619      	mov	r1, r3
 8004df6:	68f8      	ldr	r0, [r7, #12]
 8004df8:	f7ff fc37 	bl	800466a <writeToOutput>

                writeToOutput(cli, "Category: ");
 8004dfc:	493c      	ldr	r1, [pc, #240]	@ (8004ef0 <CMD_Help+0x3b8>)
 8004dfe:	68f8      	ldr	r0, [r7, #12]
 8004e00:	f7ff fc33 	bl	800466a <writeToOutput>
                writeToOutput(cli, impl->bindings[i].category ? impl->bindings[i].category : "Uncategorized");
 8004e04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e06:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004e08:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004e0a:	4613      	mov	r3, r2
 8004e0c:	005b      	lsls	r3, r3, #1
 8004e0e:	4413      	add	r3, r2
 8004e10:	00db      	lsls	r3, r3, #3
 8004e12:	440b      	add	r3, r1
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d009      	beq.n	8004e2e <CMD_Help+0x2f6>
 8004e1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e1c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004e1e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004e20:	4613      	mov	r3, r2
 8004e22:	005b      	lsls	r3, r3, #1
 8004e24:	4413      	add	r3, r2
 8004e26:	00db      	lsls	r3, r3, #3
 8004e28:	440b      	add	r3, r1
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	e000      	b.n	8004e30 <CMD_Help+0x2f8>
 8004e2e:	4b31      	ldr	r3, [pc, #196]	@ (8004ef4 <CMD_Help+0x3bc>)
 8004e30:	4619      	mov	r1, r3
 8004e32:	68f8      	ldr	r0, [r7, #12]
 8004e34:	f7ff fc19 	bl	800466a <writeToOutput>
                writeToOutput(cli, lineBreak);
 8004e38:	4b2c      	ldr	r3, [pc, #176]	@ (8004eec <CMD_Help+0x3b4>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4619      	mov	r1, r3
 8004e3e:	68f8      	ldr	r0, [r7, #12]
 8004e40:	f7ff fc13 	bl	800466a <writeToOutput>

                if (impl->bindings[i].help) {
 8004e44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e46:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004e48:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004e4a:	4613      	mov	r3, r2
 8004e4c:	005b      	lsls	r3, r3, #1
 8004e4e:	4413      	add	r3, r2
 8004e50:	00db      	lsls	r3, r3, #3
 8004e52:	440b      	add	r3, r1
 8004e54:	689b      	ldr	r3, [r3, #8]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d017      	beq.n	8004e8a <CMD_Help+0x352>
                    writeToOutput(cli, "Help: ");
 8004e5a:	4927      	ldr	r1, [pc, #156]	@ (8004ef8 <CMD_Help+0x3c0>)
 8004e5c:	68f8      	ldr	r0, [r7, #12]
 8004e5e:	f7ff fc04 	bl	800466a <writeToOutput>
                    writeToOutput(cli, impl->bindings[i].help);
 8004e62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e64:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004e66:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004e68:	4613      	mov	r3, r2
 8004e6a:	005b      	lsls	r3, r3, #1
 8004e6c:	4413      	add	r3, r2
 8004e6e:	00db      	lsls	r3, r3, #3
 8004e70:	440b      	add	r3, r1
 8004e72:	689b      	ldr	r3, [r3, #8]
 8004e74:	4619      	mov	r1, r3
 8004e76:	68f8      	ldr	r0, [r7, #12]
 8004e78:	f7ff fbf7 	bl	800466a <writeToOutput>
                    writeToOutput(cli, lineBreak);
 8004e7c:	4b1b      	ldr	r3, [pc, #108]	@ (8004eec <CMD_Help+0x3b4>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4619      	mov	r1, r3
 8004e82:	68f8      	ldr	r0, [r7, #12]
 8004e84:	f7ff fbf1 	bl	800466a <writeToOutput>
                } else {
                    writeToOutput(cli, "(no help)");
                    writeToOutput(cli, lineBreak);
                }
                break;
 8004e88:	e014      	b.n	8004eb4 <CMD_Help+0x37c>
                    writeToOutput(cli, "(no help)");
 8004e8a:	491c      	ldr	r1, [pc, #112]	@ (8004efc <CMD_Help+0x3c4>)
 8004e8c:	68f8      	ldr	r0, [r7, #12]
 8004e8e:	f7ff fbec 	bl	800466a <writeToOutput>
                    writeToOutput(cli, lineBreak);
 8004e92:	4b16      	ldr	r3, [pc, #88]	@ (8004eec <CMD_Help+0x3b4>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4619      	mov	r1, r3
 8004e98:	68f8      	ldr	r0, [r7, #12]
 8004e9a:	f7ff fbe6 	bl	800466a <writeToOutput>
                break;
 8004e9e:	e009      	b.n	8004eb4 <CMD_Help+0x37c>
        for (int i = 0; i < impl->bindingsCount; ++i) {
 8004ea0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ea2:	3301      	adds	r3, #1
 8004ea4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004ea6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ea8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004eaa:	461a      	mov	r2, r3
 8004eac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	f6ff af7a 	blt.w	8004da8 <CMD_Help+0x270>
            }
        }
        if (!found) {
 8004eb4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004eb8:	f083 0301 	eor.w	r3, r3, #1
 8004ebc:	b2db      	uxtb	r3, r3
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d00e      	beq.n	8004ee0 <CMD_Help+0x3a8>
            onUnknownCommand(cli, cmdName);
 8004ec2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ec4:	68f8      	ldr	r0, [r7, #12]
 8004ec6:	f000 f81d 	bl	8004f04 <onUnknownCommand>
 8004eca:	e009      	b.n	8004ee0 <CMD_Help+0x3a8>
        }
    } else {
        writeToOutput(cli, "Command \"help\" receives one or zero arguments");
 8004ecc:	490c      	ldr	r1, [pc, #48]	@ (8004f00 <CMD_Help+0x3c8>)
 8004ece:	68f8      	ldr	r0, [r7, #12]
 8004ed0:	f7ff fbcb 	bl	800466a <writeToOutput>
        writeToOutput(cli, lineBreak);
 8004ed4:	4b05      	ldr	r3, [pc, #20]	@ (8004eec <CMD_Help+0x3b4>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4619      	mov	r1, r3
 8004eda:	68f8      	ldr	r0, [r7, #12]
 8004edc:	f7ff fbc5 	bl	800466a <writeToOutput>
    }
}
 8004ee0:	3754      	adds	r7, #84	@ 0x54
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004ee8:	08020268 	.word	0x08020268
 8004eec:	2400006c 	.word	0x2400006c
 8004ef0:	08020274 	.word	0x08020274
 8004ef4:	08020238 	.word	0x08020238
 8004ef8:	08020280 	.word	0x08020280
 8004efc:	0802025c 	.word	0x0802025c
 8004f00:	08020288 	.word	0x08020288

08004f04 <onUnknownCommand>:

static void onUnknownCommand(EmbeddedCli *cli, const char *name) {
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b082      	sub	sp, #8
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
 8004f0c:	6039      	str	r1, [r7, #0]
    writeToOutput(cli, "Unknown command: \"");
 8004f0e:	490b      	ldr	r1, [pc, #44]	@ (8004f3c <onUnknownCommand+0x38>)
 8004f10:	6878      	ldr	r0, [r7, #4]
 8004f12:	f7ff fbaa 	bl	800466a <writeToOutput>
    writeToOutput(cli, name);
 8004f16:	6839      	ldr	r1, [r7, #0]
 8004f18:	6878      	ldr	r0, [r7, #4]
 8004f1a:	f7ff fba6 	bl	800466a <writeToOutput>
    writeToOutput(cli, "\". Write \"help\" for a list of available commands");
 8004f1e:	4908      	ldr	r1, [pc, #32]	@ (8004f40 <onUnknownCommand+0x3c>)
 8004f20:	6878      	ldr	r0, [r7, #4]
 8004f22:	f7ff fba2 	bl	800466a <writeToOutput>
    writeToOutput(cli, lineBreak);
 8004f26:	4b07      	ldr	r3, [pc, #28]	@ (8004f44 <onUnknownCommand+0x40>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4619      	mov	r1, r3
 8004f2c:	6878      	ldr	r0, [r7, #4]
 8004f2e:	f7ff fb9c 	bl	800466a <writeToOutput>
}
 8004f32:	bf00      	nop
 8004f34:	3708      	adds	r7, #8
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}
 8004f3a:	bf00      	nop
 8004f3c:	080202b8 	.word	0x080202b8
 8004f40:	080202cc 	.word	0x080202cc
 8004f44:	2400006c 	.word	0x2400006c

08004f48 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b083      	sub	sp, #12
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	f103 0208 	add.w	r2, r3, #8
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	f04f 32ff 	mov.w	r2, #4294967295
 8004f60:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	f103 0208 	add.w	r2, r3, #8
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	f103 0208 	add.w	r2, r3, #8
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	601a      	str	r2, [r3, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 8004f7c:	bf00      	nop
 8004f7e:	370c      	adds	r7, #12
 8004f80:	46bd      	mov	sp, r7
 8004f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f86:	4770      	bx	lr

08004f88 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004f88:	b480      	push	{r7}
 8004f8a:	b083      	sub	sp, #12
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2200      	movs	r2, #0
 8004f94:	611a      	str	r2, [r3, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 8004f96:	bf00      	nop
 8004f98:	370c      	adds	r7, #12
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa0:	4770      	bx	lr

08004fa2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8004fa2:	b480      	push	{r7}
 8004fa4:	b085      	sub	sp, #20
 8004fa6:	af00      	add	r7, sp, #0
 8004fa8:	6078      	str	r0, [r7, #4]
 8004faa:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	68fa      	ldr	r2, [r7, #12]
 8004fb6:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	689a      	ldr	r2, [r3, #8]
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	683a      	ldr	r2, [r7, #0]
 8004fc6:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	683a      	ldr	r2, [r7, #0]
 8004fcc:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	687a      	ldr	r2, [r7, #4]
 8004fd2:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	1c5a      	adds	r2, r3, #1
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsertEnd();
}
 8004fde:	bf00      	nop
 8004fe0:	3714      	adds	r7, #20
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe8:	4770      	bx	lr

08004fea <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8004fea:	b480      	push	{r7}
 8004fec:	b085      	sub	sp, #20
 8004fee:	af00      	add	r7, sp, #0
 8004ff0:	6078      	str	r0, [r7, #4]
 8004ff2:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8004ffa:	68bb      	ldr	r3, [r7, #8]
 8004ffc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005000:	d103      	bne.n	800500a <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	691b      	ldr	r3, [r3, #16]
 8005006:	60fb      	str	r3, [r7, #12]
 8005008:	e00c      	b.n	8005024 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	3308      	adds	r3, #8
 800500e:	60fb      	str	r3, [r7, #12]
 8005010:	e002      	b.n	8005018 <vListInsert+0x2e>
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	685b      	ldr	r3, [r3, #4]
 8005016:	60fb      	str	r3, [r7, #12]
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	685b      	ldr	r3, [r3, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	68ba      	ldr	r2, [r7, #8]
 8005020:	429a      	cmp	r2, r3
 8005022:	d2f6      	bcs.n	8005012 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	685a      	ldr	r2, [r3, #4]
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	683a      	ldr	r2, [r7, #0]
 8005032:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	68fa      	ldr	r2, [r7, #12]
 8005038:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	683a      	ldr	r2, [r7, #0]
 800503e:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	687a      	ldr	r2, [r7, #4]
 8005044:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	1c5a      	adds	r2, r3, #1
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
}
 8005050:	bf00      	nop
 8005052:	3714      	adds	r7, #20
 8005054:	46bd      	mov	sp, r7
 8005056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505a:	4770      	bx	lr

0800505c <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800505c:	b480      	push	{r7}
 800505e:	b085      	sub	sp, #20
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	691b      	ldr	r3, [r3, #16]
 8005068:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	687a      	ldr	r2, [r7, #4]
 8005070:	6892      	ldr	r2, [r2, #8]
 8005072:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	689b      	ldr	r3, [r3, #8]
 8005078:	687a      	ldr	r2, [r7, #4]
 800507a:	6852      	ldr	r2, [r2, #4]
 800507c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	687a      	ldr	r2, [r7, #4]
 8005084:	429a      	cmp	r2, r3
 8005086:	d103      	bne.n	8005090 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	689a      	ldr	r2, [r3, #8]
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2200      	movs	r2, #0
 8005094:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	1e5a      	subs	r2, r3, #1
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
}
 80050a4:	4618      	mov	r0, r3
 80050a6:	3714      	adds	r7, #20
 80050a8:	46bd      	mov	sp, r7
 80050aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ae:	4770      	bx	lr

080050b0 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b086      	sub	sp, #24
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
 80050b8:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 80050ba:	2301      	movs	r3, #1
 80050bc:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d10d      	bne.n	80050e4 <xQueueGenericReset+0x34>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 80050c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050cc:	b672      	cpsid	i
 80050ce:	f383 8811 	msr	BASEPRI, r3
 80050d2:	f3bf 8f6f 	isb	sy
 80050d6:	f3bf 8f4f 	dsb	sy
 80050da:	b662      	cpsie	i
 80050dc:	60fb      	str	r3, [r7, #12]
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        "   cpsie i                                                 \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 80050de:	bf00      	nop
 80050e0:	bf00      	nop
 80050e2:	e7fd      	b.n	80050e0 <xQueueGenericReset+0x30>

    if( ( pxQueue != NULL ) &&
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d05d      	beq.n	80051a6 <xQueueGenericReset+0xf6>
        ( pxQueue->uxLength >= 1U ) &&
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d059      	beq.n	80051a6 <xQueueGenericReset+0xf6>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 80050f2:	693b      	ldr	r3, [r7, #16]
 80050f4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80050f6:	693b      	ldr	r3, [r7, #16]
 80050f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050fa:	2100      	movs	r1, #0
 80050fc:	fba3 2302 	umull	r2, r3, r3, r2
 8005100:	2b00      	cmp	r3, #0
 8005102:	d000      	beq.n	8005106 <xQueueGenericReset+0x56>
 8005104:	2101      	movs	r1, #1
 8005106:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8005108:	2b00      	cmp	r3, #0
 800510a:	d14c      	bne.n	80051a6 <xQueueGenericReset+0xf6>
    {
        taskENTER_CRITICAL();
 800510c:	f002 ffc2 	bl	8008094 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	681a      	ldr	r2, [r3, #0]
 8005114:	693b      	ldr	r3, [r7, #16]
 8005116:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005118:	6939      	ldr	r1, [r7, #16]
 800511a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800511c:	fb01 f303 	mul.w	r3, r1, r3
 8005120:	441a      	add	r2, r3
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005126:	693b      	ldr	r3, [r7, #16]
 8005128:	2200      	movs	r2, #0
 800512a:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 800512c:	693b      	ldr	r3, [r7, #16]
 800512e:	681a      	ldr	r2, [r3, #0]
 8005130:	693b      	ldr	r3, [r7, #16]
 8005132:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8005134:	693b      	ldr	r3, [r7, #16]
 8005136:	681a      	ldr	r2, [r3, #0]
 8005138:	693b      	ldr	r3, [r7, #16]
 800513a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800513c:	3b01      	subs	r3, #1
 800513e:	6939      	ldr	r1, [r7, #16]
 8005140:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005142:	fb01 f303 	mul.w	r3, r1, r3
 8005146:	441a      	add	r2, r3
 8005148:	693b      	ldr	r3, [r7, #16]
 800514a:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 800514c:	693b      	ldr	r3, [r7, #16]
 800514e:	22ff      	movs	r2, #255	@ 0xff
 8005150:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8005154:	693b      	ldr	r3, [r7, #16]
 8005156:	22ff      	movs	r2, #255	@ 0xff
 8005158:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d114      	bne.n	800518c <xQueueGenericReset+0xdc>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005162:	693b      	ldr	r3, [r7, #16]
 8005164:	691b      	ldr	r3, [r3, #16]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d01a      	beq.n	80051a0 <xQueueGenericReset+0xf0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800516a:	693b      	ldr	r3, [r7, #16]
 800516c:	3310      	adds	r3, #16
 800516e:	4618      	mov	r0, r3
 8005170:	f001 fe78 	bl	8006e64 <xTaskRemoveFromEventList>
 8005174:	4603      	mov	r3, r0
 8005176:	2b00      	cmp	r3, #0
 8005178:	d012      	beq.n	80051a0 <xQueueGenericReset+0xf0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800517a:	4b17      	ldr	r3, [pc, #92]	@ (80051d8 <xQueueGenericReset+0x128>)
 800517c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005180:	601a      	str	r2, [r3, #0]
 8005182:	f3bf 8f4f 	dsb	sy
 8005186:	f3bf 8f6f 	isb	sy
 800518a:	e009      	b.n	80051a0 <xQueueGenericReset+0xf0>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800518c:	693b      	ldr	r3, [r7, #16]
 800518e:	3310      	adds	r3, #16
 8005190:	4618      	mov	r0, r3
 8005192:	f7ff fed9 	bl	8004f48 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005196:	693b      	ldr	r3, [r7, #16]
 8005198:	3324      	adds	r3, #36	@ 0x24
 800519a:	4618      	mov	r0, r3
 800519c:	f7ff fed4 	bl	8004f48 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 80051a0:	f002 ffae 	bl	8008100 <vPortExitCritical>
 80051a4:	e001      	b.n	80051aa <xQueueGenericReset+0xfa>
    }
    else
    {
        xReturn = pdFAIL;
 80051a6:	2300      	movs	r3, #0
 80051a8:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d10d      	bne.n	80051cc <xQueueGenericReset+0x11c>
    __asm volatile
 80051b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051b4:	b672      	cpsid	i
 80051b6:	f383 8811 	msr	BASEPRI, r3
 80051ba:	f3bf 8f6f 	isb	sy
 80051be:	f3bf 8f4f 	dsb	sy
 80051c2:	b662      	cpsie	i
 80051c4:	60bb      	str	r3, [r7, #8]
}
 80051c6:	bf00      	nop
 80051c8:	bf00      	nop
 80051ca:	e7fd      	b.n	80051c8 <xQueueGenericReset+0x118>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );

    return xReturn;
 80051cc:	697b      	ldr	r3, [r7, #20]
}
 80051ce:	4618      	mov	r0, r3
 80051d0:	3718      	adds	r7, #24
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bd80      	pop	{r7, pc}
 80051d6:	bf00      	nop
 80051d8:	e000ed04 	.word	0xe000ed04

080051dc <xQueueGenericCreateStatic>:
    QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength,
                                             const UBaseType_t uxItemSize,
                                             uint8_t * pucQueueStorage,
                                             StaticQueue_t * pxStaticQueue,
                                             const uint8_t ucQueueType )
    {
 80051dc:	b580      	push	{r7, lr}
 80051de:	b08c      	sub	sp, #48	@ 0x30
 80051e0:	af02      	add	r7, sp, #8
 80051e2:	60f8      	str	r0, [r7, #12]
 80051e4:	60b9      	str	r1, [r7, #8]
 80051e6:	607a      	str	r2, [r7, #4]
 80051e8:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 80051ea:	2300      	movs	r3, #0
 80051ec:	627b      	str	r3, [r7, #36]	@ 0x24

        traceENTER_xQueueGenericCreateStatic( uxQueueLength, uxItemSize, pucQueueStorage, pxStaticQueue, ucQueueType );

        /* The StaticQueue_t structure and the queue storage area must be
         * supplied. */
        configASSERT( pxStaticQueue );
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d10d      	bne.n	8005210 <xQueueGenericCreateStatic+0x34>
    __asm volatile
 80051f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051f8:	b672      	cpsid	i
 80051fa:	f383 8811 	msr	BASEPRI, r3
 80051fe:	f3bf 8f6f 	isb	sy
 8005202:	f3bf 8f4f 	dsb	sy
 8005206:	b662      	cpsie	i
 8005208:	623b      	str	r3, [r7, #32]
}
 800520a:	bf00      	nop
 800520c:	bf00      	nop
 800520e:	e7fd      	b.n	800520c <xQueueGenericCreateStatic+0x30>

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d033      	beq.n	800527e <xQueueGenericCreateStatic+0xa2>
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d030      	beq.n	800527e <xQueueGenericCreateStatic+0xa2>
            ( pxStaticQueue != NULL ) &&
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d002      	beq.n	8005228 <xQueueGenericCreateStatic+0x4c>

            /* A queue storage area should be provided if the item size is not 0, and
             * should not be provided if the item size is 0. */
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0U ) ) ) &&
 8005222:	68bb      	ldr	r3, [r7, #8]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d02a      	beq.n	800527e <xQueueGenericCreateStatic+0xa2>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d102      	bne.n	8005234 <xQueueGenericCreateStatic+0x58>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0U ) ) ) )
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d124      	bne.n	800527e <xQueueGenericCreateStatic+0xa2>
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                 * the real queue and semaphore structures. */
                volatile size_t xSize = sizeof( StaticQueue_t );
 8005234:	2350      	movs	r3, #80	@ 0x50
 8005236:	617b      	str	r3, [r7, #20]

                /* This assertion cannot be branch covered in unit tests */
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	2b50      	cmp	r3, #80	@ 0x50
 800523c:	d00d      	beq.n	800525a <xQueueGenericCreateStatic+0x7e>
    __asm volatile
 800523e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005242:	b672      	cpsid	i
 8005244:	f383 8811 	msr	BASEPRI, r3
 8005248:	f3bf 8f6f 	isb	sy
 800524c:	f3bf 8f4f 	dsb	sy
 8005250:	b662      	cpsie	i
 8005252:	61fb      	str	r3, [r7, #28]
}
 8005254:	bf00      	nop
 8005256:	bf00      	nop
 8005258:	e7fd      	b.n	8005256 <xQueueGenericCreateStatic+0x7a>
                ( void ) xSize;                             /* Prevent unused variable warning when configASSERT() is not defined. */
 800525a:	697b      	ldr	r3, [r7, #20]
             * The address of a statically allocated storage area was also passed in
             * but is already set. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewQueue = ( Queue_t * ) pxStaticQueue;
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	627b      	str	r3, [r7, #36]	@ 0x24
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Queues can be allocated wither statically or dynamically, so
                 * note this queue was allocated statically in case the queue is
                 * later deleted. */
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005262:	2201      	movs	r2, #1
 8005264:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
            }
            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005268:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800526c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800526e:	9300      	str	r3, [sp, #0]
 8005270:	4613      	mov	r3, r2
 8005272:	687a      	ldr	r2, [r7, #4]
 8005274:	68b9      	ldr	r1, [r7, #8]
 8005276:	68f8      	ldr	r0, [r7, #12]
 8005278:	f000 f86c 	bl	8005354 <prvInitialiseNewQueue>
 800527c:	e010      	b.n	80052a0 <xQueueGenericCreateStatic+0xc4>
        }
        else
        {
            configASSERT( pxNewQueue );
 800527e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005280:	2b00      	cmp	r3, #0
 8005282:	d10d      	bne.n	80052a0 <xQueueGenericCreateStatic+0xc4>
    __asm volatile
 8005284:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005288:	b672      	cpsid	i
 800528a:	f383 8811 	msr	BASEPRI, r3
 800528e:	f3bf 8f6f 	isb	sy
 8005292:	f3bf 8f4f 	dsb	sy
 8005296:	b662      	cpsie	i
 8005298:	61bb      	str	r3, [r7, #24]
}
 800529a:	bf00      	nop
 800529c:	bf00      	nop
 800529e:	e7fd      	b.n	800529c <xQueueGenericCreateStatic+0xc0>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreateStatic( pxNewQueue );

        return pxNewQueue;
 80052a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 80052a2:	4618      	mov	r0, r3
 80052a4:	3728      	adds	r7, #40	@ 0x28
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}

080052aa <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80052aa:	b580      	push	{r7, lr}
 80052ac:	b08a      	sub	sp, #40	@ 0x28
 80052ae:	af02      	add	r7, sp, #8
 80052b0:	60f8      	str	r0, [r7, #12]
 80052b2:	60b9      	str	r1, [r7, #8]
 80052b4:	4613      	mov	r3, r2
 80052b6:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 80052b8:	2300      	movs	r3, #0
 80052ba:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d032      	beq.n	8005328 <xQueueGenericCreate+0x7e>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80052c2:	2100      	movs	r1, #0
 80052c4:	68ba      	ldr	r2, [r7, #8]
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	fba3 2302 	umull	r2, r3, r3, r2
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d000      	beq.n	80052d2 <xQueueGenericCreate+0x28>
 80052d0:	2101      	movs	r1, #1
 80052d2:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d127      	bne.n	8005328 <xQueueGenericCreate+0x7e>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	68ba      	ldr	r2, [r7, #8]
 80052dc:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80052e0:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 80052e4:	d820      	bhi.n	8005328 <xQueueGenericCreate+0x7e>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	68ba      	ldr	r2, [r7, #8]
 80052ea:	fb02 f303 	mul.w	r3, r2, r3
 80052ee:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80052f0:	69bb      	ldr	r3, [r7, #24]
 80052f2:	3350      	adds	r3, #80	@ 0x50
 80052f4:	4618      	mov	r0, r3
 80052f6:	f003 f801 	bl	80082fc <pvPortMalloc>
 80052fa:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 80052fc:	69fb      	ldr	r3, [r7, #28]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d023      	beq.n	800534a <xQueueGenericCreate+0xa0>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005302:	69fb      	ldr	r3, [r7, #28]
 8005304:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 8005306:	697b      	ldr	r3, [r7, #20]
 8005308:	3350      	adds	r3, #80	@ 0x50
 800530a:	617b      	str	r3, [r7, #20]
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    /* Queues can be created either statically or dynamically, so
                     * note this task was created dynamically in case it is later
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800530c:	69fb      	ldr	r3, [r7, #28]
 800530e:	2200      	movs	r2, #0
 8005310:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005314:	79fa      	ldrb	r2, [r7, #7]
 8005316:	69fb      	ldr	r3, [r7, #28]
 8005318:	9300      	str	r3, [sp, #0]
 800531a:	4613      	mov	r3, r2
 800531c:	697a      	ldr	r2, [r7, #20]
 800531e:	68b9      	ldr	r1, [r7, #8]
 8005320:	68f8      	ldr	r0, [r7, #12]
 8005322:	f000 f817 	bl	8005354 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8005326:	e010      	b.n	800534a <xQueueGenericCreate+0xa0>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8005328:	69fb      	ldr	r3, [r7, #28]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d10d      	bne.n	800534a <xQueueGenericCreate+0xa0>
    __asm volatile
 800532e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005332:	b672      	cpsid	i
 8005334:	f383 8811 	msr	BASEPRI, r3
 8005338:	f3bf 8f6f 	isb	sy
 800533c:	f3bf 8f4f 	dsb	sy
 8005340:	b662      	cpsie	i
 8005342:	613b      	str	r3, [r7, #16]
}
 8005344:	bf00      	nop
 8005346:	bf00      	nop
 8005348:	e7fd      	b.n	8005346 <xQueueGenericCreate+0x9c>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );

        return pxNewQueue;
 800534a:	69fb      	ldr	r3, [r7, #28]
    }
 800534c:	4618      	mov	r0, r3
 800534e:	3720      	adds	r7, #32
 8005350:	46bd      	mov	sp, r7
 8005352:	bd80      	pop	{r7, pc}

08005354 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b084      	sub	sp, #16
 8005358:	af00      	add	r7, sp, #0
 800535a:	60f8      	str	r0, [r7, #12]
 800535c:	60b9      	str	r1, [r7, #8]
 800535e:	607a      	str	r2, [r7, #4]
 8005360:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8005362:	68bb      	ldr	r3, [r7, #8]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d103      	bne.n	8005370 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005368:	69bb      	ldr	r3, [r7, #24]
 800536a:	69ba      	ldr	r2, [r7, #24]
 800536c:	601a      	str	r2, [r3, #0]
 800536e:	e002      	b.n	8005376 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005370:	69bb      	ldr	r3, [r7, #24]
 8005372:	687a      	ldr	r2, [r7, #4]
 8005374:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8005376:	69bb      	ldr	r3, [r7, #24]
 8005378:	68fa      	ldr	r2, [r7, #12]
 800537a:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 800537c:	69bb      	ldr	r3, [r7, #24]
 800537e:	68ba      	ldr	r2, [r7, #8]
 8005380:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005382:	2101      	movs	r1, #1
 8005384:	69b8      	ldr	r0, [r7, #24]
 8005386:	f7ff fe93 	bl	80050b0 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 800538a:	69bb      	ldr	r3, [r7, #24]
 800538c:	78fa      	ldrb	r2, [r7, #3]
 800538e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8005392:	bf00      	nop
 8005394:	3710      	adds	r7, #16
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}
	...

0800539c <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b08e      	sub	sp, #56	@ 0x38
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	60f8      	str	r0, [r7, #12]
 80053a4:	60b9      	str	r1, [r7, #8]
 80053a6:	607a      	str	r2, [r7, #4]
 80053a8:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80053aa:	2300      	movs	r3, #0
 80053ac:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	633b      	str	r3, [r7, #48]	@ 0x30

    traceENTER_xQueueGenericSend( xQueue, pvItemToQueue, xTicksToWait, xCopyPosition );

    configASSERT( pxQueue );
 80053b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d10d      	bne.n	80053d4 <xQueueGenericSend+0x38>
    __asm volatile
 80053b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053bc:	b672      	cpsid	i
 80053be:	f383 8811 	msr	BASEPRI, r3
 80053c2:	f3bf 8f6f 	isb	sy
 80053c6:	f3bf 8f4f 	dsb	sy
 80053ca:	b662      	cpsie	i
 80053cc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80053ce:	bf00      	nop
 80053d0:	bf00      	nop
 80053d2:	e7fd      	b.n	80053d0 <xQueueGenericSend+0x34>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80053d4:	68bb      	ldr	r3, [r7, #8]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d103      	bne.n	80053e2 <xQueueGenericSend+0x46>
 80053da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d101      	bne.n	80053e6 <xQueueGenericSend+0x4a>
 80053e2:	2301      	movs	r3, #1
 80053e4:	e000      	b.n	80053e8 <xQueueGenericSend+0x4c>
 80053e6:	2300      	movs	r3, #0
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d10d      	bne.n	8005408 <xQueueGenericSend+0x6c>
    __asm volatile
 80053ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053f0:	b672      	cpsid	i
 80053f2:	f383 8811 	msr	BASEPRI, r3
 80053f6:	f3bf 8f6f 	isb	sy
 80053fa:	f3bf 8f4f 	dsb	sy
 80053fe:	b662      	cpsie	i
 8005400:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005402:	bf00      	nop
 8005404:	bf00      	nop
 8005406:	e7fd      	b.n	8005404 <xQueueGenericSend+0x68>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	2b02      	cmp	r3, #2
 800540c:	d103      	bne.n	8005416 <xQueueGenericSend+0x7a>
 800540e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005410:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005412:	2b01      	cmp	r3, #1
 8005414:	d101      	bne.n	800541a <xQueueGenericSend+0x7e>
 8005416:	2301      	movs	r3, #1
 8005418:	e000      	b.n	800541c <xQueueGenericSend+0x80>
 800541a:	2300      	movs	r3, #0
 800541c:	2b00      	cmp	r3, #0
 800541e:	d10d      	bne.n	800543c <xQueueGenericSend+0xa0>
    __asm volatile
 8005420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005424:	b672      	cpsid	i
 8005426:	f383 8811 	msr	BASEPRI, r3
 800542a:	f3bf 8f6f 	isb	sy
 800542e:	f3bf 8f4f 	dsb	sy
 8005432:	b662      	cpsie	i
 8005434:	623b      	str	r3, [r7, #32]
}
 8005436:	bf00      	nop
 8005438:	bf00      	nop
 800543a:	e7fd      	b.n	8005438 <xQueueGenericSend+0x9c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800543c:	f001 ff42 	bl	80072c4 <xTaskGetSchedulerState>
 8005440:	4603      	mov	r3, r0
 8005442:	2b00      	cmp	r3, #0
 8005444:	d102      	bne.n	800544c <xQueueGenericSend+0xb0>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d101      	bne.n	8005450 <xQueueGenericSend+0xb4>
 800544c:	2301      	movs	r3, #1
 800544e:	e000      	b.n	8005452 <xQueueGenericSend+0xb6>
 8005450:	2300      	movs	r3, #0
 8005452:	2b00      	cmp	r3, #0
 8005454:	d10d      	bne.n	8005472 <xQueueGenericSend+0xd6>
    __asm volatile
 8005456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800545a:	b672      	cpsid	i
 800545c:	f383 8811 	msr	BASEPRI, r3
 8005460:	f3bf 8f6f 	isb	sy
 8005464:	f3bf 8f4f 	dsb	sy
 8005468:	b662      	cpsie	i
 800546a:	61fb      	str	r3, [r7, #28]
}
 800546c:	bf00      	nop
 800546e:	bf00      	nop
 8005470:	e7fd      	b.n	800546e <xQueueGenericSend+0xd2>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8005472:	f002 fe0f 	bl	8008094 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005478:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800547a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800547c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800547e:	429a      	cmp	r2, r3
 8005480:	d302      	bcc.n	8005488 <xQueueGenericSend+0xec>
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	2b02      	cmp	r3, #2
 8005486:	d129      	bne.n	80054dc <xQueueGenericSend+0x140>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005488:	683a      	ldr	r2, [r7, #0]
 800548a:	68b9      	ldr	r1, [r7, #8]
 800548c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800548e:	f000 fc3e 	bl	8005d0e <prvCopyDataToQueue>
 8005492:	62f8      	str	r0, [r7, #44]	@ 0x2c

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005498:	2b00      	cmp	r3, #0
 800549a:	d010      	beq.n	80054be <xQueueGenericSend+0x122>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800549c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800549e:	3324      	adds	r3, #36	@ 0x24
 80054a0:	4618      	mov	r0, r3
 80054a2:	f001 fcdf 	bl	8006e64 <xTaskRemoveFromEventList>
 80054a6:	4603      	mov	r3, r0
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d013      	beq.n	80054d4 <xQueueGenericSend+0x138>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 80054ac:	4b3f      	ldr	r3, [pc, #252]	@ (80055ac <xQueueGenericSend+0x210>)
 80054ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054b2:	601a      	str	r2, [r3, #0]
 80054b4:	f3bf 8f4f 	dsb	sy
 80054b8:	f3bf 8f6f 	isb	sy
 80054bc:	e00a      	b.n	80054d4 <xQueueGenericSend+0x138>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 80054be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d007      	beq.n	80054d4 <xQueueGenericSend+0x138>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 80054c4:	4b39      	ldr	r3, [pc, #228]	@ (80055ac <xQueueGenericSend+0x210>)
 80054c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054ca:	601a      	str	r2, [r3, #0]
 80054cc:	f3bf 8f4f 	dsb	sy
 80054d0:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 80054d4:	f002 fe14 	bl	8008100 <vPortExitCritical>

                traceRETURN_xQueueGenericSend( pdPASS );

                return pdPASS;
 80054d8:	2301      	movs	r3, #1
 80054da:	e063      	b.n	80055a4 <xQueueGenericSend+0x208>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d103      	bne.n	80054ea <xQueueGenericSend+0x14e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80054e2:	f002 fe0d 	bl	8008100 <vPortExitCritical>
                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    traceRETURN_xQueueGenericSend( errQUEUE_FULL );

                    return errQUEUE_FULL;
 80054e6:	2300      	movs	r3, #0
 80054e8:	e05c      	b.n	80055a4 <xQueueGenericSend+0x208>
                }
                else if( xEntryTimeSet == pdFALSE )
 80054ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d106      	bne.n	80054fe <xQueueGenericSend+0x162>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80054f0:	f107 0314 	add.w	r3, r7, #20
 80054f4:	4618      	mov	r0, r3
 80054f6:	f001 fd91 	bl	800701c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80054fa:	2301      	movs	r3, #1
 80054fc:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80054fe:	f002 fdff 	bl	8008100 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8005502:	f001 f97d 	bl	8006800 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8005506:	f002 fdc5 	bl	8008094 <vPortEnterCritical>
 800550a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800550c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005510:	b25b      	sxtb	r3, r3
 8005512:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005516:	d103      	bne.n	8005520 <xQueueGenericSend+0x184>
 8005518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800551a:	2200      	movs	r2, #0
 800551c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005522:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005526:	b25b      	sxtb	r3, r3
 8005528:	f1b3 3fff 	cmp.w	r3, #4294967295
 800552c:	d103      	bne.n	8005536 <xQueueGenericSend+0x19a>
 800552e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005530:	2200      	movs	r2, #0
 8005532:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005536:	f002 fde3 	bl	8008100 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800553a:	1d3a      	adds	r2, r7, #4
 800553c:	f107 0314 	add.w	r3, r7, #20
 8005540:	4611      	mov	r1, r2
 8005542:	4618      	mov	r0, r3
 8005544:	f001 fd80 	bl	8007048 <xTaskCheckForTimeOut>
 8005548:	4603      	mov	r3, r0
 800554a:	2b00      	cmp	r3, #0
 800554c:	d124      	bne.n	8005598 <xQueueGenericSend+0x1fc>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800554e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005550:	f000 fcd5 	bl	8005efe <prvIsQueueFull>
 8005554:	4603      	mov	r3, r0
 8005556:	2b00      	cmp	r3, #0
 8005558:	d018      	beq.n	800558c <xQueueGenericSend+0x1f0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800555a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800555c:	3310      	adds	r3, #16
 800555e:	687a      	ldr	r2, [r7, #4]
 8005560:	4611      	mov	r1, r2
 8005562:	4618      	mov	r0, r3
 8005564:	f001 fc0e 	bl	8006d84 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8005568:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800556a:	f000 fc60 	bl	8005e2e <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 800556e:	f001 f955 	bl	800681c <xTaskResumeAll>
 8005572:	4603      	mov	r3, r0
 8005574:	2b00      	cmp	r3, #0
 8005576:	f47f af7c 	bne.w	8005472 <xQueueGenericSend+0xd6>
                {
                    taskYIELD_WITHIN_API();
 800557a:	4b0c      	ldr	r3, [pc, #48]	@ (80055ac <xQueueGenericSend+0x210>)
 800557c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005580:	601a      	str	r2, [r3, #0]
 8005582:	f3bf 8f4f 	dsb	sy
 8005586:	f3bf 8f6f 	isb	sy
 800558a:	e772      	b.n	8005472 <xQueueGenericSend+0xd6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 800558c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800558e:	f000 fc4e 	bl	8005e2e <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8005592:	f001 f943 	bl	800681c <xTaskResumeAll>
 8005596:	e76c      	b.n	8005472 <xQueueGenericSend+0xd6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8005598:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800559a:	f000 fc48 	bl	8005e2e <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800559e:	f001 f93d 	bl	800681c <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            traceRETURN_xQueueGenericSend( errQUEUE_FULL );

            return errQUEUE_FULL;
 80055a2:	2300      	movs	r3, #0
        }
    }
}
 80055a4:	4618      	mov	r0, r3
 80055a6:	3738      	adds	r7, #56	@ 0x38
 80055a8:	46bd      	mov	sp, r7
 80055aa:	bd80      	pop	{r7, pc}
 80055ac:	e000ed04 	.word	0xe000ed04

080055b0 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b092      	sub	sp, #72	@ 0x48
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	60f8      	str	r0, [r7, #12]
 80055b8:	60b9      	str	r1, [r7, #8]
 80055ba:	607a      	str	r2, [r7, #4]
 80055bc:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	643b      	str	r3, [r7, #64]	@ 0x40

    traceENTER_xQueueGenericSendFromISR( xQueue, pvItemToQueue, pxHigherPriorityTaskWoken, xCopyPosition );

    configASSERT( pxQueue );
 80055c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d10d      	bne.n	80055e4 <xQueueGenericSendFromISR+0x34>
    __asm volatile
 80055c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055cc:	b672      	cpsid	i
 80055ce:	f383 8811 	msr	BASEPRI, r3
 80055d2:	f3bf 8f6f 	isb	sy
 80055d6:	f3bf 8f4f 	dsb	sy
 80055da:	b662      	cpsie	i
 80055dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
}
 80055de:	bf00      	nop
 80055e0:	bf00      	nop
 80055e2:	e7fd      	b.n	80055e0 <xQueueGenericSendFromISR+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d103      	bne.n	80055f2 <xQueueGenericSendFromISR+0x42>
 80055ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80055ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d101      	bne.n	80055f6 <xQueueGenericSendFromISR+0x46>
 80055f2:	2301      	movs	r3, #1
 80055f4:	e000      	b.n	80055f8 <xQueueGenericSendFromISR+0x48>
 80055f6:	2300      	movs	r3, #0
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d10d      	bne.n	8005618 <xQueueGenericSendFromISR+0x68>
    __asm volatile
 80055fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005600:	b672      	cpsid	i
 8005602:	f383 8811 	msr	BASEPRI, r3
 8005606:	f3bf 8f6f 	isb	sy
 800560a:	f3bf 8f4f 	dsb	sy
 800560e:	b662      	cpsie	i
 8005610:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005612:	bf00      	nop
 8005614:	bf00      	nop
 8005616:	e7fd      	b.n	8005614 <xQueueGenericSendFromISR+0x64>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	2b02      	cmp	r3, #2
 800561c:	d103      	bne.n	8005626 <xQueueGenericSendFromISR+0x76>
 800561e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005620:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005622:	2b01      	cmp	r3, #1
 8005624:	d101      	bne.n	800562a <xQueueGenericSendFromISR+0x7a>
 8005626:	2301      	movs	r3, #1
 8005628:	e000      	b.n	800562c <xQueueGenericSendFromISR+0x7c>
 800562a:	2300      	movs	r3, #0
 800562c:	2b00      	cmp	r3, #0
 800562e:	d10d      	bne.n	800564c <xQueueGenericSendFromISR+0x9c>
    __asm volatile
 8005630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005634:	b672      	cpsid	i
 8005636:	f383 8811 	msr	BASEPRI, r3
 800563a:	f3bf 8f6f 	isb	sy
 800563e:	f3bf 8f4f 	dsb	sy
 8005642:	b662      	cpsie	i
 8005644:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005646:	bf00      	nop
 8005648:	bf00      	nop
 800564a:	e7fd      	b.n	8005648 <xQueueGenericSendFromISR+0x98>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800564c:	f002 fe10 	bl	8008270 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
    uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

    __asm volatile
 8005650:	f3ef 8211 	mrs	r2, BASEPRI
 8005654:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005658:	b672      	cpsid	i
 800565a:	f383 8811 	msr	BASEPRI, r3
 800565e:	f3bf 8f6f 	isb	sy
 8005662:	f3bf 8f4f 	dsb	sy
 8005666:	b662      	cpsie	i
 8005668:	623a      	str	r2, [r7, #32]
 800566a:	61fb      	str	r3, [r7, #28]
        : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );

    /* This return will not be reached but is necessary to prevent compiler
     * warnings. */
    return ulOriginalBASEPRI;
 800566c:	6a3b      	ldr	r3, [r7, #32]
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    /* MISRA Ref 4.7.1 [Return value shall be checked] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#dir-47 */
    /* coverity[misra_c_2012_directive_4_7_violation] */
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 800566e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005670:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005672:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005674:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005676:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005678:	429a      	cmp	r2, r3
 800567a:	d302      	bcc.n	8005682 <xQueueGenericSendFromISR+0xd2>
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	2b02      	cmp	r3, #2
 8005680:	d149      	bne.n	8005716 <xQueueGenericSendFromISR+0x166>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8005682:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005684:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005688:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800568c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800568e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005690:	637b      	str	r3, [r7, #52]	@ 0x34
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005692:	683a      	ldr	r2, [r7, #0]
 8005694:	68b9      	ldr	r1, [r7, #8]
 8005696:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8005698:	f000 fb39 	bl	8005d0e <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 800569c:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 80056a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056a4:	d112      	bne.n	80056cc <xQueueGenericSendFromISR+0x11c>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80056a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80056a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d030      	beq.n	8005710 <xQueueGenericSendFromISR+0x160>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80056ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80056b0:	3324      	adds	r3, #36	@ 0x24
 80056b2:	4618      	mov	r0, r3
 80056b4:	f001 fbd6 	bl	8006e64 <xTaskRemoveFromEventList>
 80056b8:	4603      	mov	r3, r0
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d028      	beq.n	8005710 <xQueueGenericSendFromISR+0x160>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            if( pxHigherPriorityTaskWoken != NULL )
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d025      	beq.n	8005710 <xQueueGenericSendFromISR+0x160>
                            {
                                *pxHigherPriorityTaskWoken = pdTRUE;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2201      	movs	r2, #1
 80056c8:	601a      	str	r2, [r3, #0]
 80056ca:	e021      	b.n	8005710 <xQueueGenericSendFromISR+0x160>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 80056cc:	f001 f9d2 	bl	8006a74 <uxTaskGetNumberOfTasks>
 80056d0:	6338      	str	r0, [r7, #48]	@ 0x30
 80056d2:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 80056d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056d8:	429a      	cmp	r2, r3
 80056da:	d919      	bls.n	8005710 <xQueueGenericSendFromISR+0x160>
 80056dc:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 80056e0:	2b7f      	cmp	r3, #127	@ 0x7f
 80056e2:	d10d      	bne.n	8005700 <xQueueGenericSendFromISR+0x150>
    __asm volatile
 80056e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056e8:	b672      	cpsid	i
 80056ea:	f383 8811 	msr	BASEPRI, r3
 80056ee:	f3bf 8f6f 	isb	sy
 80056f2:	f3bf 8f4f 	dsb	sy
 80056f6:	b662      	cpsie	i
 80056f8:	61bb      	str	r3, [r7, #24]
}
 80056fa:	bf00      	nop
 80056fc:	bf00      	nop
 80056fe:	e7fd      	b.n	80056fc <xQueueGenericSendFromISR+0x14c>
 8005700:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8005704:	3301      	adds	r3, #1
 8005706:	b2db      	uxtb	r3, r3
 8005708:	b25a      	sxtb	r2, r3
 800570a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800570c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            }

            xReturn = pdPASS;
 8005710:	2301      	movs	r3, #1
 8005712:	647b      	str	r3, [r7, #68]	@ 0x44
        {
 8005714:	e001      	b.n	800571a <xQueueGenericSendFromISR+0x16a>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8005716:	2300      	movs	r3, #0
 8005718:	647b      	str	r3, [r7, #68]	@ 0x44
 800571a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800571c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 800571e:	697b      	ldr	r3, [r7, #20]
 8005720:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 8005724:	bf00      	nop
    }
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xQueueGenericSendFromISR( xReturn );

    return xReturn;
 8005726:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8005728:	4618      	mov	r0, r3
 800572a:	3748      	adds	r7, #72	@ 0x48
 800572c:	46bd      	mov	sp, r7
 800572e:	bd80      	pop	{r7, pc}

08005730 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b08c      	sub	sp, #48	@ 0x30
 8005734:	af00      	add	r7, sp, #0
 8005736:	60f8      	str	r0, [r7, #12]
 8005738:	60b9      	str	r1, [r7, #8]
 800573a:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 800573c:	2300      	movs	r3, #0
 800573e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8005744:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005746:	2b00      	cmp	r3, #0
 8005748:	d10d      	bne.n	8005766 <xQueueReceive+0x36>
    __asm volatile
 800574a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800574e:	b672      	cpsid	i
 8005750:	f383 8811 	msr	BASEPRI, r3
 8005754:	f3bf 8f6f 	isb	sy
 8005758:	f3bf 8f4f 	dsb	sy
 800575c:	b662      	cpsie	i
 800575e:	623b      	str	r3, [r7, #32]
}
 8005760:	bf00      	nop
 8005762:	bf00      	nop
 8005764:	e7fd      	b.n	8005762 <xQueueReceive+0x32>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d103      	bne.n	8005774 <xQueueReceive+0x44>
 800576c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800576e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005770:	2b00      	cmp	r3, #0
 8005772:	d101      	bne.n	8005778 <xQueueReceive+0x48>
 8005774:	2301      	movs	r3, #1
 8005776:	e000      	b.n	800577a <xQueueReceive+0x4a>
 8005778:	2300      	movs	r3, #0
 800577a:	2b00      	cmp	r3, #0
 800577c:	d10d      	bne.n	800579a <xQueueReceive+0x6a>
    __asm volatile
 800577e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005782:	b672      	cpsid	i
 8005784:	f383 8811 	msr	BASEPRI, r3
 8005788:	f3bf 8f6f 	isb	sy
 800578c:	f3bf 8f4f 	dsb	sy
 8005790:	b662      	cpsie	i
 8005792:	61fb      	str	r3, [r7, #28]
}
 8005794:	bf00      	nop
 8005796:	bf00      	nop
 8005798:	e7fd      	b.n	8005796 <xQueueReceive+0x66>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800579a:	f001 fd93 	bl	80072c4 <xTaskGetSchedulerState>
 800579e:	4603      	mov	r3, r0
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d102      	bne.n	80057aa <xQueueReceive+0x7a>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d101      	bne.n	80057ae <xQueueReceive+0x7e>
 80057aa:	2301      	movs	r3, #1
 80057ac:	e000      	b.n	80057b0 <xQueueReceive+0x80>
 80057ae:	2300      	movs	r3, #0
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d10d      	bne.n	80057d0 <xQueueReceive+0xa0>
    __asm volatile
 80057b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057b8:	b672      	cpsid	i
 80057ba:	f383 8811 	msr	BASEPRI, r3
 80057be:	f3bf 8f6f 	isb	sy
 80057c2:	f3bf 8f4f 	dsb	sy
 80057c6:	b662      	cpsie	i
 80057c8:	61bb      	str	r3, [r7, #24]
}
 80057ca:	bf00      	nop
 80057cc:	bf00      	nop
 80057ce:	e7fd      	b.n	80057cc <xQueueReceive+0x9c>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 80057d0:	f002 fc60 	bl	8008094 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80057d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057d8:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80057da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d01f      	beq.n	8005820 <xQueueReceive+0xf0>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80057e0:	68b9      	ldr	r1, [r7, #8]
 80057e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80057e4:	f000 fafd 	bl	8005de2 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 80057e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ea:	1e5a      	subs	r2, r3, #1
 80057ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057ee:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80057f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057f2:	691b      	ldr	r3, [r3, #16]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d00f      	beq.n	8005818 <xQueueReceive+0xe8>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80057f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057fa:	3310      	adds	r3, #16
 80057fc:	4618      	mov	r0, r3
 80057fe:	f001 fb31 	bl	8006e64 <xTaskRemoveFromEventList>
 8005802:	4603      	mov	r3, r0
 8005804:	2b00      	cmp	r3, #0
 8005806:	d007      	beq.n	8005818 <xQueueReceive+0xe8>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8005808:	4b3c      	ldr	r3, [pc, #240]	@ (80058fc <xQueueReceive+0x1cc>)
 800580a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800580e:	601a      	str	r2, [r3, #0]
 8005810:	f3bf 8f4f 	dsb	sy
 8005814:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8005818:	f002 fc72 	bl	8008100 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );

                return pdPASS;
 800581c:	2301      	movs	r3, #1
 800581e:	e069      	b.n	80058f4 <xQueueReceive+0x1c4>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d103      	bne.n	800582e <xQueueReceive+0xfe>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8005826:	f002 fc6b 	bl	8008100 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 800582a:	2300      	movs	r3, #0
 800582c:	e062      	b.n	80058f4 <xQueueReceive+0x1c4>
                }
                else if( xEntryTimeSet == pdFALSE )
 800582e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005830:	2b00      	cmp	r3, #0
 8005832:	d106      	bne.n	8005842 <xQueueReceive+0x112>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8005834:	f107 0310 	add.w	r3, r7, #16
 8005838:	4618      	mov	r0, r3
 800583a:	f001 fbef 	bl	800701c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800583e:	2301      	movs	r3, #1
 8005840:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8005842:	f002 fc5d 	bl	8008100 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8005846:	f000 ffdb 	bl	8006800 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800584a:	f002 fc23 	bl	8008094 <vPortEnterCritical>
 800584e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005850:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005854:	b25b      	sxtb	r3, r3
 8005856:	f1b3 3fff 	cmp.w	r3, #4294967295
 800585a:	d103      	bne.n	8005864 <xQueueReceive+0x134>
 800585c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800585e:	2200      	movs	r2, #0
 8005860:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005866:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800586a:	b25b      	sxtb	r3, r3
 800586c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005870:	d103      	bne.n	800587a <xQueueReceive+0x14a>
 8005872:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005874:	2200      	movs	r2, #0
 8005876:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800587a:	f002 fc41 	bl	8008100 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800587e:	1d3a      	adds	r2, r7, #4
 8005880:	f107 0310 	add.w	r3, r7, #16
 8005884:	4611      	mov	r1, r2
 8005886:	4618      	mov	r0, r3
 8005888:	f001 fbde 	bl	8007048 <xTaskCheckForTimeOut>
 800588c:	4603      	mov	r3, r0
 800588e:	2b00      	cmp	r3, #0
 8005890:	d123      	bne.n	80058da <xQueueReceive+0x1aa>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005892:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005894:	f000 fb1d 	bl	8005ed2 <prvIsQueueEmpty>
 8005898:	4603      	mov	r3, r0
 800589a:	2b00      	cmp	r3, #0
 800589c:	d017      	beq.n	80058ce <xQueueReceive+0x19e>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800589e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058a0:	3324      	adds	r3, #36	@ 0x24
 80058a2:	687a      	ldr	r2, [r7, #4]
 80058a4:	4611      	mov	r1, r2
 80058a6:	4618      	mov	r0, r3
 80058a8:	f001 fa6c 	bl	8006d84 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80058ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80058ae:	f000 fabe 	bl	8005e2e <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80058b2:	f000 ffb3 	bl	800681c <xTaskResumeAll>
 80058b6:	4603      	mov	r3, r0
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d189      	bne.n	80057d0 <xQueueReceive+0xa0>
                {
                    taskYIELD_WITHIN_API();
 80058bc:	4b0f      	ldr	r3, [pc, #60]	@ (80058fc <xQueueReceive+0x1cc>)
 80058be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80058c2:	601a      	str	r2, [r3, #0]
 80058c4:	f3bf 8f4f 	dsb	sy
 80058c8:	f3bf 8f6f 	isb	sy
 80058cc:	e780      	b.n	80057d0 <xQueueReceive+0xa0>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80058ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80058d0:	f000 faad 	bl	8005e2e <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80058d4:	f000 ffa2 	bl	800681c <xTaskResumeAll>
 80058d8:	e77a      	b.n	80057d0 <xQueueReceive+0xa0>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80058da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80058dc:	f000 faa7 	bl	8005e2e <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80058e0:	f000 ff9c 	bl	800681c <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80058e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80058e6:	f000 faf4 	bl	8005ed2 <prvIsQueueEmpty>
 80058ea:	4603      	mov	r3, r0
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	f43f af6f 	beq.w	80057d0 <xQueueReceive+0xa0>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 80058f2:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	3730      	adds	r7, #48	@ 0x30
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}
 80058fc:	e000ed04 	.word	0xe000ed04

08005900 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b08c      	sub	sp, #48	@ 0x30
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
 8005908:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 800590a:	2300      	movs	r3, #0
 800590c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	627b      	str	r3, [r7, #36]	@ 0x24

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 8005912:	2300      	movs	r3, #0
 8005914:	62bb      	str	r3, [r7, #40]	@ 0x28
    #endif

    traceENTER_xQueueSemaphoreTake( xQueue, xTicksToWait );

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8005916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005918:	2b00      	cmp	r3, #0
 800591a:	d10d      	bne.n	8005938 <xQueueSemaphoreTake+0x38>
    __asm volatile
 800591c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005920:	b672      	cpsid	i
 8005922:	f383 8811 	msr	BASEPRI, r3
 8005926:	f3bf 8f6f 	isb	sy
 800592a:	f3bf 8f4f 	dsb	sy
 800592e:	b662      	cpsie	i
 8005930:	61bb      	str	r3, [r7, #24]
}
 8005932:	bf00      	nop
 8005934:	bf00      	nop
 8005936:	e7fd      	b.n	8005934 <xQueueSemaphoreTake+0x34>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8005938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800593a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800593c:	2b00      	cmp	r3, #0
 800593e:	d00d      	beq.n	800595c <xQueueSemaphoreTake+0x5c>
    __asm volatile
 8005940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005944:	b672      	cpsid	i
 8005946:	f383 8811 	msr	BASEPRI, r3
 800594a:	f3bf 8f6f 	isb	sy
 800594e:	f3bf 8f4f 	dsb	sy
 8005952:	b662      	cpsie	i
 8005954:	617b      	str	r3, [r7, #20]
}
 8005956:	bf00      	nop
 8005958:	bf00      	nop
 800595a:	e7fd      	b.n	8005958 <xQueueSemaphoreTake+0x58>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800595c:	f001 fcb2 	bl	80072c4 <xTaskGetSchedulerState>
 8005960:	4603      	mov	r3, r0
 8005962:	2b00      	cmp	r3, #0
 8005964:	d102      	bne.n	800596c <xQueueSemaphoreTake+0x6c>
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d101      	bne.n	8005970 <xQueueSemaphoreTake+0x70>
 800596c:	2301      	movs	r3, #1
 800596e:	e000      	b.n	8005972 <xQueueSemaphoreTake+0x72>
 8005970:	2300      	movs	r3, #0
 8005972:	2b00      	cmp	r3, #0
 8005974:	d10d      	bne.n	8005992 <xQueueSemaphoreTake+0x92>
    __asm volatile
 8005976:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800597a:	b672      	cpsid	i
 800597c:	f383 8811 	msr	BASEPRI, r3
 8005980:	f3bf 8f6f 	isb	sy
 8005984:	f3bf 8f4f 	dsb	sy
 8005988:	b662      	cpsie	i
 800598a:	613b      	str	r3, [r7, #16]
}
 800598c:	bf00      	nop
 800598e:	bf00      	nop
 8005990:	e7fd      	b.n	800598e <xQueueSemaphoreTake+0x8e>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8005992:	f002 fb7f 	bl	8008094 <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005998:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800599a:	623b      	str	r3, [r7, #32]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800599c:	6a3b      	ldr	r3, [r7, #32]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d024      	beq.n	80059ec <xQueueSemaphoreTake+0xec>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxSemaphoreCount - ( UBaseType_t ) 1 );
 80059a2:	6a3b      	ldr	r3, [r7, #32]
 80059a4:	1e5a      	subs	r2, r3, #1
 80059a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059a8:	639a      	str	r2, [r3, #56]	@ 0x38

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80059aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d104      	bne.n	80059bc <xQueueSemaphoreTake+0xbc>
                    {
                        /* Record the information required to implement
                         * priority inheritance should it become necessary. */
                        pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80059b2:	f001 feb3 	bl	800771c <pvTaskIncrementMutexHeldCount>
 80059b6:	4602      	mov	r2, r0
 80059b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ba:	609a      	str	r2, [r3, #8]
                }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80059bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059be:	691b      	ldr	r3, [r3, #16]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d00f      	beq.n	80059e4 <xQueueSemaphoreTake+0xe4>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80059c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059c6:	3310      	adds	r3, #16
 80059c8:	4618      	mov	r0, r3
 80059ca:	f001 fa4b 	bl	8006e64 <xTaskRemoveFromEventList>
 80059ce:	4603      	mov	r3, r0
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d007      	beq.n	80059e4 <xQueueSemaphoreTake+0xe4>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80059d4:	4b4c      	ldr	r3, [pc, #304]	@ (8005b08 <xQueueSemaphoreTake+0x208>)
 80059d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059da:	601a      	str	r2, [r3, #0]
 80059dc:	f3bf 8f4f 	dsb	sy
 80059e0:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80059e4:	f002 fb8c 	bl	8008100 <vPortExitCritical>

                traceRETURN_xQueueSemaphoreTake( pdPASS );

                return pdPASS;
 80059e8:	2301      	movs	r3, #1
 80059ea:	e089      	b.n	8005b00 <xQueueSemaphoreTake+0x200>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d103      	bne.n	80059fa <xQueueSemaphoreTake+0xfa>
                {
                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 80059f2:	f002 fb85 	bl	8008100 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 80059f6:	2300      	movs	r3, #0
 80059f8:	e082      	b.n	8005b00 <xQueueSemaphoreTake+0x200>
                }
                else if( xEntryTimeSet == pdFALSE )
 80059fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d106      	bne.n	8005a0e <xQueueSemaphoreTake+0x10e>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8005a00:	f107 0308 	add.w	r3, r7, #8
 8005a04:	4618      	mov	r0, r3
 8005a06:	f001 fb09 	bl	800701c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8005a0e:	f002 fb77 	bl	8008100 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8005a12:	f000 fef5 	bl	8006800 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8005a16:	f002 fb3d 	bl	8008094 <vPortEnterCritical>
 8005a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a1c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005a20:	b25b      	sxtb	r3, r3
 8005a22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a26:	d103      	bne.n	8005a30 <xQueueSemaphoreTake+0x130>
 8005a28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a32:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005a36:	b25b      	sxtb	r3, r3
 8005a38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a3c:	d103      	bne.n	8005a46 <xQueueSemaphoreTake+0x146>
 8005a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a40:	2200      	movs	r2, #0
 8005a42:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005a46:	f002 fb5b 	bl	8008100 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005a4a:	463a      	mov	r2, r7
 8005a4c:	f107 0308 	add.w	r3, r7, #8
 8005a50:	4611      	mov	r1, r2
 8005a52:	4618      	mov	r0, r3
 8005a54:	f001 faf8 	bl	8007048 <xTaskCheckForTimeOut>
 8005a58:	4603      	mov	r3, r0
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d132      	bne.n	8005ac4 <xQueueSemaphoreTake+0x1c4>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005a5e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005a60:	f000 fa37 	bl	8005ed2 <prvIsQueueEmpty>
 8005a64:	4603      	mov	r3, r0
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d026      	beq.n	8005ab8 <xQueueSemaphoreTake+0x1b8>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d109      	bne.n	8005a86 <xQueueSemaphoreTake+0x186>
                    {
                        taskENTER_CRITICAL();
 8005a72:	f002 fb0f 	bl	8008094 <vPortEnterCritical>
                        {
                            xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a78:	689b      	ldr	r3, [r3, #8]
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	f001 fc40 	bl	8007300 <xTaskPriorityInherit>
 8005a80:	62b8      	str	r0, [r7, #40]	@ 0x28
                        }
                        taskEXIT_CRITICAL();
 8005a82:	f002 fb3d 	bl	8008100 <vPortExitCritical>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a88:	3324      	adds	r3, #36	@ 0x24
 8005a8a:	683a      	ldr	r2, [r7, #0]
 8005a8c:	4611      	mov	r1, r2
 8005a8e:	4618      	mov	r0, r3
 8005a90:	f001 f978 	bl	8006d84 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8005a94:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005a96:	f000 f9ca 	bl	8005e2e <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8005a9a:	f000 febf 	bl	800681c <xTaskResumeAll>
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	f47f af76 	bne.w	8005992 <xQueueSemaphoreTake+0x92>
                {
                    taskYIELD_WITHIN_API();
 8005aa6:	4b18      	ldr	r3, [pc, #96]	@ (8005b08 <xQueueSemaphoreTake+0x208>)
 8005aa8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005aac:	601a      	str	r2, [r3, #0]
 8005aae:	f3bf 8f4f 	dsb	sy
 8005ab2:	f3bf 8f6f 	isb	sy
 8005ab6:	e76c      	b.n	8005992 <xQueueSemaphoreTake+0x92>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 8005ab8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005aba:	f000 f9b8 	bl	8005e2e <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8005abe:	f000 fead 	bl	800681c <xTaskResumeAll>
 8005ac2:	e766      	b.n	8005992 <xQueueSemaphoreTake+0x92>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 8005ac4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005ac6:	f000 f9b2 	bl	8005e2e <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8005aca:	f000 fea7 	bl	800681c <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005ace:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005ad0:	f000 f9ff 	bl	8005ed2 <prvIsQueueEmpty>
 8005ad4:	4603      	mov	r3, r0
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	f43f af5b 	beq.w	8005992 <xQueueSemaphoreTake+0x92>
                #if ( configUSE_MUTEXES == 1 )
                {
                    /* xInheritanceOccurred could only have be set if
                     * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                     * test the mutex type again to check it is actually a mutex. */
                    if( xInheritanceOccurred != pdFALSE )
 8005adc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d00d      	beq.n	8005afe <xQueueSemaphoreTake+0x1fe>
                    {
                        taskENTER_CRITICAL();
 8005ae2:	f002 fad7 	bl	8008094 <vPortEnterCritical>
                            /* This task blocking on the mutex caused another
                             * task to inherit this task's priority.  Now this task
                             * has timed out the priority should be disinherited
                             * again, but only as low as the next highest priority
                             * task that is waiting for the same mutex. */
                            uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005ae6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005ae8:	f000 f8f9 	bl	8005cde <prvGetDisinheritPriorityAfterTimeout>
 8005aec:	61f8      	str	r0, [r7, #28]
                             * mutex to the ready list for its new priority. Coverity thinks that
                             * it can result in out-of-bounds access which is not true because
                             * uxHighestWaitingPriority, as returned by prvGetDisinheritPriorityAfterTimeout,
                             * is capped at ( configMAX_PRIORITIES - 1 ). */
                            /* coverity[overrun] */
                            vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af0:	689b      	ldr	r3, [r3, #8]
 8005af2:	69f9      	ldr	r1, [r7, #28]
 8005af4:	4618      	mov	r0, r3
 8005af6:	f001 fd4f 	bl	8007598 <vTaskPriorityDisinheritAfterTimeout>
                        }
                        taskEXIT_CRITICAL();
 8005afa:	f002 fb01 	bl	8008100 <vPortExitCritical>
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 8005afe:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8005b00:	4618      	mov	r0, r3
 8005b02:	3730      	adds	r7, #48	@ 0x30
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}
 8005b08:	e000ed04 	.word	0xe000ed04

08005b0c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue,
                                 void * const pvBuffer,
                                 BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b090      	sub	sp, #64	@ 0x40
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	60f8      	str	r0, [r7, #12]
 8005b14:	60b9      	str	r1, [r7, #8]
 8005b16:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	63bb      	str	r3, [r7, #56]	@ 0x38

    traceENTER_xQueueReceiveFromISR( xQueue, pvBuffer, pxHigherPriorityTaskWoken );

    configASSERT( pxQueue );
 8005b1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d10d      	bne.n	8005b3e <xQueueReceiveFromISR+0x32>
    __asm volatile
 8005b22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b26:	b672      	cpsid	i
 8005b28:	f383 8811 	msr	BASEPRI, r3
 8005b2c:	f3bf 8f6f 	isb	sy
 8005b30:	f3bf 8f4f 	dsb	sy
 8005b34:	b662      	cpsie	i
 8005b36:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005b38:	bf00      	nop
 8005b3a:	bf00      	nop
 8005b3c:	e7fd      	b.n	8005b3a <xQueueReceiveFromISR+0x2e>
    configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d103      	bne.n	8005b4c <xQueueReceiveFromISR+0x40>
 8005b44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d101      	bne.n	8005b50 <xQueueReceiveFromISR+0x44>
 8005b4c:	2301      	movs	r3, #1
 8005b4e:	e000      	b.n	8005b52 <xQueueReceiveFromISR+0x46>
 8005b50:	2300      	movs	r3, #0
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d10d      	bne.n	8005b72 <xQueueReceiveFromISR+0x66>
    __asm volatile
 8005b56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b5a:	b672      	cpsid	i
 8005b5c:	f383 8811 	msr	BASEPRI, r3
 8005b60:	f3bf 8f6f 	isb	sy
 8005b64:	f3bf 8f4f 	dsb	sy
 8005b68:	b662      	cpsie	i
 8005b6a:	623b      	str	r3, [r7, #32]
}
 8005b6c:	bf00      	nop
 8005b6e:	bf00      	nop
 8005b70:	e7fd      	b.n	8005b6e <xQueueReceiveFromISR+0x62>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005b72:	f002 fb7d 	bl	8008270 <vPortValidateInterruptPriority>
    __asm volatile
 8005b76:	f3ef 8211 	mrs	r2, BASEPRI
 8005b7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b7e:	b672      	cpsid	i
 8005b80:	f383 8811 	msr	BASEPRI, r3
 8005b84:	f3bf 8f6f 	isb	sy
 8005b88:	f3bf 8f4f 	dsb	sy
 8005b8c:	b662      	cpsie	i
 8005b8e:	61fa      	str	r2, [r7, #28]
 8005b90:	61bb      	str	r3, [r7, #24]
    return ulOriginalBASEPRI;
 8005b92:	69fb      	ldr	r3, [r7, #28]

    /* MISRA Ref 4.7.1 [Return value shall be checked] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#dir-47 */
    /* coverity[misra_c_2012_directive_4_7_violation] */
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 8005b94:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005b96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b9a:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Cannot block in an ISR, so check there is data available. */
        if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005b9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d049      	beq.n	8005c36 <xQueueReceiveFromISR+0x12a>
        {
            const int8_t cRxLock = pxQueue->cRxLock;
 8005ba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ba4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005ba8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

            prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005bac:	68b9      	ldr	r1, [r7, #8]
 8005bae:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005bb0:	f000 f917 	bl	8005de2 <prvCopyDataFromQueue>
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8005bb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bb6:	1e5a      	subs	r2, r3, #1
 8005bb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bba:	639a      	str	r2, [r3, #56]	@ 0x38

            /* If the queue is locked the event list will not be modified.
             * Instead update the lock count so the task that unlocks the queue
             * will know that an ISR has removed data while the queue was
             * locked. */
            if( cRxLock == queueUNLOCKED )
 8005bbc:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8005bc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bc4:	d112      	bne.n	8005bec <xQueueReceiveFromISR+0xe0>
            {
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005bc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bc8:	691b      	ldr	r3, [r3, #16]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d030      	beq.n	8005c30 <xQueueReceiveFromISR+0x124>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005bce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bd0:	3310      	adds	r3, #16
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	f001 f946 	bl	8006e64 <xTaskRemoveFromEventList>
 8005bd8:	4603      	mov	r3, r0
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d028      	beq.n	8005c30 <xQueueReceiveFromISR+0x124>
                    {
                        /* The task waiting has a higher priority than us so
                         * force a context switch. */
                        if( pxHigherPriorityTaskWoken != NULL )
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d025      	beq.n	8005c30 <xQueueReceiveFromISR+0x124>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2201      	movs	r2, #1
 8005be8:	601a      	str	r2, [r3, #0]
 8005bea:	e021      	b.n	8005c30 <xQueueReceiveFromISR+0x124>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was removed while it was locked. */
                prvIncrementQueueRxLock( pxQueue, cRxLock );
 8005bec:	f000 ff42 	bl	8006a74 <uxTaskGetNumberOfTasks>
 8005bf0:	62b8      	str	r0, [r7, #40]	@ 0x28
 8005bf2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8005bf6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005bf8:	429a      	cmp	r2, r3
 8005bfa:	d919      	bls.n	8005c30 <xQueueReceiveFromISR+0x124>
 8005bfc:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8005c00:	2b7f      	cmp	r3, #127	@ 0x7f
 8005c02:	d10d      	bne.n	8005c20 <xQueueReceiveFromISR+0x114>
    __asm volatile
 8005c04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c08:	b672      	cpsid	i
 8005c0a:	f383 8811 	msr	BASEPRI, r3
 8005c0e:	f3bf 8f6f 	isb	sy
 8005c12:	f3bf 8f4f 	dsb	sy
 8005c16:	b662      	cpsie	i
 8005c18:	617b      	str	r3, [r7, #20]
}
 8005c1a:	bf00      	nop
 8005c1c:	bf00      	nop
 8005c1e:	e7fd      	b.n	8005c1c <xQueueReceiveFromISR+0x110>
 8005c20:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005c24:	3301      	adds	r3, #1
 8005c26:	b2db      	uxtb	r3, r3
 8005c28:	b25a      	sxtb	r2, r3
 8005c2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            }

            xReturn = pdPASS;
 8005c30:	2301      	movs	r3, #1
 8005c32:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c34:	e001      	b.n	8005c3a <xQueueReceiveFromISR+0x12e>
        }
        else
        {
            xReturn = pdFAIL;
 8005c36:	2300      	movs	r3, #0
 8005c38:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c3c:	613b      	str	r3, [r7, #16]
    __asm volatile
 8005c3e:	693b      	ldr	r3, [r7, #16]
 8005c40:	f383 8811 	msr	BASEPRI, r3
}
 8005c44:	bf00      	nop
    }
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xQueueReceiveFromISR( xReturn );

    return xReturn;
 8005c46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005c48:	4618      	mov	r0, r3
 8005c4a:	3740      	adds	r7, #64	@ 0x40
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	bd80      	pop	{r7, pc}

08005c50 <uxQueueMessagesWaiting>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b084      	sub	sp, #16
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;

    traceENTER_uxQueueMessagesWaiting( xQueue );

    configASSERT( xQueue );
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d10d      	bne.n	8005c7a <uxQueueMessagesWaiting+0x2a>
    __asm volatile
 8005c5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c62:	b672      	cpsid	i
 8005c64:	f383 8811 	msr	BASEPRI, r3
 8005c68:	f3bf 8f6f 	isb	sy
 8005c6c:	f3bf 8f4f 	dsb	sy
 8005c70:	b662      	cpsie	i
 8005c72:	60bb      	str	r3, [r7, #8]
}
 8005c74:	bf00      	nop
 8005c76:	bf00      	nop
 8005c78:	e7fd      	b.n	8005c76 <uxQueueMessagesWaiting+0x26>

    taskENTER_CRITICAL();
 8005c7a:	f002 fa0b 	bl	8008094 <vPortEnterCritical>
    {
        uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c82:	60fb      	str	r3, [r7, #12]
    }
    taskEXIT_CRITICAL();
 8005c84:	f002 fa3c 	bl	8008100 <vPortExitCritical>

    traceRETURN_uxQueueMessagesWaiting( uxReturn );

    return uxReturn;
 8005c88:	68fb      	ldr	r3, [r7, #12]
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	3710      	adds	r7, #16
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}

08005c92 <vQueueDelete>:
    return uxReturn;
}
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8005c92:	b580      	push	{r7, lr}
 8005c94:	b084      	sub	sp, #16
 8005c96:	af00      	add	r7, sp, #0
 8005c98:	6078      	str	r0, [r7, #4]
    Queue_t * const pxQueue = xQueue;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	60fb      	str	r3, [r7, #12]

    traceENTER_vQueueDelete( xQueue );

    configASSERT( pxQueue );
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d10d      	bne.n	8005cc0 <vQueueDelete+0x2e>
    __asm volatile
 8005ca4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ca8:	b672      	cpsid	i
 8005caa:	f383 8811 	msr	BASEPRI, r3
 8005cae:	f3bf 8f6f 	isb	sy
 8005cb2:	f3bf 8f4f 	dsb	sy
 8005cb6:	b662      	cpsie	i
 8005cb8:	60bb      	str	r3, [r7, #8]
}
 8005cba:	bf00      	nop
 8005cbc:	bf00      	nop
 8005cbe:	e7fd      	b.n	8005cbc <vQueueDelete+0x2a>
    traceQUEUE_DELETE( pxQueue );

    #if ( configQUEUE_REGISTRY_SIZE > 0 )
    {
        vQueueUnregisterQueue( pxQueue );
 8005cc0:	68f8      	ldr	r0, [r7, #12]
 8005cc2:	f000 f987 	bl	8005fd4 <vQueueUnregisterQueue>
    }
    #elif ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
    {
        /* The queue could have been allocated statically or dynamically, so
         * check before attempting to free the memory. */
        if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d102      	bne.n	8005cd6 <vQueueDelete+0x44>
        {
            vPortFree( pxQueue );
 8005cd0:	68f8      	ldr	r0, [r7, #12]
 8005cd2:	f002 fc51 	bl	8008578 <vPortFree>
        ( void ) pxQueue;
    }
    #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

    traceRETURN_vQueueDelete();
}
 8005cd6:	bf00      	nop
 8005cd8:	3710      	adds	r7, #16
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	bd80      	pop	{r7, pc}

08005cde <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 8005cde:	b480      	push	{r7}
 8005ce0:	b085      	sub	sp, #20
 8005ce2:	af00      	add	r7, sp, #0
 8005ce4:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d006      	beq.n	8005cfc <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) ( ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) ) );
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f1c3 0307 	rsb	r3, r3, #7
 8005cf8:	60fb      	str	r3, [r7, #12]
 8005cfa:	e001      	b.n	8005d00 <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 8005d00:	68fb      	ldr	r3, [r7, #12]
    }
 8005d02:	4618      	mov	r0, r3
 8005d04:	3714      	adds	r7, #20
 8005d06:	46bd      	mov	sp, r7
 8005d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0c:	4770      	bx	lr

08005d0e <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8005d0e:	b580      	push	{r7, lr}
 8005d10:	b086      	sub	sp, #24
 8005d12:	af00      	add	r7, sp, #0
 8005d14:	60f8      	str	r0, [r7, #12]
 8005d16:	60b9      	str	r1, [r7, #8]
 8005d18:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d22:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d10d      	bne.n	8005d48 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d14d      	bne.n	8005dd0 <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	689b      	ldr	r3, [r3, #8]
 8005d38:	4618      	mov	r0, r3
 8005d3a:	f001 fb81 	bl	8007440 <xTaskPriorityDisinherit>
 8005d3e:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	2200      	movs	r2, #0
 8005d44:	609a      	str	r2, [r3, #8]
 8005d46:	e043      	b.n	8005dd0 <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d119      	bne.n	8005d82 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	6858      	ldr	r0, [r3, #4]
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d56:	461a      	mov	r2, r3
 8005d58:	68b9      	ldr	r1, [r7, #8]
 8005d5a:	f018 fb80 	bl	801e45e <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	685a      	ldr	r2, [r3, #4]
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d66:	441a      	add	r2, r3
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	685a      	ldr	r2, [r3, #4]
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	689b      	ldr	r3, [r3, #8]
 8005d74:	429a      	cmp	r2, r3
 8005d76:	d32b      	bcc.n	8005dd0 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681a      	ldr	r2, [r3, #0]
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	605a      	str	r2, [r3, #4]
 8005d80:	e026      	b.n	8005dd0 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	68d8      	ldr	r0, [r3, #12]
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d8a:	461a      	mov	r2, r3
 8005d8c:	68b9      	ldr	r1, [r7, #8]
 8005d8e:	f018 fb66 	bl	801e45e <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	68da      	ldr	r2, [r3, #12]
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d9a:	425b      	negs	r3, r3
 8005d9c:	441a      	add	r2, r3
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	68da      	ldr	r2, [r3, #12]
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	429a      	cmp	r2, r3
 8005dac:	d207      	bcs.n	8005dbe <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	689a      	ldr	r2, [r3, #8]
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005db6:	425b      	negs	r3, r3
 8005db8:	441a      	add	r2, r3
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2b02      	cmp	r3, #2
 8005dc2:	d105      	bne.n	8005dd0 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005dc4:	693b      	ldr	r3, [r7, #16]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d002      	beq.n	8005dd0 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8005dca:	693b      	ldr	r3, [r7, #16]
 8005dcc:	3b01      	subs	r3, #1
 8005dce:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 8005dd0:	693b      	ldr	r3, [r7, #16]
 8005dd2:	1c5a      	adds	r2, r3, #1
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8005dd8:	697b      	ldr	r3, [r7, #20]
}
 8005dda:	4618      	mov	r0, r3
 8005ddc:	3718      	adds	r7, #24
 8005dde:	46bd      	mov	sp, r7
 8005de0:	bd80      	pop	{r7, pc}

08005de2 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8005de2:	b580      	push	{r7, lr}
 8005de4:	b082      	sub	sp, #8
 8005de6:	af00      	add	r7, sp, #0
 8005de8:	6078      	str	r0, [r7, #4]
 8005dea:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d018      	beq.n	8005e26 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	68da      	ldr	r2, [r3, #12]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dfc:	441a      	add	r2, r3
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	68da      	ldr	r2, [r3, #12]
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	689b      	ldr	r3, [r3, #8]
 8005e0a:	429a      	cmp	r2, r3
 8005e0c:	d303      	bcc.n	8005e16 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681a      	ldr	r2, [r3, #0]
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	68d9      	ldr	r1, [r3, #12]
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e1e:	461a      	mov	r2, r3
 8005e20:	6838      	ldr	r0, [r7, #0]
 8005e22:	f018 fb1c 	bl	801e45e <memcpy>
    }
}
 8005e26:	bf00      	nop
 8005e28:	3708      	adds	r7, #8
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	bd80      	pop	{r7, pc}

08005e2e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005e2e:	b580      	push	{r7, lr}
 8005e30:	b084      	sub	sp, #16
 8005e32:	af00      	add	r7, sp, #0
 8005e34:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8005e36:	f002 f92d 	bl	8008094 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005e40:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8005e42:	e011      	b.n	8005e68 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d012      	beq.n	8005e72 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	3324      	adds	r3, #36	@ 0x24
 8005e50:	4618      	mov	r0, r3
 8005e52:	f001 f807 	bl	8006e64 <xTaskRemoveFromEventList>
 8005e56:	4603      	mov	r3, r0
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d001      	beq.n	8005e60 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8005e5c:	f001 f958 	bl	8007110 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8005e60:	7bfb      	ldrb	r3, [r7, #15]
 8005e62:	3b01      	subs	r3, #1
 8005e64:	b2db      	uxtb	r3, r3
 8005e66:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8005e68:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	dce9      	bgt.n	8005e44 <prvUnlockQueue+0x16>
 8005e70:	e000      	b.n	8005e74 <prvUnlockQueue+0x46>
                    break;
 8005e72:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	22ff      	movs	r2, #255	@ 0xff
 8005e78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8005e7c:	f002 f940 	bl	8008100 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8005e80:	f002 f908 	bl	8008094 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005e8a:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8005e8c:	e011      	b.n	8005eb2 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	691b      	ldr	r3, [r3, #16]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d012      	beq.n	8005ebc <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	3310      	adds	r3, #16
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	f000 ffe2 	bl	8006e64 <xTaskRemoveFromEventList>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d001      	beq.n	8005eaa <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8005ea6:	f001 f933 	bl	8007110 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8005eaa:	7bbb      	ldrb	r3, [r7, #14]
 8005eac:	3b01      	subs	r3, #1
 8005eae:	b2db      	uxtb	r3, r3
 8005eb0:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8005eb2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	dce9      	bgt.n	8005e8e <prvUnlockQueue+0x60>
 8005eba:	e000      	b.n	8005ebe <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8005ebc:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	22ff      	movs	r2, #255	@ 0xff
 8005ec2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8005ec6:	f002 f91b 	bl	8008100 <vPortExitCritical>
}
 8005eca:	bf00      	nop
 8005ecc:	3710      	adds	r7, #16
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bd80      	pop	{r7, pc}

08005ed2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8005ed2:	b580      	push	{r7, lr}
 8005ed4:	b084      	sub	sp, #16
 8005ed6:	af00      	add	r7, sp, #0
 8005ed8:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8005eda:	f002 f8db 	bl	8008094 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d102      	bne.n	8005eec <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	60fb      	str	r3, [r7, #12]
 8005eea:	e001      	b.n	8005ef0 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8005eec:	2300      	movs	r3, #0
 8005eee:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8005ef0:	f002 f906 	bl	8008100 <vPortExitCritical>

    return xReturn;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
}
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	3710      	adds	r7, #16
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bd80      	pop	{r7, pc}

08005efe <prvIsQueueFull>:
    return xReturn;
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8005efe:	b580      	push	{r7, lr}
 8005f00:	b084      	sub	sp, #16
 8005f02:	af00      	add	r7, sp, #0
 8005f04:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8005f06:	f002 f8c5 	bl	8008094 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f12:	429a      	cmp	r2, r3
 8005f14:	d102      	bne.n	8005f1c <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8005f16:	2301      	movs	r3, #1
 8005f18:	60fb      	str	r3, [r7, #12]
 8005f1a:	e001      	b.n	8005f20 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8005f20:	f002 f8ee 	bl	8008100 <vPortExitCritical>

    return xReturn;
 8005f24:	68fb      	ldr	r3, [r7, #12]
}
 8005f26:	4618      	mov	r0, r3
 8005f28:	3710      	adds	r7, #16
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bd80      	pop	{r7, pc}
	...

08005f30 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName )
    {
 8005f30:	b480      	push	{r7}
 8005f32:	b087      	sub	sp, #28
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
 8005f38:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	613b      	str	r3, [r7, #16]

        traceENTER_vQueueAddToRegistry( xQueue, pcQueueName );

        configASSERT( xQueue );
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d10d      	bne.n	8005f60 <vQueueAddToRegistry+0x30>
    __asm volatile
 8005f44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f48:	b672      	cpsid	i
 8005f4a:	f383 8811 	msr	BASEPRI, r3
 8005f4e:	f3bf 8f6f 	isb	sy
 8005f52:	f3bf 8f4f 	dsb	sy
 8005f56:	b662      	cpsie	i
 8005f58:	60fb      	str	r3, [r7, #12]
}
 8005f5a:	bf00      	nop
 8005f5c:	bf00      	nop
 8005f5e:	e7fd      	b.n	8005f5c <vQueueAddToRegistry+0x2c>

        if( pcQueueName != NULL )
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d024      	beq.n	8005fb0 <vQueueAddToRegistry+0x80>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005f66:	2300      	movs	r3, #0
 8005f68:	617b      	str	r3, [r7, #20]
 8005f6a:	e01e      	b.n	8005faa <vQueueAddToRegistry+0x7a>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8005f6c:	4a18      	ldr	r2, [pc, #96]	@ (8005fd0 <vQueueAddToRegistry+0xa0>)
 8005f6e:	697b      	ldr	r3, [r7, #20]
 8005f70:	00db      	lsls	r3, r3, #3
 8005f72:	4413      	add	r3, r2
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	687a      	ldr	r2, [r7, #4]
 8005f78:	429a      	cmp	r2, r3
 8005f7a:	d105      	bne.n	8005f88 <vQueueAddToRegistry+0x58>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	00db      	lsls	r3, r3, #3
 8005f80:	4a13      	ldr	r2, [pc, #76]	@ (8005fd0 <vQueueAddToRegistry+0xa0>)
 8005f82:	4413      	add	r3, r2
 8005f84:	613b      	str	r3, [r7, #16]
                    break;
 8005f86:	e013      	b.n	8005fb0 <vQueueAddToRegistry+0x80>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8005f88:	693b      	ldr	r3, [r7, #16]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d10a      	bne.n	8005fa4 <vQueueAddToRegistry+0x74>
 8005f8e:	4a10      	ldr	r2, [pc, #64]	@ (8005fd0 <vQueueAddToRegistry+0xa0>)
 8005f90:	697b      	ldr	r3, [r7, #20]
 8005f92:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d104      	bne.n	8005fa4 <vQueueAddToRegistry+0x74>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8005f9a:	697b      	ldr	r3, [r7, #20]
 8005f9c:	00db      	lsls	r3, r3, #3
 8005f9e:	4a0c      	ldr	r2, [pc, #48]	@ (8005fd0 <vQueueAddToRegistry+0xa0>)
 8005fa0:	4413      	add	r3, r2
 8005fa2:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005fa4:	697b      	ldr	r3, [r7, #20]
 8005fa6:	3301      	adds	r3, #1
 8005fa8:	617b      	str	r3, [r7, #20]
 8005faa:	697b      	ldr	r3, [r7, #20]
 8005fac:	2b07      	cmp	r3, #7
 8005fae:	d9dd      	bls.n	8005f6c <vQueueAddToRegistry+0x3c>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8005fb0:	693b      	ldr	r3, [r7, #16]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d005      	beq.n	8005fc2 <vQueueAddToRegistry+0x92>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8005fb6:	693b      	ldr	r3, [r7, #16]
 8005fb8:	683a      	ldr	r2, [r7, #0]
 8005fba:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8005fbc:	693b      	ldr	r3, [r7, #16]
 8005fbe:	687a      	ldr	r2, [r7, #4]
 8005fc0:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }

        traceRETURN_vQueueAddToRegistry();
    }
 8005fc2:	bf00      	nop
 8005fc4:	371c      	adds	r7, #28
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fcc:	4770      	bx	lr
 8005fce:	bf00      	nop
 8005fd0:	240032b0 	.word	0x240032b0

08005fd4 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueUnregisterQueue( QueueHandle_t xQueue )
    {
 8005fd4:	b480      	push	{r7}
 8005fd6:	b085      	sub	sp, #20
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
        UBaseType_t ux;

        traceENTER_vQueueUnregisterQueue( xQueue );

        configASSERT( xQueue );
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d10d      	bne.n	8005ffe <vQueueUnregisterQueue+0x2a>
    __asm volatile
 8005fe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fe6:	b672      	cpsid	i
 8005fe8:	f383 8811 	msr	BASEPRI, r3
 8005fec:	f3bf 8f6f 	isb	sy
 8005ff0:	f3bf 8f4f 	dsb	sy
 8005ff4:	b662      	cpsie	i
 8005ff6:	60bb      	str	r3, [r7, #8]
}
 8005ff8:	bf00      	nop
 8005ffa:	bf00      	nop
 8005ffc:	e7fd      	b.n	8005ffa <vQueueUnregisterQueue+0x26>

        /* See if the handle of the queue being unregistered in actually in the
         * registry. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005ffe:	2300      	movs	r3, #0
 8006000:	60fb      	str	r3, [r7, #12]
 8006002:	e016      	b.n	8006032 <vQueueUnregisterQueue+0x5e>
        {
            if( xQueueRegistry[ ux ].xHandle == xQueue )
 8006004:	4a10      	ldr	r2, [pc, #64]	@ (8006048 <vQueueUnregisterQueue+0x74>)
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	00db      	lsls	r3, r3, #3
 800600a:	4413      	add	r3, r2
 800600c:	685b      	ldr	r3, [r3, #4]
 800600e:	687a      	ldr	r2, [r7, #4]
 8006010:	429a      	cmp	r2, r3
 8006012:	d10b      	bne.n	800602c <vQueueUnregisterQueue+0x58>
            {
                /* Set the name to NULL to show that this slot if free again. */
                xQueueRegistry[ ux ].pcQueueName = NULL;
 8006014:	4a0c      	ldr	r2, [pc, #48]	@ (8006048 <vQueueUnregisterQueue+0x74>)
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	2100      	movs	r1, #0
 800601a:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

                /* Set the handle to NULL to ensure the same queue handle cannot
                 * appear in the registry twice if it is added, removed, then
                 * added again. */
                xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800601e:	4a0a      	ldr	r2, [pc, #40]	@ (8006048 <vQueueUnregisterQueue+0x74>)
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	00db      	lsls	r3, r3, #3
 8006024:	4413      	add	r3, r2
 8006026:	2200      	movs	r2, #0
 8006028:	605a      	str	r2, [r3, #4]
                break;
 800602a:	e006      	b.n	800603a <vQueueUnregisterQueue+0x66>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	3301      	adds	r3, #1
 8006030:	60fb      	str	r3, [r7, #12]
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	2b07      	cmp	r3, #7
 8006036:	d9e5      	bls.n	8006004 <vQueueUnregisterQueue+0x30>
                mtCOVERAGE_TEST_MARKER();
            }
        }

        traceRETURN_vQueueUnregisterQueue();
    }
 8006038:	bf00      	nop
 800603a:	bf00      	nop
 800603c:	3714      	adds	r7, #20
 800603e:	46bd      	mov	sp, r7
 8006040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006044:	4770      	bx	lr
 8006046:	bf00      	nop
 8006048:	240032b0 	.word	0x240032b0

0800604c <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 800604c:	b580      	push	{r7, lr}
 800604e:	b086      	sub	sp, #24
 8006050:	af00      	add	r7, sp, #0
 8006052:	60f8      	str	r0, [r7, #12]
 8006054:	60b9      	str	r1, [r7, #8]
 8006056:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 800605c:	f002 f81a 	bl	8008094 <vPortEnterCritical>
 8006060:	697b      	ldr	r3, [r7, #20]
 8006062:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006066:	b25b      	sxtb	r3, r3
 8006068:	f1b3 3fff 	cmp.w	r3, #4294967295
 800606c:	d103      	bne.n	8006076 <vQueueWaitForMessageRestricted+0x2a>
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	2200      	movs	r2, #0
 8006072:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006076:	697b      	ldr	r3, [r7, #20]
 8006078:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800607c:	b25b      	sxtb	r3, r3
 800607e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006082:	d103      	bne.n	800608c <vQueueWaitForMessageRestricted+0x40>
 8006084:	697b      	ldr	r3, [r7, #20]
 8006086:	2200      	movs	r2, #0
 8006088:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800608c:	f002 f838 	bl	8008100 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006090:	697b      	ldr	r3, [r7, #20]
 8006092:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006094:	2b00      	cmp	r3, #0
 8006096:	d106      	bne.n	80060a6 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006098:	697b      	ldr	r3, [r7, #20]
 800609a:	3324      	adds	r3, #36	@ 0x24
 800609c:	687a      	ldr	r2, [r7, #4]
 800609e:	68b9      	ldr	r1, [r7, #8]
 80060a0:	4618      	mov	r0, r3
 80060a2:	f000 fe97 	bl	8006dd4 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80060a6:	6978      	ldr	r0, [r7, #20]
 80060a8:	f7ff fec1 	bl	8005e2e <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
    }
 80060ac:	bf00      	nop
 80060ae:	3718      	adds	r7, #24
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bd80      	pop	{r7, pc}

080060b4 <prvCreateStaticTask>:
                                        void * const pvParameters,
                                        UBaseType_t uxPriority,
                                        StackType_t * const puxStackBuffer,
                                        StaticTask_t * const pxTaskBuffer,
                                        TaskHandle_t * const pxCreatedTask )
    {
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b08e      	sub	sp, #56	@ 0x38
 80060b8:	af04      	add	r7, sp, #16
 80060ba:	60f8      	str	r0, [r7, #12]
 80060bc:	60b9      	str	r1, [r7, #8]
 80060be:	607a      	str	r2, [r7, #4]
 80060c0:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;

        configASSERT( puxStackBuffer != NULL );
 80060c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d10d      	bne.n	80060e4 <prvCreateStaticTask+0x30>
    __asm volatile
 80060c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060cc:	b672      	cpsid	i
 80060ce:	f383 8811 	msr	BASEPRI, r3
 80060d2:	f3bf 8f6f 	isb	sy
 80060d6:	f3bf 8f4f 	dsb	sy
 80060da:	b662      	cpsie	i
 80060dc:	623b      	str	r3, [r7, #32]
}
 80060de:	bf00      	nop
 80060e0:	bf00      	nop
 80060e2:	e7fd      	b.n	80060e0 <prvCreateStaticTask+0x2c>
        configASSERT( pxTaskBuffer != NULL );
 80060e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d10d      	bne.n	8006106 <prvCreateStaticTask+0x52>
    __asm volatile
 80060ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060ee:	b672      	cpsid	i
 80060f0:	f383 8811 	msr	BASEPRI, r3
 80060f4:	f3bf 8f6f 	isb	sy
 80060f8:	f3bf 8f4f 	dsb	sy
 80060fc:	b662      	cpsie	i
 80060fe:	61fb      	str	r3, [r7, #28]
}
 8006100:	bf00      	nop
 8006102:	bf00      	nop
 8006104:	e7fd      	b.n	8006102 <prvCreateStaticTask+0x4e>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 8006106:	235c      	movs	r3, #92	@ 0x5c
 8006108:	617b      	str	r3, [r7, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 800610a:	697b      	ldr	r3, [r7, #20]
 800610c:	2b5c      	cmp	r3, #92	@ 0x5c
 800610e:	d00d      	beq.n	800612c <prvCreateStaticTask+0x78>
    __asm volatile
 8006110:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006114:	b672      	cpsid	i
 8006116:	f383 8811 	msr	BASEPRI, r3
 800611a:	f3bf 8f6f 	isb	sy
 800611e:	f3bf 8f4f 	dsb	sy
 8006122:	b662      	cpsie	i
 8006124:	61bb      	str	r3, [r7, #24]
}
 8006126:	bf00      	nop
 8006128:	bf00      	nop
 800612a:	e7fd      	b.n	8006128 <prvCreateStaticTask+0x74>
            ( void ) xSize; /* Prevent unused variable warning when configASSERT() is not used. */
 800612c:	697b      	ldr	r3, [r7, #20]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800612e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006130:	2b00      	cmp	r3, #0
 8006132:	d01f      	beq.n	8006174 <prvCreateStaticTask+0xc0>
 8006134:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006136:	2b00      	cmp	r3, #0
 8006138:	d01c      	beq.n	8006174 <prvCreateStaticTask+0xc0>
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer;
 800613a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800613c:	627b      	str	r3, [r7, #36]	@ 0x24
            ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 800613e:	225c      	movs	r2, #92	@ 0x5c
 8006140:	2100      	movs	r1, #0
 8006142:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006144:	f018 f8ce 	bl	801e2e4 <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800614a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800614c:	631a      	str	r2, [r3, #48]	@ 0x30

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800614e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006150:	2202      	movs	r2, #2
 8006152:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006156:	2300      	movs	r3, #0
 8006158:	9303      	str	r3, [sp, #12]
 800615a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800615c:	9302      	str	r3, [sp, #8]
 800615e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006160:	9301      	str	r3, [sp, #4]
 8006162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006164:	9300      	str	r3, [sp, #0]
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	687a      	ldr	r2, [r7, #4]
 800616a:	68b9      	ldr	r1, [r7, #8]
 800616c:	68f8      	ldr	r0, [r7, #12]
 800616e:	f000 f88f 	bl	8006290 <prvInitialiseNewTask>
 8006172:	e001      	b.n	8006178 <prvCreateStaticTask+0xc4>
        }
        else
        {
            pxNewTCB = NULL;
 8006174:	2300      	movs	r3, #0
 8006176:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        return pxNewTCB;
 8006178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 800617a:	4618      	mov	r0, r3
 800617c:	3728      	adds	r7, #40	@ 0x28
 800617e:	46bd      	mov	sp, r7
 8006180:	bd80      	pop	{r7, pc}

08006182 <xTaskCreateStatic>:
                                    const configSTACK_DEPTH_TYPE uxStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 8006182:	b580      	push	{r7, lr}
 8006184:	b08a      	sub	sp, #40	@ 0x28
 8006186:	af04      	add	r7, sp, #16
 8006188:	60f8      	str	r0, [r7, #12]
 800618a:	60b9      	str	r1, [r7, #8]
 800618c:	607a      	str	r2, [r7, #4]
 800618e:	603b      	str	r3, [r7, #0]
        TaskHandle_t xReturn = NULL;
 8006190:	2300      	movs	r3, #0
 8006192:	613b      	str	r3, [r7, #16]
        TCB_t * pxNewTCB;

        traceENTER_xTaskCreateStatic( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer );

        pxNewTCB = prvCreateStaticTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer, &xReturn );
 8006194:	f107 0310 	add.w	r3, r7, #16
 8006198:	9303      	str	r3, [sp, #12]
 800619a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800619c:	9302      	str	r3, [sp, #8]
 800619e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061a0:	9301      	str	r3, [sp, #4]
 80061a2:	6a3b      	ldr	r3, [r7, #32]
 80061a4:	9300      	str	r3, [sp, #0]
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	687a      	ldr	r2, [r7, #4]
 80061aa:	68b9      	ldr	r1, [r7, #8]
 80061ac:	68f8      	ldr	r0, [r7, #12]
 80061ae:	f7ff ff81 	bl	80060b4 <prvCreateStaticTask>
 80061b2:	6178      	str	r0, [r7, #20]

        if( pxNewTCB != NULL )
 80061b4:	697b      	ldr	r3, [r7, #20]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d002      	beq.n	80061c0 <xTaskCreateStatic+0x3e>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 80061ba:	6978      	ldr	r0, [r7, #20]
 80061bc:	f000 f8fc 	bl	80063b8 <prvAddNewTaskToReadyList>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskCreateStatic( xReturn );

        return xReturn;
 80061c0:	693b      	ldr	r3, [r7, #16]
    }
 80061c2:	4618      	mov	r0, r3
 80061c4:	3718      	adds	r7, #24
 80061c6:	46bd      	mov	sp, r7
 80061c8:	bd80      	pop	{r7, pc}

080061ca <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 80061ca:	b580      	push	{r7, lr}
 80061cc:	b08a      	sub	sp, #40	@ 0x28
 80061ce:	af04      	add	r7, sp, #16
 80061d0:	60f8      	str	r0, [r7, #12]
 80061d2:	60b9      	str	r1, [r7, #8]
 80061d4:	607a      	str	r2, [r7, #4]
 80061d6:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	009b      	lsls	r3, r3, #2
 80061dc:	4618      	mov	r0, r3
 80061de:	f002 f88d 	bl	80082fc <pvPortMalloc>
 80061e2:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 80061e4:	693b      	ldr	r3, [r7, #16]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d013      	beq.n	8006212 <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 80061ea:	205c      	movs	r0, #92	@ 0x5c
 80061ec:	f002 f886 	bl	80082fc <pvPortMalloc>
 80061f0:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d008      	beq.n	800620a <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 80061f8:	225c      	movs	r2, #92	@ 0x5c
 80061fa:	2100      	movs	r1, #0
 80061fc:	6978      	ldr	r0, [r7, #20]
 80061fe:	f018 f871 	bl	801e2e4 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	693a      	ldr	r2, [r7, #16]
 8006206:	631a      	str	r2, [r3, #48]	@ 0x30
 8006208:	e005      	b.n	8006216 <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 800620a:	6938      	ldr	r0, [r7, #16]
 800620c:	f002 f9b4 	bl	8008578 <vPortFree>
 8006210:	e001      	b.n	8006216 <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8006212:	2300      	movs	r3, #0
 8006214:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8006216:	697b      	ldr	r3, [r7, #20]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d011      	beq.n	8006240 <prvCreateTask+0x76>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800621c:	697b      	ldr	r3, [r7, #20]
 800621e:	2200      	movs	r2, #0
 8006220:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006224:	2300      	movs	r3, #0
 8006226:	9303      	str	r3, [sp, #12]
 8006228:	697b      	ldr	r3, [r7, #20]
 800622a:	9302      	str	r3, [sp, #8]
 800622c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800622e:	9301      	str	r3, [sp, #4]
 8006230:	6a3b      	ldr	r3, [r7, #32]
 8006232:	9300      	str	r3, [sp, #0]
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	687a      	ldr	r2, [r7, #4]
 8006238:	68b9      	ldr	r1, [r7, #8]
 800623a:	68f8      	ldr	r0, [r7, #12]
 800623c:	f000 f828 	bl	8006290 <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8006240:	697b      	ldr	r3, [r7, #20]
    }
 8006242:	4618      	mov	r0, r3
 8006244:	3718      	adds	r7, #24
 8006246:	46bd      	mov	sp, r7
 8006248:	bd80      	pop	{r7, pc}

0800624a <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800624a:	b580      	push	{r7, lr}
 800624c:	b088      	sub	sp, #32
 800624e:	af02      	add	r7, sp, #8
 8006250:	60f8      	str	r0, [r7, #12]
 8006252:	60b9      	str	r1, [r7, #8]
 8006254:	607a      	str	r2, [r7, #4]
 8006256:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 8006258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800625a:	9301      	str	r3, [sp, #4]
 800625c:	6a3b      	ldr	r3, [r7, #32]
 800625e:	9300      	str	r3, [sp, #0]
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	687a      	ldr	r2, [r7, #4]
 8006264:	68b9      	ldr	r1, [r7, #8]
 8006266:	68f8      	ldr	r0, [r7, #12]
 8006268:	f7ff ffaf 	bl	80061ca <prvCreateTask>
 800626c:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 800626e:	693b      	ldr	r3, [r7, #16]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d005      	beq.n	8006280 <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8006274:	6938      	ldr	r0, [r7, #16]
 8006276:	f000 f89f 	bl	80063b8 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800627a:	2301      	movs	r3, #1
 800627c:	617b      	str	r3, [r7, #20]
 800627e:	e002      	b.n	8006286 <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006280:	f04f 33ff 	mov.w	r3, #4294967295
 8006284:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );

        return xReturn;
 8006286:	697b      	ldr	r3, [r7, #20]
    }
 8006288:	4618      	mov	r0, r3
 800628a:	3718      	adds	r7, #24
 800628c:	46bd      	mov	sp, r7
 800628e:	bd80      	pop	{r7, pc}

08006290 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b088      	sub	sp, #32
 8006294:	af00      	add	r7, sp, #0
 8006296:	60f8      	str	r0, [r7, #12]
 8006298:	60b9      	str	r1, [r7, #8]
 800629a:	607a      	str	r2, [r7, #4]
 800629c:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 800629e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062a0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	009b      	lsls	r3, r3, #2
 80062a6:	461a      	mov	r2, r3
 80062a8:	21a5      	movs	r1, #165	@ 0xa5
 80062aa:	f018 f81b 	bl	801e2e4 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 80062ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80062b2:	6879      	ldr	r1, [r7, #4]
 80062b4:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80062b8:	440b      	add	r3, r1
 80062ba:	009b      	lsls	r3, r3, #2
 80062bc:	4413      	add	r3, r2
 80062be:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 80062c0:	69bb      	ldr	r3, [r7, #24]
 80062c2:	f023 0307 	bic.w	r3, r3, #7
 80062c6:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 80062c8:	69bb      	ldr	r3, [r7, #24]
 80062ca:	f003 0307 	and.w	r3, r3, #7
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d00d      	beq.n	80062ee <prvInitialiseNewTask+0x5e>
    __asm volatile
 80062d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062d6:	b672      	cpsid	i
 80062d8:	f383 8811 	msr	BASEPRI, r3
 80062dc:	f3bf 8f6f 	isb	sy
 80062e0:	f3bf 8f4f 	dsb	sy
 80062e4:	b662      	cpsie	i
 80062e6:	617b      	str	r3, [r7, #20]
}
 80062e8:	bf00      	nop
 80062ea:	bf00      	nop
 80062ec:	e7fd      	b.n	80062ea <prvInitialiseNewTask+0x5a>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80062ee:	68bb      	ldr	r3, [r7, #8]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d01e      	beq.n	8006332 <prvInitialiseNewTask+0xa2>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80062f4:	2300      	movs	r3, #0
 80062f6:	61fb      	str	r3, [r7, #28]
 80062f8:	e012      	b.n	8006320 <prvInitialiseNewTask+0x90>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80062fa:	68ba      	ldr	r2, [r7, #8]
 80062fc:	69fb      	ldr	r3, [r7, #28]
 80062fe:	4413      	add	r3, r2
 8006300:	7819      	ldrb	r1, [r3, #0]
 8006302:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006304:	69fb      	ldr	r3, [r7, #28]
 8006306:	4413      	add	r3, r2
 8006308:	3334      	adds	r3, #52	@ 0x34
 800630a:	460a      	mov	r2, r1
 800630c:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800630e:	68ba      	ldr	r2, [r7, #8]
 8006310:	69fb      	ldr	r3, [r7, #28]
 8006312:	4413      	add	r3, r2
 8006314:	781b      	ldrb	r3, [r3, #0]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d006      	beq.n	8006328 <prvInitialiseNewTask+0x98>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800631a:	69fb      	ldr	r3, [r7, #28]
 800631c:	3301      	adds	r3, #1
 800631e:	61fb      	str	r3, [r7, #28]
 8006320:	69fb      	ldr	r3, [r7, #28]
 8006322:	2b0f      	cmp	r3, #15
 8006324:	d9e9      	bls.n	80062fa <prvInitialiseNewTask+0x6a>
 8006326:	e000      	b.n	800632a <prvInitialiseNewTask+0x9a>
            {
                break;
 8006328:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 800632a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800632c:	2200      	movs	r2, #0
 800632e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8006332:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006334:	2b06      	cmp	r3, #6
 8006336:	d90d      	bls.n	8006354 <prvInitialiseNewTask+0xc4>
    __asm volatile
 8006338:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800633c:	b672      	cpsid	i
 800633e:	f383 8811 	msr	BASEPRI, r3
 8006342:	f3bf 8f6f 	isb	sy
 8006346:	f3bf 8f4f 	dsb	sy
 800634a:	b662      	cpsie	i
 800634c:	613b      	str	r3, [r7, #16]
}
 800634e:	bf00      	nop
 8006350:	bf00      	nop
 8006352:	e7fd      	b.n	8006350 <prvInitialiseNewTask+0xc0>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006356:	2b06      	cmp	r3, #6
 8006358:	d901      	bls.n	800635e <prvInitialiseNewTask+0xce>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800635a:	2306      	movs	r3, #6
 800635c:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800635e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006360:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006362:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8006364:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006366:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006368:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800636a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800636c:	3304      	adds	r3, #4
 800636e:	4618      	mov	r0, r3
 8006370:	f7fe fe0a 	bl	8004f88 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006374:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006376:	3318      	adds	r3, #24
 8006378:	4618      	mov	r0, r3
 800637a:	f7fe fe05 	bl	8004f88 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800637e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006380:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006382:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 8006384:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006386:	f1c3 0207 	rsb	r2, r3, #7
 800638a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800638c:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800638e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006390:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006392:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006394:	683a      	ldr	r2, [r7, #0]
 8006396:	68f9      	ldr	r1, [r7, #12]
 8006398:	69b8      	ldr	r0, [r7, #24]
 800639a:	f001 fd17 	bl	8007dcc <pxPortInitialiseStack>
 800639e:	4602      	mov	r2, r0
 80063a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063a2:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 80063a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d002      	beq.n	80063b0 <prvInitialiseNewTask+0x120>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80063aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063ae:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80063b0:	bf00      	nop
 80063b2:	3720      	adds	r7, #32
 80063b4:	46bd      	mov	sp, r7
 80063b6:	bd80      	pop	{r7, pc}

080063b8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b084      	sub	sp, #16
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 80063c0:	f001 fe68 	bl	8008094 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 80063c4:	4b41      	ldr	r3, [pc, #260]	@ (80064cc <prvAddNewTaskToReadyList+0x114>)
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	3301      	adds	r3, #1
 80063ca:	4a40      	ldr	r2, [pc, #256]	@ (80064cc <prvAddNewTaskToReadyList+0x114>)
 80063cc:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 80063ce:	4b40      	ldr	r3, [pc, #256]	@ (80064d0 <prvAddNewTaskToReadyList+0x118>)
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d109      	bne.n	80063ea <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 80063d6:	4a3e      	ldr	r2, [pc, #248]	@ (80064d0 <prvAddNewTaskToReadyList+0x118>)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80063dc:	4b3b      	ldr	r3, [pc, #236]	@ (80064cc <prvAddNewTaskToReadyList+0x114>)
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	2b01      	cmp	r3, #1
 80063e2:	d110      	bne.n	8006406 <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 80063e4:	f000 feb8 	bl	8007158 <prvInitialiseTaskLists>
 80063e8:	e00d      	b.n	8006406 <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 80063ea:	4b3a      	ldr	r3, [pc, #232]	@ (80064d4 <prvAddNewTaskToReadyList+0x11c>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d109      	bne.n	8006406 <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80063f2:	4b37      	ldr	r3, [pc, #220]	@ (80064d0 <prvAddNewTaskToReadyList+0x118>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063fc:	429a      	cmp	r2, r3
 80063fe:	d802      	bhi.n	8006406 <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8006400:	4a33      	ldr	r2, [pc, #204]	@ (80064d0 <prvAddNewTaskToReadyList+0x118>)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 8006406:	4b34      	ldr	r3, [pc, #208]	@ (80064d8 <prvAddNewTaskToReadyList+0x120>)
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	3301      	adds	r3, #1
 800640c:	4a32      	ldr	r2, [pc, #200]	@ (80064d8 <prvAddNewTaskToReadyList+0x120>)
 800640e:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006410:	4b31      	ldr	r3, [pc, #196]	@ (80064d8 <prvAddNewTaskToReadyList+0x120>)
 8006412:	681a      	ldr	r2, [r3, #0]
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	645a      	str	r2, [r3, #68]	@ 0x44
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800641c:	2201      	movs	r2, #1
 800641e:	409a      	lsls	r2, r3
 8006420:	4b2e      	ldr	r3, [pc, #184]	@ (80064dc <prvAddNewTaskToReadyList+0x124>)
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	4313      	orrs	r3, r2
 8006426:	4a2d      	ldr	r2, [pc, #180]	@ (80064dc <prvAddNewTaskToReadyList+0x124>)
 8006428:	6013      	str	r3, [r2, #0]
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800642e:	492c      	ldr	r1, [pc, #176]	@ (80064e0 <prvAddNewTaskToReadyList+0x128>)
 8006430:	4613      	mov	r3, r2
 8006432:	009b      	lsls	r3, r3, #2
 8006434:	4413      	add	r3, r2
 8006436:	009b      	lsls	r3, r3, #2
 8006438:	440b      	add	r3, r1
 800643a:	3304      	adds	r3, #4
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	60fb      	str	r3, [r7, #12]
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	68fa      	ldr	r2, [r7, #12]
 8006444:	609a      	str	r2, [r3, #8]
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	689a      	ldr	r2, [r3, #8]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	60da      	str	r2, [r3, #12]
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	689b      	ldr	r3, [r3, #8]
 8006452:	687a      	ldr	r2, [r7, #4]
 8006454:	3204      	adds	r2, #4
 8006456:	605a      	str	r2, [r3, #4]
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	1d1a      	adds	r2, r3, #4
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	609a      	str	r2, [r3, #8]
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006464:	4613      	mov	r3, r2
 8006466:	009b      	lsls	r3, r3, #2
 8006468:	4413      	add	r3, r2
 800646a:	009b      	lsls	r3, r3, #2
 800646c:	4a1c      	ldr	r2, [pc, #112]	@ (80064e0 <prvAddNewTaskToReadyList+0x128>)
 800646e:	441a      	add	r2, r3
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	615a      	str	r2, [r3, #20]
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006478:	4919      	ldr	r1, [pc, #100]	@ (80064e0 <prvAddNewTaskToReadyList+0x128>)
 800647a:	4613      	mov	r3, r2
 800647c:	009b      	lsls	r3, r3, #2
 800647e:	4413      	add	r3, r2
 8006480:	009b      	lsls	r3, r3, #2
 8006482:	440b      	add	r3, r1
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	687a      	ldr	r2, [r7, #4]
 8006488:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800648a:	1c59      	adds	r1, r3, #1
 800648c:	4814      	ldr	r0, [pc, #80]	@ (80064e0 <prvAddNewTaskToReadyList+0x128>)
 800648e:	4613      	mov	r3, r2
 8006490:	009b      	lsls	r3, r3, #2
 8006492:	4413      	add	r3, r2
 8006494:	009b      	lsls	r3, r3, #2
 8006496:	4403      	add	r3, r0
 8006498:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 800649a:	f001 fe31 	bl	8008100 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 800649e:	4b0d      	ldr	r3, [pc, #52]	@ (80064d4 <prvAddNewTaskToReadyList+0x11c>)
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d00e      	beq.n	80064c4 <prvAddNewTaskToReadyList+0x10c>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 80064a6:	4b0a      	ldr	r3, [pc, #40]	@ (80064d0 <prvAddNewTaskToReadyList+0x118>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064b0:	429a      	cmp	r2, r3
 80064b2:	d207      	bcs.n	80064c4 <prvAddNewTaskToReadyList+0x10c>
 80064b4:	4b0b      	ldr	r3, [pc, #44]	@ (80064e4 <prvAddNewTaskToReadyList+0x12c>)
 80064b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064ba:	601a      	str	r2, [r3, #0]
 80064bc:	f3bf 8f4f 	dsb	sy
 80064c0:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 80064c4:	bf00      	nop
 80064c6:	3710      	adds	r7, #16
 80064c8:	46bd      	mov	sp, r7
 80064ca:	bd80      	pop	{r7, pc}
 80064cc:	240033dc 	.word	0x240033dc
 80064d0:	240032f0 	.word	0x240032f0
 80064d4:	240033e8 	.word	0x240033e8
 80064d8:	240033f8 	.word	0x240033f8
 80064dc:	240033e4 	.word	0x240033e4
 80064e0:	240032f4 	.word	0x240032f4
 80064e4:	e000ed04 	.word	0xe000ed04

080064e8 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    void vTaskDelete( TaskHandle_t xTaskToDelete )
    {
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b086      	sub	sp, #24
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
        TCB_t * pxTCB;
        BaseType_t xDeleteTCBInIdleTask = pdFALSE;
 80064f0:	2300      	movs	r3, #0
 80064f2:	617b      	str	r3, [r7, #20]
        BaseType_t xTaskIsRunningOrYielding;

        traceENTER_vTaskDelete( xTaskToDelete );

        taskENTER_CRITICAL();
 80064f4:	f001 fdce 	bl	8008094 <vPortEnterCritical>
        {
            /* If null is passed in here then it is the calling task that is
             * being deleted. */
            pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d102      	bne.n	8006504 <vTaskDelete+0x1c>
 80064fe:	4b42      	ldr	r3, [pc, #264]	@ (8006608 <vTaskDelete+0x120>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	e000      	b.n	8006506 <vTaskDelete+0x1e>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	613b      	str	r3, [r7, #16]

            /* Remove task from the ready/delayed list. */
            if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006508:	693b      	ldr	r3, [r7, #16]
 800650a:	3304      	adds	r3, #4
 800650c:	4618      	mov	r0, r3
 800650e:	f7fe fda5 	bl	800505c <uxListRemove>
 8006512:	4603      	mov	r3, r0
 8006514:	2b00      	cmp	r3, #0
 8006516:	d115      	bne.n	8006544 <vTaskDelete+0x5c>
            {
                taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006518:	693b      	ldr	r3, [r7, #16]
 800651a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800651c:	493b      	ldr	r1, [pc, #236]	@ (800660c <vTaskDelete+0x124>)
 800651e:	4613      	mov	r3, r2
 8006520:	009b      	lsls	r3, r3, #2
 8006522:	4413      	add	r3, r2
 8006524:	009b      	lsls	r3, r3, #2
 8006526:	440b      	add	r3, r1
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d10a      	bne.n	8006544 <vTaskDelete+0x5c>
 800652e:	693b      	ldr	r3, [r7, #16]
 8006530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006532:	2201      	movs	r2, #1
 8006534:	fa02 f303 	lsl.w	r3, r2, r3
 8006538:	43da      	mvns	r2, r3
 800653a:	4b35      	ldr	r3, [pc, #212]	@ (8006610 <vTaskDelete+0x128>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4013      	ands	r3, r2
 8006540:	4a33      	ldr	r2, [pc, #204]	@ (8006610 <vTaskDelete+0x128>)
 8006542:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }

            /* Is the task waiting on an event also? */
            if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006544:	693b      	ldr	r3, [r7, #16]
 8006546:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006548:	2b00      	cmp	r3, #0
 800654a:	d004      	beq.n	8006556 <vTaskDelete+0x6e>
            {
                ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800654c:	693b      	ldr	r3, [r7, #16]
 800654e:	3318      	adds	r3, #24
 8006550:	4618      	mov	r0, r3
 8006552:	f7fe fd83 	bl	800505c <uxListRemove>

            /* Increment the uxTaskNumber also so kernel aware debuggers can
             * detect that the task lists need re-generating.  This is done before
             * portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
             * not return. */
            uxTaskNumber++;
 8006556:	4b2f      	ldr	r3, [pc, #188]	@ (8006614 <vTaskDelete+0x12c>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	3301      	adds	r3, #1
 800655c:	4a2d      	ldr	r2, [pc, #180]	@ (8006614 <vTaskDelete+0x12c>)
 800655e:	6013      	str	r3, [r2, #0]

            /* Use temp variable as distinct sequence points for reading volatile
             * variables prior to a logical operator to ensure compliance with
             * MISRA C 2012 Rule 13.5. */
            xTaskIsRunningOrYielding = taskTASK_IS_RUNNING_OR_SCHEDULED_TO_YIELD( pxTCB );
 8006560:	4b29      	ldr	r3, [pc, #164]	@ (8006608 <vTaskDelete+0x120>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	693a      	ldr	r2, [r7, #16]
 8006566:	429a      	cmp	r2, r3
 8006568:	d101      	bne.n	800656e <vTaskDelete+0x86>
 800656a:	2301      	movs	r3, #1
 800656c:	e000      	b.n	8006570 <vTaskDelete+0x88>
 800656e:	2300      	movs	r3, #0
 8006570:	60fb      	str	r3, [r7, #12]

            /* If the task is running (or yielding), we must add it to the
             * termination list so that an idle task can delete it when it is
             * no longer running. */
            if( ( xSchedulerRunning != pdFALSE ) && ( xTaskIsRunningOrYielding != pdFALSE ) )
 8006572:	4b29      	ldr	r3, [pc, #164]	@ (8006618 <vTaskDelete+0x130>)
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d010      	beq.n	800659c <vTaskDelete+0xb4>
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d00d      	beq.n	800659c <vTaskDelete+0xb4>
                 * deleted. This cannot complete when the task is still running
                 * on a core, as a context switch to another task is required.
                 * Place the task in the termination list. The idle task will check
                 * the termination list and free up any memory allocated by the
                 * scheduler for the TCB and stack of the deleted task. */
                vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8006580:	693b      	ldr	r3, [r7, #16]
 8006582:	3304      	adds	r3, #4
 8006584:	4619      	mov	r1, r3
 8006586:	4825      	ldr	r0, [pc, #148]	@ (800661c <vTaskDelete+0x134>)
 8006588:	f7fe fd0b 	bl	8004fa2 <vListInsertEnd>

                /* Increment the ucTasksDeleted variable so the idle task knows
                 * there is a task that has been deleted and that it should therefore
                 * check the xTasksWaitingTermination list. */
                ++uxDeletedTasksWaitingCleanUp;
 800658c:	4b24      	ldr	r3, [pc, #144]	@ (8006620 <vTaskDelete+0x138>)
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	3301      	adds	r3, #1
 8006592:	4a23      	ldr	r2, [pc, #140]	@ (8006620 <vTaskDelete+0x138>)
 8006594:	6013      	str	r3, [r2, #0]
                /* Call the delete hook before portPRE_TASK_DELETE_HOOK() as
                 * portPRE_TASK_DELETE_HOOK() does not return in the Win32 port. */
                traceTASK_DELETE( pxTCB );

                /* Delete the task TCB in idle task. */
                xDeleteTCBInIdleTask = pdTRUE;
 8006596:	2301      	movs	r3, #1
 8006598:	617b      	str	r3, [r7, #20]
 800659a:	e006      	b.n	80065aa <vTaskDelete+0xc2>
                }
                #endif /* #if ( configNUMBER_OF_CORES > 1 ) */
            }
            else
            {
                --uxCurrentNumberOfTasks;
 800659c:	4b21      	ldr	r3, [pc, #132]	@ (8006624 <vTaskDelete+0x13c>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	3b01      	subs	r3, #1
 80065a2:	4a20      	ldr	r2, [pc, #128]	@ (8006624 <vTaskDelete+0x13c>)
 80065a4:	6013      	str	r3, [r2, #0]
                traceTASK_DELETE( pxTCB );

                /* Reset the next expected unblock time in case it referred to
                 * the task that has just been deleted. */
                prvResetNextTaskUnblockTime();
 80065a6:	f000 fe71 	bl	800728c <prvResetNextTaskUnblockTime>
            }
        }
        taskEXIT_CRITICAL();
 80065aa:	f001 fda9 	bl	8008100 <vPortExitCritical>

        /* If the task is not deleting itself, call prvDeleteTCB from outside of
         * critical section. If a task deletes itself, prvDeleteTCB is called
         * from prvCheckTasksWaitingTermination which is called from Idle task. */
        if( xDeleteTCBInIdleTask != pdTRUE )
 80065ae:	697b      	ldr	r3, [r7, #20]
 80065b0:	2b01      	cmp	r3, #1
 80065b2:	d002      	beq.n	80065ba <vTaskDelete+0xd2>
        {
            prvDeleteTCB( pxTCB );
 80065b4:	6938      	ldr	r0, [r7, #16]
 80065b6:	f000 fe37 	bl	8007228 <prvDeleteTCB>

        /* Force a reschedule if it is the currently running task that has just
         * been deleted. */
        #if ( configNUMBER_OF_CORES == 1 )
        {
            if( xSchedulerRunning != pdFALSE )
 80065ba:	4b17      	ldr	r3, [pc, #92]	@ (8006618 <vTaskDelete+0x130>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d01e      	beq.n	8006600 <vTaskDelete+0x118>
            {
                if( pxTCB == pxCurrentTCB )
 80065c2:	4b11      	ldr	r3, [pc, #68]	@ (8006608 <vTaskDelete+0x120>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	693a      	ldr	r2, [r7, #16]
 80065c8:	429a      	cmp	r2, r3
 80065ca:	d119      	bne.n	8006600 <vTaskDelete+0x118>
                {
                    configASSERT( uxSchedulerSuspended == 0 );
 80065cc:	4b16      	ldr	r3, [pc, #88]	@ (8006628 <vTaskDelete+0x140>)
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d00d      	beq.n	80065f0 <vTaskDelete+0x108>
    __asm volatile
 80065d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065d8:	b672      	cpsid	i
 80065da:	f383 8811 	msr	BASEPRI, r3
 80065de:	f3bf 8f6f 	isb	sy
 80065e2:	f3bf 8f4f 	dsb	sy
 80065e6:	b662      	cpsie	i
 80065e8:	60bb      	str	r3, [r7, #8]
}
 80065ea:	bf00      	nop
 80065ec:	bf00      	nop
 80065ee:	e7fd      	b.n	80065ec <vTaskDelete+0x104>
                    taskYIELD_WITHIN_API();
 80065f0:	4b0e      	ldr	r3, [pc, #56]	@ (800662c <vTaskDelete+0x144>)
 80065f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065f6:	601a      	str	r2, [r3, #0]
 80065f8:	f3bf 8f4f 	dsb	sy
 80065fc:	f3bf 8f6f 	isb	sy
            }
        }
        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

        traceRETURN_vTaskDelete();
    }
 8006600:	bf00      	nop
 8006602:	3718      	adds	r7, #24
 8006604:	46bd      	mov	sp, r7
 8006606:	bd80      	pop	{r7, pc}
 8006608:	240032f0 	.word	0x240032f0
 800660c:	240032f4 	.word	0x240032f4
 8006610:	240033e4 	.word	0x240033e4
 8006614:	240033f8 	.word	0x240033f8
 8006618:	240033e8 	.word	0x240033e8
 800661c:	240033c4 	.word	0x240033c4
 8006620:	240033d8 	.word	0x240033d8
 8006624:	240033dc 	.word	0x240033dc
 8006628:	24003404 	.word	0x24003404
 800662c:	e000ed04 	.word	0xe000ed04

08006630 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8006630:	b580      	push	{r7, lr}
 8006632:	b084      	sub	sp, #16
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8006638:	2300      	movs	r3, #0
 800663a:	60fb      	str	r3, [r7, #12]

        traceENTER_vTaskDelay( xTicksToDelay );

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d01a      	beq.n	8006678 <vTaskDelay+0x48>
        {
            vTaskSuspendAll();
 8006642:	f000 f8dd 	bl	8006800 <vTaskSuspendAll>
            {
                configASSERT( uxSchedulerSuspended == 1U );
 8006646:	4b14      	ldr	r3, [pc, #80]	@ (8006698 <vTaskDelay+0x68>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	2b01      	cmp	r3, #1
 800664c:	d00d      	beq.n	800666a <vTaskDelay+0x3a>
    __asm volatile
 800664e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006652:	b672      	cpsid	i
 8006654:	f383 8811 	msr	BASEPRI, r3
 8006658:	f3bf 8f6f 	isb	sy
 800665c:	f3bf 8f4f 	dsb	sy
 8006660:	b662      	cpsie	i
 8006662:	60bb      	str	r3, [r7, #8]
}
 8006664:	bf00      	nop
 8006666:	bf00      	nop
 8006668:	e7fd      	b.n	8006666 <vTaskDelay+0x36>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800666a:	2100      	movs	r1, #0
 800666c:	6878      	ldr	r0, [r7, #4]
 800666e:	f001 f86d 	bl	800774c <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8006672:	f000 f8d3 	bl	800681c <xTaskResumeAll>
 8006676:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d107      	bne.n	800668e <vTaskDelay+0x5e>
        {
            taskYIELD_WITHIN_API();
 800667e:	4b07      	ldr	r3, [pc, #28]	@ (800669c <vTaskDelay+0x6c>)
 8006680:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006684:	601a      	str	r2, [r3, #0]
 8006686:	f3bf 8f4f 	dsb	sy
 800668a:	f3bf 8f6f 	isb	sy
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskDelay();
    }
 800668e:	bf00      	nop
 8006690:	3710      	adds	r7, #16
 8006692:	46bd      	mov	sp, r7
 8006694:	bd80      	pop	{r7, pc}
 8006696:	bf00      	nop
 8006698:	24003404 	.word	0x24003404
 800669c:	e000ed04 	.word	0xe000ed04

080066a0 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b090      	sub	sp, #64	@ 0x40
 80066a4:	af04      	add	r7, sp, #16
    BaseType_t xReturn = pdPASS;
 80066a6:	2301      	movs	r3, #1
 80066a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 80066aa:	2300      	movs	r3, #0
 80066ac:	623b      	str	r3, [r7, #32]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 80066ae:	2300      	movs	r3, #0
 80066b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80066b2:	e013      	b.n	80066dc <prvCreateIdleTasks+0x3c>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 80066b4:	4a2b      	ldr	r2, [pc, #172]	@ (8006764 <prvCreateIdleTasks+0xc4>)
 80066b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066b8:	4413      	add	r3, r2
 80066ba:	7819      	ldrb	r1, [r3, #0]
 80066bc:	f107 0210 	add.w	r2, r7, #16
 80066c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066c2:	4413      	add	r3, r2
 80066c4:	460a      	mov	r2, r1
 80066c6:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 80066c8:	f107 0210 	add.w	r2, r7, #16
 80066cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066ce:	4413      	add	r3, r2
 80066d0:	781b      	ldrb	r3, [r3, #0]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d006      	beq.n	80066e4 <prvCreateIdleTasks+0x44>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 80066d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066d8:	3301      	adds	r3, #1
 80066da:	627b      	str	r3, [r7, #36]	@ 0x24
 80066dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066de:	2b0f      	cmp	r3, #15
 80066e0:	dde8      	ble.n	80066b4 <prvCreateIdleTasks+0x14>
 80066e2:	e000      	b.n	80066e6 <prvCreateIdleTasks+0x46>
        {
            break;
 80066e4:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 80066e6:	2300      	movs	r3, #0
 80066e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80066ea:	e031      	b.n	8006750 <prvCreateIdleTasks+0xb0>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 80066ec:	4b1e      	ldr	r3, [pc, #120]	@ (8006768 <prvCreateIdleTasks+0xc8>)
 80066ee:	623b      	str	r3, [r7, #32]
        }
        #endif /* if ( configNUMBER_OF_CORES > 1 ) */

        #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
        {
            StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 80066f0:	2300      	movs	r3, #0
 80066f2:	60fb      	str	r3, [r7, #12]
            StackType_t * pxIdleTaskStackBuffer = NULL;
 80066f4:	2300      	movs	r3, #0
 80066f6:	60bb      	str	r3, [r7, #8]

            /* The Idle task is created using user provided RAM - obtain the
             * address of the RAM then create the idle task. */
            #if ( configNUMBER_OF_CORES == 1 )
            {
                vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize );
 80066f8:	1d3a      	adds	r2, r7, #4
 80066fa:	f107 0108 	add.w	r1, r7, #8
 80066fe:	f107 030c 	add.w	r3, r7, #12
 8006702:	4618      	mov	r0, r3
 8006704:	f001 f878 	bl	80077f8 <vApplicationGetIdleTaskMemory>
                {
                    vApplicationGetPassiveIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize, ( BaseType_t ) ( xCoreID - 1 ) );
                }
            }
            #endif /* if ( configNUMBER_OF_CORES == 1 ) */
            xIdleTaskHandles[ xCoreID ] = xTaskCreateStatic( pxIdleTaskFunction,
 8006708:	6878      	ldr	r0, [r7, #4]
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	68fa      	ldr	r2, [r7, #12]
 800670e:	f107 0110 	add.w	r1, r7, #16
 8006712:	9202      	str	r2, [sp, #8]
 8006714:	9301      	str	r3, [sp, #4]
 8006716:	2300      	movs	r3, #0
 8006718:	9300      	str	r3, [sp, #0]
 800671a:	2300      	movs	r3, #0
 800671c:	4602      	mov	r2, r0
 800671e:	6a38      	ldr	r0, [r7, #32]
 8006720:	f7ff fd2f 	bl	8006182 <xTaskCreateStatic>
 8006724:	4602      	mov	r2, r0
 8006726:	4911      	ldr	r1, [pc, #68]	@ (800676c <prvCreateIdleTasks+0xcc>)
 8006728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800672a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                                                             ( void * ) NULL,
                                                             portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                                             pxIdleTaskStackBuffer,
                                                             pxIdleTaskTCBBuffer );

            if( xIdleTaskHandles[ xCoreID ] != NULL )
 800672e:	4a0f      	ldr	r2, [pc, #60]	@ (800676c <prvCreateIdleTasks+0xcc>)
 8006730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006732:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006736:	2b00      	cmp	r3, #0
 8006738:	d002      	beq.n	8006740 <prvCreateIdleTasks+0xa0>
            {
                xReturn = pdPASS;
 800673a:	2301      	movs	r3, #1
 800673c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800673e:	e001      	b.n	8006744 <prvCreateIdleTasks+0xa4>
            }
            else
            {
                xReturn = pdFAIL;
 8006740:	2300      	movs	r3, #0
 8006742:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 8006744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006746:	2b00      	cmp	r3, #0
 8006748:	d006      	beq.n	8006758 <prvCreateIdleTasks+0xb8>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 800674a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800674c:	3301      	adds	r3, #1
 800674e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006752:	2b00      	cmp	r3, #0
 8006754:	ddca      	ble.n	80066ec <prvCreateIdleTasks+0x4c>
 8006756:	e000      	b.n	800675a <prvCreateIdleTasks+0xba>
        {
            break;
 8006758:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 800675a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800675c:	4618      	mov	r0, r3
 800675e:	3730      	adds	r7, #48	@ 0x30
 8006760:	46bd      	mov	sp, r7
 8006762:	bd80      	pop	{r7, pc}
 8006764:	08020300 	.word	0x08020300
 8006768:	08007129 	.word	0x08007129
 800676c:	24003400 	.word	0x24003400

08006770 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b084      	sub	sp, #16
 8006774:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 8006776:	f7ff ff93 	bl	80066a0 <prvCreateIdleTasks>
 800677a:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	2b01      	cmp	r3, #1
 8006780:	d102      	bne.n	8006788 <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 8006782:	f001 f86d 	bl	8007860 <xTimerCreateTimerTask>
 8006786:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	2b01      	cmp	r3, #1
 800678c:	d118      	bne.n	80067c0 <vTaskStartScheduler+0x50>
    __asm volatile
 800678e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006792:	b672      	cpsid	i
 8006794:	f383 8811 	msr	BASEPRI, r3
 8006798:	f3bf 8f6f 	isb	sy
 800679c:	f3bf 8f4f 	dsb	sy
 80067a0:	b662      	cpsie	i
 80067a2:	60bb      	str	r3, [r7, #8]
}
 80067a4:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 80067a6:	4b12      	ldr	r3, [pc, #72]	@ (80067f0 <vTaskStartScheduler+0x80>)
 80067a8:	f04f 32ff 	mov.w	r2, #4294967295
 80067ac:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80067ae:	4b11      	ldr	r3, [pc, #68]	@ (80067f4 <vTaskStartScheduler+0x84>)
 80067b0:	2201      	movs	r2, #1
 80067b2:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80067b4:	4b10      	ldr	r3, [pc, #64]	@ (80067f8 <vTaskStartScheduler+0x88>)
 80067b6:	2200      	movs	r2, #0
 80067b8:	601a      	str	r2, [r3, #0]
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 80067ba:	f001 fb9b 	bl	8007ef4 <xPortStartScheduler>
 80067be:	e011      	b.n	80067e4 <vTaskStartScheduler+0x74>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067c6:	d10d      	bne.n	80067e4 <vTaskStartScheduler+0x74>
    __asm volatile
 80067c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067cc:	b672      	cpsid	i
 80067ce:	f383 8811 	msr	BASEPRI, r3
 80067d2:	f3bf 8f6f 	isb	sy
 80067d6:	f3bf 8f4f 	dsb	sy
 80067da:	b662      	cpsie	i
 80067dc:	607b      	str	r3, [r7, #4]
}
 80067de:	bf00      	nop
 80067e0:	bf00      	nop
 80067e2:	e7fd      	b.n	80067e0 <vTaskStartScheduler+0x70>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80067e4:	4b05      	ldr	r3, [pc, #20]	@ (80067fc <vTaskStartScheduler+0x8c>)
 80067e6:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
}
 80067e8:	bf00      	nop
 80067ea:	3710      	adds	r7, #16
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bd80      	pop	{r7, pc}
 80067f0:	240033fc 	.word	0x240033fc
 80067f4:	240033e8 	.word	0x240033e8
 80067f8:	240033e0 	.word	0x240033e0
 80067fc:	08021288 	.word	0x08021288

08006800 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006800:	b480      	push	{r7}
 8006802:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 8006804:	4b04      	ldr	r3, [pc, #16]	@ (8006818 <vTaskSuspendAll+0x18>)
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	3301      	adds	r3, #1
 800680a:	4a03      	ldr	r2, [pc, #12]	@ (8006818 <vTaskSuspendAll+0x18>)
 800680c:	6013      	str	r3, [r2, #0]
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
}
 800680e:	bf00      	nop
 8006810:	46bd      	mov	sp, r7
 8006812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006816:	4770      	bx	lr
 8006818:	24003404 	.word	0x24003404

0800681c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b088      	sub	sp, #32
 8006820:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8006822:	2300      	movs	r3, #0
 8006824:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8006826:	2300      	movs	r3, #0
 8006828:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 800682a:	f001 fc33 	bl	8008094 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 800682e:	2300      	movs	r3, #0
 8006830:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 8006832:	4b76      	ldr	r3, [pc, #472]	@ (8006a0c <xTaskResumeAll+0x1f0>)
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d10d      	bne.n	8006856 <xTaskResumeAll+0x3a>
    __asm volatile
 800683a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800683e:	b672      	cpsid	i
 8006840:	f383 8811 	msr	BASEPRI, r3
 8006844:	f3bf 8f6f 	isb	sy
 8006848:	f3bf 8f4f 	dsb	sy
 800684c:	b662      	cpsie	i
 800684e:	603b      	str	r3, [r7, #0]
}
 8006850:	bf00      	nop
 8006852:	bf00      	nop
 8006854:	e7fd      	b.n	8006852 <xTaskResumeAll+0x36>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 8006856:	4b6d      	ldr	r3, [pc, #436]	@ (8006a0c <xTaskResumeAll+0x1f0>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	3b01      	subs	r3, #1
 800685c:	4a6b      	ldr	r2, [pc, #428]	@ (8006a0c <xTaskResumeAll+0x1f0>)
 800685e:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8006860:	4b6a      	ldr	r3, [pc, #424]	@ (8006a0c <xTaskResumeAll+0x1f0>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	2b00      	cmp	r3, #0
 8006866:	f040 80ca 	bne.w	80069fe <xTaskResumeAll+0x1e2>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800686a:	4b69      	ldr	r3, [pc, #420]	@ (8006a10 <xTaskResumeAll+0x1f4>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	2b00      	cmp	r3, #0
 8006870:	f000 80c5 	beq.w	80069fe <xTaskResumeAll+0x1e2>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006874:	e08e      	b.n	8006994 <xTaskResumeAll+0x178>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8006876:	4b67      	ldr	r3, [pc, #412]	@ (8006a14 <xTaskResumeAll+0x1f8>)
 8006878:	68db      	ldr	r3, [r3, #12]
 800687a:	68db      	ldr	r3, [r3, #12]
 800687c:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800687e:	69fb      	ldr	r3, [r7, #28]
 8006880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006882:	60fb      	str	r3, [r7, #12]
 8006884:	69fb      	ldr	r3, [r7, #28]
 8006886:	69db      	ldr	r3, [r3, #28]
 8006888:	69fa      	ldr	r2, [r7, #28]
 800688a:	6a12      	ldr	r2, [r2, #32]
 800688c:	609a      	str	r2, [r3, #8]
 800688e:	69fb      	ldr	r3, [r7, #28]
 8006890:	6a1b      	ldr	r3, [r3, #32]
 8006892:	69fa      	ldr	r2, [r7, #28]
 8006894:	69d2      	ldr	r2, [r2, #28]
 8006896:	605a      	str	r2, [r3, #4]
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	685a      	ldr	r2, [r3, #4]
 800689c:	69fb      	ldr	r3, [r7, #28]
 800689e:	3318      	adds	r3, #24
 80068a0:	429a      	cmp	r2, r3
 80068a2:	d103      	bne.n	80068ac <xTaskResumeAll+0x90>
 80068a4:	69fb      	ldr	r3, [r7, #28]
 80068a6:	6a1a      	ldr	r2, [r3, #32]
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	605a      	str	r2, [r3, #4]
 80068ac:	69fb      	ldr	r3, [r7, #28]
 80068ae:	2200      	movs	r2, #0
 80068b0:	629a      	str	r2, [r3, #40]	@ 0x28
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	1e5a      	subs	r2, r3, #1
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80068bc:	69fb      	ldr	r3, [r7, #28]
 80068be:	695b      	ldr	r3, [r3, #20]
 80068c0:	60bb      	str	r3, [r7, #8]
 80068c2:	69fb      	ldr	r3, [r7, #28]
 80068c4:	689b      	ldr	r3, [r3, #8]
 80068c6:	69fa      	ldr	r2, [r7, #28]
 80068c8:	68d2      	ldr	r2, [r2, #12]
 80068ca:	609a      	str	r2, [r3, #8]
 80068cc:	69fb      	ldr	r3, [r7, #28]
 80068ce:	68db      	ldr	r3, [r3, #12]
 80068d0:	69fa      	ldr	r2, [r7, #28]
 80068d2:	6892      	ldr	r2, [r2, #8]
 80068d4:	605a      	str	r2, [r3, #4]
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	685a      	ldr	r2, [r3, #4]
 80068da:	69fb      	ldr	r3, [r7, #28]
 80068dc:	3304      	adds	r3, #4
 80068de:	429a      	cmp	r2, r3
 80068e0:	d103      	bne.n	80068ea <xTaskResumeAll+0xce>
 80068e2:	69fb      	ldr	r3, [r7, #28]
 80068e4:	68da      	ldr	r2, [r3, #12]
 80068e6:	68bb      	ldr	r3, [r7, #8]
 80068e8:	605a      	str	r2, [r3, #4]
 80068ea:	69fb      	ldr	r3, [r7, #28]
 80068ec:	2200      	movs	r2, #0
 80068ee:	615a      	str	r2, [r3, #20]
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	1e5a      	subs	r2, r3, #1
 80068f6:	68bb      	ldr	r3, [r7, #8]
 80068f8:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 80068fa:	69fb      	ldr	r3, [r7, #28]
 80068fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068fe:	2201      	movs	r2, #1
 8006900:	409a      	lsls	r2, r3
 8006902:	4b45      	ldr	r3, [pc, #276]	@ (8006a18 <xTaskResumeAll+0x1fc>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	4313      	orrs	r3, r2
 8006908:	4a43      	ldr	r2, [pc, #268]	@ (8006a18 <xTaskResumeAll+0x1fc>)
 800690a:	6013      	str	r3, [r2, #0]
 800690c:	69fb      	ldr	r3, [r7, #28]
 800690e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006910:	4942      	ldr	r1, [pc, #264]	@ (8006a1c <xTaskResumeAll+0x200>)
 8006912:	4613      	mov	r3, r2
 8006914:	009b      	lsls	r3, r3, #2
 8006916:	4413      	add	r3, r2
 8006918:	009b      	lsls	r3, r3, #2
 800691a:	440b      	add	r3, r1
 800691c:	3304      	adds	r3, #4
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	607b      	str	r3, [r7, #4]
 8006922:	69fb      	ldr	r3, [r7, #28]
 8006924:	687a      	ldr	r2, [r7, #4]
 8006926:	609a      	str	r2, [r3, #8]
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	689a      	ldr	r2, [r3, #8]
 800692c:	69fb      	ldr	r3, [r7, #28]
 800692e:	60da      	str	r2, [r3, #12]
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	689b      	ldr	r3, [r3, #8]
 8006934:	69fa      	ldr	r2, [r7, #28]
 8006936:	3204      	adds	r2, #4
 8006938:	605a      	str	r2, [r3, #4]
 800693a:	69fb      	ldr	r3, [r7, #28]
 800693c:	1d1a      	adds	r2, r3, #4
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	609a      	str	r2, [r3, #8]
 8006942:	69fb      	ldr	r3, [r7, #28]
 8006944:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006946:	4613      	mov	r3, r2
 8006948:	009b      	lsls	r3, r3, #2
 800694a:	4413      	add	r3, r2
 800694c:	009b      	lsls	r3, r3, #2
 800694e:	4a33      	ldr	r2, [pc, #204]	@ (8006a1c <xTaskResumeAll+0x200>)
 8006950:	441a      	add	r2, r3
 8006952:	69fb      	ldr	r3, [r7, #28]
 8006954:	615a      	str	r2, [r3, #20]
 8006956:	69fb      	ldr	r3, [r7, #28]
 8006958:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800695a:	4930      	ldr	r1, [pc, #192]	@ (8006a1c <xTaskResumeAll+0x200>)
 800695c:	4613      	mov	r3, r2
 800695e:	009b      	lsls	r3, r3, #2
 8006960:	4413      	add	r3, r2
 8006962:	009b      	lsls	r3, r3, #2
 8006964:	440b      	add	r3, r1
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	69fa      	ldr	r2, [r7, #28]
 800696a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800696c:	1c59      	adds	r1, r3, #1
 800696e:	482b      	ldr	r0, [pc, #172]	@ (8006a1c <xTaskResumeAll+0x200>)
 8006970:	4613      	mov	r3, r2
 8006972:	009b      	lsls	r3, r3, #2
 8006974:	4413      	add	r3, r2
 8006976:	009b      	lsls	r3, r3, #2
 8006978:	4403      	add	r3, r0
 800697a:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800697c:	69fb      	ldr	r3, [r7, #28]
 800697e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006980:	4b27      	ldr	r3, [pc, #156]	@ (8006a20 <xTaskResumeAll+0x204>)
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006986:	429a      	cmp	r2, r3
 8006988:	d904      	bls.n	8006994 <xTaskResumeAll+0x178>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 800698a:	4a26      	ldr	r2, [pc, #152]	@ (8006a24 <xTaskResumeAll+0x208>)
 800698c:	693b      	ldr	r3, [r7, #16]
 800698e:	2101      	movs	r1, #1
 8006990:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006994:	4b1f      	ldr	r3, [pc, #124]	@ (8006a14 <xTaskResumeAll+0x1f8>)
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	2b00      	cmp	r3, #0
 800699a:	f47f af6c 	bne.w	8006876 <xTaskResumeAll+0x5a>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 800699e:	69fb      	ldr	r3, [r7, #28]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d001      	beq.n	80069a8 <xTaskResumeAll+0x18c>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 80069a4:	f000 fc72 	bl	800728c <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80069a8:	4b1f      	ldr	r3, [pc, #124]	@ (8006a28 <xTaskResumeAll+0x20c>)
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d012      	beq.n	80069da <xTaskResumeAll+0x1be>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 80069b4:	f000 f86a 	bl	8006a8c <xTaskIncrementTick>
 80069b8:	4603      	mov	r3, r0
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d004      	beq.n	80069c8 <xTaskResumeAll+0x1ac>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 80069be:	4a19      	ldr	r2, [pc, #100]	@ (8006a24 <xTaskResumeAll+0x208>)
 80069c0:	693b      	ldr	r3, [r7, #16]
 80069c2:	2101      	movs	r1, #1
 80069c4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 80069c8:	697b      	ldr	r3, [r7, #20]
 80069ca:	3b01      	subs	r3, #1
 80069cc:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 80069ce:	697b      	ldr	r3, [r7, #20]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d1ef      	bne.n	80069b4 <xTaskResumeAll+0x198>

                            xPendedTicks = 0;
 80069d4:	4b14      	ldr	r3, [pc, #80]	@ (8006a28 <xTaskResumeAll+0x20c>)
 80069d6:	2200      	movs	r2, #0
 80069d8:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 80069da:	4a12      	ldr	r2, [pc, #72]	@ (8006a24 <xTaskResumeAll+0x208>)
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d00b      	beq.n	80069fe <xTaskResumeAll+0x1e2>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 80069e6:	2301      	movs	r3, #1
 80069e8:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 80069ea:	4b0d      	ldr	r3, [pc, #52]	@ (8006a20 <xTaskResumeAll+0x204>)
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	4b0f      	ldr	r3, [pc, #60]	@ (8006a2c <xTaskResumeAll+0x210>)
 80069f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80069f4:	601a      	str	r2, [r3, #0]
 80069f6:	f3bf 8f4f 	dsb	sy
 80069fa:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80069fe:	f001 fb7f 	bl	8008100 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );

    return xAlreadyYielded;
 8006a02:	69bb      	ldr	r3, [r7, #24]
}
 8006a04:	4618      	mov	r0, r3
 8006a06:	3720      	adds	r7, #32
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	bd80      	pop	{r7, pc}
 8006a0c:	24003404 	.word	0x24003404
 8006a10:	240033dc 	.word	0x240033dc
 8006a14:	240033b0 	.word	0x240033b0
 8006a18:	240033e4 	.word	0x240033e4
 8006a1c:	240032f4 	.word	0x240032f4
 8006a20:	240032f0 	.word	0x240032f0
 8006a24:	240033f0 	.word	0x240033f0
 8006a28:	240033ec 	.word	0x240033ec
 8006a2c:	e000ed04 	.word	0xe000ed04

08006a30 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006a30:	b480      	push	{r7}
 8006a32:	b083      	sub	sp, #12
 8006a34:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8006a36:	4b05      	ldr	r3, [pc, #20]	@ (8006a4c <xTaskGetTickCount+0x1c>)
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );

    return xTicks;
 8006a3c:	687b      	ldr	r3, [r7, #4]
}
 8006a3e:	4618      	mov	r0, r3
 8006a40:	370c      	adds	r7, #12
 8006a42:	46bd      	mov	sp, r7
 8006a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a48:	4770      	bx	lr
 8006a4a:	bf00      	nop
 8006a4c:	240033e0 	.word	0x240033e0

08006a50 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8006a50:	b580      	push	{r7, lr}
 8006a52:	b082      	sub	sp, #8
 8006a54:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006a56:	f001 fc0b 	bl	8008270 <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8006a5e:	4b04      	ldr	r3, [pc, #16]	@ (8006a70 <xTaskGetTickCountFromISR+0x20>)
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xTaskGetTickCountFromISR( xReturn );

    return xReturn;
 8006a64:	683b      	ldr	r3, [r7, #0]
}
 8006a66:	4618      	mov	r0, r3
 8006a68:	3708      	adds	r7, #8
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bd80      	pop	{r7, pc}
 8006a6e:	bf00      	nop
 8006a70:	240033e0 	.word	0x240033e0

08006a74 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 8006a74:	b480      	push	{r7}
 8006a76:	af00      	add	r7, sp, #0

    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    traceRETURN_uxTaskGetNumberOfTasks( uxCurrentNumberOfTasks );

    return uxCurrentNumberOfTasks;
 8006a78:	4b03      	ldr	r3, [pc, #12]	@ (8006a88 <uxTaskGetNumberOfTasks+0x14>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
}
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a84:	4770      	bx	lr
 8006a86:	bf00      	nop
 8006a88:	240033dc 	.word	0x240033dc

08006a8c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b08a      	sub	sp, #40	@ 0x28
 8006a90:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8006a92:	2300      	movs	r3, #0
 8006a94:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8006a96:	4b80      	ldr	r3, [pc, #512]	@ (8006c98 <xTaskIncrementTick+0x20c>)
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	f040 80f1 	bne.w	8006c82 <xTaskIncrementTick+0x1f6>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006aa0:	4b7e      	ldr	r3, [pc, #504]	@ (8006c9c <xTaskIncrementTick+0x210>)
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	3301      	adds	r3, #1
 8006aa6:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8006aa8:	4a7c      	ldr	r2, [pc, #496]	@ (8006c9c <xTaskIncrementTick+0x210>)
 8006aaa:	6a3b      	ldr	r3, [r7, #32]
 8006aac:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 8006aae:	6a3b      	ldr	r3, [r7, #32]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d123      	bne.n	8006afc <xTaskIncrementTick+0x70>
        {
            taskSWITCH_DELAYED_LISTS();
 8006ab4:	4b7a      	ldr	r3, [pc, #488]	@ (8006ca0 <xTaskIncrementTick+0x214>)
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d00d      	beq.n	8006ada <xTaskIncrementTick+0x4e>
    __asm volatile
 8006abe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ac2:	b672      	cpsid	i
 8006ac4:	f383 8811 	msr	BASEPRI, r3
 8006ac8:	f3bf 8f6f 	isb	sy
 8006acc:	f3bf 8f4f 	dsb	sy
 8006ad0:	b662      	cpsie	i
 8006ad2:	607b      	str	r3, [r7, #4]
}
 8006ad4:	bf00      	nop
 8006ad6:	bf00      	nop
 8006ad8:	e7fd      	b.n	8006ad6 <xTaskIncrementTick+0x4a>
 8006ada:	4b71      	ldr	r3, [pc, #452]	@ (8006ca0 <xTaskIncrementTick+0x214>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	61fb      	str	r3, [r7, #28]
 8006ae0:	4b70      	ldr	r3, [pc, #448]	@ (8006ca4 <xTaskIncrementTick+0x218>)
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	4a6e      	ldr	r2, [pc, #440]	@ (8006ca0 <xTaskIncrementTick+0x214>)
 8006ae6:	6013      	str	r3, [r2, #0]
 8006ae8:	4a6e      	ldr	r2, [pc, #440]	@ (8006ca4 <xTaskIncrementTick+0x218>)
 8006aea:	69fb      	ldr	r3, [r7, #28]
 8006aec:	6013      	str	r3, [r2, #0]
 8006aee:	4b6e      	ldr	r3, [pc, #440]	@ (8006ca8 <xTaskIncrementTick+0x21c>)
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	3301      	adds	r3, #1
 8006af4:	4a6c      	ldr	r2, [pc, #432]	@ (8006ca8 <xTaskIncrementTick+0x21c>)
 8006af6:	6013      	str	r3, [r2, #0]
 8006af8:	f000 fbc8 	bl	800728c <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8006afc:	4b6b      	ldr	r3, [pc, #428]	@ (8006cac <xTaskIncrementTick+0x220>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	6a3a      	ldr	r2, [r7, #32]
 8006b02:	429a      	cmp	r2, r3
 8006b04:	f0c0 80a8 	bcc.w	8006c58 <xTaskIncrementTick+0x1cc>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006b08:	4b65      	ldr	r3, [pc, #404]	@ (8006ca0 <xTaskIncrementTick+0x214>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d104      	bne.n	8006b1c <xTaskIncrementTick+0x90>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 8006b12:	4b66      	ldr	r3, [pc, #408]	@ (8006cac <xTaskIncrementTick+0x220>)
 8006b14:	f04f 32ff 	mov.w	r2, #4294967295
 8006b18:	601a      	str	r2, [r3, #0]
                    break;
 8006b1a:	e09d      	b.n	8006c58 <xTaskIncrementTick+0x1cc>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006b1c:	4b60      	ldr	r3, [pc, #384]	@ (8006ca0 <xTaskIncrementTick+0x214>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	68db      	ldr	r3, [r3, #12]
 8006b22:	68db      	ldr	r3, [r3, #12]
 8006b24:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006b26:	69bb      	ldr	r3, [r7, #24]
 8006b28:	685b      	ldr	r3, [r3, #4]
 8006b2a:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8006b2c:	6a3a      	ldr	r2, [r7, #32]
 8006b2e:	697b      	ldr	r3, [r7, #20]
 8006b30:	429a      	cmp	r2, r3
 8006b32:	d203      	bcs.n	8006b3c <xTaskIncrementTick+0xb0>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8006b34:	4a5d      	ldr	r2, [pc, #372]	@ (8006cac <xTaskIncrementTick+0x220>)
 8006b36:	697b      	ldr	r3, [r7, #20]
 8006b38:	6013      	str	r3, [r2, #0]
                        break;
 8006b3a:	e08d      	b.n	8006c58 <xTaskIncrementTick+0x1cc>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8006b3c:	69bb      	ldr	r3, [r7, #24]
 8006b3e:	695b      	ldr	r3, [r3, #20]
 8006b40:	613b      	str	r3, [r7, #16]
 8006b42:	69bb      	ldr	r3, [r7, #24]
 8006b44:	689b      	ldr	r3, [r3, #8]
 8006b46:	69ba      	ldr	r2, [r7, #24]
 8006b48:	68d2      	ldr	r2, [r2, #12]
 8006b4a:	609a      	str	r2, [r3, #8]
 8006b4c:	69bb      	ldr	r3, [r7, #24]
 8006b4e:	68db      	ldr	r3, [r3, #12]
 8006b50:	69ba      	ldr	r2, [r7, #24]
 8006b52:	6892      	ldr	r2, [r2, #8]
 8006b54:	605a      	str	r2, [r3, #4]
 8006b56:	693b      	ldr	r3, [r7, #16]
 8006b58:	685a      	ldr	r2, [r3, #4]
 8006b5a:	69bb      	ldr	r3, [r7, #24]
 8006b5c:	3304      	adds	r3, #4
 8006b5e:	429a      	cmp	r2, r3
 8006b60:	d103      	bne.n	8006b6a <xTaskIncrementTick+0xde>
 8006b62:	69bb      	ldr	r3, [r7, #24]
 8006b64:	68da      	ldr	r2, [r3, #12]
 8006b66:	693b      	ldr	r3, [r7, #16]
 8006b68:	605a      	str	r2, [r3, #4]
 8006b6a:	69bb      	ldr	r3, [r7, #24]
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	615a      	str	r2, [r3, #20]
 8006b70:	693b      	ldr	r3, [r7, #16]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	1e5a      	subs	r2, r3, #1
 8006b76:	693b      	ldr	r3, [r7, #16]
 8006b78:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006b7a:	69bb      	ldr	r3, [r7, #24]
 8006b7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d01e      	beq.n	8006bc0 <xTaskIncrementTick+0x134>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8006b82:	69bb      	ldr	r3, [r7, #24]
 8006b84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b86:	60fb      	str	r3, [r7, #12]
 8006b88:	69bb      	ldr	r3, [r7, #24]
 8006b8a:	69db      	ldr	r3, [r3, #28]
 8006b8c:	69ba      	ldr	r2, [r7, #24]
 8006b8e:	6a12      	ldr	r2, [r2, #32]
 8006b90:	609a      	str	r2, [r3, #8]
 8006b92:	69bb      	ldr	r3, [r7, #24]
 8006b94:	6a1b      	ldr	r3, [r3, #32]
 8006b96:	69ba      	ldr	r2, [r7, #24]
 8006b98:	69d2      	ldr	r2, [r2, #28]
 8006b9a:	605a      	str	r2, [r3, #4]
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	685a      	ldr	r2, [r3, #4]
 8006ba0:	69bb      	ldr	r3, [r7, #24]
 8006ba2:	3318      	adds	r3, #24
 8006ba4:	429a      	cmp	r2, r3
 8006ba6:	d103      	bne.n	8006bb0 <xTaskIncrementTick+0x124>
 8006ba8:	69bb      	ldr	r3, [r7, #24]
 8006baa:	6a1a      	ldr	r2, [r3, #32]
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	605a      	str	r2, [r3, #4]
 8006bb0:	69bb      	ldr	r3, [r7, #24]
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	629a      	str	r2, [r3, #40]	@ 0x28
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	1e5a      	subs	r2, r3, #1
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8006bc0:	69bb      	ldr	r3, [r7, #24]
 8006bc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bc4:	2201      	movs	r2, #1
 8006bc6:	409a      	lsls	r2, r3
 8006bc8:	4b39      	ldr	r3, [pc, #228]	@ (8006cb0 <xTaskIncrementTick+0x224>)
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4313      	orrs	r3, r2
 8006bce:	4a38      	ldr	r2, [pc, #224]	@ (8006cb0 <xTaskIncrementTick+0x224>)
 8006bd0:	6013      	str	r3, [r2, #0]
 8006bd2:	69bb      	ldr	r3, [r7, #24]
 8006bd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bd6:	4937      	ldr	r1, [pc, #220]	@ (8006cb4 <xTaskIncrementTick+0x228>)
 8006bd8:	4613      	mov	r3, r2
 8006bda:	009b      	lsls	r3, r3, #2
 8006bdc:	4413      	add	r3, r2
 8006bde:	009b      	lsls	r3, r3, #2
 8006be0:	440b      	add	r3, r1
 8006be2:	3304      	adds	r3, #4
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	60bb      	str	r3, [r7, #8]
 8006be8:	69bb      	ldr	r3, [r7, #24]
 8006bea:	68ba      	ldr	r2, [r7, #8]
 8006bec:	609a      	str	r2, [r3, #8]
 8006bee:	68bb      	ldr	r3, [r7, #8]
 8006bf0:	689a      	ldr	r2, [r3, #8]
 8006bf2:	69bb      	ldr	r3, [r7, #24]
 8006bf4:	60da      	str	r2, [r3, #12]
 8006bf6:	68bb      	ldr	r3, [r7, #8]
 8006bf8:	689b      	ldr	r3, [r3, #8]
 8006bfa:	69ba      	ldr	r2, [r7, #24]
 8006bfc:	3204      	adds	r2, #4
 8006bfe:	605a      	str	r2, [r3, #4]
 8006c00:	69bb      	ldr	r3, [r7, #24]
 8006c02:	1d1a      	adds	r2, r3, #4
 8006c04:	68bb      	ldr	r3, [r7, #8]
 8006c06:	609a      	str	r2, [r3, #8]
 8006c08:	69bb      	ldr	r3, [r7, #24]
 8006c0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c0c:	4613      	mov	r3, r2
 8006c0e:	009b      	lsls	r3, r3, #2
 8006c10:	4413      	add	r3, r2
 8006c12:	009b      	lsls	r3, r3, #2
 8006c14:	4a27      	ldr	r2, [pc, #156]	@ (8006cb4 <xTaskIncrementTick+0x228>)
 8006c16:	441a      	add	r2, r3
 8006c18:	69bb      	ldr	r3, [r7, #24]
 8006c1a:	615a      	str	r2, [r3, #20]
 8006c1c:	69bb      	ldr	r3, [r7, #24]
 8006c1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c20:	4924      	ldr	r1, [pc, #144]	@ (8006cb4 <xTaskIncrementTick+0x228>)
 8006c22:	4613      	mov	r3, r2
 8006c24:	009b      	lsls	r3, r3, #2
 8006c26:	4413      	add	r3, r2
 8006c28:	009b      	lsls	r3, r3, #2
 8006c2a:	440b      	add	r3, r1
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	69ba      	ldr	r2, [r7, #24]
 8006c30:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006c32:	1c59      	adds	r1, r3, #1
 8006c34:	481f      	ldr	r0, [pc, #124]	@ (8006cb4 <xTaskIncrementTick+0x228>)
 8006c36:	4613      	mov	r3, r2
 8006c38:	009b      	lsls	r3, r3, #2
 8006c3a:	4413      	add	r3, r2
 8006c3c:	009b      	lsls	r3, r3, #2
 8006c3e:	4403      	add	r3, r0
 8006c40:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006c42:	69bb      	ldr	r3, [r7, #24]
 8006c44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c46:	4b1c      	ldr	r3, [pc, #112]	@ (8006cb8 <xTaskIncrementTick+0x22c>)
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c4c:	429a      	cmp	r2, r3
 8006c4e:	f67f af5b 	bls.w	8006b08 <xTaskIncrementTick+0x7c>
                            {
                                xSwitchRequired = pdTRUE;
 8006c52:	2301      	movs	r3, #1
 8006c54:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006c56:	e757      	b.n	8006b08 <xTaskIncrementTick+0x7c>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 8006c58:	4b17      	ldr	r3, [pc, #92]	@ (8006cb8 <xTaskIncrementTick+0x22c>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c5e:	4915      	ldr	r1, [pc, #84]	@ (8006cb4 <xTaskIncrementTick+0x228>)
 8006c60:	4613      	mov	r3, r2
 8006c62:	009b      	lsls	r3, r3, #2
 8006c64:	4413      	add	r3, r2
 8006c66:	009b      	lsls	r3, r3, #2
 8006c68:	440b      	add	r3, r1
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	2b01      	cmp	r3, #1
 8006c6e:	d901      	bls.n	8006c74 <xTaskIncrementTick+0x1e8>
                {
                    xSwitchRequired = pdTRUE;
 8006c70:	2301      	movs	r3, #1
 8006c72:	627b      	str	r3, [r7, #36]	@ 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 8006c74:	4b11      	ldr	r3, [pc, #68]	@ (8006cbc <xTaskIncrementTick+0x230>)
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d007      	beq.n	8006c8c <xTaskIncrementTick+0x200>
                {
                    xSwitchRequired = pdTRUE;
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c80:	e004      	b.n	8006c8c <xTaskIncrementTick+0x200>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 8006c82:	4b0f      	ldr	r3, [pc, #60]	@ (8006cc0 <xTaskIncrementTick+0x234>)
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	3301      	adds	r3, #1
 8006c88:	4a0d      	ldr	r2, [pc, #52]	@ (8006cc0 <xTaskIncrementTick+0x234>)
 8006c8a:	6013      	str	r3, [r2, #0]
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );

    return xSwitchRequired;
 8006c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006c8e:	4618      	mov	r0, r3
 8006c90:	3728      	adds	r7, #40	@ 0x28
 8006c92:	46bd      	mov	sp, r7
 8006c94:	bd80      	pop	{r7, pc}
 8006c96:	bf00      	nop
 8006c98:	24003404 	.word	0x24003404
 8006c9c:	240033e0 	.word	0x240033e0
 8006ca0:	240033a8 	.word	0x240033a8
 8006ca4:	240033ac 	.word	0x240033ac
 8006ca8:	240033f4 	.word	0x240033f4
 8006cac:	240033fc 	.word	0x240033fc
 8006cb0:	240033e4 	.word	0x240033e4
 8006cb4:	240032f4 	.word	0x240032f4
 8006cb8:	240032f0 	.word	0x240032f0
 8006cbc:	240033f0 	.word	0x240033f0
 8006cc0:	240033ec 	.word	0x240033ec

08006cc4 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 8006cc4:	b480      	push	{r7}
 8006cc6:	b087      	sub	sp, #28
 8006cc8:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8006cca:	4b29      	ldr	r3, [pc, #164]	@ (8006d70 <vTaskSwitchContext+0xac>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d003      	beq.n	8006cda <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 8006cd2:	4b28      	ldr	r3, [pc, #160]	@ (8006d74 <vTaskSwitchContext+0xb0>)
 8006cd4:	2201      	movs	r2, #1
 8006cd6:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 8006cd8:	e043      	b.n	8006d62 <vTaskSwitchContext+0x9e>
            xYieldPendings[ 0 ] = pdFALSE;
 8006cda:	4b26      	ldr	r3, [pc, #152]	@ (8006d74 <vTaskSwitchContext+0xb0>)
 8006cdc:	2200      	movs	r2, #0
 8006cde:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8006ce0:	4b25      	ldr	r3, [pc, #148]	@ (8006d78 <vTaskSwitchContext+0xb4>)
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	60fb      	str	r3, [r7, #12]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	fab3 f383 	clz	r3, r3
 8006cec:	72fb      	strb	r3, [r7, #11]
        return ucReturn;
 8006cee:	7afb      	ldrb	r3, [r7, #11]
 8006cf0:	f1c3 031f 	rsb	r3, r3, #31
 8006cf4:	617b      	str	r3, [r7, #20]
 8006cf6:	4921      	ldr	r1, [pc, #132]	@ (8006d7c <vTaskSwitchContext+0xb8>)
 8006cf8:	697a      	ldr	r2, [r7, #20]
 8006cfa:	4613      	mov	r3, r2
 8006cfc:	009b      	lsls	r3, r3, #2
 8006cfe:	4413      	add	r3, r2
 8006d00:	009b      	lsls	r3, r3, #2
 8006d02:	440b      	add	r3, r1
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d10d      	bne.n	8006d26 <vTaskSwitchContext+0x62>
    __asm volatile
 8006d0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d0e:	b672      	cpsid	i
 8006d10:	f383 8811 	msr	BASEPRI, r3
 8006d14:	f3bf 8f6f 	isb	sy
 8006d18:	f3bf 8f4f 	dsb	sy
 8006d1c:	b662      	cpsie	i
 8006d1e:	607b      	str	r3, [r7, #4]
}
 8006d20:	bf00      	nop
 8006d22:	bf00      	nop
 8006d24:	e7fd      	b.n	8006d22 <vTaskSwitchContext+0x5e>
 8006d26:	697a      	ldr	r2, [r7, #20]
 8006d28:	4613      	mov	r3, r2
 8006d2a:	009b      	lsls	r3, r3, #2
 8006d2c:	4413      	add	r3, r2
 8006d2e:	009b      	lsls	r3, r3, #2
 8006d30:	4a12      	ldr	r2, [pc, #72]	@ (8006d7c <vTaskSwitchContext+0xb8>)
 8006d32:	4413      	add	r3, r2
 8006d34:	613b      	str	r3, [r7, #16]
 8006d36:	693b      	ldr	r3, [r7, #16]
 8006d38:	685b      	ldr	r3, [r3, #4]
 8006d3a:	685a      	ldr	r2, [r3, #4]
 8006d3c:	693b      	ldr	r3, [r7, #16]
 8006d3e:	605a      	str	r2, [r3, #4]
 8006d40:	693b      	ldr	r3, [r7, #16]
 8006d42:	685a      	ldr	r2, [r3, #4]
 8006d44:	693b      	ldr	r3, [r7, #16]
 8006d46:	3308      	adds	r3, #8
 8006d48:	429a      	cmp	r2, r3
 8006d4a:	d103      	bne.n	8006d54 <vTaskSwitchContext+0x90>
 8006d4c:	693b      	ldr	r3, [r7, #16]
 8006d4e:	68da      	ldr	r2, [r3, #12]
 8006d50:	693b      	ldr	r3, [r7, #16]
 8006d52:	605a      	str	r2, [r3, #4]
 8006d54:	693b      	ldr	r3, [r7, #16]
 8006d56:	685b      	ldr	r3, [r3, #4]
 8006d58:	68db      	ldr	r3, [r3, #12]
 8006d5a:	4a09      	ldr	r2, [pc, #36]	@ (8006d80 <vTaskSwitchContext+0xbc>)
 8006d5c:	6013      	str	r3, [r2, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 8006d5e:	4b08      	ldr	r3, [pc, #32]	@ (8006d80 <vTaskSwitchContext+0xbc>)
 8006d60:	681b      	ldr	r3, [r3, #0]
    }
 8006d62:	bf00      	nop
 8006d64:	371c      	adds	r7, #28
 8006d66:	46bd      	mov	sp, r7
 8006d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6c:	4770      	bx	lr
 8006d6e:	bf00      	nop
 8006d70:	24003404 	.word	0x24003404
 8006d74:	240033f0 	.word	0x240033f0
 8006d78:	240033e4 	.word	0x240033e4
 8006d7c:	240032f4 	.word	0x240032f4
 8006d80:	240032f0 	.word	0x240032f0

08006d84 <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b084      	sub	sp, #16
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
 8006d8c:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d10d      	bne.n	8006db0 <vTaskPlaceOnEventList+0x2c>
    __asm volatile
 8006d94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d98:	b672      	cpsid	i
 8006d9a:	f383 8811 	msr	BASEPRI, r3
 8006d9e:	f3bf 8f6f 	isb	sy
 8006da2:	f3bf 8f4f 	dsb	sy
 8006da6:	b662      	cpsie	i
 8006da8:	60fb      	str	r3, [r7, #12]
}
 8006daa:	bf00      	nop
 8006dac:	bf00      	nop
 8006dae:	e7fd      	b.n	8006dac <vTaskPlaceOnEventList+0x28>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006db0:	4b07      	ldr	r3, [pc, #28]	@ (8006dd0 <vTaskPlaceOnEventList+0x4c>)
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	3318      	adds	r3, #24
 8006db6:	4619      	mov	r1, r3
 8006db8:	6878      	ldr	r0, [r7, #4]
 8006dba:	f7fe f916 	bl	8004fea <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006dbe:	2101      	movs	r1, #1
 8006dc0:	6838      	ldr	r0, [r7, #0]
 8006dc2:	f000 fcc3 	bl	800774c <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
}
 8006dc6:	bf00      	nop
 8006dc8:	3710      	adds	r7, #16
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	bd80      	pop	{r7, pc}
 8006dce:	bf00      	nop
 8006dd0:	240032f0 	.word	0x240032f0

08006dd4 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b086      	sub	sp, #24
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	60f8      	str	r0, [r7, #12]
 8006ddc:	60b9      	str	r1, [r7, #8]
 8006dde:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d10d      	bne.n	8006e02 <vTaskPlaceOnEventListRestricted+0x2e>
    __asm volatile
 8006de6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dea:	b672      	cpsid	i
 8006dec:	f383 8811 	msr	BASEPRI, r3
 8006df0:	f3bf 8f6f 	isb	sy
 8006df4:	f3bf 8f4f 	dsb	sy
 8006df8:	b662      	cpsie	i
 8006dfa:	613b      	str	r3, [r7, #16]
}
 8006dfc:	bf00      	nop
 8006dfe:	bf00      	nop
 8006e00:	e7fd      	b.n	8006dfe <vTaskPlaceOnEventListRestricted+0x2a>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	685b      	ldr	r3, [r3, #4]
 8006e06:	617b      	str	r3, [r7, #20]
 8006e08:	4b15      	ldr	r3, [pc, #84]	@ (8006e60 <vTaskPlaceOnEventListRestricted+0x8c>)
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	697a      	ldr	r2, [r7, #20]
 8006e0e:	61da      	str	r2, [r3, #28]
 8006e10:	4b13      	ldr	r3, [pc, #76]	@ (8006e60 <vTaskPlaceOnEventListRestricted+0x8c>)
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	697a      	ldr	r2, [r7, #20]
 8006e16:	6892      	ldr	r2, [r2, #8]
 8006e18:	621a      	str	r2, [r3, #32]
 8006e1a:	4b11      	ldr	r3, [pc, #68]	@ (8006e60 <vTaskPlaceOnEventListRestricted+0x8c>)
 8006e1c:	681a      	ldr	r2, [r3, #0]
 8006e1e:	697b      	ldr	r3, [r7, #20]
 8006e20:	689b      	ldr	r3, [r3, #8]
 8006e22:	3218      	adds	r2, #24
 8006e24:	605a      	str	r2, [r3, #4]
 8006e26:	4b0e      	ldr	r3, [pc, #56]	@ (8006e60 <vTaskPlaceOnEventListRestricted+0x8c>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f103 0218 	add.w	r2, r3, #24
 8006e2e:	697b      	ldr	r3, [r7, #20]
 8006e30:	609a      	str	r2, [r3, #8]
 8006e32:	4b0b      	ldr	r3, [pc, #44]	@ (8006e60 <vTaskPlaceOnEventListRestricted+0x8c>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	68fa      	ldr	r2, [r7, #12]
 8006e38:	629a      	str	r2, [r3, #40]	@ 0x28
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	1c5a      	adds	r2, r3, #1
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d002      	beq.n	8006e50 <vTaskPlaceOnEventListRestricted+0x7c>
        {
            xTicksToWait = portMAX_DELAY;
 8006e4a:	f04f 33ff 	mov.w	r3, #4294967295
 8006e4e:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006e50:	6879      	ldr	r1, [r7, #4]
 8006e52:	68b8      	ldr	r0, [r7, #8]
 8006e54:	f000 fc7a 	bl	800774c <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
    }
 8006e58:	bf00      	nop
 8006e5a:	3718      	adds	r7, #24
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	bd80      	pop	{r7, pc}
 8006e60:	240032f0 	.word	0x240032f0

08006e64 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006e64:	b480      	push	{r7}
 8006e66:	b08b      	sub	sp, #44	@ 0x2c
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	68db      	ldr	r3, [r3, #12]
 8006e70:	68db      	ldr	r3, [r3, #12]
 8006e72:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8006e74:	6a3b      	ldr	r3, [r7, #32]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d10d      	bne.n	8006e96 <xTaskRemoveFromEventList+0x32>
    __asm volatile
 8006e7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e7e:	b672      	cpsid	i
 8006e80:	f383 8811 	msr	BASEPRI, r3
 8006e84:	f3bf 8f6f 	isb	sy
 8006e88:	f3bf 8f4f 	dsb	sy
 8006e8c:	b662      	cpsie	i
 8006e8e:	60fb      	str	r3, [r7, #12]
}
 8006e90:	bf00      	nop
 8006e92:	bf00      	nop
 8006e94:	e7fd      	b.n	8006e92 <xTaskRemoveFromEventList+0x2e>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8006e96:	6a3b      	ldr	r3, [r7, #32]
 8006e98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e9a:	61fb      	str	r3, [r7, #28]
 8006e9c:	6a3b      	ldr	r3, [r7, #32]
 8006e9e:	69db      	ldr	r3, [r3, #28]
 8006ea0:	6a3a      	ldr	r2, [r7, #32]
 8006ea2:	6a12      	ldr	r2, [r2, #32]
 8006ea4:	609a      	str	r2, [r3, #8]
 8006ea6:	6a3b      	ldr	r3, [r7, #32]
 8006ea8:	6a1b      	ldr	r3, [r3, #32]
 8006eaa:	6a3a      	ldr	r2, [r7, #32]
 8006eac:	69d2      	ldr	r2, [r2, #28]
 8006eae:	605a      	str	r2, [r3, #4]
 8006eb0:	69fb      	ldr	r3, [r7, #28]
 8006eb2:	685a      	ldr	r2, [r3, #4]
 8006eb4:	6a3b      	ldr	r3, [r7, #32]
 8006eb6:	3318      	adds	r3, #24
 8006eb8:	429a      	cmp	r2, r3
 8006eba:	d103      	bne.n	8006ec4 <xTaskRemoveFromEventList+0x60>
 8006ebc:	6a3b      	ldr	r3, [r7, #32]
 8006ebe:	6a1a      	ldr	r2, [r3, #32]
 8006ec0:	69fb      	ldr	r3, [r7, #28]
 8006ec2:	605a      	str	r2, [r3, #4]
 8006ec4:	6a3b      	ldr	r3, [r7, #32]
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	629a      	str	r2, [r3, #40]	@ 0x28
 8006eca:	69fb      	ldr	r3, [r7, #28]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	1e5a      	subs	r2, r3, #1
 8006ed0:	69fb      	ldr	r3, [r7, #28]
 8006ed2:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8006ed4:	4b4b      	ldr	r3, [pc, #300]	@ (8007004 <xTaskRemoveFromEventList+0x1a0>)
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d160      	bne.n	8006f9e <xTaskRemoveFromEventList+0x13a>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8006edc:	6a3b      	ldr	r3, [r7, #32]
 8006ede:	695b      	ldr	r3, [r3, #20]
 8006ee0:	617b      	str	r3, [r7, #20]
 8006ee2:	6a3b      	ldr	r3, [r7, #32]
 8006ee4:	689b      	ldr	r3, [r3, #8]
 8006ee6:	6a3a      	ldr	r2, [r7, #32]
 8006ee8:	68d2      	ldr	r2, [r2, #12]
 8006eea:	609a      	str	r2, [r3, #8]
 8006eec:	6a3b      	ldr	r3, [r7, #32]
 8006eee:	68db      	ldr	r3, [r3, #12]
 8006ef0:	6a3a      	ldr	r2, [r7, #32]
 8006ef2:	6892      	ldr	r2, [r2, #8]
 8006ef4:	605a      	str	r2, [r3, #4]
 8006ef6:	697b      	ldr	r3, [r7, #20]
 8006ef8:	685a      	ldr	r2, [r3, #4]
 8006efa:	6a3b      	ldr	r3, [r7, #32]
 8006efc:	3304      	adds	r3, #4
 8006efe:	429a      	cmp	r2, r3
 8006f00:	d103      	bne.n	8006f0a <xTaskRemoveFromEventList+0xa6>
 8006f02:	6a3b      	ldr	r3, [r7, #32]
 8006f04:	68da      	ldr	r2, [r3, #12]
 8006f06:	697b      	ldr	r3, [r7, #20]
 8006f08:	605a      	str	r2, [r3, #4]
 8006f0a:	6a3b      	ldr	r3, [r7, #32]
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	615a      	str	r2, [r3, #20]
 8006f10:	697b      	ldr	r3, [r7, #20]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	1e5a      	subs	r2, r3, #1
 8006f16:	697b      	ldr	r3, [r7, #20]
 8006f18:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8006f1a:	6a3b      	ldr	r3, [r7, #32]
 8006f1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f1e:	2201      	movs	r2, #1
 8006f20:	409a      	lsls	r2, r3
 8006f22:	4b39      	ldr	r3, [pc, #228]	@ (8007008 <xTaskRemoveFromEventList+0x1a4>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4313      	orrs	r3, r2
 8006f28:	4a37      	ldr	r2, [pc, #220]	@ (8007008 <xTaskRemoveFromEventList+0x1a4>)
 8006f2a:	6013      	str	r3, [r2, #0]
 8006f2c:	6a3b      	ldr	r3, [r7, #32]
 8006f2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f30:	4936      	ldr	r1, [pc, #216]	@ (800700c <xTaskRemoveFromEventList+0x1a8>)
 8006f32:	4613      	mov	r3, r2
 8006f34:	009b      	lsls	r3, r3, #2
 8006f36:	4413      	add	r3, r2
 8006f38:	009b      	lsls	r3, r3, #2
 8006f3a:	440b      	add	r3, r1
 8006f3c:	3304      	adds	r3, #4
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	613b      	str	r3, [r7, #16]
 8006f42:	6a3b      	ldr	r3, [r7, #32]
 8006f44:	693a      	ldr	r2, [r7, #16]
 8006f46:	609a      	str	r2, [r3, #8]
 8006f48:	693b      	ldr	r3, [r7, #16]
 8006f4a:	689a      	ldr	r2, [r3, #8]
 8006f4c:	6a3b      	ldr	r3, [r7, #32]
 8006f4e:	60da      	str	r2, [r3, #12]
 8006f50:	693b      	ldr	r3, [r7, #16]
 8006f52:	689b      	ldr	r3, [r3, #8]
 8006f54:	6a3a      	ldr	r2, [r7, #32]
 8006f56:	3204      	adds	r2, #4
 8006f58:	605a      	str	r2, [r3, #4]
 8006f5a:	6a3b      	ldr	r3, [r7, #32]
 8006f5c:	1d1a      	adds	r2, r3, #4
 8006f5e:	693b      	ldr	r3, [r7, #16]
 8006f60:	609a      	str	r2, [r3, #8]
 8006f62:	6a3b      	ldr	r3, [r7, #32]
 8006f64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f66:	4613      	mov	r3, r2
 8006f68:	009b      	lsls	r3, r3, #2
 8006f6a:	4413      	add	r3, r2
 8006f6c:	009b      	lsls	r3, r3, #2
 8006f6e:	4a27      	ldr	r2, [pc, #156]	@ (800700c <xTaskRemoveFromEventList+0x1a8>)
 8006f70:	441a      	add	r2, r3
 8006f72:	6a3b      	ldr	r3, [r7, #32]
 8006f74:	615a      	str	r2, [r3, #20]
 8006f76:	6a3b      	ldr	r3, [r7, #32]
 8006f78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f7a:	4924      	ldr	r1, [pc, #144]	@ (800700c <xTaskRemoveFromEventList+0x1a8>)
 8006f7c:	4613      	mov	r3, r2
 8006f7e:	009b      	lsls	r3, r3, #2
 8006f80:	4413      	add	r3, r2
 8006f82:	009b      	lsls	r3, r3, #2
 8006f84:	440b      	add	r3, r1
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	6a3a      	ldr	r2, [r7, #32]
 8006f8a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006f8c:	1c59      	adds	r1, r3, #1
 8006f8e:	481f      	ldr	r0, [pc, #124]	@ (800700c <xTaskRemoveFromEventList+0x1a8>)
 8006f90:	4613      	mov	r3, r2
 8006f92:	009b      	lsls	r3, r3, #2
 8006f94:	4413      	add	r3, r2
 8006f96:	009b      	lsls	r3, r3, #2
 8006f98:	4403      	add	r3, r0
 8006f9a:	6019      	str	r1, [r3, #0]
 8006f9c:	e01b      	b.n	8006fd6 <xTaskRemoveFromEventList+0x172>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006f9e:	4b1c      	ldr	r3, [pc, #112]	@ (8007010 <xTaskRemoveFromEventList+0x1ac>)
 8006fa0:	685b      	ldr	r3, [r3, #4]
 8006fa2:	61bb      	str	r3, [r7, #24]
 8006fa4:	6a3b      	ldr	r3, [r7, #32]
 8006fa6:	69ba      	ldr	r2, [r7, #24]
 8006fa8:	61da      	str	r2, [r3, #28]
 8006faa:	69bb      	ldr	r3, [r7, #24]
 8006fac:	689a      	ldr	r2, [r3, #8]
 8006fae:	6a3b      	ldr	r3, [r7, #32]
 8006fb0:	621a      	str	r2, [r3, #32]
 8006fb2:	69bb      	ldr	r3, [r7, #24]
 8006fb4:	689b      	ldr	r3, [r3, #8]
 8006fb6:	6a3a      	ldr	r2, [r7, #32]
 8006fb8:	3218      	adds	r2, #24
 8006fba:	605a      	str	r2, [r3, #4]
 8006fbc:	6a3b      	ldr	r3, [r7, #32]
 8006fbe:	f103 0218 	add.w	r2, r3, #24
 8006fc2:	69bb      	ldr	r3, [r7, #24]
 8006fc4:	609a      	str	r2, [r3, #8]
 8006fc6:	6a3b      	ldr	r3, [r7, #32]
 8006fc8:	4a11      	ldr	r2, [pc, #68]	@ (8007010 <xTaskRemoveFromEventList+0x1ac>)
 8006fca:	629a      	str	r2, [r3, #40]	@ 0x28
 8006fcc:	4b10      	ldr	r3, [pc, #64]	@ (8007010 <xTaskRemoveFromEventList+0x1ac>)
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	3301      	adds	r3, #1
 8006fd2:	4a0f      	ldr	r2, [pc, #60]	@ (8007010 <xTaskRemoveFromEventList+0x1ac>)
 8006fd4:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006fd6:	6a3b      	ldr	r3, [r7, #32]
 8006fd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fda:	4b0e      	ldr	r3, [pc, #56]	@ (8007014 <xTaskRemoveFromEventList+0x1b0>)
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fe0:	429a      	cmp	r2, r3
 8006fe2:	d905      	bls.n	8006ff0 <xTaskRemoveFromEventList+0x18c>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 8006fe8:	4b0b      	ldr	r3, [pc, #44]	@ (8007018 <xTaskRemoveFromEventList+0x1b4>)
 8006fea:	2201      	movs	r2, #1
 8006fec:	601a      	str	r2, [r3, #0]
 8006fee:	e001      	b.n	8006ff4 <xTaskRemoveFromEventList+0x190>
        }
        else
        {
            xReturn = pdFALSE;
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	627b      	str	r3, [r7, #36]	@ 0x24
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
    return xReturn;
 8006ff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	372c      	adds	r7, #44	@ 0x2c
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007000:	4770      	bx	lr
 8007002:	bf00      	nop
 8007004:	24003404 	.word	0x24003404
 8007008:	240033e4 	.word	0x240033e4
 800700c:	240032f4 	.word	0x240032f4
 8007010:	240033b0 	.word	0x240033b0
 8007014:	240032f0 	.word	0x240032f0
 8007018:	240033f0 	.word	0x240033f0

0800701c <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800701c:	b480      	push	{r7}
 800701e:	b083      	sub	sp, #12
 8007020:	af00      	add	r7, sp, #0
 8007022:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007024:	4b06      	ldr	r3, [pc, #24]	@ (8007040 <vTaskInternalSetTimeOutState+0x24>)
 8007026:	681a      	ldr	r2, [r3, #0]
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 800702c:	4b05      	ldr	r3, [pc, #20]	@ (8007044 <vTaskInternalSetTimeOutState+0x28>)
 800702e:	681a      	ldr	r2, [r3, #0]
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
}
 8007034:	bf00      	nop
 8007036:	370c      	adds	r7, #12
 8007038:	46bd      	mov	sp, r7
 800703a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703e:	4770      	bx	lr
 8007040:	240033f4 	.word	0x240033f4
 8007044:	240033e0 	.word	0x240033e0

08007048 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8007048:	b580      	push	{r7, lr}
 800704a:	b088      	sub	sp, #32
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
 8007050:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2b00      	cmp	r3, #0
 8007056:	d10d      	bne.n	8007074 <xTaskCheckForTimeOut+0x2c>
    __asm volatile
 8007058:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800705c:	b672      	cpsid	i
 800705e:	f383 8811 	msr	BASEPRI, r3
 8007062:	f3bf 8f6f 	isb	sy
 8007066:	f3bf 8f4f 	dsb	sy
 800706a:	b662      	cpsie	i
 800706c:	613b      	str	r3, [r7, #16]
}
 800706e:	bf00      	nop
 8007070:	bf00      	nop
 8007072:	e7fd      	b.n	8007070 <xTaskCheckForTimeOut+0x28>
    configASSERT( pxTicksToWait );
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d10d      	bne.n	8007096 <xTaskCheckForTimeOut+0x4e>
    __asm volatile
 800707a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800707e:	b672      	cpsid	i
 8007080:	f383 8811 	msr	BASEPRI, r3
 8007084:	f3bf 8f6f 	isb	sy
 8007088:	f3bf 8f4f 	dsb	sy
 800708c:	b662      	cpsie	i
 800708e:	60fb      	str	r3, [r7, #12]
}
 8007090:	bf00      	nop
 8007092:	bf00      	nop
 8007094:	e7fd      	b.n	8007092 <xTaskCheckForTimeOut+0x4a>

    taskENTER_CRITICAL();
 8007096:	f000 fffd 	bl	8008094 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800709a:	4b1b      	ldr	r3, [pc, #108]	@ (8007108 <xTaskCheckForTimeOut+0xc0>)
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	685b      	ldr	r3, [r3, #4]
 80070a4:	69ba      	ldr	r2, [r7, #24]
 80070a6:	1ad3      	subs	r3, r2, r3
 80070a8:	617b      	str	r3, [r7, #20]
                xReturn = pdFALSE;
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681a      	ldr	r2, [r3, #0]
 80070ae:	4b17      	ldr	r3, [pc, #92]	@ (800710c <xTaskCheckForTimeOut+0xc4>)
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	429a      	cmp	r2, r3
 80070b4:	d00a      	beq.n	80070cc <xTaskCheckForTimeOut+0x84>
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	685b      	ldr	r3, [r3, #4]
 80070ba:	69ba      	ldr	r2, [r7, #24]
 80070bc:	429a      	cmp	r2, r3
 80070be:	d305      	bcc.n	80070cc <xTaskCheckForTimeOut+0x84>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80070c0:	2301      	movs	r3, #1
 80070c2:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	2200      	movs	r2, #0
 80070c8:	601a      	str	r2, [r3, #0]
 80070ca:	e015      	b.n	80070f8 <xTaskCheckForTimeOut+0xb0>
        }
        else if( xElapsedTime < *pxTicksToWait )
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	697a      	ldr	r2, [r7, #20]
 80070d2:	429a      	cmp	r2, r3
 80070d4:	d20b      	bcs.n	80070ee <xTaskCheckForTimeOut+0xa6>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80070d6:	683b      	ldr	r3, [r7, #0]
 80070d8:	681a      	ldr	r2, [r3, #0]
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	1ad2      	subs	r2, r2, r3
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 80070e2:	6878      	ldr	r0, [r7, #4]
 80070e4:	f7ff ff9a 	bl	800701c <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 80070e8:	2300      	movs	r3, #0
 80070ea:	61fb      	str	r3, [r7, #28]
 80070ec:	e004      	b.n	80070f8 <xTaskCheckForTimeOut+0xb0>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	2200      	movs	r2, #0
 80070f2:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 80070f4:	2301      	movs	r3, #1
 80070f6:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 80070f8:	f001 f802 	bl	8008100 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );

    return xReturn;
 80070fc:	69fb      	ldr	r3, [r7, #28]
}
 80070fe:	4618      	mov	r0, r3
 8007100:	3720      	adds	r7, #32
 8007102:	46bd      	mov	sp, r7
 8007104:	bd80      	pop	{r7, pc}
 8007106:	bf00      	nop
 8007108:	240033e0 	.word	0x240033e0
 800710c:	240033f4 	.word	0x240033f4

08007110 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007110:	b480      	push	{r7}
 8007112:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 8007114:	4b03      	ldr	r3, [pc, #12]	@ (8007124 <vTaskMissedYield+0x14>)
 8007116:	2201      	movs	r2, #1
 8007118:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
}
 800711a:	bf00      	nop
 800711c:	46bd      	mov	sp, r7
 800711e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007122:	4770      	bx	lr
 8007124:	240033f0 	.word	0x240033f0

08007128 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007128:	b580      	push	{r7, lr}
 800712a:	b082      	sub	sp, #8
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8007130:	f000 f84c 	bl	80071cc <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 8007134:	4b06      	ldr	r3, [pc, #24]	@ (8007150 <prvIdleTask+0x28>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	2b01      	cmp	r3, #1
 800713a:	d9f9      	bls.n	8007130 <prvIdleTask+0x8>
            {
                taskYIELD();
 800713c:	4b05      	ldr	r3, [pc, #20]	@ (8007154 <prvIdleTask+0x2c>)
 800713e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007142:	601a      	str	r2, [r3, #0]
 8007144:	f3bf 8f4f 	dsb	sy
 8007148:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 800714c:	e7f0      	b.n	8007130 <prvIdleTask+0x8>
 800714e:	bf00      	nop
 8007150:	240032f4 	.word	0x240032f4
 8007154:	e000ed04 	.word	0xe000ed04

08007158 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b082      	sub	sp, #8
 800715c:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800715e:	2300      	movs	r3, #0
 8007160:	607b      	str	r3, [r7, #4]
 8007162:	e00c      	b.n	800717e <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007164:	687a      	ldr	r2, [r7, #4]
 8007166:	4613      	mov	r3, r2
 8007168:	009b      	lsls	r3, r3, #2
 800716a:	4413      	add	r3, r2
 800716c:	009b      	lsls	r3, r3, #2
 800716e:	4a10      	ldr	r2, [pc, #64]	@ (80071b0 <prvInitialiseTaskLists+0x58>)
 8007170:	4413      	add	r3, r2
 8007172:	4618      	mov	r0, r3
 8007174:	f7fd fee8 	bl	8004f48 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	3301      	adds	r3, #1
 800717c:	607b      	str	r3, [r7, #4]
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2b06      	cmp	r3, #6
 8007182:	d9ef      	bls.n	8007164 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8007184:	480b      	ldr	r0, [pc, #44]	@ (80071b4 <prvInitialiseTaskLists+0x5c>)
 8007186:	f7fd fedf 	bl	8004f48 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800718a:	480b      	ldr	r0, [pc, #44]	@ (80071b8 <prvInitialiseTaskLists+0x60>)
 800718c:	f7fd fedc 	bl	8004f48 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8007190:	480a      	ldr	r0, [pc, #40]	@ (80071bc <prvInitialiseTaskLists+0x64>)
 8007192:	f7fd fed9 	bl	8004f48 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8007196:	480a      	ldr	r0, [pc, #40]	@ (80071c0 <prvInitialiseTaskLists+0x68>)
 8007198:	f7fd fed6 	bl	8004f48 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800719c:	4b09      	ldr	r3, [pc, #36]	@ (80071c4 <prvInitialiseTaskLists+0x6c>)
 800719e:	4a05      	ldr	r2, [pc, #20]	@ (80071b4 <prvInitialiseTaskLists+0x5c>)
 80071a0:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80071a2:	4b09      	ldr	r3, [pc, #36]	@ (80071c8 <prvInitialiseTaskLists+0x70>)
 80071a4:	4a04      	ldr	r2, [pc, #16]	@ (80071b8 <prvInitialiseTaskLists+0x60>)
 80071a6:	601a      	str	r2, [r3, #0]
}
 80071a8:	bf00      	nop
 80071aa:	3708      	adds	r7, #8
 80071ac:	46bd      	mov	sp, r7
 80071ae:	bd80      	pop	{r7, pc}
 80071b0:	240032f4 	.word	0x240032f4
 80071b4:	24003380 	.word	0x24003380
 80071b8:	24003394 	.word	0x24003394
 80071bc:	240033b0 	.word	0x240033b0
 80071c0:	240033c4 	.word	0x240033c4
 80071c4:	240033a8 	.word	0x240033a8
 80071c8:	240033ac 	.word	0x240033ac

080071cc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b082      	sub	sp, #8
 80071d0:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80071d2:	e019      	b.n	8007208 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 80071d4:	f000 ff5e 	bl	8008094 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80071d8:	4b10      	ldr	r3, [pc, #64]	@ (800721c <prvCheckTasksWaitingTermination+0x50>)
 80071da:	68db      	ldr	r3, [r3, #12]
 80071dc:	68db      	ldr	r3, [r3, #12]
 80071de:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	3304      	adds	r3, #4
 80071e4:	4618      	mov	r0, r3
 80071e6:	f7fd ff39 	bl	800505c <uxListRemove>
                        --uxCurrentNumberOfTasks;
 80071ea:	4b0d      	ldr	r3, [pc, #52]	@ (8007220 <prvCheckTasksWaitingTermination+0x54>)
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	3b01      	subs	r3, #1
 80071f0:	4a0b      	ldr	r2, [pc, #44]	@ (8007220 <prvCheckTasksWaitingTermination+0x54>)
 80071f2:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 80071f4:	4b0b      	ldr	r3, [pc, #44]	@ (8007224 <prvCheckTasksWaitingTermination+0x58>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	3b01      	subs	r3, #1
 80071fa:	4a0a      	ldr	r2, [pc, #40]	@ (8007224 <prvCheckTasksWaitingTermination+0x58>)
 80071fc:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 80071fe:	f000 ff7f 	bl	8008100 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8007202:	6878      	ldr	r0, [r7, #4]
 8007204:	f000 f810 	bl	8007228 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007208:	4b06      	ldr	r3, [pc, #24]	@ (8007224 <prvCheckTasksWaitingTermination+0x58>)
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d1e1      	bne.n	80071d4 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8007210:	bf00      	nop
 8007212:	bf00      	nop
 8007214:	3708      	adds	r7, #8
 8007216:	46bd      	mov	sp, r7
 8007218:	bd80      	pop	{r7, pc}
 800721a:	bf00      	nop
 800721c:	240033c4 	.word	0x240033c4
 8007220:	240033dc 	.word	0x240033dc
 8007224:	240033d8 	.word	0x240033d8

08007228 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8007228:	b580      	push	{r7, lr}
 800722a:	b084      	sub	sp, #16
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8007236:	2b00      	cmp	r3, #0
 8007238:	d108      	bne.n	800724c <prvDeleteTCB+0x24>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800723e:	4618      	mov	r0, r3
 8007240:	f001 f99a 	bl	8008578 <vPortFree>
                vPortFree( pxTCB );
 8007244:	6878      	ldr	r0, [r7, #4]
 8007246:	f001 f997 	bl	8008578 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 800724a:	e01b      	b.n	8007284 <prvDeleteTCB+0x5c>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8007252:	2b01      	cmp	r3, #1
 8007254:	d103      	bne.n	800725e <prvDeleteTCB+0x36>
                vPortFree( pxTCB );
 8007256:	6878      	ldr	r0, [r7, #4]
 8007258:	f001 f98e 	bl	8008578 <vPortFree>
    }
 800725c:	e012      	b.n	8007284 <prvDeleteTCB+0x5c>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8007264:	2b02      	cmp	r3, #2
 8007266:	d00d      	beq.n	8007284 <prvDeleteTCB+0x5c>
    __asm volatile
 8007268:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800726c:	b672      	cpsid	i
 800726e:	f383 8811 	msr	BASEPRI, r3
 8007272:	f3bf 8f6f 	isb	sy
 8007276:	f3bf 8f4f 	dsb	sy
 800727a:	b662      	cpsie	i
 800727c:	60fb      	str	r3, [r7, #12]
}
 800727e:	bf00      	nop
 8007280:	bf00      	nop
 8007282:	e7fd      	b.n	8007280 <prvDeleteTCB+0x58>
    }
 8007284:	bf00      	nop
 8007286:	3710      	adds	r7, #16
 8007288:	46bd      	mov	sp, r7
 800728a:	bd80      	pop	{r7, pc}

0800728c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800728c:	b480      	push	{r7}
 800728e:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007290:	4b0a      	ldr	r3, [pc, #40]	@ (80072bc <prvResetNextTaskUnblockTime+0x30>)
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d104      	bne.n	80072a4 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800729a:	4b09      	ldr	r3, [pc, #36]	@ (80072c0 <prvResetNextTaskUnblockTime+0x34>)
 800729c:	f04f 32ff 	mov.w	r2, #4294967295
 80072a0:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80072a2:	e005      	b.n	80072b0 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80072a4:	4b05      	ldr	r3, [pc, #20]	@ (80072bc <prvResetNextTaskUnblockTime+0x30>)
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	68db      	ldr	r3, [r3, #12]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	4a04      	ldr	r2, [pc, #16]	@ (80072c0 <prvResetNextTaskUnblockTime+0x34>)
 80072ae:	6013      	str	r3, [r2, #0]
}
 80072b0:	bf00      	nop
 80072b2:	46bd      	mov	sp, r7
 80072b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b8:	4770      	bx	lr
 80072ba:	bf00      	nop
 80072bc:	240033a8 	.word	0x240033a8
 80072c0:	240033fc 	.word	0x240033fc

080072c4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80072c4:	b480      	push	{r7}
 80072c6:	b083      	sub	sp, #12
 80072c8:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 80072ca:	4b0b      	ldr	r3, [pc, #44]	@ (80072f8 <xTaskGetSchedulerState+0x34>)
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d102      	bne.n	80072d8 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80072d2:	2301      	movs	r3, #1
 80072d4:	607b      	str	r3, [r7, #4]
 80072d6:	e008      	b.n	80072ea <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80072d8:	4b08      	ldr	r3, [pc, #32]	@ (80072fc <xTaskGetSchedulerState+0x38>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d102      	bne.n	80072e6 <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 80072e0:	2302      	movs	r3, #2
 80072e2:	607b      	str	r3, [r7, #4]
 80072e4:	e001      	b.n	80072ea <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 80072e6:	2300      	movs	r3, #0
 80072e8:	607b      	str	r3, [r7, #4]
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );

        return xReturn;
 80072ea:	687b      	ldr	r3, [r7, #4]
    }
 80072ec:	4618      	mov	r0, r3
 80072ee:	370c      	adds	r7, #12
 80072f0:	46bd      	mov	sp, r7
 80072f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f6:	4770      	bx	lr
 80072f8:	240033e8 	.word	0x240033e8
 80072fc:	24003404 	.word	0x24003404

08007300 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 8007300:	b580      	push	{r7, lr}
 8007302:	b086      	sub	sp, #24
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 800730c:	2300      	movs	r3, #0
 800730e:	617b      	str	r3, [r7, #20]

        traceENTER_xTaskPriorityInherit( pxMutexHolder );

        /* If the mutex is taken by an interrupt, the mutex holder is NULL. Priority
         * inheritance is not applied in this scenario. */
        if( pxMutexHolder != NULL )
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2b00      	cmp	r3, #0
 8007314:	f000 8089 	beq.w	800742a <xTaskPriorityInherit+0x12a>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007318:	693b      	ldr	r3, [r7, #16]
 800731a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800731c:	4b45      	ldr	r3, [pc, #276]	@ (8007434 <xTaskPriorityInherit+0x134>)
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007322:	429a      	cmp	r2, r3
 8007324:	d278      	bcs.n	8007418 <xTaskPriorityInherit+0x118>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 8007326:	693b      	ldr	r3, [r7, #16]
 8007328:	699b      	ldr	r3, [r3, #24]
 800732a:	2b00      	cmp	r3, #0
 800732c:	db06      	blt.n	800733c <xTaskPriorityInherit+0x3c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority );
 800732e:	4b41      	ldr	r3, [pc, #260]	@ (8007434 <xTaskPriorityInherit+0x134>)
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007334:	f1c3 0207 	rsb	r2, r3, #7
 8007338:	693b      	ldr	r3, [r7, #16]
 800733a:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800733c:	693b      	ldr	r3, [r7, #16]
 800733e:	6959      	ldr	r1, [r3, #20]
 8007340:	693b      	ldr	r3, [r7, #16]
 8007342:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007344:	4613      	mov	r3, r2
 8007346:	009b      	lsls	r3, r3, #2
 8007348:	4413      	add	r3, r2
 800734a:	009b      	lsls	r3, r3, #2
 800734c:	4a3a      	ldr	r2, [pc, #232]	@ (8007438 <xTaskPriorityInherit+0x138>)
 800734e:	4413      	add	r3, r2
 8007350:	4299      	cmp	r1, r3
 8007352:	d159      	bne.n	8007408 <xTaskPriorityInherit+0x108>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007354:	693b      	ldr	r3, [r7, #16]
 8007356:	3304      	adds	r3, #4
 8007358:	4618      	mov	r0, r3
 800735a:	f7fd fe7f 	bl	800505c <uxListRemove>
 800735e:	4603      	mov	r3, r0
 8007360:	2b00      	cmp	r3, #0
 8007362:	d10a      	bne.n	800737a <xTaskPriorityInherit+0x7a>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8007364:	693b      	ldr	r3, [r7, #16]
 8007366:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007368:	2201      	movs	r2, #1
 800736a:	fa02 f303 	lsl.w	r3, r2, r3
 800736e:	43da      	mvns	r2, r3
 8007370:	4b32      	ldr	r3, [pc, #200]	@ (800743c <xTaskPriorityInherit+0x13c>)
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	4013      	ands	r3, r2
 8007376:	4a31      	ldr	r2, [pc, #196]	@ (800743c <xTaskPriorityInherit+0x13c>)
 8007378:	6013      	str	r3, [r2, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800737a:	4b2e      	ldr	r3, [pc, #184]	@ (8007434 <xTaskPriorityInherit+0x134>)
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007380:	693b      	ldr	r3, [r7, #16]
 8007382:	62da      	str	r2, [r3, #44]	@ 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 8007384:	693b      	ldr	r3, [r7, #16]
 8007386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007388:	2201      	movs	r2, #1
 800738a:	409a      	lsls	r2, r3
 800738c:	4b2b      	ldr	r3, [pc, #172]	@ (800743c <xTaskPriorityInherit+0x13c>)
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	4313      	orrs	r3, r2
 8007392:	4a2a      	ldr	r2, [pc, #168]	@ (800743c <xTaskPriorityInherit+0x13c>)
 8007394:	6013      	str	r3, [r2, #0]
 8007396:	693b      	ldr	r3, [r7, #16]
 8007398:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800739a:	4927      	ldr	r1, [pc, #156]	@ (8007438 <xTaskPriorityInherit+0x138>)
 800739c:	4613      	mov	r3, r2
 800739e:	009b      	lsls	r3, r3, #2
 80073a0:	4413      	add	r3, r2
 80073a2:	009b      	lsls	r3, r3, #2
 80073a4:	440b      	add	r3, r1
 80073a6:	3304      	adds	r3, #4
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	60fb      	str	r3, [r7, #12]
 80073ac:	693b      	ldr	r3, [r7, #16]
 80073ae:	68fa      	ldr	r2, [r7, #12]
 80073b0:	609a      	str	r2, [r3, #8]
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	689a      	ldr	r2, [r3, #8]
 80073b6:	693b      	ldr	r3, [r7, #16]
 80073b8:	60da      	str	r2, [r3, #12]
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	689b      	ldr	r3, [r3, #8]
 80073be:	693a      	ldr	r2, [r7, #16]
 80073c0:	3204      	adds	r2, #4
 80073c2:	605a      	str	r2, [r3, #4]
 80073c4:	693b      	ldr	r3, [r7, #16]
 80073c6:	1d1a      	adds	r2, r3, #4
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	609a      	str	r2, [r3, #8]
 80073cc:	693b      	ldr	r3, [r7, #16]
 80073ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073d0:	4613      	mov	r3, r2
 80073d2:	009b      	lsls	r3, r3, #2
 80073d4:	4413      	add	r3, r2
 80073d6:	009b      	lsls	r3, r3, #2
 80073d8:	4a17      	ldr	r2, [pc, #92]	@ (8007438 <xTaskPriorityInherit+0x138>)
 80073da:	441a      	add	r2, r3
 80073dc:	693b      	ldr	r3, [r7, #16]
 80073de:	615a      	str	r2, [r3, #20]
 80073e0:	693b      	ldr	r3, [r7, #16]
 80073e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073e4:	4914      	ldr	r1, [pc, #80]	@ (8007438 <xTaskPriorityInherit+0x138>)
 80073e6:	4613      	mov	r3, r2
 80073e8:	009b      	lsls	r3, r3, #2
 80073ea:	4413      	add	r3, r2
 80073ec:	009b      	lsls	r3, r3, #2
 80073ee:	440b      	add	r3, r1
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	693a      	ldr	r2, [r7, #16]
 80073f4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80073f6:	1c59      	adds	r1, r3, #1
 80073f8:	480f      	ldr	r0, [pc, #60]	@ (8007438 <xTaskPriorityInherit+0x138>)
 80073fa:	4613      	mov	r3, r2
 80073fc:	009b      	lsls	r3, r3, #2
 80073fe:	4413      	add	r3, r2
 8007400:	009b      	lsls	r3, r3, #2
 8007402:	4403      	add	r3, r0
 8007404:	6019      	str	r1, [r3, #0]
 8007406:	e004      	b.n	8007412 <xTaskPriorityInherit+0x112>
                    #endif /* if ( configNUMBER_OF_CORES > 1 ) */
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007408:	4b0a      	ldr	r3, [pc, #40]	@ (8007434 <xTaskPriorityInherit+0x134>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800740e:	693b      	ldr	r3, [r7, #16]
 8007410:	62da      	str	r2, [r3, #44]	@ 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 8007412:	2301      	movs	r3, #1
 8007414:	617b      	str	r3, [r7, #20]
 8007416:	e008      	b.n	800742a <xTaskPriorityInherit+0x12a>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007418:	693b      	ldr	r3, [r7, #16]
 800741a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800741c:	4b05      	ldr	r3, [pc, #20]	@ (8007434 <xTaskPriorityInherit+0x134>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007422:	429a      	cmp	r2, r3
 8007424:	d201      	bcs.n	800742a <xTaskPriorityInherit+0x12a>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 8007426:	2301      	movs	r3, #1
 8007428:	617b      	str	r3, [r7, #20]
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityInherit( xReturn );

        return xReturn;
 800742a:	697b      	ldr	r3, [r7, #20]
    }
 800742c:	4618      	mov	r0, r3
 800742e:	3718      	adds	r7, #24
 8007430:	46bd      	mov	sp, r7
 8007432:	bd80      	pop	{r7, pc}
 8007434:	240032f0 	.word	0x240032f0
 8007438:	240032f4 	.word	0x240032f4
 800743c:	240033e4 	.word	0x240033e4

08007440 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8007440:	b580      	push	{r7, lr}
 8007442:	b088      	sub	sp, #32
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 800744c:	2300      	movs	r3, #0
 800744e:	61fb      	str	r3, [r7, #28]

        traceENTER_xTaskPriorityDisinherit( pxMutexHolder );

        if( pxMutexHolder != NULL )
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2b00      	cmp	r3, #0
 8007454:	f000 8094 	beq.w	8007580 <xTaskPriorityDisinherit+0x140>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8007458:	4b4c      	ldr	r3, [pc, #304]	@ (800758c <xTaskPriorityDisinherit+0x14c>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	69ba      	ldr	r2, [r7, #24]
 800745e:	429a      	cmp	r2, r3
 8007460:	d00d      	beq.n	800747e <xTaskPriorityDisinherit+0x3e>
    __asm volatile
 8007462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007466:	b672      	cpsid	i
 8007468:	f383 8811 	msr	BASEPRI, r3
 800746c:	f3bf 8f6f 	isb	sy
 8007470:	f3bf 8f4f 	dsb	sy
 8007474:	b662      	cpsie	i
 8007476:	613b      	str	r3, [r7, #16]
}
 8007478:	bf00      	nop
 800747a:	bf00      	nop
 800747c:	e7fd      	b.n	800747a <xTaskPriorityDisinherit+0x3a>
            configASSERT( pxTCB->uxMutexesHeld );
 800747e:	69bb      	ldr	r3, [r7, #24]
 8007480:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007482:	2b00      	cmp	r3, #0
 8007484:	d10d      	bne.n	80074a2 <xTaskPriorityDisinherit+0x62>
    __asm volatile
 8007486:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800748a:	b672      	cpsid	i
 800748c:	f383 8811 	msr	BASEPRI, r3
 8007490:	f3bf 8f6f 	isb	sy
 8007494:	f3bf 8f4f 	dsb	sy
 8007498:	b662      	cpsie	i
 800749a:	60fb      	str	r3, [r7, #12]
}
 800749c:	bf00      	nop
 800749e:	bf00      	nop
 80074a0:	e7fd      	b.n	800749e <xTaskPriorityDisinherit+0x5e>
            ( pxTCB->uxMutexesHeld )--;
 80074a2:	69bb      	ldr	r3, [r7, #24]
 80074a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074a6:	1e5a      	subs	r2, r3, #1
 80074a8:	69bb      	ldr	r3, [r7, #24]
 80074aa:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80074ac:	69bb      	ldr	r3, [r7, #24]
 80074ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074b0:	69bb      	ldr	r3, [r7, #24]
 80074b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074b4:	429a      	cmp	r2, r3
 80074b6:	d063      	beq.n	8007580 <xTaskPriorityDisinherit+0x140>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80074b8:	69bb      	ldr	r3, [r7, #24]
 80074ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d15f      	bne.n	8007580 <xTaskPriorityDisinherit+0x140>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80074c0:	69bb      	ldr	r3, [r7, #24]
 80074c2:	3304      	adds	r3, #4
 80074c4:	4618      	mov	r0, r3
 80074c6:	f7fd fdc9 	bl	800505c <uxListRemove>
 80074ca:	4603      	mov	r3, r0
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d10a      	bne.n	80074e6 <xTaskPriorityDisinherit+0xa6>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80074d0:	69bb      	ldr	r3, [r7, #24]
 80074d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074d4:	2201      	movs	r2, #1
 80074d6:	fa02 f303 	lsl.w	r3, r2, r3
 80074da:	43da      	mvns	r2, r3
 80074dc:	4b2c      	ldr	r3, [pc, #176]	@ (8007590 <xTaskPriorityDisinherit+0x150>)
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	4013      	ands	r3, r2
 80074e2:	4a2b      	ldr	r2, [pc, #172]	@ (8007590 <xTaskPriorityDisinherit+0x150>)
 80074e4:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 80074e6:	69bb      	ldr	r3, [r7, #24]
 80074e8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80074ea:	69bb      	ldr	r3, [r7, #24]
 80074ec:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority );
 80074ee:	69bb      	ldr	r3, [r7, #24]
 80074f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074f2:	f1c3 0207 	rsb	r2, r3, #7
 80074f6:	69bb      	ldr	r3, [r7, #24]
 80074f8:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 80074fa:	69bb      	ldr	r3, [r7, #24]
 80074fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074fe:	2201      	movs	r2, #1
 8007500:	409a      	lsls	r2, r3
 8007502:	4b23      	ldr	r3, [pc, #140]	@ (8007590 <xTaskPriorityDisinherit+0x150>)
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	4313      	orrs	r3, r2
 8007508:	4a21      	ldr	r2, [pc, #132]	@ (8007590 <xTaskPriorityDisinherit+0x150>)
 800750a:	6013      	str	r3, [r2, #0]
 800750c:	69bb      	ldr	r3, [r7, #24]
 800750e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007510:	4920      	ldr	r1, [pc, #128]	@ (8007594 <xTaskPriorityDisinherit+0x154>)
 8007512:	4613      	mov	r3, r2
 8007514:	009b      	lsls	r3, r3, #2
 8007516:	4413      	add	r3, r2
 8007518:	009b      	lsls	r3, r3, #2
 800751a:	440b      	add	r3, r1
 800751c:	3304      	adds	r3, #4
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	617b      	str	r3, [r7, #20]
 8007522:	69bb      	ldr	r3, [r7, #24]
 8007524:	697a      	ldr	r2, [r7, #20]
 8007526:	609a      	str	r2, [r3, #8]
 8007528:	697b      	ldr	r3, [r7, #20]
 800752a:	689a      	ldr	r2, [r3, #8]
 800752c:	69bb      	ldr	r3, [r7, #24]
 800752e:	60da      	str	r2, [r3, #12]
 8007530:	697b      	ldr	r3, [r7, #20]
 8007532:	689b      	ldr	r3, [r3, #8]
 8007534:	69ba      	ldr	r2, [r7, #24]
 8007536:	3204      	adds	r2, #4
 8007538:	605a      	str	r2, [r3, #4]
 800753a:	69bb      	ldr	r3, [r7, #24]
 800753c:	1d1a      	adds	r2, r3, #4
 800753e:	697b      	ldr	r3, [r7, #20]
 8007540:	609a      	str	r2, [r3, #8]
 8007542:	69bb      	ldr	r3, [r7, #24]
 8007544:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007546:	4613      	mov	r3, r2
 8007548:	009b      	lsls	r3, r3, #2
 800754a:	4413      	add	r3, r2
 800754c:	009b      	lsls	r3, r3, #2
 800754e:	4a11      	ldr	r2, [pc, #68]	@ (8007594 <xTaskPriorityDisinherit+0x154>)
 8007550:	441a      	add	r2, r3
 8007552:	69bb      	ldr	r3, [r7, #24]
 8007554:	615a      	str	r2, [r3, #20]
 8007556:	69bb      	ldr	r3, [r7, #24]
 8007558:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800755a:	490e      	ldr	r1, [pc, #56]	@ (8007594 <xTaskPriorityDisinherit+0x154>)
 800755c:	4613      	mov	r3, r2
 800755e:	009b      	lsls	r3, r3, #2
 8007560:	4413      	add	r3, r2
 8007562:	009b      	lsls	r3, r3, #2
 8007564:	440b      	add	r3, r1
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	69ba      	ldr	r2, [r7, #24]
 800756a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800756c:	1c59      	adds	r1, r3, #1
 800756e:	4809      	ldr	r0, [pc, #36]	@ (8007594 <xTaskPriorityDisinherit+0x154>)
 8007570:	4613      	mov	r3, r2
 8007572:	009b      	lsls	r3, r3, #2
 8007574:	4413      	add	r3, r2
 8007576:	009b      	lsls	r3, r3, #2
 8007578:	4403      	add	r3, r0
 800757a:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 800757c:	2301      	movs	r3, #1
 800757e:	61fb      	str	r3, [r7, #28]
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityDisinherit( xReturn );

        return xReturn;
 8007580:	69fb      	ldr	r3, [r7, #28]
    }
 8007582:	4618      	mov	r0, r3
 8007584:	3720      	adds	r7, #32
 8007586:	46bd      	mov	sp, r7
 8007588:	bd80      	pop	{r7, pc}
 800758a:	bf00      	nop
 800758c:	240032f0 	.word	0x240032f0
 8007590:	240033e4 	.word	0x240033e4
 8007594:	240032f4 	.word	0x240032f4

08007598 <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 8007598:	b580      	push	{r7, lr}
 800759a:	b08a      	sub	sp, #40	@ 0x28
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]
 80075a0:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	623b      	str	r3, [r7, #32]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80075a6:	2301      	movs	r3, #1
 80075a8:	61fb      	str	r3, [r7, #28]

        traceENTER_vTaskPriorityDisinheritAfterTimeout( pxMutexHolder, uxHighestPriorityWaitingTask );

        if( pxMutexHolder != NULL )
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	f000 80aa 	beq.w	8007706 <vTaskPriorityDisinheritAfterTimeout+0x16e>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 80075b2:	6a3b      	ldr	r3, [r7, #32]
 80075b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d10d      	bne.n	80075d6 <vTaskPriorityDisinheritAfterTimeout+0x3e>
    __asm volatile
 80075ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075be:	b672      	cpsid	i
 80075c0:	f383 8811 	msr	BASEPRI, r3
 80075c4:	f3bf 8f6f 	isb	sy
 80075c8:	f3bf 8f4f 	dsb	sy
 80075cc:	b662      	cpsie	i
 80075ce:	613b      	str	r3, [r7, #16]
}
 80075d0:	bf00      	nop
 80075d2:	bf00      	nop
 80075d4:	e7fd      	b.n	80075d2 <vTaskPriorityDisinheritAfterTimeout+0x3a>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80075d6:	6a3b      	ldr	r3, [r7, #32]
 80075d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80075da:	683a      	ldr	r2, [r7, #0]
 80075dc:	429a      	cmp	r2, r3
 80075de:	d902      	bls.n	80075e6 <vTaskPriorityDisinheritAfterTimeout+0x4e>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80075e4:	e002      	b.n	80075ec <vTaskPriorityDisinheritAfterTimeout+0x54>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 80075e6:	6a3b      	ldr	r3, [r7, #32]
 80075e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80075ea:	627b      	str	r3, [r7, #36]	@ 0x24
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 80075ec:	6a3b      	ldr	r3, [r7, #32]
 80075ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075f2:	429a      	cmp	r2, r3
 80075f4:	f000 8087 	beq.w	8007706 <vTaskPriorityDisinheritAfterTimeout+0x16e>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80075f8:	6a3b      	ldr	r3, [r7, #32]
 80075fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075fc:	69fa      	ldr	r2, [r7, #28]
 80075fe:	429a      	cmp	r2, r3
 8007600:	f040 8081 	bne.w	8007706 <vTaskPriorityDisinheritAfterTimeout+0x16e>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 8007604:	4b42      	ldr	r3, [pc, #264]	@ (8007710 <vTaskPriorityDisinheritAfterTimeout+0x178>)
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	6a3a      	ldr	r2, [r7, #32]
 800760a:	429a      	cmp	r2, r3
 800760c:	d10d      	bne.n	800762a <vTaskPriorityDisinheritAfterTimeout+0x92>
    __asm volatile
 800760e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007612:	b672      	cpsid	i
 8007614:	f383 8811 	msr	BASEPRI, r3
 8007618:	f3bf 8f6f 	isb	sy
 800761c:	f3bf 8f4f 	dsb	sy
 8007620:	b662      	cpsie	i
 8007622:	60fb      	str	r3, [r7, #12]
}
 8007624:	bf00      	nop
 8007626:	bf00      	nop
 8007628:	e7fd      	b.n	8007626 <vTaskPriorityDisinheritAfterTimeout+0x8e>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800762a:	6a3b      	ldr	r3, [r7, #32]
 800762c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800762e:	61bb      	str	r3, [r7, #24]
                    pxTCB->uxPriority = uxPriorityToUse;
 8007630:	6a3b      	ldr	r3, [r7, #32]
 8007632:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007634:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 8007636:	6a3b      	ldr	r3, [r7, #32]
 8007638:	699b      	ldr	r3, [r3, #24]
 800763a:	2b00      	cmp	r3, #0
 800763c:	db04      	blt.n	8007648 <vTaskPriorityDisinheritAfterTimeout+0xb0>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse );
 800763e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007640:	f1c3 0207 	rsb	r2, r3, #7
 8007644:	6a3b      	ldr	r3, [r7, #32]
 8007646:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007648:	6a3b      	ldr	r3, [r7, #32]
 800764a:	6959      	ldr	r1, [r3, #20]
 800764c:	69ba      	ldr	r2, [r7, #24]
 800764e:	4613      	mov	r3, r2
 8007650:	009b      	lsls	r3, r3, #2
 8007652:	4413      	add	r3, r2
 8007654:	009b      	lsls	r3, r3, #2
 8007656:	4a2f      	ldr	r2, [pc, #188]	@ (8007714 <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 8007658:	4413      	add	r3, r2
 800765a:	4299      	cmp	r1, r3
 800765c:	d153      	bne.n	8007706 <vTaskPriorityDisinheritAfterTimeout+0x16e>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800765e:	6a3b      	ldr	r3, [r7, #32]
 8007660:	3304      	adds	r3, #4
 8007662:	4618      	mov	r0, r3
 8007664:	f7fd fcfa 	bl	800505c <uxListRemove>
 8007668:	4603      	mov	r3, r0
 800766a:	2b00      	cmp	r3, #0
 800766c:	d10a      	bne.n	8007684 <vTaskPriorityDisinheritAfterTimeout+0xec>
                        {
                            /* It is known that the task is in its ready list so
                             * there is no need to check again and the port level
                             * reset macro can be called directly. */
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800766e:	6a3b      	ldr	r3, [r7, #32]
 8007670:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007672:	2201      	movs	r2, #1
 8007674:	fa02 f303 	lsl.w	r3, r2, r3
 8007678:	43da      	mvns	r2, r3
 800767a:	4b27      	ldr	r3, [pc, #156]	@ (8007718 <vTaskPriorityDisinheritAfterTimeout+0x180>)
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	4013      	ands	r3, r2
 8007680:	4a25      	ldr	r2, [pc, #148]	@ (8007718 <vTaskPriorityDisinheritAfterTimeout+0x180>)
 8007682:	6013      	str	r3, [r2, #0]
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 8007684:	6a3b      	ldr	r3, [r7, #32]
 8007686:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007688:	2201      	movs	r2, #1
 800768a:	409a      	lsls	r2, r3
 800768c:	4b22      	ldr	r3, [pc, #136]	@ (8007718 <vTaskPriorityDisinheritAfterTimeout+0x180>)
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	4313      	orrs	r3, r2
 8007692:	4a21      	ldr	r2, [pc, #132]	@ (8007718 <vTaskPriorityDisinheritAfterTimeout+0x180>)
 8007694:	6013      	str	r3, [r2, #0]
 8007696:	6a3b      	ldr	r3, [r7, #32]
 8007698:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800769a:	491e      	ldr	r1, [pc, #120]	@ (8007714 <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 800769c:	4613      	mov	r3, r2
 800769e:	009b      	lsls	r3, r3, #2
 80076a0:	4413      	add	r3, r2
 80076a2:	009b      	lsls	r3, r3, #2
 80076a4:	440b      	add	r3, r1
 80076a6:	3304      	adds	r3, #4
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	617b      	str	r3, [r7, #20]
 80076ac:	6a3b      	ldr	r3, [r7, #32]
 80076ae:	697a      	ldr	r2, [r7, #20]
 80076b0:	609a      	str	r2, [r3, #8]
 80076b2:	697b      	ldr	r3, [r7, #20]
 80076b4:	689a      	ldr	r2, [r3, #8]
 80076b6:	6a3b      	ldr	r3, [r7, #32]
 80076b8:	60da      	str	r2, [r3, #12]
 80076ba:	697b      	ldr	r3, [r7, #20]
 80076bc:	689b      	ldr	r3, [r3, #8]
 80076be:	6a3a      	ldr	r2, [r7, #32]
 80076c0:	3204      	adds	r2, #4
 80076c2:	605a      	str	r2, [r3, #4]
 80076c4:	6a3b      	ldr	r3, [r7, #32]
 80076c6:	1d1a      	adds	r2, r3, #4
 80076c8:	697b      	ldr	r3, [r7, #20]
 80076ca:	609a      	str	r2, [r3, #8]
 80076cc:	6a3b      	ldr	r3, [r7, #32]
 80076ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076d0:	4613      	mov	r3, r2
 80076d2:	009b      	lsls	r3, r3, #2
 80076d4:	4413      	add	r3, r2
 80076d6:	009b      	lsls	r3, r3, #2
 80076d8:	4a0e      	ldr	r2, [pc, #56]	@ (8007714 <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 80076da:	441a      	add	r2, r3
 80076dc:	6a3b      	ldr	r3, [r7, #32]
 80076de:	615a      	str	r2, [r3, #20]
 80076e0:	6a3b      	ldr	r3, [r7, #32]
 80076e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076e4:	490b      	ldr	r1, [pc, #44]	@ (8007714 <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 80076e6:	4613      	mov	r3, r2
 80076e8:	009b      	lsls	r3, r3, #2
 80076ea:	4413      	add	r3, r2
 80076ec:	009b      	lsls	r3, r3, #2
 80076ee:	440b      	add	r3, r1
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	6a3a      	ldr	r2, [r7, #32]
 80076f4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80076f6:	1c59      	adds	r1, r3, #1
 80076f8:	4806      	ldr	r0, [pc, #24]	@ (8007714 <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 80076fa:	4613      	mov	r3, r2
 80076fc:	009b      	lsls	r3, r3, #2
 80076fe:	4413      	add	r3, r2
 8007700:	009b      	lsls	r3, r3, #2
 8007702:	4403      	add	r3, r0
 8007704:	6019      	str	r1, [r3, #0]
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskPriorityDisinheritAfterTimeout();
    }
 8007706:	bf00      	nop
 8007708:	3728      	adds	r7, #40	@ 0x28
 800770a:	46bd      	mov	sp, r7
 800770c:	bd80      	pop	{r7, pc}
 800770e:	bf00      	nop
 8007710:	240032f0 	.word	0x240032f0
 8007714:	240032f4 	.word	0x240032f4
 8007718:	240033e4 	.word	0x240033e4

0800771c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 800771c:	b480      	push	{r7}
 800771e:	b083      	sub	sp, #12
 8007720:	af00      	add	r7, sp, #0
        TCB_t * pxTCB;

        traceENTER_pvTaskIncrementMutexHeldCount();

        pxTCB = pxCurrentTCB;
 8007722:	4b09      	ldr	r3, [pc, #36]	@ (8007748 <pvTaskIncrementMutexHeldCount+0x2c>)
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	607b      	str	r3, [r7, #4]

        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxTCB != NULL )
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d004      	beq.n	8007738 <pvTaskIncrementMutexHeldCount+0x1c>
        {
            ( pxTCB->uxMutexesHeld )++;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007732:	1c5a      	adds	r2, r3, #1
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	651a      	str	r2, [r3, #80]	@ 0x50
        }

        traceRETURN_pvTaskIncrementMutexHeldCount( pxTCB );

        return pxTCB;
 8007738:	687b      	ldr	r3, [r7, #4]
    }
 800773a:	4618      	mov	r0, r3
 800773c:	370c      	adds	r7, #12
 800773e:	46bd      	mov	sp, r7
 8007740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007744:	4770      	bx	lr
 8007746:	bf00      	nop
 8007748:	240032f0 	.word	0x240032f0

0800774c <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800774c:	b580      	push	{r7, lr}
 800774e:	b086      	sub	sp, #24
 8007750:	af00      	add	r7, sp, #0
 8007752:	6078      	str	r0, [r7, #4]
 8007754:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8007756:	4b22      	ldr	r3, [pc, #136]	@ (80077e0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	617b      	str	r3, [r7, #20]
    List_t * const pxDelayedList = pxDelayedTaskList;
 800775c:	4b21      	ldr	r3, [pc, #132]	@ (80077e4 <prvAddCurrentTaskToDelayedList+0x98>)
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	613b      	str	r3, [r7, #16]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 8007762:	4b21      	ldr	r3, [pc, #132]	@ (80077e8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	60fb      	str	r3, [r7, #12]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007768:	4b20      	ldr	r3, [pc, #128]	@ (80077ec <prvAddCurrentTaskToDelayedList+0xa0>)
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	3304      	adds	r3, #4
 800776e:	4618      	mov	r0, r3
 8007770:	f7fd fc74 	bl	800505c <uxListRemove>
 8007774:	4603      	mov	r3, r0
 8007776:	2b00      	cmp	r3, #0
 8007778:	d10b      	bne.n	8007792 <prvAddCurrentTaskToDelayedList+0x46>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800777a:	4b1c      	ldr	r3, [pc, #112]	@ (80077ec <prvAddCurrentTaskToDelayedList+0xa0>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007780:	2201      	movs	r2, #1
 8007782:	fa02 f303 	lsl.w	r3, r2, r3
 8007786:	43da      	mvns	r2, r3
 8007788:	4b19      	ldr	r3, [pc, #100]	@ (80077f0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	4013      	ands	r3, r2
 800778e:	4a18      	ldr	r2, [pc, #96]	@ (80077f0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007790:	6013      	str	r3, [r2, #0]
    #else /* INCLUDE_vTaskSuspend */
    {
        /* Calculate the time at which the task should be woken if the event
         * does not occur.  This may overflow but this doesn't matter, the kernel
         * will manage it correctly. */
        xTimeToWake = xConstTickCount + xTicksToWait;
 8007792:	697a      	ldr	r2, [r7, #20]
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	4413      	add	r3, r2
 8007798:	60bb      	str	r3, [r7, #8]

        /* The list item will be inserted in wake time order. */
        listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800779a:	4b14      	ldr	r3, [pc, #80]	@ (80077ec <prvAddCurrentTaskToDelayedList+0xa0>)
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	68ba      	ldr	r2, [r7, #8]
 80077a0:	605a      	str	r2, [r3, #4]

        if( xTimeToWake < xConstTickCount )
 80077a2:	68ba      	ldr	r2, [r7, #8]
 80077a4:	697b      	ldr	r3, [r7, #20]
 80077a6:	429a      	cmp	r2, r3
 80077a8:	d207      	bcs.n	80077ba <prvAddCurrentTaskToDelayedList+0x6e>
        {
            traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
            /* Wake time has overflowed.  Place this item in the overflow list. */
            vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 80077aa:	4b10      	ldr	r3, [pc, #64]	@ (80077ec <prvAddCurrentTaskToDelayedList+0xa0>)
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	3304      	adds	r3, #4
 80077b0:	4619      	mov	r1, r3
 80077b2:	68f8      	ldr	r0, [r7, #12]
 80077b4:	f7fd fc19 	bl	8004fea <vListInsert>

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 80077b8:	e00e      	b.n	80077d8 <prvAddCurrentTaskToDelayedList+0x8c>
            vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 80077ba:	4b0c      	ldr	r3, [pc, #48]	@ (80077ec <prvAddCurrentTaskToDelayedList+0xa0>)
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	3304      	adds	r3, #4
 80077c0:	4619      	mov	r1, r3
 80077c2:	6938      	ldr	r0, [r7, #16]
 80077c4:	f7fd fc11 	bl	8004fea <vListInsert>
            if( xTimeToWake < xNextTaskUnblockTime )
 80077c8:	4b0a      	ldr	r3, [pc, #40]	@ (80077f4 <prvAddCurrentTaskToDelayedList+0xa8>)
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	68ba      	ldr	r2, [r7, #8]
 80077ce:	429a      	cmp	r2, r3
 80077d0:	d202      	bcs.n	80077d8 <prvAddCurrentTaskToDelayedList+0x8c>
                xNextTaskUnblockTime = xTimeToWake;
 80077d2:	4a08      	ldr	r2, [pc, #32]	@ (80077f4 <prvAddCurrentTaskToDelayedList+0xa8>)
 80077d4:	68bb      	ldr	r3, [r7, #8]
 80077d6:	6013      	str	r3, [r2, #0]
}
 80077d8:	bf00      	nop
 80077da:	3718      	adds	r7, #24
 80077dc:	46bd      	mov	sp, r7
 80077de:	bd80      	pop	{r7, pc}
 80077e0:	240033e0 	.word	0x240033e0
 80077e4:	240033a8 	.word	0x240033a8
 80077e8:	240033ac 	.word	0x240033ac
 80077ec:	240032f0 	.word	0x240032f0
 80077f0:	240033e4 	.word	0x240033e4
 80077f4:	240033fc 	.word	0x240033fc

080077f8 <vApplicationGetIdleTaskMemory>:
 * configKERNEL_PROVIDED_STATIC_MEMORY to 0 or leaving it undefined.
 */
    void vApplicationGetIdleTaskMemory( StaticTask_t ** ppxIdleTaskTCBBuffer,
                                        StackType_t ** ppxIdleTaskStackBuffer,
                                        configSTACK_DEPTH_TYPE * puxIdleTaskStackSize )
    {
 80077f8:	b480      	push	{r7}
 80077fa:	b085      	sub	sp, #20
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	60f8      	str	r0, [r7, #12]
 8007800:	60b9      	str	r1, [r7, #8]
 8007802:	607a      	str	r2, [r7, #4]
        static StaticTask_t xIdleTaskTCB;
        static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

        *ppxIdleTaskTCBBuffer = &( xIdleTaskTCB );
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	4a07      	ldr	r2, [pc, #28]	@ (8007824 <vApplicationGetIdleTaskMemory+0x2c>)
 8007808:	601a      	str	r2, [r3, #0]
        *ppxIdleTaskStackBuffer = &( uxIdleTaskStack[ 0 ] );
 800780a:	68bb      	ldr	r3, [r7, #8]
 800780c:	4a06      	ldr	r2, [pc, #24]	@ (8007828 <vApplicationGetIdleTaskMemory+0x30>)
 800780e:	601a      	str	r2, [r3, #0]
        *puxIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2280      	movs	r2, #128	@ 0x80
 8007814:	601a      	str	r2, [r3, #0]
    }
 8007816:	bf00      	nop
 8007818:	3714      	adds	r7, #20
 800781a:	46bd      	mov	sp, r7
 800781c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007820:	4770      	bx	lr
 8007822:	bf00      	nop
 8007824:	24003408 	.word	0x24003408
 8007828:	24003464 	.word	0x24003464

0800782c <vApplicationGetTimerTaskMemory>:
 * configKERNEL_PROVIDED_STATIC_MEMORY to 0 or leaving it undefined.
 */
    void vApplicationGetTimerTaskMemory( StaticTask_t ** ppxTimerTaskTCBBuffer,
                                         StackType_t ** ppxTimerTaskStackBuffer,
                                         configSTACK_DEPTH_TYPE * puxTimerTaskStackSize )
    {
 800782c:	b480      	push	{r7}
 800782e:	b085      	sub	sp, #20
 8007830:	af00      	add	r7, sp, #0
 8007832:	60f8      	str	r0, [r7, #12]
 8007834:	60b9      	str	r1, [r7, #8]
 8007836:	607a      	str	r2, [r7, #4]
        static StaticTask_t xTimerTaskTCB;
        static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

        *ppxTimerTaskTCBBuffer = &( xTimerTaskTCB );
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	4a07      	ldr	r2, [pc, #28]	@ (8007858 <vApplicationGetTimerTaskMemory+0x2c>)
 800783c:	601a      	str	r2, [r3, #0]
        *ppxTimerTaskStackBuffer = &( uxTimerTaskStack[ 0 ] );
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	4a06      	ldr	r2, [pc, #24]	@ (800785c <vApplicationGetTimerTaskMemory+0x30>)
 8007842:	601a      	str	r2, [r3, #0]
        *puxTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800784a:	601a      	str	r2, [r3, #0]
    }
 800784c:	bf00      	nop
 800784e:	3714      	adds	r7, #20
 8007850:	46bd      	mov	sp, r7
 8007852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007856:	4770      	bx	lr
 8007858:	24003664 	.word	0x24003664
 800785c:	240036c0 	.word	0x240036c0

08007860 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8007860:	b580      	push	{r7, lr}
 8007862:	b08a      	sub	sp, #40	@ 0x28
 8007864:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 8007866:	2300      	movs	r3, #0
 8007868:	617b      	str	r3, [r7, #20]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800786a:	f000 fa6f 	bl	8007d4c <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800786e:	4b1e      	ldr	r3, [pc, #120]	@ (80078e8 <xTimerCreateTimerTask+0x88>)
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d021      	beq.n	80078ba <xTimerCreateTimerTask+0x5a>
            }
            #else /* #if ( ( configNUMBER_OF_CORES > 1 ) && ( configUSE_CORE_AFFINITY == 1 ) ) */
            {
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 8007876:	2300      	movs	r3, #0
 8007878:	60fb      	str	r3, [r7, #12]
                    StackType_t * pxTimerTaskStackBuffer = NULL;
 800787a:	2300      	movs	r3, #0
 800787c:	60bb      	str	r3, [r7, #8]
                    configSTACK_DEPTH_TYPE uxTimerTaskStackSize;

                    vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &uxTimerTaskStackSize );
 800787e:	1d3a      	adds	r2, r7, #4
 8007880:	f107 0108 	add.w	r1, r7, #8
 8007884:	f107 030c 	add.w	r3, r7, #12
 8007888:	4618      	mov	r0, r3
 800788a:	f7ff ffcf 	bl	800782c <vApplicationGetTimerTaskMemory>
                    xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 800788e:	6879      	ldr	r1, [r7, #4]
 8007890:	68bb      	ldr	r3, [r7, #8]
 8007892:	68fa      	ldr	r2, [r7, #12]
 8007894:	9202      	str	r2, [sp, #8]
 8007896:	9301      	str	r3, [sp, #4]
 8007898:	2302      	movs	r3, #2
 800789a:	9300      	str	r3, [sp, #0]
 800789c:	2300      	movs	r3, #0
 800789e:	460a      	mov	r2, r1
 80078a0:	4912      	ldr	r1, [pc, #72]	@ (80078ec <xTimerCreateTimerTask+0x8c>)
 80078a2:	4813      	ldr	r0, [pc, #76]	@ (80078f0 <xTimerCreateTimerTask+0x90>)
 80078a4:	f7fe fc6d 	bl	8006182 <xTaskCreateStatic>
 80078a8:	4603      	mov	r3, r0
 80078aa:	4a12      	ldr	r2, [pc, #72]	@ (80078f4 <xTimerCreateTimerTask+0x94>)
 80078ac:	6013      	str	r3, [r2, #0]
                                                          NULL,
                                                          ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
                                                          pxTimerTaskStackBuffer,
                                                          pxTimerTaskTCBBuffer );

                    if( xTimerTaskHandle != NULL )
 80078ae:	4b11      	ldr	r3, [pc, #68]	@ (80078f4 <xTimerCreateTimerTask+0x94>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d001      	beq.n	80078ba <xTimerCreateTimerTask+0x5a>
                    {
                        xReturn = pdPASS;
 80078b6:	2301      	movs	r3, #1
 80078b8:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 80078ba:	697b      	ldr	r3, [r7, #20]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d10d      	bne.n	80078dc <xTimerCreateTimerTask+0x7c>
    __asm volatile
 80078c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078c4:	b672      	cpsid	i
 80078c6:	f383 8811 	msr	BASEPRI, r3
 80078ca:	f3bf 8f6f 	isb	sy
 80078ce:	f3bf 8f4f 	dsb	sy
 80078d2:	b662      	cpsie	i
 80078d4:	613b      	str	r3, [r7, #16]
}
 80078d6:	bf00      	nop
 80078d8:	bf00      	nop
 80078da:	e7fd      	b.n	80078d8 <xTimerCreateTimerTask+0x78>

        traceRETURN_xTimerCreateTimerTask( xReturn );

        return xReturn;
 80078dc:	697b      	ldr	r3, [r7, #20]
    }
 80078de:	4618      	mov	r0, r3
 80078e0:	3718      	adds	r7, #24
 80078e2:	46bd      	mov	sp, r7
 80078e4:	bd80      	pop	{r7, pc}
 80078e6:	bf00      	nop
 80078e8:	24003af0 	.word	0x24003af0
 80078ec:	08020308 	.word	0x08020308
 80078f0:	0800799d 	.word	0x0800799d
 80078f4:	24003af4 	.word	0x24003af4

080078f8 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b084      	sub	sp, #16
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	60f8      	str	r0, [r7, #12]
 8007900:	60b9      	str	r1, [r7, #8]
 8007902:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8007904:	e008      	b.n	8007918 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	699b      	ldr	r3, [r3, #24]
 800790a:	68ba      	ldr	r2, [r7, #8]
 800790c:	4413      	add	r3, r2
 800790e:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	6a1b      	ldr	r3, [r3, #32]
 8007914:	68f8      	ldr	r0, [r7, #12]
 8007916:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	699a      	ldr	r2, [r3, #24]
 800791c:	68bb      	ldr	r3, [r7, #8]
 800791e:	18d1      	adds	r1, r2, r3
 8007920:	68bb      	ldr	r3, [r7, #8]
 8007922:	687a      	ldr	r2, [r7, #4]
 8007924:	68f8      	ldr	r0, [r7, #12]
 8007926:	f000 f8df 	bl	8007ae8 <prvInsertTimerInActiveList>
 800792a:	4603      	mov	r3, r0
 800792c:	2b00      	cmp	r3, #0
 800792e:	d1ea      	bne.n	8007906 <prvReloadTimer+0xe>
        }
    }
 8007930:	bf00      	nop
 8007932:	bf00      	nop
 8007934:	3710      	adds	r7, #16
 8007936:	46bd      	mov	sp, r7
 8007938:	bd80      	pop	{r7, pc}
	...

0800793c <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 800793c:	b580      	push	{r7, lr}
 800793e:	b084      	sub	sp, #16
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
 8007944:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007946:	4b14      	ldr	r3, [pc, #80]	@ (8007998 <prvProcessExpiredTimer+0x5c>)
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	68db      	ldr	r3, [r3, #12]
 800794c:	68db      	ldr	r3, [r3, #12]
 800794e:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	3304      	adds	r3, #4
 8007954:	4618      	mov	r0, r3
 8007956:	f7fd fb81 	bl	800505c <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007960:	f003 0304 	and.w	r3, r3, #4
 8007964:	2b00      	cmp	r3, #0
 8007966:	d005      	beq.n	8007974 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8007968:	683a      	ldr	r2, [r7, #0]
 800796a:	6879      	ldr	r1, [r7, #4]
 800796c:	68f8      	ldr	r0, [r7, #12]
 800796e:	f7ff ffc3 	bl	80078f8 <prvReloadTimer>
 8007972:	e008      	b.n	8007986 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800797a:	f023 0301 	bic.w	r3, r3, #1
 800797e:	b2da      	uxtb	r2, r3
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	6a1b      	ldr	r3, [r3, #32]
 800798a:	68f8      	ldr	r0, [r7, #12]
 800798c:	4798      	blx	r3
    }
 800798e:	bf00      	nop
 8007990:	3710      	adds	r7, #16
 8007992:	46bd      	mov	sp, r7
 8007994:	bd80      	pop	{r7, pc}
 8007996:	bf00      	nop
 8007998:	24003ae8 	.word	0x24003ae8

0800799c <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 800799c:	b580      	push	{r7, lr}
 800799e:	b084      	sub	sp, #16
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80079a4:	f107 0308 	add.w	r3, r7, #8
 80079a8:	4618      	mov	r0, r3
 80079aa:	f000 f859 	bl	8007a60 <prvGetNextExpireTime>
 80079ae:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80079b0:	68bb      	ldr	r3, [r7, #8]
 80079b2:	4619      	mov	r1, r3
 80079b4:	68f8      	ldr	r0, [r7, #12]
 80079b6:	f000 f805 	bl	80079c4 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 80079ba:	f000 f8d7 	bl	8007b6c <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80079be:	bf00      	nop
 80079c0:	e7f0      	b.n	80079a4 <prvTimerTask+0x8>
	...

080079c4 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b084      	sub	sp, #16
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	6078      	str	r0, [r7, #4]
 80079cc:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 80079ce:	f7fe ff17 	bl	8006800 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80079d2:	f107 0308 	add.w	r3, r7, #8
 80079d6:	4618      	mov	r0, r3
 80079d8:	f000 f866 	bl	8007aa8 <prvSampleTimeNow>
 80079dc:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 80079de:	68bb      	ldr	r3, [r7, #8]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d130      	bne.n	8007a46 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80079e4:	683b      	ldr	r3, [r7, #0]
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d10a      	bne.n	8007a00 <prvProcessTimerOrBlockTask+0x3c>
 80079ea:	687a      	ldr	r2, [r7, #4]
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	429a      	cmp	r2, r3
 80079f0:	d806      	bhi.n	8007a00 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 80079f2:	f7fe ff13 	bl	800681c <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80079f6:	68f9      	ldr	r1, [r7, #12]
 80079f8:	6878      	ldr	r0, [r7, #4]
 80079fa:	f7ff ff9f 	bl	800793c <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 80079fe:	e024      	b.n	8007a4a <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d008      	beq.n	8007a18 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007a06:	4b13      	ldr	r3, [pc, #76]	@ (8007a54 <prvProcessTimerOrBlockTask+0x90>)
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d101      	bne.n	8007a14 <prvProcessTimerOrBlockTask+0x50>
 8007a10:	2301      	movs	r3, #1
 8007a12:	e000      	b.n	8007a16 <prvProcessTimerOrBlockTask+0x52>
 8007a14:	2300      	movs	r3, #0
 8007a16:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007a18:	4b0f      	ldr	r3, [pc, #60]	@ (8007a58 <prvProcessTimerOrBlockTask+0x94>)
 8007a1a:	6818      	ldr	r0, [r3, #0]
 8007a1c:	687a      	ldr	r2, [r7, #4]
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	1ad3      	subs	r3, r2, r3
 8007a22:	683a      	ldr	r2, [r7, #0]
 8007a24:	4619      	mov	r1, r3
 8007a26:	f7fe fb11 	bl	800604c <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8007a2a:	f7fe fef7 	bl	800681c <xTaskResumeAll>
 8007a2e:	4603      	mov	r3, r0
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d10a      	bne.n	8007a4a <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 8007a34:	4b09      	ldr	r3, [pc, #36]	@ (8007a5c <prvProcessTimerOrBlockTask+0x98>)
 8007a36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a3a:	601a      	str	r2, [r3, #0]
 8007a3c:	f3bf 8f4f 	dsb	sy
 8007a40:	f3bf 8f6f 	isb	sy
    }
 8007a44:	e001      	b.n	8007a4a <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8007a46:	f7fe fee9 	bl	800681c <xTaskResumeAll>
    }
 8007a4a:	bf00      	nop
 8007a4c:	3710      	adds	r7, #16
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	bd80      	pop	{r7, pc}
 8007a52:	bf00      	nop
 8007a54:	24003aec 	.word	0x24003aec
 8007a58:	24003af0 	.word	0x24003af0
 8007a5c:	e000ed04 	.word	0xe000ed04

08007a60 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8007a60:	b480      	push	{r7}
 8007a62:	b085      	sub	sp, #20
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007a68:	4b0e      	ldr	r3, [pc, #56]	@ (8007aa4 <prvGetNextExpireTime+0x44>)
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d101      	bne.n	8007a76 <prvGetNextExpireTime+0x16>
 8007a72:	2201      	movs	r2, #1
 8007a74:	e000      	b.n	8007a78 <prvGetNextExpireTime+0x18>
 8007a76:	2200      	movs	r2, #0
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d105      	bne.n	8007a90 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007a84:	4b07      	ldr	r3, [pc, #28]	@ (8007aa4 <prvGetNextExpireTime+0x44>)
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	68db      	ldr	r3, [r3, #12]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	60fb      	str	r3, [r7, #12]
 8007a8e:	e001      	b.n	8007a94 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8007a90:	2300      	movs	r3, #0
 8007a92:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8007a94:	68fb      	ldr	r3, [r7, #12]
    }
 8007a96:	4618      	mov	r0, r3
 8007a98:	3714      	adds	r7, #20
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa0:	4770      	bx	lr
 8007aa2:	bf00      	nop
 8007aa4:	24003ae8 	.word	0x24003ae8

08007aa8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b084      	sub	sp, #16
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 8007ab0:	f7fe ffbe 	bl	8006a30 <xTaskGetTickCount>
 8007ab4:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8007ab6:	4b0b      	ldr	r3, [pc, #44]	@ (8007ae4 <prvSampleTimeNow+0x3c>)
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	68fa      	ldr	r2, [r7, #12]
 8007abc:	429a      	cmp	r2, r3
 8007abe:	d205      	bcs.n	8007acc <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8007ac0:	f000 f91e 	bl	8007d00 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2201      	movs	r2, #1
 8007ac8:	601a      	str	r2, [r3, #0]
 8007aca:	e002      	b.n	8007ad2 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2200      	movs	r2, #0
 8007ad0:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8007ad2:	4a04      	ldr	r2, [pc, #16]	@ (8007ae4 <prvSampleTimeNow+0x3c>)
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
    }
 8007ada:	4618      	mov	r0, r3
 8007adc:	3710      	adds	r7, #16
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	bd80      	pop	{r7, pc}
 8007ae2:	bf00      	nop
 8007ae4:	24003af8 	.word	0x24003af8

08007ae8 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	b086      	sub	sp, #24
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	60f8      	str	r0, [r7, #12]
 8007af0:	60b9      	str	r1, [r7, #8]
 8007af2:	607a      	str	r2, [r7, #4]
 8007af4:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8007af6:	2300      	movs	r3, #0
 8007af8:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	68ba      	ldr	r2, [r7, #8]
 8007afe:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	68fa      	ldr	r2, [r7, #12]
 8007b04:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8007b06:	68ba      	ldr	r2, [r7, #8]
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	429a      	cmp	r2, r3
 8007b0c:	d812      	bhi.n	8007b34 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 8007b0e:	687a      	ldr	r2, [r7, #4]
 8007b10:	683b      	ldr	r3, [r7, #0]
 8007b12:	1ad2      	subs	r2, r2, r3
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	699b      	ldr	r3, [r3, #24]
 8007b18:	429a      	cmp	r2, r3
 8007b1a:	d302      	bcc.n	8007b22 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	617b      	str	r3, [r7, #20]
 8007b20:	e01b      	b.n	8007b5a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007b22:	4b10      	ldr	r3, [pc, #64]	@ (8007b64 <prvInsertTimerInActiveList+0x7c>)
 8007b24:	681a      	ldr	r2, [r3, #0]
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	3304      	adds	r3, #4
 8007b2a:	4619      	mov	r1, r3
 8007b2c:	4610      	mov	r0, r2
 8007b2e:	f7fd fa5c 	bl	8004fea <vListInsert>
 8007b32:	e012      	b.n	8007b5a <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007b34:	687a      	ldr	r2, [r7, #4]
 8007b36:	683b      	ldr	r3, [r7, #0]
 8007b38:	429a      	cmp	r2, r3
 8007b3a:	d206      	bcs.n	8007b4a <prvInsertTimerInActiveList+0x62>
 8007b3c:	68ba      	ldr	r2, [r7, #8]
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	429a      	cmp	r2, r3
 8007b42:	d302      	bcc.n	8007b4a <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8007b44:	2301      	movs	r3, #1
 8007b46:	617b      	str	r3, [r7, #20]
 8007b48:	e007      	b.n	8007b5a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007b4a:	4b07      	ldr	r3, [pc, #28]	@ (8007b68 <prvInsertTimerInActiveList+0x80>)
 8007b4c:	681a      	ldr	r2, [r3, #0]
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	3304      	adds	r3, #4
 8007b52:	4619      	mov	r1, r3
 8007b54:	4610      	mov	r0, r2
 8007b56:	f7fd fa48 	bl	8004fea <vListInsert>
            }
        }

        return xProcessTimerNow;
 8007b5a:	697b      	ldr	r3, [r7, #20]
    }
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	3718      	adds	r7, #24
 8007b60:	46bd      	mov	sp, r7
 8007b62:	bd80      	pop	{r7, pc}
 8007b64:	24003aec 	.word	0x24003aec
 8007b68:	24003ae8 	.word	0x24003ae8

08007b6c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	b088      	sub	sp, #32
 8007b70:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 8007b72:	f107 0308 	add.w	r3, r7, #8
 8007b76:	2200      	movs	r2, #0
 8007b78:	601a      	str	r2, [r3, #0]
 8007b7a:	605a      	str	r2, [r3, #4]
 8007b7c:	609a      	str	r2, [r3, #8]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8007b7e:	e0ab      	b.n	8007cd8 <prvProcessReceivedCommands+0x16c>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007b80:	68bb      	ldr	r3, [r7, #8]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	f2c0 80a8 	blt.w	8007cd8 <prvProcessReceivedCommands+0x16c>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007b88:	693b      	ldr	r3, [r7, #16]
 8007b8a:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8007b8c:	69fb      	ldr	r3, [r7, #28]
 8007b8e:	695b      	ldr	r3, [r3, #20]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d004      	beq.n	8007b9e <prvProcessReceivedCommands+0x32>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007b94:	69fb      	ldr	r3, [r7, #28]
 8007b96:	3304      	adds	r3, #4
 8007b98:	4618      	mov	r0, r3
 8007b9a:	f7fd fa5f 	bl	800505c <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007b9e:	1d3b      	adds	r3, r7, #4
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	f7ff ff81 	bl	8007aa8 <prvSampleTimeNow>
 8007ba6:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	3b01      	subs	r3, #1
 8007bac:	2b08      	cmp	r3, #8
 8007bae:	f200 8090 	bhi.w	8007cd2 <prvProcessReceivedCommands+0x166>
 8007bb2:	a201      	add	r2, pc, #4	@ (adr r2, 8007bb8 <prvProcessReceivedCommands+0x4c>)
 8007bb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bb8:	08007bdd 	.word	0x08007bdd
 8007bbc:	08007bdd 	.word	0x08007bdd
 8007bc0:	08007c45 	.word	0x08007c45
 8007bc4:	08007c59 	.word	0x08007c59
 8007bc8:	08007ca9 	.word	0x08007ca9
 8007bcc:	08007bdd 	.word	0x08007bdd
 8007bd0:	08007bdd 	.word	0x08007bdd
 8007bd4:	08007c45 	.word	0x08007c45
 8007bd8:	08007c59 	.word	0x08007c59
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8007bdc:	69fb      	ldr	r3, [r7, #28]
 8007bde:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007be2:	f043 0301 	orr.w	r3, r3, #1
 8007be6:	b2da      	uxtb	r2, r3
 8007be8:	69fb      	ldr	r3, [r7, #28]
 8007bea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007bee:	68fa      	ldr	r2, [r7, #12]
 8007bf0:	69fb      	ldr	r3, [r7, #28]
 8007bf2:	699b      	ldr	r3, [r3, #24]
 8007bf4:	18d1      	adds	r1, r2, r3
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	69ba      	ldr	r2, [r7, #24]
 8007bfa:	69f8      	ldr	r0, [r7, #28]
 8007bfc:	f7ff ff74 	bl	8007ae8 <prvInsertTimerInActiveList>
 8007c00:	4603      	mov	r3, r0
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d067      	beq.n	8007cd6 <prvProcessReceivedCommands+0x16a>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8007c06:	69fb      	ldr	r3, [r7, #28]
 8007c08:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007c0c:	f003 0304 	and.w	r3, r3, #4
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d009      	beq.n	8007c28 <prvProcessReceivedCommands+0xbc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8007c14:	68fa      	ldr	r2, [r7, #12]
 8007c16:	69fb      	ldr	r3, [r7, #28]
 8007c18:	699b      	ldr	r3, [r3, #24]
 8007c1a:	4413      	add	r3, r2
 8007c1c:	69ba      	ldr	r2, [r7, #24]
 8007c1e:	4619      	mov	r1, r3
 8007c20:	69f8      	ldr	r0, [r7, #28]
 8007c22:	f7ff fe69 	bl	80078f8 <prvReloadTimer>
 8007c26:	e008      	b.n	8007c3a <prvProcessReceivedCommands+0xce>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8007c28:	69fb      	ldr	r3, [r7, #28]
 8007c2a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007c2e:	f023 0301 	bic.w	r3, r3, #1
 8007c32:	b2da      	uxtb	r2, r3
 8007c34:	69fb      	ldr	r3, [r7, #28]
 8007c36:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007c3a:	69fb      	ldr	r3, [r7, #28]
 8007c3c:	6a1b      	ldr	r3, [r3, #32]
 8007c3e:	69f8      	ldr	r0, [r7, #28]
 8007c40:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8007c42:	e048      	b.n	8007cd6 <prvProcessReceivedCommands+0x16a>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8007c44:	69fb      	ldr	r3, [r7, #28]
 8007c46:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007c4a:	f023 0301 	bic.w	r3, r3, #1
 8007c4e:	b2da      	uxtb	r2, r3
 8007c50:	69fb      	ldr	r3, [r7, #28]
 8007c52:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8007c56:	e03f      	b.n	8007cd8 <prvProcessReceivedCommands+0x16c>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8007c58:	69fb      	ldr	r3, [r7, #28]
 8007c5a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007c5e:	f043 0301 	orr.w	r3, r3, #1
 8007c62:	b2da      	uxtb	r2, r3
 8007c64:	69fb      	ldr	r3, [r7, #28]
 8007c66:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007c6a:	68fa      	ldr	r2, [r7, #12]
 8007c6c:	69fb      	ldr	r3, [r7, #28]
 8007c6e:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007c70:	69fb      	ldr	r3, [r7, #28]
 8007c72:	699b      	ldr	r3, [r3, #24]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d10d      	bne.n	8007c94 <prvProcessReceivedCommands+0x128>
    __asm volatile
 8007c78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c7c:	b672      	cpsid	i
 8007c7e:	f383 8811 	msr	BASEPRI, r3
 8007c82:	f3bf 8f6f 	isb	sy
 8007c86:	f3bf 8f4f 	dsb	sy
 8007c8a:	b662      	cpsie	i
 8007c8c:	617b      	str	r3, [r7, #20]
}
 8007c8e:	bf00      	nop
 8007c90:	bf00      	nop
 8007c92:	e7fd      	b.n	8007c90 <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007c94:	69fb      	ldr	r3, [r7, #28]
 8007c96:	699a      	ldr	r2, [r3, #24]
 8007c98:	69bb      	ldr	r3, [r7, #24]
 8007c9a:	18d1      	adds	r1, r2, r3
 8007c9c:	69bb      	ldr	r3, [r7, #24]
 8007c9e:	69ba      	ldr	r2, [r7, #24]
 8007ca0:	69f8      	ldr	r0, [r7, #28]
 8007ca2:	f7ff ff21 	bl	8007ae8 <prvInsertTimerInActiveList>
                        break;
 8007ca6:	e017      	b.n	8007cd8 <prvProcessReceivedCommands+0x16c>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007ca8:	69fb      	ldr	r3, [r7, #28]
 8007caa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007cae:	f003 0302 	and.w	r3, r3, #2
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d103      	bne.n	8007cbe <prvProcessReceivedCommands+0x152>
                            {
                                vPortFree( pxTimer );
 8007cb6:	69f8      	ldr	r0, [r7, #28]
 8007cb8:	f000 fc5e 	bl	8008578 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8007cbc:	e00c      	b.n	8007cd8 <prvProcessReceivedCommands+0x16c>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8007cbe:	69fb      	ldr	r3, [r7, #28]
 8007cc0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007cc4:	f023 0301 	bic.w	r3, r3, #1
 8007cc8:	b2da      	uxtb	r2, r3
 8007cca:	69fb      	ldr	r3, [r7, #28]
 8007ccc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8007cd0:	e002      	b.n	8007cd8 <prvProcessReceivedCommands+0x16c>

                    default:
                        /* Don't expect to get here. */
                        break;
 8007cd2:	bf00      	nop
 8007cd4:	e000      	b.n	8007cd8 <prvProcessReceivedCommands+0x16c>
                        break;
 8007cd6:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8007cd8:	4b08      	ldr	r3, [pc, #32]	@ (8007cfc <prvProcessReceivedCommands+0x190>)
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	f107 0108 	add.w	r1, r7, #8
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	f7fd fd24 	bl	8005730 <xQueueReceive>
 8007ce8:	4603      	mov	r3, r0
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	f47f af48 	bne.w	8007b80 <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 8007cf0:	bf00      	nop
 8007cf2:	bf00      	nop
 8007cf4:	3720      	adds	r7, #32
 8007cf6:	46bd      	mov	sp, r7
 8007cf8:	bd80      	pop	{r7, pc}
 8007cfa:	bf00      	nop
 8007cfc:	24003af0 	.word	0x24003af0

08007d00 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b082      	sub	sp, #8
 8007d04:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007d06:	e009      	b.n	8007d1c <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007d08:	4b0e      	ldr	r3, [pc, #56]	@ (8007d44 <prvSwitchTimerLists+0x44>)
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	68db      	ldr	r3, [r3, #12]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8007d12:	f04f 31ff 	mov.w	r1, #4294967295
 8007d16:	6838      	ldr	r0, [r7, #0]
 8007d18:	f7ff fe10 	bl	800793c <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007d1c:	4b09      	ldr	r3, [pc, #36]	@ (8007d44 <prvSwitchTimerLists+0x44>)
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d1f0      	bne.n	8007d08 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8007d26:	4b07      	ldr	r3, [pc, #28]	@ (8007d44 <prvSwitchTimerLists+0x44>)
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8007d2c:	4b06      	ldr	r3, [pc, #24]	@ (8007d48 <prvSwitchTimerLists+0x48>)
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	4a04      	ldr	r2, [pc, #16]	@ (8007d44 <prvSwitchTimerLists+0x44>)
 8007d32:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8007d34:	4a04      	ldr	r2, [pc, #16]	@ (8007d48 <prvSwitchTimerLists+0x48>)
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	6013      	str	r3, [r2, #0]
    }
 8007d3a:	bf00      	nop
 8007d3c:	3708      	adds	r7, #8
 8007d3e:	46bd      	mov	sp, r7
 8007d40:	bd80      	pop	{r7, pc}
 8007d42:	bf00      	nop
 8007d44:	24003ae8 	.word	0x24003ae8
 8007d48:	24003aec 	.word	0x24003aec

08007d4c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b082      	sub	sp, #8
 8007d50:	af02      	add	r7, sp, #8
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8007d52:	f000 f99f 	bl	8008094 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8007d56:	4b15      	ldr	r3, [pc, #84]	@ (8007dac <prvCheckForValidListAndQueue+0x60>)
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d120      	bne.n	8007da0 <prvCheckForValidListAndQueue+0x54>
            {
                vListInitialise( &xActiveTimerList1 );
 8007d5e:	4814      	ldr	r0, [pc, #80]	@ (8007db0 <prvCheckForValidListAndQueue+0x64>)
 8007d60:	f7fd f8f2 	bl	8004f48 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8007d64:	4813      	ldr	r0, [pc, #76]	@ (8007db4 <prvCheckForValidListAndQueue+0x68>)
 8007d66:	f7fd f8ef 	bl	8004f48 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8007d6a:	4b13      	ldr	r3, [pc, #76]	@ (8007db8 <prvCheckForValidListAndQueue+0x6c>)
 8007d6c:	4a10      	ldr	r2, [pc, #64]	@ (8007db0 <prvCheckForValidListAndQueue+0x64>)
 8007d6e:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8007d70:	4b12      	ldr	r3, [pc, #72]	@ (8007dbc <prvCheckForValidListAndQueue+0x70>)
 8007d72:	4a10      	ldr	r2, [pc, #64]	@ (8007db4 <prvCheckForValidListAndQueue+0x68>)
 8007d74:	601a      	str	r2, [r3, #0]
                    /* The timer queue is allocated statically in case
                     * configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                    PRIVILEGED_DATA static StaticQueue_t xStaticTimerQueue;
                    PRIVILEGED_DATA static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ];

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007d76:	2300      	movs	r3, #0
 8007d78:	9300      	str	r3, [sp, #0]
 8007d7a:	4b11      	ldr	r3, [pc, #68]	@ (8007dc0 <prvCheckForValidListAndQueue+0x74>)
 8007d7c:	4a11      	ldr	r2, [pc, #68]	@ (8007dc4 <prvCheckForValidListAndQueue+0x78>)
 8007d7e:	210c      	movs	r1, #12
 8007d80:	200a      	movs	r0, #10
 8007d82:	f7fd fa2b 	bl	80051dc <xQueueGenericCreateStatic>
 8007d86:	4603      	mov	r3, r0
 8007d88:	4a08      	ldr	r2, [pc, #32]	@ (8007dac <prvCheckForValidListAndQueue+0x60>)
 8007d8a:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8007d8c:	4b07      	ldr	r3, [pc, #28]	@ (8007dac <prvCheckForValidListAndQueue+0x60>)
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d005      	beq.n	8007da0 <prvCheckForValidListAndQueue+0x54>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007d94:	4b05      	ldr	r3, [pc, #20]	@ (8007dac <prvCheckForValidListAndQueue+0x60>)
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	490b      	ldr	r1, [pc, #44]	@ (8007dc8 <prvCheckForValidListAndQueue+0x7c>)
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	f7fe f8c8 	bl	8005f30 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8007da0:	f000 f9ae 	bl	8008100 <vPortExitCritical>
    }
 8007da4:	bf00      	nop
 8007da6:	46bd      	mov	sp, r7
 8007da8:	bd80      	pop	{r7, pc}
 8007daa:	bf00      	nop
 8007dac:	24003af0 	.word	0x24003af0
 8007db0:	24003ac0 	.word	0x24003ac0
 8007db4:	24003ad4 	.word	0x24003ad4
 8007db8:	24003ae8 	.word	0x24003ae8
 8007dbc:	24003aec 	.word	0x24003aec
 8007dc0:	24003b74 	.word	0x24003b74
 8007dc4:	24003afc 	.word	0x24003afc
 8007dc8:	08020310 	.word	0x08020310

08007dcc <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8007dcc:	b480      	push	{r7}
 8007dce:	b085      	sub	sp, #20
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	60f8      	str	r0, [r7, #12]
 8007dd4:	60b9      	str	r1, [r7, #8]
 8007dd6:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	3b04      	subs	r3, #4
 8007ddc:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007de4:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	3b04      	subs	r3, #4
 8007dea:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8007dec:	68bb      	ldr	r3, [r7, #8]
 8007dee:	f023 0201 	bic.w	r2, r3, #1
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	3b04      	subs	r3, #4
 8007dfa:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8007dfc:	4a0c      	ldr	r2, [pc, #48]	@ (8007e30 <pxPortInitialiseStack+0x64>)
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	3b14      	subs	r3, #20
 8007e06:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8007e08:	687a      	ldr	r2, [r7, #4]
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	3b04      	subs	r3, #4
 8007e12:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	f06f 0202 	mvn.w	r2, #2
 8007e1a:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	3b20      	subs	r3, #32
 8007e20:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8007e22:	68fb      	ldr	r3, [r7, #12]
}
 8007e24:	4618      	mov	r0, r3
 8007e26:	3714      	adds	r7, #20
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2e:	4770      	bx	lr
 8007e30:	08007e35 	.word	0x08007e35

08007e34 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007e34:	b480      	push	{r7}
 8007e36:	b085      	sub	sp, #20
 8007e38:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8007e3e:	4b15      	ldr	r3, [pc, #84]	@ (8007e94 <prvTaskExitError+0x60>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e46:	d00d      	beq.n	8007e64 <prvTaskExitError+0x30>
    __asm volatile
 8007e48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e4c:	b672      	cpsid	i
 8007e4e:	f383 8811 	msr	BASEPRI, r3
 8007e52:	f3bf 8f6f 	isb	sy
 8007e56:	f3bf 8f4f 	dsb	sy
 8007e5a:	b662      	cpsie	i
 8007e5c:	60fb      	str	r3, [r7, #12]
}
 8007e5e:	bf00      	nop
 8007e60:	bf00      	nop
 8007e62:	e7fd      	b.n	8007e60 <prvTaskExitError+0x2c>
    __asm volatile
 8007e64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e68:	b672      	cpsid	i
 8007e6a:	f383 8811 	msr	BASEPRI, r3
 8007e6e:	f3bf 8f6f 	isb	sy
 8007e72:	f3bf 8f4f 	dsb	sy
 8007e76:	b662      	cpsie	i
 8007e78:	60bb      	str	r3, [r7, #8]
}
 8007e7a:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8007e7c:	bf00      	nop
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d0fc      	beq.n	8007e7e <prvTaskExitError+0x4a>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8007e84:	bf00      	nop
 8007e86:	bf00      	nop
 8007e88:	3714      	adds	r7, #20
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e90:	4770      	bx	lr
 8007e92:	bf00      	nop
 8007e94:	24000088 	.word	0x24000088
	...

08007ea0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8007ea0:	4b07      	ldr	r3, [pc, #28]	@ (8007ec0 <pxCurrentTCBConst2>)
 8007ea2:	6819      	ldr	r1, [r3, #0]
 8007ea4:	6808      	ldr	r0, [r1, #0]
 8007ea6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007eaa:	f380 8809 	msr	PSP, r0
 8007eae:	f3bf 8f6f 	isb	sy
 8007eb2:	f04f 0000 	mov.w	r0, #0
 8007eb6:	f380 8811 	msr	BASEPRI, r0
 8007eba:	4770      	bx	lr
 8007ebc:	f3af 8000 	nop.w

08007ec0 <pxCurrentTCBConst2>:
 8007ec0:	240032f0 	.word	0x240032f0
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8007ec4:	bf00      	nop
 8007ec6:	bf00      	nop

08007ec8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8007ec8:	4808      	ldr	r0, [pc, #32]	@ (8007eec <prvPortStartFirstTask+0x24>)
 8007eca:	6800      	ldr	r0, [r0, #0]
 8007ecc:	6800      	ldr	r0, [r0, #0]
 8007ece:	f380 8808 	msr	MSP, r0
 8007ed2:	f04f 0000 	mov.w	r0, #0
 8007ed6:	f380 8814 	msr	CONTROL, r0
 8007eda:	b662      	cpsie	i
 8007edc:	b661      	cpsie	f
 8007ede:	f3bf 8f4f 	dsb	sy
 8007ee2:	f3bf 8f6f 	isb	sy
 8007ee6:	df00      	svc	0
 8007ee8:	bf00      	nop
 8007eea:	0000      	.short	0x0000
 8007eec:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 8007ef0:	bf00      	nop
 8007ef2:	bf00      	nop

08007ef4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007ef4:	b580      	push	{r7, lr}
 8007ef6:	b08a      	sub	sp, #40	@ 0x28
 8007ef8:	af00      	add	r7, sp, #0
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 8007efa:	4b5c      	ldr	r3, [pc, #368]	@ (800806c <xPortStartScheduler+0x178>)
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	627b      	str	r3, [r7, #36]	@ 0x24
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 8007f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f02:	332c      	adds	r3, #44	@ 0x2c
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	4a5a      	ldr	r2, [pc, #360]	@ (8008070 <xPortStartScheduler+0x17c>)
 8007f08:	4293      	cmp	r3, r2
 8007f0a:	d00d      	beq.n	8007f28 <xPortStartScheduler+0x34>
    __asm volatile
 8007f0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f10:	b672      	cpsid	i
 8007f12:	f383 8811 	msr	BASEPRI, r3
 8007f16:	f3bf 8f6f 	isb	sy
 8007f1a:	f3bf 8f4f 	dsb	sy
 8007f1e:	b662      	cpsie	i
 8007f20:	61bb      	str	r3, [r7, #24]
}
 8007f22:	bf00      	nop
 8007f24:	bf00      	nop
 8007f26:	e7fd      	b.n	8007f24 <xPortStartScheduler+0x30>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 8007f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f2a:	3338      	adds	r3, #56	@ 0x38
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	4a51      	ldr	r2, [pc, #324]	@ (8008074 <xPortStartScheduler+0x180>)
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d00d      	beq.n	8007f50 <xPortStartScheduler+0x5c>
    __asm volatile
 8007f34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f38:	b672      	cpsid	i
 8007f3a:	f383 8811 	msr	BASEPRI, r3
 8007f3e:	f3bf 8f6f 	isb	sy
 8007f42:	f3bf 8f4f 	dsb	sy
 8007f46:	b662      	cpsie	i
 8007f48:	61fb      	str	r3, [r7, #28]
}
 8007f4a:	bf00      	nop
 8007f4c:	bf00      	nop
 8007f4e:	e7fd      	b.n	8007f4c <xPortStartScheduler+0x58>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 8007f50:	2300      	movs	r3, #0
 8007f52:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007f54:	4b48      	ldr	r3, [pc, #288]	@ (8008078 <xPortStartScheduler+0x184>)
 8007f56:	623b      	str	r3, [r7, #32]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 8007f58:	6a3b      	ldr	r3, [r7, #32]
 8007f5a:	781b      	ldrb	r3, [r3, #0]
 8007f5c:	b2db      	uxtb	r3, r3
 8007f5e:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007f60:	6a3b      	ldr	r3, [r7, #32]
 8007f62:	22ff      	movs	r2, #255	@ 0xff
 8007f64:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007f66:	6a3b      	ldr	r3, [r7, #32]
 8007f68:	781b      	ldrb	r3, [r3, #0]
 8007f6a:	b2db      	uxtb	r3, r3
 8007f6c:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007f6e:	79fb      	ldrb	r3, [r7, #7]
 8007f70:	b2db      	uxtb	r3, r3
 8007f72:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007f76:	b2da      	uxtb	r2, r3
 8007f78:	4b40      	ldr	r3, [pc, #256]	@ (800807c <xPortStartScheduler+0x188>)
 8007f7a:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8007f7c:	4b3f      	ldr	r3, [pc, #252]	@ (800807c <xPortStartScheduler+0x188>)
 8007f7e:	781b      	ldrb	r3, [r3, #0]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d10d      	bne.n	8007fa0 <xPortStartScheduler+0xac>
    __asm volatile
 8007f84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f88:	b672      	cpsid	i
 8007f8a:	f383 8811 	msr	BASEPRI, r3
 8007f8e:	f3bf 8f6f 	isb	sy
 8007f92:	f3bf 8f4f 	dsb	sy
 8007f96:	b662      	cpsie	i
 8007f98:	617b      	str	r3, [r7, #20]
}
 8007f9a:	bf00      	nop
 8007f9c:	bf00      	nop
 8007f9e:	e7fd      	b.n	8007f9c <xPortStartScheduler+0xa8>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8007fa0:	79fb      	ldrb	r3, [r7, #7]
 8007fa2:	b2db      	uxtb	r3, r3
 8007fa4:	43db      	mvns	r3, r3
 8007fa6:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d015      	beq.n	8007fda <xPortStartScheduler+0xe6>
    __asm volatile
 8007fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fb2:	b672      	cpsid	i
 8007fb4:	f383 8811 	msr	BASEPRI, r3
 8007fb8:	f3bf 8f6f 	isb	sy
 8007fbc:	f3bf 8f4f 	dsb	sy
 8007fc0:	b662      	cpsie	i
 8007fc2:	613b      	str	r3, [r7, #16]
}
 8007fc4:	bf00      	nop
 8007fc6:	bf00      	nop
 8007fc8:	e7fd      	b.n	8007fc6 <xPortStartScheduler+0xd2>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 8007fca:	68bb      	ldr	r3, [r7, #8]
 8007fcc:	3301      	adds	r3, #1
 8007fce:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007fd0:	79fb      	ldrb	r3, [r7, #7]
 8007fd2:	b2db      	uxtb	r3, r3
 8007fd4:	005b      	lsls	r3, r3, #1
 8007fd6:	b2db      	uxtb	r3, r3
 8007fd8:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007fda:	79fb      	ldrb	r3, [r7, #7]
 8007fdc:	b2db      	uxtb	r3, r3
 8007fde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fe2:	2b80      	cmp	r3, #128	@ 0x80
 8007fe4:	d0f1      	beq.n	8007fca <xPortStartScheduler+0xd6>
        }

        if( ulImplementedPrioBits == 8 )
 8007fe6:	68bb      	ldr	r3, [r7, #8]
 8007fe8:	2b08      	cmp	r3, #8
 8007fea:	d103      	bne.n	8007ff4 <xPortStartScheduler+0x100>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8007fec:	4b24      	ldr	r3, [pc, #144]	@ (8008080 <xPortStartScheduler+0x18c>)
 8007fee:	2200      	movs	r2, #0
 8007ff0:	601a      	str	r2, [r3, #0]
 8007ff2:	e004      	b.n	8007ffe <xPortStartScheduler+0x10a>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	f1c3 0307 	rsb	r3, r3, #7
 8007ffa:	4a21      	ldr	r2, [pc, #132]	@ (8008080 <xPortStartScheduler+0x18c>)
 8007ffc:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007ffe:	4b20      	ldr	r3, [pc, #128]	@ (8008080 <xPortStartScheduler+0x18c>)
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	021b      	lsls	r3, r3, #8
 8008004:	4a1e      	ldr	r2, [pc, #120]	@ (8008080 <xPortStartScheduler+0x18c>)
 8008006:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008008:	4b1d      	ldr	r3, [pc, #116]	@ (8008080 <xPortStartScheduler+0x18c>)
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008010:	4a1b      	ldr	r2, [pc, #108]	@ (8008080 <xPortStartScheduler+0x18c>)
 8008012:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 8008014:	7bfb      	ldrb	r3, [r7, #15]
 8008016:	b2da      	uxtb	r2, r3
 8008018:	6a3b      	ldr	r3, [r7, #32]
 800801a:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800801c:	4b19      	ldr	r3, [pc, #100]	@ (8008084 <xPortStartScheduler+0x190>)
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	4a18      	ldr	r2, [pc, #96]	@ (8008084 <xPortStartScheduler+0x190>)
 8008022:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008026:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8008028:	4b16      	ldr	r3, [pc, #88]	@ (8008084 <xPortStartScheduler+0x190>)
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	4a15      	ldr	r2, [pc, #84]	@ (8008084 <xPortStartScheduler+0x190>)
 800802e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008032:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 8008034:	4b14      	ldr	r3, [pc, #80]	@ (8008088 <xPortStartScheduler+0x194>)
 8008036:	2200      	movs	r2, #0
 8008038:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 800803a:	f000 f8e9 	bl	8008210 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800803e:	4b13      	ldr	r3, [pc, #76]	@ (800808c <xPortStartScheduler+0x198>)
 8008040:	2200      	movs	r2, #0
 8008042:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8008044:	f000 f908 	bl	8008258 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008048:	4b11      	ldr	r3, [pc, #68]	@ (8008090 <xPortStartScheduler+0x19c>)
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	4a10      	ldr	r2, [pc, #64]	@ (8008090 <xPortStartScheduler+0x19c>)
 800804e:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008052:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8008054:	f7ff ff38 	bl	8007ec8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8008058:	f7fe fe34 	bl	8006cc4 <vTaskSwitchContext>
    prvTaskExitError();
 800805c:	f7ff feea 	bl	8007e34 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8008060:	2300      	movs	r3, #0
}
 8008062:	4618      	mov	r0, r3
 8008064:	3728      	adds	r7, #40	@ 0x28
 8008066:	46bd      	mov	sp, r7
 8008068:	bd80      	pop	{r7, pc}
 800806a:	bf00      	nop
 800806c:	e000ed08 	.word	0xe000ed08
 8008070:	08007ea1 	.word	0x08007ea1
 8008074:	08008161 	.word	0x08008161
 8008078:	e000e400 	.word	0xe000e400
 800807c:	24003bc4 	.word	0x24003bc4
 8008080:	24003bc8 	.word	0x24003bc8
 8008084:	e000ed20 	.word	0xe000ed20
 8008088:	e000ed1c 	.word	0xe000ed1c
 800808c:	24000088 	.word	0x24000088
 8008090:	e000ef34 	.word	0xe000ef34

08008094 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008094:	b480      	push	{r7}
 8008096:	b083      	sub	sp, #12
 8008098:	af00      	add	r7, sp, #0
    __asm volatile
 800809a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800809e:	b672      	cpsid	i
 80080a0:	f383 8811 	msr	BASEPRI, r3
 80080a4:	f3bf 8f6f 	isb	sy
 80080a8:	f3bf 8f4f 	dsb	sy
 80080ac:	b662      	cpsie	i
 80080ae:	607b      	str	r3, [r7, #4]
}
 80080b0:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80080b2:	4b11      	ldr	r3, [pc, #68]	@ (80080f8 <vPortEnterCritical+0x64>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	3301      	adds	r3, #1
 80080b8:	4a0f      	ldr	r2, [pc, #60]	@ (80080f8 <vPortEnterCritical+0x64>)
 80080ba:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80080bc:	4b0e      	ldr	r3, [pc, #56]	@ (80080f8 <vPortEnterCritical+0x64>)
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	2b01      	cmp	r3, #1
 80080c2:	d112      	bne.n	80080ea <vPortEnterCritical+0x56>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80080c4:	4b0d      	ldr	r3, [pc, #52]	@ (80080fc <vPortEnterCritical+0x68>)
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	b2db      	uxtb	r3, r3
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d00d      	beq.n	80080ea <vPortEnterCritical+0x56>
    __asm volatile
 80080ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080d2:	b672      	cpsid	i
 80080d4:	f383 8811 	msr	BASEPRI, r3
 80080d8:	f3bf 8f6f 	isb	sy
 80080dc:	f3bf 8f4f 	dsb	sy
 80080e0:	b662      	cpsie	i
 80080e2:	603b      	str	r3, [r7, #0]
}
 80080e4:	bf00      	nop
 80080e6:	bf00      	nop
 80080e8:	e7fd      	b.n	80080e6 <vPortEnterCritical+0x52>
    }
}
 80080ea:	bf00      	nop
 80080ec:	370c      	adds	r7, #12
 80080ee:	46bd      	mov	sp, r7
 80080f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f4:	4770      	bx	lr
 80080f6:	bf00      	nop
 80080f8:	24000088 	.word	0x24000088
 80080fc:	e000ed04 	.word	0xe000ed04

08008100 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008100:	b480      	push	{r7}
 8008102:	b083      	sub	sp, #12
 8008104:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8008106:	4b13      	ldr	r3, [pc, #76]	@ (8008154 <vPortExitCritical+0x54>)
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d10d      	bne.n	800812a <vPortExitCritical+0x2a>
    __asm volatile
 800810e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008112:	b672      	cpsid	i
 8008114:	f383 8811 	msr	BASEPRI, r3
 8008118:	f3bf 8f6f 	isb	sy
 800811c:	f3bf 8f4f 	dsb	sy
 8008120:	b662      	cpsie	i
 8008122:	607b      	str	r3, [r7, #4]
}
 8008124:	bf00      	nop
 8008126:	bf00      	nop
 8008128:	e7fd      	b.n	8008126 <vPortExitCritical+0x26>
    uxCriticalNesting--;
 800812a:	4b0a      	ldr	r3, [pc, #40]	@ (8008154 <vPortExitCritical+0x54>)
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	3b01      	subs	r3, #1
 8008130:	4a08      	ldr	r2, [pc, #32]	@ (8008154 <vPortExitCritical+0x54>)
 8008132:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8008134:	4b07      	ldr	r3, [pc, #28]	@ (8008154 <vPortExitCritical+0x54>)
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d105      	bne.n	8008148 <vPortExitCritical+0x48>
 800813c:	2300      	movs	r3, #0
 800813e:	603b      	str	r3, [r7, #0]
    __asm volatile
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	f383 8811 	msr	BASEPRI, r3
}
 8008146:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8008148:	bf00      	nop
 800814a:	370c      	adds	r7, #12
 800814c:	46bd      	mov	sp, r7
 800814e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008152:	4770      	bx	lr
 8008154:	24000088 	.word	0x24000088
	...

08008160 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8008160:	f3ef 8009 	mrs	r0, PSP
 8008164:	f3bf 8f6f 	isb	sy
 8008168:	4b15      	ldr	r3, [pc, #84]	@ (80081c0 <pxCurrentTCBConst>)
 800816a:	681a      	ldr	r2, [r3, #0]
 800816c:	f01e 0f10 	tst.w	lr, #16
 8008170:	bf08      	it	eq
 8008172:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008176:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800817a:	6010      	str	r0, [r2, #0]
 800817c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008180:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008184:	b672      	cpsid	i
 8008186:	f380 8811 	msr	BASEPRI, r0
 800818a:	f3bf 8f4f 	dsb	sy
 800818e:	f3bf 8f6f 	isb	sy
 8008192:	b662      	cpsie	i
 8008194:	f7fe fd96 	bl	8006cc4 <vTaskSwitchContext>
 8008198:	f04f 0000 	mov.w	r0, #0
 800819c:	f380 8811 	msr	BASEPRI, r0
 80081a0:	bc09      	pop	{r0, r3}
 80081a2:	6819      	ldr	r1, [r3, #0]
 80081a4:	6808      	ldr	r0, [r1, #0]
 80081a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081aa:	f01e 0f10 	tst.w	lr, #16
 80081ae:	bf08      	it	eq
 80081b0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80081b4:	f380 8809 	msr	PSP, r0
 80081b8:	f3bf 8f6f 	isb	sy
 80081bc:	4770      	bx	lr
 80081be:	bf00      	nop

080081c0 <pxCurrentTCBConst>:
 80081c0:	240032f0 	.word	0x240032f0
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80081c4:	bf00      	nop
 80081c6:	bf00      	nop

080081c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80081c8:	b580      	push	{r7, lr}
 80081ca:	b082      	sub	sp, #8
 80081cc:	af00      	add	r7, sp, #0
    __asm volatile
 80081ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081d2:	b672      	cpsid	i
 80081d4:	f383 8811 	msr	BASEPRI, r3
 80081d8:	f3bf 8f6f 	isb	sy
 80081dc:	f3bf 8f4f 	dsb	sy
 80081e0:	b662      	cpsie	i
 80081e2:	607b      	str	r3, [r7, #4]
}
 80081e4:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80081e6:	f7fe fc51 	bl	8006a8c <xTaskIncrementTick>
 80081ea:	4603      	mov	r3, r0
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d003      	beq.n	80081f8 <xPortSysTickHandler+0x30>
        {
            traceISR_EXIT_TO_SCHEDULER();

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80081f0:	4b06      	ldr	r3, [pc, #24]	@ (800820c <xPortSysTickHandler+0x44>)
 80081f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081f6:	601a      	str	r2, [r3, #0]
 80081f8:	2300      	movs	r3, #0
 80081fa:	603b      	str	r3, [r7, #0]
    __asm volatile
 80081fc:	683b      	ldr	r3, [r7, #0]
 80081fe:	f383 8811 	msr	BASEPRI, r3
}
 8008202:	bf00      	nop
        {
            traceISR_EXIT();
        }
    }
    portENABLE_INTERRUPTS();
}
 8008204:	bf00      	nop
 8008206:	3708      	adds	r7, #8
 8008208:	46bd      	mov	sp, r7
 800820a:	bd80      	pop	{r7, pc}
 800820c:	e000ed04 	.word	0xe000ed04

08008210 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8008210:	b480      	push	{r7}
 8008212:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008214:	4b0b      	ldr	r3, [pc, #44]	@ (8008244 <vPortSetupTimerInterrupt+0x34>)
 8008216:	2200      	movs	r2, #0
 8008218:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800821a:	4b0b      	ldr	r3, [pc, #44]	@ (8008248 <vPortSetupTimerInterrupt+0x38>)
 800821c:	2200      	movs	r2, #0
 800821e:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008220:	4b0a      	ldr	r3, [pc, #40]	@ (800824c <vPortSetupTimerInterrupt+0x3c>)
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	4a0a      	ldr	r2, [pc, #40]	@ (8008250 <vPortSetupTimerInterrupt+0x40>)
 8008226:	fba2 2303 	umull	r2, r3, r2, r3
 800822a:	099b      	lsrs	r3, r3, #6
 800822c:	4a09      	ldr	r2, [pc, #36]	@ (8008254 <vPortSetupTimerInterrupt+0x44>)
 800822e:	3b01      	subs	r3, #1
 8008230:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008232:	4b04      	ldr	r3, [pc, #16]	@ (8008244 <vPortSetupTimerInterrupt+0x34>)
 8008234:	2207      	movs	r2, #7
 8008236:	601a      	str	r2, [r3, #0]
}
 8008238:	bf00      	nop
 800823a:	46bd      	mov	sp, r7
 800823c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008240:	4770      	bx	lr
 8008242:	bf00      	nop
 8008244:	e000e010 	.word	0xe000e010
 8008248:	e000e018 	.word	0xe000e018
 800824c:	24000000 	.word	0x24000000
 8008250:	10624dd3 	.word	0x10624dd3
 8008254:	e000e014 	.word	0xe000e014

08008258 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8008258:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008268 <vPortEnableVFP+0x10>
 800825c:	6801      	ldr	r1, [r0, #0]
 800825e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008262:	6001      	str	r1, [r0, #0]
 8008264:	4770      	bx	lr
 8008266:	0000      	.short	0x0000
 8008268:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 800826c:	bf00      	nop
 800826e:	bf00      	nop

08008270 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8008270:	b480      	push	{r7}
 8008272:	b085      	sub	sp, #20
 8008274:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8008276:	f3ef 8305 	mrs	r3, IPSR
 800827a:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	2b0f      	cmp	r3, #15
 8008280:	d917      	bls.n	80082b2 <vPortValidateInterruptPriority+0x42>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008282:	4a1a      	ldr	r2, [pc, #104]	@ (80082ec <vPortValidateInterruptPriority+0x7c>)
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	4413      	add	r3, r2
 8008288:	781b      	ldrb	r3, [r3, #0]
 800828a:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800828c:	4b18      	ldr	r3, [pc, #96]	@ (80082f0 <vPortValidateInterruptPriority+0x80>)
 800828e:	781b      	ldrb	r3, [r3, #0]
 8008290:	7afa      	ldrb	r2, [r7, #11]
 8008292:	429a      	cmp	r2, r3
 8008294:	d20d      	bcs.n	80082b2 <vPortValidateInterruptPriority+0x42>
    __asm volatile
 8008296:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800829a:	b672      	cpsid	i
 800829c:	f383 8811 	msr	BASEPRI, r3
 80082a0:	f3bf 8f6f 	isb	sy
 80082a4:	f3bf 8f4f 	dsb	sy
 80082a8:	b662      	cpsie	i
 80082aa:	607b      	str	r3, [r7, #4]
}
 80082ac:	bf00      	nop
 80082ae:	bf00      	nop
 80082b0:	e7fd      	b.n	80082ae <vPortValidateInterruptPriority+0x3e>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80082b2:	4b10      	ldr	r3, [pc, #64]	@ (80082f4 <vPortValidateInterruptPriority+0x84>)
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80082ba:	4b0f      	ldr	r3, [pc, #60]	@ (80082f8 <vPortValidateInterruptPriority+0x88>)
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	429a      	cmp	r2, r3
 80082c0:	d90d      	bls.n	80082de <vPortValidateInterruptPriority+0x6e>
    __asm volatile
 80082c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082c6:	b672      	cpsid	i
 80082c8:	f383 8811 	msr	BASEPRI, r3
 80082cc:	f3bf 8f6f 	isb	sy
 80082d0:	f3bf 8f4f 	dsb	sy
 80082d4:	b662      	cpsie	i
 80082d6:	603b      	str	r3, [r7, #0]
}
 80082d8:	bf00      	nop
 80082da:	bf00      	nop
 80082dc:	e7fd      	b.n	80082da <vPortValidateInterruptPriority+0x6a>
    }
 80082de:	bf00      	nop
 80082e0:	3714      	adds	r7, #20
 80082e2:	46bd      	mov	sp, r7
 80082e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e8:	4770      	bx	lr
 80082ea:	bf00      	nop
 80082ec:	e000e3f0 	.word	0xe000e3f0
 80082f0:	24003bc4 	.word	0x24003bc4
 80082f4:	e000ed0c 	.word	0xe000ed0c
 80082f8:	24003bc8 	.word	0x24003bc8

080082fc <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b08e      	sub	sp, #56	@ 0x38
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8008304:	2300      	movs	r3, #0
 8008306:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d022      	beq.n	8008354 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 800830e:	2308      	movs	r3, #8
 8008310:	43db      	mvns	r3, r3
 8008312:	687a      	ldr	r2, [r7, #4]
 8008314:	429a      	cmp	r2, r3
 8008316:	d81b      	bhi.n	8008350 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 8008318:	2208      	movs	r2, #8
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	4413      	add	r3, r2
 800831e:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	f003 0307 	and.w	r3, r3, #7
 8008326:	2b00      	cmp	r3, #0
 8008328:	d014      	beq.n	8008354 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	f003 0307 	and.w	r3, r3, #7
 8008330:	f1c3 0308 	rsb	r3, r3, #8
 8008334:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8008336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008338:	43db      	mvns	r3, r3
 800833a:	687a      	ldr	r2, [r7, #4]
 800833c:	429a      	cmp	r2, r3
 800833e:	d804      	bhi.n	800834a <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 8008340:	687a      	ldr	r2, [r7, #4]
 8008342:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008344:	4413      	add	r3, r2
 8008346:	607b      	str	r3, [r7, #4]
 8008348:	e004      	b.n	8008354 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 800834a:	2300      	movs	r3, #0
 800834c:	607b      	str	r3, [r7, #4]
 800834e:	e001      	b.n	8008354 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 8008350:	2300      	movs	r3, #0
 8008352:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 8008354:	f7fe fa54 	bl	8006800 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8008358:	4b80      	ldr	r3, [pc, #512]	@ (800855c <pvPortMalloc+0x260>)
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d101      	bne.n	8008364 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 8008360:	f000 f986 	bl	8008670 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2b00      	cmp	r3, #0
 8008368:	f2c0 80de 	blt.w	8008528 <pvPortMalloc+0x22c>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	2b00      	cmp	r3, #0
 8008370:	f000 80da 	beq.w	8008528 <pvPortMalloc+0x22c>
 8008374:	4b7a      	ldr	r3, [pc, #488]	@ (8008560 <pvPortMalloc+0x264>)
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	687a      	ldr	r2, [r7, #4]
 800837a:	429a      	cmp	r2, r3
 800837c:	f200 80d4 	bhi.w	8008528 <pvPortMalloc+0x22c>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8008380:	4b78      	ldr	r3, [pc, #480]	@ (8008564 <pvPortMalloc+0x268>)
 8008382:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 8008384:	4b77      	ldr	r3, [pc, #476]	@ (8008564 <pvPortMalloc+0x268>)
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 800838a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800838c:	4a76      	ldr	r2, [pc, #472]	@ (8008568 <pvPortMalloc+0x26c>)
 800838e:	4293      	cmp	r3, r2
 8008390:	d305      	bcc.n	800839e <pvPortMalloc+0xa2>
 8008392:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008394:	4a75      	ldr	r2, [pc, #468]	@ (800856c <pvPortMalloc+0x270>)
 8008396:	4293      	cmp	r3, r2
 8008398:	d801      	bhi.n	800839e <pvPortMalloc+0xa2>
 800839a:	2301      	movs	r3, #1
 800839c:	e000      	b.n	80083a0 <pvPortMalloc+0xa4>
 800839e:	2300      	movs	r3, #0
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d12d      	bne.n	8008400 <pvPortMalloc+0x104>
    __asm volatile
 80083a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083a8:	b672      	cpsid	i
 80083aa:	f383 8811 	msr	BASEPRI, r3
 80083ae:	f3bf 8f6f 	isb	sy
 80083b2:	f3bf 8f4f 	dsb	sy
 80083b6:	b662      	cpsie	i
 80083b8:	623b      	str	r3, [r7, #32]
}
 80083ba:	bf00      	nop
 80083bc:	bf00      	nop
 80083be:	e7fd      	b.n	80083bc <pvPortMalloc+0xc0>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 80083c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083c2:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 80083c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 80083ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083cc:	4a66      	ldr	r2, [pc, #408]	@ (8008568 <pvPortMalloc+0x26c>)
 80083ce:	4293      	cmp	r3, r2
 80083d0:	d305      	bcc.n	80083de <pvPortMalloc+0xe2>
 80083d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083d4:	4a65      	ldr	r2, [pc, #404]	@ (800856c <pvPortMalloc+0x270>)
 80083d6:	4293      	cmp	r3, r2
 80083d8:	d801      	bhi.n	80083de <pvPortMalloc+0xe2>
 80083da:	2301      	movs	r3, #1
 80083dc:	e000      	b.n	80083e0 <pvPortMalloc+0xe4>
 80083de:	2300      	movs	r3, #0
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d10d      	bne.n	8008400 <pvPortMalloc+0x104>
    __asm volatile
 80083e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083e8:	b672      	cpsid	i
 80083ea:	f383 8811 	msr	BASEPRI, r3
 80083ee:	f3bf 8f6f 	isb	sy
 80083f2:	f3bf 8f4f 	dsb	sy
 80083f6:	b662      	cpsie	i
 80083f8:	61fb      	str	r3, [r7, #28]
}
 80083fa:	bf00      	nop
 80083fc:	bf00      	nop
 80083fe:	e7fd      	b.n	80083fc <pvPortMalloc+0x100>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 8008400:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008402:	685b      	ldr	r3, [r3, #4]
 8008404:	687a      	ldr	r2, [r7, #4]
 8008406:	429a      	cmp	r2, r3
 8008408:	d903      	bls.n	8008412 <pvPortMalloc+0x116>
 800840a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d1d6      	bne.n	80083c0 <pvPortMalloc+0xc4>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8008412:	4b52      	ldr	r3, [pc, #328]	@ (800855c <pvPortMalloc+0x260>)
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008418:	429a      	cmp	r2, r3
 800841a:	f000 8085 	beq.w	8008528 <pvPortMalloc+0x22c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 800841e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	2208      	movs	r2, #8
 8008424:	4413      	add	r3, r2
 8008426:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 8008428:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800842a:	4a4f      	ldr	r2, [pc, #316]	@ (8008568 <pvPortMalloc+0x26c>)
 800842c:	4293      	cmp	r3, r2
 800842e:	d305      	bcc.n	800843c <pvPortMalloc+0x140>
 8008430:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008432:	4a4e      	ldr	r2, [pc, #312]	@ (800856c <pvPortMalloc+0x270>)
 8008434:	4293      	cmp	r3, r2
 8008436:	d801      	bhi.n	800843c <pvPortMalloc+0x140>
 8008438:	2301      	movs	r3, #1
 800843a:	e000      	b.n	800843e <pvPortMalloc+0x142>
 800843c:	2300      	movs	r3, #0
 800843e:	2b00      	cmp	r3, #0
 8008440:	d10d      	bne.n	800845e <pvPortMalloc+0x162>
    __asm volatile
 8008442:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008446:	b672      	cpsid	i
 8008448:	f383 8811 	msr	BASEPRI, r3
 800844c:	f3bf 8f6f 	isb	sy
 8008450:	f3bf 8f4f 	dsb	sy
 8008454:	b662      	cpsie	i
 8008456:	61bb      	str	r3, [r7, #24]
}
 8008458:	bf00      	nop
 800845a:	bf00      	nop
 800845c:	e7fd      	b.n	800845a <pvPortMalloc+0x15e>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800845e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008460:	681a      	ldr	r2, [r3, #0]
 8008462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008464:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 8008466:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008468:	685b      	ldr	r3, [r3, #4]
 800846a:	687a      	ldr	r2, [r7, #4]
 800846c:	429a      	cmp	r2, r3
 800846e:	d90d      	bls.n	800848c <pvPortMalloc+0x190>
    __asm volatile
 8008470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008474:	b672      	cpsid	i
 8008476:	f383 8811 	msr	BASEPRI, r3
 800847a:	f3bf 8f6f 	isb	sy
 800847e:	f3bf 8f4f 	dsb	sy
 8008482:	b662      	cpsie	i
 8008484:	617b      	str	r3, [r7, #20]
}
 8008486:	bf00      	nop
 8008488:	bf00      	nop
 800848a:	e7fd      	b.n	8008488 <pvPortMalloc+0x18c>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800848c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800848e:	685a      	ldr	r2, [r3, #4]
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	1ad2      	subs	r2, r2, r3
 8008494:	2308      	movs	r3, #8
 8008496:	005b      	lsls	r3, r3, #1
 8008498:	429a      	cmp	r2, r3
 800849a:	d926      	bls.n	80084ea <pvPortMalloc+0x1ee>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800849c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	4413      	add	r3, r2
 80084a2:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80084a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084a6:	f003 0307 	and.w	r3, r3, #7
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d00d      	beq.n	80084ca <pvPortMalloc+0x1ce>
    __asm volatile
 80084ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084b2:	b672      	cpsid	i
 80084b4:	f383 8811 	msr	BASEPRI, r3
 80084b8:	f3bf 8f6f 	isb	sy
 80084bc:	f3bf 8f4f 	dsb	sy
 80084c0:	b662      	cpsie	i
 80084c2:	613b      	str	r3, [r7, #16]
}
 80084c4:	bf00      	nop
 80084c6:	bf00      	nop
 80084c8:	e7fd      	b.n	80084c6 <pvPortMalloc+0x1ca>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80084ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084cc:	685a      	ldr	r2, [r3, #4]
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	1ad2      	subs	r2, r2, r3
 80084d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084d4:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80084d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084d8:	687a      	ldr	r2, [r7, #4]
 80084da:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 80084dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084de:	681a      	ldr	r2, [r3, #0]
 80084e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084e2:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 80084e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80084e8:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80084ea:	4b1d      	ldr	r3, [pc, #116]	@ (8008560 <pvPortMalloc+0x264>)
 80084ec:	681a      	ldr	r2, [r3, #0]
 80084ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084f0:	685b      	ldr	r3, [r3, #4]
 80084f2:	1ad3      	subs	r3, r2, r3
 80084f4:	4a1a      	ldr	r2, [pc, #104]	@ (8008560 <pvPortMalloc+0x264>)
 80084f6:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80084f8:	4b19      	ldr	r3, [pc, #100]	@ (8008560 <pvPortMalloc+0x264>)
 80084fa:	681a      	ldr	r2, [r3, #0]
 80084fc:	4b1c      	ldr	r3, [pc, #112]	@ (8008570 <pvPortMalloc+0x274>)
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	429a      	cmp	r2, r3
 8008502:	d203      	bcs.n	800850c <pvPortMalloc+0x210>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008504:	4b16      	ldr	r3, [pc, #88]	@ (8008560 <pvPortMalloc+0x264>)
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	4a19      	ldr	r2, [pc, #100]	@ (8008570 <pvPortMalloc+0x274>)
 800850a:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 800850c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800850e:	685b      	ldr	r3, [r3, #4]
 8008510:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8008514:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008516:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8008518:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800851a:	2200      	movs	r2, #0
 800851c:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800851e:	4b15      	ldr	r3, [pc, #84]	@ (8008574 <pvPortMalloc+0x278>)
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	3301      	adds	r3, #1
 8008524:	4a13      	ldr	r2, [pc, #76]	@ (8008574 <pvPortMalloc+0x278>)
 8008526:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8008528:	f7fe f978 	bl	800681c <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800852c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800852e:	f003 0307 	and.w	r3, r3, #7
 8008532:	2b00      	cmp	r3, #0
 8008534:	d00d      	beq.n	8008552 <pvPortMalloc+0x256>
    __asm volatile
 8008536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800853a:	b672      	cpsid	i
 800853c:	f383 8811 	msr	BASEPRI, r3
 8008540:	f3bf 8f6f 	isb	sy
 8008544:	f3bf 8f4f 	dsb	sy
 8008548:	b662      	cpsie	i
 800854a:	60fb      	str	r3, [r7, #12]
}
 800854c:	bf00      	nop
 800854e:	bf00      	nop
 8008550:	e7fd      	b.n	800854e <pvPortMalloc+0x252>
    return pvReturn;
 8008552:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8008554:	4618      	mov	r0, r3
 8008556:	3738      	adds	r7, #56	@ 0x38
 8008558:	46bd      	mov	sp, r7
 800855a:	bd80      	pop	{r7, pc}
 800855c:	24043bd4 	.word	0x24043bd4
 8008560:	24043bd8 	.word	0x24043bd8
 8008564:	24043bcc 	.word	0x24043bcc
 8008568:	24003bcc 	.word	0x24003bcc
 800856c:	24043bcb 	.word	0x24043bcb
 8008570:	24043bdc 	.word	0x24043bdc
 8008574:	24043be0 	.word	0x24043be0

08008578 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8008578:	b580      	push	{r7, lr}
 800857a:	b088      	sub	sp, #32
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d066      	beq.n	8008658 <vPortFree+0xe0>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800858a:	2308      	movs	r3, #8
 800858c:	425b      	negs	r3, r3
 800858e:	69fa      	ldr	r2, [r7, #28]
 8008590:	4413      	add	r3, r2
 8008592:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8008594:	69fb      	ldr	r3, [r7, #28]
 8008596:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 8008598:	69bb      	ldr	r3, [r7, #24]
 800859a:	4a31      	ldr	r2, [pc, #196]	@ (8008660 <vPortFree+0xe8>)
 800859c:	4293      	cmp	r3, r2
 800859e:	d305      	bcc.n	80085ac <vPortFree+0x34>
 80085a0:	69bb      	ldr	r3, [r7, #24]
 80085a2:	4a30      	ldr	r2, [pc, #192]	@ (8008664 <vPortFree+0xec>)
 80085a4:	4293      	cmp	r3, r2
 80085a6:	d801      	bhi.n	80085ac <vPortFree+0x34>
 80085a8:	2301      	movs	r3, #1
 80085aa:	e000      	b.n	80085ae <vPortFree+0x36>
 80085ac:	2300      	movs	r3, #0
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d10d      	bne.n	80085ce <vPortFree+0x56>
    __asm volatile
 80085b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085b6:	b672      	cpsid	i
 80085b8:	f383 8811 	msr	BASEPRI, r3
 80085bc:	f3bf 8f6f 	isb	sy
 80085c0:	f3bf 8f4f 	dsb	sy
 80085c4:	b662      	cpsie	i
 80085c6:	617b      	str	r3, [r7, #20]
}
 80085c8:	bf00      	nop
 80085ca:	bf00      	nop
 80085cc:	e7fd      	b.n	80085ca <vPortFree+0x52>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 80085ce:	69bb      	ldr	r3, [r7, #24]
 80085d0:	685b      	ldr	r3, [r3, #4]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	db0d      	blt.n	80085f2 <vPortFree+0x7a>
    __asm volatile
 80085d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085da:	b672      	cpsid	i
 80085dc:	f383 8811 	msr	BASEPRI, r3
 80085e0:	f3bf 8f6f 	isb	sy
 80085e4:	f3bf 8f4f 	dsb	sy
 80085e8:	b662      	cpsie	i
 80085ea:	613b      	str	r3, [r7, #16]
}
 80085ec:	bf00      	nop
 80085ee:	bf00      	nop
 80085f0:	e7fd      	b.n	80085ee <vPortFree+0x76>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80085f2:	69bb      	ldr	r3, [r7, #24]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d00d      	beq.n	8008616 <vPortFree+0x9e>
    __asm volatile
 80085fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085fe:	b672      	cpsid	i
 8008600:	f383 8811 	msr	BASEPRI, r3
 8008604:	f3bf 8f6f 	isb	sy
 8008608:	f3bf 8f4f 	dsb	sy
 800860c:	b662      	cpsie	i
 800860e:	60fb      	str	r3, [r7, #12]
}
 8008610:	bf00      	nop
 8008612:	bf00      	nop
 8008614:	e7fd      	b.n	8008612 <vPortFree+0x9a>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8008616:	69bb      	ldr	r3, [r7, #24]
 8008618:	685b      	ldr	r3, [r3, #4]
 800861a:	2b00      	cmp	r3, #0
 800861c:	da1c      	bge.n	8008658 <vPortFree+0xe0>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800861e:	69bb      	ldr	r3, [r7, #24]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d118      	bne.n	8008658 <vPortFree+0xe0>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8008626:	69bb      	ldr	r3, [r7, #24]
 8008628:	685b      	ldr	r3, [r3, #4]
 800862a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800862e:	69bb      	ldr	r3, [r7, #24]
 8008630:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 8008632:	f7fe f8e5 	bl	8006800 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8008636:	69bb      	ldr	r3, [r7, #24]
 8008638:	685a      	ldr	r2, [r3, #4]
 800863a:	4b0b      	ldr	r3, [pc, #44]	@ (8008668 <vPortFree+0xf0>)
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	4413      	add	r3, r2
 8008640:	4a09      	ldr	r2, [pc, #36]	@ (8008668 <vPortFree+0xf0>)
 8008642:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008644:	69b8      	ldr	r0, [r7, #24]
 8008646:	f000 f86d 	bl	8008724 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800864a:	4b08      	ldr	r3, [pc, #32]	@ (800866c <vPortFree+0xf4>)
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	3301      	adds	r3, #1
 8008650:	4a06      	ldr	r2, [pc, #24]	@ (800866c <vPortFree+0xf4>)
 8008652:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8008654:	f7fe f8e2 	bl	800681c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8008658:	bf00      	nop
 800865a:	3720      	adds	r7, #32
 800865c:	46bd      	mov	sp, r7
 800865e:	bd80      	pop	{r7, pc}
 8008660:	24003bcc 	.word	0x24003bcc
 8008664:	24043bcb 	.word	0x24043bcb
 8008668:	24043bd8 	.word	0x24043bd8
 800866c:	24043be4 	.word	0x24043be4

08008670 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8008670:	b480      	push	{r7}
 8008672:	b085      	sub	sp, #20
 8008674:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008676:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800867a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 800867c:	4b24      	ldr	r3, [pc, #144]	@ (8008710 <prvHeapInit+0xa0>)
 800867e:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	f003 0307 	and.w	r3, r3, #7
 8008686:	2b00      	cmp	r3, #0
 8008688:	d00c      	beq.n	80086a4 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	3307      	adds	r3, #7
 800868e:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	f023 0307 	bic.w	r3, r3, #7
 8008696:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 8008698:	68ba      	ldr	r2, [r7, #8]
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	1ad3      	subs	r3, r2, r3
 800869e:	4a1c      	ldr	r2, [pc, #112]	@ (8008710 <prvHeapInit+0xa0>)
 80086a0:	4413      	add	r3, r2
 80086a2:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	4a1b      	ldr	r2, [pc, #108]	@ (8008714 <prvHeapInit+0xa4>)
 80086a8:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80086aa:	4b1a      	ldr	r3, [pc, #104]	@ (8008714 <prvHeapInit+0xa4>)
 80086ac:	2200      	movs	r2, #0
 80086ae:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 80086b0:	68fa      	ldr	r2, [r7, #12]
 80086b2:	68bb      	ldr	r3, [r7, #8]
 80086b4:	4413      	add	r3, r2
 80086b6:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 80086b8:	2208      	movs	r2, #8
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	1a9b      	subs	r3, r3, r2
 80086be:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	f023 0307 	bic.w	r3, r3, #7
 80086c6:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	4a13      	ldr	r2, [pc, #76]	@ (8008718 <prvHeapInit+0xa8>)
 80086cc:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80086ce:	4b12      	ldr	r3, [pc, #72]	@ (8008718 <prvHeapInit+0xa8>)
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	2200      	movs	r2, #0
 80086d4:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 80086d6:	4b10      	ldr	r3, [pc, #64]	@ (8008718 <prvHeapInit+0xa8>)
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	2200      	movs	r2, #0
 80086dc:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 80086e2:	683b      	ldr	r3, [r7, #0]
 80086e4:	687a      	ldr	r2, [r7, #4]
 80086e6:	1ad2      	subs	r2, r2, r3
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 80086ec:	4b0a      	ldr	r3, [pc, #40]	@ (8008718 <prvHeapInit+0xa8>)
 80086ee:	681a      	ldr	r2, [r3, #0]
 80086f0:	683b      	ldr	r3, [r7, #0]
 80086f2:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	685b      	ldr	r3, [r3, #4]
 80086f8:	4a08      	ldr	r2, [pc, #32]	@ (800871c <prvHeapInit+0xac>)
 80086fa:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80086fc:	683b      	ldr	r3, [r7, #0]
 80086fe:	685b      	ldr	r3, [r3, #4]
 8008700:	4a07      	ldr	r2, [pc, #28]	@ (8008720 <prvHeapInit+0xb0>)
 8008702:	6013      	str	r3, [r2, #0]
}
 8008704:	bf00      	nop
 8008706:	3714      	adds	r7, #20
 8008708:	46bd      	mov	sp, r7
 800870a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870e:	4770      	bx	lr
 8008710:	24003bcc 	.word	0x24003bcc
 8008714:	24043bcc 	.word	0x24043bcc
 8008718:	24043bd4 	.word	0x24043bd4
 800871c:	24043bdc 	.word	0x24043bdc
 8008720:	24043bd8 	.word	0x24043bd8

08008724 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8008724:	b480      	push	{r7}
 8008726:	b087      	sub	sp, #28
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 800872c:	4b37      	ldr	r3, [pc, #220]	@ (800880c <prvInsertBlockIntoFreeList+0xe8>)
 800872e:	617b      	str	r3, [r7, #20]
 8008730:	e002      	b.n	8008738 <prvInsertBlockIntoFreeList+0x14>
 8008732:	697b      	ldr	r3, [r7, #20]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	617b      	str	r3, [r7, #20]
 8008738:	697b      	ldr	r3, [r7, #20]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	687a      	ldr	r2, [r7, #4]
 800873e:	429a      	cmp	r2, r3
 8008740:	d8f7      	bhi.n	8008732 <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 8008742:	697b      	ldr	r3, [r7, #20]
 8008744:	4a31      	ldr	r2, [pc, #196]	@ (800880c <prvInsertBlockIntoFreeList+0xe8>)
 8008746:	4293      	cmp	r3, r2
 8008748:	d01a      	beq.n	8008780 <prvInsertBlockIntoFreeList+0x5c>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 800874a:	697b      	ldr	r3, [r7, #20]
 800874c:	4a30      	ldr	r2, [pc, #192]	@ (8008810 <prvInsertBlockIntoFreeList+0xec>)
 800874e:	4293      	cmp	r3, r2
 8008750:	d305      	bcc.n	800875e <prvInsertBlockIntoFreeList+0x3a>
 8008752:	697b      	ldr	r3, [r7, #20]
 8008754:	4a2f      	ldr	r2, [pc, #188]	@ (8008814 <prvInsertBlockIntoFreeList+0xf0>)
 8008756:	4293      	cmp	r3, r2
 8008758:	d801      	bhi.n	800875e <prvInsertBlockIntoFreeList+0x3a>
 800875a:	2301      	movs	r3, #1
 800875c:	e000      	b.n	8008760 <prvInsertBlockIntoFreeList+0x3c>
 800875e:	2300      	movs	r3, #0
 8008760:	2b00      	cmp	r3, #0
 8008762:	d10d      	bne.n	8008780 <prvInsertBlockIntoFreeList+0x5c>
    __asm volatile
 8008764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008768:	b672      	cpsid	i
 800876a:	f383 8811 	msr	BASEPRI, r3
 800876e:	f3bf 8f6f 	isb	sy
 8008772:	f3bf 8f4f 	dsb	sy
 8008776:	b662      	cpsie	i
 8008778:	60fb      	str	r3, [r7, #12]
}
 800877a:	bf00      	nop
 800877c:	bf00      	nop
 800877e:	e7fd      	b.n	800877c <prvInsertBlockIntoFreeList+0x58>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8008780:	697b      	ldr	r3, [r7, #20]
 8008782:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008784:	697b      	ldr	r3, [r7, #20]
 8008786:	685b      	ldr	r3, [r3, #4]
 8008788:	693a      	ldr	r2, [r7, #16]
 800878a:	4413      	add	r3, r2
 800878c:	687a      	ldr	r2, [r7, #4]
 800878e:	429a      	cmp	r2, r3
 8008790:	d108      	bne.n	80087a4 <prvInsertBlockIntoFreeList+0x80>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008792:	697b      	ldr	r3, [r7, #20]
 8008794:	685a      	ldr	r2, [r3, #4]
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	685b      	ldr	r3, [r3, #4]
 800879a:	441a      	add	r2, r3
 800879c:	697b      	ldr	r3, [r7, #20]
 800879e:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80087a0:	697b      	ldr	r3, [r7, #20]
 80087a2:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	685b      	ldr	r3, [r3, #4]
 80087ac:	693a      	ldr	r2, [r7, #16]
 80087ae:	441a      	add	r2, r3
 80087b0:	697b      	ldr	r3, [r7, #20]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	429a      	cmp	r2, r3
 80087b6:	d118      	bne.n	80087ea <prvInsertBlockIntoFreeList+0xc6>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 80087b8:	697b      	ldr	r3, [r7, #20]
 80087ba:	681a      	ldr	r2, [r3, #0]
 80087bc:	4b16      	ldr	r3, [pc, #88]	@ (8008818 <prvInsertBlockIntoFreeList+0xf4>)
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	429a      	cmp	r2, r3
 80087c2:	d00d      	beq.n	80087e0 <prvInsertBlockIntoFreeList+0xbc>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	685a      	ldr	r2, [r3, #4]
 80087c8:	697b      	ldr	r3, [r7, #20]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	685b      	ldr	r3, [r3, #4]
 80087ce:	441a      	add	r2, r3
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 80087d4:	697b      	ldr	r3, [r7, #20]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	681a      	ldr	r2, [r3, #0]
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	601a      	str	r2, [r3, #0]
 80087de:	e008      	b.n	80087f2 <prvInsertBlockIntoFreeList+0xce>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 80087e0:	4b0d      	ldr	r3, [pc, #52]	@ (8008818 <prvInsertBlockIntoFreeList+0xf4>)
 80087e2:	681a      	ldr	r2, [r3, #0]
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	601a      	str	r2, [r3, #0]
 80087e8:	e003      	b.n	80087f2 <prvInsertBlockIntoFreeList+0xce>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80087ea:	697b      	ldr	r3, [r7, #20]
 80087ec:	681a      	ldr	r2, [r3, #0]
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80087f2:	697a      	ldr	r2, [r7, #20]
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	429a      	cmp	r2, r3
 80087f8:	d002      	beq.n	8008800 <prvInsertBlockIntoFreeList+0xdc>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 80087fa:	697b      	ldr	r3, [r7, #20]
 80087fc:	687a      	ldr	r2, [r7, #4]
 80087fe:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8008800:	bf00      	nop
 8008802:	371c      	adds	r7, #28
 8008804:	46bd      	mov	sp, r7
 8008806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880a:	4770      	bx	lr
 800880c:	24043bcc 	.word	0x24043bcc
 8008810:	24003bcc 	.word	0x24003bcc
 8008814:	24043bcb 	.word	0x24043bcb
 8008818:	24043bd4 	.word	0x24043bd4

0800881c <disk_status>:
//	}
//	return STA_NOINIT;
//}

DSTATUS disk_status (BYTE pdrv)
{
 800881c:	b580      	push	{r7, lr}
 800881e:	b082      	sub	sp, #8
 8008820:	af00      	add	r7, sp, #0
 8008822:	4603      	mov	r3, r0
 8008824:	71fb      	strb	r3, [r7, #7]
    if (pdrv != DEV_EMMC) return STA_NOINIT;
 8008826:	79fb      	ldrb	r3, [r7, #7]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d001      	beq.n	8008830 <disk_status+0x14>
 800882c:	2301      	movs	r3, #1
 800882e:	e012      	b.n	8008856 <disk_status+0x3a>

    if (HAL_MMC_GetCardState(&hmmc1) == HAL_MMC_CARD_TRANSFER) {
 8008830:	480b      	ldr	r0, [pc, #44]	@ (8008860 <disk_status+0x44>)
 8008832:	f009 fa4d 	bl	8011cd0 <HAL_MMC_GetCardState>
 8008836:	4603      	mov	r3, r0
 8008838:	2b04      	cmp	r3, #4
 800883a:	d106      	bne.n	800884a <disk_status+0x2e>
        return Stat & ~STA_NOINIT;
 800883c:	4b09      	ldr	r3, [pc, #36]	@ (8008864 <disk_status+0x48>)
 800883e:	781b      	ldrb	r3, [r3, #0]
 8008840:	b2db      	uxtb	r3, r3
 8008842:	f023 0301 	bic.w	r3, r3, #1
 8008846:	b2db      	uxtb	r3, r3
 8008848:	e005      	b.n	8008856 <disk_status+0x3a>
    }
    return Stat | STA_NOINIT;
 800884a:	4b06      	ldr	r3, [pc, #24]	@ (8008864 <disk_status+0x48>)
 800884c:	781b      	ldrb	r3, [r3, #0]
 800884e:	b2db      	uxtb	r3, r3
 8008850:	f043 0301 	orr.w	r3, r3, #1
 8008854:	b2db      	uxtb	r3, r3
}
 8008856:	4618      	mov	r0, r3
 8008858:	3708      	adds	r7, #8
 800885a:	46bd      	mov	sp, r7
 800885c:	bd80      	pop	{r7, pc}
 800885e:	bf00      	nop
 8008860:	240002ec 	.word	0x240002ec
 8008864:	2400008c 	.word	0x2400008c

08008868 <disk_initialize>:
//	}
//	return STA_NOINIT;
//}

DSTATUS disk_initialize(BYTE pdrv)
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b082      	sub	sp, #8
 800886c:	af00      	add	r7, sp, #0
 800886e:	4603      	mov	r3, r0
 8008870:	71fb      	strb	r3, [r7, #7]
    if (pdrv != DEV_EMMC)
 8008872:	79fb      	ldrb	r3, [r7, #7]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d001      	beq.n	800887c <disk_initialize+0x14>
        return STA_NOINIT;
 8008878:	2301      	movs	r3, #1
 800887a:	e02e      	b.n	80088da <disk_initialize+0x72>

    if (HAL_MMC_Init(&hmmc1) != HAL_OK) {
 800887c:	4819      	ldr	r0, [pc, #100]	@ (80088e4 <disk_initialize+0x7c>)
 800887e:	f008 fa8b 	bl	8010d98 <HAL_MMC_Init>
 8008882:	4603      	mov	r3, r0
 8008884:	2b00      	cmp	r3, #0
 8008886:	d00b      	beq.n	80088a0 <disk_initialize+0x38>
        Stat |= STA_NOINIT;
 8008888:	4b17      	ldr	r3, [pc, #92]	@ (80088e8 <disk_initialize+0x80>)
 800888a:	781b      	ldrb	r3, [r3, #0]
 800888c:	b2db      	uxtb	r3, r3
 800888e:	f043 0301 	orr.w	r3, r3, #1
 8008892:	b2da      	uxtb	r2, r3
 8008894:	4b14      	ldr	r3, [pc, #80]	@ (80088e8 <disk_initialize+0x80>)
 8008896:	701a      	strb	r2, [r3, #0]
        return Stat;
 8008898:	4b13      	ldr	r3, [pc, #76]	@ (80088e8 <disk_initialize+0x80>)
 800889a:	781b      	ldrb	r3, [r3, #0]
 800889c:	b2db      	uxtb	r3, r3
 800889e:	e01c      	b.n	80088da <disk_initialize+0x72>
    }

    if (HAL_MMC_InitCard(&hmmc1) != HAL_OK) {
 80088a0:	4810      	ldr	r0, [pc, #64]	@ (80088e4 <disk_initialize+0x7c>)
 80088a2:	f008 fab9 	bl	8010e18 <HAL_MMC_InitCard>
 80088a6:	4603      	mov	r3, r0
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d00b      	beq.n	80088c4 <disk_initialize+0x5c>
        Stat |= STA_NOINIT;
 80088ac:	4b0e      	ldr	r3, [pc, #56]	@ (80088e8 <disk_initialize+0x80>)
 80088ae:	781b      	ldrb	r3, [r3, #0]
 80088b0:	b2db      	uxtb	r3, r3
 80088b2:	f043 0301 	orr.w	r3, r3, #1
 80088b6:	b2da      	uxtb	r2, r3
 80088b8:	4b0b      	ldr	r3, [pc, #44]	@ (80088e8 <disk_initialize+0x80>)
 80088ba:	701a      	strb	r2, [r3, #0]
        return Stat;
 80088bc:	4b0a      	ldr	r3, [pc, #40]	@ (80088e8 <disk_initialize+0x80>)
 80088be:	781b      	ldrb	r3, [r3, #0]
 80088c0:	b2db      	uxtb	r3, r3
 80088c2:	e00a      	b.n	80088da <disk_initialize+0x72>
    }

    Stat &= ~STA_NOINIT;
 80088c4:	4b08      	ldr	r3, [pc, #32]	@ (80088e8 <disk_initialize+0x80>)
 80088c6:	781b      	ldrb	r3, [r3, #0]
 80088c8:	b2db      	uxtb	r3, r3
 80088ca:	f023 0301 	bic.w	r3, r3, #1
 80088ce:	b2da      	uxtb	r2, r3
 80088d0:	4b05      	ldr	r3, [pc, #20]	@ (80088e8 <disk_initialize+0x80>)
 80088d2:	701a      	strb	r2, [r3, #0]
    return Stat;
 80088d4:	4b04      	ldr	r3, [pc, #16]	@ (80088e8 <disk_initialize+0x80>)
 80088d6:	781b      	ldrb	r3, [r3, #0]
 80088d8:	b2db      	uxtb	r3, r3
}
 80088da:	4618      	mov	r0, r3
 80088dc:	3708      	adds	r7, #8
 80088de:	46bd      	mov	sp, r7
 80088e0:	bd80      	pop	{r7, pc}
 80088e2:	bf00      	nop
 80088e4:	240002ec 	.word	0x240002ec
 80088e8:	2400008c 	.word	0x2400008c

080088ec <disk_read>:
//
//	return RES_PARERR;
//}

DRESULT disk_read (BYTE pdrv, BYTE *buff, LBA_t sector, UINT count)
{
 80088ec:	b580      	push	{r7, lr}
 80088ee:	b086      	sub	sp, #24
 80088f0:	af02      	add	r7, sp, #8
 80088f2:	60b9      	str	r1, [r7, #8]
 80088f4:	607a      	str	r2, [r7, #4]
 80088f6:	603b      	str	r3, [r7, #0]
 80088f8:	4603      	mov	r3, r0
 80088fa:	73fb      	strb	r3, [r7, #15]
    if (pdrv != DEV_EMMC)        return RES_PARERR;
 80088fc:	7bfb      	ldrb	r3, [r7, #15]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d001      	beq.n	8008906 <disk_read+0x1a>
 8008902:	2304      	movs	r3, #4
 8008904:	e023      	b.n	800894e <disk_read+0x62>
    if (count == 0)              return RES_PARERR;
 8008906:	683b      	ldr	r3, [r7, #0]
 8008908:	2b00      	cmp	r3, #0
 800890a:	d101      	bne.n	8008910 <disk_read+0x24>
 800890c:	2304      	movs	r3, #4
 800890e:	e01e      	b.n	800894e <disk_read+0x62>
    if (Stat & STA_NOINIT)       return RES_NOTRDY;
 8008910:	4b11      	ldr	r3, [pc, #68]	@ (8008958 <disk_read+0x6c>)
 8008912:	781b      	ldrb	r3, [r3, #0]
 8008914:	b2db      	uxtb	r3, r3
 8008916:	f003 0301 	and.w	r3, r3, #1
 800891a:	2b00      	cmp	r3, #0
 800891c:	d001      	beq.n	8008922 <disk_read+0x36>
 800891e:	2303      	movs	r3, #3
 8008920:	e015      	b.n	800894e <disk_read+0x62>

    if (HAL_MMC_ReadBlocks(&hmmc1, (uint8_t*)buff, (uint32_t)sector, count, HAL_MAX_DELAY) != HAL_OK)
 8008922:	f04f 33ff 	mov.w	r3, #4294967295
 8008926:	9300      	str	r3, [sp, #0]
 8008928:	683b      	ldr	r3, [r7, #0]
 800892a:	687a      	ldr	r2, [r7, #4]
 800892c:	68b9      	ldr	r1, [r7, #8]
 800892e:	480b      	ldr	r0, [pc, #44]	@ (800895c <disk_read+0x70>)
 8008930:	f008 fb0e 	bl	8010f50 <HAL_MMC_ReadBlocks>
 8008934:	4603      	mov	r3, r0
 8008936:	2b00      	cmp	r3, #0
 8008938:	d001      	beq.n	800893e <disk_read+0x52>
        return RES_ERROR;
 800893a:	2301      	movs	r3, #1
 800893c:	e007      	b.n	800894e <disk_read+0x62>

    /* Nu dng DMA/IT: ch trng thi chuyn sn sng */
    while (HAL_MMC_GetCardState(&hmmc1) != HAL_MMC_CARD_TRANSFER) { }
 800893e:	bf00      	nop
 8008940:	4806      	ldr	r0, [pc, #24]	@ (800895c <disk_read+0x70>)
 8008942:	f009 f9c5 	bl	8011cd0 <HAL_MMC_GetCardState>
 8008946:	4603      	mov	r3, r0
 8008948:	2b04      	cmp	r3, #4
 800894a:	d1f9      	bne.n	8008940 <disk_read+0x54>

    return RES_OK;
 800894c:	2300      	movs	r3, #0
}
 800894e:	4618      	mov	r0, r3
 8008950:	3710      	adds	r7, #16
 8008952:	46bd      	mov	sp, r7
 8008954:	bd80      	pop	{r7, pc}
 8008956:	bf00      	nop
 8008958:	2400008c 	.word	0x2400008c
 800895c:	240002ec 	.word	0x240002ec

08008960 <disk_write>:
//}
//
//#endif

DRESULT disk_write (BYTE pdrv, const BYTE *buff, LBA_t sector, UINT count)
{
 8008960:	b580      	push	{r7, lr}
 8008962:	b086      	sub	sp, #24
 8008964:	af02      	add	r7, sp, #8
 8008966:	60b9      	str	r1, [r7, #8]
 8008968:	607a      	str	r2, [r7, #4]
 800896a:	603b      	str	r3, [r7, #0]
 800896c:	4603      	mov	r3, r0
 800896e:	73fb      	strb	r3, [r7, #15]
    if (pdrv != DEV_EMMC)        return RES_PARERR;
 8008970:	7bfb      	ldrb	r3, [r7, #15]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d001      	beq.n	800897a <disk_write+0x1a>
 8008976:	2304      	movs	r3, #4
 8008978:	e023      	b.n	80089c2 <disk_write+0x62>
    if (count == 0)              return RES_PARERR;
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	2b00      	cmp	r3, #0
 800897e:	d101      	bne.n	8008984 <disk_write+0x24>
 8008980:	2304      	movs	r3, #4
 8008982:	e01e      	b.n	80089c2 <disk_write+0x62>
    if (Stat & STA_NOINIT)       return RES_NOTRDY;
 8008984:	4b11      	ldr	r3, [pc, #68]	@ (80089cc <disk_write+0x6c>)
 8008986:	781b      	ldrb	r3, [r3, #0]
 8008988:	b2db      	uxtb	r3, r3
 800898a:	f003 0301 	and.w	r3, r3, #1
 800898e:	2b00      	cmp	r3, #0
 8008990:	d001      	beq.n	8008996 <disk_write+0x36>
 8008992:	2303      	movs	r3, #3
 8008994:	e015      	b.n	80089c2 <disk_write+0x62>

    if (HAL_MMC_WriteBlocks(&hmmc1, (uint8_t*)buff, (uint32_t)sector, count, HAL_MAX_DELAY) != HAL_OK)
 8008996:	f04f 33ff 	mov.w	r3, #4294967295
 800899a:	9300      	str	r3, [sp, #0]
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	687a      	ldr	r2, [r7, #4]
 80089a0:	68b9      	ldr	r1, [r7, #8]
 80089a2:	480b      	ldr	r0, [pc, #44]	@ (80089d0 <disk_write+0x70>)
 80089a4:	f008 fc68 	bl	8011278 <HAL_MMC_WriteBlocks>
 80089a8:	4603      	mov	r3, r0
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d001      	beq.n	80089b2 <disk_write+0x52>
        return RES_ERROR;
 80089ae:	2301      	movs	r3, #1
 80089b0:	e007      	b.n	80089c2 <disk_write+0x62>

    while (HAL_MMC_GetCardState(&hmmc1) != HAL_MMC_CARD_TRANSFER) { }
 80089b2:	bf00      	nop
 80089b4:	4806      	ldr	r0, [pc, #24]	@ (80089d0 <disk_write+0x70>)
 80089b6:	f009 f98b 	bl	8011cd0 <HAL_MMC_GetCardState>
 80089ba:	4603      	mov	r3, r0
 80089bc:	2b04      	cmp	r3, #4
 80089be:	d1f9      	bne.n	80089b4 <disk_write+0x54>

    return RES_OK;
 80089c0:	2300      	movs	r3, #0
}
 80089c2:	4618      	mov	r0, r3
 80089c4:	3710      	adds	r7, #16
 80089c6:	46bd      	mov	sp, r7
 80089c8:	bd80      	pop	{r7, pc}
 80089ca:	bf00      	nop
 80089cc:	2400008c 	.word	0x2400008c
 80089d0:	240002ec 	.word	0x240002ec

080089d4 <disk_ioctl>:
//
//	return RES_PARERR;
//}

DRESULT disk_ioctl (BYTE pdrv, BYTE cmd, void *buff)
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	b08a      	sub	sp, #40	@ 0x28
 80089d8:	af00      	add	r7, sp, #0
 80089da:	4603      	mov	r3, r0
 80089dc:	603a      	str	r2, [r7, #0]
 80089de:	71fb      	strb	r3, [r7, #7]
 80089e0:	460b      	mov	r3, r1
 80089e2:	71bb      	strb	r3, [r7, #6]
    if (pdrv != DEV_EMMC)        return RES_PARERR;
 80089e4:	79fb      	ldrb	r3, [r7, #7]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d001      	beq.n	80089ee <disk_ioctl+0x1a>
 80089ea:	2304      	movs	r3, #4
 80089ec:	e043      	b.n	8008a76 <disk_ioctl+0xa2>
    if (Stat & STA_NOINIT)       return RES_NOTRDY;
 80089ee:	4b24      	ldr	r3, [pc, #144]	@ (8008a80 <disk_ioctl+0xac>)
 80089f0:	781b      	ldrb	r3, [r3, #0]
 80089f2:	b2db      	uxtb	r3, r3
 80089f4:	f003 0301 	and.w	r3, r3, #1
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d001      	beq.n	8008a00 <disk_ioctl+0x2c>
 80089fc:	2303      	movs	r3, #3
 80089fe:	e03a      	b.n	8008a76 <disk_ioctl+0xa2>

    HAL_MMC_CardInfoTypeDef info;

    switch (cmd) {
 8008a00:	79bb      	ldrb	r3, [r7, #6]
 8008a02:	2b03      	cmp	r3, #3
 8008a04:	d836      	bhi.n	8008a74 <disk_ioctl+0xa0>
 8008a06:	a201      	add	r2, pc, #4	@ (adr r2, 8008a0c <disk_ioctl+0x38>)
 8008a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a0c:	08008a1d 	.word	0x08008a1d
 8008a10:	08008a21 	.word	0x08008a21
 8008a14:	08008a37 	.word	0x08008a37
 8008a18:	08008a4f 	.word	0x08008a4f
    case CTRL_SYNC:
        return RES_OK;
 8008a1c:	2300      	movs	r3, #0
 8008a1e:	e02a      	b.n	8008a76 <disk_ioctl+0xa2>

    case GET_SECTOR_COUNT:
        HAL_MMC_GetCardInfo(&hmmc1, &info);
 8008a20:	f107 030c 	add.w	r3, r7, #12
 8008a24:	4619      	mov	r1, r3
 8008a26:	4817      	ldr	r0, [pc, #92]	@ (8008a84 <disk_ioctl+0xb0>)
 8008a28:	f008 ff62 	bl	80118f0 <HAL_MMC_GetCardInfo>
        *(LBA_t*)buff = (LBA_t)info.LogBlockNbr;
 8008a2c:	6a3a      	ldr	r2, [r7, #32]
 8008a2e:	683b      	ldr	r3, [r7, #0]
 8008a30:	601a      	str	r2, [r3, #0]
        return RES_OK;
 8008a32:	2300      	movs	r3, #0
 8008a34:	e01f      	b.n	8008a76 <disk_ioctl+0xa2>

    case GET_SECTOR_SIZE:
        HAL_MMC_GetCardInfo(&hmmc1, &info);
 8008a36:	f107 030c 	add.w	r3, r7, #12
 8008a3a:	4619      	mov	r1, r3
 8008a3c:	4811      	ldr	r0, [pc, #68]	@ (8008a84 <disk_ioctl+0xb0>)
 8008a3e:	f008 ff57 	bl	80118f0 <HAL_MMC_GetCardInfo>
        *(WORD*)buff = (WORD)info.LogBlockSize;
 8008a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a44:	b29a      	uxth	r2, r3
 8008a46:	683b      	ldr	r3, [r7, #0]
 8008a48:	801a      	strh	r2, [r3, #0]
        return RES_OK;
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	e013      	b.n	8008a76 <disk_ioctl+0xa2>

    case GET_BLOCK_SIZE:
        HAL_MMC_GetCardInfo(&hmmc1, &info);
 8008a4e:	f107 030c 	add.w	r3, r7, #12
 8008a52:	4619      	mov	r1, r3
 8008a54:	480b      	ldr	r0, [pc, #44]	@ (8008a84 <disk_ioctl+0xb0>)
 8008a56:	f008 ff4b 	bl	80118f0 <HAL_MMC_GetCardInfo>

        *(DWORD*)buff = (info.LogBlockSize ? (info.BlockSize / info.LogBlockSize) : 1);
 8008a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d004      	beq.n	8008a6a <disk_ioctl+0x96>
 8008a60:	69fa      	ldr	r2, [r7, #28]
 8008a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a64:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a68:	e000      	b.n	8008a6c <disk_ioctl+0x98>
 8008a6a:	2301      	movs	r3, #1
 8008a6c:	683a      	ldr	r2, [r7, #0]
 8008a6e:	6013      	str	r3, [r2, #0]
        return RES_OK;
 8008a70:	2300      	movs	r3, #0
 8008a72:	e000      	b.n	8008a76 <disk_ioctl+0xa2>

    default:
        return RES_PARERR;
 8008a74:	2304      	movs	r3, #4
    }
}
 8008a76:	4618      	mov	r0, r3
 8008a78:	3728      	adds	r7, #40	@ 0x28
 8008a7a:	46bd      	mov	sp, r7
 8008a7c:	bd80      	pop	{r7, pc}
 8008a7e:	bf00      	nop
 8008a80:	2400008c 	.word	0x2400008c
 8008a84:	240002ec 	.word	0x240002ec

08008a88 <ld_16>:
/*-----------------------------------------------------------------------*/
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static WORD ld_16 (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8008a88:	b480      	push	{r7}
 8008a8a:	b085      	sub	sp, #20
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	3301      	adds	r3, #1
 8008a94:	781b      	ldrb	r3, [r3, #0]
 8008a96:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8008a98:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008a9c:	021b      	lsls	r3, r3, #8
 8008a9e:	b21a      	sxth	r2, r3
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	781b      	ldrb	r3, [r3, #0]
 8008aa4:	b21b      	sxth	r3, r3
 8008aa6:	4313      	orrs	r3, r2
 8008aa8:	b21b      	sxth	r3, r3
 8008aaa:	81fb      	strh	r3, [r7, #14]
	return rv;
 8008aac:	89fb      	ldrh	r3, [r7, #14]
}
 8008aae:	4618      	mov	r0, r3
 8008ab0:	3714      	adds	r7, #20
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab8:	4770      	bx	lr

08008aba <ld_32>:

static DWORD ld_32 (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8008aba:	b480      	push	{r7}
 8008abc:	b085      	sub	sp, #20
 8008abe:	af00      	add	r7, sp, #0
 8008ac0:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	3303      	adds	r3, #3
 8008ac6:	781b      	ldrb	r3, [r3, #0]
 8008ac8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	021b      	lsls	r3, r3, #8
 8008ace:	687a      	ldr	r2, [r7, #4]
 8008ad0:	3202      	adds	r2, #2
 8008ad2:	7812      	ldrb	r2, [r2, #0]
 8008ad4:	4313      	orrs	r3, r2
 8008ad6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	021b      	lsls	r3, r3, #8
 8008adc:	687a      	ldr	r2, [r7, #4]
 8008ade:	3201      	adds	r2, #1
 8008ae0:	7812      	ldrb	r2, [r2, #0]
 8008ae2:	4313      	orrs	r3, r2
 8008ae4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	021b      	lsls	r3, r3, #8
 8008aea:	687a      	ldr	r2, [r7, #4]
 8008aec:	7812      	ldrb	r2, [r2, #0]
 8008aee:	4313      	orrs	r3, r2
 8008af0:	60fb      	str	r3, [r7, #12]
	return rv;
 8008af2:	68fb      	ldr	r3, [r7, #12]
}
 8008af4:	4618      	mov	r0, r3
 8008af6:	3714      	adds	r7, #20
 8008af8:	46bd      	mov	sp, r7
 8008afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afe:	4770      	bx	lr

08008b00 <st_16>:
}
#endif

#if !FF_FS_READONLY
static void st_16 (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8008b00:	b480      	push	{r7}
 8008b02:	b083      	sub	sp, #12
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	6078      	str	r0, [r7, #4]
 8008b08:	460b      	mov	r3, r1
 8008b0a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	1c5a      	adds	r2, r3, #1
 8008b10:	607a      	str	r2, [r7, #4]
 8008b12:	887a      	ldrh	r2, [r7, #2]
 8008b14:	b2d2      	uxtb	r2, r2
 8008b16:	701a      	strb	r2, [r3, #0]
 8008b18:	887b      	ldrh	r3, [r7, #2]
 8008b1a:	0a1b      	lsrs	r3, r3, #8
 8008b1c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	1c5a      	adds	r2, r3, #1
 8008b22:	607a      	str	r2, [r7, #4]
 8008b24:	887a      	ldrh	r2, [r7, #2]
 8008b26:	b2d2      	uxtb	r2, r2
 8008b28:	701a      	strb	r2, [r3, #0]
}
 8008b2a:	bf00      	nop
 8008b2c:	370c      	adds	r7, #12
 8008b2e:	46bd      	mov	sp, r7
 8008b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b34:	4770      	bx	lr

08008b36 <st_32>:

static void st_32 (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8008b36:	b480      	push	{r7}
 8008b38:	b083      	sub	sp, #12
 8008b3a:	af00      	add	r7, sp, #0
 8008b3c:	6078      	str	r0, [r7, #4]
 8008b3e:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	1c5a      	adds	r2, r3, #1
 8008b44:	607a      	str	r2, [r7, #4]
 8008b46:	683a      	ldr	r2, [r7, #0]
 8008b48:	b2d2      	uxtb	r2, r2
 8008b4a:	701a      	strb	r2, [r3, #0]
 8008b4c:	683b      	ldr	r3, [r7, #0]
 8008b4e:	0a1b      	lsrs	r3, r3, #8
 8008b50:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	1c5a      	adds	r2, r3, #1
 8008b56:	607a      	str	r2, [r7, #4]
 8008b58:	683a      	ldr	r2, [r7, #0]
 8008b5a:	b2d2      	uxtb	r2, r2
 8008b5c:	701a      	strb	r2, [r3, #0]
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	0a1b      	lsrs	r3, r3, #8
 8008b62:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	1c5a      	adds	r2, r3, #1
 8008b68:	607a      	str	r2, [r7, #4]
 8008b6a:	683a      	ldr	r2, [r7, #0]
 8008b6c:	b2d2      	uxtb	r2, r2
 8008b6e:	701a      	strb	r2, [r3, #0]
 8008b70:	683b      	ldr	r3, [r7, #0]
 8008b72:	0a1b      	lsrs	r3, r3, #8
 8008b74:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	1c5a      	adds	r2, r3, #1
 8008b7a:	607a      	str	r2, [r7, #4]
 8008b7c:	683a      	ldr	r2, [r7, #0]
 8008b7e:	b2d2      	uxtb	r2, r2
 8008b80:	701a      	strb	r2, [r3, #0]
}
 8008b82:	bf00      	nop
 8008b84:	370c      	adds	r7, #12
 8008b86:	46bd      	mov	sp, r7
 8008b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8c:	4770      	bx	lr

08008b8e <dbc_1st>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Test if the byte is DBC 1st byte */
static int dbc_1st (BYTE c)
{
 8008b8e:	b480      	push	{r7}
 8008b90:	b083      	sub	sp, #12
 8008b92:	af00      	add	r7, sp, #0
 8008b94:	4603      	mov	r3, r0
 8008b96:	71fb      	strb	r3, [r7, #7]
	if (DbcTbl && c >= DbcTbl[0]) {
		if (c <= DbcTbl[1]) return 1;					/* 1st byte range 1 */
		if (c >= DbcTbl[2] && c <= DbcTbl[3]) return 1;	/* 1st byte range 2 */
	}
#elif FF_CODE_PAGE >= 900	/* DBCS fixed code page */
	if (c >= DbcTbl[0]) {
 8008b98:	2281      	movs	r2, #129	@ 0x81
 8008b9a:	79fb      	ldrb	r3, [r7, #7]
 8008b9c:	4293      	cmp	r3, r2
 8008b9e:	d30f      	bcc.n	8008bc0 <dbc_1st+0x32>
		if (c <= DbcTbl[1]) return 1;
 8008ba0:	229f      	movs	r2, #159	@ 0x9f
 8008ba2:	79fb      	ldrb	r3, [r7, #7]
 8008ba4:	4293      	cmp	r3, r2
 8008ba6:	d801      	bhi.n	8008bac <dbc_1st+0x1e>
 8008ba8:	2301      	movs	r3, #1
 8008baa:	e00a      	b.n	8008bc2 <dbc_1st+0x34>
		if (c >= DbcTbl[2] && c <= DbcTbl[3]) return 1;
 8008bac:	22e0      	movs	r2, #224	@ 0xe0
 8008bae:	79fb      	ldrb	r3, [r7, #7]
 8008bb0:	4293      	cmp	r3, r2
 8008bb2:	d305      	bcc.n	8008bc0 <dbc_1st+0x32>
 8008bb4:	22fc      	movs	r2, #252	@ 0xfc
 8008bb6:	79fb      	ldrb	r3, [r7, #7]
 8008bb8:	4293      	cmp	r3, r2
 8008bba:	d801      	bhi.n	8008bc0 <dbc_1st+0x32>
 8008bbc:	2301      	movs	r3, #1
 8008bbe:	e000      	b.n	8008bc2 <dbc_1st+0x34>
	}
#else						/* SBCS fixed code page */
	if (c != 0) return 0;	/* Always false */
#endif
	return 0;
 8008bc0:	2300      	movs	r3, #0
}
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	370c      	adds	r7, #12
 8008bc6:	46bd      	mov	sp, r7
 8008bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bcc:	4770      	bx	lr

08008bce <dbc_2nd>:


/* Test if the byte is DBC 2nd byte */
static int dbc_2nd (BYTE c)
{
 8008bce:	b480      	push	{r7}
 8008bd0:	b083      	sub	sp, #12
 8008bd2:	af00      	add	r7, sp, #0
 8008bd4:	4603      	mov	r3, r0
 8008bd6:	71fb      	strb	r3, [r7, #7]
		if (c <= DbcTbl[5]) return 1;					/* 2nd byte range 1 */
		if (c >= DbcTbl[6] && c <= DbcTbl[7]) return 1;	/* 2nd byte range 2 */
		if (c >= DbcTbl[8] && c <= DbcTbl[9]) return 1;	/* 2nd byte range 3 */
	}
#elif FF_CODE_PAGE >= 900	/* DBCS fixed code page */
	if (c >= DbcTbl[4]) {
 8008bd8:	2240      	movs	r2, #64	@ 0x40
 8008bda:	79fb      	ldrb	r3, [r7, #7]
 8008bdc:	4293      	cmp	r3, r2
 8008bde:	d319      	bcc.n	8008c14 <dbc_2nd+0x46>
		if (c <= DbcTbl[5]) return 1;
 8008be0:	227e      	movs	r2, #126	@ 0x7e
 8008be2:	79fb      	ldrb	r3, [r7, #7]
 8008be4:	4293      	cmp	r3, r2
 8008be6:	d801      	bhi.n	8008bec <dbc_2nd+0x1e>
 8008be8:	2301      	movs	r3, #1
 8008bea:	e014      	b.n	8008c16 <dbc_2nd+0x48>
		if (c >= DbcTbl[6] && c <= DbcTbl[7]) return 1;
 8008bec:	2280      	movs	r2, #128	@ 0x80
 8008bee:	79fb      	ldrb	r3, [r7, #7]
 8008bf0:	4293      	cmp	r3, r2
 8008bf2:	d305      	bcc.n	8008c00 <dbc_2nd+0x32>
 8008bf4:	22fc      	movs	r2, #252	@ 0xfc
 8008bf6:	79fb      	ldrb	r3, [r7, #7]
 8008bf8:	4293      	cmp	r3, r2
 8008bfa:	d801      	bhi.n	8008c00 <dbc_2nd+0x32>
 8008bfc:	2301      	movs	r3, #1
 8008bfe:	e00a      	b.n	8008c16 <dbc_2nd+0x48>
		if (c >= DbcTbl[8] && c <= DbcTbl[9]) return 1;
 8008c00:	2200      	movs	r2, #0
 8008c02:	79fb      	ldrb	r3, [r7, #7]
 8008c04:	4293      	cmp	r3, r2
 8008c06:	d305      	bcc.n	8008c14 <dbc_2nd+0x46>
 8008c08:	2200      	movs	r2, #0
 8008c0a:	79fb      	ldrb	r3, [r7, #7]
 8008c0c:	4293      	cmp	r3, r2
 8008c0e:	d801      	bhi.n	8008c14 <dbc_2nd+0x46>
 8008c10:	2301      	movs	r3, #1
 8008c12:	e000      	b.n	8008c16 <dbc_2nd+0x48>
	}
#else						/* SBCS fixed code page */
	if (c != 0) return 0;	/* Always false */
#endif
	return 0;
 8008c14:	2300      	movs	r3, #0
}
 8008c16:	4618      	mov	r0, r3
 8008c18:	370c      	adds	r7, #12
 8008c1a:	46bd      	mov	sp, r7
 8008c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c20:	4770      	bx	lr

08008c22 <tchar2uni>:

/* Get a Unicode code point from the TCHAR string in defined API encodeing */
static DWORD tchar2uni (	/* Returns a character in UTF-16 encoding (>=0x10000 on surrogate pair, 0xFFFFFFFF on decode error) */
	const TCHAR** str		/* Pointer to pointer to TCHAR string in configured encoding */
)
{
 8008c22:	b580      	push	{r7, lr}
 8008c24:	b086      	sub	sp, #24
 8008c26:	af00      	add	r7, sp, #0
 8008c28:	6078      	str	r0, [r7, #4]
	DWORD uc;
	const TCHAR *p = *str;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	617b      	str	r3, [r7, #20]

#else		/* ANSI/OEM input */
	BYTE sb;
	WCHAR wc;

	wc = (BYTE)*p++;			/* Get a byte */
 8008c30:	697b      	ldr	r3, [r7, #20]
 8008c32:	1c5a      	adds	r2, r3, #1
 8008c34:	617a      	str	r2, [r7, #20]
 8008c36:	781b      	ldrb	r3, [r3, #0]
 8008c38:	827b      	strh	r3, [r7, #18]
	if (dbc_1st((BYTE)wc)) {	/* Is it a DBC 1st byte? */
 8008c3a:	8a7b      	ldrh	r3, [r7, #18]
 8008c3c:	b2db      	uxtb	r3, r3
 8008c3e:	4618      	mov	r0, r3
 8008c40:	f7ff ffa5 	bl	8008b8e <dbc_1st>
 8008c44:	4603      	mov	r3, r0
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d015      	beq.n	8008c76 <tchar2uni+0x54>
		sb = (BYTE)*p++;		/* Get 2nd byte */
 8008c4a:	697b      	ldr	r3, [r7, #20]
 8008c4c:	1c5a      	adds	r2, r3, #1
 8008c4e:	617a      	str	r2, [r7, #20]
 8008c50:	781b      	ldrb	r3, [r3, #0]
 8008c52:	747b      	strb	r3, [r7, #17]
		if (!dbc_2nd(sb)) return 0xFFFFFFFF;	/* Invalid code? */
 8008c54:	7c7b      	ldrb	r3, [r7, #17]
 8008c56:	4618      	mov	r0, r3
 8008c58:	f7ff ffb9 	bl	8008bce <dbc_2nd>
 8008c5c:	4603      	mov	r3, r0
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d102      	bne.n	8008c68 <tchar2uni+0x46>
 8008c62:	f04f 33ff 	mov.w	r3, #4294967295
 8008c66:	e01d      	b.n	8008ca4 <tchar2uni+0x82>
		wc = (wc << 8) + sb;	/* Make a DBC */
 8008c68:	8a7b      	ldrh	r3, [r7, #18]
 8008c6a:	021b      	lsls	r3, r3, #8
 8008c6c:	b29a      	uxth	r2, r3
 8008c6e:	7c7b      	ldrb	r3, [r7, #17]
 8008c70:	b29b      	uxth	r3, r3
 8008c72:	4413      	add	r3, r2
 8008c74:	827b      	strh	r3, [r7, #18]
	}
	if (wc != 0) {
 8008c76:	8a7b      	ldrh	r3, [r7, #18]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d00d      	beq.n	8008c98 <tchar2uni+0x76>
		wc = ff_oem2uni(wc, CODEPAGE);	/* ANSI/OEM ==> Unicode */
 8008c7c:	8a7b      	ldrh	r3, [r7, #18]
 8008c7e:	f44f 7169 	mov.w	r1, #932	@ 0x3a4
 8008c82:	4618      	mov	r0, r3
 8008c84:	f003 ffa2 	bl	800cbcc <ff_oem2uni>
 8008c88:	4603      	mov	r3, r0
 8008c8a:	827b      	strh	r3, [r7, #18]
		if (wc == 0) return 0xFFFFFFFF;	/* Invalid code? */
 8008c8c:	8a7b      	ldrh	r3, [r7, #18]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d102      	bne.n	8008c98 <tchar2uni+0x76>
 8008c92:	f04f 33ff 	mov.w	r3, #4294967295
 8008c96:	e005      	b.n	8008ca4 <tchar2uni+0x82>
	}
	uc = wc;
 8008c98:	8a7b      	ldrh	r3, [r7, #18]
 8008c9a:	60fb      	str	r3, [r7, #12]

#endif
	*str = p;	/* Next read pointer */
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	697a      	ldr	r2, [r7, #20]
 8008ca0:	601a      	str	r2, [r3, #0]
	return uc;
 8008ca2:	68fb      	ldr	r3, [r7, #12]
}
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	3718      	adds	r7, #24
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	bd80      	pop	{r7, pc}

08008cac <put_utf>:
static UINT put_utf (	/* Returns number of encoding units written (0:buffer overflow or wrong encoding) */
	DWORD chr,	/* UTF-16 encoded character (Surrogate pair if >=0x10000) */
	TCHAR* buf,	/* Output buffer */
	UINT szb	/* Size of the buffer */
)
{
 8008cac:	b580      	push	{r7, lr}
 8008cae:	b086      	sub	sp, #24
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	60f8      	str	r0, [r7, #12]
 8008cb4:	60b9      	str	r1, [r7, #8]
 8008cb6:	607a      	str	r2, [r7, #4]
	return 1;

#else						/* ANSI/OEM output */
	WCHAR wc;

	wc = ff_uni2oem(chr, CODEPAGE);
 8008cb8:	f44f 7169 	mov.w	r1, #932	@ 0x3a4
 8008cbc:	68f8      	ldr	r0, [r7, #12]
 8008cbe:	f003 ff29 	bl	800cb14 <ff_uni2oem>
 8008cc2:	4603      	mov	r3, r0
 8008cc4:	82fb      	strh	r3, [r7, #22]
	if (wc >= 0x100) {	/* Is this a DBC? */
 8008cc6:	8afb      	ldrh	r3, [r7, #22]
 8008cc8:	2bff      	cmp	r3, #255	@ 0xff
 8008cca:	d914      	bls.n	8008cf6 <put_utf+0x4a>
		if (szb < 2) return 0;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	2b01      	cmp	r3, #1
 8008cd0:	d801      	bhi.n	8008cd6 <put_utf+0x2a>
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	e01e      	b.n	8008d14 <put_utf+0x68>
		*buf++ = (char)(wc >> 8);	/* Store DBC 1st byte */
 8008cd6:	8afb      	ldrh	r3, [r7, #22]
 8008cd8:	0a1b      	lsrs	r3, r3, #8
 8008cda:	b299      	uxth	r1, r3
 8008cdc:	68bb      	ldr	r3, [r7, #8]
 8008cde:	1c5a      	adds	r2, r3, #1
 8008ce0:	60ba      	str	r2, [r7, #8]
 8008ce2:	b2ca      	uxtb	r2, r1
 8008ce4:	701a      	strb	r2, [r3, #0]
		*buf++ = (TCHAR)wc;			/* Store DBC 2nd byte */
 8008ce6:	68bb      	ldr	r3, [r7, #8]
 8008ce8:	1c5a      	adds	r2, r3, #1
 8008cea:	60ba      	str	r2, [r7, #8]
 8008cec:	8afa      	ldrh	r2, [r7, #22]
 8008cee:	b2d2      	uxtb	r2, r2
 8008cf0:	701a      	strb	r2, [r3, #0]
		return 2;
 8008cf2:	2302      	movs	r3, #2
 8008cf4:	e00e      	b.n	8008d14 <put_utf+0x68>
	}
	if (wc == 0 || szb < 1) return 0;	/* Invalid character or buffer overflow? */
 8008cf6:	8afb      	ldrh	r3, [r7, #22]
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d002      	beq.n	8008d02 <put_utf+0x56>
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d101      	bne.n	8008d06 <put_utf+0x5a>
 8008d02:	2300      	movs	r3, #0
 8008d04:	e006      	b.n	8008d14 <put_utf+0x68>
	*buf++ = (TCHAR)wc;					/* Store the character */
 8008d06:	68bb      	ldr	r3, [r7, #8]
 8008d08:	1c5a      	adds	r2, r3, #1
 8008d0a:	60ba      	str	r2, [r7, #8]
 8008d0c:	8afa      	ldrh	r2, [r7, #22]
 8008d0e:	b2d2      	uxtb	r2, r2
 8008d10:	701a      	strb	r2, [r3, #0]
	return 1;
 8008d12:	2301      	movs	r3, #1
#endif
}
 8008d14:	4618      	mov	r0, r3
 8008d16:	3718      	adds	r7, #24
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	bd80      	pop	{r7, pc}

08008d1c <sync_window>:
/*-----------------------------------------------------------------------*/
#if !FF_FS_READONLY
static FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs			/* Filesystem object */
)
{
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	b084      	sub	sp, #16
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
	FRESULT res = FR_OK;
 8008d24:	2300      	movs	r3, #0
 8008d26:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Is the disk access window dirty? */
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	791b      	ldrb	r3, [r3, #4]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d02c      	beq.n	8008d8a <sync_window+0x6e>
		if (disk_write(fs->pdrv, fs->win, fs->winsect, 1) == RES_OK) {	/* Write it back into the volume */
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	7858      	ldrb	r0, [r3, #1]
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008d3e:	2301      	movs	r3, #1
 8008d40:	f7ff fe0e 	bl	8008960 <disk_write>
 8008d44:	4603      	mov	r3, r0
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d11d      	bne.n	8008d86 <sync_window+0x6a>
			fs->wflag = 0;	/* Clear window dirty flag */
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	711a      	strb	r2, [r3, #4]
			if (fs->winsect - fs->fatbase < fs->fsize) {	/* Is it in the 1st FAT? */
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d58:	1ad2      	subs	r2, r2, r3
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	6a1b      	ldr	r3, [r3, #32]
 8008d5e:	429a      	cmp	r2, r3
 8008d60:	d213      	bcs.n	8008d8a <sync_window+0x6e>
				if (fs->n_fats == 2) disk_write(fs->pdrv, fs->win, fs->winsect + fs->fsize, 1);	/* Reflect it to 2nd FAT if needed */
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	78db      	ldrb	r3, [r3, #3]
 8008d66:	2b02      	cmp	r3, #2
 8008d68:	d10f      	bne.n	8008d8a <sync_window+0x6e>
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	7858      	ldrb	r0, [r3, #1]
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	6a1b      	ldr	r3, [r3, #32]
 8008d7c:	441a      	add	r2, r3
 8008d7e:	2301      	movs	r3, #1
 8008d80:	f7ff fdee 	bl	8008960 <disk_write>
 8008d84:	e001      	b.n	8008d8a <sync_window+0x6e>
			}
		} else {
			res = FR_DISK_ERR;
 8008d86:	2301      	movs	r3, #1
 8008d88:	73fb      	strb	r3, [r7, #15]
		}
	}
	return res;
 8008d8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d8c:	4618      	mov	r0, r3
 8008d8e:	3710      	adds	r7, #16
 8008d90:	46bd      	mov	sp, r7
 8008d92:	bd80      	pop	{r7, pc}

08008d94 <move_window>:

static FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs,		/* Filesystem object */
	LBA_t sect		/* Sector LBA to make appearance in the fs->win[] */
)
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b084      	sub	sp, #16
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	6078      	str	r0, [r7, #4]
 8008d9c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8008d9e:	2300      	movs	r3, #0
 8008da0:	73fb      	strb	r3, [r7, #15]


	if (sect != fs->winsect) {	/* Window offset changed? */
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008da6:	683a      	ldr	r2, [r7, #0]
 8008da8:	429a      	cmp	r2, r3
 8008daa:	d01b      	beq.n	8008de4 <move_window+0x50>
#if !FF_FS_READONLY
		res = sync_window(fs);		/* Flush the window */
 8008dac:	6878      	ldr	r0, [r7, #4]
 8008dae:	f7ff ffb5 	bl	8008d1c <sync_window>
 8008db2:	4603      	mov	r3, r0
 8008db4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8008db6:	7bfb      	ldrb	r3, [r7, #15]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d113      	bne.n	8008de4 <move_window+0x50>
			if (disk_read(fs->pdrv, fs->win, sect, 1) != RES_OK) {
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	7858      	ldrb	r0, [r3, #1]
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8008dc6:	2301      	movs	r3, #1
 8008dc8:	683a      	ldr	r2, [r7, #0]
 8008dca:	f7ff fd8f 	bl	80088ec <disk_read>
 8008dce:	4603      	mov	r3, r0
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d004      	beq.n	8008dde <move_window+0x4a>
				sect = (LBA_t)0 - 1;	/* Invalidate window if read data is not valid */
 8008dd4:	f04f 33ff 	mov.w	r3, #4294967295
 8008dd8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8008dda:	2301      	movs	r3, #1
 8008ddc:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sect;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	683a      	ldr	r2, [r7, #0]
 8008de2:	625a      	str	r2, [r3, #36]	@ 0x24
		}
	}
	return res;
 8008de4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008de6:	4618      	mov	r0, r3
 8008de8:	3710      	adds	r7, #16
 8008dea:	46bd      	mov	sp, r7
 8008dec:	bd80      	pop	{r7, pc}
	...

08008df0 <sync_fs>:
/*-----------------------------------------------------------------------*/

static FRESULT sync_fs (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs		/* Filesystem object */
)
{
 8008df0:	b580      	push	{r7, lr}
 8008df2:	b084      	sub	sp, #16
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8008df8:	6878      	ldr	r0, [r7, #4]
 8008dfa:	f7ff ff8f 	bl	8008d1c <sync_window>
 8008dfe:	4603      	mov	r3, r0
 8008e00:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8008e02:	7bfb      	ldrb	r3, [r7, #15]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d157      	bne.n	8008eb8 <sync_fs+0xc8>
		if (fs->fsi_flag == 1) {	/* Allocation changed? */
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	795b      	ldrb	r3, [r3, #5]
 8008e0c:	2b01      	cmp	r3, #1
 8008e0e:	d147      	bne.n	8008ea0 <sync_fs+0xb0>
			fs->fsi_flag = 0;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2200      	movs	r2, #0
 8008e14:	715a      	strb	r2, [r3, #5]
			if (fs->fs_type == FS_FAT32) {	/* FAT32: Update FSInfo sector */
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	781b      	ldrb	r3, [r3, #0]
 8008e1a:	2b03      	cmp	r3, #3
 8008e1c:	d140      	bne.n	8008ea0 <sync_fs+0xb0>
				/* Create FSInfo structure */
				memset(fs->win, 0, sizeof fs->win);
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	3338      	adds	r3, #56	@ 0x38
 8008e22:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008e26:	2100      	movs	r1, #0
 8008e28:	4618      	mov	r0, r3
 8008e2a:	f015 fa5b 	bl	801e2e4 <memset>
				st_32(fs->win + FSI_LeadSig, 0x41615252);		/* Leading signature */
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	3338      	adds	r3, #56	@ 0x38
 8008e32:	4924      	ldr	r1, [pc, #144]	@ (8008ec4 <sync_fs+0xd4>)
 8008e34:	4618      	mov	r0, r3
 8008e36:	f7ff fe7e 	bl	8008b36 <st_32>
				st_32(fs->win + FSI_StrucSig, 0x61417272);		/* Structure signature */
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	3338      	adds	r3, #56	@ 0x38
 8008e3e:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8008e42:	4921      	ldr	r1, [pc, #132]	@ (8008ec8 <sync_fs+0xd8>)
 8008e44:	4618      	mov	r0, r3
 8008e46:	f7ff fe76 	bl	8008b36 <st_32>
				st_32(fs->win + FSI_Free_Count, fs->free_clst);	/* Number of free clusters */
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	3338      	adds	r3, #56	@ 0x38
 8008e4e:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	695b      	ldr	r3, [r3, #20]
 8008e56:	4619      	mov	r1, r3
 8008e58:	4610      	mov	r0, r2
 8008e5a:	f7ff fe6c 	bl	8008b36 <st_32>
				st_32(fs->win + FSI_Nxt_Free, fs->last_clst);	/* Last allocated culuster */
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	3338      	adds	r3, #56	@ 0x38
 8008e62:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	691b      	ldr	r3, [r3, #16]
 8008e6a:	4619      	mov	r1, r3
 8008e6c:	4610      	mov	r0, r2
 8008e6e:	f7ff fe62 	bl	8008b36 <st_32>
				st_32(fs->win + FSI_TrailSig, 0xAA550000);		/* Trailing signature */
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	3338      	adds	r3, #56	@ 0x38
 8008e76:	f503 73fe 	add.w	r3, r3, #508	@ 0x1fc
 8008e7a:	4914      	ldr	r1, [pc, #80]	@ (8008ecc <sync_fs+0xdc>)
 8008e7c:	4618      	mov	r0, r3
 8008e7e:	f7ff fe5a 	bl	8008b36 <st_32>
				disk_write(fs->pdrv, fs->win, fs->winsect = fs->volbase + 1, 1);	/* Write it into the FSInfo sector (Next to VBR) */
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	7858      	ldrb	r0, [r3, #1]
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e90:	1c5a      	adds	r2, r3, #1
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	625a      	str	r2, [r3, #36]	@ 0x24
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008e9a:	2301      	movs	r3, #1
 8008e9c:	f7ff fd60 	bl	8008960 <disk_write>
				}
			}
#endif
		}
		/* Make sure that no pending write process in the lower layer */
		if (disk_ioctl(fs->pdrv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	785b      	ldrb	r3, [r3, #1]
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	2100      	movs	r1, #0
 8008ea8:	4618      	mov	r0, r3
 8008eaa:	f7ff fd93 	bl	80089d4 <disk_ioctl>
 8008eae:	4603      	mov	r3, r0
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d001      	beq.n	8008eb8 <sync_fs+0xc8>
 8008eb4:	2301      	movs	r3, #1
 8008eb6:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8008eb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008eba:	4618      	mov	r0, r3
 8008ebc:	3710      	adds	r7, #16
 8008ebe:	46bd      	mov	sp, r7
 8008ec0:	bd80      	pop	{r7, pc}
 8008ec2:	bf00      	nop
 8008ec4:	41615252 	.word	0x41615252
 8008ec8:	61417272 	.word	0x61417272
 8008ecc:	aa550000 	.word	0xaa550000

08008ed0 <clst2sect>:

static LBA_t clst2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* Filesystem object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8008ed0:	b480      	push	{r7}
 8008ed2:	b083      	sub	sp, #12
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	6078      	str	r0, [r7, #4]
 8008ed8:	6039      	str	r1, [r7, #0]
	clst -= 2;		/* Cluster number is origin from 2 */
 8008eda:	683b      	ldr	r3, [r7, #0]
 8008edc:	3b02      	subs	r3, #2
 8008ede:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Is it invalid cluster number? */
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	69db      	ldr	r3, [r3, #28]
 8008ee4:	3b02      	subs	r3, #2
 8008ee6:	683a      	ldr	r2, [r7, #0]
 8008ee8:	429a      	cmp	r2, r3
 8008eea:	d301      	bcc.n	8008ef0 <clst2sect+0x20>
 8008eec:	2300      	movs	r3, #0
 8008eee:	e008      	b.n	8008f02 <clst2sect+0x32>
	return fs->database + (LBA_t)fs->csize * clst;	/* Start sector number of the cluster */
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	895b      	ldrh	r3, [r3, #10]
 8008ef8:	4619      	mov	r1, r3
 8008efa:	683b      	ldr	r3, [r7, #0]
 8008efc:	fb01 f303 	mul.w	r3, r1, r3
 8008f00:	4413      	add	r3, r2
}
 8008f02:	4618      	mov	r0, r3
 8008f04:	370c      	adds	r7, #12
 8008f06:	46bd      	mov	sp, r7
 8008f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f0c:	4770      	bx	lr

08008f0e <get_fat>:

static DWORD get_fat (		/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	FFOBJID* obj,	/* Corresponding object */
	DWORD clst		/* Cluster number to get the value */
)
{
 8008f0e:	b580      	push	{r7, lr}
 8008f10:	b086      	sub	sp, #24
 8008f12:	af00      	add	r7, sp, #0
 8008f14:	6078      	str	r0, [r7, #4]
 8008f16:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8008f1e:	683b      	ldr	r3, [r7, #0]
 8008f20:	2b01      	cmp	r3, #1
 8008f22:	d904      	bls.n	8008f2e <get_fat+0x20>
 8008f24:	693b      	ldr	r3, [r7, #16]
 8008f26:	69db      	ldr	r3, [r3, #28]
 8008f28:	683a      	ldr	r2, [r7, #0]
 8008f2a:	429a      	cmp	r2, r3
 8008f2c:	d302      	bcc.n	8008f34 <get_fat+0x26>
		val = 1;	/* Internal error */
 8008f2e:	2301      	movs	r3, #1
 8008f30:	617b      	str	r3, [r7, #20]
 8008f32:	e08e      	b.n	8009052 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8008f34:	f04f 33ff 	mov.w	r3, #4294967295
 8008f38:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8008f3a:	693b      	ldr	r3, [r7, #16]
 8008f3c:	781b      	ldrb	r3, [r3, #0]
 8008f3e:	2b03      	cmp	r3, #3
 8008f40:	d061      	beq.n	8009006 <get_fat+0xf8>
 8008f42:	2b03      	cmp	r3, #3
 8008f44:	dc7b      	bgt.n	800903e <get_fat+0x130>
 8008f46:	2b01      	cmp	r3, #1
 8008f48:	d002      	beq.n	8008f50 <get_fat+0x42>
 8008f4a:	2b02      	cmp	r3, #2
 8008f4c:	d041      	beq.n	8008fd2 <get_fat+0xc4>
 8008f4e:	e076      	b.n	800903e <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8008f50:	683b      	ldr	r3, [r7, #0]
 8008f52:	60fb      	str	r3, [r7, #12]
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	085b      	lsrs	r3, r3, #1
 8008f58:	68fa      	ldr	r2, [r7, #12]
 8008f5a:	4413      	add	r3, r2
 8008f5c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008f5e:	693b      	ldr	r3, [r7, #16]
 8008f60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	0a5b      	lsrs	r3, r3, #9
 8008f66:	4413      	add	r3, r2
 8008f68:	4619      	mov	r1, r3
 8008f6a:	6938      	ldr	r0, [r7, #16]
 8008f6c:	f7ff ff12 	bl	8008d94 <move_window>
 8008f70:	4603      	mov	r3, r0
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d166      	bne.n	8009044 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];		/* Get 1st byte of the entry */
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	1c5a      	adds	r2, r3, #1
 8008f7a:	60fa      	str	r2, [r7, #12]
 8008f7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f80:	693a      	ldr	r2, [r7, #16]
 8008f82:	4413      	add	r3, r2
 8008f84:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8008f88:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008f8a:	693b      	ldr	r3, [r7, #16]
 8008f8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	0a5b      	lsrs	r3, r3, #9
 8008f92:	4413      	add	r3, r2
 8008f94:	4619      	mov	r1, r3
 8008f96:	6938      	ldr	r0, [r7, #16]
 8008f98:	f7ff fefc 	bl	8008d94 <move_window>
 8008f9c:	4603      	mov	r3, r0
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d152      	bne.n	8009048 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;	/* Merge 2nd byte of the entry */
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008fa8:	693a      	ldr	r2, [r7, #16]
 8008faa:	4413      	add	r3, r2
 8008fac:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8008fb0:	021b      	lsls	r3, r3, #8
 8008fb2:	68ba      	ldr	r2, [r7, #8]
 8008fb4:	4313      	orrs	r3, r2
 8008fb6:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);	/* Adjust bit position */
 8008fb8:	683b      	ldr	r3, [r7, #0]
 8008fba:	f003 0301 	and.w	r3, r3, #1
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d002      	beq.n	8008fc8 <get_fat+0xba>
 8008fc2:	68bb      	ldr	r3, [r7, #8]
 8008fc4:	091b      	lsrs	r3, r3, #4
 8008fc6:	e002      	b.n	8008fce <get_fat+0xc0>
 8008fc8:	68bb      	ldr	r3, [r7, #8]
 8008fca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008fce:	617b      	str	r3, [r7, #20]
			break;
 8008fd0:	e03f      	b.n	8009052 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008fd2:	693b      	ldr	r3, [r7, #16]
 8008fd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fd6:	683b      	ldr	r3, [r7, #0]
 8008fd8:	0a1b      	lsrs	r3, r3, #8
 8008fda:	4413      	add	r3, r2
 8008fdc:	4619      	mov	r1, r3
 8008fde:	6938      	ldr	r0, [r7, #16]
 8008fe0:	f7ff fed8 	bl	8008d94 <move_window>
 8008fe4:	4603      	mov	r3, r0
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d130      	bne.n	800904c <get_fat+0x13e>
			val = ld_16(fs->win + clst * 2 % SS(fs));		/* Simple WORD array */
 8008fea:	693b      	ldr	r3, [r7, #16]
 8008fec:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8008ff0:	683b      	ldr	r3, [r7, #0]
 8008ff2:	005b      	lsls	r3, r3, #1
 8008ff4:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8008ff8:	4413      	add	r3, r2
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	f7ff fd44 	bl	8008a88 <ld_16>
 8009000:	4603      	mov	r3, r0
 8009002:	617b      	str	r3, [r7, #20]
			break;
 8009004:	e025      	b.n	8009052 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009006:	693b      	ldr	r3, [r7, #16]
 8009008:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800900a:	683b      	ldr	r3, [r7, #0]
 800900c:	09db      	lsrs	r3, r3, #7
 800900e:	4413      	add	r3, r2
 8009010:	4619      	mov	r1, r3
 8009012:	6938      	ldr	r0, [r7, #16]
 8009014:	f7ff febe 	bl	8008d94 <move_window>
 8009018:	4603      	mov	r3, r0
 800901a:	2b00      	cmp	r3, #0
 800901c:	d118      	bne.n	8009050 <get_fat+0x142>
			val = ld_32(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;	/* Simple DWORD array but mask out upper 4 bits */
 800901e:	693b      	ldr	r3, [r7, #16]
 8009020:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009024:	683b      	ldr	r3, [r7, #0]
 8009026:	009b      	lsls	r3, r3, #2
 8009028:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800902c:	4413      	add	r3, r2
 800902e:	4618      	mov	r0, r3
 8009030:	f7ff fd43 	bl	8008aba <ld_32>
 8009034:	4603      	mov	r3, r0
 8009036:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800903a:	617b      	str	r3, [r7, #20]
			break;
 800903c:	e009      	b.n	8009052 <get_fat+0x144>
			}
			val = 1;	/* Internal error */
			break;
#endif
		default:
			val = 1;	/* Internal error */
 800903e:	2301      	movs	r3, #1
 8009040:	617b      	str	r3, [r7, #20]
 8009042:	e006      	b.n	8009052 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009044:	bf00      	nop
 8009046:	e004      	b.n	8009052 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009048:	bf00      	nop
 800904a:	e002      	b.n	8009052 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800904c:	bf00      	nop
 800904e:	e000      	b.n	8009052 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009050:	bf00      	nop
		}
	}

	return val;
 8009052:	697b      	ldr	r3, [r7, #20]
}
 8009054:	4618      	mov	r0, r3
 8009056:	3718      	adds	r7, #24
 8009058:	46bd      	mov	sp, r7
 800905a:	bd80      	pop	{r7, pc}

0800905c <put_fat>:
static FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding filesystem object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800905c:	b590      	push	{r4, r7, lr}
 800905e:	b089      	sub	sp, #36	@ 0x24
 8009060:	af00      	add	r7, sp, #0
 8009062:	60f8      	str	r0, [r7, #12]
 8009064:	60b9      	str	r1, [r7, #8]
 8009066:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8009068:	2302      	movs	r3, #2
 800906a:	77fb      	strb	r3, [r7, #31]


	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800906c:	68bb      	ldr	r3, [r7, #8]
 800906e:	2b01      	cmp	r3, #1
 8009070:	f240 80d9 	bls.w	8009226 <put_fat+0x1ca>
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	69db      	ldr	r3, [r3, #28]
 8009078:	68ba      	ldr	r2, [r7, #8]
 800907a:	429a      	cmp	r2, r3
 800907c:	f080 80d3 	bcs.w	8009226 <put_fat+0x1ca>
		switch (fs->fs_type) {
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	781b      	ldrb	r3, [r3, #0]
 8009084:	2b03      	cmp	r3, #3
 8009086:	f000 8096 	beq.w	80091b6 <put_fat+0x15a>
 800908a:	2b03      	cmp	r3, #3
 800908c:	f300 80cb 	bgt.w	8009226 <put_fat+0x1ca>
 8009090:	2b01      	cmp	r3, #1
 8009092:	d002      	beq.n	800909a <put_fat+0x3e>
 8009094:	2b02      	cmp	r3, #2
 8009096:	d06e      	beq.n	8009176 <put_fat+0x11a>
 8009098:	e0c5      	b.n	8009226 <put_fat+0x1ca>
		case FS_FAT12:
			bc = (UINT)clst; bc += bc / 2;	/* bc: byte offset of the entry */
 800909a:	68bb      	ldr	r3, [r7, #8]
 800909c:	61bb      	str	r3, [r7, #24]
 800909e:	69bb      	ldr	r3, [r7, #24]
 80090a0:	085b      	lsrs	r3, r3, #1
 80090a2:	69ba      	ldr	r2, [r7, #24]
 80090a4:	4413      	add	r3, r2
 80090a6:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090ac:	69bb      	ldr	r3, [r7, #24]
 80090ae:	0a5b      	lsrs	r3, r3, #9
 80090b0:	4413      	add	r3, r2
 80090b2:	4619      	mov	r1, r3
 80090b4:	68f8      	ldr	r0, [r7, #12]
 80090b6:	f7ff fe6d 	bl	8008d94 <move_window>
 80090ba:	4603      	mov	r3, r0
 80090bc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80090be:	7ffb      	ldrb	r3, [r7, #31]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	f040 80a9 	bne.w	8009218 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80090cc:	69bb      	ldr	r3, [r7, #24]
 80090ce:	1c59      	adds	r1, r3, #1
 80090d0:	61b9      	str	r1, [r7, #24]
 80090d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090d6:	4413      	add	r3, r2
 80090d8:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;	/* Update 1st byte */
 80090da:	68bb      	ldr	r3, [r7, #8]
 80090dc:	f003 0301 	and.w	r3, r3, #1
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d00d      	beq.n	8009100 <put_fat+0xa4>
 80090e4:	697b      	ldr	r3, [r7, #20]
 80090e6:	781b      	ldrb	r3, [r3, #0]
 80090e8:	b25b      	sxtb	r3, r3
 80090ea:	f003 030f 	and.w	r3, r3, #15
 80090ee:	b25a      	sxtb	r2, r3
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	b25b      	sxtb	r3, r3
 80090f4:	011b      	lsls	r3, r3, #4
 80090f6:	b25b      	sxtb	r3, r3
 80090f8:	4313      	orrs	r3, r2
 80090fa:	b25b      	sxtb	r3, r3
 80090fc:	b2db      	uxtb	r3, r3
 80090fe:	e001      	b.n	8009104 <put_fat+0xa8>
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	b2db      	uxtb	r3, r3
 8009104:	697a      	ldr	r2, [r7, #20]
 8009106:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	2201      	movs	r2, #1
 800910c:	711a      	strb	r2, [r3, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009112:	69bb      	ldr	r3, [r7, #24]
 8009114:	0a5b      	lsrs	r3, r3, #9
 8009116:	4413      	add	r3, r2
 8009118:	4619      	mov	r1, r3
 800911a:	68f8      	ldr	r0, [r7, #12]
 800911c:	f7ff fe3a 	bl	8008d94 <move_window>
 8009120:	4603      	mov	r3, r0
 8009122:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009124:	7ffb      	ldrb	r3, [r7, #31]
 8009126:	2b00      	cmp	r3, #0
 8009128:	d178      	bne.n	800921c <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009130:	69bb      	ldr	r3, [r7, #24]
 8009132:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009136:	4413      	add	r3, r2
 8009138:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));	/* Update 2nd byte */
 800913a:	68bb      	ldr	r3, [r7, #8]
 800913c:	f003 0301 	and.w	r3, r3, #1
 8009140:	2b00      	cmp	r3, #0
 8009142:	d003      	beq.n	800914c <put_fat+0xf0>
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	091b      	lsrs	r3, r3, #4
 8009148:	b2db      	uxtb	r3, r3
 800914a:	e00e      	b.n	800916a <put_fat+0x10e>
 800914c:	697b      	ldr	r3, [r7, #20]
 800914e:	781b      	ldrb	r3, [r3, #0]
 8009150:	b25b      	sxtb	r3, r3
 8009152:	f023 030f 	bic.w	r3, r3, #15
 8009156:	b25a      	sxtb	r2, r3
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	0a1b      	lsrs	r3, r3, #8
 800915c:	b25b      	sxtb	r3, r3
 800915e:	f003 030f 	and.w	r3, r3, #15
 8009162:	b25b      	sxtb	r3, r3
 8009164:	4313      	orrs	r3, r2
 8009166:	b25b      	sxtb	r3, r3
 8009168:	b2db      	uxtb	r3, r3
 800916a:	697a      	ldr	r2, [r7, #20]
 800916c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	2201      	movs	r2, #1
 8009172:	711a      	strb	r2, [r3, #4]
			break;
 8009174:	e057      	b.n	8009226 <put_fat+0x1ca>

		case FS_FAT16:
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800917a:	68bb      	ldr	r3, [r7, #8]
 800917c:	0a1b      	lsrs	r3, r3, #8
 800917e:	4413      	add	r3, r2
 8009180:	4619      	mov	r1, r3
 8009182:	68f8      	ldr	r0, [r7, #12]
 8009184:	f7ff fe06 	bl	8008d94 <move_window>
 8009188:	4603      	mov	r3, r0
 800918a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800918c:	7ffb      	ldrb	r3, [r7, #31]
 800918e:	2b00      	cmp	r3, #0
 8009190:	d146      	bne.n	8009220 <put_fat+0x1c4>
			st_16(fs->win + clst * 2 % SS(fs), (WORD)val);	/* Simple WORD array */
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009198:	68bb      	ldr	r3, [r7, #8]
 800919a:	005b      	lsls	r3, r3, #1
 800919c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 80091a0:	4413      	add	r3, r2
 80091a2:	687a      	ldr	r2, [r7, #4]
 80091a4:	b292      	uxth	r2, r2
 80091a6:	4611      	mov	r1, r2
 80091a8:	4618      	mov	r0, r3
 80091aa:	f7ff fca9 	bl	8008b00 <st_16>
			fs->wflag = 1;
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	2201      	movs	r2, #1
 80091b2:	711a      	strb	r2, [r3, #4]
			break;
 80091b4:	e037      	b.n	8009226 <put_fat+0x1ca>

		case FS_FAT32:
#if FF_FS_EXFAT
		case FS_EXFAT:
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091ba:	68bb      	ldr	r3, [r7, #8]
 80091bc:	09db      	lsrs	r3, r3, #7
 80091be:	4413      	add	r3, r2
 80091c0:	4619      	mov	r1, r3
 80091c2:	68f8      	ldr	r0, [r7, #12]
 80091c4:	f7ff fde6 	bl	8008d94 <move_window>
 80091c8:	4603      	mov	r3, r0
 80091ca:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80091cc:	7ffb      	ldrb	r3, [r7, #31]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d128      	bne.n	8009224 <put_fat+0x1c8>
			if (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_32(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80091de:	68bb      	ldr	r3, [r7, #8]
 80091e0:	009b      	lsls	r3, r3, #2
 80091e2:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80091e6:	4413      	add	r3, r2
 80091e8:	4618      	mov	r0, r3
 80091ea:	f7ff fc66 	bl	8008aba <ld_32>
 80091ee:	4603      	mov	r3, r0
 80091f0:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80091f4:	4323      	orrs	r3, r4
 80091f6:	607b      	str	r3, [r7, #4]
			}
			st_32(fs->win + clst * 4 % SS(fs), val);
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80091fe:	68bb      	ldr	r3, [r7, #8]
 8009200:	009b      	lsls	r3, r3, #2
 8009202:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8009206:	4413      	add	r3, r2
 8009208:	6879      	ldr	r1, [r7, #4]
 800920a:	4618      	mov	r0, r3
 800920c:	f7ff fc93 	bl	8008b36 <st_32>
			fs->wflag = 1;
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	2201      	movs	r2, #1
 8009214:	711a      	strb	r2, [r3, #4]
			break;
 8009216:	e006      	b.n	8009226 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8009218:	bf00      	nop
 800921a:	e004      	b.n	8009226 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800921c:	bf00      	nop
 800921e:	e002      	b.n	8009226 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8009220:	bf00      	nop
 8009222:	e000      	b.n	8009226 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8009224:	bf00      	nop
		}
	}
	return res;
 8009226:	7ffb      	ldrb	r3, [r7, #31]
}
 8009228:	4618      	mov	r0, r3
 800922a:	3724      	adds	r7, #36	@ 0x24
 800922c:	46bd      	mov	sp, r7
 800922e:	bd90      	pop	{r4, r7, pc}

08009230 <remove_chain>:
static FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	FFOBJID* obj,		/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0 if entire chain) */
)
{
 8009230:	b580      	push	{r7, lr}
 8009232:	b088      	sub	sp, #32
 8009234:	af00      	add	r7, sp, #0
 8009236:	60f8      	str	r0, [r7, #12]
 8009238:	60b9      	str	r1, [r7, #8]
 800923a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800923c:	2300      	movs	r3, #0
 800923e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	61bb      	str	r3, [r7, #24]
#endif
#if FF_USE_TRIM
	LBA_t rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8009246:	68bb      	ldr	r3, [r7, #8]
 8009248:	2b01      	cmp	r3, #1
 800924a:	d904      	bls.n	8009256 <remove_chain+0x26>
 800924c:	69bb      	ldr	r3, [r7, #24]
 800924e:	69db      	ldr	r3, [r3, #28]
 8009250:	68ba      	ldr	r2, [r7, #8]
 8009252:	429a      	cmp	r2, r3
 8009254:	d301      	bcc.n	800925a <remove_chain+0x2a>
 8009256:	2302      	movs	r3, #2
 8009258:	e04b      	b.n	80092f2 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst != 0 && (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d00c      	beq.n	800927a <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8009260:	f04f 32ff 	mov.w	r2, #4294967295
 8009264:	6879      	ldr	r1, [r7, #4]
 8009266:	69b8      	ldr	r0, [r7, #24]
 8009268:	f7ff fef8 	bl	800905c <put_fat>
 800926c:	4603      	mov	r3, r0
 800926e:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8009270:	7ffb      	ldrb	r3, [r7, #31]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d001      	beq.n	800927a <remove_chain+0x4a>
 8009276:	7ffb      	ldrb	r3, [r7, #31]
 8009278:	e03b      	b.n	80092f2 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800927a:	68b9      	ldr	r1, [r7, #8]
 800927c:	68f8      	ldr	r0, [r7, #12]
 800927e:	f7ff fe46 	bl	8008f0e <get_fat>
 8009282:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8009284:	697b      	ldr	r3, [r7, #20]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d031      	beq.n	80092ee <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800928a:	697b      	ldr	r3, [r7, #20]
 800928c:	2b01      	cmp	r3, #1
 800928e:	d101      	bne.n	8009294 <remove_chain+0x64>
 8009290:	2302      	movs	r3, #2
 8009292:	e02e      	b.n	80092f2 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8009294:	697b      	ldr	r3, [r7, #20]
 8009296:	f1b3 3fff 	cmp.w	r3, #4294967295
 800929a:	d101      	bne.n	80092a0 <remove_chain+0x70>
 800929c:	2301      	movs	r3, #1
 800929e:	e028      	b.n	80092f2 <remove_chain+0xc2>
		if (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80092a0:	2200      	movs	r2, #0
 80092a2:	68b9      	ldr	r1, [r7, #8]
 80092a4:	69b8      	ldr	r0, [r7, #24]
 80092a6:	f7ff fed9 	bl	800905c <put_fat>
 80092aa:	4603      	mov	r3, r0
 80092ac:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80092ae:	7ffb      	ldrb	r3, [r7, #31]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d001      	beq.n	80092b8 <remove_chain+0x88>
 80092b4:	7ffb      	ldrb	r3, [r7, #31]
 80092b6:	e01c      	b.n	80092f2 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update allocation information if it is valid */
 80092b8:	69bb      	ldr	r3, [r7, #24]
 80092ba:	695a      	ldr	r2, [r3, #20]
 80092bc:	69bb      	ldr	r3, [r7, #24]
 80092be:	69db      	ldr	r3, [r3, #28]
 80092c0:	3b02      	subs	r3, #2
 80092c2:	429a      	cmp	r2, r3
 80092c4:	d20b      	bcs.n	80092de <remove_chain+0xae>
			fs->free_clst++;
 80092c6:	69bb      	ldr	r3, [r7, #24]
 80092c8:	695b      	ldr	r3, [r3, #20]
 80092ca:	1c5a      	adds	r2, r3, #1
 80092cc:	69bb      	ldr	r3, [r7, #24]
 80092ce:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 80092d0:	69bb      	ldr	r3, [r7, #24]
 80092d2:	795b      	ldrb	r3, [r3, #5]
 80092d4:	f043 0301 	orr.w	r3, r3, #1
 80092d8:	b2da      	uxtb	r2, r3
 80092da:	69bb      	ldr	r3, [r7, #24]
 80092dc:	715a      	strb	r2, [r3, #5]
			disk_ioctl(fs->pdrv, CTRL_TRIM, rt);		/* Inform storage device that the data in the block may be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80092de:	697b      	ldr	r3, [r7, #20]
 80092e0:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat until the last link */
 80092e2:	69bb      	ldr	r3, [r7, #24]
 80092e4:	69db      	ldr	r3, [r3, #28]
 80092e6:	68ba      	ldr	r2, [r7, #8]
 80092e8:	429a      	cmp	r2, r3
 80092ea:	d3c6      	bcc.n	800927a <remove_chain+0x4a>
 80092ec:	e000      	b.n	80092f0 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80092ee:	bf00      	nop
				}
			}
		}
	}
#endif
	return FR_OK;
 80092f0:	2300      	movs	r3, #0
}
 80092f2:	4618      	mov	r0, r3
 80092f4:	3720      	adds	r7, #32
 80092f6:	46bd      	mov	sp, r7
 80092f8:	bd80      	pop	{r7, pc}

080092fa <create_chain>:

static DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FFOBJID* obj,		/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80092fa:	b580      	push	{r7, lr}
 80092fc:	b088      	sub	sp, #32
 80092fe:	af00      	add	r7, sp, #0
 8009300:	6078      	str	r0, [r7, #4]
 8009302:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800930a:	683b      	ldr	r3, [r7, #0]
 800930c:	2b00      	cmp	r3, #0
 800930e:	d10d      	bne.n	800932c <create_chain+0x32>
		scl = fs->last_clst;				/* Suggested cluster to start to find */
 8009310:	693b      	ldr	r3, [r7, #16]
 8009312:	691b      	ldr	r3, [r3, #16]
 8009314:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8009316:	69bb      	ldr	r3, [r7, #24]
 8009318:	2b00      	cmp	r3, #0
 800931a:	d004      	beq.n	8009326 <create_chain+0x2c>
 800931c:	693b      	ldr	r3, [r7, #16]
 800931e:	69db      	ldr	r3, [r3, #28]
 8009320:	69ba      	ldr	r2, [r7, #24]
 8009322:	429a      	cmp	r2, r3
 8009324:	d31b      	bcc.n	800935e <create_chain+0x64>
 8009326:	2301      	movs	r3, #1
 8009328:	61bb      	str	r3, [r7, #24]
 800932a:	e018      	b.n	800935e <create_chain+0x64>
	}
	else {				/* Stretch a chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800932c:	6839      	ldr	r1, [r7, #0]
 800932e:	6878      	ldr	r0, [r7, #4]
 8009330:	f7ff fded 	bl	8008f0e <get_fat>
 8009334:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Test for insanity */
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	2b01      	cmp	r3, #1
 800933a:	d801      	bhi.n	8009340 <create_chain+0x46>
 800933c:	2301      	movs	r3, #1
 800933e:	e0ad      	b.n	800949c <create_chain+0x1a2>
		if (cs == 0xFFFFFFFF) return cs;	/* Test for disk error */
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009346:	d101      	bne.n	800934c <create_chain+0x52>
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	e0a7      	b.n	800949c <create_chain+0x1a2>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800934c:	693b      	ldr	r3, [r7, #16]
 800934e:	69db      	ldr	r3, [r3, #28]
 8009350:	68fa      	ldr	r2, [r7, #12]
 8009352:	429a      	cmp	r2, r3
 8009354:	d201      	bcs.n	800935a <create_chain+0x60>
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	e0a0      	b.n	800949c <create_chain+0x1a2>
		scl = clst;							/* Cluster to start to find */
 800935a:	683b      	ldr	r3, [r7, #0]
 800935c:	61bb      	str	r3, [r7, #24]
	}
	if (fs->free_clst == 0) return 0;		/* No free cluster */
 800935e:	693b      	ldr	r3, [r7, #16]
 8009360:	695b      	ldr	r3, [r3, #20]
 8009362:	2b00      	cmp	r3, #0
 8009364:	d101      	bne.n	800936a <create_chain+0x70>
 8009366:	2300      	movs	r3, #0
 8009368:	e098      	b.n	800949c <create_chain+0x1a2>
			}
		}
	} else
#endif
	{	/* On the FAT/FAT32 volume */
		ncl = 0;
 800936a:	2300      	movs	r3, #0
 800936c:	61fb      	str	r3, [r7, #28]
		if (scl == clst) {						/* Stretching an existing chain? */
 800936e:	69ba      	ldr	r2, [r7, #24]
 8009370:	683b      	ldr	r3, [r7, #0]
 8009372:	429a      	cmp	r2, r3
 8009374:	d129      	bne.n	80093ca <create_chain+0xd0>
			ncl = scl + 1;						/* Test if next cluster is free */
 8009376:	69bb      	ldr	r3, [r7, #24]
 8009378:	3301      	adds	r3, #1
 800937a:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) ncl = 2;
 800937c:	693b      	ldr	r3, [r7, #16]
 800937e:	69db      	ldr	r3, [r3, #28]
 8009380:	69fa      	ldr	r2, [r7, #28]
 8009382:	429a      	cmp	r2, r3
 8009384:	d301      	bcc.n	800938a <create_chain+0x90>
 8009386:	2302      	movs	r3, #2
 8009388:	61fb      	str	r3, [r7, #28]
			cs = get_fat(obj, ncl);				/* Get next cluster status */
 800938a:	69f9      	ldr	r1, [r7, #28]
 800938c:	6878      	ldr	r0, [r7, #4]
 800938e:	f7ff fdbe 	bl	8008f0e <get_fat>
 8009392:	60f8      	str	r0, [r7, #12]
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* Test for error */
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	2b01      	cmp	r3, #1
 8009398:	d003      	beq.n	80093a2 <create_chain+0xa8>
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093a0:	d101      	bne.n	80093a6 <create_chain+0xac>
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	e07a      	b.n	800949c <create_chain+0x1a2>
			if (cs != 0) {						/* Not free? */
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d00e      	beq.n	80093ca <create_chain+0xd0>
				cs = fs->last_clst;				/* Start at suggested cluster if it is valid */
 80093ac:	693b      	ldr	r3, [r7, #16]
 80093ae:	691b      	ldr	r3, [r3, #16]
 80093b0:	60fb      	str	r3, [r7, #12]
				if (cs >= 2 && cs < fs->n_fatent) scl = cs;
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	2b01      	cmp	r3, #1
 80093b6:	d906      	bls.n	80093c6 <create_chain+0xcc>
 80093b8:	693b      	ldr	r3, [r7, #16]
 80093ba:	69db      	ldr	r3, [r3, #28]
 80093bc:	68fa      	ldr	r2, [r7, #12]
 80093be:	429a      	cmp	r2, r3
 80093c0:	d201      	bcs.n	80093c6 <create_chain+0xcc>
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	61bb      	str	r3, [r7, #24]
				ncl = 0;
 80093c6:	2300      	movs	r3, #0
 80093c8:	61fb      	str	r3, [r7, #28]
			}
		}
		if (ncl == 0) {	/* The new cluster cannot be contiguous and find another fragment */
 80093ca:	69fb      	ldr	r3, [r7, #28]
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d129      	bne.n	8009424 <create_chain+0x12a>
			ncl = scl;	/* Start cluster */
 80093d0:	69bb      	ldr	r3, [r7, #24]
 80093d2:	61fb      	str	r3, [r7, #28]
			for (;;) {
				ncl++;							/* Next cluster */
 80093d4:	69fb      	ldr	r3, [r7, #28]
 80093d6:	3301      	adds	r3, #1
 80093d8:	61fb      	str	r3, [r7, #28]
				if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80093da:	693b      	ldr	r3, [r7, #16]
 80093dc:	69db      	ldr	r3, [r3, #28]
 80093de:	69fa      	ldr	r2, [r7, #28]
 80093e0:	429a      	cmp	r2, r3
 80093e2:	d307      	bcc.n	80093f4 <create_chain+0xfa>
					ncl = 2;
 80093e4:	2302      	movs	r3, #2
 80093e6:	61fb      	str	r3, [r7, #28]
					if (ncl > scl) return 0;	/* No free cluster found? */
 80093e8:	69fa      	ldr	r2, [r7, #28]
 80093ea:	69bb      	ldr	r3, [r7, #24]
 80093ec:	429a      	cmp	r2, r3
 80093ee:	d901      	bls.n	80093f4 <create_chain+0xfa>
 80093f0:	2300      	movs	r3, #0
 80093f2:	e053      	b.n	800949c <create_chain+0x1a2>
				}
				cs = get_fat(obj, ncl);			/* Get the cluster status */
 80093f4:	69f9      	ldr	r1, [r7, #28]
 80093f6:	6878      	ldr	r0, [r7, #4]
 80093f8:	f7ff fd89 	bl	8008f0e <get_fat>
 80093fc:	60f8      	str	r0, [r7, #12]
				if (cs == 0) break;				/* Found a free cluster? */
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	2b00      	cmp	r3, #0
 8009402:	d00e      	beq.n	8009422 <create_chain+0x128>
				if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* Test for error */
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	2b01      	cmp	r3, #1
 8009408:	d003      	beq.n	8009412 <create_chain+0x118>
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009410:	d101      	bne.n	8009416 <create_chain+0x11c>
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	e042      	b.n	800949c <create_chain+0x1a2>
				if (ncl == scl) return 0;		/* No free cluster found? */
 8009416:	69fa      	ldr	r2, [r7, #28]
 8009418:	69bb      	ldr	r3, [r7, #24]
 800941a:	429a      	cmp	r2, r3
 800941c:	d1da      	bne.n	80093d4 <create_chain+0xda>
 800941e:	2300      	movs	r3, #0
 8009420:	e03c      	b.n	800949c <create_chain+0x1a2>
				if (cs == 0) break;				/* Found a free cluster? */
 8009422:	bf00      	nop
			}
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);		/* Mark the new cluster 'EOC' */
 8009424:	f04f 32ff 	mov.w	r2, #4294967295
 8009428:	69f9      	ldr	r1, [r7, #28]
 800942a:	6938      	ldr	r0, [r7, #16]
 800942c:	f7ff fe16 	bl	800905c <put_fat>
 8009430:	4603      	mov	r3, r0
 8009432:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8009434:	7dfb      	ldrb	r3, [r7, #23]
 8009436:	2b00      	cmp	r3, #0
 8009438:	d109      	bne.n	800944e <create_chain+0x154>
 800943a:	683b      	ldr	r3, [r7, #0]
 800943c:	2b00      	cmp	r3, #0
 800943e:	d006      	beq.n	800944e <create_chain+0x154>
			res = put_fat(fs, clst, ncl);		/* Link it from the previous one if needed */
 8009440:	69fa      	ldr	r2, [r7, #28]
 8009442:	6839      	ldr	r1, [r7, #0]
 8009444:	6938      	ldr	r0, [r7, #16]
 8009446:	f7ff fe09 	bl	800905c <put_fat>
 800944a:	4603      	mov	r3, r0
 800944c:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update allocation information if the function succeeded */
 800944e:	7dfb      	ldrb	r3, [r7, #23]
 8009450:	2b00      	cmp	r3, #0
 8009452:	d11a      	bne.n	800948a <create_chain+0x190>
		fs->last_clst = ncl;
 8009454:	693b      	ldr	r3, [r7, #16]
 8009456:	69fa      	ldr	r2, [r7, #28]
 8009458:	611a      	str	r2, [r3, #16]
		if (fs->free_clst > 0 && fs->free_clst <= fs->n_fatent - 2) {
 800945a:	693b      	ldr	r3, [r7, #16]
 800945c:	695b      	ldr	r3, [r3, #20]
 800945e:	2b00      	cmp	r3, #0
 8009460:	d01b      	beq.n	800949a <create_chain+0x1a0>
 8009462:	693b      	ldr	r3, [r7, #16]
 8009464:	695a      	ldr	r2, [r3, #20]
 8009466:	693b      	ldr	r3, [r7, #16]
 8009468:	69db      	ldr	r3, [r3, #28]
 800946a:	3b02      	subs	r3, #2
 800946c:	429a      	cmp	r2, r3
 800946e:	d814      	bhi.n	800949a <create_chain+0x1a0>
			fs->free_clst--;
 8009470:	693b      	ldr	r3, [r7, #16]
 8009472:	695b      	ldr	r3, [r3, #20]
 8009474:	1e5a      	subs	r2, r3, #1
 8009476:	693b      	ldr	r3, [r7, #16]
 8009478:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800947a:	693b      	ldr	r3, [r7, #16]
 800947c:	795b      	ldrb	r3, [r3, #5]
 800947e:	f043 0301 	orr.w	r3, r3, #1
 8009482:	b2da      	uxtb	r2, r3
 8009484:	693b      	ldr	r3, [r7, #16]
 8009486:	715a      	strb	r2, [r3, #5]
 8009488:	e007      	b.n	800949a <create_chain+0x1a0>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800948a:	7dfb      	ldrb	r3, [r7, #23]
 800948c:	2b01      	cmp	r3, #1
 800948e:	d102      	bne.n	8009496 <create_chain+0x19c>
 8009490:	f04f 33ff 	mov.w	r3, #4294967295
 8009494:	e000      	b.n	8009498 <create_chain+0x19e>
 8009496:	2301      	movs	r3, #1
 8009498:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800949a:	69fb      	ldr	r3, [r7, #28]
}
 800949c:	4618      	mov	r0, r3
 800949e:	3720      	adds	r7, #32
 80094a0:	46bd      	mov	sp, r7
 80094a2:	bd80      	pop	{r7, pc}

080094a4 <dir_clear>:
#if !FF_FS_READONLY
static FRESULT dir_clear (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS *fs,		/* Filesystem object */
	DWORD clst		/* Directory table to clear */
)
{
 80094a4:	b580      	push	{r7, lr}
 80094a6:	b086      	sub	sp, #24
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	6078      	str	r0, [r7, #4]
 80094ac:	6039      	str	r1, [r7, #0]
	LBA_t sect;
	UINT n, szb;
	BYTE *ibuf;


	if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80094ae:	6878      	ldr	r0, [r7, #4]
 80094b0:	f7ff fc34 	bl	8008d1c <sync_window>
 80094b4:	4603      	mov	r3, r0
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d001      	beq.n	80094be <dir_clear+0x1a>
 80094ba:	2301      	movs	r3, #1
 80094bc:	e036      	b.n	800952c <dir_clear+0x88>
	sect = clst2sect(fs, clst);		/* Top of the cluster */
 80094be:	6839      	ldr	r1, [r7, #0]
 80094c0:	6878      	ldr	r0, [r7, #4]
 80094c2:	f7ff fd05 	bl	8008ed0 <clst2sect>
 80094c6:	6138      	str	r0, [r7, #16]
	fs->winsect = sect;				/* Set window to top of the cluster */
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	693a      	ldr	r2, [r7, #16]
 80094cc:	625a      	str	r2, [r3, #36]	@ 0x24
	memset(fs->win, 0, sizeof fs->win);	/* Clear window buffer */
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	3338      	adds	r3, #56	@ 0x38
 80094d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80094d6:	2100      	movs	r1, #0
 80094d8:	4618      	mov	r0, r3
 80094da:	f014 ff03 	bl	801e2e4 <memset>
		for (n = 0; n < fs->csize && disk_write(fs->pdrv, ibuf, sect + n, szb) == RES_OK; n += szb) ;	/* Fill the cluster with 0 */
		ff_memfree(ibuf);
	} else
#endif
	{
		ibuf = fs->win; szb = 1;	/* Use window buffer (many single-sector writes may take a time) */
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	3338      	adds	r3, #56	@ 0x38
 80094e2:	60fb      	str	r3, [r7, #12]
 80094e4:	2301      	movs	r3, #1
 80094e6:	60bb      	str	r3, [r7, #8]
		for (n = 0; n < fs->csize && disk_write(fs->pdrv, ibuf, sect + n, szb) == RES_OK; n += szb) ;	/* Fill the cluster with 0 */
 80094e8:	2300      	movs	r3, #0
 80094ea:	617b      	str	r3, [r7, #20]
 80094ec:	e003      	b.n	80094f6 <dir_clear+0x52>
 80094ee:	697a      	ldr	r2, [r7, #20]
 80094f0:	68bb      	ldr	r3, [r7, #8]
 80094f2:	4413      	add	r3, r2
 80094f4:	617b      	str	r3, [r7, #20]
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	895b      	ldrh	r3, [r3, #10]
 80094fa:	461a      	mov	r2, r3
 80094fc:	697b      	ldr	r3, [r7, #20]
 80094fe:	4293      	cmp	r3, r2
 8009500:	d20b      	bcs.n	800951a <dir_clear+0x76>
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	7858      	ldrb	r0, [r3, #1]
 8009506:	693a      	ldr	r2, [r7, #16]
 8009508:	697b      	ldr	r3, [r7, #20]
 800950a:	441a      	add	r2, r3
 800950c:	68bb      	ldr	r3, [r7, #8]
 800950e:	68f9      	ldr	r1, [r7, #12]
 8009510:	f7ff fa26 	bl	8008960 <disk_write>
 8009514:	4603      	mov	r3, r0
 8009516:	2b00      	cmp	r3, #0
 8009518:	d0e9      	beq.n	80094ee <dir_clear+0x4a>
	}
	return (n == fs->csize) ? FR_OK : FR_DISK_ERR;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	895b      	ldrh	r3, [r3, #10]
 800951e:	461a      	mov	r2, r3
 8009520:	697b      	ldr	r3, [r7, #20]
 8009522:	4293      	cmp	r3, r2
 8009524:	bf14      	ite	ne
 8009526:	2301      	movne	r3, #1
 8009528:	2300      	moveq	r3, #0
 800952a:	b2db      	uxtb	r3, r3
}
 800952c:	4618      	mov	r0, r3
 800952e:	3718      	adds	r7, #24
 8009530:	46bd      	mov	sp, r7
 8009532:	bd80      	pop	{r7, pc}

08009534 <dir_sdi>:

static FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b086      	sub	sp, #24
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
 800953c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((FF_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8009544:	683b      	ldr	r3, [r7, #0]
 8009546:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800954a:	d204      	bcs.n	8009556 <dir_sdi+0x22>
 800954c:	683b      	ldr	r3, [r7, #0]
 800954e:	f003 031f 	and.w	r3, r3, #31
 8009552:	2b00      	cmp	r3, #0
 8009554:	d001      	beq.n	800955a <dir_sdi+0x26>
		return FR_INT_ERR;
 8009556:	2302      	movs	r3, #2
 8009558:	e063      	b.n	8009622 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	683a      	ldr	r2, [r7, #0]
 800955e:	611a      	str	r2, [r3, #16]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	689b      	ldr	r3, [r3, #8]
 8009564:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8009566:	697b      	ldr	r3, [r7, #20]
 8009568:	2b00      	cmp	r3, #0
 800956a:	d106      	bne.n	800957a <dir_sdi+0x46>
 800956c:	693b      	ldr	r3, [r7, #16]
 800956e:	781b      	ldrb	r3, [r3, #0]
 8009570:	2b02      	cmp	r3, #2
 8009572:	d902      	bls.n	800957a <dir_sdi+0x46>
		clst = (DWORD)fs->dirbase;
 8009574:	693b      	ldr	r3, [r7, #16]
 8009576:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009578:	617b      	str	r3, [r7, #20]
		if (FF_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory on the FAT volume) */
 800957a:	697b      	ldr	r3, [r7, #20]
 800957c:	2b00      	cmp	r3, #0
 800957e:	d10c      	bne.n	800959a <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir) return FR_INT_ERR;	/* Is index out of range? */
 8009580:	683b      	ldr	r3, [r7, #0]
 8009582:	095b      	lsrs	r3, r3, #5
 8009584:	693a      	ldr	r2, [r7, #16]
 8009586:	8912      	ldrh	r2, [r2, #8]
 8009588:	4293      	cmp	r3, r2
 800958a:	d301      	bcc.n	8009590 <dir_sdi+0x5c>
 800958c:	2302      	movs	r3, #2
 800958e:	e048      	b.n	8009622 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8009590:	693b      	ldr	r3, [r7, #16]
 8009592:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	619a      	str	r2, [r3, #24]
 8009598:	e029      	b.n	80095ee <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory on the FAT32/exFAT volume) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800959a:	693b      	ldr	r3, [r7, #16]
 800959c:	895b      	ldrh	r3, [r3, #10]
 800959e:	025b      	lsls	r3, r3, #9
 80095a0:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80095a2:	e019      	b.n	80095d8 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	6979      	ldr	r1, [r7, #20]
 80095a8:	4618      	mov	r0, r3
 80095aa:	f7ff fcb0 	bl	8008f0e <get_fat>
 80095ae:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80095b0:	697b      	ldr	r3, [r7, #20]
 80095b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095b6:	d101      	bne.n	80095bc <dir_sdi+0x88>
 80095b8:	2301      	movs	r3, #1
 80095ba:	e032      	b.n	8009622 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80095bc:	697b      	ldr	r3, [r7, #20]
 80095be:	2b01      	cmp	r3, #1
 80095c0:	d904      	bls.n	80095cc <dir_sdi+0x98>
 80095c2:	693b      	ldr	r3, [r7, #16]
 80095c4:	69db      	ldr	r3, [r3, #28]
 80095c6:	697a      	ldr	r2, [r7, #20]
 80095c8:	429a      	cmp	r2, r3
 80095ca:	d301      	bcc.n	80095d0 <dir_sdi+0x9c>
 80095cc:	2302      	movs	r3, #2
 80095ce:	e028      	b.n	8009622 <dir_sdi+0xee>
			ofs -= csz;
 80095d0:	683a      	ldr	r2, [r7, #0]
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	1ad3      	subs	r3, r2, r3
 80095d6:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80095d8:	683a      	ldr	r2, [r7, #0]
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	429a      	cmp	r2, r3
 80095de:	d2e1      	bcs.n	80095a4 <dir_sdi+0x70>
		}
		dp->sect = clst2sect(fs, clst);
 80095e0:	6979      	ldr	r1, [r7, #20]
 80095e2:	6938      	ldr	r0, [r7, #16]
 80095e4:	f7ff fc74 	bl	8008ed0 <clst2sect>
 80095e8:	4602      	mov	r2, r0
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	619a      	str	r2, [r3, #24]
	}
	dp->clust = clst;					/* Current cluster# */
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	697a      	ldr	r2, [r7, #20]
 80095f2:	615a      	str	r2, [r3, #20]
	if (dp->sect == 0) return FR_INT_ERR;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	699b      	ldr	r3, [r3, #24]
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d101      	bne.n	8009600 <dir_sdi+0xcc>
 80095fc:	2302      	movs	r3, #2
 80095fe:	e010      	b.n	8009622 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	699a      	ldr	r2, [r3, #24]
 8009604:	683b      	ldr	r3, [r7, #0]
 8009606:	0a5b      	lsrs	r3, r3, #9
 8009608:	441a      	add	r2, r3
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	619a      	str	r2, [r3, #24]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800960e:	693b      	ldr	r3, [r7, #16]
 8009610:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009614:	683b      	ldr	r3, [r7, #0]
 8009616:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800961a:	441a      	add	r2, r3
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	61da      	str	r2, [r3, #28]

	return FR_OK;
 8009620:	2300      	movs	r3, #0
}
 8009622:	4618      	mov	r0, r3
 8009624:	3718      	adds	r7, #24
 8009626:	46bd      	mov	sp, r7
 8009628:	bd80      	pop	{r7, pc}

0800962a <dir_next>:

static FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,				/* Pointer to the directory object */
	int stretch				/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800962a:	b580      	push	{r7, lr}
 800962c:	b086      	sub	sp, #24
 800962e:	af00      	add	r7, sp, #0
 8009630:	6078      	str	r0, [r7, #4]
 8009632:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	613b      	str	r3, [r7, #16]


	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	691b      	ldr	r3, [r3, #16]
 800963e:	3320      	adds	r3, #32
 8009640:	60fb      	str	r3, [r7, #12]
	if (ofs >= (DWORD)((FF_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) dp->sect = 0;	/* Disable it if the offset reached the max value */
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009648:	d302      	bcc.n	8009650 <dir_next+0x26>
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	2200      	movs	r2, #0
 800964e:	619a      	str	r2, [r3, #24]
	if (dp->sect == 0) return FR_NO_FILE;	/* Report EOT if it has been disabled */
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	699b      	ldr	r3, [r3, #24]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d101      	bne.n	800965c <dir_next+0x32>
 8009658:	2304      	movs	r3, #4
 800965a:	e078      	b.n	800974e <dir_next+0x124>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009662:	2b00      	cmp	r3, #0
 8009664:	d166      	bne.n	8009734 <dir_next+0x10a>
		dp->sect++;				/* Next sector */
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	699b      	ldr	r3, [r3, #24]
 800966a:	1c5a      	adds	r2, r3, #1
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	619a      	str	r2, [r3, #24]

		if (dp->clust == 0) {	/* Static table */
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	695b      	ldr	r3, [r3, #20]
 8009674:	2b00      	cmp	r3, #0
 8009676:	d10a      	bne.n	800968e <dir_next+0x64>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	095b      	lsrs	r3, r3, #5
 800967c:	693a      	ldr	r2, [r7, #16]
 800967e:	8912      	ldrh	r2, [r2, #8]
 8009680:	4293      	cmp	r3, r2
 8009682:	d357      	bcc.n	8009734 <dir_next+0x10a>
				dp->sect = 0; return FR_NO_FILE;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	2200      	movs	r2, #0
 8009688:	619a      	str	r2, [r3, #24]
 800968a:	2304      	movs	r3, #4
 800968c:	e05f      	b.n	800974e <dir_next+0x124>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {	/* Cluster changed? */
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	0a5b      	lsrs	r3, r3, #9
 8009692:	693a      	ldr	r2, [r7, #16]
 8009694:	8952      	ldrh	r2, [r2, #10]
 8009696:	3a01      	subs	r2, #1
 8009698:	4013      	ands	r3, r2
 800969a:	2b00      	cmp	r3, #0
 800969c:	d14a      	bne.n	8009734 <dir_next+0x10a>
				clst = get_fat(&dp->obj, dp->clust);		/* Get next cluster */
 800969e:	687a      	ldr	r2, [r7, #4]
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	695b      	ldr	r3, [r3, #20]
 80096a4:	4619      	mov	r1, r3
 80096a6:	4610      	mov	r0, r2
 80096a8:	f7ff fc31 	bl	8008f0e <get_fat>
 80096ac:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;			/* Internal error */
 80096ae:	697b      	ldr	r3, [r7, #20]
 80096b0:	2b01      	cmp	r3, #1
 80096b2:	d801      	bhi.n	80096b8 <dir_next+0x8e>
 80096b4:	2302      	movs	r3, #2
 80096b6:	e04a      	b.n	800974e <dir_next+0x124>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80096b8:	697b      	ldr	r3, [r7, #20]
 80096ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096be:	d101      	bne.n	80096c4 <dir_next+0x9a>
 80096c0:	2301      	movs	r3, #1
 80096c2:	e044      	b.n	800974e <dir_next+0x124>
				if (clst >= fs->n_fatent) {					/* It reached end of dynamic table */
 80096c4:	693b      	ldr	r3, [r7, #16]
 80096c6:	69db      	ldr	r3, [r3, #28]
 80096c8:	697a      	ldr	r2, [r7, #20]
 80096ca:	429a      	cmp	r2, r3
 80096cc:	d328      	bcc.n	8009720 <dir_next+0xf6>
#if !FF_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80096ce:	683b      	ldr	r3, [r7, #0]
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d104      	bne.n	80096de <dir_next+0xb4>
						dp->sect = 0; return FR_NO_FILE;
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	2200      	movs	r2, #0
 80096d8:	619a      	str	r2, [r3, #24]
 80096da:	2304      	movs	r3, #4
 80096dc:	e037      	b.n	800974e <dir_next+0x124>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80096de:	687a      	ldr	r2, [r7, #4]
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	695b      	ldr	r3, [r3, #20]
 80096e4:	4619      	mov	r1, r3
 80096e6:	4610      	mov	r0, r2
 80096e8:	f7ff fe07 	bl	80092fa <create_chain>
 80096ec:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80096ee:	697b      	ldr	r3, [r7, #20]
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d101      	bne.n	80096f8 <dir_next+0xce>
 80096f4:	2307      	movs	r3, #7
 80096f6:	e02a      	b.n	800974e <dir_next+0x124>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80096f8:	697b      	ldr	r3, [r7, #20]
 80096fa:	2b01      	cmp	r3, #1
 80096fc:	d101      	bne.n	8009702 <dir_next+0xd8>
 80096fe:	2302      	movs	r3, #2
 8009700:	e025      	b.n	800974e <dir_next+0x124>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009702:	697b      	ldr	r3, [r7, #20]
 8009704:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009708:	d101      	bne.n	800970e <dir_next+0xe4>
 800970a:	2301      	movs	r3, #1
 800970c:	e01f      	b.n	800974e <dir_next+0x124>
					if (dir_clear(fs, clst) != FR_OK) return FR_DISK_ERR;	/* Clean up the stretched table */
 800970e:	6979      	ldr	r1, [r7, #20]
 8009710:	6938      	ldr	r0, [r7, #16]
 8009712:	f7ff fec7 	bl	80094a4 <dir_clear>
 8009716:	4603      	mov	r3, r0
 8009718:	2b00      	cmp	r3, #0
 800971a:	d001      	beq.n	8009720 <dir_next+0xf6>
 800971c:	2301      	movs	r3, #1
 800971e:	e016      	b.n	800974e <dir_next+0x124>
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	697a      	ldr	r2, [r7, #20]
 8009724:	615a      	str	r2, [r3, #20]
				dp->sect = clst2sect(fs, clst);
 8009726:	6979      	ldr	r1, [r7, #20]
 8009728:	6938      	ldr	r0, [r7, #16]
 800972a:	f7ff fbd1 	bl	8008ed0 <clst2sect>
 800972e:	4602      	mov	r2, r0
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	619a      	str	r2, [r3, #24]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	68fa      	ldr	r2, [r7, #12]
 8009738:	611a      	str	r2, [r3, #16]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800973a:	693b      	ldr	r3, [r7, #16]
 800973c:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009746:	441a      	add	r2, r3
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	61da      	str	r2, [r3, #28]

	return FR_OK;
 800974c:	2300      	movs	r3, #0
}
 800974e:	4618      	mov	r0, r3
 8009750:	3718      	adds	r7, #24
 8009752:	46bd      	mov	sp, r7
 8009754:	bd80      	pop	{r7, pc}

08009756 <dir_alloc>:

static FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,				/* Pointer to the directory object */
	UINT n_ent				/* Number of contiguous entries to allocate */
)
{
 8009756:	b580      	push	{r7, lr}
 8009758:	b086      	sub	sp, #24
 800975a:	af00      	add	r7, sp, #0
 800975c:	6078      	str	r0, [r7, #4]
 800975e:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8009766:	2100      	movs	r1, #0
 8009768:	6878      	ldr	r0, [r7, #4]
 800976a:	f7ff fee3 	bl	8009534 <dir_sdi>
 800976e:	4603      	mov	r3, r0
 8009770:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009772:	7dfb      	ldrb	r3, [r7, #23]
 8009774:	2b00      	cmp	r3, #0
 8009776:	d12b      	bne.n	80097d0 <dir_alloc+0x7a>
		n = 0;
 8009778:	2300      	movs	r3, #0
 800977a:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	699b      	ldr	r3, [r3, #24]
 8009780:	4619      	mov	r1, r3
 8009782:	68f8      	ldr	r0, [r7, #12]
 8009784:	f7ff fb06 	bl	8008d94 <move_window>
 8009788:	4603      	mov	r3, r0
 800978a:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800978c:	7dfb      	ldrb	r3, [r7, #23]
 800978e:	2b00      	cmp	r3, #0
 8009790:	d11d      	bne.n	80097ce <dir_alloc+0x78>
#if FF_FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {	/* Is the entry free? */
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {	/* Is the entry free? */
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	69db      	ldr	r3, [r3, #28]
 8009796:	781b      	ldrb	r3, [r3, #0]
 8009798:	2be5      	cmp	r3, #229	@ 0xe5
 800979a:	d004      	beq.n	80097a6 <dir_alloc+0x50>
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	69db      	ldr	r3, [r3, #28]
 80097a0:	781b      	ldrb	r3, [r3, #0]
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d107      	bne.n	80097b6 <dir_alloc+0x60>
#endif
				if (++n == n_ent) break;	/* Is a block of contiguous free entries found? */
 80097a6:	693b      	ldr	r3, [r7, #16]
 80097a8:	3301      	adds	r3, #1
 80097aa:	613b      	str	r3, [r7, #16]
 80097ac:	693a      	ldr	r2, [r7, #16]
 80097ae:	683b      	ldr	r3, [r7, #0]
 80097b0:	429a      	cmp	r2, r3
 80097b2:	d102      	bne.n	80097ba <dir_alloc+0x64>
 80097b4:	e00c      	b.n	80097d0 <dir_alloc+0x7a>
			} else {
				n = 0;				/* Not a free entry, restart to search */
 80097b6:	2300      	movs	r3, #0
 80097b8:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);	/* Next entry with table stretch enabled */
 80097ba:	2101      	movs	r1, #1
 80097bc:	6878      	ldr	r0, [r7, #4]
 80097be:	f7ff ff34 	bl	800962a <dir_next>
 80097c2:	4603      	mov	r3, r0
 80097c4:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);
 80097c6:	7dfb      	ldrb	r3, [r7, #23]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d0d7      	beq.n	800977c <dir_alloc+0x26>
 80097cc:	e000      	b.n	80097d0 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80097ce:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80097d0:	7dfb      	ldrb	r3, [r7, #23]
 80097d2:	2b04      	cmp	r3, #4
 80097d4:	d101      	bne.n	80097da <dir_alloc+0x84>
 80097d6:	2307      	movs	r3, #7
 80097d8:	75fb      	strb	r3, [r7, #23]
	return res;
 80097da:	7dfb      	ldrb	r3, [r7, #23]
}
 80097dc:	4618      	mov	r0, r3
 80097de:	3718      	adds	r7, #24
 80097e0:	46bd      	mov	sp, r7
 80097e2:	bd80      	pop	{r7, pc}

080097e4 <ld_clust>:

static DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,			/* Pointer to the fs object */
	const BYTE* dir		/* Pointer to the key entry */
)
{
 80097e4:	b580      	push	{r7, lr}
 80097e6:	b084      	sub	sp, #16
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	6078      	str	r0, [r7, #4]
 80097ec:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_16(dir + DIR_FstClusLO);
 80097ee:	683b      	ldr	r3, [r7, #0]
 80097f0:	331a      	adds	r3, #26
 80097f2:	4618      	mov	r0, r3
 80097f4:	f7ff f948 	bl	8008a88 <ld_16>
 80097f8:	4603      	mov	r3, r0
 80097fa:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	781b      	ldrb	r3, [r3, #0]
 8009800:	2b03      	cmp	r3, #3
 8009802:	d109      	bne.n	8009818 <ld_clust+0x34>
		cl |= (DWORD)ld_16(dir + DIR_FstClusHI) << 16;
 8009804:	683b      	ldr	r3, [r7, #0]
 8009806:	3314      	adds	r3, #20
 8009808:	4618      	mov	r0, r3
 800980a:	f7ff f93d 	bl	8008a88 <ld_16>
 800980e:	4603      	mov	r3, r0
 8009810:	041b      	lsls	r3, r3, #16
 8009812:	68fa      	ldr	r2, [r7, #12]
 8009814:	4313      	orrs	r3, r2
 8009816:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8009818:	68fb      	ldr	r3, [r7, #12]
}
 800981a:	4618      	mov	r0, r3
 800981c:	3710      	adds	r7, #16
 800981e:	46bd      	mov	sp, r7
 8009820:	bd80      	pop	{r7, pc}

08009822 <st_clust>:
static void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8009822:	b580      	push	{r7, lr}
 8009824:	b084      	sub	sp, #16
 8009826:	af00      	add	r7, sp, #0
 8009828:	60f8      	str	r0, [r7, #12]
 800982a:	60b9      	str	r1, [r7, #8]
 800982c:	607a      	str	r2, [r7, #4]
	st_16(dir + DIR_FstClusLO, (WORD)cl);
 800982e:	68bb      	ldr	r3, [r7, #8]
 8009830:	331a      	adds	r3, #26
 8009832:	687a      	ldr	r2, [r7, #4]
 8009834:	b292      	uxth	r2, r2
 8009836:	4611      	mov	r1, r2
 8009838:	4618      	mov	r0, r3
 800983a:	f7ff f961 	bl	8008b00 <st_16>
	if (fs->fs_type == FS_FAT32) {
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	781b      	ldrb	r3, [r3, #0]
 8009842:	2b03      	cmp	r3, #3
 8009844:	d109      	bne.n	800985a <st_clust+0x38>
		st_16(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8009846:	68bb      	ldr	r3, [r7, #8]
 8009848:	f103 0214 	add.w	r2, r3, #20
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	0c1b      	lsrs	r3, r3, #16
 8009850:	b29b      	uxth	r3, r3
 8009852:	4619      	mov	r1, r3
 8009854:	4610      	mov	r0, r2
 8009856:	f7ff f953 	bl	8008b00 <st_16>
	}
}
 800985a:	bf00      	nop
 800985c:	3710      	adds	r7, #16
 800985e:	46bd      	mov	sp, r7
 8009860:	bd80      	pop	{r7, pc}
	...

08009864 <cmp_lfn>:

static int cmp_lfn (		/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN to be compared */
	BYTE* dir				/* Pointer to the LFN entry */
)
{
 8009864:	b590      	push	{r4, r7, lr}
 8009866:	b087      	sub	sp, #28
 8009868:	af00      	add	r7, sp, #0
 800986a:	6078      	str	r0, [r7, #4]
 800986c:	6039      	str	r1, [r7, #0]
	UINT ni, di;
	WCHAR pchr, chr;


	if (ld_16(dir + LDIR_FstClusLO) != 0) return 0;	/* Check if LDIR_FstClusLO is 0 */
 800986e:	683b      	ldr	r3, [r7, #0]
 8009870:	331a      	adds	r3, #26
 8009872:	4618      	mov	r0, r3
 8009874:	f7ff f908 	bl	8008a88 <ld_16>
 8009878:	4603      	mov	r3, r0
 800987a:	2b00      	cmp	r3, #0
 800987c:	d001      	beq.n	8009882 <cmp_lfn+0x1e>
 800987e:	2300      	movs	r3, #0
 8009880:	e059      	b.n	8009936 <cmp_lfn+0xd2>

	ni = (UINT)((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the name to be compared */
 8009882:	683b      	ldr	r3, [r7, #0]
 8009884:	781b      	ldrb	r3, [r3, #0]
 8009886:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800988a:	3b01      	subs	r3, #1
 800988c:	461a      	mov	r2, r3
 800988e:	4613      	mov	r3, r2
 8009890:	005b      	lsls	r3, r3, #1
 8009892:	4413      	add	r3, r2
 8009894:	009b      	lsls	r3, r3, #2
 8009896:	4413      	add	r3, r2
 8009898:	617b      	str	r3, [r7, #20]

	for (pchr = 1, di = 0; di < 13; di++) {	/* Process all characters in the entry */
 800989a:	2301      	movs	r3, #1
 800989c:	81fb      	strh	r3, [r7, #14]
 800989e:	2300      	movs	r3, #0
 80098a0:	613b      	str	r3, [r7, #16]
 80098a2:	e032      	b.n	800990a <cmp_lfn+0xa6>
		chr = ld_16(dir + LfnOfs[di]);		/* Pick a character from the entry */
 80098a4:	4a26      	ldr	r2, [pc, #152]	@ (8009940 <cmp_lfn+0xdc>)
 80098a6:	693b      	ldr	r3, [r7, #16]
 80098a8:	4413      	add	r3, r2
 80098aa:	781b      	ldrb	r3, [r3, #0]
 80098ac:	461a      	mov	r2, r3
 80098ae:	683b      	ldr	r3, [r7, #0]
 80098b0:	4413      	add	r3, r2
 80098b2:	4618      	mov	r0, r3
 80098b4:	f7ff f8e8 	bl	8008a88 <ld_16>
 80098b8:	4603      	mov	r3, r0
 80098ba:	81bb      	strh	r3, [r7, #12]
		if (pchr != 0) {
 80098bc:	89fb      	ldrh	r3, [r7, #14]
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d019      	beq.n	80098f6 <cmp_lfn+0x92>
			if (ni >= FF_MAX_LFN + 1 || ff_wtoupper(chr) != ff_wtoupper(lfnbuf[ni++])) {	/* Compare it with name */
 80098c2:	697b      	ldr	r3, [r7, #20]
 80098c4:	2bff      	cmp	r3, #255	@ 0xff
 80098c6:	d811      	bhi.n	80098ec <cmp_lfn+0x88>
 80098c8:	89bb      	ldrh	r3, [r7, #12]
 80098ca:	4618      	mov	r0, r3
 80098cc:	f003 f9d6 	bl	800cc7c <ff_wtoupper>
 80098d0:	4604      	mov	r4, r0
 80098d2:	697b      	ldr	r3, [r7, #20]
 80098d4:	1c5a      	adds	r2, r3, #1
 80098d6:	617a      	str	r2, [r7, #20]
 80098d8:	005b      	lsls	r3, r3, #1
 80098da:	687a      	ldr	r2, [r7, #4]
 80098dc:	4413      	add	r3, r2
 80098de:	881b      	ldrh	r3, [r3, #0]
 80098e0:	4618      	mov	r0, r3
 80098e2:	f003 f9cb 	bl	800cc7c <ff_wtoupper>
 80098e6:	4603      	mov	r3, r0
 80098e8:	429c      	cmp	r4, r3
 80098ea:	d001      	beq.n	80098f0 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 80098ec:	2300      	movs	r3, #0
 80098ee:	e022      	b.n	8009936 <cmp_lfn+0xd2>
			}
			pchr = chr;
 80098f0:	89bb      	ldrh	r3, [r7, #12]
 80098f2:	81fb      	strh	r3, [r7, #14]
 80098f4:	e006      	b.n	8009904 <cmp_lfn+0xa0>
		} else {
			if (chr != 0xFFFF) return 0;	/* Check filler */
 80098f6:	89bb      	ldrh	r3, [r7, #12]
 80098f8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80098fc:	4293      	cmp	r3, r2
 80098fe:	d001      	beq.n	8009904 <cmp_lfn+0xa0>
 8009900:	2300      	movs	r3, #0
 8009902:	e018      	b.n	8009936 <cmp_lfn+0xd2>
	for (pchr = 1, di = 0; di < 13; di++) {	/* Process all characters in the entry */
 8009904:	693b      	ldr	r3, [r7, #16]
 8009906:	3301      	adds	r3, #1
 8009908:	613b      	str	r3, [r7, #16]
 800990a:	693b      	ldr	r3, [r7, #16]
 800990c:	2b0c      	cmp	r3, #12
 800990e:	d9c9      	bls.n	80098a4 <cmp_lfn+0x40>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && pchr && lfnbuf[ni]) return 0;	/* Last name segment matched but different length */
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	781b      	ldrb	r3, [r3, #0]
 8009914:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009918:	2b00      	cmp	r3, #0
 800991a:	d00b      	beq.n	8009934 <cmp_lfn+0xd0>
 800991c:	89fb      	ldrh	r3, [r7, #14]
 800991e:	2b00      	cmp	r3, #0
 8009920:	d008      	beq.n	8009934 <cmp_lfn+0xd0>
 8009922:	697b      	ldr	r3, [r7, #20]
 8009924:	005b      	lsls	r3, r3, #1
 8009926:	687a      	ldr	r2, [r7, #4]
 8009928:	4413      	add	r3, r2
 800992a:	881b      	ldrh	r3, [r3, #0]
 800992c:	2b00      	cmp	r3, #0
 800992e:	d001      	beq.n	8009934 <cmp_lfn+0xd0>
 8009930:	2300      	movs	r3, #0
 8009932:	e000      	b.n	8009936 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8009934:	2301      	movs	r3, #1
}
 8009936:	4618      	mov	r0, r3
 8009938:	371c      	adds	r7, #28
 800993a:	46bd      	mov	sp, r7
 800993c:	bd90      	pop	{r4, r7, pc}
 800993e:	bf00      	nop
 8009940:	0802128c 	.word	0x0802128c

08009944 <pick_lfn>:

static int pick_lfn (	/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the name buffer to be stored */
	const BYTE* dir		/* Pointer to the LFN entry */
)
{
 8009944:	b580      	push	{r7, lr}
 8009946:	b086      	sub	sp, #24
 8009948:	af00      	add	r7, sp, #0
 800994a:	6078      	str	r0, [r7, #4]
 800994c:	6039      	str	r1, [r7, #0]
	UINT ni, di;
	WCHAR pchr, chr;


	if (ld_16(dir + LDIR_FstClusLO) != 0) return 0;	/* Check if LDIR_FstClusLO is 0 */
 800994e:	683b      	ldr	r3, [r7, #0]
 8009950:	331a      	adds	r3, #26
 8009952:	4618      	mov	r0, r3
 8009954:	f7ff f898 	bl	8008a88 <ld_16>
 8009958:	4603      	mov	r3, r0
 800995a:	2b00      	cmp	r3, #0
 800995c:	d001      	beq.n	8009962 <pick_lfn+0x1e>
 800995e:	2300      	movs	r3, #0
 8009960:	e051      	b.n	8009a06 <pick_lfn+0xc2>

	ni = (UINT)((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the name buffer */
 8009962:	683b      	ldr	r3, [r7, #0]
 8009964:	781b      	ldrb	r3, [r3, #0]
 8009966:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800996a:	3b01      	subs	r3, #1
 800996c:	461a      	mov	r2, r3
 800996e:	4613      	mov	r3, r2
 8009970:	005b      	lsls	r3, r3, #1
 8009972:	4413      	add	r3, r2
 8009974:	009b      	lsls	r3, r3, #2
 8009976:	4413      	add	r3, r2
 8009978:	617b      	str	r3, [r7, #20]

	for (pchr = 1, di = 0; di < 13; di++) {		/* Process all characters in the entry */
 800997a:	2301      	movs	r3, #1
 800997c:	81fb      	strh	r3, [r7, #14]
 800997e:	2300      	movs	r3, #0
 8009980:	613b      	str	r3, [r7, #16]
 8009982:	e028      	b.n	80099d6 <pick_lfn+0x92>
		chr = ld_16(dir + LfnOfs[di]);			/* Pick a character from the entry */
 8009984:	4a22      	ldr	r2, [pc, #136]	@ (8009a10 <pick_lfn+0xcc>)
 8009986:	693b      	ldr	r3, [r7, #16]
 8009988:	4413      	add	r3, r2
 800998a:	781b      	ldrb	r3, [r3, #0]
 800998c:	461a      	mov	r2, r3
 800998e:	683b      	ldr	r3, [r7, #0]
 8009990:	4413      	add	r3, r2
 8009992:	4618      	mov	r0, r3
 8009994:	f7ff f878 	bl	8008a88 <ld_16>
 8009998:	4603      	mov	r3, r0
 800999a:	81bb      	strh	r3, [r7, #12]
		if (pchr != 0) {
 800999c:	89fb      	ldrh	r3, [r7, #14]
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d00f      	beq.n	80099c2 <pick_lfn+0x7e>
			if (ni >= FF_MAX_LFN + 1) return 0;	/* Buffer overflow? */
 80099a2:	697b      	ldr	r3, [r7, #20]
 80099a4:	2bff      	cmp	r3, #255	@ 0xff
 80099a6:	d901      	bls.n	80099ac <pick_lfn+0x68>
 80099a8:	2300      	movs	r3, #0
 80099aa:	e02c      	b.n	8009a06 <pick_lfn+0xc2>
			lfnbuf[ni++] = pchr = chr;			/* Store it */
 80099ac:	89bb      	ldrh	r3, [r7, #12]
 80099ae:	81fb      	strh	r3, [r7, #14]
 80099b0:	697b      	ldr	r3, [r7, #20]
 80099b2:	1c5a      	adds	r2, r3, #1
 80099b4:	617a      	str	r2, [r7, #20]
 80099b6:	005b      	lsls	r3, r3, #1
 80099b8:	687a      	ldr	r2, [r7, #4]
 80099ba:	4413      	add	r3, r2
 80099bc:	89fa      	ldrh	r2, [r7, #14]
 80099be:	801a      	strh	r2, [r3, #0]
 80099c0:	e006      	b.n	80099d0 <pick_lfn+0x8c>
		} else {
			if (chr != 0xFFFF) return 0;		/* Check filler */
 80099c2:	89bb      	ldrh	r3, [r7, #12]
 80099c4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80099c8:	4293      	cmp	r3, r2
 80099ca:	d001      	beq.n	80099d0 <pick_lfn+0x8c>
 80099cc:	2300      	movs	r3, #0
 80099ce:	e01a      	b.n	8009a06 <pick_lfn+0xc2>
	for (pchr = 1, di = 0; di < 13; di++) {		/* Process all characters in the entry */
 80099d0:	693b      	ldr	r3, [r7, #16]
 80099d2:	3301      	adds	r3, #1
 80099d4:	613b      	str	r3, [r7, #16]
 80099d6:	693b      	ldr	r3, [r7, #16]
 80099d8:	2b0c      	cmp	r3, #12
 80099da:	d9d3      	bls.n	8009984 <pick_lfn+0x40>
		}
	}

	if (dir[LDIR_Ord] & LLEF && pchr != 0) {	/* Put terminator if it is the last LFN part and not terminated */
 80099dc:	683b      	ldr	r3, [r7, #0]
 80099de:	781b      	ldrb	r3, [r3, #0]
 80099e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d00d      	beq.n	8009a04 <pick_lfn+0xc0>
 80099e8:	89fb      	ldrh	r3, [r7, #14]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d00a      	beq.n	8009a04 <pick_lfn+0xc0>
		if (ni >= FF_MAX_LFN + 1) return 0;		/* Buffer overflow? */
 80099ee:	697b      	ldr	r3, [r7, #20]
 80099f0:	2bff      	cmp	r3, #255	@ 0xff
 80099f2:	d901      	bls.n	80099f8 <pick_lfn+0xb4>
 80099f4:	2300      	movs	r3, #0
 80099f6:	e006      	b.n	8009a06 <pick_lfn+0xc2>
		lfnbuf[ni] = 0;
 80099f8:	697b      	ldr	r3, [r7, #20]
 80099fa:	005b      	lsls	r3, r3, #1
 80099fc:	687a      	ldr	r2, [r7, #4]
 80099fe:	4413      	add	r3, r2
 8009a00:	2200      	movs	r2, #0
 8009a02:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 8009a04:	2301      	movs	r3, #1
}
 8009a06:	4618      	mov	r0, r3
 8009a08:	3718      	adds	r7, #24
 8009a0a:	46bd      	mov	sp, r7
 8009a0c:	bd80      	pop	{r7, pc}
 8009a0e:	bf00      	nop
 8009a10:	0802128c 	.word	0x0802128c

08009a14 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b088      	sub	sp, #32
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	60f8      	str	r0, [r7, #12]
 8009a1c:	60b9      	str	r1, [r7, #8]
 8009a1e:	4611      	mov	r1, r2
 8009a20:	461a      	mov	r2, r3
 8009a22:	460b      	mov	r3, r1
 8009a24:	71fb      	strb	r3, [r7, #7]
 8009a26:	4613      	mov	r3, r2
 8009a28:	71bb      	strb	r3, [r7, #6]
	UINT ni, di;
	WCHAR chr;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8009a2a:	68bb      	ldr	r3, [r7, #8]
 8009a2c:	330d      	adds	r3, #13
 8009a2e:	79ba      	ldrb	r2, [r7, #6]
 8009a30:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute */
 8009a32:	68bb      	ldr	r3, [r7, #8]
 8009a34:	330b      	adds	r3, #11
 8009a36:	220f      	movs	r2, #15
 8009a38:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8009a3a:	68bb      	ldr	r3, [r7, #8]
 8009a3c:	330c      	adds	r3, #12
 8009a3e:	2200      	movs	r2, #0
 8009a40:	701a      	strb	r2, [r3, #0]
	st_16(dir + LDIR_FstClusLO, 0);
 8009a42:	68bb      	ldr	r3, [r7, #8]
 8009a44:	331a      	adds	r3, #26
 8009a46:	2100      	movs	r1, #0
 8009a48:	4618      	mov	r0, r3
 8009a4a:	f7ff f859 	bl	8008b00 <st_16>

	ni = (UINT)(ord - 1) * 13;		/* Offset in the name */
 8009a4e:	79fb      	ldrb	r3, [r7, #7]
 8009a50:	3b01      	subs	r3, #1
 8009a52:	461a      	mov	r2, r3
 8009a54:	4613      	mov	r3, r2
 8009a56:	005b      	lsls	r3, r3, #1
 8009a58:	4413      	add	r3, r2
 8009a5a:	009b      	lsls	r3, r3, #2
 8009a5c:	4413      	add	r3, r2
 8009a5e:	61fb      	str	r3, [r7, #28]
	di = chr = 0;
 8009a60:	2300      	movs	r3, #0
 8009a62:	82fb      	strh	r3, [r7, #22]
 8009a64:	2300      	movs	r3, #0
 8009a66:	61bb      	str	r3, [r7, #24]
	do {	/* Fill the directory entry */
		if (chr != 0xFFFF) chr = lfn[ni++];	/* Get an effective character */
 8009a68:	8afb      	ldrh	r3, [r7, #22]
 8009a6a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009a6e:	4293      	cmp	r3, r2
 8009a70:	d007      	beq.n	8009a82 <put_lfn+0x6e>
 8009a72:	69fb      	ldr	r3, [r7, #28]
 8009a74:	1c5a      	adds	r2, r3, #1
 8009a76:	61fa      	str	r2, [r7, #28]
 8009a78:	005b      	lsls	r3, r3, #1
 8009a7a:	68fa      	ldr	r2, [r7, #12]
 8009a7c:	4413      	add	r3, r2
 8009a7e:	881b      	ldrh	r3, [r3, #0]
 8009a80:	82fb      	strh	r3, [r7, #22]
		st_16(dir + LfnOfs[di], chr);	/* Set it */
 8009a82:	4a17      	ldr	r2, [pc, #92]	@ (8009ae0 <put_lfn+0xcc>)
 8009a84:	69bb      	ldr	r3, [r7, #24]
 8009a86:	4413      	add	r3, r2
 8009a88:	781b      	ldrb	r3, [r3, #0]
 8009a8a:	461a      	mov	r2, r3
 8009a8c:	68bb      	ldr	r3, [r7, #8]
 8009a8e:	4413      	add	r3, r2
 8009a90:	8afa      	ldrh	r2, [r7, #22]
 8009a92:	4611      	mov	r1, r2
 8009a94:	4618      	mov	r0, r3
 8009a96:	f7ff f833 	bl	8008b00 <st_16>
		if (chr == 0) chr = 0xFFFF;		/* Padding characters after the terminator */
 8009a9a:	8afb      	ldrh	r3, [r7, #22]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d102      	bne.n	8009aa6 <put_lfn+0x92>
 8009aa0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009aa4:	82fb      	strh	r3, [r7, #22]
	} while (++di < 13);
 8009aa6:	69bb      	ldr	r3, [r7, #24]
 8009aa8:	3301      	adds	r3, #1
 8009aaa:	61bb      	str	r3, [r7, #24]
 8009aac:	69bb      	ldr	r3, [r7, #24]
 8009aae:	2b0c      	cmp	r3, #12
 8009ab0:	d9da      	bls.n	8009a68 <put_lfn+0x54>
	if (chr == 0xFFFF || !lfn[ni]) ord |= LLEF;	/* Last LFN part is the start of an enrty set */
 8009ab2:	8afb      	ldrh	r3, [r7, #22]
 8009ab4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009ab8:	4293      	cmp	r3, r2
 8009aba:	d006      	beq.n	8009aca <put_lfn+0xb6>
 8009abc:	69fb      	ldr	r3, [r7, #28]
 8009abe:	005b      	lsls	r3, r3, #1
 8009ac0:	68fa      	ldr	r2, [r7, #12]
 8009ac2:	4413      	add	r3, r2
 8009ac4:	881b      	ldrh	r3, [r3, #0]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d103      	bne.n	8009ad2 <put_lfn+0xbe>
 8009aca:	79fb      	ldrb	r3, [r7, #7]
 8009acc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ad0:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set order in the entry set */
 8009ad2:	68bb      	ldr	r3, [r7, #8]
 8009ad4:	79fa      	ldrb	r2, [r7, #7]
 8009ad6:	701a      	strb	r2, [r3, #0]
}
 8009ad8:	bf00      	nop
 8009ada:	3720      	adds	r7, #32
 8009adc:	46bd      	mov	sp, r7
 8009ade:	bd80      	pop	{r7, pc}
 8009ae0:	0802128c 	.word	0x0802128c

08009ae4 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN in directory form */
	const WCHAR* lfn,	/* Pointer to LFN */
	WORD seq			/* Sequence number */
)
{
 8009ae4:	b580      	push	{r7, lr}
 8009ae6:	b08c      	sub	sp, #48	@ 0x30
 8009ae8:	af00      	add	r7, sp, #0
 8009aea:	60f8      	str	r0, [r7, #12]
 8009aec:	60b9      	str	r1, [r7, #8]
 8009aee:	607a      	str	r2, [r7, #4]
 8009af0:	807b      	strh	r3, [r7, #2]
	BYTE ns[8], c;
	UINT i, j;


	memcpy(dst, src, 11);	/* Prepare the SFN to be modified */
 8009af2:	220b      	movs	r2, #11
 8009af4:	68b9      	ldr	r1, [r7, #8]
 8009af6:	68f8      	ldr	r0, [r7, #12]
 8009af8:	f014 fcb1 	bl	801e45e <memcpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8009afc:	887b      	ldrh	r3, [r7, #2]
 8009afe:	2b05      	cmp	r3, #5
 8009b00:	d929      	bls.n	8009b56 <gen_numname+0x72>
		WCHAR wc;
		DWORD crc_sreg = seq;
 8009b02:	887b      	ldrh	r3, [r7, #2]
 8009b04:	61fb      	str	r3, [r7, #28]

		while (*lfn) {	/* Create a CRC value as a hash of LFN */
 8009b06:	e020      	b.n	8009b4a <gen_numname+0x66>
			wc = *lfn++;
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	1c9a      	adds	r2, r3, #2
 8009b0c:	607a      	str	r2, [r7, #4]
 8009b0e:	881b      	ldrh	r3, [r3, #0]
 8009b10:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 8009b12:	2300      	movs	r3, #0
 8009b14:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009b16:	e015      	b.n	8009b44 <gen_numname+0x60>
				crc_sreg = (crc_sreg << 1) + (wc & 1);
 8009b18:	69fb      	ldr	r3, [r7, #28]
 8009b1a:	005a      	lsls	r2, r3, #1
 8009b1c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009b1e:	f003 0301 	and.w	r3, r3, #1
 8009b22:	4413      	add	r3, r2
 8009b24:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8009b26:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009b28:	085b      	lsrs	r3, r3, #1
 8009b2a:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (crc_sreg & 0x10000) crc_sreg ^= 0x11021;
 8009b2c:	69fb      	ldr	r3, [r7, #28]
 8009b2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d003      	beq.n	8009b3e <gen_numname+0x5a>
 8009b36:	69fa      	ldr	r2, [r7, #28]
 8009b38:	4b3c      	ldr	r3, [pc, #240]	@ (8009c2c <gen_numname+0x148>)
 8009b3a:	4053      	eors	r3, r2
 8009b3c:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8009b3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b40:	3301      	adds	r3, #1
 8009b42:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009b44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b46:	2b0f      	cmp	r3, #15
 8009b48:	d9e6      	bls.n	8009b18 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC value as a hash of LFN */
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	881b      	ldrh	r3, [r3, #0]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d1da      	bne.n	8009b08 <gen_numname+0x24>
			}
		}
		seq = (WORD)crc_sreg;
 8009b52:	69fb      	ldr	r3, [r7, #28]
 8009b54:	807b      	strh	r3, [r7, #2]
	}

	/* Make suffix (~ + 4-digit hexadecimal) */
	i = 7;
 8009b56:	2307      	movs	r3, #7
 8009b58:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0'); seq /= 16;
 8009b5a:	887b      	ldrh	r3, [r7, #2]
 8009b5c:	b2db      	uxtb	r3, r3
 8009b5e:	f003 030f 	and.w	r3, r3, #15
 8009b62:	b2db      	uxtb	r3, r3
 8009b64:	3330      	adds	r3, #48	@ 0x30
 8009b66:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8009b6a:	887b      	ldrh	r3, [r7, #2]
 8009b6c:	091b      	lsrs	r3, r3, #4
 8009b6e:	807b      	strh	r3, [r7, #2]
		if (c > '9') c += 7;
 8009b70:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009b74:	2b39      	cmp	r3, #57	@ 0x39
 8009b76:	d904      	bls.n	8009b82 <gen_numname+0x9e>
 8009b78:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009b7c:	3307      	adds	r3, #7
 8009b7e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8009b82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b84:	1e5a      	subs	r2, r3, #1
 8009b86:	62ba      	str	r2, [r7, #40]	@ 0x28
 8009b88:	3330      	adds	r3, #48	@ 0x30
 8009b8a:	443b      	add	r3, r7
 8009b8c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8009b90:	f803 2c1c 	strb.w	r2, [r3, #-28]
	} while (i && seq);
 8009b94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d002      	beq.n	8009ba0 <gen_numname+0xbc>
 8009b9a:	887b      	ldrh	r3, [r7, #2]
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d1dc      	bne.n	8009b5a <gen_numname+0x76>
	ns[i] = '~';
 8009ba0:	f107 0214 	add.w	r2, r7, #20
 8009ba4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ba6:	4413      	add	r3, r2
 8009ba8:	227e      	movs	r2, #126	@ 0x7e
 8009baa:	701a      	strb	r2, [r3, #0]

	/* Append the suffix to the SFN body */
	for (j = 0; j < i && dst[j] != ' '; j++) {	/* Find the offset to append */
 8009bac:	2300      	movs	r3, #0
 8009bae:	627b      	str	r3, [r7, #36]	@ 0x24
 8009bb0:	e014      	b.n	8009bdc <gen_numname+0xf8>
		if (dbc_1st(dst[j])) {	/* To avoid DBC break up */
 8009bb2:	68fa      	ldr	r2, [r7, #12]
 8009bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bb6:	4413      	add	r3, r2
 8009bb8:	781b      	ldrb	r3, [r3, #0]
 8009bba:	4618      	mov	r0, r3
 8009bbc:	f7fe ffe7 	bl	8008b8e <dbc_1st>
 8009bc0:	4603      	mov	r3, r0
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d007      	beq.n	8009bd6 <gen_numname+0xf2>
			if (j == i - 1) break;
 8009bc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bc8:	3b01      	subs	r3, #1
 8009bca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009bcc:	429a      	cmp	r2, r3
 8009bce:	d010      	beq.n	8009bf2 <gen_numname+0x10e>
			j++;
 8009bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bd2:	3301      	adds	r3, #1
 8009bd4:	627b      	str	r3, [r7, #36]	@ 0x24
	for (j = 0; j < i && dst[j] != ' '; j++) {	/* Find the offset to append */
 8009bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bd8:	3301      	adds	r3, #1
 8009bda:	627b      	str	r3, [r7, #36]	@ 0x24
 8009bdc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009bde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009be0:	429a      	cmp	r2, r3
 8009be2:	d207      	bcs.n	8009bf4 <gen_numname+0x110>
 8009be4:	68fa      	ldr	r2, [r7, #12]
 8009be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009be8:	4413      	add	r3, r2
 8009bea:	781b      	ldrb	r3, [r3, #0]
 8009bec:	2b20      	cmp	r3, #32
 8009bee:	d1e0      	bne.n	8009bb2 <gen_numname+0xce>
 8009bf0:	e000      	b.n	8009bf4 <gen_numname+0x110>
			if (j == i - 1) break;
 8009bf2:	bf00      	nop
		}
	}
	do {	/* Append the suffix */
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8009bf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bf6:	2b07      	cmp	r3, #7
 8009bf8:	d807      	bhi.n	8009c0a <gen_numname+0x126>
 8009bfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bfc:	1c5a      	adds	r2, r3, #1
 8009bfe:	62ba      	str	r2, [r7, #40]	@ 0x28
 8009c00:	3330      	adds	r3, #48	@ 0x30
 8009c02:	443b      	add	r3, r7
 8009c04:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8009c08:	e000      	b.n	8009c0c <gen_numname+0x128>
 8009c0a:	2120      	movs	r1, #32
 8009c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c0e:	1c5a      	adds	r2, r3, #1
 8009c10:	627a      	str	r2, [r7, #36]	@ 0x24
 8009c12:	68fa      	ldr	r2, [r7, #12]
 8009c14:	4413      	add	r3, r2
 8009c16:	460a      	mov	r2, r1
 8009c18:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8009c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c1c:	2b07      	cmp	r3, #7
 8009c1e:	d9e9      	bls.n	8009bf4 <gen_numname+0x110>
}
 8009c20:	bf00      	nop
 8009c22:	bf00      	nop
 8009c24:	3730      	adds	r7, #48	@ 0x30
 8009c26:	46bd      	mov	sp, r7
 8009c28:	bd80      	pop	{r7, pc}
 8009c2a:	bf00      	nop
 8009c2c:	00011021 	.word	0x00011021

08009c30 <sum_sfn>:
/*-----------------------------------------------------------------------*/

static BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8009c30:	b480      	push	{r7}
 8009c32:	b085      	sub	sp, #20
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8009c38:	2300      	movs	r3, #0
 8009c3a:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8009c3c:	230b      	movs	r3, #11
 8009c3e:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8009c40:	7bfb      	ldrb	r3, [r7, #15]
 8009c42:	b2da      	uxtb	r2, r3
 8009c44:	0852      	lsrs	r2, r2, #1
 8009c46:	01db      	lsls	r3, r3, #7
 8009c48:	4313      	orrs	r3, r2
 8009c4a:	b2da      	uxtb	r2, r3
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	1c59      	adds	r1, r3, #1
 8009c50:	6079      	str	r1, [r7, #4]
 8009c52:	781b      	ldrb	r3, [r3, #0]
 8009c54:	4413      	add	r3, r2
 8009c56:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8009c58:	68bb      	ldr	r3, [r7, #8]
 8009c5a:	3b01      	subs	r3, #1
 8009c5c:	60bb      	str	r3, [r7, #8]
 8009c5e:	68bb      	ldr	r3, [r7, #8]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d1ed      	bne.n	8009c40 <sum_sfn+0x10>
	return sum;
 8009c64:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c66:	4618      	mov	r0, r3
 8009c68:	3714      	adds	r7, #20
 8009c6a:	46bd      	mov	sp, r7
 8009c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c70:	4770      	bx	lr

08009c72 <dir_read>:

static FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8009c72:	b580      	push	{r7, lr}
 8009c74:	b086      	sub	sp, #24
 8009c76:	af00      	add	r7, sp, #0
 8009c78:	6078      	str	r0, [r7, #4]
 8009c7a:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8009c7c:	2304      	movs	r3, #4
 8009c7e:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	613b      	str	r3, [r7, #16]
	BYTE attr, et;
#if FF_USE_LFN
	BYTE ord = 0xFF, sum = 0xFF;
 8009c86:	23ff      	movs	r3, #255	@ 0xff
 8009c88:	757b      	strb	r3, [r7, #21]
 8009c8a:	23ff      	movs	r3, #255	@ 0xff
 8009c8c:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 8009c8e:	e081      	b.n	8009d94 <dir_read+0x122>
		res = move_window(fs, dp->sect);
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	699b      	ldr	r3, [r3, #24]
 8009c94:	4619      	mov	r1, r3
 8009c96:	6938      	ldr	r0, [r7, #16]
 8009c98:	f7ff f87c 	bl	8008d94 <move_window>
 8009c9c:	4603      	mov	r3, r0
 8009c9e:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8009ca0:	7dfb      	ldrb	r3, [r7, #23]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d17c      	bne.n	8009da0 <dir_read+0x12e>
		et = dp->dir[DIR_Name];	/* Test for the entry type */
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	69db      	ldr	r3, [r3, #28]
 8009caa:	781b      	ldrb	r3, [r3, #0]
 8009cac:	75bb      	strb	r3, [r7, #22]
		if (et == 0) {
 8009cae:	7dbb      	ldrb	r3, [r7, #22]
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d102      	bne.n	8009cba <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8009cb4:	2304      	movs	r3, #4
 8009cb6:	75fb      	strb	r3, [r7, #23]
 8009cb8:	e077      	b.n	8009daa <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT/FAT32 volume */
			dp->obj.attr = attr = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	69db      	ldr	r3, [r3, #28]
 8009cbe:	330b      	adds	r3, #11
 8009cc0:	781b      	ldrb	r3, [r3, #0]
 8009cc2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009cc6:	73fb      	strb	r3, [r7, #15]
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	7bfa      	ldrb	r2, [r7, #15]
 8009ccc:	719a      	strb	r2, [r3, #6]
#if FF_USE_LFN		/* LFN configuration */
			if (et == DDEM || et == '.' || (int)((attr & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 8009cce:	7dbb      	ldrb	r3, [r7, #22]
 8009cd0:	2be5      	cmp	r3, #229	@ 0xe5
 8009cd2:	d00e      	beq.n	8009cf2 <dir_read+0x80>
 8009cd4:	7dbb      	ldrb	r3, [r7, #22]
 8009cd6:	2b2e      	cmp	r3, #46	@ 0x2e
 8009cd8:	d00b      	beq.n	8009cf2 <dir_read+0x80>
 8009cda:	7bfb      	ldrb	r3, [r7, #15]
 8009cdc:	f023 0320 	bic.w	r3, r3, #32
 8009ce0:	2b08      	cmp	r3, #8
 8009ce2:	bf0c      	ite	eq
 8009ce4:	2301      	moveq	r3, #1
 8009ce6:	2300      	movne	r3, #0
 8009ce8:	b2db      	uxtb	r3, r3
 8009cea:	461a      	mov	r2, r3
 8009cec:	683b      	ldr	r3, [r7, #0]
 8009cee:	4293      	cmp	r3, r2
 8009cf0:	d002      	beq.n	8009cf8 <dir_read+0x86>
				ord = 0xFF;
 8009cf2:	23ff      	movs	r3, #255	@ 0xff
 8009cf4:	757b      	strb	r3, [r7, #21]
 8009cf6:	e044      	b.n	8009d82 <dir_read+0x110>
			} else {
				if (attr == AM_LFN) {	/* An LFN entry is found */
 8009cf8:	7bfb      	ldrb	r3, [r7, #15]
 8009cfa:	2b0f      	cmp	r3, #15
 8009cfc:	d12f      	bne.n	8009d5e <dir_read+0xec>
					if (et & LLEF) {		/* Is it start of an LFN sequence? */
 8009cfe:	7dbb      	ldrb	r3, [r7, #22]
 8009d00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d00d      	beq.n	8009d24 <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	69db      	ldr	r3, [r3, #28]
 8009d0c:	7b5b      	ldrb	r3, [r3, #13]
 8009d0e:	753b      	strb	r3, [r7, #20]
						et &= (BYTE)~LLEF; ord = et;
 8009d10:	7dbb      	ldrb	r3, [r7, #22]
 8009d12:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009d16:	75bb      	strb	r3, [r7, #22]
 8009d18:	7dbb      	ldrb	r3, [r7, #22]
 8009d1a:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	691a      	ldr	r2, [r3, #16]
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	62da      	str	r2, [r3, #44]	@ 0x2c
					}
					/* Check LFN validity and capture it */
					ord = (et == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8009d24:	7dba      	ldrb	r2, [r7, #22]
 8009d26:	7d7b      	ldrb	r3, [r7, #21]
 8009d28:	429a      	cmp	r2, r3
 8009d2a:	d115      	bne.n	8009d58 <dir_read+0xe6>
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	69db      	ldr	r3, [r3, #28]
 8009d30:	330d      	adds	r3, #13
 8009d32:	781b      	ldrb	r3, [r3, #0]
 8009d34:	7d3a      	ldrb	r2, [r7, #20]
 8009d36:	429a      	cmp	r2, r3
 8009d38:	d10e      	bne.n	8009d58 <dir_read+0xe6>
 8009d3a:	693b      	ldr	r3, [r7, #16]
 8009d3c:	68da      	ldr	r2, [r3, #12]
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	69db      	ldr	r3, [r3, #28]
 8009d42:	4619      	mov	r1, r3
 8009d44:	4610      	mov	r0, r2
 8009d46:	f7ff fdfd 	bl	8009944 <pick_lfn>
 8009d4a:	4603      	mov	r3, r0
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d003      	beq.n	8009d58 <dir_read+0xe6>
 8009d50:	7d7b      	ldrb	r3, [r7, #21]
 8009d52:	3b01      	subs	r3, #1
 8009d54:	b2db      	uxtb	r3, r3
 8009d56:	e000      	b.n	8009d5a <dir_read+0xe8>
 8009d58:	23ff      	movs	r3, #255	@ 0xff
 8009d5a:	757b      	strb	r3, [r7, #21]
 8009d5c:	e011      	b.n	8009d82 <dir_read+0x110>
				} else {				/* An SFN entry is found */
					if (ord != 0 || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 8009d5e:	7d7b      	ldrb	r3, [r7, #21]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d109      	bne.n	8009d78 <dir_read+0x106>
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	69db      	ldr	r3, [r3, #28]
 8009d68:	4618      	mov	r0, r3
 8009d6a:	f7ff ff61 	bl	8009c30 <sum_sfn>
 8009d6e:	4603      	mov	r3, r0
 8009d70:	461a      	mov	r2, r3
 8009d72:	7d3b      	ldrb	r3, [r7, #20]
 8009d74:	4293      	cmp	r3, r2
 8009d76:	d015      	beq.n	8009da4 <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;	/* It has no LFN. */
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	f04f 32ff 	mov.w	r2, #4294967295
 8009d7e:	62da      	str	r2, [r3, #44]	@ 0x2c
					}
					break;
 8009d80:	e010      	b.n	8009da4 <dir_read+0x132>
			if (et != DDEM && et != '.' && attr != AM_LFN && (int)((attr & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 8009d82:	2100      	movs	r1, #0
 8009d84:	6878      	ldr	r0, [r7, #4]
 8009d86:	f7ff fc50 	bl	800962a <dir_next>
 8009d8a:	4603      	mov	r3, r0
 8009d8c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8009d8e:	7dfb      	ldrb	r3, [r7, #23]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d109      	bne.n	8009da8 <dir_read+0x136>
	while (dp->sect) {
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	699b      	ldr	r3, [r3, #24]
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	f47f af79 	bne.w	8009c90 <dir_read+0x1e>
 8009d9e:	e004      	b.n	8009daa <dir_read+0x138>
		if (res != FR_OK) break;
 8009da0:	bf00      	nop
 8009da2:	e002      	b.n	8009daa <dir_read+0x138>
					break;
 8009da4:	bf00      	nop
 8009da6:	e000      	b.n	8009daa <dir_read+0x138>
		if (res != FR_OK) break;
 8009da8:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8009daa:	7dfb      	ldrb	r3, [r7, #23]
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d002      	beq.n	8009db6 <dir_read+0x144>
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	2200      	movs	r2, #0
 8009db4:	619a      	str	r2, [r3, #24]
	return res;
 8009db6:	7dfb      	ldrb	r3, [r7, #23]
}
 8009db8:	4618      	mov	r0, r3
 8009dba:	3718      	adds	r7, #24
 8009dbc:	46bd      	mov	sp, r7
 8009dbe:	bd80      	pop	{r7, pc}

08009dc0 <dir_find>:
/*-----------------------------------------------------------------------*/

static FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp					/* Pointer to the directory object with the file name */
)
{
 8009dc0:	b580      	push	{r7, lr}
 8009dc2:	b086      	sub	sp, #24
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	613b      	str	r3, [r7, #16]
	BYTE et;
#if FF_USE_LFN
	BYTE attr, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8009dce:	2100      	movs	r1, #0
 8009dd0:	6878      	ldr	r0, [r7, #4]
 8009dd2:	f7ff fbaf 	bl	8009534 <dir_sdi>
 8009dd6:	4603      	mov	r3, r0
 8009dd8:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8009dda:	7dfb      	ldrb	r3, [r7, #23]
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d001      	beq.n	8009de4 <dir_find+0x24>
 8009de0:	7dfb      	ldrb	r3, [r7, #23]
 8009de2:	e0a9      	b.n	8009f38 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT/FAT32 volume */
#if FF_USE_LFN
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009de4:	23ff      	movs	r3, #255	@ 0xff
 8009de6:	753b      	strb	r3, [r7, #20]
 8009de8:	7d3b      	ldrb	r3, [r7, #20]
 8009dea:	757b      	strb	r3, [r7, #21]
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	f04f 32ff 	mov.w	r2, #4294967295
 8009df2:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
	do {
		res = move_window(fs, dp->sect);
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	699b      	ldr	r3, [r3, #24]
 8009df8:	4619      	mov	r1, r3
 8009dfa:	6938      	ldr	r0, [r7, #16]
 8009dfc:	f7fe ffca 	bl	8008d94 <move_window>
 8009e00:	4603      	mov	r3, r0
 8009e02:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8009e04:	7dfb      	ldrb	r3, [r7, #23]
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	f040 8090 	bne.w	8009f2c <dir_find+0x16c>
		et = dp->dir[DIR_Name];		/* Entry type */
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	69db      	ldr	r3, [r3, #28]
 8009e10:	781b      	ldrb	r3, [r3, #0]
 8009e12:	75bb      	strb	r3, [r7, #22]
		if (et == 0) { res = FR_NO_FILE; break; }	/* Reached end of directory table */
 8009e14:	7dbb      	ldrb	r3, [r7, #22]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d102      	bne.n	8009e20 <dir_find+0x60>
 8009e1a:	2304      	movs	r3, #4
 8009e1c:	75fb      	strb	r3, [r7, #23]
 8009e1e:	e08a      	b.n	8009f36 <dir_find+0x176>
#if FF_USE_LFN		/* LFN configuration */
		dp->obj.attr = attr = dp->dir[DIR_Attr] & AM_MASK;
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	69db      	ldr	r3, [r3, #28]
 8009e24:	330b      	adds	r3, #11
 8009e26:	781b      	ldrb	r3, [r3, #0]
 8009e28:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009e2c:	73fb      	strb	r3, [r7, #15]
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	7bfa      	ldrb	r2, [r7, #15]
 8009e32:	719a      	strb	r2, [r3, #6]
		if (et == DDEM || ((attr & AM_VOL) && attr != AM_LFN)) {	/* An entry without valid data */
 8009e34:	7dbb      	ldrb	r3, [r7, #22]
 8009e36:	2be5      	cmp	r3, #229	@ 0xe5
 8009e38:	d007      	beq.n	8009e4a <dir_find+0x8a>
 8009e3a:	7bfb      	ldrb	r3, [r7, #15]
 8009e3c:	f003 0308 	and.w	r3, r3, #8
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d009      	beq.n	8009e58 <dir_find+0x98>
 8009e44:	7bfb      	ldrb	r3, [r7, #15]
 8009e46:	2b0f      	cmp	r3, #15
 8009e48:	d006      	beq.n	8009e58 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009e4a:	23ff      	movs	r3, #255	@ 0xff
 8009e4c:	757b      	strb	r3, [r7, #21]
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	f04f 32ff 	mov.w	r2, #4294967295
 8009e54:	62da      	str	r2, [r3, #44]	@ 0x2c
 8009e56:	e05e      	b.n	8009f16 <dir_find+0x156>
		} else {
			if (attr == AM_LFN) {			/* Is it an LFN entry? */
 8009e58:	7bfb      	ldrb	r3, [r7, #15]
 8009e5a:	2b0f      	cmp	r3, #15
 8009e5c:	d136      	bne.n	8009ecc <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8009e64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d154      	bne.n	8009f16 <dir_find+0x156>
					if (et & LLEF) {		/* Is it start of an entry set? */
 8009e6c:	7dbb      	ldrb	r3, [r7, #22]
 8009e6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d00d      	beq.n	8009e92 <dir_find+0xd2>
						et &= (BYTE)~LLEF;
 8009e76:	7dbb      	ldrb	r3, [r7, #22]
 8009e78:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009e7c:	75bb      	strb	r3, [r7, #22]
						ord = et;					/* Number of LFN entries */
 8009e7e:	7dbb      	ldrb	r3, [r7, #22]
 8009e80:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;		/* Start offset of LFN */
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	691a      	ldr	r2, [r3, #16]
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	62da      	str	r2, [r3, #44]	@ 0x2c
						sum = dp->dir[LDIR_Chksum];	/* Sum of the SFN */
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	69db      	ldr	r3, [r3, #28]
 8009e8e:	7b5b      	ldrb	r3, [r3, #13]
 8009e90:	753b      	strb	r3, [r7, #20]
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (et == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8009e92:	7dba      	ldrb	r2, [r7, #22]
 8009e94:	7d7b      	ldrb	r3, [r7, #21]
 8009e96:	429a      	cmp	r2, r3
 8009e98:	d115      	bne.n	8009ec6 <dir_find+0x106>
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	69db      	ldr	r3, [r3, #28]
 8009e9e:	330d      	adds	r3, #13
 8009ea0:	781b      	ldrb	r3, [r3, #0]
 8009ea2:	7d3a      	ldrb	r2, [r7, #20]
 8009ea4:	429a      	cmp	r2, r3
 8009ea6:	d10e      	bne.n	8009ec6 <dir_find+0x106>
 8009ea8:	693b      	ldr	r3, [r7, #16]
 8009eaa:	68da      	ldr	r2, [r3, #12]
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	69db      	ldr	r3, [r3, #28]
 8009eb0:	4619      	mov	r1, r3
 8009eb2:	4610      	mov	r0, r2
 8009eb4:	f7ff fcd6 	bl	8009864 <cmp_lfn>
 8009eb8:	4603      	mov	r3, r0
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d003      	beq.n	8009ec6 <dir_find+0x106>
 8009ebe:	7d7b      	ldrb	r3, [r7, #21]
 8009ec0:	3b01      	subs	r3, #1
 8009ec2:	b2db      	uxtb	r3, r3
 8009ec4:	e000      	b.n	8009ec8 <dir_find+0x108>
 8009ec6:	23ff      	movs	r3, #255	@ 0xff
 8009ec8:	757b      	strb	r3, [r7, #21]
 8009eca:	e024      	b.n	8009f16 <dir_find+0x156>
				}
			} else {					/* SFN entry */
				if (ord == 0 && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009ecc:	7d7b      	ldrb	r3, [r7, #21]
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d109      	bne.n	8009ee6 <dir_find+0x126>
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	69db      	ldr	r3, [r3, #28]
 8009ed6:	4618      	mov	r0, r3
 8009ed8:	f7ff feaa 	bl	8009c30 <sum_sfn>
 8009edc:	4603      	mov	r3, r0
 8009ede:	461a      	mov	r2, r3
 8009ee0:	7d3b      	ldrb	r3, [r7, #20]
 8009ee2:	4293      	cmp	r3, r2
 8009ee4:	d024      	beq.n	8009f30 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !memcmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8009eec:	f003 0301 	and.w	r3, r3, #1
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d10a      	bne.n	8009f0a <dir_find+0x14a>
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	69d8      	ldr	r0, [r3, #28]
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	3320      	adds	r3, #32
 8009efc:	220b      	movs	r2, #11
 8009efe:	4619      	mov	r1, r3
 8009f00:	f014 f9c6 	bl	801e290 <memcmp>
 8009f04:	4603      	mov	r3, r0
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d014      	beq.n	8009f34 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Not matched, reset LFN sequence */
 8009f0a:	23ff      	movs	r3, #255	@ 0xff
 8009f0c:	757b      	strb	r3, [r7, #21]
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	f04f 32ff 	mov.w	r2, #4294967295
 8009f14:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !memcmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8009f16:	2100      	movs	r1, #0
 8009f18:	6878      	ldr	r0, [r7, #4]
 8009f1a:	f7ff fb86 	bl	800962a <dir_next>
 8009f1e:	4603      	mov	r3, r0
 8009f20:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8009f22:	7dfb      	ldrb	r3, [r7, #23]
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	f43f af65 	beq.w	8009df4 <dir_find+0x34>
 8009f2a:	e004      	b.n	8009f36 <dir_find+0x176>
		if (res != FR_OK) break;
 8009f2c:	bf00      	nop
 8009f2e:	e002      	b.n	8009f36 <dir_find+0x176>
				if (ord == 0 && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009f30:	bf00      	nop
 8009f32:	e000      	b.n	8009f36 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !memcmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009f34:	bf00      	nop

	return res;
 8009f36:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f38:	4618      	mov	r0, r3
 8009f3a:	3718      	adds	r7, #24
 8009f3c:	46bd      	mov	sp, r7
 8009f3e:	bd80      	pop	{r7, pc}

08009f40 <dir_register>:
/*-----------------------------------------------------------------------*/

static FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp						/* Target directory with object name to be created */
)
{
 8009f40:	b580      	push	{r7, lr}
 8009f42:	b08c      	sub	sp, #48	@ 0x30
 8009f44:	af00      	add	r7, sp, #0
 8009f46:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	61fb      	str	r3, [r7, #28]
#if FF_USE_LFN		/* LFN configuration */
	UINT n, len, n_ent;
	BYTE sn[12];


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8009f54:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d001      	beq.n	8009f60 <dir_register+0x20>
 8009f5c:	2306      	movs	r3, #6
 8009f5e:	e0e1      	b.n	800a124 <dir_register+0x1e4>
	for (len = 0; fs->lfnbuf[len]; len++) ;	/* Get lfn length */
 8009f60:	2300      	movs	r3, #0
 8009f62:	627b      	str	r3, [r7, #36]	@ 0x24
 8009f64:	e002      	b.n	8009f6c <dir_register+0x2c>
 8009f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f68:	3301      	adds	r3, #1
 8009f6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8009f6c:	69fb      	ldr	r3, [r7, #28]
 8009f6e:	68da      	ldr	r2, [r3, #12]
 8009f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f72:	005b      	lsls	r3, r3, #1
 8009f74:	4413      	add	r3, r2
 8009f76:	881b      	ldrh	r3, [r3, #0]
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d1f4      	bne.n	8009f66 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT/FAT32 volume */
	memcpy(sn, dp->fn, 12);
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	f103 0220 	add.w	r2, r3, #32
 8009f82:	f107 030c 	add.w	r3, r7, #12
 8009f86:	6810      	ldr	r0, [r2, #0]
 8009f88:	6851      	ldr	r1, [r2, #4]
 8009f8a:	6892      	ldr	r2, [r2, #8]
 8009f8c:	c307      	stmia	r3!, {r0, r1, r2}
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8009f8e:	7dfb      	ldrb	r3, [r7, #23]
 8009f90:	f003 0301 	and.w	r3, r3, #1
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d033      	beq.n	800a000 <dir_register+0xc0>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	2240      	movs	r2, #64	@ 0x40
 8009f9c:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
		for (n = 1; n < 100; n++) {
 8009fa0:	2301      	movs	r3, #1
 8009fa2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009fa4:	e017      	b.n	8009fd6 <dir_register+0x96>
			gen_numname(dp->fn, sn, fs->lfnbuf, (WORD)n);	/* Generate a numbered name */
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	f103 0020 	add.w	r0, r3, #32
 8009fac:	69fb      	ldr	r3, [r7, #28]
 8009fae:	68da      	ldr	r2, [r3, #12]
 8009fb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fb2:	b29b      	uxth	r3, r3
 8009fb4:	f107 010c 	add.w	r1, r7, #12
 8009fb8:	f7ff fd94 	bl	8009ae4 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8009fbc:	6878      	ldr	r0, [r7, #4]
 8009fbe:	f7ff feff 	bl	8009dc0 <dir_find>
 8009fc2:	4603      	mov	r3, r0
 8009fc4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 8009fc8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d106      	bne.n	8009fde <dir_register+0x9e>
		for (n = 1; n < 100; n++) {
 8009fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fd2:	3301      	adds	r3, #1
 8009fd4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009fd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fd8:	2b63      	cmp	r3, #99	@ 0x63
 8009fda:	d9e4      	bls.n	8009fa6 <dir_register+0x66>
 8009fdc:	e000      	b.n	8009fe0 <dir_register+0xa0>
			if (res != FR_OK) break;
 8009fde:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8009fe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fe2:	2b64      	cmp	r3, #100	@ 0x64
 8009fe4:	d101      	bne.n	8009fea <dir_register+0xaa>
 8009fe6:	2307      	movs	r3, #7
 8009fe8:	e09c      	b.n	800a124 <dir_register+0x1e4>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8009fea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009fee:	2b04      	cmp	r3, #4
 8009ff0:	d002      	beq.n	8009ff8 <dir_register+0xb8>
 8009ff2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009ff6:	e095      	b.n	800a124 <dir_register+0x1e4>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8009ff8:	7dfa      	ldrb	r2, [r7, #23]
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
	}

	/* Create an SFN with/without LFNs. */
	n_ent = (sn[NSFLAG] & NS_LFN) ? (len + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800a000:	7dfb      	ldrb	r3, [r7, #23]
 800a002:	f003 0302 	and.w	r3, r3, #2
 800a006:	2b00      	cmp	r3, #0
 800a008:	d007      	beq.n	800a01a <dir_register+0xda>
 800a00a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a00c:	330c      	adds	r3, #12
 800a00e:	4a47      	ldr	r2, [pc, #284]	@ (800a12c <dir_register+0x1ec>)
 800a010:	fba2 2303 	umull	r2, r3, r2, r3
 800a014:	089b      	lsrs	r3, r3, #2
 800a016:	3301      	adds	r3, #1
 800a018:	e000      	b.n	800a01c <dir_register+0xdc>
 800a01a:	2301      	movs	r3, #1
 800a01c:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, n_ent);		/* Allocate entries */
 800a01e:	6a39      	ldr	r1, [r7, #32]
 800a020:	6878      	ldr	r0, [r7, #4]
 800a022:	f7ff fb98 	bl	8009756 <dir_alloc>
 800a026:	4603      	mov	r3, r0
 800a028:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --n_ent) {	/* Set LFN entry if needed */
 800a02c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a030:	2b00      	cmp	r3, #0
 800a032:	d148      	bne.n	800a0c6 <dir_register+0x186>
 800a034:	6a3b      	ldr	r3, [r7, #32]
 800a036:	3b01      	subs	r3, #1
 800a038:	623b      	str	r3, [r7, #32]
 800a03a:	6a3b      	ldr	r3, [r7, #32]
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d042      	beq.n	800a0c6 <dir_register+0x186>
		res = dir_sdi(dp, dp->dptr - n_ent * SZDIRE);
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	691a      	ldr	r2, [r3, #16]
 800a044:	6a3b      	ldr	r3, [r7, #32]
 800a046:	015b      	lsls	r3, r3, #5
 800a048:	1ad3      	subs	r3, r2, r3
 800a04a:	4619      	mov	r1, r3
 800a04c:	6878      	ldr	r0, [r7, #4]
 800a04e:	f7ff fa71 	bl	8009534 <dir_sdi>
 800a052:	4603      	mov	r3, r0
 800a054:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800a058:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d132      	bne.n	800a0c6 <dir_register+0x186>
			BYTE sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	3320      	adds	r3, #32
 800a064:	4618      	mov	r0, r3
 800a066:	f7ff fde3 	bl	8009c30 <sum_sfn>
 800a06a:	4603      	mov	r3, r0
 800a06c:	76fb      	strb	r3, [r7, #27]

			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	699b      	ldr	r3, [r3, #24]
 800a072:	4619      	mov	r1, r3
 800a074:	69f8      	ldr	r0, [r7, #28]
 800a076:	f7fe fe8d 	bl	8008d94 <move_window>
 800a07a:	4603      	mov	r3, r0
 800a07c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 800a080:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a084:	2b00      	cmp	r3, #0
 800a086:	d11d      	bne.n	800a0c4 <dir_register+0x184>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)n_ent, sum);
 800a088:	69fb      	ldr	r3, [r7, #28]
 800a08a:	68d8      	ldr	r0, [r3, #12]
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	69d9      	ldr	r1, [r3, #28]
 800a090:	6a3b      	ldr	r3, [r7, #32]
 800a092:	b2da      	uxtb	r2, r3
 800a094:	7efb      	ldrb	r3, [r7, #27]
 800a096:	f7ff fcbd 	bl	8009a14 <put_lfn>
				fs->wflag = 1;
 800a09a:	69fb      	ldr	r3, [r7, #28]
 800a09c:	2201      	movs	r2, #1
 800a09e:	711a      	strb	r2, [r3, #4]
				res = dir_next(dp, 0);	/* Next entry */
 800a0a0:	2100      	movs	r1, #0
 800a0a2:	6878      	ldr	r0, [r7, #4]
 800a0a4:	f7ff fac1 	bl	800962a <dir_next>
 800a0a8:	4603      	mov	r3, r0
 800a0aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --n_ent);
 800a0ae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d107      	bne.n	800a0c6 <dir_register+0x186>
 800a0b6:	6a3b      	ldr	r3, [r7, #32]
 800a0b8:	3b01      	subs	r3, #1
 800a0ba:	623b      	str	r3, [r7, #32]
 800a0bc:	6a3b      	ldr	r3, [r7, #32]
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d1d5      	bne.n	800a06e <dir_register+0x12e>
 800a0c2:	e000      	b.n	800a0c6 <dir_register+0x186>
				if (res != FR_OK) break;
 800a0c4:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800a0c6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d128      	bne.n	800a120 <dir_register+0x1e0>
		res = move_window(fs, dp->sect);
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	699b      	ldr	r3, [r3, #24]
 800a0d2:	4619      	mov	r1, r3
 800a0d4:	69f8      	ldr	r0, [r7, #28]
 800a0d6:	f7fe fe5d 	bl	8008d94 <move_window>
 800a0da:	4603      	mov	r3, r0
 800a0dc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800a0e0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d11b      	bne.n	800a120 <dir_register+0x1e0>
			memset(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	69db      	ldr	r3, [r3, #28]
 800a0ec:	2220      	movs	r2, #32
 800a0ee:	2100      	movs	r1, #0
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	f014 f8f7 	bl	801e2e4 <memset>
			memcpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	69d8      	ldr	r0, [r3, #28]
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	3320      	adds	r3, #32
 800a0fe:	220b      	movs	r2, #11
 800a100:	4619      	mov	r1, r3
 800a102:	f014 f9ac 	bl	801e45e <memcpy>
#if FF_USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put low-case flags */
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	f893 202b 	ldrb.w	r2, [r3, #43]	@ 0x2b
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	69db      	ldr	r3, [r3, #28]
 800a110:	330c      	adds	r3, #12
 800a112:	f002 0218 	and.w	r2, r2, #24
 800a116:	b2d2      	uxtb	r2, r2
 800a118:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800a11a:	69fb      	ldr	r3, [r7, #28]
 800a11c:	2201      	movs	r2, #1
 800a11e:	711a      	strb	r2, [r3, #4]
		}
	}

	return res;
 800a120:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800a124:	4618      	mov	r0, r3
 800a126:	3730      	adds	r7, #48	@ 0x30
 800a128:	46bd      	mov	sp, r7
 800a12a:	bd80      	pop	{r7, pc}
 800a12c:	4ec4ec4f 	.word	0x4ec4ec4f

0800a130 <get_fileinfo>:

static void get_fileinfo (
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno		/* Pointer to the file information to be filled */
)
{
 800a130:	b580      	push	{r7, lr}
 800a132:	b088      	sub	sp, #32
 800a134:	af00      	add	r7, sp, #0
 800a136:	6078      	str	r0, [r7, #4]
 800a138:	6039      	str	r1, [r7, #0]
	UINT si, di;
#if FF_USE_LFN
	WCHAR wc, hs;
	FATFS *fs = dp->obj.fs;
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	60fb      	str	r3, [r7, #12]
#else
	TCHAR c;
#endif


	fno->fname[0] = 0;
 800a140:	683b      	ldr	r3, [r7, #0]
 800a142:	2200      	movs	r2, #0
 800a144:	759a      	strb	r2, [r3, #22]
	if (dp->sect == 0) return;	/* Exit if read pointer has reached end of directory */
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	699b      	ldr	r3, [r3, #24]
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	f000 8107 	beq.w	800a35e <get_fileinfo+0x22e>
#endif
		return;
	} else
#endif
	{	/* FAT/FAT32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a154:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a158:	d04d      	beq.n	800a1f6 <get_fileinfo+0xc6>
			si = di = 0;
 800a15a:	2300      	movs	r3, #0
 800a15c:	61bb      	str	r3, [r7, #24]
 800a15e:	69bb      	ldr	r3, [r7, #24]
 800a160:	61fb      	str	r3, [r7, #28]
			hs = 0;
 800a162:	2300      	movs	r3, #0
 800a164:	82bb      	strh	r3, [r7, #20]
			while (fs->lfnbuf[si] != 0) {
 800a166:	e033      	b.n	800a1d0 <get_fileinfo+0xa0>
				wc = fs->lfnbuf[si++];		/* Get an LFN character (UTF-16) */
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	68da      	ldr	r2, [r3, #12]
 800a16c:	69fb      	ldr	r3, [r7, #28]
 800a16e:	1c59      	adds	r1, r3, #1
 800a170:	61f9      	str	r1, [r7, #28]
 800a172:	005b      	lsls	r3, r3, #1
 800a174:	4413      	add	r3, r2
 800a176:	881b      	ldrh	r3, [r3, #0]
 800a178:	82fb      	strh	r3, [r7, #22]
				if (hs == 0 && IsSurrogate(wc)) {	/* Is it a surrogate? */
 800a17a:	8abb      	ldrh	r3, [r7, #20]
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d10a      	bne.n	800a196 <get_fileinfo+0x66>
 800a180:	8afb      	ldrh	r3, [r7, #22]
 800a182:	f5b3 4f58 	cmp.w	r3, #55296	@ 0xd800
 800a186:	d306      	bcc.n	800a196 <get_fileinfo+0x66>
 800a188:	8afb      	ldrh	r3, [r7, #22]
 800a18a:	f5b3 4f60 	cmp.w	r3, #57344	@ 0xe000
 800a18e:	d202      	bcs.n	800a196 <get_fileinfo+0x66>
					hs = wc; continue;		/* Get low surrogate */
 800a190:	8afb      	ldrh	r3, [r7, #22]
 800a192:	82bb      	strh	r3, [r7, #20]
 800a194:	e01c      	b.n	800a1d0 <get_fileinfo+0xa0>
				}
				nw = put_utf((DWORD)hs << 16 | wc, &fno->fname[di], FF_LFN_BUF - di);	/* Store it in API encoding */
 800a196:	8abb      	ldrh	r3, [r7, #20]
 800a198:	041a      	lsls	r2, r3, #16
 800a19a:	8afb      	ldrh	r3, [r7, #22]
 800a19c:	ea42 0003 	orr.w	r0, r2, r3
 800a1a0:	69bb      	ldr	r3, [r7, #24]
 800a1a2:	3310      	adds	r3, #16
 800a1a4:	683a      	ldr	r2, [r7, #0]
 800a1a6:	4413      	add	r3, r2
 800a1a8:	1d99      	adds	r1, r3, #6
 800a1aa:	69bb      	ldr	r3, [r7, #24]
 800a1ac:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 800a1b0:	461a      	mov	r2, r3
 800a1b2:	f7fe fd7b 	bl	8008cac <put_utf>
 800a1b6:	60b8      	str	r0, [r7, #8]
				if (nw == 0) {				/* Buffer overflow or wrong char? */
 800a1b8:	68bb      	ldr	r3, [r7, #8]
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d102      	bne.n	800a1c4 <get_fileinfo+0x94>
					di = 0; break;
 800a1be:	2300      	movs	r3, #0
 800a1c0:	61bb      	str	r3, [r7, #24]
 800a1c2:	e00d      	b.n	800a1e0 <get_fileinfo+0xb0>
				}
				di += nw;
 800a1c4:	69ba      	ldr	r2, [r7, #24]
 800a1c6:	68bb      	ldr	r3, [r7, #8]
 800a1c8:	4413      	add	r3, r2
 800a1ca:	61bb      	str	r3, [r7, #24]
				hs = 0;
 800a1cc:	2300      	movs	r3, #0
 800a1ce:	82bb      	strh	r3, [r7, #20]
			while (fs->lfnbuf[si] != 0) {
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	68da      	ldr	r2, [r3, #12]
 800a1d4:	69fb      	ldr	r3, [r7, #28]
 800a1d6:	005b      	lsls	r3, r3, #1
 800a1d8:	4413      	add	r3, r2
 800a1da:	881b      	ldrh	r3, [r3, #0]
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d1c3      	bne.n	800a168 <get_fileinfo+0x38>
			}
			if (hs != 0) di = 0;	/* Broken surrogate pair? */
 800a1e0:	8abb      	ldrh	r3, [r7, #20]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d001      	beq.n	800a1ea <get_fileinfo+0xba>
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	61bb      	str	r3, [r7, #24]
			fno->fname[di] = 0;		/* Terminate the LFN (null string means LFN is invalid) */
 800a1ea:	683a      	ldr	r2, [r7, #0]
 800a1ec:	69bb      	ldr	r3, [r7, #24]
 800a1ee:	4413      	add	r3, r2
 800a1f0:	3316      	adds	r3, #22
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	701a      	strb	r2, [r3, #0]
		}
	}

	si = di = 0;
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	61bb      	str	r3, [r7, #24]
 800a1fa:	69bb      	ldr	r3, [r7, #24]
 800a1fc:	61fb      	str	r3, [r7, #28]
	while (si < 11) {		/* Get SFN from SFN entry */
 800a1fe:	e027      	b.n	800a250 <get_fileinfo+0x120>
		wc = dp->dir[si++];			/* Get a char */
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	69da      	ldr	r2, [r3, #28]
 800a204:	69fb      	ldr	r3, [r7, #28]
 800a206:	1c59      	adds	r1, r3, #1
 800a208:	61f9      	str	r1, [r7, #28]
 800a20a:	4413      	add	r3, r2
 800a20c:	781b      	ldrb	r3, [r3, #0]
 800a20e:	82fb      	strh	r3, [r7, #22]
		if (wc == ' ') continue;	/* Skip padding spaces */
 800a210:	8afb      	ldrh	r3, [r7, #22]
 800a212:	2b20      	cmp	r3, #32
 800a214:	d01b      	beq.n	800a24e <get_fileinfo+0x11e>
		if (wc == RDDEM) wc = DDEM;	/* Restore replaced DDEM character */
 800a216:	8afb      	ldrh	r3, [r7, #22]
 800a218:	2b05      	cmp	r3, #5
 800a21a:	d101      	bne.n	800a220 <get_fileinfo+0xf0>
 800a21c:	23e5      	movs	r3, #229	@ 0xe5
 800a21e:	82fb      	strh	r3, [r7, #22]
		if (si == 9 && di < FF_SFN_BUF) fno->altname[di++] = '.';	/* Insert a . if extension is exist */
 800a220:	69fb      	ldr	r3, [r7, #28]
 800a222:	2b09      	cmp	r3, #9
 800a224:	d109      	bne.n	800a23a <get_fileinfo+0x10a>
 800a226:	69bb      	ldr	r3, [r7, #24]
 800a228:	2b0b      	cmp	r3, #11
 800a22a:	d806      	bhi.n	800a23a <get_fileinfo+0x10a>
 800a22c:	69bb      	ldr	r3, [r7, #24]
 800a22e:	1c5a      	adds	r2, r3, #1
 800a230:	61ba      	str	r2, [r7, #24]
 800a232:	683a      	ldr	r2, [r7, #0]
 800a234:	4413      	add	r3, r2
 800a236:	222e      	movs	r2, #46	@ 0x2e
 800a238:	725a      	strb	r2, [r3, #9]
		if (nw == 0) {				/* Buffer overflow? */
			di = 0; break;
		}
		di += nw;
#else					/* ANSI/OEM output */
		fno->altname[di++] = (TCHAR)wc;	/* Store it without any conversion */
 800a23a:	69bb      	ldr	r3, [r7, #24]
 800a23c:	1c5a      	adds	r2, r3, #1
 800a23e:	61ba      	str	r2, [r7, #24]
 800a240:	8afa      	ldrh	r2, [r7, #22]
 800a242:	b2d1      	uxtb	r1, r2
 800a244:	683a      	ldr	r2, [r7, #0]
 800a246:	4413      	add	r3, r2
 800a248:	460a      	mov	r2, r1
 800a24a:	725a      	strb	r2, [r3, #9]
 800a24c:	e000      	b.n	800a250 <get_fileinfo+0x120>
		if (wc == ' ') continue;	/* Skip padding spaces */
 800a24e:	bf00      	nop
	while (si < 11) {		/* Get SFN from SFN entry */
 800a250:	69fb      	ldr	r3, [r7, #28]
 800a252:	2b0a      	cmp	r3, #10
 800a254:	d9d4      	bls.n	800a200 <get_fileinfo+0xd0>
#endif
	}
	fno->altname[di] = 0;	/* Terminate the SFN  (null string means SFN is invalid) */
 800a256:	683a      	ldr	r2, [r7, #0]
 800a258:	69bb      	ldr	r3, [r7, #24]
 800a25a:	4413      	add	r3, r2
 800a25c:	3309      	adds	r3, #9
 800a25e:	2200      	movs	r2, #0
 800a260:	701a      	strb	r2, [r3, #0]

	if (!fno->fname[0]) {	/* If LFN is invalid, altname[] needs to be copied to fname[] */
 800a262:	683b      	ldr	r3, [r7, #0]
 800a264:	7d9b      	ldrb	r3, [r3, #22]
 800a266:	2b00      	cmp	r3, #0
 800a268:	d152      	bne.n	800a310 <get_fileinfo+0x1e0>
		if (di == 0) {		/* If LFN and SFN both are invalid, */
 800a26a:	69bb      	ldr	r3, [r7, #24]
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d107      	bne.n	800a280 <get_fileinfo+0x150>
			fno->fname[di++] = '\?';	/* This object is inaccessible due to wrong buffer or locale settings */
 800a270:	69bb      	ldr	r3, [r7, #24]
 800a272:	1c5a      	adds	r2, r3, #1
 800a274:	61ba      	str	r2, [r7, #24]
 800a276:	683a      	ldr	r2, [r7, #0]
 800a278:	4413      	add	r3, r2
 800a27a:	223f      	movs	r2, #63	@ 0x3f
 800a27c:	759a      	strb	r2, [r3, #22]
 800a27e:	e038      	b.n	800a2f2 <get_fileinfo+0x1c2>
		} else {
			BYTE lcflg = NS_BODY;
 800a280:	2308      	movs	r3, #8
 800a282:	74fb      	strb	r3, [r7, #19]

			for (si = di = 0; fno->altname[si]; si++, di++) {	/* Copy altname[] to fname[] with case information */
 800a284:	2300      	movs	r3, #0
 800a286:	61bb      	str	r3, [r7, #24]
 800a288:	69bb      	ldr	r3, [r7, #24]
 800a28a:	61fb      	str	r3, [r7, #28]
 800a28c:	e02a      	b.n	800a2e4 <get_fileinfo+0x1b4>
				wc = (WCHAR)fno->altname[si];
 800a28e:	683a      	ldr	r2, [r7, #0]
 800a290:	69fb      	ldr	r3, [r7, #28]
 800a292:	4413      	add	r3, r2
 800a294:	3309      	adds	r3, #9
 800a296:	781b      	ldrb	r3, [r3, #0]
 800a298:	82fb      	strh	r3, [r7, #22]
				if (wc == '.') lcflg = NS_EXT;
 800a29a:	8afb      	ldrh	r3, [r7, #22]
 800a29c:	2b2e      	cmp	r3, #46	@ 0x2e
 800a29e:	d101      	bne.n	800a2a4 <get_fileinfo+0x174>
 800a2a0:	2310      	movs	r3, #16
 800a2a2:	74fb      	strb	r3, [r7, #19]
				if (IsUpper(wc) && (dp->dir[DIR_NTres] & lcflg)) wc += 0x20;
 800a2a4:	8afb      	ldrh	r3, [r7, #22]
 800a2a6:	2b40      	cmp	r3, #64	@ 0x40
 800a2a8:	d90e      	bls.n	800a2c8 <get_fileinfo+0x198>
 800a2aa:	8afb      	ldrh	r3, [r7, #22]
 800a2ac:	2b5a      	cmp	r3, #90	@ 0x5a
 800a2ae:	d80b      	bhi.n	800a2c8 <get_fileinfo+0x198>
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	69db      	ldr	r3, [r3, #28]
 800a2b4:	330c      	adds	r3, #12
 800a2b6:	781a      	ldrb	r2, [r3, #0]
 800a2b8:	7cfb      	ldrb	r3, [r7, #19]
 800a2ba:	4013      	ands	r3, r2
 800a2bc:	b2db      	uxtb	r3, r3
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d002      	beq.n	800a2c8 <get_fileinfo+0x198>
 800a2c2:	8afb      	ldrh	r3, [r7, #22]
 800a2c4:	3320      	adds	r3, #32
 800a2c6:	82fb      	strh	r3, [r7, #22]
				fno->fname[di] = (TCHAR)wc;
 800a2c8:	8afb      	ldrh	r3, [r7, #22]
 800a2ca:	b2d9      	uxtb	r1, r3
 800a2cc:	683a      	ldr	r2, [r7, #0]
 800a2ce:	69bb      	ldr	r3, [r7, #24]
 800a2d0:	4413      	add	r3, r2
 800a2d2:	3316      	adds	r3, #22
 800a2d4:	460a      	mov	r2, r1
 800a2d6:	701a      	strb	r2, [r3, #0]
			for (si = di = 0; fno->altname[si]; si++, di++) {	/* Copy altname[] to fname[] with case information */
 800a2d8:	69fb      	ldr	r3, [r7, #28]
 800a2da:	3301      	adds	r3, #1
 800a2dc:	61fb      	str	r3, [r7, #28]
 800a2de:	69bb      	ldr	r3, [r7, #24]
 800a2e0:	3301      	adds	r3, #1
 800a2e2:	61bb      	str	r3, [r7, #24]
 800a2e4:	683a      	ldr	r2, [r7, #0]
 800a2e6:	69fb      	ldr	r3, [r7, #28]
 800a2e8:	4413      	add	r3, r2
 800a2ea:	3309      	adds	r3, #9
 800a2ec:	781b      	ldrb	r3, [r3, #0]
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d1cd      	bne.n	800a28e <get_fileinfo+0x15e>
			}
		}
		fno->fname[di] = 0;	/* Terminate the LFN */
 800a2f2:	683a      	ldr	r2, [r7, #0]
 800a2f4:	69bb      	ldr	r3, [r7, #24]
 800a2f6:	4413      	add	r3, r2
 800a2f8:	3316      	adds	r3, #22
 800a2fa:	2200      	movs	r2, #0
 800a2fc:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) fno->altname[0] = 0;	/* Altname is not needed if neither LFN nor case info is exist. */
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	69db      	ldr	r3, [r3, #28]
 800a302:	330c      	adds	r3, #12
 800a304:	781b      	ldrb	r3, [r3, #0]
 800a306:	2b00      	cmp	r3, #0
 800a308:	d102      	bne.n	800a310 <get_fileinfo+0x1e0>
 800a30a:	683b      	ldr	r3, [r7, #0]
 800a30c:	2200      	movs	r2, #0
 800a30e:	725a      	strb	r2, [r3, #9]
		fno->fname[di++] = c;
	}
	fno->fname[di] = 0;		/* Terminate the SFN */
#endif

	fno->fattrib = dp->dir[DIR_Attr] & AM_MASK;		/* Attribute */
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	69db      	ldr	r3, [r3, #28]
 800a314:	330b      	adds	r3, #11
 800a316:	781b      	ldrb	r3, [r3, #0]
 800a318:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a31c:	b2da      	uxtb	r2, r3
 800a31e:	683b      	ldr	r3, [r7, #0]
 800a320:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_32(dp->dir + DIR_FileSize);		/* Size */
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	69db      	ldr	r3, [r3, #28]
 800a326:	331c      	adds	r3, #28
 800a328:	4618      	mov	r0, r3
 800a32a:	f7fe fbc6 	bl	8008aba <ld_32>
 800a32e:	4602      	mov	r2, r0
 800a330:	683b      	ldr	r3, [r7, #0]
 800a332:	601a      	str	r2, [r3, #0]
	fno->ftime = ld_16(dp->dir + DIR_ModTime + 0);	/* Last modified time */
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	69db      	ldr	r3, [r3, #28]
 800a338:	3316      	adds	r3, #22
 800a33a:	4618      	mov	r0, r3
 800a33c:	f7fe fba4 	bl	8008a88 <ld_16>
 800a340:	4603      	mov	r3, r0
 800a342:	461a      	mov	r2, r3
 800a344:	683b      	ldr	r3, [r7, #0]
 800a346:	80da      	strh	r2, [r3, #6]
	fno->fdate = ld_16(dp->dir + DIR_ModTime + 2);	/* Last Modified date */
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	69db      	ldr	r3, [r3, #28]
 800a34c:	3318      	adds	r3, #24
 800a34e:	4618      	mov	r0, r3
 800a350:	f7fe fb9a 	bl	8008a88 <ld_16>
 800a354:	4603      	mov	r3, r0
 800a356:	461a      	mov	r2, r3
 800a358:	683b      	ldr	r3, [r7, #0]
 800a35a:	809a      	strh	r2, [r3, #4]
 800a35c:	e000      	b.n	800a360 <get_fileinfo+0x230>
	if (dp->sect == 0) return;	/* Exit if read pointer has reached end of directory */
 800a35e:	bf00      	nop
#if FF_FS_CRTIME
	fno->crtime = ld_16(dp->dir + DIR_CrtTime + 0);	/* Created time */
	fno->crdate = ld_16(dp->dir + DIR_CrtTime + 2);	/* Created date */
#endif
}
 800a360:	3720      	adds	r7, #32
 800a362:	46bd      	mov	sp, r7
 800a364:	bd80      	pop	{r7, pc}
	...

0800a368 <create_name>:

static FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,					/* Pointer to the directory object */
	const TCHAR** path			/* Pointer to pointer to the segment in the path string */
)
{
 800a368:	b580      	push	{r7, lr}
 800a36a:	b08a      	sub	sp, #40	@ 0x28
 800a36c:	af00      	add	r7, sp, #0
 800a36e:	6078      	str	r0, [r7, #4]
 800a370:	6039      	str	r1, [r7, #0]
	DWORD uc;
	UINT i, ni, si, di;


	/* Create an LFN into LFN working buffer */
	p = *path; lfn = dp->obj.fs->lfnbuf; di = 0;
 800a372:	683b      	ldr	r3, [r7, #0]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	60bb      	str	r3, [r7, #8]
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	68db      	ldr	r3, [r3, #12]
 800a37e:	613b      	str	r3, [r7, #16]
 800a380:	2300      	movs	r3, #0
 800a382:	617b      	str	r3, [r7, #20]
	for (;;) {
		uc = tchar2uni(&p);			/* Get a character */
 800a384:	f107 0308 	add.w	r3, r7, #8
 800a388:	4618      	mov	r0, r3
 800a38a:	f7fe fc4a 	bl	8008c22 <tchar2uni>
 800a38e:	60f8      	str	r0, [r7, #12]
		if (uc == 0xFFFFFFFF) return FR_INVALID_NAME;		/* Invalid code or UTF decode error */
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a396:	d101      	bne.n	800a39c <create_name+0x34>
 800a398:	2306      	movs	r3, #6
 800a39a:	e200      	b.n	800a79e <create_name+0x436>
		if (uc >= 0x10000) lfn[di++] = (WCHAR)(uc >> 16);	/* Store high surrogate if needed */
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a3a2:	d309      	bcc.n	800a3b8 <create_name+0x50>
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	0c19      	lsrs	r1, r3, #16
 800a3a8:	697b      	ldr	r3, [r7, #20]
 800a3aa:	1c5a      	adds	r2, r3, #1
 800a3ac:	617a      	str	r2, [r7, #20]
 800a3ae:	005b      	lsls	r3, r3, #1
 800a3b0:	693a      	ldr	r2, [r7, #16]
 800a3b2:	4413      	add	r3, r2
 800a3b4:	b28a      	uxth	r2, r1
 800a3b6:	801a      	strh	r2, [r3, #0]
		wc = (WCHAR)uc;
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (wc < ' ' || IsSeparator(wc)) break;	/* Break if end of the path or a separator is found */
 800a3bc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a3be:	2b1f      	cmp	r3, #31
 800a3c0:	d920      	bls.n	800a404 <create_name+0x9c>
 800a3c2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a3c4:	2b2f      	cmp	r3, #47	@ 0x2f
 800a3c6:	d01d      	beq.n	800a404 <create_name+0x9c>
 800a3c8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a3ca:	2b5c      	cmp	r3, #92	@ 0x5c
 800a3cc:	d01a      	beq.n	800a404 <create_name+0x9c>
		if (wc < 0x80 && strchr("*:<>|\"\?\x7F", (int)wc)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800a3ce:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a3d0:	2b7f      	cmp	r3, #127	@ 0x7f
 800a3d2:	d809      	bhi.n	800a3e8 <create_name+0x80>
 800a3d4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a3d6:	4619      	mov	r1, r3
 800a3d8:	4893      	ldr	r0, [pc, #588]	@ (800a628 <create_name+0x2c0>)
 800a3da:	f013 ff8b 	bl	801e2f4 <strchr>
 800a3de:	4603      	mov	r3, r0
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d001      	beq.n	800a3e8 <create_name+0x80>
 800a3e4:	2306      	movs	r3, #6
 800a3e6:	e1da      	b.n	800a79e <create_name+0x436>
		if (di >= FF_MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800a3e8:	697b      	ldr	r3, [r7, #20]
 800a3ea:	2bfe      	cmp	r3, #254	@ 0xfe
 800a3ec:	d901      	bls.n	800a3f2 <create_name+0x8a>
 800a3ee:	2306      	movs	r3, #6
 800a3f0:	e1d5      	b.n	800a79e <create_name+0x436>
		lfn[di++] = wc;				/* Store the Unicode character */
 800a3f2:	697b      	ldr	r3, [r7, #20]
 800a3f4:	1c5a      	adds	r2, r3, #1
 800a3f6:	617a      	str	r2, [r7, #20]
 800a3f8:	005b      	lsls	r3, r3, #1
 800a3fa:	693a      	ldr	r2, [r7, #16]
 800a3fc:	4413      	add	r3, r2
 800a3fe:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800a400:	801a      	strh	r2, [r3, #0]
		uc = tchar2uni(&p);			/* Get a character */
 800a402:	e7bf      	b.n	800a384 <create_name+0x1c>
	}
	if (wc < ' ') {				/* Stopped at end of the path? */
 800a404:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a406:	2b1f      	cmp	r3, #31
 800a408:	d806      	bhi.n	800a418 <create_name+0xb0>
		cf = NS_LAST;			/* Last segment */
 800a40a:	2304      	movs	r3, #4
 800a40c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a410:	e014      	b.n	800a43c <create_name+0xd4>
	} else {					/* Stopped at a separator */
		while (IsSeparator(*p)) p++;	/* Skip duplicated separators if exist */
 800a412:	68bb      	ldr	r3, [r7, #8]
 800a414:	3301      	adds	r3, #1
 800a416:	60bb      	str	r3, [r7, #8]
 800a418:	68bb      	ldr	r3, [r7, #8]
 800a41a:	781b      	ldrb	r3, [r3, #0]
 800a41c:	2b2f      	cmp	r3, #47	@ 0x2f
 800a41e:	d0f8      	beq.n	800a412 <create_name+0xaa>
 800a420:	68bb      	ldr	r3, [r7, #8]
 800a422:	781b      	ldrb	r3, [r3, #0]
 800a424:	2b5c      	cmp	r3, #92	@ 0x5c
 800a426:	d0f4      	beq.n	800a412 <create_name+0xaa>
		cf = 0;					/* Next segment may follow */
 800a428:	2300      	movs	r3, #0
 800a42a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		if (IsTerminator(*p)) cf = NS_LAST;	/* Ignore terminating separator */
 800a42e:	68bb      	ldr	r3, [r7, #8]
 800a430:	781b      	ldrb	r3, [r3, #0]
 800a432:	2b1f      	cmp	r3, #31
 800a434:	d802      	bhi.n	800a43c <create_name+0xd4>
 800a436:	2304      	movs	r3, #4
 800a438:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	}
	*path = p;					/* Return pointer to the next segment */
 800a43c:	68ba      	ldr	r2, [r7, #8]
 800a43e:	683b      	ldr	r3, [r7, #0]
 800a440:	601a      	str	r2, [r3, #0]

#if FF_FS_RPATH
	if ((di == 1 && lfn[di - 1] == '.') ||
 800a442:	697b      	ldr	r3, [r7, #20]
 800a444:	2b01      	cmp	r3, #1
 800a446:	d109      	bne.n	800a45c <create_name+0xf4>
 800a448:	697a      	ldr	r2, [r7, #20]
 800a44a:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800a44e:	4413      	add	r3, r2
 800a450:	005b      	lsls	r3, r3, #1
 800a452:	693a      	ldr	r2, [r7, #16]
 800a454:	4413      	add	r3, r2
 800a456:	881b      	ldrh	r3, [r3, #0]
 800a458:	2b2e      	cmp	r3, #46	@ 0x2e
 800a45a:	d015      	beq.n	800a488 <create_name+0x120>
 800a45c:	697b      	ldr	r3, [r7, #20]
 800a45e:	2b02      	cmp	r3, #2
 800a460:	d14d      	bne.n	800a4fe <create_name+0x196>
		(di == 2 && lfn[di - 1] == '.' && lfn[di - 2] == '.')) {	/* Is this segment a dot name? */
 800a462:	697a      	ldr	r2, [r7, #20]
 800a464:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800a468:	4413      	add	r3, r2
 800a46a:	005b      	lsls	r3, r3, #1
 800a46c:	693a      	ldr	r2, [r7, #16]
 800a46e:	4413      	add	r3, r2
 800a470:	881b      	ldrh	r3, [r3, #0]
 800a472:	2b2e      	cmp	r3, #46	@ 0x2e
 800a474:	d143      	bne.n	800a4fe <create_name+0x196>
 800a476:	697a      	ldr	r2, [r7, #20]
 800a478:	4b6c      	ldr	r3, [pc, #432]	@ (800a62c <create_name+0x2c4>)
 800a47a:	4413      	add	r3, r2
 800a47c:	005b      	lsls	r3, r3, #1
 800a47e:	693a      	ldr	r2, [r7, #16]
 800a480:	4413      	add	r3, r2
 800a482:	881b      	ldrh	r3, [r3, #0]
 800a484:	2b2e      	cmp	r3, #46	@ 0x2e
 800a486:	d13a      	bne.n	800a4fe <create_name+0x196>
		lfn[di] = 0;
 800a488:	697b      	ldr	r3, [r7, #20]
 800a48a:	005b      	lsls	r3, r3, #1
 800a48c:	693a      	ldr	r2, [r7, #16]
 800a48e:	4413      	add	r3, r2
 800a490:	2200      	movs	r2, #0
 800a492:	801a      	strh	r2, [r3, #0]
		for (i = 0; i < 11; i++) {	/* Create dot name for SFN entry */
 800a494:	2300      	movs	r3, #0
 800a496:	623b      	str	r3, [r7, #32]
 800a498:	e00f      	b.n	800a4ba <create_name+0x152>
			dp->fn[i] = (i < di) ? '.' : ' ';
 800a49a:	6a3a      	ldr	r2, [r7, #32]
 800a49c:	697b      	ldr	r3, [r7, #20]
 800a49e:	429a      	cmp	r2, r3
 800a4a0:	d201      	bcs.n	800a4a6 <create_name+0x13e>
 800a4a2:	212e      	movs	r1, #46	@ 0x2e
 800a4a4:	e000      	b.n	800a4a8 <create_name+0x140>
 800a4a6:	2120      	movs	r1, #32
 800a4a8:	687a      	ldr	r2, [r7, #4]
 800a4aa:	6a3b      	ldr	r3, [r7, #32]
 800a4ac:	4413      	add	r3, r2
 800a4ae:	3320      	adds	r3, #32
 800a4b0:	460a      	mov	r2, r1
 800a4b2:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < 11; i++) {	/* Create dot name for SFN entry */
 800a4b4:	6a3b      	ldr	r3, [r7, #32]
 800a4b6:	3301      	adds	r3, #1
 800a4b8:	623b      	str	r3, [r7, #32]
 800a4ba:	6a3b      	ldr	r3, [r7, #32]
 800a4bc:	2b0a      	cmp	r3, #10
 800a4be:	d9ec      	bls.n	800a49a <create_name+0x132>
		}
		dp->fn[i] = cf | NS_DOT;	/* This is a dot entry */
 800a4c0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a4c4:	f043 0320 	orr.w	r3, r3, #32
 800a4c8:	b2d9      	uxtb	r1, r3
 800a4ca:	687a      	ldr	r2, [r7, #4]
 800a4cc:	6a3b      	ldr	r3, [r7, #32]
 800a4ce:	4413      	add	r3, r2
 800a4d0:	3320      	adds	r3, #32
 800a4d2:	460a      	mov	r2, r1
 800a4d4:	701a      	strb	r2, [r3, #0]
		return FR_OK;
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	e161      	b.n	800a79e <create_name+0x436>
	}
#endif
	while (di) {					/* Snip off trailing spaces and dots if exist */
		wc = lfn[di - 1];
 800a4da:	697a      	ldr	r2, [r7, #20]
 800a4dc:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800a4e0:	4413      	add	r3, r2
 800a4e2:	005b      	lsls	r3, r3, #1
 800a4e4:	693a      	ldr	r2, [r7, #16]
 800a4e6:	4413      	add	r3, r2
 800a4e8:	881b      	ldrh	r3, [r3, #0]
 800a4ea:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (wc != ' ' && wc != '.') break;
 800a4ec:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a4ee:	2b20      	cmp	r3, #32
 800a4f0:	d002      	beq.n	800a4f8 <create_name+0x190>
 800a4f2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a4f4:	2b2e      	cmp	r3, #46	@ 0x2e
 800a4f6:	d106      	bne.n	800a506 <create_name+0x19e>
		di--;
 800a4f8:	697b      	ldr	r3, [r7, #20]
 800a4fa:	3b01      	subs	r3, #1
 800a4fc:	617b      	str	r3, [r7, #20]
	while (di) {					/* Snip off trailing spaces and dots if exist */
 800a4fe:	697b      	ldr	r3, [r7, #20]
 800a500:	2b00      	cmp	r3, #0
 800a502:	d1ea      	bne.n	800a4da <create_name+0x172>
 800a504:	e000      	b.n	800a508 <create_name+0x1a0>
		if (wc != ' ' && wc != '.') break;
 800a506:	bf00      	nop
	}
	lfn[di] = 0;							/* LFN is created into the working buffer */
 800a508:	697b      	ldr	r3, [r7, #20]
 800a50a:	005b      	lsls	r3, r3, #1
 800a50c:	693a      	ldr	r2, [r7, #16]
 800a50e:	4413      	add	r3, r2
 800a510:	2200      	movs	r2, #0
 800a512:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject null name */
 800a514:	697b      	ldr	r3, [r7, #20]
 800a516:	2b00      	cmp	r3, #0
 800a518:	d101      	bne.n	800a51e <create_name+0x1b6>
 800a51a:	2306      	movs	r3, #6
 800a51c:	e13f      	b.n	800a79e <create_name+0x436>

	/* Create SFN in directory form */
	for (si = 0; lfn[si] == ' '; si++) ;	/* Remove leading spaces */
 800a51e:	2300      	movs	r3, #0
 800a520:	61bb      	str	r3, [r7, #24]
 800a522:	e002      	b.n	800a52a <create_name+0x1c2>
 800a524:	69bb      	ldr	r3, [r7, #24]
 800a526:	3301      	adds	r3, #1
 800a528:	61bb      	str	r3, [r7, #24]
 800a52a:	69bb      	ldr	r3, [r7, #24]
 800a52c:	005b      	lsls	r3, r3, #1
 800a52e:	693a      	ldr	r2, [r7, #16]
 800a530:	4413      	add	r3, r2
 800a532:	881b      	ldrh	r3, [r3, #0]
 800a534:	2b20      	cmp	r3, #32
 800a536:	d0f5      	beq.n	800a524 <create_name+0x1bc>
	if (si > 0 || lfn[si] == '.') cf |= NS_LOSS | NS_LFN;	/* Is there any leading space or dot? */
 800a538:	69bb      	ldr	r3, [r7, #24]
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d106      	bne.n	800a54c <create_name+0x1e4>
 800a53e:	69bb      	ldr	r3, [r7, #24]
 800a540:	005b      	lsls	r3, r3, #1
 800a542:	693a      	ldr	r2, [r7, #16]
 800a544:	4413      	add	r3, r2
 800a546:	881b      	ldrh	r3, [r3, #0]
 800a548:	2b2e      	cmp	r3, #46	@ 0x2e
 800a54a:	d109      	bne.n	800a560 <create_name+0x1f8>
 800a54c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a550:	f043 0303 	orr.w	r3, r3, #3
 800a554:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	while (di > 0 && lfn[di - 1] != '.') di--;	/* Find last dot (di<=si: no extension) */
 800a558:	e002      	b.n	800a560 <create_name+0x1f8>
 800a55a:	697b      	ldr	r3, [r7, #20]
 800a55c:	3b01      	subs	r3, #1
 800a55e:	617b      	str	r3, [r7, #20]
 800a560:	697b      	ldr	r3, [r7, #20]
 800a562:	2b00      	cmp	r3, #0
 800a564:	d009      	beq.n	800a57a <create_name+0x212>
 800a566:	697a      	ldr	r2, [r7, #20]
 800a568:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800a56c:	4413      	add	r3, r2
 800a56e:	005b      	lsls	r3, r3, #1
 800a570:	693a      	ldr	r2, [r7, #16]
 800a572:	4413      	add	r3, r2
 800a574:	881b      	ldrh	r3, [r3, #0]
 800a576:	2b2e      	cmp	r3, #46	@ 0x2e
 800a578:	d1ef      	bne.n	800a55a <create_name+0x1f2>

	memset(dp->fn, ' ', 11);
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	3320      	adds	r3, #32
 800a57e:	220b      	movs	r2, #11
 800a580:	2120      	movs	r1, #32
 800a582:	4618      	mov	r0, r3
 800a584:	f013 feae 	bl	801e2e4 <memset>
	i = b = 0; ni = 8;
 800a588:	2300      	movs	r3, #0
 800a58a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a58e:	2300      	movs	r3, #0
 800a590:	623b      	str	r3, [r7, #32]
 800a592:	2308      	movs	r3, #8
 800a594:	61fb      	str	r3, [r7, #28]
	for (;;) {
		wc = lfn[si++];					/* Get an LFN character */
 800a596:	69bb      	ldr	r3, [r7, #24]
 800a598:	1c5a      	adds	r2, r3, #1
 800a59a:	61ba      	str	r2, [r7, #24]
 800a59c:	005b      	lsls	r3, r3, #1
 800a59e:	693a      	ldr	r2, [r7, #16]
 800a5a0:	4413      	add	r3, r2
 800a5a2:	881b      	ldrh	r3, [r3, #0]
 800a5a4:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (wc == 0) break;				/* Break on end of the LFN */
 800a5a6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	f000 80ae 	beq.w	800a70a <create_name+0x3a2>
		if (wc == ' ' || (wc == '.' && si != di)) {	/* Remove embedded spaces and dots */
 800a5ae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a5b0:	2b20      	cmp	r3, #32
 800a5b2:	d006      	beq.n	800a5c2 <create_name+0x25a>
 800a5b4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a5b6:	2b2e      	cmp	r3, #46	@ 0x2e
 800a5b8:	d10a      	bne.n	800a5d0 <create_name+0x268>
 800a5ba:	69ba      	ldr	r2, [r7, #24]
 800a5bc:	697b      	ldr	r3, [r7, #20]
 800a5be:	429a      	cmp	r2, r3
 800a5c0:	d006      	beq.n	800a5d0 <create_name+0x268>
			cf |= NS_LOSS | NS_LFN;
 800a5c2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a5c6:	f043 0303 	orr.w	r3, r3, #3
 800a5ca:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
			continue;
 800a5ce:	e09b      	b.n	800a708 <create_name+0x3a0>
		}

		if (i >= ni || si == di) {		/* End of field? */
 800a5d0:	6a3a      	ldr	r2, [r7, #32]
 800a5d2:	69fb      	ldr	r3, [r7, #28]
 800a5d4:	429a      	cmp	r2, r3
 800a5d6:	d203      	bcs.n	800a5e0 <create_name+0x278>
 800a5d8:	69ba      	ldr	r2, [r7, #24]
 800a5da:	697b      	ldr	r3, [r7, #20]
 800a5dc:	429a      	cmp	r2, r3
 800a5de:	d127      	bne.n	800a630 <create_name+0x2c8>
			if (ni == 11) {				/* Name extension overflow? */
 800a5e0:	69fb      	ldr	r3, [r7, #28]
 800a5e2:	2b0b      	cmp	r3, #11
 800a5e4:	d106      	bne.n	800a5f4 <create_name+0x28c>
				cf |= NS_LOSS | NS_LFN;
 800a5e6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a5ea:	f043 0303 	orr.w	r3, r3, #3
 800a5ee:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
				break;
 800a5f2:	e08d      	b.n	800a710 <create_name+0x3a8>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Name body overflow? */
 800a5f4:	69ba      	ldr	r2, [r7, #24]
 800a5f6:	697b      	ldr	r3, [r7, #20]
 800a5f8:	429a      	cmp	r2, r3
 800a5fa:	d005      	beq.n	800a608 <create_name+0x2a0>
 800a5fc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a600:	f043 0303 	orr.w	r3, r3, #3
 800a604:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
			if (si > di) break;						/* No name extension? */
 800a608:	69ba      	ldr	r2, [r7, #24]
 800a60a:	697b      	ldr	r3, [r7, #20]
 800a60c:	429a      	cmp	r2, r3
 800a60e:	d87e      	bhi.n	800a70e <create_name+0x3a6>
			si = di; i = 8; ni = 11; b <<= 2;		/* Enter name extension */
 800a610:	697b      	ldr	r3, [r7, #20]
 800a612:	61bb      	str	r3, [r7, #24]
 800a614:	2308      	movs	r3, #8
 800a616:	623b      	str	r3, [r7, #32]
 800a618:	230b      	movs	r3, #11
 800a61a:	61fb      	str	r3, [r7, #28]
 800a61c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a620:	009b      	lsls	r3, r3, #2
 800a622:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			continue;
 800a626:	e06f      	b.n	800a708 <create_name+0x3a0>
 800a628:	08020318 	.word	0x08020318
 800a62c:	7ffffffe 	.word	0x7ffffffe
		}

		if (wc >= 0x80) {	/* Is this an extended character? */
 800a630:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a632:	2b7f      	cmp	r3, #127	@ 0x7f
 800a634:	d911      	bls.n	800a65a <create_name+0x2f2>
			cf |= NS_LFN;	/* LFN entry needs to be created */
 800a636:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a63a:	f043 0302 	orr.w	r3, r3, #2
 800a63e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
			}
#elif FF_CODE_PAGE < 900	/* In SBCS cfg */
			wc = ff_uni2oem(wc, CODEPAGE);			/* Unicode ==> ANSI/OEM code */
			if (wc & 0x80) wc = ExCvt[wc & 0x7F];	/* Convert extended character to upper (SBCS) */
#else						/* In DBCS cfg */
			wc = ff_uni2oem(ff_wtoupper(wc), CODEPAGE);	/* Unicode ==> Up-convert ==> ANSI/OEM code */
 800a642:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a644:	4618      	mov	r0, r3
 800a646:	f002 fb19 	bl	800cc7c <ff_wtoupper>
 800a64a:	4603      	mov	r3, r0
 800a64c:	f44f 7169 	mov.w	r1, #932	@ 0x3a4
 800a650:	4618      	mov	r0, r3
 800a652:	f002 fa5f 	bl	800cb14 <ff_uni2oem>
 800a656:	4603      	mov	r3, r0
 800a658:	84bb      	strh	r3, [r7, #36]	@ 0x24
#endif
		}

		if (wc >= 0x100) {				/* Is this a DBC? */
 800a65a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a65c:	2bff      	cmp	r3, #255	@ 0xff
 800a65e:	d91a      	bls.n	800a696 <create_name+0x32e>
			if (i >= ni - 1) {			/* Field overflow? */
 800a660:	69fb      	ldr	r3, [r7, #28]
 800a662:	3b01      	subs	r3, #1
 800a664:	6a3a      	ldr	r2, [r7, #32]
 800a666:	429a      	cmp	r2, r3
 800a668:	d308      	bcc.n	800a67c <create_name+0x314>
				cf |= NS_LOSS | NS_LFN;
 800a66a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a66e:	f043 0303 	orr.w	r3, r3, #3
 800a672:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
				i = ni; continue;		/* Next field */
 800a676:	69fb      	ldr	r3, [r7, #28]
 800a678:	623b      	str	r3, [r7, #32]
 800a67a:	e045      	b.n	800a708 <create_name+0x3a0>
			}
			dp->fn[i++] = (BYTE)(wc >> 8);	/* Put 1st byte */
 800a67c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a67e:	0a1b      	lsrs	r3, r3, #8
 800a680:	b299      	uxth	r1, r3
 800a682:	6a3b      	ldr	r3, [r7, #32]
 800a684:	1c5a      	adds	r2, r3, #1
 800a686:	623a      	str	r2, [r7, #32]
 800a688:	b2c9      	uxtb	r1, r1
 800a68a:	687a      	ldr	r2, [r7, #4]
 800a68c:	4413      	add	r3, r2
 800a68e:	460a      	mov	r2, r1
 800a690:	f883 2020 	strb.w	r2, [r3, #32]
 800a694:	e02e      	b.n	800a6f4 <create_name+0x38c>
		} else {						/* SBC */
			if (wc == 0 || strchr("+,;=[]", (int)wc)) {	/* Replace illegal characters for SFN */
 800a696:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d007      	beq.n	800a6ac <create_name+0x344>
 800a69c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a69e:	4619      	mov	r1, r3
 800a6a0:	4841      	ldr	r0, [pc, #260]	@ (800a7a8 <create_name+0x440>)
 800a6a2:	f013 fe27 	bl	801e2f4 <strchr>
 800a6a6:	4603      	mov	r3, r0
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d008      	beq.n	800a6be <create_name+0x356>
				wc = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800a6ac:	235f      	movs	r3, #95	@ 0x5f
 800a6ae:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800a6b0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a6b4:	f043 0303 	orr.w	r3, r3, #3
 800a6b8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a6bc:	e01a      	b.n	800a6f4 <create_name+0x38c>
			} else {
				if (IsUpper(wc)) {		/* ASCII upper case? */
 800a6be:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a6c0:	2b40      	cmp	r3, #64	@ 0x40
 800a6c2:	d908      	bls.n	800a6d6 <create_name+0x36e>
 800a6c4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a6c6:	2b5a      	cmp	r3, #90	@ 0x5a
 800a6c8:	d805      	bhi.n	800a6d6 <create_name+0x36e>
					b |= 2;
 800a6ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a6ce:	f043 0302 	orr.w	r3, r3, #2
 800a6d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				}
				if (IsLower(wc)) {		/* ASCII lower case? */
 800a6d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a6d8:	2b60      	cmp	r3, #96	@ 0x60
 800a6da:	d90b      	bls.n	800a6f4 <create_name+0x38c>
 800a6dc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a6de:	2b7a      	cmp	r3, #122	@ 0x7a
 800a6e0:	d808      	bhi.n	800a6f4 <create_name+0x38c>
					b |= 1; wc -= 0x20;
 800a6e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a6e6:	f043 0301 	orr.w	r3, r3, #1
 800a6ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a6ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a6f0:	3b20      	subs	r3, #32
 800a6f2:	84bb      	strh	r3, [r7, #36]	@ 0x24
				}
			}
		}
		dp->fn[i++] = (BYTE)wc;
 800a6f4:	6a3b      	ldr	r3, [r7, #32]
 800a6f6:	1c5a      	adds	r2, r3, #1
 800a6f8:	623a      	str	r2, [r7, #32]
 800a6fa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800a6fc:	b2d1      	uxtb	r1, r2
 800a6fe:	687a      	ldr	r2, [r7, #4]
 800a700:	4413      	add	r3, r2
 800a702:	460a      	mov	r2, r1
 800a704:	f883 2020 	strb.w	r2, [r3, #32]
		wc = lfn[si++];					/* Get an LFN character */
 800a708:	e745      	b.n	800a596 <create_name+0x22e>
		if (wc == 0) break;				/* Break on end of the LFN */
 800a70a:	bf00      	nop
 800a70c:	e000      	b.n	800a710 <create_name+0x3a8>
			if (si > di) break;						/* No name extension? */
 800a70e:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a716:	2be5      	cmp	r3, #229	@ 0xe5
 800a718:	d103      	bne.n	800a722 <create_name+0x3ba>
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	2205      	movs	r2, #5
 800a71e:	f883 2020 	strb.w	r2, [r3, #32]

	if (ni == 8) b <<= 2;				/* Shift capital flags if no extension */
 800a722:	69fb      	ldr	r3, [r7, #28]
 800a724:	2b08      	cmp	r3, #8
 800a726:	d104      	bne.n	800a732 <create_name+0x3ca>
 800a728:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a72c:	009b      	lsls	r3, r3, #2
 800a72e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* LFN entry needs to be created if composite capitals */
 800a732:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a736:	f003 030c 	and.w	r3, r3, #12
 800a73a:	2b0c      	cmp	r3, #12
 800a73c:	d005      	beq.n	800a74a <create_name+0x3e2>
 800a73e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a742:	f003 0303 	and.w	r3, r3, #3
 800a746:	2b03      	cmp	r3, #3
 800a748:	d105      	bne.n	800a756 <create_name+0x3ee>
 800a74a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a74e:	f043 0302 	orr.w	r3, r3, #2
 800a752:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if (!(cf & NS_LFN)) {				/* When LFN is in 8.3 format without extended character, NT flags are created */
 800a756:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a75a:	f003 0302 	and.w	r3, r3, #2
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d117      	bne.n	800a792 <create_name+0x42a>
		if (b & 0x01) cf |= NS_EXT;		/* NT flag (Extension has small capital letters only) */
 800a762:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a766:	f003 0301 	and.w	r3, r3, #1
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d005      	beq.n	800a77a <create_name+0x412>
 800a76e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a772:	f043 0310 	orr.w	r3, r3, #16
 800a776:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		if (b & 0x04) cf |= NS_BODY;	/* NT flag (Body has small capital letters only) */
 800a77a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a77e:	f003 0304 	and.w	r3, r3, #4
 800a782:	2b00      	cmp	r3, #0
 800a784:	d005      	beq.n	800a792 <create_name+0x42a>
 800a786:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a78a:	f043 0308 	orr.w	r3, r3, #8
 800a78e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created into dp->fn[] */
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800a798:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

	return FR_OK;
 800a79c:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ' || p[si] <= ' ') ? NS_LAST : 0;	/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* FF_USE_LFN */
}
 800a79e:	4618      	mov	r0, r3
 800a7a0:	3728      	adds	r7, #40	@ 0x28
 800a7a2:	46bd      	mov	sp, r7
 800a7a4:	bd80      	pop	{r7, pc}
 800a7a6:	bf00      	nop
 800a7a8:	08020324 	.word	0x08020324

0800a7ac <follow_path>:

static FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,					/* Directory object to return last directory and found object */
	const TCHAR* path			/* Full-path string to find a file or directory */
)
{
 800a7ac:	b580      	push	{r7, lr}
 800a7ae:	b086      	sub	sp, #24
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	6078      	str	r0, [r7, #4]
 800a7b4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	FATFS *fs = dp->obj.fs;
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	613b      	str	r3, [r7, #16]


	/* Determins the start directory (current directory or forced root directory) */
#if FF_FS_RPATH
	if (!IsSeparator(*path) && (FF_STR_VOLUME_ID != 2 || !IsTerminator(*path))) {	/* Without heading separator */
 800a7bc:	683b      	ldr	r3, [r7, #0]
 800a7be:	781b      	ldrb	r3, [r3, #0]
 800a7c0:	2b2f      	cmp	r3, #47	@ 0x2f
 800a7c2:	d00b      	beq.n	800a7dc <follow_path+0x30>
 800a7c4:	683b      	ldr	r3, [r7, #0]
 800a7c6:	781b      	ldrb	r3, [r3, #0]
 800a7c8:	2b5c      	cmp	r3, #92	@ 0x5c
 800a7ca:	d007      	beq.n	800a7dc <follow_path+0x30>
		dp->obj.sclust = fs->cdir;			/* Start at the current directory */
 800a7cc:	693b      	ldr	r3, [r7, #16]
 800a7ce:	699a      	ldr	r2, [r3, #24]
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	609a      	str	r2, [r3, #8]
 800a7d4:	e00d      	b.n	800a7f2 <follow_path+0x46>
	} else
#endif
	{										/* With heading separator */
		while (IsSeparator(*path)) path++;	/* Strip heading separators */
 800a7d6:	683b      	ldr	r3, [r7, #0]
 800a7d8:	3301      	adds	r3, #1
 800a7da:	603b      	str	r3, [r7, #0]
 800a7dc:	683b      	ldr	r3, [r7, #0]
 800a7de:	781b      	ldrb	r3, [r3, #0]
 800a7e0:	2b2f      	cmp	r3, #47	@ 0x2f
 800a7e2:	d0f8      	beq.n	800a7d6 <follow_path+0x2a>
 800a7e4:	683b      	ldr	r3, [r7, #0]
 800a7e6:	781b      	ldrb	r3, [r3, #0]
 800a7e8:	2b5c      	cmp	r3, #92	@ 0x5c
 800a7ea:	d0f4      	beq.n	800a7d6 <follow_path+0x2a>
		dp->obj.sclust = 0;					/* Start at the root directory */
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	2200      	movs	r2, #0
 800a7f0:	609a      	str	r2, [r3, #8]
		}
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800a7f2:	683b      	ldr	r3, [r7, #0]
 800a7f4:	781b      	ldrb	r3, [r3, #0]
 800a7f6:	2b1f      	cmp	r3, #31
 800a7f8:	d80a      	bhi.n	800a810 <follow_path+0x64>
		dp->fn[NSFLAG] = NS_NONAME;
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	2280      	movs	r2, #128	@ 0x80
 800a7fe:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
		res = dir_sdi(dp, 0);
 800a802:	2100      	movs	r1, #0
 800a804:	6878      	ldr	r0, [r7, #4]
 800a806:	f7fe fe95 	bl	8009534 <dir_sdi>
 800a80a:	4603      	mov	r3, r0
 800a80c:	75fb      	strb	r3, [r7, #23]
 800a80e:	e056      	b.n	800a8be <follow_path+0x112>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a810:	463b      	mov	r3, r7
 800a812:	4619      	mov	r1, r3
 800a814:	6878      	ldr	r0, [r7, #4]
 800a816:	f7ff fda7 	bl	800a368 <create_name>
 800a81a:	4603      	mov	r3, r0
 800a81c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800a81e:	7dfb      	ldrb	r3, [r7, #23]
 800a820:	2b00      	cmp	r3, #0
 800a822:	d147      	bne.n	800a8b4 <follow_path+0x108>
			ns = dp->fn[NSFLAG];
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 800a82a:	73fb      	strb	r3, [r7, #15]
				dp->fn[NSFLAG] |= NS_NONAME;	/* but dot names in exFAT volume are not directory entry */
				if (ns & NS_LAST) break;		/* Last segment? */
				continue;		/* Follow next segment */
			}
#endif
			res = dir_find(dp);				/* Find an object with the segment name */
 800a82c:	6878      	ldr	r0, [r7, #4]
 800a82e:	f7ff fac7 	bl	8009dc0 <dir_find>
 800a832:	4603      	mov	r3, r0
 800a834:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) {				/* Failed to find the object */
 800a836:	7dfb      	ldrb	r3, [r7, #23]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d01b      	beq.n	800a874 <follow_path+0xc8>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800a83c:	7dfb      	ldrb	r3, [r7, #23]
 800a83e:	2b04      	cmp	r3, #4
 800a840:	d13a      	bne.n	800a8b8 <follow_path+0x10c>
					if (FF_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there (may be root dir in FAT volume) */
 800a842:	7bfb      	ldrb	r3, [r7, #15]
 800a844:	f003 0320 	and.w	r3, r3, #32
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d00b      	beq.n	800a864 <follow_path+0xb8>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 800a84c:	7bfb      	ldrb	r3, [r7, #15]
 800a84e:	f003 0304 	and.w	r3, r3, #4
 800a852:	2b00      	cmp	r3, #0
 800a854:	d02c      	beq.n	800a8b0 <follow_path+0x104>
						dp->fn[NSFLAG] = NS_NONAME;
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	2280      	movs	r2, #128	@ 0x80
 800a85a:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
						res = FR_OK;
 800a85e:	2300      	movs	r3, #0
 800a860:	75fb      	strb	r3, [r7, #23]
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
					}
				}
				break;
 800a862:	e029      	b.n	800a8b8 <follow_path+0x10c>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800a864:	7bfb      	ldrb	r3, [r7, #15]
 800a866:	f003 0304 	and.w	r3, r3, #4
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d124      	bne.n	800a8b8 <follow_path+0x10c>
 800a86e:	2305      	movs	r3, #5
 800a870:	75fb      	strb	r3, [r7, #23]
				break;
 800a872:	e021      	b.n	800a8b8 <follow_path+0x10c>
				}
				fs->xcwds2.tbl[fs->xcwds2.depth].d_scl = ld_32(fs->dirbuf + XDIR_FstClus);
				fs->xcwds2.tbl[fs->xcwds2.depth].d_size = ld_32(fs->dirbuf + XDIR_FileSize) | (fs->dirbuf[XDIR_GenFlags] & 2);
			}
#endif
			if (ns & NS_LAST) break;		/* If last segment matched, the function completed */
 800a874:	7bfb      	ldrb	r3, [r7, #15]
 800a876:	f003 0304 	and.w	r3, r3, #4
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d11e      	bne.n	800a8bc <follow_path+0x110>
			/* Get into the sub-directory */
			if (!(dp->obj.attr & AM_DIR)) {
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	799b      	ldrb	r3, [r3, #6]
 800a882:	f003 0310 	and.w	r3, r3, #16
 800a886:	2b00      	cmp	r3, #0
 800a888:	d102      	bne.n	800a890 <follow_path+0xe4>
				res = FR_NO_PATH; break;	/* It is not a sub-directory and cannot follow the path */
 800a88a:	2305      	movs	r3, #5
 800a88c:	75fb      	strb	r3, [r7, #23]
 800a88e:	e016      	b.n	800a8be <follow_path+0x112>
			if (fs->fs_type == FS_EXFAT) {
				init_alloc_info(&dp->obj, dp);	/* Open next directory */
			} else
#endif
			{
				dp->obj.sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800a890:	693b      	ldr	r3, [r7, #16]
 800a892:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	691b      	ldr	r3, [r3, #16]
 800a89a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a89e:	4413      	add	r3, r2
 800a8a0:	4619      	mov	r1, r3
 800a8a2:	6938      	ldr	r0, [r7, #16]
 800a8a4:	f7fe ff9e 	bl	80097e4 <ld_clust>
 800a8a8:	4602      	mov	r2, r0
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	609a      	str	r2, [r3, #8]
 800a8ae:	e7af      	b.n	800a810 <follow_path+0x64>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 800a8b0:	bf00      	nop
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a8b2:	e7ad      	b.n	800a810 <follow_path+0x64>
			if (res != FR_OK) break;
 800a8b4:	bf00      	nop
 800a8b6:	e002      	b.n	800a8be <follow_path+0x112>
				break;
 800a8b8:	bf00      	nop
 800a8ba:	e000      	b.n	800a8be <follow_path+0x112>
			if (ns & NS_LAST) break;		/* If last segment matched, the function completed */
 800a8bc:	bf00      	nop
			}
		}
	}

	return res;
 800a8be:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8c0:	4618      	mov	r0, r3
 800a8c2:	3718      	adds	r7, #24
 800a8c4:	46bd      	mov	sp, r7
 800a8c6:	bd80      	pop	{r7, pc}

0800a8c8 <get_ldnumber>:
/*-----------------------------------------------------------------------*/

static int get_ldnumber (	/* Returns logical drive number (-1:invalid drive number or null pointer) */
	const TCHAR** path		/* Pointer to pointer to the path name */
)
{
 800a8c8:	b480      	push	{r7}
 800a8ca:	b087      	sub	sp, #28
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	6078      	str	r0, [r7, #4]
#if FF_STR_VOLUME_ID		/* Find string volume ID */
	const char *vsp;
	char vchr;
#endif

	tt = tp = *path;
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	60fb      	str	r3, [r7, #12]
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	617b      	str	r3, [r7, #20]
	if (!tp) return -1;		/* Invalid path name? */
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d102      	bne.n	800a8e6 <get_ldnumber+0x1e>
 800a8e0:	f04f 33ff 	mov.w	r3, #4294967295
 800a8e4:	e02d      	b.n	800a942 <get_ldnumber+0x7a>
	do {					/* Find a colon in the path */
		chr = *tt++;
 800a8e6:	697b      	ldr	r3, [r7, #20]
 800a8e8:	1c5a      	adds	r2, r3, #1
 800a8ea:	617a      	str	r2, [r7, #20]
 800a8ec:	781b      	ldrb	r3, [r3, #0]
 800a8ee:	72fb      	strb	r3, [r7, #11]
	} while (!IsTerminator(chr) && chr != ':');
 800a8f0:	7afb      	ldrb	r3, [r7, #11]
 800a8f2:	2b1f      	cmp	r3, #31
 800a8f4:	d902      	bls.n	800a8fc <get_ldnumber+0x34>
 800a8f6:	7afb      	ldrb	r3, [r7, #11]
 800a8f8:	2b3a      	cmp	r3, #58	@ 0x3a
 800a8fa:	d1f4      	bne.n	800a8e6 <get_ldnumber+0x1e>

	if (chr == ':') {	/* Is there a DOS/Windows style volume ID? */
 800a8fc:	7afb      	ldrb	r3, [r7, #11]
 800a8fe:	2b3a      	cmp	r3, #58	@ 0x3a
 800a900:	d11d      	bne.n	800a93e <get_ldnumber+0x76>
		i = FF_VOLUMES;
 800a902:	2301      	movs	r3, #1
 800a904:	613b      	str	r3, [r7, #16]
		if (IsDigit(*tp) && tp + 2 == tt) {	/* Is it a numeric volume ID + colon? */
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	781b      	ldrb	r3, [r3, #0]
 800a90a:	2b2f      	cmp	r3, #47	@ 0x2f
 800a90c:	d90c      	bls.n	800a928 <get_ldnumber+0x60>
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	781b      	ldrb	r3, [r3, #0]
 800a912:	2b39      	cmp	r3, #57	@ 0x39
 800a914:	d808      	bhi.n	800a928 <get_ldnumber+0x60>
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	3302      	adds	r3, #2
 800a91a:	697a      	ldr	r2, [r7, #20]
 800a91c:	429a      	cmp	r2, r3
 800a91e:	d103      	bne.n	800a928 <get_ldnumber+0x60>
			i = (int)*tp - '0';	/* Get the logical drive number */
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	781b      	ldrb	r3, [r3, #0]
 800a924:	3b30      	subs	r3, #48	@ 0x30
 800a926:	613b      	str	r3, [r7, #16]
					if (IsLower(chr)) chr -= 0x20;
				} while (vchr && (TCHAR)vchr == chr);
			} while ((vchr || tp != tt) && ++i < FF_VOLUMES);	/* Repeat for each id until pattern match */
		}
#endif
		if (i >= FF_VOLUMES) return -1;	/* Not found or invalid volume ID */
 800a928:	693b      	ldr	r3, [r7, #16]
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	dd02      	ble.n	800a934 <get_ldnumber+0x6c>
 800a92e:	f04f 33ff 	mov.w	r3, #4294967295
 800a932:	e006      	b.n	800a942 <get_ldnumber+0x7a>
		*path = tt;		/* Snip the drive prefix off */
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	697a      	ldr	r2, [r7, #20]
 800a938:	601a      	str	r2, [r3, #0]
		return i;		/* Return the found drive number */
 800a93a:	693b      	ldr	r3, [r7, #16]
 800a93c:	e001      	b.n	800a942 <get_ldnumber+0x7a>
		return i;		/* Return the found drive number */
	}
#endif
	/* No drive prefix */
#if FF_FS_RPATH
	return (int)CurrVol;	/* Default drive is current drive */
 800a93e:	4b04      	ldr	r3, [pc, #16]	@ (800a950 <get_ldnumber+0x88>)
 800a940:	781b      	ldrb	r3, [r3, #0]
#else
	return 0;				/* Default drive is 0 */
#endif
}
 800a942:	4618      	mov	r0, r3
 800a944:	371c      	adds	r7, #28
 800a946:	46bd      	mov	sp, r7
 800a948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a94c:	4770      	bx	lr
 800a94e:	bf00      	nop
 800a950:	24043bee 	.word	0x24043bee

0800a954 <check_fs>:

static UINT check_fs (	/* 0:FAT/FAT32 VBR, 1:exFAT VBR, 2:Not FAT and valid BS, 3:Not FAT and invalid BS, 4:Disk error */
	FATFS* fs,			/* Filesystem object */
	LBA_t sect			/* Sector to load and check if it is an FAT-VBR or not */
)
{
 800a954:	b580      	push	{r7, lr}
 800a956:	b084      	sub	sp, #16
 800a958:	af00      	add	r7, sp, #0
 800a95a:	6078      	str	r0, [r7, #4]
 800a95c:	6039      	str	r1, [r7, #0]
	WORD w, sign;
	BYTE b;


	fs->wflag = 0; fs->winsect = (LBA_t)0 - 1;		/* Invaidate window */
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	2200      	movs	r2, #0
 800a962:	711a      	strb	r2, [r3, #4]
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	f04f 32ff 	mov.w	r2, #4294967295
 800a96a:	625a      	str	r2, [r3, #36]	@ 0x24
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load the boot sector */
 800a96c:	6839      	ldr	r1, [r7, #0]
 800a96e:	6878      	ldr	r0, [r7, #4]
 800a970:	f7fe fa10 	bl	8008d94 <move_window>
 800a974:	4603      	mov	r3, r0
 800a976:	2b00      	cmp	r3, #0
 800a978:	d001      	beq.n	800a97e <check_fs+0x2a>
 800a97a:	2304      	movs	r3, #4
 800a97c:	e088      	b.n	800aa90 <check_fs+0x13c>
	sign = ld_16(fs->win + BS_55AA);
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	3338      	adds	r3, #56	@ 0x38
 800a982:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800a986:	4618      	mov	r0, r3
 800a988:	f7fe f87e 	bl	8008a88 <ld_16>
 800a98c:	4603      	mov	r3, r0
 800a98e:	81fb      	strh	r3, [r7, #14]
#if FF_FS_EXFAT
	if (sign == 0xAA55 && !memcmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;	/* It is an exFAT VBR */
#endif
	b = fs->win[BS_JmpBoot];
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a996:	737b      	strb	r3, [r7, #13]
	if (b == 0xEB || b == 0xE9 || b == 0xE8) {	/* Valid JumpBoot code? (short jump, near jump or near call) */
 800a998:	7b7b      	ldrb	r3, [r7, #13]
 800a99a:	2beb      	cmp	r3, #235	@ 0xeb
 800a99c:	d005      	beq.n	800a9aa <check_fs+0x56>
 800a99e:	7b7b      	ldrb	r3, [r7, #13]
 800a9a0:	2be9      	cmp	r3, #233	@ 0xe9
 800a9a2:	d002      	beq.n	800a9aa <check_fs+0x56>
 800a9a4:	7b7b      	ldrb	r3, [r7, #13]
 800a9a6:	2be8      	cmp	r3, #232	@ 0xe8
 800a9a8:	d16a      	bne.n	800aa80 <check_fs+0x12c>
		if (sign == 0xAA55 && !memcmp(fs->win + BS_FilSysType32, "FAT32   ", 8)) {
 800a9aa:	89fb      	ldrh	r3, [r7, #14]
 800a9ac:	f64a 2255 	movw	r2, #43605	@ 0xaa55
 800a9b0:	4293      	cmp	r3, r2
 800a9b2:	d10c      	bne.n	800a9ce <check_fs+0x7a>
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	3338      	adds	r3, #56	@ 0x38
 800a9b8:	3352      	adds	r3, #82	@ 0x52
 800a9ba:	2208      	movs	r2, #8
 800a9bc:	4936      	ldr	r1, [pc, #216]	@ (800aa98 <check_fs+0x144>)
 800a9be:	4618      	mov	r0, r3
 800a9c0:	f013 fc66 	bl	801e290 <memcmp>
 800a9c4:	4603      	mov	r3, r0
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d101      	bne.n	800a9ce <check_fs+0x7a>
			return 0;	/* It is an FAT32 VBR */
 800a9ca:	2300      	movs	r3, #0
 800a9cc:	e060      	b.n	800aa90 <check_fs+0x13c>
		}
		/* FAT volumes created in the early MS-DOS era lack BS_55AA and BS_FilSysType, so FAT VBR needs to be identified without them. */
		w = ld_16(fs->win + BPB_BytsPerSec);
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	3338      	adds	r3, #56	@ 0x38
 800a9d2:	330b      	adds	r3, #11
 800a9d4:	4618      	mov	r0, r3
 800a9d6:	f7fe f857 	bl	8008a88 <ld_16>
 800a9da:	4603      	mov	r3, r0
 800a9dc:	817b      	strh	r3, [r7, #10]
		b = fs->win[BPB_SecPerClus];
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a9e4:	737b      	strb	r3, [r7, #13]
		if ((w & (w - 1)) == 0 && w >= FF_MIN_SS && w <= FF_MAX_SS	/* Properness of sector size (512-4096 and 2^n) */
 800a9e6:	897a      	ldrh	r2, [r7, #10]
 800a9e8:	897b      	ldrh	r3, [r7, #10]
 800a9ea:	3b01      	subs	r3, #1
 800a9ec:	4013      	ands	r3, r2
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d146      	bne.n	800aa80 <check_fs+0x12c>
 800a9f2:	897b      	ldrh	r3, [r7, #10]
 800a9f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a9f8:	d342      	bcc.n	800aa80 <check_fs+0x12c>
 800a9fa:	897b      	ldrh	r3, [r7, #10]
 800a9fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aa00:	d83e      	bhi.n	800aa80 <check_fs+0x12c>
			&& b != 0 && (b & (b - 1)) == 0				/* Properness of cluster size (2^n) */
 800aa02:	7b7b      	ldrb	r3, [r7, #13]
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d03b      	beq.n	800aa80 <check_fs+0x12c>
 800aa08:	7b7a      	ldrb	r2, [r7, #13]
 800aa0a:	7b7b      	ldrb	r3, [r7, #13]
 800aa0c:	3b01      	subs	r3, #1
 800aa0e:	4013      	ands	r3, r2
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d135      	bne.n	800aa80 <check_fs+0x12c>
			&& ld_16(fs->win + BPB_RsvdSecCnt) != 0		/* Properness of number of reserved sectors (MNBZ) */
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	3338      	adds	r3, #56	@ 0x38
 800aa18:	330e      	adds	r3, #14
 800aa1a:	4618      	mov	r0, r3
 800aa1c:	f7fe f834 	bl	8008a88 <ld_16>
 800aa20:	4603      	mov	r3, r0
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d02c      	beq.n	800aa80 <check_fs+0x12c>
			&& (UINT)fs->win[BPB_NumFATs] - 1 <= 1		/* Properness of number of FATs (1 or 2) */
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800aa2c:	3b01      	subs	r3, #1
 800aa2e:	2b01      	cmp	r3, #1
 800aa30:	d826      	bhi.n	800aa80 <check_fs+0x12c>
			&& ld_16(fs->win + BPB_RootEntCnt) != 0		/* Properness of root dir size (MNBZ) */
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	3338      	adds	r3, #56	@ 0x38
 800aa36:	3311      	adds	r3, #17
 800aa38:	4618      	mov	r0, r3
 800aa3a:	f7fe f825 	bl	8008a88 <ld_16>
 800aa3e:	4603      	mov	r3, r0
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d01d      	beq.n	800aa80 <check_fs+0x12c>
			&& (ld_16(fs->win + BPB_TotSec16) >= 128 || ld_32(fs->win + BPB_TotSec32) >= 0x10000)	/* Properness of volume size (>=128) */
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	3338      	adds	r3, #56	@ 0x38
 800aa48:	3313      	adds	r3, #19
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	f7fe f81c 	bl	8008a88 <ld_16>
 800aa50:	4603      	mov	r3, r0
 800aa52:	2b7f      	cmp	r3, #127	@ 0x7f
 800aa54:	d809      	bhi.n	800aa6a <check_fs+0x116>
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	3338      	adds	r3, #56	@ 0x38
 800aa5a:	3320      	adds	r3, #32
 800aa5c:	4618      	mov	r0, r3
 800aa5e:	f7fe f82c 	bl	8008aba <ld_32>
 800aa62:	4603      	mov	r3, r0
 800aa64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aa68:	d30a      	bcc.n	800aa80 <check_fs+0x12c>
			&& ld_16(fs->win + BPB_FATSz16) != 0) {		/* Properness of FAT size (MNBZ) */
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	3338      	adds	r3, #56	@ 0x38
 800aa6e:	3316      	adds	r3, #22
 800aa70:	4618      	mov	r0, r3
 800aa72:	f7fe f809 	bl	8008a88 <ld_16>
 800aa76:	4603      	mov	r3, r0
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d001      	beq.n	800aa80 <check_fs+0x12c>
				return 0;	/* It can be presumed an FAT VBR */
 800aa7c:	2300      	movs	r3, #0
 800aa7e:	e007      	b.n	800aa90 <check_fs+0x13c>
		}
	}
	return sign == 0xAA55 ? 2 : 3;	/* Not an FAT VBR (with valid or invalid BS) */
 800aa80:	89fb      	ldrh	r3, [r7, #14]
 800aa82:	f64a 2255 	movw	r2, #43605	@ 0xaa55
 800aa86:	4293      	cmp	r3, r2
 800aa88:	d101      	bne.n	800aa8e <check_fs+0x13a>
 800aa8a:	2302      	movs	r3, #2
 800aa8c:	e000      	b.n	800aa90 <check_fs+0x13c>
 800aa8e:	2303      	movs	r3, #3
}
 800aa90:	4618      	mov	r0, r3
 800aa92:	3710      	adds	r7, #16
 800aa94:	46bd      	mov	sp, r7
 800aa96:	bd80      	pop	{r7, pc}
 800aa98:	0802032c 	.word	0x0802032c

0800aa9c <find_volume>:

static UINT find_volume (	/* Returns BS status found in the hosting drive */
	FATFS* fs,		/* Filesystem object */
	UINT part		/* Partition to fined = 0:find as SFD and partitions, >0:forced partition number */
)
{
 800aa9c:	b580      	push	{r7, lr}
 800aa9e:	b088      	sub	sp, #32
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	6078      	str	r0, [r7, #4]
 800aaa4:	6039      	str	r1, [r7, #0]
	UINT fmt, i;
	DWORD mbr_pt[4];


	fmt = check_fs(fs, 0);				/* Load sector 0 and check if it is an FAT VBR as SFD format */
 800aaa6:	2100      	movs	r1, #0
 800aaa8:	6878      	ldr	r0, [r7, #4]
 800aaaa:	f7ff ff53 	bl	800a954 <check_fs>
 800aaae:	61b8      	str	r0, [r7, #24]
	if (fmt != 2 && (fmt >= 3 || part == 0)) return fmt;	/* Returns if it is an FAT VBR as auto scan, not a BS or disk error */
 800aab0:	69bb      	ldr	r3, [r7, #24]
 800aab2:	2b02      	cmp	r3, #2
 800aab4:	d007      	beq.n	800aac6 <find_volume+0x2a>
 800aab6:	69bb      	ldr	r3, [r7, #24]
 800aab8:	2b02      	cmp	r3, #2
 800aaba:	d802      	bhi.n	800aac2 <find_volume+0x26>
 800aabc:	683b      	ldr	r3, [r7, #0]
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d101      	bne.n	800aac6 <find_volume+0x2a>
 800aac2:	69bb      	ldr	r3, [r7, #24]
 800aac4:	e045      	b.n	800ab52 <find_volume+0xb6>
		}
		return 3;	/* Not found */
	}
#endif
	if (FF_MULTI_PARTITION && part > 4) return 3;	/* MBR has four primary partitions max (FatFs does not support logical partition) */
	for (i = 0; i < 4; i++) {		/* Load partition offset in the MBR */
 800aac6:	2300      	movs	r3, #0
 800aac8:	61fb      	str	r3, [r7, #28]
 800aaca:	e014      	b.n	800aaf6 <find_volume+0x5a>
		mbr_pt[i] = ld_32(fs->win + MBR_Table + i * SZ_PTE + PTE_StLba);
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800aad2:	69fb      	ldr	r3, [r7, #28]
 800aad4:	011b      	lsls	r3, r3, #4
 800aad6:	f503 73e3 	add.w	r3, r3, #454	@ 0x1c6
 800aada:	4413      	add	r3, r2
 800aadc:	4618      	mov	r0, r3
 800aade:	f7fd ffec 	bl	8008aba <ld_32>
 800aae2:	4602      	mov	r2, r0
 800aae4:	69fb      	ldr	r3, [r7, #28]
 800aae6:	009b      	lsls	r3, r3, #2
 800aae8:	3320      	adds	r3, #32
 800aaea:	443b      	add	r3, r7
 800aaec:	f843 2c18 	str.w	r2, [r3, #-24]
	for (i = 0; i < 4; i++) {		/* Load partition offset in the MBR */
 800aaf0:	69fb      	ldr	r3, [r7, #28]
 800aaf2:	3301      	adds	r3, #1
 800aaf4:	61fb      	str	r3, [r7, #28]
 800aaf6:	69fb      	ldr	r3, [r7, #28]
 800aaf8:	2b03      	cmp	r3, #3
 800aafa:	d9e7      	bls.n	800aacc <find_volume+0x30>
	}
	i = part ? part - 1 : 0;		/* Table index to find first */
 800aafc:	683b      	ldr	r3, [r7, #0]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d002      	beq.n	800ab08 <find_volume+0x6c>
 800ab02:	683b      	ldr	r3, [r7, #0]
 800ab04:	3b01      	subs	r3, #1
 800ab06:	e000      	b.n	800ab0a <find_volume+0x6e>
 800ab08:	2300      	movs	r3, #0
 800ab0a:	61fb      	str	r3, [r7, #28]
	do {							/* Find an FAT volume */
		fmt = mbr_pt[i] ? check_fs(fs, mbr_pt[i]) : 3;	/* Check if the partition is FAT */
 800ab0c:	69fb      	ldr	r3, [r7, #28]
 800ab0e:	009b      	lsls	r3, r3, #2
 800ab10:	3320      	adds	r3, #32
 800ab12:	443b      	add	r3, r7
 800ab14:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d00b      	beq.n	800ab34 <find_volume+0x98>
 800ab1c:	69fb      	ldr	r3, [r7, #28]
 800ab1e:	009b      	lsls	r3, r3, #2
 800ab20:	3320      	adds	r3, #32
 800ab22:	443b      	add	r3, r7
 800ab24:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800ab28:	4619      	mov	r1, r3
 800ab2a:	6878      	ldr	r0, [r7, #4]
 800ab2c:	f7ff ff12 	bl	800a954 <check_fs>
 800ab30:	4603      	mov	r3, r0
 800ab32:	e000      	b.n	800ab36 <find_volume+0x9a>
 800ab34:	2303      	movs	r3, #3
 800ab36:	61bb      	str	r3, [r7, #24]
	} while (part == 0 && fmt >= 2 && ++i < 4);
 800ab38:	683b      	ldr	r3, [r7, #0]
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d108      	bne.n	800ab50 <find_volume+0xb4>
 800ab3e:	69bb      	ldr	r3, [r7, #24]
 800ab40:	2b01      	cmp	r3, #1
 800ab42:	d905      	bls.n	800ab50 <find_volume+0xb4>
 800ab44:	69fb      	ldr	r3, [r7, #28]
 800ab46:	3301      	adds	r3, #1
 800ab48:	61fb      	str	r3, [r7, #28]
 800ab4a:	69fb      	ldr	r3, [r7, #28]
 800ab4c:	2b03      	cmp	r3, #3
 800ab4e:	d9dd      	bls.n	800ab0c <find_volume+0x70>
	return fmt;
 800ab50:	69bb      	ldr	r3, [r7, #24]
}
 800ab52:	4618      	mov	r0, r3
 800ab54:	3720      	adds	r7, #32
 800ab56:	46bd      	mov	sp, r7
 800ab58:	bd80      	pop	{r7, pc}
	...

0800ab5c <mount_volume>:
static FRESULT mount_volume (	/* FR_OK(0): successful, !=0: an error occurred */
	const TCHAR** path,			/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,				/* Pointer to pointer to the found filesystem object */
	BYTE mode					/* Desiered access mode to check write protection */
)
{
 800ab5c:	b580      	push	{r7, lr}
 800ab5e:	b090      	sub	sp, #64	@ 0x40
 800ab60:	af00      	add	r7, sp, #0
 800ab62:	60f8      	str	r0, [r7, #12]
 800ab64:	60b9      	str	r1, [r7, #8]
 800ab66:	4613      	mov	r3, r2
 800ab68:	71fb      	strb	r3, [r7, #7]
	LBA_t bsect;
	UINT fmt;


	/* Get logical drive number */
	*rfs = 0;
 800ab6a:	68bb      	ldr	r3, [r7, #8]
 800ab6c:	2200      	movs	r2, #0
 800ab6e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800ab70:	68f8      	ldr	r0, [r7, #12]
 800ab72:	f7ff fea9 	bl	800a8c8 <get_ldnumber>
 800ab76:	62f8      	str	r0, [r7, #44]	@ 0x2c
	if (vol < 0) return FR_INVALID_DRIVE;
 800ab78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	da01      	bge.n	800ab82 <mount_volume+0x26>
 800ab7e:	230b      	movs	r3, #11
 800ab80:	e1e0      	b.n	800af44 <mount_volume+0x3e8>

	/* Check if the filesystem object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the filesystem object */
 800ab82:	4a9d      	ldr	r2, [pc, #628]	@ (800adf8 <mount_volume+0x29c>)
 800ab84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ab8a:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (!fs) return FR_NOT_ENABLED;		/* Is the filesystem object available? */
 800ab8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d101      	bne.n	800ab96 <mount_volume+0x3a>
 800ab92:	230c      	movs	r3, #12
 800ab94:	e1d6      	b.n	800af44 <mount_volume+0x3e8>
#if FF_FS_REENTRANT
	if (!lock_volume(fs, 1)) return FR_TIMEOUT;	/* Lock the volume, and system if needed */
#endif
	*rfs = fs;							/* Return pointer to the filesystem object */
 800ab96:	68bb      	ldr	r3, [r7, #8]
 800ab98:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ab9a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800ab9c:	79fb      	ldrb	r3, [r7, #7]
 800ab9e:	f023 0301 	bic.w	r3, r3, #1
 800aba2:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type != 0) {				/* If the volume has been mounted */
 800aba4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aba6:	781b      	ldrb	r3, [r3, #0]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d01a      	beq.n	800abe2 <mount_volume+0x86>
		stat = disk_status(fs->pdrv);
 800abac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abae:	785b      	ldrb	r3, [r3, #1]
 800abb0:	4618      	mov	r0, r3
 800abb2:	f7fd fe33 	bl	800881c <disk_status>
 800abb6:	4603      	mov	r3, r0
 800abb8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800abbc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800abc0:	f003 0301 	and.w	r3, r3, #1
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d10c      	bne.n	800abe2 <mount_volume+0x86>
			if (!FF_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800abc8:	79fb      	ldrb	r3, [r7, #7]
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d007      	beq.n	800abde <mount_volume+0x82>
 800abce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800abd2:	f003 0304 	and.w	r3, r3, #4
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d001      	beq.n	800abde <mount_volume+0x82>
				return FR_WRITE_PROTECTED;
 800abda:	230a      	movs	r3, #10
 800abdc:	e1b2      	b.n	800af44 <mount_volume+0x3e8>
			}
			return FR_OK;				/* The filesystem object is already valid */
 800abde:	2300      	movs	r3, #0
 800abe0:	e1b0      	b.n	800af44 <mount_volume+0x3e8>
	}

	/* The filesystem object is not valid. */
	/* Following code attempts to mount the volume. (find an FAT volume, analyze the BPB and initialize the filesystem object) */

	fs->fs_type = 0;					/* Invalidate the filesystem object */
 800abe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abe4:	2200      	movs	r2, #0
 800abe6:	701a      	strb	r2, [r3, #0]
	stat = disk_initialize(fs->pdrv);	/* Initialize the volume hosting physical drive */
 800abe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abea:	785b      	ldrb	r3, [r3, #1]
 800abec:	4618      	mov	r0, r3
 800abee:	f7fd fe3b 	bl	8008868 <disk_initialize>
 800abf2:	4603      	mov	r3, r0
 800abf4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800abf8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800abfc:	f003 0301 	and.w	r3, r3, #1
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d001      	beq.n	800ac08 <mount_volume+0xac>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800ac04:	2303      	movs	r3, #3
 800ac06:	e19d      	b.n	800af44 <mount_volume+0x3e8>
	}
	if (!FF_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800ac08:	79fb      	ldrb	r3, [r7, #7]
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d007      	beq.n	800ac1e <mount_volume+0xc2>
 800ac0e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ac12:	f003 0304 	and.w	r3, r3, #4
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d001      	beq.n	800ac1e <mount_volume+0xc2>
		return FR_WRITE_PROTECTED;
 800ac1a:	230a      	movs	r3, #10
 800ac1c:	e192      	b.n	800af44 <mount_volume+0x3e8>
	if (disk_ioctl(fs->pdrv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > FF_MAX_SS || SS(fs) < FF_MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT volume on the hosting drive */
	fmt = find_volume(fs, LD2PT(vol));
 800ac1e:	2100      	movs	r1, #0
 800ac20:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ac22:	f7ff ff3b 	bl	800aa9c <find_volume>
 800ac26:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (fmt == 4) return FR_DISK_ERR;		/* An error occurred in the disk I/O layer */
 800ac28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac2a:	2b04      	cmp	r3, #4
 800ac2c:	d101      	bne.n	800ac32 <mount_volume+0xd6>
 800ac2e:	2301      	movs	r3, #1
 800ac30:	e188      	b.n	800af44 <mount_volume+0x3e8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800ac32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac34:	2b01      	cmp	r3, #1
 800ac36:	d901      	bls.n	800ac3c <mount_volume+0xe0>
 800ac38:	230d      	movs	r3, #13
 800ac3a:	e183      	b.n	800af44 <mount_volume+0x3e8>
	bsect = fs->winsect;					/* Volume offset in the hosting physical drive */
 800ac3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac40:	623b      	str	r3, [r7, #32]
#endif	/* FF_FS_EXFAT */
	{
		DWORD tsect, sysect, fasize, nclst, szbfat;
		WORD nrsv;

		if (ld_16(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800ac42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac44:	3338      	adds	r3, #56	@ 0x38
 800ac46:	330b      	adds	r3, #11
 800ac48:	4618      	mov	r0, r3
 800ac4a:	f7fd ff1d 	bl	8008a88 <ld_16>
 800ac4e:	4603      	mov	r3, r0
 800ac50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ac54:	d001      	beq.n	800ac5a <mount_volume+0xfe>
 800ac56:	230d      	movs	r3, #13
 800ac58:	e174      	b.n	800af44 <mount_volume+0x3e8>

		fasize = ld_16(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800ac5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac5c:	3338      	adds	r3, #56	@ 0x38
 800ac5e:	3316      	adds	r3, #22
 800ac60:	4618      	mov	r0, r3
 800ac62:	f7fd ff11 	bl	8008a88 <ld_16>
 800ac66:	4603      	mov	r3, r0
 800ac68:	637b      	str	r3, [r7, #52]	@ 0x34
		if (fasize == 0) fasize = ld_32(fs->win + BPB_FATSz32);
 800ac6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d106      	bne.n	800ac7e <mount_volume+0x122>
 800ac70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac72:	3338      	adds	r3, #56	@ 0x38
 800ac74:	3324      	adds	r3, #36	@ 0x24
 800ac76:	4618      	mov	r0, r3
 800ac78:	f7fd ff1f 	bl	8008aba <ld_32>
 800ac7c:	6378      	str	r0, [r7, #52]	@ 0x34
		fs->fsize = fasize;
 800ac7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac80:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ac82:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800ac84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac86:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 800ac8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac8c:	70da      	strb	r2, [r3, #3]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800ac8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac90:	78db      	ldrb	r3, [r3, #3]
 800ac92:	2b01      	cmp	r3, #1
 800ac94:	d005      	beq.n	800aca2 <mount_volume+0x146>
 800ac96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac98:	78db      	ldrb	r3, [r3, #3]
 800ac9a:	2b02      	cmp	r3, #2
 800ac9c:	d001      	beq.n	800aca2 <mount_volume+0x146>
 800ac9e:	230d      	movs	r3, #13
 800aca0:	e150      	b.n	800af44 <mount_volume+0x3e8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800aca2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aca4:	78db      	ldrb	r3, [r3, #3]
 800aca6:	461a      	mov	r2, r3
 800aca8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800acaa:	fb02 f303 	mul.w	r3, r2, r3
 800acae:	637b      	str	r3, [r7, #52]	@ 0x34

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800acb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acb2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800acb6:	461a      	mov	r2, r3
 800acb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acba:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800acbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acbe:	895b      	ldrh	r3, [r3, #10]
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d008      	beq.n	800acd6 <mount_volume+0x17a>
 800acc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acc6:	895b      	ldrh	r3, [r3, #10]
 800acc8:	461a      	mov	r2, r3
 800acca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800accc:	895b      	ldrh	r3, [r3, #10]
 800acce:	3b01      	subs	r3, #1
 800acd0:	4013      	ands	r3, r2
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d001      	beq.n	800acda <mount_volume+0x17e>
 800acd6:	230d      	movs	r3, #13
 800acd8:	e134      	b.n	800af44 <mount_volume+0x3e8>

		fs->n_rootdir = ld_16(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800acda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acdc:	3338      	adds	r3, #56	@ 0x38
 800acde:	3311      	adds	r3, #17
 800ace0:	4618      	mov	r0, r3
 800ace2:	f7fd fed1 	bl	8008a88 <ld_16>
 800ace6:	4603      	mov	r3, r0
 800ace8:	461a      	mov	r2, r3
 800acea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acec:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800acee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acf0:	891b      	ldrh	r3, [r3, #8]
 800acf2:	f003 030f 	and.w	r3, r3, #15
 800acf6:	b29b      	uxth	r3, r3
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d001      	beq.n	800ad00 <mount_volume+0x1a4>
 800acfc:	230d      	movs	r3, #13
 800acfe:	e121      	b.n	800af44 <mount_volume+0x3e8>

		tsect = ld_16(fs->win + BPB_TotSec16);			/* Number of sectors on the volume */
 800ad00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad02:	3338      	adds	r3, #56	@ 0x38
 800ad04:	3313      	adds	r3, #19
 800ad06:	4618      	mov	r0, r3
 800ad08:	f7fd febe 	bl	8008a88 <ld_16>
 800ad0c:	4603      	mov	r3, r0
 800ad0e:	63bb      	str	r3, [r7, #56]	@ 0x38
		if (tsect == 0) tsect = ld_32(fs->win + BPB_TotSec32);
 800ad10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d106      	bne.n	800ad24 <mount_volume+0x1c8>
 800ad16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad18:	3338      	adds	r3, #56	@ 0x38
 800ad1a:	3320      	adds	r3, #32
 800ad1c:	4618      	mov	r0, r3
 800ad1e:	f7fd fecc 	bl	8008aba <ld_32>
 800ad22:	63b8      	str	r0, [r7, #56]	@ 0x38

		nrsv = ld_16(fs->win + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 800ad24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad26:	3338      	adds	r3, #56	@ 0x38
 800ad28:	330e      	adds	r3, #14
 800ad2a:	4618      	mov	r0, r3
 800ad2c:	f7fd feac 	bl	8008a88 <ld_16>
 800ad30:	4603      	mov	r3, r0
 800ad32:	83fb      	strh	r3, [r7, #30]
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800ad34:	8bfb      	ldrh	r3, [r7, #30]
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d101      	bne.n	800ad3e <mount_volume+0x1e2>
 800ad3a:	230d      	movs	r3, #13
 800ad3c:	e102      	b.n	800af44 <mount_volume+0x3e8>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800ad3e:	8bfa      	ldrh	r2, [r7, #30]
 800ad40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad42:	4413      	add	r3, r2
 800ad44:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ad46:	8912      	ldrh	r2, [r2, #8]
 800ad48:	0912      	lsrs	r2, r2, #4
 800ad4a:	b292      	uxth	r2, r2
 800ad4c:	4413      	add	r3, r2
 800ad4e:	61bb      	str	r3, [r7, #24]
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800ad50:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ad52:	69bb      	ldr	r3, [r7, #24]
 800ad54:	429a      	cmp	r2, r3
 800ad56:	d201      	bcs.n	800ad5c <mount_volume+0x200>
 800ad58:	230d      	movs	r3, #13
 800ad5a:	e0f3      	b.n	800af44 <mount_volume+0x3e8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800ad5c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ad5e:	69bb      	ldr	r3, [r7, #24]
 800ad60:	1ad3      	subs	r3, r2, r3
 800ad62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ad64:	8952      	ldrh	r2, [r2, #10]
 800ad66:	fbb3 f3f2 	udiv	r3, r3, r2
 800ad6a:	617b      	str	r3, [r7, #20]
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800ad6c:	697b      	ldr	r3, [r7, #20]
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d101      	bne.n	800ad76 <mount_volume+0x21a>
 800ad72:	230d      	movs	r3, #13
 800ad74:	e0e6      	b.n	800af44 <mount_volume+0x3e8>
		fmt = 0;
 800ad76:	2300      	movs	r3, #0
 800ad78:	63fb      	str	r3, [r7, #60]	@ 0x3c
		if (nclst <= MAX_FAT32) fmt = FS_FAT32;
 800ad7a:	697b      	ldr	r3, [r7, #20]
 800ad7c:	4a1f      	ldr	r2, [pc, #124]	@ (800adfc <mount_volume+0x2a0>)
 800ad7e:	4293      	cmp	r3, r2
 800ad80:	d801      	bhi.n	800ad86 <mount_volume+0x22a>
 800ad82:	2303      	movs	r3, #3
 800ad84:	63fb      	str	r3, [r7, #60]	@ 0x3c
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800ad86:	697b      	ldr	r3, [r7, #20]
 800ad88:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800ad8c:	4293      	cmp	r3, r2
 800ad8e:	d801      	bhi.n	800ad94 <mount_volume+0x238>
 800ad90:	2302      	movs	r3, #2
 800ad92:	63fb      	str	r3, [r7, #60]	@ 0x3c
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800ad94:	697b      	ldr	r3, [r7, #20]
 800ad96:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800ad9a:	4293      	cmp	r3, r2
 800ad9c:	d801      	bhi.n	800ada2 <mount_volume+0x246>
 800ad9e:	2301      	movs	r3, #1
 800ada0:	63fb      	str	r3, [r7, #60]	@ 0x3c
		if (fmt == 0) return FR_NO_FILESYSTEM;
 800ada2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d101      	bne.n	800adac <mount_volume+0x250>
 800ada8:	230d      	movs	r3, #13
 800adaa:	e0cb      	b.n	800af44 <mount_volume+0x3e8>

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800adac:	697b      	ldr	r3, [r7, #20]
 800adae:	1c9a      	adds	r2, r3, #2
 800adb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adb2:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800adb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adb6:	6a3a      	ldr	r2, [r7, #32]
 800adb8:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800adba:	8bfa      	ldrh	r2, [r7, #30]
 800adbc:	6a3b      	ldr	r3, [r7, #32]
 800adbe:	441a      	add	r2, r3
 800adc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adc2:	62da      	str	r2, [r3, #44]	@ 0x2c
		fs->database = bsect + sysect;					/* Data start sector */
 800adc4:	6a3a      	ldr	r2, [r7, #32]
 800adc6:	69bb      	ldr	r3, [r7, #24]
 800adc8:	441a      	add	r2, r3
 800adca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adcc:	635a      	str	r2, [r3, #52]	@ 0x34
		if (fmt == FS_FAT32) {
 800adce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800add0:	2b03      	cmp	r3, #3
 800add2:	d123      	bne.n	800ae1c <mount_volume+0x2c0>
			if (ld_16(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800add4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800add6:	3338      	adds	r3, #56	@ 0x38
 800add8:	332a      	adds	r3, #42	@ 0x2a
 800adda:	4618      	mov	r0, r3
 800addc:	f7fd fe54 	bl	8008a88 <ld_16>
 800ade0:	4603      	mov	r3, r0
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d001      	beq.n	800adea <mount_volume+0x28e>
 800ade6:	230d      	movs	r3, #13
 800ade8:	e0ac      	b.n	800af44 <mount_volume+0x3e8>
			if (fs->n_rootdir != 0) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800adea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adec:	891b      	ldrh	r3, [r3, #8]
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d006      	beq.n	800ae00 <mount_volume+0x2a4>
 800adf2:	230d      	movs	r3, #13
 800adf4:	e0a6      	b.n	800af44 <mount_volume+0x3e8>
 800adf6:	bf00      	nop
 800adf8:	24043be8 	.word	0x24043be8
 800adfc:	0ffffff5 	.word	0x0ffffff5
			fs->dirbase = ld_32(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800ae00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae02:	3338      	adds	r3, #56	@ 0x38
 800ae04:	332c      	adds	r3, #44	@ 0x2c
 800ae06:	4618      	mov	r0, r3
 800ae08:	f7fd fe57 	bl	8008aba <ld_32>
 800ae0c:	4602      	mov	r2, r0
 800ae0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae10:	631a      	str	r2, [r3, #48]	@ 0x30
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800ae12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae14:	69db      	ldr	r3, [r3, #28]
 800ae16:	009b      	lsls	r3, r3, #2
 800ae18:	633b      	str	r3, [r7, #48]	@ 0x30
 800ae1a:	e01e      	b.n	800ae5a <mount_volume+0x2fe>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 800ae1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae1e:	891b      	ldrh	r3, [r3, #8]
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d101      	bne.n	800ae28 <mount_volume+0x2cc>
 800ae24:	230d      	movs	r3, #13
 800ae26:	e08d      	b.n	800af44 <mount_volume+0x3e8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800ae28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae2e:	441a      	add	r2, r3
 800ae30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae32:	631a      	str	r2, [r3, #48]	@ 0x30
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800ae34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae36:	2b02      	cmp	r3, #2
 800ae38:	d103      	bne.n	800ae42 <mount_volume+0x2e6>
 800ae3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae3c:	69db      	ldr	r3, [r3, #28]
 800ae3e:	005b      	lsls	r3, r3, #1
 800ae40:	e00a      	b.n	800ae58 <mount_volume+0x2fc>
 800ae42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae44:	69da      	ldr	r2, [r3, #28]
 800ae46:	4613      	mov	r3, r2
 800ae48:	005b      	lsls	r3, r3, #1
 800ae4a:	4413      	add	r3, r2
 800ae4c:	085a      	lsrs	r2, r3, #1
 800ae4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae50:	69db      	ldr	r3, [r3, #28]
 800ae52:	f003 0301 	and.w	r3, r3, #1
 800ae56:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800ae58:	633b      	str	r3, [r7, #48]	@ 0x30
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800ae5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae5c:	6a1a      	ldr	r2, [r3, #32]
 800ae5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae60:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800ae64:	0a5b      	lsrs	r3, r3, #9
 800ae66:	429a      	cmp	r2, r3
 800ae68:	d201      	bcs.n	800ae6e <mount_volume+0x312>
 800ae6a:	230d      	movs	r3, #13
 800ae6c:	e06a      	b.n	800af44 <mount_volume+0x3e8>

#if !FF_FS_READONLY
		/* Get FSInfo if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Invalidate cluster allocation information */
 800ae6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae70:	f04f 32ff 	mov.w	r2, #4294967295
 800ae74:	615a      	str	r2, [r3, #20]
 800ae76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae78:	695a      	ldr	r2, [r3, #20]
 800ae7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae7c:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;	/* Disable FSInfo by default */
 800ae7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae80:	2280      	movs	r2, #128	@ 0x80
 800ae82:	715a      	strb	r2, [r3, #5]
		if (fmt == FS_FAT32
 800ae84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae86:	2b03      	cmp	r3, #3
 800ae88:	d147      	bne.n	800af1a <mount_volume+0x3be>
			&& ld_16(fs->win + BPB_FSInfo32) == 1	/* FAT32: Enable FSInfo feature only if FSInfo sector is next to VBR */
 800ae8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae8c:	3338      	adds	r3, #56	@ 0x38
 800ae8e:	3330      	adds	r3, #48	@ 0x30
 800ae90:	4618      	mov	r0, r3
 800ae92:	f7fd fdf9 	bl	8008a88 <ld_16>
 800ae96:	4603      	mov	r3, r0
 800ae98:	2b01      	cmp	r3, #1
 800ae9a:	d13e      	bne.n	800af1a <mount_volume+0x3be>
			&& move_window(fs, bsect + 1) == FR_OK)
 800ae9c:	6a3b      	ldr	r3, [r7, #32]
 800ae9e:	3301      	adds	r3, #1
 800aea0:	4619      	mov	r1, r3
 800aea2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800aea4:	f7fd ff76 	bl	8008d94 <move_window>
 800aea8:	4603      	mov	r3, r0
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d135      	bne.n	800af1a <mount_volume+0x3be>
		{
			fs->fsi_flag = 0;
 800aeae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aeb0:	2200      	movs	r2, #0
 800aeb2:	715a      	strb	r2, [r3, #5]
			if (   ld_32(fs->win + FSI_LeadSig) == 0x41615252	/* Load FSInfo data if available */
 800aeb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aeb6:	3338      	adds	r3, #56	@ 0x38
 800aeb8:	4618      	mov	r0, r3
 800aeba:	f7fd fdfe 	bl	8008aba <ld_32>
 800aebe:	4603      	mov	r3, r0
 800aec0:	4a22      	ldr	r2, [pc, #136]	@ (800af4c <mount_volume+0x3f0>)
 800aec2:	4293      	cmp	r3, r2
 800aec4:	d129      	bne.n	800af1a <mount_volume+0x3be>
				&& ld_32(fs->win + FSI_StrucSig) == 0x61417272
 800aec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aec8:	3338      	adds	r3, #56	@ 0x38
 800aeca:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800aece:	4618      	mov	r0, r3
 800aed0:	f7fd fdf3 	bl	8008aba <ld_32>
 800aed4:	4603      	mov	r3, r0
 800aed6:	4a1e      	ldr	r2, [pc, #120]	@ (800af50 <mount_volume+0x3f4>)
 800aed8:	4293      	cmp	r3, r2
 800aeda:	d11e      	bne.n	800af1a <mount_volume+0x3be>
				&& ld_32(fs->win + FSI_TrailSig) == 0xAA550000)
 800aedc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aede:	3338      	adds	r3, #56	@ 0x38
 800aee0:	f503 73fe 	add.w	r3, r3, #508	@ 0x1fc
 800aee4:	4618      	mov	r0, r3
 800aee6:	f7fd fde8 	bl	8008aba <ld_32>
 800aeea:	4603      	mov	r3, r0
 800aeec:	4a19      	ldr	r2, [pc, #100]	@ (800af54 <mount_volume+0x3f8>)
 800aeee:	4293      	cmp	r3, r2
 800aef0:	d113      	bne.n	800af1a <mount_volume+0x3be>
			{
#if (FF_FS_NOFSINFO & 1) == 0	/* Get free cluster count if trust it */
				fs->free_clst = ld_32(fs->win + FSI_Free_Count);
 800aef2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aef4:	3338      	adds	r3, #56	@ 0x38
 800aef6:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800aefa:	4618      	mov	r0, r3
 800aefc:	f7fd fddd 	bl	8008aba <ld_32>
 800af00:	4602      	mov	r2, r0
 800af02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af04:	615a      	str	r2, [r3, #20]
#endif
#if (FF_FS_NOFSINFO & 2) == 0	/* Get next free cluster if rtust it */
				fs->last_clst = ld_32(fs->win + FSI_Nxt_Free);
 800af06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af08:	3338      	adds	r3, #56	@ 0x38
 800af0a:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800af0e:	4618      	mov	r0, r3
 800af10:	f7fd fdd3 	bl	8008aba <ld_32>
 800af14:	4602      	mov	r2, r0
 800af16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af18:	611a      	str	r2, [r3, #16]
			}
		}
#endif	/* !FF_FS_READONLY */
	}

	fs->fs_type = (BYTE)fmt;/* FAT sub-type (the filesystem object gets valid) */
 800af1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af1c:	b2da      	uxtb	r2, r3
 800af1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af20:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* Volume mount ID */
 800af22:	4b0d      	ldr	r3, [pc, #52]	@ (800af58 <mount_volume+0x3fc>)
 800af24:	881b      	ldrh	r3, [r3, #0]
 800af26:	3301      	adds	r3, #1
 800af28:	b29a      	uxth	r2, r3
 800af2a:	4b0b      	ldr	r3, [pc, #44]	@ (800af58 <mount_volume+0x3fc>)
 800af2c:	801a      	strh	r2, [r3, #0]
 800af2e:	4b0a      	ldr	r3, [pc, #40]	@ (800af58 <mount_volume+0x3fc>)
 800af30:	881a      	ldrh	r2, [r3, #0]
 800af32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af34:	80da      	strh	r2, [r3, #6]

#if FF_USE_LFN == 1			/* Initilize pointers to the static working buffers */
	fs->lfnbuf = LfnBuf;	/* LFN working buffer */
 800af36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af38:	4a08      	ldr	r2, [pc, #32]	@ (800af5c <mount_volume+0x400>)
 800af3a:	60da      	str	r2, [r3, #12]
	fs->dirbuf = DirBuf;	/* Directory block scratchpad buuffer */
#endif
#endif

#if FF_FS_RPATH				/* Set the current directory top layer (root) */
	fs->cdir = 0;
 800af3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af3e:	2200      	movs	r2, #0
 800af40:	619a      	str	r2, [r3, #24]

#if FF_FS_LOCK				/* Clear file lock semaphores */
	clear_share(fs);
#endif

	return FR_OK;
 800af42:	2300      	movs	r3, #0
}
 800af44:	4618      	mov	r0, r3
 800af46:	3740      	adds	r7, #64	@ 0x40
 800af48:	46bd      	mov	sp, r7
 800af4a:	bd80      	pop	{r7, pc}
 800af4c:	41615252 	.word	0x41615252
 800af50:	61417272 	.word	0x61417272
 800af54:	aa550000 	.word	0xaa550000
 800af58:	24043bec 	.word	0x24043bec
 800af5c:	24043bf0 	.word	0x24043bf0

0800af60 <validate>:

static FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	FFOBJID* obj,			/* Pointer to the FFOBJID, the 1st member in the FIL/DIR structure, to check validity */
	FATFS** rfs				/* Pointer to pointer to the owner filesystem object to return */
)
{
 800af60:	b580      	push	{r7, lr}
 800af62:	b084      	sub	sp, #16
 800af64:	af00      	add	r7, sp, #0
 800af66:	6078      	str	r0, [r7, #4]
 800af68:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800af6a:	2309      	movs	r3, #9
 800af6c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	2b00      	cmp	r3, #0
 800af72:	d01c      	beq.n	800afae <validate+0x4e>
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d018      	beq.n	800afae <validate+0x4e>
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	781b      	ldrb	r3, [r3, #0]
 800af82:	2b00      	cmp	r3, #0
 800af84:	d013      	beq.n	800afae <validate+0x4e>
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	889a      	ldrh	r2, [r3, #4]
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	88db      	ldrh	r3, [r3, #6]
 800af90:	429a      	cmp	r2, r3
 800af92:	d10c      	bne.n	800afae <validate+0x4e>
			}
		} else {	/* Could not take */
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->pdrv) & STA_NOINIT)) { /* Test if the hosting physical drive is kept initialized */
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	785b      	ldrb	r3, [r3, #1]
 800af9a:	4618      	mov	r0, r3
 800af9c:	f7fd fc3e 	bl	800881c <disk_status>
 800afa0:	4603      	mov	r3, r0
 800afa2:	f003 0301 	and.w	r3, r3, #1
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d101      	bne.n	800afae <validate+0x4e>
			res = FR_OK;
 800afaa:	2300      	movs	r3, #0
 800afac:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*rfs = (res == FR_OK) ? obj->fs : 0;	/* Return corresponding filesystem object if it is valid */
 800afae:	7bfb      	ldrb	r3, [r7, #15]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d102      	bne.n	800afba <validate+0x5a>
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	e000      	b.n	800afbc <validate+0x5c>
 800afba:	2300      	movs	r3, #0
 800afbc:	683a      	ldr	r2, [r7, #0]
 800afbe:	6013      	str	r3, [r2, #0]
	return res;
 800afc0:	7bfb      	ldrb	r3, [r7, #15]
}
 800afc2:	4618      	mov	r0, r3
 800afc4:	3710      	adds	r7, #16
 800afc6:	46bd      	mov	sp, r7
 800afc8:	bd80      	pop	{r7, pc}
	...

0800afcc <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the filesystem object to be registered (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mount option: 0=Do not mount (delayed mount), 1=Mount immediately */
)
{
 800afcc:	b580      	push	{r7, lr}
 800afce:	b088      	sub	sp, #32
 800afd0:	af00      	add	r7, sp, #0
 800afd2:	60f8      	str	r0, [r7, #12]
 800afd4:	60b9      	str	r1, [r7, #8]
 800afd6:	4613      	mov	r3, r2
 800afd8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800afda:	68bb      	ldr	r3, [r7, #8]
 800afdc:	613b      	str	r3, [r7, #16]


	/* Get volume ID (logical drive number) */
	vol = get_ldnumber(&rp);
 800afde:	f107 0310 	add.w	r3, r7, #16
 800afe2:	4618      	mov	r0, r3
 800afe4:	f7ff fc70 	bl	800a8c8 <get_ldnumber>
 800afe8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800afea:	69fb      	ldr	r3, [r7, #28]
 800afec:	2b00      	cmp	r3, #0
 800afee:	da01      	bge.n	800aff4 <f_mount+0x28>
 800aff0:	230b      	movs	r3, #11
 800aff2:	e02e      	b.n	800b052 <f_mount+0x86>

	cfs = FatFs[vol];			/* Pointer to the filesystem object of the volume */
 800aff4:	4a19      	ldr	r2, [pc, #100]	@ (800b05c <f_mount+0x90>)
 800aff6:	69fb      	ldr	r3, [r7, #28]
 800aff8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800affc:	61bb      	str	r3, [r7, #24]
	if (cfs) {					/* Unregister current filesystem object */
 800affe:	69bb      	ldr	r3, [r7, #24]
 800b000:	2b00      	cmp	r3, #0
 800b002:	d007      	beq.n	800b014 <f_mount+0x48>
		FatFs[vol] = 0;
 800b004:	4a15      	ldr	r2, [pc, #84]	@ (800b05c <f_mount+0x90>)
 800b006:	69fb      	ldr	r3, [r7, #28]
 800b008:	2100      	movs	r1, #0
 800b00a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		clear_share(cfs);
#endif
#if FF_FS_REENTRANT				/* Discard mutex of the current volume */
		ff_mutex_delete(vol);
#endif
		cfs->fs_type = 0;		/* Invalidate the filesystem object to be unregistered */
 800b00e:	69bb      	ldr	r3, [r7, #24]
 800b010:	2200      	movs	r2, #0
 800b012:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {					/* Register new filesystem object */
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	2b00      	cmp	r3, #0
 800b018:	d00b      	beq.n	800b032 <f_mount+0x66>
		fs->pdrv = LD2PD(vol);	/* Volume hosting physical drive */
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	69fa      	ldr	r2, [r7, #28]
 800b01e:	b2d2      	uxtb	r2, r2
 800b020:	705a      	strb	r2, [r3, #1]
			}
			SysLock = 1;		/* System mutex is ready */
		}
#endif
#endif
		fs->fs_type = 0;		/* Invalidate the new filesystem object */
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	2200      	movs	r2, #0
 800b026:	701a      	strb	r2, [r3, #0]
		FatFs[vol] = fs;		/* Register it */
 800b028:	68fa      	ldr	r2, [r7, #12]
 800b02a:	490c      	ldr	r1, [pc, #48]	@ (800b05c <f_mount+0x90>)
 800b02c:	69fb      	ldr	r3, [r7, #28]
 800b02e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}

	if (opt == 0) return FR_OK;	/* Do not mount now, it will be mounted in subsequent file functions */
 800b032:	79fb      	ldrb	r3, [r7, #7]
 800b034:	2b00      	cmp	r3, #0
 800b036:	d101      	bne.n	800b03c <f_mount+0x70>
 800b038:	2300      	movs	r3, #0
 800b03a:	e00a      	b.n	800b052 <f_mount+0x86>

	res = mount_volume(&path, &fs, 0);	/* Force mounted the volume in this function */
 800b03c:	f107 010c 	add.w	r1, r7, #12
 800b040:	f107 0308 	add.w	r3, r7, #8
 800b044:	2200      	movs	r2, #0
 800b046:	4618      	mov	r0, r3
 800b048:	f7ff fd88 	bl	800ab5c <mount_volume>
 800b04c:	4603      	mov	r3, r0
 800b04e:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800b050:	7dfb      	ldrb	r3, [r7, #23]
}
 800b052:	4618      	mov	r0, r3
 800b054:	3720      	adds	r7, #32
 800b056:	46bd      	mov	sp, r7
 800b058:	bd80      	pop	{r7, pc}
 800b05a:	bf00      	nop
 800b05c:	24043be8 	.word	0x24043be8

0800b060 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and open mode flags */
)
{
 800b060:	b580      	push	{r7, lr}
 800b062:	b09a      	sub	sp, #104	@ 0x68
 800b064:	af00      	add	r7, sp, #0
 800b066:	60f8      	str	r0, [r7, #12]
 800b068:	60b9      	str	r1, [r7, #8]
 800b06a:	4613      	mov	r3, r2
 800b06c:	71fb      	strb	r3, [r7, #7]
	DIR dj;
	FATFS *fs;
	DEF_NAMEBUFF


	if (!fp) return FR_INVALID_OBJECT;	/* Reject null pointer */
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	2b00      	cmp	r3, #0
 800b072:	d101      	bne.n	800b078 <f_open+0x18>
 800b074:	2309      	movs	r3, #9
 800b076:	e176      	b.n	800b366 <f_open+0x306>

	/* Get logical drive number and mount the volume if needed */
	mode &= FF_FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND;
 800b078:	79fb      	ldrb	r3, [r7, #7]
 800b07a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b07e:	71fb      	strb	r3, [r7, #7]
	res = mount_volume(&path, &fs, mode);
 800b080:	79fa      	ldrb	r2, [r7, #7]
 800b082:	f107 0114 	add.w	r1, r7, #20
 800b086:	f107 0308 	add.w	r3, r7, #8
 800b08a:	4618      	mov	r0, r3
 800b08c:	f7ff fd66 	bl	800ab5c <mount_volume>
 800b090:	4603      	mov	r3, r0
 800b092:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

	if (res == FR_OK) {
 800b096:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	f040 815a 	bne.w	800b354 <f_open+0x2f4>
		fp->obj.fs = fs;
 800b0a0:	697a      	ldr	r2, [r7, #20]
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	601a      	str	r2, [r3, #0]
		dj.obj.fs = fs;
 800b0a6:	697b      	ldr	r3, [r7, #20]
 800b0a8:	61bb      	str	r3, [r7, #24]
		INIT_NAMEBUFF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800b0aa:	68ba      	ldr	r2, [r7, #8]
 800b0ac:	f107 0318 	add.w	r3, r7, #24
 800b0b0:	4611      	mov	r1, r2
 800b0b2:	4618      	mov	r0, r3
 800b0b4:	f7ff fb7a 	bl	800a7ac <follow_path>
 800b0b8:	4603      	mov	r3, r0
 800b0ba:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !FF_FS_READONLY	/* Read/Write configuration */
		if (res == FR_OK) {
 800b0be:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d107      	bne.n	800b0d6 <f_open+0x76>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800b0c6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b0ca:	b25b      	sxtb	r3, r3
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	da02      	bge.n	800b0d6 <f_open+0x76>
				res = FR_INVALID_NAME;
 800b0d0:	2306      	movs	r3, #6
 800b0d2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				res = chk_share(&dj, (mode & ~FA_READ) ? 1 : 0);	/* Check if the file can be used */
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800b0d6:	79fb      	ldrb	r3, [r7, #7]
 800b0d8:	f003 031c 	and.w	r3, r3, #28
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d077      	beq.n	800b1d0 <f_open+0x170>
			if (res != FR_OK) {					/* No file, create new */
 800b0e0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d010      	beq.n	800b10a <f_open+0xaa>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800b0e8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b0ec:	2b04      	cmp	r3, #4
 800b0ee:	d107      	bne.n	800b100 <f_open+0xa0>
#if FF_FS_LOCK
					res = enq_share() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
					res = dir_register(&dj);
 800b0f0:	f107 0318 	add.w	r3, r7, #24
 800b0f4:	4618      	mov	r0, r3
 800b0f6:	f7fe ff23 	bl	8009f40 <dir_register>
 800b0fa:	4603      	mov	r3, r0
 800b0fc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800b100:	79fb      	ldrb	r3, [r7, #7]
 800b102:	f043 0308 	orr.w	r3, r3, #8
 800b106:	71fb      	strb	r3, [r7, #7]
 800b108:	e010      	b.n	800b12c <f_open+0xcc>
			}
			else {								/* An object with the same name is already existing */
				if (mode & FA_CREATE_NEW) {
 800b10a:	79fb      	ldrb	r3, [r7, #7]
 800b10c:	f003 0304 	and.w	r3, r3, #4
 800b110:	2b00      	cmp	r3, #0
 800b112:	d003      	beq.n	800b11c <f_open+0xbc>
					res = FR_EXIST;				/* Cannot create as new file */
 800b114:	2308      	movs	r3, #8
 800b116:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800b11a:	e007      	b.n	800b12c <f_open+0xcc>
				} else {
					if (dj.obj.attr & (AM_RDO | AM_DIR)) res = FR_DENIED;	/* Cannot overwrite it (R/O or DIR) */
 800b11c:	7fbb      	ldrb	r3, [r7, #30]
 800b11e:	f003 0311 	and.w	r3, r3, #17
 800b122:	2b00      	cmp	r3, #0
 800b124:	d002      	beq.n	800b12c <f_open+0xcc>
 800b126:	2307      	movs	r3, #7
 800b128:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate the file if overwrite mode */
 800b12c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b130:	2b00      	cmp	r3, #0
 800b132:	d167      	bne.n	800b204 <f_open+0x1a4>
 800b134:	79fb      	ldrb	r3, [r7, #7]
 800b136:	f003 0308 	and.w	r3, r3, #8
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d062      	beq.n	800b204 <f_open+0x1a4>
				DWORD tm = GET_FATTIME();
 800b13e:	4b8c      	ldr	r3, [pc, #560]	@ (800b370 <f_open+0x310>)
 800b140:	65bb      	str	r3, [r7, #88]	@ 0x58
				} else
#endif
				{
					DWORD cl;
					/* Set FAT directory entry initial state */
					st_32(dj.dir + DIR_CrtTime, tm);	/* Set created time */
 800b142:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b144:	330e      	adds	r3, #14
 800b146:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800b148:	4618      	mov	r0, r3
 800b14a:	f7fd fcf4 	bl	8008b36 <st_32>
					st_32(dj.dir + DIR_ModTime, tm);	/* Set modified time (tmp setting) */
 800b14e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b150:	3316      	adds	r3, #22
 800b152:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800b154:	4618      	mov	r0, r3
 800b156:	f7fd fcee 	bl	8008b36 <st_32>
					cl = ld_clust(fs, dj.dir);			/* Get current cluster chain */
 800b15a:	697b      	ldr	r3, [r7, #20]
 800b15c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b15e:	4611      	mov	r1, r2
 800b160:	4618      	mov	r0, r3
 800b162:	f7fe fb3f 	bl	80097e4 <ld_clust>
 800b166:	6578      	str	r0, [r7, #84]	@ 0x54
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800b168:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b16a:	330b      	adds	r3, #11
 800b16c:	2220      	movs	r2, #32
 800b16e:	701a      	strb	r2, [r3, #0]
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800b170:	697b      	ldr	r3, [r7, #20]
 800b172:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800b174:	2200      	movs	r2, #0
 800b176:	4618      	mov	r0, r3
 800b178:	f7fe fb53 	bl	8009822 <st_clust>
					st_32(dj.dir + DIR_FileSize, 0);
 800b17c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b17e:	331c      	adds	r3, #28
 800b180:	2100      	movs	r1, #0
 800b182:	4618      	mov	r0, r3
 800b184:	f7fd fcd7 	bl	8008b36 <st_32>
					fs->wflag = 1;
 800b188:	697b      	ldr	r3, [r7, #20]
 800b18a:	2201      	movs	r2, #1
 800b18c:	711a      	strb	r2, [r3, #4]
					if (cl != 0) {						/* Remove the cluster chain if exist */
 800b18e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b190:	2b00      	cmp	r3, #0
 800b192:	d037      	beq.n	800b204 <f_open+0x1a4>
						LBA_t sc = fs->winsect;
 800b194:	697b      	ldr	r3, [r7, #20]
 800b196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b198:	653b      	str	r3, [r7, #80]	@ 0x50

						res = remove_chain(&dj.obj, cl, 0);
 800b19a:	f107 0318 	add.w	r3, r7, #24
 800b19e:	2200      	movs	r2, #0
 800b1a0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b1a2:	4618      	mov	r0, r3
 800b1a4:	f7fe f844 	bl	8009230 <remove_chain>
 800b1a8:	4603      	mov	r3, r0
 800b1aa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 800b1ae:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d126      	bne.n	800b204 <f_open+0x1a4>
							res = move_window(fs, sc);
 800b1b6:	697b      	ldr	r3, [r7, #20]
 800b1b8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b1ba:	4618      	mov	r0, r3
 800b1bc:	f7fd fdea 	bl	8008d94 <move_window>
 800b1c0:	4603      	mov	r3, r0
 800b1c2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800b1c6:	697b      	ldr	r3, [r7, #20]
 800b1c8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b1ca:	3a01      	subs	r2, #1
 800b1cc:	611a      	str	r2, [r3, #16]
 800b1ce:	e019      	b.n	800b204 <f_open+0x1a4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Is the object exsiting? */
 800b1d0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d115      	bne.n	800b204 <f_open+0x1a4>
				if (dj.obj.attr & AM_DIR) {		/* File open against a directory */
 800b1d8:	7fbb      	ldrb	r3, [r7, #30]
 800b1da:	f003 0310 	and.w	r3, r3, #16
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d003      	beq.n	800b1ea <f_open+0x18a>
					res = FR_NO_FILE;
 800b1e2:	2304      	movs	r3, #4
 800b1e4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800b1e8:	e00c      	b.n	800b204 <f_open+0x1a4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* Write mode open against R/O file */
 800b1ea:	79fb      	ldrb	r3, [r7, #7]
 800b1ec:	f003 0302 	and.w	r3, r3, #2
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d007      	beq.n	800b204 <f_open+0x1a4>
 800b1f4:	7fbb      	ldrb	r3, [r7, #30]
 800b1f6:	f003 0301 	and.w	r3, r3, #1
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d002      	beq.n	800b204 <f_open+0x1a4>
						res = FR_DENIED;
 800b1fe:	2307      	movs	r3, #7
 800b200:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800b204:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d10f      	bne.n	800b22c <f_open+0x1cc>
			if (mode & FA_CREATE_ALWAYS) mode |= FA_MODIFIED;	/* Set file change flag if created or overwritten */
 800b20c:	79fb      	ldrb	r3, [r7, #7]
 800b20e:	f003 0308 	and.w	r3, r3, #8
 800b212:	2b00      	cmp	r3, #0
 800b214:	d003      	beq.n	800b21e <f_open+0x1be>
 800b216:	79fb      	ldrb	r3, [r7, #7]
 800b218:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b21c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800b21e:	697b      	ldr	r3, [r7, #20]
 800b220:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	621a      	str	r2, [r3, #32]
			fp->dir_ptr = dj.dir;
 800b226:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	625a      	str	r2, [r3, #36]	@ 0x24
				}
			}
		}
#endif

		if (res == FR_OK) {
 800b22c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b230:	2b00      	cmp	r3, #0
 800b232:	f040 808f 	bne.w	800b354 <f_open+0x2f4>
			if (fs->fs_type == FS_EXFAT) {
				init_alloc_info(&fp->obj, &dj);
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800b236:	697b      	ldr	r3, [r7, #20]
 800b238:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b23a:	4611      	mov	r1, r2
 800b23c:	4618      	mov	r0, r3
 800b23e:	f7fe fad1 	bl	80097e4 <ld_clust>
 800b242:	4602      	mov	r2, r0
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_32(dj.dir + DIR_FileSize);
 800b248:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b24a:	331c      	adds	r3, #28
 800b24c:	4618      	mov	r0, r3
 800b24e:	f7fd fc34 	bl	8008aba <ld_32>
 800b252:	4602      	mov	r2, r0
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	60da      	str	r2, [r3, #12]
			}
#if FF_USE_FASTSEEK
			fp->cltbl = 0;		/* Disable fast seek mode */
#endif
			fp->obj.id = fs->id;	/* Set current volume mount ID */
 800b258:	697b      	ldr	r3, [r7, #20]
 800b25a:	88da      	ldrh	r2, [r3, #6]
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;	/* Set file access mode */
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	79fa      	ldrb	r2, [r7, #7]
 800b264:	741a      	strb	r2, [r3, #16]
			fp->err = 0;		/* Clear error flag */
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	2200      	movs	r2, #0
 800b26a:	745a      	strb	r2, [r3, #17]
			fp->sect = 0;		/* Invalidate current data sector */
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	2200      	movs	r2, #0
 800b270:	61da      	str	r2, [r3, #28]
			fp->fptr = 0;		/* Set file pointer top of the file */
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	2200      	movs	r2, #0
 800b276:	615a      	str	r2, [r3, #20]
#if !FF_FS_READONLY
#if !FF_FS_TINY
			memset(fp->buf, 0, sizeof fp->buf);	/* Clear sector buffer */
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	3328      	adds	r3, #40	@ 0x28
 800b27c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b280:	2100      	movs	r1, #0
 800b282:	4618      	mov	r0, r3
 800b284:	f013 f82e 	bl	801e2e4 <memset>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800b288:	79fb      	ldrb	r3, [r7, #7]
 800b28a:	f003 0320 	and.w	r3, r3, #32
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d060      	beq.n	800b354 <f_open+0x2f4>
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	68db      	ldr	r3, [r3, #12]
 800b296:	2b00      	cmp	r3, #0
 800b298:	d05c      	beq.n	800b354 <f_open+0x2f4>
				DWORD bcs, clst;
				FSIZE_t ofs;

				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	68da      	ldr	r2, [r3, #12]
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	615a      	str	r2, [r3, #20]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800b2a2:	697b      	ldr	r3, [r7, #20]
 800b2a4:	895b      	ldrh	r3, [r3, #10]
 800b2a6:	025b      	lsls	r3, r3, #9
 800b2a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	689b      	ldr	r3, [r3, #8]
 800b2ae:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	68db      	ldr	r3, [r3, #12]
 800b2b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b2b6:	e016      	b.n	800b2e6 <f_open+0x286>
					clst = get_fat(&fp->obj, clst);
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800b2bc:	4618      	mov	r0, r3
 800b2be:	f7fd fe26 	bl	8008f0e <get_fat>
 800b2c2:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800b2c4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b2c6:	2b01      	cmp	r3, #1
 800b2c8:	d802      	bhi.n	800b2d0 <f_open+0x270>
 800b2ca:	2302      	movs	r3, #2
 800b2cc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800b2d0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b2d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2d6:	d102      	bne.n	800b2de <f_open+0x27e>
 800b2d8:	2301      	movs	r3, #1
 800b2da:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800b2de:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b2e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b2e2:	1ad3      	subs	r3, r2, r3
 800b2e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b2e6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d103      	bne.n	800b2f6 <f_open+0x296>
 800b2ee:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b2f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b2f2:	429a      	cmp	r2, r3
 800b2f4:	d8e0      	bhi.n	800b2b8 <f_open+0x258>
				}
				fp->clust = clst;
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b2fa:	619a      	str	r2, [r3, #24]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800b2fc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b300:	2b00      	cmp	r3, #0
 800b302:	d127      	bne.n	800b354 <f_open+0x2f4>
 800b304:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b306:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d022      	beq.n	800b354 <f_open+0x2f4>
					LBA_t sec = clst2sect(fs, clst);
 800b30e:	697b      	ldr	r3, [r7, #20]
 800b310:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800b312:	4618      	mov	r0, r3
 800b314:	f7fd fddc 	bl	8008ed0 <clst2sect>
 800b318:	64b8      	str	r0, [r7, #72]	@ 0x48

					if (sec == 0) {
 800b31a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d103      	bne.n	800b328 <f_open+0x2c8>
						res = FR_INT_ERR;
 800b320:	2302      	movs	r3, #2
 800b322:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800b326:	e015      	b.n	800b354 <f_open+0x2f4>
					} else {
						fp->sect = sec + (DWORD)(ofs / SS(fs));
 800b328:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b32a:	0a5a      	lsrs	r2, r3, #9
 800b32c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b32e:	441a      	add	r2, r3
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	61da      	str	r2, [r3, #28]
#if !FF_FS_TINY
						if (disk_read(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800b334:	697b      	ldr	r3, [r7, #20]
 800b336:	7858      	ldrb	r0, [r3, #1]
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	69da      	ldr	r2, [r3, #28]
 800b342:	2301      	movs	r3, #1
 800b344:	f7fd fad2 	bl	80088ec <disk_read>
 800b348:	4603      	mov	r3, r0
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d002      	beq.n	800b354 <f_open+0x2f4>
 800b34e:	2301      	movs	r3, #1
 800b350:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMEBUFF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800b354:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d002      	beq.n	800b362 <f_open+0x302>
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	2200      	movs	r2, #0
 800b360:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800b362:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800b366:	4618      	mov	r0, r3
 800b368:	3768      	adds	r7, #104	@ 0x68
 800b36a:	46bd      	mov	sp, r7
 800b36c:	bd80      	pop	{r7, pc}
 800b36e:	bf00      	nop
 800b370:	5a210000 	.word	0x5a210000

0800b374 <f_read>:
	FIL* fp, 	/* Open file to be read */
	void* buff,	/* Data buffer to store the read data */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Number of bytes read */
)
{
 800b374:	b580      	push	{r7, lr}
 800b376:	b08e      	sub	sp, #56	@ 0x38
 800b378:	af00      	add	r7, sp, #0
 800b37a:	60f8      	str	r0, [r7, #12]
 800b37c:	60b9      	str	r1, [r7, #8]
 800b37e:	607a      	str	r2, [r7, #4]
 800b380:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	LBA_t sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800b382:	68bb      	ldr	r3, [r7, #8]
 800b384:	62bb      	str	r3, [r7, #40]	@ 0x28


	*br = 0;	/* Clear read byte counter */
 800b386:	683b      	ldr	r3, [r7, #0]
 800b388:	2200      	movs	r2, #0
 800b38a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	f107 0214 	add.w	r2, r7, #20
 800b392:	4611      	mov	r1, r2
 800b394:	4618      	mov	r0, r3
 800b396:	f7ff fde3 	bl	800af60 <validate>
 800b39a:	4603      	mov	r3, r0
 800b39c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800b3a0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d107      	bne.n	800b3b8 <f_read+0x44>
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	7c5b      	ldrb	r3, [r3, #17]
 800b3ac:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800b3b0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d002      	beq.n	800b3be <f_read+0x4a>
 800b3b8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b3bc:	e109      	b.n	800b5d2 <f_read+0x25e>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	7c1b      	ldrb	r3, [r3, #16]
 800b3c2:	f003 0301 	and.w	r3, r3, #1
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d101      	bne.n	800b3ce <f_read+0x5a>
 800b3ca:	2307      	movs	r3, #7
 800b3cc:	e101      	b.n	800b5d2 <f_read+0x25e>
	remain = fp->obj.objsize - fp->fptr;
 800b3ce:	68fb      	ldr	r3, [r7, #12]
 800b3d0:	68da      	ldr	r2, [r3, #12]
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	695b      	ldr	r3, [r3, #20]
 800b3d6:	1ad3      	subs	r3, r2, r3
 800b3d8:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800b3da:	687a      	ldr	r2, [r7, #4]
 800b3dc:	6a3b      	ldr	r3, [r7, #32]
 800b3de:	429a      	cmp	r2, r3
 800b3e0:	f240 80f2 	bls.w	800b5c8 <f_read+0x254>
 800b3e4:	6a3b      	ldr	r3, [r7, #32]
 800b3e6:	607b      	str	r3, [r7, #4]

	for ( ; btr > 0; btr -= rcnt, *br += rcnt, rbuff += rcnt, fp->fptr += rcnt) {	/* Repeat until btr bytes read */
 800b3e8:	e0ee      	b.n	800b5c8 <f_read+0x254>
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	695b      	ldr	r3, [r3, #20]
 800b3ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	f040 80ba 	bne.w	800b56c <f_read+0x1f8>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	695b      	ldr	r3, [r3, #20]
 800b3fc:	0a5b      	lsrs	r3, r3, #9
 800b3fe:	697a      	ldr	r2, [r7, #20]
 800b400:	8952      	ldrh	r2, [r2, #10]
 800b402:	3a01      	subs	r2, #1
 800b404:	4013      	ands	r3, r2
 800b406:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800b408:	69fb      	ldr	r3, [r7, #28]
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d123      	bne.n	800b456 <f_read+0xe2>
				DWORD clst;

				if (fp->fptr == 0) {			/* On the top of the file? */
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	695b      	ldr	r3, [r3, #20]
 800b412:	2b00      	cmp	r3, #0
 800b414:	d103      	bne.n	800b41e <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	689b      	ldr	r3, [r3, #8]
 800b41a:	627b      	str	r3, [r7, #36]	@ 0x24
 800b41c:	e007      	b.n	800b42e <f_read+0xba>
					if (fp->cltbl) {
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800b41e:	68fa      	ldr	r2, [r7, #12]
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	699b      	ldr	r3, [r3, #24]
 800b424:	4619      	mov	r1, r3
 800b426:	4610      	mov	r0, r2
 800b428:	f7fd fd71 	bl	8008f0e <get_fat>
 800b42c:	6278      	str	r0, [r7, #36]	@ 0x24
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800b42e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b430:	2b01      	cmp	r3, #1
 800b432:	d804      	bhi.n	800b43e <f_read+0xca>
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	2202      	movs	r2, #2
 800b438:	745a      	strb	r2, [r3, #17]
 800b43a:	2302      	movs	r3, #2
 800b43c:	e0c9      	b.n	800b5d2 <f_read+0x25e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800b43e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b440:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b444:	d104      	bne.n	800b450 <f_read+0xdc>
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	2201      	movs	r2, #1
 800b44a:	745a      	strb	r2, [r3, #17]
 800b44c:	2301      	movs	r3, #1
 800b44e:	e0c0      	b.n	800b5d2 <f_read+0x25e>
				fp->clust = clst;				/* Update current cluster */
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b454:	619a      	str	r2, [r3, #24]
			}
			sect = clst2sect(fs, fp->clust);	/* Get current sector */
 800b456:	697a      	ldr	r2, [r7, #20]
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	699b      	ldr	r3, [r3, #24]
 800b45c:	4619      	mov	r1, r3
 800b45e:	4610      	mov	r0, r2
 800b460:	f7fd fd36 	bl	8008ed0 <clst2sect>
 800b464:	61b8      	str	r0, [r7, #24]
			if (sect == 0) ABORT(fs, FR_INT_ERR);
 800b466:	69bb      	ldr	r3, [r7, #24]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d104      	bne.n	800b476 <f_read+0x102>
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	2202      	movs	r2, #2
 800b470:	745a      	strb	r2, [r3, #17]
 800b472:	2302      	movs	r3, #2
 800b474:	e0ad      	b.n	800b5d2 <f_read+0x25e>
			sect += csect;
 800b476:	69ba      	ldr	r2, [r7, #24]
 800b478:	69fb      	ldr	r3, [r7, #28]
 800b47a:	4413      	add	r3, r2
 800b47c:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	0a5b      	lsrs	r3, r3, #9
 800b482:	62fb      	str	r3, [r7, #44]	@ 0x2c
			if (cc > 0) {						/* Read maximum contiguous sectors directly */
 800b484:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b486:	2b00      	cmp	r3, #0
 800b488:	d039      	beq.n	800b4fe <f_read+0x18a>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800b48a:	69fa      	ldr	r2, [r7, #28]
 800b48c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b48e:	4413      	add	r3, r2
 800b490:	697a      	ldr	r2, [r7, #20]
 800b492:	8952      	ldrh	r2, [r2, #10]
 800b494:	4293      	cmp	r3, r2
 800b496:	d905      	bls.n	800b4a4 <f_read+0x130>
					cc = fs->csize - csect;
 800b498:	697b      	ldr	r3, [r7, #20]
 800b49a:	895b      	ldrh	r3, [r3, #10]
 800b49c:	461a      	mov	r2, r3
 800b49e:	69fb      	ldr	r3, [r7, #28]
 800b4a0:	1ad3      	subs	r3, r2, r3
 800b4a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
				}
				if (disk_read(fs->pdrv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b4a4:	697b      	ldr	r3, [r7, #20]
 800b4a6:	7858      	ldrb	r0, [r3, #1]
 800b4a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4aa:	69ba      	ldr	r2, [r7, #24]
 800b4ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b4ae:	f7fd fa1d 	bl	80088ec <disk_read>
 800b4b2:	4603      	mov	r3, r0
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d004      	beq.n	800b4c2 <f_read+0x14e>
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	2201      	movs	r2, #1
 800b4bc:	745a      	strb	r2, [r3, #17]
 800b4be:	2301      	movs	r3, #1
 800b4c0:	e087      	b.n	800b5d2 <f_read+0x25e>
#if FF_FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					memcpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	7c1b      	ldrb	r3, [r3, #16]
 800b4c6:	b25b      	sxtb	r3, r3
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	da14      	bge.n	800b4f6 <f_read+0x182>
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	69da      	ldr	r2, [r3, #28]
 800b4d0:	69bb      	ldr	r3, [r7, #24]
 800b4d2:	1ad3      	subs	r3, r2, r3
 800b4d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b4d6:	429a      	cmp	r2, r3
 800b4d8:	d90d      	bls.n	800b4f6 <f_read+0x182>
					memcpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	69da      	ldr	r2, [r3, #28]
 800b4de:	69bb      	ldr	r3, [r7, #24]
 800b4e0:	1ad3      	subs	r3, r2, r3
 800b4e2:	025b      	lsls	r3, r3, #9
 800b4e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b4e6:	18d0      	adds	r0, r2, r3
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	3328      	adds	r3, #40	@ 0x28
 800b4ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b4f0:	4619      	mov	r1, r3
 800b4f2:	f012 ffb4 	bl	801e45e <memcpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800b4f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4f8:	025b      	lsls	r3, r3, #9
 800b4fa:	633b      	str	r3, [r7, #48]	@ 0x30
				continue;
 800b4fc:	e050      	b.n	800b5a0 <f_read+0x22c>
			}
#if !FF_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	69db      	ldr	r3, [r3, #28]
 800b502:	69ba      	ldr	r2, [r7, #24]
 800b504:	429a      	cmp	r2, r3
 800b506:	d02e      	beq.n	800b566 <f_read+0x1f2>
#if !FF_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	7c1b      	ldrb	r3, [r3, #16]
 800b50c:	b25b      	sxtb	r3, r3
 800b50e:	2b00      	cmp	r3, #0
 800b510:	da18      	bge.n	800b544 <f_read+0x1d0>
					if (disk_write(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b512:	697b      	ldr	r3, [r7, #20]
 800b514:	7858      	ldrb	r0, [r3, #1]
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	69da      	ldr	r2, [r3, #28]
 800b520:	2301      	movs	r3, #1
 800b522:	f7fd fa1d 	bl	8008960 <disk_write>
 800b526:	4603      	mov	r3, r0
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d004      	beq.n	800b536 <f_read+0x1c2>
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	2201      	movs	r2, #1
 800b530:	745a      	strb	r2, [r3, #17]
 800b532:	2301      	movs	r3, #1
 800b534:	e04d      	b.n	800b5d2 <f_read+0x25e>
					fp->flag &= (BYTE)~FA_DIRTY;
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	7c1b      	ldrb	r3, [r3, #16]
 800b53a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b53e:	b2da      	uxtb	r2, r3
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	741a      	strb	r2, [r3, #16]
				}
#endif
				if (disk_read(fs->pdrv, fp->buf, sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800b544:	697b      	ldr	r3, [r7, #20]
 800b546:	7858      	ldrb	r0, [r3, #1]
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800b54e:	2301      	movs	r3, #1
 800b550:	69ba      	ldr	r2, [r7, #24]
 800b552:	f7fd f9cb 	bl	80088ec <disk_read>
 800b556:	4603      	mov	r3, r0
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d004      	beq.n	800b566 <f_read+0x1f2>
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	2201      	movs	r2, #1
 800b560:	745a      	strb	r2, [r3, #17]
 800b562:	2301      	movs	r3, #1
 800b564:	e035      	b.n	800b5d2 <f_read+0x25e>
			}
#endif
			fp->sect = sect;
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	69ba      	ldr	r2, [r7, #24]
 800b56a:	61da      	str	r2, [r3, #28]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes remains in the sector */
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	695b      	ldr	r3, [r3, #20]
 800b570:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b574:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800b578:	633b      	str	r3, [r7, #48]	@ 0x30
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800b57a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	429a      	cmp	r2, r3
 800b580:	d901      	bls.n	800b586 <f_read+0x212>
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	633b      	str	r3, [r7, #48]	@ 0x30
#if FF_FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		memcpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		memcpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	695b      	ldr	r3, [r3, #20]
 800b590:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b594:	4413      	add	r3, r2
 800b596:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b598:	4619      	mov	r1, r3
 800b59a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b59c:	f012 ff5f 	bl	801e45e <memcpy>
	for ( ; btr > 0; btr -= rcnt, *br += rcnt, rbuff += rcnt, fp->fptr += rcnt) {	/* Repeat until btr bytes read */
 800b5a0:	687a      	ldr	r2, [r7, #4]
 800b5a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5a4:	1ad3      	subs	r3, r2, r3
 800b5a6:	607b      	str	r3, [r7, #4]
 800b5a8:	683b      	ldr	r3, [r7, #0]
 800b5aa:	681a      	ldr	r2, [r3, #0]
 800b5ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5ae:	441a      	add	r2, r3
 800b5b0:	683b      	ldr	r3, [r7, #0]
 800b5b2:	601a      	str	r2, [r3, #0]
 800b5b4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b5b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5b8:	4413      	add	r3, r2
 800b5ba:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	695a      	ldr	r2, [r3, #20]
 800b5c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5c2:	441a      	add	r2, r3
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	615a      	str	r2, [r3, #20]
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	f47f af0d 	bne.w	800b3ea <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800b5d0:	2300      	movs	r3, #0
}
 800b5d2:	4618      	mov	r0, r3
 800b5d4:	3738      	adds	r7, #56	@ 0x38
 800b5d6:	46bd      	mov	sp, r7
 800b5d8:	bd80      	pop	{r7, pc}

0800b5da <f_write>:
	FIL* fp,			/* Open file to be written */
	const void* buff,	/* Data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Number of bytes written */
)
{
 800b5da:	b580      	push	{r7, lr}
 800b5dc:	b08c      	sub	sp, #48	@ 0x30
 800b5de:	af00      	add	r7, sp, #0
 800b5e0:	60f8      	str	r0, [r7, #12]
 800b5e2:	60b9      	str	r1, [r7, #8]
 800b5e4:	607a      	str	r2, [r7, #4]
 800b5e6:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst;
	LBA_t sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800b5e8:	68bb      	ldr	r3, [r7, #8]
 800b5ea:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800b5ec:	683b      	ldr	r3, [r7, #0]
 800b5ee:	2200      	movs	r2, #0
 800b5f0:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	f107 0210 	add.w	r2, r7, #16
 800b5f8:	4611      	mov	r1, r2
 800b5fa:	4618      	mov	r0, r3
 800b5fc:	f7ff fcb0 	bl	800af60 <validate>
 800b600:	4603      	mov	r3, r0
 800b602:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800b606:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d107      	bne.n	800b61e <f_write+0x44>
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	7c5b      	ldrb	r3, [r3, #17]
 800b612:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800b616:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d002      	beq.n	800b624 <f_write+0x4a>
 800b61e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b622:	e13f      	b.n	800b8a4 <f_write+0x2ca>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	7c1b      	ldrb	r3, [r3, #16]
 800b628:	f003 0302 	and.w	r3, r3, #2
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d101      	bne.n	800b634 <f_write+0x5a>
 800b630:	2307      	movs	r3, #7
 800b632:	e137      	b.n	800b8a4 <f_write+0x2ca>

	/* Check fptr wrap-around (file size cannot reach 4 GiB at FAT volume) */
	if ((!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	695a      	ldr	r2, [r3, #20]
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	441a      	add	r2, r3
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	695b      	ldr	r3, [r3, #20]
 800b640:	429a      	cmp	r2, r3
 800b642:	f080 8121 	bcs.w	800b888 <f_write+0x2ae>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	695b      	ldr	r3, [r3, #20]
 800b64a:	43db      	mvns	r3, r3
 800b64c:	607b      	str	r3, [r7, #4]
	}

	for ( ; btw > 0; btw -= wcnt, *bw += wcnt, wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize) {	/* Repeat until all data written */
 800b64e:	e11b      	b.n	800b888 <f_write+0x2ae>
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	695b      	ldr	r3, [r3, #20]
 800b654:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b658:	2b00      	cmp	r3, #0
 800b65a:	f040 80d7 	bne.w	800b80c <f_write+0x232>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	695b      	ldr	r3, [r3, #20]
 800b662:	0a5b      	lsrs	r3, r3, #9
 800b664:	693a      	ldr	r2, [r7, #16]
 800b666:	8952      	ldrh	r2, [r2, #10]
 800b668:	3a01      	subs	r2, #1
 800b66a:	4013      	ands	r3, r2
 800b66c:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800b66e:	69bb      	ldr	r3, [r7, #24]
 800b670:	2b00      	cmp	r3, #0
 800b672:	d137      	bne.n	800b6e4 <f_write+0x10a>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	695b      	ldr	r3, [r3, #20]
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d10c      	bne.n	800b696 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	689b      	ldr	r3, [r3, #8]
 800b680:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800b682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b684:	2b00      	cmp	r3, #0
 800b686:	d10e      	bne.n	800b6a6 <f_write+0xcc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	2100      	movs	r1, #0
 800b68c:	4618      	mov	r0, r3
 800b68e:	f7fd fe34 	bl	80092fa <create_chain>
 800b692:	62b8      	str	r0, [r7, #40]	@ 0x28
 800b694:	e007      	b.n	800b6a6 <f_write+0xcc>
					if (fp->cltbl) {
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800b696:	68fa      	ldr	r2, [r7, #12]
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	699b      	ldr	r3, [r3, #24]
 800b69c:	4619      	mov	r1, r3
 800b69e:	4610      	mov	r0, r2
 800b6a0:	f7fd fe2b 	bl	80092fa <create_chain>
 800b6a4:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800b6a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	f000 80f2 	beq.w	800b892 <f_write+0x2b8>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800b6ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6b0:	2b01      	cmp	r3, #1
 800b6b2:	d104      	bne.n	800b6be <f_write+0xe4>
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	2202      	movs	r2, #2
 800b6b8:	745a      	strb	r2, [r3, #17]
 800b6ba:	2302      	movs	r3, #2
 800b6bc:	e0f2      	b.n	800b8a4 <f_write+0x2ca>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800b6be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6c4:	d104      	bne.n	800b6d0 <f_write+0xf6>
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	2201      	movs	r2, #1
 800b6ca:	745a      	strb	r2, [r3, #17]
 800b6cc:	2301      	movs	r3, #1
 800b6ce:	e0e9      	b.n	800b8a4 <f_write+0x2ca>
				fp->clust = clst;			/* Update current cluster */
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b6d4:	619a      	str	r2, [r3, #24]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	689b      	ldr	r3, [r3, #8]
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d102      	bne.n	800b6e4 <f_write+0x10a>
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b6e2:	609a      	str	r2, [r3, #8]
			}
#if FF_FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	7c1b      	ldrb	r3, [r3, #16]
 800b6e8:	b25b      	sxtb	r3, r3
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	da18      	bge.n	800b720 <f_write+0x146>
				if (disk_write(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b6ee:	693b      	ldr	r3, [r7, #16]
 800b6f0:	7858      	ldrb	r0, [r3, #1]
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	69da      	ldr	r2, [r3, #28]
 800b6fc:	2301      	movs	r3, #1
 800b6fe:	f7fd f92f 	bl	8008960 <disk_write>
 800b702:	4603      	mov	r3, r0
 800b704:	2b00      	cmp	r3, #0
 800b706:	d004      	beq.n	800b712 <f_write+0x138>
 800b708:	68fb      	ldr	r3, [r7, #12]
 800b70a:	2201      	movs	r2, #1
 800b70c:	745a      	strb	r2, [r3, #17]
 800b70e:	2301      	movs	r3, #1
 800b710:	e0c8      	b.n	800b8a4 <f_write+0x2ca>
				fp->flag &= (BYTE)~FA_DIRTY;
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	7c1b      	ldrb	r3, [r3, #16]
 800b716:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b71a:	b2da      	uxtb	r2, r3
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	741a      	strb	r2, [r3, #16]
			}
#endif
			sect = clst2sect(fs, fp->clust);	/* Get current sector */
 800b720:	693a      	ldr	r2, [r7, #16]
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	699b      	ldr	r3, [r3, #24]
 800b726:	4619      	mov	r1, r3
 800b728:	4610      	mov	r0, r2
 800b72a:	f7fd fbd1 	bl	8008ed0 <clst2sect>
 800b72e:	6178      	str	r0, [r7, #20]
			if (sect == 0) ABORT(fs, FR_INT_ERR);
 800b730:	697b      	ldr	r3, [r7, #20]
 800b732:	2b00      	cmp	r3, #0
 800b734:	d104      	bne.n	800b740 <f_write+0x166>
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	2202      	movs	r2, #2
 800b73a:	745a      	strb	r2, [r3, #17]
 800b73c:	2302      	movs	r3, #2
 800b73e:	e0b1      	b.n	800b8a4 <f_write+0x2ca>
			sect += csect;
 800b740:	697a      	ldr	r2, [r7, #20]
 800b742:	69bb      	ldr	r3, [r7, #24]
 800b744:	4413      	add	r3, r2
 800b746:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	0a5b      	lsrs	r3, r3, #9
 800b74c:	623b      	str	r3, [r7, #32]
			if (cc > 0) {					/* Write maximum contiguous sectors directly */
 800b74e:	6a3b      	ldr	r3, [r7, #32]
 800b750:	2b00      	cmp	r3, #0
 800b752:	d03c      	beq.n	800b7ce <f_write+0x1f4>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800b754:	69ba      	ldr	r2, [r7, #24]
 800b756:	6a3b      	ldr	r3, [r7, #32]
 800b758:	4413      	add	r3, r2
 800b75a:	693a      	ldr	r2, [r7, #16]
 800b75c:	8952      	ldrh	r2, [r2, #10]
 800b75e:	4293      	cmp	r3, r2
 800b760:	d905      	bls.n	800b76e <f_write+0x194>
					cc = fs->csize - csect;
 800b762:	693b      	ldr	r3, [r7, #16]
 800b764:	895b      	ldrh	r3, [r3, #10]
 800b766:	461a      	mov	r2, r3
 800b768:	69bb      	ldr	r3, [r7, #24]
 800b76a:	1ad3      	subs	r3, r2, r3
 800b76c:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->pdrv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b76e:	693b      	ldr	r3, [r7, #16]
 800b770:	7858      	ldrb	r0, [r3, #1]
 800b772:	6a3b      	ldr	r3, [r7, #32]
 800b774:	697a      	ldr	r2, [r7, #20]
 800b776:	69f9      	ldr	r1, [r7, #28]
 800b778:	f7fd f8f2 	bl	8008960 <disk_write>
 800b77c:	4603      	mov	r3, r0
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d004      	beq.n	800b78c <f_write+0x1b2>
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	2201      	movs	r2, #1
 800b786:	745a      	strb	r2, [r3, #17]
 800b788:	2301      	movs	r3, #1
 800b78a:	e08b      	b.n	800b8a4 <f_write+0x2ca>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					memcpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	69da      	ldr	r2, [r3, #28]
 800b790:	697b      	ldr	r3, [r7, #20]
 800b792:	1ad3      	subs	r3, r2, r3
 800b794:	6a3a      	ldr	r2, [r7, #32]
 800b796:	429a      	cmp	r2, r3
 800b798:	d915      	bls.n	800b7c6 <f_write+0x1ec>
					memcpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	f103 0028 	add.w	r0, r3, #40	@ 0x28
 800b7a0:	68fb      	ldr	r3, [r7, #12]
 800b7a2:	69da      	ldr	r2, [r3, #28]
 800b7a4:	697b      	ldr	r3, [r7, #20]
 800b7a6:	1ad3      	subs	r3, r2, r3
 800b7a8:	025b      	lsls	r3, r3, #9
 800b7aa:	69fa      	ldr	r2, [r7, #28]
 800b7ac:	4413      	add	r3, r2
 800b7ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b7b2:	4619      	mov	r1, r3
 800b7b4:	f012 fe53 	bl	801e45e <memcpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	7c1b      	ldrb	r3, [r3, #16]
 800b7bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b7c0:	b2da      	uxtb	r2, r3
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	741a      	strb	r2, [r3, #16]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800b7c6:	6a3b      	ldr	r3, [r7, #32]
 800b7c8:	025b      	lsls	r3, r3, #9
 800b7ca:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800b7cc:	e03f      	b.n	800b84e <f_write+0x274>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	69db      	ldr	r3, [r3, #28]
 800b7d2:	697a      	ldr	r2, [r7, #20]
 800b7d4:	429a      	cmp	r2, r3
 800b7d6:	d016      	beq.n	800b806 <f_write+0x22c>
				fp->fptr < fp->obj.objsize &&
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	695a      	ldr	r2, [r3, #20]
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800b7e0:	429a      	cmp	r2, r3
 800b7e2:	d210      	bcs.n	800b806 <f_write+0x22c>
				disk_read(fs->pdrv, fp->buf, sect, 1) != RES_OK) {
 800b7e4:	693b      	ldr	r3, [r7, #16]
 800b7e6:	7858      	ldrb	r0, [r3, #1]
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800b7ee:	2301      	movs	r3, #1
 800b7f0:	697a      	ldr	r2, [r7, #20]
 800b7f2:	f7fd f87b 	bl	80088ec <disk_read>
 800b7f6:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d004      	beq.n	800b806 <f_write+0x22c>
					ABORT(fs, FR_DISK_ERR);
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	2201      	movs	r2, #1
 800b800:	745a      	strb	r2, [r3, #17]
 800b802:	2301      	movs	r3, #1
 800b804:	e04e      	b.n	800b8a4 <f_write+0x2ca>
			}
#endif
			fp->sect = sect;
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	697a      	ldr	r2, [r7, #20]
 800b80a:	61da      	str	r2, [r3, #28]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes remains in the sector */
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	695b      	ldr	r3, [r3, #20]
 800b810:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b814:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800b818:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800b81a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	429a      	cmp	r2, r3
 800b820:	d901      	bls.n	800b826 <f_write+0x24c>
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	627b      	str	r3, [r7, #36]	@ 0x24
#if FF_FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		memcpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		memcpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800b826:	68fb      	ldr	r3, [r7, #12]
 800b828:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	695b      	ldr	r3, [r3, #20]
 800b830:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b834:	4413      	add	r3, r2
 800b836:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b838:	69f9      	ldr	r1, [r7, #28]
 800b83a:	4618      	mov	r0, r3
 800b83c:	f012 fe0f 	bl	801e45e <memcpy>
		fp->flag |= FA_DIRTY;
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	7c1b      	ldrb	r3, [r3, #16]
 800b844:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b848:	b2da      	uxtb	r2, r3
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	741a      	strb	r2, [r3, #16]
	for ( ; btw > 0; btw -= wcnt, *bw += wcnt, wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize) {	/* Repeat until all data written */
 800b84e:	687a      	ldr	r2, [r7, #4]
 800b850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b852:	1ad3      	subs	r3, r2, r3
 800b854:	607b      	str	r3, [r7, #4]
 800b856:	683b      	ldr	r3, [r7, #0]
 800b858:	681a      	ldr	r2, [r3, #0]
 800b85a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b85c:	441a      	add	r2, r3
 800b85e:	683b      	ldr	r3, [r7, #0]
 800b860:	601a      	str	r2, [r3, #0]
 800b862:	69fa      	ldr	r2, [r7, #28]
 800b864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b866:	4413      	add	r3, r2
 800b868:	61fb      	str	r3, [r7, #28]
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	695a      	ldr	r2, [r3, #20]
 800b86e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b870:	441a      	add	r2, r3
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	615a      	str	r2, [r3, #20]
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	68da      	ldr	r2, [r3, #12]
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	695b      	ldr	r3, [r3, #20]
 800b87e:	429a      	cmp	r2, r3
 800b880:	bf38      	it	cc
 800b882:	461a      	movcc	r2, r3
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	60da      	str	r2, [r3, #12]
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	f47f aee0 	bne.w	800b650 <f_write+0x76>
 800b890:	e000      	b.n	800b894 <f_write+0x2ba>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800b892:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	7c1b      	ldrb	r3, [r3, #16]
 800b898:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b89c:	b2da      	uxtb	r2, r3
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	741a      	strb	r2, [r3, #16]

	LEAVE_FF(fs, FR_OK);
 800b8a2:	2300      	movs	r3, #0
}
 800b8a4:	4618      	mov	r0, r3
 800b8a6:	3730      	adds	r7, #48	@ 0x30
 800b8a8:	46bd      	mov	sp, r7
 800b8aa:	bd80      	pop	{r7, pc}

0800b8ac <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Open file to be synced */
)
{
 800b8ac:	b580      	push	{r7, lr}
 800b8ae:	b086      	sub	sp, #24
 800b8b0:	af00      	add	r7, sp, #0
 800b8b2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	f107 020c 	add.w	r2, r7, #12
 800b8ba:	4611      	mov	r1, r2
 800b8bc:	4618      	mov	r0, r3
 800b8be:	f7ff fb4f 	bl	800af60 <validate>
 800b8c2:	4603      	mov	r3, r0
 800b8c4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800b8c6:	7dfb      	ldrb	r3, [r7, #23]
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d165      	bne.n	800b998 <f_sync+0xec>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	7c1b      	ldrb	r3, [r3, #16]
 800b8d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d05f      	beq.n	800b998 <f_sync+0xec>
#if !FF_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	7c1b      	ldrb	r3, [r3, #16]
 800b8dc:	b25b      	sxtb	r3, r3
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	da15      	bge.n	800b90e <f_sync+0x62>
				if (disk_write(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	7858      	ldrb	r0, [r3, #1]
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	69da      	ldr	r2, [r3, #28]
 800b8f0:	2301      	movs	r3, #1
 800b8f2:	f7fd f835 	bl	8008960 <disk_write>
 800b8f6:	4603      	mov	r3, r0
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d001      	beq.n	800b900 <f_sync+0x54>
 800b8fc:	2301      	movs	r3, #1
 800b8fe:	e04c      	b.n	800b99a <f_sync+0xee>
				fp->flag &= (BYTE)~FA_DIRTY;
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	7c1b      	ldrb	r3, [r3, #16]
 800b904:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b908:	b2da      	uxtb	r2, r3
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	741a      	strb	r2, [r3, #16]
					FREE_NAMEBUFF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800b90e:	68fa      	ldr	r2, [r7, #12]
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	6a1b      	ldr	r3, [r3, #32]
 800b914:	4619      	mov	r1, r3
 800b916:	4610      	mov	r0, r2
 800b918:	f7fd fa3c 	bl	8008d94 <move_window>
 800b91c:	4603      	mov	r3, r0
 800b91e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800b920:	7dfb      	ldrb	r3, [r7, #23]
 800b922:	2b00      	cmp	r3, #0
 800b924:	d138      	bne.n	800b998 <f_sync+0xec>
					BYTE *dir = fp->dir_ptr;
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b92a:	613b      	str	r3, [r7, #16]

					dir[DIR_Attr] |= AM_ARC;					/* Set archive attribute to indicate that the file has been changed */
 800b92c:	693b      	ldr	r3, [r7, #16]
 800b92e:	330b      	adds	r3, #11
 800b930:	781a      	ldrb	r2, [r3, #0]
 800b932:	693b      	ldr	r3, [r7, #16]
 800b934:	330b      	adds	r3, #11
 800b936:	f042 0220 	orr.w	r2, r2, #32
 800b93a:	b2d2      	uxtb	r2, r2
 800b93c:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);	/* Update file allocation information  */
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	6818      	ldr	r0, [r3, #0]
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	689b      	ldr	r3, [r3, #8]
 800b946:	461a      	mov	r2, r3
 800b948:	6939      	ldr	r1, [r7, #16]
 800b94a:	f7fd ff6a 	bl	8009822 <st_clust>
					st_32(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800b94e:	693b      	ldr	r3, [r7, #16]
 800b950:	f103 021c 	add.w	r2, r3, #28
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	68db      	ldr	r3, [r3, #12]
 800b958:	4619      	mov	r1, r3
 800b95a:	4610      	mov	r0, r2
 800b95c:	f7fd f8eb 	bl	8008b36 <st_32>
					st_32(dir + DIR_ModTime, GET_FATTIME());	/* Update modified time */
 800b960:	693b      	ldr	r3, [r7, #16]
 800b962:	3316      	adds	r3, #22
 800b964:	490f      	ldr	r1, [pc, #60]	@ (800b9a4 <f_sync+0xf8>)
 800b966:	4618      	mov	r0, r3
 800b968:	f7fd f8e5 	bl	8008b36 <st_32>
					st_16(dir + DIR_LstAccDate, 0);				/* Invalidate last access date */
 800b96c:	693b      	ldr	r3, [r7, #16]
 800b96e:	3312      	adds	r3, #18
 800b970:	2100      	movs	r1, #0
 800b972:	4618      	mov	r0, r3
 800b974:	f7fd f8c4 	bl	8008b00 <st_16>
					fs->wflag = 1;
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	2201      	movs	r2, #1
 800b97c:	711a      	strb	r2, [r3, #4]
					res = sync_fs(fs);							/* Restore it to the directory */
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	4618      	mov	r0, r3
 800b982:	f7fd fa35 	bl	8008df0 <sync_fs>
 800b986:	4603      	mov	r3, r0
 800b988:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	7c1b      	ldrb	r3, [r3, #16]
 800b98e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b992:	b2da      	uxtb	r2, r3
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	741a      	strb	r2, [r3, #16]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800b998:	7dfb      	ldrb	r3, [r7, #23]
}
 800b99a:	4618      	mov	r0, r3
 800b99c:	3718      	adds	r7, #24
 800b99e:	46bd      	mov	sp, r7
 800b9a0:	bd80      	pop	{r7, pc}
 800b9a2:	bf00      	nop
 800b9a4:	5a210000 	.word	0x5a210000

0800b9a8 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Open file to be closed */
)
{
 800b9a8:	b580      	push	{r7, lr}
 800b9aa:	b084      	sub	sp, #16
 800b9ac:	af00      	add	r7, sp, #0
 800b9ae:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !FF_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800b9b0:	6878      	ldr	r0, [r7, #4]
 800b9b2:	f7ff ff7b 	bl	800b8ac <f_sync>
 800b9b6:	4603      	mov	r3, r0
 800b9b8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800b9ba:	7bfb      	ldrb	r3, [r7, #15]
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d10e      	bne.n	800b9de <f_close+0x36>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	f107 0208 	add.w	r2, r7, #8
 800b9c6:	4611      	mov	r1, r2
 800b9c8:	4618      	mov	r0, r3
 800b9ca:	f7ff fac9 	bl	800af60 <validate>
 800b9ce:	4603      	mov	r3, r0
 800b9d0:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800b9d2:	7bfb      	ldrb	r3, [r7, #15]
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d102      	bne.n	800b9de <f_close+0x36>
#if FF_FS_LOCK
			res = dec_share(fp->obj.lockid);		/* Decrement file open counter */
			if (res == FR_OK) fp->obj.fs = 0;	/* Invalidate file object */
#else
			fp->obj.fs = 0;	/* Invalidate file object */
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	2200      	movs	r2, #0
 800b9dc:	601a      	str	r2, [r3, #0]
#if FF_FS_REENTRANT
			unlock_volume(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800b9de:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9e0:	4618      	mov	r0, r3
 800b9e2:	3710      	adds	r7, #16
 800b9e4:	46bd      	mov	sp, r7
 800b9e6:	bd80      	pop	{r7, pc}

0800b9e8 <f_chdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_chdir (
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800b9e8:	b590      	push	{r4, r7, lr}
 800b9ea:	b091      	sub	sp, #68	@ 0x44
 800b9ec:	af00      	add	r7, sp, #0
 800b9ee:	6078      	str	r0, [r7, #4]
	DIR dj;
	FATFS *fs;
	DEF_NAMEBUFF


	res = mount_volume(&path, &fs, 0);	/* Get logical drive and mount the volume if needed */
 800b9f0:	f107 0108 	add.w	r1, r7, #8
 800b9f4:	1d3b      	adds	r3, r7, #4
 800b9f6:	2200      	movs	r2, #0
 800b9f8:	4618      	mov	r0, r3
 800b9fa:	f7ff f8af 	bl	800ab5c <mount_volume>
 800b9fe:	4603      	mov	r3, r0
 800ba00:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) {
 800ba04:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d131      	bne.n	800ba70 <f_chdir+0x88>
		dj.obj.fs = fs;
 800ba0c:	68bb      	ldr	r3, [r7, #8]
 800ba0e:	60fb      	str	r3, [r7, #12]
		INIT_NAMEBUFF(fs);
		res = follow_path(&dj, path);		/* Follow the path */
 800ba10:	687a      	ldr	r2, [r7, #4]
 800ba12:	f107 030c 	add.w	r3, r7, #12
 800ba16:	4611      	mov	r1, r2
 800ba18:	4618      	mov	r0, r3
 800ba1a:	f7fe fec7 	bl	800a7ac <follow_path>
 800ba1e:	4603      	mov	r3, r0
 800ba20:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if (res == FR_OK) {					/* Follow completed */
 800ba24:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d11a      	bne.n	800ba62 <f_chdir+0x7a>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Is it the start directory itself? */
 800ba2c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ba30:	b25b      	sxtb	r3, r3
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	da03      	bge.n	800ba3e <f_chdir+0x56>
#if FF_FS_EXFAT
				if (fs->fs_type == FS_EXFAT) {
					memcpy(&fs->xcwds, &fs->xcwds2, sizeof fs->xcwds);
				}
#endif
				fs->cdir = dj.obj.sclust;
 800ba36:	68bb      	ldr	r3, [r7, #8]
 800ba38:	697a      	ldr	r2, [r7, #20]
 800ba3a:	619a      	str	r2, [r3, #24]
 800ba3c:	e011      	b.n	800ba62 <f_chdir+0x7a>
			} else {
				if (dj.obj.attr & AM_DIR) {	/* It is a sub-directory */
 800ba3e:	7cbb      	ldrb	r3, [r7, #18]
 800ba40:	f003 0310 	and.w	r3, r3, #16
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d009      	beq.n	800ba5c <f_chdir+0x74>
						memcpy(&fs->xcwds, &fs->xcwds2, sizeof fs->xcwds);
						fs->cdir = fs->xcwds.tbl[fs->xcwds.depth].d_scl;	/* Sub-directory cluster */
					} else
#endif
					{
						fs->cdir = ld_clust(fs, dj.dir);	/* Sub-directory cluster */
 800ba48:	68bb      	ldr	r3, [r7, #8]
 800ba4a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ba4c:	68bc      	ldr	r4, [r7, #8]
 800ba4e:	4611      	mov	r1, r2
 800ba50:	4618      	mov	r0, r3
 800ba52:	f7fd fec7 	bl	80097e4 <ld_clust>
 800ba56:	4603      	mov	r3, r0
 800ba58:	61a3      	str	r3, [r4, #24]
 800ba5a:	e002      	b.n	800ba62 <f_chdir+0x7a>
					}
				} else {
					res = FR_NO_PATH;		/* Reached but a file */
 800ba5c:	2305      	movs	r3, #5
 800ba5e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				}
			}
		}
		FREE_NAMEBUFF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800ba62:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ba66:	2b04      	cmp	r3, #4
 800ba68:	d102      	bne.n	800ba70 <f_chdir+0x88>
 800ba6a:	2305      	movs	r3, #5
 800ba6c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			CurrVol = (BYTE)i;
		}
#endif
	}

	LEAVE_FF(fs, res);
 800ba70:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800ba74:	4618      	mov	r0, r3
 800ba76:	3744      	adds	r7, #68	@ 0x44
 800ba78:	46bd      	mov	sp, r7
 800ba7a:	bd90      	pop	{r4, r7, pc}

0800ba7c <f_getcwd>:

FRESULT f_getcwd (
	TCHAR* buff,	/* Pointer to the buffer to store the current direcotry path */
	UINT len		/* Size of buff in unit of TCHAR */
)
{
 800ba7c:	b580      	push	{r7, lr}
 800ba7e:	b0da      	sub	sp, #360	@ 0x168
 800ba80:	af00      	add	r7, sp, #0
 800ba82:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800ba86:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800ba8a:	6018      	str	r0, [r3, #0]
 800ba8c:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800ba90:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800ba94:	6019      	str	r1, [r3, #0]
#endif
	FILINFO fno;
	DEF_NAMEBUFF


	buff[0] = 0;	/* A null str to get current drive */
 800ba96:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800ba9a:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	2200      	movs	r2, #0
 800baa2:	701a      	strb	r2, [r3, #0]
	res = mount_volume((const TCHAR**)&buff, &fs, 0);
 800baa4:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 800baa8:	1d3b      	adds	r3, r7, #4
 800baaa:	2200      	movs	r2, #0
 800baac:	4618      	mov	r0, r3
 800baae:	f7ff f855 	bl	800ab5c <mount_volume>
 800bab2:	4603      	mov	r3, r0
 800bab4:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
	if (res == FR_OK) {
 800bab8:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 800babc:	2b00      	cmp	r3, #0
 800babe:	f040 812b 	bne.w	800bd18 <f_getcwd+0x29c>
		dj.obj.fs = fs;
 800bac2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800bac6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
			}
		}
		else
#endif
		{	/* On the FAT/FAT32 volume */
			TCHAR *tp = buff;
 800baca:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800bace:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
			UINT i, nl;
			DWORD ccl;

			/* Follow parent directories toward the root directory and create the cwd path */
			i = len;			/* Bottom of buffer (directory stack base) */
 800bad8:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800badc:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
			dj.obj.sclust = fs->cdir;				/* Start to follow upper directory from current directory */
 800bae6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800baea:	699b      	ldr	r3, [r3, #24]
 800baec:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
			while ((ccl = dj.obj.sclust) != 0) {	/* Repeat while current directory is a sub-directory */
 800baf0:	e0c2      	b.n	800bc78 <f_getcwd+0x1fc>
				res = dir_sdi(&dj, 1 * SZDIRE);		/* Get parent directory */
 800baf2:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 800baf6:	2120      	movs	r1, #32
 800baf8:	4618      	mov	r0, r3
 800bafa:	f7fd fd1b 	bl	8009534 <dir_sdi>
 800bafe:	4603      	mov	r3, r0
 800bb00:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
				if (res != FR_OK) break;
 800bb04:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	f040 80bf 	bne.w	800bc8c <f_getcwd+0x210>
				res = move_window(fs, dj.sect);
 800bb0e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800bb12:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 800bb16:	4611      	mov	r1, r2
 800bb18:	4618      	mov	r0, r3
 800bb1a:	f7fd f93b 	bl	8008d94 <move_window>
 800bb1e:	4603      	mov	r3, r0
 800bb20:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
				if (res != FR_OK) break;
 800bb24:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	f040 80b1 	bne.w	800bc90 <f_getcwd+0x214>
				dj.obj.sclust = ld_clust(fs, dj.dir);	/* Go to parent directory */
 800bb2e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800bb32:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 800bb36:	4611      	mov	r1, r2
 800bb38:	4618      	mov	r0, r3
 800bb3a:	f7fd fe53 	bl	80097e4 <ld_clust>
 800bb3e:	4603      	mov	r3, r0
 800bb40:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
				res = dir_sdi(&dj, 0);
 800bb44:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 800bb48:	2100      	movs	r1, #0
 800bb4a:	4618      	mov	r0, r3
 800bb4c:	f7fd fcf2 	bl	8009534 <dir_sdi>
 800bb50:	4603      	mov	r3, r0
 800bb52:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
				if (res != FR_OK) break;
 800bb56:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	f040 809a 	bne.w	800bc94 <f_getcwd+0x218>
				do {								/* Find the entry links to this sub-directory */
					res = DIR_READ_FILE(&dj);
 800bb60:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 800bb64:	2100      	movs	r1, #0
 800bb66:	4618      	mov	r0, r3
 800bb68:	f7fe f883 	bl	8009c72 <dir_read>
 800bb6c:	4603      	mov	r3, r0
 800bb6e:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
					if (res != FR_OK) break;
 800bb72:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d11a      	bne.n	800bbb0 <f_getcwd+0x134>
					if (ccl == ld_clust(fs, dj.dir)) break;	/* Found the entry */
 800bb7a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800bb7e:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 800bb82:	4611      	mov	r1, r2
 800bb84:	4618      	mov	r0, r3
 800bb86:	f7fd fe2d 	bl	80097e4 <ld_clust>
 800bb8a:	4602      	mov	r2, r0
 800bb8c:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800bb90:	4293      	cmp	r3, r2
 800bb92:	d00f      	beq.n	800bbb4 <f_getcwd+0x138>
					res = dir_next(&dj, 0);
 800bb94:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 800bb98:	2100      	movs	r1, #0
 800bb9a:	4618      	mov	r0, r3
 800bb9c:	f7fd fd45 	bl	800962a <dir_next>
 800bba0:	4603      	mov	r3, r0
 800bba2:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
				} while (res == FR_OK);
 800bba6:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d0d8      	beq.n	800bb60 <f_getcwd+0xe4>
 800bbae:	e002      	b.n	800bbb6 <f_getcwd+0x13a>
					if (res != FR_OK) break;
 800bbb0:	bf00      	nop
 800bbb2:	e000      	b.n	800bbb6 <f_getcwd+0x13a>
					if (ccl == ld_clust(fs, dj.dir)) break;	/* Found the entry */
 800bbb4:	bf00      	nop
				if (res == FR_NO_FILE) res = FR_INT_ERR;	/* It cannot be 'not found'. */
 800bbb6:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 800bbba:	2b04      	cmp	r3, #4
 800bbbc:	d102      	bne.n	800bbc4 <f_getcwd+0x148>
 800bbbe:	2302      	movs	r3, #2
 800bbc0:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
				if (res != FR_OK) break;
 800bbc4:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d165      	bne.n	800bc98 <f_getcwd+0x21c>
				get_fileinfo(&dj, &fno);			/* Get the directory name and push it to the buffer */
 800bbcc:	f107 0208 	add.w	r2, r7, #8
 800bbd0:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 800bbd4:	4611      	mov	r1, r2
 800bbd6:	4618      	mov	r0, r3
 800bbd8:	f7fe faaa 	bl	800a130 <get_fileinfo>
				for (nl = 0; fno.fname[nl]; nl++) ;	/* Name length */
 800bbdc:	2300      	movs	r3, #0
 800bbde:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 800bbe2:	e004      	b.n	800bbee <f_getcwd+0x172>
 800bbe4:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800bbe8:	3301      	adds	r3, #1
 800bbea:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 800bbee:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800bbf2:	f5a3 72b0 	sub.w	r2, r3, #352	@ 0x160
 800bbf6:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800bbfa:	4413      	add	r3, r2
 800bbfc:	3316      	adds	r3, #22
 800bbfe:	781b      	ldrb	r3, [r3, #0]
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d1ef      	bne.n	800bbe4 <f_getcwd+0x168>
				if (i < nl + 1) {	/* Insufficient space to store the path name? */
 800bc04:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800bc08:	3301      	adds	r3, #1
 800bc0a:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 800bc0e:	429a      	cmp	r2, r3
 800bc10:	d21f      	bcs.n	800bc52 <f_getcwd+0x1d6>
					res = FR_NOT_ENOUGH_CORE; break;
 800bc12:	2311      	movs	r3, #17
 800bc14:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
 800bc18:	e03f      	b.n	800bc9a <f_getcwd+0x21e>
				}
				while (nl) buff[--i] = fno.fname[--nl];	/* Stack the name */
 800bc1a:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800bc1e:	3b01      	subs	r3, #1
 800bc20:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 800bc24:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800bc28:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800bc2c:	681a      	ldr	r2, [r3, #0]
 800bc2e:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800bc32:	3b01      	subs	r3, #1
 800bc34:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 800bc38:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800bc3c:	4413      	add	r3, r2
 800bc3e:	f507 72b4 	add.w	r2, r7, #360	@ 0x168
 800bc42:	f5a2 71b0 	sub.w	r1, r2, #352	@ 0x160
 800bc46:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 800bc4a:	440a      	add	r2, r1
 800bc4c:	3216      	adds	r2, #22
 800bc4e:	7812      	ldrb	r2, [r2, #0]
 800bc50:	701a      	strb	r2, [r3, #0]
 800bc52:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d1df      	bne.n	800bc1a <f_getcwd+0x19e>
				buff[--i] = '/';
 800bc5a:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800bc5e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800bc62:	681a      	ldr	r2, [r3, #0]
 800bc64:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800bc68:	3b01      	subs	r3, #1
 800bc6a:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 800bc6e:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800bc72:	4413      	add	r3, r2
 800bc74:	222f      	movs	r2, #47	@ 0x2f
 800bc76:	701a      	strb	r2, [r3, #0]
			while ((ccl = dj.obj.sclust) != 0) {	/* Repeat while current directory is a sub-directory */
 800bc78:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800bc7c:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800bc80:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	f47f af34 	bne.w	800baf2 <f_getcwd+0x76>
 800bc8a:	e006      	b.n	800bc9a <f_getcwd+0x21e>
				if (res != FR_OK) break;
 800bc8c:	bf00      	nop
 800bc8e:	e004      	b.n	800bc9a <f_getcwd+0x21e>
				if (res != FR_OK) break;
 800bc90:	bf00      	nop
 800bc92:	e002      	b.n	800bc9a <f_getcwd+0x21e>
				if (res != FR_OK) break;
 800bc94:	bf00      	nop
 800bc96:	e000      	b.n	800bc9a <f_getcwd+0x21e>
				if (res != FR_OK) break;
 800bc98:	bf00      	nop
			}
			if (res == FR_OK) {
 800bc9a:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d136      	bne.n	800bd10 <f_getcwd+0x294>
				if (i == len) buff[--i] = '/';	/* Is it the root-directory? */
 800bca2:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800bca6:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800bcaa:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	429a      	cmp	r2, r3
 800bcb2:	d10e      	bne.n	800bcd2 <f_getcwd+0x256>
 800bcb4:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800bcb8:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800bcbc:	681a      	ldr	r2, [r3, #0]
 800bcbe:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800bcc2:	3b01      	subs	r3, #1
 800bcc4:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 800bcc8:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800bccc:	4413      	add	r3, r2
 800bcce:	222f      	movs	r2, #47	@ 0x2f
 800bcd0:	701a      	strb	r2, [r3, #0]
				}
#endif
				if (vl == 0) res = FR_NOT_ENOUGH_CORE;
#endif
				/* Add current directory path */
				if (res == FR_OK) {
 800bcd2:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d11a      	bne.n	800bd10 <f_getcwd+0x294>
					do {	/* Copy stacked path string */
						*tp++ = buff[i++];
 800bcda:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800bcde:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800bce2:	681a      	ldr	r2, [r3, #0]
 800bce4:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800bce8:	1c59      	adds	r1, r3, #1
 800bcea:	f8c7 115c 	str.w	r1, [r7, #348]	@ 0x15c
 800bcee:	441a      	add	r2, r3
 800bcf0:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800bcf4:	1c59      	adds	r1, r3, #1
 800bcf6:	f8c7 1160 	str.w	r1, [r7, #352]	@ 0x160
 800bcfa:	7812      	ldrb	r2, [r2, #0]
 800bcfc:	701a      	strb	r2, [r3, #0]
					} while (i < len);
 800bcfe:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800bd02:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800bd06:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	429a      	cmp	r2, r3
 800bd0e:	d3e4      	bcc.n	800bcda <f_getcwd+0x25e>
				}
			}
			*tp = 0;
 800bd10:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800bd14:	2200      	movs	r2, #0
 800bd16:	701a      	strb	r2, [r3, #0]
		}
		FREE_NAMEBUFF();
	}

	LEAVE_FF(fs, res);
 800bd18:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
}
 800bd1c:	4618      	mov	r0, r3
 800bd1e:	f507 77b4 	add.w	r7, r7, #360	@ 0x168
 800bd22:	46bd      	mov	sp, r7
 800bd24:	bd80      	pop	{r7, pc}

0800bd26 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800bd26:	b580      	push	{r7, lr}
 800bd28:	b084      	sub	sp, #16
 800bd2a:	af00      	add	r7, sp, #0
 800bd2c:	6078      	str	r0, [r7, #4]
 800bd2e:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMEBUFF


	if (!dp) return FR_INVALID_OBJECT;	/* Reject null pointer */
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d101      	bne.n	800bd3a <f_opendir+0x14>
 800bd36:	2309      	movs	r3, #9
 800bd38:	e04a      	b.n	800bdd0 <f_opendir+0xaa>

	res = mount_volume(&path, &fs, 0);	/* Get logical drive and mount the volume if needed */
 800bd3a:	f107 0108 	add.w	r1, r7, #8
 800bd3e:	463b      	mov	r3, r7
 800bd40:	2200      	movs	r2, #0
 800bd42:	4618      	mov	r0, r3
 800bd44:	f7fe ff0a 	bl	800ab5c <mount_volume>
 800bd48:	4603      	mov	r3, r0
 800bd4a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800bd4c:	7bfb      	ldrb	r3, [r7, #15]
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d137      	bne.n	800bdc2 <f_opendir+0x9c>
		dp->obj.fs = fs;
 800bd52:	68ba      	ldr	r2, [r7, #8]
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	601a      	str	r2, [r3, #0]
		INIT_NAMEBUFF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800bd58:	683b      	ldr	r3, [r7, #0]
 800bd5a:	4619      	mov	r1, r3
 800bd5c:	6878      	ldr	r0, [r7, #4]
 800bd5e:	f7fe fd25 	bl	800a7ac <follow_path>
 800bd62:	4603      	mov	r3, r0
 800bd64:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {						/* Follow completed */
 800bd66:	7bfb      	ldrb	r3, [r7, #15]
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d125      	bne.n	800bdb8 <f_opendir+0x92>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is neither the origin directory itself nor dot name in exFAT */
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 800bd72:	b25b      	sxtb	r3, r3
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	db12      	blt.n	800bd9e <f_opendir+0x78>
				if (dp->obj.attr & AM_DIR) {		/* This object is a sub-directory */
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	799b      	ldrb	r3, [r3, #6]
 800bd7c:	f003 0310 	and.w	r3, r3, #16
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d00a      	beq.n	800bd9a <f_opendir+0x74>
					if (fs->fs_type == FS_EXFAT) {
						init_alloc_info(&dp->obj, dp);	/* Get object allocation info */
					} else
#endif
					{
						dp->obj.sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800bd84:	68ba      	ldr	r2, [r7, #8]
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	69db      	ldr	r3, [r3, #28]
 800bd8a:	4619      	mov	r1, r3
 800bd8c:	4610      	mov	r0, r2
 800bd8e:	f7fd fd29 	bl	80097e4 <ld_clust>
 800bd92:	4602      	mov	r2, r0
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	609a      	str	r2, [r3, #8]
 800bd98:	e001      	b.n	800bd9e <f_opendir+0x78>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 800bd9a:	2305      	movs	r3, #5
 800bd9c:	73fb      	strb	r3, [r7, #15]
				}
			}
			if (res == FR_OK) {
 800bd9e:	7bfb      	ldrb	r3, [r7, #15]
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d109      	bne.n	800bdb8 <f_opendir+0x92>
				dp->obj.id = fs->id;		/* Set current volume mount ID */
 800bda4:	68bb      	ldr	r3, [r7, #8]
 800bda6:	88da      	ldrh	r2, [r3, #6]
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);		/* Rewind directory */
 800bdac:	2100      	movs	r1, #0
 800bdae:	6878      	ldr	r0, [r7, #4]
 800bdb0:	f7fd fbc0 	bl	8009534 <dir_sdi>
 800bdb4:	4603      	mov	r3, r0
 800bdb6:	73fb      	strb	r3, [r7, #15]
				}
#endif
			}
		}
		FREE_NAMEBUFF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800bdb8:	7bfb      	ldrb	r3, [r7, #15]
 800bdba:	2b04      	cmp	r3, #4
 800bdbc:	d101      	bne.n	800bdc2 <f_opendir+0x9c>
 800bdbe:	2305      	movs	r3, #5
 800bdc0:	73fb      	strb	r3, [r7, #15]
	}
	if (res != FR_OK) dp->obj.fs = 0;		/* Invalidate the directory object if function failed */
 800bdc2:	7bfb      	ldrb	r3, [r7, #15]
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d002      	beq.n	800bdce <f_opendir+0xa8>
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	2200      	movs	r2, #0
 800bdcc:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800bdce:	7bfb      	ldrb	r3, [r7, #15]
}
 800bdd0:	4618      	mov	r0, r3
 800bdd2:	3710      	adds	r7, #16
 800bdd4:	46bd      	mov	sp, r7
 800bdd6:	bd80      	pop	{r7, pc}

0800bdd8 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 800bdd8:	b580      	push	{r7, lr}
 800bdda:	b084      	sub	sp, #16
 800bddc:	af00      	add	r7, sp, #0
 800bdde:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);	/* Check validity of the file object */
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	f107 0208 	add.w	r2, r7, #8
 800bde6:	4611      	mov	r1, r2
 800bde8:	4618      	mov	r0, r3
 800bdea:	f7ff f8b9 	bl	800af60 <validate>
 800bdee:	4603      	mov	r3, r0
 800bdf0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800bdf2:	7bfb      	ldrb	r3, [r7, #15]
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d102      	bne.n	800bdfe <f_closedir+0x26>
#if FF_FS_LOCK
		if (dp->obj.lockid) res = dec_share(dp->obj.lockid);	/* Decrement sub-directory open counter */
		if (res == FR_OK) dp->obj.fs = 0;	/* Invalidate directory object */
#else
		dp->obj.fs = 0;	/* Invalidate directory object */
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	2200      	movs	r2, #0
 800bdfc:	601a      	str	r2, [r3, #0]
#endif
#if FF_FS_REENTRANT
		unlock_volume(fs, FR_OK);	/* Unlock volume */
#endif
	}
	return res;
 800bdfe:	7bfb      	ldrb	r3, [r7, #15]
}
 800be00:	4618      	mov	r0, r3
 800be02:	3710      	adds	r7, #16
 800be04:	46bd      	mov	sp, r7
 800be06:	bd80      	pop	{r7, pc}

0800be08 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800be08:	b580      	push	{r7, lr}
 800be0a:	b084      	sub	sp, #16
 800be0c:	af00      	add	r7, sp, #0
 800be0e:	6078      	str	r0, [r7, #4]
 800be10:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMEBUFF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	f107 0208 	add.w	r2, r7, #8
 800be18:	4611      	mov	r1, r2
 800be1a:	4618      	mov	r0, r3
 800be1c:	f7ff f8a0 	bl	800af60 <validate>
 800be20:	4603      	mov	r3, r0
 800be22:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800be24:	7bfb      	ldrb	r3, [r7, #15]
 800be26:	2b00      	cmp	r3, #0
 800be28:	d129      	bne.n	800be7e <f_readdir+0x76>
		if (!fno) {
 800be2a:	683b      	ldr	r3, [r7, #0]
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d106      	bne.n	800be3e <f_readdir+0x36>
			res = dir_sdi(dp, 0);		/* Rewind the directory object */
 800be30:	2100      	movs	r1, #0
 800be32:	6878      	ldr	r0, [r7, #4]
 800be34:	f7fd fb7e 	bl	8009534 <dir_sdi>
 800be38:	4603      	mov	r3, r0
 800be3a:	73fb      	strb	r3, [r7, #15]
 800be3c:	e01f      	b.n	800be7e <f_readdir+0x76>
		} else {
			INIT_NAMEBUFF(fs);
			fno->fname[0] = 0;				/* Clear file information */
 800be3e:	683b      	ldr	r3, [r7, #0]
 800be40:	2200      	movs	r2, #0
 800be42:	759a      	strb	r2, [r3, #22]
			res = DIR_READ_FILE(dp);		/* Read an item */
 800be44:	2100      	movs	r1, #0
 800be46:	6878      	ldr	r0, [r7, #4]
 800be48:	f7fd ff13 	bl	8009c72 <dir_read>
 800be4c:	4603      	mov	r3, r0
 800be4e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 800be50:	7bfb      	ldrb	r3, [r7, #15]
 800be52:	2b04      	cmp	r3, #4
 800be54:	d101      	bne.n	800be5a <f_readdir+0x52>
 800be56:	2300      	movs	r3, #0
 800be58:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 800be5a:	7bfb      	ldrb	r3, [r7, #15]
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	d10e      	bne.n	800be7e <f_readdir+0x76>
				get_fileinfo(dp, fno);		/* Get the object information */
 800be60:	6839      	ldr	r1, [r7, #0]
 800be62:	6878      	ldr	r0, [r7, #4]
 800be64:	f7fe f964 	bl	800a130 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800be68:	2100      	movs	r1, #0
 800be6a:	6878      	ldr	r0, [r7, #4]
 800be6c:	f7fd fbdd 	bl	800962a <dir_next>
 800be70:	4603      	mov	r3, r0
 800be72:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 800be74:	7bfb      	ldrb	r3, [r7, #15]
 800be76:	2b04      	cmp	r3, #4
 800be78:	d101      	bne.n	800be7e <f_readdir+0x76>
 800be7a:	2300      	movs	r3, #0
 800be7c:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMEBUFF();
		}
	}

	if (fno && res != FR_OK) fno->fname[0] = 0;	/* Clear the file information if any error occured */
 800be7e:	683b      	ldr	r3, [r7, #0]
 800be80:	2b00      	cmp	r3, #0
 800be82:	d005      	beq.n	800be90 <f_readdir+0x88>
 800be84:	7bfb      	ldrb	r3, [r7, #15]
 800be86:	2b00      	cmp	r3, #0
 800be88:	d002      	beq.n	800be90 <f_readdir+0x88>
 800be8a:	683b      	ldr	r3, [r7, #0]
 800be8c:	2200      	movs	r2, #0
 800be8e:	759a      	strb	r2, [r3, #22]
	LEAVE_FF(fs, res);
 800be90:	7bfb      	ldrb	r3, [r7, #15]
}
 800be92:	4618      	mov	r0, r3
 800be94:	3710      	adds	r7, #16
 800be96:	46bd      	mov	sp, r7
 800be98:	bd80      	pop	{r7, pc}
	...

0800be9c <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 800be9c:	b580      	push	{r7, lr}
 800be9e:	b098      	sub	sp, #96	@ 0x60
 800bea0:	af00      	add	r7, sp, #0
 800bea2:	6078      	str	r0, [r7, #4]
	FFOBJID sobj;
	DWORD dcl, pcl, tm;
	DEF_NAMEBUFF


	res = mount_volume(&path, &fs, FA_WRITE);	/* Get logical drive and mount the volume if needed */
 800bea4:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 800bea8:	1d3b      	adds	r3, r7, #4
 800beaa:	2202      	movs	r2, #2
 800beac:	4618      	mov	r0, r3
 800beae:	f7fe fe55 	bl	800ab5c <mount_volume>
 800beb2:	4603      	mov	r3, r0
 800beb4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800beb8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	f040 80c1 	bne.w	800c044 <f_mkdir+0x1a8>
		dj.obj.fs = fs;
 800bec2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bec4:	61fb      	str	r3, [r7, #28]
		INIT_NAMEBUFF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 800bec6:	687a      	ldr	r2, [r7, #4]
 800bec8:	f107 031c 	add.w	r3, r7, #28
 800becc:	4611      	mov	r1, r2
 800bece:	4618      	mov	r0, r3
 800bed0:	f7fe fc6c 	bl	800a7ac <follow_path>
 800bed4:	4603      	mov	r3, r0
 800bed6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		if (res == FR_OK) {						/* Invalid name or name collision */
 800beda:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d10a      	bne.n	800bef8 <f_mkdir+0x5c>
			res = (dj.fn[NSFLAG] & (NS_DOT | NS_NONAME)) ? FR_INVALID_NAME : FR_EXIST;
 800bee2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800bee6:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800beea:	2b00      	cmp	r3, #0
 800beec:	d001      	beq.n	800bef2 <f_mkdir+0x56>
 800beee:	2306      	movs	r3, #6
 800bef0:	e000      	b.n	800bef4 <f_mkdir+0x58>
 800bef2:	2308      	movs	r3, #8
 800bef4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}
		if (res == FR_NO_FILE) {				/* It is clear to create a new directory */
 800bef8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800befc:	2b04      	cmp	r3, #4
 800befe:	f040 80a1 	bne.w	800c044 <f_mkdir+0x1a8>
			sobj.fs = fs;						/* New object ID to create a new chain */
 800bf02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bf04:	60fb      	str	r3, [r7, #12]
			dcl = create_chain(&sobj, 0);		/* Allocate a cluster for the new directory */
 800bf06:	f107 030c 	add.w	r3, r7, #12
 800bf0a:	2100      	movs	r1, #0
 800bf0c:	4618      	mov	r0, r3
 800bf0e:	f7fd f9f4 	bl	80092fa <create_chain>
 800bf12:	65b8      	str	r0, [r7, #88]	@ 0x58
			res = FR_OK;
 800bf14:	2300      	movs	r3, #0
 800bf16:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster? */
 800bf1a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d102      	bne.n	800bf26 <f_mkdir+0x8a>
 800bf20:	2307      	movs	r3, #7
 800bf22:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			if (dcl == 1) res = FR_INT_ERR;		/* Any insanity? */
 800bf26:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bf28:	2b01      	cmp	r3, #1
 800bf2a:	d102      	bne.n	800bf32 <f_mkdir+0x96>
 800bf2c:	2302      	movs	r3, #2
 800bf2e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;	/* Disk error? */
 800bf32:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bf34:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf38:	d102      	bne.n	800bf40 <f_mkdir+0xa4>
 800bf3a:	2301      	movs	r3, #1
 800bf3c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			tm = GET_FATTIME();
 800bf40:	4b43      	ldr	r3, [pc, #268]	@ (800c050 <f_mkdir+0x1b4>)
 800bf42:	657b      	str	r3, [r7, #84]	@ 0x54
			if (res == FR_OK) {
 800bf44:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	d14b      	bne.n	800bfe4 <f_mkdir+0x148>
				res = dir_clear(fs, dcl);		/* Clear the allocated cluster as new direcotry table */
 800bf4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bf4e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800bf50:	4618      	mov	r0, r3
 800bf52:	f7fd faa7 	bl	80094a4 <dir_clear>
 800bf56:	4603      	mov	r3, r0
 800bf58:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				if (res == FR_OK) {
 800bf5c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d13f      	bne.n	800bfe4 <f_mkdir+0x148>
					if (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) {	/* Create dot entries (FAT only) */
						memset(fs->win + DIR_Name, ' ', 11);	/* Create "." entry */
 800bf64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bf66:	3338      	adds	r3, #56	@ 0x38
 800bf68:	220b      	movs	r2, #11
 800bf6a:	2120      	movs	r1, #32
 800bf6c:	4618      	mov	r0, r3
 800bf6e:	f012 f9b9 	bl	801e2e4 <memset>
						fs->win[DIR_Name] = '.';
 800bf72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bf74:	222e      	movs	r2, #46	@ 0x2e
 800bf76:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
						fs->win[DIR_Attr] = AM_DIR;
 800bf7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bf7c:	2210      	movs	r2, #16
 800bf7e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
						st_32(fs->win + DIR_ModTime, tm);
 800bf82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bf84:	3338      	adds	r3, #56	@ 0x38
 800bf86:	3316      	adds	r3, #22
 800bf88:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bf8a:	4618      	mov	r0, r3
 800bf8c:	f7fc fdd3 	bl	8008b36 <st_32>
						st_clust(fs, fs->win, dcl);
 800bf90:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800bf92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bf94:	3338      	adds	r3, #56	@ 0x38
 800bf96:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bf98:	4619      	mov	r1, r3
 800bf9a:	f7fd fc42 	bl	8009822 <st_clust>
						memcpy(fs->win + SZDIRE, fs->win, SZDIRE);	/* Create ".." entry */
 800bf9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bfa0:	3338      	adds	r3, #56	@ 0x38
 800bfa2:	f103 0020 	add.w	r0, r3, #32
 800bfa6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bfa8:	3338      	adds	r3, #56	@ 0x38
 800bfaa:	2220      	movs	r2, #32
 800bfac:	4619      	mov	r1, r3
 800bfae:	f012 fa56 	bl	801e45e <memcpy>
						fs->win[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 800bfb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bfb4:	222e      	movs	r2, #46	@ 0x2e
 800bfb6:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
 800bfba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfbc:	653b      	str	r3, [r7, #80]	@ 0x50
						st_clust(fs, fs->win + SZDIRE, pcl);
 800bfbe:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800bfc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bfc2:	3338      	adds	r3, #56	@ 0x38
 800bfc4:	3320      	adds	r3, #32
 800bfc6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bfc8:	4619      	mov	r1, r3
 800bfca:	f7fd fc2a 	bl	8009822 <st_clust>
						fs->wflag = 1;
 800bfce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bfd0:	2201      	movs	r2, #1
 800bfd2:	711a      	strb	r2, [r3, #4]
					}
					res = dir_register(&dj);	/* Register the object to the parent directory */
 800bfd4:	f107 031c 	add.w	r3, r7, #28
 800bfd8:	4618      	mov	r0, r3
 800bfda:	f7fd ffb1 	bl	8009f40 <dir_register>
 800bfde:	4603      	mov	r3, r0
 800bfe0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK) {
 800bfe4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d124      	bne.n	800c036 <f_mkdir+0x19a>
					fs->dirbuf[XDIR_Attr] = AM_DIR;			/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					st_32(dj.dir + DIR_CrtTime, tm);	/* Created time */
 800bfec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfee:	330e      	adds	r3, #14
 800bff0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bff2:	4618      	mov	r0, r3
 800bff4:	f7fc fd9f 	bl	8008b36 <st_32>
					st_32(dj.dir + DIR_ModTime, tm);
 800bff8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bffa:	3316      	adds	r3, #22
 800bffc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bffe:	4618      	mov	r0, r3
 800c000:	f7fc fd99 	bl	8008b36 <st_32>
					st_clust(fs, dj.dir, dcl);			/* Table start cluster */
 800c004:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c006:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800c008:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c00a:	4618      	mov	r0, r3
 800c00c:	f7fd fc09 	bl	8009822 <st_clust>
					dj.dir[DIR_Attr] = AM_DIR;			/* Attribute */
 800c010:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c012:	330b      	adds	r3, #11
 800c014:	2210      	movs	r2, #16
 800c016:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 800c018:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c01a:	2201      	movs	r2, #1
 800c01c:	711a      	strb	r2, [r3, #4]
				}
				if (res == FR_OK) {
 800c01e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c022:	2b00      	cmp	r3, #0
 800c024:	d10e      	bne.n	800c044 <f_mkdir+0x1a8>
					res = sync_fs(fs);
 800c026:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c028:	4618      	mov	r0, r3
 800c02a:	f7fc fee1 	bl	8008df0 <sync_fs>
 800c02e:	4603      	mov	r3, r0
 800c030:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800c034:	e006      	b.n	800c044 <f_mkdir+0x1a8>
				}
			} else {
				remove_chain(&sobj, dcl, 0);		/* Could not register, remove the allocated cluster */
 800c036:	f107 030c 	add.w	r3, r7, #12
 800c03a:	2200      	movs	r2, #0
 800c03c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800c03e:	4618      	mov	r0, r3
 800c040:	f7fd f8f6 	bl	8009230 <remove_chain>
			}
		}
		FREE_NAMEBUFF();
	}

	LEAVE_FF(fs, res);
 800c044:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800c048:	4618      	mov	r0, r3
 800c04a:	3760      	adds	r7, #96	@ 0x60
 800c04c:	46bd      	mov	sp, r7
 800c04e:	bd80      	pop	{r7, pc}
 800c050:	5a210000 	.word	0x5a210000

0800c054 <create_partition>:
	BYTE drv,			/* Physical drive number */
	const LBA_t plst[],	/* Partition list */
	BYTE sys,			/* System ID for each partition (for only MBR) */
	BYTE *buf			/* Working buffer for a sector */
)
{
 800c054:	b580      	push	{r7, lr}
 800c056:	b08e      	sub	sp, #56	@ 0x38
 800c058:	af00      	add	r7, sp, #0
 800c05a:	60b9      	str	r1, [r7, #8]
 800c05c:	607b      	str	r3, [r7, #4]
 800c05e:	4603      	mov	r3, r0
 800c060:	73fb      	strb	r3, [r7, #15]
 800c062:	4613      	mov	r3, r2
 800c064:	73bb      	strb	r3, [r7, #14]
	DWORD sz_drv32, nxt_alloc32, sz_part32;
	BYTE *pte;
	BYTE hd, n_hd, sc, n_sc;

	/* Get physical drive size */
	if (disk_ioctl(drv, GET_SECTOR_COUNT, &sz_drv) != RES_OK) return FR_DISK_ERR;
 800c066:	f107 0210 	add.w	r2, r7, #16
 800c06a:	7bfb      	ldrb	r3, [r7, #15]
 800c06c:	2101      	movs	r1, #1
 800c06e:	4618      	mov	r0, r3
 800c070:	f7fc fcb0 	bl	80089d4 <disk_ioctl>
 800c074:	4603      	mov	r3, r0
 800c076:	2b00      	cmp	r3, #0
 800c078:	d001      	beq.n	800c07e <create_partition+0x2a>
 800c07a:	2301      	movs	r3, #1
 800c07c:	e108      	b.n	800c290 <create_partition+0x23c>
		if (disk_write(drv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;

	} else
#endif
	{	/* Create partitions in MBR format */
		sz_drv32 = (DWORD)sz_drv;
 800c07e:	693b      	ldr	r3, [r7, #16]
 800c080:	623b      	str	r3, [r7, #32]
		n_sc = N_SEC_TRACK;				/* Determine drive CHS without any consideration of the drive geometry */
 800c082:	233f      	movs	r3, #63	@ 0x3f
 800c084:	77fb      	strb	r3, [r7, #31]
		for (n_hd = 8; n_hd != 0 && sz_drv32 / n_hd / n_sc > 1024; n_hd *= 2) ;
 800c086:	2308      	movs	r3, #8
 800c088:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c08c:	e004      	b.n	800c098 <create_partition+0x44>
 800c08e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c092:	005b      	lsls	r3, r3, #1
 800c094:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c098:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d00a      	beq.n	800c0b6 <create_partition+0x62>
 800c0a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c0a4:	6a3a      	ldr	r2, [r7, #32]
 800c0a6:	fbb2 f2f3 	udiv	r2, r2, r3
 800c0aa:	7ffb      	ldrb	r3, [r7, #31]
 800c0ac:	fbb2 f3f3 	udiv	r3, r2, r3
 800c0b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c0b4:	d8eb      	bhi.n	800c08e <create_partition+0x3a>
		if (n_hd == 0) n_hd = 255;		/* Number of heads needs to be <256 */
 800c0b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d102      	bne.n	800c0c4 <create_partition+0x70>
 800c0be:	23ff      	movs	r3, #255	@ 0xff
 800c0c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

		memset(buf, 0, FF_MAX_SS);		/* Clear MBR */
 800c0c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c0c8:	2100      	movs	r1, #0
 800c0ca:	6878      	ldr	r0, [r7, #4]
 800c0cc:	f012 f90a 	bl	801e2e4 <memset>
		pte = buf + MBR_Table;	/* Partition table in the MBR */
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800c0d6:	62bb      	str	r3, [r7, #40]	@ 0x28
		for (i = 0, nxt_alloc32 = n_sc; i < 4 && nxt_alloc32 != 0 && nxt_alloc32 < sz_drv32; i++, nxt_alloc32 += sz_part32) {
 800c0d8:	2300      	movs	r3, #0
 800c0da:	637b      	str	r3, [r7, #52]	@ 0x34
 800c0dc:	7ffb      	ldrb	r3, [r7, #31]
 800c0de:	633b      	str	r3, [r7, #48]	@ 0x30
 800c0e0:	e0b5      	b.n	800c24e <create_partition+0x1fa>
			sz_part32 = (DWORD)plst[i];	/* Get partition size */
 800c0e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c0e4:	009b      	lsls	r3, r3, #2
 800c0e6:	68ba      	ldr	r2, [r7, #8]
 800c0e8:	4413      	add	r3, r2
 800c0ea:	681b      	ldr	r3, [r3, #0]
 800c0ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
			if (sz_part32 <= 100) sz_part32 = (sz_part32 == 100) ? sz_drv32 : sz_drv32 / 100 * sz_part32;	/* Size in percentage? */
 800c0ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0f0:	2b64      	cmp	r3, #100	@ 0x64
 800c0f2:	d80d      	bhi.n	800c110 <create_partition+0xbc>
 800c0f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0f6:	2b64      	cmp	r3, #100	@ 0x64
 800c0f8:	d008      	beq.n	800c10c <create_partition+0xb8>
 800c0fa:	6a3b      	ldr	r3, [r7, #32]
 800c0fc:	4a66      	ldr	r2, [pc, #408]	@ (800c298 <create_partition+0x244>)
 800c0fe:	fba2 2303 	umull	r2, r3, r2, r3
 800c102:	095b      	lsrs	r3, r3, #5
 800c104:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c106:	fb02 f303 	mul.w	r3, r2, r3
 800c10a:	e000      	b.n	800c10e <create_partition+0xba>
 800c10c:	6a3b      	ldr	r3, [r7, #32]
 800c10e:	62fb      	str	r3, [r7, #44]	@ 0x2c
			if (nxt_alloc32 + sz_part32 > sz_drv32 || nxt_alloc32 + sz_part32 < nxt_alloc32) sz_part32 = sz_drv32 - nxt_alloc32;	/* Clip at drive size */
 800c110:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c112:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c114:	4413      	add	r3, r2
 800c116:	6a3a      	ldr	r2, [r7, #32]
 800c118:	429a      	cmp	r2, r3
 800c11a:	d305      	bcc.n	800c128 <create_partition+0xd4>
 800c11c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c11e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c120:	4413      	add	r3, r2
 800c122:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c124:	429a      	cmp	r2, r3
 800c126:	d903      	bls.n	800c130 <create_partition+0xdc>
 800c128:	6a3a      	ldr	r2, [r7, #32]
 800c12a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c12c:	1ad3      	subs	r3, r2, r3
 800c12e:	62fb      	str	r3, [r7, #44]	@ 0x2c
			if (sz_part32 == 0) break;	/* End of table or no sector to allocate? */
 800c130:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c132:	2b00      	cmp	r3, #0
 800c134:	f000 8097 	beq.w	800c266 <create_partition+0x212>

			st_32(pte + PTE_StLba, nxt_alloc32);	/* Partition start LBA sector */
 800c138:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c13a:	3308      	adds	r3, #8
 800c13c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c13e:	4618      	mov	r0, r3
 800c140:	f7fc fcf9 	bl	8008b36 <st_32>
			st_32(pte + PTE_SizLba, sz_part32);		/* Size of partition [sector] */
 800c144:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c146:	330c      	adds	r3, #12
 800c148:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c14a:	4618      	mov	r0, r3
 800c14c:	f7fc fcf3 	bl	8008b36 <st_32>
			pte[PTE_System] = sys;					/* System type */
 800c150:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c152:	3304      	adds	r3, #4
 800c154:	7bba      	ldrb	r2, [r7, #14]
 800c156:	701a      	strb	r2, [r3, #0]

			cy = (UINT)(nxt_alloc32 / n_sc / n_hd);	/* Partitio start CHS cylinder */
 800c158:	7ffb      	ldrb	r3, [r7, #31]
 800c15a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c15c:	fbb2 f2f3 	udiv	r2, r2, r3
 800c160:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c164:	fbb2 f3f3 	udiv	r3, r2, r3
 800c168:	61bb      	str	r3, [r7, #24]
			hd = (BYTE)(nxt_alloc32 / n_sc % n_hd);	/* Partition start CHS head */
 800c16a:	7ffb      	ldrb	r3, [r7, #31]
 800c16c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c16e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c172:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800c176:	fbb3 f1f2 	udiv	r1, r3, r2
 800c17a:	fb01 f202 	mul.w	r2, r1, r2
 800c17e:	1a9b      	subs	r3, r3, r2
 800c180:	75fb      	strb	r3, [r7, #23]
			sc = (BYTE)(nxt_alloc32 % n_sc + 1);	/* Partition start CHS sector */
 800c182:	7ffa      	ldrb	r2, [r7, #31]
 800c184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c186:	fbb3 f1f2 	udiv	r1, r3, r2
 800c18a:	fb01 f202 	mul.w	r2, r1, r2
 800c18e:	1a9b      	subs	r3, r3, r2
 800c190:	b2db      	uxtb	r3, r3
 800c192:	3301      	adds	r3, #1
 800c194:	75bb      	strb	r3, [r7, #22]
			pte[PTE_StHead] = hd;
 800c196:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c198:	3301      	adds	r3, #1
 800c19a:	7dfa      	ldrb	r2, [r7, #23]
 800c19c:	701a      	strb	r2, [r3, #0]
			pte[PTE_StSec] = (BYTE)((cy >> 2 & 0xC0) | sc);
 800c19e:	69bb      	ldr	r3, [r7, #24]
 800c1a0:	089b      	lsrs	r3, r3, #2
 800c1a2:	b2db      	uxtb	r3, r3
 800c1a4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800c1a8:	b2d9      	uxtb	r1, r3
 800c1aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1ac:	3302      	adds	r3, #2
 800c1ae:	7dba      	ldrb	r2, [r7, #22]
 800c1b0:	430a      	orrs	r2, r1
 800c1b2:	b2d2      	uxtb	r2, r2
 800c1b4:	701a      	strb	r2, [r3, #0]
			pte[PTE_StCyl] = (BYTE)cy;
 800c1b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1b8:	3303      	adds	r3, #3
 800c1ba:	69ba      	ldr	r2, [r7, #24]
 800c1bc:	b2d2      	uxtb	r2, r2
 800c1be:	701a      	strb	r2, [r3, #0]

			cy = (UINT)((nxt_alloc32 + sz_part32 - 1) / n_sc / n_hd);	/* Partition end CHS cylinder */
 800c1c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c1c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1c4:	4413      	add	r3, r2
 800c1c6:	1e5a      	subs	r2, r3, #1
 800c1c8:	7ffb      	ldrb	r3, [r7, #31]
 800c1ca:	fbb2 f2f3 	udiv	r2, r2, r3
 800c1ce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c1d2:	fbb2 f3f3 	udiv	r3, r2, r3
 800c1d6:	61bb      	str	r3, [r7, #24]
			hd = (BYTE)((nxt_alloc32 + sz_part32 - 1) / n_sc % n_hd);	/* Partition end CHS head */
 800c1d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c1da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1dc:	4413      	add	r3, r2
 800c1de:	1e5a      	subs	r2, r3, #1
 800c1e0:	7ffb      	ldrb	r3, [r7, #31]
 800c1e2:	fbb2 f3f3 	udiv	r3, r2, r3
 800c1e6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800c1ea:	fbb3 f1f2 	udiv	r1, r3, r2
 800c1ee:	fb01 f202 	mul.w	r2, r1, r2
 800c1f2:	1a9b      	subs	r3, r3, r2
 800c1f4:	75fb      	strb	r3, [r7, #23]
			sc = (BYTE)((nxt_alloc32 + sz_part32 - 1) % n_sc + 1);		/* Partition end CHS sector */
 800c1f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c1f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1fa:	4413      	add	r3, r2
 800c1fc:	3b01      	subs	r3, #1
 800c1fe:	7ffa      	ldrb	r2, [r7, #31]
 800c200:	fbb3 f1f2 	udiv	r1, r3, r2
 800c204:	fb01 f202 	mul.w	r2, r1, r2
 800c208:	1a9b      	subs	r3, r3, r2
 800c20a:	b2db      	uxtb	r3, r3
 800c20c:	3301      	adds	r3, #1
 800c20e:	75bb      	strb	r3, [r7, #22]
			pte[PTE_EdHead] = hd;
 800c210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c212:	3305      	adds	r3, #5
 800c214:	7dfa      	ldrb	r2, [r7, #23]
 800c216:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdSec] = (BYTE)((cy >> 2 & 0xC0) | sc);
 800c218:	69bb      	ldr	r3, [r7, #24]
 800c21a:	089b      	lsrs	r3, r3, #2
 800c21c:	b2db      	uxtb	r3, r3
 800c21e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800c222:	b2d9      	uxtb	r1, r3
 800c224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c226:	3306      	adds	r3, #6
 800c228:	7dba      	ldrb	r2, [r7, #22]
 800c22a:	430a      	orrs	r2, r1
 800c22c:	b2d2      	uxtb	r2, r2
 800c22e:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdCyl] = (BYTE)cy;
 800c230:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c232:	3307      	adds	r3, #7
 800c234:	69ba      	ldr	r2, [r7, #24]
 800c236:	b2d2      	uxtb	r2, r2
 800c238:	701a      	strb	r2, [r3, #0]

			pte += SZ_PTE;		/* Next entry */
 800c23a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c23c:	3310      	adds	r3, #16
 800c23e:	62bb      	str	r3, [r7, #40]	@ 0x28
		for (i = 0, nxt_alloc32 = n_sc; i < 4 && nxt_alloc32 != 0 && nxt_alloc32 < sz_drv32; i++, nxt_alloc32 += sz_part32) {
 800c240:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c242:	3301      	adds	r3, #1
 800c244:	637b      	str	r3, [r7, #52]	@ 0x34
 800c246:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c24a:	4413      	add	r3, r2
 800c24c:	633b      	str	r3, [r7, #48]	@ 0x30
 800c24e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c250:	2b03      	cmp	r3, #3
 800c252:	d809      	bhi.n	800c268 <create_partition+0x214>
 800c254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c256:	2b00      	cmp	r3, #0
 800c258:	d006      	beq.n	800c268 <create_partition+0x214>
 800c25a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c25c:	6a3b      	ldr	r3, [r7, #32]
 800c25e:	429a      	cmp	r2, r3
 800c260:	f4ff af3f 	bcc.w	800c0e2 <create_partition+0x8e>
 800c264:	e000      	b.n	800c268 <create_partition+0x214>
			if (sz_part32 == 0) break;	/* End of table or no sector to allocate? */
 800c266:	bf00      	nop
		}

		st_16(buf + BS_55AA, 0xAA55);		/* MBR signature */
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c26e:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800c272:	4618      	mov	r0, r3
 800c274:	f7fc fc44 	bl	8008b00 <st_16>
		if (disk_write(drv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the MBR */
 800c278:	7bf8      	ldrb	r0, [r7, #15]
 800c27a:	2301      	movs	r3, #1
 800c27c:	2200      	movs	r2, #0
 800c27e:	6879      	ldr	r1, [r7, #4]
 800c280:	f7fc fb6e 	bl	8008960 <disk_write>
 800c284:	4603      	mov	r3, r0
 800c286:	2b00      	cmp	r3, #0
 800c288:	d001      	beq.n	800c28e <create_partition+0x23a>
 800c28a:	2301      	movs	r3, #1
 800c28c:	e000      	b.n	800c290 <create_partition+0x23c>
	}

	return FR_OK;
 800c28e:	2300      	movs	r3, #0
}
 800c290:	4618      	mov	r0, r3
 800c292:	3738      	adds	r7, #56	@ 0x38
 800c294:	46bd      	mov	sp, r7
 800c296:	bd80      	pop	{r7, pc}
 800c298:	51eb851f 	.word	0x51eb851f

0800c29c <f_mkfs>:
	const TCHAR* path,		/* Logical drive number */
	const MKFS_PARM* opt,	/* Format options */
	void* work,				/* Pointer to working buffer (null: use len bytes of heap memory) */
	UINT len				/* Size of working buffer [byte] */
)
{
 800c29c:	b580      	push	{r7, lr}
 800c29e:	b0a0      	sub	sp, #128	@ 0x80
 800c2a0:	af00      	add	r7, sp, #0
 800c2a2:	60f8      	str	r0, [r7, #12]
 800c2a4:	60b9      	str	r1, [r7, #8]
 800c2a6:	607a      	str	r2, [r7, #4]
 800c2a8:	603b      	str	r3, [r7, #0]
	DSTATUS ds;
	FRESULT res;


	/* Check mounted drive and clear work area */
	vol = get_ldnumber(&path);					/* Get logical drive number to be formatted */
 800c2aa:	f107 030c 	add.w	r3, r7, #12
 800c2ae:	4618      	mov	r0, r3
 800c2b0:	f7fe fb0a 	bl	800a8c8 <get_ldnumber>
 800c2b4:	64f8      	str	r0, [r7, #76]	@ 0x4c
	if (vol < 0) return FR_INVALID_DRIVE;
 800c2b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	da02      	bge.n	800c2c2 <f_mkfs+0x26>
 800c2bc:	230b      	movs	r3, #11
 800c2be:	f000 bc1b 	b.w	800caf8 <f_mkfs+0x85c>
	if (FatFs[vol]) FatFs[vol]->fs_type = 0;	/* Clear the fs object if mounted */
 800c2c2:	4aa1      	ldr	r2, [pc, #644]	@ (800c548 <f_mkfs+0x2ac>)
 800c2c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d005      	beq.n	800c2da <f_mkfs+0x3e>
 800c2ce:	4a9e      	ldr	r2, [pc, #632]	@ (800c548 <f_mkfs+0x2ac>)
 800c2d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c2d6:	2200      	movs	r2, #0
 800c2d8:	701a      	strb	r2, [r3, #0]
	pdrv = LD2PD(vol);		/* Hosting physical drive */
 800c2da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2dc:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
	ipart = LD2PT(vol);		/* Hosting partition (0:create as new, 1..:existing partition) */
 800c2e0:	2300      	movs	r3, #0
 800c2e2:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

	/* Initialize the hosting physical drive */
	ds = disk_initialize(pdrv);
 800c2e6:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800c2ea:	4618      	mov	r0, r3
 800c2ec:	f7fc fabc 	bl	8008868 <disk_initialize>
 800c2f0:	4603      	mov	r3, r0
 800c2f2:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
	if (ds & STA_NOINIT) return FR_NOT_READY;
 800c2f6:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 800c2fa:	f003 0301 	and.w	r3, r3, #1
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d001      	beq.n	800c306 <f_mkfs+0x6a>
 800c302:	2303      	movs	r3, #3
 800c304:	e3f8      	b.n	800caf8 <f_mkfs+0x85c>
	if (ds & STA_PROTECT) return FR_WRITE_PROTECTED;
 800c306:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 800c30a:	f003 0304 	and.w	r3, r3, #4
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d001      	beq.n	800c316 <f_mkfs+0x7a>
 800c312:	230a      	movs	r3, #10
 800c314:	e3f0      	b.n	800caf8 <f_mkfs+0x85c>

	/* Get physical drive parameters (sz_drv, sz_blk and ss) */
	if (!opt) opt = &defopt;	/* Use default parameter if it is not given */
 800c316:	68bb      	ldr	r3, [r7, #8]
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d101      	bne.n	800c320 <f_mkfs+0x84>
 800c31c:	4b8b      	ldr	r3, [pc, #556]	@ (800c54c <f_mkfs+0x2b0>)
 800c31e:	60bb      	str	r3, [r7, #8]
	sz_blk = opt->align;
 800c320:	68bb      	ldr	r3, [r7, #8]
 800c322:	685b      	ldr	r3, [r3, #4]
 800c324:	623b      	str	r3, [r7, #32]
	if (sz_blk == 0) disk_ioctl(pdrv, GET_BLOCK_SIZE, &sz_blk);					/* Block size from the parameter or lower layer */
 800c326:	6a3b      	ldr	r3, [r7, #32]
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d107      	bne.n	800c33c <f_mkfs+0xa0>
 800c32c:	f107 0220 	add.w	r2, r7, #32
 800c330:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800c334:	2103      	movs	r1, #3
 800c336:	4618      	mov	r0, r3
 800c338:	f7fc fb4c 	bl	80089d4 <disk_ioctl>
 	if (sz_blk == 0 || sz_blk > 0x8000 || (sz_blk & (sz_blk - 1))) sz_blk = 1;	/* Use default if the block size is invalid */
 800c33c:	6a3b      	ldr	r3, [r7, #32]
 800c33e:	2b00      	cmp	r3, #0
 800c340:	d009      	beq.n	800c356 <f_mkfs+0xba>
 800c342:	6a3b      	ldr	r3, [r7, #32]
 800c344:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c348:	d805      	bhi.n	800c356 <f_mkfs+0xba>
 800c34a:	6a3b      	ldr	r3, [r7, #32]
 800c34c:	1e5a      	subs	r2, r3, #1
 800c34e:	6a3b      	ldr	r3, [r7, #32]
 800c350:	4013      	ands	r3, r2
 800c352:	2b00      	cmp	r3, #0
 800c354:	d001      	beq.n	800c35a <f_mkfs+0xbe>
 800c356:	2301      	movs	r3, #1
 800c358:	623b      	str	r3, [r7, #32]
#if FF_MAX_SS != FF_MIN_SS
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &ss) != RES_OK) return FR_DISK_ERR;
	if (ss > FF_MAX_SS || ss < FF_MIN_SS || (ss & (ss - 1))) return FR_DISK_ERR;
#else
	ss = FF_MAX_SS;
 800c35a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c35e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
#endif

	/* Options for FAT sub-type and FAT parameters */
	fsopt = opt->fmt & (FM_ANY | FM_SFD);
 800c362:	68bb      	ldr	r3, [r7, #8]
 800c364:	781b      	ldrb	r3, [r3, #0]
 800c366:	f003 030f 	and.w	r3, r3, #15
 800c36a:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
	n_fat = (opt->n_fat >= 1 && opt->n_fat <= 2) ? opt->n_fat : 1;
 800c36e:	68bb      	ldr	r3, [r7, #8]
 800c370:	785b      	ldrb	r3, [r3, #1]
 800c372:	2b00      	cmp	r3, #0
 800c374:	d006      	beq.n	800c384 <f_mkfs+0xe8>
 800c376:	68bb      	ldr	r3, [r7, #8]
 800c378:	785b      	ldrb	r3, [r3, #1]
 800c37a:	2b02      	cmp	r3, #2
 800c37c:	d802      	bhi.n	800c384 <f_mkfs+0xe8>
 800c37e:	68bb      	ldr	r3, [r7, #8]
 800c380:	785b      	ldrb	r3, [r3, #1]
 800c382:	e000      	b.n	800c386 <f_mkfs+0xea>
 800c384:	2301      	movs	r3, #1
 800c386:	643b      	str	r3, [r7, #64]	@ 0x40
	n_root = (opt->n_root >= 1 && opt->n_root <= 32768 && (opt->n_root % (ss / SZDIRE)) == 0) ? opt->n_root : 512;
 800c388:	68bb      	ldr	r3, [r7, #8]
 800c38a:	689b      	ldr	r3, [r3, #8]
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d014      	beq.n	800c3ba <f_mkfs+0x11e>
 800c390:	68bb      	ldr	r3, [r7, #8]
 800c392:	689b      	ldr	r3, [r3, #8]
 800c394:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c398:	d80f      	bhi.n	800c3ba <f_mkfs+0x11e>
 800c39a:	68bb      	ldr	r3, [r7, #8]
 800c39c:	689b      	ldr	r3, [r3, #8]
 800c39e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800c3a2:	0952      	lsrs	r2, r2, #5
 800c3a4:	b292      	uxth	r2, r2
 800c3a6:	fbb3 f1f2 	udiv	r1, r3, r2
 800c3aa:	fb01 f202 	mul.w	r2, r1, r2
 800c3ae:	1a9b      	subs	r3, r3, r2
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d102      	bne.n	800c3ba <f_mkfs+0x11e>
 800c3b4:	68bb      	ldr	r3, [r7, #8]
 800c3b6:	689b      	ldr	r3, [r3, #8]
 800c3b8:	e001      	b.n	800c3be <f_mkfs+0x122>
 800c3ba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c3be:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sz_au = (opt->au_size <= 0x1000000 && (opt->au_size & (opt->au_size - 1)) == 0) ? opt->au_size : 0;
 800c3c0:	68bb      	ldr	r3, [r7, #8]
 800c3c2:	68db      	ldr	r3, [r3, #12]
 800c3c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c3c8:	d80a      	bhi.n	800c3e0 <f_mkfs+0x144>
 800c3ca:	68bb      	ldr	r3, [r7, #8]
 800c3cc:	68da      	ldr	r2, [r3, #12]
 800c3ce:	68bb      	ldr	r3, [r7, #8]
 800c3d0:	68db      	ldr	r3, [r3, #12]
 800c3d2:	3b01      	subs	r3, #1
 800c3d4:	4013      	ands	r3, r2
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d102      	bne.n	800c3e0 <f_mkfs+0x144>
 800c3da:	68bb      	ldr	r3, [r7, #8]
 800c3dc:	68db      	ldr	r3, [r3, #12]
 800c3de:	e000      	b.n	800c3e2 <f_mkfs+0x146>
 800c3e0:	2300      	movs	r3, #0
 800c3e2:	657b      	str	r3, [r7, #84]	@ 0x54
	sz_au /= ss;	/* Byte --> Sector */
 800c3e4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c3e8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c3ea:	fbb2 f3f3 	udiv	r3, r2, r3
 800c3ee:	657b      	str	r3, [r7, #84]	@ 0x54

	/* Get working buffer */
	sz_buf = len / ss;		/* Size of working buffer [sector] */
 800c3f0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c3f4:	683a      	ldr	r2, [r7, #0]
 800c3f6:	fbb2 f3f3 	udiv	r3, r2, r3
 800c3fa:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (sz_buf == 0) return FR_NOT_ENOUGH_CORE;
 800c3fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d101      	bne.n	800c406 <f_mkfs+0x16a>
 800c402:	2311      	movs	r3, #17
 800c404:	e378      	b.n	800caf8 <f_mkfs+0x85c>
	buf = (BYTE*)work;		/* Working buffer */
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	637b      	str	r3, [r7, #52]	@ 0x34
#if FF_USE_LFN == 3
	if (!buf) buf = ff_memalloc(sz_buf * ss);	/* Use heap memory for working buffer */
#endif
	if (!buf) return FR_NOT_ENOUGH_CORE;
 800c40a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	d101      	bne.n	800c414 <f_mkfs+0x178>
 800c410:	2311      	movs	r3, #17
 800c412:	e371      	b.n	800caf8 <f_mkfs+0x85c>

	/* Determine where the volume to be located (b_vol, sz_vol) */
	b_vol = sz_vol = 0;
 800c414:	2300      	movs	r3, #0
 800c416:	61fb      	str	r3, [r7, #28]
 800c418:	69fb      	ldr	r3, [r7, #28]
 800c41a:	677b      	str	r3, [r7, #116]	@ 0x74
			if (ipart > 4 || pte[PTE_System] == 0) LEAVE_MKFS(FR_MKFS_ABORTED);	/* No partition? */
			b_vol = ld_32(pte + PTE_StLba);		/* Get volume start sector */
			sz_vol = ld_32(pte + PTE_SizLba);	/* Get volume size */
		}
	} else {	/* The volume is associated with a physical drive */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &sz_vol) != RES_OK) LEAVE_MKFS(FR_DISK_ERR);
 800c41c:	f107 021c 	add.w	r2, r7, #28
 800c420:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800c424:	2101      	movs	r1, #1
 800c426:	4618      	mov	r0, r3
 800c428:	f7fc fad4 	bl	80089d4 <disk_ioctl>
 800c42c:	4603      	mov	r3, r0
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d001      	beq.n	800c436 <f_mkfs+0x19a>
 800c432:	2301      	movs	r3, #1
 800c434:	e360      	b.n	800caf8 <f_mkfs+0x85c>
		if (!(fsopt & FM_SFD)) {	/* To be partitioned? */
 800c436:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800c43a:	f003 0308 	and.w	r3, r3, #8
 800c43e:	2b00      	cmp	r3, #0
 800c440:	d108      	bne.n	800c454 <f_mkfs+0x1b8>
				fsopt |= 0x80;		/* Partitioning is in GPT */
				b_vol = GPT_ALIGN / ss; sz_vol -= b_vol + GPT_ITEMS * SZ_GPTE / ss + 1;	/* Estimated partition offset and size */
			} else
#endif
			{	/* Partitioning is in MBR */
				if (sz_vol > N_SEC_TRACK) {
 800c442:	69fb      	ldr	r3, [r7, #28]
 800c444:	2b3f      	cmp	r3, #63	@ 0x3f
 800c446:	d905      	bls.n	800c454 <f_mkfs+0x1b8>
					b_vol = N_SEC_TRACK; sz_vol -= b_vol;	/* Estimated partition offset and size */
 800c448:	233f      	movs	r3, #63	@ 0x3f
 800c44a:	677b      	str	r3, [r7, #116]	@ 0x74
 800c44c:	69fa      	ldr	r2, [r7, #28]
 800c44e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c450:	1ad3      	subs	r3, r2, r3
 800c452:	61fb      	str	r3, [r7, #28]
				}
			}
		}
	}
	if (sz_vol < 128) LEAVE_MKFS(FR_MKFS_ABORTED);	/* Check if volume size is >=128 sectors */
 800c454:	69fb      	ldr	r3, [r7, #28]
 800c456:	2b7f      	cmp	r3, #127	@ 0x7f
 800c458:	d801      	bhi.n	800c45e <f_mkfs+0x1c2>
 800c45a:	230e      	movs	r3, #14
 800c45c:	e34c      	b.n	800caf8 <f_mkfs+0x85c>
			}
		}
#if FF_LBA64
		if (sz_vol >= 0x100000000) LEAVE_MKFS(FR_MKFS_ABORTED);	/* Too large volume for FAT/FAT32 */
#endif
		if (sz_au > 128) sz_au = 128;	/* Invalid AU for FAT/FAT32? */
 800c45e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c460:	2b80      	cmp	r3, #128	@ 0x80
 800c462:	d901      	bls.n	800c468 <f_mkfs+0x1cc>
 800c464:	2380      	movs	r3, #128	@ 0x80
 800c466:	657b      	str	r3, [r7, #84]	@ 0x54
		if (fsopt & FM_FAT32) {	/* FAT32 possible? */
 800c468:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800c46c:	f003 0302 	and.w	r3, r3, #2
 800c470:	2b00      	cmp	r3, #0
 800c472:	d009      	beq.n	800c488 <f_mkfs+0x1ec>
			if (!(fsopt & FM_FAT)) {	/* no-FAT? */
 800c474:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800c478:	f003 0301 	and.w	r3, r3, #1
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d103      	bne.n	800c488 <f_mkfs+0x1ec>
				fsty = FS_FAT32; break;
 800c480:	2303      	movs	r3, #3
 800c482:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
 800c486:	e00a      	b.n	800c49e <f_mkfs+0x202>
			}
		}
		if (!(fsopt & FM_FAT)) LEAVE_MKFS(FR_INVALID_PARAMETER);	/* no-FAT? */
 800c488:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800c48c:	f003 0301 	and.w	r3, r3, #1
 800c490:	2b00      	cmp	r3, #0
 800c492:	d101      	bne.n	800c498 <f_mkfs+0x1fc>
 800c494:	2313      	movs	r3, #19
 800c496:	e32f      	b.n	800caf8 <f_mkfs+0x85c>
		fsty = FS_FAT16;
 800c498:	2302      	movs	r3, #2
 800c49a:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
	} while (0);

	vsn = (DWORD)sz_vol + GET_FATTIME();	/* VSN generated from current time and partition size */
 800c49e:	69fa      	ldr	r2, [r7, #28]
 800c4a0:	4b2b      	ldr	r3, [pc, #172]	@ (800c550 <f_mkfs+0x2b4>)
 800c4a2:	4413      	add	r3, r2
 800c4a4:	633b      	str	r3, [r7, #48]	@ 0x30

	} else
#endif	/* FF_FS_EXFAT */
	{	/* Create an FAT/FAT32 volume */
		do {
			pau = sz_au;
 800c4a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c4a8:	66bb      	str	r3, [r7, #104]	@ 0x68
			/* Pre-determine number of clusters and FAT sub-type */
			if (fsty == FS_FAT32) {	/* FAT32 volume */
 800c4aa:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800c4ae:	2b03      	cmp	r3, #3
 800c4b0:	d13e      	bne.n	800c530 <f_mkfs+0x294>
				if (pau == 0) {	/* AU auto-selection */
 800c4b2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d11b      	bne.n	800c4f0 <f_mkfs+0x254>
					n = (DWORD)sz_vol / 0x20000;	/* Volume size in unit of 128KS */
 800c4b8:	69fb      	ldr	r3, [r7, #28]
 800c4ba:	0c5b      	lsrs	r3, r3, #17
 800c4bc:	66fb      	str	r3, [r7, #108]	@ 0x6c
					for (i = 0, pau = 1; cst32[i] && cst32[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 800c4be:	2300      	movs	r3, #0
 800c4c0:	653b      	str	r3, [r7, #80]	@ 0x50
 800c4c2:	2301      	movs	r3, #1
 800c4c4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c4c6:	e005      	b.n	800c4d4 <f_mkfs+0x238>
 800c4c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c4ca:	3301      	adds	r3, #1
 800c4cc:	653b      	str	r3, [r7, #80]	@ 0x50
 800c4ce:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c4d0:	005b      	lsls	r3, r3, #1
 800c4d2:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c4d4:	4a1f      	ldr	r2, [pc, #124]	@ (800c554 <f_mkfs+0x2b8>)
 800c4d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c4d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d007      	beq.n	800c4f0 <f_mkfs+0x254>
 800c4e0:	4a1c      	ldr	r2, [pc, #112]	@ (800c554 <f_mkfs+0x2b8>)
 800c4e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c4e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c4e8:	461a      	mov	r2, r3
 800c4ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c4ec:	4293      	cmp	r3, r2
 800c4ee:	d2eb      	bcs.n	800c4c8 <f_mkfs+0x22c>
				}
				n_clst = (DWORD)sz_vol / pau;	/* Number of clusters */
 800c4f0:	69fa      	ldr	r2, [r7, #28]
 800c4f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c4f4:	fbb2 f3f3 	udiv	r3, r2, r3
 800c4f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
				sz_fat = (n_clst * 4 + 8 + ss - 1) / ss;	/* FAT size [sector] */
 800c4fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c4fc:	3302      	adds	r3, #2
 800c4fe:	009a      	lsls	r2, r3, #2
 800c500:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c504:	4413      	add	r3, r2
 800c506:	1e5a      	subs	r2, r3, #1
 800c508:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c50c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c510:	65fb      	str	r3, [r7, #92]	@ 0x5c
				sz_rsv = 32;	/* Number of reserved sectors */
 800c512:	2320      	movs	r3, #32
 800c514:	67fb      	str	r3, [r7, #124]	@ 0x7c
				sz_dir = 0;		/* No static directory */
 800c516:	2300      	movs	r3, #0
 800c518:	65bb      	str	r3, [r7, #88]	@ 0x58
				if (n_clst <= MAX_FAT16 || n_clst > MAX_FAT32) LEAVE_MKFS(FR_MKFS_ABORTED);
 800c51a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c51c:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800c520:	4293      	cmp	r3, r2
 800c522:	d903      	bls.n	800c52c <f_mkfs+0x290>
 800c524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c526:	4a0c      	ldr	r2, [pc, #48]	@ (800c558 <f_mkfs+0x2bc>)
 800c528:	4293      	cmp	r3, r2
 800c52a:	d958      	bls.n	800c5de <f_mkfs+0x342>
 800c52c:	230e      	movs	r3, #14
 800c52e:	e2e3      	b.n	800caf8 <f_mkfs+0x85c>
			} else {				/* FAT volume */
				if (pau == 0) {	/* au auto-selection */
 800c530:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c532:	2b00      	cmp	r3, #0
 800c534:	d126      	bne.n	800c584 <f_mkfs+0x2e8>
					n = (DWORD)sz_vol / 0x1000;	/* Volume size in unit of 4KS */
 800c536:	69fb      	ldr	r3, [r7, #28]
 800c538:	0b1b      	lsrs	r3, r3, #12
 800c53a:	66fb      	str	r3, [r7, #108]	@ 0x6c
					for (i = 0, pau = 1; cst[i] && cst[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 800c53c:	2300      	movs	r3, #0
 800c53e:	653b      	str	r3, [r7, #80]	@ 0x50
 800c540:	2301      	movs	r3, #1
 800c542:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c544:	e010      	b.n	800c568 <f_mkfs+0x2cc>
 800c546:	bf00      	nop
 800c548:	24043be8 	.word	0x24043be8
 800c54c:	0802129c 	.word	0x0802129c
 800c550:	5a210000 	.word	0x5a210000
 800c554:	080212ac 	.word	0x080212ac
 800c558:	0ffffff5 	.word	0x0ffffff5
 800c55c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c55e:	3301      	adds	r3, #1
 800c560:	653b      	str	r3, [r7, #80]	@ 0x50
 800c562:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c564:	005b      	lsls	r3, r3, #1
 800c566:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c568:	4a99      	ldr	r2, [pc, #612]	@ (800c7d0 <f_mkfs+0x534>)
 800c56a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c56c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c570:	2b00      	cmp	r3, #0
 800c572:	d007      	beq.n	800c584 <f_mkfs+0x2e8>
 800c574:	4a96      	ldr	r2, [pc, #600]	@ (800c7d0 <f_mkfs+0x534>)
 800c576:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c578:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c57c:	461a      	mov	r2, r3
 800c57e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c580:	4293      	cmp	r3, r2
 800c582:	d2eb      	bcs.n	800c55c <f_mkfs+0x2c0>
				}
				n_clst = (DWORD)sz_vol / pau;
 800c584:	69fa      	ldr	r2, [r7, #28]
 800c586:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c588:	fbb2 f3f3 	udiv	r3, r2, r3
 800c58c:	62fb      	str	r3, [r7, #44]	@ 0x2c
				if (n_clst > MAX_FAT12) {
 800c58e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c590:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800c594:	4293      	cmp	r3, r2
 800c596:	d904      	bls.n	800c5a2 <f_mkfs+0x306>
					n = n_clst * 2 + 4;		/* FAT size [byte] */
 800c598:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c59a:	3302      	adds	r3, #2
 800c59c:	005b      	lsls	r3, r3, #1
 800c59e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c5a0:	e00a      	b.n	800c5b8 <f_mkfs+0x31c>
				} else {
					fsty = FS_FAT12;
 800c5a2:	2301      	movs	r3, #1
 800c5a4:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
					n = (n_clst * 3 + 1) / 2 + 3;	/* FAT size [byte] */
 800c5a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c5aa:	4613      	mov	r3, r2
 800c5ac:	005b      	lsls	r3, r3, #1
 800c5ae:	4413      	add	r3, r2
 800c5b0:	3301      	adds	r3, #1
 800c5b2:	085b      	lsrs	r3, r3, #1
 800c5b4:	3303      	adds	r3, #3
 800c5b6:	66fb      	str	r3, [r7, #108]	@ 0x6c
				}
				sz_fat = (n + ss - 1) / ss;		/* FAT size [sector] */
 800c5b8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800c5bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c5be:	4413      	add	r3, r2
 800c5c0:	1e5a      	subs	r2, r3, #1
 800c5c2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c5c6:	fbb2 f3f3 	udiv	r3, r2, r3
 800c5ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
				sz_rsv = 1;						/* Number of reserved sectors */
 800c5cc:	2301      	movs	r3, #1
 800c5ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
				sz_dir = (DWORD)n_root * SZDIRE / ss;	/* Root directory size [sector] */
 800c5d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c5d2:	015a      	lsls	r2, r3, #5
 800c5d4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c5d8:	fbb2 f3f3 	udiv	r3, r2, r3
 800c5dc:	65bb      	str	r3, [r7, #88]	@ 0x58
			}
			b_fat = b_vol + sz_rsv;						/* FAT base */
 800c5de:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800c5e0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c5e2:	4413      	add	r3, r2
 800c5e4:	673b      	str	r3, [r7, #112]	@ 0x70
			b_data = b_fat + sz_fat * n_fat + sz_dir;	/* Data base */
 800c5e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c5e8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c5ea:	fb03 f202 	mul.w	r2, r3, r2
 800c5ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c5f0:	4413      	add	r3, r2
 800c5f2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c5f4:	4413      	add	r3, r2
 800c5f6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Align data area to erase block boundary (for flash memory media) */
			n = (DWORD)(((b_data + sz_blk - 1) & ~(sz_blk - 1)) - b_data);	/* Sectors to next nearest from current data base */
 800c5f8:	6a3a      	ldr	r2, [r7, #32]
 800c5fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5fc:	4413      	add	r3, r2
 800c5fe:	1e5a      	subs	r2, r3, #1
 800c600:	6a3b      	ldr	r3, [r7, #32]
 800c602:	425b      	negs	r3, r3
 800c604:	401a      	ands	r2, r3
 800c606:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c608:	1ad3      	subs	r3, r2, r3
 800c60a:	66fb      	str	r3, [r7, #108]	@ 0x6c
			if (fsty == FS_FAT32) {		/* FAT32: Move FAT */
 800c60c:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800c610:	2b03      	cmp	r3, #3
 800c612:	d108      	bne.n	800c626 <f_mkfs+0x38a>
				sz_rsv += n; b_fat += n;
 800c614:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800c616:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c618:	4413      	add	r3, r2
 800c61a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c61c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800c61e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c620:	4413      	add	r3, r2
 800c622:	673b      	str	r3, [r7, #112]	@ 0x70
 800c624:	e019      	b.n	800c65a <f_mkfs+0x3be>
			} else {					/* FAT: Expand FAT */
				if (n % n_fat) {	/* Adjust fractional error if needed */
 800c626:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c628:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c62a:	fbb3 f2f2 	udiv	r2, r3, r2
 800c62e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c630:	fb01 f202 	mul.w	r2, r1, r2
 800c634:	1a9b      	subs	r3, r3, r2
 800c636:	2b00      	cmp	r3, #0
 800c638:	d008      	beq.n	800c64c <f_mkfs+0x3b0>
					n--; sz_rsv++; b_fat++;
 800c63a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c63c:	3b01      	subs	r3, #1
 800c63e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c640:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c642:	3301      	adds	r3, #1
 800c644:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c646:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c648:	3301      	adds	r3, #1
 800c64a:	673b      	str	r3, [r7, #112]	@ 0x70
				}
				sz_fat += n / n_fat;
 800c64c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c64e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c650:	fbb2 f3f3 	udiv	r3, r2, r3
 800c654:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c656:	4413      	add	r3, r2
 800c658:	65fb      	str	r3, [r7, #92]	@ 0x5c
			}

			/* Determine number of clusters and final check of validity of the FAT sub-type */
			if (sz_vol < b_data + pau * 16 - b_vol) LEAVE_MKFS(FR_MKFS_ABORTED);	/* Too small volume? */
 800c65a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c65c:	011a      	lsls	r2, r3, #4
 800c65e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c660:	441a      	add	r2, r3
 800c662:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c664:	1ad2      	subs	r2, r2, r3
 800c666:	69fb      	ldr	r3, [r7, #28]
 800c668:	429a      	cmp	r2, r3
 800c66a:	d901      	bls.n	800c670 <f_mkfs+0x3d4>
 800c66c:	230e      	movs	r3, #14
 800c66e:	e243      	b.n	800caf8 <f_mkfs+0x85c>
			n_clst = ((DWORD)sz_vol - sz_rsv - sz_fat * n_fat - sz_dir) / pau;
 800c670:	69fa      	ldr	r2, [r7, #28]
 800c672:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c674:	1ad2      	subs	r2, r2, r3
 800c676:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c678:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c67a:	fb01 f303 	mul.w	r3, r1, r3
 800c67e:	1ad2      	subs	r2, r2, r3
 800c680:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c682:	1ad2      	subs	r2, r2, r3
 800c684:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c686:	fbb2 f3f3 	udiv	r3, r2, r3
 800c68a:	62fb      	str	r3, [r7, #44]	@ 0x2c
			if (fsty == FS_FAT32) {
 800c68c:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800c690:	2b03      	cmp	r3, #3
 800c692:	d10f      	bne.n	800c6b4 <f_mkfs+0x418>
				if (n_clst <= MAX_FAT16) {	/* Too few clusters for FAT32? */
 800c694:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c696:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800c69a:	4293      	cmp	r3, r2
 800c69c:	d80a      	bhi.n	800c6b4 <f_mkfs+0x418>
					if (sz_au == 0 && (sz_au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 800c69e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	d105      	bne.n	800c6b0 <f_mkfs+0x414>
 800c6a4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c6a6:	085b      	lsrs	r3, r3, #1
 800c6a8:	657b      	str	r3, [r7, #84]	@ 0x54
 800c6aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d145      	bne.n	800c73c <f_mkfs+0x4a0>
					LEAVE_MKFS(FR_MKFS_ABORTED);
 800c6b0:	230e      	movs	r3, #14
 800c6b2:	e221      	b.n	800caf8 <f_mkfs+0x85c>
				}
			}
			if (fsty == FS_FAT16) {
 800c6b4:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800c6b8:	2b02      	cmp	r3, #2
 800c6ba:	d134      	bne.n	800c726 <f_mkfs+0x48a>
				if (n_clst > MAX_FAT16) {	/* Too many clusters for FAT16 */
 800c6bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c6be:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800c6c2:	4293      	cmp	r3, r2
 800c6c4:	d91f      	bls.n	800c706 <f_mkfs+0x46a>
					if (sz_au == 0 && (pau * 2) <= 64) {
 800c6c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d107      	bne.n	800c6dc <f_mkfs+0x440>
 800c6cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c6ce:	005b      	lsls	r3, r3, #1
 800c6d0:	2b40      	cmp	r3, #64	@ 0x40
 800c6d2:	d803      	bhi.n	800c6dc <f_mkfs+0x440>
						sz_au = pau * 2; continue;	/* Adjust cluster size and retry */
 800c6d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c6d6:	005b      	lsls	r3, r3, #1
 800c6d8:	657b      	str	r3, [r7, #84]	@ 0x54
 800c6da:	e034      	b.n	800c746 <f_mkfs+0x4aa>
					}
					if ((fsopt & FM_FAT32)) {
 800c6dc:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800c6e0:	f003 0302 	and.w	r3, r3, #2
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d003      	beq.n	800c6f0 <f_mkfs+0x454>
						fsty = FS_FAT32; continue;	/* Switch type to FAT32 and retry */
 800c6e8:	2303      	movs	r3, #3
 800c6ea:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
 800c6ee:	e02a      	b.n	800c746 <f_mkfs+0x4aa>
					}
					if (sz_au == 0 && (sz_au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800c6f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d105      	bne.n	800c702 <f_mkfs+0x466>
 800c6f6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c6f8:	005b      	lsls	r3, r3, #1
 800c6fa:	657b      	str	r3, [r7, #84]	@ 0x54
 800c6fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c6fe:	2b80      	cmp	r3, #128	@ 0x80
 800c700:	d91e      	bls.n	800c740 <f_mkfs+0x4a4>
					LEAVE_MKFS(FR_MKFS_ABORTED);
 800c702:	230e      	movs	r3, #14
 800c704:	e1f8      	b.n	800caf8 <f_mkfs+0x85c>
				}
				if  (n_clst <= MAX_FAT12) {	/* Too few clusters for FAT16 */
 800c706:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c708:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800c70c:	4293      	cmp	r3, r2
 800c70e:	d80a      	bhi.n	800c726 <f_mkfs+0x48a>
					if (sz_au == 0 && (sz_au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800c710:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c712:	2b00      	cmp	r3, #0
 800c714:	d105      	bne.n	800c722 <f_mkfs+0x486>
 800c716:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c718:	005b      	lsls	r3, r3, #1
 800c71a:	657b      	str	r3, [r7, #84]	@ 0x54
 800c71c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c71e:	2b80      	cmp	r3, #128	@ 0x80
 800c720:	d910      	bls.n	800c744 <f_mkfs+0x4a8>
					LEAVE_MKFS(FR_MKFS_ABORTED);
 800c722:	230e      	movs	r3, #14
 800c724:	e1e8      	b.n	800caf8 <f_mkfs+0x85c>
				}
			}
			if (fsty == FS_FAT12 && n_clst > MAX_FAT12) LEAVE_MKFS(FR_MKFS_ABORTED);	/* Too many clusters for FAT12 */
 800c726:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800c72a:	2b01      	cmp	r3, #1
 800c72c:	d10c      	bne.n	800c748 <f_mkfs+0x4ac>
 800c72e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c730:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800c734:	4293      	cmp	r3, r2
 800c736:	d907      	bls.n	800c748 <f_mkfs+0x4ac>
 800c738:	230e      	movs	r3, #14
 800c73a:	e1dd      	b.n	800caf8 <f_mkfs+0x85c>
					if (sz_au == 0 && (sz_au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 800c73c:	bf00      	nop
 800c73e:	e6b2      	b.n	800c4a6 <f_mkfs+0x20a>
					if (sz_au == 0 && (sz_au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800c740:	bf00      	nop
 800c742:	e6b0      	b.n	800c4a6 <f_mkfs+0x20a>
					if (sz_au == 0 && (sz_au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800c744:	bf00      	nop
			pau = sz_au;
 800c746:	e6ae      	b.n	800c4a6 <f_mkfs+0x20a>

			/* Ok, it is the valid cluster configuration */
			break;
 800c748:	bf00      	nop
#if FF_USE_TRIM
		lba[0] = b_vol; lba[1] = b_vol + sz_vol - 1;	/* Inform storage device that the volume area may be erased */
		disk_ioctl(pdrv, CTRL_TRIM, lba);
#endif
		/* Create FAT VBR */
		memset(buf, 0, ss);
 800c74a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c74e:	461a      	mov	r2, r3
 800c750:	2100      	movs	r1, #0
 800c752:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800c754:	f011 fdc6 	bl	801e2e4 <memset>
		memcpy(buf + BS_JmpBoot, "\xEB\xFE\x90" "MSDOS5.0", 11);	/* Boot jump code (x86), OEM name */
 800c758:	220b      	movs	r2, #11
 800c75a:	491e      	ldr	r1, [pc, #120]	@ (800c7d4 <f_mkfs+0x538>)
 800c75c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800c75e:	f011 fe7e 	bl	801e45e <memcpy>
		st_16(buf + BPB_BytsPerSec, ss);				/* Sector size [byte] */
 800c762:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c764:	330b      	adds	r3, #11
 800c766:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800c76a:	4611      	mov	r1, r2
 800c76c:	4618      	mov	r0, r3
 800c76e:	f7fc f9c7 	bl	8008b00 <st_16>
		buf[BPB_SecPerClus] = (BYTE)pau;				/* Cluster size [sector] */
 800c772:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c774:	330d      	adds	r3, #13
 800c776:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c778:	b2d2      	uxtb	r2, r2
 800c77a:	701a      	strb	r2, [r3, #0]
		st_16(buf + BPB_RsvdSecCnt, (WORD)sz_rsv);		/* Size of reserved area */
 800c77c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c77e:	330e      	adds	r3, #14
 800c780:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800c782:	b292      	uxth	r2, r2
 800c784:	4611      	mov	r1, r2
 800c786:	4618      	mov	r0, r3
 800c788:	f7fc f9ba 	bl	8008b00 <st_16>
		buf[BPB_NumFATs] = (BYTE)n_fat;					/* Number of FATs */
 800c78c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c78e:	3310      	adds	r3, #16
 800c790:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c792:	b2d2      	uxtb	r2, r2
 800c794:	701a      	strb	r2, [r3, #0]
		st_16(buf + BPB_RootEntCnt, (WORD)((fsty == FS_FAT32) ? 0 : n_root));	/* Number of root directory entries */
 800c796:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c798:	f103 0211 	add.w	r2, r3, #17
 800c79c:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800c7a0:	2b03      	cmp	r3, #3
 800c7a2:	d002      	beq.n	800c7aa <f_mkfs+0x50e>
 800c7a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c7a6:	b29b      	uxth	r3, r3
 800c7a8:	e000      	b.n	800c7ac <f_mkfs+0x510>
 800c7aa:	2300      	movs	r3, #0
 800c7ac:	4619      	mov	r1, r3
 800c7ae:	4610      	mov	r0, r2
 800c7b0:	f7fc f9a6 	bl	8008b00 <st_16>
		if (sz_vol < 0x10000) {
 800c7b4:	69fb      	ldr	r3, [r7, #28]
 800c7b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c7ba:	d20d      	bcs.n	800c7d8 <f_mkfs+0x53c>
			st_16(buf + BPB_TotSec16, (WORD)sz_vol);	/* Volume size in 16-bit LBA */
 800c7bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c7be:	3313      	adds	r3, #19
 800c7c0:	69fa      	ldr	r2, [r7, #28]
 800c7c2:	b292      	uxth	r2, r2
 800c7c4:	4611      	mov	r1, r2
 800c7c6:	4618      	mov	r0, r3
 800c7c8:	f7fc f99a 	bl	8008b00 <st_16>
 800c7cc:	e00b      	b.n	800c7e6 <f_mkfs+0x54a>
 800c7ce:	bf00      	nop
 800c7d0:	080212bc 	.word	0x080212bc
 800c7d4:	08020338 	.word	0x08020338
		} else {
			st_32(buf + BPB_TotSec32, (DWORD)sz_vol);	/* Volume size in 32-bit LBA */
 800c7d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c7da:	3320      	adds	r3, #32
 800c7dc:	69fa      	ldr	r2, [r7, #28]
 800c7de:	4611      	mov	r1, r2
 800c7e0:	4618      	mov	r0, r3
 800c7e2:	f7fc f9a8 	bl	8008b36 <st_32>
		}
		buf[BPB_Media] = 0xF8;							/* Media descriptor byte */
 800c7e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c7e8:	3315      	adds	r3, #21
 800c7ea:	22f8      	movs	r2, #248	@ 0xf8
 800c7ec:	701a      	strb	r2, [r3, #0]
		st_16(buf + BPB_SecPerTrk, 63);					/* Number of sectors per track (for int13) */
 800c7ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c7f0:	3318      	adds	r3, #24
 800c7f2:	213f      	movs	r1, #63	@ 0x3f
 800c7f4:	4618      	mov	r0, r3
 800c7f6:	f7fc f983 	bl	8008b00 <st_16>
		st_16(buf + BPB_NumHeads, 255);					/* Number of heads (for int13) */
 800c7fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c7fc:	331a      	adds	r3, #26
 800c7fe:	21ff      	movs	r1, #255	@ 0xff
 800c800:	4618      	mov	r0, r3
 800c802:	f7fc f97d 	bl	8008b00 <st_16>
		st_32(buf + BPB_HiddSec, (DWORD)b_vol);			/* Volume offset in the physical drive [sector] */
 800c806:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c808:	331c      	adds	r3, #28
 800c80a:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 800c80c:	4618      	mov	r0, r3
 800c80e:	f7fc f992 	bl	8008b36 <st_32>
		if (fsty == FS_FAT32) {
 800c812:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800c816:	2b03      	cmp	r3, #3
 800c818:	d12d      	bne.n	800c876 <f_mkfs+0x5da>
			st_32(buf + BS_VolID32, vsn);				/* VSN */
 800c81a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c81c:	3343      	adds	r3, #67	@ 0x43
 800c81e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c820:	4618      	mov	r0, r3
 800c822:	f7fc f988 	bl	8008b36 <st_32>
			st_32(buf + BPB_FATSz32, sz_fat);			/* FAT size [sector] */
 800c826:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c828:	3324      	adds	r3, #36	@ 0x24
 800c82a:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 800c82c:	4618      	mov	r0, r3
 800c82e:	f7fc f982 	bl	8008b36 <st_32>
			st_32(buf + BPB_RootClus32, 2);				/* Root directory cluster # (2) */
 800c832:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c834:	332c      	adds	r3, #44	@ 0x2c
 800c836:	2102      	movs	r1, #2
 800c838:	4618      	mov	r0, r3
 800c83a:	f7fc f97c 	bl	8008b36 <st_32>
			st_16(buf + BPB_FSInfo32, 1);				/* Offset of FSINFO sector (VBR + 1) */
 800c83e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c840:	3330      	adds	r3, #48	@ 0x30
 800c842:	2101      	movs	r1, #1
 800c844:	4618      	mov	r0, r3
 800c846:	f7fc f95b 	bl	8008b00 <st_16>
			st_16(buf + BPB_BkBootSec32, 6);			/* Offset of backup VBR (VBR + 6) */
 800c84a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c84c:	3332      	adds	r3, #50	@ 0x32
 800c84e:	2106      	movs	r1, #6
 800c850:	4618      	mov	r0, r3
 800c852:	f7fc f955 	bl	8008b00 <st_16>
			buf[BS_DrvNum32] = 0x80;					/* Drive number (for int13) */
 800c856:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c858:	3340      	adds	r3, #64	@ 0x40
 800c85a:	2280      	movs	r2, #128	@ 0x80
 800c85c:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig32] = 0x29;					/* Extended boot signature */
 800c85e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c860:	3342      	adds	r3, #66	@ 0x42
 800c862:	2229      	movs	r2, #41	@ 0x29
 800c864:	701a      	strb	r2, [r3, #0]
			memcpy(buf + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 800c866:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c868:	3347      	adds	r3, #71	@ 0x47
 800c86a:	2213      	movs	r2, #19
 800c86c:	49a4      	ldr	r1, [pc, #656]	@ (800cb00 <f_mkfs+0x864>)
 800c86e:	4618      	mov	r0, r3
 800c870:	f011 fdf5 	bl	801e45e <memcpy>
 800c874:	e01c      	b.n	800c8b0 <f_mkfs+0x614>
		} else {
			st_32(buf + BS_VolID, vsn);					/* VSN */
 800c876:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c878:	3327      	adds	r3, #39	@ 0x27
 800c87a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c87c:	4618      	mov	r0, r3
 800c87e:	f7fc f95a 	bl	8008b36 <st_32>
			st_16(buf + BPB_FATSz16, (WORD)sz_fat);		/* FAT size [sector] */
 800c882:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c884:	3316      	adds	r3, #22
 800c886:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c888:	b292      	uxth	r2, r2
 800c88a:	4611      	mov	r1, r2
 800c88c:	4618      	mov	r0, r3
 800c88e:	f7fc f937 	bl	8008b00 <st_16>
			buf[BS_DrvNum] = 0x80;						/* Drive number (for int13) */
 800c892:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c894:	3324      	adds	r3, #36	@ 0x24
 800c896:	2280      	movs	r2, #128	@ 0x80
 800c898:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig] = 0x29;						/* Extended boot signature */
 800c89a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c89c:	3326      	adds	r3, #38	@ 0x26
 800c89e:	2229      	movs	r2, #41	@ 0x29
 800c8a0:	701a      	strb	r2, [r3, #0]
			memcpy(buf + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 800c8a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c8a4:	332b      	adds	r3, #43	@ 0x2b
 800c8a6:	2213      	movs	r2, #19
 800c8a8:	4996      	ldr	r1, [pc, #600]	@ (800cb04 <f_mkfs+0x868>)
 800c8aa:	4618      	mov	r0, r3
 800c8ac:	f011 fdd7 	bl	801e45e <memcpy>
		}
		st_16(buf + BS_55AA, 0xAA55);					/* Signature (offset is fixed here regardless of sector size) */
 800c8b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c8b2:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c8b6:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800c8ba:	4618      	mov	r0, r3
 800c8bc:	f7fc f920 	bl	8008b00 <st_16>
		if (disk_write(pdrv, buf, b_vol, 1) != RES_OK) LEAVE_MKFS(FR_DISK_ERR);	/* Write it to the VBR sector */
 800c8c0:	f897 004b 	ldrb.w	r0, [r7, #75]	@ 0x4b
 800c8c4:	2301      	movs	r3, #1
 800c8c6:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800c8c8:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800c8ca:	f7fc f849 	bl	8008960 <disk_write>
 800c8ce:	4603      	mov	r3, r0
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	d001      	beq.n	800c8d8 <f_mkfs+0x63c>
 800c8d4:	2301      	movs	r3, #1
 800c8d6:	e10f      	b.n	800caf8 <f_mkfs+0x85c>

		/* Create FSINFO record if needed */
		if (fsty == FS_FAT32) {
 800c8d8:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800c8dc:	2b03      	cmp	r3, #3
 800c8de:	d141      	bne.n	800c964 <f_mkfs+0x6c8>
			disk_write(pdrv, buf, b_vol + 6, 1);		/* Write backup VBR (VBR + 6) */
 800c8e0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c8e2:	1d9a      	adds	r2, r3, #6
 800c8e4:	f897 004b 	ldrb.w	r0, [r7, #75]	@ 0x4b
 800c8e8:	2301      	movs	r3, #1
 800c8ea:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800c8ec:	f7fc f838 	bl	8008960 <disk_write>
			memset(buf, 0, ss);
 800c8f0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c8f4:	461a      	mov	r2, r3
 800c8f6:	2100      	movs	r1, #0
 800c8f8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800c8fa:	f011 fcf3 	bl	801e2e4 <memset>
			st_32(buf + FSI_LeadSig, 0x41615252);
 800c8fe:	4982      	ldr	r1, [pc, #520]	@ (800cb08 <f_mkfs+0x86c>)
 800c900:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800c902:	f7fc f918 	bl	8008b36 <st_32>
			st_32(buf + FSI_StrucSig, 0x61417272);
 800c906:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c908:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800c90c:	497f      	ldr	r1, [pc, #508]	@ (800cb0c <f_mkfs+0x870>)
 800c90e:	4618      	mov	r0, r3
 800c910:	f7fc f911 	bl	8008b36 <st_32>
			st_32(buf + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 800c914:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c916:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800c91a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c91c:	3b01      	subs	r3, #1
 800c91e:	4619      	mov	r1, r3
 800c920:	4610      	mov	r0, r2
 800c922:	f7fc f908 	bl	8008b36 <st_32>
			st_32(buf + FSI_Nxt_Free, 2);				/* Last allocated cluster# */
 800c926:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c928:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800c92c:	2102      	movs	r1, #2
 800c92e:	4618      	mov	r0, r3
 800c930:	f7fc f901 	bl	8008b36 <st_32>
			st_16(buf + BS_55AA, 0xAA55);
 800c934:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c936:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c93a:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800c93e:	4618      	mov	r0, r3
 800c940:	f7fc f8de 	bl	8008b00 <st_16>
			disk_write(pdrv, buf, b_vol + 7, 1);		/* Write backup FSINFO (VBR + 7) */
 800c944:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c946:	1dda      	adds	r2, r3, #7
 800c948:	f897 004b 	ldrb.w	r0, [r7, #75]	@ 0x4b
 800c94c:	2301      	movs	r3, #1
 800c94e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800c950:	f7fc f806 	bl	8008960 <disk_write>
			disk_write(pdrv, buf, b_vol + 1, 1);		/* Write original FSINFO (VBR + 1) */
 800c954:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c956:	1c5a      	adds	r2, r3, #1
 800c958:	f897 004b 	ldrb.w	r0, [r7, #75]	@ 0x4b
 800c95c:	2301      	movs	r3, #1
 800c95e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800c960:	f7fb fffe 	bl	8008960 <disk_write>
		}

		/* Initialize FAT area */
		memset(buf, 0, sz_buf * ss);
 800c964:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c968:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c96a:	fb02 f303 	mul.w	r3, r2, r3
 800c96e:	461a      	mov	r2, r3
 800c970:	2100      	movs	r1, #0
 800c972:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800c974:	f011 fcb6 	bl	801e2e4 <memset>
		sect = b_fat;		/* FAT start sector */
 800c978:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c97a:	67bb      	str	r3, [r7, #120]	@ 0x78
		for (i = 0; i < n_fat; i++) {			/* Initialize FATs each */
 800c97c:	2300      	movs	r3, #0
 800c97e:	653b      	str	r3, [r7, #80]	@ 0x50
 800c980:	e04c      	b.n	800ca1c <f_mkfs+0x780>
			if (fsty == FS_FAT32) {
 800c982:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800c986:	2b03      	cmp	r3, #3
 800c988:	d113      	bne.n	800c9b2 <f_mkfs+0x716>
				st_32(buf + 0, 0xFFFFFFF8);	/* FAT[0] */
 800c98a:	f06f 0107 	mvn.w	r1, #7
 800c98e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800c990:	f7fc f8d1 	bl	8008b36 <st_32>
				st_32(buf + 4, 0xFFFFFFFF);	/* FAT[1] */
 800c994:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c996:	3304      	adds	r3, #4
 800c998:	f04f 31ff 	mov.w	r1, #4294967295
 800c99c:	4618      	mov	r0, r3
 800c99e:	f7fc f8ca 	bl	8008b36 <st_32>
				st_32(buf + 8, 0x0FFFFFFF);	/* FAT[2] (root directory at cluster# 2) */
 800c9a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9a4:	3308      	adds	r3, #8
 800c9a6:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 800c9aa:	4618      	mov	r0, r3
 800c9ac:	f7fc f8c3 	bl	8008b36 <st_32>
 800c9b0:	e00b      	b.n	800c9ca <f_mkfs+0x72e>
			} else {
				st_32(buf + 0, (fsty == FS_FAT12) ? 0xFFFFF8 : 0xFFFFFFF8);	/* FAT[0] and FAT[1] */
 800c9b2:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800c9b6:	2b01      	cmp	r3, #1
 800c9b8:	d101      	bne.n	800c9be <f_mkfs+0x722>
 800c9ba:	4b55      	ldr	r3, [pc, #340]	@ (800cb10 <f_mkfs+0x874>)
 800c9bc:	e001      	b.n	800c9c2 <f_mkfs+0x726>
 800c9be:	f06f 0307 	mvn.w	r3, #7
 800c9c2:	4619      	mov	r1, r3
 800c9c4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800c9c6:	f7fc f8b6 	bl	8008b36 <st_32>
			}
			nsect = sz_fat;		/* Number of FAT sectors */
 800c9ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c9cc:	667b      	str	r3, [r7, #100]	@ 0x64
			do {	/* Fill FAT sectors */
				n = (nsect > sz_buf) ? sz_buf : nsect;
 800c9ce:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c9d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9d2:	4293      	cmp	r3, r2
 800c9d4:	bf28      	it	cs
 800c9d6:	4613      	movcs	r3, r2
 800c9d8:	66fb      	str	r3, [r7, #108]	@ 0x6c
				if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) LEAVE_MKFS(FR_DISK_ERR);
 800c9da:	f897 004b 	ldrb.w	r0, [r7, #75]	@ 0x4b
 800c9de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c9e0:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800c9e2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800c9e4:	f7fb ffbc 	bl	8008960 <disk_write>
 800c9e8:	4603      	mov	r3, r0
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	d001      	beq.n	800c9f2 <f_mkfs+0x756>
 800c9ee:	2301      	movs	r3, #1
 800c9f0:	e082      	b.n	800caf8 <f_mkfs+0x85c>
				memset(buf, 0, ss);	/* Rest of FAT area is initially zero */
 800c9f2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c9f6:	461a      	mov	r2, r3
 800c9f8:	2100      	movs	r1, #0
 800c9fa:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800c9fc:	f011 fc72 	bl	801e2e4 <memset>
				sect += n; nsect -= n;
 800ca00:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800ca02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ca04:	4413      	add	r3, r2
 800ca06:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ca08:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ca0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ca0c:	1ad3      	subs	r3, r2, r3
 800ca0e:	667b      	str	r3, [r7, #100]	@ 0x64
			} while (nsect);
 800ca10:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	d1db      	bne.n	800c9ce <f_mkfs+0x732>
		for (i = 0; i < n_fat; i++) {			/* Initialize FATs each */
 800ca16:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ca18:	3301      	adds	r3, #1
 800ca1a:	653b      	str	r3, [r7, #80]	@ 0x50
 800ca1c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ca1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca20:	429a      	cmp	r2, r3
 800ca22:	d3ae      	bcc.n	800c982 <f_mkfs+0x6e6>
		}

		/* Initialize root directory (fill with zero) */
		nsect = (fsty == FS_FAT32) ? pau : sz_dir;	/* Number of root directory sectors */
 800ca24:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800ca28:	2b03      	cmp	r3, #3
 800ca2a:	d101      	bne.n	800ca30 <f_mkfs+0x794>
 800ca2c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ca2e:	e000      	b.n	800ca32 <f_mkfs+0x796>
 800ca30:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ca32:	667b      	str	r3, [r7, #100]	@ 0x64
		do {
			n = (nsect > sz_buf) ? sz_buf : nsect;
 800ca34:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ca36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca38:	4293      	cmp	r3, r2
 800ca3a:	bf28      	it	cs
 800ca3c:	4613      	movcs	r3, r2
 800ca3e:	66fb      	str	r3, [r7, #108]	@ 0x6c
			if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) LEAVE_MKFS(FR_DISK_ERR);
 800ca40:	f897 004b 	ldrb.w	r0, [r7, #75]	@ 0x4b
 800ca44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ca46:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800ca48:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800ca4a:	f7fb ff89 	bl	8008960 <disk_write>
 800ca4e:	4603      	mov	r3, r0
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d001      	beq.n	800ca58 <f_mkfs+0x7bc>
 800ca54:	2301      	movs	r3, #1
 800ca56:	e04f      	b.n	800caf8 <f_mkfs+0x85c>
			sect += n; nsect -= n;
 800ca58:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800ca5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ca5c:	4413      	add	r3, r2
 800ca5e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ca60:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ca62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ca64:	1ad3      	subs	r3, r2, r3
 800ca66:	667b      	str	r3, [r7, #100]	@ 0x64
		} while (nsect);
 800ca68:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	d1e2      	bne.n	800ca34 <f_mkfs+0x798>
	/* A FAT volume has been created here */

	/* Determine system ID in the MBR partition table */
	if (FF_FS_EXFAT && fsty == FS_EXFAT) {
		sys = 0x07;		/* exFAT */
	} else if (fsty == FS_FAT32) {
 800ca6e:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800ca72:	2b03      	cmp	r3, #3
 800ca74:	d103      	bne.n	800ca7e <f_mkfs+0x7e2>
		sys = 0x0C;		/* FAT32X */
 800ca76:	230c      	movs	r3, #12
 800ca78:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
 800ca7c:	e012      	b.n	800caa4 <f_mkfs+0x808>
	} else if (sz_vol >= 0x10000) {
 800ca7e:	69fb      	ldr	r3, [r7, #28]
 800ca80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ca84:	d303      	bcc.n	800ca8e <f_mkfs+0x7f2>
		sys = 0x06;		/* FAT12/16 (large) */
 800ca86:	2306      	movs	r3, #6
 800ca88:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
 800ca8c:	e00a      	b.n	800caa4 <f_mkfs+0x808>
	} else if (fsty == FS_FAT16) {
 800ca8e:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800ca92:	2b02      	cmp	r3, #2
 800ca94:	d103      	bne.n	800ca9e <f_mkfs+0x802>
		sys = 0x04;		/* FAT16 */
 800ca96:	2304      	movs	r3, #4
 800ca98:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
 800ca9c:	e002      	b.n	800caa4 <f_mkfs+0x808>
	} else {
		sys = 0x01;		/* FAT12 */
 800ca9e:	2301      	movs	r3, #1
 800caa0:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
			if (disk_read(pdrv, buf, 0, 1) != RES_OK) LEAVE_MKFS(FR_DISK_ERR);	/* Read the MBR */
			buf[MBR_Table + (ipart - 1) * SZ_PTE + PTE_System] = sys;			/* Set system ID */
			if (disk_write(pdrv, buf, 0, 1) != RES_OK) LEAVE_MKFS(FR_DISK_ERR);	/* Write it back to the MBR */
		}
	} else {								/* Volume as a new single partition */
		if (!(fsopt & FM_SFD)) {			/* Create partition table if not in SFD format */
 800caa4:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800caa8:	f003 0308 	and.w	r3, r3, #8
 800caac:	2b00      	cmp	r3, #0
 800caae:	d116      	bne.n	800cade <f_mkfs+0x842>
			lba[0] = sz_vol; lba[1] = 0;
 800cab0:	69fb      	ldr	r3, [r7, #28]
 800cab2:	617b      	str	r3, [r7, #20]
 800cab4:	2300      	movs	r3, #0
 800cab6:	61bb      	str	r3, [r7, #24]
			res = create_partition(pdrv, lba, sys, buf);
 800cab8:	f897 2062 	ldrb.w	r2, [r7, #98]	@ 0x62
 800cabc:	f107 0114 	add.w	r1, r7, #20
 800cac0:	f897 004b 	ldrb.w	r0, [r7, #75]	@ 0x4b
 800cac4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cac6:	f7ff fac5 	bl	800c054 <create_partition>
 800caca:	4603      	mov	r3, r0
 800cacc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (res != FR_OK) LEAVE_MKFS(res);
 800cad0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d002      	beq.n	800cade <f_mkfs+0x842>
 800cad8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cadc:	e00c      	b.n	800caf8 <f_mkfs+0x85c>
		}
	}

	if (disk_ioctl(pdrv, CTRL_SYNC, 0) != RES_OK) LEAVE_MKFS(FR_DISK_ERR);
 800cade:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800cae2:	2200      	movs	r2, #0
 800cae4:	2100      	movs	r1, #0
 800cae6:	4618      	mov	r0, r3
 800cae8:	f7fb ff74 	bl	80089d4 <disk_ioctl>
 800caec:	4603      	mov	r3, r0
 800caee:	2b00      	cmp	r3, #0
 800caf0:	d001      	beq.n	800caf6 <f_mkfs+0x85a>
 800caf2:	2301      	movs	r3, #1
 800caf4:	e000      	b.n	800caf8 <f_mkfs+0x85c>

	LEAVE_MKFS(FR_OK);
 800caf6:	2300      	movs	r3, #0
}
 800caf8:	4618      	mov	r0, r3
 800cafa:	3780      	adds	r7, #128	@ 0x80
 800cafc:	46bd      	mov	sp, r7
 800cafe:	bd80      	pop	{r7, pc}
 800cb00:	08020344 	.word	0x08020344
 800cb04:	08020358 	.word	0x08020358
 800cb08:	41615252 	.word	0x41615252
 800cb0c:	61417272 	.word	0x61417272
 800cb10:	00fffff8 	.word	0x00fffff8

0800cb14 <ff_uni2oem>:
#if FF_CODE_PAGE >= 900
WCHAR ff_uni2oem (	/* Returns OEM code character, zero on error */
	DWORD	uni,	/* UTF-16 encoded character to be converted */
	WORD	cp		/* Code page for the conversion */
)
{
 800cb14:	b480      	push	{r7}
 800cb16:	b08b      	sub	sp, #44	@ 0x2c
 800cb18:	af00      	add	r7, sp, #0
 800cb1a:	6078      	str	r0, [r7, #4]
 800cb1c:	460b      	mov	r3, r1
 800cb1e:	807b      	strh	r3, [r7, #2]
	const WCHAR* p;
	WCHAR c = 0, uc;
 800cb20:	2300      	movs	r3, #0
 800cb22:	84fb      	strh	r3, [r7, #38]	@ 0x26
	UINT i = 0, n, li, hi;
 800cb24:	2300      	movs	r3, #0
 800cb26:	623b      	str	r3, [r7, #32]


	if (uni < 0x80) {	/* ASCII? */
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	2b7f      	cmp	r3, #127	@ 0x7f
 800cb2c:	d802      	bhi.n	800cb34 <ff_uni2oem+0x20>
		c = (WCHAR)uni;
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800cb32:	e041      	b.n	800cbb8 <ff_uni2oem+0xa4>

	} else {			/* Non-ASCII */
		if (uni < 0x10000 && cp == FF_CODE_PAGE) {	/* Is it in BMP and valid code page? */
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cb3a:	d23d      	bcs.n	800cbb8 <ff_uni2oem+0xa4>
 800cb3c:	887b      	ldrh	r3, [r7, #2]
 800cb3e:	f5b3 7f69 	cmp.w	r3, #932	@ 0x3a4
 800cb42:	d139      	bne.n	800cbb8 <ff_uni2oem+0xa4>
			uc = (WCHAR)uni;
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	827b      	strh	r3, [r7, #18]
			p = CVTBL(uni2oem, FF_CODE_PAGE);
 800cb48:	4b1f      	ldr	r3, [pc, #124]	@ (800cbc8 <ff_uni2oem+0xb4>)
 800cb4a:	60fb      	str	r3, [r7, #12]
			hi = sizeof CVTBL(uni2oem, FF_CODE_PAGE) / 4 - 1;
 800cb4c:	f641 43dd 	movw	r3, #7389	@ 0x1cdd
 800cb50:	617b      	str	r3, [r7, #20]
			li = 0;
 800cb52:	2300      	movs	r3, #0
 800cb54:	61bb      	str	r3, [r7, #24]
			for (n = 16; n; n--) {
 800cb56:	2310      	movs	r3, #16
 800cb58:	61fb      	str	r3, [r7, #28]
 800cb5a:	e01e      	b.n	800cb9a <ff_uni2oem+0x86>
				i = li + (hi - li) / 2;
 800cb5c:	697a      	ldr	r2, [r7, #20]
 800cb5e:	69bb      	ldr	r3, [r7, #24]
 800cb60:	1ad3      	subs	r3, r2, r3
 800cb62:	085b      	lsrs	r3, r3, #1
 800cb64:	69ba      	ldr	r2, [r7, #24]
 800cb66:	4413      	add	r3, r2
 800cb68:	623b      	str	r3, [r7, #32]
				if (uc == p[i * 2]) break;
 800cb6a:	6a3b      	ldr	r3, [r7, #32]
 800cb6c:	009b      	lsls	r3, r3, #2
 800cb6e:	68fa      	ldr	r2, [r7, #12]
 800cb70:	4413      	add	r3, r2
 800cb72:	881b      	ldrh	r3, [r3, #0]
 800cb74:	8a7a      	ldrh	r2, [r7, #18]
 800cb76:	429a      	cmp	r2, r3
 800cb78:	d013      	beq.n	800cba2 <ff_uni2oem+0x8e>
				if (uc > p[i * 2]) {
 800cb7a:	6a3b      	ldr	r3, [r7, #32]
 800cb7c:	009b      	lsls	r3, r3, #2
 800cb7e:	68fa      	ldr	r2, [r7, #12]
 800cb80:	4413      	add	r3, r2
 800cb82:	881b      	ldrh	r3, [r3, #0]
 800cb84:	8a7a      	ldrh	r2, [r7, #18]
 800cb86:	429a      	cmp	r2, r3
 800cb88:	d902      	bls.n	800cb90 <ff_uni2oem+0x7c>
					li = i;
 800cb8a:	6a3b      	ldr	r3, [r7, #32]
 800cb8c:	61bb      	str	r3, [r7, #24]
 800cb8e:	e001      	b.n	800cb94 <ff_uni2oem+0x80>
				} else {
					hi = i;
 800cb90:	6a3b      	ldr	r3, [r7, #32]
 800cb92:	617b      	str	r3, [r7, #20]
			for (n = 16; n; n--) {
 800cb94:	69fb      	ldr	r3, [r7, #28]
 800cb96:	3b01      	subs	r3, #1
 800cb98:	61fb      	str	r3, [r7, #28]
 800cb9a:	69fb      	ldr	r3, [r7, #28]
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d1dd      	bne.n	800cb5c <ff_uni2oem+0x48>
 800cba0:	e000      	b.n	800cba4 <ff_uni2oem+0x90>
				if (uc == p[i * 2]) break;
 800cba2:	bf00      	nop
				}
			}
			if (n != 0) c = p[i * 2 + 1];
 800cba4:	69fb      	ldr	r3, [r7, #28]
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d006      	beq.n	800cbb8 <ff_uni2oem+0xa4>
 800cbaa:	6a3b      	ldr	r3, [r7, #32]
 800cbac:	009b      	lsls	r3, r3, #2
 800cbae:	3302      	adds	r3, #2
 800cbb0:	68fa      	ldr	r2, [r7, #12]
 800cbb2:	4413      	add	r3, r2
 800cbb4:	881b      	ldrh	r3, [r3, #0]
 800cbb6:	84fb      	strh	r3, [r7, #38]	@ 0x26
		}
	}

	return c;
 800cbb8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 800cbba:	4618      	mov	r0, r3
 800cbbc:	372c      	adds	r7, #44	@ 0x2c
 800cbbe:	46bd      	mov	sp, r7
 800cbc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbc4:	4770      	bx	lr
 800cbc6:	bf00      	nop
 800cbc8:	080212cc 	.word	0x080212cc

0800cbcc <ff_oem2uni>:

WCHAR ff_oem2uni (	/* Returns Unicode character in UTF-16, zero on error */
	WCHAR	oem,	/* OEM code to be converted */
	WORD	cp		/* Code page for the conversion */
)
{
 800cbcc:	b480      	push	{r7}
 800cbce:	b089      	sub	sp, #36	@ 0x24
 800cbd0:	af00      	add	r7, sp, #0
 800cbd2:	4603      	mov	r3, r0
 800cbd4:	460a      	mov	r2, r1
 800cbd6:	80fb      	strh	r3, [r7, #6]
 800cbd8:	4613      	mov	r3, r2
 800cbda:	80bb      	strh	r3, [r7, #4]
	const WCHAR* p;
	WCHAR c = 0;
 800cbdc:	2300      	movs	r3, #0
 800cbde:	83fb      	strh	r3, [r7, #30]
	UINT i = 0, n, li, hi;
 800cbe0:	2300      	movs	r3, #0
 800cbe2:	61bb      	str	r3, [r7, #24]


	if (oem < 0x80) {	/* ASCII? */
 800cbe4:	88fb      	ldrh	r3, [r7, #6]
 800cbe6:	2b7f      	cmp	r3, #127	@ 0x7f
 800cbe8:	d802      	bhi.n	800cbf0 <ff_oem2uni+0x24>
		c = oem;
 800cbea:	88fb      	ldrh	r3, [r7, #6]
 800cbec:	83fb      	strh	r3, [r7, #30]
 800cbee:	e03b      	b.n	800cc68 <ff_oem2uni+0x9c>

	} else {			/* Extended char */
		if (cp == FF_CODE_PAGE) {	/* Is it valid code page? */
 800cbf0:	88bb      	ldrh	r3, [r7, #4]
 800cbf2:	f5b3 7f69 	cmp.w	r3, #932	@ 0x3a4
 800cbf6:	d137      	bne.n	800cc68 <ff_oem2uni+0x9c>
			p = CVTBL(oem2uni, FF_CODE_PAGE);
 800cbf8:	4b1f      	ldr	r3, [pc, #124]	@ (800cc78 <ff_oem2uni+0xac>)
 800cbfa:	60bb      	str	r3, [r7, #8]
			hi = sizeof CVTBL(oem2uni, FF_CODE_PAGE) / 4 - 1;
 800cbfc:	f641 43dd 	movw	r3, #7389	@ 0x1cdd
 800cc00:	60fb      	str	r3, [r7, #12]
			li = 0;
 800cc02:	2300      	movs	r3, #0
 800cc04:	613b      	str	r3, [r7, #16]
			for (n = 16; n; n--) {
 800cc06:	2310      	movs	r3, #16
 800cc08:	617b      	str	r3, [r7, #20]
 800cc0a:	e01e      	b.n	800cc4a <ff_oem2uni+0x7e>
				i = li + (hi - li) / 2;
 800cc0c:	68fa      	ldr	r2, [r7, #12]
 800cc0e:	693b      	ldr	r3, [r7, #16]
 800cc10:	1ad3      	subs	r3, r2, r3
 800cc12:	085b      	lsrs	r3, r3, #1
 800cc14:	693a      	ldr	r2, [r7, #16]
 800cc16:	4413      	add	r3, r2
 800cc18:	61bb      	str	r3, [r7, #24]
				if (oem == p[i * 2]) break;
 800cc1a:	69bb      	ldr	r3, [r7, #24]
 800cc1c:	009b      	lsls	r3, r3, #2
 800cc1e:	68ba      	ldr	r2, [r7, #8]
 800cc20:	4413      	add	r3, r2
 800cc22:	881b      	ldrh	r3, [r3, #0]
 800cc24:	88fa      	ldrh	r2, [r7, #6]
 800cc26:	429a      	cmp	r2, r3
 800cc28:	d013      	beq.n	800cc52 <ff_oem2uni+0x86>
				if (oem > p[i * 2]) {
 800cc2a:	69bb      	ldr	r3, [r7, #24]
 800cc2c:	009b      	lsls	r3, r3, #2
 800cc2e:	68ba      	ldr	r2, [r7, #8]
 800cc30:	4413      	add	r3, r2
 800cc32:	881b      	ldrh	r3, [r3, #0]
 800cc34:	88fa      	ldrh	r2, [r7, #6]
 800cc36:	429a      	cmp	r2, r3
 800cc38:	d902      	bls.n	800cc40 <ff_oem2uni+0x74>
					li = i;
 800cc3a:	69bb      	ldr	r3, [r7, #24]
 800cc3c:	613b      	str	r3, [r7, #16]
 800cc3e:	e001      	b.n	800cc44 <ff_oem2uni+0x78>
				} else {
					hi = i;
 800cc40:	69bb      	ldr	r3, [r7, #24]
 800cc42:	60fb      	str	r3, [r7, #12]
			for (n = 16; n; n--) {
 800cc44:	697b      	ldr	r3, [r7, #20]
 800cc46:	3b01      	subs	r3, #1
 800cc48:	617b      	str	r3, [r7, #20]
 800cc4a:	697b      	ldr	r3, [r7, #20]
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	d1dd      	bne.n	800cc0c <ff_oem2uni+0x40>
 800cc50:	e000      	b.n	800cc54 <ff_oem2uni+0x88>
				if (oem == p[i * 2]) break;
 800cc52:	bf00      	nop
				}
			}
			if (n != 0) c = p[i * 2 + 1];
 800cc54:	697b      	ldr	r3, [r7, #20]
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	d006      	beq.n	800cc68 <ff_oem2uni+0x9c>
 800cc5a:	69bb      	ldr	r3, [r7, #24]
 800cc5c:	009b      	lsls	r3, r3, #2
 800cc5e:	3302      	adds	r3, #2
 800cc60:	68ba      	ldr	r2, [r7, #8]
 800cc62:	4413      	add	r3, r2
 800cc64:	881b      	ldrh	r3, [r3, #0]
 800cc66:	83fb      	strh	r3, [r7, #30]
		}
	}

	return c;
 800cc68:	8bfb      	ldrh	r3, [r7, #30]
}
 800cc6a:	4618      	mov	r0, r3
 800cc6c:	3724      	adds	r7, #36	@ 0x24
 800cc6e:	46bd      	mov	sp, r7
 800cc70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc74:	4770      	bx	lr
 800cc76:	bf00      	nop
 800cc78:	08028644 	.word	0x08028644

0800cc7c <ff_wtoupper>:
/*------------------------------------------------------------------------*/

DWORD ff_wtoupper (	/* Returns up-converted code point */
	DWORD uni		/* Unicode code point to be up-converted */
)
{
 800cc7c:	b480      	push	{r7}
 800cc7e:	b087      	sub	sp, #28
 800cc80:	af00      	add	r7, sp, #0
 800cc82:	6078      	str	r0, [r7, #4]

		0x0000	/* EOT */
	};


	if (uni < 0x10000) {	/* Is it in BMP? */
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cc8a:	d27d      	bcs.n	800cd88 <ff_wtoupper+0x10c>
		uc = (WORD)uni;
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	827b      	strh	r3, [r7, #18]
		p = uc < 0x1000 ? cvt1 : cvt2;
 800cc90:	8a7b      	ldrh	r3, [r7, #18]
 800cc92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cc96:	d201      	bcs.n	800cc9c <ff_wtoupper+0x20>
 800cc98:	4b3f      	ldr	r3, [pc, #252]	@ (800cd98 <ff_wtoupper+0x11c>)
 800cc9a:	e000      	b.n	800cc9e <ff_wtoupper+0x22>
 800cc9c:	4b3f      	ldr	r3, [pc, #252]	@ (800cd9c <ff_wtoupper+0x120>)
 800cc9e:	617b      	str	r3, [r7, #20]
		for (;;) {
			bc = *p++;								/* Get the block base */
 800cca0:	697b      	ldr	r3, [r7, #20]
 800cca2:	1c9a      	adds	r2, r3, #2
 800cca4:	617a      	str	r2, [r7, #20]
 800cca6:	881b      	ldrh	r3, [r3, #0]
 800cca8:	823b      	strh	r3, [r7, #16]
			if (bc == 0 || uc < bc) break;			/* Not matched? */
 800ccaa:	8a3b      	ldrh	r3, [r7, #16]
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d069      	beq.n	800cd84 <ff_wtoupper+0x108>
 800ccb0:	8a7a      	ldrh	r2, [r7, #18]
 800ccb2:	8a3b      	ldrh	r3, [r7, #16]
 800ccb4:	429a      	cmp	r2, r3
 800ccb6:	d365      	bcc.n	800cd84 <ff_wtoupper+0x108>
			nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800ccb8:	697b      	ldr	r3, [r7, #20]
 800ccba:	1c9a      	adds	r2, r3, #2
 800ccbc:	617a      	str	r2, [r7, #20]
 800ccbe:	881b      	ldrh	r3, [r3, #0]
 800ccc0:	81fb      	strh	r3, [r7, #14]
 800ccc2:	89fb      	ldrh	r3, [r7, #14]
 800ccc4:	0a1b      	lsrs	r3, r3, #8
 800ccc6:	81bb      	strh	r3, [r7, #12]
 800ccc8:	89fb      	ldrh	r3, [r7, #14]
 800ccca:	b2db      	uxtb	r3, r3
 800cccc:	81fb      	strh	r3, [r7, #14]
			if (uc < bc + nc) {	/* In the block? */
 800ccce:	8a7a      	ldrh	r2, [r7, #18]
 800ccd0:	8a39      	ldrh	r1, [r7, #16]
 800ccd2:	89fb      	ldrh	r3, [r7, #14]
 800ccd4:	440b      	add	r3, r1
 800ccd6:	429a      	cmp	r2, r3
 800ccd8:	da4a      	bge.n	800cd70 <ff_wtoupper+0xf4>
				switch (cmd) {
 800ccda:	89bb      	ldrh	r3, [r7, #12]
 800ccdc:	2b08      	cmp	r3, #8
 800ccde:	d850      	bhi.n	800cd82 <ff_wtoupper+0x106>
 800cce0:	a201      	add	r2, pc, #4	@ (adr r2, 800cce8 <ff_wtoupper+0x6c>)
 800cce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cce6:	bf00      	nop
 800cce8:	0800cd0d 	.word	0x0800cd0d
 800ccec:	0800cd1f 	.word	0x0800cd1f
 800ccf0:	0800cd35 	.word	0x0800cd35
 800ccf4:	0800cd3d 	.word	0x0800cd3d
 800ccf8:	0800cd45 	.word	0x0800cd45
 800ccfc:	0800cd4d 	.word	0x0800cd4d
 800cd00:	0800cd55 	.word	0x0800cd55
 800cd04:	0800cd5d 	.word	0x0800cd5d
 800cd08:	0800cd65 	.word	0x0800cd65
				case 0:	uc = p[uc - bc]; break;		/* Table conversion */
 800cd0c:	8a7a      	ldrh	r2, [r7, #18]
 800cd0e:	8a3b      	ldrh	r3, [r7, #16]
 800cd10:	1ad3      	subs	r3, r2, r3
 800cd12:	005b      	lsls	r3, r3, #1
 800cd14:	697a      	ldr	r2, [r7, #20]
 800cd16:	4413      	add	r3, r2
 800cd18:	881b      	ldrh	r3, [r3, #0]
 800cd1a:	827b      	strh	r3, [r7, #18]
 800cd1c:	e027      	b.n	800cd6e <ff_wtoupper+0xf2>
				case 1:	uc -= (uc - bc) & 1; break;	/* Case pairs */
 800cd1e:	8a7a      	ldrh	r2, [r7, #18]
 800cd20:	8a3b      	ldrh	r3, [r7, #16]
 800cd22:	1ad3      	subs	r3, r2, r3
 800cd24:	b29b      	uxth	r3, r3
 800cd26:	f003 0301 	and.w	r3, r3, #1
 800cd2a:	b29b      	uxth	r3, r3
 800cd2c:	8a7a      	ldrh	r2, [r7, #18]
 800cd2e:	1ad3      	subs	r3, r2, r3
 800cd30:	827b      	strh	r3, [r7, #18]
 800cd32:	e01c      	b.n	800cd6e <ff_wtoupper+0xf2>
				case 2: uc -= 16; break;			/* Shift -16 */
 800cd34:	8a7b      	ldrh	r3, [r7, #18]
 800cd36:	3b10      	subs	r3, #16
 800cd38:	827b      	strh	r3, [r7, #18]
 800cd3a:	e018      	b.n	800cd6e <ff_wtoupper+0xf2>
				case 3:	uc -= 32; break;			/* Shift -32 */
 800cd3c:	8a7b      	ldrh	r3, [r7, #18]
 800cd3e:	3b20      	subs	r3, #32
 800cd40:	827b      	strh	r3, [r7, #18]
 800cd42:	e014      	b.n	800cd6e <ff_wtoupper+0xf2>
				case 4:	uc -= 48; break;			/* Shift -48 */
 800cd44:	8a7b      	ldrh	r3, [r7, #18]
 800cd46:	3b30      	subs	r3, #48	@ 0x30
 800cd48:	827b      	strh	r3, [r7, #18]
 800cd4a:	e010      	b.n	800cd6e <ff_wtoupper+0xf2>
				case 5:	uc -= 26; break;			/* Shift -26 */
 800cd4c:	8a7b      	ldrh	r3, [r7, #18]
 800cd4e:	3b1a      	subs	r3, #26
 800cd50:	827b      	strh	r3, [r7, #18]
 800cd52:	e00c      	b.n	800cd6e <ff_wtoupper+0xf2>
				case 6:	uc += 8; break;				/* Shift +8 */
 800cd54:	8a7b      	ldrh	r3, [r7, #18]
 800cd56:	3308      	adds	r3, #8
 800cd58:	827b      	strh	r3, [r7, #18]
 800cd5a:	e008      	b.n	800cd6e <ff_wtoupper+0xf2>
				case 7: uc -= 80; break;			/* Shift -80 */
 800cd5c:	8a7b      	ldrh	r3, [r7, #18]
 800cd5e:	3b50      	subs	r3, #80	@ 0x50
 800cd60:	827b      	strh	r3, [r7, #18]
 800cd62:	e004      	b.n	800cd6e <ff_wtoupper+0xf2>
				case 8:	uc -= 0x1C60; break;		/* Shift -0x1C60 */
 800cd64:	8a7b      	ldrh	r3, [r7, #18]
 800cd66:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800cd6a:	827b      	strh	r3, [r7, #18]
 800cd6c:	bf00      	nop
				}
				break;
 800cd6e:	e008      	b.n	800cd82 <ff_wtoupper+0x106>
			}
			if (cmd == 0) p += nc;	/* Skip table if needed */
 800cd70:	89bb      	ldrh	r3, [r7, #12]
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d194      	bne.n	800cca0 <ff_wtoupper+0x24>
 800cd76:	89fb      	ldrh	r3, [r7, #14]
 800cd78:	005b      	lsls	r3, r3, #1
 800cd7a:	697a      	ldr	r2, [r7, #20]
 800cd7c:	4413      	add	r3, r2
 800cd7e:	617b      	str	r3, [r7, #20]
			bc = *p++;								/* Get the block base */
 800cd80:	e78e      	b.n	800cca0 <ff_wtoupper+0x24>
				break;
 800cd82:	bf00      	nop
		}
		uni = uc;
 800cd84:	8a7b      	ldrh	r3, [r7, #18]
 800cd86:	607b      	str	r3, [r7, #4]
	}

	return uni;
 800cd88:	687b      	ldr	r3, [r7, #4]
}
 800cd8a:	4618      	mov	r0, r3
 800cd8c:	371c      	adds	r7, #28
 800cd8e:	46bd      	mov	sp, r7
 800cd90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd94:	4770      	bx	lr
 800cd96:	bf00      	nop
 800cd98:	0802f9bc 	.word	0x0802f9bc
 800cd9c:	0802fbb0 	.word	0x0802fbb0

0800cda0 <csp_get_uptime_s>:

#include <csp/arch/csp_time.h>

static uint32_t uptime_s_offset = 0;

uint32_t csp_get_uptime_s(void) {
 800cda0:	b580      	push	{r7, lr}
 800cda2:	b082      	sub	sp, #8
 800cda4:	af00      	add	r7, sp, #0

	uint32_t seconds = csp_get_s();
 800cda6:	f000 f9af 	bl	800d108 <csp_get_s>
 800cdaa:	6078      	str	r0, [r7, #4]
	if (uptime_s_offset == 0) {
 800cdac:	4b07      	ldr	r3, [pc, #28]	@ (800cdcc <csp_get_uptime_s+0x2c>)
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d102      	bne.n	800cdba <csp_get_uptime_s+0x1a>
		uptime_s_offset = seconds;
 800cdb4:	4a05      	ldr	r2, [pc, #20]	@ (800cdcc <csp_get_uptime_s+0x2c>)
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	6013      	str	r3, [r2, #0]
	}
	return (seconds - uptime_s_offset);
 800cdba:	4b04      	ldr	r3, [pc, #16]	@ (800cdcc <csp_get_uptime_s+0x2c>)
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	687a      	ldr	r2, [r7, #4]
 800cdc0:	1ad3      	subs	r3, r2, r3
}
 800cdc2:	4618      	mov	r0, r3
 800cdc4:	3708      	adds	r7, #8
 800cdc6:	46bd      	mov	sp, r7
 800cdc8:	bd80      	pop	{r7, pc}
 800cdca:	bf00      	nop
 800cdcc:	24043df0 	.word	0x24043df0

0800cdd0 <csp_malloc>:

#include <string.h>

#include <FreeRTOS.h>

void * csp_malloc(size_t size) {
 800cdd0:	b580      	push	{r7, lr}
 800cdd2:	b082      	sub	sp, #8
 800cdd4:	af00      	add	r7, sp, #0
 800cdd6:	6078      	str	r0, [r7, #4]
	return pvPortMalloc(size);
 800cdd8:	6878      	ldr	r0, [r7, #4]
 800cdda:	f7fb fa8f 	bl	80082fc <pvPortMalloc>
 800cdde:	4603      	mov	r3, r0
}
 800cde0:	4618      	mov	r0, r3
 800cde2:	3708      	adds	r7, #8
 800cde4:	46bd      	mov	sp, r7
 800cde6:	bd80      	pop	{r7, pc}

0800cde8 <csp_calloc>:

void * csp_calloc(size_t nmemb, size_t size) {
 800cde8:	b580      	push	{r7, lr}
 800cdea:	b084      	sub	sp, #16
 800cdec:	af00      	add	r7, sp, #0
 800cdee:	6078      	str	r0, [r7, #4]
 800cdf0:	6039      	str	r1, [r7, #0]
	size = (nmemb * size); 
 800cdf2:	683b      	ldr	r3, [r7, #0]
 800cdf4:	687a      	ldr	r2, [r7, #4]
 800cdf6:	fb02 f303 	mul.w	r3, r2, r3
 800cdfa:	603b      	str	r3, [r7, #0]
	void * ptr = csp_malloc(size);
 800cdfc:	6838      	ldr	r0, [r7, #0]
 800cdfe:	f7ff ffe7 	bl	800cdd0 <csp_malloc>
 800ce02:	60f8      	str	r0, [r7, #12]
	if (ptr) {
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d004      	beq.n	800ce14 <csp_calloc+0x2c>
		memset(ptr, 0, size);
 800ce0a:	683a      	ldr	r2, [r7, #0]
 800ce0c:	2100      	movs	r1, #0
 800ce0e:	68f8      	ldr	r0, [r7, #12]
 800ce10:	f011 fa68 	bl	801e2e4 <memset>
	}
	return ptr;
 800ce14:	68fb      	ldr	r3, [r7, #12]
}
 800ce16:	4618      	mov	r0, r3
 800ce18:	3710      	adds	r7, #16
 800ce1a:	46bd      	mov	sp, r7
 800ce1c:	bd80      	pop	{r7, pc}

0800ce1e <csp_free>:

void csp_free(void *ptr) {
 800ce1e:	b580      	push	{r7, lr}
 800ce20:	b082      	sub	sp, #8
 800ce22:	af00      	add	r7, sp, #0
 800ce24:	6078      	str	r0, [r7, #4]
	vPortFree(ptr);
 800ce26:	6878      	ldr	r0, [r7, #4]
 800ce28:	f7fb fba6 	bl	8008578 <vPortFree>
}
 800ce2c:	bf00      	nop
 800ce2e:	3708      	adds	r7, #8
 800ce30:	46bd      	mov	sp, r7
 800ce32:	bd80      	pop	{r7, pc}

0800ce34 <csp_queue_create>:
#include <csp/arch/csp_queue.h>

#include <FreeRTOS.h>
#include <queue.h> // FreeRTOS

csp_queue_handle_t csp_queue_create(int length, size_t item_size) {
 800ce34:	b580      	push	{r7, lr}
 800ce36:	b082      	sub	sp, #8
 800ce38:	af00      	add	r7, sp, #0
 800ce3a:	6078      	str	r0, [r7, #4]
 800ce3c:	6039      	str	r1, [r7, #0]
	return xQueueCreate(length, item_size);
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	2200      	movs	r2, #0
 800ce42:	6839      	ldr	r1, [r7, #0]
 800ce44:	4618      	mov	r0, r3
 800ce46:	f7f8 fa30 	bl	80052aa <xQueueGenericCreate>
 800ce4a:	4603      	mov	r3, r0
}
 800ce4c:	4618      	mov	r0, r3
 800ce4e:	3708      	adds	r7, #8
 800ce50:	46bd      	mov	sp, r7
 800ce52:	bd80      	pop	{r7, pc}

0800ce54 <csp_queue_remove>:

void csp_queue_remove(csp_queue_handle_t queue) {
 800ce54:	b580      	push	{r7, lr}
 800ce56:	b082      	sub	sp, #8
 800ce58:	af00      	add	r7, sp, #0
 800ce5a:	6078      	str	r0, [r7, #4]
	vQueueDelete(queue);
 800ce5c:	6878      	ldr	r0, [r7, #4]
 800ce5e:	f7f8 ff18 	bl	8005c92 <vQueueDelete>
}
 800ce62:	bf00      	nop
 800ce64:	3708      	adds	r7, #8
 800ce66:	46bd      	mov	sp, r7
 800ce68:	bd80      	pop	{r7, pc}

0800ce6a <csp_queue_enqueue>:

int csp_queue_enqueue(csp_queue_handle_t handle, const void * value, uint32_t timeout) {
 800ce6a:	b580      	push	{r7, lr}
 800ce6c:	b084      	sub	sp, #16
 800ce6e:	af00      	add	r7, sp, #0
 800ce70:	60f8      	str	r0, [r7, #12]
 800ce72:	60b9      	str	r1, [r7, #8]
 800ce74:	607a      	str	r2, [r7, #4]
	if (timeout != CSP_MAX_TIMEOUT)
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	f1b3 3fff 	cmp.w	r3, #4294967295
		timeout = timeout / portTICK_RATE_MS;
	return xQueueSendToBack(handle, value, timeout);
 800ce7c:	2300      	movs	r3, #0
 800ce7e:	687a      	ldr	r2, [r7, #4]
 800ce80:	68b9      	ldr	r1, [r7, #8]
 800ce82:	68f8      	ldr	r0, [r7, #12]
 800ce84:	f7f8 fa8a 	bl	800539c <xQueueGenericSend>
 800ce88:	4603      	mov	r3, r0
}
 800ce8a:	4618      	mov	r0, r3
 800ce8c:	3710      	adds	r7, #16
 800ce8e:	46bd      	mov	sp, r7
 800ce90:	bd80      	pop	{r7, pc}

0800ce92 <csp_queue_enqueue_isr>:

int csp_queue_enqueue_isr(csp_queue_handle_t handle, const void * value, CSP_BASE_TYPE * task_woken) {
 800ce92:	b580      	push	{r7, lr}
 800ce94:	b084      	sub	sp, #16
 800ce96:	af00      	add	r7, sp, #0
 800ce98:	60f8      	str	r0, [r7, #12]
 800ce9a:	60b9      	str	r1, [r7, #8]
 800ce9c:	607a      	str	r2, [r7, #4]
	return xQueueSendToBackFromISR(handle, value, task_woken);
 800ce9e:	2300      	movs	r3, #0
 800cea0:	687a      	ldr	r2, [r7, #4]
 800cea2:	68b9      	ldr	r1, [r7, #8]
 800cea4:	68f8      	ldr	r0, [r7, #12]
 800cea6:	f7f8 fb83 	bl	80055b0 <xQueueGenericSendFromISR>
 800ceaa:	4603      	mov	r3, r0
}
 800ceac:	4618      	mov	r0, r3
 800ceae:	3710      	adds	r7, #16
 800ceb0:	46bd      	mov	sp, r7
 800ceb2:	bd80      	pop	{r7, pc}

0800ceb4 <csp_queue_dequeue>:

int csp_queue_dequeue(csp_queue_handle_t handle, void * buf, uint32_t timeout) {
 800ceb4:	b580      	push	{r7, lr}
 800ceb6:	b084      	sub	sp, #16
 800ceb8:	af00      	add	r7, sp, #0
 800ceba:	60f8      	str	r0, [r7, #12]
 800cebc:	60b9      	str	r1, [r7, #8]
 800cebe:	607a      	str	r2, [r7, #4]
	if (timeout != CSP_MAX_TIMEOUT)
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	f1b3 3fff 	cmp.w	r3, #4294967295
		timeout = timeout / portTICK_RATE_MS;
	return xQueueReceive(handle, buf, timeout);
 800cec6:	687a      	ldr	r2, [r7, #4]
 800cec8:	68b9      	ldr	r1, [r7, #8]
 800ceca:	68f8      	ldr	r0, [r7, #12]
 800cecc:	f7f8 fc30 	bl	8005730 <xQueueReceive>
 800ced0:	4603      	mov	r3, r0
}
 800ced2:	4618      	mov	r0, r3
 800ced4:	3710      	adds	r7, #16
 800ced6:	46bd      	mov	sp, r7
 800ced8:	bd80      	pop	{r7, pc}

0800ceda <csp_queue_dequeue_isr>:

int csp_queue_dequeue_isr(csp_queue_handle_t handle, void * buf, CSP_BASE_TYPE * task_woken) {
 800ceda:	b580      	push	{r7, lr}
 800cedc:	b084      	sub	sp, #16
 800cede:	af00      	add	r7, sp, #0
 800cee0:	60f8      	str	r0, [r7, #12]
 800cee2:	60b9      	str	r1, [r7, #8]
 800cee4:	607a      	str	r2, [r7, #4]
	return xQueueReceiveFromISR(handle, buf, task_woken);
 800cee6:	687a      	ldr	r2, [r7, #4]
 800cee8:	68b9      	ldr	r1, [r7, #8]
 800ceea:	68f8      	ldr	r0, [r7, #12]
 800ceec:	f7f8 fe0e 	bl	8005b0c <xQueueReceiveFromISR>
 800cef0:	4603      	mov	r3, r0
}
 800cef2:	4618      	mov	r0, r3
 800cef4:	3710      	adds	r7, #16
 800cef6:	46bd      	mov	sp, r7
 800cef8:	bd80      	pop	{r7, pc}

0800cefa <csp_queue_size>:

int csp_queue_size(csp_queue_handle_t handle) {
 800cefa:	b580      	push	{r7, lr}
 800cefc:	b082      	sub	sp, #8
 800cefe:	af00      	add	r7, sp, #0
 800cf00:	6078      	str	r0, [r7, #4]
	return uxQueueMessagesWaiting(handle);
 800cf02:	6878      	ldr	r0, [r7, #4]
 800cf04:	f7f8 fea4 	bl	8005c50 <uxQueueMessagesWaiting>
 800cf08:	4603      	mov	r3, r0
}
 800cf0a:	4618      	mov	r0, r3
 800cf0c:	3708      	adds	r7, #8
 800cf0e:	46bd      	mov	sp, r7
 800cf10:	bd80      	pop	{r7, pc}

0800cf12 <csp_bin_sem_create>:

int csp_mutex_unlock(csp_mutex_t * mutex) {
	return csp_bin_sem_post(mutex);
}

int csp_bin_sem_create(csp_bin_sem_handle_t * sem) {
 800cf12:	b580      	push	{r7, lr}
 800cf14:	b082      	sub	sp, #8
 800cf16:	af00      	add	r7, sp, #0
 800cf18:	6078      	str	r0, [r7, #4]
	vSemaphoreCreateBinary(*sem);
 800cf1a:	2203      	movs	r2, #3
 800cf1c:	2100      	movs	r1, #0
 800cf1e:	2001      	movs	r0, #1
 800cf20:	f7f8 f9c3 	bl	80052aa <xQueueGenericCreate>
 800cf24:	4602      	mov	r2, r0
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	601a      	str	r2, [r3, #0]
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	d006      	beq.n	800cf40 <csp_bin_sem_create+0x2e>
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	6818      	ldr	r0, [r3, #0]
 800cf36:	2300      	movs	r3, #0
 800cf38:	2200      	movs	r2, #0
 800cf3a:	2100      	movs	r1, #0
 800cf3c:	f7f8 fa2e 	bl	800539c <xQueueGenericSend>
	return CSP_SEMAPHORE_OK;
 800cf40:	2301      	movs	r3, #1
}
 800cf42:	4618      	mov	r0, r3
 800cf44:	3708      	adds	r7, #8
 800cf46:	46bd      	mov	sp, r7
 800cf48:	bd80      	pop	{r7, pc}
	...

0800cf4c <csp_bin_sem_wait>:
		vSemaphoreDelete(*sem);
	}
	return CSP_SEMAPHORE_OK;
}

int csp_bin_sem_wait(csp_bin_sem_handle_t * sem, uint32_t timeout) {
 800cf4c:	b580      	push	{r7, lr}
 800cf4e:	b082      	sub	sp, #8
 800cf50:	af00      	add	r7, sp, #0
 800cf52:	6078      	str	r0, [r7, #4]
 800cf54:	6039      	str	r1, [r7, #0]
	csp_log_lock("Wait: %p", sem);
 800cf56:	4b0e      	ldr	r3, [pc, #56]	@ (800cf90 <csp_bin_sem_wait+0x44>)
 800cf58:	799b      	ldrb	r3, [r3, #6]
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d004      	beq.n	800cf68 <csp_bin_sem_wait+0x1c>
 800cf5e:	687a      	ldr	r2, [r7, #4]
 800cf60:	490c      	ldr	r1, [pc, #48]	@ (800cf94 <csp_bin_sem_wait+0x48>)
 800cf62:	2006      	movs	r0, #6
 800cf64:	f000 fe28 	bl	800dbb8 <do_csp_debug>
	if (timeout != CSP_MAX_TIMEOUT) {
 800cf68:	683b      	ldr	r3, [r7, #0]
 800cf6a:	f1b3 3fff 	cmp.w	r3, #4294967295
		timeout = timeout / portTICK_RATE_MS;
	}
	if (xSemaphoreTake(*sem, timeout) == pdPASS) {
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	6839      	ldr	r1, [r7, #0]
 800cf74:	4618      	mov	r0, r3
 800cf76:	f7f8 fcc3 	bl	8005900 <xQueueSemaphoreTake>
 800cf7a:	4603      	mov	r3, r0
 800cf7c:	2b01      	cmp	r3, #1
 800cf7e:	d101      	bne.n	800cf84 <csp_bin_sem_wait+0x38>
		return CSP_SEMAPHORE_OK;
 800cf80:	2301      	movs	r3, #1
 800cf82:	e000      	b.n	800cf86 <csp_bin_sem_wait+0x3a>
	}
	return CSP_SEMAPHORE_ERROR;
 800cf84:	2300      	movs	r3, #0
}
 800cf86:	4618      	mov	r0, r3
 800cf88:	3708      	adds	r7, #8
 800cf8a:	46bd      	mov	sp, r7
 800cf8c:	bd80      	pop	{r7, pc}
 800cf8e:	bf00      	nop
 800cf90:	24000090 	.word	0x24000090
 800cf94:	0802036c 	.word	0x0802036c

0800cf98 <csp_bin_sem_post>:

int csp_bin_sem_post(csp_bin_sem_handle_t * sem) {
 800cf98:	b580      	push	{r7, lr}
 800cf9a:	b082      	sub	sp, #8
 800cf9c:	af00      	add	r7, sp, #0
 800cf9e:	6078      	str	r0, [r7, #4]
	csp_log_lock("Post: %p", sem);
 800cfa0:	4b0c      	ldr	r3, [pc, #48]	@ (800cfd4 <csp_bin_sem_post+0x3c>)
 800cfa2:	799b      	ldrb	r3, [r3, #6]
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	d004      	beq.n	800cfb2 <csp_bin_sem_post+0x1a>
 800cfa8:	687a      	ldr	r2, [r7, #4]
 800cfaa:	490b      	ldr	r1, [pc, #44]	@ (800cfd8 <csp_bin_sem_post+0x40>)
 800cfac:	2006      	movs	r0, #6
 800cfae:	f000 fe03 	bl	800dbb8 <do_csp_debug>
	if (xSemaphoreGive(*sem) == pdPASS) {
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	6818      	ldr	r0, [r3, #0]
 800cfb6:	2300      	movs	r3, #0
 800cfb8:	2200      	movs	r2, #0
 800cfba:	2100      	movs	r1, #0
 800cfbc:	f7f8 f9ee 	bl	800539c <xQueueGenericSend>
 800cfc0:	4603      	mov	r3, r0
 800cfc2:	2b01      	cmp	r3, #1
 800cfc4:	d101      	bne.n	800cfca <csp_bin_sem_post+0x32>
		return CSP_SEMAPHORE_OK;
 800cfc6:	2301      	movs	r3, #1
 800cfc8:	e000      	b.n	800cfcc <csp_bin_sem_post+0x34>
	}
	return CSP_SEMAPHORE_ERROR;
 800cfca:	2300      	movs	r3, #0
}
 800cfcc:	4618      	mov	r0, r3
 800cfce:	3708      	adds	r7, #8
 800cfd0:	46bd      	mov	sp, r7
 800cfd2:	bd80      	pop	{r7, pc}
 800cfd4:	24000090 	.word	0x24000090
 800cfd8:	08020378 	.word	0x08020378

0800cfdc <csp_sys_set_color>:

	return (uint32_t) xPortGetFreeHeapSize();

}

void csp_sys_set_color(csp_color_t color) {
 800cfdc:	b580      	push	{r7, lr}
 800cfde:	b084      	sub	sp, #16
 800cfe0:	af00      	add	r7, sp, #0
 800cfe2:	4603      	mov	r3, r0
 800cfe4:	71fb      	strb	r3, [r7, #7]

	unsigned int color_code, modifier_code;
	switch (color & COLOR_MASK_COLOR) {
 800cfe6:	79fb      	ldrb	r3, [r7, #7]
 800cfe8:	f003 030f 	and.w	r3, r3, #15
 800cfec:	3b01      	subs	r3, #1
 800cfee:	2b07      	cmp	r3, #7
 800cff0:	d82a      	bhi.n	800d048 <csp_sys_set_color+0x6c>
 800cff2:	a201      	add	r2, pc, #4	@ (adr r2, 800cff8 <csp_sys_set_color+0x1c>)
 800cff4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cff8:	0800d019 	.word	0x0800d019
 800cffc:	0800d01f 	.word	0x0800d01f
 800d000:	0800d025 	.word	0x0800d025
 800d004:	0800d02b 	.word	0x0800d02b
 800d008:	0800d031 	.word	0x0800d031
 800d00c:	0800d037 	.word	0x0800d037
 800d010:	0800d03d 	.word	0x0800d03d
 800d014:	0800d043 	.word	0x0800d043
		case COLOR_BLACK:
			color_code = 30; break;
 800d018:	231e      	movs	r3, #30
 800d01a:	60fb      	str	r3, [r7, #12]
 800d01c:	e017      	b.n	800d04e <csp_sys_set_color+0x72>
		case COLOR_RED:
			color_code = 31; break;
 800d01e:	231f      	movs	r3, #31
 800d020:	60fb      	str	r3, [r7, #12]
 800d022:	e014      	b.n	800d04e <csp_sys_set_color+0x72>
		case COLOR_GREEN:
			color_code = 32; break;
 800d024:	2320      	movs	r3, #32
 800d026:	60fb      	str	r3, [r7, #12]
 800d028:	e011      	b.n	800d04e <csp_sys_set_color+0x72>
		case COLOR_YELLOW:
			color_code = 33; break;
 800d02a:	2321      	movs	r3, #33	@ 0x21
 800d02c:	60fb      	str	r3, [r7, #12]
 800d02e:	e00e      	b.n	800d04e <csp_sys_set_color+0x72>
		case COLOR_BLUE:
			color_code = 34; break;
 800d030:	2322      	movs	r3, #34	@ 0x22
 800d032:	60fb      	str	r3, [r7, #12]
 800d034:	e00b      	b.n	800d04e <csp_sys_set_color+0x72>
		case COLOR_MAGENTA:
			color_code = 35; break;
 800d036:	2323      	movs	r3, #35	@ 0x23
 800d038:	60fb      	str	r3, [r7, #12]
 800d03a:	e008      	b.n	800d04e <csp_sys_set_color+0x72>
		case COLOR_CYAN:
			color_code = 36; break;
 800d03c:	2324      	movs	r3, #36	@ 0x24
 800d03e:	60fb      	str	r3, [r7, #12]
 800d040:	e005      	b.n	800d04e <csp_sys_set_color+0x72>
		case COLOR_WHITE:
			color_code = 37; break;
 800d042:	2325      	movs	r3, #37	@ 0x25
 800d044:	60fb      	str	r3, [r7, #12]
 800d046:	e002      	b.n	800d04e <csp_sys_set_color+0x72>
		case COLOR_RESET:
		default:
			color_code = 0; break;
 800d048:	2300      	movs	r3, #0
 800d04a:	60fb      	str	r3, [r7, #12]
 800d04c:	bf00      	nop
	}
	
	switch (color & COLOR_MASK_MODIFIER) {
 800d04e:	79fb      	ldrb	r3, [r7, #7]
 800d050:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d054:	2b40      	cmp	r3, #64	@ 0x40
 800d056:	d013      	beq.n	800d080 <csp_sys_set_color+0xa4>
 800d058:	2b40      	cmp	r3, #64	@ 0x40
 800d05a:	dc14      	bgt.n	800d086 <csp_sys_set_color+0xaa>
 800d05c:	2b30      	cmp	r3, #48	@ 0x30
 800d05e:	d00c      	beq.n	800d07a <csp_sys_set_color+0x9e>
 800d060:	2b30      	cmp	r3, #48	@ 0x30
 800d062:	dc10      	bgt.n	800d086 <csp_sys_set_color+0xaa>
 800d064:	2b10      	cmp	r3, #16
 800d066:	d002      	beq.n	800d06e <csp_sys_set_color+0x92>
 800d068:	2b20      	cmp	r3, #32
 800d06a:	d003      	beq.n	800d074 <csp_sys_set_color+0x98>
 800d06c:	e00b      	b.n	800d086 <csp_sys_set_color+0xaa>
		case COLOR_BOLD:
			modifier_code = 1; break;
 800d06e:	2301      	movs	r3, #1
 800d070:	60bb      	str	r3, [r7, #8]
 800d072:	e00b      	b.n	800d08c <csp_sys_set_color+0xb0>
		case COLOR_UNDERLINE:
			modifier_code = 2; break;
 800d074:	2302      	movs	r3, #2
 800d076:	60bb      	str	r3, [r7, #8]
 800d078:	e008      	b.n	800d08c <csp_sys_set_color+0xb0>
		case COLOR_BLINK:
			modifier_code = 3; break;
 800d07a:	2303      	movs	r3, #3
 800d07c:	60bb      	str	r3, [r7, #8]
 800d07e:	e005      	b.n	800d08c <csp_sys_set_color+0xb0>
		case COLOR_HIDE:
			modifier_code = 4; break;
 800d080:	2304      	movs	r3, #4
 800d082:	60bb      	str	r3, [r7, #8]
 800d084:	e002      	b.n	800d08c <csp_sys_set_color+0xb0>
		case COLOR_NORMAL:
		default:
			modifier_code = 0; break;
 800d086:	2300      	movs	r3, #0
 800d088:	60bb      	str	r3, [r7, #8]
 800d08a:	bf00      	nop
	}

	printf("\033[%u;%um", modifier_code, color_code);
 800d08c:	68fa      	ldr	r2, [r7, #12]
 800d08e:	68b9      	ldr	r1, [r7, #8]
 800d090:	4803      	ldr	r0, [pc, #12]	@ (800d0a0 <csp_sys_set_color+0xc4>)
 800d092:	f010 ff25 	bl	801dee0 <iprintf>
}
 800d096:	bf00      	nop
 800d098:	3710      	adds	r7, #16
 800d09a:	46bd      	mov	sp, r7
 800d09c:	bd80      	pop	{r7, pc}
 800d09e:	bf00      	nop
 800d0a0:	08020384 	.word	0x08020384

0800d0a4 <csp_thread_create>:
Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA
*/

#include <csp/arch/csp_thread.h>

int csp_thread_create(csp_thread_func_t routine, const char * const thread_name, unsigned int stack_size, void * parameters, unsigned int priority, csp_thread_handle_t * return_handle) {
 800d0a4:	b580      	push	{r7, lr}
 800d0a6:	b088      	sub	sp, #32
 800d0a8:	af02      	add	r7, sp, #8
 800d0aa:	60f8      	str	r0, [r7, #12]
 800d0ac:	60b9      	str	r1, [r7, #8]
 800d0ae:	607a      	str	r2, [r7, #4]
 800d0b0:	603b      	str	r3, [r7, #0]

	csp_thread_handle_t handle;
#if (tskKERNEL_VERSION_MAJOR >= 8)
	portBASE_TYPE ret = xTaskCreate(routine, thread_name, stack_size, parameters, priority, &handle);
 800d0b2:	f107 0310 	add.w	r3, r7, #16
 800d0b6:	9301      	str	r3, [sp, #4]
 800d0b8:	6a3b      	ldr	r3, [r7, #32]
 800d0ba:	9300      	str	r3, [sp, #0]
 800d0bc:	683b      	ldr	r3, [r7, #0]
 800d0be:	687a      	ldr	r2, [r7, #4]
 800d0c0:	68b9      	ldr	r1, [r7, #8]
 800d0c2:	68f8      	ldr	r0, [r7, #12]
 800d0c4:	f7f9 f8c1 	bl	800624a <xTaskCreate>
 800d0c8:	6178      	str	r0, [r7, #20]
#else
	portBASE_TYPE ret = xTaskCreate(routine, (signed char *) thread_name, stack_size, parameters, priority, &handle);
#endif
	if (ret != pdTRUE) {
 800d0ca:	697b      	ldr	r3, [r7, #20]
 800d0cc:	2b01      	cmp	r3, #1
 800d0ce:	d002      	beq.n	800d0d6 <csp_thread_create+0x32>
		return CSP_ERR_NOMEM;
 800d0d0:	f04f 33ff 	mov.w	r3, #4294967295
 800d0d4:	e006      	b.n	800d0e4 <csp_thread_create+0x40>
	}
	if (return_handle) {
 800d0d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d002      	beq.n	800d0e2 <csp_thread_create+0x3e>
		*return_handle = handle;
 800d0dc:	693a      	ldr	r2, [r7, #16]
 800d0de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0e0:	601a      	str	r2, [r3, #0]
	}
	return CSP_ERR_NONE;
 800d0e2:	2300      	movs	r3, #0
}
 800d0e4:	4618      	mov	r0, r3
 800d0e6:	3718      	adds	r7, #24
 800d0e8:	46bd      	mov	sp, r7
 800d0ea:	bd80      	pop	{r7, pc}

0800d0ec <csp_get_ms>:
#include <csp/arch/csp_time.h>

#include <FreeRTOS.h>
#include <task.h> // FreeRTOS

uint32_t csp_get_ms(void) {
 800d0ec:	b580      	push	{r7, lr}
 800d0ee:	af00      	add	r7, sp, #0
	return (uint32_t)(xTaskGetTickCount() * (1000/configTICK_RATE_HZ));
 800d0f0:	f7f9 fc9e 	bl	8006a30 <xTaskGetTickCount>
 800d0f4:	4603      	mov	r3, r0
}
 800d0f6:	4618      	mov	r0, r3
 800d0f8:	bd80      	pop	{r7, pc}

0800d0fa <csp_get_ms_isr>:

uint32_t csp_get_ms_isr(void) {
 800d0fa:	b580      	push	{r7, lr}
 800d0fc:	af00      	add	r7, sp, #0
	return (uint32_t)(xTaskGetTickCountFromISR() * (1000/configTICK_RATE_HZ));
 800d0fe:	f7f9 fca7 	bl	8006a50 <xTaskGetTickCountFromISR>
 800d102:	4603      	mov	r3, r0
}
 800d104:	4618      	mov	r0, r3
 800d106:	bd80      	pop	{r7, pc}

0800d108 <csp_get_s>:

uint32_t csp_get_s(void) {
 800d108:	b580      	push	{r7, lr}
 800d10a:	af00      	add	r7, sp, #0
	return (uint32_t)(xTaskGetTickCount()/configTICK_RATE_HZ);
 800d10c:	f7f9 fc90 	bl	8006a30 <xTaskGetTickCount>
 800d110:	4603      	mov	r3, r0
 800d112:	4a03      	ldr	r2, [pc, #12]	@ (800d120 <csp_get_s+0x18>)
 800d114:	fba2 2303 	umull	r2, r3, r2, r3
 800d118:	099b      	lsrs	r3, r3, #6
}
 800d11a:	4618      	mov	r0, r3
 800d11c:	bd80      	pop	{r7, pc}
 800d11e:	bf00      	nop
 800d120:	10624dd3 	.word	0x10624dd3

0800d124 <csp_buffer_init>:
CSP_STATIC_ASSERT(sizeof(csp_packet_t) == 16, csp_packet);
CSP_STATIC_ASSERT(offsetof(csp_packet_t, length) == 10, length_field_misaligned);
CSP_STATIC_ASSERT(offsetof(csp_packet_t, id) == 12, csp_id_field_misaligned);
CSP_STATIC_ASSERT(offsetof(csp_packet_t, data) == 16, data_field_misaligned);

int csp_buffer_init(void) {
 800d124:	b580      	push	{r7, lr}
 800d126:	b084      	sub	sp, #16
 800d128:	af00      	add	r7, sp, #0

	// calculate total size and ensure correct alignment (int *) for buffers
	const unsigned int skbfsize = CSP_BUFFER_ALIGN * ((sizeof(csp_skbf_t) + csp_buffer_size() + (CSP_BUFFER_ALIGN - 1)) / CSP_BUFFER_ALIGN);
 800d12a:	f000 f9b5 	bl	800d498 <csp_buffer_size>
 800d12e:	4603      	mov	r3, r0
 800d130:	330b      	adds	r3, #11
 800d132:	f023 0303 	bic.w	r3, r3, #3
 800d136:	60bb      	str	r3, [r7, #8]

	csp_buffer_pool = csp_malloc(csp_conf.buffers * skbfsize);
 800d138:	4b23      	ldr	r3, [pc, #140]	@ (800d1c8 <csp_buffer_init+0xa4>)
 800d13a:	8adb      	ldrh	r3, [r3, #22]
 800d13c:	461a      	mov	r2, r3
 800d13e:	68bb      	ldr	r3, [r7, #8]
 800d140:	fb02 f303 	mul.w	r3, r2, r3
 800d144:	4618      	mov	r0, r3
 800d146:	f7ff fe43 	bl	800cdd0 <csp_malloc>
 800d14a:	4603      	mov	r3, r0
 800d14c:	4a1f      	ldr	r2, [pc, #124]	@ (800d1cc <csp_buffer_init+0xa8>)
 800d14e:	6013      	str	r3, [r2, #0]
	if (csp_buffer_pool == NULL)
 800d150:	4b1e      	ldr	r3, [pc, #120]	@ (800d1cc <csp_buffer_init+0xa8>)
 800d152:	681b      	ldr	r3, [r3, #0]
 800d154:	2b00      	cmp	r3, #0
 800d156:	d030      	beq.n	800d1ba <csp_buffer_init+0x96>
		goto fail_malloc;

	csp_buffers = csp_queue_create(csp_conf.buffers, sizeof(void *));
 800d158:	4b1b      	ldr	r3, [pc, #108]	@ (800d1c8 <csp_buffer_init+0xa4>)
 800d15a:	8adb      	ldrh	r3, [r3, #22]
 800d15c:	2104      	movs	r1, #4
 800d15e:	4618      	mov	r0, r3
 800d160:	f7ff fe68 	bl	800ce34 <csp_queue_create>
 800d164:	4603      	mov	r3, r0
 800d166:	4a1a      	ldr	r2, [pc, #104]	@ (800d1d0 <csp_buffer_init+0xac>)
 800d168:	6013      	str	r3, [r2, #0]
	if (!csp_buffers)
 800d16a:	4b19      	ldr	r3, [pc, #100]	@ (800d1d0 <csp_buffer_init+0xac>)
 800d16c:	681b      	ldr	r3, [r3, #0]
 800d16e:	2b00      	cmp	r3, #0
 800d170:	d01f      	beq.n	800d1b2 <csp_buffer_init+0x8e>
		goto fail_queue;

	for (unsigned int i = 0; i < csp_conf.buffers; i++) {
 800d172:	2300      	movs	r3, #0
 800d174:	60fb      	str	r3, [r7, #12]
 800d176:	e014      	b.n	800d1a2 <csp_buffer_init+0x7e>
		csp_skbf_t * buf = (void *) &csp_buffer_pool[i * skbfsize];
 800d178:	4b14      	ldr	r3, [pc, #80]	@ (800d1cc <csp_buffer_init+0xa8>)
 800d17a:	681a      	ldr	r2, [r3, #0]
 800d17c:	68fb      	ldr	r3, [r7, #12]
 800d17e:	68b9      	ldr	r1, [r7, #8]
 800d180:	fb01 f303 	mul.w	r3, r1, r3
 800d184:	4413      	add	r3, r2
 800d186:	607b      	str	r3, [r7, #4]
		buf->skbf_addr = buf;
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	687a      	ldr	r2, [r7, #4]
 800d18c:	605a      	str	r2, [r3, #4]
		csp_queue_enqueue(csp_buffers, &buf, 0);
 800d18e:	4b10      	ldr	r3, [pc, #64]	@ (800d1d0 <csp_buffer_init+0xac>)
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	1d39      	adds	r1, r7, #4
 800d194:	2200      	movs	r2, #0
 800d196:	4618      	mov	r0, r3
 800d198:	f7ff fe67 	bl	800ce6a <csp_queue_enqueue>
	for (unsigned int i = 0; i < csp_conf.buffers; i++) {
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	3301      	adds	r3, #1
 800d1a0:	60fb      	str	r3, [r7, #12]
 800d1a2:	4b09      	ldr	r3, [pc, #36]	@ (800d1c8 <csp_buffer_init+0xa4>)
 800d1a4:	8adb      	ldrh	r3, [r3, #22]
 800d1a6:	461a      	mov	r2, r3
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	4293      	cmp	r3, r2
 800d1ac:	d3e4      	bcc.n	800d178 <csp_buffer_init+0x54>
	}

	return CSP_ERR_NONE;
 800d1ae:	2300      	movs	r3, #0
 800d1b0:	e006      	b.n	800d1c0 <csp_buffer_init+0x9c>
		goto fail_queue;
 800d1b2:	bf00      	nop

fail_queue:
	csp_buffer_free_resources();
 800d1b4:	f000 f80e 	bl	800d1d4 <csp_buffer_free_resources>
 800d1b8:	e000      	b.n	800d1bc <csp_buffer_init+0x98>
		goto fail_malloc;
 800d1ba:	bf00      	nop
fail_malloc:
	return CSP_ERR_NOMEM;
 800d1bc:	f04f 33ff 	mov.w	r3, #4294967295

}
 800d1c0:	4618      	mov	r0, r3
 800d1c2:	3710      	adds	r7, #16
 800d1c4:	46bd      	mov	sp, r7
 800d1c6:	bd80      	pop	{r7, pc}
 800d1c8:	24043e18 	.word	0x24043e18
 800d1cc:	24043df8 	.word	0x24043df8
 800d1d0:	24043df4 	.word	0x24043df4

0800d1d4 <csp_buffer_free_resources>:

void csp_buffer_free_resources(void) {
 800d1d4:	b580      	push	{r7, lr}
 800d1d6:	af00      	add	r7, sp, #0

	if (csp_buffers) {
 800d1d8:	4b0a      	ldr	r3, [pc, #40]	@ (800d204 <csp_buffer_free_resources+0x30>)
 800d1da:	681b      	ldr	r3, [r3, #0]
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	d007      	beq.n	800d1f0 <csp_buffer_free_resources+0x1c>
		csp_queue_remove(csp_buffers);
 800d1e0:	4b08      	ldr	r3, [pc, #32]	@ (800d204 <csp_buffer_free_resources+0x30>)
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	4618      	mov	r0, r3
 800d1e6:	f7ff fe35 	bl	800ce54 <csp_queue_remove>
		csp_buffers = NULL;
 800d1ea:	4b06      	ldr	r3, [pc, #24]	@ (800d204 <csp_buffer_free_resources+0x30>)
 800d1ec:	2200      	movs	r2, #0
 800d1ee:	601a      	str	r2, [r3, #0]
	}
	csp_free(csp_buffer_pool);
 800d1f0:	4b05      	ldr	r3, [pc, #20]	@ (800d208 <csp_buffer_free_resources+0x34>)
 800d1f2:	681b      	ldr	r3, [r3, #0]
 800d1f4:	4618      	mov	r0, r3
 800d1f6:	f7ff fe12 	bl	800ce1e <csp_free>
	csp_buffer_pool = NULL;
 800d1fa:	4b03      	ldr	r3, [pc, #12]	@ (800d208 <csp_buffer_free_resources+0x34>)
 800d1fc:	2200      	movs	r2, #0
 800d1fe:	601a      	str	r2, [r3, #0]

}
 800d200:	bf00      	nop
 800d202:	bd80      	pop	{r7, pc}
 800d204:	24043df4 	.word	0x24043df4
 800d208:	24043df8 	.word	0x24043df8

0800d20c <csp_buffer_get_isr>:

void *csp_buffer_get_isr(size_t _data_size) {
 800d20c:	b580      	push	{r7, lr}
 800d20e:	b084      	sub	sp, #16
 800d210:	af00      	add	r7, sp, #0
 800d212:	6078      	str	r0, [r7, #4]

	if (_data_size > csp_conf.buffer_data_size)
 800d214:	4b14      	ldr	r3, [pc, #80]	@ (800d268 <csp_buffer_get_isr+0x5c>)
 800d216:	8b1b      	ldrh	r3, [r3, #24]
 800d218:	461a      	mov	r2, r3
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	4293      	cmp	r3, r2
 800d21e:	d901      	bls.n	800d224 <csp_buffer_get_isr+0x18>
		return NULL;
 800d220:	2300      	movs	r3, #0
 800d222:	e01d      	b.n	800d260 <csp_buffer_get_isr+0x54>

	csp_skbf_t * buffer = NULL;
 800d224:	2300      	movs	r3, #0
 800d226:	60fb      	str	r3, [r7, #12]
	CSP_BASE_TYPE task_woken = 0;
 800d228:	2300      	movs	r3, #0
 800d22a:	60bb      	str	r3, [r7, #8]
	csp_queue_dequeue_isr(csp_buffers, &buffer, &task_woken);
 800d22c:	4b0f      	ldr	r3, [pc, #60]	@ (800d26c <csp_buffer_get_isr+0x60>)
 800d22e:	681b      	ldr	r3, [r3, #0]
 800d230:	f107 0208 	add.w	r2, r7, #8
 800d234:	f107 010c 	add.w	r1, r7, #12
 800d238:	4618      	mov	r0, r3
 800d23a:	f7ff fe4e 	bl	800ceda <csp_queue_dequeue_isr>
	if (buffer == NULL)
 800d23e:	68fb      	ldr	r3, [r7, #12]
 800d240:	2b00      	cmp	r3, #0
 800d242:	d101      	bne.n	800d248 <csp_buffer_get_isr+0x3c>
		return NULL;
 800d244:	2300      	movs	r3, #0
 800d246:	e00b      	b.n	800d260 <csp_buffer_get_isr+0x54>

	if (buffer != buffer->skbf_addr)
 800d248:	68fb      	ldr	r3, [r7, #12]
 800d24a:	685a      	ldr	r2, [r3, #4]
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	429a      	cmp	r2, r3
 800d250:	d001      	beq.n	800d256 <csp_buffer_get_isr+0x4a>
		return NULL;
 800d252:	2300      	movs	r3, #0
 800d254:	e004      	b.n	800d260 <csp_buffer_get_isr+0x54>

	buffer->refcount = 1;
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	2201      	movs	r2, #1
 800d25a:	601a      	str	r2, [r3, #0]
	return buffer->skbf_data;
 800d25c:	68fb      	ldr	r3, [r7, #12]
 800d25e:	3308      	adds	r3, #8

}
 800d260:	4618      	mov	r0, r3
 800d262:	3710      	adds	r7, #16
 800d264:	46bd      	mov	sp, r7
 800d266:	bd80      	pop	{r7, pc}
 800d268:	24043e18 	.word	0x24043e18
 800d26c:	24043df4 	.word	0x24043df4

0800d270 <csp_buffer_get>:

void *csp_buffer_get(size_t _data_size) {
 800d270:	b580      	push	{r7, lr}
 800d272:	b084      	sub	sp, #16
 800d274:	af00      	add	r7, sp, #0
 800d276:	6078      	str	r0, [r7, #4]

	if (_data_size > csp_conf.buffer_data_size) {
 800d278:	4b27      	ldr	r3, [pc, #156]	@ (800d318 <csp_buffer_get+0xa8>)
 800d27a:	8b1b      	ldrh	r3, [r3, #24]
 800d27c:	461a      	mov	r2, r3
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	4293      	cmp	r3, r2
 800d282:	d90c      	bls.n	800d29e <csp_buffer_get+0x2e>
		csp_log_error("GET: Attempt to allocate too large data size %u > max %u", (unsigned int) _data_size, (unsigned int) csp_conf.buffer_data_size);
 800d284:	4b25      	ldr	r3, [pc, #148]	@ (800d31c <csp_buffer_get+0xac>)
 800d286:	781b      	ldrb	r3, [r3, #0]
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d006      	beq.n	800d29a <csp_buffer_get+0x2a>
 800d28c:	4b22      	ldr	r3, [pc, #136]	@ (800d318 <csp_buffer_get+0xa8>)
 800d28e:	8b1b      	ldrh	r3, [r3, #24]
 800d290:	687a      	ldr	r2, [r7, #4]
 800d292:	4923      	ldr	r1, [pc, #140]	@ (800d320 <csp_buffer_get+0xb0>)
 800d294:	2000      	movs	r0, #0
 800d296:	f000 fc8f 	bl	800dbb8 <do_csp_debug>
		return NULL;
 800d29a:	2300      	movs	r3, #0
 800d29c:	e037      	b.n	800d30e <csp_buffer_get+0x9e>
	}

	csp_skbf_t * buffer = NULL;
 800d29e:	2300      	movs	r3, #0
 800d2a0:	60fb      	str	r3, [r7, #12]
	csp_queue_dequeue(csp_buffers, &buffer, 0);
 800d2a2:	4b20      	ldr	r3, [pc, #128]	@ (800d324 <csp_buffer_get+0xb4>)
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	f107 010c 	add.w	r1, r7, #12
 800d2aa:	2200      	movs	r2, #0
 800d2ac:	4618      	mov	r0, r3
 800d2ae:	f7ff fe01 	bl	800ceb4 <csp_queue_dequeue>
	if (buffer == NULL) {
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d109      	bne.n	800d2cc <csp_buffer_get+0x5c>
		csp_log_error("GET: Out of buffers");
 800d2b8:	4b18      	ldr	r3, [pc, #96]	@ (800d31c <csp_buffer_get+0xac>)
 800d2ba:	781b      	ldrb	r3, [r3, #0]
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	d003      	beq.n	800d2c8 <csp_buffer_get+0x58>
 800d2c0:	4919      	ldr	r1, [pc, #100]	@ (800d328 <csp_buffer_get+0xb8>)
 800d2c2:	2000      	movs	r0, #0
 800d2c4:	f000 fc78 	bl	800dbb8 <do_csp_debug>
		return NULL;
 800d2c8:	2300      	movs	r3, #0
 800d2ca:	e020      	b.n	800d30e <csp_buffer_get+0x9e>
	}

	if (buffer != buffer->skbf_addr) {
 800d2cc:	68fb      	ldr	r3, [r7, #12]
 800d2ce:	685a      	ldr	r2, [r3, #4]
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	429a      	cmp	r2, r3
 800d2d4:	d00c      	beq.n	800d2f0 <csp_buffer_get+0x80>
		csp_log_error("GET: Corrupt CSP buffer %p != %p", buffer, buffer->skbf_addr);
 800d2d6:	4b11      	ldr	r3, [pc, #68]	@ (800d31c <csp_buffer_get+0xac>)
 800d2d8:	781b      	ldrb	r3, [r3, #0]
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	d006      	beq.n	800d2ec <csp_buffer_get+0x7c>
 800d2de:	68fa      	ldr	r2, [r7, #12]
 800d2e0:	68fb      	ldr	r3, [r7, #12]
 800d2e2:	685b      	ldr	r3, [r3, #4]
 800d2e4:	4911      	ldr	r1, [pc, #68]	@ (800d32c <csp_buffer_get+0xbc>)
 800d2e6:	2000      	movs	r0, #0
 800d2e8:	f000 fc66 	bl	800dbb8 <do_csp_debug>
		return NULL;
 800d2ec:	2300      	movs	r3, #0
 800d2ee:	e00e      	b.n	800d30e <csp_buffer_get+0x9e>
	}

	csp_log_buffer("GET: %p", buffer);
 800d2f0:	4b0a      	ldr	r3, [pc, #40]	@ (800d31c <csp_buffer_get+0xac>)
 800d2f2:	78db      	ldrb	r3, [r3, #3]
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d005      	beq.n	800d304 <csp_buffer_get+0x94>
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	461a      	mov	r2, r3
 800d2fc:	490c      	ldr	r1, [pc, #48]	@ (800d330 <csp_buffer_get+0xc0>)
 800d2fe:	2003      	movs	r0, #3
 800d300:	f000 fc5a 	bl	800dbb8 <do_csp_debug>

	buffer->refcount = 1;
 800d304:	68fb      	ldr	r3, [r7, #12]
 800d306:	2201      	movs	r2, #1
 800d308:	601a      	str	r2, [r3, #0]
	return buffer->skbf_data;
 800d30a:	68fb      	ldr	r3, [r7, #12]
 800d30c:	3308      	adds	r3, #8
}
 800d30e:	4618      	mov	r0, r3
 800d310:	3710      	adds	r7, #16
 800d312:	46bd      	mov	sp, r7
 800d314:	bd80      	pop	{r7, pc}
 800d316:	bf00      	nop
 800d318:	24043e18 	.word	0x24043e18
 800d31c:	24000090 	.word	0x24000090
 800d320:	08020390 	.word	0x08020390
 800d324:	24043df4 	.word	0x24043df4
 800d328:	080203cc 	.word	0x080203cc
 800d32c:	080203e0 	.word	0x080203e0
 800d330:	08020404 	.word	0x08020404

0800d334 <csp_buffer_free_isr>:

void csp_buffer_free_isr(void *packet) {
 800d334:	b580      	push	{r7, lr}
 800d336:	b084      	sub	sp, #16
 800d338:	af00      	add	r7, sp, #0
 800d33a:	6078      	str	r0, [r7, #4]

	if (packet == NULL) {
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d023      	beq.n	800d38a <csp_buffer_free_isr+0x56>
		// freeing a NULL pointer is OK, e.g. standard free()
		return;
	}

	csp_skbf_t * buf = (void*)(((uint8_t*)packet) - sizeof(csp_skbf_t));
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	3b08      	subs	r3, #8
 800d346:	60fb      	str	r3, [r7, #12]

	if (((uintptr_t) buf % CSP_BUFFER_ALIGN) > 0) {
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	f003 0303 	and.w	r3, r3, #3
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d11d      	bne.n	800d38e <csp_buffer_free_isr+0x5a>
		return;
	}

	if (buf->skbf_addr != buf) {
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	685a      	ldr	r2, [r3, #4]
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	429a      	cmp	r2, r3
 800d35a:	d11a      	bne.n	800d392 <csp_buffer_free_isr+0x5e>
		return;
	}

	if (buf->refcount == 0) {
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	2b00      	cmp	r3, #0
 800d362:	d018      	beq.n	800d396 <csp_buffer_free_isr+0x62>
		return;
	}

	if (--(buf->refcount) > 0) {
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	681a      	ldr	r2, [r3, #0]
 800d368:	3a01      	subs	r2, #1
 800d36a:	601a      	str	r2, [r3, #0]
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	2b00      	cmp	r3, #0
 800d370:	d113      	bne.n	800d39a <csp_buffer_free_isr+0x66>
		return;
	}

	CSP_BASE_TYPE task_woken = 0;
 800d372:	2300      	movs	r3, #0
 800d374:	60bb      	str	r3, [r7, #8]
	csp_queue_enqueue_isr(csp_buffers, &buf, &task_woken);
 800d376:	4b0b      	ldr	r3, [pc, #44]	@ (800d3a4 <csp_buffer_free_isr+0x70>)
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	f107 0208 	add.w	r2, r7, #8
 800d37e:	f107 010c 	add.w	r1, r7, #12
 800d382:	4618      	mov	r0, r3
 800d384:	f7ff fd85 	bl	800ce92 <csp_queue_enqueue_isr>
 800d388:	e008      	b.n	800d39c <csp_buffer_free_isr+0x68>
		return;
 800d38a:	bf00      	nop
 800d38c:	e006      	b.n	800d39c <csp_buffer_free_isr+0x68>
		return;
 800d38e:	bf00      	nop
 800d390:	e004      	b.n	800d39c <csp_buffer_free_isr+0x68>
		return;
 800d392:	bf00      	nop
 800d394:	e002      	b.n	800d39c <csp_buffer_free_isr+0x68>
		return;
 800d396:	bf00      	nop
 800d398:	e000      	b.n	800d39c <csp_buffer_free_isr+0x68>
		return;
 800d39a:	bf00      	nop

}
 800d39c:	3710      	adds	r7, #16
 800d39e:	46bd      	mov	sp, r7
 800d3a0:	bd80      	pop	{r7, pc}
 800d3a2:	bf00      	nop
 800d3a4:	24043df4 	.word	0x24043df4

0800d3a8 <csp_buffer_free>:

void csp_buffer_free(void *packet) {
 800d3a8:	b580      	push	{r7, lr}
 800d3aa:	b084      	sub	sp, #16
 800d3ac:	af00      	add	r7, sp, #0
 800d3ae:	6078      	str	r0, [r7, #4]

	if (packet == NULL) {
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d055      	beq.n	800d462 <csp_buffer_free+0xba>
		/* freeing a NULL pointer is OK, e.g. standard free() */
		return;
	}

	csp_skbf_t * buf = (void*)(((uint8_t*)packet) - sizeof(csp_skbf_t));
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	3b08      	subs	r3, #8
 800d3ba:	60fb      	str	r3, [r7, #12]

	if (((uintptr_t) buf % CSP_BUFFER_ALIGN) > 0) {
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	f003 0303 	and.w	r3, r3, #3
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	d009      	beq.n	800d3da <csp_buffer_free+0x32>
		csp_log_error("FREE: Unaligned CSP buffer pointer %p", packet);
 800d3c6:	4b2d      	ldr	r3, [pc, #180]	@ (800d47c <csp_buffer_free+0xd4>)
 800d3c8:	781b      	ldrb	r3, [r3, #0]
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d04b      	beq.n	800d466 <csp_buffer_free+0xbe>
 800d3ce:	687a      	ldr	r2, [r7, #4]
 800d3d0:	492b      	ldr	r1, [pc, #172]	@ (800d480 <csp_buffer_free+0xd8>)
 800d3d2:	2000      	movs	r0, #0
 800d3d4:	f000 fbf0 	bl	800dbb8 <do_csp_debug>
		return;
 800d3d8:	e045      	b.n	800d466 <csp_buffer_free+0xbe>
	}

	if (buf->skbf_addr != buf) {
 800d3da:	68fb      	ldr	r3, [r7, #12]
 800d3dc:	685a      	ldr	r2, [r3, #4]
 800d3de:	68fb      	ldr	r3, [r7, #12]
 800d3e0:	429a      	cmp	r2, r3
 800d3e2:	d009      	beq.n	800d3f8 <csp_buffer_free+0x50>
		csp_log_error("FREE: Invalid CSP buffer pointer %p", packet);
 800d3e4:	4b25      	ldr	r3, [pc, #148]	@ (800d47c <csp_buffer_free+0xd4>)
 800d3e6:	781b      	ldrb	r3, [r3, #0]
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	d03e      	beq.n	800d46a <csp_buffer_free+0xc2>
 800d3ec:	687a      	ldr	r2, [r7, #4]
 800d3ee:	4925      	ldr	r1, [pc, #148]	@ (800d484 <csp_buffer_free+0xdc>)
 800d3f0:	2000      	movs	r0, #0
 800d3f2:	f000 fbe1 	bl	800dbb8 <do_csp_debug>
		return;
 800d3f6:	e038      	b.n	800d46a <csp_buffer_free+0xc2>
	}

	if (buf->refcount == 0) {
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d10a      	bne.n	800d416 <csp_buffer_free+0x6e>
		csp_log_error("FREE: Buffer already free %p", buf);
 800d400:	4b1e      	ldr	r3, [pc, #120]	@ (800d47c <csp_buffer_free+0xd4>)
 800d402:	781b      	ldrb	r3, [r3, #0]
 800d404:	2b00      	cmp	r3, #0
 800d406:	d032      	beq.n	800d46e <csp_buffer_free+0xc6>
 800d408:	68fb      	ldr	r3, [r7, #12]
 800d40a:	461a      	mov	r2, r3
 800d40c:	491e      	ldr	r1, [pc, #120]	@ (800d488 <csp_buffer_free+0xe0>)
 800d40e:	2000      	movs	r0, #0
 800d410:	f000 fbd2 	bl	800dbb8 <do_csp_debug>
		return;
 800d414:	e02b      	b.n	800d46e <csp_buffer_free+0xc6>
	}

	if (--(buf->refcount) > 0) {
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	681a      	ldr	r2, [r3, #0]
 800d41a:	3a01      	subs	r2, #1
 800d41c:	601a      	str	r2, [r3, #0]
 800d41e:	681b      	ldr	r3, [r3, #0]
 800d420:	2b00      	cmp	r3, #0
 800d422:	d00b      	beq.n	800d43c <csp_buffer_free+0x94>
		csp_log_error("FREE: Buffer %p in use by %u users", buf, buf->refcount);
 800d424:	4b15      	ldr	r3, [pc, #84]	@ (800d47c <csp_buffer_free+0xd4>)
 800d426:	781b      	ldrb	r3, [r3, #0]
 800d428:	2b00      	cmp	r3, #0
 800d42a:	d022      	beq.n	800d472 <csp_buffer_free+0xca>
 800d42c:	68fa      	ldr	r2, [r7, #12]
 800d42e:	68fb      	ldr	r3, [r7, #12]
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	4916      	ldr	r1, [pc, #88]	@ (800d48c <csp_buffer_free+0xe4>)
 800d434:	2000      	movs	r0, #0
 800d436:	f000 fbbf 	bl	800dbb8 <do_csp_debug>
		return;
 800d43a:	e01a      	b.n	800d472 <csp_buffer_free+0xca>
	}

	csp_log_buffer("FREE: %p", buf);
 800d43c:	4b0f      	ldr	r3, [pc, #60]	@ (800d47c <csp_buffer_free+0xd4>)
 800d43e:	78db      	ldrb	r3, [r3, #3]
 800d440:	2b00      	cmp	r3, #0
 800d442:	d005      	beq.n	800d450 <csp_buffer_free+0xa8>
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	461a      	mov	r2, r3
 800d448:	4911      	ldr	r1, [pc, #68]	@ (800d490 <csp_buffer_free+0xe8>)
 800d44a:	2003      	movs	r0, #3
 800d44c:	f000 fbb4 	bl	800dbb8 <do_csp_debug>
	csp_queue_enqueue(csp_buffers, &buf, 0);
 800d450:	4b10      	ldr	r3, [pc, #64]	@ (800d494 <csp_buffer_free+0xec>)
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	f107 010c 	add.w	r1, r7, #12
 800d458:	2200      	movs	r2, #0
 800d45a:	4618      	mov	r0, r3
 800d45c:	f7ff fd05 	bl	800ce6a <csp_queue_enqueue>
 800d460:	e008      	b.n	800d474 <csp_buffer_free+0xcc>
		return;
 800d462:	bf00      	nop
 800d464:	e006      	b.n	800d474 <csp_buffer_free+0xcc>
		return;
 800d466:	bf00      	nop
 800d468:	e004      	b.n	800d474 <csp_buffer_free+0xcc>
		return;
 800d46a:	bf00      	nop
 800d46c:	e002      	b.n	800d474 <csp_buffer_free+0xcc>
		return;
 800d46e:	bf00      	nop
 800d470:	e000      	b.n	800d474 <csp_buffer_free+0xcc>
		return;
 800d472:	bf00      	nop

}
 800d474:	3710      	adds	r7, #16
 800d476:	46bd      	mov	sp, r7
 800d478:	bd80      	pop	{r7, pc}
 800d47a:	bf00      	nop
 800d47c:	24000090 	.word	0x24000090
 800d480:	0802040c 	.word	0x0802040c
 800d484:	08020434 	.word	0x08020434
 800d488:	08020458 	.word	0x08020458
 800d48c:	08020478 	.word	0x08020478
 800d490:	0802049c 	.word	0x0802049c
 800d494:	24043df4 	.word	0x24043df4

0800d498 <csp_buffer_size>:

int csp_buffer_remaining(void) {
	return csp_queue_size(csp_buffers);
}

size_t csp_buffer_size(void) {
 800d498:	b480      	push	{r7}
 800d49a:	af00      	add	r7, sp, #0
	return (csp_conf.buffer_data_size + CSP_BUFFER_PACKET_OVERHEAD);
 800d49c:	4b03      	ldr	r3, [pc, #12]	@ (800d4ac <csp_buffer_size+0x14>)
 800d49e:	8b1b      	ldrh	r3, [r3, #24]
 800d4a0:	3310      	adds	r3, #16
}
 800d4a2:	4618      	mov	r0, r3
 800d4a4:	46bd      	mov	sp, r7
 800d4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4aa:	4770      	bx	lr
 800d4ac:	24043e18 	.word	0x24043e18

0800d4b0 <csp_buffer_data_size>:

size_t csp_buffer_data_size(void) {
 800d4b0:	b480      	push	{r7}
 800d4b2:	af00      	add	r7, sp, #0
	return csp_conf.buffer_data_size;
 800d4b4:	4b03      	ldr	r3, [pc, #12]	@ (800d4c4 <csp_buffer_data_size+0x14>)
 800d4b6:	8b1b      	ldrh	r3, [r3, #24]
}
 800d4b8:	4618      	mov	r0, r3
 800d4ba:	46bd      	mov	sp, r7
 800d4bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4c0:	4770      	bx	lr
 800d4c2:	bf00      	nop
 800d4c4:	24043e18 	.word	0x24043e18

0800d4c8 <csp_conn_get_rxq>:
		}
	}
#endif
}

int csp_conn_get_rxq(int prio) {
 800d4c8:	b480      	push	{r7}
 800d4ca:	b083      	sub	sp, #12
 800d4cc:	af00      	add	r7, sp, #0
 800d4ce:	6078      	str	r0, [r7, #4]

#if (CSP_USE_QOS)
	return prio;
#else
	return 0;
 800d4d0:	2300      	movs	r3, #0
#endif

}
 800d4d2:	4618      	mov	r0, r3
 800d4d4:	370c      	adds	r7, #12
 800d4d6:	46bd      	mov	sp, r7
 800d4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4dc:	4770      	bx	lr
	...

0800d4e0 <csp_conn_enqueue_packet>:

int csp_conn_enqueue_packet(csp_conn_t * conn, csp_packet_t * packet) {
 800d4e0:	b590      	push	{r4, r7, lr}
 800d4e2:	b085      	sub	sp, #20
 800d4e4:	af00      	add	r7, sp, #0
 800d4e6:	6078      	str	r0, [r7, #4]
 800d4e8:	6039      	str	r1, [r7, #0]

	if (!conn)
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d102      	bne.n	800d4f6 <csp_conn_enqueue_packet+0x16>
		return CSP_ERR_INVAL;
 800d4f0:	f06f 0301 	mvn.w	r3, #1
 800d4f4:	e039      	b.n	800d56a <csp_conn_enqueue_packet+0x8a>

	int rxq;
	if (packet != NULL) {
 800d4f6:	683b      	ldr	r3, [r7, #0]
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	d009      	beq.n	800d510 <csp_conn_enqueue_packet+0x30>
		rxq = csp_conn_get_rxq(packet->id.pri);
 800d4fc:	683b      	ldr	r3, [r7, #0]
 800d4fe:	7bdb      	ldrb	r3, [r3, #15]
 800d500:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800d504:	b2db      	uxtb	r3, r3
 800d506:	4618      	mov	r0, r3
 800d508:	f7ff ffde 	bl	800d4c8 <csp_conn_get_rxq>
 800d50c:	60f8      	str	r0, [r7, #12]
 800d50e:	e001      	b.n	800d514 <csp_conn_enqueue_packet+0x34>
	} else {
		rxq = CSP_RX_QUEUES - 1;
 800d510:	2300      	movs	r3, #0
 800d512:	60fb      	str	r3, [r7, #12]
	}

	if (csp_queue_enqueue(conn->rx_queue[rxq], &packet, 0) != CSP_QUEUE_OK) {
 800d514:	687a      	ldr	r2, [r7, #4]
 800d516:	68fb      	ldr	r3, [r7, #12]
 800d518:	3302      	adds	r3, #2
 800d51a:	009b      	lsls	r3, r3, #2
 800d51c:	4413      	add	r3, r2
 800d51e:	685b      	ldr	r3, [r3, #4]
 800d520:	4639      	mov	r1, r7
 800d522:	2200      	movs	r2, #0
 800d524:	4618      	mov	r0, r3
 800d526:	f7ff fca0 	bl	800ce6a <csp_queue_enqueue>
 800d52a:	4603      	mov	r3, r0
 800d52c:	2b01      	cmp	r3, #1
 800d52e:	d01b      	beq.n	800d568 <csp_conn_enqueue_packet+0x88>
		csp_log_error("RX queue %p full with %u items", conn->rx_queue[rxq], csp_queue_size(conn->rx_queue[rxq]));
 800d530:	4b10      	ldr	r3, [pc, #64]	@ (800d574 <csp_conn_enqueue_packet+0x94>)
 800d532:	781b      	ldrb	r3, [r3, #0]
 800d534:	2b00      	cmp	r3, #0
 800d536:	d014      	beq.n	800d562 <csp_conn_enqueue_packet+0x82>
 800d538:	687a      	ldr	r2, [r7, #4]
 800d53a:	68fb      	ldr	r3, [r7, #12]
 800d53c:	3302      	adds	r3, #2
 800d53e:	009b      	lsls	r3, r3, #2
 800d540:	4413      	add	r3, r2
 800d542:	685c      	ldr	r4, [r3, #4]
 800d544:	687a      	ldr	r2, [r7, #4]
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	3302      	adds	r3, #2
 800d54a:	009b      	lsls	r3, r3, #2
 800d54c:	4413      	add	r3, r2
 800d54e:	685b      	ldr	r3, [r3, #4]
 800d550:	4618      	mov	r0, r3
 800d552:	f7ff fcd2 	bl	800cefa <csp_queue_size>
 800d556:	4603      	mov	r3, r0
 800d558:	4622      	mov	r2, r4
 800d55a:	4907      	ldr	r1, [pc, #28]	@ (800d578 <csp_conn_enqueue_packet+0x98>)
 800d55c:	2000      	movs	r0, #0
 800d55e:	f000 fb2b 	bl	800dbb8 <do_csp_debug>
		return CSP_ERR_NOMEM;
 800d562:	f04f 33ff 	mov.w	r3, #4294967295
 800d566:	e000      	b.n	800d56a <csp_conn_enqueue_packet+0x8a>
		csp_log_error("QOS event queue full");
		return CSP_ERR_NOMEM;
	}
#endif

	return CSP_ERR_NONE;
 800d568:	2300      	movs	r3, #0
}
 800d56a:	4618      	mov	r0, r3
 800d56c:	3714      	adds	r7, #20
 800d56e:	46bd      	mov	sp, r7
 800d570:	bd90      	pop	{r4, r7, pc}
 800d572:	bf00      	nop
 800d574:	24000090 	.word	0x24000090
 800d578:	080204a8 	.word	0x080204a8

0800d57c <csp_conn_init>:

int csp_conn_init(void) {
 800d57c:	b580      	push	{r7, lr}
 800d57e:	b084      	sub	sp, #16
 800d580:	af00      	add	r7, sp, #0

	arr_conn = csp_calloc(csp_conf.conn_max, sizeof(*arr_conn));
 800d582:	4b4d      	ldr	r3, [pc, #308]	@ (800d6b8 <csp_conn_init+0x13c>)
 800d584:	7c1b      	ldrb	r3, [r3, #16]
 800d586:	211c      	movs	r1, #28
 800d588:	4618      	mov	r0, r3
 800d58a:	f7ff fc2d 	bl	800cde8 <csp_calloc>
 800d58e:	4603      	mov	r3, r0
 800d590:	4a4a      	ldr	r2, [pc, #296]	@ (800d6bc <csp_conn_init+0x140>)
 800d592:	6013      	str	r3, [r2, #0]
	if (arr_conn == NULL) {
 800d594:	4b49      	ldr	r3, [pc, #292]	@ (800d6bc <csp_conn_init+0x140>)
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	2b00      	cmp	r3, #0
 800d59a:	d10d      	bne.n	800d5b8 <csp_conn_init+0x3c>
		csp_log_error("Allocation for %u connections failed", csp_conf.conn_max);
 800d59c:	4b48      	ldr	r3, [pc, #288]	@ (800d6c0 <csp_conn_init+0x144>)
 800d59e:	781b      	ldrb	r3, [r3, #0]
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	d006      	beq.n	800d5b2 <csp_conn_init+0x36>
 800d5a4:	4b44      	ldr	r3, [pc, #272]	@ (800d6b8 <csp_conn_init+0x13c>)
 800d5a6:	7c1b      	ldrb	r3, [r3, #16]
 800d5a8:	461a      	mov	r2, r3
 800d5aa:	4946      	ldr	r1, [pc, #280]	@ (800d6c4 <csp_conn_init+0x148>)
 800d5ac:	2000      	movs	r0, #0
 800d5ae:	f000 fb03 	bl	800dbb8 <do_csp_debug>
		return CSP_ERR_NOMEM;
 800d5b2:	f04f 33ff 	mov.w	r3, #4294967295
 800d5b6:	e07b      	b.n	800d6b0 <csp_conn_init+0x134>
	}

	if (csp_bin_sem_create(&conn_lock) != CSP_SEMAPHORE_OK) {
 800d5b8:	4843      	ldr	r0, [pc, #268]	@ (800d6c8 <csp_conn_init+0x14c>)
 800d5ba:	f7ff fcaa 	bl	800cf12 <csp_bin_sem_create>
 800d5be:	4603      	mov	r3, r0
 800d5c0:	2b01      	cmp	r3, #1
 800d5c2:	d00a      	beq.n	800d5da <csp_conn_init+0x5e>
		csp_log_error("csp_bin_sem_create(&conn_lock) failed");
 800d5c4:	4b3e      	ldr	r3, [pc, #248]	@ (800d6c0 <csp_conn_init+0x144>)
 800d5c6:	781b      	ldrb	r3, [r3, #0]
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	d003      	beq.n	800d5d4 <csp_conn_init+0x58>
 800d5cc:	493f      	ldr	r1, [pc, #252]	@ (800d6cc <csp_conn_init+0x150>)
 800d5ce:	2000      	movs	r0, #0
 800d5d0:	f000 faf2 	bl	800dbb8 <do_csp_debug>
		return CSP_ERR_NOMEM;
 800d5d4:	f04f 33ff 	mov.w	r3, #4294967295
 800d5d8:	e06a      	b.n	800d6b0 <csp_conn_init+0x134>
	}

	/* Initialize source port */
	srand(csp_get_ms());
 800d5da:	f7ff fd87 	bl	800d0ec <csp_get_ms>
 800d5de:	4603      	mov	r3, r0
 800d5e0:	4618      	mov	r0, r3
 800d5e2:	f010 fac9 	bl	801db78 <srand>
	sport = (rand() % (CSP_ID_PORT_MAX - csp_conf.port_max_bind)) + (csp_conf.port_max_bind + 1);
 800d5e6:	f010 faf5 	bl	801dbd4 <rand>
 800d5ea:	4602      	mov	r2, r0
 800d5ec:	4b32      	ldr	r3, [pc, #200]	@ (800d6b8 <csp_conn_init+0x13c>)
 800d5ee:	7cdb      	ldrb	r3, [r3, #19]
 800d5f0:	f1c3 033f 	rsb	r3, r3, #63	@ 0x3f
 800d5f4:	fb92 f1f3 	sdiv	r1, r2, r3
 800d5f8:	fb01 f303 	mul.w	r3, r1, r3
 800d5fc:	1ad3      	subs	r3, r2, r3
 800d5fe:	b2da      	uxtb	r2, r3
 800d600:	4b2d      	ldr	r3, [pc, #180]	@ (800d6b8 <csp_conn_init+0x13c>)
 800d602:	7cdb      	ldrb	r3, [r3, #19]
 800d604:	4413      	add	r3, r2
 800d606:	b2db      	uxtb	r3, r3
 800d608:	3301      	adds	r3, #1
 800d60a:	b2da      	uxtb	r2, r3
 800d60c:	4b30      	ldr	r3, [pc, #192]	@ (800d6d0 <csp_conn_init+0x154>)
 800d60e:	701a      	strb	r2, [r3, #0]

	if (csp_bin_sem_create(&sport_lock) != CSP_SEMAPHORE_OK) {
 800d610:	4830      	ldr	r0, [pc, #192]	@ (800d6d4 <csp_conn_init+0x158>)
 800d612:	f7ff fc7e 	bl	800cf12 <csp_bin_sem_create>
 800d616:	4603      	mov	r3, r0
 800d618:	2b01      	cmp	r3, #1
 800d61a:	d00a      	beq.n	800d632 <csp_conn_init+0xb6>
		csp_log_error("csp_bin_sem_create(&sport_lock) failed");
 800d61c:	4b28      	ldr	r3, [pc, #160]	@ (800d6c0 <csp_conn_init+0x144>)
 800d61e:	781b      	ldrb	r3, [r3, #0]
 800d620:	2b00      	cmp	r3, #0
 800d622:	d003      	beq.n	800d62c <csp_conn_init+0xb0>
 800d624:	492c      	ldr	r1, [pc, #176]	@ (800d6d8 <csp_conn_init+0x15c>)
 800d626:	2000      	movs	r0, #0
 800d628:	f000 fac6 	bl	800dbb8 <do_csp_debug>
		return CSP_ERR_NOMEM;
 800d62c:	f04f 33ff 	mov.w	r3, #4294967295
 800d630:	e03e      	b.n	800d6b0 <csp_conn_init+0x134>
	}

	for (int i = 0; i < csp_conf.conn_max; i++) {
 800d632:	2300      	movs	r3, #0
 800d634:	60fb      	str	r3, [r7, #12]
 800d636:	e034      	b.n	800d6a2 <csp_conn_init+0x126>
		csp_conn_t * conn = &arr_conn[i];
 800d638:	4b20      	ldr	r3, [pc, #128]	@ (800d6bc <csp_conn_init+0x140>)
 800d63a:	6819      	ldr	r1, [r3, #0]
 800d63c:	68fa      	ldr	r2, [r7, #12]
 800d63e:	4613      	mov	r3, r2
 800d640:	00db      	lsls	r3, r3, #3
 800d642:	1a9b      	subs	r3, r3, r2
 800d644:	009b      	lsls	r3, r3, #2
 800d646:	440b      	add	r3, r1
 800d648:	607b      	str	r3, [r7, #4]
		for (int prio = 0; prio < CSP_RX_QUEUES; prio++) {
 800d64a:	2300      	movs	r3, #0
 800d64c:	60bb      	str	r3, [r7, #8]
 800d64e:	e022      	b.n	800d696 <csp_conn_init+0x11a>
			conn->rx_queue[prio] = csp_queue_create(csp_conf.conn_queue_length, sizeof(csp_packet_t *));
 800d650:	4b19      	ldr	r3, [pc, #100]	@ (800d6b8 <csp_conn_init+0x13c>)
 800d652:	7c5b      	ldrb	r3, [r3, #17]
 800d654:	2104      	movs	r1, #4
 800d656:	4618      	mov	r0, r3
 800d658:	f7ff fbec 	bl	800ce34 <csp_queue_create>
 800d65c:	4601      	mov	r1, r0
 800d65e:	687a      	ldr	r2, [r7, #4]
 800d660:	68bb      	ldr	r3, [r7, #8]
 800d662:	3302      	adds	r3, #2
 800d664:	009b      	lsls	r3, r3, #2
 800d666:	4413      	add	r3, r2
 800d668:	6059      	str	r1, [r3, #4]
			if (conn->rx_queue[prio] == NULL) {
 800d66a:	687a      	ldr	r2, [r7, #4]
 800d66c:	68bb      	ldr	r3, [r7, #8]
 800d66e:	3302      	adds	r3, #2
 800d670:	009b      	lsls	r3, r3, #2
 800d672:	4413      	add	r3, r2
 800d674:	685b      	ldr	r3, [r3, #4]
 800d676:	2b00      	cmp	r3, #0
 800d678:	d10a      	bne.n	800d690 <csp_conn_init+0x114>
				csp_log_error("rx_queue = csp_queue_create() failed");
 800d67a:	4b11      	ldr	r3, [pc, #68]	@ (800d6c0 <csp_conn_init+0x144>)
 800d67c:	781b      	ldrb	r3, [r3, #0]
 800d67e:	2b00      	cmp	r3, #0
 800d680:	d003      	beq.n	800d68a <csp_conn_init+0x10e>
 800d682:	4916      	ldr	r1, [pc, #88]	@ (800d6dc <csp_conn_init+0x160>)
 800d684:	2000      	movs	r0, #0
 800d686:	f000 fa97 	bl	800dbb8 <do_csp_debug>
				return CSP_ERR_NOMEM;
 800d68a:	f04f 33ff 	mov.w	r3, #4294967295
 800d68e:	e00f      	b.n	800d6b0 <csp_conn_init+0x134>
		for (int prio = 0; prio < CSP_RX_QUEUES; prio++) {
 800d690:	68bb      	ldr	r3, [r7, #8]
 800d692:	3301      	adds	r3, #1
 800d694:	60bb      	str	r3, [r7, #8]
 800d696:	68bb      	ldr	r3, [r7, #8]
 800d698:	2b00      	cmp	r3, #0
 800d69a:	ddd9      	ble.n	800d650 <csp_conn_init+0xd4>
	for (int i = 0; i < csp_conf.conn_max; i++) {
 800d69c:	68fb      	ldr	r3, [r7, #12]
 800d69e:	3301      	adds	r3, #1
 800d6a0:	60fb      	str	r3, [r7, #12]
 800d6a2:	4b05      	ldr	r3, [pc, #20]	@ (800d6b8 <csp_conn_init+0x13c>)
 800d6a4:	7c1b      	ldrb	r3, [r3, #16]
 800d6a6:	461a      	mov	r2, r3
 800d6a8:	68fb      	ldr	r3, [r7, #12]
 800d6aa:	4293      	cmp	r3, r2
 800d6ac:	dbc4      	blt.n	800d638 <csp_conn_init+0xbc>
			return CSP_ERR_NOMEM;
		}
#endif
	}

	return CSP_ERR_NONE;
 800d6ae:	2300      	movs	r3, #0

}
 800d6b0:	4618      	mov	r0, r3
 800d6b2:	3710      	adds	r7, #16
 800d6b4:	46bd      	mov	sp, r7
 800d6b6:	bd80      	pop	{r7, pc}
 800d6b8:	24043e18 	.word	0x24043e18
 800d6bc:	24043dfc 	.word	0x24043dfc
 800d6c0:	24000090 	.word	0x24000090
 800d6c4:	080204c8 	.word	0x080204c8
 800d6c8:	24043e00 	.word	0x24043e00
 800d6cc:	080204f0 	.word	0x080204f0
 800d6d0:	24043e04 	.word	0x24043e04
 800d6d4:	24043e08 	.word	0x24043e08
 800d6d8:	08020518 	.word	0x08020518
 800d6dc:	08020540 	.word	0x08020540

0800d6e0 <csp_conn_find>:

        sport = 0;
    }
}

csp_conn_t * csp_conn_find(uint32_t id, uint32_t mask) {
 800d6e0:	b480      	push	{r7}
 800d6e2:	b085      	sub	sp, #20
 800d6e4:	af00      	add	r7, sp, #0
 800d6e6:	6078      	str	r0, [r7, #4]
 800d6e8:	6039      	str	r1, [r7, #0]

	/* Search for matching connection */
	id = (id & mask);
 800d6ea:	687a      	ldr	r2, [r7, #4]
 800d6ec:	683b      	ldr	r3, [r7, #0]
 800d6ee:	4013      	ands	r3, r2
 800d6f0:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < csp_conf.conn_max; i++) {
 800d6f2:	2300      	movs	r3, #0
 800d6f4:	60fb      	str	r3, [r7, #12]
 800d6f6:	e01c      	b.n	800d732 <csp_conn_find+0x52>
		csp_conn_t * conn = &arr_conn[i];
 800d6f8:	4b14      	ldr	r3, [pc, #80]	@ (800d74c <csp_conn_find+0x6c>)
 800d6fa:	6819      	ldr	r1, [r3, #0]
 800d6fc:	68fa      	ldr	r2, [r7, #12]
 800d6fe:	4613      	mov	r3, r2
 800d700:	00db      	lsls	r3, r3, #3
 800d702:	1a9b      	subs	r3, r3, r2
 800d704:	009b      	lsls	r3, r3, #2
 800d706:	440b      	add	r3, r1
 800d708:	60bb      	str	r3, [r7, #8]
		if ((conn->state == CONN_OPEN) && (conn->type == CONN_CLIENT) && ((conn->idin.ext & mask) == id)) {
 800d70a:	68bb      	ldr	r3, [r7, #8]
 800d70c:	785b      	ldrb	r3, [r3, #1]
 800d70e:	2b01      	cmp	r3, #1
 800d710:	d10c      	bne.n	800d72c <csp_conn_find+0x4c>
 800d712:	68bb      	ldr	r3, [r7, #8]
 800d714:	781b      	ldrb	r3, [r3, #0]
 800d716:	2b00      	cmp	r3, #0
 800d718:	d108      	bne.n	800d72c <csp_conn_find+0x4c>
 800d71a:	68bb      	ldr	r3, [r7, #8]
 800d71c:	685a      	ldr	r2, [r3, #4]
 800d71e:	683b      	ldr	r3, [r7, #0]
 800d720:	4013      	ands	r3, r2
 800d722:	687a      	ldr	r2, [r7, #4]
 800d724:	429a      	cmp	r2, r3
 800d726:	d101      	bne.n	800d72c <csp_conn_find+0x4c>
			return conn;
 800d728:	68bb      	ldr	r3, [r7, #8]
 800d72a:	e009      	b.n	800d740 <csp_conn_find+0x60>
	for (int i = 0; i < csp_conf.conn_max; i++) {
 800d72c:	68fb      	ldr	r3, [r7, #12]
 800d72e:	3301      	adds	r3, #1
 800d730:	60fb      	str	r3, [r7, #12]
 800d732:	4b07      	ldr	r3, [pc, #28]	@ (800d750 <csp_conn_find+0x70>)
 800d734:	7c1b      	ldrb	r3, [r3, #16]
 800d736:	461a      	mov	r2, r3
 800d738:	68fb      	ldr	r3, [r7, #12]
 800d73a:	4293      	cmp	r3, r2
 800d73c:	dbdc      	blt.n	800d6f8 <csp_conn_find+0x18>
		}
	}
	
	return NULL;
 800d73e:	2300      	movs	r3, #0

}
 800d740:	4618      	mov	r0, r3
 800d742:	3714      	adds	r7, #20
 800d744:	46bd      	mov	sp, r7
 800d746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d74a:	4770      	bx	lr
 800d74c:	24043dfc 	.word	0x24043dfc
 800d750:	24043e18 	.word	0x24043e18

0800d754 <csp_conn_flush_rx_queue>:

static int csp_conn_flush_rx_queue(csp_conn_t * conn) {
 800d754:	b580      	push	{r7, lr}
 800d756:	b084      	sub	sp, #16
 800d758:	af00      	add	r7, sp, #0
 800d75a:	6078      	str	r0, [r7, #4]
	csp_packet_t * packet;

	int prio;

	/* Flush packet queues */
	for (prio = 0; prio < CSP_RX_QUEUES; prio++) {
 800d75c:	2300      	movs	r3, #0
 800d75e:	60fb      	str	r3, [r7, #12]
 800d760:	e018      	b.n	800d794 <csp_conn_flush_rx_queue+0x40>
		while (csp_queue_dequeue(conn->rx_queue[prio], &packet, 0) == CSP_QUEUE_OK)
			if (packet != NULL)
 800d762:	68bb      	ldr	r3, [r7, #8]
 800d764:	2b00      	cmp	r3, #0
 800d766:	d003      	beq.n	800d770 <csp_conn_flush_rx_queue+0x1c>
				csp_buffer_free(packet);
 800d768:	68bb      	ldr	r3, [r7, #8]
 800d76a:	4618      	mov	r0, r3
 800d76c:	f7ff fe1c 	bl	800d3a8 <csp_buffer_free>
		while (csp_queue_dequeue(conn->rx_queue[prio], &packet, 0) == CSP_QUEUE_OK)
 800d770:	687a      	ldr	r2, [r7, #4]
 800d772:	68fb      	ldr	r3, [r7, #12]
 800d774:	3302      	adds	r3, #2
 800d776:	009b      	lsls	r3, r3, #2
 800d778:	4413      	add	r3, r2
 800d77a:	685b      	ldr	r3, [r3, #4]
 800d77c:	f107 0108 	add.w	r1, r7, #8
 800d780:	2200      	movs	r2, #0
 800d782:	4618      	mov	r0, r3
 800d784:	f7ff fb96 	bl	800ceb4 <csp_queue_dequeue>
 800d788:	4603      	mov	r3, r0
 800d78a:	2b01      	cmp	r3, #1
 800d78c:	d0e9      	beq.n	800d762 <csp_conn_flush_rx_queue+0xe>
	for (prio = 0; prio < CSP_RX_QUEUES; prio++) {
 800d78e:	68fb      	ldr	r3, [r7, #12]
 800d790:	3301      	adds	r3, #1
 800d792:	60fb      	str	r3, [r7, #12]
 800d794:	68fb      	ldr	r3, [r7, #12]
 800d796:	2b00      	cmp	r3, #0
 800d798:	ddea      	ble.n	800d770 <csp_conn_flush_rx_queue+0x1c>
#if (CSP_USE_QOS)
	int event;
	while (csp_queue_dequeue(conn->rx_event, &event, 0) == CSP_QUEUE_OK);
#endif

	return CSP_ERR_NONE;
 800d79a:	2300      	movs	r3, #0

}
 800d79c:	4618      	mov	r0, r3
 800d79e:	3710      	adds	r7, #16
 800d7a0:	46bd      	mov	sp, r7
 800d7a2:	bd80      	pop	{r7, pc}

0800d7a4 <csp_conn_allocate>:

csp_conn_t * csp_conn_allocate(csp_conn_type_t type) {
 800d7a4:	b580      	push	{r7, lr}
 800d7a6:	b086      	sub	sp, #24
 800d7a8:	af00      	add	r7, sp, #0
 800d7aa:	4603      	mov	r3, r0
 800d7ac:	71fb      	strb	r3, [r7, #7]

	static uint8_t csp_conn_last_given = 0;

	if (csp_bin_sem_wait(&conn_lock, CSP_MAX_TIMEOUT) != CSP_SEMAPHORE_OK) {
 800d7ae:	f04f 31ff 	mov.w	r1, #4294967295
 800d7b2:	4838      	ldr	r0, [pc, #224]	@ (800d894 <csp_conn_allocate+0xf0>)
 800d7b4:	f7ff fbca 	bl	800cf4c <csp_bin_sem_wait>
 800d7b8:	4603      	mov	r3, r0
 800d7ba:	2b01      	cmp	r3, #1
 800d7bc:	d009      	beq.n	800d7d2 <csp_conn_allocate+0x2e>
		csp_log_error("Failed to lock conn array");
 800d7be:	4b36      	ldr	r3, [pc, #216]	@ (800d898 <csp_conn_allocate+0xf4>)
 800d7c0:	781b      	ldrb	r3, [r3, #0]
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	d003      	beq.n	800d7ce <csp_conn_allocate+0x2a>
 800d7c6:	4935      	ldr	r1, [pc, #212]	@ (800d89c <csp_conn_allocate+0xf8>)
 800d7c8:	2000      	movs	r0, #0
 800d7ca:	f000 f9f5 	bl	800dbb8 <do_csp_debug>
		return NULL;
 800d7ce:	2300      	movs	r3, #0
 800d7d0:	e05b      	b.n	800d88a <csp_conn_allocate+0xe6>
	}

	/* Search for free connection */
	csp_conn_t * conn = NULL;
 800d7d2:	2300      	movs	r3, #0
 800d7d4:	617b      	str	r3, [r7, #20]
	int i = csp_conn_last_given;
 800d7d6:	4b32      	ldr	r3, [pc, #200]	@ (800d8a0 <csp_conn_allocate+0xfc>)
 800d7d8:	781b      	ldrb	r3, [r3, #0]
 800d7da:	613b      	str	r3, [r7, #16]
	for (int j = 0; j < csp_conf.conn_max; j++) {
 800d7dc:	2300      	movs	r3, #0
 800d7de:	60fb      	str	r3, [r7, #12]
 800d7e0:	e019      	b.n	800d816 <csp_conn_allocate+0x72>
		i = (i + 1) % csp_conf.conn_max;
 800d7e2:	693b      	ldr	r3, [r7, #16]
 800d7e4:	3301      	adds	r3, #1
 800d7e6:	4a2f      	ldr	r2, [pc, #188]	@ (800d8a4 <csp_conn_allocate+0x100>)
 800d7e8:	7c12      	ldrb	r2, [r2, #16]
 800d7ea:	fb93 f1f2 	sdiv	r1, r3, r2
 800d7ee:	fb01 f202 	mul.w	r2, r1, r2
 800d7f2:	1a9b      	subs	r3, r3, r2
 800d7f4:	613b      	str	r3, [r7, #16]
		conn = &arr_conn[i];
 800d7f6:	4b2c      	ldr	r3, [pc, #176]	@ (800d8a8 <csp_conn_allocate+0x104>)
 800d7f8:	6819      	ldr	r1, [r3, #0]
 800d7fa:	693a      	ldr	r2, [r7, #16]
 800d7fc:	4613      	mov	r3, r2
 800d7fe:	00db      	lsls	r3, r3, #3
 800d800:	1a9b      	subs	r3, r3, r2
 800d802:	009b      	lsls	r3, r3, #2
 800d804:	440b      	add	r3, r1
 800d806:	617b      	str	r3, [r7, #20]
		if (conn->state == CONN_CLOSED) {
 800d808:	697b      	ldr	r3, [r7, #20]
 800d80a:	785b      	ldrb	r3, [r3, #1]
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	d009      	beq.n	800d824 <csp_conn_allocate+0x80>
	for (int j = 0; j < csp_conf.conn_max; j++) {
 800d810:	68fb      	ldr	r3, [r7, #12]
 800d812:	3301      	adds	r3, #1
 800d814:	60fb      	str	r3, [r7, #12]
 800d816:	4b23      	ldr	r3, [pc, #140]	@ (800d8a4 <csp_conn_allocate+0x100>)
 800d818:	7c1b      	ldrb	r3, [r3, #16]
 800d81a:	461a      	mov	r2, r3
 800d81c:	68fb      	ldr	r3, [r7, #12]
 800d81e:	4293      	cmp	r3, r2
 800d820:	dbdf      	blt.n	800d7e2 <csp_conn_allocate+0x3e>
 800d822:	e000      	b.n	800d826 <csp_conn_allocate+0x82>
			break;
 800d824:	bf00      	nop
		}
	}

	if (conn && (conn->state == CONN_CLOSED)) {
 800d826:	697b      	ldr	r3, [r7, #20]
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d01a      	beq.n	800d862 <csp_conn_allocate+0xbe>
 800d82c:	697b      	ldr	r3, [r7, #20]
 800d82e:	785b      	ldrb	r3, [r3, #1]
 800d830:	2b00      	cmp	r3, #0
 800d832:	d116      	bne.n	800d862 <csp_conn_allocate+0xbe>
		conn->idin.ext = 0;
 800d834:	697b      	ldr	r3, [r7, #20]
 800d836:	2200      	movs	r2, #0
 800d838:	605a      	str	r2, [r3, #4]
		conn->idout.ext = 0;
 800d83a:	697b      	ldr	r3, [r7, #20]
 800d83c:	2200      	movs	r2, #0
 800d83e:	609a      	str	r2, [r3, #8]
		conn->socket = NULL;
 800d840:	697b      	ldr	r3, [r7, #20]
 800d842:	2200      	movs	r2, #0
 800d844:	611a      	str	r2, [r3, #16]
		conn->timestamp = 0;
 800d846:	697b      	ldr	r3, [r7, #20]
 800d848:	2200      	movs	r2, #0
 800d84a:	615a      	str	r2, [r3, #20]
		conn->type = type;
 800d84c:	697b      	ldr	r3, [r7, #20]
 800d84e:	79fa      	ldrb	r2, [r7, #7]
 800d850:	701a      	strb	r2, [r3, #0]
		conn->state = CONN_OPEN;
 800d852:	697b      	ldr	r3, [r7, #20]
 800d854:	2201      	movs	r2, #1
 800d856:	705a      	strb	r2, [r3, #1]
		csp_conn_last_given = i;
 800d858:	693b      	ldr	r3, [r7, #16]
 800d85a:	b2da      	uxtb	r2, r3
 800d85c:	4b10      	ldr	r3, [pc, #64]	@ (800d8a0 <csp_conn_allocate+0xfc>)
 800d85e:	701a      	strb	r2, [r3, #0]
 800d860:	e001      	b.n	800d866 <csp_conn_allocate+0xc2>
	} else {
		// no free connections
		conn = NULL;
 800d862:	2300      	movs	r3, #0
 800d864:	617b      	str	r3, [r7, #20]
	}

	csp_bin_sem_post(&conn_lock);
 800d866:	480b      	ldr	r0, [pc, #44]	@ (800d894 <csp_conn_allocate+0xf0>)
 800d868:	f7ff fb96 	bl	800cf98 <csp_bin_sem_post>

	if (conn == NULL) {
 800d86c:	697b      	ldr	r3, [r7, #20]
 800d86e:	2b00      	cmp	r3, #0
 800d870:	d10a      	bne.n	800d888 <csp_conn_allocate+0xe4>
		csp_log_error("No free connections, max %u", csp_conf.conn_max);
 800d872:	4b09      	ldr	r3, [pc, #36]	@ (800d898 <csp_conn_allocate+0xf4>)
 800d874:	781b      	ldrb	r3, [r3, #0]
 800d876:	2b00      	cmp	r3, #0
 800d878:	d006      	beq.n	800d888 <csp_conn_allocate+0xe4>
 800d87a:	4b0a      	ldr	r3, [pc, #40]	@ (800d8a4 <csp_conn_allocate+0x100>)
 800d87c:	7c1b      	ldrb	r3, [r3, #16]
 800d87e:	461a      	mov	r2, r3
 800d880:	490a      	ldr	r1, [pc, #40]	@ (800d8ac <csp_conn_allocate+0x108>)
 800d882:	2000      	movs	r0, #0
 800d884:	f000 f998 	bl	800dbb8 <do_csp_debug>
	}

	return conn;
 800d888:	697b      	ldr	r3, [r7, #20]

}
 800d88a:	4618      	mov	r0, r3
 800d88c:	3718      	adds	r7, #24
 800d88e:	46bd      	mov	sp, r7
 800d890:	bd80      	pop	{r7, pc}
 800d892:	bf00      	nop
 800d894:	24043e00 	.word	0x24043e00
 800d898:	24000090 	.word	0x24000090
 800d89c:	08020568 	.word	0x08020568
 800d8a0:	24043e0c 	.word	0x24043e0c
 800d8a4:	24043e18 	.word	0x24043e18
 800d8a8:	24043dfc 	.word	0x24043dfc
 800d8ac:	08020584 	.word	0x08020584

0800d8b0 <csp_conn_new>:

csp_conn_t * csp_conn_new(csp_id_t idin, csp_id_t idout) {
 800d8b0:	b580      	push	{r7, lr}
 800d8b2:	b084      	sub	sp, #16
 800d8b4:	af00      	add	r7, sp, #0
 800d8b6:	6078      	str	r0, [r7, #4]
 800d8b8:	6039      	str	r1, [r7, #0]

	/* Allocate connection structure */
	csp_conn_t * conn = csp_conn_allocate(CONN_CLIENT);
 800d8ba:	2000      	movs	r0, #0
 800d8bc:	f7ff ff72 	bl	800d7a4 <csp_conn_allocate>
 800d8c0:	60f8      	str	r0, [r7, #12]

	if (conn) {
 800d8c2:	68fb      	ldr	r3, [r7, #12]
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d00d      	beq.n	800d8e4 <csp_conn_new+0x34>
		/* No lock is needed here, because nobody else *
		 * has a reference to this connection yet.     */
		conn->idin.ext = idin.ext;
 800d8c8:	687a      	ldr	r2, [r7, #4]
 800d8ca:	68fb      	ldr	r3, [r7, #12]
 800d8cc:	605a      	str	r2, [r3, #4]
		conn->idout.ext = idout.ext;
 800d8ce:	683a      	ldr	r2, [r7, #0]
 800d8d0:	68fb      	ldr	r3, [r7, #12]
 800d8d2:	609a      	str	r2, [r3, #8]
		conn->timestamp = csp_get_ms();
 800d8d4:	f7ff fc0a 	bl	800d0ec <csp_get_ms>
 800d8d8:	4602      	mov	r2, r0
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	615a      	str	r2, [r3, #20]

		/* Ensure connection queue is empty */
		csp_conn_flush_rx_queue(conn);
 800d8de:	68f8      	ldr	r0, [r7, #12]
 800d8e0:	f7ff ff38 	bl	800d754 <csp_conn_flush_rx_queue>
	}

	return conn;
 800d8e4:	68fb      	ldr	r3, [r7, #12]

}
 800d8e6:	4618      	mov	r0, r3
 800d8e8:	3710      	adds	r7, #16
 800d8ea:	46bd      	mov	sp, r7
 800d8ec:	bd80      	pop	{r7, pc}

0800d8ee <csp_close>:

int csp_close(csp_conn_t * conn) {
 800d8ee:	b580      	push	{r7, lr}
 800d8f0:	b082      	sub	sp, #8
 800d8f2:	af00      	add	r7, sp, #0
 800d8f4:	6078      	str	r0, [r7, #4]
    return csp_conn_close(conn, CSP_RDP_CLOSED_BY_USERSPACE);
 800d8f6:	2101      	movs	r1, #1
 800d8f8:	6878      	ldr	r0, [r7, #4]
 800d8fa:	f000 f805 	bl	800d908 <csp_conn_close>
 800d8fe:	4603      	mov	r3, r0
}
 800d900:	4618      	mov	r0, r3
 800d902:	3708      	adds	r7, #8
 800d904:	46bd      	mov	sp, r7
 800d906:	bd80      	pop	{r7, pc}

0800d908 <csp_conn_close>:

int csp_conn_close(csp_conn_t * conn, uint8_t closed_by) {
 800d908:	b580      	push	{r7, lr}
 800d90a:	b082      	sub	sp, #8
 800d90c:	af00      	add	r7, sp, #0
 800d90e:	6078      	str	r0, [r7, #4]
 800d910:	460b      	mov	r3, r1
 800d912:	70fb      	strb	r3, [r7, #3]

	if (conn == NULL) {
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	2b00      	cmp	r3, #0
 800d918:	d101      	bne.n	800d91e <csp_conn_close+0x16>
		return CSP_ERR_NONE;
 800d91a:	2300      	movs	r3, #0
 800d91c:	e040      	b.n	800d9a0 <csp_conn_close+0x98>
	}

	if (conn->state == CONN_CLOSED) {
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	785b      	ldrb	r3, [r3, #1]
 800d922:	2b00      	cmp	r3, #0
 800d924:	d109      	bne.n	800d93a <csp_conn_close+0x32>
		csp_log_protocol("Conn already closed");
 800d926:	4b20      	ldr	r3, [pc, #128]	@ (800d9a8 <csp_conn_close+0xa0>)
 800d928:	795b      	ldrb	r3, [r3, #5]
 800d92a:	2b00      	cmp	r3, #0
 800d92c:	d003      	beq.n	800d936 <csp_conn_close+0x2e>
 800d92e:	491f      	ldr	r1, [pc, #124]	@ (800d9ac <csp_conn_close+0xa4>)
 800d930:	2005      	movs	r0, #5
 800d932:	f000 f941 	bl	800dbb8 <do_csp_debug>
		return CSP_ERR_NONE;
 800d936:	2300      	movs	r3, #0
 800d938:	e032      	b.n	800d9a0 <csp_conn_close+0x98>
		}
	}
#endif

	/* Lock connection array while closing connection */
	if (csp_bin_sem_wait(&conn_lock, CSP_MAX_TIMEOUT) != CSP_SEMAPHORE_OK) {
 800d93a:	f04f 31ff 	mov.w	r1, #4294967295
 800d93e:	481c      	ldr	r0, [pc, #112]	@ (800d9b0 <csp_conn_close+0xa8>)
 800d940:	f7ff fb04 	bl	800cf4c <csp_bin_sem_wait>
 800d944:	4603      	mov	r3, r0
 800d946:	2b01      	cmp	r3, #1
 800d948:	d00a      	beq.n	800d960 <csp_conn_close+0x58>
		csp_log_error("Failed to lock conn array");
 800d94a:	4b17      	ldr	r3, [pc, #92]	@ (800d9a8 <csp_conn_close+0xa0>)
 800d94c:	781b      	ldrb	r3, [r3, #0]
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d003      	beq.n	800d95a <csp_conn_close+0x52>
 800d952:	4918      	ldr	r1, [pc, #96]	@ (800d9b4 <csp_conn_close+0xac>)
 800d954:	2000      	movs	r0, #0
 800d956:	f000 f92f 	bl	800dbb8 <do_csp_debug>
		return CSP_ERR_TIMEDOUT;
 800d95a:	f06f 0302 	mvn.w	r3, #2
 800d95e:	e01f      	b.n	800d9a0 <csp_conn_close+0x98>
	}

	/* Set to closed */
	conn->state = CONN_CLOSED;
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	2200      	movs	r2, #0
 800d964:	705a      	strb	r2, [r3, #1]

	/* Ensure connection queue is empty */
	csp_conn_flush_rx_queue(conn);
 800d966:	6878      	ldr	r0, [r7, #4]
 800d968:	f7ff fef4 	bl	800d754 <csp_conn_flush_rx_queue>

        if (conn->socket && (conn->type == CONN_SERVER) && (conn->opts & (CSP_SO_CONN_LESS | CSP_SO_INTERNAL_LISTEN))) {
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	691b      	ldr	r3, [r3, #16]
 800d970:	2b00      	cmp	r3, #0
 800d972:	d011      	beq.n	800d998 <csp_conn_close+0x90>
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	781b      	ldrb	r3, [r3, #0]
 800d978:	2b01      	cmp	r3, #1
 800d97a:	d10d      	bne.n	800d998 <csp_conn_close+0x90>
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	699b      	ldr	r3, [r3, #24]
 800d980:	f403 5388 	and.w	r3, r3, #4352	@ 0x1100
 800d984:	2b00      	cmp	r3, #0
 800d986:	d007      	beq.n	800d998 <csp_conn_close+0x90>
		csp_queue_remove(conn->socket);
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	691b      	ldr	r3, [r3, #16]
 800d98c:	4618      	mov	r0, r3
 800d98e:	f7ff fa61 	bl	800ce54 <csp_queue_remove>
		conn->socket = NULL;
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	2200      	movs	r2, #0
 800d996:	611a      	str	r2, [r3, #16]
		csp_rdp_flush_all(conn);
	}
#endif

	/* Unlock connection array */
	csp_bin_sem_post(&conn_lock);
 800d998:	4805      	ldr	r0, [pc, #20]	@ (800d9b0 <csp_conn_close+0xa8>)
 800d99a:	f7ff fafd 	bl	800cf98 <csp_bin_sem_post>

	return CSP_ERR_NONE;
 800d99e:	2300      	movs	r3, #0
}
 800d9a0:	4618      	mov	r0, r3
 800d9a2:	3708      	adds	r7, #8
 800d9a4:	46bd      	mov	sp, r7
 800d9a6:	bd80      	pop	{r7, pc}
 800d9a8:	24000090 	.word	0x24000090
 800d9ac:	080205a0 	.word	0x080205a0
 800d9b0:	24043e00 	.word	0x24043e00
 800d9b4:	08020568 	.word	0x08020568

0800d9b8 <csp_connect>:

csp_conn_t * csp_connect(uint8_t prio, uint8_t dest, uint8_t dport, uint32_t timeout, uint32_t opts) {
 800d9b8:	b580      	push	{r7, lr}
 800d9ba:	b086      	sub	sp, #24
 800d9bc:	af00      	add	r7, sp, #0
 800d9be:	603b      	str	r3, [r7, #0]
 800d9c0:	4603      	mov	r3, r0
 800d9c2:	71fb      	strb	r3, [r7, #7]
 800d9c4:	460b      	mov	r3, r1
 800d9c6:	71bb      	strb	r3, [r7, #6]
 800d9c8:	4613      	mov	r3, r2
 800d9ca:	717b      	strb	r3, [r7, #5]

	/* Force options on all connections */
	opts |= csp_conf.conn_dfl_so;
 800d9cc:	4b72      	ldr	r3, [pc, #456]	@ (800db98 <csp_connect+0x1e0>)
 800d9ce:	69db      	ldr	r3, [r3, #28]
 800d9d0:	6a3a      	ldr	r2, [r7, #32]
 800d9d2:	4313      	orrs	r3, r2
 800d9d4:	623b      	str	r3, [r7, #32]

	/* Generate identifier */
	csp_id_t incoming_id, outgoing_id;
	incoming_id.pri = prio;
 800d9d6:	79fb      	ldrb	r3, [r7, #7]
 800d9d8:	f003 0303 	and.w	r3, r3, #3
 800d9dc:	b2da      	uxtb	r2, r3
 800d9de:	7bfb      	ldrb	r3, [r7, #15]
 800d9e0:	f362 1387 	bfi	r3, r2, #6, #2
 800d9e4:	73fb      	strb	r3, [r7, #15]
	incoming_id.dst = csp_conf.address;
 800d9e6:	4b6c      	ldr	r3, [pc, #432]	@ (800db98 <csp_connect+0x1e0>)
 800d9e8:	781b      	ldrb	r3, [r3, #0]
 800d9ea:	f003 031f 	and.w	r3, r3, #31
 800d9ee:	b2da      	uxtb	r2, r3
 800d9f0:	89fb      	ldrh	r3, [r7, #14]
 800d9f2:	f362 1308 	bfi	r3, r2, #4, #5
 800d9f6:	81fb      	strh	r3, [r7, #14]
	incoming_id.src = dest;
 800d9f8:	79bb      	ldrb	r3, [r7, #6]
 800d9fa:	f003 031f 	and.w	r3, r3, #31
 800d9fe:	b2da      	uxtb	r2, r3
 800da00:	7bfb      	ldrb	r3, [r7, #15]
 800da02:	f362 0345 	bfi	r3, r2, #1, #5
 800da06:	73fb      	strb	r3, [r7, #15]
	incoming_id.sport = dport;
 800da08:	797b      	ldrb	r3, [r7, #5]
 800da0a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800da0e:	b2da      	uxtb	r2, r3
 800da10:	7b7b      	ldrb	r3, [r7, #13]
 800da12:	f362 0305 	bfi	r3, r2, #0, #6
 800da16:	737b      	strb	r3, [r7, #13]
	incoming_id.flags = 0;
 800da18:	2300      	movs	r3, #0
 800da1a:	733b      	strb	r3, [r7, #12]
	outgoing_id.pri = prio;
 800da1c:	79fb      	ldrb	r3, [r7, #7]
 800da1e:	f003 0303 	and.w	r3, r3, #3
 800da22:	b2da      	uxtb	r2, r3
 800da24:	7afb      	ldrb	r3, [r7, #11]
 800da26:	f362 1387 	bfi	r3, r2, #6, #2
 800da2a:	72fb      	strb	r3, [r7, #11]
	outgoing_id.dst = dest;
 800da2c:	79bb      	ldrb	r3, [r7, #6]
 800da2e:	f003 031f 	and.w	r3, r3, #31
 800da32:	b2da      	uxtb	r2, r3
 800da34:	897b      	ldrh	r3, [r7, #10]
 800da36:	f362 1308 	bfi	r3, r2, #4, #5
 800da3a:	817b      	strh	r3, [r7, #10]
	outgoing_id.src = csp_conf.address;
 800da3c:	4b56      	ldr	r3, [pc, #344]	@ (800db98 <csp_connect+0x1e0>)
 800da3e:	781b      	ldrb	r3, [r3, #0]
 800da40:	f003 031f 	and.w	r3, r3, #31
 800da44:	b2da      	uxtb	r2, r3
 800da46:	7afb      	ldrb	r3, [r7, #11]
 800da48:	f362 0345 	bfi	r3, r2, #1, #5
 800da4c:	72fb      	strb	r3, [r7, #11]
	outgoing_id.dport = dport;
 800da4e:	797b      	ldrb	r3, [r7, #5]
 800da50:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800da54:	b2da      	uxtb	r2, r3
 800da56:	68bb      	ldr	r3, [r7, #8]
 800da58:	f362 3393 	bfi	r3, r2, #14, #6
 800da5c:	60bb      	str	r3, [r7, #8]
	outgoing_id.flags = 0;
 800da5e:	2300      	movs	r3, #0
 800da60:	723b      	strb	r3, [r7, #8]

	/* Set connection options */
	if (opts & CSP_O_NOCRC32) {
 800da62:	6a3b      	ldr	r3, [r7, #32]
 800da64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800da68:	2b00      	cmp	r3, #0
 800da6a:	d003      	beq.n	800da74 <csp_connect+0xbc>
		opts &= ~CSP_O_CRC32;
 800da6c:	6a3b      	ldr	r3, [r7, #32]
 800da6e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800da72:	623b      	str	r3, [r7, #32]
	}

	if (opts & CSP_O_RDP) {
 800da74:	6a3b      	ldr	r3, [r7, #32]
 800da76:	f003 0301 	and.w	r3, r3, #1
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d009      	beq.n	800da92 <csp_connect+0xda>
#if (CSP_USE_RDP)
		incoming_id.flags |= CSP_FRDP;
		outgoing_id.flags |= CSP_FRDP;
#else
		csp_log_error("Attempt to create RDP connection, but CSP was compiled without RDP support");
 800da7e:	4b47      	ldr	r3, [pc, #284]	@ (800db9c <csp_connect+0x1e4>)
 800da80:	781b      	ldrb	r3, [r3, #0]
 800da82:	2b00      	cmp	r3, #0
 800da84:	d003      	beq.n	800da8e <csp_connect+0xd6>
 800da86:	4946      	ldr	r1, [pc, #280]	@ (800dba0 <csp_connect+0x1e8>)
 800da88:	2000      	movs	r0, #0
 800da8a:	f000 f895 	bl	800dbb8 <do_csp_debug>
		return NULL;
 800da8e:	2300      	movs	r3, #0
 800da90:	e07e      	b.n	800db90 <csp_connect+0x1d8>
#endif
	}

	if (opts & CSP_O_HMAC) {
 800da92:	6a3b      	ldr	r3, [r7, #32]
 800da94:	f003 0304 	and.w	r3, r3, #4
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d009      	beq.n	800dab0 <csp_connect+0xf8>
#if (CSP_USE_HMAC)
		outgoing_id.flags |= CSP_FHMAC;
		incoming_id.flags |= CSP_FHMAC;
#else
		csp_log_error("Attempt to create HMAC authenticated connection, but CSP was compiled without HMAC support");
 800da9c:	4b3f      	ldr	r3, [pc, #252]	@ (800db9c <csp_connect+0x1e4>)
 800da9e:	781b      	ldrb	r3, [r3, #0]
 800daa0:	2b00      	cmp	r3, #0
 800daa2:	d003      	beq.n	800daac <csp_connect+0xf4>
 800daa4:	493f      	ldr	r1, [pc, #252]	@ (800dba4 <csp_connect+0x1ec>)
 800daa6:	2000      	movs	r0, #0
 800daa8:	f000 f886 	bl	800dbb8 <do_csp_debug>
		return NULL;
 800daac:	2300      	movs	r3, #0
 800daae:	e06f      	b.n	800db90 <csp_connect+0x1d8>
#endif
	}

	if (opts & CSP_O_XTEA) {
 800dab0:	6a3b      	ldr	r3, [r7, #32]
 800dab2:	f003 0310 	and.w	r3, r3, #16
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	d009      	beq.n	800dace <csp_connect+0x116>
#if (CSP_USE_XTEA)
		outgoing_id.flags |= CSP_FXTEA;
		incoming_id.flags |= CSP_FXTEA;
#else
		csp_log_error("Attempt to create XTEA encrypted connection, but CSP was compiled without XTEA support");
 800daba:	4b38      	ldr	r3, [pc, #224]	@ (800db9c <csp_connect+0x1e4>)
 800dabc:	781b      	ldrb	r3, [r3, #0]
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	d003      	beq.n	800daca <csp_connect+0x112>
 800dac2:	4939      	ldr	r1, [pc, #228]	@ (800dba8 <csp_connect+0x1f0>)
 800dac4:	2000      	movs	r0, #0
 800dac6:	f000 f877 	bl	800dbb8 <do_csp_debug>
		return NULL;
 800daca:	2300      	movs	r3, #0
 800dacc:	e060      	b.n	800db90 <csp_connect+0x1d8>
#endif
	}

	if (opts & CSP_O_CRC32) {
 800dace:	6a3b      	ldr	r3, [r7, #32]
 800dad0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d009      	beq.n	800daec <csp_connect+0x134>
#if (CSP_USE_CRC32)
		outgoing_id.flags |= CSP_FCRC32;
		incoming_id.flags |= CSP_FCRC32;
#else
		csp_log_error("Attempt to create CRC32 validated connection, but CSP was compiled without CRC32 support");
 800dad8:	4b30      	ldr	r3, [pc, #192]	@ (800db9c <csp_connect+0x1e4>)
 800dada:	781b      	ldrb	r3, [r3, #0]
 800dadc:	2b00      	cmp	r3, #0
 800dade:	d003      	beq.n	800dae8 <csp_connect+0x130>
 800dae0:	4932      	ldr	r1, [pc, #200]	@ (800dbac <csp_connect+0x1f4>)
 800dae2:	2000      	movs	r0, #0
 800dae4:	f000 f868 	bl	800dbb8 <do_csp_debug>
		return NULL;
 800dae8:	2300      	movs	r3, #0
 800daea:	e051      	b.n	800db90 <csp_connect+0x1d8>
#endif
	}

	/* Find an unused ephemeral port */
	csp_conn_t * conn = NULL;
 800daec:	2300      	movs	r3, #0
 800daee:	617b      	str	r3, [r7, #20]

	/* Wait for sport lock - note that csp_conn_new(..) is called inside the lock! */
	if (csp_bin_sem_wait(&sport_lock, CSP_MAX_TIMEOUT) != CSP_SEMAPHORE_OK) {
 800daf0:	f04f 31ff 	mov.w	r1, #4294967295
 800daf4:	482e      	ldr	r0, [pc, #184]	@ (800dbb0 <csp_connect+0x1f8>)
 800daf6:	f7ff fa29 	bl	800cf4c <csp_bin_sem_wait>
 800dafa:	4603      	mov	r3, r0
 800dafc:	2b01      	cmp	r3, #1
 800dafe:	d001      	beq.n	800db04 <csp_connect+0x14c>
		return NULL;
 800db00:	2300      	movs	r3, #0
 800db02:	e045      	b.n	800db90 <csp_connect+0x1d8>
	}

	const uint8_t start = sport;
 800db04:	4b2b      	ldr	r3, [pc, #172]	@ (800dbb4 <csp_connect+0x1fc>)
 800db06:	781b      	ldrb	r3, [r3, #0]
 800db08:	74fb      	strb	r3, [r7, #19]
	while (++sport != start) {
 800db0a:	e02a      	b.n	800db62 <csp_connect+0x1aa>
		if (sport > CSP_ID_PORT_MAX)
 800db0c:	4b29      	ldr	r3, [pc, #164]	@ (800dbb4 <csp_connect+0x1fc>)
 800db0e:	781b      	ldrb	r3, [r3, #0]
 800db10:	2b3f      	cmp	r3, #63	@ 0x3f
 800db12:	d905      	bls.n	800db20 <csp_connect+0x168>
			sport = csp_conf.port_max_bind + 1;
 800db14:	4b20      	ldr	r3, [pc, #128]	@ (800db98 <csp_connect+0x1e0>)
 800db16:	7cdb      	ldrb	r3, [r3, #19]
 800db18:	3301      	adds	r3, #1
 800db1a:	b2da      	uxtb	r2, r3
 800db1c:	4b25      	ldr	r3, [pc, #148]	@ (800dbb4 <csp_connect+0x1fc>)
 800db1e:	701a      	strb	r2, [r3, #0]

		outgoing_id.sport = sport;
 800db20:	4b24      	ldr	r3, [pc, #144]	@ (800dbb4 <csp_connect+0x1fc>)
 800db22:	781b      	ldrb	r3, [r3, #0]
 800db24:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800db28:	b2da      	uxtb	r2, r3
 800db2a:	7a7b      	ldrb	r3, [r7, #9]
 800db2c:	f362 0305 	bfi	r3, r2, #0, #6
 800db30:	727b      	strb	r3, [r7, #9]
		incoming_id.dport = sport;
 800db32:	4b20      	ldr	r3, [pc, #128]	@ (800dbb4 <csp_connect+0x1fc>)
 800db34:	781b      	ldrb	r3, [r3, #0]
 800db36:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800db3a:	b2da      	uxtb	r2, r3
 800db3c:	68fb      	ldr	r3, [r7, #12]
 800db3e:	f362 3393 	bfi	r3, r2, #14, #6
 800db42:	60fb      	str	r3, [r7, #12]

		/* Match on destination port of _incoming_ identifier */
		if (csp_conn_find(incoming_id.ext, CSP_ID_DPORT_MASK) == NULL) {
 800db44:	68fb      	ldr	r3, [r7, #12]
 800db46:	f44f 217c 	mov.w	r1, #1032192	@ 0xfc000
 800db4a:	4618      	mov	r0, r3
 800db4c:	f7ff fdc8 	bl	800d6e0 <csp_conn_find>
 800db50:	4603      	mov	r3, r0
 800db52:	2b00      	cmp	r3, #0
 800db54:	d105      	bne.n	800db62 <csp_connect+0x1aa>
			/* Break - we found an unused ephemeral port
                           allocate connection while locked to mark port in use */
			conn = csp_conn_new(incoming_id, outgoing_id);
 800db56:	68b9      	ldr	r1, [r7, #8]
 800db58:	68f8      	ldr	r0, [r7, #12]
 800db5a:	f7ff fea9 	bl	800d8b0 <csp_conn_new>
 800db5e:	6178      	str	r0, [r7, #20]
			break;
 800db60:	e00a      	b.n	800db78 <csp_connect+0x1c0>
	while (++sport != start) {
 800db62:	4b14      	ldr	r3, [pc, #80]	@ (800dbb4 <csp_connect+0x1fc>)
 800db64:	781b      	ldrb	r3, [r3, #0]
 800db66:	3301      	adds	r3, #1
 800db68:	b2da      	uxtb	r2, r3
 800db6a:	4b12      	ldr	r3, [pc, #72]	@ (800dbb4 <csp_connect+0x1fc>)
 800db6c:	701a      	strb	r2, [r3, #0]
 800db6e:	4b11      	ldr	r3, [pc, #68]	@ (800dbb4 <csp_connect+0x1fc>)
 800db70:	781b      	ldrb	r3, [r3, #0]
 800db72:	7cfa      	ldrb	r2, [r7, #19]
 800db74:	429a      	cmp	r2, r3
 800db76:	d1c9      	bne.n	800db0c <csp_connect+0x154>
		}
	}

	/* Post sport lock */
	csp_bin_sem_post(&sport_lock);
 800db78:	480d      	ldr	r0, [pc, #52]	@ (800dbb0 <csp_connect+0x1f8>)
 800db7a:	f7ff fa0d 	bl	800cf98 <csp_bin_sem_post>

	if (conn == NULL) {
 800db7e:	697b      	ldr	r3, [r7, #20]
 800db80:	2b00      	cmp	r3, #0
 800db82:	d101      	bne.n	800db88 <csp_connect+0x1d0>
		return NULL;
 800db84:	2300      	movs	r3, #0
 800db86:	e003      	b.n	800db90 <csp_connect+0x1d8>
	}

	/* Set connection options */
	conn->opts = opts;
 800db88:	697b      	ldr	r3, [r7, #20]
 800db8a:	6a3a      	ldr	r2, [r7, #32]
 800db8c:	619a      	str	r2, [r3, #24]
		}
	}
#endif

	/* We have a successful connection */
	return conn;
 800db8e:	697b      	ldr	r3, [r7, #20]

}
 800db90:	4618      	mov	r0, r3
 800db92:	3718      	adds	r7, #24
 800db94:	46bd      	mov	sp, r7
 800db96:	bd80      	pop	{r7, pc}
 800db98:	24043e18 	.word	0x24043e18
 800db9c:	24000090 	.word	0x24000090
 800dba0:	080205b4 	.word	0x080205b4
 800dba4:	08020600 	.word	0x08020600
 800dba8:	0802065c 	.word	0x0802065c
 800dbac:	080206b4 	.word	0x080206b4
 800dbb0:	24043e08 	.word	0x24043e08
 800dbb4:	24043e04 	.word	0x24043e04

0800dbb8 <do_csp_debug>:
void csp_debug_hook_set(csp_debug_hook_func_t f) {

	csp_debug_hook_func = f;
}

void do_csp_debug(csp_debug_level_t level, const char *format, ...) {
 800dbb8:	b40e      	push	{r1, r2, r3}
 800dbba:	b580      	push	{r7, lr}
 800dbbc:	b085      	sub	sp, #20
 800dbbe:	af00      	add	r7, sp, #0
 800dbc0:	4603      	mov	r3, r0
 800dbc2:	71fb      	strb	r3, [r7, #7]

	int color = COLOR_RESET;
 800dbc4:	23f0      	movs	r3, #240	@ 0xf0
 800dbc6:	60fb      	str	r3, [r7, #12]
	va_list args;

	/* Don't print anything if log level is disabled */
	if (level > CSP_LOCK || !csp_debug_level_enabled[level])
 800dbc8:	79fb      	ldrb	r3, [r7, #7]
 800dbca:	2b06      	cmp	r3, #6
 800dbcc:	d84f      	bhi.n	800dc6e <do_csp_debug+0xb6>
 800dbce:	79fb      	ldrb	r3, [r7, #7]
 800dbd0:	4a2b      	ldr	r2, [pc, #172]	@ (800dc80 <do_csp_debug+0xc8>)
 800dbd2:	5cd3      	ldrb	r3, [r2, r3]
 800dbd4:	f083 0301 	eor.w	r3, r3, #1
 800dbd8:	b2db      	uxtb	r3, r3
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	d147      	bne.n	800dc6e <do_csp_debug+0xb6>
		return;

	switch(level) {
 800dbde:	79fb      	ldrb	r3, [r7, #7]
 800dbe0:	2b06      	cmp	r3, #6
 800dbe2:	d846      	bhi.n	800dc72 <do_csp_debug+0xba>
 800dbe4:	a201      	add	r2, pc, #4	@ (adr r2, 800dbec <do_csp_debug+0x34>)
 800dbe6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dbea:	bf00      	nop
 800dbec:	0800dc0f 	.word	0x0800dc0f
 800dbf0:	0800dc15 	.word	0x0800dc15
 800dbf4:	0800dc09 	.word	0x0800dc09
 800dbf8:	0800dc1b 	.word	0x0800dc1b
 800dbfc:	0800dc21 	.word	0x0800dc21
 800dc00:	0800dc27 	.word	0x0800dc27
 800dc04:	0800dc2d 	.word	0x0800dc2d
	case CSP_INFO:
		color = COLOR_GREEN | COLOR_BOLD;
 800dc08:	2313      	movs	r3, #19
 800dc0a:	60fb      	str	r3, [r7, #12]
		break;
 800dc0c:	e011      	b.n	800dc32 <do_csp_debug+0x7a>
	case CSP_ERROR:
		color = COLOR_RED | COLOR_BOLD;
 800dc0e:	2312      	movs	r3, #18
 800dc10:	60fb      	str	r3, [r7, #12]
		break;
 800dc12:	e00e      	b.n	800dc32 <do_csp_debug+0x7a>
	case CSP_WARN:
		color = COLOR_YELLOW | COLOR_BOLD;
 800dc14:	2314      	movs	r3, #20
 800dc16:	60fb      	str	r3, [r7, #12]
		break;
 800dc18:	e00b      	b.n	800dc32 <do_csp_debug+0x7a>
	case CSP_BUFFER:
		color = COLOR_MAGENTA;
 800dc1a:	2306      	movs	r3, #6
 800dc1c:	60fb      	str	r3, [r7, #12]
		break;
 800dc1e:	e008      	b.n	800dc32 <do_csp_debug+0x7a>
	case CSP_PACKET:
		color = COLOR_GREEN;
 800dc20:	2303      	movs	r3, #3
 800dc22:	60fb      	str	r3, [r7, #12]
		break;
 800dc24:	e005      	b.n	800dc32 <do_csp_debug+0x7a>
	case CSP_PROTOCOL:
		color = COLOR_BLUE;
 800dc26:	2305      	movs	r3, #5
 800dc28:	60fb      	str	r3, [r7, #12]
		break;
 800dc2a:	e002      	b.n	800dc32 <do_csp_debug+0x7a>
	case CSP_LOCK:
		color = COLOR_CYAN;
 800dc2c:	2307      	movs	r3, #7
 800dc2e:	60fb      	str	r3, [r7, #12]
		break;
 800dc30:	bf00      	nop
	default:
		return;
	}

	va_start(args, format);
 800dc32:	f107 0320 	add.w	r3, r7, #32
 800dc36:	60bb      	str	r3, [r7, #8]

	/* If csp_debug_hook symbol is defined, pass on the message.
	 * Otherwise, just print with pretty colors ... */
	if (csp_debug_hook_func) {
 800dc38:	4b12      	ldr	r3, [pc, #72]	@ (800dc84 <do_csp_debug+0xcc>)
 800dc3a:	681b      	ldr	r3, [r3, #0]
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	d006      	beq.n	800dc4e <do_csp_debug+0x96>
		csp_debug_hook_func(level, format, args);
 800dc40:	4b10      	ldr	r3, [pc, #64]	@ (800dc84 <do_csp_debug+0xcc>)
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	79f8      	ldrb	r0, [r7, #7]
 800dc46:	68ba      	ldr	r2, [r7, #8]
 800dc48:	69f9      	ldr	r1, [r7, #28]
 800dc4a:	4798      	blx	r3
 800dc4c:	e012      	b.n	800dc74 <do_csp_debug+0xbc>
	} else {
		csp_sys_set_color(color);
 800dc4e:	68fb      	ldr	r3, [r7, #12]
 800dc50:	b2db      	uxtb	r3, r3
 800dc52:	4618      	mov	r0, r3
 800dc54:	f7ff f9c2 	bl	800cfdc <csp_sys_set_color>
                printf("%u.%06u ", ts.tv_sec, ts.tv_nsec / 1000U);
#endif
#ifdef __AVR__
		vfprintf_P(stdout, format, args);
#else
		vprintf(format, args);
 800dc58:	68b9      	ldr	r1, [r7, #8]
 800dc5a:	69f8      	ldr	r0, [r7, #28]
 800dc5c:	f010 fa7a 	bl	801e154 <viprintf>
#endif
		printf("\r\n");
 800dc60:	4809      	ldr	r0, [pc, #36]	@ (800dc88 <do_csp_debug+0xd0>)
 800dc62:	f010 f9a5 	bl	801dfb0 <puts>
		csp_sys_set_color(COLOR_RESET);
 800dc66:	20f0      	movs	r0, #240	@ 0xf0
 800dc68:	f7ff f9b8 	bl	800cfdc <csp_sys_set_color>
 800dc6c:	e002      	b.n	800dc74 <do_csp_debug+0xbc>
		return;
 800dc6e:	bf00      	nop
 800dc70:	e000      	b.n	800dc74 <do_csp_debug+0xbc>
		return;
 800dc72:	bf00      	nop
	}

	va_end(args);
}
 800dc74:	3714      	adds	r7, #20
 800dc76:	46bd      	mov	sp, r7
 800dc78:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800dc7c:	b003      	add	sp, #12
 800dc7e:	4770      	bx	lr
 800dc80:	24000090 	.word	0x24000090
 800dc84:	24043e10 	.word	0x24043e10
 800dc88:	08020770 	.word	0x08020770

0800dc8c <csp_hton16>:
*/

#include <csp/csp_endian.h>

/* Convert 16-bit number from host byte order to network byte order */
inline uint16_t __attribute__ ((__const__)) csp_hton16(uint16_t h16) {
 800dc8c:	b480      	push	{r7}
 800dc8e:	b083      	sub	sp, #12
 800dc90:	af00      	add	r7, sp, #0
 800dc92:	4603      	mov	r3, r0
 800dc94:	80fb      	strh	r3, [r7, #6]
#if (CSP_BIG_ENDIAN)
	return h16;
#else
	return (((h16 & 0xff00) >> 8) |
 800dc96:	88fb      	ldrh	r3, [r7, #6]
 800dc98:	0a1b      	lsrs	r3, r3, #8
 800dc9a:	b29b      	uxth	r3, r3
 800dc9c:	b21a      	sxth	r2, r3
 800dc9e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800dca2:	021b      	lsls	r3, r3, #8
 800dca4:	b21b      	sxth	r3, r3
 800dca6:	4313      	orrs	r3, r2
 800dca8:	b21b      	sxth	r3, r3
 800dcaa:	b29b      	uxth	r3, r3
			((h16 & 0x00ff) << 8));
#endif
}
 800dcac:	4618      	mov	r0, r3
 800dcae:	370c      	adds	r7, #12
 800dcb0:	46bd      	mov	sp, r7
 800dcb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcb6:	4770      	bx	lr

0800dcb8 <csp_ntoh16>:

/* Convert 16-bit number from network byte order to host byte order */
inline uint16_t __attribute__ ((__const__)) csp_ntoh16(uint16_t n16) {
 800dcb8:	b580      	push	{r7, lr}
 800dcba:	b082      	sub	sp, #8
 800dcbc:	af00      	add	r7, sp, #0
 800dcbe:	4603      	mov	r3, r0
 800dcc0:	80fb      	strh	r3, [r7, #6]
	return csp_hton16(n16);
 800dcc2:	88fb      	ldrh	r3, [r7, #6]
 800dcc4:	4618      	mov	r0, r3
 800dcc6:	f7ff ffe1 	bl	800dc8c <csp_hton16>
 800dcca:	4603      	mov	r3, r0
}
 800dccc:	4618      	mov	r0, r3
 800dcce:	3708      	adds	r7, #8
 800dcd0:	46bd      	mov	sp, r7
 800dcd2:	bd80      	pop	{r7, pc}

0800dcd4 <csp_hton32>:

/* Convert 32-bit number from host byte order to network byte order */
inline uint32_t __attribute__ ((__const__)) csp_hton32(uint32_t h32) {
 800dcd4:	b480      	push	{r7}
 800dcd6:	b083      	sub	sp, #12
 800dcd8:	af00      	add	r7, sp, #0
 800dcda:	6078      	str	r0, [r7, #4]
#if (CSP_BIG_ENDIAN)
	return h32;
#else
	return (((h32 & 0xff000000) >> 24) |
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	0e1a      	lsrs	r2, r3, #24
			((h32 & 0x000000ff) << 24) |
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	061b      	lsls	r3, r3, #24
	return (((h32 & 0xff000000) >> 24) |
 800dce4:	431a      	orrs	r2, r3
			((h32 & 0x0000ff00) <<  8) |
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	021b      	lsls	r3, r3, #8
 800dcea:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
			((h32 & 0x000000ff) << 24) |
 800dcee:	431a      	orrs	r2, r3
			((h32 & 0x00ff0000) >>  8));
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	0a1b      	lsrs	r3, r3, #8
 800dcf4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
			((h32 & 0x0000ff00) <<  8) |
 800dcf8:	4313      	orrs	r3, r2
#endif
}
 800dcfa:	4618      	mov	r0, r3
 800dcfc:	370c      	adds	r7, #12
 800dcfe:	46bd      	mov	sp, r7
 800dd00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd04:	4770      	bx	lr

0800dd06 <csp_ntoh32>:

/* Convert 32-bit number from network byte order to host byte order */
inline uint32_t __attribute__ ((__const__)) csp_ntoh32(uint32_t n32) {
 800dd06:	b580      	push	{r7, lr}
 800dd08:	b082      	sub	sp, #8
 800dd0a:	af00      	add	r7, sp, #0
 800dd0c:	6078      	str	r0, [r7, #4]
	return csp_hton32(n32);
 800dd0e:	6878      	ldr	r0, [r7, #4]
 800dd10:	f7ff ffe0 	bl	800dcd4 <csp_hton32>
 800dd14:	4603      	mov	r3, r0
}
 800dd16:	4618      	mov	r0, r3
 800dd18:	3708      	adds	r7, #8
 800dd1a:	46bd      	mov	sp, r7
 800dd1c:	bd80      	pop	{r7, pc}
	...

0800dd20 <csp_iflist_add>:
		ifc = ifc->next;
	}
	return ifc;
}

int csp_iflist_add(csp_iface_t *ifc) {
 800dd20:	b580      	push	{r7, lr}
 800dd22:	b084      	sub	sp, #16
 800dd24:	af00      	add	r7, sp, #0
 800dd26:	6078      	str	r0, [r7, #4]

	ifc->next = NULL;
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	2200      	movs	r2, #0
 800dd2c:	63da      	str	r2, [r3, #60]	@ 0x3c

	/* Add interface to pool */
	if (interfaces == NULL) {
 800dd2e:	4b18      	ldr	r3, [pc, #96]	@ (800dd90 <csp_iflist_add+0x70>)
 800dd30:	681b      	ldr	r3, [r3, #0]
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d103      	bne.n	800dd3e <csp_iflist_add+0x1e>
		/* This is the first interface to be added */
		interfaces = ifc;
 800dd36:	4a16      	ldr	r2, [pc, #88]	@ (800dd90 <csp_iflist_add+0x70>)
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	6013      	str	r3, [r2, #0]
 800dd3c:	e022      	b.n	800dd84 <csp_iflist_add+0x64>
	} else {
		/* Insert interface last if not already in pool */
		csp_iface_t * last = NULL;
 800dd3e:	2300      	movs	r3, #0
 800dd40:	60fb      	str	r3, [r7, #12]
		for (csp_iface_t * i = interfaces; i != NULL; i = i->next) {
 800dd42:	4b13      	ldr	r3, [pc, #76]	@ (800dd90 <csp_iflist_add+0x70>)
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	60bb      	str	r3, [r7, #8]
 800dd48:	e016      	b.n	800dd78 <csp_iflist_add+0x58>
			if ((i == ifc) || (strncasecmp(ifc->name, i->name, CSP_IFLIST_NAME_MAX) == 0)) {
 800dd4a:	68ba      	ldr	r2, [r7, #8]
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	429a      	cmp	r2, r3
 800dd50:	d00a      	beq.n	800dd68 <csp_iflist_add+0x48>
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	6818      	ldr	r0, [r3, #0]
 800dd56:	68bb      	ldr	r3, [r7, #8]
 800dd58:	681b      	ldr	r3, [r3, #0]
 800dd5a:	220a      	movs	r2, #10
 800dd5c:	4619      	mov	r1, r3
 800dd5e:	f010 fad7 	bl	801e310 <strncasecmp>
 800dd62:	4603      	mov	r3, r0
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d102      	bne.n	800dd6e <csp_iflist_add+0x4e>
				return CSP_ERR_ALREADY;
 800dd68:	f06f 0306 	mvn.w	r3, #6
 800dd6c:	e00b      	b.n	800dd86 <csp_iflist_add+0x66>
			}
			last = i;
 800dd6e:	68bb      	ldr	r3, [r7, #8]
 800dd70:	60fb      	str	r3, [r7, #12]
		for (csp_iface_t * i = interfaces; i != NULL; i = i->next) {
 800dd72:	68bb      	ldr	r3, [r7, #8]
 800dd74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd76:	60bb      	str	r3, [r7, #8]
 800dd78:	68bb      	ldr	r3, [r7, #8]
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d1e5      	bne.n	800dd4a <csp_iflist_add+0x2a>
		}

		last->next = ifc;
 800dd7e:	68fb      	ldr	r3, [r7, #12]
 800dd80:	687a      	ldr	r2, [r7, #4]
 800dd82:	63da      	str	r2, [r3, #60]	@ 0x3c
	}

	return CSP_ERR_NONE;
 800dd84:	2300      	movs	r3, #0
}
 800dd86:	4618      	mov	r0, r3
 800dd88:	3710      	adds	r7, #16
 800dd8a:	46bd      	mov	sp, r7
 800dd8c:	bd80      	pop	{r7, pc}
 800dd8e:	bf00      	nop
 800dd90:	24043e14 	.word	0x24043e14

0800dd94 <csp_route_set>:
   @param[in] dest_address destination address.
   @param[in] ifc interface.
   @param[in] via assosicated via address.
   @return #CSP_ERR_NONE on success, or an error code.
*/
static inline int csp_route_set(uint8_t dest_address, csp_iface_t *ifc, uint8_t via) {
 800dd94:	b580      	push	{r7, lr}
 800dd96:	b082      	sub	sp, #8
 800dd98:	af00      	add	r7, sp, #0
 800dd9a:	4603      	mov	r3, r0
 800dd9c:	6039      	str	r1, [r7, #0]
 800dd9e:	71fb      	strb	r3, [r7, #7]
 800dda0:	4613      	mov	r3, r2
 800dda2:	71bb      	strb	r3, [r7, #6]
    return csp_rtable_set(dest_address, CSP_ID_HOST_SIZE, ifc, via);
 800dda4:	79bb      	ldrb	r3, [r7, #6]
 800dda6:	79f8      	ldrb	r0, [r7, #7]
 800dda8:	683a      	ldr	r2, [r7, #0]
 800ddaa:	2105      	movs	r1, #5
 800ddac:	f001 f8e6 	bl	800ef7c <csp_rtable_set>
 800ddb0:	4603      	mov	r3, r0
}
 800ddb2:	4618      	mov	r0, r3
 800ddb4:	3708      	adds	r7, #8
 800ddb6:	46bd      	mov	sp, r7
 800ddb8:	bd80      	pop	{r7, pc}
	...

0800ddbc <csp_init>:
uint8_t csp_get_address(void) {

	return csp_conf.address;
}

int csp_init(const csp_conf_t * conf) {
 800ddbc:	b580      	push	{r7, lr}
 800ddbe:	b084      	sub	sp, #16
 800ddc0:	af00      	add	r7, sp, #0
 800ddc2:	6078      	str	r0, [r7, #4]

	/* make offset first time, so uptime is counted from process/task boot */
	csp_get_uptime_s();
 800ddc4:	f7fe ffec 	bl	800cda0 <csp_get_uptime_s>

	/* Make a copy of the configuration
	 * The copy is kept hidden for the user in csp_init.h
	 * Configuration cannot be changed after calling init
	 * unless specific get/set functions are made */
	memcpy(&csp_conf, conf, sizeof(csp_conf));
 800ddc8:	2220      	movs	r2, #32
 800ddca:	6879      	ldr	r1, [r7, #4]
 800ddcc:	481b      	ldr	r0, [pc, #108]	@ (800de3c <csp_init+0x80>)
 800ddce:	f010 fb46 	bl	801e45e <memcpy>

	int ret = csp_buffer_init();
 800ddd2:	f7ff f9a7 	bl	800d124 <csp_buffer_init>
 800ddd6:	60f8      	str	r0, [r7, #12]
	if (ret != CSP_ERR_NONE) {
 800ddd8:	68fb      	ldr	r3, [r7, #12]
 800ddda:	2b00      	cmp	r3, #0
 800dddc:	d001      	beq.n	800dde2 <csp_init+0x26>
		return ret;
 800ddde:	68fb      	ldr	r3, [r7, #12]
 800dde0:	e027      	b.n	800de32 <csp_init+0x76>
	}

	ret = csp_conn_init();
 800dde2:	f7ff fbcb 	bl	800d57c <csp_conn_init>
 800dde6:	60f8      	str	r0, [r7, #12]
	if (ret != CSP_ERR_NONE) {
 800dde8:	68fb      	ldr	r3, [r7, #12]
 800ddea:	2b00      	cmp	r3, #0
 800ddec:	d001      	beq.n	800ddf2 <csp_init+0x36>
		return ret;
 800ddee:	68fb      	ldr	r3, [r7, #12]
 800ddf0:	e01f      	b.n	800de32 <csp_init+0x76>
	}

	ret = csp_port_init();
 800ddf2:	f000 f9a3 	bl	800e13c <csp_port_init>
 800ddf6:	60f8      	str	r0, [r7, #12]
	if (ret != CSP_ERR_NONE) {
 800ddf8:	68fb      	ldr	r3, [r7, #12]
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d001      	beq.n	800de02 <csp_init+0x46>
		return ret;
 800ddfe:	68fb      	ldr	r3, [r7, #12]
 800de00:	e017      	b.n	800de32 <csp_init+0x76>
	}

	ret = csp_qfifo_init();
 800de02:	f000 f9b5 	bl	800e170 <csp_qfifo_init>
 800de06:	60f8      	str	r0, [r7, #12]
	if (ret != CSP_ERR_NONE) {
 800de08:	68fb      	ldr	r3, [r7, #12]
 800de0a:	2b00      	cmp	r3, #0
 800de0c:	d001      	beq.n	800de12 <csp_init+0x56>
		return ret;
 800de0e:	68fb      	ldr	r3, [r7, #12]
 800de10:	e00f      	b.n	800de32 <csp_init+0x76>
	}

	/* Loopback */
	csp_iflist_add(&csp_if_lo);
 800de12:	480b      	ldr	r0, [pc, #44]	@ (800de40 <csp_init+0x84>)
 800de14:	f7ff ff84 	bl	800dd20 <csp_iflist_add>

	/* Register loopback route */
	csp_route_set(csp_conf.address, &csp_if_lo, CSP_NO_VIA_ADDRESS);
 800de18:	4b08      	ldr	r3, [pc, #32]	@ (800de3c <csp_init+0x80>)
 800de1a:	781b      	ldrb	r3, [r3, #0]
 800de1c:	22ff      	movs	r2, #255	@ 0xff
 800de1e:	4908      	ldr	r1, [pc, #32]	@ (800de40 <csp_init+0x84>)
 800de20:	4618      	mov	r0, r3
 800de22:	f7ff ffb7 	bl	800dd94 <csp_route_set>

	/* Also register loopback as default, until user redefines default route */
	csp_route_set(CSP_DEFAULT_ROUTE, &csp_if_lo, CSP_NO_VIA_ADDRESS);
 800de26:	22ff      	movs	r2, #255	@ 0xff
 800de28:	4905      	ldr	r1, [pc, #20]	@ (800de40 <csp_init+0x84>)
 800de2a:	2020      	movs	r0, #32
 800de2c:	f7ff ffb2 	bl	800dd94 <csp_route_set>

	return CSP_ERR_NONE;
 800de30:	2300      	movs	r3, #0

}
 800de32:	4618      	mov	r0, r3
 800de34:	3710      	adds	r7, #16
 800de36:	46bd      	mov	sp, r7
 800de38:	bd80      	pop	{r7, pc}
 800de3a:	bf00      	nop
 800de3c:	24043e18 	.word	0x24043e18
 800de40:	24000098 	.word	0x24000098

0800de44 <csp_read>:

	return NULL;

}

csp_packet_t * csp_read(csp_conn_t * conn, uint32_t timeout) {
 800de44:	b580      	push	{r7, lr}
 800de46:	b084      	sub	sp, #16
 800de48:	af00      	add	r7, sp, #0
 800de4a:	6078      	str	r0, [r7, #4]
 800de4c:	6039      	str	r1, [r7, #0]

	csp_packet_t * packet = NULL;
 800de4e:	2300      	movs	r3, #0
 800de50:	60fb      	str	r3, [r7, #12]

	if ((conn == NULL) || (conn->state != CONN_OPEN)) {
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	2b00      	cmp	r3, #0
 800de56:	d003      	beq.n	800de60 <csp_read+0x1c>
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	785b      	ldrb	r3, [r3, #1]
 800de5c:	2b01      	cmp	r3, #1
 800de5e:	d001      	beq.n	800de64 <csp_read+0x20>
		return NULL;
 800de60:	2300      	movs	r3, #0
 800de62:	e00d      	b.n	800de80 <csp_read+0x3c>
		if (csp_queue_dequeue(conn->rx_queue[prio], &packet, 0) == CSP_QUEUE_OK) {
			break;
		}
	}
#else
	if (csp_queue_dequeue(conn->rx_queue[0], &packet, timeout) != CSP_QUEUE_OK) {
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	68db      	ldr	r3, [r3, #12]
 800de68:	f107 010c 	add.w	r1, r7, #12
 800de6c:	683a      	ldr	r2, [r7, #0]
 800de6e:	4618      	mov	r0, r3
 800de70:	f7ff f820 	bl	800ceb4 <csp_queue_dequeue>
 800de74:	4603      	mov	r3, r0
 800de76:	2b01      	cmp	r3, #1
 800de78:	d001      	beq.n	800de7e <csp_read+0x3a>
		return NULL;
 800de7a:	2300      	movs	r3, #0
 800de7c:	e000      	b.n	800de80 <csp_read+0x3c>
	if ((conn->idin.flags & CSP_FRDP) && conn->rdp.delayed_acks) {
		csp_rdp_check_ack(conn);
	}
#endif

	return packet;
 800de7e:	68fb      	ldr	r3, [r7, #12]

}
 800de80:	4618      	mov	r0, r3
 800de82:	3710      	adds	r7, #16
 800de84:	46bd      	mov	sp, r7
 800de86:	bd80      	pop	{r7, pc}

0800de88 <csp_send_direct>:

int csp_send_direct(csp_id_t idout, csp_packet_t * packet, const csp_route_t * ifroute, uint32_t timeout) {
 800de88:	b5f0      	push	{r4, r5, r6, r7, lr}
 800de8a:	b08f      	sub	sp, #60	@ 0x3c
 800de8c:	af08      	add	r7, sp, #32
 800de8e:	60f8      	str	r0, [r7, #12]
 800de90:	60b9      	str	r1, [r7, #8]
 800de92:	607a      	str	r2, [r7, #4]
 800de94:	603b      	str	r3, [r7, #0]

	if (packet == NULL) {
 800de96:	68bb      	ldr	r3, [r7, #8]
 800de98:	2b00      	cmp	r3, #0
 800de9a:	d109      	bne.n	800deb0 <csp_send_direct+0x28>
		csp_log_error("csp_send_direct called with NULL packet");
 800de9c:	4b66      	ldr	r3, [pc, #408]	@ (800e038 <csp_send_direct+0x1b0>)
 800de9e:	781b      	ldrb	r3, [r3, #0]
 800dea0:	2b00      	cmp	r3, #0
 800dea2:	f000 80c0 	beq.w	800e026 <csp_send_direct+0x19e>
 800dea6:	4965      	ldr	r1, [pc, #404]	@ (800e03c <csp_send_direct+0x1b4>)
 800dea8:	2000      	movs	r0, #0
 800deaa:	f7ff fe85 	bl	800dbb8 <do_csp_debug>
		goto err;
 800deae:	e0ba      	b.n	800e026 <csp_send_direct+0x19e>
	}

	if (ifroute == NULL) {
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	d10f      	bne.n	800ded6 <csp_send_direct+0x4e>
		csp_log_error("No route to host: %u (0x%08"PRIx32")", idout.dst, idout.ext);
 800deb6:	4b60      	ldr	r3, [pc, #384]	@ (800e038 <csp_send_direct+0x1b0>)
 800deb8:	781b      	ldrb	r3, [r3, #0]
 800deba:	2b00      	cmp	r3, #0
 800debc:	f000 80b5 	beq.w	800e02a <csp_send_direct+0x1a2>
 800dec0:	89fb      	ldrh	r3, [r7, #14]
 800dec2:	f3c3 1304 	ubfx	r3, r3, #4, #5
 800dec6:	b2db      	uxtb	r3, r3
 800dec8:	461a      	mov	r2, r3
 800deca:	68fb      	ldr	r3, [r7, #12]
 800decc:	495c      	ldr	r1, [pc, #368]	@ (800e040 <csp_send_direct+0x1b8>)
 800dece:	2000      	movs	r0, #0
 800ded0:	f7ff fe72 	bl	800dbb8 <do_csp_debug>
		goto err;
 800ded4:	e0a9      	b.n	800e02a <csp_send_direct+0x1a2>
	}

	csp_iface_t * ifout = ifroute->iface;
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	681b      	ldr	r3, [r3, #0]
 800deda:	617b      	str	r3, [r7, #20]

	csp_log_packet("OUT: S %u, D %u, Dp %u, Sp %u, Pr %u, Fl 0x%02X, Sz %u VIA: %s (%u)",
 800dedc:	4b56      	ldr	r3, [pc, #344]	@ (800e038 <csp_send_direct+0x1b0>)
 800dede:	791b      	ldrb	r3, [r3, #4]
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	d037      	beq.n	800df54 <csp_send_direct+0xcc>
 800dee4:	7bfb      	ldrb	r3, [r7, #15]
 800dee6:	f3c3 0344 	ubfx	r3, r3, #1, #5
 800deea:	b2db      	uxtb	r3, r3
 800deec:	469c      	mov	ip, r3
 800deee:	89fb      	ldrh	r3, [r7, #14]
 800def0:	f3c3 1304 	ubfx	r3, r3, #4, #5
 800def4:	b2db      	uxtb	r3, r3
 800def6:	469e      	mov	lr, r3
 800def8:	68fb      	ldr	r3, [r7, #12]
 800defa:	f3c3 3385 	ubfx	r3, r3, #14, #6
 800defe:	b2db      	uxtb	r3, r3
 800df00:	4619      	mov	r1, r3
 800df02:	7b7b      	ldrb	r3, [r7, #13]
 800df04:	f3c3 0305 	ubfx	r3, r3, #0, #6
 800df08:	b2db      	uxtb	r3, r3
 800df0a:	4618      	mov	r0, r3
 800df0c:	7bfb      	ldrb	r3, [r7, #15]
 800df0e:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800df12:	b2db      	uxtb	r3, r3
 800df14:	461c      	mov	r4, r3
 800df16:	7b3b      	ldrb	r3, [r7, #12]
 800df18:	461d      	mov	r5, r3
 800df1a:	68bb      	ldr	r3, [r7, #8]
 800df1c:	895b      	ldrh	r3, [r3, #10]
 800df1e:	461e      	mov	r6, r3
 800df20:	697b      	ldr	r3, [r7, #20]
 800df22:	681b      	ldr	r3, [r3, #0]
 800df24:	687a      	ldr	r2, [r7, #4]
 800df26:	7912      	ldrb	r2, [r2, #4]
 800df28:	2aff      	cmp	r2, #255	@ 0xff
 800df2a:	d002      	beq.n	800df32 <csp_send_direct+0xaa>
 800df2c:	687a      	ldr	r2, [r7, #4]
 800df2e:	7912      	ldrb	r2, [r2, #4]
 800df30:	e003      	b.n	800df3a <csp_send_direct+0xb2>
 800df32:	89fa      	ldrh	r2, [r7, #14]
 800df34:	f3c2 1204 	ubfx	r2, r2, #4, #5
 800df38:	b2d2      	uxtb	r2, r2
 800df3a:	9206      	str	r2, [sp, #24]
 800df3c:	9305      	str	r3, [sp, #20]
 800df3e:	9604      	str	r6, [sp, #16]
 800df40:	9503      	str	r5, [sp, #12]
 800df42:	9402      	str	r4, [sp, #8]
 800df44:	9001      	str	r0, [sp, #4]
 800df46:	9100      	str	r1, [sp, #0]
 800df48:	4673      	mov	r3, lr
 800df4a:	4662      	mov	r2, ip
 800df4c:	493d      	ldr	r1, [pc, #244]	@ (800e044 <csp_send_direct+0x1bc>)
 800df4e:	2004      	movs	r0, #4
 800df50:	f7ff fe32 	bl	800dbb8 <do_csp_debug>
                       idout.src, idout.dst, idout.dport, idout.sport, idout.pri, idout.flags, packet->length, ifout->name, (ifroute->via != CSP_NO_VIA_ADDRESS) ? ifroute->via : idout.dst);

	/* Copy identifier to packet (before crc, xtea and hmac) */
	packet->id.ext = idout.ext;
 800df54:	68fa      	ldr	r2, [r7, #12]
 800df56:	68bb      	ldr	r3, [r7, #8]
 800df58:	60da      	str	r2, [r3, #12]
		csp_promisc_add(packet);
	}
#endif

	/* Only encrypt packets from the current node */
	if (idout.src == csp_conf.address) {
 800df5a:	7bfb      	ldrb	r3, [r7, #15]
 800df5c:	f3c3 0344 	ubfx	r3, r3, #1, #5
 800df60:	b2db      	uxtb	r3, r3
 800df62:	461a      	mov	r2, r3
 800df64:	4b38      	ldr	r3, [pc, #224]	@ (800e048 <csp_send_direct+0x1c0>)
 800df66:	781b      	ldrb	r3, [r3, #0]
 800df68:	429a      	cmp	r2, r3
 800df6a:	d12d      	bne.n	800dfc8 <csp_send_direct+0x140>
		/* Append HMAC */
		if (idout.flags & CSP_FHMAC) {
 800df6c:	7b3b      	ldrb	r3, [r7, #12]
 800df6e:	f003 0308 	and.w	r3, r3, #8
 800df72:	2b00      	cmp	r3, #0
 800df74:	d008      	beq.n	800df88 <csp_send_direct+0x100>
				/* HMAC append failed */
				csp_log_warn("HMAC append failed!");
				goto tx_err;
			}
#else
			csp_log_warn("Attempt to send packet with HMAC, but CSP was compiled without HMAC support. Discarding packet");
 800df76:	4b30      	ldr	r3, [pc, #192]	@ (800e038 <csp_send_direct+0x1b0>)
 800df78:	785b      	ldrb	r3, [r3, #1]
 800df7a:	2b00      	cmp	r3, #0
 800df7c:	d046      	beq.n	800e00c <csp_send_direct+0x184>
 800df7e:	4933      	ldr	r1, [pc, #204]	@ (800e04c <csp_send_direct+0x1c4>)
 800df80:	2001      	movs	r0, #1
 800df82:	f7ff fe19 	bl	800dbb8 <do_csp_debug>
			goto tx_err;
 800df86:	e041      	b.n	800e00c <csp_send_direct+0x184>
#endif
		}

		/* Append CRC32 */
		if (idout.flags & CSP_FCRC32) {
 800df88:	7b3b      	ldrb	r3, [r7, #12]
 800df8a:	f003 0301 	and.w	r3, r3, #1
 800df8e:	2b00      	cmp	r3, #0
 800df90:	d00c      	beq.n	800dfac <csp_send_direct+0x124>
				/* CRC32 append failed */
				csp_log_warn("CRC32 append failed!");
				goto tx_err;
			}
#else
			csp_log_warn("Attempt to send packet with CRC32, but CSP was compiled without CRC32 support. Sending without CRC32r");
 800df92:	4b29      	ldr	r3, [pc, #164]	@ (800e038 <csp_send_direct+0x1b0>)
 800df94:	785b      	ldrb	r3, [r3, #1]
 800df96:	2b00      	cmp	r3, #0
 800df98:	d003      	beq.n	800dfa2 <csp_send_direct+0x11a>
 800df9a:	492d      	ldr	r1, [pc, #180]	@ (800e050 <csp_send_direct+0x1c8>)
 800df9c:	2001      	movs	r0, #1
 800df9e:	f7ff fe0b 	bl	800dbb8 <do_csp_debug>
			idout.flags &= ~(CSP_FCRC32);
 800dfa2:	7b3b      	ldrb	r3, [r7, #12]
 800dfa4:	f023 0301 	bic.w	r3, r3, #1
 800dfa8:	b2db      	uxtb	r3, r3
 800dfaa:	733b      	strb	r3, [r7, #12]
#endif
		}

		if (idout.flags & CSP_FXTEA) {
 800dfac:	7b3b      	ldrb	r3, [r7, #12]
 800dfae:	f003 0304 	and.w	r3, r3, #4
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	d008      	beq.n	800dfc8 <csp_send_direct+0x140>
				/* Encryption failed */
				csp_log_warn("XTEA Encryption failed!");
				goto tx_err;
			}
#else
			csp_log_warn("Attempt to send XTEA encrypted packet, but CSP was compiled without XTEA support. Discarding packet");
 800dfb6:	4b20      	ldr	r3, [pc, #128]	@ (800e038 <csp_send_direct+0x1b0>)
 800dfb8:	785b      	ldrb	r3, [r3, #1]
 800dfba:	2b00      	cmp	r3, #0
 800dfbc:	d028      	beq.n	800e010 <csp_send_direct+0x188>
 800dfbe:	4925      	ldr	r1, [pc, #148]	@ (800e054 <csp_send_direct+0x1cc>)
 800dfc0:	2001      	movs	r0, #1
 800dfc2:	f7ff fdf9 	bl	800dbb8 <do_csp_debug>
			goto tx_err;
 800dfc6:	e023      	b.n	800e010 <csp_send_direct+0x188>
#endif
		}
	}

	/* Store length before passing to interface */
	uint16_t bytes = packet->length;
 800dfc8:	68bb      	ldr	r3, [r7, #8]
 800dfca:	895b      	ldrh	r3, [r3, #10]
 800dfcc:	827b      	strh	r3, [r7, #18]
	uint16_t mtu = ifout->mtu;
 800dfce:	697b      	ldr	r3, [r7, #20]
 800dfd0:	8a1b      	ldrh	r3, [r3, #16]
 800dfd2:	823b      	strh	r3, [r7, #16]

	if (mtu > 0 && bytes > mtu)
 800dfd4:	8a3b      	ldrh	r3, [r7, #16]
 800dfd6:	2b00      	cmp	r3, #0
 800dfd8:	d003      	beq.n	800dfe2 <csp_send_direct+0x15a>
 800dfda:	8a7a      	ldrh	r2, [r7, #18]
 800dfdc:	8a3b      	ldrh	r3, [r7, #16]
 800dfde:	429a      	cmp	r2, r3
 800dfe0:	d818      	bhi.n	800e014 <csp_send_direct+0x18c>
		goto tx_err;

	if ((*ifout->nexthop)(ifroute, packet) != CSP_ERR_NONE)
 800dfe2:	697b      	ldr	r3, [r7, #20]
 800dfe4:	68db      	ldr	r3, [r3, #12]
 800dfe6:	68b9      	ldr	r1, [r7, #8]
 800dfe8:	6878      	ldr	r0, [r7, #4]
 800dfea:	4798      	blx	r3
 800dfec:	4603      	mov	r3, r0
 800dfee:	2b00      	cmp	r3, #0
 800dff0:	d112      	bne.n	800e018 <csp_send_direct+0x190>
		goto tx_err;

	ifout->tx++;
 800dff2:	697b      	ldr	r3, [r7, #20]
 800dff4:	695b      	ldr	r3, [r3, #20]
 800dff6:	1c5a      	adds	r2, r3, #1
 800dff8:	697b      	ldr	r3, [r7, #20]
 800dffa:	615a      	str	r2, [r3, #20]
	ifout->txbytes += bytes;
 800dffc:	697b      	ldr	r3, [r7, #20]
 800dffe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e000:	8a7b      	ldrh	r3, [r7, #18]
 800e002:	441a      	add	r2, r3
 800e004:	697b      	ldr	r3, [r7, #20]
 800e006:	631a      	str	r2, [r3, #48]	@ 0x30
	return CSP_ERR_NONE;
 800e008:	2300      	movs	r3, #0
 800e00a:	e011      	b.n	800e030 <csp_send_direct+0x1a8>
			goto tx_err;
 800e00c:	bf00      	nop
 800e00e:	e004      	b.n	800e01a <csp_send_direct+0x192>
			goto tx_err;
 800e010:	bf00      	nop
 800e012:	e002      	b.n	800e01a <csp_send_direct+0x192>
		goto tx_err;
 800e014:	bf00      	nop
 800e016:	e000      	b.n	800e01a <csp_send_direct+0x192>
		goto tx_err;
 800e018:	bf00      	nop

tx_err:
	ifout->tx_error++;
 800e01a:	697b      	ldr	r3, [r7, #20]
 800e01c:	69db      	ldr	r3, [r3, #28]
 800e01e:	1c5a      	adds	r2, r3, #1
 800e020:	697b      	ldr	r3, [r7, #20]
 800e022:	61da      	str	r2, [r3, #28]
 800e024:	e002      	b.n	800e02c <csp_send_direct+0x1a4>
		goto err;
 800e026:	bf00      	nop
 800e028:	e000      	b.n	800e02c <csp_send_direct+0x1a4>
		goto err;
 800e02a:	bf00      	nop
err:
	return CSP_ERR_TX;
 800e02c:	f06f 0309 	mvn.w	r3, #9

}
 800e030:	4618      	mov	r0, r3
 800e032:	371c      	adds	r7, #28
 800e034:	46bd      	mov	sp, r7
 800e036:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e038:	24000090 	.word	0x24000090
 800e03c:	080208f0 	.word	0x080208f0
 800e040:	08020918 	.word	0x08020918
 800e044:	08020938 	.word	0x08020938
 800e048:	24043e18 	.word	0x24043e18
 800e04c:	0802097c 	.word	0x0802097c
 800e050:	080209dc 	.word	0x080209dc
 800e054:	08020a44 	.word	0x08020a44

0800e058 <csp_send>:

int csp_send(csp_conn_t * conn, csp_packet_t * packet, uint32_t timeout) {
 800e058:	b580      	push	{r7, lr}
 800e05a:	b086      	sub	sp, #24
 800e05c:	af00      	add	r7, sp, #0
 800e05e:	60f8      	str	r0, [r7, #12]
 800e060:	60b9      	str	r1, [r7, #8]
 800e062:	607a      	str	r2, [r7, #4]

	if ((conn == NULL) || (packet == NULL) || (conn->state != CONN_OPEN)) {
 800e064:	68fb      	ldr	r3, [r7, #12]
 800e066:	2b00      	cmp	r3, #0
 800e068:	d006      	beq.n	800e078 <csp_send+0x20>
 800e06a:	68bb      	ldr	r3, [r7, #8]
 800e06c:	2b00      	cmp	r3, #0
 800e06e:	d003      	beq.n	800e078 <csp_send+0x20>
 800e070:	68fb      	ldr	r3, [r7, #12]
 800e072:	785b      	ldrb	r3, [r3, #1]
 800e074:	2b01      	cmp	r3, #1
 800e076:	d009      	beq.n	800e08c <csp_send+0x34>
		csp_log_error("Invalid call to csp_send");
 800e078:	4b11      	ldr	r3, [pc, #68]	@ (800e0c0 <csp_send+0x68>)
 800e07a:	781b      	ldrb	r3, [r3, #0]
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	d003      	beq.n	800e088 <csp_send+0x30>
 800e080:	4910      	ldr	r1, [pc, #64]	@ (800e0c4 <csp_send+0x6c>)
 800e082:	2000      	movs	r0, #0
 800e084:	f7ff fd98 	bl	800dbb8 <do_csp_debug>
		return 0;
 800e088:	2300      	movs	r3, #0
 800e08a:	e015      	b.n	800e0b8 <csp_send+0x60>
			return 0;
		}
	}
#endif

	int ret = csp_send_direct(conn->idout, packet, csp_rtable_find_route(conn->idout.dst), timeout);
 800e08c:	68fb      	ldr	r3, [r7, #12]
 800e08e:	895b      	ldrh	r3, [r3, #10]
 800e090:	f3c3 1304 	ubfx	r3, r3, #4, #5
 800e094:	b2db      	uxtb	r3, r3
 800e096:	4618      	mov	r0, r3
 800e098:	f001 f812 	bl	800f0c0 <csp_rtable_find_route>
 800e09c:	4602      	mov	r2, r0
 800e09e:	68f8      	ldr	r0, [r7, #12]
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	68b9      	ldr	r1, [r7, #8]
 800e0a4:	6880      	ldr	r0, [r0, #8]
 800e0a6:	f7ff feef 	bl	800de88 <csp_send_direct>
 800e0aa:	6178      	str	r0, [r7, #20]

	return (ret == CSP_ERR_NONE) ? 1 : 0;
 800e0ac:	697b      	ldr	r3, [r7, #20]
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	bf0c      	ite	eq
 800e0b2:	2301      	moveq	r3, #1
 800e0b4:	2300      	movne	r3, #0
 800e0b6:	b2db      	uxtb	r3, r3

}
 800e0b8:	4618      	mov	r0, r3
 800e0ba:	3718      	adds	r7, #24
 800e0bc:	46bd      	mov	sp, r7
 800e0be:	bd80      	pop	{r7, pc}
 800e0c0:	24000090 	.word	0x24000090
 800e0c4:	08020aa8 	.word	0x08020aa8

0800e0c8 <csp_port_get_socket>:
#include "csp_init.h"

/* Dynamic allocated port array */
static csp_port_t * ports;

csp_socket_t * csp_port_get_socket(unsigned int port) {
 800e0c8:	b480      	push	{r7}
 800e0ca:	b083      	sub	sp, #12
 800e0cc:	af00      	add	r7, sp, #0
 800e0ce:	6078      	str	r0, [r7, #4]

	if (port > csp_conf.port_max_bind) {
 800e0d0:	4b18      	ldr	r3, [pc, #96]	@ (800e134 <csp_port_get_socket+0x6c>)
 800e0d2:	7cdb      	ldrb	r3, [r3, #19]
 800e0d4:	461a      	mov	r2, r3
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	4293      	cmp	r3, r2
 800e0da:	d901      	bls.n	800e0e0 <csp_port_get_socket+0x18>
		return NULL;
 800e0dc:	2300      	movs	r3, #0
 800e0de:	e022      	b.n	800e126 <csp_port_get_socket+0x5e>
	}

	/* Match dport to socket or local "catch all" port number */
	if (ports[port].state == PORT_OPEN) {
 800e0e0:	4b15      	ldr	r3, [pc, #84]	@ (800e138 <csp_port_get_socket+0x70>)
 800e0e2:	681a      	ldr	r2, [r3, #0]
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	00db      	lsls	r3, r3, #3
 800e0e8:	4413      	add	r3, r2
 800e0ea:	781b      	ldrb	r3, [r3, #0]
 800e0ec:	2b01      	cmp	r3, #1
 800e0ee:	d106      	bne.n	800e0fe <csp_port_get_socket+0x36>
		return ports[port].socket;
 800e0f0:	4b11      	ldr	r3, [pc, #68]	@ (800e138 <csp_port_get_socket+0x70>)
 800e0f2:	681a      	ldr	r2, [r3, #0]
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	00db      	lsls	r3, r3, #3
 800e0f8:	4413      	add	r3, r2
 800e0fa:	685b      	ldr	r3, [r3, #4]
 800e0fc:	e013      	b.n	800e126 <csp_port_get_socket+0x5e>
	}

	if (ports[csp_conf.port_max_bind + 1].state == PORT_OPEN) {
 800e0fe:	4b0e      	ldr	r3, [pc, #56]	@ (800e138 <csp_port_get_socket+0x70>)
 800e100:	681a      	ldr	r2, [r3, #0]
 800e102:	4b0c      	ldr	r3, [pc, #48]	@ (800e134 <csp_port_get_socket+0x6c>)
 800e104:	7cdb      	ldrb	r3, [r3, #19]
 800e106:	3301      	adds	r3, #1
 800e108:	00db      	lsls	r3, r3, #3
 800e10a:	4413      	add	r3, r2
 800e10c:	781b      	ldrb	r3, [r3, #0]
 800e10e:	2b01      	cmp	r3, #1
 800e110:	d108      	bne.n	800e124 <csp_port_get_socket+0x5c>
		return ports[csp_conf.port_max_bind + 1].socket;
 800e112:	4b09      	ldr	r3, [pc, #36]	@ (800e138 <csp_port_get_socket+0x70>)
 800e114:	681a      	ldr	r2, [r3, #0]
 800e116:	4b07      	ldr	r3, [pc, #28]	@ (800e134 <csp_port_get_socket+0x6c>)
 800e118:	7cdb      	ldrb	r3, [r3, #19]
 800e11a:	3301      	adds	r3, #1
 800e11c:	00db      	lsls	r3, r3, #3
 800e11e:	4413      	add	r3, r2
 800e120:	685b      	ldr	r3, [r3, #4]
 800e122:	e000      	b.n	800e126 <csp_port_get_socket+0x5e>
	}

	return NULL;
 800e124:	2300      	movs	r3, #0

}
 800e126:	4618      	mov	r0, r3
 800e128:	370c      	adds	r7, #12
 800e12a:	46bd      	mov	sp, r7
 800e12c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e130:	4770      	bx	lr
 800e132:	bf00      	nop
 800e134:	24043e18 	.word	0x24043e18
 800e138:	24043e38 	.word	0x24043e38

0800e13c <csp_port_init>:

int csp_port_init(void) {
 800e13c:	b580      	push	{r7, lr}
 800e13e:	af00      	add	r7, sp, #0

	ports = csp_calloc(csp_conf.port_max_bind + 2, sizeof(*ports)); // +2 for max port and CSP_ANY
 800e140:	4b09      	ldr	r3, [pc, #36]	@ (800e168 <csp_port_init+0x2c>)
 800e142:	7cdb      	ldrb	r3, [r3, #19]
 800e144:	3302      	adds	r3, #2
 800e146:	2108      	movs	r1, #8
 800e148:	4618      	mov	r0, r3
 800e14a:	f7fe fe4d 	bl	800cde8 <csp_calloc>
 800e14e:	4603      	mov	r3, r0
 800e150:	4a06      	ldr	r2, [pc, #24]	@ (800e16c <csp_port_init+0x30>)
 800e152:	6013      	str	r3, [r2, #0]
	if (ports == NULL) {
 800e154:	4b05      	ldr	r3, [pc, #20]	@ (800e16c <csp_port_init+0x30>)
 800e156:	681b      	ldr	r3, [r3, #0]
 800e158:	2b00      	cmp	r3, #0
 800e15a:	d102      	bne.n	800e162 <csp_port_init+0x26>
		return CSP_ERR_NOMEM;
 800e15c:	f04f 33ff 	mov.w	r3, #4294967295
 800e160:	e000      	b.n	800e164 <csp_port_init+0x28>
	}

	return CSP_ERR_NONE;
 800e162:	2300      	movs	r3, #0

}
 800e164:	4618      	mov	r0, r3
 800e166:	bd80      	pop	{r7, pc}
 800e168:	24043e18 	.word	0x24043e18
 800e16c:	24043e38 	.word	0x24043e38

0800e170 <csp_qfifo_init>:
static csp_queue_handle_t qfifo[CSP_ROUTE_FIFOS];
#if (CSP_USE_QOS)
static csp_queue_handle_t qfifo_events;
#endif

int csp_qfifo_init(void) {
 800e170:	b580      	push	{r7, lr}
 800e172:	b082      	sub	sp, #8
 800e174:	af00      	add	r7, sp, #0

	/* Create router fifos for each priority */
	for (int prio = 0; prio < CSP_ROUTE_FIFOS; prio++) {
 800e176:	2300      	movs	r3, #0
 800e178:	607b      	str	r3, [r7, #4]
 800e17a:	e01c      	b.n	800e1b6 <csp_qfifo_init+0x46>
		if (qfifo[prio] == NULL) {
 800e17c:	4a12      	ldr	r2, [pc, #72]	@ (800e1c8 <csp_qfifo_init+0x58>)
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e184:	2b00      	cmp	r3, #0
 800e186:	d113      	bne.n	800e1b0 <csp_qfifo_init+0x40>
			qfifo[prio] = csp_queue_create(csp_conf.fifo_length, sizeof(csp_qfifo_t));
 800e188:	4b10      	ldr	r3, [pc, #64]	@ (800e1cc <csp_qfifo_init+0x5c>)
 800e18a:	7c9b      	ldrb	r3, [r3, #18]
 800e18c:	2108      	movs	r1, #8
 800e18e:	4618      	mov	r0, r3
 800e190:	f7fe fe50 	bl	800ce34 <csp_queue_create>
 800e194:	4602      	mov	r2, r0
 800e196:	490c      	ldr	r1, [pc, #48]	@ (800e1c8 <csp_qfifo_init+0x58>)
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (!qfifo[prio])
 800e19e:	4a0a      	ldr	r2, [pc, #40]	@ (800e1c8 <csp_qfifo_init+0x58>)
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	d102      	bne.n	800e1b0 <csp_qfifo_init+0x40>
				return CSP_ERR_NOMEM;
 800e1aa:	f04f 33ff 	mov.w	r3, #4294967295
 800e1ae:	e006      	b.n	800e1be <csp_qfifo_init+0x4e>
	for (int prio = 0; prio < CSP_ROUTE_FIFOS; prio++) {
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	3301      	adds	r3, #1
 800e1b4:	607b      	str	r3, [r7, #4]
 800e1b6:	687b      	ldr	r3, [r7, #4]
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	dddf      	ble.n	800e17c <csp_qfifo_init+0xc>
	if (!qfifo_events) {
		return CSP_ERR_NOMEM;
	}
#endif

	return CSP_ERR_NONE;
 800e1bc:	2300      	movs	r3, #0

}
 800e1be:	4618      	mov	r0, r3
 800e1c0:	3708      	adds	r7, #8
 800e1c2:	46bd      	mov	sp, r7
 800e1c4:	bd80      	pop	{r7, pc}
 800e1c6:	bf00      	nop
 800e1c8:	24043e3c 	.word	0x24043e3c
 800e1cc:	24043e18 	.word	0x24043e18

0800e1d0 <csp_qfifo_read>:
	}
#endif

}

int csp_qfifo_read(csp_qfifo_t * input) {
 800e1d0:	b580      	push	{r7, lr}
 800e1d2:	b082      	sub	sp, #8
 800e1d4:	af00      	add	r7, sp, #0
 800e1d6:	6078      	str	r0, [r7, #4]
	if (!found) {
		csp_log_warn("Spurious wakeup: No packet found");
		return CSP_ERR_TIMEDOUT;
	}
#else
	if (csp_queue_dequeue(qfifo[0], input, FIFO_TIMEOUT) != CSP_QUEUE_OK)
 800e1d8:	4b09      	ldr	r3, [pc, #36]	@ (800e200 <csp_qfifo_read+0x30>)
 800e1da:	681b      	ldr	r3, [r3, #0]
 800e1dc:	f04f 32ff 	mov.w	r2, #4294967295
 800e1e0:	6879      	ldr	r1, [r7, #4]
 800e1e2:	4618      	mov	r0, r3
 800e1e4:	f7fe fe66 	bl	800ceb4 <csp_queue_dequeue>
 800e1e8:	4603      	mov	r3, r0
 800e1ea:	2b01      	cmp	r3, #1
 800e1ec:	d002      	beq.n	800e1f4 <csp_qfifo_read+0x24>
		return CSP_ERR_TIMEDOUT;
 800e1ee:	f06f 0302 	mvn.w	r3, #2
 800e1f2:	e000      	b.n	800e1f6 <csp_qfifo_read+0x26>
#endif

	return CSP_ERR_NONE;
 800e1f4:	2300      	movs	r3, #0

}
 800e1f6:	4618      	mov	r0, r3
 800e1f8:	3708      	adds	r7, #8
 800e1fa:	46bd      	mov	sp, r7
 800e1fc:	bd80      	pop	{r7, pc}
 800e1fe:	bf00      	nop
 800e200:	24043e3c 	.word	0x24043e3c

0800e204 <csp_qfifo_write>:

void csp_qfifo_write(csp_packet_t * packet, csp_iface_t * iface, CSP_BASE_TYPE * pxTaskWoken) {
 800e204:	b580      	push	{r7, lr}
 800e206:	b088      	sub	sp, #32
 800e208:	af00      	add	r7, sp, #0
 800e20a:	60f8      	str	r0, [r7, #12]
 800e20c:	60b9      	str	r1, [r7, #8]
 800e20e:	607a      	str	r2, [r7, #4]

	int result;

	if (packet == NULL) {
 800e210:	68fb      	ldr	r3, [r7, #12]
 800e212:	2b00      	cmp	r3, #0
 800e214:	d10b      	bne.n	800e22e <csp_qfifo_write+0x2a>
		if (pxTaskWoken == NULL) { // Only do logging in non-ISR context
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	2b00      	cmp	r3, #0
 800e21a:	d15f      	bne.n	800e2dc <csp_qfifo_write+0xd8>
			csp_log_warn("csp_new packet called with NULL packet");
 800e21c:	4b31      	ldr	r3, [pc, #196]	@ (800e2e4 <csp_qfifo_write+0xe0>)
 800e21e:	785b      	ldrb	r3, [r3, #1]
 800e220:	2b00      	cmp	r3, #0
 800e222:	d05b      	beq.n	800e2dc <csp_qfifo_write+0xd8>
 800e224:	4930      	ldr	r1, [pc, #192]	@ (800e2e8 <csp_qfifo_write+0xe4>)
 800e226:	2001      	movs	r0, #1
 800e228:	f7ff fcc6 	bl	800dbb8 <do_csp_debug>
		}
		return;
 800e22c:	e056      	b.n	800e2dc <csp_qfifo_write+0xd8>
	}

	if (iface == NULL) {
 800e22e:	68bb      	ldr	r3, [r7, #8]
 800e230:	2b00      	cmp	r3, #0
 800e232:	d115      	bne.n	800e260 <csp_qfifo_write+0x5c>
		if (pxTaskWoken == NULL) { // Only do logging in non-ISR context
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	2b00      	cmp	r3, #0
 800e238:	d107      	bne.n	800e24a <csp_qfifo_write+0x46>
			csp_log_warn("csp_new packet called with NULL interface");
 800e23a:	4b2a      	ldr	r3, [pc, #168]	@ (800e2e4 <csp_qfifo_write+0xe0>)
 800e23c:	785b      	ldrb	r3, [r3, #1]
 800e23e:	2b00      	cmp	r3, #0
 800e240:	d003      	beq.n	800e24a <csp_qfifo_write+0x46>
 800e242:	492a      	ldr	r1, [pc, #168]	@ (800e2ec <csp_qfifo_write+0xe8>)
 800e244:	2001      	movs	r0, #1
 800e246:	f7ff fcb7 	bl	800dbb8 <do_csp_debug>
		}
		if (pxTaskWoken == NULL)
 800e24a:	687b      	ldr	r3, [r7, #4]
 800e24c:	2b00      	cmp	r3, #0
 800e24e:	d103      	bne.n	800e258 <csp_qfifo_write+0x54>
			csp_buffer_free(packet);
 800e250:	68f8      	ldr	r0, [r7, #12]
 800e252:	f7ff f8a9 	bl	800d3a8 <csp_buffer_free>
		else
			csp_buffer_free_isr(packet);
		return;
 800e256:	e042      	b.n	800e2de <csp_qfifo_write+0xda>
			csp_buffer_free_isr(packet);
 800e258:	68f8      	ldr	r0, [r7, #12]
 800e25a:	f7ff f86b 	bl	800d334 <csp_buffer_free_isr>
		return;
 800e25e:	e03e      	b.n	800e2de <csp_qfifo_write+0xda>
	}

	csp_qfifo_t queue_element;
	queue_element.iface = iface;
 800e260:	68bb      	ldr	r3, [r7, #8]
 800e262:	613b      	str	r3, [r7, #16]
	queue_element.packet = packet;
 800e264:	68fb      	ldr	r3, [r7, #12]
 800e266:	617b      	str	r3, [r7, #20]

#if (CSP_USE_QOS)
	int fifo = packet->id.pri;
#else
	int fifo = 0;
 800e268:	2300      	movs	r3, #0
 800e26a:	61bb      	str	r3, [r7, #24]
#endif

	if (pxTaskWoken == NULL)
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	2b00      	cmp	r3, #0
 800e270:	d10b      	bne.n	800e28a <csp_qfifo_write+0x86>
		result = csp_queue_enqueue(qfifo[fifo], &queue_element, 0);
 800e272:	4a1f      	ldr	r2, [pc, #124]	@ (800e2f0 <csp_qfifo_write+0xec>)
 800e274:	69bb      	ldr	r3, [r7, #24]
 800e276:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e27a:	f107 0110 	add.w	r1, r7, #16
 800e27e:	2200      	movs	r2, #0
 800e280:	4618      	mov	r0, r3
 800e282:	f7fe fdf2 	bl	800ce6a <csp_queue_enqueue>
 800e286:	61f8      	str	r0, [r7, #28]
 800e288:	e00a      	b.n	800e2a0 <csp_qfifo_write+0x9c>
	else
		result = csp_queue_enqueue_isr(qfifo[fifo], &queue_element, pxTaskWoken);
 800e28a:	4a19      	ldr	r2, [pc, #100]	@ (800e2f0 <csp_qfifo_write+0xec>)
 800e28c:	69bb      	ldr	r3, [r7, #24]
 800e28e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e292:	f107 0110 	add.w	r1, r7, #16
 800e296:	687a      	ldr	r2, [r7, #4]
 800e298:	4618      	mov	r0, r3
 800e29a:	f7fe fdfa 	bl	800ce92 <csp_queue_enqueue_isr>
 800e29e:	61f8      	str	r0, [r7, #28]
		else
			csp_queue_enqueue_isr(qfifo_events, &event, pxTaskWoken);
	}
#endif

	if (result != CSP_QUEUE_OK) {
 800e2a0:	69fb      	ldr	r3, [r7, #28]
 800e2a2:	2b01      	cmp	r3, #1
 800e2a4:	d01b      	beq.n	800e2de <csp_qfifo_write+0xda>
		if (pxTaskWoken == NULL) { // Only do logging in non-ISR context
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	2b00      	cmp	r3, #0
 800e2aa:	d107      	bne.n	800e2bc <csp_qfifo_write+0xb8>
			csp_log_warn("ERROR: Routing input FIFO is FULL. Dropping packet.");
 800e2ac:	4b0d      	ldr	r3, [pc, #52]	@ (800e2e4 <csp_qfifo_write+0xe0>)
 800e2ae:	785b      	ldrb	r3, [r3, #1]
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d003      	beq.n	800e2bc <csp_qfifo_write+0xb8>
 800e2b4:	490f      	ldr	r1, [pc, #60]	@ (800e2f4 <csp_qfifo_write+0xf0>)
 800e2b6:	2001      	movs	r0, #1
 800e2b8:	f7ff fc7e 	bl	800dbb8 <do_csp_debug>
		}
		iface->drop++;
 800e2bc:	68bb      	ldr	r3, [r7, #8]
 800e2be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e2c0:	1c5a      	adds	r2, r3, #1
 800e2c2:	68bb      	ldr	r3, [r7, #8]
 800e2c4:	625a      	str	r2, [r3, #36]	@ 0x24
		if (pxTaskWoken == NULL)
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	d103      	bne.n	800e2d4 <csp_qfifo_write+0xd0>
			csp_buffer_free(packet);
 800e2cc:	68f8      	ldr	r0, [r7, #12]
 800e2ce:	f7ff f86b 	bl	800d3a8 <csp_buffer_free>
 800e2d2:	e004      	b.n	800e2de <csp_qfifo_write+0xda>
		else
			csp_buffer_free_isr(packet);
 800e2d4:	68f8      	ldr	r0, [r7, #12]
 800e2d6:	f7ff f82d 	bl	800d334 <csp_buffer_free_isr>
 800e2da:	e000      	b.n	800e2de <csp_qfifo_write+0xda>
		return;
 800e2dc:	bf00      	nop
	}

}
 800e2de:	3720      	adds	r7, #32
 800e2e0:	46bd      	mov	sp, r7
 800e2e2:	bd80      	pop	{r7, pc}
 800e2e4:	24000090 	.word	0x24000090
 800e2e8:	08020c1c 	.word	0x08020c1c
 800e2ec:	08020c44 	.word	0x08020c44
 800e2f0:	24043e3c 	.word	0x24043e3c
 800e2f4:	08020c70 	.word	0x08020c70

0800e2f8 <csp_route_check_options>:
 * @param iface pointer to incoming interface
 * @param packet pointer to packet
 * @return CSP_ERR_NONE is all options are supported, CSP_ERR_NOTSUP if not
 */
static int csp_route_check_options(csp_iface_t *iface, csp_packet_t *packet)
{
 800e2f8:	b580      	push	{r7, lr}
 800e2fa:	b082      	sub	sp, #8
 800e2fc:	af00      	add	r7, sp, #0
 800e2fe:	6078      	str	r0, [r7, #4]
 800e300:	6039      	str	r1, [r7, #0]
#if (CSP_USE_XTEA == 0)
	/* Drop XTEA packets */
	if (packet->id.flags & CSP_FXTEA) {
 800e302:	683b      	ldr	r3, [r7, #0]
 800e304:	7b1b      	ldrb	r3, [r3, #12]
 800e306:	f003 0304 	and.w	r3, r3, #4
 800e30a:	2b00      	cmp	r3, #0
 800e30c:	d00f      	beq.n	800e32e <csp_route_check_options+0x36>
		csp_log_error("Received XTEA encrypted packet, but CSP was compiled without XTEA support. Discarding packet");
 800e30e:	4b20      	ldr	r3, [pc, #128]	@ (800e390 <csp_route_check_options+0x98>)
 800e310:	781b      	ldrb	r3, [r3, #0]
 800e312:	2b00      	cmp	r3, #0
 800e314:	d003      	beq.n	800e31e <csp_route_check_options+0x26>
 800e316:	491f      	ldr	r1, [pc, #124]	@ (800e394 <csp_route_check_options+0x9c>)
 800e318:	2000      	movs	r0, #0
 800e31a:	f7ff fc4d 	bl	800dbb8 <do_csp_debug>
		iface->autherr++;
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e322:	1c5a      	adds	r2, r3, #1
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	629a      	str	r2, [r3, #40]	@ 0x28
		return CSP_ERR_NOTSUP;
 800e328:	f06f 0304 	mvn.w	r3, #4
 800e32c:	e02c      	b.n	800e388 <csp_route_check_options+0x90>
	}
#endif

#if (CSP_USE_HMAC == 0)
	/* Drop HMAC packets */
	if (packet->id.flags & CSP_FHMAC) {
 800e32e:	683b      	ldr	r3, [r7, #0]
 800e330:	7b1b      	ldrb	r3, [r3, #12]
 800e332:	f003 0308 	and.w	r3, r3, #8
 800e336:	2b00      	cmp	r3, #0
 800e338:	d00f      	beq.n	800e35a <csp_route_check_options+0x62>
		csp_log_error("Received packet with HMAC, but CSP was compiled without HMAC support. Discarding packet");
 800e33a:	4b15      	ldr	r3, [pc, #84]	@ (800e390 <csp_route_check_options+0x98>)
 800e33c:	781b      	ldrb	r3, [r3, #0]
 800e33e:	2b00      	cmp	r3, #0
 800e340:	d003      	beq.n	800e34a <csp_route_check_options+0x52>
 800e342:	4915      	ldr	r1, [pc, #84]	@ (800e398 <csp_route_check_options+0xa0>)
 800e344:	2000      	movs	r0, #0
 800e346:	f7ff fc37 	bl	800dbb8 <do_csp_debug>
		iface->autherr++;
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e34e:	1c5a      	adds	r2, r3, #1
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	629a      	str	r2, [r3, #40]	@ 0x28
		return CSP_ERR_NOTSUP;
 800e354:	f06f 0304 	mvn.w	r3, #4
 800e358:	e016      	b.n	800e388 <csp_route_check_options+0x90>
	}
#endif

#if (CSP_USE_RDP == 0)
	/* Drop RDP packets */
	if (packet->id.flags & CSP_FRDP) {
 800e35a:	683b      	ldr	r3, [r7, #0]
 800e35c:	7b1b      	ldrb	r3, [r3, #12]
 800e35e:	f003 0302 	and.w	r3, r3, #2
 800e362:	2b00      	cmp	r3, #0
 800e364:	d00f      	beq.n	800e386 <csp_route_check_options+0x8e>
		csp_log_error("Received RDP packet, but CSP was compiled without RDP support. Discarding packet");
 800e366:	4b0a      	ldr	r3, [pc, #40]	@ (800e390 <csp_route_check_options+0x98>)
 800e368:	781b      	ldrb	r3, [r3, #0]
 800e36a:	2b00      	cmp	r3, #0
 800e36c:	d003      	beq.n	800e376 <csp_route_check_options+0x7e>
 800e36e:	490b      	ldr	r1, [pc, #44]	@ (800e39c <csp_route_check_options+0xa4>)
 800e370:	2000      	movs	r0, #0
 800e372:	f7ff fc21 	bl	800dbb8 <do_csp_debug>
		iface->rx_error++;
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	6a1b      	ldr	r3, [r3, #32]
 800e37a:	1c5a      	adds	r2, r3, #1
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	621a      	str	r2, [r3, #32]
		return CSP_ERR_NOTSUP;
 800e380:	f06f 0304 	mvn.w	r3, #4
 800e384:	e000      	b.n	800e388 <csp_route_check_options+0x90>
	}
#endif
	return CSP_ERR_NONE;
 800e386:	2300      	movs	r3, #0
}
 800e388:	4618      	mov	r0, r3
 800e38a:	3708      	adds	r7, #8
 800e38c:	46bd      	mov	sp, r7
 800e38e:	bd80      	pop	{r7, pc}
 800e390:	24000090 	.word	0x24000090
 800e394:	08020ca4 	.word	0x08020ca4
 800e398:	08020d04 	.word	0x08020d04
 800e39c:	08020d5c 	.word	0x08020d5c

0800e3a0 <csp_route_security_check>:
 * @param security_opts either socket_opts or conn_opts
 * @param iface pointer to incoming interface
 * @param packet pointer to packet
 * @return #CSP_ERR_NONE on success, otherwise an error code.
 */
static int csp_route_security_check(uint32_t security_opts, csp_iface_t * iface, csp_packet_t * packet) {
 800e3a0:	b580      	push	{r7, lr}
 800e3a2:	b084      	sub	sp, #16
 800e3a4:	af00      	add	r7, sp, #0
 800e3a6:	60f8      	str	r0, [r7, #12]
 800e3a8:	60b9      	str	r1, [r7, #8]
 800e3aa:	607a      	str	r2, [r7, #4]
		return CSP_ERR_XTEA;
	}
#endif

	/* CRC32 verified packet */
	if (packet->id.flags & CSP_FCRC32) {
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	7b1b      	ldrb	r3, [r3, #12]
 800e3b0:	f003 0301 	and.w	r3, r3, #1
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	d01a      	beq.n	800e3ee <csp_route_security_check+0x4e>
			iface->rx_error++;
			return CSP_ERR_CRC32;
		}
#else
		/* No CRC32 validation - but size must be checked and adjusted */
		if (packet->length < sizeof(uint32_t)) {
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	895b      	ldrh	r3, [r3, #10]
 800e3bc:	2b03      	cmp	r3, #3
 800e3be:	d80f      	bhi.n	800e3e0 <csp_route_security_check+0x40>
			csp_log_error("CRC32 verification error! Discarding packet");
 800e3c0:	4b14      	ldr	r3, [pc, #80]	@ (800e414 <csp_route_security_check+0x74>)
 800e3c2:	781b      	ldrb	r3, [r3, #0]
 800e3c4:	2b00      	cmp	r3, #0
 800e3c6:	d003      	beq.n	800e3d0 <csp_route_security_check+0x30>
 800e3c8:	4913      	ldr	r1, [pc, #76]	@ (800e418 <csp_route_security_check+0x78>)
 800e3ca:	2000      	movs	r0, #0
 800e3cc:	f7ff fbf4 	bl	800dbb8 <do_csp_debug>
			iface->rx_error++;
 800e3d0:	68bb      	ldr	r3, [r7, #8]
 800e3d2:	6a1b      	ldr	r3, [r3, #32]
 800e3d4:	1c5a      	adds	r2, r3, #1
 800e3d6:	68bb      	ldr	r3, [r7, #8]
 800e3d8:	621a      	str	r2, [r3, #32]
			return CSP_ERR_CRC32;
 800e3da:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 800e3de:	e014      	b.n	800e40a <csp_route_security_check+0x6a>
		}
		packet->length -= sizeof(uint32_t);
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	895b      	ldrh	r3, [r3, #10]
 800e3e4:	3b04      	subs	r3, #4
 800e3e6:	b29a      	uxth	r2, r3
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	815a      	strh	r2, [r3, #10]
 800e3ec:	e00c      	b.n	800e408 <csp_route_security_check+0x68>
#endif
	} else if (security_opts & CSP_SO_CRC32REQ) {
 800e3ee:	68fb      	ldr	r3, [r7, #12]
 800e3f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e3f4:	2b00      	cmp	r3, #0
 800e3f6:	d007      	beq.n	800e408 <csp_route_security_check+0x68>
		csp_log_warn("Received packet with CRC32, but CSP was compiled without CRC32 support. Accepting packet");
 800e3f8:	4b06      	ldr	r3, [pc, #24]	@ (800e414 <csp_route_security_check+0x74>)
 800e3fa:	785b      	ldrb	r3, [r3, #1]
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	d003      	beq.n	800e408 <csp_route_security_check+0x68>
 800e400:	4906      	ldr	r1, [pc, #24]	@ (800e41c <csp_route_security_check+0x7c>)
 800e402:	2001      	movs	r0, #1
 800e404:	f7ff fbd8 	bl	800dbb8 <do_csp_debug>
			return CSP_ERR_INVAL;
		}
	}
#endif

	return CSP_ERR_NONE;
 800e408:	2300      	movs	r3, #0

}
 800e40a:	4618      	mov	r0, r3
 800e40c:	3710      	adds	r7, #16
 800e40e:	46bd      	mov	sp, r7
 800e410:	bd80      	pop	{r7, pc}
 800e412:	bf00      	nop
 800e414:	24000090 	.word	0x24000090
 800e418:	08020db0 	.word	0x08020db0
 800e41c:	08020ddc 	.word	0x08020ddc

0800e420 <csp_route_work>:

int csp_route_work(uint32_t timeout) {
 800e420:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e422:	b091      	sub	sp, #68	@ 0x44
 800e424:	af06      	add	r7, sp, #24
 800e426:	6078      	str	r0, [r7, #4]
	/* Check connection timeouts (currently only for RDP) */
	csp_conn_check_timeouts();
#endif

	/* Get next packet to route */
	if (csp_qfifo_read(&input) != CSP_ERR_NONE) {
 800e428:	f107 0314 	add.w	r3, r7, #20
 800e42c:	4618      	mov	r0, r3
 800e42e:	f7ff fecf 	bl	800e1d0 <csp_qfifo_read>
 800e432:	4603      	mov	r3, r0
 800e434:	2b00      	cmp	r3, #0
 800e436:	d002      	beq.n	800e43e <csp_route_work+0x1e>
		return CSP_ERR_TIMEDOUT;
 800e438:	f06f 0302 	mvn.w	r3, #2
 800e43c:	e172      	b.n	800e724 <csp_route_work+0x304>
	}

	packet = input.packet;
 800e43e:	69bb      	ldr	r3, [r7, #24]
 800e440:	613b      	str	r3, [r7, #16]
	if (packet == NULL) {
 800e442:	693b      	ldr	r3, [r7, #16]
 800e444:	2b00      	cmp	r3, #0
 800e446:	d102      	bne.n	800e44e <csp_route_work+0x2e>
		return CSP_ERR_TIMEDOUT;
 800e448:	f06f 0302 	mvn.w	r3, #2
 800e44c:	e16a      	b.n	800e724 <csp_route_work+0x304>
	}

	csp_log_packet("INP: S %u, D %u, Dp %u, Sp %u, Pr %u, Fl 0x%02X, Sz %"PRIu16" VIA: %s",
 800e44e:	4ba3      	ldr	r3, [pc, #652]	@ (800e6dc <csp_route_work+0x2bc>)
 800e450:	791b      	ldrb	r3, [r3, #4]
 800e452:	2b00      	cmp	r3, #0
 800e454:	d031      	beq.n	800e4ba <csp_route_work+0x9a>
 800e456:	693b      	ldr	r3, [r7, #16]
 800e458:	7bdb      	ldrb	r3, [r3, #15]
 800e45a:	f3c3 0344 	ubfx	r3, r3, #1, #5
 800e45e:	b2db      	uxtb	r3, r3
 800e460:	461e      	mov	r6, r3
 800e462:	693b      	ldr	r3, [r7, #16]
 800e464:	89db      	ldrh	r3, [r3, #14]
 800e466:	f3c3 1304 	ubfx	r3, r3, #4, #5
 800e46a:	b2db      	uxtb	r3, r3
 800e46c:	469c      	mov	ip, r3
 800e46e:	693b      	ldr	r3, [r7, #16]
 800e470:	68db      	ldr	r3, [r3, #12]
 800e472:	f3c3 3385 	ubfx	r3, r3, #14, #6
 800e476:	b2db      	uxtb	r3, r3
 800e478:	461a      	mov	r2, r3
 800e47a:	693b      	ldr	r3, [r7, #16]
 800e47c:	7b5b      	ldrb	r3, [r3, #13]
 800e47e:	f3c3 0305 	ubfx	r3, r3, #0, #6
 800e482:	b2db      	uxtb	r3, r3
 800e484:	4619      	mov	r1, r3
 800e486:	693b      	ldr	r3, [r7, #16]
 800e488:	7bdb      	ldrb	r3, [r3, #15]
 800e48a:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800e48e:	b2db      	uxtb	r3, r3
 800e490:	4618      	mov	r0, r3
 800e492:	693b      	ldr	r3, [r7, #16]
 800e494:	7b1b      	ldrb	r3, [r3, #12]
 800e496:	461c      	mov	r4, r3
 800e498:	693b      	ldr	r3, [r7, #16]
 800e49a:	895b      	ldrh	r3, [r3, #10]
 800e49c:	461d      	mov	r5, r3
 800e49e:	697b      	ldr	r3, [r7, #20]
 800e4a0:	681b      	ldr	r3, [r3, #0]
 800e4a2:	9305      	str	r3, [sp, #20]
 800e4a4:	9504      	str	r5, [sp, #16]
 800e4a6:	9403      	str	r4, [sp, #12]
 800e4a8:	9002      	str	r0, [sp, #8]
 800e4aa:	9101      	str	r1, [sp, #4]
 800e4ac:	9200      	str	r2, [sp, #0]
 800e4ae:	4663      	mov	r3, ip
 800e4b0:	4632      	mov	r2, r6
 800e4b2:	498b      	ldr	r1, [pc, #556]	@ (800e6e0 <csp_route_work+0x2c0>)
 800e4b4:	2004      	movs	r0, #4
 800e4b6:	f7ff fb7f 	bl	800dbb8 <do_csp_debug>
		return CSP_ERR_NONE;
	}
#endif

	/* Now we count the message (since its deduplicated) */
	input.iface->rx++;
 800e4ba:	697b      	ldr	r3, [r7, #20]
 800e4bc:	699a      	ldr	r2, [r3, #24]
 800e4be:	3201      	adds	r2, #1
 800e4c0:	619a      	str	r2, [r3, #24]
	input.iface->rxbytes += packet->length;
 800e4c2:	697b      	ldr	r3, [r7, #20]
 800e4c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e4c6:	693b      	ldr	r3, [r7, #16]
 800e4c8:	895b      	ldrh	r3, [r3, #10]
 800e4ca:	4619      	mov	r1, r3
 800e4cc:	697b      	ldr	r3, [r7, #20]
 800e4ce:	440a      	add	r2, r1
 800e4d0:	635a      	str	r2, [r3, #52]	@ 0x34

	/* If the message is not to me, route the message to the correct interface */
	if ((packet->id.dst != csp_conf.address) && (packet->id.dst != CSP_BROADCAST_ADDR)) {
 800e4d2:	693b      	ldr	r3, [r7, #16]
 800e4d4:	89db      	ldrh	r3, [r3, #14]
 800e4d6:	f3c3 1304 	ubfx	r3, r3, #4, #5
 800e4da:	b2db      	uxtb	r3, r3
 800e4dc:	461a      	mov	r2, r3
 800e4de:	4b81      	ldr	r3, [pc, #516]	@ (800e6e4 <csp_route_work+0x2c4>)
 800e4e0:	781b      	ldrb	r3, [r3, #0]
 800e4e2:	429a      	cmp	r2, r3
 800e4e4:	d03a      	beq.n	800e55c <csp_route_work+0x13c>
 800e4e6:	693b      	ldr	r3, [r7, #16]
 800e4e8:	89db      	ldrh	r3, [r3, #14]
 800e4ea:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800e4ee:	b29b      	uxth	r3, r3
 800e4f0:	f5b3 7ff8 	cmp.w	r3, #496	@ 0x1f0
 800e4f4:	d032      	beq.n	800e55c <csp_route_work+0x13c>

		/* Find the destination interface */
		const csp_route_t * ifroute = csp_rtable_find_route(packet->id.dst);
 800e4f6:	693b      	ldr	r3, [r7, #16]
 800e4f8:	89db      	ldrh	r3, [r3, #14]
 800e4fa:	f3c3 1304 	ubfx	r3, r3, #4, #5
 800e4fe:	b2db      	uxtb	r3, r3
 800e500:	4618      	mov	r0, r3
 800e502:	f000 fddd 	bl	800f0c0 <csp_rtable_find_route>
 800e506:	6238      	str	r0, [r7, #32]

		/* If the message resolves to the input interface, don't loop it back out */
		if ((ifroute == NULL) || ((ifroute->iface == input.iface) && (input.iface->split_horizon_off == 0))) {
 800e508:	6a3b      	ldr	r3, [r7, #32]
 800e50a:	2b00      	cmp	r3, #0
 800e50c:	d008      	beq.n	800e520 <csp_route_work+0x100>
 800e50e:	6a3b      	ldr	r3, [r7, #32]
 800e510:	681a      	ldr	r2, [r3, #0]
 800e512:	697b      	ldr	r3, [r7, #20]
 800e514:	429a      	cmp	r2, r3
 800e516:	d109      	bne.n	800e52c <csp_route_work+0x10c>
 800e518:	697b      	ldr	r3, [r7, #20]
 800e51a:	7c9b      	ldrb	r3, [r3, #18]
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	d105      	bne.n	800e52c <csp_route_work+0x10c>
			csp_buffer_free(packet);
 800e520:	693b      	ldr	r3, [r7, #16]
 800e522:	4618      	mov	r0, r3
 800e524:	f7fe ff40 	bl	800d3a8 <csp_buffer_free>
			return CSP_ERR_NONE;
 800e528:	2300      	movs	r3, #0
 800e52a:	e0fb      	b.n	800e724 <csp_route_work+0x304>
		}

		/* Otherwise, actually send the message */
		if (csp_send_direct(packet->id, packet, ifroute, 0) != CSP_ERR_NONE) {
 800e52c:	6938      	ldr	r0, [r7, #16]
 800e52e:	6939      	ldr	r1, [r7, #16]
 800e530:	2300      	movs	r3, #0
 800e532:	6a3a      	ldr	r2, [r7, #32]
 800e534:	68c0      	ldr	r0, [r0, #12]
 800e536:	f7ff fca7 	bl	800de88 <csp_send_direct>
 800e53a:	4603      	mov	r3, r0
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d00b      	beq.n	800e558 <csp_route_work+0x138>
			csp_log_warn("Router failed to send");
 800e540:	4b66      	ldr	r3, [pc, #408]	@ (800e6dc <csp_route_work+0x2bc>)
 800e542:	785b      	ldrb	r3, [r3, #1]
 800e544:	2b00      	cmp	r3, #0
 800e546:	d003      	beq.n	800e550 <csp_route_work+0x130>
 800e548:	4967      	ldr	r1, [pc, #412]	@ (800e6e8 <csp_route_work+0x2c8>)
 800e54a:	2001      	movs	r0, #1
 800e54c:	f7ff fb34 	bl	800dbb8 <do_csp_debug>
			csp_buffer_free(packet);
 800e550:	693b      	ldr	r3, [r7, #16]
 800e552:	4618      	mov	r0, r3
 800e554:	f7fe ff28 	bl	800d3a8 <csp_buffer_free>
		}

		/* Next message, please */
		return CSP_ERR_NONE;
 800e558:	2300      	movs	r3, #0
 800e55a:	e0e3      	b.n	800e724 <csp_route_work+0x304>
	}

	/* Discard packets with unsupported options */
	if (csp_route_check_options(input.iface, packet) != CSP_ERR_NONE) {
 800e55c:	697b      	ldr	r3, [r7, #20]
 800e55e:	693a      	ldr	r2, [r7, #16]
 800e560:	4611      	mov	r1, r2
 800e562:	4618      	mov	r0, r3
 800e564:	f7ff fec8 	bl	800e2f8 <csp_route_check_options>
 800e568:	4603      	mov	r3, r0
 800e56a:	2b00      	cmp	r3, #0
 800e56c:	d005      	beq.n	800e57a <csp_route_work+0x15a>
		csp_buffer_free(packet);
 800e56e:	693b      	ldr	r3, [r7, #16]
 800e570:	4618      	mov	r0, r3
 800e572:	f7fe ff19 	bl	800d3a8 <csp_buffer_free>
		return CSP_ERR_NONE;
 800e576:	2300      	movs	r3, #0
 800e578:	e0d4      	b.n	800e724 <csp_route_work+0x304>
	}

	/* The message is to me, search for incoming socket */
	socket = csp_port_get_socket(packet->id.dport);
 800e57a:	693b      	ldr	r3, [r7, #16]
 800e57c:	68db      	ldr	r3, [r3, #12]
 800e57e:	f3c3 3385 	ubfx	r3, r3, #14, #6
 800e582:	b2db      	uxtb	r3, r3
 800e584:	4618      	mov	r0, r3
 800e586:	f7ff fd9f 	bl	800e0c8 <csp_port_get_socket>
 800e58a:	61f8      	str	r0, [r7, #28]

	/* If the socket is connection-less, deliver now */
	if (socket && (socket->opts & CSP_SO_CONN_LESS)) {
 800e58c:	69fb      	ldr	r3, [r7, #28]
 800e58e:	2b00      	cmp	r3, #0
 800e590:	d030      	beq.n	800e5f4 <csp_route_work+0x1d4>
 800e592:	69fb      	ldr	r3, [r7, #28]
 800e594:	699b      	ldr	r3, [r3, #24]
 800e596:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e59a:	2b00      	cmp	r3, #0
 800e59c:	d02a      	beq.n	800e5f4 <csp_route_work+0x1d4>
		if (csp_route_security_check(socket->opts, input.iface, packet) < 0) {
 800e59e:	69fb      	ldr	r3, [r7, #28]
 800e5a0:	699b      	ldr	r3, [r3, #24]
 800e5a2:	6979      	ldr	r1, [r7, #20]
 800e5a4:	693a      	ldr	r2, [r7, #16]
 800e5a6:	4618      	mov	r0, r3
 800e5a8:	f7ff fefa 	bl	800e3a0 <csp_route_security_check>
 800e5ac:	4603      	mov	r3, r0
 800e5ae:	2b00      	cmp	r3, #0
 800e5b0:	da05      	bge.n	800e5be <csp_route_work+0x19e>
			csp_buffer_free(packet);
 800e5b2:	693b      	ldr	r3, [r7, #16]
 800e5b4:	4618      	mov	r0, r3
 800e5b6:	f7fe fef7 	bl	800d3a8 <csp_buffer_free>
			return CSP_ERR_NONE;
 800e5ba:	2300      	movs	r3, #0
 800e5bc:	e0b2      	b.n	800e724 <csp_route_work+0x304>
		}
		if (csp_queue_enqueue(socket->socket, &packet, 0) != CSP_QUEUE_OK) {
 800e5be:	69fb      	ldr	r3, [r7, #28]
 800e5c0:	691b      	ldr	r3, [r3, #16]
 800e5c2:	f107 0110 	add.w	r1, r7, #16
 800e5c6:	2200      	movs	r2, #0
 800e5c8:	4618      	mov	r0, r3
 800e5ca:	f7fe fc4e 	bl	800ce6a <csp_queue_enqueue>
 800e5ce:	4603      	mov	r3, r0
 800e5d0:	2b01      	cmp	r3, #1
 800e5d2:	d00d      	beq.n	800e5f0 <csp_route_work+0x1d0>
			csp_log_error("Conn-less socket queue full");
 800e5d4:	4b41      	ldr	r3, [pc, #260]	@ (800e6dc <csp_route_work+0x2bc>)
 800e5d6:	781b      	ldrb	r3, [r3, #0]
 800e5d8:	2b00      	cmp	r3, #0
 800e5da:	d003      	beq.n	800e5e4 <csp_route_work+0x1c4>
 800e5dc:	4943      	ldr	r1, [pc, #268]	@ (800e6ec <csp_route_work+0x2cc>)
 800e5de:	2000      	movs	r0, #0
 800e5e0:	f7ff faea 	bl	800dbb8 <do_csp_debug>
			csp_buffer_free(packet);
 800e5e4:	693b      	ldr	r3, [r7, #16]
 800e5e6:	4618      	mov	r0, r3
 800e5e8:	f7fe fede 	bl	800d3a8 <csp_buffer_free>
			return CSP_ERR_NONE;
 800e5ec:	2300      	movs	r3, #0
 800e5ee:	e099      	b.n	800e724 <csp_route_work+0x304>
		}
		return CSP_ERR_NONE;
 800e5f0:	2300      	movs	r3, #0
 800e5f2:	e097      	b.n	800e724 <csp_route_work+0x304>
	}

	/* Search for an existing connection */
	conn = csp_conn_find(packet->id.ext, CSP_ID_CONN_MASK);
 800e5f4:	693b      	ldr	r3, [r7, #16]
 800e5f6:	68db      	ldr	r3, [r3, #12]
 800e5f8:	493d      	ldr	r1, [pc, #244]	@ (800e6f0 <csp_route_work+0x2d0>)
 800e5fa:	4618      	mov	r0, r3
 800e5fc:	f7ff f870 	bl	800d6e0 <csp_conn_find>
 800e600:	6278      	str	r0, [r7, #36]	@ 0x24

	/* If this is an incoming packet on a new connection */
	if (conn == NULL) {
 800e602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e604:	2b00      	cmp	r3, #0
 800e606:	d177      	bne.n	800e6f8 <csp_route_work+0x2d8>

		/* Reject packet if no matching socket is found */
		if (!socket) {
 800e608:	69fb      	ldr	r3, [r7, #28]
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d105      	bne.n	800e61a <csp_route_work+0x1fa>
			csp_buffer_free(packet);
 800e60e:	693b      	ldr	r3, [r7, #16]
 800e610:	4618      	mov	r0, r3
 800e612:	f7fe fec9 	bl	800d3a8 <csp_buffer_free>
			return CSP_ERR_NONE;
 800e616:	2300      	movs	r3, #0
 800e618:	e084      	b.n	800e724 <csp_route_work+0x304>
		}

		/* Run security check on incoming packet */
		if (csp_route_security_check(socket->opts, input.iface, packet) < 0) {
 800e61a:	69fb      	ldr	r3, [r7, #28]
 800e61c:	699b      	ldr	r3, [r3, #24]
 800e61e:	6979      	ldr	r1, [r7, #20]
 800e620:	693a      	ldr	r2, [r7, #16]
 800e622:	4618      	mov	r0, r3
 800e624:	f7ff febc 	bl	800e3a0 <csp_route_security_check>
 800e628:	4603      	mov	r3, r0
 800e62a:	2b00      	cmp	r3, #0
 800e62c:	da05      	bge.n	800e63a <csp_route_work+0x21a>
			csp_buffer_free(packet);
 800e62e:	693b      	ldr	r3, [r7, #16]
 800e630:	4618      	mov	r0, r3
 800e632:	f7fe feb9 	bl	800d3a8 <csp_buffer_free>
			return CSP_ERR_NONE;
 800e636:	2300      	movs	r3, #0
 800e638:	e074      	b.n	800e724 <csp_route_work+0x304>
		}

		/* New incoming connection accepted */
		csp_id_t idout;
		idout.pri   = packet->id.pri;
 800e63a:	693b      	ldr	r3, [r7, #16]
 800e63c:	7bdb      	ldrb	r3, [r3, #15]
 800e63e:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800e642:	b2da      	uxtb	r2, r3
 800e644:	7bfb      	ldrb	r3, [r7, #15]
 800e646:	f362 1387 	bfi	r3, r2, #6, #2
 800e64a:	73fb      	strb	r3, [r7, #15]
		idout.src   = csp_conf.address;
 800e64c:	4b25      	ldr	r3, [pc, #148]	@ (800e6e4 <csp_route_work+0x2c4>)
 800e64e:	781b      	ldrb	r3, [r3, #0]
 800e650:	f003 031f 	and.w	r3, r3, #31
 800e654:	b2da      	uxtb	r2, r3
 800e656:	7bfb      	ldrb	r3, [r7, #15]
 800e658:	f362 0345 	bfi	r3, r2, #1, #5
 800e65c:	73fb      	strb	r3, [r7, #15]

		idout.dst   = packet->id.src;
 800e65e:	693b      	ldr	r3, [r7, #16]
 800e660:	7bdb      	ldrb	r3, [r3, #15]
 800e662:	f3c3 0344 	ubfx	r3, r3, #1, #5
 800e666:	b2da      	uxtb	r2, r3
 800e668:	89fb      	ldrh	r3, [r7, #14]
 800e66a:	f362 1308 	bfi	r3, r2, #4, #5
 800e66e:	81fb      	strh	r3, [r7, #14]
		idout.dport = packet->id.sport;
 800e670:	693b      	ldr	r3, [r7, #16]
 800e672:	7b5b      	ldrb	r3, [r3, #13]
 800e674:	f3c3 0305 	ubfx	r3, r3, #0, #6
 800e678:	b2da      	uxtb	r2, r3
 800e67a:	68fb      	ldr	r3, [r7, #12]
 800e67c:	f362 3393 	bfi	r3, r2, #14, #6
 800e680:	60fb      	str	r3, [r7, #12]
		idout.sport = packet->id.dport;
 800e682:	693b      	ldr	r3, [r7, #16]
 800e684:	68db      	ldr	r3, [r3, #12]
 800e686:	f3c3 3385 	ubfx	r3, r3, #14, #6
 800e68a:	b2da      	uxtb	r2, r3
 800e68c:	7b7b      	ldrb	r3, [r7, #13]
 800e68e:	f362 0305 	bfi	r3, r2, #0, #6
 800e692:	737b      	strb	r3, [r7, #13]
		idout.flags = packet->id.flags;
 800e694:	693b      	ldr	r3, [r7, #16]
 800e696:	7b1b      	ldrb	r3, [r3, #12]
 800e698:	733b      	strb	r3, [r7, #12]

		/* Create connection */
		conn = csp_conn_new(packet->id, idout);
 800e69a:	693b      	ldr	r3, [r7, #16]
 800e69c:	68f9      	ldr	r1, [r7, #12]
 800e69e:	68d8      	ldr	r0, [r3, #12]
 800e6a0:	f7ff f906 	bl	800d8b0 <csp_conn_new>
 800e6a4:	6278      	str	r0, [r7, #36]	@ 0x24

		if (!conn) {
 800e6a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	d10d      	bne.n	800e6c8 <csp_route_work+0x2a8>
			csp_log_error("No more connections available");
 800e6ac:	4b0b      	ldr	r3, [pc, #44]	@ (800e6dc <csp_route_work+0x2bc>)
 800e6ae:	781b      	ldrb	r3, [r3, #0]
 800e6b0:	2b00      	cmp	r3, #0
 800e6b2:	d003      	beq.n	800e6bc <csp_route_work+0x29c>
 800e6b4:	490f      	ldr	r1, [pc, #60]	@ (800e6f4 <csp_route_work+0x2d4>)
 800e6b6:	2000      	movs	r0, #0
 800e6b8:	f7ff fa7e 	bl	800dbb8 <do_csp_debug>
			csp_buffer_free(packet);
 800e6bc:	693b      	ldr	r3, [r7, #16]
 800e6be:	4618      	mov	r0, r3
 800e6c0:	f7fe fe72 	bl	800d3a8 <csp_buffer_free>
			return CSP_ERR_NONE;
 800e6c4:	2300      	movs	r3, #0
 800e6c6:	e02d      	b.n	800e724 <csp_route_work+0x304>
		}

		/* Store the socket queue and options */
		conn->socket = socket->socket;
 800e6c8:	69fb      	ldr	r3, [r7, #28]
 800e6ca:	691a      	ldr	r2, [r3, #16]
 800e6cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6ce:	611a      	str	r2, [r3, #16]
		conn->opts = socket->opts;
 800e6d0:	69fb      	ldr	r3, [r7, #28]
 800e6d2:	699a      	ldr	r2, [r3, #24]
 800e6d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6d6:	619a      	str	r2, [r3, #24]
 800e6d8:	e01e      	b.n	800e718 <csp_route_work+0x2f8>
 800e6da:	bf00      	nop
 800e6dc:	24000090 	.word	0x24000090
 800e6e0:	08020e38 	.word	0x08020e38
 800e6e4:	24043e18 	.word	0x24043e18
 800e6e8:	08020e78 	.word	0x08020e78
 800e6ec:	08020e90 	.word	0x08020e90
 800e6f0:	3fffff00 	.word	0x3fffff00
 800e6f4:	08020eac 	.word	0x08020eac

	/* Packet to existing connection */
	} else {

		/* Run security check on incoming packet */
		if (csp_route_security_check(conn->opts, input.iface, packet) < 0) {
 800e6f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6fa:	699b      	ldr	r3, [r3, #24]
 800e6fc:	6979      	ldr	r1, [r7, #20]
 800e6fe:	693a      	ldr	r2, [r7, #16]
 800e700:	4618      	mov	r0, r3
 800e702:	f7ff fe4d 	bl	800e3a0 <csp_route_security_check>
 800e706:	4603      	mov	r3, r0
 800e708:	2b00      	cmp	r3, #0
 800e70a:	da05      	bge.n	800e718 <csp_route_work+0x2f8>
			csp_buffer_free(packet);
 800e70c:	693b      	ldr	r3, [r7, #16]
 800e70e:	4618      	mov	r0, r3
 800e710:	f7fe fe4a 	bl	800d3a8 <csp_buffer_free>
			return CSP_ERR_NONE;
 800e714:	2300      	movs	r3, #0
 800e716:	e005      	b.n	800e724 <csp_route_work+0x304>
		return CSP_ERR_NONE;
	}
#endif

	/* Pass packet to UDP module */
	csp_udp_new_packet(conn, packet);
 800e718:	693b      	ldr	r3, [r7, #16]
 800e71a:	4619      	mov	r1, r3
 800e71c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e71e:	f000 fd31 	bl	800f184 <csp_udp_new_packet>
	return CSP_ERR_NONE;
 800e722:	2300      	movs	r3, #0
}
 800e724:	4618      	mov	r0, r3
 800e726:	372c      	adds	r7, #44	@ 0x2c
 800e728:	46bd      	mov	sp, r7
 800e72a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e72c <csp_task_router>:

static CSP_DEFINE_TASK(csp_task_router) {
 800e72c:	b580      	push	{r7, lr}
 800e72e:	b082      	sub	sp, #8
 800e730:	af00      	add	r7, sp, #0
 800e732:	6078      	str	r0, [r7, #4]

	/* Here there be routing */
	while (1) {
		csp_route_work(FIFO_TIMEOUT);
 800e734:	f04f 30ff 	mov.w	r0, #4294967295
 800e738:	f7ff fe72 	bl	800e420 <csp_route_work>
 800e73c:	e7fa      	b.n	800e734 <csp_task_router+0x8>
	...

0800e740 <csp_route_start_task>:

	return CSP_TASK_RETURN;

}

int csp_route_start_task(unsigned int task_stack_size, unsigned int task_priority) {
 800e740:	b580      	push	{r7, lr}
 800e742:	b086      	sub	sp, #24
 800e744:	af02      	add	r7, sp, #8
 800e746:	6078      	str	r0, [r7, #4]
 800e748:	6039      	str	r1, [r7, #0]

	int ret = csp_thread_create(csp_task_router, "RTE", task_stack_size, NULL, task_priority, NULL);
 800e74a:	2300      	movs	r3, #0
 800e74c:	9301      	str	r3, [sp, #4]
 800e74e:	683b      	ldr	r3, [r7, #0]
 800e750:	9300      	str	r3, [sp, #0]
 800e752:	2300      	movs	r3, #0
 800e754:	687a      	ldr	r2, [r7, #4]
 800e756:	490c      	ldr	r1, [pc, #48]	@ (800e788 <csp_route_start_task+0x48>)
 800e758:	480c      	ldr	r0, [pc, #48]	@ (800e78c <csp_route_start_task+0x4c>)
 800e75a:	f7fe fca3 	bl	800d0a4 <csp_thread_create>
 800e75e:	60f8      	str	r0, [r7, #12]
	if (ret != 0) {
 800e760:	68fb      	ldr	r3, [r7, #12]
 800e762:	2b00      	cmp	r3, #0
 800e764:	d00a      	beq.n	800e77c <csp_route_start_task+0x3c>
		csp_log_error("Failed to start router task, error: %d", ret);
 800e766:	4b0a      	ldr	r3, [pc, #40]	@ (800e790 <csp_route_start_task+0x50>)
 800e768:	781b      	ldrb	r3, [r3, #0]
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d004      	beq.n	800e778 <csp_route_start_task+0x38>
 800e76e:	68fa      	ldr	r2, [r7, #12]
 800e770:	4908      	ldr	r1, [pc, #32]	@ (800e794 <csp_route_start_task+0x54>)
 800e772:	2000      	movs	r0, #0
 800e774:	f7ff fa20 	bl	800dbb8 <do_csp_debug>
		return ret;
 800e778:	68fb      	ldr	r3, [r7, #12]
 800e77a:	e000      	b.n	800e77e <csp_route_start_task+0x3e>
	}

	return CSP_ERR_NONE;
 800e77c:	2300      	movs	r3, #0

}
 800e77e:	4618      	mov	r0, r3
 800e780:	3710      	adds	r7, #16
 800e782:	46bd      	mov	sp, r7
 800e784:	bd80      	pop	{r7, pc}
 800e786:	bf00      	nop
 800e788:	08020ecc 	.word	0x08020ecc
 800e78c:	0800e72d 	.word	0x0800e72d
 800e790:	24000090 	.word	0x24000090
 800e794:	08020ed0 	.word	0x08020ed0

0800e798 <csp_can_tx_frame>:
extern FDCAN_HandleTypeDef hfdcan2;

csp_can_interface_data_t can_ifdata;
csp_iface_t can_iface;

static int csp_can_tx_frame(void *driver_data, uint32_t id, const uint8_t *data, uint8_t dlc) {
 800e798:	b580      	push	{r7, lr}
 800e79a:	b08e      	sub	sp, #56	@ 0x38
 800e79c:	af00      	add	r7, sp, #0
 800e79e:	60f8      	str	r0, [r7, #12]
 800e7a0:	60b9      	str	r1, [r7, #8]
 800e7a2:	607a      	str	r2, [r7, #4]
 800e7a4:	70fb      	strb	r3, [r7, #3]

    FDCAN_TxHeaderTypeDef txHeader;
    txHeader.Identifier          = (uint32_t)id;
 800e7a6:	68bb      	ldr	r3, [r7, #8]
 800e7a8:	617b      	str	r3, [r7, #20]
    txHeader.IdType              = FDCAN_EXTENDED_ID;
 800e7aa:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e7ae:	61bb      	str	r3, [r7, #24]
    txHeader.TxFrameType         = FDCAN_DATA_FRAME;
 800e7b0:	2300      	movs	r3, #0
 800e7b2:	61fb      	str	r3, [r7, #28]
    txHeader.DataLength          = dlc;
 800e7b4:	78fb      	ldrb	r3, [r7, #3]
 800e7b6:	623b      	str	r3, [r7, #32]
    txHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 800e7b8:	2300      	movs	r3, #0
 800e7ba:	627b      	str	r3, [r7, #36]	@ 0x24
    txHeader.BitRateSwitch       = FDCAN_BRS_OFF;
 800e7bc:	2300      	movs	r3, #0
 800e7be:	62bb      	str	r3, [r7, #40]	@ 0x28
    txHeader.FDFormat            = FDCAN_CLASSIC_CAN;
 800e7c0:	2300      	movs	r3, #0
 800e7c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    txHeader.TxEventFifoControl  = FDCAN_NO_TX_EVENTS;
 800e7c4:	2300      	movs	r3, #0
 800e7c6:	633b      	str	r3, [r7, #48]	@ 0x30
    txHeader.MessageMarker       = 0;
 800e7c8:	2300      	movs	r3, #0
 800e7ca:	637b      	str	r3, [r7, #52]	@ 0x34

    if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &txHeader, data) != HAL_OK) {
 800e7cc:	f107 0314 	add.w	r3, r7, #20
 800e7d0:	687a      	ldr	r2, [r7, #4]
 800e7d2:	4619      	mov	r1, r3
 800e7d4:	4806      	ldr	r0, [pc, #24]	@ (800e7f0 <csp_can_tx_frame+0x58>)
 800e7d6:	f001 f9e0 	bl	800fb9a <HAL_FDCAN_AddMessageToTxFifoQ>
 800e7da:	4603      	mov	r3, r0
 800e7dc:	2b00      	cmp	r3, #0
 800e7de:	d002      	beq.n	800e7e6 <csp_can_tx_frame+0x4e>
        return CSP_ERR_DRIVER;
 800e7e0:	f06f 030a 	mvn.w	r3, #10
 800e7e4:	e000      	b.n	800e7e8 <csp_can_tx_frame+0x50>
    }

	return CSP_ERR_NONE;
 800e7e6:	2300      	movs	r3, #0
}
 800e7e8:	4618      	mov	r0, r3
 800e7ea:	3738      	adds	r7, #56	@ 0x38
 800e7ec:	46bd      	mov	sp, r7
 800e7ee:	bd80      	pop	{r7, pc}
 800e7f0:	2400024c 	.word	0x2400024c

0800e7f4 <can_csp_init>:

void can_csp_init(void) {
 800e7f4:	b580      	push	{r7, lr}
 800e7f6:	b088      	sub	sp, #32
 800e7f8:	af00      	add	r7, sp, #0
	FDCAN_FilterTypeDef sFilterConfig = {
 800e7fa:	463b      	mov	r3, r7
 800e7fc:	2220      	movs	r2, #32
 800e7fe:	2100      	movs	r1, #0
 800e800:	4618      	mov	r0, r3
 800e802:	f00f fd6f 	bl	801e2e4 <memset>
 800e806:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e80a:	603b      	str	r3, [r7, #0]
 800e80c:	2303      	movs	r3, #3
 800e80e:	60bb      	str	r3, [r7, #8]
 800e810:	2301      	movs	r3, #1
 800e812:	60fb      	str	r3, [r7, #12]
 800e814:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
 800e818:	617b      	str	r3, [r7, #20]
		.FilterType = FDCAN_FILTER_RANGE_NO_EIDM,
		.FilterConfig = FDCAN_FILTER_TO_RXFIFO0,
		.FilterID1 = 0x00000000,
		.FilterID2 = 0x1FFFFFFF
	};
	HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig);
 800e81a:	463b      	mov	r3, r7
 800e81c:	4619      	mov	r1, r3
 800e81e:	480f      	ldr	r0, [pc, #60]	@ (800e85c <can_csp_init+0x68>)
 800e820:	f001 f91a 	bl	800fa58 <HAL_FDCAN_ConfigFilter>

	HAL_FDCAN_Start(&hfdcan2);
 800e824:	480d      	ldr	r0, [pc, #52]	@ (800e85c <can_csp_init+0x68>)
 800e826:	f001 f98d 	bl	800fb44 <HAL_FDCAN_Start>

	HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 800e82a:	2200      	movs	r2, #0
 800e82c:	2101      	movs	r1, #1
 800e82e:	480b      	ldr	r0, [pc, #44]	@ (800e85c <can_csp_init+0x68>)
 800e830:	f001 fb7a 	bl	800ff28 <HAL_FDCAN_ActivateNotification>

	can_ifdata.tx_func			= csp_can_tx_frame;
 800e834:	4b0a      	ldr	r3, [pc, #40]	@ (800e860 <can_csp_init+0x6c>)
 800e836:	4a0b      	ldr	r2, [pc, #44]	@ (800e864 <can_csp_init+0x70>)
 800e838:	605a      	str	r2, [r3, #4]
	can_iface.name				= "can";
 800e83a:	4b0b      	ldr	r3, [pc, #44]	@ (800e868 <can_csp_init+0x74>)
 800e83c:	4a0b      	ldr	r2, [pc, #44]	@ (800e86c <can_csp_init+0x78>)
 800e83e:	601a      	str	r2, [r3, #0]
	can_iface.driver_data		= &hfdcan2;
 800e840:	4b09      	ldr	r3, [pc, #36]	@ (800e868 <can_csp_init+0x74>)
 800e842:	4a06      	ldr	r2, [pc, #24]	@ (800e85c <can_csp_init+0x68>)
 800e844:	609a      	str	r2, [r3, #8]
	can_iface.interface_data	= &can_ifdata;
 800e846:	4b08      	ldr	r3, [pc, #32]	@ (800e868 <can_csp_init+0x74>)
 800e848:	4a05      	ldr	r2, [pc, #20]	@ (800e860 <can_csp_init+0x6c>)
 800e84a:	605a      	str	r2, [r3, #4]
	csp_can_add_interface(&can_iface);
 800e84c:	4806      	ldr	r0, [pc, #24]	@ (800e868 <can_csp_init+0x74>)
 800e84e:	f000 fa3f 	bl	800ecd0 <csp_can_add_interface>
}
 800e852:	bf00      	nop
 800e854:	3720      	adds	r7, #32
 800e856:	46bd      	mov	sp, r7
 800e858:	bd80      	pop	{r7, pc}
 800e85a:	bf00      	nop
 800e85c:	2400024c 	.word	0x2400024c
 800e860:	24043e40 	.word	0x24043e40
 800e864:	0800e799 	.word	0x0800e799
 800e868:	24043e48 	.word	0x24043e48
 800e86c:	08020ef8 	.word	0x08020ef8

0800e870 <HAL_FDCAN_RxFifo0Callback>:

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 800e870:	b580      	push	{r7, lr}
 800e872:	b092      	sub	sp, #72	@ 0x48
 800e874:	af02      	add	r7, sp, #8
 800e876:	6078      	str	r0, [r7, #4]
 800e878:	6039      	str	r1, [r7, #0]
    FDCAN_RxHeaderTypeDef rxHeader;
    uint8_t rxData[8];
    CSP_BASE_TYPE xCspTaskWoken = pdFALSE;
 800e87a:	2300      	movs	r3, #0
 800e87c:	60fb      	str	r3, [r7, #12]

    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &rxHeader, rxData) == HAL_OK) {
 800e87e:	f107 0310 	add.w	r3, r7, #16
 800e882:	f107 0218 	add.w	r2, r7, #24
 800e886:	2140      	movs	r1, #64	@ 0x40
 800e888:	6878      	ldr	r0, [r7, #4]
 800e88a:	f001 f9e1 	bl	800fc50 <HAL_FDCAN_GetRxMessage>
 800e88e:	4603      	mov	r3, r0
 800e890:	2b00      	cmp	r3, #0
 800e892:	d119      	bne.n	800e8c8 <HAL_FDCAN_RxFifo0Callback+0x58>
    	csp_can_rx(&can_iface, rxHeader.Identifier, rxData, rxHeader.DataLength, &xCspTaskWoken);
 800e894:	69b9      	ldr	r1, [r7, #24]
 800e896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e898:	b2d8      	uxtb	r0, r3
 800e89a:	f107 0210 	add.w	r2, r7, #16
 800e89e:	f107 030c 	add.w	r3, r7, #12
 800e8a2:	9300      	str	r3, [sp, #0]
 800e8a4:	4603      	mov	r3, r0
 800e8a6:	480a      	ldr	r0, [pc, #40]	@ (800e8d0 <HAL_FDCAN_RxFifo0Callback+0x60>)
 800e8a8:	f000 f816 	bl	800e8d8 <csp_can_rx>

    	if(xCspTaskWoken) {
 800e8ac:	68fb      	ldr	r3, [r7, #12]
 800e8ae:	2b00      	cmp	r3, #0
 800e8b0:	d00a      	beq.n	800e8c8 <HAL_FDCAN_RxFifo0Callback+0x58>
    		portYIELD_FROM_ISR(xCspTaskWoken);
 800e8b2:	68fb      	ldr	r3, [r7, #12]
 800e8b4:	2b00      	cmp	r3, #0
 800e8b6:	d007      	beq.n	800e8c8 <HAL_FDCAN_RxFifo0Callback+0x58>
 800e8b8:	4b06      	ldr	r3, [pc, #24]	@ (800e8d4 <HAL_FDCAN_RxFifo0Callback+0x64>)
 800e8ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e8be:	601a      	str	r2, [r3, #0]
 800e8c0:	f3bf 8f4f 	dsb	sy
 800e8c4:	f3bf 8f6f 	isb	sy
    	}
	}
}
 800e8c8:	bf00      	nop
 800e8ca:	3740      	adds	r7, #64	@ 0x40
 800e8cc:	46bd      	mov	sp, r7
 800e8ce:	bd80      	pop	{r7, pc}
 800e8d0:	24043e48 	.word	0x24043e48
 800e8d4:	e000ed04 	.word	0xe000ed04

0800e8d8 <csp_can_rx>:
	/* Remaining CFP fragment(s) of a CSP packet */
	CFP_MORE = 1
};

int csp_can_rx(csp_iface_t *iface, uint32_t id, const uint8_t *data, uint8_t dlc, CSP_BASE_TYPE *task_woken)
{
 800e8d8:	b590      	push	{r4, r7, lr}
 800e8da:	b087      	sub	sp, #28
 800e8dc:	af00      	add	r7, sp, #0
 800e8de:	60f8      	str	r0, [r7, #12]
 800e8e0:	60b9      	str	r1, [r7, #8]
 800e8e2:	607a      	str	r2, [r7, #4]
 800e8e4:	70fb      	strb	r3, [r7, #3]
			return CSP_ERR_DRIVER;
		}
	}

	/* Bind incoming frame to a packet buffer */
	csp_can_pbuf_element_t * buf = csp_can_pbuf_find(id, CFP_ID_CONN_MASK, task_woken);
 800e8e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e8e8:	4989      	ldr	r1, [pc, #548]	@ (800eb10 <csp_can_rx+0x238>)
 800e8ea:	68b8      	ldr	r0, [r7, #8]
 800e8ec:	f000 fad8 	bl	800eea0 <csp_can_pbuf_find>
 800e8f0:	6178      	str	r0, [r7, #20]
	if (buf == NULL) {
 800e8f2:	697b      	ldr	r3, [r7, #20]
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	d11d      	bne.n	800e934 <csp_can_rx+0x5c>
		if (CFP_TYPE(id) == CFP_BEGIN) {
 800e8f8:	68bb      	ldr	r3, [r7, #8]
 800e8fa:	0c9b      	lsrs	r3, r3, #18
 800e8fc:	f003 0301 	and.w	r3, r3, #1
 800e900:	2b00      	cmp	r3, #0
 800e902:	d10f      	bne.n	800e924 <csp_can_rx+0x4c>
			buf = csp_can_pbuf_new(id, task_woken);
 800e904:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e906:	68b8      	ldr	r0, [r7, #8]
 800e908:	f000 fa4a 	bl	800eda0 <csp_can_pbuf_new>
 800e90c:	6178      	str	r0, [r7, #20]
			if (buf == NULL) {
 800e90e:	697b      	ldr	r3, [r7, #20]
 800e910:	2b00      	cmp	r3, #0
 800e912:	d10f      	bne.n	800e934 <csp_can_rx+0x5c>
				//csp_log_warn("No available packet buffer for CAN");
				iface->rx_error++;
 800e914:	68fb      	ldr	r3, [r7, #12]
 800e916:	6a1b      	ldr	r3, [r3, #32]
 800e918:	1c5a      	adds	r2, r3, #1
 800e91a:	68fb      	ldr	r3, [r7, #12]
 800e91c:	621a      	str	r2, [r3, #32]
				return CSP_ERR_NOMEM;
 800e91e:	f04f 33ff 	mov.w	r3, #4294967295
 800e922:	e0f1      	b.n	800eb08 <csp_can_rx+0x230>
			}
		} else {
			//csp_log_warn("Out of order id 0x%X remain %u", CFP_ID(id), CFP_REMAIN(id));
			iface->frame++;
 800e924:	68fb      	ldr	r3, [r7, #12]
 800e926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e928:	1c5a      	adds	r2, r3, #1
 800e92a:	68fb      	ldr	r3, [r7, #12]
 800e92c:	62da      	str	r2, [r3, #44]	@ 0x2c
			return CSP_ERR_INVAL;
 800e92e:	f06f 0301 	mvn.w	r3, #1
 800e932:	e0e9      	b.n	800eb08 <csp_can_rx+0x230>
		}
	}

	/* Reset frame data offset */
	uint8_t offset = 0;
 800e934:	2300      	movs	r3, #0
 800e936:	74fb      	strb	r3, [r7, #19]

	switch (CFP_TYPE(id)) {
 800e938:	68bb      	ldr	r3, [r7, #8]
 800e93a:	0c9b      	lsrs	r3, r3, #18
 800e93c:	f003 0301 	and.w	r3, r3, #1
 800e940:	2b00      	cmp	r3, #0
 800e942:	d002      	beq.n	800e94a <csp_can_rx+0x72>
 800e944:	2b01      	cmp	r3, #1
 800e946:	d07a      	beq.n	800ea3e <csp_can_rx+0x166>
 800e948:	e0d7      	b.n	800eafa <csp_can_rx+0x222>

	case CFP_BEGIN:

		/* Discard packet if DLC is less than CSP id + CSP length fields */
		if (dlc < (sizeof(csp_id_t) + sizeof(uint16_t))) {
 800e94a:	78fb      	ldrb	r3, [r7, #3]
 800e94c:	2b05      	cmp	r3, #5
 800e94e:	d809      	bhi.n	800e964 <csp_can_rx+0x8c>
			//csp_log_warn("Short BEGIN frame received");
			iface->frame++;
 800e950:	68fb      	ldr	r3, [r7, #12]
 800e952:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e954:	1c5a      	adds	r2, r3, #1
 800e956:	68fb      	ldr	r3, [r7, #12]
 800e958:	62da      	str	r2, [r3, #44]	@ 0x2c
			csp_can_pbuf_free(buf, task_woken);
 800e95a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e95c:	6978      	ldr	r0, [r7, #20]
 800e95e:	f000 f9f1 	bl	800ed44 <csp_can_pbuf_free>
			break;
 800e962:	e0d0      	b.n	800eb06 <csp_can_rx+0x22e>
		}

		/* Check for incomplete frame */
		if (buf->packet != NULL) {
 800e964:	697b      	ldr	r3, [r7, #20]
 800e966:	68db      	ldr	r3, [r3, #12]
 800e968:	2b00      	cmp	r3, #0
 800e96a:	d005      	beq.n	800e978 <csp_can_rx+0xa0>
			/* Reuse the buffer */
			//csp_log_warn("Incomplete frame");
			iface->frame++;
 800e96c:	68fb      	ldr	r3, [r7, #12]
 800e96e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e970:	1c5a      	adds	r2, r3, #1
 800e972:	68fb      	ldr	r3, [r7, #12]
 800e974:	62da      	str	r2, [r3, #44]	@ 0x2c
 800e976:	e01b      	b.n	800e9b0 <csp_can_rx+0xd8>
		} else {
			/* Get free buffer for frame */
			buf->packet = task_woken ? csp_buffer_get_isr(0) : csp_buffer_get(0); // CSP only supports one size
 800e978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	d004      	beq.n	800e988 <csp_can_rx+0xb0>
 800e97e:	2000      	movs	r0, #0
 800e980:	f7fe fc44 	bl	800d20c <csp_buffer_get_isr>
 800e984:	4603      	mov	r3, r0
 800e986:	e003      	b.n	800e990 <csp_can_rx+0xb8>
 800e988:	2000      	movs	r0, #0
 800e98a:	f7fe fc71 	bl	800d270 <csp_buffer_get>
 800e98e:	4603      	mov	r3, r0
 800e990:	697a      	ldr	r2, [r7, #20]
 800e992:	60d3      	str	r3, [r2, #12]
			if (buf->packet == NULL) {
 800e994:	697b      	ldr	r3, [r7, #20]
 800e996:	68db      	ldr	r3, [r3, #12]
 800e998:	2b00      	cmp	r3, #0
 800e99a:	d109      	bne.n	800e9b0 <csp_can_rx+0xd8>
				//csp_log_error("Failed to get buffer for CSP_BEGIN packet");
				iface->frame++;
 800e99c:	68fb      	ldr	r3, [r7, #12]
 800e99e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e9a0:	1c5a      	adds	r2, r3, #1
 800e9a2:	68fb      	ldr	r3, [r7, #12]
 800e9a4:	62da      	str	r2, [r3, #44]	@ 0x2c
				csp_can_pbuf_free(buf, task_woken);
 800e9a6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e9a8:	6978      	ldr	r0, [r7, #20]
 800e9aa:	f000 f9cb 	bl	800ed44 <csp_can_pbuf_free>
				break;
 800e9ae:	e0aa      	b.n	800eb06 <csp_can_rx+0x22e>
			}
		}

		/* Copy CSP identifier (header) */
		memcpy(&(buf->packet->id), data, sizeof(buf->packet->id));
 800e9b0:	697b      	ldr	r3, [r7, #20]
 800e9b2:	68db      	ldr	r3, [r3, #12]
 800e9b4:	330c      	adds	r3, #12
 800e9b6:	687a      	ldr	r2, [r7, #4]
 800e9b8:	6812      	ldr	r2, [r2, #0]
 800e9ba:	601a      	str	r2, [r3, #0]
		buf->packet->id.ext = csp_ntoh32(buf->packet->id.ext);
 800e9bc:	697b      	ldr	r3, [r7, #20]
 800e9be:	68db      	ldr	r3, [r3, #12]
 800e9c0:	68da      	ldr	r2, [r3, #12]
 800e9c2:	697b      	ldr	r3, [r7, #20]
 800e9c4:	68dc      	ldr	r4, [r3, #12]
 800e9c6:	4610      	mov	r0, r2
 800e9c8:	f7ff f99d 	bl	800dd06 <csp_ntoh32>
 800e9cc:	4603      	mov	r3, r0
 800e9ce:	60e3      	str	r3, [r4, #12]

		/* Copy CSP length (of data) */
		memcpy(&(buf->packet->length), data + sizeof(csp_id_t), sizeof(buf->packet->length));
 800e9d0:	697b      	ldr	r3, [r7, #20]
 800e9d2:	68db      	ldr	r3, [r3, #12]
 800e9d4:	330a      	adds	r3, #10
 800e9d6:	687a      	ldr	r2, [r7, #4]
 800e9d8:	3204      	adds	r2, #4
 800e9da:	8812      	ldrh	r2, [r2, #0]
 800e9dc:	b292      	uxth	r2, r2
 800e9de:	801a      	strh	r2, [r3, #0]
		buf->packet->length = csp_ntoh16(buf->packet->length);
 800e9e0:	697b      	ldr	r3, [r7, #20]
 800e9e2:	68db      	ldr	r3, [r3, #12]
 800e9e4:	895a      	ldrh	r2, [r3, #10]
 800e9e6:	697b      	ldr	r3, [r7, #20]
 800e9e8:	68dc      	ldr	r4, [r3, #12]
 800e9ea:	4610      	mov	r0, r2
 800e9ec:	f7ff f964 	bl	800dcb8 <csp_ntoh16>
 800e9f0:	4603      	mov	r3, r0
 800e9f2:	8163      	strh	r3, [r4, #10]

		/* Check length against max */
		if ((buf->packet->length > MAX_CAN_DATA_SIZE) || (buf->packet->length > csp_buffer_data_size())) {
 800e9f4:	697b      	ldr	r3, [r7, #20]
 800e9f6:	68db      	ldr	r3, [r3, #12]
 800e9f8:	895b      	ldrh	r3, [r3, #10]
 800e9fa:	f240 72fa 	movw	r2, #2042	@ 0x7fa
 800e9fe:	4293      	cmp	r3, r2
 800ea00:	d808      	bhi.n	800ea14 <csp_can_rx+0x13c>
 800ea02:	697b      	ldr	r3, [r7, #20]
 800ea04:	68db      	ldr	r3, [r3, #12]
 800ea06:	895b      	ldrh	r3, [r3, #10]
 800ea08:	461c      	mov	r4, r3
 800ea0a:	f7fe fd51 	bl	800d4b0 <csp_buffer_data_size>
 800ea0e:	4603      	mov	r3, r0
 800ea10:	429c      	cmp	r4, r3
 800ea12:	d909      	bls.n	800ea28 <csp_can_rx+0x150>
			iface->rx_error++;
 800ea14:	68fb      	ldr	r3, [r7, #12]
 800ea16:	6a1b      	ldr	r3, [r3, #32]
 800ea18:	1c5a      	adds	r2, r3, #1
 800ea1a:	68fb      	ldr	r3, [r7, #12]
 800ea1c:	621a      	str	r2, [r3, #32]
			csp_can_pbuf_free(buf, task_woken);
 800ea1e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ea20:	6978      	ldr	r0, [r7, #20]
 800ea22:	f000 f98f 	bl	800ed44 <csp_can_pbuf_free>
			break;
 800ea26:	e06e      	b.n	800eb06 <csp_can_rx+0x22e>
		}

		/* Reset RX count */
		buf->rx_count = 0;
 800ea28:	697b      	ldr	r3, [r7, #20]
 800ea2a:	2200      	movs	r2, #0
 800ea2c:	801a      	strh	r2, [r3, #0]

		/* Set offset to prevent CSP header from being copied to CSP data */
		offset = sizeof(csp_id_t) + sizeof(uint16_t);
 800ea2e:	2306      	movs	r3, #6
 800ea30:	74fb      	strb	r3, [r7, #19]

		/* Set remain field - increment to include begin packet */
		buf->remain = CFP_REMAIN(id) + 1;
 800ea32:	68bb      	ldr	r3, [r7, #8]
 800ea34:	0a9b      	lsrs	r3, r3, #10
 800ea36:	b2db      	uxtb	r3, r3
 800ea38:	1c5a      	adds	r2, r3, #1
 800ea3a:	697b      	ldr	r3, [r7, #20]
 800ea3c:	605a      	str	r2, [r3, #4]
		/* FALLTHROUGH */

	case CFP_MORE:

		/* Check 'remain' field match */
		if (CFP_REMAIN(id) != buf->remain - 1) {
 800ea3e:	68bb      	ldr	r3, [r7, #8]
 800ea40:	0a9b      	lsrs	r3, r3, #10
 800ea42:	b2da      	uxtb	r2, r3
 800ea44:	697b      	ldr	r3, [r7, #20]
 800ea46:	685b      	ldr	r3, [r3, #4]
 800ea48:	3b01      	subs	r3, #1
 800ea4a:	429a      	cmp	r2, r3
 800ea4c:	d009      	beq.n	800ea62 <csp_can_rx+0x18a>
			//csp_log_error("CAN frame lost in CSP packet");
			csp_can_pbuf_free(buf, task_woken);
 800ea4e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ea50:	6978      	ldr	r0, [r7, #20]
 800ea52:	f000 f977 	bl	800ed44 <csp_can_pbuf_free>
			iface->frame++;
 800ea56:	68fb      	ldr	r3, [r7, #12]
 800ea58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ea5a:	1c5a      	adds	r2, r3, #1
 800ea5c:	68fb      	ldr	r3, [r7, #12]
 800ea5e:	62da      	str	r2, [r3, #44]	@ 0x2c
			break;
 800ea60:	e051      	b.n	800eb06 <csp_can_rx+0x22e>
		}

		/* Decrement remaining frames */
		buf->remain--;
 800ea62:	697b      	ldr	r3, [r7, #20]
 800ea64:	685b      	ldr	r3, [r3, #4]
 800ea66:	1e5a      	subs	r2, r3, #1
 800ea68:	697b      	ldr	r3, [r7, #20]
 800ea6a:	605a      	str	r2, [r3, #4]

		/* Check for overflow */
		if ((buf->rx_count + dlc - offset) > buf->packet->length) {
 800ea6c:	697b      	ldr	r3, [r7, #20]
 800ea6e:	881b      	ldrh	r3, [r3, #0]
 800ea70:	461a      	mov	r2, r3
 800ea72:	78fb      	ldrb	r3, [r7, #3]
 800ea74:	441a      	add	r2, r3
 800ea76:	7cfb      	ldrb	r3, [r7, #19]
 800ea78:	1ad3      	subs	r3, r2, r3
 800ea7a:	697a      	ldr	r2, [r7, #20]
 800ea7c:	68d2      	ldr	r2, [r2, #12]
 800ea7e:	8952      	ldrh	r2, [r2, #10]
 800ea80:	4293      	cmp	r3, r2
 800ea82:	dd09      	ble.n	800ea98 <csp_can_rx+0x1c0>
			//csp_log_error("RX buffer overflow");
			iface->frame++;
 800ea84:	68fb      	ldr	r3, [r7, #12]
 800ea86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ea88:	1c5a      	adds	r2, r3, #1
 800ea8a:	68fb      	ldr	r3, [r7, #12]
 800ea8c:	62da      	str	r2, [r3, #44]	@ 0x2c
			csp_can_pbuf_free(buf, task_woken);
 800ea8e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ea90:	6978      	ldr	r0, [r7, #20]
 800ea92:	f000 f957 	bl	800ed44 <csp_can_pbuf_free>
			break;
 800ea96:	e036      	b.n	800eb06 <csp_can_rx+0x22e>
		}

		/* Copy dlc bytes into buffer */
		memcpy(&buf->packet->data[buf->rx_count], data + offset, dlc - offset);
 800ea98:	697b      	ldr	r3, [r7, #20]
 800ea9a:	68da      	ldr	r2, [r3, #12]
 800ea9c:	697b      	ldr	r3, [r7, #20]
 800ea9e:	881b      	ldrh	r3, [r3, #0]
 800eaa0:	3310      	adds	r3, #16
 800eaa2:	18d0      	adds	r0, r2, r3
 800eaa4:	7cfb      	ldrb	r3, [r7, #19]
 800eaa6:	687a      	ldr	r2, [r7, #4]
 800eaa8:	18d1      	adds	r1, r2, r3
 800eaaa:	78fa      	ldrb	r2, [r7, #3]
 800eaac:	7cfb      	ldrb	r3, [r7, #19]
 800eaae:	1ad3      	subs	r3, r2, r3
 800eab0:	461a      	mov	r2, r3
 800eab2:	f00f fcd4 	bl	801e45e <memcpy>
		buf->rx_count += dlc - offset;
 800eab6:	697b      	ldr	r3, [r7, #20]
 800eab8:	881a      	ldrh	r2, [r3, #0]
 800eaba:	78fb      	ldrb	r3, [r7, #3]
 800eabc:	b299      	uxth	r1, r3
 800eabe:	7cfb      	ldrb	r3, [r7, #19]
 800eac0:	b29b      	uxth	r3, r3
 800eac2:	1acb      	subs	r3, r1, r3
 800eac4:	b29b      	uxth	r3, r3
 800eac6:	4413      	add	r3, r2
 800eac8:	b29a      	uxth	r2, r3
 800eaca:	697b      	ldr	r3, [r7, #20]
 800eacc:	801a      	strh	r2, [r3, #0]

		/* Check if more data is expected */
		if (buf->rx_count != buf->packet->length)
 800eace:	697b      	ldr	r3, [r7, #20]
 800ead0:	881a      	ldrh	r2, [r3, #0]
 800ead2:	697b      	ldr	r3, [r7, #20]
 800ead4:	68db      	ldr	r3, [r3, #12]
 800ead6:	895b      	ldrh	r3, [r3, #10]
 800ead8:	429a      	cmp	r2, r3
 800eada:	d113      	bne.n	800eb04 <csp_can_rx+0x22c>
			break;

		/* Data is available */
		csp_qfifo_write(buf->packet, iface, task_woken);
 800eadc:	697b      	ldr	r3, [r7, #20]
 800eade:	68db      	ldr	r3, [r3, #12]
 800eae0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800eae2:	68f9      	ldr	r1, [r7, #12]
 800eae4:	4618      	mov	r0, r3
 800eae6:	f7ff fb8d 	bl	800e204 <csp_qfifo_write>

		/* Drop packet buffer reference */
		buf->packet = NULL;
 800eaea:	697b      	ldr	r3, [r7, #20]
 800eaec:	2200      	movs	r2, #0
 800eaee:	60da      	str	r2, [r3, #12]

		/* Free packet buffer */
		csp_can_pbuf_free(buf, task_woken);
 800eaf0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800eaf2:	6978      	ldr	r0, [r7, #20]
 800eaf4:	f000 f926 	bl	800ed44 <csp_can_pbuf_free>

		break;
 800eaf8:	e005      	b.n	800eb06 <csp_can_rx+0x22e>

	default:
		//csp_log_warn("Received unknown CFP message type");
		csp_can_pbuf_free(buf, task_woken);
 800eafa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800eafc:	6978      	ldr	r0, [r7, #20]
 800eafe:	f000 f921 	bl	800ed44 <csp_can_pbuf_free>
		break;
 800eb02:	e000      	b.n	800eb06 <csp_can_rx+0x22e>
			break;
 800eb04:	bf00      	nop
	}

	return CSP_ERR_NONE;
 800eb06:	2300      	movs	r3, #0
}
 800eb08:	4618      	mov	r0, r3
 800eb0a:	371c      	adds	r7, #28
 800eb0c:	46bd      	mov	sp, r7
 800eb0e:	bd90      	pop	{r4, r7, pc}
 800eb10:	1ff803ff 	.word	0x1ff803ff

0800eb14 <csp_can_tx>:

int csp_can_tx(const csp_route_t * ifroute, csp_packet_t *packet)
{
 800eb14:	b590      	push	{r4, r7, lr}
 800eb16:	b08f      	sub	sp, #60	@ 0x3c
 800eb18:	af00      	add	r7, sp, #0
 800eb1a:	6078      	str	r0, [r7, #4]
 800eb1c:	6039      	str	r1, [r7, #0]
        csp_iface_t * iface = ifroute->iface;
 800eb1e:	687b      	ldr	r3, [r7, #4]
 800eb20:	681b      	ldr	r3, [r3, #0]
 800eb22:	633b      	str	r3, [r7, #48]	@ 0x30
        csp_can_interface_data_t * ifdata = iface->interface_data;
 800eb24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb26:	685b      	ldr	r3, [r3, #4]
 800eb28:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Get an unique CFP id - this should be locked to prevent access from multiple tasks */
	const uint32_t ident = ifdata->cfp_frame_id++;
 800eb2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb2c:	681b      	ldr	r3, [r3, #0]
 800eb2e:	1c59      	adds	r1, r3, #1
 800eb30:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800eb32:	6011      	str	r1, [r2, #0]
 800eb34:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check protocol's max length - limit is 1 (first) frame + as many frames that can be specified in 'remain' */
        if (packet->length > MAX_CAN_DATA_SIZE) {
 800eb36:	683b      	ldr	r3, [r7, #0]
 800eb38:	895b      	ldrh	r3, [r3, #10]
 800eb3a:	f240 72fa 	movw	r2, #2042	@ 0x7fa
 800eb3e:	4293      	cmp	r3, r2
 800eb40:	d902      	bls.n	800eb48 <csp_can_tx+0x34>
		return CSP_ERR_TX;
 800eb42:	f06f 0309 	mvn.w	r3, #9
 800eb46:	e0bf      	b.n	800ecc8 <csp_can_tx+0x1b4>
        }

	/* Insert destination node/via address into the CFP destination field */
	const uint8_t dest = (ifroute->via != CSP_NO_VIA_ADDRESS) ? ifroute->via : packet->id.dst;
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	791b      	ldrb	r3, [r3, #4]
 800eb4c:	2bff      	cmp	r3, #255	@ 0xff
 800eb4e:	d002      	beq.n	800eb56 <csp_can_tx+0x42>
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	791b      	ldrb	r3, [r3, #4]
 800eb54:	e004      	b.n	800eb60 <csp_can_tx+0x4c>
 800eb56:	683b      	ldr	r3, [r7, #0]
 800eb58:	89db      	ldrh	r3, [r3, #14]
 800eb5a:	f3c3 1304 	ubfx	r3, r3, #4, #5
 800eb5e:	b2db      	uxtb	r3, r3
 800eb60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	/* Create CAN identifier */
	uint32_t id = (CFP_MAKE_SRC(packet->id.src) |
 800eb64:	683b      	ldr	r3, [r7, #0]
 800eb66:	7bdb      	ldrb	r3, [r3, #15]
 800eb68:	f3c3 0344 	ubfx	r3, r3, #1, #5
 800eb6c:	b2db      	uxtb	r3, r3
 800eb6e:	061a      	lsls	r2, r3, #24
                       CFP_MAKE_DST(dest) |
 800eb70:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800eb74:	04db      	lsls	r3, r3, #19
 800eb76:	f403 0378 	and.w	r3, r3, #16252928	@ 0xf80000
	uint32_t id = (CFP_MAKE_SRC(packet->id.src) |
 800eb7a:	431a      	orrs	r2, r3
                       CFP_MAKE_ID(ident) |
 800eb7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb7e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800eb82:	431a      	orrs	r2, r3
                       CFP_MAKE_TYPE(CFP_BEGIN) |
                       CFP_MAKE_REMAIN((packet->length + CFP_OVERHEAD - 1) / MAX_BYTES_IN_CAN_FRAME));
 800eb84:	683b      	ldr	r3, [r7, #0]
 800eb86:	895b      	ldrh	r3, [r3, #10]
 800eb88:	3305      	adds	r3, #5
 800eb8a:	08db      	lsrs	r3, r3, #3
 800eb8c:	029b      	lsls	r3, r3, #10
 800eb8e:	f403 337f 	and.w	r3, r3, #261120	@ 0x3fc00
	uint32_t id = (CFP_MAKE_SRC(packet->id.src) |
 800eb92:	4313      	orrs	r3, r2
 800eb94:	623b      	str	r3, [r7, #32]

	/* Calculate first frame data bytes */
	const uint8_t avail = MAX_BYTES_IN_CAN_FRAME - CFP_OVERHEAD;
 800eb96:	2302      	movs	r3, #2
 800eb98:	77fb      	strb	r3, [r7, #31]
	uint8_t bytes = (packet->length <= avail) ? packet->length : avail;
 800eb9a:	683b      	ldr	r3, [r7, #0]
 800eb9c:	895a      	ldrh	r2, [r3, #10]
 800eb9e:	7ffb      	ldrb	r3, [r7, #31]
 800eba0:	b29b      	uxth	r3, r3
 800eba2:	429a      	cmp	r2, r3
 800eba4:	d803      	bhi.n	800ebae <csp_can_tx+0x9a>
 800eba6:	683b      	ldr	r3, [r7, #0]
 800eba8:	895b      	ldrh	r3, [r3, #10]
 800ebaa:	b2db      	uxtb	r3, r3
 800ebac:	e000      	b.n	800ebb0 <csp_can_tx+0x9c>
 800ebae:	7ffb      	ldrb	r3, [r7, #31]
 800ebb0:	77bb      	strb	r3, [r7, #30]

	/* Copy CSP headers and data */
	const uint32_t csp_id_be = csp_hton32(packet->id.ext);
 800ebb2:	683b      	ldr	r3, [r7, #0]
 800ebb4:	68db      	ldr	r3, [r3, #12]
 800ebb6:	4618      	mov	r0, r3
 800ebb8:	f7ff f88c 	bl	800dcd4 <csp_hton32>
 800ebbc:	4603      	mov	r3, r0
 800ebbe:	617b      	str	r3, [r7, #20]
	const uint16_t csp_length_be = csp_hton16(packet->length);
 800ebc0:	683b      	ldr	r3, [r7, #0]
 800ebc2:	895b      	ldrh	r3, [r3, #10]
 800ebc4:	4618      	mov	r0, r3
 800ebc6:	f7ff f861 	bl	800dc8c <csp_hton16>
 800ebca:	4603      	mov	r3, r0
 800ebcc:	827b      	strh	r3, [r7, #18]

	uint8_t frame_buf[MAX_BYTES_IN_CAN_FRAME];
	memcpy(frame_buf, &csp_id_be, sizeof(csp_id_be));
 800ebce:	697b      	ldr	r3, [r7, #20]
 800ebd0:	60bb      	str	r3, [r7, #8]
	memcpy(frame_buf + sizeof(csp_id_be), &csp_length_be, sizeof(csp_length_be));
 800ebd2:	f107 0308 	add.w	r3, r7, #8
 800ebd6:	3304      	adds	r3, #4
 800ebd8:	8a7a      	ldrh	r2, [r7, #18]
 800ebda:	801a      	strh	r2, [r3, #0]
	memcpy(frame_buf + CFP_OVERHEAD, packet->data, bytes);
 800ebdc:	f107 0308 	add.w	r3, r7, #8
 800ebe0:	3306      	adds	r3, #6
 800ebe2:	683a      	ldr	r2, [r7, #0]
 800ebe4:	f102 0110 	add.w	r1, r2, #16
 800ebe8:	7fba      	ldrb	r2, [r7, #30]
 800ebea:	4618      	mov	r0, r3
 800ebec:	f00f fc37 	bl	801e45e <memcpy>

	/* Increment tx counter */
	uint16_t tx_count = bytes;
 800ebf0:	7fbb      	ldrb	r3, [r7, #30]
 800ebf2:	86fb      	strh	r3, [r7, #54]	@ 0x36

        const csp_can_driver_tx_t tx_func = ifdata->tx_func;
 800ebf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ebf6:	685b      	ldr	r3, [r3, #4]
 800ebf8:	61bb      	str	r3, [r7, #24]

	/* Send first frame */
	if ((tx_func)(iface->driver_data, id, frame_buf, CFP_OVERHEAD + bytes) != CSP_ERR_NONE) {
 800ebfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ebfc:	6898      	ldr	r0, [r3, #8]
 800ebfe:	7fbb      	ldrb	r3, [r7, #30]
 800ec00:	3306      	adds	r3, #6
 800ec02:	b2db      	uxtb	r3, r3
 800ec04:	f107 0208 	add.w	r2, r7, #8
 800ec08:	69bc      	ldr	r4, [r7, #24]
 800ec0a:	6a39      	ldr	r1, [r7, #32]
 800ec0c:	47a0      	blx	r4
 800ec0e:	4603      	mov	r3, r0
 800ec10:	2b00      	cmp	r3, #0
 800ec12:	d050      	beq.n	800ecb6 <csp_can_tx+0x1a2>
		//csp_log_warn("Failed to send CAN frame in csp_tx_can");
		iface->tx_error++;
 800ec14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec16:	69db      	ldr	r3, [r3, #28]
 800ec18:	1c5a      	adds	r2, r3, #1
 800ec1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec1c:	61da      	str	r2, [r3, #28]
		return CSP_ERR_DRIVER;
 800ec1e:	f06f 030a 	mvn.w	r3, #10
 800ec22:	e051      	b.n	800ecc8 <csp_can_tx+0x1b4>
	}

	/* Send next frames if not complete */
	while (tx_count < packet->length) {
		/* Calculate frame data bytes */
		bytes = (packet->length - tx_count >= MAX_BYTES_IN_CAN_FRAME) ? MAX_BYTES_IN_CAN_FRAME : packet->length - tx_count;
 800ec24:	683b      	ldr	r3, [r7, #0]
 800ec26:	895b      	ldrh	r3, [r3, #10]
 800ec28:	461a      	mov	r2, r3
 800ec2a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ec2c:	1ad3      	subs	r3, r2, r3
 800ec2e:	2b08      	cmp	r3, #8
 800ec30:	bfa8      	it	ge
 800ec32:	2308      	movge	r3, #8
 800ec34:	77bb      	strb	r3, [r7, #30]

		/* Prepare identifier */
		id = (CFP_MAKE_SRC(packet->id.src) |
 800ec36:	683b      	ldr	r3, [r7, #0]
 800ec38:	7bdb      	ldrb	r3, [r3, #15]
 800ec3a:	f3c3 0344 	ubfx	r3, r3, #1, #5
 800ec3e:	b2db      	uxtb	r3, r3
 800ec40:	061a      	lsls	r2, r3, #24
                      CFP_MAKE_DST(dest) |
 800ec42:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ec46:	04db      	lsls	r3, r3, #19
 800ec48:	f403 0378 	and.w	r3, r3, #16252928	@ 0xf80000
		id = (CFP_MAKE_SRC(packet->id.src) |
 800ec4c:	431a      	orrs	r2, r3
                      CFP_MAKE_ID(ident) |
 800ec4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec50:	f3c3 0309 	ubfx	r3, r3, #0, #10
                      CFP_MAKE_DST(dest) |
 800ec54:	431a      	orrs	r2, r3
                      CFP_MAKE_TYPE(CFP_MORE) |
                      CFP_MAKE_REMAIN((packet->length - tx_count - bytes + MAX_BYTES_IN_CAN_FRAME - 1) / MAX_BYTES_IN_CAN_FRAME));
 800ec56:	683b      	ldr	r3, [r7, #0]
 800ec58:	895b      	ldrh	r3, [r3, #10]
 800ec5a:	4619      	mov	r1, r3
 800ec5c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ec5e:	1ac9      	subs	r1, r1, r3
 800ec60:	7fbb      	ldrb	r3, [r7, #30]
 800ec62:	1acb      	subs	r3, r1, r3
 800ec64:	3307      	adds	r3, #7
 800ec66:	2b00      	cmp	r3, #0
 800ec68:	da00      	bge.n	800ec6c <csp_can_tx+0x158>
 800ec6a:	3307      	adds	r3, #7
 800ec6c:	10db      	asrs	r3, r3, #3
 800ec6e:	029b      	lsls	r3, r3, #10
 800ec70:	f403 337f 	and.w	r3, r3, #261120	@ 0x3fc00
                      CFP_MAKE_TYPE(CFP_MORE) |
 800ec74:	4313      	orrs	r3, r2
		id = (CFP_MAKE_SRC(packet->id.src) |
 800ec76:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800ec7a:	623b      	str	r3, [r7, #32]

		/* Increment tx counter */
		tx_count += bytes;
 800ec7c:	7fbb      	ldrb	r3, [r7, #30]
 800ec7e:	b29a      	uxth	r2, r3
 800ec80:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ec82:	4413      	add	r3, r2
 800ec84:	86fb      	strh	r3, [r7, #54]	@ 0x36

		/* Send frame */
		if ((tx_func)(iface->driver_data, id, packet->data + tx_count - bytes, bytes) != CSP_ERR_NONE) {
 800ec86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec88:	6898      	ldr	r0, [r3, #8]
 800ec8a:	683b      	ldr	r3, [r7, #0]
 800ec8c:	f103 0210 	add.w	r2, r3, #16
 800ec90:	8ef9      	ldrh	r1, [r7, #54]	@ 0x36
 800ec92:	7fbb      	ldrb	r3, [r7, #30]
 800ec94:	1acb      	subs	r3, r1, r3
 800ec96:	441a      	add	r2, r3
 800ec98:	7fbb      	ldrb	r3, [r7, #30]
 800ec9a:	69bc      	ldr	r4, [r7, #24]
 800ec9c:	6a39      	ldr	r1, [r7, #32]
 800ec9e:	47a0      	blx	r4
 800eca0:	4603      	mov	r3, r0
 800eca2:	2b00      	cmp	r3, #0
 800eca4:	d007      	beq.n	800ecb6 <csp_can_tx+0x1a2>
			//csp_log_warn("Failed to send CAN frame in Tx callback");
			iface->tx_error++;
 800eca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eca8:	69db      	ldr	r3, [r3, #28]
 800ecaa:	1c5a      	adds	r2, r3, #1
 800ecac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ecae:	61da      	str	r2, [r3, #28]
			return CSP_ERR_DRIVER;
 800ecb0:	f06f 030a 	mvn.w	r3, #10
 800ecb4:	e008      	b.n	800ecc8 <csp_can_tx+0x1b4>
	while (tx_count < packet->length) {
 800ecb6:	683b      	ldr	r3, [r7, #0]
 800ecb8:	895b      	ldrh	r3, [r3, #10]
 800ecba:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800ecbc:	429a      	cmp	r2, r3
 800ecbe:	d3b1      	bcc.n	800ec24 <csp_can_tx+0x110>
		}
	}

	csp_buffer_free(packet);
 800ecc0:	6838      	ldr	r0, [r7, #0]
 800ecc2:	f7fe fb71 	bl	800d3a8 <csp_buffer_free>

	return CSP_ERR_NONE;
 800ecc6:	2300      	movs	r3, #0
}
 800ecc8:	4618      	mov	r0, r3
 800ecca:	373c      	adds	r7, #60	@ 0x3c
 800eccc:	46bd      	mov	sp, r7
 800ecce:	bd90      	pop	{r4, r7, pc}

0800ecd0 <csp_can_add_interface>:

int csp_can_add_interface(csp_iface_t * iface) {
 800ecd0:	b580      	push	{r7, lr}
 800ecd2:	b084      	sub	sp, #16
 800ecd4:	af00      	add	r7, sp, #0
 800ecd6:	6078      	str	r0, [r7, #4]

	if ((iface == NULL) || (iface->name == NULL) || (iface->interface_data == NULL)) {
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	2b00      	cmp	r3, #0
 800ecdc:	d007      	beq.n	800ecee <csp_can_add_interface+0x1e>
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	681b      	ldr	r3, [r3, #0]
 800ece2:	2b00      	cmp	r3, #0
 800ece4:	d003      	beq.n	800ecee <csp_can_add_interface+0x1e>
 800ece6:	687b      	ldr	r3, [r7, #4]
 800ece8:	685b      	ldr	r3, [r3, #4]
 800ecea:	2b00      	cmp	r3, #0
 800ecec:	d102      	bne.n	800ecf4 <csp_can_add_interface+0x24>
		return CSP_ERR_INVAL;
 800ecee:	f06f 0301 	mvn.w	r3, #1
 800ecf2:	e021      	b.n	800ed38 <csp_can_add_interface+0x68>
	}

        csp_can_interface_data_t * ifdata = iface->interface_data;
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	685b      	ldr	r3, [r3, #4]
 800ecf8:	60fb      	str	r3, [r7, #12]
	if (ifdata->tx_func == NULL) {
 800ecfa:	68fb      	ldr	r3, [r7, #12]
 800ecfc:	685b      	ldr	r3, [r3, #4]
 800ecfe:	2b00      	cmp	r3, #0
 800ed00:	d102      	bne.n	800ed08 <csp_can_add_interface+0x38>
		return CSP_ERR_INVAL;
 800ed02:	f06f 0301 	mvn.w	r3, #1
 800ed06:	e017      	b.n	800ed38 <csp_can_add_interface+0x68>
	}

        if ((iface->mtu == 0) || (iface->mtu > MAX_CAN_DATA_SIZE)) {
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	8a1b      	ldrh	r3, [r3, #16]
 800ed0c:	2b00      	cmp	r3, #0
 800ed0e:	d005      	beq.n	800ed1c <csp_can_add_interface+0x4c>
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	8a1b      	ldrh	r3, [r3, #16]
 800ed14:	f240 72fa 	movw	r2, #2042	@ 0x7fa
 800ed18:	4293      	cmp	r3, r2
 800ed1a:	d903      	bls.n	800ed24 <csp_can_add_interface+0x54>
            iface->mtu = MAX_CAN_DATA_SIZE;
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	f240 72fa 	movw	r2, #2042	@ 0x7fa
 800ed22:	821a      	strh	r2, [r3, #16]
        }

        ifdata->cfp_frame_id = 0;
 800ed24:	68fb      	ldr	r3, [r7, #12]
 800ed26:	2200      	movs	r2, #0
 800ed28:	601a      	str	r2, [r3, #0]

	iface->nexthop = csp_can_tx;
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	4a04      	ldr	r2, [pc, #16]	@ (800ed40 <csp_can_add_interface+0x70>)
 800ed2e:	60da      	str	r2, [r3, #12]

	return csp_iflist_add(iface);
 800ed30:	6878      	ldr	r0, [r7, #4]
 800ed32:	f7fe fff5 	bl	800dd20 <csp_iflist_add>
 800ed36:	4603      	mov	r3, r0
}
 800ed38:	4618      	mov	r0, r3
 800ed3a:	3710      	adds	r7, #16
 800ed3c:	46bd      	mov	sp, r7
 800ed3e:	bd80      	pop	{r7, pc}
 800ed40:	0800eb15 	.word	0x0800eb15

0800ed44 <csp_can_pbuf_free>:
#define PBUF_TIMEOUT_MS		1000

static csp_can_pbuf_element_t csp_can_pbuf[PBUF_ELEMENTS] = {};

int csp_can_pbuf_free(csp_can_pbuf_element_t *buf, CSP_BASE_TYPE *task_woken)
{
 800ed44:	b580      	push	{r7, lr}
 800ed46:	b082      	sub	sp, #8
 800ed48:	af00      	add	r7, sp, #0
 800ed4a:	6078      	str	r0, [r7, #4]
 800ed4c:	6039      	str	r1, [r7, #0]
	/* Free CSP packet */
	if (buf->packet != NULL) {
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	68db      	ldr	r3, [r3, #12]
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	d00d      	beq.n	800ed72 <csp_can_pbuf_free+0x2e>
		if (task_woken == NULL) {
 800ed56:	683b      	ldr	r3, [r7, #0]
 800ed58:	2b00      	cmp	r3, #0
 800ed5a:	d105      	bne.n	800ed68 <csp_can_pbuf_free+0x24>
			csp_buffer_free(buf->packet);
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	68db      	ldr	r3, [r3, #12]
 800ed60:	4618      	mov	r0, r3
 800ed62:	f7fe fb21 	bl	800d3a8 <csp_buffer_free>
 800ed66:	e004      	b.n	800ed72 <csp_can_pbuf_free+0x2e>
		} else {
			csp_buffer_free_isr(buf->packet);
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	68db      	ldr	r3, [r3, #12]
 800ed6c:	4618      	mov	r0, r3
 800ed6e:	f7fe fae1 	bl	800d334 <csp_buffer_free_isr>
		}
	}

	/* Mark buffer element free */
	buf->packet = NULL;
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	2200      	movs	r2, #0
 800ed76:	60da      	str	r2, [r3, #12]
	buf->rx_count = 0;
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	2200      	movs	r2, #0
 800ed7c:	801a      	strh	r2, [r3, #0]
	buf->cfpid = 0;
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	2200      	movs	r2, #0
 800ed82:	609a      	str	r2, [r3, #8]
	buf->last_used = 0;
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	2200      	movs	r2, #0
 800ed88:	615a      	str	r2, [r3, #20]
	buf->remain = 0;
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	2200      	movs	r2, #0
 800ed8e:	605a      	str	r2, [r3, #4]
	buf->state = BUF_FREE;
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	2200      	movs	r2, #0
 800ed94:	741a      	strb	r2, [r3, #16]

	return CSP_ERR_NONE;
 800ed96:	2300      	movs	r3, #0
}
 800ed98:	4618      	mov	r0, r3
 800ed9a:	3708      	adds	r7, #8
 800ed9c:	46bd      	mov	sp, r7
 800ed9e:	bd80      	pop	{r7, pc}

0800eda0 <csp_can_pbuf_new>:

csp_can_pbuf_element_t *csp_can_pbuf_new(uint32_t id, CSP_BASE_TYPE *task_woken)
{
 800eda0:	b580      	push	{r7, lr}
 800eda2:	b084      	sub	sp, #16
 800eda4:	af00      	add	r7, sp, #0
 800eda6:	6078      	str	r0, [r7, #4]
 800eda8:	6039      	str	r1, [r7, #0]
	uint32_t now = (task_woken) ? csp_get_ms_isr() : csp_get_ms();
 800edaa:	683b      	ldr	r3, [r7, #0]
 800edac:	2b00      	cmp	r3, #0
 800edae:	d003      	beq.n	800edb8 <csp_can_pbuf_new+0x18>
 800edb0:	f7fe f9a3 	bl	800d0fa <csp_get_ms_isr>
 800edb4:	4603      	mov	r3, r0
 800edb6:	e002      	b.n	800edbe <csp_can_pbuf_new+0x1e>
 800edb8:	f7fe f998 	bl	800d0ec <csp_get_ms>
 800edbc:	4603      	mov	r3, r0
 800edbe:	60bb      	str	r3, [r7, #8]

	for (int i = 0; i < PBUF_ELEMENTS; i++) {
 800edc0:	2300      	movs	r3, #0
 800edc2:	60fb      	str	r3, [r7, #12]
 800edc4:	e061      	b.n	800ee8a <csp_can_pbuf_new+0xea>

		/* Perform cleanup in used pbufs */
		if (csp_can_pbuf[i].state == BUF_USED) {
 800edc6:	4935      	ldr	r1, [pc, #212]	@ (800ee9c <csp_can_pbuf_new+0xfc>)
 800edc8:	68fa      	ldr	r2, [r7, #12]
 800edca:	4613      	mov	r3, r2
 800edcc:	005b      	lsls	r3, r3, #1
 800edce:	4413      	add	r3, r2
 800edd0:	00db      	lsls	r3, r3, #3
 800edd2:	440b      	add	r3, r1
 800edd4:	3310      	adds	r3, #16
 800edd6:	781b      	ldrb	r3, [r3, #0]
 800edd8:	2b01      	cmp	r3, #1
 800edda:	d118      	bne.n	800ee0e <csp_can_pbuf_new+0x6e>
			if (now - csp_can_pbuf[i].last_used > PBUF_TIMEOUT_MS)
 800eddc:	492f      	ldr	r1, [pc, #188]	@ (800ee9c <csp_can_pbuf_new+0xfc>)
 800edde:	68fa      	ldr	r2, [r7, #12]
 800ede0:	4613      	mov	r3, r2
 800ede2:	005b      	lsls	r3, r3, #1
 800ede4:	4413      	add	r3, r2
 800ede6:	00db      	lsls	r3, r3, #3
 800ede8:	440b      	add	r3, r1
 800edea:	3314      	adds	r3, #20
 800edec:	681b      	ldr	r3, [r3, #0]
 800edee:	68ba      	ldr	r2, [r7, #8]
 800edf0:	1ad3      	subs	r3, r2, r3
 800edf2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800edf6:	d90a      	bls.n	800ee0e <csp_can_pbuf_new+0x6e>
				csp_can_pbuf_free(&csp_can_pbuf[i], task_woken);
 800edf8:	68fa      	ldr	r2, [r7, #12]
 800edfa:	4613      	mov	r3, r2
 800edfc:	005b      	lsls	r3, r3, #1
 800edfe:	4413      	add	r3, r2
 800ee00:	00db      	lsls	r3, r3, #3
 800ee02:	4a26      	ldr	r2, [pc, #152]	@ (800ee9c <csp_can_pbuf_new+0xfc>)
 800ee04:	4413      	add	r3, r2
 800ee06:	6839      	ldr	r1, [r7, #0]
 800ee08:	4618      	mov	r0, r3
 800ee0a:	f7ff ff9b 	bl	800ed44 <csp_can_pbuf_free>
		}

		if (csp_can_pbuf[i].state == BUF_FREE) {
 800ee0e:	4923      	ldr	r1, [pc, #140]	@ (800ee9c <csp_can_pbuf_new+0xfc>)
 800ee10:	68fa      	ldr	r2, [r7, #12]
 800ee12:	4613      	mov	r3, r2
 800ee14:	005b      	lsls	r3, r3, #1
 800ee16:	4413      	add	r3, r2
 800ee18:	00db      	lsls	r3, r3, #3
 800ee1a:	440b      	add	r3, r1
 800ee1c:	3310      	adds	r3, #16
 800ee1e:	781b      	ldrb	r3, [r3, #0]
 800ee20:	2b00      	cmp	r3, #0
 800ee22:	d12f      	bne.n	800ee84 <csp_can_pbuf_new+0xe4>
			csp_can_pbuf[i].state = BUF_USED;
 800ee24:	491d      	ldr	r1, [pc, #116]	@ (800ee9c <csp_can_pbuf_new+0xfc>)
 800ee26:	68fa      	ldr	r2, [r7, #12]
 800ee28:	4613      	mov	r3, r2
 800ee2a:	005b      	lsls	r3, r3, #1
 800ee2c:	4413      	add	r3, r2
 800ee2e:	00db      	lsls	r3, r3, #3
 800ee30:	440b      	add	r3, r1
 800ee32:	3310      	adds	r3, #16
 800ee34:	2201      	movs	r2, #1
 800ee36:	701a      	strb	r2, [r3, #0]
			csp_can_pbuf[i].cfpid = id;
 800ee38:	4918      	ldr	r1, [pc, #96]	@ (800ee9c <csp_can_pbuf_new+0xfc>)
 800ee3a:	68fa      	ldr	r2, [r7, #12]
 800ee3c:	4613      	mov	r3, r2
 800ee3e:	005b      	lsls	r3, r3, #1
 800ee40:	4413      	add	r3, r2
 800ee42:	00db      	lsls	r3, r3, #3
 800ee44:	440b      	add	r3, r1
 800ee46:	3308      	adds	r3, #8
 800ee48:	687a      	ldr	r2, [r7, #4]
 800ee4a:	601a      	str	r2, [r3, #0]
			csp_can_pbuf[i].remain = 0;
 800ee4c:	4913      	ldr	r1, [pc, #76]	@ (800ee9c <csp_can_pbuf_new+0xfc>)
 800ee4e:	68fa      	ldr	r2, [r7, #12]
 800ee50:	4613      	mov	r3, r2
 800ee52:	005b      	lsls	r3, r3, #1
 800ee54:	4413      	add	r3, r2
 800ee56:	00db      	lsls	r3, r3, #3
 800ee58:	440b      	add	r3, r1
 800ee5a:	3304      	adds	r3, #4
 800ee5c:	2200      	movs	r2, #0
 800ee5e:	601a      	str	r2, [r3, #0]
			csp_can_pbuf[i].last_used = now;
 800ee60:	490e      	ldr	r1, [pc, #56]	@ (800ee9c <csp_can_pbuf_new+0xfc>)
 800ee62:	68fa      	ldr	r2, [r7, #12]
 800ee64:	4613      	mov	r3, r2
 800ee66:	005b      	lsls	r3, r3, #1
 800ee68:	4413      	add	r3, r2
 800ee6a:	00db      	lsls	r3, r3, #3
 800ee6c:	440b      	add	r3, r1
 800ee6e:	3314      	adds	r3, #20
 800ee70:	68ba      	ldr	r2, [r7, #8]
 800ee72:	601a      	str	r2, [r3, #0]
			return &csp_can_pbuf[i];
 800ee74:	68fa      	ldr	r2, [r7, #12]
 800ee76:	4613      	mov	r3, r2
 800ee78:	005b      	lsls	r3, r3, #1
 800ee7a:	4413      	add	r3, r2
 800ee7c:	00db      	lsls	r3, r3, #3
 800ee7e:	4a07      	ldr	r2, [pc, #28]	@ (800ee9c <csp_can_pbuf_new+0xfc>)
 800ee80:	4413      	add	r3, r2
 800ee82:	e006      	b.n	800ee92 <csp_can_pbuf_new+0xf2>
	for (int i = 0; i < PBUF_ELEMENTS; i++) {
 800ee84:	68fb      	ldr	r3, [r7, #12]
 800ee86:	3301      	adds	r3, #1
 800ee88:	60fb      	str	r3, [r7, #12]
 800ee8a:	68fb      	ldr	r3, [r7, #12]
 800ee8c:	2b04      	cmp	r3, #4
 800ee8e:	dd9a      	ble.n	800edc6 <csp_can_pbuf_new+0x26>
		}

	}

	return NULL;
 800ee90:	2300      	movs	r3, #0

}
 800ee92:	4618      	mov	r0, r3
 800ee94:	3710      	adds	r7, #16
 800ee96:	46bd      	mov	sp, r7
 800ee98:	bd80      	pop	{r7, pc}
 800ee9a:	bf00      	nop
 800ee9c:	24043e88 	.word	0x24043e88

0800eea0 <csp_can_pbuf_find>:

csp_can_pbuf_element_t *csp_can_pbuf_find(uint32_t id, uint32_t mask, CSP_BASE_TYPE *task_woken)
{
 800eea0:	b580      	push	{r7, lr}
 800eea2:	b086      	sub	sp, #24
 800eea4:	af00      	add	r7, sp, #0
 800eea6:	60f8      	str	r0, [r7, #12]
 800eea8:	60b9      	str	r1, [r7, #8]
 800eeaa:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < PBUF_ELEMENTS; i++) {
 800eeac:	2300      	movs	r3, #0
 800eeae:	617b      	str	r3, [r7, #20]
 800eeb0:	e037      	b.n	800ef22 <csp_can_pbuf_find+0x82>
		if ((csp_can_pbuf[i].state == BUF_USED) && ((csp_can_pbuf[i].cfpid & mask) == (id & mask))) {
 800eeb2:	4920      	ldr	r1, [pc, #128]	@ (800ef34 <csp_can_pbuf_find+0x94>)
 800eeb4:	697a      	ldr	r2, [r7, #20]
 800eeb6:	4613      	mov	r3, r2
 800eeb8:	005b      	lsls	r3, r3, #1
 800eeba:	4413      	add	r3, r2
 800eebc:	00db      	lsls	r3, r3, #3
 800eebe:	440b      	add	r3, r1
 800eec0:	3310      	adds	r3, #16
 800eec2:	781b      	ldrb	r3, [r3, #0]
 800eec4:	2b01      	cmp	r3, #1
 800eec6:	d129      	bne.n	800ef1c <csp_can_pbuf_find+0x7c>
 800eec8:	491a      	ldr	r1, [pc, #104]	@ (800ef34 <csp_can_pbuf_find+0x94>)
 800eeca:	697a      	ldr	r2, [r7, #20]
 800eecc:	4613      	mov	r3, r2
 800eece:	005b      	lsls	r3, r3, #1
 800eed0:	4413      	add	r3, r2
 800eed2:	00db      	lsls	r3, r3, #3
 800eed4:	440b      	add	r3, r1
 800eed6:	3308      	adds	r3, #8
 800eed8:	681a      	ldr	r2, [r3, #0]
 800eeda:	68fb      	ldr	r3, [r7, #12]
 800eedc:	405a      	eors	r2, r3
 800eede:	68bb      	ldr	r3, [r7, #8]
 800eee0:	4013      	ands	r3, r2
 800eee2:	2b00      	cmp	r3, #0
 800eee4:	d11a      	bne.n	800ef1c <csp_can_pbuf_find+0x7c>
			csp_can_pbuf[i].last_used = (task_woken) ? csp_get_ms_isr() : csp_get_ms();
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	d003      	beq.n	800eef4 <csp_can_pbuf_find+0x54>
 800eeec:	f7fe f905 	bl	800d0fa <csp_get_ms_isr>
 800eef0:	4602      	mov	r2, r0
 800eef2:	e002      	b.n	800eefa <csp_can_pbuf_find+0x5a>
 800eef4:	f7fe f8fa 	bl	800d0ec <csp_get_ms>
 800eef8:	4602      	mov	r2, r0
 800eefa:	480e      	ldr	r0, [pc, #56]	@ (800ef34 <csp_can_pbuf_find+0x94>)
 800eefc:	6979      	ldr	r1, [r7, #20]
 800eefe:	460b      	mov	r3, r1
 800ef00:	005b      	lsls	r3, r3, #1
 800ef02:	440b      	add	r3, r1
 800ef04:	00db      	lsls	r3, r3, #3
 800ef06:	4403      	add	r3, r0
 800ef08:	3314      	adds	r3, #20
 800ef0a:	601a      	str	r2, [r3, #0]
			return &csp_can_pbuf[i];
 800ef0c:	697a      	ldr	r2, [r7, #20]
 800ef0e:	4613      	mov	r3, r2
 800ef10:	005b      	lsls	r3, r3, #1
 800ef12:	4413      	add	r3, r2
 800ef14:	00db      	lsls	r3, r3, #3
 800ef16:	4a07      	ldr	r2, [pc, #28]	@ (800ef34 <csp_can_pbuf_find+0x94>)
 800ef18:	4413      	add	r3, r2
 800ef1a:	e006      	b.n	800ef2a <csp_can_pbuf_find+0x8a>
	for (int i = 0; i < PBUF_ELEMENTS; i++) {
 800ef1c:	697b      	ldr	r3, [r7, #20]
 800ef1e:	3301      	adds	r3, #1
 800ef20:	617b      	str	r3, [r7, #20]
 800ef22:	697b      	ldr	r3, [r7, #20]
 800ef24:	2b04      	cmp	r3, #4
 800ef26:	ddc4      	ble.n	800eeb2 <csp_can_pbuf_find+0x12>
		}
	}
	return NULL;
 800ef28:	2300      	movs	r3, #0
}
 800ef2a:	4618      	mov	r0, r3
 800ef2c:	3718      	adds	r7, #24
 800ef2e:	46bd      	mov	sp, r7
 800ef30:	bd80      	pop	{r7, pc}
 800ef32:	bf00      	nop
 800ef34:	24043e88 	.word	0x24043e88

0800ef38 <csp_lo_tx>:
/**
 * Loopback interface transmit function
 * @param packet Packet to transmit
 * @return 1 if packet was successfully transmitted, 0 on error
 */
static int csp_lo_tx(const csp_route_t * ifroute, csp_packet_t * packet) {
 800ef38:	b580      	push	{r7, lr}
 800ef3a:	b082      	sub	sp, #8
 800ef3c:	af00      	add	r7, sp, #0
 800ef3e:	6078      	str	r0, [r7, #4]
 800ef40:	6039      	str	r1, [r7, #0]

	/* Drop packet silently if not destined for us. This allows
	 * blackhole routing addresses by setting their nexthop to
	 * the loopback interface.
	 */
	if (packet->id.dst != csp_conf.address) {
 800ef42:	683b      	ldr	r3, [r7, #0]
 800ef44:	89db      	ldrh	r3, [r3, #14]
 800ef46:	f3c3 1304 	ubfx	r3, r3, #4, #5
 800ef4a:	b2db      	uxtb	r3, r3
 800ef4c:	461a      	mov	r2, r3
 800ef4e:	4b09      	ldr	r3, [pc, #36]	@ (800ef74 <csp_lo_tx+0x3c>)
 800ef50:	781b      	ldrb	r3, [r3, #0]
 800ef52:	429a      	cmp	r2, r3
 800ef54:	d004      	beq.n	800ef60 <csp_lo_tx+0x28>
		/* Consume and drop packet */
		csp_buffer_free(packet);
 800ef56:	6838      	ldr	r0, [r7, #0]
 800ef58:	f7fe fa26 	bl	800d3a8 <csp_buffer_free>
		return CSP_ERR_NONE;
 800ef5c:	2300      	movs	r3, #0
 800ef5e:	e005      	b.n	800ef6c <csp_lo_tx+0x34>
	}

	/* Send back into CSP, notice calling from task so last argument must be NULL! */
	csp_qfifo_write(packet, &csp_if_lo, NULL);
 800ef60:	2200      	movs	r2, #0
 800ef62:	4905      	ldr	r1, [pc, #20]	@ (800ef78 <csp_lo_tx+0x40>)
 800ef64:	6838      	ldr	r0, [r7, #0]
 800ef66:	f7ff f94d 	bl	800e204 <csp_qfifo_write>

	return CSP_ERR_NONE;
 800ef6a:	2300      	movs	r3, #0

}
 800ef6c:	4618      	mov	r0, r3
 800ef6e:	3708      	adds	r7, #8
 800ef70:	46bd      	mov	sp, r7
 800ef72:	bd80      	pop	{r7, pc}
 800ef74:	24043e18 	.word	0x24043e18
 800ef78:	24000098 	.word	0x24000098

0800ef7c <csp_rtable_set>:

int csp_rtable_check(const char * rtable) {
	return csp_rtable_parse(rtable, 1);
}

int csp_rtable_set(uint8_t address, uint8_t netmask, csp_iface_t *ifc, uint8_t via) {
 800ef7c:	b580      	push	{r7, lr}
 800ef7e:	b086      	sub	sp, #24
 800ef80:	af04      	add	r7, sp, #16
 800ef82:	603a      	str	r2, [r7, #0]
 800ef84:	461a      	mov	r2, r3
 800ef86:	4603      	mov	r3, r0
 800ef88:	71fb      	strb	r3, [r7, #7]
 800ef8a:	460b      	mov	r3, r1
 800ef8c:	71bb      	strb	r3, [r7, #6]
 800ef8e:	4613      	mov	r3, r2
 800ef90:	717b      	strb	r3, [r7, #5]

	/* Legacy reference to default route (the old way) */
	if (address == CSP_DEFAULT_ROUTE) {
 800ef92:	79fb      	ldrb	r3, [r7, #7]
 800ef94:	2b20      	cmp	r3, #32
 800ef96:	d103      	bne.n	800efa0 <csp_rtable_set+0x24>
		netmask = 0;
 800ef98:	2300      	movs	r3, #0
 800ef9a:	71bb      	strb	r3, [r7, #6]
		address = 0;
 800ef9c:	2300      	movs	r3, #0
 800ef9e:	71fb      	strb	r3, [r7, #7]
	}

	/* Validates options */
	if (((address > CSP_ID_HOST_MAX) && (address != 255)) || (ifc == NULL) || (netmask > CSP_ID_HOST_SIZE)) {
 800efa0:	79fb      	ldrb	r3, [r7, #7]
 800efa2:	2b1f      	cmp	r3, #31
 800efa4:	d902      	bls.n	800efac <csp_rtable_set+0x30>
 800efa6:	79fb      	ldrb	r3, [r7, #7]
 800efa8:	2bff      	cmp	r3, #255	@ 0xff
 800efaa:	d105      	bne.n	800efb8 <csp_rtable_set+0x3c>
 800efac:	683b      	ldr	r3, [r7, #0]
 800efae:	2b00      	cmp	r3, #0
 800efb0:	d002      	beq.n	800efb8 <csp_rtable_set+0x3c>
 800efb2:	79bb      	ldrb	r3, [r7, #6]
 800efb4:	2b05      	cmp	r3, #5
 800efb6:	d91b      	bls.n	800eff0 <csp_rtable_set+0x74>
		csp_log_error("%s: invalid route: address %u, netmask %u, interface %p (%s), via %u",
 800efb8:	4b13      	ldr	r3, [pc, #76]	@ (800f008 <csp_rtable_set+0x8c>)
 800efba:	781b      	ldrb	r3, [r3, #0]
 800efbc:	2b00      	cmp	r3, #0
 800efbe:	d014      	beq.n	800efea <csp_rtable_set+0x6e>
 800efc0:	79f8      	ldrb	r0, [r7, #7]
 800efc2:	79ba      	ldrb	r2, [r7, #6]
 800efc4:	683b      	ldr	r3, [r7, #0]
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	d002      	beq.n	800efd0 <csp_rtable_set+0x54>
 800efca:	683b      	ldr	r3, [r7, #0]
 800efcc:	681b      	ldr	r3, [r3, #0]
 800efce:	e000      	b.n	800efd2 <csp_rtable_set+0x56>
 800efd0:	4b0e      	ldr	r3, [pc, #56]	@ (800f00c <csp_rtable_set+0x90>)
 800efd2:	7979      	ldrb	r1, [r7, #5]
 800efd4:	9103      	str	r1, [sp, #12]
 800efd6:	9302      	str	r3, [sp, #8]
 800efd8:	683b      	ldr	r3, [r7, #0]
 800efda:	9301      	str	r3, [sp, #4]
 800efdc:	9200      	str	r2, [sp, #0]
 800efde:	4603      	mov	r3, r0
 800efe0:	4a0b      	ldr	r2, [pc, #44]	@ (800f010 <csp_rtable_set+0x94>)
 800efe2:	490c      	ldr	r1, [pc, #48]	@ (800f014 <csp_rtable_set+0x98>)
 800efe4:	2000      	movs	r0, #0
 800efe6:	f7fe fde7 	bl	800dbb8 <do_csp_debug>
                              __FUNCTION__, address, netmask, ifc, (ifc != NULL) ? ifc->name : "", via);
		return CSP_ERR_INVAL;
 800efea:	f06f 0301 	mvn.w	r3, #1
 800efee:	e006      	b.n	800effe <csp_rtable_set+0x82>
	}

        return csp_rtable_set_internal(address, netmask, ifc, via);
 800eff0:	797b      	ldrb	r3, [r7, #5]
 800eff2:	79b9      	ldrb	r1, [r7, #6]
 800eff4:	79f8      	ldrb	r0, [r7, #7]
 800eff6:	683a      	ldr	r2, [r7, #0]
 800eff8:	f000 f878 	bl	800f0ec <csp_rtable_set_internal>
 800effc:	4603      	mov	r3, r0
}
 800effe:	4618      	mov	r0, r3
 800f000:	3708      	adds	r7, #8
 800f002:	46bd      	mov	sp, r7
 800f004:	bd80      	pop	{r7, pc}
 800f006:	bf00      	nop
 800f008:	24000090 	.word	0x24000090
 800f00c:	08020f74 	.word	0x08020f74
 800f010:	0802fc6c 	.word	0x0802fc6c
 800f014:	08020f78 	.word	0x08020f78

0800f018 <csp_rtable_find>:
} csp_rtable_t;

/* Routing table (linked list) */
static csp_rtable_t * rtable = NULL;

static csp_rtable_t * csp_rtable_find(uint8_t addr, uint8_t netmask, uint8_t exact) {
 800f018:	b480      	push	{r7}
 800f01a:	b087      	sub	sp, #28
 800f01c:	af00      	add	r7, sp, #0
 800f01e:	4603      	mov	r3, r0
 800f020:	71fb      	strb	r3, [r7, #7]
 800f022:	460b      	mov	r3, r1
 800f024:	71bb      	strb	r3, [r7, #6]
 800f026:	4613      	mov	r3, r2
 800f028:	717b      	strb	r3, [r7, #5]

	/* Remember best result */
	csp_rtable_t * best_result = NULL;
 800f02a:	2300      	movs	r3, #0
 800f02c:	617b      	str	r3, [r7, #20]
	uint8_t best_result_mask = 0;
 800f02e:	2300      	movs	r3, #0
 800f030:	74fb      	strb	r3, [r7, #19]

	/* Start search */
	csp_rtable_t * i = rtable;
 800f032:	4b22      	ldr	r3, [pc, #136]	@ (800f0bc <csp_rtable_find+0xa4>)
 800f034:	681b      	ldr	r3, [r3, #0]
 800f036:	60fb      	str	r3, [r7, #12]
	while(i) {
 800f038:	e036      	b.n	800f0a8 <csp_rtable_find+0x90>

		/* Look for exact match */
		if (i->address == addr && i->netmask == netmask) {
 800f03a:	68fb      	ldr	r3, [r7, #12]
 800f03c:	7a1b      	ldrb	r3, [r3, #8]
 800f03e:	79fa      	ldrb	r2, [r7, #7]
 800f040:	429a      	cmp	r2, r3
 800f042:	d107      	bne.n	800f054 <csp_rtable_find+0x3c>
 800f044:	68fb      	ldr	r3, [r7, #12]
 800f046:	7a5b      	ldrb	r3, [r3, #9]
 800f048:	79ba      	ldrb	r2, [r7, #6]
 800f04a:	429a      	cmp	r2, r3
 800f04c:	d102      	bne.n	800f054 <csp_rtable_find+0x3c>
			best_result = i;
 800f04e:	68fb      	ldr	r3, [r7, #12]
 800f050:	617b      	str	r3, [r7, #20]
			break;
 800f052:	e02c      	b.n	800f0ae <csp_rtable_find+0x96>
		}

		/* Try a CIDR netmask match */
		if (!exact) {
 800f054:	797b      	ldrb	r3, [r7, #5]
 800f056:	2b00      	cmp	r3, #0
 800f058:	d123      	bne.n	800f0a2 <csp_rtable_find+0x8a>
			uint8_t hostbits = (1 << (CSP_ID_HOST_SIZE - i->netmask)) - 1;
 800f05a:	68fb      	ldr	r3, [r7, #12]
 800f05c:	7a5b      	ldrb	r3, [r3, #9]
 800f05e:	f1c3 0305 	rsb	r3, r3, #5
 800f062:	2201      	movs	r2, #1
 800f064:	fa02 f303 	lsl.w	r3, r2, r3
 800f068:	b2db      	uxtb	r3, r3
 800f06a:	3b01      	subs	r3, #1
 800f06c:	72fb      	strb	r3, [r7, #11]
			uint8_t netbits = ~hostbits;
 800f06e:	7afb      	ldrb	r3, [r7, #11]
 800f070:	43db      	mvns	r3, r3
 800f072:	72bb      	strb	r3, [r7, #10]
			//printf("Netbits %x Hostbits %x\r\n", netbits, hostbits);

			/* Match network addresses */
			uint8_t net_a = i->address & netbits;
 800f074:	68fb      	ldr	r3, [r7, #12]
 800f076:	7a1a      	ldrb	r2, [r3, #8]
 800f078:	7abb      	ldrb	r3, [r7, #10]
 800f07a:	4013      	ands	r3, r2
 800f07c:	727b      	strb	r3, [r7, #9]
			uint8_t net_b = addr & netbits;
 800f07e:	79fa      	ldrb	r2, [r7, #7]
 800f080:	7abb      	ldrb	r3, [r7, #10]
 800f082:	4013      	ands	r3, r2
 800f084:	723b      	strb	r3, [r7, #8]
			//printf("A: %hhx, B: %hhx\r\n", net_a, net_b);

			/* We have a match */
			if (net_a == net_b) {
 800f086:	7a7a      	ldrb	r2, [r7, #9]
 800f088:	7a3b      	ldrb	r3, [r7, #8]
 800f08a:	429a      	cmp	r2, r3
 800f08c:	d109      	bne.n	800f0a2 <csp_rtable_find+0x8a>
				if (i->netmask >= best_result_mask) {
 800f08e:	68fb      	ldr	r3, [r7, #12]
 800f090:	7a5b      	ldrb	r3, [r3, #9]
 800f092:	7cfa      	ldrb	r2, [r7, #19]
 800f094:	429a      	cmp	r2, r3
 800f096:	d804      	bhi.n	800f0a2 <csp_rtable_find+0x8a>
					//printf("Match best result %u %u\r\n", best_result_mask, i->netmask);
					best_result = i;
 800f098:	68fb      	ldr	r3, [r7, #12]
 800f09a:	617b      	str	r3, [r7, #20]
					best_result_mask = i->netmask;
 800f09c:	68fb      	ldr	r3, [r7, #12]
 800f09e:	7a5b      	ldrb	r3, [r3, #9]
 800f0a0:	74fb      	strb	r3, [r7, #19]
				}
			}

		}

		i = i->next;
 800f0a2:	68fb      	ldr	r3, [r7, #12]
 800f0a4:	68db      	ldr	r3, [r3, #12]
 800f0a6:	60fb      	str	r3, [r7, #12]
	while(i) {
 800f0a8:	68fb      	ldr	r3, [r7, #12]
 800f0aa:	2b00      	cmp	r3, #0
 800f0ac:	d1c5      	bne.n	800f03a <csp_rtable_find+0x22>
	if (0 && best_result) {
		csp_log_packet("Using routing entry: %u/%u if %s mtu %u",
				best_result->address, best_result->netmask, best_result->route.iface->name, best_result->route.via);
        }

	return best_result;
 800f0ae:	697b      	ldr	r3, [r7, #20]

}
 800f0b0:	4618      	mov	r0, r3
 800f0b2:	371c      	adds	r7, #28
 800f0b4:	46bd      	mov	sp, r7
 800f0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0ba:	4770      	bx	lr
 800f0bc:	24043f00 	.word	0x24043f00

0800f0c0 <csp_rtable_find_route>:

const csp_route_t * csp_rtable_find_route(uint8_t dest_address)
{
 800f0c0:	b580      	push	{r7, lr}
 800f0c2:	b084      	sub	sp, #16
 800f0c4:	af00      	add	r7, sp, #0
 800f0c6:	4603      	mov	r3, r0
 800f0c8:	71fb      	strb	r3, [r7, #7]
    csp_rtable_t * entry = csp_rtable_find(dest_address, CSP_ID_HOST_SIZE, 0);
 800f0ca:	79fb      	ldrb	r3, [r7, #7]
 800f0cc:	2200      	movs	r2, #0
 800f0ce:	2105      	movs	r1, #5
 800f0d0:	4618      	mov	r0, r3
 800f0d2:	f7ff ffa1 	bl	800f018 <csp_rtable_find>
 800f0d6:	60f8      	str	r0, [r7, #12]
    if (entry) {
 800f0d8:	68fb      	ldr	r3, [r7, #12]
 800f0da:	2b00      	cmp	r3, #0
 800f0dc:	d001      	beq.n	800f0e2 <csp_rtable_find_route+0x22>
	return &entry->route;
 800f0de:	68fb      	ldr	r3, [r7, #12]
 800f0e0:	e000      	b.n	800f0e4 <csp_rtable_find_route+0x24>
    }
    return NULL;
 800f0e2:	2300      	movs	r3, #0
}
 800f0e4:	4618      	mov	r0, r3
 800f0e6:	3710      	adds	r7, #16
 800f0e8:	46bd      	mov	sp, r7
 800f0ea:	bd80      	pop	{r7, pc}

0800f0ec <csp_rtable_set_internal>:

int csp_rtable_set_internal(uint8_t address, uint8_t netmask, csp_iface_t *ifc, uint8_t via) {
 800f0ec:	b580      	push	{r7, lr}
 800f0ee:	b084      	sub	sp, #16
 800f0f0:	af00      	add	r7, sp, #0
 800f0f2:	603a      	str	r2, [r7, #0]
 800f0f4:	461a      	mov	r2, r3
 800f0f6:	4603      	mov	r3, r0
 800f0f8:	71fb      	strb	r3, [r7, #7]
 800f0fa:	460b      	mov	r3, r1
 800f0fc:	71bb      	strb	r3, [r7, #6]
 800f0fe:	4613      	mov	r3, r2
 800f100:	717b      	strb	r3, [r7, #5]

	/* First see if the entry exists */
	csp_rtable_t * entry = csp_rtable_find(address, netmask, 1);
 800f102:	79b9      	ldrb	r1, [r7, #6]
 800f104:	79fb      	ldrb	r3, [r7, #7]
 800f106:	2201      	movs	r2, #1
 800f108:	4618      	mov	r0, r3
 800f10a:	f7ff ff85 	bl	800f018 <csp_rtable_find>
 800f10e:	60f8      	str	r0, [r7, #12]

	/* If not, create a new one */
	if (!entry) {
 800f110:	68fb      	ldr	r3, [r7, #12]
 800f112:	2b00      	cmp	r3, #0
 800f114:	d122      	bne.n	800f15c <csp_rtable_set_internal+0x70>
		entry = csp_malloc(sizeof(*entry));
 800f116:	2010      	movs	r0, #16
 800f118:	f7fd fe5a 	bl	800cdd0 <csp_malloc>
 800f11c:	60f8      	str	r0, [r7, #12]
		if (entry == NULL) {
 800f11e:	68fb      	ldr	r3, [r7, #12]
 800f120:	2b00      	cmp	r3, #0
 800f122:	d102      	bne.n	800f12a <csp_rtable_set_internal+0x3e>
			return CSP_ERR_NOMEM;
 800f124:	f04f 33ff 	mov.w	r3, #4294967295
 800f128:	e025      	b.n	800f176 <csp_rtable_set_internal+0x8a>
		}

		entry->next = NULL;
 800f12a:	68fb      	ldr	r3, [r7, #12]
 800f12c:	2200      	movs	r2, #0
 800f12e:	60da      	str	r2, [r3, #12]
		/* Add entry to linked-list */
		if (rtable == NULL) {
 800f130:	4b13      	ldr	r3, [pc, #76]	@ (800f180 <csp_rtable_set_internal+0x94>)
 800f132:	681b      	ldr	r3, [r3, #0]
 800f134:	2b00      	cmp	r3, #0
 800f136:	d103      	bne.n	800f140 <csp_rtable_set_internal+0x54>
			/* This is the first interface to be added */
			rtable = entry;
 800f138:	4a11      	ldr	r2, [pc, #68]	@ (800f180 <csp_rtable_set_internal+0x94>)
 800f13a:	68fb      	ldr	r3, [r7, #12]
 800f13c:	6013      	str	r3, [r2, #0]
 800f13e:	e00d      	b.n	800f15c <csp_rtable_set_internal+0x70>
		} else {
			/* One or more interfaces were already added */
			csp_rtable_t * i = rtable;
 800f140:	4b0f      	ldr	r3, [pc, #60]	@ (800f180 <csp_rtable_set_internal+0x94>)
 800f142:	681b      	ldr	r3, [r3, #0]
 800f144:	60bb      	str	r3, [r7, #8]
			while (i->next) {
 800f146:	e002      	b.n	800f14e <csp_rtable_set_internal+0x62>
				i = i->next;
 800f148:	68bb      	ldr	r3, [r7, #8]
 800f14a:	68db      	ldr	r3, [r3, #12]
 800f14c:	60bb      	str	r3, [r7, #8]
			while (i->next) {
 800f14e:	68bb      	ldr	r3, [r7, #8]
 800f150:	68db      	ldr	r3, [r3, #12]
 800f152:	2b00      	cmp	r3, #0
 800f154:	d1f8      	bne.n	800f148 <csp_rtable_set_internal+0x5c>
			}
			i->next = entry;
 800f156:	68bb      	ldr	r3, [r7, #8]
 800f158:	68fa      	ldr	r2, [r7, #12]
 800f15a:	60da      	str	r2, [r3, #12]
		}
	}

	/* Fill in the data */
	entry->address = address;
 800f15c:	68fb      	ldr	r3, [r7, #12]
 800f15e:	79fa      	ldrb	r2, [r7, #7]
 800f160:	721a      	strb	r2, [r3, #8]
	entry->netmask = netmask;
 800f162:	68fb      	ldr	r3, [r7, #12]
 800f164:	79ba      	ldrb	r2, [r7, #6]
 800f166:	725a      	strb	r2, [r3, #9]
	entry->route.iface = ifc;
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	683a      	ldr	r2, [r7, #0]
 800f16c:	601a      	str	r2, [r3, #0]
	entry->route.via = via;
 800f16e:	68fb      	ldr	r3, [r7, #12]
 800f170:	797a      	ldrb	r2, [r7, #5]
 800f172:	711a      	strb	r2, [r3, #4]

	return CSP_ERR_NONE;
 800f174:	2300      	movs	r3, #0
}
 800f176:	4618      	mov	r0, r3
 800f178:	3710      	adds	r7, #16
 800f17a:	46bd      	mov	sp, r7
 800f17c:	bd80      	pop	{r7, pc}
 800f17e:	bf00      	nop
 800f180:	24043f00 	.word	0x24043f00

0800f184 <csp_udp_new_packet>:
#include <csp/csp.h>
#include <csp/arch/csp_queue.h>

#include "../csp_conn.h"

void csp_udp_new_packet(csp_conn_t * conn, csp_packet_t * packet) {
 800f184:	b580      	push	{r7, lr}
 800f186:	b082      	sub	sp, #8
 800f188:	af00      	add	r7, sp, #0
 800f18a:	6078      	str	r0, [r7, #4]
 800f18c:	6039      	str	r1, [r7, #0]

	/* Enqueue */
	if (csp_conn_enqueue_packet(conn, packet) < 0) {
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	6839      	ldr	r1, [r7, #0]
 800f192:	4618      	mov	r0, r3
 800f194:	f7fe f9a4 	bl	800d4e0 <csp_conn_enqueue_packet>
 800f198:	4603      	mov	r3, r0
 800f19a:	2b00      	cmp	r3, #0
 800f19c:	da0b      	bge.n	800f1b6 <csp_udp_new_packet+0x32>
		csp_log_error("Connection buffer queue full!");
 800f19e:	4b16      	ldr	r3, [pc, #88]	@ (800f1f8 <csp_udp_new_packet+0x74>)
 800f1a0:	781b      	ldrb	r3, [r3, #0]
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	d003      	beq.n	800f1ae <csp_udp_new_packet+0x2a>
 800f1a6:	4915      	ldr	r1, [pc, #84]	@ (800f1fc <csp_udp_new_packet+0x78>)
 800f1a8:	2000      	movs	r0, #0
 800f1aa:	f7fe fd05 	bl	800dbb8 <do_csp_debug>
		csp_buffer_free(packet);
 800f1ae:	6838      	ldr	r0, [r7, #0]
 800f1b0:	f7fe f8fa 	bl	800d3a8 <csp_buffer_free>
		return;
 800f1b4:	e01d      	b.n	800f1f2 <csp_udp_new_packet+0x6e>
	}

	/* Try to queue up the new connection pointer */
	if (conn->socket != NULL) {
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	691b      	ldr	r3, [r3, #16]
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	d019      	beq.n	800f1f2 <csp_udp_new_packet+0x6e>
		if (csp_queue_enqueue(conn->socket, &conn, 0) != CSP_QUEUE_OK) {
 800f1be:	687b      	ldr	r3, [r7, #4]
 800f1c0:	691b      	ldr	r3, [r3, #16]
 800f1c2:	1d39      	adds	r1, r7, #4
 800f1c4:	2200      	movs	r2, #0
 800f1c6:	4618      	mov	r0, r3
 800f1c8:	f7fd fe4f 	bl	800ce6a <csp_queue_enqueue>
 800f1cc:	4603      	mov	r3, r0
 800f1ce:	2b01      	cmp	r3, #1
 800f1d0:	d00c      	beq.n	800f1ec <csp_udp_new_packet+0x68>
			csp_log_warn("Warning socket connection queue full");
 800f1d2:	4b09      	ldr	r3, [pc, #36]	@ (800f1f8 <csp_udp_new_packet+0x74>)
 800f1d4:	785b      	ldrb	r3, [r3, #1]
 800f1d6:	2b00      	cmp	r3, #0
 800f1d8:	d003      	beq.n	800f1e2 <csp_udp_new_packet+0x5e>
 800f1da:	4909      	ldr	r1, [pc, #36]	@ (800f200 <csp_udp_new_packet+0x7c>)
 800f1dc:	2001      	movs	r0, #1
 800f1de:	f7fe fceb 	bl	800dbb8 <do_csp_debug>
			csp_close(conn);
 800f1e2:	687b      	ldr	r3, [r7, #4]
 800f1e4:	4618      	mov	r0, r3
 800f1e6:	f7fe fb82 	bl	800d8ee <csp_close>
			return;
 800f1ea:	e002      	b.n	800f1f2 <csp_udp_new_packet+0x6e>
		}

		/* Ensure that this connection will not be posted to this socket again */
		conn->socket = NULL;
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	2200      	movs	r2, #0
 800f1f0:	611a      	str	r2, [r3, #16]
	}

}
 800f1f2:	3708      	adds	r7, #8
 800f1f4:	46bd      	mov	sp, r7
 800f1f6:	bd80      	pop	{r7, pc}
 800f1f8:	24000090 	.word	0x24000090
 800f1fc:	08020ff8 	.word	0x08020ff8
 800f200:	08021018 	.word	0x08021018

0800f204 <RingBuffer_Create>:

#include "ring_buffer.h"

void RingBuffer_Create(s_RingBufferType *rb, uint32_t id, const char *name,
                         RingBufElement *buffer, RingBufCtr max_size)
{
 800f204:	b580      	push	{r7, lr}
 800f206:	b088      	sub	sp, #32
 800f208:	af00      	add	r7, sp, #0
 800f20a:	60f8      	str	r0, [r7, #12]
 800f20c:	60b9      	str	r1, [r7, #8]
 800f20e:	607a      	str	r2, [r7, #4]
 800f210:	603b      	str	r3, [r7, #0]
    rb->id = id;
 800f212:	68fb      	ldr	r3, [r7, #12]
 800f214:	68ba      	ldr	r2, [r7, #8]
 800f216:	601a      	str	r2, [r3, #0]

    strncpy(rb->name, name, RINGBUFFER_NAME_MAX_LEN - 1);
 800f218:	68fb      	ldr	r3, [r7, #12]
 800f21a:	3304      	adds	r3, #4
 800f21c:	221f      	movs	r2, #31
 800f21e:	6879      	ldr	r1, [r7, #4]
 800f220:	4618      	mov	r0, r3
 800f222:	f00f f895 	bl	801e350 <strncpy>
    rb->name[RINGBUFFER_NAME_MAX_LEN - 1] = '\0';
 800f226:	68fb      	ldr	r3, [r7, #12]
 800f228:	2200      	movs	r2, #0
 800f22a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

    rb->buffer = buffer;
 800f22e:	68fb      	ldr	r3, [r7, #12]
 800f230:	683a      	ldr	r2, [r7, #0]
 800f232:	625a      	str	r2, [r3, #36]	@ 0x24
    rb->max_size = max_size;
 800f234:	68fb      	ldr	r3, [r7, #12]
 800f236:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800f238:	851a      	strh	r2, [r3, #40]	@ 0x28

    atomic_store_explicit(&rb->head, 0U, memory_order_release);
 800f23a:	68fb      	ldr	r3, [r7, #12]
 800f23c:	332a      	adds	r3, #42	@ 0x2a
 800f23e:	61fb      	str	r3, [r7, #28]
 800f240:	2300      	movs	r3, #0
 800f242:	82fb      	strh	r3, [r7, #22]
 800f244:	8afa      	ldrh	r2, [r7, #22]
 800f246:	69fb      	ldr	r3, [r7, #28]
 800f248:	f3bf 8f5b 	dmb	ish
 800f24c:	801a      	strh	r2, [r3, #0]
    atomic_store_explicit(&rb->tail, 0U, memory_order_release);
 800f24e:	68fb      	ldr	r3, [r7, #12]
 800f250:	332c      	adds	r3, #44	@ 0x2c
 800f252:	61bb      	str	r3, [r7, #24]
 800f254:	2300      	movs	r3, #0
 800f256:	82bb      	strh	r3, [r7, #20]
 800f258:	8aba      	ldrh	r2, [r7, #20]
 800f25a:	69bb      	ldr	r3, [r7, #24]
 800f25c:	f3bf 8f5b 	dmb	ish
 800f260:	801a      	strh	r2, [r3, #0]
}
 800f262:	bf00      	nop
 800f264:	3720      	adds	r7, #32
 800f266:	46bd      	mov	sp, r7
 800f268:	bd80      	pop	{r7, pc}

0800f26a <RingBuffer_Put>:

_Bool RingBuffer_Put(s_RingBufferType * const rb, RingBufElement const el)
{
 800f26a:	b480      	push	{r7}
 800f26c:	b08b      	sub	sp, #44	@ 0x2c
 800f26e:	af00      	add	r7, sp, #0
 800f270:	6078      	str	r0, [r7, #4]
 800f272:	460b      	mov	r3, r1
 800f274:	70fb      	strb	r3, [r7, #3]
//	__disable_irq();
    RingBufCtr head = atomic_load_explicit(&rb->head, memory_order_relaxed) + 1U;
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	332a      	adds	r3, #42	@ 0x2a
 800f27a:	623b      	str	r3, [r7, #32]
 800f27c:	6a3b      	ldr	r3, [r7, #32]
 800f27e:	881b      	ldrh	r3, [r3, #0]
 800f280:	b29b      	uxth	r3, r3
 800f282:	81fb      	strh	r3, [r7, #14]
 800f284:	89fb      	ldrh	r3, [r7, #14]
 800f286:	3301      	adds	r3, #1
 800f288:	84fb      	strh	r3, [r7, #38]	@ 0x26
    if (head == rb->max_size)
 800f28a:	687b      	ldr	r3, [r7, #4]
 800f28c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f28e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800f290:	429a      	cmp	r2, r3
 800f292:	d101      	bne.n	800f298 <RingBuffer_Put+0x2e>
    {
        head = 0U;
 800f294:	2300      	movs	r3, #0
 800f296:	84fb      	strh	r3, [r7, #38]	@ 0x26
    }

    RingBufCtr tail = atomic_load_explicit(&rb->tail, memory_order_acquire);
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	332c      	adds	r3, #44	@ 0x2c
 800f29c:	61fb      	str	r3, [r7, #28]
 800f29e:	69fb      	ldr	r3, [r7, #28]
 800f2a0:	881b      	ldrh	r3, [r3, #0]
 800f2a2:	f3bf 8f5b 	dmb	ish
 800f2a6:	b29b      	uxth	r3, r3
 800f2a8:	81bb      	strh	r3, [r7, #12]
 800f2aa:	89bb      	ldrh	r3, [r7, #12]
 800f2ac:	837b      	strh	r3, [r7, #26]
    if (head != tail) // buffer NOT full?
 800f2ae:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800f2b0:	8b7b      	ldrh	r3, [r7, #26]
 800f2b2:	429a      	cmp	r2, r3
 800f2b4:	d018      	beq.n	800f2e8 <RingBuffer_Put+0x7e>
    {
        rb->buffer[atomic_load_explicit(&rb->head, memory_order_relaxed)] = el;
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f2ba:	687a      	ldr	r2, [r7, #4]
 800f2bc:	322a      	adds	r2, #42	@ 0x2a
 800f2be:	617a      	str	r2, [r7, #20]
 800f2c0:	697a      	ldr	r2, [r7, #20]
 800f2c2:	8812      	ldrh	r2, [r2, #0]
 800f2c4:	b292      	uxth	r2, r2
 800f2c6:	817a      	strh	r2, [r7, #10]
 800f2c8:	897a      	ldrh	r2, [r7, #10]
 800f2ca:	4413      	add	r3, r2
 800f2cc:	78fa      	ldrb	r2, [r7, #3]
 800f2ce:	701a      	strb	r2, [r3, #0]
        atomic_store_explicit(&rb->head, head, memory_order_release);
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	332a      	adds	r3, #42	@ 0x2a
 800f2d4:	613b      	str	r3, [r7, #16]
 800f2d6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f2d8:	813b      	strh	r3, [r7, #8]
 800f2da:	893a      	ldrh	r2, [r7, #8]
 800f2dc:	693b      	ldr	r3, [r7, #16]
 800f2de:	f3bf 8f5b 	dmb	ish
 800f2e2:	801a      	strh	r2, [r3, #0]
//        __enable_irq();
        return true;
 800f2e4:	2301      	movs	r3, #1
 800f2e6:	e000      	b.n	800f2ea <RingBuffer_Put+0x80>
    }
    else
    {
//    	__enable_irq();
        return false;
 800f2e8:	2300      	movs	r3, #0
    }
}
 800f2ea:	4618      	mov	r0, r3
 800f2ec:	372c      	adds	r7, #44	@ 0x2c
 800f2ee:	46bd      	mov	sp, r7
 800f2f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2f4:	4770      	bx	lr

0800f2f6 <RingBuffer_Get>:

_Bool RingBuffer_Get(s_RingBufferType * const rb, RingBufElement *pel)
{
 800f2f6:	b480      	push	{r7}
 800f2f8:	b08b      	sub	sp, #44	@ 0x2c
 800f2fa:	af00      	add	r7, sp, #0
 800f2fc:	6078      	str	r0, [r7, #4]
 800f2fe:	6039      	str	r1, [r7, #0]
//	__disable_irq();
    RingBufCtr tail = atomic_load_explicit(&rb->tail, memory_order_relaxed);
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	332c      	adds	r3, #44	@ 0x2c
 800f304:	623b      	str	r3, [r7, #32]
 800f306:	6a3b      	ldr	r3, [r7, #32]
 800f308:	881b      	ldrh	r3, [r3, #0]
 800f30a:	b29b      	uxth	r3, r3
 800f30c:	827b      	strh	r3, [r7, #18]
 800f30e:	8a7b      	ldrh	r3, [r7, #18]
 800f310:	84fb      	strh	r3, [r7, #38]	@ 0x26
    RingBufCtr head = atomic_load_explicit(&rb->head, memory_order_acquire);
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	332a      	adds	r3, #42	@ 0x2a
 800f316:	61fb      	str	r3, [r7, #28]
 800f318:	69fb      	ldr	r3, [r7, #28]
 800f31a:	881b      	ldrh	r3, [r3, #0]
 800f31c:	f3bf 8f5b 	dmb	ish
 800f320:	b29b      	uxth	r3, r3
 800f322:	823b      	strh	r3, [r7, #16]
 800f324:	8a3b      	ldrh	r3, [r7, #16]
 800f326:	837b      	strh	r3, [r7, #26]
    if (head != tail)  // buffer NOT empty?
 800f328:	8b7a      	ldrh	r2, [r7, #26]
 800f32a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f32c:	429a      	cmp	r2, r3
 800f32e:	d01c      	beq.n	800f36a <RingBuffer_Get+0x74>
    {
        *pel = rb->buffer[tail];
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f334:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f336:	4413      	add	r3, r2
 800f338:	781a      	ldrb	r2, [r3, #0]
 800f33a:	683b      	ldr	r3, [r7, #0]
 800f33c:	701a      	strb	r2, [r3, #0]
        ++tail;
 800f33e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f340:	3301      	adds	r3, #1
 800f342:	84fb      	strh	r3, [r7, #38]	@ 0x26
        if (tail == rb->max_size)
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f348:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800f34a:	429a      	cmp	r2, r3
 800f34c:	d101      	bne.n	800f352 <RingBuffer_Get+0x5c>
        {
            tail = 0U;
 800f34e:	2300      	movs	r3, #0
 800f350:	84fb      	strh	r3, [r7, #38]	@ 0x26
        }
        atomic_store_explicit(&rb->tail, tail, memory_order_release);
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	332c      	adds	r3, #44	@ 0x2c
 800f356:	617b      	str	r3, [r7, #20]
 800f358:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f35a:	81fb      	strh	r3, [r7, #14]
 800f35c:	89fa      	ldrh	r2, [r7, #14]
 800f35e:	697b      	ldr	r3, [r7, #20]
 800f360:	f3bf 8f5b 	dmb	ish
 800f364:	801a      	strh	r2, [r3, #0]
//    	__enable_irq();
        return true;
 800f366:	2301      	movs	r3, #1
 800f368:	e000      	b.n	800f36c <RingBuffer_Get+0x76>
    }
    else
    {
//    	__enable_irq();
        return false;
 800f36a:	2300      	movs	r3, #0
    }
}
 800f36c:	4618      	mov	r0, r3
 800f36e:	372c      	adds	r7, #44	@ 0x2c
 800f370:	46bd      	mov	sp, r7
 800f372:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f376:	4770      	bx	lr

0800f378 <RingBuffer_IsDataAvailable>:
    }
    return rb->buffer[tail];
}

_Bool RingBuffer_IsDataAvailable(s_RingBufferType * const rb)
{
 800f378:	b480      	push	{r7}
 800f37a:	b089      	sub	sp, #36	@ 0x24
 800f37c:	af00      	add	r7, sp, #0
 800f37e:	6078      	str	r0, [r7, #4]
    RingBufCtr head = atomic_load_explicit(&rb->head, memory_order_acquire);
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	332a      	adds	r3, #42	@ 0x2a
 800f384:	61fb      	str	r3, [r7, #28]
 800f386:	69fb      	ldr	r3, [r7, #28]
 800f388:	881b      	ldrh	r3, [r3, #0]
 800f38a:	f3bf 8f5b 	dmb	ish
 800f38e:	b29b      	uxth	r3, r3
 800f390:	823b      	strh	r3, [r7, #16]
 800f392:	8a3b      	ldrh	r3, [r7, #16]
 800f394:	837b      	strh	r3, [r7, #26]
    RingBufCtr tail = atomic_load_explicit(&rb->tail, memory_order_relaxed);
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	332c      	adds	r3, #44	@ 0x2c
 800f39a:	617b      	str	r3, [r7, #20]
 800f39c:	697b      	ldr	r3, [r7, #20]
 800f39e:	881b      	ldrh	r3, [r3, #0]
 800f3a0:	b29b      	uxth	r3, r3
 800f3a2:	81fb      	strh	r3, [r7, #14]
 800f3a4:	89fb      	ldrh	r3, [r7, #14]
 800f3a6:	827b      	strh	r3, [r7, #18]
    return (head != tail);
 800f3a8:	8b7a      	ldrh	r2, [r7, #26]
 800f3aa:	8a7b      	ldrh	r3, [r7, #18]
 800f3ac:	429a      	cmp	r2, r3
 800f3ae:	bf14      	ite	ne
 800f3b0:	2301      	movne	r3, #1
 800f3b2:	2300      	moveq	r3, #0
 800f3b4:	b2db      	uxtb	r3, r3
}
 800f3b6:	4618      	mov	r0, r3
 800f3b8:	3724      	adds	r7, #36	@ 0x24
 800f3ba:	46bd      	mov	sp, r7
 800f3bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3c0:	4770      	bx	lr
	...

0800f3c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800f3c4:	b580      	push	{r7, lr}
 800f3c6:	b082      	sub	sp, #8
 800f3c8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800f3ca:	2003      	movs	r0, #3
 800f3cc:	f000 f933 	bl	800f636 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800f3d0:	f005 f8c2 	bl	8014558 <HAL_RCC_GetSysClockFreq>
 800f3d4:	4602      	mov	r2, r0
 800f3d6:	4b15      	ldr	r3, [pc, #84]	@ (800f42c <HAL_Init+0x68>)
 800f3d8:	699b      	ldr	r3, [r3, #24]
 800f3da:	0a1b      	lsrs	r3, r3, #8
 800f3dc:	f003 030f 	and.w	r3, r3, #15
 800f3e0:	4913      	ldr	r1, [pc, #76]	@ (800f430 <HAL_Init+0x6c>)
 800f3e2:	5ccb      	ldrb	r3, [r1, r3]
 800f3e4:	f003 031f 	and.w	r3, r3, #31
 800f3e8:	fa22 f303 	lsr.w	r3, r2, r3
 800f3ec:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800f3ee:	4b0f      	ldr	r3, [pc, #60]	@ (800f42c <HAL_Init+0x68>)
 800f3f0:	699b      	ldr	r3, [r3, #24]
 800f3f2:	f003 030f 	and.w	r3, r3, #15
 800f3f6:	4a0e      	ldr	r2, [pc, #56]	@ (800f430 <HAL_Init+0x6c>)
 800f3f8:	5cd3      	ldrb	r3, [r2, r3]
 800f3fa:	f003 031f 	and.w	r3, r3, #31
 800f3fe:	687a      	ldr	r2, [r7, #4]
 800f400:	fa22 f303 	lsr.w	r3, r2, r3
 800f404:	4a0b      	ldr	r2, [pc, #44]	@ (800f434 <HAL_Init+0x70>)
 800f406:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800f408:	4a0b      	ldr	r2, [pc, #44]	@ (800f438 <HAL_Init+0x74>)
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800f40e:	200f      	movs	r0, #15
 800f410:	f7f2 fcce 	bl	8001db0 <HAL_InitTick>
 800f414:	4603      	mov	r3, r0
 800f416:	2b00      	cmp	r3, #0
 800f418:	d001      	beq.n	800f41e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800f41a:	2301      	movs	r3, #1
 800f41c:	e002      	b.n	800f424 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800f41e:	f7f2 fb85 	bl	8001b2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800f422:	2300      	movs	r3, #0
}
 800f424:	4618      	mov	r0, r3
 800f426:	3708      	adds	r7, #8
 800f428:	46bd      	mov	sp, r7
 800f42a:	bd80      	pop	{r7, pc}
 800f42c:	58024400 	.word	0x58024400
 800f430:	080210f8 	.word	0x080210f8
 800f434:	24000004 	.word	0x24000004
 800f438:	24000000 	.word	0x24000000

0800f43c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800f43c:	b480      	push	{r7}
 800f43e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800f440:	4b06      	ldr	r3, [pc, #24]	@ (800f45c <HAL_IncTick+0x20>)
 800f442:	781b      	ldrb	r3, [r3, #0]
 800f444:	461a      	mov	r2, r3
 800f446:	4b06      	ldr	r3, [pc, #24]	@ (800f460 <HAL_IncTick+0x24>)
 800f448:	681b      	ldr	r3, [r3, #0]
 800f44a:	4413      	add	r3, r2
 800f44c:	4a04      	ldr	r2, [pc, #16]	@ (800f460 <HAL_IncTick+0x24>)
 800f44e:	6013      	str	r3, [r2, #0]
}
 800f450:	bf00      	nop
 800f452:	46bd      	mov	sp, r7
 800f454:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f458:	4770      	bx	lr
 800f45a:	bf00      	nop
 800f45c:	240000dc 	.word	0x240000dc
 800f460:	24043f04 	.word	0x24043f04

0800f464 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800f464:	b480      	push	{r7}
 800f466:	af00      	add	r7, sp, #0
  return uwTick;
 800f468:	4b03      	ldr	r3, [pc, #12]	@ (800f478 <HAL_GetTick+0x14>)
 800f46a:	681b      	ldr	r3, [r3, #0]
}
 800f46c:	4618      	mov	r0, r3
 800f46e:	46bd      	mov	sp, r7
 800f470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f474:	4770      	bx	lr
 800f476:	bf00      	nop
 800f478:	24043f04 	.word	0x24043f04

0800f47c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800f47c:	b580      	push	{r7, lr}
 800f47e:	b084      	sub	sp, #16
 800f480:	af00      	add	r7, sp, #0
 800f482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800f484:	f7ff ffee 	bl	800f464 <HAL_GetTick>
 800f488:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800f48e:	68fb      	ldr	r3, [r7, #12]
 800f490:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f494:	d005      	beq.n	800f4a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800f496:	4b0a      	ldr	r3, [pc, #40]	@ (800f4c0 <HAL_Delay+0x44>)
 800f498:	781b      	ldrb	r3, [r3, #0]
 800f49a:	461a      	mov	r2, r3
 800f49c:	68fb      	ldr	r3, [r7, #12]
 800f49e:	4413      	add	r3, r2
 800f4a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800f4a2:	bf00      	nop
 800f4a4:	f7ff ffde 	bl	800f464 <HAL_GetTick>
 800f4a8:	4602      	mov	r2, r0
 800f4aa:	68bb      	ldr	r3, [r7, #8]
 800f4ac:	1ad3      	subs	r3, r2, r3
 800f4ae:	68fa      	ldr	r2, [r7, #12]
 800f4b0:	429a      	cmp	r2, r3
 800f4b2:	d8f7      	bhi.n	800f4a4 <HAL_Delay+0x28>
  {
  }
}
 800f4b4:	bf00      	nop
 800f4b6:	bf00      	nop
 800f4b8:	3710      	adds	r7, #16
 800f4ba:	46bd      	mov	sp, r7
 800f4bc:	bd80      	pop	{r7, pc}
 800f4be:	bf00      	nop
 800f4c0:	240000dc 	.word	0x240000dc

0800f4c4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800f4c4:	b480      	push	{r7}
 800f4c6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800f4c8:	4b03      	ldr	r3, [pc, #12]	@ (800f4d8 <HAL_GetREVID+0x14>)
 800f4ca:	681b      	ldr	r3, [r3, #0]
 800f4cc:	0c1b      	lsrs	r3, r3, #16
}
 800f4ce:	4618      	mov	r0, r3
 800f4d0:	46bd      	mov	sp, r7
 800f4d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4d6:	4770      	bx	lr
 800f4d8:	5c001000 	.word	0x5c001000

0800f4dc <__NVIC_SetPriorityGrouping>:
{
 800f4dc:	b480      	push	{r7}
 800f4de:	b085      	sub	sp, #20
 800f4e0:	af00      	add	r7, sp, #0
 800f4e2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	f003 0307 	and.w	r3, r3, #7
 800f4ea:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800f4ec:	4b0b      	ldr	r3, [pc, #44]	@ (800f51c <__NVIC_SetPriorityGrouping+0x40>)
 800f4ee:	68db      	ldr	r3, [r3, #12]
 800f4f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800f4f2:	68ba      	ldr	r2, [r7, #8]
 800f4f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800f4f8:	4013      	ands	r3, r2
 800f4fa:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800f4fc:	68fb      	ldr	r3, [r7, #12]
 800f4fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800f500:	68bb      	ldr	r3, [r7, #8]
 800f502:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800f504:	4b06      	ldr	r3, [pc, #24]	@ (800f520 <__NVIC_SetPriorityGrouping+0x44>)
 800f506:	4313      	orrs	r3, r2
 800f508:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800f50a:	4a04      	ldr	r2, [pc, #16]	@ (800f51c <__NVIC_SetPriorityGrouping+0x40>)
 800f50c:	68bb      	ldr	r3, [r7, #8]
 800f50e:	60d3      	str	r3, [r2, #12]
}
 800f510:	bf00      	nop
 800f512:	3714      	adds	r7, #20
 800f514:	46bd      	mov	sp, r7
 800f516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f51a:	4770      	bx	lr
 800f51c:	e000ed00 	.word	0xe000ed00
 800f520:	05fa0000 	.word	0x05fa0000

0800f524 <__NVIC_GetPriorityGrouping>:
{
 800f524:	b480      	push	{r7}
 800f526:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800f528:	4b04      	ldr	r3, [pc, #16]	@ (800f53c <__NVIC_GetPriorityGrouping+0x18>)
 800f52a:	68db      	ldr	r3, [r3, #12]
 800f52c:	0a1b      	lsrs	r3, r3, #8
 800f52e:	f003 0307 	and.w	r3, r3, #7
}
 800f532:	4618      	mov	r0, r3
 800f534:	46bd      	mov	sp, r7
 800f536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f53a:	4770      	bx	lr
 800f53c:	e000ed00 	.word	0xe000ed00

0800f540 <__NVIC_EnableIRQ>:
{
 800f540:	b480      	push	{r7}
 800f542:	b083      	sub	sp, #12
 800f544:	af00      	add	r7, sp, #0
 800f546:	4603      	mov	r3, r0
 800f548:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800f54a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f54e:	2b00      	cmp	r3, #0
 800f550:	db0b      	blt.n	800f56a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800f552:	88fb      	ldrh	r3, [r7, #6]
 800f554:	f003 021f 	and.w	r2, r3, #31
 800f558:	4907      	ldr	r1, [pc, #28]	@ (800f578 <__NVIC_EnableIRQ+0x38>)
 800f55a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f55e:	095b      	lsrs	r3, r3, #5
 800f560:	2001      	movs	r0, #1
 800f562:	fa00 f202 	lsl.w	r2, r0, r2
 800f566:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800f56a:	bf00      	nop
 800f56c:	370c      	adds	r7, #12
 800f56e:	46bd      	mov	sp, r7
 800f570:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f574:	4770      	bx	lr
 800f576:	bf00      	nop
 800f578:	e000e100 	.word	0xe000e100

0800f57c <__NVIC_SetPriority>:
{
 800f57c:	b480      	push	{r7}
 800f57e:	b083      	sub	sp, #12
 800f580:	af00      	add	r7, sp, #0
 800f582:	4603      	mov	r3, r0
 800f584:	6039      	str	r1, [r7, #0]
 800f586:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800f588:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f58c:	2b00      	cmp	r3, #0
 800f58e:	db0a      	blt.n	800f5a6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800f590:	683b      	ldr	r3, [r7, #0]
 800f592:	b2da      	uxtb	r2, r3
 800f594:	490c      	ldr	r1, [pc, #48]	@ (800f5c8 <__NVIC_SetPriority+0x4c>)
 800f596:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f59a:	0112      	lsls	r2, r2, #4
 800f59c:	b2d2      	uxtb	r2, r2
 800f59e:	440b      	add	r3, r1
 800f5a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800f5a4:	e00a      	b.n	800f5bc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800f5a6:	683b      	ldr	r3, [r7, #0]
 800f5a8:	b2da      	uxtb	r2, r3
 800f5aa:	4908      	ldr	r1, [pc, #32]	@ (800f5cc <__NVIC_SetPriority+0x50>)
 800f5ac:	88fb      	ldrh	r3, [r7, #6]
 800f5ae:	f003 030f 	and.w	r3, r3, #15
 800f5b2:	3b04      	subs	r3, #4
 800f5b4:	0112      	lsls	r2, r2, #4
 800f5b6:	b2d2      	uxtb	r2, r2
 800f5b8:	440b      	add	r3, r1
 800f5ba:	761a      	strb	r2, [r3, #24]
}
 800f5bc:	bf00      	nop
 800f5be:	370c      	adds	r7, #12
 800f5c0:	46bd      	mov	sp, r7
 800f5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5c6:	4770      	bx	lr
 800f5c8:	e000e100 	.word	0xe000e100
 800f5cc:	e000ed00 	.word	0xe000ed00

0800f5d0 <NVIC_EncodePriority>:
{
 800f5d0:	b480      	push	{r7}
 800f5d2:	b089      	sub	sp, #36	@ 0x24
 800f5d4:	af00      	add	r7, sp, #0
 800f5d6:	60f8      	str	r0, [r7, #12]
 800f5d8:	60b9      	str	r1, [r7, #8]
 800f5da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800f5dc:	68fb      	ldr	r3, [r7, #12]
 800f5de:	f003 0307 	and.w	r3, r3, #7
 800f5e2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800f5e4:	69fb      	ldr	r3, [r7, #28]
 800f5e6:	f1c3 0307 	rsb	r3, r3, #7
 800f5ea:	2b04      	cmp	r3, #4
 800f5ec:	bf28      	it	cs
 800f5ee:	2304      	movcs	r3, #4
 800f5f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800f5f2:	69fb      	ldr	r3, [r7, #28]
 800f5f4:	3304      	adds	r3, #4
 800f5f6:	2b06      	cmp	r3, #6
 800f5f8:	d902      	bls.n	800f600 <NVIC_EncodePriority+0x30>
 800f5fa:	69fb      	ldr	r3, [r7, #28]
 800f5fc:	3b03      	subs	r3, #3
 800f5fe:	e000      	b.n	800f602 <NVIC_EncodePriority+0x32>
 800f600:	2300      	movs	r3, #0
 800f602:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800f604:	f04f 32ff 	mov.w	r2, #4294967295
 800f608:	69bb      	ldr	r3, [r7, #24]
 800f60a:	fa02 f303 	lsl.w	r3, r2, r3
 800f60e:	43da      	mvns	r2, r3
 800f610:	68bb      	ldr	r3, [r7, #8]
 800f612:	401a      	ands	r2, r3
 800f614:	697b      	ldr	r3, [r7, #20]
 800f616:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800f618:	f04f 31ff 	mov.w	r1, #4294967295
 800f61c:	697b      	ldr	r3, [r7, #20]
 800f61e:	fa01 f303 	lsl.w	r3, r1, r3
 800f622:	43d9      	mvns	r1, r3
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800f628:	4313      	orrs	r3, r2
}
 800f62a:	4618      	mov	r0, r3
 800f62c:	3724      	adds	r7, #36	@ 0x24
 800f62e:	46bd      	mov	sp, r7
 800f630:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f634:	4770      	bx	lr

0800f636 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800f636:	b580      	push	{r7, lr}
 800f638:	b082      	sub	sp, #8
 800f63a:	af00      	add	r7, sp, #0
 800f63c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800f63e:	6878      	ldr	r0, [r7, #4]
 800f640:	f7ff ff4c 	bl	800f4dc <__NVIC_SetPriorityGrouping>
}
 800f644:	bf00      	nop
 800f646:	3708      	adds	r7, #8
 800f648:	46bd      	mov	sp, r7
 800f64a:	bd80      	pop	{r7, pc}

0800f64c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800f64c:	b580      	push	{r7, lr}
 800f64e:	b086      	sub	sp, #24
 800f650:	af00      	add	r7, sp, #0
 800f652:	4603      	mov	r3, r0
 800f654:	60b9      	str	r1, [r7, #8]
 800f656:	607a      	str	r2, [r7, #4]
 800f658:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800f65a:	f7ff ff63 	bl	800f524 <__NVIC_GetPriorityGrouping>
 800f65e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800f660:	687a      	ldr	r2, [r7, #4]
 800f662:	68b9      	ldr	r1, [r7, #8]
 800f664:	6978      	ldr	r0, [r7, #20]
 800f666:	f7ff ffb3 	bl	800f5d0 <NVIC_EncodePriority>
 800f66a:	4602      	mov	r2, r0
 800f66c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800f670:	4611      	mov	r1, r2
 800f672:	4618      	mov	r0, r3
 800f674:	f7ff ff82 	bl	800f57c <__NVIC_SetPriority>
}
 800f678:	bf00      	nop
 800f67a:	3718      	adds	r7, #24
 800f67c:	46bd      	mov	sp, r7
 800f67e:	bd80      	pop	{r7, pc}

0800f680 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800f680:	b580      	push	{r7, lr}
 800f682:	b082      	sub	sp, #8
 800f684:	af00      	add	r7, sp, #0
 800f686:	4603      	mov	r3, r0
 800f688:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800f68a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f68e:	4618      	mov	r0, r3
 800f690:	f7ff ff56 	bl	800f540 <__NVIC_EnableIRQ>
}
 800f694:	bf00      	nop
 800f696:	3708      	adds	r7, #8
 800f698:	46bd      	mov	sp, r7
 800f69a:	bd80      	pop	{r7, pc}

0800f69c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800f69c:	b580      	push	{r7, lr}
 800f69e:	b098      	sub	sp, #96	@ 0x60
 800f6a0:	af00      	add	r7, sp, #0
 800f6a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 800f6a4:	4a84      	ldr	r2, [pc, #528]	@ (800f8b8 <HAL_FDCAN_Init+0x21c>)
 800f6a6:	f107 030c 	add.w	r3, r7, #12
 800f6aa:	4611      	mov	r1, r2
 800f6ac:	224c      	movs	r2, #76	@ 0x4c
 800f6ae:	4618      	mov	r0, r3
 800f6b0:	f00e fed5 	bl	801e45e <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	2b00      	cmp	r3, #0
 800f6b8:	d101      	bne.n	800f6be <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 800f6ba:	2301      	movs	r3, #1
 800f6bc:	e1c6      	b.n	800fa4c <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800f6be:	687b      	ldr	r3, [r7, #4]
 800f6c0:	681b      	ldr	r3, [r3, #0]
 800f6c2:	4a7e      	ldr	r2, [pc, #504]	@ (800f8bc <HAL_FDCAN_Init+0x220>)
 800f6c4:	4293      	cmp	r3, r2
 800f6c6:	d106      	bne.n	800f6d6 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	681b      	ldr	r3, [r3, #0]
 800f6cc:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800f6d0:	461a      	mov	r2, r3
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800f6dc:	b2db      	uxtb	r3, r3
 800f6de:	2b00      	cmp	r3, #0
 800f6e0:	d106      	bne.n	800f6f0 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	2200      	movs	r2, #0
 800f6e6:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800f6ea:	6878      	ldr	r0, [r7, #4]
 800f6ec:	f7f2 fa38 	bl	8001b60 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	681b      	ldr	r3, [r3, #0]
 800f6f4:	699a      	ldr	r2, [r3, #24]
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	681b      	ldr	r3, [r3, #0]
 800f6fa:	f022 0210 	bic.w	r2, r2, #16
 800f6fe:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800f700:	f7ff feb0 	bl	800f464 <HAL_GetTick>
 800f704:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800f706:	e014      	b.n	800f732 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800f708:	f7ff feac 	bl	800f464 <HAL_GetTick>
 800f70c:	4602      	mov	r2, r0
 800f70e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f710:	1ad3      	subs	r3, r2, r3
 800f712:	2b0a      	cmp	r3, #10
 800f714:	d90d      	bls.n	800f732 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800f71c:	f043 0201 	orr.w	r2, r3, #1
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800f726:	687b      	ldr	r3, [r7, #4]
 800f728:	2203      	movs	r2, #3
 800f72a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800f72e:	2301      	movs	r3, #1
 800f730:	e18c      	b.n	800fa4c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	681b      	ldr	r3, [r3, #0]
 800f736:	699b      	ldr	r3, [r3, #24]
 800f738:	f003 0308 	and.w	r3, r3, #8
 800f73c:	2b08      	cmp	r3, #8
 800f73e:	d0e3      	beq.n	800f708 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800f740:	687b      	ldr	r3, [r7, #4]
 800f742:	681b      	ldr	r3, [r3, #0]
 800f744:	699a      	ldr	r2, [r3, #24]
 800f746:	687b      	ldr	r3, [r7, #4]
 800f748:	681b      	ldr	r3, [r3, #0]
 800f74a:	f042 0201 	orr.w	r2, r2, #1
 800f74e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800f750:	f7ff fe88 	bl	800f464 <HAL_GetTick>
 800f754:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800f756:	e014      	b.n	800f782 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800f758:	f7ff fe84 	bl	800f464 <HAL_GetTick>
 800f75c:	4602      	mov	r2, r0
 800f75e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f760:	1ad3      	subs	r3, r2, r3
 800f762:	2b0a      	cmp	r3, #10
 800f764:	d90d      	bls.n	800f782 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800f766:	687b      	ldr	r3, [r7, #4]
 800f768:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800f76c:	f043 0201 	orr.w	r2, r3, #1
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	2203      	movs	r2, #3
 800f77a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800f77e:	2301      	movs	r3, #1
 800f780:	e164      	b.n	800fa4c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800f782:	687b      	ldr	r3, [r7, #4]
 800f784:	681b      	ldr	r3, [r3, #0]
 800f786:	699b      	ldr	r3, [r3, #24]
 800f788:	f003 0301 	and.w	r3, r3, #1
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	d0e3      	beq.n	800f758 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	681b      	ldr	r3, [r3, #0]
 800f794:	699a      	ldr	r2, [r3, #24]
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	681b      	ldr	r3, [r3, #0]
 800f79a:	f042 0202 	orr.w	r2, r2, #2
 800f79e:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	7c1b      	ldrb	r3, [r3, #16]
 800f7a4:	2b01      	cmp	r3, #1
 800f7a6:	d108      	bne.n	800f7ba <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800f7a8:	687b      	ldr	r3, [r7, #4]
 800f7aa:	681b      	ldr	r3, [r3, #0]
 800f7ac:	699a      	ldr	r2, [r3, #24]
 800f7ae:	687b      	ldr	r3, [r7, #4]
 800f7b0:	681b      	ldr	r3, [r3, #0]
 800f7b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f7b6:	619a      	str	r2, [r3, #24]
 800f7b8:	e007      	b.n	800f7ca <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800f7ba:	687b      	ldr	r3, [r7, #4]
 800f7bc:	681b      	ldr	r3, [r3, #0]
 800f7be:	699a      	ldr	r2, [r3, #24]
 800f7c0:	687b      	ldr	r3, [r7, #4]
 800f7c2:	681b      	ldr	r3, [r3, #0]
 800f7c4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f7c8:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	7c5b      	ldrb	r3, [r3, #17]
 800f7ce:	2b01      	cmp	r3, #1
 800f7d0:	d108      	bne.n	800f7e4 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800f7d2:	687b      	ldr	r3, [r7, #4]
 800f7d4:	681b      	ldr	r3, [r3, #0]
 800f7d6:	699a      	ldr	r2, [r3, #24]
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	681b      	ldr	r3, [r3, #0]
 800f7dc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f7e0:	619a      	str	r2, [r3, #24]
 800f7e2:	e007      	b.n	800f7f4 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	681b      	ldr	r3, [r3, #0]
 800f7e8:	699a      	ldr	r2, [r3, #24]
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	681b      	ldr	r3, [r3, #0]
 800f7ee:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800f7f2:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	7c9b      	ldrb	r3, [r3, #18]
 800f7f8:	2b01      	cmp	r3, #1
 800f7fa:	d108      	bne.n	800f80e <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	681b      	ldr	r3, [r3, #0]
 800f800:	699a      	ldr	r2, [r3, #24]
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	681b      	ldr	r3, [r3, #0]
 800f806:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800f80a:	619a      	str	r2, [r3, #24]
 800f80c:	e007      	b.n	800f81e <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	681b      	ldr	r3, [r3, #0]
 800f812:	699a      	ldr	r2, [r3, #24]
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	681b      	ldr	r3, [r3, #0]
 800f818:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800f81c:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800f81e:	687b      	ldr	r3, [r7, #4]
 800f820:	681b      	ldr	r3, [r3, #0]
 800f822:	699b      	ldr	r3, [r3, #24]
 800f824:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	689a      	ldr	r2, [r3, #8]
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	681b      	ldr	r3, [r3, #0]
 800f830:	430a      	orrs	r2, r1
 800f832:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800f834:	687b      	ldr	r3, [r7, #4]
 800f836:	681b      	ldr	r3, [r3, #0]
 800f838:	699a      	ldr	r2, [r3, #24]
 800f83a:	687b      	ldr	r3, [r7, #4]
 800f83c:	681b      	ldr	r3, [r3, #0]
 800f83e:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800f842:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800f844:	687b      	ldr	r3, [r7, #4]
 800f846:	681b      	ldr	r3, [r3, #0]
 800f848:	691a      	ldr	r2, [r3, #16]
 800f84a:	687b      	ldr	r3, [r7, #4]
 800f84c:	681b      	ldr	r3, [r3, #0]
 800f84e:	f022 0210 	bic.w	r2, r2, #16
 800f852:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	68db      	ldr	r3, [r3, #12]
 800f858:	2b01      	cmp	r3, #1
 800f85a:	d108      	bne.n	800f86e <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	681b      	ldr	r3, [r3, #0]
 800f860:	699a      	ldr	r2, [r3, #24]
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	681b      	ldr	r3, [r3, #0]
 800f866:	f042 0204 	orr.w	r2, r2, #4
 800f86a:	619a      	str	r2, [r3, #24]
 800f86c:	e030      	b.n	800f8d0 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800f86e:	687b      	ldr	r3, [r7, #4]
 800f870:	68db      	ldr	r3, [r3, #12]
 800f872:	2b00      	cmp	r3, #0
 800f874:	d02c      	beq.n	800f8d0 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800f876:	687b      	ldr	r3, [r7, #4]
 800f878:	68db      	ldr	r3, [r3, #12]
 800f87a:	2b02      	cmp	r3, #2
 800f87c:	d020      	beq.n	800f8c0 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	681b      	ldr	r3, [r3, #0]
 800f882:	699a      	ldr	r2, [r3, #24]
 800f884:	687b      	ldr	r3, [r7, #4]
 800f886:	681b      	ldr	r3, [r3, #0]
 800f888:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800f88c:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	681b      	ldr	r3, [r3, #0]
 800f892:	691a      	ldr	r2, [r3, #16]
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	681b      	ldr	r3, [r3, #0]
 800f898:	f042 0210 	orr.w	r2, r2, #16
 800f89c:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	68db      	ldr	r3, [r3, #12]
 800f8a2:	2b03      	cmp	r3, #3
 800f8a4:	d114      	bne.n	800f8d0 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800f8a6:	687b      	ldr	r3, [r7, #4]
 800f8a8:	681b      	ldr	r3, [r3, #0]
 800f8aa:	699a      	ldr	r2, [r3, #24]
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	681b      	ldr	r3, [r3, #0]
 800f8b0:	f042 0220 	orr.w	r2, r2, #32
 800f8b4:	619a      	str	r2, [r3, #24]
 800f8b6:	e00b      	b.n	800f8d0 <HAL_FDCAN_Init+0x234>
 800f8b8:	08021040 	.word	0x08021040
 800f8bc:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800f8c0:	687b      	ldr	r3, [r7, #4]
 800f8c2:	681b      	ldr	r3, [r3, #0]
 800f8c4:	699a      	ldr	r2, [r3, #24]
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	681b      	ldr	r3, [r3, #0]
 800f8ca:	f042 0220 	orr.w	r2, r2, #32
 800f8ce:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	699b      	ldr	r3, [r3, #24]
 800f8d4:	3b01      	subs	r3, #1
 800f8d6:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800f8d8:	687b      	ldr	r3, [r7, #4]
 800f8da:	69db      	ldr	r3, [r3, #28]
 800f8dc:	3b01      	subs	r3, #1
 800f8de:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800f8e0:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800f8e2:	687b      	ldr	r3, [r7, #4]
 800f8e4:	6a1b      	ldr	r3, [r3, #32]
 800f8e6:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800f8e8:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800f8ec:	687b      	ldr	r3, [r7, #4]
 800f8ee:	695b      	ldr	r3, [r3, #20]
 800f8f0:	3b01      	subs	r3, #1
 800f8f2:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800f8f8:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800f8fa:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	689b      	ldr	r3, [r3, #8]
 800f900:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f904:	d115      	bne.n	800f932 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f90a:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f910:	3b01      	subs	r3, #1
 800f912:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800f914:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f91a:	3b01      	subs	r3, #1
 800f91c:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800f91e:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800f922:	687b      	ldr	r3, [r7, #4]
 800f924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f926:	3b01      	subs	r3, #1
 800f928:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800f92e:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800f930:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800f932:	687b      	ldr	r3, [r7, #4]
 800f934:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f936:	2b00      	cmp	r3, #0
 800f938:	d00a      	beq.n	800f950 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	681b      	ldr	r3, [r3, #0]
 800f93e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800f946:	687b      	ldr	r3, [r7, #4]
 800f948:	681b      	ldr	r3, [r3, #0]
 800f94a:	430a      	orrs	r2, r1
 800f94c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 800f950:	687b      	ldr	r3, [r7, #4]
 800f952:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f958:	4413      	add	r3, r2
 800f95a:	2b00      	cmp	r3, #0
 800f95c:	d011      	beq.n	800f982 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	681b      	ldr	r3, [r3, #0]
 800f962:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800f966:	f023 0107 	bic.w	r1, r3, #7
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f96e:	009b      	lsls	r3, r3, #2
 800f970:	3360      	adds	r3, #96	@ 0x60
 800f972:	443b      	add	r3, r7
 800f974:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	681b      	ldr	r3, [r3, #0]
 800f97c:	430a      	orrs	r2, r1
 800f97e:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f986:	2b00      	cmp	r3, #0
 800f988:	d011      	beq.n	800f9ae <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	681b      	ldr	r3, [r3, #0]
 800f98e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800f992:	f023 0107 	bic.w	r1, r3, #7
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f99a:	009b      	lsls	r3, r3, #2
 800f99c:	3360      	adds	r3, #96	@ 0x60
 800f99e:	443b      	add	r3, r7
 800f9a0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	681b      	ldr	r3, [r3, #0]
 800f9a8:	430a      	orrs	r2, r1
 800f9aa:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f9b2:	2b00      	cmp	r3, #0
 800f9b4:	d012      	beq.n	800f9dc <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	681b      	ldr	r3, [r3, #0]
 800f9ba:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800f9be:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f9c6:	009b      	lsls	r3, r3, #2
 800f9c8:	3360      	adds	r3, #96	@ 0x60
 800f9ca:	443b      	add	r3, r7
 800f9cc:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800f9d0:	011a      	lsls	r2, r3, #4
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	681b      	ldr	r3, [r3, #0]
 800f9d6:	430a      	orrs	r2, r1
 800f9d8:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 800f9dc:	687b      	ldr	r3, [r7, #4]
 800f9de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f9e0:	2b00      	cmp	r3, #0
 800f9e2:	d012      	beq.n	800fa0a <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	681b      	ldr	r3, [r3, #0]
 800f9e8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800f9ec:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 800f9f0:	687b      	ldr	r3, [r7, #4]
 800f9f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f9f4:	009b      	lsls	r3, r3, #2
 800f9f6:	3360      	adds	r3, #96	@ 0x60
 800f9f8:	443b      	add	r3, r7
 800f9fa:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800f9fe:	021a      	lsls	r2, r3, #8
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	681b      	ldr	r3, [r3, #0]
 800fa04:	430a      	orrs	r2, r1
 800fa06:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 800fa0a:	687b      	ldr	r3, [r7, #4]
 800fa0c:	681b      	ldr	r3, [r3, #0]
 800fa0e:	4a11      	ldr	r2, [pc, #68]	@ (800fa54 <HAL_FDCAN_Init+0x3b8>)
 800fa10:	4293      	cmp	r3, r2
 800fa12:	d107      	bne.n	800fa24 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	685b      	ldr	r3, [r3, #4]
 800fa18:	689a      	ldr	r2, [r3, #8]
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	685b      	ldr	r3, [r3, #4]
 800fa1e:	f022 0203 	bic.w	r2, r2, #3
 800fa22:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	2200      	movs	r2, #0
 800fa28:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800fa2c:	687b      	ldr	r3, [r7, #4]
 800fa2e:	2200      	movs	r2, #0
 800fa30:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800fa34:	687b      	ldr	r3, [r7, #4]
 800fa36:	2201      	movs	r2, #1
 800fa38:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800fa3c:	6878      	ldr	r0, [r7, #4]
 800fa3e:	f000 fdf7 	bl	8010630 <FDCAN_CalcultateRamBlockAddresses>
 800fa42:	4603      	mov	r3, r0
 800fa44:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 800fa48:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 800fa4c:	4618      	mov	r0, r3
 800fa4e:	3760      	adds	r7, #96	@ 0x60
 800fa50:	46bd      	mov	sp, r7
 800fa52:	bd80      	pop	{r7, pc}
 800fa54:	4000a000 	.word	0x4000a000

0800fa58 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 800fa58:	b480      	push	{r7}
 800fa5a:	b087      	sub	sp, #28
 800fa5c:	af00      	add	r7, sp, #0
 800fa5e:	6078      	str	r0, [r7, #4]
 800fa60:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800fa68:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800fa6a:	7bfb      	ldrb	r3, [r7, #15]
 800fa6c:	2b01      	cmp	r3, #1
 800fa6e:	d002      	beq.n	800fa76 <HAL_FDCAN_ConfigFilter+0x1e>
 800fa70:	7bfb      	ldrb	r3, [r7, #15]
 800fa72:	2b02      	cmp	r3, #2
 800fa74:	d157      	bne.n	800fb26 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800fa76:	683b      	ldr	r3, [r7, #0]
 800fa78:	681b      	ldr	r3, [r3, #0]
 800fa7a:	2b00      	cmp	r3, #0
 800fa7c:	d12b      	bne.n	800fad6 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800fa7e:	683b      	ldr	r3, [r7, #0]
 800fa80:	68db      	ldr	r3, [r3, #12]
 800fa82:	2b07      	cmp	r3, #7
 800fa84:	d10d      	bne.n	800faa2 <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 800fa86:	683b      	ldr	r3, [r7, #0]
 800fa88:	691b      	ldr	r3, [r3, #16]
 800fa8a:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 800fa8c:	683b      	ldr	r3, [r7, #0]
 800fa8e:	69db      	ldr	r3, [r3, #28]
 800fa90:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 800fa92:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 800fa94:	683b      	ldr	r3, [r7, #0]
 800fa96:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 800fa98:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 800fa9a:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 800fa9e:	617b      	str	r3, [r7, #20]
 800faa0:	e00e      	b.n	800fac0 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800faa2:	683b      	ldr	r3, [r7, #0]
 800faa4:	689b      	ldr	r3, [r3, #8]
 800faa6:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 800faa8:	683b      	ldr	r3, [r7, #0]
 800faaa:	68db      	ldr	r3, [r3, #12]
 800faac:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800faae:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 800fab0:	683b      	ldr	r3, [r7, #0]
 800fab2:	691b      	ldr	r3, [r3, #16]
 800fab4:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 800fab6:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 800fab8:	683b      	ldr	r3, [r7, #0]
 800faba:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800fabc:	4313      	orrs	r3, r2
 800fabe:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800fac4:	683b      	ldr	r3, [r7, #0]
 800fac6:	685b      	ldr	r3, [r3, #4]
 800fac8:	009b      	lsls	r3, r3, #2
 800faca:	4413      	add	r3, r2
 800facc:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800face:	68bb      	ldr	r3, [r7, #8]
 800fad0:	697a      	ldr	r2, [r7, #20]
 800fad2:	601a      	str	r2, [r3, #0]
 800fad4:	e025      	b.n	800fb22 <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800fad6:	683b      	ldr	r3, [r7, #0]
 800fad8:	68db      	ldr	r3, [r3, #12]
 800fada:	075a      	lsls	r2, r3, #29
 800fadc:	683b      	ldr	r3, [r7, #0]
 800fade:	691b      	ldr	r3, [r3, #16]
 800fae0:	4313      	orrs	r3, r2
 800fae2:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800fae4:	683b      	ldr	r3, [r7, #0]
 800fae6:	68db      	ldr	r3, [r3, #12]
 800fae8:	2b07      	cmp	r3, #7
 800faea:	d103      	bne.n	800faf4 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 800faec:	683b      	ldr	r3, [r7, #0]
 800faee:	699b      	ldr	r3, [r3, #24]
 800faf0:	613b      	str	r3, [r7, #16]
 800faf2:	e006      	b.n	800fb02 <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800faf4:	683b      	ldr	r3, [r7, #0]
 800faf6:	689b      	ldr	r3, [r3, #8]
 800faf8:	079a      	lsls	r2, r3, #30
 800fafa:	683b      	ldr	r3, [r7, #0]
 800fafc:	695b      	ldr	r3, [r3, #20]
 800fafe:	4313      	orrs	r3, r2
 800fb00:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800fb06:	683b      	ldr	r3, [r7, #0]
 800fb08:	685b      	ldr	r3, [r3, #4]
 800fb0a:	00db      	lsls	r3, r3, #3
 800fb0c:	4413      	add	r3, r2
 800fb0e:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800fb10:	68bb      	ldr	r3, [r7, #8]
 800fb12:	697a      	ldr	r2, [r7, #20]
 800fb14:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 800fb16:	68bb      	ldr	r3, [r7, #8]
 800fb18:	3304      	adds	r3, #4
 800fb1a:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 800fb1c:	68bb      	ldr	r3, [r7, #8]
 800fb1e:	693a      	ldr	r2, [r7, #16]
 800fb20:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 800fb22:	2300      	movs	r3, #0
 800fb24:	e008      	b.n	800fb38 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800fb2c:	f043 0202 	orr.w	r2, r3, #2
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800fb36:	2301      	movs	r3, #1
  }
}
 800fb38:	4618      	mov	r0, r3
 800fb3a:	371c      	adds	r7, #28
 800fb3c:	46bd      	mov	sp, r7
 800fb3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb42:	4770      	bx	lr

0800fb44 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800fb44:	b480      	push	{r7}
 800fb46:	b083      	sub	sp, #12
 800fb48:	af00      	add	r7, sp, #0
 800fb4a:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800fb4c:	687b      	ldr	r3, [r7, #4]
 800fb4e:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800fb52:	b2db      	uxtb	r3, r3
 800fb54:	2b01      	cmp	r3, #1
 800fb56:	d111      	bne.n	800fb7c <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800fb58:	687b      	ldr	r3, [r7, #4]
 800fb5a:	2202      	movs	r2, #2
 800fb5c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800fb60:	687b      	ldr	r3, [r7, #4]
 800fb62:	681b      	ldr	r3, [r3, #0]
 800fb64:	699a      	ldr	r2, [r3, #24]
 800fb66:	687b      	ldr	r3, [r7, #4]
 800fb68:	681b      	ldr	r3, [r3, #0]
 800fb6a:	f022 0201 	bic.w	r2, r2, #1
 800fb6e:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800fb70:	687b      	ldr	r3, [r7, #4]
 800fb72:	2200      	movs	r2, #0
 800fb74:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 800fb78:	2300      	movs	r3, #0
 800fb7a:	e008      	b.n	800fb8e <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800fb7c:	687b      	ldr	r3, [r7, #4]
 800fb7e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800fb82:	f043 0204 	orr.w	r2, r3, #4
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800fb8c:	2301      	movs	r3, #1
  }
}
 800fb8e:	4618      	mov	r0, r3
 800fb90:	370c      	adds	r7, #12
 800fb92:	46bd      	mov	sp, r7
 800fb94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb98:	4770      	bx	lr

0800fb9a <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 800fb9a:	b580      	push	{r7, lr}
 800fb9c:	b086      	sub	sp, #24
 800fb9e:	af00      	add	r7, sp, #0
 800fba0:	60f8      	str	r0, [r7, #12]
 800fba2:	60b9      	str	r1, [r7, #8]
 800fba4:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800fba6:	68fb      	ldr	r3, [r7, #12]
 800fba8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800fbac:	b2db      	uxtb	r3, r3
 800fbae:	2b02      	cmp	r3, #2
 800fbb0:	d141      	bne.n	800fc36 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 800fbb2:	68fb      	ldr	r3, [r7, #12]
 800fbb4:	681b      	ldr	r3, [r3, #0]
 800fbb6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800fbba:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 800fbbe:	2b00      	cmp	r3, #0
 800fbc0:	d109      	bne.n	800fbd6 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800fbc2:	68fb      	ldr	r3, [r7, #12]
 800fbc4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800fbc8:	f043 0220 	orr.w	r2, r3, #32
 800fbcc:	68fb      	ldr	r3, [r7, #12]
 800fbce:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 800fbd2:	2301      	movs	r3, #1
 800fbd4:	e038      	b.n	800fc48 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800fbd6:	68fb      	ldr	r3, [r7, #12]
 800fbd8:	681b      	ldr	r3, [r3, #0]
 800fbda:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800fbde:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800fbe2:	2b00      	cmp	r3, #0
 800fbe4:	d009      	beq.n	800fbfa <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 800fbe6:	68fb      	ldr	r3, [r7, #12]
 800fbe8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800fbec:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800fbf0:	68fb      	ldr	r3, [r7, #12]
 800fbf2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 800fbf6:	2301      	movs	r3, #1
 800fbf8:	e026      	b.n	800fc48 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800fbfa:	68fb      	ldr	r3, [r7, #12]
 800fbfc:	681b      	ldr	r3, [r3, #0]
 800fbfe:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800fc02:	0c1b      	lsrs	r3, r3, #16
 800fc04:	f003 031f 	and.w	r3, r3, #31
 800fc08:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 800fc0a:	697b      	ldr	r3, [r7, #20]
 800fc0c:	687a      	ldr	r2, [r7, #4]
 800fc0e:	68b9      	ldr	r1, [r7, #8]
 800fc10:	68f8      	ldr	r0, [r7, #12]
 800fc12:	f000 fe93 	bl	801093c <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800fc16:	68fb      	ldr	r3, [r7, #12]
 800fc18:	681b      	ldr	r3, [r3, #0]
 800fc1a:	2101      	movs	r1, #1
 800fc1c:	697a      	ldr	r2, [r7, #20]
 800fc1e:	fa01 f202 	lsl.w	r2, r1, r2
 800fc22:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800fc26:	2201      	movs	r2, #1
 800fc28:	697b      	ldr	r3, [r7, #20]
 800fc2a:	409a      	lsls	r2, r3
 800fc2c:	68fb      	ldr	r3, [r7, #12]
 800fc2e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 800fc32:	2300      	movs	r3, #0
 800fc34:	e008      	b.n	800fc48 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800fc36:	68fb      	ldr	r3, [r7, #12]
 800fc38:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800fc3c:	f043 0208 	orr.w	r2, r3, #8
 800fc40:	68fb      	ldr	r3, [r7, #12]
 800fc42:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800fc46:	2301      	movs	r3, #1
  }
}
 800fc48:	4618      	mov	r0, r3
 800fc4a:	3718      	adds	r7, #24
 800fc4c:	46bd      	mov	sp, r7
 800fc4e:	bd80      	pop	{r7, pc}

0800fc50 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 800fc50:	b480      	push	{r7}
 800fc52:	b08b      	sub	sp, #44	@ 0x2c
 800fc54:	af00      	add	r7, sp, #0
 800fc56:	60f8      	str	r0, [r7, #12]
 800fc58:	60b9      	str	r1, [r7, #8]
 800fc5a:	607a      	str	r2, [r7, #4]
 800fc5c:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800fc5e:	2300      	movs	r3, #0
 800fc60:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800fc62:	68fb      	ldr	r3, [r7, #12]
 800fc64:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800fc68:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 800fc6a:	7efb      	ldrb	r3, [r7, #27]
 800fc6c:	2b02      	cmp	r3, #2
 800fc6e:	f040 8149 	bne.w	800ff04 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800fc72:	68bb      	ldr	r3, [r7, #8]
 800fc74:	2b40      	cmp	r3, #64	@ 0x40
 800fc76:	d14c      	bne.n	800fd12 <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 800fc78:	68fb      	ldr	r3, [r7, #12]
 800fc7a:	681b      	ldr	r3, [r3, #0]
 800fc7c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800fc80:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	d109      	bne.n	800fc9c <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800fc88:	68fb      	ldr	r3, [r7, #12]
 800fc8a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800fc8e:	f043 0220 	orr.w	r2, r3, #32
 800fc92:	68fb      	ldr	r3, [r7, #12]
 800fc94:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800fc98:	2301      	movs	r3, #1
 800fc9a:	e13c      	b.n	800ff16 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 800fc9c:	68fb      	ldr	r3, [r7, #12]
 800fc9e:	681b      	ldr	r3, [r3, #0]
 800fca0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800fca4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	d109      	bne.n	800fcc0 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800fcac:	68fb      	ldr	r3, [r7, #12]
 800fcae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800fcb2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800fcb6:	68fb      	ldr	r3, [r7, #12]
 800fcb8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800fcbc:	2301      	movs	r3, #1
 800fcbe:	e12a      	b.n	800ff16 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 800fcc0:	68fb      	ldr	r3, [r7, #12]
 800fcc2:	681b      	ldr	r3, [r3, #0]
 800fcc4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800fcc8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800fccc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800fcd0:	d10a      	bne.n	800fce8 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800fcd2:	68fb      	ldr	r3, [r7, #12]
 800fcd4:	681b      	ldr	r3, [r3, #0]
 800fcd6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800fcda:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800fcde:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800fce2:	d101      	bne.n	800fce8 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800fce4:	2301      	movs	r3, #1
 800fce6:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800fce8:	68fb      	ldr	r3, [r7, #12]
 800fcea:	681b      	ldr	r3, [r3, #0]
 800fcec:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800fcf0:	0a1b      	lsrs	r3, r3, #8
 800fcf2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800fcf6:	69fa      	ldr	r2, [r7, #28]
 800fcf8:	4413      	add	r3, r2
 800fcfa:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 800fcfc:	68fb      	ldr	r3, [r7, #12]
 800fcfe:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 800fd00:	68fb      	ldr	r3, [r7, #12]
 800fd02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fd04:	69f9      	ldr	r1, [r7, #28]
 800fd06:	fb01 f303 	mul.w	r3, r1, r3
 800fd0a:	009b      	lsls	r3, r3, #2
 800fd0c:	4413      	add	r3, r2
 800fd0e:	627b      	str	r3, [r7, #36]	@ 0x24
 800fd10:	e068      	b.n	800fde4 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800fd12:	68bb      	ldr	r3, [r7, #8]
 800fd14:	2b41      	cmp	r3, #65	@ 0x41
 800fd16:	d14c      	bne.n	800fdb2 <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 800fd18:	68fb      	ldr	r3, [r7, #12]
 800fd1a:	681b      	ldr	r3, [r3, #0]
 800fd1c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800fd20:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800fd24:	2b00      	cmp	r3, #0
 800fd26:	d109      	bne.n	800fd3c <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800fd28:	68fb      	ldr	r3, [r7, #12]
 800fd2a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800fd2e:	f043 0220 	orr.w	r2, r3, #32
 800fd32:	68fb      	ldr	r3, [r7, #12]
 800fd34:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800fd38:	2301      	movs	r3, #1
 800fd3a:	e0ec      	b.n	800ff16 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 800fd3c:	68fb      	ldr	r3, [r7, #12]
 800fd3e:	681b      	ldr	r3, [r3, #0]
 800fd40:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800fd44:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fd48:	2b00      	cmp	r3, #0
 800fd4a:	d109      	bne.n	800fd60 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800fd4c:	68fb      	ldr	r3, [r7, #12]
 800fd4e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800fd52:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800fd56:	68fb      	ldr	r3, [r7, #12]
 800fd58:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800fd5c:	2301      	movs	r3, #1
 800fd5e:	e0da      	b.n	800ff16 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 800fd60:	68fb      	ldr	r3, [r7, #12]
 800fd62:	681b      	ldr	r3, [r3, #0]
 800fd64:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800fd68:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800fd6c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800fd70:	d10a      	bne.n	800fd88 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800fd72:	68fb      	ldr	r3, [r7, #12]
 800fd74:	681b      	ldr	r3, [r3, #0]
 800fd76:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800fd7a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800fd7e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800fd82:	d101      	bne.n	800fd88 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800fd84:	2301      	movs	r3, #1
 800fd86:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 800fd88:	68fb      	ldr	r3, [r7, #12]
 800fd8a:	681b      	ldr	r3, [r3, #0]
 800fd8c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800fd90:	0a1b      	lsrs	r3, r3, #8
 800fd92:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800fd96:	69fa      	ldr	r2, [r7, #28]
 800fd98:	4413      	add	r3, r2
 800fd9a:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 800fd9c:	68fb      	ldr	r3, [r7, #12]
 800fd9e:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 800fda0:	68fb      	ldr	r3, [r7, #12]
 800fda2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fda4:	69f9      	ldr	r1, [r7, #28]
 800fda6:	fb01 f303 	mul.w	r3, r1, r3
 800fdaa:	009b      	lsls	r3, r3, #2
 800fdac:	4413      	add	r3, r2
 800fdae:	627b      	str	r3, [r7, #36]	@ 0x24
 800fdb0:	e018      	b.n	800fde4 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 800fdb2:	68fb      	ldr	r3, [r7, #12]
 800fdb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fdb6:	68ba      	ldr	r2, [r7, #8]
 800fdb8:	429a      	cmp	r2, r3
 800fdba:	d309      	bcc.n	800fdd0 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800fdbc:	68fb      	ldr	r3, [r7, #12]
 800fdbe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800fdc2:	f043 0220 	orr.w	r2, r3, #32
 800fdc6:	68fb      	ldr	r3, [r7, #12]
 800fdc8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800fdcc:	2301      	movs	r3, #1
 800fdce:	e0a2      	b.n	800ff16 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 800fdd0:	68fb      	ldr	r3, [r7, #12]
 800fdd2:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 800fdd4:	68fb      	ldr	r3, [r7, #12]
 800fdd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fdd8:	68b9      	ldr	r1, [r7, #8]
 800fdda:	fb01 f303 	mul.w	r3, r1, r3
 800fdde:	009b      	lsls	r3, r3, #2
 800fde0:	4413      	add	r3, r2
 800fde2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800fde4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fde6:	681b      	ldr	r3, [r3, #0]
 800fde8:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800fdf0:	687b      	ldr	r3, [r7, #4]
 800fdf2:	685b      	ldr	r3, [r3, #4]
 800fdf4:	2b00      	cmp	r3, #0
 800fdf6:	d107      	bne.n	800fe08 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800fdf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fdfa:	681b      	ldr	r3, [r3, #0]
 800fdfc:	0c9b      	lsrs	r3, r3, #18
 800fdfe:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	601a      	str	r2, [r3, #0]
 800fe06:	e005      	b.n	800fe14 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800fe08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe0a:	681b      	ldr	r3, [r3, #0]
 800fe0c:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800fe14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe16:	681b      	ldr	r3, [r3, #0]
 800fe18:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800fe20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe22:	681b      	ldr	r3, [r3, #0]
 800fe24:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800fe2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe2e:	3304      	adds	r3, #4
 800fe30:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800fe32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe34:	681b      	ldr	r3, [r3, #0]
 800fe36:	b29a      	uxth	r2, r3
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 800fe3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe3e:	681b      	ldr	r3, [r3, #0]
 800fe40:	0c1b      	lsrs	r3, r3, #16
 800fe42:	f003 020f 	and.w	r2, r3, #15
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800fe4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe4c:	681b      	ldr	r3, [r3, #0]
 800fe4e:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800fe56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe58:	681b      	ldr	r3, [r3, #0]
 800fe5a:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800fe62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe64:	681b      	ldr	r3, [r3, #0]
 800fe66:	0e1b      	lsrs	r3, r3, #24
 800fe68:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800fe6c:	687b      	ldr	r3, [r7, #4]
 800fe6e:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800fe70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe72:	681b      	ldr	r3, [r3, #0]
 800fe74:	0fda      	lsrs	r2, r3, #31
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800fe7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe7c:	3304      	adds	r3, #4
 800fe7e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800fe80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe82:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800fe84:	2300      	movs	r3, #0
 800fe86:	623b      	str	r3, [r7, #32]
 800fe88:	e00a      	b.n	800fea0 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800fe8a:	697a      	ldr	r2, [r7, #20]
 800fe8c:	6a3b      	ldr	r3, [r7, #32]
 800fe8e:	441a      	add	r2, r3
 800fe90:	6839      	ldr	r1, [r7, #0]
 800fe92:	6a3b      	ldr	r3, [r7, #32]
 800fe94:	440b      	add	r3, r1
 800fe96:	7812      	ldrb	r2, [r2, #0]
 800fe98:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800fe9a:	6a3b      	ldr	r3, [r7, #32]
 800fe9c:	3301      	adds	r3, #1
 800fe9e:	623b      	str	r3, [r7, #32]
 800fea0:	687b      	ldr	r3, [r7, #4]
 800fea2:	68db      	ldr	r3, [r3, #12]
 800fea4:	4a1f      	ldr	r2, [pc, #124]	@ (800ff24 <HAL_FDCAN_GetRxMessage+0x2d4>)
 800fea6:	5cd3      	ldrb	r3, [r2, r3]
 800fea8:	461a      	mov	r2, r3
 800feaa:	6a3b      	ldr	r3, [r7, #32]
 800feac:	4293      	cmp	r3, r2
 800feae:	d3ec      	bcc.n	800fe8a <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800feb0:	68bb      	ldr	r3, [r7, #8]
 800feb2:	2b40      	cmp	r3, #64	@ 0x40
 800feb4:	d105      	bne.n	800fec2 <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800feb6:	68fb      	ldr	r3, [r7, #12]
 800feb8:	681b      	ldr	r3, [r3, #0]
 800feba:	69fa      	ldr	r2, [r7, #28]
 800febc:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 800fec0:	e01e      	b.n	800ff00 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800fec2:	68bb      	ldr	r3, [r7, #8]
 800fec4:	2b41      	cmp	r3, #65	@ 0x41
 800fec6:	d105      	bne.n	800fed4 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 800fec8:	68fb      	ldr	r3, [r7, #12]
 800feca:	681b      	ldr	r3, [r3, #0]
 800fecc:	69fa      	ldr	r2, [r7, #28]
 800fece:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 800fed2:	e015      	b.n	800ff00 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 800fed4:	68bb      	ldr	r3, [r7, #8]
 800fed6:	2b1f      	cmp	r3, #31
 800fed8:	d808      	bhi.n	800feec <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 800feda:	68fb      	ldr	r3, [r7, #12]
 800fedc:	681b      	ldr	r3, [r3, #0]
 800fede:	2101      	movs	r1, #1
 800fee0:	68ba      	ldr	r2, [r7, #8]
 800fee2:	fa01 f202 	lsl.w	r2, r1, r2
 800fee6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800feea:	e009      	b.n	800ff00 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 800feec:	68bb      	ldr	r3, [r7, #8]
 800feee:	f003 021f 	and.w	r2, r3, #31
 800fef2:	68fb      	ldr	r3, [r7, #12]
 800fef4:	681b      	ldr	r3, [r3, #0]
 800fef6:	2101      	movs	r1, #1
 800fef8:	fa01 f202 	lsl.w	r2, r1, r2
 800fefc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 800ff00:	2300      	movs	r3, #0
 800ff02:	e008      	b.n	800ff16 <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800ff04:	68fb      	ldr	r3, [r7, #12]
 800ff06:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ff0a:	f043 0208 	orr.w	r2, r3, #8
 800ff0e:	68fb      	ldr	r3, [r7, #12]
 800ff10:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800ff14:	2301      	movs	r3, #1
  }
}
 800ff16:	4618      	mov	r0, r3
 800ff18:	372c      	adds	r7, #44	@ 0x2c
 800ff1a:	46bd      	mov	sp, r7
 800ff1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff20:	4770      	bx	lr
 800ff22:	bf00      	nop
 800ff24:	0802fc7c 	.word	0x0802fc7c

0800ff28 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 800ff28:	b480      	push	{r7}
 800ff2a:	b087      	sub	sp, #28
 800ff2c:	af00      	add	r7, sp, #0
 800ff2e:	60f8      	str	r0, [r7, #12]
 800ff30:	60b9      	str	r1, [r7, #8]
 800ff32:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800ff34:	68fb      	ldr	r3, [r7, #12]
 800ff36:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800ff3a:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800ff3c:	7dfb      	ldrb	r3, [r7, #23]
 800ff3e:	2b01      	cmp	r3, #1
 800ff40:	d002      	beq.n	800ff48 <HAL_FDCAN_ActivateNotification+0x20>
 800ff42:	7dfb      	ldrb	r3, [r7, #23]
 800ff44:	2b02      	cmp	r3, #2
 800ff46:	d155      	bne.n	800fff4 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 800ff48:	68fb      	ldr	r3, [r7, #12]
 800ff4a:	681b      	ldr	r3, [r3, #0]
 800ff4c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800ff4e:	68bb      	ldr	r3, [r7, #8]
 800ff50:	4013      	ands	r3, r2
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	d108      	bne.n	800ff68 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800ff56:	68fb      	ldr	r3, [r7, #12]
 800ff58:	681b      	ldr	r3, [r3, #0]
 800ff5a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ff5c:	68fb      	ldr	r3, [r7, #12]
 800ff5e:	681b      	ldr	r3, [r3, #0]
 800ff60:	f042 0201 	orr.w	r2, r2, #1
 800ff64:	65da      	str	r2, [r3, #92]	@ 0x5c
 800ff66:	e014      	b.n	800ff92 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 800ff68:	68fb      	ldr	r3, [r7, #12]
 800ff6a:	681b      	ldr	r3, [r3, #0]
 800ff6c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800ff6e:	68bb      	ldr	r3, [r7, #8]
 800ff70:	4013      	ands	r3, r2
 800ff72:	68ba      	ldr	r2, [r7, #8]
 800ff74:	429a      	cmp	r2, r3
 800ff76:	d108      	bne.n	800ff8a <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800ff78:	68fb      	ldr	r3, [r7, #12]
 800ff7a:	681b      	ldr	r3, [r3, #0]
 800ff7c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ff7e:	68fb      	ldr	r3, [r7, #12]
 800ff80:	681b      	ldr	r3, [r3, #0]
 800ff82:	f042 0202 	orr.w	r2, r2, #2
 800ff86:	65da      	str	r2, [r3, #92]	@ 0x5c
 800ff88:	e003      	b.n	800ff92 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 800ff8a:	68fb      	ldr	r3, [r7, #12]
 800ff8c:	681b      	ldr	r3, [r3, #0]
 800ff8e:	2203      	movs	r2, #3
 800ff90:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800ff92:	68bb      	ldr	r3, [r7, #8]
 800ff94:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ff98:	2b00      	cmp	r3, #0
 800ff9a:	d009      	beq.n	800ffb0 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 800ff9c:	68fb      	ldr	r3, [r7, #12]
 800ff9e:	681b      	ldr	r3, [r3, #0]
 800ffa0:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 800ffa4:	68fb      	ldr	r3, [r7, #12]
 800ffa6:	681b      	ldr	r3, [r3, #0]
 800ffa8:	687a      	ldr	r2, [r7, #4]
 800ffaa:	430a      	orrs	r2, r1
 800ffac:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800ffb0:	68bb      	ldr	r3, [r7, #8]
 800ffb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ffb6:	2b00      	cmp	r3, #0
 800ffb8:	d009      	beq.n	800ffce <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800ffba:	68fb      	ldr	r3, [r7, #12]
 800ffbc:	681b      	ldr	r3, [r3, #0]
 800ffbe:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 800ffc2:	68fb      	ldr	r3, [r7, #12]
 800ffc4:	681b      	ldr	r3, [r3, #0]
 800ffc6:	687a      	ldr	r2, [r7, #4]
 800ffc8:	430a      	orrs	r2, r1
 800ffca:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800ffce:	68fb      	ldr	r3, [r7, #12]
 800ffd0:	681b      	ldr	r3, [r3, #0]
 800ffd2:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800ffd4:	68ba      	ldr	r2, [r7, #8]
 800ffd6:	4b0f      	ldr	r3, [pc, #60]	@ (8010014 <HAL_FDCAN_ActivateNotification+0xec>)
 800ffd8:	4013      	ands	r3, r2
 800ffda:	68fa      	ldr	r2, [r7, #12]
 800ffdc:	6812      	ldr	r2, [r2, #0]
 800ffde:	430b      	orrs	r3, r1
 800ffe0:	6553      	str	r3, [r2, #84]	@ 0x54
 800ffe2:	4b0d      	ldr	r3, [pc, #52]	@ (8010018 <HAL_FDCAN_ActivateNotification+0xf0>)
 800ffe4:	695a      	ldr	r2, [r3, #20]
 800ffe6:	68bb      	ldr	r3, [r7, #8]
 800ffe8:	0f9b      	lsrs	r3, r3, #30
 800ffea:	490b      	ldr	r1, [pc, #44]	@ (8010018 <HAL_FDCAN_ActivateNotification+0xf0>)
 800ffec:	4313      	orrs	r3, r2
 800ffee:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 800fff0:	2300      	movs	r3, #0
 800fff2:	e008      	b.n	8010006 <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800fff4:	68fb      	ldr	r3, [r7, #12]
 800fff6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800fffa:	f043 0202 	orr.w	r2, r3, #2
 800fffe:	68fb      	ldr	r3, [r7, #12]
 8010000:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8010004:	2301      	movs	r3, #1
  }
}
 8010006:	4618      	mov	r0, r3
 8010008:	371c      	adds	r7, #28
 801000a:	46bd      	mov	sp, r7
 801000c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010010:	4770      	bx	lr
 8010012:	bf00      	nop
 8010014:	3fcfffff 	.word	0x3fcfffff
 8010018:	4000a800 	.word	0x4000a800

0801001c <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 801001c:	b580      	push	{r7, lr}
 801001e:	b096      	sub	sp, #88	@ 0x58
 8010020:	af00      	add	r7, sp, #0
 8010022:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8010024:	4b9a      	ldr	r3, [pc, #616]	@ (8010290 <HAL_FDCAN_IRQHandler+0x274>)
 8010026:	691b      	ldr	r3, [r3, #16]
 8010028:	079b      	lsls	r3, r3, #30
 801002a:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 801002c:	4b98      	ldr	r3, [pc, #608]	@ (8010290 <HAL_FDCAN_IRQHandler+0x274>)
 801002e:	695b      	ldr	r3, [r3, #20]
 8010030:	079b      	lsls	r3, r3, #30
 8010032:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8010034:	4013      	ands	r3, r2
 8010036:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	681b      	ldr	r3, [r3, #0]
 801003c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801003e:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8010042:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8010044:	687b      	ldr	r3, [r7, #4]
 8010046:	681b      	ldr	r3, [r3, #0]
 8010048:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801004a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801004c:	4013      	ands	r3, r2
 801004e:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8010050:	687b      	ldr	r3, [r7, #4]
 8010052:	681b      	ldr	r3, [r3, #0]
 8010054:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010056:	f003 030f 	and.w	r3, r3, #15
 801005a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	681b      	ldr	r3, [r3, #0]
 8010060:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010062:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010064:	4013      	ands	r3, r2
 8010066:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	681b      	ldr	r3, [r3, #0]
 801006c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801006e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8010072:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 8010074:	687b      	ldr	r3, [r7, #4]
 8010076:	681b      	ldr	r3, [r3, #0]
 8010078:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801007a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801007c:	4013      	ands	r3, r2
 801007e:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	681b      	ldr	r3, [r3, #0]
 8010084:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010086:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 801008a:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	681b      	ldr	r3, [r3, #0]
 8010090:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010092:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010094:	4013      	ands	r3, r2
 8010096:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8010098:	687b      	ldr	r3, [r7, #4]
 801009a:	681b      	ldr	r3, [r3, #0]
 801009c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801009e:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 80100a2:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	681b      	ldr	r3, [r3, #0]
 80100a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80100aa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80100ac:	4013      	ands	r3, r2
 80100ae:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	681b      	ldr	r3, [r3, #0]
 80100b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80100b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	681b      	ldr	r3, [r3, #0]
 80100bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80100be:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80100c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80100c2:	0a1b      	lsrs	r3, r3, #8
 80100c4:	f003 0301 	and.w	r3, r3, #1
 80100c8:	2b00      	cmp	r3, #0
 80100ca:	d010      	beq.n	80100ee <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80100cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100ce:	0a1b      	lsrs	r3, r3, #8
 80100d0:	f003 0301 	and.w	r3, r3, #1
 80100d4:	2b00      	cmp	r3, #0
 80100d6:	d00a      	beq.n	80100ee <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	681b      	ldr	r3, [r3, #0]
 80100dc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80100e0:	651a      	str	r2, [r3, #80]	@ 0x50
 80100e2:	4b6b      	ldr	r3, [pc, #428]	@ (8010290 <HAL_FDCAN_IRQHandler+0x274>)
 80100e4:	2200      	movs	r2, #0
 80100e6:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80100e8:	6878      	ldr	r0, [r7, #4]
 80100ea:	f000 fa54 	bl	8010596 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80100ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80100f0:	0a9b      	lsrs	r3, r3, #10
 80100f2:	f003 0301 	and.w	r3, r3, #1
 80100f6:	2b00      	cmp	r3, #0
 80100f8:	d01d      	beq.n	8010136 <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80100fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100fc:	0a9b      	lsrs	r3, r3, #10
 80100fe:	f003 0301 	and.w	r3, r3, #1
 8010102:	2b00      	cmp	r3, #0
 8010104:	d017      	beq.n	8010136 <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	681b      	ldr	r3, [r3, #0]
 801010a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 801010e:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8010110:	687b      	ldr	r3, [r7, #4]
 8010112:	681b      	ldr	r3, [r3, #0]
 8010114:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8010118:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801011a:	4013      	ands	r3, r2
 801011c:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 801011e:	687b      	ldr	r3, [r7, #4]
 8010120:	681b      	ldr	r3, [r3, #0]
 8010122:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8010126:	651a      	str	r2, [r3, #80]	@ 0x50
 8010128:	4b59      	ldr	r3, [pc, #356]	@ (8010290 <HAL_FDCAN_IRQHandler+0x274>)
 801012a:	2200      	movs	r2, #0
 801012c:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 801012e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8010130:	6878      	ldr	r0, [r7, #4]
 8010132:	f000 fa07 	bl	8010544 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 8010136:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010138:	2b00      	cmp	r3, #0
 801013a:	d00d      	beq.n	8010158 <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 801013c:	687b      	ldr	r3, [r7, #4]
 801013e:	681a      	ldr	r2, [r3, #0]
 8010140:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010142:	4b54      	ldr	r3, [pc, #336]	@ (8010294 <HAL_FDCAN_IRQHandler+0x278>)
 8010144:	400b      	ands	r3, r1
 8010146:	6513      	str	r3, [r2, #80]	@ 0x50
 8010148:	4a51      	ldr	r2, [pc, #324]	@ (8010290 <HAL_FDCAN_IRQHandler+0x274>)
 801014a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801014c:	0f9b      	lsrs	r3, r3, #30
 801014e:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8010150:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010152:	6878      	ldr	r0, [r7, #4]
 8010154:	f000 f9c0 	bl	80104d8 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8010158:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801015a:	2b00      	cmp	r3, #0
 801015c:	d00d      	beq.n	801017a <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 801015e:	687b      	ldr	r3, [r7, #4]
 8010160:	681a      	ldr	r2, [r3, #0]
 8010162:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8010164:	4b4b      	ldr	r3, [pc, #300]	@ (8010294 <HAL_FDCAN_IRQHandler+0x278>)
 8010166:	400b      	ands	r3, r1
 8010168:	6513      	str	r3, [r2, #80]	@ 0x50
 801016a:	4a49      	ldr	r2, [pc, #292]	@ (8010290 <HAL_FDCAN_IRQHandler+0x274>)
 801016c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801016e:	0f9b      	lsrs	r3, r3, #30
 8010170:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8010172:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8010174:	6878      	ldr	r0, [r7, #4]
 8010176:	f000 f9ba 	bl	80104ee <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 801017a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801017c:	2b00      	cmp	r3, #0
 801017e:	d00d      	beq.n	801019c <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	681a      	ldr	r2, [r3, #0]
 8010184:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8010186:	4b43      	ldr	r3, [pc, #268]	@ (8010294 <HAL_FDCAN_IRQHandler+0x278>)
 8010188:	400b      	ands	r3, r1
 801018a:	6513      	str	r3, [r2, #80]	@ 0x50
 801018c:	4a40      	ldr	r2, [pc, #256]	@ (8010290 <HAL_FDCAN_IRQHandler+0x274>)
 801018e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010190:	0f9b      	lsrs	r3, r3, #30
 8010192:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8010194:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8010196:	6878      	ldr	r0, [r7, #4]
 8010198:	f7fe fb6a 	bl	800e870 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 801019c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801019e:	2b00      	cmp	r3, #0
 80101a0:	d00d      	beq.n	80101be <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80101a2:	687b      	ldr	r3, [r7, #4]
 80101a4:	681a      	ldr	r2, [r3, #0]
 80101a6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80101a8:	4b3a      	ldr	r3, [pc, #232]	@ (8010294 <HAL_FDCAN_IRQHandler+0x278>)
 80101aa:	400b      	ands	r3, r1
 80101ac:	6513      	str	r3, [r2, #80]	@ 0x50
 80101ae:	4a38      	ldr	r2, [pc, #224]	@ (8010290 <HAL_FDCAN_IRQHandler+0x274>)
 80101b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80101b2:	0f9b      	lsrs	r3, r3, #30
 80101b4:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80101b6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80101b8:	6878      	ldr	r0, [r7, #4]
 80101ba:	f000 f9a3 	bl	8010504 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 80101be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80101c0:	0adb      	lsrs	r3, r3, #11
 80101c2:	f003 0301 	and.w	r3, r3, #1
 80101c6:	2b00      	cmp	r3, #0
 80101c8:	d010      	beq.n	80101ec <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 80101ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80101cc:	0adb      	lsrs	r3, r3, #11
 80101ce:	f003 0301 	and.w	r3, r3, #1
 80101d2:	2b00      	cmp	r3, #0
 80101d4:	d00a      	beq.n	80101ec <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80101d6:	687b      	ldr	r3, [r7, #4]
 80101d8:	681b      	ldr	r3, [r3, #0]
 80101da:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80101de:	651a      	str	r2, [r3, #80]	@ 0x50
 80101e0:	4b2b      	ldr	r3, [pc, #172]	@ (8010290 <HAL_FDCAN_IRQHandler+0x274>)
 80101e2:	2200      	movs	r2, #0
 80101e4:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80101e6:	6878      	ldr	r0, [r7, #4]
 80101e8:	f000 f997 	bl	801051a <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 80101ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80101ee:	0a5b      	lsrs	r3, r3, #9
 80101f0:	f003 0301 	and.w	r3, r3, #1
 80101f4:	2b00      	cmp	r3, #0
 80101f6:	d01d      	beq.n	8010234 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80101f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80101fa:	0a5b      	lsrs	r3, r3, #9
 80101fc:	f003 0301 	and.w	r3, r3, #1
 8010200:	2b00      	cmp	r3, #0
 8010202:	d017      	beq.n	8010234 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8010204:	687b      	ldr	r3, [r7, #4]
 8010206:	681b      	ldr	r3, [r3, #0]
 8010208:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 801020c:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 801020e:	687b      	ldr	r3, [r7, #4]
 8010210:	681b      	ldr	r3, [r3, #0]
 8010212:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8010216:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010218:	4013      	ands	r3, r2
 801021a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	681b      	ldr	r3, [r3, #0]
 8010220:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010224:	651a      	str	r2, [r3, #80]	@ 0x50
 8010226:	4b1a      	ldr	r3, [pc, #104]	@ (8010290 <HAL_FDCAN_IRQHandler+0x274>)
 8010228:	2200      	movs	r2, #0
 801022a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 801022c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801022e:	6878      	ldr	r0, [r7, #4]
 8010230:	f000 f97d 	bl	801052e <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8010234:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010236:	0cdb      	lsrs	r3, r3, #19
 8010238:	f003 0301 	and.w	r3, r3, #1
 801023c:	2b00      	cmp	r3, #0
 801023e:	d010      	beq.n	8010262 <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8010240:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010242:	0cdb      	lsrs	r3, r3, #19
 8010244:	f003 0301 	and.w	r3, r3, #1
 8010248:	2b00      	cmp	r3, #0
 801024a:	d00a      	beq.n	8010262 <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 801024c:	687b      	ldr	r3, [r7, #4]
 801024e:	681b      	ldr	r3, [r3, #0]
 8010250:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8010254:	651a      	str	r2, [r3, #80]	@ 0x50
 8010256:	4b0e      	ldr	r3, [pc, #56]	@ (8010290 <HAL_FDCAN_IRQHandler+0x274>)
 8010258:	2200      	movs	r2, #0
 801025a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 801025c:	6878      	ldr	r0, [r7, #4]
 801025e:	f000 f97c 	bl	801055a <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8010262:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010264:	0c1b      	lsrs	r3, r3, #16
 8010266:	f003 0301 	and.w	r3, r3, #1
 801026a:	2b00      	cmp	r3, #0
 801026c:	d016      	beq.n	801029c <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 801026e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010270:	0c1b      	lsrs	r3, r3, #16
 8010272:	f003 0301 	and.w	r3, r3, #1
 8010276:	2b00      	cmp	r3, #0
 8010278:	d010      	beq.n	801029c <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 801027a:	687b      	ldr	r3, [r7, #4]
 801027c:	681b      	ldr	r3, [r3, #0]
 801027e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8010282:	651a      	str	r2, [r3, #80]	@ 0x50
 8010284:	4b02      	ldr	r3, [pc, #8]	@ (8010290 <HAL_FDCAN_IRQHandler+0x274>)
 8010286:	2200      	movs	r2, #0
 8010288:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 801028a:	6878      	ldr	r0, [r7, #4]
 801028c:	e004      	b.n	8010298 <HAL_FDCAN_IRQHandler+0x27c>
 801028e:	bf00      	nop
 8010290:	4000a800 	.word	0x4000a800
 8010294:	3fcfffff 	.word	0x3fcfffff
 8010298:	f000 f969 	bl	801056e <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 801029c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801029e:	0c9b      	lsrs	r3, r3, #18
 80102a0:	f003 0301 	and.w	r3, r3, #1
 80102a4:	2b00      	cmp	r3, #0
 80102a6:	d010      	beq.n	80102ca <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 80102a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80102aa:	0c9b      	lsrs	r3, r3, #18
 80102ac:	f003 0301 	and.w	r3, r3, #1
 80102b0:	2b00      	cmp	r3, #0
 80102b2:	d00a      	beq.n	80102ca <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80102b4:	687b      	ldr	r3, [r7, #4]
 80102b6:	681b      	ldr	r3, [r3, #0]
 80102b8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80102bc:	651a      	str	r2, [r3, #80]	@ 0x50
 80102be:	4b83      	ldr	r3, [pc, #524]	@ (80104cc <HAL_FDCAN_IRQHandler+0x4b0>)
 80102c0:	2200      	movs	r2, #0
 80102c2:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80102c4:	6878      	ldr	r0, [r7, #4]
 80102c6:	f000 f95c 	bl	8010582 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 80102ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80102cc:	0c5b      	lsrs	r3, r3, #17
 80102ce:	f003 0301 	and.w	r3, r3, #1
 80102d2:	2b00      	cmp	r3, #0
 80102d4:	d015      	beq.n	8010302 <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80102d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80102d8:	0c5b      	lsrs	r3, r3, #17
 80102da:	f003 0301 	and.w	r3, r3, #1
 80102de:	2b00      	cmp	r3, #0
 80102e0:	d00f      	beq.n	8010302 <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80102e2:	687b      	ldr	r3, [r7, #4]
 80102e4:	681b      	ldr	r3, [r3, #0]
 80102e6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80102ea:	651a      	str	r2, [r3, #80]	@ 0x50
 80102ec:	4b77      	ldr	r3, [pc, #476]	@ (80104cc <HAL_FDCAN_IRQHandler+0x4b0>)
 80102ee:	2200      	movs	r2, #0
 80102f0:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80102f8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80102fc:	687b      	ldr	r3, [r7, #4]
 80102fe:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8010302:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010304:	2b00      	cmp	r3, #0
 8010306:	d00d      	beq.n	8010324 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8010308:	687b      	ldr	r3, [r7, #4]
 801030a:	681a      	ldr	r2, [r3, #0]
 801030c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801030e:	4b70      	ldr	r3, [pc, #448]	@ (80104d0 <HAL_FDCAN_IRQHandler+0x4b4>)
 8010310:	400b      	ands	r3, r1
 8010312:	6513      	str	r3, [r2, #80]	@ 0x50
 8010314:	4a6d      	ldr	r2, [pc, #436]	@ (80104cc <HAL_FDCAN_IRQHandler+0x4b0>)
 8010316:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010318:	0f9b      	lsrs	r3, r3, #30
 801031a:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 801031c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801031e:	6878      	ldr	r0, [r7, #4]
 8010320:	f000 f94d 	bl	80105be <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8010324:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010326:	2b00      	cmp	r3, #0
 8010328:	d011      	beq.n	801034e <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 801032a:	687b      	ldr	r3, [r7, #4]
 801032c:	681a      	ldr	r2, [r3, #0]
 801032e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010330:	4b67      	ldr	r3, [pc, #412]	@ (80104d0 <HAL_FDCAN_IRQHandler+0x4b4>)
 8010332:	400b      	ands	r3, r1
 8010334:	6513      	str	r3, [r2, #80]	@ 0x50
 8010336:	4a65      	ldr	r2, [pc, #404]	@ (80104cc <HAL_FDCAN_IRQHandler+0x4b0>)
 8010338:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801033a:	0f9b      	lsrs	r3, r3, #30
 801033c:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 801033e:	687b      	ldr	r3, [r7, #4]
 8010340:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8010344:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010346:	431a      	orrs	r2, r3
 8010348:	687b      	ldr	r3, [r7, #4]
 801034a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 801034e:	687b      	ldr	r3, [r7, #4]
 8010350:	681b      	ldr	r3, [r3, #0]
 8010352:	4a60      	ldr	r2, [pc, #384]	@ (80104d4 <HAL_FDCAN_IRQHandler+0x4b8>)
 8010354:	4293      	cmp	r3, r2
 8010356:	f040 80ac 	bne.w	80104b2 <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	685b      	ldr	r3, [r3, #4]
 801035e:	689b      	ldr	r3, [r3, #8]
 8010360:	f003 0303 	and.w	r3, r3, #3
 8010364:	2b00      	cmp	r3, #0
 8010366:	f000 80a4 	beq.w	80104b2 <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	685b      	ldr	r3, [r3, #4]
 801036e:	6a1b      	ldr	r3, [r3, #32]
 8010370:	f003 030f 	and.w	r3, r3, #15
 8010374:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8010376:	687b      	ldr	r3, [r7, #4]
 8010378:	685b      	ldr	r3, [r3, #4]
 801037a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801037c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801037e:	4013      	ands	r3, r2
 8010380:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8010382:	687b      	ldr	r3, [r7, #4]
 8010384:	685b      	ldr	r3, [r3, #4]
 8010386:	6a1b      	ldr	r3, [r3, #32]
 8010388:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 801038c:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 801038e:	687b      	ldr	r3, [r7, #4]
 8010390:	685b      	ldr	r3, [r3, #4]
 8010392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010394:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010396:	4013      	ands	r3, r2
 8010398:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	685b      	ldr	r3, [r3, #4]
 801039e:	6a1b      	ldr	r3, [r3, #32]
 80103a0:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80103a4:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 80103a6:	687b      	ldr	r3, [r7, #4]
 80103a8:	685b      	ldr	r3, [r3, #4]
 80103aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80103ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80103ae:	4013      	ands	r3, r2
 80103b0:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 80103b2:	687b      	ldr	r3, [r7, #4]
 80103b4:	685b      	ldr	r3, [r3, #4]
 80103b6:	6a1b      	ldr	r3, [r3, #32]
 80103b8:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 80103bc:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 80103be:	687b      	ldr	r3, [r7, #4]
 80103c0:	685b      	ldr	r3, [r3, #4]
 80103c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80103c4:	6a3a      	ldr	r2, [r7, #32]
 80103c6:	4013      	ands	r3, r2
 80103c8:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 80103ca:	687b      	ldr	r3, [r7, #4]
 80103cc:	685b      	ldr	r3, [r3, #4]
 80103ce:	6a1b      	ldr	r3, [r3, #32]
 80103d0:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 80103d4:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 80103d6:	687b      	ldr	r3, [r7, #4]
 80103d8:	685b      	ldr	r3, [r3, #4]
 80103da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80103dc:	69fa      	ldr	r2, [r7, #28]
 80103de:	4013      	ands	r3, r2
 80103e0:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 80103e2:	687b      	ldr	r3, [r7, #4]
 80103e4:	685b      	ldr	r3, [r3, #4]
 80103e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80103e8:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 80103ea:	687b      	ldr	r3, [r7, #4]
 80103ec:	685b      	ldr	r3, [r3, #4]
 80103ee:	6a1b      	ldr	r3, [r3, #32]
 80103f0:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 80103f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80103f4:	2b00      	cmp	r3, #0
 80103f6:	d007      	beq.n	8010408 <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 80103f8:	687b      	ldr	r3, [r7, #4]
 80103fa:	685b      	ldr	r3, [r3, #4]
 80103fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80103fe:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8010400:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010402:	6878      	ldr	r0, [r7, #4]
 8010404:	f000 f8e6 	bl	80105d4 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8010408:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801040a:	2b00      	cmp	r3, #0
 801040c:	d007      	beq.n	801041e <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	685b      	ldr	r3, [r3, #4]
 8010412:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010414:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8010416:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010418:	6878      	ldr	r0, [r7, #4]
 801041a:	f000 f8e6 	bl	80105ea <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 801041e:	69bb      	ldr	r3, [r7, #24]
 8010420:	099b      	lsrs	r3, r3, #6
 8010422:	f003 0301 	and.w	r3, r3, #1
 8010426:	2b00      	cmp	r3, #0
 8010428:	d01a      	beq.n	8010460 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 801042a:	697b      	ldr	r3, [r7, #20]
 801042c:	099b      	lsrs	r3, r3, #6
 801042e:	f003 0301 	and.w	r3, r3, #1
 8010432:	2b00      	cmp	r3, #0
 8010434:	d014      	beq.n	8010460 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	685b      	ldr	r3, [r3, #4]
 801043a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801043c:	0c1b      	lsrs	r3, r3, #16
 801043e:	b29b      	uxth	r3, r3
 8010440:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8010442:	687b      	ldr	r3, [r7, #4]
 8010444:	685b      	ldr	r3, [r3, #4]
 8010446:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010448:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801044c:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	685b      	ldr	r3, [r3, #4]
 8010452:	2240      	movs	r2, #64	@ 0x40
 8010454:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8010456:	68fa      	ldr	r2, [r7, #12]
 8010458:	6939      	ldr	r1, [r7, #16]
 801045a:	6878      	ldr	r0, [r7, #4]
 801045c:	f000 f8d0 	bl	8010600 <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8010460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010462:	2b00      	cmp	r3, #0
 8010464:	d007      	beq.n	8010476 <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	685b      	ldr	r3, [r3, #4]
 801046a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801046c:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 801046e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010470:	6878      	ldr	r0, [r7, #4]
 8010472:	f000 f8d1 	bl	8010618 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 8010476:	6a3b      	ldr	r3, [r7, #32]
 8010478:	2b00      	cmp	r3, #0
 801047a:	d00b      	beq.n	8010494 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 801047c:	687b      	ldr	r3, [r7, #4]
 801047e:	685b      	ldr	r3, [r3, #4]
 8010480:	6a3a      	ldr	r2, [r7, #32]
 8010482:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 801048a:	6a3b      	ldr	r3, [r7, #32]
 801048c:	431a      	orrs	r2, r3
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8010494:	69fb      	ldr	r3, [r7, #28]
 8010496:	2b00      	cmp	r3, #0
 8010498:	d00b      	beq.n	80104b2 <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 801049a:	687b      	ldr	r3, [r7, #4]
 801049c:	685b      	ldr	r3, [r3, #4]
 801049e:	69fa      	ldr	r2, [r7, #28]
 80104a0:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 80104a2:	687b      	ldr	r3, [r7, #4]
 80104a4:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80104a8:	69fb      	ldr	r3, [r7, #28]
 80104aa:	431a      	orrs	r2, r3
 80104ac:	687b      	ldr	r3, [r7, #4]
 80104ae:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80104b2:	687b      	ldr	r3, [r7, #4]
 80104b4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80104b8:	2b00      	cmp	r3, #0
 80104ba:	d002      	beq.n	80104c2 <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 80104bc:	6878      	ldr	r0, [r7, #4]
 80104be:	f000 f874 	bl	80105aa <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80104c2:	bf00      	nop
 80104c4:	3758      	adds	r7, #88	@ 0x58
 80104c6:	46bd      	mov	sp, r7
 80104c8:	bd80      	pop	{r7, pc}
 80104ca:	bf00      	nop
 80104cc:	4000a800 	.word	0x4000a800
 80104d0:	3fcfffff 	.word	0x3fcfffff
 80104d4:	4000a000 	.word	0x4000a000

080104d8 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 80104d8:	b480      	push	{r7}
 80104da:	b083      	sub	sp, #12
 80104dc:	af00      	add	r7, sp, #0
 80104de:	6078      	str	r0, [r7, #4]
 80104e0:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 80104e2:	bf00      	nop
 80104e4:	370c      	adds	r7, #12
 80104e6:	46bd      	mov	sp, r7
 80104e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104ec:	4770      	bx	lr

080104ee <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80104ee:	b480      	push	{r7}
 80104f0:	b083      	sub	sp, #12
 80104f2:	af00      	add	r7, sp, #0
 80104f4:	6078      	str	r0, [r7, #4]
 80104f6:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80104f8:	bf00      	nop
 80104fa:	370c      	adds	r7, #12
 80104fc:	46bd      	mov	sp, r7
 80104fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010502:	4770      	bx	lr

08010504 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8010504:	b480      	push	{r7}
 8010506:	b083      	sub	sp, #12
 8010508:	af00      	add	r7, sp, #0
 801050a:	6078      	str	r0, [r7, #4]
 801050c:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 801050e:	bf00      	nop
 8010510:	370c      	adds	r7, #12
 8010512:	46bd      	mov	sp, r7
 8010514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010518:	4770      	bx	lr

0801051a <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 801051a:	b480      	push	{r7}
 801051c:	b083      	sub	sp, #12
 801051e:	af00      	add	r7, sp, #0
 8010520:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8010522:	bf00      	nop
 8010524:	370c      	adds	r7, #12
 8010526:	46bd      	mov	sp, r7
 8010528:	f85d 7b04 	ldr.w	r7, [sp], #4
 801052c:	4770      	bx	lr

0801052e <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 801052e:	b480      	push	{r7}
 8010530:	b083      	sub	sp, #12
 8010532:	af00      	add	r7, sp, #0
 8010534:	6078      	str	r0, [r7, #4]
 8010536:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8010538:	bf00      	nop
 801053a:	370c      	adds	r7, #12
 801053c:	46bd      	mov	sp, r7
 801053e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010542:	4770      	bx	lr

08010544 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8010544:	b480      	push	{r7}
 8010546:	b083      	sub	sp, #12
 8010548:	af00      	add	r7, sp, #0
 801054a:	6078      	str	r0, [r7, #4]
 801054c:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 801054e:	bf00      	nop
 8010550:	370c      	adds	r7, #12
 8010552:	46bd      	mov	sp, r7
 8010554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010558:	4770      	bx	lr

0801055a <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 801055a:	b480      	push	{r7}
 801055c:	b083      	sub	sp, #12
 801055e:	af00      	add	r7, sp, #0
 8010560:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8010562:	bf00      	nop
 8010564:	370c      	adds	r7, #12
 8010566:	46bd      	mov	sp, r7
 8010568:	f85d 7b04 	ldr.w	r7, [sp], #4
 801056c:	4770      	bx	lr

0801056e <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 801056e:	b480      	push	{r7}
 8010570:	b083      	sub	sp, #12
 8010572:	af00      	add	r7, sp, #0
 8010574:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8010576:	bf00      	nop
 8010578:	370c      	adds	r7, #12
 801057a:	46bd      	mov	sp, r7
 801057c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010580:	4770      	bx	lr

08010582 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8010582:	b480      	push	{r7}
 8010584:	b083      	sub	sp, #12
 8010586:	af00      	add	r7, sp, #0
 8010588:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 801058a:	bf00      	nop
 801058c:	370c      	adds	r7, #12
 801058e:	46bd      	mov	sp, r7
 8010590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010594:	4770      	bx	lr

08010596 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8010596:	b480      	push	{r7}
 8010598:	b083      	sub	sp, #12
 801059a:	af00      	add	r7, sp, #0
 801059c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 801059e:	bf00      	nop
 80105a0:	370c      	adds	r7, #12
 80105a2:	46bd      	mov	sp, r7
 80105a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105a8:	4770      	bx	lr

080105aa <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80105aa:	b480      	push	{r7}
 80105ac:	b083      	sub	sp, #12
 80105ae:	af00      	add	r7, sp, #0
 80105b0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80105b2:	bf00      	nop
 80105b4:	370c      	adds	r7, #12
 80105b6:	46bd      	mov	sp, r7
 80105b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105bc:	4770      	bx	lr

080105be <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 80105be:	b480      	push	{r7}
 80105c0:	b083      	sub	sp, #12
 80105c2:	af00      	add	r7, sp, #0
 80105c4:	6078      	str	r0, [r7, #4]
 80105c6:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 80105c8:	bf00      	nop
 80105ca:	370c      	adds	r7, #12
 80105cc:	46bd      	mov	sp, r7
 80105ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105d2:	4770      	bx	lr

080105d4 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 80105d4:	b480      	push	{r7}
 80105d6:	b083      	sub	sp, #12
 80105d8:	af00      	add	r7, sp, #0
 80105da:	6078      	str	r0, [r7, #4]
 80105dc:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 80105de:	bf00      	nop
 80105e0:	370c      	adds	r7, #12
 80105e2:	46bd      	mov	sp, r7
 80105e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105e8:	4770      	bx	lr

080105ea <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 80105ea:	b480      	push	{r7}
 80105ec:	b083      	sub	sp, #12
 80105ee:	af00      	add	r7, sp, #0
 80105f0:	6078      	str	r0, [r7, #4]
 80105f2:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 80105f4:	bf00      	nop
 80105f6:	370c      	adds	r7, #12
 80105f8:	46bd      	mov	sp, r7
 80105fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105fe:	4770      	bx	lr

08010600 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8010600:	b480      	push	{r7}
 8010602:	b085      	sub	sp, #20
 8010604:	af00      	add	r7, sp, #0
 8010606:	60f8      	str	r0, [r7, #12]
 8010608:	60b9      	str	r1, [r7, #8]
 801060a:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 801060c:	bf00      	nop
 801060e:	3714      	adds	r7, #20
 8010610:	46bd      	mov	sp, r7
 8010612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010616:	4770      	bx	lr

08010618 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8010618:	b480      	push	{r7}
 801061a:	b083      	sub	sp, #12
 801061c:	af00      	add	r7, sp, #0
 801061e:	6078      	str	r0, [r7, #4]
 8010620:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8010622:	bf00      	nop
 8010624:	370c      	adds	r7, #12
 8010626:	46bd      	mov	sp, r7
 8010628:	f85d 7b04 	ldr.w	r7, [sp], #4
 801062c:	4770      	bx	lr
	...

08010630 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8010630:	b480      	push	{r7}
 8010632:	b085      	sub	sp, #20
 8010634:	af00      	add	r7, sp, #0
 8010636:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801063c:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	681b      	ldr	r3, [r3, #0]
 8010642:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8010646:	4ba7      	ldr	r3, [pc, #668]	@ (80108e4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8010648:	4013      	ands	r3, r2
 801064a:	68ba      	ldr	r2, [r7, #8]
 801064c:	0091      	lsls	r1, r2, #2
 801064e:	687a      	ldr	r2, [r7, #4]
 8010650:	6812      	ldr	r2, [r2, #0]
 8010652:	430b      	orrs	r3, r1
 8010654:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8010658:	687b      	ldr	r3, [r7, #4]
 801065a:	681b      	ldr	r3, [r3, #0]
 801065c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010660:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010668:	041a      	lsls	r2, r3, #16
 801066a:	687b      	ldr	r3, [r7, #4]
 801066c:	681b      	ldr	r3, [r3, #0]
 801066e:	430a      	orrs	r2, r1
 8010670:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8010674:	687b      	ldr	r3, [r7, #4]
 8010676:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010678:	68ba      	ldr	r2, [r7, #8]
 801067a:	4413      	add	r3, r2
 801067c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 801067e:	687b      	ldr	r3, [r7, #4]
 8010680:	681b      	ldr	r3, [r3, #0]
 8010682:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8010686:	4b97      	ldr	r3, [pc, #604]	@ (80108e4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8010688:	4013      	ands	r3, r2
 801068a:	68ba      	ldr	r2, [r7, #8]
 801068c:	0091      	lsls	r1, r2, #2
 801068e:	687a      	ldr	r2, [r7, #4]
 8010690:	6812      	ldr	r2, [r2, #0]
 8010692:	430b      	orrs	r3, r1
 8010694:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8010698:	687b      	ldr	r3, [r7, #4]
 801069a:	681b      	ldr	r3, [r3, #0]
 801069c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80106a0:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80106a8:	041a      	lsls	r2, r3, #16
 80106aa:	687b      	ldr	r3, [r7, #4]
 80106ac:	681b      	ldr	r3, [r3, #0]
 80106ae:	430a      	orrs	r2, r1
 80106b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80106b8:	005b      	lsls	r3, r3, #1
 80106ba:	68ba      	ldr	r2, [r7, #8]
 80106bc:	4413      	add	r3, r2
 80106be:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 80106c0:	687b      	ldr	r3, [r7, #4]
 80106c2:	681b      	ldr	r3, [r3, #0]
 80106c4:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80106c8:	4b86      	ldr	r3, [pc, #536]	@ (80108e4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80106ca:	4013      	ands	r3, r2
 80106cc:	68ba      	ldr	r2, [r7, #8]
 80106ce:	0091      	lsls	r1, r2, #2
 80106d0:	687a      	ldr	r2, [r7, #4]
 80106d2:	6812      	ldr	r2, [r2, #0]
 80106d4:	430b      	orrs	r3, r1
 80106d6:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80106da:	687b      	ldr	r3, [r7, #4]
 80106dc:	681b      	ldr	r3, [r3, #0]
 80106de:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80106e2:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80106e6:	687b      	ldr	r3, [r7, #4]
 80106e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80106ea:	041a      	lsls	r2, r3, #16
 80106ec:	687b      	ldr	r3, [r7, #4]
 80106ee:	681b      	ldr	r3, [r3, #0]
 80106f0:	430a      	orrs	r2, r1
 80106f2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 80106f6:	687b      	ldr	r3, [r7, #4]
 80106f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80106fa:	687a      	ldr	r2, [r7, #4]
 80106fc:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80106fe:	fb02 f303 	mul.w	r3, r2, r3
 8010702:	68ba      	ldr	r2, [r7, #8]
 8010704:	4413      	add	r3, r2
 8010706:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8010708:	687b      	ldr	r3, [r7, #4]
 801070a:	681b      	ldr	r3, [r3, #0]
 801070c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8010710:	4b74      	ldr	r3, [pc, #464]	@ (80108e4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8010712:	4013      	ands	r3, r2
 8010714:	68ba      	ldr	r2, [r7, #8]
 8010716:	0091      	lsls	r1, r2, #2
 8010718:	687a      	ldr	r2, [r7, #4]
 801071a:	6812      	ldr	r2, [r2, #0]
 801071c:	430b      	orrs	r3, r1
 801071e:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8010722:	687b      	ldr	r3, [r7, #4]
 8010724:	681b      	ldr	r3, [r3, #0]
 8010726:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 801072a:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010732:	041a      	lsls	r2, r3, #16
 8010734:	687b      	ldr	r3, [r7, #4]
 8010736:	681b      	ldr	r3, [r3, #0]
 8010738:	430a      	orrs	r2, r1
 801073a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 801073e:	687b      	ldr	r3, [r7, #4]
 8010740:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010742:	687a      	ldr	r2, [r7, #4]
 8010744:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8010746:	fb02 f303 	mul.w	r3, r2, r3
 801074a:	68ba      	ldr	r2, [r7, #8]
 801074c:	4413      	add	r3, r2
 801074e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8010750:	687b      	ldr	r3, [r7, #4]
 8010752:	681b      	ldr	r3, [r3, #0]
 8010754:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8010758:	4b62      	ldr	r3, [pc, #392]	@ (80108e4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 801075a:	4013      	ands	r3, r2
 801075c:	68ba      	ldr	r2, [r7, #8]
 801075e:	0091      	lsls	r1, r2, #2
 8010760:	687a      	ldr	r2, [r7, #4]
 8010762:	6812      	ldr	r2, [r2, #0]
 8010764:	430b      	orrs	r3, r1
 8010766:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 801076a:	687b      	ldr	r3, [r7, #4]
 801076c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801076e:	687a      	ldr	r2, [r7, #4]
 8010770:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8010772:	fb02 f303 	mul.w	r3, r2, r3
 8010776:	68ba      	ldr	r2, [r7, #8]
 8010778:	4413      	add	r3, r2
 801077a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 801077c:	687b      	ldr	r3, [r7, #4]
 801077e:	681b      	ldr	r3, [r3, #0]
 8010780:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8010784:	4b57      	ldr	r3, [pc, #348]	@ (80108e4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8010786:	4013      	ands	r3, r2
 8010788:	68ba      	ldr	r2, [r7, #8]
 801078a:	0091      	lsls	r1, r2, #2
 801078c:	687a      	ldr	r2, [r7, #4]
 801078e:	6812      	ldr	r2, [r2, #0]
 8010790:	430b      	orrs	r3, r1
 8010792:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8010796:	687b      	ldr	r3, [r7, #4]
 8010798:	681b      	ldr	r3, [r3, #0]
 801079a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801079e:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80107a2:	687b      	ldr	r3, [r7, #4]
 80107a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80107a6:	041a      	lsls	r2, r3, #16
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	681b      	ldr	r3, [r3, #0]
 80107ac:	430a      	orrs	r2, r1
 80107ae:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80107b2:	687b      	ldr	r3, [r7, #4]
 80107b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80107b6:	005b      	lsls	r3, r3, #1
 80107b8:	68ba      	ldr	r2, [r7, #8]
 80107ba:	4413      	add	r3, r2
 80107bc:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	681b      	ldr	r3, [r3, #0]
 80107c2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80107c6:	4b47      	ldr	r3, [pc, #284]	@ (80108e4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80107c8:	4013      	ands	r3, r2
 80107ca:	68ba      	ldr	r2, [r7, #8]
 80107cc:	0091      	lsls	r1, r2, #2
 80107ce:	687a      	ldr	r2, [r7, #4]
 80107d0:	6812      	ldr	r2, [r2, #0]
 80107d2:	430b      	orrs	r3, r1
 80107d4:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 80107d8:	687b      	ldr	r3, [r7, #4]
 80107da:	681b      	ldr	r3, [r3, #0]
 80107dc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80107e0:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80107e4:	687b      	ldr	r3, [r7, #4]
 80107e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80107e8:	041a      	lsls	r2, r3, #16
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	681b      	ldr	r3, [r3, #0]
 80107ee:	430a      	orrs	r2, r1
 80107f0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	681b      	ldr	r3, [r3, #0]
 80107f8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80107fc:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010804:	061a      	lsls	r2, r3, #24
 8010806:	687b      	ldr	r3, [r7, #4]
 8010808:	681b      	ldr	r3, [r3, #0]
 801080a:	430a      	orrs	r2, r1
 801080c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8010810:	687b      	ldr	r3, [r7, #4]
 8010812:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010814:	4b34      	ldr	r3, [pc, #208]	@ (80108e8 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8010816:	4413      	add	r3, r2
 8010818:	009a      	lsls	r2, r3, #2
 801081a:	687b      	ldr	r3, [r7, #4]
 801081c:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 801081e:	687b      	ldr	r3, [r7, #4]
 8010820:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8010822:	687b      	ldr	r3, [r7, #4]
 8010824:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010826:	009b      	lsls	r3, r3, #2
 8010828:	441a      	add	r2, r3
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 801082e:	687b      	ldr	r3, [r7, #4]
 8010830:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010836:	00db      	lsls	r3, r3, #3
 8010838:	441a      	add	r2, r3
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8010842:	687b      	ldr	r3, [r7, #4]
 8010844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010846:	6879      	ldr	r1, [r7, #4]
 8010848:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 801084a:	fb01 f303 	mul.w	r3, r1, r3
 801084e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8010850:	441a      	add	r2, r3
 8010852:	687b      	ldr	r3, [r7, #4]
 8010854:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8010856:	687b      	ldr	r3, [r7, #4]
 8010858:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801085e:	6879      	ldr	r1, [r7, #4]
 8010860:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8010862:	fb01 f303 	mul.w	r3, r1, r3
 8010866:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8010868:	441a      	add	r2, r3
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010876:	6879      	ldr	r1, [r7, #4]
 8010878:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 801087a:	fb01 f303 	mul.w	r3, r1, r3
 801087e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8010880:	441a      	add	r2, r3
 8010882:	687b      	ldr	r3, [r7, #4]
 8010884:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010892:	00db      	lsls	r3, r3, #3
 8010894:	441a      	add	r2, r3
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80108a2:	687b      	ldr	r3, [r7, #4]
 80108a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80108a6:	6879      	ldr	r1, [r7, #4]
 80108a8:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80108aa:	fb01 f303 	mul.w	r3, r1, r3
 80108ae:	009b      	lsls	r3, r3, #2
 80108b0:	441a      	add	r2, r3
 80108b2:	687b      	ldr	r3, [r7, #4]
 80108b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80108b8:	687b      	ldr	r3, [r7, #4]
 80108ba:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80108c2:	6879      	ldr	r1, [r7, #4]
 80108c4:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80108c6:	fb01 f303 	mul.w	r3, r1, r3
 80108ca:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80108cc:	441a      	add	r2, r3
 80108ce:	687b      	ldr	r3, [r7, #4]
 80108d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 80108d4:	687b      	ldr	r3, [r7, #4]
 80108d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80108da:	4a04      	ldr	r2, [pc, #16]	@ (80108ec <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 80108dc:	4293      	cmp	r3, r2
 80108de:	d915      	bls.n	801090c <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 80108e0:	e006      	b.n	80108f0 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 80108e2:	bf00      	nop
 80108e4:	ffff0003 	.word	0xffff0003
 80108e8:	10002b00 	.word	0x10002b00
 80108ec:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80108f0:	687b      	ldr	r3, [r7, #4]
 80108f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80108f6:	f043 0220 	orr.w	r2, r3, #32
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8010900:	687b      	ldr	r3, [r7, #4]
 8010902:	2203      	movs	r2, #3
 8010904:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8010908:	2301      	movs	r3, #1
 801090a:	e010      	b.n	801092e <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 801090c:	687b      	ldr	r3, [r7, #4]
 801090e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010910:	60fb      	str	r3, [r7, #12]
 8010912:	e005      	b.n	8010920 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8010914:	68fb      	ldr	r3, [r7, #12]
 8010916:	2200      	movs	r2, #0
 8010918:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 801091a:	68fb      	ldr	r3, [r7, #12]
 801091c:	3304      	adds	r3, #4
 801091e:	60fb      	str	r3, [r7, #12]
 8010920:	687b      	ldr	r3, [r7, #4]
 8010922:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010926:	68fa      	ldr	r2, [r7, #12]
 8010928:	429a      	cmp	r2, r3
 801092a:	d3f3      	bcc.n	8010914 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 801092c:	2300      	movs	r3, #0
}
 801092e:	4618      	mov	r0, r3
 8010930:	3714      	adds	r7, #20
 8010932:	46bd      	mov	sp, r7
 8010934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010938:	4770      	bx	lr
 801093a:	bf00      	nop

0801093c <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 801093c:	b480      	push	{r7}
 801093e:	b089      	sub	sp, #36	@ 0x24
 8010940:	af00      	add	r7, sp, #0
 8010942:	60f8      	str	r0, [r7, #12]
 8010944:	60b9      	str	r1, [r7, #8]
 8010946:	607a      	str	r2, [r7, #4]
 8010948:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 801094a:	68bb      	ldr	r3, [r7, #8]
 801094c:	685b      	ldr	r3, [r3, #4]
 801094e:	2b00      	cmp	r3, #0
 8010950:	d10a      	bne.n	8010968 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8010952:	68bb      	ldr	r3, [r7, #8]
 8010954:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8010956:	68bb      	ldr	r3, [r7, #8]
 8010958:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 801095a:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 801095c:	68bb      	ldr	r3, [r7, #8]
 801095e:	681b      	ldr	r3, [r3, #0]
 8010960:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8010962:	4313      	orrs	r3, r2
 8010964:	61fb      	str	r3, [r7, #28]
 8010966:	e00a      	b.n	801097e <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8010968:	68bb      	ldr	r3, [r7, #8]
 801096a:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 801096c:	68bb      	ldr	r3, [r7, #8]
 801096e:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8010970:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8010972:	68bb      	ldr	r3, [r7, #8]
 8010974:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8010976:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8010978:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801097c:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 801097e:	68bb      	ldr	r3, [r7, #8]
 8010980:	6a1b      	ldr	r3, [r3, #32]
 8010982:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8010984:	68bb      	ldr	r3, [r7, #8]
 8010986:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8010988:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 801098a:	68bb      	ldr	r3, [r7, #8]
 801098c:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 801098e:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8010990:	68bb      	ldr	r3, [r7, #8]
 8010992:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8010994:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8010996:	68bb      	ldr	r3, [r7, #8]
 8010998:	68db      	ldr	r3, [r3, #12]
 801099a:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 801099c:	4313      	orrs	r3, r2
 801099e:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 80109a0:	68fb      	ldr	r3, [r7, #12]
 80109a2:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80109a6:	68fb      	ldr	r3, [r7, #12]
 80109a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80109aa:	6839      	ldr	r1, [r7, #0]
 80109ac:	fb01 f303 	mul.w	r3, r1, r3
 80109b0:	009b      	lsls	r3, r3, #2
 80109b2:	4413      	add	r3, r2
 80109b4:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80109b6:	69bb      	ldr	r3, [r7, #24]
 80109b8:	69fa      	ldr	r2, [r7, #28]
 80109ba:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80109bc:	69bb      	ldr	r3, [r7, #24]
 80109be:	3304      	adds	r3, #4
 80109c0:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80109c2:	69bb      	ldr	r3, [r7, #24]
 80109c4:	693a      	ldr	r2, [r7, #16]
 80109c6:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80109c8:	69bb      	ldr	r3, [r7, #24]
 80109ca:	3304      	adds	r3, #4
 80109cc:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80109ce:	2300      	movs	r3, #0
 80109d0:	617b      	str	r3, [r7, #20]
 80109d2:	e020      	b.n	8010a16 <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80109d4:	697b      	ldr	r3, [r7, #20]
 80109d6:	3303      	adds	r3, #3
 80109d8:	687a      	ldr	r2, [r7, #4]
 80109da:	4413      	add	r3, r2
 80109dc:	781b      	ldrb	r3, [r3, #0]
 80109de:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80109e0:	697b      	ldr	r3, [r7, #20]
 80109e2:	3302      	adds	r3, #2
 80109e4:	6879      	ldr	r1, [r7, #4]
 80109e6:	440b      	add	r3, r1
 80109e8:	781b      	ldrb	r3, [r3, #0]
 80109ea:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80109ec:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80109ee:	697b      	ldr	r3, [r7, #20]
 80109f0:	3301      	adds	r3, #1
 80109f2:	6879      	ldr	r1, [r7, #4]
 80109f4:	440b      	add	r3, r1
 80109f6:	781b      	ldrb	r3, [r3, #0]
 80109f8:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80109fa:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 80109fc:	6879      	ldr	r1, [r7, #4]
 80109fe:	697a      	ldr	r2, [r7, #20]
 8010a00:	440a      	add	r2, r1
 8010a02:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8010a04:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8010a06:	69bb      	ldr	r3, [r7, #24]
 8010a08:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8010a0a:	69bb      	ldr	r3, [r7, #24]
 8010a0c:	3304      	adds	r3, #4
 8010a0e:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8010a10:	697b      	ldr	r3, [r7, #20]
 8010a12:	3304      	adds	r3, #4
 8010a14:	617b      	str	r3, [r7, #20]
 8010a16:	68bb      	ldr	r3, [r7, #8]
 8010a18:	68db      	ldr	r3, [r3, #12]
 8010a1a:	4a06      	ldr	r2, [pc, #24]	@ (8010a34 <FDCAN_CopyMessageToRAM+0xf8>)
 8010a1c:	5cd3      	ldrb	r3, [r2, r3]
 8010a1e:	461a      	mov	r2, r3
 8010a20:	697b      	ldr	r3, [r7, #20]
 8010a22:	4293      	cmp	r3, r2
 8010a24:	d3d6      	bcc.n	80109d4 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 8010a26:	bf00      	nop
 8010a28:	bf00      	nop
 8010a2a:	3724      	adds	r7, #36	@ 0x24
 8010a2c:	46bd      	mov	sp, r7
 8010a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a32:	4770      	bx	lr
 8010a34:	0802fc7c 	.word	0x0802fc7c

08010a38 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8010a38:	b480      	push	{r7}
 8010a3a:	b089      	sub	sp, #36	@ 0x24
 8010a3c:	af00      	add	r7, sp, #0
 8010a3e:	6078      	str	r0, [r7, #4]
 8010a40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8010a42:	2300      	movs	r3, #0
 8010a44:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8010a46:	4b89      	ldr	r3, [pc, #548]	@ (8010c6c <HAL_GPIO_Init+0x234>)
 8010a48:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8010a4a:	e194      	b.n	8010d76 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8010a4c:	683b      	ldr	r3, [r7, #0]
 8010a4e:	681a      	ldr	r2, [r3, #0]
 8010a50:	2101      	movs	r1, #1
 8010a52:	69fb      	ldr	r3, [r7, #28]
 8010a54:	fa01 f303 	lsl.w	r3, r1, r3
 8010a58:	4013      	ands	r3, r2
 8010a5a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8010a5c:	693b      	ldr	r3, [r7, #16]
 8010a5e:	2b00      	cmp	r3, #0
 8010a60:	f000 8186 	beq.w	8010d70 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8010a64:	683b      	ldr	r3, [r7, #0]
 8010a66:	685b      	ldr	r3, [r3, #4]
 8010a68:	f003 0303 	and.w	r3, r3, #3
 8010a6c:	2b01      	cmp	r3, #1
 8010a6e:	d005      	beq.n	8010a7c <HAL_GPIO_Init+0x44>
 8010a70:	683b      	ldr	r3, [r7, #0]
 8010a72:	685b      	ldr	r3, [r3, #4]
 8010a74:	f003 0303 	and.w	r3, r3, #3
 8010a78:	2b02      	cmp	r3, #2
 8010a7a:	d130      	bne.n	8010ade <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8010a7c:	687b      	ldr	r3, [r7, #4]
 8010a7e:	689b      	ldr	r3, [r3, #8]
 8010a80:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8010a82:	69fb      	ldr	r3, [r7, #28]
 8010a84:	005b      	lsls	r3, r3, #1
 8010a86:	2203      	movs	r2, #3
 8010a88:	fa02 f303 	lsl.w	r3, r2, r3
 8010a8c:	43db      	mvns	r3, r3
 8010a8e:	69ba      	ldr	r2, [r7, #24]
 8010a90:	4013      	ands	r3, r2
 8010a92:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8010a94:	683b      	ldr	r3, [r7, #0]
 8010a96:	68da      	ldr	r2, [r3, #12]
 8010a98:	69fb      	ldr	r3, [r7, #28]
 8010a9a:	005b      	lsls	r3, r3, #1
 8010a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8010aa0:	69ba      	ldr	r2, [r7, #24]
 8010aa2:	4313      	orrs	r3, r2
 8010aa4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8010aa6:	687b      	ldr	r3, [r7, #4]
 8010aa8:	69ba      	ldr	r2, [r7, #24]
 8010aaa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8010aac:	687b      	ldr	r3, [r7, #4]
 8010aae:	685b      	ldr	r3, [r3, #4]
 8010ab0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8010ab2:	2201      	movs	r2, #1
 8010ab4:	69fb      	ldr	r3, [r7, #28]
 8010ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8010aba:	43db      	mvns	r3, r3
 8010abc:	69ba      	ldr	r2, [r7, #24]
 8010abe:	4013      	ands	r3, r2
 8010ac0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8010ac2:	683b      	ldr	r3, [r7, #0]
 8010ac4:	685b      	ldr	r3, [r3, #4]
 8010ac6:	091b      	lsrs	r3, r3, #4
 8010ac8:	f003 0201 	and.w	r2, r3, #1
 8010acc:	69fb      	ldr	r3, [r7, #28]
 8010ace:	fa02 f303 	lsl.w	r3, r2, r3
 8010ad2:	69ba      	ldr	r2, [r7, #24]
 8010ad4:	4313      	orrs	r3, r2
 8010ad6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8010ad8:	687b      	ldr	r3, [r7, #4]
 8010ada:	69ba      	ldr	r2, [r7, #24]
 8010adc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8010ade:	683b      	ldr	r3, [r7, #0]
 8010ae0:	685b      	ldr	r3, [r3, #4]
 8010ae2:	f003 0303 	and.w	r3, r3, #3
 8010ae6:	2b03      	cmp	r3, #3
 8010ae8:	d017      	beq.n	8010b1a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8010aea:	687b      	ldr	r3, [r7, #4]
 8010aec:	68db      	ldr	r3, [r3, #12]
 8010aee:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8010af0:	69fb      	ldr	r3, [r7, #28]
 8010af2:	005b      	lsls	r3, r3, #1
 8010af4:	2203      	movs	r2, #3
 8010af6:	fa02 f303 	lsl.w	r3, r2, r3
 8010afa:	43db      	mvns	r3, r3
 8010afc:	69ba      	ldr	r2, [r7, #24]
 8010afe:	4013      	ands	r3, r2
 8010b00:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8010b02:	683b      	ldr	r3, [r7, #0]
 8010b04:	689a      	ldr	r2, [r3, #8]
 8010b06:	69fb      	ldr	r3, [r7, #28]
 8010b08:	005b      	lsls	r3, r3, #1
 8010b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8010b0e:	69ba      	ldr	r2, [r7, #24]
 8010b10:	4313      	orrs	r3, r2
 8010b12:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	69ba      	ldr	r2, [r7, #24]
 8010b18:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8010b1a:	683b      	ldr	r3, [r7, #0]
 8010b1c:	685b      	ldr	r3, [r3, #4]
 8010b1e:	f003 0303 	and.w	r3, r3, #3
 8010b22:	2b02      	cmp	r3, #2
 8010b24:	d123      	bne.n	8010b6e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8010b26:	69fb      	ldr	r3, [r7, #28]
 8010b28:	08da      	lsrs	r2, r3, #3
 8010b2a:	687b      	ldr	r3, [r7, #4]
 8010b2c:	3208      	adds	r2, #8
 8010b2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010b32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8010b34:	69fb      	ldr	r3, [r7, #28]
 8010b36:	f003 0307 	and.w	r3, r3, #7
 8010b3a:	009b      	lsls	r3, r3, #2
 8010b3c:	220f      	movs	r2, #15
 8010b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8010b42:	43db      	mvns	r3, r3
 8010b44:	69ba      	ldr	r2, [r7, #24]
 8010b46:	4013      	ands	r3, r2
 8010b48:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8010b4a:	683b      	ldr	r3, [r7, #0]
 8010b4c:	691a      	ldr	r2, [r3, #16]
 8010b4e:	69fb      	ldr	r3, [r7, #28]
 8010b50:	f003 0307 	and.w	r3, r3, #7
 8010b54:	009b      	lsls	r3, r3, #2
 8010b56:	fa02 f303 	lsl.w	r3, r2, r3
 8010b5a:	69ba      	ldr	r2, [r7, #24]
 8010b5c:	4313      	orrs	r3, r2
 8010b5e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8010b60:	69fb      	ldr	r3, [r7, #28]
 8010b62:	08da      	lsrs	r2, r3, #3
 8010b64:	687b      	ldr	r3, [r7, #4]
 8010b66:	3208      	adds	r2, #8
 8010b68:	69b9      	ldr	r1, [r7, #24]
 8010b6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8010b6e:	687b      	ldr	r3, [r7, #4]
 8010b70:	681b      	ldr	r3, [r3, #0]
 8010b72:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8010b74:	69fb      	ldr	r3, [r7, #28]
 8010b76:	005b      	lsls	r3, r3, #1
 8010b78:	2203      	movs	r2, #3
 8010b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8010b7e:	43db      	mvns	r3, r3
 8010b80:	69ba      	ldr	r2, [r7, #24]
 8010b82:	4013      	ands	r3, r2
 8010b84:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8010b86:	683b      	ldr	r3, [r7, #0]
 8010b88:	685b      	ldr	r3, [r3, #4]
 8010b8a:	f003 0203 	and.w	r2, r3, #3
 8010b8e:	69fb      	ldr	r3, [r7, #28]
 8010b90:	005b      	lsls	r3, r3, #1
 8010b92:	fa02 f303 	lsl.w	r3, r2, r3
 8010b96:	69ba      	ldr	r2, [r7, #24]
 8010b98:	4313      	orrs	r3, r2
 8010b9a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8010b9c:	687b      	ldr	r3, [r7, #4]
 8010b9e:	69ba      	ldr	r2, [r7, #24]
 8010ba0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8010ba2:	683b      	ldr	r3, [r7, #0]
 8010ba4:	685b      	ldr	r3, [r3, #4]
 8010ba6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8010baa:	2b00      	cmp	r3, #0
 8010bac:	f000 80e0 	beq.w	8010d70 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8010bb0:	4b2f      	ldr	r3, [pc, #188]	@ (8010c70 <HAL_GPIO_Init+0x238>)
 8010bb2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8010bb6:	4a2e      	ldr	r2, [pc, #184]	@ (8010c70 <HAL_GPIO_Init+0x238>)
 8010bb8:	f043 0302 	orr.w	r3, r3, #2
 8010bbc:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8010bc0:	4b2b      	ldr	r3, [pc, #172]	@ (8010c70 <HAL_GPIO_Init+0x238>)
 8010bc2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8010bc6:	f003 0302 	and.w	r3, r3, #2
 8010bca:	60fb      	str	r3, [r7, #12]
 8010bcc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8010bce:	4a29      	ldr	r2, [pc, #164]	@ (8010c74 <HAL_GPIO_Init+0x23c>)
 8010bd0:	69fb      	ldr	r3, [r7, #28]
 8010bd2:	089b      	lsrs	r3, r3, #2
 8010bd4:	3302      	adds	r3, #2
 8010bd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010bda:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8010bdc:	69fb      	ldr	r3, [r7, #28]
 8010bde:	f003 0303 	and.w	r3, r3, #3
 8010be2:	009b      	lsls	r3, r3, #2
 8010be4:	220f      	movs	r2, #15
 8010be6:	fa02 f303 	lsl.w	r3, r2, r3
 8010bea:	43db      	mvns	r3, r3
 8010bec:	69ba      	ldr	r2, [r7, #24]
 8010bee:	4013      	ands	r3, r2
 8010bf0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8010bf2:	687b      	ldr	r3, [r7, #4]
 8010bf4:	4a20      	ldr	r2, [pc, #128]	@ (8010c78 <HAL_GPIO_Init+0x240>)
 8010bf6:	4293      	cmp	r3, r2
 8010bf8:	d052      	beq.n	8010ca0 <HAL_GPIO_Init+0x268>
 8010bfa:	687b      	ldr	r3, [r7, #4]
 8010bfc:	4a1f      	ldr	r2, [pc, #124]	@ (8010c7c <HAL_GPIO_Init+0x244>)
 8010bfe:	4293      	cmp	r3, r2
 8010c00:	d031      	beq.n	8010c66 <HAL_GPIO_Init+0x22e>
 8010c02:	687b      	ldr	r3, [r7, #4]
 8010c04:	4a1e      	ldr	r2, [pc, #120]	@ (8010c80 <HAL_GPIO_Init+0x248>)
 8010c06:	4293      	cmp	r3, r2
 8010c08:	d02b      	beq.n	8010c62 <HAL_GPIO_Init+0x22a>
 8010c0a:	687b      	ldr	r3, [r7, #4]
 8010c0c:	4a1d      	ldr	r2, [pc, #116]	@ (8010c84 <HAL_GPIO_Init+0x24c>)
 8010c0e:	4293      	cmp	r3, r2
 8010c10:	d025      	beq.n	8010c5e <HAL_GPIO_Init+0x226>
 8010c12:	687b      	ldr	r3, [r7, #4]
 8010c14:	4a1c      	ldr	r2, [pc, #112]	@ (8010c88 <HAL_GPIO_Init+0x250>)
 8010c16:	4293      	cmp	r3, r2
 8010c18:	d01f      	beq.n	8010c5a <HAL_GPIO_Init+0x222>
 8010c1a:	687b      	ldr	r3, [r7, #4]
 8010c1c:	4a1b      	ldr	r2, [pc, #108]	@ (8010c8c <HAL_GPIO_Init+0x254>)
 8010c1e:	4293      	cmp	r3, r2
 8010c20:	d019      	beq.n	8010c56 <HAL_GPIO_Init+0x21e>
 8010c22:	687b      	ldr	r3, [r7, #4]
 8010c24:	4a1a      	ldr	r2, [pc, #104]	@ (8010c90 <HAL_GPIO_Init+0x258>)
 8010c26:	4293      	cmp	r3, r2
 8010c28:	d013      	beq.n	8010c52 <HAL_GPIO_Init+0x21a>
 8010c2a:	687b      	ldr	r3, [r7, #4]
 8010c2c:	4a19      	ldr	r2, [pc, #100]	@ (8010c94 <HAL_GPIO_Init+0x25c>)
 8010c2e:	4293      	cmp	r3, r2
 8010c30:	d00d      	beq.n	8010c4e <HAL_GPIO_Init+0x216>
 8010c32:	687b      	ldr	r3, [r7, #4]
 8010c34:	4a18      	ldr	r2, [pc, #96]	@ (8010c98 <HAL_GPIO_Init+0x260>)
 8010c36:	4293      	cmp	r3, r2
 8010c38:	d007      	beq.n	8010c4a <HAL_GPIO_Init+0x212>
 8010c3a:	687b      	ldr	r3, [r7, #4]
 8010c3c:	4a17      	ldr	r2, [pc, #92]	@ (8010c9c <HAL_GPIO_Init+0x264>)
 8010c3e:	4293      	cmp	r3, r2
 8010c40:	d101      	bne.n	8010c46 <HAL_GPIO_Init+0x20e>
 8010c42:	2309      	movs	r3, #9
 8010c44:	e02d      	b.n	8010ca2 <HAL_GPIO_Init+0x26a>
 8010c46:	230a      	movs	r3, #10
 8010c48:	e02b      	b.n	8010ca2 <HAL_GPIO_Init+0x26a>
 8010c4a:	2308      	movs	r3, #8
 8010c4c:	e029      	b.n	8010ca2 <HAL_GPIO_Init+0x26a>
 8010c4e:	2307      	movs	r3, #7
 8010c50:	e027      	b.n	8010ca2 <HAL_GPIO_Init+0x26a>
 8010c52:	2306      	movs	r3, #6
 8010c54:	e025      	b.n	8010ca2 <HAL_GPIO_Init+0x26a>
 8010c56:	2305      	movs	r3, #5
 8010c58:	e023      	b.n	8010ca2 <HAL_GPIO_Init+0x26a>
 8010c5a:	2304      	movs	r3, #4
 8010c5c:	e021      	b.n	8010ca2 <HAL_GPIO_Init+0x26a>
 8010c5e:	2303      	movs	r3, #3
 8010c60:	e01f      	b.n	8010ca2 <HAL_GPIO_Init+0x26a>
 8010c62:	2302      	movs	r3, #2
 8010c64:	e01d      	b.n	8010ca2 <HAL_GPIO_Init+0x26a>
 8010c66:	2301      	movs	r3, #1
 8010c68:	e01b      	b.n	8010ca2 <HAL_GPIO_Init+0x26a>
 8010c6a:	bf00      	nop
 8010c6c:	58000080 	.word	0x58000080
 8010c70:	58024400 	.word	0x58024400
 8010c74:	58000400 	.word	0x58000400
 8010c78:	58020000 	.word	0x58020000
 8010c7c:	58020400 	.word	0x58020400
 8010c80:	58020800 	.word	0x58020800
 8010c84:	58020c00 	.word	0x58020c00
 8010c88:	58021000 	.word	0x58021000
 8010c8c:	58021400 	.word	0x58021400
 8010c90:	58021800 	.word	0x58021800
 8010c94:	58021c00 	.word	0x58021c00
 8010c98:	58022000 	.word	0x58022000
 8010c9c:	58022400 	.word	0x58022400
 8010ca0:	2300      	movs	r3, #0
 8010ca2:	69fa      	ldr	r2, [r7, #28]
 8010ca4:	f002 0203 	and.w	r2, r2, #3
 8010ca8:	0092      	lsls	r2, r2, #2
 8010caa:	4093      	lsls	r3, r2
 8010cac:	69ba      	ldr	r2, [r7, #24]
 8010cae:	4313      	orrs	r3, r2
 8010cb0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8010cb2:	4938      	ldr	r1, [pc, #224]	@ (8010d94 <HAL_GPIO_Init+0x35c>)
 8010cb4:	69fb      	ldr	r3, [r7, #28]
 8010cb6:	089b      	lsrs	r3, r3, #2
 8010cb8:	3302      	adds	r3, #2
 8010cba:	69ba      	ldr	r2, [r7, #24]
 8010cbc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8010cc0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8010cc4:	681b      	ldr	r3, [r3, #0]
 8010cc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8010cc8:	693b      	ldr	r3, [r7, #16]
 8010cca:	43db      	mvns	r3, r3
 8010ccc:	69ba      	ldr	r2, [r7, #24]
 8010cce:	4013      	ands	r3, r2
 8010cd0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8010cd2:	683b      	ldr	r3, [r7, #0]
 8010cd4:	685b      	ldr	r3, [r3, #4]
 8010cd6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8010cda:	2b00      	cmp	r3, #0
 8010cdc:	d003      	beq.n	8010ce6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8010cde:	69ba      	ldr	r2, [r7, #24]
 8010ce0:	693b      	ldr	r3, [r7, #16]
 8010ce2:	4313      	orrs	r3, r2
 8010ce4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8010ce6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8010cea:	69bb      	ldr	r3, [r7, #24]
 8010cec:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8010cee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8010cf2:	685b      	ldr	r3, [r3, #4]
 8010cf4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8010cf6:	693b      	ldr	r3, [r7, #16]
 8010cf8:	43db      	mvns	r3, r3
 8010cfa:	69ba      	ldr	r2, [r7, #24]
 8010cfc:	4013      	ands	r3, r2
 8010cfe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8010d00:	683b      	ldr	r3, [r7, #0]
 8010d02:	685b      	ldr	r3, [r3, #4]
 8010d04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8010d08:	2b00      	cmp	r3, #0
 8010d0a:	d003      	beq.n	8010d14 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8010d0c:	69ba      	ldr	r2, [r7, #24]
 8010d0e:	693b      	ldr	r3, [r7, #16]
 8010d10:	4313      	orrs	r3, r2
 8010d12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8010d14:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8010d18:	69bb      	ldr	r3, [r7, #24]
 8010d1a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8010d1c:	697b      	ldr	r3, [r7, #20]
 8010d1e:	685b      	ldr	r3, [r3, #4]
 8010d20:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8010d22:	693b      	ldr	r3, [r7, #16]
 8010d24:	43db      	mvns	r3, r3
 8010d26:	69ba      	ldr	r2, [r7, #24]
 8010d28:	4013      	ands	r3, r2
 8010d2a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8010d2c:	683b      	ldr	r3, [r7, #0]
 8010d2e:	685b      	ldr	r3, [r3, #4]
 8010d30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010d34:	2b00      	cmp	r3, #0
 8010d36:	d003      	beq.n	8010d40 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8010d38:	69ba      	ldr	r2, [r7, #24]
 8010d3a:	693b      	ldr	r3, [r7, #16]
 8010d3c:	4313      	orrs	r3, r2
 8010d3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8010d40:	697b      	ldr	r3, [r7, #20]
 8010d42:	69ba      	ldr	r2, [r7, #24]
 8010d44:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8010d46:	697b      	ldr	r3, [r7, #20]
 8010d48:	681b      	ldr	r3, [r3, #0]
 8010d4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8010d4c:	693b      	ldr	r3, [r7, #16]
 8010d4e:	43db      	mvns	r3, r3
 8010d50:	69ba      	ldr	r2, [r7, #24]
 8010d52:	4013      	ands	r3, r2
 8010d54:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8010d56:	683b      	ldr	r3, [r7, #0]
 8010d58:	685b      	ldr	r3, [r3, #4]
 8010d5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8010d5e:	2b00      	cmp	r3, #0
 8010d60:	d003      	beq.n	8010d6a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8010d62:	69ba      	ldr	r2, [r7, #24]
 8010d64:	693b      	ldr	r3, [r7, #16]
 8010d66:	4313      	orrs	r3, r2
 8010d68:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8010d6a:	697b      	ldr	r3, [r7, #20]
 8010d6c:	69ba      	ldr	r2, [r7, #24]
 8010d6e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8010d70:	69fb      	ldr	r3, [r7, #28]
 8010d72:	3301      	adds	r3, #1
 8010d74:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8010d76:	683b      	ldr	r3, [r7, #0]
 8010d78:	681a      	ldr	r2, [r3, #0]
 8010d7a:	69fb      	ldr	r3, [r7, #28]
 8010d7c:	fa22 f303 	lsr.w	r3, r2, r3
 8010d80:	2b00      	cmp	r3, #0
 8010d82:	f47f ae63 	bne.w	8010a4c <HAL_GPIO_Init+0x14>
  }
}
 8010d86:	bf00      	nop
 8010d88:	bf00      	nop
 8010d8a:	3724      	adds	r7, #36	@ 0x24
 8010d8c:	46bd      	mov	sp, r7
 8010d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d92:	4770      	bx	lr
 8010d94:	58000400 	.word	0x58000400

08010d98 <HAL_MMC_Init>:
            MMC_HandleTypeDef and create the associated handle.
  * @param  hmmc: Pointer to the MMC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_Init(MMC_HandleTypeDef *hmmc)
{
 8010d98:	b580      	push	{r7, lr}
 8010d9a:	b082      	sub	sp, #8
 8010d9c:	af00      	add	r7, sp, #0
 8010d9e:	6078      	str	r0, [r7, #4]
  /* Check the MMC handle allocation */
  if (hmmc == NULL)
 8010da0:	687b      	ldr	r3, [r7, #4]
 8010da2:	2b00      	cmp	r3, #0
 8010da4:	d101      	bne.n	8010daa <HAL_MMC_Init+0x12>
  {
    return HAL_ERROR;
 8010da6:	2301      	movs	r3, #1
 8010da8:	e031      	b.n	8010e0e <HAL_MMC_Init+0x76>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hmmc->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hmmc->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hmmc->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hmmc->Init.ClockDiv));

  if (hmmc->State == HAL_MMC_STATE_RESET)
 8010daa:	687b      	ldr	r3, [r7, #4]
 8010dac:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8010db0:	b2db      	uxtb	r3, r3
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	d105      	bne.n	8010dc2 <HAL_MMC_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hmmc->Lock = HAL_UNLOCKED;
 8010db6:	687b      	ldr	r3, [r7, #4]
 8010db8:	2200      	movs	r2, #0
 8010dba:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hmmc->MspInitCallback(hmmc);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_MMC_MspInit(hmmc);
 8010dbc:	6878      	ldr	r0, [r7, #4]
 8010dbe:	f7f0 ff41 	bl	8001c44 <HAL_MMC_MspInit>
#endif /* USE_HAL_MMC_REGISTER_CALLBACKS */
  }

  hmmc->State = HAL_MMC_STATE_BUSY;
 8010dc2:	687b      	ldr	r3, [r7, #4]
 8010dc4:	2203      	movs	r2, #3
 8010dc6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_MMC_InitCard(hmmc) == HAL_ERROR)
 8010dca:	6878      	ldr	r0, [r7, #4]
 8010dcc:	f000 f824 	bl	8010e18 <HAL_MMC_InitCard>
 8010dd0:	4603      	mov	r3, r0
 8010dd2:	2b01      	cmp	r3, #1
 8010dd4:	d101      	bne.n	8010dda <HAL_MMC_Init+0x42>
  {
    return HAL_ERROR;
 8010dd6:	2301      	movs	r3, #1
 8010dd8:	e019      	b.n	8010e0e <HAL_MMC_Init+0x76>
  }

  /* Initialize the error code */
  hmmc->ErrorCode = HAL_DMA_ERROR_NONE;
 8010dda:	687b      	ldr	r3, [r7, #4]
 8010ddc:	2200      	movs	r2, #0
 8010dde:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the MMC operation */
  hmmc->Context = MMC_CONTEXT_NONE;
 8010de0:	687b      	ldr	r3, [r7, #4]
 8010de2:	2200      	movs	r2, #0
 8010de4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the MMC state */
  hmmc->State = HAL_MMC_STATE_READY;
 8010de6:	687b      	ldr	r3, [r7, #4]
 8010de8:	2201      	movs	r2, #1
 8010dea:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Configure bus width */
  if (hmmc->Init.BusWide != SDMMC_BUS_WIDE_1B)
 8010dee:	687b      	ldr	r3, [r7, #4]
 8010df0:	68db      	ldr	r3, [r3, #12]
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	d00a      	beq.n	8010e0c <HAL_MMC_Init+0x74>
  {
    if (HAL_MMC_ConfigWideBusOperation(hmmc, hmmc->Init.BusWide) != HAL_OK)
 8010df6:	687b      	ldr	r3, [r7, #4]
 8010df8:	68db      	ldr	r3, [r3, #12]
 8010dfa:	4619      	mov	r1, r3
 8010dfc:	6878      	ldr	r0, [r7, #4]
 8010dfe:	f000 fe9b 	bl	8011b38 <HAL_MMC_ConfigWideBusOperation>
 8010e02:	4603      	mov	r3, r0
 8010e04:	2b00      	cmp	r3, #0
 8010e06:	d001      	beq.n	8010e0c <HAL_MMC_Init+0x74>
    {
      return HAL_ERROR;
 8010e08:	2301      	movs	r3, #1
 8010e0a:	e000      	b.n	8010e0e <HAL_MMC_Init+0x76>
    }
  }

  return HAL_OK;
 8010e0c:	2300      	movs	r3, #0
}
 8010e0e:	4618      	mov	r0, r3
 8010e10:	3708      	adds	r7, #8
 8010e12:	46bd      	mov	sp, r7
 8010e14:	bd80      	pop	{r7, pc}
	...

08010e18 <HAL_MMC_InitCard>:
  * @note   This function initializes the MMC card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_InitCard(MMC_HandleTypeDef *hmmc)
{
 8010e18:	b590      	push	{r4, r7, lr}
 8010e1a:	b08d      	sub	sp, #52	@ 0x34
 8010e1c:	af02      	add	r7, sp, #8
 8010e1e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  MMC_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for MMC card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8010e20:	2300      	movs	r3, #0
 8010e22:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8010e24:	2300      	movs	r3, #0
 8010e26:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8010e28:	2300      	movs	r3, #0
 8010e2a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8010e2c:	2300      	movs	r3, #0
 8010e2e:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8010e30:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8010e34:	f04f 0100 	mov.w	r1, #0
 8010e38:	f004 ffb0 	bl	8015d9c <HAL_RCCEx_GetPeriphCLKFreq>
 8010e3c:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 8010e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e40:	2b00      	cmp	r3, #0
 8010e42:	d109      	bne.n	8010e58 <HAL_MMC_InitCard+0x40>
  {
    hmmc->State = HAL_MMC_STATE_READY;
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	2201      	movs	r2, #1
 8010e48:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hmmc->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8010e4c:	687b      	ldr	r3, [r7, #4]
 8010e4e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8010e52:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8010e54:	2301      	movs	r3, #1
 8010e56:	e070      	b.n	8010f3a <HAL_MMC_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * MMC_INIT_FREQ);
 8010e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e5a:	0a1b      	lsrs	r3, r3, #8
 8010e5c:	4a39      	ldr	r2, [pc, #228]	@ (8010f44 <HAL_MMC_InitCard+0x12c>)
 8010e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8010e62:	091b      	lsrs	r3, r3, #4
 8010e64:	61fb      	str	r3, [r7, #28]
#if (USE_SD_TRANSCEIVER != 0U)
  Init.TranceiverPresent = SDMMC_TRANSCEIVER_NOT_PRESENT;
#endif /* USE_SD_TRANSCEIVER */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hmmc->Instance, Init);
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	681c      	ldr	r4, [r3, #0]
 8010e6a:	466a      	mov	r2, sp
 8010e6c:	f107 0318 	add.w	r3, r7, #24
 8010e70:	e893 0003 	ldmia.w	r3, {r0, r1}
 8010e74:	e882 0003 	stmia.w	r2, {r0, r1}
 8010e78:	f107 030c 	add.w	r3, r7, #12
 8010e7c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8010e7e:	4620      	mov	r0, r4
 8010e80:	f007 ff06 	bl	8018c90 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hmmc->Instance);
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	681b      	ldr	r3, [r3, #0]
 8010e88:	4618      	mov	r0, r3
 8010e8a:	f007 ff49 	bl	8018d20 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the MMC initialization sequence */
  if (Init.ClockDiv != 0U)
 8010e8e:	69fb      	ldr	r3, [r7, #28]
 8010e90:	2b00      	cmp	r3, #0
 8010e92:	d005      	beq.n	8010ea0 <HAL_MMC_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 8010e94:	69fb      	ldr	r3, [r7, #28]
 8010e96:	005b      	lsls	r3, r3, #1
 8010e98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010e9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8010e9e:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 8010ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ea2:	2b00      	cmp	r3, #0
 8010ea4:	d007      	beq.n	8010eb6 <HAL_MMC_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 8010ea6:	4a28      	ldr	r2, [pc, #160]	@ (8010f48 <HAL_MMC_InitCard+0x130>)
 8010ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010eaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8010eae:	3301      	adds	r3, #1
 8010eb0:	4618      	mov	r0, r3
 8010eb2:	f7fe fae3 	bl	800f47c <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = MMC_PowerON(hmmc);
 8010eb6:	6878      	ldr	r0, [r7, #4]
 8010eb8:	f001 f828 	bl	8011f0c <MMC_PowerON>
 8010ebc:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_MMC_ERROR_NONE)
 8010ebe:	6a3b      	ldr	r3, [r7, #32]
 8010ec0:	2b00      	cmp	r3, #0
 8010ec2:	d00b      	beq.n	8010edc <HAL_MMC_InitCard+0xc4>
  {
    hmmc->State = HAL_MMC_STATE_READY;
 8010ec4:	687b      	ldr	r3, [r7, #4]
 8010ec6:	2201      	movs	r2, #1
 8010ec8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hmmc->ErrorCode |= errorstate;
 8010ecc:	687b      	ldr	r3, [r7, #4]
 8010ece:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010ed0:	6a3b      	ldr	r3, [r7, #32]
 8010ed2:	431a      	orrs	r2, r3
 8010ed4:	687b      	ldr	r3, [r7, #4]
 8010ed6:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8010ed8:	2301      	movs	r3, #1
 8010eda:	e02e      	b.n	8010f3a <HAL_MMC_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = MMC_InitCard(hmmc);
 8010edc:	6878      	ldr	r0, [r7, #4]
 8010ede:	f000 ff17 	bl	8011d10 <MMC_InitCard>
 8010ee2:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_MMC_ERROR_NONE)
 8010ee4:	6a3b      	ldr	r3, [r7, #32]
 8010ee6:	2b00      	cmp	r3, #0
 8010ee8:	d00b      	beq.n	8010f02 <HAL_MMC_InitCard+0xea>
  {
    hmmc->State = HAL_MMC_STATE_READY;
 8010eea:	687b      	ldr	r3, [r7, #4]
 8010eec:	2201      	movs	r2, #1
 8010eee:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hmmc->ErrorCode |= errorstate;
 8010ef2:	687b      	ldr	r3, [r7, #4]
 8010ef4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010ef6:	6a3b      	ldr	r3, [r7, #32]
 8010ef8:	431a      	orrs	r2, r3
 8010efa:	687b      	ldr	r3, [r7, #4]
 8010efc:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8010efe:	2301      	movs	r3, #1
 8010f00:	e01b      	b.n	8010f3a <HAL_MMC_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hmmc->Instance, MMC_BLOCKSIZE);
 8010f02:	687b      	ldr	r3, [r7, #4]
 8010f04:	681b      	ldr	r3, [r3, #0]
 8010f06:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8010f0a:	4618      	mov	r0, r3
 8010f0c:	f007 ff9e 	bl	8018e4c <SDMMC_CmdBlockLength>
 8010f10:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_MMC_ERROR_NONE)
 8010f12:	6a3b      	ldr	r3, [r7, #32]
 8010f14:	2b00      	cmp	r3, #0
 8010f16:	d00f      	beq.n	8010f38 <HAL_MMC_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8010f18:	687b      	ldr	r3, [r7, #4]
 8010f1a:	681b      	ldr	r3, [r3, #0]
 8010f1c:	4a0b      	ldr	r2, [pc, #44]	@ (8010f4c <HAL_MMC_InitCard+0x134>)
 8010f1e:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->ErrorCode |= errorstate;
 8010f20:	687b      	ldr	r3, [r7, #4]
 8010f22:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010f24:	6a3b      	ldr	r3, [r7, #32]
 8010f26:	431a      	orrs	r2, r3
 8010f28:	687b      	ldr	r3, [r7, #4]
 8010f2a:	635a      	str	r2, [r3, #52]	@ 0x34
    hmmc->State = HAL_MMC_STATE_READY;
 8010f2c:	687b      	ldr	r3, [r7, #4]
 8010f2e:	2201      	movs	r2, #1
 8010f30:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8010f34:	2301      	movs	r3, #1
 8010f36:	e000      	b.n	8010f3a <HAL_MMC_InitCard+0x122>
  }

  return HAL_OK;
 8010f38:	2300      	movs	r3, #0
}
 8010f3a:	4618      	mov	r0, r3
 8010f3c:	372c      	adds	r7, #44	@ 0x2c
 8010f3e:	46bd      	mov	sp, r7
 8010f40:	bd90      	pop	{r4, r7, pc}
 8010f42:	bf00      	nop
 8010f44:	014f8b59 	.word	0x014f8b59
 8010f48:	00012110 	.word	0x00012110
 8010f4c:	1fe00fff 	.word	0x1fe00fff

08010f50 <HAL_MMC_ReadBlocks>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_ReadBlocks(MMC_HandleTypeDef *hmmc, uint8_t *pData, uint32_t BlockAdd,
                                     uint32_t NumberOfBlocks,
                                     uint32_t Timeout)
{
 8010f50:	b580      	push	{r7, lr}
 8010f52:	b092      	sub	sp, #72	@ 0x48
 8010f54:	af00      	add	r7, sp, #0
 8010f56:	60f8      	str	r0, [r7, #12]
 8010f58:	60b9      	str	r1, [r7, #8]
 8010f5a:	607a      	str	r2, [r7, #4]
 8010f5c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8010f5e:	f7fe fa81 	bl	800f464 <HAL_GetTick>
 8010f62:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count;
  uint32_t data;
  uint32_t dataremaining;
  uint32_t add = BlockAdd;
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 8010f68:	68bb      	ldr	r3, [r7, #8]
 8010f6a:	637b      	str	r3, [r7, #52]	@ 0x34

  if (NULL == pData)
 8010f6c:	68bb      	ldr	r3, [r7, #8]
 8010f6e:	2b00      	cmp	r3, #0
 8010f70:	d107      	bne.n	8010f82 <HAL_MMC_ReadBlocks+0x32>
  {
    hmmc->ErrorCode |= HAL_MMC_ERROR_PARAM;
 8010f72:	68fb      	ldr	r3, [r7, #12]
 8010f74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010f76:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8010f7a:	68fb      	ldr	r3, [r7, #12]
 8010f7c:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8010f7e:	2301      	movs	r3, #1
 8010f80:	e172      	b.n	8011268 <HAL_MMC_ReadBlocks+0x318>
  }

  if (hmmc->State == HAL_MMC_STATE_READY)
 8010f82:	68fb      	ldr	r3, [r7, #12]
 8010f84:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8010f88:	b2db      	uxtb	r3, r3
 8010f8a:	2b01      	cmp	r3, #1
 8010f8c:	f040 8165 	bne.w	801125a <HAL_MMC_ReadBlocks+0x30a>
  {
    hmmc->ErrorCode = HAL_MMC_ERROR_NONE;
 8010f90:	68fb      	ldr	r3, [r7, #12]
 8010f92:	2200      	movs	r2, #0
 8010f94:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((BlockAdd + NumberOfBlocks) > (hmmc->MmcCard.LogBlockNbr))
 8010f96:	687a      	ldr	r2, [r7, #4]
 8010f98:	683b      	ldr	r3, [r7, #0]
 8010f9a:	441a      	add	r2, r3
 8010f9c:	68fb      	ldr	r3, [r7, #12]
 8010f9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010fa0:	429a      	cmp	r2, r3
 8010fa2:	d907      	bls.n	8010fb4 <HAL_MMC_ReadBlocks+0x64>
    {
      hmmc->ErrorCode |= HAL_MMC_ERROR_ADDR_OUT_OF_RANGE;
 8010fa4:	68fb      	ldr	r3, [r7, #12]
 8010fa6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010fa8:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8010fac:	68fb      	ldr	r3, [r7, #12]
 8010fae:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8010fb0:	2301      	movs	r3, #1
 8010fb2:	e159      	b.n	8011268 <HAL_MMC_ReadBlocks+0x318>
    }

    /* Check the case of 4kB blocks (field DATA SECTOR SIZE of extended CSD register) */
    if (((hmmc->Ext_CSD[(MMC_EXT_CSD_DATA_SEC_SIZE_INDEX / 4)] >> MMC_EXT_CSD_DATA_SEC_SIZE_POS)
 8010fb4:	68fb      	ldr	r3, [r7, #12]
 8010fb6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8010fba:	0a1b      	lsrs	r3, r3, #8
         & 0x000000FFU) != 0x0U)
 8010fbc:	b2db      	uxtb	r3, r3
    if (((hmmc->Ext_CSD[(MMC_EXT_CSD_DATA_SEC_SIZE_INDEX / 4)] >> MMC_EXT_CSD_DATA_SEC_SIZE_POS)
 8010fbe:	2b00      	cmp	r3, #0
 8010fc0:	d019      	beq.n	8010ff6 <HAL_MMC_ReadBlocks+0xa6>
    {
      if ((NumberOfBlocks % 8U) != 0U)
 8010fc2:	683b      	ldr	r3, [r7, #0]
 8010fc4:	f003 0307 	and.w	r3, r3, #7
 8010fc8:	2b00      	cmp	r3, #0
 8010fca:	d007      	beq.n	8010fdc <HAL_MMC_ReadBlocks+0x8c>
      {
        /* The number of blocks should be a multiple of 8 sectors of 512 bytes = 4 KBytes */
        hmmc->ErrorCode |= HAL_MMC_ERROR_BLOCK_LEN_ERR;
 8010fcc:	68fb      	ldr	r3, [r7, #12]
 8010fce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010fd0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8010fd4:	68fb      	ldr	r3, [r7, #12]
 8010fd6:	635a      	str	r2, [r3, #52]	@ 0x34
        return HAL_ERROR;
 8010fd8:	2301      	movs	r3, #1
 8010fda:	e145      	b.n	8011268 <HAL_MMC_ReadBlocks+0x318>
      }

      if ((BlockAdd % 8U) != 0U)
 8010fdc:	687b      	ldr	r3, [r7, #4]
 8010fde:	f003 0307 	and.w	r3, r3, #7
 8010fe2:	2b00      	cmp	r3, #0
 8010fe4:	d007      	beq.n	8010ff6 <HAL_MMC_ReadBlocks+0xa6>
      {
        /* The address should be aligned to 8 (corresponding to 4 KBytes blocks) */
        hmmc->ErrorCode |= HAL_MMC_ERROR_ADDR_MISALIGNED;
 8010fe6:	68fb      	ldr	r3, [r7, #12]
 8010fe8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010fea:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8010fee:	68fb      	ldr	r3, [r7, #12]
 8010ff0:	635a      	str	r2, [r3, #52]	@ 0x34
        return HAL_ERROR;
 8010ff2:	2301      	movs	r3, #1
 8010ff4:	e138      	b.n	8011268 <HAL_MMC_ReadBlocks+0x318>
      }
    }

    hmmc->State = HAL_MMC_STATE_BUSY;
 8010ff6:	68fb      	ldr	r3, [r7, #12]
 8010ff8:	2203      	movs	r2, #3
 8010ffa:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hmmc->Instance->DCTRL = 0U;
 8010ffe:	68fb      	ldr	r3, [r7, #12]
 8011000:	681b      	ldr	r3, [r3, #0]
 8011002:	2200      	movs	r2, #0
 8011004:	62da      	str	r2, [r3, #44]	@ 0x2c

    if ((hmmc->MmcCard.CardType) != MMC_HIGH_CAPACITY_CARD)
 8011006:	68fb      	ldr	r3, [r7, #12]
 8011008:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801100a:	2b01      	cmp	r3, #1
 801100c:	d002      	beq.n	8011014 <HAL_MMC_ReadBlocks+0xc4>
    {
      add *= MMC_BLOCKSIZE;
 801100e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011010:	025b      	lsls	r3, r3, #9
 8011012:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the MMC DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8011014:	f04f 33ff 	mov.w	r3, #4294967295
 8011018:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * MMC_BLOCKSIZE;
 801101a:	683b      	ldr	r3, [r7, #0]
 801101c:	025b      	lsls	r3, r3, #9
 801101e:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8011020:	2390      	movs	r3, #144	@ 0x90
 8011022:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8011024:	2302      	movs	r3, #2
 8011026:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8011028:	2300      	movs	r3, #0
 801102a:	627b      	str	r3, [r7, #36]	@ 0x24
    config.DPSM          = SDMMC_DPSM_DISABLE;
 801102c:	2300      	movs	r3, #0
 801102e:	62bb      	str	r3, [r7, #40]	@ 0x28
    (void)SDMMC_ConfigData(hmmc->Instance, &config);
 8011030:	68fb      	ldr	r3, [r7, #12]
 8011032:	681b      	ldr	r3, [r3, #0]
 8011034:	f107 0214 	add.w	r2, r7, #20
 8011038:	4611      	mov	r1, r2
 801103a:	4618      	mov	r0, r3
 801103c:	f007 feda 	bl	8018df4 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hmmc->Instance);
 8011040:	68fb      	ldr	r3, [r7, #12]
 8011042:	681b      	ldr	r3, [r3, #0]
 8011044:	68da      	ldr	r2, [r3, #12]
 8011046:	68fb      	ldr	r3, [r7, #12]
 8011048:	681b      	ldr	r3, [r3, #0]
 801104a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801104e:	60da      	str	r2, [r3, #12]

    /* Read block(s) in polling mode */
    if (NumberOfBlocks > 1U)
 8011050:	683b      	ldr	r3, [r7, #0]
 8011052:	2b01      	cmp	r3, #1
 8011054:	d90a      	bls.n	801106c <HAL_MMC_ReadBlocks+0x11c>
    {
      hmmc->Context = MMC_CONTEXT_READ_MULTIPLE_BLOCK;
 8011056:	68fb      	ldr	r3, [r7, #12]
 8011058:	2202      	movs	r2, #2
 801105a:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hmmc->Instance, add);
 801105c:	68fb      	ldr	r3, [r7, #12]
 801105e:	681b      	ldr	r3, [r3, #0]
 8011060:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8011062:	4618      	mov	r0, r3
 8011064:	f007 ff38 	bl	8018ed8 <SDMMC_CmdReadMultiBlock>
 8011068:	6478      	str	r0, [r7, #68]	@ 0x44
 801106a:	e009      	b.n	8011080 <HAL_MMC_ReadBlocks+0x130>
    }
    else
    {
      hmmc->Context = MMC_CONTEXT_READ_SINGLE_BLOCK;
 801106c:	68fb      	ldr	r3, [r7, #12]
 801106e:	2201      	movs	r2, #1
 8011070:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hmmc->Instance, add);
 8011072:	68fb      	ldr	r3, [r7, #12]
 8011074:	681b      	ldr	r3, [r3, #0]
 8011076:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8011078:	4618      	mov	r0, r3
 801107a:	f007 ff0a 	bl	8018e92 <SDMMC_CmdReadSingleBlock>
 801107e:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if (errorstate != HAL_MMC_ERROR_NONE)
 8011080:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011082:	2b00      	cmp	r3, #0
 8011084:	d00f      	beq.n	80110a6 <HAL_MMC_ReadBlocks+0x156>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8011086:	68fb      	ldr	r3, [r7, #12]
 8011088:	681b      	ldr	r3, [r3, #0]
 801108a:	4a79      	ldr	r2, [pc, #484]	@ (8011270 <HAL_MMC_ReadBlocks+0x320>)
 801108c:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= errorstate;
 801108e:	68fb      	ldr	r3, [r7, #12]
 8011090:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011092:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011094:	431a      	orrs	r2, r3
 8011096:	68fb      	ldr	r3, [r7, #12]
 8011098:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 801109a:	68fb      	ldr	r3, [r7, #12]
 801109c:	2201      	movs	r2, #1
 801109e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80110a2:	2301      	movs	r3, #1
 80110a4:	e0e0      	b.n	8011268 <HAL_MMC_ReadBlocks+0x318>
    }

    /* Poll on SDMMC flags */
    dataremaining = config.DataLength;
 80110a6:	69bb      	ldr	r3, [r7, #24]
 80110a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (!__HAL_MMC_GET_FLAG(hmmc,
 80110aa:	e055      	b.n	8011158 <HAL_MMC_ReadBlocks+0x208>
                               SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
    {
      if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXFIFOHF) && (dataremaining >= SDMMC_FIFO_SIZE))
 80110ac:	68fb      	ldr	r3, [r7, #12]
 80110ae:	681b      	ldr	r3, [r3, #0]
 80110b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80110b2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80110b6:	2b00      	cmp	r3, #0
 80110b8:	d033      	beq.n	8011122 <HAL_MMC_ReadBlocks+0x1d2>
 80110ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80110bc:	2b1f      	cmp	r3, #31
 80110be:	d930      	bls.n	8011122 <HAL_MMC_ReadBlocks+0x1d2>
      {
        /* Read data from SDMMC Rx FIFO */
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 80110c0:	2300      	movs	r3, #0
 80110c2:	643b      	str	r3, [r7, #64]	@ 0x40
 80110c4:	e027      	b.n	8011116 <HAL_MMC_ReadBlocks+0x1c6>
        {
          data = SDMMC_ReadFIFO(hmmc->Instance);
 80110c6:	68fb      	ldr	r3, [r7, #12]
 80110c8:	681b      	ldr	r3, [r3, #0]
 80110ca:	4618      	mov	r0, r3
 80110cc:	f007 fe0a 	bl	8018ce4 <SDMMC_ReadFIFO>
 80110d0:	62f8      	str	r0, [r7, #44]	@ 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 80110d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80110d4:	b2da      	uxtb	r2, r3
 80110d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80110d8:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80110da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80110dc:	3301      	adds	r3, #1
 80110de:	637b      	str	r3, [r7, #52]	@ 0x34
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80110e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80110e2:	0a1b      	lsrs	r3, r3, #8
 80110e4:	b2da      	uxtb	r2, r3
 80110e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80110e8:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80110ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80110ec:	3301      	adds	r3, #1
 80110ee:	637b      	str	r3, [r7, #52]	@ 0x34
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80110f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80110f2:	0c1b      	lsrs	r3, r3, #16
 80110f4:	b2da      	uxtb	r2, r3
 80110f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80110f8:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80110fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80110fc:	3301      	adds	r3, #1
 80110fe:	637b      	str	r3, [r7, #52]	@ 0x34
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8011100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011102:	0e1b      	lsrs	r3, r3, #24
 8011104:	b2da      	uxtb	r2, r3
 8011106:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011108:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 801110a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801110c:	3301      	adds	r3, #1
 801110e:	637b      	str	r3, [r7, #52]	@ 0x34
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8011110:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011112:	3301      	adds	r3, #1
 8011114:	643b      	str	r3, [r7, #64]	@ 0x40
 8011116:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011118:	2b07      	cmp	r3, #7
 801111a:	d9d4      	bls.n	80110c6 <HAL_MMC_ReadBlocks+0x176>
        }
        dataremaining -= SDMMC_FIFO_SIZE;
 801111c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801111e:	3b20      	subs	r3, #32
 8011120:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }

      if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 8011122:	f7fe f99f 	bl	800f464 <HAL_GetTick>
 8011126:	4602      	mov	r2, r0
 8011128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801112a:	1ad3      	subs	r3, r2, r3
 801112c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801112e:	429a      	cmp	r2, r3
 8011130:	d902      	bls.n	8011138 <HAL_MMC_ReadBlocks+0x1e8>
 8011132:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011134:	2b00      	cmp	r3, #0
 8011136:	d10f      	bne.n	8011158 <HAL_MMC_ReadBlocks+0x208>
      {
        /* Clear all the static flags */
        __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8011138:	68fb      	ldr	r3, [r7, #12]
 801113a:	681b      	ldr	r3, [r3, #0]
 801113c:	4a4c      	ldr	r2, [pc, #304]	@ (8011270 <HAL_MMC_ReadBlocks+0x320>)
 801113e:	639a      	str	r2, [r3, #56]	@ 0x38
        hmmc->ErrorCode |= HAL_MMC_ERROR_TIMEOUT;
 8011140:	68fb      	ldr	r3, [r7, #12]
 8011142:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011144:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8011148:	68fb      	ldr	r3, [r7, #12]
 801114a:	635a      	str	r2, [r3, #52]	@ 0x34
        hmmc->State = HAL_MMC_STATE_READY;
 801114c:	68fb      	ldr	r3, [r7, #12]
 801114e:	2201      	movs	r2, #1
 8011150:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 8011154:	2303      	movs	r3, #3
 8011156:	e087      	b.n	8011268 <HAL_MMC_ReadBlocks+0x318>
    while (!__HAL_MMC_GET_FLAG(hmmc,
 8011158:	68fb      	ldr	r3, [r7, #12]
 801115a:	681b      	ldr	r3, [r3, #0]
 801115c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801115e:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 8011162:	2b00      	cmp	r3, #0
 8011164:	d0a2      	beq.n	80110ac <HAL_MMC_ReadBlocks+0x15c>
      }
    }
    __SDMMC_CMDTRANS_DISABLE(hmmc->Instance);
 8011166:	68fb      	ldr	r3, [r7, #12]
 8011168:	681b      	ldr	r3, [r3, #0]
 801116a:	68da      	ldr	r2, [r3, #12]
 801116c:	68fb      	ldr	r3, [r7, #12]
 801116e:	681b      	ldr	r3, [r3, #0]
 8011170:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8011174:	60da      	str	r2, [r3, #12]

    /* Send stop transmission command in case of multiblock read */
    if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8011176:	68fb      	ldr	r3, [r7, #12]
 8011178:	681b      	ldr	r3, [r3, #0]
 801117a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801117c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011180:	2b00      	cmp	r3, #0
 8011182:	d01b      	beq.n	80111bc <HAL_MMC_ReadBlocks+0x26c>
 8011184:	683b      	ldr	r3, [r7, #0]
 8011186:	2b01      	cmp	r3, #1
 8011188:	d918      	bls.n	80111bc <HAL_MMC_ReadBlocks+0x26c>
    {
      /* Send stop transmission command */
      errorstate = SDMMC_CmdStopTransfer(hmmc->Instance);
 801118a:	68fb      	ldr	r3, [r7, #12]
 801118c:	681b      	ldr	r3, [r3, #0]
 801118e:	4618      	mov	r0, r3
 8011190:	f007 ff0c 	bl	8018fac <SDMMC_CmdStopTransfer>
 8011194:	6478      	str	r0, [r7, #68]	@ 0x44
      if (errorstate != HAL_MMC_ERROR_NONE)
 8011196:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011198:	2b00      	cmp	r3, #0
 801119a:	d00f      	beq.n	80111bc <HAL_MMC_ReadBlocks+0x26c>
      {
        /* Clear all the static flags */
        __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 801119c:	68fb      	ldr	r3, [r7, #12]
 801119e:	681b      	ldr	r3, [r3, #0]
 80111a0:	4a33      	ldr	r2, [pc, #204]	@ (8011270 <HAL_MMC_ReadBlocks+0x320>)
 80111a2:	639a      	str	r2, [r3, #56]	@ 0x38
        hmmc->ErrorCode |= errorstate;
 80111a4:	68fb      	ldr	r3, [r7, #12]
 80111a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80111a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80111aa:	431a      	orrs	r2, r3
 80111ac:	68fb      	ldr	r3, [r7, #12]
 80111ae:	635a      	str	r2, [r3, #52]	@ 0x34
        hmmc->State = HAL_MMC_STATE_READY;
 80111b0:	68fb      	ldr	r3, [r7, #12]
 80111b2:	2201      	movs	r2, #1
 80111b4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 80111b8:	2301      	movs	r3, #1
 80111ba:	e055      	b.n	8011268 <HAL_MMC_ReadBlocks+0x318>
      }
    }

    /* Get error state */
    if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DTIMEOUT))
 80111bc:	68fb      	ldr	r3, [r7, #12]
 80111be:	681b      	ldr	r3, [r3, #0]
 80111c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80111c2:	f003 0308 	and.w	r3, r3, #8
 80111c6:	2b00      	cmp	r3, #0
 80111c8:	d00f      	beq.n	80111ea <HAL_MMC_ReadBlocks+0x29a>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 80111ca:	68fb      	ldr	r3, [r7, #12]
 80111cc:	681b      	ldr	r3, [r3, #0]
 80111ce:	4a28      	ldr	r2, [pc, #160]	@ (8011270 <HAL_MMC_ReadBlocks+0x320>)
 80111d0:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_TIMEOUT;
 80111d2:	68fb      	ldr	r3, [r7, #12]
 80111d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80111d6:	f043 0208 	orr.w	r2, r3, #8
 80111da:	68fb      	ldr	r3, [r7, #12]
 80111dc:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 80111de:	68fb      	ldr	r3, [r7, #12]
 80111e0:	2201      	movs	r2, #1
 80111e2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80111e6:	2301      	movs	r3, #1
 80111e8:	e03e      	b.n	8011268 <HAL_MMC_ReadBlocks+0x318>
    }
    else if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DCRCFAIL))
 80111ea:	68fb      	ldr	r3, [r7, #12]
 80111ec:	681b      	ldr	r3, [r3, #0]
 80111ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80111f0:	f003 0302 	and.w	r3, r3, #2
 80111f4:	2b00      	cmp	r3, #0
 80111f6:	d00f      	beq.n	8011218 <HAL_MMC_ReadBlocks+0x2c8>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 80111f8:	68fb      	ldr	r3, [r7, #12]
 80111fa:	681b      	ldr	r3, [r3, #0]
 80111fc:	4a1c      	ldr	r2, [pc, #112]	@ (8011270 <HAL_MMC_ReadBlocks+0x320>)
 80111fe:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_CRC_FAIL;
 8011200:	68fb      	ldr	r3, [r7, #12]
 8011202:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011204:	f043 0202 	orr.w	r2, r3, #2
 8011208:	68fb      	ldr	r3, [r7, #12]
 801120a:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 801120c:	68fb      	ldr	r3, [r7, #12]
 801120e:	2201      	movs	r2, #1
 8011210:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8011214:	2301      	movs	r3, #1
 8011216:	e027      	b.n	8011268 <HAL_MMC_ReadBlocks+0x318>
    }
    else if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXOVERR))
 8011218:	68fb      	ldr	r3, [r7, #12]
 801121a:	681b      	ldr	r3, [r3, #0]
 801121c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801121e:	f003 0320 	and.w	r3, r3, #32
 8011222:	2b00      	cmp	r3, #0
 8011224:	d00f      	beq.n	8011246 <HAL_MMC_ReadBlocks+0x2f6>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8011226:	68fb      	ldr	r3, [r7, #12]
 8011228:	681b      	ldr	r3, [r3, #0]
 801122a:	4a11      	ldr	r2, [pc, #68]	@ (8011270 <HAL_MMC_ReadBlocks+0x320>)
 801122c:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_RX_OVERRUN;
 801122e:	68fb      	ldr	r3, [r7, #12]
 8011230:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011232:	f043 0220 	orr.w	r2, r3, #32
 8011236:	68fb      	ldr	r3, [r7, #12]
 8011238:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 801123a:	68fb      	ldr	r3, [r7, #12]
 801123c:	2201      	movs	r2, #1
 801123e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8011242:	2301      	movs	r3, #1
 8011244:	e010      	b.n	8011268 <HAL_MMC_ReadBlocks+0x318>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_DATA_FLAGS);
 8011246:	68fb      	ldr	r3, [r7, #12]
 8011248:	681b      	ldr	r3, [r3, #0]
 801124a:	4a0a      	ldr	r2, [pc, #40]	@ (8011274 <HAL_MMC_ReadBlocks+0x324>)
 801124c:	639a      	str	r2, [r3, #56]	@ 0x38

    hmmc->State = HAL_MMC_STATE_READY;
 801124e:	68fb      	ldr	r3, [r7, #12]
 8011250:	2201      	movs	r2, #1
 8011252:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    return HAL_OK;
 8011256:	2300      	movs	r3, #0
 8011258:	e006      	b.n	8011268 <HAL_MMC_ReadBlocks+0x318>
  }
  else
  {
    hmmc->ErrorCode |= HAL_MMC_ERROR_BUSY;
 801125a:	68fb      	ldr	r3, [r7, #12]
 801125c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801125e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8011262:	68fb      	ldr	r3, [r7, #12]
 8011264:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8011266:	2301      	movs	r3, #1
  }
}
 8011268:	4618      	mov	r0, r3
 801126a:	3748      	adds	r7, #72	@ 0x48
 801126c:	46bd      	mov	sp, r7
 801126e:	bd80      	pop	{r7, pc}
 8011270:	1fe00fff 	.word	0x1fe00fff
 8011274:	18000f3a 	.word	0x18000f3a

08011278 <HAL_MMC_WriteBlocks>:
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_WriteBlocks(MMC_HandleTypeDef *hmmc, const uint8_t *pData, uint32_t BlockAdd,
                                      uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8011278:	b580      	push	{r7, lr}
 801127a:	b092      	sub	sp, #72	@ 0x48
 801127c:	af00      	add	r7, sp, #0
 801127e:	60f8      	str	r0, [r7, #12]
 8011280:	60b9      	str	r1, [r7, #8]
 8011282:	607a      	str	r2, [r7, #4]
 8011284:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8011286:	f7fe f8ed 	bl	800f464 <HAL_GetTick>
 801128a:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count;
  uint32_t data;
  uint32_t dataremaining;
  uint32_t add = BlockAdd;
 801128c:	687b      	ldr	r3, [r7, #4]
 801128e:	63bb      	str	r3, [r7, #56]	@ 0x38
  const uint8_t *tempbuff = pData;
 8011290:	68bb      	ldr	r3, [r7, #8]
 8011292:	637b      	str	r3, [r7, #52]	@ 0x34

  if (NULL == pData)
 8011294:	68bb      	ldr	r3, [r7, #8]
 8011296:	2b00      	cmp	r3, #0
 8011298:	d107      	bne.n	80112aa <HAL_MMC_WriteBlocks+0x32>
  {
    hmmc->ErrorCode |= HAL_MMC_ERROR_PARAM;
 801129a:	68fb      	ldr	r3, [r7, #12]
 801129c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801129e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80112a2:	68fb      	ldr	r3, [r7, #12]
 80112a4:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80112a6:	2301      	movs	r3, #1
 80112a8:	e176      	b.n	8011598 <HAL_MMC_WriteBlocks+0x320>
  }

  if (hmmc->State == HAL_MMC_STATE_READY)
 80112aa:	68fb      	ldr	r3, [r7, #12]
 80112ac:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80112b0:	b2db      	uxtb	r3, r3
 80112b2:	2b01      	cmp	r3, #1
 80112b4:	f040 8169 	bne.w	801158a <HAL_MMC_WriteBlocks+0x312>
  {
    hmmc->ErrorCode = HAL_MMC_ERROR_NONE;
 80112b8:	68fb      	ldr	r3, [r7, #12]
 80112ba:	2200      	movs	r2, #0
 80112bc:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((BlockAdd + NumberOfBlocks) > (hmmc->MmcCard.LogBlockNbr))
 80112be:	687a      	ldr	r2, [r7, #4]
 80112c0:	683b      	ldr	r3, [r7, #0]
 80112c2:	441a      	add	r2, r3
 80112c4:	68fb      	ldr	r3, [r7, #12]
 80112c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80112c8:	429a      	cmp	r2, r3
 80112ca:	d907      	bls.n	80112dc <HAL_MMC_WriteBlocks+0x64>
    {
      hmmc->ErrorCode |= HAL_MMC_ERROR_ADDR_OUT_OF_RANGE;
 80112cc:	68fb      	ldr	r3, [r7, #12]
 80112ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80112d0:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80112d4:	68fb      	ldr	r3, [r7, #12]
 80112d6:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 80112d8:	2301      	movs	r3, #1
 80112da:	e15d      	b.n	8011598 <HAL_MMC_WriteBlocks+0x320>
    }

    /* Check the case of 4kB blocks (field DATA SECTOR SIZE of extended CSD register) */
    if (((hmmc->Ext_CSD[(MMC_EXT_CSD_DATA_SEC_SIZE_INDEX / 4)] >> MMC_EXT_CSD_DATA_SEC_SIZE_POS) & 0x000000FFU) != 0x0U)
 80112dc:	68fb      	ldr	r3, [r7, #12]
 80112de:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80112e2:	0a1b      	lsrs	r3, r3, #8
 80112e4:	b2db      	uxtb	r3, r3
 80112e6:	2b00      	cmp	r3, #0
 80112e8:	d019      	beq.n	801131e <HAL_MMC_WriteBlocks+0xa6>
    {
      if ((NumberOfBlocks % 8U) != 0U)
 80112ea:	683b      	ldr	r3, [r7, #0]
 80112ec:	f003 0307 	and.w	r3, r3, #7
 80112f0:	2b00      	cmp	r3, #0
 80112f2:	d007      	beq.n	8011304 <HAL_MMC_WriteBlocks+0x8c>
      {
        /* The number of blocks should be a multiple of 8 sectors of 512 bytes = 4 KBytes */
        hmmc->ErrorCode |= HAL_MMC_ERROR_BLOCK_LEN_ERR;
 80112f4:	68fb      	ldr	r3, [r7, #12]
 80112f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80112f8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80112fc:	68fb      	ldr	r3, [r7, #12]
 80112fe:	635a      	str	r2, [r3, #52]	@ 0x34
        return HAL_ERROR;
 8011300:	2301      	movs	r3, #1
 8011302:	e149      	b.n	8011598 <HAL_MMC_WriteBlocks+0x320>
      }

      if ((BlockAdd % 8U) != 0U)
 8011304:	687b      	ldr	r3, [r7, #4]
 8011306:	f003 0307 	and.w	r3, r3, #7
 801130a:	2b00      	cmp	r3, #0
 801130c:	d007      	beq.n	801131e <HAL_MMC_WriteBlocks+0xa6>
      {
        /* The address should be aligned to 8 (corresponding to 4 KBytes blocks) */
        hmmc->ErrorCode |= HAL_MMC_ERROR_ADDR_MISALIGNED;
 801130e:	68fb      	ldr	r3, [r7, #12]
 8011310:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011312:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8011316:	68fb      	ldr	r3, [r7, #12]
 8011318:	635a      	str	r2, [r3, #52]	@ 0x34
        return HAL_ERROR;
 801131a:	2301      	movs	r3, #1
 801131c:	e13c      	b.n	8011598 <HAL_MMC_WriteBlocks+0x320>
      }
    }

    hmmc->State = HAL_MMC_STATE_BUSY;
 801131e:	68fb      	ldr	r3, [r7, #12]
 8011320:	2203      	movs	r2, #3
 8011322:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hmmc->Instance->DCTRL = 0U;
 8011326:	68fb      	ldr	r3, [r7, #12]
 8011328:	681b      	ldr	r3, [r3, #0]
 801132a:	2200      	movs	r2, #0
 801132c:	62da      	str	r2, [r3, #44]	@ 0x2c

    if ((hmmc->MmcCard.CardType) != MMC_HIGH_CAPACITY_CARD)
 801132e:	68fb      	ldr	r3, [r7, #12]
 8011330:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011332:	2b01      	cmp	r3, #1
 8011334:	d002      	beq.n	801133c <HAL_MMC_WriteBlocks+0xc4>
    {
      add *= MMC_BLOCKSIZE;
 8011336:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011338:	025b      	lsls	r3, r3, #9
 801133a:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the MMC DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 801133c:	f04f 33ff 	mov.w	r3, #4294967295
 8011340:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * MMC_BLOCKSIZE;
 8011342:	683b      	ldr	r3, [r7, #0]
 8011344:	025b      	lsls	r3, r3, #9
 8011346:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8011348:	2390      	movs	r3, #144	@ 0x90
 801134a:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 801134c:	2300      	movs	r3, #0
 801134e:	627b      	str	r3, [r7, #36]	@ 0x24
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8011350:	2300      	movs	r3, #0
 8011352:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8011354:	2300      	movs	r3, #0
 8011356:	62fb      	str	r3, [r7, #44]	@ 0x2c
    (void)SDMMC_ConfigData(hmmc->Instance, &config);
 8011358:	68fb      	ldr	r3, [r7, #12]
 801135a:	681b      	ldr	r3, [r3, #0]
 801135c:	f107 0218 	add.w	r2, r7, #24
 8011360:	4611      	mov	r1, r2
 8011362:	4618      	mov	r0, r3
 8011364:	f007 fd46 	bl	8018df4 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hmmc->Instance);
 8011368:	68fb      	ldr	r3, [r7, #12]
 801136a:	681b      	ldr	r3, [r3, #0]
 801136c:	68da      	ldr	r2, [r3, #12]
 801136e:	68fb      	ldr	r3, [r7, #12]
 8011370:	681b      	ldr	r3, [r3, #0]
 8011372:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8011376:	60da      	str	r2, [r3, #12]

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 8011378:	683b      	ldr	r3, [r7, #0]
 801137a:	2b01      	cmp	r3, #1
 801137c:	d90a      	bls.n	8011394 <HAL_MMC_WriteBlocks+0x11c>
    {
      hmmc->Context = MMC_CONTEXT_WRITE_MULTIPLE_BLOCK;
 801137e:	68fb      	ldr	r3, [r7, #12]
 8011380:	2220      	movs	r2, #32
 8011382:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hmmc->Instance, add);
 8011384:	68fb      	ldr	r3, [r7, #12]
 8011386:	681b      	ldr	r3, [r3, #0]
 8011388:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801138a:	4618      	mov	r0, r3
 801138c:	f007 fdea 	bl	8018f64 <SDMMC_CmdWriteMultiBlock>
 8011390:	6478      	str	r0, [r7, #68]	@ 0x44
 8011392:	e009      	b.n	80113a8 <HAL_MMC_WriteBlocks+0x130>
    }
    else
    {
      hmmc->Context = MMC_CONTEXT_WRITE_SINGLE_BLOCK;
 8011394:	68fb      	ldr	r3, [r7, #12]
 8011396:	2210      	movs	r2, #16
 8011398:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hmmc->Instance, add);
 801139a:	68fb      	ldr	r3, [r7, #12]
 801139c:	681b      	ldr	r3, [r3, #0]
 801139e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80113a0:	4618      	mov	r0, r3
 80113a2:	f007 fdbc 	bl	8018f1e <SDMMC_CmdWriteSingleBlock>
 80113a6:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if (errorstate != HAL_MMC_ERROR_NONE)
 80113a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80113aa:	2b00      	cmp	r3, #0
 80113ac:	d00f      	beq.n	80113ce <HAL_MMC_WriteBlocks+0x156>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 80113ae:	68fb      	ldr	r3, [r7, #12]
 80113b0:	681b      	ldr	r3, [r3, #0]
 80113b2:	4a7b      	ldr	r2, [pc, #492]	@ (80115a0 <HAL_MMC_WriteBlocks+0x328>)
 80113b4:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= errorstate;
 80113b6:	68fb      	ldr	r3, [r7, #12]
 80113b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80113ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80113bc:	431a      	orrs	r2, r3
 80113be:	68fb      	ldr	r3, [r7, #12]
 80113c0:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 80113c2:	68fb      	ldr	r3, [r7, #12]
 80113c4:	2201      	movs	r2, #1
 80113c6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80113ca:	2301      	movs	r3, #1
 80113cc:	e0e4      	b.n	8011598 <HAL_MMC_WriteBlocks+0x320>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 80113ce:	69fb      	ldr	r3, [r7, #28]
 80113d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (!__HAL_MMC_GET_FLAG(hmmc,
 80113d2:	e059      	b.n	8011488 <HAL_MMC_WriteBlocks+0x210>
                               SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
    {
      if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_TXFIFOHE) && (dataremaining >= SDMMC_FIFO_SIZE))
 80113d4:	68fb      	ldr	r3, [r7, #12]
 80113d6:	681b      	ldr	r3, [r3, #0]
 80113d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80113da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80113de:	2b00      	cmp	r3, #0
 80113e0:	d037      	beq.n	8011452 <HAL_MMC_WriteBlocks+0x1da>
 80113e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80113e4:	2b1f      	cmp	r3, #31
 80113e6:	d934      	bls.n	8011452 <HAL_MMC_WriteBlocks+0x1da>
      {
        /* Write data to SDMMC Tx FIFO */
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 80113e8:	2300      	movs	r3, #0
 80113ea:	643b      	str	r3, [r7, #64]	@ 0x40
 80113ec:	e02b      	b.n	8011446 <HAL_MMC_WriteBlocks+0x1ce>
        {
          data = (uint32_t)(*tempbuff);
 80113ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80113f0:	781b      	ldrb	r3, [r3, #0]
 80113f2:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80113f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80113f6:	3301      	adds	r3, #1
 80113f8:	637b      	str	r3, [r7, #52]	@ 0x34
          data |= ((uint32_t)(*tempbuff) << 8U);
 80113fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80113fc:	781b      	ldrb	r3, [r3, #0]
 80113fe:	021a      	lsls	r2, r3, #8
 8011400:	697b      	ldr	r3, [r7, #20]
 8011402:	4313      	orrs	r3, r2
 8011404:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8011406:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011408:	3301      	adds	r3, #1
 801140a:	637b      	str	r3, [r7, #52]	@ 0x34
          data |= ((uint32_t)(*tempbuff) << 16U);
 801140c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801140e:	781b      	ldrb	r3, [r3, #0]
 8011410:	041a      	lsls	r2, r3, #16
 8011412:	697b      	ldr	r3, [r7, #20]
 8011414:	4313      	orrs	r3, r2
 8011416:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8011418:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801141a:	3301      	adds	r3, #1
 801141c:	637b      	str	r3, [r7, #52]	@ 0x34
          data |= ((uint32_t)(*tempbuff) << 24U);
 801141e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011420:	781b      	ldrb	r3, [r3, #0]
 8011422:	061a      	lsls	r2, r3, #24
 8011424:	697b      	ldr	r3, [r7, #20]
 8011426:	4313      	orrs	r3, r2
 8011428:	617b      	str	r3, [r7, #20]
          tempbuff++;
 801142a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801142c:	3301      	adds	r3, #1
 801142e:	637b      	str	r3, [r7, #52]	@ 0x34
          (void)SDMMC_WriteFIFO(hmmc->Instance, &data);
 8011430:	68fb      	ldr	r3, [r7, #12]
 8011432:	681b      	ldr	r3, [r3, #0]
 8011434:	f107 0214 	add.w	r2, r7, #20
 8011438:	4611      	mov	r1, r2
 801143a:	4618      	mov	r0, r3
 801143c:	f007 fc5f 	bl	8018cfe <SDMMC_WriteFIFO>
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8011440:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011442:	3301      	adds	r3, #1
 8011444:	643b      	str	r3, [r7, #64]	@ 0x40
 8011446:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011448:	2b07      	cmp	r3, #7
 801144a:	d9d0      	bls.n	80113ee <HAL_MMC_WriteBlocks+0x176>
        }
        dataremaining -= SDMMC_FIFO_SIZE;
 801144c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801144e:	3b20      	subs	r3, #32
 8011450:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }

      if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 8011452:	f7fe f807 	bl	800f464 <HAL_GetTick>
 8011456:	4602      	mov	r2, r0
 8011458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801145a:	1ad3      	subs	r3, r2, r3
 801145c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801145e:	429a      	cmp	r2, r3
 8011460:	d902      	bls.n	8011468 <HAL_MMC_WriteBlocks+0x1f0>
 8011462:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011464:	2b00      	cmp	r3, #0
 8011466:	d10f      	bne.n	8011488 <HAL_MMC_WriteBlocks+0x210>
      {
        /* Clear all the static flags */
        __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8011468:	68fb      	ldr	r3, [r7, #12]
 801146a:	681b      	ldr	r3, [r3, #0]
 801146c:	4a4c      	ldr	r2, [pc, #304]	@ (80115a0 <HAL_MMC_WriteBlocks+0x328>)
 801146e:	639a      	str	r2, [r3, #56]	@ 0x38
        hmmc->ErrorCode |= errorstate;
 8011470:	68fb      	ldr	r3, [r7, #12]
 8011472:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011474:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011476:	431a      	orrs	r2, r3
 8011478:	68fb      	ldr	r3, [r7, #12]
 801147a:	635a      	str	r2, [r3, #52]	@ 0x34
        hmmc->State = HAL_MMC_STATE_READY;
 801147c:	68fb      	ldr	r3, [r7, #12]
 801147e:	2201      	movs	r2, #1
 8011480:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 8011484:	2303      	movs	r3, #3
 8011486:	e087      	b.n	8011598 <HAL_MMC_WriteBlocks+0x320>
    while (!__HAL_MMC_GET_FLAG(hmmc,
 8011488:	68fb      	ldr	r3, [r7, #12]
 801148a:	681b      	ldr	r3, [r3, #0]
 801148c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801148e:	f403 738d 	and.w	r3, r3, #282	@ 0x11a
 8011492:	2b00      	cmp	r3, #0
 8011494:	d09e      	beq.n	80113d4 <HAL_MMC_WriteBlocks+0x15c>
      }
    }
    __SDMMC_CMDTRANS_DISABLE(hmmc->Instance);
 8011496:	68fb      	ldr	r3, [r7, #12]
 8011498:	681b      	ldr	r3, [r3, #0]
 801149a:	68da      	ldr	r2, [r3, #12]
 801149c:	68fb      	ldr	r3, [r7, #12]
 801149e:	681b      	ldr	r3, [r3, #0]
 80114a0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80114a4:	60da      	str	r2, [r3, #12]

    /* Send stop transmission command in case of multiblock write */
    if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80114a6:	68fb      	ldr	r3, [r7, #12]
 80114a8:	681b      	ldr	r3, [r3, #0]
 80114aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80114ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80114b0:	2b00      	cmp	r3, #0
 80114b2:	d01b      	beq.n	80114ec <HAL_MMC_WriteBlocks+0x274>
 80114b4:	683b      	ldr	r3, [r7, #0]
 80114b6:	2b01      	cmp	r3, #1
 80114b8:	d918      	bls.n	80114ec <HAL_MMC_WriteBlocks+0x274>
    {
      /* Send stop transmission command */
      errorstate = SDMMC_CmdStopTransfer(hmmc->Instance);
 80114ba:	68fb      	ldr	r3, [r7, #12]
 80114bc:	681b      	ldr	r3, [r3, #0]
 80114be:	4618      	mov	r0, r3
 80114c0:	f007 fd74 	bl	8018fac <SDMMC_CmdStopTransfer>
 80114c4:	6478      	str	r0, [r7, #68]	@ 0x44
      if (errorstate != HAL_MMC_ERROR_NONE)
 80114c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80114c8:	2b00      	cmp	r3, #0
 80114ca:	d00f      	beq.n	80114ec <HAL_MMC_WriteBlocks+0x274>
      {
        /* Clear all the static flags */
        __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 80114cc:	68fb      	ldr	r3, [r7, #12]
 80114ce:	681b      	ldr	r3, [r3, #0]
 80114d0:	4a33      	ldr	r2, [pc, #204]	@ (80115a0 <HAL_MMC_WriteBlocks+0x328>)
 80114d2:	639a      	str	r2, [r3, #56]	@ 0x38
        hmmc->ErrorCode |= errorstate;
 80114d4:	68fb      	ldr	r3, [r7, #12]
 80114d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80114d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80114da:	431a      	orrs	r2, r3
 80114dc:	68fb      	ldr	r3, [r7, #12]
 80114de:	635a      	str	r2, [r3, #52]	@ 0x34
        hmmc->State = HAL_MMC_STATE_READY;
 80114e0:	68fb      	ldr	r3, [r7, #12]
 80114e2:	2201      	movs	r2, #1
 80114e4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 80114e8:	2301      	movs	r3, #1
 80114ea:	e055      	b.n	8011598 <HAL_MMC_WriteBlocks+0x320>
      }
    }

    /* Get error state */
    if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DTIMEOUT))
 80114ec:	68fb      	ldr	r3, [r7, #12]
 80114ee:	681b      	ldr	r3, [r3, #0]
 80114f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80114f2:	f003 0308 	and.w	r3, r3, #8
 80114f6:	2b00      	cmp	r3, #0
 80114f8:	d00f      	beq.n	801151a <HAL_MMC_WriteBlocks+0x2a2>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 80114fa:	68fb      	ldr	r3, [r7, #12]
 80114fc:	681b      	ldr	r3, [r3, #0]
 80114fe:	4a28      	ldr	r2, [pc, #160]	@ (80115a0 <HAL_MMC_WriteBlocks+0x328>)
 8011500:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_TIMEOUT;
 8011502:	68fb      	ldr	r3, [r7, #12]
 8011504:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011506:	f043 0208 	orr.w	r2, r3, #8
 801150a:	68fb      	ldr	r3, [r7, #12]
 801150c:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 801150e:	68fb      	ldr	r3, [r7, #12]
 8011510:	2201      	movs	r2, #1
 8011512:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8011516:	2301      	movs	r3, #1
 8011518:	e03e      	b.n	8011598 <HAL_MMC_WriteBlocks+0x320>
    }
    else if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DCRCFAIL))
 801151a:	68fb      	ldr	r3, [r7, #12]
 801151c:	681b      	ldr	r3, [r3, #0]
 801151e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011520:	f003 0302 	and.w	r3, r3, #2
 8011524:	2b00      	cmp	r3, #0
 8011526:	d00f      	beq.n	8011548 <HAL_MMC_WriteBlocks+0x2d0>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8011528:	68fb      	ldr	r3, [r7, #12]
 801152a:	681b      	ldr	r3, [r3, #0]
 801152c:	4a1c      	ldr	r2, [pc, #112]	@ (80115a0 <HAL_MMC_WriteBlocks+0x328>)
 801152e:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_CRC_FAIL;
 8011530:	68fb      	ldr	r3, [r7, #12]
 8011532:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011534:	f043 0202 	orr.w	r2, r3, #2
 8011538:	68fb      	ldr	r3, [r7, #12]
 801153a:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 801153c:	68fb      	ldr	r3, [r7, #12]
 801153e:	2201      	movs	r2, #1
 8011540:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8011544:	2301      	movs	r3, #1
 8011546:	e027      	b.n	8011598 <HAL_MMC_WriteBlocks+0x320>
    }
    else if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_TXUNDERR))
 8011548:	68fb      	ldr	r3, [r7, #12]
 801154a:	681b      	ldr	r3, [r3, #0]
 801154c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801154e:	f003 0310 	and.w	r3, r3, #16
 8011552:	2b00      	cmp	r3, #0
 8011554:	d00f      	beq.n	8011576 <HAL_MMC_WriteBlocks+0x2fe>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8011556:	68fb      	ldr	r3, [r7, #12]
 8011558:	681b      	ldr	r3, [r3, #0]
 801155a:	4a11      	ldr	r2, [pc, #68]	@ (80115a0 <HAL_MMC_WriteBlocks+0x328>)
 801155c:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_TX_UNDERRUN;
 801155e:	68fb      	ldr	r3, [r7, #12]
 8011560:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011562:	f043 0210 	orr.w	r2, r3, #16
 8011566:	68fb      	ldr	r3, [r7, #12]
 8011568:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 801156a:	68fb      	ldr	r3, [r7, #12]
 801156c:	2201      	movs	r2, #1
 801156e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8011572:	2301      	movs	r3, #1
 8011574:	e010      	b.n	8011598 <HAL_MMC_WriteBlocks+0x320>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_DATA_FLAGS);
 8011576:	68fb      	ldr	r3, [r7, #12]
 8011578:	681b      	ldr	r3, [r3, #0]
 801157a:	4a0a      	ldr	r2, [pc, #40]	@ (80115a4 <HAL_MMC_WriteBlocks+0x32c>)
 801157c:	639a      	str	r2, [r3, #56]	@ 0x38

    hmmc->State = HAL_MMC_STATE_READY;
 801157e:	68fb      	ldr	r3, [r7, #12]
 8011580:	2201      	movs	r2, #1
 8011582:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    return HAL_OK;
 8011586:	2300      	movs	r3, #0
 8011588:	e006      	b.n	8011598 <HAL_MMC_WriteBlocks+0x320>
  }
  else
  {
    hmmc->ErrorCode |= HAL_MMC_ERROR_BUSY;
 801158a:	68fb      	ldr	r3, [r7, #12]
 801158c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801158e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8011592:	68fb      	ldr	r3, [r7, #12]
 8011594:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8011596:	2301      	movs	r3, #1
  }
}
 8011598:	4618      	mov	r0, r3
 801159a:	3748      	adds	r7, #72	@ 0x48
 801159c:	46bd      	mov	sp, r7
 801159e:	bd80      	pop	{r7, pc}
 80115a0:	1fe00fff 	.word	0x1fe00fff
 80115a4:	18000f3a 	.word	0x18000f3a

080115a8 <HAL_MMC_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_MMC_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_GetCardCSD(MMC_HandleTypeDef *hmmc, HAL_MMC_CardCSDTypeDef *pCSD)
{
 80115a8:	b580      	push	{r7, lr}
 80115aa:	b084      	sub	sp, #16
 80115ac:	af00      	add	r7, sp, #0
 80115ae:	6078      	str	r0, [r7, #4]
 80115b0:	6039      	str	r1, [r7, #0]
  uint32_t block_nbr = 0;
 80115b2:	2300      	movs	r3, #0
 80115b4:	60fb      	str	r3, [r7, #12]

  pCSD->CSDStruct = (uint8_t)((hmmc->CSD[0] & 0xC0000000U) >> 30U);
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80115ba:	0f9b      	lsrs	r3, r3, #30
 80115bc:	b2da      	uxtb	r2, r3
 80115be:	683b      	ldr	r3, [r7, #0]
 80115c0:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hmmc->CSD[0] & 0x3C000000U) >> 26U);
 80115c2:	687b      	ldr	r3, [r7, #4]
 80115c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80115c6:	0e9b      	lsrs	r3, r3, #26
 80115c8:	b2db      	uxtb	r3, r3
 80115ca:	f003 030f 	and.w	r3, r3, #15
 80115ce:	b2da      	uxtb	r2, r3
 80115d0:	683b      	ldr	r3, [r7, #0]
 80115d2:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hmmc->CSD[0] & 0x03000000U) >> 24U);
 80115d4:	687b      	ldr	r3, [r7, #4]
 80115d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80115d8:	0e1b      	lsrs	r3, r3, #24
 80115da:	b2db      	uxtb	r3, r3
 80115dc:	f003 0303 	and.w	r3, r3, #3
 80115e0:	b2da      	uxtb	r2, r3
 80115e2:	683b      	ldr	r3, [r7, #0]
 80115e4:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hmmc->CSD[0] & 0x00FF0000U) >> 16U);
 80115e6:	687b      	ldr	r3, [r7, #4]
 80115e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80115ea:	0c1b      	lsrs	r3, r3, #16
 80115ec:	b2da      	uxtb	r2, r3
 80115ee:	683b      	ldr	r3, [r7, #0]
 80115f0:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hmmc->CSD[0] & 0x0000FF00U) >> 8U);
 80115f2:	687b      	ldr	r3, [r7, #4]
 80115f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80115f6:	0a1b      	lsrs	r3, r3, #8
 80115f8:	b2da      	uxtb	r2, r3
 80115fa:	683b      	ldr	r3, [r7, #0]
 80115fc:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hmmc->CSD[0] & 0x000000FFU);
 80115fe:	687b      	ldr	r3, [r7, #4]
 8011600:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011602:	b2da      	uxtb	r2, r3
 8011604:	683b      	ldr	r3, [r7, #0]
 8011606:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hmmc->CSD[1] & 0xFFF00000U) >> 20U);
 8011608:	687b      	ldr	r3, [r7, #4]
 801160a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801160c:	0d1b      	lsrs	r3, r3, #20
 801160e:	b29a      	uxth	r2, r3
 8011610:	683b      	ldr	r3, [r7, #0]
 8011612:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hmmc->CSD[1] & 0x000F0000U) >> 16U);
 8011614:	687b      	ldr	r3, [r7, #4]
 8011616:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011618:	0c1b      	lsrs	r3, r3, #16
 801161a:	b2db      	uxtb	r3, r3
 801161c:	f003 030f 	and.w	r3, r3, #15
 8011620:	b2da      	uxtb	r2, r3
 8011622:	683b      	ldr	r3, [r7, #0]
 8011624:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hmmc->CSD[1] & 0x00008000U) >> 15U);
 8011626:	687b      	ldr	r3, [r7, #4]
 8011628:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801162a:	0bdb      	lsrs	r3, r3, #15
 801162c:	b2db      	uxtb	r3, r3
 801162e:	f003 0301 	and.w	r3, r3, #1
 8011632:	b2da      	uxtb	r2, r3
 8011634:	683b      	ldr	r3, [r7, #0]
 8011636:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hmmc->CSD[1] & 0x00004000U) >> 14U);
 8011638:	687b      	ldr	r3, [r7, #4]
 801163a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801163c:	0b9b      	lsrs	r3, r3, #14
 801163e:	b2db      	uxtb	r3, r3
 8011640:	f003 0301 	and.w	r3, r3, #1
 8011644:	b2da      	uxtb	r2, r3
 8011646:	683b      	ldr	r3, [r7, #0]
 8011648:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hmmc->CSD[1] & 0x00002000U) >> 13U);
 801164a:	687b      	ldr	r3, [r7, #4]
 801164c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801164e:	0b5b      	lsrs	r3, r3, #13
 8011650:	b2db      	uxtb	r3, r3
 8011652:	f003 0301 	and.w	r3, r3, #1
 8011656:	b2da      	uxtb	r2, r3
 8011658:	683b      	ldr	r3, [r7, #0]
 801165a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hmmc->CSD[1] & 0x00001000U) >> 12U);
 801165c:	687b      	ldr	r3, [r7, #4]
 801165e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011660:	0b1b      	lsrs	r3, r3, #12
 8011662:	b2db      	uxtb	r3, r3
 8011664:	f003 0301 	and.w	r3, r3, #1
 8011668:	b2da      	uxtb	r2, r3
 801166a:	683b      	ldr	r3, [r7, #0]
 801166c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 801166e:	683b      	ldr	r3, [r7, #0]
 8011670:	2200      	movs	r2, #0
 8011672:	735a      	strb	r2, [r3, #13]

  if (MMC_ReadExtCSD(hmmc, &block_nbr, 212, 0x0FFFFFFFU) != HAL_OK) /* Field SEC_COUNT [215:212] */
 8011674:	f107 010c 	add.w	r1, r7, #12
 8011678:	f06f 4370 	mvn.w	r3, #4026531840	@ 0xf0000000
 801167c:	22d4      	movs	r2, #212	@ 0xd4
 801167e:	6878      	ldr	r0, [r7, #4]
 8011680:	f000 fcbc 	bl	8011ffc <MMC_ReadExtCSD>
 8011684:	4603      	mov	r3, r0
 8011686:	2b00      	cmp	r3, #0
 8011688:	d001      	beq.n	801168e <HAL_MMC_GetCardCSD+0xe6>
  {
    return HAL_ERROR;
 801168a:	2301      	movs	r3, #1
 801168c:	e129      	b.n	80118e2 <HAL_MMC_GetCardCSD+0x33a>
  }

  if (hmmc->MmcCard.CardType == MMC_LOW_CAPACITY_CARD)
 801168e:	687b      	ldr	r3, [r7, #4]
 8011690:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011692:	2b00      	cmp	r3, #0
 8011694:	d163      	bne.n	801175e <HAL_MMC_GetCardCSD+0x1b6>
  {
    pCSD->DeviceSize = (((hmmc->CSD[1] & 0x000003FFU) << 2U) | ((hmmc->CSD[2] & 0xC0000000U) >> 30U));
 8011696:	687b      	ldr	r3, [r7, #4]
 8011698:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801169a:	009a      	lsls	r2, r3, #2
 801169c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80116a0:	4013      	ands	r3, r2
 80116a2:	687a      	ldr	r2, [r7, #4]
 80116a4:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 80116a6:	0f92      	lsrs	r2, r2, #30
 80116a8:	431a      	orrs	r2, r3
 80116aa:	683b      	ldr	r3, [r7, #0]
 80116ac:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hmmc->CSD[2] & 0x38000000U) >> 27U);
 80116ae:	687b      	ldr	r3, [r7, #4]
 80116b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80116b2:	0edb      	lsrs	r3, r3, #27
 80116b4:	b2db      	uxtb	r3, r3
 80116b6:	f003 0307 	and.w	r3, r3, #7
 80116ba:	b2da      	uxtb	r2, r3
 80116bc:	683b      	ldr	r3, [r7, #0]
 80116be:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hmmc->CSD[2] & 0x07000000U) >> 24U);
 80116c0:	687b      	ldr	r3, [r7, #4]
 80116c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80116c4:	0e1b      	lsrs	r3, r3, #24
 80116c6:	b2db      	uxtb	r3, r3
 80116c8:	f003 0307 	and.w	r3, r3, #7
 80116cc:	b2da      	uxtb	r2, r3
 80116ce:	683b      	ldr	r3, [r7, #0]
 80116d0:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hmmc->CSD[2] & 0x00E00000U) >> 21U);
 80116d2:	687b      	ldr	r3, [r7, #4]
 80116d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80116d6:	0d5b      	lsrs	r3, r3, #21
 80116d8:	b2db      	uxtb	r3, r3
 80116da:	f003 0307 	and.w	r3, r3, #7
 80116de:	b2da      	uxtb	r2, r3
 80116e0:	683b      	ldr	r3, [r7, #0]
 80116e2:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hmmc->CSD[2] & 0x001C0000U) >> 18U);
 80116e4:	687b      	ldr	r3, [r7, #4]
 80116e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80116e8:	0c9b      	lsrs	r3, r3, #18
 80116ea:	b2db      	uxtb	r3, r3
 80116ec:	f003 0307 	and.w	r3, r3, #7
 80116f0:	b2da      	uxtb	r2, r3
 80116f2:	683b      	ldr	r3, [r7, #0]
 80116f4:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hmmc->CSD[2] & 0x00038000U) >> 15U);
 80116f6:	687b      	ldr	r3, [r7, #4]
 80116f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80116fa:	0bdb      	lsrs	r3, r3, #15
 80116fc:	b2db      	uxtb	r3, r3
 80116fe:	f003 0307 	and.w	r3, r3, #7
 8011702:	b2da      	uxtb	r2, r3
 8011704:	683b      	ldr	r3, [r7, #0]
 8011706:	761a      	strb	r2, [r3, #24]

    hmmc->MmcCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8011708:	683b      	ldr	r3, [r7, #0]
 801170a:	691b      	ldr	r3, [r3, #16]
 801170c:	1c5a      	adds	r2, r3, #1
 801170e:	687b      	ldr	r3, [r7, #4]
 8011710:	649a      	str	r2, [r3, #72]	@ 0x48
    hmmc->MmcCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8011712:	683b      	ldr	r3, [r7, #0]
 8011714:	7e1b      	ldrb	r3, [r3, #24]
 8011716:	b2db      	uxtb	r3, r3
 8011718:	f003 0307 	and.w	r3, r3, #7
 801171c:	3302      	adds	r3, #2
 801171e:	2201      	movs	r2, #1
 8011720:	fa02 f303 	lsl.w	r3, r2, r3
 8011724:	687a      	ldr	r2, [r7, #4]
 8011726:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8011728:	fb03 f202 	mul.w	r2, r3, r2
 801172c:	687b      	ldr	r3, [r7, #4]
 801172e:	649a      	str	r2, [r3, #72]	@ 0x48
    hmmc->MmcCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8011730:	683b      	ldr	r3, [r7, #0]
 8011732:	7a1b      	ldrb	r3, [r3, #8]
 8011734:	b2db      	uxtb	r3, r3
 8011736:	f003 030f 	and.w	r3, r3, #15
 801173a:	2201      	movs	r2, #1
 801173c:	409a      	lsls	r2, r3
 801173e:	687b      	ldr	r3, [r7, #4]
 8011740:	64da      	str	r2, [r3, #76]	@ 0x4c

    hmmc->MmcCard.LogBlockNbr = (hmmc->MmcCard.BlockNbr) * ((hmmc->MmcCard.BlockSize) / MMC_BLOCKSIZE);
 8011742:	687b      	ldr	r3, [r7, #4]
 8011744:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011746:	687a      	ldr	r2, [r7, #4]
 8011748:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 801174a:	0a52      	lsrs	r2, r2, #9
 801174c:	fb03 f202 	mul.w	r2, r3, r2
 8011750:	687b      	ldr	r3, [r7, #4]
 8011752:	651a      	str	r2, [r3, #80]	@ 0x50
    hmmc->MmcCard.LogBlockSize = MMC_BLOCKSIZE;
 8011754:	687b      	ldr	r3, [r7, #4]
 8011756:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801175a:	655a      	str	r2, [r3, #84]	@ 0x54
 801175c:	e023      	b.n	80117a6 <HAL_MMC_GetCardCSD+0x1fe>
  }
  else if (hmmc->MmcCard.CardType == MMC_HIGH_CAPACITY_CARD)
 801175e:	687b      	ldr	r3, [r7, #4]
 8011760:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011762:	2b01      	cmp	r3, #1
 8011764:	d10f      	bne.n	8011786 <HAL_MMC_GetCardCSD+0x1de>
  {
    hmmc->MmcCard.BlockNbr = block_nbr;
 8011766:	68fa      	ldr	r2, [r7, #12]
 8011768:	687b      	ldr	r3, [r7, #4]
 801176a:	649a      	str	r2, [r3, #72]	@ 0x48
    hmmc->MmcCard.LogBlockNbr = hmmc->MmcCard.BlockNbr;
 801176c:	687b      	ldr	r3, [r7, #4]
 801176e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8011770:	687b      	ldr	r3, [r7, #4]
 8011772:	651a      	str	r2, [r3, #80]	@ 0x50
    hmmc->MmcCard.BlockSize = MMC_BLOCKSIZE;
 8011774:	687b      	ldr	r3, [r7, #4]
 8011776:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801177a:	64da      	str	r2, [r3, #76]	@ 0x4c
    hmmc->MmcCard.LogBlockSize = hmmc->MmcCard.BlockSize;
 801177c:	687b      	ldr	r3, [r7, #4]
 801177e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8011780:	687b      	ldr	r3, [r7, #4]
 8011782:	655a      	str	r2, [r3, #84]	@ 0x54
 8011784:	e00f      	b.n	80117a6 <HAL_MMC_GetCardCSD+0x1fe>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8011786:	687b      	ldr	r3, [r7, #4]
 8011788:	681b      	ldr	r3, [r3, #0]
 801178a:	4a58      	ldr	r2, [pc, #352]	@ (80118ec <HAL_MMC_GetCardCSD+0x344>)
 801178c:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->ErrorCode |= HAL_MMC_ERROR_UNSUPPORTED_FEATURE;
 801178e:	687b      	ldr	r3, [r7, #4]
 8011790:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011792:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8011796:	687b      	ldr	r3, [r7, #4]
 8011798:	635a      	str	r2, [r3, #52]	@ 0x34
    hmmc->State = HAL_MMC_STATE_READY;
 801179a:	687b      	ldr	r3, [r7, #4]
 801179c:	2201      	movs	r2, #1
 801179e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 80117a2:	2301      	movs	r3, #1
 80117a4:	e09d      	b.n	80118e2 <HAL_MMC_GetCardCSD+0x33a>
  }

  pCSD->EraseGrSize = (uint8_t)((hmmc->CSD[2] & 0x00004000U) >> 14U);
 80117a6:	687b      	ldr	r3, [r7, #4]
 80117a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80117aa:	0b9b      	lsrs	r3, r3, #14
 80117ac:	b2db      	uxtb	r3, r3
 80117ae:	f003 0301 	and.w	r3, r3, #1
 80117b2:	b2da      	uxtb	r2, r3
 80117b4:	683b      	ldr	r3, [r7, #0]
 80117b6:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hmmc->CSD[2] & 0x00003F80U) >> 7U);
 80117b8:	687b      	ldr	r3, [r7, #4]
 80117ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80117bc:	09db      	lsrs	r3, r3, #7
 80117be:	b2db      	uxtb	r3, r3
 80117c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80117c4:	b2da      	uxtb	r2, r3
 80117c6:	683b      	ldr	r3, [r7, #0]
 80117c8:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hmmc->CSD[2] & 0x0000007FU);
 80117ca:	687b      	ldr	r3, [r7, #4]
 80117cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80117ce:	b2db      	uxtb	r3, r3
 80117d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80117d4:	b2da      	uxtb	r2, r3
 80117d6:	683b      	ldr	r3, [r7, #0]
 80117d8:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hmmc->CSD[3] & 0x80000000U) >> 31U);
 80117da:	687b      	ldr	r3, [r7, #4]
 80117dc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80117de:	0fdb      	lsrs	r3, r3, #31
 80117e0:	b2da      	uxtb	r2, r3
 80117e2:	683b      	ldr	r3, [r7, #0]
 80117e4:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hmmc->CSD[3] & 0x60000000U) >> 29U);
 80117e6:	687b      	ldr	r3, [r7, #4]
 80117e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80117ea:	0f5b      	lsrs	r3, r3, #29
 80117ec:	b2db      	uxtb	r3, r3
 80117ee:	f003 0303 	and.w	r3, r3, #3
 80117f2:	b2da      	uxtb	r2, r3
 80117f4:	683b      	ldr	r3, [r7, #0]
 80117f6:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hmmc->CSD[3] & 0x1C000000U) >> 26U);
 80117f8:	687b      	ldr	r3, [r7, #4]
 80117fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80117fc:	0e9b      	lsrs	r3, r3, #26
 80117fe:	b2db      	uxtb	r3, r3
 8011800:	f003 0307 	and.w	r3, r3, #7
 8011804:	b2da      	uxtb	r2, r3
 8011806:	683b      	ldr	r3, [r7, #0]
 8011808:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hmmc->CSD[3] & 0x03C00000U) >> 22U);
 801180a:	687b      	ldr	r3, [r7, #4]
 801180c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801180e:	0d9b      	lsrs	r3, r3, #22
 8011810:	b2db      	uxtb	r3, r3
 8011812:	f003 030f 	and.w	r3, r3, #15
 8011816:	b2da      	uxtb	r2, r3
 8011818:	683b      	ldr	r3, [r7, #0]
 801181a:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hmmc->CSD[3] & 0x00200000U) >> 21U);
 801181c:	687b      	ldr	r3, [r7, #4]
 801181e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011820:	0d5b      	lsrs	r3, r3, #21
 8011822:	b2db      	uxtb	r3, r3
 8011824:	f003 0301 	and.w	r3, r3, #1
 8011828:	b2da      	uxtb	r2, r3
 801182a:	683b      	ldr	r3, [r7, #0]
 801182c:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8011830:	683b      	ldr	r3, [r7, #0]
 8011832:	2200      	movs	r2, #0
 8011834:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hmmc->CSD[3] & 0x00010000U) >> 16U);
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801183c:	0c1b      	lsrs	r3, r3, #16
 801183e:	b2db      	uxtb	r3, r3
 8011840:	f003 0301 	and.w	r3, r3, #1
 8011844:	b2da      	uxtb	r2, r3
 8011846:	683b      	ldr	r3, [r7, #0]
 8011848:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hmmc->CSD[3] & 0x00008000U) >> 15U);
 801184c:	687b      	ldr	r3, [r7, #4]
 801184e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011850:	0bdb      	lsrs	r3, r3, #15
 8011852:	b2db      	uxtb	r3, r3
 8011854:	f003 0301 	and.w	r3, r3, #1
 8011858:	b2da      	uxtb	r2, r3
 801185a:	683b      	ldr	r3, [r7, #0]
 801185c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hmmc->CSD[3] & 0x00004000U) >> 14U);
 8011860:	687b      	ldr	r3, [r7, #4]
 8011862:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011864:	0b9b      	lsrs	r3, r3, #14
 8011866:	b2db      	uxtb	r3, r3
 8011868:	f003 0301 	and.w	r3, r3, #1
 801186c:	b2da      	uxtb	r2, r3
 801186e:	683b      	ldr	r3, [r7, #0]
 8011870:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hmmc->CSD[3] & 0x00002000U) >> 13U);
 8011874:	687b      	ldr	r3, [r7, #4]
 8011876:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011878:	0b5b      	lsrs	r3, r3, #13
 801187a:	b2db      	uxtb	r3, r3
 801187c:	f003 0301 	and.w	r3, r3, #1
 8011880:	b2da      	uxtb	r2, r3
 8011882:	683b      	ldr	r3, [r7, #0]
 8011884:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hmmc->CSD[3] & 0x00001000U) >> 12U);
 8011888:	687b      	ldr	r3, [r7, #4]
 801188a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801188c:	0b1b      	lsrs	r3, r3, #12
 801188e:	b2db      	uxtb	r3, r3
 8011890:	f003 0301 	and.w	r3, r3, #1
 8011894:	b2da      	uxtb	r2, r3
 8011896:	683b      	ldr	r3, [r7, #0]
 8011898:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hmmc->CSD[3] & 0x00000C00U) >> 10U);
 801189c:	687b      	ldr	r3, [r7, #4]
 801189e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80118a0:	0a9b      	lsrs	r3, r3, #10
 80118a2:	b2db      	uxtb	r3, r3
 80118a4:	f003 0303 	and.w	r3, r3, #3
 80118a8:	b2da      	uxtb	r2, r3
 80118aa:	683b      	ldr	r3, [r7, #0]
 80118ac:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hmmc->CSD[3] & 0x00000300U) >> 8U);
 80118b0:	687b      	ldr	r3, [r7, #4]
 80118b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80118b4:	0a1b      	lsrs	r3, r3, #8
 80118b6:	b2db      	uxtb	r3, r3
 80118b8:	f003 0303 	and.w	r3, r3, #3
 80118bc:	b2da      	uxtb	r2, r3
 80118be:	683b      	ldr	r3, [r7, #0]
 80118c0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hmmc->CSD[3] & 0x000000FEU) >> 1U);
 80118c4:	687b      	ldr	r3, [r7, #4]
 80118c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80118c8:	085b      	lsrs	r3, r3, #1
 80118ca:	b2db      	uxtb	r3, r3
 80118cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80118d0:	b2da      	uxtb	r2, r3
 80118d2:	683b      	ldr	r3, [r7, #0]
 80118d4:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 80118d8:	683b      	ldr	r3, [r7, #0]
 80118da:	2201      	movs	r2, #1
 80118dc:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 80118e0:	2300      	movs	r3, #0
}
 80118e2:	4618      	mov	r0, r3
 80118e4:	3710      	adds	r7, #16
 80118e6:	46bd      	mov	sp, r7
 80118e8:	bd80      	pop	{r7, pc}
 80118ea:	bf00      	nop
 80118ec:	1fe00fff 	.word	0x1fe00fff

080118f0 <HAL_MMC_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_MMC_CardInfoTypeDef structure that
  *         will contain the MMC card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_GetCardInfo(const MMC_HandleTypeDef *hmmc, HAL_MMC_CardInfoTypeDef *pCardInfo)
{
 80118f0:	b480      	push	{r7}
 80118f2:	b083      	sub	sp, #12
 80118f4:	af00      	add	r7, sp, #0
 80118f6:	6078      	str	r0, [r7, #4]
 80118f8:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hmmc->MmcCard.CardType);
 80118fa:	687b      	ldr	r3, [r7, #4]
 80118fc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80118fe:	683b      	ldr	r3, [r7, #0]
 8011900:	601a      	str	r2, [r3, #0]
  pCardInfo->Class        = (uint32_t)(hmmc->MmcCard.Class);
 8011902:	687b      	ldr	r3, [r7, #4]
 8011904:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8011906:	683b      	ldr	r3, [r7, #0]
 8011908:	605a      	str	r2, [r3, #4]
  pCardInfo->RelCardAdd   = (uint32_t)(hmmc->MmcCard.RelCardAdd);
 801190a:	687b      	ldr	r3, [r7, #4]
 801190c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801190e:	683b      	ldr	r3, [r7, #0]
 8011910:	609a      	str	r2, [r3, #8]
  pCardInfo->BlockNbr     = (uint32_t)(hmmc->MmcCard.BlockNbr);
 8011912:	687b      	ldr	r3, [r7, #4]
 8011914:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8011916:	683b      	ldr	r3, [r7, #0]
 8011918:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockSize    = (uint32_t)(hmmc->MmcCard.BlockSize);
 801191a:	687b      	ldr	r3, [r7, #4]
 801191c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801191e:	683b      	ldr	r3, [r7, #0]
 8011920:	611a      	str	r2, [r3, #16]
  pCardInfo->LogBlockNbr  = (uint32_t)(hmmc->MmcCard.LogBlockNbr);
 8011922:	687b      	ldr	r3, [r7, #4]
 8011924:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8011926:	683b      	ldr	r3, [r7, #0]
 8011928:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockSize = (uint32_t)(hmmc->MmcCard.LogBlockSize);
 801192a:	687b      	ldr	r3, [r7, #4]
 801192c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801192e:	683b      	ldr	r3, [r7, #0]
 8011930:	619a      	str	r2, [r3, #24]

  return HAL_OK;
 8011932:	2300      	movs	r3, #0
}
 8011934:	4618      	mov	r0, r3
 8011936:	370c      	adds	r7, #12
 8011938:	46bd      	mov	sp, r7
 801193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801193e:	4770      	bx	lr

08011940 <HAL_MMC_GetCardExtCSD>:
  *         Extended CSD register parameters
  * @param  Timeout Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_GetCardExtCSD(MMC_HandleTypeDef *hmmc, uint32_t *pExtCSD, uint32_t Timeout)
{
 8011940:	b580      	push	{r7, lr}
 8011942:	b08e      	sub	sp, #56	@ 0x38
 8011944:	af00      	add	r7, sp, #0
 8011946:	60f8      	str	r0, [r7, #12]
 8011948:	60b9      	str	r1, [r7, #8]
 801194a:	607a      	str	r2, [r7, #4]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 801194c:	f7fd fd8a 	bl	800f464 <HAL_GetTick>
 8011950:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t count;
  uint32_t *tmp_buf;

  if (NULL == pExtCSD)
 8011952:	68bb      	ldr	r3, [r7, #8]
 8011954:	2b00      	cmp	r3, #0
 8011956:	d107      	bne.n	8011968 <HAL_MMC_GetCardExtCSD+0x28>
  {
    hmmc->ErrorCode |= HAL_MMC_ERROR_PARAM;
 8011958:	68fb      	ldr	r3, [r7, #12]
 801195a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801195c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8011960:	68fb      	ldr	r3, [r7, #12]
 8011962:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8011964:	2301      	movs	r3, #1
 8011966:	e0de      	b.n	8011b26 <HAL_MMC_GetCardExtCSD+0x1e6>
  }

  if (hmmc->State == HAL_MMC_STATE_READY)
 8011968:	68fb      	ldr	r3, [r7, #12]
 801196a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801196e:	b2db      	uxtb	r3, r3
 8011970:	2b01      	cmp	r3, #1
 8011972:	f040 80d7 	bne.w	8011b24 <HAL_MMC_GetCardExtCSD+0x1e4>
  {
    hmmc->ErrorCode = HAL_MMC_ERROR_NONE;
 8011976:	68fb      	ldr	r3, [r7, #12]
 8011978:	2200      	movs	r2, #0
 801197a:	635a      	str	r2, [r3, #52]	@ 0x34

    hmmc->State = HAL_MMC_STATE_BUSY;
 801197c:	68fb      	ldr	r3, [r7, #12]
 801197e:	2203      	movs	r2, #3
 8011980:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hmmc->Instance->DCTRL = 0;
 8011984:	68fb      	ldr	r3, [r7, #12]
 8011986:	681b      	ldr	r3, [r3, #0]
 8011988:	2200      	movs	r2, #0
 801198a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Initiaize the destination pointer */
    tmp_buf = pExtCSD;
 801198c:	68bb      	ldr	r3, [r7, #8]
 801198e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Configure the MMC DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8011990:	f04f 33ff 	mov.w	r3, #4294967295
 8011994:	613b      	str	r3, [r7, #16]
    config.DataLength    = MMC_BLOCKSIZE;
 8011996:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801199a:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 801199c:	2390      	movs	r3, #144	@ 0x90
 801199e:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80119a0:	2302      	movs	r3, #2
 80119a2:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80119a4:	2300      	movs	r3, #0
 80119a6:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 80119a8:	2300      	movs	r3, #0
 80119aa:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hmmc->Instance, &config);
 80119ac:	68fb      	ldr	r3, [r7, #12]
 80119ae:	681b      	ldr	r3, [r3, #0]
 80119b0:	f107 0210 	add.w	r2, r7, #16
 80119b4:	4611      	mov	r1, r2
 80119b6:	4618      	mov	r0, r3
 80119b8:	f007 fa1c 	bl	8018df4 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hmmc->Instance);
 80119bc:	68fb      	ldr	r3, [r7, #12]
 80119be:	681b      	ldr	r3, [r3, #0]
 80119c0:	68da      	ldr	r2, [r3, #12]
 80119c2:	68fb      	ldr	r3, [r7, #12]
 80119c4:	681b      	ldr	r3, [r3, #0]
 80119c6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80119ca:	60da      	str	r2, [r3, #12]

    /* Send ExtCSD Read command to Card */
    errorstate = SDMMC_CmdSendEXTCSD(hmmc->Instance, 0);
 80119cc:	68fb      	ldr	r3, [r7, #12]
 80119ce:	681b      	ldr	r3, [r3, #0]
 80119d0:	2100      	movs	r1, #0
 80119d2:	4618      	mov	r0, r3
 80119d4:	f007 fc31 	bl	801923a <SDMMC_CmdSendEXTCSD>
 80119d8:	62b8      	str	r0, [r7, #40]	@ 0x28
    if (errorstate != HAL_MMC_ERROR_NONE)
 80119da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80119dc:	2b00      	cmp	r3, #0
 80119de:	d045      	beq.n	8011a6c <HAL_MMC_GetCardExtCSD+0x12c>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 80119e0:	68fb      	ldr	r3, [r7, #12]
 80119e2:	681b      	ldr	r3, [r3, #0]
 80119e4:	4a52      	ldr	r2, [pc, #328]	@ (8011b30 <HAL_MMC_GetCardExtCSD+0x1f0>)
 80119e6:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= errorstate;
 80119e8:	68fb      	ldr	r3, [r7, #12]
 80119ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80119ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80119ee:	431a      	orrs	r2, r3
 80119f0:	68fb      	ldr	r3, [r7, #12]
 80119f2:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 80119f4:	68fb      	ldr	r3, [r7, #12]
 80119f6:	2201      	movs	r2, #1
 80119f8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80119fc:	2301      	movs	r3, #1
 80119fe:	e092      	b.n	8011b26 <HAL_MMC_GetCardExtCSD+0x1e6>

    /* Poll on SDMMC flags */
    while (!__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXOVERR |
                               SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
    {
      if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXFIFOHF))
 8011a00:	68fb      	ldr	r3, [r7, #12]
 8011a02:	681b      	ldr	r3, [r3, #0]
 8011a04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011a06:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8011a0a:	2b00      	cmp	r3, #0
 8011a0c:	d013      	beq.n	8011a36 <HAL_MMC_GetCardExtCSD+0xf6>
      {
        /* Read data from SDMMC Rx FIFO */
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8011a0e:	2300      	movs	r3, #0
 8011a10:	637b      	str	r3, [r7, #52]	@ 0x34
 8011a12:	e00d      	b.n	8011a30 <HAL_MMC_GetCardExtCSD+0xf0>
        {
          *tmp_buf = SDMMC_ReadFIFO(hmmc->Instance);
 8011a14:	68fb      	ldr	r3, [r7, #12]
 8011a16:	681b      	ldr	r3, [r3, #0]
 8011a18:	4618      	mov	r0, r3
 8011a1a:	f007 f963 	bl	8018ce4 <SDMMC_ReadFIFO>
 8011a1e:	4602      	mov	r2, r0
 8011a20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011a22:	601a      	str	r2, [r3, #0]
          tmp_buf++;
 8011a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011a26:	3304      	adds	r3, #4
 8011a28:	633b      	str	r3, [r7, #48]	@ 0x30
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8011a2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a2c:	3301      	adds	r3, #1
 8011a2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8011a30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a32:	2b07      	cmp	r3, #7
 8011a34:	d9ee      	bls.n	8011a14 <HAL_MMC_GetCardExtCSD+0xd4>
        }
      }

      if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 8011a36:	f7fd fd15 	bl	800f464 <HAL_GetTick>
 8011a3a:	4602      	mov	r2, r0
 8011a3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a3e:	1ad3      	subs	r3, r2, r3
 8011a40:	687a      	ldr	r2, [r7, #4]
 8011a42:	429a      	cmp	r2, r3
 8011a44:	d902      	bls.n	8011a4c <HAL_MMC_GetCardExtCSD+0x10c>
 8011a46:	687b      	ldr	r3, [r7, #4]
 8011a48:	2b00      	cmp	r3, #0
 8011a4a:	d10f      	bne.n	8011a6c <HAL_MMC_GetCardExtCSD+0x12c>
      {
        /* Clear all the static flags */
        __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8011a4c:	68fb      	ldr	r3, [r7, #12]
 8011a4e:	681b      	ldr	r3, [r3, #0]
 8011a50:	4a37      	ldr	r2, [pc, #220]	@ (8011b30 <HAL_MMC_GetCardExtCSD+0x1f0>)
 8011a52:	639a      	str	r2, [r3, #56]	@ 0x38
        hmmc->ErrorCode |= HAL_MMC_ERROR_TIMEOUT;
 8011a54:	68fb      	ldr	r3, [r7, #12]
 8011a56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011a58:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8011a5c:	68fb      	ldr	r3, [r7, #12]
 8011a5e:	635a      	str	r2, [r3, #52]	@ 0x34
        hmmc->State = HAL_MMC_STATE_READY;
 8011a60:	68fb      	ldr	r3, [r7, #12]
 8011a62:	2201      	movs	r2, #1
 8011a64:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 8011a68:	2303      	movs	r3, #3
 8011a6a:	e05c      	b.n	8011b26 <HAL_MMC_GetCardExtCSD+0x1e6>
    while (!__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXOVERR |
 8011a6c:	68fb      	ldr	r3, [r7, #12]
 8011a6e:	681b      	ldr	r3, [r3, #0]
 8011a70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011a72:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 8011a76:	2b00      	cmp	r3, #0
 8011a78:	d0c2      	beq.n	8011a00 <HAL_MMC_GetCardExtCSD+0xc0>
      }
    }

    __SDMMC_CMDTRANS_DISABLE(hmmc->Instance);
 8011a7a:	68fb      	ldr	r3, [r7, #12]
 8011a7c:	681b      	ldr	r3, [r3, #0]
 8011a7e:	68da      	ldr	r2, [r3, #12]
 8011a80:	68fb      	ldr	r3, [r7, #12]
 8011a82:	681b      	ldr	r3, [r3, #0]
 8011a84:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8011a88:	60da      	str	r2, [r3, #12]

    /* Get error state */
    if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DTIMEOUT))
 8011a8a:	68fb      	ldr	r3, [r7, #12]
 8011a8c:	681b      	ldr	r3, [r3, #0]
 8011a8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011a90:	f003 0308 	and.w	r3, r3, #8
 8011a94:	2b00      	cmp	r3, #0
 8011a96:	d00f      	beq.n	8011ab8 <HAL_MMC_GetCardExtCSD+0x178>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8011a98:	68fb      	ldr	r3, [r7, #12]
 8011a9a:	681b      	ldr	r3, [r3, #0]
 8011a9c:	4a24      	ldr	r2, [pc, #144]	@ (8011b30 <HAL_MMC_GetCardExtCSD+0x1f0>)
 8011a9e:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_TIMEOUT;
 8011aa0:	68fb      	ldr	r3, [r7, #12]
 8011aa2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011aa4:	f043 0208 	orr.w	r2, r3, #8
 8011aa8:	68fb      	ldr	r3, [r7, #12]
 8011aaa:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 8011aac:	68fb      	ldr	r3, [r7, #12]
 8011aae:	2201      	movs	r2, #1
 8011ab0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8011ab4:	2301      	movs	r3, #1
 8011ab6:	e036      	b.n	8011b26 <HAL_MMC_GetCardExtCSD+0x1e6>
    }
    else if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DCRCFAIL))
 8011ab8:	68fb      	ldr	r3, [r7, #12]
 8011aba:	681b      	ldr	r3, [r3, #0]
 8011abc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011abe:	f003 0302 	and.w	r3, r3, #2
 8011ac2:	2b00      	cmp	r3, #0
 8011ac4:	d00f      	beq.n	8011ae6 <HAL_MMC_GetCardExtCSD+0x1a6>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8011ac6:	68fb      	ldr	r3, [r7, #12]
 8011ac8:	681b      	ldr	r3, [r3, #0]
 8011aca:	4a19      	ldr	r2, [pc, #100]	@ (8011b30 <HAL_MMC_GetCardExtCSD+0x1f0>)
 8011acc:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_CRC_FAIL;
 8011ace:	68fb      	ldr	r3, [r7, #12]
 8011ad0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011ad2:	f043 0202 	orr.w	r2, r3, #2
 8011ad6:	68fb      	ldr	r3, [r7, #12]
 8011ad8:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 8011ada:	68fb      	ldr	r3, [r7, #12]
 8011adc:	2201      	movs	r2, #1
 8011ade:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8011ae2:	2301      	movs	r3, #1
 8011ae4:	e01f      	b.n	8011b26 <HAL_MMC_GetCardExtCSD+0x1e6>
    }
    else if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXOVERR))
 8011ae6:	68fb      	ldr	r3, [r7, #12]
 8011ae8:	681b      	ldr	r3, [r3, #0]
 8011aea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011aec:	f003 0320 	and.w	r3, r3, #32
 8011af0:	2b00      	cmp	r3, #0
 8011af2:	d00f      	beq.n	8011b14 <HAL_MMC_GetCardExtCSD+0x1d4>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8011af4:	68fb      	ldr	r3, [r7, #12]
 8011af6:	681b      	ldr	r3, [r3, #0]
 8011af8:	4a0d      	ldr	r2, [pc, #52]	@ (8011b30 <HAL_MMC_GetCardExtCSD+0x1f0>)
 8011afa:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_RX_OVERRUN;
 8011afc:	68fb      	ldr	r3, [r7, #12]
 8011afe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011b00:	f043 0220 	orr.w	r2, r3, #32
 8011b04:	68fb      	ldr	r3, [r7, #12]
 8011b06:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 8011b08:	68fb      	ldr	r3, [r7, #12]
 8011b0a:	2201      	movs	r2, #1
 8011b0c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8011b10:	2301      	movs	r3, #1
 8011b12:	e008      	b.n	8011b26 <HAL_MMC_GetCardExtCSD+0x1e6>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_DATA_FLAGS);
 8011b14:	68fb      	ldr	r3, [r7, #12]
 8011b16:	681b      	ldr	r3, [r3, #0]
 8011b18:	4a06      	ldr	r2, [pc, #24]	@ (8011b34 <HAL_MMC_GetCardExtCSD+0x1f4>)
 8011b1a:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->State = HAL_MMC_STATE_READY;
 8011b1c:	68fb      	ldr	r3, [r7, #12]
 8011b1e:	2201      	movs	r2, #1
 8011b20:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  }

  return HAL_OK;
 8011b24:	2300      	movs	r3, #0
}
 8011b26:	4618      	mov	r0, r3
 8011b28:	3738      	adds	r7, #56	@ 0x38
 8011b2a:	46bd      	mov	sp, r7
 8011b2c:	bd80      	pop	{r7, pc}
 8011b2e:	bf00      	nop
 8011b30:	1fe00fff 	.word	0x1fe00fff
 8011b34:	18000f3a 	.word	0x18000f3a

08011b38 <HAL_MMC_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_ConfigWideBusOperation(MMC_HandleTypeDef *hmmc, uint32_t WideMode)
{
 8011b38:	b5b0      	push	{r4, r5, r7, lr}
 8011b3a:	b08c      	sub	sp, #48	@ 0x30
 8011b3c:	af02      	add	r7, sp, #8
 8011b3e:	6078      	str	r0, [r7, #4]
 8011b40:	6039      	str	r1, [r7, #0]
  uint32_t count;
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t response = 0U;
 8011b42:	2300      	movs	r3, #0
 8011b44:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hmmc->State = HAL_MMC_STATE_BUSY;
 8011b46:	687b      	ldr	r3, [r7, #4]
 8011b48:	2203      	movs	r2, #3
 8011b4a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Check and update the power class if needed */
  if ((hmmc->Instance->CLKCR & SDMMC_CLKCR_BUSSPEED) != 0U)
 8011b4e:	687b      	ldr	r3, [r7, #4]
 8011b50:	681b      	ldr	r3, [r3, #0]
 8011b52:	685b      	ldr	r3, [r3, #4]
 8011b54:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8011b58:	2b00      	cmp	r3, #0
 8011b5a:	d014      	beq.n	8011b86 <HAL_MMC_ConfigWideBusOperation+0x4e>
  {
    if ((hmmc->Instance->CLKCR & SDMMC_CLKCR_DDR) != 0U)
 8011b5c:	687b      	ldr	r3, [r7, #4]
 8011b5e:	681b      	ldr	r3, [r3, #0]
 8011b60:	685b      	ldr	r3, [r3, #4]
 8011b62:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8011b66:	2b00      	cmp	r3, #0
 8011b68:	d006      	beq.n	8011b78 <HAL_MMC_ConfigWideBusOperation+0x40>
    {
      errorstate = MMC_PwrClassUpdate(hmmc, WideMode, SDMMC_SPEED_MODE_DDR);
 8011b6a:	2204      	movs	r2, #4
 8011b6c:	6839      	ldr	r1, [r7, #0]
 8011b6e:	6878      	ldr	r0, [r7, #4]
 8011b70:	f000 fb38 	bl	80121e4 <MMC_PwrClassUpdate>
 8011b74:	6238      	str	r0, [r7, #32]
 8011b76:	e00c      	b.n	8011b92 <HAL_MMC_ConfigWideBusOperation+0x5a>
    }
    else
    {
      errorstate = MMC_PwrClassUpdate(hmmc, WideMode, SDMMC_SPEED_MODE_HIGH);
 8011b78:	2202      	movs	r2, #2
 8011b7a:	6839      	ldr	r1, [r7, #0]
 8011b7c:	6878      	ldr	r0, [r7, #4]
 8011b7e:	f000 fb31 	bl	80121e4 <MMC_PwrClassUpdate>
 8011b82:	6238      	str	r0, [r7, #32]
 8011b84:	e005      	b.n	8011b92 <HAL_MMC_ConfigWideBusOperation+0x5a>
    }
  }
  else
  {
    errorstate = MMC_PwrClassUpdate(hmmc, WideMode, SDMMC_SPEED_MODE_DEFAULT);
 8011b86:	2201      	movs	r2, #1
 8011b88:	6839      	ldr	r1, [r7, #0]
 8011b8a:	6878      	ldr	r0, [r7, #4]
 8011b8c:	f000 fb2a 	bl	80121e4 <MMC_PwrClassUpdate>
 8011b90:	6238      	str	r0, [r7, #32]
  }

  if (errorstate == HAL_MMC_ERROR_NONE)
 8011b92:	6a3b      	ldr	r3, [r7, #32]
 8011b94:	2b00      	cmp	r3, #0
 8011b96:	d17b      	bne.n	8011c90 <HAL_MMC_ConfigWideBusOperation+0x158>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 8011b98:	683b      	ldr	r3, [r7, #0]
 8011b9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8011b9e:	d107      	bne.n	8011bb0 <HAL_MMC_ConfigWideBusOperation+0x78>
    {
      errorstate = SDMMC_CmdSwitch(hmmc->Instance, 0x03B70200U);
 8011ba0:	687b      	ldr	r3, [r7, #4]
 8011ba2:	681b      	ldr	r3, [r3, #0]
 8011ba4:	4946      	ldr	r1, [pc, #280]	@ (8011cc0 <HAL_MMC_ConfigWideBusOperation+0x188>)
 8011ba6:	4618      	mov	r0, r3
 8011ba8:	f007 fb24 	bl	80191f4 <SDMMC_CmdSwitch>
 8011bac:	6238      	str	r0, [r7, #32]
 8011bae:	e019      	b.n	8011be4 <HAL_MMC_ConfigWideBusOperation+0xac>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 8011bb0:	683b      	ldr	r3, [r7, #0]
 8011bb2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8011bb6:	d107      	bne.n	8011bc8 <HAL_MMC_ConfigWideBusOperation+0x90>
    {
      errorstate = SDMMC_CmdSwitch(hmmc->Instance, 0x03B70100U);
 8011bb8:	687b      	ldr	r3, [r7, #4]
 8011bba:	681b      	ldr	r3, [r3, #0]
 8011bbc:	4941      	ldr	r1, [pc, #260]	@ (8011cc4 <HAL_MMC_ConfigWideBusOperation+0x18c>)
 8011bbe:	4618      	mov	r0, r3
 8011bc0:	f007 fb18 	bl	80191f4 <SDMMC_CmdSwitch>
 8011bc4:	6238      	str	r0, [r7, #32]
 8011bc6:	e00d      	b.n	8011be4 <HAL_MMC_ConfigWideBusOperation+0xac>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 8011bc8:	683b      	ldr	r3, [r7, #0]
 8011bca:	2b00      	cmp	r3, #0
 8011bcc:	d107      	bne.n	8011bde <HAL_MMC_ConfigWideBusOperation+0xa6>
    {
      errorstate = SDMMC_CmdSwitch(hmmc->Instance, 0x03B70000U);
 8011bce:	687b      	ldr	r3, [r7, #4]
 8011bd0:	681b      	ldr	r3, [r3, #0]
 8011bd2:	493d      	ldr	r1, [pc, #244]	@ (8011cc8 <HAL_MMC_ConfigWideBusOperation+0x190>)
 8011bd4:	4618      	mov	r0, r3
 8011bd6:	f007 fb0d 	bl	80191f4 <SDMMC_CmdSwitch>
 8011bda:	6238      	str	r0, [r7, #32]
 8011bdc:	e002      	b.n	8011be4 <HAL_MMC_ConfigWideBusOperation+0xac>
    }
    else
    {
      /* WideMode is not a valid argument*/
      errorstate = HAL_MMC_ERROR_PARAM;
 8011bde:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8011be2:	623b      	str	r3, [r7, #32]
    }

    /* Check for switch error and violation of the trial number of sending CMD 13 */
    if (errorstate == HAL_MMC_ERROR_NONE)
 8011be4:	6a3b      	ldr	r3, [r7, #32]
 8011be6:	2b00      	cmp	r3, #0
 8011be8:	d152      	bne.n	8011c90 <HAL_MMC_ConfigWideBusOperation+0x158>
    {
      /* While card is not ready for data and trial number for sending CMD13 is not exceeded */
      count = SDMMC_MAX_TRIAL;
 8011bea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8011bee:	627b      	str	r3, [r7, #36]	@ 0x24
      do
      {
        errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16U));
 8011bf0:	687b      	ldr	r3, [r7, #4]
 8011bf2:	681a      	ldr	r2, [r3, #0]
 8011bf4:	687b      	ldr	r3, [r7, #4]
 8011bf6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011bf8:	041b      	lsls	r3, r3, #16
 8011bfa:	4619      	mov	r1, r3
 8011bfc:	4610      	mov	r0, r2
 8011bfe:	f007 fab6 	bl	801916e <SDMMC_CmdSendStatus>
 8011c02:	6238      	str	r0, [r7, #32]
        if (errorstate != HAL_MMC_ERROR_NONE)
 8011c04:	6a3b      	ldr	r3, [r7, #32]
 8011c06:	2b00      	cmp	r3, #0
 8011c08:	d112      	bne.n	8011c30 <HAL_MMC_ConfigWideBusOperation+0xf8>
        {
          break;
        }

        /* Get command response */
        response = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP1);
 8011c0a:	687b      	ldr	r3, [r7, #4]
 8011c0c:	681b      	ldr	r3, [r3, #0]
 8011c0e:	2100      	movs	r1, #0
 8011c10:	4618      	mov	r0, r3
 8011c12:	f007 f8dc 	bl	8018dce <SDMMC_GetResponse>
 8011c16:	61f8      	str	r0, [r7, #28]
        count--;
 8011c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c1a:	3b01      	subs	r3, #1
 8011c1c:	627b      	str	r3, [r7, #36]	@ 0x24
      } while (((response & 0x100U) == 0U) && (count != 0U));
 8011c1e:	69fb      	ldr	r3, [r7, #28]
 8011c20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011c24:	2b00      	cmp	r3, #0
 8011c26:	d104      	bne.n	8011c32 <HAL_MMC_ConfigWideBusOperation+0xfa>
 8011c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c2a:	2b00      	cmp	r3, #0
 8011c2c:	d1e0      	bne.n	8011bf0 <HAL_MMC_ConfigWideBusOperation+0xb8>
 8011c2e:	e000      	b.n	8011c32 <HAL_MMC_ConfigWideBusOperation+0xfa>
          break;
 8011c30:	bf00      	nop

      /* Check the status after the switch command execution */
      if ((count != 0U) && (errorstate == HAL_MMC_ERROR_NONE))
 8011c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c34:	2b00      	cmp	r3, #0
 8011c36:	d025      	beq.n	8011c84 <HAL_MMC_ConfigWideBusOperation+0x14c>
 8011c38:	6a3b      	ldr	r3, [r7, #32]
 8011c3a:	2b00      	cmp	r3, #0
 8011c3c:	d122      	bne.n	8011c84 <HAL_MMC_ConfigWideBusOperation+0x14c>
      {
        /* Check the bit SWITCH_ERROR of the device status */
        if ((response & 0x80U) != 0U)
 8011c3e:	69fb      	ldr	r3, [r7, #28]
 8011c40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011c44:	2b00      	cmp	r3, #0
 8011c46:	d003      	beq.n	8011c50 <HAL_MMC_ConfigWideBusOperation+0x118>
        {
          errorstate = SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8011c48:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8011c4c:	623b      	str	r3, [r7, #32]
        if ((response & 0x80U) != 0U)
 8011c4e:	e01f      	b.n	8011c90 <HAL_MMC_ConfigWideBusOperation+0x158>
        }
        else
        {
          /* Configure the SDMMC peripheral */
          Init = hmmc->Init;
 8011c50:	687b      	ldr	r3, [r7, #4]
 8011c52:	f107 0408 	add.w	r4, r7, #8
 8011c56:	1d1d      	adds	r5, r3, #4
 8011c58:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8011c5a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8011c5c:	682b      	ldr	r3, [r5, #0]
 8011c5e:	6023      	str	r3, [r4, #0]
          Init.BusWide = WideMode;
 8011c60:	683b      	ldr	r3, [r7, #0]
 8011c62:	613b      	str	r3, [r7, #16]
          (void)SDMMC_Init(hmmc->Instance, Init);
 8011c64:	687b      	ldr	r3, [r7, #4]
 8011c66:	681c      	ldr	r4, [r3, #0]
 8011c68:	466a      	mov	r2, sp
 8011c6a:	f107 0314 	add.w	r3, r7, #20
 8011c6e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8011c72:	e882 0003 	stmia.w	r2, {r0, r1}
 8011c76:	f107 0308 	add.w	r3, r7, #8
 8011c7a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8011c7c:	4620      	mov	r0, r4
 8011c7e:	f007 f807 	bl	8018c90 <SDMMC_Init>
        if ((response & 0x80U) != 0U)
 8011c82:	e005      	b.n	8011c90 <HAL_MMC_ConfigWideBusOperation+0x158>
        }
      }
      else if (count == 0U)
 8011c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c86:	2b00      	cmp	r3, #0
 8011c88:	d102      	bne.n	8011c90 <HAL_MMC_ConfigWideBusOperation+0x158>
      {
        errorstate = SDMMC_ERROR_TIMEOUT;
 8011c8a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011c8e:	623b      	str	r3, [r7, #32]
      }
    }
  }

  /* Change State */
  hmmc->State = HAL_MMC_STATE_READY;
 8011c90:	687b      	ldr	r3, [r7, #4]
 8011c92:	2201      	movs	r2, #1
 8011c94:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (errorstate != HAL_MMC_ERROR_NONE)
 8011c98:	6a3b      	ldr	r3, [r7, #32]
 8011c9a:	2b00      	cmp	r3, #0
 8011c9c:	d00b      	beq.n	8011cb6 <HAL_MMC_ConfigWideBusOperation+0x17e>
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8011c9e:	687b      	ldr	r3, [r7, #4]
 8011ca0:	681b      	ldr	r3, [r3, #0]
 8011ca2:	4a0a      	ldr	r2, [pc, #40]	@ (8011ccc <HAL_MMC_ConfigWideBusOperation+0x194>)
 8011ca4:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->ErrorCode |= errorstate;
 8011ca6:	687b      	ldr	r3, [r7, #4]
 8011ca8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011caa:	6a3b      	ldr	r3, [r7, #32]
 8011cac:	431a      	orrs	r2, r3
 8011cae:	687b      	ldr	r3, [r7, #4]
 8011cb0:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8011cb2:	2301      	movs	r3, #1
 8011cb4:	e000      	b.n	8011cb8 <HAL_MMC_ConfigWideBusOperation+0x180>
  }

  return HAL_OK;
 8011cb6:	2300      	movs	r3, #0
}
 8011cb8:	4618      	mov	r0, r3
 8011cba:	3728      	adds	r7, #40	@ 0x28
 8011cbc:	46bd      	mov	sp, r7
 8011cbe:	bdb0      	pop	{r4, r5, r7, pc}
 8011cc0:	03b70200 	.word	0x03b70200
 8011cc4:	03b70100 	.word	0x03b70100
 8011cc8:	03b70000 	.word	0x03b70000
 8011ccc:	1fe00fff 	.word	0x1fe00fff

08011cd0 <HAL_MMC_GetCardState>:
  * @brief  Gets the current mmc card data state.
  * @param  hmmc: pointer to MMC handle
  * @retval Card state
  */
HAL_MMC_CardStateTypeDef HAL_MMC_GetCardState(MMC_HandleTypeDef *hmmc)
{
 8011cd0:	b580      	push	{r7, lr}
 8011cd2:	b086      	sub	sp, #24
 8011cd4:	af00      	add	r7, sp, #0
 8011cd6:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0U;
 8011cd8:	2300      	movs	r3, #0
 8011cda:	60fb      	str	r3, [r7, #12]

  errorstate = MMC_SendStatus(hmmc, &resp1);
 8011cdc:	f107 030c 	add.w	r3, r7, #12
 8011ce0:	4619      	mov	r1, r3
 8011ce2:	6878      	ldr	r0, [r7, #4]
 8011ce4:	f000 f962 	bl	8011fac <MMC_SendStatus>
 8011ce8:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_MMC_ERROR_NONE)
 8011cea:	697b      	ldr	r3, [r7, #20]
 8011cec:	2b00      	cmp	r3, #0
 8011cee:	d005      	beq.n	8011cfc <HAL_MMC_GetCardState+0x2c>
  {
    hmmc->ErrorCode |= errorstate;
 8011cf0:	687b      	ldr	r3, [r7, #4]
 8011cf2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011cf4:	697b      	ldr	r3, [r7, #20]
 8011cf6:	431a      	orrs	r2, r3
 8011cf8:	687b      	ldr	r3, [r7, #4]
 8011cfa:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8011cfc:	68fb      	ldr	r3, [r7, #12]
 8011cfe:	0a5b      	lsrs	r3, r3, #9
 8011d00:	f003 030f 	and.w	r3, r3, #15
 8011d04:	613b      	str	r3, [r7, #16]

  return (HAL_MMC_CardStateTypeDef)cardstate;
 8011d06:	693b      	ldr	r3, [r7, #16]
}
 8011d08:	4618      	mov	r0, r3
 8011d0a:	3718      	adds	r7, #24
 8011d0c:	46bd      	mov	sp, r7
 8011d0e:	bd80      	pop	{r7, pc}

08011d10 <MMC_InitCard>:
  * @brief  Initializes the mmc card.
  * @param  hmmc: Pointer to MMC handle
  * @retval MMC Card error state
  */
static uint32_t MMC_InitCard(MMC_HandleTypeDef *hmmc)
{
 8011d10:	b5b0      	push	{r4, r5, r7, lr}
 8011d12:	b096      	sub	sp, #88	@ 0x58
 8011d14:	af02      	add	r7, sp, #8
 8011d16:	6078      	str	r0, [r7, #4]
  HAL_MMC_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t mmc_rca = 2U;
 8011d18:	2302      	movs	r3, #2
 8011d1a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
  MMC_InitTypeDef Init;

  /* Check the power State */
  if (SDMMC_GetPowerState(hmmc->Instance) == 0U)
 8011d1e:	687b      	ldr	r3, [r7, #4]
 8011d20:	681b      	ldr	r3, [r3, #0]
 8011d22:	4618      	mov	r0, r3
 8011d24:	f007 f80d 	bl	8018d42 <SDMMC_GetPowerState>
 8011d28:	4603      	mov	r3, r0
 8011d2a:	2b00      	cmp	r3, #0
 8011d2c:	d102      	bne.n	8011d34 <MMC_InitCard+0x24>
  {
    /* Power off */
    return HAL_MMC_ERROR_REQUEST_NOT_APPLICABLE;
 8011d2e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8011d32:	e0e6      	b.n	8011f02 <MMC_InitCard+0x1f2>
  }

  /* Send CMD2 ALL_SEND_CID */
  errorstate = SDMMC_CmdSendCID(hmmc->Instance);
 8011d34:	687b      	ldr	r3, [r7, #4]
 8011d36:	681b      	ldr	r3, [r3, #0]
 8011d38:	4618      	mov	r0, r3
 8011d3a:	f007 f9b4 	bl	80190a6 <SDMMC_CmdSendCID>
 8011d3e:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_MMC_ERROR_NONE)
 8011d40:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011d42:	2b00      	cmp	r3, #0
 8011d44:	d001      	beq.n	8011d4a <MMC_InitCard+0x3a>
  {
    return errorstate;
 8011d46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011d48:	e0db      	b.n	8011f02 <MMC_InitCard+0x1f2>
  }
  else
  {
    /* Get Card identification number data */
    hmmc->CID[0U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP1);
 8011d4a:	687b      	ldr	r3, [r7, #4]
 8011d4c:	681b      	ldr	r3, [r3, #0]
 8011d4e:	2100      	movs	r1, #0
 8011d50:	4618      	mov	r0, r3
 8011d52:	f007 f83c 	bl	8018dce <SDMMC_GetResponse>
 8011d56:	4602      	mov	r2, r0
 8011d58:	687b      	ldr	r3, [r7, #4]
 8011d5a:	669a      	str	r2, [r3, #104]	@ 0x68
    hmmc->CID[1U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP2);
 8011d5c:	687b      	ldr	r3, [r7, #4]
 8011d5e:	681b      	ldr	r3, [r3, #0]
 8011d60:	2104      	movs	r1, #4
 8011d62:	4618      	mov	r0, r3
 8011d64:	f007 f833 	bl	8018dce <SDMMC_GetResponse>
 8011d68:	4602      	mov	r2, r0
 8011d6a:	687b      	ldr	r3, [r7, #4]
 8011d6c:	66da      	str	r2, [r3, #108]	@ 0x6c
    hmmc->CID[2U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP3);
 8011d6e:	687b      	ldr	r3, [r7, #4]
 8011d70:	681b      	ldr	r3, [r3, #0]
 8011d72:	2108      	movs	r1, #8
 8011d74:	4618      	mov	r0, r3
 8011d76:	f007 f82a 	bl	8018dce <SDMMC_GetResponse>
 8011d7a:	4602      	mov	r2, r0
 8011d7c:	687b      	ldr	r3, [r7, #4]
 8011d7e:	671a      	str	r2, [r3, #112]	@ 0x70
    hmmc->CID[3U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP4);
 8011d80:	687b      	ldr	r3, [r7, #4]
 8011d82:	681b      	ldr	r3, [r3, #0]
 8011d84:	210c      	movs	r1, #12
 8011d86:	4618      	mov	r0, r3
 8011d88:	f007 f821 	bl	8018dce <SDMMC_GetResponse>
 8011d8c:	4602      	mov	r2, r0
 8011d8e:	687b      	ldr	r3, [r7, #4]
 8011d90:	675a      	str	r2, [r3, #116]	@ 0x74
  }

  /* Send CMD3 SET_REL_ADDR with RCA = 2 (should be greater than 1) */
  /* MMC Card publishes its RCA. */
  errorstate = SDMMC_CmdSetRelAddMmc(hmmc->Instance, mmc_rca);
 8011d92:	687b      	ldr	r3, [r7, #4]
 8011d94:	681b      	ldr	r3, [r3, #0]
 8011d96:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8011d9a:	4611      	mov	r1, r2
 8011d9c:	4618      	mov	r0, r3
 8011d9e:	f007 f9c1 	bl	8019124 <SDMMC_CmdSetRelAddMmc>
 8011da2:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_MMC_ERROR_NONE)
 8011da4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011da6:	2b00      	cmp	r3, #0
 8011da8:	d001      	beq.n	8011dae <MMC_InitCard+0x9e>
  {
    return errorstate;
 8011daa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011dac:	e0a9      	b.n	8011f02 <MMC_InitCard+0x1f2>
  }

  /* Get the MMC card RCA */
  hmmc->MmcCard.RelCardAdd = mmc_rca;
 8011dae:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8011db2:	687b      	ldr	r3, [r7, #4]
 8011db4:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Send CMD9 SEND_CSD with argument as card's RCA */
  errorstate = SDMMC_CmdSendCSD(hmmc->Instance, (uint32_t)(hmmc->MmcCard.RelCardAdd << 16U));
 8011db6:	687b      	ldr	r3, [r7, #4]
 8011db8:	681a      	ldr	r2, [r3, #0]
 8011dba:	687b      	ldr	r3, [r7, #4]
 8011dbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011dbe:	041b      	lsls	r3, r3, #16
 8011dc0:	4619      	mov	r1, r3
 8011dc2:	4610      	mov	r0, r2
 8011dc4:	f007 f98e 	bl	80190e4 <SDMMC_CmdSendCSD>
 8011dc8:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_MMC_ERROR_NONE)
 8011dca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011dcc:	2b00      	cmp	r3, #0
 8011dce:	d001      	beq.n	8011dd4 <MMC_InitCard+0xc4>
  {
    return errorstate;
 8011dd0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011dd2:	e096      	b.n	8011f02 <MMC_InitCard+0x1f2>
  }
  else
  {
    /* Get Card Specific Data */
    hmmc->CSD[0U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP1);
 8011dd4:	687b      	ldr	r3, [r7, #4]
 8011dd6:	681b      	ldr	r3, [r3, #0]
 8011dd8:	2100      	movs	r1, #0
 8011dda:	4618      	mov	r0, r3
 8011ddc:	f006 fff7 	bl	8018dce <SDMMC_GetResponse>
 8011de0:	4602      	mov	r2, r0
 8011de2:	687b      	ldr	r3, [r7, #4]
 8011de4:	659a      	str	r2, [r3, #88]	@ 0x58
    hmmc->CSD[1U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP2);
 8011de6:	687b      	ldr	r3, [r7, #4]
 8011de8:	681b      	ldr	r3, [r3, #0]
 8011dea:	2104      	movs	r1, #4
 8011dec:	4618      	mov	r0, r3
 8011dee:	f006 ffee 	bl	8018dce <SDMMC_GetResponse>
 8011df2:	4602      	mov	r2, r0
 8011df4:	687b      	ldr	r3, [r7, #4]
 8011df6:	65da      	str	r2, [r3, #92]	@ 0x5c
    hmmc->CSD[2U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP3);
 8011df8:	687b      	ldr	r3, [r7, #4]
 8011dfa:	681b      	ldr	r3, [r3, #0]
 8011dfc:	2108      	movs	r1, #8
 8011dfe:	4618      	mov	r0, r3
 8011e00:	f006 ffe5 	bl	8018dce <SDMMC_GetResponse>
 8011e04:	4602      	mov	r2, r0
 8011e06:	687b      	ldr	r3, [r7, #4]
 8011e08:	661a      	str	r2, [r3, #96]	@ 0x60
    hmmc->CSD[3U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP4);
 8011e0a:	687b      	ldr	r3, [r7, #4]
 8011e0c:	681b      	ldr	r3, [r3, #0]
 8011e0e:	210c      	movs	r1, #12
 8011e10:	4618      	mov	r0, r3
 8011e12:	f006 ffdc 	bl	8018dce <SDMMC_GetResponse>
 8011e16:	4602      	mov	r2, r0
 8011e18:	687b      	ldr	r3, [r7, #4]
 8011e1a:	665a      	str	r2, [r3, #100]	@ 0x64
  }

  /* Get the Card Class */
  hmmc->MmcCard.Class = (SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP2) >> 20U);
 8011e1c:	687b      	ldr	r3, [r7, #4]
 8011e1e:	681b      	ldr	r3, [r3, #0]
 8011e20:	2104      	movs	r1, #4
 8011e22:	4618      	mov	r0, r3
 8011e24:	f006 ffd3 	bl	8018dce <SDMMC_GetResponse>
 8011e28:	4603      	mov	r3, r0
 8011e2a:	0d1a      	lsrs	r2, r3, #20
 8011e2c:	687b      	ldr	r3, [r7, #4]
 8011e2e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16U));
 8011e30:	687b      	ldr	r3, [r7, #4]
 8011e32:	681a      	ldr	r2, [r3, #0]
 8011e34:	687b      	ldr	r3, [r7, #4]
 8011e36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011e38:	041b      	lsls	r3, r3, #16
 8011e3a:	4619      	mov	r1, r3
 8011e3c:	4610      	mov	r0, r2
 8011e3e:	f007 f8f1 	bl	8019024 <SDMMC_CmdSelDesel>
 8011e42:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_MMC_ERROR_NONE)
 8011e44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011e46:	2b00      	cmp	r3, #0
 8011e48:	d001      	beq.n	8011e4e <MMC_InitCard+0x13e>
  {
    return errorstate;
 8011e4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011e4c:	e059      	b.n	8011f02 <MMC_InitCard+0x1f2>
  }

  /* Get CSD parameters */
  if (HAL_MMC_GetCardCSD(hmmc, &CSD) != HAL_OK)
 8011e4e:	f107 031c 	add.w	r3, r7, #28
 8011e52:	4619      	mov	r1, r3
 8011e54:	6878      	ldr	r0, [r7, #4]
 8011e56:	f7ff fba7 	bl	80115a8 <HAL_MMC_GetCardCSD>
 8011e5a:	4603      	mov	r3, r0
 8011e5c:	2b00      	cmp	r3, #0
 8011e5e:	d002      	beq.n	8011e66 <MMC_InitCard+0x156>
  {
    return hmmc->ErrorCode;
 8011e60:	687b      	ldr	r3, [r7, #4]
 8011e62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011e64:	e04d      	b.n	8011f02 <MMC_InitCard+0x1f2>
  }

  /* While card is not ready for data and trial number for sending CMD13 is not exceeded */
  errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16U));
 8011e66:	687b      	ldr	r3, [r7, #4]
 8011e68:	681a      	ldr	r2, [r3, #0]
 8011e6a:	687b      	ldr	r3, [r7, #4]
 8011e6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011e6e:	041b      	lsls	r3, r3, #16
 8011e70:	4619      	mov	r1, r3
 8011e72:	4610      	mov	r0, r2
 8011e74:	f007 f97b 	bl	801916e <SDMMC_CmdSendStatus>
 8011e78:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_MMC_ERROR_NONE)
 8011e7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011e7c:	2b00      	cmp	r3, #0
 8011e7e:	d005      	beq.n	8011e8c <MMC_InitCard+0x17c>
  {
    hmmc->ErrorCode |= errorstate;
 8011e80:	687b      	ldr	r3, [r7, #4]
 8011e82:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011e84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011e86:	431a      	orrs	r2, r3
 8011e88:	687b      	ldr	r3, [r7, #4]
 8011e8a:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Get Extended CSD parameters */
  if (HAL_MMC_GetCardExtCSD(hmmc, hmmc->Ext_CSD, SDMMC_DATATIMEOUT) != HAL_OK)
 8011e8c:	687b      	ldr	r3, [r7, #4]
 8011e8e:	3378      	adds	r3, #120	@ 0x78
 8011e90:	f04f 32ff 	mov.w	r2, #4294967295
 8011e94:	4619      	mov	r1, r3
 8011e96:	6878      	ldr	r0, [r7, #4]
 8011e98:	f7ff fd52 	bl	8011940 <HAL_MMC_GetCardExtCSD>
 8011e9c:	4603      	mov	r3, r0
 8011e9e:	2b00      	cmp	r3, #0
 8011ea0:	d002      	beq.n	8011ea8 <MMC_InitCard+0x198>
  {
    return hmmc->ErrorCode;
 8011ea2:	687b      	ldr	r3, [r7, #4]
 8011ea4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011ea6:	e02c      	b.n	8011f02 <MMC_InitCard+0x1f2>
  }

  /* While card is not ready for data and trial number for sending CMD13 is not exceeded */
  errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16U));
 8011ea8:	687b      	ldr	r3, [r7, #4]
 8011eaa:	681a      	ldr	r2, [r3, #0]
 8011eac:	687b      	ldr	r3, [r7, #4]
 8011eae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011eb0:	041b      	lsls	r3, r3, #16
 8011eb2:	4619      	mov	r1, r3
 8011eb4:	4610      	mov	r0, r2
 8011eb6:	f007 f95a 	bl	801916e <SDMMC_CmdSendStatus>
 8011eba:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_MMC_ERROR_NONE)
 8011ebc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011ebe:	2b00      	cmp	r3, #0
 8011ec0:	d005      	beq.n	8011ece <MMC_InitCard+0x1be>
  {
    hmmc->ErrorCode |= errorstate;
 8011ec2:	687b      	ldr	r3, [r7, #4]
 8011ec4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011ec6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011ec8:	431a      	orrs	r2, r3
 8011eca:	687b      	ldr	r3, [r7, #4]
 8011ecc:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Configure the SDMMC peripheral */
  Init = hmmc->Init;
 8011ece:	687b      	ldr	r3, [r7, #4]
 8011ed0:	f107 0408 	add.w	r4, r7, #8
 8011ed4:	1d1d      	adds	r5, r3, #4
 8011ed6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8011ed8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8011eda:	682b      	ldr	r3, [r5, #0]
 8011edc:	6023      	str	r3, [r4, #0]
  Init.BusWide = SDMMC_BUS_WIDE_1B;
 8011ede:	2300      	movs	r3, #0
 8011ee0:	613b      	str	r3, [r7, #16]
  (void)SDMMC_Init(hmmc->Instance, Init);
 8011ee2:	687b      	ldr	r3, [r7, #4]
 8011ee4:	681c      	ldr	r4, [r3, #0]
 8011ee6:	466a      	mov	r2, sp
 8011ee8:	f107 0314 	add.w	r3, r7, #20
 8011eec:	e893 0003 	ldmia.w	r3, {r0, r1}
 8011ef0:	e882 0003 	stmia.w	r2, {r0, r1}
 8011ef4:	f107 0308 	add.w	r3, r7, #8
 8011ef8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8011efa:	4620      	mov	r0, r4
 8011efc:	f006 fec8 	bl	8018c90 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_MMC_ERROR_NONE;
 8011f00:	2300      	movs	r3, #0
}
 8011f02:	4618      	mov	r0, r3
 8011f04:	3750      	adds	r7, #80	@ 0x50
 8011f06:	46bd      	mov	sp, r7
 8011f08:	bdb0      	pop	{r4, r5, r7, pc}
	...

08011f0c <MMC_PowerON>:
  *         in the MMC handle.
  * @param  hmmc: Pointer to MMC handle
  * @retval error state
  */
static uint32_t MMC_PowerON(MMC_HandleTypeDef *hmmc)
{
 8011f0c:	b580      	push	{r7, lr}
 8011f0e:	b086      	sub	sp, #24
 8011f10:	af00      	add	r7, sp, #0
 8011f12:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8011f14:	2300      	movs	r3, #0
 8011f16:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 8011f18:	2300      	movs	r3, #0
 8011f1a:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 8011f1c:	2300      	movs	r3, #0
 8011f1e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hmmc->Instance);
 8011f20:	687b      	ldr	r3, [r7, #4]
 8011f22:	681b      	ldr	r3, [r3, #0]
 8011f24:	4618      	mov	r0, r3
 8011f26:	f007 f8a0 	bl	801906a <SDMMC_CmdGoIdleState>
 8011f2a:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_MMC_ERROR_NONE)
 8011f2c:	68fb      	ldr	r3, [r7, #12]
 8011f2e:	2b00      	cmp	r3, #0
 8011f30:	d027      	beq.n	8011f82 <MMC_PowerON+0x76>
  {
    return errorstate;
 8011f32:	68fb      	ldr	r3, [r7, #12]
 8011f34:	e034      	b.n	8011fa0 <MMC_PowerON+0x94>
  }

  while (validvoltage == 0U)
  {
    if (count++ == SDMMC_MAX_VOLT_TRIAL)
 8011f36:	68bb      	ldr	r3, [r7, #8]
 8011f38:	1c5a      	adds	r2, r3, #1
 8011f3a:	60ba      	str	r2, [r7, #8]
 8011f3c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8011f40:	4293      	cmp	r3, r2
 8011f42:	d102      	bne.n	8011f4a <MMC_PowerON+0x3e>
    {
      return HAL_MMC_ERROR_INVALID_VOLTRANGE;
 8011f44:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8011f48:	e02a      	b.n	8011fa0 <MMC_PowerON+0x94>
    }

    /* SEND CMD1 APP_CMD with voltage range as argument */
    errorstate = SDMMC_CmdOpCondition(hmmc->Instance, MMC_VOLTAGE_RANGE);
 8011f4a:	687b      	ldr	r3, [r7, #4]
 8011f4c:	681b      	ldr	r3, [r3, #0]
 8011f4e:	4916      	ldr	r1, [pc, #88]	@ (8011fa8 <MMC_PowerON+0x9c>)
 8011f50:	4618      	mov	r0, r3
 8011f52:	f007 f92f 	bl	80191b4 <SDMMC_CmdOpCondition>
 8011f56:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_MMC_ERROR_NONE)
 8011f58:	68fb      	ldr	r3, [r7, #12]
 8011f5a:	2b00      	cmp	r3, #0
 8011f5c:	d002      	beq.n	8011f64 <MMC_PowerON+0x58>
    {
      return HAL_MMC_ERROR_UNSUPPORTED_FEATURE;
 8011f5e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8011f62:	e01d      	b.n	8011fa0 <MMC_PowerON+0x94>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP1);
 8011f64:	687b      	ldr	r3, [r7, #4]
 8011f66:	681b      	ldr	r3, [r3, #0]
 8011f68:	2100      	movs	r1, #0
 8011f6a:	4618      	mov	r0, r3
 8011f6c:	f006 ff2f 	bl	8018dce <SDMMC_GetResponse>
 8011f70:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8011f72:	697b      	ldr	r3, [r7, #20]
 8011f74:	0fdb      	lsrs	r3, r3, #31
 8011f76:	2b01      	cmp	r3, #1
 8011f78:	d101      	bne.n	8011f7e <MMC_PowerON+0x72>
 8011f7a:	2301      	movs	r3, #1
 8011f7c:	e000      	b.n	8011f80 <MMC_PowerON+0x74>
 8011f7e:	2300      	movs	r3, #0
 8011f80:	613b      	str	r3, [r7, #16]
  while (validvoltage == 0U)
 8011f82:	693b      	ldr	r3, [r7, #16]
 8011f84:	2b00      	cmp	r3, #0
 8011f86:	d0d6      	beq.n	8011f36 <MMC_PowerON+0x2a>
  }

  /* When power routine is finished and command returns valid voltage */
  if (((response & (0xFF000000U)) >> 24) == 0xC0U)
 8011f88:	697b      	ldr	r3, [r7, #20]
 8011f8a:	0e1b      	lsrs	r3, r3, #24
 8011f8c:	2bc0      	cmp	r3, #192	@ 0xc0
 8011f8e:	d103      	bne.n	8011f98 <MMC_PowerON+0x8c>
  {
    hmmc->MmcCard.CardType = MMC_HIGH_CAPACITY_CARD;
 8011f90:	687b      	ldr	r3, [r7, #4]
 8011f92:	2201      	movs	r2, #1
 8011f94:	63da      	str	r2, [r3, #60]	@ 0x3c
 8011f96:	e002      	b.n	8011f9e <MMC_PowerON+0x92>
  }
  else
  {
    hmmc->MmcCard.CardType = MMC_LOW_CAPACITY_CARD;
 8011f98:	687b      	ldr	r3, [r7, #4]
 8011f9a:	2200      	movs	r2, #0
 8011f9c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  return HAL_MMC_ERROR_NONE;
 8011f9e:	2300      	movs	r3, #0
}
 8011fa0:	4618      	mov	r0, r3
 8011fa2:	3718      	adds	r7, #24
 8011fa4:	46bd      	mov	sp, r7
 8011fa6:	bd80      	pop	{r7, pc}
 8011fa8:	c0ff8000 	.word	0xc0ff8000

08011fac <MMC_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the MMC card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t MMC_SendStatus(MMC_HandleTypeDef *hmmc, uint32_t *pCardStatus)
{
 8011fac:	b580      	push	{r7, lr}
 8011fae:	b084      	sub	sp, #16
 8011fb0:	af00      	add	r7, sp, #0
 8011fb2:	6078      	str	r0, [r7, #4]
 8011fb4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 8011fb6:	683b      	ldr	r3, [r7, #0]
 8011fb8:	2b00      	cmp	r3, #0
 8011fba:	d102      	bne.n	8011fc2 <MMC_SendStatus+0x16>
  {
    return HAL_MMC_ERROR_PARAM;
 8011fbc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8011fc0:	e018      	b.n	8011ff4 <MMC_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(hmmc->MmcCard.RelCardAdd << 16U));
 8011fc2:	687b      	ldr	r3, [r7, #4]
 8011fc4:	681a      	ldr	r2, [r3, #0]
 8011fc6:	687b      	ldr	r3, [r7, #4]
 8011fc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011fca:	041b      	lsls	r3, r3, #16
 8011fcc:	4619      	mov	r1, r3
 8011fce:	4610      	mov	r0, r2
 8011fd0:	f007 f8cd 	bl	801916e <SDMMC_CmdSendStatus>
 8011fd4:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_MMC_ERROR_NONE)
 8011fd6:	68fb      	ldr	r3, [r7, #12]
 8011fd8:	2b00      	cmp	r3, #0
 8011fda:	d001      	beq.n	8011fe0 <MMC_SendStatus+0x34>
  {
    return errorstate;
 8011fdc:	68fb      	ldr	r3, [r7, #12]
 8011fde:	e009      	b.n	8011ff4 <MMC_SendStatus+0x48>
  }

  /* Get MMC card status */
  *pCardStatus = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP1);
 8011fe0:	687b      	ldr	r3, [r7, #4]
 8011fe2:	681b      	ldr	r3, [r3, #0]
 8011fe4:	2100      	movs	r1, #0
 8011fe6:	4618      	mov	r0, r3
 8011fe8:	f006 fef1 	bl	8018dce <SDMMC_GetResponse>
 8011fec:	4602      	mov	r2, r0
 8011fee:	683b      	ldr	r3, [r7, #0]
 8011ff0:	601a      	str	r2, [r3, #0]

  return HAL_MMC_ERROR_NONE;
 8011ff2:	2300      	movs	r3, #0
}
 8011ff4:	4618      	mov	r0, r3
 8011ff6:	3710      	adds	r7, #16
 8011ff8:	46bd      	mov	sp, r7
 8011ffa:	bd80      	pop	{r7, pc}

08011ffc <MMC_ReadExtCSD>:
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef MMC_ReadExtCSD(MMC_HandleTypeDef *hmmc, uint32_t *pFieldData,
                                        uint16_t FieldIndex, uint32_t Timeout)
{
 8011ffc:	b580      	push	{r7, lr}
 8011ffe:	b090      	sub	sp, #64	@ 0x40
 8012000:	af00      	add	r7, sp, #0
 8012002:	60f8      	str	r0, [r7, #12]
 8012004:	60b9      	str	r1, [r7, #8]
 8012006:	603b      	str	r3, [r7, #0]
 8012008:	4613      	mov	r3, r2
 801200a:	80fb      	strh	r3, [r7, #6]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 801200c:	f7fd fa2a 	bl	800f464 <HAL_GetTick>
 8012010:	6378      	str	r0, [r7, #52]	@ 0x34
  uint32_t count;
  uint32_t i = 0;
 8012012:	2300      	movs	r3, #0
 8012014:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t tmp_data;

  hmmc->ErrorCode = HAL_MMC_ERROR_NONE;
 8012016:	68fb      	ldr	r3, [r7, #12]
 8012018:	2200      	movs	r2, #0
 801201a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize data control register */
  hmmc->Instance->DCTRL = 0;
 801201c:	68fb      	ldr	r3, [r7, #12]
 801201e:	681b      	ldr	r3, [r3, #0]
 8012020:	2200      	movs	r2, #0
 8012022:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Configure the MMC DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8012024:	f04f 33ff 	mov.w	r3, #4294967295
 8012028:	617b      	str	r3, [r7, #20]
  config.DataLength    = MMC_BLOCKSIZE;
 801202a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801202e:	61bb      	str	r3, [r7, #24]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8012030:	2390      	movs	r3, #144	@ 0x90
 8012032:	61fb      	str	r3, [r7, #28]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8012034:	2302      	movs	r3, #2
 8012036:	623b      	str	r3, [r7, #32]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8012038:	2300      	movs	r3, #0
 801203a:	627b      	str	r3, [r7, #36]	@ 0x24
  config.DPSM          = SDMMC_DPSM_ENABLE;
 801203c:	2301      	movs	r3, #1
 801203e:	62bb      	str	r3, [r7, #40]	@ 0x28
  (void)SDMMC_ConfigData(hmmc->Instance, &config);
 8012040:	68fb      	ldr	r3, [r7, #12]
 8012042:	681b      	ldr	r3, [r3, #0]
 8012044:	f107 0214 	add.w	r2, r7, #20
 8012048:	4611      	mov	r1, r2
 801204a:	4618      	mov	r0, r3
 801204c:	f006 fed2 	bl	8018df4 <SDMMC_ConfigData>

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdSendEXTCSD(hmmc->Instance, 0);
 8012050:	68fb      	ldr	r3, [r7, #12]
 8012052:	681b      	ldr	r3, [r3, #0]
 8012054:	2100      	movs	r1, #0
 8012056:	4618      	mov	r0, r3
 8012058:	f007 f8ef 	bl	801923a <SDMMC_CmdSendEXTCSD>
 801205c:	6338      	str	r0, [r7, #48]	@ 0x30
  if (errorstate != HAL_MMC_ERROR_NONE)
 801205e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012060:	2b00      	cmp	r3, #0
 8012062:	d04e      	beq.n	8012102 <MMC_ReadExtCSD+0x106>
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8012064:	68fb      	ldr	r3, [r7, #12]
 8012066:	681b      	ldr	r3, [r3, #0]
 8012068:	4a5c      	ldr	r2, [pc, #368]	@ (80121dc <MMC_ReadExtCSD+0x1e0>)
 801206a:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->ErrorCode |= errorstate;
 801206c:	68fb      	ldr	r3, [r7, #12]
 801206e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8012070:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012072:	431a      	orrs	r2, r3
 8012074:	68fb      	ldr	r3, [r7, #12]
 8012076:	635a      	str	r2, [r3, #52]	@ 0x34
    hmmc->State = HAL_MMC_STATE_READY;
 8012078:	68fb      	ldr	r3, [r7, #12]
 801207a:	2201      	movs	r2, #1
 801207c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8012080:	2301      	movs	r3, #1
 8012082:	e0a6      	b.n	80121d2 <MMC_ReadExtCSD+0x1d6>

  /* Poll on SDMMC flags */
  while (!__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT |
                             SDMMC_FLAG_DATAEND))
  {
    if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXFIFOHF))
 8012084:	68fb      	ldr	r3, [r7, #12]
 8012086:	681b      	ldr	r3, [r3, #0]
 8012088:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801208a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801208e:	2b00      	cmp	r3, #0
 8012090:	d01c      	beq.n	80120cc <MMC_ReadExtCSD+0xd0>
    {
      /* Read data from SDMMC Rx FIFO */
      for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8012092:	2300      	movs	r3, #0
 8012094:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8012096:	e013      	b.n	80120c0 <MMC_ReadExtCSD+0xc4>
      {
        tmp_data = SDMMC_ReadFIFO(hmmc->Instance);
 8012098:	68fb      	ldr	r3, [r7, #12]
 801209a:	681b      	ldr	r3, [r3, #0]
 801209c:	4618      	mov	r0, r3
 801209e:	f006 fe21 	bl	8018ce4 <SDMMC_ReadFIFO>
 80120a2:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* eg : SEC_COUNT   : FieldIndex = 212 => i+count = 53 */
        /*      DEVICE_TYPE : FieldIndex = 196 => i+count = 49 */
        if ((i + count) == ((uint32_t)FieldIndex / 4U))
 80120a4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80120a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80120a8:	4413      	add	r3, r2
 80120aa:	88fa      	ldrh	r2, [r7, #6]
 80120ac:	0892      	lsrs	r2, r2, #2
 80120ae:	b292      	uxth	r2, r2
 80120b0:	4293      	cmp	r3, r2
 80120b2:	d102      	bne.n	80120ba <MMC_ReadExtCSD+0xbe>
        {
          *pFieldData = tmp_data;
 80120b4:	68bb      	ldr	r3, [r7, #8]
 80120b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80120b8:	601a      	str	r2, [r3, #0]
      for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 80120ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80120bc:	3301      	adds	r3, #1
 80120be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80120c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80120c2:	2b07      	cmp	r3, #7
 80120c4:	d9e8      	bls.n	8012098 <MMC_ReadExtCSD+0x9c>
        }
      }
      i += 8U;
 80120c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80120c8:	3308      	adds	r3, #8
 80120ca:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 80120cc:	f7fd f9ca 	bl	800f464 <HAL_GetTick>
 80120d0:	4602      	mov	r2, r0
 80120d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80120d4:	1ad3      	subs	r3, r2, r3
 80120d6:	683a      	ldr	r2, [r7, #0]
 80120d8:	429a      	cmp	r2, r3
 80120da:	d902      	bls.n	80120e2 <MMC_ReadExtCSD+0xe6>
 80120dc:	683b      	ldr	r3, [r7, #0]
 80120de:	2b00      	cmp	r3, #0
 80120e0:	d10f      	bne.n	8012102 <MMC_ReadExtCSD+0x106>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 80120e2:	68fb      	ldr	r3, [r7, #12]
 80120e4:	681b      	ldr	r3, [r3, #0]
 80120e6:	4a3d      	ldr	r2, [pc, #244]	@ (80121dc <MMC_ReadExtCSD+0x1e0>)
 80120e8:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_TIMEOUT;
 80120ea:	68fb      	ldr	r3, [r7, #12]
 80120ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80120ee:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80120f2:	68fb      	ldr	r3, [r7, #12]
 80120f4:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 80120f6:	68fb      	ldr	r3, [r7, #12]
 80120f8:	2201      	movs	r2, #1
 80120fa:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 80120fe:	2303      	movs	r3, #3
 8012100:	e067      	b.n	80121d2 <MMC_ReadExtCSD+0x1d6>
  while (!__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT |
 8012102:	68fb      	ldr	r3, [r7, #12]
 8012104:	681b      	ldr	r3, [r3, #0]
 8012106:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012108:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 801210c:	2b00      	cmp	r3, #0
 801210e:	d0b9      	beq.n	8012084 <MMC_ReadExtCSD+0x88>
    }
  }

  /* Get error state */
  if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DTIMEOUT))
 8012110:	68fb      	ldr	r3, [r7, #12]
 8012112:	681b      	ldr	r3, [r3, #0]
 8012114:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012116:	f003 0308 	and.w	r3, r3, #8
 801211a:	2b00      	cmp	r3, #0
 801211c:	d00f      	beq.n	801213e <MMC_ReadExtCSD+0x142>
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 801211e:	68fb      	ldr	r3, [r7, #12]
 8012120:	681b      	ldr	r3, [r3, #0]
 8012122:	4a2e      	ldr	r2, [pc, #184]	@ (80121dc <MMC_ReadExtCSD+0x1e0>)
 8012124:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_TIMEOUT;
 8012126:	68fb      	ldr	r3, [r7, #12]
 8012128:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801212a:	f043 0208 	orr.w	r2, r3, #8
 801212e:	68fb      	ldr	r3, [r7, #12]
 8012130:	635a      	str	r2, [r3, #52]	@ 0x34
    hmmc->State = HAL_MMC_STATE_READY;
 8012132:	68fb      	ldr	r3, [r7, #12]
 8012134:	2201      	movs	r2, #1
 8012136:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 801213a:	2301      	movs	r3, #1
 801213c:	e049      	b.n	80121d2 <MMC_ReadExtCSD+0x1d6>
  }
  else if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DCRCFAIL))
 801213e:	68fb      	ldr	r3, [r7, #12]
 8012140:	681b      	ldr	r3, [r3, #0]
 8012142:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012144:	f003 0302 	and.w	r3, r3, #2
 8012148:	2b00      	cmp	r3, #0
 801214a:	d00f      	beq.n	801216c <MMC_ReadExtCSD+0x170>
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 801214c:	68fb      	ldr	r3, [r7, #12]
 801214e:	681b      	ldr	r3, [r3, #0]
 8012150:	4a22      	ldr	r2, [pc, #136]	@ (80121dc <MMC_ReadExtCSD+0x1e0>)
 8012152:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_CRC_FAIL;
 8012154:	68fb      	ldr	r3, [r7, #12]
 8012156:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012158:	f043 0202 	orr.w	r2, r3, #2
 801215c:	68fb      	ldr	r3, [r7, #12]
 801215e:	635a      	str	r2, [r3, #52]	@ 0x34
    hmmc->State = HAL_MMC_STATE_READY;
 8012160:	68fb      	ldr	r3, [r7, #12]
 8012162:	2201      	movs	r2, #1
 8012164:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8012168:	2301      	movs	r3, #1
 801216a:	e032      	b.n	80121d2 <MMC_ReadExtCSD+0x1d6>
  }
  else if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXOVERR))
 801216c:	68fb      	ldr	r3, [r7, #12]
 801216e:	681b      	ldr	r3, [r3, #0]
 8012170:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012172:	f003 0320 	and.w	r3, r3, #32
 8012176:	2b00      	cmp	r3, #0
 8012178:	d00f      	beq.n	801219a <MMC_ReadExtCSD+0x19e>
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 801217a:	68fb      	ldr	r3, [r7, #12]
 801217c:	681b      	ldr	r3, [r3, #0]
 801217e:	4a17      	ldr	r2, [pc, #92]	@ (80121dc <MMC_ReadExtCSD+0x1e0>)
 8012180:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->ErrorCode |= HAL_MMC_ERROR_RX_OVERRUN;
 8012182:	68fb      	ldr	r3, [r7, #12]
 8012184:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012186:	f043 0220 	orr.w	r2, r3, #32
 801218a:	68fb      	ldr	r3, [r7, #12]
 801218c:	635a      	str	r2, [r3, #52]	@ 0x34
    hmmc->State = HAL_MMC_STATE_READY;
 801218e:	68fb      	ldr	r3, [r7, #12]
 8012190:	2201      	movs	r2, #1
 8012192:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8012196:	2301      	movs	r3, #1
 8012198:	e01b      	b.n	80121d2 <MMC_ReadExtCSD+0x1d6>
  {
    /* Nothing to do */
  }

  /* While card is not ready for data and trial number for sending CMD13 is not exceeded */
  errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16));
 801219a:	68fb      	ldr	r3, [r7, #12]
 801219c:	681a      	ldr	r2, [r3, #0]
 801219e:	68fb      	ldr	r3, [r7, #12]
 80121a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80121a2:	041b      	lsls	r3, r3, #16
 80121a4:	4619      	mov	r1, r3
 80121a6:	4610      	mov	r0, r2
 80121a8:	f006 ffe1 	bl	801916e <SDMMC_CmdSendStatus>
 80121ac:	6338      	str	r0, [r7, #48]	@ 0x30
  if (errorstate != HAL_MMC_ERROR_NONE)
 80121ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121b0:	2b00      	cmp	r3, #0
 80121b2:	d005      	beq.n	80121c0 <MMC_ReadExtCSD+0x1c4>
  {
    hmmc->ErrorCode |= errorstate;
 80121b4:	68fb      	ldr	r3, [r7, #12]
 80121b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80121b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121ba:	431a      	orrs	r2, r3
 80121bc:	68fb      	ldr	r3, [r7, #12]
 80121be:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Clear all the static flags */
  __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_DATA_FLAGS);
 80121c0:	68fb      	ldr	r3, [r7, #12]
 80121c2:	681b      	ldr	r3, [r3, #0]
 80121c4:	4a06      	ldr	r2, [pc, #24]	@ (80121e0 <MMC_ReadExtCSD+0x1e4>)
 80121c6:	639a      	str	r2, [r3, #56]	@ 0x38

  hmmc->State = HAL_MMC_STATE_READY;
 80121c8:	68fb      	ldr	r3, [r7, #12]
 80121ca:	2201      	movs	r2, #1
 80121cc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 80121d0:	2300      	movs	r3, #0
}
 80121d2:	4618      	mov	r0, r3
 80121d4:	3740      	adds	r7, #64	@ 0x40
 80121d6:	46bd      	mov	sp, r7
 80121d8:	bd80      	pop	{r7, pc}
 80121da:	bf00      	nop
 80121dc:	1fe00fff 	.word	0x1fe00fff
 80121e0:	18000f3a 	.word	0x18000f3a

080121e4 <MMC_PwrClassUpdate>:
  * @param  Wide Wide of MMC bus
  * @param  Speed Speed of the MMC bus
  * @retval MMC Card error state
  */
static uint32_t MMC_PwrClassUpdate(MMC_HandleTypeDef *hmmc, uint32_t Wide, uint32_t Speed)
{
 80121e4:	b580      	push	{r7, lr}
 80121e6:	b08a      	sub	sp, #40	@ 0x28
 80121e8:	af00      	add	r7, sp, #0
 80121ea:	60f8      	str	r0, [r7, #12]
 80121ec:	60b9      	str	r1, [r7, #8]
 80121ee:	607a      	str	r2, [r7, #4]
  uint32_t count;
  uint32_t response = 0U;
 80121f0:	2300      	movs	r3, #0
 80121f2:	623b      	str	r3, [r7, #32]
  uint32_t errorstate = HAL_MMC_ERROR_NONE;
 80121f4:	2300      	movs	r3, #0
 80121f6:	61fb      	str	r3, [r7, #28]
  uint32_t power_class;
  uint32_t supported_pwr_class;

  if ((Wide == SDMMC_BUS_WIDE_8B) || (Wide == SDMMC_BUS_WIDE_4B))
 80121f8:	68bb      	ldr	r3, [r7, #8]
 80121fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80121fe:	d004      	beq.n	801220a <MMC_PwrClassUpdate+0x26>
 8012200:	68bb      	ldr	r3, [r7, #8]
 8012202:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8012206:	f040 8085 	bne.w	8012314 <MMC_PwrClassUpdate+0x130>
  {
    power_class = 0U; /* Default value after power-on or software reset */
 801220a:	2300      	movs	r3, #0
 801220c:	617b      	str	r3, [r7, #20]

    /* Read the PowerClass field of the Extended CSD register */
    if (MMC_ReadExtCSD(hmmc, &power_class, 187, SDMMC_DATATIMEOUT) != HAL_OK) /* Field POWER_CLASS [187] */
 801220e:	f107 0114 	add.w	r1, r7, #20
 8012212:	f04f 33ff 	mov.w	r3, #4294967295
 8012216:	22bb      	movs	r2, #187	@ 0xbb
 8012218:	68f8      	ldr	r0, [r7, #12]
 801221a:	f7ff feef 	bl	8011ffc <MMC_ReadExtCSD>
 801221e:	4603      	mov	r3, r0
 8012220:	2b00      	cmp	r3, #0
 8012222:	d003      	beq.n	801222c <MMC_PwrClassUpdate+0x48>
    {
      errorstate = SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8012224:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8012228:	61fb      	str	r3, [r7, #28]
 801222a:	e002      	b.n	8012232 <MMC_PwrClassUpdate+0x4e>
    }
    else
    {
      power_class = ((power_class >> 24U) & 0x000000FFU);
 801222c:	697b      	ldr	r3, [r7, #20]
 801222e:	0e1b      	lsrs	r3, r3, #24
 8012230:	617b      	str	r3, [r7, #20]
    }

    /* Get the supported PowerClass field of the Extended CSD register */
    if (Speed == SDMMC_SPEED_MODE_DDR)
 8012232:	687b      	ldr	r3, [r7, #4]
 8012234:	2b04      	cmp	r3, #4
 8012236:	d105      	bne.n	8012244 <MMC_PwrClassUpdate+0x60>
    {
      /* Field PWR_CL_DDR_52_xxx [238 or 239] */
      supported_pwr_class = ((hmmc->Ext_CSD[(MMC_EXT_CSD_PWR_CL_DDR_52_INDEX / 4)] >> MMC_EXT_CSD_PWR_CL_DDR_52_POS) &
 8012238:	68fb      	ldr	r3, [r7, #12]
 801223a:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
 801223e:	0e1b      	lsrs	r3, r3, #24
 8012240:	61bb      	str	r3, [r7, #24]
 8012242:	e00e      	b.n	8012262 <MMC_PwrClassUpdate+0x7e>
                             0x000000FFU);
    }
    else if (Speed == SDMMC_SPEED_MODE_HIGH)
 8012244:	687b      	ldr	r3, [r7, #4]
 8012246:	2b02      	cmp	r3, #2
 8012248:	d106      	bne.n	8012258 <MMC_PwrClassUpdate+0x74>
    {
      /* Field PWR_CL_52_xxx [200 or 202] */
      supported_pwr_class = ((hmmc->Ext_CSD[(MMC_EXT_CSD_PWR_CL_52_INDEX / 4)] >> MMC_EXT_CSD_PWR_CL_52_POS) &
 801224a:	68fb      	ldr	r3, [r7, #12]
 801224c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8012250:	0c1b      	lsrs	r3, r3, #16
 8012252:	b2db      	uxtb	r3, r3
 8012254:	61bb      	str	r3, [r7, #24]
 8012256:	e004      	b.n	8012262 <MMC_PwrClassUpdate+0x7e>
                             0x000000FFU);
    }
    else
    {
      /* Field PWR_CL_26_xxx [201 or 203] */
      supported_pwr_class = ((hmmc->Ext_CSD[(MMC_EXT_CSD_PWR_CL_26_INDEX / 4)] >> MMC_EXT_CSD_PWR_CL_26_POS) &
 8012258:	68fb      	ldr	r3, [r7, #12]
 801225a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 801225e:	0e1b      	lsrs	r3, r3, #24
 8012260:	61bb      	str	r3, [r7, #24]
                             0x000000FFU);
    }

    if (errorstate == HAL_MMC_ERROR_NONE)
 8012262:	69fb      	ldr	r3, [r7, #28]
 8012264:	2b00      	cmp	r3, #0
 8012266:	d155      	bne.n	8012314 <MMC_PwrClassUpdate+0x130>
    {
      if (Wide == SDMMC_BUS_WIDE_8B)
 8012268:	68bb      	ldr	r3, [r7, #8]
 801226a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801226e:	d102      	bne.n	8012276 <MMC_PwrClassUpdate+0x92>
      {
        /* Bit [7:4]: power class for 8-bits bus configuration - Bit [3:0]: power class for 4-bits bus configuration */
        supported_pwr_class = (supported_pwr_class >> 4U);
 8012270:	69bb      	ldr	r3, [r7, #24]
 8012272:	091b      	lsrs	r3, r3, #4
 8012274:	61bb      	str	r3, [r7, #24]
      }

      if ((power_class & 0x0FU) != (supported_pwr_class & 0x0FU))
 8012276:	697a      	ldr	r2, [r7, #20]
 8012278:	69bb      	ldr	r3, [r7, #24]
 801227a:	4053      	eors	r3, r2
 801227c:	f003 030f 	and.w	r3, r3, #15
 8012280:	2b00      	cmp	r3, #0
 8012282:	d047      	beq.n	8012314 <MMC_PwrClassUpdate+0x130>
      {
        /* Need to change current power class */
        errorstate = SDMMC_CmdSwitch(hmmc->Instance, (0x03BB0000U | ((supported_pwr_class & 0x0FU) << 8U)));
 8012284:	68fb      	ldr	r3, [r7, #12]
 8012286:	6818      	ldr	r0, [r3, #0]
 8012288:	69bb      	ldr	r3, [r7, #24]
 801228a:	021b      	lsls	r3, r3, #8
 801228c:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8012290:	4b23      	ldr	r3, [pc, #140]	@ (8012320 <MMC_PwrClassUpdate+0x13c>)
 8012292:	4313      	orrs	r3, r2
 8012294:	4619      	mov	r1, r3
 8012296:	f006 ffad 	bl	80191f4 <SDMMC_CmdSwitch>
 801229a:	61f8      	str	r0, [r7, #28]

        if (errorstate == HAL_MMC_ERROR_NONE)
 801229c:	69fb      	ldr	r3, [r7, #28]
 801229e:	2b00      	cmp	r3, #0
 80122a0:	d138      	bne.n	8012314 <MMC_PwrClassUpdate+0x130>
        {
          /* While card is not ready for data and trial number for sending CMD13 is not exceeded */
          count = SDMMC_MAX_TRIAL;
 80122a2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80122a6:	627b      	str	r3, [r7, #36]	@ 0x24
          do
          {
            errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16U));
 80122a8:	68fb      	ldr	r3, [r7, #12]
 80122aa:	681a      	ldr	r2, [r3, #0]
 80122ac:	68fb      	ldr	r3, [r7, #12]
 80122ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80122b0:	041b      	lsls	r3, r3, #16
 80122b2:	4619      	mov	r1, r3
 80122b4:	4610      	mov	r0, r2
 80122b6:	f006 ff5a 	bl	801916e <SDMMC_CmdSendStatus>
 80122ba:	61f8      	str	r0, [r7, #28]
            if (errorstate != HAL_MMC_ERROR_NONE)
 80122bc:	69fb      	ldr	r3, [r7, #28]
 80122be:	2b00      	cmp	r3, #0
 80122c0:	d112      	bne.n	80122e8 <MMC_PwrClassUpdate+0x104>
            {
              break;
            }

            /* Get command response */
            response = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP1);
 80122c2:	68fb      	ldr	r3, [r7, #12]
 80122c4:	681b      	ldr	r3, [r3, #0]
 80122c6:	2100      	movs	r1, #0
 80122c8:	4618      	mov	r0, r3
 80122ca:	f006 fd80 	bl	8018dce <SDMMC_GetResponse>
 80122ce:	6238      	str	r0, [r7, #32]
            count--;
 80122d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80122d2:	3b01      	subs	r3, #1
 80122d4:	627b      	str	r3, [r7, #36]	@ 0x24
          } while (((response & 0x100U) == 0U) && (count != 0U));
 80122d6:	6a3b      	ldr	r3, [r7, #32]
 80122d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80122dc:	2b00      	cmp	r3, #0
 80122de:	d104      	bne.n	80122ea <MMC_PwrClassUpdate+0x106>
 80122e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80122e2:	2b00      	cmp	r3, #0
 80122e4:	d1e0      	bne.n	80122a8 <MMC_PwrClassUpdate+0xc4>
 80122e6:	e000      	b.n	80122ea <MMC_PwrClassUpdate+0x106>
              break;
 80122e8:	bf00      	nop

          /* Check the status after the switch command execution */
          if ((count != 0U) && (errorstate == HAL_MMC_ERROR_NONE))
 80122ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80122ec:	2b00      	cmp	r3, #0
 80122ee:	d00b      	beq.n	8012308 <MMC_PwrClassUpdate+0x124>
 80122f0:	69fb      	ldr	r3, [r7, #28]
 80122f2:	2b00      	cmp	r3, #0
 80122f4:	d108      	bne.n	8012308 <MMC_PwrClassUpdate+0x124>
          {
            /* Check the bit SWITCH_ERROR of the device status */
            if ((response & 0x80U) != 0U)
 80122f6:	6a3b      	ldr	r3, [r7, #32]
 80122f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80122fc:	2b00      	cmp	r3, #0
 80122fe:	d009      	beq.n	8012314 <MMC_PwrClassUpdate+0x130>
            {
              errorstate = SDMMC_ERROR_UNSUPPORTED_FEATURE;
 8012300:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8012304:	61fb      	str	r3, [r7, #28]
            if ((response & 0x80U) != 0U)
 8012306:	e005      	b.n	8012314 <MMC_PwrClassUpdate+0x130>
            }
          }
          else if (count == 0U)
 8012308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801230a:	2b00      	cmp	r3, #0
 801230c:	d102      	bne.n	8012314 <MMC_PwrClassUpdate+0x130>
          {
            errorstate = SDMMC_ERROR_TIMEOUT;
 801230e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8012312:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return errorstate;
 8012314:	69fb      	ldr	r3, [r7, #28]
}
 8012316:	4618      	mov	r0, r3
 8012318:	3728      	adds	r7, #40	@ 0x28
 801231a:	46bd      	mov	sp, r7
 801231c:	bd80      	pop	{r7, pc}
 801231e:	bf00      	nop
 8012320:	03bb0000 	.word	0x03bb0000

08012324 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8012324:	b580      	push	{r7, lr}
 8012326:	b086      	sub	sp, #24
 8012328:	af02      	add	r7, sp, #8
 801232a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 801232c:	687b      	ldr	r3, [r7, #4]
 801232e:	2b00      	cmp	r3, #0
 8012330:	d101      	bne.n	8012336 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8012332:	2301      	movs	r3, #1
 8012334:	e0fe      	b.n	8012534 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8012336:	687b      	ldr	r3, [r7, #4]
 8012338:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 801233c:	b2db      	uxtb	r3, r3
 801233e:	2b00      	cmp	r3, #0
 8012340:	d106      	bne.n	8012350 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8012342:	687b      	ldr	r3, [r7, #4]
 8012344:	2200      	movs	r2, #0
 8012346:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 801234a:	6878      	ldr	r0, [r7, #4]
 801234c:	f00b f8da 	bl	801d504 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8012350:	687b      	ldr	r3, [r7, #4]
 8012352:	2203      	movs	r2, #3
 8012354:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8012358:	687b      	ldr	r3, [r7, #4]
 801235a:	681b      	ldr	r3, [r3, #0]
 801235c:	4618      	mov	r0, r3
 801235e:	f007 fc66 	bl	8019c2e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8012362:	687b      	ldr	r3, [r7, #4]
 8012364:	6818      	ldr	r0, [r3, #0]
 8012366:	687b      	ldr	r3, [r7, #4]
 8012368:	7c1a      	ldrb	r2, [r3, #16]
 801236a:	f88d 2000 	strb.w	r2, [sp]
 801236e:	3304      	adds	r3, #4
 8012370:	cb0e      	ldmia	r3, {r1, r2, r3}
 8012372:	f007 fb37 	bl	80199e4 <USB_CoreInit>
 8012376:	4603      	mov	r3, r0
 8012378:	2b00      	cmp	r3, #0
 801237a:	d005      	beq.n	8012388 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 801237c:	687b      	ldr	r3, [r7, #4]
 801237e:	2202      	movs	r2, #2
 8012380:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8012384:	2301      	movs	r3, #1
 8012386:	e0d5      	b.n	8012534 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8012388:	687b      	ldr	r3, [r7, #4]
 801238a:	681b      	ldr	r3, [r3, #0]
 801238c:	2100      	movs	r1, #0
 801238e:	4618      	mov	r0, r3
 8012390:	f007 fc5e 	bl	8019c50 <USB_SetCurrentMode>
 8012394:	4603      	mov	r3, r0
 8012396:	2b00      	cmp	r3, #0
 8012398:	d005      	beq.n	80123a6 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 801239a:	687b      	ldr	r3, [r7, #4]
 801239c:	2202      	movs	r2, #2
 801239e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80123a2:	2301      	movs	r3, #1
 80123a4:	e0c6      	b.n	8012534 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80123a6:	2300      	movs	r3, #0
 80123a8:	73fb      	strb	r3, [r7, #15]
 80123aa:	e04a      	b.n	8012442 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80123ac:	7bfa      	ldrb	r2, [r7, #15]
 80123ae:	6879      	ldr	r1, [r7, #4]
 80123b0:	4613      	mov	r3, r2
 80123b2:	00db      	lsls	r3, r3, #3
 80123b4:	4413      	add	r3, r2
 80123b6:	009b      	lsls	r3, r3, #2
 80123b8:	440b      	add	r3, r1
 80123ba:	3315      	adds	r3, #21
 80123bc:	2201      	movs	r2, #1
 80123be:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80123c0:	7bfa      	ldrb	r2, [r7, #15]
 80123c2:	6879      	ldr	r1, [r7, #4]
 80123c4:	4613      	mov	r3, r2
 80123c6:	00db      	lsls	r3, r3, #3
 80123c8:	4413      	add	r3, r2
 80123ca:	009b      	lsls	r3, r3, #2
 80123cc:	440b      	add	r3, r1
 80123ce:	3314      	adds	r3, #20
 80123d0:	7bfa      	ldrb	r2, [r7, #15]
 80123d2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80123d4:	7bfa      	ldrb	r2, [r7, #15]
 80123d6:	7bfb      	ldrb	r3, [r7, #15]
 80123d8:	b298      	uxth	r0, r3
 80123da:	6879      	ldr	r1, [r7, #4]
 80123dc:	4613      	mov	r3, r2
 80123de:	00db      	lsls	r3, r3, #3
 80123e0:	4413      	add	r3, r2
 80123e2:	009b      	lsls	r3, r3, #2
 80123e4:	440b      	add	r3, r1
 80123e6:	332e      	adds	r3, #46	@ 0x2e
 80123e8:	4602      	mov	r2, r0
 80123ea:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80123ec:	7bfa      	ldrb	r2, [r7, #15]
 80123ee:	6879      	ldr	r1, [r7, #4]
 80123f0:	4613      	mov	r3, r2
 80123f2:	00db      	lsls	r3, r3, #3
 80123f4:	4413      	add	r3, r2
 80123f6:	009b      	lsls	r3, r3, #2
 80123f8:	440b      	add	r3, r1
 80123fa:	3318      	adds	r3, #24
 80123fc:	2200      	movs	r2, #0
 80123fe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8012400:	7bfa      	ldrb	r2, [r7, #15]
 8012402:	6879      	ldr	r1, [r7, #4]
 8012404:	4613      	mov	r3, r2
 8012406:	00db      	lsls	r3, r3, #3
 8012408:	4413      	add	r3, r2
 801240a:	009b      	lsls	r3, r3, #2
 801240c:	440b      	add	r3, r1
 801240e:	331c      	adds	r3, #28
 8012410:	2200      	movs	r2, #0
 8012412:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8012414:	7bfa      	ldrb	r2, [r7, #15]
 8012416:	6879      	ldr	r1, [r7, #4]
 8012418:	4613      	mov	r3, r2
 801241a:	00db      	lsls	r3, r3, #3
 801241c:	4413      	add	r3, r2
 801241e:	009b      	lsls	r3, r3, #2
 8012420:	440b      	add	r3, r1
 8012422:	3320      	adds	r3, #32
 8012424:	2200      	movs	r2, #0
 8012426:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8012428:	7bfa      	ldrb	r2, [r7, #15]
 801242a:	6879      	ldr	r1, [r7, #4]
 801242c:	4613      	mov	r3, r2
 801242e:	00db      	lsls	r3, r3, #3
 8012430:	4413      	add	r3, r2
 8012432:	009b      	lsls	r3, r3, #2
 8012434:	440b      	add	r3, r1
 8012436:	3324      	adds	r3, #36	@ 0x24
 8012438:	2200      	movs	r2, #0
 801243a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 801243c:	7bfb      	ldrb	r3, [r7, #15]
 801243e:	3301      	adds	r3, #1
 8012440:	73fb      	strb	r3, [r7, #15]
 8012442:	687b      	ldr	r3, [r7, #4]
 8012444:	791b      	ldrb	r3, [r3, #4]
 8012446:	7bfa      	ldrb	r2, [r7, #15]
 8012448:	429a      	cmp	r2, r3
 801244a:	d3af      	bcc.n	80123ac <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 801244c:	2300      	movs	r3, #0
 801244e:	73fb      	strb	r3, [r7, #15]
 8012450:	e044      	b.n	80124dc <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8012452:	7bfa      	ldrb	r2, [r7, #15]
 8012454:	6879      	ldr	r1, [r7, #4]
 8012456:	4613      	mov	r3, r2
 8012458:	00db      	lsls	r3, r3, #3
 801245a:	4413      	add	r3, r2
 801245c:	009b      	lsls	r3, r3, #2
 801245e:	440b      	add	r3, r1
 8012460:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8012464:	2200      	movs	r2, #0
 8012466:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8012468:	7bfa      	ldrb	r2, [r7, #15]
 801246a:	6879      	ldr	r1, [r7, #4]
 801246c:	4613      	mov	r3, r2
 801246e:	00db      	lsls	r3, r3, #3
 8012470:	4413      	add	r3, r2
 8012472:	009b      	lsls	r3, r3, #2
 8012474:	440b      	add	r3, r1
 8012476:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 801247a:	7bfa      	ldrb	r2, [r7, #15]
 801247c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 801247e:	7bfa      	ldrb	r2, [r7, #15]
 8012480:	6879      	ldr	r1, [r7, #4]
 8012482:	4613      	mov	r3, r2
 8012484:	00db      	lsls	r3, r3, #3
 8012486:	4413      	add	r3, r2
 8012488:	009b      	lsls	r3, r3, #2
 801248a:	440b      	add	r3, r1
 801248c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8012490:	2200      	movs	r2, #0
 8012492:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8012494:	7bfa      	ldrb	r2, [r7, #15]
 8012496:	6879      	ldr	r1, [r7, #4]
 8012498:	4613      	mov	r3, r2
 801249a:	00db      	lsls	r3, r3, #3
 801249c:	4413      	add	r3, r2
 801249e:	009b      	lsls	r3, r3, #2
 80124a0:	440b      	add	r3, r1
 80124a2:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80124a6:	2200      	movs	r2, #0
 80124a8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80124aa:	7bfa      	ldrb	r2, [r7, #15]
 80124ac:	6879      	ldr	r1, [r7, #4]
 80124ae:	4613      	mov	r3, r2
 80124b0:	00db      	lsls	r3, r3, #3
 80124b2:	4413      	add	r3, r2
 80124b4:	009b      	lsls	r3, r3, #2
 80124b6:	440b      	add	r3, r1
 80124b8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80124bc:	2200      	movs	r2, #0
 80124be:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80124c0:	7bfa      	ldrb	r2, [r7, #15]
 80124c2:	6879      	ldr	r1, [r7, #4]
 80124c4:	4613      	mov	r3, r2
 80124c6:	00db      	lsls	r3, r3, #3
 80124c8:	4413      	add	r3, r2
 80124ca:	009b      	lsls	r3, r3, #2
 80124cc:	440b      	add	r3, r1
 80124ce:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80124d2:	2200      	movs	r2, #0
 80124d4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80124d6:	7bfb      	ldrb	r3, [r7, #15]
 80124d8:	3301      	adds	r3, #1
 80124da:	73fb      	strb	r3, [r7, #15]
 80124dc:	687b      	ldr	r3, [r7, #4]
 80124de:	791b      	ldrb	r3, [r3, #4]
 80124e0:	7bfa      	ldrb	r2, [r7, #15]
 80124e2:	429a      	cmp	r2, r3
 80124e4:	d3b5      	bcc.n	8012452 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80124e6:	687b      	ldr	r3, [r7, #4]
 80124e8:	6818      	ldr	r0, [r3, #0]
 80124ea:	687b      	ldr	r3, [r7, #4]
 80124ec:	7c1a      	ldrb	r2, [r3, #16]
 80124ee:	f88d 2000 	strb.w	r2, [sp]
 80124f2:	3304      	adds	r3, #4
 80124f4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80124f6:	f007 fbf7 	bl	8019ce8 <USB_DevInit>
 80124fa:	4603      	mov	r3, r0
 80124fc:	2b00      	cmp	r3, #0
 80124fe:	d005      	beq.n	801250c <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8012500:	687b      	ldr	r3, [r7, #4]
 8012502:	2202      	movs	r2, #2
 8012504:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8012508:	2301      	movs	r3, #1
 801250a:	e013      	b.n	8012534 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 801250c:	687b      	ldr	r3, [r7, #4]
 801250e:	2200      	movs	r2, #0
 8012510:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8012512:	687b      	ldr	r3, [r7, #4]
 8012514:	2201      	movs	r2, #1
 8012516:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 801251a:	687b      	ldr	r3, [r7, #4]
 801251c:	7b1b      	ldrb	r3, [r3, #12]
 801251e:	2b01      	cmp	r3, #1
 8012520:	d102      	bne.n	8012528 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8012522:	6878      	ldr	r0, [r7, #4]
 8012524:	f001 f96e 	bl	8013804 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8012528:	687b      	ldr	r3, [r7, #4]
 801252a:	681b      	ldr	r3, [r3, #0]
 801252c:	4618      	mov	r0, r3
 801252e:	f008 fc3a 	bl	801ada6 <USB_DevDisconnect>

  return HAL_OK;
 8012532:	2300      	movs	r3, #0
}
 8012534:	4618      	mov	r0, r3
 8012536:	3710      	adds	r7, #16
 8012538:	46bd      	mov	sp, r7
 801253a:	bd80      	pop	{r7, pc}

0801253c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 801253c:	b580      	push	{r7, lr}
 801253e:	b084      	sub	sp, #16
 8012540:	af00      	add	r7, sp, #0
 8012542:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8012544:	687b      	ldr	r3, [r7, #4]
 8012546:	681b      	ldr	r3, [r3, #0]
 8012548:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 801254a:	687b      	ldr	r3, [r7, #4]
 801254c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8012550:	2b01      	cmp	r3, #1
 8012552:	d101      	bne.n	8012558 <HAL_PCD_Start+0x1c>
 8012554:	2302      	movs	r3, #2
 8012556:	e022      	b.n	801259e <HAL_PCD_Start+0x62>
 8012558:	687b      	ldr	r3, [r7, #4]
 801255a:	2201      	movs	r2, #1
 801255c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8012560:	68fb      	ldr	r3, [r7, #12]
 8012562:	68db      	ldr	r3, [r3, #12]
 8012564:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012568:	2b00      	cmp	r3, #0
 801256a:	d009      	beq.n	8012580 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 801256c:	687b      	ldr	r3, [r7, #4]
 801256e:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8012570:	2b01      	cmp	r3, #1
 8012572:	d105      	bne.n	8012580 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8012574:	68fb      	ldr	r3, [r7, #12]
 8012576:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012578:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 801257c:	68fb      	ldr	r3, [r7, #12]
 801257e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8012580:	687b      	ldr	r3, [r7, #4]
 8012582:	681b      	ldr	r3, [r3, #0]
 8012584:	4618      	mov	r0, r3
 8012586:	f007 fb41 	bl	8019c0c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 801258a:	687b      	ldr	r3, [r7, #4]
 801258c:	681b      	ldr	r3, [r3, #0]
 801258e:	4618      	mov	r0, r3
 8012590:	f008 fbe8 	bl	801ad64 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8012594:	687b      	ldr	r3, [r7, #4]
 8012596:	2200      	movs	r2, #0
 8012598:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 801259c:	2300      	movs	r3, #0
}
 801259e:	4618      	mov	r0, r3
 80125a0:	3710      	adds	r7, #16
 80125a2:	46bd      	mov	sp, r7
 80125a4:	bd80      	pop	{r7, pc}

080125a6 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80125a6:	b590      	push	{r4, r7, lr}
 80125a8:	b08d      	sub	sp, #52	@ 0x34
 80125aa:	af00      	add	r7, sp, #0
 80125ac:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80125ae:	687b      	ldr	r3, [r7, #4]
 80125b0:	681b      	ldr	r3, [r3, #0]
 80125b2:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80125b4:	6a3b      	ldr	r3, [r7, #32]
 80125b6:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80125b8:	687b      	ldr	r3, [r7, #4]
 80125ba:	681b      	ldr	r3, [r3, #0]
 80125bc:	4618      	mov	r0, r3
 80125be:	f008 fca6 	bl	801af0e <USB_GetMode>
 80125c2:	4603      	mov	r3, r0
 80125c4:	2b00      	cmp	r3, #0
 80125c6:	f040 84b9 	bne.w	8012f3c <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80125ca:	687b      	ldr	r3, [r7, #4]
 80125cc:	681b      	ldr	r3, [r3, #0]
 80125ce:	4618      	mov	r0, r3
 80125d0:	f008 fc0a 	bl	801ade8 <USB_ReadInterrupts>
 80125d4:	4603      	mov	r3, r0
 80125d6:	2b00      	cmp	r3, #0
 80125d8:	f000 84af 	beq.w	8012f3a <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80125dc:	69fb      	ldr	r3, [r7, #28]
 80125de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80125e2:	689b      	ldr	r3, [r3, #8]
 80125e4:	0a1b      	lsrs	r3, r3, #8
 80125e6:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80125ea:	687b      	ldr	r3, [r7, #4]
 80125ec:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80125f0:	687b      	ldr	r3, [r7, #4]
 80125f2:	681b      	ldr	r3, [r3, #0]
 80125f4:	4618      	mov	r0, r3
 80125f6:	f008 fbf7 	bl	801ade8 <USB_ReadInterrupts>
 80125fa:	4603      	mov	r3, r0
 80125fc:	f003 0302 	and.w	r3, r3, #2
 8012600:	2b02      	cmp	r3, #2
 8012602:	d107      	bne.n	8012614 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8012604:	687b      	ldr	r3, [r7, #4]
 8012606:	681b      	ldr	r3, [r3, #0]
 8012608:	695a      	ldr	r2, [r3, #20]
 801260a:	687b      	ldr	r3, [r7, #4]
 801260c:	681b      	ldr	r3, [r3, #0]
 801260e:	f002 0202 	and.w	r2, r2, #2
 8012612:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8012614:	687b      	ldr	r3, [r7, #4]
 8012616:	681b      	ldr	r3, [r3, #0]
 8012618:	4618      	mov	r0, r3
 801261a:	f008 fbe5 	bl	801ade8 <USB_ReadInterrupts>
 801261e:	4603      	mov	r3, r0
 8012620:	f003 0310 	and.w	r3, r3, #16
 8012624:	2b10      	cmp	r3, #16
 8012626:	d161      	bne.n	80126ec <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8012628:	687b      	ldr	r3, [r7, #4]
 801262a:	681b      	ldr	r3, [r3, #0]
 801262c:	699a      	ldr	r2, [r3, #24]
 801262e:	687b      	ldr	r3, [r7, #4]
 8012630:	681b      	ldr	r3, [r3, #0]
 8012632:	f022 0210 	bic.w	r2, r2, #16
 8012636:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8012638:	6a3b      	ldr	r3, [r7, #32]
 801263a:	6a1b      	ldr	r3, [r3, #32]
 801263c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 801263e:	69bb      	ldr	r3, [r7, #24]
 8012640:	f003 020f 	and.w	r2, r3, #15
 8012644:	4613      	mov	r3, r2
 8012646:	00db      	lsls	r3, r3, #3
 8012648:	4413      	add	r3, r2
 801264a:	009b      	lsls	r3, r3, #2
 801264c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8012650:	687a      	ldr	r2, [r7, #4]
 8012652:	4413      	add	r3, r2
 8012654:	3304      	adds	r3, #4
 8012656:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8012658:	69bb      	ldr	r3, [r7, #24]
 801265a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 801265e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8012662:	d124      	bne.n	80126ae <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8012664:	69ba      	ldr	r2, [r7, #24]
 8012666:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 801266a:	4013      	ands	r3, r2
 801266c:	2b00      	cmp	r3, #0
 801266e:	d035      	beq.n	80126dc <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8012670:	697b      	ldr	r3, [r7, #20]
 8012672:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8012674:	69bb      	ldr	r3, [r7, #24]
 8012676:	091b      	lsrs	r3, r3, #4
 8012678:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 801267a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 801267e:	b29b      	uxth	r3, r3
 8012680:	461a      	mov	r2, r3
 8012682:	6a38      	ldr	r0, [r7, #32]
 8012684:	f008 fa1c 	bl	801aac0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8012688:	697b      	ldr	r3, [r7, #20]
 801268a:	68da      	ldr	r2, [r3, #12]
 801268c:	69bb      	ldr	r3, [r7, #24]
 801268e:	091b      	lsrs	r3, r3, #4
 8012690:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8012694:	441a      	add	r2, r3
 8012696:	697b      	ldr	r3, [r7, #20]
 8012698:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 801269a:	697b      	ldr	r3, [r7, #20]
 801269c:	695a      	ldr	r2, [r3, #20]
 801269e:	69bb      	ldr	r3, [r7, #24]
 80126a0:	091b      	lsrs	r3, r3, #4
 80126a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80126a6:	441a      	add	r2, r3
 80126a8:	697b      	ldr	r3, [r7, #20]
 80126aa:	615a      	str	r2, [r3, #20]
 80126ac:	e016      	b.n	80126dc <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80126ae:	69bb      	ldr	r3, [r7, #24]
 80126b0:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80126b4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80126b8:	d110      	bne.n	80126dc <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80126ba:	687b      	ldr	r3, [r7, #4]
 80126bc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80126c0:	2208      	movs	r2, #8
 80126c2:	4619      	mov	r1, r3
 80126c4:	6a38      	ldr	r0, [r7, #32]
 80126c6:	f008 f9fb 	bl	801aac0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80126ca:	697b      	ldr	r3, [r7, #20]
 80126cc:	695a      	ldr	r2, [r3, #20]
 80126ce:	69bb      	ldr	r3, [r7, #24]
 80126d0:	091b      	lsrs	r3, r3, #4
 80126d2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80126d6:	441a      	add	r2, r3
 80126d8:	697b      	ldr	r3, [r7, #20]
 80126da:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80126dc:	687b      	ldr	r3, [r7, #4]
 80126de:	681b      	ldr	r3, [r3, #0]
 80126e0:	699a      	ldr	r2, [r3, #24]
 80126e2:	687b      	ldr	r3, [r7, #4]
 80126e4:	681b      	ldr	r3, [r3, #0]
 80126e6:	f042 0210 	orr.w	r2, r2, #16
 80126ea:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80126ec:	687b      	ldr	r3, [r7, #4]
 80126ee:	681b      	ldr	r3, [r3, #0]
 80126f0:	4618      	mov	r0, r3
 80126f2:	f008 fb79 	bl	801ade8 <USB_ReadInterrupts>
 80126f6:	4603      	mov	r3, r0
 80126f8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80126fc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8012700:	f040 80a7 	bne.w	8012852 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8012704:	2300      	movs	r3, #0
 8012706:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8012708:	687b      	ldr	r3, [r7, #4]
 801270a:	681b      	ldr	r3, [r3, #0]
 801270c:	4618      	mov	r0, r3
 801270e:	f008 fb7e 	bl	801ae0e <USB_ReadDevAllOutEpInterrupt>
 8012712:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8012714:	e099      	b.n	801284a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8012716:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012718:	f003 0301 	and.w	r3, r3, #1
 801271c:	2b00      	cmp	r3, #0
 801271e:	f000 808e 	beq.w	801283e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8012722:	687b      	ldr	r3, [r7, #4]
 8012724:	681b      	ldr	r3, [r3, #0]
 8012726:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012728:	b2d2      	uxtb	r2, r2
 801272a:	4611      	mov	r1, r2
 801272c:	4618      	mov	r0, r3
 801272e:	f008 fba2 	bl	801ae76 <USB_ReadDevOutEPInterrupt>
 8012732:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8012734:	693b      	ldr	r3, [r7, #16]
 8012736:	f003 0301 	and.w	r3, r3, #1
 801273a:	2b00      	cmp	r3, #0
 801273c:	d00c      	beq.n	8012758 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 801273e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012740:	015a      	lsls	r2, r3, #5
 8012742:	69fb      	ldr	r3, [r7, #28]
 8012744:	4413      	add	r3, r2
 8012746:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801274a:	461a      	mov	r2, r3
 801274c:	2301      	movs	r3, #1
 801274e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8012750:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8012752:	6878      	ldr	r0, [r7, #4]
 8012754:	f000 fed0 	bl	80134f8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8012758:	693b      	ldr	r3, [r7, #16]
 801275a:	f003 0308 	and.w	r3, r3, #8
 801275e:	2b00      	cmp	r3, #0
 8012760:	d00c      	beq.n	801277c <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8012762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012764:	015a      	lsls	r2, r3, #5
 8012766:	69fb      	ldr	r3, [r7, #28]
 8012768:	4413      	add	r3, r2
 801276a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801276e:	461a      	mov	r2, r3
 8012770:	2308      	movs	r3, #8
 8012772:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8012774:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8012776:	6878      	ldr	r0, [r7, #4]
 8012778:	f000 ffa6 	bl	80136c8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 801277c:	693b      	ldr	r3, [r7, #16]
 801277e:	f003 0310 	and.w	r3, r3, #16
 8012782:	2b00      	cmp	r3, #0
 8012784:	d008      	beq.n	8012798 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8012786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012788:	015a      	lsls	r2, r3, #5
 801278a:	69fb      	ldr	r3, [r7, #28]
 801278c:	4413      	add	r3, r2
 801278e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012792:	461a      	mov	r2, r3
 8012794:	2310      	movs	r3, #16
 8012796:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8012798:	693b      	ldr	r3, [r7, #16]
 801279a:	f003 0302 	and.w	r3, r3, #2
 801279e:	2b00      	cmp	r3, #0
 80127a0:	d030      	beq.n	8012804 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80127a2:	6a3b      	ldr	r3, [r7, #32]
 80127a4:	695b      	ldr	r3, [r3, #20]
 80127a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80127aa:	2b80      	cmp	r3, #128	@ 0x80
 80127ac:	d109      	bne.n	80127c2 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80127ae:	69fb      	ldr	r3, [r7, #28]
 80127b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80127b4:	685b      	ldr	r3, [r3, #4]
 80127b6:	69fa      	ldr	r2, [r7, #28]
 80127b8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80127bc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80127c0:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80127c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80127c4:	4613      	mov	r3, r2
 80127c6:	00db      	lsls	r3, r3, #3
 80127c8:	4413      	add	r3, r2
 80127ca:	009b      	lsls	r3, r3, #2
 80127cc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80127d0:	687a      	ldr	r2, [r7, #4]
 80127d2:	4413      	add	r3, r2
 80127d4:	3304      	adds	r3, #4
 80127d6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80127d8:	697b      	ldr	r3, [r7, #20]
 80127da:	78db      	ldrb	r3, [r3, #3]
 80127dc:	2b01      	cmp	r3, #1
 80127de:	d108      	bne.n	80127f2 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80127e0:	697b      	ldr	r3, [r7, #20]
 80127e2:	2200      	movs	r2, #0
 80127e4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80127e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127e8:	b2db      	uxtb	r3, r3
 80127ea:	4619      	mov	r1, r3
 80127ec:	6878      	ldr	r0, [r7, #4]
 80127ee:	f00a ffaf 	bl	801d750 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80127f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127f4:	015a      	lsls	r2, r3, #5
 80127f6:	69fb      	ldr	r3, [r7, #28]
 80127f8:	4413      	add	r3, r2
 80127fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80127fe:	461a      	mov	r2, r3
 8012800:	2302      	movs	r3, #2
 8012802:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8012804:	693b      	ldr	r3, [r7, #16]
 8012806:	f003 0320 	and.w	r3, r3, #32
 801280a:	2b00      	cmp	r3, #0
 801280c:	d008      	beq.n	8012820 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 801280e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012810:	015a      	lsls	r2, r3, #5
 8012812:	69fb      	ldr	r3, [r7, #28]
 8012814:	4413      	add	r3, r2
 8012816:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801281a:	461a      	mov	r2, r3
 801281c:	2320      	movs	r3, #32
 801281e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8012820:	693b      	ldr	r3, [r7, #16]
 8012822:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8012826:	2b00      	cmp	r3, #0
 8012828:	d009      	beq.n	801283e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 801282a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801282c:	015a      	lsls	r2, r3, #5
 801282e:	69fb      	ldr	r3, [r7, #28]
 8012830:	4413      	add	r3, r2
 8012832:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012836:	461a      	mov	r2, r3
 8012838:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 801283c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 801283e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012840:	3301      	adds	r3, #1
 8012842:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8012844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012846:	085b      	lsrs	r3, r3, #1
 8012848:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 801284a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801284c:	2b00      	cmp	r3, #0
 801284e:	f47f af62 	bne.w	8012716 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8012852:	687b      	ldr	r3, [r7, #4]
 8012854:	681b      	ldr	r3, [r3, #0]
 8012856:	4618      	mov	r0, r3
 8012858:	f008 fac6 	bl	801ade8 <USB_ReadInterrupts>
 801285c:	4603      	mov	r3, r0
 801285e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8012862:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8012866:	f040 80db 	bne.w	8012a20 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 801286a:	687b      	ldr	r3, [r7, #4]
 801286c:	681b      	ldr	r3, [r3, #0]
 801286e:	4618      	mov	r0, r3
 8012870:	f008 fae7 	bl	801ae42 <USB_ReadDevAllInEpInterrupt>
 8012874:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8012876:	2300      	movs	r3, #0
 8012878:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 801287a:	e0cd      	b.n	8012a18 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 801287c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801287e:	f003 0301 	and.w	r3, r3, #1
 8012882:	2b00      	cmp	r3, #0
 8012884:	f000 80c2 	beq.w	8012a0c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8012888:	687b      	ldr	r3, [r7, #4]
 801288a:	681b      	ldr	r3, [r3, #0]
 801288c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801288e:	b2d2      	uxtb	r2, r2
 8012890:	4611      	mov	r1, r2
 8012892:	4618      	mov	r0, r3
 8012894:	f008 fb0d 	bl	801aeb2 <USB_ReadDevInEPInterrupt>
 8012898:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 801289a:	693b      	ldr	r3, [r7, #16]
 801289c:	f003 0301 	and.w	r3, r3, #1
 80128a0:	2b00      	cmp	r3, #0
 80128a2:	d057      	beq.n	8012954 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80128a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80128a6:	f003 030f 	and.w	r3, r3, #15
 80128aa:	2201      	movs	r2, #1
 80128ac:	fa02 f303 	lsl.w	r3, r2, r3
 80128b0:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80128b2:	69fb      	ldr	r3, [r7, #28]
 80128b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80128b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80128ba:	68fb      	ldr	r3, [r7, #12]
 80128bc:	43db      	mvns	r3, r3
 80128be:	69f9      	ldr	r1, [r7, #28]
 80128c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80128c4:	4013      	ands	r3, r2
 80128c6:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80128c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80128ca:	015a      	lsls	r2, r3, #5
 80128cc:	69fb      	ldr	r3, [r7, #28]
 80128ce:	4413      	add	r3, r2
 80128d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80128d4:	461a      	mov	r2, r3
 80128d6:	2301      	movs	r3, #1
 80128d8:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80128da:	687b      	ldr	r3, [r7, #4]
 80128dc:	799b      	ldrb	r3, [r3, #6]
 80128de:	2b01      	cmp	r3, #1
 80128e0:	d132      	bne.n	8012948 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80128e2:	6879      	ldr	r1, [r7, #4]
 80128e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80128e6:	4613      	mov	r3, r2
 80128e8:	00db      	lsls	r3, r3, #3
 80128ea:	4413      	add	r3, r2
 80128ec:	009b      	lsls	r3, r3, #2
 80128ee:	440b      	add	r3, r1
 80128f0:	3320      	adds	r3, #32
 80128f2:	6819      	ldr	r1, [r3, #0]
 80128f4:	6878      	ldr	r0, [r7, #4]
 80128f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80128f8:	4613      	mov	r3, r2
 80128fa:	00db      	lsls	r3, r3, #3
 80128fc:	4413      	add	r3, r2
 80128fe:	009b      	lsls	r3, r3, #2
 8012900:	4403      	add	r3, r0
 8012902:	331c      	adds	r3, #28
 8012904:	681b      	ldr	r3, [r3, #0]
 8012906:	4419      	add	r1, r3
 8012908:	6878      	ldr	r0, [r7, #4]
 801290a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801290c:	4613      	mov	r3, r2
 801290e:	00db      	lsls	r3, r3, #3
 8012910:	4413      	add	r3, r2
 8012912:	009b      	lsls	r3, r3, #2
 8012914:	4403      	add	r3, r0
 8012916:	3320      	adds	r3, #32
 8012918:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 801291a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801291c:	2b00      	cmp	r3, #0
 801291e:	d113      	bne.n	8012948 <HAL_PCD_IRQHandler+0x3a2>
 8012920:	6879      	ldr	r1, [r7, #4]
 8012922:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012924:	4613      	mov	r3, r2
 8012926:	00db      	lsls	r3, r3, #3
 8012928:	4413      	add	r3, r2
 801292a:	009b      	lsls	r3, r3, #2
 801292c:	440b      	add	r3, r1
 801292e:	3324      	adds	r3, #36	@ 0x24
 8012930:	681b      	ldr	r3, [r3, #0]
 8012932:	2b00      	cmp	r3, #0
 8012934:	d108      	bne.n	8012948 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8012936:	687b      	ldr	r3, [r7, #4]
 8012938:	6818      	ldr	r0, [r3, #0]
 801293a:	687b      	ldr	r3, [r7, #4]
 801293c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8012940:	461a      	mov	r2, r3
 8012942:	2101      	movs	r1, #1
 8012944:	f008 fb16 	bl	801af74 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8012948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801294a:	b2db      	uxtb	r3, r3
 801294c:	4619      	mov	r1, r3
 801294e:	6878      	ldr	r0, [r7, #4]
 8012950:	f00a fe79 	bl	801d646 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8012954:	693b      	ldr	r3, [r7, #16]
 8012956:	f003 0308 	and.w	r3, r3, #8
 801295a:	2b00      	cmp	r3, #0
 801295c:	d008      	beq.n	8012970 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 801295e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012960:	015a      	lsls	r2, r3, #5
 8012962:	69fb      	ldr	r3, [r7, #28]
 8012964:	4413      	add	r3, r2
 8012966:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801296a:	461a      	mov	r2, r3
 801296c:	2308      	movs	r3, #8
 801296e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8012970:	693b      	ldr	r3, [r7, #16]
 8012972:	f003 0310 	and.w	r3, r3, #16
 8012976:	2b00      	cmp	r3, #0
 8012978:	d008      	beq.n	801298c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 801297a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801297c:	015a      	lsls	r2, r3, #5
 801297e:	69fb      	ldr	r3, [r7, #28]
 8012980:	4413      	add	r3, r2
 8012982:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012986:	461a      	mov	r2, r3
 8012988:	2310      	movs	r3, #16
 801298a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 801298c:	693b      	ldr	r3, [r7, #16]
 801298e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012992:	2b00      	cmp	r3, #0
 8012994:	d008      	beq.n	80129a8 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8012996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012998:	015a      	lsls	r2, r3, #5
 801299a:	69fb      	ldr	r3, [r7, #28]
 801299c:	4413      	add	r3, r2
 801299e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80129a2:	461a      	mov	r2, r3
 80129a4:	2340      	movs	r3, #64	@ 0x40
 80129a6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80129a8:	693b      	ldr	r3, [r7, #16]
 80129aa:	f003 0302 	and.w	r3, r3, #2
 80129ae:	2b00      	cmp	r3, #0
 80129b0:	d023      	beq.n	80129fa <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80129b2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80129b4:	6a38      	ldr	r0, [r7, #32]
 80129b6:	f007 faf5 	bl	8019fa4 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80129ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80129bc:	4613      	mov	r3, r2
 80129be:	00db      	lsls	r3, r3, #3
 80129c0:	4413      	add	r3, r2
 80129c2:	009b      	lsls	r3, r3, #2
 80129c4:	3310      	adds	r3, #16
 80129c6:	687a      	ldr	r2, [r7, #4]
 80129c8:	4413      	add	r3, r2
 80129ca:	3304      	adds	r3, #4
 80129cc:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80129ce:	697b      	ldr	r3, [r7, #20]
 80129d0:	78db      	ldrb	r3, [r3, #3]
 80129d2:	2b01      	cmp	r3, #1
 80129d4:	d108      	bne.n	80129e8 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80129d6:	697b      	ldr	r3, [r7, #20]
 80129d8:	2200      	movs	r2, #0
 80129da:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80129dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80129de:	b2db      	uxtb	r3, r3
 80129e0:	4619      	mov	r1, r3
 80129e2:	6878      	ldr	r0, [r7, #4]
 80129e4:	f00a fec6 	bl	801d774 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80129e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80129ea:	015a      	lsls	r2, r3, #5
 80129ec:	69fb      	ldr	r3, [r7, #28]
 80129ee:	4413      	add	r3, r2
 80129f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80129f4:	461a      	mov	r2, r3
 80129f6:	2302      	movs	r3, #2
 80129f8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80129fa:	693b      	ldr	r3, [r7, #16]
 80129fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012a00:	2b00      	cmp	r3, #0
 8012a02:	d003      	beq.n	8012a0c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8012a04:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8012a06:	6878      	ldr	r0, [r7, #4]
 8012a08:	f000 fcea 	bl	80133e0 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8012a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a0e:	3301      	adds	r3, #1
 8012a10:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8012a12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a14:	085b      	lsrs	r3, r3, #1
 8012a16:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8012a18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a1a:	2b00      	cmp	r3, #0
 8012a1c:	f47f af2e 	bne.w	801287c <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8012a20:	687b      	ldr	r3, [r7, #4]
 8012a22:	681b      	ldr	r3, [r3, #0]
 8012a24:	4618      	mov	r0, r3
 8012a26:	f008 f9df 	bl	801ade8 <USB_ReadInterrupts>
 8012a2a:	4603      	mov	r3, r0
 8012a2c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8012a30:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8012a34:	d122      	bne.n	8012a7c <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8012a36:	69fb      	ldr	r3, [r7, #28]
 8012a38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012a3c:	685b      	ldr	r3, [r3, #4]
 8012a3e:	69fa      	ldr	r2, [r7, #28]
 8012a40:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8012a44:	f023 0301 	bic.w	r3, r3, #1
 8012a48:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8012a4a:	687b      	ldr	r3, [r7, #4]
 8012a4c:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8012a50:	2b01      	cmp	r3, #1
 8012a52:	d108      	bne.n	8012a66 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8012a54:	687b      	ldr	r3, [r7, #4]
 8012a56:	2200      	movs	r2, #0
 8012a58:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8012a5c:	2100      	movs	r1, #0
 8012a5e:	6878      	ldr	r0, [r7, #4]
 8012a60:	f000 fef4 	bl	801384c <HAL_PCDEx_LPM_Callback>
 8012a64:	e002      	b.n	8012a6c <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8012a66:	6878      	ldr	r0, [r7, #4]
 8012a68:	f00a fe64 	bl	801d734 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8012a6c:	687b      	ldr	r3, [r7, #4]
 8012a6e:	681b      	ldr	r3, [r3, #0]
 8012a70:	695a      	ldr	r2, [r3, #20]
 8012a72:	687b      	ldr	r3, [r7, #4]
 8012a74:	681b      	ldr	r3, [r3, #0]
 8012a76:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8012a7a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8012a7c:	687b      	ldr	r3, [r7, #4]
 8012a7e:	681b      	ldr	r3, [r3, #0]
 8012a80:	4618      	mov	r0, r3
 8012a82:	f008 f9b1 	bl	801ade8 <USB_ReadInterrupts>
 8012a86:	4603      	mov	r3, r0
 8012a88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8012a8c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8012a90:	d112      	bne.n	8012ab8 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8012a92:	69fb      	ldr	r3, [r7, #28]
 8012a94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012a98:	689b      	ldr	r3, [r3, #8]
 8012a9a:	f003 0301 	and.w	r3, r3, #1
 8012a9e:	2b01      	cmp	r3, #1
 8012aa0:	d102      	bne.n	8012aa8 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8012aa2:	6878      	ldr	r0, [r7, #4]
 8012aa4:	f00a fe20 	bl	801d6e8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8012aa8:	687b      	ldr	r3, [r7, #4]
 8012aaa:	681b      	ldr	r3, [r3, #0]
 8012aac:	695a      	ldr	r2, [r3, #20]
 8012aae:	687b      	ldr	r3, [r7, #4]
 8012ab0:	681b      	ldr	r3, [r3, #0]
 8012ab2:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8012ab6:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8012ab8:	687b      	ldr	r3, [r7, #4]
 8012aba:	681b      	ldr	r3, [r3, #0]
 8012abc:	4618      	mov	r0, r3
 8012abe:	f008 f993 	bl	801ade8 <USB_ReadInterrupts>
 8012ac2:	4603      	mov	r3, r0
 8012ac4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8012ac8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8012acc:	d121      	bne.n	8012b12 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8012ace:	687b      	ldr	r3, [r7, #4]
 8012ad0:	681b      	ldr	r3, [r3, #0]
 8012ad2:	695a      	ldr	r2, [r3, #20]
 8012ad4:	687b      	ldr	r3, [r7, #4]
 8012ad6:	681b      	ldr	r3, [r3, #0]
 8012ad8:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8012adc:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8012ade:	687b      	ldr	r3, [r7, #4]
 8012ae0:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8012ae4:	2b00      	cmp	r3, #0
 8012ae6:	d111      	bne.n	8012b0c <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	2201      	movs	r2, #1
 8012aec:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8012af0:	687b      	ldr	r3, [r7, #4]
 8012af2:	681b      	ldr	r3, [r3, #0]
 8012af4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012af6:	089b      	lsrs	r3, r3, #2
 8012af8:	f003 020f 	and.w	r2, r3, #15
 8012afc:	687b      	ldr	r3, [r7, #4]
 8012afe:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8012b02:	2101      	movs	r1, #1
 8012b04:	6878      	ldr	r0, [r7, #4]
 8012b06:	f000 fea1 	bl	801384c <HAL_PCDEx_LPM_Callback>
 8012b0a:	e002      	b.n	8012b12 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8012b0c:	6878      	ldr	r0, [r7, #4]
 8012b0e:	f00a fdeb 	bl	801d6e8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8012b12:	687b      	ldr	r3, [r7, #4]
 8012b14:	681b      	ldr	r3, [r3, #0]
 8012b16:	4618      	mov	r0, r3
 8012b18:	f008 f966 	bl	801ade8 <USB_ReadInterrupts>
 8012b1c:	4603      	mov	r3, r0
 8012b1e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8012b22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012b26:	f040 80b7 	bne.w	8012c98 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8012b2a:	69fb      	ldr	r3, [r7, #28]
 8012b2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012b30:	685b      	ldr	r3, [r3, #4]
 8012b32:	69fa      	ldr	r2, [r7, #28]
 8012b34:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8012b38:	f023 0301 	bic.w	r3, r3, #1
 8012b3c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8012b3e:	687b      	ldr	r3, [r7, #4]
 8012b40:	681b      	ldr	r3, [r3, #0]
 8012b42:	2110      	movs	r1, #16
 8012b44:	4618      	mov	r0, r3
 8012b46:	f007 fa2d 	bl	8019fa4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8012b4a:	2300      	movs	r3, #0
 8012b4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012b4e:	e046      	b.n	8012bde <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8012b50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b52:	015a      	lsls	r2, r3, #5
 8012b54:	69fb      	ldr	r3, [r7, #28]
 8012b56:	4413      	add	r3, r2
 8012b58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012b5c:	461a      	mov	r2, r3
 8012b5e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8012b62:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8012b64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b66:	015a      	lsls	r2, r3, #5
 8012b68:	69fb      	ldr	r3, [r7, #28]
 8012b6a:	4413      	add	r3, r2
 8012b6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012b70:	681b      	ldr	r3, [r3, #0]
 8012b72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012b74:	0151      	lsls	r1, r2, #5
 8012b76:	69fa      	ldr	r2, [r7, #28]
 8012b78:	440a      	add	r2, r1
 8012b7a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8012b7e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8012b82:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8012b84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b86:	015a      	lsls	r2, r3, #5
 8012b88:	69fb      	ldr	r3, [r7, #28]
 8012b8a:	4413      	add	r3, r2
 8012b8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012b90:	461a      	mov	r2, r3
 8012b92:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8012b96:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8012b98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b9a:	015a      	lsls	r2, r3, #5
 8012b9c:	69fb      	ldr	r3, [r7, #28]
 8012b9e:	4413      	add	r3, r2
 8012ba0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012ba4:	681b      	ldr	r3, [r3, #0]
 8012ba6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012ba8:	0151      	lsls	r1, r2, #5
 8012baa:	69fa      	ldr	r2, [r7, #28]
 8012bac:	440a      	add	r2, r1
 8012bae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8012bb2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8012bb6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8012bb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012bba:	015a      	lsls	r2, r3, #5
 8012bbc:	69fb      	ldr	r3, [r7, #28]
 8012bbe:	4413      	add	r3, r2
 8012bc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012bc4:	681b      	ldr	r3, [r3, #0]
 8012bc6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012bc8:	0151      	lsls	r1, r2, #5
 8012bca:	69fa      	ldr	r2, [r7, #28]
 8012bcc:	440a      	add	r2, r1
 8012bce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8012bd2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8012bd6:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8012bd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012bda:	3301      	adds	r3, #1
 8012bdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012bde:	687b      	ldr	r3, [r7, #4]
 8012be0:	791b      	ldrb	r3, [r3, #4]
 8012be2:	461a      	mov	r2, r3
 8012be4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012be6:	4293      	cmp	r3, r2
 8012be8:	d3b2      	bcc.n	8012b50 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8012bea:	69fb      	ldr	r3, [r7, #28]
 8012bec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012bf0:	69db      	ldr	r3, [r3, #28]
 8012bf2:	69fa      	ldr	r2, [r7, #28]
 8012bf4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8012bf8:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8012bfc:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8012bfe:	687b      	ldr	r3, [r7, #4]
 8012c00:	7bdb      	ldrb	r3, [r3, #15]
 8012c02:	2b00      	cmp	r3, #0
 8012c04:	d016      	beq.n	8012c34 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8012c06:	69fb      	ldr	r3, [r7, #28]
 8012c08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012c0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012c10:	69fa      	ldr	r2, [r7, #28]
 8012c12:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8012c16:	f043 030b 	orr.w	r3, r3, #11
 8012c1a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8012c1e:	69fb      	ldr	r3, [r7, #28]
 8012c20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012c24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012c26:	69fa      	ldr	r2, [r7, #28]
 8012c28:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8012c2c:	f043 030b 	orr.w	r3, r3, #11
 8012c30:	6453      	str	r3, [r2, #68]	@ 0x44
 8012c32:	e015      	b.n	8012c60 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8012c34:	69fb      	ldr	r3, [r7, #28]
 8012c36:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012c3a:	695a      	ldr	r2, [r3, #20]
 8012c3c:	69fb      	ldr	r3, [r7, #28]
 8012c3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012c42:	4619      	mov	r1, r3
 8012c44:	f242 032b 	movw	r3, #8235	@ 0x202b
 8012c48:	4313      	orrs	r3, r2
 8012c4a:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8012c4c:	69fb      	ldr	r3, [r7, #28]
 8012c4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012c52:	691b      	ldr	r3, [r3, #16]
 8012c54:	69fa      	ldr	r2, [r7, #28]
 8012c56:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8012c5a:	f043 030b 	orr.w	r3, r3, #11
 8012c5e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8012c60:	69fb      	ldr	r3, [r7, #28]
 8012c62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012c66:	681b      	ldr	r3, [r3, #0]
 8012c68:	69fa      	ldr	r2, [r7, #28]
 8012c6a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8012c6e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8012c72:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8012c74:	687b      	ldr	r3, [r7, #4]
 8012c76:	6818      	ldr	r0, [r3, #0]
 8012c78:	687b      	ldr	r3, [r7, #4]
 8012c7a:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8012c7c:	687b      	ldr	r3, [r7, #4]
 8012c7e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8012c82:	461a      	mov	r2, r3
 8012c84:	f008 f976 	bl	801af74 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8012c88:	687b      	ldr	r3, [r7, #4]
 8012c8a:	681b      	ldr	r3, [r3, #0]
 8012c8c:	695a      	ldr	r2, [r3, #20]
 8012c8e:	687b      	ldr	r3, [r7, #4]
 8012c90:	681b      	ldr	r3, [r3, #0]
 8012c92:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8012c96:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8012c98:	687b      	ldr	r3, [r7, #4]
 8012c9a:	681b      	ldr	r3, [r3, #0]
 8012c9c:	4618      	mov	r0, r3
 8012c9e:	f008 f8a3 	bl	801ade8 <USB_ReadInterrupts>
 8012ca2:	4603      	mov	r3, r0
 8012ca4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8012ca8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8012cac:	d123      	bne.n	8012cf6 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8012cae:	687b      	ldr	r3, [r7, #4]
 8012cb0:	681b      	ldr	r3, [r3, #0]
 8012cb2:	4618      	mov	r0, r3
 8012cb4:	f008 f93a 	bl	801af2c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8012cb8:	687b      	ldr	r3, [r7, #4]
 8012cba:	681b      	ldr	r3, [r3, #0]
 8012cbc:	4618      	mov	r0, r3
 8012cbe:	f007 f9ea 	bl	801a096 <USB_GetDevSpeed>
 8012cc2:	4603      	mov	r3, r0
 8012cc4:	461a      	mov	r2, r3
 8012cc6:	687b      	ldr	r3, [r7, #4]
 8012cc8:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8012cca:	687b      	ldr	r3, [r7, #4]
 8012ccc:	681c      	ldr	r4, [r3, #0]
 8012cce:	f001 fdbd 	bl	801484c <HAL_RCC_GetHCLKFreq>
 8012cd2:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8012cd4:	687b      	ldr	r3, [r7, #4]
 8012cd6:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8012cd8:	461a      	mov	r2, r3
 8012cda:	4620      	mov	r0, r4
 8012cdc:	f006 fef4 	bl	8019ac8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8012ce0:	6878      	ldr	r0, [r7, #4]
 8012ce2:	f00a fcd8 	bl	801d696 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8012ce6:	687b      	ldr	r3, [r7, #4]
 8012ce8:	681b      	ldr	r3, [r3, #0]
 8012cea:	695a      	ldr	r2, [r3, #20]
 8012cec:	687b      	ldr	r3, [r7, #4]
 8012cee:	681b      	ldr	r3, [r3, #0]
 8012cf0:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8012cf4:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8012cf6:	687b      	ldr	r3, [r7, #4]
 8012cf8:	681b      	ldr	r3, [r3, #0]
 8012cfa:	4618      	mov	r0, r3
 8012cfc:	f008 f874 	bl	801ade8 <USB_ReadInterrupts>
 8012d00:	4603      	mov	r3, r0
 8012d02:	f003 0308 	and.w	r3, r3, #8
 8012d06:	2b08      	cmp	r3, #8
 8012d08:	d10a      	bne.n	8012d20 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8012d0a:	6878      	ldr	r0, [r7, #4]
 8012d0c:	f00a fcb5 	bl	801d67a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8012d10:	687b      	ldr	r3, [r7, #4]
 8012d12:	681b      	ldr	r3, [r3, #0]
 8012d14:	695a      	ldr	r2, [r3, #20]
 8012d16:	687b      	ldr	r3, [r7, #4]
 8012d18:	681b      	ldr	r3, [r3, #0]
 8012d1a:	f002 0208 	and.w	r2, r2, #8
 8012d1e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8012d20:	687b      	ldr	r3, [r7, #4]
 8012d22:	681b      	ldr	r3, [r3, #0]
 8012d24:	4618      	mov	r0, r3
 8012d26:	f008 f85f 	bl	801ade8 <USB_ReadInterrupts>
 8012d2a:	4603      	mov	r3, r0
 8012d2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012d30:	2b80      	cmp	r3, #128	@ 0x80
 8012d32:	d123      	bne.n	8012d7c <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8012d34:	6a3b      	ldr	r3, [r7, #32]
 8012d36:	699b      	ldr	r3, [r3, #24]
 8012d38:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8012d3c:	6a3b      	ldr	r3, [r7, #32]
 8012d3e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8012d40:	2301      	movs	r3, #1
 8012d42:	627b      	str	r3, [r7, #36]	@ 0x24
 8012d44:	e014      	b.n	8012d70 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8012d46:	6879      	ldr	r1, [r7, #4]
 8012d48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012d4a:	4613      	mov	r3, r2
 8012d4c:	00db      	lsls	r3, r3, #3
 8012d4e:	4413      	add	r3, r2
 8012d50:	009b      	lsls	r3, r3, #2
 8012d52:	440b      	add	r3, r1
 8012d54:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8012d58:	781b      	ldrb	r3, [r3, #0]
 8012d5a:	2b01      	cmp	r3, #1
 8012d5c:	d105      	bne.n	8012d6a <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8012d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d60:	b2db      	uxtb	r3, r3
 8012d62:	4619      	mov	r1, r3
 8012d64:	6878      	ldr	r0, [r7, #4]
 8012d66:	f000 fb0a 	bl	801337e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8012d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d6c:	3301      	adds	r3, #1
 8012d6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8012d70:	687b      	ldr	r3, [r7, #4]
 8012d72:	791b      	ldrb	r3, [r3, #4]
 8012d74:	461a      	mov	r2, r3
 8012d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d78:	4293      	cmp	r3, r2
 8012d7a:	d3e4      	bcc.n	8012d46 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8012d7c:	687b      	ldr	r3, [r7, #4]
 8012d7e:	681b      	ldr	r3, [r3, #0]
 8012d80:	4618      	mov	r0, r3
 8012d82:	f008 f831 	bl	801ade8 <USB_ReadInterrupts>
 8012d86:	4603      	mov	r3, r0
 8012d88:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8012d8c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012d90:	d13c      	bne.n	8012e0c <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8012d92:	2301      	movs	r3, #1
 8012d94:	627b      	str	r3, [r7, #36]	@ 0x24
 8012d96:	e02b      	b.n	8012df0 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8012d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d9a:	015a      	lsls	r2, r3, #5
 8012d9c:	69fb      	ldr	r3, [r7, #28]
 8012d9e:	4413      	add	r3, r2
 8012da0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012da4:	681b      	ldr	r3, [r3, #0]
 8012da6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8012da8:	6879      	ldr	r1, [r7, #4]
 8012daa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012dac:	4613      	mov	r3, r2
 8012dae:	00db      	lsls	r3, r3, #3
 8012db0:	4413      	add	r3, r2
 8012db2:	009b      	lsls	r3, r3, #2
 8012db4:	440b      	add	r3, r1
 8012db6:	3318      	adds	r3, #24
 8012db8:	781b      	ldrb	r3, [r3, #0]
 8012dba:	2b01      	cmp	r3, #1
 8012dbc:	d115      	bne.n	8012dea <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8012dbe:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8012dc0:	2b00      	cmp	r3, #0
 8012dc2:	da12      	bge.n	8012dea <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8012dc4:	6879      	ldr	r1, [r7, #4]
 8012dc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012dc8:	4613      	mov	r3, r2
 8012dca:	00db      	lsls	r3, r3, #3
 8012dcc:	4413      	add	r3, r2
 8012dce:	009b      	lsls	r3, r3, #2
 8012dd0:	440b      	add	r3, r1
 8012dd2:	3317      	adds	r3, #23
 8012dd4:	2201      	movs	r2, #1
 8012dd6:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8012dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012dda:	b2db      	uxtb	r3, r3
 8012ddc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8012de0:	b2db      	uxtb	r3, r3
 8012de2:	4619      	mov	r1, r3
 8012de4:	6878      	ldr	r0, [r7, #4]
 8012de6:	f000 faca 	bl	801337e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8012dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012dec:	3301      	adds	r3, #1
 8012dee:	627b      	str	r3, [r7, #36]	@ 0x24
 8012df0:	687b      	ldr	r3, [r7, #4]
 8012df2:	791b      	ldrb	r3, [r3, #4]
 8012df4:	461a      	mov	r2, r3
 8012df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012df8:	4293      	cmp	r3, r2
 8012dfa:	d3cd      	bcc.n	8012d98 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8012dfc:	687b      	ldr	r3, [r7, #4]
 8012dfe:	681b      	ldr	r3, [r3, #0]
 8012e00:	695a      	ldr	r2, [r3, #20]
 8012e02:	687b      	ldr	r3, [r7, #4]
 8012e04:	681b      	ldr	r3, [r3, #0]
 8012e06:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8012e0a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8012e0c:	687b      	ldr	r3, [r7, #4]
 8012e0e:	681b      	ldr	r3, [r3, #0]
 8012e10:	4618      	mov	r0, r3
 8012e12:	f007 ffe9 	bl	801ade8 <USB_ReadInterrupts>
 8012e16:	4603      	mov	r3, r0
 8012e18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8012e1c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8012e20:	d156      	bne.n	8012ed0 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8012e22:	2301      	movs	r3, #1
 8012e24:	627b      	str	r3, [r7, #36]	@ 0x24
 8012e26:	e045      	b.n	8012eb4 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8012e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012e2a:	015a      	lsls	r2, r3, #5
 8012e2c:	69fb      	ldr	r3, [r7, #28]
 8012e2e:	4413      	add	r3, r2
 8012e30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012e34:	681b      	ldr	r3, [r3, #0]
 8012e36:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8012e38:	6879      	ldr	r1, [r7, #4]
 8012e3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012e3c:	4613      	mov	r3, r2
 8012e3e:	00db      	lsls	r3, r3, #3
 8012e40:	4413      	add	r3, r2
 8012e42:	009b      	lsls	r3, r3, #2
 8012e44:	440b      	add	r3, r1
 8012e46:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8012e4a:	781b      	ldrb	r3, [r3, #0]
 8012e4c:	2b01      	cmp	r3, #1
 8012e4e:	d12e      	bne.n	8012eae <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8012e50:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8012e52:	2b00      	cmp	r3, #0
 8012e54:	da2b      	bge.n	8012eae <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8012e56:	69bb      	ldr	r3, [r7, #24]
 8012e58:	0c1a      	lsrs	r2, r3, #16
 8012e5a:	687b      	ldr	r3, [r7, #4]
 8012e5c:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8012e60:	4053      	eors	r3, r2
 8012e62:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8012e66:	2b00      	cmp	r3, #0
 8012e68:	d121      	bne.n	8012eae <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8012e6a:	6879      	ldr	r1, [r7, #4]
 8012e6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012e6e:	4613      	mov	r3, r2
 8012e70:	00db      	lsls	r3, r3, #3
 8012e72:	4413      	add	r3, r2
 8012e74:	009b      	lsls	r3, r3, #2
 8012e76:	440b      	add	r3, r1
 8012e78:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8012e7c:	2201      	movs	r2, #1
 8012e7e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8012e80:	6a3b      	ldr	r3, [r7, #32]
 8012e82:	699b      	ldr	r3, [r3, #24]
 8012e84:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8012e88:	6a3b      	ldr	r3, [r7, #32]
 8012e8a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8012e8c:	6a3b      	ldr	r3, [r7, #32]
 8012e8e:	695b      	ldr	r3, [r3, #20]
 8012e90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012e94:	2b00      	cmp	r3, #0
 8012e96:	d10a      	bne.n	8012eae <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8012e98:	69fb      	ldr	r3, [r7, #28]
 8012e9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012e9e:	685b      	ldr	r3, [r3, #4]
 8012ea0:	69fa      	ldr	r2, [r7, #28]
 8012ea2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8012ea6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8012eaa:	6053      	str	r3, [r2, #4]
            break;
 8012eac:	e008      	b.n	8012ec0 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8012eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012eb0:	3301      	adds	r3, #1
 8012eb2:	627b      	str	r3, [r7, #36]	@ 0x24
 8012eb4:	687b      	ldr	r3, [r7, #4]
 8012eb6:	791b      	ldrb	r3, [r3, #4]
 8012eb8:	461a      	mov	r2, r3
 8012eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ebc:	4293      	cmp	r3, r2
 8012ebe:	d3b3      	bcc.n	8012e28 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8012ec0:	687b      	ldr	r3, [r7, #4]
 8012ec2:	681b      	ldr	r3, [r3, #0]
 8012ec4:	695a      	ldr	r2, [r3, #20]
 8012ec6:	687b      	ldr	r3, [r7, #4]
 8012ec8:	681b      	ldr	r3, [r3, #0]
 8012eca:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8012ece:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8012ed0:	687b      	ldr	r3, [r7, #4]
 8012ed2:	681b      	ldr	r3, [r3, #0]
 8012ed4:	4618      	mov	r0, r3
 8012ed6:	f007 ff87 	bl	801ade8 <USB_ReadInterrupts>
 8012eda:	4603      	mov	r3, r0
 8012edc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8012ee0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012ee4:	d10a      	bne.n	8012efc <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8012ee6:	6878      	ldr	r0, [r7, #4]
 8012ee8:	f00a fc56 	bl	801d798 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8012eec:	687b      	ldr	r3, [r7, #4]
 8012eee:	681b      	ldr	r3, [r3, #0]
 8012ef0:	695a      	ldr	r2, [r3, #20]
 8012ef2:	687b      	ldr	r3, [r7, #4]
 8012ef4:	681b      	ldr	r3, [r3, #0]
 8012ef6:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8012efa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8012efc:	687b      	ldr	r3, [r7, #4]
 8012efe:	681b      	ldr	r3, [r3, #0]
 8012f00:	4618      	mov	r0, r3
 8012f02:	f007 ff71 	bl	801ade8 <USB_ReadInterrupts>
 8012f06:	4603      	mov	r3, r0
 8012f08:	f003 0304 	and.w	r3, r3, #4
 8012f0c:	2b04      	cmp	r3, #4
 8012f0e:	d115      	bne.n	8012f3c <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8012f10:	687b      	ldr	r3, [r7, #4]
 8012f12:	681b      	ldr	r3, [r3, #0]
 8012f14:	685b      	ldr	r3, [r3, #4]
 8012f16:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8012f18:	69bb      	ldr	r3, [r7, #24]
 8012f1a:	f003 0304 	and.w	r3, r3, #4
 8012f1e:	2b00      	cmp	r3, #0
 8012f20:	d002      	beq.n	8012f28 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8012f22:	6878      	ldr	r0, [r7, #4]
 8012f24:	f00a fc46 	bl	801d7b4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8012f28:	687b      	ldr	r3, [r7, #4]
 8012f2a:	681b      	ldr	r3, [r3, #0]
 8012f2c:	6859      	ldr	r1, [r3, #4]
 8012f2e:	687b      	ldr	r3, [r7, #4]
 8012f30:	681b      	ldr	r3, [r3, #0]
 8012f32:	69ba      	ldr	r2, [r7, #24]
 8012f34:	430a      	orrs	r2, r1
 8012f36:	605a      	str	r2, [r3, #4]
 8012f38:	e000      	b.n	8012f3c <HAL_PCD_IRQHandler+0x996>
      return;
 8012f3a:	bf00      	nop
    }
  }
}
 8012f3c:	3734      	adds	r7, #52	@ 0x34
 8012f3e:	46bd      	mov	sp, r7
 8012f40:	bd90      	pop	{r4, r7, pc}

08012f42 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8012f42:	b580      	push	{r7, lr}
 8012f44:	b082      	sub	sp, #8
 8012f46:	af00      	add	r7, sp, #0
 8012f48:	6078      	str	r0, [r7, #4]
 8012f4a:	460b      	mov	r3, r1
 8012f4c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8012f4e:	687b      	ldr	r3, [r7, #4]
 8012f50:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8012f54:	2b01      	cmp	r3, #1
 8012f56:	d101      	bne.n	8012f5c <HAL_PCD_SetAddress+0x1a>
 8012f58:	2302      	movs	r3, #2
 8012f5a:	e012      	b.n	8012f82 <HAL_PCD_SetAddress+0x40>
 8012f5c:	687b      	ldr	r3, [r7, #4]
 8012f5e:	2201      	movs	r2, #1
 8012f60:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8012f64:	687b      	ldr	r3, [r7, #4]
 8012f66:	78fa      	ldrb	r2, [r7, #3]
 8012f68:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8012f6a:	687b      	ldr	r3, [r7, #4]
 8012f6c:	681b      	ldr	r3, [r3, #0]
 8012f6e:	78fa      	ldrb	r2, [r7, #3]
 8012f70:	4611      	mov	r1, r2
 8012f72:	4618      	mov	r0, r3
 8012f74:	f007 fed0 	bl	801ad18 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8012f78:	687b      	ldr	r3, [r7, #4]
 8012f7a:	2200      	movs	r2, #0
 8012f7c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8012f80:	2300      	movs	r3, #0
}
 8012f82:	4618      	mov	r0, r3
 8012f84:	3708      	adds	r7, #8
 8012f86:	46bd      	mov	sp, r7
 8012f88:	bd80      	pop	{r7, pc}

08012f8a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8012f8a:	b580      	push	{r7, lr}
 8012f8c:	b084      	sub	sp, #16
 8012f8e:	af00      	add	r7, sp, #0
 8012f90:	6078      	str	r0, [r7, #4]
 8012f92:	4608      	mov	r0, r1
 8012f94:	4611      	mov	r1, r2
 8012f96:	461a      	mov	r2, r3
 8012f98:	4603      	mov	r3, r0
 8012f9a:	70fb      	strb	r3, [r7, #3]
 8012f9c:	460b      	mov	r3, r1
 8012f9e:	803b      	strh	r3, [r7, #0]
 8012fa0:	4613      	mov	r3, r2
 8012fa2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8012fa4:	2300      	movs	r3, #0
 8012fa6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8012fa8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8012fac:	2b00      	cmp	r3, #0
 8012fae:	da0f      	bge.n	8012fd0 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8012fb0:	78fb      	ldrb	r3, [r7, #3]
 8012fb2:	f003 020f 	and.w	r2, r3, #15
 8012fb6:	4613      	mov	r3, r2
 8012fb8:	00db      	lsls	r3, r3, #3
 8012fba:	4413      	add	r3, r2
 8012fbc:	009b      	lsls	r3, r3, #2
 8012fbe:	3310      	adds	r3, #16
 8012fc0:	687a      	ldr	r2, [r7, #4]
 8012fc2:	4413      	add	r3, r2
 8012fc4:	3304      	adds	r3, #4
 8012fc6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8012fc8:	68fb      	ldr	r3, [r7, #12]
 8012fca:	2201      	movs	r2, #1
 8012fcc:	705a      	strb	r2, [r3, #1]
 8012fce:	e00f      	b.n	8012ff0 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8012fd0:	78fb      	ldrb	r3, [r7, #3]
 8012fd2:	f003 020f 	and.w	r2, r3, #15
 8012fd6:	4613      	mov	r3, r2
 8012fd8:	00db      	lsls	r3, r3, #3
 8012fda:	4413      	add	r3, r2
 8012fdc:	009b      	lsls	r3, r3, #2
 8012fde:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8012fe2:	687a      	ldr	r2, [r7, #4]
 8012fe4:	4413      	add	r3, r2
 8012fe6:	3304      	adds	r3, #4
 8012fe8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8012fea:	68fb      	ldr	r3, [r7, #12]
 8012fec:	2200      	movs	r2, #0
 8012fee:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8012ff0:	78fb      	ldrb	r3, [r7, #3]
 8012ff2:	f003 030f 	and.w	r3, r3, #15
 8012ff6:	b2da      	uxtb	r2, r3
 8012ff8:	68fb      	ldr	r3, [r7, #12]
 8012ffa:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8012ffc:	883b      	ldrh	r3, [r7, #0]
 8012ffe:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8013002:	68fb      	ldr	r3, [r7, #12]
 8013004:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8013006:	68fb      	ldr	r3, [r7, #12]
 8013008:	78ba      	ldrb	r2, [r7, #2]
 801300a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 801300c:	68fb      	ldr	r3, [r7, #12]
 801300e:	785b      	ldrb	r3, [r3, #1]
 8013010:	2b00      	cmp	r3, #0
 8013012:	d004      	beq.n	801301e <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8013014:	68fb      	ldr	r3, [r7, #12]
 8013016:	781b      	ldrb	r3, [r3, #0]
 8013018:	461a      	mov	r2, r3
 801301a:	68fb      	ldr	r3, [r7, #12]
 801301c:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 801301e:	78bb      	ldrb	r3, [r7, #2]
 8013020:	2b02      	cmp	r3, #2
 8013022:	d102      	bne.n	801302a <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8013024:	68fb      	ldr	r3, [r7, #12]
 8013026:	2200      	movs	r2, #0
 8013028:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 801302a:	687b      	ldr	r3, [r7, #4]
 801302c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8013030:	2b01      	cmp	r3, #1
 8013032:	d101      	bne.n	8013038 <HAL_PCD_EP_Open+0xae>
 8013034:	2302      	movs	r3, #2
 8013036:	e00e      	b.n	8013056 <HAL_PCD_EP_Open+0xcc>
 8013038:	687b      	ldr	r3, [r7, #4]
 801303a:	2201      	movs	r2, #1
 801303c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8013040:	687b      	ldr	r3, [r7, #4]
 8013042:	681b      	ldr	r3, [r3, #0]
 8013044:	68f9      	ldr	r1, [r7, #12]
 8013046:	4618      	mov	r0, r3
 8013048:	f007 f84a 	bl	801a0e0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 801304c:	687b      	ldr	r3, [r7, #4]
 801304e:	2200      	movs	r2, #0
 8013050:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8013054:	7afb      	ldrb	r3, [r7, #11]
}
 8013056:	4618      	mov	r0, r3
 8013058:	3710      	adds	r7, #16
 801305a:	46bd      	mov	sp, r7
 801305c:	bd80      	pop	{r7, pc}

0801305e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 801305e:	b580      	push	{r7, lr}
 8013060:	b084      	sub	sp, #16
 8013062:	af00      	add	r7, sp, #0
 8013064:	6078      	str	r0, [r7, #4]
 8013066:	460b      	mov	r3, r1
 8013068:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 801306a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801306e:	2b00      	cmp	r3, #0
 8013070:	da0f      	bge.n	8013092 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8013072:	78fb      	ldrb	r3, [r7, #3]
 8013074:	f003 020f 	and.w	r2, r3, #15
 8013078:	4613      	mov	r3, r2
 801307a:	00db      	lsls	r3, r3, #3
 801307c:	4413      	add	r3, r2
 801307e:	009b      	lsls	r3, r3, #2
 8013080:	3310      	adds	r3, #16
 8013082:	687a      	ldr	r2, [r7, #4]
 8013084:	4413      	add	r3, r2
 8013086:	3304      	adds	r3, #4
 8013088:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 801308a:	68fb      	ldr	r3, [r7, #12]
 801308c:	2201      	movs	r2, #1
 801308e:	705a      	strb	r2, [r3, #1]
 8013090:	e00f      	b.n	80130b2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8013092:	78fb      	ldrb	r3, [r7, #3]
 8013094:	f003 020f 	and.w	r2, r3, #15
 8013098:	4613      	mov	r3, r2
 801309a:	00db      	lsls	r3, r3, #3
 801309c:	4413      	add	r3, r2
 801309e:	009b      	lsls	r3, r3, #2
 80130a0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80130a4:	687a      	ldr	r2, [r7, #4]
 80130a6:	4413      	add	r3, r2
 80130a8:	3304      	adds	r3, #4
 80130aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80130ac:	68fb      	ldr	r3, [r7, #12]
 80130ae:	2200      	movs	r2, #0
 80130b0:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80130b2:	78fb      	ldrb	r3, [r7, #3]
 80130b4:	f003 030f 	and.w	r3, r3, #15
 80130b8:	b2da      	uxtb	r2, r3
 80130ba:	68fb      	ldr	r3, [r7, #12]
 80130bc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80130be:	687b      	ldr	r3, [r7, #4]
 80130c0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80130c4:	2b01      	cmp	r3, #1
 80130c6:	d101      	bne.n	80130cc <HAL_PCD_EP_Close+0x6e>
 80130c8:	2302      	movs	r3, #2
 80130ca:	e00e      	b.n	80130ea <HAL_PCD_EP_Close+0x8c>
 80130cc:	687b      	ldr	r3, [r7, #4]
 80130ce:	2201      	movs	r2, #1
 80130d0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80130d4:	687b      	ldr	r3, [r7, #4]
 80130d6:	681b      	ldr	r3, [r3, #0]
 80130d8:	68f9      	ldr	r1, [r7, #12]
 80130da:	4618      	mov	r0, r3
 80130dc:	f007 f888 	bl	801a1f0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80130e0:	687b      	ldr	r3, [r7, #4]
 80130e2:	2200      	movs	r2, #0
 80130e4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80130e8:	2300      	movs	r3, #0
}
 80130ea:	4618      	mov	r0, r3
 80130ec:	3710      	adds	r7, #16
 80130ee:	46bd      	mov	sp, r7
 80130f0:	bd80      	pop	{r7, pc}

080130f2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80130f2:	b580      	push	{r7, lr}
 80130f4:	b086      	sub	sp, #24
 80130f6:	af00      	add	r7, sp, #0
 80130f8:	60f8      	str	r0, [r7, #12]
 80130fa:	607a      	str	r2, [r7, #4]
 80130fc:	603b      	str	r3, [r7, #0]
 80130fe:	460b      	mov	r3, r1
 8013100:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8013102:	7afb      	ldrb	r3, [r7, #11]
 8013104:	f003 020f 	and.w	r2, r3, #15
 8013108:	4613      	mov	r3, r2
 801310a:	00db      	lsls	r3, r3, #3
 801310c:	4413      	add	r3, r2
 801310e:	009b      	lsls	r3, r3, #2
 8013110:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8013114:	68fa      	ldr	r2, [r7, #12]
 8013116:	4413      	add	r3, r2
 8013118:	3304      	adds	r3, #4
 801311a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 801311c:	697b      	ldr	r3, [r7, #20]
 801311e:	687a      	ldr	r2, [r7, #4]
 8013120:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8013122:	697b      	ldr	r3, [r7, #20]
 8013124:	683a      	ldr	r2, [r7, #0]
 8013126:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8013128:	697b      	ldr	r3, [r7, #20]
 801312a:	2200      	movs	r2, #0
 801312c:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 801312e:	697b      	ldr	r3, [r7, #20]
 8013130:	2200      	movs	r2, #0
 8013132:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8013134:	7afb      	ldrb	r3, [r7, #11]
 8013136:	f003 030f 	and.w	r3, r3, #15
 801313a:	b2da      	uxtb	r2, r3
 801313c:	697b      	ldr	r3, [r7, #20]
 801313e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8013140:	68fb      	ldr	r3, [r7, #12]
 8013142:	799b      	ldrb	r3, [r3, #6]
 8013144:	2b01      	cmp	r3, #1
 8013146:	d102      	bne.n	801314e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8013148:	687a      	ldr	r2, [r7, #4]
 801314a:	697b      	ldr	r3, [r7, #20]
 801314c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 801314e:	68fb      	ldr	r3, [r7, #12]
 8013150:	6818      	ldr	r0, [r3, #0]
 8013152:	68fb      	ldr	r3, [r7, #12]
 8013154:	799b      	ldrb	r3, [r3, #6]
 8013156:	461a      	mov	r2, r3
 8013158:	6979      	ldr	r1, [r7, #20]
 801315a:	f007 f925 	bl	801a3a8 <USB_EPStartXfer>

  return HAL_OK;
 801315e:	2300      	movs	r3, #0
}
 8013160:	4618      	mov	r0, r3
 8013162:	3718      	adds	r7, #24
 8013164:	46bd      	mov	sp, r7
 8013166:	bd80      	pop	{r7, pc}

08013168 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8013168:	b480      	push	{r7}
 801316a:	b083      	sub	sp, #12
 801316c:	af00      	add	r7, sp, #0
 801316e:	6078      	str	r0, [r7, #4]
 8013170:	460b      	mov	r3, r1
 8013172:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8013174:	78fb      	ldrb	r3, [r7, #3]
 8013176:	f003 020f 	and.w	r2, r3, #15
 801317a:	6879      	ldr	r1, [r7, #4]
 801317c:	4613      	mov	r3, r2
 801317e:	00db      	lsls	r3, r3, #3
 8013180:	4413      	add	r3, r2
 8013182:	009b      	lsls	r3, r3, #2
 8013184:	440b      	add	r3, r1
 8013186:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 801318a:	681b      	ldr	r3, [r3, #0]
}
 801318c:	4618      	mov	r0, r3
 801318e:	370c      	adds	r7, #12
 8013190:	46bd      	mov	sp, r7
 8013192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013196:	4770      	bx	lr

08013198 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8013198:	b580      	push	{r7, lr}
 801319a:	b086      	sub	sp, #24
 801319c:	af00      	add	r7, sp, #0
 801319e:	60f8      	str	r0, [r7, #12]
 80131a0:	607a      	str	r2, [r7, #4]
 80131a2:	603b      	str	r3, [r7, #0]
 80131a4:	460b      	mov	r3, r1
 80131a6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80131a8:	7afb      	ldrb	r3, [r7, #11]
 80131aa:	f003 020f 	and.w	r2, r3, #15
 80131ae:	4613      	mov	r3, r2
 80131b0:	00db      	lsls	r3, r3, #3
 80131b2:	4413      	add	r3, r2
 80131b4:	009b      	lsls	r3, r3, #2
 80131b6:	3310      	adds	r3, #16
 80131b8:	68fa      	ldr	r2, [r7, #12]
 80131ba:	4413      	add	r3, r2
 80131bc:	3304      	adds	r3, #4
 80131be:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80131c0:	697b      	ldr	r3, [r7, #20]
 80131c2:	687a      	ldr	r2, [r7, #4]
 80131c4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80131c6:	697b      	ldr	r3, [r7, #20]
 80131c8:	683a      	ldr	r2, [r7, #0]
 80131ca:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80131cc:	697b      	ldr	r3, [r7, #20]
 80131ce:	2200      	movs	r2, #0
 80131d0:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80131d2:	697b      	ldr	r3, [r7, #20]
 80131d4:	2201      	movs	r2, #1
 80131d6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80131d8:	7afb      	ldrb	r3, [r7, #11]
 80131da:	f003 030f 	and.w	r3, r3, #15
 80131de:	b2da      	uxtb	r2, r3
 80131e0:	697b      	ldr	r3, [r7, #20]
 80131e2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80131e4:	68fb      	ldr	r3, [r7, #12]
 80131e6:	799b      	ldrb	r3, [r3, #6]
 80131e8:	2b01      	cmp	r3, #1
 80131ea:	d102      	bne.n	80131f2 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80131ec:	687a      	ldr	r2, [r7, #4]
 80131ee:	697b      	ldr	r3, [r7, #20]
 80131f0:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80131f2:	68fb      	ldr	r3, [r7, #12]
 80131f4:	6818      	ldr	r0, [r3, #0]
 80131f6:	68fb      	ldr	r3, [r7, #12]
 80131f8:	799b      	ldrb	r3, [r3, #6]
 80131fa:	461a      	mov	r2, r3
 80131fc:	6979      	ldr	r1, [r7, #20]
 80131fe:	f007 f8d3 	bl	801a3a8 <USB_EPStartXfer>

  return HAL_OK;
 8013202:	2300      	movs	r3, #0
}
 8013204:	4618      	mov	r0, r3
 8013206:	3718      	adds	r7, #24
 8013208:	46bd      	mov	sp, r7
 801320a:	bd80      	pop	{r7, pc}

0801320c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 801320c:	b580      	push	{r7, lr}
 801320e:	b084      	sub	sp, #16
 8013210:	af00      	add	r7, sp, #0
 8013212:	6078      	str	r0, [r7, #4]
 8013214:	460b      	mov	r3, r1
 8013216:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8013218:	78fb      	ldrb	r3, [r7, #3]
 801321a:	f003 030f 	and.w	r3, r3, #15
 801321e:	687a      	ldr	r2, [r7, #4]
 8013220:	7912      	ldrb	r2, [r2, #4]
 8013222:	4293      	cmp	r3, r2
 8013224:	d901      	bls.n	801322a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8013226:	2301      	movs	r3, #1
 8013228:	e04f      	b.n	80132ca <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 801322a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801322e:	2b00      	cmp	r3, #0
 8013230:	da0f      	bge.n	8013252 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8013232:	78fb      	ldrb	r3, [r7, #3]
 8013234:	f003 020f 	and.w	r2, r3, #15
 8013238:	4613      	mov	r3, r2
 801323a:	00db      	lsls	r3, r3, #3
 801323c:	4413      	add	r3, r2
 801323e:	009b      	lsls	r3, r3, #2
 8013240:	3310      	adds	r3, #16
 8013242:	687a      	ldr	r2, [r7, #4]
 8013244:	4413      	add	r3, r2
 8013246:	3304      	adds	r3, #4
 8013248:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 801324a:	68fb      	ldr	r3, [r7, #12]
 801324c:	2201      	movs	r2, #1
 801324e:	705a      	strb	r2, [r3, #1]
 8013250:	e00d      	b.n	801326e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8013252:	78fa      	ldrb	r2, [r7, #3]
 8013254:	4613      	mov	r3, r2
 8013256:	00db      	lsls	r3, r3, #3
 8013258:	4413      	add	r3, r2
 801325a:	009b      	lsls	r3, r3, #2
 801325c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8013260:	687a      	ldr	r2, [r7, #4]
 8013262:	4413      	add	r3, r2
 8013264:	3304      	adds	r3, #4
 8013266:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8013268:	68fb      	ldr	r3, [r7, #12]
 801326a:	2200      	movs	r2, #0
 801326c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 801326e:	68fb      	ldr	r3, [r7, #12]
 8013270:	2201      	movs	r2, #1
 8013272:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8013274:	78fb      	ldrb	r3, [r7, #3]
 8013276:	f003 030f 	and.w	r3, r3, #15
 801327a:	b2da      	uxtb	r2, r3
 801327c:	68fb      	ldr	r3, [r7, #12]
 801327e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8013280:	687b      	ldr	r3, [r7, #4]
 8013282:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8013286:	2b01      	cmp	r3, #1
 8013288:	d101      	bne.n	801328e <HAL_PCD_EP_SetStall+0x82>
 801328a:	2302      	movs	r3, #2
 801328c:	e01d      	b.n	80132ca <HAL_PCD_EP_SetStall+0xbe>
 801328e:	687b      	ldr	r3, [r7, #4]
 8013290:	2201      	movs	r2, #1
 8013292:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8013296:	687b      	ldr	r3, [r7, #4]
 8013298:	681b      	ldr	r3, [r3, #0]
 801329a:	68f9      	ldr	r1, [r7, #12]
 801329c:	4618      	mov	r0, r3
 801329e:	f007 fc67 	bl	801ab70 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80132a2:	78fb      	ldrb	r3, [r7, #3]
 80132a4:	f003 030f 	and.w	r3, r3, #15
 80132a8:	2b00      	cmp	r3, #0
 80132aa:	d109      	bne.n	80132c0 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80132ac:	687b      	ldr	r3, [r7, #4]
 80132ae:	6818      	ldr	r0, [r3, #0]
 80132b0:	687b      	ldr	r3, [r7, #4]
 80132b2:	7999      	ldrb	r1, [r3, #6]
 80132b4:	687b      	ldr	r3, [r7, #4]
 80132b6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80132ba:	461a      	mov	r2, r3
 80132bc:	f007 fe5a 	bl	801af74 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80132c0:	687b      	ldr	r3, [r7, #4]
 80132c2:	2200      	movs	r2, #0
 80132c4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80132c8:	2300      	movs	r3, #0
}
 80132ca:	4618      	mov	r0, r3
 80132cc:	3710      	adds	r7, #16
 80132ce:	46bd      	mov	sp, r7
 80132d0:	bd80      	pop	{r7, pc}

080132d2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80132d2:	b580      	push	{r7, lr}
 80132d4:	b084      	sub	sp, #16
 80132d6:	af00      	add	r7, sp, #0
 80132d8:	6078      	str	r0, [r7, #4]
 80132da:	460b      	mov	r3, r1
 80132dc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80132de:	78fb      	ldrb	r3, [r7, #3]
 80132e0:	f003 030f 	and.w	r3, r3, #15
 80132e4:	687a      	ldr	r2, [r7, #4]
 80132e6:	7912      	ldrb	r2, [r2, #4]
 80132e8:	4293      	cmp	r3, r2
 80132ea:	d901      	bls.n	80132f0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80132ec:	2301      	movs	r3, #1
 80132ee:	e042      	b.n	8013376 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80132f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80132f4:	2b00      	cmp	r3, #0
 80132f6:	da0f      	bge.n	8013318 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80132f8:	78fb      	ldrb	r3, [r7, #3]
 80132fa:	f003 020f 	and.w	r2, r3, #15
 80132fe:	4613      	mov	r3, r2
 8013300:	00db      	lsls	r3, r3, #3
 8013302:	4413      	add	r3, r2
 8013304:	009b      	lsls	r3, r3, #2
 8013306:	3310      	adds	r3, #16
 8013308:	687a      	ldr	r2, [r7, #4]
 801330a:	4413      	add	r3, r2
 801330c:	3304      	adds	r3, #4
 801330e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8013310:	68fb      	ldr	r3, [r7, #12]
 8013312:	2201      	movs	r2, #1
 8013314:	705a      	strb	r2, [r3, #1]
 8013316:	e00f      	b.n	8013338 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8013318:	78fb      	ldrb	r3, [r7, #3]
 801331a:	f003 020f 	and.w	r2, r3, #15
 801331e:	4613      	mov	r3, r2
 8013320:	00db      	lsls	r3, r3, #3
 8013322:	4413      	add	r3, r2
 8013324:	009b      	lsls	r3, r3, #2
 8013326:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 801332a:	687a      	ldr	r2, [r7, #4]
 801332c:	4413      	add	r3, r2
 801332e:	3304      	adds	r3, #4
 8013330:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8013332:	68fb      	ldr	r3, [r7, #12]
 8013334:	2200      	movs	r2, #0
 8013336:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8013338:	68fb      	ldr	r3, [r7, #12]
 801333a:	2200      	movs	r2, #0
 801333c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 801333e:	78fb      	ldrb	r3, [r7, #3]
 8013340:	f003 030f 	and.w	r3, r3, #15
 8013344:	b2da      	uxtb	r2, r3
 8013346:	68fb      	ldr	r3, [r7, #12]
 8013348:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 801334a:	687b      	ldr	r3, [r7, #4]
 801334c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8013350:	2b01      	cmp	r3, #1
 8013352:	d101      	bne.n	8013358 <HAL_PCD_EP_ClrStall+0x86>
 8013354:	2302      	movs	r3, #2
 8013356:	e00e      	b.n	8013376 <HAL_PCD_EP_ClrStall+0xa4>
 8013358:	687b      	ldr	r3, [r7, #4]
 801335a:	2201      	movs	r2, #1
 801335c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8013360:	687b      	ldr	r3, [r7, #4]
 8013362:	681b      	ldr	r3, [r3, #0]
 8013364:	68f9      	ldr	r1, [r7, #12]
 8013366:	4618      	mov	r0, r3
 8013368:	f007 fc70 	bl	801ac4c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 801336c:	687b      	ldr	r3, [r7, #4]
 801336e:	2200      	movs	r2, #0
 8013370:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8013374:	2300      	movs	r3, #0
}
 8013376:	4618      	mov	r0, r3
 8013378:	3710      	adds	r7, #16
 801337a:	46bd      	mov	sp, r7
 801337c:	bd80      	pop	{r7, pc}

0801337e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 801337e:	b580      	push	{r7, lr}
 8013380:	b084      	sub	sp, #16
 8013382:	af00      	add	r7, sp, #0
 8013384:	6078      	str	r0, [r7, #4]
 8013386:	460b      	mov	r3, r1
 8013388:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 801338a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801338e:	2b00      	cmp	r3, #0
 8013390:	da0c      	bge.n	80133ac <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8013392:	78fb      	ldrb	r3, [r7, #3]
 8013394:	f003 020f 	and.w	r2, r3, #15
 8013398:	4613      	mov	r3, r2
 801339a:	00db      	lsls	r3, r3, #3
 801339c:	4413      	add	r3, r2
 801339e:	009b      	lsls	r3, r3, #2
 80133a0:	3310      	adds	r3, #16
 80133a2:	687a      	ldr	r2, [r7, #4]
 80133a4:	4413      	add	r3, r2
 80133a6:	3304      	adds	r3, #4
 80133a8:	60fb      	str	r3, [r7, #12]
 80133aa:	e00c      	b.n	80133c6 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80133ac:	78fb      	ldrb	r3, [r7, #3]
 80133ae:	f003 020f 	and.w	r2, r3, #15
 80133b2:	4613      	mov	r3, r2
 80133b4:	00db      	lsls	r3, r3, #3
 80133b6:	4413      	add	r3, r2
 80133b8:	009b      	lsls	r3, r3, #2
 80133ba:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80133be:	687a      	ldr	r2, [r7, #4]
 80133c0:	4413      	add	r3, r2
 80133c2:	3304      	adds	r3, #4
 80133c4:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80133c6:	687b      	ldr	r3, [r7, #4]
 80133c8:	681b      	ldr	r3, [r3, #0]
 80133ca:	68f9      	ldr	r1, [r7, #12]
 80133cc:	4618      	mov	r0, r3
 80133ce:	f007 fa8f 	bl	801a8f0 <USB_EPStopXfer>
 80133d2:	4603      	mov	r3, r0
 80133d4:	72fb      	strb	r3, [r7, #11]

  return ret;
 80133d6:	7afb      	ldrb	r3, [r7, #11]
}
 80133d8:	4618      	mov	r0, r3
 80133da:	3710      	adds	r7, #16
 80133dc:	46bd      	mov	sp, r7
 80133de:	bd80      	pop	{r7, pc}

080133e0 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80133e0:	b580      	push	{r7, lr}
 80133e2:	b08a      	sub	sp, #40	@ 0x28
 80133e4:	af02      	add	r7, sp, #8
 80133e6:	6078      	str	r0, [r7, #4]
 80133e8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80133ea:	687b      	ldr	r3, [r7, #4]
 80133ec:	681b      	ldr	r3, [r3, #0]
 80133ee:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80133f0:	697b      	ldr	r3, [r7, #20]
 80133f2:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80133f4:	683a      	ldr	r2, [r7, #0]
 80133f6:	4613      	mov	r3, r2
 80133f8:	00db      	lsls	r3, r3, #3
 80133fa:	4413      	add	r3, r2
 80133fc:	009b      	lsls	r3, r3, #2
 80133fe:	3310      	adds	r3, #16
 8013400:	687a      	ldr	r2, [r7, #4]
 8013402:	4413      	add	r3, r2
 8013404:	3304      	adds	r3, #4
 8013406:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8013408:	68fb      	ldr	r3, [r7, #12]
 801340a:	695a      	ldr	r2, [r3, #20]
 801340c:	68fb      	ldr	r3, [r7, #12]
 801340e:	691b      	ldr	r3, [r3, #16]
 8013410:	429a      	cmp	r2, r3
 8013412:	d901      	bls.n	8013418 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8013414:	2301      	movs	r3, #1
 8013416:	e06b      	b.n	80134f0 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8013418:	68fb      	ldr	r3, [r7, #12]
 801341a:	691a      	ldr	r2, [r3, #16]
 801341c:	68fb      	ldr	r3, [r7, #12]
 801341e:	695b      	ldr	r3, [r3, #20]
 8013420:	1ad3      	subs	r3, r2, r3
 8013422:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8013424:	68fb      	ldr	r3, [r7, #12]
 8013426:	689b      	ldr	r3, [r3, #8]
 8013428:	69fa      	ldr	r2, [r7, #28]
 801342a:	429a      	cmp	r2, r3
 801342c:	d902      	bls.n	8013434 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 801342e:	68fb      	ldr	r3, [r7, #12]
 8013430:	689b      	ldr	r3, [r3, #8]
 8013432:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8013434:	69fb      	ldr	r3, [r7, #28]
 8013436:	3303      	adds	r3, #3
 8013438:	089b      	lsrs	r3, r3, #2
 801343a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 801343c:	e02a      	b.n	8013494 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 801343e:	68fb      	ldr	r3, [r7, #12]
 8013440:	691a      	ldr	r2, [r3, #16]
 8013442:	68fb      	ldr	r3, [r7, #12]
 8013444:	695b      	ldr	r3, [r3, #20]
 8013446:	1ad3      	subs	r3, r2, r3
 8013448:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 801344a:	68fb      	ldr	r3, [r7, #12]
 801344c:	689b      	ldr	r3, [r3, #8]
 801344e:	69fa      	ldr	r2, [r7, #28]
 8013450:	429a      	cmp	r2, r3
 8013452:	d902      	bls.n	801345a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8013454:	68fb      	ldr	r3, [r7, #12]
 8013456:	689b      	ldr	r3, [r3, #8]
 8013458:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 801345a:	69fb      	ldr	r3, [r7, #28]
 801345c:	3303      	adds	r3, #3
 801345e:	089b      	lsrs	r3, r3, #2
 8013460:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8013462:	68fb      	ldr	r3, [r7, #12]
 8013464:	68d9      	ldr	r1, [r3, #12]
 8013466:	683b      	ldr	r3, [r7, #0]
 8013468:	b2da      	uxtb	r2, r3
 801346a:	69fb      	ldr	r3, [r7, #28]
 801346c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 801346e:	687b      	ldr	r3, [r7, #4]
 8013470:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8013472:	9300      	str	r3, [sp, #0]
 8013474:	4603      	mov	r3, r0
 8013476:	6978      	ldr	r0, [r7, #20]
 8013478:	f007 fae4 	bl	801aa44 <USB_WritePacket>

    ep->xfer_buff  += len;
 801347c:	68fb      	ldr	r3, [r7, #12]
 801347e:	68da      	ldr	r2, [r3, #12]
 8013480:	69fb      	ldr	r3, [r7, #28]
 8013482:	441a      	add	r2, r3
 8013484:	68fb      	ldr	r3, [r7, #12]
 8013486:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8013488:	68fb      	ldr	r3, [r7, #12]
 801348a:	695a      	ldr	r2, [r3, #20]
 801348c:	69fb      	ldr	r3, [r7, #28]
 801348e:	441a      	add	r2, r3
 8013490:	68fb      	ldr	r3, [r7, #12]
 8013492:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8013494:	683b      	ldr	r3, [r7, #0]
 8013496:	015a      	lsls	r2, r3, #5
 8013498:	693b      	ldr	r3, [r7, #16]
 801349a:	4413      	add	r3, r2
 801349c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80134a0:	699b      	ldr	r3, [r3, #24]
 80134a2:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80134a4:	69ba      	ldr	r2, [r7, #24]
 80134a6:	429a      	cmp	r2, r3
 80134a8:	d809      	bhi.n	80134be <PCD_WriteEmptyTxFifo+0xde>
 80134aa:	68fb      	ldr	r3, [r7, #12]
 80134ac:	695a      	ldr	r2, [r3, #20]
 80134ae:	68fb      	ldr	r3, [r7, #12]
 80134b0:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80134b2:	429a      	cmp	r2, r3
 80134b4:	d203      	bcs.n	80134be <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80134b6:	68fb      	ldr	r3, [r7, #12]
 80134b8:	691b      	ldr	r3, [r3, #16]
 80134ba:	2b00      	cmp	r3, #0
 80134bc:	d1bf      	bne.n	801343e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80134be:	68fb      	ldr	r3, [r7, #12]
 80134c0:	691a      	ldr	r2, [r3, #16]
 80134c2:	68fb      	ldr	r3, [r7, #12]
 80134c4:	695b      	ldr	r3, [r3, #20]
 80134c6:	429a      	cmp	r2, r3
 80134c8:	d811      	bhi.n	80134ee <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80134ca:	683b      	ldr	r3, [r7, #0]
 80134cc:	f003 030f 	and.w	r3, r3, #15
 80134d0:	2201      	movs	r2, #1
 80134d2:	fa02 f303 	lsl.w	r3, r2, r3
 80134d6:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80134d8:	693b      	ldr	r3, [r7, #16]
 80134da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80134de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80134e0:	68bb      	ldr	r3, [r7, #8]
 80134e2:	43db      	mvns	r3, r3
 80134e4:	6939      	ldr	r1, [r7, #16]
 80134e6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80134ea:	4013      	ands	r3, r2
 80134ec:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80134ee:	2300      	movs	r3, #0
}
 80134f0:	4618      	mov	r0, r3
 80134f2:	3720      	adds	r7, #32
 80134f4:	46bd      	mov	sp, r7
 80134f6:	bd80      	pop	{r7, pc}

080134f8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80134f8:	b580      	push	{r7, lr}
 80134fa:	b088      	sub	sp, #32
 80134fc:	af00      	add	r7, sp, #0
 80134fe:	6078      	str	r0, [r7, #4]
 8013500:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8013502:	687b      	ldr	r3, [r7, #4]
 8013504:	681b      	ldr	r3, [r3, #0]
 8013506:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013508:	69fb      	ldr	r3, [r7, #28]
 801350a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 801350c:	69fb      	ldr	r3, [r7, #28]
 801350e:	333c      	adds	r3, #60	@ 0x3c
 8013510:	3304      	adds	r3, #4
 8013512:	681b      	ldr	r3, [r3, #0]
 8013514:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8013516:	683b      	ldr	r3, [r7, #0]
 8013518:	015a      	lsls	r2, r3, #5
 801351a:	69bb      	ldr	r3, [r7, #24]
 801351c:	4413      	add	r3, r2
 801351e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013522:	689b      	ldr	r3, [r3, #8]
 8013524:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8013526:	687b      	ldr	r3, [r7, #4]
 8013528:	799b      	ldrb	r3, [r3, #6]
 801352a:	2b01      	cmp	r3, #1
 801352c:	d17b      	bne.n	8013626 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 801352e:	693b      	ldr	r3, [r7, #16]
 8013530:	f003 0308 	and.w	r3, r3, #8
 8013534:	2b00      	cmp	r3, #0
 8013536:	d015      	beq.n	8013564 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8013538:	697b      	ldr	r3, [r7, #20]
 801353a:	4a61      	ldr	r2, [pc, #388]	@ (80136c0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 801353c:	4293      	cmp	r3, r2
 801353e:	f240 80b9 	bls.w	80136b4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8013542:	693b      	ldr	r3, [r7, #16]
 8013544:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8013548:	2b00      	cmp	r3, #0
 801354a:	f000 80b3 	beq.w	80136b4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 801354e:	683b      	ldr	r3, [r7, #0]
 8013550:	015a      	lsls	r2, r3, #5
 8013552:	69bb      	ldr	r3, [r7, #24]
 8013554:	4413      	add	r3, r2
 8013556:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801355a:	461a      	mov	r2, r3
 801355c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8013560:	6093      	str	r3, [r2, #8]
 8013562:	e0a7      	b.n	80136b4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8013564:	693b      	ldr	r3, [r7, #16]
 8013566:	f003 0320 	and.w	r3, r3, #32
 801356a:	2b00      	cmp	r3, #0
 801356c:	d009      	beq.n	8013582 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 801356e:	683b      	ldr	r3, [r7, #0]
 8013570:	015a      	lsls	r2, r3, #5
 8013572:	69bb      	ldr	r3, [r7, #24]
 8013574:	4413      	add	r3, r2
 8013576:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801357a:	461a      	mov	r2, r3
 801357c:	2320      	movs	r3, #32
 801357e:	6093      	str	r3, [r2, #8]
 8013580:	e098      	b.n	80136b4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8013582:	693b      	ldr	r3, [r7, #16]
 8013584:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8013588:	2b00      	cmp	r3, #0
 801358a:	f040 8093 	bne.w	80136b4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 801358e:	697b      	ldr	r3, [r7, #20]
 8013590:	4a4b      	ldr	r2, [pc, #300]	@ (80136c0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8013592:	4293      	cmp	r3, r2
 8013594:	d90f      	bls.n	80135b6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8013596:	693b      	ldr	r3, [r7, #16]
 8013598:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 801359c:	2b00      	cmp	r3, #0
 801359e:	d00a      	beq.n	80135b6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80135a0:	683b      	ldr	r3, [r7, #0]
 80135a2:	015a      	lsls	r2, r3, #5
 80135a4:	69bb      	ldr	r3, [r7, #24]
 80135a6:	4413      	add	r3, r2
 80135a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80135ac:	461a      	mov	r2, r3
 80135ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80135b2:	6093      	str	r3, [r2, #8]
 80135b4:	e07e      	b.n	80136b4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80135b6:	683a      	ldr	r2, [r7, #0]
 80135b8:	4613      	mov	r3, r2
 80135ba:	00db      	lsls	r3, r3, #3
 80135bc:	4413      	add	r3, r2
 80135be:	009b      	lsls	r3, r3, #2
 80135c0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80135c4:	687a      	ldr	r2, [r7, #4]
 80135c6:	4413      	add	r3, r2
 80135c8:	3304      	adds	r3, #4
 80135ca:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80135cc:	68fb      	ldr	r3, [r7, #12]
 80135ce:	6a1a      	ldr	r2, [r3, #32]
 80135d0:	683b      	ldr	r3, [r7, #0]
 80135d2:	0159      	lsls	r1, r3, #5
 80135d4:	69bb      	ldr	r3, [r7, #24]
 80135d6:	440b      	add	r3, r1
 80135d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80135dc:	691b      	ldr	r3, [r3, #16]
 80135de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80135e2:	1ad2      	subs	r2, r2, r3
 80135e4:	68fb      	ldr	r3, [r7, #12]
 80135e6:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80135e8:	683b      	ldr	r3, [r7, #0]
 80135ea:	2b00      	cmp	r3, #0
 80135ec:	d114      	bne.n	8013618 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80135ee:	68fb      	ldr	r3, [r7, #12]
 80135f0:	691b      	ldr	r3, [r3, #16]
 80135f2:	2b00      	cmp	r3, #0
 80135f4:	d109      	bne.n	801360a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80135f6:	687b      	ldr	r3, [r7, #4]
 80135f8:	6818      	ldr	r0, [r3, #0]
 80135fa:	687b      	ldr	r3, [r7, #4]
 80135fc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8013600:	461a      	mov	r2, r3
 8013602:	2101      	movs	r1, #1
 8013604:	f007 fcb6 	bl	801af74 <USB_EP0_OutStart>
 8013608:	e006      	b.n	8013618 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 801360a:	68fb      	ldr	r3, [r7, #12]
 801360c:	68da      	ldr	r2, [r3, #12]
 801360e:	68fb      	ldr	r3, [r7, #12]
 8013610:	695b      	ldr	r3, [r3, #20]
 8013612:	441a      	add	r2, r3
 8013614:	68fb      	ldr	r3, [r7, #12]
 8013616:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8013618:	683b      	ldr	r3, [r7, #0]
 801361a:	b2db      	uxtb	r3, r3
 801361c:	4619      	mov	r1, r3
 801361e:	6878      	ldr	r0, [r7, #4]
 8013620:	f009 fff6 	bl	801d610 <HAL_PCD_DataOutStageCallback>
 8013624:	e046      	b.n	80136b4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8013626:	697b      	ldr	r3, [r7, #20]
 8013628:	4a26      	ldr	r2, [pc, #152]	@ (80136c4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 801362a:	4293      	cmp	r3, r2
 801362c:	d124      	bne.n	8013678 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 801362e:	693b      	ldr	r3, [r7, #16]
 8013630:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8013634:	2b00      	cmp	r3, #0
 8013636:	d00a      	beq.n	801364e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8013638:	683b      	ldr	r3, [r7, #0]
 801363a:	015a      	lsls	r2, r3, #5
 801363c:	69bb      	ldr	r3, [r7, #24]
 801363e:	4413      	add	r3, r2
 8013640:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013644:	461a      	mov	r2, r3
 8013646:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801364a:	6093      	str	r3, [r2, #8]
 801364c:	e032      	b.n	80136b4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 801364e:	693b      	ldr	r3, [r7, #16]
 8013650:	f003 0320 	and.w	r3, r3, #32
 8013654:	2b00      	cmp	r3, #0
 8013656:	d008      	beq.n	801366a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8013658:	683b      	ldr	r3, [r7, #0]
 801365a:	015a      	lsls	r2, r3, #5
 801365c:	69bb      	ldr	r3, [r7, #24]
 801365e:	4413      	add	r3, r2
 8013660:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013664:	461a      	mov	r2, r3
 8013666:	2320      	movs	r3, #32
 8013668:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 801366a:	683b      	ldr	r3, [r7, #0]
 801366c:	b2db      	uxtb	r3, r3
 801366e:	4619      	mov	r1, r3
 8013670:	6878      	ldr	r0, [r7, #4]
 8013672:	f009 ffcd 	bl	801d610 <HAL_PCD_DataOutStageCallback>
 8013676:	e01d      	b.n	80136b4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8013678:	683b      	ldr	r3, [r7, #0]
 801367a:	2b00      	cmp	r3, #0
 801367c:	d114      	bne.n	80136a8 <PCD_EP_OutXfrComplete_int+0x1b0>
 801367e:	6879      	ldr	r1, [r7, #4]
 8013680:	683a      	ldr	r2, [r7, #0]
 8013682:	4613      	mov	r3, r2
 8013684:	00db      	lsls	r3, r3, #3
 8013686:	4413      	add	r3, r2
 8013688:	009b      	lsls	r3, r3, #2
 801368a:	440b      	add	r3, r1
 801368c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8013690:	681b      	ldr	r3, [r3, #0]
 8013692:	2b00      	cmp	r3, #0
 8013694:	d108      	bne.n	80136a8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8013696:	687b      	ldr	r3, [r7, #4]
 8013698:	6818      	ldr	r0, [r3, #0]
 801369a:	687b      	ldr	r3, [r7, #4]
 801369c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80136a0:	461a      	mov	r2, r3
 80136a2:	2100      	movs	r1, #0
 80136a4:	f007 fc66 	bl	801af74 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80136a8:	683b      	ldr	r3, [r7, #0]
 80136aa:	b2db      	uxtb	r3, r3
 80136ac:	4619      	mov	r1, r3
 80136ae:	6878      	ldr	r0, [r7, #4]
 80136b0:	f009 ffae 	bl	801d610 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80136b4:	2300      	movs	r3, #0
}
 80136b6:	4618      	mov	r0, r3
 80136b8:	3720      	adds	r7, #32
 80136ba:	46bd      	mov	sp, r7
 80136bc:	bd80      	pop	{r7, pc}
 80136be:	bf00      	nop
 80136c0:	4f54300a 	.word	0x4f54300a
 80136c4:	4f54310a 	.word	0x4f54310a

080136c8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80136c8:	b580      	push	{r7, lr}
 80136ca:	b086      	sub	sp, #24
 80136cc:	af00      	add	r7, sp, #0
 80136ce:	6078      	str	r0, [r7, #4]
 80136d0:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80136d2:	687b      	ldr	r3, [r7, #4]
 80136d4:	681b      	ldr	r3, [r3, #0]
 80136d6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80136d8:	697b      	ldr	r3, [r7, #20]
 80136da:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80136dc:	697b      	ldr	r3, [r7, #20]
 80136de:	333c      	adds	r3, #60	@ 0x3c
 80136e0:	3304      	adds	r3, #4
 80136e2:	681b      	ldr	r3, [r3, #0]
 80136e4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80136e6:	683b      	ldr	r3, [r7, #0]
 80136e8:	015a      	lsls	r2, r3, #5
 80136ea:	693b      	ldr	r3, [r7, #16]
 80136ec:	4413      	add	r3, r2
 80136ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80136f2:	689b      	ldr	r3, [r3, #8]
 80136f4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80136f6:	68fb      	ldr	r3, [r7, #12]
 80136f8:	4a15      	ldr	r2, [pc, #84]	@ (8013750 <PCD_EP_OutSetupPacket_int+0x88>)
 80136fa:	4293      	cmp	r3, r2
 80136fc:	d90e      	bls.n	801371c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80136fe:	68bb      	ldr	r3, [r7, #8]
 8013700:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8013704:	2b00      	cmp	r3, #0
 8013706:	d009      	beq.n	801371c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8013708:	683b      	ldr	r3, [r7, #0]
 801370a:	015a      	lsls	r2, r3, #5
 801370c:	693b      	ldr	r3, [r7, #16]
 801370e:	4413      	add	r3, r2
 8013710:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013714:	461a      	mov	r2, r3
 8013716:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801371a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 801371c:	6878      	ldr	r0, [r7, #4]
 801371e:	f009 ff65 	bl	801d5ec <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8013722:	68fb      	ldr	r3, [r7, #12]
 8013724:	4a0a      	ldr	r2, [pc, #40]	@ (8013750 <PCD_EP_OutSetupPacket_int+0x88>)
 8013726:	4293      	cmp	r3, r2
 8013728:	d90c      	bls.n	8013744 <PCD_EP_OutSetupPacket_int+0x7c>
 801372a:	687b      	ldr	r3, [r7, #4]
 801372c:	799b      	ldrb	r3, [r3, #6]
 801372e:	2b01      	cmp	r3, #1
 8013730:	d108      	bne.n	8013744 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8013732:	687b      	ldr	r3, [r7, #4]
 8013734:	6818      	ldr	r0, [r3, #0]
 8013736:	687b      	ldr	r3, [r7, #4]
 8013738:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 801373c:	461a      	mov	r2, r3
 801373e:	2101      	movs	r1, #1
 8013740:	f007 fc18 	bl	801af74 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8013744:	2300      	movs	r3, #0
}
 8013746:	4618      	mov	r0, r3
 8013748:	3718      	adds	r7, #24
 801374a:	46bd      	mov	sp, r7
 801374c:	bd80      	pop	{r7, pc}
 801374e:	bf00      	nop
 8013750:	4f54300a 	.word	0x4f54300a

08013754 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8013754:	b480      	push	{r7}
 8013756:	b085      	sub	sp, #20
 8013758:	af00      	add	r7, sp, #0
 801375a:	6078      	str	r0, [r7, #4]
 801375c:	460b      	mov	r3, r1
 801375e:	70fb      	strb	r3, [r7, #3]
 8013760:	4613      	mov	r3, r2
 8013762:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8013764:	687b      	ldr	r3, [r7, #4]
 8013766:	681b      	ldr	r3, [r3, #0]
 8013768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801376a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 801376c:	78fb      	ldrb	r3, [r7, #3]
 801376e:	2b00      	cmp	r3, #0
 8013770:	d107      	bne.n	8013782 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8013772:	883b      	ldrh	r3, [r7, #0]
 8013774:	0419      	lsls	r1, r3, #16
 8013776:	687b      	ldr	r3, [r7, #4]
 8013778:	681b      	ldr	r3, [r3, #0]
 801377a:	68ba      	ldr	r2, [r7, #8]
 801377c:	430a      	orrs	r2, r1
 801377e:	629a      	str	r2, [r3, #40]	@ 0x28
 8013780:	e028      	b.n	80137d4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8013782:	687b      	ldr	r3, [r7, #4]
 8013784:	681b      	ldr	r3, [r3, #0]
 8013786:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013788:	0c1b      	lsrs	r3, r3, #16
 801378a:	68ba      	ldr	r2, [r7, #8]
 801378c:	4413      	add	r3, r2
 801378e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8013790:	2300      	movs	r3, #0
 8013792:	73fb      	strb	r3, [r7, #15]
 8013794:	e00d      	b.n	80137b2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8013796:	687b      	ldr	r3, [r7, #4]
 8013798:	681a      	ldr	r2, [r3, #0]
 801379a:	7bfb      	ldrb	r3, [r7, #15]
 801379c:	3340      	adds	r3, #64	@ 0x40
 801379e:	009b      	lsls	r3, r3, #2
 80137a0:	4413      	add	r3, r2
 80137a2:	685b      	ldr	r3, [r3, #4]
 80137a4:	0c1b      	lsrs	r3, r3, #16
 80137a6:	68ba      	ldr	r2, [r7, #8]
 80137a8:	4413      	add	r3, r2
 80137aa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80137ac:	7bfb      	ldrb	r3, [r7, #15]
 80137ae:	3301      	adds	r3, #1
 80137b0:	73fb      	strb	r3, [r7, #15]
 80137b2:	7bfa      	ldrb	r2, [r7, #15]
 80137b4:	78fb      	ldrb	r3, [r7, #3]
 80137b6:	3b01      	subs	r3, #1
 80137b8:	429a      	cmp	r2, r3
 80137ba:	d3ec      	bcc.n	8013796 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80137bc:	883b      	ldrh	r3, [r7, #0]
 80137be:	0418      	lsls	r0, r3, #16
 80137c0:	687b      	ldr	r3, [r7, #4]
 80137c2:	6819      	ldr	r1, [r3, #0]
 80137c4:	78fb      	ldrb	r3, [r7, #3]
 80137c6:	3b01      	subs	r3, #1
 80137c8:	68ba      	ldr	r2, [r7, #8]
 80137ca:	4302      	orrs	r2, r0
 80137cc:	3340      	adds	r3, #64	@ 0x40
 80137ce:	009b      	lsls	r3, r3, #2
 80137d0:	440b      	add	r3, r1
 80137d2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80137d4:	2300      	movs	r3, #0
}
 80137d6:	4618      	mov	r0, r3
 80137d8:	3714      	adds	r7, #20
 80137da:	46bd      	mov	sp, r7
 80137dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137e0:	4770      	bx	lr

080137e2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80137e2:	b480      	push	{r7}
 80137e4:	b083      	sub	sp, #12
 80137e6:	af00      	add	r7, sp, #0
 80137e8:	6078      	str	r0, [r7, #4]
 80137ea:	460b      	mov	r3, r1
 80137ec:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80137ee:	687b      	ldr	r3, [r7, #4]
 80137f0:	681b      	ldr	r3, [r3, #0]
 80137f2:	887a      	ldrh	r2, [r7, #2]
 80137f4:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80137f6:	2300      	movs	r3, #0
}
 80137f8:	4618      	mov	r0, r3
 80137fa:	370c      	adds	r7, #12
 80137fc:	46bd      	mov	sp, r7
 80137fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013802:	4770      	bx	lr

08013804 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8013804:	b480      	push	{r7}
 8013806:	b085      	sub	sp, #20
 8013808:	af00      	add	r7, sp, #0
 801380a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 801380c:	687b      	ldr	r3, [r7, #4]
 801380e:	681b      	ldr	r3, [r3, #0]
 8013810:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8013812:	687b      	ldr	r3, [r7, #4]
 8013814:	2201      	movs	r2, #1
 8013816:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 801381a:	687b      	ldr	r3, [r7, #4]
 801381c:	2200      	movs	r2, #0
 801381e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8013822:	68fb      	ldr	r3, [r7, #12]
 8013824:	699b      	ldr	r3, [r3, #24]
 8013826:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 801382a:	68fb      	ldr	r3, [r7, #12]
 801382c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 801382e:	68fb      	ldr	r3, [r7, #12]
 8013830:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8013832:	4b05      	ldr	r3, [pc, #20]	@ (8013848 <HAL_PCDEx_ActivateLPM+0x44>)
 8013834:	4313      	orrs	r3, r2
 8013836:	68fa      	ldr	r2, [r7, #12]
 8013838:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 801383a:	2300      	movs	r3, #0
}
 801383c:	4618      	mov	r0, r3
 801383e:	3714      	adds	r7, #20
 8013840:	46bd      	mov	sp, r7
 8013842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013846:	4770      	bx	lr
 8013848:	10000003 	.word	0x10000003

0801384c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 801384c:	b480      	push	{r7}
 801384e:	b083      	sub	sp, #12
 8013850:	af00      	add	r7, sp, #0
 8013852:	6078      	str	r0, [r7, #4]
 8013854:	460b      	mov	r3, r1
 8013856:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8013858:	bf00      	nop
 801385a:	370c      	adds	r7, #12
 801385c:	46bd      	mov	sp, r7
 801385e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013862:	4770      	bx	lr

08013864 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8013864:	b580      	push	{r7, lr}
 8013866:	b084      	sub	sp, #16
 8013868:	af00      	add	r7, sp, #0
 801386a:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 801386c:	4b29      	ldr	r3, [pc, #164]	@ (8013914 <HAL_PWREx_ConfigSupply+0xb0>)
 801386e:	68db      	ldr	r3, [r3, #12]
 8013870:	f003 0307 	and.w	r3, r3, #7
 8013874:	2b06      	cmp	r3, #6
 8013876:	d00a      	beq.n	801388e <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8013878:	4b26      	ldr	r3, [pc, #152]	@ (8013914 <HAL_PWREx_ConfigSupply+0xb0>)
 801387a:	68db      	ldr	r3, [r3, #12]
 801387c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8013880:	687a      	ldr	r2, [r7, #4]
 8013882:	429a      	cmp	r2, r3
 8013884:	d001      	beq.n	801388a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8013886:	2301      	movs	r3, #1
 8013888:	e040      	b.n	801390c <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 801388a:	2300      	movs	r3, #0
 801388c:	e03e      	b.n	801390c <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 801388e:	4b21      	ldr	r3, [pc, #132]	@ (8013914 <HAL_PWREx_ConfigSupply+0xb0>)
 8013890:	68db      	ldr	r3, [r3, #12]
 8013892:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8013896:	491f      	ldr	r1, [pc, #124]	@ (8013914 <HAL_PWREx_ConfigSupply+0xb0>)
 8013898:	687b      	ldr	r3, [r7, #4]
 801389a:	4313      	orrs	r3, r2
 801389c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 801389e:	f7fb fde1 	bl	800f464 <HAL_GetTick>
 80138a2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80138a4:	e009      	b.n	80138ba <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80138a6:	f7fb fddd 	bl	800f464 <HAL_GetTick>
 80138aa:	4602      	mov	r2, r0
 80138ac:	68fb      	ldr	r3, [r7, #12]
 80138ae:	1ad3      	subs	r3, r2, r3
 80138b0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80138b4:	d901      	bls.n	80138ba <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80138b6:	2301      	movs	r3, #1
 80138b8:	e028      	b.n	801390c <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80138ba:	4b16      	ldr	r3, [pc, #88]	@ (8013914 <HAL_PWREx_ConfigSupply+0xb0>)
 80138bc:	685b      	ldr	r3, [r3, #4]
 80138be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80138c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80138c6:	d1ee      	bne.n	80138a6 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80138c8:	687b      	ldr	r3, [r7, #4]
 80138ca:	2b1e      	cmp	r3, #30
 80138cc:	d008      	beq.n	80138e0 <HAL_PWREx_ConfigSupply+0x7c>
 80138ce:	687b      	ldr	r3, [r7, #4]
 80138d0:	2b2e      	cmp	r3, #46	@ 0x2e
 80138d2:	d005      	beq.n	80138e0 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80138d4:	687b      	ldr	r3, [r7, #4]
 80138d6:	2b1d      	cmp	r3, #29
 80138d8:	d002      	beq.n	80138e0 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80138da:	687b      	ldr	r3, [r7, #4]
 80138dc:	2b2d      	cmp	r3, #45	@ 0x2d
 80138de:	d114      	bne.n	801390a <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80138e0:	f7fb fdc0 	bl	800f464 <HAL_GetTick>
 80138e4:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80138e6:	e009      	b.n	80138fc <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80138e8:	f7fb fdbc 	bl	800f464 <HAL_GetTick>
 80138ec:	4602      	mov	r2, r0
 80138ee:	68fb      	ldr	r3, [r7, #12]
 80138f0:	1ad3      	subs	r3, r2, r3
 80138f2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80138f6:	d901      	bls.n	80138fc <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80138f8:	2301      	movs	r3, #1
 80138fa:	e007      	b.n	801390c <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80138fc:	4b05      	ldr	r3, [pc, #20]	@ (8013914 <HAL_PWREx_ConfigSupply+0xb0>)
 80138fe:	68db      	ldr	r3, [r3, #12]
 8013900:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8013904:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013908:	d1ee      	bne.n	80138e8 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 801390a:	2300      	movs	r3, #0
}
 801390c:	4618      	mov	r0, r3
 801390e:	3710      	adds	r7, #16
 8013910:	46bd      	mov	sp, r7
 8013912:	bd80      	pop	{r7, pc}
 8013914:	58024800 	.word	0x58024800

08013918 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8013918:	b480      	push	{r7}
 801391a:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 801391c:	4b05      	ldr	r3, [pc, #20]	@ (8013934 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 801391e:	68db      	ldr	r3, [r3, #12]
 8013920:	4a04      	ldr	r2, [pc, #16]	@ (8013934 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8013922:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8013926:	60d3      	str	r3, [r2, #12]
}
 8013928:	bf00      	nop
 801392a:	46bd      	mov	sp, r7
 801392c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013930:	4770      	bx	lr
 8013932:	bf00      	nop
 8013934:	58024800 	.word	0x58024800

08013938 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8013938:	b580      	push	{r7, lr}
 801393a:	b08c      	sub	sp, #48	@ 0x30
 801393c:	af00      	add	r7, sp, #0
 801393e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8013940:	687b      	ldr	r3, [r7, #4]
 8013942:	2b00      	cmp	r3, #0
 8013944:	d102      	bne.n	801394c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8013946:	2301      	movs	r3, #1
 8013948:	f000 bc48 	b.w	80141dc <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 801394c:	687b      	ldr	r3, [r7, #4]
 801394e:	681b      	ldr	r3, [r3, #0]
 8013950:	f003 0301 	and.w	r3, r3, #1
 8013954:	2b00      	cmp	r3, #0
 8013956:	f000 8088 	beq.w	8013a6a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 801395a:	4b99      	ldr	r3, [pc, #612]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 801395c:	691b      	ldr	r3, [r3, #16]
 801395e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8013962:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8013964:	4b96      	ldr	r3, [pc, #600]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 8013966:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013968:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 801396a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801396c:	2b10      	cmp	r3, #16
 801396e:	d007      	beq.n	8013980 <HAL_RCC_OscConfig+0x48>
 8013970:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013972:	2b18      	cmp	r3, #24
 8013974:	d111      	bne.n	801399a <HAL_RCC_OscConfig+0x62>
 8013976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013978:	f003 0303 	and.w	r3, r3, #3
 801397c:	2b02      	cmp	r3, #2
 801397e:	d10c      	bne.n	801399a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8013980:	4b8f      	ldr	r3, [pc, #572]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 8013982:	681b      	ldr	r3, [r3, #0]
 8013984:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8013988:	2b00      	cmp	r3, #0
 801398a:	d06d      	beq.n	8013a68 <HAL_RCC_OscConfig+0x130>
 801398c:	687b      	ldr	r3, [r7, #4]
 801398e:	685b      	ldr	r3, [r3, #4]
 8013990:	2b00      	cmp	r3, #0
 8013992:	d169      	bne.n	8013a68 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8013994:	2301      	movs	r3, #1
 8013996:	f000 bc21 	b.w	80141dc <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 801399a:	687b      	ldr	r3, [r7, #4]
 801399c:	685b      	ldr	r3, [r3, #4]
 801399e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80139a2:	d106      	bne.n	80139b2 <HAL_RCC_OscConfig+0x7a>
 80139a4:	4b86      	ldr	r3, [pc, #536]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 80139a6:	681b      	ldr	r3, [r3, #0]
 80139a8:	4a85      	ldr	r2, [pc, #532]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 80139aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80139ae:	6013      	str	r3, [r2, #0]
 80139b0:	e02e      	b.n	8013a10 <HAL_RCC_OscConfig+0xd8>
 80139b2:	687b      	ldr	r3, [r7, #4]
 80139b4:	685b      	ldr	r3, [r3, #4]
 80139b6:	2b00      	cmp	r3, #0
 80139b8:	d10c      	bne.n	80139d4 <HAL_RCC_OscConfig+0x9c>
 80139ba:	4b81      	ldr	r3, [pc, #516]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 80139bc:	681b      	ldr	r3, [r3, #0]
 80139be:	4a80      	ldr	r2, [pc, #512]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 80139c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80139c4:	6013      	str	r3, [r2, #0]
 80139c6:	4b7e      	ldr	r3, [pc, #504]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 80139c8:	681b      	ldr	r3, [r3, #0]
 80139ca:	4a7d      	ldr	r2, [pc, #500]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 80139cc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80139d0:	6013      	str	r3, [r2, #0]
 80139d2:	e01d      	b.n	8013a10 <HAL_RCC_OscConfig+0xd8>
 80139d4:	687b      	ldr	r3, [r7, #4]
 80139d6:	685b      	ldr	r3, [r3, #4]
 80139d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80139dc:	d10c      	bne.n	80139f8 <HAL_RCC_OscConfig+0xc0>
 80139de:	4b78      	ldr	r3, [pc, #480]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 80139e0:	681b      	ldr	r3, [r3, #0]
 80139e2:	4a77      	ldr	r2, [pc, #476]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 80139e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80139e8:	6013      	str	r3, [r2, #0]
 80139ea:	4b75      	ldr	r3, [pc, #468]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 80139ec:	681b      	ldr	r3, [r3, #0]
 80139ee:	4a74      	ldr	r2, [pc, #464]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 80139f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80139f4:	6013      	str	r3, [r2, #0]
 80139f6:	e00b      	b.n	8013a10 <HAL_RCC_OscConfig+0xd8>
 80139f8:	4b71      	ldr	r3, [pc, #452]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 80139fa:	681b      	ldr	r3, [r3, #0]
 80139fc:	4a70      	ldr	r2, [pc, #448]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 80139fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8013a02:	6013      	str	r3, [r2, #0]
 8013a04:	4b6e      	ldr	r3, [pc, #440]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 8013a06:	681b      	ldr	r3, [r3, #0]
 8013a08:	4a6d      	ldr	r2, [pc, #436]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 8013a0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8013a0e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8013a10:	687b      	ldr	r3, [r7, #4]
 8013a12:	685b      	ldr	r3, [r3, #4]
 8013a14:	2b00      	cmp	r3, #0
 8013a16:	d013      	beq.n	8013a40 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8013a18:	f7fb fd24 	bl	800f464 <HAL_GetTick>
 8013a1c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8013a1e:	e008      	b.n	8013a32 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8013a20:	f7fb fd20 	bl	800f464 <HAL_GetTick>
 8013a24:	4602      	mov	r2, r0
 8013a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a28:	1ad3      	subs	r3, r2, r3
 8013a2a:	2b64      	cmp	r3, #100	@ 0x64
 8013a2c:	d901      	bls.n	8013a32 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8013a2e:	2303      	movs	r3, #3
 8013a30:	e3d4      	b.n	80141dc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8013a32:	4b63      	ldr	r3, [pc, #396]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 8013a34:	681b      	ldr	r3, [r3, #0]
 8013a36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8013a3a:	2b00      	cmp	r3, #0
 8013a3c:	d0f0      	beq.n	8013a20 <HAL_RCC_OscConfig+0xe8>
 8013a3e:	e014      	b.n	8013a6a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8013a40:	f7fb fd10 	bl	800f464 <HAL_GetTick>
 8013a44:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8013a46:	e008      	b.n	8013a5a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8013a48:	f7fb fd0c 	bl	800f464 <HAL_GetTick>
 8013a4c:	4602      	mov	r2, r0
 8013a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a50:	1ad3      	subs	r3, r2, r3
 8013a52:	2b64      	cmp	r3, #100	@ 0x64
 8013a54:	d901      	bls.n	8013a5a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8013a56:	2303      	movs	r3, #3
 8013a58:	e3c0      	b.n	80141dc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8013a5a:	4b59      	ldr	r3, [pc, #356]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 8013a5c:	681b      	ldr	r3, [r3, #0]
 8013a5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8013a62:	2b00      	cmp	r3, #0
 8013a64:	d1f0      	bne.n	8013a48 <HAL_RCC_OscConfig+0x110>
 8013a66:	e000      	b.n	8013a6a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8013a68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8013a6a:	687b      	ldr	r3, [r7, #4]
 8013a6c:	681b      	ldr	r3, [r3, #0]
 8013a6e:	f003 0302 	and.w	r3, r3, #2
 8013a72:	2b00      	cmp	r3, #0
 8013a74:	f000 80ca 	beq.w	8013c0c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8013a78:	4b51      	ldr	r3, [pc, #324]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 8013a7a:	691b      	ldr	r3, [r3, #16]
 8013a7c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8013a80:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8013a82:	4b4f      	ldr	r3, [pc, #316]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 8013a84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013a86:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8013a88:	6a3b      	ldr	r3, [r7, #32]
 8013a8a:	2b00      	cmp	r3, #0
 8013a8c:	d007      	beq.n	8013a9e <HAL_RCC_OscConfig+0x166>
 8013a8e:	6a3b      	ldr	r3, [r7, #32]
 8013a90:	2b18      	cmp	r3, #24
 8013a92:	d156      	bne.n	8013b42 <HAL_RCC_OscConfig+0x20a>
 8013a94:	69fb      	ldr	r3, [r7, #28]
 8013a96:	f003 0303 	and.w	r3, r3, #3
 8013a9a:	2b00      	cmp	r3, #0
 8013a9c:	d151      	bne.n	8013b42 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8013a9e:	4b48      	ldr	r3, [pc, #288]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 8013aa0:	681b      	ldr	r3, [r3, #0]
 8013aa2:	f003 0304 	and.w	r3, r3, #4
 8013aa6:	2b00      	cmp	r3, #0
 8013aa8:	d005      	beq.n	8013ab6 <HAL_RCC_OscConfig+0x17e>
 8013aaa:	687b      	ldr	r3, [r7, #4]
 8013aac:	68db      	ldr	r3, [r3, #12]
 8013aae:	2b00      	cmp	r3, #0
 8013ab0:	d101      	bne.n	8013ab6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8013ab2:	2301      	movs	r3, #1
 8013ab4:	e392      	b.n	80141dc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8013ab6:	4b42      	ldr	r3, [pc, #264]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 8013ab8:	681b      	ldr	r3, [r3, #0]
 8013aba:	f023 0219 	bic.w	r2, r3, #25
 8013abe:	687b      	ldr	r3, [r7, #4]
 8013ac0:	68db      	ldr	r3, [r3, #12]
 8013ac2:	493f      	ldr	r1, [pc, #252]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 8013ac4:	4313      	orrs	r3, r2
 8013ac6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8013ac8:	f7fb fccc 	bl	800f464 <HAL_GetTick>
 8013acc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8013ace:	e008      	b.n	8013ae2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8013ad0:	f7fb fcc8 	bl	800f464 <HAL_GetTick>
 8013ad4:	4602      	mov	r2, r0
 8013ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ad8:	1ad3      	subs	r3, r2, r3
 8013ada:	2b02      	cmp	r3, #2
 8013adc:	d901      	bls.n	8013ae2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8013ade:	2303      	movs	r3, #3
 8013ae0:	e37c      	b.n	80141dc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8013ae2:	4b37      	ldr	r3, [pc, #220]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 8013ae4:	681b      	ldr	r3, [r3, #0]
 8013ae6:	f003 0304 	and.w	r3, r3, #4
 8013aea:	2b00      	cmp	r3, #0
 8013aec:	d0f0      	beq.n	8013ad0 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8013aee:	f7fb fce9 	bl	800f4c4 <HAL_GetREVID>
 8013af2:	4603      	mov	r3, r0
 8013af4:	f241 0203 	movw	r2, #4099	@ 0x1003
 8013af8:	4293      	cmp	r3, r2
 8013afa:	d817      	bhi.n	8013b2c <HAL_RCC_OscConfig+0x1f4>
 8013afc:	687b      	ldr	r3, [r7, #4]
 8013afe:	691b      	ldr	r3, [r3, #16]
 8013b00:	2b40      	cmp	r3, #64	@ 0x40
 8013b02:	d108      	bne.n	8013b16 <HAL_RCC_OscConfig+0x1de>
 8013b04:	4b2e      	ldr	r3, [pc, #184]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 8013b06:	685b      	ldr	r3, [r3, #4]
 8013b08:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8013b0c:	4a2c      	ldr	r2, [pc, #176]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 8013b0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8013b12:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8013b14:	e07a      	b.n	8013c0c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8013b16:	4b2a      	ldr	r3, [pc, #168]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 8013b18:	685b      	ldr	r3, [r3, #4]
 8013b1a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8013b1e:	687b      	ldr	r3, [r7, #4]
 8013b20:	691b      	ldr	r3, [r3, #16]
 8013b22:	031b      	lsls	r3, r3, #12
 8013b24:	4926      	ldr	r1, [pc, #152]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 8013b26:	4313      	orrs	r3, r2
 8013b28:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8013b2a:	e06f      	b.n	8013c0c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8013b2c:	4b24      	ldr	r3, [pc, #144]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 8013b2e:	685b      	ldr	r3, [r3, #4]
 8013b30:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8013b34:	687b      	ldr	r3, [r7, #4]
 8013b36:	691b      	ldr	r3, [r3, #16]
 8013b38:	061b      	lsls	r3, r3, #24
 8013b3a:	4921      	ldr	r1, [pc, #132]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 8013b3c:	4313      	orrs	r3, r2
 8013b3e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8013b40:	e064      	b.n	8013c0c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8013b42:	687b      	ldr	r3, [r7, #4]
 8013b44:	68db      	ldr	r3, [r3, #12]
 8013b46:	2b00      	cmp	r3, #0
 8013b48:	d047      	beq.n	8013bda <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8013b4a:	4b1d      	ldr	r3, [pc, #116]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 8013b4c:	681b      	ldr	r3, [r3, #0]
 8013b4e:	f023 0219 	bic.w	r2, r3, #25
 8013b52:	687b      	ldr	r3, [r7, #4]
 8013b54:	68db      	ldr	r3, [r3, #12]
 8013b56:	491a      	ldr	r1, [pc, #104]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 8013b58:	4313      	orrs	r3, r2
 8013b5a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8013b5c:	f7fb fc82 	bl	800f464 <HAL_GetTick>
 8013b60:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8013b62:	e008      	b.n	8013b76 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8013b64:	f7fb fc7e 	bl	800f464 <HAL_GetTick>
 8013b68:	4602      	mov	r2, r0
 8013b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b6c:	1ad3      	subs	r3, r2, r3
 8013b6e:	2b02      	cmp	r3, #2
 8013b70:	d901      	bls.n	8013b76 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8013b72:	2303      	movs	r3, #3
 8013b74:	e332      	b.n	80141dc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8013b76:	4b12      	ldr	r3, [pc, #72]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 8013b78:	681b      	ldr	r3, [r3, #0]
 8013b7a:	f003 0304 	and.w	r3, r3, #4
 8013b7e:	2b00      	cmp	r3, #0
 8013b80:	d0f0      	beq.n	8013b64 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8013b82:	f7fb fc9f 	bl	800f4c4 <HAL_GetREVID>
 8013b86:	4603      	mov	r3, r0
 8013b88:	f241 0203 	movw	r2, #4099	@ 0x1003
 8013b8c:	4293      	cmp	r3, r2
 8013b8e:	d819      	bhi.n	8013bc4 <HAL_RCC_OscConfig+0x28c>
 8013b90:	687b      	ldr	r3, [r7, #4]
 8013b92:	691b      	ldr	r3, [r3, #16]
 8013b94:	2b40      	cmp	r3, #64	@ 0x40
 8013b96:	d108      	bne.n	8013baa <HAL_RCC_OscConfig+0x272>
 8013b98:	4b09      	ldr	r3, [pc, #36]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 8013b9a:	685b      	ldr	r3, [r3, #4]
 8013b9c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8013ba0:	4a07      	ldr	r2, [pc, #28]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 8013ba2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8013ba6:	6053      	str	r3, [r2, #4]
 8013ba8:	e030      	b.n	8013c0c <HAL_RCC_OscConfig+0x2d4>
 8013baa:	4b05      	ldr	r3, [pc, #20]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 8013bac:	685b      	ldr	r3, [r3, #4]
 8013bae:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8013bb2:	687b      	ldr	r3, [r7, #4]
 8013bb4:	691b      	ldr	r3, [r3, #16]
 8013bb6:	031b      	lsls	r3, r3, #12
 8013bb8:	4901      	ldr	r1, [pc, #4]	@ (8013bc0 <HAL_RCC_OscConfig+0x288>)
 8013bba:	4313      	orrs	r3, r2
 8013bbc:	604b      	str	r3, [r1, #4]
 8013bbe:	e025      	b.n	8013c0c <HAL_RCC_OscConfig+0x2d4>
 8013bc0:	58024400 	.word	0x58024400
 8013bc4:	4b9a      	ldr	r3, [pc, #616]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013bc6:	685b      	ldr	r3, [r3, #4]
 8013bc8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8013bcc:	687b      	ldr	r3, [r7, #4]
 8013bce:	691b      	ldr	r3, [r3, #16]
 8013bd0:	061b      	lsls	r3, r3, #24
 8013bd2:	4997      	ldr	r1, [pc, #604]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013bd4:	4313      	orrs	r3, r2
 8013bd6:	604b      	str	r3, [r1, #4]
 8013bd8:	e018      	b.n	8013c0c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8013bda:	4b95      	ldr	r3, [pc, #596]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013bdc:	681b      	ldr	r3, [r3, #0]
 8013bde:	4a94      	ldr	r2, [pc, #592]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013be0:	f023 0301 	bic.w	r3, r3, #1
 8013be4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8013be6:	f7fb fc3d 	bl	800f464 <HAL_GetTick>
 8013bea:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8013bec:	e008      	b.n	8013c00 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8013bee:	f7fb fc39 	bl	800f464 <HAL_GetTick>
 8013bf2:	4602      	mov	r2, r0
 8013bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013bf6:	1ad3      	subs	r3, r2, r3
 8013bf8:	2b02      	cmp	r3, #2
 8013bfa:	d901      	bls.n	8013c00 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8013bfc:	2303      	movs	r3, #3
 8013bfe:	e2ed      	b.n	80141dc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8013c00:	4b8b      	ldr	r3, [pc, #556]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013c02:	681b      	ldr	r3, [r3, #0]
 8013c04:	f003 0304 	and.w	r3, r3, #4
 8013c08:	2b00      	cmp	r3, #0
 8013c0a:	d1f0      	bne.n	8013bee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8013c0c:	687b      	ldr	r3, [r7, #4]
 8013c0e:	681b      	ldr	r3, [r3, #0]
 8013c10:	f003 0310 	and.w	r3, r3, #16
 8013c14:	2b00      	cmp	r3, #0
 8013c16:	f000 80a9 	beq.w	8013d6c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8013c1a:	4b85      	ldr	r3, [pc, #532]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013c1c:	691b      	ldr	r3, [r3, #16]
 8013c1e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8013c22:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8013c24:	4b82      	ldr	r3, [pc, #520]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013c26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013c28:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8013c2a:	69bb      	ldr	r3, [r7, #24]
 8013c2c:	2b08      	cmp	r3, #8
 8013c2e:	d007      	beq.n	8013c40 <HAL_RCC_OscConfig+0x308>
 8013c30:	69bb      	ldr	r3, [r7, #24]
 8013c32:	2b18      	cmp	r3, #24
 8013c34:	d13a      	bne.n	8013cac <HAL_RCC_OscConfig+0x374>
 8013c36:	697b      	ldr	r3, [r7, #20]
 8013c38:	f003 0303 	and.w	r3, r3, #3
 8013c3c:	2b01      	cmp	r3, #1
 8013c3e:	d135      	bne.n	8013cac <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8013c40:	4b7b      	ldr	r3, [pc, #492]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013c42:	681b      	ldr	r3, [r3, #0]
 8013c44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8013c48:	2b00      	cmp	r3, #0
 8013c4a:	d005      	beq.n	8013c58 <HAL_RCC_OscConfig+0x320>
 8013c4c:	687b      	ldr	r3, [r7, #4]
 8013c4e:	69db      	ldr	r3, [r3, #28]
 8013c50:	2b80      	cmp	r3, #128	@ 0x80
 8013c52:	d001      	beq.n	8013c58 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8013c54:	2301      	movs	r3, #1
 8013c56:	e2c1      	b.n	80141dc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8013c58:	f7fb fc34 	bl	800f4c4 <HAL_GetREVID>
 8013c5c:	4603      	mov	r3, r0
 8013c5e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8013c62:	4293      	cmp	r3, r2
 8013c64:	d817      	bhi.n	8013c96 <HAL_RCC_OscConfig+0x35e>
 8013c66:	687b      	ldr	r3, [r7, #4]
 8013c68:	6a1b      	ldr	r3, [r3, #32]
 8013c6a:	2b20      	cmp	r3, #32
 8013c6c:	d108      	bne.n	8013c80 <HAL_RCC_OscConfig+0x348>
 8013c6e:	4b70      	ldr	r3, [pc, #448]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013c70:	685b      	ldr	r3, [r3, #4]
 8013c72:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8013c76:	4a6e      	ldr	r2, [pc, #440]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013c78:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8013c7c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8013c7e:	e075      	b.n	8013d6c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8013c80:	4b6b      	ldr	r3, [pc, #428]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013c82:	685b      	ldr	r3, [r3, #4]
 8013c84:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8013c88:	687b      	ldr	r3, [r7, #4]
 8013c8a:	6a1b      	ldr	r3, [r3, #32]
 8013c8c:	069b      	lsls	r3, r3, #26
 8013c8e:	4968      	ldr	r1, [pc, #416]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013c90:	4313      	orrs	r3, r2
 8013c92:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8013c94:	e06a      	b.n	8013d6c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8013c96:	4b66      	ldr	r3, [pc, #408]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013c98:	68db      	ldr	r3, [r3, #12]
 8013c9a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8013c9e:	687b      	ldr	r3, [r7, #4]
 8013ca0:	6a1b      	ldr	r3, [r3, #32]
 8013ca2:	061b      	lsls	r3, r3, #24
 8013ca4:	4962      	ldr	r1, [pc, #392]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013ca6:	4313      	orrs	r3, r2
 8013ca8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8013caa:	e05f      	b.n	8013d6c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8013cac:	687b      	ldr	r3, [r7, #4]
 8013cae:	69db      	ldr	r3, [r3, #28]
 8013cb0:	2b00      	cmp	r3, #0
 8013cb2:	d042      	beq.n	8013d3a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8013cb4:	4b5e      	ldr	r3, [pc, #376]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013cb6:	681b      	ldr	r3, [r3, #0]
 8013cb8:	4a5d      	ldr	r2, [pc, #372]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013cba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013cbe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8013cc0:	f7fb fbd0 	bl	800f464 <HAL_GetTick>
 8013cc4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8013cc6:	e008      	b.n	8013cda <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8013cc8:	f7fb fbcc 	bl	800f464 <HAL_GetTick>
 8013ccc:	4602      	mov	r2, r0
 8013cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013cd0:	1ad3      	subs	r3, r2, r3
 8013cd2:	2b02      	cmp	r3, #2
 8013cd4:	d901      	bls.n	8013cda <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8013cd6:	2303      	movs	r3, #3
 8013cd8:	e280      	b.n	80141dc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8013cda:	4b55      	ldr	r3, [pc, #340]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013cdc:	681b      	ldr	r3, [r3, #0]
 8013cde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8013ce2:	2b00      	cmp	r3, #0
 8013ce4:	d0f0      	beq.n	8013cc8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8013ce6:	f7fb fbed 	bl	800f4c4 <HAL_GetREVID>
 8013cea:	4603      	mov	r3, r0
 8013cec:	f241 0203 	movw	r2, #4099	@ 0x1003
 8013cf0:	4293      	cmp	r3, r2
 8013cf2:	d817      	bhi.n	8013d24 <HAL_RCC_OscConfig+0x3ec>
 8013cf4:	687b      	ldr	r3, [r7, #4]
 8013cf6:	6a1b      	ldr	r3, [r3, #32]
 8013cf8:	2b20      	cmp	r3, #32
 8013cfa:	d108      	bne.n	8013d0e <HAL_RCC_OscConfig+0x3d6>
 8013cfc:	4b4c      	ldr	r3, [pc, #304]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013cfe:	685b      	ldr	r3, [r3, #4]
 8013d00:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8013d04:	4a4a      	ldr	r2, [pc, #296]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013d06:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8013d0a:	6053      	str	r3, [r2, #4]
 8013d0c:	e02e      	b.n	8013d6c <HAL_RCC_OscConfig+0x434>
 8013d0e:	4b48      	ldr	r3, [pc, #288]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013d10:	685b      	ldr	r3, [r3, #4]
 8013d12:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8013d16:	687b      	ldr	r3, [r7, #4]
 8013d18:	6a1b      	ldr	r3, [r3, #32]
 8013d1a:	069b      	lsls	r3, r3, #26
 8013d1c:	4944      	ldr	r1, [pc, #272]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013d1e:	4313      	orrs	r3, r2
 8013d20:	604b      	str	r3, [r1, #4]
 8013d22:	e023      	b.n	8013d6c <HAL_RCC_OscConfig+0x434>
 8013d24:	4b42      	ldr	r3, [pc, #264]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013d26:	68db      	ldr	r3, [r3, #12]
 8013d28:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8013d2c:	687b      	ldr	r3, [r7, #4]
 8013d2e:	6a1b      	ldr	r3, [r3, #32]
 8013d30:	061b      	lsls	r3, r3, #24
 8013d32:	493f      	ldr	r1, [pc, #252]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013d34:	4313      	orrs	r3, r2
 8013d36:	60cb      	str	r3, [r1, #12]
 8013d38:	e018      	b.n	8013d6c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8013d3a:	4b3d      	ldr	r3, [pc, #244]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013d3c:	681b      	ldr	r3, [r3, #0]
 8013d3e:	4a3c      	ldr	r2, [pc, #240]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013d40:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8013d44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8013d46:	f7fb fb8d 	bl	800f464 <HAL_GetTick>
 8013d4a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8013d4c:	e008      	b.n	8013d60 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8013d4e:	f7fb fb89 	bl	800f464 <HAL_GetTick>
 8013d52:	4602      	mov	r2, r0
 8013d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013d56:	1ad3      	subs	r3, r2, r3
 8013d58:	2b02      	cmp	r3, #2
 8013d5a:	d901      	bls.n	8013d60 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8013d5c:	2303      	movs	r3, #3
 8013d5e:	e23d      	b.n	80141dc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8013d60:	4b33      	ldr	r3, [pc, #204]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013d62:	681b      	ldr	r3, [r3, #0]
 8013d64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8013d68:	2b00      	cmp	r3, #0
 8013d6a:	d1f0      	bne.n	8013d4e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8013d6c:	687b      	ldr	r3, [r7, #4]
 8013d6e:	681b      	ldr	r3, [r3, #0]
 8013d70:	f003 0308 	and.w	r3, r3, #8
 8013d74:	2b00      	cmp	r3, #0
 8013d76:	d036      	beq.n	8013de6 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8013d78:	687b      	ldr	r3, [r7, #4]
 8013d7a:	695b      	ldr	r3, [r3, #20]
 8013d7c:	2b00      	cmp	r3, #0
 8013d7e:	d019      	beq.n	8013db4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8013d80:	4b2b      	ldr	r3, [pc, #172]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013d82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013d84:	4a2a      	ldr	r2, [pc, #168]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013d86:	f043 0301 	orr.w	r3, r3, #1
 8013d8a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8013d8c:	f7fb fb6a 	bl	800f464 <HAL_GetTick>
 8013d90:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8013d92:	e008      	b.n	8013da6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8013d94:	f7fb fb66 	bl	800f464 <HAL_GetTick>
 8013d98:	4602      	mov	r2, r0
 8013d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013d9c:	1ad3      	subs	r3, r2, r3
 8013d9e:	2b02      	cmp	r3, #2
 8013da0:	d901      	bls.n	8013da6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8013da2:	2303      	movs	r3, #3
 8013da4:	e21a      	b.n	80141dc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8013da6:	4b22      	ldr	r3, [pc, #136]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013da8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013daa:	f003 0302 	and.w	r3, r3, #2
 8013dae:	2b00      	cmp	r3, #0
 8013db0:	d0f0      	beq.n	8013d94 <HAL_RCC_OscConfig+0x45c>
 8013db2:	e018      	b.n	8013de6 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8013db4:	4b1e      	ldr	r3, [pc, #120]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013db6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013db8:	4a1d      	ldr	r2, [pc, #116]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013dba:	f023 0301 	bic.w	r3, r3, #1
 8013dbe:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8013dc0:	f7fb fb50 	bl	800f464 <HAL_GetTick>
 8013dc4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8013dc6:	e008      	b.n	8013dda <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8013dc8:	f7fb fb4c 	bl	800f464 <HAL_GetTick>
 8013dcc:	4602      	mov	r2, r0
 8013dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013dd0:	1ad3      	subs	r3, r2, r3
 8013dd2:	2b02      	cmp	r3, #2
 8013dd4:	d901      	bls.n	8013dda <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8013dd6:	2303      	movs	r3, #3
 8013dd8:	e200      	b.n	80141dc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8013dda:	4b15      	ldr	r3, [pc, #84]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013ddc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013dde:	f003 0302 	and.w	r3, r3, #2
 8013de2:	2b00      	cmp	r3, #0
 8013de4:	d1f0      	bne.n	8013dc8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8013de6:	687b      	ldr	r3, [r7, #4]
 8013de8:	681b      	ldr	r3, [r3, #0]
 8013dea:	f003 0320 	and.w	r3, r3, #32
 8013dee:	2b00      	cmp	r3, #0
 8013df0:	d039      	beq.n	8013e66 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8013df2:	687b      	ldr	r3, [r7, #4]
 8013df4:	699b      	ldr	r3, [r3, #24]
 8013df6:	2b00      	cmp	r3, #0
 8013df8:	d01c      	beq.n	8013e34 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8013dfa:	4b0d      	ldr	r3, [pc, #52]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013dfc:	681b      	ldr	r3, [r3, #0]
 8013dfe:	4a0c      	ldr	r2, [pc, #48]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013e00:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8013e04:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8013e06:	f7fb fb2d 	bl	800f464 <HAL_GetTick>
 8013e0a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8013e0c:	e008      	b.n	8013e20 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8013e0e:	f7fb fb29 	bl	800f464 <HAL_GetTick>
 8013e12:	4602      	mov	r2, r0
 8013e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e16:	1ad3      	subs	r3, r2, r3
 8013e18:	2b02      	cmp	r3, #2
 8013e1a:	d901      	bls.n	8013e20 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8013e1c:	2303      	movs	r3, #3
 8013e1e:	e1dd      	b.n	80141dc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8013e20:	4b03      	ldr	r3, [pc, #12]	@ (8013e30 <HAL_RCC_OscConfig+0x4f8>)
 8013e22:	681b      	ldr	r3, [r3, #0]
 8013e24:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8013e28:	2b00      	cmp	r3, #0
 8013e2a:	d0f0      	beq.n	8013e0e <HAL_RCC_OscConfig+0x4d6>
 8013e2c:	e01b      	b.n	8013e66 <HAL_RCC_OscConfig+0x52e>
 8013e2e:	bf00      	nop
 8013e30:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8013e34:	4b9b      	ldr	r3, [pc, #620]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8013e36:	681b      	ldr	r3, [r3, #0]
 8013e38:	4a9a      	ldr	r2, [pc, #616]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8013e3a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8013e3e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8013e40:	f7fb fb10 	bl	800f464 <HAL_GetTick>
 8013e44:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8013e46:	e008      	b.n	8013e5a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8013e48:	f7fb fb0c 	bl	800f464 <HAL_GetTick>
 8013e4c:	4602      	mov	r2, r0
 8013e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e50:	1ad3      	subs	r3, r2, r3
 8013e52:	2b02      	cmp	r3, #2
 8013e54:	d901      	bls.n	8013e5a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8013e56:	2303      	movs	r3, #3
 8013e58:	e1c0      	b.n	80141dc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8013e5a:	4b92      	ldr	r3, [pc, #584]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8013e5c:	681b      	ldr	r3, [r3, #0]
 8013e5e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8013e62:	2b00      	cmp	r3, #0
 8013e64:	d1f0      	bne.n	8013e48 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8013e66:	687b      	ldr	r3, [r7, #4]
 8013e68:	681b      	ldr	r3, [r3, #0]
 8013e6a:	f003 0304 	and.w	r3, r3, #4
 8013e6e:	2b00      	cmp	r3, #0
 8013e70:	f000 8081 	beq.w	8013f76 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8013e74:	4b8c      	ldr	r3, [pc, #560]	@ (80140a8 <HAL_RCC_OscConfig+0x770>)
 8013e76:	681b      	ldr	r3, [r3, #0]
 8013e78:	4a8b      	ldr	r2, [pc, #556]	@ (80140a8 <HAL_RCC_OscConfig+0x770>)
 8013e7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8013e7e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8013e80:	f7fb faf0 	bl	800f464 <HAL_GetTick>
 8013e84:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8013e86:	e008      	b.n	8013e9a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8013e88:	f7fb faec 	bl	800f464 <HAL_GetTick>
 8013e8c:	4602      	mov	r2, r0
 8013e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e90:	1ad3      	subs	r3, r2, r3
 8013e92:	2b64      	cmp	r3, #100	@ 0x64
 8013e94:	d901      	bls.n	8013e9a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8013e96:	2303      	movs	r3, #3
 8013e98:	e1a0      	b.n	80141dc <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8013e9a:	4b83      	ldr	r3, [pc, #524]	@ (80140a8 <HAL_RCC_OscConfig+0x770>)
 8013e9c:	681b      	ldr	r3, [r3, #0]
 8013e9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8013ea2:	2b00      	cmp	r3, #0
 8013ea4:	d0f0      	beq.n	8013e88 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8013ea6:	687b      	ldr	r3, [r7, #4]
 8013ea8:	689b      	ldr	r3, [r3, #8]
 8013eaa:	2b01      	cmp	r3, #1
 8013eac:	d106      	bne.n	8013ebc <HAL_RCC_OscConfig+0x584>
 8013eae:	4b7d      	ldr	r3, [pc, #500]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8013eb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013eb2:	4a7c      	ldr	r2, [pc, #496]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8013eb4:	f043 0301 	orr.w	r3, r3, #1
 8013eb8:	6713      	str	r3, [r2, #112]	@ 0x70
 8013eba:	e02d      	b.n	8013f18 <HAL_RCC_OscConfig+0x5e0>
 8013ebc:	687b      	ldr	r3, [r7, #4]
 8013ebe:	689b      	ldr	r3, [r3, #8]
 8013ec0:	2b00      	cmp	r3, #0
 8013ec2:	d10c      	bne.n	8013ede <HAL_RCC_OscConfig+0x5a6>
 8013ec4:	4b77      	ldr	r3, [pc, #476]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8013ec6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013ec8:	4a76      	ldr	r2, [pc, #472]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8013eca:	f023 0301 	bic.w	r3, r3, #1
 8013ece:	6713      	str	r3, [r2, #112]	@ 0x70
 8013ed0:	4b74      	ldr	r3, [pc, #464]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8013ed2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013ed4:	4a73      	ldr	r2, [pc, #460]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8013ed6:	f023 0304 	bic.w	r3, r3, #4
 8013eda:	6713      	str	r3, [r2, #112]	@ 0x70
 8013edc:	e01c      	b.n	8013f18 <HAL_RCC_OscConfig+0x5e0>
 8013ede:	687b      	ldr	r3, [r7, #4]
 8013ee0:	689b      	ldr	r3, [r3, #8]
 8013ee2:	2b05      	cmp	r3, #5
 8013ee4:	d10c      	bne.n	8013f00 <HAL_RCC_OscConfig+0x5c8>
 8013ee6:	4b6f      	ldr	r3, [pc, #444]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8013ee8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013eea:	4a6e      	ldr	r2, [pc, #440]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8013eec:	f043 0304 	orr.w	r3, r3, #4
 8013ef0:	6713      	str	r3, [r2, #112]	@ 0x70
 8013ef2:	4b6c      	ldr	r3, [pc, #432]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8013ef4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013ef6:	4a6b      	ldr	r2, [pc, #428]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8013ef8:	f043 0301 	orr.w	r3, r3, #1
 8013efc:	6713      	str	r3, [r2, #112]	@ 0x70
 8013efe:	e00b      	b.n	8013f18 <HAL_RCC_OscConfig+0x5e0>
 8013f00:	4b68      	ldr	r3, [pc, #416]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8013f02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013f04:	4a67      	ldr	r2, [pc, #412]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8013f06:	f023 0301 	bic.w	r3, r3, #1
 8013f0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8013f0c:	4b65      	ldr	r3, [pc, #404]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8013f0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013f10:	4a64      	ldr	r2, [pc, #400]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8013f12:	f023 0304 	bic.w	r3, r3, #4
 8013f16:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8013f18:	687b      	ldr	r3, [r7, #4]
 8013f1a:	689b      	ldr	r3, [r3, #8]
 8013f1c:	2b00      	cmp	r3, #0
 8013f1e:	d015      	beq.n	8013f4c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8013f20:	f7fb faa0 	bl	800f464 <HAL_GetTick>
 8013f24:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8013f26:	e00a      	b.n	8013f3e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8013f28:	f7fb fa9c 	bl	800f464 <HAL_GetTick>
 8013f2c:	4602      	mov	r2, r0
 8013f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f30:	1ad3      	subs	r3, r2, r3
 8013f32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013f36:	4293      	cmp	r3, r2
 8013f38:	d901      	bls.n	8013f3e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8013f3a:	2303      	movs	r3, #3
 8013f3c:	e14e      	b.n	80141dc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8013f3e:	4b59      	ldr	r3, [pc, #356]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8013f40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013f42:	f003 0302 	and.w	r3, r3, #2
 8013f46:	2b00      	cmp	r3, #0
 8013f48:	d0ee      	beq.n	8013f28 <HAL_RCC_OscConfig+0x5f0>
 8013f4a:	e014      	b.n	8013f76 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8013f4c:	f7fb fa8a 	bl	800f464 <HAL_GetTick>
 8013f50:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8013f52:	e00a      	b.n	8013f6a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8013f54:	f7fb fa86 	bl	800f464 <HAL_GetTick>
 8013f58:	4602      	mov	r2, r0
 8013f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f5c:	1ad3      	subs	r3, r2, r3
 8013f5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013f62:	4293      	cmp	r3, r2
 8013f64:	d901      	bls.n	8013f6a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8013f66:	2303      	movs	r3, #3
 8013f68:	e138      	b.n	80141dc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8013f6a:	4b4e      	ldr	r3, [pc, #312]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8013f6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013f6e:	f003 0302 	and.w	r3, r3, #2
 8013f72:	2b00      	cmp	r3, #0
 8013f74:	d1ee      	bne.n	8013f54 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8013f76:	687b      	ldr	r3, [r7, #4]
 8013f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013f7a:	2b00      	cmp	r3, #0
 8013f7c:	f000 812d 	beq.w	80141da <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8013f80:	4b48      	ldr	r3, [pc, #288]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8013f82:	691b      	ldr	r3, [r3, #16]
 8013f84:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8013f88:	2b18      	cmp	r3, #24
 8013f8a:	f000 80bd 	beq.w	8014108 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8013f8e:	687b      	ldr	r3, [r7, #4]
 8013f90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013f92:	2b02      	cmp	r3, #2
 8013f94:	f040 809e 	bne.w	80140d4 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8013f98:	4b42      	ldr	r3, [pc, #264]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8013f9a:	681b      	ldr	r3, [r3, #0]
 8013f9c:	4a41      	ldr	r2, [pc, #260]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8013f9e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8013fa2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8013fa4:	f7fb fa5e 	bl	800f464 <HAL_GetTick>
 8013fa8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8013faa:	e008      	b.n	8013fbe <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8013fac:	f7fb fa5a 	bl	800f464 <HAL_GetTick>
 8013fb0:	4602      	mov	r2, r0
 8013fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013fb4:	1ad3      	subs	r3, r2, r3
 8013fb6:	2b02      	cmp	r3, #2
 8013fb8:	d901      	bls.n	8013fbe <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8013fba:	2303      	movs	r3, #3
 8013fbc:	e10e      	b.n	80141dc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8013fbe:	4b39      	ldr	r3, [pc, #228]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8013fc0:	681b      	ldr	r3, [r3, #0]
 8013fc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8013fc6:	2b00      	cmp	r3, #0
 8013fc8:	d1f0      	bne.n	8013fac <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8013fca:	4b36      	ldr	r3, [pc, #216]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8013fcc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8013fce:	4b37      	ldr	r3, [pc, #220]	@ (80140ac <HAL_RCC_OscConfig+0x774>)
 8013fd0:	4013      	ands	r3, r2
 8013fd2:	687a      	ldr	r2, [r7, #4]
 8013fd4:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8013fd6:	687a      	ldr	r2, [r7, #4]
 8013fd8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8013fda:	0112      	lsls	r2, r2, #4
 8013fdc:	430a      	orrs	r2, r1
 8013fde:	4931      	ldr	r1, [pc, #196]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8013fe0:	4313      	orrs	r3, r2
 8013fe2:	628b      	str	r3, [r1, #40]	@ 0x28
 8013fe4:	687b      	ldr	r3, [r7, #4]
 8013fe6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013fe8:	3b01      	subs	r3, #1
 8013fea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8013fee:	687b      	ldr	r3, [r7, #4]
 8013ff0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013ff2:	3b01      	subs	r3, #1
 8013ff4:	025b      	lsls	r3, r3, #9
 8013ff6:	b29b      	uxth	r3, r3
 8013ff8:	431a      	orrs	r2, r3
 8013ffa:	687b      	ldr	r3, [r7, #4]
 8013ffc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013ffe:	3b01      	subs	r3, #1
 8014000:	041b      	lsls	r3, r3, #16
 8014002:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8014006:	431a      	orrs	r2, r3
 8014008:	687b      	ldr	r3, [r7, #4]
 801400a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801400c:	3b01      	subs	r3, #1
 801400e:	061b      	lsls	r3, r3, #24
 8014010:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8014014:	4923      	ldr	r1, [pc, #140]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8014016:	4313      	orrs	r3, r2
 8014018:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 801401a:	4b22      	ldr	r3, [pc, #136]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 801401c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801401e:	4a21      	ldr	r2, [pc, #132]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8014020:	f023 0301 	bic.w	r3, r3, #1
 8014024:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8014026:	4b1f      	ldr	r3, [pc, #124]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8014028:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801402a:	4b21      	ldr	r3, [pc, #132]	@ (80140b0 <HAL_RCC_OscConfig+0x778>)
 801402c:	4013      	ands	r3, r2
 801402e:	687a      	ldr	r2, [r7, #4]
 8014030:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8014032:	00d2      	lsls	r2, r2, #3
 8014034:	491b      	ldr	r1, [pc, #108]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8014036:	4313      	orrs	r3, r2
 8014038:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 801403a:	4b1a      	ldr	r3, [pc, #104]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 801403c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801403e:	f023 020c 	bic.w	r2, r3, #12
 8014042:	687b      	ldr	r3, [r7, #4]
 8014044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014046:	4917      	ldr	r1, [pc, #92]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8014048:	4313      	orrs	r3, r2
 801404a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 801404c:	4b15      	ldr	r3, [pc, #84]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 801404e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014050:	f023 0202 	bic.w	r2, r3, #2
 8014054:	687b      	ldr	r3, [r7, #4]
 8014056:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014058:	4912      	ldr	r1, [pc, #72]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 801405a:	4313      	orrs	r3, r2
 801405c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 801405e:	4b11      	ldr	r3, [pc, #68]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8014060:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014062:	4a10      	ldr	r2, [pc, #64]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8014064:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8014068:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801406a:	4b0e      	ldr	r3, [pc, #56]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 801406c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801406e:	4a0d      	ldr	r2, [pc, #52]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8014070:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8014074:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8014076:	4b0b      	ldr	r3, [pc, #44]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8014078:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801407a:	4a0a      	ldr	r2, [pc, #40]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 801407c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8014080:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8014082:	4b08      	ldr	r3, [pc, #32]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8014084:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014086:	4a07      	ldr	r2, [pc, #28]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8014088:	f043 0301 	orr.w	r3, r3, #1
 801408c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 801408e:	4b05      	ldr	r3, [pc, #20]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8014090:	681b      	ldr	r3, [r3, #0]
 8014092:	4a04      	ldr	r2, [pc, #16]	@ (80140a4 <HAL_RCC_OscConfig+0x76c>)
 8014094:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8014098:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801409a:	f7fb f9e3 	bl	800f464 <HAL_GetTick>
 801409e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80140a0:	e011      	b.n	80140c6 <HAL_RCC_OscConfig+0x78e>
 80140a2:	bf00      	nop
 80140a4:	58024400 	.word	0x58024400
 80140a8:	58024800 	.word	0x58024800
 80140ac:	fffffc0c 	.word	0xfffffc0c
 80140b0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80140b4:	f7fb f9d6 	bl	800f464 <HAL_GetTick>
 80140b8:	4602      	mov	r2, r0
 80140ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80140bc:	1ad3      	subs	r3, r2, r3
 80140be:	2b02      	cmp	r3, #2
 80140c0:	d901      	bls.n	80140c6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80140c2:	2303      	movs	r3, #3
 80140c4:	e08a      	b.n	80141dc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80140c6:	4b47      	ldr	r3, [pc, #284]	@ (80141e4 <HAL_RCC_OscConfig+0x8ac>)
 80140c8:	681b      	ldr	r3, [r3, #0]
 80140ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80140ce:	2b00      	cmp	r3, #0
 80140d0:	d0f0      	beq.n	80140b4 <HAL_RCC_OscConfig+0x77c>
 80140d2:	e082      	b.n	80141da <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80140d4:	4b43      	ldr	r3, [pc, #268]	@ (80141e4 <HAL_RCC_OscConfig+0x8ac>)
 80140d6:	681b      	ldr	r3, [r3, #0]
 80140d8:	4a42      	ldr	r2, [pc, #264]	@ (80141e4 <HAL_RCC_OscConfig+0x8ac>)
 80140da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80140de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80140e0:	f7fb f9c0 	bl	800f464 <HAL_GetTick>
 80140e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80140e6:	e008      	b.n	80140fa <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80140e8:	f7fb f9bc 	bl	800f464 <HAL_GetTick>
 80140ec:	4602      	mov	r2, r0
 80140ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80140f0:	1ad3      	subs	r3, r2, r3
 80140f2:	2b02      	cmp	r3, #2
 80140f4:	d901      	bls.n	80140fa <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80140f6:	2303      	movs	r3, #3
 80140f8:	e070      	b.n	80141dc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80140fa:	4b3a      	ldr	r3, [pc, #232]	@ (80141e4 <HAL_RCC_OscConfig+0x8ac>)
 80140fc:	681b      	ldr	r3, [r3, #0]
 80140fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8014102:	2b00      	cmp	r3, #0
 8014104:	d1f0      	bne.n	80140e8 <HAL_RCC_OscConfig+0x7b0>
 8014106:	e068      	b.n	80141da <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8014108:	4b36      	ldr	r3, [pc, #216]	@ (80141e4 <HAL_RCC_OscConfig+0x8ac>)
 801410a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801410c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 801410e:	4b35      	ldr	r3, [pc, #212]	@ (80141e4 <HAL_RCC_OscConfig+0x8ac>)
 8014110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014112:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8014114:	687b      	ldr	r3, [r7, #4]
 8014116:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014118:	2b01      	cmp	r3, #1
 801411a:	d031      	beq.n	8014180 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 801411c:	693b      	ldr	r3, [r7, #16]
 801411e:	f003 0203 	and.w	r2, r3, #3
 8014122:	687b      	ldr	r3, [r7, #4]
 8014124:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8014126:	429a      	cmp	r2, r3
 8014128:	d12a      	bne.n	8014180 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 801412a:	693b      	ldr	r3, [r7, #16]
 801412c:	091b      	lsrs	r3, r3, #4
 801412e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8014132:	687b      	ldr	r3, [r7, #4]
 8014134:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8014136:	429a      	cmp	r2, r3
 8014138:	d122      	bne.n	8014180 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 801413a:	68fb      	ldr	r3, [r7, #12]
 801413c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8014140:	687b      	ldr	r3, [r7, #4]
 8014142:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014144:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8014146:	429a      	cmp	r2, r3
 8014148:	d11a      	bne.n	8014180 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 801414a:	68fb      	ldr	r3, [r7, #12]
 801414c:	0a5b      	lsrs	r3, r3, #9
 801414e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8014152:	687b      	ldr	r3, [r7, #4]
 8014154:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014156:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8014158:	429a      	cmp	r2, r3
 801415a:	d111      	bne.n	8014180 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 801415c:	68fb      	ldr	r3, [r7, #12]
 801415e:	0c1b      	lsrs	r3, r3, #16
 8014160:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8014164:	687b      	ldr	r3, [r7, #4]
 8014166:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014168:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 801416a:	429a      	cmp	r2, r3
 801416c:	d108      	bne.n	8014180 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 801416e:	68fb      	ldr	r3, [r7, #12]
 8014170:	0e1b      	lsrs	r3, r3, #24
 8014172:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8014176:	687b      	ldr	r3, [r7, #4]
 8014178:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801417a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 801417c:	429a      	cmp	r2, r3
 801417e:	d001      	beq.n	8014184 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8014180:	2301      	movs	r3, #1
 8014182:	e02b      	b.n	80141dc <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8014184:	4b17      	ldr	r3, [pc, #92]	@ (80141e4 <HAL_RCC_OscConfig+0x8ac>)
 8014186:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014188:	08db      	lsrs	r3, r3, #3
 801418a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801418e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8014190:	687b      	ldr	r3, [r7, #4]
 8014192:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8014194:	693a      	ldr	r2, [r7, #16]
 8014196:	429a      	cmp	r2, r3
 8014198:	d01f      	beq.n	80141da <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 801419a:	4b12      	ldr	r3, [pc, #72]	@ (80141e4 <HAL_RCC_OscConfig+0x8ac>)
 801419c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801419e:	4a11      	ldr	r2, [pc, #68]	@ (80141e4 <HAL_RCC_OscConfig+0x8ac>)
 80141a0:	f023 0301 	bic.w	r3, r3, #1
 80141a4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80141a6:	f7fb f95d 	bl	800f464 <HAL_GetTick>
 80141aa:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80141ac:	bf00      	nop
 80141ae:	f7fb f959 	bl	800f464 <HAL_GetTick>
 80141b2:	4602      	mov	r2, r0
 80141b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80141b6:	4293      	cmp	r3, r2
 80141b8:	d0f9      	beq.n	80141ae <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80141ba:	4b0a      	ldr	r3, [pc, #40]	@ (80141e4 <HAL_RCC_OscConfig+0x8ac>)
 80141bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80141be:	4b0a      	ldr	r3, [pc, #40]	@ (80141e8 <HAL_RCC_OscConfig+0x8b0>)
 80141c0:	4013      	ands	r3, r2
 80141c2:	687a      	ldr	r2, [r7, #4]
 80141c4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80141c6:	00d2      	lsls	r2, r2, #3
 80141c8:	4906      	ldr	r1, [pc, #24]	@ (80141e4 <HAL_RCC_OscConfig+0x8ac>)
 80141ca:	4313      	orrs	r3, r2
 80141cc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80141ce:	4b05      	ldr	r3, [pc, #20]	@ (80141e4 <HAL_RCC_OscConfig+0x8ac>)
 80141d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80141d2:	4a04      	ldr	r2, [pc, #16]	@ (80141e4 <HAL_RCC_OscConfig+0x8ac>)
 80141d4:	f043 0301 	orr.w	r3, r3, #1
 80141d8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80141da:	2300      	movs	r3, #0
}
 80141dc:	4618      	mov	r0, r3
 80141de:	3730      	adds	r7, #48	@ 0x30
 80141e0:	46bd      	mov	sp, r7
 80141e2:	bd80      	pop	{r7, pc}
 80141e4:	58024400 	.word	0x58024400
 80141e8:	ffff0007 	.word	0xffff0007

080141ec <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80141ec:	b580      	push	{r7, lr}
 80141ee:	b086      	sub	sp, #24
 80141f0:	af00      	add	r7, sp, #0
 80141f2:	6078      	str	r0, [r7, #4]
 80141f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80141f6:	687b      	ldr	r3, [r7, #4]
 80141f8:	2b00      	cmp	r3, #0
 80141fa:	d101      	bne.n	8014200 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80141fc:	2301      	movs	r3, #1
 80141fe:	e19c      	b.n	801453a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8014200:	4b8a      	ldr	r3, [pc, #552]	@ (801442c <HAL_RCC_ClockConfig+0x240>)
 8014202:	681b      	ldr	r3, [r3, #0]
 8014204:	f003 030f 	and.w	r3, r3, #15
 8014208:	683a      	ldr	r2, [r7, #0]
 801420a:	429a      	cmp	r2, r3
 801420c:	d910      	bls.n	8014230 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801420e:	4b87      	ldr	r3, [pc, #540]	@ (801442c <HAL_RCC_ClockConfig+0x240>)
 8014210:	681b      	ldr	r3, [r3, #0]
 8014212:	f023 020f 	bic.w	r2, r3, #15
 8014216:	4985      	ldr	r1, [pc, #532]	@ (801442c <HAL_RCC_ClockConfig+0x240>)
 8014218:	683b      	ldr	r3, [r7, #0]
 801421a:	4313      	orrs	r3, r2
 801421c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 801421e:	4b83      	ldr	r3, [pc, #524]	@ (801442c <HAL_RCC_ClockConfig+0x240>)
 8014220:	681b      	ldr	r3, [r3, #0]
 8014222:	f003 030f 	and.w	r3, r3, #15
 8014226:	683a      	ldr	r2, [r7, #0]
 8014228:	429a      	cmp	r2, r3
 801422a:	d001      	beq.n	8014230 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 801422c:	2301      	movs	r3, #1
 801422e:	e184      	b.n	801453a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8014230:	687b      	ldr	r3, [r7, #4]
 8014232:	681b      	ldr	r3, [r3, #0]
 8014234:	f003 0304 	and.w	r3, r3, #4
 8014238:	2b00      	cmp	r3, #0
 801423a:	d010      	beq.n	801425e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 801423c:	687b      	ldr	r3, [r7, #4]
 801423e:	691a      	ldr	r2, [r3, #16]
 8014240:	4b7b      	ldr	r3, [pc, #492]	@ (8014430 <HAL_RCC_ClockConfig+0x244>)
 8014242:	699b      	ldr	r3, [r3, #24]
 8014244:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8014248:	429a      	cmp	r2, r3
 801424a:	d908      	bls.n	801425e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 801424c:	4b78      	ldr	r3, [pc, #480]	@ (8014430 <HAL_RCC_ClockConfig+0x244>)
 801424e:	699b      	ldr	r3, [r3, #24]
 8014250:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8014254:	687b      	ldr	r3, [r7, #4]
 8014256:	691b      	ldr	r3, [r3, #16]
 8014258:	4975      	ldr	r1, [pc, #468]	@ (8014430 <HAL_RCC_ClockConfig+0x244>)
 801425a:	4313      	orrs	r3, r2
 801425c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 801425e:	687b      	ldr	r3, [r7, #4]
 8014260:	681b      	ldr	r3, [r3, #0]
 8014262:	f003 0308 	and.w	r3, r3, #8
 8014266:	2b00      	cmp	r3, #0
 8014268:	d010      	beq.n	801428c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 801426a:	687b      	ldr	r3, [r7, #4]
 801426c:	695a      	ldr	r2, [r3, #20]
 801426e:	4b70      	ldr	r3, [pc, #448]	@ (8014430 <HAL_RCC_ClockConfig+0x244>)
 8014270:	69db      	ldr	r3, [r3, #28]
 8014272:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8014276:	429a      	cmp	r2, r3
 8014278:	d908      	bls.n	801428c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 801427a:	4b6d      	ldr	r3, [pc, #436]	@ (8014430 <HAL_RCC_ClockConfig+0x244>)
 801427c:	69db      	ldr	r3, [r3, #28]
 801427e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8014282:	687b      	ldr	r3, [r7, #4]
 8014284:	695b      	ldr	r3, [r3, #20]
 8014286:	496a      	ldr	r1, [pc, #424]	@ (8014430 <HAL_RCC_ClockConfig+0x244>)
 8014288:	4313      	orrs	r3, r2
 801428a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 801428c:	687b      	ldr	r3, [r7, #4]
 801428e:	681b      	ldr	r3, [r3, #0]
 8014290:	f003 0310 	and.w	r3, r3, #16
 8014294:	2b00      	cmp	r3, #0
 8014296:	d010      	beq.n	80142ba <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8014298:	687b      	ldr	r3, [r7, #4]
 801429a:	699a      	ldr	r2, [r3, #24]
 801429c:	4b64      	ldr	r3, [pc, #400]	@ (8014430 <HAL_RCC_ClockConfig+0x244>)
 801429e:	69db      	ldr	r3, [r3, #28]
 80142a0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80142a4:	429a      	cmp	r2, r3
 80142a6:	d908      	bls.n	80142ba <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80142a8:	4b61      	ldr	r3, [pc, #388]	@ (8014430 <HAL_RCC_ClockConfig+0x244>)
 80142aa:	69db      	ldr	r3, [r3, #28]
 80142ac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80142b0:	687b      	ldr	r3, [r7, #4]
 80142b2:	699b      	ldr	r3, [r3, #24]
 80142b4:	495e      	ldr	r1, [pc, #376]	@ (8014430 <HAL_RCC_ClockConfig+0x244>)
 80142b6:	4313      	orrs	r3, r2
 80142b8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80142ba:	687b      	ldr	r3, [r7, #4]
 80142bc:	681b      	ldr	r3, [r3, #0]
 80142be:	f003 0320 	and.w	r3, r3, #32
 80142c2:	2b00      	cmp	r3, #0
 80142c4:	d010      	beq.n	80142e8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80142c6:	687b      	ldr	r3, [r7, #4]
 80142c8:	69da      	ldr	r2, [r3, #28]
 80142ca:	4b59      	ldr	r3, [pc, #356]	@ (8014430 <HAL_RCC_ClockConfig+0x244>)
 80142cc:	6a1b      	ldr	r3, [r3, #32]
 80142ce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80142d2:	429a      	cmp	r2, r3
 80142d4:	d908      	bls.n	80142e8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80142d6:	4b56      	ldr	r3, [pc, #344]	@ (8014430 <HAL_RCC_ClockConfig+0x244>)
 80142d8:	6a1b      	ldr	r3, [r3, #32]
 80142da:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80142de:	687b      	ldr	r3, [r7, #4]
 80142e0:	69db      	ldr	r3, [r3, #28]
 80142e2:	4953      	ldr	r1, [pc, #332]	@ (8014430 <HAL_RCC_ClockConfig+0x244>)
 80142e4:	4313      	orrs	r3, r2
 80142e6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80142e8:	687b      	ldr	r3, [r7, #4]
 80142ea:	681b      	ldr	r3, [r3, #0]
 80142ec:	f003 0302 	and.w	r3, r3, #2
 80142f0:	2b00      	cmp	r3, #0
 80142f2:	d010      	beq.n	8014316 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80142f4:	687b      	ldr	r3, [r7, #4]
 80142f6:	68da      	ldr	r2, [r3, #12]
 80142f8:	4b4d      	ldr	r3, [pc, #308]	@ (8014430 <HAL_RCC_ClockConfig+0x244>)
 80142fa:	699b      	ldr	r3, [r3, #24]
 80142fc:	f003 030f 	and.w	r3, r3, #15
 8014300:	429a      	cmp	r2, r3
 8014302:	d908      	bls.n	8014316 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8014304:	4b4a      	ldr	r3, [pc, #296]	@ (8014430 <HAL_RCC_ClockConfig+0x244>)
 8014306:	699b      	ldr	r3, [r3, #24]
 8014308:	f023 020f 	bic.w	r2, r3, #15
 801430c:	687b      	ldr	r3, [r7, #4]
 801430e:	68db      	ldr	r3, [r3, #12]
 8014310:	4947      	ldr	r1, [pc, #284]	@ (8014430 <HAL_RCC_ClockConfig+0x244>)
 8014312:	4313      	orrs	r3, r2
 8014314:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8014316:	687b      	ldr	r3, [r7, #4]
 8014318:	681b      	ldr	r3, [r3, #0]
 801431a:	f003 0301 	and.w	r3, r3, #1
 801431e:	2b00      	cmp	r3, #0
 8014320:	d055      	beq.n	80143ce <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8014322:	4b43      	ldr	r3, [pc, #268]	@ (8014430 <HAL_RCC_ClockConfig+0x244>)
 8014324:	699b      	ldr	r3, [r3, #24]
 8014326:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 801432a:	687b      	ldr	r3, [r7, #4]
 801432c:	689b      	ldr	r3, [r3, #8]
 801432e:	4940      	ldr	r1, [pc, #256]	@ (8014430 <HAL_RCC_ClockConfig+0x244>)
 8014330:	4313      	orrs	r3, r2
 8014332:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8014334:	687b      	ldr	r3, [r7, #4]
 8014336:	685b      	ldr	r3, [r3, #4]
 8014338:	2b02      	cmp	r3, #2
 801433a:	d107      	bne.n	801434c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 801433c:	4b3c      	ldr	r3, [pc, #240]	@ (8014430 <HAL_RCC_ClockConfig+0x244>)
 801433e:	681b      	ldr	r3, [r3, #0]
 8014340:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8014344:	2b00      	cmp	r3, #0
 8014346:	d121      	bne.n	801438c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8014348:	2301      	movs	r3, #1
 801434a:	e0f6      	b.n	801453a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 801434c:	687b      	ldr	r3, [r7, #4]
 801434e:	685b      	ldr	r3, [r3, #4]
 8014350:	2b03      	cmp	r3, #3
 8014352:	d107      	bne.n	8014364 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8014354:	4b36      	ldr	r3, [pc, #216]	@ (8014430 <HAL_RCC_ClockConfig+0x244>)
 8014356:	681b      	ldr	r3, [r3, #0]
 8014358:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801435c:	2b00      	cmp	r3, #0
 801435e:	d115      	bne.n	801438c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8014360:	2301      	movs	r3, #1
 8014362:	e0ea      	b.n	801453a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8014364:	687b      	ldr	r3, [r7, #4]
 8014366:	685b      	ldr	r3, [r3, #4]
 8014368:	2b01      	cmp	r3, #1
 801436a:	d107      	bne.n	801437c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 801436c:	4b30      	ldr	r3, [pc, #192]	@ (8014430 <HAL_RCC_ClockConfig+0x244>)
 801436e:	681b      	ldr	r3, [r3, #0]
 8014370:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014374:	2b00      	cmp	r3, #0
 8014376:	d109      	bne.n	801438c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8014378:	2301      	movs	r3, #1
 801437a:	e0de      	b.n	801453a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 801437c:	4b2c      	ldr	r3, [pc, #176]	@ (8014430 <HAL_RCC_ClockConfig+0x244>)
 801437e:	681b      	ldr	r3, [r3, #0]
 8014380:	f003 0304 	and.w	r3, r3, #4
 8014384:	2b00      	cmp	r3, #0
 8014386:	d101      	bne.n	801438c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8014388:	2301      	movs	r3, #1
 801438a:	e0d6      	b.n	801453a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 801438c:	4b28      	ldr	r3, [pc, #160]	@ (8014430 <HAL_RCC_ClockConfig+0x244>)
 801438e:	691b      	ldr	r3, [r3, #16]
 8014390:	f023 0207 	bic.w	r2, r3, #7
 8014394:	687b      	ldr	r3, [r7, #4]
 8014396:	685b      	ldr	r3, [r3, #4]
 8014398:	4925      	ldr	r1, [pc, #148]	@ (8014430 <HAL_RCC_ClockConfig+0x244>)
 801439a:	4313      	orrs	r3, r2
 801439c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 801439e:	f7fb f861 	bl	800f464 <HAL_GetTick>
 80143a2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80143a4:	e00a      	b.n	80143bc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80143a6:	f7fb f85d 	bl	800f464 <HAL_GetTick>
 80143aa:	4602      	mov	r2, r0
 80143ac:	697b      	ldr	r3, [r7, #20]
 80143ae:	1ad3      	subs	r3, r2, r3
 80143b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80143b4:	4293      	cmp	r3, r2
 80143b6:	d901      	bls.n	80143bc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80143b8:	2303      	movs	r3, #3
 80143ba:	e0be      	b.n	801453a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80143bc:	4b1c      	ldr	r3, [pc, #112]	@ (8014430 <HAL_RCC_ClockConfig+0x244>)
 80143be:	691b      	ldr	r3, [r3, #16]
 80143c0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80143c4:	687b      	ldr	r3, [r7, #4]
 80143c6:	685b      	ldr	r3, [r3, #4]
 80143c8:	00db      	lsls	r3, r3, #3
 80143ca:	429a      	cmp	r2, r3
 80143cc:	d1eb      	bne.n	80143a6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80143ce:	687b      	ldr	r3, [r7, #4]
 80143d0:	681b      	ldr	r3, [r3, #0]
 80143d2:	f003 0302 	and.w	r3, r3, #2
 80143d6:	2b00      	cmp	r3, #0
 80143d8:	d010      	beq.n	80143fc <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80143da:	687b      	ldr	r3, [r7, #4]
 80143dc:	68da      	ldr	r2, [r3, #12]
 80143de:	4b14      	ldr	r3, [pc, #80]	@ (8014430 <HAL_RCC_ClockConfig+0x244>)
 80143e0:	699b      	ldr	r3, [r3, #24]
 80143e2:	f003 030f 	and.w	r3, r3, #15
 80143e6:	429a      	cmp	r2, r3
 80143e8:	d208      	bcs.n	80143fc <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80143ea:	4b11      	ldr	r3, [pc, #68]	@ (8014430 <HAL_RCC_ClockConfig+0x244>)
 80143ec:	699b      	ldr	r3, [r3, #24]
 80143ee:	f023 020f 	bic.w	r2, r3, #15
 80143f2:	687b      	ldr	r3, [r7, #4]
 80143f4:	68db      	ldr	r3, [r3, #12]
 80143f6:	490e      	ldr	r1, [pc, #56]	@ (8014430 <HAL_RCC_ClockConfig+0x244>)
 80143f8:	4313      	orrs	r3, r2
 80143fa:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80143fc:	4b0b      	ldr	r3, [pc, #44]	@ (801442c <HAL_RCC_ClockConfig+0x240>)
 80143fe:	681b      	ldr	r3, [r3, #0]
 8014400:	f003 030f 	and.w	r3, r3, #15
 8014404:	683a      	ldr	r2, [r7, #0]
 8014406:	429a      	cmp	r2, r3
 8014408:	d214      	bcs.n	8014434 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801440a:	4b08      	ldr	r3, [pc, #32]	@ (801442c <HAL_RCC_ClockConfig+0x240>)
 801440c:	681b      	ldr	r3, [r3, #0]
 801440e:	f023 020f 	bic.w	r2, r3, #15
 8014412:	4906      	ldr	r1, [pc, #24]	@ (801442c <HAL_RCC_ClockConfig+0x240>)
 8014414:	683b      	ldr	r3, [r7, #0]
 8014416:	4313      	orrs	r3, r2
 8014418:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 801441a:	4b04      	ldr	r3, [pc, #16]	@ (801442c <HAL_RCC_ClockConfig+0x240>)
 801441c:	681b      	ldr	r3, [r3, #0]
 801441e:	f003 030f 	and.w	r3, r3, #15
 8014422:	683a      	ldr	r2, [r7, #0]
 8014424:	429a      	cmp	r2, r3
 8014426:	d005      	beq.n	8014434 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8014428:	2301      	movs	r3, #1
 801442a:	e086      	b.n	801453a <HAL_RCC_ClockConfig+0x34e>
 801442c:	52002000 	.word	0x52002000
 8014430:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8014434:	687b      	ldr	r3, [r7, #4]
 8014436:	681b      	ldr	r3, [r3, #0]
 8014438:	f003 0304 	and.w	r3, r3, #4
 801443c:	2b00      	cmp	r3, #0
 801443e:	d010      	beq.n	8014462 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8014440:	687b      	ldr	r3, [r7, #4]
 8014442:	691a      	ldr	r2, [r3, #16]
 8014444:	4b3f      	ldr	r3, [pc, #252]	@ (8014544 <HAL_RCC_ClockConfig+0x358>)
 8014446:	699b      	ldr	r3, [r3, #24]
 8014448:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 801444c:	429a      	cmp	r2, r3
 801444e:	d208      	bcs.n	8014462 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8014450:	4b3c      	ldr	r3, [pc, #240]	@ (8014544 <HAL_RCC_ClockConfig+0x358>)
 8014452:	699b      	ldr	r3, [r3, #24]
 8014454:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8014458:	687b      	ldr	r3, [r7, #4]
 801445a:	691b      	ldr	r3, [r3, #16]
 801445c:	4939      	ldr	r1, [pc, #228]	@ (8014544 <HAL_RCC_ClockConfig+0x358>)
 801445e:	4313      	orrs	r3, r2
 8014460:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8014462:	687b      	ldr	r3, [r7, #4]
 8014464:	681b      	ldr	r3, [r3, #0]
 8014466:	f003 0308 	and.w	r3, r3, #8
 801446a:	2b00      	cmp	r3, #0
 801446c:	d010      	beq.n	8014490 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 801446e:	687b      	ldr	r3, [r7, #4]
 8014470:	695a      	ldr	r2, [r3, #20]
 8014472:	4b34      	ldr	r3, [pc, #208]	@ (8014544 <HAL_RCC_ClockConfig+0x358>)
 8014474:	69db      	ldr	r3, [r3, #28]
 8014476:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 801447a:	429a      	cmp	r2, r3
 801447c:	d208      	bcs.n	8014490 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 801447e:	4b31      	ldr	r3, [pc, #196]	@ (8014544 <HAL_RCC_ClockConfig+0x358>)
 8014480:	69db      	ldr	r3, [r3, #28]
 8014482:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8014486:	687b      	ldr	r3, [r7, #4]
 8014488:	695b      	ldr	r3, [r3, #20]
 801448a:	492e      	ldr	r1, [pc, #184]	@ (8014544 <HAL_RCC_ClockConfig+0x358>)
 801448c:	4313      	orrs	r3, r2
 801448e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8014490:	687b      	ldr	r3, [r7, #4]
 8014492:	681b      	ldr	r3, [r3, #0]
 8014494:	f003 0310 	and.w	r3, r3, #16
 8014498:	2b00      	cmp	r3, #0
 801449a:	d010      	beq.n	80144be <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 801449c:	687b      	ldr	r3, [r7, #4]
 801449e:	699a      	ldr	r2, [r3, #24]
 80144a0:	4b28      	ldr	r3, [pc, #160]	@ (8014544 <HAL_RCC_ClockConfig+0x358>)
 80144a2:	69db      	ldr	r3, [r3, #28]
 80144a4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80144a8:	429a      	cmp	r2, r3
 80144aa:	d208      	bcs.n	80144be <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80144ac:	4b25      	ldr	r3, [pc, #148]	@ (8014544 <HAL_RCC_ClockConfig+0x358>)
 80144ae:	69db      	ldr	r3, [r3, #28]
 80144b0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80144b4:	687b      	ldr	r3, [r7, #4]
 80144b6:	699b      	ldr	r3, [r3, #24]
 80144b8:	4922      	ldr	r1, [pc, #136]	@ (8014544 <HAL_RCC_ClockConfig+0x358>)
 80144ba:	4313      	orrs	r3, r2
 80144bc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80144be:	687b      	ldr	r3, [r7, #4]
 80144c0:	681b      	ldr	r3, [r3, #0]
 80144c2:	f003 0320 	and.w	r3, r3, #32
 80144c6:	2b00      	cmp	r3, #0
 80144c8:	d010      	beq.n	80144ec <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80144ca:	687b      	ldr	r3, [r7, #4]
 80144cc:	69da      	ldr	r2, [r3, #28]
 80144ce:	4b1d      	ldr	r3, [pc, #116]	@ (8014544 <HAL_RCC_ClockConfig+0x358>)
 80144d0:	6a1b      	ldr	r3, [r3, #32]
 80144d2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80144d6:	429a      	cmp	r2, r3
 80144d8:	d208      	bcs.n	80144ec <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80144da:	4b1a      	ldr	r3, [pc, #104]	@ (8014544 <HAL_RCC_ClockConfig+0x358>)
 80144dc:	6a1b      	ldr	r3, [r3, #32]
 80144de:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80144e2:	687b      	ldr	r3, [r7, #4]
 80144e4:	69db      	ldr	r3, [r3, #28]
 80144e6:	4917      	ldr	r1, [pc, #92]	@ (8014544 <HAL_RCC_ClockConfig+0x358>)
 80144e8:	4313      	orrs	r3, r2
 80144ea:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80144ec:	f000 f834 	bl	8014558 <HAL_RCC_GetSysClockFreq>
 80144f0:	4602      	mov	r2, r0
 80144f2:	4b14      	ldr	r3, [pc, #80]	@ (8014544 <HAL_RCC_ClockConfig+0x358>)
 80144f4:	699b      	ldr	r3, [r3, #24]
 80144f6:	0a1b      	lsrs	r3, r3, #8
 80144f8:	f003 030f 	and.w	r3, r3, #15
 80144fc:	4912      	ldr	r1, [pc, #72]	@ (8014548 <HAL_RCC_ClockConfig+0x35c>)
 80144fe:	5ccb      	ldrb	r3, [r1, r3]
 8014500:	f003 031f 	and.w	r3, r3, #31
 8014504:	fa22 f303 	lsr.w	r3, r2, r3
 8014508:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 801450a:	4b0e      	ldr	r3, [pc, #56]	@ (8014544 <HAL_RCC_ClockConfig+0x358>)
 801450c:	699b      	ldr	r3, [r3, #24]
 801450e:	f003 030f 	and.w	r3, r3, #15
 8014512:	4a0d      	ldr	r2, [pc, #52]	@ (8014548 <HAL_RCC_ClockConfig+0x35c>)
 8014514:	5cd3      	ldrb	r3, [r2, r3]
 8014516:	f003 031f 	and.w	r3, r3, #31
 801451a:	693a      	ldr	r2, [r7, #16]
 801451c:	fa22 f303 	lsr.w	r3, r2, r3
 8014520:	4a0a      	ldr	r2, [pc, #40]	@ (801454c <HAL_RCC_ClockConfig+0x360>)
 8014522:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8014524:	4a0a      	ldr	r2, [pc, #40]	@ (8014550 <HAL_RCC_ClockConfig+0x364>)
 8014526:	693b      	ldr	r3, [r7, #16]
 8014528:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 801452a:	4b0a      	ldr	r3, [pc, #40]	@ (8014554 <HAL_RCC_ClockConfig+0x368>)
 801452c:	681b      	ldr	r3, [r3, #0]
 801452e:	4618      	mov	r0, r3
 8014530:	f7ed fc3e 	bl	8001db0 <HAL_InitTick>
 8014534:	4603      	mov	r3, r0
 8014536:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8014538:	7bfb      	ldrb	r3, [r7, #15]
}
 801453a:	4618      	mov	r0, r3
 801453c:	3718      	adds	r7, #24
 801453e:	46bd      	mov	sp, r7
 8014540:	bd80      	pop	{r7, pc}
 8014542:	bf00      	nop
 8014544:	58024400 	.word	0x58024400
 8014548:	080210f8 	.word	0x080210f8
 801454c:	24000004 	.word	0x24000004
 8014550:	24000000 	.word	0x24000000
 8014554:	240000d8 	.word	0x240000d8

08014558 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8014558:	b480      	push	{r7}
 801455a:	b089      	sub	sp, #36	@ 0x24
 801455c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 801455e:	4bb3      	ldr	r3, [pc, #716]	@ (801482c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8014560:	691b      	ldr	r3, [r3, #16]
 8014562:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8014566:	2b18      	cmp	r3, #24
 8014568:	f200 8155 	bhi.w	8014816 <HAL_RCC_GetSysClockFreq+0x2be>
 801456c:	a201      	add	r2, pc, #4	@ (adr r2, 8014574 <HAL_RCC_GetSysClockFreq+0x1c>)
 801456e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014572:	bf00      	nop
 8014574:	080145d9 	.word	0x080145d9
 8014578:	08014817 	.word	0x08014817
 801457c:	08014817 	.word	0x08014817
 8014580:	08014817 	.word	0x08014817
 8014584:	08014817 	.word	0x08014817
 8014588:	08014817 	.word	0x08014817
 801458c:	08014817 	.word	0x08014817
 8014590:	08014817 	.word	0x08014817
 8014594:	080145ff 	.word	0x080145ff
 8014598:	08014817 	.word	0x08014817
 801459c:	08014817 	.word	0x08014817
 80145a0:	08014817 	.word	0x08014817
 80145a4:	08014817 	.word	0x08014817
 80145a8:	08014817 	.word	0x08014817
 80145ac:	08014817 	.word	0x08014817
 80145b0:	08014817 	.word	0x08014817
 80145b4:	08014605 	.word	0x08014605
 80145b8:	08014817 	.word	0x08014817
 80145bc:	08014817 	.word	0x08014817
 80145c0:	08014817 	.word	0x08014817
 80145c4:	08014817 	.word	0x08014817
 80145c8:	08014817 	.word	0x08014817
 80145cc:	08014817 	.word	0x08014817
 80145d0:	08014817 	.word	0x08014817
 80145d4:	0801460b 	.word	0x0801460b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80145d8:	4b94      	ldr	r3, [pc, #592]	@ (801482c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80145da:	681b      	ldr	r3, [r3, #0]
 80145dc:	f003 0320 	and.w	r3, r3, #32
 80145e0:	2b00      	cmp	r3, #0
 80145e2:	d009      	beq.n	80145f8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80145e4:	4b91      	ldr	r3, [pc, #580]	@ (801482c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80145e6:	681b      	ldr	r3, [r3, #0]
 80145e8:	08db      	lsrs	r3, r3, #3
 80145ea:	f003 0303 	and.w	r3, r3, #3
 80145ee:	4a90      	ldr	r2, [pc, #576]	@ (8014830 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80145f0:	fa22 f303 	lsr.w	r3, r2, r3
 80145f4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80145f6:	e111      	b.n	801481c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80145f8:	4b8d      	ldr	r3, [pc, #564]	@ (8014830 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80145fa:	61bb      	str	r3, [r7, #24]
      break;
 80145fc:	e10e      	b.n	801481c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80145fe:	4b8d      	ldr	r3, [pc, #564]	@ (8014834 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8014600:	61bb      	str	r3, [r7, #24]
      break;
 8014602:	e10b      	b.n	801481c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8014604:	4b8c      	ldr	r3, [pc, #560]	@ (8014838 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8014606:	61bb      	str	r3, [r7, #24]
      break;
 8014608:	e108      	b.n	801481c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 801460a:	4b88      	ldr	r3, [pc, #544]	@ (801482c <HAL_RCC_GetSysClockFreq+0x2d4>)
 801460c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801460e:	f003 0303 	and.w	r3, r3, #3
 8014612:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8014614:	4b85      	ldr	r3, [pc, #532]	@ (801482c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8014616:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014618:	091b      	lsrs	r3, r3, #4
 801461a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801461e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8014620:	4b82      	ldr	r3, [pc, #520]	@ (801482c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8014622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014624:	f003 0301 	and.w	r3, r3, #1
 8014628:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 801462a:	4b80      	ldr	r3, [pc, #512]	@ (801482c <HAL_RCC_GetSysClockFreq+0x2d4>)
 801462c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801462e:	08db      	lsrs	r3, r3, #3
 8014630:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8014634:	68fa      	ldr	r2, [r7, #12]
 8014636:	fb02 f303 	mul.w	r3, r2, r3
 801463a:	ee07 3a90 	vmov	s15, r3
 801463e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014642:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8014646:	693b      	ldr	r3, [r7, #16]
 8014648:	2b00      	cmp	r3, #0
 801464a:	f000 80e1 	beq.w	8014810 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 801464e:	697b      	ldr	r3, [r7, #20]
 8014650:	2b02      	cmp	r3, #2
 8014652:	f000 8083 	beq.w	801475c <HAL_RCC_GetSysClockFreq+0x204>
 8014656:	697b      	ldr	r3, [r7, #20]
 8014658:	2b02      	cmp	r3, #2
 801465a:	f200 80a1 	bhi.w	80147a0 <HAL_RCC_GetSysClockFreq+0x248>
 801465e:	697b      	ldr	r3, [r7, #20]
 8014660:	2b00      	cmp	r3, #0
 8014662:	d003      	beq.n	801466c <HAL_RCC_GetSysClockFreq+0x114>
 8014664:	697b      	ldr	r3, [r7, #20]
 8014666:	2b01      	cmp	r3, #1
 8014668:	d056      	beq.n	8014718 <HAL_RCC_GetSysClockFreq+0x1c0>
 801466a:	e099      	b.n	80147a0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801466c:	4b6f      	ldr	r3, [pc, #444]	@ (801482c <HAL_RCC_GetSysClockFreq+0x2d4>)
 801466e:	681b      	ldr	r3, [r3, #0]
 8014670:	f003 0320 	and.w	r3, r3, #32
 8014674:	2b00      	cmp	r3, #0
 8014676:	d02d      	beq.n	80146d4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8014678:	4b6c      	ldr	r3, [pc, #432]	@ (801482c <HAL_RCC_GetSysClockFreq+0x2d4>)
 801467a:	681b      	ldr	r3, [r3, #0]
 801467c:	08db      	lsrs	r3, r3, #3
 801467e:	f003 0303 	and.w	r3, r3, #3
 8014682:	4a6b      	ldr	r2, [pc, #428]	@ (8014830 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8014684:	fa22 f303 	lsr.w	r3, r2, r3
 8014688:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801468a:	687b      	ldr	r3, [r7, #4]
 801468c:	ee07 3a90 	vmov	s15, r3
 8014690:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8014694:	693b      	ldr	r3, [r7, #16]
 8014696:	ee07 3a90 	vmov	s15, r3
 801469a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801469e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80146a2:	4b62      	ldr	r3, [pc, #392]	@ (801482c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80146a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80146a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80146aa:	ee07 3a90 	vmov	s15, r3
 80146ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80146b2:	ed97 6a02 	vldr	s12, [r7, #8]
 80146b6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 801483c <HAL_RCC_GetSysClockFreq+0x2e4>
 80146ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80146be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80146c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80146c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80146ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80146ce:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80146d2:	e087      	b.n	80147e4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80146d4:	693b      	ldr	r3, [r7, #16]
 80146d6:	ee07 3a90 	vmov	s15, r3
 80146da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80146de:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8014840 <HAL_RCC_GetSysClockFreq+0x2e8>
 80146e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80146e6:	4b51      	ldr	r3, [pc, #324]	@ (801482c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80146e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80146ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80146ee:	ee07 3a90 	vmov	s15, r3
 80146f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80146f6:	ed97 6a02 	vldr	s12, [r7, #8]
 80146fa:	eddf 5a50 	vldr	s11, [pc, #320]	@ 801483c <HAL_RCC_GetSysClockFreq+0x2e4>
 80146fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8014702:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8014706:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801470a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801470e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014712:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8014716:	e065      	b.n	80147e4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8014718:	693b      	ldr	r3, [r7, #16]
 801471a:	ee07 3a90 	vmov	s15, r3
 801471e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014722:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8014844 <HAL_RCC_GetSysClockFreq+0x2ec>
 8014726:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801472a:	4b40      	ldr	r3, [pc, #256]	@ (801482c <HAL_RCC_GetSysClockFreq+0x2d4>)
 801472c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801472e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014732:	ee07 3a90 	vmov	s15, r3
 8014736:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801473a:	ed97 6a02 	vldr	s12, [r7, #8]
 801473e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 801483c <HAL_RCC_GetSysClockFreq+0x2e4>
 8014742:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8014746:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801474a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801474e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8014752:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014756:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 801475a:	e043      	b.n	80147e4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801475c:	693b      	ldr	r3, [r7, #16]
 801475e:	ee07 3a90 	vmov	s15, r3
 8014762:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014766:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8014848 <HAL_RCC_GetSysClockFreq+0x2f0>
 801476a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801476e:	4b2f      	ldr	r3, [pc, #188]	@ (801482c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8014770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014772:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014776:	ee07 3a90 	vmov	s15, r3
 801477a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801477e:	ed97 6a02 	vldr	s12, [r7, #8]
 8014782:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 801483c <HAL_RCC_GetSysClockFreq+0x2e4>
 8014786:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801478a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801478e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8014792:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8014796:	ee67 7a27 	vmul.f32	s15, s14, s15
 801479a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 801479e:	e021      	b.n	80147e4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80147a0:	693b      	ldr	r3, [r7, #16]
 80147a2:	ee07 3a90 	vmov	s15, r3
 80147a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80147aa:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8014844 <HAL_RCC_GetSysClockFreq+0x2ec>
 80147ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80147b2:	4b1e      	ldr	r3, [pc, #120]	@ (801482c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80147b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80147b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80147ba:	ee07 3a90 	vmov	s15, r3
 80147be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80147c2:	ed97 6a02 	vldr	s12, [r7, #8]
 80147c6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 801483c <HAL_RCC_GetSysClockFreq+0x2e4>
 80147ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80147ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80147d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80147d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80147da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80147de:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80147e2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80147e4:	4b11      	ldr	r3, [pc, #68]	@ (801482c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80147e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80147e8:	0a5b      	lsrs	r3, r3, #9
 80147ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80147ee:	3301      	adds	r3, #1
 80147f0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80147f2:	683b      	ldr	r3, [r7, #0]
 80147f4:	ee07 3a90 	vmov	s15, r3
 80147f8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80147fc:	edd7 6a07 	vldr	s13, [r7, #28]
 8014800:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8014804:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8014808:	ee17 3a90 	vmov	r3, s15
 801480c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 801480e:	e005      	b.n	801481c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8014810:	2300      	movs	r3, #0
 8014812:	61bb      	str	r3, [r7, #24]
      break;
 8014814:	e002      	b.n	801481c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8014816:	4b07      	ldr	r3, [pc, #28]	@ (8014834 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8014818:	61bb      	str	r3, [r7, #24]
      break;
 801481a:	bf00      	nop
  }

  return sysclockfreq;
 801481c:	69bb      	ldr	r3, [r7, #24]
}
 801481e:	4618      	mov	r0, r3
 8014820:	3724      	adds	r7, #36	@ 0x24
 8014822:	46bd      	mov	sp, r7
 8014824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014828:	4770      	bx	lr
 801482a:	bf00      	nop
 801482c:	58024400 	.word	0x58024400
 8014830:	03d09000 	.word	0x03d09000
 8014834:	003d0900 	.word	0x003d0900
 8014838:	017d7840 	.word	0x017d7840
 801483c:	46000000 	.word	0x46000000
 8014840:	4c742400 	.word	0x4c742400
 8014844:	4a742400 	.word	0x4a742400
 8014848:	4bbebc20 	.word	0x4bbebc20

0801484c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 801484c:	b580      	push	{r7, lr}
 801484e:	b082      	sub	sp, #8
 8014850:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8014852:	f7ff fe81 	bl	8014558 <HAL_RCC_GetSysClockFreq>
 8014856:	4602      	mov	r2, r0
 8014858:	4b10      	ldr	r3, [pc, #64]	@ (801489c <HAL_RCC_GetHCLKFreq+0x50>)
 801485a:	699b      	ldr	r3, [r3, #24]
 801485c:	0a1b      	lsrs	r3, r3, #8
 801485e:	f003 030f 	and.w	r3, r3, #15
 8014862:	490f      	ldr	r1, [pc, #60]	@ (80148a0 <HAL_RCC_GetHCLKFreq+0x54>)
 8014864:	5ccb      	ldrb	r3, [r1, r3]
 8014866:	f003 031f 	and.w	r3, r3, #31
 801486a:	fa22 f303 	lsr.w	r3, r2, r3
 801486e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8014870:	4b0a      	ldr	r3, [pc, #40]	@ (801489c <HAL_RCC_GetHCLKFreq+0x50>)
 8014872:	699b      	ldr	r3, [r3, #24]
 8014874:	f003 030f 	and.w	r3, r3, #15
 8014878:	4a09      	ldr	r2, [pc, #36]	@ (80148a0 <HAL_RCC_GetHCLKFreq+0x54>)
 801487a:	5cd3      	ldrb	r3, [r2, r3]
 801487c:	f003 031f 	and.w	r3, r3, #31
 8014880:	687a      	ldr	r2, [r7, #4]
 8014882:	fa22 f303 	lsr.w	r3, r2, r3
 8014886:	4a07      	ldr	r2, [pc, #28]	@ (80148a4 <HAL_RCC_GetHCLKFreq+0x58>)
 8014888:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 801488a:	4a07      	ldr	r2, [pc, #28]	@ (80148a8 <HAL_RCC_GetHCLKFreq+0x5c>)
 801488c:	687b      	ldr	r3, [r7, #4]
 801488e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8014890:	4b04      	ldr	r3, [pc, #16]	@ (80148a4 <HAL_RCC_GetHCLKFreq+0x58>)
 8014892:	681b      	ldr	r3, [r3, #0]
}
 8014894:	4618      	mov	r0, r3
 8014896:	3708      	adds	r7, #8
 8014898:	46bd      	mov	sp, r7
 801489a:	bd80      	pop	{r7, pc}
 801489c:	58024400 	.word	0x58024400
 80148a0:	080210f8 	.word	0x080210f8
 80148a4:	24000004 	.word	0x24000004
 80148a8:	24000000 	.word	0x24000000

080148ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80148ac:	b580      	push	{r7, lr}
 80148ae:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80148b0:	f7ff ffcc 	bl	801484c <HAL_RCC_GetHCLKFreq>
 80148b4:	4602      	mov	r2, r0
 80148b6:	4b06      	ldr	r3, [pc, #24]	@ (80148d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80148b8:	69db      	ldr	r3, [r3, #28]
 80148ba:	091b      	lsrs	r3, r3, #4
 80148bc:	f003 0307 	and.w	r3, r3, #7
 80148c0:	4904      	ldr	r1, [pc, #16]	@ (80148d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80148c2:	5ccb      	ldrb	r3, [r1, r3]
 80148c4:	f003 031f 	and.w	r3, r3, #31
 80148c8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80148cc:	4618      	mov	r0, r3
 80148ce:	bd80      	pop	{r7, pc}
 80148d0:	58024400 	.word	0x58024400
 80148d4:	080210f8 	.word	0x080210f8

080148d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80148d8:	b580      	push	{r7, lr}
 80148da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80148dc:	f7ff ffb6 	bl	801484c <HAL_RCC_GetHCLKFreq>
 80148e0:	4602      	mov	r2, r0
 80148e2:	4b06      	ldr	r3, [pc, #24]	@ (80148fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80148e4:	69db      	ldr	r3, [r3, #28]
 80148e6:	0a1b      	lsrs	r3, r3, #8
 80148e8:	f003 0307 	and.w	r3, r3, #7
 80148ec:	4904      	ldr	r1, [pc, #16]	@ (8014900 <HAL_RCC_GetPCLK2Freq+0x28>)
 80148ee:	5ccb      	ldrb	r3, [r1, r3]
 80148f0:	f003 031f 	and.w	r3, r3, #31
 80148f4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80148f8:	4618      	mov	r0, r3
 80148fa:	bd80      	pop	{r7, pc}
 80148fc:	58024400 	.word	0x58024400
 8014900:	080210f8 	.word	0x080210f8

08014904 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8014904:	b480      	push	{r7}
 8014906:	b083      	sub	sp, #12
 8014908:	af00      	add	r7, sp, #0
 801490a:	6078      	str	r0, [r7, #4]
 801490c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 801490e:	687b      	ldr	r3, [r7, #4]
 8014910:	223f      	movs	r2, #63	@ 0x3f
 8014912:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8014914:	4b1a      	ldr	r3, [pc, #104]	@ (8014980 <HAL_RCC_GetClockConfig+0x7c>)
 8014916:	691b      	ldr	r3, [r3, #16]
 8014918:	f003 0207 	and.w	r2, r3, #7
 801491c:	687b      	ldr	r3, [r7, #4]
 801491e:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8014920:	4b17      	ldr	r3, [pc, #92]	@ (8014980 <HAL_RCC_GetClockConfig+0x7c>)
 8014922:	699b      	ldr	r3, [r3, #24]
 8014924:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8014928:	687b      	ldr	r3, [r7, #4]
 801492a:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 801492c:	4b14      	ldr	r3, [pc, #80]	@ (8014980 <HAL_RCC_GetClockConfig+0x7c>)
 801492e:	699b      	ldr	r3, [r3, #24]
 8014930:	f003 020f 	and.w	r2, r3, #15
 8014934:	687b      	ldr	r3, [r7, #4]
 8014936:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8014938:	4b11      	ldr	r3, [pc, #68]	@ (8014980 <HAL_RCC_GetClockConfig+0x7c>)
 801493a:	699b      	ldr	r3, [r3, #24]
 801493c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8014940:	687b      	ldr	r3, [r7, #4]
 8014942:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8014944:	4b0e      	ldr	r3, [pc, #56]	@ (8014980 <HAL_RCC_GetClockConfig+0x7c>)
 8014946:	69db      	ldr	r3, [r3, #28]
 8014948:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 801494c:	687b      	ldr	r3, [r7, #4]
 801494e:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8014950:	4b0b      	ldr	r3, [pc, #44]	@ (8014980 <HAL_RCC_GetClockConfig+0x7c>)
 8014952:	69db      	ldr	r3, [r3, #28]
 8014954:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8014958:	687b      	ldr	r3, [r7, #4]
 801495a:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 801495c:	4b08      	ldr	r3, [pc, #32]	@ (8014980 <HAL_RCC_GetClockConfig+0x7c>)
 801495e:	6a1b      	ldr	r3, [r3, #32]
 8014960:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8014964:	687b      	ldr	r3, [r7, #4]
 8014966:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8014968:	4b06      	ldr	r3, [pc, #24]	@ (8014984 <HAL_RCC_GetClockConfig+0x80>)
 801496a:	681b      	ldr	r3, [r3, #0]
 801496c:	f003 020f 	and.w	r2, r3, #15
 8014970:	683b      	ldr	r3, [r7, #0]
 8014972:	601a      	str	r2, [r3, #0]
}
 8014974:	bf00      	nop
 8014976:	370c      	adds	r7, #12
 8014978:	46bd      	mov	sp, r7
 801497a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801497e:	4770      	bx	lr
 8014980:	58024400 	.word	0x58024400
 8014984:	52002000 	.word	0x52002000

08014988 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8014988:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801498c:	b0ca      	sub	sp, #296	@ 0x128
 801498e:	af00      	add	r7, sp, #0
 8014990:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8014994:	2300      	movs	r3, #0
 8014996:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 801499a:	2300      	movs	r3, #0
 801499c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80149a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80149a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149a8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80149ac:	2500      	movs	r5, #0
 80149ae:	ea54 0305 	orrs.w	r3, r4, r5
 80149b2:	d049      	beq.n	8014a48 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80149b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80149b8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80149ba:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80149be:	d02f      	beq.n	8014a20 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80149c0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80149c4:	d828      	bhi.n	8014a18 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80149c6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80149ca:	d01a      	beq.n	8014a02 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80149cc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80149d0:	d822      	bhi.n	8014a18 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80149d2:	2b00      	cmp	r3, #0
 80149d4:	d003      	beq.n	80149de <HAL_RCCEx_PeriphCLKConfig+0x56>
 80149d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80149da:	d007      	beq.n	80149ec <HAL_RCCEx_PeriphCLKConfig+0x64>
 80149dc:	e01c      	b.n	8014a18 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80149de:	4bb8      	ldr	r3, [pc, #736]	@ (8014cc0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80149e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80149e2:	4ab7      	ldr	r2, [pc, #732]	@ (8014cc0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80149e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80149e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80149ea:	e01a      	b.n	8014a22 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80149ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80149f0:	3308      	adds	r3, #8
 80149f2:	2102      	movs	r1, #2
 80149f4:	4618      	mov	r0, r3
 80149f6:	f002 fb61 	bl	80170bc <RCCEx_PLL2_Config>
 80149fa:	4603      	mov	r3, r0
 80149fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8014a00:	e00f      	b.n	8014a22 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8014a02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014a06:	3328      	adds	r3, #40	@ 0x28
 8014a08:	2102      	movs	r1, #2
 8014a0a:	4618      	mov	r0, r3
 8014a0c:	f002 fc08 	bl	8017220 <RCCEx_PLL3_Config>
 8014a10:	4603      	mov	r3, r0
 8014a12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8014a16:	e004      	b.n	8014a22 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8014a18:	2301      	movs	r3, #1
 8014a1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8014a1e:	e000      	b.n	8014a22 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8014a20:	bf00      	nop
    }

    if (ret == HAL_OK)
 8014a22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8014a26:	2b00      	cmp	r3, #0
 8014a28:	d10a      	bne.n	8014a40 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8014a2a:	4ba5      	ldr	r3, [pc, #660]	@ (8014cc0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8014a2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8014a2e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8014a32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014a36:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8014a38:	4aa1      	ldr	r2, [pc, #644]	@ (8014cc0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8014a3a:	430b      	orrs	r3, r1
 8014a3c:	6513      	str	r3, [r2, #80]	@ 0x50
 8014a3e:	e003      	b.n	8014a48 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8014a40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8014a44:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8014a48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a50:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8014a54:	f04f 0900 	mov.w	r9, #0
 8014a58:	ea58 0309 	orrs.w	r3, r8, r9
 8014a5c:	d047      	beq.n	8014aee <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8014a5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014a62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014a64:	2b04      	cmp	r3, #4
 8014a66:	d82a      	bhi.n	8014abe <HAL_RCCEx_PeriphCLKConfig+0x136>
 8014a68:	a201      	add	r2, pc, #4	@ (adr r2, 8014a70 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8014a6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014a6e:	bf00      	nop
 8014a70:	08014a85 	.word	0x08014a85
 8014a74:	08014a93 	.word	0x08014a93
 8014a78:	08014aa9 	.word	0x08014aa9
 8014a7c:	08014ac7 	.word	0x08014ac7
 8014a80:	08014ac7 	.word	0x08014ac7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8014a84:	4b8e      	ldr	r3, [pc, #568]	@ (8014cc0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8014a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014a88:	4a8d      	ldr	r2, [pc, #564]	@ (8014cc0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8014a8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8014a8e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8014a90:	e01a      	b.n	8014ac8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8014a92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014a96:	3308      	adds	r3, #8
 8014a98:	2100      	movs	r1, #0
 8014a9a:	4618      	mov	r0, r3
 8014a9c:	f002 fb0e 	bl	80170bc <RCCEx_PLL2_Config>
 8014aa0:	4603      	mov	r3, r0
 8014aa2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8014aa6:	e00f      	b.n	8014ac8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8014aa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014aac:	3328      	adds	r3, #40	@ 0x28
 8014aae:	2100      	movs	r1, #0
 8014ab0:	4618      	mov	r0, r3
 8014ab2:	f002 fbb5 	bl	8017220 <RCCEx_PLL3_Config>
 8014ab6:	4603      	mov	r3, r0
 8014ab8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8014abc:	e004      	b.n	8014ac8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8014abe:	2301      	movs	r3, #1
 8014ac0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8014ac4:	e000      	b.n	8014ac8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8014ac6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8014ac8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8014acc:	2b00      	cmp	r3, #0
 8014ace:	d10a      	bne.n	8014ae6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8014ad0:	4b7b      	ldr	r3, [pc, #492]	@ (8014cc0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8014ad2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8014ad4:	f023 0107 	bic.w	r1, r3, #7
 8014ad8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014adc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014ade:	4a78      	ldr	r2, [pc, #480]	@ (8014cc0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8014ae0:	430b      	orrs	r3, r1
 8014ae2:	6513      	str	r3, [r2, #80]	@ 0x50
 8014ae4:	e003      	b.n	8014aee <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8014ae6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8014aea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8014aee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014af6:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8014afa:	f04f 0b00 	mov.w	fp, #0
 8014afe:	ea5a 030b 	orrs.w	r3, sl, fp
 8014b02:	d04c      	beq.n	8014b9e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8014b04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014b08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8014b0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014b0e:	d030      	beq.n	8014b72 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8014b10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014b14:	d829      	bhi.n	8014b6a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8014b16:	2bc0      	cmp	r3, #192	@ 0xc0
 8014b18:	d02d      	beq.n	8014b76 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8014b1a:	2bc0      	cmp	r3, #192	@ 0xc0
 8014b1c:	d825      	bhi.n	8014b6a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8014b1e:	2b80      	cmp	r3, #128	@ 0x80
 8014b20:	d018      	beq.n	8014b54 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8014b22:	2b80      	cmp	r3, #128	@ 0x80
 8014b24:	d821      	bhi.n	8014b6a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8014b26:	2b00      	cmp	r3, #0
 8014b28:	d002      	beq.n	8014b30 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8014b2a:	2b40      	cmp	r3, #64	@ 0x40
 8014b2c:	d007      	beq.n	8014b3e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8014b2e:	e01c      	b.n	8014b6a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8014b30:	4b63      	ldr	r3, [pc, #396]	@ (8014cc0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8014b32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014b34:	4a62      	ldr	r2, [pc, #392]	@ (8014cc0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8014b36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8014b3a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8014b3c:	e01c      	b.n	8014b78 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8014b3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014b42:	3308      	adds	r3, #8
 8014b44:	2100      	movs	r1, #0
 8014b46:	4618      	mov	r0, r3
 8014b48:	f002 fab8 	bl	80170bc <RCCEx_PLL2_Config>
 8014b4c:	4603      	mov	r3, r0
 8014b4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8014b52:	e011      	b.n	8014b78 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8014b54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014b58:	3328      	adds	r3, #40	@ 0x28
 8014b5a:	2100      	movs	r1, #0
 8014b5c:	4618      	mov	r0, r3
 8014b5e:	f002 fb5f 	bl	8017220 <RCCEx_PLL3_Config>
 8014b62:	4603      	mov	r3, r0
 8014b64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8014b68:	e006      	b.n	8014b78 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8014b6a:	2301      	movs	r3, #1
 8014b6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8014b70:	e002      	b.n	8014b78 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8014b72:	bf00      	nop
 8014b74:	e000      	b.n	8014b78 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8014b76:	bf00      	nop
    }

    if (ret == HAL_OK)
 8014b78:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8014b7c:	2b00      	cmp	r3, #0
 8014b7e:	d10a      	bne.n	8014b96 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8014b80:	4b4f      	ldr	r3, [pc, #316]	@ (8014cc0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8014b82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8014b84:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8014b88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014b8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8014b8e:	4a4c      	ldr	r2, [pc, #304]	@ (8014cc0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8014b90:	430b      	orrs	r3, r1
 8014b92:	6513      	str	r3, [r2, #80]	@ 0x50
 8014b94:	e003      	b.n	8014b9e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8014b96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8014b9a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8014b9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ba6:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8014baa:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8014bae:	2300      	movs	r3, #0
 8014bb0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8014bb4:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8014bb8:	460b      	mov	r3, r1
 8014bba:	4313      	orrs	r3, r2
 8014bbc:	d053      	beq.n	8014c66 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8014bbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014bc2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8014bc6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8014bca:	d035      	beq.n	8014c38 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8014bcc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8014bd0:	d82e      	bhi.n	8014c30 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8014bd2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8014bd6:	d031      	beq.n	8014c3c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8014bd8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8014bdc:	d828      	bhi.n	8014c30 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8014bde:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8014be2:	d01a      	beq.n	8014c1a <HAL_RCCEx_PeriphCLKConfig+0x292>
 8014be4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8014be8:	d822      	bhi.n	8014c30 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8014bea:	2b00      	cmp	r3, #0
 8014bec:	d003      	beq.n	8014bf6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8014bee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8014bf2:	d007      	beq.n	8014c04 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8014bf4:	e01c      	b.n	8014c30 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8014bf6:	4b32      	ldr	r3, [pc, #200]	@ (8014cc0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8014bf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014bfa:	4a31      	ldr	r2, [pc, #196]	@ (8014cc0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8014bfc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8014c00:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8014c02:	e01c      	b.n	8014c3e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8014c04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014c08:	3308      	adds	r3, #8
 8014c0a:	2100      	movs	r1, #0
 8014c0c:	4618      	mov	r0, r3
 8014c0e:	f002 fa55 	bl	80170bc <RCCEx_PLL2_Config>
 8014c12:	4603      	mov	r3, r0
 8014c14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8014c18:	e011      	b.n	8014c3e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8014c1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014c1e:	3328      	adds	r3, #40	@ 0x28
 8014c20:	2100      	movs	r1, #0
 8014c22:	4618      	mov	r0, r3
 8014c24:	f002 fafc 	bl	8017220 <RCCEx_PLL3_Config>
 8014c28:	4603      	mov	r3, r0
 8014c2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8014c2e:	e006      	b.n	8014c3e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8014c30:	2301      	movs	r3, #1
 8014c32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8014c36:	e002      	b.n	8014c3e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8014c38:	bf00      	nop
 8014c3a:	e000      	b.n	8014c3e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8014c3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8014c3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8014c42:	2b00      	cmp	r3, #0
 8014c44:	d10b      	bne.n	8014c5e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8014c46:	4b1e      	ldr	r3, [pc, #120]	@ (8014cc0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8014c48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014c4a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8014c4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014c52:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8014c56:	4a1a      	ldr	r2, [pc, #104]	@ (8014cc0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8014c58:	430b      	orrs	r3, r1
 8014c5a:	6593      	str	r3, [r2, #88]	@ 0x58
 8014c5c:	e003      	b.n	8014c66 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8014c5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8014c62:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8014c66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c6e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8014c72:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8014c76:	2300      	movs	r3, #0
 8014c78:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8014c7c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8014c80:	460b      	mov	r3, r1
 8014c82:	4313      	orrs	r3, r2
 8014c84:	d056      	beq.n	8014d34 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8014c86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014c8a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8014c8e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8014c92:	d038      	beq.n	8014d06 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8014c94:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8014c98:	d831      	bhi.n	8014cfe <HAL_RCCEx_PeriphCLKConfig+0x376>
 8014c9a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8014c9e:	d034      	beq.n	8014d0a <HAL_RCCEx_PeriphCLKConfig+0x382>
 8014ca0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8014ca4:	d82b      	bhi.n	8014cfe <HAL_RCCEx_PeriphCLKConfig+0x376>
 8014ca6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8014caa:	d01d      	beq.n	8014ce8 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8014cac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8014cb0:	d825      	bhi.n	8014cfe <HAL_RCCEx_PeriphCLKConfig+0x376>
 8014cb2:	2b00      	cmp	r3, #0
 8014cb4:	d006      	beq.n	8014cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8014cb6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8014cba:	d00a      	beq.n	8014cd2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8014cbc:	e01f      	b.n	8014cfe <HAL_RCCEx_PeriphCLKConfig+0x376>
 8014cbe:	bf00      	nop
 8014cc0:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8014cc4:	4ba2      	ldr	r3, [pc, #648]	@ (8014f50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8014cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014cc8:	4aa1      	ldr	r2, [pc, #644]	@ (8014f50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8014cca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8014cce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8014cd0:	e01c      	b.n	8014d0c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8014cd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014cd6:	3308      	adds	r3, #8
 8014cd8:	2100      	movs	r1, #0
 8014cda:	4618      	mov	r0, r3
 8014cdc:	f002 f9ee 	bl	80170bc <RCCEx_PLL2_Config>
 8014ce0:	4603      	mov	r3, r0
 8014ce2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8014ce6:	e011      	b.n	8014d0c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8014ce8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014cec:	3328      	adds	r3, #40	@ 0x28
 8014cee:	2100      	movs	r1, #0
 8014cf0:	4618      	mov	r0, r3
 8014cf2:	f002 fa95 	bl	8017220 <RCCEx_PLL3_Config>
 8014cf6:	4603      	mov	r3, r0
 8014cf8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8014cfc:	e006      	b.n	8014d0c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8014cfe:	2301      	movs	r3, #1
 8014d00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8014d04:	e002      	b.n	8014d0c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8014d06:	bf00      	nop
 8014d08:	e000      	b.n	8014d0c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8014d0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8014d0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8014d10:	2b00      	cmp	r3, #0
 8014d12:	d10b      	bne.n	8014d2c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8014d14:	4b8e      	ldr	r3, [pc, #568]	@ (8014f50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8014d16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014d18:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8014d1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014d20:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8014d24:	4a8a      	ldr	r2, [pc, #552]	@ (8014f50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8014d26:	430b      	orrs	r3, r1
 8014d28:	6593      	str	r3, [r2, #88]	@ 0x58
 8014d2a:	e003      	b.n	8014d34 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8014d2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8014d30:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8014d34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d3c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8014d40:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8014d44:	2300      	movs	r3, #0
 8014d46:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8014d4a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8014d4e:	460b      	mov	r3, r1
 8014d50:	4313      	orrs	r3, r2
 8014d52:	d03a      	beq.n	8014dca <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8014d54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014d58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8014d5a:	2b30      	cmp	r3, #48	@ 0x30
 8014d5c:	d01f      	beq.n	8014d9e <HAL_RCCEx_PeriphCLKConfig+0x416>
 8014d5e:	2b30      	cmp	r3, #48	@ 0x30
 8014d60:	d819      	bhi.n	8014d96 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8014d62:	2b20      	cmp	r3, #32
 8014d64:	d00c      	beq.n	8014d80 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8014d66:	2b20      	cmp	r3, #32
 8014d68:	d815      	bhi.n	8014d96 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8014d6a:	2b00      	cmp	r3, #0
 8014d6c:	d019      	beq.n	8014da2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8014d6e:	2b10      	cmp	r3, #16
 8014d70:	d111      	bne.n	8014d96 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8014d72:	4b77      	ldr	r3, [pc, #476]	@ (8014f50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8014d74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014d76:	4a76      	ldr	r2, [pc, #472]	@ (8014f50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8014d78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8014d7c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8014d7e:	e011      	b.n	8014da4 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8014d80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014d84:	3308      	adds	r3, #8
 8014d86:	2102      	movs	r1, #2
 8014d88:	4618      	mov	r0, r3
 8014d8a:	f002 f997 	bl	80170bc <RCCEx_PLL2_Config>
 8014d8e:	4603      	mov	r3, r0
 8014d90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8014d94:	e006      	b.n	8014da4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8014d96:	2301      	movs	r3, #1
 8014d98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8014d9c:	e002      	b.n	8014da4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8014d9e:	bf00      	nop
 8014da0:	e000      	b.n	8014da4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8014da2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8014da4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8014da8:	2b00      	cmp	r3, #0
 8014daa:	d10a      	bne.n	8014dc2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8014dac:	4b68      	ldr	r3, [pc, #416]	@ (8014f50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8014dae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8014db0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8014db4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014db8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8014dba:	4a65      	ldr	r2, [pc, #404]	@ (8014f50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8014dbc:	430b      	orrs	r3, r1
 8014dbe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8014dc0:	e003      	b.n	8014dca <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8014dc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8014dc6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8014dca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014dd2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8014dd6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8014dda:	2300      	movs	r3, #0
 8014ddc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8014de0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8014de4:	460b      	mov	r3, r1
 8014de6:	4313      	orrs	r3, r2
 8014de8:	d051      	beq.n	8014e8e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8014dea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014dee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8014df0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8014df4:	d035      	beq.n	8014e62 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8014df6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8014dfa:	d82e      	bhi.n	8014e5a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8014dfc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8014e00:	d031      	beq.n	8014e66 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8014e02:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8014e06:	d828      	bhi.n	8014e5a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8014e08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8014e0c:	d01a      	beq.n	8014e44 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8014e0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8014e12:	d822      	bhi.n	8014e5a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8014e14:	2b00      	cmp	r3, #0
 8014e16:	d003      	beq.n	8014e20 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8014e18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014e1c:	d007      	beq.n	8014e2e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8014e1e:	e01c      	b.n	8014e5a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8014e20:	4b4b      	ldr	r3, [pc, #300]	@ (8014f50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8014e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014e24:	4a4a      	ldr	r2, [pc, #296]	@ (8014f50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8014e26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8014e2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8014e2c:	e01c      	b.n	8014e68 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8014e2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014e32:	3308      	adds	r3, #8
 8014e34:	2100      	movs	r1, #0
 8014e36:	4618      	mov	r0, r3
 8014e38:	f002 f940 	bl	80170bc <RCCEx_PLL2_Config>
 8014e3c:	4603      	mov	r3, r0
 8014e3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8014e42:	e011      	b.n	8014e68 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8014e44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014e48:	3328      	adds	r3, #40	@ 0x28
 8014e4a:	2100      	movs	r1, #0
 8014e4c:	4618      	mov	r0, r3
 8014e4e:	f002 f9e7 	bl	8017220 <RCCEx_PLL3_Config>
 8014e52:	4603      	mov	r3, r0
 8014e54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8014e58:	e006      	b.n	8014e68 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8014e5a:	2301      	movs	r3, #1
 8014e5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8014e60:	e002      	b.n	8014e68 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8014e62:	bf00      	nop
 8014e64:	e000      	b.n	8014e68 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8014e66:	bf00      	nop
    }

    if (ret == HAL_OK)
 8014e68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8014e6c:	2b00      	cmp	r3, #0
 8014e6e:	d10a      	bne.n	8014e86 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8014e70:	4b37      	ldr	r3, [pc, #220]	@ (8014f50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8014e72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8014e74:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8014e78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014e7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8014e7e:	4a34      	ldr	r2, [pc, #208]	@ (8014f50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8014e80:	430b      	orrs	r3, r1
 8014e82:	6513      	str	r3, [r2, #80]	@ 0x50
 8014e84:	e003      	b.n	8014e8e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8014e86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8014e8a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8014e8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e96:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8014e9a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8014e9e:	2300      	movs	r3, #0
 8014ea0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8014ea4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8014ea8:	460b      	mov	r3, r1
 8014eaa:	4313      	orrs	r3, r2
 8014eac:	d056      	beq.n	8014f5c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8014eae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014eb2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014eb4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8014eb8:	d033      	beq.n	8014f22 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8014eba:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8014ebe:	d82c      	bhi.n	8014f1a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8014ec0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8014ec4:	d02f      	beq.n	8014f26 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8014ec6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8014eca:	d826      	bhi.n	8014f1a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8014ecc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8014ed0:	d02b      	beq.n	8014f2a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8014ed2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8014ed6:	d820      	bhi.n	8014f1a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8014ed8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8014edc:	d012      	beq.n	8014f04 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8014ede:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8014ee2:	d81a      	bhi.n	8014f1a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8014ee4:	2b00      	cmp	r3, #0
 8014ee6:	d022      	beq.n	8014f2e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8014ee8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8014eec:	d115      	bne.n	8014f1a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8014eee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014ef2:	3308      	adds	r3, #8
 8014ef4:	2101      	movs	r1, #1
 8014ef6:	4618      	mov	r0, r3
 8014ef8:	f002 f8e0 	bl	80170bc <RCCEx_PLL2_Config>
 8014efc:	4603      	mov	r3, r0
 8014efe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8014f02:	e015      	b.n	8014f30 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8014f04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014f08:	3328      	adds	r3, #40	@ 0x28
 8014f0a:	2101      	movs	r1, #1
 8014f0c:	4618      	mov	r0, r3
 8014f0e:	f002 f987 	bl	8017220 <RCCEx_PLL3_Config>
 8014f12:	4603      	mov	r3, r0
 8014f14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8014f18:	e00a      	b.n	8014f30 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8014f1a:	2301      	movs	r3, #1
 8014f1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8014f20:	e006      	b.n	8014f30 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8014f22:	bf00      	nop
 8014f24:	e004      	b.n	8014f30 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8014f26:	bf00      	nop
 8014f28:	e002      	b.n	8014f30 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8014f2a:	bf00      	nop
 8014f2c:	e000      	b.n	8014f30 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8014f2e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8014f30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8014f34:	2b00      	cmp	r3, #0
 8014f36:	d10d      	bne.n	8014f54 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8014f38:	4b05      	ldr	r3, [pc, #20]	@ (8014f50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8014f3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8014f3c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8014f40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014f44:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014f46:	4a02      	ldr	r2, [pc, #8]	@ (8014f50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8014f48:	430b      	orrs	r3, r1
 8014f4a:	6513      	str	r3, [r2, #80]	@ 0x50
 8014f4c:	e006      	b.n	8014f5c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8014f4e:	bf00      	nop
 8014f50:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8014f54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8014f58:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8014f5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f64:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8014f68:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8014f6c:	2300      	movs	r3, #0
 8014f6e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8014f72:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8014f76:	460b      	mov	r3, r1
 8014f78:	4313      	orrs	r3, r2
 8014f7a:	d055      	beq.n	8015028 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8014f7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014f80:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8014f84:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8014f88:	d033      	beq.n	8014ff2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8014f8a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8014f8e:	d82c      	bhi.n	8014fea <HAL_RCCEx_PeriphCLKConfig+0x662>
 8014f90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8014f94:	d02f      	beq.n	8014ff6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8014f96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8014f9a:	d826      	bhi.n	8014fea <HAL_RCCEx_PeriphCLKConfig+0x662>
 8014f9c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8014fa0:	d02b      	beq.n	8014ffa <HAL_RCCEx_PeriphCLKConfig+0x672>
 8014fa2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8014fa6:	d820      	bhi.n	8014fea <HAL_RCCEx_PeriphCLKConfig+0x662>
 8014fa8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8014fac:	d012      	beq.n	8014fd4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8014fae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8014fb2:	d81a      	bhi.n	8014fea <HAL_RCCEx_PeriphCLKConfig+0x662>
 8014fb4:	2b00      	cmp	r3, #0
 8014fb6:	d022      	beq.n	8014ffe <HAL_RCCEx_PeriphCLKConfig+0x676>
 8014fb8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8014fbc:	d115      	bne.n	8014fea <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8014fbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014fc2:	3308      	adds	r3, #8
 8014fc4:	2101      	movs	r1, #1
 8014fc6:	4618      	mov	r0, r3
 8014fc8:	f002 f878 	bl	80170bc <RCCEx_PLL2_Config>
 8014fcc:	4603      	mov	r3, r0
 8014fce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8014fd2:	e015      	b.n	8015000 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8014fd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014fd8:	3328      	adds	r3, #40	@ 0x28
 8014fda:	2101      	movs	r1, #1
 8014fdc:	4618      	mov	r0, r3
 8014fde:	f002 f91f 	bl	8017220 <RCCEx_PLL3_Config>
 8014fe2:	4603      	mov	r3, r0
 8014fe4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8014fe8:	e00a      	b.n	8015000 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8014fea:	2301      	movs	r3, #1
 8014fec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8014ff0:	e006      	b.n	8015000 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8014ff2:	bf00      	nop
 8014ff4:	e004      	b.n	8015000 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8014ff6:	bf00      	nop
 8014ff8:	e002      	b.n	8015000 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8014ffa:	bf00      	nop
 8014ffc:	e000      	b.n	8015000 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8014ffe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8015000:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015004:	2b00      	cmp	r3, #0
 8015006:	d10b      	bne.n	8015020 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8015008:	4ba3      	ldr	r3, [pc, #652]	@ (8015298 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801500a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801500c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8015010:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015014:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8015018:	4a9f      	ldr	r2, [pc, #636]	@ (8015298 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801501a:	430b      	orrs	r3, r1
 801501c:	6593      	str	r3, [r2, #88]	@ 0x58
 801501e:	e003      	b.n	8015028 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015020:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015024:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8015028:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801502c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015030:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8015034:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8015038:	2300      	movs	r3, #0
 801503a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 801503e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8015042:	460b      	mov	r3, r1
 8015044:	4313      	orrs	r3, r2
 8015046:	d037      	beq.n	80150b8 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8015048:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801504c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801504e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8015052:	d00e      	beq.n	8015072 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8015054:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8015058:	d816      	bhi.n	8015088 <HAL_RCCEx_PeriphCLKConfig+0x700>
 801505a:	2b00      	cmp	r3, #0
 801505c:	d018      	beq.n	8015090 <HAL_RCCEx_PeriphCLKConfig+0x708>
 801505e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8015062:	d111      	bne.n	8015088 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8015064:	4b8c      	ldr	r3, [pc, #560]	@ (8015298 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015066:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015068:	4a8b      	ldr	r2, [pc, #556]	@ (8015298 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801506a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801506e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8015070:	e00f      	b.n	8015092 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8015072:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015076:	3308      	adds	r3, #8
 8015078:	2101      	movs	r1, #1
 801507a:	4618      	mov	r0, r3
 801507c:	f002 f81e 	bl	80170bc <RCCEx_PLL2_Config>
 8015080:	4603      	mov	r3, r0
 8015082:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8015086:	e004      	b.n	8015092 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8015088:	2301      	movs	r3, #1
 801508a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801508e:	e000      	b.n	8015092 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8015090:	bf00      	nop
    }

    if (ret == HAL_OK)
 8015092:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015096:	2b00      	cmp	r3, #0
 8015098:	d10a      	bne.n	80150b0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 801509a:	4b7f      	ldr	r3, [pc, #508]	@ (8015298 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801509c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801509e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80150a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80150a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80150a8:	4a7b      	ldr	r2, [pc, #492]	@ (8015298 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80150aa:	430b      	orrs	r3, r1
 80150ac:	6513      	str	r3, [r2, #80]	@ 0x50
 80150ae:	e003      	b.n	80150b8 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80150b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80150b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80150b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80150bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80150c0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80150c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80150c8:	2300      	movs	r3, #0
 80150ca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80150ce:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80150d2:	460b      	mov	r3, r1
 80150d4:	4313      	orrs	r3, r2
 80150d6:	d039      	beq.n	801514c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80150d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80150dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80150de:	2b03      	cmp	r3, #3
 80150e0:	d81c      	bhi.n	801511c <HAL_RCCEx_PeriphCLKConfig+0x794>
 80150e2:	a201      	add	r2, pc, #4	@ (adr r2, 80150e8 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80150e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80150e8:	08015125 	.word	0x08015125
 80150ec:	080150f9 	.word	0x080150f9
 80150f0:	08015107 	.word	0x08015107
 80150f4:	08015125 	.word	0x08015125
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80150f8:	4b67      	ldr	r3, [pc, #412]	@ (8015298 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80150fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80150fc:	4a66      	ldr	r2, [pc, #408]	@ (8015298 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80150fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8015102:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8015104:	e00f      	b.n	8015126 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8015106:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801510a:	3308      	adds	r3, #8
 801510c:	2102      	movs	r1, #2
 801510e:	4618      	mov	r0, r3
 8015110:	f001 ffd4 	bl	80170bc <RCCEx_PLL2_Config>
 8015114:	4603      	mov	r3, r0
 8015116:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 801511a:	e004      	b.n	8015126 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 801511c:	2301      	movs	r3, #1
 801511e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8015122:	e000      	b.n	8015126 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8015124:	bf00      	nop
    }

    if (ret == HAL_OK)
 8015126:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801512a:	2b00      	cmp	r3, #0
 801512c:	d10a      	bne.n	8015144 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 801512e:	4b5a      	ldr	r3, [pc, #360]	@ (8015298 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015130:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8015132:	f023 0103 	bic.w	r1, r3, #3
 8015136:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801513a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801513c:	4a56      	ldr	r2, [pc, #344]	@ (8015298 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801513e:	430b      	orrs	r3, r1
 8015140:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8015142:	e003      	b.n	801514c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015144:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015148:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 801514c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015154:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8015158:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 801515c:	2300      	movs	r3, #0
 801515e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8015162:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8015166:	460b      	mov	r3, r1
 8015168:	4313      	orrs	r3, r2
 801516a:	f000 809f 	beq.w	80152ac <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 801516e:	4b4b      	ldr	r3, [pc, #300]	@ (801529c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8015170:	681b      	ldr	r3, [r3, #0]
 8015172:	4a4a      	ldr	r2, [pc, #296]	@ (801529c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8015174:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8015178:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 801517a:	f7fa f973 	bl	800f464 <HAL_GetTick>
 801517e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8015182:	e00b      	b.n	801519c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8015184:	f7fa f96e 	bl	800f464 <HAL_GetTick>
 8015188:	4602      	mov	r2, r0
 801518a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 801518e:	1ad3      	subs	r3, r2, r3
 8015190:	2b64      	cmp	r3, #100	@ 0x64
 8015192:	d903      	bls.n	801519c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8015194:	2303      	movs	r3, #3
 8015196:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801519a:	e005      	b.n	80151a8 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 801519c:	4b3f      	ldr	r3, [pc, #252]	@ (801529c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 801519e:	681b      	ldr	r3, [r3, #0]
 80151a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80151a4:	2b00      	cmp	r3, #0
 80151a6:	d0ed      	beq.n	8015184 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80151a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80151ac:	2b00      	cmp	r3, #0
 80151ae:	d179      	bne.n	80152a4 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80151b0:	4b39      	ldr	r3, [pc, #228]	@ (8015298 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80151b2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80151b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80151b8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80151bc:	4053      	eors	r3, r2
 80151be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80151c2:	2b00      	cmp	r3, #0
 80151c4:	d015      	beq.n	80151f2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80151c6:	4b34      	ldr	r3, [pc, #208]	@ (8015298 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80151c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80151ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80151ce:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80151d2:	4b31      	ldr	r3, [pc, #196]	@ (8015298 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80151d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80151d6:	4a30      	ldr	r2, [pc, #192]	@ (8015298 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80151d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80151dc:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80151de:	4b2e      	ldr	r3, [pc, #184]	@ (8015298 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80151e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80151e2:	4a2d      	ldr	r2, [pc, #180]	@ (8015298 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80151e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80151e8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80151ea:	4a2b      	ldr	r2, [pc, #172]	@ (8015298 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80151ec:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80151f0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80151f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80151f6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80151fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80151fe:	d118      	bne.n	8015232 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8015200:	f7fa f930 	bl	800f464 <HAL_GetTick>
 8015204:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8015208:	e00d      	b.n	8015226 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801520a:	f7fa f92b 	bl	800f464 <HAL_GetTick>
 801520e:	4602      	mov	r2, r0
 8015210:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8015214:	1ad2      	subs	r2, r2, r3
 8015216:	f241 3388 	movw	r3, #5000	@ 0x1388
 801521a:	429a      	cmp	r2, r3
 801521c:	d903      	bls.n	8015226 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 801521e:	2303      	movs	r3, #3
 8015220:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8015224:	e005      	b.n	8015232 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8015226:	4b1c      	ldr	r3, [pc, #112]	@ (8015298 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015228:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801522a:	f003 0302 	and.w	r3, r3, #2
 801522e:	2b00      	cmp	r3, #0
 8015230:	d0eb      	beq.n	801520a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8015232:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015236:	2b00      	cmp	r3, #0
 8015238:	d129      	bne.n	801528e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 801523a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801523e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8015242:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8015246:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801524a:	d10e      	bne.n	801526a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 801524c:	4b12      	ldr	r3, [pc, #72]	@ (8015298 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801524e:	691b      	ldr	r3, [r3, #16]
 8015250:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8015254:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015258:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 801525c:	091a      	lsrs	r2, r3, #4
 801525e:	4b10      	ldr	r3, [pc, #64]	@ (80152a0 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8015260:	4013      	ands	r3, r2
 8015262:	4a0d      	ldr	r2, [pc, #52]	@ (8015298 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015264:	430b      	orrs	r3, r1
 8015266:	6113      	str	r3, [r2, #16]
 8015268:	e005      	b.n	8015276 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 801526a:	4b0b      	ldr	r3, [pc, #44]	@ (8015298 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801526c:	691b      	ldr	r3, [r3, #16]
 801526e:	4a0a      	ldr	r2, [pc, #40]	@ (8015298 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015270:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8015274:	6113      	str	r3, [r2, #16]
 8015276:	4b08      	ldr	r3, [pc, #32]	@ (8015298 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015278:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 801527a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801527e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8015282:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8015286:	4a04      	ldr	r2, [pc, #16]	@ (8015298 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015288:	430b      	orrs	r3, r1
 801528a:	6713      	str	r3, [r2, #112]	@ 0x70
 801528c:	e00e      	b.n	80152ac <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 801528e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015292:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8015296:	e009      	b.n	80152ac <HAL_RCCEx_PeriphCLKConfig+0x924>
 8015298:	58024400 	.word	0x58024400
 801529c:	58024800 	.word	0x58024800
 80152a0:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80152a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80152a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80152ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80152b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80152b4:	f002 0301 	and.w	r3, r2, #1
 80152b8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80152bc:	2300      	movs	r3, #0
 80152be:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80152c2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80152c6:	460b      	mov	r3, r1
 80152c8:	4313      	orrs	r3, r2
 80152ca:	f000 8089 	beq.w	80153e0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80152ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80152d2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80152d4:	2b28      	cmp	r3, #40	@ 0x28
 80152d6:	d86b      	bhi.n	80153b0 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80152d8:	a201      	add	r2, pc, #4	@ (adr r2, 80152e0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80152da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80152de:	bf00      	nop
 80152e0:	080153b9 	.word	0x080153b9
 80152e4:	080153b1 	.word	0x080153b1
 80152e8:	080153b1 	.word	0x080153b1
 80152ec:	080153b1 	.word	0x080153b1
 80152f0:	080153b1 	.word	0x080153b1
 80152f4:	080153b1 	.word	0x080153b1
 80152f8:	080153b1 	.word	0x080153b1
 80152fc:	080153b1 	.word	0x080153b1
 8015300:	08015385 	.word	0x08015385
 8015304:	080153b1 	.word	0x080153b1
 8015308:	080153b1 	.word	0x080153b1
 801530c:	080153b1 	.word	0x080153b1
 8015310:	080153b1 	.word	0x080153b1
 8015314:	080153b1 	.word	0x080153b1
 8015318:	080153b1 	.word	0x080153b1
 801531c:	080153b1 	.word	0x080153b1
 8015320:	0801539b 	.word	0x0801539b
 8015324:	080153b1 	.word	0x080153b1
 8015328:	080153b1 	.word	0x080153b1
 801532c:	080153b1 	.word	0x080153b1
 8015330:	080153b1 	.word	0x080153b1
 8015334:	080153b1 	.word	0x080153b1
 8015338:	080153b1 	.word	0x080153b1
 801533c:	080153b1 	.word	0x080153b1
 8015340:	080153b9 	.word	0x080153b9
 8015344:	080153b1 	.word	0x080153b1
 8015348:	080153b1 	.word	0x080153b1
 801534c:	080153b1 	.word	0x080153b1
 8015350:	080153b1 	.word	0x080153b1
 8015354:	080153b1 	.word	0x080153b1
 8015358:	080153b1 	.word	0x080153b1
 801535c:	080153b1 	.word	0x080153b1
 8015360:	080153b9 	.word	0x080153b9
 8015364:	080153b1 	.word	0x080153b1
 8015368:	080153b1 	.word	0x080153b1
 801536c:	080153b1 	.word	0x080153b1
 8015370:	080153b1 	.word	0x080153b1
 8015374:	080153b1 	.word	0x080153b1
 8015378:	080153b1 	.word	0x080153b1
 801537c:	080153b1 	.word	0x080153b1
 8015380:	080153b9 	.word	0x080153b9
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8015384:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015388:	3308      	adds	r3, #8
 801538a:	2101      	movs	r1, #1
 801538c:	4618      	mov	r0, r3
 801538e:	f001 fe95 	bl	80170bc <RCCEx_PLL2_Config>
 8015392:	4603      	mov	r3, r0
 8015394:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8015398:	e00f      	b.n	80153ba <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 801539a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801539e:	3328      	adds	r3, #40	@ 0x28
 80153a0:	2101      	movs	r1, #1
 80153a2:	4618      	mov	r0, r3
 80153a4:	f001 ff3c 	bl	8017220 <RCCEx_PLL3_Config>
 80153a8:	4603      	mov	r3, r0
 80153aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80153ae:	e004      	b.n	80153ba <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80153b0:	2301      	movs	r3, #1
 80153b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80153b6:	e000      	b.n	80153ba <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80153b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80153ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80153be:	2b00      	cmp	r3, #0
 80153c0:	d10a      	bne.n	80153d8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80153c2:	4bbf      	ldr	r3, [pc, #764]	@ (80156c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80153c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80153c6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80153ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80153ce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80153d0:	4abb      	ldr	r2, [pc, #748]	@ (80156c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80153d2:	430b      	orrs	r3, r1
 80153d4:	6553      	str	r3, [r2, #84]	@ 0x54
 80153d6:	e003      	b.n	80153e0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80153d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80153dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80153e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80153e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80153e8:	f002 0302 	and.w	r3, r2, #2
 80153ec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80153f0:	2300      	movs	r3, #0
 80153f2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80153f6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80153fa:	460b      	mov	r3, r1
 80153fc:	4313      	orrs	r3, r2
 80153fe:	d041      	beq.n	8015484 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8015400:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015404:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015406:	2b05      	cmp	r3, #5
 8015408:	d824      	bhi.n	8015454 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 801540a:	a201      	add	r2, pc, #4	@ (adr r2, 8015410 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 801540c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015410:	0801545d 	.word	0x0801545d
 8015414:	08015429 	.word	0x08015429
 8015418:	0801543f 	.word	0x0801543f
 801541c:	0801545d 	.word	0x0801545d
 8015420:	0801545d 	.word	0x0801545d
 8015424:	0801545d 	.word	0x0801545d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8015428:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801542c:	3308      	adds	r3, #8
 801542e:	2101      	movs	r1, #1
 8015430:	4618      	mov	r0, r3
 8015432:	f001 fe43 	bl	80170bc <RCCEx_PLL2_Config>
 8015436:	4603      	mov	r3, r0
 8015438:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 801543c:	e00f      	b.n	801545e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 801543e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015442:	3328      	adds	r3, #40	@ 0x28
 8015444:	2101      	movs	r1, #1
 8015446:	4618      	mov	r0, r3
 8015448:	f001 feea 	bl	8017220 <RCCEx_PLL3_Config>
 801544c:	4603      	mov	r3, r0
 801544e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8015452:	e004      	b.n	801545e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8015454:	2301      	movs	r3, #1
 8015456:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801545a:	e000      	b.n	801545e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 801545c:	bf00      	nop
    }

    if (ret == HAL_OK)
 801545e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015462:	2b00      	cmp	r3, #0
 8015464:	d10a      	bne.n	801547c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8015466:	4b96      	ldr	r3, [pc, #600]	@ (80156c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8015468:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801546a:	f023 0107 	bic.w	r1, r3, #7
 801546e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015472:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015474:	4a92      	ldr	r2, [pc, #584]	@ (80156c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8015476:	430b      	orrs	r3, r1
 8015478:	6553      	str	r3, [r2, #84]	@ 0x54
 801547a:	e003      	b.n	8015484 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801547c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015480:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8015484:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015488:	e9d3 2300 	ldrd	r2, r3, [r3]
 801548c:	f002 0304 	and.w	r3, r2, #4
 8015490:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8015494:	2300      	movs	r3, #0
 8015496:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 801549a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 801549e:	460b      	mov	r3, r1
 80154a0:	4313      	orrs	r3, r2
 80154a2:	d044      	beq.n	801552e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80154a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80154a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80154ac:	2b05      	cmp	r3, #5
 80154ae:	d825      	bhi.n	80154fc <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80154b0:	a201      	add	r2, pc, #4	@ (adr r2, 80154b8 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80154b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80154b6:	bf00      	nop
 80154b8:	08015505 	.word	0x08015505
 80154bc:	080154d1 	.word	0x080154d1
 80154c0:	080154e7 	.word	0x080154e7
 80154c4:	08015505 	.word	0x08015505
 80154c8:	08015505 	.word	0x08015505
 80154cc:	08015505 	.word	0x08015505
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80154d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80154d4:	3308      	adds	r3, #8
 80154d6:	2101      	movs	r1, #1
 80154d8:	4618      	mov	r0, r3
 80154da:	f001 fdef 	bl	80170bc <RCCEx_PLL2_Config>
 80154de:	4603      	mov	r3, r0
 80154e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80154e4:	e00f      	b.n	8015506 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80154e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80154ea:	3328      	adds	r3, #40	@ 0x28
 80154ec:	2101      	movs	r1, #1
 80154ee:	4618      	mov	r0, r3
 80154f0:	f001 fe96 	bl	8017220 <RCCEx_PLL3_Config>
 80154f4:	4603      	mov	r3, r0
 80154f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80154fa:	e004      	b.n	8015506 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80154fc:	2301      	movs	r3, #1
 80154fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8015502:	e000      	b.n	8015506 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8015504:	bf00      	nop
    }

    if (ret == HAL_OK)
 8015506:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801550a:	2b00      	cmp	r3, #0
 801550c:	d10b      	bne.n	8015526 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 801550e:	4b6c      	ldr	r3, [pc, #432]	@ (80156c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8015510:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015512:	f023 0107 	bic.w	r1, r3, #7
 8015516:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801551a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801551e:	4a68      	ldr	r2, [pc, #416]	@ (80156c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8015520:	430b      	orrs	r3, r1
 8015522:	6593      	str	r3, [r2, #88]	@ 0x58
 8015524:	e003      	b.n	801552e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015526:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801552a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 801552e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015536:	f002 0320 	and.w	r3, r2, #32
 801553a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 801553e:	2300      	movs	r3, #0
 8015540:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8015544:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8015548:	460b      	mov	r3, r1
 801554a:	4313      	orrs	r3, r2
 801554c:	d055      	beq.n	80155fa <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 801554e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015552:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015556:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801555a:	d033      	beq.n	80155c4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 801555c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8015560:	d82c      	bhi.n	80155bc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8015562:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8015566:	d02f      	beq.n	80155c8 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8015568:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801556c:	d826      	bhi.n	80155bc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 801556e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8015572:	d02b      	beq.n	80155cc <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8015574:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8015578:	d820      	bhi.n	80155bc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 801557a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801557e:	d012      	beq.n	80155a6 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8015580:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8015584:	d81a      	bhi.n	80155bc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8015586:	2b00      	cmp	r3, #0
 8015588:	d022      	beq.n	80155d0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 801558a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801558e:	d115      	bne.n	80155bc <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8015590:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015594:	3308      	adds	r3, #8
 8015596:	2100      	movs	r1, #0
 8015598:	4618      	mov	r0, r3
 801559a:	f001 fd8f 	bl	80170bc <RCCEx_PLL2_Config>
 801559e:	4603      	mov	r3, r0
 80155a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80155a4:	e015      	b.n	80155d2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80155a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80155aa:	3328      	adds	r3, #40	@ 0x28
 80155ac:	2102      	movs	r1, #2
 80155ae:	4618      	mov	r0, r3
 80155b0:	f001 fe36 	bl	8017220 <RCCEx_PLL3_Config>
 80155b4:	4603      	mov	r3, r0
 80155b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80155ba:	e00a      	b.n	80155d2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80155bc:	2301      	movs	r3, #1
 80155be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80155c2:	e006      	b.n	80155d2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80155c4:	bf00      	nop
 80155c6:	e004      	b.n	80155d2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80155c8:	bf00      	nop
 80155ca:	e002      	b.n	80155d2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80155cc:	bf00      	nop
 80155ce:	e000      	b.n	80155d2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80155d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80155d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80155d6:	2b00      	cmp	r3, #0
 80155d8:	d10b      	bne.n	80155f2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80155da:	4b39      	ldr	r3, [pc, #228]	@ (80156c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80155dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80155de:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80155e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80155e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80155ea:	4a35      	ldr	r2, [pc, #212]	@ (80156c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80155ec:	430b      	orrs	r3, r1
 80155ee:	6553      	str	r3, [r2, #84]	@ 0x54
 80155f0:	e003      	b.n	80155fa <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80155f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80155f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80155fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80155fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015602:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8015606:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 801560a:	2300      	movs	r3, #0
 801560c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8015610:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8015614:	460b      	mov	r3, r1
 8015616:	4313      	orrs	r3, r2
 8015618:	d058      	beq.n	80156cc <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 801561a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801561e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8015622:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8015626:	d033      	beq.n	8015690 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8015628:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 801562c:	d82c      	bhi.n	8015688 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 801562e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8015632:	d02f      	beq.n	8015694 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8015634:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8015638:	d826      	bhi.n	8015688 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 801563a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801563e:	d02b      	beq.n	8015698 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8015640:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8015644:	d820      	bhi.n	8015688 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8015646:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801564a:	d012      	beq.n	8015672 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 801564c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8015650:	d81a      	bhi.n	8015688 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8015652:	2b00      	cmp	r3, #0
 8015654:	d022      	beq.n	801569c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8015656:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801565a:	d115      	bne.n	8015688 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 801565c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015660:	3308      	adds	r3, #8
 8015662:	2100      	movs	r1, #0
 8015664:	4618      	mov	r0, r3
 8015666:	f001 fd29 	bl	80170bc <RCCEx_PLL2_Config>
 801566a:	4603      	mov	r3, r0
 801566c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8015670:	e015      	b.n	801569e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8015672:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015676:	3328      	adds	r3, #40	@ 0x28
 8015678:	2102      	movs	r1, #2
 801567a:	4618      	mov	r0, r3
 801567c:	f001 fdd0 	bl	8017220 <RCCEx_PLL3_Config>
 8015680:	4603      	mov	r3, r0
 8015682:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8015686:	e00a      	b.n	801569e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8015688:	2301      	movs	r3, #1
 801568a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801568e:	e006      	b.n	801569e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8015690:	bf00      	nop
 8015692:	e004      	b.n	801569e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8015694:	bf00      	nop
 8015696:	e002      	b.n	801569e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8015698:	bf00      	nop
 801569a:	e000      	b.n	801569e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 801569c:	bf00      	nop
    }

    if (ret == HAL_OK)
 801569e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80156a2:	2b00      	cmp	r3, #0
 80156a4:	d10e      	bne.n	80156c4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80156a6:	4b06      	ldr	r3, [pc, #24]	@ (80156c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80156a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80156aa:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80156ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80156b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80156b6:	4a02      	ldr	r2, [pc, #8]	@ (80156c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80156b8:	430b      	orrs	r3, r1
 80156ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80156bc:	e006      	b.n	80156cc <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80156be:	bf00      	nop
 80156c0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80156c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80156c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80156cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80156d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80156d4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80156d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80156dc:	2300      	movs	r3, #0
 80156de:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80156e2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80156e6:	460b      	mov	r3, r1
 80156e8:	4313      	orrs	r3, r2
 80156ea:	d055      	beq.n	8015798 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80156ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80156f0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80156f4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80156f8:	d033      	beq.n	8015762 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80156fa:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80156fe:	d82c      	bhi.n	801575a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8015700:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8015704:	d02f      	beq.n	8015766 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8015706:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801570a:	d826      	bhi.n	801575a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 801570c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8015710:	d02b      	beq.n	801576a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8015712:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8015716:	d820      	bhi.n	801575a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8015718:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801571c:	d012      	beq.n	8015744 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 801571e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8015722:	d81a      	bhi.n	801575a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8015724:	2b00      	cmp	r3, #0
 8015726:	d022      	beq.n	801576e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8015728:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801572c:	d115      	bne.n	801575a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 801572e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015732:	3308      	adds	r3, #8
 8015734:	2100      	movs	r1, #0
 8015736:	4618      	mov	r0, r3
 8015738:	f001 fcc0 	bl	80170bc <RCCEx_PLL2_Config>
 801573c:	4603      	mov	r3, r0
 801573e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8015742:	e015      	b.n	8015770 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8015744:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015748:	3328      	adds	r3, #40	@ 0x28
 801574a:	2102      	movs	r1, #2
 801574c:	4618      	mov	r0, r3
 801574e:	f001 fd67 	bl	8017220 <RCCEx_PLL3_Config>
 8015752:	4603      	mov	r3, r0
 8015754:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8015758:	e00a      	b.n	8015770 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801575a:	2301      	movs	r3, #1
 801575c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8015760:	e006      	b.n	8015770 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8015762:	bf00      	nop
 8015764:	e004      	b.n	8015770 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8015766:	bf00      	nop
 8015768:	e002      	b.n	8015770 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 801576a:	bf00      	nop
 801576c:	e000      	b.n	8015770 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 801576e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8015770:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015774:	2b00      	cmp	r3, #0
 8015776:	d10b      	bne.n	8015790 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8015778:	4ba1      	ldr	r3, [pc, #644]	@ (8015a00 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801577a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801577c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8015780:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015784:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8015788:	4a9d      	ldr	r2, [pc, #628]	@ (8015a00 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801578a:	430b      	orrs	r3, r1
 801578c:	6593      	str	r3, [r2, #88]	@ 0x58
 801578e:	e003      	b.n	8015798 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015790:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015794:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8015798:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801579c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80157a0:	f002 0308 	and.w	r3, r2, #8
 80157a4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80157a8:	2300      	movs	r3, #0
 80157aa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80157ae:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80157b2:	460b      	mov	r3, r1
 80157b4:	4313      	orrs	r3, r2
 80157b6:	d01e      	beq.n	80157f6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80157b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80157bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80157c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80157c4:	d10c      	bne.n	80157e0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80157c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80157ca:	3328      	adds	r3, #40	@ 0x28
 80157cc:	2102      	movs	r1, #2
 80157ce:	4618      	mov	r0, r3
 80157d0:	f001 fd26 	bl	8017220 <RCCEx_PLL3_Config>
 80157d4:	4603      	mov	r3, r0
 80157d6:	2b00      	cmp	r3, #0
 80157d8:	d002      	beq.n	80157e0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80157da:	2301      	movs	r3, #1
 80157dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80157e0:	4b87      	ldr	r3, [pc, #540]	@ (8015a00 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80157e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80157e4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80157e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80157ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80157f0:	4a83      	ldr	r2, [pc, #524]	@ (8015a00 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80157f2:	430b      	orrs	r3, r1
 80157f4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80157f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80157fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80157fe:	f002 0310 	and.w	r3, r2, #16
 8015802:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8015806:	2300      	movs	r3, #0
 8015808:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 801580c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8015810:	460b      	mov	r3, r1
 8015812:	4313      	orrs	r3, r2
 8015814:	d01e      	beq.n	8015854 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8015816:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801581a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801581e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8015822:	d10c      	bne.n	801583e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8015824:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015828:	3328      	adds	r3, #40	@ 0x28
 801582a:	2102      	movs	r1, #2
 801582c:	4618      	mov	r0, r3
 801582e:	f001 fcf7 	bl	8017220 <RCCEx_PLL3_Config>
 8015832:	4603      	mov	r3, r0
 8015834:	2b00      	cmp	r3, #0
 8015836:	d002      	beq.n	801583e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8015838:	2301      	movs	r3, #1
 801583a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 801583e:	4b70      	ldr	r3, [pc, #448]	@ (8015a00 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8015840:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015842:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8015846:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801584a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801584e:	4a6c      	ldr	r2, [pc, #432]	@ (8015a00 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8015850:	430b      	orrs	r3, r1
 8015852:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8015854:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015858:	e9d3 2300 	ldrd	r2, r3, [r3]
 801585c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8015860:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8015864:	2300      	movs	r3, #0
 8015866:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801586a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 801586e:	460b      	mov	r3, r1
 8015870:	4313      	orrs	r3, r2
 8015872:	d03e      	beq.n	80158f2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8015874:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015878:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 801587c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8015880:	d022      	beq.n	80158c8 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8015882:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8015886:	d81b      	bhi.n	80158c0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8015888:	2b00      	cmp	r3, #0
 801588a:	d003      	beq.n	8015894 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 801588c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8015890:	d00b      	beq.n	80158aa <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8015892:	e015      	b.n	80158c0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8015894:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015898:	3308      	adds	r3, #8
 801589a:	2100      	movs	r1, #0
 801589c:	4618      	mov	r0, r3
 801589e:	f001 fc0d 	bl	80170bc <RCCEx_PLL2_Config>
 80158a2:	4603      	mov	r3, r0
 80158a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80158a8:	e00f      	b.n	80158ca <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80158aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80158ae:	3328      	adds	r3, #40	@ 0x28
 80158b0:	2102      	movs	r1, #2
 80158b2:	4618      	mov	r0, r3
 80158b4:	f001 fcb4 	bl	8017220 <RCCEx_PLL3_Config>
 80158b8:	4603      	mov	r3, r0
 80158ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80158be:	e004      	b.n	80158ca <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80158c0:	2301      	movs	r3, #1
 80158c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80158c6:	e000      	b.n	80158ca <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80158c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80158ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80158ce:	2b00      	cmp	r3, #0
 80158d0:	d10b      	bne.n	80158ea <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80158d2:	4b4b      	ldr	r3, [pc, #300]	@ (8015a00 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80158d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80158d6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80158da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80158de:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80158e2:	4a47      	ldr	r2, [pc, #284]	@ (8015a00 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80158e4:	430b      	orrs	r3, r1
 80158e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80158e8:	e003      	b.n	80158f2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80158ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80158ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80158f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80158f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80158fa:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80158fe:	67bb      	str	r3, [r7, #120]	@ 0x78
 8015900:	2300      	movs	r3, #0
 8015902:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8015904:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8015908:	460b      	mov	r3, r1
 801590a:	4313      	orrs	r3, r2
 801590c:	d03b      	beq.n	8015986 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 801590e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015912:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8015916:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 801591a:	d01f      	beq.n	801595c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 801591c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8015920:	d818      	bhi.n	8015954 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8015922:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8015926:	d003      	beq.n	8015930 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8015928:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801592c:	d007      	beq.n	801593e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 801592e:	e011      	b.n	8015954 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8015930:	4b33      	ldr	r3, [pc, #204]	@ (8015a00 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8015932:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015934:	4a32      	ldr	r2, [pc, #200]	@ (8015a00 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8015936:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801593a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 801593c:	e00f      	b.n	801595e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 801593e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015942:	3328      	adds	r3, #40	@ 0x28
 8015944:	2101      	movs	r1, #1
 8015946:	4618      	mov	r0, r3
 8015948:	f001 fc6a 	bl	8017220 <RCCEx_PLL3_Config>
 801594c:	4603      	mov	r3, r0
 801594e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8015952:	e004      	b.n	801595e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8015954:	2301      	movs	r3, #1
 8015956:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801595a:	e000      	b.n	801595e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 801595c:	bf00      	nop
    }

    if (ret == HAL_OK)
 801595e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015962:	2b00      	cmp	r3, #0
 8015964:	d10b      	bne.n	801597e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8015966:	4b26      	ldr	r3, [pc, #152]	@ (8015a00 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8015968:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801596a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 801596e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015972:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8015976:	4a22      	ldr	r2, [pc, #136]	@ (8015a00 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8015978:	430b      	orrs	r3, r1
 801597a:	6553      	str	r3, [r2, #84]	@ 0x54
 801597c:	e003      	b.n	8015986 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801597e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015982:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8015986:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801598a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801598e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8015992:	673b      	str	r3, [r7, #112]	@ 0x70
 8015994:	2300      	movs	r3, #0
 8015996:	677b      	str	r3, [r7, #116]	@ 0x74
 8015998:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 801599c:	460b      	mov	r3, r1
 801599e:	4313      	orrs	r3, r2
 80159a0:	d034      	beq.n	8015a0c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80159a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80159a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80159a8:	2b00      	cmp	r3, #0
 80159aa:	d003      	beq.n	80159b4 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80159ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80159b0:	d007      	beq.n	80159c2 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80159b2:	e011      	b.n	80159d8 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80159b4:	4b12      	ldr	r3, [pc, #72]	@ (8015a00 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80159b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80159b8:	4a11      	ldr	r2, [pc, #68]	@ (8015a00 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80159ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80159be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80159c0:	e00e      	b.n	80159e0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80159c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80159c6:	3308      	adds	r3, #8
 80159c8:	2102      	movs	r1, #2
 80159ca:	4618      	mov	r0, r3
 80159cc:	f001 fb76 	bl	80170bc <RCCEx_PLL2_Config>
 80159d0:	4603      	mov	r3, r0
 80159d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80159d6:	e003      	b.n	80159e0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80159d8:	2301      	movs	r3, #1
 80159da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80159de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80159e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80159e4:	2b00      	cmp	r3, #0
 80159e6:	d10d      	bne.n	8015a04 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80159e8:	4b05      	ldr	r3, [pc, #20]	@ (8015a00 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80159ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80159ec:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80159f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80159f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80159f6:	4a02      	ldr	r2, [pc, #8]	@ (8015a00 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80159f8:	430b      	orrs	r3, r1
 80159fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80159fc:	e006      	b.n	8015a0c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80159fe:	bf00      	nop
 8015a00:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015a04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015a08:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8015a0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a14:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8015a18:	66bb      	str	r3, [r7, #104]	@ 0x68
 8015a1a:	2300      	movs	r3, #0
 8015a1c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8015a1e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8015a22:	460b      	mov	r3, r1
 8015a24:	4313      	orrs	r3, r2
 8015a26:	d00c      	beq.n	8015a42 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8015a28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015a2c:	3328      	adds	r3, #40	@ 0x28
 8015a2e:	2102      	movs	r1, #2
 8015a30:	4618      	mov	r0, r3
 8015a32:	f001 fbf5 	bl	8017220 <RCCEx_PLL3_Config>
 8015a36:	4603      	mov	r3, r0
 8015a38:	2b00      	cmp	r3, #0
 8015a3a:	d002      	beq.n	8015a42 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8015a3c:	2301      	movs	r3, #1
 8015a3e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8015a42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a4a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8015a4e:	663b      	str	r3, [r7, #96]	@ 0x60
 8015a50:	2300      	movs	r3, #0
 8015a52:	667b      	str	r3, [r7, #100]	@ 0x64
 8015a54:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8015a58:	460b      	mov	r3, r1
 8015a5a:	4313      	orrs	r3, r2
 8015a5c:	d038      	beq.n	8015ad0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8015a5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015a62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8015a66:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8015a6a:	d018      	beq.n	8015a9e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8015a6c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8015a70:	d811      	bhi.n	8015a96 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8015a72:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8015a76:	d014      	beq.n	8015aa2 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8015a78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8015a7c:	d80b      	bhi.n	8015a96 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8015a7e:	2b00      	cmp	r3, #0
 8015a80:	d011      	beq.n	8015aa6 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8015a82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8015a86:	d106      	bne.n	8015a96 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8015a88:	4bc3      	ldr	r3, [pc, #780]	@ (8015d98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8015a8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015a8c:	4ac2      	ldr	r2, [pc, #776]	@ (8015d98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8015a8e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8015a92:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8015a94:	e008      	b.n	8015aa8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8015a96:	2301      	movs	r3, #1
 8015a98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8015a9c:	e004      	b.n	8015aa8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8015a9e:	bf00      	nop
 8015aa0:	e002      	b.n	8015aa8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8015aa2:	bf00      	nop
 8015aa4:	e000      	b.n	8015aa8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8015aa6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8015aa8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015aac:	2b00      	cmp	r3, #0
 8015aae:	d10b      	bne.n	8015ac8 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8015ab0:	4bb9      	ldr	r3, [pc, #740]	@ (8015d98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8015ab2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8015ab4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8015ab8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015abc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8015ac0:	4ab5      	ldr	r2, [pc, #724]	@ (8015d98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8015ac2:	430b      	orrs	r3, r1
 8015ac4:	6553      	str	r3, [r2, #84]	@ 0x54
 8015ac6:	e003      	b.n	8015ad0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015ac8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015acc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8015ad0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015ad8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8015adc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8015ade:	2300      	movs	r3, #0
 8015ae0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8015ae2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8015ae6:	460b      	mov	r3, r1
 8015ae8:	4313      	orrs	r3, r2
 8015aea:	d009      	beq.n	8015b00 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8015aec:	4baa      	ldr	r3, [pc, #680]	@ (8015d98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8015aee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015af0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8015af4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015af8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015afa:	4aa7      	ldr	r2, [pc, #668]	@ (8015d98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8015afc:	430b      	orrs	r3, r1
 8015afe:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8015b00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b08:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8015b0c:	653b      	str	r3, [r7, #80]	@ 0x50
 8015b0e:	2300      	movs	r3, #0
 8015b10:	657b      	str	r3, [r7, #84]	@ 0x54
 8015b12:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8015b16:	460b      	mov	r3, r1
 8015b18:	4313      	orrs	r3, r2
 8015b1a:	d00a      	beq.n	8015b32 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8015b1c:	4b9e      	ldr	r3, [pc, #632]	@ (8015d98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8015b1e:	691b      	ldr	r3, [r3, #16]
 8015b20:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8015b24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015b28:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8015b2c:	4a9a      	ldr	r2, [pc, #616]	@ (8015d98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8015b2e:	430b      	orrs	r3, r1
 8015b30:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8015b32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b3a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8015b3e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8015b40:	2300      	movs	r3, #0
 8015b42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8015b44:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8015b48:	460b      	mov	r3, r1
 8015b4a:	4313      	orrs	r3, r2
 8015b4c:	d009      	beq.n	8015b62 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8015b4e:	4b92      	ldr	r3, [pc, #584]	@ (8015d98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8015b50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015b52:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8015b56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015b5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015b5c:	4a8e      	ldr	r2, [pc, #568]	@ (8015d98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8015b5e:	430b      	orrs	r3, r1
 8015b60:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8015b62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b6a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8015b6e:	643b      	str	r3, [r7, #64]	@ 0x40
 8015b70:	2300      	movs	r3, #0
 8015b72:	647b      	str	r3, [r7, #68]	@ 0x44
 8015b74:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8015b78:	460b      	mov	r3, r1
 8015b7a:	4313      	orrs	r3, r2
 8015b7c:	d00e      	beq.n	8015b9c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8015b7e:	4b86      	ldr	r3, [pc, #536]	@ (8015d98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8015b80:	691b      	ldr	r3, [r3, #16]
 8015b82:	4a85      	ldr	r2, [pc, #532]	@ (8015d98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8015b84:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8015b88:	6113      	str	r3, [r2, #16]
 8015b8a:	4b83      	ldr	r3, [pc, #524]	@ (8015d98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8015b8c:	6919      	ldr	r1, [r3, #16]
 8015b8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015b92:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8015b96:	4a80      	ldr	r2, [pc, #512]	@ (8015d98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8015b98:	430b      	orrs	r3, r1
 8015b9a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8015b9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015ba4:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8015ba8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8015baa:	2300      	movs	r3, #0
 8015bac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8015bae:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8015bb2:	460b      	mov	r3, r1
 8015bb4:	4313      	orrs	r3, r2
 8015bb6:	d009      	beq.n	8015bcc <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8015bb8:	4b77      	ldr	r3, [pc, #476]	@ (8015d98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8015bba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8015bbc:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8015bc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015bc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8015bc6:	4a74      	ldr	r2, [pc, #464]	@ (8015d98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8015bc8:	430b      	orrs	r3, r1
 8015bca:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8015bcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015bd4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8015bd8:	633b      	str	r3, [r7, #48]	@ 0x30
 8015bda:	2300      	movs	r3, #0
 8015bdc:	637b      	str	r3, [r7, #52]	@ 0x34
 8015bde:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8015be2:	460b      	mov	r3, r1
 8015be4:	4313      	orrs	r3, r2
 8015be6:	d00a      	beq.n	8015bfe <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8015be8:	4b6b      	ldr	r3, [pc, #428]	@ (8015d98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8015bea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8015bec:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8015bf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015bf4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8015bf8:	4a67      	ldr	r2, [pc, #412]	@ (8015d98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8015bfa:	430b      	orrs	r3, r1
 8015bfc:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8015bfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015c06:	2100      	movs	r1, #0
 8015c08:	62b9      	str	r1, [r7, #40]	@ 0x28
 8015c0a:	f003 0301 	and.w	r3, r3, #1
 8015c0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8015c10:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8015c14:	460b      	mov	r3, r1
 8015c16:	4313      	orrs	r3, r2
 8015c18:	d011      	beq.n	8015c3e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8015c1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015c1e:	3308      	adds	r3, #8
 8015c20:	2100      	movs	r1, #0
 8015c22:	4618      	mov	r0, r3
 8015c24:	f001 fa4a 	bl	80170bc <RCCEx_PLL2_Config>
 8015c28:	4603      	mov	r3, r0
 8015c2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8015c2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015c32:	2b00      	cmp	r3, #0
 8015c34:	d003      	beq.n	8015c3e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015c36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015c3a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8015c3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015c46:	2100      	movs	r1, #0
 8015c48:	6239      	str	r1, [r7, #32]
 8015c4a:	f003 0302 	and.w	r3, r3, #2
 8015c4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8015c50:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8015c54:	460b      	mov	r3, r1
 8015c56:	4313      	orrs	r3, r2
 8015c58:	d011      	beq.n	8015c7e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8015c5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015c5e:	3308      	adds	r3, #8
 8015c60:	2101      	movs	r1, #1
 8015c62:	4618      	mov	r0, r3
 8015c64:	f001 fa2a 	bl	80170bc <RCCEx_PLL2_Config>
 8015c68:	4603      	mov	r3, r0
 8015c6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8015c6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015c72:	2b00      	cmp	r3, #0
 8015c74:	d003      	beq.n	8015c7e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015c76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015c7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8015c7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015c86:	2100      	movs	r1, #0
 8015c88:	61b9      	str	r1, [r7, #24]
 8015c8a:	f003 0304 	and.w	r3, r3, #4
 8015c8e:	61fb      	str	r3, [r7, #28]
 8015c90:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8015c94:	460b      	mov	r3, r1
 8015c96:	4313      	orrs	r3, r2
 8015c98:	d011      	beq.n	8015cbe <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8015c9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015c9e:	3308      	adds	r3, #8
 8015ca0:	2102      	movs	r1, #2
 8015ca2:	4618      	mov	r0, r3
 8015ca4:	f001 fa0a 	bl	80170bc <RCCEx_PLL2_Config>
 8015ca8:	4603      	mov	r3, r0
 8015caa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8015cae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015cb2:	2b00      	cmp	r3, #0
 8015cb4:	d003      	beq.n	8015cbe <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015cb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015cba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8015cbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015cc6:	2100      	movs	r1, #0
 8015cc8:	6139      	str	r1, [r7, #16]
 8015cca:	f003 0308 	and.w	r3, r3, #8
 8015cce:	617b      	str	r3, [r7, #20]
 8015cd0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8015cd4:	460b      	mov	r3, r1
 8015cd6:	4313      	orrs	r3, r2
 8015cd8:	d011      	beq.n	8015cfe <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8015cda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015cde:	3328      	adds	r3, #40	@ 0x28
 8015ce0:	2100      	movs	r1, #0
 8015ce2:	4618      	mov	r0, r3
 8015ce4:	f001 fa9c 	bl	8017220 <RCCEx_PLL3_Config>
 8015ce8:	4603      	mov	r3, r0
 8015cea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8015cee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015cf2:	2b00      	cmp	r3, #0
 8015cf4:	d003      	beq.n	8015cfe <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015cf6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015cfa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8015cfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015d02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d06:	2100      	movs	r1, #0
 8015d08:	60b9      	str	r1, [r7, #8]
 8015d0a:	f003 0310 	and.w	r3, r3, #16
 8015d0e:	60fb      	str	r3, [r7, #12]
 8015d10:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8015d14:	460b      	mov	r3, r1
 8015d16:	4313      	orrs	r3, r2
 8015d18:	d011      	beq.n	8015d3e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8015d1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015d1e:	3328      	adds	r3, #40	@ 0x28
 8015d20:	2101      	movs	r1, #1
 8015d22:	4618      	mov	r0, r3
 8015d24:	f001 fa7c 	bl	8017220 <RCCEx_PLL3_Config>
 8015d28:	4603      	mov	r3, r0
 8015d2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8015d2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015d32:	2b00      	cmp	r3, #0
 8015d34:	d003      	beq.n	8015d3e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015d36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015d3a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8015d3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d46:	2100      	movs	r1, #0
 8015d48:	6039      	str	r1, [r7, #0]
 8015d4a:	f003 0320 	and.w	r3, r3, #32
 8015d4e:	607b      	str	r3, [r7, #4]
 8015d50:	e9d7 1200 	ldrd	r1, r2, [r7]
 8015d54:	460b      	mov	r3, r1
 8015d56:	4313      	orrs	r3, r2
 8015d58:	d011      	beq.n	8015d7e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8015d5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015d5e:	3328      	adds	r3, #40	@ 0x28
 8015d60:	2102      	movs	r1, #2
 8015d62:	4618      	mov	r0, r3
 8015d64:	f001 fa5c 	bl	8017220 <RCCEx_PLL3_Config>
 8015d68:	4603      	mov	r3, r0
 8015d6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8015d6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015d72:	2b00      	cmp	r3, #0
 8015d74:	d003      	beq.n	8015d7e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015d76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015d7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8015d7e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8015d82:	2b00      	cmp	r3, #0
 8015d84:	d101      	bne.n	8015d8a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8015d86:	2300      	movs	r3, #0
 8015d88:	e000      	b.n	8015d8c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8015d8a:	2301      	movs	r3, #1
}
 8015d8c:	4618      	mov	r0, r3
 8015d8e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8015d92:	46bd      	mov	sp, r7
 8015d94:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8015d98:	58024400 	.word	0x58024400

08015d9c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8015d9c:	b580      	push	{r7, lr}
 8015d9e:	b090      	sub	sp, #64	@ 0x40
 8015da0:	af00      	add	r7, sp, #0
 8015da2:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8015da6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015daa:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8015dae:	430b      	orrs	r3, r1
 8015db0:	f040 8094 	bne.w	8015edc <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8015db4:	4b9e      	ldr	r3, [pc, #632]	@ (8016030 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8015db6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015db8:	f003 0307 	and.w	r3, r3, #7
 8015dbc:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8015dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015dc0:	2b04      	cmp	r3, #4
 8015dc2:	f200 8087 	bhi.w	8015ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8015dc6:	a201      	add	r2, pc, #4	@ (adr r2, 8015dcc <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8015dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015dcc:	08015de1 	.word	0x08015de1
 8015dd0:	08015e09 	.word	0x08015e09
 8015dd4:	08015e31 	.word	0x08015e31
 8015dd8:	08015ecd 	.word	0x08015ecd
 8015ddc:	08015e59 	.word	0x08015e59
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8015de0:	4b93      	ldr	r3, [pc, #588]	@ (8016030 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8015de2:	681b      	ldr	r3, [r3, #0]
 8015de4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8015de8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8015dec:	d108      	bne.n	8015e00 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8015dee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8015df2:	4618      	mov	r0, r3
 8015df4:	f001 f810 	bl	8016e18 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8015df8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015dfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8015dfc:	f000 bd45 	b.w	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8015e00:	2300      	movs	r3, #0
 8015e02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8015e04:	f000 bd41 	b.w	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8015e08:	4b89      	ldr	r3, [pc, #548]	@ (8016030 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8015e0a:	681b      	ldr	r3, [r3, #0]
 8015e0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8015e10:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8015e14:	d108      	bne.n	8015e28 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8015e16:	f107 0318 	add.w	r3, r7, #24
 8015e1a:	4618      	mov	r0, r3
 8015e1c:	f000 fd54 	bl	80168c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8015e20:	69bb      	ldr	r3, [r7, #24]
 8015e22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8015e24:	f000 bd31 	b.w	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8015e28:	2300      	movs	r3, #0
 8015e2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8015e2c:	f000 bd2d 	b.w	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8015e30:	4b7f      	ldr	r3, [pc, #508]	@ (8016030 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8015e32:	681b      	ldr	r3, [r3, #0]
 8015e34:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8015e38:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8015e3c:	d108      	bne.n	8015e50 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8015e3e:	f107 030c 	add.w	r3, r7, #12
 8015e42:	4618      	mov	r0, r3
 8015e44:	f000 fe94 	bl	8016b70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8015e48:	68fb      	ldr	r3, [r7, #12]
 8015e4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8015e4c:	f000 bd1d 	b.w	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8015e50:	2300      	movs	r3, #0
 8015e52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8015e54:	f000 bd19 	b.w	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8015e58:	4b75      	ldr	r3, [pc, #468]	@ (8016030 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8015e5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8015e5c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8015e60:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8015e62:	4b73      	ldr	r3, [pc, #460]	@ (8016030 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8015e64:	681b      	ldr	r3, [r3, #0]
 8015e66:	f003 0304 	and.w	r3, r3, #4
 8015e6a:	2b04      	cmp	r3, #4
 8015e6c:	d10c      	bne.n	8015e88 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8015e6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015e70:	2b00      	cmp	r3, #0
 8015e72:	d109      	bne.n	8015e88 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8015e74:	4b6e      	ldr	r3, [pc, #440]	@ (8016030 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8015e76:	681b      	ldr	r3, [r3, #0]
 8015e78:	08db      	lsrs	r3, r3, #3
 8015e7a:	f003 0303 	and.w	r3, r3, #3
 8015e7e:	4a6d      	ldr	r2, [pc, #436]	@ (8016034 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8015e80:	fa22 f303 	lsr.w	r3, r2, r3
 8015e84:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8015e86:	e01f      	b.n	8015ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8015e88:	4b69      	ldr	r3, [pc, #420]	@ (8016030 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8015e8a:	681b      	ldr	r3, [r3, #0]
 8015e8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015e90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8015e94:	d106      	bne.n	8015ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8015e96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015e98:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8015e9c:	d102      	bne.n	8015ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8015e9e:	4b66      	ldr	r3, [pc, #408]	@ (8016038 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8015ea0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8015ea2:	e011      	b.n	8015ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8015ea4:	4b62      	ldr	r3, [pc, #392]	@ (8016030 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8015ea6:	681b      	ldr	r3, [r3, #0]
 8015ea8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8015eac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8015eb0:	d106      	bne.n	8015ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8015eb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015eb4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8015eb8:	d102      	bne.n	8015ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8015eba:	4b60      	ldr	r3, [pc, #384]	@ (801603c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8015ebc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8015ebe:	e003      	b.n	8015ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8015ec0:	2300      	movs	r3, #0
 8015ec2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8015ec4:	f000 bce1 	b.w	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8015ec8:	f000 bcdf 	b.w	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8015ecc:	4b5c      	ldr	r3, [pc, #368]	@ (8016040 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8015ece:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8015ed0:	f000 bcdb 	b.w	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8015ed4:	2300      	movs	r3, #0
 8015ed6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8015ed8:	f000 bcd7 	b.w	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8015edc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015ee0:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8015ee4:	430b      	orrs	r3, r1
 8015ee6:	f040 80ad 	bne.w	8016044 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8015eea:	4b51      	ldr	r3, [pc, #324]	@ (8016030 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8015eec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015eee:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8015ef2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8015ef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ef6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8015efa:	d056      	beq.n	8015faa <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8015efc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015efe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8015f02:	f200 8090 	bhi.w	8016026 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8015f06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f08:	2bc0      	cmp	r3, #192	@ 0xc0
 8015f0a:	f000 8088 	beq.w	801601e <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8015f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f10:	2bc0      	cmp	r3, #192	@ 0xc0
 8015f12:	f200 8088 	bhi.w	8016026 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8015f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f18:	2b80      	cmp	r3, #128	@ 0x80
 8015f1a:	d032      	beq.n	8015f82 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8015f1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f1e:	2b80      	cmp	r3, #128	@ 0x80
 8015f20:	f200 8081 	bhi.w	8016026 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8015f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f26:	2b00      	cmp	r3, #0
 8015f28:	d003      	beq.n	8015f32 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8015f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f2c:	2b40      	cmp	r3, #64	@ 0x40
 8015f2e:	d014      	beq.n	8015f5a <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8015f30:	e079      	b.n	8016026 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8015f32:	4b3f      	ldr	r3, [pc, #252]	@ (8016030 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8015f34:	681b      	ldr	r3, [r3, #0]
 8015f36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8015f3a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8015f3e:	d108      	bne.n	8015f52 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8015f40:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8015f44:	4618      	mov	r0, r3
 8015f46:	f000 ff67 	bl	8016e18 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8015f4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015f4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8015f4e:	f000 bc9c 	b.w	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8015f52:	2300      	movs	r3, #0
 8015f54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8015f56:	f000 bc98 	b.w	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8015f5a:	4b35      	ldr	r3, [pc, #212]	@ (8016030 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8015f5c:	681b      	ldr	r3, [r3, #0]
 8015f5e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8015f62:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8015f66:	d108      	bne.n	8015f7a <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8015f68:	f107 0318 	add.w	r3, r7, #24
 8015f6c:	4618      	mov	r0, r3
 8015f6e:	f000 fcab 	bl	80168c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8015f72:	69bb      	ldr	r3, [r7, #24]
 8015f74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8015f76:	f000 bc88 	b.w	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8015f7a:	2300      	movs	r3, #0
 8015f7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8015f7e:	f000 bc84 	b.w	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8015f82:	4b2b      	ldr	r3, [pc, #172]	@ (8016030 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8015f84:	681b      	ldr	r3, [r3, #0]
 8015f86:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8015f8a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8015f8e:	d108      	bne.n	8015fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8015f90:	f107 030c 	add.w	r3, r7, #12
 8015f94:	4618      	mov	r0, r3
 8015f96:	f000 fdeb 	bl	8016b70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8015f9a:	68fb      	ldr	r3, [r7, #12]
 8015f9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8015f9e:	f000 bc74 	b.w	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8015fa2:	2300      	movs	r3, #0
 8015fa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8015fa6:	f000 bc70 	b.w	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8015faa:	4b21      	ldr	r3, [pc, #132]	@ (8016030 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8015fac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8015fae:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8015fb2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8015fb4:	4b1e      	ldr	r3, [pc, #120]	@ (8016030 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8015fb6:	681b      	ldr	r3, [r3, #0]
 8015fb8:	f003 0304 	and.w	r3, r3, #4
 8015fbc:	2b04      	cmp	r3, #4
 8015fbe:	d10c      	bne.n	8015fda <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8015fc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015fc2:	2b00      	cmp	r3, #0
 8015fc4:	d109      	bne.n	8015fda <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8015fc6:	4b1a      	ldr	r3, [pc, #104]	@ (8016030 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8015fc8:	681b      	ldr	r3, [r3, #0]
 8015fca:	08db      	lsrs	r3, r3, #3
 8015fcc:	f003 0303 	and.w	r3, r3, #3
 8015fd0:	4a18      	ldr	r2, [pc, #96]	@ (8016034 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8015fd2:	fa22 f303 	lsr.w	r3, r2, r3
 8015fd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8015fd8:	e01f      	b.n	801601a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8015fda:	4b15      	ldr	r3, [pc, #84]	@ (8016030 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8015fdc:	681b      	ldr	r3, [r3, #0]
 8015fde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015fe2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8015fe6:	d106      	bne.n	8015ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8015fe8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015fea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8015fee:	d102      	bne.n	8015ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8015ff0:	4b11      	ldr	r3, [pc, #68]	@ (8016038 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8015ff2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8015ff4:	e011      	b.n	801601a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8015ff6:	4b0e      	ldr	r3, [pc, #56]	@ (8016030 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8015ff8:	681b      	ldr	r3, [r3, #0]
 8015ffa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8015ffe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8016002:	d106      	bne.n	8016012 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8016004:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016006:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801600a:	d102      	bne.n	8016012 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 801600c:	4b0b      	ldr	r3, [pc, #44]	@ (801603c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 801600e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016010:	e003      	b.n	801601a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8016012:	2300      	movs	r3, #0
 8016014:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8016016:	f000 bc38 	b.w	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 801601a:	f000 bc36 	b.w	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 801601e:	4b08      	ldr	r3, [pc, #32]	@ (8016040 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8016020:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016022:	f000 bc32 	b.w	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8016026:	2300      	movs	r3, #0
 8016028:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801602a:	f000 bc2e 	b.w	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 801602e:	bf00      	nop
 8016030:	58024400 	.word	0x58024400
 8016034:	03d09000 	.word	0x03d09000
 8016038:	003d0900 	.word	0x003d0900
 801603c:	017d7840 	.word	0x017d7840
 8016040:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8016044:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016048:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 801604c:	430b      	orrs	r3, r1
 801604e:	f040 809c 	bne.w	801618a <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8016052:	4b9e      	ldr	r3, [pc, #632]	@ (80162cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016054:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016056:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 801605a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 801605c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801605e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8016062:	d054      	beq.n	801610e <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8016064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016066:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 801606a:	f200 808b 	bhi.w	8016184 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 801606e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016070:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8016074:	f000 8083 	beq.w	801617e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8016078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801607a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 801607e:	f200 8081 	bhi.w	8016184 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8016082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016084:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8016088:	d02f      	beq.n	80160ea <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 801608a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801608c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8016090:	d878      	bhi.n	8016184 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8016092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016094:	2b00      	cmp	r3, #0
 8016096:	d004      	beq.n	80160a2 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8016098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801609a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801609e:	d012      	beq.n	80160c6 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 80160a0:	e070      	b.n	8016184 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80160a2:	4b8a      	ldr	r3, [pc, #552]	@ (80162cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80160a4:	681b      	ldr	r3, [r3, #0]
 80160a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80160aa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80160ae:	d107      	bne.n	80160c0 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80160b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80160b4:	4618      	mov	r0, r3
 80160b6:	f000 feaf 	bl	8016e18 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80160ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80160bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80160be:	e3e4      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80160c0:	2300      	movs	r3, #0
 80160c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80160c4:	e3e1      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80160c6:	4b81      	ldr	r3, [pc, #516]	@ (80162cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80160c8:	681b      	ldr	r3, [r3, #0]
 80160ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80160ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80160d2:	d107      	bne.n	80160e4 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80160d4:	f107 0318 	add.w	r3, r7, #24
 80160d8:	4618      	mov	r0, r3
 80160da:	f000 fbf5 	bl	80168c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80160de:	69bb      	ldr	r3, [r7, #24]
 80160e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80160e2:	e3d2      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80160e4:	2300      	movs	r3, #0
 80160e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80160e8:	e3cf      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80160ea:	4b78      	ldr	r3, [pc, #480]	@ (80162cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80160ec:	681b      	ldr	r3, [r3, #0]
 80160ee:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80160f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80160f6:	d107      	bne.n	8016108 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80160f8:	f107 030c 	add.w	r3, r7, #12
 80160fc:	4618      	mov	r0, r3
 80160fe:	f000 fd37 	bl	8016b70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8016102:	68fb      	ldr	r3, [r7, #12]
 8016104:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016106:	e3c0      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016108:	2300      	movs	r3, #0
 801610a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801610c:	e3bd      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 801610e:	4b6f      	ldr	r3, [pc, #444]	@ (80162cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016110:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8016112:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8016116:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8016118:	4b6c      	ldr	r3, [pc, #432]	@ (80162cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801611a:	681b      	ldr	r3, [r3, #0]
 801611c:	f003 0304 	and.w	r3, r3, #4
 8016120:	2b04      	cmp	r3, #4
 8016122:	d10c      	bne.n	801613e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8016124:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016126:	2b00      	cmp	r3, #0
 8016128:	d109      	bne.n	801613e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801612a:	4b68      	ldr	r3, [pc, #416]	@ (80162cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801612c:	681b      	ldr	r3, [r3, #0]
 801612e:	08db      	lsrs	r3, r3, #3
 8016130:	f003 0303 	and.w	r3, r3, #3
 8016134:	4a66      	ldr	r2, [pc, #408]	@ (80162d0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8016136:	fa22 f303 	lsr.w	r3, r2, r3
 801613a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801613c:	e01e      	b.n	801617c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 801613e:	4b63      	ldr	r3, [pc, #396]	@ (80162cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016140:	681b      	ldr	r3, [r3, #0]
 8016142:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8016146:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801614a:	d106      	bne.n	801615a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 801614c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801614e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8016152:	d102      	bne.n	801615a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8016154:	4b5f      	ldr	r3, [pc, #380]	@ (80162d4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8016156:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016158:	e010      	b.n	801617c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 801615a:	4b5c      	ldr	r3, [pc, #368]	@ (80162cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801615c:	681b      	ldr	r3, [r3, #0]
 801615e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8016162:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8016166:	d106      	bne.n	8016176 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8016168:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801616a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801616e:	d102      	bne.n	8016176 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8016170:	4b59      	ldr	r3, [pc, #356]	@ (80162d8 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8016172:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016174:	e002      	b.n	801617c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8016176:	2300      	movs	r3, #0
 8016178:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 801617a:	e386      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 801617c:	e385      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 801617e:	4b57      	ldr	r3, [pc, #348]	@ (80162dc <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8016180:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016182:	e382      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8016184:	2300      	movs	r3, #0
 8016186:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016188:	e37f      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 801618a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801618e:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8016192:	430b      	orrs	r3, r1
 8016194:	f040 80a7 	bne.w	80162e6 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8016198:	4b4c      	ldr	r3, [pc, #304]	@ (80162cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801619a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801619c:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80161a0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80161a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161a4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80161a8:	d055      	beq.n	8016256 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 80161aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161ac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80161b0:	f200 8096 	bhi.w	80162e0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80161b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161b6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80161ba:	f000 8084 	beq.w	80162c6 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 80161be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161c0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80161c4:	f200 808c 	bhi.w	80162e0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80161c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161ca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80161ce:	d030      	beq.n	8016232 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 80161d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161d2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80161d6:	f200 8083 	bhi.w	80162e0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80161da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161dc:	2b00      	cmp	r3, #0
 80161de:	d004      	beq.n	80161ea <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 80161e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80161e6:	d012      	beq.n	801620e <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 80161e8:	e07a      	b.n	80162e0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80161ea:	4b38      	ldr	r3, [pc, #224]	@ (80162cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80161ec:	681b      	ldr	r3, [r3, #0]
 80161ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80161f2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80161f6:	d107      	bne.n	8016208 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80161f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80161fc:	4618      	mov	r0, r3
 80161fe:	f000 fe0b 	bl	8016e18 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8016202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016204:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016206:	e340      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016208:	2300      	movs	r3, #0
 801620a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801620c:	e33d      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 801620e:	4b2f      	ldr	r3, [pc, #188]	@ (80162cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016210:	681b      	ldr	r3, [r3, #0]
 8016212:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8016216:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801621a:	d107      	bne.n	801622c <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801621c:	f107 0318 	add.w	r3, r7, #24
 8016220:	4618      	mov	r0, r3
 8016222:	f000 fb51 	bl	80168c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8016226:	69bb      	ldr	r3, [r7, #24]
 8016228:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801622a:	e32e      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801622c:	2300      	movs	r3, #0
 801622e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016230:	e32b      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8016232:	4b26      	ldr	r3, [pc, #152]	@ (80162cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016234:	681b      	ldr	r3, [r3, #0]
 8016236:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801623a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801623e:	d107      	bne.n	8016250 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8016240:	f107 030c 	add.w	r3, r7, #12
 8016244:	4618      	mov	r0, r3
 8016246:	f000 fc93 	bl	8016b70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 801624a:	68fb      	ldr	r3, [r7, #12]
 801624c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801624e:	e31c      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016250:	2300      	movs	r3, #0
 8016252:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016254:	e319      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8016256:	4b1d      	ldr	r3, [pc, #116]	@ (80162cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016258:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801625a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 801625e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8016260:	4b1a      	ldr	r3, [pc, #104]	@ (80162cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016262:	681b      	ldr	r3, [r3, #0]
 8016264:	f003 0304 	and.w	r3, r3, #4
 8016268:	2b04      	cmp	r3, #4
 801626a:	d10c      	bne.n	8016286 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 801626c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801626e:	2b00      	cmp	r3, #0
 8016270:	d109      	bne.n	8016286 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8016272:	4b16      	ldr	r3, [pc, #88]	@ (80162cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016274:	681b      	ldr	r3, [r3, #0]
 8016276:	08db      	lsrs	r3, r3, #3
 8016278:	f003 0303 	and.w	r3, r3, #3
 801627c:	4a14      	ldr	r2, [pc, #80]	@ (80162d0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 801627e:	fa22 f303 	lsr.w	r3, r2, r3
 8016282:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016284:	e01e      	b.n	80162c4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8016286:	4b11      	ldr	r3, [pc, #68]	@ (80162cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016288:	681b      	ldr	r3, [r3, #0]
 801628a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801628e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8016292:	d106      	bne.n	80162a2 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8016294:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016296:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801629a:	d102      	bne.n	80162a2 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 801629c:	4b0d      	ldr	r3, [pc, #52]	@ (80162d4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 801629e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80162a0:	e010      	b.n	80162c4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80162a2:	4b0a      	ldr	r3, [pc, #40]	@ (80162cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80162a4:	681b      	ldr	r3, [r3, #0]
 80162a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80162aa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80162ae:	d106      	bne.n	80162be <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 80162b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80162b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80162b6:	d102      	bne.n	80162be <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80162b8:	4b07      	ldr	r3, [pc, #28]	@ (80162d8 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80162ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80162bc:	e002      	b.n	80162c4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80162be:	2300      	movs	r3, #0
 80162c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80162c2:	e2e2      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80162c4:	e2e1      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80162c6:	4b05      	ldr	r3, [pc, #20]	@ (80162dc <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80162c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80162ca:	e2de      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80162cc:	58024400 	.word	0x58024400
 80162d0:	03d09000 	.word	0x03d09000
 80162d4:	003d0900 	.word	0x003d0900
 80162d8:	017d7840 	.word	0x017d7840
 80162dc:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 80162e0:	2300      	movs	r3, #0
 80162e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80162e4:	e2d1      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80162e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80162ea:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80162ee:	430b      	orrs	r3, r1
 80162f0:	f040 809c 	bne.w	801642c <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80162f4:	4b93      	ldr	r3, [pc, #588]	@ (8016544 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80162f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80162f8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80162fc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80162fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016300:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8016304:	d054      	beq.n	80163b0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8016306:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016308:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801630c:	f200 808b 	bhi.w	8016426 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8016310:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016312:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8016316:	f000 8083 	beq.w	8016420 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 801631a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801631c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8016320:	f200 8081 	bhi.w	8016426 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8016324:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016326:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801632a:	d02f      	beq.n	801638c <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 801632c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801632e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8016332:	d878      	bhi.n	8016426 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8016334:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016336:	2b00      	cmp	r3, #0
 8016338:	d004      	beq.n	8016344 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 801633a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801633c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8016340:	d012      	beq.n	8016368 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8016342:	e070      	b.n	8016426 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8016344:	4b7f      	ldr	r3, [pc, #508]	@ (8016544 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016346:	681b      	ldr	r3, [r3, #0]
 8016348:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801634c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8016350:	d107      	bne.n	8016362 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8016352:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8016356:	4618      	mov	r0, r3
 8016358:	f000 fd5e 	bl	8016e18 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 801635c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801635e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016360:	e293      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016362:	2300      	movs	r3, #0
 8016364:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016366:	e290      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8016368:	4b76      	ldr	r3, [pc, #472]	@ (8016544 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 801636a:	681b      	ldr	r3, [r3, #0]
 801636c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8016370:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8016374:	d107      	bne.n	8016386 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8016376:	f107 0318 	add.w	r3, r7, #24
 801637a:	4618      	mov	r0, r3
 801637c:	f000 faa4 	bl	80168c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8016380:	69bb      	ldr	r3, [r7, #24]
 8016382:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016384:	e281      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016386:	2300      	movs	r3, #0
 8016388:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801638a:	e27e      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 801638c:	4b6d      	ldr	r3, [pc, #436]	@ (8016544 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 801638e:	681b      	ldr	r3, [r3, #0]
 8016390:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8016394:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016398:	d107      	bne.n	80163aa <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801639a:	f107 030c 	add.w	r3, r7, #12
 801639e:	4618      	mov	r0, r3
 80163a0:	f000 fbe6 	bl	8016b70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80163a4:	68fb      	ldr	r3, [r7, #12]
 80163a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80163a8:	e26f      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80163aa:	2300      	movs	r3, #0
 80163ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80163ae:	e26c      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80163b0:	4b64      	ldr	r3, [pc, #400]	@ (8016544 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80163b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80163b4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80163b8:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80163ba:	4b62      	ldr	r3, [pc, #392]	@ (8016544 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80163bc:	681b      	ldr	r3, [r3, #0]
 80163be:	f003 0304 	and.w	r3, r3, #4
 80163c2:	2b04      	cmp	r3, #4
 80163c4:	d10c      	bne.n	80163e0 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 80163c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80163c8:	2b00      	cmp	r3, #0
 80163ca:	d109      	bne.n	80163e0 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80163cc:	4b5d      	ldr	r3, [pc, #372]	@ (8016544 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80163ce:	681b      	ldr	r3, [r3, #0]
 80163d0:	08db      	lsrs	r3, r3, #3
 80163d2:	f003 0303 	and.w	r3, r3, #3
 80163d6:	4a5c      	ldr	r2, [pc, #368]	@ (8016548 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80163d8:	fa22 f303 	lsr.w	r3, r2, r3
 80163dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80163de:	e01e      	b.n	801641e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80163e0:	4b58      	ldr	r3, [pc, #352]	@ (8016544 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80163e2:	681b      	ldr	r3, [r3, #0]
 80163e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80163e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80163ec:	d106      	bne.n	80163fc <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 80163ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80163f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80163f4:	d102      	bne.n	80163fc <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80163f6:	4b55      	ldr	r3, [pc, #340]	@ (801654c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80163f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80163fa:	e010      	b.n	801641e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80163fc:	4b51      	ldr	r3, [pc, #324]	@ (8016544 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80163fe:	681b      	ldr	r3, [r3, #0]
 8016400:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8016404:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8016408:	d106      	bne.n	8016418 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 801640a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801640c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016410:	d102      	bne.n	8016418 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8016412:	4b4f      	ldr	r3, [pc, #316]	@ (8016550 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8016414:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016416:	e002      	b.n	801641e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8016418:	2300      	movs	r3, #0
 801641a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 801641c:	e235      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 801641e:	e234      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8016420:	4b4c      	ldr	r3, [pc, #304]	@ (8016554 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8016422:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016424:	e231      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8016426:	2300      	movs	r3, #0
 8016428:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801642a:	e22e      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 801642c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016430:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8016434:	430b      	orrs	r3, r1
 8016436:	f040 808f 	bne.w	8016558 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 801643a:	4b42      	ldr	r3, [pc, #264]	@ (8016544 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 801643c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801643e:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8016442:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8016444:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016446:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 801644a:	d06b      	beq.n	8016524 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 801644c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801644e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8016452:	d874      	bhi.n	801653e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8016454:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016456:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 801645a:	d056      	beq.n	801650a <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 801645c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801645e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8016462:	d86c      	bhi.n	801653e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8016464:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016466:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 801646a:	d03b      	beq.n	80164e4 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 801646c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801646e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8016472:	d864      	bhi.n	801653e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8016474:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016476:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801647a:	d021      	beq.n	80164c0 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 801647c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801647e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8016482:	d85c      	bhi.n	801653e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8016484:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016486:	2b00      	cmp	r3, #0
 8016488:	d004      	beq.n	8016494 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 801648a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801648c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8016490:	d004      	beq.n	801649c <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8016492:	e054      	b.n	801653e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8016494:	f7fe fa0a 	bl	80148ac <HAL_RCC_GetPCLK1Freq>
 8016498:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801649a:	e1f6      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 801649c:	4b29      	ldr	r3, [pc, #164]	@ (8016544 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 801649e:	681b      	ldr	r3, [r3, #0]
 80164a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80164a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80164a8:	d107      	bne.n	80164ba <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80164aa:	f107 0318 	add.w	r3, r7, #24
 80164ae:	4618      	mov	r0, r3
 80164b0:	f000 fa0a 	bl	80168c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80164b4:	69fb      	ldr	r3, [r7, #28]
 80164b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80164b8:	e1e7      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80164ba:	2300      	movs	r3, #0
 80164bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80164be:	e1e4      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80164c0:	4b20      	ldr	r3, [pc, #128]	@ (8016544 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80164c2:	681b      	ldr	r3, [r3, #0]
 80164c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80164c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80164cc:	d107      	bne.n	80164de <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80164ce:	f107 030c 	add.w	r3, r7, #12
 80164d2:	4618      	mov	r0, r3
 80164d4:	f000 fb4c 	bl	8016b70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80164d8:	693b      	ldr	r3, [r7, #16]
 80164da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80164dc:	e1d5      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80164de:	2300      	movs	r3, #0
 80164e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80164e2:	e1d2      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80164e4:	4b17      	ldr	r3, [pc, #92]	@ (8016544 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80164e6:	681b      	ldr	r3, [r3, #0]
 80164e8:	f003 0304 	and.w	r3, r3, #4
 80164ec:	2b04      	cmp	r3, #4
 80164ee:	d109      	bne.n	8016504 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80164f0:	4b14      	ldr	r3, [pc, #80]	@ (8016544 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80164f2:	681b      	ldr	r3, [r3, #0]
 80164f4:	08db      	lsrs	r3, r3, #3
 80164f6:	f003 0303 	and.w	r3, r3, #3
 80164fa:	4a13      	ldr	r2, [pc, #76]	@ (8016548 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80164fc:	fa22 f303 	lsr.w	r3, r2, r3
 8016500:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016502:	e1c2      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016504:	2300      	movs	r3, #0
 8016506:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016508:	e1bf      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 801650a:	4b0e      	ldr	r3, [pc, #56]	@ (8016544 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 801650c:	681b      	ldr	r3, [r3, #0]
 801650e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8016512:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8016516:	d102      	bne.n	801651e <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8016518:	4b0c      	ldr	r3, [pc, #48]	@ (801654c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 801651a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801651c:	e1b5      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801651e:	2300      	movs	r3, #0
 8016520:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016522:	e1b2      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8016524:	4b07      	ldr	r3, [pc, #28]	@ (8016544 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016526:	681b      	ldr	r3, [r3, #0]
 8016528:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801652c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8016530:	d102      	bne.n	8016538 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8016532:	4b07      	ldr	r3, [pc, #28]	@ (8016550 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8016534:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016536:	e1a8      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016538:	2300      	movs	r3, #0
 801653a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801653c:	e1a5      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 801653e:	2300      	movs	r3, #0
 8016540:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016542:	e1a2      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8016544:	58024400 	.word	0x58024400
 8016548:	03d09000 	.word	0x03d09000
 801654c:	003d0900 	.word	0x003d0900
 8016550:	017d7840 	.word	0x017d7840
 8016554:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8016558:	e9d7 2300 	ldrd	r2, r3, [r7]
 801655c:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8016560:	430b      	orrs	r3, r1
 8016562:	d173      	bne.n	801664c <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8016564:	4b9c      	ldr	r3, [pc, #624]	@ (80167d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016566:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016568:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 801656c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 801656e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016570:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8016574:	d02f      	beq.n	80165d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8016576:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016578:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801657c:	d863      	bhi.n	8016646 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 801657e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016580:	2b00      	cmp	r3, #0
 8016582:	d004      	beq.n	801658e <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8016584:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016586:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801658a:	d012      	beq.n	80165b2 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 801658c:	e05b      	b.n	8016646 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 801658e:	4b92      	ldr	r3, [pc, #584]	@ (80167d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016590:	681b      	ldr	r3, [r3, #0]
 8016592:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8016596:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801659a:	d107      	bne.n	80165ac <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801659c:	f107 0318 	add.w	r3, r7, #24
 80165a0:	4618      	mov	r0, r3
 80165a2:	f000 f991 	bl	80168c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80165a6:	69bb      	ldr	r3, [r7, #24]
 80165a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80165aa:	e16e      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80165ac:	2300      	movs	r3, #0
 80165ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80165b0:	e16b      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80165b2:	4b89      	ldr	r3, [pc, #548]	@ (80167d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80165b4:	681b      	ldr	r3, [r3, #0]
 80165b6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80165ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80165be:	d107      	bne.n	80165d0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80165c0:	f107 030c 	add.w	r3, r7, #12
 80165c4:	4618      	mov	r0, r3
 80165c6:	f000 fad3 	bl	8016b70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80165ca:	697b      	ldr	r3, [r7, #20]
 80165cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80165ce:	e15c      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80165d0:	2300      	movs	r3, #0
 80165d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80165d4:	e159      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80165d6:	4b80      	ldr	r3, [pc, #512]	@ (80167d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80165d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80165da:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80165de:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80165e0:	4b7d      	ldr	r3, [pc, #500]	@ (80167d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80165e2:	681b      	ldr	r3, [r3, #0]
 80165e4:	f003 0304 	and.w	r3, r3, #4
 80165e8:	2b04      	cmp	r3, #4
 80165ea:	d10c      	bne.n	8016606 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 80165ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80165ee:	2b00      	cmp	r3, #0
 80165f0:	d109      	bne.n	8016606 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80165f2:	4b79      	ldr	r3, [pc, #484]	@ (80167d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80165f4:	681b      	ldr	r3, [r3, #0]
 80165f6:	08db      	lsrs	r3, r3, #3
 80165f8:	f003 0303 	and.w	r3, r3, #3
 80165fc:	4a77      	ldr	r2, [pc, #476]	@ (80167dc <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 80165fe:	fa22 f303 	lsr.w	r3, r2, r3
 8016602:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016604:	e01e      	b.n	8016644 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8016606:	4b74      	ldr	r3, [pc, #464]	@ (80167d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016608:	681b      	ldr	r3, [r3, #0]
 801660a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801660e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8016612:	d106      	bne.n	8016622 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8016614:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016616:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801661a:	d102      	bne.n	8016622 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 801661c:	4b70      	ldr	r3, [pc, #448]	@ (80167e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 801661e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016620:	e010      	b.n	8016644 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8016622:	4b6d      	ldr	r3, [pc, #436]	@ (80167d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016624:	681b      	ldr	r3, [r3, #0]
 8016626:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801662a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801662e:	d106      	bne.n	801663e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8016630:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016632:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016636:	d102      	bne.n	801663e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8016638:	4b6a      	ldr	r3, [pc, #424]	@ (80167e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 801663a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801663c:	e002      	b.n	8016644 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 801663e:	2300      	movs	r3, #0
 8016640:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8016642:	e122      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8016644:	e121      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8016646:	2300      	movs	r3, #0
 8016648:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801664a:	e11e      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 801664c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016650:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8016654:	430b      	orrs	r3, r1
 8016656:	d133      	bne.n	80166c0 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8016658:	4b5f      	ldr	r3, [pc, #380]	@ (80167d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 801665a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801665c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8016660:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8016662:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016664:	2b00      	cmp	r3, #0
 8016666:	d004      	beq.n	8016672 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8016668:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801666a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801666e:	d012      	beq.n	8016696 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8016670:	e023      	b.n	80166ba <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8016672:	4b59      	ldr	r3, [pc, #356]	@ (80167d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016674:	681b      	ldr	r3, [r3, #0]
 8016676:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801667a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801667e:	d107      	bne.n	8016690 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8016680:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8016684:	4618      	mov	r0, r3
 8016686:	f000 fbc7 	bl	8016e18 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 801668a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801668c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801668e:	e0fc      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016690:	2300      	movs	r3, #0
 8016692:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016694:	e0f9      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8016696:	4b50      	ldr	r3, [pc, #320]	@ (80167d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016698:	681b      	ldr	r3, [r3, #0]
 801669a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801669e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80166a2:	d107      	bne.n	80166b4 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80166a4:	f107 0318 	add.w	r3, r7, #24
 80166a8:	4618      	mov	r0, r3
 80166aa:	f000 f90d 	bl	80168c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80166ae:	6a3b      	ldr	r3, [r7, #32]
 80166b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80166b2:	e0ea      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80166b4:	2300      	movs	r3, #0
 80166b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80166b8:	e0e7      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80166ba:	2300      	movs	r3, #0
 80166bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80166be:	e0e4      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80166c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80166c4:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 80166c8:	430b      	orrs	r3, r1
 80166ca:	f040 808d 	bne.w	80167e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 80166ce:	4b42      	ldr	r3, [pc, #264]	@ (80167d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80166d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80166d2:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 80166d6:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80166d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166da:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80166de:	d06b      	beq.n	80167b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 80166e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80166e6:	d874      	bhi.n	80167d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80166e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80166ee:	d056      	beq.n	801679e <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 80166f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80166f6:	d86c      	bhi.n	80167d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80166f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166fa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80166fe:	d03b      	beq.n	8016778 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8016700:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016702:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8016706:	d864      	bhi.n	80167d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8016708:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801670a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801670e:	d021      	beq.n	8016754 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8016710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016712:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016716:	d85c      	bhi.n	80167d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8016718:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801671a:	2b00      	cmp	r3, #0
 801671c:	d004      	beq.n	8016728 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 801671e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016720:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8016724:	d004      	beq.n	8016730 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8016726:	e054      	b.n	80167d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8016728:	f000 f8b8 	bl	801689c <HAL_RCCEx_GetD3PCLK1Freq>
 801672c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801672e:	e0ac      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8016730:	4b29      	ldr	r3, [pc, #164]	@ (80167d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016732:	681b      	ldr	r3, [r3, #0]
 8016734:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8016738:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801673c:	d107      	bne.n	801674e <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801673e:	f107 0318 	add.w	r3, r7, #24
 8016742:	4618      	mov	r0, r3
 8016744:	f000 f8c0 	bl	80168c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8016748:	69fb      	ldr	r3, [r7, #28]
 801674a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801674c:	e09d      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801674e:	2300      	movs	r3, #0
 8016750:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016752:	e09a      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8016754:	4b20      	ldr	r3, [pc, #128]	@ (80167d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016756:	681b      	ldr	r3, [r3, #0]
 8016758:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801675c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016760:	d107      	bne.n	8016772 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8016762:	f107 030c 	add.w	r3, r7, #12
 8016766:	4618      	mov	r0, r3
 8016768:	f000 fa02 	bl	8016b70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 801676c:	693b      	ldr	r3, [r7, #16]
 801676e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016770:	e08b      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016772:	2300      	movs	r3, #0
 8016774:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016776:	e088      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8016778:	4b17      	ldr	r3, [pc, #92]	@ (80167d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 801677a:	681b      	ldr	r3, [r3, #0]
 801677c:	f003 0304 	and.w	r3, r3, #4
 8016780:	2b04      	cmp	r3, #4
 8016782:	d109      	bne.n	8016798 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8016784:	4b14      	ldr	r3, [pc, #80]	@ (80167d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016786:	681b      	ldr	r3, [r3, #0]
 8016788:	08db      	lsrs	r3, r3, #3
 801678a:	f003 0303 	and.w	r3, r3, #3
 801678e:	4a13      	ldr	r2, [pc, #76]	@ (80167dc <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8016790:	fa22 f303 	lsr.w	r3, r2, r3
 8016794:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016796:	e078      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016798:	2300      	movs	r3, #0
 801679a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801679c:	e075      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 801679e:	4b0e      	ldr	r3, [pc, #56]	@ (80167d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80167a0:	681b      	ldr	r3, [r3, #0]
 80167a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80167a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80167aa:	d102      	bne.n	80167b2 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 80167ac:	4b0c      	ldr	r3, [pc, #48]	@ (80167e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80167ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80167b0:	e06b      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80167b2:	2300      	movs	r3, #0
 80167b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80167b6:	e068      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80167b8:	4b07      	ldr	r3, [pc, #28]	@ (80167d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80167ba:	681b      	ldr	r3, [r3, #0]
 80167bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80167c0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80167c4:	d102      	bne.n	80167cc <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 80167c6:	4b07      	ldr	r3, [pc, #28]	@ (80167e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 80167c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80167ca:	e05e      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80167cc:	2300      	movs	r3, #0
 80167ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80167d0:	e05b      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 80167d2:	2300      	movs	r3, #0
 80167d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80167d6:	e058      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80167d8:	58024400 	.word	0x58024400
 80167dc:	03d09000 	.word	0x03d09000
 80167e0:	003d0900 	.word	0x003d0900
 80167e4:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80167e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80167ec:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80167f0:	430b      	orrs	r3, r1
 80167f2:	d148      	bne.n	8016886 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80167f4:	4b27      	ldr	r3, [pc, #156]	@ (8016894 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80167f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80167f8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80167fc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80167fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016800:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016804:	d02a      	beq.n	801685c <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8016806:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016808:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801680c:	d838      	bhi.n	8016880 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 801680e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016810:	2b00      	cmp	r3, #0
 8016812:	d004      	beq.n	801681e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8016814:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016816:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801681a:	d00d      	beq.n	8016838 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 801681c:	e030      	b.n	8016880 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 801681e:	4b1d      	ldr	r3, [pc, #116]	@ (8016894 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8016820:	681b      	ldr	r3, [r3, #0]
 8016822:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8016826:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801682a:	d102      	bne.n	8016832 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 801682c:	4b1a      	ldr	r3, [pc, #104]	@ (8016898 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 801682e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016830:	e02b      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016832:	2300      	movs	r3, #0
 8016834:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016836:	e028      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8016838:	4b16      	ldr	r3, [pc, #88]	@ (8016894 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 801683a:	681b      	ldr	r3, [r3, #0]
 801683c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8016840:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8016844:	d107      	bne.n	8016856 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8016846:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801684a:	4618      	mov	r0, r3
 801684c:	f000 fae4 	bl	8016e18 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8016850:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016852:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016854:	e019      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016856:	2300      	movs	r3, #0
 8016858:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801685a:	e016      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 801685c:	4b0d      	ldr	r3, [pc, #52]	@ (8016894 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 801685e:	681b      	ldr	r3, [r3, #0]
 8016860:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8016864:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8016868:	d107      	bne.n	801687a <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801686a:	f107 0318 	add.w	r3, r7, #24
 801686e:	4618      	mov	r0, r3
 8016870:	f000 f82a 	bl	80168c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8016874:	69fb      	ldr	r3, [r7, #28]
 8016876:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016878:	e007      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801687a:	2300      	movs	r3, #0
 801687c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801687e:	e004      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8016880:	2300      	movs	r3, #0
 8016882:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016884:	e001      	b.n	801688a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8016886:	2300      	movs	r3, #0
 8016888:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 801688a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 801688c:	4618      	mov	r0, r3
 801688e:	3740      	adds	r7, #64	@ 0x40
 8016890:	46bd      	mov	sp, r7
 8016892:	bd80      	pop	{r7, pc}
 8016894:	58024400 	.word	0x58024400
 8016898:	017d7840 	.word	0x017d7840

0801689c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 801689c:	b580      	push	{r7, lr}
 801689e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80168a0:	f7fd ffd4 	bl	801484c <HAL_RCC_GetHCLKFreq>
 80168a4:	4602      	mov	r2, r0
 80168a6:	4b06      	ldr	r3, [pc, #24]	@ (80168c0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80168a8:	6a1b      	ldr	r3, [r3, #32]
 80168aa:	091b      	lsrs	r3, r3, #4
 80168ac:	f003 0307 	and.w	r3, r3, #7
 80168b0:	4904      	ldr	r1, [pc, #16]	@ (80168c4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80168b2:	5ccb      	ldrb	r3, [r1, r3]
 80168b4:	f003 031f 	and.w	r3, r3, #31
 80168b8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80168bc:	4618      	mov	r0, r3
 80168be:	bd80      	pop	{r7, pc}
 80168c0:	58024400 	.word	0x58024400
 80168c4:	080210f8 	.word	0x080210f8

080168c8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80168c8:	b480      	push	{r7}
 80168ca:	b089      	sub	sp, #36	@ 0x24
 80168cc:	af00      	add	r7, sp, #0
 80168ce:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80168d0:	4ba1      	ldr	r3, [pc, #644]	@ (8016b58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80168d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80168d4:	f003 0303 	and.w	r3, r3, #3
 80168d8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80168da:	4b9f      	ldr	r3, [pc, #636]	@ (8016b58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80168dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80168de:	0b1b      	lsrs	r3, r3, #12
 80168e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80168e4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80168e6:	4b9c      	ldr	r3, [pc, #624]	@ (8016b58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80168e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80168ea:	091b      	lsrs	r3, r3, #4
 80168ec:	f003 0301 	and.w	r3, r3, #1
 80168f0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80168f2:	4b99      	ldr	r3, [pc, #612]	@ (8016b58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80168f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80168f6:	08db      	lsrs	r3, r3, #3
 80168f8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80168fc:	693a      	ldr	r2, [r7, #16]
 80168fe:	fb02 f303 	mul.w	r3, r2, r3
 8016902:	ee07 3a90 	vmov	s15, r3
 8016906:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801690a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 801690e:	697b      	ldr	r3, [r7, #20]
 8016910:	2b00      	cmp	r3, #0
 8016912:	f000 8111 	beq.w	8016b38 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8016916:	69bb      	ldr	r3, [r7, #24]
 8016918:	2b02      	cmp	r3, #2
 801691a:	f000 8083 	beq.w	8016a24 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 801691e:	69bb      	ldr	r3, [r7, #24]
 8016920:	2b02      	cmp	r3, #2
 8016922:	f200 80a1 	bhi.w	8016a68 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8016926:	69bb      	ldr	r3, [r7, #24]
 8016928:	2b00      	cmp	r3, #0
 801692a:	d003      	beq.n	8016934 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 801692c:	69bb      	ldr	r3, [r7, #24]
 801692e:	2b01      	cmp	r3, #1
 8016930:	d056      	beq.n	80169e0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8016932:	e099      	b.n	8016a68 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8016934:	4b88      	ldr	r3, [pc, #544]	@ (8016b58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8016936:	681b      	ldr	r3, [r3, #0]
 8016938:	f003 0320 	and.w	r3, r3, #32
 801693c:	2b00      	cmp	r3, #0
 801693e:	d02d      	beq.n	801699c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8016940:	4b85      	ldr	r3, [pc, #532]	@ (8016b58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8016942:	681b      	ldr	r3, [r3, #0]
 8016944:	08db      	lsrs	r3, r3, #3
 8016946:	f003 0303 	and.w	r3, r3, #3
 801694a:	4a84      	ldr	r2, [pc, #528]	@ (8016b5c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 801694c:	fa22 f303 	lsr.w	r3, r2, r3
 8016950:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8016952:	68bb      	ldr	r3, [r7, #8]
 8016954:	ee07 3a90 	vmov	s15, r3
 8016958:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801695c:	697b      	ldr	r3, [r7, #20]
 801695e:	ee07 3a90 	vmov	s15, r3
 8016962:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8016966:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801696a:	4b7b      	ldr	r3, [pc, #492]	@ (8016b58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801696c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801696e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016972:	ee07 3a90 	vmov	s15, r3
 8016976:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801697a:	ed97 6a03 	vldr	s12, [r7, #12]
 801697e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8016b60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8016982:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8016986:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801698a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801698e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8016992:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016996:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 801699a:	e087      	b.n	8016aac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 801699c:	697b      	ldr	r3, [r7, #20]
 801699e:	ee07 3a90 	vmov	s15, r3
 80169a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80169a6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8016b64 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80169aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80169ae:	4b6a      	ldr	r3, [pc, #424]	@ (8016b58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80169b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80169b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80169b6:	ee07 3a90 	vmov	s15, r3
 80169ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80169be:	ed97 6a03 	vldr	s12, [r7, #12]
 80169c2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8016b60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80169c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80169ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80169ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80169d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80169d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80169da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80169de:	e065      	b.n	8016aac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80169e0:	697b      	ldr	r3, [r7, #20]
 80169e2:	ee07 3a90 	vmov	s15, r3
 80169e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80169ea:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8016b68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80169ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80169f2:	4b59      	ldr	r3, [pc, #356]	@ (8016b58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80169f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80169f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80169fa:	ee07 3a90 	vmov	s15, r3
 80169fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8016a02:	ed97 6a03 	vldr	s12, [r7, #12]
 8016a06:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8016b60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8016a0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8016a0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8016a12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8016a16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8016a1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016a1e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8016a22:	e043      	b.n	8016aac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8016a24:	697b      	ldr	r3, [r7, #20]
 8016a26:	ee07 3a90 	vmov	s15, r3
 8016a2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8016a2e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8016b6c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8016a32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8016a36:	4b48      	ldr	r3, [pc, #288]	@ (8016b58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8016a38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016a3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016a3e:	ee07 3a90 	vmov	s15, r3
 8016a42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8016a46:	ed97 6a03 	vldr	s12, [r7, #12]
 8016a4a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8016b60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8016a4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8016a52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8016a56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8016a5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8016a5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016a62:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8016a66:	e021      	b.n	8016aac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8016a68:	697b      	ldr	r3, [r7, #20]
 8016a6a:	ee07 3a90 	vmov	s15, r3
 8016a6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8016a72:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8016b68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8016a76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8016a7a:	4b37      	ldr	r3, [pc, #220]	@ (8016b58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8016a7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016a7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016a82:	ee07 3a90 	vmov	s15, r3
 8016a86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8016a8a:	ed97 6a03 	vldr	s12, [r7, #12]
 8016a8e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8016b60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8016a92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8016a96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8016a9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8016a9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8016aa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016aa6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8016aaa:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8016aac:	4b2a      	ldr	r3, [pc, #168]	@ (8016b58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8016aae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016ab0:	0a5b      	lsrs	r3, r3, #9
 8016ab2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016ab6:	ee07 3a90 	vmov	s15, r3
 8016aba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8016abe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8016ac2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8016ac6:	edd7 6a07 	vldr	s13, [r7, #28]
 8016aca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8016ace:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8016ad2:	ee17 2a90 	vmov	r2, s15
 8016ad6:	687b      	ldr	r3, [r7, #4]
 8016ad8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8016ada:	4b1f      	ldr	r3, [pc, #124]	@ (8016b58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8016adc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016ade:	0c1b      	lsrs	r3, r3, #16
 8016ae0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016ae4:	ee07 3a90 	vmov	s15, r3
 8016ae8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8016aec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8016af0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8016af4:	edd7 6a07 	vldr	s13, [r7, #28]
 8016af8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8016afc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8016b00:	ee17 2a90 	vmov	r2, s15
 8016b04:	687b      	ldr	r3, [r7, #4]
 8016b06:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8016b08:	4b13      	ldr	r3, [pc, #76]	@ (8016b58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8016b0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016b0c:	0e1b      	lsrs	r3, r3, #24
 8016b0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016b12:	ee07 3a90 	vmov	s15, r3
 8016b16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8016b1a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8016b1e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8016b22:	edd7 6a07 	vldr	s13, [r7, #28]
 8016b26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8016b2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8016b2e:	ee17 2a90 	vmov	r2, s15
 8016b32:	687b      	ldr	r3, [r7, #4]
 8016b34:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8016b36:	e008      	b.n	8016b4a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8016b38:	687b      	ldr	r3, [r7, #4]
 8016b3a:	2200      	movs	r2, #0
 8016b3c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8016b3e:	687b      	ldr	r3, [r7, #4]
 8016b40:	2200      	movs	r2, #0
 8016b42:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8016b44:	687b      	ldr	r3, [r7, #4]
 8016b46:	2200      	movs	r2, #0
 8016b48:	609a      	str	r2, [r3, #8]
}
 8016b4a:	bf00      	nop
 8016b4c:	3724      	adds	r7, #36	@ 0x24
 8016b4e:	46bd      	mov	sp, r7
 8016b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b54:	4770      	bx	lr
 8016b56:	bf00      	nop
 8016b58:	58024400 	.word	0x58024400
 8016b5c:	03d09000 	.word	0x03d09000
 8016b60:	46000000 	.word	0x46000000
 8016b64:	4c742400 	.word	0x4c742400
 8016b68:	4a742400 	.word	0x4a742400
 8016b6c:	4bbebc20 	.word	0x4bbebc20

08016b70 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8016b70:	b480      	push	{r7}
 8016b72:	b089      	sub	sp, #36	@ 0x24
 8016b74:	af00      	add	r7, sp, #0
 8016b76:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8016b78:	4ba1      	ldr	r3, [pc, #644]	@ (8016e00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8016b7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016b7c:	f003 0303 	and.w	r3, r3, #3
 8016b80:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8016b82:	4b9f      	ldr	r3, [pc, #636]	@ (8016e00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8016b84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016b86:	0d1b      	lsrs	r3, r3, #20
 8016b88:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8016b8c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8016b8e:	4b9c      	ldr	r3, [pc, #624]	@ (8016e00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8016b90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016b92:	0a1b      	lsrs	r3, r3, #8
 8016b94:	f003 0301 	and.w	r3, r3, #1
 8016b98:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8016b9a:	4b99      	ldr	r3, [pc, #612]	@ (8016e00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8016b9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8016b9e:	08db      	lsrs	r3, r3, #3
 8016ba0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8016ba4:	693a      	ldr	r2, [r7, #16]
 8016ba6:	fb02 f303 	mul.w	r3, r2, r3
 8016baa:	ee07 3a90 	vmov	s15, r3
 8016bae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8016bb2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8016bb6:	697b      	ldr	r3, [r7, #20]
 8016bb8:	2b00      	cmp	r3, #0
 8016bba:	f000 8111 	beq.w	8016de0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8016bbe:	69bb      	ldr	r3, [r7, #24]
 8016bc0:	2b02      	cmp	r3, #2
 8016bc2:	f000 8083 	beq.w	8016ccc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8016bc6:	69bb      	ldr	r3, [r7, #24]
 8016bc8:	2b02      	cmp	r3, #2
 8016bca:	f200 80a1 	bhi.w	8016d10 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8016bce:	69bb      	ldr	r3, [r7, #24]
 8016bd0:	2b00      	cmp	r3, #0
 8016bd2:	d003      	beq.n	8016bdc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8016bd4:	69bb      	ldr	r3, [r7, #24]
 8016bd6:	2b01      	cmp	r3, #1
 8016bd8:	d056      	beq.n	8016c88 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8016bda:	e099      	b.n	8016d10 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8016bdc:	4b88      	ldr	r3, [pc, #544]	@ (8016e00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8016bde:	681b      	ldr	r3, [r3, #0]
 8016be0:	f003 0320 	and.w	r3, r3, #32
 8016be4:	2b00      	cmp	r3, #0
 8016be6:	d02d      	beq.n	8016c44 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8016be8:	4b85      	ldr	r3, [pc, #532]	@ (8016e00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8016bea:	681b      	ldr	r3, [r3, #0]
 8016bec:	08db      	lsrs	r3, r3, #3
 8016bee:	f003 0303 	and.w	r3, r3, #3
 8016bf2:	4a84      	ldr	r2, [pc, #528]	@ (8016e04 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8016bf4:	fa22 f303 	lsr.w	r3, r2, r3
 8016bf8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8016bfa:	68bb      	ldr	r3, [r7, #8]
 8016bfc:	ee07 3a90 	vmov	s15, r3
 8016c00:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8016c04:	697b      	ldr	r3, [r7, #20]
 8016c06:	ee07 3a90 	vmov	s15, r3
 8016c0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8016c0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8016c12:	4b7b      	ldr	r3, [pc, #492]	@ (8016e00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8016c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016c16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016c1a:	ee07 3a90 	vmov	s15, r3
 8016c1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8016c22:	ed97 6a03 	vldr	s12, [r7, #12]
 8016c26:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8016e08 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8016c2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8016c2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8016c32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8016c36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8016c3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016c3e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8016c42:	e087      	b.n	8016d54 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8016c44:	697b      	ldr	r3, [r7, #20]
 8016c46:	ee07 3a90 	vmov	s15, r3
 8016c4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8016c4e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8016e0c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8016c52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8016c56:	4b6a      	ldr	r3, [pc, #424]	@ (8016e00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8016c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016c5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016c5e:	ee07 3a90 	vmov	s15, r3
 8016c62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8016c66:	ed97 6a03 	vldr	s12, [r7, #12]
 8016c6a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8016e08 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8016c6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8016c72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8016c76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8016c7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8016c7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016c82:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8016c86:	e065      	b.n	8016d54 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8016c88:	697b      	ldr	r3, [r7, #20]
 8016c8a:	ee07 3a90 	vmov	s15, r3
 8016c8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8016c92:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8016e10 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8016c96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8016c9a:	4b59      	ldr	r3, [pc, #356]	@ (8016e00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8016c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016c9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016ca2:	ee07 3a90 	vmov	s15, r3
 8016ca6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8016caa:	ed97 6a03 	vldr	s12, [r7, #12]
 8016cae:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8016e08 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8016cb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8016cb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8016cba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8016cbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8016cc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016cc6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8016cca:	e043      	b.n	8016d54 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8016ccc:	697b      	ldr	r3, [r7, #20]
 8016cce:	ee07 3a90 	vmov	s15, r3
 8016cd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8016cd6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8016e14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8016cda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8016cde:	4b48      	ldr	r3, [pc, #288]	@ (8016e00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8016ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016ce2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016ce6:	ee07 3a90 	vmov	s15, r3
 8016cea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8016cee:	ed97 6a03 	vldr	s12, [r7, #12]
 8016cf2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8016e08 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8016cf6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8016cfa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8016cfe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8016d02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8016d06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016d0a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8016d0e:	e021      	b.n	8016d54 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8016d10:	697b      	ldr	r3, [r7, #20]
 8016d12:	ee07 3a90 	vmov	s15, r3
 8016d16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8016d1a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8016e10 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8016d1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8016d22:	4b37      	ldr	r3, [pc, #220]	@ (8016e00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8016d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016d26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016d2a:	ee07 3a90 	vmov	s15, r3
 8016d2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8016d32:	ed97 6a03 	vldr	s12, [r7, #12]
 8016d36:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8016e08 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8016d3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8016d3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8016d42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8016d46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8016d4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016d4e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8016d52:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8016d54:	4b2a      	ldr	r3, [pc, #168]	@ (8016e00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8016d56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016d58:	0a5b      	lsrs	r3, r3, #9
 8016d5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016d5e:	ee07 3a90 	vmov	s15, r3
 8016d62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8016d66:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8016d6a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8016d6e:	edd7 6a07 	vldr	s13, [r7, #28]
 8016d72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8016d76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8016d7a:	ee17 2a90 	vmov	r2, s15
 8016d7e:	687b      	ldr	r3, [r7, #4]
 8016d80:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8016d82:	4b1f      	ldr	r3, [pc, #124]	@ (8016e00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8016d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016d86:	0c1b      	lsrs	r3, r3, #16
 8016d88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016d8c:	ee07 3a90 	vmov	s15, r3
 8016d90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8016d94:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8016d98:	ee37 7a87 	vadd.f32	s14, s15, s14
 8016d9c:	edd7 6a07 	vldr	s13, [r7, #28]
 8016da0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8016da4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8016da8:	ee17 2a90 	vmov	r2, s15
 8016dac:	687b      	ldr	r3, [r7, #4]
 8016dae:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8016db0:	4b13      	ldr	r3, [pc, #76]	@ (8016e00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8016db2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016db4:	0e1b      	lsrs	r3, r3, #24
 8016db6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016dba:	ee07 3a90 	vmov	s15, r3
 8016dbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8016dc2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8016dc6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8016dca:	edd7 6a07 	vldr	s13, [r7, #28]
 8016dce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8016dd2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8016dd6:	ee17 2a90 	vmov	r2, s15
 8016dda:	687b      	ldr	r3, [r7, #4]
 8016ddc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8016dde:	e008      	b.n	8016df2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8016de0:	687b      	ldr	r3, [r7, #4]
 8016de2:	2200      	movs	r2, #0
 8016de4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8016de6:	687b      	ldr	r3, [r7, #4]
 8016de8:	2200      	movs	r2, #0
 8016dea:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8016dec:	687b      	ldr	r3, [r7, #4]
 8016dee:	2200      	movs	r2, #0
 8016df0:	609a      	str	r2, [r3, #8]
}
 8016df2:	bf00      	nop
 8016df4:	3724      	adds	r7, #36	@ 0x24
 8016df6:	46bd      	mov	sp, r7
 8016df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016dfc:	4770      	bx	lr
 8016dfe:	bf00      	nop
 8016e00:	58024400 	.word	0x58024400
 8016e04:	03d09000 	.word	0x03d09000
 8016e08:	46000000 	.word	0x46000000
 8016e0c:	4c742400 	.word	0x4c742400
 8016e10:	4a742400 	.word	0x4a742400
 8016e14:	4bbebc20 	.word	0x4bbebc20

08016e18 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8016e18:	b480      	push	{r7}
 8016e1a:	b089      	sub	sp, #36	@ 0x24
 8016e1c:	af00      	add	r7, sp, #0
 8016e1e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8016e20:	4ba0      	ldr	r3, [pc, #640]	@ (80170a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8016e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016e24:	f003 0303 	and.w	r3, r3, #3
 8016e28:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8016e2a:	4b9e      	ldr	r3, [pc, #632]	@ (80170a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8016e2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016e2e:	091b      	lsrs	r3, r3, #4
 8016e30:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8016e34:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8016e36:	4b9b      	ldr	r3, [pc, #620]	@ (80170a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8016e38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016e3a:	f003 0301 	and.w	r3, r3, #1
 8016e3e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8016e40:	4b98      	ldr	r3, [pc, #608]	@ (80170a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8016e42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016e44:	08db      	lsrs	r3, r3, #3
 8016e46:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8016e4a:	693a      	ldr	r2, [r7, #16]
 8016e4c:	fb02 f303 	mul.w	r3, r2, r3
 8016e50:	ee07 3a90 	vmov	s15, r3
 8016e54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8016e58:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8016e5c:	697b      	ldr	r3, [r7, #20]
 8016e5e:	2b00      	cmp	r3, #0
 8016e60:	f000 8111 	beq.w	8017086 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8016e64:	69bb      	ldr	r3, [r7, #24]
 8016e66:	2b02      	cmp	r3, #2
 8016e68:	f000 8083 	beq.w	8016f72 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8016e6c:	69bb      	ldr	r3, [r7, #24]
 8016e6e:	2b02      	cmp	r3, #2
 8016e70:	f200 80a1 	bhi.w	8016fb6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8016e74:	69bb      	ldr	r3, [r7, #24]
 8016e76:	2b00      	cmp	r3, #0
 8016e78:	d003      	beq.n	8016e82 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8016e7a:	69bb      	ldr	r3, [r7, #24]
 8016e7c:	2b01      	cmp	r3, #1
 8016e7e:	d056      	beq.n	8016f2e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8016e80:	e099      	b.n	8016fb6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8016e82:	4b88      	ldr	r3, [pc, #544]	@ (80170a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8016e84:	681b      	ldr	r3, [r3, #0]
 8016e86:	f003 0320 	and.w	r3, r3, #32
 8016e8a:	2b00      	cmp	r3, #0
 8016e8c:	d02d      	beq.n	8016eea <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8016e8e:	4b85      	ldr	r3, [pc, #532]	@ (80170a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8016e90:	681b      	ldr	r3, [r3, #0]
 8016e92:	08db      	lsrs	r3, r3, #3
 8016e94:	f003 0303 	and.w	r3, r3, #3
 8016e98:	4a83      	ldr	r2, [pc, #524]	@ (80170a8 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8016e9a:	fa22 f303 	lsr.w	r3, r2, r3
 8016e9e:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8016ea0:	68bb      	ldr	r3, [r7, #8]
 8016ea2:	ee07 3a90 	vmov	s15, r3
 8016ea6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8016eaa:	697b      	ldr	r3, [r7, #20]
 8016eac:	ee07 3a90 	vmov	s15, r3
 8016eb0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8016eb4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8016eb8:	4b7a      	ldr	r3, [pc, #488]	@ (80170a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8016eba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016ebc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016ec0:	ee07 3a90 	vmov	s15, r3
 8016ec4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8016ec8:	ed97 6a03 	vldr	s12, [r7, #12]
 8016ecc:	eddf 5a77 	vldr	s11, [pc, #476]	@ 80170ac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8016ed0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8016ed4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8016ed8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8016edc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8016ee0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016ee4:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8016ee8:	e087      	b.n	8016ffa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8016eea:	697b      	ldr	r3, [r7, #20]
 8016eec:	ee07 3a90 	vmov	s15, r3
 8016ef0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8016ef4:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 80170b0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8016ef8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8016efc:	4b69      	ldr	r3, [pc, #420]	@ (80170a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8016efe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016f00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016f04:	ee07 3a90 	vmov	s15, r3
 8016f08:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8016f0c:	ed97 6a03 	vldr	s12, [r7, #12]
 8016f10:	eddf 5a66 	vldr	s11, [pc, #408]	@ 80170ac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8016f14:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8016f18:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8016f1c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8016f20:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8016f24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016f28:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8016f2c:	e065      	b.n	8016ffa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8016f2e:	697b      	ldr	r3, [r7, #20]
 8016f30:	ee07 3a90 	vmov	s15, r3
 8016f34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8016f38:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 80170b4 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8016f3c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8016f40:	4b58      	ldr	r3, [pc, #352]	@ (80170a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8016f42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016f44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016f48:	ee07 3a90 	vmov	s15, r3
 8016f4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8016f50:	ed97 6a03 	vldr	s12, [r7, #12]
 8016f54:	eddf 5a55 	vldr	s11, [pc, #340]	@ 80170ac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8016f58:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8016f5c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8016f60:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8016f64:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8016f68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016f6c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8016f70:	e043      	b.n	8016ffa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8016f72:	697b      	ldr	r3, [r7, #20]
 8016f74:	ee07 3a90 	vmov	s15, r3
 8016f78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8016f7c:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 80170b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8016f80:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8016f84:	4b47      	ldr	r3, [pc, #284]	@ (80170a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8016f86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016f88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016f8c:	ee07 3a90 	vmov	s15, r3
 8016f90:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8016f94:	ed97 6a03 	vldr	s12, [r7, #12]
 8016f98:	eddf 5a44 	vldr	s11, [pc, #272]	@ 80170ac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8016f9c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8016fa0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8016fa4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8016fa8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8016fac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016fb0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8016fb4:	e021      	b.n	8016ffa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8016fb6:	697b      	ldr	r3, [r7, #20]
 8016fb8:	ee07 3a90 	vmov	s15, r3
 8016fbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8016fc0:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80170b0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8016fc4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8016fc8:	4b36      	ldr	r3, [pc, #216]	@ (80170a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8016fca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016fcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016fd0:	ee07 3a90 	vmov	s15, r3
 8016fd4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8016fd8:	ed97 6a03 	vldr	s12, [r7, #12]
 8016fdc:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80170ac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8016fe0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8016fe4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8016fe8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8016fec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8016ff0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016ff4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8016ff8:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8016ffa:	4b2a      	ldr	r3, [pc, #168]	@ (80170a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8016ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016ffe:	0a5b      	lsrs	r3, r3, #9
 8017000:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017004:	ee07 3a90 	vmov	s15, r3
 8017008:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801700c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8017010:	ee37 7a87 	vadd.f32	s14, s15, s14
 8017014:	edd7 6a07 	vldr	s13, [r7, #28]
 8017018:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801701c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8017020:	ee17 2a90 	vmov	r2, s15
 8017024:	687b      	ldr	r3, [r7, #4]
 8017026:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8017028:	4b1e      	ldr	r3, [pc, #120]	@ (80170a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801702a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801702c:	0c1b      	lsrs	r3, r3, #16
 801702e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017032:	ee07 3a90 	vmov	s15, r3
 8017036:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801703a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801703e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8017042:	edd7 6a07 	vldr	s13, [r7, #28]
 8017046:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801704a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801704e:	ee17 2a90 	vmov	r2, s15
 8017052:	687b      	ldr	r3, [r7, #4]
 8017054:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8017056:	4b13      	ldr	r3, [pc, #76]	@ (80170a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8017058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801705a:	0e1b      	lsrs	r3, r3, #24
 801705c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017060:	ee07 3a90 	vmov	s15, r3
 8017064:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8017068:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801706c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8017070:	edd7 6a07 	vldr	s13, [r7, #28]
 8017074:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8017078:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801707c:	ee17 2a90 	vmov	r2, s15
 8017080:	687b      	ldr	r3, [r7, #4]
 8017082:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8017084:	e008      	b.n	8017098 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8017086:	687b      	ldr	r3, [r7, #4]
 8017088:	2200      	movs	r2, #0
 801708a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 801708c:	687b      	ldr	r3, [r7, #4]
 801708e:	2200      	movs	r2, #0
 8017090:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8017092:	687b      	ldr	r3, [r7, #4]
 8017094:	2200      	movs	r2, #0
 8017096:	609a      	str	r2, [r3, #8]
}
 8017098:	bf00      	nop
 801709a:	3724      	adds	r7, #36	@ 0x24
 801709c:	46bd      	mov	sp, r7
 801709e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170a2:	4770      	bx	lr
 80170a4:	58024400 	.word	0x58024400
 80170a8:	03d09000 	.word	0x03d09000
 80170ac:	46000000 	.word	0x46000000
 80170b0:	4c742400 	.word	0x4c742400
 80170b4:	4a742400 	.word	0x4a742400
 80170b8:	4bbebc20 	.word	0x4bbebc20

080170bc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80170bc:	b580      	push	{r7, lr}
 80170be:	b084      	sub	sp, #16
 80170c0:	af00      	add	r7, sp, #0
 80170c2:	6078      	str	r0, [r7, #4]
 80170c4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80170c6:	2300      	movs	r3, #0
 80170c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80170ca:	4b53      	ldr	r3, [pc, #332]	@ (8017218 <RCCEx_PLL2_Config+0x15c>)
 80170cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80170ce:	f003 0303 	and.w	r3, r3, #3
 80170d2:	2b03      	cmp	r3, #3
 80170d4:	d101      	bne.n	80170da <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80170d6:	2301      	movs	r3, #1
 80170d8:	e099      	b.n	801720e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80170da:	4b4f      	ldr	r3, [pc, #316]	@ (8017218 <RCCEx_PLL2_Config+0x15c>)
 80170dc:	681b      	ldr	r3, [r3, #0]
 80170de:	4a4e      	ldr	r2, [pc, #312]	@ (8017218 <RCCEx_PLL2_Config+0x15c>)
 80170e0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80170e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80170e6:	f7f8 f9bd 	bl	800f464 <HAL_GetTick>
 80170ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80170ec:	e008      	b.n	8017100 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80170ee:	f7f8 f9b9 	bl	800f464 <HAL_GetTick>
 80170f2:	4602      	mov	r2, r0
 80170f4:	68bb      	ldr	r3, [r7, #8]
 80170f6:	1ad3      	subs	r3, r2, r3
 80170f8:	2b02      	cmp	r3, #2
 80170fa:	d901      	bls.n	8017100 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80170fc:	2303      	movs	r3, #3
 80170fe:	e086      	b.n	801720e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8017100:	4b45      	ldr	r3, [pc, #276]	@ (8017218 <RCCEx_PLL2_Config+0x15c>)
 8017102:	681b      	ldr	r3, [r3, #0]
 8017104:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8017108:	2b00      	cmp	r3, #0
 801710a:	d1f0      	bne.n	80170ee <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 801710c:	4b42      	ldr	r3, [pc, #264]	@ (8017218 <RCCEx_PLL2_Config+0x15c>)
 801710e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017110:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8017114:	687b      	ldr	r3, [r7, #4]
 8017116:	681b      	ldr	r3, [r3, #0]
 8017118:	031b      	lsls	r3, r3, #12
 801711a:	493f      	ldr	r1, [pc, #252]	@ (8017218 <RCCEx_PLL2_Config+0x15c>)
 801711c:	4313      	orrs	r3, r2
 801711e:	628b      	str	r3, [r1, #40]	@ 0x28
 8017120:	687b      	ldr	r3, [r7, #4]
 8017122:	685b      	ldr	r3, [r3, #4]
 8017124:	3b01      	subs	r3, #1
 8017126:	f3c3 0208 	ubfx	r2, r3, #0, #9
 801712a:	687b      	ldr	r3, [r7, #4]
 801712c:	689b      	ldr	r3, [r3, #8]
 801712e:	3b01      	subs	r3, #1
 8017130:	025b      	lsls	r3, r3, #9
 8017132:	b29b      	uxth	r3, r3
 8017134:	431a      	orrs	r2, r3
 8017136:	687b      	ldr	r3, [r7, #4]
 8017138:	68db      	ldr	r3, [r3, #12]
 801713a:	3b01      	subs	r3, #1
 801713c:	041b      	lsls	r3, r3, #16
 801713e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8017142:	431a      	orrs	r2, r3
 8017144:	687b      	ldr	r3, [r7, #4]
 8017146:	691b      	ldr	r3, [r3, #16]
 8017148:	3b01      	subs	r3, #1
 801714a:	061b      	lsls	r3, r3, #24
 801714c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8017150:	4931      	ldr	r1, [pc, #196]	@ (8017218 <RCCEx_PLL2_Config+0x15c>)
 8017152:	4313      	orrs	r3, r2
 8017154:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8017156:	4b30      	ldr	r3, [pc, #192]	@ (8017218 <RCCEx_PLL2_Config+0x15c>)
 8017158:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801715a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 801715e:	687b      	ldr	r3, [r7, #4]
 8017160:	695b      	ldr	r3, [r3, #20]
 8017162:	492d      	ldr	r1, [pc, #180]	@ (8017218 <RCCEx_PLL2_Config+0x15c>)
 8017164:	4313      	orrs	r3, r2
 8017166:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8017168:	4b2b      	ldr	r3, [pc, #172]	@ (8017218 <RCCEx_PLL2_Config+0x15c>)
 801716a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801716c:	f023 0220 	bic.w	r2, r3, #32
 8017170:	687b      	ldr	r3, [r7, #4]
 8017172:	699b      	ldr	r3, [r3, #24]
 8017174:	4928      	ldr	r1, [pc, #160]	@ (8017218 <RCCEx_PLL2_Config+0x15c>)
 8017176:	4313      	orrs	r3, r2
 8017178:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 801717a:	4b27      	ldr	r3, [pc, #156]	@ (8017218 <RCCEx_PLL2_Config+0x15c>)
 801717c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801717e:	4a26      	ldr	r2, [pc, #152]	@ (8017218 <RCCEx_PLL2_Config+0x15c>)
 8017180:	f023 0310 	bic.w	r3, r3, #16
 8017184:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8017186:	4b24      	ldr	r3, [pc, #144]	@ (8017218 <RCCEx_PLL2_Config+0x15c>)
 8017188:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801718a:	4b24      	ldr	r3, [pc, #144]	@ (801721c <RCCEx_PLL2_Config+0x160>)
 801718c:	4013      	ands	r3, r2
 801718e:	687a      	ldr	r2, [r7, #4]
 8017190:	69d2      	ldr	r2, [r2, #28]
 8017192:	00d2      	lsls	r2, r2, #3
 8017194:	4920      	ldr	r1, [pc, #128]	@ (8017218 <RCCEx_PLL2_Config+0x15c>)
 8017196:	4313      	orrs	r3, r2
 8017198:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 801719a:	4b1f      	ldr	r3, [pc, #124]	@ (8017218 <RCCEx_PLL2_Config+0x15c>)
 801719c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801719e:	4a1e      	ldr	r2, [pc, #120]	@ (8017218 <RCCEx_PLL2_Config+0x15c>)
 80171a0:	f043 0310 	orr.w	r3, r3, #16
 80171a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80171a6:	683b      	ldr	r3, [r7, #0]
 80171a8:	2b00      	cmp	r3, #0
 80171aa:	d106      	bne.n	80171ba <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80171ac:	4b1a      	ldr	r3, [pc, #104]	@ (8017218 <RCCEx_PLL2_Config+0x15c>)
 80171ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80171b0:	4a19      	ldr	r2, [pc, #100]	@ (8017218 <RCCEx_PLL2_Config+0x15c>)
 80171b2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80171b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80171b8:	e00f      	b.n	80171da <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80171ba:	683b      	ldr	r3, [r7, #0]
 80171bc:	2b01      	cmp	r3, #1
 80171be:	d106      	bne.n	80171ce <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80171c0:	4b15      	ldr	r3, [pc, #84]	@ (8017218 <RCCEx_PLL2_Config+0x15c>)
 80171c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80171c4:	4a14      	ldr	r2, [pc, #80]	@ (8017218 <RCCEx_PLL2_Config+0x15c>)
 80171c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80171ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80171cc:	e005      	b.n	80171da <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80171ce:	4b12      	ldr	r3, [pc, #72]	@ (8017218 <RCCEx_PLL2_Config+0x15c>)
 80171d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80171d2:	4a11      	ldr	r2, [pc, #68]	@ (8017218 <RCCEx_PLL2_Config+0x15c>)
 80171d4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80171d8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80171da:	4b0f      	ldr	r3, [pc, #60]	@ (8017218 <RCCEx_PLL2_Config+0x15c>)
 80171dc:	681b      	ldr	r3, [r3, #0]
 80171de:	4a0e      	ldr	r2, [pc, #56]	@ (8017218 <RCCEx_PLL2_Config+0x15c>)
 80171e0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80171e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80171e6:	f7f8 f93d 	bl	800f464 <HAL_GetTick>
 80171ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80171ec:	e008      	b.n	8017200 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80171ee:	f7f8 f939 	bl	800f464 <HAL_GetTick>
 80171f2:	4602      	mov	r2, r0
 80171f4:	68bb      	ldr	r3, [r7, #8]
 80171f6:	1ad3      	subs	r3, r2, r3
 80171f8:	2b02      	cmp	r3, #2
 80171fa:	d901      	bls.n	8017200 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80171fc:	2303      	movs	r3, #3
 80171fe:	e006      	b.n	801720e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8017200:	4b05      	ldr	r3, [pc, #20]	@ (8017218 <RCCEx_PLL2_Config+0x15c>)
 8017202:	681b      	ldr	r3, [r3, #0]
 8017204:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8017208:	2b00      	cmp	r3, #0
 801720a:	d0f0      	beq.n	80171ee <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 801720c:	7bfb      	ldrb	r3, [r7, #15]
}
 801720e:	4618      	mov	r0, r3
 8017210:	3710      	adds	r7, #16
 8017212:	46bd      	mov	sp, r7
 8017214:	bd80      	pop	{r7, pc}
 8017216:	bf00      	nop
 8017218:	58024400 	.word	0x58024400
 801721c:	ffff0007 	.word	0xffff0007

08017220 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8017220:	b580      	push	{r7, lr}
 8017222:	b084      	sub	sp, #16
 8017224:	af00      	add	r7, sp, #0
 8017226:	6078      	str	r0, [r7, #4]
 8017228:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 801722a:	2300      	movs	r3, #0
 801722c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 801722e:	4b53      	ldr	r3, [pc, #332]	@ (801737c <RCCEx_PLL3_Config+0x15c>)
 8017230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017232:	f003 0303 	and.w	r3, r3, #3
 8017236:	2b03      	cmp	r3, #3
 8017238:	d101      	bne.n	801723e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 801723a:	2301      	movs	r3, #1
 801723c:	e099      	b.n	8017372 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 801723e:	4b4f      	ldr	r3, [pc, #316]	@ (801737c <RCCEx_PLL3_Config+0x15c>)
 8017240:	681b      	ldr	r3, [r3, #0]
 8017242:	4a4e      	ldr	r2, [pc, #312]	@ (801737c <RCCEx_PLL3_Config+0x15c>)
 8017244:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8017248:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 801724a:	f7f8 f90b 	bl	800f464 <HAL_GetTick>
 801724e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8017250:	e008      	b.n	8017264 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8017252:	f7f8 f907 	bl	800f464 <HAL_GetTick>
 8017256:	4602      	mov	r2, r0
 8017258:	68bb      	ldr	r3, [r7, #8]
 801725a:	1ad3      	subs	r3, r2, r3
 801725c:	2b02      	cmp	r3, #2
 801725e:	d901      	bls.n	8017264 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8017260:	2303      	movs	r3, #3
 8017262:	e086      	b.n	8017372 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8017264:	4b45      	ldr	r3, [pc, #276]	@ (801737c <RCCEx_PLL3_Config+0x15c>)
 8017266:	681b      	ldr	r3, [r3, #0]
 8017268:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801726c:	2b00      	cmp	r3, #0
 801726e:	d1f0      	bne.n	8017252 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8017270:	4b42      	ldr	r3, [pc, #264]	@ (801737c <RCCEx_PLL3_Config+0x15c>)
 8017272:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017274:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8017278:	687b      	ldr	r3, [r7, #4]
 801727a:	681b      	ldr	r3, [r3, #0]
 801727c:	051b      	lsls	r3, r3, #20
 801727e:	493f      	ldr	r1, [pc, #252]	@ (801737c <RCCEx_PLL3_Config+0x15c>)
 8017280:	4313      	orrs	r3, r2
 8017282:	628b      	str	r3, [r1, #40]	@ 0x28
 8017284:	687b      	ldr	r3, [r7, #4]
 8017286:	685b      	ldr	r3, [r3, #4]
 8017288:	3b01      	subs	r3, #1
 801728a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 801728e:	687b      	ldr	r3, [r7, #4]
 8017290:	689b      	ldr	r3, [r3, #8]
 8017292:	3b01      	subs	r3, #1
 8017294:	025b      	lsls	r3, r3, #9
 8017296:	b29b      	uxth	r3, r3
 8017298:	431a      	orrs	r2, r3
 801729a:	687b      	ldr	r3, [r7, #4]
 801729c:	68db      	ldr	r3, [r3, #12]
 801729e:	3b01      	subs	r3, #1
 80172a0:	041b      	lsls	r3, r3, #16
 80172a2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80172a6:	431a      	orrs	r2, r3
 80172a8:	687b      	ldr	r3, [r7, #4]
 80172aa:	691b      	ldr	r3, [r3, #16]
 80172ac:	3b01      	subs	r3, #1
 80172ae:	061b      	lsls	r3, r3, #24
 80172b0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80172b4:	4931      	ldr	r1, [pc, #196]	@ (801737c <RCCEx_PLL3_Config+0x15c>)
 80172b6:	4313      	orrs	r3, r2
 80172b8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80172ba:	4b30      	ldr	r3, [pc, #192]	@ (801737c <RCCEx_PLL3_Config+0x15c>)
 80172bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80172be:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80172c2:	687b      	ldr	r3, [r7, #4]
 80172c4:	695b      	ldr	r3, [r3, #20]
 80172c6:	492d      	ldr	r1, [pc, #180]	@ (801737c <RCCEx_PLL3_Config+0x15c>)
 80172c8:	4313      	orrs	r3, r2
 80172ca:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80172cc:	4b2b      	ldr	r3, [pc, #172]	@ (801737c <RCCEx_PLL3_Config+0x15c>)
 80172ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80172d0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80172d4:	687b      	ldr	r3, [r7, #4]
 80172d6:	699b      	ldr	r3, [r3, #24]
 80172d8:	4928      	ldr	r1, [pc, #160]	@ (801737c <RCCEx_PLL3_Config+0x15c>)
 80172da:	4313      	orrs	r3, r2
 80172dc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80172de:	4b27      	ldr	r3, [pc, #156]	@ (801737c <RCCEx_PLL3_Config+0x15c>)
 80172e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80172e2:	4a26      	ldr	r2, [pc, #152]	@ (801737c <RCCEx_PLL3_Config+0x15c>)
 80172e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80172e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80172ea:	4b24      	ldr	r3, [pc, #144]	@ (801737c <RCCEx_PLL3_Config+0x15c>)
 80172ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80172ee:	4b24      	ldr	r3, [pc, #144]	@ (8017380 <RCCEx_PLL3_Config+0x160>)
 80172f0:	4013      	ands	r3, r2
 80172f2:	687a      	ldr	r2, [r7, #4]
 80172f4:	69d2      	ldr	r2, [r2, #28]
 80172f6:	00d2      	lsls	r2, r2, #3
 80172f8:	4920      	ldr	r1, [pc, #128]	@ (801737c <RCCEx_PLL3_Config+0x15c>)
 80172fa:	4313      	orrs	r3, r2
 80172fc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80172fe:	4b1f      	ldr	r3, [pc, #124]	@ (801737c <RCCEx_PLL3_Config+0x15c>)
 8017300:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017302:	4a1e      	ldr	r2, [pc, #120]	@ (801737c <RCCEx_PLL3_Config+0x15c>)
 8017304:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8017308:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 801730a:	683b      	ldr	r3, [r7, #0]
 801730c:	2b00      	cmp	r3, #0
 801730e:	d106      	bne.n	801731e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8017310:	4b1a      	ldr	r3, [pc, #104]	@ (801737c <RCCEx_PLL3_Config+0x15c>)
 8017312:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017314:	4a19      	ldr	r2, [pc, #100]	@ (801737c <RCCEx_PLL3_Config+0x15c>)
 8017316:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 801731a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 801731c:	e00f      	b.n	801733e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 801731e:	683b      	ldr	r3, [r7, #0]
 8017320:	2b01      	cmp	r3, #1
 8017322:	d106      	bne.n	8017332 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8017324:	4b15      	ldr	r3, [pc, #84]	@ (801737c <RCCEx_PLL3_Config+0x15c>)
 8017326:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017328:	4a14      	ldr	r2, [pc, #80]	@ (801737c <RCCEx_PLL3_Config+0x15c>)
 801732a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 801732e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8017330:	e005      	b.n	801733e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8017332:	4b12      	ldr	r3, [pc, #72]	@ (801737c <RCCEx_PLL3_Config+0x15c>)
 8017334:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017336:	4a11      	ldr	r2, [pc, #68]	@ (801737c <RCCEx_PLL3_Config+0x15c>)
 8017338:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 801733c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 801733e:	4b0f      	ldr	r3, [pc, #60]	@ (801737c <RCCEx_PLL3_Config+0x15c>)
 8017340:	681b      	ldr	r3, [r3, #0]
 8017342:	4a0e      	ldr	r2, [pc, #56]	@ (801737c <RCCEx_PLL3_Config+0x15c>)
 8017344:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8017348:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 801734a:	f7f8 f88b 	bl	800f464 <HAL_GetTick>
 801734e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8017350:	e008      	b.n	8017364 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8017352:	f7f8 f887 	bl	800f464 <HAL_GetTick>
 8017356:	4602      	mov	r2, r0
 8017358:	68bb      	ldr	r3, [r7, #8]
 801735a:	1ad3      	subs	r3, r2, r3
 801735c:	2b02      	cmp	r3, #2
 801735e:	d901      	bls.n	8017364 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8017360:	2303      	movs	r3, #3
 8017362:	e006      	b.n	8017372 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8017364:	4b05      	ldr	r3, [pc, #20]	@ (801737c <RCCEx_PLL3_Config+0x15c>)
 8017366:	681b      	ldr	r3, [r3, #0]
 8017368:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801736c:	2b00      	cmp	r3, #0
 801736e:	d0f0      	beq.n	8017352 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8017370:	7bfb      	ldrb	r3, [r7, #15]
}
 8017372:	4618      	mov	r0, r3
 8017374:	3710      	adds	r7, #16
 8017376:	46bd      	mov	sp, r7
 8017378:	bd80      	pop	{r7, pc}
 801737a:	bf00      	nop
 801737c:	58024400 	.word	0x58024400
 8017380:	ffff0007 	.word	0xffff0007

08017384 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8017384:	b580      	push	{r7, lr}
 8017386:	b082      	sub	sp, #8
 8017388:	af00      	add	r7, sp, #0
 801738a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 801738c:	687b      	ldr	r3, [r7, #4]
 801738e:	2b00      	cmp	r3, #0
 8017390:	d101      	bne.n	8017396 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8017392:	2301      	movs	r3, #1
 8017394:	e049      	b.n	801742a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8017396:	687b      	ldr	r3, [r7, #4]
 8017398:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801739c:	b2db      	uxtb	r3, r3
 801739e:	2b00      	cmp	r3, #0
 80173a0:	d106      	bne.n	80173b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80173a2:	687b      	ldr	r3, [r7, #4]
 80173a4:	2200      	movs	r2, #0
 80173a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80173aa:	6878      	ldr	r0, [r7, #4]
 80173ac:	f000 f841 	bl	8017432 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80173b0:	687b      	ldr	r3, [r7, #4]
 80173b2:	2202      	movs	r2, #2
 80173b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80173b8:	687b      	ldr	r3, [r7, #4]
 80173ba:	681a      	ldr	r2, [r3, #0]
 80173bc:	687b      	ldr	r3, [r7, #4]
 80173be:	3304      	adds	r3, #4
 80173c0:	4619      	mov	r1, r3
 80173c2:	4610      	mov	r0, r2
 80173c4:	f000 f9e8 	bl	8017798 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80173c8:	687b      	ldr	r3, [r7, #4]
 80173ca:	2201      	movs	r2, #1
 80173cc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80173d0:	687b      	ldr	r3, [r7, #4]
 80173d2:	2201      	movs	r2, #1
 80173d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80173d8:	687b      	ldr	r3, [r7, #4]
 80173da:	2201      	movs	r2, #1
 80173dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80173e0:	687b      	ldr	r3, [r7, #4]
 80173e2:	2201      	movs	r2, #1
 80173e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80173e8:	687b      	ldr	r3, [r7, #4]
 80173ea:	2201      	movs	r2, #1
 80173ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80173f0:	687b      	ldr	r3, [r7, #4]
 80173f2:	2201      	movs	r2, #1
 80173f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80173f8:	687b      	ldr	r3, [r7, #4]
 80173fa:	2201      	movs	r2, #1
 80173fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8017400:	687b      	ldr	r3, [r7, #4]
 8017402:	2201      	movs	r2, #1
 8017404:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8017408:	687b      	ldr	r3, [r7, #4]
 801740a:	2201      	movs	r2, #1
 801740c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8017410:	687b      	ldr	r3, [r7, #4]
 8017412:	2201      	movs	r2, #1
 8017414:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8017418:	687b      	ldr	r3, [r7, #4]
 801741a:	2201      	movs	r2, #1
 801741c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8017420:	687b      	ldr	r3, [r7, #4]
 8017422:	2201      	movs	r2, #1
 8017424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8017428:	2300      	movs	r3, #0
}
 801742a:	4618      	mov	r0, r3
 801742c:	3708      	adds	r7, #8
 801742e:	46bd      	mov	sp, r7
 8017430:	bd80      	pop	{r7, pc}

08017432 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8017432:	b480      	push	{r7}
 8017434:	b083      	sub	sp, #12
 8017436:	af00      	add	r7, sp, #0
 8017438:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 801743a:	bf00      	nop
 801743c:	370c      	adds	r7, #12
 801743e:	46bd      	mov	sp, r7
 8017440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017444:	4770      	bx	lr
	...

08017448 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8017448:	b480      	push	{r7}
 801744a:	b085      	sub	sp, #20
 801744c:	af00      	add	r7, sp, #0
 801744e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8017450:	687b      	ldr	r3, [r7, #4]
 8017452:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8017456:	b2db      	uxtb	r3, r3
 8017458:	2b01      	cmp	r3, #1
 801745a:	d001      	beq.n	8017460 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 801745c:	2301      	movs	r3, #1
 801745e:	e054      	b.n	801750a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8017460:	687b      	ldr	r3, [r7, #4]
 8017462:	2202      	movs	r2, #2
 8017464:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8017468:	687b      	ldr	r3, [r7, #4]
 801746a:	681b      	ldr	r3, [r3, #0]
 801746c:	68da      	ldr	r2, [r3, #12]
 801746e:	687b      	ldr	r3, [r7, #4]
 8017470:	681b      	ldr	r3, [r3, #0]
 8017472:	f042 0201 	orr.w	r2, r2, #1
 8017476:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8017478:	687b      	ldr	r3, [r7, #4]
 801747a:	681b      	ldr	r3, [r3, #0]
 801747c:	4a26      	ldr	r2, [pc, #152]	@ (8017518 <HAL_TIM_Base_Start_IT+0xd0>)
 801747e:	4293      	cmp	r3, r2
 8017480:	d022      	beq.n	80174c8 <HAL_TIM_Base_Start_IT+0x80>
 8017482:	687b      	ldr	r3, [r7, #4]
 8017484:	681b      	ldr	r3, [r3, #0]
 8017486:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801748a:	d01d      	beq.n	80174c8 <HAL_TIM_Base_Start_IT+0x80>
 801748c:	687b      	ldr	r3, [r7, #4]
 801748e:	681b      	ldr	r3, [r3, #0]
 8017490:	4a22      	ldr	r2, [pc, #136]	@ (801751c <HAL_TIM_Base_Start_IT+0xd4>)
 8017492:	4293      	cmp	r3, r2
 8017494:	d018      	beq.n	80174c8 <HAL_TIM_Base_Start_IT+0x80>
 8017496:	687b      	ldr	r3, [r7, #4]
 8017498:	681b      	ldr	r3, [r3, #0]
 801749a:	4a21      	ldr	r2, [pc, #132]	@ (8017520 <HAL_TIM_Base_Start_IT+0xd8>)
 801749c:	4293      	cmp	r3, r2
 801749e:	d013      	beq.n	80174c8 <HAL_TIM_Base_Start_IT+0x80>
 80174a0:	687b      	ldr	r3, [r7, #4]
 80174a2:	681b      	ldr	r3, [r3, #0]
 80174a4:	4a1f      	ldr	r2, [pc, #124]	@ (8017524 <HAL_TIM_Base_Start_IT+0xdc>)
 80174a6:	4293      	cmp	r3, r2
 80174a8:	d00e      	beq.n	80174c8 <HAL_TIM_Base_Start_IT+0x80>
 80174aa:	687b      	ldr	r3, [r7, #4]
 80174ac:	681b      	ldr	r3, [r3, #0]
 80174ae:	4a1e      	ldr	r2, [pc, #120]	@ (8017528 <HAL_TIM_Base_Start_IT+0xe0>)
 80174b0:	4293      	cmp	r3, r2
 80174b2:	d009      	beq.n	80174c8 <HAL_TIM_Base_Start_IT+0x80>
 80174b4:	687b      	ldr	r3, [r7, #4]
 80174b6:	681b      	ldr	r3, [r3, #0]
 80174b8:	4a1c      	ldr	r2, [pc, #112]	@ (801752c <HAL_TIM_Base_Start_IT+0xe4>)
 80174ba:	4293      	cmp	r3, r2
 80174bc:	d004      	beq.n	80174c8 <HAL_TIM_Base_Start_IT+0x80>
 80174be:	687b      	ldr	r3, [r7, #4]
 80174c0:	681b      	ldr	r3, [r3, #0]
 80174c2:	4a1b      	ldr	r2, [pc, #108]	@ (8017530 <HAL_TIM_Base_Start_IT+0xe8>)
 80174c4:	4293      	cmp	r3, r2
 80174c6:	d115      	bne.n	80174f4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80174c8:	687b      	ldr	r3, [r7, #4]
 80174ca:	681b      	ldr	r3, [r3, #0]
 80174cc:	689a      	ldr	r2, [r3, #8]
 80174ce:	4b19      	ldr	r3, [pc, #100]	@ (8017534 <HAL_TIM_Base_Start_IT+0xec>)
 80174d0:	4013      	ands	r3, r2
 80174d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80174d4:	68fb      	ldr	r3, [r7, #12]
 80174d6:	2b06      	cmp	r3, #6
 80174d8:	d015      	beq.n	8017506 <HAL_TIM_Base_Start_IT+0xbe>
 80174da:	68fb      	ldr	r3, [r7, #12]
 80174dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80174e0:	d011      	beq.n	8017506 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80174e2:	687b      	ldr	r3, [r7, #4]
 80174e4:	681b      	ldr	r3, [r3, #0]
 80174e6:	681a      	ldr	r2, [r3, #0]
 80174e8:	687b      	ldr	r3, [r7, #4]
 80174ea:	681b      	ldr	r3, [r3, #0]
 80174ec:	f042 0201 	orr.w	r2, r2, #1
 80174f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80174f2:	e008      	b.n	8017506 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80174f4:	687b      	ldr	r3, [r7, #4]
 80174f6:	681b      	ldr	r3, [r3, #0]
 80174f8:	681a      	ldr	r2, [r3, #0]
 80174fa:	687b      	ldr	r3, [r7, #4]
 80174fc:	681b      	ldr	r3, [r3, #0]
 80174fe:	f042 0201 	orr.w	r2, r2, #1
 8017502:	601a      	str	r2, [r3, #0]
 8017504:	e000      	b.n	8017508 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8017506:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8017508:	2300      	movs	r3, #0
}
 801750a:	4618      	mov	r0, r3
 801750c:	3714      	adds	r7, #20
 801750e:	46bd      	mov	sp, r7
 8017510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017514:	4770      	bx	lr
 8017516:	bf00      	nop
 8017518:	40010000 	.word	0x40010000
 801751c:	40000400 	.word	0x40000400
 8017520:	40000800 	.word	0x40000800
 8017524:	40000c00 	.word	0x40000c00
 8017528:	40010400 	.word	0x40010400
 801752c:	40001800 	.word	0x40001800
 8017530:	40014000 	.word	0x40014000
 8017534:	00010007 	.word	0x00010007

08017538 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8017538:	b580      	push	{r7, lr}
 801753a:	b084      	sub	sp, #16
 801753c:	af00      	add	r7, sp, #0
 801753e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8017540:	687b      	ldr	r3, [r7, #4]
 8017542:	681b      	ldr	r3, [r3, #0]
 8017544:	68db      	ldr	r3, [r3, #12]
 8017546:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8017548:	687b      	ldr	r3, [r7, #4]
 801754a:	681b      	ldr	r3, [r3, #0]
 801754c:	691b      	ldr	r3, [r3, #16]
 801754e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8017550:	68bb      	ldr	r3, [r7, #8]
 8017552:	f003 0302 	and.w	r3, r3, #2
 8017556:	2b00      	cmp	r3, #0
 8017558:	d020      	beq.n	801759c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 801755a:	68fb      	ldr	r3, [r7, #12]
 801755c:	f003 0302 	and.w	r3, r3, #2
 8017560:	2b00      	cmp	r3, #0
 8017562:	d01b      	beq.n	801759c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8017564:	687b      	ldr	r3, [r7, #4]
 8017566:	681b      	ldr	r3, [r3, #0]
 8017568:	f06f 0202 	mvn.w	r2, #2
 801756c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 801756e:	687b      	ldr	r3, [r7, #4]
 8017570:	2201      	movs	r2, #1
 8017572:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8017574:	687b      	ldr	r3, [r7, #4]
 8017576:	681b      	ldr	r3, [r3, #0]
 8017578:	699b      	ldr	r3, [r3, #24]
 801757a:	f003 0303 	and.w	r3, r3, #3
 801757e:	2b00      	cmp	r3, #0
 8017580:	d003      	beq.n	801758a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8017582:	6878      	ldr	r0, [r7, #4]
 8017584:	f000 f8e9 	bl	801775a <HAL_TIM_IC_CaptureCallback>
 8017588:	e005      	b.n	8017596 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 801758a:	6878      	ldr	r0, [r7, #4]
 801758c:	f000 f8db 	bl	8017746 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8017590:	6878      	ldr	r0, [r7, #4]
 8017592:	f000 f8ec 	bl	801776e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8017596:	687b      	ldr	r3, [r7, #4]
 8017598:	2200      	movs	r2, #0
 801759a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 801759c:	68bb      	ldr	r3, [r7, #8]
 801759e:	f003 0304 	and.w	r3, r3, #4
 80175a2:	2b00      	cmp	r3, #0
 80175a4:	d020      	beq.n	80175e8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80175a6:	68fb      	ldr	r3, [r7, #12]
 80175a8:	f003 0304 	and.w	r3, r3, #4
 80175ac:	2b00      	cmp	r3, #0
 80175ae:	d01b      	beq.n	80175e8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80175b0:	687b      	ldr	r3, [r7, #4]
 80175b2:	681b      	ldr	r3, [r3, #0]
 80175b4:	f06f 0204 	mvn.w	r2, #4
 80175b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80175ba:	687b      	ldr	r3, [r7, #4]
 80175bc:	2202      	movs	r2, #2
 80175be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80175c0:	687b      	ldr	r3, [r7, #4]
 80175c2:	681b      	ldr	r3, [r3, #0]
 80175c4:	699b      	ldr	r3, [r3, #24]
 80175c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80175ca:	2b00      	cmp	r3, #0
 80175cc:	d003      	beq.n	80175d6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80175ce:	6878      	ldr	r0, [r7, #4]
 80175d0:	f000 f8c3 	bl	801775a <HAL_TIM_IC_CaptureCallback>
 80175d4:	e005      	b.n	80175e2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80175d6:	6878      	ldr	r0, [r7, #4]
 80175d8:	f000 f8b5 	bl	8017746 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80175dc:	6878      	ldr	r0, [r7, #4]
 80175de:	f000 f8c6 	bl	801776e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80175e2:	687b      	ldr	r3, [r7, #4]
 80175e4:	2200      	movs	r2, #0
 80175e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80175e8:	68bb      	ldr	r3, [r7, #8]
 80175ea:	f003 0308 	and.w	r3, r3, #8
 80175ee:	2b00      	cmp	r3, #0
 80175f0:	d020      	beq.n	8017634 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80175f2:	68fb      	ldr	r3, [r7, #12]
 80175f4:	f003 0308 	and.w	r3, r3, #8
 80175f8:	2b00      	cmp	r3, #0
 80175fa:	d01b      	beq.n	8017634 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80175fc:	687b      	ldr	r3, [r7, #4]
 80175fe:	681b      	ldr	r3, [r3, #0]
 8017600:	f06f 0208 	mvn.w	r2, #8
 8017604:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8017606:	687b      	ldr	r3, [r7, #4]
 8017608:	2204      	movs	r2, #4
 801760a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 801760c:	687b      	ldr	r3, [r7, #4]
 801760e:	681b      	ldr	r3, [r3, #0]
 8017610:	69db      	ldr	r3, [r3, #28]
 8017612:	f003 0303 	and.w	r3, r3, #3
 8017616:	2b00      	cmp	r3, #0
 8017618:	d003      	beq.n	8017622 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801761a:	6878      	ldr	r0, [r7, #4]
 801761c:	f000 f89d 	bl	801775a <HAL_TIM_IC_CaptureCallback>
 8017620:	e005      	b.n	801762e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8017622:	6878      	ldr	r0, [r7, #4]
 8017624:	f000 f88f 	bl	8017746 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8017628:	6878      	ldr	r0, [r7, #4]
 801762a:	f000 f8a0 	bl	801776e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801762e:	687b      	ldr	r3, [r7, #4]
 8017630:	2200      	movs	r2, #0
 8017632:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8017634:	68bb      	ldr	r3, [r7, #8]
 8017636:	f003 0310 	and.w	r3, r3, #16
 801763a:	2b00      	cmp	r3, #0
 801763c:	d020      	beq.n	8017680 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 801763e:	68fb      	ldr	r3, [r7, #12]
 8017640:	f003 0310 	and.w	r3, r3, #16
 8017644:	2b00      	cmp	r3, #0
 8017646:	d01b      	beq.n	8017680 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8017648:	687b      	ldr	r3, [r7, #4]
 801764a:	681b      	ldr	r3, [r3, #0]
 801764c:	f06f 0210 	mvn.w	r2, #16
 8017650:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8017652:	687b      	ldr	r3, [r7, #4]
 8017654:	2208      	movs	r2, #8
 8017656:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8017658:	687b      	ldr	r3, [r7, #4]
 801765a:	681b      	ldr	r3, [r3, #0]
 801765c:	69db      	ldr	r3, [r3, #28]
 801765e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8017662:	2b00      	cmp	r3, #0
 8017664:	d003      	beq.n	801766e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8017666:	6878      	ldr	r0, [r7, #4]
 8017668:	f000 f877 	bl	801775a <HAL_TIM_IC_CaptureCallback>
 801766c:	e005      	b.n	801767a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801766e:	6878      	ldr	r0, [r7, #4]
 8017670:	f000 f869 	bl	8017746 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8017674:	6878      	ldr	r0, [r7, #4]
 8017676:	f000 f87a 	bl	801776e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801767a:	687b      	ldr	r3, [r7, #4]
 801767c:	2200      	movs	r2, #0
 801767e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8017680:	68bb      	ldr	r3, [r7, #8]
 8017682:	f003 0301 	and.w	r3, r3, #1
 8017686:	2b00      	cmp	r3, #0
 8017688:	d00c      	beq.n	80176a4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 801768a:	68fb      	ldr	r3, [r7, #12]
 801768c:	f003 0301 	and.w	r3, r3, #1
 8017690:	2b00      	cmp	r3, #0
 8017692:	d007      	beq.n	80176a4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8017694:	687b      	ldr	r3, [r7, #4]
 8017696:	681b      	ldr	r3, [r3, #0]
 8017698:	f06f 0201 	mvn.w	r2, #1
 801769c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 801769e:	6878      	ldr	r0, [r7, #4]
 80176a0:	f7ea fa2c 	bl	8001afc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80176a4:	68bb      	ldr	r3, [r7, #8]
 80176a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80176aa:	2b00      	cmp	r3, #0
 80176ac:	d104      	bne.n	80176b8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80176ae:	68bb      	ldr	r3, [r7, #8]
 80176b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80176b4:	2b00      	cmp	r3, #0
 80176b6:	d00c      	beq.n	80176d2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80176b8:	68fb      	ldr	r3, [r7, #12]
 80176ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80176be:	2b00      	cmp	r3, #0
 80176c0:	d007      	beq.n	80176d2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80176c2:	687b      	ldr	r3, [r7, #4]
 80176c4:	681b      	ldr	r3, [r3, #0]
 80176c6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80176ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80176cc:	6878      	ldr	r0, [r7, #4]
 80176ce:	f000 f90d 	bl	80178ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80176d2:	68bb      	ldr	r3, [r7, #8]
 80176d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80176d8:	2b00      	cmp	r3, #0
 80176da:	d00c      	beq.n	80176f6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80176dc:	68fb      	ldr	r3, [r7, #12]
 80176de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80176e2:	2b00      	cmp	r3, #0
 80176e4:	d007      	beq.n	80176f6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80176e6:	687b      	ldr	r3, [r7, #4]
 80176e8:	681b      	ldr	r3, [r3, #0]
 80176ea:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80176ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80176f0:	6878      	ldr	r0, [r7, #4]
 80176f2:	f000 f905 	bl	8017900 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80176f6:	68bb      	ldr	r3, [r7, #8]
 80176f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80176fc:	2b00      	cmp	r3, #0
 80176fe:	d00c      	beq.n	801771a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8017700:	68fb      	ldr	r3, [r7, #12]
 8017702:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8017706:	2b00      	cmp	r3, #0
 8017708:	d007      	beq.n	801771a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 801770a:	687b      	ldr	r3, [r7, #4]
 801770c:	681b      	ldr	r3, [r3, #0]
 801770e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8017712:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8017714:	6878      	ldr	r0, [r7, #4]
 8017716:	f000 f834 	bl	8017782 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 801771a:	68bb      	ldr	r3, [r7, #8]
 801771c:	f003 0320 	and.w	r3, r3, #32
 8017720:	2b00      	cmp	r3, #0
 8017722:	d00c      	beq.n	801773e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8017724:	68fb      	ldr	r3, [r7, #12]
 8017726:	f003 0320 	and.w	r3, r3, #32
 801772a:	2b00      	cmp	r3, #0
 801772c:	d007      	beq.n	801773e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 801772e:	687b      	ldr	r3, [r7, #4]
 8017730:	681b      	ldr	r3, [r3, #0]
 8017732:	f06f 0220 	mvn.w	r2, #32
 8017736:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8017738:	6878      	ldr	r0, [r7, #4]
 801773a:	f000 f8cd 	bl	80178d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 801773e:	bf00      	nop
 8017740:	3710      	adds	r7, #16
 8017742:	46bd      	mov	sp, r7
 8017744:	bd80      	pop	{r7, pc}

08017746 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8017746:	b480      	push	{r7}
 8017748:	b083      	sub	sp, #12
 801774a:	af00      	add	r7, sp, #0
 801774c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 801774e:	bf00      	nop
 8017750:	370c      	adds	r7, #12
 8017752:	46bd      	mov	sp, r7
 8017754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017758:	4770      	bx	lr

0801775a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 801775a:	b480      	push	{r7}
 801775c:	b083      	sub	sp, #12
 801775e:	af00      	add	r7, sp, #0
 8017760:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8017762:	bf00      	nop
 8017764:	370c      	adds	r7, #12
 8017766:	46bd      	mov	sp, r7
 8017768:	f85d 7b04 	ldr.w	r7, [sp], #4
 801776c:	4770      	bx	lr

0801776e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 801776e:	b480      	push	{r7}
 8017770:	b083      	sub	sp, #12
 8017772:	af00      	add	r7, sp, #0
 8017774:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8017776:	bf00      	nop
 8017778:	370c      	adds	r7, #12
 801777a:	46bd      	mov	sp, r7
 801777c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017780:	4770      	bx	lr

08017782 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8017782:	b480      	push	{r7}
 8017784:	b083      	sub	sp, #12
 8017786:	af00      	add	r7, sp, #0
 8017788:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 801778a:	bf00      	nop
 801778c:	370c      	adds	r7, #12
 801778e:	46bd      	mov	sp, r7
 8017790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017794:	4770      	bx	lr
	...

08017798 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8017798:	b480      	push	{r7}
 801779a:	b085      	sub	sp, #20
 801779c:	af00      	add	r7, sp, #0
 801779e:	6078      	str	r0, [r7, #4]
 80177a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80177a2:	687b      	ldr	r3, [r7, #4]
 80177a4:	681b      	ldr	r3, [r3, #0]
 80177a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80177a8:	687b      	ldr	r3, [r7, #4]
 80177aa:	4a43      	ldr	r2, [pc, #268]	@ (80178b8 <TIM_Base_SetConfig+0x120>)
 80177ac:	4293      	cmp	r3, r2
 80177ae:	d013      	beq.n	80177d8 <TIM_Base_SetConfig+0x40>
 80177b0:	687b      	ldr	r3, [r7, #4]
 80177b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80177b6:	d00f      	beq.n	80177d8 <TIM_Base_SetConfig+0x40>
 80177b8:	687b      	ldr	r3, [r7, #4]
 80177ba:	4a40      	ldr	r2, [pc, #256]	@ (80178bc <TIM_Base_SetConfig+0x124>)
 80177bc:	4293      	cmp	r3, r2
 80177be:	d00b      	beq.n	80177d8 <TIM_Base_SetConfig+0x40>
 80177c0:	687b      	ldr	r3, [r7, #4]
 80177c2:	4a3f      	ldr	r2, [pc, #252]	@ (80178c0 <TIM_Base_SetConfig+0x128>)
 80177c4:	4293      	cmp	r3, r2
 80177c6:	d007      	beq.n	80177d8 <TIM_Base_SetConfig+0x40>
 80177c8:	687b      	ldr	r3, [r7, #4]
 80177ca:	4a3e      	ldr	r2, [pc, #248]	@ (80178c4 <TIM_Base_SetConfig+0x12c>)
 80177cc:	4293      	cmp	r3, r2
 80177ce:	d003      	beq.n	80177d8 <TIM_Base_SetConfig+0x40>
 80177d0:	687b      	ldr	r3, [r7, #4]
 80177d2:	4a3d      	ldr	r2, [pc, #244]	@ (80178c8 <TIM_Base_SetConfig+0x130>)
 80177d4:	4293      	cmp	r3, r2
 80177d6:	d108      	bne.n	80177ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80177d8:	68fb      	ldr	r3, [r7, #12]
 80177da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80177de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80177e0:	683b      	ldr	r3, [r7, #0]
 80177e2:	685b      	ldr	r3, [r3, #4]
 80177e4:	68fa      	ldr	r2, [r7, #12]
 80177e6:	4313      	orrs	r3, r2
 80177e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80177ea:	687b      	ldr	r3, [r7, #4]
 80177ec:	4a32      	ldr	r2, [pc, #200]	@ (80178b8 <TIM_Base_SetConfig+0x120>)
 80177ee:	4293      	cmp	r3, r2
 80177f0:	d01f      	beq.n	8017832 <TIM_Base_SetConfig+0x9a>
 80177f2:	687b      	ldr	r3, [r7, #4]
 80177f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80177f8:	d01b      	beq.n	8017832 <TIM_Base_SetConfig+0x9a>
 80177fa:	687b      	ldr	r3, [r7, #4]
 80177fc:	4a2f      	ldr	r2, [pc, #188]	@ (80178bc <TIM_Base_SetConfig+0x124>)
 80177fe:	4293      	cmp	r3, r2
 8017800:	d017      	beq.n	8017832 <TIM_Base_SetConfig+0x9a>
 8017802:	687b      	ldr	r3, [r7, #4]
 8017804:	4a2e      	ldr	r2, [pc, #184]	@ (80178c0 <TIM_Base_SetConfig+0x128>)
 8017806:	4293      	cmp	r3, r2
 8017808:	d013      	beq.n	8017832 <TIM_Base_SetConfig+0x9a>
 801780a:	687b      	ldr	r3, [r7, #4]
 801780c:	4a2d      	ldr	r2, [pc, #180]	@ (80178c4 <TIM_Base_SetConfig+0x12c>)
 801780e:	4293      	cmp	r3, r2
 8017810:	d00f      	beq.n	8017832 <TIM_Base_SetConfig+0x9a>
 8017812:	687b      	ldr	r3, [r7, #4]
 8017814:	4a2c      	ldr	r2, [pc, #176]	@ (80178c8 <TIM_Base_SetConfig+0x130>)
 8017816:	4293      	cmp	r3, r2
 8017818:	d00b      	beq.n	8017832 <TIM_Base_SetConfig+0x9a>
 801781a:	687b      	ldr	r3, [r7, #4]
 801781c:	4a2b      	ldr	r2, [pc, #172]	@ (80178cc <TIM_Base_SetConfig+0x134>)
 801781e:	4293      	cmp	r3, r2
 8017820:	d007      	beq.n	8017832 <TIM_Base_SetConfig+0x9a>
 8017822:	687b      	ldr	r3, [r7, #4]
 8017824:	4a2a      	ldr	r2, [pc, #168]	@ (80178d0 <TIM_Base_SetConfig+0x138>)
 8017826:	4293      	cmp	r3, r2
 8017828:	d003      	beq.n	8017832 <TIM_Base_SetConfig+0x9a>
 801782a:	687b      	ldr	r3, [r7, #4]
 801782c:	4a29      	ldr	r2, [pc, #164]	@ (80178d4 <TIM_Base_SetConfig+0x13c>)
 801782e:	4293      	cmp	r3, r2
 8017830:	d108      	bne.n	8017844 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8017832:	68fb      	ldr	r3, [r7, #12]
 8017834:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8017838:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 801783a:	683b      	ldr	r3, [r7, #0]
 801783c:	68db      	ldr	r3, [r3, #12]
 801783e:	68fa      	ldr	r2, [r7, #12]
 8017840:	4313      	orrs	r3, r2
 8017842:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8017844:	68fb      	ldr	r3, [r7, #12]
 8017846:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 801784a:	683b      	ldr	r3, [r7, #0]
 801784c:	695b      	ldr	r3, [r3, #20]
 801784e:	4313      	orrs	r3, r2
 8017850:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8017852:	683b      	ldr	r3, [r7, #0]
 8017854:	689a      	ldr	r2, [r3, #8]
 8017856:	687b      	ldr	r3, [r7, #4]
 8017858:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 801785a:	683b      	ldr	r3, [r7, #0]
 801785c:	681a      	ldr	r2, [r3, #0]
 801785e:	687b      	ldr	r3, [r7, #4]
 8017860:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8017862:	687b      	ldr	r3, [r7, #4]
 8017864:	4a14      	ldr	r2, [pc, #80]	@ (80178b8 <TIM_Base_SetConfig+0x120>)
 8017866:	4293      	cmp	r3, r2
 8017868:	d00f      	beq.n	801788a <TIM_Base_SetConfig+0xf2>
 801786a:	687b      	ldr	r3, [r7, #4]
 801786c:	4a16      	ldr	r2, [pc, #88]	@ (80178c8 <TIM_Base_SetConfig+0x130>)
 801786e:	4293      	cmp	r3, r2
 8017870:	d00b      	beq.n	801788a <TIM_Base_SetConfig+0xf2>
 8017872:	687b      	ldr	r3, [r7, #4]
 8017874:	4a15      	ldr	r2, [pc, #84]	@ (80178cc <TIM_Base_SetConfig+0x134>)
 8017876:	4293      	cmp	r3, r2
 8017878:	d007      	beq.n	801788a <TIM_Base_SetConfig+0xf2>
 801787a:	687b      	ldr	r3, [r7, #4]
 801787c:	4a14      	ldr	r2, [pc, #80]	@ (80178d0 <TIM_Base_SetConfig+0x138>)
 801787e:	4293      	cmp	r3, r2
 8017880:	d003      	beq.n	801788a <TIM_Base_SetConfig+0xf2>
 8017882:	687b      	ldr	r3, [r7, #4]
 8017884:	4a13      	ldr	r2, [pc, #76]	@ (80178d4 <TIM_Base_SetConfig+0x13c>)
 8017886:	4293      	cmp	r3, r2
 8017888:	d103      	bne.n	8017892 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 801788a:	683b      	ldr	r3, [r7, #0]
 801788c:	691a      	ldr	r2, [r3, #16]
 801788e:	687b      	ldr	r3, [r7, #4]
 8017890:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8017892:	687b      	ldr	r3, [r7, #4]
 8017894:	681b      	ldr	r3, [r3, #0]
 8017896:	f043 0204 	orr.w	r2, r3, #4
 801789a:	687b      	ldr	r3, [r7, #4]
 801789c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 801789e:	687b      	ldr	r3, [r7, #4]
 80178a0:	2201      	movs	r2, #1
 80178a2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80178a4:	687b      	ldr	r3, [r7, #4]
 80178a6:	68fa      	ldr	r2, [r7, #12]
 80178a8:	601a      	str	r2, [r3, #0]
}
 80178aa:	bf00      	nop
 80178ac:	3714      	adds	r7, #20
 80178ae:	46bd      	mov	sp, r7
 80178b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178b4:	4770      	bx	lr
 80178b6:	bf00      	nop
 80178b8:	40010000 	.word	0x40010000
 80178bc:	40000400 	.word	0x40000400
 80178c0:	40000800 	.word	0x40000800
 80178c4:	40000c00 	.word	0x40000c00
 80178c8:	40010400 	.word	0x40010400
 80178cc:	40014000 	.word	0x40014000
 80178d0:	40014400 	.word	0x40014400
 80178d4:	40014800 	.word	0x40014800

080178d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80178d8:	b480      	push	{r7}
 80178da:	b083      	sub	sp, #12
 80178dc:	af00      	add	r7, sp, #0
 80178de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80178e0:	bf00      	nop
 80178e2:	370c      	adds	r7, #12
 80178e4:	46bd      	mov	sp, r7
 80178e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178ea:	4770      	bx	lr

080178ec <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80178ec:	b480      	push	{r7}
 80178ee:	b083      	sub	sp, #12
 80178f0:	af00      	add	r7, sp, #0
 80178f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80178f4:	bf00      	nop
 80178f6:	370c      	adds	r7, #12
 80178f8:	46bd      	mov	sp, r7
 80178fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178fe:	4770      	bx	lr

08017900 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8017900:	b480      	push	{r7}
 8017902:	b083      	sub	sp, #12
 8017904:	af00      	add	r7, sp, #0
 8017906:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8017908:	bf00      	nop
 801790a:	370c      	adds	r7, #12
 801790c:	46bd      	mov	sp, r7
 801790e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017912:	4770      	bx	lr

08017914 <LL_ADC_REG_SetSequencerLength>:
{
 8017914:	b480      	push	{r7}
 8017916:	b083      	sub	sp, #12
 8017918:	af00      	add	r7, sp, #0
 801791a:	6078      	str	r0, [r7, #4]
 801791c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 801791e:	687b      	ldr	r3, [r7, #4]
 8017920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017922:	f023 020f 	bic.w	r2, r3, #15
 8017926:	683b      	ldr	r3, [r7, #0]
 8017928:	431a      	orrs	r2, r3
 801792a:	687b      	ldr	r3, [r7, #4]
 801792c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 801792e:	bf00      	nop
 8017930:	370c      	adds	r7, #12
 8017932:	46bd      	mov	sp, r7
 8017934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017938:	4770      	bx	lr

0801793a <LL_ADC_IsEnabled>:
{
 801793a:	b480      	push	{r7}
 801793c:	b083      	sub	sp, #12
 801793e:	af00      	add	r7, sp, #0
 8017940:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8017942:	687b      	ldr	r3, [r7, #4]
 8017944:	689b      	ldr	r3, [r3, #8]
 8017946:	f003 0301 	and.w	r3, r3, #1
 801794a:	2b01      	cmp	r3, #1
 801794c:	d101      	bne.n	8017952 <LL_ADC_IsEnabled+0x18>
 801794e:	2301      	movs	r3, #1
 8017950:	e000      	b.n	8017954 <LL_ADC_IsEnabled+0x1a>
 8017952:	2300      	movs	r3, #0
}
 8017954:	4618      	mov	r0, r3
 8017956:	370c      	adds	r7, #12
 8017958:	46bd      	mov	sp, r7
 801795a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801795e:	4770      	bx	lr

08017960 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 8017960:	b590      	push	{r4, r7, lr}
 8017962:	b085      	sub	sp, #20
 8017964:	af00      	add	r7, sp, #0
 8017966:	6078      	str	r0, [r7, #4]
 8017968:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 801796a:	2300      	movs	r3, #0
 801796c:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to   */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 801796e:	687b      	ldr	r3, [r7, #4]
 8017970:	4a22      	ldr	r2, [pc, #136]	@ (80179fc <LL_ADC_CommonInit+0x9c>)
 8017972:	4293      	cmp	r3, r2
 8017974:	d10e      	bne.n	8017994 <LL_ADC_CommonInit+0x34>
 8017976:	4822      	ldr	r0, [pc, #136]	@ (8017a00 <LL_ADC_CommonInit+0xa0>)
 8017978:	f7ff ffdf 	bl	801793a <LL_ADC_IsEnabled>
 801797c:	4604      	mov	r4, r0
 801797e:	4821      	ldr	r0, [pc, #132]	@ (8017a04 <LL_ADC_CommonInit+0xa4>)
 8017980:	f7ff ffdb 	bl	801793a <LL_ADC_IsEnabled>
 8017984:	4603      	mov	r3, r0
 8017986:	4323      	orrs	r3, r4
 8017988:	2b00      	cmp	r3, #0
 801798a:	bf0c      	ite	eq
 801798c:	2301      	moveq	r3, #1
 801798e:	2300      	movne	r3, #0
 8017990:	b2db      	uxtb	r3, r3
 8017992:	e008      	b.n	80179a6 <LL_ADC_CommonInit+0x46>
 8017994:	481c      	ldr	r0, [pc, #112]	@ (8017a08 <LL_ADC_CommonInit+0xa8>)
 8017996:	f7ff ffd0 	bl	801793a <LL_ADC_IsEnabled>
 801799a:	4603      	mov	r3, r0
 801799c:	2b00      	cmp	r3, #0
 801799e:	bf0c      	ite	eq
 80179a0:	2301      	moveq	r3, #1
 80179a2:	2300      	movne	r3, #0
 80179a4:	b2db      	uxtb	r3, r3
 80179a6:	2b00      	cmp	r3, #0
 80179a8:	d020      	beq.n	80179ec <LL_ADC_CommonInit+0x8c>
    /*  - multimode (if several ADC instances available on the                */
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
    if (ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 80179aa:	683b      	ldr	r3, [r7, #0]
 80179ac:	685b      	ldr	r3, [r3, #4]
 80179ae:	2b00      	cmp	r3, #0
 80179b0:	d012      	beq.n	80179d8 <LL_ADC_CommonInit+0x78>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 80179b2:	687b      	ldr	r3, [r7, #4]
 80179b4:	689a      	ldr	r2, [r3, #8]
 80179b6:	4b15      	ldr	r3, [pc, #84]	@ (8017a0c <LL_ADC_CommonInit+0xac>)
 80179b8:	4013      	ands	r3, r2
 80179ba:	683a      	ldr	r2, [r7, #0]
 80179bc:	6811      	ldr	r1, [r2, #0]
 80179be:	683a      	ldr	r2, [r7, #0]
 80179c0:	6852      	ldr	r2, [r2, #4]
 80179c2:	4311      	orrs	r1, r2
 80179c4:	683a      	ldr	r2, [r7, #0]
 80179c6:	6892      	ldr	r2, [r2, #8]
 80179c8:	4311      	orrs	r1, r2
 80179ca:	683a      	ldr	r2, [r7, #0]
 80179cc:	68d2      	ldr	r2, [r2, #12]
 80179ce:	430a      	orrs	r2, r1
 80179d0:	431a      	orrs	r2, r3
 80179d2:	687b      	ldr	r3, [r7, #4]
 80179d4:	609a      	str	r2, [r3, #8]
 80179d6:	e00b      	b.n	80179f0 <LL_ADC_CommonInit+0x90>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 80179d8:	687b      	ldr	r3, [r7, #4]
 80179da:	689a      	ldr	r2, [r3, #8]
 80179dc:	4b0b      	ldr	r3, [pc, #44]	@ (8017a0c <LL_ADC_CommonInit+0xac>)
 80179de:	4013      	ands	r3, r2
 80179e0:	683a      	ldr	r2, [r7, #0]
 80179e2:	6812      	ldr	r2, [r2, #0]
 80179e4:	431a      	orrs	r2, r3
 80179e6:	687b      	ldr	r3, [r7, #4]
 80179e8:	609a      	str	r2, [r3, #8]
 80179ea:	e001      	b.n	80179f0 <LL_ADC_CommonInit+0x90>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 80179ec:	2301      	movs	r3, #1
 80179ee:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80179f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80179f2:	4618      	mov	r0, r3
 80179f4:	3714      	adds	r7, #20
 80179f6:	46bd      	mov	sp, r7
 80179f8:	bd90      	pop	{r4, r7, pc}
 80179fa:	bf00      	nop
 80179fc:	40022300 	.word	0x40022300
 8017a00:	40022000 	.word	0x40022000
 8017a04:	40022100 	.word	0x40022100
 8017a08:	58026000 	.word	0x58026000
 8017a0c:	ffc030e0 	.word	0xffc030e0

08017a10 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 8017a10:	b580      	push	{r7, lr}
 8017a12:	b084      	sub	sp, #16
 8017a14:	af00      	add	r7, sp, #0
 8017a16:	6078      	str	r0, [r7, #4]
 8017a18:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8017a1a:	2300      	movs	r3, #0
 8017a1c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_LEFT_BIT_SHIFT(ADC_InitStruct->LeftBitShift));
  assert_param(IS_LL_ADC_LOW_POWER(ADC_InitStruct->LowPowerMode));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 8017a1e:	6878      	ldr	r0, [r7, #4]
 8017a20:	f7ff ff8b 	bl	801793a <LL_ADC_IsEnabled>
 8017a24:	4603      	mov	r3, r0
 8017a26:	2b00      	cmp	r3, #0
 8017a28:	d115      	bne.n	8017a56 <LL_ADC_Init+0x46>
               ADC_InitStruct->Resolution
               | ADC_InitStruct->LowPowerMode
              );
    }
#else
    MODIFY_REG(ADCx->CFGR,
 8017a2a:	687b      	ldr	r3, [r7, #4]
 8017a2c:	68da      	ldr	r2, [r3, #12]
 8017a2e:	4b0d      	ldr	r3, [pc, #52]	@ (8017a64 <LL_ADC_Init+0x54>)
 8017a30:	4013      	ands	r3, r2
 8017a32:	683a      	ldr	r2, [r7, #0]
 8017a34:	6811      	ldr	r1, [r2, #0]
 8017a36:	683a      	ldr	r2, [r7, #0]
 8017a38:	6892      	ldr	r2, [r2, #8]
 8017a3a:	430a      	orrs	r2, r1
 8017a3c:	431a      	orrs	r2, r3
 8017a3e:	687b      	ldr	r3, [r7, #4]
 8017a40:	60da      	str	r2, [r3, #12]
               ADC_InitStruct->Resolution
               | ADC_InitStruct->LowPowerMode
              );
#endif

    MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_LSHIFT, ADC_InitStruct->LeftBitShift);
 8017a42:	687b      	ldr	r3, [r7, #4]
 8017a44:	691b      	ldr	r3, [r3, #16]
 8017a46:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8017a4a:	683b      	ldr	r3, [r7, #0]
 8017a4c:	685b      	ldr	r3, [r3, #4]
 8017a4e:	431a      	orrs	r2, r3
 8017a50:	687b      	ldr	r3, [r7, #4]
 8017a52:	611a      	str	r2, [r3, #16]
 8017a54:	e001      	b.n	8017a5a <LL_ADC_Init+0x4a>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8017a56:	2301      	movs	r3, #1
 8017a58:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8017a5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8017a5c:	4618      	mov	r0, r3
 8017a5e:	3710      	adds	r7, #16
 8017a60:	46bd      	mov	sp, r7
 8017a62:	bd80      	pop	{r7, pc}
 8017a64:	ffffbfe3 	.word	0xffffbfe3

08017a68 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 8017a68:	b580      	push	{r7, lr}
 8017a6a:	b084      	sub	sp, #16
 8017a6c:	af00      	add	r7, sp, #0
 8017a6e:	6078      	str	r0, [r7, #4]
 8017a70:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8017a72:	2300      	movs	r3, #0
 8017a74:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_REG_DATA_TRANSFER_MODE(ADC_REG_InitStruct->DataTransferMode));
  assert_param(IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(ADC_REG_InitStruct->Overrun));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 8017a76:	6878      	ldr	r0, [r7, #4]
 8017a78:	f7ff ff5f 	bl	801793a <LL_ADC_IsEnabled>
 8017a7c:	4603      	mov	r3, r0
 8017a7e:	2b00      	cmp	r3, #0
 8017a80:	d132      	bne.n	8017ae8 <LL_ADC_REG_Init+0x80>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by     */
    /*       setting of trigger source to SW start.                           */
    if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 8017a82:	683b      	ldr	r3, [r7, #0]
 8017a84:	685b      	ldr	r3, [r3, #4]
 8017a86:	2b00      	cmp	r3, #0
 8017a88:	d015      	beq.n	8017ab6 <LL_ADC_REG_Init+0x4e>
    {
      MODIFY_REG(ADCx->CFGR,
 8017a8a:	687b      	ldr	r3, [r7, #4]
 8017a8c:	68da      	ldr	r2, [r3, #12]
 8017a8e:	4b1a      	ldr	r3, [pc, #104]	@ (8017af8 <LL_ADC_REG_Init+0x90>)
 8017a90:	4013      	ands	r3, r2
 8017a92:	683a      	ldr	r2, [r7, #0]
 8017a94:	6811      	ldr	r1, [r2, #0]
 8017a96:	683a      	ldr	r2, [r7, #0]
 8017a98:	6892      	ldr	r2, [r2, #8]
 8017a9a:	4311      	orrs	r1, r2
 8017a9c:	683a      	ldr	r2, [r7, #0]
 8017a9e:	68d2      	ldr	r2, [r2, #12]
 8017aa0:	4311      	orrs	r1, r2
 8017aa2:	683a      	ldr	r2, [r7, #0]
 8017aa4:	6912      	ldr	r2, [r2, #16]
 8017aa6:	4311      	orrs	r1, r2
 8017aa8:	683a      	ldr	r2, [r7, #0]
 8017aaa:	6952      	ldr	r2, [r2, #20]
 8017aac:	430a      	orrs	r2, r1
 8017aae:	431a      	orrs	r2, r3
 8017ab0:	687b      	ldr	r3, [r7, #4]
 8017ab2:	60da      	str	r2, [r3, #12]
 8017ab4:	e011      	b.n	8017ada <LL_ADC_REG_Init+0x72>
                 | ADC_REG_InitStruct->Overrun
                );
    }
    else
    {
      MODIFY_REG(ADCx->CFGR,
 8017ab6:	687b      	ldr	r3, [r7, #4]
 8017ab8:	68da      	ldr	r2, [r3, #12]
 8017aba:	4b0f      	ldr	r3, [pc, #60]	@ (8017af8 <LL_ADC_REG_Init+0x90>)
 8017abc:	4013      	ands	r3, r2
 8017abe:	683a      	ldr	r2, [r7, #0]
 8017ac0:	6811      	ldr	r1, [r2, #0]
 8017ac2:	683a      	ldr	r2, [r7, #0]
 8017ac4:	68d2      	ldr	r2, [r2, #12]
 8017ac6:	4311      	orrs	r1, r2
 8017ac8:	683a      	ldr	r2, [r7, #0]
 8017aca:	6912      	ldr	r2, [r2, #16]
 8017acc:	4311      	orrs	r1, r2
 8017ace:	683a      	ldr	r2, [r7, #0]
 8017ad0:	6952      	ldr	r2, [r2, #20]
 8017ad2:	430a      	orrs	r2, r1
 8017ad4:	431a      	orrs	r2, r3
 8017ad6:	687b      	ldr	r3, [r7, #4]
 8017ad8:	60da      	str	r2, [r3, #12]
                 | ADC_REG_InitStruct->Overrun
                );
    }

    /* Set ADC group regular sequencer length and scan direction */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 8017ada:	683b      	ldr	r3, [r7, #0]
 8017adc:	685b      	ldr	r3, [r3, #4]
 8017ade:	4619      	mov	r1, r3
 8017ae0:	6878      	ldr	r0, [r7, #4]
 8017ae2:	f7ff ff17 	bl	8017914 <LL_ADC_REG_SetSequencerLength>
 8017ae6:	e001      	b.n	8017aec <LL_ADC_REG_Init+0x84>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8017ae8:	2301      	movs	r3, #1
 8017aea:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8017aec:	7bfb      	ldrb	r3, [r7, #15]
}
 8017aee:	4618      	mov	r0, r3
 8017af0:	3710      	adds	r7, #16
 8017af2:	46bd      	mov	sp, r7
 8017af4:	bd80      	pop	{r7, pc}
 8017af6:	bf00      	nop
 8017af8:	fff0c01c 	.word	0xfff0c01c

08017afc <LL_GPIO_SetPinMode>:
{
 8017afc:	b480      	push	{r7}
 8017afe:	b085      	sub	sp, #20
 8017b00:	af00      	add	r7, sp, #0
 8017b02:	60f8      	str	r0, [r7, #12]
 8017b04:	60b9      	str	r1, [r7, #8]
 8017b06:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8017b08:	68fb      	ldr	r3, [r7, #12]
 8017b0a:	6819      	ldr	r1, [r3, #0]
 8017b0c:	68bb      	ldr	r3, [r7, #8]
 8017b0e:	fb03 f203 	mul.w	r2, r3, r3
 8017b12:	4613      	mov	r3, r2
 8017b14:	005b      	lsls	r3, r3, #1
 8017b16:	4413      	add	r3, r2
 8017b18:	43db      	mvns	r3, r3
 8017b1a:	ea01 0203 	and.w	r2, r1, r3
 8017b1e:	68bb      	ldr	r3, [r7, #8]
 8017b20:	fb03 f303 	mul.w	r3, r3, r3
 8017b24:	6879      	ldr	r1, [r7, #4]
 8017b26:	fb01 f303 	mul.w	r3, r1, r3
 8017b2a:	431a      	orrs	r2, r3
 8017b2c:	68fb      	ldr	r3, [r7, #12]
 8017b2e:	601a      	str	r2, [r3, #0]
}
 8017b30:	bf00      	nop
 8017b32:	3714      	adds	r7, #20
 8017b34:	46bd      	mov	sp, r7
 8017b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b3a:	4770      	bx	lr

08017b3c <LL_GPIO_SetPinOutputType>:
{
 8017b3c:	b480      	push	{r7}
 8017b3e:	b085      	sub	sp, #20
 8017b40:	af00      	add	r7, sp, #0
 8017b42:	60f8      	str	r0, [r7, #12]
 8017b44:	60b9      	str	r1, [r7, #8]
 8017b46:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8017b48:	68fb      	ldr	r3, [r7, #12]
 8017b4a:	685a      	ldr	r2, [r3, #4]
 8017b4c:	68bb      	ldr	r3, [r7, #8]
 8017b4e:	43db      	mvns	r3, r3
 8017b50:	401a      	ands	r2, r3
 8017b52:	68bb      	ldr	r3, [r7, #8]
 8017b54:	6879      	ldr	r1, [r7, #4]
 8017b56:	fb01 f303 	mul.w	r3, r1, r3
 8017b5a:	431a      	orrs	r2, r3
 8017b5c:	68fb      	ldr	r3, [r7, #12]
 8017b5e:	605a      	str	r2, [r3, #4]
}
 8017b60:	bf00      	nop
 8017b62:	3714      	adds	r7, #20
 8017b64:	46bd      	mov	sp, r7
 8017b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b6a:	4770      	bx	lr

08017b6c <LL_GPIO_SetPinSpeed>:
{
 8017b6c:	b480      	push	{r7}
 8017b6e:	b085      	sub	sp, #20
 8017b70:	af00      	add	r7, sp, #0
 8017b72:	60f8      	str	r0, [r7, #12]
 8017b74:	60b9      	str	r1, [r7, #8]
 8017b76:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8017b78:	68fb      	ldr	r3, [r7, #12]
 8017b7a:	6899      	ldr	r1, [r3, #8]
 8017b7c:	68bb      	ldr	r3, [r7, #8]
 8017b7e:	fb03 f203 	mul.w	r2, r3, r3
 8017b82:	4613      	mov	r3, r2
 8017b84:	005b      	lsls	r3, r3, #1
 8017b86:	4413      	add	r3, r2
 8017b88:	43db      	mvns	r3, r3
 8017b8a:	ea01 0203 	and.w	r2, r1, r3
 8017b8e:	68bb      	ldr	r3, [r7, #8]
 8017b90:	fb03 f303 	mul.w	r3, r3, r3
 8017b94:	6879      	ldr	r1, [r7, #4]
 8017b96:	fb01 f303 	mul.w	r3, r1, r3
 8017b9a:	431a      	orrs	r2, r3
 8017b9c:	68fb      	ldr	r3, [r7, #12]
 8017b9e:	609a      	str	r2, [r3, #8]
}
 8017ba0:	bf00      	nop
 8017ba2:	3714      	adds	r7, #20
 8017ba4:	46bd      	mov	sp, r7
 8017ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017baa:	4770      	bx	lr

08017bac <LL_GPIO_SetPinPull>:
{
 8017bac:	b480      	push	{r7}
 8017bae:	b085      	sub	sp, #20
 8017bb0:	af00      	add	r7, sp, #0
 8017bb2:	60f8      	str	r0, [r7, #12]
 8017bb4:	60b9      	str	r1, [r7, #8]
 8017bb6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8017bb8:	68fb      	ldr	r3, [r7, #12]
 8017bba:	68d9      	ldr	r1, [r3, #12]
 8017bbc:	68bb      	ldr	r3, [r7, #8]
 8017bbe:	fb03 f203 	mul.w	r2, r3, r3
 8017bc2:	4613      	mov	r3, r2
 8017bc4:	005b      	lsls	r3, r3, #1
 8017bc6:	4413      	add	r3, r2
 8017bc8:	43db      	mvns	r3, r3
 8017bca:	ea01 0203 	and.w	r2, r1, r3
 8017bce:	68bb      	ldr	r3, [r7, #8]
 8017bd0:	fb03 f303 	mul.w	r3, r3, r3
 8017bd4:	6879      	ldr	r1, [r7, #4]
 8017bd6:	fb01 f303 	mul.w	r3, r1, r3
 8017bda:	431a      	orrs	r2, r3
 8017bdc:	68fb      	ldr	r3, [r7, #12]
 8017bde:	60da      	str	r2, [r3, #12]
}
 8017be0:	bf00      	nop
 8017be2:	3714      	adds	r7, #20
 8017be4:	46bd      	mov	sp, r7
 8017be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017bea:	4770      	bx	lr

08017bec <LL_GPIO_SetAFPin_0_7>:
{
 8017bec:	b480      	push	{r7}
 8017bee:	b085      	sub	sp, #20
 8017bf0:	af00      	add	r7, sp, #0
 8017bf2:	60f8      	str	r0, [r7, #12]
 8017bf4:	60b9      	str	r1, [r7, #8]
 8017bf6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8017bf8:	68fb      	ldr	r3, [r7, #12]
 8017bfa:	6a19      	ldr	r1, [r3, #32]
 8017bfc:	68bb      	ldr	r3, [r7, #8]
 8017bfe:	fb03 f303 	mul.w	r3, r3, r3
 8017c02:	68ba      	ldr	r2, [r7, #8]
 8017c04:	fb02 f303 	mul.w	r3, r2, r3
 8017c08:	68ba      	ldr	r2, [r7, #8]
 8017c0a:	fb03 f202 	mul.w	r2, r3, r2
 8017c0e:	4613      	mov	r3, r2
 8017c10:	011b      	lsls	r3, r3, #4
 8017c12:	1a9b      	subs	r3, r3, r2
 8017c14:	43db      	mvns	r3, r3
 8017c16:	ea01 0203 	and.w	r2, r1, r3
 8017c1a:	68bb      	ldr	r3, [r7, #8]
 8017c1c:	fb03 f303 	mul.w	r3, r3, r3
 8017c20:	68b9      	ldr	r1, [r7, #8]
 8017c22:	fb01 f303 	mul.w	r3, r1, r3
 8017c26:	68b9      	ldr	r1, [r7, #8]
 8017c28:	fb01 f303 	mul.w	r3, r1, r3
 8017c2c:	6879      	ldr	r1, [r7, #4]
 8017c2e:	fb01 f303 	mul.w	r3, r1, r3
 8017c32:	431a      	orrs	r2, r3
 8017c34:	68fb      	ldr	r3, [r7, #12]
 8017c36:	621a      	str	r2, [r3, #32]
}
 8017c38:	bf00      	nop
 8017c3a:	3714      	adds	r7, #20
 8017c3c:	46bd      	mov	sp, r7
 8017c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017c42:	4770      	bx	lr

08017c44 <LL_GPIO_SetAFPin_8_15>:
{
 8017c44:	b480      	push	{r7}
 8017c46:	b085      	sub	sp, #20
 8017c48:	af00      	add	r7, sp, #0
 8017c4a:	60f8      	str	r0, [r7, #12]
 8017c4c:	60b9      	str	r1, [r7, #8]
 8017c4e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8017c50:	68fb      	ldr	r3, [r7, #12]
 8017c52:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8017c54:	68bb      	ldr	r3, [r7, #8]
 8017c56:	0a1b      	lsrs	r3, r3, #8
 8017c58:	68ba      	ldr	r2, [r7, #8]
 8017c5a:	0a12      	lsrs	r2, r2, #8
 8017c5c:	fb02 f303 	mul.w	r3, r2, r3
 8017c60:	68ba      	ldr	r2, [r7, #8]
 8017c62:	0a12      	lsrs	r2, r2, #8
 8017c64:	fb02 f303 	mul.w	r3, r2, r3
 8017c68:	68ba      	ldr	r2, [r7, #8]
 8017c6a:	0a12      	lsrs	r2, r2, #8
 8017c6c:	fb03 f202 	mul.w	r2, r3, r2
 8017c70:	4613      	mov	r3, r2
 8017c72:	011b      	lsls	r3, r3, #4
 8017c74:	1a9b      	subs	r3, r3, r2
 8017c76:	43db      	mvns	r3, r3
 8017c78:	ea01 0203 	and.w	r2, r1, r3
 8017c7c:	68bb      	ldr	r3, [r7, #8]
 8017c7e:	0a1b      	lsrs	r3, r3, #8
 8017c80:	68b9      	ldr	r1, [r7, #8]
 8017c82:	0a09      	lsrs	r1, r1, #8
 8017c84:	fb01 f303 	mul.w	r3, r1, r3
 8017c88:	68b9      	ldr	r1, [r7, #8]
 8017c8a:	0a09      	lsrs	r1, r1, #8
 8017c8c:	fb01 f303 	mul.w	r3, r1, r3
 8017c90:	68b9      	ldr	r1, [r7, #8]
 8017c92:	0a09      	lsrs	r1, r1, #8
 8017c94:	fb01 f303 	mul.w	r3, r1, r3
 8017c98:	6879      	ldr	r1, [r7, #4]
 8017c9a:	fb01 f303 	mul.w	r3, r1, r3
 8017c9e:	431a      	orrs	r2, r3
 8017ca0:	68fb      	ldr	r3, [r7, #12]
 8017ca2:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8017ca4:	bf00      	nop
 8017ca6:	3714      	adds	r7, #20
 8017ca8:	46bd      	mov	sp, r7
 8017caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017cae:	4770      	bx	lr

08017cb0 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8017cb0:	b580      	push	{r7, lr}
 8017cb2:	b088      	sub	sp, #32
 8017cb4:	af00      	add	r7, sp, #0
 8017cb6:	6078      	str	r0, [r7, #4]
 8017cb8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8017cba:	683b      	ldr	r3, [r7, #0]
 8017cbc:	681b      	ldr	r3, [r3, #0]
 8017cbe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8017cc0:	693b      	ldr	r3, [r7, #16]
 8017cc2:	fa93 f3a3 	rbit	r3, r3
 8017cc6:	60fb      	str	r3, [r7, #12]
  return result;
 8017cc8:	68fb      	ldr	r3, [r7, #12]
 8017cca:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8017ccc:	697b      	ldr	r3, [r7, #20]
 8017cce:	2b00      	cmp	r3, #0
 8017cd0:	d101      	bne.n	8017cd6 <LL_GPIO_Init+0x26>
    return 32U;
 8017cd2:	2320      	movs	r3, #32
 8017cd4:	e003      	b.n	8017cde <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8017cd6:	697b      	ldr	r3, [r7, #20]
 8017cd8:	fab3 f383 	clz	r3, r3
 8017cdc:	b2db      	uxtb	r3, r3
 8017cde:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8017ce0:	e048      	b.n	8017d74 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 8017ce2:	683b      	ldr	r3, [r7, #0]
 8017ce4:	681a      	ldr	r2, [r3, #0]
 8017ce6:	2101      	movs	r1, #1
 8017ce8:	69fb      	ldr	r3, [r7, #28]
 8017cea:	fa01 f303 	lsl.w	r3, r1, r3
 8017cee:	4013      	ands	r3, r2
 8017cf0:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00000000U)
 8017cf2:	69bb      	ldr	r3, [r7, #24]
 8017cf4:	2b00      	cmp	r3, #0
 8017cf6:	d03a      	beq.n	8017d6e <LL_GPIO_Init+0xbe>
    {

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8017cf8:	683b      	ldr	r3, [r7, #0]
 8017cfa:	685b      	ldr	r3, [r3, #4]
 8017cfc:	2b01      	cmp	r3, #1
 8017cfe:	d003      	beq.n	8017d08 <LL_GPIO_Init+0x58>
 8017d00:	683b      	ldr	r3, [r7, #0]
 8017d02:	685b      	ldr	r3, [r3, #4]
 8017d04:	2b02      	cmp	r3, #2
 8017d06:	d10e      	bne.n	8017d26 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8017d08:	683b      	ldr	r3, [r7, #0]
 8017d0a:	689b      	ldr	r3, [r3, #8]
 8017d0c:	461a      	mov	r2, r3
 8017d0e:	69b9      	ldr	r1, [r7, #24]
 8017d10:	6878      	ldr	r0, [r7, #4]
 8017d12:	f7ff ff2b 	bl	8017b6c <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8017d16:	683b      	ldr	r3, [r7, #0]
 8017d18:	6819      	ldr	r1, [r3, #0]
 8017d1a:	683b      	ldr	r3, [r7, #0]
 8017d1c:	68db      	ldr	r3, [r3, #12]
 8017d1e:	461a      	mov	r2, r3
 8017d20:	6878      	ldr	r0, [r7, #4]
 8017d22:	f7ff ff0b 	bl	8017b3c <LL_GPIO_SetPinOutputType>

      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8017d26:	683b      	ldr	r3, [r7, #0]
 8017d28:	691b      	ldr	r3, [r3, #16]
 8017d2a:	461a      	mov	r2, r3
 8017d2c:	69b9      	ldr	r1, [r7, #24]
 8017d2e:	6878      	ldr	r0, [r7, #4]
 8017d30:	f7ff ff3c 	bl	8017bac <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8017d34:	683b      	ldr	r3, [r7, #0]
 8017d36:	685b      	ldr	r3, [r3, #4]
 8017d38:	2b02      	cmp	r3, #2
 8017d3a:	d111      	bne.n	8017d60 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Alternate function configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8017d3c:	69bb      	ldr	r3, [r7, #24]
 8017d3e:	2bff      	cmp	r3, #255	@ 0xff
 8017d40:	d807      	bhi.n	8017d52 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8017d42:	683b      	ldr	r3, [r7, #0]
 8017d44:	695b      	ldr	r3, [r3, #20]
 8017d46:	461a      	mov	r2, r3
 8017d48:	69b9      	ldr	r1, [r7, #24]
 8017d4a:	6878      	ldr	r0, [r7, #4]
 8017d4c:	f7ff ff4e 	bl	8017bec <LL_GPIO_SetAFPin_0_7>
 8017d50:	e006      	b.n	8017d60 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8017d52:	683b      	ldr	r3, [r7, #0]
 8017d54:	695b      	ldr	r3, [r3, #20]
 8017d56:	461a      	mov	r2, r3
 8017d58:	69b9      	ldr	r1, [r7, #24]
 8017d5a:	6878      	ldr	r0, [r7, #4]
 8017d5c:	f7ff ff72 	bl	8017c44 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8017d60:	683b      	ldr	r3, [r7, #0]
 8017d62:	685b      	ldr	r3, [r3, #4]
 8017d64:	461a      	mov	r2, r3
 8017d66:	69b9      	ldr	r1, [r7, #24]
 8017d68:	6878      	ldr	r0, [r7, #4]
 8017d6a:	f7ff fec7 	bl	8017afc <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8017d6e:	69fb      	ldr	r3, [r7, #28]
 8017d70:	3301      	adds	r3, #1
 8017d72:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8017d74:	683b      	ldr	r3, [r7, #0]
 8017d76:	681a      	ldr	r2, [r3, #0]
 8017d78:	69fb      	ldr	r3, [r7, #28]
 8017d7a:	fa22 f303 	lsr.w	r3, r2, r3
 8017d7e:	2b00      	cmp	r3, #0
 8017d80:	d1af      	bne.n	8017ce2 <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 8017d82:	2300      	movs	r3, #0
}
 8017d84:	4618      	mov	r0, r3
 8017d86:	3720      	adds	r7, #32
 8017d88:	46bd      	mov	sp, r7
 8017d8a:	bd80      	pop	{r7, pc}

08017d8c <LL_I2C_Enable>:
{
 8017d8c:	b480      	push	{r7}
 8017d8e:	b083      	sub	sp, #12
 8017d90:	af00      	add	r7, sp, #0
 8017d92:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8017d94:	687b      	ldr	r3, [r7, #4]
 8017d96:	681b      	ldr	r3, [r3, #0]
 8017d98:	f043 0201 	orr.w	r2, r3, #1
 8017d9c:	687b      	ldr	r3, [r7, #4]
 8017d9e:	601a      	str	r2, [r3, #0]
}
 8017da0:	bf00      	nop
 8017da2:	370c      	adds	r7, #12
 8017da4:	46bd      	mov	sp, r7
 8017da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017daa:	4770      	bx	lr

08017dac <LL_I2C_Disable>:
{
 8017dac:	b480      	push	{r7}
 8017dae:	b083      	sub	sp, #12
 8017db0:	af00      	add	r7, sp, #0
 8017db2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 8017db4:	687b      	ldr	r3, [r7, #4]
 8017db6:	681b      	ldr	r3, [r3, #0]
 8017db8:	f023 0201 	bic.w	r2, r3, #1
 8017dbc:	687b      	ldr	r3, [r7, #4]
 8017dbe:	601a      	str	r2, [r3, #0]
}
 8017dc0:	bf00      	nop
 8017dc2:	370c      	adds	r7, #12
 8017dc4:	46bd      	mov	sp, r7
 8017dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017dca:	4770      	bx	lr

08017dcc <LL_I2C_ConfigFilters>:
{
 8017dcc:	b480      	push	{r7}
 8017dce:	b085      	sub	sp, #20
 8017dd0:	af00      	add	r7, sp, #0
 8017dd2:	60f8      	str	r0, [r7, #12]
 8017dd4:	60b9      	str	r1, [r7, #8]
 8017dd6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 8017dd8:	68fb      	ldr	r3, [r7, #12]
 8017dda:	681b      	ldr	r3, [r3, #0]
 8017ddc:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8017de0:	687b      	ldr	r3, [r7, #4]
 8017de2:	0219      	lsls	r1, r3, #8
 8017de4:	68bb      	ldr	r3, [r7, #8]
 8017de6:	430b      	orrs	r3, r1
 8017de8:	431a      	orrs	r2, r3
 8017dea:	68fb      	ldr	r3, [r7, #12]
 8017dec:	601a      	str	r2, [r3, #0]
}
 8017dee:	bf00      	nop
 8017df0:	3714      	adds	r7, #20
 8017df2:	46bd      	mov	sp, r7
 8017df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017df8:	4770      	bx	lr
	...

08017dfc <LL_I2C_SetOwnAddress1>:
{
 8017dfc:	b480      	push	{r7}
 8017dfe:	b085      	sub	sp, #20
 8017e00:	af00      	add	r7, sp, #0
 8017e02:	60f8      	str	r0, [r7, #12]
 8017e04:	60b9      	str	r1, [r7, #8]
 8017e06:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 8017e08:	68fb      	ldr	r3, [r7, #12]
 8017e0a:	689a      	ldr	r2, [r3, #8]
 8017e0c:	4b06      	ldr	r3, [pc, #24]	@ (8017e28 <LL_I2C_SetOwnAddress1+0x2c>)
 8017e0e:	4013      	ands	r3, r2
 8017e10:	68b9      	ldr	r1, [r7, #8]
 8017e12:	687a      	ldr	r2, [r7, #4]
 8017e14:	430a      	orrs	r2, r1
 8017e16:	431a      	orrs	r2, r3
 8017e18:	68fb      	ldr	r3, [r7, #12]
 8017e1a:	609a      	str	r2, [r3, #8]
}
 8017e1c:	bf00      	nop
 8017e1e:	3714      	adds	r7, #20
 8017e20:	46bd      	mov	sp, r7
 8017e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e26:	4770      	bx	lr
 8017e28:	fffff800 	.word	0xfffff800

08017e2c <LL_I2C_EnableOwnAddress1>:
{
 8017e2c:	b480      	push	{r7}
 8017e2e:	b083      	sub	sp, #12
 8017e30:	af00      	add	r7, sp, #0
 8017e32:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8017e34:	687b      	ldr	r3, [r7, #4]
 8017e36:	689b      	ldr	r3, [r3, #8]
 8017e38:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 8017e3c:	687b      	ldr	r3, [r7, #4]
 8017e3e:	609a      	str	r2, [r3, #8]
}
 8017e40:	bf00      	nop
 8017e42:	370c      	adds	r7, #12
 8017e44:	46bd      	mov	sp, r7
 8017e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e4a:	4770      	bx	lr

08017e4c <LL_I2C_DisableOwnAddress1>:
{
 8017e4c:	b480      	push	{r7}
 8017e4e:	b083      	sub	sp, #12
 8017e50:	af00      	add	r7, sp, #0
 8017e52:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8017e54:	687b      	ldr	r3, [r7, #4]
 8017e56:	689b      	ldr	r3, [r3, #8]
 8017e58:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8017e5c:	687b      	ldr	r3, [r7, #4]
 8017e5e:	609a      	str	r2, [r3, #8]
}
 8017e60:	bf00      	nop
 8017e62:	370c      	adds	r7, #12
 8017e64:	46bd      	mov	sp, r7
 8017e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e6a:	4770      	bx	lr

08017e6c <LL_I2C_SetTiming>:
{
 8017e6c:	b480      	push	{r7}
 8017e6e:	b083      	sub	sp, #12
 8017e70:	af00      	add	r7, sp, #0
 8017e72:	6078      	str	r0, [r7, #4]
 8017e74:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 8017e76:	687b      	ldr	r3, [r7, #4]
 8017e78:	683a      	ldr	r2, [r7, #0]
 8017e7a:	611a      	str	r2, [r3, #16]
}
 8017e7c:	bf00      	nop
 8017e7e:	370c      	adds	r7, #12
 8017e80:	46bd      	mov	sp, r7
 8017e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e86:	4770      	bx	lr

08017e88 <LL_I2C_SetMode>:
{
 8017e88:	b480      	push	{r7}
 8017e8a:	b083      	sub	sp, #12
 8017e8c:	af00      	add	r7, sp, #0
 8017e8e:	6078      	str	r0, [r7, #4]
 8017e90:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 8017e92:	687b      	ldr	r3, [r7, #4]
 8017e94:	681b      	ldr	r3, [r3, #0]
 8017e96:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8017e9a:	683b      	ldr	r3, [r7, #0]
 8017e9c:	431a      	orrs	r2, r3
 8017e9e:	687b      	ldr	r3, [r7, #4]
 8017ea0:	601a      	str	r2, [r3, #0]
}
 8017ea2:	bf00      	nop
 8017ea4:	370c      	adds	r7, #12
 8017ea6:	46bd      	mov	sp, r7
 8017ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017eac:	4770      	bx	lr

08017eae <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 8017eae:	b480      	push	{r7}
 8017eb0:	b083      	sub	sp, #12
 8017eb2:	af00      	add	r7, sp, #0
 8017eb4:	6078      	str	r0, [r7, #4]
 8017eb6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 8017eb8:	687b      	ldr	r3, [r7, #4]
 8017eba:	685b      	ldr	r3, [r3, #4]
 8017ebc:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8017ec0:	683b      	ldr	r3, [r7, #0]
 8017ec2:	431a      	orrs	r2, r3
 8017ec4:	687b      	ldr	r3, [r7, #4]
 8017ec6:	605a      	str	r2, [r3, #4]
}
 8017ec8:	bf00      	nop
 8017eca:	370c      	adds	r7, #12
 8017ecc:	46bd      	mov	sp, r7
 8017ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ed2:	4770      	bx	lr

08017ed4 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_I2C_Init(I2C_TypeDef *I2Cx, const LL_I2C_InitTypeDef *I2C_InitStruct)
{
 8017ed4:	b580      	push	{r7, lr}
 8017ed6:	b082      	sub	sp, #8
 8017ed8:	af00      	add	r7, sp, #0
 8017eda:	6078      	str	r0, [r7, #4]
 8017edc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 8017ede:	6878      	ldr	r0, [r7, #4]
 8017ee0:	f7ff ff64 	bl	8017dac <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 8017ee4:	683b      	ldr	r3, [r7, #0]
 8017ee6:	6899      	ldr	r1, [r3, #8]
 8017ee8:	683b      	ldr	r3, [r7, #0]
 8017eea:	68db      	ldr	r3, [r3, #12]
 8017eec:	461a      	mov	r2, r3
 8017eee:	6878      	ldr	r0, [r7, #4]
 8017ef0:	f7ff ff6c 	bl	8017dcc <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 8017ef4:	683b      	ldr	r3, [r7, #0]
 8017ef6:	685b      	ldr	r3, [r3, #4]
 8017ef8:	4619      	mov	r1, r3
 8017efa:	6878      	ldr	r0, [r7, #4]
 8017efc:	f7ff ffb6 	bl	8017e6c <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 8017f00:	6878      	ldr	r0, [r7, #4]
 8017f02:	f7ff ff43 	bl	8017d8c <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 8017f06:	6878      	ldr	r0, [r7, #4]
 8017f08:	f7ff ffa0 	bl	8017e4c <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 8017f0c:	683b      	ldr	r3, [r7, #0]
 8017f0e:	6919      	ldr	r1, [r3, #16]
 8017f10:	683b      	ldr	r3, [r7, #0]
 8017f12:	699b      	ldr	r3, [r3, #24]
 8017f14:	461a      	mov	r2, r3
 8017f16:	6878      	ldr	r0, [r7, #4]
 8017f18:	f7ff ff70 	bl	8017dfc <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 8017f1c:	683b      	ldr	r3, [r7, #0]
 8017f1e:	691b      	ldr	r3, [r3, #16]
 8017f20:	2b00      	cmp	r3, #0
 8017f22:	d002      	beq.n	8017f2a <LL_I2C_Init+0x56>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 8017f24:	6878      	ldr	r0, [r7, #4]
 8017f26:	f7ff ff81 	bl	8017e2c <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 8017f2a:	683b      	ldr	r3, [r7, #0]
 8017f2c:	681b      	ldr	r3, [r3, #0]
 8017f2e:	4619      	mov	r1, r3
 8017f30:	6878      	ldr	r0, [r7, #4]
 8017f32:	f7ff ffa9 	bl	8017e88 <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 8017f36:	683b      	ldr	r3, [r7, #0]
 8017f38:	695b      	ldr	r3, [r3, #20]
 8017f3a:	4619      	mov	r1, r3
 8017f3c:	6878      	ldr	r0, [r7, #4]
 8017f3e:	f7ff ffb6 	bl	8017eae <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 8017f42:	2300      	movs	r3, #0
}
 8017f44:	4618      	mov	r0, r3
 8017f46:	3708      	adds	r7, #8
 8017f48:	46bd      	mov	sp, r7
 8017f4a:	bd80      	pop	{r7, pc}

08017f4c <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8017f4c:	b480      	push	{r7}
 8017f4e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8017f50:	4b07      	ldr	r3, [pc, #28]	@ (8017f70 <LL_RCC_HSE_IsReady+0x24>)
 8017f52:	681b      	ldr	r3, [r3, #0]
 8017f54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8017f58:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8017f5c:	d101      	bne.n	8017f62 <LL_RCC_HSE_IsReady+0x16>
 8017f5e:	2301      	movs	r3, #1
 8017f60:	e000      	b.n	8017f64 <LL_RCC_HSE_IsReady+0x18>
 8017f62:	2300      	movs	r3, #0
}
 8017f64:	4618      	mov	r0, r3
 8017f66:	46bd      	mov	sp, r7
 8017f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f6c:	4770      	bx	lr
 8017f6e:	bf00      	nop
 8017f70:	58024400 	.word	0x58024400

08017f74 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8017f74:	b480      	push	{r7}
 8017f76:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8017f78:	4b06      	ldr	r3, [pc, #24]	@ (8017f94 <LL_RCC_HSI_IsReady+0x20>)
 8017f7a:	681b      	ldr	r3, [r3, #0]
 8017f7c:	f003 0304 	and.w	r3, r3, #4
 8017f80:	2b04      	cmp	r3, #4
 8017f82:	d101      	bne.n	8017f88 <LL_RCC_HSI_IsReady+0x14>
 8017f84:	2301      	movs	r3, #1
 8017f86:	e000      	b.n	8017f8a <LL_RCC_HSI_IsReady+0x16>
 8017f88:	2300      	movs	r3, #0
}
 8017f8a:	4618      	mov	r0, r3
 8017f8c:	46bd      	mov	sp, r7
 8017f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f92:	4770      	bx	lr
 8017f94:	58024400 	.word	0x58024400

08017f98 <LL_RCC_HSI_GetDivider>:
  *         @arg @ref LL_RCC_HSI_DIV2
  *         @arg @ref LL_RCC_HSI_DIV4
  *         @arg @ref LL_RCC_HSI_DIV8
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_GetDivider(void)
{
 8017f98:	b480      	push	{r7}
 8017f9a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIDIV));
 8017f9c:	4b04      	ldr	r3, [pc, #16]	@ (8017fb0 <LL_RCC_HSI_GetDivider+0x18>)
 8017f9e:	681b      	ldr	r3, [r3, #0]
 8017fa0:	f003 0318 	and.w	r3, r3, #24
}
 8017fa4:	4618      	mov	r0, r3
 8017fa6:	46bd      	mov	sp, r7
 8017fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017fac:	4770      	bx	lr
 8017fae:	bf00      	nop
 8017fb0:	58024400 	.word	0x58024400

08017fb4 <LL_RCC_CSI_IsReady>:
  * @brief  Check if CSI clock is ready
  * @rmtoll CR           CSIRDY        LL_RCC_CSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_CSI_IsReady(void)
{
 8017fb4:	b480      	push	{r7}
 8017fb6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_CSIRDY) == (RCC_CR_CSIRDY)) ? 1UL : 0UL);
 8017fb8:	4b07      	ldr	r3, [pc, #28]	@ (8017fd8 <LL_RCC_CSI_IsReady+0x24>)
 8017fba:	681b      	ldr	r3, [r3, #0]
 8017fbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8017fc0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8017fc4:	d101      	bne.n	8017fca <LL_RCC_CSI_IsReady+0x16>
 8017fc6:	2301      	movs	r3, #1
 8017fc8:	e000      	b.n	8017fcc <LL_RCC_CSI_IsReady+0x18>
 8017fca:	2300      	movs	r3, #0
}
 8017fcc:	4618      	mov	r0, r3
 8017fce:	46bd      	mov	sp, r7
 8017fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017fd4:	4770      	bx	lr
 8017fd6:	bf00      	nop
 8017fd8:	58024400 	.word	0x58024400

08017fdc <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8017fdc:	b480      	push	{r7}
 8017fde:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8017fe0:	4b06      	ldr	r3, [pc, #24]	@ (8017ffc <LL_RCC_LSE_IsReady+0x20>)
 8017fe2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017fe4:	f003 0302 	and.w	r3, r3, #2
 8017fe8:	2b02      	cmp	r3, #2
 8017fea:	d101      	bne.n	8017ff0 <LL_RCC_LSE_IsReady+0x14>
 8017fec:	2301      	movs	r3, #1
 8017fee:	e000      	b.n	8017ff2 <LL_RCC_LSE_IsReady+0x16>
 8017ff0:	2300      	movs	r3, #0
}
 8017ff2:	4618      	mov	r0, r3
 8017ff4:	46bd      	mov	sp, r7
 8017ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ffa:	4770      	bx	lr
 8017ffc:	58024400 	.word	0x58024400

08018000 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_CSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL1
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8018000:	b480      	push	{r7}
 8018002:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8018004:	4b04      	ldr	r3, [pc, #16]	@ (8018018 <LL_RCC_GetSysClkSource+0x18>)
 8018006:	691b      	ldr	r3, [r3, #16]
 8018008:	f003 0338 	and.w	r3, r3, #56	@ 0x38
}
 801800c:	4618      	mov	r0, r3
 801800e:	46bd      	mov	sp, r7
 8018010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018014:	4770      	bx	lr
 8018016:	bf00      	nop
 8018018:	58024400 	.word	0x58024400

0801801c <LL_RCC_GetSysPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysPrescaler(void)
{
 801801c:	b480      	push	{r7}
 801801e:	af00      	add	r7, sp, #0
#if defined(RCC_D1CFGR_D1CPRE)
  return (uint32_t)(READ_BIT(RCC->D1CFGR, RCC_D1CFGR_D1CPRE));
 8018020:	4b04      	ldr	r3, [pc, #16]	@ (8018034 <LL_RCC_GetSysPrescaler+0x18>)
 8018022:	699b      	ldr	r3, [r3, #24]
 8018024:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
#else
  return (uint32_t)(READ_BIT(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE));
#endif /* RCC_D1CFGR_D1CPRE */
}
 8018028:	4618      	mov	r0, r3
 801802a:	46bd      	mov	sp, r7
 801802c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018030:	4770      	bx	lr
 8018032:	bf00      	nop
 8018034:	58024400 	.word	0x58024400

08018038 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_AHB_DIV_128
  *         @arg @ref LL_RCC_AHB_DIV_256
  *         @arg @ref LL_RCC_AHB_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8018038:	b480      	push	{r7}
 801803a:	af00      	add	r7, sp, #0
#if defined(RCC_D1CFGR_HPRE)
  return (uint32_t)(READ_BIT(RCC->D1CFGR, RCC_D1CFGR_HPRE));
 801803c:	4b04      	ldr	r3, [pc, #16]	@ (8018050 <LL_RCC_GetAHBPrescaler+0x18>)
 801803e:	699b      	ldr	r3, [r3, #24]
 8018040:	f003 030f 	and.w	r3, r3, #15
#else
  return (uint32_t)(READ_BIT(RCC->CDCFGR1, RCC_CDCFGR1_HPRE));
#endif /* RCC_D1CFGR_HPRE */
}
 8018044:	4618      	mov	r0, r3
 8018046:	46bd      	mov	sp, r7
 8018048:	f85d 7b04 	ldr.w	r7, [sp], #4
 801804c:	4770      	bx	lr
 801804e:	bf00      	nop
 8018050:	58024400 	.word	0x58024400

08018054 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8018054:	b480      	push	{r7}
 8018056:	af00      	add	r7, sp, #0
#if defined(RCC_D2CFGR_D2PPRE1)
  return (uint32_t)(READ_BIT(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1));
 8018058:	4b04      	ldr	r3, [pc, #16]	@ (801806c <LL_RCC_GetAPB1Prescaler+0x18>)
 801805a:	69db      	ldr	r3, [r3, #28]
 801805c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
#else
  return (uint32_t)(READ_BIT(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1));
#endif /* RCC_D2CFGR_D2PPRE1 */
}
 8018060:	4618      	mov	r0, r3
 8018062:	46bd      	mov	sp, r7
 8018064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018068:	4770      	bx	lr
 801806a:	bf00      	nop
 801806c:	58024400 	.word	0x58024400

08018070 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8018070:	b480      	push	{r7}
 8018072:	af00      	add	r7, sp, #0
#if defined(RCC_D2CFGR_D2PPRE2)
  return (uint32_t)(READ_BIT(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2));
 8018074:	4b04      	ldr	r3, [pc, #16]	@ (8018088 <LL_RCC_GetAPB2Prescaler+0x18>)
 8018076:	69db      	ldr	r3, [r3, #28]
 8018078:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
#else
  return (uint32_t)(READ_BIT(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2));
#endif /* RCC_D2CFGR_D2PPRE2 */
}
 801807c:	4618      	mov	r0, r3
 801807e:	46bd      	mov	sp, r7
 8018080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018084:	4770      	bx	lr
 8018086:	bf00      	nop
 8018088:	58024400 	.word	0x58024400

0801808c <LL_RCC_GetClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_GetClockSource(uint32_t Periph)
{
 801808c:	b480      	push	{r7}
 801808e:	b085      	sub	sp, #20
 8018090:	af00      	add	r7, sp, #0
 8018092:	6078      	str	r0, [r7, #4]
#if defined(RCC_D1CCIPR_FMCSEL)
  const uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&RCC->D1CCIPR) + LL_CLKSOURCE_REG(Periph)));
 8018094:	687b      	ldr	r3, [r7, #4]
 8018096:	b2da      	uxtb	r2, r3
 8018098:	4b0e      	ldr	r3, [pc, #56]	@ (80180d4 <LL_RCC_GetClockSource+0x48>)
 801809a:	4413      	add	r3, r2
 801809c:	60fb      	str	r3, [r7, #12]
#else
  const uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&RCC->CDCCIPR) + LL_CLKSOURCE_REG(Periph)));
#endif /* RCC_D1CCIPR_FMCSEL */
  return (uint32_t)(Periph | (((READ_BIT(*pReg, LL_CLKSOURCE_MASK(Periph))) >> LL_CLKSOURCE_SHIFT(Periph)) << LL_RCC_CONFIG_SHIFT));
 801809e:	68fb      	ldr	r3, [r7, #12]
 80180a0:	681a      	ldr	r2, [r3, #0]
 80180a2:	687b      	ldr	r3, [r7, #4]
 80180a4:	0e19      	lsrs	r1, r3, #24
 80180a6:	687b      	ldr	r3, [r7, #4]
 80180a8:	0a1b      	lsrs	r3, r3, #8
 80180aa:	f003 031f 	and.w	r3, r3, #31
 80180ae:	fa01 f303 	lsl.w	r3, r1, r3
 80180b2:	401a      	ands	r2, r3
 80180b4:	687b      	ldr	r3, [r7, #4]
 80180b6:	0a1b      	lsrs	r3, r3, #8
 80180b8:	f003 031f 	and.w	r3, r3, #31
 80180bc:	fa22 f303 	lsr.w	r3, r2, r3
 80180c0:	041a      	lsls	r2, r3, #16
 80180c2:	687b      	ldr	r3, [r7, #4]
 80180c4:	4313      	orrs	r3, r2
}
 80180c6:	4618      	mov	r0, r3
 80180c8:	3714      	adds	r7, #20
 80180ca:	46bd      	mov	sp, r7
 80180cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80180d0:	4770      	bx	lr
 80180d2:	bf00      	nop
 80180d4:	5802444c 	.word	0x5802444c

080180d8 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE_CSI
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t Periph)
{
 80180d8:	b580      	push	{r7, lr}
 80180da:	b082      	sub	sp, #8
 80180dc:	af00      	add	r7, sp, #0
 80180de:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
 80180e0:	6878      	ldr	r0, [r7, #4]
 80180e2:	f7ff ffd3 	bl	801808c <LL_RCC_GetClockSource>
 80180e6:	4603      	mov	r3, r0
}
 80180e8:	4618      	mov	r0, r3
 80180ea:	3708      	adds	r7, #8
 80180ec:	46bd      	mov	sp, r7
 80180ee:	bd80      	pop	{r7, pc}

080180f0 <LL_RCC_PLL_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_CSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetSource(void)
{
 80180f0:	b480      	push	{r7}
 80180f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_PLLSRC));
 80180f4:	4b04      	ldr	r3, [pc, #16]	@ (8018108 <LL_RCC_PLL_GetSource+0x18>)
 80180f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80180f8:	f003 0303 	and.w	r3, r3, #3
}
 80180fc:	4618      	mov	r0, r3
 80180fe:	46bd      	mov	sp, r7
 8018100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018104:	4770      	bx	lr
 8018106:	bf00      	nop
 8018108:	58024400 	.word	0x58024400

0801810c <LL_RCC_PLL1P_IsEnabled>:
  * @brief  Check if PLL1 P is enabled
  * @rmtoll PLLCFGR           DIVP1EN         LL_RCC_PLL1P_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1P_IsEnabled(void)
{
 801810c:	b480      	push	{r7}
 801810e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP1EN) == RCC_PLLCFGR_DIVP1EN) ? 1UL : 0UL);
 8018110:	4b07      	ldr	r3, [pc, #28]	@ (8018130 <LL_RCC_PLL1P_IsEnabled+0x24>)
 8018112:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018114:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8018118:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801811c:	d101      	bne.n	8018122 <LL_RCC_PLL1P_IsEnabled+0x16>
 801811e:	2301      	movs	r3, #1
 8018120:	e000      	b.n	8018124 <LL_RCC_PLL1P_IsEnabled+0x18>
 8018122:	2300      	movs	r3, #0
}
 8018124:	4618      	mov	r0, r3
 8018126:	46bd      	mov	sp, r7
 8018128:	f85d 7b04 	ldr.w	r7, [sp], #4
 801812c:	4770      	bx	lr
 801812e:	bf00      	nop
 8018130:	58024400 	.word	0x58024400

08018134 <LL_RCC_PLL1Q_IsEnabled>:
  * @brief  Check if PLL1 Q is enabled
  * @rmtoll PLLCFGR           DIVQ1EN         LL_RCC_PLL1Q_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1Q_IsEnabled(void)
{
 8018134:	b480      	push	{r7}
 8018136:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ1EN) == RCC_PLLCFGR_DIVQ1EN) ? 1UL : 0UL);
 8018138:	4b07      	ldr	r3, [pc, #28]	@ (8018158 <LL_RCC_PLL1Q_IsEnabled+0x24>)
 801813a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801813c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8018140:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8018144:	d101      	bne.n	801814a <LL_RCC_PLL1Q_IsEnabled+0x16>
 8018146:	2301      	movs	r3, #1
 8018148:	e000      	b.n	801814c <LL_RCC_PLL1Q_IsEnabled+0x18>
 801814a:	2300      	movs	r3, #0
}
 801814c:	4618      	mov	r0, r3
 801814e:	46bd      	mov	sp, r7
 8018150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018154:	4770      	bx	lr
 8018156:	bf00      	nop
 8018158:	58024400 	.word	0x58024400

0801815c <LL_RCC_PLL1R_IsEnabled>:
  * @brief  Check if PLL1 R is enabled
  * @rmtoll PLLCFGR           DIVR1EN         LL_RCC_PLL1R_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1R_IsEnabled(void)
{
 801815c:	b480      	push	{r7}
 801815e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR1EN) == RCC_PLLCFGR_DIVR1EN) ? 1UL : 0UL);
 8018160:	4b07      	ldr	r3, [pc, #28]	@ (8018180 <LL_RCC_PLL1R_IsEnabled+0x24>)
 8018162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018164:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8018168:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 801816c:	d101      	bne.n	8018172 <LL_RCC_PLL1R_IsEnabled+0x16>
 801816e:	2301      	movs	r3, #1
 8018170:	e000      	b.n	8018174 <LL_RCC_PLL1R_IsEnabled+0x18>
 8018172:	2300      	movs	r3, #0
}
 8018174:	4618      	mov	r0, r3
 8018176:	46bd      	mov	sp, r7
 8018178:	f85d 7b04 	ldr.w	r7, [sp], #4
 801817c:	4770      	bx	lr
 801817e:	bf00      	nop
 8018180:	58024400 	.word	0x58024400

08018184 <LL_RCC_PLL1FRACN_IsEnabled>:
  * @brief  Check if PLL1 FRACN is enabled
  * @rmtoll PLLCFGR           PLL1FRACEN         LL_RCC_PLL1FRACN_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1FRACN_IsEnabled(void)
{
 8018184:	b480      	push	{r7}
 8018186:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN) == RCC_PLLCFGR_PLL1FRACEN) ? 1UL : 0UL);
 8018188:	4b06      	ldr	r3, [pc, #24]	@ (80181a4 <LL_RCC_PLL1FRACN_IsEnabled+0x20>)
 801818a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801818c:	f003 0301 	and.w	r3, r3, #1
 8018190:	2b01      	cmp	r3, #1
 8018192:	d101      	bne.n	8018198 <LL_RCC_PLL1FRACN_IsEnabled+0x14>
 8018194:	2301      	movs	r3, #1
 8018196:	e000      	b.n	801819a <LL_RCC_PLL1FRACN_IsEnabled+0x16>
 8018198:	2300      	movs	r3, #0
}
 801819a:	4618      	mov	r0, r3
 801819c:	46bd      	mov	sp, r7
 801819e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80181a2:	4770      	bx	lr
 80181a4:	58024400 	.word	0x58024400

080181a8 <LL_RCC_PLL1_GetN>:
  * @brief  Get PLL1 N Coefficient
  * @rmtoll PLL1DIVR        N1          LL_RCC_PLL1_GetN
  * @retval A value between 4 and 512
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetN(void)
{
 80181a8:	b480      	push	{r7}
 80181aa:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_N1) >>  RCC_PLL1DIVR_N1_Pos) + 1UL);
 80181ac:	4b04      	ldr	r3, [pc, #16]	@ (80181c0 <LL_RCC_PLL1_GetN+0x18>)
 80181ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80181b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80181b4:	3301      	adds	r3, #1
}
 80181b6:	4618      	mov	r0, r3
 80181b8:	46bd      	mov	sp, r7
 80181ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80181be:	4770      	bx	lr
 80181c0:	58024400 	.word	0x58024400

080181c4 <LL_RCC_PLL1_GetM>:
  * @brief  Get PLL1 M Coefficient
  * @rmtoll PLLCKSELR       DIVM1          LL_RCC_PLL1_GetM
  * @retval A value between 0 and 63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetM(void)
{
 80181c4:	b480      	push	{r7}
 80181c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM1) >>  RCC_PLLCKSELR_DIVM1_Pos);
 80181c8:	4b04      	ldr	r3, [pc, #16]	@ (80181dc <LL_RCC_PLL1_GetM+0x18>)
 80181ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80181cc:	091b      	lsrs	r3, r3, #4
 80181ce:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 80181d2:	4618      	mov	r0, r3
 80181d4:	46bd      	mov	sp, r7
 80181d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80181da:	4770      	bx	lr
 80181dc:	58024400 	.word	0x58024400

080181e0 <LL_RCC_PLL1_GetP>:
  * @brief  Get PLL1 P Coefficient
  * @rmtoll PLL1DIVR        P1          LL_RCC_PLL1_GetP
  * @retval A value between 2 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetP(void)
{
 80181e0:	b480      	push	{r7}
 80181e2:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_P1) >>  RCC_PLL1DIVR_P1_Pos) + 1UL);
 80181e4:	4b05      	ldr	r3, [pc, #20]	@ (80181fc <LL_RCC_PLL1_GetP+0x1c>)
 80181e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80181e8:	0a5b      	lsrs	r3, r3, #9
 80181ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80181ee:	3301      	adds	r3, #1
}
 80181f0:	4618      	mov	r0, r3
 80181f2:	46bd      	mov	sp, r7
 80181f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80181f8:	4770      	bx	lr
 80181fa:	bf00      	nop
 80181fc:	58024400 	.word	0x58024400

08018200 <LL_RCC_PLL1_GetQ>:
  * @brief  Get PLL1 Q Coefficient
  * @rmtoll PLL1DIVR        Q1          LL_RCC_PLL1_GetQ
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetQ(void)
{
 8018200:	b480      	push	{r7}
 8018202:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_Q1) >>  RCC_PLL1DIVR_Q1_Pos) + 1UL);
 8018204:	4b05      	ldr	r3, [pc, #20]	@ (801821c <LL_RCC_PLL1_GetQ+0x1c>)
 8018206:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8018208:	0c1b      	lsrs	r3, r3, #16
 801820a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801820e:	3301      	adds	r3, #1
}
 8018210:	4618      	mov	r0, r3
 8018212:	46bd      	mov	sp, r7
 8018214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018218:	4770      	bx	lr
 801821a:	bf00      	nop
 801821c:	58024400 	.word	0x58024400

08018220 <LL_RCC_PLL1_GetR>:
  * @brief  Get PLL1 R Coefficient
  * @rmtoll PLL1DIVR        R1          LL_RCC_PLL1_GetR
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetR(void)
{
 8018220:	b480      	push	{r7}
 8018222:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_R1) >>  RCC_PLL1DIVR_R1_Pos) + 1UL);
 8018224:	4b05      	ldr	r3, [pc, #20]	@ (801823c <LL_RCC_PLL1_GetR+0x1c>)
 8018226:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8018228:	0e1b      	lsrs	r3, r3, #24
 801822a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801822e:	3301      	adds	r3, #1
}
 8018230:	4618      	mov	r0, r3
 8018232:	46bd      	mov	sp, r7
 8018234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018238:	4770      	bx	lr
 801823a:	bf00      	nop
 801823c:	58024400 	.word	0x58024400

08018240 <LL_RCC_PLL1_GetFRACN>:
  * @brief  Get PLL1 FRACN Coefficient
  * @rmtoll PLL1FRACR      FRACN1          LL_RCC_PLL1_GetFRACN
  * @retval A value between 0 and 8191 (0x1FFF)
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetFRACN(void)
{
 8018240:	b480      	push	{r7}
 8018242:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_FRACN1) >>  RCC_PLL1FRACR_FRACN1_Pos);
 8018244:	4b04      	ldr	r3, [pc, #16]	@ (8018258 <LL_RCC_PLL1_GetFRACN+0x18>)
 8018246:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8018248:	08db      	lsrs	r3, r3, #3
 801824a:	f3c3 030c 	ubfx	r3, r3, #0, #13
}
 801824e:	4618      	mov	r0, r3
 8018250:	46bd      	mov	sp, r7
 8018252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018256:	4770      	bx	lr
 8018258:	58024400 	.word	0x58024400

0801825c <LL_RCC_PLL2_IsReady>:
  * @brief  Check if PLL2 Ready
  * @rmtoll CR           PLL2RDY        LL_RCC_PLL2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_IsReady(void)
{
 801825c:	b480      	push	{r7}
 801825e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLL2RDY) == (RCC_CR_PLL2RDY)) ? 1UL : 0UL);
 8018260:	4b07      	ldr	r3, [pc, #28]	@ (8018280 <LL_RCC_PLL2_IsReady+0x24>)
 8018262:	681b      	ldr	r3, [r3, #0]
 8018264:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8018268:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801826c:	d101      	bne.n	8018272 <LL_RCC_PLL2_IsReady+0x16>
 801826e:	2301      	movs	r3, #1
 8018270:	e000      	b.n	8018274 <LL_RCC_PLL2_IsReady+0x18>
 8018272:	2300      	movs	r3, #0
}
 8018274:	4618      	mov	r0, r3
 8018276:	46bd      	mov	sp, r7
 8018278:	f85d 7b04 	ldr.w	r7, [sp], #4
 801827c:	4770      	bx	lr
 801827e:	bf00      	nop
 8018280:	58024400 	.word	0x58024400

08018284 <LL_RCC_PLL2P_IsEnabled>:
  * @brief  Check if PLL2 P is enabled
  * @rmtoll PLLCFGR           DIVP2EN         LL_RCC_PLL2P_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2P_IsEnabled(void)
{
 8018284:	b480      	push	{r7}
 8018286:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP2EN) == RCC_PLLCFGR_DIVP2EN) ? 1UL : 0UL);
 8018288:	4b07      	ldr	r3, [pc, #28]	@ (80182a8 <LL_RCC_PLL2P_IsEnabled+0x24>)
 801828a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801828c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8018290:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8018294:	d101      	bne.n	801829a <LL_RCC_PLL2P_IsEnabled+0x16>
 8018296:	2301      	movs	r3, #1
 8018298:	e000      	b.n	801829c <LL_RCC_PLL2P_IsEnabled+0x18>
 801829a:	2300      	movs	r3, #0
}
 801829c:	4618      	mov	r0, r3
 801829e:	46bd      	mov	sp, r7
 80182a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80182a4:	4770      	bx	lr
 80182a6:	bf00      	nop
 80182a8:	58024400 	.word	0x58024400

080182ac <LL_RCC_PLL2Q_IsEnabled>:
  * @brief  Check if PLL2 Q is enabled
  * @rmtoll PLLCFGR           DIVQ2EN         LL_RCC_PLL2Q_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2Q_IsEnabled(void)
{
 80182ac:	b480      	push	{r7}
 80182ae:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ2EN) == RCC_PLLCFGR_DIVQ2EN) ? 1UL : 0UL);
 80182b0:	4b07      	ldr	r3, [pc, #28]	@ (80182d0 <LL_RCC_PLL2Q_IsEnabled+0x24>)
 80182b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80182b4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80182b8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80182bc:	d101      	bne.n	80182c2 <LL_RCC_PLL2Q_IsEnabled+0x16>
 80182be:	2301      	movs	r3, #1
 80182c0:	e000      	b.n	80182c4 <LL_RCC_PLL2Q_IsEnabled+0x18>
 80182c2:	2300      	movs	r3, #0
}
 80182c4:	4618      	mov	r0, r3
 80182c6:	46bd      	mov	sp, r7
 80182c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80182cc:	4770      	bx	lr
 80182ce:	bf00      	nop
 80182d0:	58024400 	.word	0x58024400

080182d4 <LL_RCC_PLL2R_IsEnabled>:
  * @brief  Check if PLL2 R is enabled
  * @rmtoll PLLCFGR           DIVR2EN         LL_RCC_PLL2R_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2R_IsEnabled(void)
{
 80182d4:	b480      	push	{r7}
 80182d6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR2EN) == RCC_PLLCFGR_DIVR2EN) ? 1UL : 0UL);
 80182d8:	4b07      	ldr	r3, [pc, #28]	@ (80182f8 <LL_RCC_PLL2R_IsEnabled+0x24>)
 80182da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80182dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80182e0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80182e4:	d101      	bne.n	80182ea <LL_RCC_PLL2R_IsEnabled+0x16>
 80182e6:	2301      	movs	r3, #1
 80182e8:	e000      	b.n	80182ec <LL_RCC_PLL2R_IsEnabled+0x18>
 80182ea:	2300      	movs	r3, #0
}
 80182ec:	4618      	mov	r0, r3
 80182ee:	46bd      	mov	sp, r7
 80182f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80182f4:	4770      	bx	lr
 80182f6:	bf00      	nop
 80182f8:	58024400 	.word	0x58024400

080182fc <LL_RCC_PLL2FRACN_IsEnabled>:
  * @brief  Check if PLL2 FRACN is enabled
  * @rmtoll PLLCFGR           PLL2FRACEN         LL_RCC_PLL2FRACN_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2FRACN_IsEnabled(void)
{
 80182fc:	b480      	push	{r7}
 80182fe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL2FRACEN) == RCC_PLLCFGR_PLL2FRACEN) ? 1UL : 0UL);
 8018300:	4b06      	ldr	r3, [pc, #24]	@ (801831c <LL_RCC_PLL2FRACN_IsEnabled+0x20>)
 8018302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018304:	f003 0310 	and.w	r3, r3, #16
 8018308:	2b10      	cmp	r3, #16
 801830a:	d101      	bne.n	8018310 <LL_RCC_PLL2FRACN_IsEnabled+0x14>
 801830c:	2301      	movs	r3, #1
 801830e:	e000      	b.n	8018312 <LL_RCC_PLL2FRACN_IsEnabled+0x16>
 8018310:	2300      	movs	r3, #0
}
 8018312:	4618      	mov	r0, r3
 8018314:	46bd      	mov	sp, r7
 8018316:	f85d 7b04 	ldr.w	r7, [sp], #4
 801831a:	4770      	bx	lr
 801831c:	58024400 	.word	0x58024400

08018320 <LL_RCC_PLL2_GetN>:
  * @brief  Get PLL2 N Coefficient
  * @rmtoll PLL2DIVR        N2          LL_RCC_PLL2_GetN
  * @retval A value between 4 and 512
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetN(void)
{
 8018320:	b480      	push	{r7}
 8018322:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_N2) >>  RCC_PLL2DIVR_N2_Pos) + 1UL);
 8018324:	4b04      	ldr	r3, [pc, #16]	@ (8018338 <LL_RCC_PLL2_GetN+0x18>)
 8018326:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8018328:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801832c:	3301      	adds	r3, #1
}
 801832e:	4618      	mov	r0, r3
 8018330:	46bd      	mov	sp, r7
 8018332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018336:	4770      	bx	lr
 8018338:	58024400 	.word	0x58024400

0801833c <LL_RCC_PLL2_GetM>:
  * @brief  Get PLL2 M Coefficient
  * @rmtoll PLLCKSELR       DIVM2          LL_RCC_PLL2_GetM
  * @retval A value between 0 and 63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetM(void)
{
 801833c:	b480      	push	{r7}
 801833e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM2) >>  RCC_PLLCKSELR_DIVM2_Pos);
 8018340:	4b04      	ldr	r3, [pc, #16]	@ (8018354 <LL_RCC_PLL2_GetM+0x18>)
 8018342:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018344:	0b1b      	lsrs	r3, r3, #12
 8018346:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 801834a:	4618      	mov	r0, r3
 801834c:	46bd      	mov	sp, r7
 801834e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018352:	4770      	bx	lr
 8018354:	58024400 	.word	0x58024400

08018358 <LL_RCC_PLL2_GetP>:
  * @brief  Get PLL2 P Coefficient
  * @rmtoll PLL2DIVR        P2          LL_RCC_PLL2_GetP
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetP(void)
{
 8018358:	b480      	push	{r7}
 801835a:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_P2) >>  RCC_PLL2DIVR_P2_Pos) + 1UL);
 801835c:	4b05      	ldr	r3, [pc, #20]	@ (8018374 <LL_RCC_PLL2_GetP+0x1c>)
 801835e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8018360:	0a5b      	lsrs	r3, r3, #9
 8018362:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8018366:	3301      	adds	r3, #1
}
 8018368:	4618      	mov	r0, r3
 801836a:	46bd      	mov	sp, r7
 801836c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018370:	4770      	bx	lr
 8018372:	bf00      	nop
 8018374:	58024400 	.word	0x58024400

08018378 <LL_RCC_PLL2_GetQ>:
  * @brief  Get PLL2 Q Coefficient
  * @rmtoll PLL2DIVR        Q2          LL_RCC_PLL2_GetQ
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetQ(void)
{
 8018378:	b480      	push	{r7}
 801837a:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_Q2) >>  RCC_PLL2DIVR_Q2_Pos) + 1UL);
 801837c:	4b05      	ldr	r3, [pc, #20]	@ (8018394 <LL_RCC_PLL2_GetQ+0x1c>)
 801837e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8018380:	0c1b      	lsrs	r3, r3, #16
 8018382:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8018386:	3301      	adds	r3, #1
}
 8018388:	4618      	mov	r0, r3
 801838a:	46bd      	mov	sp, r7
 801838c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018390:	4770      	bx	lr
 8018392:	bf00      	nop
 8018394:	58024400 	.word	0x58024400

08018398 <LL_RCC_PLL2_GetR>:
  * @brief  Get PLL2 R Coefficient
  * @rmtoll PLL2DIVR        R2          LL_RCC_PLL2_GetR
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetR(void)
{
 8018398:	b480      	push	{r7}
 801839a:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_R2) >>  RCC_PLL2DIVR_R2_Pos) + 1UL);
 801839c:	4b05      	ldr	r3, [pc, #20]	@ (80183b4 <LL_RCC_PLL2_GetR+0x1c>)
 801839e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80183a0:	0e1b      	lsrs	r3, r3, #24
 80183a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80183a6:	3301      	adds	r3, #1
}
 80183a8:	4618      	mov	r0, r3
 80183aa:	46bd      	mov	sp, r7
 80183ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80183b0:	4770      	bx	lr
 80183b2:	bf00      	nop
 80183b4:	58024400 	.word	0x58024400

080183b8 <LL_RCC_PLL2_GetFRACN>:
  * @brief  Get PLL2 FRACN Coefficient
  * @rmtoll PLL2FRACR      FRACN2          LL_RCC_PLL2_GetFRACN
  * @retval A value between 0 and 8191 (0x1FFF)
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetFRACN(void)
{
 80183b8:	b480      	push	{r7}
 80183ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2FRACR, RCC_PLL2FRACR_FRACN2) >>  RCC_PLL2FRACR_FRACN2_Pos);
 80183bc:	4b04      	ldr	r3, [pc, #16]	@ (80183d0 <LL_RCC_PLL2_GetFRACN+0x18>)
 80183be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80183c0:	08db      	lsrs	r3, r3, #3
 80183c2:	f3c3 030c 	ubfx	r3, r3, #0, #13
}
 80183c6:	4618      	mov	r0, r3
 80183c8:	46bd      	mov	sp, r7
 80183ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80183ce:	4770      	bx	lr
 80183d0:	58024400 	.word	0x58024400

080183d4 <LL_RCC_PLL3_IsReady>:
  * @brief  Check if PLL3 Ready
  * @rmtoll CR           PLL3RDY        LL_RCC_PLL3_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_IsReady(void)
{
 80183d4:	b480      	push	{r7}
 80183d6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLL3RDY) == (RCC_CR_PLL3RDY)) ? 1UL : 0UL);
 80183d8:	4b07      	ldr	r3, [pc, #28]	@ (80183f8 <LL_RCC_PLL3_IsReady+0x24>)
 80183da:	681b      	ldr	r3, [r3, #0]
 80183dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80183e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80183e4:	d101      	bne.n	80183ea <LL_RCC_PLL3_IsReady+0x16>
 80183e6:	2301      	movs	r3, #1
 80183e8:	e000      	b.n	80183ec <LL_RCC_PLL3_IsReady+0x18>
 80183ea:	2300      	movs	r3, #0
}
 80183ec:	4618      	mov	r0, r3
 80183ee:	46bd      	mov	sp, r7
 80183f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80183f4:	4770      	bx	lr
 80183f6:	bf00      	nop
 80183f8:	58024400 	.word	0x58024400

080183fc <LL_RCC_PLL3P_IsEnabled>:
  * @brief  Check if PLL3 P is enabled
  * @rmtoll PLLCFGR           DIVP3EN         LL_RCC_PLL3P_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3P_IsEnabled(void)
{
 80183fc:	b480      	push	{r7}
 80183fe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP3EN) == RCC_PLLCFGR_DIVP3EN) ? 1UL : 0UL);
 8018400:	4b07      	ldr	r3, [pc, #28]	@ (8018420 <LL_RCC_PLL3P_IsEnabled+0x24>)
 8018402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018404:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8018408:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 801840c:	d101      	bne.n	8018412 <LL_RCC_PLL3P_IsEnabled+0x16>
 801840e:	2301      	movs	r3, #1
 8018410:	e000      	b.n	8018414 <LL_RCC_PLL3P_IsEnabled+0x18>
 8018412:	2300      	movs	r3, #0
}
 8018414:	4618      	mov	r0, r3
 8018416:	46bd      	mov	sp, r7
 8018418:	f85d 7b04 	ldr.w	r7, [sp], #4
 801841c:	4770      	bx	lr
 801841e:	bf00      	nop
 8018420:	58024400 	.word	0x58024400

08018424 <LL_RCC_PLL3Q_IsEnabled>:
  * @brief  Check if PLL3 Q is enabled
  * @rmtoll PLLCFGR           DIVQ3EN         LL_RCC_PLL3Q_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3Q_IsEnabled(void)
{
 8018424:	b480      	push	{r7}
 8018426:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ3EN) == RCC_PLLCFGR_DIVQ3EN) ? 1UL : 0UL);
 8018428:	4b07      	ldr	r3, [pc, #28]	@ (8018448 <LL_RCC_PLL3Q_IsEnabled+0x24>)
 801842a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801842c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8018430:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8018434:	d101      	bne.n	801843a <LL_RCC_PLL3Q_IsEnabled+0x16>
 8018436:	2301      	movs	r3, #1
 8018438:	e000      	b.n	801843c <LL_RCC_PLL3Q_IsEnabled+0x18>
 801843a:	2300      	movs	r3, #0
}
 801843c:	4618      	mov	r0, r3
 801843e:	46bd      	mov	sp, r7
 8018440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018444:	4770      	bx	lr
 8018446:	bf00      	nop
 8018448:	58024400 	.word	0x58024400

0801844c <LL_RCC_PLL3R_IsEnabled>:
  * @brief  Check if PLL3 R is enabled
  * @rmtoll PLLCFGR           DIVR3EN         LL_RCC_PLL3R_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3R_IsEnabled(void)
{
 801844c:	b480      	push	{r7}
 801844e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR3EN) == RCC_PLLCFGR_DIVR3EN) ? 1UL : 0UL);
 8018450:	4b07      	ldr	r3, [pc, #28]	@ (8018470 <LL_RCC_PLL3R_IsEnabled+0x24>)
 8018452:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018454:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8018458:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801845c:	d101      	bne.n	8018462 <LL_RCC_PLL3R_IsEnabled+0x16>
 801845e:	2301      	movs	r3, #1
 8018460:	e000      	b.n	8018464 <LL_RCC_PLL3R_IsEnabled+0x18>
 8018462:	2300      	movs	r3, #0
}
 8018464:	4618      	mov	r0, r3
 8018466:	46bd      	mov	sp, r7
 8018468:	f85d 7b04 	ldr.w	r7, [sp], #4
 801846c:	4770      	bx	lr
 801846e:	bf00      	nop
 8018470:	58024400 	.word	0x58024400

08018474 <LL_RCC_PLL3FRACN_IsEnabled>:
  * @brief  Check if PLL3 FRACN is enabled
  * @rmtoll PLLCFGR           PLL3FRACEN         LL_RCC_PLL3FRACN_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3FRACN_IsEnabled(void)
{
 8018474:	b480      	push	{r7}
 8018476:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL3FRACEN) == RCC_PLLCFGR_PLL3FRACEN) ? 1UL : 0UL);
 8018478:	4b07      	ldr	r3, [pc, #28]	@ (8018498 <LL_RCC_PLL3FRACN_IsEnabled+0x24>)
 801847a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801847c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8018480:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8018484:	d101      	bne.n	801848a <LL_RCC_PLL3FRACN_IsEnabled+0x16>
 8018486:	2301      	movs	r3, #1
 8018488:	e000      	b.n	801848c <LL_RCC_PLL3FRACN_IsEnabled+0x18>
 801848a:	2300      	movs	r3, #0
}
 801848c:	4618      	mov	r0, r3
 801848e:	46bd      	mov	sp, r7
 8018490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018494:	4770      	bx	lr
 8018496:	bf00      	nop
 8018498:	58024400 	.word	0x58024400

0801849c <LL_RCC_PLL3_GetN>:
  * @brief  Get PLL3 N Coefficient
  * @rmtoll PLL3DIVR        N3          LL_RCC_PLL3_GetN
  * @retval A value between 4 and 512
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetN(void)
{
 801849c:	b480      	push	{r7}
 801849e:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_N3) >>  RCC_PLL3DIVR_N3_Pos) + 1UL);
 80184a0:	4b04      	ldr	r3, [pc, #16]	@ (80184b4 <LL_RCC_PLL3_GetN+0x18>)
 80184a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80184a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80184a8:	3301      	adds	r3, #1
}
 80184aa:	4618      	mov	r0, r3
 80184ac:	46bd      	mov	sp, r7
 80184ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80184b2:	4770      	bx	lr
 80184b4:	58024400 	.word	0x58024400

080184b8 <LL_RCC_PLL3_GetM>:
  * @brief  Get PLL3 M Coefficient
  * @rmtoll PLLCKSELR       DIVM3          LL_RCC_PLL3_GetM
  * @retval A value between 0 and 63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetM(void)
{
 80184b8:	b480      	push	{r7}
 80184ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM3) >>  RCC_PLLCKSELR_DIVM3_Pos);
 80184bc:	4b04      	ldr	r3, [pc, #16]	@ (80184d0 <LL_RCC_PLL3_GetM+0x18>)
 80184be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80184c0:	0d1b      	lsrs	r3, r3, #20
 80184c2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 80184c6:	4618      	mov	r0, r3
 80184c8:	46bd      	mov	sp, r7
 80184ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80184ce:	4770      	bx	lr
 80184d0:	58024400 	.word	0x58024400

080184d4 <LL_RCC_PLL3_GetP>:
  * @brief  Get PLL3 P Coefficient
  * @rmtoll PLL3DIVR        P3          LL_RCC_PLL3_GetP
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetP(void)
{
 80184d4:	b480      	push	{r7}
 80184d6:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_P3) >>  RCC_PLL3DIVR_P3_Pos) + 1UL);
 80184d8:	4b05      	ldr	r3, [pc, #20]	@ (80184f0 <LL_RCC_PLL3_GetP+0x1c>)
 80184da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80184dc:	0a5b      	lsrs	r3, r3, #9
 80184de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80184e2:	3301      	adds	r3, #1
}
 80184e4:	4618      	mov	r0, r3
 80184e6:	46bd      	mov	sp, r7
 80184e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80184ec:	4770      	bx	lr
 80184ee:	bf00      	nop
 80184f0:	58024400 	.word	0x58024400

080184f4 <LL_RCC_PLL3_GetQ>:
  * @brief  Get PLL3 Q Coefficient
  * @rmtoll PLL3DIVR        Q3          LL_RCC_PLL3_GetQ
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetQ(void)
{
 80184f4:	b480      	push	{r7}
 80184f6:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_Q3) >>  RCC_PLL3DIVR_Q3_Pos) + 1UL);
 80184f8:	4b05      	ldr	r3, [pc, #20]	@ (8018510 <LL_RCC_PLL3_GetQ+0x1c>)
 80184fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80184fc:	0c1b      	lsrs	r3, r3, #16
 80184fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8018502:	3301      	adds	r3, #1
}
 8018504:	4618      	mov	r0, r3
 8018506:	46bd      	mov	sp, r7
 8018508:	f85d 7b04 	ldr.w	r7, [sp], #4
 801850c:	4770      	bx	lr
 801850e:	bf00      	nop
 8018510:	58024400 	.word	0x58024400

08018514 <LL_RCC_PLL3_GetR>:
  * @brief  Get PLL3 R Coefficient
  * @rmtoll PLL3DIVR        R3          LL_RCC_PLL3_GetR
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetR(void)
{
 8018514:	b480      	push	{r7}
 8018516:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_R3) >>  RCC_PLL3DIVR_R3_Pos) + 1UL);
 8018518:	4b05      	ldr	r3, [pc, #20]	@ (8018530 <LL_RCC_PLL3_GetR+0x1c>)
 801851a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801851c:	0e1b      	lsrs	r3, r3, #24
 801851e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8018522:	3301      	adds	r3, #1
}
 8018524:	4618      	mov	r0, r3
 8018526:	46bd      	mov	sp, r7
 8018528:	f85d 7b04 	ldr.w	r7, [sp], #4
 801852c:	4770      	bx	lr
 801852e:	bf00      	nop
 8018530:	58024400 	.word	0x58024400

08018534 <LL_RCC_PLL3_GetFRACN>:
  * @brief  Get PLL3 FRACN Coefficient
  * @rmtoll PLL3FRACR      FRACN3          LL_RCC_PLL3_GetFRACN
  * @retval A value between 0 and 8191 (0x1FFF)
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetFRACN(void)
{
 8018534:	b480      	push	{r7}
 8018536:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3FRACR, RCC_PLL3FRACR_FRACN3) >>  RCC_PLL3FRACR_FRACN3_Pos);
 8018538:	4b04      	ldr	r3, [pc, #16]	@ (801854c <LL_RCC_PLL3_GetFRACN+0x18>)
 801853a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801853c:	08db      	lsrs	r3, r3, #3
 801853e:	f3c3 030c 	ubfx	r3, r3, #0, #13
}
 8018542:	4618      	mov	r0, r3
 8018544:	46bd      	mov	sp, r7
 8018546:	f85d 7b04 	ldr.w	r7, [sp], #4
 801854a:	4770      	bx	lr
 801854c:	58024400 	.word	0x58024400

08018550 <LL_RCC_GetPLL1ClockFreq>:
  * @brief  Return PLL1 clocks frequencies
  * @note   LL_RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval None
  */
void LL_RCC_GetPLL1ClockFreq(LL_PLL_ClocksTypeDef *PLL_Clocks)
{
 8018550:	b580      	push	{r7, lr}
 8018552:	b08a      	sub	sp, #40	@ 0x28
 8018554:	af02      	add	r7, sp, #8
 8018556:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = LL_RCC_PERIPH_FREQUENCY_NO, pllsource;
 8018558:	2300      	movs	r3, #0
 801855a:	61fb      	str	r3, [r7, #28]
  uint32_t m, n, fracn = 0U;
 801855c:	2300      	movs	r3, #0
 801855e:	61bb      	str	r3, [r7, #24]

  /* PLL_VCO = (HSE_VALUE, CSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetSource();
 8018560:	f7ff fdc6 	bl	80180f0 <LL_RCC_PLL_GetSource>
 8018564:	6178      	str	r0, [r7, #20]

  switch (pllsource)
 8018566:	697b      	ldr	r3, [r7, #20]
 8018568:	2b02      	cmp	r3, #2
 801856a:	d01f      	beq.n	80185ac <LL_RCC_GetPLL1ClockFreq+0x5c>
 801856c:	697b      	ldr	r3, [r7, #20]
 801856e:	2b02      	cmp	r3, #2
 8018570:	d824      	bhi.n	80185bc <LL_RCC_GetPLL1ClockFreq+0x6c>
 8018572:	697b      	ldr	r3, [r7, #20]
 8018574:	2b00      	cmp	r3, #0
 8018576:	d003      	beq.n	8018580 <LL_RCC_GetPLL1ClockFreq+0x30>
 8018578:	697b      	ldr	r3, [r7, #20]
 801857a:	2b01      	cmp	r3, #1
 801857c:	d00e      	beq.n	801859c <LL_RCC_GetPLL1ClockFreq+0x4c>
      break;

    case LL_RCC_PLLSOURCE_NONE:
    default:
      /* PLL clock disabled */
      break;
 801857e:	e01d      	b.n	80185bc <LL_RCC_GetPLL1ClockFreq+0x6c>
      if (LL_RCC_HSI_IsReady() != 0U)
 8018580:	f7ff fcf8 	bl	8017f74 <LL_RCC_HSI_IsReady>
 8018584:	4603      	mov	r3, r0
 8018586:	2b00      	cmp	r3, #0
 8018588:	d01a      	beq.n	80185c0 <LL_RCC_GetPLL1ClockFreq+0x70>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 801858a:	f7ff fd05 	bl	8017f98 <LL_RCC_HSI_GetDivider>
 801858e:	4603      	mov	r3, r0
 8018590:	08db      	lsrs	r3, r3, #3
 8018592:	4a38      	ldr	r2, [pc, #224]	@ (8018674 <LL_RCC_GetPLL1ClockFreq+0x124>)
 8018594:	fa22 f303 	lsr.w	r3, r2, r3
 8018598:	61fb      	str	r3, [r7, #28]
      break;
 801859a:	e011      	b.n	80185c0 <LL_RCC_GetPLL1ClockFreq+0x70>
      if (LL_RCC_CSI_IsReady() != 0U)
 801859c:	f7ff fd0a 	bl	8017fb4 <LL_RCC_CSI_IsReady>
 80185a0:	4603      	mov	r3, r0
 80185a2:	2b00      	cmp	r3, #0
 80185a4:	d00e      	beq.n	80185c4 <LL_RCC_GetPLL1ClockFreq+0x74>
        pllinputfreq = CSI_VALUE;
 80185a6:	4b34      	ldr	r3, [pc, #208]	@ (8018678 <LL_RCC_GetPLL1ClockFreq+0x128>)
 80185a8:	61fb      	str	r3, [r7, #28]
      break;
 80185aa:	e00b      	b.n	80185c4 <LL_RCC_GetPLL1ClockFreq+0x74>
      if (LL_RCC_HSE_IsReady() != 0U)
 80185ac:	f7ff fcce 	bl	8017f4c <LL_RCC_HSE_IsReady>
 80185b0:	4603      	mov	r3, r0
 80185b2:	2b00      	cmp	r3, #0
 80185b4:	d008      	beq.n	80185c8 <LL_RCC_GetPLL1ClockFreq+0x78>
        pllinputfreq = HSE_VALUE;
 80185b6:	4b31      	ldr	r3, [pc, #196]	@ (801867c <LL_RCC_GetPLL1ClockFreq+0x12c>)
 80185b8:	61fb      	str	r3, [r7, #28]
      break;
 80185ba:	e005      	b.n	80185c8 <LL_RCC_GetPLL1ClockFreq+0x78>
      break;
 80185bc:	bf00      	nop
 80185be:	e004      	b.n	80185ca <LL_RCC_GetPLL1ClockFreq+0x7a>
      break;
 80185c0:	bf00      	nop
 80185c2:	e002      	b.n	80185ca <LL_RCC_GetPLL1ClockFreq+0x7a>
      break;
 80185c4:	bf00      	nop
 80185c6:	e000      	b.n	80185ca <LL_RCC_GetPLL1ClockFreq+0x7a>
      break;
 80185c8:	bf00      	nop
  }

  PLL_Clocks->PLL_P_Frequency = 0U;
 80185ca:	687b      	ldr	r3, [r7, #4]
 80185cc:	2200      	movs	r2, #0
 80185ce:	601a      	str	r2, [r3, #0]
  PLL_Clocks->PLL_Q_Frequency = 0U;
 80185d0:	687b      	ldr	r3, [r7, #4]
 80185d2:	2200      	movs	r2, #0
 80185d4:	605a      	str	r2, [r3, #4]
  PLL_Clocks->PLL_R_Frequency = 0U;
 80185d6:	687b      	ldr	r3, [r7, #4]
 80185d8:	2200      	movs	r2, #0
 80185da:	609a      	str	r2, [r3, #8]

  m = LL_RCC_PLL1_GetM();
 80185dc:	f7ff fdf2 	bl	80181c4 <LL_RCC_PLL1_GetM>
 80185e0:	6138      	str	r0, [r7, #16]
  n = LL_RCC_PLL1_GetN();
 80185e2:	f7ff fde1 	bl	80181a8 <LL_RCC_PLL1_GetN>
 80185e6:	60f8      	str	r0, [r7, #12]
  if (LL_RCC_PLL1FRACN_IsEnabled() != 0U)
 80185e8:	f7ff fdcc 	bl	8018184 <LL_RCC_PLL1FRACN_IsEnabled>
 80185ec:	4603      	mov	r3, r0
 80185ee:	2b00      	cmp	r3, #0
 80185f0:	d002      	beq.n	80185f8 <LL_RCC_GetPLL1ClockFreq+0xa8>
  {
    fracn = LL_RCC_PLL1_GetFRACN();
 80185f2:	f7ff fe25 	bl	8018240 <LL_RCC_PLL1_GetFRACN>
 80185f6:	61b8      	str	r0, [r7, #24]
  }

  if (m != 0U)
 80185f8:	693b      	ldr	r3, [r7, #16]
 80185fa:	2b00      	cmp	r3, #0
 80185fc:	d035      	beq.n	801866a <LL_RCC_GetPLL1ClockFreq+0x11a>
  {
    if (LL_RCC_PLL1P_IsEnabled() != 0U)
 80185fe:	f7ff fd85 	bl	801810c <LL_RCC_PLL1P_IsEnabled>
 8018602:	4603      	mov	r3, r0
 8018604:	2b00      	cmp	r3, #0
 8018606:	d00c      	beq.n	8018622 <LL_RCC_GetPLL1ClockFreq+0xd2>
    {
      PLL_Clocks->PLL_P_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL1_GetP());
 8018608:	f7ff fdea 	bl	80181e0 <LL_RCC_PLL1_GetP>
 801860c:	4603      	mov	r3, r0
 801860e:	9300      	str	r3, [sp, #0]
 8018610:	69bb      	ldr	r3, [r7, #24]
 8018612:	68fa      	ldr	r2, [r7, #12]
 8018614:	6939      	ldr	r1, [r7, #16]
 8018616:	69f8      	ldr	r0, [r7, #28]
 8018618:	f000 f964 	bl	80188e4 <LL_RCC_CalcPLLClockFreq>
 801861c:	4602      	mov	r2, r0
 801861e:	687b      	ldr	r3, [r7, #4]
 8018620:	601a      	str	r2, [r3, #0]
    }

    if (LL_RCC_PLL1Q_IsEnabled() != 0U)
 8018622:	f7ff fd87 	bl	8018134 <LL_RCC_PLL1Q_IsEnabled>
 8018626:	4603      	mov	r3, r0
 8018628:	2b00      	cmp	r3, #0
 801862a:	d00c      	beq.n	8018646 <LL_RCC_GetPLL1ClockFreq+0xf6>
    {
      PLL_Clocks->PLL_Q_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL1_GetQ());
 801862c:	f7ff fde8 	bl	8018200 <LL_RCC_PLL1_GetQ>
 8018630:	4603      	mov	r3, r0
 8018632:	9300      	str	r3, [sp, #0]
 8018634:	69bb      	ldr	r3, [r7, #24]
 8018636:	68fa      	ldr	r2, [r7, #12]
 8018638:	6939      	ldr	r1, [r7, #16]
 801863a:	69f8      	ldr	r0, [r7, #28]
 801863c:	f000 f952 	bl	80188e4 <LL_RCC_CalcPLLClockFreq>
 8018640:	4602      	mov	r2, r0
 8018642:	687b      	ldr	r3, [r7, #4]
 8018644:	605a      	str	r2, [r3, #4]
    }

    if (LL_RCC_PLL1R_IsEnabled() != 0U)
 8018646:	f7ff fd89 	bl	801815c <LL_RCC_PLL1R_IsEnabled>
 801864a:	4603      	mov	r3, r0
 801864c:	2b00      	cmp	r3, #0
 801864e:	d00c      	beq.n	801866a <LL_RCC_GetPLL1ClockFreq+0x11a>
    {
      PLL_Clocks->PLL_R_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL1_GetR());
 8018650:	f7ff fde6 	bl	8018220 <LL_RCC_PLL1_GetR>
 8018654:	4603      	mov	r3, r0
 8018656:	9300      	str	r3, [sp, #0]
 8018658:	69bb      	ldr	r3, [r7, #24]
 801865a:	68fa      	ldr	r2, [r7, #12]
 801865c:	6939      	ldr	r1, [r7, #16]
 801865e:	69f8      	ldr	r0, [r7, #28]
 8018660:	f000 f940 	bl	80188e4 <LL_RCC_CalcPLLClockFreq>
 8018664:	4602      	mov	r2, r0
 8018666:	687b      	ldr	r3, [r7, #4]
 8018668:	609a      	str	r2, [r3, #8]
    }
  }
}
 801866a:	bf00      	nop
 801866c:	3720      	adds	r7, #32
 801866e:	46bd      	mov	sp, r7
 8018670:	bd80      	pop	{r7, pc}
 8018672:	bf00      	nop
 8018674:	03d09000 	.word	0x03d09000
 8018678:	003d0900 	.word	0x003d0900
 801867c:	017d7840 	.word	0x017d7840

08018680 <LL_RCC_GetPLL2ClockFreq>:
  * @brief  Return PLL2 clocks frequencies
  * @note   LL_RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval None
  */
void LL_RCC_GetPLL2ClockFreq(LL_PLL_ClocksTypeDef *PLL_Clocks)
{
 8018680:	b580      	push	{r7, lr}
 8018682:	b08a      	sub	sp, #40	@ 0x28
 8018684:	af02      	add	r7, sp, #8
 8018686:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = LL_RCC_PERIPH_FREQUENCY_NO, pllsource;
 8018688:	2300      	movs	r3, #0
 801868a:	61fb      	str	r3, [r7, #28]
  uint32_t m, n, fracn = 0U;
 801868c:	2300      	movs	r3, #0
 801868e:	61bb      	str	r3, [r7, #24]

  /* PLL_VCO = (HSE_VALUE, CSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetSource();
 8018690:	f7ff fd2e 	bl	80180f0 <LL_RCC_PLL_GetSource>
 8018694:	6178      	str	r0, [r7, #20]

  switch (pllsource)
 8018696:	697b      	ldr	r3, [r7, #20]
 8018698:	2b02      	cmp	r3, #2
 801869a:	d01f      	beq.n	80186dc <LL_RCC_GetPLL2ClockFreq+0x5c>
 801869c:	697b      	ldr	r3, [r7, #20]
 801869e:	2b02      	cmp	r3, #2
 80186a0:	d824      	bhi.n	80186ec <LL_RCC_GetPLL2ClockFreq+0x6c>
 80186a2:	697b      	ldr	r3, [r7, #20]
 80186a4:	2b00      	cmp	r3, #0
 80186a6:	d003      	beq.n	80186b0 <LL_RCC_GetPLL2ClockFreq+0x30>
 80186a8:	697b      	ldr	r3, [r7, #20]
 80186aa:	2b01      	cmp	r3, #1
 80186ac:	d00e      	beq.n	80186cc <LL_RCC_GetPLL2ClockFreq+0x4c>
      break;

    case LL_RCC_PLLSOURCE_NONE:
    default:
      /* PLL clock disabled */
      break;
 80186ae:	e01d      	b.n	80186ec <LL_RCC_GetPLL2ClockFreq+0x6c>
      if (LL_RCC_HSI_IsReady() != 0U)
 80186b0:	f7ff fc60 	bl	8017f74 <LL_RCC_HSI_IsReady>
 80186b4:	4603      	mov	r3, r0
 80186b6:	2b00      	cmp	r3, #0
 80186b8:	d01a      	beq.n	80186f0 <LL_RCC_GetPLL2ClockFreq+0x70>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 80186ba:	f7ff fc6d 	bl	8017f98 <LL_RCC_HSI_GetDivider>
 80186be:	4603      	mov	r3, r0
 80186c0:	08db      	lsrs	r3, r3, #3
 80186c2:	4a38      	ldr	r2, [pc, #224]	@ (80187a4 <LL_RCC_GetPLL2ClockFreq+0x124>)
 80186c4:	fa22 f303 	lsr.w	r3, r2, r3
 80186c8:	61fb      	str	r3, [r7, #28]
      break;
 80186ca:	e011      	b.n	80186f0 <LL_RCC_GetPLL2ClockFreq+0x70>
      if (LL_RCC_CSI_IsReady() != 0U)
 80186cc:	f7ff fc72 	bl	8017fb4 <LL_RCC_CSI_IsReady>
 80186d0:	4603      	mov	r3, r0
 80186d2:	2b00      	cmp	r3, #0
 80186d4:	d00e      	beq.n	80186f4 <LL_RCC_GetPLL2ClockFreq+0x74>
        pllinputfreq = CSI_VALUE;
 80186d6:	4b34      	ldr	r3, [pc, #208]	@ (80187a8 <LL_RCC_GetPLL2ClockFreq+0x128>)
 80186d8:	61fb      	str	r3, [r7, #28]
      break;
 80186da:	e00b      	b.n	80186f4 <LL_RCC_GetPLL2ClockFreq+0x74>
      if (LL_RCC_HSE_IsReady() != 0U)
 80186dc:	f7ff fc36 	bl	8017f4c <LL_RCC_HSE_IsReady>
 80186e0:	4603      	mov	r3, r0
 80186e2:	2b00      	cmp	r3, #0
 80186e4:	d008      	beq.n	80186f8 <LL_RCC_GetPLL2ClockFreq+0x78>
        pllinputfreq = HSE_VALUE;
 80186e6:	4b31      	ldr	r3, [pc, #196]	@ (80187ac <LL_RCC_GetPLL2ClockFreq+0x12c>)
 80186e8:	61fb      	str	r3, [r7, #28]
      break;
 80186ea:	e005      	b.n	80186f8 <LL_RCC_GetPLL2ClockFreq+0x78>
      break;
 80186ec:	bf00      	nop
 80186ee:	e004      	b.n	80186fa <LL_RCC_GetPLL2ClockFreq+0x7a>
      break;
 80186f0:	bf00      	nop
 80186f2:	e002      	b.n	80186fa <LL_RCC_GetPLL2ClockFreq+0x7a>
      break;
 80186f4:	bf00      	nop
 80186f6:	e000      	b.n	80186fa <LL_RCC_GetPLL2ClockFreq+0x7a>
      break;
 80186f8:	bf00      	nop
  }

  PLL_Clocks->PLL_P_Frequency = 0U;
 80186fa:	687b      	ldr	r3, [r7, #4]
 80186fc:	2200      	movs	r2, #0
 80186fe:	601a      	str	r2, [r3, #0]
  PLL_Clocks->PLL_Q_Frequency = 0U;
 8018700:	687b      	ldr	r3, [r7, #4]
 8018702:	2200      	movs	r2, #0
 8018704:	605a      	str	r2, [r3, #4]
  PLL_Clocks->PLL_R_Frequency = 0U;
 8018706:	687b      	ldr	r3, [r7, #4]
 8018708:	2200      	movs	r2, #0
 801870a:	609a      	str	r2, [r3, #8]

  m = LL_RCC_PLL2_GetM();
 801870c:	f7ff fe16 	bl	801833c <LL_RCC_PLL2_GetM>
 8018710:	6138      	str	r0, [r7, #16]
  n = LL_RCC_PLL2_GetN();
 8018712:	f7ff fe05 	bl	8018320 <LL_RCC_PLL2_GetN>
 8018716:	60f8      	str	r0, [r7, #12]
  if (LL_RCC_PLL2FRACN_IsEnabled() != 0U)
 8018718:	f7ff fdf0 	bl	80182fc <LL_RCC_PLL2FRACN_IsEnabled>
 801871c:	4603      	mov	r3, r0
 801871e:	2b00      	cmp	r3, #0
 8018720:	d002      	beq.n	8018728 <LL_RCC_GetPLL2ClockFreq+0xa8>
  {
    fracn = LL_RCC_PLL2_GetFRACN();
 8018722:	f7ff fe49 	bl	80183b8 <LL_RCC_PLL2_GetFRACN>
 8018726:	61b8      	str	r0, [r7, #24]
  }

  if (m != 0U)
 8018728:	693b      	ldr	r3, [r7, #16]
 801872a:	2b00      	cmp	r3, #0
 801872c:	d035      	beq.n	801879a <LL_RCC_GetPLL2ClockFreq+0x11a>
  {
    if (LL_RCC_PLL2P_IsEnabled() != 0U)
 801872e:	f7ff fda9 	bl	8018284 <LL_RCC_PLL2P_IsEnabled>
 8018732:	4603      	mov	r3, r0
 8018734:	2b00      	cmp	r3, #0
 8018736:	d00c      	beq.n	8018752 <LL_RCC_GetPLL2ClockFreq+0xd2>
    {
      PLL_Clocks->PLL_P_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL2_GetP());
 8018738:	f7ff fe0e 	bl	8018358 <LL_RCC_PLL2_GetP>
 801873c:	4603      	mov	r3, r0
 801873e:	9300      	str	r3, [sp, #0]
 8018740:	69bb      	ldr	r3, [r7, #24]
 8018742:	68fa      	ldr	r2, [r7, #12]
 8018744:	6939      	ldr	r1, [r7, #16]
 8018746:	69f8      	ldr	r0, [r7, #28]
 8018748:	f000 f8cc 	bl	80188e4 <LL_RCC_CalcPLLClockFreq>
 801874c:	4602      	mov	r2, r0
 801874e:	687b      	ldr	r3, [r7, #4]
 8018750:	601a      	str	r2, [r3, #0]
    }

    if (LL_RCC_PLL2Q_IsEnabled() != 0U)
 8018752:	f7ff fdab 	bl	80182ac <LL_RCC_PLL2Q_IsEnabled>
 8018756:	4603      	mov	r3, r0
 8018758:	2b00      	cmp	r3, #0
 801875a:	d00c      	beq.n	8018776 <LL_RCC_GetPLL2ClockFreq+0xf6>
    {
      PLL_Clocks->PLL_Q_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL2_GetQ());
 801875c:	f7ff fe0c 	bl	8018378 <LL_RCC_PLL2_GetQ>
 8018760:	4603      	mov	r3, r0
 8018762:	9300      	str	r3, [sp, #0]
 8018764:	69bb      	ldr	r3, [r7, #24]
 8018766:	68fa      	ldr	r2, [r7, #12]
 8018768:	6939      	ldr	r1, [r7, #16]
 801876a:	69f8      	ldr	r0, [r7, #28]
 801876c:	f000 f8ba 	bl	80188e4 <LL_RCC_CalcPLLClockFreq>
 8018770:	4602      	mov	r2, r0
 8018772:	687b      	ldr	r3, [r7, #4]
 8018774:	605a      	str	r2, [r3, #4]
    }

    if (LL_RCC_PLL2R_IsEnabled() != 0U)
 8018776:	f7ff fdad 	bl	80182d4 <LL_RCC_PLL2R_IsEnabled>
 801877a:	4603      	mov	r3, r0
 801877c:	2b00      	cmp	r3, #0
 801877e:	d00c      	beq.n	801879a <LL_RCC_GetPLL2ClockFreq+0x11a>
    {
      PLL_Clocks->PLL_R_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL2_GetR());
 8018780:	f7ff fe0a 	bl	8018398 <LL_RCC_PLL2_GetR>
 8018784:	4603      	mov	r3, r0
 8018786:	9300      	str	r3, [sp, #0]
 8018788:	69bb      	ldr	r3, [r7, #24]
 801878a:	68fa      	ldr	r2, [r7, #12]
 801878c:	6939      	ldr	r1, [r7, #16]
 801878e:	69f8      	ldr	r0, [r7, #28]
 8018790:	f000 f8a8 	bl	80188e4 <LL_RCC_CalcPLLClockFreq>
 8018794:	4602      	mov	r2, r0
 8018796:	687b      	ldr	r3, [r7, #4]
 8018798:	609a      	str	r2, [r3, #8]
    }
  }
}
 801879a:	bf00      	nop
 801879c:	3720      	adds	r7, #32
 801879e:	46bd      	mov	sp, r7
 80187a0:	bd80      	pop	{r7, pc}
 80187a2:	bf00      	nop
 80187a4:	03d09000 	.word	0x03d09000
 80187a8:	003d0900 	.word	0x003d0900
 80187ac:	017d7840 	.word	0x017d7840

080187b0 <LL_RCC_GetPLL3ClockFreq>:
  * @brief  Return PLL3 clocks frequencies
  * @note   LL_RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval None
  */
void LL_RCC_GetPLL3ClockFreq(LL_PLL_ClocksTypeDef *PLL_Clocks)
{
 80187b0:	b580      	push	{r7, lr}
 80187b2:	b08a      	sub	sp, #40	@ 0x28
 80187b4:	af02      	add	r7, sp, #8
 80187b6:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = LL_RCC_PERIPH_FREQUENCY_NO, pllsource;
 80187b8:	2300      	movs	r3, #0
 80187ba:	61fb      	str	r3, [r7, #28]
  uint32_t m, n, fracn = 0U;
 80187bc:	2300      	movs	r3, #0
 80187be:	61bb      	str	r3, [r7, #24]

  /* PLL_VCO = (HSE_VALUE, CSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetSource();
 80187c0:	f7ff fc96 	bl	80180f0 <LL_RCC_PLL_GetSource>
 80187c4:	6178      	str	r0, [r7, #20]

  switch (pllsource)
 80187c6:	697b      	ldr	r3, [r7, #20]
 80187c8:	2b02      	cmp	r3, #2
 80187ca:	d01f      	beq.n	801880c <LL_RCC_GetPLL3ClockFreq+0x5c>
 80187cc:	697b      	ldr	r3, [r7, #20]
 80187ce:	2b02      	cmp	r3, #2
 80187d0:	d824      	bhi.n	801881c <LL_RCC_GetPLL3ClockFreq+0x6c>
 80187d2:	697b      	ldr	r3, [r7, #20]
 80187d4:	2b00      	cmp	r3, #0
 80187d6:	d003      	beq.n	80187e0 <LL_RCC_GetPLL3ClockFreq+0x30>
 80187d8:	697b      	ldr	r3, [r7, #20]
 80187da:	2b01      	cmp	r3, #1
 80187dc:	d00e      	beq.n	80187fc <LL_RCC_GetPLL3ClockFreq+0x4c>
      break;

    case LL_RCC_PLLSOURCE_NONE:
    default:
      /* PLL clock disabled */
      break;
 80187de:	e01d      	b.n	801881c <LL_RCC_GetPLL3ClockFreq+0x6c>
      if (LL_RCC_HSI_IsReady() != 0U)
 80187e0:	f7ff fbc8 	bl	8017f74 <LL_RCC_HSI_IsReady>
 80187e4:	4603      	mov	r3, r0
 80187e6:	2b00      	cmp	r3, #0
 80187e8:	d01a      	beq.n	8018820 <LL_RCC_GetPLL3ClockFreq+0x70>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 80187ea:	f7ff fbd5 	bl	8017f98 <LL_RCC_HSI_GetDivider>
 80187ee:	4603      	mov	r3, r0
 80187f0:	08db      	lsrs	r3, r3, #3
 80187f2:	4a39      	ldr	r2, [pc, #228]	@ (80188d8 <LL_RCC_GetPLL3ClockFreq+0x128>)
 80187f4:	fa22 f303 	lsr.w	r3, r2, r3
 80187f8:	61fb      	str	r3, [r7, #28]
      break;
 80187fa:	e011      	b.n	8018820 <LL_RCC_GetPLL3ClockFreq+0x70>
      if (LL_RCC_CSI_IsReady() != 0U)
 80187fc:	f7ff fbda 	bl	8017fb4 <LL_RCC_CSI_IsReady>
 8018800:	4603      	mov	r3, r0
 8018802:	2b00      	cmp	r3, #0
 8018804:	d00e      	beq.n	8018824 <LL_RCC_GetPLL3ClockFreq+0x74>
        pllinputfreq = CSI_VALUE;
 8018806:	4b35      	ldr	r3, [pc, #212]	@ (80188dc <LL_RCC_GetPLL3ClockFreq+0x12c>)
 8018808:	61fb      	str	r3, [r7, #28]
      break;
 801880a:	e00b      	b.n	8018824 <LL_RCC_GetPLL3ClockFreq+0x74>
      if (LL_RCC_HSE_IsReady() != 0U)
 801880c:	f7ff fb9e 	bl	8017f4c <LL_RCC_HSE_IsReady>
 8018810:	4603      	mov	r3, r0
 8018812:	2b00      	cmp	r3, #0
 8018814:	d008      	beq.n	8018828 <LL_RCC_GetPLL3ClockFreq+0x78>
        pllinputfreq = HSE_VALUE;
 8018816:	4b32      	ldr	r3, [pc, #200]	@ (80188e0 <LL_RCC_GetPLL3ClockFreq+0x130>)
 8018818:	61fb      	str	r3, [r7, #28]
      break;
 801881a:	e005      	b.n	8018828 <LL_RCC_GetPLL3ClockFreq+0x78>
      break;
 801881c:	bf00      	nop
 801881e:	e004      	b.n	801882a <LL_RCC_GetPLL3ClockFreq+0x7a>
      break;
 8018820:	bf00      	nop
 8018822:	e002      	b.n	801882a <LL_RCC_GetPLL3ClockFreq+0x7a>
      break;
 8018824:	bf00      	nop
 8018826:	e000      	b.n	801882a <LL_RCC_GetPLL3ClockFreq+0x7a>
      break;
 8018828:	bf00      	nop
  }

  PLL_Clocks->PLL_P_Frequency = 0U;
 801882a:	687b      	ldr	r3, [r7, #4]
 801882c:	2200      	movs	r2, #0
 801882e:	601a      	str	r2, [r3, #0]
  PLL_Clocks->PLL_Q_Frequency = 0U;
 8018830:	687b      	ldr	r3, [r7, #4]
 8018832:	2200      	movs	r2, #0
 8018834:	605a      	str	r2, [r3, #4]
  PLL_Clocks->PLL_R_Frequency = 0U;
 8018836:	687b      	ldr	r3, [r7, #4]
 8018838:	2200      	movs	r2, #0
 801883a:	609a      	str	r2, [r3, #8]

  m = LL_RCC_PLL3_GetM();
 801883c:	f7ff fe3c 	bl	80184b8 <LL_RCC_PLL3_GetM>
 8018840:	6138      	str	r0, [r7, #16]
  n = LL_RCC_PLL3_GetN();
 8018842:	f7ff fe2b 	bl	801849c <LL_RCC_PLL3_GetN>
 8018846:	60f8      	str	r0, [r7, #12]
  if (LL_RCC_PLL3FRACN_IsEnabled() != 0U)
 8018848:	f7ff fe14 	bl	8018474 <LL_RCC_PLL3FRACN_IsEnabled>
 801884c:	4603      	mov	r3, r0
 801884e:	2b00      	cmp	r3, #0
 8018850:	d002      	beq.n	8018858 <LL_RCC_GetPLL3ClockFreq+0xa8>
  {
    fracn = LL_RCC_PLL3_GetFRACN();
 8018852:	f7ff fe6f 	bl	8018534 <LL_RCC_PLL3_GetFRACN>
 8018856:	61b8      	str	r0, [r7, #24]
  }

  if ((m != 0U) && (pllinputfreq != 0U))
 8018858:	693b      	ldr	r3, [r7, #16]
 801885a:	2b00      	cmp	r3, #0
 801885c:	d038      	beq.n	80188d0 <LL_RCC_GetPLL3ClockFreq+0x120>
 801885e:	69fb      	ldr	r3, [r7, #28]
 8018860:	2b00      	cmp	r3, #0
 8018862:	d035      	beq.n	80188d0 <LL_RCC_GetPLL3ClockFreq+0x120>
  {
    if (LL_RCC_PLL3P_IsEnabled() != 0U)
 8018864:	f7ff fdca 	bl	80183fc <LL_RCC_PLL3P_IsEnabled>
 8018868:	4603      	mov	r3, r0
 801886a:	2b00      	cmp	r3, #0
 801886c:	d00c      	beq.n	8018888 <LL_RCC_GetPLL3ClockFreq+0xd8>
    {
      PLL_Clocks->PLL_P_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL3_GetP());
 801886e:	f7ff fe31 	bl	80184d4 <LL_RCC_PLL3_GetP>
 8018872:	4603      	mov	r3, r0
 8018874:	9300      	str	r3, [sp, #0]
 8018876:	69bb      	ldr	r3, [r7, #24]
 8018878:	68fa      	ldr	r2, [r7, #12]
 801887a:	6939      	ldr	r1, [r7, #16]
 801887c:	69f8      	ldr	r0, [r7, #28]
 801887e:	f000 f831 	bl	80188e4 <LL_RCC_CalcPLLClockFreq>
 8018882:	4602      	mov	r2, r0
 8018884:	687b      	ldr	r3, [r7, #4]
 8018886:	601a      	str	r2, [r3, #0]
    }

    if (LL_RCC_PLL3Q_IsEnabled() != 0U)
 8018888:	f7ff fdcc 	bl	8018424 <LL_RCC_PLL3Q_IsEnabled>
 801888c:	4603      	mov	r3, r0
 801888e:	2b00      	cmp	r3, #0
 8018890:	d00c      	beq.n	80188ac <LL_RCC_GetPLL3ClockFreq+0xfc>
    {
      PLL_Clocks->PLL_Q_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL3_GetQ());
 8018892:	f7ff fe2f 	bl	80184f4 <LL_RCC_PLL3_GetQ>
 8018896:	4603      	mov	r3, r0
 8018898:	9300      	str	r3, [sp, #0]
 801889a:	69bb      	ldr	r3, [r7, #24]
 801889c:	68fa      	ldr	r2, [r7, #12]
 801889e:	6939      	ldr	r1, [r7, #16]
 80188a0:	69f8      	ldr	r0, [r7, #28]
 80188a2:	f000 f81f 	bl	80188e4 <LL_RCC_CalcPLLClockFreq>
 80188a6:	4602      	mov	r2, r0
 80188a8:	687b      	ldr	r3, [r7, #4]
 80188aa:	605a      	str	r2, [r3, #4]
    }

    if (LL_RCC_PLL3R_IsEnabled() != 0U)
 80188ac:	f7ff fdce 	bl	801844c <LL_RCC_PLL3R_IsEnabled>
 80188b0:	4603      	mov	r3, r0
 80188b2:	2b00      	cmp	r3, #0
 80188b4:	d00c      	beq.n	80188d0 <LL_RCC_GetPLL3ClockFreq+0x120>
    {
      PLL_Clocks->PLL_R_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL3_GetR());
 80188b6:	f7ff fe2d 	bl	8018514 <LL_RCC_PLL3_GetR>
 80188ba:	4603      	mov	r3, r0
 80188bc:	9300      	str	r3, [sp, #0]
 80188be:	69bb      	ldr	r3, [r7, #24]
 80188c0:	68fa      	ldr	r2, [r7, #12]
 80188c2:	6939      	ldr	r1, [r7, #16]
 80188c4:	69f8      	ldr	r0, [r7, #28]
 80188c6:	f000 f80d 	bl	80188e4 <LL_RCC_CalcPLLClockFreq>
 80188ca:	4602      	mov	r2, r0
 80188cc:	687b      	ldr	r3, [r7, #4]
 80188ce:	609a      	str	r2, [r3, #8]
    }
  }
}
 80188d0:	bf00      	nop
 80188d2:	3720      	adds	r7, #32
 80188d4:	46bd      	mov	sp, r7
 80188d6:	bd80      	pop	{r7, pc}
 80188d8:	03d09000 	.word	0x03d09000
 80188dc:	003d0900 	.word	0x003d0900
 80188e0:	017d7840 	.word	0x017d7840

080188e4 <LL_RCC_CalcPLLClockFreq>:
  * @param  PQR    VCO output divider (P, Q or R)
  *                Between 1 and 128, except for PLL1P Odd value not allowed
  * @retval PLL1 clock frequency (in Hz)
  */
uint32_t LL_RCC_CalcPLLClockFreq(uint32_t PLLInputFreq, uint32_t M, uint32_t N, uint32_t FRACN, uint32_t PQR)
{
 80188e4:	b480      	push	{r7}
 80188e6:	b087      	sub	sp, #28
 80188e8:	af00      	add	r7, sp, #0
 80188ea:	60f8      	str	r0, [r7, #12]
 80188ec:	60b9      	str	r1, [r7, #8]
 80188ee:	607a      	str	r2, [r7, #4]
 80188f0:	603b      	str	r3, [r7, #0]
  float_t freq;

  freq = ((float_t)PLLInputFreq / (float_t)M) * ((float_t)N + ((float_t)FRACN / (float_t)0x2000));
 80188f2:	68fb      	ldr	r3, [r7, #12]
 80188f4:	ee07 3a90 	vmov	s15, r3
 80188f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80188fc:	68bb      	ldr	r3, [r7, #8]
 80188fe:	ee07 3a90 	vmov	s15, r3
 8018902:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8018906:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801890a:	687b      	ldr	r3, [r7, #4]
 801890c:	ee07 3a90 	vmov	s15, r3
 8018910:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8018914:	683b      	ldr	r3, [r7, #0]
 8018916:	ee07 3a90 	vmov	s15, r3
 801891a:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 801891e:	eddf 5a10 	vldr	s11, [pc, #64]	@ 8018960 <LL_RCC_CalcPLLClockFreq+0x7c>
 8018922:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8018926:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801892a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801892e:	edc7 7a05 	vstr	s15, [r7, #20]

  freq = freq / (float_t)PQR;
 8018932:	6a3b      	ldr	r3, [r7, #32]
 8018934:	ee07 3a90 	vmov	s15, r3
 8018938:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 801893c:	edd7 6a05 	vldr	s13, [r7, #20]
 8018940:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8018944:	edc7 7a05 	vstr	s15, [r7, #20]

  return (uint32_t)freq;
 8018948:	edd7 7a05 	vldr	s15, [r7, #20]
 801894c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8018950:	ee17 3a90 	vmov	r3, s15
}
 8018954:	4618      	mov	r0, r3
 8018956:	371c      	adds	r7, #28
 8018958:	46bd      	mov	sp, r7
 801895a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801895e:	4770      	bx	lr
 8018960:	46000000 	.word	0x46000000

08018964 <LL_RCC_GetUSARTClockFreq>:
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8018964:	b590      	push	{r4, r7, lr}
 8018966:	b087      	sub	sp, #28
 8018968:	af00      	add	r7, sp, #0
 801896a:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 801896c:	2300      	movs	r3, #0
 801896e:	617b      	str	r3, [r7, #20]
  LL_PLL_ClocksTypeDef PLL_Clocks;

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8018970:	6878      	ldr	r0, [r7, #4]
 8018972:	f7ff fbb1 	bl	80180d8 <LL_RCC_GetUSARTClockSource>
 8018976:	4603      	mov	r3, r0
 8018978:	4a62      	ldr	r2, [pc, #392]	@ (8018b04 <LL_RCC_GetUSARTClockFreq+0x1a0>)
 801897a:	4293      	cmp	r3, r2
 801897c:	f000 80a9 	beq.w	8018ad2 <LL_RCC_GetUSARTClockFreq+0x16e>
 8018980:	4a60      	ldr	r2, [pc, #384]	@ (8018b04 <LL_RCC_GetUSARTClockFreq+0x1a0>)
 8018982:	4293      	cmp	r3, r2
 8018984:	f200 80ae 	bhi.w	8018ae4 <LL_RCC_GetUSARTClockFreq+0x180>
 8018988:	4a5f      	ldr	r2, [pc, #380]	@ (8018b08 <LL_RCC_GetUSARTClockFreq+0x1a4>)
 801898a:	4293      	cmp	r3, r2
 801898c:	f000 80a1 	beq.w	8018ad2 <LL_RCC_GetUSARTClockFreq+0x16e>
 8018990:	4a5d      	ldr	r2, [pc, #372]	@ (8018b08 <LL_RCC_GetUSARTClockFreq+0x1a4>)
 8018992:	4293      	cmp	r3, r2
 8018994:	f200 80a6 	bhi.w	8018ae4 <LL_RCC_GetUSARTClockFreq+0x180>
 8018998:	4a5c      	ldr	r2, [pc, #368]	@ (8018b0c <LL_RCC_GetUSARTClockFreq+0x1a8>)
 801899a:	4293      	cmp	r3, r2
 801899c:	f000 8091 	beq.w	8018ac2 <LL_RCC_GetUSARTClockFreq+0x15e>
 80189a0:	4a5a      	ldr	r2, [pc, #360]	@ (8018b0c <LL_RCC_GetUSARTClockFreq+0x1a8>)
 80189a2:	4293      	cmp	r3, r2
 80189a4:	f200 809e 	bhi.w	8018ae4 <LL_RCC_GetUSARTClockFreq+0x180>
 80189a8:	4a59      	ldr	r2, [pc, #356]	@ (8018b10 <LL_RCC_GetUSARTClockFreq+0x1ac>)
 80189aa:	4293      	cmp	r3, r2
 80189ac:	f000 8089 	beq.w	8018ac2 <LL_RCC_GetUSARTClockFreq+0x15e>
 80189b0:	4a57      	ldr	r2, [pc, #348]	@ (8018b10 <LL_RCC_GetUSARTClockFreq+0x1ac>)
 80189b2:	4293      	cmp	r3, r2
 80189b4:	f200 8096 	bhi.w	8018ae4 <LL_RCC_GetUSARTClockFreq+0x180>
 80189b8:	4a56      	ldr	r2, [pc, #344]	@ (8018b14 <LL_RCC_GetUSARTClockFreq+0x1b0>)
 80189ba:	4293      	cmp	r3, r2
 80189bc:	d073      	beq.n	8018aa6 <LL_RCC_GetUSARTClockFreq+0x142>
 80189be:	4a55      	ldr	r2, [pc, #340]	@ (8018b14 <LL_RCC_GetUSARTClockFreq+0x1b0>)
 80189c0:	4293      	cmp	r3, r2
 80189c2:	f200 808f 	bhi.w	8018ae4 <LL_RCC_GetUSARTClockFreq+0x180>
 80189c6:	4a54      	ldr	r2, [pc, #336]	@ (8018b18 <LL_RCC_GetUSARTClockFreq+0x1b4>)
 80189c8:	4293      	cmp	r3, r2
 80189ca:	d06c      	beq.n	8018aa6 <LL_RCC_GetUSARTClockFreq+0x142>
 80189cc:	4a52      	ldr	r2, [pc, #328]	@ (8018b18 <LL_RCC_GetUSARTClockFreq+0x1b4>)
 80189ce:	4293      	cmp	r3, r2
 80189d0:	f200 8088 	bhi.w	8018ae4 <LL_RCC_GetUSARTClockFreq+0x180>
 80189d4:	4a51      	ldr	r2, [pc, #324]	@ (8018b1c <LL_RCC_GetUSARTClockFreq+0x1b8>)
 80189d6:	4293      	cmp	r3, r2
 80189d8:	d058      	beq.n	8018a8c <LL_RCC_GetUSARTClockFreq+0x128>
 80189da:	4a50      	ldr	r2, [pc, #320]	@ (8018b1c <LL_RCC_GetUSARTClockFreq+0x1b8>)
 80189dc:	4293      	cmp	r3, r2
 80189de:	f200 8081 	bhi.w	8018ae4 <LL_RCC_GetUSARTClockFreq+0x180>
 80189e2:	4a4f      	ldr	r2, [pc, #316]	@ (8018b20 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 80189e4:	4293      	cmp	r3, r2
 80189e6:	d051      	beq.n	8018a8c <LL_RCC_GetUSARTClockFreq+0x128>
 80189e8:	4a4d      	ldr	r2, [pc, #308]	@ (8018b20 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 80189ea:	4293      	cmp	r3, r2
 80189ec:	d87a      	bhi.n	8018ae4 <LL_RCC_GetUSARTClockFreq+0x180>
 80189ee:	4a4d      	ldr	r2, [pc, #308]	@ (8018b24 <LL_RCC_GetUSARTClockFreq+0x1c0>)
 80189f0:	4293      	cmp	r3, r2
 80189f2:	d03e      	beq.n	8018a72 <LL_RCC_GetUSARTClockFreq+0x10e>
 80189f4:	4a4b      	ldr	r2, [pc, #300]	@ (8018b24 <LL_RCC_GetUSARTClockFreq+0x1c0>)
 80189f6:	4293      	cmp	r3, r2
 80189f8:	d874      	bhi.n	8018ae4 <LL_RCC_GetUSARTClockFreq+0x180>
 80189fa:	4a4b      	ldr	r2, [pc, #300]	@ (8018b28 <LL_RCC_GetUSARTClockFreq+0x1c4>)
 80189fc:	4293      	cmp	r3, r2
 80189fe:	d038      	beq.n	8018a72 <LL_RCC_GetUSARTClockFreq+0x10e>
 8018a00:	4a49      	ldr	r2, [pc, #292]	@ (8018b28 <LL_RCC_GetUSARTClockFreq+0x1c4>)
 8018a02:	4293      	cmp	r3, r2
 8018a04:	d86e      	bhi.n	8018ae4 <LL_RCC_GetUSARTClockFreq+0x180>
 8018a06:	4a49      	ldr	r2, [pc, #292]	@ (8018b2c <LL_RCC_GetUSARTClockFreq+0x1c8>)
 8018a08:	4293      	cmp	r3, r2
 8018a0a:	d01a      	beq.n	8018a42 <LL_RCC_GetUSARTClockFreq+0xde>
 8018a0c:	4a48      	ldr	r2, [pc, #288]	@ (8018b30 <LL_RCC_GetUSARTClockFreq+0x1cc>)
 8018a0e:	4293      	cmp	r3, r2
 8018a10:	d168      	bne.n	8018ae4 <LL_RCC_GetUSARTClockFreq+0x180>
  {
    case LL_RCC_USART16_CLKSOURCE_PCLK2:
      usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(LL_RCC_CALC_SYSCLK_FREQ(RCC_GetSystemClockFreq(), LL_RCC_GetSysPrescaler())));
 8018a12:	f000 f895 	bl	8018b40 <RCC_GetSystemClockFreq>
 8018a16:	4604      	mov	r4, r0
 8018a18:	f7ff fb00 	bl	801801c <LL_RCC_GetSysPrescaler>
 8018a1c:	4603      	mov	r3, r0
 8018a1e:	0a1b      	lsrs	r3, r3, #8
 8018a20:	f003 030f 	and.w	r3, r3, #15
 8018a24:	4a43      	ldr	r2, [pc, #268]	@ (8018b34 <LL_RCC_GetUSARTClockFreq+0x1d0>)
 8018a26:	5cd3      	ldrb	r3, [r2, r3]
 8018a28:	f003 031f 	and.w	r3, r3, #31
 8018a2c:	fa24 f303 	lsr.w	r3, r4, r3
 8018a30:	4618      	mov	r0, r3
 8018a32:	f000 f8e7 	bl	8018c04 <RCC_GetHCLKClockFreq>
 8018a36:	4603      	mov	r3, r0
 8018a38:	4618      	mov	r0, r3
 8018a3a:	f000 f911 	bl	8018c60 <RCC_GetPCLK2ClockFreq>
 8018a3e:	6178      	str	r0, [r7, #20]
      break;
 8018a40:	e05b      	b.n	8018afa <LL_RCC_GetUSARTClockFreq+0x196>

    case LL_RCC_USART234578_CLKSOURCE_PCLK1:
      usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(LL_RCC_CALC_SYSCLK_FREQ(RCC_GetSystemClockFreq(), LL_RCC_GetSysPrescaler())));
 8018a42:	f000 f87d 	bl	8018b40 <RCC_GetSystemClockFreq>
 8018a46:	4604      	mov	r4, r0
 8018a48:	f7ff fae8 	bl	801801c <LL_RCC_GetSysPrescaler>
 8018a4c:	4603      	mov	r3, r0
 8018a4e:	0a1b      	lsrs	r3, r3, #8
 8018a50:	f003 030f 	and.w	r3, r3, #15
 8018a54:	4a37      	ldr	r2, [pc, #220]	@ (8018b34 <LL_RCC_GetUSARTClockFreq+0x1d0>)
 8018a56:	5cd3      	ldrb	r3, [r2, r3]
 8018a58:	f003 031f 	and.w	r3, r3, #31
 8018a5c:	fa24 f303 	lsr.w	r3, r4, r3
 8018a60:	4618      	mov	r0, r3
 8018a62:	f000 f8cf 	bl	8018c04 <RCC_GetHCLKClockFreq>
 8018a66:	4603      	mov	r3, r0
 8018a68:	4618      	mov	r0, r3
 8018a6a:	f000 f8e1 	bl	8018c30 <RCC_GetPCLK1ClockFreq>
 8018a6e:	6178      	str	r0, [r7, #20]
      break;
 8018a70:	e043      	b.n	8018afa <LL_RCC_GetUSARTClockFreq+0x196>

    case LL_RCC_USART16_CLKSOURCE_PLL2Q:
    case LL_RCC_USART234578_CLKSOURCE_PLL2Q:
      if (LL_RCC_PLL2_IsReady() != 0U)
 8018a72:	f7ff fbf3 	bl	801825c <LL_RCC_PLL2_IsReady>
 8018a76:	4603      	mov	r3, r0
 8018a78:	2b00      	cmp	r3, #0
 8018a7a:	d035      	beq.n	8018ae8 <LL_RCC_GetUSARTClockFreq+0x184>
      {
        LL_RCC_GetPLL2ClockFreq(&PLL_Clocks);
 8018a7c:	f107 0308 	add.w	r3, r7, #8
 8018a80:	4618      	mov	r0, r3
 8018a82:	f7ff fdfd 	bl	8018680 <LL_RCC_GetPLL2ClockFreq>
        usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 8018a86:	68fb      	ldr	r3, [r7, #12]
 8018a88:	617b      	str	r3, [r7, #20]
      }
      break;
 8018a8a:	e02d      	b.n	8018ae8 <LL_RCC_GetUSARTClockFreq+0x184>

    case LL_RCC_USART16_CLKSOURCE_PLL3Q:
    case LL_RCC_USART234578_CLKSOURCE_PLL3Q:
      if (LL_RCC_PLL3_IsReady() != 0U)
 8018a8c:	f7ff fca2 	bl	80183d4 <LL_RCC_PLL3_IsReady>
 8018a90:	4603      	mov	r3, r0
 8018a92:	2b00      	cmp	r3, #0
 8018a94:	d02a      	beq.n	8018aec <LL_RCC_GetUSARTClockFreq+0x188>
      {
        LL_RCC_GetPLL3ClockFreq(&PLL_Clocks);
 8018a96:	f107 0308 	add.w	r3, r7, #8
 8018a9a:	4618      	mov	r0, r3
 8018a9c:	f7ff fe88 	bl	80187b0 <LL_RCC_GetPLL3ClockFreq>
        usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 8018aa0:	68fb      	ldr	r3, [r7, #12]
 8018aa2:	617b      	str	r3, [r7, #20]
      }
      break;
 8018aa4:	e022      	b.n	8018aec <LL_RCC_GetUSARTClockFreq+0x188>

    case LL_RCC_USART16_CLKSOURCE_HSI:
    case LL_RCC_USART234578_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
 8018aa6:	f7ff fa65 	bl	8017f74 <LL_RCC_HSI_IsReady>
 8018aaa:	4603      	mov	r3, r0
 8018aac:	2b00      	cmp	r3, #0
 8018aae:	d01f      	beq.n	8018af0 <LL_RCC_GetUSARTClockFreq+0x18c>
      {
        usart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 8018ab0:	f7ff fa72 	bl	8017f98 <LL_RCC_HSI_GetDivider>
 8018ab4:	4603      	mov	r3, r0
 8018ab6:	08db      	lsrs	r3, r3, #3
 8018ab8:	4a1f      	ldr	r2, [pc, #124]	@ (8018b38 <LL_RCC_GetUSARTClockFreq+0x1d4>)
 8018aba:	fa22 f303 	lsr.w	r3, r2, r3
 8018abe:	617b      	str	r3, [r7, #20]
      }
      break;
 8018ac0:	e016      	b.n	8018af0 <LL_RCC_GetUSARTClockFreq+0x18c>

    case LL_RCC_USART16_CLKSOURCE_CSI:
    case LL_RCC_USART234578_CLKSOURCE_CSI:
      if (LL_RCC_CSI_IsReady() != 0U)
 8018ac2:	f7ff fa77 	bl	8017fb4 <LL_RCC_CSI_IsReady>
 8018ac6:	4603      	mov	r3, r0
 8018ac8:	2b00      	cmp	r3, #0
 8018aca:	d013      	beq.n	8018af4 <LL_RCC_GetUSARTClockFreq+0x190>
      {
        usart_frequency = CSI_VALUE;
 8018acc:	4b1b      	ldr	r3, [pc, #108]	@ (8018b3c <LL_RCC_GetUSARTClockFreq+0x1d8>)
 8018ace:	617b      	str	r3, [r7, #20]
      }
      break;
 8018ad0:	e010      	b.n	8018af4 <LL_RCC_GetUSARTClockFreq+0x190>

    case LL_RCC_USART16_CLKSOURCE_LSE:
    case LL_RCC_USART234578_CLKSOURCE_LSE:
      if (LL_RCC_LSE_IsReady() != 0U)
 8018ad2:	f7ff fa83 	bl	8017fdc <LL_RCC_LSE_IsReady>
 8018ad6:	4603      	mov	r3, r0
 8018ad8:	2b00      	cmp	r3, #0
 8018ada:	d00d      	beq.n	8018af8 <LL_RCC_GetUSARTClockFreq+0x194>
      {
        usart_frequency = LSE_VALUE;
 8018adc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8018ae0:	617b      	str	r3, [r7, #20]
      }
      break;
 8018ae2:	e009      	b.n	8018af8 <LL_RCC_GetUSARTClockFreq+0x194>

    default:
      /* Kernel clock disabled */
      break;
 8018ae4:	bf00      	nop
 8018ae6:	e008      	b.n	8018afa <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 8018ae8:	bf00      	nop
 8018aea:	e006      	b.n	8018afa <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 8018aec:	bf00      	nop
 8018aee:	e004      	b.n	8018afa <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 8018af0:	bf00      	nop
 8018af2:	e002      	b.n	8018afa <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 8018af4:	bf00      	nop
 8018af6:	e000      	b.n	8018afa <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 8018af8:	bf00      	nop
  }

  return usart_frequency;
 8018afa:	697b      	ldr	r3, [r7, #20]
}
 8018afc:	4618      	mov	r0, r3
 8018afe:	371c      	adds	r7, #28
 8018b00:	46bd      	mov	sp, r7
 8018b02:	bd90      	pop	{r4, r7, pc}
 8018b04:	07050308 	.word	0x07050308
 8018b08:	07050008 	.word	0x07050008
 8018b0c:	07040308 	.word	0x07040308
 8018b10:	07040008 	.word	0x07040008
 8018b14:	07030308 	.word	0x07030308
 8018b18:	07030008 	.word	0x07030008
 8018b1c:	07020308 	.word	0x07020308
 8018b20:	07020008 	.word	0x07020008
 8018b24:	07010308 	.word	0x07010308
 8018b28:	07010008 	.word	0x07010008
 8018b2c:	07000008 	.word	0x07000008
 8018b30:	07000308 	.word	0x07000308
 8018b34:	0802fc8c 	.word	0x0802fc8c
 8018b38:	03d09000 	.word	0x03d09000
 8018b3c:	003d0900 	.word	0x003d0900

08018b40 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 8018b40:	b580      	push	{r7, lr}
 8018b42:	b084      	sub	sp, #16
 8018b44:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8018b46:	2300      	movs	r3, #0
 8018b48:	60fb      	str	r3, [r7, #12]
  LL_PLL_ClocksTypeDef PLL_Clocks;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8018b4a:	f7ff fa59 	bl	8018000 <LL_RCC_GetSysClkSource>
 8018b4e:	4603      	mov	r3, r0
 8018b50:	2b18      	cmp	r3, #24
 8018b52:	d84b      	bhi.n	8018bec <RCC_GetSystemClockFreq+0xac>
 8018b54:	a201      	add	r2, pc, #4	@ (adr r2, 8018b5c <RCC_GetSystemClockFreq+0x1c>)
 8018b56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018b5a:	bf00      	nop
 8018b5c:	08018bc1 	.word	0x08018bc1
 8018b60:	08018bed 	.word	0x08018bed
 8018b64:	08018bed 	.word	0x08018bed
 8018b68:	08018bed 	.word	0x08018bed
 8018b6c:	08018bed 	.word	0x08018bed
 8018b70:	08018bed 	.word	0x08018bed
 8018b74:	08018bed 	.word	0x08018bed
 8018b78:	08018bed 	.word	0x08018bed
 8018b7c:	08018bd3 	.word	0x08018bd3
 8018b80:	08018bed 	.word	0x08018bed
 8018b84:	08018bed 	.word	0x08018bed
 8018b88:	08018bed 	.word	0x08018bed
 8018b8c:	08018bed 	.word	0x08018bed
 8018b90:	08018bed 	.word	0x08018bed
 8018b94:	08018bed 	.word	0x08018bed
 8018b98:	08018bed 	.word	0x08018bed
 8018b9c:	08018bd9 	.word	0x08018bd9
 8018ba0:	08018bed 	.word	0x08018bed
 8018ba4:	08018bed 	.word	0x08018bed
 8018ba8:	08018bed 	.word	0x08018bed
 8018bac:	08018bed 	.word	0x08018bed
 8018bb0:	08018bed 	.word	0x08018bed
 8018bb4:	08018bed 	.word	0x08018bed
 8018bb8:	08018bed 	.word	0x08018bed
 8018bbc:	08018bdf 	.word	0x08018bdf
  {
    /* No check on Ready: Won't be selected by hardware if not */
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:
      frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 8018bc0:	f7ff f9ea 	bl	8017f98 <LL_RCC_HSI_GetDivider>
 8018bc4:	4603      	mov	r3, r0
 8018bc6:	08db      	lsrs	r3, r3, #3
 8018bc8:	4a0b      	ldr	r2, [pc, #44]	@ (8018bf8 <RCC_GetSystemClockFreq+0xb8>)
 8018bca:	fa22 f303 	lsr.w	r3, r2, r3
 8018bce:	60fb      	str	r3, [r7, #12]
      break;
 8018bd0:	e00d      	b.n	8018bee <RCC_GetSystemClockFreq+0xae>

    case LL_RCC_SYS_CLKSOURCE_STATUS_CSI:
      frequency = CSI_VALUE;
 8018bd2:	4b0a      	ldr	r3, [pc, #40]	@ (8018bfc <RCC_GetSystemClockFreq+0xbc>)
 8018bd4:	60fb      	str	r3, [r7, #12]
      break;
 8018bd6:	e00a      	b.n	8018bee <RCC_GetSystemClockFreq+0xae>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:
      frequency = HSE_VALUE;
 8018bd8:	4b09      	ldr	r3, [pc, #36]	@ (8018c00 <RCC_GetSystemClockFreq+0xc0>)
 8018bda:	60fb      	str	r3, [r7, #12]
      break;
 8018bdc:	e007      	b.n	8018bee <RCC_GetSystemClockFreq+0xae>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL1:
      LL_RCC_GetPLL1ClockFreq(&PLL_Clocks);
 8018bde:	463b      	mov	r3, r7
 8018be0:	4618      	mov	r0, r3
 8018be2:	f7ff fcb5 	bl	8018550 <LL_RCC_GetPLL1ClockFreq>
      frequency = PLL_Clocks.PLL_P_Frequency;
 8018be6:	683b      	ldr	r3, [r7, #0]
 8018be8:	60fb      	str	r3, [r7, #12]
      break;
 8018bea:	e000      	b.n	8018bee <RCC_GetSystemClockFreq+0xae>

    default:
      /* Nothing to do */
      break;
 8018bec:	bf00      	nop
  }

  return frequency;
 8018bee:	68fb      	ldr	r3, [r7, #12]
}
 8018bf0:	4618      	mov	r0, r3
 8018bf2:	3710      	adds	r7, #16
 8018bf4:	46bd      	mov	sp, r7
 8018bf6:	bd80      	pop	{r7, pc}
 8018bf8:	03d09000 	.word	0x03d09000
 8018bfc:	003d0900 	.word	0x003d0900
 8018c00:	017d7840 	.word	0x017d7840

08018c04 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8018c04:	b580      	push	{r7, lr}
 8018c06:	b082      	sub	sp, #8
 8018c08:	af00      	add	r7, sp, #0
 8018c0a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8018c0c:	f7ff fa14 	bl	8018038 <LL_RCC_GetAHBPrescaler>
 8018c10:	4603      	mov	r3, r0
 8018c12:	f003 030f 	and.w	r3, r3, #15
 8018c16:	4a05      	ldr	r2, [pc, #20]	@ (8018c2c <RCC_GetHCLKClockFreq+0x28>)
 8018c18:	5cd3      	ldrb	r3, [r2, r3]
 8018c1a:	f003 031f 	and.w	r3, r3, #31
 8018c1e:	687a      	ldr	r2, [r7, #4]
 8018c20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8018c24:	4618      	mov	r0, r3
 8018c26:	3708      	adds	r7, #8
 8018c28:	46bd      	mov	sp, r7
 8018c2a:	bd80      	pop	{r7, pc}
 8018c2c:	0802fc8c 	.word	0x0802fc8c

08018c30 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8018c30:	b580      	push	{r7, lr}
 8018c32:	b082      	sub	sp, #8
 8018c34:	af00      	add	r7, sp, #0
 8018c36:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8018c38:	f7ff fa0c 	bl	8018054 <LL_RCC_GetAPB1Prescaler>
 8018c3c:	4603      	mov	r3, r0
 8018c3e:	091b      	lsrs	r3, r3, #4
 8018c40:	f003 0307 	and.w	r3, r3, #7
 8018c44:	4a05      	ldr	r2, [pc, #20]	@ (8018c5c <RCC_GetPCLK1ClockFreq+0x2c>)
 8018c46:	5cd3      	ldrb	r3, [r2, r3]
 8018c48:	f003 031f 	and.w	r3, r3, #31
 8018c4c:	687a      	ldr	r2, [r7, #4]
 8018c4e:	fa22 f303 	lsr.w	r3, r2, r3
}
 8018c52:	4618      	mov	r0, r3
 8018c54:	3708      	adds	r7, #8
 8018c56:	46bd      	mov	sp, r7
 8018c58:	bd80      	pop	{r7, pc}
 8018c5a:	bf00      	nop
 8018c5c:	0802fc8c 	.word	0x0802fc8c

08018c60 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8018c60:	b580      	push	{r7, lr}
 8018c62:	b082      	sub	sp, #8
 8018c64:	af00      	add	r7, sp, #0
 8018c66:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8018c68:	f7ff fa02 	bl	8018070 <LL_RCC_GetAPB2Prescaler>
 8018c6c:	4603      	mov	r3, r0
 8018c6e:	0a1b      	lsrs	r3, r3, #8
 8018c70:	f003 0307 	and.w	r3, r3, #7
 8018c74:	4a05      	ldr	r2, [pc, #20]	@ (8018c8c <RCC_GetPCLK2ClockFreq+0x2c>)
 8018c76:	5cd3      	ldrb	r3, [r2, r3]
 8018c78:	f003 031f 	and.w	r3, r3, #31
 8018c7c:	687a      	ldr	r2, [r7, #4]
 8018c7e:	fa22 f303 	lsr.w	r3, r2, r3
}
 8018c82:	4618      	mov	r0, r3
 8018c84:	3708      	adds	r7, #8
 8018c86:	46bd      	mov	sp, r7
 8018c88:	bd80      	pop	{r7, pc}
 8018c8a:	bf00      	nop
 8018c8c:	0802fc8c 	.word	0x0802fc8c

08018c90 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8018c90:	b084      	sub	sp, #16
 8018c92:	b480      	push	{r7}
 8018c94:	b085      	sub	sp, #20
 8018c96:	af00      	add	r7, sp, #0
 8018c98:	6078      	str	r0, [r7, #4]
 8018c9a:	f107 001c 	add.w	r0, r7, #28
 8018c9e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8018ca2:	2300      	movs	r3, #0
 8018ca4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 8018ca6:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 8018ca8:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 8018caa:	431a      	orrs	r2, r3
             Init.BusWide             | \
 8018cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 8018cae:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 8018cb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 8018cb2:	431a      	orrs	r2, r3
             Init.ClockDiv
 8018cb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 8018cb6:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 8018cb8:	68fa      	ldr	r2, [r7, #12]
 8018cba:	4313      	orrs	r3, r2
 8018cbc:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 8018cbe:	687b      	ldr	r3, [r7, #4]
 8018cc0:	685a      	ldr	r2, [r3, #4]
 8018cc2:	4b07      	ldr	r3, [pc, #28]	@ (8018ce0 <SDMMC_Init+0x50>)
 8018cc4:	4013      	ands	r3, r2
 8018cc6:	68fa      	ldr	r2, [r7, #12]
 8018cc8:	431a      	orrs	r2, r3
 8018cca:	687b      	ldr	r3, [r7, #4]
 8018ccc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8018cce:	2300      	movs	r3, #0
}
 8018cd0:	4618      	mov	r0, r3
 8018cd2:	3714      	adds	r7, #20
 8018cd4:	46bd      	mov	sp, r7
 8018cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018cda:	b004      	add	sp, #16
 8018cdc:	4770      	bx	lr
 8018cde:	bf00      	nop
 8018ce0:	ffc02c00 	.word	0xffc02c00

08018ce4 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(const SDMMC_TypeDef *SDMMCx)
{
 8018ce4:	b480      	push	{r7}
 8018ce6:	b083      	sub	sp, #12
 8018ce8:	af00      	add	r7, sp, #0
 8018cea:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 8018cec:	687b      	ldr	r3, [r7, #4]
 8018cee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8018cf2:	4618      	mov	r0, r3
 8018cf4:	370c      	adds	r7, #12
 8018cf6:	46bd      	mov	sp, r7
 8018cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018cfc:	4770      	bx	lr

08018cfe <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 8018cfe:	b480      	push	{r7}
 8018d00:	b083      	sub	sp, #12
 8018d02:	af00      	add	r7, sp, #0
 8018d04:	6078      	str	r0, [r7, #4]
 8018d06:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 8018d08:	683b      	ldr	r3, [r7, #0]
 8018d0a:	681a      	ldr	r2, [r3, #0]
 8018d0c:	687b      	ldr	r3, [r7, #4]
 8018d0e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8018d12:	2300      	movs	r3, #0
}
 8018d14:	4618      	mov	r0, r3
 8018d16:	370c      	adds	r7, #12
 8018d18:	46bd      	mov	sp, r7
 8018d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d1e:	4770      	bx	lr

08018d20 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 8018d20:	b480      	push	{r7}
 8018d22:	b083      	sub	sp, #12
 8018d24:	af00      	add	r7, sp, #0
 8018d26:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8018d28:	687b      	ldr	r3, [r7, #4]
 8018d2a:	681b      	ldr	r3, [r3, #0]
 8018d2c:	f043 0203 	orr.w	r2, r3, #3
 8018d30:	687b      	ldr	r3, [r7, #4]
 8018d32:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8018d34:	2300      	movs	r3, #0
}
 8018d36:	4618      	mov	r0, r3
 8018d38:	370c      	adds	r7, #12
 8018d3a:	46bd      	mov	sp, r7
 8018d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d40:	4770      	bx	lr

08018d42 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(const SDMMC_TypeDef *SDMMCx)
{
 8018d42:	b480      	push	{r7}
 8018d44:	b083      	sub	sp, #12
 8018d46:	af00      	add	r7, sp, #0
 8018d48:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8018d4a:	687b      	ldr	r3, [r7, #4]
 8018d4c:	681b      	ldr	r3, [r3, #0]
 8018d4e:	f003 0303 	and.w	r3, r3, #3
}
 8018d52:	4618      	mov	r0, r3
 8018d54:	370c      	adds	r7, #12
 8018d56:	46bd      	mov	sp, r7
 8018d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d5c:	4770      	bx	lr
	...

08018d60 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, const SDMMC_CmdInitTypeDef *Command)
{
 8018d60:	b480      	push	{r7}
 8018d62:	b085      	sub	sp, #20
 8018d64:	af00      	add	r7, sp, #0
 8018d66:	6078      	str	r0, [r7, #4]
 8018d68:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8018d6a:	2300      	movs	r3, #0
 8018d6c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8018d6e:	683b      	ldr	r3, [r7, #0]
 8018d70:	681a      	ldr	r2, [r3, #0]
 8018d72:	687b      	ldr	r3, [r7, #4]
 8018d74:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8018d76:	683b      	ldr	r3, [r7, #0]
 8018d78:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 8018d7a:	683b      	ldr	r3, [r7, #0]
 8018d7c:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8018d7e:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 8018d80:	683b      	ldr	r3, [r7, #0]
 8018d82:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 8018d84:	431a      	orrs	r2, r3
                       Command->CPSM);
 8018d86:	683b      	ldr	r3, [r7, #0]
 8018d88:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 8018d8a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8018d8c:	68fa      	ldr	r2, [r7, #12]
 8018d8e:	4313      	orrs	r3, r2
 8018d90:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8018d92:	687b      	ldr	r3, [r7, #4]
 8018d94:	68da      	ldr	r2, [r3, #12]
 8018d96:	4b06      	ldr	r3, [pc, #24]	@ (8018db0 <SDMMC_SendCommand+0x50>)
 8018d98:	4013      	ands	r3, r2
 8018d9a:	68fa      	ldr	r2, [r7, #12]
 8018d9c:	431a      	orrs	r2, r3
 8018d9e:	687b      	ldr	r3, [r7, #4]
 8018da0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8018da2:	2300      	movs	r3, #0
}
 8018da4:	4618      	mov	r0, r3
 8018da6:	3714      	adds	r7, #20
 8018da8:	46bd      	mov	sp, r7
 8018daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018dae:	4770      	bx	lr
 8018db0:	fffee0c0 	.word	0xfffee0c0

08018db4 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(const SDMMC_TypeDef *SDMMCx)
{
 8018db4:	b480      	push	{r7}
 8018db6:	b083      	sub	sp, #12
 8018db8:	af00      	add	r7, sp, #0
 8018dba:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8018dbc:	687b      	ldr	r3, [r7, #4]
 8018dbe:	691b      	ldr	r3, [r3, #16]
 8018dc0:	b2db      	uxtb	r3, r3
}
 8018dc2:	4618      	mov	r0, r3
 8018dc4:	370c      	adds	r7, #12
 8018dc6:	46bd      	mov	sp, r7
 8018dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018dcc:	4770      	bx	lr

08018dce <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(const SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8018dce:	b480      	push	{r7}
 8018dd0:	b085      	sub	sp, #20
 8018dd2:	af00      	add	r7, sp, #0
 8018dd4:	6078      	str	r0, [r7, #4]
 8018dd6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8018dd8:	687b      	ldr	r3, [r7, #4]
 8018dda:	3314      	adds	r3, #20
 8018ddc:	461a      	mov	r2, r3
 8018dde:	683b      	ldr	r3, [r7, #0]
 8018de0:	4413      	add	r3, r2
 8018de2:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8018de4:	68fb      	ldr	r3, [r7, #12]
 8018de6:	681b      	ldr	r3, [r3, #0]
}
 8018de8:	4618      	mov	r0, r3
 8018dea:	3714      	adds	r7, #20
 8018dec:	46bd      	mov	sp, r7
 8018dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018df2:	4770      	bx	lr

08018df4 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, const SDMMC_DataInitTypeDef *Data)
{
 8018df4:	b480      	push	{r7}
 8018df6:	b085      	sub	sp, #20
 8018df8:	af00      	add	r7, sp, #0
 8018dfa:	6078      	str	r0, [r7, #4]
 8018dfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8018dfe:	2300      	movs	r3, #0
 8018e00:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8018e02:	683b      	ldr	r3, [r7, #0]
 8018e04:	681a      	ldr	r2, [r3, #0]
 8018e06:	687b      	ldr	r3, [r7, #4]
 8018e08:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8018e0a:	683b      	ldr	r3, [r7, #0]
 8018e0c:	685a      	ldr	r2, [r3, #4]
 8018e0e:	687b      	ldr	r3, [r7, #4]
 8018e10:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8018e12:	683b      	ldr	r3, [r7, #0]
 8018e14:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 8018e16:	683b      	ldr	r3, [r7, #0]
 8018e18:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8018e1a:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 8018e1c:	683b      	ldr	r3, [r7, #0]
 8018e1e:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 8018e20:	431a      	orrs	r2, r3
                       Data->DPSM);
 8018e22:	683b      	ldr	r3, [r7, #0]
 8018e24:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 8018e26:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8018e28:	68fa      	ldr	r2, [r7, #12]
 8018e2a:	4313      	orrs	r3, r2
 8018e2c:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8018e2e:	687b      	ldr	r3, [r7, #4]
 8018e30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018e32:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8018e36:	68fb      	ldr	r3, [r7, #12]
 8018e38:	431a      	orrs	r2, r3
 8018e3a:	687b      	ldr	r3, [r7, #4]
 8018e3c:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8018e3e:	2300      	movs	r3, #0

}
 8018e40:	4618      	mov	r0, r3
 8018e42:	3714      	adds	r7, #20
 8018e44:	46bd      	mov	sp, r7
 8018e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018e4a:	4770      	bx	lr

08018e4c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8018e4c:	b580      	push	{r7, lr}
 8018e4e:	b088      	sub	sp, #32
 8018e50:	af00      	add	r7, sp, #0
 8018e52:	6078      	str	r0, [r7, #4]
 8018e54:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8018e56:	683b      	ldr	r3, [r7, #0]
 8018e58:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8018e5a:	2310      	movs	r3, #16
 8018e5c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8018e5e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8018e62:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8018e64:	2300      	movs	r3, #0
 8018e66:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8018e68:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8018e6c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8018e6e:	f107 0308 	add.w	r3, r7, #8
 8018e72:	4619      	mov	r1, r3
 8018e74:	6878      	ldr	r0, [r7, #4]
 8018e76:	f7ff ff73 	bl	8018d60 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8018e7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8018e7e:	2110      	movs	r1, #16
 8018e80:	6878      	ldr	r0, [r7, #4]
 8018e82:	f000 f9fd 	bl	8019280 <SDMMC_GetCmdResp1>
 8018e86:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8018e88:	69fb      	ldr	r3, [r7, #28]
}
 8018e8a:	4618      	mov	r0, r3
 8018e8c:	3720      	adds	r7, #32
 8018e8e:	46bd      	mov	sp, r7
 8018e90:	bd80      	pop	{r7, pc}

08018e92 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8018e92:	b580      	push	{r7, lr}
 8018e94:	b088      	sub	sp, #32
 8018e96:	af00      	add	r7, sp, #0
 8018e98:	6078      	str	r0, [r7, #4]
 8018e9a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8018e9c:	683b      	ldr	r3, [r7, #0]
 8018e9e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8018ea0:	2311      	movs	r3, #17
 8018ea2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8018ea4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8018ea8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8018eaa:	2300      	movs	r3, #0
 8018eac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8018eae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8018eb2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8018eb4:	f107 0308 	add.w	r3, r7, #8
 8018eb8:	4619      	mov	r1, r3
 8018eba:	6878      	ldr	r0, [r7, #4]
 8018ebc:	f7ff ff50 	bl	8018d60 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8018ec0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8018ec4:	2111      	movs	r1, #17
 8018ec6:	6878      	ldr	r0, [r7, #4]
 8018ec8:	f000 f9da 	bl	8019280 <SDMMC_GetCmdResp1>
 8018ecc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8018ece:	69fb      	ldr	r3, [r7, #28]
}
 8018ed0:	4618      	mov	r0, r3
 8018ed2:	3720      	adds	r7, #32
 8018ed4:	46bd      	mov	sp, r7
 8018ed6:	bd80      	pop	{r7, pc}

08018ed8 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8018ed8:	b580      	push	{r7, lr}
 8018eda:	b088      	sub	sp, #32
 8018edc:	af00      	add	r7, sp, #0
 8018ede:	6078      	str	r0, [r7, #4]
 8018ee0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8018ee2:	683b      	ldr	r3, [r7, #0]
 8018ee4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8018ee6:	2312      	movs	r3, #18
 8018ee8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8018eea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8018eee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8018ef0:	2300      	movs	r3, #0
 8018ef2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8018ef4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8018ef8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8018efa:	f107 0308 	add.w	r3, r7, #8
 8018efe:	4619      	mov	r1, r3
 8018f00:	6878      	ldr	r0, [r7, #4]
 8018f02:	f7ff ff2d 	bl	8018d60 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8018f06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8018f0a:	2112      	movs	r1, #18
 8018f0c:	6878      	ldr	r0, [r7, #4]
 8018f0e:	f000 f9b7 	bl	8019280 <SDMMC_GetCmdResp1>
 8018f12:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8018f14:	69fb      	ldr	r3, [r7, #28]
}
 8018f16:	4618      	mov	r0, r3
 8018f18:	3720      	adds	r7, #32
 8018f1a:	46bd      	mov	sp, r7
 8018f1c:	bd80      	pop	{r7, pc}

08018f1e <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8018f1e:	b580      	push	{r7, lr}
 8018f20:	b088      	sub	sp, #32
 8018f22:	af00      	add	r7, sp, #0
 8018f24:	6078      	str	r0, [r7, #4]
 8018f26:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8018f28:	683b      	ldr	r3, [r7, #0]
 8018f2a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8018f2c:	2318      	movs	r3, #24
 8018f2e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8018f30:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8018f34:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8018f36:	2300      	movs	r3, #0
 8018f38:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8018f3a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8018f3e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8018f40:	f107 0308 	add.w	r3, r7, #8
 8018f44:	4619      	mov	r1, r3
 8018f46:	6878      	ldr	r0, [r7, #4]
 8018f48:	f7ff ff0a 	bl	8018d60 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8018f4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8018f50:	2118      	movs	r1, #24
 8018f52:	6878      	ldr	r0, [r7, #4]
 8018f54:	f000 f994 	bl	8019280 <SDMMC_GetCmdResp1>
 8018f58:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8018f5a:	69fb      	ldr	r3, [r7, #28]
}
 8018f5c:	4618      	mov	r0, r3
 8018f5e:	3720      	adds	r7, #32
 8018f60:	46bd      	mov	sp, r7
 8018f62:	bd80      	pop	{r7, pc}

08018f64 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8018f64:	b580      	push	{r7, lr}
 8018f66:	b088      	sub	sp, #32
 8018f68:	af00      	add	r7, sp, #0
 8018f6a:	6078      	str	r0, [r7, #4]
 8018f6c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8018f6e:	683b      	ldr	r3, [r7, #0]
 8018f70:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8018f72:	2319      	movs	r3, #25
 8018f74:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8018f76:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8018f7a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8018f7c:	2300      	movs	r3, #0
 8018f7e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8018f80:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8018f84:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8018f86:	f107 0308 	add.w	r3, r7, #8
 8018f8a:	4619      	mov	r1, r3
 8018f8c:	6878      	ldr	r0, [r7, #4]
 8018f8e:	f7ff fee7 	bl	8018d60 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8018f92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8018f96:	2119      	movs	r1, #25
 8018f98:	6878      	ldr	r0, [r7, #4]
 8018f9a:	f000 f971 	bl	8019280 <SDMMC_GetCmdResp1>
 8018f9e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8018fa0:	69fb      	ldr	r3, [r7, #28]
}
 8018fa2:	4618      	mov	r0, r3
 8018fa4:	3720      	adds	r7, #32
 8018fa6:	46bd      	mov	sp, r7
 8018fa8:	bd80      	pop	{r7, pc}
	...

08018fac <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8018fac:	b580      	push	{r7, lr}
 8018fae:	b088      	sub	sp, #32
 8018fb0:	af00      	add	r7, sp, #0
 8018fb2:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8018fb4:	2300      	movs	r3, #0
 8018fb6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8018fb8:	230c      	movs	r3, #12
 8018fba:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8018fbc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8018fc0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8018fc2:	2300      	movs	r3, #0
 8018fc4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8018fc6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8018fca:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 8018fcc:	687b      	ldr	r3, [r7, #4]
 8018fce:	68db      	ldr	r3, [r3, #12]
 8018fd0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8018fd4:	687b      	ldr	r3, [r7, #4]
 8018fd6:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 8018fd8:	687b      	ldr	r3, [r7, #4]
 8018fda:	68db      	ldr	r3, [r3, #12]
 8018fdc:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8018fe0:	687b      	ldr	r3, [r7, #4]
 8018fe2:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8018fe4:	f107 0308 	add.w	r3, r7, #8
 8018fe8:	4619      	mov	r1, r3
 8018fea:	6878      	ldr	r0, [r7, #4]
 8018fec:	f7ff feb8 	bl	8018d60 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8018ff0:	4a0b      	ldr	r2, [pc, #44]	@ (8019020 <SDMMC_CmdStopTransfer+0x74>)
 8018ff2:	210c      	movs	r1, #12
 8018ff4:	6878      	ldr	r0, [r7, #4]
 8018ff6:	f000 f943 	bl	8019280 <SDMMC_GetCmdResp1>
 8018ffa:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 8018ffc:	687b      	ldr	r3, [r7, #4]
 8018ffe:	68db      	ldr	r3, [r3, #12]
 8019000:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8019004:	687b      	ldr	r3, [r7, #4]
 8019006:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 8019008:	69fb      	ldr	r3, [r7, #28]
 801900a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801900e:	d101      	bne.n	8019014 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 8019010:	2300      	movs	r3, #0
 8019012:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 8019014:	69fb      	ldr	r3, [r7, #28]
}
 8019016:	4618      	mov	r0, r3
 8019018:	3720      	adds	r7, #32
 801901a:	46bd      	mov	sp, r7
 801901c:	bd80      	pop	{r7, pc}
 801901e:	bf00      	nop
 8019020:	05f5e100 	.word	0x05f5e100

08019024 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 8019024:	b580      	push	{r7, lr}
 8019026:	b088      	sub	sp, #32
 8019028:	af00      	add	r7, sp, #0
 801902a:	6078      	str	r0, [r7, #4]
 801902c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 801902e:	683b      	ldr	r3, [r7, #0]
 8019030:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8019032:	2307      	movs	r3, #7
 8019034:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8019036:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801903a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801903c:	2300      	movs	r3, #0
 801903e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8019040:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8019044:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8019046:	f107 0308 	add.w	r3, r7, #8
 801904a:	4619      	mov	r1, r3
 801904c:	6878      	ldr	r0, [r7, #4]
 801904e:	f7ff fe87 	bl	8018d60 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8019052:	f241 3288 	movw	r2, #5000	@ 0x1388
 8019056:	2107      	movs	r1, #7
 8019058:	6878      	ldr	r0, [r7, #4]
 801905a:	f000 f911 	bl	8019280 <SDMMC_GetCmdResp1>
 801905e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8019060:	69fb      	ldr	r3, [r7, #28]
}
 8019062:	4618      	mov	r0, r3
 8019064:	3720      	adds	r7, #32
 8019066:	46bd      	mov	sp, r7
 8019068:	bd80      	pop	{r7, pc}

0801906a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 801906a:	b580      	push	{r7, lr}
 801906c:	b088      	sub	sp, #32
 801906e:	af00      	add	r7, sp, #0
 8019070:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8019072:	2300      	movs	r3, #0
 8019074:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8019076:	2300      	movs	r3, #0
 8019078:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 801907a:	2300      	movs	r3, #0
 801907c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801907e:	2300      	movs	r3, #0
 8019080:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8019082:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8019086:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8019088:	f107 0308 	add.w	r3, r7, #8
 801908c:	4619      	mov	r1, r3
 801908e:	6878      	ldr	r0, [r7, #4]
 8019090:	f7ff fe66 	bl	8018d60 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8019094:	6878      	ldr	r0, [r7, #4]
 8019096:	f000 fa6f 	bl	8019578 <SDMMC_GetCmdError>
 801909a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801909c:	69fb      	ldr	r3, [r7, #28]
}
 801909e:	4618      	mov	r0, r3
 80190a0:	3720      	adds	r7, #32
 80190a2:	46bd      	mov	sp, r7
 80190a4:	bd80      	pop	{r7, pc}

080190a6 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 80190a6:	b580      	push	{r7, lr}
 80190a8:	b088      	sub	sp, #32
 80190aa:	af00      	add	r7, sp, #0
 80190ac:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80190ae:	2300      	movs	r3, #0
 80190b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80190b2:	2302      	movs	r3, #2
 80190b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 80190b6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80190ba:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80190bc:	2300      	movs	r3, #0
 80190be:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80190c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80190c4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80190c6:	f107 0308 	add.w	r3, r7, #8
 80190ca:	4619      	mov	r1, r3
 80190cc:	6878      	ldr	r0, [r7, #4]
 80190ce:	f7ff fe47 	bl	8018d60 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 80190d2:	6878      	ldr	r0, [r7, #4]
 80190d4:	f000 f9c6 	bl	8019464 <SDMMC_GetCmdResp2>
 80190d8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80190da:	69fb      	ldr	r3, [r7, #28]
}
 80190dc:	4618      	mov	r0, r3
 80190de:	3720      	adds	r7, #32
 80190e0:	46bd      	mov	sp, r7
 80190e2:	bd80      	pop	{r7, pc}

080190e4 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80190e4:	b580      	push	{r7, lr}
 80190e6:	b088      	sub	sp, #32
 80190e8:	af00      	add	r7, sp, #0
 80190ea:	6078      	str	r0, [r7, #4]
 80190ec:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80190ee:	683b      	ldr	r3, [r7, #0]
 80190f0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80190f2:	2309      	movs	r3, #9
 80190f4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 80190f6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80190fa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80190fc:	2300      	movs	r3, #0
 80190fe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8019100:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8019104:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8019106:	f107 0308 	add.w	r3, r7, #8
 801910a:	4619      	mov	r1, r3
 801910c:	6878      	ldr	r0, [r7, #4]
 801910e:	f7ff fe27 	bl	8018d60 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8019112:	6878      	ldr	r0, [r7, #4]
 8019114:	f000 f9a6 	bl	8019464 <SDMMC_GetCmdResp2>
 8019118:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801911a:	69fb      	ldr	r3, [r7, #28]
}
 801911c:	4618      	mov	r0, r3
 801911e:	3720      	adds	r7, #32
 8019120:	46bd      	mov	sp, r7
 8019122:	bd80      	pop	{r7, pc}

08019124 <SDMMC_CmdSetRelAddMmc>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  RCA Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAddMmc(SDMMC_TypeDef *SDMMCx, uint16_t RCA)
{
 8019124:	b580      	push	{r7, lr}
 8019126:	b088      	sub	sp, #32
 8019128:	af00      	add	r7, sp, #0
 801912a:	6078      	str	r0, [r7, #4]
 801912c:	460b      	mov	r3, r1
 801912e:	807b      	strh	r3, [r7, #2]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = ((uint32_t)RCA << 16U);
 8019130:	887b      	ldrh	r3, [r7, #2]
 8019132:	041b      	lsls	r3, r3, #16
 8019134:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8019136:	2303      	movs	r3, #3
 8019138:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801913a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801913e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8019140:	2300      	movs	r3, #0
 8019142:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8019144:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8019148:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801914a:	f107 0308 	add.w	r3, r7, #8
 801914e:	4619      	mov	r1, r3
 8019150:	6878      	ldr	r0, [r7, #4]
 8019152:	f7ff fe05 	bl	8018d60 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_REL_ADDR, SDMMC_CMDTIMEOUT);
 8019156:	f241 3288 	movw	r2, #5000	@ 0x1388
 801915a:	2103      	movs	r1, #3
 801915c:	6878      	ldr	r0, [r7, #4]
 801915e:	f000 f88f 	bl	8019280 <SDMMC_GetCmdResp1>
 8019162:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8019164:	69fb      	ldr	r3, [r7, #28]
}
 8019166:	4618      	mov	r0, r3
 8019168:	3720      	adds	r7, #32
 801916a:	46bd      	mov	sp, r7
 801916c:	bd80      	pop	{r7, pc}

0801916e <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 801916e:	b580      	push	{r7, lr}
 8019170:	b088      	sub	sp, #32
 8019172:	af00      	add	r7, sp, #0
 8019174:	6078      	str	r0, [r7, #4]
 8019176:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8019178:	683b      	ldr	r3, [r7, #0]
 801917a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 801917c:	230d      	movs	r3, #13
 801917e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8019180:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8019184:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8019186:	2300      	movs	r3, #0
 8019188:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801918a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801918e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8019190:	f107 0308 	add.w	r3, r7, #8
 8019194:	4619      	mov	r1, r3
 8019196:	6878      	ldr	r0, [r7, #4]
 8019198:	f7ff fde2 	bl	8018d60 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 801919c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80191a0:	210d      	movs	r1, #13
 80191a2:	6878      	ldr	r0, [r7, #4]
 80191a4:	f000 f86c 	bl	8019280 <SDMMC_GetCmdResp1>
 80191a8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80191aa:	69fb      	ldr	r3, [r7, #28]
}
 80191ac:	4618      	mov	r0, r3
 80191ae:	3720      	adds	r7, #32
 80191b0:	46bd      	mov	sp, r7
 80191b2:	bd80      	pop	{r7, pc}

080191b4 <SDMMC_CmdOpCondition>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @parame Argument: Argument used for the command
  * @retval HAL status
  */
uint32_t SDMMC_CmdOpCondition(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80191b4:	b580      	push	{r7, lr}
 80191b6:	b088      	sub	sp, #32
 80191b8:	af00      	add	r7, sp, #0
 80191ba:	6078      	str	r0, [r7, #4]
 80191bc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 80191be:	683b      	ldr	r3, [r7, #0]
 80191c0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_OP_COND;
 80191c2:	2301      	movs	r3, #1
 80191c4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80191c6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80191ca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80191cc:	2300      	movs	r3, #0
 80191ce:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80191d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80191d4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80191d6:	f107 0308 	add.w	r3, r7, #8
 80191da:	4619      	mov	r1, r3
 80191dc:	6878      	ldr	r0, [r7, #4]
 80191de:	f7ff fdbf 	bl	8018d60 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 80191e2:	6878      	ldr	r0, [r7, #4]
 80191e4:	f000 f988 	bl	80194f8 <SDMMC_GetCmdResp3>
 80191e8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80191ea:	69fb      	ldr	r3, [r7, #28]
}
 80191ec:	4618      	mov	r0, r3
 80191ee:	3720      	adds	r7, #32
 80191f0:	46bd      	mov	sp, r7
 80191f2:	bd80      	pop	{r7, pc}

080191f4 <SDMMC_CmdSwitch>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @parame Argument: Argument used for the command
  * @retval HAL status
  */
uint32_t SDMMC_CmdSwitch(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80191f4:	b580      	push	{r7, lr}
 80191f6:	b088      	sub	sp, #32
 80191f8:	af00      	add	r7, sp, #0
 80191fa:	6078      	str	r0, [r7, #4]
 80191fc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD6 to activate SDR50 Mode and Power Limit 1.44W */
  /* CMD Response: R1 */
  sdmmc_cmdinit.Argument         = Argument; /* SDMMC_SDR25_SWITCH_PATTERN*/
 80191fe:	683b      	ldr	r3, [r7, #0]
 8019200:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SWITCH;
 8019202:	2306      	movs	r3, #6
 8019204:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8019206:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801920a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801920c:	2300      	movs	r3, #0
 801920e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8019210:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8019214:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8019216:	f107 0308 	add.w	r3, r7, #8
 801921a:	4619      	mov	r1, r3
 801921c:	6878      	ldr	r0, [r7, #4]
 801921e:	f7ff fd9f 	bl	8018d60 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_HS_SWITCH, SDMMC_CMDTIMEOUT);
 8019222:	f241 3288 	movw	r2, #5000	@ 0x1388
 8019226:	2106      	movs	r1, #6
 8019228:	6878      	ldr	r0, [r7, #4]
 801922a:	f000 f829 	bl	8019280 <SDMMC_GetCmdResp1>
 801922e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8019230:	69fb      	ldr	r3, [r7, #28]
}
 8019232:	4618      	mov	r0, r3
 8019234:	3720      	adds	r7, #32
 8019236:	46bd      	mov	sp, r7
 8019238:	bd80      	pop	{r7, pc}

0801923a <SDMMC_CmdSendEXTCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendEXTCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 801923a:	b580      	push	{r7, lr}
 801923c:	b088      	sub	sp, #32
 801923e:	af00      	add	r7, sp, #0
 8019240:	6078      	str	r0, [r7, #4]
 8019242:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8019244:	683b      	ldr	r3, [r7, #0]
 8019246:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8019248:	2308      	movs	r3, #8
 801924a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801924c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8019250:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8019252:	2300      	movs	r3, #0
 8019254:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8019256:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801925a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801925c:	f107 0308 	add.w	r3, r7, #8
 8019260:	4619      	mov	r1, r3
 8019262:	6878      	ldr	r0, [r7, #4]
 8019264:	f7ff fd7c 	bl	8018d60 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_HS_SEND_EXT_CSD, SDMMC_CMDTIMEOUT);
 8019268:	f241 3288 	movw	r2, #5000	@ 0x1388
 801926c:	2108      	movs	r1, #8
 801926e:	6878      	ldr	r0, [r7, #4]
 8019270:	f000 f806 	bl	8019280 <SDMMC_GetCmdResp1>
 8019274:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8019276:	69fb      	ldr	r3, [r7, #28]
}
 8019278:	4618      	mov	r0, r3
 801927a:	3720      	adds	r7, #32
 801927c:	46bd      	mov	sp, r7
 801927e:	bd80      	pop	{r7, pc}

08019280 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8019280:	b580      	push	{r7, lr}
 8019282:	b088      	sub	sp, #32
 8019284:	af00      	add	r7, sp, #0
 8019286:	60f8      	str	r0, [r7, #12]
 8019288:	460b      	mov	r3, r1
 801928a:	607a      	str	r2, [r7, #4]
 801928c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 801928e:	4b70      	ldr	r3, [pc, #448]	@ (8019450 <SDMMC_GetCmdResp1+0x1d0>)
 8019290:	681b      	ldr	r3, [r3, #0]
 8019292:	4a70      	ldr	r2, [pc, #448]	@ (8019454 <SDMMC_GetCmdResp1+0x1d4>)
 8019294:	fba2 2303 	umull	r2, r3, r2, r3
 8019298:	0a5a      	lsrs	r2, r3, #9
 801929a:	687b      	ldr	r3, [r7, #4]
 801929c:	fb02 f303 	mul.w	r3, r2, r3
 80192a0:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 80192a2:	69fb      	ldr	r3, [r7, #28]
 80192a4:	1e5a      	subs	r2, r3, #1
 80192a6:	61fa      	str	r2, [r7, #28]
 80192a8:	2b00      	cmp	r3, #0
 80192aa:	d102      	bne.n	80192b2 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 80192ac:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80192b0:	e0c9      	b.n	8019446 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 80192b2:	68fb      	ldr	r3, [r7, #12]
 80192b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80192b6:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 80192b8:	69ba      	ldr	r2, [r7, #24]
 80192ba:	4b67      	ldr	r3, [pc, #412]	@ (8019458 <SDMMC_GetCmdResp1+0x1d8>)
 80192bc:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80192be:	2b00      	cmp	r3, #0
 80192c0:	d0ef      	beq.n	80192a2 <SDMMC_GetCmdResp1+0x22>
 80192c2:	69bb      	ldr	r3, [r7, #24]
 80192c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80192c8:	2b00      	cmp	r3, #0
 80192ca:	d1ea      	bne.n	80192a2 <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80192cc:	68fb      	ldr	r3, [r7, #12]
 80192ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80192d0:	f003 0304 	and.w	r3, r3, #4
 80192d4:	2b00      	cmp	r3, #0
 80192d6:	d004      	beq.n	80192e2 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80192d8:	68fb      	ldr	r3, [r7, #12]
 80192da:	2204      	movs	r2, #4
 80192dc:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80192de:	2304      	movs	r3, #4
 80192e0:	e0b1      	b.n	8019446 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80192e2:	68fb      	ldr	r3, [r7, #12]
 80192e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80192e6:	f003 0301 	and.w	r3, r3, #1
 80192ea:	2b00      	cmp	r3, #0
 80192ec:	d004      	beq.n	80192f8 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80192ee:	68fb      	ldr	r3, [r7, #12]
 80192f0:	2201      	movs	r2, #1
 80192f2:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80192f4:	2301      	movs	r3, #1
 80192f6:	e0a6      	b.n	8019446 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80192f8:	68fb      	ldr	r3, [r7, #12]
 80192fa:	4a58      	ldr	r2, [pc, #352]	@ (801945c <SDMMC_GetCmdResp1+0x1dc>)
 80192fc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80192fe:	68f8      	ldr	r0, [r7, #12]
 8019300:	f7ff fd58 	bl	8018db4 <SDMMC_GetCommandResponse>
 8019304:	4603      	mov	r3, r0
 8019306:	461a      	mov	r2, r3
 8019308:	7afb      	ldrb	r3, [r7, #11]
 801930a:	4293      	cmp	r3, r2
 801930c:	d001      	beq.n	8019312 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 801930e:	2301      	movs	r3, #1
 8019310:	e099      	b.n	8019446 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8019312:	2100      	movs	r1, #0
 8019314:	68f8      	ldr	r0, [r7, #12]
 8019316:	f7ff fd5a 	bl	8018dce <SDMMC_GetResponse>
 801931a:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 801931c:	697a      	ldr	r2, [r7, #20]
 801931e:	4b50      	ldr	r3, [pc, #320]	@ (8019460 <SDMMC_GetCmdResp1+0x1e0>)
 8019320:	4013      	ands	r3, r2
 8019322:	2b00      	cmp	r3, #0
 8019324:	d101      	bne.n	801932a <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8019326:	2300      	movs	r3, #0
 8019328:	e08d      	b.n	8019446 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 801932a:	697b      	ldr	r3, [r7, #20]
 801932c:	2b00      	cmp	r3, #0
 801932e:	da02      	bge.n	8019336 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8019330:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8019334:	e087      	b.n	8019446 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8019336:	697b      	ldr	r3, [r7, #20]
 8019338:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 801933c:	2b00      	cmp	r3, #0
 801933e:	d001      	beq.n	8019344 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8019340:	2340      	movs	r3, #64	@ 0x40
 8019342:	e080      	b.n	8019446 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8019344:	697b      	ldr	r3, [r7, #20]
 8019346:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801934a:	2b00      	cmp	r3, #0
 801934c:	d001      	beq.n	8019352 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 801934e:	2380      	movs	r3, #128	@ 0x80
 8019350:	e079      	b.n	8019446 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8019352:	697b      	ldr	r3, [r7, #20]
 8019354:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8019358:	2b00      	cmp	r3, #0
 801935a:	d002      	beq.n	8019362 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 801935c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8019360:	e071      	b.n	8019446 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8019362:	697b      	ldr	r3, [r7, #20]
 8019364:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8019368:	2b00      	cmp	r3, #0
 801936a:	d002      	beq.n	8019372 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 801936c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8019370:	e069      	b.n	8019446 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8019372:	697b      	ldr	r3, [r7, #20]
 8019374:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8019378:	2b00      	cmp	r3, #0
 801937a:	d002      	beq.n	8019382 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 801937c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8019380:	e061      	b.n	8019446 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8019382:	697b      	ldr	r3, [r7, #20]
 8019384:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8019388:	2b00      	cmp	r3, #0
 801938a:	d002      	beq.n	8019392 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 801938c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8019390:	e059      	b.n	8019446 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8019392:	697b      	ldr	r3, [r7, #20]
 8019394:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8019398:	2b00      	cmp	r3, #0
 801939a:	d002      	beq.n	80193a2 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 801939c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80193a0:	e051      	b.n	8019446 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80193a2:	697b      	ldr	r3, [r7, #20]
 80193a4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80193a8:	2b00      	cmp	r3, #0
 80193aa:	d002      	beq.n	80193b2 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80193ac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80193b0:	e049      	b.n	8019446 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80193b2:	697b      	ldr	r3, [r7, #20]
 80193b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80193b8:	2b00      	cmp	r3, #0
 80193ba:	d002      	beq.n	80193c2 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80193bc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80193c0:	e041      	b.n	8019446 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80193c2:	697b      	ldr	r3, [r7, #20]
 80193c4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80193c8:	2b00      	cmp	r3, #0
 80193ca:	d002      	beq.n	80193d2 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 80193cc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80193d0:	e039      	b.n	8019446 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80193d2:	697b      	ldr	r3, [r7, #20]
 80193d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80193d8:	2b00      	cmp	r3, #0
 80193da:	d002      	beq.n	80193e2 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80193dc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80193e0:	e031      	b.n	8019446 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80193e2:	697b      	ldr	r3, [r7, #20]
 80193e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80193e8:	2b00      	cmp	r3, #0
 80193ea:	d002      	beq.n	80193f2 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80193ec:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80193f0:	e029      	b.n	8019446 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80193f2:	697b      	ldr	r3, [r7, #20]
 80193f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80193f8:	2b00      	cmp	r3, #0
 80193fa:	d002      	beq.n	8019402 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80193fc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8019400:	e021      	b.n	8019446 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8019402:	697b      	ldr	r3, [r7, #20]
 8019404:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8019408:	2b00      	cmp	r3, #0
 801940a:	d002      	beq.n	8019412 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 801940c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8019410:	e019      	b.n	8019446 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8019412:	697b      	ldr	r3, [r7, #20]
 8019414:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8019418:	2b00      	cmp	r3, #0
 801941a:	d002      	beq.n	8019422 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 801941c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8019420:	e011      	b.n	8019446 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8019422:	697b      	ldr	r3, [r7, #20]
 8019424:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8019428:	2b00      	cmp	r3, #0
 801942a:	d002      	beq.n	8019432 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 801942c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8019430:	e009      	b.n	8019446 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8019432:	697b      	ldr	r3, [r7, #20]
 8019434:	f003 0308 	and.w	r3, r3, #8
 8019438:	2b00      	cmp	r3, #0
 801943a:	d002      	beq.n	8019442 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 801943c:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8019440:	e001      	b.n	8019446 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8019442:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8019446:	4618      	mov	r0, r3
 8019448:	3720      	adds	r7, #32
 801944a:	46bd      	mov	sp, r7
 801944c:	bd80      	pop	{r7, pc}
 801944e:	bf00      	nop
 8019450:	24000000 	.word	0x24000000
 8019454:	10624dd3 	.word	0x10624dd3
 8019458:	00200045 	.word	0x00200045
 801945c:	002000c5 	.word	0x002000c5
 8019460:	fdffe008 	.word	0xfdffe008

08019464 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8019464:	b480      	push	{r7}
 8019466:	b085      	sub	sp, #20
 8019468:	af00      	add	r7, sp, #0
 801946a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 801946c:	4b1f      	ldr	r3, [pc, #124]	@ (80194ec <SDMMC_GetCmdResp2+0x88>)
 801946e:	681b      	ldr	r3, [r3, #0]
 8019470:	4a1f      	ldr	r2, [pc, #124]	@ (80194f0 <SDMMC_GetCmdResp2+0x8c>)
 8019472:	fba2 2303 	umull	r2, r3, r2, r3
 8019476:	0a5b      	lsrs	r3, r3, #9
 8019478:	f241 3288 	movw	r2, #5000	@ 0x1388
 801947c:	fb02 f303 	mul.w	r3, r2, r3
 8019480:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8019482:	68fb      	ldr	r3, [r7, #12]
 8019484:	1e5a      	subs	r2, r3, #1
 8019486:	60fa      	str	r2, [r7, #12]
 8019488:	2b00      	cmp	r3, #0
 801948a:	d102      	bne.n	8019492 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 801948c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8019490:	e026      	b.n	80194e0 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8019492:	687b      	ldr	r3, [r7, #4]
 8019494:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8019496:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8019498:	68bb      	ldr	r3, [r7, #8]
 801949a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 801949e:	2b00      	cmp	r3, #0
 80194a0:	d0ef      	beq.n	8019482 <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80194a2:	68bb      	ldr	r3, [r7, #8]
 80194a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80194a8:	2b00      	cmp	r3, #0
 80194aa:	d1ea      	bne.n	8019482 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80194ac:	687b      	ldr	r3, [r7, #4]
 80194ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80194b0:	f003 0304 	and.w	r3, r3, #4
 80194b4:	2b00      	cmp	r3, #0
 80194b6:	d004      	beq.n	80194c2 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80194b8:	687b      	ldr	r3, [r7, #4]
 80194ba:	2204      	movs	r2, #4
 80194bc:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80194be:	2304      	movs	r3, #4
 80194c0:	e00e      	b.n	80194e0 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80194c2:	687b      	ldr	r3, [r7, #4]
 80194c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80194c6:	f003 0301 	and.w	r3, r3, #1
 80194ca:	2b00      	cmp	r3, #0
 80194cc:	d004      	beq.n	80194d8 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80194ce:	687b      	ldr	r3, [r7, #4]
 80194d0:	2201      	movs	r2, #1
 80194d2:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80194d4:	2301      	movs	r3, #1
 80194d6:	e003      	b.n	80194e0 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80194d8:	687b      	ldr	r3, [r7, #4]
 80194da:	4a06      	ldr	r2, [pc, #24]	@ (80194f4 <SDMMC_GetCmdResp2+0x90>)
 80194dc:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 80194de:	2300      	movs	r3, #0
}
 80194e0:	4618      	mov	r0, r3
 80194e2:	3714      	adds	r7, #20
 80194e4:	46bd      	mov	sp, r7
 80194e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80194ea:	4770      	bx	lr
 80194ec:	24000000 	.word	0x24000000
 80194f0:	10624dd3 	.word	0x10624dd3
 80194f4:	002000c5 	.word	0x002000c5

080194f8 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 80194f8:	b480      	push	{r7}
 80194fa:	b085      	sub	sp, #20
 80194fc:	af00      	add	r7, sp, #0
 80194fe:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8019500:	4b1a      	ldr	r3, [pc, #104]	@ (801956c <SDMMC_GetCmdResp3+0x74>)
 8019502:	681b      	ldr	r3, [r3, #0]
 8019504:	4a1a      	ldr	r2, [pc, #104]	@ (8019570 <SDMMC_GetCmdResp3+0x78>)
 8019506:	fba2 2303 	umull	r2, r3, r2, r3
 801950a:	0a5b      	lsrs	r3, r3, #9
 801950c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8019510:	fb02 f303 	mul.w	r3, r2, r3
 8019514:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8019516:	68fb      	ldr	r3, [r7, #12]
 8019518:	1e5a      	subs	r2, r3, #1
 801951a:	60fa      	str	r2, [r7, #12]
 801951c:	2b00      	cmp	r3, #0
 801951e:	d102      	bne.n	8019526 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8019520:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8019524:	e01b      	b.n	801955e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8019526:	687b      	ldr	r3, [r7, #4]
 8019528:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801952a:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801952c:	68bb      	ldr	r3, [r7, #8]
 801952e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8019532:	2b00      	cmp	r3, #0
 8019534:	d0ef      	beq.n	8019516 <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8019536:	68bb      	ldr	r3, [r7, #8]
 8019538:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801953c:	2b00      	cmp	r3, #0
 801953e:	d1ea      	bne.n	8019516 <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8019540:	687b      	ldr	r3, [r7, #4]
 8019542:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8019544:	f003 0304 	and.w	r3, r3, #4
 8019548:	2b00      	cmp	r3, #0
 801954a:	d004      	beq.n	8019556 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 801954c:	687b      	ldr	r3, [r7, #4]
 801954e:	2204      	movs	r2, #4
 8019550:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8019552:	2304      	movs	r3, #4
 8019554:	e003      	b.n	801955e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8019556:	687b      	ldr	r3, [r7, #4]
 8019558:	4a06      	ldr	r2, [pc, #24]	@ (8019574 <SDMMC_GetCmdResp3+0x7c>)
 801955a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 801955c:	2300      	movs	r3, #0
}
 801955e:	4618      	mov	r0, r3
 8019560:	3714      	adds	r7, #20
 8019562:	46bd      	mov	sp, r7
 8019564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019568:	4770      	bx	lr
 801956a:	bf00      	nop
 801956c:	24000000 	.word	0x24000000
 8019570:	10624dd3 	.word	0x10624dd3
 8019574:	002000c5 	.word	0x002000c5

08019578 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8019578:	b480      	push	{r7}
 801957a:	b085      	sub	sp, #20
 801957c:	af00      	add	r7, sp, #0
 801957e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8019580:	4b11      	ldr	r3, [pc, #68]	@ (80195c8 <SDMMC_GetCmdError+0x50>)
 8019582:	681b      	ldr	r3, [r3, #0]
 8019584:	4a11      	ldr	r2, [pc, #68]	@ (80195cc <SDMMC_GetCmdError+0x54>)
 8019586:	fba2 2303 	umull	r2, r3, r2, r3
 801958a:	0a5b      	lsrs	r3, r3, #9
 801958c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8019590:	fb02 f303 	mul.w	r3, r2, r3
 8019594:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8019596:	68fb      	ldr	r3, [r7, #12]
 8019598:	1e5a      	subs	r2, r3, #1
 801959a:	60fa      	str	r2, [r7, #12]
 801959c:	2b00      	cmp	r3, #0
 801959e:	d102      	bne.n	80195a6 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80195a0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80195a4:	e009      	b.n	80195ba <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 80195a6:	687b      	ldr	r3, [r7, #4]
 80195a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80195aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80195ae:	2b00      	cmp	r3, #0
 80195b0:	d0f1      	beq.n	8019596 <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80195b2:	687b      	ldr	r3, [r7, #4]
 80195b4:	4a06      	ldr	r2, [pc, #24]	@ (80195d0 <SDMMC_GetCmdError+0x58>)
 80195b6:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 80195b8:	2300      	movs	r3, #0
}
 80195ba:	4618      	mov	r0, r3
 80195bc:	3714      	adds	r7, #20
 80195be:	46bd      	mov	sp, r7
 80195c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80195c4:	4770      	bx	lr
 80195c6:	bf00      	nop
 80195c8:	24000000 	.word	0x24000000
 80195cc:	10624dd3 	.word	0x10624dd3
 80195d0:	002000c5 	.word	0x002000c5

080195d4 <LL_SPI_IsEnabled>:
{
 80195d4:	b480      	push	{r7}
 80195d6:	b083      	sub	sp, #12
 80195d8:	af00      	add	r7, sp, #0
 80195da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 80195dc:	687b      	ldr	r3, [r7, #4]
 80195de:	681b      	ldr	r3, [r3, #0]
 80195e0:	f003 0301 	and.w	r3, r3, #1
 80195e4:	2b01      	cmp	r3, #1
 80195e6:	d101      	bne.n	80195ec <LL_SPI_IsEnabled+0x18>
 80195e8:	2301      	movs	r3, #1
 80195ea:	e000      	b.n	80195ee <LL_SPI_IsEnabled+0x1a>
 80195ec:	2300      	movs	r3, #0
}
 80195ee:	4618      	mov	r0, r3
 80195f0:	370c      	adds	r7, #12
 80195f2:	46bd      	mov	sp, r7
 80195f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80195f8:	4770      	bx	lr

080195fa <LL_SPI_SetInternalSSLevel>:
{
 80195fa:	b480      	push	{r7}
 80195fc:	b083      	sub	sp, #12
 80195fe:	af00      	add	r7, sp, #0
 8019600:	6078      	str	r0, [r7, #4]
 8019602:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_SSI, SSLevel);
 8019604:	687b      	ldr	r3, [r7, #4]
 8019606:	681b      	ldr	r3, [r3, #0]
 8019608:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 801960c:	683b      	ldr	r3, [r7, #0]
 801960e:	431a      	orrs	r2, r3
 8019610:	687b      	ldr	r3, [r7, #4]
 8019612:	601a      	str	r2, [r3, #0]
}
 8019614:	bf00      	nop
 8019616:	370c      	adds	r7, #12
 8019618:	46bd      	mov	sp, r7
 801961a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801961e:	4770      	bx	lr

08019620 <LL_SPI_GetNSSPolarity>:
{
 8019620:	b480      	push	{r7}
 8019622:	b083      	sub	sp, #12
 8019624:	af00      	add	r7, sp, #0
 8019626:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(SPIx->CFG2, SPI_CFG2_SSIOP));
 8019628:	687b      	ldr	r3, [r7, #4]
 801962a:	68db      	ldr	r3, [r3, #12]
 801962c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
}
 8019630:	4618      	mov	r0, r3
 8019632:	370c      	adds	r7, #12
 8019634:	46bd      	mov	sp, r7
 8019636:	f85d 7b04 	ldr.w	r7, [sp], #4
 801963a:	4770      	bx	lr

0801963c <LL_SPI_SetCRCPolynomial>:
  * @param  SPIx SPI Instance
  * @param  CRCPoly 0..0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)
{
 801963c:	b480      	push	{r7}
 801963e:	b083      	sub	sp, #12
 8019640:	af00      	add	r7, sp, #0
 8019642:	6078      	str	r0, [r7, #4]
 8019644:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPOLY, CRCPoly);
 8019646:	687b      	ldr	r3, [r7, #4]
 8019648:	683a      	ldr	r2, [r7, #0]
 801964a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 801964c:	bf00      	nop
 801964e:	370c      	adds	r7, #12
 8019650:	46bd      	mov	sp, r7
 8019652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019656:	4770      	bx	lr

08019658 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8019658:	b580      	push	{r7, lr}
 801965a:	b086      	sub	sp, #24
 801965c:	af00      	add	r7, sp, #0
 801965e:	6078      	str	r0, [r7, #4]
 8019660:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8019662:	2301      	movs	r3, #1
 8019664:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_LL_SPI_BAUDRATEPRESCALER(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  /* Check the SPI instance is not enabled */
  if (LL_SPI_IsEnabled(SPIx) == 0x00000000UL)
 8019666:	6878      	ldr	r0, [r7, #4]
 8019668:	f7ff ffb4 	bl	80195d4 <LL_SPI_IsEnabled>
 801966c:	4603      	mov	r3, r0
 801966e:	2b00      	cmp	r3, #0
 8019670:	d167      	bne.n	8019742 <LL_SPI_Init+0xea>
       * Configure SPIx CFG1 with parameters:
       * - Master Baud Rate       : SPI_CFG1_MBR[2:0] bits
       * - CRC Computation Enable : SPI_CFG1_CRCEN bit
       * - Length of data frame   : SPI_CFG1_DSIZE[4:0] bits
       */
    MODIFY_REG(SPIx->CFG1, SPI_CFG1_MBR | SPI_CFG1_CRCEN | SPI_CFG1_DSIZE,
 8019672:	687b      	ldr	r3, [r7, #4]
 8019674:	689a      	ldr	r2, [r3, #8]
 8019676:	4b35      	ldr	r3, [pc, #212]	@ (801974c <LL_SPI_Init+0xf4>)
 8019678:	4013      	ands	r3, r2
 801967a:	683a      	ldr	r2, [r7, #0]
 801967c:	6991      	ldr	r1, [r2, #24]
 801967e:	683a      	ldr	r2, [r7, #0]
 8019680:	6a12      	ldr	r2, [r2, #32]
 8019682:	4311      	orrs	r1, r2
 8019684:	683a      	ldr	r2, [r7, #0]
 8019686:	6892      	ldr	r2, [r2, #8]
 8019688:	430a      	orrs	r2, r1
 801968a:	431a      	orrs	r2, r3
 801968c:	687b      	ldr	r3, [r7, #4]
 801968e:	609a      	str	r2, [r3, #8]
               SPI_InitStruct->BaudRate  | SPI_InitStruct->CRCCalculation | SPI_InitStruct->DataWidth);

    tmp_nss  = SPI_InitStruct->NSS;
 8019690:	683b      	ldr	r3, [r7, #0]
 8019692:	695b      	ldr	r3, [r3, #20]
 8019694:	613b      	str	r3, [r7, #16]
    tmp_mode = SPI_InitStruct->Mode;
 8019696:	683b      	ldr	r3, [r7, #0]
 8019698:	685b      	ldr	r3, [r3, #4]
 801969a:	60fb      	str	r3, [r7, #12]
    tmp_nss_polarity = LL_SPI_GetNSSPolarity(SPIx);
 801969c:	6878      	ldr	r0, [r7, #4]
 801969e:	f7ff ffbf 	bl	8019620 <LL_SPI_GetNSSPolarity>
 80196a2:	60b8      	str	r0, [r7, #8]

    /* Checks to setup Internal SS signal level and avoid a MODF Error */
    if ((tmp_nss == LL_SPI_NSS_SOFT) && (((tmp_nss_polarity == LL_SPI_NSS_POLARITY_LOW)  && \
 80196a4:	693b      	ldr	r3, [r7, #16]
 80196a6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80196aa:	d112      	bne.n	80196d2 <LL_SPI_Init+0x7a>
 80196ac:	68bb      	ldr	r3, [r7, #8]
 80196ae:	2b00      	cmp	r3, #0
 80196b0:	d103      	bne.n	80196ba <LL_SPI_Init+0x62>
 80196b2:	68fb      	ldr	r3, [r7, #12]
 80196b4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80196b8:	d006      	beq.n	80196c8 <LL_SPI_Init+0x70>
                                          (tmp_mode == LL_SPI_MODE_MASTER))              || \
 80196ba:	68bb      	ldr	r3, [r7, #8]
 80196bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80196c0:	d107      	bne.n	80196d2 <LL_SPI_Init+0x7a>
                                         ((tmp_nss_polarity == LL_SPI_NSS_POLARITY_HIGH) && \
 80196c2:	68fb      	ldr	r3, [r7, #12]
 80196c4:	2b00      	cmp	r3, #0
 80196c6:	d104      	bne.n	80196d2 <LL_SPI_Init+0x7a>
                                          (tmp_mode == LL_SPI_MODE_SLAVE))))
    {
      LL_SPI_SetInternalSSLevel(SPIx, LL_SPI_SS_LEVEL_HIGH);
 80196c8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80196cc:	6878      	ldr	r0, [r7, #4]
 80196ce:	f7ff ff94 	bl	80195fa <LL_SPI_SetInternalSSLevel>
       * - ClockPhase             : SPI_CFG2_CPHA bit
       * - BitOrder               : SPI_CFG2_LSBFRST bit
       * - Master/Slave Mode      : SPI_CFG2_MASTER bit
       * - SPI Mode               : SPI_CFG2_COMM[1:0] bits
       */
    MODIFY_REG(SPIx->CFG2, SPI_CFG2_SSM   | SPI_CFG2_SSOE    |
 80196d2:	687b      	ldr	r3, [r7, #4]
 80196d4:	68da      	ldr	r2, [r3, #12]
 80196d6:	4b1e      	ldr	r3, [pc, #120]	@ (8019750 <LL_SPI_Init+0xf8>)
 80196d8:	4013      	ands	r3, r2
 80196da:	683a      	ldr	r2, [r7, #0]
 80196dc:	6951      	ldr	r1, [r2, #20]
 80196de:	683a      	ldr	r2, [r7, #0]
 80196e0:	68d2      	ldr	r2, [r2, #12]
 80196e2:	4311      	orrs	r1, r2
 80196e4:	683a      	ldr	r2, [r7, #0]
 80196e6:	6912      	ldr	r2, [r2, #16]
 80196e8:	4311      	orrs	r1, r2
 80196ea:	683a      	ldr	r2, [r7, #0]
 80196ec:	69d2      	ldr	r2, [r2, #28]
 80196ee:	4311      	orrs	r1, r2
 80196f0:	683a      	ldr	r2, [r7, #0]
 80196f2:	6852      	ldr	r2, [r2, #4]
 80196f4:	4311      	orrs	r1, r2
 80196f6:	683a      	ldr	r2, [r7, #0]
 80196f8:	6812      	ldr	r2, [r2, #0]
 80196fa:	f402 22c0 	and.w	r2, r2, #393216	@ 0x60000
 80196fe:	430a      	orrs	r2, r1
 8019700:	431a      	orrs	r2, r3
 8019702:	687b      	ldr	r3, [r7, #4]
 8019704:	60da      	str	r2, [r3, #12]

    /*---------------------------- SPIx CR1 Configuration ------------------------
       * Configure SPIx CR1 with parameter:
       * - Half Duplex Direction  : SPI_CR1_HDDIR bit
       */
    MODIFY_REG(SPIx->CR1, SPI_CR1_HDDIR, SPI_InitStruct->TransferDirection & SPI_CR1_HDDIR);
 8019706:	687b      	ldr	r3, [r7, #4]
 8019708:	681b      	ldr	r3, [r3, #0]
 801970a:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 801970e:	683b      	ldr	r3, [r7, #0]
 8019710:	681b      	ldr	r3, [r3, #0]
 8019712:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8019716:	431a      	orrs	r2, r3
 8019718:	687b      	ldr	r3, [r7, #4]
 801971a:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CRCPOLY Configuration ----------------------
       * Configure SPIx CRCPOLY with parameter:
       * - CRCPoly                : CRCPOLY[31:0] bits
       */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 801971c:	683b      	ldr	r3, [r7, #0]
 801971e:	6a1b      	ldr	r3, [r3, #32]
 8019720:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8019724:	d105      	bne.n	8019732 <LL_SPI_Init+0xda>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8019726:	683b      	ldr	r3, [r7, #0]
 8019728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801972a:	4619      	mov	r1, r3
 801972c:	6878      	ldr	r0, [r7, #4]
 801972e:	f7ff ff85 	bl	801963c <LL_SPI_SetCRCPolynomial>
    }

    /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
    CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8019732:	687b      	ldr	r3, [r7, #4]
 8019734:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019736:	f023 0201 	bic.w	r2, r3, #1
 801973a:	687b      	ldr	r3, [r7, #4]
 801973c:	651a      	str	r2, [r3, #80]	@ 0x50

    status = SUCCESS;
 801973e:	2300      	movs	r3, #0
 8019740:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8019742:	7dfb      	ldrb	r3, [r7, #23]
}
 8019744:	4618      	mov	r0, r3
 8019746:	3718      	adds	r7, #24
 8019748:	46bd      	mov	sp, r7
 801974a:	bd80      	pop	{r7, pc}
 801974c:	8fbfffe0 	.word	0x8fbfffe0
 8019750:	d839ffff 	.word	0xd839ffff

08019754 <LL_USART_IsEnabled>:
{
 8019754:	b480      	push	{r7}
 8019756:	b083      	sub	sp, #12
 8019758:	af00      	add	r7, sp, #0
 801975a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 801975c:	687b      	ldr	r3, [r7, #4]
 801975e:	681b      	ldr	r3, [r3, #0]
 8019760:	f003 0301 	and.w	r3, r3, #1
 8019764:	2b01      	cmp	r3, #1
 8019766:	d101      	bne.n	801976c <LL_USART_IsEnabled+0x18>
 8019768:	2301      	movs	r3, #1
 801976a:	e000      	b.n	801976e <LL_USART_IsEnabled+0x1a>
 801976c:	2300      	movs	r3, #0
}
 801976e:	4618      	mov	r0, r3
 8019770:	370c      	adds	r7, #12
 8019772:	46bd      	mov	sp, r7
 8019774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019778:	4770      	bx	lr

0801977a <LL_USART_SetPrescaler>:
{
 801977a:	b480      	push	{r7}
 801977c:	b083      	sub	sp, #12
 801977e:	af00      	add	r7, sp, #0
 8019780:	6078      	str	r0, [r7, #4]
 8019782:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 8019784:	687b      	ldr	r3, [r7, #4]
 8019786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019788:	f023 030f 	bic.w	r3, r3, #15
 801978c:	683a      	ldr	r2, [r7, #0]
 801978e:	b292      	uxth	r2, r2
 8019790:	431a      	orrs	r2, r3
 8019792:	687b      	ldr	r3, [r7, #4]
 8019794:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8019796:	bf00      	nop
 8019798:	370c      	adds	r7, #12
 801979a:	46bd      	mov	sp, r7
 801979c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80197a0:	4770      	bx	lr

080197a2 <LL_USART_SetStopBitsLength>:
{
 80197a2:	b480      	push	{r7}
 80197a4:	b083      	sub	sp, #12
 80197a6:	af00      	add	r7, sp, #0
 80197a8:	6078      	str	r0, [r7, #4]
 80197aa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80197ac:	687b      	ldr	r3, [r7, #4]
 80197ae:	685b      	ldr	r3, [r3, #4]
 80197b0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80197b4:	683b      	ldr	r3, [r7, #0]
 80197b6:	431a      	orrs	r2, r3
 80197b8:	687b      	ldr	r3, [r7, #4]
 80197ba:	605a      	str	r2, [r3, #4]
}
 80197bc:	bf00      	nop
 80197be:	370c      	adds	r7, #12
 80197c0:	46bd      	mov	sp, r7
 80197c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80197c6:	4770      	bx	lr

080197c8 <LL_USART_SetHWFlowCtrl>:
{
 80197c8:	b480      	push	{r7}
 80197ca:	b083      	sub	sp, #12
 80197cc:	af00      	add	r7, sp, #0
 80197ce:	6078      	str	r0, [r7, #4]
 80197d0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80197d2:	687b      	ldr	r3, [r7, #4]
 80197d4:	689b      	ldr	r3, [r3, #8]
 80197d6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80197da:	683b      	ldr	r3, [r7, #0]
 80197dc:	431a      	orrs	r2, r3
 80197de:	687b      	ldr	r3, [r7, #4]
 80197e0:	609a      	str	r2, [r3, #8]
}
 80197e2:	bf00      	nop
 80197e4:	370c      	adds	r7, #12
 80197e6:	46bd      	mov	sp, r7
 80197e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80197ec:	4770      	bx	lr
	...

080197f0 <LL_USART_SetBaudRate>:
{
 80197f0:	b480      	push	{r7}
 80197f2:	b087      	sub	sp, #28
 80197f4:	af00      	add	r7, sp, #0
 80197f6:	60f8      	str	r0, [r7, #12]
 80197f8:	60b9      	str	r1, [r7, #8]
 80197fa:	607a      	str	r2, [r7, #4]
 80197fc:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 80197fe:	687b      	ldr	r3, [r7, #4]
 8019800:	2b0b      	cmp	r3, #11
 8019802:	d83c      	bhi.n	801987e <LL_USART_SetBaudRate+0x8e>
  else if (BaudRate == 0U)
 8019804:	6a3b      	ldr	r3, [r7, #32]
 8019806:	2b00      	cmp	r3, #0
 8019808:	d039      	beq.n	801987e <LL_USART_SetBaudRate+0x8e>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 801980a:	683b      	ldr	r3, [r7, #0]
 801980c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8019810:	d122      	bne.n	8019858 <LL_USART_SetBaudRate+0x68>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8019812:	687b      	ldr	r3, [r7, #4]
 8019814:	b2db      	uxtb	r3, r3
 8019816:	461a      	mov	r2, r3
 8019818:	4b1c      	ldr	r3, [pc, #112]	@ (801988c <LL_USART_SetBaudRate+0x9c>)
 801981a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801981e:	68ba      	ldr	r2, [r7, #8]
 8019820:	fbb2 f3f3 	udiv	r3, r2, r3
 8019824:	005a      	lsls	r2, r3, #1
 8019826:	6a3b      	ldr	r3, [r7, #32]
 8019828:	085b      	lsrs	r3, r3, #1
 801982a:	441a      	add	r2, r3
 801982c:	6a3b      	ldr	r3, [r7, #32]
 801982e:	fbb2 f3f3 	udiv	r3, r2, r3
 8019832:	b29b      	uxth	r3, r3
 8019834:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8019836:	697a      	ldr	r2, [r7, #20]
 8019838:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 801983c:	4013      	ands	r3, r2
 801983e:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8019840:	697b      	ldr	r3, [r7, #20]
 8019842:	085b      	lsrs	r3, r3, #1
 8019844:	b29b      	uxth	r3, r3
 8019846:	f003 0307 	and.w	r3, r3, #7
 801984a:	693a      	ldr	r2, [r7, #16]
 801984c:	4313      	orrs	r3, r2
 801984e:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8019850:	68fb      	ldr	r3, [r7, #12]
 8019852:	693a      	ldr	r2, [r7, #16]
 8019854:	60da      	str	r2, [r3, #12]
}
 8019856:	e012      	b.n	801987e <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8019858:	687b      	ldr	r3, [r7, #4]
 801985a:	b2db      	uxtb	r3, r3
 801985c:	461a      	mov	r2, r3
 801985e:	4b0b      	ldr	r3, [pc, #44]	@ (801988c <LL_USART_SetBaudRate+0x9c>)
 8019860:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8019864:	68ba      	ldr	r2, [r7, #8]
 8019866:	fbb2 f2f3 	udiv	r2, r2, r3
 801986a:	6a3b      	ldr	r3, [r7, #32]
 801986c:	085b      	lsrs	r3, r3, #1
 801986e:	441a      	add	r2, r3
 8019870:	6a3b      	ldr	r3, [r7, #32]
 8019872:	fbb2 f3f3 	udiv	r3, r2, r3
 8019876:	b29b      	uxth	r3, r3
 8019878:	461a      	mov	r2, r3
 801987a:	68fb      	ldr	r3, [r7, #12]
 801987c:	60da      	str	r2, [r3, #12]
}
 801987e:	bf00      	nop
 8019880:	371c      	adds	r7, #28
 8019882:	46bd      	mov	sp, r7
 8019884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019888:	4770      	bx	lr
 801988a:	bf00      	nop
 801988c:	0802fc9c 	.word	0x0802fc9c

08019890 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8019890:	b580      	push	{r7, lr}
 8019892:	b086      	sub	sp, #24
 8019894:	af02      	add	r7, sp, #8
 8019896:	6078      	str	r0, [r7, #4]
 8019898:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 801989a:	2301      	movs	r3, #1
 801989c:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 801989e:	2300      	movs	r3, #0
 80198a0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80198a2:	6878      	ldr	r0, [r7, #4]
 80198a4:	f7ff ff56 	bl	8019754 <LL_USART_IsEnabled>
 80198a8:	4603      	mov	r3, r0
 80198aa:	2b00      	cmp	r3, #0
 80198ac:	d17f      	bne.n	80199ae <LL_USART_Init+0x11e>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80198ae:	687b      	ldr	r3, [r7, #4]
 80198b0:	681a      	ldr	r2, [r3, #0]
 80198b2:	4b41      	ldr	r3, [pc, #260]	@ (80199b8 <LL_USART_Init+0x128>)
 80198b4:	4013      	ands	r3, r2
 80198b6:	683a      	ldr	r2, [r7, #0]
 80198b8:	6891      	ldr	r1, [r2, #8]
 80198ba:	683a      	ldr	r2, [r7, #0]
 80198bc:	6912      	ldr	r2, [r2, #16]
 80198be:	4311      	orrs	r1, r2
 80198c0:	683a      	ldr	r2, [r7, #0]
 80198c2:	6952      	ldr	r2, [r2, #20]
 80198c4:	4311      	orrs	r1, r2
 80198c6:	683a      	ldr	r2, [r7, #0]
 80198c8:	69d2      	ldr	r2, [r2, #28]
 80198ca:	430a      	orrs	r2, r1
 80198cc:	431a      	orrs	r2, r3
 80198ce:	687b      	ldr	r3, [r7, #4]
 80198d0:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80198d2:	683b      	ldr	r3, [r7, #0]
 80198d4:	68db      	ldr	r3, [r3, #12]
 80198d6:	4619      	mov	r1, r3
 80198d8:	6878      	ldr	r0, [r7, #4]
 80198da:	f7ff ff62 	bl	80197a2 <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80198de:	683b      	ldr	r3, [r7, #0]
 80198e0:	699b      	ldr	r3, [r3, #24]
 80198e2:	4619      	mov	r1, r3
 80198e4:	6878      	ldr	r0, [r7, #4]
 80198e6:	f7ff ff6f 	bl	80197c8 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 80198ea:	687b      	ldr	r3, [r7, #4]
 80198ec:	4a33      	ldr	r2, [pc, #204]	@ (80199bc <LL_USART_Init+0x12c>)
 80198ee:	4293      	cmp	r3, r2
 80198f0:	d104      	bne.n	80198fc <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART16_CLKSOURCE);
 80198f2:	4833      	ldr	r0, [pc, #204]	@ (80199c0 <LL_USART_Init+0x130>)
 80198f4:	f7ff f836 	bl	8018964 <LL_RCC_GetUSARTClockFreq>
 80198f8:	60b8      	str	r0, [r7, #8]
 80198fa:	e03d      	b.n	8019978 <LL_USART_Init+0xe8>
    }
    else if (USARTx == USART2)
 80198fc:	687b      	ldr	r3, [r7, #4]
 80198fe:	4a31      	ldr	r2, [pc, #196]	@ (80199c4 <LL_USART_Init+0x134>)
 8019900:	4293      	cmp	r3, r2
 8019902:	d104      	bne.n	801990e <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 8019904:	4830      	ldr	r0, [pc, #192]	@ (80199c8 <LL_USART_Init+0x138>)
 8019906:	f7ff f82d 	bl	8018964 <LL_RCC_GetUSARTClockFreq>
 801990a:	60b8      	str	r0, [r7, #8]
 801990c:	e034      	b.n	8019978 <LL_USART_Init+0xe8>
    }
    else if (USARTx == USART3)
 801990e:	687b      	ldr	r3, [r7, #4]
 8019910:	4a2e      	ldr	r2, [pc, #184]	@ (80199cc <LL_USART_Init+0x13c>)
 8019912:	4293      	cmp	r3, r2
 8019914:	d104      	bne.n	8019920 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 8019916:	482c      	ldr	r0, [pc, #176]	@ (80199c8 <LL_USART_Init+0x138>)
 8019918:	f7ff f824 	bl	8018964 <LL_RCC_GetUSARTClockFreq>
 801991c:	60b8      	str	r0, [r7, #8]
 801991e:	e02b      	b.n	8019978 <LL_USART_Init+0xe8>
    }
    else if (USARTx == UART4)
 8019920:	687b      	ldr	r3, [r7, #4]
 8019922:	4a2b      	ldr	r2, [pc, #172]	@ (80199d0 <LL_USART_Init+0x140>)
 8019924:	4293      	cmp	r3, r2
 8019926:	d104      	bne.n	8019932 <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 8019928:	4827      	ldr	r0, [pc, #156]	@ (80199c8 <LL_USART_Init+0x138>)
 801992a:	f7ff f81b 	bl	8018964 <LL_RCC_GetUSARTClockFreq>
 801992e:	60b8      	str	r0, [r7, #8]
 8019930:	e022      	b.n	8019978 <LL_USART_Init+0xe8>
    }
    else if (USARTx == UART5)
 8019932:	687b      	ldr	r3, [r7, #4]
 8019934:	4a27      	ldr	r2, [pc, #156]	@ (80199d4 <LL_USART_Init+0x144>)
 8019936:	4293      	cmp	r3, r2
 8019938:	d104      	bne.n	8019944 <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 801993a:	4823      	ldr	r0, [pc, #140]	@ (80199c8 <LL_USART_Init+0x138>)
 801993c:	f7ff f812 	bl	8018964 <LL_RCC_GetUSARTClockFreq>
 8019940:	60b8      	str	r0, [r7, #8]
 8019942:	e019      	b.n	8019978 <LL_USART_Init+0xe8>
    }
    else if (USARTx == USART6)
 8019944:	687b      	ldr	r3, [r7, #4]
 8019946:	4a24      	ldr	r2, [pc, #144]	@ (80199d8 <LL_USART_Init+0x148>)
 8019948:	4293      	cmp	r3, r2
 801994a:	d104      	bne.n	8019956 <LL_USART_Init+0xc6>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART16_CLKSOURCE);
 801994c:	481c      	ldr	r0, [pc, #112]	@ (80199c0 <LL_USART_Init+0x130>)
 801994e:	f7ff f809 	bl	8018964 <LL_RCC_GetUSARTClockFreq>
 8019952:	60b8      	str	r0, [r7, #8]
 8019954:	e010      	b.n	8019978 <LL_USART_Init+0xe8>
    }
    else if (USARTx == UART7)
 8019956:	687b      	ldr	r3, [r7, #4]
 8019958:	4a20      	ldr	r2, [pc, #128]	@ (80199dc <LL_USART_Init+0x14c>)
 801995a:	4293      	cmp	r3, r2
 801995c:	d104      	bne.n	8019968 <LL_USART_Init+0xd8>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 801995e:	481a      	ldr	r0, [pc, #104]	@ (80199c8 <LL_USART_Init+0x138>)
 8019960:	f7ff f800 	bl	8018964 <LL_RCC_GetUSARTClockFreq>
 8019964:	60b8      	str	r0, [r7, #8]
 8019966:	e007      	b.n	8019978 <LL_USART_Init+0xe8>
    }
    else if (USARTx == UART8)
 8019968:	687b      	ldr	r3, [r7, #4]
 801996a:	4a1d      	ldr	r2, [pc, #116]	@ (80199e0 <LL_USART_Init+0x150>)
 801996c:	4293      	cmp	r3, r2
 801996e:	d103      	bne.n	8019978 <LL_USART_Init+0xe8>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 8019970:	4815      	ldr	r0, [pc, #84]	@ (80199c8 <LL_USART_Init+0x138>)
 8019972:	f7fe fff7 	bl	8018964 <LL_RCC_GetUSARTClockFreq>
 8019976:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8019978:	68bb      	ldr	r3, [r7, #8]
 801997a:	2b00      	cmp	r3, #0
 801997c:	d011      	beq.n	80199a2 <LL_USART_Init+0x112>
        && (USART_InitStruct->BaudRate != 0U))
 801997e:	683b      	ldr	r3, [r7, #0]
 8019980:	685b      	ldr	r3, [r3, #4]
 8019982:	2b00      	cmp	r3, #0
 8019984:	d00d      	beq.n	80199a2 <LL_USART_Init+0x112>
    {
      status = SUCCESS;
 8019986:	2300      	movs	r3, #0
 8019988:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->PrescalerValue,
 801998a:	683b      	ldr	r3, [r7, #0]
 801998c:	681a      	ldr	r2, [r3, #0]
                           USART_InitStruct->OverSampling,
 801998e:	683b      	ldr	r3, [r7, #0]
 8019990:	69d9      	ldr	r1, [r3, #28]
                           USART_InitStruct->BaudRate);
 8019992:	683b      	ldr	r3, [r7, #0]
 8019994:	685b      	ldr	r3, [r3, #4]
      LL_USART_SetBaudRate(USARTx,
 8019996:	9300      	str	r3, [sp, #0]
 8019998:	460b      	mov	r3, r1
 801999a:	68b9      	ldr	r1, [r7, #8]
 801999c:	6878      	ldr	r0, [r7, #4]
 801999e:	f7ff ff27 	bl	80197f0 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 80199a2:	683b      	ldr	r3, [r7, #0]
 80199a4:	681b      	ldr	r3, [r3, #0]
 80199a6:	4619      	mov	r1, r3
 80199a8:	6878      	ldr	r0, [r7, #4]
 80199aa:	f7ff fee6 	bl	801977a <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80199ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80199b0:	4618      	mov	r0, r3
 80199b2:	3710      	adds	r7, #16
 80199b4:	46bd      	mov	sp, r7
 80199b6:	bd80      	pop	{r7, pc}
 80199b8:	efff69f3 	.word	0xefff69f3
 80199bc:	40011000 	.word	0x40011000
 80199c0:	07000308 	.word	0x07000308
 80199c4:	40004400 	.word	0x40004400
 80199c8:	07000008 	.word	0x07000008
 80199cc:	40004800 	.word	0x40004800
 80199d0:	40004c00 	.word	0x40004c00
 80199d4:	40005000 	.word	0x40005000
 80199d8:	40011400 	.word	0x40011400
 80199dc:	40007800 	.word	0x40007800
 80199e0:	40007c00 	.word	0x40007c00

080199e4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80199e4:	b084      	sub	sp, #16
 80199e6:	b580      	push	{r7, lr}
 80199e8:	b084      	sub	sp, #16
 80199ea:	af00      	add	r7, sp, #0
 80199ec:	6078      	str	r0, [r7, #4]
 80199ee:	f107 001c 	add.w	r0, r7, #28
 80199f2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80199f6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80199fa:	2b01      	cmp	r3, #1
 80199fc:	d121      	bne.n	8019a42 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80199fe:	687b      	ldr	r3, [r7, #4]
 8019a00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019a02:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8019a06:	687b      	ldr	r3, [r7, #4]
 8019a08:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8019a0a:	687b      	ldr	r3, [r7, #4]
 8019a0c:	68da      	ldr	r2, [r3, #12]
 8019a0e:	4b2c      	ldr	r3, [pc, #176]	@ (8019ac0 <USB_CoreInit+0xdc>)
 8019a10:	4013      	ands	r3, r2
 8019a12:	687a      	ldr	r2, [r7, #4]
 8019a14:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8019a16:	687b      	ldr	r3, [r7, #4]
 8019a18:	68db      	ldr	r3, [r3, #12]
 8019a1a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8019a1e:	687b      	ldr	r3, [r7, #4]
 8019a20:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8019a22:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8019a26:	2b01      	cmp	r3, #1
 8019a28:	d105      	bne.n	8019a36 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8019a2a:	687b      	ldr	r3, [r7, #4]
 8019a2c:	68db      	ldr	r3, [r3, #12]
 8019a2e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8019a32:	687b      	ldr	r3, [r7, #4]
 8019a34:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8019a36:	6878      	ldr	r0, [r7, #4]
 8019a38:	f001 fafa 	bl	801b030 <USB_CoreReset>
 8019a3c:	4603      	mov	r3, r0
 8019a3e:	73fb      	strb	r3, [r7, #15]
 8019a40:	e01b      	b.n	8019a7a <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8019a42:	687b      	ldr	r3, [r7, #4]
 8019a44:	68db      	ldr	r3, [r3, #12]
 8019a46:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8019a4a:	687b      	ldr	r3, [r7, #4]
 8019a4c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8019a4e:	6878      	ldr	r0, [r7, #4]
 8019a50:	f001 faee 	bl	801b030 <USB_CoreReset>
 8019a54:	4603      	mov	r3, r0
 8019a56:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8019a58:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8019a5c:	2b00      	cmp	r3, #0
 8019a5e:	d106      	bne.n	8019a6e <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8019a60:	687b      	ldr	r3, [r7, #4]
 8019a62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019a64:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8019a68:	687b      	ldr	r3, [r7, #4]
 8019a6a:	639a      	str	r2, [r3, #56]	@ 0x38
 8019a6c:	e005      	b.n	8019a7a <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8019a6e:	687b      	ldr	r3, [r7, #4]
 8019a70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019a72:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8019a76:	687b      	ldr	r3, [r7, #4]
 8019a78:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8019a7a:	7fbb      	ldrb	r3, [r7, #30]
 8019a7c:	2b01      	cmp	r3, #1
 8019a7e:	d116      	bne.n	8019aae <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8019a80:	687b      	ldr	r3, [r7, #4]
 8019a82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8019a84:	b29a      	uxth	r2, r3
 8019a86:	687b      	ldr	r3, [r7, #4]
 8019a88:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8019a8a:	687b      	ldr	r3, [r7, #4]
 8019a8c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8019a8e:	4b0d      	ldr	r3, [pc, #52]	@ (8019ac4 <USB_CoreInit+0xe0>)
 8019a90:	4313      	orrs	r3, r2
 8019a92:	687a      	ldr	r2, [r7, #4]
 8019a94:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8019a96:	687b      	ldr	r3, [r7, #4]
 8019a98:	689b      	ldr	r3, [r3, #8]
 8019a9a:	f043 0206 	orr.w	r2, r3, #6
 8019a9e:	687b      	ldr	r3, [r7, #4]
 8019aa0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8019aa2:	687b      	ldr	r3, [r7, #4]
 8019aa4:	689b      	ldr	r3, [r3, #8]
 8019aa6:	f043 0220 	orr.w	r2, r3, #32
 8019aaa:	687b      	ldr	r3, [r7, #4]
 8019aac:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8019aae:	7bfb      	ldrb	r3, [r7, #15]
}
 8019ab0:	4618      	mov	r0, r3
 8019ab2:	3710      	adds	r7, #16
 8019ab4:	46bd      	mov	sp, r7
 8019ab6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8019aba:	b004      	add	sp, #16
 8019abc:	4770      	bx	lr
 8019abe:	bf00      	nop
 8019ac0:	ffbdffbf 	.word	0xffbdffbf
 8019ac4:	03ee0000 	.word	0x03ee0000

08019ac8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8019ac8:	b480      	push	{r7}
 8019aca:	b087      	sub	sp, #28
 8019acc:	af00      	add	r7, sp, #0
 8019ace:	60f8      	str	r0, [r7, #12]
 8019ad0:	60b9      	str	r1, [r7, #8]
 8019ad2:	4613      	mov	r3, r2
 8019ad4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8019ad6:	79fb      	ldrb	r3, [r7, #7]
 8019ad8:	2b02      	cmp	r3, #2
 8019ada:	d165      	bne.n	8019ba8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8019adc:	68bb      	ldr	r3, [r7, #8]
 8019ade:	4a41      	ldr	r2, [pc, #260]	@ (8019be4 <USB_SetTurnaroundTime+0x11c>)
 8019ae0:	4293      	cmp	r3, r2
 8019ae2:	d906      	bls.n	8019af2 <USB_SetTurnaroundTime+0x2a>
 8019ae4:	68bb      	ldr	r3, [r7, #8]
 8019ae6:	4a40      	ldr	r2, [pc, #256]	@ (8019be8 <USB_SetTurnaroundTime+0x120>)
 8019ae8:	4293      	cmp	r3, r2
 8019aea:	d202      	bcs.n	8019af2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8019aec:	230f      	movs	r3, #15
 8019aee:	617b      	str	r3, [r7, #20]
 8019af0:	e062      	b.n	8019bb8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8019af2:	68bb      	ldr	r3, [r7, #8]
 8019af4:	4a3c      	ldr	r2, [pc, #240]	@ (8019be8 <USB_SetTurnaroundTime+0x120>)
 8019af6:	4293      	cmp	r3, r2
 8019af8:	d306      	bcc.n	8019b08 <USB_SetTurnaroundTime+0x40>
 8019afa:	68bb      	ldr	r3, [r7, #8]
 8019afc:	4a3b      	ldr	r2, [pc, #236]	@ (8019bec <USB_SetTurnaroundTime+0x124>)
 8019afe:	4293      	cmp	r3, r2
 8019b00:	d202      	bcs.n	8019b08 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8019b02:	230e      	movs	r3, #14
 8019b04:	617b      	str	r3, [r7, #20]
 8019b06:	e057      	b.n	8019bb8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8019b08:	68bb      	ldr	r3, [r7, #8]
 8019b0a:	4a38      	ldr	r2, [pc, #224]	@ (8019bec <USB_SetTurnaroundTime+0x124>)
 8019b0c:	4293      	cmp	r3, r2
 8019b0e:	d306      	bcc.n	8019b1e <USB_SetTurnaroundTime+0x56>
 8019b10:	68bb      	ldr	r3, [r7, #8]
 8019b12:	4a37      	ldr	r2, [pc, #220]	@ (8019bf0 <USB_SetTurnaroundTime+0x128>)
 8019b14:	4293      	cmp	r3, r2
 8019b16:	d202      	bcs.n	8019b1e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8019b18:	230d      	movs	r3, #13
 8019b1a:	617b      	str	r3, [r7, #20]
 8019b1c:	e04c      	b.n	8019bb8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8019b1e:	68bb      	ldr	r3, [r7, #8]
 8019b20:	4a33      	ldr	r2, [pc, #204]	@ (8019bf0 <USB_SetTurnaroundTime+0x128>)
 8019b22:	4293      	cmp	r3, r2
 8019b24:	d306      	bcc.n	8019b34 <USB_SetTurnaroundTime+0x6c>
 8019b26:	68bb      	ldr	r3, [r7, #8]
 8019b28:	4a32      	ldr	r2, [pc, #200]	@ (8019bf4 <USB_SetTurnaroundTime+0x12c>)
 8019b2a:	4293      	cmp	r3, r2
 8019b2c:	d802      	bhi.n	8019b34 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8019b2e:	230c      	movs	r3, #12
 8019b30:	617b      	str	r3, [r7, #20]
 8019b32:	e041      	b.n	8019bb8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8019b34:	68bb      	ldr	r3, [r7, #8]
 8019b36:	4a2f      	ldr	r2, [pc, #188]	@ (8019bf4 <USB_SetTurnaroundTime+0x12c>)
 8019b38:	4293      	cmp	r3, r2
 8019b3a:	d906      	bls.n	8019b4a <USB_SetTurnaroundTime+0x82>
 8019b3c:	68bb      	ldr	r3, [r7, #8]
 8019b3e:	4a2e      	ldr	r2, [pc, #184]	@ (8019bf8 <USB_SetTurnaroundTime+0x130>)
 8019b40:	4293      	cmp	r3, r2
 8019b42:	d802      	bhi.n	8019b4a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8019b44:	230b      	movs	r3, #11
 8019b46:	617b      	str	r3, [r7, #20]
 8019b48:	e036      	b.n	8019bb8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8019b4a:	68bb      	ldr	r3, [r7, #8]
 8019b4c:	4a2a      	ldr	r2, [pc, #168]	@ (8019bf8 <USB_SetTurnaroundTime+0x130>)
 8019b4e:	4293      	cmp	r3, r2
 8019b50:	d906      	bls.n	8019b60 <USB_SetTurnaroundTime+0x98>
 8019b52:	68bb      	ldr	r3, [r7, #8]
 8019b54:	4a29      	ldr	r2, [pc, #164]	@ (8019bfc <USB_SetTurnaroundTime+0x134>)
 8019b56:	4293      	cmp	r3, r2
 8019b58:	d802      	bhi.n	8019b60 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8019b5a:	230a      	movs	r3, #10
 8019b5c:	617b      	str	r3, [r7, #20]
 8019b5e:	e02b      	b.n	8019bb8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8019b60:	68bb      	ldr	r3, [r7, #8]
 8019b62:	4a26      	ldr	r2, [pc, #152]	@ (8019bfc <USB_SetTurnaroundTime+0x134>)
 8019b64:	4293      	cmp	r3, r2
 8019b66:	d906      	bls.n	8019b76 <USB_SetTurnaroundTime+0xae>
 8019b68:	68bb      	ldr	r3, [r7, #8]
 8019b6a:	4a25      	ldr	r2, [pc, #148]	@ (8019c00 <USB_SetTurnaroundTime+0x138>)
 8019b6c:	4293      	cmp	r3, r2
 8019b6e:	d202      	bcs.n	8019b76 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8019b70:	2309      	movs	r3, #9
 8019b72:	617b      	str	r3, [r7, #20]
 8019b74:	e020      	b.n	8019bb8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8019b76:	68bb      	ldr	r3, [r7, #8]
 8019b78:	4a21      	ldr	r2, [pc, #132]	@ (8019c00 <USB_SetTurnaroundTime+0x138>)
 8019b7a:	4293      	cmp	r3, r2
 8019b7c:	d306      	bcc.n	8019b8c <USB_SetTurnaroundTime+0xc4>
 8019b7e:	68bb      	ldr	r3, [r7, #8]
 8019b80:	4a20      	ldr	r2, [pc, #128]	@ (8019c04 <USB_SetTurnaroundTime+0x13c>)
 8019b82:	4293      	cmp	r3, r2
 8019b84:	d802      	bhi.n	8019b8c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8019b86:	2308      	movs	r3, #8
 8019b88:	617b      	str	r3, [r7, #20]
 8019b8a:	e015      	b.n	8019bb8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8019b8c:	68bb      	ldr	r3, [r7, #8]
 8019b8e:	4a1d      	ldr	r2, [pc, #116]	@ (8019c04 <USB_SetTurnaroundTime+0x13c>)
 8019b90:	4293      	cmp	r3, r2
 8019b92:	d906      	bls.n	8019ba2 <USB_SetTurnaroundTime+0xda>
 8019b94:	68bb      	ldr	r3, [r7, #8]
 8019b96:	4a1c      	ldr	r2, [pc, #112]	@ (8019c08 <USB_SetTurnaroundTime+0x140>)
 8019b98:	4293      	cmp	r3, r2
 8019b9a:	d202      	bcs.n	8019ba2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8019b9c:	2307      	movs	r3, #7
 8019b9e:	617b      	str	r3, [r7, #20]
 8019ba0:	e00a      	b.n	8019bb8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8019ba2:	2306      	movs	r3, #6
 8019ba4:	617b      	str	r3, [r7, #20]
 8019ba6:	e007      	b.n	8019bb8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8019ba8:	79fb      	ldrb	r3, [r7, #7]
 8019baa:	2b00      	cmp	r3, #0
 8019bac:	d102      	bne.n	8019bb4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8019bae:	2309      	movs	r3, #9
 8019bb0:	617b      	str	r3, [r7, #20]
 8019bb2:	e001      	b.n	8019bb8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8019bb4:	2309      	movs	r3, #9
 8019bb6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8019bb8:	68fb      	ldr	r3, [r7, #12]
 8019bba:	68db      	ldr	r3, [r3, #12]
 8019bbc:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8019bc0:	68fb      	ldr	r3, [r7, #12]
 8019bc2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8019bc4:	68fb      	ldr	r3, [r7, #12]
 8019bc6:	68da      	ldr	r2, [r3, #12]
 8019bc8:	697b      	ldr	r3, [r7, #20]
 8019bca:	029b      	lsls	r3, r3, #10
 8019bcc:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8019bd0:	431a      	orrs	r2, r3
 8019bd2:	68fb      	ldr	r3, [r7, #12]
 8019bd4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8019bd6:	2300      	movs	r3, #0
}
 8019bd8:	4618      	mov	r0, r3
 8019bda:	371c      	adds	r7, #28
 8019bdc:	46bd      	mov	sp, r7
 8019bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019be2:	4770      	bx	lr
 8019be4:	00d8acbf 	.word	0x00d8acbf
 8019be8:	00e4e1c0 	.word	0x00e4e1c0
 8019bec:	00f42400 	.word	0x00f42400
 8019bf0:	01067380 	.word	0x01067380
 8019bf4:	011a499f 	.word	0x011a499f
 8019bf8:	01312cff 	.word	0x01312cff
 8019bfc:	014ca43f 	.word	0x014ca43f
 8019c00:	016e3600 	.word	0x016e3600
 8019c04:	01a6ab1f 	.word	0x01a6ab1f
 8019c08:	01e84800 	.word	0x01e84800

08019c0c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8019c0c:	b480      	push	{r7}
 8019c0e:	b083      	sub	sp, #12
 8019c10:	af00      	add	r7, sp, #0
 8019c12:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8019c14:	687b      	ldr	r3, [r7, #4]
 8019c16:	689b      	ldr	r3, [r3, #8]
 8019c18:	f043 0201 	orr.w	r2, r3, #1
 8019c1c:	687b      	ldr	r3, [r7, #4]
 8019c1e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8019c20:	2300      	movs	r3, #0
}
 8019c22:	4618      	mov	r0, r3
 8019c24:	370c      	adds	r7, #12
 8019c26:	46bd      	mov	sp, r7
 8019c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019c2c:	4770      	bx	lr

08019c2e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8019c2e:	b480      	push	{r7}
 8019c30:	b083      	sub	sp, #12
 8019c32:	af00      	add	r7, sp, #0
 8019c34:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8019c36:	687b      	ldr	r3, [r7, #4]
 8019c38:	689b      	ldr	r3, [r3, #8]
 8019c3a:	f023 0201 	bic.w	r2, r3, #1
 8019c3e:	687b      	ldr	r3, [r7, #4]
 8019c40:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8019c42:	2300      	movs	r3, #0
}
 8019c44:	4618      	mov	r0, r3
 8019c46:	370c      	adds	r7, #12
 8019c48:	46bd      	mov	sp, r7
 8019c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019c4e:	4770      	bx	lr

08019c50 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8019c50:	b580      	push	{r7, lr}
 8019c52:	b084      	sub	sp, #16
 8019c54:	af00      	add	r7, sp, #0
 8019c56:	6078      	str	r0, [r7, #4]
 8019c58:	460b      	mov	r3, r1
 8019c5a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8019c5c:	2300      	movs	r3, #0
 8019c5e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8019c60:	687b      	ldr	r3, [r7, #4]
 8019c62:	68db      	ldr	r3, [r3, #12]
 8019c64:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8019c68:	687b      	ldr	r3, [r7, #4]
 8019c6a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8019c6c:	78fb      	ldrb	r3, [r7, #3]
 8019c6e:	2b01      	cmp	r3, #1
 8019c70:	d115      	bne.n	8019c9e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8019c72:	687b      	ldr	r3, [r7, #4]
 8019c74:	68db      	ldr	r3, [r3, #12]
 8019c76:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8019c7a:	687b      	ldr	r3, [r7, #4]
 8019c7c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8019c7e:	200a      	movs	r0, #10
 8019c80:	f7f5 fbfc 	bl	800f47c <HAL_Delay>
      ms += 10U;
 8019c84:	68fb      	ldr	r3, [r7, #12]
 8019c86:	330a      	adds	r3, #10
 8019c88:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8019c8a:	6878      	ldr	r0, [r7, #4]
 8019c8c:	f001 f93f 	bl	801af0e <USB_GetMode>
 8019c90:	4603      	mov	r3, r0
 8019c92:	2b01      	cmp	r3, #1
 8019c94:	d01e      	beq.n	8019cd4 <USB_SetCurrentMode+0x84>
 8019c96:	68fb      	ldr	r3, [r7, #12]
 8019c98:	2bc7      	cmp	r3, #199	@ 0xc7
 8019c9a:	d9f0      	bls.n	8019c7e <USB_SetCurrentMode+0x2e>
 8019c9c:	e01a      	b.n	8019cd4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8019c9e:	78fb      	ldrb	r3, [r7, #3]
 8019ca0:	2b00      	cmp	r3, #0
 8019ca2:	d115      	bne.n	8019cd0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8019ca4:	687b      	ldr	r3, [r7, #4]
 8019ca6:	68db      	ldr	r3, [r3, #12]
 8019ca8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8019cac:	687b      	ldr	r3, [r7, #4]
 8019cae:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8019cb0:	200a      	movs	r0, #10
 8019cb2:	f7f5 fbe3 	bl	800f47c <HAL_Delay>
      ms += 10U;
 8019cb6:	68fb      	ldr	r3, [r7, #12]
 8019cb8:	330a      	adds	r3, #10
 8019cba:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8019cbc:	6878      	ldr	r0, [r7, #4]
 8019cbe:	f001 f926 	bl	801af0e <USB_GetMode>
 8019cc2:	4603      	mov	r3, r0
 8019cc4:	2b00      	cmp	r3, #0
 8019cc6:	d005      	beq.n	8019cd4 <USB_SetCurrentMode+0x84>
 8019cc8:	68fb      	ldr	r3, [r7, #12]
 8019cca:	2bc7      	cmp	r3, #199	@ 0xc7
 8019ccc:	d9f0      	bls.n	8019cb0 <USB_SetCurrentMode+0x60>
 8019cce:	e001      	b.n	8019cd4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8019cd0:	2301      	movs	r3, #1
 8019cd2:	e005      	b.n	8019ce0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8019cd4:	68fb      	ldr	r3, [r7, #12]
 8019cd6:	2bc8      	cmp	r3, #200	@ 0xc8
 8019cd8:	d101      	bne.n	8019cde <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8019cda:	2301      	movs	r3, #1
 8019cdc:	e000      	b.n	8019ce0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8019cde:	2300      	movs	r3, #0
}
 8019ce0:	4618      	mov	r0, r3
 8019ce2:	3710      	adds	r7, #16
 8019ce4:	46bd      	mov	sp, r7
 8019ce6:	bd80      	pop	{r7, pc}

08019ce8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8019ce8:	b084      	sub	sp, #16
 8019cea:	b580      	push	{r7, lr}
 8019cec:	b086      	sub	sp, #24
 8019cee:	af00      	add	r7, sp, #0
 8019cf0:	6078      	str	r0, [r7, #4]
 8019cf2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8019cf6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8019cfa:	2300      	movs	r3, #0
 8019cfc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8019cfe:	687b      	ldr	r3, [r7, #4]
 8019d00:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8019d02:	2300      	movs	r3, #0
 8019d04:	613b      	str	r3, [r7, #16]
 8019d06:	e009      	b.n	8019d1c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8019d08:	687a      	ldr	r2, [r7, #4]
 8019d0a:	693b      	ldr	r3, [r7, #16]
 8019d0c:	3340      	adds	r3, #64	@ 0x40
 8019d0e:	009b      	lsls	r3, r3, #2
 8019d10:	4413      	add	r3, r2
 8019d12:	2200      	movs	r2, #0
 8019d14:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8019d16:	693b      	ldr	r3, [r7, #16]
 8019d18:	3301      	adds	r3, #1
 8019d1a:	613b      	str	r3, [r7, #16]
 8019d1c:	693b      	ldr	r3, [r7, #16]
 8019d1e:	2b0e      	cmp	r3, #14
 8019d20:	d9f2      	bls.n	8019d08 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8019d22:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8019d26:	2b00      	cmp	r3, #0
 8019d28:	d11c      	bne.n	8019d64 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8019d2a:	68fb      	ldr	r3, [r7, #12]
 8019d2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8019d30:	685b      	ldr	r3, [r3, #4]
 8019d32:	68fa      	ldr	r2, [r7, #12]
 8019d34:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8019d38:	f043 0302 	orr.w	r3, r3, #2
 8019d3c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8019d3e:	687b      	ldr	r3, [r7, #4]
 8019d40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019d42:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8019d46:	687b      	ldr	r3, [r7, #4]
 8019d48:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8019d4a:	687b      	ldr	r3, [r7, #4]
 8019d4c:	681b      	ldr	r3, [r3, #0]
 8019d4e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8019d52:	687b      	ldr	r3, [r7, #4]
 8019d54:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8019d56:	687b      	ldr	r3, [r7, #4]
 8019d58:	681b      	ldr	r3, [r3, #0]
 8019d5a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8019d5e:	687b      	ldr	r3, [r7, #4]
 8019d60:	601a      	str	r2, [r3, #0]
 8019d62:	e005      	b.n	8019d70 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8019d64:	687b      	ldr	r3, [r7, #4]
 8019d66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019d68:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8019d6c:	687b      	ldr	r3, [r7, #4]
 8019d6e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8019d70:	68fb      	ldr	r3, [r7, #12]
 8019d72:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8019d76:	461a      	mov	r2, r3
 8019d78:	2300      	movs	r3, #0
 8019d7a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8019d7c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8019d80:	2b01      	cmp	r3, #1
 8019d82:	d10d      	bne.n	8019da0 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8019d84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019d88:	2b00      	cmp	r3, #0
 8019d8a:	d104      	bne.n	8019d96 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8019d8c:	2100      	movs	r1, #0
 8019d8e:	6878      	ldr	r0, [r7, #4]
 8019d90:	f000 f968 	bl	801a064 <USB_SetDevSpeed>
 8019d94:	e008      	b.n	8019da8 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8019d96:	2101      	movs	r1, #1
 8019d98:	6878      	ldr	r0, [r7, #4]
 8019d9a:	f000 f963 	bl	801a064 <USB_SetDevSpeed>
 8019d9e:	e003      	b.n	8019da8 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8019da0:	2103      	movs	r1, #3
 8019da2:	6878      	ldr	r0, [r7, #4]
 8019da4:	f000 f95e 	bl	801a064 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8019da8:	2110      	movs	r1, #16
 8019daa:	6878      	ldr	r0, [r7, #4]
 8019dac:	f000 f8fa 	bl	8019fa4 <USB_FlushTxFifo>
 8019db0:	4603      	mov	r3, r0
 8019db2:	2b00      	cmp	r3, #0
 8019db4:	d001      	beq.n	8019dba <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8019db6:	2301      	movs	r3, #1
 8019db8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8019dba:	6878      	ldr	r0, [r7, #4]
 8019dbc:	f000 f924 	bl	801a008 <USB_FlushRxFifo>
 8019dc0:	4603      	mov	r3, r0
 8019dc2:	2b00      	cmp	r3, #0
 8019dc4:	d001      	beq.n	8019dca <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8019dc6:	2301      	movs	r3, #1
 8019dc8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8019dca:	68fb      	ldr	r3, [r7, #12]
 8019dcc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8019dd0:	461a      	mov	r2, r3
 8019dd2:	2300      	movs	r3, #0
 8019dd4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8019dd6:	68fb      	ldr	r3, [r7, #12]
 8019dd8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8019ddc:	461a      	mov	r2, r3
 8019dde:	2300      	movs	r3, #0
 8019de0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8019de2:	68fb      	ldr	r3, [r7, #12]
 8019de4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8019de8:	461a      	mov	r2, r3
 8019dea:	2300      	movs	r3, #0
 8019dec:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8019dee:	2300      	movs	r3, #0
 8019df0:	613b      	str	r3, [r7, #16]
 8019df2:	e043      	b.n	8019e7c <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8019df4:	693b      	ldr	r3, [r7, #16]
 8019df6:	015a      	lsls	r2, r3, #5
 8019df8:	68fb      	ldr	r3, [r7, #12]
 8019dfa:	4413      	add	r3, r2
 8019dfc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8019e00:	681b      	ldr	r3, [r3, #0]
 8019e02:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8019e06:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8019e0a:	d118      	bne.n	8019e3e <USB_DevInit+0x156>
    {
      if (i == 0U)
 8019e0c:	693b      	ldr	r3, [r7, #16]
 8019e0e:	2b00      	cmp	r3, #0
 8019e10:	d10a      	bne.n	8019e28 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8019e12:	693b      	ldr	r3, [r7, #16]
 8019e14:	015a      	lsls	r2, r3, #5
 8019e16:	68fb      	ldr	r3, [r7, #12]
 8019e18:	4413      	add	r3, r2
 8019e1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8019e1e:	461a      	mov	r2, r3
 8019e20:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8019e24:	6013      	str	r3, [r2, #0]
 8019e26:	e013      	b.n	8019e50 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8019e28:	693b      	ldr	r3, [r7, #16]
 8019e2a:	015a      	lsls	r2, r3, #5
 8019e2c:	68fb      	ldr	r3, [r7, #12]
 8019e2e:	4413      	add	r3, r2
 8019e30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8019e34:	461a      	mov	r2, r3
 8019e36:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8019e3a:	6013      	str	r3, [r2, #0]
 8019e3c:	e008      	b.n	8019e50 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8019e3e:	693b      	ldr	r3, [r7, #16]
 8019e40:	015a      	lsls	r2, r3, #5
 8019e42:	68fb      	ldr	r3, [r7, #12]
 8019e44:	4413      	add	r3, r2
 8019e46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8019e4a:	461a      	mov	r2, r3
 8019e4c:	2300      	movs	r3, #0
 8019e4e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8019e50:	693b      	ldr	r3, [r7, #16]
 8019e52:	015a      	lsls	r2, r3, #5
 8019e54:	68fb      	ldr	r3, [r7, #12]
 8019e56:	4413      	add	r3, r2
 8019e58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8019e5c:	461a      	mov	r2, r3
 8019e5e:	2300      	movs	r3, #0
 8019e60:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8019e62:	693b      	ldr	r3, [r7, #16]
 8019e64:	015a      	lsls	r2, r3, #5
 8019e66:	68fb      	ldr	r3, [r7, #12]
 8019e68:	4413      	add	r3, r2
 8019e6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8019e6e:	461a      	mov	r2, r3
 8019e70:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8019e74:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8019e76:	693b      	ldr	r3, [r7, #16]
 8019e78:	3301      	adds	r3, #1
 8019e7a:	613b      	str	r3, [r7, #16]
 8019e7c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8019e80:	461a      	mov	r2, r3
 8019e82:	693b      	ldr	r3, [r7, #16]
 8019e84:	4293      	cmp	r3, r2
 8019e86:	d3b5      	bcc.n	8019df4 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8019e88:	2300      	movs	r3, #0
 8019e8a:	613b      	str	r3, [r7, #16]
 8019e8c:	e043      	b.n	8019f16 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8019e8e:	693b      	ldr	r3, [r7, #16]
 8019e90:	015a      	lsls	r2, r3, #5
 8019e92:	68fb      	ldr	r3, [r7, #12]
 8019e94:	4413      	add	r3, r2
 8019e96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8019e9a:	681b      	ldr	r3, [r3, #0]
 8019e9c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8019ea0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8019ea4:	d118      	bne.n	8019ed8 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8019ea6:	693b      	ldr	r3, [r7, #16]
 8019ea8:	2b00      	cmp	r3, #0
 8019eaa:	d10a      	bne.n	8019ec2 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8019eac:	693b      	ldr	r3, [r7, #16]
 8019eae:	015a      	lsls	r2, r3, #5
 8019eb0:	68fb      	ldr	r3, [r7, #12]
 8019eb2:	4413      	add	r3, r2
 8019eb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8019eb8:	461a      	mov	r2, r3
 8019eba:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8019ebe:	6013      	str	r3, [r2, #0]
 8019ec0:	e013      	b.n	8019eea <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8019ec2:	693b      	ldr	r3, [r7, #16]
 8019ec4:	015a      	lsls	r2, r3, #5
 8019ec6:	68fb      	ldr	r3, [r7, #12]
 8019ec8:	4413      	add	r3, r2
 8019eca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8019ece:	461a      	mov	r2, r3
 8019ed0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8019ed4:	6013      	str	r3, [r2, #0]
 8019ed6:	e008      	b.n	8019eea <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8019ed8:	693b      	ldr	r3, [r7, #16]
 8019eda:	015a      	lsls	r2, r3, #5
 8019edc:	68fb      	ldr	r3, [r7, #12]
 8019ede:	4413      	add	r3, r2
 8019ee0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8019ee4:	461a      	mov	r2, r3
 8019ee6:	2300      	movs	r3, #0
 8019ee8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8019eea:	693b      	ldr	r3, [r7, #16]
 8019eec:	015a      	lsls	r2, r3, #5
 8019eee:	68fb      	ldr	r3, [r7, #12]
 8019ef0:	4413      	add	r3, r2
 8019ef2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8019ef6:	461a      	mov	r2, r3
 8019ef8:	2300      	movs	r3, #0
 8019efa:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8019efc:	693b      	ldr	r3, [r7, #16]
 8019efe:	015a      	lsls	r2, r3, #5
 8019f00:	68fb      	ldr	r3, [r7, #12]
 8019f02:	4413      	add	r3, r2
 8019f04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8019f08:	461a      	mov	r2, r3
 8019f0a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8019f0e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8019f10:	693b      	ldr	r3, [r7, #16]
 8019f12:	3301      	adds	r3, #1
 8019f14:	613b      	str	r3, [r7, #16]
 8019f16:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8019f1a:	461a      	mov	r2, r3
 8019f1c:	693b      	ldr	r3, [r7, #16]
 8019f1e:	4293      	cmp	r3, r2
 8019f20:	d3b5      	bcc.n	8019e8e <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8019f22:	68fb      	ldr	r3, [r7, #12]
 8019f24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8019f28:	691b      	ldr	r3, [r3, #16]
 8019f2a:	68fa      	ldr	r2, [r7, #12]
 8019f2c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8019f30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8019f34:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8019f36:	687b      	ldr	r3, [r7, #4]
 8019f38:	2200      	movs	r2, #0
 8019f3a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8019f3c:	687b      	ldr	r3, [r7, #4]
 8019f3e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8019f42:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8019f44:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8019f48:	2b00      	cmp	r3, #0
 8019f4a:	d105      	bne.n	8019f58 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8019f4c:	687b      	ldr	r3, [r7, #4]
 8019f4e:	699b      	ldr	r3, [r3, #24]
 8019f50:	f043 0210 	orr.w	r2, r3, #16
 8019f54:	687b      	ldr	r3, [r7, #4]
 8019f56:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8019f58:	687b      	ldr	r3, [r7, #4]
 8019f5a:	699a      	ldr	r2, [r3, #24]
 8019f5c:	4b0f      	ldr	r3, [pc, #60]	@ (8019f9c <USB_DevInit+0x2b4>)
 8019f5e:	4313      	orrs	r3, r2
 8019f60:	687a      	ldr	r2, [r7, #4]
 8019f62:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8019f64:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8019f68:	2b00      	cmp	r3, #0
 8019f6a:	d005      	beq.n	8019f78 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8019f6c:	687b      	ldr	r3, [r7, #4]
 8019f6e:	699b      	ldr	r3, [r3, #24]
 8019f70:	f043 0208 	orr.w	r2, r3, #8
 8019f74:	687b      	ldr	r3, [r7, #4]
 8019f76:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8019f78:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8019f7c:	2b01      	cmp	r3, #1
 8019f7e:	d105      	bne.n	8019f8c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8019f80:	687b      	ldr	r3, [r7, #4]
 8019f82:	699a      	ldr	r2, [r3, #24]
 8019f84:	4b06      	ldr	r3, [pc, #24]	@ (8019fa0 <USB_DevInit+0x2b8>)
 8019f86:	4313      	orrs	r3, r2
 8019f88:	687a      	ldr	r2, [r7, #4]
 8019f8a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8019f8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8019f8e:	4618      	mov	r0, r3
 8019f90:	3718      	adds	r7, #24
 8019f92:	46bd      	mov	sp, r7
 8019f94:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8019f98:	b004      	add	sp, #16
 8019f9a:	4770      	bx	lr
 8019f9c:	803c3800 	.word	0x803c3800
 8019fa0:	40000004 	.word	0x40000004

08019fa4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8019fa4:	b480      	push	{r7}
 8019fa6:	b085      	sub	sp, #20
 8019fa8:	af00      	add	r7, sp, #0
 8019faa:	6078      	str	r0, [r7, #4]
 8019fac:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8019fae:	2300      	movs	r3, #0
 8019fb0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8019fb2:	68fb      	ldr	r3, [r7, #12]
 8019fb4:	3301      	adds	r3, #1
 8019fb6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8019fb8:	68fb      	ldr	r3, [r7, #12]
 8019fba:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8019fbe:	d901      	bls.n	8019fc4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8019fc0:	2303      	movs	r3, #3
 8019fc2:	e01b      	b.n	8019ffc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8019fc4:	687b      	ldr	r3, [r7, #4]
 8019fc6:	691b      	ldr	r3, [r3, #16]
 8019fc8:	2b00      	cmp	r3, #0
 8019fca:	daf2      	bge.n	8019fb2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8019fcc:	2300      	movs	r3, #0
 8019fce:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8019fd0:	683b      	ldr	r3, [r7, #0]
 8019fd2:	019b      	lsls	r3, r3, #6
 8019fd4:	f043 0220 	orr.w	r2, r3, #32
 8019fd8:	687b      	ldr	r3, [r7, #4]
 8019fda:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8019fdc:	68fb      	ldr	r3, [r7, #12]
 8019fde:	3301      	adds	r3, #1
 8019fe0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8019fe2:	68fb      	ldr	r3, [r7, #12]
 8019fe4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8019fe8:	d901      	bls.n	8019fee <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8019fea:	2303      	movs	r3, #3
 8019fec:	e006      	b.n	8019ffc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8019fee:	687b      	ldr	r3, [r7, #4]
 8019ff0:	691b      	ldr	r3, [r3, #16]
 8019ff2:	f003 0320 	and.w	r3, r3, #32
 8019ff6:	2b20      	cmp	r3, #32
 8019ff8:	d0f0      	beq.n	8019fdc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8019ffa:	2300      	movs	r3, #0
}
 8019ffc:	4618      	mov	r0, r3
 8019ffe:	3714      	adds	r7, #20
 801a000:	46bd      	mov	sp, r7
 801a002:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a006:	4770      	bx	lr

0801a008 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 801a008:	b480      	push	{r7}
 801a00a:	b085      	sub	sp, #20
 801a00c:	af00      	add	r7, sp, #0
 801a00e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 801a010:	2300      	movs	r3, #0
 801a012:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801a014:	68fb      	ldr	r3, [r7, #12]
 801a016:	3301      	adds	r3, #1
 801a018:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801a01a:	68fb      	ldr	r3, [r7, #12]
 801a01c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801a020:	d901      	bls.n	801a026 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 801a022:	2303      	movs	r3, #3
 801a024:	e018      	b.n	801a058 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801a026:	687b      	ldr	r3, [r7, #4]
 801a028:	691b      	ldr	r3, [r3, #16]
 801a02a:	2b00      	cmp	r3, #0
 801a02c:	daf2      	bge.n	801a014 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 801a02e:	2300      	movs	r3, #0
 801a030:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 801a032:	687b      	ldr	r3, [r7, #4]
 801a034:	2210      	movs	r2, #16
 801a036:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801a038:	68fb      	ldr	r3, [r7, #12]
 801a03a:	3301      	adds	r3, #1
 801a03c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801a03e:	68fb      	ldr	r3, [r7, #12]
 801a040:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801a044:	d901      	bls.n	801a04a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 801a046:	2303      	movs	r3, #3
 801a048:	e006      	b.n	801a058 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 801a04a:	687b      	ldr	r3, [r7, #4]
 801a04c:	691b      	ldr	r3, [r3, #16]
 801a04e:	f003 0310 	and.w	r3, r3, #16
 801a052:	2b10      	cmp	r3, #16
 801a054:	d0f0      	beq.n	801a038 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 801a056:	2300      	movs	r3, #0
}
 801a058:	4618      	mov	r0, r3
 801a05a:	3714      	adds	r7, #20
 801a05c:	46bd      	mov	sp, r7
 801a05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a062:	4770      	bx	lr

0801a064 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 801a064:	b480      	push	{r7}
 801a066:	b085      	sub	sp, #20
 801a068:	af00      	add	r7, sp, #0
 801a06a:	6078      	str	r0, [r7, #4]
 801a06c:	460b      	mov	r3, r1
 801a06e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801a070:	687b      	ldr	r3, [r7, #4]
 801a072:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 801a074:	68fb      	ldr	r3, [r7, #12]
 801a076:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801a07a:	681a      	ldr	r2, [r3, #0]
 801a07c:	78fb      	ldrb	r3, [r7, #3]
 801a07e:	68f9      	ldr	r1, [r7, #12]
 801a080:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801a084:	4313      	orrs	r3, r2
 801a086:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 801a088:	2300      	movs	r3, #0
}
 801a08a:	4618      	mov	r0, r3
 801a08c:	3714      	adds	r7, #20
 801a08e:	46bd      	mov	sp, r7
 801a090:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a094:	4770      	bx	lr

0801a096 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 801a096:	b480      	push	{r7}
 801a098:	b087      	sub	sp, #28
 801a09a:	af00      	add	r7, sp, #0
 801a09c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801a09e:	687b      	ldr	r3, [r7, #4]
 801a0a0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 801a0a2:	693b      	ldr	r3, [r7, #16]
 801a0a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801a0a8:	689b      	ldr	r3, [r3, #8]
 801a0aa:	f003 0306 	and.w	r3, r3, #6
 801a0ae:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 801a0b0:	68fb      	ldr	r3, [r7, #12]
 801a0b2:	2b00      	cmp	r3, #0
 801a0b4:	d102      	bne.n	801a0bc <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 801a0b6:	2300      	movs	r3, #0
 801a0b8:	75fb      	strb	r3, [r7, #23]
 801a0ba:	e00a      	b.n	801a0d2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 801a0bc:	68fb      	ldr	r3, [r7, #12]
 801a0be:	2b02      	cmp	r3, #2
 801a0c0:	d002      	beq.n	801a0c8 <USB_GetDevSpeed+0x32>
 801a0c2:	68fb      	ldr	r3, [r7, #12]
 801a0c4:	2b06      	cmp	r3, #6
 801a0c6:	d102      	bne.n	801a0ce <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 801a0c8:	2302      	movs	r3, #2
 801a0ca:	75fb      	strb	r3, [r7, #23]
 801a0cc:	e001      	b.n	801a0d2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 801a0ce:	230f      	movs	r3, #15
 801a0d0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 801a0d2:	7dfb      	ldrb	r3, [r7, #23]
}
 801a0d4:	4618      	mov	r0, r3
 801a0d6:	371c      	adds	r7, #28
 801a0d8:	46bd      	mov	sp, r7
 801a0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a0de:	4770      	bx	lr

0801a0e0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 801a0e0:	b480      	push	{r7}
 801a0e2:	b085      	sub	sp, #20
 801a0e4:	af00      	add	r7, sp, #0
 801a0e6:	6078      	str	r0, [r7, #4]
 801a0e8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801a0ea:	687b      	ldr	r3, [r7, #4]
 801a0ec:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801a0ee:	683b      	ldr	r3, [r7, #0]
 801a0f0:	781b      	ldrb	r3, [r3, #0]
 801a0f2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 801a0f4:	683b      	ldr	r3, [r7, #0]
 801a0f6:	785b      	ldrb	r3, [r3, #1]
 801a0f8:	2b01      	cmp	r3, #1
 801a0fa:	d139      	bne.n	801a170 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 801a0fc:	68fb      	ldr	r3, [r7, #12]
 801a0fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801a102:	69da      	ldr	r2, [r3, #28]
 801a104:	683b      	ldr	r3, [r7, #0]
 801a106:	781b      	ldrb	r3, [r3, #0]
 801a108:	f003 030f 	and.w	r3, r3, #15
 801a10c:	2101      	movs	r1, #1
 801a10e:	fa01 f303 	lsl.w	r3, r1, r3
 801a112:	b29b      	uxth	r3, r3
 801a114:	68f9      	ldr	r1, [r7, #12]
 801a116:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801a11a:	4313      	orrs	r3, r2
 801a11c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 801a11e:	68bb      	ldr	r3, [r7, #8]
 801a120:	015a      	lsls	r2, r3, #5
 801a122:	68fb      	ldr	r3, [r7, #12]
 801a124:	4413      	add	r3, r2
 801a126:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a12a:	681b      	ldr	r3, [r3, #0]
 801a12c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801a130:	2b00      	cmp	r3, #0
 801a132:	d153      	bne.n	801a1dc <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 801a134:	68bb      	ldr	r3, [r7, #8]
 801a136:	015a      	lsls	r2, r3, #5
 801a138:	68fb      	ldr	r3, [r7, #12]
 801a13a:	4413      	add	r3, r2
 801a13c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a140:	681a      	ldr	r2, [r3, #0]
 801a142:	683b      	ldr	r3, [r7, #0]
 801a144:	689b      	ldr	r3, [r3, #8]
 801a146:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 801a14a:	683b      	ldr	r3, [r7, #0]
 801a14c:	791b      	ldrb	r3, [r3, #4]
 801a14e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 801a150:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 801a152:	68bb      	ldr	r3, [r7, #8]
 801a154:	059b      	lsls	r3, r3, #22
 801a156:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 801a158:	431a      	orrs	r2, r3
 801a15a:	68bb      	ldr	r3, [r7, #8]
 801a15c:	0159      	lsls	r1, r3, #5
 801a15e:	68fb      	ldr	r3, [r7, #12]
 801a160:	440b      	add	r3, r1
 801a162:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a166:	4619      	mov	r1, r3
 801a168:	4b20      	ldr	r3, [pc, #128]	@ (801a1ec <USB_ActivateEndpoint+0x10c>)
 801a16a:	4313      	orrs	r3, r2
 801a16c:	600b      	str	r3, [r1, #0]
 801a16e:	e035      	b.n	801a1dc <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 801a170:	68fb      	ldr	r3, [r7, #12]
 801a172:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801a176:	69da      	ldr	r2, [r3, #28]
 801a178:	683b      	ldr	r3, [r7, #0]
 801a17a:	781b      	ldrb	r3, [r3, #0]
 801a17c:	f003 030f 	and.w	r3, r3, #15
 801a180:	2101      	movs	r1, #1
 801a182:	fa01 f303 	lsl.w	r3, r1, r3
 801a186:	041b      	lsls	r3, r3, #16
 801a188:	68f9      	ldr	r1, [r7, #12]
 801a18a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801a18e:	4313      	orrs	r3, r2
 801a190:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 801a192:	68bb      	ldr	r3, [r7, #8]
 801a194:	015a      	lsls	r2, r3, #5
 801a196:	68fb      	ldr	r3, [r7, #12]
 801a198:	4413      	add	r3, r2
 801a19a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a19e:	681b      	ldr	r3, [r3, #0]
 801a1a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801a1a4:	2b00      	cmp	r3, #0
 801a1a6:	d119      	bne.n	801a1dc <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 801a1a8:	68bb      	ldr	r3, [r7, #8]
 801a1aa:	015a      	lsls	r2, r3, #5
 801a1ac:	68fb      	ldr	r3, [r7, #12]
 801a1ae:	4413      	add	r3, r2
 801a1b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a1b4:	681a      	ldr	r2, [r3, #0]
 801a1b6:	683b      	ldr	r3, [r7, #0]
 801a1b8:	689b      	ldr	r3, [r3, #8]
 801a1ba:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 801a1be:	683b      	ldr	r3, [r7, #0]
 801a1c0:	791b      	ldrb	r3, [r3, #4]
 801a1c2:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 801a1c4:	430b      	orrs	r3, r1
 801a1c6:	431a      	orrs	r2, r3
 801a1c8:	68bb      	ldr	r3, [r7, #8]
 801a1ca:	0159      	lsls	r1, r3, #5
 801a1cc:	68fb      	ldr	r3, [r7, #12]
 801a1ce:	440b      	add	r3, r1
 801a1d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a1d4:	4619      	mov	r1, r3
 801a1d6:	4b05      	ldr	r3, [pc, #20]	@ (801a1ec <USB_ActivateEndpoint+0x10c>)
 801a1d8:	4313      	orrs	r3, r2
 801a1da:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 801a1dc:	2300      	movs	r3, #0
}
 801a1de:	4618      	mov	r0, r3
 801a1e0:	3714      	adds	r7, #20
 801a1e2:	46bd      	mov	sp, r7
 801a1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a1e8:	4770      	bx	lr
 801a1ea:	bf00      	nop
 801a1ec:	10008000 	.word	0x10008000

0801a1f0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 801a1f0:	b480      	push	{r7}
 801a1f2:	b085      	sub	sp, #20
 801a1f4:	af00      	add	r7, sp, #0
 801a1f6:	6078      	str	r0, [r7, #4]
 801a1f8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801a1fa:	687b      	ldr	r3, [r7, #4]
 801a1fc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801a1fe:	683b      	ldr	r3, [r7, #0]
 801a200:	781b      	ldrb	r3, [r3, #0]
 801a202:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 801a204:	683b      	ldr	r3, [r7, #0]
 801a206:	785b      	ldrb	r3, [r3, #1]
 801a208:	2b01      	cmp	r3, #1
 801a20a:	d161      	bne.n	801a2d0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801a20c:	68bb      	ldr	r3, [r7, #8]
 801a20e:	015a      	lsls	r2, r3, #5
 801a210:	68fb      	ldr	r3, [r7, #12]
 801a212:	4413      	add	r3, r2
 801a214:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a218:	681b      	ldr	r3, [r3, #0]
 801a21a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801a21e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801a222:	d11f      	bne.n	801a264 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 801a224:	68bb      	ldr	r3, [r7, #8]
 801a226:	015a      	lsls	r2, r3, #5
 801a228:	68fb      	ldr	r3, [r7, #12]
 801a22a:	4413      	add	r3, r2
 801a22c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a230:	681b      	ldr	r3, [r3, #0]
 801a232:	68ba      	ldr	r2, [r7, #8]
 801a234:	0151      	lsls	r1, r2, #5
 801a236:	68fa      	ldr	r2, [r7, #12]
 801a238:	440a      	add	r2, r1
 801a23a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801a23e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801a242:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 801a244:	68bb      	ldr	r3, [r7, #8]
 801a246:	015a      	lsls	r2, r3, #5
 801a248:	68fb      	ldr	r3, [r7, #12]
 801a24a:	4413      	add	r3, r2
 801a24c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a250:	681b      	ldr	r3, [r3, #0]
 801a252:	68ba      	ldr	r2, [r7, #8]
 801a254:	0151      	lsls	r1, r2, #5
 801a256:	68fa      	ldr	r2, [r7, #12]
 801a258:	440a      	add	r2, r1
 801a25a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801a25e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801a262:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 801a264:	68fb      	ldr	r3, [r7, #12]
 801a266:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801a26a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801a26c:	683b      	ldr	r3, [r7, #0]
 801a26e:	781b      	ldrb	r3, [r3, #0]
 801a270:	f003 030f 	and.w	r3, r3, #15
 801a274:	2101      	movs	r1, #1
 801a276:	fa01 f303 	lsl.w	r3, r1, r3
 801a27a:	b29b      	uxth	r3, r3
 801a27c:	43db      	mvns	r3, r3
 801a27e:	68f9      	ldr	r1, [r7, #12]
 801a280:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801a284:	4013      	ands	r3, r2
 801a286:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 801a288:	68fb      	ldr	r3, [r7, #12]
 801a28a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801a28e:	69da      	ldr	r2, [r3, #28]
 801a290:	683b      	ldr	r3, [r7, #0]
 801a292:	781b      	ldrb	r3, [r3, #0]
 801a294:	f003 030f 	and.w	r3, r3, #15
 801a298:	2101      	movs	r1, #1
 801a29a:	fa01 f303 	lsl.w	r3, r1, r3
 801a29e:	b29b      	uxth	r3, r3
 801a2a0:	43db      	mvns	r3, r3
 801a2a2:	68f9      	ldr	r1, [r7, #12]
 801a2a4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801a2a8:	4013      	ands	r3, r2
 801a2aa:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 801a2ac:	68bb      	ldr	r3, [r7, #8]
 801a2ae:	015a      	lsls	r2, r3, #5
 801a2b0:	68fb      	ldr	r3, [r7, #12]
 801a2b2:	4413      	add	r3, r2
 801a2b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a2b8:	681a      	ldr	r2, [r3, #0]
 801a2ba:	68bb      	ldr	r3, [r7, #8]
 801a2bc:	0159      	lsls	r1, r3, #5
 801a2be:	68fb      	ldr	r3, [r7, #12]
 801a2c0:	440b      	add	r3, r1
 801a2c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a2c6:	4619      	mov	r1, r3
 801a2c8:	4b35      	ldr	r3, [pc, #212]	@ (801a3a0 <USB_DeactivateEndpoint+0x1b0>)
 801a2ca:	4013      	ands	r3, r2
 801a2cc:	600b      	str	r3, [r1, #0]
 801a2ce:	e060      	b.n	801a392 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801a2d0:	68bb      	ldr	r3, [r7, #8]
 801a2d2:	015a      	lsls	r2, r3, #5
 801a2d4:	68fb      	ldr	r3, [r7, #12]
 801a2d6:	4413      	add	r3, r2
 801a2d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a2dc:	681b      	ldr	r3, [r3, #0]
 801a2de:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801a2e2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801a2e6:	d11f      	bne.n	801a328 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 801a2e8:	68bb      	ldr	r3, [r7, #8]
 801a2ea:	015a      	lsls	r2, r3, #5
 801a2ec:	68fb      	ldr	r3, [r7, #12]
 801a2ee:	4413      	add	r3, r2
 801a2f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a2f4:	681b      	ldr	r3, [r3, #0]
 801a2f6:	68ba      	ldr	r2, [r7, #8]
 801a2f8:	0151      	lsls	r1, r2, #5
 801a2fa:	68fa      	ldr	r2, [r7, #12]
 801a2fc:	440a      	add	r2, r1
 801a2fe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801a302:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801a306:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 801a308:	68bb      	ldr	r3, [r7, #8]
 801a30a:	015a      	lsls	r2, r3, #5
 801a30c:	68fb      	ldr	r3, [r7, #12]
 801a30e:	4413      	add	r3, r2
 801a310:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a314:	681b      	ldr	r3, [r3, #0]
 801a316:	68ba      	ldr	r2, [r7, #8]
 801a318:	0151      	lsls	r1, r2, #5
 801a31a:	68fa      	ldr	r2, [r7, #12]
 801a31c:	440a      	add	r2, r1
 801a31e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801a322:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801a326:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 801a328:	68fb      	ldr	r3, [r7, #12]
 801a32a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801a32e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801a330:	683b      	ldr	r3, [r7, #0]
 801a332:	781b      	ldrb	r3, [r3, #0]
 801a334:	f003 030f 	and.w	r3, r3, #15
 801a338:	2101      	movs	r1, #1
 801a33a:	fa01 f303 	lsl.w	r3, r1, r3
 801a33e:	041b      	lsls	r3, r3, #16
 801a340:	43db      	mvns	r3, r3
 801a342:	68f9      	ldr	r1, [r7, #12]
 801a344:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801a348:	4013      	ands	r3, r2
 801a34a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 801a34c:	68fb      	ldr	r3, [r7, #12]
 801a34e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801a352:	69da      	ldr	r2, [r3, #28]
 801a354:	683b      	ldr	r3, [r7, #0]
 801a356:	781b      	ldrb	r3, [r3, #0]
 801a358:	f003 030f 	and.w	r3, r3, #15
 801a35c:	2101      	movs	r1, #1
 801a35e:	fa01 f303 	lsl.w	r3, r1, r3
 801a362:	041b      	lsls	r3, r3, #16
 801a364:	43db      	mvns	r3, r3
 801a366:	68f9      	ldr	r1, [r7, #12]
 801a368:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801a36c:	4013      	ands	r3, r2
 801a36e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 801a370:	68bb      	ldr	r3, [r7, #8]
 801a372:	015a      	lsls	r2, r3, #5
 801a374:	68fb      	ldr	r3, [r7, #12]
 801a376:	4413      	add	r3, r2
 801a378:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a37c:	681a      	ldr	r2, [r3, #0]
 801a37e:	68bb      	ldr	r3, [r7, #8]
 801a380:	0159      	lsls	r1, r3, #5
 801a382:	68fb      	ldr	r3, [r7, #12]
 801a384:	440b      	add	r3, r1
 801a386:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a38a:	4619      	mov	r1, r3
 801a38c:	4b05      	ldr	r3, [pc, #20]	@ (801a3a4 <USB_DeactivateEndpoint+0x1b4>)
 801a38e:	4013      	ands	r3, r2
 801a390:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 801a392:	2300      	movs	r3, #0
}
 801a394:	4618      	mov	r0, r3
 801a396:	3714      	adds	r7, #20
 801a398:	46bd      	mov	sp, r7
 801a39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a39e:	4770      	bx	lr
 801a3a0:	ec337800 	.word	0xec337800
 801a3a4:	eff37800 	.word	0xeff37800

0801a3a8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 801a3a8:	b580      	push	{r7, lr}
 801a3aa:	b08a      	sub	sp, #40	@ 0x28
 801a3ac:	af02      	add	r7, sp, #8
 801a3ae:	60f8      	str	r0, [r7, #12]
 801a3b0:	60b9      	str	r1, [r7, #8]
 801a3b2:	4613      	mov	r3, r2
 801a3b4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801a3b6:	68fb      	ldr	r3, [r7, #12]
 801a3b8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 801a3ba:	68bb      	ldr	r3, [r7, #8]
 801a3bc:	781b      	ldrb	r3, [r3, #0]
 801a3be:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 801a3c0:	68bb      	ldr	r3, [r7, #8]
 801a3c2:	785b      	ldrb	r3, [r3, #1]
 801a3c4:	2b01      	cmp	r3, #1
 801a3c6:	f040 8185 	bne.w	801a6d4 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 801a3ca:	68bb      	ldr	r3, [r7, #8]
 801a3cc:	691b      	ldr	r3, [r3, #16]
 801a3ce:	2b00      	cmp	r3, #0
 801a3d0:	d132      	bne.n	801a438 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 801a3d2:	69bb      	ldr	r3, [r7, #24]
 801a3d4:	015a      	lsls	r2, r3, #5
 801a3d6:	69fb      	ldr	r3, [r7, #28]
 801a3d8:	4413      	add	r3, r2
 801a3da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a3de:	691a      	ldr	r2, [r3, #16]
 801a3e0:	69bb      	ldr	r3, [r7, #24]
 801a3e2:	0159      	lsls	r1, r3, #5
 801a3e4:	69fb      	ldr	r3, [r7, #28]
 801a3e6:	440b      	add	r3, r1
 801a3e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a3ec:	4619      	mov	r1, r3
 801a3ee:	4ba7      	ldr	r3, [pc, #668]	@ (801a68c <USB_EPStartXfer+0x2e4>)
 801a3f0:	4013      	ands	r3, r2
 801a3f2:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 801a3f4:	69bb      	ldr	r3, [r7, #24]
 801a3f6:	015a      	lsls	r2, r3, #5
 801a3f8:	69fb      	ldr	r3, [r7, #28]
 801a3fa:	4413      	add	r3, r2
 801a3fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a400:	691b      	ldr	r3, [r3, #16]
 801a402:	69ba      	ldr	r2, [r7, #24]
 801a404:	0151      	lsls	r1, r2, #5
 801a406:	69fa      	ldr	r2, [r7, #28]
 801a408:	440a      	add	r2, r1
 801a40a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801a40e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801a412:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 801a414:	69bb      	ldr	r3, [r7, #24]
 801a416:	015a      	lsls	r2, r3, #5
 801a418:	69fb      	ldr	r3, [r7, #28]
 801a41a:	4413      	add	r3, r2
 801a41c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a420:	691a      	ldr	r2, [r3, #16]
 801a422:	69bb      	ldr	r3, [r7, #24]
 801a424:	0159      	lsls	r1, r3, #5
 801a426:	69fb      	ldr	r3, [r7, #28]
 801a428:	440b      	add	r3, r1
 801a42a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a42e:	4619      	mov	r1, r3
 801a430:	4b97      	ldr	r3, [pc, #604]	@ (801a690 <USB_EPStartXfer+0x2e8>)
 801a432:	4013      	ands	r3, r2
 801a434:	610b      	str	r3, [r1, #16]
 801a436:	e097      	b.n	801a568 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 801a438:	69bb      	ldr	r3, [r7, #24]
 801a43a:	015a      	lsls	r2, r3, #5
 801a43c:	69fb      	ldr	r3, [r7, #28]
 801a43e:	4413      	add	r3, r2
 801a440:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a444:	691a      	ldr	r2, [r3, #16]
 801a446:	69bb      	ldr	r3, [r7, #24]
 801a448:	0159      	lsls	r1, r3, #5
 801a44a:	69fb      	ldr	r3, [r7, #28]
 801a44c:	440b      	add	r3, r1
 801a44e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a452:	4619      	mov	r1, r3
 801a454:	4b8e      	ldr	r3, [pc, #568]	@ (801a690 <USB_EPStartXfer+0x2e8>)
 801a456:	4013      	ands	r3, r2
 801a458:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 801a45a:	69bb      	ldr	r3, [r7, #24]
 801a45c:	015a      	lsls	r2, r3, #5
 801a45e:	69fb      	ldr	r3, [r7, #28]
 801a460:	4413      	add	r3, r2
 801a462:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a466:	691a      	ldr	r2, [r3, #16]
 801a468:	69bb      	ldr	r3, [r7, #24]
 801a46a:	0159      	lsls	r1, r3, #5
 801a46c:	69fb      	ldr	r3, [r7, #28]
 801a46e:	440b      	add	r3, r1
 801a470:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a474:	4619      	mov	r1, r3
 801a476:	4b85      	ldr	r3, [pc, #532]	@ (801a68c <USB_EPStartXfer+0x2e4>)
 801a478:	4013      	ands	r3, r2
 801a47a:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 801a47c:	69bb      	ldr	r3, [r7, #24]
 801a47e:	2b00      	cmp	r3, #0
 801a480:	d11a      	bne.n	801a4b8 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 801a482:	68bb      	ldr	r3, [r7, #8]
 801a484:	691a      	ldr	r2, [r3, #16]
 801a486:	68bb      	ldr	r3, [r7, #8]
 801a488:	689b      	ldr	r3, [r3, #8]
 801a48a:	429a      	cmp	r2, r3
 801a48c:	d903      	bls.n	801a496 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 801a48e:	68bb      	ldr	r3, [r7, #8]
 801a490:	689a      	ldr	r2, [r3, #8]
 801a492:	68bb      	ldr	r3, [r7, #8]
 801a494:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 801a496:	69bb      	ldr	r3, [r7, #24]
 801a498:	015a      	lsls	r2, r3, #5
 801a49a:	69fb      	ldr	r3, [r7, #28]
 801a49c:	4413      	add	r3, r2
 801a49e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a4a2:	691b      	ldr	r3, [r3, #16]
 801a4a4:	69ba      	ldr	r2, [r7, #24]
 801a4a6:	0151      	lsls	r1, r2, #5
 801a4a8:	69fa      	ldr	r2, [r7, #28]
 801a4aa:	440a      	add	r2, r1
 801a4ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801a4b0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801a4b4:	6113      	str	r3, [r2, #16]
 801a4b6:	e044      	b.n	801a542 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 801a4b8:	68bb      	ldr	r3, [r7, #8]
 801a4ba:	691a      	ldr	r2, [r3, #16]
 801a4bc:	68bb      	ldr	r3, [r7, #8]
 801a4be:	689b      	ldr	r3, [r3, #8]
 801a4c0:	4413      	add	r3, r2
 801a4c2:	1e5a      	subs	r2, r3, #1
 801a4c4:	68bb      	ldr	r3, [r7, #8]
 801a4c6:	689b      	ldr	r3, [r3, #8]
 801a4c8:	fbb2 f3f3 	udiv	r3, r2, r3
 801a4cc:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 801a4ce:	69bb      	ldr	r3, [r7, #24]
 801a4d0:	015a      	lsls	r2, r3, #5
 801a4d2:	69fb      	ldr	r3, [r7, #28]
 801a4d4:	4413      	add	r3, r2
 801a4d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a4da:	691a      	ldr	r2, [r3, #16]
 801a4dc:	8afb      	ldrh	r3, [r7, #22]
 801a4de:	04d9      	lsls	r1, r3, #19
 801a4e0:	4b6c      	ldr	r3, [pc, #432]	@ (801a694 <USB_EPStartXfer+0x2ec>)
 801a4e2:	400b      	ands	r3, r1
 801a4e4:	69b9      	ldr	r1, [r7, #24]
 801a4e6:	0148      	lsls	r0, r1, #5
 801a4e8:	69f9      	ldr	r1, [r7, #28]
 801a4ea:	4401      	add	r1, r0
 801a4ec:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 801a4f0:	4313      	orrs	r3, r2
 801a4f2:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 801a4f4:	68bb      	ldr	r3, [r7, #8]
 801a4f6:	791b      	ldrb	r3, [r3, #4]
 801a4f8:	2b01      	cmp	r3, #1
 801a4fa:	d122      	bne.n	801a542 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 801a4fc:	69bb      	ldr	r3, [r7, #24]
 801a4fe:	015a      	lsls	r2, r3, #5
 801a500:	69fb      	ldr	r3, [r7, #28]
 801a502:	4413      	add	r3, r2
 801a504:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a508:	691b      	ldr	r3, [r3, #16]
 801a50a:	69ba      	ldr	r2, [r7, #24]
 801a50c:	0151      	lsls	r1, r2, #5
 801a50e:	69fa      	ldr	r2, [r7, #28]
 801a510:	440a      	add	r2, r1
 801a512:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801a516:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 801a51a:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 801a51c:	69bb      	ldr	r3, [r7, #24]
 801a51e:	015a      	lsls	r2, r3, #5
 801a520:	69fb      	ldr	r3, [r7, #28]
 801a522:	4413      	add	r3, r2
 801a524:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a528:	691a      	ldr	r2, [r3, #16]
 801a52a:	8afb      	ldrh	r3, [r7, #22]
 801a52c:	075b      	lsls	r3, r3, #29
 801a52e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 801a532:	69b9      	ldr	r1, [r7, #24]
 801a534:	0148      	lsls	r0, r1, #5
 801a536:	69f9      	ldr	r1, [r7, #28]
 801a538:	4401      	add	r1, r0
 801a53a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 801a53e:	4313      	orrs	r3, r2
 801a540:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 801a542:	69bb      	ldr	r3, [r7, #24]
 801a544:	015a      	lsls	r2, r3, #5
 801a546:	69fb      	ldr	r3, [r7, #28]
 801a548:	4413      	add	r3, r2
 801a54a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a54e:	691a      	ldr	r2, [r3, #16]
 801a550:	68bb      	ldr	r3, [r7, #8]
 801a552:	691b      	ldr	r3, [r3, #16]
 801a554:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801a558:	69b9      	ldr	r1, [r7, #24]
 801a55a:	0148      	lsls	r0, r1, #5
 801a55c:	69f9      	ldr	r1, [r7, #28]
 801a55e:	4401      	add	r1, r0
 801a560:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 801a564:	4313      	orrs	r3, r2
 801a566:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 801a568:	79fb      	ldrb	r3, [r7, #7]
 801a56a:	2b01      	cmp	r3, #1
 801a56c:	d14b      	bne.n	801a606 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 801a56e:	68bb      	ldr	r3, [r7, #8]
 801a570:	69db      	ldr	r3, [r3, #28]
 801a572:	2b00      	cmp	r3, #0
 801a574:	d009      	beq.n	801a58a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 801a576:	69bb      	ldr	r3, [r7, #24]
 801a578:	015a      	lsls	r2, r3, #5
 801a57a:	69fb      	ldr	r3, [r7, #28]
 801a57c:	4413      	add	r3, r2
 801a57e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a582:	461a      	mov	r2, r3
 801a584:	68bb      	ldr	r3, [r7, #8]
 801a586:	69db      	ldr	r3, [r3, #28]
 801a588:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 801a58a:	68bb      	ldr	r3, [r7, #8]
 801a58c:	791b      	ldrb	r3, [r3, #4]
 801a58e:	2b01      	cmp	r3, #1
 801a590:	d128      	bne.n	801a5e4 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801a592:	69fb      	ldr	r3, [r7, #28]
 801a594:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801a598:	689b      	ldr	r3, [r3, #8]
 801a59a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801a59e:	2b00      	cmp	r3, #0
 801a5a0:	d110      	bne.n	801a5c4 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 801a5a2:	69bb      	ldr	r3, [r7, #24]
 801a5a4:	015a      	lsls	r2, r3, #5
 801a5a6:	69fb      	ldr	r3, [r7, #28]
 801a5a8:	4413      	add	r3, r2
 801a5aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a5ae:	681b      	ldr	r3, [r3, #0]
 801a5b0:	69ba      	ldr	r2, [r7, #24]
 801a5b2:	0151      	lsls	r1, r2, #5
 801a5b4:	69fa      	ldr	r2, [r7, #28]
 801a5b6:	440a      	add	r2, r1
 801a5b8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801a5bc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 801a5c0:	6013      	str	r3, [r2, #0]
 801a5c2:	e00f      	b.n	801a5e4 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 801a5c4:	69bb      	ldr	r3, [r7, #24]
 801a5c6:	015a      	lsls	r2, r3, #5
 801a5c8:	69fb      	ldr	r3, [r7, #28]
 801a5ca:	4413      	add	r3, r2
 801a5cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a5d0:	681b      	ldr	r3, [r3, #0]
 801a5d2:	69ba      	ldr	r2, [r7, #24]
 801a5d4:	0151      	lsls	r1, r2, #5
 801a5d6:	69fa      	ldr	r2, [r7, #28]
 801a5d8:	440a      	add	r2, r1
 801a5da:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801a5de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801a5e2:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 801a5e4:	69bb      	ldr	r3, [r7, #24]
 801a5e6:	015a      	lsls	r2, r3, #5
 801a5e8:	69fb      	ldr	r3, [r7, #28]
 801a5ea:	4413      	add	r3, r2
 801a5ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a5f0:	681b      	ldr	r3, [r3, #0]
 801a5f2:	69ba      	ldr	r2, [r7, #24]
 801a5f4:	0151      	lsls	r1, r2, #5
 801a5f6:	69fa      	ldr	r2, [r7, #28]
 801a5f8:	440a      	add	r2, r1
 801a5fa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801a5fe:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 801a602:	6013      	str	r3, [r2, #0]
 801a604:	e169      	b.n	801a8da <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 801a606:	69bb      	ldr	r3, [r7, #24]
 801a608:	015a      	lsls	r2, r3, #5
 801a60a:	69fb      	ldr	r3, [r7, #28]
 801a60c:	4413      	add	r3, r2
 801a60e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a612:	681b      	ldr	r3, [r3, #0]
 801a614:	69ba      	ldr	r2, [r7, #24]
 801a616:	0151      	lsls	r1, r2, #5
 801a618:	69fa      	ldr	r2, [r7, #28]
 801a61a:	440a      	add	r2, r1
 801a61c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801a620:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 801a624:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 801a626:	68bb      	ldr	r3, [r7, #8]
 801a628:	791b      	ldrb	r3, [r3, #4]
 801a62a:	2b01      	cmp	r3, #1
 801a62c:	d015      	beq.n	801a65a <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 801a62e:	68bb      	ldr	r3, [r7, #8]
 801a630:	691b      	ldr	r3, [r3, #16]
 801a632:	2b00      	cmp	r3, #0
 801a634:	f000 8151 	beq.w	801a8da <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 801a638:	69fb      	ldr	r3, [r7, #28]
 801a63a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801a63e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801a640:	68bb      	ldr	r3, [r7, #8]
 801a642:	781b      	ldrb	r3, [r3, #0]
 801a644:	f003 030f 	and.w	r3, r3, #15
 801a648:	2101      	movs	r1, #1
 801a64a:	fa01 f303 	lsl.w	r3, r1, r3
 801a64e:	69f9      	ldr	r1, [r7, #28]
 801a650:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801a654:	4313      	orrs	r3, r2
 801a656:	634b      	str	r3, [r1, #52]	@ 0x34
 801a658:	e13f      	b.n	801a8da <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801a65a:	69fb      	ldr	r3, [r7, #28]
 801a65c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801a660:	689b      	ldr	r3, [r3, #8]
 801a662:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801a666:	2b00      	cmp	r3, #0
 801a668:	d116      	bne.n	801a698 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 801a66a:	69bb      	ldr	r3, [r7, #24]
 801a66c:	015a      	lsls	r2, r3, #5
 801a66e:	69fb      	ldr	r3, [r7, #28]
 801a670:	4413      	add	r3, r2
 801a672:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a676:	681b      	ldr	r3, [r3, #0]
 801a678:	69ba      	ldr	r2, [r7, #24]
 801a67a:	0151      	lsls	r1, r2, #5
 801a67c:	69fa      	ldr	r2, [r7, #28]
 801a67e:	440a      	add	r2, r1
 801a680:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801a684:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 801a688:	6013      	str	r3, [r2, #0]
 801a68a:	e015      	b.n	801a6b8 <USB_EPStartXfer+0x310>
 801a68c:	e007ffff 	.word	0xe007ffff
 801a690:	fff80000 	.word	0xfff80000
 801a694:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 801a698:	69bb      	ldr	r3, [r7, #24]
 801a69a:	015a      	lsls	r2, r3, #5
 801a69c:	69fb      	ldr	r3, [r7, #28]
 801a69e:	4413      	add	r3, r2
 801a6a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a6a4:	681b      	ldr	r3, [r3, #0]
 801a6a6:	69ba      	ldr	r2, [r7, #24]
 801a6a8:	0151      	lsls	r1, r2, #5
 801a6aa:	69fa      	ldr	r2, [r7, #28]
 801a6ac:	440a      	add	r2, r1
 801a6ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801a6b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801a6b6:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 801a6b8:	68bb      	ldr	r3, [r7, #8]
 801a6ba:	68d9      	ldr	r1, [r3, #12]
 801a6bc:	68bb      	ldr	r3, [r7, #8]
 801a6be:	781a      	ldrb	r2, [r3, #0]
 801a6c0:	68bb      	ldr	r3, [r7, #8]
 801a6c2:	691b      	ldr	r3, [r3, #16]
 801a6c4:	b298      	uxth	r0, r3
 801a6c6:	79fb      	ldrb	r3, [r7, #7]
 801a6c8:	9300      	str	r3, [sp, #0]
 801a6ca:	4603      	mov	r3, r0
 801a6cc:	68f8      	ldr	r0, [r7, #12]
 801a6ce:	f000 f9b9 	bl	801aa44 <USB_WritePacket>
 801a6d2:	e102      	b.n	801a8da <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 801a6d4:	69bb      	ldr	r3, [r7, #24]
 801a6d6:	015a      	lsls	r2, r3, #5
 801a6d8:	69fb      	ldr	r3, [r7, #28]
 801a6da:	4413      	add	r3, r2
 801a6dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a6e0:	691a      	ldr	r2, [r3, #16]
 801a6e2:	69bb      	ldr	r3, [r7, #24]
 801a6e4:	0159      	lsls	r1, r3, #5
 801a6e6:	69fb      	ldr	r3, [r7, #28]
 801a6e8:	440b      	add	r3, r1
 801a6ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a6ee:	4619      	mov	r1, r3
 801a6f0:	4b7c      	ldr	r3, [pc, #496]	@ (801a8e4 <USB_EPStartXfer+0x53c>)
 801a6f2:	4013      	ands	r3, r2
 801a6f4:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 801a6f6:	69bb      	ldr	r3, [r7, #24]
 801a6f8:	015a      	lsls	r2, r3, #5
 801a6fa:	69fb      	ldr	r3, [r7, #28]
 801a6fc:	4413      	add	r3, r2
 801a6fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a702:	691a      	ldr	r2, [r3, #16]
 801a704:	69bb      	ldr	r3, [r7, #24]
 801a706:	0159      	lsls	r1, r3, #5
 801a708:	69fb      	ldr	r3, [r7, #28]
 801a70a:	440b      	add	r3, r1
 801a70c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a710:	4619      	mov	r1, r3
 801a712:	4b75      	ldr	r3, [pc, #468]	@ (801a8e8 <USB_EPStartXfer+0x540>)
 801a714:	4013      	ands	r3, r2
 801a716:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 801a718:	69bb      	ldr	r3, [r7, #24]
 801a71a:	2b00      	cmp	r3, #0
 801a71c:	d12f      	bne.n	801a77e <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 801a71e:	68bb      	ldr	r3, [r7, #8]
 801a720:	691b      	ldr	r3, [r3, #16]
 801a722:	2b00      	cmp	r3, #0
 801a724:	d003      	beq.n	801a72e <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 801a726:	68bb      	ldr	r3, [r7, #8]
 801a728:	689a      	ldr	r2, [r3, #8]
 801a72a:	68bb      	ldr	r3, [r7, #8]
 801a72c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 801a72e:	68bb      	ldr	r3, [r7, #8]
 801a730:	689a      	ldr	r2, [r3, #8]
 801a732:	68bb      	ldr	r3, [r7, #8]
 801a734:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 801a736:	69bb      	ldr	r3, [r7, #24]
 801a738:	015a      	lsls	r2, r3, #5
 801a73a:	69fb      	ldr	r3, [r7, #28]
 801a73c:	4413      	add	r3, r2
 801a73e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a742:	691a      	ldr	r2, [r3, #16]
 801a744:	68bb      	ldr	r3, [r7, #8]
 801a746:	6a1b      	ldr	r3, [r3, #32]
 801a748:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801a74c:	69b9      	ldr	r1, [r7, #24]
 801a74e:	0148      	lsls	r0, r1, #5
 801a750:	69f9      	ldr	r1, [r7, #28]
 801a752:	4401      	add	r1, r0
 801a754:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801a758:	4313      	orrs	r3, r2
 801a75a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801a75c:	69bb      	ldr	r3, [r7, #24]
 801a75e:	015a      	lsls	r2, r3, #5
 801a760:	69fb      	ldr	r3, [r7, #28]
 801a762:	4413      	add	r3, r2
 801a764:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a768:	691b      	ldr	r3, [r3, #16]
 801a76a:	69ba      	ldr	r2, [r7, #24]
 801a76c:	0151      	lsls	r1, r2, #5
 801a76e:	69fa      	ldr	r2, [r7, #28]
 801a770:	440a      	add	r2, r1
 801a772:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801a776:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801a77a:	6113      	str	r3, [r2, #16]
 801a77c:	e05f      	b.n	801a83e <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 801a77e:	68bb      	ldr	r3, [r7, #8]
 801a780:	691b      	ldr	r3, [r3, #16]
 801a782:	2b00      	cmp	r3, #0
 801a784:	d123      	bne.n	801a7ce <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 801a786:	69bb      	ldr	r3, [r7, #24]
 801a788:	015a      	lsls	r2, r3, #5
 801a78a:	69fb      	ldr	r3, [r7, #28]
 801a78c:	4413      	add	r3, r2
 801a78e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a792:	691a      	ldr	r2, [r3, #16]
 801a794:	68bb      	ldr	r3, [r7, #8]
 801a796:	689b      	ldr	r3, [r3, #8]
 801a798:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801a79c:	69b9      	ldr	r1, [r7, #24]
 801a79e:	0148      	lsls	r0, r1, #5
 801a7a0:	69f9      	ldr	r1, [r7, #28]
 801a7a2:	4401      	add	r1, r0
 801a7a4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801a7a8:	4313      	orrs	r3, r2
 801a7aa:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801a7ac:	69bb      	ldr	r3, [r7, #24]
 801a7ae:	015a      	lsls	r2, r3, #5
 801a7b0:	69fb      	ldr	r3, [r7, #28]
 801a7b2:	4413      	add	r3, r2
 801a7b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a7b8:	691b      	ldr	r3, [r3, #16]
 801a7ba:	69ba      	ldr	r2, [r7, #24]
 801a7bc:	0151      	lsls	r1, r2, #5
 801a7be:	69fa      	ldr	r2, [r7, #28]
 801a7c0:	440a      	add	r2, r1
 801a7c2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801a7c6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801a7ca:	6113      	str	r3, [r2, #16]
 801a7cc:	e037      	b.n	801a83e <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 801a7ce:	68bb      	ldr	r3, [r7, #8]
 801a7d0:	691a      	ldr	r2, [r3, #16]
 801a7d2:	68bb      	ldr	r3, [r7, #8]
 801a7d4:	689b      	ldr	r3, [r3, #8]
 801a7d6:	4413      	add	r3, r2
 801a7d8:	1e5a      	subs	r2, r3, #1
 801a7da:	68bb      	ldr	r3, [r7, #8]
 801a7dc:	689b      	ldr	r3, [r3, #8]
 801a7de:	fbb2 f3f3 	udiv	r3, r2, r3
 801a7e2:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 801a7e4:	68bb      	ldr	r3, [r7, #8]
 801a7e6:	689b      	ldr	r3, [r3, #8]
 801a7e8:	8afa      	ldrh	r2, [r7, #22]
 801a7ea:	fb03 f202 	mul.w	r2, r3, r2
 801a7ee:	68bb      	ldr	r3, [r7, #8]
 801a7f0:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 801a7f2:	69bb      	ldr	r3, [r7, #24]
 801a7f4:	015a      	lsls	r2, r3, #5
 801a7f6:	69fb      	ldr	r3, [r7, #28]
 801a7f8:	4413      	add	r3, r2
 801a7fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a7fe:	691a      	ldr	r2, [r3, #16]
 801a800:	8afb      	ldrh	r3, [r7, #22]
 801a802:	04d9      	lsls	r1, r3, #19
 801a804:	4b39      	ldr	r3, [pc, #228]	@ (801a8ec <USB_EPStartXfer+0x544>)
 801a806:	400b      	ands	r3, r1
 801a808:	69b9      	ldr	r1, [r7, #24]
 801a80a:	0148      	lsls	r0, r1, #5
 801a80c:	69f9      	ldr	r1, [r7, #28]
 801a80e:	4401      	add	r1, r0
 801a810:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801a814:	4313      	orrs	r3, r2
 801a816:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 801a818:	69bb      	ldr	r3, [r7, #24]
 801a81a:	015a      	lsls	r2, r3, #5
 801a81c:	69fb      	ldr	r3, [r7, #28]
 801a81e:	4413      	add	r3, r2
 801a820:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a824:	691a      	ldr	r2, [r3, #16]
 801a826:	68bb      	ldr	r3, [r7, #8]
 801a828:	6a1b      	ldr	r3, [r3, #32]
 801a82a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801a82e:	69b9      	ldr	r1, [r7, #24]
 801a830:	0148      	lsls	r0, r1, #5
 801a832:	69f9      	ldr	r1, [r7, #28]
 801a834:	4401      	add	r1, r0
 801a836:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801a83a:	4313      	orrs	r3, r2
 801a83c:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 801a83e:	79fb      	ldrb	r3, [r7, #7]
 801a840:	2b01      	cmp	r3, #1
 801a842:	d10d      	bne.n	801a860 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 801a844:	68bb      	ldr	r3, [r7, #8]
 801a846:	68db      	ldr	r3, [r3, #12]
 801a848:	2b00      	cmp	r3, #0
 801a84a:	d009      	beq.n	801a860 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 801a84c:	68bb      	ldr	r3, [r7, #8]
 801a84e:	68d9      	ldr	r1, [r3, #12]
 801a850:	69bb      	ldr	r3, [r7, #24]
 801a852:	015a      	lsls	r2, r3, #5
 801a854:	69fb      	ldr	r3, [r7, #28]
 801a856:	4413      	add	r3, r2
 801a858:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a85c:	460a      	mov	r2, r1
 801a85e:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 801a860:	68bb      	ldr	r3, [r7, #8]
 801a862:	791b      	ldrb	r3, [r3, #4]
 801a864:	2b01      	cmp	r3, #1
 801a866:	d128      	bne.n	801a8ba <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801a868:	69fb      	ldr	r3, [r7, #28]
 801a86a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801a86e:	689b      	ldr	r3, [r3, #8]
 801a870:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801a874:	2b00      	cmp	r3, #0
 801a876:	d110      	bne.n	801a89a <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 801a878:	69bb      	ldr	r3, [r7, #24]
 801a87a:	015a      	lsls	r2, r3, #5
 801a87c:	69fb      	ldr	r3, [r7, #28]
 801a87e:	4413      	add	r3, r2
 801a880:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a884:	681b      	ldr	r3, [r3, #0]
 801a886:	69ba      	ldr	r2, [r7, #24]
 801a888:	0151      	lsls	r1, r2, #5
 801a88a:	69fa      	ldr	r2, [r7, #28]
 801a88c:	440a      	add	r2, r1
 801a88e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801a892:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 801a896:	6013      	str	r3, [r2, #0]
 801a898:	e00f      	b.n	801a8ba <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 801a89a:	69bb      	ldr	r3, [r7, #24]
 801a89c:	015a      	lsls	r2, r3, #5
 801a89e:	69fb      	ldr	r3, [r7, #28]
 801a8a0:	4413      	add	r3, r2
 801a8a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a8a6:	681b      	ldr	r3, [r3, #0]
 801a8a8:	69ba      	ldr	r2, [r7, #24]
 801a8aa:	0151      	lsls	r1, r2, #5
 801a8ac:	69fa      	ldr	r2, [r7, #28]
 801a8ae:	440a      	add	r2, r1
 801a8b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801a8b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801a8b8:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 801a8ba:	69bb      	ldr	r3, [r7, #24]
 801a8bc:	015a      	lsls	r2, r3, #5
 801a8be:	69fb      	ldr	r3, [r7, #28]
 801a8c0:	4413      	add	r3, r2
 801a8c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a8c6:	681b      	ldr	r3, [r3, #0]
 801a8c8:	69ba      	ldr	r2, [r7, #24]
 801a8ca:	0151      	lsls	r1, r2, #5
 801a8cc:	69fa      	ldr	r2, [r7, #28]
 801a8ce:	440a      	add	r2, r1
 801a8d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801a8d4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 801a8d8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801a8da:	2300      	movs	r3, #0
}
 801a8dc:	4618      	mov	r0, r3
 801a8de:	3720      	adds	r7, #32
 801a8e0:	46bd      	mov	sp, r7
 801a8e2:	bd80      	pop	{r7, pc}
 801a8e4:	fff80000 	.word	0xfff80000
 801a8e8:	e007ffff 	.word	0xe007ffff
 801a8ec:	1ff80000 	.word	0x1ff80000

0801a8f0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 801a8f0:	b480      	push	{r7}
 801a8f2:	b087      	sub	sp, #28
 801a8f4:	af00      	add	r7, sp, #0
 801a8f6:	6078      	str	r0, [r7, #4]
 801a8f8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 801a8fa:	2300      	movs	r3, #0
 801a8fc:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 801a8fe:	2300      	movs	r3, #0
 801a900:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801a902:	687b      	ldr	r3, [r7, #4]
 801a904:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 801a906:	683b      	ldr	r3, [r7, #0]
 801a908:	785b      	ldrb	r3, [r3, #1]
 801a90a:	2b01      	cmp	r3, #1
 801a90c:	d14a      	bne.n	801a9a4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801a90e:	683b      	ldr	r3, [r7, #0]
 801a910:	781b      	ldrb	r3, [r3, #0]
 801a912:	015a      	lsls	r2, r3, #5
 801a914:	693b      	ldr	r3, [r7, #16]
 801a916:	4413      	add	r3, r2
 801a918:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a91c:	681b      	ldr	r3, [r3, #0]
 801a91e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801a922:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801a926:	f040 8086 	bne.w	801aa36 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 801a92a:	683b      	ldr	r3, [r7, #0]
 801a92c:	781b      	ldrb	r3, [r3, #0]
 801a92e:	015a      	lsls	r2, r3, #5
 801a930:	693b      	ldr	r3, [r7, #16]
 801a932:	4413      	add	r3, r2
 801a934:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a938:	681b      	ldr	r3, [r3, #0]
 801a93a:	683a      	ldr	r2, [r7, #0]
 801a93c:	7812      	ldrb	r2, [r2, #0]
 801a93e:	0151      	lsls	r1, r2, #5
 801a940:	693a      	ldr	r2, [r7, #16]
 801a942:	440a      	add	r2, r1
 801a944:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801a948:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801a94c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 801a94e:	683b      	ldr	r3, [r7, #0]
 801a950:	781b      	ldrb	r3, [r3, #0]
 801a952:	015a      	lsls	r2, r3, #5
 801a954:	693b      	ldr	r3, [r7, #16]
 801a956:	4413      	add	r3, r2
 801a958:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a95c:	681b      	ldr	r3, [r3, #0]
 801a95e:	683a      	ldr	r2, [r7, #0]
 801a960:	7812      	ldrb	r2, [r2, #0]
 801a962:	0151      	lsls	r1, r2, #5
 801a964:	693a      	ldr	r2, [r7, #16]
 801a966:	440a      	add	r2, r1
 801a968:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801a96c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801a970:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801a972:	68fb      	ldr	r3, [r7, #12]
 801a974:	3301      	adds	r3, #1
 801a976:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 801a978:	68fb      	ldr	r3, [r7, #12]
 801a97a:	f242 7210 	movw	r2, #10000	@ 0x2710
 801a97e:	4293      	cmp	r3, r2
 801a980:	d902      	bls.n	801a988 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 801a982:	2301      	movs	r3, #1
 801a984:	75fb      	strb	r3, [r7, #23]
          break;
 801a986:	e056      	b.n	801aa36 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 801a988:	683b      	ldr	r3, [r7, #0]
 801a98a:	781b      	ldrb	r3, [r3, #0]
 801a98c:	015a      	lsls	r2, r3, #5
 801a98e:	693b      	ldr	r3, [r7, #16]
 801a990:	4413      	add	r3, r2
 801a992:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a996:	681b      	ldr	r3, [r3, #0]
 801a998:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801a99c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801a9a0:	d0e7      	beq.n	801a972 <USB_EPStopXfer+0x82>
 801a9a2:	e048      	b.n	801aa36 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801a9a4:	683b      	ldr	r3, [r7, #0]
 801a9a6:	781b      	ldrb	r3, [r3, #0]
 801a9a8:	015a      	lsls	r2, r3, #5
 801a9aa:	693b      	ldr	r3, [r7, #16]
 801a9ac:	4413      	add	r3, r2
 801a9ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a9b2:	681b      	ldr	r3, [r3, #0]
 801a9b4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801a9b8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801a9bc:	d13b      	bne.n	801aa36 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 801a9be:	683b      	ldr	r3, [r7, #0]
 801a9c0:	781b      	ldrb	r3, [r3, #0]
 801a9c2:	015a      	lsls	r2, r3, #5
 801a9c4:	693b      	ldr	r3, [r7, #16]
 801a9c6:	4413      	add	r3, r2
 801a9c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a9cc:	681b      	ldr	r3, [r3, #0]
 801a9ce:	683a      	ldr	r2, [r7, #0]
 801a9d0:	7812      	ldrb	r2, [r2, #0]
 801a9d2:	0151      	lsls	r1, r2, #5
 801a9d4:	693a      	ldr	r2, [r7, #16]
 801a9d6:	440a      	add	r2, r1
 801a9d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801a9dc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801a9e0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 801a9e2:	683b      	ldr	r3, [r7, #0]
 801a9e4:	781b      	ldrb	r3, [r3, #0]
 801a9e6:	015a      	lsls	r2, r3, #5
 801a9e8:	693b      	ldr	r3, [r7, #16]
 801a9ea:	4413      	add	r3, r2
 801a9ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a9f0:	681b      	ldr	r3, [r3, #0]
 801a9f2:	683a      	ldr	r2, [r7, #0]
 801a9f4:	7812      	ldrb	r2, [r2, #0]
 801a9f6:	0151      	lsls	r1, r2, #5
 801a9f8:	693a      	ldr	r2, [r7, #16]
 801a9fa:	440a      	add	r2, r1
 801a9fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801aa00:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801aa04:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801aa06:	68fb      	ldr	r3, [r7, #12]
 801aa08:	3301      	adds	r3, #1
 801aa0a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 801aa0c:	68fb      	ldr	r3, [r7, #12]
 801aa0e:	f242 7210 	movw	r2, #10000	@ 0x2710
 801aa12:	4293      	cmp	r3, r2
 801aa14:	d902      	bls.n	801aa1c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 801aa16:	2301      	movs	r3, #1
 801aa18:	75fb      	strb	r3, [r7, #23]
          break;
 801aa1a:	e00c      	b.n	801aa36 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 801aa1c:	683b      	ldr	r3, [r7, #0]
 801aa1e:	781b      	ldrb	r3, [r3, #0]
 801aa20:	015a      	lsls	r2, r3, #5
 801aa22:	693b      	ldr	r3, [r7, #16]
 801aa24:	4413      	add	r3, r2
 801aa26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801aa2a:	681b      	ldr	r3, [r3, #0]
 801aa2c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801aa30:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801aa34:	d0e7      	beq.n	801aa06 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 801aa36:	7dfb      	ldrb	r3, [r7, #23]
}
 801aa38:	4618      	mov	r0, r3
 801aa3a:	371c      	adds	r7, #28
 801aa3c:	46bd      	mov	sp, r7
 801aa3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aa42:	4770      	bx	lr

0801aa44 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 801aa44:	b480      	push	{r7}
 801aa46:	b089      	sub	sp, #36	@ 0x24
 801aa48:	af00      	add	r7, sp, #0
 801aa4a:	60f8      	str	r0, [r7, #12]
 801aa4c:	60b9      	str	r1, [r7, #8]
 801aa4e:	4611      	mov	r1, r2
 801aa50:	461a      	mov	r2, r3
 801aa52:	460b      	mov	r3, r1
 801aa54:	71fb      	strb	r3, [r7, #7]
 801aa56:	4613      	mov	r3, r2
 801aa58:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801aa5a:	68fb      	ldr	r3, [r7, #12]
 801aa5c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 801aa5e:	68bb      	ldr	r3, [r7, #8]
 801aa60:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 801aa62:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801aa66:	2b00      	cmp	r3, #0
 801aa68:	d123      	bne.n	801aab2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 801aa6a:	88bb      	ldrh	r3, [r7, #4]
 801aa6c:	3303      	adds	r3, #3
 801aa6e:	089b      	lsrs	r3, r3, #2
 801aa70:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 801aa72:	2300      	movs	r3, #0
 801aa74:	61bb      	str	r3, [r7, #24]
 801aa76:	e018      	b.n	801aaaa <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 801aa78:	79fb      	ldrb	r3, [r7, #7]
 801aa7a:	031a      	lsls	r2, r3, #12
 801aa7c:	697b      	ldr	r3, [r7, #20]
 801aa7e:	4413      	add	r3, r2
 801aa80:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801aa84:	461a      	mov	r2, r3
 801aa86:	69fb      	ldr	r3, [r7, #28]
 801aa88:	681b      	ldr	r3, [r3, #0]
 801aa8a:	6013      	str	r3, [r2, #0]
      pSrc++;
 801aa8c:	69fb      	ldr	r3, [r7, #28]
 801aa8e:	3301      	adds	r3, #1
 801aa90:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801aa92:	69fb      	ldr	r3, [r7, #28]
 801aa94:	3301      	adds	r3, #1
 801aa96:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801aa98:	69fb      	ldr	r3, [r7, #28]
 801aa9a:	3301      	adds	r3, #1
 801aa9c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801aa9e:	69fb      	ldr	r3, [r7, #28]
 801aaa0:	3301      	adds	r3, #1
 801aaa2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 801aaa4:	69bb      	ldr	r3, [r7, #24]
 801aaa6:	3301      	adds	r3, #1
 801aaa8:	61bb      	str	r3, [r7, #24]
 801aaaa:	69ba      	ldr	r2, [r7, #24]
 801aaac:	693b      	ldr	r3, [r7, #16]
 801aaae:	429a      	cmp	r2, r3
 801aab0:	d3e2      	bcc.n	801aa78 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 801aab2:	2300      	movs	r3, #0
}
 801aab4:	4618      	mov	r0, r3
 801aab6:	3724      	adds	r7, #36	@ 0x24
 801aab8:	46bd      	mov	sp, r7
 801aaba:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aabe:	4770      	bx	lr

0801aac0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 801aac0:	b480      	push	{r7}
 801aac2:	b08b      	sub	sp, #44	@ 0x2c
 801aac4:	af00      	add	r7, sp, #0
 801aac6:	60f8      	str	r0, [r7, #12]
 801aac8:	60b9      	str	r1, [r7, #8]
 801aaca:	4613      	mov	r3, r2
 801aacc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801aace:	68fb      	ldr	r3, [r7, #12]
 801aad0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 801aad2:	68bb      	ldr	r3, [r7, #8]
 801aad4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 801aad6:	88fb      	ldrh	r3, [r7, #6]
 801aad8:	089b      	lsrs	r3, r3, #2
 801aada:	b29b      	uxth	r3, r3
 801aadc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 801aade:	88fb      	ldrh	r3, [r7, #6]
 801aae0:	f003 0303 	and.w	r3, r3, #3
 801aae4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 801aae6:	2300      	movs	r3, #0
 801aae8:	623b      	str	r3, [r7, #32]
 801aaea:	e014      	b.n	801ab16 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 801aaec:	69bb      	ldr	r3, [r7, #24]
 801aaee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801aaf2:	681a      	ldr	r2, [r3, #0]
 801aaf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aaf6:	601a      	str	r2, [r3, #0]
    pDest++;
 801aaf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aafa:	3301      	adds	r3, #1
 801aafc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801aafe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab00:	3301      	adds	r3, #1
 801ab02:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801ab04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab06:	3301      	adds	r3, #1
 801ab08:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801ab0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab0c:	3301      	adds	r3, #1
 801ab0e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 801ab10:	6a3b      	ldr	r3, [r7, #32]
 801ab12:	3301      	adds	r3, #1
 801ab14:	623b      	str	r3, [r7, #32]
 801ab16:	6a3a      	ldr	r2, [r7, #32]
 801ab18:	697b      	ldr	r3, [r7, #20]
 801ab1a:	429a      	cmp	r2, r3
 801ab1c:	d3e6      	bcc.n	801aaec <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 801ab1e:	8bfb      	ldrh	r3, [r7, #30]
 801ab20:	2b00      	cmp	r3, #0
 801ab22:	d01e      	beq.n	801ab62 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 801ab24:	2300      	movs	r3, #0
 801ab26:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 801ab28:	69bb      	ldr	r3, [r7, #24]
 801ab2a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801ab2e:	461a      	mov	r2, r3
 801ab30:	f107 0310 	add.w	r3, r7, #16
 801ab34:	6812      	ldr	r2, [r2, #0]
 801ab36:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 801ab38:	693a      	ldr	r2, [r7, #16]
 801ab3a:	6a3b      	ldr	r3, [r7, #32]
 801ab3c:	b2db      	uxtb	r3, r3
 801ab3e:	00db      	lsls	r3, r3, #3
 801ab40:	fa22 f303 	lsr.w	r3, r2, r3
 801ab44:	b2da      	uxtb	r2, r3
 801ab46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab48:	701a      	strb	r2, [r3, #0]
      i++;
 801ab4a:	6a3b      	ldr	r3, [r7, #32]
 801ab4c:	3301      	adds	r3, #1
 801ab4e:	623b      	str	r3, [r7, #32]
      pDest++;
 801ab50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab52:	3301      	adds	r3, #1
 801ab54:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 801ab56:	8bfb      	ldrh	r3, [r7, #30]
 801ab58:	3b01      	subs	r3, #1
 801ab5a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 801ab5c:	8bfb      	ldrh	r3, [r7, #30]
 801ab5e:	2b00      	cmp	r3, #0
 801ab60:	d1ea      	bne.n	801ab38 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 801ab62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801ab64:	4618      	mov	r0, r3
 801ab66:	372c      	adds	r7, #44	@ 0x2c
 801ab68:	46bd      	mov	sp, r7
 801ab6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ab6e:	4770      	bx	lr

0801ab70 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 801ab70:	b480      	push	{r7}
 801ab72:	b085      	sub	sp, #20
 801ab74:	af00      	add	r7, sp, #0
 801ab76:	6078      	str	r0, [r7, #4]
 801ab78:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801ab7a:	687b      	ldr	r3, [r7, #4]
 801ab7c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801ab7e:	683b      	ldr	r3, [r7, #0]
 801ab80:	781b      	ldrb	r3, [r3, #0]
 801ab82:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 801ab84:	683b      	ldr	r3, [r7, #0]
 801ab86:	785b      	ldrb	r3, [r3, #1]
 801ab88:	2b01      	cmp	r3, #1
 801ab8a:	d12c      	bne.n	801abe6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 801ab8c:	68bb      	ldr	r3, [r7, #8]
 801ab8e:	015a      	lsls	r2, r3, #5
 801ab90:	68fb      	ldr	r3, [r7, #12]
 801ab92:	4413      	add	r3, r2
 801ab94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801ab98:	681b      	ldr	r3, [r3, #0]
 801ab9a:	2b00      	cmp	r3, #0
 801ab9c:	db12      	blt.n	801abc4 <USB_EPSetStall+0x54>
 801ab9e:	68bb      	ldr	r3, [r7, #8]
 801aba0:	2b00      	cmp	r3, #0
 801aba2:	d00f      	beq.n	801abc4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 801aba4:	68bb      	ldr	r3, [r7, #8]
 801aba6:	015a      	lsls	r2, r3, #5
 801aba8:	68fb      	ldr	r3, [r7, #12]
 801abaa:	4413      	add	r3, r2
 801abac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801abb0:	681b      	ldr	r3, [r3, #0]
 801abb2:	68ba      	ldr	r2, [r7, #8]
 801abb4:	0151      	lsls	r1, r2, #5
 801abb6:	68fa      	ldr	r2, [r7, #12]
 801abb8:	440a      	add	r2, r1
 801abba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801abbe:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 801abc2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 801abc4:	68bb      	ldr	r3, [r7, #8]
 801abc6:	015a      	lsls	r2, r3, #5
 801abc8:	68fb      	ldr	r3, [r7, #12]
 801abca:	4413      	add	r3, r2
 801abcc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801abd0:	681b      	ldr	r3, [r3, #0]
 801abd2:	68ba      	ldr	r2, [r7, #8]
 801abd4:	0151      	lsls	r1, r2, #5
 801abd6:	68fa      	ldr	r2, [r7, #12]
 801abd8:	440a      	add	r2, r1
 801abda:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801abde:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 801abe2:	6013      	str	r3, [r2, #0]
 801abe4:	e02b      	b.n	801ac3e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 801abe6:	68bb      	ldr	r3, [r7, #8]
 801abe8:	015a      	lsls	r2, r3, #5
 801abea:	68fb      	ldr	r3, [r7, #12]
 801abec:	4413      	add	r3, r2
 801abee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801abf2:	681b      	ldr	r3, [r3, #0]
 801abf4:	2b00      	cmp	r3, #0
 801abf6:	db12      	blt.n	801ac1e <USB_EPSetStall+0xae>
 801abf8:	68bb      	ldr	r3, [r7, #8]
 801abfa:	2b00      	cmp	r3, #0
 801abfc:	d00f      	beq.n	801ac1e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 801abfe:	68bb      	ldr	r3, [r7, #8]
 801ac00:	015a      	lsls	r2, r3, #5
 801ac02:	68fb      	ldr	r3, [r7, #12]
 801ac04:	4413      	add	r3, r2
 801ac06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801ac0a:	681b      	ldr	r3, [r3, #0]
 801ac0c:	68ba      	ldr	r2, [r7, #8]
 801ac0e:	0151      	lsls	r1, r2, #5
 801ac10:	68fa      	ldr	r2, [r7, #12]
 801ac12:	440a      	add	r2, r1
 801ac14:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801ac18:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 801ac1c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 801ac1e:	68bb      	ldr	r3, [r7, #8]
 801ac20:	015a      	lsls	r2, r3, #5
 801ac22:	68fb      	ldr	r3, [r7, #12]
 801ac24:	4413      	add	r3, r2
 801ac26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801ac2a:	681b      	ldr	r3, [r3, #0]
 801ac2c:	68ba      	ldr	r2, [r7, #8]
 801ac2e:	0151      	lsls	r1, r2, #5
 801ac30:	68fa      	ldr	r2, [r7, #12]
 801ac32:	440a      	add	r2, r1
 801ac34:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801ac38:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 801ac3c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801ac3e:	2300      	movs	r3, #0
}
 801ac40:	4618      	mov	r0, r3
 801ac42:	3714      	adds	r7, #20
 801ac44:	46bd      	mov	sp, r7
 801ac46:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ac4a:	4770      	bx	lr

0801ac4c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 801ac4c:	b480      	push	{r7}
 801ac4e:	b085      	sub	sp, #20
 801ac50:	af00      	add	r7, sp, #0
 801ac52:	6078      	str	r0, [r7, #4]
 801ac54:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801ac56:	687b      	ldr	r3, [r7, #4]
 801ac58:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801ac5a:	683b      	ldr	r3, [r7, #0]
 801ac5c:	781b      	ldrb	r3, [r3, #0]
 801ac5e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 801ac60:	683b      	ldr	r3, [r7, #0]
 801ac62:	785b      	ldrb	r3, [r3, #1]
 801ac64:	2b01      	cmp	r3, #1
 801ac66:	d128      	bne.n	801acba <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 801ac68:	68bb      	ldr	r3, [r7, #8]
 801ac6a:	015a      	lsls	r2, r3, #5
 801ac6c:	68fb      	ldr	r3, [r7, #12]
 801ac6e:	4413      	add	r3, r2
 801ac70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801ac74:	681b      	ldr	r3, [r3, #0]
 801ac76:	68ba      	ldr	r2, [r7, #8]
 801ac78:	0151      	lsls	r1, r2, #5
 801ac7a:	68fa      	ldr	r2, [r7, #12]
 801ac7c:	440a      	add	r2, r1
 801ac7e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801ac82:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 801ac86:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 801ac88:	683b      	ldr	r3, [r7, #0]
 801ac8a:	791b      	ldrb	r3, [r3, #4]
 801ac8c:	2b03      	cmp	r3, #3
 801ac8e:	d003      	beq.n	801ac98 <USB_EPClearStall+0x4c>
 801ac90:	683b      	ldr	r3, [r7, #0]
 801ac92:	791b      	ldrb	r3, [r3, #4]
 801ac94:	2b02      	cmp	r3, #2
 801ac96:	d138      	bne.n	801ad0a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 801ac98:	68bb      	ldr	r3, [r7, #8]
 801ac9a:	015a      	lsls	r2, r3, #5
 801ac9c:	68fb      	ldr	r3, [r7, #12]
 801ac9e:	4413      	add	r3, r2
 801aca0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801aca4:	681b      	ldr	r3, [r3, #0]
 801aca6:	68ba      	ldr	r2, [r7, #8]
 801aca8:	0151      	lsls	r1, r2, #5
 801acaa:	68fa      	ldr	r2, [r7, #12]
 801acac:	440a      	add	r2, r1
 801acae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801acb2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801acb6:	6013      	str	r3, [r2, #0]
 801acb8:	e027      	b.n	801ad0a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 801acba:	68bb      	ldr	r3, [r7, #8]
 801acbc:	015a      	lsls	r2, r3, #5
 801acbe:	68fb      	ldr	r3, [r7, #12]
 801acc0:	4413      	add	r3, r2
 801acc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801acc6:	681b      	ldr	r3, [r3, #0]
 801acc8:	68ba      	ldr	r2, [r7, #8]
 801acca:	0151      	lsls	r1, r2, #5
 801accc:	68fa      	ldr	r2, [r7, #12]
 801acce:	440a      	add	r2, r1
 801acd0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801acd4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 801acd8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 801acda:	683b      	ldr	r3, [r7, #0]
 801acdc:	791b      	ldrb	r3, [r3, #4]
 801acde:	2b03      	cmp	r3, #3
 801ace0:	d003      	beq.n	801acea <USB_EPClearStall+0x9e>
 801ace2:	683b      	ldr	r3, [r7, #0]
 801ace4:	791b      	ldrb	r3, [r3, #4]
 801ace6:	2b02      	cmp	r3, #2
 801ace8:	d10f      	bne.n	801ad0a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 801acea:	68bb      	ldr	r3, [r7, #8]
 801acec:	015a      	lsls	r2, r3, #5
 801acee:	68fb      	ldr	r3, [r7, #12]
 801acf0:	4413      	add	r3, r2
 801acf2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801acf6:	681b      	ldr	r3, [r3, #0]
 801acf8:	68ba      	ldr	r2, [r7, #8]
 801acfa:	0151      	lsls	r1, r2, #5
 801acfc:	68fa      	ldr	r2, [r7, #12]
 801acfe:	440a      	add	r2, r1
 801ad00:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801ad04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801ad08:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 801ad0a:	2300      	movs	r3, #0
}
 801ad0c:	4618      	mov	r0, r3
 801ad0e:	3714      	adds	r7, #20
 801ad10:	46bd      	mov	sp, r7
 801ad12:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ad16:	4770      	bx	lr

0801ad18 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 801ad18:	b480      	push	{r7}
 801ad1a:	b085      	sub	sp, #20
 801ad1c:	af00      	add	r7, sp, #0
 801ad1e:	6078      	str	r0, [r7, #4]
 801ad20:	460b      	mov	r3, r1
 801ad22:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801ad24:	687b      	ldr	r3, [r7, #4]
 801ad26:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 801ad28:	68fb      	ldr	r3, [r7, #12]
 801ad2a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801ad2e:	681b      	ldr	r3, [r3, #0]
 801ad30:	68fa      	ldr	r2, [r7, #12]
 801ad32:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801ad36:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 801ad3a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 801ad3c:	68fb      	ldr	r3, [r7, #12]
 801ad3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801ad42:	681a      	ldr	r2, [r3, #0]
 801ad44:	78fb      	ldrb	r3, [r7, #3]
 801ad46:	011b      	lsls	r3, r3, #4
 801ad48:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 801ad4c:	68f9      	ldr	r1, [r7, #12]
 801ad4e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801ad52:	4313      	orrs	r3, r2
 801ad54:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 801ad56:	2300      	movs	r3, #0
}
 801ad58:	4618      	mov	r0, r3
 801ad5a:	3714      	adds	r7, #20
 801ad5c:	46bd      	mov	sp, r7
 801ad5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ad62:	4770      	bx	lr

0801ad64 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 801ad64:	b480      	push	{r7}
 801ad66:	b085      	sub	sp, #20
 801ad68:	af00      	add	r7, sp, #0
 801ad6a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801ad6c:	687b      	ldr	r3, [r7, #4]
 801ad6e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 801ad70:	68fb      	ldr	r3, [r7, #12]
 801ad72:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801ad76:	681b      	ldr	r3, [r3, #0]
 801ad78:	68fa      	ldr	r2, [r7, #12]
 801ad7a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801ad7e:	f023 0303 	bic.w	r3, r3, #3
 801ad82:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 801ad84:	68fb      	ldr	r3, [r7, #12]
 801ad86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801ad8a:	685b      	ldr	r3, [r3, #4]
 801ad8c:	68fa      	ldr	r2, [r7, #12]
 801ad8e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801ad92:	f023 0302 	bic.w	r3, r3, #2
 801ad96:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801ad98:	2300      	movs	r3, #0
}
 801ad9a:	4618      	mov	r0, r3
 801ad9c:	3714      	adds	r7, #20
 801ad9e:	46bd      	mov	sp, r7
 801ada0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ada4:	4770      	bx	lr

0801ada6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 801ada6:	b480      	push	{r7}
 801ada8:	b085      	sub	sp, #20
 801adaa:	af00      	add	r7, sp, #0
 801adac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801adae:	687b      	ldr	r3, [r7, #4]
 801adb0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 801adb2:	68fb      	ldr	r3, [r7, #12]
 801adb4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801adb8:	681b      	ldr	r3, [r3, #0]
 801adba:	68fa      	ldr	r2, [r7, #12]
 801adbc:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801adc0:	f023 0303 	bic.w	r3, r3, #3
 801adc4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 801adc6:	68fb      	ldr	r3, [r7, #12]
 801adc8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801adcc:	685b      	ldr	r3, [r3, #4]
 801adce:	68fa      	ldr	r2, [r7, #12]
 801add0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801add4:	f043 0302 	orr.w	r3, r3, #2
 801add8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801adda:	2300      	movs	r3, #0
}
 801addc:	4618      	mov	r0, r3
 801adde:	3714      	adds	r7, #20
 801ade0:	46bd      	mov	sp, r7
 801ade2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ade6:	4770      	bx	lr

0801ade8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 801ade8:	b480      	push	{r7}
 801adea:	b085      	sub	sp, #20
 801adec:	af00      	add	r7, sp, #0
 801adee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 801adf0:	687b      	ldr	r3, [r7, #4]
 801adf2:	695b      	ldr	r3, [r3, #20]
 801adf4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 801adf6:	687b      	ldr	r3, [r7, #4]
 801adf8:	699b      	ldr	r3, [r3, #24]
 801adfa:	68fa      	ldr	r2, [r7, #12]
 801adfc:	4013      	ands	r3, r2
 801adfe:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 801ae00:	68fb      	ldr	r3, [r7, #12]
}
 801ae02:	4618      	mov	r0, r3
 801ae04:	3714      	adds	r7, #20
 801ae06:	46bd      	mov	sp, r7
 801ae08:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ae0c:	4770      	bx	lr

0801ae0e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 801ae0e:	b480      	push	{r7}
 801ae10:	b085      	sub	sp, #20
 801ae12:	af00      	add	r7, sp, #0
 801ae14:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801ae16:	687b      	ldr	r3, [r7, #4]
 801ae18:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 801ae1a:	68fb      	ldr	r3, [r7, #12]
 801ae1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801ae20:	699b      	ldr	r3, [r3, #24]
 801ae22:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 801ae24:	68fb      	ldr	r3, [r7, #12]
 801ae26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801ae2a:	69db      	ldr	r3, [r3, #28]
 801ae2c:	68ba      	ldr	r2, [r7, #8]
 801ae2e:	4013      	ands	r3, r2
 801ae30:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 801ae32:	68bb      	ldr	r3, [r7, #8]
 801ae34:	0c1b      	lsrs	r3, r3, #16
}
 801ae36:	4618      	mov	r0, r3
 801ae38:	3714      	adds	r7, #20
 801ae3a:	46bd      	mov	sp, r7
 801ae3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ae40:	4770      	bx	lr

0801ae42 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 801ae42:	b480      	push	{r7}
 801ae44:	b085      	sub	sp, #20
 801ae46:	af00      	add	r7, sp, #0
 801ae48:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801ae4a:	687b      	ldr	r3, [r7, #4]
 801ae4c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 801ae4e:	68fb      	ldr	r3, [r7, #12]
 801ae50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801ae54:	699b      	ldr	r3, [r3, #24]
 801ae56:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 801ae58:	68fb      	ldr	r3, [r7, #12]
 801ae5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801ae5e:	69db      	ldr	r3, [r3, #28]
 801ae60:	68ba      	ldr	r2, [r7, #8]
 801ae62:	4013      	ands	r3, r2
 801ae64:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 801ae66:	68bb      	ldr	r3, [r7, #8]
 801ae68:	b29b      	uxth	r3, r3
}
 801ae6a:	4618      	mov	r0, r3
 801ae6c:	3714      	adds	r7, #20
 801ae6e:	46bd      	mov	sp, r7
 801ae70:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ae74:	4770      	bx	lr

0801ae76 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 801ae76:	b480      	push	{r7}
 801ae78:	b085      	sub	sp, #20
 801ae7a:	af00      	add	r7, sp, #0
 801ae7c:	6078      	str	r0, [r7, #4]
 801ae7e:	460b      	mov	r3, r1
 801ae80:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801ae82:	687b      	ldr	r3, [r7, #4]
 801ae84:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 801ae86:	78fb      	ldrb	r3, [r7, #3]
 801ae88:	015a      	lsls	r2, r3, #5
 801ae8a:	68fb      	ldr	r3, [r7, #12]
 801ae8c:	4413      	add	r3, r2
 801ae8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801ae92:	689b      	ldr	r3, [r3, #8]
 801ae94:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 801ae96:	68fb      	ldr	r3, [r7, #12]
 801ae98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801ae9c:	695b      	ldr	r3, [r3, #20]
 801ae9e:	68ba      	ldr	r2, [r7, #8]
 801aea0:	4013      	ands	r3, r2
 801aea2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 801aea4:	68bb      	ldr	r3, [r7, #8]
}
 801aea6:	4618      	mov	r0, r3
 801aea8:	3714      	adds	r7, #20
 801aeaa:	46bd      	mov	sp, r7
 801aeac:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aeb0:	4770      	bx	lr

0801aeb2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 801aeb2:	b480      	push	{r7}
 801aeb4:	b087      	sub	sp, #28
 801aeb6:	af00      	add	r7, sp, #0
 801aeb8:	6078      	str	r0, [r7, #4]
 801aeba:	460b      	mov	r3, r1
 801aebc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801aebe:	687b      	ldr	r3, [r7, #4]
 801aec0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 801aec2:	697b      	ldr	r3, [r7, #20]
 801aec4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801aec8:	691b      	ldr	r3, [r3, #16]
 801aeca:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 801aecc:	697b      	ldr	r3, [r7, #20]
 801aece:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801aed2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801aed4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 801aed6:	78fb      	ldrb	r3, [r7, #3]
 801aed8:	f003 030f 	and.w	r3, r3, #15
 801aedc:	68fa      	ldr	r2, [r7, #12]
 801aede:	fa22 f303 	lsr.w	r3, r2, r3
 801aee2:	01db      	lsls	r3, r3, #7
 801aee4:	b2db      	uxtb	r3, r3
 801aee6:	693a      	ldr	r2, [r7, #16]
 801aee8:	4313      	orrs	r3, r2
 801aeea:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 801aeec:	78fb      	ldrb	r3, [r7, #3]
 801aeee:	015a      	lsls	r2, r3, #5
 801aef0:	697b      	ldr	r3, [r7, #20]
 801aef2:	4413      	add	r3, r2
 801aef4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801aef8:	689b      	ldr	r3, [r3, #8]
 801aefa:	693a      	ldr	r2, [r7, #16]
 801aefc:	4013      	ands	r3, r2
 801aefe:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 801af00:	68bb      	ldr	r3, [r7, #8]
}
 801af02:	4618      	mov	r0, r3
 801af04:	371c      	adds	r7, #28
 801af06:	46bd      	mov	sp, r7
 801af08:	f85d 7b04 	ldr.w	r7, [sp], #4
 801af0c:	4770      	bx	lr

0801af0e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 801af0e:	b480      	push	{r7}
 801af10:	b083      	sub	sp, #12
 801af12:	af00      	add	r7, sp, #0
 801af14:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 801af16:	687b      	ldr	r3, [r7, #4]
 801af18:	695b      	ldr	r3, [r3, #20]
 801af1a:	f003 0301 	and.w	r3, r3, #1
}
 801af1e:	4618      	mov	r0, r3
 801af20:	370c      	adds	r7, #12
 801af22:	46bd      	mov	sp, r7
 801af24:	f85d 7b04 	ldr.w	r7, [sp], #4
 801af28:	4770      	bx	lr
	...

0801af2c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 801af2c:	b480      	push	{r7}
 801af2e:	b085      	sub	sp, #20
 801af30:	af00      	add	r7, sp, #0
 801af32:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801af34:	687b      	ldr	r3, [r7, #4]
 801af36:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 801af38:	68fb      	ldr	r3, [r7, #12]
 801af3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801af3e:	681a      	ldr	r2, [r3, #0]
 801af40:	68fb      	ldr	r3, [r7, #12]
 801af42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801af46:	4619      	mov	r1, r3
 801af48:	4b09      	ldr	r3, [pc, #36]	@ (801af70 <USB_ActivateSetup+0x44>)
 801af4a:	4013      	ands	r3, r2
 801af4c:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 801af4e:	68fb      	ldr	r3, [r7, #12]
 801af50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801af54:	685b      	ldr	r3, [r3, #4]
 801af56:	68fa      	ldr	r2, [r7, #12]
 801af58:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801af5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801af60:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801af62:	2300      	movs	r3, #0
}
 801af64:	4618      	mov	r0, r3
 801af66:	3714      	adds	r7, #20
 801af68:	46bd      	mov	sp, r7
 801af6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801af6e:	4770      	bx	lr
 801af70:	fffff800 	.word	0xfffff800

0801af74 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 801af74:	b480      	push	{r7}
 801af76:	b087      	sub	sp, #28
 801af78:	af00      	add	r7, sp, #0
 801af7a:	60f8      	str	r0, [r7, #12]
 801af7c:	460b      	mov	r3, r1
 801af7e:	607a      	str	r2, [r7, #4]
 801af80:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801af82:	68fb      	ldr	r3, [r7, #12]
 801af84:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 801af86:	68fb      	ldr	r3, [r7, #12]
 801af88:	333c      	adds	r3, #60	@ 0x3c
 801af8a:	3304      	adds	r3, #4
 801af8c:	681b      	ldr	r3, [r3, #0]
 801af8e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 801af90:	693b      	ldr	r3, [r7, #16]
 801af92:	4a26      	ldr	r2, [pc, #152]	@ (801b02c <USB_EP0_OutStart+0xb8>)
 801af94:	4293      	cmp	r3, r2
 801af96:	d90a      	bls.n	801afae <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801af98:	697b      	ldr	r3, [r7, #20]
 801af9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801af9e:	681b      	ldr	r3, [r3, #0]
 801afa0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801afa4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801afa8:	d101      	bne.n	801afae <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 801afaa:	2300      	movs	r3, #0
 801afac:	e037      	b.n	801b01e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 801afae:	697b      	ldr	r3, [r7, #20]
 801afb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801afb4:	461a      	mov	r2, r3
 801afb6:	2300      	movs	r3, #0
 801afb8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801afba:	697b      	ldr	r3, [r7, #20]
 801afbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801afc0:	691b      	ldr	r3, [r3, #16]
 801afc2:	697a      	ldr	r2, [r7, #20]
 801afc4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801afc8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801afcc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 801afce:	697b      	ldr	r3, [r7, #20]
 801afd0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801afd4:	691b      	ldr	r3, [r3, #16]
 801afd6:	697a      	ldr	r2, [r7, #20]
 801afd8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801afdc:	f043 0318 	orr.w	r3, r3, #24
 801afe0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 801afe2:	697b      	ldr	r3, [r7, #20]
 801afe4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801afe8:	691b      	ldr	r3, [r3, #16]
 801afea:	697a      	ldr	r2, [r7, #20]
 801afec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801aff0:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 801aff4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 801aff6:	7afb      	ldrb	r3, [r7, #11]
 801aff8:	2b01      	cmp	r3, #1
 801affa:	d10f      	bne.n	801b01c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 801affc:	697b      	ldr	r3, [r7, #20]
 801affe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b002:	461a      	mov	r2, r3
 801b004:	687b      	ldr	r3, [r7, #4]
 801b006:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 801b008:	697b      	ldr	r3, [r7, #20]
 801b00a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b00e:	681b      	ldr	r3, [r3, #0]
 801b010:	697a      	ldr	r2, [r7, #20]
 801b012:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801b016:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 801b01a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801b01c:	2300      	movs	r3, #0
}
 801b01e:	4618      	mov	r0, r3
 801b020:	371c      	adds	r7, #28
 801b022:	46bd      	mov	sp, r7
 801b024:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b028:	4770      	bx	lr
 801b02a:	bf00      	nop
 801b02c:	4f54300a 	.word	0x4f54300a

0801b030 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 801b030:	b480      	push	{r7}
 801b032:	b085      	sub	sp, #20
 801b034:	af00      	add	r7, sp, #0
 801b036:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 801b038:	2300      	movs	r3, #0
 801b03a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801b03c:	68fb      	ldr	r3, [r7, #12]
 801b03e:	3301      	adds	r3, #1
 801b040:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801b042:	68fb      	ldr	r3, [r7, #12]
 801b044:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801b048:	d901      	bls.n	801b04e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 801b04a:	2303      	movs	r3, #3
 801b04c:	e01b      	b.n	801b086 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801b04e:	687b      	ldr	r3, [r7, #4]
 801b050:	691b      	ldr	r3, [r3, #16]
 801b052:	2b00      	cmp	r3, #0
 801b054:	daf2      	bge.n	801b03c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 801b056:	2300      	movs	r3, #0
 801b058:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 801b05a:	687b      	ldr	r3, [r7, #4]
 801b05c:	691b      	ldr	r3, [r3, #16]
 801b05e:	f043 0201 	orr.w	r2, r3, #1
 801b062:	687b      	ldr	r3, [r7, #4]
 801b064:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801b066:	68fb      	ldr	r3, [r7, #12]
 801b068:	3301      	adds	r3, #1
 801b06a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801b06c:	68fb      	ldr	r3, [r7, #12]
 801b06e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801b072:	d901      	bls.n	801b078 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 801b074:	2303      	movs	r3, #3
 801b076:	e006      	b.n	801b086 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 801b078:	687b      	ldr	r3, [r7, #4]
 801b07a:	691b      	ldr	r3, [r3, #16]
 801b07c:	f003 0301 	and.w	r3, r3, #1
 801b080:	2b01      	cmp	r3, #1
 801b082:	d0f0      	beq.n	801b066 <USB_CoreReset+0x36>

  return HAL_OK;
 801b084:	2300      	movs	r3, #0
}
 801b086:	4618      	mov	r0, r3
 801b088:	3714      	adds	r7, #20
 801b08a:	46bd      	mov	sp, r7
 801b08c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b090:	4770      	bx	lr
	...

0801b094 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801b094:	b580      	push	{r7, lr}
 801b096:	b084      	sub	sp, #16
 801b098:	af00      	add	r7, sp, #0
 801b09a:	6078      	str	r0, [r7, #4]
 801b09c:	460b      	mov	r3, r1
 801b09e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 801b0a0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 801b0a4:	f002 fd24 	bl	801daf0 <USBD_static_malloc>
 801b0a8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 801b0aa:	68fb      	ldr	r3, [r7, #12]
 801b0ac:	2b00      	cmp	r3, #0
 801b0ae:	d109      	bne.n	801b0c4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 801b0b0:	687b      	ldr	r3, [r7, #4]
 801b0b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801b0b6:	687b      	ldr	r3, [r7, #4]
 801b0b8:	32b0      	adds	r2, #176	@ 0xb0
 801b0ba:	2100      	movs	r1, #0
 801b0bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 801b0c0:	2302      	movs	r3, #2
 801b0c2:	e0d4      	b.n	801b26e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 801b0c4:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 801b0c8:	2100      	movs	r1, #0
 801b0ca:	68f8      	ldr	r0, [r7, #12]
 801b0cc:	f003 f90a 	bl	801e2e4 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 801b0d0:	687b      	ldr	r3, [r7, #4]
 801b0d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801b0d6:	687b      	ldr	r3, [r7, #4]
 801b0d8:	32b0      	adds	r2, #176	@ 0xb0
 801b0da:	68f9      	ldr	r1, [r7, #12]
 801b0dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 801b0e0:	687b      	ldr	r3, [r7, #4]
 801b0e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801b0e6:	687b      	ldr	r3, [r7, #4]
 801b0e8:	32b0      	adds	r2, #176	@ 0xb0
 801b0ea:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 801b0ee:	687b      	ldr	r3, [r7, #4]
 801b0f0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801b0f4:	687b      	ldr	r3, [r7, #4]
 801b0f6:	7c1b      	ldrb	r3, [r3, #16]
 801b0f8:	2b00      	cmp	r3, #0
 801b0fa:	d138      	bne.n	801b16e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 801b0fc:	4b5e      	ldr	r3, [pc, #376]	@ (801b278 <USBD_CDC_Init+0x1e4>)
 801b0fe:	7819      	ldrb	r1, [r3, #0]
 801b100:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801b104:	2202      	movs	r2, #2
 801b106:	6878      	ldr	r0, [r7, #4]
 801b108:	f002 fbcf 	bl	801d8aa <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 801b10c:	4b5a      	ldr	r3, [pc, #360]	@ (801b278 <USBD_CDC_Init+0x1e4>)
 801b10e:	781b      	ldrb	r3, [r3, #0]
 801b110:	f003 020f 	and.w	r2, r3, #15
 801b114:	6879      	ldr	r1, [r7, #4]
 801b116:	4613      	mov	r3, r2
 801b118:	009b      	lsls	r3, r3, #2
 801b11a:	4413      	add	r3, r2
 801b11c:	009b      	lsls	r3, r3, #2
 801b11e:	440b      	add	r3, r1
 801b120:	3324      	adds	r3, #36	@ 0x24
 801b122:	2201      	movs	r2, #1
 801b124:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 801b126:	4b55      	ldr	r3, [pc, #340]	@ (801b27c <USBD_CDC_Init+0x1e8>)
 801b128:	7819      	ldrb	r1, [r3, #0]
 801b12a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801b12e:	2202      	movs	r2, #2
 801b130:	6878      	ldr	r0, [r7, #4]
 801b132:	f002 fbba 	bl	801d8aa <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 801b136:	4b51      	ldr	r3, [pc, #324]	@ (801b27c <USBD_CDC_Init+0x1e8>)
 801b138:	781b      	ldrb	r3, [r3, #0]
 801b13a:	f003 020f 	and.w	r2, r3, #15
 801b13e:	6879      	ldr	r1, [r7, #4]
 801b140:	4613      	mov	r3, r2
 801b142:	009b      	lsls	r3, r3, #2
 801b144:	4413      	add	r3, r2
 801b146:	009b      	lsls	r3, r3, #2
 801b148:	440b      	add	r3, r1
 801b14a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801b14e:	2201      	movs	r2, #1
 801b150:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 801b152:	4b4b      	ldr	r3, [pc, #300]	@ (801b280 <USBD_CDC_Init+0x1ec>)
 801b154:	781b      	ldrb	r3, [r3, #0]
 801b156:	f003 020f 	and.w	r2, r3, #15
 801b15a:	6879      	ldr	r1, [r7, #4]
 801b15c:	4613      	mov	r3, r2
 801b15e:	009b      	lsls	r3, r3, #2
 801b160:	4413      	add	r3, r2
 801b162:	009b      	lsls	r3, r3, #2
 801b164:	440b      	add	r3, r1
 801b166:	3326      	adds	r3, #38	@ 0x26
 801b168:	2210      	movs	r2, #16
 801b16a:	801a      	strh	r2, [r3, #0]
 801b16c:	e035      	b.n	801b1da <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 801b16e:	4b42      	ldr	r3, [pc, #264]	@ (801b278 <USBD_CDC_Init+0x1e4>)
 801b170:	7819      	ldrb	r1, [r3, #0]
 801b172:	2340      	movs	r3, #64	@ 0x40
 801b174:	2202      	movs	r2, #2
 801b176:	6878      	ldr	r0, [r7, #4]
 801b178:	f002 fb97 	bl	801d8aa <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 801b17c:	4b3e      	ldr	r3, [pc, #248]	@ (801b278 <USBD_CDC_Init+0x1e4>)
 801b17e:	781b      	ldrb	r3, [r3, #0]
 801b180:	f003 020f 	and.w	r2, r3, #15
 801b184:	6879      	ldr	r1, [r7, #4]
 801b186:	4613      	mov	r3, r2
 801b188:	009b      	lsls	r3, r3, #2
 801b18a:	4413      	add	r3, r2
 801b18c:	009b      	lsls	r3, r3, #2
 801b18e:	440b      	add	r3, r1
 801b190:	3324      	adds	r3, #36	@ 0x24
 801b192:	2201      	movs	r2, #1
 801b194:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 801b196:	4b39      	ldr	r3, [pc, #228]	@ (801b27c <USBD_CDC_Init+0x1e8>)
 801b198:	7819      	ldrb	r1, [r3, #0]
 801b19a:	2340      	movs	r3, #64	@ 0x40
 801b19c:	2202      	movs	r2, #2
 801b19e:	6878      	ldr	r0, [r7, #4]
 801b1a0:	f002 fb83 	bl	801d8aa <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 801b1a4:	4b35      	ldr	r3, [pc, #212]	@ (801b27c <USBD_CDC_Init+0x1e8>)
 801b1a6:	781b      	ldrb	r3, [r3, #0]
 801b1a8:	f003 020f 	and.w	r2, r3, #15
 801b1ac:	6879      	ldr	r1, [r7, #4]
 801b1ae:	4613      	mov	r3, r2
 801b1b0:	009b      	lsls	r3, r3, #2
 801b1b2:	4413      	add	r3, r2
 801b1b4:	009b      	lsls	r3, r3, #2
 801b1b6:	440b      	add	r3, r1
 801b1b8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801b1bc:	2201      	movs	r2, #1
 801b1be:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 801b1c0:	4b2f      	ldr	r3, [pc, #188]	@ (801b280 <USBD_CDC_Init+0x1ec>)
 801b1c2:	781b      	ldrb	r3, [r3, #0]
 801b1c4:	f003 020f 	and.w	r2, r3, #15
 801b1c8:	6879      	ldr	r1, [r7, #4]
 801b1ca:	4613      	mov	r3, r2
 801b1cc:	009b      	lsls	r3, r3, #2
 801b1ce:	4413      	add	r3, r2
 801b1d0:	009b      	lsls	r3, r3, #2
 801b1d2:	440b      	add	r3, r1
 801b1d4:	3326      	adds	r3, #38	@ 0x26
 801b1d6:	2210      	movs	r2, #16
 801b1d8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 801b1da:	4b29      	ldr	r3, [pc, #164]	@ (801b280 <USBD_CDC_Init+0x1ec>)
 801b1dc:	7819      	ldrb	r1, [r3, #0]
 801b1de:	2308      	movs	r3, #8
 801b1e0:	2203      	movs	r2, #3
 801b1e2:	6878      	ldr	r0, [r7, #4]
 801b1e4:	f002 fb61 	bl	801d8aa <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 801b1e8:	4b25      	ldr	r3, [pc, #148]	@ (801b280 <USBD_CDC_Init+0x1ec>)
 801b1ea:	781b      	ldrb	r3, [r3, #0]
 801b1ec:	f003 020f 	and.w	r2, r3, #15
 801b1f0:	6879      	ldr	r1, [r7, #4]
 801b1f2:	4613      	mov	r3, r2
 801b1f4:	009b      	lsls	r3, r3, #2
 801b1f6:	4413      	add	r3, r2
 801b1f8:	009b      	lsls	r3, r3, #2
 801b1fa:	440b      	add	r3, r1
 801b1fc:	3324      	adds	r3, #36	@ 0x24
 801b1fe:	2201      	movs	r2, #1
 801b200:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 801b202:	68fb      	ldr	r3, [r7, #12]
 801b204:	2200      	movs	r2, #0
 801b206:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 801b20a:	687b      	ldr	r3, [r7, #4]
 801b20c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801b210:	687a      	ldr	r2, [r7, #4]
 801b212:	33b0      	adds	r3, #176	@ 0xb0
 801b214:	009b      	lsls	r3, r3, #2
 801b216:	4413      	add	r3, r2
 801b218:	685b      	ldr	r3, [r3, #4]
 801b21a:	681b      	ldr	r3, [r3, #0]
 801b21c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 801b21e:	68fb      	ldr	r3, [r7, #12]
 801b220:	2200      	movs	r2, #0
 801b222:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 801b226:	68fb      	ldr	r3, [r7, #12]
 801b228:	2200      	movs	r2, #0
 801b22a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 801b22e:	68fb      	ldr	r3, [r7, #12]
 801b230:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 801b234:	2b00      	cmp	r3, #0
 801b236:	d101      	bne.n	801b23c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 801b238:	2302      	movs	r3, #2
 801b23a:	e018      	b.n	801b26e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801b23c:	687b      	ldr	r3, [r7, #4]
 801b23e:	7c1b      	ldrb	r3, [r3, #16]
 801b240:	2b00      	cmp	r3, #0
 801b242:	d10a      	bne.n	801b25a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801b244:	4b0d      	ldr	r3, [pc, #52]	@ (801b27c <USBD_CDC_Init+0x1e8>)
 801b246:	7819      	ldrb	r1, [r3, #0]
 801b248:	68fb      	ldr	r3, [r7, #12]
 801b24a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801b24e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801b252:	6878      	ldr	r0, [r7, #4]
 801b254:	f002 fc18 	bl	801da88 <USBD_LL_PrepareReceive>
 801b258:	e008      	b.n	801b26c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801b25a:	4b08      	ldr	r3, [pc, #32]	@ (801b27c <USBD_CDC_Init+0x1e8>)
 801b25c:	7819      	ldrb	r1, [r3, #0]
 801b25e:	68fb      	ldr	r3, [r7, #12]
 801b260:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801b264:	2340      	movs	r3, #64	@ 0x40
 801b266:	6878      	ldr	r0, [r7, #4]
 801b268:	f002 fc0e 	bl	801da88 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801b26c:	2300      	movs	r3, #0
}
 801b26e:	4618      	mov	r0, r3
 801b270:	3710      	adds	r7, #16
 801b272:	46bd      	mov	sp, r7
 801b274:	bd80      	pop	{r7, pc}
 801b276:	bf00      	nop
 801b278:	24000167 	.word	0x24000167
 801b27c:	24000168 	.word	0x24000168
 801b280:	24000169 	.word	0x24000169

0801b284 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801b284:	b580      	push	{r7, lr}
 801b286:	b082      	sub	sp, #8
 801b288:	af00      	add	r7, sp, #0
 801b28a:	6078      	str	r0, [r7, #4]
 801b28c:	460b      	mov	r3, r1
 801b28e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 801b290:	4b3a      	ldr	r3, [pc, #232]	@ (801b37c <USBD_CDC_DeInit+0xf8>)
 801b292:	781b      	ldrb	r3, [r3, #0]
 801b294:	4619      	mov	r1, r3
 801b296:	6878      	ldr	r0, [r7, #4]
 801b298:	f002 fb2d 	bl	801d8f6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 801b29c:	4b37      	ldr	r3, [pc, #220]	@ (801b37c <USBD_CDC_DeInit+0xf8>)
 801b29e:	781b      	ldrb	r3, [r3, #0]
 801b2a0:	f003 020f 	and.w	r2, r3, #15
 801b2a4:	6879      	ldr	r1, [r7, #4]
 801b2a6:	4613      	mov	r3, r2
 801b2a8:	009b      	lsls	r3, r3, #2
 801b2aa:	4413      	add	r3, r2
 801b2ac:	009b      	lsls	r3, r3, #2
 801b2ae:	440b      	add	r3, r1
 801b2b0:	3324      	adds	r3, #36	@ 0x24
 801b2b2:	2200      	movs	r2, #0
 801b2b4:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 801b2b6:	4b32      	ldr	r3, [pc, #200]	@ (801b380 <USBD_CDC_DeInit+0xfc>)
 801b2b8:	781b      	ldrb	r3, [r3, #0]
 801b2ba:	4619      	mov	r1, r3
 801b2bc:	6878      	ldr	r0, [r7, #4]
 801b2be:	f002 fb1a 	bl	801d8f6 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 801b2c2:	4b2f      	ldr	r3, [pc, #188]	@ (801b380 <USBD_CDC_DeInit+0xfc>)
 801b2c4:	781b      	ldrb	r3, [r3, #0]
 801b2c6:	f003 020f 	and.w	r2, r3, #15
 801b2ca:	6879      	ldr	r1, [r7, #4]
 801b2cc:	4613      	mov	r3, r2
 801b2ce:	009b      	lsls	r3, r3, #2
 801b2d0:	4413      	add	r3, r2
 801b2d2:	009b      	lsls	r3, r3, #2
 801b2d4:	440b      	add	r3, r1
 801b2d6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801b2da:	2200      	movs	r2, #0
 801b2dc:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 801b2de:	4b29      	ldr	r3, [pc, #164]	@ (801b384 <USBD_CDC_DeInit+0x100>)
 801b2e0:	781b      	ldrb	r3, [r3, #0]
 801b2e2:	4619      	mov	r1, r3
 801b2e4:	6878      	ldr	r0, [r7, #4]
 801b2e6:	f002 fb06 	bl	801d8f6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 801b2ea:	4b26      	ldr	r3, [pc, #152]	@ (801b384 <USBD_CDC_DeInit+0x100>)
 801b2ec:	781b      	ldrb	r3, [r3, #0]
 801b2ee:	f003 020f 	and.w	r2, r3, #15
 801b2f2:	6879      	ldr	r1, [r7, #4]
 801b2f4:	4613      	mov	r3, r2
 801b2f6:	009b      	lsls	r3, r3, #2
 801b2f8:	4413      	add	r3, r2
 801b2fa:	009b      	lsls	r3, r3, #2
 801b2fc:	440b      	add	r3, r1
 801b2fe:	3324      	adds	r3, #36	@ 0x24
 801b300:	2200      	movs	r2, #0
 801b302:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 801b304:	4b1f      	ldr	r3, [pc, #124]	@ (801b384 <USBD_CDC_DeInit+0x100>)
 801b306:	781b      	ldrb	r3, [r3, #0]
 801b308:	f003 020f 	and.w	r2, r3, #15
 801b30c:	6879      	ldr	r1, [r7, #4]
 801b30e:	4613      	mov	r3, r2
 801b310:	009b      	lsls	r3, r3, #2
 801b312:	4413      	add	r3, r2
 801b314:	009b      	lsls	r3, r3, #2
 801b316:	440b      	add	r3, r1
 801b318:	3326      	adds	r3, #38	@ 0x26
 801b31a:	2200      	movs	r2, #0
 801b31c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 801b31e:	687b      	ldr	r3, [r7, #4]
 801b320:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801b324:	687b      	ldr	r3, [r7, #4]
 801b326:	32b0      	adds	r2, #176	@ 0xb0
 801b328:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801b32c:	2b00      	cmp	r3, #0
 801b32e:	d01f      	beq.n	801b370 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 801b330:	687b      	ldr	r3, [r7, #4]
 801b332:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801b336:	687a      	ldr	r2, [r7, #4]
 801b338:	33b0      	adds	r3, #176	@ 0xb0
 801b33a:	009b      	lsls	r3, r3, #2
 801b33c:	4413      	add	r3, r2
 801b33e:	685b      	ldr	r3, [r3, #4]
 801b340:	685b      	ldr	r3, [r3, #4]
 801b342:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 801b344:	687b      	ldr	r3, [r7, #4]
 801b346:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801b34a:	687b      	ldr	r3, [r7, #4]
 801b34c:	32b0      	adds	r2, #176	@ 0xb0
 801b34e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801b352:	4618      	mov	r0, r3
 801b354:	f002 fbda 	bl	801db0c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 801b358:	687b      	ldr	r3, [r7, #4]
 801b35a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801b35e:	687b      	ldr	r3, [r7, #4]
 801b360:	32b0      	adds	r2, #176	@ 0xb0
 801b362:	2100      	movs	r1, #0
 801b364:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 801b368:	687b      	ldr	r3, [r7, #4]
 801b36a:	2200      	movs	r2, #0
 801b36c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 801b370:	2300      	movs	r3, #0
}
 801b372:	4618      	mov	r0, r3
 801b374:	3708      	adds	r7, #8
 801b376:	46bd      	mov	sp, r7
 801b378:	bd80      	pop	{r7, pc}
 801b37a:	bf00      	nop
 801b37c:	24000167 	.word	0x24000167
 801b380:	24000168 	.word	0x24000168
 801b384:	24000169 	.word	0x24000169

0801b388 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 801b388:	b580      	push	{r7, lr}
 801b38a:	b086      	sub	sp, #24
 801b38c:	af00      	add	r7, sp, #0
 801b38e:	6078      	str	r0, [r7, #4]
 801b390:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801b392:	687b      	ldr	r3, [r7, #4]
 801b394:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801b398:	687b      	ldr	r3, [r7, #4]
 801b39a:	32b0      	adds	r2, #176	@ 0xb0
 801b39c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801b3a0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 801b3a2:	2300      	movs	r3, #0
 801b3a4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 801b3a6:	2300      	movs	r3, #0
 801b3a8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 801b3aa:	2300      	movs	r3, #0
 801b3ac:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 801b3ae:	693b      	ldr	r3, [r7, #16]
 801b3b0:	2b00      	cmp	r3, #0
 801b3b2:	d101      	bne.n	801b3b8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 801b3b4:	2303      	movs	r3, #3
 801b3b6:	e0bf      	b.n	801b538 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801b3b8:	683b      	ldr	r3, [r7, #0]
 801b3ba:	781b      	ldrb	r3, [r3, #0]
 801b3bc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801b3c0:	2b00      	cmp	r3, #0
 801b3c2:	d050      	beq.n	801b466 <USBD_CDC_Setup+0xde>
 801b3c4:	2b20      	cmp	r3, #32
 801b3c6:	f040 80af 	bne.w	801b528 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 801b3ca:	683b      	ldr	r3, [r7, #0]
 801b3cc:	88db      	ldrh	r3, [r3, #6]
 801b3ce:	2b00      	cmp	r3, #0
 801b3d0:	d03a      	beq.n	801b448 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 801b3d2:	683b      	ldr	r3, [r7, #0]
 801b3d4:	781b      	ldrb	r3, [r3, #0]
 801b3d6:	b25b      	sxtb	r3, r3
 801b3d8:	2b00      	cmp	r3, #0
 801b3da:	da1b      	bge.n	801b414 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 801b3dc:	687b      	ldr	r3, [r7, #4]
 801b3de:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801b3e2:	687a      	ldr	r2, [r7, #4]
 801b3e4:	33b0      	adds	r3, #176	@ 0xb0
 801b3e6:	009b      	lsls	r3, r3, #2
 801b3e8:	4413      	add	r3, r2
 801b3ea:	685b      	ldr	r3, [r3, #4]
 801b3ec:	689b      	ldr	r3, [r3, #8]
 801b3ee:	683a      	ldr	r2, [r7, #0]
 801b3f0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 801b3f2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 801b3f4:	683a      	ldr	r2, [r7, #0]
 801b3f6:	88d2      	ldrh	r2, [r2, #6]
 801b3f8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 801b3fa:	683b      	ldr	r3, [r7, #0]
 801b3fc:	88db      	ldrh	r3, [r3, #6]
 801b3fe:	2b07      	cmp	r3, #7
 801b400:	bf28      	it	cs
 801b402:	2307      	movcs	r3, #7
 801b404:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 801b406:	693b      	ldr	r3, [r7, #16]
 801b408:	89fa      	ldrh	r2, [r7, #14]
 801b40a:	4619      	mov	r1, r3
 801b40c:	6878      	ldr	r0, [r7, #4]
 801b40e:	f001 fdbd 	bl	801cf8c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 801b412:	e090      	b.n	801b536 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 801b414:	683b      	ldr	r3, [r7, #0]
 801b416:	785a      	ldrb	r2, [r3, #1]
 801b418:	693b      	ldr	r3, [r7, #16]
 801b41a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 801b41e:	683b      	ldr	r3, [r7, #0]
 801b420:	88db      	ldrh	r3, [r3, #6]
 801b422:	2b3f      	cmp	r3, #63	@ 0x3f
 801b424:	d803      	bhi.n	801b42e <USBD_CDC_Setup+0xa6>
 801b426:	683b      	ldr	r3, [r7, #0]
 801b428:	88db      	ldrh	r3, [r3, #6]
 801b42a:	b2da      	uxtb	r2, r3
 801b42c:	e000      	b.n	801b430 <USBD_CDC_Setup+0xa8>
 801b42e:	2240      	movs	r2, #64	@ 0x40
 801b430:	693b      	ldr	r3, [r7, #16]
 801b432:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 801b436:	6939      	ldr	r1, [r7, #16]
 801b438:	693b      	ldr	r3, [r7, #16]
 801b43a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 801b43e:	461a      	mov	r2, r3
 801b440:	6878      	ldr	r0, [r7, #4]
 801b442:	f001 fdcf 	bl	801cfe4 <USBD_CtlPrepareRx>
      break;
 801b446:	e076      	b.n	801b536 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 801b448:	687b      	ldr	r3, [r7, #4]
 801b44a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801b44e:	687a      	ldr	r2, [r7, #4]
 801b450:	33b0      	adds	r3, #176	@ 0xb0
 801b452:	009b      	lsls	r3, r3, #2
 801b454:	4413      	add	r3, r2
 801b456:	685b      	ldr	r3, [r3, #4]
 801b458:	689b      	ldr	r3, [r3, #8]
 801b45a:	683a      	ldr	r2, [r7, #0]
 801b45c:	7850      	ldrb	r0, [r2, #1]
 801b45e:	2200      	movs	r2, #0
 801b460:	6839      	ldr	r1, [r7, #0]
 801b462:	4798      	blx	r3
      break;
 801b464:	e067      	b.n	801b536 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801b466:	683b      	ldr	r3, [r7, #0]
 801b468:	785b      	ldrb	r3, [r3, #1]
 801b46a:	2b0b      	cmp	r3, #11
 801b46c:	d851      	bhi.n	801b512 <USBD_CDC_Setup+0x18a>
 801b46e:	a201      	add	r2, pc, #4	@ (adr r2, 801b474 <USBD_CDC_Setup+0xec>)
 801b470:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b474:	0801b4a5 	.word	0x0801b4a5
 801b478:	0801b521 	.word	0x0801b521
 801b47c:	0801b513 	.word	0x0801b513
 801b480:	0801b513 	.word	0x0801b513
 801b484:	0801b513 	.word	0x0801b513
 801b488:	0801b513 	.word	0x0801b513
 801b48c:	0801b513 	.word	0x0801b513
 801b490:	0801b513 	.word	0x0801b513
 801b494:	0801b513 	.word	0x0801b513
 801b498:	0801b513 	.word	0x0801b513
 801b49c:	0801b4cf 	.word	0x0801b4cf
 801b4a0:	0801b4f9 	.word	0x0801b4f9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801b4a4:	687b      	ldr	r3, [r7, #4]
 801b4a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801b4aa:	b2db      	uxtb	r3, r3
 801b4ac:	2b03      	cmp	r3, #3
 801b4ae:	d107      	bne.n	801b4c0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 801b4b0:	f107 030a 	add.w	r3, r7, #10
 801b4b4:	2202      	movs	r2, #2
 801b4b6:	4619      	mov	r1, r3
 801b4b8:	6878      	ldr	r0, [r7, #4]
 801b4ba:	f001 fd67 	bl	801cf8c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801b4be:	e032      	b.n	801b526 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 801b4c0:	6839      	ldr	r1, [r7, #0]
 801b4c2:	6878      	ldr	r0, [r7, #4]
 801b4c4:	f001 fce5 	bl	801ce92 <USBD_CtlError>
            ret = USBD_FAIL;
 801b4c8:	2303      	movs	r3, #3
 801b4ca:	75fb      	strb	r3, [r7, #23]
          break;
 801b4cc:	e02b      	b.n	801b526 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801b4ce:	687b      	ldr	r3, [r7, #4]
 801b4d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801b4d4:	b2db      	uxtb	r3, r3
 801b4d6:	2b03      	cmp	r3, #3
 801b4d8:	d107      	bne.n	801b4ea <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 801b4da:	f107 030d 	add.w	r3, r7, #13
 801b4de:	2201      	movs	r2, #1
 801b4e0:	4619      	mov	r1, r3
 801b4e2:	6878      	ldr	r0, [r7, #4]
 801b4e4:	f001 fd52 	bl	801cf8c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801b4e8:	e01d      	b.n	801b526 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 801b4ea:	6839      	ldr	r1, [r7, #0]
 801b4ec:	6878      	ldr	r0, [r7, #4]
 801b4ee:	f001 fcd0 	bl	801ce92 <USBD_CtlError>
            ret = USBD_FAIL;
 801b4f2:	2303      	movs	r3, #3
 801b4f4:	75fb      	strb	r3, [r7, #23]
          break;
 801b4f6:	e016      	b.n	801b526 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 801b4f8:	687b      	ldr	r3, [r7, #4]
 801b4fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801b4fe:	b2db      	uxtb	r3, r3
 801b500:	2b03      	cmp	r3, #3
 801b502:	d00f      	beq.n	801b524 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 801b504:	6839      	ldr	r1, [r7, #0]
 801b506:	6878      	ldr	r0, [r7, #4]
 801b508:	f001 fcc3 	bl	801ce92 <USBD_CtlError>
            ret = USBD_FAIL;
 801b50c:	2303      	movs	r3, #3
 801b50e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 801b510:	e008      	b.n	801b524 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 801b512:	6839      	ldr	r1, [r7, #0]
 801b514:	6878      	ldr	r0, [r7, #4]
 801b516:	f001 fcbc 	bl	801ce92 <USBD_CtlError>
          ret = USBD_FAIL;
 801b51a:	2303      	movs	r3, #3
 801b51c:	75fb      	strb	r3, [r7, #23]
          break;
 801b51e:	e002      	b.n	801b526 <USBD_CDC_Setup+0x19e>
          break;
 801b520:	bf00      	nop
 801b522:	e008      	b.n	801b536 <USBD_CDC_Setup+0x1ae>
          break;
 801b524:	bf00      	nop
      }
      break;
 801b526:	e006      	b.n	801b536 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 801b528:	6839      	ldr	r1, [r7, #0]
 801b52a:	6878      	ldr	r0, [r7, #4]
 801b52c:	f001 fcb1 	bl	801ce92 <USBD_CtlError>
      ret = USBD_FAIL;
 801b530:	2303      	movs	r3, #3
 801b532:	75fb      	strb	r3, [r7, #23]
      break;
 801b534:	bf00      	nop
  }

  return (uint8_t)ret;
 801b536:	7dfb      	ldrb	r3, [r7, #23]
}
 801b538:	4618      	mov	r0, r3
 801b53a:	3718      	adds	r7, #24
 801b53c:	46bd      	mov	sp, r7
 801b53e:	bd80      	pop	{r7, pc}

0801b540 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 801b540:	b580      	push	{r7, lr}
 801b542:	b084      	sub	sp, #16
 801b544:	af00      	add	r7, sp, #0
 801b546:	6078      	str	r0, [r7, #4]
 801b548:	460b      	mov	r3, r1
 801b54a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 801b54c:	687b      	ldr	r3, [r7, #4]
 801b54e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801b552:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 801b554:	687b      	ldr	r3, [r7, #4]
 801b556:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801b55a:	687b      	ldr	r3, [r7, #4]
 801b55c:	32b0      	adds	r2, #176	@ 0xb0
 801b55e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801b562:	2b00      	cmp	r3, #0
 801b564:	d101      	bne.n	801b56a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 801b566:	2303      	movs	r3, #3
 801b568:	e065      	b.n	801b636 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801b56a:	687b      	ldr	r3, [r7, #4]
 801b56c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801b570:	687b      	ldr	r3, [r7, #4]
 801b572:	32b0      	adds	r2, #176	@ 0xb0
 801b574:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801b578:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 801b57a:	78fb      	ldrb	r3, [r7, #3]
 801b57c:	f003 020f 	and.w	r2, r3, #15
 801b580:	6879      	ldr	r1, [r7, #4]
 801b582:	4613      	mov	r3, r2
 801b584:	009b      	lsls	r3, r3, #2
 801b586:	4413      	add	r3, r2
 801b588:	009b      	lsls	r3, r3, #2
 801b58a:	440b      	add	r3, r1
 801b58c:	3318      	adds	r3, #24
 801b58e:	681b      	ldr	r3, [r3, #0]
 801b590:	2b00      	cmp	r3, #0
 801b592:	d02f      	beq.n	801b5f4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 801b594:	78fb      	ldrb	r3, [r7, #3]
 801b596:	f003 020f 	and.w	r2, r3, #15
 801b59a:	6879      	ldr	r1, [r7, #4]
 801b59c:	4613      	mov	r3, r2
 801b59e:	009b      	lsls	r3, r3, #2
 801b5a0:	4413      	add	r3, r2
 801b5a2:	009b      	lsls	r3, r3, #2
 801b5a4:	440b      	add	r3, r1
 801b5a6:	3318      	adds	r3, #24
 801b5a8:	681a      	ldr	r2, [r3, #0]
 801b5aa:	78fb      	ldrb	r3, [r7, #3]
 801b5ac:	f003 010f 	and.w	r1, r3, #15
 801b5b0:	68f8      	ldr	r0, [r7, #12]
 801b5b2:	460b      	mov	r3, r1
 801b5b4:	00db      	lsls	r3, r3, #3
 801b5b6:	440b      	add	r3, r1
 801b5b8:	009b      	lsls	r3, r3, #2
 801b5ba:	4403      	add	r3, r0
 801b5bc:	331c      	adds	r3, #28
 801b5be:	681b      	ldr	r3, [r3, #0]
 801b5c0:	fbb2 f1f3 	udiv	r1, r2, r3
 801b5c4:	fb01 f303 	mul.w	r3, r1, r3
 801b5c8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 801b5ca:	2b00      	cmp	r3, #0
 801b5cc:	d112      	bne.n	801b5f4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 801b5ce:	78fb      	ldrb	r3, [r7, #3]
 801b5d0:	f003 020f 	and.w	r2, r3, #15
 801b5d4:	6879      	ldr	r1, [r7, #4]
 801b5d6:	4613      	mov	r3, r2
 801b5d8:	009b      	lsls	r3, r3, #2
 801b5da:	4413      	add	r3, r2
 801b5dc:	009b      	lsls	r3, r3, #2
 801b5de:	440b      	add	r3, r1
 801b5e0:	3318      	adds	r3, #24
 801b5e2:	2200      	movs	r2, #0
 801b5e4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 801b5e6:	78f9      	ldrb	r1, [r7, #3]
 801b5e8:	2300      	movs	r3, #0
 801b5ea:	2200      	movs	r2, #0
 801b5ec:	6878      	ldr	r0, [r7, #4]
 801b5ee:	f002 fa2a 	bl	801da46 <USBD_LL_Transmit>
 801b5f2:	e01f      	b.n	801b634 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 801b5f4:	68bb      	ldr	r3, [r7, #8]
 801b5f6:	2200      	movs	r2, #0
 801b5f8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 801b5fc:	687b      	ldr	r3, [r7, #4]
 801b5fe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801b602:	687a      	ldr	r2, [r7, #4]
 801b604:	33b0      	adds	r3, #176	@ 0xb0
 801b606:	009b      	lsls	r3, r3, #2
 801b608:	4413      	add	r3, r2
 801b60a:	685b      	ldr	r3, [r3, #4]
 801b60c:	691b      	ldr	r3, [r3, #16]
 801b60e:	2b00      	cmp	r3, #0
 801b610:	d010      	beq.n	801b634 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 801b612:	687b      	ldr	r3, [r7, #4]
 801b614:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801b618:	687a      	ldr	r2, [r7, #4]
 801b61a:	33b0      	adds	r3, #176	@ 0xb0
 801b61c:	009b      	lsls	r3, r3, #2
 801b61e:	4413      	add	r3, r2
 801b620:	685b      	ldr	r3, [r3, #4]
 801b622:	691b      	ldr	r3, [r3, #16]
 801b624:	68ba      	ldr	r2, [r7, #8]
 801b626:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 801b62a:	68ba      	ldr	r2, [r7, #8]
 801b62c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 801b630:	78fa      	ldrb	r2, [r7, #3]
 801b632:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 801b634:	2300      	movs	r3, #0
}
 801b636:	4618      	mov	r0, r3
 801b638:	3710      	adds	r7, #16
 801b63a:	46bd      	mov	sp, r7
 801b63c:	bd80      	pop	{r7, pc}

0801b63e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 801b63e:	b580      	push	{r7, lr}
 801b640:	b084      	sub	sp, #16
 801b642:	af00      	add	r7, sp, #0
 801b644:	6078      	str	r0, [r7, #4]
 801b646:	460b      	mov	r3, r1
 801b648:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801b64a:	687b      	ldr	r3, [r7, #4]
 801b64c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801b650:	687b      	ldr	r3, [r7, #4]
 801b652:	32b0      	adds	r2, #176	@ 0xb0
 801b654:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801b658:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 801b65a:	687b      	ldr	r3, [r7, #4]
 801b65c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801b660:	687b      	ldr	r3, [r7, #4]
 801b662:	32b0      	adds	r2, #176	@ 0xb0
 801b664:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801b668:	2b00      	cmp	r3, #0
 801b66a:	d101      	bne.n	801b670 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 801b66c:	2303      	movs	r3, #3
 801b66e:	e01a      	b.n	801b6a6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 801b670:	78fb      	ldrb	r3, [r7, #3]
 801b672:	4619      	mov	r1, r3
 801b674:	6878      	ldr	r0, [r7, #4]
 801b676:	f002 fa28 	bl	801daca <USBD_LL_GetRxDataSize>
 801b67a:	4602      	mov	r2, r0
 801b67c:	68fb      	ldr	r3, [r7, #12]
 801b67e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 801b682:	687b      	ldr	r3, [r7, #4]
 801b684:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801b688:	687a      	ldr	r2, [r7, #4]
 801b68a:	33b0      	adds	r3, #176	@ 0xb0
 801b68c:	009b      	lsls	r3, r3, #2
 801b68e:	4413      	add	r3, r2
 801b690:	685b      	ldr	r3, [r3, #4]
 801b692:	68db      	ldr	r3, [r3, #12]
 801b694:	68fa      	ldr	r2, [r7, #12]
 801b696:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 801b69a:	68fa      	ldr	r2, [r7, #12]
 801b69c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 801b6a0:	4611      	mov	r1, r2
 801b6a2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 801b6a4:	2300      	movs	r3, #0
}
 801b6a6:	4618      	mov	r0, r3
 801b6a8:	3710      	adds	r7, #16
 801b6aa:	46bd      	mov	sp, r7
 801b6ac:	bd80      	pop	{r7, pc}

0801b6ae <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 801b6ae:	b580      	push	{r7, lr}
 801b6b0:	b084      	sub	sp, #16
 801b6b2:	af00      	add	r7, sp, #0
 801b6b4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801b6b6:	687b      	ldr	r3, [r7, #4]
 801b6b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801b6bc:	687b      	ldr	r3, [r7, #4]
 801b6be:	32b0      	adds	r2, #176	@ 0xb0
 801b6c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801b6c4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801b6c6:	68fb      	ldr	r3, [r7, #12]
 801b6c8:	2b00      	cmp	r3, #0
 801b6ca:	d101      	bne.n	801b6d0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 801b6cc:	2303      	movs	r3, #3
 801b6ce:	e024      	b.n	801b71a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 801b6d0:	687b      	ldr	r3, [r7, #4]
 801b6d2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801b6d6:	687a      	ldr	r2, [r7, #4]
 801b6d8:	33b0      	adds	r3, #176	@ 0xb0
 801b6da:	009b      	lsls	r3, r3, #2
 801b6dc:	4413      	add	r3, r2
 801b6de:	685b      	ldr	r3, [r3, #4]
 801b6e0:	2b00      	cmp	r3, #0
 801b6e2:	d019      	beq.n	801b718 <USBD_CDC_EP0_RxReady+0x6a>
 801b6e4:	68fb      	ldr	r3, [r7, #12]
 801b6e6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 801b6ea:	2bff      	cmp	r3, #255	@ 0xff
 801b6ec:	d014      	beq.n	801b718 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 801b6ee:	687b      	ldr	r3, [r7, #4]
 801b6f0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801b6f4:	687a      	ldr	r2, [r7, #4]
 801b6f6:	33b0      	adds	r3, #176	@ 0xb0
 801b6f8:	009b      	lsls	r3, r3, #2
 801b6fa:	4413      	add	r3, r2
 801b6fc:	685b      	ldr	r3, [r3, #4]
 801b6fe:	689b      	ldr	r3, [r3, #8]
 801b700:	68fa      	ldr	r2, [r7, #12]
 801b702:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 801b706:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 801b708:	68fa      	ldr	r2, [r7, #12]
 801b70a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 801b70e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 801b710:	68fb      	ldr	r3, [r7, #12]
 801b712:	22ff      	movs	r2, #255	@ 0xff
 801b714:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 801b718:	2300      	movs	r3, #0
}
 801b71a:	4618      	mov	r0, r3
 801b71c:	3710      	adds	r7, #16
 801b71e:	46bd      	mov	sp, r7
 801b720:	bd80      	pop	{r7, pc}
	...

0801b724 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 801b724:	b580      	push	{r7, lr}
 801b726:	b086      	sub	sp, #24
 801b728:	af00      	add	r7, sp, #0
 801b72a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 801b72c:	2182      	movs	r1, #130	@ 0x82
 801b72e:	4818      	ldr	r0, [pc, #96]	@ (801b790 <USBD_CDC_GetFSCfgDesc+0x6c>)
 801b730:	f000 fd4f 	bl	801c1d2 <USBD_GetEpDesc>
 801b734:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801b736:	2101      	movs	r1, #1
 801b738:	4815      	ldr	r0, [pc, #84]	@ (801b790 <USBD_CDC_GetFSCfgDesc+0x6c>)
 801b73a:	f000 fd4a 	bl	801c1d2 <USBD_GetEpDesc>
 801b73e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 801b740:	2181      	movs	r1, #129	@ 0x81
 801b742:	4813      	ldr	r0, [pc, #76]	@ (801b790 <USBD_CDC_GetFSCfgDesc+0x6c>)
 801b744:	f000 fd45 	bl	801c1d2 <USBD_GetEpDesc>
 801b748:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801b74a:	697b      	ldr	r3, [r7, #20]
 801b74c:	2b00      	cmp	r3, #0
 801b74e:	d002      	beq.n	801b756 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 801b750:	697b      	ldr	r3, [r7, #20]
 801b752:	2210      	movs	r2, #16
 801b754:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801b756:	693b      	ldr	r3, [r7, #16]
 801b758:	2b00      	cmp	r3, #0
 801b75a:	d006      	beq.n	801b76a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801b75c:	693b      	ldr	r3, [r7, #16]
 801b75e:	2200      	movs	r2, #0
 801b760:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801b764:	711a      	strb	r2, [r3, #4]
 801b766:	2200      	movs	r2, #0
 801b768:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801b76a:	68fb      	ldr	r3, [r7, #12]
 801b76c:	2b00      	cmp	r3, #0
 801b76e:	d006      	beq.n	801b77e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801b770:	68fb      	ldr	r3, [r7, #12]
 801b772:	2200      	movs	r2, #0
 801b774:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801b778:	711a      	strb	r2, [r3, #4]
 801b77a:	2200      	movs	r2, #0
 801b77c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801b77e:	687b      	ldr	r3, [r7, #4]
 801b780:	2243      	movs	r2, #67	@ 0x43
 801b782:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 801b784:	4b02      	ldr	r3, [pc, #8]	@ (801b790 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 801b786:	4618      	mov	r0, r3
 801b788:	3718      	adds	r7, #24
 801b78a:	46bd      	mov	sp, r7
 801b78c:	bd80      	pop	{r7, pc}
 801b78e:	bf00      	nop
 801b790:	24000124 	.word	0x24000124

0801b794 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 801b794:	b580      	push	{r7, lr}
 801b796:	b086      	sub	sp, #24
 801b798:	af00      	add	r7, sp, #0
 801b79a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 801b79c:	2182      	movs	r1, #130	@ 0x82
 801b79e:	4818      	ldr	r0, [pc, #96]	@ (801b800 <USBD_CDC_GetHSCfgDesc+0x6c>)
 801b7a0:	f000 fd17 	bl	801c1d2 <USBD_GetEpDesc>
 801b7a4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801b7a6:	2101      	movs	r1, #1
 801b7a8:	4815      	ldr	r0, [pc, #84]	@ (801b800 <USBD_CDC_GetHSCfgDesc+0x6c>)
 801b7aa:	f000 fd12 	bl	801c1d2 <USBD_GetEpDesc>
 801b7ae:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 801b7b0:	2181      	movs	r1, #129	@ 0x81
 801b7b2:	4813      	ldr	r0, [pc, #76]	@ (801b800 <USBD_CDC_GetHSCfgDesc+0x6c>)
 801b7b4:	f000 fd0d 	bl	801c1d2 <USBD_GetEpDesc>
 801b7b8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801b7ba:	697b      	ldr	r3, [r7, #20]
 801b7bc:	2b00      	cmp	r3, #0
 801b7be:	d002      	beq.n	801b7c6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 801b7c0:	697b      	ldr	r3, [r7, #20]
 801b7c2:	2210      	movs	r2, #16
 801b7c4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801b7c6:	693b      	ldr	r3, [r7, #16]
 801b7c8:	2b00      	cmp	r3, #0
 801b7ca:	d006      	beq.n	801b7da <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 801b7cc:	693b      	ldr	r3, [r7, #16]
 801b7ce:	2200      	movs	r2, #0
 801b7d0:	711a      	strb	r2, [r3, #4]
 801b7d2:	2200      	movs	r2, #0
 801b7d4:	f042 0202 	orr.w	r2, r2, #2
 801b7d8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801b7da:	68fb      	ldr	r3, [r7, #12]
 801b7dc:	2b00      	cmp	r3, #0
 801b7de:	d006      	beq.n	801b7ee <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 801b7e0:	68fb      	ldr	r3, [r7, #12]
 801b7e2:	2200      	movs	r2, #0
 801b7e4:	711a      	strb	r2, [r3, #4]
 801b7e6:	2200      	movs	r2, #0
 801b7e8:	f042 0202 	orr.w	r2, r2, #2
 801b7ec:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801b7ee:	687b      	ldr	r3, [r7, #4]
 801b7f0:	2243      	movs	r2, #67	@ 0x43
 801b7f2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 801b7f4:	4b02      	ldr	r3, [pc, #8]	@ (801b800 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 801b7f6:	4618      	mov	r0, r3
 801b7f8:	3718      	adds	r7, #24
 801b7fa:	46bd      	mov	sp, r7
 801b7fc:	bd80      	pop	{r7, pc}
 801b7fe:	bf00      	nop
 801b800:	24000124 	.word	0x24000124

0801b804 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 801b804:	b580      	push	{r7, lr}
 801b806:	b086      	sub	sp, #24
 801b808:	af00      	add	r7, sp, #0
 801b80a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 801b80c:	2182      	movs	r1, #130	@ 0x82
 801b80e:	4818      	ldr	r0, [pc, #96]	@ (801b870 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 801b810:	f000 fcdf 	bl	801c1d2 <USBD_GetEpDesc>
 801b814:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801b816:	2101      	movs	r1, #1
 801b818:	4815      	ldr	r0, [pc, #84]	@ (801b870 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 801b81a:	f000 fcda 	bl	801c1d2 <USBD_GetEpDesc>
 801b81e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 801b820:	2181      	movs	r1, #129	@ 0x81
 801b822:	4813      	ldr	r0, [pc, #76]	@ (801b870 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 801b824:	f000 fcd5 	bl	801c1d2 <USBD_GetEpDesc>
 801b828:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801b82a:	697b      	ldr	r3, [r7, #20]
 801b82c:	2b00      	cmp	r3, #0
 801b82e:	d002      	beq.n	801b836 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 801b830:	697b      	ldr	r3, [r7, #20]
 801b832:	2210      	movs	r2, #16
 801b834:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801b836:	693b      	ldr	r3, [r7, #16]
 801b838:	2b00      	cmp	r3, #0
 801b83a:	d006      	beq.n	801b84a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801b83c:	693b      	ldr	r3, [r7, #16]
 801b83e:	2200      	movs	r2, #0
 801b840:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801b844:	711a      	strb	r2, [r3, #4]
 801b846:	2200      	movs	r2, #0
 801b848:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801b84a:	68fb      	ldr	r3, [r7, #12]
 801b84c:	2b00      	cmp	r3, #0
 801b84e:	d006      	beq.n	801b85e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801b850:	68fb      	ldr	r3, [r7, #12]
 801b852:	2200      	movs	r2, #0
 801b854:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801b858:	711a      	strb	r2, [r3, #4]
 801b85a:	2200      	movs	r2, #0
 801b85c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801b85e:	687b      	ldr	r3, [r7, #4]
 801b860:	2243      	movs	r2, #67	@ 0x43
 801b862:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 801b864:	4b02      	ldr	r3, [pc, #8]	@ (801b870 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 801b866:	4618      	mov	r0, r3
 801b868:	3718      	adds	r7, #24
 801b86a:	46bd      	mov	sp, r7
 801b86c:	bd80      	pop	{r7, pc}
 801b86e:	bf00      	nop
 801b870:	24000124 	.word	0x24000124

0801b874 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 801b874:	b480      	push	{r7}
 801b876:	b083      	sub	sp, #12
 801b878:	af00      	add	r7, sp, #0
 801b87a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 801b87c:	687b      	ldr	r3, [r7, #4]
 801b87e:	220a      	movs	r2, #10
 801b880:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 801b882:	4b03      	ldr	r3, [pc, #12]	@ (801b890 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 801b884:	4618      	mov	r0, r3
 801b886:	370c      	adds	r7, #12
 801b888:	46bd      	mov	sp, r7
 801b88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b88e:	4770      	bx	lr
 801b890:	240000e0 	.word	0x240000e0

0801b894 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 801b894:	b480      	push	{r7}
 801b896:	b083      	sub	sp, #12
 801b898:	af00      	add	r7, sp, #0
 801b89a:	6078      	str	r0, [r7, #4]
 801b89c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 801b89e:	683b      	ldr	r3, [r7, #0]
 801b8a0:	2b00      	cmp	r3, #0
 801b8a2:	d101      	bne.n	801b8a8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 801b8a4:	2303      	movs	r3, #3
 801b8a6:	e009      	b.n	801b8bc <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 801b8a8:	687b      	ldr	r3, [r7, #4]
 801b8aa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801b8ae:	687a      	ldr	r2, [r7, #4]
 801b8b0:	33b0      	adds	r3, #176	@ 0xb0
 801b8b2:	009b      	lsls	r3, r3, #2
 801b8b4:	4413      	add	r3, r2
 801b8b6:	683a      	ldr	r2, [r7, #0]
 801b8b8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 801b8ba:	2300      	movs	r3, #0
}
 801b8bc:	4618      	mov	r0, r3
 801b8be:	370c      	adds	r7, #12
 801b8c0:	46bd      	mov	sp, r7
 801b8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b8c6:	4770      	bx	lr

0801b8c8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 801b8c8:	b480      	push	{r7}
 801b8ca:	b087      	sub	sp, #28
 801b8cc:	af00      	add	r7, sp, #0
 801b8ce:	60f8      	str	r0, [r7, #12]
 801b8d0:	60b9      	str	r1, [r7, #8]
 801b8d2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801b8d4:	68fb      	ldr	r3, [r7, #12]
 801b8d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801b8da:	68fb      	ldr	r3, [r7, #12]
 801b8dc:	32b0      	adds	r2, #176	@ 0xb0
 801b8de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801b8e2:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 801b8e4:	697b      	ldr	r3, [r7, #20]
 801b8e6:	2b00      	cmp	r3, #0
 801b8e8:	d101      	bne.n	801b8ee <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 801b8ea:	2303      	movs	r3, #3
 801b8ec:	e008      	b.n	801b900 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 801b8ee:	697b      	ldr	r3, [r7, #20]
 801b8f0:	68ba      	ldr	r2, [r7, #8]
 801b8f2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 801b8f6:	697b      	ldr	r3, [r7, #20]
 801b8f8:	687a      	ldr	r2, [r7, #4]
 801b8fa:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 801b8fe:	2300      	movs	r3, #0
}
 801b900:	4618      	mov	r0, r3
 801b902:	371c      	adds	r7, #28
 801b904:	46bd      	mov	sp, r7
 801b906:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b90a:	4770      	bx	lr

0801b90c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 801b90c:	b480      	push	{r7}
 801b90e:	b085      	sub	sp, #20
 801b910:	af00      	add	r7, sp, #0
 801b912:	6078      	str	r0, [r7, #4]
 801b914:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801b916:	687b      	ldr	r3, [r7, #4]
 801b918:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801b91c:	687b      	ldr	r3, [r7, #4]
 801b91e:	32b0      	adds	r2, #176	@ 0xb0
 801b920:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801b924:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801b926:	68fb      	ldr	r3, [r7, #12]
 801b928:	2b00      	cmp	r3, #0
 801b92a:	d101      	bne.n	801b930 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 801b92c:	2303      	movs	r3, #3
 801b92e:	e004      	b.n	801b93a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 801b930:	68fb      	ldr	r3, [r7, #12]
 801b932:	683a      	ldr	r2, [r7, #0]
 801b934:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 801b938:	2300      	movs	r3, #0
}
 801b93a:	4618      	mov	r0, r3
 801b93c:	3714      	adds	r7, #20
 801b93e:	46bd      	mov	sp, r7
 801b940:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b944:	4770      	bx	lr
	...

0801b948 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 801b948:	b580      	push	{r7, lr}
 801b94a:	b084      	sub	sp, #16
 801b94c:	af00      	add	r7, sp, #0
 801b94e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801b950:	687b      	ldr	r3, [r7, #4]
 801b952:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801b956:	687b      	ldr	r3, [r7, #4]
 801b958:	32b0      	adds	r2, #176	@ 0xb0
 801b95a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801b95e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 801b960:	2301      	movs	r3, #1
 801b962:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 801b964:	68bb      	ldr	r3, [r7, #8]
 801b966:	2b00      	cmp	r3, #0
 801b968:	d101      	bne.n	801b96e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 801b96a:	2303      	movs	r3, #3
 801b96c:	e025      	b.n	801b9ba <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 801b96e:	68bb      	ldr	r3, [r7, #8]
 801b970:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801b974:	2b00      	cmp	r3, #0
 801b976:	d11f      	bne.n	801b9b8 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 801b978:	68bb      	ldr	r3, [r7, #8]
 801b97a:	2201      	movs	r2, #1
 801b97c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 801b980:	4b10      	ldr	r3, [pc, #64]	@ (801b9c4 <USBD_CDC_TransmitPacket+0x7c>)
 801b982:	781b      	ldrb	r3, [r3, #0]
 801b984:	f003 020f 	and.w	r2, r3, #15
 801b988:	68bb      	ldr	r3, [r7, #8]
 801b98a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 801b98e:	6878      	ldr	r0, [r7, #4]
 801b990:	4613      	mov	r3, r2
 801b992:	009b      	lsls	r3, r3, #2
 801b994:	4413      	add	r3, r2
 801b996:	009b      	lsls	r3, r3, #2
 801b998:	4403      	add	r3, r0
 801b99a:	3318      	adds	r3, #24
 801b99c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 801b99e:	4b09      	ldr	r3, [pc, #36]	@ (801b9c4 <USBD_CDC_TransmitPacket+0x7c>)
 801b9a0:	7819      	ldrb	r1, [r3, #0]
 801b9a2:	68bb      	ldr	r3, [r7, #8]
 801b9a4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 801b9a8:	68bb      	ldr	r3, [r7, #8]
 801b9aa:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 801b9ae:	6878      	ldr	r0, [r7, #4]
 801b9b0:	f002 f849 	bl	801da46 <USBD_LL_Transmit>

    ret = USBD_OK;
 801b9b4:	2300      	movs	r3, #0
 801b9b6:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 801b9b8:	7bfb      	ldrb	r3, [r7, #15]
}
 801b9ba:	4618      	mov	r0, r3
 801b9bc:	3710      	adds	r7, #16
 801b9be:	46bd      	mov	sp, r7
 801b9c0:	bd80      	pop	{r7, pc}
 801b9c2:	bf00      	nop
 801b9c4:	24000167 	.word	0x24000167

0801b9c8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 801b9c8:	b580      	push	{r7, lr}
 801b9ca:	b084      	sub	sp, #16
 801b9cc:	af00      	add	r7, sp, #0
 801b9ce:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801b9d0:	687b      	ldr	r3, [r7, #4]
 801b9d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801b9d6:	687b      	ldr	r3, [r7, #4]
 801b9d8:	32b0      	adds	r2, #176	@ 0xb0
 801b9da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801b9de:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 801b9e0:	687b      	ldr	r3, [r7, #4]
 801b9e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801b9e6:	687b      	ldr	r3, [r7, #4]
 801b9e8:	32b0      	adds	r2, #176	@ 0xb0
 801b9ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801b9ee:	2b00      	cmp	r3, #0
 801b9f0:	d101      	bne.n	801b9f6 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 801b9f2:	2303      	movs	r3, #3
 801b9f4:	e018      	b.n	801ba28 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801b9f6:	687b      	ldr	r3, [r7, #4]
 801b9f8:	7c1b      	ldrb	r3, [r3, #16]
 801b9fa:	2b00      	cmp	r3, #0
 801b9fc:	d10a      	bne.n	801ba14 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801b9fe:	4b0c      	ldr	r3, [pc, #48]	@ (801ba30 <USBD_CDC_ReceivePacket+0x68>)
 801ba00:	7819      	ldrb	r1, [r3, #0]
 801ba02:	68fb      	ldr	r3, [r7, #12]
 801ba04:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801ba08:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801ba0c:	6878      	ldr	r0, [r7, #4]
 801ba0e:	f002 f83b 	bl	801da88 <USBD_LL_PrepareReceive>
 801ba12:	e008      	b.n	801ba26 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801ba14:	4b06      	ldr	r3, [pc, #24]	@ (801ba30 <USBD_CDC_ReceivePacket+0x68>)
 801ba16:	7819      	ldrb	r1, [r3, #0]
 801ba18:	68fb      	ldr	r3, [r7, #12]
 801ba1a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801ba1e:	2340      	movs	r3, #64	@ 0x40
 801ba20:	6878      	ldr	r0, [r7, #4]
 801ba22:	f002 f831 	bl	801da88 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801ba26:	2300      	movs	r3, #0
}
 801ba28:	4618      	mov	r0, r3
 801ba2a:	3710      	adds	r7, #16
 801ba2c:	46bd      	mov	sp, r7
 801ba2e:	bd80      	pop	{r7, pc}
 801ba30:	24000168 	.word	0x24000168

0801ba34 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 801ba34:	b580      	push	{r7, lr}
 801ba36:	b086      	sub	sp, #24
 801ba38:	af00      	add	r7, sp, #0
 801ba3a:	60f8      	str	r0, [r7, #12]
 801ba3c:	60b9      	str	r1, [r7, #8]
 801ba3e:	4613      	mov	r3, r2
 801ba40:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 801ba42:	68fb      	ldr	r3, [r7, #12]
 801ba44:	2b00      	cmp	r3, #0
 801ba46:	d101      	bne.n	801ba4c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 801ba48:	2303      	movs	r3, #3
 801ba4a:	e01f      	b.n	801ba8c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 801ba4c:	68fb      	ldr	r3, [r7, #12]
 801ba4e:	2200      	movs	r2, #0
 801ba50:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 801ba54:	68fb      	ldr	r3, [r7, #12]
 801ba56:	2200      	movs	r2, #0
 801ba58:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 801ba5c:	68fb      	ldr	r3, [r7, #12]
 801ba5e:	2200      	movs	r2, #0
 801ba60:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 801ba64:	68bb      	ldr	r3, [r7, #8]
 801ba66:	2b00      	cmp	r3, #0
 801ba68:	d003      	beq.n	801ba72 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 801ba6a:	68fb      	ldr	r3, [r7, #12]
 801ba6c:	68ba      	ldr	r2, [r7, #8]
 801ba6e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801ba72:	68fb      	ldr	r3, [r7, #12]
 801ba74:	2201      	movs	r2, #1
 801ba76:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 801ba7a:	68fb      	ldr	r3, [r7, #12]
 801ba7c:	79fa      	ldrb	r2, [r7, #7]
 801ba7e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 801ba80:	68f8      	ldr	r0, [r7, #12]
 801ba82:	f001 fea5 	bl	801d7d0 <USBD_LL_Init>
 801ba86:	4603      	mov	r3, r0
 801ba88:	75fb      	strb	r3, [r7, #23]

  return ret;
 801ba8a:	7dfb      	ldrb	r3, [r7, #23]
}
 801ba8c:	4618      	mov	r0, r3
 801ba8e:	3718      	adds	r7, #24
 801ba90:	46bd      	mov	sp, r7
 801ba92:	bd80      	pop	{r7, pc}

0801ba94 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 801ba94:	b580      	push	{r7, lr}
 801ba96:	b084      	sub	sp, #16
 801ba98:	af00      	add	r7, sp, #0
 801ba9a:	6078      	str	r0, [r7, #4]
 801ba9c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801ba9e:	2300      	movs	r3, #0
 801baa0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 801baa2:	683b      	ldr	r3, [r7, #0]
 801baa4:	2b00      	cmp	r3, #0
 801baa6:	d101      	bne.n	801baac <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 801baa8:	2303      	movs	r3, #3
 801baaa:	e025      	b.n	801baf8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 801baac:	687b      	ldr	r3, [r7, #4]
 801baae:	683a      	ldr	r2, [r7, #0]
 801bab0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 801bab4:	687b      	ldr	r3, [r7, #4]
 801bab6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801baba:	687b      	ldr	r3, [r7, #4]
 801babc:	32ae      	adds	r2, #174	@ 0xae
 801babe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801bac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801bac4:	2b00      	cmp	r3, #0
 801bac6:	d00f      	beq.n	801bae8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 801bac8:	687b      	ldr	r3, [r7, #4]
 801baca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801bace:	687b      	ldr	r3, [r7, #4]
 801bad0:	32ae      	adds	r2, #174	@ 0xae
 801bad2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801bad6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801bad8:	f107 020e 	add.w	r2, r7, #14
 801badc:	4610      	mov	r0, r2
 801bade:	4798      	blx	r3
 801bae0:	4602      	mov	r2, r0
 801bae2:	687b      	ldr	r3, [r7, #4]
 801bae4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 801bae8:	687b      	ldr	r3, [r7, #4]
 801baea:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801baee:	1c5a      	adds	r2, r3, #1
 801baf0:	687b      	ldr	r3, [r7, #4]
 801baf2:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 801baf6:	2300      	movs	r3, #0
}
 801baf8:	4618      	mov	r0, r3
 801bafa:	3710      	adds	r7, #16
 801bafc:	46bd      	mov	sp, r7
 801bafe:	bd80      	pop	{r7, pc}

0801bb00 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 801bb00:	b580      	push	{r7, lr}
 801bb02:	b082      	sub	sp, #8
 801bb04:	af00      	add	r7, sp, #0
 801bb06:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 801bb08:	6878      	ldr	r0, [r7, #4]
 801bb0a:	f001 feb3 	bl	801d874 <USBD_LL_Start>
 801bb0e:	4603      	mov	r3, r0
}
 801bb10:	4618      	mov	r0, r3
 801bb12:	3708      	adds	r7, #8
 801bb14:	46bd      	mov	sp, r7
 801bb16:	bd80      	pop	{r7, pc}

0801bb18 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 801bb18:	b480      	push	{r7}
 801bb1a:	b083      	sub	sp, #12
 801bb1c:	af00      	add	r7, sp, #0
 801bb1e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801bb20:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 801bb22:	4618      	mov	r0, r3
 801bb24:	370c      	adds	r7, #12
 801bb26:	46bd      	mov	sp, r7
 801bb28:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bb2c:	4770      	bx	lr

0801bb2e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801bb2e:	b580      	push	{r7, lr}
 801bb30:	b084      	sub	sp, #16
 801bb32:	af00      	add	r7, sp, #0
 801bb34:	6078      	str	r0, [r7, #4]
 801bb36:	460b      	mov	r3, r1
 801bb38:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801bb3a:	2300      	movs	r3, #0
 801bb3c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 801bb3e:	687b      	ldr	r3, [r7, #4]
 801bb40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801bb44:	2b00      	cmp	r3, #0
 801bb46:	d009      	beq.n	801bb5c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 801bb48:	687b      	ldr	r3, [r7, #4]
 801bb4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801bb4e:	681b      	ldr	r3, [r3, #0]
 801bb50:	78fa      	ldrb	r2, [r7, #3]
 801bb52:	4611      	mov	r1, r2
 801bb54:	6878      	ldr	r0, [r7, #4]
 801bb56:	4798      	blx	r3
 801bb58:	4603      	mov	r3, r0
 801bb5a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 801bb5c:	7bfb      	ldrb	r3, [r7, #15]
}
 801bb5e:	4618      	mov	r0, r3
 801bb60:	3710      	adds	r7, #16
 801bb62:	46bd      	mov	sp, r7
 801bb64:	bd80      	pop	{r7, pc}

0801bb66 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801bb66:	b580      	push	{r7, lr}
 801bb68:	b084      	sub	sp, #16
 801bb6a:	af00      	add	r7, sp, #0
 801bb6c:	6078      	str	r0, [r7, #4]
 801bb6e:	460b      	mov	r3, r1
 801bb70:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801bb72:	2300      	movs	r3, #0
 801bb74:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 801bb76:	687b      	ldr	r3, [r7, #4]
 801bb78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801bb7c:	685b      	ldr	r3, [r3, #4]
 801bb7e:	78fa      	ldrb	r2, [r7, #3]
 801bb80:	4611      	mov	r1, r2
 801bb82:	6878      	ldr	r0, [r7, #4]
 801bb84:	4798      	blx	r3
 801bb86:	4603      	mov	r3, r0
 801bb88:	2b00      	cmp	r3, #0
 801bb8a:	d001      	beq.n	801bb90 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 801bb8c:	2303      	movs	r3, #3
 801bb8e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 801bb90:	7bfb      	ldrb	r3, [r7, #15]
}
 801bb92:	4618      	mov	r0, r3
 801bb94:	3710      	adds	r7, #16
 801bb96:	46bd      	mov	sp, r7
 801bb98:	bd80      	pop	{r7, pc}

0801bb9a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 801bb9a:	b580      	push	{r7, lr}
 801bb9c:	b084      	sub	sp, #16
 801bb9e:	af00      	add	r7, sp, #0
 801bba0:	6078      	str	r0, [r7, #4]
 801bba2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 801bba4:	687b      	ldr	r3, [r7, #4]
 801bba6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801bbaa:	6839      	ldr	r1, [r7, #0]
 801bbac:	4618      	mov	r0, r3
 801bbae:	f001 f936 	bl	801ce1e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 801bbb2:	687b      	ldr	r3, [r7, #4]
 801bbb4:	2201      	movs	r2, #1
 801bbb6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 801bbba:	687b      	ldr	r3, [r7, #4]
 801bbbc:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 801bbc0:	461a      	mov	r2, r3
 801bbc2:	687b      	ldr	r3, [r7, #4]
 801bbc4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 801bbc8:	687b      	ldr	r3, [r7, #4]
 801bbca:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801bbce:	f003 031f 	and.w	r3, r3, #31
 801bbd2:	2b02      	cmp	r3, #2
 801bbd4:	d01a      	beq.n	801bc0c <USBD_LL_SetupStage+0x72>
 801bbd6:	2b02      	cmp	r3, #2
 801bbd8:	d822      	bhi.n	801bc20 <USBD_LL_SetupStage+0x86>
 801bbda:	2b00      	cmp	r3, #0
 801bbdc:	d002      	beq.n	801bbe4 <USBD_LL_SetupStage+0x4a>
 801bbde:	2b01      	cmp	r3, #1
 801bbe0:	d00a      	beq.n	801bbf8 <USBD_LL_SetupStage+0x5e>
 801bbe2:	e01d      	b.n	801bc20 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 801bbe4:	687b      	ldr	r3, [r7, #4]
 801bbe6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801bbea:	4619      	mov	r1, r3
 801bbec:	6878      	ldr	r0, [r7, #4]
 801bbee:	f000 fb63 	bl	801c2b8 <USBD_StdDevReq>
 801bbf2:	4603      	mov	r3, r0
 801bbf4:	73fb      	strb	r3, [r7, #15]
      break;
 801bbf6:	e020      	b.n	801bc3a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 801bbf8:	687b      	ldr	r3, [r7, #4]
 801bbfa:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801bbfe:	4619      	mov	r1, r3
 801bc00:	6878      	ldr	r0, [r7, #4]
 801bc02:	f000 fbcb 	bl	801c39c <USBD_StdItfReq>
 801bc06:	4603      	mov	r3, r0
 801bc08:	73fb      	strb	r3, [r7, #15]
      break;
 801bc0a:	e016      	b.n	801bc3a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 801bc0c:	687b      	ldr	r3, [r7, #4]
 801bc0e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801bc12:	4619      	mov	r1, r3
 801bc14:	6878      	ldr	r0, [r7, #4]
 801bc16:	f000 fc2d 	bl	801c474 <USBD_StdEPReq>
 801bc1a:	4603      	mov	r3, r0
 801bc1c:	73fb      	strb	r3, [r7, #15]
      break;
 801bc1e:	e00c      	b.n	801bc3a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 801bc20:	687b      	ldr	r3, [r7, #4]
 801bc22:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801bc26:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 801bc2a:	b2db      	uxtb	r3, r3
 801bc2c:	4619      	mov	r1, r3
 801bc2e:	6878      	ldr	r0, [r7, #4]
 801bc30:	f001 fe80 	bl	801d934 <USBD_LL_StallEP>
 801bc34:	4603      	mov	r3, r0
 801bc36:	73fb      	strb	r3, [r7, #15]
      break;
 801bc38:	bf00      	nop
  }

  return ret;
 801bc3a:	7bfb      	ldrb	r3, [r7, #15]
}
 801bc3c:	4618      	mov	r0, r3
 801bc3e:	3710      	adds	r7, #16
 801bc40:	46bd      	mov	sp, r7
 801bc42:	bd80      	pop	{r7, pc}

0801bc44 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 801bc44:	b580      	push	{r7, lr}
 801bc46:	b086      	sub	sp, #24
 801bc48:	af00      	add	r7, sp, #0
 801bc4a:	60f8      	str	r0, [r7, #12]
 801bc4c:	460b      	mov	r3, r1
 801bc4e:	607a      	str	r2, [r7, #4]
 801bc50:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 801bc52:	2300      	movs	r3, #0
 801bc54:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 801bc56:	7afb      	ldrb	r3, [r7, #11]
 801bc58:	2b00      	cmp	r3, #0
 801bc5a:	d16e      	bne.n	801bd3a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 801bc5c:	68fb      	ldr	r3, [r7, #12]
 801bc5e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 801bc62:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 801bc64:	68fb      	ldr	r3, [r7, #12]
 801bc66:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 801bc6a:	2b03      	cmp	r3, #3
 801bc6c:	f040 8098 	bne.w	801bda0 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 801bc70:	693b      	ldr	r3, [r7, #16]
 801bc72:	689a      	ldr	r2, [r3, #8]
 801bc74:	693b      	ldr	r3, [r7, #16]
 801bc76:	68db      	ldr	r3, [r3, #12]
 801bc78:	429a      	cmp	r2, r3
 801bc7a:	d913      	bls.n	801bca4 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 801bc7c:	693b      	ldr	r3, [r7, #16]
 801bc7e:	689a      	ldr	r2, [r3, #8]
 801bc80:	693b      	ldr	r3, [r7, #16]
 801bc82:	68db      	ldr	r3, [r3, #12]
 801bc84:	1ad2      	subs	r2, r2, r3
 801bc86:	693b      	ldr	r3, [r7, #16]
 801bc88:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 801bc8a:	693b      	ldr	r3, [r7, #16]
 801bc8c:	68da      	ldr	r2, [r3, #12]
 801bc8e:	693b      	ldr	r3, [r7, #16]
 801bc90:	689b      	ldr	r3, [r3, #8]
 801bc92:	4293      	cmp	r3, r2
 801bc94:	bf28      	it	cs
 801bc96:	4613      	movcs	r3, r2
 801bc98:	461a      	mov	r2, r3
 801bc9a:	6879      	ldr	r1, [r7, #4]
 801bc9c:	68f8      	ldr	r0, [r7, #12]
 801bc9e:	f001 f9be 	bl	801d01e <USBD_CtlContinueRx>
 801bca2:	e07d      	b.n	801bda0 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 801bca4:	68fb      	ldr	r3, [r7, #12]
 801bca6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801bcaa:	f003 031f 	and.w	r3, r3, #31
 801bcae:	2b02      	cmp	r3, #2
 801bcb0:	d014      	beq.n	801bcdc <USBD_LL_DataOutStage+0x98>
 801bcb2:	2b02      	cmp	r3, #2
 801bcb4:	d81d      	bhi.n	801bcf2 <USBD_LL_DataOutStage+0xae>
 801bcb6:	2b00      	cmp	r3, #0
 801bcb8:	d002      	beq.n	801bcc0 <USBD_LL_DataOutStage+0x7c>
 801bcba:	2b01      	cmp	r3, #1
 801bcbc:	d003      	beq.n	801bcc6 <USBD_LL_DataOutStage+0x82>
 801bcbe:	e018      	b.n	801bcf2 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 801bcc0:	2300      	movs	r3, #0
 801bcc2:	75bb      	strb	r3, [r7, #22]
            break;
 801bcc4:	e018      	b.n	801bcf8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 801bcc6:	68fb      	ldr	r3, [r7, #12]
 801bcc8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 801bccc:	b2db      	uxtb	r3, r3
 801bcce:	4619      	mov	r1, r3
 801bcd0:	68f8      	ldr	r0, [r7, #12]
 801bcd2:	f000 fa64 	bl	801c19e <USBD_CoreFindIF>
 801bcd6:	4603      	mov	r3, r0
 801bcd8:	75bb      	strb	r3, [r7, #22]
            break;
 801bcda:	e00d      	b.n	801bcf8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 801bcdc:	68fb      	ldr	r3, [r7, #12]
 801bcde:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 801bce2:	b2db      	uxtb	r3, r3
 801bce4:	4619      	mov	r1, r3
 801bce6:	68f8      	ldr	r0, [r7, #12]
 801bce8:	f000 fa66 	bl	801c1b8 <USBD_CoreFindEP>
 801bcec:	4603      	mov	r3, r0
 801bcee:	75bb      	strb	r3, [r7, #22]
            break;
 801bcf0:	e002      	b.n	801bcf8 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 801bcf2:	2300      	movs	r3, #0
 801bcf4:	75bb      	strb	r3, [r7, #22]
            break;
 801bcf6:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 801bcf8:	7dbb      	ldrb	r3, [r7, #22]
 801bcfa:	2b00      	cmp	r3, #0
 801bcfc:	d119      	bne.n	801bd32 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801bcfe:	68fb      	ldr	r3, [r7, #12]
 801bd00:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801bd04:	b2db      	uxtb	r3, r3
 801bd06:	2b03      	cmp	r3, #3
 801bd08:	d113      	bne.n	801bd32 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 801bd0a:	7dba      	ldrb	r2, [r7, #22]
 801bd0c:	68fb      	ldr	r3, [r7, #12]
 801bd0e:	32ae      	adds	r2, #174	@ 0xae
 801bd10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801bd14:	691b      	ldr	r3, [r3, #16]
 801bd16:	2b00      	cmp	r3, #0
 801bd18:	d00b      	beq.n	801bd32 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 801bd1a:	7dba      	ldrb	r2, [r7, #22]
 801bd1c:	68fb      	ldr	r3, [r7, #12]
 801bd1e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 801bd22:	7dba      	ldrb	r2, [r7, #22]
 801bd24:	68fb      	ldr	r3, [r7, #12]
 801bd26:	32ae      	adds	r2, #174	@ 0xae
 801bd28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801bd2c:	691b      	ldr	r3, [r3, #16]
 801bd2e:	68f8      	ldr	r0, [r7, #12]
 801bd30:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 801bd32:	68f8      	ldr	r0, [r7, #12]
 801bd34:	f001 f984 	bl	801d040 <USBD_CtlSendStatus>
 801bd38:	e032      	b.n	801bda0 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 801bd3a:	7afb      	ldrb	r3, [r7, #11]
 801bd3c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801bd40:	b2db      	uxtb	r3, r3
 801bd42:	4619      	mov	r1, r3
 801bd44:	68f8      	ldr	r0, [r7, #12]
 801bd46:	f000 fa37 	bl	801c1b8 <USBD_CoreFindEP>
 801bd4a:	4603      	mov	r3, r0
 801bd4c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801bd4e:	7dbb      	ldrb	r3, [r7, #22]
 801bd50:	2bff      	cmp	r3, #255	@ 0xff
 801bd52:	d025      	beq.n	801bda0 <USBD_LL_DataOutStage+0x15c>
 801bd54:	7dbb      	ldrb	r3, [r7, #22]
 801bd56:	2b00      	cmp	r3, #0
 801bd58:	d122      	bne.n	801bda0 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801bd5a:	68fb      	ldr	r3, [r7, #12]
 801bd5c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801bd60:	b2db      	uxtb	r3, r3
 801bd62:	2b03      	cmp	r3, #3
 801bd64:	d117      	bne.n	801bd96 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 801bd66:	7dba      	ldrb	r2, [r7, #22]
 801bd68:	68fb      	ldr	r3, [r7, #12]
 801bd6a:	32ae      	adds	r2, #174	@ 0xae
 801bd6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801bd70:	699b      	ldr	r3, [r3, #24]
 801bd72:	2b00      	cmp	r3, #0
 801bd74:	d00f      	beq.n	801bd96 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 801bd76:	7dba      	ldrb	r2, [r7, #22]
 801bd78:	68fb      	ldr	r3, [r7, #12]
 801bd7a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 801bd7e:	7dba      	ldrb	r2, [r7, #22]
 801bd80:	68fb      	ldr	r3, [r7, #12]
 801bd82:	32ae      	adds	r2, #174	@ 0xae
 801bd84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801bd88:	699b      	ldr	r3, [r3, #24]
 801bd8a:	7afa      	ldrb	r2, [r7, #11]
 801bd8c:	4611      	mov	r1, r2
 801bd8e:	68f8      	ldr	r0, [r7, #12]
 801bd90:	4798      	blx	r3
 801bd92:	4603      	mov	r3, r0
 801bd94:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 801bd96:	7dfb      	ldrb	r3, [r7, #23]
 801bd98:	2b00      	cmp	r3, #0
 801bd9a:	d001      	beq.n	801bda0 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 801bd9c:	7dfb      	ldrb	r3, [r7, #23]
 801bd9e:	e000      	b.n	801bda2 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 801bda0:	2300      	movs	r3, #0
}
 801bda2:	4618      	mov	r0, r3
 801bda4:	3718      	adds	r7, #24
 801bda6:	46bd      	mov	sp, r7
 801bda8:	bd80      	pop	{r7, pc}

0801bdaa <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 801bdaa:	b580      	push	{r7, lr}
 801bdac:	b086      	sub	sp, #24
 801bdae:	af00      	add	r7, sp, #0
 801bdb0:	60f8      	str	r0, [r7, #12]
 801bdb2:	460b      	mov	r3, r1
 801bdb4:	607a      	str	r2, [r7, #4]
 801bdb6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 801bdb8:	7afb      	ldrb	r3, [r7, #11]
 801bdba:	2b00      	cmp	r3, #0
 801bdbc:	d16f      	bne.n	801be9e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 801bdbe:	68fb      	ldr	r3, [r7, #12]
 801bdc0:	3314      	adds	r3, #20
 801bdc2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 801bdc4:	68fb      	ldr	r3, [r7, #12]
 801bdc6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 801bdca:	2b02      	cmp	r3, #2
 801bdcc:	d15a      	bne.n	801be84 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 801bdce:	693b      	ldr	r3, [r7, #16]
 801bdd0:	689a      	ldr	r2, [r3, #8]
 801bdd2:	693b      	ldr	r3, [r7, #16]
 801bdd4:	68db      	ldr	r3, [r3, #12]
 801bdd6:	429a      	cmp	r2, r3
 801bdd8:	d914      	bls.n	801be04 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 801bdda:	693b      	ldr	r3, [r7, #16]
 801bddc:	689a      	ldr	r2, [r3, #8]
 801bdde:	693b      	ldr	r3, [r7, #16]
 801bde0:	68db      	ldr	r3, [r3, #12]
 801bde2:	1ad2      	subs	r2, r2, r3
 801bde4:	693b      	ldr	r3, [r7, #16]
 801bde6:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 801bde8:	693b      	ldr	r3, [r7, #16]
 801bdea:	689b      	ldr	r3, [r3, #8]
 801bdec:	461a      	mov	r2, r3
 801bdee:	6879      	ldr	r1, [r7, #4]
 801bdf0:	68f8      	ldr	r0, [r7, #12]
 801bdf2:	f001 f8e6 	bl	801cfc2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801bdf6:	2300      	movs	r3, #0
 801bdf8:	2200      	movs	r2, #0
 801bdfa:	2100      	movs	r1, #0
 801bdfc:	68f8      	ldr	r0, [r7, #12]
 801bdfe:	f001 fe43 	bl	801da88 <USBD_LL_PrepareReceive>
 801be02:	e03f      	b.n	801be84 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 801be04:	693b      	ldr	r3, [r7, #16]
 801be06:	68da      	ldr	r2, [r3, #12]
 801be08:	693b      	ldr	r3, [r7, #16]
 801be0a:	689b      	ldr	r3, [r3, #8]
 801be0c:	429a      	cmp	r2, r3
 801be0e:	d11c      	bne.n	801be4a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 801be10:	693b      	ldr	r3, [r7, #16]
 801be12:	685a      	ldr	r2, [r3, #4]
 801be14:	693b      	ldr	r3, [r7, #16]
 801be16:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 801be18:	429a      	cmp	r2, r3
 801be1a:	d316      	bcc.n	801be4a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 801be1c:	693b      	ldr	r3, [r7, #16]
 801be1e:	685a      	ldr	r2, [r3, #4]
 801be20:	68fb      	ldr	r3, [r7, #12]
 801be22:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 801be26:	429a      	cmp	r2, r3
 801be28:	d20f      	bcs.n	801be4a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801be2a:	2200      	movs	r2, #0
 801be2c:	2100      	movs	r1, #0
 801be2e:	68f8      	ldr	r0, [r7, #12]
 801be30:	f001 f8c7 	bl	801cfc2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 801be34:	68fb      	ldr	r3, [r7, #12]
 801be36:	2200      	movs	r2, #0
 801be38:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801be3c:	2300      	movs	r3, #0
 801be3e:	2200      	movs	r2, #0
 801be40:	2100      	movs	r1, #0
 801be42:	68f8      	ldr	r0, [r7, #12]
 801be44:	f001 fe20 	bl	801da88 <USBD_LL_PrepareReceive>
 801be48:	e01c      	b.n	801be84 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801be4a:	68fb      	ldr	r3, [r7, #12]
 801be4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801be50:	b2db      	uxtb	r3, r3
 801be52:	2b03      	cmp	r3, #3
 801be54:	d10f      	bne.n	801be76 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 801be56:	68fb      	ldr	r3, [r7, #12]
 801be58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801be5c:	68db      	ldr	r3, [r3, #12]
 801be5e:	2b00      	cmp	r3, #0
 801be60:	d009      	beq.n	801be76 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 801be62:	68fb      	ldr	r3, [r7, #12]
 801be64:	2200      	movs	r2, #0
 801be66:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 801be6a:	68fb      	ldr	r3, [r7, #12]
 801be6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801be70:	68db      	ldr	r3, [r3, #12]
 801be72:	68f8      	ldr	r0, [r7, #12]
 801be74:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 801be76:	2180      	movs	r1, #128	@ 0x80
 801be78:	68f8      	ldr	r0, [r7, #12]
 801be7a:	f001 fd5b 	bl	801d934 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 801be7e:	68f8      	ldr	r0, [r7, #12]
 801be80:	f001 f8f1 	bl	801d066 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 801be84:	68fb      	ldr	r3, [r7, #12]
 801be86:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 801be8a:	2b00      	cmp	r3, #0
 801be8c:	d03a      	beq.n	801bf04 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 801be8e:	68f8      	ldr	r0, [r7, #12]
 801be90:	f7ff fe42 	bl	801bb18 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 801be94:	68fb      	ldr	r3, [r7, #12]
 801be96:	2200      	movs	r2, #0
 801be98:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 801be9c:	e032      	b.n	801bf04 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 801be9e:	7afb      	ldrb	r3, [r7, #11]
 801bea0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 801bea4:	b2db      	uxtb	r3, r3
 801bea6:	4619      	mov	r1, r3
 801bea8:	68f8      	ldr	r0, [r7, #12]
 801beaa:	f000 f985 	bl	801c1b8 <USBD_CoreFindEP>
 801beae:	4603      	mov	r3, r0
 801beb0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801beb2:	7dfb      	ldrb	r3, [r7, #23]
 801beb4:	2bff      	cmp	r3, #255	@ 0xff
 801beb6:	d025      	beq.n	801bf04 <USBD_LL_DataInStage+0x15a>
 801beb8:	7dfb      	ldrb	r3, [r7, #23]
 801beba:	2b00      	cmp	r3, #0
 801bebc:	d122      	bne.n	801bf04 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801bebe:	68fb      	ldr	r3, [r7, #12]
 801bec0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801bec4:	b2db      	uxtb	r3, r3
 801bec6:	2b03      	cmp	r3, #3
 801bec8:	d11c      	bne.n	801bf04 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 801beca:	7dfa      	ldrb	r2, [r7, #23]
 801becc:	68fb      	ldr	r3, [r7, #12]
 801bece:	32ae      	adds	r2, #174	@ 0xae
 801bed0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801bed4:	695b      	ldr	r3, [r3, #20]
 801bed6:	2b00      	cmp	r3, #0
 801bed8:	d014      	beq.n	801bf04 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 801beda:	7dfa      	ldrb	r2, [r7, #23]
 801bedc:	68fb      	ldr	r3, [r7, #12]
 801bede:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 801bee2:	7dfa      	ldrb	r2, [r7, #23]
 801bee4:	68fb      	ldr	r3, [r7, #12]
 801bee6:	32ae      	adds	r2, #174	@ 0xae
 801bee8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801beec:	695b      	ldr	r3, [r3, #20]
 801beee:	7afa      	ldrb	r2, [r7, #11]
 801bef0:	4611      	mov	r1, r2
 801bef2:	68f8      	ldr	r0, [r7, #12]
 801bef4:	4798      	blx	r3
 801bef6:	4603      	mov	r3, r0
 801bef8:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 801befa:	7dbb      	ldrb	r3, [r7, #22]
 801befc:	2b00      	cmp	r3, #0
 801befe:	d001      	beq.n	801bf04 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 801bf00:	7dbb      	ldrb	r3, [r7, #22]
 801bf02:	e000      	b.n	801bf06 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 801bf04:	2300      	movs	r3, #0
}
 801bf06:	4618      	mov	r0, r3
 801bf08:	3718      	adds	r7, #24
 801bf0a:	46bd      	mov	sp, r7
 801bf0c:	bd80      	pop	{r7, pc}

0801bf0e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 801bf0e:	b580      	push	{r7, lr}
 801bf10:	b084      	sub	sp, #16
 801bf12:	af00      	add	r7, sp, #0
 801bf14:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 801bf16:	2300      	movs	r3, #0
 801bf18:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801bf1a:	687b      	ldr	r3, [r7, #4]
 801bf1c:	2201      	movs	r2, #1
 801bf1e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 801bf22:	687b      	ldr	r3, [r7, #4]
 801bf24:	2200      	movs	r2, #0
 801bf26:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 801bf2a:	687b      	ldr	r3, [r7, #4]
 801bf2c:	2200      	movs	r2, #0
 801bf2e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 801bf30:	687b      	ldr	r3, [r7, #4]
 801bf32:	2200      	movs	r2, #0
 801bf34:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 801bf38:	687b      	ldr	r3, [r7, #4]
 801bf3a:	2200      	movs	r2, #0
 801bf3c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 801bf40:	687b      	ldr	r3, [r7, #4]
 801bf42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801bf46:	2b00      	cmp	r3, #0
 801bf48:	d014      	beq.n	801bf74 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 801bf4a:	687b      	ldr	r3, [r7, #4]
 801bf4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801bf50:	685b      	ldr	r3, [r3, #4]
 801bf52:	2b00      	cmp	r3, #0
 801bf54:	d00e      	beq.n	801bf74 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 801bf56:	687b      	ldr	r3, [r7, #4]
 801bf58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801bf5c:	685b      	ldr	r3, [r3, #4]
 801bf5e:	687a      	ldr	r2, [r7, #4]
 801bf60:	6852      	ldr	r2, [r2, #4]
 801bf62:	b2d2      	uxtb	r2, r2
 801bf64:	4611      	mov	r1, r2
 801bf66:	6878      	ldr	r0, [r7, #4]
 801bf68:	4798      	blx	r3
 801bf6a:	4603      	mov	r3, r0
 801bf6c:	2b00      	cmp	r3, #0
 801bf6e:	d001      	beq.n	801bf74 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 801bf70:	2303      	movs	r3, #3
 801bf72:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801bf74:	2340      	movs	r3, #64	@ 0x40
 801bf76:	2200      	movs	r2, #0
 801bf78:	2100      	movs	r1, #0
 801bf7a:	6878      	ldr	r0, [r7, #4]
 801bf7c:	f001 fc95 	bl	801d8aa <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 801bf80:	687b      	ldr	r3, [r7, #4]
 801bf82:	2201      	movs	r2, #1
 801bf84:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 801bf88:	687b      	ldr	r3, [r7, #4]
 801bf8a:	2240      	movs	r2, #64	@ 0x40
 801bf8c:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801bf90:	2340      	movs	r3, #64	@ 0x40
 801bf92:	2200      	movs	r2, #0
 801bf94:	2180      	movs	r1, #128	@ 0x80
 801bf96:	6878      	ldr	r0, [r7, #4]
 801bf98:	f001 fc87 	bl	801d8aa <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 801bf9c:	687b      	ldr	r3, [r7, #4]
 801bf9e:	2201      	movs	r2, #1
 801bfa0:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 801bfa2:	687b      	ldr	r3, [r7, #4]
 801bfa4:	2240      	movs	r2, #64	@ 0x40
 801bfa6:	621a      	str	r2, [r3, #32]

  return ret;
 801bfa8:	7bfb      	ldrb	r3, [r7, #15]
}
 801bfaa:	4618      	mov	r0, r3
 801bfac:	3710      	adds	r7, #16
 801bfae:	46bd      	mov	sp, r7
 801bfb0:	bd80      	pop	{r7, pc}

0801bfb2 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 801bfb2:	b480      	push	{r7}
 801bfb4:	b083      	sub	sp, #12
 801bfb6:	af00      	add	r7, sp, #0
 801bfb8:	6078      	str	r0, [r7, #4]
 801bfba:	460b      	mov	r3, r1
 801bfbc:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 801bfbe:	687b      	ldr	r3, [r7, #4]
 801bfc0:	78fa      	ldrb	r2, [r7, #3]
 801bfc2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 801bfc4:	2300      	movs	r3, #0
}
 801bfc6:	4618      	mov	r0, r3
 801bfc8:	370c      	adds	r7, #12
 801bfca:	46bd      	mov	sp, r7
 801bfcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bfd0:	4770      	bx	lr

0801bfd2 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 801bfd2:	b480      	push	{r7}
 801bfd4:	b083      	sub	sp, #12
 801bfd6:	af00      	add	r7, sp, #0
 801bfd8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 801bfda:	687b      	ldr	r3, [r7, #4]
 801bfdc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801bfe0:	b2db      	uxtb	r3, r3
 801bfe2:	2b04      	cmp	r3, #4
 801bfe4:	d006      	beq.n	801bff4 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 801bfe6:	687b      	ldr	r3, [r7, #4]
 801bfe8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801bfec:	b2da      	uxtb	r2, r3
 801bfee:	687b      	ldr	r3, [r7, #4]
 801bff0:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 801bff4:	687b      	ldr	r3, [r7, #4]
 801bff6:	2204      	movs	r2, #4
 801bff8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 801bffc:	2300      	movs	r3, #0
}
 801bffe:	4618      	mov	r0, r3
 801c000:	370c      	adds	r7, #12
 801c002:	46bd      	mov	sp, r7
 801c004:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c008:	4770      	bx	lr

0801c00a <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 801c00a:	b480      	push	{r7}
 801c00c:	b083      	sub	sp, #12
 801c00e:	af00      	add	r7, sp, #0
 801c010:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 801c012:	687b      	ldr	r3, [r7, #4]
 801c014:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801c018:	b2db      	uxtb	r3, r3
 801c01a:	2b04      	cmp	r3, #4
 801c01c:	d106      	bne.n	801c02c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 801c01e:	687b      	ldr	r3, [r7, #4]
 801c020:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 801c024:	b2da      	uxtb	r2, r3
 801c026:	687b      	ldr	r3, [r7, #4]
 801c028:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 801c02c:	2300      	movs	r3, #0
}
 801c02e:	4618      	mov	r0, r3
 801c030:	370c      	adds	r7, #12
 801c032:	46bd      	mov	sp, r7
 801c034:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c038:	4770      	bx	lr

0801c03a <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 801c03a:	b580      	push	{r7, lr}
 801c03c:	b082      	sub	sp, #8
 801c03e:	af00      	add	r7, sp, #0
 801c040:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801c042:	687b      	ldr	r3, [r7, #4]
 801c044:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801c048:	b2db      	uxtb	r3, r3
 801c04a:	2b03      	cmp	r3, #3
 801c04c:	d110      	bne.n	801c070 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 801c04e:	687b      	ldr	r3, [r7, #4]
 801c050:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801c054:	2b00      	cmp	r3, #0
 801c056:	d00b      	beq.n	801c070 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 801c058:	687b      	ldr	r3, [r7, #4]
 801c05a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801c05e:	69db      	ldr	r3, [r3, #28]
 801c060:	2b00      	cmp	r3, #0
 801c062:	d005      	beq.n	801c070 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 801c064:	687b      	ldr	r3, [r7, #4]
 801c066:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801c06a:	69db      	ldr	r3, [r3, #28]
 801c06c:	6878      	ldr	r0, [r7, #4]
 801c06e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 801c070:	2300      	movs	r3, #0
}
 801c072:	4618      	mov	r0, r3
 801c074:	3708      	adds	r7, #8
 801c076:	46bd      	mov	sp, r7
 801c078:	bd80      	pop	{r7, pc}

0801c07a <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 801c07a:	b580      	push	{r7, lr}
 801c07c:	b082      	sub	sp, #8
 801c07e:	af00      	add	r7, sp, #0
 801c080:	6078      	str	r0, [r7, #4]
 801c082:	460b      	mov	r3, r1
 801c084:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 801c086:	687b      	ldr	r3, [r7, #4]
 801c088:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c08c:	687b      	ldr	r3, [r7, #4]
 801c08e:	32ae      	adds	r2, #174	@ 0xae
 801c090:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c094:	2b00      	cmp	r3, #0
 801c096:	d101      	bne.n	801c09c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 801c098:	2303      	movs	r3, #3
 801c09a:	e01c      	b.n	801c0d6 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801c09c:	687b      	ldr	r3, [r7, #4]
 801c09e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801c0a2:	b2db      	uxtb	r3, r3
 801c0a4:	2b03      	cmp	r3, #3
 801c0a6:	d115      	bne.n	801c0d4 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 801c0a8:	687b      	ldr	r3, [r7, #4]
 801c0aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c0ae:	687b      	ldr	r3, [r7, #4]
 801c0b0:	32ae      	adds	r2, #174	@ 0xae
 801c0b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c0b6:	6a1b      	ldr	r3, [r3, #32]
 801c0b8:	2b00      	cmp	r3, #0
 801c0ba:	d00b      	beq.n	801c0d4 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 801c0bc:	687b      	ldr	r3, [r7, #4]
 801c0be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c0c2:	687b      	ldr	r3, [r7, #4]
 801c0c4:	32ae      	adds	r2, #174	@ 0xae
 801c0c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c0ca:	6a1b      	ldr	r3, [r3, #32]
 801c0cc:	78fa      	ldrb	r2, [r7, #3]
 801c0ce:	4611      	mov	r1, r2
 801c0d0:	6878      	ldr	r0, [r7, #4]
 801c0d2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801c0d4:	2300      	movs	r3, #0
}
 801c0d6:	4618      	mov	r0, r3
 801c0d8:	3708      	adds	r7, #8
 801c0da:	46bd      	mov	sp, r7
 801c0dc:	bd80      	pop	{r7, pc}

0801c0de <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 801c0de:	b580      	push	{r7, lr}
 801c0e0:	b082      	sub	sp, #8
 801c0e2:	af00      	add	r7, sp, #0
 801c0e4:	6078      	str	r0, [r7, #4]
 801c0e6:	460b      	mov	r3, r1
 801c0e8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 801c0ea:	687b      	ldr	r3, [r7, #4]
 801c0ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c0f0:	687b      	ldr	r3, [r7, #4]
 801c0f2:	32ae      	adds	r2, #174	@ 0xae
 801c0f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c0f8:	2b00      	cmp	r3, #0
 801c0fa:	d101      	bne.n	801c100 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 801c0fc:	2303      	movs	r3, #3
 801c0fe:	e01c      	b.n	801c13a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801c100:	687b      	ldr	r3, [r7, #4]
 801c102:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801c106:	b2db      	uxtb	r3, r3
 801c108:	2b03      	cmp	r3, #3
 801c10a:	d115      	bne.n	801c138 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 801c10c:	687b      	ldr	r3, [r7, #4]
 801c10e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c112:	687b      	ldr	r3, [r7, #4]
 801c114:	32ae      	adds	r2, #174	@ 0xae
 801c116:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c11a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801c11c:	2b00      	cmp	r3, #0
 801c11e:	d00b      	beq.n	801c138 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 801c120:	687b      	ldr	r3, [r7, #4]
 801c122:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c126:	687b      	ldr	r3, [r7, #4]
 801c128:	32ae      	adds	r2, #174	@ 0xae
 801c12a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c12e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801c130:	78fa      	ldrb	r2, [r7, #3]
 801c132:	4611      	mov	r1, r2
 801c134:	6878      	ldr	r0, [r7, #4]
 801c136:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801c138:	2300      	movs	r3, #0
}
 801c13a:	4618      	mov	r0, r3
 801c13c:	3708      	adds	r7, #8
 801c13e:	46bd      	mov	sp, r7
 801c140:	bd80      	pop	{r7, pc}

0801c142 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 801c142:	b480      	push	{r7}
 801c144:	b083      	sub	sp, #12
 801c146:	af00      	add	r7, sp, #0
 801c148:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801c14a:	2300      	movs	r3, #0
}
 801c14c:	4618      	mov	r0, r3
 801c14e:	370c      	adds	r7, #12
 801c150:	46bd      	mov	sp, r7
 801c152:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c156:	4770      	bx	lr

0801c158 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 801c158:	b580      	push	{r7, lr}
 801c15a:	b084      	sub	sp, #16
 801c15c:	af00      	add	r7, sp, #0
 801c15e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 801c160:	2300      	movs	r3, #0
 801c162:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801c164:	687b      	ldr	r3, [r7, #4]
 801c166:	2201      	movs	r2, #1
 801c168:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 801c16c:	687b      	ldr	r3, [r7, #4]
 801c16e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801c172:	2b00      	cmp	r3, #0
 801c174:	d00e      	beq.n	801c194 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 801c176:	687b      	ldr	r3, [r7, #4]
 801c178:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801c17c:	685b      	ldr	r3, [r3, #4]
 801c17e:	687a      	ldr	r2, [r7, #4]
 801c180:	6852      	ldr	r2, [r2, #4]
 801c182:	b2d2      	uxtb	r2, r2
 801c184:	4611      	mov	r1, r2
 801c186:	6878      	ldr	r0, [r7, #4]
 801c188:	4798      	blx	r3
 801c18a:	4603      	mov	r3, r0
 801c18c:	2b00      	cmp	r3, #0
 801c18e:	d001      	beq.n	801c194 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 801c190:	2303      	movs	r3, #3
 801c192:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 801c194:	7bfb      	ldrb	r3, [r7, #15]
}
 801c196:	4618      	mov	r0, r3
 801c198:	3710      	adds	r7, #16
 801c19a:	46bd      	mov	sp, r7
 801c19c:	bd80      	pop	{r7, pc}

0801c19e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 801c19e:	b480      	push	{r7}
 801c1a0:	b083      	sub	sp, #12
 801c1a2:	af00      	add	r7, sp, #0
 801c1a4:	6078      	str	r0, [r7, #4]
 801c1a6:	460b      	mov	r3, r1
 801c1a8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 801c1aa:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 801c1ac:	4618      	mov	r0, r3
 801c1ae:	370c      	adds	r7, #12
 801c1b0:	46bd      	mov	sp, r7
 801c1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c1b6:	4770      	bx	lr

0801c1b8 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 801c1b8:	b480      	push	{r7}
 801c1ba:	b083      	sub	sp, #12
 801c1bc:	af00      	add	r7, sp, #0
 801c1be:	6078      	str	r0, [r7, #4]
 801c1c0:	460b      	mov	r3, r1
 801c1c2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 801c1c4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 801c1c6:	4618      	mov	r0, r3
 801c1c8:	370c      	adds	r7, #12
 801c1ca:	46bd      	mov	sp, r7
 801c1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c1d0:	4770      	bx	lr

0801c1d2 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 801c1d2:	b580      	push	{r7, lr}
 801c1d4:	b086      	sub	sp, #24
 801c1d6:	af00      	add	r7, sp, #0
 801c1d8:	6078      	str	r0, [r7, #4]
 801c1da:	460b      	mov	r3, r1
 801c1dc:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 801c1de:	687b      	ldr	r3, [r7, #4]
 801c1e0:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 801c1e2:	687b      	ldr	r3, [r7, #4]
 801c1e4:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 801c1e6:	2300      	movs	r3, #0
 801c1e8:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 801c1ea:	68fb      	ldr	r3, [r7, #12]
 801c1ec:	885b      	ldrh	r3, [r3, #2]
 801c1ee:	b29b      	uxth	r3, r3
 801c1f0:	68fa      	ldr	r2, [r7, #12]
 801c1f2:	7812      	ldrb	r2, [r2, #0]
 801c1f4:	4293      	cmp	r3, r2
 801c1f6:	d91f      	bls.n	801c238 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 801c1f8:	68fb      	ldr	r3, [r7, #12]
 801c1fa:	781b      	ldrb	r3, [r3, #0]
 801c1fc:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 801c1fe:	e013      	b.n	801c228 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 801c200:	f107 030a 	add.w	r3, r7, #10
 801c204:	4619      	mov	r1, r3
 801c206:	6978      	ldr	r0, [r7, #20]
 801c208:	f000 f81b 	bl	801c242 <USBD_GetNextDesc>
 801c20c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 801c20e:	697b      	ldr	r3, [r7, #20]
 801c210:	785b      	ldrb	r3, [r3, #1]
 801c212:	2b05      	cmp	r3, #5
 801c214:	d108      	bne.n	801c228 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 801c216:	697b      	ldr	r3, [r7, #20]
 801c218:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 801c21a:	693b      	ldr	r3, [r7, #16]
 801c21c:	789b      	ldrb	r3, [r3, #2]
 801c21e:	78fa      	ldrb	r2, [r7, #3]
 801c220:	429a      	cmp	r2, r3
 801c222:	d008      	beq.n	801c236 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 801c224:	2300      	movs	r3, #0
 801c226:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 801c228:	68fb      	ldr	r3, [r7, #12]
 801c22a:	885b      	ldrh	r3, [r3, #2]
 801c22c:	b29a      	uxth	r2, r3
 801c22e:	897b      	ldrh	r3, [r7, #10]
 801c230:	429a      	cmp	r2, r3
 801c232:	d8e5      	bhi.n	801c200 <USBD_GetEpDesc+0x2e>
 801c234:	e000      	b.n	801c238 <USBD_GetEpDesc+0x66>
          break;
 801c236:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 801c238:	693b      	ldr	r3, [r7, #16]
}
 801c23a:	4618      	mov	r0, r3
 801c23c:	3718      	adds	r7, #24
 801c23e:	46bd      	mov	sp, r7
 801c240:	bd80      	pop	{r7, pc}

0801c242 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 801c242:	b480      	push	{r7}
 801c244:	b085      	sub	sp, #20
 801c246:	af00      	add	r7, sp, #0
 801c248:	6078      	str	r0, [r7, #4]
 801c24a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 801c24c:	687b      	ldr	r3, [r7, #4]
 801c24e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 801c250:	683b      	ldr	r3, [r7, #0]
 801c252:	881b      	ldrh	r3, [r3, #0]
 801c254:	68fa      	ldr	r2, [r7, #12]
 801c256:	7812      	ldrb	r2, [r2, #0]
 801c258:	4413      	add	r3, r2
 801c25a:	b29a      	uxth	r2, r3
 801c25c:	683b      	ldr	r3, [r7, #0]
 801c25e:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 801c260:	68fb      	ldr	r3, [r7, #12]
 801c262:	781b      	ldrb	r3, [r3, #0]
 801c264:	461a      	mov	r2, r3
 801c266:	687b      	ldr	r3, [r7, #4]
 801c268:	4413      	add	r3, r2
 801c26a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 801c26c:	68fb      	ldr	r3, [r7, #12]
}
 801c26e:	4618      	mov	r0, r3
 801c270:	3714      	adds	r7, #20
 801c272:	46bd      	mov	sp, r7
 801c274:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c278:	4770      	bx	lr

0801c27a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 801c27a:	b480      	push	{r7}
 801c27c:	b087      	sub	sp, #28
 801c27e:	af00      	add	r7, sp, #0
 801c280:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 801c282:	687b      	ldr	r3, [r7, #4]
 801c284:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 801c286:	697b      	ldr	r3, [r7, #20]
 801c288:	781b      	ldrb	r3, [r3, #0]
 801c28a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 801c28c:	697b      	ldr	r3, [r7, #20]
 801c28e:	3301      	adds	r3, #1
 801c290:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 801c292:	697b      	ldr	r3, [r7, #20]
 801c294:	781b      	ldrb	r3, [r3, #0]
 801c296:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 801c298:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 801c29c:	021b      	lsls	r3, r3, #8
 801c29e:	b21a      	sxth	r2, r3
 801c2a0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801c2a4:	4313      	orrs	r3, r2
 801c2a6:	b21b      	sxth	r3, r3
 801c2a8:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 801c2aa:	89fb      	ldrh	r3, [r7, #14]
}
 801c2ac:	4618      	mov	r0, r3
 801c2ae:	371c      	adds	r7, #28
 801c2b0:	46bd      	mov	sp, r7
 801c2b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c2b6:	4770      	bx	lr

0801c2b8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801c2b8:	b580      	push	{r7, lr}
 801c2ba:	b084      	sub	sp, #16
 801c2bc:	af00      	add	r7, sp, #0
 801c2be:	6078      	str	r0, [r7, #4]
 801c2c0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801c2c2:	2300      	movs	r3, #0
 801c2c4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801c2c6:	683b      	ldr	r3, [r7, #0]
 801c2c8:	781b      	ldrb	r3, [r3, #0]
 801c2ca:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801c2ce:	2b40      	cmp	r3, #64	@ 0x40
 801c2d0:	d005      	beq.n	801c2de <USBD_StdDevReq+0x26>
 801c2d2:	2b40      	cmp	r3, #64	@ 0x40
 801c2d4:	d857      	bhi.n	801c386 <USBD_StdDevReq+0xce>
 801c2d6:	2b00      	cmp	r3, #0
 801c2d8:	d00f      	beq.n	801c2fa <USBD_StdDevReq+0x42>
 801c2da:	2b20      	cmp	r3, #32
 801c2dc:	d153      	bne.n	801c386 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 801c2de:	687b      	ldr	r3, [r7, #4]
 801c2e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c2e4:	687b      	ldr	r3, [r7, #4]
 801c2e6:	32ae      	adds	r2, #174	@ 0xae
 801c2e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c2ec:	689b      	ldr	r3, [r3, #8]
 801c2ee:	6839      	ldr	r1, [r7, #0]
 801c2f0:	6878      	ldr	r0, [r7, #4]
 801c2f2:	4798      	blx	r3
 801c2f4:	4603      	mov	r3, r0
 801c2f6:	73fb      	strb	r3, [r7, #15]
      break;
 801c2f8:	e04a      	b.n	801c390 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801c2fa:	683b      	ldr	r3, [r7, #0]
 801c2fc:	785b      	ldrb	r3, [r3, #1]
 801c2fe:	2b09      	cmp	r3, #9
 801c300:	d83b      	bhi.n	801c37a <USBD_StdDevReq+0xc2>
 801c302:	a201      	add	r2, pc, #4	@ (adr r2, 801c308 <USBD_StdDevReq+0x50>)
 801c304:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c308:	0801c35d 	.word	0x0801c35d
 801c30c:	0801c371 	.word	0x0801c371
 801c310:	0801c37b 	.word	0x0801c37b
 801c314:	0801c367 	.word	0x0801c367
 801c318:	0801c37b 	.word	0x0801c37b
 801c31c:	0801c33b 	.word	0x0801c33b
 801c320:	0801c331 	.word	0x0801c331
 801c324:	0801c37b 	.word	0x0801c37b
 801c328:	0801c353 	.word	0x0801c353
 801c32c:	0801c345 	.word	0x0801c345
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 801c330:	6839      	ldr	r1, [r7, #0]
 801c332:	6878      	ldr	r0, [r7, #4]
 801c334:	f000 fa3c 	bl	801c7b0 <USBD_GetDescriptor>
          break;
 801c338:	e024      	b.n	801c384 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 801c33a:	6839      	ldr	r1, [r7, #0]
 801c33c:	6878      	ldr	r0, [r7, #4]
 801c33e:	f000 fbcb 	bl	801cad8 <USBD_SetAddress>
          break;
 801c342:	e01f      	b.n	801c384 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 801c344:	6839      	ldr	r1, [r7, #0]
 801c346:	6878      	ldr	r0, [r7, #4]
 801c348:	f000 fc0a 	bl	801cb60 <USBD_SetConfig>
 801c34c:	4603      	mov	r3, r0
 801c34e:	73fb      	strb	r3, [r7, #15]
          break;
 801c350:	e018      	b.n	801c384 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 801c352:	6839      	ldr	r1, [r7, #0]
 801c354:	6878      	ldr	r0, [r7, #4]
 801c356:	f000 fcad 	bl	801ccb4 <USBD_GetConfig>
          break;
 801c35a:	e013      	b.n	801c384 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 801c35c:	6839      	ldr	r1, [r7, #0]
 801c35e:	6878      	ldr	r0, [r7, #4]
 801c360:	f000 fcde 	bl	801cd20 <USBD_GetStatus>
          break;
 801c364:	e00e      	b.n	801c384 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 801c366:	6839      	ldr	r1, [r7, #0]
 801c368:	6878      	ldr	r0, [r7, #4]
 801c36a:	f000 fd0d 	bl	801cd88 <USBD_SetFeature>
          break;
 801c36e:	e009      	b.n	801c384 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 801c370:	6839      	ldr	r1, [r7, #0]
 801c372:	6878      	ldr	r0, [r7, #4]
 801c374:	f000 fd31 	bl	801cdda <USBD_ClrFeature>
          break;
 801c378:	e004      	b.n	801c384 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 801c37a:	6839      	ldr	r1, [r7, #0]
 801c37c:	6878      	ldr	r0, [r7, #4]
 801c37e:	f000 fd88 	bl	801ce92 <USBD_CtlError>
          break;
 801c382:	bf00      	nop
      }
      break;
 801c384:	e004      	b.n	801c390 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 801c386:	6839      	ldr	r1, [r7, #0]
 801c388:	6878      	ldr	r0, [r7, #4]
 801c38a:	f000 fd82 	bl	801ce92 <USBD_CtlError>
      break;
 801c38e:	bf00      	nop
  }

  return ret;
 801c390:	7bfb      	ldrb	r3, [r7, #15]
}
 801c392:	4618      	mov	r0, r3
 801c394:	3710      	adds	r7, #16
 801c396:	46bd      	mov	sp, r7
 801c398:	bd80      	pop	{r7, pc}
 801c39a:	bf00      	nop

0801c39c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801c39c:	b580      	push	{r7, lr}
 801c39e:	b084      	sub	sp, #16
 801c3a0:	af00      	add	r7, sp, #0
 801c3a2:	6078      	str	r0, [r7, #4]
 801c3a4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801c3a6:	2300      	movs	r3, #0
 801c3a8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801c3aa:	683b      	ldr	r3, [r7, #0]
 801c3ac:	781b      	ldrb	r3, [r3, #0]
 801c3ae:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801c3b2:	2b40      	cmp	r3, #64	@ 0x40
 801c3b4:	d005      	beq.n	801c3c2 <USBD_StdItfReq+0x26>
 801c3b6:	2b40      	cmp	r3, #64	@ 0x40
 801c3b8:	d852      	bhi.n	801c460 <USBD_StdItfReq+0xc4>
 801c3ba:	2b00      	cmp	r3, #0
 801c3bc:	d001      	beq.n	801c3c2 <USBD_StdItfReq+0x26>
 801c3be:	2b20      	cmp	r3, #32
 801c3c0:	d14e      	bne.n	801c460 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 801c3c2:	687b      	ldr	r3, [r7, #4]
 801c3c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801c3c8:	b2db      	uxtb	r3, r3
 801c3ca:	3b01      	subs	r3, #1
 801c3cc:	2b02      	cmp	r3, #2
 801c3ce:	d840      	bhi.n	801c452 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 801c3d0:	683b      	ldr	r3, [r7, #0]
 801c3d2:	889b      	ldrh	r3, [r3, #4]
 801c3d4:	b2db      	uxtb	r3, r3
 801c3d6:	2b01      	cmp	r3, #1
 801c3d8:	d836      	bhi.n	801c448 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 801c3da:	683b      	ldr	r3, [r7, #0]
 801c3dc:	889b      	ldrh	r3, [r3, #4]
 801c3de:	b2db      	uxtb	r3, r3
 801c3e0:	4619      	mov	r1, r3
 801c3e2:	6878      	ldr	r0, [r7, #4]
 801c3e4:	f7ff fedb 	bl	801c19e <USBD_CoreFindIF>
 801c3e8:	4603      	mov	r3, r0
 801c3ea:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801c3ec:	7bbb      	ldrb	r3, [r7, #14]
 801c3ee:	2bff      	cmp	r3, #255	@ 0xff
 801c3f0:	d01d      	beq.n	801c42e <USBD_StdItfReq+0x92>
 801c3f2:	7bbb      	ldrb	r3, [r7, #14]
 801c3f4:	2b00      	cmp	r3, #0
 801c3f6:	d11a      	bne.n	801c42e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 801c3f8:	7bba      	ldrb	r2, [r7, #14]
 801c3fa:	687b      	ldr	r3, [r7, #4]
 801c3fc:	32ae      	adds	r2, #174	@ 0xae
 801c3fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c402:	689b      	ldr	r3, [r3, #8]
 801c404:	2b00      	cmp	r3, #0
 801c406:	d00f      	beq.n	801c428 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 801c408:	7bba      	ldrb	r2, [r7, #14]
 801c40a:	687b      	ldr	r3, [r7, #4]
 801c40c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 801c410:	7bba      	ldrb	r2, [r7, #14]
 801c412:	687b      	ldr	r3, [r7, #4]
 801c414:	32ae      	adds	r2, #174	@ 0xae
 801c416:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c41a:	689b      	ldr	r3, [r3, #8]
 801c41c:	6839      	ldr	r1, [r7, #0]
 801c41e:	6878      	ldr	r0, [r7, #4]
 801c420:	4798      	blx	r3
 801c422:	4603      	mov	r3, r0
 801c424:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 801c426:	e004      	b.n	801c432 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 801c428:	2303      	movs	r3, #3
 801c42a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 801c42c:	e001      	b.n	801c432 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 801c42e:	2303      	movs	r3, #3
 801c430:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 801c432:	683b      	ldr	r3, [r7, #0]
 801c434:	88db      	ldrh	r3, [r3, #6]
 801c436:	2b00      	cmp	r3, #0
 801c438:	d110      	bne.n	801c45c <USBD_StdItfReq+0xc0>
 801c43a:	7bfb      	ldrb	r3, [r7, #15]
 801c43c:	2b00      	cmp	r3, #0
 801c43e:	d10d      	bne.n	801c45c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 801c440:	6878      	ldr	r0, [r7, #4]
 801c442:	f000 fdfd 	bl	801d040 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 801c446:	e009      	b.n	801c45c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 801c448:	6839      	ldr	r1, [r7, #0]
 801c44a:	6878      	ldr	r0, [r7, #4]
 801c44c:	f000 fd21 	bl	801ce92 <USBD_CtlError>
          break;
 801c450:	e004      	b.n	801c45c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 801c452:	6839      	ldr	r1, [r7, #0]
 801c454:	6878      	ldr	r0, [r7, #4]
 801c456:	f000 fd1c 	bl	801ce92 <USBD_CtlError>
          break;
 801c45a:	e000      	b.n	801c45e <USBD_StdItfReq+0xc2>
          break;
 801c45c:	bf00      	nop
      }
      break;
 801c45e:	e004      	b.n	801c46a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 801c460:	6839      	ldr	r1, [r7, #0]
 801c462:	6878      	ldr	r0, [r7, #4]
 801c464:	f000 fd15 	bl	801ce92 <USBD_CtlError>
      break;
 801c468:	bf00      	nop
  }

  return ret;
 801c46a:	7bfb      	ldrb	r3, [r7, #15]
}
 801c46c:	4618      	mov	r0, r3
 801c46e:	3710      	adds	r7, #16
 801c470:	46bd      	mov	sp, r7
 801c472:	bd80      	pop	{r7, pc}

0801c474 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801c474:	b580      	push	{r7, lr}
 801c476:	b084      	sub	sp, #16
 801c478:	af00      	add	r7, sp, #0
 801c47a:	6078      	str	r0, [r7, #4]
 801c47c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 801c47e:	2300      	movs	r3, #0
 801c480:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 801c482:	683b      	ldr	r3, [r7, #0]
 801c484:	889b      	ldrh	r3, [r3, #4]
 801c486:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801c488:	683b      	ldr	r3, [r7, #0]
 801c48a:	781b      	ldrb	r3, [r3, #0]
 801c48c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801c490:	2b40      	cmp	r3, #64	@ 0x40
 801c492:	d007      	beq.n	801c4a4 <USBD_StdEPReq+0x30>
 801c494:	2b40      	cmp	r3, #64	@ 0x40
 801c496:	f200 817f 	bhi.w	801c798 <USBD_StdEPReq+0x324>
 801c49a:	2b00      	cmp	r3, #0
 801c49c:	d02a      	beq.n	801c4f4 <USBD_StdEPReq+0x80>
 801c49e:	2b20      	cmp	r3, #32
 801c4a0:	f040 817a 	bne.w	801c798 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 801c4a4:	7bbb      	ldrb	r3, [r7, #14]
 801c4a6:	4619      	mov	r1, r3
 801c4a8:	6878      	ldr	r0, [r7, #4]
 801c4aa:	f7ff fe85 	bl	801c1b8 <USBD_CoreFindEP>
 801c4ae:	4603      	mov	r3, r0
 801c4b0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801c4b2:	7b7b      	ldrb	r3, [r7, #13]
 801c4b4:	2bff      	cmp	r3, #255	@ 0xff
 801c4b6:	f000 8174 	beq.w	801c7a2 <USBD_StdEPReq+0x32e>
 801c4ba:	7b7b      	ldrb	r3, [r7, #13]
 801c4bc:	2b00      	cmp	r3, #0
 801c4be:	f040 8170 	bne.w	801c7a2 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 801c4c2:	7b7a      	ldrb	r2, [r7, #13]
 801c4c4:	687b      	ldr	r3, [r7, #4]
 801c4c6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 801c4ca:	7b7a      	ldrb	r2, [r7, #13]
 801c4cc:	687b      	ldr	r3, [r7, #4]
 801c4ce:	32ae      	adds	r2, #174	@ 0xae
 801c4d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c4d4:	689b      	ldr	r3, [r3, #8]
 801c4d6:	2b00      	cmp	r3, #0
 801c4d8:	f000 8163 	beq.w	801c7a2 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 801c4dc:	7b7a      	ldrb	r2, [r7, #13]
 801c4de:	687b      	ldr	r3, [r7, #4]
 801c4e0:	32ae      	adds	r2, #174	@ 0xae
 801c4e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c4e6:	689b      	ldr	r3, [r3, #8]
 801c4e8:	6839      	ldr	r1, [r7, #0]
 801c4ea:	6878      	ldr	r0, [r7, #4]
 801c4ec:	4798      	blx	r3
 801c4ee:	4603      	mov	r3, r0
 801c4f0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 801c4f2:	e156      	b.n	801c7a2 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801c4f4:	683b      	ldr	r3, [r7, #0]
 801c4f6:	785b      	ldrb	r3, [r3, #1]
 801c4f8:	2b03      	cmp	r3, #3
 801c4fa:	d008      	beq.n	801c50e <USBD_StdEPReq+0x9a>
 801c4fc:	2b03      	cmp	r3, #3
 801c4fe:	f300 8145 	bgt.w	801c78c <USBD_StdEPReq+0x318>
 801c502:	2b00      	cmp	r3, #0
 801c504:	f000 809b 	beq.w	801c63e <USBD_StdEPReq+0x1ca>
 801c508:	2b01      	cmp	r3, #1
 801c50a:	d03c      	beq.n	801c586 <USBD_StdEPReq+0x112>
 801c50c:	e13e      	b.n	801c78c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 801c50e:	687b      	ldr	r3, [r7, #4]
 801c510:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801c514:	b2db      	uxtb	r3, r3
 801c516:	2b02      	cmp	r3, #2
 801c518:	d002      	beq.n	801c520 <USBD_StdEPReq+0xac>
 801c51a:	2b03      	cmp	r3, #3
 801c51c:	d016      	beq.n	801c54c <USBD_StdEPReq+0xd8>
 801c51e:	e02c      	b.n	801c57a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801c520:	7bbb      	ldrb	r3, [r7, #14]
 801c522:	2b00      	cmp	r3, #0
 801c524:	d00d      	beq.n	801c542 <USBD_StdEPReq+0xce>
 801c526:	7bbb      	ldrb	r3, [r7, #14]
 801c528:	2b80      	cmp	r3, #128	@ 0x80
 801c52a:	d00a      	beq.n	801c542 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 801c52c:	7bbb      	ldrb	r3, [r7, #14]
 801c52e:	4619      	mov	r1, r3
 801c530:	6878      	ldr	r0, [r7, #4]
 801c532:	f001 f9ff 	bl	801d934 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801c536:	2180      	movs	r1, #128	@ 0x80
 801c538:	6878      	ldr	r0, [r7, #4]
 801c53a:	f001 f9fb 	bl	801d934 <USBD_LL_StallEP>
 801c53e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801c540:	e020      	b.n	801c584 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 801c542:	6839      	ldr	r1, [r7, #0]
 801c544:	6878      	ldr	r0, [r7, #4]
 801c546:	f000 fca4 	bl	801ce92 <USBD_CtlError>
              break;
 801c54a:	e01b      	b.n	801c584 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 801c54c:	683b      	ldr	r3, [r7, #0]
 801c54e:	885b      	ldrh	r3, [r3, #2]
 801c550:	2b00      	cmp	r3, #0
 801c552:	d10e      	bne.n	801c572 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 801c554:	7bbb      	ldrb	r3, [r7, #14]
 801c556:	2b00      	cmp	r3, #0
 801c558:	d00b      	beq.n	801c572 <USBD_StdEPReq+0xfe>
 801c55a:	7bbb      	ldrb	r3, [r7, #14]
 801c55c:	2b80      	cmp	r3, #128	@ 0x80
 801c55e:	d008      	beq.n	801c572 <USBD_StdEPReq+0xfe>
 801c560:	683b      	ldr	r3, [r7, #0]
 801c562:	88db      	ldrh	r3, [r3, #6]
 801c564:	2b00      	cmp	r3, #0
 801c566:	d104      	bne.n	801c572 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 801c568:	7bbb      	ldrb	r3, [r7, #14]
 801c56a:	4619      	mov	r1, r3
 801c56c:	6878      	ldr	r0, [r7, #4]
 801c56e:	f001 f9e1 	bl	801d934 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 801c572:	6878      	ldr	r0, [r7, #4]
 801c574:	f000 fd64 	bl	801d040 <USBD_CtlSendStatus>

              break;
 801c578:	e004      	b.n	801c584 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 801c57a:	6839      	ldr	r1, [r7, #0]
 801c57c:	6878      	ldr	r0, [r7, #4]
 801c57e:	f000 fc88 	bl	801ce92 <USBD_CtlError>
              break;
 801c582:	bf00      	nop
          }
          break;
 801c584:	e107      	b.n	801c796 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 801c586:	687b      	ldr	r3, [r7, #4]
 801c588:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801c58c:	b2db      	uxtb	r3, r3
 801c58e:	2b02      	cmp	r3, #2
 801c590:	d002      	beq.n	801c598 <USBD_StdEPReq+0x124>
 801c592:	2b03      	cmp	r3, #3
 801c594:	d016      	beq.n	801c5c4 <USBD_StdEPReq+0x150>
 801c596:	e04b      	b.n	801c630 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801c598:	7bbb      	ldrb	r3, [r7, #14]
 801c59a:	2b00      	cmp	r3, #0
 801c59c:	d00d      	beq.n	801c5ba <USBD_StdEPReq+0x146>
 801c59e:	7bbb      	ldrb	r3, [r7, #14]
 801c5a0:	2b80      	cmp	r3, #128	@ 0x80
 801c5a2:	d00a      	beq.n	801c5ba <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 801c5a4:	7bbb      	ldrb	r3, [r7, #14]
 801c5a6:	4619      	mov	r1, r3
 801c5a8:	6878      	ldr	r0, [r7, #4]
 801c5aa:	f001 f9c3 	bl	801d934 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801c5ae:	2180      	movs	r1, #128	@ 0x80
 801c5b0:	6878      	ldr	r0, [r7, #4]
 801c5b2:	f001 f9bf 	bl	801d934 <USBD_LL_StallEP>
 801c5b6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801c5b8:	e040      	b.n	801c63c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 801c5ba:	6839      	ldr	r1, [r7, #0]
 801c5bc:	6878      	ldr	r0, [r7, #4]
 801c5be:	f000 fc68 	bl	801ce92 <USBD_CtlError>
              break;
 801c5c2:	e03b      	b.n	801c63c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 801c5c4:	683b      	ldr	r3, [r7, #0]
 801c5c6:	885b      	ldrh	r3, [r3, #2]
 801c5c8:	2b00      	cmp	r3, #0
 801c5ca:	d136      	bne.n	801c63a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 801c5cc:	7bbb      	ldrb	r3, [r7, #14]
 801c5ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801c5d2:	2b00      	cmp	r3, #0
 801c5d4:	d004      	beq.n	801c5e0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 801c5d6:	7bbb      	ldrb	r3, [r7, #14]
 801c5d8:	4619      	mov	r1, r3
 801c5da:	6878      	ldr	r0, [r7, #4]
 801c5dc:	f001 f9c9 	bl	801d972 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 801c5e0:	6878      	ldr	r0, [r7, #4]
 801c5e2:	f000 fd2d 	bl	801d040 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 801c5e6:	7bbb      	ldrb	r3, [r7, #14]
 801c5e8:	4619      	mov	r1, r3
 801c5ea:	6878      	ldr	r0, [r7, #4]
 801c5ec:	f7ff fde4 	bl	801c1b8 <USBD_CoreFindEP>
 801c5f0:	4603      	mov	r3, r0
 801c5f2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801c5f4:	7b7b      	ldrb	r3, [r7, #13]
 801c5f6:	2bff      	cmp	r3, #255	@ 0xff
 801c5f8:	d01f      	beq.n	801c63a <USBD_StdEPReq+0x1c6>
 801c5fa:	7b7b      	ldrb	r3, [r7, #13]
 801c5fc:	2b00      	cmp	r3, #0
 801c5fe:	d11c      	bne.n	801c63a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 801c600:	7b7a      	ldrb	r2, [r7, #13]
 801c602:	687b      	ldr	r3, [r7, #4]
 801c604:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 801c608:	7b7a      	ldrb	r2, [r7, #13]
 801c60a:	687b      	ldr	r3, [r7, #4]
 801c60c:	32ae      	adds	r2, #174	@ 0xae
 801c60e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c612:	689b      	ldr	r3, [r3, #8]
 801c614:	2b00      	cmp	r3, #0
 801c616:	d010      	beq.n	801c63a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 801c618:	7b7a      	ldrb	r2, [r7, #13]
 801c61a:	687b      	ldr	r3, [r7, #4]
 801c61c:	32ae      	adds	r2, #174	@ 0xae
 801c61e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c622:	689b      	ldr	r3, [r3, #8]
 801c624:	6839      	ldr	r1, [r7, #0]
 801c626:	6878      	ldr	r0, [r7, #4]
 801c628:	4798      	blx	r3
 801c62a:	4603      	mov	r3, r0
 801c62c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 801c62e:	e004      	b.n	801c63a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 801c630:	6839      	ldr	r1, [r7, #0]
 801c632:	6878      	ldr	r0, [r7, #4]
 801c634:	f000 fc2d 	bl	801ce92 <USBD_CtlError>
              break;
 801c638:	e000      	b.n	801c63c <USBD_StdEPReq+0x1c8>
              break;
 801c63a:	bf00      	nop
          }
          break;
 801c63c:	e0ab      	b.n	801c796 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 801c63e:	687b      	ldr	r3, [r7, #4]
 801c640:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801c644:	b2db      	uxtb	r3, r3
 801c646:	2b02      	cmp	r3, #2
 801c648:	d002      	beq.n	801c650 <USBD_StdEPReq+0x1dc>
 801c64a:	2b03      	cmp	r3, #3
 801c64c:	d032      	beq.n	801c6b4 <USBD_StdEPReq+0x240>
 801c64e:	e097      	b.n	801c780 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801c650:	7bbb      	ldrb	r3, [r7, #14]
 801c652:	2b00      	cmp	r3, #0
 801c654:	d007      	beq.n	801c666 <USBD_StdEPReq+0x1f2>
 801c656:	7bbb      	ldrb	r3, [r7, #14]
 801c658:	2b80      	cmp	r3, #128	@ 0x80
 801c65a:	d004      	beq.n	801c666 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 801c65c:	6839      	ldr	r1, [r7, #0]
 801c65e:	6878      	ldr	r0, [r7, #4]
 801c660:	f000 fc17 	bl	801ce92 <USBD_CtlError>
                break;
 801c664:	e091      	b.n	801c78a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801c666:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801c66a:	2b00      	cmp	r3, #0
 801c66c:	da0b      	bge.n	801c686 <USBD_StdEPReq+0x212>
 801c66e:	7bbb      	ldrb	r3, [r7, #14]
 801c670:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801c674:	4613      	mov	r3, r2
 801c676:	009b      	lsls	r3, r3, #2
 801c678:	4413      	add	r3, r2
 801c67a:	009b      	lsls	r3, r3, #2
 801c67c:	3310      	adds	r3, #16
 801c67e:	687a      	ldr	r2, [r7, #4]
 801c680:	4413      	add	r3, r2
 801c682:	3304      	adds	r3, #4
 801c684:	e00b      	b.n	801c69e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801c686:	7bbb      	ldrb	r3, [r7, #14]
 801c688:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801c68c:	4613      	mov	r3, r2
 801c68e:	009b      	lsls	r3, r3, #2
 801c690:	4413      	add	r3, r2
 801c692:	009b      	lsls	r3, r3, #2
 801c694:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801c698:	687a      	ldr	r2, [r7, #4]
 801c69a:	4413      	add	r3, r2
 801c69c:	3304      	adds	r3, #4
 801c69e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 801c6a0:	68bb      	ldr	r3, [r7, #8]
 801c6a2:	2200      	movs	r2, #0
 801c6a4:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801c6a6:	68bb      	ldr	r3, [r7, #8]
 801c6a8:	2202      	movs	r2, #2
 801c6aa:	4619      	mov	r1, r3
 801c6ac:	6878      	ldr	r0, [r7, #4]
 801c6ae:	f000 fc6d 	bl	801cf8c <USBD_CtlSendData>
              break;
 801c6b2:	e06a      	b.n	801c78a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 801c6b4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801c6b8:	2b00      	cmp	r3, #0
 801c6ba:	da11      	bge.n	801c6e0 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 801c6bc:	7bbb      	ldrb	r3, [r7, #14]
 801c6be:	f003 020f 	and.w	r2, r3, #15
 801c6c2:	6879      	ldr	r1, [r7, #4]
 801c6c4:	4613      	mov	r3, r2
 801c6c6:	009b      	lsls	r3, r3, #2
 801c6c8:	4413      	add	r3, r2
 801c6ca:	009b      	lsls	r3, r3, #2
 801c6cc:	440b      	add	r3, r1
 801c6ce:	3324      	adds	r3, #36	@ 0x24
 801c6d0:	881b      	ldrh	r3, [r3, #0]
 801c6d2:	2b00      	cmp	r3, #0
 801c6d4:	d117      	bne.n	801c706 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 801c6d6:	6839      	ldr	r1, [r7, #0]
 801c6d8:	6878      	ldr	r0, [r7, #4]
 801c6da:	f000 fbda 	bl	801ce92 <USBD_CtlError>
                  break;
 801c6de:	e054      	b.n	801c78a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 801c6e0:	7bbb      	ldrb	r3, [r7, #14]
 801c6e2:	f003 020f 	and.w	r2, r3, #15
 801c6e6:	6879      	ldr	r1, [r7, #4]
 801c6e8:	4613      	mov	r3, r2
 801c6ea:	009b      	lsls	r3, r3, #2
 801c6ec:	4413      	add	r3, r2
 801c6ee:	009b      	lsls	r3, r3, #2
 801c6f0:	440b      	add	r3, r1
 801c6f2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801c6f6:	881b      	ldrh	r3, [r3, #0]
 801c6f8:	2b00      	cmp	r3, #0
 801c6fa:	d104      	bne.n	801c706 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 801c6fc:	6839      	ldr	r1, [r7, #0]
 801c6fe:	6878      	ldr	r0, [r7, #4]
 801c700:	f000 fbc7 	bl	801ce92 <USBD_CtlError>
                  break;
 801c704:	e041      	b.n	801c78a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801c706:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801c70a:	2b00      	cmp	r3, #0
 801c70c:	da0b      	bge.n	801c726 <USBD_StdEPReq+0x2b2>
 801c70e:	7bbb      	ldrb	r3, [r7, #14]
 801c710:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801c714:	4613      	mov	r3, r2
 801c716:	009b      	lsls	r3, r3, #2
 801c718:	4413      	add	r3, r2
 801c71a:	009b      	lsls	r3, r3, #2
 801c71c:	3310      	adds	r3, #16
 801c71e:	687a      	ldr	r2, [r7, #4]
 801c720:	4413      	add	r3, r2
 801c722:	3304      	adds	r3, #4
 801c724:	e00b      	b.n	801c73e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801c726:	7bbb      	ldrb	r3, [r7, #14]
 801c728:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801c72c:	4613      	mov	r3, r2
 801c72e:	009b      	lsls	r3, r3, #2
 801c730:	4413      	add	r3, r2
 801c732:	009b      	lsls	r3, r3, #2
 801c734:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801c738:	687a      	ldr	r2, [r7, #4]
 801c73a:	4413      	add	r3, r2
 801c73c:	3304      	adds	r3, #4
 801c73e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 801c740:	7bbb      	ldrb	r3, [r7, #14]
 801c742:	2b00      	cmp	r3, #0
 801c744:	d002      	beq.n	801c74c <USBD_StdEPReq+0x2d8>
 801c746:	7bbb      	ldrb	r3, [r7, #14]
 801c748:	2b80      	cmp	r3, #128	@ 0x80
 801c74a:	d103      	bne.n	801c754 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 801c74c:	68bb      	ldr	r3, [r7, #8]
 801c74e:	2200      	movs	r2, #0
 801c750:	601a      	str	r2, [r3, #0]
 801c752:	e00e      	b.n	801c772 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 801c754:	7bbb      	ldrb	r3, [r7, #14]
 801c756:	4619      	mov	r1, r3
 801c758:	6878      	ldr	r0, [r7, #4]
 801c75a:	f001 f929 	bl	801d9b0 <USBD_LL_IsStallEP>
 801c75e:	4603      	mov	r3, r0
 801c760:	2b00      	cmp	r3, #0
 801c762:	d003      	beq.n	801c76c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 801c764:	68bb      	ldr	r3, [r7, #8]
 801c766:	2201      	movs	r2, #1
 801c768:	601a      	str	r2, [r3, #0]
 801c76a:	e002      	b.n	801c772 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 801c76c:	68bb      	ldr	r3, [r7, #8]
 801c76e:	2200      	movs	r2, #0
 801c770:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801c772:	68bb      	ldr	r3, [r7, #8]
 801c774:	2202      	movs	r2, #2
 801c776:	4619      	mov	r1, r3
 801c778:	6878      	ldr	r0, [r7, #4]
 801c77a:	f000 fc07 	bl	801cf8c <USBD_CtlSendData>
              break;
 801c77e:	e004      	b.n	801c78a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 801c780:	6839      	ldr	r1, [r7, #0]
 801c782:	6878      	ldr	r0, [r7, #4]
 801c784:	f000 fb85 	bl	801ce92 <USBD_CtlError>
              break;
 801c788:	bf00      	nop
          }
          break;
 801c78a:	e004      	b.n	801c796 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 801c78c:	6839      	ldr	r1, [r7, #0]
 801c78e:	6878      	ldr	r0, [r7, #4]
 801c790:	f000 fb7f 	bl	801ce92 <USBD_CtlError>
          break;
 801c794:	bf00      	nop
      }
      break;
 801c796:	e005      	b.n	801c7a4 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 801c798:	6839      	ldr	r1, [r7, #0]
 801c79a:	6878      	ldr	r0, [r7, #4]
 801c79c:	f000 fb79 	bl	801ce92 <USBD_CtlError>
      break;
 801c7a0:	e000      	b.n	801c7a4 <USBD_StdEPReq+0x330>
      break;
 801c7a2:	bf00      	nop
  }

  return ret;
 801c7a4:	7bfb      	ldrb	r3, [r7, #15]
}
 801c7a6:	4618      	mov	r0, r3
 801c7a8:	3710      	adds	r7, #16
 801c7aa:	46bd      	mov	sp, r7
 801c7ac:	bd80      	pop	{r7, pc}
	...

0801c7b0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801c7b0:	b580      	push	{r7, lr}
 801c7b2:	b084      	sub	sp, #16
 801c7b4:	af00      	add	r7, sp, #0
 801c7b6:	6078      	str	r0, [r7, #4]
 801c7b8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801c7ba:	2300      	movs	r3, #0
 801c7bc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 801c7be:	2300      	movs	r3, #0
 801c7c0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 801c7c2:	2300      	movs	r3, #0
 801c7c4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 801c7c6:	683b      	ldr	r3, [r7, #0]
 801c7c8:	885b      	ldrh	r3, [r3, #2]
 801c7ca:	0a1b      	lsrs	r3, r3, #8
 801c7cc:	b29b      	uxth	r3, r3
 801c7ce:	3b01      	subs	r3, #1
 801c7d0:	2b0e      	cmp	r3, #14
 801c7d2:	f200 8152 	bhi.w	801ca7a <USBD_GetDescriptor+0x2ca>
 801c7d6:	a201      	add	r2, pc, #4	@ (adr r2, 801c7dc <USBD_GetDescriptor+0x2c>)
 801c7d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c7dc:	0801c84d 	.word	0x0801c84d
 801c7e0:	0801c865 	.word	0x0801c865
 801c7e4:	0801c8a5 	.word	0x0801c8a5
 801c7e8:	0801ca7b 	.word	0x0801ca7b
 801c7ec:	0801ca7b 	.word	0x0801ca7b
 801c7f0:	0801ca1b 	.word	0x0801ca1b
 801c7f4:	0801ca47 	.word	0x0801ca47
 801c7f8:	0801ca7b 	.word	0x0801ca7b
 801c7fc:	0801ca7b 	.word	0x0801ca7b
 801c800:	0801ca7b 	.word	0x0801ca7b
 801c804:	0801ca7b 	.word	0x0801ca7b
 801c808:	0801ca7b 	.word	0x0801ca7b
 801c80c:	0801ca7b 	.word	0x0801ca7b
 801c810:	0801ca7b 	.word	0x0801ca7b
 801c814:	0801c819 	.word	0x0801c819
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 801c818:	687b      	ldr	r3, [r7, #4]
 801c81a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801c81e:	69db      	ldr	r3, [r3, #28]
 801c820:	2b00      	cmp	r3, #0
 801c822:	d00b      	beq.n	801c83c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 801c824:	687b      	ldr	r3, [r7, #4]
 801c826:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801c82a:	69db      	ldr	r3, [r3, #28]
 801c82c:	687a      	ldr	r2, [r7, #4]
 801c82e:	7c12      	ldrb	r2, [r2, #16]
 801c830:	f107 0108 	add.w	r1, r7, #8
 801c834:	4610      	mov	r0, r2
 801c836:	4798      	blx	r3
 801c838:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801c83a:	e126      	b.n	801ca8a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801c83c:	6839      	ldr	r1, [r7, #0]
 801c83e:	6878      	ldr	r0, [r7, #4]
 801c840:	f000 fb27 	bl	801ce92 <USBD_CtlError>
        err++;
 801c844:	7afb      	ldrb	r3, [r7, #11]
 801c846:	3301      	adds	r3, #1
 801c848:	72fb      	strb	r3, [r7, #11]
      break;
 801c84a:	e11e      	b.n	801ca8a <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 801c84c:	687b      	ldr	r3, [r7, #4]
 801c84e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801c852:	681b      	ldr	r3, [r3, #0]
 801c854:	687a      	ldr	r2, [r7, #4]
 801c856:	7c12      	ldrb	r2, [r2, #16]
 801c858:	f107 0108 	add.w	r1, r7, #8
 801c85c:	4610      	mov	r0, r2
 801c85e:	4798      	blx	r3
 801c860:	60f8      	str	r0, [r7, #12]
      break;
 801c862:	e112      	b.n	801ca8a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801c864:	687b      	ldr	r3, [r7, #4]
 801c866:	7c1b      	ldrb	r3, [r3, #16]
 801c868:	2b00      	cmp	r3, #0
 801c86a:	d10d      	bne.n	801c888 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 801c86c:	687b      	ldr	r3, [r7, #4]
 801c86e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801c872:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801c874:	f107 0208 	add.w	r2, r7, #8
 801c878:	4610      	mov	r0, r2
 801c87a:	4798      	blx	r3
 801c87c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801c87e:	68fb      	ldr	r3, [r7, #12]
 801c880:	3301      	adds	r3, #1
 801c882:	2202      	movs	r2, #2
 801c884:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 801c886:	e100      	b.n	801ca8a <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 801c888:	687b      	ldr	r3, [r7, #4]
 801c88a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801c88e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c890:	f107 0208 	add.w	r2, r7, #8
 801c894:	4610      	mov	r0, r2
 801c896:	4798      	blx	r3
 801c898:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801c89a:	68fb      	ldr	r3, [r7, #12]
 801c89c:	3301      	adds	r3, #1
 801c89e:	2202      	movs	r2, #2
 801c8a0:	701a      	strb	r2, [r3, #0]
      break;
 801c8a2:	e0f2      	b.n	801ca8a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 801c8a4:	683b      	ldr	r3, [r7, #0]
 801c8a6:	885b      	ldrh	r3, [r3, #2]
 801c8a8:	b2db      	uxtb	r3, r3
 801c8aa:	2b05      	cmp	r3, #5
 801c8ac:	f200 80ac 	bhi.w	801ca08 <USBD_GetDescriptor+0x258>
 801c8b0:	a201      	add	r2, pc, #4	@ (adr r2, 801c8b8 <USBD_GetDescriptor+0x108>)
 801c8b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c8b6:	bf00      	nop
 801c8b8:	0801c8d1 	.word	0x0801c8d1
 801c8bc:	0801c905 	.word	0x0801c905
 801c8c0:	0801c939 	.word	0x0801c939
 801c8c4:	0801c96d 	.word	0x0801c96d
 801c8c8:	0801c9a1 	.word	0x0801c9a1
 801c8cc:	0801c9d5 	.word	0x0801c9d5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 801c8d0:	687b      	ldr	r3, [r7, #4]
 801c8d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801c8d6:	685b      	ldr	r3, [r3, #4]
 801c8d8:	2b00      	cmp	r3, #0
 801c8da:	d00b      	beq.n	801c8f4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 801c8dc:	687b      	ldr	r3, [r7, #4]
 801c8de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801c8e2:	685b      	ldr	r3, [r3, #4]
 801c8e4:	687a      	ldr	r2, [r7, #4]
 801c8e6:	7c12      	ldrb	r2, [r2, #16]
 801c8e8:	f107 0108 	add.w	r1, r7, #8
 801c8ec:	4610      	mov	r0, r2
 801c8ee:	4798      	blx	r3
 801c8f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801c8f2:	e091      	b.n	801ca18 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801c8f4:	6839      	ldr	r1, [r7, #0]
 801c8f6:	6878      	ldr	r0, [r7, #4]
 801c8f8:	f000 facb 	bl	801ce92 <USBD_CtlError>
            err++;
 801c8fc:	7afb      	ldrb	r3, [r7, #11]
 801c8fe:	3301      	adds	r3, #1
 801c900:	72fb      	strb	r3, [r7, #11]
          break;
 801c902:	e089      	b.n	801ca18 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 801c904:	687b      	ldr	r3, [r7, #4]
 801c906:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801c90a:	689b      	ldr	r3, [r3, #8]
 801c90c:	2b00      	cmp	r3, #0
 801c90e:	d00b      	beq.n	801c928 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 801c910:	687b      	ldr	r3, [r7, #4]
 801c912:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801c916:	689b      	ldr	r3, [r3, #8]
 801c918:	687a      	ldr	r2, [r7, #4]
 801c91a:	7c12      	ldrb	r2, [r2, #16]
 801c91c:	f107 0108 	add.w	r1, r7, #8
 801c920:	4610      	mov	r0, r2
 801c922:	4798      	blx	r3
 801c924:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801c926:	e077      	b.n	801ca18 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801c928:	6839      	ldr	r1, [r7, #0]
 801c92a:	6878      	ldr	r0, [r7, #4]
 801c92c:	f000 fab1 	bl	801ce92 <USBD_CtlError>
            err++;
 801c930:	7afb      	ldrb	r3, [r7, #11]
 801c932:	3301      	adds	r3, #1
 801c934:	72fb      	strb	r3, [r7, #11]
          break;
 801c936:	e06f      	b.n	801ca18 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 801c938:	687b      	ldr	r3, [r7, #4]
 801c93a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801c93e:	68db      	ldr	r3, [r3, #12]
 801c940:	2b00      	cmp	r3, #0
 801c942:	d00b      	beq.n	801c95c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 801c944:	687b      	ldr	r3, [r7, #4]
 801c946:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801c94a:	68db      	ldr	r3, [r3, #12]
 801c94c:	687a      	ldr	r2, [r7, #4]
 801c94e:	7c12      	ldrb	r2, [r2, #16]
 801c950:	f107 0108 	add.w	r1, r7, #8
 801c954:	4610      	mov	r0, r2
 801c956:	4798      	blx	r3
 801c958:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801c95a:	e05d      	b.n	801ca18 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801c95c:	6839      	ldr	r1, [r7, #0]
 801c95e:	6878      	ldr	r0, [r7, #4]
 801c960:	f000 fa97 	bl	801ce92 <USBD_CtlError>
            err++;
 801c964:	7afb      	ldrb	r3, [r7, #11]
 801c966:	3301      	adds	r3, #1
 801c968:	72fb      	strb	r3, [r7, #11]
          break;
 801c96a:	e055      	b.n	801ca18 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 801c96c:	687b      	ldr	r3, [r7, #4]
 801c96e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801c972:	691b      	ldr	r3, [r3, #16]
 801c974:	2b00      	cmp	r3, #0
 801c976:	d00b      	beq.n	801c990 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 801c978:	687b      	ldr	r3, [r7, #4]
 801c97a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801c97e:	691b      	ldr	r3, [r3, #16]
 801c980:	687a      	ldr	r2, [r7, #4]
 801c982:	7c12      	ldrb	r2, [r2, #16]
 801c984:	f107 0108 	add.w	r1, r7, #8
 801c988:	4610      	mov	r0, r2
 801c98a:	4798      	blx	r3
 801c98c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801c98e:	e043      	b.n	801ca18 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801c990:	6839      	ldr	r1, [r7, #0]
 801c992:	6878      	ldr	r0, [r7, #4]
 801c994:	f000 fa7d 	bl	801ce92 <USBD_CtlError>
            err++;
 801c998:	7afb      	ldrb	r3, [r7, #11]
 801c99a:	3301      	adds	r3, #1
 801c99c:	72fb      	strb	r3, [r7, #11]
          break;
 801c99e:	e03b      	b.n	801ca18 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 801c9a0:	687b      	ldr	r3, [r7, #4]
 801c9a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801c9a6:	695b      	ldr	r3, [r3, #20]
 801c9a8:	2b00      	cmp	r3, #0
 801c9aa:	d00b      	beq.n	801c9c4 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 801c9ac:	687b      	ldr	r3, [r7, #4]
 801c9ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801c9b2:	695b      	ldr	r3, [r3, #20]
 801c9b4:	687a      	ldr	r2, [r7, #4]
 801c9b6:	7c12      	ldrb	r2, [r2, #16]
 801c9b8:	f107 0108 	add.w	r1, r7, #8
 801c9bc:	4610      	mov	r0, r2
 801c9be:	4798      	blx	r3
 801c9c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801c9c2:	e029      	b.n	801ca18 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801c9c4:	6839      	ldr	r1, [r7, #0]
 801c9c6:	6878      	ldr	r0, [r7, #4]
 801c9c8:	f000 fa63 	bl	801ce92 <USBD_CtlError>
            err++;
 801c9cc:	7afb      	ldrb	r3, [r7, #11]
 801c9ce:	3301      	adds	r3, #1
 801c9d0:	72fb      	strb	r3, [r7, #11]
          break;
 801c9d2:	e021      	b.n	801ca18 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 801c9d4:	687b      	ldr	r3, [r7, #4]
 801c9d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801c9da:	699b      	ldr	r3, [r3, #24]
 801c9dc:	2b00      	cmp	r3, #0
 801c9de:	d00b      	beq.n	801c9f8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 801c9e0:	687b      	ldr	r3, [r7, #4]
 801c9e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801c9e6:	699b      	ldr	r3, [r3, #24]
 801c9e8:	687a      	ldr	r2, [r7, #4]
 801c9ea:	7c12      	ldrb	r2, [r2, #16]
 801c9ec:	f107 0108 	add.w	r1, r7, #8
 801c9f0:	4610      	mov	r0, r2
 801c9f2:	4798      	blx	r3
 801c9f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801c9f6:	e00f      	b.n	801ca18 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801c9f8:	6839      	ldr	r1, [r7, #0]
 801c9fa:	6878      	ldr	r0, [r7, #4]
 801c9fc:	f000 fa49 	bl	801ce92 <USBD_CtlError>
            err++;
 801ca00:	7afb      	ldrb	r3, [r7, #11]
 801ca02:	3301      	adds	r3, #1
 801ca04:	72fb      	strb	r3, [r7, #11]
          break;
 801ca06:	e007      	b.n	801ca18 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 801ca08:	6839      	ldr	r1, [r7, #0]
 801ca0a:	6878      	ldr	r0, [r7, #4]
 801ca0c:	f000 fa41 	bl	801ce92 <USBD_CtlError>
          err++;
 801ca10:	7afb      	ldrb	r3, [r7, #11]
 801ca12:	3301      	adds	r3, #1
 801ca14:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 801ca16:	bf00      	nop
      }
      break;
 801ca18:	e037      	b.n	801ca8a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801ca1a:	687b      	ldr	r3, [r7, #4]
 801ca1c:	7c1b      	ldrb	r3, [r3, #16]
 801ca1e:	2b00      	cmp	r3, #0
 801ca20:	d109      	bne.n	801ca36 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 801ca22:	687b      	ldr	r3, [r7, #4]
 801ca24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801ca28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801ca2a:	f107 0208 	add.w	r2, r7, #8
 801ca2e:	4610      	mov	r0, r2
 801ca30:	4798      	blx	r3
 801ca32:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801ca34:	e029      	b.n	801ca8a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801ca36:	6839      	ldr	r1, [r7, #0]
 801ca38:	6878      	ldr	r0, [r7, #4]
 801ca3a:	f000 fa2a 	bl	801ce92 <USBD_CtlError>
        err++;
 801ca3e:	7afb      	ldrb	r3, [r7, #11]
 801ca40:	3301      	adds	r3, #1
 801ca42:	72fb      	strb	r3, [r7, #11]
      break;
 801ca44:	e021      	b.n	801ca8a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801ca46:	687b      	ldr	r3, [r7, #4]
 801ca48:	7c1b      	ldrb	r3, [r3, #16]
 801ca4a:	2b00      	cmp	r3, #0
 801ca4c:	d10d      	bne.n	801ca6a <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 801ca4e:	687b      	ldr	r3, [r7, #4]
 801ca50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801ca54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801ca56:	f107 0208 	add.w	r2, r7, #8
 801ca5a:	4610      	mov	r0, r2
 801ca5c:	4798      	blx	r3
 801ca5e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 801ca60:	68fb      	ldr	r3, [r7, #12]
 801ca62:	3301      	adds	r3, #1
 801ca64:	2207      	movs	r2, #7
 801ca66:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801ca68:	e00f      	b.n	801ca8a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801ca6a:	6839      	ldr	r1, [r7, #0]
 801ca6c:	6878      	ldr	r0, [r7, #4]
 801ca6e:	f000 fa10 	bl	801ce92 <USBD_CtlError>
        err++;
 801ca72:	7afb      	ldrb	r3, [r7, #11]
 801ca74:	3301      	adds	r3, #1
 801ca76:	72fb      	strb	r3, [r7, #11]
      break;
 801ca78:	e007      	b.n	801ca8a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 801ca7a:	6839      	ldr	r1, [r7, #0]
 801ca7c:	6878      	ldr	r0, [r7, #4]
 801ca7e:	f000 fa08 	bl	801ce92 <USBD_CtlError>
      err++;
 801ca82:	7afb      	ldrb	r3, [r7, #11]
 801ca84:	3301      	adds	r3, #1
 801ca86:	72fb      	strb	r3, [r7, #11]
      break;
 801ca88:	bf00      	nop
  }

  if (err != 0U)
 801ca8a:	7afb      	ldrb	r3, [r7, #11]
 801ca8c:	2b00      	cmp	r3, #0
 801ca8e:	d11e      	bne.n	801cace <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 801ca90:	683b      	ldr	r3, [r7, #0]
 801ca92:	88db      	ldrh	r3, [r3, #6]
 801ca94:	2b00      	cmp	r3, #0
 801ca96:	d016      	beq.n	801cac6 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 801ca98:	893b      	ldrh	r3, [r7, #8]
 801ca9a:	2b00      	cmp	r3, #0
 801ca9c:	d00e      	beq.n	801cabc <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 801ca9e:	683b      	ldr	r3, [r7, #0]
 801caa0:	88da      	ldrh	r2, [r3, #6]
 801caa2:	893b      	ldrh	r3, [r7, #8]
 801caa4:	4293      	cmp	r3, r2
 801caa6:	bf28      	it	cs
 801caa8:	4613      	movcs	r3, r2
 801caaa:	b29b      	uxth	r3, r3
 801caac:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801caae:	893b      	ldrh	r3, [r7, #8]
 801cab0:	461a      	mov	r2, r3
 801cab2:	68f9      	ldr	r1, [r7, #12]
 801cab4:	6878      	ldr	r0, [r7, #4]
 801cab6:	f000 fa69 	bl	801cf8c <USBD_CtlSendData>
 801caba:	e009      	b.n	801cad0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 801cabc:	6839      	ldr	r1, [r7, #0]
 801cabe:	6878      	ldr	r0, [r7, #4]
 801cac0:	f000 f9e7 	bl	801ce92 <USBD_CtlError>
 801cac4:	e004      	b.n	801cad0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 801cac6:	6878      	ldr	r0, [r7, #4]
 801cac8:	f000 faba 	bl	801d040 <USBD_CtlSendStatus>
 801cacc:	e000      	b.n	801cad0 <USBD_GetDescriptor+0x320>
    return;
 801cace:	bf00      	nop
  }
}
 801cad0:	3710      	adds	r7, #16
 801cad2:	46bd      	mov	sp, r7
 801cad4:	bd80      	pop	{r7, pc}
 801cad6:	bf00      	nop

0801cad8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801cad8:	b580      	push	{r7, lr}
 801cada:	b084      	sub	sp, #16
 801cadc:	af00      	add	r7, sp, #0
 801cade:	6078      	str	r0, [r7, #4]
 801cae0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801cae2:	683b      	ldr	r3, [r7, #0]
 801cae4:	889b      	ldrh	r3, [r3, #4]
 801cae6:	2b00      	cmp	r3, #0
 801cae8:	d131      	bne.n	801cb4e <USBD_SetAddress+0x76>
 801caea:	683b      	ldr	r3, [r7, #0]
 801caec:	88db      	ldrh	r3, [r3, #6]
 801caee:	2b00      	cmp	r3, #0
 801caf0:	d12d      	bne.n	801cb4e <USBD_SetAddress+0x76>
 801caf2:	683b      	ldr	r3, [r7, #0]
 801caf4:	885b      	ldrh	r3, [r3, #2]
 801caf6:	2b7f      	cmp	r3, #127	@ 0x7f
 801caf8:	d829      	bhi.n	801cb4e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801cafa:	683b      	ldr	r3, [r7, #0]
 801cafc:	885b      	ldrh	r3, [r3, #2]
 801cafe:	b2db      	uxtb	r3, r3
 801cb00:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801cb04:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801cb06:	687b      	ldr	r3, [r7, #4]
 801cb08:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801cb0c:	b2db      	uxtb	r3, r3
 801cb0e:	2b03      	cmp	r3, #3
 801cb10:	d104      	bne.n	801cb1c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 801cb12:	6839      	ldr	r1, [r7, #0]
 801cb14:	6878      	ldr	r0, [r7, #4]
 801cb16:	f000 f9bc 	bl	801ce92 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801cb1a:	e01d      	b.n	801cb58 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 801cb1c:	687b      	ldr	r3, [r7, #4]
 801cb1e:	7bfa      	ldrb	r2, [r7, #15]
 801cb20:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 801cb24:	7bfb      	ldrb	r3, [r7, #15]
 801cb26:	4619      	mov	r1, r3
 801cb28:	6878      	ldr	r0, [r7, #4]
 801cb2a:	f000 ff6d 	bl	801da08 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801cb2e:	6878      	ldr	r0, [r7, #4]
 801cb30:	f000 fa86 	bl	801d040 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 801cb34:	7bfb      	ldrb	r3, [r7, #15]
 801cb36:	2b00      	cmp	r3, #0
 801cb38:	d004      	beq.n	801cb44 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801cb3a:	687b      	ldr	r3, [r7, #4]
 801cb3c:	2202      	movs	r2, #2
 801cb3e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801cb42:	e009      	b.n	801cb58 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 801cb44:	687b      	ldr	r3, [r7, #4]
 801cb46:	2201      	movs	r2, #1
 801cb48:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801cb4c:	e004      	b.n	801cb58 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801cb4e:	6839      	ldr	r1, [r7, #0]
 801cb50:	6878      	ldr	r0, [r7, #4]
 801cb52:	f000 f99e 	bl	801ce92 <USBD_CtlError>
  }
}
 801cb56:	bf00      	nop
 801cb58:	bf00      	nop
 801cb5a:	3710      	adds	r7, #16
 801cb5c:	46bd      	mov	sp, r7
 801cb5e:	bd80      	pop	{r7, pc}

0801cb60 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801cb60:	b580      	push	{r7, lr}
 801cb62:	b084      	sub	sp, #16
 801cb64:	af00      	add	r7, sp, #0
 801cb66:	6078      	str	r0, [r7, #4]
 801cb68:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801cb6a:	2300      	movs	r3, #0
 801cb6c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801cb6e:	683b      	ldr	r3, [r7, #0]
 801cb70:	885b      	ldrh	r3, [r3, #2]
 801cb72:	b2da      	uxtb	r2, r3
 801cb74:	4b4e      	ldr	r3, [pc, #312]	@ (801ccb0 <USBD_SetConfig+0x150>)
 801cb76:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 801cb78:	4b4d      	ldr	r3, [pc, #308]	@ (801ccb0 <USBD_SetConfig+0x150>)
 801cb7a:	781b      	ldrb	r3, [r3, #0]
 801cb7c:	2b01      	cmp	r3, #1
 801cb7e:	d905      	bls.n	801cb8c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 801cb80:	6839      	ldr	r1, [r7, #0]
 801cb82:	6878      	ldr	r0, [r7, #4]
 801cb84:	f000 f985 	bl	801ce92 <USBD_CtlError>
    return USBD_FAIL;
 801cb88:	2303      	movs	r3, #3
 801cb8a:	e08c      	b.n	801cca6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 801cb8c:	687b      	ldr	r3, [r7, #4]
 801cb8e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801cb92:	b2db      	uxtb	r3, r3
 801cb94:	2b02      	cmp	r3, #2
 801cb96:	d002      	beq.n	801cb9e <USBD_SetConfig+0x3e>
 801cb98:	2b03      	cmp	r3, #3
 801cb9a:	d029      	beq.n	801cbf0 <USBD_SetConfig+0x90>
 801cb9c:	e075      	b.n	801cc8a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 801cb9e:	4b44      	ldr	r3, [pc, #272]	@ (801ccb0 <USBD_SetConfig+0x150>)
 801cba0:	781b      	ldrb	r3, [r3, #0]
 801cba2:	2b00      	cmp	r3, #0
 801cba4:	d020      	beq.n	801cbe8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 801cba6:	4b42      	ldr	r3, [pc, #264]	@ (801ccb0 <USBD_SetConfig+0x150>)
 801cba8:	781b      	ldrb	r3, [r3, #0]
 801cbaa:	461a      	mov	r2, r3
 801cbac:	687b      	ldr	r3, [r7, #4]
 801cbae:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 801cbb0:	4b3f      	ldr	r3, [pc, #252]	@ (801ccb0 <USBD_SetConfig+0x150>)
 801cbb2:	781b      	ldrb	r3, [r3, #0]
 801cbb4:	4619      	mov	r1, r3
 801cbb6:	6878      	ldr	r0, [r7, #4]
 801cbb8:	f7fe ffb9 	bl	801bb2e <USBD_SetClassConfig>
 801cbbc:	4603      	mov	r3, r0
 801cbbe:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 801cbc0:	7bfb      	ldrb	r3, [r7, #15]
 801cbc2:	2b00      	cmp	r3, #0
 801cbc4:	d008      	beq.n	801cbd8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 801cbc6:	6839      	ldr	r1, [r7, #0]
 801cbc8:	6878      	ldr	r0, [r7, #4]
 801cbca:	f000 f962 	bl	801ce92 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801cbce:	687b      	ldr	r3, [r7, #4]
 801cbd0:	2202      	movs	r2, #2
 801cbd2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801cbd6:	e065      	b.n	801cca4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801cbd8:	6878      	ldr	r0, [r7, #4]
 801cbda:	f000 fa31 	bl	801d040 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 801cbde:	687b      	ldr	r3, [r7, #4]
 801cbe0:	2203      	movs	r2, #3
 801cbe2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 801cbe6:	e05d      	b.n	801cca4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 801cbe8:	6878      	ldr	r0, [r7, #4]
 801cbea:	f000 fa29 	bl	801d040 <USBD_CtlSendStatus>
      break;
 801cbee:	e059      	b.n	801cca4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 801cbf0:	4b2f      	ldr	r3, [pc, #188]	@ (801ccb0 <USBD_SetConfig+0x150>)
 801cbf2:	781b      	ldrb	r3, [r3, #0]
 801cbf4:	2b00      	cmp	r3, #0
 801cbf6:	d112      	bne.n	801cc1e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801cbf8:	687b      	ldr	r3, [r7, #4]
 801cbfa:	2202      	movs	r2, #2
 801cbfc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 801cc00:	4b2b      	ldr	r3, [pc, #172]	@ (801ccb0 <USBD_SetConfig+0x150>)
 801cc02:	781b      	ldrb	r3, [r3, #0]
 801cc04:	461a      	mov	r2, r3
 801cc06:	687b      	ldr	r3, [r7, #4]
 801cc08:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 801cc0a:	4b29      	ldr	r3, [pc, #164]	@ (801ccb0 <USBD_SetConfig+0x150>)
 801cc0c:	781b      	ldrb	r3, [r3, #0]
 801cc0e:	4619      	mov	r1, r3
 801cc10:	6878      	ldr	r0, [r7, #4]
 801cc12:	f7fe ffa8 	bl	801bb66 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 801cc16:	6878      	ldr	r0, [r7, #4]
 801cc18:	f000 fa12 	bl	801d040 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801cc1c:	e042      	b.n	801cca4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 801cc1e:	4b24      	ldr	r3, [pc, #144]	@ (801ccb0 <USBD_SetConfig+0x150>)
 801cc20:	781b      	ldrb	r3, [r3, #0]
 801cc22:	461a      	mov	r2, r3
 801cc24:	687b      	ldr	r3, [r7, #4]
 801cc26:	685b      	ldr	r3, [r3, #4]
 801cc28:	429a      	cmp	r2, r3
 801cc2a:	d02a      	beq.n	801cc82 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801cc2c:	687b      	ldr	r3, [r7, #4]
 801cc2e:	685b      	ldr	r3, [r3, #4]
 801cc30:	b2db      	uxtb	r3, r3
 801cc32:	4619      	mov	r1, r3
 801cc34:	6878      	ldr	r0, [r7, #4]
 801cc36:	f7fe ff96 	bl	801bb66 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801cc3a:	4b1d      	ldr	r3, [pc, #116]	@ (801ccb0 <USBD_SetConfig+0x150>)
 801cc3c:	781b      	ldrb	r3, [r3, #0]
 801cc3e:	461a      	mov	r2, r3
 801cc40:	687b      	ldr	r3, [r7, #4]
 801cc42:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 801cc44:	4b1a      	ldr	r3, [pc, #104]	@ (801ccb0 <USBD_SetConfig+0x150>)
 801cc46:	781b      	ldrb	r3, [r3, #0]
 801cc48:	4619      	mov	r1, r3
 801cc4a:	6878      	ldr	r0, [r7, #4]
 801cc4c:	f7fe ff6f 	bl	801bb2e <USBD_SetClassConfig>
 801cc50:	4603      	mov	r3, r0
 801cc52:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 801cc54:	7bfb      	ldrb	r3, [r7, #15]
 801cc56:	2b00      	cmp	r3, #0
 801cc58:	d00f      	beq.n	801cc7a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 801cc5a:	6839      	ldr	r1, [r7, #0]
 801cc5c:	6878      	ldr	r0, [r7, #4]
 801cc5e:	f000 f918 	bl	801ce92 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801cc62:	687b      	ldr	r3, [r7, #4]
 801cc64:	685b      	ldr	r3, [r3, #4]
 801cc66:	b2db      	uxtb	r3, r3
 801cc68:	4619      	mov	r1, r3
 801cc6a:	6878      	ldr	r0, [r7, #4]
 801cc6c:	f7fe ff7b 	bl	801bb66 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801cc70:	687b      	ldr	r3, [r7, #4]
 801cc72:	2202      	movs	r2, #2
 801cc74:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 801cc78:	e014      	b.n	801cca4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801cc7a:	6878      	ldr	r0, [r7, #4]
 801cc7c:	f000 f9e0 	bl	801d040 <USBD_CtlSendStatus>
      break;
 801cc80:	e010      	b.n	801cca4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 801cc82:	6878      	ldr	r0, [r7, #4]
 801cc84:	f000 f9dc 	bl	801d040 <USBD_CtlSendStatus>
      break;
 801cc88:	e00c      	b.n	801cca4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 801cc8a:	6839      	ldr	r1, [r7, #0]
 801cc8c:	6878      	ldr	r0, [r7, #4]
 801cc8e:	f000 f900 	bl	801ce92 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 801cc92:	4b07      	ldr	r3, [pc, #28]	@ (801ccb0 <USBD_SetConfig+0x150>)
 801cc94:	781b      	ldrb	r3, [r3, #0]
 801cc96:	4619      	mov	r1, r3
 801cc98:	6878      	ldr	r0, [r7, #4]
 801cc9a:	f7fe ff64 	bl	801bb66 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 801cc9e:	2303      	movs	r3, #3
 801cca0:	73fb      	strb	r3, [r7, #15]
      break;
 801cca2:	bf00      	nop
  }

  return ret;
 801cca4:	7bfb      	ldrb	r3, [r7, #15]
}
 801cca6:	4618      	mov	r0, r3
 801cca8:	3710      	adds	r7, #16
 801ccaa:	46bd      	mov	sp, r7
 801ccac:	bd80      	pop	{r7, pc}
 801ccae:	bf00      	nop
 801ccb0:	24043f08 	.word	0x24043f08

0801ccb4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801ccb4:	b580      	push	{r7, lr}
 801ccb6:	b082      	sub	sp, #8
 801ccb8:	af00      	add	r7, sp, #0
 801ccba:	6078      	str	r0, [r7, #4]
 801ccbc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 801ccbe:	683b      	ldr	r3, [r7, #0]
 801ccc0:	88db      	ldrh	r3, [r3, #6]
 801ccc2:	2b01      	cmp	r3, #1
 801ccc4:	d004      	beq.n	801ccd0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 801ccc6:	6839      	ldr	r1, [r7, #0]
 801ccc8:	6878      	ldr	r0, [r7, #4]
 801ccca:	f000 f8e2 	bl	801ce92 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 801ccce:	e023      	b.n	801cd18 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 801ccd0:	687b      	ldr	r3, [r7, #4]
 801ccd2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801ccd6:	b2db      	uxtb	r3, r3
 801ccd8:	2b02      	cmp	r3, #2
 801ccda:	dc02      	bgt.n	801cce2 <USBD_GetConfig+0x2e>
 801ccdc:	2b00      	cmp	r3, #0
 801ccde:	dc03      	bgt.n	801cce8 <USBD_GetConfig+0x34>
 801cce0:	e015      	b.n	801cd0e <USBD_GetConfig+0x5a>
 801cce2:	2b03      	cmp	r3, #3
 801cce4:	d00b      	beq.n	801ccfe <USBD_GetConfig+0x4a>
 801cce6:	e012      	b.n	801cd0e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 801cce8:	687b      	ldr	r3, [r7, #4]
 801ccea:	2200      	movs	r2, #0
 801ccec:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 801ccee:	687b      	ldr	r3, [r7, #4]
 801ccf0:	3308      	adds	r3, #8
 801ccf2:	2201      	movs	r2, #1
 801ccf4:	4619      	mov	r1, r3
 801ccf6:	6878      	ldr	r0, [r7, #4]
 801ccf8:	f000 f948 	bl	801cf8c <USBD_CtlSendData>
        break;
 801ccfc:	e00c      	b.n	801cd18 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801ccfe:	687b      	ldr	r3, [r7, #4]
 801cd00:	3304      	adds	r3, #4
 801cd02:	2201      	movs	r2, #1
 801cd04:	4619      	mov	r1, r3
 801cd06:	6878      	ldr	r0, [r7, #4]
 801cd08:	f000 f940 	bl	801cf8c <USBD_CtlSendData>
        break;
 801cd0c:	e004      	b.n	801cd18 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 801cd0e:	6839      	ldr	r1, [r7, #0]
 801cd10:	6878      	ldr	r0, [r7, #4]
 801cd12:	f000 f8be 	bl	801ce92 <USBD_CtlError>
        break;
 801cd16:	bf00      	nop
}
 801cd18:	bf00      	nop
 801cd1a:	3708      	adds	r7, #8
 801cd1c:	46bd      	mov	sp, r7
 801cd1e:	bd80      	pop	{r7, pc}

0801cd20 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801cd20:	b580      	push	{r7, lr}
 801cd22:	b082      	sub	sp, #8
 801cd24:	af00      	add	r7, sp, #0
 801cd26:	6078      	str	r0, [r7, #4]
 801cd28:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801cd2a:	687b      	ldr	r3, [r7, #4]
 801cd2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801cd30:	b2db      	uxtb	r3, r3
 801cd32:	3b01      	subs	r3, #1
 801cd34:	2b02      	cmp	r3, #2
 801cd36:	d81e      	bhi.n	801cd76 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 801cd38:	683b      	ldr	r3, [r7, #0]
 801cd3a:	88db      	ldrh	r3, [r3, #6]
 801cd3c:	2b02      	cmp	r3, #2
 801cd3e:	d004      	beq.n	801cd4a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 801cd40:	6839      	ldr	r1, [r7, #0]
 801cd42:	6878      	ldr	r0, [r7, #4]
 801cd44:	f000 f8a5 	bl	801ce92 <USBD_CtlError>
        break;
 801cd48:	e01a      	b.n	801cd80 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801cd4a:	687b      	ldr	r3, [r7, #4]
 801cd4c:	2201      	movs	r2, #1
 801cd4e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 801cd50:	687b      	ldr	r3, [r7, #4]
 801cd52:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 801cd56:	2b00      	cmp	r3, #0
 801cd58:	d005      	beq.n	801cd66 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801cd5a:	687b      	ldr	r3, [r7, #4]
 801cd5c:	68db      	ldr	r3, [r3, #12]
 801cd5e:	f043 0202 	orr.w	r2, r3, #2
 801cd62:	687b      	ldr	r3, [r7, #4]
 801cd64:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 801cd66:	687b      	ldr	r3, [r7, #4]
 801cd68:	330c      	adds	r3, #12
 801cd6a:	2202      	movs	r2, #2
 801cd6c:	4619      	mov	r1, r3
 801cd6e:	6878      	ldr	r0, [r7, #4]
 801cd70:	f000 f90c 	bl	801cf8c <USBD_CtlSendData>
      break;
 801cd74:	e004      	b.n	801cd80 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 801cd76:	6839      	ldr	r1, [r7, #0]
 801cd78:	6878      	ldr	r0, [r7, #4]
 801cd7a:	f000 f88a 	bl	801ce92 <USBD_CtlError>
      break;
 801cd7e:	bf00      	nop
  }
}
 801cd80:	bf00      	nop
 801cd82:	3708      	adds	r7, #8
 801cd84:	46bd      	mov	sp, r7
 801cd86:	bd80      	pop	{r7, pc}

0801cd88 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801cd88:	b580      	push	{r7, lr}
 801cd8a:	b082      	sub	sp, #8
 801cd8c:	af00      	add	r7, sp, #0
 801cd8e:	6078      	str	r0, [r7, #4]
 801cd90:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801cd92:	683b      	ldr	r3, [r7, #0]
 801cd94:	885b      	ldrh	r3, [r3, #2]
 801cd96:	2b01      	cmp	r3, #1
 801cd98:	d107      	bne.n	801cdaa <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 801cd9a:	687b      	ldr	r3, [r7, #4]
 801cd9c:	2201      	movs	r2, #1
 801cd9e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 801cda2:	6878      	ldr	r0, [r7, #4]
 801cda4:	f000 f94c 	bl	801d040 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 801cda8:	e013      	b.n	801cdd2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 801cdaa:	683b      	ldr	r3, [r7, #0]
 801cdac:	885b      	ldrh	r3, [r3, #2]
 801cdae:	2b02      	cmp	r3, #2
 801cdb0:	d10b      	bne.n	801cdca <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 801cdb2:	683b      	ldr	r3, [r7, #0]
 801cdb4:	889b      	ldrh	r3, [r3, #4]
 801cdb6:	0a1b      	lsrs	r3, r3, #8
 801cdb8:	b29b      	uxth	r3, r3
 801cdba:	b2da      	uxtb	r2, r3
 801cdbc:	687b      	ldr	r3, [r7, #4]
 801cdbe:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 801cdc2:	6878      	ldr	r0, [r7, #4]
 801cdc4:	f000 f93c 	bl	801d040 <USBD_CtlSendStatus>
}
 801cdc8:	e003      	b.n	801cdd2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 801cdca:	6839      	ldr	r1, [r7, #0]
 801cdcc:	6878      	ldr	r0, [r7, #4]
 801cdce:	f000 f860 	bl	801ce92 <USBD_CtlError>
}
 801cdd2:	bf00      	nop
 801cdd4:	3708      	adds	r7, #8
 801cdd6:	46bd      	mov	sp, r7
 801cdd8:	bd80      	pop	{r7, pc}

0801cdda <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801cdda:	b580      	push	{r7, lr}
 801cddc:	b082      	sub	sp, #8
 801cdde:	af00      	add	r7, sp, #0
 801cde0:	6078      	str	r0, [r7, #4]
 801cde2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801cde4:	687b      	ldr	r3, [r7, #4]
 801cde6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801cdea:	b2db      	uxtb	r3, r3
 801cdec:	3b01      	subs	r3, #1
 801cdee:	2b02      	cmp	r3, #2
 801cdf0:	d80b      	bhi.n	801ce0a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801cdf2:	683b      	ldr	r3, [r7, #0]
 801cdf4:	885b      	ldrh	r3, [r3, #2]
 801cdf6:	2b01      	cmp	r3, #1
 801cdf8:	d10c      	bne.n	801ce14 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 801cdfa:	687b      	ldr	r3, [r7, #4]
 801cdfc:	2200      	movs	r2, #0
 801cdfe:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 801ce02:	6878      	ldr	r0, [r7, #4]
 801ce04:	f000 f91c 	bl	801d040 <USBD_CtlSendStatus>
      }
      break;
 801ce08:	e004      	b.n	801ce14 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 801ce0a:	6839      	ldr	r1, [r7, #0]
 801ce0c:	6878      	ldr	r0, [r7, #4]
 801ce0e:	f000 f840 	bl	801ce92 <USBD_CtlError>
      break;
 801ce12:	e000      	b.n	801ce16 <USBD_ClrFeature+0x3c>
      break;
 801ce14:	bf00      	nop
  }
}
 801ce16:	bf00      	nop
 801ce18:	3708      	adds	r7, #8
 801ce1a:	46bd      	mov	sp, r7
 801ce1c:	bd80      	pop	{r7, pc}

0801ce1e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 801ce1e:	b580      	push	{r7, lr}
 801ce20:	b084      	sub	sp, #16
 801ce22:	af00      	add	r7, sp, #0
 801ce24:	6078      	str	r0, [r7, #4]
 801ce26:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 801ce28:	683b      	ldr	r3, [r7, #0]
 801ce2a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 801ce2c:	68fb      	ldr	r3, [r7, #12]
 801ce2e:	781a      	ldrb	r2, [r3, #0]
 801ce30:	687b      	ldr	r3, [r7, #4]
 801ce32:	701a      	strb	r2, [r3, #0]

  pbuff++;
 801ce34:	68fb      	ldr	r3, [r7, #12]
 801ce36:	3301      	adds	r3, #1
 801ce38:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 801ce3a:	68fb      	ldr	r3, [r7, #12]
 801ce3c:	781a      	ldrb	r2, [r3, #0]
 801ce3e:	687b      	ldr	r3, [r7, #4]
 801ce40:	705a      	strb	r2, [r3, #1]

  pbuff++;
 801ce42:	68fb      	ldr	r3, [r7, #12]
 801ce44:	3301      	adds	r3, #1
 801ce46:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 801ce48:	68f8      	ldr	r0, [r7, #12]
 801ce4a:	f7ff fa16 	bl	801c27a <SWAPBYTE>
 801ce4e:	4603      	mov	r3, r0
 801ce50:	461a      	mov	r2, r3
 801ce52:	687b      	ldr	r3, [r7, #4]
 801ce54:	805a      	strh	r2, [r3, #2]

  pbuff++;
 801ce56:	68fb      	ldr	r3, [r7, #12]
 801ce58:	3301      	adds	r3, #1
 801ce5a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801ce5c:	68fb      	ldr	r3, [r7, #12]
 801ce5e:	3301      	adds	r3, #1
 801ce60:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 801ce62:	68f8      	ldr	r0, [r7, #12]
 801ce64:	f7ff fa09 	bl	801c27a <SWAPBYTE>
 801ce68:	4603      	mov	r3, r0
 801ce6a:	461a      	mov	r2, r3
 801ce6c:	687b      	ldr	r3, [r7, #4]
 801ce6e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 801ce70:	68fb      	ldr	r3, [r7, #12]
 801ce72:	3301      	adds	r3, #1
 801ce74:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801ce76:	68fb      	ldr	r3, [r7, #12]
 801ce78:	3301      	adds	r3, #1
 801ce7a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 801ce7c:	68f8      	ldr	r0, [r7, #12]
 801ce7e:	f7ff f9fc 	bl	801c27a <SWAPBYTE>
 801ce82:	4603      	mov	r3, r0
 801ce84:	461a      	mov	r2, r3
 801ce86:	687b      	ldr	r3, [r7, #4]
 801ce88:	80da      	strh	r2, [r3, #6]
}
 801ce8a:	bf00      	nop
 801ce8c:	3710      	adds	r7, #16
 801ce8e:	46bd      	mov	sp, r7
 801ce90:	bd80      	pop	{r7, pc}

0801ce92 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801ce92:	b580      	push	{r7, lr}
 801ce94:	b082      	sub	sp, #8
 801ce96:	af00      	add	r7, sp, #0
 801ce98:	6078      	str	r0, [r7, #4]
 801ce9a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 801ce9c:	2180      	movs	r1, #128	@ 0x80
 801ce9e:	6878      	ldr	r0, [r7, #4]
 801cea0:	f000 fd48 	bl	801d934 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801cea4:	2100      	movs	r1, #0
 801cea6:	6878      	ldr	r0, [r7, #4]
 801cea8:	f000 fd44 	bl	801d934 <USBD_LL_StallEP>
}
 801ceac:	bf00      	nop
 801ceae:	3708      	adds	r7, #8
 801ceb0:	46bd      	mov	sp, r7
 801ceb2:	bd80      	pop	{r7, pc}

0801ceb4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 801ceb4:	b580      	push	{r7, lr}
 801ceb6:	b086      	sub	sp, #24
 801ceb8:	af00      	add	r7, sp, #0
 801ceba:	60f8      	str	r0, [r7, #12]
 801cebc:	60b9      	str	r1, [r7, #8]
 801cebe:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801cec0:	2300      	movs	r3, #0
 801cec2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 801cec4:	68fb      	ldr	r3, [r7, #12]
 801cec6:	2b00      	cmp	r3, #0
 801cec8:	d042      	beq.n	801cf50 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 801ceca:	68fb      	ldr	r3, [r7, #12]
 801cecc:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 801cece:	6938      	ldr	r0, [r7, #16]
 801ced0:	f000 f842 	bl	801cf58 <USBD_GetLen>
 801ced4:	4603      	mov	r3, r0
 801ced6:	3301      	adds	r3, #1
 801ced8:	005b      	lsls	r3, r3, #1
 801ceda:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801cede:	d808      	bhi.n	801cef2 <USBD_GetString+0x3e>
 801cee0:	6938      	ldr	r0, [r7, #16]
 801cee2:	f000 f839 	bl	801cf58 <USBD_GetLen>
 801cee6:	4603      	mov	r3, r0
 801cee8:	3301      	adds	r3, #1
 801ceea:	b29b      	uxth	r3, r3
 801ceec:	005b      	lsls	r3, r3, #1
 801ceee:	b29a      	uxth	r2, r3
 801cef0:	e001      	b.n	801cef6 <USBD_GetString+0x42>
 801cef2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801cef6:	687b      	ldr	r3, [r7, #4]
 801cef8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 801cefa:	7dfb      	ldrb	r3, [r7, #23]
 801cefc:	68ba      	ldr	r2, [r7, #8]
 801cefe:	4413      	add	r3, r2
 801cf00:	687a      	ldr	r2, [r7, #4]
 801cf02:	7812      	ldrb	r2, [r2, #0]
 801cf04:	701a      	strb	r2, [r3, #0]
  idx++;
 801cf06:	7dfb      	ldrb	r3, [r7, #23]
 801cf08:	3301      	adds	r3, #1
 801cf0a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 801cf0c:	7dfb      	ldrb	r3, [r7, #23]
 801cf0e:	68ba      	ldr	r2, [r7, #8]
 801cf10:	4413      	add	r3, r2
 801cf12:	2203      	movs	r2, #3
 801cf14:	701a      	strb	r2, [r3, #0]
  idx++;
 801cf16:	7dfb      	ldrb	r3, [r7, #23]
 801cf18:	3301      	adds	r3, #1
 801cf1a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 801cf1c:	e013      	b.n	801cf46 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 801cf1e:	7dfb      	ldrb	r3, [r7, #23]
 801cf20:	68ba      	ldr	r2, [r7, #8]
 801cf22:	4413      	add	r3, r2
 801cf24:	693a      	ldr	r2, [r7, #16]
 801cf26:	7812      	ldrb	r2, [r2, #0]
 801cf28:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801cf2a:	693b      	ldr	r3, [r7, #16]
 801cf2c:	3301      	adds	r3, #1
 801cf2e:	613b      	str	r3, [r7, #16]
    idx++;
 801cf30:	7dfb      	ldrb	r3, [r7, #23]
 801cf32:	3301      	adds	r3, #1
 801cf34:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 801cf36:	7dfb      	ldrb	r3, [r7, #23]
 801cf38:	68ba      	ldr	r2, [r7, #8]
 801cf3a:	4413      	add	r3, r2
 801cf3c:	2200      	movs	r2, #0
 801cf3e:	701a      	strb	r2, [r3, #0]
    idx++;
 801cf40:	7dfb      	ldrb	r3, [r7, #23]
 801cf42:	3301      	adds	r3, #1
 801cf44:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 801cf46:	693b      	ldr	r3, [r7, #16]
 801cf48:	781b      	ldrb	r3, [r3, #0]
 801cf4a:	2b00      	cmp	r3, #0
 801cf4c:	d1e7      	bne.n	801cf1e <USBD_GetString+0x6a>
 801cf4e:	e000      	b.n	801cf52 <USBD_GetString+0x9e>
    return;
 801cf50:	bf00      	nop
  }
}
 801cf52:	3718      	adds	r7, #24
 801cf54:	46bd      	mov	sp, r7
 801cf56:	bd80      	pop	{r7, pc}

0801cf58 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 801cf58:	b480      	push	{r7}
 801cf5a:	b085      	sub	sp, #20
 801cf5c:	af00      	add	r7, sp, #0
 801cf5e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 801cf60:	2300      	movs	r3, #0
 801cf62:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 801cf64:	687b      	ldr	r3, [r7, #4]
 801cf66:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 801cf68:	e005      	b.n	801cf76 <USBD_GetLen+0x1e>
  {
    len++;
 801cf6a:	7bfb      	ldrb	r3, [r7, #15]
 801cf6c:	3301      	adds	r3, #1
 801cf6e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 801cf70:	68bb      	ldr	r3, [r7, #8]
 801cf72:	3301      	adds	r3, #1
 801cf74:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 801cf76:	68bb      	ldr	r3, [r7, #8]
 801cf78:	781b      	ldrb	r3, [r3, #0]
 801cf7a:	2b00      	cmp	r3, #0
 801cf7c:	d1f5      	bne.n	801cf6a <USBD_GetLen+0x12>
  }

  return len;
 801cf7e:	7bfb      	ldrb	r3, [r7, #15]
}
 801cf80:	4618      	mov	r0, r3
 801cf82:	3714      	adds	r7, #20
 801cf84:	46bd      	mov	sp, r7
 801cf86:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cf8a:	4770      	bx	lr

0801cf8c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 801cf8c:	b580      	push	{r7, lr}
 801cf8e:	b084      	sub	sp, #16
 801cf90:	af00      	add	r7, sp, #0
 801cf92:	60f8      	str	r0, [r7, #12]
 801cf94:	60b9      	str	r1, [r7, #8]
 801cf96:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 801cf98:	68fb      	ldr	r3, [r7, #12]
 801cf9a:	2202      	movs	r2, #2
 801cf9c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 801cfa0:	68fb      	ldr	r3, [r7, #12]
 801cfa2:	687a      	ldr	r2, [r7, #4]
 801cfa4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 801cfa6:	68fb      	ldr	r3, [r7, #12]
 801cfa8:	687a      	ldr	r2, [r7, #4]
 801cfaa:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801cfac:	687b      	ldr	r3, [r7, #4]
 801cfae:	68ba      	ldr	r2, [r7, #8]
 801cfb0:	2100      	movs	r1, #0
 801cfb2:	68f8      	ldr	r0, [r7, #12]
 801cfb4:	f000 fd47 	bl	801da46 <USBD_LL_Transmit>

  return USBD_OK;
 801cfb8:	2300      	movs	r3, #0
}
 801cfba:	4618      	mov	r0, r3
 801cfbc:	3710      	adds	r7, #16
 801cfbe:	46bd      	mov	sp, r7
 801cfc0:	bd80      	pop	{r7, pc}

0801cfc2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 801cfc2:	b580      	push	{r7, lr}
 801cfc4:	b084      	sub	sp, #16
 801cfc6:	af00      	add	r7, sp, #0
 801cfc8:	60f8      	str	r0, [r7, #12]
 801cfca:	60b9      	str	r1, [r7, #8]
 801cfcc:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801cfce:	687b      	ldr	r3, [r7, #4]
 801cfd0:	68ba      	ldr	r2, [r7, #8]
 801cfd2:	2100      	movs	r1, #0
 801cfd4:	68f8      	ldr	r0, [r7, #12]
 801cfd6:	f000 fd36 	bl	801da46 <USBD_LL_Transmit>

  return USBD_OK;
 801cfda:	2300      	movs	r3, #0
}
 801cfdc:	4618      	mov	r0, r3
 801cfde:	3710      	adds	r7, #16
 801cfe0:	46bd      	mov	sp, r7
 801cfe2:	bd80      	pop	{r7, pc}

0801cfe4 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 801cfe4:	b580      	push	{r7, lr}
 801cfe6:	b084      	sub	sp, #16
 801cfe8:	af00      	add	r7, sp, #0
 801cfea:	60f8      	str	r0, [r7, #12]
 801cfec:	60b9      	str	r1, [r7, #8]
 801cfee:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 801cff0:	68fb      	ldr	r3, [r7, #12]
 801cff2:	2203      	movs	r2, #3
 801cff4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 801cff8:	68fb      	ldr	r3, [r7, #12]
 801cffa:	687a      	ldr	r2, [r7, #4]
 801cffc:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 801d000:	68fb      	ldr	r3, [r7, #12]
 801d002:	687a      	ldr	r2, [r7, #4]
 801d004:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801d008:	687b      	ldr	r3, [r7, #4]
 801d00a:	68ba      	ldr	r2, [r7, #8]
 801d00c:	2100      	movs	r1, #0
 801d00e:	68f8      	ldr	r0, [r7, #12]
 801d010:	f000 fd3a 	bl	801da88 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801d014:	2300      	movs	r3, #0
}
 801d016:	4618      	mov	r0, r3
 801d018:	3710      	adds	r7, #16
 801d01a:	46bd      	mov	sp, r7
 801d01c:	bd80      	pop	{r7, pc}

0801d01e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 801d01e:	b580      	push	{r7, lr}
 801d020:	b084      	sub	sp, #16
 801d022:	af00      	add	r7, sp, #0
 801d024:	60f8      	str	r0, [r7, #12]
 801d026:	60b9      	str	r1, [r7, #8]
 801d028:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801d02a:	687b      	ldr	r3, [r7, #4]
 801d02c:	68ba      	ldr	r2, [r7, #8]
 801d02e:	2100      	movs	r1, #0
 801d030:	68f8      	ldr	r0, [r7, #12]
 801d032:	f000 fd29 	bl	801da88 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801d036:	2300      	movs	r3, #0
}
 801d038:	4618      	mov	r0, r3
 801d03a:	3710      	adds	r7, #16
 801d03c:	46bd      	mov	sp, r7
 801d03e:	bd80      	pop	{r7, pc}

0801d040 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 801d040:	b580      	push	{r7, lr}
 801d042:	b082      	sub	sp, #8
 801d044:	af00      	add	r7, sp, #0
 801d046:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 801d048:	687b      	ldr	r3, [r7, #4]
 801d04a:	2204      	movs	r2, #4
 801d04c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 801d050:	2300      	movs	r3, #0
 801d052:	2200      	movs	r2, #0
 801d054:	2100      	movs	r1, #0
 801d056:	6878      	ldr	r0, [r7, #4]
 801d058:	f000 fcf5 	bl	801da46 <USBD_LL_Transmit>

  return USBD_OK;
 801d05c:	2300      	movs	r3, #0
}
 801d05e:	4618      	mov	r0, r3
 801d060:	3708      	adds	r7, #8
 801d062:	46bd      	mov	sp, r7
 801d064:	bd80      	pop	{r7, pc}

0801d066 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 801d066:	b580      	push	{r7, lr}
 801d068:	b082      	sub	sp, #8
 801d06a:	af00      	add	r7, sp, #0
 801d06c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 801d06e:	687b      	ldr	r3, [r7, #4]
 801d070:	2205      	movs	r2, #5
 801d072:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801d076:	2300      	movs	r3, #0
 801d078:	2200      	movs	r2, #0
 801d07a:	2100      	movs	r1, #0
 801d07c:	6878      	ldr	r0, [r7, #4]
 801d07e:	f000 fd03 	bl	801da88 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801d082:	2300      	movs	r3, #0
}
 801d084:	4618      	mov	r0, r3
 801d086:	3708      	adds	r7, #8
 801d088:	46bd      	mov	sp, r7
 801d08a:	bd80      	pop	{r7, pc}

0801d08c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 801d08c:	b580      	push	{r7, lr}
 801d08e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 801d090:	2201      	movs	r2, #1
 801d092:	4913      	ldr	r1, [pc, #76]	@ (801d0e0 <MX_USB_DEVICE_Init+0x54>)
 801d094:	4813      	ldr	r0, [pc, #76]	@ (801d0e4 <MX_USB_DEVICE_Init+0x58>)
 801d096:	f7fe fccd 	bl	801ba34 <USBD_Init>
 801d09a:	4603      	mov	r3, r0
 801d09c:	2b00      	cmp	r3, #0
 801d09e:	d001      	beq.n	801d0a4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 801d0a0:	f7e4 fd3e 	bl	8001b20 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 801d0a4:	4910      	ldr	r1, [pc, #64]	@ (801d0e8 <MX_USB_DEVICE_Init+0x5c>)
 801d0a6:	480f      	ldr	r0, [pc, #60]	@ (801d0e4 <MX_USB_DEVICE_Init+0x58>)
 801d0a8:	f7fe fcf4 	bl	801ba94 <USBD_RegisterClass>
 801d0ac:	4603      	mov	r3, r0
 801d0ae:	2b00      	cmp	r3, #0
 801d0b0:	d001      	beq.n	801d0b6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 801d0b2:	f7e4 fd35 	bl	8001b20 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 801d0b6:	490d      	ldr	r1, [pc, #52]	@ (801d0ec <MX_USB_DEVICE_Init+0x60>)
 801d0b8:	480a      	ldr	r0, [pc, #40]	@ (801d0e4 <MX_USB_DEVICE_Init+0x58>)
 801d0ba:	f7fe fbeb 	bl	801b894 <USBD_CDC_RegisterInterface>
 801d0be:	4603      	mov	r3, r0
 801d0c0:	2b00      	cmp	r3, #0
 801d0c2:	d001      	beq.n	801d0c8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 801d0c4:	f7e4 fd2c 	bl	8001b20 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 801d0c8:	4806      	ldr	r0, [pc, #24]	@ (801d0e4 <MX_USB_DEVICE_Init+0x58>)
 801d0ca:	f7fe fd19 	bl	801bb00 <USBD_Start>
 801d0ce:	4603      	mov	r3, r0
 801d0d0:	2b00      	cmp	r3, #0
 801d0d2:	d001      	beq.n	801d0d8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 801d0d4:	f7e4 fd24 	bl	8001b20 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 801d0d8:	f7f6 fc1e 	bl	8013918 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 801d0dc:	bf00      	nop
 801d0de:	bd80      	pop	{r7, pc}
 801d0e0:	24000180 	.word	0x24000180
 801d0e4:	24043f0c 	.word	0x24043f0c
 801d0e8:	240000ec 	.word	0x240000ec
 801d0ec:	2400016c 	.word	0x2400016c

0801d0f0 <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
 801d0f0:	b580      	push	{r7, lr}
 801d0f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 801d0f4:	2200      	movs	r2, #0
 801d0f6:	4905      	ldr	r1, [pc, #20]	@ (801d10c <CDC_Init_HS+0x1c>)
 801d0f8:	4805      	ldr	r0, [pc, #20]	@ (801d110 <CDC_Init_HS+0x20>)
 801d0fa:	f7fe fbe5 	bl	801b8c8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 801d0fe:	4905      	ldr	r1, [pc, #20]	@ (801d114 <CDC_Init_HS+0x24>)
 801d100:	4803      	ldr	r0, [pc, #12]	@ (801d110 <CDC_Init_HS+0x20>)
 801d102:	f7fe fc03 	bl	801b90c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801d106:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 801d108:	4618      	mov	r0, r3
 801d10a:	bd80      	pop	{r7, pc}
 801d10c:	240449ec 	.word	0x240449ec
 801d110:	24043f0c 	.word	0x24043f0c
 801d114:	240441ec 	.word	0x240441ec

0801d118 <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
 801d118:	b480      	push	{r7}
 801d11a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 801d11c:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 801d11e:	4618      	mov	r0, r3
 801d120:	46bd      	mov	sp, r7
 801d122:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d126:	4770      	bx	lr

0801d128 <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 801d128:	b580      	push	{r7, lr}
 801d12a:	b084      	sub	sp, #16
 801d12c:	af00      	add	r7, sp, #0
 801d12e:	4603      	mov	r3, r0
 801d130:	6039      	str	r1, [r7, #0]
 801d132:	71fb      	strb	r3, [r7, #7]
 801d134:	4613      	mov	r3, r2
 801d136:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  USBD_SetupReqTypedef * req;
  switch(cmd)
 801d138:	79fb      	ldrb	r3, [r7, #7]
 801d13a:	2b23      	cmp	r3, #35	@ 0x23
 801d13c:	d85c      	bhi.n	801d1f8 <CDC_Control_HS+0xd0>
 801d13e:	a201      	add	r2, pc, #4	@ (adr r2, 801d144 <CDC_Control_HS+0x1c>)
 801d140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d144:	0801d1f9 	.word	0x0801d1f9
 801d148:	0801d1f9 	.word	0x0801d1f9
 801d14c:	0801d1f9 	.word	0x0801d1f9
 801d150:	0801d1f9 	.word	0x0801d1f9
 801d154:	0801d1f9 	.word	0x0801d1f9
 801d158:	0801d1f9 	.word	0x0801d1f9
 801d15c:	0801d1f9 	.word	0x0801d1f9
 801d160:	0801d1f9 	.word	0x0801d1f9
 801d164:	0801d1f9 	.word	0x0801d1f9
 801d168:	0801d1f9 	.word	0x0801d1f9
 801d16c:	0801d1f9 	.word	0x0801d1f9
 801d170:	0801d1f9 	.word	0x0801d1f9
 801d174:	0801d1f9 	.word	0x0801d1f9
 801d178:	0801d1f9 	.word	0x0801d1f9
 801d17c:	0801d1f9 	.word	0x0801d1f9
 801d180:	0801d1f9 	.word	0x0801d1f9
 801d184:	0801d1f9 	.word	0x0801d1f9
 801d188:	0801d1f9 	.word	0x0801d1f9
 801d18c:	0801d1f9 	.word	0x0801d1f9
 801d190:	0801d1f9 	.word	0x0801d1f9
 801d194:	0801d1f9 	.word	0x0801d1f9
 801d198:	0801d1f9 	.word	0x0801d1f9
 801d19c:	0801d1f9 	.word	0x0801d1f9
 801d1a0:	0801d1f9 	.word	0x0801d1f9
 801d1a4:	0801d1f9 	.word	0x0801d1f9
 801d1a8:	0801d1f9 	.word	0x0801d1f9
 801d1ac:	0801d1f9 	.word	0x0801d1f9
 801d1b0:	0801d1f9 	.word	0x0801d1f9
 801d1b4:	0801d1f9 	.word	0x0801d1f9
 801d1b8:	0801d1f9 	.word	0x0801d1f9
 801d1bc:	0801d1f9 	.word	0x0801d1f9
 801d1c0:	0801d1f9 	.word	0x0801d1f9
 801d1c4:	0801d1f9 	.word	0x0801d1f9
 801d1c8:	0801d1f9 	.word	0x0801d1f9
 801d1cc:	0801d1d5 	.word	0x0801d1d5
 801d1d0:	0801d1f9 	.word	0x0801d1f9
  case CDC_GET_LINE_CODING:

    break;

  case CDC_SET_CONTROL_LINE_STATE:
    req = (USBD_SetupReqTypedef *)pbuf;
 801d1d4:	683b      	ldr	r3, [r7, #0]
 801d1d6:	60fb      	str	r3, [r7, #12]
  	if((req->wValue & 0x0001) != 0)
 801d1d8:	68fb      	ldr	r3, [r7, #12]
 801d1da:	885b      	ldrh	r3, [r3, #2]
 801d1dc:	f003 0301 	and.w	r3, r3, #1
 801d1e0:	2b00      	cmp	r3, #0
 801d1e2:	d003      	beq.n	801d1ec <CDC_Control_HS+0xc4>
  	{
  		hostComPort_isOpen = true;
 801d1e4:	4b07      	ldr	r3, [pc, #28]	@ (801d204 <CDC_Control_HS+0xdc>)
 801d1e6:	2201      	movs	r2, #1
 801d1e8:	701a      	strb	r2, [r3, #0]
 801d1ea:	e002      	b.n	801d1f2 <CDC_Control_HS+0xca>
  	}
  	else
  	{
  		hostComPort_isOpen = false;
 801d1ec:	4b05      	ldr	r3, [pc, #20]	@ (801d204 <CDC_Control_HS+0xdc>)
 801d1ee:	2200      	movs	r2, #0
 801d1f0:	701a      	strb	r2, [r3, #0]
  	}
  	USB_Check_Notify();
 801d1f2:	f7e5 fb53 	bl	800289c <USB_Check_Notify>
    break;
 801d1f6:	e000      	b.n	801d1fa <CDC_Control_HS+0xd2>
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 801d1f8:	bf00      	nop
  }

  return (USBD_OK);
 801d1fa:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 801d1fc:	4618      	mov	r0, r3
 801d1fe:	3710      	adds	r7, #16
 801d200:	46bd      	mov	sp, r7
 801d202:	bd80      	pop	{r7, pc}
 801d204:	240441e8 	.word	0x240441e8

0801d208 <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 801d208:	b580      	push	{r7, lr}
 801d20a:	b084      	sub	sp, #16
 801d20c:	af00      	add	r7, sp, #0
 801d20e:	6078      	str	r0, [r7, #4]
 801d210:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 801d212:	6879      	ldr	r1, [r7, #4]
 801d214:	480f      	ldr	r0, [pc, #60]	@ (801d254 <CDC_Receive_HS+0x4c>)
 801d216:	f7fe fb79 	bl	801b90c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 801d21a:	480e      	ldr	r0, [pc, #56]	@ (801d254 <CDC_Receive_HS+0x4c>)
 801d21c:	f7fe fbd4 	bl	801b9c8 <USBD_CDC_ReceivePacket>

  uint32_t written = CDC_RX_RingBuffer_PutBuffer(Buf, *Len);
 801d220:	683b      	ldr	r3, [r7, #0]
 801d222:	681b      	ldr	r3, [r3, #0]
 801d224:	4619      	mov	r1, r3
 801d226:	6878      	ldr	r0, [r7, #4]
 801d228:	f7e5 faf9 	bl	800281e <CDC_RX_RingBuffer_PutBuffer>
 801d22c:	60f8      	str	r0, [r7, #12]
  if (written != *Len) {
 801d22e:	683b      	ldr	r3, [r7, #0]
 801d230:	681b      	ldr	r3, [r3, #0]
 801d232:	68fa      	ldr	r2, [r7, #12]
 801d234:	429a      	cmp	r2, r3
 801d236:	d003      	beq.n	801d240 <CDC_Receive_HS+0x38>
      (void)CDC_SendString("CDC RX Buffer Full!!!\r\n", 24);
 801d238:	2118      	movs	r1, #24
 801d23a:	4807      	ldr	r0, [pc, #28]	@ (801d258 <CDC_Receive_HS+0x50>)
 801d23c:	f7e5 fb72 	bl	8002924 <CDC_SendString>
  }
  if (written) {
 801d240:	68fb      	ldr	r3, [r7, #12]
 801d242:	2b00      	cmp	r3, #0
 801d244:	d001      	beq.n	801d24a <CDC_Receive_HS+0x42>
      CDC_ISR_RxNotify();
 801d246:	f7e5 fb1d 	bl	8002884 <CDC_ISR_RxNotify>
  }

  return (USBD_OK);
 801d24a:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 801d24c:	4618      	mov	r0, r3
 801d24e:	3710      	adds	r7, #16
 801d250:	46bd      	mov	sp, r7
 801d252:	bd80      	pop	{r7, pc}
 801d254:	24043f0c 	.word	0x24043f0c
 801d258:	0802108c 	.word	0x0802108c

0801d25c <CDC_Transmit_HS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_HS(uint8_t* Buf, uint16_t Len)
{
 801d25c:	b580      	push	{r7, lr}
 801d25e:	b084      	sub	sp, #16
 801d260:	af00      	add	r7, sp, #0
 801d262:	6078      	str	r0, [r7, #4]
 801d264:	460b      	mov	r3, r1
 801d266:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 801d268:	2300      	movs	r3, #0
 801d26a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 12 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceHS.pClassData;
 801d26c:	4b0d      	ldr	r3, [pc, #52]	@ (801d2a4 <CDC_Transmit_HS+0x48>)
 801d26e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801d272:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 801d274:	68bb      	ldr	r3, [r7, #8]
 801d276:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801d27a:	2b00      	cmp	r3, #0
 801d27c:	d001      	beq.n	801d282 <CDC_Transmit_HS+0x26>
    return USBD_BUSY;
 801d27e:	2301      	movs	r3, #1
 801d280:	e00b      	b.n	801d29a <CDC_Transmit_HS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, Buf, Len);
 801d282:	887b      	ldrh	r3, [r7, #2]
 801d284:	461a      	mov	r2, r3
 801d286:	6879      	ldr	r1, [r7, #4]
 801d288:	4806      	ldr	r0, [pc, #24]	@ (801d2a4 <CDC_Transmit_HS+0x48>)
 801d28a:	f7fe fb1d 	bl	801b8c8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceHS);
 801d28e:	4805      	ldr	r0, [pc, #20]	@ (801d2a4 <CDC_Transmit_HS+0x48>)
 801d290:	f7fe fb5a 	bl	801b948 <USBD_CDC_TransmitPacket>
 801d294:	4603      	mov	r3, r0
 801d296:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 12 */
  return result;
 801d298:	7bfb      	ldrb	r3, [r7, #15]
}
 801d29a:	4618      	mov	r0, r3
 801d29c:	3710      	adds	r7, #16
 801d29e:	46bd      	mov	sp, r7
 801d2a0:	bd80      	pop	{r7, pc}
 801d2a2:	bf00      	nop
 801d2a4:	24043f0c 	.word	0x24043f0c

0801d2a8 <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 801d2a8:	b480      	push	{r7}
 801d2aa:	b087      	sub	sp, #28
 801d2ac:	af00      	add	r7, sp, #0
 801d2ae:	60f8      	str	r0, [r7, #12]
 801d2b0:	60b9      	str	r1, [r7, #8]
 801d2b2:	4613      	mov	r3, r2
 801d2b4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801d2b6:	2300      	movs	r3, #0
 801d2b8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 801d2ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801d2be:	4618      	mov	r0, r3
 801d2c0:	371c      	adds	r7, #28
 801d2c2:	46bd      	mov	sp, r7
 801d2c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d2c8:	4770      	bx	lr
	...

0801d2cc <CDC_ComPort_IsOpen>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
_Bool CDC_ComPort_IsOpen()
{
 801d2cc:	b480      	push	{r7}
 801d2ce:	af00      	add	r7, sp, #0
	return(hostComPort_isOpen);
 801d2d0:	4b03      	ldr	r3, [pc, #12]	@ (801d2e0 <CDC_ComPort_IsOpen+0x14>)
 801d2d2:	781b      	ldrb	r3, [r3, #0]
}
 801d2d4:	4618      	mov	r0, r3
 801d2d6:	46bd      	mov	sp, r7
 801d2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d2dc:	4770      	bx	lr
 801d2de:	bf00      	nop
 801d2e0:	240441e8 	.word	0x240441e8

0801d2e4 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801d2e4:	b480      	push	{r7}
 801d2e6:	b083      	sub	sp, #12
 801d2e8:	af00      	add	r7, sp, #0
 801d2ea:	4603      	mov	r3, r0
 801d2ec:	6039      	str	r1, [r7, #0]
 801d2ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 801d2f0:	683b      	ldr	r3, [r7, #0]
 801d2f2:	2212      	movs	r2, #18
 801d2f4:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 801d2f6:	4b03      	ldr	r3, [pc, #12]	@ (801d304 <USBD_HS_DeviceDescriptor+0x20>)
}
 801d2f8:	4618      	mov	r0, r3
 801d2fa:	370c      	adds	r7, #12
 801d2fc:	46bd      	mov	sp, r7
 801d2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d302:	4770      	bx	lr
 801d304:	240001a0 	.word	0x240001a0

0801d308 <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801d308:	b480      	push	{r7}
 801d30a:	b083      	sub	sp, #12
 801d30c:	af00      	add	r7, sp, #0
 801d30e:	4603      	mov	r3, r0
 801d310:	6039      	str	r1, [r7, #0]
 801d312:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 801d314:	683b      	ldr	r3, [r7, #0]
 801d316:	2204      	movs	r2, #4
 801d318:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801d31a:	4b03      	ldr	r3, [pc, #12]	@ (801d328 <USBD_HS_LangIDStrDescriptor+0x20>)
}
 801d31c:	4618      	mov	r0, r3
 801d31e:	370c      	adds	r7, #12
 801d320:	46bd      	mov	sp, r7
 801d322:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d326:	4770      	bx	lr
 801d328:	240001b4 	.word	0x240001b4

0801d32c <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801d32c:	b580      	push	{r7, lr}
 801d32e:	b082      	sub	sp, #8
 801d330:	af00      	add	r7, sp, #0
 801d332:	4603      	mov	r3, r0
 801d334:	6039      	str	r1, [r7, #0]
 801d336:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801d338:	79fb      	ldrb	r3, [r7, #7]
 801d33a:	2b00      	cmp	r3, #0
 801d33c:	d105      	bne.n	801d34a <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 801d33e:	683a      	ldr	r2, [r7, #0]
 801d340:	4907      	ldr	r1, [pc, #28]	@ (801d360 <USBD_HS_ProductStrDescriptor+0x34>)
 801d342:	4808      	ldr	r0, [pc, #32]	@ (801d364 <USBD_HS_ProductStrDescriptor+0x38>)
 801d344:	f7ff fdb6 	bl	801ceb4 <USBD_GetString>
 801d348:	e004      	b.n	801d354 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 801d34a:	683a      	ldr	r2, [r7, #0]
 801d34c:	4904      	ldr	r1, [pc, #16]	@ (801d360 <USBD_HS_ProductStrDescriptor+0x34>)
 801d34e:	4805      	ldr	r0, [pc, #20]	@ (801d364 <USBD_HS_ProductStrDescriptor+0x38>)
 801d350:	f7ff fdb0 	bl	801ceb4 <USBD_GetString>
  }
  return USBD_StrDesc;
 801d354:	4b02      	ldr	r3, [pc, #8]	@ (801d360 <USBD_HS_ProductStrDescriptor+0x34>)
}
 801d356:	4618      	mov	r0, r3
 801d358:	3708      	adds	r7, #8
 801d35a:	46bd      	mov	sp, r7
 801d35c:	bd80      	pop	{r7, pc}
 801d35e:	bf00      	nop
 801d360:	240451ec 	.word	0x240451ec
 801d364:	080210a4 	.word	0x080210a4

0801d368 <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801d368:	b580      	push	{r7, lr}
 801d36a:	b082      	sub	sp, #8
 801d36c:	af00      	add	r7, sp, #0
 801d36e:	4603      	mov	r3, r0
 801d370:	6039      	str	r1, [r7, #0]
 801d372:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801d374:	683a      	ldr	r2, [r7, #0]
 801d376:	4904      	ldr	r1, [pc, #16]	@ (801d388 <USBD_HS_ManufacturerStrDescriptor+0x20>)
 801d378:	4804      	ldr	r0, [pc, #16]	@ (801d38c <USBD_HS_ManufacturerStrDescriptor+0x24>)
 801d37a:	f7ff fd9b 	bl	801ceb4 <USBD_GetString>
  return USBD_StrDesc;
 801d37e:	4b02      	ldr	r3, [pc, #8]	@ (801d388 <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 801d380:	4618      	mov	r0, r3
 801d382:	3708      	adds	r7, #8
 801d384:	46bd      	mov	sp, r7
 801d386:	bd80      	pop	{r7, pc}
 801d388:	240451ec 	.word	0x240451ec
 801d38c:	080210bc 	.word	0x080210bc

0801d390 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801d390:	b580      	push	{r7, lr}
 801d392:	b082      	sub	sp, #8
 801d394:	af00      	add	r7, sp, #0
 801d396:	4603      	mov	r3, r0
 801d398:	6039      	str	r1, [r7, #0]
 801d39a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801d39c:	683b      	ldr	r3, [r7, #0]
 801d39e:	221a      	movs	r2, #26
 801d3a0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801d3a2:	f000 f843 	bl	801d42c <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 801d3a6:	4b02      	ldr	r3, [pc, #8]	@ (801d3b0 <USBD_HS_SerialStrDescriptor+0x20>)
}
 801d3a8:	4618      	mov	r0, r3
 801d3aa:	3708      	adds	r7, #8
 801d3ac:	46bd      	mov	sp, r7
 801d3ae:	bd80      	pop	{r7, pc}
 801d3b0:	240001b8 	.word	0x240001b8

0801d3b4 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801d3b4:	b580      	push	{r7, lr}
 801d3b6:	b082      	sub	sp, #8
 801d3b8:	af00      	add	r7, sp, #0
 801d3ba:	4603      	mov	r3, r0
 801d3bc:	6039      	str	r1, [r7, #0]
 801d3be:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 801d3c0:	79fb      	ldrb	r3, [r7, #7]
 801d3c2:	2b00      	cmp	r3, #0
 801d3c4:	d105      	bne.n	801d3d2 <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 801d3c6:	683a      	ldr	r2, [r7, #0]
 801d3c8:	4907      	ldr	r1, [pc, #28]	@ (801d3e8 <USBD_HS_ConfigStrDescriptor+0x34>)
 801d3ca:	4808      	ldr	r0, [pc, #32]	@ (801d3ec <USBD_HS_ConfigStrDescriptor+0x38>)
 801d3cc:	f7ff fd72 	bl	801ceb4 <USBD_GetString>
 801d3d0:	e004      	b.n	801d3dc <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 801d3d2:	683a      	ldr	r2, [r7, #0]
 801d3d4:	4904      	ldr	r1, [pc, #16]	@ (801d3e8 <USBD_HS_ConfigStrDescriptor+0x34>)
 801d3d6:	4805      	ldr	r0, [pc, #20]	@ (801d3ec <USBD_HS_ConfigStrDescriptor+0x38>)
 801d3d8:	f7ff fd6c 	bl	801ceb4 <USBD_GetString>
  }
  return USBD_StrDesc;
 801d3dc:	4b02      	ldr	r3, [pc, #8]	@ (801d3e8 <USBD_HS_ConfigStrDescriptor+0x34>)
}
 801d3de:	4618      	mov	r0, r3
 801d3e0:	3708      	adds	r7, #8
 801d3e2:	46bd      	mov	sp, r7
 801d3e4:	bd80      	pop	{r7, pc}
 801d3e6:	bf00      	nop
 801d3e8:	240451ec 	.word	0x240451ec
 801d3ec:	080210d0 	.word	0x080210d0

0801d3f0 <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801d3f0:	b580      	push	{r7, lr}
 801d3f2:	b082      	sub	sp, #8
 801d3f4:	af00      	add	r7, sp, #0
 801d3f6:	4603      	mov	r3, r0
 801d3f8:	6039      	str	r1, [r7, #0]
 801d3fa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801d3fc:	79fb      	ldrb	r3, [r7, #7]
 801d3fe:	2b00      	cmp	r3, #0
 801d400:	d105      	bne.n	801d40e <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 801d402:	683a      	ldr	r2, [r7, #0]
 801d404:	4907      	ldr	r1, [pc, #28]	@ (801d424 <USBD_HS_InterfaceStrDescriptor+0x34>)
 801d406:	4808      	ldr	r0, [pc, #32]	@ (801d428 <USBD_HS_InterfaceStrDescriptor+0x38>)
 801d408:	f7ff fd54 	bl	801ceb4 <USBD_GetString>
 801d40c:	e004      	b.n	801d418 <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 801d40e:	683a      	ldr	r2, [r7, #0]
 801d410:	4904      	ldr	r1, [pc, #16]	@ (801d424 <USBD_HS_InterfaceStrDescriptor+0x34>)
 801d412:	4805      	ldr	r0, [pc, #20]	@ (801d428 <USBD_HS_InterfaceStrDescriptor+0x38>)
 801d414:	f7ff fd4e 	bl	801ceb4 <USBD_GetString>
  }
  return USBD_StrDesc;
 801d418:	4b02      	ldr	r3, [pc, #8]	@ (801d424 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 801d41a:	4618      	mov	r0, r3
 801d41c:	3708      	adds	r7, #8
 801d41e:	46bd      	mov	sp, r7
 801d420:	bd80      	pop	{r7, pc}
 801d422:	bf00      	nop
 801d424:	240451ec 	.word	0x240451ec
 801d428:	080210dc 	.word	0x080210dc

0801d42c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 801d42c:	b580      	push	{r7, lr}
 801d42e:	b084      	sub	sp, #16
 801d430:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801d432:	4b0f      	ldr	r3, [pc, #60]	@ (801d470 <Get_SerialNum+0x44>)
 801d434:	681b      	ldr	r3, [r3, #0]
 801d436:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801d438:	4b0e      	ldr	r3, [pc, #56]	@ (801d474 <Get_SerialNum+0x48>)
 801d43a:	681b      	ldr	r3, [r3, #0]
 801d43c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801d43e:	4b0e      	ldr	r3, [pc, #56]	@ (801d478 <Get_SerialNum+0x4c>)
 801d440:	681b      	ldr	r3, [r3, #0]
 801d442:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 801d444:	68fa      	ldr	r2, [r7, #12]
 801d446:	687b      	ldr	r3, [r7, #4]
 801d448:	4413      	add	r3, r2
 801d44a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 801d44c:	68fb      	ldr	r3, [r7, #12]
 801d44e:	2b00      	cmp	r3, #0
 801d450:	d009      	beq.n	801d466 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801d452:	2208      	movs	r2, #8
 801d454:	4909      	ldr	r1, [pc, #36]	@ (801d47c <Get_SerialNum+0x50>)
 801d456:	68f8      	ldr	r0, [r7, #12]
 801d458:	f000 f814 	bl	801d484 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801d45c:	2204      	movs	r2, #4
 801d45e:	4908      	ldr	r1, [pc, #32]	@ (801d480 <Get_SerialNum+0x54>)
 801d460:	68b8      	ldr	r0, [r7, #8]
 801d462:	f000 f80f 	bl	801d484 <IntToUnicode>
  }
}
 801d466:	bf00      	nop
 801d468:	3710      	adds	r7, #16
 801d46a:	46bd      	mov	sp, r7
 801d46c:	bd80      	pop	{r7, pc}
 801d46e:	bf00      	nop
 801d470:	1ff1e800 	.word	0x1ff1e800
 801d474:	1ff1e804 	.word	0x1ff1e804
 801d478:	1ff1e808 	.word	0x1ff1e808
 801d47c:	240001ba 	.word	0x240001ba
 801d480:	240001ca 	.word	0x240001ca

0801d484 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 801d484:	b480      	push	{r7}
 801d486:	b087      	sub	sp, #28
 801d488:	af00      	add	r7, sp, #0
 801d48a:	60f8      	str	r0, [r7, #12]
 801d48c:	60b9      	str	r1, [r7, #8]
 801d48e:	4613      	mov	r3, r2
 801d490:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801d492:	2300      	movs	r3, #0
 801d494:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801d496:	2300      	movs	r3, #0
 801d498:	75fb      	strb	r3, [r7, #23]
 801d49a:	e027      	b.n	801d4ec <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801d49c:	68fb      	ldr	r3, [r7, #12]
 801d49e:	0f1b      	lsrs	r3, r3, #28
 801d4a0:	2b09      	cmp	r3, #9
 801d4a2:	d80b      	bhi.n	801d4bc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 801d4a4:	68fb      	ldr	r3, [r7, #12]
 801d4a6:	0f1b      	lsrs	r3, r3, #28
 801d4a8:	b2da      	uxtb	r2, r3
 801d4aa:	7dfb      	ldrb	r3, [r7, #23]
 801d4ac:	005b      	lsls	r3, r3, #1
 801d4ae:	4619      	mov	r1, r3
 801d4b0:	68bb      	ldr	r3, [r7, #8]
 801d4b2:	440b      	add	r3, r1
 801d4b4:	3230      	adds	r2, #48	@ 0x30
 801d4b6:	b2d2      	uxtb	r2, r2
 801d4b8:	701a      	strb	r2, [r3, #0]
 801d4ba:	e00a      	b.n	801d4d2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801d4bc:	68fb      	ldr	r3, [r7, #12]
 801d4be:	0f1b      	lsrs	r3, r3, #28
 801d4c0:	b2da      	uxtb	r2, r3
 801d4c2:	7dfb      	ldrb	r3, [r7, #23]
 801d4c4:	005b      	lsls	r3, r3, #1
 801d4c6:	4619      	mov	r1, r3
 801d4c8:	68bb      	ldr	r3, [r7, #8]
 801d4ca:	440b      	add	r3, r1
 801d4cc:	3237      	adds	r2, #55	@ 0x37
 801d4ce:	b2d2      	uxtb	r2, r2
 801d4d0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801d4d2:	68fb      	ldr	r3, [r7, #12]
 801d4d4:	011b      	lsls	r3, r3, #4
 801d4d6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 801d4d8:	7dfb      	ldrb	r3, [r7, #23]
 801d4da:	005b      	lsls	r3, r3, #1
 801d4dc:	3301      	adds	r3, #1
 801d4de:	68ba      	ldr	r2, [r7, #8]
 801d4e0:	4413      	add	r3, r2
 801d4e2:	2200      	movs	r2, #0
 801d4e4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801d4e6:	7dfb      	ldrb	r3, [r7, #23]
 801d4e8:	3301      	adds	r3, #1
 801d4ea:	75fb      	strb	r3, [r7, #23]
 801d4ec:	7dfa      	ldrb	r2, [r7, #23]
 801d4ee:	79fb      	ldrb	r3, [r7, #7]
 801d4f0:	429a      	cmp	r2, r3
 801d4f2:	d3d3      	bcc.n	801d49c <IntToUnicode+0x18>
  }
}
 801d4f4:	bf00      	nop
 801d4f6:	bf00      	nop
 801d4f8:	371c      	adds	r7, #28
 801d4fa:	46bd      	mov	sp, r7
 801d4fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d500:	4770      	bx	lr
	...

0801d504 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 801d504:	b580      	push	{r7, lr}
 801d506:	b0ba      	sub	sp, #232	@ 0xe8
 801d508:	af00      	add	r7, sp, #0
 801d50a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801d50c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 801d510:	2200      	movs	r2, #0
 801d512:	601a      	str	r2, [r3, #0]
 801d514:	605a      	str	r2, [r3, #4]
 801d516:	609a      	str	r2, [r3, #8]
 801d518:	60da      	str	r2, [r3, #12]
 801d51a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 801d51c:	f107 0310 	add.w	r3, r7, #16
 801d520:	22c0      	movs	r2, #192	@ 0xc0
 801d522:	2100      	movs	r1, #0
 801d524:	4618      	mov	r0, r3
 801d526:	f000 fedd 	bl	801e2e4 <memset>
  if(pcdHandle->Instance==USB_OTG_HS)
 801d52a:	687b      	ldr	r3, [r7, #4]
 801d52c:	681b      	ldr	r3, [r3, #0]
 801d52e:	4a2c      	ldr	r2, [pc, #176]	@ (801d5e0 <HAL_PCD_MspInit+0xdc>)
 801d530:	4293      	cmp	r3, r2
 801d532:	d151      	bne.n	801d5d8 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 801d534:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 801d538:	f04f 0300 	mov.w	r3, #0
 801d53c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 801d540:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 801d544:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801d548:	f107 0310 	add.w	r3, r7, #16
 801d54c:	4618      	mov	r0, r3
 801d54e:	f7f7 fa1b 	bl	8014988 <HAL_RCCEx_PeriphCLKConfig>
 801d552:	4603      	mov	r3, r0
 801d554:	2b00      	cmp	r3, #0
 801d556:	d001      	beq.n	801d55c <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 801d558:	f7e4 fae2 	bl	8001b20 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 801d55c:	f7f6 f9dc 	bl	8013918 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 801d560:	4b20      	ldr	r3, [pc, #128]	@ (801d5e4 <HAL_PCD_MspInit+0xe0>)
 801d562:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801d566:	4a1f      	ldr	r2, [pc, #124]	@ (801d5e4 <HAL_PCD_MspInit+0xe0>)
 801d568:	f043 0302 	orr.w	r3, r3, #2
 801d56c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801d570:	4b1c      	ldr	r3, [pc, #112]	@ (801d5e4 <HAL_PCD_MspInit+0xe0>)
 801d572:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801d576:	f003 0302 	and.w	r3, r3, #2
 801d57a:	60fb      	str	r3, [r7, #12]
 801d57c:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_HS GPIO Configuration
    PB15     ------> USB_OTG_HS_DP
    PB14     ------> USB_OTG_HS_DM
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_14;
 801d57e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 801d582:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801d586:	2302      	movs	r3, #2
 801d588:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801d58c:	2300      	movs	r3, #0
 801d58e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801d592:	2300      	movs	r3, #0
 801d594:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG2_FS;
 801d598:	230c      	movs	r3, #12
 801d59a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801d59e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 801d5a2:	4619      	mov	r1, r3
 801d5a4:	4810      	ldr	r0, [pc, #64]	@ (801d5e8 <HAL_PCD_MspInit+0xe4>)
 801d5a6:	f7f3 fa47 	bl	8010a38 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 801d5aa:	4b0e      	ldr	r3, [pc, #56]	@ (801d5e4 <HAL_PCD_MspInit+0xe0>)
 801d5ac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 801d5b0:	4a0c      	ldr	r2, [pc, #48]	@ (801d5e4 <HAL_PCD_MspInit+0xe0>)
 801d5b2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 801d5b6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 801d5ba:	4b0a      	ldr	r3, [pc, #40]	@ (801d5e4 <HAL_PCD_MspInit+0xe0>)
 801d5bc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 801d5c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801d5c4:	60bb      	str	r3, [r7, #8]
 801d5c6:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 801d5c8:	2200      	movs	r2, #0
 801d5ca:	2100      	movs	r1, #0
 801d5cc:	204d      	movs	r0, #77	@ 0x4d
 801d5ce:	f7f2 f83d 	bl	800f64c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 801d5d2:	204d      	movs	r0, #77	@ 0x4d
 801d5d4:	f7f2 f854 	bl	800f680 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 801d5d8:	bf00      	nop
 801d5da:	37e8      	adds	r7, #232	@ 0xe8
 801d5dc:	46bd      	mov	sp, r7
 801d5de:	bd80      	pop	{r7, pc}
 801d5e0:	40040000 	.word	0x40040000
 801d5e4:	58024400 	.word	0x58024400
 801d5e8:	58020400 	.word	0x58020400

0801d5ec <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801d5ec:	b580      	push	{r7, lr}
 801d5ee:	b082      	sub	sp, #8
 801d5f0:	af00      	add	r7, sp, #0
 801d5f2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 801d5f4:	687b      	ldr	r3, [r7, #4]
 801d5f6:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 801d5fa:	687b      	ldr	r3, [r7, #4]
 801d5fc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 801d600:	4619      	mov	r1, r3
 801d602:	4610      	mov	r0, r2
 801d604:	f7fe fac9 	bl	801bb9a <USBD_LL_SetupStage>
}
 801d608:	bf00      	nop
 801d60a:	3708      	adds	r7, #8
 801d60c:	46bd      	mov	sp, r7
 801d60e:	bd80      	pop	{r7, pc}

0801d610 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801d610:	b580      	push	{r7, lr}
 801d612:	b082      	sub	sp, #8
 801d614:	af00      	add	r7, sp, #0
 801d616:	6078      	str	r0, [r7, #4]
 801d618:	460b      	mov	r3, r1
 801d61a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801d61c:	687b      	ldr	r3, [r7, #4]
 801d61e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 801d622:	78fa      	ldrb	r2, [r7, #3]
 801d624:	6879      	ldr	r1, [r7, #4]
 801d626:	4613      	mov	r3, r2
 801d628:	00db      	lsls	r3, r3, #3
 801d62a:	4413      	add	r3, r2
 801d62c:	009b      	lsls	r3, r3, #2
 801d62e:	440b      	add	r3, r1
 801d630:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801d634:	681a      	ldr	r2, [r3, #0]
 801d636:	78fb      	ldrb	r3, [r7, #3]
 801d638:	4619      	mov	r1, r3
 801d63a:	f7fe fb03 	bl	801bc44 <USBD_LL_DataOutStage>
}
 801d63e:	bf00      	nop
 801d640:	3708      	adds	r7, #8
 801d642:	46bd      	mov	sp, r7
 801d644:	bd80      	pop	{r7, pc}

0801d646 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801d646:	b580      	push	{r7, lr}
 801d648:	b082      	sub	sp, #8
 801d64a:	af00      	add	r7, sp, #0
 801d64c:	6078      	str	r0, [r7, #4]
 801d64e:	460b      	mov	r3, r1
 801d650:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801d652:	687b      	ldr	r3, [r7, #4]
 801d654:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 801d658:	78fa      	ldrb	r2, [r7, #3]
 801d65a:	6879      	ldr	r1, [r7, #4]
 801d65c:	4613      	mov	r3, r2
 801d65e:	00db      	lsls	r3, r3, #3
 801d660:	4413      	add	r3, r2
 801d662:	009b      	lsls	r3, r3, #2
 801d664:	440b      	add	r3, r1
 801d666:	3320      	adds	r3, #32
 801d668:	681a      	ldr	r2, [r3, #0]
 801d66a:	78fb      	ldrb	r3, [r7, #3]
 801d66c:	4619      	mov	r1, r3
 801d66e:	f7fe fb9c 	bl	801bdaa <USBD_LL_DataInStage>
}
 801d672:	bf00      	nop
 801d674:	3708      	adds	r7, #8
 801d676:	46bd      	mov	sp, r7
 801d678:	bd80      	pop	{r7, pc}

0801d67a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801d67a:	b580      	push	{r7, lr}
 801d67c:	b082      	sub	sp, #8
 801d67e:	af00      	add	r7, sp, #0
 801d680:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801d682:	687b      	ldr	r3, [r7, #4]
 801d684:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801d688:	4618      	mov	r0, r3
 801d68a:	f7fe fcd6 	bl	801c03a <USBD_LL_SOF>
}
 801d68e:	bf00      	nop
 801d690:	3708      	adds	r7, #8
 801d692:	46bd      	mov	sp, r7
 801d694:	bd80      	pop	{r7, pc}

0801d696 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801d696:	b580      	push	{r7, lr}
 801d698:	b084      	sub	sp, #16
 801d69a:	af00      	add	r7, sp, #0
 801d69c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801d69e:	2301      	movs	r3, #1
 801d6a0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 801d6a2:	687b      	ldr	r3, [r7, #4]
 801d6a4:	79db      	ldrb	r3, [r3, #7]
 801d6a6:	2b00      	cmp	r3, #0
 801d6a8:	d102      	bne.n	801d6b0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801d6aa:	2300      	movs	r3, #0
 801d6ac:	73fb      	strb	r3, [r7, #15]
 801d6ae:	e008      	b.n	801d6c2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 801d6b0:	687b      	ldr	r3, [r7, #4]
 801d6b2:	79db      	ldrb	r3, [r3, #7]
 801d6b4:	2b02      	cmp	r3, #2
 801d6b6:	d102      	bne.n	801d6be <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 801d6b8:	2301      	movs	r3, #1
 801d6ba:	73fb      	strb	r3, [r7, #15]
 801d6bc:	e001      	b.n	801d6c2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 801d6be:	f7e4 fa2f 	bl	8001b20 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801d6c2:	687b      	ldr	r3, [r7, #4]
 801d6c4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801d6c8:	7bfa      	ldrb	r2, [r7, #15]
 801d6ca:	4611      	mov	r1, r2
 801d6cc:	4618      	mov	r0, r3
 801d6ce:	f7fe fc70 	bl	801bfb2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801d6d2:	687b      	ldr	r3, [r7, #4]
 801d6d4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801d6d8:	4618      	mov	r0, r3
 801d6da:	f7fe fc18 	bl	801bf0e <USBD_LL_Reset>
}
 801d6de:	bf00      	nop
 801d6e0:	3710      	adds	r7, #16
 801d6e2:	46bd      	mov	sp, r7
 801d6e4:	bd80      	pop	{r7, pc}
	...

0801d6e8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801d6e8:	b580      	push	{r7, lr}
 801d6ea:	b082      	sub	sp, #8
 801d6ec:	af00      	add	r7, sp, #0
 801d6ee:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 801d6f0:	687b      	ldr	r3, [r7, #4]
 801d6f2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801d6f6:	4618      	mov	r0, r3
 801d6f8:	f7fe fc6b 	bl	801bfd2 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801d6fc:	687b      	ldr	r3, [r7, #4]
 801d6fe:	681b      	ldr	r3, [r3, #0]
 801d700:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801d704:	681b      	ldr	r3, [r3, #0]
 801d706:	687a      	ldr	r2, [r7, #4]
 801d708:	6812      	ldr	r2, [r2, #0]
 801d70a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801d70e:	f043 0301 	orr.w	r3, r3, #1
 801d712:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 801d714:	687b      	ldr	r3, [r7, #4]
 801d716:	7adb      	ldrb	r3, [r3, #11]
 801d718:	2b00      	cmp	r3, #0
 801d71a:	d005      	beq.n	801d728 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801d71c:	4b04      	ldr	r3, [pc, #16]	@ (801d730 <HAL_PCD_SuspendCallback+0x48>)
 801d71e:	691b      	ldr	r3, [r3, #16]
 801d720:	4a03      	ldr	r2, [pc, #12]	@ (801d730 <HAL_PCD_SuspendCallback+0x48>)
 801d722:	f043 0306 	orr.w	r3, r3, #6
 801d726:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 801d728:	bf00      	nop
 801d72a:	3708      	adds	r7, #8
 801d72c:	46bd      	mov	sp, r7
 801d72e:	bd80      	pop	{r7, pc}
 801d730:	e000ed00 	.word	0xe000ed00

0801d734 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801d734:	b580      	push	{r7, lr}
 801d736:	b082      	sub	sp, #8
 801d738:	af00      	add	r7, sp, #0
 801d73a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801d73c:	687b      	ldr	r3, [r7, #4]
 801d73e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801d742:	4618      	mov	r0, r3
 801d744:	f7fe fc61 	bl	801c00a <USBD_LL_Resume>
}
 801d748:	bf00      	nop
 801d74a:	3708      	adds	r7, #8
 801d74c:	46bd      	mov	sp, r7
 801d74e:	bd80      	pop	{r7, pc}

0801d750 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801d750:	b580      	push	{r7, lr}
 801d752:	b082      	sub	sp, #8
 801d754:	af00      	add	r7, sp, #0
 801d756:	6078      	str	r0, [r7, #4]
 801d758:	460b      	mov	r3, r1
 801d75a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801d75c:	687b      	ldr	r3, [r7, #4]
 801d75e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801d762:	78fa      	ldrb	r2, [r7, #3]
 801d764:	4611      	mov	r1, r2
 801d766:	4618      	mov	r0, r3
 801d768:	f7fe fcb9 	bl	801c0de <USBD_LL_IsoOUTIncomplete>
}
 801d76c:	bf00      	nop
 801d76e:	3708      	adds	r7, #8
 801d770:	46bd      	mov	sp, r7
 801d772:	bd80      	pop	{r7, pc}

0801d774 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801d774:	b580      	push	{r7, lr}
 801d776:	b082      	sub	sp, #8
 801d778:	af00      	add	r7, sp, #0
 801d77a:	6078      	str	r0, [r7, #4]
 801d77c:	460b      	mov	r3, r1
 801d77e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801d780:	687b      	ldr	r3, [r7, #4]
 801d782:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801d786:	78fa      	ldrb	r2, [r7, #3]
 801d788:	4611      	mov	r1, r2
 801d78a:	4618      	mov	r0, r3
 801d78c:	f7fe fc75 	bl	801c07a <USBD_LL_IsoINIncomplete>
}
 801d790:	bf00      	nop
 801d792:	3708      	adds	r7, #8
 801d794:	46bd      	mov	sp, r7
 801d796:	bd80      	pop	{r7, pc}

0801d798 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801d798:	b580      	push	{r7, lr}
 801d79a:	b082      	sub	sp, #8
 801d79c:	af00      	add	r7, sp, #0
 801d79e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 801d7a0:	687b      	ldr	r3, [r7, #4]
 801d7a2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801d7a6:	4618      	mov	r0, r3
 801d7a8:	f7fe fccb 	bl	801c142 <USBD_LL_DevConnected>
}
 801d7ac:	bf00      	nop
 801d7ae:	3708      	adds	r7, #8
 801d7b0:	46bd      	mov	sp, r7
 801d7b2:	bd80      	pop	{r7, pc}

0801d7b4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801d7b4:	b580      	push	{r7, lr}
 801d7b6:	b082      	sub	sp, #8
 801d7b8:	af00      	add	r7, sp, #0
 801d7ba:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 801d7bc:	687b      	ldr	r3, [r7, #4]
 801d7be:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801d7c2:	4618      	mov	r0, r3
 801d7c4:	f7fe fcc8 	bl	801c158 <USBD_LL_DevDisconnected>
}
 801d7c8:	bf00      	nop
 801d7ca:	3708      	adds	r7, #8
 801d7cc:	46bd      	mov	sp, r7
 801d7ce:	bd80      	pop	{r7, pc}

0801d7d0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 801d7d0:	b580      	push	{r7, lr}
 801d7d2:	b082      	sub	sp, #8
 801d7d4:	af00      	add	r7, sp, #0
 801d7d6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 801d7d8:	687b      	ldr	r3, [r7, #4]
 801d7da:	781b      	ldrb	r3, [r3, #0]
 801d7dc:	2b01      	cmp	r3, #1
 801d7de:	d140      	bne.n	801d862 <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 801d7e0:	4a22      	ldr	r2, [pc, #136]	@ (801d86c <USBD_LL_Init+0x9c>)
 801d7e2:	687b      	ldr	r3, [r7, #4]
 801d7e4:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
 801d7e8:	687b      	ldr	r3, [r7, #4]
 801d7ea:	4a20      	ldr	r2, [pc, #128]	@ (801d86c <USBD_LL_Init+0x9c>)
 801d7ec:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 801d7f0:	4b1e      	ldr	r3, [pc, #120]	@ (801d86c <USBD_LL_Init+0x9c>)
 801d7f2:	4a1f      	ldr	r2, [pc, #124]	@ (801d870 <USBD_LL_Init+0xa0>)
 801d7f4:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 801d7f6:	4b1d      	ldr	r3, [pc, #116]	@ (801d86c <USBD_LL_Init+0x9c>)
 801d7f8:	2209      	movs	r2, #9
 801d7fa:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 801d7fc:	4b1b      	ldr	r3, [pc, #108]	@ (801d86c <USBD_LL_Init+0x9c>)
 801d7fe:	2202      	movs	r2, #2
 801d800:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 801d802:	4b1a      	ldr	r3, [pc, #104]	@ (801d86c <USBD_LL_Init+0x9c>)
 801d804:	2200      	movs	r2, #0
 801d806:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 801d808:	4b18      	ldr	r3, [pc, #96]	@ (801d86c <USBD_LL_Init+0x9c>)
 801d80a:	2202      	movs	r2, #2
 801d80c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 801d80e:	4b17      	ldr	r3, [pc, #92]	@ (801d86c <USBD_LL_Init+0x9c>)
 801d810:	2200      	movs	r2, #0
 801d812:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 801d814:	4b15      	ldr	r3, [pc, #84]	@ (801d86c <USBD_LL_Init+0x9c>)
 801d816:	2200      	movs	r2, #0
 801d818:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 801d81a:	4b14      	ldr	r3, [pc, #80]	@ (801d86c <USBD_LL_Init+0x9c>)
 801d81c:	2200      	movs	r2, #0
 801d81e:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 801d820:	4b12      	ldr	r3, [pc, #72]	@ (801d86c <USBD_LL_Init+0x9c>)
 801d822:	2200      	movs	r2, #0
 801d824:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 801d826:	4b11      	ldr	r3, [pc, #68]	@ (801d86c <USBD_LL_Init+0x9c>)
 801d828:	2200      	movs	r2, #0
 801d82a:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 801d82c:	4b0f      	ldr	r3, [pc, #60]	@ (801d86c <USBD_LL_Init+0x9c>)
 801d82e:	2200      	movs	r2, #0
 801d830:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 801d832:	480e      	ldr	r0, [pc, #56]	@ (801d86c <USBD_LL_Init+0x9c>)
 801d834:	f7f4 fd76 	bl	8012324 <HAL_PCD_Init>
 801d838:	4603      	mov	r3, r0
 801d83a:	2b00      	cmp	r3, #0
 801d83c:	d001      	beq.n	801d842 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 801d83e:	f7e4 f96f 	bl	8001b20 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_HS_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 801d842:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801d846:	4809      	ldr	r0, [pc, #36]	@ (801d86c <USBD_LL_Init+0x9c>)
 801d848:	f7f5 ffcb 	bl	80137e2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 801d84c:	2280      	movs	r2, #128	@ 0x80
 801d84e:	2100      	movs	r1, #0
 801d850:	4806      	ldr	r0, [pc, #24]	@ (801d86c <USBD_LL_Init+0x9c>)
 801d852:	f7f5 ff7f 	bl	8013754 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 801d856:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 801d85a:	2101      	movs	r1, #1
 801d85c:	4803      	ldr	r0, [pc, #12]	@ (801d86c <USBD_LL_Init+0x9c>)
 801d85e:	f7f5 ff79 	bl	8013754 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_HS_Configuration */
  }
  return USBD_OK;
 801d862:	2300      	movs	r3, #0
}
 801d864:	4618      	mov	r0, r3
 801d866:	3708      	adds	r7, #8
 801d868:	46bd      	mov	sp, r7
 801d86a:	bd80      	pop	{r7, pc}
 801d86c:	240453ec 	.word	0x240453ec
 801d870:	40040000 	.word	0x40040000

0801d874 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 801d874:	b580      	push	{r7, lr}
 801d876:	b084      	sub	sp, #16
 801d878:	af00      	add	r7, sp, #0
 801d87a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801d87c:	2300      	movs	r3, #0
 801d87e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801d880:	2300      	movs	r3, #0
 801d882:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 801d884:	687b      	ldr	r3, [r7, #4]
 801d886:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801d88a:	4618      	mov	r0, r3
 801d88c:	f7f4 fe56 	bl	801253c <HAL_PCD_Start>
 801d890:	4603      	mov	r3, r0
 801d892:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801d894:	7bfb      	ldrb	r3, [r7, #15]
 801d896:	4618      	mov	r0, r3
 801d898:	f000 f942 	bl	801db20 <USBD_Get_USB_Status>
 801d89c:	4603      	mov	r3, r0
 801d89e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801d8a0:	7bbb      	ldrb	r3, [r7, #14]
}
 801d8a2:	4618      	mov	r0, r3
 801d8a4:	3710      	adds	r7, #16
 801d8a6:	46bd      	mov	sp, r7
 801d8a8:	bd80      	pop	{r7, pc}

0801d8aa <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801d8aa:	b580      	push	{r7, lr}
 801d8ac:	b084      	sub	sp, #16
 801d8ae:	af00      	add	r7, sp, #0
 801d8b0:	6078      	str	r0, [r7, #4]
 801d8b2:	4608      	mov	r0, r1
 801d8b4:	4611      	mov	r1, r2
 801d8b6:	461a      	mov	r2, r3
 801d8b8:	4603      	mov	r3, r0
 801d8ba:	70fb      	strb	r3, [r7, #3]
 801d8bc:	460b      	mov	r3, r1
 801d8be:	70bb      	strb	r3, [r7, #2]
 801d8c0:	4613      	mov	r3, r2
 801d8c2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801d8c4:	2300      	movs	r3, #0
 801d8c6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801d8c8:	2300      	movs	r3, #0
 801d8ca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801d8cc:	687b      	ldr	r3, [r7, #4]
 801d8ce:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801d8d2:	78bb      	ldrb	r3, [r7, #2]
 801d8d4:	883a      	ldrh	r2, [r7, #0]
 801d8d6:	78f9      	ldrb	r1, [r7, #3]
 801d8d8:	f7f5 fb57 	bl	8012f8a <HAL_PCD_EP_Open>
 801d8dc:	4603      	mov	r3, r0
 801d8de:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801d8e0:	7bfb      	ldrb	r3, [r7, #15]
 801d8e2:	4618      	mov	r0, r3
 801d8e4:	f000 f91c 	bl	801db20 <USBD_Get_USB_Status>
 801d8e8:	4603      	mov	r3, r0
 801d8ea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801d8ec:	7bbb      	ldrb	r3, [r7, #14]
}
 801d8ee:	4618      	mov	r0, r3
 801d8f0:	3710      	adds	r7, #16
 801d8f2:	46bd      	mov	sp, r7
 801d8f4:	bd80      	pop	{r7, pc}

0801d8f6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801d8f6:	b580      	push	{r7, lr}
 801d8f8:	b084      	sub	sp, #16
 801d8fa:	af00      	add	r7, sp, #0
 801d8fc:	6078      	str	r0, [r7, #4]
 801d8fe:	460b      	mov	r3, r1
 801d900:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801d902:	2300      	movs	r3, #0
 801d904:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801d906:	2300      	movs	r3, #0
 801d908:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801d90a:	687b      	ldr	r3, [r7, #4]
 801d90c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801d910:	78fa      	ldrb	r2, [r7, #3]
 801d912:	4611      	mov	r1, r2
 801d914:	4618      	mov	r0, r3
 801d916:	f7f5 fba2 	bl	801305e <HAL_PCD_EP_Close>
 801d91a:	4603      	mov	r3, r0
 801d91c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801d91e:	7bfb      	ldrb	r3, [r7, #15]
 801d920:	4618      	mov	r0, r3
 801d922:	f000 f8fd 	bl	801db20 <USBD_Get_USB_Status>
 801d926:	4603      	mov	r3, r0
 801d928:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801d92a:	7bbb      	ldrb	r3, [r7, #14]
}
 801d92c:	4618      	mov	r0, r3
 801d92e:	3710      	adds	r7, #16
 801d930:	46bd      	mov	sp, r7
 801d932:	bd80      	pop	{r7, pc}

0801d934 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801d934:	b580      	push	{r7, lr}
 801d936:	b084      	sub	sp, #16
 801d938:	af00      	add	r7, sp, #0
 801d93a:	6078      	str	r0, [r7, #4]
 801d93c:	460b      	mov	r3, r1
 801d93e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801d940:	2300      	movs	r3, #0
 801d942:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801d944:	2300      	movs	r3, #0
 801d946:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801d948:	687b      	ldr	r3, [r7, #4]
 801d94a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801d94e:	78fa      	ldrb	r2, [r7, #3]
 801d950:	4611      	mov	r1, r2
 801d952:	4618      	mov	r0, r3
 801d954:	f7f5 fc5a 	bl	801320c <HAL_PCD_EP_SetStall>
 801d958:	4603      	mov	r3, r0
 801d95a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801d95c:	7bfb      	ldrb	r3, [r7, #15]
 801d95e:	4618      	mov	r0, r3
 801d960:	f000 f8de 	bl	801db20 <USBD_Get_USB_Status>
 801d964:	4603      	mov	r3, r0
 801d966:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801d968:	7bbb      	ldrb	r3, [r7, #14]
}
 801d96a:	4618      	mov	r0, r3
 801d96c:	3710      	adds	r7, #16
 801d96e:	46bd      	mov	sp, r7
 801d970:	bd80      	pop	{r7, pc}

0801d972 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801d972:	b580      	push	{r7, lr}
 801d974:	b084      	sub	sp, #16
 801d976:	af00      	add	r7, sp, #0
 801d978:	6078      	str	r0, [r7, #4]
 801d97a:	460b      	mov	r3, r1
 801d97c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801d97e:	2300      	movs	r3, #0
 801d980:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801d982:	2300      	movs	r3, #0
 801d984:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801d986:	687b      	ldr	r3, [r7, #4]
 801d988:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801d98c:	78fa      	ldrb	r2, [r7, #3]
 801d98e:	4611      	mov	r1, r2
 801d990:	4618      	mov	r0, r3
 801d992:	f7f5 fc9e 	bl	80132d2 <HAL_PCD_EP_ClrStall>
 801d996:	4603      	mov	r3, r0
 801d998:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801d99a:	7bfb      	ldrb	r3, [r7, #15]
 801d99c:	4618      	mov	r0, r3
 801d99e:	f000 f8bf 	bl	801db20 <USBD_Get_USB_Status>
 801d9a2:	4603      	mov	r3, r0
 801d9a4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801d9a6:	7bbb      	ldrb	r3, [r7, #14]
}
 801d9a8:	4618      	mov	r0, r3
 801d9aa:	3710      	adds	r7, #16
 801d9ac:	46bd      	mov	sp, r7
 801d9ae:	bd80      	pop	{r7, pc}

0801d9b0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801d9b0:	b480      	push	{r7}
 801d9b2:	b085      	sub	sp, #20
 801d9b4:	af00      	add	r7, sp, #0
 801d9b6:	6078      	str	r0, [r7, #4]
 801d9b8:	460b      	mov	r3, r1
 801d9ba:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 801d9bc:	687b      	ldr	r3, [r7, #4]
 801d9be:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801d9c2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 801d9c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801d9c8:	2b00      	cmp	r3, #0
 801d9ca:	da0b      	bge.n	801d9e4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 801d9cc:	78fb      	ldrb	r3, [r7, #3]
 801d9ce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801d9d2:	68f9      	ldr	r1, [r7, #12]
 801d9d4:	4613      	mov	r3, r2
 801d9d6:	00db      	lsls	r3, r3, #3
 801d9d8:	4413      	add	r3, r2
 801d9da:	009b      	lsls	r3, r3, #2
 801d9dc:	440b      	add	r3, r1
 801d9de:	3316      	adds	r3, #22
 801d9e0:	781b      	ldrb	r3, [r3, #0]
 801d9e2:	e00b      	b.n	801d9fc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801d9e4:	78fb      	ldrb	r3, [r7, #3]
 801d9e6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801d9ea:	68f9      	ldr	r1, [r7, #12]
 801d9ec:	4613      	mov	r3, r2
 801d9ee:	00db      	lsls	r3, r3, #3
 801d9f0:	4413      	add	r3, r2
 801d9f2:	009b      	lsls	r3, r3, #2
 801d9f4:	440b      	add	r3, r1
 801d9f6:	f203 2356 	addw	r3, r3, #598	@ 0x256
 801d9fa:	781b      	ldrb	r3, [r3, #0]
  }
}
 801d9fc:	4618      	mov	r0, r3
 801d9fe:	3714      	adds	r7, #20
 801da00:	46bd      	mov	sp, r7
 801da02:	f85d 7b04 	ldr.w	r7, [sp], #4
 801da06:	4770      	bx	lr

0801da08 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801da08:	b580      	push	{r7, lr}
 801da0a:	b084      	sub	sp, #16
 801da0c:	af00      	add	r7, sp, #0
 801da0e:	6078      	str	r0, [r7, #4]
 801da10:	460b      	mov	r3, r1
 801da12:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801da14:	2300      	movs	r3, #0
 801da16:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801da18:	2300      	movs	r3, #0
 801da1a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801da1c:	687b      	ldr	r3, [r7, #4]
 801da1e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801da22:	78fa      	ldrb	r2, [r7, #3]
 801da24:	4611      	mov	r1, r2
 801da26:	4618      	mov	r0, r3
 801da28:	f7f5 fa8b 	bl	8012f42 <HAL_PCD_SetAddress>
 801da2c:	4603      	mov	r3, r0
 801da2e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801da30:	7bfb      	ldrb	r3, [r7, #15]
 801da32:	4618      	mov	r0, r3
 801da34:	f000 f874 	bl	801db20 <USBD_Get_USB_Status>
 801da38:	4603      	mov	r3, r0
 801da3a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801da3c:	7bbb      	ldrb	r3, [r7, #14]
}
 801da3e:	4618      	mov	r0, r3
 801da40:	3710      	adds	r7, #16
 801da42:	46bd      	mov	sp, r7
 801da44:	bd80      	pop	{r7, pc}

0801da46 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801da46:	b580      	push	{r7, lr}
 801da48:	b086      	sub	sp, #24
 801da4a:	af00      	add	r7, sp, #0
 801da4c:	60f8      	str	r0, [r7, #12]
 801da4e:	607a      	str	r2, [r7, #4]
 801da50:	603b      	str	r3, [r7, #0]
 801da52:	460b      	mov	r3, r1
 801da54:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801da56:	2300      	movs	r3, #0
 801da58:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801da5a:	2300      	movs	r3, #0
 801da5c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801da5e:	68fb      	ldr	r3, [r7, #12]
 801da60:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801da64:	7af9      	ldrb	r1, [r7, #11]
 801da66:	683b      	ldr	r3, [r7, #0]
 801da68:	687a      	ldr	r2, [r7, #4]
 801da6a:	f7f5 fb95 	bl	8013198 <HAL_PCD_EP_Transmit>
 801da6e:	4603      	mov	r3, r0
 801da70:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801da72:	7dfb      	ldrb	r3, [r7, #23]
 801da74:	4618      	mov	r0, r3
 801da76:	f000 f853 	bl	801db20 <USBD_Get_USB_Status>
 801da7a:	4603      	mov	r3, r0
 801da7c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801da7e:	7dbb      	ldrb	r3, [r7, #22]
}
 801da80:	4618      	mov	r0, r3
 801da82:	3718      	adds	r7, #24
 801da84:	46bd      	mov	sp, r7
 801da86:	bd80      	pop	{r7, pc}

0801da88 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801da88:	b580      	push	{r7, lr}
 801da8a:	b086      	sub	sp, #24
 801da8c:	af00      	add	r7, sp, #0
 801da8e:	60f8      	str	r0, [r7, #12]
 801da90:	607a      	str	r2, [r7, #4]
 801da92:	603b      	str	r3, [r7, #0]
 801da94:	460b      	mov	r3, r1
 801da96:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801da98:	2300      	movs	r3, #0
 801da9a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801da9c:	2300      	movs	r3, #0
 801da9e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801daa0:	68fb      	ldr	r3, [r7, #12]
 801daa2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801daa6:	7af9      	ldrb	r1, [r7, #11]
 801daa8:	683b      	ldr	r3, [r7, #0]
 801daaa:	687a      	ldr	r2, [r7, #4]
 801daac:	f7f5 fb21 	bl	80130f2 <HAL_PCD_EP_Receive>
 801dab0:	4603      	mov	r3, r0
 801dab2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801dab4:	7dfb      	ldrb	r3, [r7, #23]
 801dab6:	4618      	mov	r0, r3
 801dab8:	f000 f832 	bl	801db20 <USBD_Get_USB_Status>
 801dabc:	4603      	mov	r3, r0
 801dabe:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801dac0:	7dbb      	ldrb	r3, [r7, #22]
}
 801dac2:	4618      	mov	r0, r3
 801dac4:	3718      	adds	r7, #24
 801dac6:	46bd      	mov	sp, r7
 801dac8:	bd80      	pop	{r7, pc}

0801daca <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801daca:	b580      	push	{r7, lr}
 801dacc:	b082      	sub	sp, #8
 801dace:	af00      	add	r7, sp, #0
 801dad0:	6078      	str	r0, [r7, #4]
 801dad2:	460b      	mov	r3, r1
 801dad4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801dad6:	687b      	ldr	r3, [r7, #4]
 801dad8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801dadc:	78fa      	ldrb	r2, [r7, #3]
 801dade:	4611      	mov	r1, r2
 801dae0:	4618      	mov	r0, r3
 801dae2:	f7f5 fb41 	bl	8013168 <HAL_PCD_EP_GetRxCount>
 801dae6:	4603      	mov	r3, r0
}
 801dae8:	4618      	mov	r0, r3
 801daea:	3708      	adds	r7, #8
 801daec:	46bd      	mov	sp, r7
 801daee:	bd80      	pop	{r7, pc}

0801daf0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 801daf0:	b480      	push	{r7}
 801daf2:	b083      	sub	sp, #12
 801daf4:	af00      	add	r7, sp, #0
 801daf6:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 801daf8:	4b03      	ldr	r3, [pc, #12]	@ (801db08 <USBD_static_malloc+0x18>)
}
 801dafa:	4618      	mov	r0, r3
 801dafc:	370c      	adds	r7, #12
 801dafe:	46bd      	mov	sp, r7
 801db00:	f85d 7b04 	ldr.w	r7, [sp], #4
 801db04:	4770      	bx	lr
 801db06:	bf00      	nop
 801db08:	240458d0 	.word	0x240458d0

0801db0c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 801db0c:	b480      	push	{r7}
 801db0e:	b083      	sub	sp, #12
 801db10:	af00      	add	r7, sp, #0
 801db12:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 801db14:	bf00      	nop
 801db16:	370c      	adds	r7, #12
 801db18:	46bd      	mov	sp, r7
 801db1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801db1e:	4770      	bx	lr

0801db20 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 801db20:	b480      	push	{r7}
 801db22:	b085      	sub	sp, #20
 801db24:	af00      	add	r7, sp, #0
 801db26:	4603      	mov	r3, r0
 801db28:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801db2a:	2300      	movs	r3, #0
 801db2c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801db2e:	79fb      	ldrb	r3, [r7, #7]
 801db30:	2b03      	cmp	r3, #3
 801db32:	d817      	bhi.n	801db64 <USBD_Get_USB_Status+0x44>
 801db34:	a201      	add	r2, pc, #4	@ (adr r2, 801db3c <USBD_Get_USB_Status+0x1c>)
 801db36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801db3a:	bf00      	nop
 801db3c:	0801db4d 	.word	0x0801db4d
 801db40:	0801db53 	.word	0x0801db53
 801db44:	0801db59 	.word	0x0801db59
 801db48:	0801db5f 	.word	0x0801db5f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 801db4c:	2300      	movs	r3, #0
 801db4e:	73fb      	strb	r3, [r7, #15]
    break;
 801db50:	e00b      	b.n	801db6a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801db52:	2303      	movs	r3, #3
 801db54:	73fb      	strb	r3, [r7, #15]
    break;
 801db56:	e008      	b.n	801db6a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801db58:	2301      	movs	r3, #1
 801db5a:	73fb      	strb	r3, [r7, #15]
    break;
 801db5c:	e005      	b.n	801db6a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801db5e:	2303      	movs	r3, #3
 801db60:	73fb      	strb	r3, [r7, #15]
    break;
 801db62:	e002      	b.n	801db6a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 801db64:	2303      	movs	r3, #3
 801db66:	73fb      	strb	r3, [r7, #15]
    break;
 801db68:	bf00      	nop
  }
  return usb_status;
 801db6a:	7bfb      	ldrb	r3, [r7, #15]
}
 801db6c:	4618      	mov	r0, r3
 801db6e:	3714      	adds	r7, #20
 801db70:	46bd      	mov	sp, r7
 801db72:	f85d 7b04 	ldr.w	r7, [sp], #4
 801db76:	4770      	bx	lr

0801db78 <srand>:
 801db78:	b538      	push	{r3, r4, r5, lr}
 801db7a:	4b10      	ldr	r3, [pc, #64]	@ (801dbbc <srand+0x44>)
 801db7c:	681d      	ldr	r5, [r3, #0]
 801db7e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801db80:	4604      	mov	r4, r0
 801db82:	b9b3      	cbnz	r3, 801dbb2 <srand+0x3a>
 801db84:	2018      	movs	r0, #24
 801db86:	f000 fce1 	bl	801e54c <malloc>
 801db8a:	4602      	mov	r2, r0
 801db8c:	6328      	str	r0, [r5, #48]	@ 0x30
 801db8e:	b920      	cbnz	r0, 801db9a <srand+0x22>
 801db90:	4b0b      	ldr	r3, [pc, #44]	@ (801dbc0 <srand+0x48>)
 801db92:	480c      	ldr	r0, [pc, #48]	@ (801dbc4 <srand+0x4c>)
 801db94:	2146      	movs	r1, #70	@ 0x46
 801db96:	f000 fc71 	bl	801e47c <__assert_func>
 801db9a:	490b      	ldr	r1, [pc, #44]	@ (801dbc8 <srand+0x50>)
 801db9c:	4b0b      	ldr	r3, [pc, #44]	@ (801dbcc <srand+0x54>)
 801db9e:	e9c0 1300 	strd	r1, r3, [r0]
 801dba2:	4b0b      	ldr	r3, [pc, #44]	@ (801dbd0 <srand+0x58>)
 801dba4:	6083      	str	r3, [r0, #8]
 801dba6:	230b      	movs	r3, #11
 801dba8:	8183      	strh	r3, [r0, #12]
 801dbaa:	2100      	movs	r1, #0
 801dbac:	2001      	movs	r0, #1
 801dbae:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801dbb2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801dbb4:	2200      	movs	r2, #0
 801dbb6:	611c      	str	r4, [r3, #16]
 801dbb8:	615a      	str	r2, [r3, #20]
 801dbba:	bd38      	pop	{r3, r4, r5, pc}
 801dbbc:	240001e0 	.word	0x240001e0
 801dbc0:	0802fccc 	.word	0x0802fccc
 801dbc4:	0802fce3 	.word	0x0802fce3
 801dbc8:	abcd330e 	.word	0xabcd330e
 801dbcc:	e66d1234 	.word	0xe66d1234
 801dbd0:	0005deec 	.word	0x0005deec

0801dbd4 <rand>:
 801dbd4:	4b16      	ldr	r3, [pc, #88]	@ (801dc30 <rand+0x5c>)
 801dbd6:	b510      	push	{r4, lr}
 801dbd8:	681c      	ldr	r4, [r3, #0]
 801dbda:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801dbdc:	b9b3      	cbnz	r3, 801dc0c <rand+0x38>
 801dbde:	2018      	movs	r0, #24
 801dbe0:	f000 fcb4 	bl	801e54c <malloc>
 801dbe4:	4602      	mov	r2, r0
 801dbe6:	6320      	str	r0, [r4, #48]	@ 0x30
 801dbe8:	b920      	cbnz	r0, 801dbf4 <rand+0x20>
 801dbea:	4b12      	ldr	r3, [pc, #72]	@ (801dc34 <rand+0x60>)
 801dbec:	4812      	ldr	r0, [pc, #72]	@ (801dc38 <rand+0x64>)
 801dbee:	2152      	movs	r1, #82	@ 0x52
 801dbf0:	f000 fc44 	bl	801e47c <__assert_func>
 801dbf4:	4911      	ldr	r1, [pc, #68]	@ (801dc3c <rand+0x68>)
 801dbf6:	4b12      	ldr	r3, [pc, #72]	@ (801dc40 <rand+0x6c>)
 801dbf8:	e9c0 1300 	strd	r1, r3, [r0]
 801dbfc:	4b11      	ldr	r3, [pc, #68]	@ (801dc44 <rand+0x70>)
 801dbfe:	6083      	str	r3, [r0, #8]
 801dc00:	230b      	movs	r3, #11
 801dc02:	8183      	strh	r3, [r0, #12]
 801dc04:	2100      	movs	r1, #0
 801dc06:	2001      	movs	r0, #1
 801dc08:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801dc0c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801dc0e:	480e      	ldr	r0, [pc, #56]	@ (801dc48 <rand+0x74>)
 801dc10:	690b      	ldr	r3, [r1, #16]
 801dc12:	694c      	ldr	r4, [r1, #20]
 801dc14:	4a0d      	ldr	r2, [pc, #52]	@ (801dc4c <rand+0x78>)
 801dc16:	4358      	muls	r0, r3
 801dc18:	fb02 0004 	mla	r0, r2, r4, r0
 801dc1c:	fba3 3202 	umull	r3, r2, r3, r2
 801dc20:	3301      	adds	r3, #1
 801dc22:	eb40 0002 	adc.w	r0, r0, r2
 801dc26:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801dc2a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801dc2e:	bd10      	pop	{r4, pc}
 801dc30:	240001e0 	.word	0x240001e0
 801dc34:	0802fccc 	.word	0x0802fccc
 801dc38:	0802fce3 	.word	0x0802fce3
 801dc3c:	abcd330e 	.word	0xabcd330e
 801dc40:	e66d1234 	.word	0xe66d1234
 801dc44:	0005deec 	.word	0x0005deec
 801dc48:	5851f42d 	.word	0x5851f42d
 801dc4c:	4c957f2d 	.word	0x4c957f2d

0801dc50 <_strtol_l.isra.0>:
 801dc50:	2b24      	cmp	r3, #36	@ 0x24
 801dc52:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801dc56:	4686      	mov	lr, r0
 801dc58:	4690      	mov	r8, r2
 801dc5a:	d801      	bhi.n	801dc60 <_strtol_l.isra.0+0x10>
 801dc5c:	2b01      	cmp	r3, #1
 801dc5e:	d106      	bne.n	801dc6e <_strtol_l.isra.0+0x1e>
 801dc60:	f000 fbd0 	bl	801e404 <__errno>
 801dc64:	2316      	movs	r3, #22
 801dc66:	6003      	str	r3, [r0, #0]
 801dc68:	2000      	movs	r0, #0
 801dc6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801dc6e:	4834      	ldr	r0, [pc, #208]	@ (801dd40 <_strtol_l.isra.0+0xf0>)
 801dc70:	460d      	mov	r5, r1
 801dc72:	462a      	mov	r2, r5
 801dc74:	f815 4b01 	ldrb.w	r4, [r5], #1
 801dc78:	5d06      	ldrb	r6, [r0, r4]
 801dc7a:	f016 0608 	ands.w	r6, r6, #8
 801dc7e:	d1f8      	bne.n	801dc72 <_strtol_l.isra.0+0x22>
 801dc80:	2c2d      	cmp	r4, #45	@ 0x2d
 801dc82:	d110      	bne.n	801dca6 <_strtol_l.isra.0+0x56>
 801dc84:	782c      	ldrb	r4, [r5, #0]
 801dc86:	2601      	movs	r6, #1
 801dc88:	1c95      	adds	r5, r2, #2
 801dc8a:	f033 0210 	bics.w	r2, r3, #16
 801dc8e:	d115      	bne.n	801dcbc <_strtol_l.isra.0+0x6c>
 801dc90:	2c30      	cmp	r4, #48	@ 0x30
 801dc92:	d10d      	bne.n	801dcb0 <_strtol_l.isra.0+0x60>
 801dc94:	782a      	ldrb	r2, [r5, #0]
 801dc96:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801dc9a:	2a58      	cmp	r2, #88	@ 0x58
 801dc9c:	d108      	bne.n	801dcb0 <_strtol_l.isra.0+0x60>
 801dc9e:	786c      	ldrb	r4, [r5, #1]
 801dca0:	3502      	adds	r5, #2
 801dca2:	2310      	movs	r3, #16
 801dca4:	e00a      	b.n	801dcbc <_strtol_l.isra.0+0x6c>
 801dca6:	2c2b      	cmp	r4, #43	@ 0x2b
 801dca8:	bf04      	itt	eq
 801dcaa:	782c      	ldrbeq	r4, [r5, #0]
 801dcac:	1c95      	addeq	r5, r2, #2
 801dcae:	e7ec      	b.n	801dc8a <_strtol_l.isra.0+0x3a>
 801dcb0:	2b00      	cmp	r3, #0
 801dcb2:	d1f6      	bne.n	801dca2 <_strtol_l.isra.0+0x52>
 801dcb4:	2c30      	cmp	r4, #48	@ 0x30
 801dcb6:	bf14      	ite	ne
 801dcb8:	230a      	movne	r3, #10
 801dcba:	2308      	moveq	r3, #8
 801dcbc:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801dcc0:	f10c 3cff 	add.w	ip, ip, #4294967295
 801dcc4:	2200      	movs	r2, #0
 801dcc6:	fbbc f9f3 	udiv	r9, ip, r3
 801dcca:	4610      	mov	r0, r2
 801dccc:	fb03 ca19 	mls	sl, r3, r9, ip
 801dcd0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 801dcd4:	2f09      	cmp	r7, #9
 801dcd6:	d80f      	bhi.n	801dcf8 <_strtol_l.isra.0+0xa8>
 801dcd8:	463c      	mov	r4, r7
 801dcda:	42a3      	cmp	r3, r4
 801dcdc:	dd1b      	ble.n	801dd16 <_strtol_l.isra.0+0xc6>
 801dcde:	1c57      	adds	r7, r2, #1
 801dce0:	d007      	beq.n	801dcf2 <_strtol_l.isra.0+0xa2>
 801dce2:	4581      	cmp	r9, r0
 801dce4:	d314      	bcc.n	801dd10 <_strtol_l.isra.0+0xc0>
 801dce6:	d101      	bne.n	801dcec <_strtol_l.isra.0+0x9c>
 801dce8:	45a2      	cmp	sl, r4
 801dcea:	db11      	blt.n	801dd10 <_strtol_l.isra.0+0xc0>
 801dcec:	fb00 4003 	mla	r0, r0, r3, r4
 801dcf0:	2201      	movs	r2, #1
 801dcf2:	f815 4b01 	ldrb.w	r4, [r5], #1
 801dcf6:	e7eb      	b.n	801dcd0 <_strtol_l.isra.0+0x80>
 801dcf8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 801dcfc:	2f19      	cmp	r7, #25
 801dcfe:	d801      	bhi.n	801dd04 <_strtol_l.isra.0+0xb4>
 801dd00:	3c37      	subs	r4, #55	@ 0x37
 801dd02:	e7ea      	b.n	801dcda <_strtol_l.isra.0+0x8a>
 801dd04:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801dd08:	2f19      	cmp	r7, #25
 801dd0a:	d804      	bhi.n	801dd16 <_strtol_l.isra.0+0xc6>
 801dd0c:	3c57      	subs	r4, #87	@ 0x57
 801dd0e:	e7e4      	b.n	801dcda <_strtol_l.isra.0+0x8a>
 801dd10:	f04f 32ff 	mov.w	r2, #4294967295
 801dd14:	e7ed      	b.n	801dcf2 <_strtol_l.isra.0+0xa2>
 801dd16:	1c53      	adds	r3, r2, #1
 801dd18:	d108      	bne.n	801dd2c <_strtol_l.isra.0+0xdc>
 801dd1a:	2322      	movs	r3, #34	@ 0x22
 801dd1c:	f8ce 3000 	str.w	r3, [lr]
 801dd20:	4660      	mov	r0, ip
 801dd22:	f1b8 0f00 	cmp.w	r8, #0
 801dd26:	d0a0      	beq.n	801dc6a <_strtol_l.isra.0+0x1a>
 801dd28:	1e69      	subs	r1, r5, #1
 801dd2a:	e006      	b.n	801dd3a <_strtol_l.isra.0+0xea>
 801dd2c:	b106      	cbz	r6, 801dd30 <_strtol_l.isra.0+0xe0>
 801dd2e:	4240      	negs	r0, r0
 801dd30:	f1b8 0f00 	cmp.w	r8, #0
 801dd34:	d099      	beq.n	801dc6a <_strtol_l.isra.0+0x1a>
 801dd36:	2a00      	cmp	r2, #0
 801dd38:	d1f6      	bne.n	801dd28 <_strtol_l.isra.0+0xd8>
 801dd3a:	f8c8 1000 	str.w	r1, [r8]
 801dd3e:	e794      	b.n	801dc6a <_strtol_l.isra.0+0x1a>
 801dd40:	0802fdc6 	.word	0x0802fdc6

0801dd44 <_strtol_r>:
 801dd44:	f7ff bf84 	b.w	801dc50 <_strtol_l.isra.0>

0801dd48 <strtol>:
 801dd48:	4613      	mov	r3, r2
 801dd4a:	460a      	mov	r2, r1
 801dd4c:	4601      	mov	r1, r0
 801dd4e:	4802      	ldr	r0, [pc, #8]	@ (801dd58 <strtol+0x10>)
 801dd50:	6800      	ldr	r0, [r0, #0]
 801dd52:	f7ff bf7d 	b.w	801dc50 <_strtol_l.isra.0>
 801dd56:	bf00      	nop
 801dd58:	240001e0 	.word	0x240001e0

0801dd5c <std>:
 801dd5c:	2300      	movs	r3, #0
 801dd5e:	b510      	push	{r4, lr}
 801dd60:	4604      	mov	r4, r0
 801dd62:	e9c0 3300 	strd	r3, r3, [r0]
 801dd66:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801dd6a:	6083      	str	r3, [r0, #8]
 801dd6c:	8181      	strh	r1, [r0, #12]
 801dd6e:	6643      	str	r3, [r0, #100]	@ 0x64
 801dd70:	81c2      	strh	r2, [r0, #14]
 801dd72:	6183      	str	r3, [r0, #24]
 801dd74:	4619      	mov	r1, r3
 801dd76:	2208      	movs	r2, #8
 801dd78:	305c      	adds	r0, #92	@ 0x5c
 801dd7a:	f000 fab3 	bl	801e2e4 <memset>
 801dd7e:	4b0d      	ldr	r3, [pc, #52]	@ (801ddb4 <std+0x58>)
 801dd80:	6263      	str	r3, [r4, #36]	@ 0x24
 801dd82:	4b0d      	ldr	r3, [pc, #52]	@ (801ddb8 <std+0x5c>)
 801dd84:	62a3      	str	r3, [r4, #40]	@ 0x28
 801dd86:	4b0d      	ldr	r3, [pc, #52]	@ (801ddbc <std+0x60>)
 801dd88:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801dd8a:	4b0d      	ldr	r3, [pc, #52]	@ (801ddc0 <std+0x64>)
 801dd8c:	6323      	str	r3, [r4, #48]	@ 0x30
 801dd8e:	4b0d      	ldr	r3, [pc, #52]	@ (801ddc4 <std+0x68>)
 801dd90:	6224      	str	r4, [r4, #32]
 801dd92:	429c      	cmp	r4, r3
 801dd94:	d006      	beq.n	801dda4 <std+0x48>
 801dd96:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801dd9a:	4294      	cmp	r4, r2
 801dd9c:	d002      	beq.n	801dda4 <std+0x48>
 801dd9e:	33d0      	adds	r3, #208	@ 0xd0
 801dda0:	429c      	cmp	r4, r3
 801dda2:	d105      	bne.n	801ddb0 <std+0x54>
 801dda4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801dda8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801ddac:	f000 bb54 	b.w	801e458 <__retarget_lock_init_recursive>
 801ddb0:	bd10      	pop	{r4, pc}
 801ddb2:	bf00      	nop
 801ddb4:	0801e0c9 	.word	0x0801e0c9
 801ddb8:	0801e0ef 	.word	0x0801e0ef
 801ddbc:	0801e127 	.word	0x0801e127
 801ddc0:	0801e14b 	.word	0x0801e14b
 801ddc4:	24045af0 	.word	0x24045af0

0801ddc8 <stdio_exit_handler>:
 801ddc8:	4a02      	ldr	r2, [pc, #8]	@ (801ddd4 <stdio_exit_handler+0xc>)
 801ddca:	4903      	ldr	r1, [pc, #12]	@ (801ddd8 <stdio_exit_handler+0x10>)
 801ddcc:	4803      	ldr	r0, [pc, #12]	@ (801dddc <stdio_exit_handler+0x14>)
 801ddce:	f000 b869 	b.w	801dea4 <_fwalk_sglue>
 801ddd2:	bf00      	nop
 801ddd4:	240001d4 	.word	0x240001d4
 801ddd8:	0801f649 	.word	0x0801f649
 801dddc:	240001e4 	.word	0x240001e4

0801dde0 <cleanup_stdio>:
 801dde0:	6841      	ldr	r1, [r0, #4]
 801dde2:	4b0c      	ldr	r3, [pc, #48]	@ (801de14 <cleanup_stdio+0x34>)
 801dde4:	4299      	cmp	r1, r3
 801dde6:	b510      	push	{r4, lr}
 801dde8:	4604      	mov	r4, r0
 801ddea:	d001      	beq.n	801ddf0 <cleanup_stdio+0x10>
 801ddec:	f001 fc2c 	bl	801f648 <_fflush_r>
 801ddf0:	68a1      	ldr	r1, [r4, #8]
 801ddf2:	4b09      	ldr	r3, [pc, #36]	@ (801de18 <cleanup_stdio+0x38>)
 801ddf4:	4299      	cmp	r1, r3
 801ddf6:	d002      	beq.n	801ddfe <cleanup_stdio+0x1e>
 801ddf8:	4620      	mov	r0, r4
 801ddfa:	f001 fc25 	bl	801f648 <_fflush_r>
 801ddfe:	68e1      	ldr	r1, [r4, #12]
 801de00:	4b06      	ldr	r3, [pc, #24]	@ (801de1c <cleanup_stdio+0x3c>)
 801de02:	4299      	cmp	r1, r3
 801de04:	d004      	beq.n	801de10 <cleanup_stdio+0x30>
 801de06:	4620      	mov	r0, r4
 801de08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801de0c:	f001 bc1c 	b.w	801f648 <_fflush_r>
 801de10:	bd10      	pop	{r4, pc}
 801de12:	bf00      	nop
 801de14:	24045af0 	.word	0x24045af0
 801de18:	24045b58 	.word	0x24045b58
 801de1c:	24045bc0 	.word	0x24045bc0

0801de20 <global_stdio_init.part.0>:
 801de20:	b510      	push	{r4, lr}
 801de22:	4b0b      	ldr	r3, [pc, #44]	@ (801de50 <global_stdio_init.part.0+0x30>)
 801de24:	4c0b      	ldr	r4, [pc, #44]	@ (801de54 <global_stdio_init.part.0+0x34>)
 801de26:	4a0c      	ldr	r2, [pc, #48]	@ (801de58 <global_stdio_init.part.0+0x38>)
 801de28:	601a      	str	r2, [r3, #0]
 801de2a:	4620      	mov	r0, r4
 801de2c:	2200      	movs	r2, #0
 801de2e:	2104      	movs	r1, #4
 801de30:	f7ff ff94 	bl	801dd5c <std>
 801de34:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801de38:	2201      	movs	r2, #1
 801de3a:	2109      	movs	r1, #9
 801de3c:	f7ff ff8e 	bl	801dd5c <std>
 801de40:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801de44:	2202      	movs	r2, #2
 801de46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801de4a:	2112      	movs	r1, #18
 801de4c:	f7ff bf86 	b.w	801dd5c <std>
 801de50:	24045c28 	.word	0x24045c28
 801de54:	24045af0 	.word	0x24045af0
 801de58:	0801ddc9 	.word	0x0801ddc9

0801de5c <__sfp_lock_acquire>:
 801de5c:	4801      	ldr	r0, [pc, #4]	@ (801de64 <__sfp_lock_acquire+0x8>)
 801de5e:	f000 bafc 	b.w	801e45a <__retarget_lock_acquire_recursive>
 801de62:	bf00      	nop
 801de64:	24045c31 	.word	0x24045c31

0801de68 <__sfp_lock_release>:
 801de68:	4801      	ldr	r0, [pc, #4]	@ (801de70 <__sfp_lock_release+0x8>)
 801de6a:	f000 baf7 	b.w	801e45c <__retarget_lock_release_recursive>
 801de6e:	bf00      	nop
 801de70:	24045c31 	.word	0x24045c31

0801de74 <__sinit>:
 801de74:	b510      	push	{r4, lr}
 801de76:	4604      	mov	r4, r0
 801de78:	f7ff fff0 	bl	801de5c <__sfp_lock_acquire>
 801de7c:	6a23      	ldr	r3, [r4, #32]
 801de7e:	b11b      	cbz	r3, 801de88 <__sinit+0x14>
 801de80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801de84:	f7ff bff0 	b.w	801de68 <__sfp_lock_release>
 801de88:	4b04      	ldr	r3, [pc, #16]	@ (801de9c <__sinit+0x28>)
 801de8a:	6223      	str	r3, [r4, #32]
 801de8c:	4b04      	ldr	r3, [pc, #16]	@ (801dea0 <__sinit+0x2c>)
 801de8e:	681b      	ldr	r3, [r3, #0]
 801de90:	2b00      	cmp	r3, #0
 801de92:	d1f5      	bne.n	801de80 <__sinit+0xc>
 801de94:	f7ff ffc4 	bl	801de20 <global_stdio_init.part.0>
 801de98:	e7f2      	b.n	801de80 <__sinit+0xc>
 801de9a:	bf00      	nop
 801de9c:	0801dde1 	.word	0x0801dde1
 801dea0:	24045c28 	.word	0x24045c28

0801dea4 <_fwalk_sglue>:
 801dea4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801dea8:	4607      	mov	r7, r0
 801deaa:	4688      	mov	r8, r1
 801deac:	4614      	mov	r4, r2
 801deae:	2600      	movs	r6, #0
 801deb0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801deb4:	f1b9 0901 	subs.w	r9, r9, #1
 801deb8:	d505      	bpl.n	801dec6 <_fwalk_sglue+0x22>
 801deba:	6824      	ldr	r4, [r4, #0]
 801debc:	2c00      	cmp	r4, #0
 801debe:	d1f7      	bne.n	801deb0 <_fwalk_sglue+0xc>
 801dec0:	4630      	mov	r0, r6
 801dec2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801dec6:	89ab      	ldrh	r3, [r5, #12]
 801dec8:	2b01      	cmp	r3, #1
 801deca:	d907      	bls.n	801dedc <_fwalk_sglue+0x38>
 801decc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801ded0:	3301      	adds	r3, #1
 801ded2:	d003      	beq.n	801dedc <_fwalk_sglue+0x38>
 801ded4:	4629      	mov	r1, r5
 801ded6:	4638      	mov	r0, r7
 801ded8:	47c0      	blx	r8
 801deda:	4306      	orrs	r6, r0
 801dedc:	3568      	adds	r5, #104	@ 0x68
 801dede:	e7e9      	b.n	801deb4 <_fwalk_sglue+0x10>

0801dee0 <iprintf>:
 801dee0:	b40f      	push	{r0, r1, r2, r3}
 801dee2:	b507      	push	{r0, r1, r2, lr}
 801dee4:	4906      	ldr	r1, [pc, #24]	@ (801df00 <iprintf+0x20>)
 801dee6:	ab04      	add	r3, sp, #16
 801dee8:	6808      	ldr	r0, [r1, #0]
 801deea:	f853 2b04 	ldr.w	r2, [r3], #4
 801deee:	6881      	ldr	r1, [r0, #8]
 801def0:	9301      	str	r3, [sp, #4]
 801def2:	f000 ff33 	bl	801ed5c <_vfiprintf_r>
 801def6:	b003      	add	sp, #12
 801def8:	f85d eb04 	ldr.w	lr, [sp], #4
 801defc:	b004      	add	sp, #16
 801defe:	4770      	bx	lr
 801df00:	240001e0 	.word	0x240001e0

0801df04 <_puts_r>:
 801df04:	6a03      	ldr	r3, [r0, #32]
 801df06:	b570      	push	{r4, r5, r6, lr}
 801df08:	6884      	ldr	r4, [r0, #8]
 801df0a:	4605      	mov	r5, r0
 801df0c:	460e      	mov	r6, r1
 801df0e:	b90b      	cbnz	r3, 801df14 <_puts_r+0x10>
 801df10:	f7ff ffb0 	bl	801de74 <__sinit>
 801df14:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801df16:	07db      	lsls	r3, r3, #31
 801df18:	d405      	bmi.n	801df26 <_puts_r+0x22>
 801df1a:	89a3      	ldrh	r3, [r4, #12]
 801df1c:	0598      	lsls	r0, r3, #22
 801df1e:	d402      	bmi.n	801df26 <_puts_r+0x22>
 801df20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801df22:	f000 fa9a 	bl	801e45a <__retarget_lock_acquire_recursive>
 801df26:	89a3      	ldrh	r3, [r4, #12]
 801df28:	0719      	lsls	r1, r3, #28
 801df2a:	d502      	bpl.n	801df32 <_puts_r+0x2e>
 801df2c:	6923      	ldr	r3, [r4, #16]
 801df2e:	2b00      	cmp	r3, #0
 801df30:	d135      	bne.n	801df9e <_puts_r+0x9a>
 801df32:	4621      	mov	r1, r4
 801df34:	4628      	mov	r0, r5
 801df36:	f000 f955 	bl	801e1e4 <__swsetup_r>
 801df3a:	b380      	cbz	r0, 801df9e <_puts_r+0x9a>
 801df3c:	f04f 35ff 	mov.w	r5, #4294967295
 801df40:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801df42:	07da      	lsls	r2, r3, #31
 801df44:	d405      	bmi.n	801df52 <_puts_r+0x4e>
 801df46:	89a3      	ldrh	r3, [r4, #12]
 801df48:	059b      	lsls	r3, r3, #22
 801df4a:	d402      	bmi.n	801df52 <_puts_r+0x4e>
 801df4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801df4e:	f000 fa85 	bl	801e45c <__retarget_lock_release_recursive>
 801df52:	4628      	mov	r0, r5
 801df54:	bd70      	pop	{r4, r5, r6, pc}
 801df56:	2b00      	cmp	r3, #0
 801df58:	da04      	bge.n	801df64 <_puts_r+0x60>
 801df5a:	69a2      	ldr	r2, [r4, #24]
 801df5c:	429a      	cmp	r2, r3
 801df5e:	dc17      	bgt.n	801df90 <_puts_r+0x8c>
 801df60:	290a      	cmp	r1, #10
 801df62:	d015      	beq.n	801df90 <_puts_r+0x8c>
 801df64:	6823      	ldr	r3, [r4, #0]
 801df66:	1c5a      	adds	r2, r3, #1
 801df68:	6022      	str	r2, [r4, #0]
 801df6a:	7019      	strb	r1, [r3, #0]
 801df6c:	68a3      	ldr	r3, [r4, #8]
 801df6e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801df72:	3b01      	subs	r3, #1
 801df74:	60a3      	str	r3, [r4, #8]
 801df76:	2900      	cmp	r1, #0
 801df78:	d1ed      	bne.n	801df56 <_puts_r+0x52>
 801df7a:	2b00      	cmp	r3, #0
 801df7c:	da11      	bge.n	801dfa2 <_puts_r+0x9e>
 801df7e:	4622      	mov	r2, r4
 801df80:	210a      	movs	r1, #10
 801df82:	4628      	mov	r0, r5
 801df84:	f000 f8f0 	bl	801e168 <__swbuf_r>
 801df88:	3001      	adds	r0, #1
 801df8a:	d0d7      	beq.n	801df3c <_puts_r+0x38>
 801df8c:	250a      	movs	r5, #10
 801df8e:	e7d7      	b.n	801df40 <_puts_r+0x3c>
 801df90:	4622      	mov	r2, r4
 801df92:	4628      	mov	r0, r5
 801df94:	f000 f8e8 	bl	801e168 <__swbuf_r>
 801df98:	3001      	adds	r0, #1
 801df9a:	d1e7      	bne.n	801df6c <_puts_r+0x68>
 801df9c:	e7ce      	b.n	801df3c <_puts_r+0x38>
 801df9e:	3e01      	subs	r6, #1
 801dfa0:	e7e4      	b.n	801df6c <_puts_r+0x68>
 801dfa2:	6823      	ldr	r3, [r4, #0]
 801dfa4:	1c5a      	adds	r2, r3, #1
 801dfa6:	6022      	str	r2, [r4, #0]
 801dfa8:	220a      	movs	r2, #10
 801dfaa:	701a      	strb	r2, [r3, #0]
 801dfac:	e7ee      	b.n	801df8c <_puts_r+0x88>
	...

0801dfb0 <puts>:
 801dfb0:	4b02      	ldr	r3, [pc, #8]	@ (801dfbc <puts+0xc>)
 801dfb2:	4601      	mov	r1, r0
 801dfb4:	6818      	ldr	r0, [r3, #0]
 801dfb6:	f7ff bfa5 	b.w	801df04 <_puts_r>
 801dfba:	bf00      	nop
 801dfbc:	240001e0 	.word	0x240001e0

0801dfc0 <sniprintf>:
 801dfc0:	b40c      	push	{r2, r3}
 801dfc2:	b530      	push	{r4, r5, lr}
 801dfc4:	4b18      	ldr	r3, [pc, #96]	@ (801e028 <sniprintf+0x68>)
 801dfc6:	1e0c      	subs	r4, r1, #0
 801dfc8:	681d      	ldr	r5, [r3, #0]
 801dfca:	b09d      	sub	sp, #116	@ 0x74
 801dfcc:	da08      	bge.n	801dfe0 <sniprintf+0x20>
 801dfce:	238b      	movs	r3, #139	@ 0x8b
 801dfd0:	602b      	str	r3, [r5, #0]
 801dfd2:	f04f 30ff 	mov.w	r0, #4294967295
 801dfd6:	b01d      	add	sp, #116	@ 0x74
 801dfd8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801dfdc:	b002      	add	sp, #8
 801dfde:	4770      	bx	lr
 801dfe0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801dfe4:	f8ad 3014 	strh.w	r3, [sp, #20]
 801dfe8:	f04f 0300 	mov.w	r3, #0
 801dfec:	931b      	str	r3, [sp, #108]	@ 0x6c
 801dfee:	bf14      	ite	ne
 801dff0:	f104 33ff 	addne.w	r3, r4, #4294967295
 801dff4:	4623      	moveq	r3, r4
 801dff6:	9304      	str	r3, [sp, #16]
 801dff8:	9307      	str	r3, [sp, #28]
 801dffa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801dffe:	9002      	str	r0, [sp, #8]
 801e000:	9006      	str	r0, [sp, #24]
 801e002:	f8ad 3016 	strh.w	r3, [sp, #22]
 801e006:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801e008:	ab21      	add	r3, sp, #132	@ 0x84
 801e00a:	a902      	add	r1, sp, #8
 801e00c:	4628      	mov	r0, r5
 801e00e:	9301      	str	r3, [sp, #4]
 801e010:	f000 fbae 	bl	801e770 <_svfiprintf_r>
 801e014:	1c43      	adds	r3, r0, #1
 801e016:	bfbc      	itt	lt
 801e018:	238b      	movlt	r3, #139	@ 0x8b
 801e01a:	602b      	strlt	r3, [r5, #0]
 801e01c:	2c00      	cmp	r4, #0
 801e01e:	d0da      	beq.n	801dfd6 <sniprintf+0x16>
 801e020:	9b02      	ldr	r3, [sp, #8]
 801e022:	2200      	movs	r2, #0
 801e024:	701a      	strb	r2, [r3, #0]
 801e026:	e7d6      	b.n	801dfd6 <sniprintf+0x16>
 801e028:	240001e0 	.word	0x240001e0

0801e02c <siprintf>:
 801e02c:	b40e      	push	{r1, r2, r3}
 801e02e:	b510      	push	{r4, lr}
 801e030:	b09d      	sub	sp, #116	@ 0x74
 801e032:	ab1f      	add	r3, sp, #124	@ 0x7c
 801e034:	9002      	str	r0, [sp, #8]
 801e036:	9006      	str	r0, [sp, #24]
 801e038:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801e03c:	480a      	ldr	r0, [pc, #40]	@ (801e068 <siprintf+0x3c>)
 801e03e:	9107      	str	r1, [sp, #28]
 801e040:	9104      	str	r1, [sp, #16]
 801e042:	490a      	ldr	r1, [pc, #40]	@ (801e06c <siprintf+0x40>)
 801e044:	f853 2b04 	ldr.w	r2, [r3], #4
 801e048:	9105      	str	r1, [sp, #20]
 801e04a:	2400      	movs	r4, #0
 801e04c:	a902      	add	r1, sp, #8
 801e04e:	6800      	ldr	r0, [r0, #0]
 801e050:	9301      	str	r3, [sp, #4]
 801e052:	941b      	str	r4, [sp, #108]	@ 0x6c
 801e054:	f000 fb8c 	bl	801e770 <_svfiprintf_r>
 801e058:	9b02      	ldr	r3, [sp, #8]
 801e05a:	701c      	strb	r4, [r3, #0]
 801e05c:	b01d      	add	sp, #116	@ 0x74
 801e05e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e062:	b003      	add	sp, #12
 801e064:	4770      	bx	lr
 801e066:	bf00      	nop
 801e068:	240001e0 	.word	0x240001e0
 801e06c:	ffff0208 	.word	0xffff0208

0801e070 <siscanf>:
 801e070:	b40e      	push	{r1, r2, r3}
 801e072:	b570      	push	{r4, r5, r6, lr}
 801e074:	b09d      	sub	sp, #116	@ 0x74
 801e076:	ac21      	add	r4, sp, #132	@ 0x84
 801e078:	2500      	movs	r5, #0
 801e07a:	f44f 7201 	mov.w	r2, #516	@ 0x204
 801e07e:	f854 6b04 	ldr.w	r6, [r4], #4
 801e082:	f8ad 2014 	strh.w	r2, [sp, #20]
 801e086:	951b      	str	r5, [sp, #108]	@ 0x6c
 801e088:	9002      	str	r0, [sp, #8]
 801e08a:	9006      	str	r0, [sp, #24]
 801e08c:	f7e2 f932 	bl	80002f4 <strlen>
 801e090:	4b0b      	ldr	r3, [pc, #44]	@ (801e0c0 <siscanf+0x50>)
 801e092:	9003      	str	r0, [sp, #12]
 801e094:	9007      	str	r0, [sp, #28]
 801e096:	480b      	ldr	r0, [pc, #44]	@ (801e0c4 <siscanf+0x54>)
 801e098:	930b      	str	r3, [sp, #44]	@ 0x2c
 801e09a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801e09e:	f8ad 3016 	strh.w	r3, [sp, #22]
 801e0a2:	4632      	mov	r2, r6
 801e0a4:	4623      	mov	r3, r4
 801e0a6:	a902      	add	r1, sp, #8
 801e0a8:	6800      	ldr	r0, [r0, #0]
 801e0aa:	950f      	str	r5, [sp, #60]	@ 0x3c
 801e0ac:	9514      	str	r5, [sp, #80]	@ 0x50
 801e0ae:	9401      	str	r4, [sp, #4]
 801e0b0:	f000 fcb4 	bl	801ea1c <__ssvfiscanf_r>
 801e0b4:	b01d      	add	sp, #116	@ 0x74
 801e0b6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801e0ba:	b003      	add	sp, #12
 801e0bc:	4770      	bx	lr
 801e0be:	bf00      	nop
 801e0c0:	0801e0eb 	.word	0x0801e0eb
 801e0c4:	240001e0 	.word	0x240001e0

0801e0c8 <__sread>:
 801e0c8:	b510      	push	{r4, lr}
 801e0ca:	460c      	mov	r4, r1
 801e0cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e0d0:	f000 f974 	bl	801e3bc <_read_r>
 801e0d4:	2800      	cmp	r0, #0
 801e0d6:	bfab      	itete	ge
 801e0d8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801e0da:	89a3      	ldrhlt	r3, [r4, #12]
 801e0dc:	181b      	addge	r3, r3, r0
 801e0de:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801e0e2:	bfac      	ite	ge
 801e0e4:	6563      	strge	r3, [r4, #84]	@ 0x54
 801e0e6:	81a3      	strhlt	r3, [r4, #12]
 801e0e8:	bd10      	pop	{r4, pc}

0801e0ea <__seofread>:
 801e0ea:	2000      	movs	r0, #0
 801e0ec:	4770      	bx	lr

0801e0ee <__swrite>:
 801e0ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e0f2:	461f      	mov	r7, r3
 801e0f4:	898b      	ldrh	r3, [r1, #12]
 801e0f6:	05db      	lsls	r3, r3, #23
 801e0f8:	4605      	mov	r5, r0
 801e0fa:	460c      	mov	r4, r1
 801e0fc:	4616      	mov	r6, r2
 801e0fe:	d505      	bpl.n	801e10c <__swrite+0x1e>
 801e100:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e104:	2302      	movs	r3, #2
 801e106:	2200      	movs	r2, #0
 801e108:	f000 f946 	bl	801e398 <_lseek_r>
 801e10c:	89a3      	ldrh	r3, [r4, #12]
 801e10e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801e112:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801e116:	81a3      	strh	r3, [r4, #12]
 801e118:	4632      	mov	r2, r6
 801e11a:	463b      	mov	r3, r7
 801e11c:	4628      	mov	r0, r5
 801e11e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801e122:	f000 b95d 	b.w	801e3e0 <_write_r>

0801e126 <__sseek>:
 801e126:	b510      	push	{r4, lr}
 801e128:	460c      	mov	r4, r1
 801e12a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e12e:	f000 f933 	bl	801e398 <_lseek_r>
 801e132:	1c43      	adds	r3, r0, #1
 801e134:	89a3      	ldrh	r3, [r4, #12]
 801e136:	bf15      	itete	ne
 801e138:	6560      	strne	r0, [r4, #84]	@ 0x54
 801e13a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801e13e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801e142:	81a3      	strheq	r3, [r4, #12]
 801e144:	bf18      	it	ne
 801e146:	81a3      	strhne	r3, [r4, #12]
 801e148:	bd10      	pop	{r4, pc}

0801e14a <__sclose>:
 801e14a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e14e:	f000 b913 	b.w	801e378 <_close_r>
	...

0801e154 <viprintf>:
 801e154:	460b      	mov	r3, r1
 801e156:	4903      	ldr	r1, [pc, #12]	@ (801e164 <viprintf+0x10>)
 801e158:	4602      	mov	r2, r0
 801e15a:	6808      	ldr	r0, [r1, #0]
 801e15c:	6881      	ldr	r1, [r0, #8]
 801e15e:	f000 bdfd 	b.w	801ed5c <_vfiprintf_r>
 801e162:	bf00      	nop
 801e164:	240001e0 	.word	0x240001e0

0801e168 <__swbuf_r>:
 801e168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e16a:	460e      	mov	r6, r1
 801e16c:	4614      	mov	r4, r2
 801e16e:	4605      	mov	r5, r0
 801e170:	b118      	cbz	r0, 801e17a <__swbuf_r+0x12>
 801e172:	6a03      	ldr	r3, [r0, #32]
 801e174:	b90b      	cbnz	r3, 801e17a <__swbuf_r+0x12>
 801e176:	f7ff fe7d 	bl	801de74 <__sinit>
 801e17a:	69a3      	ldr	r3, [r4, #24]
 801e17c:	60a3      	str	r3, [r4, #8]
 801e17e:	89a3      	ldrh	r3, [r4, #12]
 801e180:	071a      	lsls	r2, r3, #28
 801e182:	d501      	bpl.n	801e188 <__swbuf_r+0x20>
 801e184:	6923      	ldr	r3, [r4, #16]
 801e186:	b943      	cbnz	r3, 801e19a <__swbuf_r+0x32>
 801e188:	4621      	mov	r1, r4
 801e18a:	4628      	mov	r0, r5
 801e18c:	f000 f82a 	bl	801e1e4 <__swsetup_r>
 801e190:	b118      	cbz	r0, 801e19a <__swbuf_r+0x32>
 801e192:	f04f 37ff 	mov.w	r7, #4294967295
 801e196:	4638      	mov	r0, r7
 801e198:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e19a:	6823      	ldr	r3, [r4, #0]
 801e19c:	6922      	ldr	r2, [r4, #16]
 801e19e:	1a98      	subs	r0, r3, r2
 801e1a0:	6963      	ldr	r3, [r4, #20]
 801e1a2:	b2f6      	uxtb	r6, r6
 801e1a4:	4283      	cmp	r3, r0
 801e1a6:	4637      	mov	r7, r6
 801e1a8:	dc05      	bgt.n	801e1b6 <__swbuf_r+0x4e>
 801e1aa:	4621      	mov	r1, r4
 801e1ac:	4628      	mov	r0, r5
 801e1ae:	f001 fa4b 	bl	801f648 <_fflush_r>
 801e1b2:	2800      	cmp	r0, #0
 801e1b4:	d1ed      	bne.n	801e192 <__swbuf_r+0x2a>
 801e1b6:	68a3      	ldr	r3, [r4, #8]
 801e1b8:	3b01      	subs	r3, #1
 801e1ba:	60a3      	str	r3, [r4, #8]
 801e1bc:	6823      	ldr	r3, [r4, #0]
 801e1be:	1c5a      	adds	r2, r3, #1
 801e1c0:	6022      	str	r2, [r4, #0]
 801e1c2:	701e      	strb	r6, [r3, #0]
 801e1c4:	6962      	ldr	r2, [r4, #20]
 801e1c6:	1c43      	adds	r3, r0, #1
 801e1c8:	429a      	cmp	r2, r3
 801e1ca:	d004      	beq.n	801e1d6 <__swbuf_r+0x6e>
 801e1cc:	89a3      	ldrh	r3, [r4, #12]
 801e1ce:	07db      	lsls	r3, r3, #31
 801e1d0:	d5e1      	bpl.n	801e196 <__swbuf_r+0x2e>
 801e1d2:	2e0a      	cmp	r6, #10
 801e1d4:	d1df      	bne.n	801e196 <__swbuf_r+0x2e>
 801e1d6:	4621      	mov	r1, r4
 801e1d8:	4628      	mov	r0, r5
 801e1da:	f001 fa35 	bl	801f648 <_fflush_r>
 801e1de:	2800      	cmp	r0, #0
 801e1e0:	d0d9      	beq.n	801e196 <__swbuf_r+0x2e>
 801e1e2:	e7d6      	b.n	801e192 <__swbuf_r+0x2a>

0801e1e4 <__swsetup_r>:
 801e1e4:	b538      	push	{r3, r4, r5, lr}
 801e1e6:	4b29      	ldr	r3, [pc, #164]	@ (801e28c <__swsetup_r+0xa8>)
 801e1e8:	4605      	mov	r5, r0
 801e1ea:	6818      	ldr	r0, [r3, #0]
 801e1ec:	460c      	mov	r4, r1
 801e1ee:	b118      	cbz	r0, 801e1f8 <__swsetup_r+0x14>
 801e1f0:	6a03      	ldr	r3, [r0, #32]
 801e1f2:	b90b      	cbnz	r3, 801e1f8 <__swsetup_r+0x14>
 801e1f4:	f7ff fe3e 	bl	801de74 <__sinit>
 801e1f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e1fc:	0719      	lsls	r1, r3, #28
 801e1fe:	d422      	bmi.n	801e246 <__swsetup_r+0x62>
 801e200:	06da      	lsls	r2, r3, #27
 801e202:	d407      	bmi.n	801e214 <__swsetup_r+0x30>
 801e204:	2209      	movs	r2, #9
 801e206:	602a      	str	r2, [r5, #0]
 801e208:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801e20c:	81a3      	strh	r3, [r4, #12]
 801e20e:	f04f 30ff 	mov.w	r0, #4294967295
 801e212:	e033      	b.n	801e27c <__swsetup_r+0x98>
 801e214:	0758      	lsls	r0, r3, #29
 801e216:	d512      	bpl.n	801e23e <__swsetup_r+0x5a>
 801e218:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801e21a:	b141      	cbz	r1, 801e22e <__swsetup_r+0x4a>
 801e21c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801e220:	4299      	cmp	r1, r3
 801e222:	d002      	beq.n	801e22a <__swsetup_r+0x46>
 801e224:	4628      	mov	r0, r5
 801e226:	f000 f947 	bl	801e4b8 <_free_r>
 801e22a:	2300      	movs	r3, #0
 801e22c:	6363      	str	r3, [r4, #52]	@ 0x34
 801e22e:	89a3      	ldrh	r3, [r4, #12]
 801e230:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801e234:	81a3      	strh	r3, [r4, #12]
 801e236:	2300      	movs	r3, #0
 801e238:	6063      	str	r3, [r4, #4]
 801e23a:	6923      	ldr	r3, [r4, #16]
 801e23c:	6023      	str	r3, [r4, #0]
 801e23e:	89a3      	ldrh	r3, [r4, #12]
 801e240:	f043 0308 	orr.w	r3, r3, #8
 801e244:	81a3      	strh	r3, [r4, #12]
 801e246:	6923      	ldr	r3, [r4, #16]
 801e248:	b94b      	cbnz	r3, 801e25e <__swsetup_r+0x7a>
 801e24a:	89a3      	ldrh	r3, [r4, #12]
 801e24c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801e250:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801e254:	d003      	beq.n	801e25e <__swsetup_r+0x7a>
 801e256:	4621      	mov	r1, r4
 801e258:	4628      	mov	r0, r5
 801e25a:	f001 fa55 	bl	801f708 <__smakebuf_r>
 801e25e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e262:	f013 0201 	ands.w	r2, r3, #1
 801e266:	d00a      	beq.n	801e27e <__swsetup_r+0x9a>
 801e268:	2200      	movs	r2, #0
 801e26a:	60a2      	str	r2, [r4, #8]
 801e26c:	6962      	ldr	r2, [r4, #20]
 801e26e:	4252      	negs	r2, r2
 801e270:	61a2      	str	r2, [r4, #24]
 801e272:	6922      	ldr	r2, [r4, #16]
 801e274:	b942      	cbnz	r2, 801e288 <__swsetup_r+0xa4>
 801e276:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801e27a:	d1c5      	bne.n	801e208 <__swsetup_r+0x24>
 801e27c:	bd38      	pop	{r3, r4, r5, pc}
 801e27e:	0799      	lsls	r1, r3, #30
 801e280:	bf58      	it	pl
 801e282:	6962      	ldrpl	r2, [r4, #20]
 801e284:	60a2      	str	r2, [r4, #8]
 801e286:	e7f4      	b.n	801e272 <__swsetup_r+0x8e>
 801e288:	2000      	movs	r0, #0
 801e28a:	e7f7      	b.n	801e27c <__swsetup_r+0x98>
 801e28c:	240001e0 	.word	0x240001e0

0801e290 <memcmp>:
 801e290:	b510      	push	{r4, lr}
 801e292:	3901      	subs	r1, #1
 801e294:	4402      	add	r2, r0
 801e296:	4290      	cmp	r0, r2
 801e298:	d101      	bne.n	801e29e <memcmp+0xe>
 801e29a:	2000      	movs	r0, #0
 801e29c:	e005      	b.n	801e2aa <memcmp+0x1a>
 801e29e:	7803      	ldrb	r3, [r0, #0]
 801e2a0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801e2a4:	42a3      	cmp	r3, r4
 801e2a6:	d001      	beq.n	801e2ac <memcmp+0x1c>
 801e2a8:	1b18      	subs	r0, r3, r4
 801e2aa:	bd10      	pop	{r4, pc}
 801e2ac:	3001      	adds	r0, #1
 801e2ae:	e7f2      	b.n	801e296 <memcmp+0x6>

0801e2b0 <memmove>:
 801e2b0:	4288      	cmp	r0, r1
 801e2b2:	b510      	push	{r4, lr}
 801e2b4:	eb01 0402 	add.w	r4, r1, r2
 801e2b8:	d902      	bls.n	801e2c0 <memmove+0x10>
 801e2ba:	4284      	cmp	r4, r0
 801e2bc:	4623      	mov	r3, r4
 801e2be:	d807      	bhi.n	801e2d0 <memmove+0x20>
 801e2c0:	1e43      	subs	r3, r0, #1
 801e2c2:	42a1      	cmp	r1, r4
 801e2c4:	d008      	beq.n	801e2d8 <memmove+0x28>
 801e2c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 801e2ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 801e2ce:	e7f8      	b.n	801e2c2 <memmove+0x12>
 801e2d0:	4402      	add	r2, r0
 801e2d2:	4601      	mov	r1, r0
 801e2d4:	428a      	cmp	r2, r1
 801e2d6:	d100      	bne.n	801e2da <memmove+0x2a>
 801e2d8:	bd10      	pop	{r4, pc}
 801e2da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801e2de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801e2e2:	e7f7      	b.n	801e2d4 <memmove+0x24>

0801e2e4 <memset>:
 801e2e4:	4402      	add	r2, r0
 801e2e6:	4603      	mov	r3, r0
 801e2e8:	4293      	cmp	r3, r2
 801e2ea:	d100      	bne.n	801e2ee <memset+0xa>
 801e2ec:	4770      	bx	lr
 801e2ee:	f803 1b01 	strb.w	r1, [r3], #1
 801e2f2:	e7f9      	b.n	801e2e8 <memset+0x4>

0801e2f4 <strchr>:
 801e2f4:	b2c9      	uxtb	r1, r1
 801e2f6:	4603      	mov	r3, r0
 801e2f8:	4618      	mov	r0, r3
 801e2fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 801e2fe:	b112      	cbz	r2, 801e306 <strchr+0x12>
 801e300:	428a      	cmp	r2, r1
 801e302:	d1f9      	bne.n	801e2f8 <strchr+0x4>
 801e304:	4770      	bx	lr
 801e306:	2900      	cmp	r1, #0
 801e308:	bf18      	it	ne
 801e30a:	2000      	movne	r0, #0
 801e30c:	4770      	bx	lr
	...

0801e310 <strncasecmp>:
 801e310:	b570      	push	{r4, r5, r6, lr}
 801e312:	4e0e      	ldr	r6, [pc, #56]	@ (801e34c <strncasecmp+0x3c>)
 801e314:	4605      	mov	r5, r0
 801e316:	440a      	add	r2, r1
 801e318:	428a      	cmp	r2, r1
 801e31a:	d101      	bne.n	801e320 <strncasecmp+0x10>
 801e31c:	2000      	movs	r0, #0
 801e31e:	e013      	b.n	801e348 <strncasecmp+0x38>
 801e320:	f815 3b01 	ldrb.w	r3, [r5], #1
 801e324:	f811 4b01 	ldrb.w	r4, [r1], #1
 801e328:	5cf0      	ldrb	r0, [r6, r3]
 801e32a:	f000 0003 	and.w	r0, r0, #3
 801e32e:	2801      	cmp	r0, #1
 801e330:	5d30      	ldrb	r0, [r6, r4]
 801e332:	f000 0003 	and.w	r0, r0, #3
 801e336:	bf08      	it	eq
 801e338:	3320      	addeq	r3, #32
 801e33a:	2801      	cmp	r0, #1
 801e33c:	bf08      	it	eq
 801e33e:	3420      	addeq	r4, #32
 801e340:	1b18      	subs	r0, r3, r4
 801e342:	d101      	bne.n	801e348 <strncasecmp+0x38>
 801e344:	2c00      	cmp	r4, #0
 801e346:	d1e7      	bne.n	801e318 <strncasecmp+0x8>
 801e348:	bd70      	pop	{r4, r5, r6, pc}
 801e34a:	bf00      	nop
 801e34c:	0802fdc6 	.word	0x0802fdc6

0801e350 <strncpy>:
 801e350:	b510      	push	{r4, lr}
 801e352:	3901      	subs	r1, #1
 801e354:	4603      	mov	r3, r0
 801e356:	b132      	cbz	r2, 801e366 <strncpy+0x16>
 801e358:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801e35c:	f803 4b01 	strb.w	r4, [r3], #1
 801e360:	3a01      	subs	r2, #1
 801e362:	2c00      	cmp	r4, #0
 801e364:	d1f7      	bne.n	801e356 <strncpy+0x6>
 801e366:	441a      	add	r2, r3
 801e368:	2100      	movs	r1, #0
 801e36a:	4293      	cmp	r3, r2
 801e36c:	d100      	bne.n	801e370 <strncpy+0x20>
 801e36e:	bd10      	pop	{r4, pc}
 801e370:	f803 1b01 	strb.w	r1, [r3], #1
 801e374:	e7f9      	b.n	801e36a <strncpy+0x1a>
	...

0801e378 <_close_r>:
 801e378:	b538      	push	{r3, r4, r5, lr}
 801e37a:	4d06      	ldr	r5, [pc, #24]	@ (801e394 <_close_r+0x1c>)
 801e37c:	2300      	movs	r3, #0
 801e37e:	4604      	mov	r4, r0
 801e380:	4608      	mov	r0, r1
 801e382:	602b      	str	r3, [r5, #0]
 801e384:	f7e3 fe1a 	bl	8001fbc <_close>
 801e388:	1c43      	adds	r3, r0, #1
 801e38a:	d102      	bne.n	801e392 <_close_r+0x1a>
 801e38c:	682b      	ldr	r3, [r5, #0]
 801e38e:	b103      	cbz	r3, 801e392 <_close_r+0x1a>
 801e390:	6023      	str	r3, [r4, #0]
 801e392:	bd38      	pop	{r3, r4, r5, pc}
 801e394:	24045c2c 	.word	0x24045c2c

0801e398 <_lseek_r>:
 801e398:	b538      	push	{r3, r4, r5, lr}
 801e39a:	4d07      	ldr	r5, [pc, #28]	@ (801e3b8 <_lseek_r+0x20>)
 801e39c:	4604      	mov	r4, r0
 801e39e:	4608      	mov	r0, r1
 801e3a0:	4611      	mov	r1, r2
 801e3a2:	2200      	movs	r2, #0
 801e3a4:	602a      	str	r2, [r5, #0]
 801e3a6:	461a      	mov	r2, r3
 801e3a8:	f7e3 fe2f 	bl	800200a <_lseek>
 801e3ac:	1c43      	adds	r3, r0, #1
 801e3ae:	d102      	bne.n	801e3b6 <_lseek_r+0x1e>
 801e3b0:	682b      	ldr	r3, [r5, #0]
 801e3b2:	b103      	cbz	r3, 801e3b6 <_lseek_r+0x1e>
 801e3b4:	6023      	str	r3, [r4, #0]
 801e3b6:	bd38      	pop	{r3, r4, r5, pc}
 801e3b8:	24045c2c 	.word	0x24045c2c

0801e3bc <_read_r>:
 801e3bc:	b538      	push	{r3, r4, r5, lr}
 801e3be:	4d07      	ldr	r5, [pc, #28]	@ (801e3dc <_read_r+0x20>)
 801e3c0:	4604      	mov	r4, r0
 801e3c2:	4608      	mov	r0, r1
 801e3c4:	4611      	mov	r1, r2
 801e3c6:	2200      	movs	r2, #0
 801e3c8:	602a      	str	r2, [r5, #0]
 801e3ca:	461a      	mov	r2, r3
 801e3cc:	f7e3 fdbd 	bl	8001f4a <_read>
 801e3d0:	1c43      	adds	r3, r0, #1
 801e3d2:	d102      	bne.n	801e3da <_read_r+0x1e>
 801e3d4:	682b      	ldr	r3, [r5, #0]
 801e3d6:	b103      	cbz	r3, 801e3da <_read_r+0x1e>
 801e3d8:	6023      	str	r3, [r4, #0]
 801e3da:	bd38      	pop	{r3, r4, r5, pc}
 801e3dc:	24045c2c 	.word	0x24045c2c

0801e3e0 <_write_r>:
 801e3e0:	b538      	push	{r3, r4, r5, lr}
 801e3e2:	4d07      	ldr	r5, [pc, #28]	@ (801e400 <_write_r+0x20>)
 801e3e4:	4604      	mov	r4, r0
 801e3e6:	4608      	mov	r0, r1
 801e3e8:	4611      	mov	r1, r2
 801e3ea:	2200      	movs	r2, #0
 801e3ec:	602a      	str	r2, [r5, #0]
 801e3ee:	461a      	mov	r2, r3
 801e3f0:	f7e3 fdc8 	bl	8001f84 <_write>
 801e3f4:	1c43      	adds	r3, r0, #1
 801e3f6:	d102      	bne.n	801e3fe <_write_r+0x1e>
 801e3f8:	682b      	ldr	r3, [r5, #0]
 801e3fa:	b103      	cbz	r3, 801e3fe <_write_r+0x1e>
 801e3fc:	6023      	str	r3, [r4, #0]
 801e3fe:	bd38      	pop	{r3, r4, r5, pc}
 801e400:	24045c2c 	.word	0x24045c2c

0801e404 <__errno>:
 801e404:	4b01      	ldr	r3, [pc, #4]	@ (801e40c <__errno+0x8>)
 801e406:	6818      	ldr	r0, [r3, #0]
 801e408:	4770      	bx	lr
 801e40a:	bf00      	nop
 801e40c:	240001e0 	.word	0x240001e0

0801e410 <__libc_init_array>:
 801e410:	b570      	push	{r4, r5, r6, lr}
 801e412:	4d0d      	ldr	r5, [pc, #52]	@ (801e448 <__libc_init_array+0x38>)
 801e414:	4c0d      	ldr	r4, [pc, #52]	@ (801e44c <__libc_init_array+0x3c>)
 801e416:	1b64      	subs	r4, r4, r5
 801e418:	10a4      	asrs	r4, r4, #2
 801e41a:	2600      	movs	r6, #0
 801e41c:	42a6      	cmp	r6, r4
 801e41e:	d109      	bne.n	801e434 <__libc_init_array+0x24>
 801e420:	4d0b      	ldr	r5, [pc, #44]	@ (801e450 <__libc_init_array+0x40>)
 801e422:	4c0c      	ldr	r4, [pc, #48]	@ (801e454 <__libc_init_array+0x44>)
 801e424:	f001 fb44 	bl	801fab0 <_init>
 801e428:	1b64      	subs	r4, r4, r5
 801e42a:	10a4      	asrs	r4, r4, #2
 801e42c:	2600      	movs	r6, #0
 801e42e:	42a6      	cmp	r6, r4
 801e430:	d105      	bne.n	801e43e <__libc_init_array+0x2e>
 801e432:	bd70      	pop	{r4, r5, r6, pc}
 801e434:	f855 3b04 	ldr.w	r3, [r5], #4
 801e438:	4798      	blx	r3
 801e43a:	3601      	adds	r6, #1
 801e43c:	e7ee      	b.n	801e41c <__libc_init_array+0xc>
 801e43e:	f855 3b04 	ldr.w	r3, [r5], #4
 801e442:	4798      	blx	r3
 801e444:	3601      	adds	r6, #1
 801e446:	e7f2      	b.n	801e42e <__libc_init_array+0x1e>
 801e448:	0802fed0 	.word	0x0802fed0
 801e44c:	0802fed0 	.word	0x0802fed0
 801e450:	0802fed0 	.word	0x0802fed0
 801e454:	0802fed4 	.word	0x0802fed4

0801e458 <__retarget_lock_init_recursive>:
 801e458:	4770      	bx	lr

0801e45a <__retarget_lock_acquire_recursive>:
 801e45a:	4770      	bx	lr

0801e45c <__retarget_lock_release_recursive>:
 801e45c:	4770      	bx	lr

0801e45e <memcpy>:
 801e45e:	440a      	add	r2, r1
 801e460:	4291      	cmp	r1, r2
 801e462:	f100 33ff 	add.w	r3, r0, #4294967295
 801e466:	d100      	bne.n	801e46a <memcpy+0xc>
 801e468:	4770      	bx	lr
 801e46a:	b510      	push	{r4, lr}
 801e46c:	f811 4b01 	ldrb.w	r4, [r1], #1
 801e470:	f803 4f01 	strb.w	r4, [r3, #1]!
 801e474:	4291      	cmp	r1, r2
 801e476:	d1f9      	bne.n	801e46c <memcpy+0xe>
 801e478:	bd10      	pop	{r4, pc}
	...

0801e47c <__assert_func>:
 801e47c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801e47e:	4614      	mov	r4, r2
 801e480:	461a      	mov	r2, r3
 801e482:	4b09      	ldr	r3, [pc, #36]	@ (801e4a8 <__assert_func+0x2c>)
 801e484:	681b      	ldr	r3, [r3, #0]
 801e486:	4605      	mov	r5, r0
 801e488:	68d8      	ldr	r0, [r3, #12]
 801e48a:	b14c      	cbz	r4, 801e4a0 <__assert_func+0x24>
 801e48c:	4b07      	ldr	r3, [pc, #28]	@ (801e4ac <__assert_func+0x30>)
 801e48e:	9100      	str	r1, [sp, #0]
 801e490:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801e494:	4906      	ldr	r1, [pc, #24]	@ (801e4b0 <__assert_func+0x34>)
 801e496:	462b      	mov	r3, r5
 801e498:	f001 f8fe 	bl	801f698 <fiprintf>
 801e49c:	f001 fa16 	bl	801f8cc <abort>
 801e4a0:	4b04      	ldr	r3, [pc, #16]	@ (801e4b4 <__assert_func+0x38>)
 801e4a2:	461c      	mov	r4, r3
 801e4a4:	e7f3      	b.n	801e48e <__assert_func+0x12>
 801e4a6:	bf00      	nop
 801e4a8:	240001e0 	.word	0x240001e0
 801e4ac:	0802fd3b 	.word	0x0802fd3b
 801e4b0:	0802fd48 	.word	0x0802fd48
 801e4b4:	0802fd76 	.word	0x0802fd76

0801e4b8 <_free_r>:
 801e4b8:	b538      	push	{r3, r4, r5, lr}
 801e4ba:	4605      	mov	r5, r0
 801e4bc:	2900      	cmp	r1, #0
 801e4be:	d041      	beq.n	801e544 <_free_r+0x8c>
 801e4c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801e4c4:	1f0c      	subs	r4, r1, #4
 801e4c6:	2b00      	cmp	r3, #0
 801e4c8:	bfb8      	it	lt
 801e4ca:	18e4      	addlt	r4, r4, r3
 801e4cc:	f000 f8e8 	bl	801e6a0 <__malloc_lock>
 801e4d0:	4a1d      	ldr	r2, [pc, #116]	@ (801e548 <_free_r+0x90>)
 801e4d2:	6813      	ldr	r3, [r2, #0]
 801e4d4:	b933      	cbnz	r3, 801e4e4 <_free_r+0x2c>
 801e4d6:	6063      	str	r3, [r4, #4]
 801e4d8:	6014      	str	r4, [r2, #0]
 801e4da:	4628      	mov	r0, r5
 801e4dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801e4e0:	f000 b8e4 	b.w	801e6ac <__malloc_unlock>
 801e4e4:	42a3      	cmp	r3, r4
 801e4e6:	d908      	bls.n	801e4fa <_free_r+0x42>
 801e4e8:	6820      	ldr	r0, [r4, #0]
 801e4ea:	1821      	adds	r1, r4, r0
 801e4ec:	428b      	cmp	r3, r1
 801e4ee:	bf01      	itttt	eq
 801e4f0:	6819      	ldreq	r1, [r3, #0]
 801e4f2:	685b      	ldreq	r3, [r3, #4]
 801e4f4:	1809      	addeq	r1, r1, r0
 801e4f6:	6021      	streq	r1, [r4, #0]
 801e4f8:	e7ed      	b.n	801e4d6 <_free_r+0x1e>
 801e4fa:	461a      	mov	r2, r3
 801e4fc:	685b      	ldr	r3, [r3, #4]
 801e4fe:	b10b      	cbz	r3, 801e504 <_free_r+0x4c>
 801e500:	42a3      	cmp	r3, r4
 801e502:	d9fa      	bls.n	801e4fa <_free_r+0x42>
 801e504:	6811      	ldr	r1, [r2, #0]
 801e506:	1850      	adds	r0, r2, r1
 801e508:	42a0      	cmp	r0, r4
 801e50a:	d10b      	bne.n	801e524 <_free_r+0x6c>
 801e50c:	6820      	ldr	r0, [r4, #0]
 801e50e:	4401      	add	r1, r0
 801e510:	1850      	adds	r0, r2, r1
 801e512:	4283      	cmp	r3, r0
 801e514:	6011      	str	r1, [r2, #0]
 801e516:	d1e0      	bne.n	801e4da <_free_r+0x22>
 801e518:	6818      	ldr	r0, [r3, #0]
 801e51a:	685b      	ldr	r3, [r3, #4]
 801e51c:	6053      	str	r3, [r2, #4]
 801e51e:	4408      	add	r0, r1
 801e520:	6010      	str	r0, [r2, #0]
 801e522:	e7da      	b.n	801e4da <_free_r+0x22>
 801e524:	d902      	bls.n	801e52c <_free_r+0x74>
 801e526:	230c      	movs	r3, #12
 801e528:	602b      	str	r3, [r5, #0]
 801e52a:	e7d6      	b.n	801e4da <_free_r+0x22>
 801e52c:	6820      	ldr	r0, [r4, #0]
 801e52e:	1821      	adds	r1, r4, r0
 801e530:	428b      	cmp	r3, r1
 801e532:	bf04      	itt	eq
 801e534:	6819      	ldreq	r1, [r3, #0]
 801e536:	685b      	ldreq	r3, [r3, #4]
 801e538:	6063      	str	r3, [r4, #4]
 801e53a:	bf04      	itt	eq
 801e53c:	1809      	addeq	r1, r1, r0
 801e53e:	6021      	streq	r1, [r4, #0]
 801e540:	6054      	str	r4, [r2, #4]
 801e542:	e7ca      	b.n	801e4da <_free_r+0x22>
 801e544:	bd38      	pop	{r3, r4, r5, pc}
 801e546:	bf00      	nop
 801e548:	24045c38 	.word	0x24045c38

0801e54c <malloc>:
 801e54c:	4b02      	ldr	r3, [pc, #8]	@ (801e558 <malloc+0xc>)
 801e54e:	4601      	mov	r1, r0
 801e550:	6818      	ldr	r0, [r3, #0]
 801e552:	f000 b825 	b.w	801e5a0 <_malloc_r>
 801e556:	bf00      	nop
 801e558:	240001e0 	.word	0x240001e0

0801e55c <sbrk_aligned>:
 801e55c:	b570      	push	{r4, r5, r6, lr}
 801e55e:	4e0f      	ldr	r6, [pc, #60]	@ (801e59c <sbrk_aligned+0x40>)
 801e560:	460c      	mov	r4, r1
 801e562:	6831      	ldr	r1, [r6, #0]
 801e564:	4605      	mov	r5, r0
 801e566:	b911      	cbnz	r1, 801e56e <sbrk_aligned+0x12>
 801e568:	f001 f9a0 	bl	801f8ac <_sbrk_r>
 801e56c:	6030      	str	r0, [r6, #0]
 801e56e:	4621      	mov	r1, r4
 801e570:	4628      	mov	r0, r5
 801e572:	f001 f99b 	bl	801f8ac <_sbrk_r>
 801e576:	1c43      	adds	r3, r0, #1
 801e578:	d103      	bne.n	801e582 <sbrk_aligned+0x26>
 801e57a:	f04f 34ff 	mov.w	r4, #4294967295
 801e57e:	4620      	mov	r0, r4
 801e580:	bd70      	pop	{r4, r5, r6, pc}
 801e582:	1cc4      	adds	r4, r0, #3
 801e584:	f024 0403 	bic.w	r4, r4, #3
 801e588:	42a0      	cmp	r0, r4
 801e58a:	d0f8      	beq.n	801e57e <sbrk_aligned+0x22>
 801e58c:	1a21      	subs	r1, r4, r0
 801e58e:	4628      	mov	r0, r5
 801e590:	f001 f98c 	bl	801f8ac <_sbrk_r>
 801e594:	3001      	adds	r0, #1
 801e596:	d1f2      	bne.n	801e57e <sbrk_aligned+0x22>
 801e598:	e7ef      	b.n	801e57a <sbrk_aligned+0x1e>
 801e59a:	bf00      	nop
 801e59c:	24045c34 	.word	0x24045c34

0801e5a0 <_malloc_r>:
 801e5a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e5a4:	1ccd      	adds	r5, r1, #3
 801e5a6:	f025 0503 	bic.w	r5, r5, #3
 801e5aa:	3508      	adds	r5, #8
 801e5ac:	2d0c      	cmp	r5, #12
 801e5ae:	bf38      	it	cc
 801e5b0:	250c      	movcc	r5, #12
 801e5b2:	2d00      	cmp	r5, #0
 801e5b4:	4606      	mov	r6, r0
 801e5b6:	db01      	blt.n	801e5bc <_malloc_r+0x1c>
 801e5b8:	42a9      	cmp	r1, r5
 801e5ba:	d904      	bls.n	801e5c6 <_malloc_r+0x26>
 801e5bc:	230c      	movs	r3, #12
 801e5be:	6033      	str	r3, [r6, #0]
 801e5c0:	2000      	movs	r0, #0
 801e5c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e5c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801e69c <_malloc_r+0xfc>
 801e5ca:	f000 f869 	bl	801e6a0 <__malloc_lock>
 801e5ce:	f8d8 3000 	ldr.w	r3, [r8]
 801e5d2:	461c      	mov	r4, r3
 801e5d4:	bb44      	cbnz	r4, 801e628 <_malloc_r+0x88>
 801e5d6:	4629      	mov	r1, r5
 801e5d8:	4630      	mov	r0, r6
 801e5da:	f7ff ffbf 	bl	801e55c <sbrk_aligned>
 801e5de:	1c43      	adds	r3, r0, #1
 801e5e0:	4604      	mov	r4, r0
 801e5e2:	d158      	bne.n	801e696 <_malloc_r+0xf6>
 801e5e4:	f8d8 4000 	ldr.w	r4, [r8]
 801e5e8:	4627      	mov	r7, r4
 801e5ea:	2f00      	cmp	r7, #0
 801e5ec:	d143      	bne.n	801e676 <_malloc_r+0xd6>
 801e5ee:	2c00      	cmp	r4, #0
 801e5f0:	d04b      	beq.n	801e68a <_malloc_r+0xea>
 801e5f2:	6823      	ldr	r3, [r4, #0]
 801e5f4:	4639      	mov	r1, r7
 801e5f6:	4630      	mov	r0, r6
 801e5f8:	eb04 0903 	add.w	r9, r4, r3
 801e5fc:	f001 f956 	bl	801f8ac <_sbrk_r>
 801e600:	4581      	cmp	r9, r0
 801e602:	d142      	bne.n	801e68a <_malloc_r+0xea>
 801e604:	6821      	ldr	r1, [r4, #0]
 801e606:	1a6d      	subs	r5, r5, r1
 801e608:	4629      	mov	r1, r5
 801e60a:	4630      	mov	r0, r6
 801e60c:	f7ff ffa6 	bl	801e55c <sbrk_aligned>
 801e610:	3001      	adds	r0, #1
 801e612:	d03a      	beq.n	801e68a <_malloc_r+0xea>
 801e614:	6823      	ldr	r3, [r4, #0]
 801e616:	442b      	add	r3, r5
 801e618:	6023      	str	r3, [r4, #0]
 801e61a:	f8d8 3000 	ldr.w	r3, [r8]
 801e61e:	685a      	ldr	r2, [r3, #4]
 801e620:	bb62      	cbnz	r2, 801e67c <_malloc_r+0xdc>
 801e622:	f8c8 7000 	str.w	r7, [r8]
 801e626:	e00f      	b.n	801e648 <_malloc_r+0xa8>
 801e628:	6822      	ldr	r2, [r4, #0]
 801e62a:	1b52      	subs	r2, r2, r5
 801e62c:	d420      	bmi.n	801e670 <_malloc_r+0xd0>
 801e62e:	2a0b      	cmp	r2, #11
 801e630:	d917      	bls.n	801e662 <_malloc_r+0xc2>
 801e632:	1961      	adds	r1, r4, r5
 801e634:	42a3      	cmp	r3, r4
 801e636:	6025      	str	r5, [r4, #0]
 801e638:	bf18      	it	ne
 801e63a:	6059      	strne	r1, [r3, #4]
 801e63c:	6863      	ldr	r3, [r4, #4]
 801e63e:	bf08      	it	eq
 801e640:	f8c8 1000 	streq.w	r1, [r8]
 801e644:	5162      	str	r2, [r4, r5]
 801e646:	604b      	str	r3, [r1, #4]
 801e648:	4630      	mov	r0, r6
 801e64a:	f000 f82f 	bl	801e6ac <__malloc_unlock>
 801e64e:	f104 000b 	add.w	r0, r4, #11
 801e652:	1d23      	adds	r3, r4, #4
 801e654:	f020 0007 	bic.w	r0, r0, #7
 801e658:	1ac2      	subs	r2, r0, r3
 801e65a:	bf1c      	itt	ne
 801e65c:	1a1b      	subne	r3, r3, r0
 801e65e:	50a3      	strne	r3, [r4, r2]
 801e660:	e7af      	b.n	801e5c2 <_malloc_r+0x22>
 801e662:	6862      	ldr	r2, [r4, #4]
 801e664:	42a3      	cmp	r3, r4
 801e666:	bf0c      	ite	eq
 801e668:	f8c8 2000 	streq.w	r2, [r8]
 801e66c:	605a      	strne	r2, [r3, #4]
 801e66e:	e7eb      	b.n	801e648 <_malloc_r+0xa8>
 801e670:	4623      	mov	r3, r4
 801e672:	6864      	ldr	r4, [r4, #4]
 801e674:	e7ae      	b.n	801e5d4 <_malloc_r+0x34>
 801e676:	463c      	mov	r4, r7
 801e678:	687f      	ldr	r7, [r7, #4]
 801e67a:	e7b6      	b.n	801e5ea <_malloc_r+0x4a>
 801e67c:	461a      	mov	r2, r3
 801e67e:	685b      	ldr	r3, [r3, #4]
 801e680:	42a3      	cmp	r3, r4
 801e682:	d1fb      	bne.n	801e67c <_malloc_r+0xdc>
 801e684:	2300      	movs	r3, #0
 801e686:	6053      	str	r3, [r2, #4]
 801e688:	e7de      	b.n	801e648 <_malloc_r+0xa8>
 801e68a:	230c      	movs	r3, #12
 801e68c:	6033      	str	r3, [r6, #0]
 801e68e:	4630      	mov	r0, r6
 801e690:	f000 f80c 	bl	801e6ac <__malloc_unlock>
 801e694:	e794      	b.n	801e5c0 <_malloc_r+0x20>
 801e696:	6005      	str	r5, [r0, #0]
 801e698:	e7d6      	b.n	801e648 <_malloc_r+0xa8>
 801e69a:	bf00      	nop
 801e69c:	24045c38 	.word	0x24045c38

0801e6a0 <__malloc_lock>:
 801e6a0:	4801      	ldr	r0, [pc, #4]	@ (801e6a8 <__malloc_lock+0x8>)
 801e6a2:	f7ff beda 	b.w	801e45a <__retarget_lock_acquire_recursive>
 801e6a6:	bf00      	nop
 801e6a8:	24045c30 	.word	0x24045c30

0801e6ac <__malloc_unlock>:
 801e6ac:	4801      	ldr	r0, [pc, #4]	@ (801e6b4 <__malloc_unlock+0x8>)
 801e6ae:	f7ff bed5 	b.w	801e45c <__retarget_lock_release_recursive>
 801e6b2:	bf00      	nop
 801e6b4:	24045c30 	.word	0x24045c30

0801e6b8 <__ssputs_r>:
 801e6b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e6bc:	688e      	ldr	r6, [r1, #8]
 801e6be:	461f      	mov	r7, r3
 801e6c0:	42be      	cmp	r6, r7
 801e6c2:	680b      	ldr	r3, [r1, #0]
 801e6c4:	4682      	mov	sl, r0
 801e6c6:	460c      	mov	r4, r1
 801e6c8:	4690      	mov	r8, r2
 801e6ca:	d82d      	bhi.n	801e728 <__ssputs_r+0x70>
 801e6cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801e6d0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801e6d4:	d026      	beq.n	801e724 <__ssputs_r+0x6c>
 801e6d6:	6965      	ldr	r5, [r4, #20]
 801e6d8:	6909      	ldr	r1, [r1, #16]
 801e6da:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801e6de:	eba3 0901 	sub.w	r9, r3, r1
 801e6e2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801e6e6:	1c7b      	adds	r3, r7, #1
 801e6e8:	444b      	add	r3, r9
 801e6ea:	106d      	asrs	r5, r5, #1
 801e6ec:	429d      	cmp	r5, r3
 801e6ee:	bf38      	it	cc
 801e6f0:	461d      	movcc	r5, r3
 801e6f2:	0553      	lsls	r3, r2, #21
 801e6f4:	d527      	bpl.n	801e746 <__ssputs_r+0x8e>
 801e6f6:	4629      	mov	r1, r5
 801e6f8:	f7ff ff52 	bl	801e5a0 <_malloc_r>
 801e6fc:	4606      	mov	r6, r0
 801e6fe:	b360      	cbz	r0, 801e75a <__ssputs_r+0xa2>
 801e700:	6921      	ldr	r1, [r4, #16]
 801e702:	464a      	mov	r2, r9
 801e704:	f7ff feab 	bl	801e45e <memcpy>
 801e708:	89a3      	ldrh	r3, [r4, #12]
 801e70a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801e70e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801e712:	81a3      	strh	r3, [r4, #12]
 801e714:	6126      	str	r6, [r4, #16]
 801e716:	6165      	str	r5, [r4, #20]
 801e718:	444e      	add	r6, r9
 801e71a:	eba5 0509 	sub.w	r5, r5, r9
 801e71e:	6026      	str	r6, [r4, #0]
 801e720:	60a5      	str	r5, [r4, #8]
 801e722:	463e      	mov	r6, r7
 801e724:	42be      	cmp	r6, r7
 801e726:	d900      	bls.n	801e72a <__ssputs_r+0x72>
 801e728:	463e      	mov	r6, r7
 801e72a:	6820      	ldr	r0, [r4, #0]
 801e72c:	4632      	mov	r2, r6
 801e72e:	4641      	mov	r1, r8
 801e730:	f7ff fdbe 	bl	801e2b0 <memmove>
 801e734:	68a3      	ldr	r3, [r4, #8]
 801e736:	1b9b      	subs	r3, r3, r6
 801e738:	60a3      	str	r3, [r4, #8]
 801e73a:	6823      	ldr	r3, [r4, #0]
 801e73c:	4433      	add	r3, r6
 801e73e:	6023      	str	r3, [r4, #0]
 801e740:	2000      	movs	r0, #0
 801e742:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e746:	462a      	mov	r2, r5
 801e748:	f001 f8c7 	bl	801f8da <_realloc_r>
 801e74c:	4606      	mov	r6, r0
 801e74e:	2800      	cmp	r0, #0
 801e750:	d1e0      	bne.n	801e714 <__ssputs_r+0x5c>
 801e752:	6921      	ldr	r1, [r4, #16]
 801e754:	4650      	mov	r0, sl
 801e756:	f7ff feaf 	bl	801e4b8 <_free_r>
 801e75a:	230c      	movs	r3, #12
 801e75c:	f8ca 3000 	str.w	r3, [sl]
 801e760:	89a3      	ldrh	r3, [r4, #12]
 801e762:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801e766:	81a3      	strh	r3, [r4, #12]
 801e768:	f04f 30ff 	mov.w	r0, #4294967295
 801e76c:	e7e9      	b.n	801e742 <__ssputs_r+0x8a>
	...

0801e770 <_svfiprintf_r>:
 801e770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e774:	4698      	mov	r8, r3
 801e776:	898b      	ldrh	r3, [r1, #12]
 801e778:	061b      	lsls	r3, r3, #24
 801e77a:	b09d      	sub	sp, #116	@ 0x74
 801e77c:	4607      	mov	r7, r0
 801e77e:	460d      	mov	r5, r1
 801e780:	4614      	mov	r4, r2
 801e782:	d510      	bpl.n	801e7a6 <_svfiprintf_r+0x36>
 801e784:	690b      	ldr	r3, [r1, #16]
 801e786:	b973      	cbnz	r3, 801e7a6 <_svfiprintf_r+0x36>
 801e788:	2140      	movs	r1, #64	@ 0x40
 801e78a:	f7ff ff09 	bl	801e5a0 <_malloc_r>
 801e78e:	6028      	str	r0, [r5, #0]
 801e790:	6128      	str	r0, [r5, #16]
 801e792:	b930      	cbnz	r0, 801e7a2 <_svfiprintf_r+0x32>
 801e794:	230c      	movs	r3, #12
 801e796:	603b      	str	r3, [r7, #0]
 801e798:	f04f 30ff 	mov.w	r0, #4294967295
 801e79c:	b01d      	add	sp, #116	@ 0x74
 801e79e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e7a2:	2340      	movs	r3, #64	@ 0x40
 801e7a4:	616b      	str	r3, [r5, #20]
 801e7a6:	2300      	movs	r3, #0
 801e7a8:	9309      	str	r3, [sp, #36]	@ 0x24
 801e7aa:	2320      	movs	r3, #32
 801e7ac:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801e7b0:	f8cd 800c 	str.w	r8, [sp, #12]
 801e7b4:	2330      	movs	r3, #48	@ 0x30
 801e7b6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801e954 <_svfiprintf_r+0x1e4>
 801e7ba:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801e7be:	f04f 0901 	mov.w	r9, #1
 801e7c2:	4623      	mov	r3, r4
 801e7c4:	469a      	mov	sl, r3
 801e7c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 801e7ca:	b10a      	cbz	r2, 801e7d0 <_svfiprintf_r+0x60>
 801e7cc:	2a25      	cmp	r2, #37	@ 0x25
 801e7ce:	d1f9      	bne.n	801e7c4 <_svfiprintf_r+0x54>
 801e7d0:	ebba 0b04 	subs.w	fp, sl, r4
 801e7d4:	d00b      	beq.n	801e7ee <_svfiprintf_r+0x7e>
 801e7d6:	465b      	mov	r3, fp
 801e7d8:	4622      	mov	r2, r4
 801e7da:	4629      	mov	r1, r5
 801e7dc:	4638      	mov	r0, r7
 801e7de:	f7ff ff6b 	bl	801e6b8 <__ssputs_r>
 801e7e2:	3001      	adds	r0, #1
 801e7e4:	f000 80a7 	beq.w	801e936 <_svfiprintf_r+0x1c6>
 801e7e8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801e7ea:	445a      	add	r2, fp
 801e7ec:	9209      	str	r2, [sp, #36]	@ 0x24
 801e7ee:	f89a 3000 	ldrb.w	r3, [sl]
 801e7f2:	2b00      	cmp	r3, #0
 801e7f4:	f000 809f 	beq.w	801e936 <_svfiprintf_r+0x1c6>
 801e7f8:	2300      	movs	r3, #0
 801e7fa:	f04f 32ff 	mov.w	r2, #4294967295
 801e7fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801e802:	f10a 0a01 	add.w	sl, sl, #1
 801e806:	9304      	str	r3, [sp, #16]
 801e808:	9307      	str	r3, [sp, #28]
 801e80a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801e80e:	931a      	str	r3, [sp, #104]	@ 0x68
 801e810:	4654      	mov	r4, sl
 801e812:	2205      	movs	r2, #5
 801e814:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e818:	484e      	ldr	r0, [pc, #312]	@ (801e954 <_svfiprintf_r+0x1e4>)
 801e81a:	f7e1 fd79 	bl	8000310 <memchr>
 801e81e:	9a04      	ldr	r2, [sp, #16]
 801e820:	b9d8      	cbnz	r0, 801e85a <_svfiprintf_r+0xea>
 801e822:	06d0      	lsls	r0, r2, #27
 801e824:	bf44      	itt	mi
 801e826:	2320      	movmi	r3, #32
 801e828:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801e82c:	0711      	lsls	r1, r2, #28
 801e82e:	bf44      	itt	mi
 801e830:	232b      	movmi	r3, #43	@ 0x2b
 801e832:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801e836:	f89a 3000 	ldrb.w	r3, [sl]
 801e83a:	2b2a      	cmp	r3, #42	@ 0x2a
 801e83c:	d015      	beq.n	801e86a <_svfiprintf_r+0xfa>
 801e83e:	9a07      	ldr	r2, [sp, #28]
 801e840:	4654      	mov	r4, sl
 801e842:	2000      	movs	r0, #0
 801e844:	f04f 0c0a 	mov.w	ip, #10
 801e848:	4621      	mov	r1, r4
 801e84a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801e84e:	3b30      	subs	r3, #48	@ 0x30
 801e850:	2b09      	cmp	r3, #9
 801e852:	d94b      	bls.n	801e8ec <_svfiprintf_r+0x17c>
 801e854:	b1b0      	cbz	r0, 801e884 <_svfiprintf_r+0x114>
 801e856:	9207      	str	r2, [sp, #28]
 801e858:	e014      	b.n	801e884 <_svfiprintf_r+0x114>
 801e85a:	eba0 0308 	sub.w	r3, r0, r8
 801e85e:	fa09 f303 	lsl.w	r3, r9, r3
 801e862:	4313      	orrs	r3, r2
 801e864:	9304      	str	r3, [sp, #16]
 801e866:	46a2      	mov	sl, r4
 801e868:	e7d2      	b.n	801e810 <_svfiprintf_r+0xa0>
 801e86a:	9b03      	ldr	r3, [sp, #12]
 801e86c:	1d19      	adds	r1, r3, #4
 801e86e:	681b      	ldr	r3, [r3, #0]
 801e870:	9103      	str	r1, [sp, #12]
 801e872:	2b00      	cmp	r3, #0
 801e874:	bfbb      	ittet	lt
 801e876:	425b      	neglt	r3, r3
 801e878:	f042 0202 	orrlt.w	r2, r2, #2
 801e87c:	9307      	strge	r3, [sp, #28]
 801e87e:	9307      	strlt	r3, [sp, #28]
 801e880:	bfb8      	it	lt
 801e882:	9204      	strlt	r2, [sp, #16]
 801e884:	7823      	ldrb	r3, [r4, #0]
 801e886:	2b2e      	cmp	r3, #46	@ 0x2e
 801e888:	d10a      	bne.n	801e8a0 <_svfiprintf_r+0x130>
 801e88a:	7863      	ldrb	r3, [r4, #1]
 801e88c:	2b2a      	cmp	r3, #42	@ 0x2a
 801e88e:	d132      	bne.n	801e8f6 <_svfiprintf_r+0x186>
 801e890:	9b03      	ldr	r3, [sp, #12]
 801e892:	1d1a      	adds	r2, r3, #4
 801e894:	681b      	ldr	r3, [r3, #0]
 801e896:	9203      	str	r2, [sp, #12]
 801e898:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801e89c:	3402      	adds	r4, #2
 801e89e:	9305      	str	r3, [sp, #20]
 801e8a0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801e964 <_svfiprintf_r+0x1f4>
 801e8a4:	7821      	ldrb	r1, [r4, #0]
 801e8a6:	2203      	movs	r2, #3
 801e8a8:	4650      	mov	r0, sl
 801e8aa:	f7e1 fd31 	bl	8000310 <memchr>
 801e8ae:	b138      	cbz	r0, 801e8c0 <_svfiprintf_r+0x150>
 801e8b0:	9b04      	ldr	r3, [sp, #16]
 801e8b2:	eba0 000a 	sub.w	r0, r0, sl
 801e8b6:	2240      	movs	r2, #64	@ 0x40
 801e8b8:	4082      	lsls	r2, r0
 801e8ba:	4313      	orrs	r3, r2
 801e8bc:	3401      	adds	r4, #1
 801e8be:	9304      	str	r3, [sp, #16]
 801e8c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e8c4:	4824      	ldr	r0, [pc, #144]	@ (801e958 <_svfiprintf_r+0x1e8>)
 801e8c6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801e8ca:	2206      	movs	r2, #6
 801e8cc:	f7e1 fd20 	bl	8000310 <memchr>
 801e8d0:	2800      	cmp	r0, #0
 801e8d2:	d036      	beq.n	801e942 <_svfiprintf_r+0x1d2>
 801e8d4:	4b21      	ldr	r3, [pc, #132]	@ (801e95c <_svfiprintf_r+0x1ec>)
 801e8d6:	bb1b      	cbnz	r3, 801e920 <_svfiprintf_r+0x1b0>
 801e8d8:	9b03      	ldr	r3, [sp, #12]
 801e8da:	3307      	adds	r3, #7
 801e8dc:	f023 0307 	bic.w	r3, r3, #7
 801e8e0:	3308      	adds	r3, #8
 801e8e2:	9303      	str	r3, [sp, #12]
 801e8e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e8e6:	4433      	add	r3, r6
 801e8e8:	9309      	str	r3, [sp, #36]	@ 0x24
 801e8ea:	e76a      	b.n	801e7c2 <_svfiprintf_r+0x52>
 801e8ec:	fb0c 3202 	mla	r2, ip, r2, r3
 801e8f0:	460c      	mov	r4, r1
 801e8f2:	2001      	movs	r0, #1
 801e8f4:	e7a8      	b.n	801e848 <_svfiprintf_r+0xd8>
 801e8f6:	2300      	movs	r3, #0
 801e8f8:	3401      	adds	r4, #1
 801e8fa:	9305      	str	r3, [sp, #20]
 801e8fc:	4619      	mov	r1, r3
 801e8fe:	f04f 0c0a 	mov.w	ip, #10
 801e902:	4620      	mov	r0, r4
 801e904:	f810 2b01 	ldrb.w	r2, [r0], #1
 801e908:	3a30      	subs	r2, #48	@ 0x30
 801e90a:	2a09      	cmp	r2, #9
 801e90c:	d903      	bls.n	801e916 <_svfiprintf_r+0x1a6>
 801e90e:	2b00      	cmp	r3, #0
 801e910:	d0c6      	beq.n	801e8a0 <_svfiprintf_r+0x130>
 801e912:	9105      	str	r1, [sp, #20]
 801e914:	e7c4      	b.n	801e8a0 <_svfiprintf_r+0x130>
 801e916:	fb0c 2101 	mla	r1, ip, r1, r2
 801e91a:	4604      	mov	r4, r0
 801e91c:	2301      	movs	r3, #1
 801e91e:	e7f0      	b.n	801e902 <_svfiprintf_r+0x192>
 801e920:	ab03      	add	r3, sp, #12
 801e922:	9300      	str	r3, [sp, #0]
 801e924:	462a      	mov	r2, r5
 801e926:	4b0e      	ldr	r3, [pc, #56]	@ (801e960 <_svfiprintf_r+0x1f0>)
 801e928:	a904      	add	r1, sp, #16
 801e92a:	4638      	mov	r0, r7
 801e92c:	f3af 8000 	nop.w
 801e930:	1c42      	adds	r2, r0, #1
 801e932:	4606      	mov	r6, r0
 801e934:	d1d6      	bne.n	801e8e4 <_svfiprintf_r+0x174>
 801e936:	89ab      	ldrh	r3, [r5, #12]
 801e938:	065b      	lsls	r3, r3, #25
 801e93a:	f53f af2d 	bmi.w	801e798 <_svfiprintf_r+0x28>
 801e93e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801e940:	e72c      	b.n	801e79c <_svfiprintf_r+0x2c>
 801e942:	ab03      	add	r3, sp, #12
 801e944:	9300      	str	r3, [sp, #0]
 801e946:	462a      	mov	r2, r5
 801e948:	4b05      	ldr	r3, [pc, #20]	@ (801e960 <_svfiprintf_r+0x1f0>)
 801e94a:	a904      	add	r1, sp, #16
 801e94c:	4638      	mov	r0, r7
 801e94e:	f000 fb8b 	bl	801f068 <_printf_i>
 801e952:	e7ed      	b.n	801e930 <_svfiprintf_r+0x1c0>
 801e954:	0802fd77 	.word	0x0802fd77
 801e958:	0802fd81 	.word	0x0802fd81
 801e95c:	00000000 	.word	0x00000000
 801e960:	0801e6b9 	.word	0x0801e6b9
 801e964:	0802fd7d 	.word	0x0802fd7d

0801e968 <_sungetc_r>:
 801e968:	b538      	push	{r3, r4, r5, lr}
 801e96a:	1c4b      	adds	r3, r1, #1
 801e96c:	4614      	mov	r4, r2
 801e96e:	d103      	bne.n	801e978 <_sungetc_r+0x10>
 801e970:	f04f 35ff 	mov.w	r5, #4294967295
 801e974:	4628      	mov	r0, r5
 801e976:	bd38      	pop	{r3, r4, r5, pc}
 801e978:	8993      	ldrh	r3, [r2, #12]
 801e97a:	f023 0320 	bic.w	r3, r3, #32
 801e97e:	8193      	strh	r3, [r2, #12]
 801e980:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801e982:	6852      	ldr	r2, [r2, #4]
 801e984:	b2cd      	uxtb	r5, r1
 801e986:	b18b      	cbz	r3, 801e9ac <_sungetc_r+0x44>
 801e988:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 801e98a:	4293      	cmp	r3, r2
 801e98c:	dd08      	ble.n	801e9a0 <_sungetc_r+0x38>
 801e98e:	6823      	ldr	r3, [r4, #0]
 801e990:	1e5a      	subs	r2, r3, #1
 801e992:	6022      	str	r2, [r4, #0]
 801e994:	f803 5c01 	strb.w	r5, [r3, #-1]
 801e998:	6863      	ldr	r3, [r4, #4]
 801e99a:	3301      	adds	r3, #1
 801e99c:	6063      	str	r3, [r4, #4]
 801e99e:	e7e9      	b.n	801e974 <_sungetc_r+0xc>
 801e9a0:	4621      	mov	r1, r4
 801e9a2:	f000 ff26 	bl	801f7f2 <__submore>
 801e9a6:	2800      	cmp	r0, #0
 801e9a8:	d0f1      	beq.n	801e98e <_sungetc_r+0x26>
 801e9aa:	e7e1      	b.n	801e970 <_sungetc_r+0x8>
 801e9ac:	6921      	ldr	r1, [r4, #16]
 801e9ae:	6823      	ldr	r3, [r4, #0]
 801e9b0:	b151      	cbz	r1, 801e9c8 <_sungetc_r+0x60>
 801e9b2:	4299      	cmp	r1, r3
 801e9b4:	d208      	bcs.n	801e9c8 <_sungetc_r+0x60>
 801e9b6:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801e9ba:	42a9      	cmp	r1, r5
 801e9bc:	d104      	bne.n	801e9c8 <_sungetc_r+0x60>
 801e9be:	3b01      	subs	r3, #1
 801e9c0:	3201      	adds	r2, #1
 801e9c2:	6023      	str	r3, [r4, #0]
 801e9c4:	6062      	str	r2, [r4, #4]
 801e9c6:	e7d5      	b.n	801e974 <_sungetc_r+0xc>
 801e9c8:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 801e9cc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801e9d0:	6363      	str	r3, [r4, #52]	@ 0x34
 801e9d2:	2303      	movs	r3, #3
 801e9d4:	63a3      	str	r3, [r4, #56]	@ 0x38
 801e9d6:	4623      	mov	r3, r4
 801e9d8:	f803 5f46 	strb.w	r5, [r3, #70]!
 801e9dc:	6023      	str	r3, [r4, #0]
 801e9de:	2301      	movs	r3, #1
 801e9e0:	e7dc      	b.n	801e99c <_sungetc_r+0x34>

0801e9e2 <__ssrefill_r>:
 801e9e2:	b510      	push	{r4, lr}
 801e9e4:	460c      	mov	r4, r1
 801e9e6:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801e9e8:	b169      	cbz	r1, 801ea06 <__ssrefill_r+0x24>
 801e9ea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801e9ee:	4299      	cmp	r1, r3
 801e9f0:	d001      	beq.n	801e9f6 <__ssrefill_r+0x14>
 801e9f2:	f7ff fd61 	bl	801e4b8 <_free_r>
 801e9f6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801e9f8:	6063      	str	r3, [r4, #4]
 801e9fa:	2000      	movs	r0, #0
 801e9fc:	6360      	str	r0, [r4, #52]	@ 0x34
 801e9fe:	b113      	cbz	r3, 801ea06 <__ssrefill_r+0x24>
 801ea00:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 801ea02:	6023      	str	r3, [r4, #0]
 801ea04:	bd10      	pop	{r4, pc}
 801ea06:	6923      	ldr	r3, [r4, #16]
 801ea08:	6023      	str	r3, [r4, #0]
 801ea0a:	2300      	movs	r3, #0
 801ea0c:	6063      	str	r3, [r4, #4]
 801ea0e:	89a3      	ldrh	r3, [r4, #12]
 801ea10:	f043 0320 	orr.w	r3, r3, #32
 801ea14:	81a3      	strh	r3, [r4, #12]
 801ea16:	f04f 30ff 	mov.w	r0, #4294967295
 801ea1a:	e7f3      	b.n	801ea04 <__ssrefill_r+0x22>

0801ea1c <__ssvfiscanf_r>:
 801ea1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ea20:	460c      	mov	r4, r1
 801ea22:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 801ea26:	2100      	movs	r1, #0
 801ea28:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 801ea2c:	49a6      	ldr	r1, [pc, #664]	@ (801ecc8 <__ssvfiscanf_r+0x2ac>)
 801ea2e:	91a0      	str	r1, [sp, #640]	@ 0x280
 801ea30:	f10d 0804 	add.w	r8, sp, #4
 801ea34:	49a5      	ldr	r1, [pc, #660]	@ (801eccc <__ssvfiscanf_r+0x2b0>)
 801ea36:	4fa6      	ldr	r7, [pc, #664]	@ (801ecd0 <__ssvfiscanf_r+0x2b4>)
 801ea38:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 801ea3c:	4606      	mov	r6, r0
 801ea3e:	91a1      	str	r1, [sp, #644]	@ 0x284
 801ea40:	9300      	str	r3, [sp, #0]
 801ea42:	f892 9000 	ldrb.w	r9, [r2]
 801ea46:	f1b9 0f00 	cmp.w	r9, #0
 801ea4a:	f000 8158 	beq.w	801ecfe <__ssvfiscanf_r+0x2e2>
 801ea4e:	f817 3009 	ldrb.w	r3, [r7, r9]
 801ea52:	f013 0308 	ands.w	r3, r3, #8
 801ea56:	f102 0501 	add.w	r5, r2, #1
 801ea5a:	d019      	beq.n	801ea90 <__ssvfiscanf_r+0x74>
 801ea5c:	6863      	ldr	r3, [r4, #4]
 801ea5e:	2b00      	cmp	r3, #0
 801ea60:	dd0f      	ble.n	801ea82 <__ssvfiscanf_r+0x66>
 801ea62:	6823      	ldr	r3, [r4, #0]
 801ea64:	781a      	ldrb	r2, [r3, #0]
 801ea66:	5cba      	ldrb	r2, [r7, r2]
 801ea68:	0712      	lsls	r2, r2, #28
 801ea6a:	d401      	bmi.n	801ea70 <__ssvfiscanf_r+0x54>
 801ea6c:	462a      	mov	r2, r5
 801ea6e:	e7e8      	b.n	801ea42 <__ssvfiscanf_r+0x26>
 801ea70:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801ea72:	3201      	adds	r2, #1
 801ea74:	9245      	str	r2, [sp, #276]	@ 0x114
 801ea76:	6862      	ldr	r2, [r4, #4]
 801ea78:	3301      	adds	r3, #1
 801ea7a:	3a01      	subs	r2, #1
 801ea7c:	6062      	str	r2, [r4, #4]
 801ea7e:	6023      	str	r3, [r4, #0]
 801ea80:	e7ec      	b.n	801ea5c <__ssvfiscanf_r+0x40>
 801ea82:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801ea84:	4621      	mov	r1, r4
 801ea86:	4630      	mov	r0, r6
 801ea88:	4798      	blx	r3
 801ea8a:	2800      	cmp	r0, #0
 801ea8c:	d0e9      	beq.n	801ea62 <__ssvfiscanf_r+0x46>
 801ea8e:	e7ed      	b.n	801ea6c <__ssvfiscanf_r+0x50>
 801ea90:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 801ea94:	f040 8085 	bne.w	801eba2 <__ssvfiscanf_r+0x186>
 801ea98:	9341      	str	r3, [sp, #260]	@ 0x104
 801ea9a:	9343      	str	r3, [sp, #268]	@ 0x10c
 801ea9c:	7853      	ldrb	r3, [r2, #1]
 801ea9e:	2b2a      	cmp	r3, #42	@ 0x2a
 801eaa0:	bf02      	ittt	eq
 801eaa2:	2310      	moveq	r3, #16
 801eaa4:	1c95      	addeq	r5, r2, #2
 801eaa6:	9341      	streq	r3, [sp, #260]	@ 0x104
 801eaa8:	220a      	movs	r2, #10
 801eaaa:	46aa      	mov	sl, r5
 801eaac:	f81a 1b01 	ldrb.w	r1, [sl], #1
 801eab0:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 801eab4:	2b09      	cmp	r3, #9
 801eab6:	d91e      	bls.n	801eaf6 <__ssvfiscanf_r+0xda>
 801eab8:	f8df b218 	ldr.w	fp, [pc, #536]	@ 801ecd4 <__ssvfiscanf_r+0x2b8>
 801eabc:	2203      	movs	r2, #3
 801eabe:	4658      	mov	r0, fp
 801eac0:	f7e1 fc26 	bl	8000310 <memchr>
 801eac4:	b138      	cbz	r0, 801ead6 <__ssvfiscanf_r+0xba>
 801eac6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801eac8:	eba0 000b 	sub.w	r0, r0, fp
 801eacc:	2301      	movs	r3, #1
 801eace:	4083      	lsls	r3, r0
 801ead0:	4313      	orrs	r3, r2
 801ead2:	9341      	str	r3, [sp, #260]	@ 0x104
 801ead4:	4655      	mov	r5, sl
 801ead6:	f815 3b01 	ldrb.w	r3, [r5], #1
 801eada:	2b78      	cmp	r3, #120	@ 0x78
 801eadc:	d806      	bhi.n	801eaec <__ssvfiscanf_r+0xd0>
 801eade:	2b57      	cmp	r3, #87	@ 0x57
 801eae0:	d810      	bhi.n	801eb04 <__ssvfiscanf_r+0xe8>
 801eae2:	2b25      	cmp	r3, #37	@ 0x25
 801eae4:	d05d      	beq.n	801eba2 <__ssvfiscanf_r+0x186>
 801eae6:	d857      	bhi.n	801eb98 <__ssvfiscanf_r+0x17c>
 801eae8:	2b00      	cmp	r3, #0
 801eaea:	d075      	beq.n	801ebd8 <__ssvfiscanf_r+0x1bc>
 801eaec:	2303      	movs	r3, #3
 801eaee:	9347      	str	r3, [sp, #284]	@ 0x11c
 801eaf0:	230a      	movs	r3, #10
 801eaf2:	9342      	str	r3, [sp, #264]	@ 0x108
 801eaf4:	e088      	b.n	801ec08 <__ssvfiscanf_r+0x1ec>
 801eaf6:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 801eaf8:	fb02 1103 	mla	r1, r2, r3, r1
 801eafc:	3930      	subs	r1, #48	@ 0x30
 801eafe:	9143      	str	r1, [sp, #268]	@ 0x10c
 801eb00:	4655      	mov	r5, sl
 801eb02:	e7d2      	b.n	801eaaa <__ssvfiscanf_r+0x8e>
 801eb04:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 801eb08:	2a20      	cmp	r2, #32
 801eb0a:	d8ef      	bhi.n	801eaec <__ssvfiscanf_r+0xd0>
 801eb0c:	a101      	add	r1, pc, #4	@ (adr r1, 801eb14 <__ssvfiscanf_r+0xf8>)
 801eb0e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801eb12:	bf00      	nop
 801eb14:	0801ebe7 	.word	0x0801ebe7
 801eb18:	0801eaed 	.word	0x0801eaed
 801eb1c:	0801eaed 	.word	0x0801eaed
 801eb20:	0801ec41 	.word	0x0801ec41
 801eb24:	0801eaed 	.word	0x0801eaed
 801eb28:	0801eaed 	.word	0x0801eaed
 801eb2c:	0801eaed 	.word	0x0801eaed
 801eb30:	0801eaed 	.word	0x0801eaed
 801eb34:	0801eaed 	.word	0x0801eaed
 801eb38:	0801eaed 	.word	0x0801eaed
 801eb3c:	0801eaed 	.word	0x0801eaed
 801eb40:	0801ec57 	.word	0x0801ec57
 801eb44:	0801ec3d 	.word	0x0801ec3d
 801eb48:	0801eb9f 	.word	0x0801eb9f
 801eb4c:	0801eb9f 	.word	0x0801eb9f
 801eb50:	0801eb9f 	.word	0x0801eb9f
 801eb54:	0801eaed 	.word	0x0801eaed
 801eb58:	0801ebf9 	.word	0x0801ebf9
 801eb5c:	0801eaed 	.word	0x0801eaed
 801eb60:	0801eaed 	.word	0x0801eaed
 801eb64:	0801eaed 	.word	0x0801eaed
 801eb68:	0801eaed 	.word	0x0801eaed
 801eb6c:	0801ec67 	.word	0x0801ec67
 801eb70:	0801ec01 	.word	0x0801ec01
 801eb74:	0801ebdf 	.word	0x0801ebdf
 801eb78:	0801eaed 	.word	0x0801eaed
 801eb7c:	0801eaed 	.word	0x0801eaed
 801eb80:	0801ec63 	.word	0x0801ec63
 801eb84:	0801eaed 	.word	0x0801eaed
 801eb88:	0801ec3d 	.word	0x0801ec3d
 801eb8c:	0801eaed 	.word	0x0801eaed
 801eb90:	0801eaed 	.word	0x0801eaed
 801eb94:	0801ebe7 	.word	0x0801ebe7
 801eb98:	3b45      	subs	r3, #69	@ 0x45
 801eb9a:	2b02      	cmp	r3, #2
 801eb9c:	d8a6      	bhi.n	801eaec <__ssvfiscanf_r+0xd0>
 801eb9e:	2305      	movs	r3, #5
 801eba0:	e031      	b.n	801ec06 <__ssvfiscanf_r+0x1ea>
 801eba2:	6863      	ldr	r3, [r4, #4]
 801eba4:	2b00      	cmp	r3, #0
 801eba6:	dd0d      	ble.n	801ebc4 <__ssvfiscanf_r+0x1a8>
 801eba8:	6823      	ldr	r3, [r4, #0]
 801ebaa:	781a      	ldrb	r2, [r3, #0]
 801ebac:	454a      	cmp	r2, r9
 801ebae:	f040 80a6 	bne.w	801ecfe <__ssvfiscanf_r+0x2e2>
 801ebb2:	3301      	adds	r3, #1
 801ebb4:	6862      	ldr	r2, [r4, #4]
 801ebb6:	6023      	str	r3, [r4, #0]
 801ebb8:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 801ebba:	3a01      	subs	r2, #1
 801ebbc:	3301      	adds	r3, #1
 801ebbe:	6062      	str	r2, [r4, #4]
 801ebc0:	9345      	str	r3, [sp, #276]	@ 0x114
 801ebc2:	e753      	b.n	801ea6c <__ssvfiscanf_r+0x50>
 801ebc4:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801ebc6:	4621      	mov	r1, r4
 801ebc8:	4630      	mov	r0, r6
 801ebca:	4798      	blx	r3
 801ebcc:	2800      	cmp	r0, #0
 801ebce:	d0eb      	beq.n	801eba8 <__ssvfiscanf_r+0x18c>
 801ebd0:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801ebd2:	2800      	cmp	r0, #0
 801ebd4:	f040 808b 	bne.w	801ecee <__ssvfiscanf_r+0x2d2>
 801ebd8:	f04f 30ff 	mov.w	r0, #4294967295
 801ebdc:	e08b      	b.n	801ecf6 <__ssvfiscanf_r+0x2da>
 801ebde:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801ebe0:	f042 0220 	orr.w	r2, r2, #32
 801ebe4:	9241      	str	r2, [sp, #260]	@ 0x104
 801ebe6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801ebe8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801ebec:	9241      	str	r2, [sp, #260]	@ 0x104
 801ebee:	2210      	movs	r2, #16
 801ebf0:	2b6e      	cmp	r3, #110	@ 0x6e
 801ebf2:	9242      	str	r2, [sp, #264]	@ 0x108
 801ebf4:	d902      	bls.n	801ebfc <__ssvfiscanf_r+0x1e0>
 801ebf6:	e005      	b.n	801ec04 <__ssvfiscanf_r+0x1e8>
 801ebf8:	2300      	movs	r3, #0
 801ebfa:	9342      	str	r3, [sp, #264]	@ 0x108
 801ebfc:	2303      	movs	r3, #3
 801ebfe:	e002      	b.n	801ec06 <__ssvfiscanf_r+0x1ea>
 801ec00:	2308      	movs	r3, #8
 801ec02:	9342      	str	r3, [sp, #264]	@ 0x108
 801ec04:	2304      	movs	r3, #4
 801ec06:	9347      	str	r3, [sp, #284]	@ 0x11c
 801ec08:	6863      	ldr	r3, [r4, #4]
 801ec0a:	2b00      	cmp	r3, #0
 801ec0c:	dd39      	ble.n	801ec82 <__ssvfiscanf_r+0x266>
 801ec0e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801ec10:	0659      	lsls	r1, r3, #25
 801ec12:	d404      	bmi.n	801ec1e <__ssvfiscanf_r+0x202>
 801ec14:	6823      	ldr	r3, [r4, #0]
 801ec16:	781a      	ldrb	r2, [r3, #0]
 801ec18:	5cba      	ldrb	r2, [r7, r2]
 801ec1a:	0712      	lsls	r2, r2, #28
 801ec1c:	d438      	bmi.n	801ec90 <__ssvfiscanf_r+0x274>
 801ec1e:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 801ec20:	2b02      	cmp	r3, #2
 801ec22:	dc47      	bgt.n	801ecb4 <__ssvfiscanf_r+0x298>
 801ec24:	466b      	mov	r3, sp
 801ec26:	4622      	mov	r2, r4
 801ec28:	a941      	add	r1, sp, #260	@ 0x104
 801ec2a:	4630      	mov	r0, r6
 801ec2c:	f000 fb3a 	bl	801f2a4 <_scanf_chars>
 801ec30:	2801      	cmp	r0, #1
 801ec32:	d064      	beq.n	801ecfe <__ssvfiscanf_r+0x2e2>
 801ec34:	2802      	cmp	r0, #2
 801ec36:	f47f af19 	bne.w	801ea6c <__ssvfiscanf_r+0x50>
 801ec3a:	e7c9      	b.n	801ebd0 <__ssvfiscanf_r+0x1b4>
 801ec3c:	220a      	movs	r2, #10
 801ec3e:	e7d7      	b.n	801ebf0 <__ssvfiscanf_r+0x1d4>
 801ec40:	4629      	mov	r1, r5
 801ec42:	4640      	mov	r0, r8
 801ec44:	f000 fd9c 	bl	801f780 <__sccl>
 801ec48:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801ec4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ec4e:	9341      	str	r3, [sp, #260]	@ 0x104
 801ec50:	4605      	mov	r5, r0
 801ec52:	2301      	movs	r3, #1
 801ec54:	e7d7      	b.n	801ec06 <__ssvfiscanf_r+0x1ea>
 801ec56:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801ec58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ec5c:	9341      	str	r3, [sp, #260]	@ 0x104
 801ec5e:	2300      	movs	r3, #0
 801ec60:	e7d1      	b.n	801ec06 <__ssvfiscanf_r+0x1ea>
 801ec62:	2302      	movs	r3, #2
 801ec64:	e7cf      	b.n	801ec06 <__ssvfiscanf_r+0x1ea>
 801ec66:	9841      	ldr	r0, [sp, #260]	@ 0x104
 801ec68:	06c3      	lsls	r3, r0, #27
 801ec6a:	f53f aeff 	bmi.w	801ea6c <__ssvfiscanf_r+0x50>
 801ec6e:	9b00      	ldr	r3, [sp, #0]
 801ec70:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801ec72:	1d19      	adds	r1, r3, #4
 801ec74:	9100      	str	r1, [sp, #0]
 801ec76:	681b      	ldr	r3, [r3, #0]
 801ec78:	07c0      	lsls	r0, r0, #31
 801ec7a:	bf4c      	ite	mi
 801ec7c:	801a      	strhmi	r2, [r3, #0]
 801ec7e:	601a      	strpl	r2, [r3, #0]
 801ec80:	e6f4      	b.n	801ea6c <__ssvfiscanf_r+0x50>
 801ec82:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801ec84:	4621      	mov	r1, r4
 801ec86:	4630      	mov	r0, r6
 801ec88:	4798      	blx	r3
 801ec8a:	2800      	cmp	r0, #0
 801ec8c:	d0bf      	beq.n	801ec0e <__ssvfiscanf_r+0x1f2>
 801ec8e:	e79f      	b.n	801ebd0 <__ssvfiscanf_r+0x1b4>
 801ec90:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801ec92:	3201      	adds	r2, #1
 801ec94:	9245      	str	r2, [sp, #276]	@ 0x114
 801ec96:	6862      	ldr	r2, [r4, #4]
 801ec98:	3a01      	subs	r2, #1
 801ec9a:	2a00      	cmp	r2, #0
 801ec9c:	6062      	str	r2, [r4, #4]
 801ec9e:	dd02      	ble.n	801eca6 <__ssvfiscanf_r+0x28a>
 801eca0:	3301      	adds	r3, #1
 801eca2:	6023      	str	r3, [r4, #0]
 801eca4:	e7b6      	b.n	801ec14 <__ssvfiscanf_r+0x1f8>
 801eca6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801eca8:	4621      	mov	r1, r4
 801ecaa:	4630      	mov	r0, r6
 801ecac:	4798      	blx	r3
 801ecae:	2800      	cmp	r0, #0
 801ecb0:	d0b0      	beq.n	801ec14 <__ssvfiscanf_r+0x1f8>
 801ecb2:	e78d      	b.n	801ebd0 <__ssvfiscanf_r+0x1b4>
 801ecb4:	2b04      	cmp	r3, #4
 801ecb6:	dc0f      	bgt.n	801ecd8 <__ssvfiscanf_r+0x2bc>
 801ecb8:	466b      	mov	r3, sp
 801ecba:	4622      	mov	r2, r4
 801ecbc:	a941      	add	r1, sp, #260	@ 0x104
 801ecbe:	4630      	mov	r0, r6
 801ecc0:	f000 fb4a 	bl	801f358 <_scanf_i>
 801ecc4:	e7b4      	b.n	801ec30 <__ssvfiscanf_r+0x214>
 801ecc6:	bf00      	nop
 801ecc8:	0801e969 	.word	0x0801e969
 801eccc:	0801e9e3 	.word	0x0801e9e3
 801ecd0:	0802fdc6 	.word	0x0802fdc6
 801ecd4:	0802fd7d 	.word	0x0802fd7d
 801ecd8:	4b0a      	ldr	r3, [pc, #40]	@ (801ed04 <__ssvfiscanf_r+0x2e8>)
 801ecda:	2b00      	cmp	r3, #0
 801ecdc:	f43f aec6 	beq.w	801ea6c <__ssvfiscanf_r+0x50>
 801ece0:	466b      	mov	r3, sp
 801ece2:	4622      	mov	r2, r4
 801ece4:	a941      	add	r1, sp, #260	@ 0x104
 801ece6:	4630      	mov	r0, r6
 801ece8:	f3af 8000 	nop.w
 801ecec:	e7a0      	b.n	801ec30 <__ssvfiscanf_r+0x214>
 801ecee:	89a3      	ldrh	r3, [r4, #12]
 801ecf0:	065b      	lsls	r3, r3, #25
 801ecf2:	f53f af71 	bmi.w	801ebd8 <__ssvfiscanf_r+0x1bc>
 801ecf6:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 801ecfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ecfe:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801ed00:	e7f9      	b.n	801ecf6 <__ssvfiscanf_r+0x2da>
 801ed02:	bf00      	nop
 801ed04:	00000000 	.word	0x00000000

0801ed08 <__sfputc_r>:
 801ed08:	6893      	ldr	r3, [r2, #8]
 801ed0a:	3b01      	subs	r3, #1
 801ed0c:	2b00      	cmp	r3, #0
 801ed0e:	b410      	push	{r4}
 801ed10:	6093      	str	r3, [r2, #8]
 801ed12:	da08      	bge.n	801ed26 <__sfputc_r+0x1e>
 801ed14:	6994      	ldr	r4, [r2, #24]
 801ed16:	42a3      	cmp	r3, r4
 801ed18:	db01      	blt.n	801ed1e <__sfputc_r+0x16>
 801ed1a:	290a      	cmp	r1, #10
 801ed1c:	d103      	bne.n	801ed26 <__sfputc_r+0x1e>
 801ed1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 801ed22:	f7ff ba21 	b.w	801e168 <__swbuf_r>
 801ed26:	6813      	ldr	r3, [r2, #0]
 801ed28:	1c58      	adds	r0, r3, #1
 801ed2a:	6010      	str	r0, [r2, #0]
 801ed2c:	7019      	strb	r1, [r3, #0]
 801ed2e:	4608      	mov	r0, r1
 801ed30:	f85d 4b04 	ldr.w	r4, [sp], #4
 801ed34:	4770      	bx	lr

0801ed36 <__sfputs_r>:
 801ed36:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ed38:	4606      	mov	r6, r0
 801ed3a:	460f      	mov	r7, r1
 801ed3c:	4614      	mov	r4, r2
 801ed3e:	18d5      	adds	r5, r2, r3
 801ed40:	42ac      	cmp	r4, r5
 801ed42:	d101      	bne.n	801ed48 <__sfputs_r+0x12>
 801ed44:	2000      	movs	r0, #0
 801ed46:	e007      	b.n	801ed58 <__sfputs_r+0x22>
 801ed48:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ed4c:	463a      	mov	r2, r7
 801ed4e:	4630      	mov	r0, r6
 801ed50:	f7ff ffda 	bl	801ed08 <__sfputc_r>
 801ed54:	1c43      	adds	r3, r0, #1
 801ed56:	d1f3      	bne.n	801ed40 <__sfputs_r+0xa>
 801ed58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801ed5c <_vfiprintf_r>:
 801ed5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ed60:	460d      	mov	r5, r1
 801ed62:	b09d      	sub	sp, #116	@ 0x74
 801ed64:	4614      	mov	r4, r2
 801ed66:	4698      	mov	r8, r3
 801ed68:	4606      	mov	r6, r0
 801ed6a:	b118      	cbz	r0, 801ed74 <_vfiprintf_r+0x18>
 801ed6c:	6a03      	ldr	r3, [r0, #32]
 801ed6e:	b90b      	cbnz	r3, 801ed74 <_vfiprintf_r+0x18>
 801ed70:	f7ff f880 	bl	801de74 <__sinit>
 801ed74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801ed76:	07d9      	lsls	r1, r3, #31
 801ed78:	d405      	bmi.n	801ed86 <_vfiprintf_r+0x2a>
 801ed7a:	89ab      	ldrh	r3, [r5, #12]
 801ed7c:	059a      	lsls	r2, r3, #22
 801ed7e:	d402      	bmi.n	801ed86 <_vfiprintf_r+0x2a>
 801ed80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801ed82:	f7ff fb6a 	bl	801e45a <__retarget_lock_acquire_recursive>
 801ed86:	89ab      	ldrh	r3, [r5, #12]
 801ed88:	071b      	lsls	r3, r3, #28
 801ed8a:	d501      	bpl.n	801ed90 <_vfiprintf_r+0x34>
 801ed8c:	692b      	ldr	r3, [r5, #16]
 801ed8e:	b99b      	cbnz	r3, 801edb8 <_vfiprintf_r+0x5c>
 801ed90:	4629      	mov	r1, r5
 801ed92:	4630      	mov	r0, r6
 801ed94:	f7ff fa26 	bl	801e1e4 <__swsetup_r>
 801ed98:	b170      	cbz	r0, 801edb8 <_vfiprintf_r+0x5c>
 801ed9a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801ed9c:	07dc      	lsls	r4, r3, #31
 801ed9e:	d504      	bpl.n	801edaa <_vfiprintf_r+0x4e>
 801eda0:	f04f 30ff 	mov.w	r0, #4294967295
 801eda4:	b01d      	add	sp, #116	@ 0x74
 801eda6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801edaa:	89ab      	ldrh	r3, [r5, #12]
 801edac:	0598      	lsls	r0, r3, #22
 801edae:	d4f7      	bmi.n	801eda0 <_vfiprintf_r+0x44>
 801edb0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801edb2:	f7ff fb53 	bl	801e45c <__retarget_lock_release_recursive>
 801edb6:	e7f3      	b.n	801eda0 <_vfiprintf_r+0x44>
 801edb8:	2300      	movs	r3, #0
 801edba:	9309      	str	r3, [sp, #36]	@ 0x24
 801edbc:	2320      	movs	r3, #32
 801edbe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801edc2:	f8cd 800c 	str.w	r8, [sp, #12]
 801edc6:	2330      	movs	r3, #48	@ 0x30
 801edc8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801ef78 <_vfiprintf_r+0x21c>
 801edcc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801edd0:	f04f 0901 	mov.w	r9, #1
 801edd4:	4623      	mov	r3, r4
 801edd6:	469a      	mov	sl, r3
 801edd8:	f813 2b01 	ldrb.w	r2, [r3], #1
 801eddc:	b10a      	cbz	r2, 801ede2 <_vfiprintf_r+0x86>
 801edde:	2a25      	cmp	r2, #37	@ 0x25
 801ede0:	d1f9      	bne.n	801edd6 <_vfiprintf_r+0x7a>
 801ede2:	ebba 0b04 	subs.w	fp, sl, r4
 801ede6:	d00b      	beq.n	801ee00 <_vfiprintf_r+0xa4>
 801ede8:	465b      	mov	r3, fp
 801edea:	4622      	mov	r2, r4
 801edec:	4629      	mov	r1, r5
 801edee:	4630      	mov	r0, r6
 801edf0:	f7ff ffa1 	bl	801ed36 <__sfputs_r>
 801edf4:	3001      	adds	r0, #1
 801edf6:	f000 80a7 	beq.w	801ef48 <_vfiprintf_r+0x1ec>
 801edfa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801edfc:	445a      	add	r2, fp
 801edfe:	9209      	str	r2, [sp, #36]	@ 0x24
 801ee00:	f89a 3000 	ldrb.w	r3, [sl]
 801ee04:	2b00      	cmp	r3, #0
 801ee06:	f000 809f 	beq.w	801ef48 <_vfiprintf_r+0x1ec>
 801ee0a:	2300      	movs	r3, #0
 801ee0c:	f04f 32ff 	mov.w	r2, #4294967295
 801ee10:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801ee14:	f10a 0a01 	add.w	sl, sl, #1
 801ee18:	9304      	str	r3, [sp, #16]
 801ee1a:	9307      	str	r3, [sp, #28]
 801ee1c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801ee20:	931a      	str	r3, [sp, #104]	@ 0x68
 801ee22:	4654      	mov	r4, sl
 801ee24:	2205      	movs	r2, #5
 801ee26:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ee2a:	4853      	ldr	r0, [pc, #332]	@ (801ef78 <_vfiprintf_r+0x21c>)
 801ee2c:	f7e1 fa70 	bl	8000310 <memchr>
 801ee30:	9a04      	ldr	r2, [sp, #16]
 801ee32:	b9d8      	cbnz	r0, 801ee6c <_vfiprintf_r+0x110>
 801ee34:	06d1      	lsls	r1, r2, #27
 801ee36:	bf44      	itt	mi
 801ee38:	2320      	movmi	r3, #32
 801ee3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ee3e:	0713      	lsls	r3, r2, #28
 801ee40:	bf44      	itt	mi
 801ee42:	232b      	movmi	r3, #43	@ 0x2b
 801ee44:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ee48:	f89a 3000 	ldrb.w	r3, [sl]
 801ee4c:	2b2a      	cmp	r3, #42	@ 0x2a
 801ee4e:	d015      	beq.n	801ee7c <_vfiprintf_r+0x120>
 801ee50:	9a07      	ldr	r2, [sp, #28]
 801ee52:	4654      	mov	r4, sl
 801ee54:	2000      	movs	r0, #0
 801ee56:	f04f 0c0a 	mov.w	ip, #10
 801ee5a:	4621      	mov	r1, r4
 801ee5c:	f811 3b01 	ldrb.w	r3, [r1], #1
 801ee60:	3b30      	subs	r3, #48	@ 0x30
 801ee62:	2b09      	cmp	r3, #9
 801ee64:	d94b      	bls.n	801eefe <_vfiprintf_r+0x1a2>
 801ee66:	b1b0      	cbz	r0, 801ee96 <_vfiprintf_r+0x13a>
 801ee68:	9207      	str	r2, [sp, #28]
 801ee6a:	e014      	b.n	801ee96 <_vfiprintf_r+0x13a>
 801ee6c:	eba0 0308 	sub.w	r3, r0, r8
 801ee70:	fa09 f303 	lsl.w	r3, r9, r3
 801ee74:	4313      	orrs	r3, r2
 801ee76:	9304      	str	r3, [sp, #16]
 801ee78:	46a2      	mov	sl, r4
 801ee7a:	e7d2      	b.n	801ee22 <_vfiprintf_r+0xc6>
 801ee7c:	9b03      	ldr	r3, [sp, #12]
 801ee7e:	1d19      	adds	r1, r3, #4
 801ee80:	681b      	ldr	r3, [r3, #0]
 801ee82:	9103      	str	r1, [sp, #12]
 801ee84:	2b00      	cmp	r3, #0
 801ee86:	bfbb      	ittet	lt
 801ee88:	425b      	neglt	r3, r3
 801ee8a:	f042 0202 	orrlt.w	r2, r2, #2
 801ee8e:	9307      	strge	r3, [sp, #28]
 801ee90:	9307      	strlt	r3, [sp, #28]
 801ee92:	bfb8      	it	lt
 801ee94:	9204      	strlt	r2, [sp, #16]
 801ee96:	7823      	ldrb	r3, [r4, #0]
 801ee98:	2b2e      	cmp	r3, #46	@ 0x2e
 801ee9a:	d10a      	bne.n	801eeb2 <_vfiprintf_r+0x156>
 801ee9c:	7863      	ldrb	r3, [r4, #1]
 801ee9e:	2b2a      	cmp	r3, #42	@ 0x2a
 801eea0:	d132      	bne.n	801ef08 <_vfiprintf_r+0x1ac>
 801eea2:	9b03      	ldr	r3, [sp, #12]
 801eea4:	1d1a      	adds	r2, r3, #4
 801eea6:	681b      	ldr	r3, [r3, #0]
 801eea8:	9203      	str	r2, [sp, #12]
 801eeaa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801eeae:	3402      	adds	r4, #2
 801eeb0:	9305      	str	r3, [sp, #20]
 801eeb2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801ef88 <_vfiprintf_r+0x22c>
 801eeb6:	7821      	ldrb	r1, [r4, #0]
 801eeb8:	2203      	movs	r2, #3
 801eeba:	4650      	mov	r0, sl
 801eebc:	f7e1 fa28 	bl	8000310 <memchr>
 801eec0:	b138      	cbz	r0, 801eed2 <_vfiprintf_r+0x176>
 801eec2:	9b04      	ldr	r3, [sp, #16]
 801eec4:	eba0 000a 	sub.w	r0, r0, sl
 801eec8:	2240      	movs	r2, #64	@ 0x40
 801eeca:	4082      	lsls	r2, r0
 801eecc:	4313      	orrs	r3, r2
 801eece:	3401      	adds	r4, #1
 801eed0:	9304      	str	r3, [sp, #16]
 801eed2:	f814 1b01 	ldrb.w	r1, [r4], #1
 801eed6:	4829      	ldr	r0, [pc, #164]	@ (801ef7c <_vfiprintf_r+0x220>)
 801eed8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801eedc:	2206      	movs	r2, #6
 801eede:	f7e1 fa17 	bl	8000310 <memchr>
 801eee2:	2800      	cmp	r0, #0
 801eee4:	d03f      	beq.n	801ef66 <_vfiprintf_r+0x20a>
 801eee6:	4b26      	ldr	r3, [pc, #152]	@ (801ef80 <_vfiprintf_r+0x224>)
 801eee8:	bb1b      	cbnz	r3, 801ef32 <_vfiprintf_r+0x1d6>
 801eeea:	9b03      	ldr	r3, [sp, #12]
 801eeec:	3307      	adds	r3, #7
 801eeee:	f023 0307 	bic.w	r3, r3, #7
 801eef2:	3308      	adds	r3, #8
 801eef4:	9303      	str	r3, [sp, #12]
 801eef6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801eef8:	443b      	add	r3, r7
 801eefa:	9309      	str	r3, [sp, #36]	@ 0x24
 801eefc:	e76a      	b.n	801edd4 <_vfiprintf_r+0x78>
 801eefe:	fb0c 3202 	mla	r2, ip, r2, r3
 801ef02:	460c      	mov	r4, r1
 801ef04:	2001      	movs	r0, #1
 801ef06:	e7a8      	b.n	801ee5a <_vfiprintf_r+0xfe>
 801ef08:	2300      	movs	r3, #0
 801ef0a:	3401      	adds	r4, #1
 801ef0c:	9305      	str	r3, [sp, #20]
 801ef0e:	4619      	mov	r1, r3
 801ef10:	f04f 0c0a 	mov.w	ip, #10
 801ef14:	4620      	mov	r0, r4
 801ef16:	f810 2b01 	ldrb.w	r2, [r0], #1
 801ef1a:	3a30      	subs	r2, #48	@ 0x30
 801ef1c:	2a09      	cmp	r2, #9
 801ef1e:	d903      	bls.n	801ef28 <_vfiprintf_r+0x1cc>
 801ef20:	2b00      	cmp	r3, #0
 801ef22:	d0c6      	beq.n	801eeb2 <_vfiprintf_r+0x156>
 801ef24:	9105      	str	r1, [sp, #20]
 801ef26:	e7c4      	b.n	801eeb2 <_vfiprintf_r+0x156>
 801ef28:	fb0c 2101 	mla	r1, ip, r1, r2
 801ef2c:	4604      	mov	r4, r0
 801ef2e:	2301      	movs	r3, #1
 801ef30:	e7f0      	b.n	801ef14 <_vfiprintf_r+0x1b8>
 801ef32:	ab03      	add	r3, sp, #12
 801ef34:	9300      	str	r3, [sp, #0]
 801ef36:	462a      	mov	r2, r5
 801ef38:	4b12      	ldr	r3, [pc, #72]	@ (801ef84 <_vfiprintf_r+0x228>)
 801ef3a:	a904      	add	r1, sp, #16
 801ef3c:	4630      	mov	r0, r6
 801ef3e:	f3af 8000 	nop.w
 801ef42:	4607      	mov	r7, r0
 801ef44:	1c78      	adds	r0, r7, #1
 801ef46:	d1d6      	bne.n	801eef6 <_vfiprintf_r+0x19a>
 801ef48:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801ef4a:	07d9      	lsls	r1, r3, #31
 801ef4c:	d405      	bmi.n	801ef5a <_vfiprintf_r+0x1fe>
 801ef4e:	89ab      	ldrh	r3, [r5, #12]
 801ef50:	059a      	lsls	r2, r3, #22
 801ef52:	d402      	bmi.n	801ef5a <_vfiprintf_r+0x1fe>
 801ef54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801ef56:	f7ff fa81 	bl	801e45c <__retarget_lock_release_recursive>
 801ef5a:	89ab      	ldrh	r3, [r5, #12]
 801ef5c:	065b      	lsls	r3, r3, #25
 801ef5e:	f53f af1f 	bmi.w	801eda0 <_vfiprintf_r+0x44>
 801ef62:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801ef64:	e71e      	b.n	801eda4 <_vfiprintf_r+0x48>
 801ef66:	ab03      	add	r3, sp, #12
 801ef68:	9300      	str	r3, [sp, #0]
 801ef6a:	462a      	mov	r2, r5
 801ef6c:	4b05      	ldr	r3, [pc, #20]	@ (801ef84 <_vfiprintf_r+0x228>)
 801ef6e:	a904      	add	r1, sp, #16
 801ef70:	4630      	mov	r0, r6
 801ef72:	f000 f879 	bl	801f068 <_printf_i>
 801ef76:	e7e4      	b.n	801ef42 <_vfiprintf_r+0x1e6>
 801ef78:	0802fd77 	.word	0x0802fd77
 801ef7c:	0802fd81 	.word	0x0802fd81
 801ef80:	00000000 	.word	0x00000000
 801ef84:	0801ed37 	.word	0x0801ed37
 801ef88:	0802fd7d 	.word	0x0802fd7d

0801ef8c <_printf_common>:
 801ef8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ef90:	4616      	mov	r6, r2
 801ef92:	4698      	mov	r8, r3
 801ef94:	688a      	ldr	r2, [r1, #8]
 801ef96:	690b      	ldr	r3, [r1, #16]
 801ef98:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801ef9c:	4293      	cmp	r3, r2
 801ef9e:	bfb8      	it	lt
 801efa0:	4613      	movlt	r3, r2
 801efa2:	6033      	str	r3, [r6, #0]
 801efa4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801efa8:	4607      	mov	r7, r0
 801efaa:	460c      	mov	r4, r1
 801efac:	b10a      	cbz	r2, 801efb2 <_printf_common+0x26>
 801efae:	3301      	adds	r3, #1
 801efb0:	6033      	str	r3, [r6, #0]
 801efb2:	6823      	ldr	r3, [r4, #0]
 801efb4:	0699      	lsls	r1, r3, #26
 801efb6:	bf42      	ittt	mi
 801efb8:	6833      	ldrmi	r3, [r6, #0]
 801efba:	3302      	addmi	r3, #2
 801efbc:	6033      	strmi	r3, [r6, #0]
 801efbe:	6825      	ldr	r5, [r4, #0]
 801efc0:	f015 0506 	ands.w	r5, r5, #6
 801efc4:	d106      	bne.n	801efd4 <_printf_common+0x48>
 801efc6:	f104 0a19 	add.w	sl, r4, #25
 801efca:	68e3      	ldr	r3, [r4, #12]
 801efcc:	6832      	ldr	r2, [r6, #0]
 801efce:	1a9b      	subs	r3, r3, r2
 801efd0:	42ab      	cmp	r3, r5
 801efd2:	dc26      	bgt.n	801f022 <_printf_common+0x96>
 801efd4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801efd8:	6822      	ldr	r2, [r4, #0]
 801efda:	3b00      	subs	r3, #0
 801efdc:	bf18      	it	ne
 801efde:	2301      	movne	r3, #1
 801efe0:	0692      	lsls	r2, r2, #26
 801efe2:	d42b      	bmi.n	801f03c <_printf_common+0xb0>
 801efe4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801efe8:	4641      	mov	r1, r8
 801efea:	4638      	mov	r0, r7
 801efec:	47c8      	blx	r9
 801efee:	3001      	adds	r0, #1
 801eff0:	d01e      	beq.n	801f030 <_printf_common+0xa4>
 801eff2:	6823      	ldr	r3, [r4, #0]
 801eff4:	6922      	ldr	r2, [r4, #16]
 801eff6:	f003 0306 	and.w	r3, r3, #6
 801effa:	2b04      	cmp	r3, #4
 801effc:	bf02      	ittt	eq
 801effe:	68e5      	ldreq	r5, [r4, #12]
 801f000:	6833      	ldreq	r3, [r6, #0]
 801f002:	1aed      	subeq	r5, r5, r3
 801f004:	68a3      	ldr	r3, [r4, #8]
 801f006:	bf0c      	ite	eq
 801f008:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801f00c:	2500      	movne	r5, #0
 801f00e:	4293      	cmp	r3, r2
 801f010:	bfc4      	itt	gt
 801f012:	1a9b      	subgt	r3, r3, r2
 801f014:	18ed      	addgt	r5, r5, r3
 801f016:	2600      	movs	r6, #0
 801f018:	341a      	adds	r4, #26
 801f01a:	42b5      	cmp	r5, r6
 801f01c:	d11a      	bne.n	801f054 <_printf_common+0xc8>
 801f01e:	2000      	movs	r0, #0
 801f020:	e008      	b.n	801f034 <_printf_common+0xa8>
 801f022:	2301      	movs	r3, #1
 801f024:	4652      	mov	r2, sl
 801f026:	4641      	mov	r1, r8
 801f028:	4638      	mov	r0, r7
 801f02a:	47c8      	blx	r9
 801f02c:	3001      	adds	r0, #1
 801f02e:	d103      	bne.n	801f038 <_printf_common+0xac>
 801f030:	f04f 30ff 	mov.w	r0, #4294967295
 801f034:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f038:	3501      	adds	r5, #1
 801f03a:	e7c6      	b.n	801efca <_printf_common+0x3e>
 801f03c:	18e1      	adds	r1, r4, r3
 801f03e:	1c5a      	adds	r2, r3, #1
 801f040:	2030      	movs	r0, #48	@ 0x30
 801f042:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801f046:	4422      	add	r2, r4
 801f048:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801f04c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801f050:	3302      	adds	r3, #2
 801f052:	e7c7      	b.n	801efe4 <_printf_common+0x58>
 801f054:	2301      	movs	r3, #1
 801f056:	4622      	mov	r2, r4
 801f058:	4641      	mov	r1, r8
 801f05a:	4638      	mov	r0, r7
 801f05c:	47c8      	blx	r9
 801f05e:	3001      	adds	r0, #1
 801f060:	d0e6      	beq.n	801f030 <_printf_common+0xa4>
 801f062:	3601      	adds	r6, #1
 801f064:	e7d9      	b.n	801f01a <_printf_common+0x8e>
	...

0801f068 <_printf_i>:
 801f068:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801f06c:	7e0f      	ldrb	r7, [r1, #24]
 801f06e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801f070:	2f78      	cmp	r7, #120	@ 0x78
 801f072:	4691      	mov	r9, r2
 801f074:	4680      	mov	r8, r0
 801f076:	460c      	mov	r4, r1
 801f078:	469a      	mov	sl, r3
 801f07a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801f07e:	d807      	bhi.n	801f090 <_printf_i+0x28>
 801f080:	2f62      	cmp	r7, #98	@ 0x62
 801f082:	d80a      	bhi.n	801f09a <_printf_i+0x32>
 801f084:	2f00      	cmp	r7, #0
 801f086:	f000 80d1 	beq.w	801f22c <_printf_i+0x1c4>
 801f08a:	2f58      	cmp	r7, #88	@ 0x58
 801f08c:	f000 80b8 	beq.w	801f200 <_printf_i+0x198>
 801f090:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801f094:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801f098:	e03a      	b.n	801f110 <_printf_i+0xa8>
 801f09a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801f09e:	2b15      	cmp	r3, #21
 801f0a0:	d8f6      	bhi.n	801f090 <_printf_i+0x28>
 801f0a2:	a101      	add	r1, pc, #4	@ (adr r1, 801f0a8 <_printf_i+0x40>)
 801f0a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801f0a8:	0801f101 	.word	0x0801f101
 801f0ac:	0801f115 	.word	0x0801f115
 801f0b0:	0801f091 	.word	0x0801f091
 801f0b4:	0801f091 	.word	0x0801f091
 801f0b8:	0801f091 	.word	0x0801f091
 801f0bc:	0801f091 	.word	0x0801f091
 801f0c0:	0801f115 	.word	0x0801f115
 801f0c4:	0801f091 	.word	0x0801f091
 801f0c8:	0801f091 	.word	0x0801f091
 801f0cc:	0801f091 	.word	0x0801f091
 801f0d0:	0801f091 	.word	0x0801f091
 801f0d4:	0801f213 	.word	0x0801f213
 801f0d8:	0801f13f 	.word	0x0801f13f
 801f0dc:	0801f1cd 	.word	0x0801f1cd
 801f0e0:	0801f091 	.word	0x0801f091
 801f0e4:	0801f091 	.word	0x0801f091
 801f0e8:	0801f235 	.word	0x0801f235
 801f0ec:	0801f091 	.word	0x0801f091
 801f0f0:	0801f13f 	.word	0x0801f13f
 801f0f4:	0801f091 	.word	0x0801f091
 801f0f8:	0801f091 	.word	0x0801f091
 801f0fc:	0801f1d5 	.word	0x0801f1d5
 801f100:	6833      	ldr	r3, [r6, #0]
 801f102:	1d1a      	adds	r2, r3, #4
 801f104:	681b      	ldr	r3, [r3, #0]
 801f106:	6032      	str	r2, [r6, #0]
 801f108:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801f10c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801f110:	2301      	movs	r3, #1
 801f112:	e09c      	b.n	801f24e <_printf_i+0x1e6>
 801f114:	6833      	ldr	r3, [r6, #0]
 801f116:	6820      	ldr	r0, [r4, #0]
 801f118:	1d19      	adds	r1, r3, #4
 801f11a:	6031      	str	r1, [r6, #0]
 801f11c:	0606      	lsls	r6, r0, #24
 801f11e:	d501      	bpl.n	801f124 <_printf_i+0xbc>
 801f120:	681d      	ldr	r5, [r3, #0]
 801f122:	e003      	b.n	801f12c <_printf_i+0xc4>
 801f124:	0645      	lsls	r5, r0, #25
 801f126:	d5fb      	bpl.n	801f120 <_printf_i+0xb8>
 801f128:	f9b3 5000 	ldrsh.w	r5, [r3]
 801f12c:	2d00      	cmp	r5, #0
 801f12e:	da03      	bge.n	801f138 <_printf_i+0xd0>
 801f130:	232d      	movs	r3, #45	@ 0x2d
 801f132:	426d      	negs	r5, r5
 801f134:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801f138:	4858      	ldr	r0, [pc, #352]	@ (801f29c <_printf_i+0x234>)
 801f13a:	230a      	movs	r3, #10
 801f13c:	e011      	b.n	801f162 <_printf_i+0xfa>
 801f13e:	6821      	ldr	r1, [r4, #0]
 801f140:	6833      	ldr	r3, [r6, #0]
 801f142:	0608      	lsls	r0, r1, #24
 801f144:	f853 5b04 	ldr.w	r5, [r3], #4
 801f148:	d402      	bmi.n	801f150 <_printf_i+0xe8>
 801f14a:	0649      	lsls	r1, r1, #25
 801f14c:	bf48      	it	mi
 801f14e:	b2ad      	uxthmi	r5, r5
 801f150:	2f6f      	cmp	r7, #111	@ 0x6f
 801f152:	4852      	ldr	r0, [pc, #328]	@ (801f29c <_printf_i+0x234>)
 801f154:	6033      	str	r3, [r6, #0]
 801f156:	bf14      	ite	ne
 801f158:	230a      	movne	r3, #10
 801f15a:	2308      	moveq	r3, #8
 801f15c:	2100      	movs	r1, #0
 801f15e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801f162:	6866      	ldr	r6, [r4, #4]
 801f164:	60a6      	str	r6, [r4, #8]
 801f166:	2e00      	cmp	r6, #0
 801f168:	db05      	blt.n	801f176 <_printf_i+0x10e>
 801f16a:	6821      	ldr	r1, [r4, #0]
 801f16c:	432e      	orrs	r6, r5
 801f16e:	f021 0104 	bic.w	r1, r1, #4
 801f172:	6021      	str	r1, [r4, #0]
 801f174:	d04b      	beq.n	801f20e <_printf_i+0x1a6>
 801f176:	4616      	mov	r6, r2
 801f178:	fbb5 f1f3 	udiv	r1, r5, r3
 801f17c:	fb03 5711 	mls	r7, r3, r1, r5
 801f180:	5dc7      	ldrb	r7, [r0, r7]
 801f182:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801f186:	462f      	mov	r7, r5
 801f188:	42bb      	cmp	r3, r7
 801f18a:	460d      	mov	r5, r1
 801f18c:	d9f4      	bls.n	801f178 <_printf_i+0x110>
 801f18e:	2b08      	cmp	r3, #8
 801f190:	d10b      	bne.n	801f1aa <_printf_i+0x142>
 801f192:	6823      	ldr	r3, [r4, #0]
 801f194:	07df      	lsls	r7, r3, #31
 801f196:	d508      	bpl.n	801f1aa <_printf_i+0x142>
 801f198:	6923      	ldr	r3, [r4, #16]
 801f19a:	6861      	ldr	r1, [r4, #4]
 801f19c:	4299      	cmp	r1, r3
 801f19e:	bfde      	ittt	le
 801f1a0:	2330      	movle	r3, #48	@ 0x30
 801f1a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 801f1a6:	f106 36ff 	addle.w	r6, r6, #4294967295
 801f1aa:	1b92      	subs	r2, r2, r6
 801f1ac:	6122      	str	r2, [r4, #16]
 801f1ae:	f8cd a000 	str.w	sl, [sp]
 801f1b2:	464b      	mov	r3, r9
 801f1b4:	aa03      	add	r2, sp, #12
 801f1b6:	4621      	mov	r1, r4
 801f1b8:	4640      	mov	r0, r8
 801f1ba:	f7ff fee7 	bl	801ef8c <_printf_common>
 801f1be:	3001      	adds	r0, #1
 801f1c0:	d14a      	bne.n	801f258 <_printf_i+0x1f0>
 801f1c2:	f04f 30ff 	mov.w	r0, #4294967295
 801f1c6:	b004      	add	sp, #16
 801f1c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f1cc:	6823      	ldr	r3, [r4, #0]
 801f1ce:	f043 0320 	orr.w	r3, r3, #32
 801f1d2:	6023      	str	r3, [r4, #0]
 801f1d4:	4832      	ldr	r0, [pc, #200]	@ (801f2a0 <_printf_i+0x238>)
 801f1d6:	2778      	movs	r7, #120	@ 0x78
 801f1d8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801f1dc:	6823      	ldr	r3, [r4, #0]
 801f1de:	6831      	ldr	r1, [r6, #0]
 801f1e0:	061f      	lsls	r7, r3, #24
 801f1e2:	f851 5b04 	ldr.w	r5, [r1], #4
 801f1e6:	d402      	bmi.n	801f1ee <_printf_i+0x186>
 801f1e8:	065f      	lsls	r7, r3, #25
 801f1ea:	bf48      	it	mi
 801f1ec:	b2ad      	uxthmi	r5, r5
 801f1ee:	6031      	str	r1, [r6, #0]
 801f1f0:	07d9      	lsls	r1, r3, #31
 801f1f2:	bf44      	itt	mi
 801f1f4:	f043 0320 	orrmi.w	r3, r3, #32
 801f1f8:	6023      	strmi	r3, [r4, #0]
 801f1fa:	b11d      	cbz	r5, 801f204 <_printf_i+0x19c>
 801f1fc:	2310      	movs	r3, #16
 801f1fe:	e7ad      	b.n	801f15c <_printf_i+0xf4>
 801f200:	4826      	ldr	r0, [pc, #152]	@ (801f29c <_printf_i+0x234>)
 801f202:	e7e9      	b.n	801f1d8 <_printf_i+0x170>
 801f204:	6823      	ldr	r3, [r4, #0]
 801f206:	f023 0320 	bic.w	r3, r3, #32
 801f20a:	6023      	str	r3, [r4, #0]
 801f20c:	e7f6      	b.n	801f1fc <_printf_i+0x194>
 801f20e:	4616      	mov	r6, r2
 801f210:	e7bd      	b.n	801f18e <_printf_i+0x126>
 801f212:	6833      	ldr	r3, [r6, #0]
 801f214:	6825      	ldr	r5, [r4, #0]
 801f216:	6961      	ldr	r1, [r4, #20]
 801f218:	1d18      	adds	r0, r3, #4
 801f21a:	6030      	str	r0, [r6, #0]
 801f21c:	062e      	lsls	r6, r5, #24
 801f21e:	681b      	ldr	r3, [r3, #0]
 801f220:	d501      	bpl.n	801f226 <_printf_i+0x1be>
 801f222:	6019      	str	r1, [r3, #0]
 801f224:	e002      	b.n	801f22c <_printf_i+0x1c4>
 801f226:	0668      	lsls	r0, r5, #25
 801f228:	d5fb      	bpl.n	801f222 <_printf_i+0x1ba>
 801f22a:	8019      	strh	r1, [r3, #0]
 801f22c:	2300      	movs	r3, #0
 801f22e:	6123      	str	r3, [r4, #16]
 801f230:	4616      	mov	r6, r2
 801f232:	e7bc      	b.n	801f1ae <_printf_i+0x146>
 801f234:	6833      	ldr	r3, [r6, #0]
 801f236:	1d1a      	adds	r2, r3, #4
 801f238:	6032      	str	r2, [r6, #0]
 801f23a:	681e      	ldr	r6, [r3, #0]
 801f23c:	6862      	ldr	r2, [r4, #4]
 801f23e:	2100      	movs	r1, #0
 801f240:	4630      	mov	r0, r6
 801f242:	f7e1 f865 	bl	8000310 <memchr>
 801f246:	b108      	cbz	r0, 801f24c <_printf_i+0x1e4>
 801f248:	1b80      	subs	r0, r0, r6
 801f24a:	6060      	str	r0, [r4, #4]
 801f24c:	6863      	ldr	r3, [r4, #4]
 801f24e:	6123      	str	r3, [r4, #16]
 801f250:	2300      	movs	r3, #0
 801f252:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801f256:	e7aa      	b.n	801f1ae <_printf_i+0x146>
 801f258:	6923      	ldr	r3, [r4, #16]
 801f25a:	4632      	mov	r2, r6
 801f25c:	4649      	mov	r1, r9
 801f25e:	4640      	mov	r0, r8
 801f260:	47d0      	blx	sl
 801f262:	3001      	adds	r0, #1
 801f264:	d0ad      	beq.n	801f1c2 <_printf_i+0x15a>
 801f266:	6823      	ldr	r3, [r4, #0]
 801f268:	079b      	lsls	r3, r3, #30
 801f26a:	d413      	bmi.n	801f294 <_printf_i+0x22c>
 801f26c:	68e0      	ldr	r0, [r4, #12]
 801f26e:	9b03      	ldr	r3, [sp, #12]
 801f270:	4298      	cmp	r0, r3
 801f272:	bfb8      	it	lt
 801f274:	4618      	movlt	r0, r3
 801f276:	e7a6      	b.n	801f1c6 <_printf_i+0x15e>
 801f278:	2301      	movs	r3, #1
 801f27a:	4632      	mov	r2, r6
 801f27c:	4649      	mov	r1, r9
 801f27e:	4640      	mov	r0, r8
 801f280:	47d0      	blx	sl
 801f282:	3001      	adds	r0, #1
 801f284:	d09d      	beq.n	801f1c2 <_printf_i+0x15a>
 801f286:	3501      	adds	r5, #1
 801f288:	68e3      	ldr	r3, [r4, #12]
 801f28a:	9903      	ldr	r1, [sp, #12]
 801f28c:	1a5b      	subs	r3, r3, r1
 801f28e:	42ab      	cmp	r3, r5
 801f290:	dcf2      	bgt.n	801f278 <_printf_i+0x210>
 801f292:	e7eb      	b.n	801f26c <_printf_i+0x204>
 801f294:	2500      	movs	r5, #0
 801f296:	f104 0619 	add.w	r6, r4, #25
 801f29a:	e7f5      	b.n	801f288 <_printf_i+0x220>
 801f29c:	0802fd88 	.word	0x0802fd88
 801f2a0:	0802fd99 	.word	0x0802fd99

0801f2a4 <_scanf_chars>:
 801f2a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801f2a8:	4615      	mov	r5, r2
 801f2aa:	688a      	ldr	r2, [r1, #8]
 801f2ac:	4680      	mov	r8, r0
 801f2ae:	460c      	mov	r4, r1
 801f2b0:	b932      	cbnz	r2, 801f2c0 <_scanf_chars+0x1c>
 801f2b2:	698a      	ldr	r2, [r1, #24]
 801f2b4:	2a00      	cmp	r2, #0
 801f2b6:	bf14      	ite	ne
 801f2b8:	f04f 32ff 	movne.w	r2, #4294967295
 801f2bc:	2201      	moveq	r2, #1
 801f2be:	608a      	str	r2, [r1, #8]
 801f2c0:	6822      	ldr	r2, [r4, #0]
 801f2c2:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 801f354 <_scanf_chars+0xb0>
 801f2c6:	06d1      	lsls	r1, r2, #27
 801f2c8:	bf5f      	itttt	pl
 801f2ca:	681a      	ldrpl	r2, [r3, #0]
 801f2cc:	1d11      	addpl	r1, r2, #4
 801f2ce:	6019      	strpl	r1, [r3, #0]
 801f2d0:	6816      	ldrpl	r6, [r2, #0]
 801f2d2:	2700      	movs	r7, #0
 801f2d4:	69a0      	ldr	r0, [r4, #24]
 801f2d6:	b188      	cbz	r0, 801f2fc <_scanf_chars+0x58>
 801f2d8:	2801      	cmp	r0, #1
 801f2da:	d107      	bne.n	801f2ec <_scanf_chars+0x48>
 801f2dc:	682b      	ldr	r3, [r5, #0]
 801f2de:	781a      	ldrb	r2, [r3, #0]
 801f2e0:	6963      	ldr	r3, [r4, #20]
 801f2e2:	5c9b      	ldrb	r3, [r3, r2]
 801f2e4:	b953      	cbnz	r3, 801f2fc <_scanf_chars+0x58>
 801f2e6:	2f00      	cmp	r7, #0
 801f2e8:	d031      	beq.n	801f34e <_scanf_chars+0xaa>
 801f2ea:	e022      	b.n	801f332 <_scanf_chars+0x8e>
 801f2ec:	2802      	cmp	r0, #2
 801f2ee:	d120      	bne.n	801f332 <_scanf_chars+0x8e>
 801f2f0:	682b      	ldr	r3, [r5, #0]
 801f2f2:	781b      	ldrb	r3, [r3, #0]
 801f2f4:	f819 3003 	ldrb.w	r3, [r9, r3]
 801f2f8:	071b      	lsls	r3, r3, #28
 801f2fa:	d41a      	bmi.n	801f332 <_scanf_chars+0x8e>
 801f2fc:	6823      	ldr	r3, [r4, #0]
 801f2fe:	06da      	lsls	r2, r3, #27
 801f300:	bf5e      	ittt	pl
 801f302:	682b      	ldrpl	r3, [r5, #0]
 801f304:	781b      	ldrbpl	r3, [r3, #0]
 801f306:	f806 3b01 	strbpl.w	r3, [r6], #1
 801f30a:	682a      	ldr	r2, [r5, #0]
 801f30c:	686b      	ldr	r3, [r5, #4]
 801f30e:	3201      	adds	r2, #1
 801f310:	602a      	str	r2, [r5, #0]
 801f312:	68a2      	ldr	r2, [r4, #8]
 801f314:	3b01      	subs	r3, #1
 801f316:	3a01      	subs	r2, #1
 801f318:	606b      	str	r3, [r5, #4]
 801f31a:	3701      	adds	r7, #1
 801f31c:	60a2      	str	r2, [r4, #8]
 801f31e:	b142      	cbz	r2, 801f332 <_scanf_chars+0x8e>
 801f320:	2b00      	cmp	r3, #0
 801f322:	dcd7      	bgt.n	801f2d4 <_scanf_chars+0x30>
 801f324:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801f328:	4629      	mov	r1, r5
 801f32a:	4640      	mov	r0, r8
 801f32c:	4798      	blx	r3
 801f32e:	2800      	cmp	r0, #0
 801f330:	d0d0      	beq.n	801f2d4 <_scanf_chars+0x30>
 801f332:	6823      	ldr	r3, [r4, #0]
 801f334:	f013 0310 	ands.w	r3, r3, #16
 801f338:	d105      	bne.n	801f346 <_scanf_chars+0xa2>
 801f33a:	68e2      	ldr	r2, [r4, #12]
 801f33c:	3201      	adds	r2, #1
 801f33e:	60e2      	str	r2, [r4, #12]
 801f340:	69a2      	ldr	r2, [r4, #24]
 801f342:	b102      	cbz	r2, 801f346 <_scanf_chars+0xa2>
 801f344:	7033      	strb	r3, [r6, #0]
 801f346:	6923      	ldr	r3, [r4, #16]
 801f348:	443b      	add	r3, r7
 801f34a:	6123      	str	r3, [r4, #16]
 801f34c:	2000      	movs	r0, #0
 801f34e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801f352:	bf00      	nop
 801f354:	0802fdc6 	.word	0x0802fdc6

0801f358 <_scanf_i>:
 801f358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f35c:	4698      	mov	r8, r3
 801f35e:	4b74      	ldr	r3, [pc, #464]	@ (801f530 <_scanf_i+0x1d8>)
 801f360:	460c      	mov	r4, r1
 801f362:	4682      	mov	sl, r0
 801f364:	4616      	mov	r6, r2
 801f366:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801f36a:	b087      	sub	sp, #28
 801f36c:	ab03      	add	r3, sp, #12
 801f36e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801f372:	4b70      	ldr	r3, [pc, #448]	@ (801f534 <_scanf_i+0x1dc>)
 801f374:	69a1      	ldr	r1, [r4, #24]
 801f376:	4a70      	ldr	r2, [pc, #448]	@ (801f538 <_scanf_i+0x1e0>)
 801f378:	2903      	cmp	r1, #3
 801f37a:	bf08      	it	eq
 801f37c:	461a      	moveq	r2, r3
 801f37e:	68a3      	ldr	r3, [r4, #8]
 801f380:	9201      	str	r2, [sp, #4]
 801f382:	1e5a      	subs	r2, r3, #1
 801f384:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801f388:	bf88      	it	hi
 801f38a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801f38e:	4627      	mov	r7, r4
 801f390:	bf82      	ittt	hi
 801f392:	eb03 0905 	addhi.w	r9, r3, r5
 801f396:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801f39a:	60a3      	strhi	r3, [r4, #8]
 801f39c:	f857 3b1c 	ldr.w	r3, [r7], #28
 801f3a0:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 801f3a4:	bf98      	it	ls
 801f3a6:	f04f 0900 	movls.w	r9, #0
 801f3aa:	6023      	str	r3, [r4, #0]
 801f3ac:	463d      	mov	r5, r7
 801f3ae:	f04f 0b00 	mov.w	fp, #0
 801f3b2:	6831      	ldr	r1, [r6, #0]
 801f3b4:	ab03      	add	r3, sp, #12
 801f3b6:	7809      	ldrb	r1, [r1, #0]
 801f3b8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 801f3bc:	2202      	movs	r2, #2
 801f3be:	f7e0 ffa7 	bl	8000310 <memchr>
 801f3c2:	b328      	cbz	r0, 801f410 <_scanf_i+0xb8>
 801f3c4:	f1bb 0f01 	cmp.w	fp, #1
 801f3c8:	d159      	bne.n	801f47e <_scanf_i+0x126>
 801f3ca:	6862      	ldr	r2, [r4, #4]
 801f3cc:	b92a      	cbnz	r2, 801f3da <_scanf_i+0x82>
 801f3ce:	6822      	ldr	r2, [r4, #0]
 801f3d0:	2108      	movs	r1, #8
 801f3d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801f3d6:	6061      	str	r1, [r4, #4]
 801f3d8:	6022      	str	r2, [r4, #0]
 801f3da:	6822      	ldr	r2, [r4, #0]
 801f3dc:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 801f3e0:	6022      	str	r2, [r4, #0]
 801f3e2:	68a2      	ldr	r2, [r4, #8]
 801f3e4:	1e51      	subs	r1, r2, #1
 801f3e6:	60a1      	str	r1, [r4, #8]
 801f3e8:	b192      	cbz	r2, 801f410 <_scanf_i+0xb8>
 801f3ea:	6832      	ldr	r2, [r6, #0]
 801f3ec:	1c51      	adds	r1, r2, #1
 801f3ee:	6031      	str	r1, [r6, #0]
 801f3f0:	7812      	ldrb	r2, [r2, #0]
 801f3f2:	f805 2b01 	strb.w	r2, [r5], #1
 801f3f6:	6872      	ldr	r2, [r6, #4]
 801f3f8:	3a01      	subs	r2, #1
 801f3fa:	2a00      	cmp	r2, #0
 801f3fc:	6072      	str	r2, [r6, #4]
 801f3fe:	dc07      	bgt.n	801f410 <_scanf_i+0xb8>
 801f400:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 801f404:	4631      	mov	r1, r6
 801f406:	4650      	mov	r0, sl
 801f408:	4790      	blx	r2
 801f40a:	2800      	cmp	r0, #0
 801f40c:	f040 8085 	bne.w	801f51a <_scanf_i+0x1c2>
 801f410:	f10b 0b01 	add.w	fp, fp, #1
 801f414:	f1bb 0f03 	cmp.w	fp, #3
 801f418:	d1cb      	bne.n	801f3b2 <_scanf_i+0x5a>
 801f41a:	6863      	ldr	r3, [r4, #4]
 801f41c:	b90b      	cbnz	r3, 801f422 <_scanf_i+0xca>
 801f41e:	230a      	movs	r3, #10
 801f420:	6063      	str	r3, [r4, #4]
 801f422:	6863      	ldr	r3, [r4, #4]
 801f424:	4945      	ldr	r1, [pc, #276]	@ (801f53c <_scanf_i+0x1e4>)
 801f426:	6960      	ldr	r0, [r4, #20]
 801f428:	1ac9      	subs	r1, r1, r3
 801f42a:	f000 f9a9 	bl	801f780 <__sccl>
 801f42e:	f04f 0b00 	mov.w	fp, #0
 801f432:	68a3      	ldr	r3, [r4, #8]
 801f434:	6822      	ldr	r2, [r4, #0]
 801f436:	2b00      	cmp	r3, #0
 801f438:	d03d      	beq.n	801f4b6 <_scanf_i+0x15e>
 801f43a:	6831      	ldr	r1, [r6, #0]
 801f43c:	6960      	ldr	r0, [r4, #20]
 801f43e:	f891 c000 	ldrb.w	ip, [r1]
 801f442:	f810 000c 	ldrb.w	r0, [r0, ip]
 801f446:	2800      	cmp	r0, #0
 801f448:	d035      	beq.n	801f4b6 <_scanf_i+0x15e>
 801f44a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 801f44e:	d124      	bne.n	801f49a <_scanf_i+0x142>
 801f450:	0510      	lsls	r0, r2, #20
 801f452:	d522      	bpl.n	801f49a <_scanf_i+0x142>
 801f454:	f10b 0b01 	add.w	fp, fp, #1
 801f458:	f1b9 0f00 	cmp.w	r9, #0
 801f45c:	d003      	beq.n	801f466 <_scanf_i+0x10e>
 801f45e:	3301      	adds	r3, #1
 801f460:	f109 39ff 	add.w	r9, r9, #4294967295
 801f464:	60a3      	str	r3, [r4, #8]
 801f466:	6873      	ldr	r3, [r6, #4]
 801f468:	3b01      	subs	r3, #1
 801f46a:	2b00      	cmp	r3, #0
 801f46c:	6073      	str	r3, [r6, #4]
 801f46e:	dd1b      	ble.n	801f4a8 <_scanf_i+0x150>
 801f470:	6833      	ldr	r3, [r6, #0]
 801f472:	3301      	adds	r3, #1
 801f474:	6033      	str	r3, [r6, #0]
 801f476:	68a3      	ldr	r3, [r4, #8]
 801f478:	3b01      	subs	r3, #1
 801f47a:	60a3      	str	r3, [r4, #8]
 801f47c:	e7d9      	b.n	801f432 <_scanf_i+0xda>
 801f47e:	f1bb 0f02 	cmp.w	fp, #2
 801f482:	d1ae      	bne.n	801f3e2 <_scanf_i+0x8a>
 801f484:	6822      	ldr	r2, [r4, #0]
 801f486:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 801f48a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 801f48e:	d1c4      	bne.n	801f41a <_scanf_i+0xc2>
 801f490:	2110      	movs	r1, #16
 801f492:	6061      	str	r1, [r4, #4]
 801f494:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 801f498:	e7a2      	b.n	801f3e0 <_scanf_i+0x88>
 801f49a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 801f49e:	6022      	str	r2, [r4, #0]
 801f4a0:	780b      	ldrb	r3, [r1, #0]
 801f4a2:	f805 3b01 	strb.w	r3, [r5], #1
 801f4a6:	e7de      	b.n	801f466 <_scanf_i+0x10e>
 801f4a8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801f4ac:	4631      	mov	r1, r6
 801f4ae:	4650      	mov	r0, sl
 801f4b0:	4798      	blx	r3
 801f4b2:	2800      	cmp	r0, #0
 801f4b4:	d0df      	beq.n	801f476 <_scanf_i+0x11e>
 801f4b6:	6823      	ldr	r3, [r4, #0]
 801f4b8:	05d9      	lsls	r1, r3, #23
 801f4ba:	d50d      	bpl.n	801f4d8 <_scanf_i+0x180>
 801f4bc:	42bd      	cmp	r5, r7
 801f4be:	d909      	bls.n	801f4d4 <_scanf_i+0x17c>
 801f4c0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801f4c4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801f4c8:	4632      	mov	r2, r6
 801f4ca:	4650      	mov	r0, sl
 801f4cc:	4798      	blx	r3
 801f4ce:	f105 39ff 	add.w	r9, r5, #4294967295
 801f4d2:	464d      	mov	r5, r9
 801f4d4:	42bd      	cmp	r5, r7
 801f4d6:	d028      	beq.n	801f52a <_scanf_i+0x1d2>
 801f4d8:	6822      	ldr	r2, [r4, #0]
 801f4da:	f012 0210 	ands.w	r2, r2, #16
 801f4de:	d113      	bne.n	801f508 <_scanf_i+0x1b0>
 801f4e0:	702a      	strb	r2, [r5, #0]
 801f4e2:	6863      	ldr	r3, [r4, #4]
 801f4e4:	9e01      	ldr	r6, [sp, #4]
 801f4e6:	4639      	mov	r1, r7
 801f4e8:	4650      	mov	r0, sl
 801f4ea:	47b0      	blx	r6
 801f4ec:	f8d8 3000 	ldr.w	r3, [r8]
 801f4f0:	6821      	ldr	r1, [r4, #0]
 801f4f2:	1d1a      	adds	r2, r3, #4
 801f4f4:	f8c8 2000 	str.w	r2, [r8]
 801f4f8:	f011 0f20 	tst.w	r1, #32
 801f4fc:	681b      	ldr	r3, [r3, #0]
 801f4fe:	d00f      	beq.n	801f520 <_scanf_i+0x1c8>
 801f500:	6018      	str	r0, [r3, #0]
 801f502:	68e3      	ldr	r3, [r4, #12]
 801f504:	3301      	adds	r3, #1
 801f506:	60e3      	str	r3, [r4, #12]
 801f508:	6923      	ldr	r3, [r4, #16]
 801f50a:	1bed      	subs	r5, r5, r7
 801f50c:	445d      	add	r5, fp
 801f50e:	442b      	add	r3, r5
 801f510:	6123      	str	r3, [r4, #16]
 801f512:	2000      	movs	r0, #0
 801f514:	b007      	add	sp, #28
 801f516:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f51a:	f04f 0b00 	mov.w	fp, #0
 801f51e:	e7ca      	b.n	801f4b6 <_scanf_i+0x15e>
 801f520:	07ca      	lsls	r2, r1, #31
 801f522:	bf4c      	ite	mi
 801f524:	8018      	strhmi	r0, [r3, #0]
 801f526:	6018      	strpl	r0, [r3, #0]
 801f528:	e7eb      	b.n	801f502 <_scanf_i+0x1aa>
 801f52a:	2001      	movs	r0, #1
 801f52c:	e7f2      	b.n	801f514 <_scanf_i+0x1bc>
 801f52e:	bf00      	nop
 801f530:	080210ec 	.word	0x080210ec
 801f534:	0801dd45 	.word	0x0801dd45
 801f538:	0801fa15 	.word	0x0801fa15
 801f53c:	0802fdba 	.word	0x0802fdba

0801f540 <__sflush_r>:
 801f540:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801f544:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f548:	0716      	lsls	r6, r2, #28
 801f54a:	4605      	mov	r5, r0
 801f54c:	460c      	mov	r4, r1
 801f54e:	d454      	bmi.n	801f5fa <__sflush_r+0xba>
 801f550:	684b      	ldr	r3, [r1, #4]
 801f552:	2b00      	cmp	r3, #0
 801f554:	dc02      	bgt.n	801f55c <__sflush_r+0x1c>
 801f556:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801f558:	2b00      	cmp	r3, #0
 801f55a:	dd48      	ble.n	801f5ee <__sflush_r+0xae>
 801f55c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801f55e:	2e00      	cmp	r6, #0
 801f560:	d045      	beq.n	801f5ee <__sflush_r+0xae>
 801f562:	2300      	movs	r3, #0
 801f564:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801f568:	682f      	ldr	r7, [r5, #0]
 801f56a:	6a21      	ldr	r1, [r4, #32]
 801f56c:	602b      	str	r3, [r5, #0]
 801f56e:	d030      	beq.n	801f5d2 <__sflush_r+0x92>
 801f570:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801f572:	89a3      	ldrh	r3, [r4, #12]
 801f574:	0759      	lsls	r1, r3, #29
 801f576:	d505      	bpl.n	801f584 <__sflush_r+0x44>
 801f578:	6863      	ldr	r3, [r4, #4]
 801f57a:	1ad2      	subs	r2, r2, r3
 801f57c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801f57e:	b10b      	cbz	r3, 801f584 <__sflush_r+0x44>
 801f580:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801f582:	1ad2      	subs	r2, r2, r3
 801f584:	2300      	movs	r3, #0
 801f586:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801f588:	6a21      	ldr	r1, [r4, #32]
 801f58a:	4628      	mov	r0, r5
 801f58c:	47b0      	blx	r6
 801f58e:	1c43      	adds	r3, r0, #1
 801f590:	89a3      	ldrh	r3, [r4, #12]
 801f592:	d106      	bne.n	801f5a2 <__sflush_r+0x62>
 801f594:	6829      	ldr	r1, [r5, #0]
 801f596:	291d      	cmp	r1, #29
 801f598:	d82b      	bhi.n	801f5f2 <__sflush_r+0xb2>
 801f59a:	4a2a      	ldr	r2, [pc, #168]	@ (801f644 <__sflush_r+0x104>)
 801f59c:	40ca      	lsrs	r2, r1
 801f59e:	07d6      	lsls	r6, r2, #31
 801f5a0:	d527      	bpl.n	801f5f2 <__sflush_r+0xb2>
 801f5a2:	2200      	movs	r2, #0
 801f5a4:	6062      	str	r2, [r4, #4]
 801f5a6:	04d9      	lsls	r1, r3, #19
 801f5a8:	6922      	ldr	r2, [r4, #16]
 801f5aa:	6022      	str	r2, [r4, #0]
 801f5ac:	d504      	bpl.n	801f5b8 <__sflush_r+0x78>
 801f5ae:	1c42      	adds	r2, r0, #1
 801f5b0:	d101      	bne.n	801f5b6 <__sflush_r+0x76>
 801f5b2:	682b      	ldr	r3, [r5, #0]
 801f5b4:	b903      	cbnz	r3, 801f5b8 <__sflush_r+0x78>
 801f5b6:	6560      	str	r0, [r4, #84]	@ 0x54
 801f5b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801f5ba:	602f      	str	r7, [r5, #0]
 801f5bc:	b1b9      	cbz	r1, 801f5ee <__sflush_r+0xae>
 801f5be:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801f5c2:	4299      	cmp	r1, r3
 801f5c4:	d002      	beq.n	801f5cc <__sflush_r+0x8c>
 801f5c6:	4628      	mov	r0, r5
 801f5c8:	f7fe ff76 	bl	801e4b8 <_free_r>
 801f5cc:	2300      	movs	r3, #0
 801f5ce:	6363      	str	r3, [r4, #52]	@ 0x34
 801f5d0:	e00d      	b.n	801f5ee <__sflush_r+0xae>
 801f5d2:	2301      	movs	r3, #1
 801f5d4:	4628      	mov	r0, r5
 801f5d6:	47b0      	blx	r6
 801f5d8:	4602      	mov	r2, r0
 801f5da:	1c50      	adds	r0, r2, #1
 801f5dc:	d1c9      	bne.n	801f572 <__sflush_r+0x32>
 801f5de:	682b      	ldr	r3, [r5, #0]
 801f5e0:	2b00      	cmp	r3, #0
 801f5e2:	d0c6      	beq.n	801f572 <__sflush_r+0x32>
 801f5e4:	2b1d      	cmp	r3, #29
 801f5e6:	d001      	beq.n	801f5ec <__sflush_r+0xac>
 801f5e8:	2b16      	cmp	r3, #22
 801f5ea:	d11e      	bne.n	801f62a <__sflush_r+0xea>
 801f5ec:	602f      	str	r7, [r5, #0]
 801f5ee:	2000      	movs	r0, #0
 801f5f0:	e022      	b.n	801f638 <__sflush_r+0xf8>
 801f5f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801f5f6:	b21b      	sxth	r3, r3
 801f5f8:	e01b      	b.n	801f632 <__sflush_r+0xf2>
 801f5fa:	690f      	ldr	r7, [r1, #16]
 801f5fc:	2f00      	cmp	r7, #0
 801f5fe:	d0f6      	beq.n	801f5ee <__sflush_r+0xae>
 801f600:	0793      	lsls	r3, r2, #30
 801f602:	680e      	ldr	r6, [r1, #0]
 801f604:	bf08      	it	eq
 801f606:	694b      	ldreq	r3, [r1, #20]
 801f608:	600f      	str	r7, [r1, #0]
 801f60a:	bf18      	it	ne
 801f60c:	2300      	movne	r3, #0
 801f60e:	eba6 0807 	sub.w	r8, r6, r7
 801f612:	608b      	str	r3, [r1, #8]
 801f614:	f1b8 0f00 	cmp.w	r8, #0
 801f618:	dde9      	ble.n	801f5ee <__sflush_r+0xae>
 801f61a:	6a21      	ldr	r1, [r4, #32]
 801f61c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801f61e:	4643      	mov	r3, r8
 801f620:	463a      	mov	r2, r7
 801f622:	4628      	mov	r0, r5
 801f624:	47b0      	blx	r6
 801f626:	2800      	cmp	r0, #0
 801f628:	dc08      	bgt.n	801f63c <__sflush_r+0xfc>
 801f62a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f62e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801f632:	81a3      	strh	r3, [r4, #12]
 801f634:	f04f 30ff 	mov.w	r0, #4294967295
 801f638:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f63c:	4407      	add	r7, r0
 801f63e:	eba8 0800 	sub.w	r8, r8, r0
 801f642:	e7e7      	b.n	801f614 <__sflush_r+0xd4>
 801f644:	20400001 	.word	0x20400001

0801f648 <_fflush_r>:
 801f648:	b538      	push	{r3, r4, r5, lr}
 801f64a:	690b      	ldr	r3, [r1, #16]
 801f64c:	4605      	mov	r5, r0
 801f64e:	460c      	mov	r4, r1
 801f650:	b913      	cbnz	r3, 801f658 <_fflush_r+0x10>
 801f652:	2500      	movs	r5, #0
 801f654:	4628      	mov	r0, r5
 801f656:	bd38      	pop	{r3, r4, r5, pc}
 801f658:	b118      	cbz	r0, 801f662 <_fflush_r+0x1a>
 801f65a:	6a03      	ldr	r3, [r0, #32]
 801f65c:	b90b      	cbnz	r3, 801f662 <_fflush_r+0x1a>
 801f65e:	f7fe fc09 	bl	801de74 <__sinit>
 801f662:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f666:	2b00      	cmp	r3, #0
 801f668:	d0f3      	beq.n	801f652 <_fflush_r+0xa>
 801f66a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801f66c:	07d0      	lsls	r0, r2, #31
 801f66e:	d404      	bmi.n	801f67a <_fflush_r+0x32>
 801f670:	0599      	lsls	r1, r3, #22
 801f672:	d402      	bmi.n	801f67a <_fflush_r+0x32>
 801f674:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801f676:	f7fe fef0 	bl	801e45a <__retarget_lock_acquire_recursive>
 801f67a:	4628      	mov	r0, r5
 801f67c:	4621      	mov	r1, r4
 801f67e:	f7ff ff5f 	bl	801f540 <__sflush_r>
 801f682:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801f684:	07da      	lsls	r2, r3, #31
 801f686:	4605      	mov	r5, r0
 801f688:	d4e4      	bmi.n	801f654 <_fflush_r+0xc>
 801f68a:	89a3      	ldrh	r3, [r4, #12]
 801f68c:	059b      	lsls	r3, r3, #22
 801f68e:	d4e1      	bmi.n	801f654 <_fflush_r+0xc>
 801f690:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801f692:	f7fe fee3 	bl	801e45c <__retarget_lock_release_recursive>
 801f696:	e7dd      	b.n	801f654 <_fflush_r+0xc>

0801f698 <fiprintf>:
 801f698:	b40e      	push	{r1, r2, r3}
 801f69a:	b503      	push	{r0, r1, lr}
 801f69c:	4601      	mov	r1, r0
 801f69e:	ab03      	add	r3, sp, #12
 801f6a0:	4805      	ldr	r0, [pc, #20]	@ (801f6b8 <fiprintf+0x20>)
 801f6a2:	f853 2b04 	ldr.w	r2, [r3], #4
 801f6a6:	6800      	ldr	r0, [r0, #0]
 801f6a8:	9301      	str	r3, [sp, #4]
 801f6aa:	f7ff fb57 	bl	801ed5c <_vfiprintf_r>
 801f6ae:	b002      	add	sp, #8
 801f6b0:	f85d eb04 	ldr.w	lr, [sp], #4
 801f6b4:	b003      	add	sp, #12
 801f6b6:	4770      	bx	lr
 801f6b8:	240001e0 	.word	0x240001e0

0801f6bc <__swhatbuf_r>:
 801f6bc:	b570      	push	{r4, r5, r6, lr}
 801f6be:	460c      	mov	r4, r1
 801f6c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f6c4:	2900      	cmp	r1, #0
 801f6c6:	b096      	sub	sp, #88	@ 0x58
 801f6c8:	4615      	mov	r5, r2
 801f6ca:	461e      	mov	r6, r3
 801f6cc:	da0d      	bge.n	801f6ea <__swhatbuf_r+0x2e>
 801f6ce:	89a3      	ldrh	r3, [r4, #12]
 801f6d0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801f6d4:	f04f 0100 	mov.w	r1, #0
 801f6d8:	bf14      	ite	ne
 801f6da:	2340      	movne	r3, #64	@ 0x40
 801f6dc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801f6e0:	2000      	movs	r0, #0
 801f6e2:	6031      	str	r1, [r6, #0]
 801f6e4:	602b      	str	r3, [r5, #0]
 801f6e6:	b016      	add	sp, #88	@ 0x58
 801f6e8:	bd70      	pop	{r4, r5, r6, pc}
 801f6ea:	466a      	mov	r2, sp
 801f6ec:	f000 f8bc 	bl	801f868 <_fstat_r>
 801f6f0:	2800      	cmp	r0, #0
 801f6f2:	dbec      	blt.n	801f6ce <__swhatbuf_r+0x12>
 801f6f4:	9901      	ldr	r1, [sp, #4]
 801f6f6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801f6fa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801f6fe:	4259      	negs	r1, r3
 801f700:	4159      	adcs	r1, r3
 801f702:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801f706:	e7eb      	b.n	801f6e0 <__swhatbuf_r+0x24>

0801f708 <__smakebuf_r>:
 801f708:	898b      	ldrh	r3, [r1, #12]
 801f70a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801f70c:	079d      	lsls	r5, r3, #30
 801f70e:	4606      	mov	r6, r0
 801f710:	460c      	mov	r4, r1
 801f712:	d507      	bpl.n	801f724 <__smakebuf_r+0x1c>
 801f714:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801f718:	6023      	str	r3, [r4, #0]
 801f71a:	6123      	str	r3, [r4, #16]
 801f71c:	2301      	movs	r3, #1
 801f71e:	6163      	str	r3, [r4, #20]
 801f720:	b003      	add	sp, #12
 801f722:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801f724:	ab01      	add	r3, sp, #4
 801f726:	466a      	mov	r2, sp
 801f728:	f7ff ffc8 	bl	801f6bc <__swhatbuf_r>
 801f72c:	9f00      	ldr	r7, [sp, #0]
 801f72e:	4605      	mov	r5, r0
 801f730:	4639      	mov	r1, r7
 801f732:	4630      	mov	r0, r6
 801f734:	f7fe ff34 	bl	801e5a0 <_malloc_r>
 801f738:	b948      	cbnz	r0, 801f74e <__smakebuf_r+0x46>
 801f73a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f73e:	059a      	lsls	r2, r3, #22
 801f740:	d4ee      	bmi.n	801f720 <__smakebuf_r+0x18>
 801f742:	f023 0303 	bic.w	r3, r3, #3
 801f746:	f043 0302 	orr.w	r3, r3, #2
 801f74a:	81a3      	strh	r3, [r4, #12]
 801f74c:	e7e2      	b.n	801f714 <__smakebuf_r+0xc>
 801f74e:	89a3      	ldrh	r3, [r4, #12]
 801f750:	6020      	str	r0, [r4, #0]
 801f752:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801f756:	81a3      	strh	r3, [r4, #12]
 801f758:	9b01      	ldr	r3, [sp, #4]
 801f75a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801f75e:	b15b      	cbz	r3, 801f778 <__smakebuf_r+0x70>
 801f760:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801f764:	4630      	mov	r0, r6
 801f766:	f000 f891 	bl	801f88c <_isatty_r>
 801f76a:	b128      	cbz	r0, 801f778 <__smakebuf_r+0x70>
 801f76c:	89a3      	ldrh	r3, [r4, #12]
 801f76e:	f023 0303 	bic.w	r3, r3, #3
 801f772:	f043 0301 	orr.w	r3, r3, #1
 801f776:	81a3      	strh	r3, [r4, #12]
 801f778:	89a3      	ldrh	r3, [r4, #12]
 801f77a:	431d      	orrs	r5, r3
 801f77c:	81a5      	strh	r5, [r4, #12]
 801f77e:	e7cf      	b.n	801f720 <__smakebuf_r+0x18>

0801f780 <__sccl>:
 801f780:	b570      	push	{r4, r5, r6, lr}
 801f782:	780b      	ldrb	r3, [r1, #0]
 801f784:	4604      	mov	r4, r0
 801f786:	2b5e      	cmp	r3, #94	@ 0x5e
 801f788:	bf0b      	itete	eq
 801f78a:	784b      	ldrbeq	r3, [r1, #1]
 801f78c:	1c4a      	addne	r2, r1, #1
 801f78e:	1c8a      	addeq	r2, r1, #2
 801f790:	2100      	movne	r1, #0
 801f792:	bf08      	it	eq
 801f794:	2101      	moveq	r1, #1
 801f796:	3801      	subs	r0, #1
 801f798:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 801f79c:	f800 1f01 	strb.w	r1, [r0, #1]!
 801f7a0:	42a8      	cmp	r0, r5
 801f7a2:	d1fb      	bne.n	801f79c <__sccl+0x1c>
 801f7a4:	b90b      	cbnz	r3, 801f7aa <__sccl+0x2a>
 801f7a6:	1e50      	subs	r0, r2, #1
 801f7a8:	bd70      	pop	{r4, r5, r6, pc}
 801f7aa:	f081 0101 	eor.w	r1, r1, #1
 801f7ae:	54e1      	strb	r1, [r4, r3]
 801f7b0:	4610      	mov	r0, r2
 801f7b2:	4602      	mov	r2, r0
 801f7b4:	f812 5b01 	ldrb.w	r5, [r2], #1
 801f7b8:	2d2d      	cmp	r5, #45	@ 0x2d
 801f7ba:	d005      	beq.n	801f7c8 <__sccl+0x48>
 801f7bc:	2d5d      	cmp	r5, #93	@ 0x5d
 801f7be:	d016      	beq.n	801f7ee <__sccl+0x6e>
 801f7c0:	2d00      	cmp	r5, #0
 801f7c2:	d0f1      	beq.n	801f7a8 <__sccl+0x28>
 801f7c4:	462b      	mov	r3, r5
 801f7c6:	e7f2      	b.n	801f7ae <__sccl+0x2e>
 801f7c8:	7846      	ldrb	r6, [r0, #1]
 801f7ca:	2e5d      	cmp	r6, #93	@ 0x5d
 801f7cc:	d0fa      	beq.n	801f7c4 <__sccl+0x44>
 801f7ce:	42b3      	cmp	r3, r6
 801f7d0:	dcf8      	bgt.n	801f7c4 <__sccl+0x44>
 801f7d2:	3002      	adds	r0, #2
 801f7d4:	461a      	mov	r2, r3
 801f7d6:	3201      	adds	r2, #1
 801f7d8:	4296      	cmp	r6, r2
 801f7da:	54a1      	strb	r1, [r4, r2]
 801f7dc:	dcfb      	bgt.n	801f7d6 <__sccl+0x56>
 801f7de:	1af2      	subs	r2, r6, r3
 801f7e0:	3a01      	subs	r2, #1
 801f7e2:	1c5d      	adds	r5, r3, #1
 801f7e4:	42b3      	cmp	r3, r6
 801f7e6:	bfa8      	it	ge
 801f7e8:	2200      	movge	r2, #0
 801f7ea:	18ab      	adds	r3, r5, r2
 801f7ec:	e7e1      	b.n	801f7b2 <__sccl+0x32>
 801f7ee:	4610      	mov	r0, r2
 801f7f0:	e7da      	b.n	801f7a8 <__sccl+0x28>

0801f7f2 <__submore>:
 801f7f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f7f6:	460c      	mov	r4, r1
 801f7f8:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801f7fa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801f7fe:	4299      	cmp	r1, r3
 801f800:	d11d      	bne.n	801f83e <__submore+0x4c>
 801f802:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801f806:	f7fe fecb 	bl	801e5a0 <_malloc_r>
 801f80a:	b918      	cbnz	r0, 801f814 <__submore+0x22>
 801f80c:	f04f 30ff 	mov.w	r0, #4294967295
 801f810:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f814:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801f818:	63a3      	str	r3, [r4, #56]	@ 0x38
 801f81a:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 801f81e:	6360      	str	r0, [r4, #52]	@ 0x34
 801f820:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 801f824:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 801f828:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 801f82c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 801f830:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 801f834:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 801f838:	6020      	str	r0, [r4, #0]
 801f83a:	2000      	movs	r0, #0
 801f83c:	e7e8      	b.n	801f810 <__submore+0x1e>
 801f83e:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 801f840:	0077      	lsls	r7, r6, #1
 801f842:	463a      	mov	r2, r7
 801f844:	f000 f849 	bl	801f8da <_realloc_r>
 801f848:	4605      	mov	r5, r0
 801f84a:	2800      	cmp	r0, #0
 801f84c:	d0de      	beq.n	801f80c <__submore+0x1a>
 801f84e:	eb00 0806 	add.w	r8, r0, r6
 801f852:	4601      	mov	r1, r0
 801f854:	4632      	mov	r2, r6
 801f856:	4640      	mov	r0, r8
 801f858:	f7fe fe01 	bl	801e45e <memcpy>
 801f85c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 801f860:	f8c4 8000 	str.w	r8, [r4]
 801f864:	e7e9      	b.n	801f83a <__submore+0x48>
	...

0801f868 <_fstat_r>:
 801f868:	b538      	push	{r3, r4, r5, lr}
 801f86a:	4d07      	ldr	r5, [pc, #28]	@ (801f888 <_fstat_r+0x20>)
 801f86c:	2300      	movs	r3, #0
 801f86e:	4604      	mov	r4, r0
 801f870:	4608      	mov	r0, r1
 801f872:	4611      	mov	r1, r2
 801f874:	602b      	str	r3, [r5, #0]
 801f876:	f7e2 fbad 	bl	8001fd4 <_fstat>
 801f87a:	1c43      	adds	r3, r0, #1
 801f87c:	d102      	bne.n	801f884 <_fstat_r+0x1c>
 801f87e:	682b      	ldr	r3, [r5, #0]
 801f880:	b103      	cbz	r3, 801f884 <_fstat_r+0x1c>
 801f882:	6023      	str	r3, [r4, #0]
 801f884:	bd38      	pop	{r3, r4, r5, pc}
 801f886:	bf00      	nop
 801f888:	24045c2c 	.word	0x24045c2c

0801f88c <_isatty_r>:
 801f88c:	b538      	push	{r3, r4, r5, lr}
 801f88e:	4d06      	ldr	r5, [pc, #24]	@ (801f8a8 <_isatty_r+0x1c>)
 801f890:	2300      	movs	r3, #0
 801f892:	4604      	mov	r4, r0
 801f894:	4608      	mov	r0, r1
 801f896:	602b      	str	r3, [r5, #0]
 801f898:	f7e2 fbac 	bl	8001ff4 <_isatty>
 801f89c:	1c43      	adds	r3, r0, #1
 801f89e:	d102      	bne.n	801f8a6 <_isatty_r+0x1a>
 801f8a0:	682b      	ldr	r3, [r5, #0]
 801f8a2:	b103      	cbz	r3, 801f8a6 <_isatty_r+0x1a>
 801f8a4:	6023      	str	r3, [r4, #0]
 801f8a6:	bd38      	pop	{r3, r4, r5, pc}
 801f8a8:	24045c2c 	.word	0x24045c2c

0801f8ac <_sbrk_r>:
 801f8ac:	b538      	push	{r3, r4, r5, lr}
 801f8ae:	4d06      	ldr	r5, [pc, #24]	@ (801f8c8 <_sbrk_r+0x1c>)
 801f8b0:	2300      	movs	r3, #0
 801f8b2:	4604      	mov	r4, r0
 801f8b4:	4608      	mov	r0, r1
 801f8b6:	602b      	str	r3, [r5, #0]
 801f8b8:	f7e2 fbb4 	bl	8002024 <_sbrk>
 801f8bc:	1c43      	adds	r3, r0, #1
 801f8be:	d102      	bne.n	801f8c6 <_sbrk_r+0x1a>
 801f8c0:	682b      	ldr	r3, [r5, #0]
 801f8c2:	b103      	cbz	r3, 801f8c6 <_sbrk_r+0x1a>
 801f8c4:	6023      	str	r3, [r4, #0]
 801f8c6:	bd38      	pop	{r3, r4, r5, pc}
 801f8c8:	24045c2c 	.word	0x24045c2c

0801f8cc <abort>:
 801f8cc:	b508      	push	{r3, lr}
 801f8ce:	2006      	movs	r0, #6
 801f8d0:	f000 f8ca 	bl	801fa68 <raise>
 801f8d4:	2001      	movs	r0, #1
 801f8d6:	f7e2 fb2d 	bl	8001f34 <_exit>

0801f8da <_realloc_r>:
 801f8da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f8de:	4607      	mov	r7, r0
 801f8e0:	4614      	mov	r4, r2
 801f8e2:	460d      	mov	r5, r1
 801f8e4:	b921      	cbnz	r1, 801f8f0 <_realloc_r+0x16>
 801f8e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801f8ea:	4611      	mov	r1, r2
 801f8ec:	f7fe be58 	b.w	801e5a0 <_malloc_r>
 801f8f0:	b92a      	cbnz	r2, 801f8fe <_realloc_r+0x24>
 801f8f2:	f7fe fde1 	bl	801e4b8 <_free_r>
 801f8f6:	4625      	mov	r5, r4
 801f8f8:	4628      	mov	r0, r5
 801f8fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f8fe:	f000 f8cf 	bl	801faa0 <_malloc_usable_size_r>
 801f902:	4284      	cmp	r4, r0
 801f904:	4606      	mov	r6, r0
 801f906:	d802      	bhi.n	801f90e <_realloc_r+0x34>
 801f908:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801f90c:	d8f4      	bhi.n	801f8f8 <_realloc_r+0x1e>
 801f90e:	4621      	mov	r1, r4
 801f910:	4638      	mov	r0, r7
 801f912:	f7fe fe45 	bl	801e5a0 <_malloc_r>
 801f916:	4680      	mov	r8, r0
 801f918:	b908      	cbnz	r0, 801f91e <_realloc_r+0x44>
 801f91a:	4645      	mov	r5, r8
 801f91c:	e7ec      	b.n	801f8f8 <_realloc_r+0x1e>
 801f91e:	42b4      	cmp	r4, r6
 801f920:	4622      	mov	r2, r4
 801f922:	4629      	mov	r1, r5
 801f924:	bf28      	it	cs
 801f926:	4632      	movcs	r2, r6
 801f928:	f7fe fd99 	bl	801e45e <memcpy>
 801f92c:	4629      	mov	r1, r5
 801f92e:	4638      	mov	r0, r7
 801f930:	f7fe fdc2 	bl	801e4b8 <_free_r>
 801f934:	e7f1      	b.n	801f91a <_realloc_r+0x40>
	...

0801f938 <_strtoul_l.isra.0>:
 801f938:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801f93c:	4e34      	ldr	r6, [pc, #208]	@ (801fa10 <_strtoul_l.isra.0+0xd8>)
 801f93e:	4686      	mov	lr, r0
 801f940:	460d      	mov	r5, r1
 801f942:	4628      	mov	r0, r5
 801f944:	f815 4b01 	ldrb.w	r4, [r5], #1
 801f948:	5d37      	ldrb	r7, [r6, r4]
 801f94a:	f017 0708 	ands.w	r7, r7, #8
 801f94e:	d1f8      	bne.n	801f942 <_strtoul_l.isra.0+0xa>
 801f950:	2c2d      	cmp	r4, #45	@ 0x2d
 801f952:	d110      	bne.n	801f976 <_strtoul_l.isra.0+0x3e>
 801f954:	782c      	ldrb	r4, [r5, #0]
 801f956:	2701      	movs	r7, #1
 801f958:	1c85      	adds	r5, r0, #2
 801f95a:	f033 0010 	bics.w	r0, r3, #16
 801f95e:	d115      	bne.n	801f98c <_strtoul_l.isra.0+0x54>
 801f960:	2c30      	cmp	r4, #48	@ 0x30
 801f962:	d10d      	bne.n	801f980 <_strtoul_l.isra.0+0x48>
 801f964:	7828      	ldrb	r0, [r5, #0]
 801f966:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 801f96a:	2858      	cmp	r0, #88	@ 0x58
 801f96c:	d108      	bne.n	801f980 <_strtoul_l.isra.0+0x48>
 801f96e:	786c      	ldrb	r4, [r5, #1]
 801f970:	3502      	adds	r5, #2
 801f972:	2310      	movs	r3, #16
 801f974:	e00a      	b.n	801f98c <_strtoul_l.isra.0+0x54>
 801f976:	2c2b      	cmp	r4, #43	@ 0x2b
 801f978:	bf04      	itt	eq
 801f97a:	782c      	ldrbeq	r4, [r5, #0]
 801f97c:	1c85      	addeq	r5, r0, #2
 801f97e:	e7ec      	b.n	801f95a <_strtoul_l.isra.0+0x22>
 801f980:	2b00      	cmp	r3, #0
 801f982:	d1f6      	bne.n	801f972 <_strtoul_l.isra.0+0x3a>
 801f984:	2c30      	cmp	r4, #48	@ 0x30
 801f986:	bf14      	ite	ne
 801f988:	230a      	movne	r3, #10
 801f98a:	2308      	moveq	r3, #8
 801f98c:	f04f 38ff 	mov.w	r8, #4294967295
 801f990:	2600      	movs	r6, #0
 801f992:	fbb8 f8f3 	udiv	r8, r8, r3
 801f996:	fb03 f908 	mul.w	r9, r3, r8
 801f99a:	ea6f 0909 	mvn.w	r9, r9
 801f99e:	4630      	mov	r0, r6
 801f9a0:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 801f9a4:	f1bc 0f09 	cmp.w	ip, #9
 801f9a8:	d810      	bhi.n	801f9cc <_strtoul_l.isra.0+0x94>
 801f9aa:	4664      	mov	r4, ip
 801f9ac:	42a3      	cmp	r3, r4
 801f9ae:	dd1e      	ble.n	801f9ee <_strtoul_l.isra.0+0xb6>
 801f9b0:	f1b6 3fff 	cmp.w	r6, #4294967295
 801f9b4:	d007      	beq.n	801f9c6 <_strtoul_l.isra.0+0x8e>
 801f9b6:	4580      	cmp	r8, r0
 801f9b8:	d316      	bcc.n	801f9e8 <_strtoul_l.isra.0+0xb0>
 801f9ba:	d101      	bne.n	801f9c0 <_strtoul_l.isra.0+0x88>
 801f9bc:	45a1      	cmp	r9, r4
 801f9be:	db13      	blt.n	801f9e8 <_strtoul_l.isra.0+0xb0>
 801f9c0:	fb00 4003 	mla	r0, r0, r3, r4
 801f9c4:	2601      	movs	r6, #1
 801f9c6:	f815 4b01 	ldrb.w	r4, [r5], #1
 801f9ca:	e7e9      	b.n	801f9a0 <_strtoul_l.isra.0+0x68>
 801f9cc:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 801f9d0:	f1bc 0f19 	cmp.w	ip, #25
 801f9d4:	d801      	bhi.n	801f9da <_strtoul_l.isra.0+0xa2>
 801f9d6:	3c37      	subs	r4, #55	@ 0x37
 801f9d8:	e7e8      	b.n	801f9ac <_strtoul_l.isra.0+0x74>
 801f9da:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801f9de:	f1bc 0f19 	cmp.w	ip, #25
 801f9e2:	d804      	bhi.n	801f9ee <_strtoul_l.isra.0+0xb6>
 801f9e4:	3c57      	subs	r4, #87	@ 0x57
 801f9e6:	e7e1      	b.n	801f9ac <_strtoul_l.isra.0+0x74>
 801f9e8:	f04f 36ff 	mov.w	r6, #4294967295
 801f9ec:	e7eb      	b.n	801f9c6 <_strtoul_l.isra.0+0x8e>
 801f9ee:	1c73      	adds	r3, r6, #1
 801f9f0:	d106      	bne.n	801fa00 <_strtoul_l.isra.0+0xc8>
 801f9f2:	2322      	movs	r3, #34	@ 0x22
 801f9f4:	f8ce 3000 	str.w	r3, [lr]
 801f9f8:	4630      	mov	r0, r6
 801f9fa:	b932      	cbnz	r2, 801fa0a <_strtoul_l.isra.0+0xd2>
 801f9fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801fa00:	b107      	cbz	r7, 801fa04 <_strtoul_l.isra.0+0xcc>
 801fa02:	4240      	negs	r0, r0
 801fa04:	2a00      	cmp	r2, #0
 801fa06:	d0f9      	beq.n	801f9fc <_strtoul_l.isra.0+0xc4>
 801fa08:	b106      	cbz	r6, 801fa0c <_strtoul_l.isra.0+0xd4>
 801fa0a:	1e69      	subs	r1, r5, #1
 801fa0c:	6011      	str	r1, [r2, #0]
 801fa0e:	e7f5      	b.n	801f9fc <_strtoul_l.isra.0+0xc4>
 801fa10:	0802fdc6 	.word	0x0802fdc6

0801fa14 <_strtoul_r>:
 801fa14:	f7ff bf90 	b.w	801f938 <_strtoul_l.isra.0>

0801fa18 <_raise_r>:
 801fa18:	291f      	cmp	r1, #31
 801fa1a:	b538      	push	{r3, r4, r5, lr}
 801fa1c:	4605      	mov	r5, r0
 801fa1e:	460c      	mov	r4, r1
 801fa20:	d904      	bls.n	801fa2c <_raise_r+0x14>
 801fa22:	2316      	movs	r3, #22
 801fa24:	6003      	str	r3, [r0, #0]
 801fa26:	f04f 30ff 	mov.w	r0, #4294967295
 801fa2a:	bd38      	pop	{r3, r4, r5, pc}
 801fa2c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801fa2e:	b112      	cbz	r2, 801fa36 <_raise_r+0x1e>
 801fa30:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801fa34:	b94b      	cbnz	r3, 801fa4a <_raise_r+0x32>
 801fa36:	4628      	mov	r0, r5
 801fa38:	f000 f830 	bl	801fa9c <_getpid_r>
 801fa3c:	4622      	mov	r2, r4
 801fa3e:	4601      	mov	r1, r0
 801fa40:	4628      	mov	r0, r5
 801fa42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801fa46:	f000 b817 	b.w	801fa78 <_kill_r>
 801fa4a:	2b01      	cmp	r3, #1
 801fa4c:	d00a      	beq.n	801fa64 <_raise_r+0x4c>
 801fa4e:	1c59      	adds	r1, r3, #1
 801fa50:	d103      	bne.n	801fa5a <_raise_r+0x42>
 801fa52:	2316      	movs	r3, #22
 801fa54:	6003      	str	r3, [r0, #0]
 801fa56:	2001      	movs	r0, #1
 801fa58:	e7e7      	b.n	801fa2a <_raise_r+0x12>
 801fa5a:	2100      	movs	r1, #0
 801fa5c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801fa60:	4620      	mov	r0, r4
 801fa62:	4798      	blx	r3
 801fa64:	2000      	movs	r0, #0
 801fa66:	e7e0      	b.n	801fa2a <_raise_r+0x12>

0801fa68 <raise>:
 801fa68:	4b02      	ldr	r3, [pc, #8]	@ (801fa74 <raise+0xc>)
 801fa6a:	4601      	mov	r1, r0
 801fa6c:	6818      	ldr	r0, [r3, #0]
 801fa6e:	f7ff bfd3 	b.w	801fa18 <_raise_r>
 801fa72:	bf00      	nop
 801fa74:	240001e0 	.word	0x240001e0

0801fa78 <_kill_r>:
 801fa78:	b538      	push	{r3, r4, r5, lr}
 801fa7a:	4d07      	ldr	r5, [pc, #28]	@ (801fa98 <_kill_r+0x20>)
 801fa7c:	2300      	movs	r3, #0
 801fa7e:	4604      	mov	r4, r0
 801fa80:	4608      	mov	r0, r1
 801fa82:	4611      	mov	r1, r2
 801fa84:	602b      	str	r3, [r5, #0]
 801fa86:	f7e2 fa45 	bl	8001f14 <_kill>
 801fa8a:	1c43      	adds	r3, r0, #1
 801fa8c:	d102      	bne.n	801fa94 <_kill_r+0x1c>
 801fa8e:	682b      	ldr	r3, [r5, #0]
 801fa90:	b103      	cbz	r3, 801fa94 <_kill_r+0x1c>
 801fa92:	6023      	str	r3, [r4, #0]
 801fa94:	bd38      	pop	{r3, r4, r5, pc}
 801fa96:	bf00      	nop
 801fa98:	24045c2c 	.word	0x24045c2c

0801fa9c <_getpid_r>:
 801fa9c:	f7e2 ba32 	b.w	8001f04 <_getpid>

0801faa0 <_malloc_usable_size_r>:
 801faa0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801faa4:	1f18      	subs	r0, r3, #4
 801faa6:	2b00      	cmp	r3, #0
 801faa8:	bfbc      	itt	lt
 801faaa:	580b      	ldrlt	r3, [r1, r0]
 801faac:	18c0      	addlt	r0, r0, r3
 801faae:	4770      	bx	lr

0801fab0 <_init>:
 801fab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801fab2:	bf00      	nop
 801fab4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801fab6:	bc08      	pop	{r3}
 801fab8:	469e      	mov	lr, r3
 801faba:	4770      	bx	lr

0801fabc <_fini>:
 801fabc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801fabe:	bf00      	nop
 801fac0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801fac2:	bc08      	pop	{r3}
 801fac4:	469e      	mov	lr, r3
 801fac6:	4770      	bx	lr
