.. mermaid::

   flowchart TB
       subgraph TransactionModule["TransactionModule"]
           subgraph CoreTestElaboratable["elaboratable CoreTestElaboratable"]
               subgraph Core["core Core"]
                   Core_DiscardBranchVerify["DiscardBranchVerify"]
                   Core_InitFreeRFFifo["InitFreeRFFifo"]
                   subgraph WishboneMaster["wb_master_instr WishboneMaster"]
                       WishboneMaster_WishboneMaster["WishboneMaster"]
                       WishboneMaster_request["request"]
                       WishboneMaster_result["result"]
                       subgraph Forwarder["result Forwarder"]
                           Forwarder_read["read"]
                           Forwarder_write["write"]
                       end
                   end
                   subgraph WishboneMaster1["wb_master_data WishboneMaster"]
                       WishboneMaster1_result["result"]
                       WishboneMaster1_request["request"]
                       WishboneMaster1_WishboneMaster["WishboneMaster"]
                       subgraph Forwarder1["result Forwarder"]
                           Forwarder1_read["read"]
                           Forwarder1_write["write"]
                       end
                   end
                   subgraph WishboneMasterAdapter["bus_master_instr_adapter WishboneMasterAdapter"]
                       WishboneMasterAdapter_request_read["request_read"]
                       WishboneMasterAdapter_get_read_response["get_read_response"]
                       subgraph Serializer["bus_serializer Serializer"]
                           Serializer_Serializer["Serializer"]
                           Serializer_Serializer1["Serializer"]
                           subgraph BasicFifo["pending_requests BasicFifo"]
                               BasicFifo_write["write"]
                               BasicFifo_read["read"]
                           end
                       end
                   end
                   subgraph WishboneMasterAdapter1["bus_master_data_adapter WishboneMasterAdapter"]
                       WishboneMasterAdapter1_get_write_response["get_write_response"]
                       WishboneMasterAdapter1_request_write["request_write"]
                       WishboneMasterAdapter1_get_read_response["get_read_response"]
                       WishboneMasterAdapter1_request_read["request_read"]
                       subgraph Serializer1["bus_serializer Serializer"]
                           Serializer1_Serializer["Serializer"]
                           Serializer1_Serializer1["Serializer"]
                           Serializer1_Serializer2["Serializer"]
                           Serializer1_Serializer3["Serializer"]
                           subgraph BasicFifo1["pending_requests BasicFifo"]
                               BasicFifo1_read["read"]
                               BasicFifo1_write["write"]
                           end
                       end
                   end
                   subgraph CoreInstructionCounter["core_counter CoreInstructionCounter"]
                       CoreInstructionCounter_increment["increment"]
                       CoreInstructionCounter_decrement["decrement"]
                   end
                   subgraph FIFO["fifo_fetch FIFO"]
                       FIFO_write["write"]
                       FIFO_read["read"]
                   end
                   subgraph MethodMap["core_counter_increment_discard_map MethodMap"]
                       MethodMap_method["method"]
                   end
                   subgraph MethodProduct["fetch_continue MethodProduct"]
                       MethodProduct_method["method"]
                   end
                   subgraph BasicFifo2["free_rf_fifo BasicFifo"]
                       BasicFifo2_read["read"]
                       BasicFifo2_write["write"]
                   end
                   subgraph SimpleCommonBusCacheRefiller["icache_refiller SimpleCommonBusCacheRefiller"]
                       SimpleCommonBusCacheRefiller_start_refill["start_refill"]
                       SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller["SimpleCommonBusCacheRefiller"]
                       SimpleCommonBusCacheRefiller_accept_refill["accept_refill"]
                       SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1["SimpleCommonBusCacheRefiller"]
                       subgraph Forwarder2["resp_fwd Forwarder"]
                           Forwarder2_write["write"]
                           Forwarder2_read["read"]
                       end
                   end
                   subgraph ICache["icache ICache"]
                       ICache_ICache["ICache"]
                       ICache_ICache1["ICache"]
                       ICache_accept_res["accept_res"]
                       ICache_MemRead["MemRead"]
                       ICache_issue_req["issue_req"]
                       subgraph HwCounter["perf_loads HwCounter"]
                           HwCounter__incr["_incr"]
                       end
                       subgraph HwCounter1["perf_hits HwCounter"]
                           HwCounter1__incr["_incr"]
                       end
                       subgraph HwCounter2["perf_misses HwCounter"]
                           HwCounter2__incr["_incr"]
                       end
                       subgraph HwCounter3["perf_errors HwCounter"]
                           HwCounter3__incr["_incr"]
                       end
                       subgraph HwCounter4["perf_flushes HwCounter"]
                           HwCounter4__incr["_incr"]
                       end
                       subgraph FIFOLatencyMeasurer["req_latency FIFOLatencyMeasurer"]
                           FIFOLatencyMeasurer__stop["_stop"]
                           FIFOLatencyMeasurer__start["_start"]
                           subgraph HwExpHistogram["histogram HwExpHistogram"]
                               HwExpHistogram__add["_add"]
                           end
                           subgraph FIFO1["fifo FIFO"]
                               FIFO1_write["write"]
                               FIFO1_read["read"]
                           end
                       end
                       subgraph ArgumentsToResultsZipper["req_zipper ArgumentsToResultsZipper"]
                           ArgumentsToResultsZipper_write_results["write_results"]
                           ArgumentsToResultsZipper_write_args["write_args"]
                           ArgumentsToResultsZipper_peek_arg["peek_arg"]
                           ArgumentsToResultsZipper_read["read"]
                           subgraph BasicFifo3["fifo BasicFifo"]
                               BasicFifo3_write["write"]
                               BasicFifo3_read["read"]
                               BasicFifo3_peek["peek"]
                           end
                           subgraph Forwarder3["forwarder Forwarder"]
                               Forwarder3_read["read"]
                               Forwarder3_write["write"]
                           end
                       end
                   end
                   subgraph FRAT["FRAT FRAT"]
                       FRAT_rename["rename"]
                   end
                   subgraph RRAT["RRAT RRAT"]
                       RRAT_peek["peek"]
                       RRAT_commit["commit"]
                   end
                   subgraph RegisterFile["RF RegisterFile"]
                       RegisterFile_read1["read1"]
                       RegisterFile_write["write"]
                       RegisterFile_perf["perf"]
                       RegisterFile_read2["read2"]
                       RegisterFile_free["free"]
                       subgraph TaggedLatencyMeasurer["perf_rf_valid_time TaggedLatencyMeasurer"]
                           TaggedLatencyMeasurer__stop["_stop"]
                           TaggedLatencyMeasurer__start["_start"]
                           subgraph HwExpHistogram1["histogram HwExpHistogram"]
                               HwExpHistogram1__add["_add"]
                           end
                           subgraph AsyncMemoryBank["slots AsyncMemoryBank"]
                               AsyncMemoryBank_read["read"]
                               AsyncMemoryBank_write["write"]
                           end
                       end
                       subgraph HwExpHistogram2["perf_num_valid HwExpHistogram"]
                           HwExpHistogram2__add["_add"]
                       end
                   end
                   subgraph ReorderBuffer["ROB ReorderBuffer"]
                       ReorderBuffer_peek["peek"]
                       ReorderBuffer_retire["retire"]
                       ReorderBuffer_get_indices["get_indices"]
                       ReorderBuffer_perf["perf"]
                       ReorderBuffer_put["put"]
                       ReorderBuffer_mark_done["mark_done"]
                       subgraph FIFOLatencyMeasurer1["perf_rob_wait_time FIFOLatencyMeasurer"]
                           FIFOLatencyMeasurer1__stop["_stop"]
                           FIFOLatencyMeasurer1__start["_start"]
                           subgraph HwExpHistogram3["histogram HwExpHistogram"]
                               HwExpHistogram3__add["_add"]
                           end
                           subgraph FIFO2["fifo FIFO"]
                               FIFO2_read["read"]
                               FIFO2_write["write"]
                           end
                       end
                       subgraph HwExpHistogram4["perf_rob_size HwExpHistogram"]
                           HwExpHistogram4__add["_add"]
                       end
                   end
                   subgraph Fetch["fetch Fetch"]
                       Fetch_Fetch["Fetch"]
                       Fetch_stall_exception["stall_exception"]
                       Fetch_Fetch1["Fetch"]
                       Fetch_resume["resume"]
                       subgraph BasicFifo4["fetch_target_queue BasicFifo"]
                           BasicFifo4_write["write"]
                           BasicFifo4_read["read"]
                       end
                   end
                   subgraph ExceptionCauseRegister["exception_cause_register ExceptionCauseRegister"]
                       ExceptionCauseRegister_report["report"]
                       ExceptionCauseRegister_clear["clear"]
                       ExceptionCauseRegister_get["get"]
                       subgraph BasicFifo5["fu_report_fifo BasicFifo"]
                           BasicFifo5_write["write"]
                           BasicFifo5_read["read"]
                       end
                       subgraph ConnectTrans["report_connector ConnectTrans"]
                           ConnectTrans_ConnectTrans["ConnectTrans"]
                       end
                   end
                   subgraph FuncBlocksUnifier["func_blocks_unifier FuncBlocksUnifier"]
                       subgraph Collector["result_collector Collector"]
                           Collector_method["method"]
                           subgraph Forwarder4["forwarder Forwarder"]
                               Forwarder4_read["read"]
                               Forwarder4_write["write"]
                           end
                           subgraph ManyToOneConnectTrans["connect ManyToOneConnectTrans"]
                               subgraph ConnectTrans1["ManyToOneConnectTrans_input_0 ConnectTrans"]
                                   ConnectTrans1_ConnectTrans["ConnectTrans"]
                               end
                               subgraph ConnectTrans2["ManyToOneConnectTrans_input_1 ConnectTrans"]
                                   ConnectTrans2_ConnectTrans["ConnectTrans"]
                               end
                               subgraph ConnectTrans3["ManyToOneConnectTrans_input_2 ConnectTrans"]
                                   ConnectTrans3_ConnectTrans["ConnectTrans"]
                               end
                           end
                       end
                       subgraph MethodProduct1["update_combiner MethodProduct"]
                           MethodProduct1_method["method"]
                       end
                       subgraph RSFuncBlock["rs_block_0 RSFuncBlock"]
                           RSFuncBlock_insert["insert"]
                           RSFuncBlock_select["select"]
                           RSFuncBlock_update["update"]
                           RSFuncBlock_get_result["get_result"]
                           subgraph RS["rs RS"]
                               RS_RS["RS"]
                               RS_RS1["RS"]
                               RS_RS2["RS"]
                               RS_update["update"]
                               RS_insert["insert"]
                               RS_RS3["RS"]
                               RS_perf["perf"]
                               RS_take["take"]
                               RS_select["select"]
                               RS_RS4["RS"]
                               subgraph TaggedLatencyMeasurer1["perf_rs_wait_time TaggedLatencyMeasurer"]
                                   TaggedLatencyMeasurer1__start["_start"]
                                   TaggedLatencyMeasurer1__stop["_stop"]
                                   subgraph HwExpHistogram5["histogram HwExpHistogram"]
                                       HwExpHistogram5__add["_add"]
                                   end
                                   subgraph AsyncMemoryBank1["slots AsyncMemoryBank"]
                                       AsyncMemoryBank1_write["write"]
                                       AsyncMemoryBank1_read["read"]
                                   end
                               end
                               subgraph HwExpHistogram6["perf_num_full HwExpHistogram"]
                                   HwExpHistogram6__add["_add"]
                               end
                           end
                           subgraph AluFuncUnit["func_unit_0 AluFuncUnit"]
                               AluFuncUnit_issue["issue"]
                               AluFuncUnit_accept["accept"]
                               subgraph TaggedCounter["perf_instr TaggedCounter"]
                                   TaggedCounter__incr["_incr"]
                               end
                               subgraph FIFO3["fifo FIFO"]
                                   FIFO3_read["read"]
                                   FIFO3_write["write"]
                               end
                           end
                           subgraph WakeupSelect["wakeup_select_0 WakeupSelect"]
                               WakeupSelect_WakeupSelect["WakeupSelect"]
                           end
                           subgraph ShiftFuncUnit["func_unit_1 ShiftFuncUnit"]
                               ShiftFuncUnit_issue["issue"]
                               ShiftFuncUnit_accept["accept"]
                               subgraph FIFO4["fifo FIFO"]
                                   FIFO4_read["read"]
                                   FIFO4_write["write"]
                               end
                           end
                           subgraph WakeupSelect1["wakeup_select_1 WakeupSelect"]
                               WakeupSelect1_WakeupSelect["WakeupSelect"]
                           end
                           subgraph JumpBranchFuncUnit["func_unit_2 JumpBranchFuncUnit"]
                               JumpBranchFuncUnit_issue["issue"]
                               JumpBranchFuncUnit_accept["accept"]
                               subgraph FIFO5["fifo_branch_resolved FIFO"]
                                   FIFO5_write["write"]
                                   FIFO5_read["read"]
                               end
                               subgraph TaggedCounter1["perf_instr TaggedCounter"]
                                   TaggedCounter1__incr["_incr"]
                               end
                               subgraph HwCounter5["perf_misaligned HwCounter"]
                                   HwCounter5__incr["_incr"]
                               end
                               subgraph FIFO6["fifo_res FIFO"]
                                   FIFO6_read["read"]
                                   FIFO6_write["write"]
                               end
                           end
                           subgraph WakeupSelect2["wakeup_select_2 WakeupSelect"]
                               WakeupSelect2_WakeupSelect["WakeupSelect"]
                           end
                           subgraph ExceptionFuncUnit["func_unit_3 ExceptionFuncUnit"]
                               ExceptionFuncUnit_accept["accept"]
                               ExceptionFuncUnit_issue["issue"]
                               subgraph FIFO7["fifo FIFO"]
                                   FIFO7_write["write"]
                                   FIFO7_read["read"]
                               end
                           end
                           subgraph WakeupSelect3["wakeup_select_3 WakeupSelect"]
                               WakeupSelect3_WakeupSelect["WakeupSelect"]
                           end
                           subgraph PrivilegedFuncUnit["func_unit_4 PrivilegedFuncUnit"]
                               PrivilegedFuncUnit_issue["issue"]
                               PrivilegedFuncUnit_accept["accept"]
                               PrivilegedFuncUnit_precommit["precommit"]
                               subgraph BasicFifo6["fetch_resume_fifo BasicFifo"]
                                   BasicFifo6_write["write"]
                                   BasicFifo6_read["read"]
                               end
                           end
                           subgraph WakeupSelect4["wakeup_select_4 WakeupSelect"]
                               WakeupSelect4_WakeupSelect["WakeupSelect"]
                           end
                           subgraph Collector1["collector Collector"]
                               Collector1_method["method"]
                               subgraph Forwarder5["forwarder Forwarder"]
                                   Forwarder5_write["write"]
                                   Forwarder5_read["read"]
                               end
                               subgraph ManyToOneConnectTrans1["connect ManyToOneConnectTrans"]
                                   subgraph ConnectTrans4["ManyToOneConnectTrans_input_0 ConnectTrans"]
                                       ConnectTrans4_ConnectTrans["ConnectTrans"]
                                   end
                                   subgraph ConnectTrans5["ManyToOneConnectTrans_input_1 ConnectTrans"]
                                       ConnectTrans5_ConnectTrans["ConnectTrans"]
                                   end
                                   subgraph ConnectTrans6["ManyToOneConnectTrans_input_2 ConnectTrans"]
                                       ConnectTrans6_ConnectTrans["ConnectTrans"]
                                   end
                                   subgraph ConnectTrans7["ManyToOneConnectTrans_input_3 ConnectTrans"]
                                       ConnectTrans7_ConnectTrans["ConnectTrans"]
                                   end
                                   subgraph ConnectTrans8["ManyToOneConnectTrans_input_4 ConnectTrans"]
                                       ConnectTrans8_ConnectTrans["ConnectTrans"]
                                   end
                               end
                           end
                       end
                       subgraph LSUDummy["rs_block_1 LSUDummy"]
                           LSUDummy_update["update"]
                           LSUDummy_select["select"]
                           LSUDummy_get_result["get_result"]
                           LSUDummy_LSUDummy["LSUDummy"]
                           LSUDummy_LSUDummy1["LSUDummy"]
                           LSUDummy_LSUDummy2["LSUDummy"]
                           LSUDummy_insert["insert"]
                           LSUDummy_precommit["precommit"]
                           subgraph Forwarder6["forwarder Forwarder"]
                               Forwarder6_write["write"]
                               Forwarder6_read["read"]
                           end
                           subgraph LSURequester["requester LSURequester"]
                               LSURequester_accept_cond1["accept_cond1"]
                               LSURequester_accept["accept"]
                               LSURequester_issue["issue"]
                               LSURequester_accept_cond0["accept_cond0"]
                               LSURequester_issue_cond1["issue_cond1"]
                               LSURequester_issue_cond0["issue_cond0"]
                               LSURequester_issue_cond2["issue_cond2"]
                           end
                       end
                       subgraph CSRUnit["rs_block_2 CSRUnit"]
                           CSRUnit_insert["insert"]
                           CSRUnit_select["select"]
                           CSRUnit_CSRUnit["CSRUnit"]
                           CSRUnit_update["update"]
                           CSRUnit_precommit["precommit"]
                           CSRUnit_get_result["get_result"]
                           CSRUnit_fetch_resume["fetch_resume"]
                       end
                       subgraph MethodTryProduct["InstructionPrecommitKey_unifier MethodTryProduct"]
                           MethodTryProduct_MethodTryProduct["MethodTryProduct"]
                           MethodTryProduct_MethodTryProduct1["MethodTryProduct"]
                           MethodTryProduct_method["method"]
                           MethodTryProduct_MethodTryProduct2["MethodTryProduct"]
                       end
                       subgraph Collector2["FetchResumeKey_unifier Collector"]
                           Collector2_method["method"]
                           subgraph Forwarder7["forwarder Forwarder"]
                               Forwarder7_read["read"]
                               Forwarder7_write["write"]
                           end
                           subgraph ManyToOneConnectTrans2["connect ManyToOneConnectTrans"]
                               subgraph ConnectTrans9["ManyToOneConnectTrans_input_0 ConnectTrans"]
                                   ConnectTrans9_ConnectTrans["ConnectTrans"]
                               end
                               subgraph ConnectTrans10["ManyToOneConnectTrans_input_1 ConnectTrans"]
                                   ConnectTrans10_ConnectTrans["ConnectTrans"]
                               end
                           end
                       end
                   end
                   subgraph ResultAnnouncement["announcement ResultAnnouncement"]
                       ResultAnnouncement_ResultAnnouncement["ResultAnnouncement"]
                   end
                   subgraph InterruptController["interrupt_controller InterruptController"]
                       InterruptController_mret["mret"]
                       InterruptController_entry["entry"]
                       InterruptController_report_interrupt["report_interrupt"]
                   end
                   subgraph GenericCSRRegisters["csr_generic GenericCSRRegisters"]
                       GenericCSRRegisters_GenericCSRRegisters["GenericCSRRegisters"]
                       subgraph MachineModeCSRRegisters["m_mode MachineModeCSRRegisters"]
                           subgraph CSRRegister["mcause CSRRegister"]
                               CSRRegister__fu_write["_fu_write"]
                               CSRRegister__fu_read["_fu_read"]
                               CSRRegister_write["write"]
                           end
                           subgraph CSRRegister1["mtvec CSRRegister"]
                               CSRRegister1_read["read"]
                               CSRRegister1__fu_read["_fu_read"]
                               CSRRegister1__fu_write["_fu_write"]
                           end
                           subgraph CSRRegister2["mepc CSRRegister"]
                               CSRRegister2__fu_write["_fu_write"]
                               CSRRegister2_read["read"]
                               CSRRegister2__fu_read["_fu_read"]
                               CSRRegister2_write["write"]
                           end
                       end
                       subgraph DoubleCounterCSR["csr_cycle DoubleCounterCSR"]
                           DoubleCounterCSR_increment["increment"]
                           subgraph CSRRegister3["register_low CSRRegister"]
                               CSRRegister3__fu_read["_fu_read"]
                               CSRRegister3_write["write"]
                               CSRRegister3_read["read"]
                           end
                           subgraph CSRRegister4["register_high CSRRegister"]
                               CSRRegister4__fu_read["_fu_read"]
                               CSRRegister4_read["read"]
                               CSRRegister4_write["write"]
                           end
                       end
                       subgraph DoubleCounterCSR1["csr_time DoubleCounterCSR"]
                           DoubleCounterCSR1_increment["increment"]
                           subgraph CSRRegister5["register_low CSRRegister"]
                               CSRRegister5__fu_read["_fu_read"]
                               CSRRegister5_read["read"]
                               CSRRegister5_write["write"]
                           end
                           subgraph CSRRegister6["register_high CSRRegister"]
                               CSRRegister6_read["read"]
                               CSRRegister6_write["write"]
                               CSRRegister6__fu_read["_fu_read"]
                           end
                       end
                   end
                   subgraph FIFO8["fifo_decode FIFO"]
                       FIFO8_read["read"]
                       FIFO8_write["write"]
                   end
                   subgraph DecodeStage["decode DecodeStage"]
                       DecodeStage_DecodeStage["DecodeStage"]
                       subgraph HwCounter6["perf_illegal_instr HwCounter"]
                           HwCounter6__incr["_incr"]
                       end
                   end
                   subgraph Scheduler["scheduler Scheduler"]
                       subgraph FIFO9["alloc_rename_buf FIFO"]
                           FIFO9_write["write"]
                           FIFO9_read["read"]
                       end
                       subgraph RegAllocation["reg_alloc RegAllocation"]
                           RegAllocation_RegAllocation["RegAllocation"]
                       end
                       subgraph FIFO10["rename_out_buf FIFO"]
                           FIFO10_read["read"]
                           FIFO10_write["write"]
                       end
                       subgraph Renaming["renaming Renaming"]
                           Renaming_Renaming["Renaming"]
                       end
                       subgraph FIFO11["reg_alloc_out_buf FIFO"]
                           FIFO11_write["write"]
                           FIFO11_read["read"]
                       end
                       subgraph ROBAllocation["rob_alloc ROBAllocation"]
                           ROBAllocation_ROBAllocation["ROBAllocation"]
                       end
                       subgraph FIFO12["rs_select_out_buf FIFO"]
                           FIFO12_write["write"]
                           FIFO12_read["read"]
                       end
                       subgraph RSSelection["rs_selector RSSelection"]
                           RSSelection_RSSelection["RSSelection"]
                           RSSelection_RSSelection1["RSSelection"]
                           RSSelection_RSSelection2["RSSelection"]
                           RSSelection_RSSelection3["RSSelection"]
                           subgraph Forwarder8["forwarder Forwarder"]
                               Forwarder8_read["read"]
                               Forwarder8_write["write"]
                           end
                       end
                       subgraph RSInsertion["rs_insertion RSInsertion"]
                           RSInsertion_RSInsertion["RSInsertion"]
                       end
                   end
                   subgraph ConnectTrans11["fetch_resume_connector ConnectTrans"]
                       ConnectTrans11_ConnectTrans["ConnectTrans"]
                   end
                   subgraph Retirement["retirement Retirement"]
                       Retirement_Retirement["Retirement"]
                       Retirement_Retirement1["Retirement"]
                       Retirement_Retirement2["Retirement"]
                       Retirement_Retirement3["Retirement"]
                       Retirement_Retirement_cond0["Retirement_cond0"]
                       Retirement_Retirement_cond1["Retirement_cond1"]
                       Retirement_core_state["core_state"]
                       Retirement_Retirement4["Retirement"]
                       subgraph DoubleCounterCSR2["instret_csr DoubleCounterCSR"]
                           DoubleCounterCSR2_increment["increment"]
                           subgraph CSRRegister7["register_low CSRRegister"]
                               CSRRegister7_write["write"]
                               CSRRegister7_read["read"]
                               CSRRegister7__fu_read["_fu_read"]
                           end
                           subgraph CSRRegister8["register_high CSRRegister"]
                               CSRRegister8__fu_read["_fu_read"]
                               CSRRegister8_read["read"]
                               CSRRegister8_write["write"]
                           end
                       end
                       subgraph HwCounter7["perf_instr_ret HwCounter"]
                           HwCounter7__incr["_incr"]
                       end
                   end
               end
               subgraph TestbenchIO["io_in TestbenchIO"]
                   subgraph AdapterTrans["adapter AdapterTrans"]
                       AdapterTrans_AdapterTrans_method["AdapterTrans_method"]
                   end
               end
               subgraph TestbenchIO1["interrupt TestbenchIO"]
                   subgraph AdapterTrans1["adapter AdapterTrans"]
                       AdapterTrans1_AdapterTrans_report_interrupt["AdapterTrans_report_interrupt"]
                   end
               end
           end
           subgraph TransactionManager["transactionManager TransactionManager"]
               TransactionManager_LSUDummy_issue_cond1["LSUDummy_issue_cond1"]
               TransactionManager_accept_cond1_LSUDummy["accept_cond1_LSUDummy"]
               TransactionManager_LSUDummy_issue_cond0["LSUDummy_issue_cond0"]
               TransactionManager_LSUDummy_issue_cond2["LSUDummy_issue_cond2"]
               TransactionManager_LSUDummy_accept_cond0["LSUDummy_accept_cond0"]
               TransactionManager_Retirement_Retirement_cond1["Retirement_Retirement_cond1"]
               TransactionManager_Retirement_Retirement_cond0["Retirement_Retirement_cond0"]
           end
       end
   Core_InitFreeRFFifo --> BasicFifo2_write
   Retirement_Retirement4 --> BasicFifo2_write
   TransactionManager_Retirement_Retirement_cond0 --> BasicFifo2_write
   TransactionManager_Retirement_Retirement_cond1 --> BasicFifo2_write
   FIFO5_read --> Core_DiscardBranchVerify
   WishboneMaster_WishboneMaster --> Forwarder_write
   WishboneMaster1_WishboneMaster --> Forwarder1_write
   RegisterFile_perf --> HwExpHistogram2__add
   ReorderBuffer_perf --> HwExpHistogram4__add
   SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1 --> WishboneMasterAdapter_request_read
   SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1 --> Serializer_Serializer
   SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1 --> BasicFifo_write
   SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1 --> WishboneMaster_request
   WishboneMasterAdapter_get_read_response --> SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller
   Serializer_Serializer1 --> SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller
   BasicFifo_read --> SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller
   WishboneMaster_result --> SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller
   Forwarder_read --> SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller
   SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller --> Forwarder2_write
   ICache_ICache1 <--> HwCounter4__incr
   ArgumentsToResultsZipper_peek_arg --> ICache_MemRead
   BasicFifo3_peek --> ICache_MemRead
   ICache_MemRead <--> HwCounter1__incr
   ICache_MemRead --> ArgumentsToResultsZipper_write_results
   ICache_MemRead --> Forwarder3_write
   ICache_MemRead <--> HwCounter2__incr
   ICache_MemRead --> SimpleCommonBusCacheRefiller_start_refill
   SimpleCommonBusCacheRefiller_accept_refill --> ICache_ICache
   Forwarder2_read --> ICache_ICache
   ICache_ICache <--> HwCounter3__incr
   Fetch_Fetch --> ICache_issue_req
   Fetch_Fetch <--> HwCounter__incr
   Fetch_Fetch <--> FIFOLatencyMeasurer__start
   Fetch_Fetch --> FIFO1_write
   Fetch_Fetch --> ArgumentsToResultsZipper_write_args
   Fetch_Fetch --> BasicFifo3_write
   Fetch_Fetch --> BasicFifo4_write
   BasicFifo4_read --> Fetch_Fetch1
   ICache_accept_res --> Fetch_Fetch1
   Fetch_Fetch1 <--> FIFOLatencyMeasurer__stop
   FIFO1_read --> Fetch_Fetch1
   Fetch_Fetch1 --> HwExpHistogram__add
   ArgumentsToResultsZipper_read --> Fetch_Fetch1
   BasicFifo3_read --> Fetch_Fetch1
   Forwarder3_read --> Fetch_Fetch1
   Fetch_Fetch1 --> MethodProduct_method
   AdapterTrans_AdapterTrans_method --> MethodProduct_method
   Fetch_Fetch1 --> FIFO_write
   AdapterTrans_AdapterTrans_method --> FIFO_write
   Fetch_Fetch1 --> MethodMap_method
   AdapterTrans_AdapterTrans_method --> MethodMap_method
   Fetch_Fetch1 <--> CoreInstructionCounter_increment
   AdapterTrans_AdapterTrans_method <--> CoreInstructionCounter_increment
   FIFO_read --> DecodeStage_DecodeStage
   DecodeStage_DecodeStage <--> HwCounter6__incr
   DecodeStage_DecodeStage --> FIFO8_write
   FIFO8_read --> RegAllocation_RegAllocation
   BasicFifo2_read --> RegAllocation_RegAllocation
   RegAllocation_RegAllocation --> FIFO9_write
   FIFO9_read --> Renaming_Renaming
   Renaming_Renaming --> FRAT_rename
   Retirement_Retirement4 --> FRAT_rename
   TransactionManager_Retirement_Retirement_cond1 --> FRAT_rename
   Renaming_Renaming --> FIFO10_write
   FIFO10_read --> ROBAllocation_ROBAllocation
   ROBAllocation_ROBAllocation --> ReorderBuffer_put
   ROBAllocation_ROBAllocation <--> FIFOLatencyMeasurer1__start
   ROBAllocation_ROBAllocation --> FIFO2_write
   ROBAllocation_ROBAllocation --> FIFO11_write
   FIFO11_read --> RSSelection_RSSelection3
   RSSelection_RSSelection3 --> Forwarder8_write
   Forwarder8_read --> RSSelection_RSSelection1
   Forwarder8_read --> RSSelection_RSSelection2
   Forwarder8_read --> RSSelection_RSSelection
   RSFuncBlock_select --> RSSelection_RSSelection1
   RS_select --> RSSelection_RSSelection1
   RSSelection_RSSelection1 --> FIFO12_write
   RSSelection_RSSelection2 --> FIFO12_write
   RSSelection_RSSelection --> FIFO12_write
   RSSelection_RSSelection2 <--> LSUDummy_select
   RSSelection_RSSelection <--> CSRUnit_select
   FIFO12_read --> RSInsertion_RSInsertion
   RegisterFile_read1 --> RSInsertion_RSInsertion
   RegisterFile_read2 --> RSInsertion_RSInsertion
   Retirement_core_state --> RSInsertion_RSInsertion
   RSInsertion_RSInsertion --> RSFuncBlock_insert
   RSInsertion_RSInsertion --> RS_insert
   RSInsertion_RSInsertion --> TaggedLatencyMeasurer1__start
   RSInsertion_RSInsertion --> AsyncMemoryBank1_write
   RSInsertion_RSInsertion --> LSUDummy_insert
   RSInsertion_RSInsertion --> CSRUnit_insert
   BasicFifo5_read --> ConnectTrans_ConnectTrans
   ConnectTrans_ConnectTrans --> ExceptionCauseRegister_report
   ReorderBuffer_get_indices --> ConnectTrans_ConnectTrans
   ConnectTrans_ConnectTrans <--> Fetch_stall_exception
   Collector2_method --> ConnectTrans11_ConnectTrans
   Forwarder7_read --> ConnectTrans11_ConnectTrans
   ConnectTrans11_ConnectTrans --> Fetch_resume
   Retirement_Retirement3 --> Fetch_resume
   Collector_method --> ResultAnnouncement_ResultAnnouncement
   Forwarder4_read --> ResultAnnouncement_ResultAnnouncement
   ResultAnnouncement_ResultAnnouncement --> ReorderBuffer_mark_done
   ResultAnnouncement_ResultAnnouncement --> RegisterFile_write
   ResultAnnouncement_ResultAnnouncement --> TaggedLatencyMeasurer__start
   ResultAnnouncement_ResultAnnouncement --> AsyncMemoryBank_write
   ResultAnnouncement_ResultAnnouncement --> MethodProduct1_method
   ResultAnnouncement_ResultAnnouncement --> RSFuncBlock_update
   ResultAnnouncement_ResultAnnouncement --> RS_update
   ResultAnnouncement_ResultAnnouncement --> LSUDummy_update
   ResultAnnouncement_ResultAnnouncement --> CSRUnit_update
   RS_perf --> HwExpHistogram6__add
   RS_RS1 --> WakeupSelect_WakeupSelect
   RS_take --> WakeupSelect_WakeupSelect
   RS_take --> WakeupSelect1_WakeupSelect
   RS_take --> WakeupSelect2_WakeupSelect
   RS_take --> WakeupSelect3_WakeupSelect
   RS_take --> WakeupSelect4_WakeupSelect
   WakeupSelect_WakeupSelect --> TaggedLatencyMeasurer1__stop
   WakeupSelect1_WakeupSelect --> TaggedLatencyMeasurer1__stop
   WakeupSelect2_WakeupSelect --> TaggedLatencyMeasurer1__stop
   WakeupSelect3_WakeupSelect --> TaggedLatencyMeasurer1__stop
   WakeupSelect4_WakeupSelect --> TaggedLatencyMeasurer1__stop
   AsyncMemoryBank1_read --> WakeupSelect_WakeupSelect
   AsyncMemoryBank1_read --> WakeupSelect1_WakeupSelect
   AsyncMemoryBank1_read --> WakeupSelect2_WakeupSelect
   AsyncMemoryBank1_read --> WakeupSelect3_WakeupSelect
   AsyncMemoryBank1_read --> WakeupSelect4_WakeupSelect
   WakeupSelect_WakeupSelect --> HwExpHistogram5__add
   WakeupSelect1_WakeupSelect --> HwExpHistogram5__add
   WakeupSelect2_WakeupSelect --> HwExpHistogram5__add
   WakeupSelect3_WakeupSelect --> HwExpHistogram5__add
   WakeupSelect4_WakeupSelect --> HwExpHistogram5__add
   WakeupSelect_WakeupSelect --> AluFuncUnit_issue
   WakeupSelect_WakeupSelect --> TaggedCounter__incr
   WakeupSelect_WakeupSelect --> FIFO3_write
   RS_RS2 --> WakeupSelect1_WakeupSelect
   WakeupSelect1_WakeupSelect --> ShiftFuncUnit_issue
   WakeupSelect1_WakeupSelect --> FIFO4_write
   RS_RS --> WakeupSelect2_WakeupSelect
   WakeupSelect2_WakeupSelect --> JumpBranchFuncUnit_issue
   WakeupSelect2_WakeupSelect --> TaggedCounter1__incr
   WakeupSelect2_WakeupSelect <--> HwCounter5__incr
   WakeupSelect2_WakeupSelect --> BasicFifo5_write
   WakeupSelect3_WakeupSelect --> BasicFifo5_write
   ConnectTrans8_ConnectTrans --> BasicFifo5_write
   ConnectTrans2_ConnectTrans --> BasicFifo5_write
   ConnectTrans3_ConnectTrans --> BasicFifo5_write
   WakeupSelect2_WakeupSelect --> FIFO6_write
   WakeupSelect2_WakeupSelect --> FIFO5_write
   RS_RS4 --> WakeupSelect3_WakeupSelect
   WakeupSelect3_WakeupSelect --> ExceptionFuncUnit_issue
   WakeupSelect3_WakeupSelect --> FIFO7_write
   RS_RS3 --> WakeupSelect4_WakeupSelect
   WakeupSelect4_WakeupSelect --> PrivilegedFuncUnit_issue
   ConnectTrans4_ConnectTrans --> Forwarder5_write
   ConnectTrans5_ConnectTrans --> Forwarder5_write
   ConnectTrans6_ConnectTrans --> Forwarder5_write
   ConnectTrans7_ConnectTrans --> Forwarder5_write
   ConnectTrans8_ConnectTrans --> Forwarder5_write
   AluFuncUnit_accept --> ConnectTrans4_ConnectTrans
   FIFO3_read --> ConnectTrans4_ConnectTrans
   ShiftFuncUnit_accept --> ConnectTrans5_ConnectTrans
   FIFO4_read --> ConnectTrans5_ConnectTrans
   JumpBranchFuncUnit_accept --> ConnectTrans6_ConnectTrans
   FIFO6_read --> ConnectTrans6_ConnectTrans
   ExceptionFuncUnit_accept --> ConnectTrans7_ConnectTrans
   FIFO7_read --> ConnectTrans7_ConnectTrans
   PrivilegedFuncUnit_accept --> ConnectTrans8_ConnectTrans
   CSRRegister2_read --> ConnectTrans8_ConnectTrans
   ConnectTrans8_ConnectTrans --> BasicFifo6_write
   LSUDummy_LSUDummy1 --> Forwarder6_write
   TransactionManager_accept_cond1_LSUDummy --> Forwarder6_write
   TransactionManager_LSUDummy_issue_cond2 --> Forwarder6_write
   TransactionManager_LSUDummy_accept_cond0 --> Forwarder6_write
   TransactionManager_LSUDummy_issue_cond1 --> Forwarder6_write
   TransactionManager_LSUDummy_issue_cond0 --> Forwarder6_write
   CSRRegister__fu_read --> CSRUnit_CSRUnit
   CSRUnit_CSRUnit --> CSRRegister__fu_write
   CSRRegister1__fu_read --> CSRUnit_CSRUnit
   CSRUnit_CSRUnit --> CSRRegister1__fu_write
   CSRRegister2__fu_read --> CSRUnit_CSRUnit
   CSRUnit_CSRUnit --> CSRRegister2__fu_write
   CSRRegister3__fu_read --> CSRUnit_CSRUnit
   CSRRegister4__fu_read --> CSRUnit_CSRUnit
   CSRRegister5__fu_read --> CSRUnit_CSRUnit
   CSRRegister6__fu_read --> CSRUnit_CSRUnit
   CSRRegister7__fu_read --> CSRUnit_CSRUnit
   CSRRegister8__fu_read --> CSRUnit_CSRUnit
   ConnectTrans1_ConnectTrans --> Forwarder4_write
   ConnectTrans2_ConnectTrans --> Forwarder4_write
   ConnectTrans3_ConnectTrans --> Forwarder4_write
   RSFuncBlock_get_result --> ConnectTrans1_ConnectTrans
   Collector1_method --> ConnectTrans1_ConnectTrans
   Forwarder5_read --> ConnectTrans1_ConnectTrans
   LSUDummy_get_result --> ConnectTrans2_ConnectTrans
   Forwarder6_read --> ConnectTrans2_ConnectTrans
   CSRUnit_get_result --> ConnectTrans3_ConnectTrans
   MethodTryProduct_MethodTryProduct1 --> PrivilegedFuncUnit_precommit
   MethodTryProduct_MethodTryProduct1 <--> InterruptController_mret
   MethodTryProduct_MethodTryProduct --> LSUDummy_precommit
   MethodTryProduct_MethodTryProduct2 --> CSRUnit_precommit
   ConnectTrans9_ConnectTrans --> Forwarder7_write
   ConnectTrans10_ConnectTrans --> Forwarder7_write
   BasicFifo6_read --> ConnectTrans9_ConnectTrans
   CSRUnit_fetch_resume --> ConnectTrans10_ConnectTrans
   ReorderBuffer_peek --> Retirement_Retirement1
   ReorderBuffer_peek --> Retirement_Retirement
   ReorderBuffer_peek --> Retirement_Retirement4
   ReorderBuffer_peek --> TransactionManager_Retirement_Retirement_cond0
   ReorderBuffer_peek --> TransactionManager_Retirement_Retirement_cond1
   Retirement_Retirement1 --> MethodTryProduct_method
   ExceptionCauseRegister_get --> Retirement_Retirement
   ExceptionCauseRegister_get --> TransactionManager_Retirement_Retirement_cond0
   ExceptionCauseRegister_get --> TransactionManager_Retirement_Retirement_cond1
   Retirement_Retirement4 <--> ReorderBuffer_retire
   TransactionManager_Retirement_Retirement_cond0 <--> ReorderBuffer_retire
   TransactionManager_Retirement_Retirement_cond1 <--> ReorderBuffer_retire
   Retirement_Retirement4 <--> FIFOLatencyMeasurer1__stop
   TransactionManager_Retirement_Retirement_cond0 <--> FIFOLatencyMeasurer1__stop
   TransactionManager_Retirement_Retirement_cond1 <--> FIFOLatencyMeasurer1__stop
   FIFO2_read --> Retirement_Retirement4
   FIFO2_read --> TransactionManager_Retirement_Retirement_cond0
   FIFO2_read --> TransactionManager_Retirement_Retirement_cond1
   Retirement_Retirement4 --> HwExpHistogram3__add
   TransactionManager_Retirement_Retirement_cond0 --> HwExpHistogram3__add
   TransactionManager_Retirement_Retirement_cond1 --> HwExpHistogram3__add
   CoreInstructionCounter_decrement --> Retirement_Retirement4
   CoreInstructionCounter_decrement --> TransactionManager_Retirement_Retirement_cond0
   CoreInstructionCounter_decrement --> TransactionManager_Retirement_Retirement_cond1
   RRAT_peek --> Retirement_Retirement4
   RRAT_peek --> TransactionManager_Retirement_Retirement_cond1
   Retirement_Retirement4 --> RegisterFile_free
   TransactionManager_Retirement_Retirement_cond0 --> RegisterFile_free
   TransactionManager_Retirement_Retirement_cond1 --> RegisterFile_free
   Retirement_Retirement4 --> TaggedLatencyMeasurer__stop
   TransactionManager_Retirement_Retirement_cond0 --> TaggedLatencyMeasurer__stop
   TransactionManager_Retirement_Retirement_cond1 --> TaggedLatencyMeasurer__stop
   AsyncMemoryBank_read --> Retirement_Retirement4
   AsyncMemoryBank_read --> TransactionManager_Retirement_Retirement_cond0
   AsyncMemoryBank_read --> TransactionManager_Retirement_Retirement_cond1
   Retirement_Retirement4 --> HwExpHistogram1__add
   TransactionManager_Retirement_Retirement_cond0 --> HwExpHistogram1__add
   TransactionManager_Retirement_Retirement_cond1 --> HwExpHistogram1__add
   CSRRegister1_read --> Retirement_Retirement3
   Retirement_Retirement3 <--> ExceptionCauseRegister_clear
   GenericCSRRegisters_GenericCSRRegisters <--> DoubleCounterCSR_increment
   CSRRegister3_read --> GenericCSRRegisters_GenericCSRRegisters
   GenericCSRRegisters_GenericCSRRegisters --> CSRRegister3_write
   CSRRegister4_read --> GenericCSRRegisters_GenericCSRRegisters
   GenericCSRRegisters_GenericCSRRegisters --> CSRRegister4_write
   GenericCSRRegisters_GenericCSRRegisters <--> DoubleCounterCSR1_increment
   CSRRegister5_read --> GenericCSRRegisters_GenericCSRRegisters
   GenericCSRRegisters_GenericCSRRegisters --> CSRRegister5_write
   CSRRegister6_read --> GenericCSRRegisters_GenericCSRRegisters
   GenericCSRRegisters_GenericCSRRegisters --> CSRRegister6_write
   AdapterTrans1_AdapterTrans_report_interrupt <--> InterruptController_report_interrupt
   TransactionManager_Retirement_Retirement_cond0 <--> Retirement_Retirement2
   TransactionManager_Retirement_Retirement_cond1 <--> Retirement_Retirement2
   TransactionManager_Retirement_Retirement_cond0 --> CSRRegister_write
   TransactionManager_Retirement_Retirement_cond1 --> CSRRegister_write
   TransactionManager_Retirement_Retirement_cond0 --> CSRRegister2_write
   TransactionManager_Retirement_Retirement_cond1 --> CSRRegister2_write
   TransactionManager_Retirement_Retirement_cond0 <--> InterruptController_entry
   TransactionManager_Retirement_Retirement_cond1 <--> InterruptController_entry
   TransactionManager_Retirement_Retirement_cond0 <--> Retirement_Retirement_cond0
   TransactionManager_Retirement_Retirement_cond0 --> RRAT_commit
   TransactionManager_Retirement_Retirement_cond0 <--> DoubleCounterCSR2_increment
   CSRRegister7_read --> TransactionManager_Retirement_Retirement_cond0
   TransactionManager_Retirement_Retirement_cond0 --> CSRRegister7_write
   CSRRegister8_read --> TransactionManager_Retirement_Retirement_cond0
   TransactionManager_Retirement_Retirement_cond0 --> CSRRegister8_write
   TransactionManager_Retirement_Retirement_cond0 <--> HwCounter7__incr
   TransactionManager_accept_cond1_LSUDummy <--> LSURequester_accept_cond1
   WishboneMasterAdapter1_get_read_response --> TransactionManager_accept_cond1_LSUDummy
   Serializer1_Serializer --> TransactionManager_accept_cond1_LSUDummy
   BasicFifo1_read --> TransactionManager_accept_cond1_LSUDummy
   BasicFifo1_read --> TransactionManager_LSUDummy_accept_cond0
   WishboneMaster1_result --> TransactionManager_accept_cond1_LSUDummy
   WishboneMaster1_result --> TransactionManager_LSUDummy_accept_cond0
   Forwarder1_read --> TransactionManager_accept_cond1_LSUDummy
   Forwarder1_read --> TransactionManager_LSUDummy_accept_cond0
   TransactionManager_accept_cond1_LSUDummy <--> LSUDummy_LSUDummy2
   TransactionManager_LSUDummy_accept_cond0 <--> LSUDummy_LSUDummy2
   LSURequester_accept --> TransactionManager_accept_cond1_LSUDummy
   LSURequester_accept --> TransactionManager_LSUDummy_accept_cond0
   TransactionManager_LSUDummy_issue_cond2 <--> LSUDummy_LSUDummy
   TransactionManager_LSUDummy_issue_cond1 <--> LSUDummy_LSUDummy
   TransactionManager_LSUDummy_issue_cond0 <--> LSUDummy_LSUDummy
   TransactionManager_LSUDummy_issue_cond2 --> LSURequester_issue
   TransactionManager_LSUDummy_issue_cond1 --> LSURequester_issue
   TransactionManager_LSUDummy_issue_cond0 --> LSURequester_issue
   TransactionManager_LSUDummy_issue_cond2 <--> LSURequester_issue_cond2
   TransactionManager_LSUDummy_accept_cond0 <--> LSURequester_accept_cond0
   WishboneMasterAdapter1_get_write_response --> TransactionManager_LSUDummy_accept_cond0
   Serializer1_Serializer2 --> TransactionManager_LSUDummy_accept_cond0
   TransactionManager_LSUDummy_issue_cond1 <--> LSURequester_issue_cond1
   TransactionManager_LSUDummy_issue_cond1 --> WishboneMasterAdapter1_request_read
   TransactionManager_LSUDummy_issue_cond1 --> Serializer1_Serializer1
   TransactionManager_LSUDummy_issue_cond1 --> BasicFifo1_write
   TransactionManager_LSUDummy_issue_cond0 --> BasicFifo1_write
   TransactionManager_LSUDummy_issue_cond1 --> WishboneMaster1_request
   TransactionManager_LSUDummy_issue_cond0 --> WishboneMaster1_request
   TransactionManager_Retirement_Retirement_cond1 <--> Retirement_Retirement_cond1
   TransactionManager_LSUDummy_issue_cond0 <--> LSURequester_issue_cond0
   TransactionManager_LSUDummy_issue_cond0 --> WishboneMasterAdapter1_request_write
   TransactionManager_LSUDummy_issue_cond0 --> Serializer1_Serializer3
