in_source: |-
  section .text
    .start:
      ld r1 [INP]
      ld r3 0
    .loop:
      cmp r1 r3
      je .end
      ld r2 [INP]
      st r2 [OUT]
      dec r1
      jump .loop
    .end:
      halt
in_stdin: |-
  Misha
out_log: |
  DEBUG:root:TICK:   0 PC:   0  MEM_OUT: 0 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 0, 'r14': 0, 'r15': 4095 	  ('0'@Opcode.NOP:0 0)
  DEBUG:root:TICK:   2 PC:   1  MEM_OUT: 0 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 1, 'r14': 0, 'r15': 4095 	  ('1'@Opcode.NOP:0 0)
  DEBUG:root:TICK:   4 PC:   2  MEM_OUT: r1 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 2, 'r14': 0, 'r15': 4095 	  ('2'@Opcode.LD_ADDR:Register.r1 0)
  DEBUG:root:input: '5' <- 'Misha'
  DEBUG:root:TICK:   8 PC:   3  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 5, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 3, 'r14': 5, 'r15': 4095 	  ('3'@Opcode.LD_LIT:Register.r3 0)
  DEBUG:root:TICK:  11 PC:   4  MEM_OUT: r1 r3 reg: 'r0': 0, 'r1': 5, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 4, 'r14': Register.r3, 'r15': 4095 	  ('4'@Opcode.CMP:Register.r1 Register.r3)
  DEBUG:root:TICK:  14 PC:   5  MEM_OUT: 10 0 reg: 'r0': 0, 'r1': 5, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 5, 'r14': Register.r1, 'r15': 4095 	  ('5'@Opcode.JE:10 0)
  DEBUG:root:TICK:  16 PC:   6  MEM_OUT: r2 0 reg: 'r0': 0, 'r1': 5, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 6, 'r14': 10, 'r15': 4095 	  ('6'@Opcode.LD_ADDR:Register.r2 0)
  DEBUG:root:input: 'M' <- 'isha'
  DEBUG:root:TICK:  20 PC:   7  MEM_OUT: r2 1 reg: 'r0': 0, 'r1': 5, 'r2': 77, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 7, 'r14': 77, 'r15': 4095 	  ('7'@Opcode.ST_ADDR:Register.r2 1)
  DEBUG:root:output: '' <- 'M'
  DEBUG:root:TICK:  25 PC:   8  MEM_OUT: r1 0 reg: 'r0': 0, 'r1': 5, 'r2': 77, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 8, 'r14': 77, 'r15': 4095 	  ('8'@Opcode.DEC:Register.r1 0)
  DEBUG:root:TICK:  28 PC:   9  MEM_OUT: 4 0 reg: 'r0': 0, 'r1': 4, 'r2': 77, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 9, 'r14': Register.r1, 'r15': 4095 	  ('9'@Opcode.JUMP:4 0)
  DEBUG:root:TICK:  30 PC:   4  MEM_OUT: r1 r3 reg: 'r0': 0, 'r1': 4, 'r2': 77, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 4, 'r14': 4, 'r15': 4095 	  ('4'@Opcode.CMP:Register.r1 Register.r3)
  DEBUG:root:TICK:  33 PC:   5  MEM_OUT: 10 0 reg: 'r0': 0, 'r1': 4, 'r2': 77, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 5, 'r14': Register.r1, 'r15': 4095 	  ('5'@Opcode.JE:10 0)
  DEBUG:root:TICK:  35 PC:   6  MEM_OUT: r2 0 reg: 'r0': 0, 'r1': 4, 'r2': 77, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 6, 'r14': 10, 'r15': 4095 	  ('6'@Opcode.LD_ADDR:Register.r2 0)
  DEBUG:root:input: 'i' <- 'sha'
  DEBUG:root:TICK:  39 PC:   7  MEM_OUT: r2 1 reg: 'r0': 0, 'r1': 4, 'r2': 105, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 7, 'r14': 105, 'r15': 4095 	  ('7'@Opcode.ST_ADDR:Register.r2 1)
  DEBUG:root:output: 'M' <- 'i'
  DEBUG:root:TICK:  44 PC:   8  MEM_OUT: r1 0 reg: 'r0': 0, 'r1': 4, 'r2': 105, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 8, 'r14': 105, 'r15': 4095 	  ('8'@Opcode.DEC:Register.r1 0)
  DEBUG:root:TICK:  47 PC:   9  MEM_OUT: 4 0 reg: 'r0': 0, 'r1': 3, 'r2': 105, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 9, 'r14': Register.r1, 'r15': 4095 	  ('9'@Opcode.JUMP:4 0)
  DEBUG:root:TICK:  49 PC:   4  MEM_OUT: r1 r3 reg: 'r0': 0, 'r1': 3, 'r2': 105, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 4, 'r14': 4, 'r15': 4095 	  ('4'@Opcode.CMP:Register.r1 Register.r3)
  DEBUG:root:TICK:  52 PC:   5  MEM_OUT: 10 0 reg: 'r0': 0, 'r1': 3, 'r2': 105, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 5, 'r14': Register.r1, 'r15': 4095 	  ('5'@Opcode.JE:10 0)
  DEBUG:root:TICK:  54 PC:   6  MEM_OUT: r2 0 reg: 'r0': 0, 'r1': 3, 'r2': 105, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 6, 'r14': 10, 'r15': 4095 	  ('6'@Opcode.LD_ADDR:Register.r2 0)
  DEBUG:root:input: 's' <- 'ha'
  DEBUG:root:TICK:  58 PC:   7  MEM_OUT: r2 1 reg: 'r0': 0, 'r1': 3, 'r2': 115, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 7, 'r14': 115, 'r15': 4095 	  ('7'@Opcode.ST_ADDR:Register.r2 1)
  DEBUG:root:output: 'Mi' <- 's'
  DEBUG:root:TICK:  63 PC:   8  MEM_OUT: r1 0 reg: 'r0': 0, 'r1': 3, 'r2': 115, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 8, 'r14': 115, 'r15': 4095 	  ('8'@Opcode.DEC:Register.r1 0)
  DEBUG:root:TICK:  66 PC:   9  MEM_OUT: 4 0 reg: 'r0': 0, 'r1': 2, 'r2': 115, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 9, 'r14': Register.r1, 'r15': 4095 	  ('9'@Opcode.JUMP:4 0)
  DEBUG:root:TICK:  68 PC:   4  MEM_OUT: r1 r3 reg: 'r0': 0, 'r1': 2, 'r2': 115, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 4, 'r14': 4, 'r15': 4095 	  ('4'@Opcode.CMP:Register.r1 Register.r3)
  DEBUG:root:TICK:  71 PC:   5  MEM_OUT: 10 0 reg: 'r0': 0, 'r1': 2, 'r2': 115, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 5, 'r14': Register.r1, 'r15': 4095 	  ('5'@Opcode.JE:10 0)
  DEBUG:root:TICK:  73 PC:   6  MEM_OUT: r2 0 reg: 'r0': 0, 'r1': 2, 'r2': 115, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 6, 'r14': 10, 'r15': 4095 	  ('6'@Opcode.LD_ADDR:Register.r2 0)
  DEBUG:root:input: 'h' <- 'a'
  DEBUG:root:TICK:  77 PC:   7  MEM_OUT: r2 1 reg: 'r0': 0, 'r1': 2, 'r2': 104, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 7, 'r14': 104, 'r15': 4095 	  ('7'@Opcode.ST_ADDR:Register.r2 1)
  DEBUG:root:output: 'Mis' <- 'h'
  DEBUG:root:TICK:  82 PC:   8  MEM_OUT: r1 0 reg: 'r0': 0, 'r1': 2, 'r2': 104, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 8, 'r14': 104, 'r15': 4095 	  ('8'@Opcode.DEC:Register.r1 0)
  DEBUG:root:TICK:  85 PC:   9  MEM_OUT: 4 0 reg: 'r0': 0, 'r1': 1, 'r2': 104, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 9, 'r14': Register.r1, 'r15': 4095 	  ('9'@Opcode.JUMP:4 0)
  DEBUG:root:TICK:  87 PC:   4  MEM_OUT: r1 r3 reg: 'r0': 0, 'r1': 1, 'r2': 104, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 4, 'r14': 4, 'r15': 4095 	  ('4'@Opcode.CMP:Register.r1 Register.r3)
  DEBUG:root:TICK:  90 PC:   5  MEM_OUT: 10 0 reg: 'r0': 0, 'r1': 1, 'r2': 104, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 5, 'r14': Register.r1, 'r15': 4095 	  ('5'@Opcode.JE:10 0)
  DEBUG:root:TICK:  92 PC:   6  MEM_OUT: r2 0 reg: 'r0': 0, 'r1': 1, 'r2': 104, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 6, 'r14': 10, 'r15': 4095 	  ('6'@Opcode.LD_ADDR:Register.r2 0)
  DEBUG:root:input: 'a' <- ''
  DEBUG:root:TICK:  96 PC:   7  MEM_OUT: r2 1 reg: 'r0': 0, 'r1': 1, 'r2': 97, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 7, 'r14': 97, 'r15': 4095 	  ('7'@Opcode.ST_ADDR:Register.r2 1)
  DEBUG:root:output: 'Mish' <- 'a'
  DEBUG:root:TICK: 101 PC:   8  MEM_OUT: r1 0 reg: 'r0': 0, 'r1': 1, 'r2': 97, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 8, 'r14': 97, 'r15': 4095 	  ('8'@Opcode.DEC:Register.r1 0)
  DEBUG:root:TICK: 104 PC:   9  MEM_OUT: 4 0 reg: 'r0': 0, 'r1': 0, 'r2': 97, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 9, 'r14': Register.r1, 'r15': 4095 	  ('9'@Opcode.JUMP:4 0)
  DEBUG:root:TICK: 106 PC:   4  MEM_OUT: r1 r3 reg: 'r0': 0, 'r1': 0, 'r2': 97, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 4, 'r14': 4, 'r15': 4095 	  ('4'@Opcode.CMP:Register.r1 Register.r3)
  DEBUG:root:TICK: 109 PC:   5  MEM_OUT: 10 0 reg: 'r0': 0, 'r1': 0, 'r2': 97, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 5, 'r14': Register.r1, 'r15': 4095 	  ('5'@Opcode.JE:10 0)
  DEBUG:root:TICK: 111 PC:  10  MEM_OUT: 0 0 reg: 'r0': 0, 'r1': 0, 'r2': 97, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 10, 'r14': 10, 'r15': 4095 	  ('10'@Opcode.HALT:0 0)
  INFO:root:output_buffer: 'Misha'
out_stdout: |
  ============================================================
  Misha
  instr_counter:  139 ticks: 529
out_code: |-
 [{"index": 0, "opcode": "NOP", "arg1": 0, "arg2": 0},
 {"index": 1, "opcode": "NOP", "arg1": 0, "arg2": 0},
 {"index": 2, "opcode": "LD_ADDR", "arg1": "r1", "arg2": 0},
 {"index": 3, "opcode": "LD_LIT", "arg1": "r3", "arg2": 0},
 {"index": 4, "opcode": "CMP", "arg1": "r1", "arg2": "r3"},
 {"index": 5, "opcode": "JE", "arg1": 10, "arg2": 0},
 {"index": 6, "opcode": "LD_ADDR", "arg1": "r2", "arg2": 0},
 {"index": 7, "opcode": "ST_ADDR", "arg1": "r2", "arg2": 1},
 {"index": 8, "opcode": "DEC", "arg1": "r1", "arg2": 0},
 {"index": 9, "opcode": "JUMP", "arg1": 4, "arg2": 0},
 {"index": 10, "opcode": "HALT", "arg1": 0, "arg2": 0}]
