# counter_pwm
SV implementation of a counter. Digital frontend and backend for Cadence.

## Folder structure
- CAD: xcelium simulation files
- RLT: design source files
- TB: Digital simulation test bench
- SYN: Digital backend
