# Reading pref.tcl
# do FSMCafe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/danie/OneDrive/Documentos/TEC/Taller\ Digitales/FSMCafe {C:/Users/danie/OneDrive/Documentos/TEC/Taller Digitales/FSMCafe/FSMCafe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:07:30 on Oct 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/danie/OneDrive/Documentos/TEC/Taller Digitales/FSMCafe" C:/Users/danie/OneDrive/Documentos/TEC/Taller Digitales/FSMCafe/FSMCafe.sv 
# -- Compiling module FSMCafe
# 
# Top level modules:
# 	FSMCafe
# End time: 15:07:31 on Oct 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/danie/OneDrive/Documentos/TEC/Taller\ Digitales/FSMCafe {C:/Users/danie/OneDrive/Documentos/TEC/Taller Digitales/FSMCafe/Expreso.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:07:31 on Oct 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/danie/OneDrive/Documentos/TEC/Taller Digitales/FSMCafe" C:/Users/danie/OneDrive/Documentos/TEC/Taller Digitales/FSMCafe/Expreso.sv 
# -- Compiling module Expreso
# ** Error (suppressible): C:/Users/danie/OneDrive/Documentos/TEC/Taller Digitales/FSMCafe/Expreso.sv(12): (vlog-13160) A delay is not allowed in an always_ff block.
# ** Error (suppressible): C:/Users/danie/OneDrive/Documentos/TEC/Taller Digitales/FSMCafe/Expreso.sv(13): (vlog-13160) A delay is not allowed in an always_ff block.
# End time: 15:07:31 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./FSMCafe_run_msim_rtl_verilog.do line 9
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/danie/OneDrive/Documentos/TEC/Taller\ Digitales/FSMCafe {C:/Users/danie/OneDrive/Documentos/TEC/Taller Digitales/..."
