# UVM-SV Cookbook (ä¸­æ–‡)

## ä»‹ç»

UVM-SV Cookbook æ˜¯ä¸€ä¸ªé€šè¿‡å¯è¿è¡Œä»£ç ç‰‡æ®µå­¦ä¹  SystemVerilog å’Œ UVM çš„æ•™ç¨‹ä»“åº“ã€‚

## ä¸ºä»€ä¹ˆå« Cookbook?

å°±åƒã€ŠPython Cookbookã€‹ä¸€æ ·ï¼Œè¿™æ˜¯ä¸€ä¸ª"æŒ‰å›¾ç´¢éª¥ã€å³æŸ¥å³ç”¨"çš„å‚è€ƒæ‰‹å†Œã€‚

æ¯ä¸ªç« èŠ‚éƒ½åŒ…å«ï¼š
- âœ… å¯è¿è¡Œçš„ä»£ç 
- âœ… è¯¦ç»†çš„ä¸­æ–‡æ³¨é‡Š
- âœ… å…³é”®æ¦‚å¿µè®²è§£
- âœ… æ€è€ƒé¢˜

## å­¦ä¹ è·¯å¾„

### ç¬¬1å‘¨: SystemVerilog åŸºç¡€

| å¤©æ•° | å†…å®¹ | ç¤ºä¾‹ |
|------|------|------|
| Day 1-2 | æ•°æ®ç±»å‹ | `01-data-types/` |
| Day 3 | è¿‡ç¨‹å— | `02-procedural-blocks/` |
| Day 4-5 | æ¥å£ | `03-interfaces/` |
| Day 6-7 | é¢å‘å¯¹è±¡ | `04-classes-oop/` |

### ç¬¬2å‘¨: UVM åŸºç¡€

| å¤©æ•° | å†…å®¹ | ç¤ºä¾‹ |
|------|------|------|
| Day 8-9 | é˜¶æ®µæœºåˆ¶ | `02-uvm-phases/` |
| Day 10-12 | ç»„ä»¶ä½“ç³» | `03-uvm-components/` |
| Day 13-14 | äº‹åŠ¡å¤„ç† | `04-uvm-transactions/` |

### ç¬¬3å‘¨: UVM è¿›é˜¶

| å¤©æ•° | å†…å®¹ | ç¤ºä¾‹ |
|------|------|------|
| Day 15-17 | TLMé€šä¿¡ | `05-tlm-communication/` |
| Day 18-20 | é…ç½®æœºåˆ¶ | `06-configuration/` |
| Day 21-22 | åºåˆ—é«˜çº§ | `07-sequences-advanced/` |

### ç¬¬4å‘¨: å®æˆ˜

| å¤©æ•° | å†…å®¹ | ç¤ºä¾‹ |
|------|------|------|
| Day 23-26 | ç»¼åˆå®æˆ˜ | `09-integrated-examples/` |
| Day 27-30 | æ–¹æ³•å­¦ | `10-methodology/` |

## å¿«é€Ÿå¼€å§‹

```bash
# å…‹éš†ä»“åº“
git clone https://github.com/jingzhoushii/uvm-sv-cookbook.git
cd uvm-sv-cookbook

# è¿è¡Œç¬¬ä¸€ä¸ªç¤ºä¾‹
cd 01-sv-fundamentals/01-data-types
make

# æŸ¥çœ‹æ³¢å½¢
make waves
```

## ç¯å¢ƒè¦æ±‚

- VCS 2023+ / Xcelium / Questa
- UVM 1.2 (IEEE 1800.2-2021)

## è´¡çŒ®

æ¬¢è¿æäº¤ Pull Request! å‚è€ƒ [CONTRIBUTING.md](CONTRIBUTING.md)

## è®¸å¯è¯

MIT License

## ä½œè€…

GitHub: [@jingzhoushii](https://github.com/jingzhoushii)

---

**Happy Learning! ğŸ§ª**
