
RFC_SD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dd6c  08000198  08000198  00001198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e0  0800df08  0800df08  0000ef08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e0e8  0800e0e8  00010130  2**0
                  CONTENTS
  4 .ARM          00000008  0800e0e8  0800e0e8  0000f0e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e0f0  0800e0f0  00010130  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e0f0  0800e0f0  0000f0f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e0f4  0800e0f4  0000f0f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000130  20000000  0800e0f8  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d34  20000130  0800e228  00010130  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000e64  0800e228  00010e64  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010130  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019fac  00000000  00000000  00010160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004951  00000000  00000000  0002a10c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001798  00000000  00000000  0002ea60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000122a  00000000  00000000  000301f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c613  00000000  00000000  00031422  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023bbb  00000000  00000000  0004da35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009f05f  00000000  00000000  000715f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011064f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000650c  00000000  00000000  00110694  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  00116ba0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000130 	.word	0x20000130
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800deec 	.word	0x0800deec

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000134 	.word	0x20000134
 80001d4:	0800deec 	.word	0x0800deec

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	@ 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2uiz>:
 8000b00:	004a      	lsls	r2, r1, #1
 8000b02:	d211      	bcs.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b04:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b08:	d211      	bcs.n	8000b2e <__aeabi_d2uiz+0x2e>
 8000b0a:	d50d      	bpl.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b0c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b10:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b14:	d40e      	bmi.n	8000b34 <__aeabi_d2uiz+0x34>
 8000b16:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b1e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b22:	fa23 f002 	lsr.w	r0, r3, r2
 8000b26:	4770      	bx	lr
 8000b28:	f04f 0000 	mov.w	r0, #0
 8000b2c:	4770      	bx	lr
 8000b2e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b32:	d102      	bne.n	8000b3a <__aeabi_d2uiz+0x3a>
 8000b34:	f04f 30ff 	mov.w	r0, #4294967295
 8000b38:	4770      	bx	lr
 8000b3a:	f04f 0000 	mov.w	r0, #0
 8000b3e:	4770      	bx	lr

08000b40 <__aeabi_ldivmod>:
 8000b40:	b97b      	cbnz	r3, 8000b62 <__aeabi_ldivmod+0x22>
 8000b42:	b972      	cbnz	r2, 8000b62 <__aeabi_ldivmod+0x22>
 8000b44:	2900      	cmp	r1, #0
 8000b46:	bfbe      	ittt	lt
 8000b48:	2000      	movlt	r0, #0
 8000b4a:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000b4e:	e006      	blt.n	8000b5e <__aeabi_ldivmod+0x1e>
 8000b50:	bf08      	it	eq
 8000b52:	2800      	cmpeq	r0, #0
 8000b54:	bf1c      	itt	ne
 8000b56:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000b5a:	f04f 30ff 	movne.w	r0, #4294967295
 8000b5e:	f000 b9b5 	b.w	8000ecc <__aeabi_idiv0>
 8000b62:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b66:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b6a:	2900      	cmp	r1, #0
 8000b6c:	db09      	blt.n	8000b82 <__aeabi_ldivmod+0x42>
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	db1a      	blt.n	8000ba8 <__aeabi_ldivmod+0x68>
 8000b72:	f000 f84d 	bl	8000c10 <__udivmoddi4>
 8000b76:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b7a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b7e:	b004      	add	sp, #16
 8000b80:	4770      	bx	lr
 8000b82:	4240      	negs	r0, r0
 8000b84:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	db1b      	blt.n	8000bc4 <__aeabi_ldivmod+0x84>
 8000b8c:	f000 f840 	bl	8000c10 <__udivmoddi4>
 8000b90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b98:	b004      	add	sp, #16
 8000b9a:	4240      	negs	r0, r0
 8000b9c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ba0:	4252      	negs	r2, r2
 8000ba2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ba6:	4770      	bx	lr
 8000ba8:	4252      	negs	r2, r2
 8000baa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bae:	f000 f82f 	bl	8000c10 <__udivmoddi4>
 8000bb2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bba:	b004      	add	sp, #16
 8000bbc:	4240      	negs	r0, r0
 8000bbe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bc2:	4770      	bx	lr
 8000bc4:	4252      	negs	r2, r2
 8000bc6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bca:	f000 f821 	bl	8000c10 <__udivmoddi4>
 8000bce:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd6:	b004      	add	sp, #16
 8000bd8:	4252      	negs	r2, r2
 8000bda:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bde:	4770      	bx	lr

08000be0 <__aeabi_uldivmod>:
 8000be0:	b953      	cbnz	r3, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be2:	b94a      	cbnz	r2, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be4:	2900      	cmp	r1, #0
 8000be6:	bf08      	it	eq
 8000be8:	2800      	cmpeq	r0, #0
 8000bea:	bf1c      	itt	ne
 8000bec:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bf4:	f000 b96a 	b.w	8000ecc <__aeabi_idiv0>
 8000bf8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bfc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c00:	f000 f806 	bl	8000c10 <__udivmoddi4>
 8000c04:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c0c:	b004      	add	sp, #16
 8000c0e:	4770      	bx	lr

08000c10 <__udivmoddi4>:
 8000c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c14:	9d08      	ldr	r5, [sp, #32]
 8000c16:	460c      	mov	r4, r1
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d14e      	bne.n	8000cba <__udivmoddi4+0xaa>
 8000c1c:	4694      	mov	ip, r2
 8000c1e:	458c      	cmp	ip, r1
 8000c20:	4686      	mov	lr, r0
 8000c22:	fab2 f282 	clz	r2, r2
 8000c26:	d962      	bls.n	8000cee <__udivmoddi4+0xde>
 8000c28:	b14a      	cbz	r2, 8000c3e <__udivmoddi4+0x2e>
 8000c2a:	f1c2 0320 	rsb	r3, r2, #32
 8000c2e:	4091      	lsls	r1, r2
 8000c30:	fa20 f303 	lsr.w	r3, r0, r3
 8000c34:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c38:	4319      	orrs	r1, r3
 8000c3a:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c3e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c42:	fa1f f68c 	uxth.w	r6, ip
 8000c46:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c4a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c4e:	fb07 1114 	mls	r1, r7, r4, r1
 8000c52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c56:	fb04 f106 	mul.w	r1, r4, r6
 8000c5a:	4299      	cmp	r1, r3
 8000c5c:	d90a      	bls.n	8000c74 <__udivmoddi4+0x64>
 8000c5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c62:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c66:	f080 8112 	bcs.w	8000e8e <__udivmoddi4+0x27e>
 8000c6a:	4299      	cmp	r1, r3
 8000c6c:	f240 810f 	bls.w	8000e8e <__udivmoddi4+0x27e>
 8000c70:	3c02      	subs	r4, #2
 8000c72:	4463      	add	r3, ip
 8000c74:	1a59      	subs	r1, r3, r1
 8000c76:	fa1f f38e 	uxth.w	r3, lr
 8000c7a:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c7e:	fb07 1110 	mls	r1, r7, r0, r1
 8000c82:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c86:	fb00 f606 	mul.w	r6, r0, r6
 8000c8a:	429e      	cmp	r6, r3
 8000c8c:	d90a      	bls.n	8000ca4 <__udivmoddi4+0x94>
 8000c8e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c92:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c96:	f080 80fc 	bcs.w	8000e92 <__udivmoddi4+0x282>
 8000c9a:	429e      	cmp	r6, r3
 8000c9c:	f240 80f9 	bls.w	8000e92 <__udivmoddi4+0x282>
 8000ca0:	4463      	add	r3, ip
 8000ca2:	3802      	subs	r0, #2
 8000ca4:	1b9b      	subs	r3, r3, r6
 8000ca6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000caa:	2100      	movs	r1, #0
 8000cac:	b11d      	cbz	r5, 8000cb6 <__udivmoddi4+0xa6>
 8000cae:	40d3      	lsrs	r3, r2
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	e9c5 3200 	strd	r3, r2, [r5]
 8000cb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cba:	428b      	cmp	r3, r1
 8000cbc:	d905      	bls.n	8000cca <__udivmoddi4+0xba>
 8000cbe:	b10d      	cbz	r5, 8000cc4 <__udivmoddi4+0xb4>
 8000cc0:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc4:	2100      	movs	r1, #0
 8000cc6:	4608      	mov	r0, r1
 8000cc8:	e7f5      	b.n	8000cb6 <__udivmoddi4+0xa6>
 8000cca:	fab3 f183 	clz	r1, r3
 8000cce:	2900      	cmp	r1, #0
 8000cd0:	d146      	bne.n	8000d60 <__udivmoddi4+0x150>
 8000cd2:	42a3      	cmp	r3, r4
 8000cd4:	d302      	bcc.n	8000cdc <__udivmoddi4+0xcc>
 8000cd6:	4290      	cmp	r0, r2
 8000cd8:	f0c0 80f0 	bcc.w	8000ebc <__udivmoddi4+0x2ac>
 8000cdc:	1a86      	subs	r6, r0, r2
 8000cde:	eb64 0303 	sbc.w	r3, r4, r3
 8000ce2:	2001      	movs	r0, #1
 8000ce4:	2d00      	cmp	r5, #0
 8000ce6:	d0e6      	beq.n	8000cb6 <__udivmoddi4+0xa6>
 8000ce8:	e9c5 6300 	strd	r6, r3, [r5]
 8000cec:	e7e3      	b.n	8000cb6 <__udivmoddi4+0xa6>
 8000cee:	2a00      	cmp	r2, #0
 8000cf0:	f040 8090 	bne.w	8000e14 <__udivmoddi4+0x204>
 8000cf4:	eba1 040c 	sub.w	r4, r1, ip
 8000cf8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cfc:	fa1f f78c 	uxth.w	r7, ip
 8000d00:	2101      	movs	r1, #1
 8000d02:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d06:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d0a:	fb08 4416 	mls	r4, r8, r6, r4
 8000d0e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d12:	fb07 f006 	mul.w	r0, r7, r6
 8000d16:	4298      	cmp	r0, r3
 8000d18:	d908      	bls.n	8000d2c <__udivmoddi4+0x11c>
 8000d1a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x11a>
 8000d24:	4298      	cmp	r0, r3
 8000d26:	f200 80cd 	bhi.w	8000ec4 <__udivmoddi4+0x2b4>
 8000d2a:	4626      	mov	r6, r4
 8000d2c:	1a1c      	subs	r4, r3, r0
 8000d2e:	fa1f f38e 	uxth.w	r3, lr
 8000d32:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d36:	fb08 4410 	mls	r4, r8, r0, r4
 8000d3a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d3e:	fb00 f707 	mul.w	r7, r0, r7
 8000d42:	429f      	cmp	r7, r3
 8000d44:	d908      	bls.n	8000d58 <__udivmoddi4+0x148>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d4e:	d202      	bcs.n	8000d56 <__udivmoddi4+0x146>
 8000d50:	429f      	cmp	r7, r3
 8000d52:	f200 80b0 	bhi.w	8000eb6 <__udivmoddi4+0x2a6>
 8000d56:	4620      	mov	r0, r4
 8000d58:	1bdb      	subs	r3, r3, r7
 8000d5a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d5e:	e7a5      	b.n	8000cac <__udivmoddi4+0x9c>
 8000d60:	f1c1 0620 	rsb	r6, r1, #32
 8000d64:	408b      	lsls	r3, r1
 8000d66:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6a:	431f      	orrs	r7, r3
 8000d6c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d70:	fa04 f301 	lsl.w	r3, r4, r1
 8000d74:	ea43 030c 	orr.w	r3, r3, ip
 8000d78:	40f4      	lsrs	r4, r6
 8000d7a:	fa00 f801 	lsl.w	r8, r0, r1
 8000d7e:	0c38      	lsrs	r0, r7, #16
 8000d80:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d84:	fbb4 fef0 	udiv	lr, r4, r0
 8000d88:	fa1f fc87 	uxth.w	ip, r7
 8000d8c:	fb00 441e 	mls	r4, r0, lr, r4
 8000d90:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d94:	fb0e f90c 	mul.w	r9, lr, ip
 8000d98:	45a1      	cmp	r9, r4
 8000d9a:	fa02 f201 	lsl.w	r2, r2, r1
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x1a6>
 8000da0:	193c      	adds	r4, r7, r4
 8000da2:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000da6:	f080 8084 	bcs.w	8000eb2 <__udivmoddi4+0x2a2>
 8000daa:	45a1      	cmp	r9, r4
 8000dac:	f240 8081 	bls.w	8000eb2 <__udivmoddi4+0x2a2>
 8000db0:	f1ae 0e02 	sub.w	lr, lr, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	eba4 0409 	sub.w	r4, r4, r9
 8000dba:	fa1f f983 	uxth.w	r9, r3
 8000dbe:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dc2:	fb00 4413 	mls	r4, r0, r3, r4
 8000dc6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dca:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dce:	45a4      	cmp	ip, r4
 8000dd0:	d907      	bls.n	8000de2 <__udivmoddi4+0x1d2>
 8000dd2:	193c      	adds	r4, r7, r4
 8000dd4:	f103 30ff 	add.w	r0, r3, #4294967295
 8000dd8:	d267      	bcs.n	8000eaa <__udivmoddi4+0x29a>
 8000dda:	45a4      	cmp	ip, r4
 8000ddc:	d965      	bls.n	8000eaa <__udivmoddi4+0x29a>
 8000dde:	3b02      	subs	r3, #2
 8000de0:	443c      	add	r4, r7
 8000de2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000de6:	fba0 9302 	umull	r9, r3, r0, r2
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	429c      	cmp	r4, r3
 8000df0:	46ce      	mov	lr, r9
 8000df2:	469c      	mov	ip, r3
 8000df4:	d351      	bcc.n	8000e9a <__udivmoddi4+0x28a>
 8000df6:	d04e      	beq.n	8000e96 <__udivmoddi4+0x286>
 8000df8:	b155      	cbz	r5, 8000e10 <__udivmoddi4+0x200>
 8000dfa:	ebb8 030e 	subs.w	r3, r8, lr
 8000dfe:	eb64 040c 	sbc.w	r4, r4, ip
 8000e02:	fa04 f606 	lsl.w	r6, r4, r6
 8000e06:	40cb      	lsrs	r3, r1
 8000e08:	431e      	orrs	r6, r3
 8000e0a:	40cc      	lsrs	r4, r1
 8000e0c:	e9c5 6400 	strd	r6, r4, [r5]
 8000e10:	2100      	movs	r1, #0
 8000e12:	e750      	b.n	8000cb6 <__udivmoddi4+0xa6>
 8000e14:	f1c2 0320 	rsb	r3, r2, #32
 8000e18:	fa20 f103 	lsr.w	r1, r0, r3
 8000e1c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e20:	fa24 f303 	lsr.w	r3, r4, r3
 8000e24:	4094      	lsls	r4, r2
 8000e26:	430c      	orrs	r4, r1
 8000e28:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e2c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e30:	fa1f f78c 	uxth.w	r7, ip
 8000e34:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e38:	fb08 3110 	mls	r1, r8, r0, r3
 8000e3c:	0c23      	lsrs	r3, r4, #16
 8000e3e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e42:	fb00 f107 	mul.w	r1, r0, r7
 8000e46:	4299      	cmp	r1, r3
 8000e48:	d908      	bls.n	8000e5c <__udivmoddi4+0x24c>
 8000e4a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e4e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e52:	d22c      	bcs.n	8000eae <__udivmoddi4+0x29e>
 8000e54:	4299      	cmp	r1, r3
 8000e56:	d92a      	bls.n	8000eae <__udivmoddi4+0x29e>
 8000e58:	3802      	subs	r0, #2
 8000e5a:	4463      	add	r3, ip
 8000e5c:	1a5b      	subs	r3, r3, r1
 8000e5e:	b2a4      	uxth	r4, r4
 8000e60:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e64:	fb08 3311 	mls	r3, r8, r1, r3
 8000e68:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e6c:	fb01 f307 	mul.w	r3, r1, r7
 8000e70:	42a3      	cmp	r3, r4
 8000e72:	d908      	bls.n	8000e86 <__udivmoddi4+0x276>
 8000e74:	eb1c 0404 	adds.w	r4, ip, r4
 8000e78:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e7c:	d213      	bcs.n	8000ea6 <__udivmoddi4+0x296>
 8000e7e:	42a3      	cmp	r3, r4
 8000e80:	d911      	bls.n	8000ea6 <__udivmoddi4+0x296>
 8000e82:	3902      	subs	r1, #2
 8000e84:	4464      	add	r4, ip
 8000e86:	1ae4      	subs	r4, r4, r3
 8000e88:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e8c:	e739      	b.n	8000d02 <__udivmoddi4+0xf2>
 8000e8e:	4604      	mov	r4, r0
 8000e90:	e6f0      	b.n	8000c74 <__udivmoddi4+0x64>
 8000e92:	4608      	mov	r0, r1
 8000e94:	e706      	b.n	8000ca4 <__udivmoddi4+0x94>
 8000e96:	45c8      	cmp	r8, r9
 8000e98:	d2ae      	bcs.n	8000df8 <__udivmoddi4+0x1e8>
 8000e9a:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e9e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ea2:	3801      	subs	r0, #1
 8000ea4:	e7a8      	b.n	8000df8 <__udivmoddi4+0x1e8>
 8000ea6:	4631      	mov	r1, r6
 8000ea8:	e7ed      	b.n	8000e86 <__udivmoddi4+0x276>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	e799      	b.n	8000de2 <__udivmoddi4+0x1d2>
 8000eae:	4630      	mov	r0, r6
 8000eb0:	e7d4      	b.n	8000e5c <__udivmoddi4+0x24c>
 8000eb2:	46d6      	mov	lr, sl
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1a6>
 8000eb6:	4463      	add	r3, ip
 8000eb8:	3802      	subs	r0, #2
 8000eba:	e74d      	b.n	8000d58 <__udivmoddi4+0x148>
 8000ebc:	4606      	mov	r6, r0
 8000ebe:	4623      	mov	r3, r4
 8000ec0:	4608      	mov	r0, r1
 8000ec2:	e70f      	b.n	8000ce4 <__udivmoddi4+0xd4>
 8000ec4:	3e02      	subs	r6, #2
 8000ec6:	4463      	add	r3, ip
 8000ec8:	e730      	b.n	8000d2c <__udivmoddi4+0x11c>
 8000eca:	bf00      	nop

08000ecc <__aeabi_idiv0>:
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop

08000ed0 <BMP280_write>:
uint16_t dig_T1, dig_P1;
int16_t  dig_T2, dig_T3, dig_P2,dig_P3, dig_P4, dig_P5, dig_P6, dig_P7, dig_P8, dig_P9;

int32_t T_raw, P_raw, t_fine;

void BMP280_write(uint8_t Address, uint8_t Data){
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	460a      	mov	r2, r1
 8000eda:	71fb      	strb	r3, [r7, #7]
 8000edc:	4613      	mov	r3, r2
 8000ede:	71bb      	strb	r3, [r7, #6]
	BMP280_select();
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	2104      	movs	r1, #4
 8000ee4:	480e      	ldr	r0, [pc, #56]	@ (8000f20 <BMP280_write+0x50>)
 8000ee6:	f005 fb53 	bl	8006590 <HAL_GPIO_WritePin>
	Address &= 0x7F;
 8000eea:	79fb      	ldrb	r3, [r7, #7]
 8000eec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000ef0:	b2db      	uxtb	r3, r3
 8000ef2:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(SPI_BMP280, &Address, 1, 100);
 8000ef4:	1df9      	adds	r1, r7, #7
 8000ef6:	2364      	movs	r3, #100	@ 0x64
 8000ef8:	2201      	movs	r2, #1
 8000efa:	480a      	ldr	r0, [pc, #40]	@ (8000f24 <BMP280_write+0x54>)
 8000efc:	f007 f853 	bl	8007fa6 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(SPI_BMP280, &Data, 1, 100);
 8000f00:	1db9      	adds	r1, r7, #6
 8000f02:	2364      	movs	r3, #100	@ 0x64
 8000f04:	2201      	movs	r2, #1
 8000f06:	4807      	ldr	r0, [pc, #28]	@ (8000f24 <BMP280_write+0x54>)
 8000f08:	f007 f84d 	bl	8007fa6 <HAL_SPI_Transmit>

	BMP280_unselect();
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	2104      	movs	r1, #4
 8000f10:	4803      	ldr	r0, [pc, #12]	@ (8000f20 <BMP280_write+0x50>)
 8000f12:	f005 fb3d 	bl	8006590 <HAL_GPIO_WritePin>
}
 8000f16:	bf00      	nop
 8000f18:	3708      	adds	r7, #8
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	40020400 	.word	0x40020400
 8000f24:	20000a20 	.word	0x20000a20

08000f28 <BMP280_read>:

uint8_t BMP280_read(uint8_t Address){
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b084      	sub	sp, #16
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	4603      	mov	r3, r0
 8000f30:	71fb      	strb	r3, [r7, #7]
	uint8_t Buffer = (Address|0x80);
 8000f32:	79fb      	ldrb	r3, [r7, #7]
 8000f34:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	73fb      	strb	r3, [r7, #15]
	BMP280_select();
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	2104      	movs	r1, #4
 8000f40:	480f      	ldr	r0, [pc, #60]	@ (8000f80 <BMP280_read+0x58>)
 8000f42:	f005 fb25 	bl	8006590 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(SPI_BMP280, &Buffer, 1, 100);
 8000f46:	f107 010f 	add.w	r1, r7, #15
 8000f4a:	2364      	movs	r3, #100	@ 0x64
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	480d      	ldr	r0, [pc, #52]	@ (8000f84 <BMP280_read+0x5c>)
 8000f50:	f007 f829 	bl	8007fa6 <HAL_SPI_Transmit>
	HAL_SPI_Receive(SPI_BMP280, &Buffer, 1, 100);
 8000f54:	f107 010f 	add.w	r1, r7, #15
 8000f58:	2364      	movs	r3, #100	@ 0x64
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	4809      	ldr	r0, [pc, #36]	@ (8000f84 <BMP280_read+0x5c>)
 8000f5e:	f007 f966 	bl	800822e <HAL_SPI_Receive>
	BMP280_unselect();
 8000f62:	2201      	movs	r2, #1
 8000f64:	2104      	movs	r1, #4
 8000f66:	4806      	ldr	r0, [pc, #24]	@ (8000f80 <BMP280_read+0x58>)
 8000f68:	f005 fb12 	bl	8006590 <HAL_GPIO_WritePin>

	BMP280.Temp = 2500;
 8000f6c:	4b06      	ldr	r3, [pc, #24]	@ (8000f88 <BMP280_read+0x60>)
 8000f6e:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8000f72:	605a      	str	r2, [r3, #4]

	return Buffer;
 8000f74:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f76:	4618      	mov	r0, r3
 8000f78:	3710      	adds	r7, #16
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	40020400 	.word	0x40020400
 8000f84:	20000a20 	.word	0x20000a20
 8000f88:	2000014c 	.word	0x2000014c

08000f8c <BMP280_config>:

void BMP280_config(void){
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0
	BMP280_write(ctrl_meas, 0x57);
 8000f90:	2157      	movs	r1, #87	@ 0x57
 8000f92:	20f4      	movs	r0, #244	@ 0xf4
 8000f94:	f7ff ff9c 	bl	8000ed0 <BMP280_write>
	BMP280_write(config, 0x10);
 8000f98:	2110      	movs	r1, #16
 8000f9a:	20f5      	movs	r0, #245	@ 0xf5
 8000f9c:	f7ff ff98 	bl	8000ed0 <BMP280_write>
}
 8000fa0:	bf00      	nop
 8000fa2:	bd80      	pop	{r7, pc}

08000fa4 <BMP280_calibrationData>:

void BMP280_reset(void){
	BMP280_write(reset, 0xB6);
}

void BMP280_calibrationData(void){
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b088      	sub	sp, #32
 8000fa8:	af00      	add	r7, sp, #0
	uint8_t Address = 0x88;
 8000faa:	2388      	movs	r3, #136	@ 0x88
 8000fac:	77fb      	strb	r3, [r7, #31]
	uint8_t Buffer[24] = {0};
 8000fae:	2300      	movs	r3, #0
 8000fb0:	607b      	str	r3, [r7, #4]
 8000fb2:	f107 0308 	add.w	r3, r7, #8
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	601a      	str	r2, [r3, #0]
 8000fba:	605a      	str	r2, [r3, #4]
 8000fbc:	609a      	str	r2, [r3, #8]
 8000fbe:	60da      	str	r2, [r3, #12]
 8000fc0:	611a      	str	r2, [r3, #16]
	BMP280_select();
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	2104      	movs	r1, #4
 8000fc6:	4843      	ldr	r0, [pc, #268]	@ (80010d4 <BMP280_calibrationData+0x130>)
 8000fc8:	f005 fae2 	bl	8006590 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(SPI_BMP280, &Address, 1, 100);
 8000fcc:	f107 011f 	add.w	r1, r7, #31
 8000fd0:	2364      	movs	r3, #100	@ 0x64
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	4840      	ldr	r0, [pc, #256]	@ (80010d8 <BMP280_calibrationData+0x134>)
 8000fd6:	f006 ffe6 	bl	8007fa6 <HAL_SPI_Transmit>
	HAL_SPI_Receive(SPI_BMP280, Buffer, 24, 100);
 8000fda:	1d39      	adds	r1, r7, #4
 8000fdc:	2364      	movs	r3, #100	@ 0x64
 8000fde:	2218      	movs	r2, #24
 8000fe0:	483d      	ldr	r0, [pc, #244]	@ (80010d8 <BMP280_calibrationData+0x134>)
 8000fe2:	f007 f924 	bl	800822e <HAL_SPI_Receive>
	BMP280_unselect();
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	2104      	movs	r1, #4
 8000fea:	483a      	ldr	r0, [pc, #232]	@ (80010d4 <BMP280_calibrationData+0x130>)
 8000fec:	f005 fad0 	bl	8006590 <HAL_GPIO_WritePin>

	dig_T1 = (Buffer[1]<<8)|Buffer[0];
 8000ff0:	797b      	ldrb	r3, [r7, #5]
 8000ff2:	021b      	lsls	r3, r3, #8
 8000ff4:	b21a      	sxth	r2, r3
 8000ff6:	793b      	ldrb	r3, [r7, #4]
 8000ff8:	b21b      	sxth	r3, r3
 8000ffa:	4313      	orrs	r3, r2
 8000ffc:	b21b      	sxth	r3, r3
 8000ffe:	b29a      	uxth	r2, r3
 8001000:	4b36      	ldr	r3, [pc, #216]	@ (80010dc <BMP280_calibrationData+0x138>)
 8001002:	801a      	strh	r2, [r3, #0]
	dig_T2 = (Buffer[3]<<8)|Buffer[2];
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	021b      	lsls	r3, r3, #8
 8001008:	b21a      	sxth	r2, r3
 800100a:	79bb      	ldrb	r3, [r7, #6]
 800100c:	b21b      	sxth	r3, r3
 800100e:	4313      	orrs	r3, r2
 8001010:	b21a      	sxth	r2, r3
 8001012:	4b33      	ldr	r3, [pc, #204]	@ (80010e0 <BMP280_calibrationData+0x13c>)
 8001014:	801a      	strh	r2, [r3, #0]
	dig_T3 = (Buffer[5]<<8)|Buffer[4];
 8001016:	7a7b      	ldrb	r3, [r7, #9]
 8001018:	021b      	lsls	r3, r3, #8
 800101a:	b21a      	sxth	r2, r3
 800101c:	7a3b      	ldrb	r3, [r7, #8]
 800101e:	b21b      	sxth	r3, r3
 8001020:	4313      	orrs	r3, r2
 8001022:	b21a      	sxth	r2, r3
 8001024:	4b2f      	ldr	r3, [pc, #188]	@ (80010e4 <BMP280_calibrationData+0x140>)
 8001026:	801a      	strh	r2, [r3, #0]

	dig_P1 = (Buffer[7]<<8)|Buffer[6];
 8001028:	7afb      	ldrb	r3, [r7, #11]
 800102a:	021b      	lsls	r3, r3, #8
 800102c:	b21a      	sxth	r2, r3
 800102e:	7abb      	ldrb	r3, [r7, #10]
 8001030:	b21b      	sxth	r3, r3
 8001032:	4313      	orrs	r3, r2
 8001034:	b21b      	sxth	r3, r3
 8001036:	b29a      	uxth	r2, r3
 8001038:	4b2b      	ldr	r3, [pc, #172]	@ (80010e8 <BMP280_calibrationData+0x144>)
 800103a:	801a      	strh	r2, [r3, #0]
	dig_P2 = (Buffer[9]<<8)|Buffer[8];
 800103c:	7b7b      	ldrb	r3, [r7, #13]
 800103e:	021b      	lsls	r3, r3, #8
 8001040:	b21a      	sxth	r2, r3
 8001042:	7b3b      	ldrb	r3, [r7, #12]
 8001044:	b21b      	sxth	r3, r3
 8001046:	4313      	orrs	r3, r2
 8001048:	b21a      	sxth	r2, r3
 800104a:	4b28      	ldr	r3, [pc, #160]	@ (80010ec <BMP280_calibrationData+0x148>)
 800104c:	801a      	strh	r2, [r3, #0]
	dig_P3 = (Buffer[11]<<8)|Buffer[10];
 800104e:	7bfb      	ldrb	r3, [r7, #15]
 8001050:	021b      	lsls	r3, r3, #8
 8001052:	b21a      	sxth	r2, r3
 8001054:	7bbb      	ldrb	r3, [r7, #14]
 8001056:	b21b      	sxth	r3, r3
 8001058:	4313      	orrs	r3, r2
 800105a:	b21a      	sxth	r2, r3
 800105c:	4b24      	ldr	r3, [pc, #144]	@ (80010f0 <BMP280_calibrationData+0x14c>)
 800105e:	801a      	strh	r2, [r3, #0]
	dig_P4 = (Buffer[13]<<8)|Buffer[12];
 8001060:	7c7b      	ldrb	r3, [r7, #17]
 8001062:	021b      	lsls	r3, r3, #8
 8001064:	b21a      	sxth	r2, r3
 8001066:	7c3b      	ldrb	r3, [r7, #16]
 8001068:	b21b      	sxth	r3, r3
 800106a:	4313      	orrs	r3, r2
 800106c:	b21a      	sxth	r2, r3
 800106e:	4b21      	ldr	r3, [pc, #132]	@ (80010f4 <BMP280_calibrationData+0x150>)
 8001070:	801a      	strh	r2, [r3, #0]
	dig_P5 = (Buffer[15]<<8)|Buffer[14];
 8001072:	7cfb      	ldrb	r3, [r7, #19]
 8001074:	021b      	lsls	r3, r3, #8
 8001076:	b21a      	sxth	r2, r3
 8001078:	7cbb      	ldrb	r3, [r7, #18]
 800107a:	b21b      	sxth	r3, r3
 800107c:	4313      	orrs	r3, r2
 800107e:	b21a      	sxth	r2, r3
 8001080:	4b1d      	ldr	r3, [pc, #116]	@ (80010f8 <BMP280_calibrationData+0x154>)
 8001082:	801a      	strh	r2, [r3, #0]
	dig_P6 = (Buffer[17]<<8)|Buffer[16];
 8001084:	7d7b      	ldrb	r3, [r7, #21]
 8001086:	021b      	lsls	r3, r3, #8
 8001088:	b21a      	sxth	r2, r3
 800108a:	7d3b      	ldrb	r3, [r7, #20]
 800108c:	b21b      	sxth	r3, r3
 800108e:	4313      	orrs	r3, r2
 8001090:	b21a      	sxth	r2, r3
 8001092:	4b1a      	ldr	r3, [pc, #104]	@ (80010fc <BMP280_calibrationData+0x158>)
 8001094:	801a      	strh	r2, [r3, #0]
	dig_P7 = (Buffer[19]<<8)|Buffer[18];
 8001096:	7dfb      	ldrb	r3, [r7, #23]
 8001098:	021b      	lsls	r3, r3, #8
 800109a:	b21a      	sxth	r2, r3
 800109c:	7dbb      	ldrb	r3, [r7, #22]
 800109e:	b21b      	sxth	r3, r3
 80010a0:	4313      	orrs	r3, r2
 80010a2:	b21a      	sxth	r2, r3
 80010a4:	4b16      	ldr	r3, [pc, #88]	@ (8001100 <BMP280_calibrationData+0x15c>)
 80010a6:	801a      	strh	r2, [r3, #0]
	dig_P8 = (Buffer[21]<<8)|Buffer[20];
 80010a8:	7e7b      	ldrb	r3, [r7, #25]
 80010aa:	021b      	lsls	r3, r3, #8
 80010ac:	b21a      	sxth	r2, r3
 80010ae:	7e3b      	ldrb	r3, [r7, #24]
 80010b0:	b21b      	sxth	r3, r3
 80010b2:	4313      	orrs	r3, r2
 80010b4:	b21a      	sxth	r2, r3
 80010b6:	4b13      	ldr	r3, [pc, #76]	@ (8001104 <BMP280_calibrationData+0x160>)
 80010b8:	801a      	strh	r2, [r3, #0]
	dig_P9 = (Buffer[23]<<8)|Buffer[22];
 80010ba:	7efb      	ldrb	r3, [r7, #27]
 80010bc:	021b      	lsls	r3, r3, #8
 80010be:	b21a      	sxth	r2, r3
 80010c0:	7ebb      	ldrb	r3, [r7, #26]
 80010c2:	b21b      	sxth	r3, r3
 80010c4:	4313      	orrs	r3, r2
 80010c6:	b21a      	sxth	r2, r3
 80010c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001108 <BMP280_calibrationData+0x164>)
 80010ca:	801a      	strh	r2, [r3, #0]
}
 80010cc:	bf00      	nop
 80010ce:	3720      	adds	r7, #32
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	40020400 	.word	0x40020400
 80010d8:	20000a20 	.word	0x20000a20
 80010dc:	20000160 	.word	0x20000160
 80010e0:	20000164 	.word	0x20000164
 80010e4:	20000166 	.word	0x20000166
 80010e8:	20000162 	.word	0x20000162
 80010ec:	20000168 	.word	0x20000168
 80010f0:	2000016a 	.word	0x2000016a
 80010f4:	2000016c 	.word	0x2000016c
 80010f8:	2000016e 	.word	0x2000016e
 80010fc:	20000170 	.word	0x20000170
 8001100:	20000172 	.word	0x20000172
 8001104:	20000174 	.word	0x20000174
 8001108:	20000176 	.word	0x20000176

0800110c <BMP280_readRawValues>:

void BMP280_readRawValues(void){
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0
	uint8_t Address = press_msb;
 8001112:	23f7      	movs	r3, #247	@ 0xf7
 8001114:	71fb      	strb	r3, [r7, #7]
	uint8_t Buffer[6] = {0};
 8001116:	2300      	movs	r3, #0
 8001118:	603b      	str	r3, [r7, #0]
 800111a:	2300      	movs	r3, #0
 800111c:	80bb      	strh	r3, [r7, #4]
	BMP280_select();
 800111e:	2200      	movs	r2, #0
 8001120:	2104      	movs	r1, #4
 8001122:	4817      	ldr	r0, [pc, #92]	@ (8001180 <BMP280_readRawValues+0x74>)
 8001124:	f005 fa34 	bl	8006590 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(SPI_BMP280, &Address, 1, 100);
 8001128:	1df9      	adds	r1, r7, #7
 800112a:	2364      	movs	r3, #100	@ 0x64
 800112c:	2201      	movs	r2, #1
 800112e:	4815      	ldr	r0, [pc, #84]	@ (8001184 <BMP280_readRawValues+0x78>)
 8001130:	f006 ff39 	bl	8007fa6 <HAL_SPI_Transmit>
	HAL_SPI_Receive(SPI_BMP280, Buffer, 6, 100);
 8001134:	4639      	mov	r1, r7
 8001136:	2364      	movs	r3, #100	@ 0x64
 8001138:	2206      	movs	r2, #6
 800113a:	4812      	ldr	r0, [pc, #72]	@ (8001184 <BMP280_readRawValues+0x78>)
 800113c:	f007 f877 	bl	800822e <HAL_SPI_Receive>
	BMP280_unselect();
 8001140:	2201      	movs	r2, #1
 8001142:	2104      	movs	r1, #4
 8001144:	480e      	ldr	r0, [pc, #56]	@ (8001180 <BMP280_readRawValues+0x74>)
 8001146:	f005 fa23 	bl	8006590 <HAL_GPIO_WritePin>

	P_raw = (Buffer[0]<<12)|(Buffer[1]<<4)|(Buffer[2]>>4);
 800114a:	783b      	ldrb	r3, [r7, #0]
 800114c:	031a      	lsls	r2, r3, #12
 800114e:	787b      	ldrb	r3, [r7, #1]
 8001150:	011b      	lsls	r3, r3, #4
 8001152:	4313      	orrs	r3, r2
 8001154:	78ba      	ldrb	r2, [r7, #2]
 8001156:	0912      	lsrs	r2, r2, #4
 8001158:	b2d2      	uxtb	r2, r2
 800115a:	4313      	orrs	r3, r2
 800115c:	4a0a      	ldr	r2, [pc, #40]	@ (8001188 <BMP280_readRawValues+0x7c>)
 800115e:	6013      	str	r3, [r2, #0]
	T_raw = (Buffer[3]<<12)|(Buffer[4]<<4)|(Buffer[5]>>4);
 8001160:	78fb      	ldrb	r3, [r7, #3]
 8001162:	031a      	lsls	r2, r3, #12
 8001164:	793b      	ldrb	r3, [r7, #4]
 8001166:	011b      	lsls	r3, r3, #4
 8001168:	4313      	orrs	r3, r2
 800116a:	797a      	ldrb	r2, [r7, #5]
 800116c:	0912      	lsrs	r2, r2, #4
 800116e:	b2d2      	uxtb	r2, r2
 8001170:	4313      	orrs	r3, r2
 8001172:	4a06      	ldr	r2, [pc, #24]	@ (800118c <BMP280_readRawValues+0x80>)
 8001174:	6013      	str	r3, [r2, #0]
}
 8001176:	bf00      	nop
 8001178:	3708      	adds	r7, #8
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	40020400 	.word	0x40020400
 8001184:	20000a20 	.word	0x20000a20
 8001188:	2000017c 	.word	0x2000017c
 800118c:	20000178 	.word	0x20000178

08001190 <BMP280_measureT>:

int32_t BMP280_measureT(int32_t adc_T){
 8001190:	b480      	push	{r7}
 8001192:	b087      	sub	sp, #28
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
	int32_t var1, var2, T;
	var1 =  ((((T_raw>>3) - ((int32_t)dig_T1<<1))) * ((int32_t)dig_T2)) >> 11;
 8001198:	4b1a      	ldr	r3, [pc, #104]	@ (8001204 <BMP280_measureT+0x74>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	10da      	asrs	r2, r3, #3
 800119e:	4b1a      	ldr	r3, [pc, #104]	@ (8001208 <BMP280_measureT+0x78>)
 80011a0:	881b      	ldrh	r3, [r3, #0]
 80011a2:	005b      	lsls	r3, r3, #1
 80011a4:	1ad3      	subs	r3, r2, r3
 80011a6:	4a19      	ldr	r2, [pc, #100]	@ (800120c <BMP280_measureT+0x7c>)
 80011a8:	f9b2 2000 	ldrsh.w	r2, [r2]
 80011ac:	fb02 f303 	mul.w	r3, r2, r3
 80011b0:	12db      	asrs	r3, r3, #11
 80011b2:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_T>>4) - ((int32_t)dig_T1)) * ((adc_T>>4) - ((int32_t)dig_T1))) >> 12) * ((int32_t)dig_T3)) >> 14;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	111b      	asrs	r3, r3, #4
 80011b8:	4a13      	ldr	r2, [pc, #76]	@ (8001208 <BMP280_measureT+0x78>)
 80011ba:	8812      	ldrh	r2, [r2, #0]
 80011bc:	1a9b      	subs	r3, r3, r2
 80011be:	687a      	ldr	r2, [r7, #4]
 80011c0:	1112      	asrs	r2, r2, #4
 80011c2:	4911      	ldr	r1, [pc, #68]	@ (8001208 <BMP280_measureT+0x78>)
 80011c4:	8809      	ldrh	r1, [r1, #0]
 80011c6:	1a52      	subs	r2, r2, r1
 80011c8:	fb02 f303 	mul.w	r3, r2, r3
 80011cc:	131b      	asrs	r3, r3, #12
 80011ce:	4a10      	ldr	r2, [pc, #64]	@ (8001210 <BMP280_measureT+0x80>)
 80011d0:	f9b2 2000 	ldrsh.w	r2, [r2]
 80011d4:	fb02 f303 	mul.w	r3, r2, r3
 80011d8:	139b      	asrs	r3, r3, #14
 80011da:	613b      	str	r3, [r7, #16]
	t_fine = var1 + var2;
 80011dc:	697a      	ldr	r2, [r7, #20]
 80011de:	693b      	ldr	r3, [r7, #16]
 80011e0:	4413      	add	r3, r2
 80011e2:	4a0c      	ldr	r2, [pc, #48]	@ (8001214 <BMP280_measureT+0x84>)
 80011e4:	6013      	str	r3, [r2, #0]
	T = (t_fine * 5 + 128) >> 8;
 80011e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001214 <BMP280_measureT+0x84>)
 80011e8:	681a      	ldr	r2, [r3, #0]
 80011ea:	4613      	mov	r3, r2
 80011ec:	009b      	lsls	r3, r3, #2
 80011ee:	4413      	add	r3, r2
 80011f0:	3380      	adds	r3, #128	@ 0x80
 80011f2:	121b      	asrs	r3, r3, #8
 80011f4:	60fb      	str	r3, [r7, #12]
	return T;
 80011f6:	68fb      	ldr	r3, [r7, #12]
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	371c      	adds	r7, #28
 80011fc:	46bd      	mov	sp, r7
 80011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001202:	4770      	bx	lr
 8001204:	20000178 	.word	0x20000178
 8001208:	20000160 	.word	0x20000160
 800120c:	20000164 	.word	0x20000164
 8001210:	20000166 	.word	0x20000166
 8001214:	20000180 	.word	0x20000180

08001218 <BMP280_measureP>:

uint32_t BMP280_measureP(int32_t adc_P){
 8001218:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800121c:	b0ca      	sub	sp, #296	@ 0x128
 800121e:	af00      	add	r7, sp, #0
 8001220:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
	int64_t var1, var2, p;
	var1 = ((int64_t)t_fine) - 128000;
 8001224:	4baf      	ldr	r3, [pc, #700]	@ (80014e4 <BMP280_measureP+0x2cc>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	17da      	asrs	r2, r3, #31
 800122a:	461c      	mov	r4, r3
 800122c:	4615      	mov	r5, r2
 800122e:	f5b4 3afa 	subs.w	sl, r4, #128000	@ 0x1f400
 8001232:	f145 3bff 	adc.w	fp, r5, #4294967295
 8001236:	e9c7 ab48 	strd	sl, fp, [r7, #288]	@ 0x120
	var2 = var1 * var1 * (int64_t)dig_P6;
 800123a:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 800123e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001242:	fb03 f102 	mul.w	r1, r3, r2
 8001246:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 800124a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800124e:	fb02 f303 	mul.w	r3, r2, r3
 8001252:	18ca      	adds	r2, r1, r3
 8001254:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001258:	fba3 8903 	umull	r8, r9, r3, r3
 800125c:	eb02 0309 	add.w	r3, r2, r9
 8001260:	4699      	mov	r9, r3
 8001262:	4ba1      	ldr	r3, [pc, #644]	@ (80014e8 <BMP280_measureP+0x2d0>)
 8001264:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001268:	b21b      	sxth	r3, r3
 800126a:	17da      	asrs	r2, r3, #31
 800126c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001270:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001274:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8001278:	4603      	mov	r3, r0
 800127a:	fb03 f209 	mul.w	r2, r3, r9
 800127e:	460b      	mov	r3, r1
 8001280:	fb08 f303 	mul.w	r3, r8, r3
 8001284:	4413      	add	r3, r2
 8001286:	4602      	mov	r2, r0
 8001288:	fba8 1202 	umull	r1, r2, r8, r2
 800128c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001290:	460a      	mov	r2, r1
 8001292:	f8c7 20c0 	str.w	r2, [r7, #192]	@ 0xc0
 8001296:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800129a:	4413      	add	r3, r2
 800129c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80012a0:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	@ 0xc0
 80012a4:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 80012a8:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	var2 = var2 + ((var1*(int64_t)dig_P5)<<17);
 80012ac:	4b8f      	ldr	r3, [pc, #572]	@ (80014ec <BMP280_measureP+0x2d4>)
 80012ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012b2:	b21b      	sxth	r3, r3
 80012b4:	17da      	asrs	r2, r3, #31
 80012b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80012ba:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 80012be:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80012c2:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 80012c6:	462a      	mov	r2, r5
 80012c8:	fb02 f203 	mul.w	r2, r2, r3
 80012cc:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80012d0:	4621      	mov	r1, r4
 80012d2:	fb01 f303 	mul.w	r3, r1, r3
 80012d6:	441a      	add	r2, r3
 80012d8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80012dc:	4621      	mov	r1, r4
 80012de:	fba3 1301 	umull	r1, r3, r3, r1
 80012e2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80012e6:	460b      	mov	r3, r1
 80012e8:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80012ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80012f0:	18d3      	adds	r3, r2, r3
 80012f2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80012f6:	f04f 0000 	mov.w	r0, #0
 80012fa:	f04f 0100 	mov.w	r1, #0
 80012fe:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8001302:	462b      	mov	r3, r5
 8001304:	0459      	lsls	r1, r3, #17
 8001306:	4623      	mov	r3, r4
 8001308:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 800130c:	4623      	mov	r3, r4
 800130e:	0458      	lsls	r0, r3, #17
 8001310:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001314:	1814      	adds	r4, r2, r0
 8001316:	643c      	str	r4, [r7, #64]	@ 0x40
 8001318:	414b      	adcs	r3, r1
 800131a:	647b      	str	r3, [r7, #68]	@ 0x44
 800131c:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8001320:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	var2 = var2 + (((int64_t)dig_P4)<<35);
 8001324:	4b72      	ldr	r3, [pc, #456]	@ (80014f0 <BMP280_measureP+0x2d8>)
 8001326:	f9b3 3000 	ldrsh.w	r3, [r3]
 800132a:	b21b      	sxth	r3, r3
 800132c:	17da      	asrs	r2, r3, #31
 800132e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001332:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001336:	f04f 0000 	mov.w	r0, #0
 800133a:	f04f 0100 	mov.w	r1, #0
 800133e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001342:	00d9      	lsls	r1, r3, #3
 8001344:	2000      	movs	r0, #0
 8001346:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800134a:	1814      	adds	r4, r2, r0
 800134c:	63bc      	str	r4, [r7, #56]	@ 0x38
 800134e:	414b      	adcs	r3, r1
 8001350:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001352:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 8001356:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	var1 = ((var1 * var1 * (int64_t)dig_P3)>>8) + ((var1 * (int64_t)dig_P2)<<12);
 800135a:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 800135e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001362:	fb03 f102 	mul.w	r1, r3, r2
 8001366:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 800136a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800136e:	fb02 f303 	mul.w	r3, r2, r3
 8001372:	18ca      	adds	r2, r1, r3
 8001374:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001378:	fba3 1303 	umull	r1, r3, r3, r3
 800137c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001380:	460b      	mov	r3, r1
 8001382:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8001386:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800138a:	18d3      	adds	r3, r2, r3
 800138c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001390:	4b58      	ldr	r3, [pc, #352]	@ (80014f4 <BMP280_measureP+0x2dc>)
 8001392:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001396:	b21b      	sxth	r3, r3
 8001398:	17da      	asrs	r2, r3, #31
 800139a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800139e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80013a2:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 80013a6:	462b      	mov	r3, r5
 80013a8:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80013ac:	4642      	mov	r2, r8
 80013ae:	fb02 f203 	mul.w	r2, r2, r3
 80013b2:	464b      	mov	r3, r9
 80013b4:	4621      	mov	r1, r4
 80013b6:	fb01 f303 	mul.w	r3, r1, r3
 80013ba:	4413      	add	r3, r2
 80013bc:	4622      	mov	r2, r4
 80013be:	4641      	mov	r1, r8
 80013c0:	fba2 1201 	umull	r1, r2, r2, r1
 80013c4:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 80013c8:	460a      	mov	r2, r1
 80013ca:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 80013ce:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 80013d2:	4413      	add	r3, r2
 80013d4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80013d8:	f04f 0000 	mov.w	r0, #0
 80013dc:	f04f 0100 	mov.w	r1, #0
 80013e0:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 80013e4:	4623      	mov	r3, r4
 80013e6:	0a18      	lsrs	r0, r3, #8
 80013e8:	462b      	mov	r3, r5
 80013ea:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80013ee:	462b      	mov	r3, r5
 80013f0:	1219      	asrs	r1, r3, #8
 80013f2:	4b41      	ldr	r3, [pc, #260]	@ (80014f8 <BMP280_measureP+0x2e0>)
 80013f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013f8:	b21b      	sxth	r3, r3
 80013fa:	17da      	asrs	r2, r3, #31
 80013fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001400:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001404:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001408:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 800140c:	464a      	mov	r2, r9
 800140e:	fb02 f203 	mul.w	r2, r2, r3
 8001412:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001416:	4644      	mov	r4, r8
 8001418:	fb04 f303 	mul.w	r3, r4, r3
 800141c:	441a      	add	r2, r3
 800141e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001422:	4644      	mov	r4, r8
 8001424:	fba3 4304 	umull	r4, r3, r3, r4
 8001428:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800142c:	4623      	mov	r3, r4
 800142e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001432:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8001436:	18d3      	adds	r3, r2, r3
 8001438:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800143c:	f04f 0200 	mov.w	r2, #0
 8001440:	f04f 0300 	mov.w	r3, #0
 8001444:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8001448:	464c      	mov	r4, r9
 800144a:	0323      	lsls	r3, r4, #12
 800144c:	4644      	mov	r4, r8
 800144e:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8001452:	4644      	mov	r4, r8
 8001454:	0322      	lsls	r2, r4, #12
 8001456:	1884      	adds	r4, r0, r2
 8001458:	633c      	str	r4, [r7, #48]	@ 0x30
 800145a:	eb41 0303 	adc.w	r3, r1, r3
 800145e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001460:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8001464:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	var1 = (((((int64_t)1)<<47)+var1))*((int64_t)dig_P1)>>33;
 8001468:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 800146c:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8001470:	f8c7 1094 	str.w	r1, [r7, #148]	@ 0x94
 8001474:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8001478:	4b20      	ldr	r3, [pc, #128]	@ (80014fc <BMP280_measureP+0x2e4>)
 800147a:	881b      	ldrh	r3, [r3, #0]
 800147c:	b29b      	uxth	r3, r3
 800147e:	2200      	movs	r2, #0
 8001480:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001484:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001488:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800148c:	462b      	mov	r3, r5
 800148e:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8001492:	4642      	mov	r2, r8
 8001494:	fb02 f203 	mul.w	r2, r2, r3
 8001498:	464b      	mov	r3, r9
 800149a:	4621      	mov	r1, r4
 800149c:	fb01 f303 	mul.w	r3, r1, r3
 80014a0:	4413      	add	r3, r2
 80014a2:	4622      	mov	r2, r4
 80014a4:	4641      	mov	r1, r8
 80014a6:	fba2 1201 	umull	r1, r2, r2, r1
 80014aa:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 80014ae:	460a      	mov	r2, r1
 80014b0:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 80014b4:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80014b8:	4413      	add	r3, r2
 80014ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80014be:	f04f 0200 	mov.w	r2, #0
 80014c2:	f04f 0300 	mov.w	r3, #0
 80014c6:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 80014ca:	4629      	mov	r1, r5
 80014cc:	104a      	asrs	r2, r1, #1
 80014ce:	4629      	mov	r1, r5
 80014d0:	17cb      	asrs	r3, r1, #31
 80014d2:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
	if (var1 == 0)
 80014d6:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80014da:	4313      	orrs	r3, r2
 80014dc:	d110      	bne.n	8001500 <BMP280_measureP+0x2e8>
	{
	return 0;
 80014de:	2300      	movs	r3, #0
 80014e0:	e154      	b.n	800178c <BMP280_measureP+0x574>
 80014e2:	bf00      	nop
 80014e4:	20000180 	.word	0x20000180
 80014e8:	20000170 	.word	0x20000170
 80014ec:	2000016e 	.word	0x2000016e
 80014f0:	2000016c 	.word	0x2000016c
 80014f4:	2000016a 	.word	0x2000016a
 80014f8:	20000168 	.word	0x20000168
 80014fc:	20000162 	.word	0x20000162
	}
	p = 1048576-adc_P;
 8001500:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001504:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001508:	17da      	asrs	r2, r3, #31
 800150a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800150c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800150e:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8001512:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
	p = (((p<<31)-var2)*3125)/var1;
 8001516:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800151a:	105b      	asrs	r3, r3, #1
 800151c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001520:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001524:	07db      	lsls	r3, r3, #31
 8001526:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800152a:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800152e:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8001532:	4621      	mov	r1, r4
 8001534:	1a89      	subs	r1, r1, r2
 8001536:	67b9      	str	r1, [r7, #120]	@ 0x78
 8001538:	4629      	mov	r1, r5
 800153a:	eb61 0303 	sbc.w	r3, r1, r3
 800153e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001540:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001544:	4622      	mov	r2, r4
 8001546:	462b      	mov	r3, r5
 8001548:	1891      	adds	r1, r2, r2
 800154a:	6239      	str	r1, [r7, #32]
 800154c:	415b      	adcs	r3, r3
 800154e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001550:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001554:	4621      	mov	r1, r4
 8001556:	1851      	adds	r1, r2, r1
 8001558:	61b9      	str	r1, [r7, #24]
 800155a:	4629      	mov	r1, r5
 800155c:	414b      	adcs	r3, r1
 800155e:	61fb      	str	r3, [r7, #28]
 8001560:	f04f 0200 	mov.w	r2, #0
 8001564:	f04f 0300 	mov.w	r3, #0
 8001568:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 800156c:	4649      	mov	r1, r9
 800156e:	018b      	lsls	r3, r1, #6
 8001570:	4641      	mov	r1, r8
 8001572:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001576:	4641      	mov	r1, r8
 8001578:	018a      	lsls	r2, r1, #6
 800157a:	4641      	mov	r1, r8
 800157c:	1889      	adds	r1, r1, r2
 800157e:	6139      	str	r1, [r7, #16]
 8001580:	4649      	mov	r1, r9
 8001582:	eb43 0101 	adc.w	r1, r3, r1
 8001586:	6179      	str	r1, [r7, #20]
 8001588:	f04f 0200 	mov.w	r2, #0
 800158c:	f04f 0300 	mov.w	r3, #0
 8001590:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001594:	4649      	mov	r1, r9
 8001596:	008b      	lsls	r3, r1, #2
 8001598:	4641      	mov	r1, r8
 800159a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800159e:	4641      	mov	r1, r8
 80015a0:	008a      	lsls	r2, r1, #2
 80015a2:	4610      	mov	r0, r2
 80015a4:	4619      	mov	r1, r3
 80015a6:	4603      	mov	r3, r0
 80015a8:	4622      	mov	r2, r4
 80015aa:	189b      	adds	r3, r3, r2
 80015ac:	60bb      	str	r3, [r7, #8]
 80015ae:	460b      	mov	r3, r1
 80015b0:	462a      	mov	r2, r5
 80015b2:	eb42 0303 	adc.w	r3, r2, r3
 80015b6:	60fb      	str	r3, [r7, #12]
 80015b8:	f04f 0200 	mov.w	r2, #0
 80015bc:	f04f 0300 	mov.w	r3, #0
 80015c0:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 80015c4:	4649      	mov	r1, r9
 80015c6:	008b      	lsls	r3, r1, #2
 80015c8:	4641      	mov	r1, r8
 80015ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80015ce:	4641      	mov	r1, r8
 80015d0:	008a      	lsls	r2, r1, #2
 80015d2:	4610      	mov	r0, r2
 80015d4:	4619      	mov	r1, r3
 80015d6:	4603      	mov	r3, r0
 80015d8:	4622      	mov	r2, r4
 80015da:	189b      	adds	r3, r3, r2
 80015dc:	673b      	str	r3, [r7, #112]	@ 0x70
 80015de:	462b      	mov	r3, r5
 80015e0:	460a      	mov	r2, r1
 80015e2:	eb42 0303 	adc.w	r3, r2, r3
 80015e6:	677b      	str	r3, [r7, #116]	@ 0x74
 80015e8:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80015ec:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80015f0:	f7ff faa6 	bl	8000b40 <__aeabi_ldivmod>
 80015f4:	4602      	mov	r2, r0
 80015f6:	460b      	mov	r3, r1
 80015f8:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
	var1 = (((int64_t)dig_P9) * (p>>13) * (p>>13)) >> 25;
 80015fc:	4b66      	ldr	r3, [pc, #408]	@ (8001798 <BMP280_measureP+0x580>)
 80015fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001602:	b21b      	sxth	r3, r3
 8001604:	17da      	asrs	r2, r3, #31
 8001606:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001608:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800160a:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 800160e:	f04f 0000 	mov.w	r0, #0
 8001612:	f04f 0100 	mov.w	r1, #0
 8001616:	0b50      	lsrs	r0, r2, #13
 8001618:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 800161c:	1359      	asrs	r1, r3, #13
 800161e:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8001622:	462b      	mov	r3, r5
 8001624:	fb00 f203 	mul.w	r2, r0, r3
 8001628:	4623      	mov	r3, r4
 800162a:	fb03 f301 	mul.w	r3, r3, r1
 800162e:	4413      	add	r3, r2
 8001630:	4622      	mov	r2, r4
 8001632:	fba2 1200 	umull	r1, r2, r2, r0
 8001636:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800163a:	460a      	mov	r2, r1
 800163c:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8001640:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8001644:	4413      	add	r3, r2
 8001646:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800164a:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 800164e:	f04f 0000 	mov.w	r0, #0
 8001652:	f04f 0100 	mov.w	r1, #0
 8001656:	0b50      	lsrs	r0, r2, #13
 8001658:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 800165c:	1359      	asrs	r1, r3, #13
 800165e:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001662:	462b      	mov	r3, r5
 8001664:	fb00 f203 	mul.w	r2, r0, r3
 8001668:	4623      	mov	r3, r4
 800166a:	fb03 f301 	mul.w	r3, r3, r1
 800166e:	4413      	add	r3, r2
 8001670:	4622      	mov	r2, r4
 8001672:	fba2 1200 	umull	r1, r2, r2, r0
 8001676:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800167a:	460a      	mov	r2, r1
 800167c:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 8001680:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8001684:	4413      	add	r3, r2
 8001686:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800168a:	f04f 0200 	mov.w	r2, #0
 800168e:	f04f 0300 	mov.w	r3, #0
 8001692:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8001696:	4621      	mov	r1, r4
 8001698:	0e4a      	lsrs	r2, r1, #25
 800169a:	4629      	mov	r1, r5
 800169c:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 80016a0:	4629      	mov	r1, r5
 80016a2:	164b      	asrs	r3, r1, #25
 80016a4:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
	var2 = (((int64_t)dig_P8) * p) >> 19;
 80016a8:	4b3c      	ldr	r3, [pc, #240]	@ (800179c <BMP280_measureP+0x584>)
 80016aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016ae:	b21b      	sxth	r3, r3
 80016b0:	17da      	asrs	r2, r3, #31
 80016b2:	663b      	str	r3, [r7, #96]	@ 0x60
 80016b4:	667a      	str	r2, [r7, #100]	@ 0x64
 80016b6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80016ba:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80016be:	462a      	mov	r2, r5
 80016c0:	fb02 f203 	mul.w	r2, r2, r3
 80016c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80016c8:	4621      	mov	r1, r4
 80016ca:	fb01 f303 	mul.w	r3, r1, r3
 80016ce:	4413      	add	r3, r2
 80016d0:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 80016d4:	4621      	mov	r1, r4
 80016d6:	fba2 1201 	umull	r1, r2, r2, r1
 80016da:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 80016de:	460a      	mov	r2, r1
 80016e0:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 80016e4:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 80016e8:	4413      	add	r3, r2
 80016ea:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80016ee:	f04f 0200 	mov.w	r2, #0
 80016f2:	f04f 0300 	mov.w	r3, #0
 80016f6:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 80016fa:	4621      	mov	r1, r4
 80016fc:	0cca      	lsrs	r2, r1, #19
 80016fe:	4629      	mov	r1, r5
 8001700:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001704:	4629      	mov	r1, r5
 8001706:	14cb      	asrs	r3, r1, #19
 8001708:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
	p = ((p + var1 + var2) >> 8) + (((int64_t)dig_P7)<<4);
 800170c:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8001710:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001714:	1884      	adds	r4, r0, r2
 8001716:	65bc      	str	r4, [r7, #88]	@ 0x58
 8001718:	eb41 0303 	adc.w	r3, r1, r3
 800171c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800171e:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001722:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8001726:	4621      	mov	r1, r4
 8001728:	1889      	adds	r1, r1, r2
 800172a:	6539      	str	r1, [r7, #80]	@ 0x50
 800172c:	4629      	mov	r1, r5
 800172e:	eb43 0101 	adc.w	r1, r3, r1
 8001732:	6579      	str	r1, [r7, #84]	@ 0x54
 8001734:	f04f 0000 	mov.w	r0, #0
 8001738:	f04f 0100 	mov.w	r1, #0
 800173c:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8001740:	4623      	mov	r3, r4
 8001742:	0a18      	lsrs	r0, r3, #8
 8001744:	462b      	mov	r3, r5
 8001746:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800174a:	462b      	mov	r3, r5
 800174c:	1219      	asrs	r1, r3, #8
 800174e:	4b14      	ldr	r3, [pc, #80]	@ (80017a0 <BMP280_measureP+0x588>)
 8001750:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001754:	b21b      	sxth	r3, r3
 8001756:	17da      	asrs	r2, r3, #31
 8001758:	64bb      	str	r3, [r7, #72]	@ 0x48
 800175a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800175c:	f04f 0200 	mov.w	r2, #0
 8001760:	f04f 0300 	mov.w	r3, #0
 8001764:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 8001768:	464c      	mov	r4, r9
 800176a:	0123      	lsls	r3, r4, #4
 800176c:	4644      	mov	r4, r8
 800176e:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001772:	4644      	mov	r4, r8
 8001774:	0122      	lsls	r2, r4, #4
 8001776:	1884      	adds	r4, r0, r2
 8001778:	603c      	str	r4, [r7, #0]
 800177a:	eb41 0303 	adc.w	r3, r1, r3
 800177e:	607b      	str	r3, [r7, #4]
 8001780:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001784:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
	return (uint32_t)p;
 8001788:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
}
 800178c:	4618      	mov	r0, r3
 800178e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8001792:	46bd      	mov	sp, r7
 8001794:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001798:	20000176 	.word	0x20000176
 800179c:	20000174 	.word	0x20000174
 80017a0:	20000172 	.word	0x20000172
 80017a4:	00000000 	.word	0x00000000

080017a8 <BMP280_measureH>:

uint16_t BMP280_measureH(uint32_t Pres, int32_t Temp){
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b088      	sub	sp, #32
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
 80017b0:	6039      	str	r1, [r7, #0]
	double var1, var2, h;

	if(Pres == 0) return 0;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d101      	bne.n	80017bc <BMP280_measureH+0x14>
 80017b8:	2300      	movs	r3, #0
 80017ba:	e051      	b.n	8001860 <BMP280_measureH+0xb8>
	var1 = -log(((double)Pres)/101325);
 80017bc:	6878      	ldr	r0, [r7, #4]
 80017be:	f7fe fe4d 	bl	800045c <__aeabi_ui2d>
 80017c2:	a32e      	add	r3, pc, #184	@ (adr r3, 800187c <BMP280_measureH+0xd4>)
 80017c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017c8:	f7fe ffec 	bl	80007a4 <__aeabi_ddiv>
 80017cc:	4602      	mov	r2, r0
 80017ce:	460b      	mov	r3, r1
 80017d0:	ec43 2b17 	vmov	d7, r2, r3
 80017d4:	eeb0 0a47 	vmov.f32	s0, s14
 80017d8:	eef0 0a67 	vmov.f32	s1, s15
 80017dc:	f00b fe18 	bl	800d410 <log>
 80017e0:	ec53 2b10 	vmov	r2, r3, d0
 80017e4:	4611      	mov	r1, r2
 80017e6:	61b9      	str	r1, [r7, #24]
 80017e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80017ec:	61fb      	str	r3, [r7, #28]

	if(var1 == 0) return 0;
 80017ee:	f04f 0200 	mov.w	r2, #0
 80017f2:	f04f 0300 	mov.w	r3, #0
 80017f6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80017fa:	f7ff f911 	bl	8000a20 <__aeabi_dcmpeq>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d001      	beq.n	8001808 <BMP280_measureH+0x60>
 8001804:	2300      	movs	r3, #0
 8001806:	e02b      	b.n	8001860 <BMP280_measureH+0xb8>
	var2 = 0.0341663/((((double)Temp)/100)+273.15);
 8001808:	6838      	ldr	r0, [r7, #0]
 800180a:	f7fe fe37 	bl	800047c <__aeabi_i2d>
 800180e:	f04f 0200 	mov.w	r2, #0
 8001812:	4b19      	ldr	r3, [pc, #100]	@ (8001878 <BMP280_measureH+0xd0>)
 8001814:	f7fe ffc6 	bl	80007a4 <__aeabi_ddiv>
 8001818:	4602      	mov	r2, r0
 800181a:	460b      	mov	r3, r1
 800181c:	4610      	mov	r0, r2
 800181e:	4619      	mov	r1, r3
 8001820:	a311      	add	r3, pc, #68	@ (adr r3, 8001868 <BMP280_measureH+0xc0>)
 8001822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001826:	f7fe fcdd 	bl	80001e4 <__adddf3>
 800182a:	4602      	mov	r2, r0
 800182c:	460b      	mov	r3, r1
 800182e:	a110      	add	r1, pc, #64	@ (adr r1, 8001870 <BMP280_measureH+0xc8>)
 8001830:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001834:	f7fe ffb6 	bl	80007a4 <__aeabi_ddiv>
 8001838:	4602      	mov	r2, r0
 800183a:	460b      	mov	r3, r1
 800183c:	e9c7 2304 	strd	r2, r3, [r7, #16]
	h = var1/var2;
 8001840:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001844:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001848:	f7fe ffac 	bl	80007a4 <__aeabi_ddiv>
 800184c:	4602      	mov	r2, r0
 800184e:	460b      	mov	r3, r1
 8001850:	e9c7 2302 	strd	r2, r3, [r7, #8]
	return (uint16_t)h;
 8001854:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001858:	f7ff f952 	bl	8000b00 <__aeabi_d2uiz>
 800185c:	4603      	mov	r3, r0
 800185e:	b29b      	uxth	r3, r3
}
 8001860:	4618      	mov	r0, r3
 8001862:	3720      	adds	r7, #32
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	66666666 	.word	0x66666666
 800186c:	40711266 	.word	0x40711266
 8001870:	ca402a92 	.word	0xca402a92
 8001874:	3fa17e3e 	.word	0x3fa17e3e
 8001878:	40590000 	.word	0x40590000
 800187c:	00000000 	.word	0x00000000
 8001880:	40f8bcd0 	.word	0x40f8bcd0

08001884 <BMP280_init>:

void BMP280_init(void){
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
	BMP280_unselect();
 8001888:	2201      	movs	r2, #1
 800188a:	2104      	movs	r1, #4
 800188c:	480c      	ldr	r0, [pc, #48]	@ (80018c0 <BMP280_init+0x3c>)
 800188e:	f004 fe7f 	bl	8006590 <HAL_GPIO_WritePin>
	BMP280_config();
 8001892:	f7ff fb7b 	bl	8000f8c <BMP280_config>
	BMP280.ID = BMP280_read(0x89);
 8001896:	2089      	movs	r0, #137	@ 0x89
 8001898:	f7ff fb46 	bl	8000f28 <BMP280_read>
 800189c:	4603      	mov	r3, r0
 800189e:	461a      	mov	r2, r3
 80018a0:	4b08      	ldr	r3, [pc, #32]	@ (80018c4 <BMP280_init+0x40>)
 80018a2:	701a      	strb	r2, [r3, #0]
	BMP280_calibrationData();
 80018a4:	f7ff fb7e 	bl	8000fa4 <BMP280_calibrationData>
	BMP280_readRawValues();
 80018a8:	f7ff fc30 	bl	800110c <BMP280_readRawValues>
	BMP280.Temp_inicial = BMP280_measureT(T_raw);
 80018ac:	4b06      	ldr	r3, [pc, #24]	@ (80018c8 <BMP280_init+0x44>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7ff fc6d 	bl	8001190 <BMP280_measureT>
 80018b6:	4603      	mov	r3, r0
 80018b8:	4a02      	ldr	r2, [pc, #8]	@ (80018c4 <BMP280_init+0x40>)
 80018ba:	6093      	str	r3, [r2, #8]
}
 80018bc:	bf00      	nop
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	40020400 	.word	0x40020400
 80018c4:	2000014c 	.word	0x2000014c
 80018c8:	20000178 	.word	0x20000178

080018cc <BMP280_calculate>:

void BMP280_calculate(void){
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
	BMP280.ID = 0;
 80018d0:	4b1a      	ldr	r3, [pc, #104]	@ (800193c <BMP280_calculate+0x70>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	701a      	strb	r2, [r3, #0]
	BMP280.ID = BMP280_read(0x89);
 80018d6:	2089      	movs	r0, #137	@ 0x89
 80018d8:	f7ff fb26 	bl	8000f28 <BMP280_read>
 80018dc:	4603      	mov	r3, r0
 80018de:	461a      	mov	r2, r3
 80018e0:	4b16      	ldr	r3, [pc, #88]	@ (800193c <BMP280_calculate+0x70>)
 80018e2:	701a      	strb	r2, [r3, #0]
	BMP280_readRawValues();
 80018e4:	f7ff fc12 	bl	800110c <BMP280_readRawValues>
	BMP280.Temp = BMP280_measureT(T_raw);
 80018e8:	4b15      	ldr	r3, [pc, #84]	@ (8001940 <BMP280_calculate+0x74>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4618      	mov	r0, r3
 80018ee:	f7ff fc4f 	bl	8001190 <BMP280_measureT>
 80018f2:	4603      	mov	r3, r0
 80018f4:	4a11      	ldr	r2, [pc, #68]	@ (800193c <BMP280_calculate+0x70>)
 80018f6:	6053      	str	r3, [r2, #4]
	BMP280.Pressure    		= BMP280_measureP(P_raw)/256;
 80018f8:	4b12      	ldr	r3, [pc, #72]	@ (8001944 <BMP280_calculate+0x78>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7ff fc8b 	bl	8001218 <BMP280_measureP>
 8001902:	4603      	mov	r3, r0
 8001904:	0a1b      	lsrs	r3, r3, #8
 8001906:	4a0d      	ldr	r2, [pc, #52]	@ (800193c <BMP280_calculate+0x70>)
 8001908:	60d3      	str	r3, [r2, #12]
	BMP280.Barometric_Altitude = BMP280_measureH(BMP280.Pressure, BMP280.Temp_inicial);
 800190a:	4b0c      	ldr	r3, [pc, #48]	@ (800193c <BMP280_calculate+0x70>)
 800190c:	68db      	ldr	r3, [r3, #12]
 800190e:	4a0b      	ldr	r2, [pc, #44]	@ (800193c <BMP280_calculate+0x70>)
 8001910:	6892      	ldr	r2, [r2, #8]
 8001912:	4611      	mov	r1, r2
 8001914:	4618      	mov	r0, r3
 8001916:	f7ff ff47 	bl	80017a8 <BMP280_measureH>
 800191a:	4603      	mov	r3, r0
 800191c:	461a      	mov	r2, r3
 800191e:	4b07      	ldr	r3, [pc, #28]	@ (800193c <BMP280_calculate+0x70>)
 8001920:	821a      	strh	r2, [r3, #16]

	if(BMP280.Barometric_Altitude > BMP280.Max_Altitude) BMP280.Max_Altitude = BMP280.Barometric_Altitude;
 8001922:	4b06      	ldr	r3, [pc, #24]	@ (800193c <BMP280_calculate+0x70>)
 8001924:	8a1a      	ldrh	r2, [r3, #16]
 8001926:	4b05      	ldr	r3, [pc, #20]	@ (800193c <BMP280_calculate+0x70>)
 8001928:	8a5b      	ldrh	r3, [r3, #18]
 800192a:	429a      	cmp	r2, r3
 800192c:	d903      	bls.n	8001936 <BMP280_calculate+0x6a>
 800192e:	4b03      	ldr	r3, [pc, #12]	@ (800193c <BMP280_calculate+0x70>)
 8001930:	8a1a      	ldrh	r2, [r3, #16]
 8001932:	4b02      	ldr	r3, [pc, #8]	@ (800193c <BMP280_calculate+0x70>)
 8001934:	825a      	strh	r2, [r3, #18]
}
 8001936:	bf00      	nop
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	2000014c 	.word	0x2000014c
 8001940:	20000178 	.word	0x20000178
 8001944:	2000017c 	.word	0x2000017c

08001948 <GetSector>:
 *  Sector 4 as 64KB
 *  Sector 5 to Sector 7 each 128KB
 */

static uint32_t GetSector(uint32_t Address)
{
 8001948:	b480      	push	{r7}
 800194a:	b085      	sub	sp, #20
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  uint32_t sector = 0;
 8001950:	2300      	movs	r3, #0
 8001952:	60fb      	str	r3, [r7, #12]

  if((Address < 0x08003FFF) && (Address >= 0x08000000))
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	4a2e      	ldr	r2, [pc, #184]	@ (8001a10 <GetSector+0xc8>)
 8001958:	4293      	cmp	r3, r2
 800195a:	d806      	bhi.n	800196a <GetSector+0x22>
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001962:	d302      	bcc.n	800196a <GetSector+0x22>
  {
    sector = FLASH_SECTOR_0;
 8001964:	2300      	movs	r3, #0
 8001966:	60fb      	str	r3, [r7, #12]
 8001968:	e04b      	b.n	8001a02 <GetSector+0xba>
  }
  else if((Address < 0x08007FFF) && (Address >= 0x08004000))
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	4a29      	ldr	r2, [pc, #164]	@ (8001a14 <GetSector+0xcc>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d806      	bhi.n	8001980 <GetSector+0x38>
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	4a28      	ldr	r2, [pc, #160]	@ (8001a18 <GetSector+0xd0>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d302      	bcc.n	8001980 <GetSector+0x38>
  {
    sector = FLASH_SECTOR_1;
 800197a:	2301      	movs	r3, #1
 800197c:	60fb      	str	r3, [r7, #12]
 800197e:	e040      	b.n	8001a02 <GetSector+0xba>
  }
  else if((Address < 0x0800BFFF) && (Address >= 0x08008000))
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	4a26      	ldr	r2, [pc, #152]	@ (8001a1c <GetSector+0xd4>)
 8001984:	4293      	cmp	r3, r2
 8001986:	d806      	bhi.n	8001996 <GetSector+0x4e>
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	4a25      	ldr	r2, [pc, #148]	@ (8001a20 <GetSector+0xd8>)
 800198c:	4293      	cmp	r3, r2
 800198e:	d302      	bcc.n	8001996 <GetSector+0x4e>
  {
    sector = FLASH_SECTOR_2;
 8001990:	2302      	movs	r3, #2
 8001992:	60fb      	str	r3, [r7, #12]
 8001994:	e035      	b.n	8001a02 <GetSector+0xba>
  }
  else if((Address < 0x0800FFFF) && (Address >= 0x0800C000))
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	4a22      	ldr	r2, [pc, #136]	@ (8001a24 <GetSector+0xdc>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d206      	bcs.n	80019ac <GetSector+0x64>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	4a21      	ldr	r2, [pc, #132]	@ (8001a28 <GetSector+0xe0>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d302      	bcc.n	80019ac <GetSector+0x64>
  {
    sector = FLASH_SECTOR_3;
 80019a6:	2303      	movs	r3, #3
 80019a8:	60fb      	str	r3, [r7, #12]
 80019aa:	e02a      	b.n	8001a02 <GetSector+0xba>
  }
  else if((Address < 0x0801FFFF) && (Address >= 0x08010000))
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	4a1f      	ldr	r2, [pc, #124]	@ (8001a2c <GetSector+0xe4>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d206      	bcs.n	80019c2 <GetSector+0x7a>
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	4a1b      	ldr	r2, [pc, #108]	@ (8001a24 <GetSector+0xdc>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d902      	bls.n	80019c2 <GetSector+0x7a>
  {
    sector = FLASH_SECTOR_4;
 80019bc:	2304      	movs	r3, #4
 80019be:	60fb      	str	r3, [r7, #12]
 80019c0:	e01f      	b.n	8001a02 <GetSector+0xba>
  }
  else if((Address < 0x0803FFFF) && (Address >= 0x08020000))
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	4a1a      	ldr	r2, [pc, #104]	@ (8001a30 <GetSector+0xe8>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d206      	bcs.n	80019d8 <GetSector+0x90>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	4a17      	ldr	r2, [pc, #92]	@ (8001a2c <GetSector+0xe4>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d902      	bls.n	80019d8 <GetSector+0x90>
  {
    sector = FLASH_SECTOR_5;
 80019d2:	2305      	movs	r3, #5
 80019d4:	60fb      	str	r3, [r7, #12]
 80019d6:	e014      	b.n	8001a02 <GetSector+0xba>
  }
  else if((Address < 0x0805FFFF) && (Address >= 0x08040000))
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	4a16      	ldr	r2, [pc, #88]	@ (8001a34 <GetSector+0xec>)
 80019dc:	4293      	cmp	r3, r2
 80019de:	d206      	bcs.n	80019ee <GetSector+0xa6>
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	4a13      	ldr	r2, [pc, #76]	@ (8001a30 <GetSector+0xe8>)
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d902      	bls.n	80019ee <GetSector+0xa6>
  {
    sector = FLASH_SECTOR_6;
 80019e8:	2306      	movs	r3, #6
 80019ea:	60fb      	str	r3, [r7, #12]
 80019ec:	e009      	b.n	8001a02 <GetSector+0xba>
  }
  else if((Address < 0x0807FFFF) && (Address >= 0x08060000))
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	4a11      	ldr	r2, [pc, #68]	@ (8001a38 <GetSector+0xf0>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d205      	bcs.n	8001a02 <GetSector+0xba>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	4a0e      	ldr	r2, [pc, #56]	@ (8001a34 <GetSector+0xec>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d901      	bls.n	8001a02 <GetSector+0xba>
  {
    sector = FLASH_SECTOR_7;
 80019fe:	2307      	movs	r3, #7
 8001a00:	60fb      	str	r3, [r7, #12]
  }
  return sector;
 8001a02:	68fb      	ldr	r3, [r7, #12]
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3714      	adds	r7, #20
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr
 8001a10:	08003ffe 	.word	0x08003ffe
 8001a14:	08007ffe 	.word	0x08007ffe
 8001a18:	08004000 	.word	0x08004000
 8001a1c:	0800bffe 	.word	0x0800bffe
 8001a20:	08008000 	.word	0x08008000
 8001a24:	0800ffff 	.word	0x0800ffff
 8001a28:	0800c000 	.word	0x0800c000
 8001a2c:	0801ffff 	.word	0x0801ffff
 8001a30:	0803ffff 	.word	0x0803ffff
 8001a34:	0805ffff 	.word	0x0805ffff
 8001a38:	0807ffff 	.word	0x0807ffff

08001a3c <Flash_Write>:


uint32_t Flash_Write (uint32_t StartSectorAddress, uint32_t *Data, uint16_t numberofwords)
{
 8001a3c:	b5b0      	push	{r4, r5, r7, lr}
 8001a3e:	b08a      	sub	sp, #40	@ 0x28
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	60f8      	str	r0, [r7, #12]
 8001a44:	60b9      	str	r1, [r7, #8]
 8001a46:	4613      	mov	r3, r2
 8001a48:	80fb      	strh	r3, [r7, #6]

	static FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t SECTORError;
	int sofar=0;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	627b      	str	r3, [r7, #36]	@ 0x24


	 /* Unlock the Flash to enable the flash control register access *************/
	  HAL_FLASH_Unlock();
 8001a4e:	f004 f97b 	bl	8005d48 <HAL_FLASH_Unlock>

	  /* Erase the user Flash area */

	  /* Get the number of sector to erase from 1st sector */

	  uint32_t StartSector = GetSector(StartSectorAddress);
 8001a52:	68f8      	ldr	r0, [r7, #12]
 8001a54:	f7ff ff78 	bl	8001948 <GetSector>
 8001a58:	6238      	str	r0, [r7, #32]
	  uint32_t EndSectorAddress = StartSectorAddress + numberofwords*4;
 8001a5a:	88fb      	ldrh	r3, [r7, #6]
 8001a5c:	009b      	lsls	r3, r3, #2
 8001a5e:	461a      	mov	r2, r3
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	4413      	add	r3, r2
 8001a64:	61fb      	str	r3, [r7, #28]
	  uint32_t EndSector = GetSector(EndSectorAddress);
 8001a66:	69f8      	ldr	r0, [r7, #28]
 8001a68:	f7ff ff6e 	bl	8001948 <GetSector>
 8001a6c:	61b8      	str	r0, [r7, #24]

	  /* Fill EraseInit structure*/
	  EraseInitStruct.TypeErase     = FLASH_TYPEERASE_SECTORS;
 8001a6e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ae8 <Flash_Write+0xac>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	601a      	str	r2, [r3, #0]
	  EraseInitStruct.VoltageRange  = FLASH_VOLTAGE_RANGE_3;
 8001a74:	4b1c      	ldr	r3, [pc, #112]	@ (8001ae8 <Flash_Write+0xac>)
 8001a76:	2202      	movs	r2, #2
 8001a78:	611a      	str	r2, [r3, #16]
	  EraseInitStruct.Sector        = StartSector;
 8001a7a:	4a1b      	ldr	r2, [pc, #108]	@ (8001ae8 <Flash_Write+0xac>)
 8001a7c:	6a3b      	ldr	r3, [r7, #32]
 8001a7e:	6093      	str	r3, [r2, #8]
	  EraseInitStruct.NbSectors     = (EndSector - StartSector) + 1;
 8001a80:	69ba      	ldr	r2, [r7, #24]
 8001a82:	6a3b      	ldr	r3, [r7, #32]
 8001a84:	1ad3      	subs	r3, r2, r3
 8001a86:	3301      	adds	r3, #1
 8001a88:	4a17      	ldr	r2, [pc, #92]	@ (8001ae8 <Flash_Write+0xac>)
 8001a8a:	60d3      	str	r3, [r2, #12]

	  /* Note: If an erase operation in Flash memory also concerns data in the data or instruction cache,
	     you have to make sure that these data are rewritten before they are accessed during code
	     execution. If this cannot be done safely, it is recommended to flush the caches by setting the
	     DCRST and ICRST bits in the FLASH_CR register. */
	  HAL_FLASHEx_Erase(&EraseInitStruct, &SECTORError);
 8001a8c:	f107 0314 	add.w	r3, r7, #20
 8001a90:	4619      	mov	r1, r3
 8001a92:	4815      	ldr	r0, [pc, #84]	@ (8001ae8 <Flash_Write+0xac>)
 8001a94:	f004 fad6 	bl	8006044 <HAL_FLASHEx_Erase>

	  /* Program the user Flash area word by word
	    (area defined by FLASH_USER_START_ADDR and FLASH_USER_END_ADDR) ***********/

	   while (sofar<numberofwords)
 8001a98:	e01b      	b.n	8001ad2 <Flash_Write+0x96>
	   {
	     if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, StartSectorAddress, Data[sofar]) == HAL_OK)
 8001a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	68ba      	ldr	r2, [r7, #8]
 8001aa0:	4413      	add	r3, r2
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	461c      	mov	r4, r3
 8001aa8:	4615      	mov	r5, r2
 8001aaa:	4622      	mov	r2, r4
 8001aac:	462b      	mov	r3, r5
 8001aae:	68f9      	ldr	r1, [r7, #12]
 8001ab0:	2002      	movs	r0, #2
 8001ab2:	f004 f8f5 	bl	8005ca0 <HAL_FLASH_Program>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d106      	bne.n	8001aca <Flash_Write+0x8e>
	     {
	    	 StartSectorAddress += 4;  // use StartPageAddress += 2 for half word and 8 for double word
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	3304      	adds	r3, #4
 8001ac0:	60fb      	str	r3, [r7, #12]
	    	 sofar++;
 8001ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ac4:	3301      	adds	r3, #1
 8001ac6:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ac8:	e003      	b.n	8001ad2 <Flash_Write+0x96>
	     }
	     else
	     {
	       /* Error occurred while writing data in Flash memory*/
	    	 return HAL_FLASH_GetError ();
 8001aca:	f004 f96f 	bl	8005dac <HAL_FLASH_GetError>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	e006      	b.n	8001ae0 <Flash_Write+0xa4>
	   while (sofar<numberofwords)
 8001ad2:	88fb      	ldrh	r3, [r7, #6]
 8001ad4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ad6:	429a      	cmp	r2, r3
 8001ad8:	dbdf      	blt.n	8001a9a <Flash_Write+0x5e>
	     }
	   }

	  /* Lock the Flash to disable the flash control register access (recommended
	     to protect the FLASH memory against possible unwanted operation) *********/
	  HAL_FLASH_Lock();
 8001ada:	f004 f957 	bl	8005d8c <HAL_FLASH_Lock>

	   return 0;
 8001ade:	2300      	movs	r3, #0
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	3728      	adds	r7, #40	@ 0x28
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bdb0      	pop	{r4, r5, r7, pc}
 8001ae8:	20000184 	.word	0x20000184

08001aec <Flash_Read>:


void Flash_Read (uint32_t StartSectorAddress, uint32_t *RxBuf, uint16_t numberofwords)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b085      	sub	sp, #20
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	60f8      	str	r0, [r7, #12]
 8001af4:	60b9      	str	r1, [r7, #8]
 8001af6:	4613      	mov	r3, r2
 8001af8:	80fb      	strh	r3, [r7, #6]
	while (1)
	{

		*RxBuf = *(__IO uint32_t *)StartSectorAddress;
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	681a      	ldr	r2, [r3, #0]
 8001afe:	68bb      	ldr	r3, [r7, #8]
 8001b00:	601a      	str	r2, [r3, #0]
		StartSectorAddress += 4;
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	3304      	adds	r3, #4
 8001b06:	60fb      	str	r3, [r7, #12]
		RxBuf++;
 8001b08:	68bb      	ldr	r3, [r7, #8]
 8001b0a:	3304      	adds	r3, #4
 8001b0c:	60bb      	str	r3, [r7, #8]
		if (!(numberofwords--)) break;
 8001b0e:	88fb      	ldrh	r3, [r7, #6]
 8001b10:	1e5a      	subs	r2, r3, #1
 8001b12:	80fa      	strh	r2, [r7, #6]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d000      	beq.n	8001b1a <Flash_Read+0x2e>
		*RxBuf = *(__IO uint32_t *)StartSectorAddress;
 8001b18:	e7ef      	b.n	8001afa <Flash_Read+0xe>
		if (!(numberofwords--)) break;
 8001b1a:	bf00      	nop
	}
}
 8001b1c:	bf00      	nop
 8001b1e:	3714      	adds	r7, #20
 8001b20:	46bd      	mov	sp, r7
 8001b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b26:	4770      	bx	lr

08001b28 <MPU6050_getPromModule>:

#define MPU6050_ADDR 0xD0
const uint16_t i2c_timeout = 10;
const double Accel_Z_corrector = 2048.0;

void MPU6050_getPromModule(MPU6050_t *DataStruct){
 8001b28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b2c:	b09e      	sub	sp, #120	@ 0x78
 8001b2e:	af00      	add	r7, sp, #0
 8001b30:	64f8      	str	r0, [r7, #76]	@ 0x4c
	int64_t Buffer = 0;
 8001b32:	f04f 0200 	mov.w	r2, #0
 8001b36:	f04f 0300 	mov.w	r3, #0
 8001b3a:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
	int32_t AuxBuffer[5] = {0};
 8001b3e:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 8001b42:	2300      	movs	r3, #0
 8001b44:	6013      	str	r3, [r2, #0]
 8001b46:	6053      	str	r3, [r2, #4]
 8001b48:	6093      	str	r3, [r2, #8]
 8001b4a:	60d3      	str	r3, [r2, #12]
 8001b4c:	6113      	str	r3, [r2, #16]

	for(uint8_t n = 0;n<5;n++){
 8001b4e:	2300      	movs	r3, #0
 8001b50:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 8001b54:	e016      	b.n	8001b84 <MPU6050_getPromModule+0x5c>
		AuxBuffer[n] = DataStruct->PromBuffer[n].Accel_X_RAW;
 8001b56:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001b5a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001b5c:	3304      	adds	r3, #4
 8001b5e:	011b      	lsls	r3, r3, #4
 8001b60:	4413      	add	r3, r2
 8001b62:	3304      	adds	r3, #4
 8001b64:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001b68:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001b6c:	009b      	lsls	r3, r3, #2
 8001b6e:	3330      	adds	r3, #48	@ 0x30
 8001b70:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8001b74:	440b      	add	r3, r1
 8001b76:	f843 2c24 	str.w	r2, [r3, #-36]
	for(uint8_t n = 0;n<5;n++){
 8001b7a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001b7e:	3301      	adds	r3, #1
 8001b80:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 8001b84:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001b88:	2b04      	cmp	r3, #4
 8001b8a:	d9e4      	bls.n	8001b56 <MPU6050_getPromModule+0x2e>
	}
	for(uint8_t n = 0;n<4;n++){
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
 8001b92:	e02d      	b.n	8001bf0 <MPU6050_getPromModule+0xc8>

		DataStruct->PromBuffer[n+1].Accel_X_RAW = AuxBuffer[n];
 8001b94:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001b98:	009b      	lsls	r3, r3, #2
 8001b9a:	3330      	adds	r3, #48	@ 0x30
 8001b9c:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 8001ba0:	4413      	add	r3, r2
 8001ba2:	f853 2c24 	ldr.w	r2, [r3, #-36]
 8001ba6:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001baa:	3301      	adds	r3, #1
 8001bac:	b211      	sxth	r1, r2
 8001bae:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001bb0:	3304      	adds	r3, #4
 8001bb2:	011b      	lsls	r3, r3, #4
 8001bb4:	4413      	add	r3, r2
 8001bb6:	1d1a      	adds	r2, r3, #4
 8001bb8:	460b      	mov	r3, r1
 8001bba:	8013      	strh	r3, [r2, #0]
		Buffer += DataStruct->PromBuffer[n].Accel_X_RAW;
 8001bbc:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001bc0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001bc2:	3304      	adds	r3, #4
 8001bc4:	011b      	lsls	r3, r3, #4
 8001bc6:	4413      	add	r3, r2
 8001bc8:	3304      	adds	r3, #4
 8001bca:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bce:	b21b      	sxth	r3, r3
 8001bd0:	17da      	asrs	r2, r3, #31
 8001bd2:	461c      	mov	r4, r3
 8001bd4:	4615      	mov	r5, r2
 8001bd6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001bda:	eb12 0804 	adds.w	r8, r2, r4
 8001bde:	eb43 0905 	adc.w	r9, r3, r5
 8001be2:	e9c7 891c 	strd	r8, r9, [r7, #112]	@ 0x70
	for(uint8_t n = 0;n<4;n++){
 8001be6:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001bea:	3301      	adds	r3, #1
 8001bec:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
 8001bf0:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001bf4:	2b03      	cmp	r3, #3
 8001bf6:	d9cd      	bls.n	8001b94 <MPU6050_getPromModule+0x6c>
	}
	DataStruct->PromBuffer[0].Accel_X_RAW = DataStruct->Accel_X_RAW;
 8001bf8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001bfa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bfe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001c00:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
	Buffer += DataStruct->PromBuffer[0].Accel_X_RAW;
 8001c04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001c06:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8001c0a:	b21b      	sxth	r3, r3
 8001c0c:	17da      	asrs	r2, r3, #31
 8001c0e:	469a      	mov	sl, r3
 8001c10:	4693      	mov	fp, r2
 8001c12:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001c16:	eb12 010a 	adds.w	r1, r2, sl
 8001c1a:	6239      	str	r1, [r7, #32]
 8001c1c:	eb43 030b 	adc.w	r3, r3, fp
 8001c20:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c22:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8001c26:	e9c7 341c 	strd	r3, r4, [r7, #112]	@ 0x70
	DataStruct->Prom.Accel_X_RAW = Buffer / 5;
 8001c2a:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8001c2e:	f04f 0205 	mov.w	r2, #5
 8001c32:	f04f 0300 	mov.w	r3, #0
 8001c36:	f7fe ff83 	bl	8000b40 <__aeabi_ldivmod>
 8001c3a:	4602      	mov	r2, r0
 8001c3c:	460b      	mov	r3, r1
 8001c3e:	b213      	sxth	r3, r2
 8001c40:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001c42:	f8a2 3094 	strh.w	r3, [r2, #148]	@ 0x94

	Buffer = 0;
 8001c46:	f04f 0200 	mov.w	r2, #0
 8001c4a:	f04f 0300 	mov.w	r3, #0
 8001c4e:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70

	for(uint8_t n = 0;n<5;n++){
 8001c52:	2300      	movs	r3, #0
 8001c54:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d
 8001c58:	e016      	b.n	8001c88 <MPU6050_getPromModule+0x160>
		AuxBuffer[n] = DataStruct->PromBuffer[n].Accel_Y_RAW;
 8001c5a:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001c5e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001c60:	3304      	adds	r3, #4
 8001c62:	011b      	lsls	r3, r3, #4
 8001c64:	4413      	add	r3, r2
 8001c66:	3306      	adds	r3, #6
 8001c68:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001c6c:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001c70:	009b      	lsls	r3, r3, #2
 8001c72:	3330      	adds	r3, #48	@ 0x30
 8001c74:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8001c78:	440b      	add	r3, r1
 8001c7a:	f843 2c24 	str.w	r2, [r3, #-36]
	for(uint8_t n = 0;n<5;n++){
 8001c7e:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001c82:	3301      	adds	r3, #1
 8001c84:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d
 8001c88:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001c8c:	2b04      	cmp	r3, #4
 8001c8e:	d9e4      	bls.n	8001c5a <MPU6050_getPromModule+0x132>
	}
	for(uint8_t n = 0;n<4;n++){
 8001c90:	2300      	movs	r3, #0
 8001c92:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
 8001c96:	e033      	b.n	8001d00 <MPU6050_getPromModule+0x1d8>

		DataStruct->PromBuffer[n+1].Accel_Y_RAW = AuxBuffer[n];
 8001c98:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 8001c9c:	009b      	lsls	r3, r3, #2
 8001c9e:	3330      	adds	r3, #48	@ 0x30
 8001ca0:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 8001ca4:	4413      	add	r3, r2
 8001ca6:	f853 2c24 	ldr.w	r2, [r3, #-36]
 8001caa:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 8001cae:	3301      	adds	r3, #1
 8001cb0:	b211      	sxth	r1, r2
 8001cb2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001cb4:	3304      	adds	r3, #4
 8001cb6:	011b      	lsls	r3, r3, #4
 8001cb8:	4413      	add	r3, r2
 8001cba:	1d9a      	adds	r2, r3, #6
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	8013      	strh	r3, [r2, #0]
		Buffer += DataStruct->PromBuffer[n].Accel_Y_RAW;
 8001cc0:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 8001cc4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001cc6:	3304      	adds	r3, #4
 8001cc8:	011b      	lsls	r3, r3, #4
 8001cca:	4413      	add	r3, r2
 8001ccc:	3306      	adds	r3, #6
 8001cce:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cd2:	b21b      	sxth	r3, r3
 8001cd4:	17da      	asrs	r2, r3, #31
 8001cd6:	643b      	str	r3, [r7, #64]	@ 0x40
 8001cd8:	647a      	str	r2, [r7, #68]	@ 0x44
 8001cda:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001cde:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 8001ce2:	4621      	mov	r1, r4
 8001ce4:	1851      	adds	r1, r2, r1
 8001ce6:	61b9      	str	r1, [r7, #24]
 8001ce8:	4629      	mov	r1, r5
 8001cea:	414b      	adcs	r3, r1
 8001cec:	61fb      	str	r3, [r7, #28]
 8001cee:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8001cf2:	e9c7 341c 	strd	r3, r4, [r7, #112]	@ 0x70
	for(uint8_t n = 0;n<4;n++){
 8001cf6:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 8001cfa:	3301      	adds	r3, #1
 8001cfc:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
 8001d00:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 8001d04:	2b03      	cmp	r3, #3
 8001d06:	d9c7      	bls.n	8001c98 <MPU6050_getPromModule+0x170>
	}
	DataStruct->PromBuffer[0].Accel_Y_RAW = DataStruct->Accel_Y_RAW;
 8001d08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001d0a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001d0e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001d10:	f8a2 3046 	strh.w	r3, [r2, #70]	@ 0x46
	Buffer += DataStruct->PromBuffer[0].Accel_Y_RAW;
 8001d14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001d16:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 8001d1a:	b21b      	sxth	r3, r3
 8001d1c:	17da      	asrs	r2, r3, #31
 8001d1e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001d20:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001d22:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001d26:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 8001d2a:	4621      	mov	r1, r4
 8001d2c:	1851      	adds	r1, r2, r1
 8001d2e:	6139      	str	r1, [r7, #16]
 8001d30:	4629      	mov	r1, r5
 8001d32:	eb43 0101 	adc.w	r1, r3, r1
 8001d36:	6179      	str	r1, [r7, #20]
 8001d38:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001d3c:	e9c7 341c 	strd	r3, r4, [r7, #112]	@ 0x70
	DataStruct->Prom.Accel_Y_RAW = Buffer / 5;
 8001d40:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8001d44:	f04f 0205 	mov.w	r2, #5
 8001d48:	f04f 0300 	mov.w	r3, #0
 8001d4c:	f7fe fef8 	bl	8000b40 <__aeabi_ldivmod>
 8001d50:	4602      	mov	r2, r0
 8001d52:	460b      	mov	r3, r1
 8001d54:	b212      	sxth	r2, r2
 8001d56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001d58:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96

	Buffer = 0;
 8001d5c:	f04f 0200 	mov.w	r2, #0
 8001d60:	f04f 0300 	mov.w	r3, #0
 8001d64:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70

	for(uint8_t n = 0;n<5;n++){
 8001d68:	2300      	movs	r3, #0
 8001d6a:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
 8001d6e:	e016      	b.n	8001d9e <MPU6050_getPromModule+0x276>
		AuxBuffer[n] = DataStruct->PromBuffer[n].Accel_Z_RAW;
 8001d70:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8001d74:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001d76:	3304      	adds	r3, #4
 8001d78:	011b      	lsls	r3, r3, #4
 8001d7a:	4413      	add	r3, r2
 8001d7c:	3308      	adds	r3, #8
 8001d7e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001d82:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	3330      	adds	r3, #48	@ 0x30
 8001d8a:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8001d8e:	440b      	add	r3, r1
 8001d90:	f843 2c24 	str.w	r2, [r3, #-36]
	for(uint8_t n = 0;n<5;n++){
 8001d94:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8001d98:	3301      	adds	r3, #1
 8001d9a:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
 8001d9e:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8001da2:	2b04      	cmp	r3, #4
 8001da4:	d9e4      	bls.n	8001d70 <MPU6050_getPromModule+0x248>
	}
	for(uint8_t n = 0;n<4;n++){
 8001da6:	2300      	movs	r3, #0
 8001da8:	f887 306a 	strb.w	r3, [r7, #106]	@ 0x6a
 8001dac:	e033      	b.n	8001e16 <MPU6050_getPromModule+0x2ee>

		DataStruct->PromBuffer[n+1].Accel_Z_RAW = AuxBuffer[n];
 8001dae:	f897 306a 	ldrb.w	r3, [r7, #106]	@ 0x6a
 8001db2:	009b      	lsls	r3, r3, #2
 8001db4:	3330      	adds	r3, #48	@ 0x30
 8001db6:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 8001dba:	4413      	add	r3, r2
 8001dbc:	f853 2c24 	ldr.w	r2, [r3, #-36]
 8001dc0:	f897 306a 	ldrb.w	r3, [r7, #106]	@ 0x6a
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	b211      	sxth	r1, r2
 8001dc8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001dca:	3304      	adds	r3, #4
 8001dcc:	011b      	lsls	r3, r3, #4
 8001dce:	4413      	add	r3, r2
 8001dd0:	3308      	adds	r3, #8
 8001dd2:	460a      	mov	r2, r1
 8001dd4:	801a      	strh	r2, [r3, #0]
		Buffer += DataStruct->PromBuffer[n].Accel_Z_RAW;
 8001dd6:	f897 306a 	ldrb.w	r3, [r7, #106]	@ 0x6a
 8001dda:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001ddc:	3304      	adds	r3, #4
 8001dde:	011b      	lsls	r3, r3, #4
 8001de0:	4413      	add	r3, r2
 8001de2:	3308      	adds	r3, #8
 8001de4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001de8:	b21b      	sxth	r3, r3
 8001dea:	17da      	asrs	r2, r3, #31
 8001dec:	633b      	str	r3, [r7, #48]	@ 0x30
 8001dee:	637a      	str	r2, [r7, #52]	@ 0x34
 8001df0:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001df4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001df8:	4621      	mov	r1, r4
 8001dfa:	1851      	adds	r1, r2, r1
 8001dfc:	60b9      	str	r1, [r7, #8]
 8001dfe:	4629      	mov	r1, r5
 8001e00:	414b      	adcs	r3, r1
 8001e02:	60fb      	str	r3, [r7, #12]
 8001e04:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001e08:	e9c7 341c 	strd	r3, r4, [r7, #112]	@ 0x70
	for(uint8_t n = 0;n<4;n++){
 8001e0c:	f897 306a 	ldrb.w	r3, [r7, #106]	@ 0x6a
 8001e10:	3301      	adds	r3, #1
 8001e12:	f887 306a 	strb.w	r3, [r7, #106]	@ 0x6a
 8001e16:	f897 306a 	ldrb.w	r3, [r7, #106]	@ 0x6a
 8001e1a:	2b03      	cmp	r3, #3
 8001e1c:	d9c7      	bls.n	8001dae <MPU6050_getPromModule+0x286>
	}
	DataStruct->PromBuffer[0].Accel_Z_RAW = DataStruct->Accel_Z_RAW;
 8001e1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001e20:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8001e24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001e26:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
	Buffer += DataStruct->PromBuffer[0].Accel_Z_RAW;
 8001e2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001e2c:	f9b3 3048 	ldrsh.w	r3, [r3, #72]	@ 0x48
 8001e30:	b21b      	sxth	r3, r3
 8001e32:	17da      	asrs	r2, r3, #31
 8001e34:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001e36:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001e38:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001e3c:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 8001e40:	4621      	mov	r1, r4
 8001e42:	1851      	adds	r1, r2, r1
 8001e44:	6039      	str	r1, [r7, #0]
 8001e46:	4629      	mov	r1, r5
 8001e48:	eb43 0101 	adc.w	r1, r3, r1
 8001e4c:	6079      	str	r1, [r7, #4]
 8001e4e:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001e52:	e9c7 341c 	strd	r3, r4, [r7, #112]	@ 0x70
	DataStruct->Prom.Accel_Z_RAW = Buffer / 5;
 8001e56:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8001e5a:	f04f 0205 	mov.w	r2, #5
 8001e5e:	f04f 0300 	mov.w	r3, #0
 8001e62:	f7fe fe6d 	bl	8000b40 <__aeabi_ldivmod>
 8001e66:	4602      	mov	r2, r0
 8001e68:	460b      	mov	r3, r1
 8001e6a:	b212      	sxth	r2, r2
 8001e6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001e6e:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98


}
 8001e72:	bf00      	nop
 8001e74:	3778      	adds	r7, #120	@ 0x78
 8001e76:	46bd      	mov	sp, r7
 8001e78:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08001e7c <MPU6050_status>:

uint8_t MPU6050_status(void){
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b086      	sub	sp, #24
 8001e80:	af04      	add	r7, sp, #16
	uint8_t check  = 0;
 8001e82:	2300      	movs	r3, #0
 8001e84:	71bb      	strb	r3, [r7, #6]
	uint8_t status = 0;
 8001e86:	2300      	movs	r3, #0
 8001e88:	71fb      	strb	r3, [r7, #7]

	static uint8_t eCont1 = 0, eCont2 = 0;

	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8001e8a:	230a      	movs	r3, #10
 8001e8c:	9302      	str	r3, [sp, #8]
 8001e8e:	2301      	movs	r3, #1
 8001e90:	9301      	str	r3, [sp, #4]
 8001e92:	1dbb      	adds	r3, r7, #6
 8001e94:	9300      	str	r3, [sp, #0]
 8001e96:	2301      	movs	r3, #1
 8001e98:	2275      	movs	r2, #117	@ 0x75
 8001e9a:	21d0      	movs	r1, #208	@ 0xd0
 8001e9c:	4822      	ldr	r0, [pc, #136]	@ (8001f28 <MPU6050_status+0xac>)
 8001e9e:	f004 fdcf 	bl	8006a40 <HAL_I2C_Mem_Read>
	if(check != 104){
 8001ea2:	79bb      	ldrb	r3, [r7, #6]
 8001ea4:	2b68      	cmp	r3, #104	@ 0x68
 8001ea6:	d011      	beq.n	8001ecc <MPU6050_status+0x50>
		eCont1++;
 8001ea8:	4b20      	ldr	r3, [pc, #128]	@ (8001f2c <MPU6050_status+0xb0>)
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	3301      	adds	r3, #1
 8001eae:	b2da      	uxtb	r2, r3
 8001eb0:	4b1e      	ldr	r3, [pc, #120]	@ (8001f2c <MPU6050_status+0xb0>)
 8001eb2:	701a      	strb	r2, [r3, #0]
		if(eCont1 > 2){
 8001eb4:	4b1d      	ldr	r3, [pc, #116]	@ (8001f2c <MPU6050_status+0xb0>)
 8001eb6:	781b      	ldrb	r3, [r3, #0]
 8001eb8:	2b02      	cmp	r3, #2
 8001eba:	d90a      	bls.n	8001ed2 <MPU6050_status+0x56>
			status |= 0x01;
 8001ebc:	79fb      	ldrb	r3, [r7, #7]
 8001ebe:	f043 0301 	orr.w	r3, r3, #1
 8001ec2:	71fb      	strb	r3, [r7, #7]
			eCont1 = 3;
 8001ec4:	4b19      	ldr	r3, [pc, #100]	@ (8001f2c <MPU6050_status+0xb0>)
 8001ec6:	2203      	movs	r2, #3
 8001ec8:	701a      	strb	r2, [r3, #0]
 8001eca:	e002      	b.n	8001ed2 <MPU6050_status+0x56>
		}
	}
	else{
		eCont1 = 0;
 8001ecc:	4b17      	ldr	r3, [pc, #92]	@ (8001f2c <MPU6050_status+0xb0>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	701a      	strb	r2, [r3, #0]
	}
	check = 0;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	71bb      	strb	r3, [r7, #6]

	HAL_I2C_Mem_Read(&hi2c2, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8001ed6:	230a      	movs	r3, #10
 8001ed8:	9302      	str	r3, [sp, #8]
 8001eda:	2301      	movs	r3, #1
 8001edc:	9301      	str	r3, [sp, #4]
 8001ede:	1dbb      	adds	r3, r7, #6
 8001ee0:	9300      	str	r3, [sp, #0]
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	2275      	movs	r2, #117	@ 0x75
 8001ee6:	21d0      	movs	r1, #208	@ 0xd0
 8001ee8:	4811      	ldr	r0, [pc, #68]	@ (8001f30 <MPU6050_status+0xb4>)
 8001eea:	f004 fda9 	bl	8006a40 <HAL_I2C_Mem_Read>
	if(check != 104){
 8001eee:	79bb      	ldrb	r3, [r7, #6]
 8001ef0:	2b68      	cmp	r3, #104	@ 0x68
 8001ef2:	d011      	beq.n	8001f18 <MPU6050_status+0x9c>
		eCont2++;
 8001ef4:	4b0f      	ldr	r3, [pc, #60]	@ (8001f34 <MPU6050_status+0xb8>)
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	3301      	adds	r3, #1
 8001efa:	b2da      	uxtb	r2, r3
 8001efc:	4b0d      	ldr	r3, [pc, #52]	@ (8001f34 <MPU6050_status+0xb8>)
 8001efe:	701a      	strb	r2, [r3, #0]
		if(eCont1 > 2){
 8001f00:	4b0a      	ldr	r3, [pc, #40]	@ (8001f2c <MPU6050_status+0xb0>)
 8001f02:	781b      	ldrb	r3, [r3, #0]
 8001f04:	2b02      	cmp	r3, #2
 8001f06:	d90a      	bls.n	8001f1e <MPU6050_status+0xa2>
			status |= 0x01;
 8001f08:	79fb      	ldrb	r3, [r7, #7]
 8001f0a:	f043 0301 	orr.w	r3, r3, #1
 8001f0e:	71fb      	strb	r3, [r7, #7]
			eCont2 = 3;
 8001f10:	4b08      	ldr	r3, [pc, #32]	@ (8001f34 <MPU6050_status+0xb8>)
 8001f12:	2203      	movs	r2, #3
 8001f14:	701a      	strb	r2, [r3, #0]
 8001f16:	e002      	b.n	8001f1e <MPU6050_status+0xa2>
		}
	}
	else{
		eCont2 = 0;
 8001f18:	4b06      	ldr	r3, [pc, #24]	@ (8001f34 <MPU6050_status+0xb8>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	701a      	strb	r2, [r3, #0]
	}

	return status;
 8001f1e:	79fb      	ldrb	r3, [r7, #7]
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3708      	adds	r7, #8
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	200008b8 	.word	0x200008b8
 8001f2c:	200003b8 	.word	0x200003b8
 8001f30:	2000090c 	.word	0x2000090c
 8001f34:	200003b9 	.word	0x200003b9

08001f38 <MPU6050_memoryRefresh>:

void MPU6050_memoryRefresh(void){
 8001f38:	b480      	push	{r7}
 8001f3a:	af00      	add	r7, sp, #0
	MPU6050.Module_1.OffSet.Ax_Offset = MEMORY.str.MPU6050_1.Ax_Offset;
 8001f3c:	4b26      	ldr	r3, [pc, #152]	@ (8001fd8 <MPU6050_memoryRefresh+0xa0>)
 8001f3e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001f42:	4b26      	ldr	r3, [pc, #152]	@ (8001fdc <MPU6050_memoryRefresh+0xa4>)
 8001f44:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
	MPU6050.Module_1.OffSet.Ay_Offset = MEMORY.str.MPU6050_1.Ay_Offset;
 8001f48:	4b23      	ldr	r3, [pc, #140]	@ (8001fd8 <MPU6050_memoryRefresh+0xa0>)
 8001f4a:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8001f4e:	4b23      	ldr	r3, [pc, #140]	@ (8001fdc <MPU6050_memoryRefresh+0xa4>)
 8001f50:	f8a3 20a6 	strh.w	r2, [r3, #166]	@ 0xa6
	MPU6050.Module_1.OffSet.Az_Offset = MEMORY.str.MPU6050_1.Az_Offset;
 8001f54:	4b20      	ldr	r3, [pc, #128]	@ (8001fd8 <MPU6050_memoryRefresh+0xa0>)
 8001f56:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8001f5a:	4b20      	ldr	r3, [pc, #128]	@ (8001fdc <MPU6050_memoryRefresh+0xa4>)
 8001f5c:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8

	MPU6050.Module_1.OffSet.Gx_Offset = MEMORY.str.MPU6050_1.Gx_Offset;
 8001f60:	4b1d      	ldr	r3, [pc, #116]	@ (8001fd8 <MPU6050_memoryRefresh+0xa0>)
 8001f62:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8001f66:	4b1d      	ldr	r3, [pc, #116]	@ (8001fdc <MPU6050_memoryRefresh+0xa4>)
 8001f68:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
	MPU6050.Module_1.OffSet.Gy_Offset = MEMORY.str.MPU6050_1.Gy_Offset;
 8001f6c:	4b1a      	ldr	r3, [pc, #104]	@ (8001fd8 <MPU6050_memoryRefresh+0xa0>)
 8001f6e:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 8001f72:	4b1a      	ldr	r3, [pc, #104]	@ (8001fdc <MPU6050_memoryRefresh+0xa4>)
 8001f74:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
	MPU6050.Module_1.OffSet.Gz_Offset = MEMORY.str.MPU6050_1.Gz_Offset;
 8001f78:	4b17      	ldr	r3, [pc, #92]	@ (8001fd8 <MPU6050_memoryRefresh+0xa0>)
 8001f7a:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001f7e:	4b17      	ldr	r3, [pc, #92]	@ (8001fdc <MPU6050_memoryRefresh+0xa4>)
 8001f80:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae

	MPU6050.Module_2.OffSet.Ax_Offset = MEMORY.str.MPU6050_2.Ax_Offset;
 8001f84:	4b14      	ldr	r3, [pc, #80]	@ (8001fd8 <MPU6050_memoryRefresh+0xa0>)
 8001f86:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 8001f8a:	4b14      	ldr	r3, [pc, #80]	@ (8001fdc <MPU6050_memoryRefresh+0xa4>)
 8001f8c:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
	MPU6050.Module_2.OffSet.Ay_Offset = MEMORY.str.MPU6050_2.Ay_Offset;
 8001f90:	4b11      	ldr	r3, [pc, #68]	@ (8001fd8 <MPU6050_memoryRefresh+0xa0>)
 8001f92:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8001f96:	4b11      	ldr	r3, [pc, #68]	@ (8001fdc <MPU6050_memoryRefresh+0xa4>)
 8001f98:	f8a3 2156 	strh.w	r2, [r3, #342]	@ 0x156
	MPU6050.Module_2.OffSet.Az_Offset = MEMORY.str.MPU6050_2.Az_Offset;
 8001f9c:	4b0e      	ldr	r3, [pc, #56]	@ (8001fd8 <MPU6050_memoryRefresh+0xa0>)
 8001f9e:	f9b3 2010 	ldrsh.w	r2, [r3, #16]
 8001fa2:	4b0e      	ldr	r3, [pc, #56]	@ (8001fdc <MPU6050_memoryRefresh+0xa4>)
 8001fa4:	f8a3 2158 	strh.w	r2, [r3, #344]	@ 0x158

	MPU6050.Module_2.OffSet.Gx_Offset = MEMORY.str.MPU6050_2.Gx_Offset;
 8001fa8:	4b0b      	ldr	r3, [pc, #44]	@ (8001fd8 <MPU6050_memoryRefresh+0xa0>)
 8001faa:	f9b3 2012 	ldrsh.w	r2, [r3, #18]
 8001fae:	4b0b      	ldr	r3, [pc, #44]	@ (8001fdc <MPU6050_memoryRefresh+0xa4>)
 8001fb0:	f8a3 215a 	strh.w	r2, [r3, #346]	@ 0x15a
	MPU6050.Module_2.OffSet.Gy_Offset = MEMORY.str.MPU6050_2.Gy_Offset;
 8001fb4:	4b08      	ldr	r3, [pc, #32]	@ (8001fd8 <MPU6050_memoryRefresh+0xa0>)
 8001fb6:	f9b3 2014 	ldrsh.w	r2, [r3, #20]
 8001fba:	4b08      	ldr	r3, [pc, #32]	@ (8001fdc <MPU6050_memoryRefresh+0xa4>)
 8001fbc:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
	MPU6050.Module_2.OffSet.Gz_Offset = MEMORY.str.MPU6050_2.Gz_Offset;
 8001fc0:	4b05      	ldr	r3, [pc, #20]	@ (8001fd8 <MPU6050_memoryRefresh+0xa0>)
 8001fc2:	f9b3 2016 	ldrsh.w	r2, [r3, #22]
 8001fc6:	4b05      	ldr	r3, [pc, #20]	@ (8001fdc <MPU6050_memoryRefresh+0xa4>)
 8001fc8:	f8a3 215e 	strh.w	r2, [r3, #350]	@ 0x15e
}
 8001fcc:	bf00      	nop
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd4:	4770      	bx	lr
 8001fd6:	bf00      	nop
 8001fd8:	20000848 	.word	0x20000848
 8001fdc:	20000198 	.word	0x20000198

08001fe0 <MPU6050_calibration>:

void MPU6050_calibration(void){
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0



    MEMORY.str.MPU6050_1.Ax_Offset += MPU6050.Module_1.Accel_X_RAW;
 8001fe4:	4b53      	ldr	r3, [pc, #332]	@ (8002134 <MPU6050_calibration+0x154>)
 8001fe6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fea:	b29a      	uxth	r2, r3
 8001fec:	4b52      	ldr	r3, [pc, #328]	@ (8002138 <MPU6050_calibration+0x158>)
 8001fee:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ff2:	b29b      	uxth	r3, r3
 8001ff4:	4413      	add	r3, r2
 8001ff6:	b29b      	uxth	r3, r3
 8001ff8:	b21a      	sxth	r2, r3
 8001ffa:	4b4e      	ldr	r3, [pc, #312]	@ (8002134 <MPU6050_calibration+0x154>)
 8001ffc:	801a      	strh	r2, [r3, #0]
    MEMORY.str.MPU6050_1.Ay_Offset += MPU6050.Module_1.Accel_Y_RAW;
 8001ffe:	4b4d      	ldr	r3, [pc, #308]	@ (8002134 <MPU6050_calibration+0x154>)
 8002000:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002004:	b29a      	uxth	r2, r3
 8002006:	4b4c      	ldr	r3, [pc, #304]	@ (8002138 <MPU6050_calibration+0x158>)
 8002008:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800200c:	b29b      	uxth	r3, r3
 800200e:	4413      	add	r3, r2
 8002010:	b29b      	uxth	r3, r3
 8002012:	b21a      	sxth	r2, r3
 8002014:	4b47      	ldr	r3, [pc, #284]	@ (8002134 <MPU6050_calibration+0x154>)
 8002016:	805a      	strh	r2, [r3, #2]
    MEMORY.str.MPU6050_1.Az_Offset += MPU6050.Module_1.Accel_Z_RAW - 2048;
 8002018:	4b46      	ldr	r3, [pc, #280]	@ (8002134 <MPU6050_calibration+0x154>)
 800201a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800201e:	b29a      	uxth	r2, r3
 8002020:	4b45      	ldr	r3, [pc, #276]	@ (8002138 <MPU6050_calibration+0x158>)
 8002022:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002026:	b29b      	uxth	r3, r3
 8002028:	4413      	add	r3, r2
 800202a:	b29b      	uxth	r3, r3
 800202c:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 8002030:	b29b      	uxth	r3, r3
 8002032:	b21a      	sxth	r2, r3
 8002034:	4b3f      	ldr	r3, [pc, #252]	@ (8002134 <MPU6050_calibration+0x154>)
 8002036:	809a      	strh	r2, [r3, #4]

    MEMORY.str.MPU6050_2.Ax_Offset += MPU6050.Module_2.Accel_X_RAW;
 8002038:	4b3e      	ldr	r3, [pc, #248]	@ (8002134 <MPU6050_calibration+0x154>)
 800203a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800203e:	b29a      	uxth	r2, r3
 8002040:	4b3d      	ldr	r3, [pc, #244]	@ (8002138 <MPU6050_calibration+0x158>)
 8002042:	f9b3 30b0 	ldrsh.w	r3, [r3, #176]	@ 0xb0
 8002046:	b29b      	uxth	r3, r3
 8002048:	4413      	add	r3, r2
 800204a:	b29b      	uxth	r3, r3
 800204c:	b21a      	sxth	r2, r3
 800204e:	4b39      	ldr	r3, [pc, #228]	@ (8002134 <MPU6050_calibration+0x154>)
 8002050:	819a      	strh	r2, [r3, #12]
    MEMORY.str.MPU6050_2.Ay_Offset += MPU6050.Module_2.Accel_Y_RAW;
 8002052:	4b38      	ldr	r3, [pc, #224]	@ (8002134 <MPU6050_calibration+0x154>)
 8002054:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8002058:	b29a      	uxth	r2, r3
 800205a:	4b37      	ldr	r3, [pc, #220]	@ (8002138 <MPU6050_calibration+0x158>)
 800205c:	f9b3 30b2 	ldrsh.w	r3, [r3, #178]	@ 0xb2
 8002060:	b29b      	uxth	r3, r3
 8002062:	4413      	add	r3, r2
 8002064:	b29b      	uxth	r3, r3
 8002066:	b21a      	sxth	r2, r3
 8002068:	4b32      	ldr	r3, [pc, #200]	@ (8002134 <MPU6050_calibration+0x154>)
 800206a:	81da      	strh	r2, [r3, #14]
    MEMORY.str.MPU6050_2.Az_Offset += MPU6050.Module_2.Accel_Z_RAW - 2048;
 800206c:	4b31      	ldr	r3, [pc, #196]	@ (8002134 <MPU6050_calibration+0x154>)
 800206e:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8002072:	b29a      	uxth	r2, r3
 8002074:	4b30      	ldr	r3, [pc, #192]	@ (8002138 <MPU6050_calibration+0x158>)
 8002076:	f9b3 30b4 	ldrsh.w	r3, [r3, #180]	@ 0xb4
 800207a:	b29b      	uxth	r3, r3
 800207c:	4413      	add	r3, r2
 800207e:	b29b      	uxth	r3, r3
 8002080:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 8002084:	b29b      	uxth	r3, r3
 8002086:	b21a      	sxth	r2, r3
 8002088:	4b2a      	ldr	r3, [pc, #168]	@ (8002134 <MPU6050_calibration+0x154>)
 800208a:	821a      	strh	r2, [r3, #16]

    MEMORY.str.MPU6050_1.Gx_Offset += MPU6050.Module_1.Gyro_X_RAW;
 800208c:	4b29      	ldr	r3, [pc, #164]	@ (8002134 <MPU6050_calibration+0x154>)
 800208e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002092:	b29a      	uxth	r2, r3
 8002094:	4b28      	ldr	r3, [pc, #160]	@ (8002138 <MPU6050_calibration+0x158>)
 8002096:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800209a:	b29b      	uxth	r3, r3
 800209c:	4413      	add	r3, r2
 800209e:	b29b      	uxth	r3, r3
 80020a0:	b21a      	sxth	r2, r3
 80020a2:	4b24      	ldr	r3, [pc, #144]	@ (8002134 <MPU6050_calibration+0x154>)
 80020a4:	80da      	strh	r2, [r3, #6]
    MEMORY.str.MPU6050_1.Gy_Offset += MPU6050.Module_1.Gyro_Y_RAW;
 80020a6:	4b23      	ldr	r3, [pc, #140]	@ (8002134 <MPU6050_calibration+0x154>)
 80020a8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80020ac:	b29a      	uxth	r2, r3
 80020ae:	4b22      	ldr	r3, [pc, #136]	@ (8002138 <MPU6050_calibration+0x158>)
 80020b0:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 80020b4:	b29b      	uxth	r3, r3
 80020b6:	4413      	add	r3, r2
 80020b8:	b29b      	uxth	r3, r3
 80020ba:	b21a      	sxth	r2, r3
 80020bc:	4b1d      	ldr	r3, [pc, #116]	@ (8002134 <MPU6050_calibration+0x154>)
 80020be:	811a      	strh	r2, [r3, #8]
    MEMORY.str.MPU6050_1.Gz_Offset += MPU6050.Module_1.Gyro_Z_RAW;
 80020c0:	4b1c      	ldr	r3, [pc, #112]	@ (8002134 <MPU6050_calibration+0x154>)
 80020c2:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80020c6:	b29a      	uxth	r2, r3
 80020c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002138 <MPU6050_calibration+0x158>)
 80020ca:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 80020ce:	b29b      	uxth	r3, r3
 80020d0:	4413      	add	r3, r2
 80020d2:	b29b      	uxth	r3, r3
 80020d4:	b21a      	sxth	r2, r3
 80020d6:	4b17      	ldr	r3, [pc, #92]	@ (8002134 <MPU6050_calibration+0x154>)
 80020d8:	815a      	strh	r2, [r3, #10]

    MEMORY.str.MPU6050_2.Gx_Offset += MPU6050.Module_2.Gyro_X_RAW;
 80020da:	4b16      	ldr	r3, [pc, #88]	@ (8002134 <MPU6050_calibration+0x154>)
 80020dc:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80020e0:	b29a      	uxth	r2, r3
 80020e2:	4b15      	ldr	r3, [pc, #84]	@ (8002138 <MPU6050_calibration+0x158>)
 80020e4:	f9b3 30d0 	ldrsh.w	r3, [r3, #208]	@ 0xd0
 80020e8:	b29b      	uxth	r3, r3
 80020ea:	4413      	add	r3, r2
 80020ec:	b29b      	uxth	r3, r3
 80020ee:	b21a      	sxth	r2, r3
 80020f0:	4b10      	ldr	r3, [pc, #64]	@ (8002134 <MPU6050_calibration+0x154>)
 80020f2:	825a      	strh	r2, [r3, #18]
    MEMORY.str.MPU6050_2.Gy_Offset += MPU6050.Module_2.Gyro_Y_RAW;
 80020f4:	4b0f      	ldr	r3, [pc, #60]	@ (8002134 <MPU6050_calibration+0x154>)
 80020f6:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80020fa:	b29a      	uxth	r2, r3
 80020fc:	4b0e      	ldr	r3, [pc, #56]	@ (8002138 <MPU6050_calibration+0x158>)
 80020fe:	f9b3 30d2 	ldrsh.w	r3, [r3, #210]	@ 0xd2
 8002102:	b29b      	uxth	r3, r3
 8002104:	4413      	add	r3, r2
 8002106:	b29b      	uxth	r3, r3
 8002108:	b21a      	sxth	r2, r3
 800210a:	4b0a      	ldr	r3, [pc, #40]	@ (8002134 <MPU6050_calibration+0x154>)
 800210c:	829a      	strh	r2, [r3, #20]
    MEMORY.str.MPU6050_2.Gz_Offset += MPU6050.Module_2.Gyro_Z_RAW;
 800210e:	4b09      	ldr	r3, [pc, #36]	@ (8002134 <MPU6050_calibration+0x154>)
 8002110:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8002114:	b29a      	uxth	r2, r3
 8002116:	4b08      	ldr	r3, [pc, #32]	@ (8002138 <MPU6050_calibration+0x158>)
 8002118:	f9b3 30d4 	ldrsh.w	r3, [r3, #212]	@ 0xd4
 800211c:	b29b      	uxth	r3, r3
 800211e:	4413      	add	r3, r2
 8002120:	b29b      	uxth	r3, r3
 8002122:	b21a      	sxth	r2, r3
 8002124:	4b03      	ldr	r3, [pc, #12]	@ (8002134 <MPU6050_calibration+0x154>)
 8002126:	82da      	strh	r2, [r3, #22]

    MPU6050_memoryRefresh();
 8002128:	f7ff ff06 	bl	8001f38 <MPU6050_memoryRefresh>
    MEMORY_write();
 800212c:	f000 fff0 	bl	8003110 <MEMORY_write>
}
 8002130:	bf00      	nop
 8002132:	bd80      	pop	{r7, pc}
 8002134:	20000848 	.word	0x20000848
 8002138:	20000198 	.word	0x20000198

0800213c <MPU6050_Init_Module>:



uint8_t MPU6050_Init_Module(I2C_HandleTypeDef *I2Cx) {
 800213c:	b580      	push	{r7, lr}
 800213e:	b088      	sub	sp, #32
 8002140:	af04      	add	r7, sp, #16
 8002142:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8002144:	230a      	movs	r3, #10
 8002146:	9302      	str	r3, [sp, #8]
 8002148:	2301      	movs	r3, #1
 800214a:	9301      	str	r3, [sp, #4]
 800214c:	f107 030f 	add.w	r3, r7, #15
 8002150:	9300      	str	r3, [sp, #0]
 8002152:	2301      	movs	r3, #1
 8002154:	2275      	movs	r2, #117	@ 0x75
 8002156:	21d0      	movs	r1, #208	@ 0xd0
 8002158:	6878      	ldr	r0, [r7, #4]
 800215a:	f004 fc71 	bl	8006a40 <HAL_I2C_Mem_Read>

    if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 800215e:	7bfb      	ldrb	r3, [r7, #15]
 8002160:	2b68      	cmp	r3, #104	@ 0x68
 8002162:	d13d      	bne.n	80021e0 <MPU6050_Init_Module+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 8002164:	2300      	movs	r3, #0
 8002166:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 8002168:	230a      	movs	r3, #10
 800216a:	9302      	str	r3, [sp, #8]
 800216c:	2301      	movs	r3, #1
 800216e:	9301      	str	r3, [sp, #4]
 8002170:	f107 030e 	add.w	r3, r7, #14
 8002174:	9300      	str	r3, [sp, #0]
 8002176:	2301      	movs	r3, #1
 8002178:	226b      	movs	r2, #107	@ 0x6b
 800217a:	21d0      	movs	r1, #208	@ 0xd0
 800217c:	6878      	ldr	r0, [r7, #4]
 800217e:	f004 fb65 	bl	800684c <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 8002182:	2307      	movs	r3, #7
 8002184:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 8002186:	230a      	movs	r3, #10
 8002188:	9302      	str	r3, [sp, #8]
 800218a:	2301      	movs	r3, #1
 800218c:	9301      	str	r3, [sp, #4]
 800218e:	f107 030e 	add.w	r3, r7, #14
 8002192:	9300      	str	r3, [sp, #0]
 8002194:	2301      	movs	r3, #1
 8002196:	2219      	movs	r2, #25
 8002198:	21d0      	movs	r1, #208	@ 0xd0
 800219a:	6878      	ldr	r0, [r7, #4]
 800219c:	f004 fb56 	bl	800684c <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
        Data = 0x18;
 80021a0:	2318      	movs	r3, #24
 80021a2:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 80021a4:	230a      	movs	r3, #10
 80021a6:	9302      	str	r3, [sp, #8]
 80021a8:	2301      	movs	r3, #1
 80021aa:	9301      	str	r3, [sp, #4]
 80021ac:	f107 030e 	add.w	r3, r7, #14
 80021b0:	9300      	str	r3, [sp, #0]
 80021b2:	2301      	movs	r3, #1
 80021b4:	221c      	movs	r2, #28
 80021b6:	21d0      	movs	r1, #208	@ 0xd0
 80021b8:	6878      	ldr	r0, [r7, #4]
 80021ba:	f004 fb47 	bl	800684c <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
        Data = 0x18;
 80021be:	2318      	movs	r3, #24
 80021c0:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 80021c2:	230a      	movs	r3, #10
 80021c4:	9302      	str	r3, [sp, #8]
 80021c6:	2301      	movs	r3, #1
 80021c8:	9301      	str	r3, [sp, #4]
 80021ca:	f107 030e 	add.w	r3, r7, #14
 80021ce:	9300      	str	r3, [sp, #0]
 80021d0:	2301      	movs	r3, #1
 80021d2:	221b      	movs	r2, #27
 80021d4:	21d0      	movs	r1, #208	@ 0xd0
 80021d6:	6878      	ldr	r0, [r7, #4]
 80021d8:	f004 fb38 	bl	800684c <HAL_I2C_Mem_Write>
        return 0;
 80021dc:	2300      	movs	r3, #0
 80021de:	e000      	b.n	80021e2 <MPU6050_Init_Module+0xa6>
    }
    return 1;
 80021e0:	2301      	movs	r3, #1
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	3710      	adds	r7, #16
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	0000      	movs	r0, r0
 80021ec:	0000      	movs	r0, r0
	...

080021f0 <MPU6050_Read_All>:

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct) {
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b08a      	sub	sp, #40	@ 0x28
 80021f4:	af04      	add	r7, sp, #16
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 80021fa:	230a      	movs	r3, #10
 80021fc:	9302      	str	r3, [sp, #8]
 80021fe:	230e      	movs	r3, #14
 8002200:	9301      	str	r3, [sp, #4]
 8002202:	f107 0308 	add.w	r3, r7, #8
 8002206:	9300      	str	r3, [sp, #0]
 8002208:	2301      	movs	r3, #1
 800220a:	223b      	movs	r2, #59	@ 0x3b
 800220c:	21d0      	movs	r1, #208	@ 0xd0
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f004 fc16 	bl	8006a40 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = ((int16_t) (Rec_Data[0] << 8 | Rec_Data[1]) - DataStruct->OffSet.Ax_Offset);
 8002214:	7a3b      	ldrb	r3, [r7, #8]
 8002216:	021b      	lsls	r3, r3, #8
 8002218:	b21a      	sxth	r2, r3
 800221a:	7a7b      	ldrb	r3, [r7, #9]
 800221c:	b21b      	sxth	r3, r3
 800221e:	4313      	orrs	r3, r2
 8002220:	b21b      	sxth	r3, r3
 8002222:	b29a      	uxth	r2, r3
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	f9b3 30a4 	ldrsh.w	r3, [r3, #164]	@ 0xa4
 800222a:	b29b      	uxth	r3, r3
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	b29b      	uxth	r3, r3
 8002230:	b21a      	sxth	r2, r3
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = ((int16_t) (Rec_Data[2] << 8 | Rec_Data[3]) - DataStruct->OffSet.Ay_Offset);
 8002236:	7abb      	ldrb	r3, [r7, #10]
 8002238:	021b      	lsls	r3, r3, #8
 800223a:	b21a      	sxth	r2, r3
 800223c:	7afb      	ldrb	r3, [r7, #11]
 800223e:	b21b      	sxth	r3, r3
 8002240:	4313      	orrs	r3, r2
 8002242:	b21b      	sxth	r3, r3
 8002244:	b29a      	uxth	r2, r3
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	f9b3 30a6 	ldrsh.w	r3, [r3, #166]	@ 0xa6
 800224c:	b29b      	uxth	r3, r3
 800224e:	1ad3      	subs	r3, r2, r3
 8002250:	b29b      	uxth	r3, r3
 8002252:	b21a      	sxth	r2, r3
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = ((int16_t) (Rec_Data[4] << 8 | Rec_Data[5]) - DataStruct->OffSet.Az_Offset);
 8002258:	7b3b      	ldrb	r3, [r7, #12]
 800225a:	021b      	lsls	r3, r3, #8
 800225c:	b21a      	sxth	r2, r3
 800225e:	7b7b      	ldrb	r3, [r7, #13]
 8002260:	b21b      	sxth	r3, r3
 8002262:	4313      	orrs	r3, r2
 8002264:	b21b      	sxth	r3, r3
 8002266:	b29a      	uxth	r2, r3
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	f9b3 30a8 	ldrsh.w	r3, [r3, #168]	@ 0xa8
 800226e:	b29b      	uxth	r3, r3
 8002270:	1ad3      	subs	r3, r2, r3
 8002272:	b29b      	uxth	r3, r3
 8002274:	b21a      	sxth	r2, r3
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	809a      	strh	r2, [r3, #4]
    temp = (int16_t) (Rec_Data[6] << 8 | Rec_Data[7]);
 800227a:	7bbb      	ldrb	r3, [r7, #14]
 800227c:	021b      	lsls	r3, r3, #8
 800227e:	b21a      	sxth	r2, r3
 8002280:	7bfb      	ldrb	r3, [r7, #15]
 8002282:	b21b      	sxth	r3, r3
 8002284:	4313      	orrs	r3, r2
 8002286:	82fb      	strh	r3, [r7, #22]
    DataStruct->Gyro_X_RAW = ((int16_t) (Rec_Data[8] << 8 | Rec_Data[9])  - DataStruct->OffSet.Gx_Offset);
 8002288:	7c3b      	ldrb	r3, [r7, #16]
 800228a:	021b      	lsls	r3, r3, #8
 800228c:	b21a      	sxth	r2, r3
 800228e:	7c7b      	ldrb	r3, [r7, #17]
 8002290:	b21b      	sxth	r3, r3
 8002292:	4313      	orrs	r3, r2
 8002294:	b21b      	sxth	r3, r3
 8002296:	b29a      	uxth	r2, r3
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	f9b3 30aa 	ldrsh.w	r3, [r3, #170]	@ 0xaa
 800229e:	b29b      	uxth	r3, r3
 80022a0:	1ad3      	subs	r3, r2, r3
 80022a2:	b29b      	uxth	r3, r3
 80022a4:	b21a      	sxth	r2, r3
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = ((int16_t) (Rec_Data[10] << 8 | Rec_Data[11])- DataStruct->OffSet.Gy_Offset);
 80022aa:	7cbb      	ldrb	r3, [r7, #18]
 80022ac:	021b      	lsls	r3, r3, #8
 80022ae:	b21a      	sxth	r2, r3
 80022b0:	7cfb      	ldrb	r3, [r7, #19]
 80022b2:	b21b      	sxth	r3, r3
 80022b4:	4313      	orrs	r3, r2
 80022b6:	b21b      	sxth	r3, r3
 80022b8:	b29a      	uxth	r2, r3
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	f9b3 30ac 	ldrsh.w	r3, [r3, #172]	@ 0xac
 80022c0:	b29b      	uxth	r3, r3
 80022c2:	1ad3      	subs	r3, r2, r3
 80022c4:	b29b      	uxth	r3, r3
 80022c6:	b21a      	sxth	r2, r3
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	845a      	strh	r2, [r3, #34]	@ 0x22
    DataStruct->Gyro_Z_RAW = ((int16_t) (Rec_Data[12] << 8 | Rec_Data[13])- DataStruct->OffSet.Gz_Offset);
 80022cc:	7d3b      	ldrb	r3, [r7, #20]
 80022ce:	021b      	lsls	r3, r3, #8
 80022d0:	b21a      	sxth	r2, r3
 80022d2:	7d7b      	ldrb	r3, [r7, #21]
 80022d4:	b21b      	sxth	r3, r3
 80022d6:	4313      	orrs	r3, r2
 80022d8:	b21b      	sxth	r3, r3
 80022da:	b29a      	uxth	r2, r3
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	f9b3 30ae 	ldrsh.w	r3, [r3, #174]	@ 0xae
 80022e2:	b29b      	uxth	r3, r3
 80022e4:	1ad3      	subs	r3, r2, r3
 80022e6:	b29b      	uxth	r3, r3
 80022e8:	b21a      	sxth	r2, r3
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	849a      	strh	r2, [r3, #36]	@ 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 2048.0;
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80022f4:	4618      	mov	r0, r3
 80022f6:	f7fe f8c1 	bl	800047c <__aeabi_i2d>
 80022fa:	f04f 0200 	mov.w	r2, #0
 80022fe:	4b38      	ldr	r3, [pc, #224]	@ (80023e0 <MPU6050_Read_All+0x1f0>)
 8002300:	f7fe fa50 	bl	80007a4 <__aeabi_ddiv>
 8002304:	4602      	mov	r2, r0
 8002306:	460b      	mov	r3, r1
 8002308:	6839      	ldr	r1, [r7, #0]
 800230a:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 2048.0;
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002314:	4618      	mov	r0, r3
 8002316:	f7fe f8b1 	bl	800047c <__aeabi_i2d>
 800231a:	f04f 0200 	mov.w	r2, #0
 800231e:	4b30      	ldr	r3, [pc, #192]	@ (80023e0 <MPU6050_Read_All+0x1f0>)
 8002320:	f7fe fa40 	bl	80007a4 <__aeabi_ddiv>
 8002324:	4602      	mov	r2, r0
 8002326:	460b      	mov	r3, r1
 8002328:	6839      	ldr	r1, [r7, #0]
 800232a:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002334:	4618      	mov	r0, r3
 8002336:	f7fe f8a1 	bl	800047c <__aeabi_i2d>
 800233a:	f04f 0200 	mov.w	r2, #0
 800233e:	4b28      	ldr	r3, [pc, #160]	@ (80023e0 <MPU6050_Read_All+0x1f0>)
 8002340:	f7fe fa30 	bl	80007a4 <__aeabi_ddiv>
 8002344:	4602      	mov	r2, r0
 8002346:	460b      	mov	r3, r1
 8002348:	6839      	ldr	r1, [r7, #0]
 800234a:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float) ((int16_t) temp / (float) 340.0 + (float) 36.53);
 800234e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002352:	ee07 3a90 	vmov	s15, r3
 8002356:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800235a:	eddf 6a22 	vldr	s13, [pc, #136]	@ 80023e4 <MPU6050_Read_All+0x1f4>
 800235e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002362:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80023e8 <MPU6050_Read_All+0x1f8>
 8002366:	ee77 7a87 	vadd.f32	s15, s15, s14
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 16.4;
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8002376:	4618      	mov	r0, r3
 8002378:	f7fe f880 	bl	800047c <__aeabi_i2d>
 800237c:	a316      	add	r3, pc, #88	@ (adr r3, 80023d8 <MPU6050_Read_All+0x1e8>)
 800237e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002382:	f7fe fa0f 	bl	80007a4 <__aeabi_ddiv>
 8002386:	4602      	mov	r2, r0
 8002388:	460b      	mov	r3, r1
 800238a:	6839      	ldr	r1, [r7, #0]
 800238c:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 16.4;
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 8002396:	4618      	mov	r0, r3
 8002398:	f7fe f870 	bl	800047c <__aeabi_i2d>
 800239c:	a30e      	add	r3, pc, #56	@ (adr r3, 80023d8 <MPU6050_Read_All+0x1e8>)
 800239e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023a2:	f7fe f9ff 	bl	80007a4 <__aeabi_ddiv>
 80023a6:	4602      	mov	r2, r0
 80023a8:	460b      	mov	r3, r1
 80023aa:	6839      	ldr	r1, [r7, #0]
 80023ac:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 16.4;
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 80023b6:	4618      	mov	r0, r3
 80023b8:	f7fe f860 	bl	800047c <__aeabi_i2d>
 80023bc:	a306      	add	r3, pc, #24	@ (adr r3, 80023d8 <MPU6050_Read_All+0x1e8>)
 80023be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023c2:	f7fe f9ef 	bl	80007a4 <__aeabi_ddiv>
 80023c6:	4602      	mov	r2, r0
 80023c8:	460b      	mov	r3, r1
 80023ca:	6839      	ldr	r1, [r7, #0]
 80023cc:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

}
 80023d0:	bf00      	nop
 80023d2:	3718      	adds	r7, #24
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	66666666 	.word	0x66666666
 80023dc:	40306666 	.word	0x40306666
 80023e0:	40a00000 	.word	0x40a00000
 80023e4:	43aa0000 	.word	0x43aa0000
 80023e8:	42121eb8 	.word	0x42121eb8

080023ec <MPU6050_Init>:



void MPU6050_Init(void){
 80023ec:	b580      	push	{r7, lr}
 80023ee:	af00      	add	r7, sp, #0

	MPU6050_Init_Module(&hi2c1);
 80023f0:	4804      	ldr	r0, [pc, #16]	@ (8002404 <MPU6050_Init+0x18>)
 80023f2:	f7ff fea3 	bl	800213c <MPU6050_Init_Module>
	MPU6050_Init_Module(&hi2c2);
 80023f6:	4804      	ldr	r0, [pc, #16]	@ (8002408 <MPU6050_Init+0x1c>)
 80023f8:	f7ff fea0 	bl	800213c <MPU6050_Init_Module>
	MPU6050_memoryRefresh();
 80023fc:	f7ff fd9c 	bl	8001f38 <MPU6050_memoryRefresh>

}
 8002400:	bf00      	nop
 8002402:	bd80      	pop	{r7, pc}
 8002404:	200008b8 	.word	0x200008b8
 8002408:	2000090c 	.word	0x2000090c

0800240c <Refresh_data>:
extern BMP280_t BMP280;

char pahtName[7] = "Data000";
char fileName[] = "FD000.csv";

void Refresh_data(void){
 800240c:	b580      	push	{r7, lr}
 800240e:	af00      	add	r7, sp, #0
	BLACKBOX.AccX = (int16_t)(MPU6050.Data.Ax*100);
 8002410:	4b48      	ldr	r3, [pc, #288]	@ (8002534 <Refresh_data+0x128>)
 8002412:	e9d3 015a 	ldrd	r0, r1, [r3, #360]	@ 0x168
 8002416:	f04f 0200 	mov.w	r2, #0
 800241a:	4b47      	ldr	r3, [pc, #284]	@ (8002538 <Refresh_data+0x12c>)
 800241c:	f7fe f898 	bl	8000550 <__aeabi_dmul>
 8002420:	4602      	mov	r2, r0
 8002422:	460b      	mov	r3, r1
 8002424:	4610      	mov	r0, r2
 8002426:	4619      	mov	r1, r3
 8002428:	f7fe fb42 	bl	8000ab0 <__aeabi_d2iz>
 800242c:	4603      	mov	r3, r0
 800242e:	b21a      	sxth	r2, r3
 8002430:	4b42      	ldr	r3, [pc, #264]	@ (800253c <Refresh_data+0x130>)
 8002432:	801a      	strh	r2, [r3, #0]
	BLACKBOX.AccY = (int16_t)(MPU6050.Data.Ay*100);
 8002434:	4b3f      	ldr	r3, [pc, #252]	@ (8002534 <Refresh_data+0x128>)
 8002436:	e9d3 015c 	ldrd	r0, r1, [r3, #368]	@ 0x170
 800243a:	f04f 0200 	mov.w	r2, #0
 800243e:	4b3e      	ldr	r3, [pc, #248]	@ (8002538 <Refresh_data+0x12c>)
 8002440:	f7fe f886 	bl	8000550 <__aeabi_dmul>
 8002444:	4602      	mov	r2, r0
 8002446:	460b      	mov	r3, r1
 8002448:	4610      	mov	r0, r2
 800244a:	4619      	mov	r1, r3
 800244c:	f7fe fb30 	bl	8000ab0 <__aeabi_d2iz>
 8002450:	4603      	mov	r3, r0
 8002452:	b21a      	sxth	r2, r3
 8002454:	4b39      	ldr	r3, [pc, #228]	@ (800253c <Refresh_data+0x130>)
 8002456:	805a      	strh	r2, [r3, #2]
	BLACKBOX.AccZ = (int16_t)(MPU6050.Data.Az*100);
 8002458:	4b36      	ldr	r3, [pc, #216]	@ (8002534 <Refresh_data+0x128>)
 800245a:	e9d3 015e 	ldrd	r0, r1, [r3, #376]	@ 0x178
 800245e:	f04f 0200 	mov.w	r2, #0
 8002462:	4b35      	ldr	r3, [pc, #212]	@ (8002538 <Refresh_data+0x12c>)
 8002464:	f7fe f874 	bl	8000550 <__aeabi_dmul>
 8002468:	4602      	mov	r2, r0
 800246a:	460b      	mov	r3, r1
 800246c:	4610      	mov	r0, r2
 800246e:	4619      	mov	r1, r3
 8002470:	f7fe fb1e 	bl	8000ab0 <__aeabi_d2iz>
 8002474:	4603      	mov	r3, r0
 8002476:	b21a      	sxth	r2, r3
 8002478:	4b30      	ldr	r3, [pc, #192]	@ (800253c <Refresh_data+0x130>)
 800247a:	809a      	strh	r2, [r3, #4]
	BLACKBOX.GyroX = (int16_t)(MPU6050.Data.Gx*100);
 800247c:	4b2d      	ldr	r3, [pc, #180]	@ (8002534 <Refresh_data+0x128>)
 800247e:	e9d3 0162 	ldrd	r0, r1, [r3, #392]	@ 0x188
 8002482:	f04f 0200 	mov.w	r2, #0
 8002486:	4b2c      	ldr	r3, [pc, #176]	@ (8002538 <Refresh_data+0x12c>)
 8002488:	f7fe f862 	bl	8000550 <__aeabi_dmul>
 800248c:	4602      	mov	r2, r0
 800248e:	460b      	mov	r3, r1
 8002490:	4610      	mov	r0, r2
 8002492:	4619      	mov	r1, r3
 8002494:	f7fe fb0c 	bl	8000ab0 <__aeabi_d2iz>
 8002498:	4603      	mov	r3, r0
 800249a:	b21a      	sxth	r2, r3
 800249c:	4b27      	ldr	r3, [pc, #156]	@ (800253c <Refresh_data+0x130>)
 800249e:	80da      	strh	r2, [r3, #6]
	BLACKBOX.GyroY = (int16_t)(MPU6050.Data.Gy*100);
 80024a0:	4b24      	ldr	r3, [pc, #144]	@ (8002534 <Refresh_data+0x128>)
 80024a2:	e9d3 0164 	ldrd	r0, r1, [r3, #400]	@ 0x190
 80024a6:	f04f 0200 	mov.w	r2, #0
 80024aa:	4b23      	ldr	r3, [pc, #140]	@ (8002538 <Refresh_data+0x12c>)
 80024ac:	f7fe f850 	bl	8000550 <__aeabi_dmul>
 80024b0:	4602      	mov	r2, r0
 80024b2:	460b      	mov	r3, r1
 80024b4:	4610      	mov	r0, r2
 80024b6:	4619      	mov	r1, r3
 80024b8:	f7fe fafa 	bl	8000ab0 <__aeabi_d2iz>
 80024bc:	4603      	mov	r3, r0
 80024be:	b21a      	sxth	r2, r3
 80024c0:	4b1e      	ldr	r3, [pc, #120]	@ (800253c <Refresh_data+0x130>)
 80024c2:	811a      	strh	r2, [r3, #8]
	BLACKBOX.GyroZ = (int16_t)(MPU6050.Data.Gz*100);
 80024c4:	4b1b      	ldr	r3, [pc, #108]	@ (8002534 <Refresh_data+0x128>)
 80024c6:	e9d3 0166 	ldrd	r0, r1, [r3, #408]	@ 0x198
 80024ca:	f04f 0200 	mov.w	r2, #0
 80024ce:	4b1a      	ldr	r3, [pc, #104]	@ (8002538 <Refresh_data+0x12c>)
 80024d0:	f7fe f83e 	bl	8000550 <__aeabi_dmul>
 80024d4:	4602      	mov	r2, r0
 80024d6:	460b      	mov	r3, r1
 80024d8:	4610      	mov	r0, r2
 80024da:	4619      	mov	r1, r3
 80024dc:	f7fe fae8 	bl	8000ab0 <__aeabi_d2iz>
 80024e0:	4603      	mov	r3, r0
 80024e2:	b21a      	sxth	r2, r3
 80024e4:	4b15      	ldr	r3, [pc, #84]	@ (800253c <Refresh_data+0x130>)
 80024e6:	815a      	strh	r2, [r3, #10]
	BLACKBOX.AngX = (int16_t)(MPU6050.KalmanAngleX*100);
 80024e8:	4b12      	ldr	r3, [pc, #72]	@ (8002534 <Refresh_data+0x128>)
 80024ea:	e9d3 0184 	ldrd	r0, r1, [r3, #528]	@ 0x210
 80024ee:	f04f 0200 	mov.w	r2, #0
 80024f2:	4b11      	ldr	r3, [pc, #68]	@ (8002538 <Refresh_data+0x12c>)
 80024f4:	f7fe f82c 	bl	8000550 <__aeabi_dmul>
 80024f8:	4602      	mov	r2, r0
 80024fa:	460b      	mov	r3, r1
 80024fc:	4610      	mov	r0, r2
 80024fe:	4619      	mov	r1, r3
 8002500:	f7fe fad6 	bl	8000ab0 <__aeabi_d2iz>
 8002504:	4603      	mov	r3, r0
 8002506:	b21a      	sxth	r2, r3
 8002508:	4b0c      	ldr	r3, [pc, #48]	@ (800253c <Refresh_data+0x130>)
 800250a:	819a      	strh	r2, [r3, #12]
	BLACKBOX.AngY = (int16_t)(MPU6050.KalmanAngleY*100);
 800250c:	4b09      	ldr	r3, [pc, #36]	@ (8002534 <Refresh_data+0x128>)
 800250e:	e9d3 0186 	ldrd	r0, r1, [r3, #536]	@ 0x218
 8002512:	f04f 0200 	mov.w	r2, #0
 8002516:	4b08      	ldr	r3, [pc, #32]	@ (8002538 <Refresh_data+0x12c>)
 8002518:	f7fe f81a 	bl	8000550 <__aeabi_dmul>
 800251c:	4602      	mov	r2, r0
 800251e:	460b      	mov	r3, r1
 8002520:	4610      	mov	r0, r2
 8002522:	4619      	mov	r1, r3
 8002524:	f7fe fac4 	bl	8000ab0 <__aeabi_d2iz>
 8002528:	4603      	mov	r3, r0
 800252a:	b21a      	sxth	r2, r3
 800252c:	4b03      	ldr	r3, [pc, #12]	@ (800253c <Refresh_data+0x130>)
 800252e:	81da      	strh	r2, [r3, #14]

}
 8002530:	bf00      	nop
 8002532:	bd80      	pop	{r7, pc}
 8002534:	20000198 	.word	0x20000198
 8002538:	40590000 	.word	0x40590000
 800253c:	20000824 	.word	0x20000824

08002540 <Get_NewDir>:

void Get_NewDir(void){
 8002540:	b580      	push	{r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0
	uint8_t Buffer;
	Buffer = MEMORY.str.STATUS.Reset_Number;
 8002546:	4b27      	ldr	r3, [pc, #156]	@ (80025e4 <Get_NewDir+0xa4>)
 8002548:	7f1b      	ldrb	r3, [r3, #28]
 800254a:	71fb      	strb	r3, [r7, #7]


	pahtName[4] = Buffer/100 + 48;
 800254c:	79fb      	ldrb	r3, [r7, #7]
 800254e:	4a26      	ldr	r2, [pc, #152]	@ (80025e8 <Get_NewDir+0xa8>)
 8002550:	fba2 2303 	umull	r2, r3, r2, r3
 8002554:	095b      	lsrs	r3, r3, #5
 8002556:	b2db      	uxtb	r3, r3
 8002558:	3330      	adds	r3, #48	@ 0x30
 800255a:	b2da      	uxtb	r2, r3
 800255c:	4b23      	ldr	r3, [pc, #140]	@ (80025ec <Get_NewDir+0xac>)
 800255e:	711a      	strb	r2, [r3, #4]
	Buffer = Buffer - (Buffer/100)*100;
 8002560:	79fb      	ldrb	r3, [r7, #7]
 8002562:	4a21      	ldr	r2, [pc, #132]	@ (80025e8 <Get_NewDir+0xa8>)
 8002564:	fba2 2303 	umull	r2, r3, r2, r3
 8002568:	095b      	lsrs	r3, r3, #5
 800256a:	b2db      	uxtb	r3, r3
 800256c:	461a      	mov	r2, r3
 800256e:	0092      	lsls	r2, r2, #2
 8002570:	441a      	add	r2, r3
 8002572:	00d2      	lsls	r2, r2, #3
 8002574:	1ad3      	subs	r3, r2, r3
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	b2da      	uxtb	r2, r3
 800257a:	79fb      	ldrb	r3, [r7, #7]
 800257c:	4413      	add	r3, r2
 800257e:	71fb      	strb	r3, [r7, #7]
	pahtName[5]= Buffer/10 + 48;
 8002580:	79fb      	ldrb	r3, [r7, #7]
 8002582:	4a1b      	ldr	r2, [pc, #108]	@ (80025f0 <Get_NewDir+0xb0>)
 8002584:	fba2 2303 	umull	r2, r3, r2, r3
 8002588:	08db      	lsrs	r3, r3, #3
 800258a:	b2db      	uxtb	r3, r3
 800258c:	3330      	adds	r3, #48	@ 0x30
 800258e:	b2da      	uxtb	r2, r3
 8002590:	4b16      	ldr	r3, [pc, #88]	@ (80025ec <Get_NewDir+0xac>)
 8002592:	715a      	strb	r2, [r3, #5]
	Buffer = Buffer - (Buffer/10)*10;
 8002594:	79fb      	ldrb	r3, [r7, #7]
 8002596:	4a16      	ldr	r2, [pc, #88]	@ (80025f0 <Get_NewDir+0xb0>)
 8002598:	fba2 2303 	umull	r2, r3, r2, r3
 800259c:	08db      	lsrs	r3, r3, #3
 800259e:	b2db      	uxtb	r3, r3
 80025a0:	461a      	mov	r2, r3
 80025a2:	0152      	lsls	r2, r2, #5
 80025a4:	1ad2      	subs	r2, r2, r3
 80025a6:	0092      	lsls	r2, r2, #2
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	005b      	lsls	r3, r3, #1
 80025ac:	b2da      	uxtb	r2, r3
 80025ae:	79fb      	ldrb	r3, [r7, #7]
 80025b0:	4413      	add	r3, r2
 80025b2:	71fb      	strb	r3, [r7, #7]
	pahtName[6] = Buffer + 48;
 80025b4:	79fb      	ldrb	r3, [r7, #7]
 80025b6:	3330      	adds	r3, #48	@ 0x30
 80025b8:	b2da      	uxtb	r2, r3
 80025ba:	4b0c      	ldr	r3, [pc, #48]	@ (80025ec <Get_NewDir+0xac>)
 80025bc:	719a      	strb	r2, [r3, #6]

	fresult = f_mkdir(pahtName);
 80025be:	480b      	ldr	r0, [pc, #44]	@ (80025ec <Get_NewDir+0xac>)
 80025c0:	f00a faea 	bl	800cb98 <f_mkdir>
 80025c4:	4603      	mov	r3, r0
 80025c6:	461a      	mov	r2, r3
 80025c8:	4b0a      	ldr	r3, [pc, #40]	@ (80025f4 <Get_NewDir+0xb4>)
 80025ca:	701a      	strb	r2, [r3, #0]
	fresult = f_chdir(pahtName);
 80025cc:	4807      	ldr	r0, [pc, #28]	@ (80025ec <Get_NewDir+0xac>)
 80025ce:	f00a f890 	bl	800c6f2 <f_chdir>
 80025d2:	4603      	mov	r3, r0
 80025d4:	461a      	mov	r2, r3
 80025d6:	4b07      	ldr	r3, [pc, #28]	@ (80025f4 <Get_NewDir+0xb4>)
 80025d8:	701a      	strb	r2, [r3, #0]
}
 80025da:	bf00      	nop
 80025dc:	3708      	adds	r7, #8
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	20000848 	.word	0x20000848
 80025e8:	51eb851f 	.word	0x51eb851f
 80025ec:	20000000 	.word	0x20000000
 80025f0:	cccccccd 	.word	0xcccccccd
 80025f4:	20000820 	.word	0x20000820

080025f8 <BLACKBOX_Init>:

void BLACKBOX_Init(void){
 80025f8:	b580      	push	{r7, lr}
 80025fa:	af00      	add	r7, sp, #0
	  fresult = f_mount(&fs, "/", 1);
 80025fc:	2201      	movs	r2, #1
 80025fe:	4918      	ldr	r1, [pc, #96]	@ (8002660 <BLACKBOX_Init+0x68>)
 8002600:	4818      	ldr	r0, [pc, #96]	@ (8002664 <BLACKBOX_Init+0x6c>)
 8002602:	f009 fc59 	bl	800beb8 <f_mount>
 8002606:	4603      	mov	r3, r0
 8002608:	461a      	mov	r2, r3
 800260a:	4b17      	ldr	r3, [pc, #92]	@ (8002668 <BLACKBOX_Init+0x70>)
 800260c:	701a      	strb	r2, [r3, #0]
	  Get_NewDir();
 800260e:	f7ff ff97 	bl	8002540 <Get_NewDir>
	  f_open(&fil, fileName, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 8002612:	2213      	movs	r2, #19
 8002614:	4915      	ldr	r1, [pc, #84]	@ (800266c <BLACKBOX_Init+0x74>)
 8002616:	4816      	ldr	r0, [pc, #88]	@ (8002670 <BLACKBOX_Init+0x78>)
 8002618:	f009 fc94 	bl	800bf44 <f_open>
	  fresult = f_lseek(&fil , f_size(&fil));
 800261c:	4b14      	ldr	r3, [pc, #80]	@ (8002670 <BLACKBOX_Init+0x78>)
 800261e:	68db      	ldr	r3, [r3, #12]
 8002620:	4619      	mov	r1, r3
 8002622:	4813      	ldr	r0, [pc, #76]	@ (8002670 <BLACKBOX_Init+0x78>)
 8002624:	f00a f8af 	bl	800c786 <f_lseek>
 8002628:	4603      	mov	r3, r0
 800262a:	461a      	mov	r2, r3
 800262c:	4b0e      	ldr	r3, [pc, #56]	@ (8002668 <BLACKBOX_Init+0x70>)
 800262e:	701a      	strb	r2, [r3, #0]
	  f_printf(&fil,"Nmsg,AccX,AccY,AccZ,GyroX,GyroY,GyroZ,AngX,AngY,Alt,Pressure,Temp,Parachute,Peripheral\n");
 8002630:	4910      	ldr	r1, [pc, #64]	@ (8002674 <BLACKBOX_Init+0x7c>)
 8002632:	480f      	ldr	r0, [pc, #60]	@ (8002670 <BLACKBOX_Init+0x78>)
 8002634:	f00a fc3c 	bl	800ceb0 <f_printf>
	  f_close(&fil);
 8002638:	480d      	ldr	r0, [pc, #52]	@ (8002670 <BLACKBOX_Init+0x78>)
 800263a:	f00a f830 	bl	800c69e <f_close>

	  if(fresult == FR_OK){
 800263e:	4b0a      	ldr	r3, [pc, #40]	@ (8002668 <BLACKBOX_Init+0x70>)
 8002640:	781b      	ldrb	r3, [r3, #0]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d103      	bne.n	800264e <BLACKBOX_Init+0x56>
		HAL_TIM_Base_Start_IT(&htim5);
 8002646:	480c      	ldr	r0, [pc, #48]	@ (8002678 <BLACKBOX_Init+0x80>)
 8002648:	f006 fb66 	bl	8008d18 <HAL_TIM_Base_Start_IT>
	  }
	  else{
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, SET);
	  }
}
 800264c:	e005      	b.n	800265a <BLACKBOX_Init+0x62>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, SET);
 800264e:	2201      	movs	r2, #1
 8002650:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002654:	4809      	ldr	r0, [pc, #36]	@ (800267c <BLACKBOX_Init+0x84>)
 8002656:	f003 ff9b 	bl	8006590 <HAL_GPIO_WritePin>
}
 800265a:	bf00      	nop
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	0800df08 	.word	0x0800df08
 8002664:	200003bc 	.word	0x200003bc
 8002668:	20000820 	.word	0x20000820
 800266c:	20000008 	.word	0x20000008
 8002670:	200005f0 	.word	0x200005f0
 8002674:	0800df0c 	.word	0x0800df0c
 8002678:	20000c84 	.word	0x20000c84
 800267c:	40020000 	.word	0x40020000

08002680 <BLACKBOX_NewFile>:

void BLACKBOX_NewFile(void){
 8002680:	b580      	push	{r7, lr}
 8002682:	af00      	add	r7, sp, #0
	  f_close(&fil);
 8002684:	4820      	ldr	r0, [pc, #128]	@ (8002708 <BLACKBOX_NewFile+0x88>)
 8002686:	f00a f80a 	bl	800c69e <f_close>
	  static uint8_t r,r2,r3 = 0;
	  r++;
 800268a:	4b20      	ldr	r3, [pc, #128]	@ (800270c <BLACKBOX_NewFile+0x8c>)
 800268c:	781b      	ldrb	r3, [r3, #0]
 800268e:	3301      	adds	r3, #1
 8002690:	b2da      	uxtb	r2, r3
 8002692:	4b1e      	ldr	r3, [pc, #120]	@ (800270c <BLACKBOX_NewFile+0x8c>)
 8002694:	701a      	strb	r2, [r3, #0]
	  fileName[4] = 48+r;
 8002696:	4b1d      	ldr	r3, [pc, #116]	@ (800270c <BLACKBOX_NewFile+0x8c>)
 8002698:	781b      	ldrb	r3, [r3, #0]
 800269a:	3330      	adds	r3, #48	@ 0x30
 800269c:	b2da      	uxtb	r2, r3
 800269e:	4b1c      	ldr	r3, [pc, #112]	@ (8002710 <BLACKBOX_NewFile+0x90>)
 80026a0:	711a      	strb	r2, [r3, #4]
	  if(r==10){
 80026a2:	4b1a      	ldr	r3, [pc, #104]	@ (800270c <BLACKBOX_NewFile+0x8c>)
 80026a4:	781b      	ldrb	r3, [r3, #0]
 80026a6:	2b0a      	cmp	r3, #10
 80026a8:	d127      	bne.n	80026fa <BLACKBOX_NewFile+0x7a>
		  r2++;
 80026aa:	4b1a      	ldr	r3, [pc, #104]	@ (8002714 <BLACKBOX_NewFile+0x94>)
 80026ac:	781b      	ldrb	r3, [r3, #0]
 80026ae:	3301      	adds	r3, #1
 80026b0:	b2da      	uxtb	r2, r3
 80026b2:	4b18      	ldr	r3, [pc, #96]	@ (8002714 <BLACKBOX_NewFile+0x94>)
 80026b4:	701a      	strb	r2, [r3, #0]
		  r=0;
 80026b6:	4b15      	ldr	r3, [pc, #84]	@ (800270c <BLACKBOX_NewFile+0x8c>)
 80026b8:	2200      	movs	r2, #0
 80026ba:	701a      	strb	r2, [r3, #0]
		  fileName[3] = 48 + r2;
 80026bc:	4b15      	ldr	r3, [pc, #84]	@ (8002714 <BLACKBOX_NewFile+0x94>)
 80026be:	781b      	ldrb	r3, [r3, #0]
 80026c0:	3330      	adds	r3, #48	@ 0x30
 80026c2:	b2da      	uxtb	r2, r3
 80026c4:	4b12      	ldr	r3, [pc, #72]	@ (8002710 <BLACKBOX_NewFile+0x90>)
 80026c6:	70da      	strb	r2, [r3, #3]
		  fileName[2] = 48;
 80026c8:	4b11      	ldr	r3, [pc, #68]	@ (8002710 <BLACKBOX_NewFile+0x90>)
 80026ca:	2230      	movs	r2, #48	@ 0x30
 80026cc:	709a      	strb	r2, [r3, #2]
		  if(r2==10){
 80026ce:	4b11      	ldr	r3, [pc, #68]	@ (8002714 <BLACKBOX_NewFile+0x94>)
 80026d0:	781b      	ldrb	r3, [r3, #0]
 80026d2:	2b0a      	cmp	r3, #10
 80026d4:	d111      	bne.n	80026fa <BLACKBOX_NewFile+0x7a>
			  r3++;
 80026d6:	4b10      	ldr	r3, [pc, #64]	@ (8002718 <BLACKBOX_NewFile+0x98>)
 80026d8:	781b      	ldrb	r3, [r3, #0]
 80026da:	3301      	adds	r3, #1
 80026dc:	b2da      	uxtb	r2, r3
 80026de:	4b0e      	ldr	r3, [pc, #56]	@ (8002718 <BLACKBOX_NewFile+0x98>)
 80026e0:	701a      	strb	r2, [r3, #0]
			  r2=0;
 80026e2:	4b0c      	ldr	r3, [pc, #48]	@ (8002714 <BLACKBOX_NewFile+0x94>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	701a      	strb	r2, [r3, #0]
			  fileName[4] = 48 + r3;
 80026e8:	4b0b      	ldr	r3, [pc, #44]	@ (8002718 <BLACKBOX_NewFile+0x98>)
 80026ea:	781b      	ldrb	r3, [r3, #0]
 80026ec:	3330      	adds	r3, #48	@ 0x30
 80026ee:	b2da      	uxtb	r2, r3
 80026f0:	4b07      	ldr	r3, [pc, #28]	@ (8002710 <BLACKBOX_NewFile+0x90>)
 80026f2:	711a      	strb	r2, [r3, #4]
			  fileName[3] = 48;
 80026f4:	4b06      	ldr	r3, [pc, #24]	@ (8002710 <BLACKBOX_NewFile+0x90>)
 80026f6:	2230      	movs	r2, #48	@ 0x30
 80026f8:	70da      	strb	r2, [r3, #3]
		  }
	  }
	  f_open(&fil, fileName, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 80026fa:	2213      	movs	r2, #19
 80026fc:	4904      	ldr	r1, [pc, #16]	@ (8002710 <BLACKBOX_NewFile+0x90>)
 80026fe:	4802      	ldr	r0, [pc, #8]	@ (8002708 <BLACKBOX_NewFile+0x88>)
 8002700:	f009 fc20 	bl	800bf44 <f_open>
}
 8002704:	bf00      	nop
 8002706:	bd80      	pop	{r7, pc}
 8002708:	200005f0 	.word	0x200005f0
 800270c:	2000083a 	.word	0x2000083a
 8002710:	20000008 	.word	0x20000008
 8002714:	2000083b 	.word	0x2000083b
 8002718:	2000083c 	.word	0x2000083c

0800271c <BLACKBOX_StoreData>:

void BLACKBOX_StoreData(void){
 800271c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800271e:	b093      	sub	sp, #76	@ 0x4c
 8002720:	af0c      	add	r7, sp, #48	@ 0x30
	static uint32_t N_MSG = 0;
	static uint16_t RstCont = 0;
	static uint8_t SaveChanges = 100;

	if(RstCont>=48000){
 8002722:	4b3c      	ldr	r3, [pc, #240]	@ (8002814 <BLACKBOX_StoreData+0xf8>)
 8002724:	881b      	ldrh	r3, [r3, #0]
 8002726:	f64b 327f 	movw	r2, #47999	@ 0xbb7f
 800272a:	4293      	cmp	r3, r2
 800272c:	d904      	bls.n	8002738 <BLACKBOX_StoreData+0x1c>
		BLACKBOX_NewFile();
 800272e:	f7ff ffa7 	bl	8002680 <BLACKBOX_NewFile>
		RstCont = 0;
 8002732:	4b38      	ldr	r3, [pc, #224]	@ (8002814 <BLACKBOX_StoreData+0xf8>)
 8002734:	2200      	movs	r2, #0
 8002736:	801a      	strh	r2, [r3, #0]
	}

	if(SaveChanges == 100){
 8002738:	4b37      	ldr	r3, [pc, #220]	@ (8002818 <BLACKBOX_StoreData+0xfc>)
 800273a:	781b      	ldrb	r3, [r3, #0]
 800273c:	2b64      	cmp	r3, #100	@ 0x64
 800273e:	d10a      	bne.n	8002756 <BLACKBOX_StoreData+0x3a>
		f_close(&fil);
 8002740:	4836      	ldr	r0, [pc, #216]	@ (800281c <BLACKBOX_StoreData+0x100>)
 8002742:	f009 ffac 	bl	800c69e <f_close>
		f_open(&fil, fileName, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 8002746:	2213      	movs	r2, #19
 8002748:	4935      	ldr	r1, [pc, #212]	@ (8002820 <BLACKBOX_StoreData+0x104>)
 800274a:	4834      	ldr	r0, [pc, #208]	@ (800281c <BLACKBOX_StoreData+0x100>)
 800274c:	f009 fbfa 	bl	800bf44 <f_open>
		SaveChanges = 0;
 8002750:	4b31      	ldr	r3, [pc, #196]	@ (8002818 <BLACKBOX_StoreData+0xfc>)
 8002752:	2200      	movs	r2, #0
 8002754:	701a      	strb	r2, [r3, #0]
	}
	Refresh_data();
 8002756:	f7ff fe59 	bl	800240c <Refresh_data>
	f_lseek(&fil , f_size(&fil));
 800275a:	4b30      	ldr	r3, [pc, #192]	@ (800281c <BLACKBOX_StoreData+0x100>)
 800275c:	68db      	ldr	r3, [r3, #12]
 800275e:	4619      	mov	r1, r3
 8002760:	482e      	ldr	r0, [pc, #184]	@ (800281c <BLACKBOX_StoreData+0x100>)
 8002762:	f00a f810 	bl	800c786 <f_lseek>
	f_printf(&fil,"%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d\n",N_MSG,BLACKBOX.AccX,BLACKBOX.AccY,BLACKBOX.AccZ,BLACKBOX.GyroX,BLACKBOX.GyroY,BLACKBOX.GyroZ,BLACKBOX.AngX,BLACKBOX.AngY,BMP280.Barometric_Altitude\
 8002766:	4b2f      	ldr	r3, [pc, #188]	@ (8002824 <BLACKBOX_StoreData+0x108>)
 8002768:	6819      	ldr	r1, [r3, #0]
 800276a:	4b2f      	ldr	r3, [pc, #188]	@ (8002828 <BLACKBOX_StoreData+0x10c>)
 800276c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002770:	469c      	mov	ip, r3
 8002772:	4b2d      	ldr	r3, [pc, #180]	@ (8002828 <BLACKBOX_StoreData+0x10c>)
 8002774:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002778:	461c      	mov	r4, r3
 800277a:	4b2b      	ldr	r3, [pc, #172]	@ (8002828 <BLACKBOX_StoreData+0x10c>)
 800277c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002780:	461d      	mov	r5, r3
 8002782:	4b29      	ldr	r3, [pc, #164]	@ (8002828 <BLACKBOX_StoreData+0x10c>)
 8002784:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002788:	461e      	mov	r6, r3
 800278a:	4b27      	ldr	r3, [pc, #156]	@ (8002828 <BLACKBOX_StoreData+0x10c>)
 800278c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002790:	617b      	str	r3, [r7, #20]
 8002792:	4b25      	ldr	r3, [pc, #148]	@ (8002828 <BLACKBOX_StoreData+0x10c>)
 8002794:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8002798:	613b      	str	r3, [r7, #16]
 800279a:	4b23      	ldr	r3, [pc, #140]	@ (8002828 <BLACKBOX_StoreData+0x10c>)
 800279c:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80027a0:	60fb      	str	r3, [r7, #12]
 80027a2:	4b21      	ldr	r3, [pc, #132]	@ (8002828 <BLACKBOX_StoreData+0x10c>)
 80027a4:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80027a8:	60bb      	str	r3, [r7, #8]
 80027aa:	4b20      	ldr	r3, [pc, #128]	@ (800282c <BLACKBOX_StoreData+0x110>)
 80027ac:	8a1b      	ldrh	r3, [r3, #16]
 80027ae:	607b      	str	r3, [r7, #4]
 80027b0:	4b1e      	ldr	r3, [pc, #120]	@ (800282c <BLACKBOX_StoreData+0x110>)
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	4a1d      	ldr	r2, [pc, #116]	@ (800282c <BLACKBOX_StoreData+0x110>)
 80027b6:	6852      	ldr	r2, [r2, #4]
 80027b8:	481d      	ldr	r0, [pc, #116]	@ (8002830 <BLACKBOX_StoreData+0x114>)
 80027ba:	7800      	ldrb	r0, [r0, #0]
 80027bc:	900a      	str	r0, [sp, #40]	@ 0x28
 80027be:	9209      	str	r2, [sp, #36]	@ 0x24
 80027c0:	9308      	str	r3, [sp, #32]
 80027c2:	687a      	ldr	r2, [r7, #4]
 80027c4:	9207      	str	r2, [sp, #28]
 80027c6:	68ba      	ldr	r2, [r7, #8]
 80027c8:	9206      	str	r2, [sp, #24]
 80027ca:	68fa      	ldr	r2, [r7, #12]
 80027cc:	9205      	str	r2, [sp, #20]
 80027ce:	693a      	ldr	r2, [r7, #16]
 80027d0:	9204      	str	r2, [sp, #16]
 80027d2:	697b      	ldr	r3, [r7, #20]
 80027d4:	9303      	str	r3, [sp, #12]
 80027d6:	9602      	str	r6, [sp, #8]
 80027d8:	9501      	str	r5, [sp, #4]
 80027da:	9400      	str	r4, [sp, #0]
 80027dc:	4663      	mov	r3, ip
 80027de:	460a      	mov	r2, r1
 80027e0:	4914      	ldr	r1, [pc, #80]	@ (8002834 <BLACKBOX_StoreData+0x118>)
 80027e2:	480e      	ldr	r0, [pc, #56]	@ (800281c <BLACKBOX_StoreData+0x100>)
 80027e4:	f00a fb64 	bl	800ceb0 <f_printf>
			,BMP280.Pressure,BMP280.Temp, Parachute_Status);

	N_MSG++;
 80027e8:	4b0e      	ldr	r3, [pc, #56]	@ (8002824 <BLACKBOX_StoreData+0x108>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	3301      	adds	r3, #1
 80027ee:	4a0d      	ldr	r2, [pc, #52]	@ (8002824 <BLACKBOX_StoreData+0x108>)
 80027f0:	6013      	str	r3, [r2, #0]
	SaveChanges++;
 80027f2:	4b09      	ldr	r3, [pc, #36]	@ (8002818 <BLACKBOX_StoreData+0xfc>)
 80027f4:	781b      	ldrb	r3, [r3, #0]
 80027f6:	3301      	adds	r3, #1
 80027f8:	b2da      	uxtb	r2, r3
 80027fa:	4b07      	ldr	r3, [pc, #28]	@ (8002818 <BLACKBOX_StoreData+0xfc>)
 80027fc:	701a      	strb	r2, [r3, #0]
	RstCont++;
 80027fe:	4b05      	ldr	r3, [pc, #20]	@ (8002814 <BLACKBOX_StoreData+0xf8>)
 8002800:	881b      	ldrh	r3, [r3, #0]
 8002802:	3301      	adds	r3, #1
 8002804:	b29a      	uxth	r2, r3
 8002806:	4b03      	ldr	r3, [pc, #12]	@ (8002814 <BLACKBOX_StoreData+0xf8>)
 8002808:	801a      	strh	r2, [r3, #0]
}
 800280a:	bf00      	nop
 800280c:	371c      	adds	r7, #28
 800280e:	46bd      	mov	sp, r7
 8002810:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002812:	bf00      	nop
 8002814:	2000083e 	.word	0x2000083e
 8002818:	20000012 	.word	0x20000012
 800281c:	200005f0 	.word	0x200005f0
 8002820:	20000008 	.word	0x20000008
 8002824:	20000840 	.word	0x20000840
 8002828:	20000824 	.word	0x20000824
 800282c:	2000014c 	.word	0x2000014c
 8002830:	20000869 	.word	0x20000869
 8002834:	0800df64 	.word	0x0800df64

08002838 <get_ACC>:
        .Q_angle = 0.001f,
        .Q_bias = 0.003f,
        .R_measure = 0.03f,
};

void get_ACC(void){
 8002838:	b580      	push	{r7, lr}
 800283a:	af00      	add	r7, sp, #0


	if(!(SYSTEM_STATUS.peripheral_Flags & (MPU60501_ERRORMASK | MPU60502_ERRORMASK))){
 800283c:	4bb1      	ldr	r3, [pc, #708]	@ (8002b04 <get_ACC+0x2cc>)
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	f003 0303 	and.w	r3, r3, #3
 8002844:	2b00      	cmp	r3, #0
 8002846:	f040 8102 	bne.w	8002a4e <get_ACC+0x216>
		MPU6050_Read_All(&hi2c1, &MPU6050.Module_1);
 800284a:	49af      	ldr	r1, [pc, #700]	@ (8002b08 <get_ACC+0x2d0>)
 800284c:	48af      	ldr	r0, [pc, #700]	@ (8002b0c <get_ACC+0x2d4>)
 800284e:	f7ff fccf 	bl	80021f0 <MPU6050_Read_All>
		MPU6050_Read_All(&hi2c2, &MPU6050.Module_2);
 8002852:	49af      	ldr	r1, [pc, #700]	@ (8002b10 <get_ACC+0x2d8>)
 8002854:	48af      	ldr	r0, [pc, #700]	@ (8002b14 <get_ACC+0x2dc>)
 8002856:	f7ff fccb 	bl	80021f0 <MPU6050_Read_All>

		MPU6050_getPromModule(&MPU6050.Module_1);
 800285a:	48ab      	ldr	r0, [pc, #684]	@ (8002b08 <get_ACC+0x2d0>)
 800285c:	f7ff f964 	bl	8001b28 <MPU6050_getPromModule>
		MPU6050_getPromModule(&MPU6050.Module_2);
 8002860:	48ab      	ldr	r0, [pc, #684]	@ (8002b10 <get_ACC+0x2d8>)
 8002862:	f7ff f961 	bl	8001b28 <MPU6050_getPromModule>

		MPU6050.Data.Accel_X_RAW = (MPU6050.Module_1.Accel_X_RAW + MPU6050.Module_2.Accel_X_RAW)/2;
 8002866:	4ba8      	ldr	r3, [pc, #672]	@ (8002b08 <get_ACC+0x2d0>)
 8002868:	f9b3 3000 	ldrsh.w	r3, [r3]
 800286c:	461a      	mov	r2, r3
 800286e:	4ba6      	ldr	r3, [pc, #664]	@ (8002b08 <get_ACC+0x2d0>)
 8002870:	f9b3 30b0 	ldrsh.w	r3, [r3, #176]	@ 0xb0
 8002874:	4413      	add	r3, r2
 8002876:	0fda      	lsrs	r2, r3, #31
 8002878:	4413      	add	r3, r2
 800287a:	105b      	asrs	r3, r3, #1
 800287c:	b21a      	sxth	r2, r3
 800287e:	4ba2      	ldr	r3, [pc, #648]	@ (8002b08 <get_ACC+0x2d0>)
 8002880:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160
		MPU6050.Data.Accel_Y_RAW = (MPU6050.Module_1.Accel_Y_RAW + MPU6050.Module_2.Accel_Y_RAW)/2;
 8002884:	4ba0      	ldr	r3, [pc, #640]	@ (8002b08 <get_ACC+0x2d0>)
 8002886:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800288a:	461a      	mov	r2, r3
 800288c:	4b9e      	ldr	r3, [pc, #632]	@ (8002b08 <get_ACC+0x2d0>)
 800288e:	f9b3 30b2 	ldrsh.w	r3, [r3, #178]	@ 0xb2
 8002892:	4413      	add	r3, r2
 8002894:	0fda      	lsrs	r2, r3, #31
 8002896:	4413      	add	r3, r2
 8002898:	105b      	asrs	r3, r3, #1
 800289a:	b21a      	sxth	r2, r3
 800289c:	4b9a      	ldr	r3, [pc, #616]	@ (8002b08 <get_ACC+0x2d0>)
 800289e:	f8a3 2162 	strh.w	r2, [r3, #354]	@ 0x162
		MPU6050.Data.Accel_Z_RAW = (MPU6050.Module_1.Accel_Z_RAW + MPU6050.Module_2.Accel_Z_RAW)/2;
 80028a2:	4b99      	ldr	r3, [pc, #612]	@ (8002b08 <get_ACC+0x2d0>)
 80028a4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80028a8:	461a      	mov	r2, r3
 80028aa:	4b97      	ldr	r3, [pc, #604]	@ (8002b08 <get_ACC+0x2d0>)
 80028ac:	f9b3 30b4 	ldrsh.w	r3, [r3, #180]	@ 0xb4
 80028b0:	4413      	add	r3, r2
 80028b2:	0fda      	lsrs	r2, r3, #31
 80028b4:	4413      	add	r3, r2
 80028b6:	105b      	asrs	r3, r3, #1
 80028b8:	b21a      	sxth	r2, r3
 80028ba:	4b93      	ldr	r3, [pc, #588]	@ (8002b08 <get_ACC+0x2d0>)
 80028bc:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

		MPU6050.Data.Gyro_X_RAW  = (MPU6050.Module_1.Gyro_X_RAW + MPU6050.Module_2.Gyro_X_RAW)/2;
 80028c0:	4b91      	ldr	r3, [pc, #580]	@ (8002b08 <get_ACC+0x2d0>)
 80028c2:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80028c6:	461a      	mov	r2, r3
 80028c8:	4b8f      	ldr	r3, [pc, #572]	@ (8002b08 <get_ACC+0x2d0>)
 80028ca:	f9b3 30d0 	ldrsh.w	r3, [r3, #208]	@ 0xd0
 80028ce:	4413      	add	r3, r2
 80028d0:	0fda      	lsrs	r2, r3, #31
 80028d2:	4413      	add	r3, r2
 80028d4:	105b      	asrs	r3, r3, #1
 80028d6:	b21a      	sxth	r2, r3
 80028d8:	4b8b      	ldr	r3, [pc, #556]	@ (8002b08 <get_ACC+0x2d0>)
 80028da:	f8a3 2180 	strh.w	r2, [r3, #384]	@ 0x180
		MPU6050.Data.Gyro_Y_RAW  = (MPU6050.Module_1.Gyro_Y_RAW + MPU6050.Module_2.Gyro_Y_RAW)/2;
 80028de:	4b8a      	ldr	r3, [pc, #552]	@ (8002b08 <get_ACC+0x2d0>)
 80028e0:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 80028e4:	461a      	mov	r2, r3
 80028e6:	4b88      	ldr	r3, [pc, #544]	@ (8002b08 <get_ACC+0x2d0>)
 80028e8:	f9b3 30d2 	ldrsh.w	r3, [r3, #210]	@ 0xd2
 80028ec:	4413      	add	r3, r2
 80028ee:	0fda      	lsrs	r2, r3, #31
 80028f0:	4413      	add	r3, r2
 80028f2:	105b      	asrs	r3, r3, #1
 80028f4:	b21a      	sxth	r2, r3
 80028f6:	4b84      	ldr	r3, [pc, #528]	@ (8002b08 <get_ACC+0x2d0>)
 80028f8:	f8a3 2182 	strh.w	r2, [r3, #386]	@ 0x182
		MPU6050.Data.Gyro_Z_RAW  = (MPU6050.Module_1.Gyro_Z_RAW + MPU6050.Module_2.Gyro_Z_RAW)/2;
 80028fc:	4b82      	ldr	r3, [pc, #520]	@ (8002b08 <get_ACC+0x2d0>)
 80028fe:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8002902:	461a      	mov	r2, r3
 8002904:	4b80      	ldr	r3, [pc, #512]	@ (8002b08 <get_ACC+0x2d0>)
 8002906:	f9b3 30d4 	ldrsh.w	r3, [r3, #212]	@ 0xd4
 800290a:	4413      	add	r3, r2
 800290c:	0fda      	lsrs	r2, r3, #31
 800290e:	4413      	add	r3, r2
 8002910:	105b      	asrs	r3, r3, #1
 8002912:	b21a      	sxth	r2, r3
 8002914:	4b7c      	ldr	r3, [pc, #496]	@ (8002b08 <get_ACC+0x2d0>)
 8002916:	f8a3 2184 	strh.w	r2, [r3, #388]	@ 0x184

		MPU6050.Data.Ax			 = (MPU6050.Module_1.Ax + MPU6050.Module_2.Ax)/2;
 800291a:	4b7b      	ldr	r3, [pc, #492]	@ (8002b08 <get_ACC+0x2d0>)
 800291c:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002920:	4b79      	ldr	r3, [pc, #484]	@ (8002b08 <get_ACC+0x2d0>)
 8002922:	e9d3 232e 	ldrd	r2, r3, [r3, #184]	@ 0xb8
 8002926:	f7fd fc5d 	bl	80001e4 <__adddf3>
 800292a:	4602      	mov	r2, r0
 800292c:	460b      	mov	r3, r1
 800292e:	4610      	mov	r0, r2
 8002930:	4619      	mov	r1, r3
 8002932:	f04f 0200 	mov.w	r2, #0
 8002936:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800293a:	f7fd ff33 	bl	80007a4 <__aeabi_ddiv>
 800293e:	4602      	mov	r2, r0
 8002940:	460b      	mov	r3, r1
 8002942:	4971      	ldr	r1, [pc, #452]	@ (8002b08 <get_ACC+0x2d0>)
 8002944:	e9c1 235a 	strd	r2, r3, [r1, #360]	@ 0x168
		MPU6050.Data.Ay			 = (MPU6050.Module_1.Ay + MPU6050.Module_2.Ay)/2;
 8002948:	4b6f      	ldr	r3, [pc, #444]	@ (8002b08 <get_ACC+0x2d0>)
 800294a:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800294e:	4b6e      	ldr	r3, [pc, #440]	@ (8002b08 <get_ACC+0x2d0>)
 8002950:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	@ 0xc0
 8002954:	f7fd fc46 	bl	80001e4 <__adddf3>
 8002958:	4602      	mov	r2, r0
 800295a:	460b      	mov	r3, r1
 800295c:	4610      	mov	r0, r2
 800295e:	4619      	mov	r1, r3
 8002960:	f04f 0200 	mov.w	r2, #0
 8002964:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002968:	f7fd ff1c 	bl	80007a4 <__aeabi_ddiv>
 800296c:	4602      	mov	r2, r0
 800296e:	460b      	mov	r3, r1
 8002970:	4965      	ldr	r1, [pc, #404]	@ (8002b08 <get_ACC+0x2d0>)
 8002972:	e9c1 235c 	strd	r2, r3, [r1, #368]	@ 0x170
		MPU6050.Data.Az			 = (MPU6050.Module_1.Az + MPU6050.Module_2.Az)/2;
 8002976:	4b64      	ldr	r3, [pc, #400]	@ (8002b08 <get_ACC+0x2d0>)
 8002978:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 800297c:	4b62      	ldr	r3, [pc, #392]	@ (8002b08 <get_ACC+0x2d0>)
 800297e:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	@ 0xc8
 8002982:	f7fd fc2f 	bl	80001e4 <__adddf3>
 8002986:	4602      	mov	r2, r0
 8002988:	460b      	mov	r3, r1
 800298a:	4610      	mov	r0, r2
 800298c:	4619      	mov	r1, r3
 800298e:	f04f 0200 	mov.w	r2, #0
 8002992:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002996:	f7fd ff05 	bl	80007a4 <__aeabi_ddiv>
 800299a:	4602      	mov	r2, r0
 800299c:	460b      	mov	r3, r1
 800299e:	495a      	ldr	r1, [pc, #360]	@ (8002b08 <get_ACC+0x2d0>)
 80029a0:	e9c1 235e 	strd	r2, r3, [r1, #376]	@ 0x178

		MPU6050.Data.Gx			 = (MPU6050.Module_1.Gx + MPU6050.Module_2.Gx)/2;
 80029a4:	4b58      	ldr	r3, [pc, #352]	@ (8002b08 <get_ACC+0x2d0>)
 80029a6:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 80029aa:	4b57      	ldr	r3, [pc, #348]	@ (8002b08 <get_ACC+0x2d0>)
 80029ac:	e9d3 2336 	ldrd	r2, r3, [r3, #216]	@ 0xd8
 80029b0:	f7fd fc18 	bl	80001e4 <__adddf3>
 80029b4:	4602      	mov	r2, r0
 80029b6:	460b      	mov	r3, r1
 80029b8:	4610      	mov	r0, r2
 80029ba:	4619      	mov	r1, r3
 80029bc:	f04f 0200 	mov.w	r2, #0
 80029c0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80029c4:	f7fd feee 	bl	80007a4 <__aeabi_ddiv>
 80029c8:	4602      	mov	r2, r0
 80029ca:	460b      	mov	r3, r1
 80029cc:	494e      	ldr	r1, [pc, #312]	@ (8002b08 <get_ACC+0x2d0>)
 80029ce:	e9c1 2362 	strd	r2, r3, [r1, #392]	@ 0x188
		MPU6050.Data.Gy			 = (MPU6050.Module_1.Gy + MPU6050.Module_2.Gy)/2;
 80029d2:	4b4d      	ldr	r3, [pc, #308]	@ (8002b08 <get_ACC+0x2d0>)
 80029d4:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 80029d8:	4b4b      	ldr	r3, [pc, #300]	@ (8002b08 <get_ACC+0x2d0>)
 80029da:	e9d3 2338 	ldrd	r2, r3, [r3, #224]	@ 0xe0
 80029de:	f7fd fc01 	bl	80001e4 <__adddf3>
 80029e2:	4602      	mov	r2, r0
 80029e4:	460b      	mov	r3, r1
 80029e6:	4610      	mov	r0, r2
 80029e8:	4619      	mov	r1, r3
 80029ea:	f04f 0200 	mov.w	r2, #0
 80029ee:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80029f2:	f7fd fed7 	bl	80007a4 <__aeabi_ddiv>
 80029f6:	4602      	mov	r2, r0
 80029f8:	460b      	mov	r3, r1
 80029fa:	4943      	ldr	r1, [pc, #268]	@ (8002b08 <get_ACC+0x2d0>)
 80029fc:	e9c1 2364 	strd	r2, r3, [r1, #400]	@ 0x190
		MPU6050.Data.Gz			 = (MPU6050.Module_1.Gz + MPU6050.Module_2.Gz)/2;
 8002a00:	4b41      	ldr	r3, [pc, #260]	@ (8002b08 <get_ACC+0x2d0>)
 8002a02:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8002a06:	4b40      	ldr	r3, [pc, #256]	@ (8002b08 <get_ACC+0x2d0>)
 8002a08:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	@ 0xe8
 8002a0c:	f7fd fbea 	bl	80001e4 <__adddf3>
 8002a10:	4602      	mov	r2, r0
 8002a12:	460b      	mov	r3, r1
 8002a14:	4610      	mov	r0, r2
 8002a16:	4619      	mov	r1, r3
 8002a18:	f04f 0200 	mov.w	r2, #0
 8002a1c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002a20:	f7fd fec0 	bl	80007a4 <__aeabi_ddiv>
 8002a24:	4602      	mov	r2, r0
 8002a26:	460b      	mov	r3, r1
 8002a28:	4937      	ldr	r1, [pc, #220]	@ (8002b08 <get_ACC+0x2d0>)
 8002a2a:	e9c1 2366 	strd	r2, r3, [r1, #408]	@ 0x198

		MPU6050.Data.Temperature = (MPU6050.Module_1.Temperature + MPU6050.Module_2.Temperature)/2;
 8002a2e:	4b36      	ldr	r3, [pc, #216]	@ (8002b08 <get_ACC+0x2d0>)
 8002a30:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8002a34:	4b34      	ldr	r3, [pc, #208]	@ (8002b08 <get_ACC+0x2d0>)
 8002a36:	edd3 7a3c 	vldr	s15, [r3, #240]	@ 0xf0
 8002a3a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a3e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002a42:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a46:	4b30      	ldr	r3, [pc, #192]	@ (8002b08 <get_ACC+0x2d0>)
 8002a48:	edc3 7a68 	vstr	s15, [r3, #416]	@ 0x1a0
 8002a4c:	e0bf      	b.n	8002bce <get_ACC+0x396>
	}
	else if(!(SYSTEM_STATUS.peripheral_Flags & MPU60501_ERRORMASK)){
 8002a4e:	4b2d      	ldr	r3, [pc, #180]	@ (8002b04 <get_ACC+0x2cc>)
 8002a50:	781b      	ldrb	r3, [r3, #0]
 8002a52:	f003 0301 	and.w	r3, r3, #1
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d15e      	bne.n	8002b18 <get_ACC+0x2e0>
		MPU6050_Read_All(&hi2c1, &MPU6050.Module_1);
 8002a5a:	492b      	ldr	r1, [pc, #172]	@ (8002b08 <get_ACC+0x2d0>)
 8002a5c:	482b      	ldr	r0, [pc, #172]	@ (8002b0c <get_ACC+0x2d4>)
 8002a5e:	f7ff fbc7 	bl	80021f0 <MPU6050_Read_All>
		MPU6050_getPromModule(&MPU6050.Module_1);
 8002a62:	4829      	ldr	r0, [pc, #164]	@ (8002b08 <get_ACC+0x2d0>)
 8002a64:	f7ff f860 	bl	8001b28 <MPU6050_getPromModule>

		MPU6050.Data.Accel_X_RAW = MPU6050.Module_1.Accel_X_RAW;
 8002a68:	4b27      	ldr	r3, [pc, #156]	@ (8002b08 <get_ACC+0x2d0>)
 8002a6a:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002a6e:	4b26      	ldr	r3, [pc, #152]	@ (8002b08 <get_ACC+0x2d0>)
 8002a70:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160
		MPU6050.Data.Accel_Y_RAW = MPU6050.Module_1.Accel_Y_RAW;
 8002a74:	4b24      	ldr	r3, [pc, #144]	@ (8002b08 <get_ACC+0x2d0>)
 8002a76:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8002a7a:	4b23      	ldr	r3, [pc, #140]	@ (8002b08 <get_ACC+0x2d0>)
 8002a7c:	f8a3 2162 	strh.w	r2, [r3, #354]	@ 0x162
		MPU6050.Data.Accel_Z_RAW = MPU6050.Module_1.Accel_Z_RAW;
 8002a80:	4b21      	ldr	r3, [pc, #132]	@ (8002b08 <get_ACC+0x2d0>)
 8002a82:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8002a86:	4b20      	ldr	r3, [pc, #128]	@ (8002b08 <get_ACC+0x2d0>)
 8002a88:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

		MPU6050.Data.Gyro_X_RAW  = MPU6050.Module_1.Gyro_X_RAW;
 8002a8c:	4b1e      	ldr	r3, [pc, #120]	@ (8002b08 <get_ACC+0x2d0>)
 8002a8e:	f9b3 2020 	ldrsh.w	r2, [r3, #32]
 8002a92:	4b1d      	ldr	r3, [pc, #116]	@ (8002b08 <get_ACC+0x2d0>)
 8002a94:	f8a3 2180 	strh.w	r2, [r3, #384]	@ 0x180
		MPU6050.Data.Gyro_Y_RAW  = MPU6050.Module_1.Gyro_Y_RAW;
 8002a98:	4b1b      	ldr	r3, [pc, #108]	@ (8002b08 <get_ACC+0x2d0>)
 8002a9a:	f9b3 2022 	ldrsh.w	r2, [r3, #34]	@ 0x22
 8002a9e:	4b1a      	ldr	r3, [pc, #104]	@ (8002b08 <get_ACC+0x2d0>)
 8002aa0:	f8a3 2182 	strh.w	r2, [r3, #386]	@ 0x182
		MPU6050.Data.Gyro_Z_RAW  = MPU6050.Module_1.Gyro_Z_RAW;
 8002aa4:	4b18      	ldr	r3, [pc, #96]	@ (8002b08 <get_ACC+0x2d0>)
 8002aa6:	f9b3 2024 	ldrsh.w	r2, [r3, #36]	@ 0x24
 8002aaa:	4b17      	ldr	r3, [pc, #92]	@ (8002b08 <get_ACC+0x2d0>)
 8002aac:	f8a3 2184 	strh.w	r2, [r3, #388]	@ 0x184

		MPU6050.Data.Ax			 = MPU6050.Module_1.Ax;
 8002ab0:	4b15      	ldr	r3, [pc, #84]	@ (8002b08 <get_ACC+0x2d0>)
 8002ab2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002ab6:	4914      	ldr	r1, [pc, #80]	@ (8002b08 <get_ACC+0x2d0>)
 8002ab8:	e9c1 235a 	strd	r2, r3, [r1, #360]	@ 0x168
		MPU6050.Data.Ay			 = MPU6050.Module_1.Ay;
 8002abc:	4b12      	ldr	r3, [pc, #72]	@ (8002b08 <get_ACC+0x2d0>)
 8002abe:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002ac2:	4911      	ldr	r1, [pc, #68]	@ (8002b08 <get_ACC+0x2d0>)
 8002ac4:	e9c1 235c 	strd	r2, r3, [r1, #368]	@ 0x170
		MPU6050.Data.Az			 = MPU6050.Module_1.Az;
 8002ac8:	4b0f      	ldr	r3, [pc, #60]	@ (8002b08 <get_ACC+0x2d0>)
 8002aca:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002ace:	490e      	ldr	r1, [pc, #56]	@ (8002b08 <get_ACC+0x2d0>)
 8002ad0:	e9c1 235e 	strd	r2, r3, [r1, #376]	@ 0x178

		MPU6050.Data.Gx			 = MPU6050.Module_1.Gx;
 8002ad4:	4b0c      	ldr	r3, [pc, #48]	@ (8002b08 <get_ACC+0x2d0>)
 8002ad6:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8002ada:	490b      	ldr	r1, [pc, #44]	@ (8002b08 <get_ACC+0x2d0>)
 8002adc:	e9c1 2362 	strd	r2, r3, [r1, #392]	@ 0x188
		MPU6050.Data.Gy			 = MPU6050.Module_1.Gy;
 8002ae0:	4b09      	ldr	r3, [pc, #36]	@ (8002b08 <get_ACC+0x2d0>)
 8002ae2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8002ae6:	4908      	ldr	r1, [pc, #32]	@ (8002b08 <get_ACC+0x2d0>)
 8002ae8:	e9c1 2364 	strd	r2, r3, [r1, #400]	@ 0x190
		MPU6050.Data.Gz			 = MPU6050.Module_1.Gz;
 8002aec:	4b06      	ldr	r3, [pc, #24]	@ (8002b08 <get_ACC+0x2d0>)
 8002aee:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8002af2:	4905      	ldr	r1, [pc, #20]	@ (8002b08 <get_ACC+0x2d0>)
 8002af4:	e9c1 2366 	strd	r2, r3, [r1, #408]	@ 0x198

		MPU6050.Data.Temperature = MPU6050.Module_1.Temperature;
 8002af8:	4b03      	ldr	r3, [pc, #12]	@ (8002b08 <get_ACC+0x2d0>)
 8002afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002afc:	4a02      	ldr	r2, [pc, #8]	@ (8002b08 <get_ACC+0x2d0>)
 8002afe:	f8c2 31a0 	str.w	r3, [r2, #416]	@ 0x1a0
 8002b02:	e064      	b.n	8002bce <get_ACC+0x396>
 8002b04:	20000868 	.word	0x20000868
 8002b08:	20000198 	.word	0x20000198
 8002b0c:	200008b8 	.word	0x200008b8
 8002b10:	20000248 	.word	0x20000248
 8002b14:	2000090c 	.word	0x2000090c
	}
	else if(!(SYSTEM_STATUS.peripheral_Flags & MPU60502_ERRORMASK)){
 8002b18:	4b2f      	ldr	r3, [pc, #188]	@ (8002bd8 <get_ACC+0x3a0>)
 8002b1a:	781b      	ldrb	r3, [r3, #0]
 8002b1c:	f003 0302 	and.w	r3, r3, #2
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d154      	bne.n	8002bce <get_ACC+0x396>
		MPU6050_Read_All(&hi2c2, &MPU6050.Module_2);
 8002b24:	492d      	ldr	r1, [pc, #180]	@ (8002bdc <get_ACC+0x3a4>)
 8002b26:	482e      	ldr	r0, [pc, #184]	@ (8002be0 <get_ACC+0x3a8>)
 8002b28:	f7ff fb62 	bl	80021f0 <MPU6050_Read_All>
		MPU6050_getPromModule(&MPU6050.Module_2);
 8002b2c:	482b      	ldr	r0, [pc, #172]	@ (8002bdc <get_ACC+0x3a4>)
 8002b2e:	f7fe fffb 	bl	8001b28 <MPU6050_getPromModule>

		MPU6050.Data.Accel_X_RAW = MPU6050.Module_2.Accel_X_RAW;
 8002b32:	4b2c      	ldr	r3, [pc, #176]	@ (8002be4 <get_ACC+0x3ac>)
 8002b34:	f9b3 20b0 	ldrsh.w	r2, [r3, #176]	@ 0xb0
 8002b38:	4b2a      	ldr	r3, [pc, #168]	@ (8002be4 <get_ACC+0x3ac>)
 8002b3a:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160
		MPU6050.Data.Accel_Y_RAW = MPU6050.Module_2.Accel_Y_RAW;
 8002b3e:	4b29      	ldr	r3, [pc, #164]	@ (8002be4 <get_ACC+0x3ac>)
 8002b40:	f9b3 20b2 	ldrsh.w	r2, [r3, #178]	@ 0xb2
 8002b44:	4b27      	ldr	r3, [pc, #156]	@ (8002be4 <get_ACC+0x3ac>)
 8002b46:	f8a3 2162 	strh.w	r2, [r3, #354]	@ 0x162
		MPU6050.Data.Accel_Z_RAW = MPU6050.Module_2.Accel_Z_RAW;
 8002b4a:	4b26      	ldr	r3, [pc, #152]	@ (8002be4 <get_ACC+0x3ac>)
 8002b4c:	f9b3 20b4 	ldrsh.w	r2, [r3, #180]	@ 0xb4
 8002b50:	4b24      	ldr	r3, [pc, #144]	@ (8002be4 <get_ACC+0x3ac>)
 8002b52:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

		MPU6050.Data.Gyro_X_RAW  = MPU6050.Module_2.Gyro_X_RAW;
 8002b56:	4b23      	ldr	r3, [pc, #140]	@ (8002be4 <get_ACC+0x3ac>)
 8002b58:	f9b3 20d0 	ldrsh.w	r2, [r3, #208]	@ 0xd0
 8002b5c:	4b21      	ldr	r3, [pc, #132]	@ (8002be4 <get_ACC+0x3ac>)
 8002b5e:	f8a3 2180 	strh.w	r2, [r3, #384]	@ 0x180
		MPU6050.Data.Gyro_Y_RAW  = MPU6050.Module_2.Gyro_Y_RAW;
 8002b62:	4b20      	ldr	r3, [pc, #128]	@ (8002be4 <get_ACC+0x3ac>)
 8002b64:	f9b3 20d2 	ldrsh.w	r2, [r3, #210]	@ 0xd2
 8002b68:	4b1e      	ldr	r3, [pc, #120]	@ (8002be4 <get_ACC+0x3ac>)
 8002b6a:	f8a3 2182 	strh.w	r2, [r3, #386]	@ 0x182
		MPU6050.Data.Gyro_Z_RAW  = MPU6050.Module_2.Gyro_Z_RAW;
 8002b6e:	4b1d      	ldr	r3, [pc, #116]	@ (8002be4 <get_ACC+0x3ac>)
 8002b70:	f9b3 20d4 	ldrsh.w	r2, [r3, #212]	@ 0xd4
 8002b74:	4b1b      	ldr	r3, [pc, #108]	@ (8002be4 <get_ACC+0x3ac>)
 8002b76:	f8a3 2184 	strh.w	r2, [r3, #388]	@ 0x184

		MPU6050.Data.Ax			 = MPU6050.Module_2.Ax;
 8002b7a:	4b1a      	ldr	r3, [pc, #104]	@ (8002be4 <get_ACC+0x3ac>)
 8002b7c:	e9d3 232e 	ldrd	r2, r3, [r3, #184]	@ 0xb8
 8002b80:	4918      	ldr	r1, [pc, #96]	@ (8002be4 <get_ACC+0x3ac>)
 8002b82:	e9c1 235a 	strd	r2, r3, [r1, #360]	@ 0x168
		MPU6050.Data.Ay			 = MPU6050.Module_2.Ay;
 8002b86:	4b17      	ldr	r3, [pc, #92]	@ (8002be4 <get_ACC+0x3ac>)
 8002b88:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	@ 0xc0
 8002b8c:	4915      	ldr	r1, [pc, #84]	@ (8002be4 <get_ACC+0x3ac>)
 8002b8e:	e9c1 235c 	strd	r2, r3, [r1, #368]	@ 0x170
		MPU6050.Data.Az			 = MPU6050.Module_2.Az;
 8002b92:	4b14      	ldr	r3, [pc, #80]	@ (8002be4 <get_ACC+0x3ac>)
 8002b94:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	@ 0xc8
 8002b98:	4912      	ldr	r1, [pc, #72]	@ (8002be4 <get_ACC+0x3ac>)
 8002b9a:	e9c1 235e 	strd	r2, r3, [r1, #376]	@ 0x178

		MPU6050.Data.Gx			 = MPU6050.Module_2.Gx;
 8002b9e:	4b11      	ldr	r3, [pc, #68]	@ (8002be4 <get_ACC+0x3ac>)
 8002ba0:	e9d3 2336 	ldrd	r2, r3, [r3, #216]	@ 0xd8
 8002ba4:	490f      	ldr	r1, [pc, #60]	@ (8002be4 <get_ACC+0x3ac>)
 8002ba6:	e9c1 2362 	strd	r2, r3, [r1, #392]	@ 0x188
		MPU6050.Data.Gy			 = MPU6050.Module_2.Gy;
 8002baa:	4b0e      	ldr	r3, [pc, #56]	@ (8002be4 <get_ACC+0x3ac>)
 8002bac:	e9d3 2338 	ldrd	r2, r3, [r3, #224]	@ 0xe0
 8002bb0:	490c      	ldr	r1, [pc, #48]	@ (8002be4 <get_ACC+0x3ac>)
 8002bb2:	e9c1 2364 	strd	r2, r3, [r1, #400]	@ 0x190
		MPU6050.Data.Gz			 = MPU6050.Module_2.Gz;
 8002bb6:	4b0b      	ldr	r3, [pc, #44]	@ (8002be4 <get_ACC+0x3ac>)
 8002bb8:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	@ 0xe8
 8002bbc:	4909      	ldr	r1, [pc, #36]	@ (8002be4 <get_ACC+0x3ac>)
 8002bbe:	e9c1 2366 	strd	r2, r3, [r1, #408]	@ 0x198

		MPU6050.Data.Temperature = MPU6050.Module_2.Temperature;
 8002bc2:	4b08      	ldr	r3, [pc, #32]	@ (8002be4 <get_ACC+0x3ac>)
 8002bc4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002bc8:	4a06      	ldr	r2, [pc, #24]	@ (8002be4 <get_ACC+0x3ac>)
 8002bca:	f8c2 31a0 	str.w	r3, [r2, #416]	@ 0x1a0
	}
	MPU6050_getPromModule(&MPU6050.Data);
 8002bce:	4806      	ldr	r0, [pc, #24]	@ (8002be8 <get_ACC+0x3b0>)
 8002bd0:	f7fe ffaa 	bl	8001b28 <MPU6050_getPromModule>
}
 8002bd4:	bf00      	nop
 8002bd6:	bd80      	pop	{r7, pc}
 8002bd8:	20000868 	.word	0x20000868
 8002bdc:	20000248 	.word	0x20000248
 8002be0:	2000090c 	.word	0x2000090c
 8002be4:	20000198 	.word	0x20000198
 8002be8:	200002f8 	.word	0x200002f8

08002bec <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt) {
 8002bec:	b5b0      	push	{r4, r5, r7, lr}
 8002bee:	b096      	sub	sp, #88	@ 0x58
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	61f8      	str	r0, [r7, #28]
 8002bf4:	ed87 0b04 	vstr	d0, [r7, #16]
 8002bf8:	ed87 1b02 	vstr	d1, [r7, #8]
 8002bfc:	ed87 2b00 	vstr	d2, [r7]
    double rate = newRate - Kalman->bias;
 8002c00:	69fb      	ldr	r3, [r7, #28]
 8002c02:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8002c06:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002c0a:	f7fd fae9 	bl	80001e0 <__aeabi_dsub>
 8002c0e:	4602      	mov	r2, r0
 8002c10:	460b      	mov	r3, r1
 8002c12:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    Kalman->angle += dt * rate;
 8002c16:	69fb      	ldr	r3, [r7, #28]
 8002c18:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8002c1c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002c20:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002c24:	f7fd fc94 	bl	8000550 <__aeabi_dmul>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	460b      	mov	r3, r1
 8002c2c:	4620      	mov	r0, r4
 8002c2e:	4629      	mov	r1, r5
 8002c30:	f7fd fad8 	bl	80001e4 <__adddf3>
 8002c34:	4602      	mov	r2, r0
 8002c36:	460b      	mov	r3, r1
 8002c38:	69f9      	ldr	r1, [r7, #28]
 8002c3a:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 8002c3e:	69fb      	ldr	r3, [r7, #28]
 8002c40:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8002c44:	69fb      	ldr	r3, [r7, #28]
 8002c46:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8002c4a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002c4e:	f7fd fc7f 	bl	8000550 <__aeabi_dmul>
 8002c52:	4602      	mov	r2, r0
 8002c54:	460b      	mov	r3, r1
 8002c56:	4610      	mov	r0, r2
 8002c58:	4619      	mov	r1, r3
 8002c5a:	69fb      	ldr	r3, [r7, #28]
 8002c5c:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8002c60:	f7fd fabe 	bl	80001e0 <__aeabi_dsub>
 8002c64:	4602      	mov	r2, r0
 8002c66:	460b      	mov	r3, r1
 8002c68:	4610      	mov	r0, r2
 8002c6a:	4619      	mov	r1, r3
 8002c6c:	69fb      	ldr	r3, [r7, #28]
 8002c6e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8002c72:	f7fd fab5 	bl	80001e0 <__aeabi_dsub>
 8002c76:	4602      	mov	r2, r0
 8002c78:	460b      	mov	r3, r1
 8002c7a:	4610      	mov	r0, r2
 8002c7c:	4619      	mov	r1, r3
 8002c7e:	69fb      	ldr	r3, [r7, #28]
 8002c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c84:	f7fd faae 	bl	80001e4 <__adddf3>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	460b      	mov	r3, r1
 8002c8c:	4610      	mov	r0, r2
 8002c8e:	4619      	mov	r1, r3
 8002c90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002c94:	f7fd fc5c 	bl	8000550 <__aeabi_dmul>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	460b      	mov	r3, r1
 8002c9c:	4620      	mov	r0, r4
 8002c9e:	4629      	mov	r1, r5
 8002ca0:	f7fd faa0 	bl	80001e4 <__adddf3>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	460b      	mov	r3, r1
 8002ca8:	69f9      	ldr	r1, [r7, #28]
 8002caa:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 8002cae:	69fb      	ldr	r3, [r7, #28]
 8002cb0:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8002cb4:	69fb      	ldr	r3, [r7, #28]
 8002cb6:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8002cba:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002cbe:	f7fd fc47 	bl	8000550 <__aeabi_dmul>
 8002cc2:	4602      	mov	r2, r0
 8002cc4:	460b      	mov	r3, r1
 8002cc6:	4620      	mov	r0, r4
 8002cc8:	4629      	mov	r1, r5
 8002cca:	f7fd fa89 	bl	80001e0 <__aeabi_dsub>
 8002cce:	4602      	mov	r2, r0
 8002cd0:	460b      	mov	r3, r1
 8002cd2:	69f9      	ldr	r1, [r7, #28]
 8002cd4:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8002cd8:	69fb      	ldr	r3, [r7, #28]
 8002cda:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 8002cde:	69fb      	ldr	r3, [r7, #28]
 8002ce0:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8002ce4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002ce8:	f7fd fc32 	bl	8000550 <__aeabi_dmul>
 8002cec:	4602      	mov	r2, r0
 8002cee:	460b      	mov	r3, r1
 8002cf0:	4620      	mov	r0, r4
 8002cf2:	4629      	mov	r1, r5
 8002cf4:	f7fd fa74 	bl	80001e0 <__aeabi_dsub>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	460b      	mov	r3, r1
 8002cfc:	69f9      	ldr	r1, [r7, #28]
 8002cfe:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 8002d02:	69fb      	ldr	r3, [r7, #28]
 8002d04:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 8002d08:	69fb      	ldr	r3, [r7, #28]
 8002d0a:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002d0e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002d12:	f7fd fc1d 	bl	8000550 <__aeabi_dmul>
 8002d16:	4602      	mov	r2, r0
 8002d18:	460b      	mov	r3, r1
 8002d1a:	4620      	mov	r0, r4
 8002d1c:	4629      	mov	r1, r5
 8002d1e:	f7fd fa61 	bl	80001e4 <__adddf3>
 8002d22:	4602      	mov	r2, r0
 8002d24:	460b      	mov	r3, r1
 8002d26:	69f9      	ldr	r1, [r7, #28]
 8002d28:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 8002d2c:	69fb      	ldr	r3, [r7, #28]
 8002d2e:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8002d32:	69fb      	ldr	r3, [r7, #28]
 8002d34:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002d38:	f7fd fa54 	bl	80001e4 <__adddf3>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	460b      	mov	r3, r1
 8002d40:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 8002d44:	69fb      	ldr	r3, [r7, #28]
 8002d46:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8002d4a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002d4e:	f7fd fd29 	bl	80007a4 <__aeabi_ddiv>
 8002d52:	4602      	mov	r2, r0
 8002d54:	460b      	mov	r3, r1
 8002d56:	e9c7 2308 	strd	r2, r3, [r7, #32]
    K[1] = Kalman->P[1][0] / S;
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8002d60:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002d64:	f7fd fd1e 	bl	80007a4 <__aeabi_ddiv>
 8002d68:	4602      	mov	r2, r0
 8002d6a:	460b      	mov	r3, r1
 8002d6c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    double y = newAngle - Kalman->angle;
 8002d70:	69fb      	ldr	r3, [r7, #28]
 8002d72:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002d76:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002d7a:	f7fd fa31 	bl	80001e0 <__aeabi_dsub>
 8002d7e:	4602      	mov	r2, r0
 8002d80:	460b      	mov	r3, r1
 8002d82:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    Kalman->angle += K[0] * y;
 8002d86:	69fb      	ldr	r3, [r7, #28]
 8002d88:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8002d8c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002d90:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002d94:	f7fd fbdc 	bl	8000550 <__aeabi_dmul>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	460b      	mov	r3, r1
 8002d9c:	4620      	mov	r0, r4
 8002d9e:	4629      	mov	r1, r5
 8002da0:	f7fd fa20 	bl	80001e4 <__adddf3>
 8002da4:	4602      	mov	r2, r0
 8002da6:	460b      	mov	r3, r1
 8002da8:	69f9      	ldr	r1, [r7, #28]
 8002daa:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 8002dae:	69fb      	ldr	r3, [r7, #28]
 8002db0:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8002db4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002db8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002dbc:	f7fd fbc8 	bl	8000550 <__aeabi_dmul>
 8002dc0:	4602      	mov	r2, r0
 8002dc2:	460b      	mov	r3, r1
 8002dc4:	4620      	mov	r0, r4
 8002dc6:	4629      	mov	r1, r5
 8002dc8:	f7fd fa0c 	bl	80001e4 <__adddf3>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	460b      	mov	r3, r1
 8002dd0:	69f9      	ldr	r1, [r7, #28]
 8002dd2:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 8002dd6:	69fb      	ldr	r3, [r7, #28]
 8002dd8:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8002ddc:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    double P01_temp = Kalman->P[0][1];
 8002de0:	69fb      	ldr	r3, [r7, #28]
 8002de2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8002de6:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    Kalman->P[0][0] -= K[0] * P00_temp;
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8002df0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002df4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002df8:	f7fd fbaa 	bl	8000550 <__aeabi_dmul>
 8002dfc:	4602      	mov	r2, r0
 8002dfe:	460b      	mov	r3, r1
 8002e00:	4620      	mov	r0, r4
 8002e02:	4629      	mov	r1, r5
 8002e04:	f7fd f9ec 	bl	80001e0 <__aeabi_dsub>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	460b      	mov	r3, r1
 8002e0c:	69f9      	ldr	r1, [r7, #28]
 8002e0e:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 8002e12:	69fb      	ldr	r3, [r7, #28]
 8002e14:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8002e18:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002e1c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002e20:	f7fd fb96 	bl	8000550 <__aeabi_dmul>
 8002e24:	4602      	mov	r2, r0
 8002e26:	460b      	mov	r3, r1
 8002e28:	4620      	mov	r0, r4
 8002e2a:	4629      	mov	r1, r5
 8002e2c:	f7fd f9d8 	bl	80001e0 <__aeabi_dsub>
 8002e30:	4602      	mov	r2, r0
 8002e32:	460b      	mov	r3, r1
 8002e34:	69f9      	ldr	r1, [r7, #28]
 8002e36:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 8002e3a:	69fb      	ldr	r3, [r7, #28]
 8002e3c:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 8002e40:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002e44:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002e48:	f7fd fb82 	bl	8000550 <__aeabi_dmul>
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	460b      	mov	r3, r1
 8002e50:	4620      	mov	r0, r4
 8002e52:	4629      	mov	r1, r5
 8002e54:	f7fd f9c4 	bl	80001e0 <__aeabi_dsub>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	460b      	mov	r3, r1
 8002e5c:	69f9      	ldr	r1, [r7, #28]
 8002e5e:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 8002e62:	69fb      	ldr	r3, [r7, #28]
 8002e64:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 8002e68:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002e6c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002e70:	f7fd fb6e 	bl	8000550 <__aeabi_dmul>
 8002e74:	4602      	mov	r2, r0
 8002e76:	460b      	mov	r3, r1
 8002e78:	4620      	mov	r0, r4
 8002e7a:	4629      	mov	r1, r5
 8002e7c:	f7fd f9b0 	bl	80001e0 <__aeabi_dsub>
 8002e80:	4602      	mov	r2, r0
 8002e82:	460b      	mov	r3, r1
 8002e84:	69f9      	ldr	r1, [r7, #28]
 8002e86:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    return Kalman->angle;
 8002e8a:	69fb      	ldr	r3, [r7, #28]
 8002e8c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002e90:	ec43 2b17 	vmov	d7, r2, r3
};
 8002e94:	eeb0 0a47 	vmov.f32	s0, s14
 8002e98:	eef0 0a67 	vmov.f32	s1, s15
 8002e9c:	3758      	adds	r7, #88	@ 0x58
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bdb0      	pop	{r4, r5, r7, pc}
 8002ea2:	0000      	movs	r0, r0
 8002ea4:	0000      	movs	r0, r0
	...

08002ea8 <get_ATTS>:

void get_ATTS(MPU6050_modules_t *DataStruct){
 8002ea8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002eac:	b08a      	sub	sp, #40	@ 0x28
 8002eae:	af00      	add	r7, sp, #0
 8002eb0:	6078      	str	r0, [r7, #4]
    double dt = (double) (HAL_GetTick() - timer) / 1000;
 8002eb2:	f002 f859 	bl	8004f68 <HAL_GetTick>
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	4b83      	ldr	r3, [pc, #524]	@ (80030c8 <get_ATTS+0x220>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	1ad3      	subs	r3, r2, r3
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f7fd facc 	bl	800045c <__aeabi_ui2d>
 8002ec4:	f04f 0200 	mov.w	r2, #0
 8002ec8:	4b80      	ldr	r3, [pc, #512]	@ (80030cc <get_ATTS+0x224>)
 8002eca:	f7fd fc6b 	bl	80007a4 <__aeabi_ddiv>
 8002ece:	4602      	mov	r2, r0
 8002ed0:	460b      	mov	r3, r1
 8002ed2:	e9c7 2306 	strd	r2, r3, [r7, #24]
    timer = HAL_GetTick();
 8002ed6:	f002 f847 	bl	8004f68 <HAL_GetTick>
 8002eda:	4603      	mov	r3, r0
 8002edc:	4a7a      	ldr	r2, [pc, #488]	@ (80030c8 <get_ATTS+0x220>)
 8002ede:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
            DataStruct->Data.Prom.Accel_X_RAW * DataStruct->Data.Prom.Accel_X_RAW + DataStruct->Data.Prom.Accel_Z_RAW * DataStruct->Data.Prom.Accel_Z_RAW);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	f9b3 31f4 	ldrsh.w	r3, [r3, #500]	@ 0x1f4
 8002ee6:	461a      	mov	r2, r3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	f9b3 31f4 	ldrsh.w	r3, [r3, #500]	@ 0x1f4
 8002eee:	fb03 f202 	mul.w	r2, r3, r2
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	f9b3 31f8 	ldrsh.w	r3, [r3, #504]	@ 0x1f8
 8002ef8:	4619      	mov	r1, r3
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	f9b3 31f8 	ldrsh.w	r3, [r3, #504]	@ 0x1f8
 8002f00:	fb01 f303 	mul.w	r3, r1, r3
 8002f04:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 8002f06:	4618      	mov	r0, r3
 8002f08:	f7fd fab8 	bl	800047c <__aeabi_i2d>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	460b      	mov	r3, r1
 8002f10:	ec43 2b10 	vmov	d0, r2, r3
 8002f14:	f00a faba 	bl	800d48c <sqrt>
 8002f18:	ed87 0b04 	vstr	d0, [r7, #16]
    if (roll_sqrt != 0.0) {
 8002f1c:	f04f 0200 	mov.w	r2, #0
 8002f20:	f04f 0300 	mov.w	r3, #0
 8002f24:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002f28:	f7fd fd7a 	bl	8000a20 <__aeabi_dcmpeq>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d11f      	bne.n	8002f72 <get_ATTS+0xca>
        roll = atan(DataStruct->Data.Prom.Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	f9b3 31f6 	ldrsh.w	r3, [r3, #502]	@ 0x1f6
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f7fd fa9f 	bl	800047c <__aeabi_i2d>
 8002f3e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002f42:	f7fd fc2f 	bl	80007a4 <__aeabi_ddiv>
 8002f46:	4602      	mov	r2, r0
 8002f48:	460b      	mov	r3, r1
 8002f4a:	ec43 2b17 	vmov	d7, r2, r3
 8002f4e:	eeb0 0a47 	vmov.f32	s0, s14
 8002f52:	eef0 0a67 	vmov.f32	s1, s15
 8002f56:	f00a fac7 	bl	800d4e8 <atan>
 8002f5a:	ec51 0b10 	vmov	r0, r1, d0
 8002f5e:	a358      	add	r3, pc, #352	@ (adr r3, 80030c0 <get_ATTS+0x218>)
 8002f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f64:	f7fd faf4 	bl	8000550 <__aeabi_dmul>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	460b      	mov	r3, r1
 8002f6c:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8002f70:	e005      	b.n	8002f7e <get_ATTS+0xd6>
    } else {
        roll = 0.0;
 8002f72:	f04f 0200 	mov.w	r2, #0
 8002f76:	f04f 0300 	mov.w	r3, #0
 8002f7a:	e9c7 2308 	strd	r2, r3, [r7, #32]
    }
    double pitch = atan2(-DataStruct->Data.Prom.Accel_X_RAW, DataStruct->Data.Prom.Accel_Z_RAW) * RAD_TO_DEG;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	f9b3 31f4 	ldrsh.w	r3, [r3, #500]	@ 0x1f4
 8002f84:	425b      	negs	r3, r3
 8002f86:	4618      	mov	r0, r3
 8002f88:	f7fd fa78 	bl	800047c <__aeabi_i2d>
 8002f8c:	4682      	mov	sl, r0
 8002f8e:	468b      	mov	fp, r1
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	f9b3 31f8 	ldrsh.w	r3, [r3, #504]	@ 0x1f8
 8002f96:	4618      	mov	r0, r3
 8002f98:	f7fd fa70 	bl	800047c <__aeabi_i2d>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	460b      	mov	r3, r1
 8002fa0:	ec43 2b11 	vmov	d1, r2, r3
 8002fa4:	ec4b ab10 	vmov	d0, sl, fp
 8002fa8:	f00a fa2e 	bl	800d408 <atan2>
 8002fac:	ec51 0b10 	vmov	r0, r1, d0
 8002fb0:	a343      	add	r3, pc, #268	@ (adr r3, 80030c0 <get_ATTS+0x218>)
 8002fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fb6:	f7fd facb 	bl	8000550 <__aeabi_dmul>
 8002fba:	4602      	mov	r2, r0
 8002fbc:	460b      	mov	r3, r1
 8002fbe:	e9c7 2302 	strd	r2, r3, [r7, #8]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90)) {
 8002fc2:	f04f 0200 	mov.w	r2, #0
 8002fc6:	4b42      	ldr	r3, [pc, #264]	@ (80030d0 <get_ATTS+0x228>)
 8002fc8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002fcc:	f7fd fd32 	bl	8000a34 <__aeabi_dcmplt>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d00a      	beq.n	8002fec <get_ATTS+0x144>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	e9d3 0186 	ldrd	r0, r1, [r3, #536]	@ 0x218
 8002fdc:	f04f 0200 	mov.w	r2, #0
 8002fe0:	4b3c      	ldr	r3, [pc, #240]	@ (80030d4 <get_ATTS+0x22c>)
 8002fe2:	f7fd fd45 	bl	8000a70 <__aeabi_dcmpgt>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d114      	bne.n	8003016 <get_ATTS+0x16e>
 8002fec:	f04f 0200 	mov.w	r2, #0
 8002ff0:	4b38      	ldr	r3, [pc, #224]	@ (80030d4 <get_ATTS+0x22c>)
 8002ff2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002ff6:	f7fd fd3b 	bl	8000a70 <__aeabi_dcmpgt>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d015      	beq.n	800302c <get_ATTS+0x184>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	e9d3 0186 	ldrd	r0, r1, [r3, #536]	@ 0x218
 8003006:	f04f 0200 	mov.w	r2, #0
 800300a:	4b31      	ldr	r3, [pc, #196]	@ (80030d0 <get_ATTS+0x228>)
 800300c:	f7fd fd12 	bl	8000a34 <__aeabi_dcmplt>
 8003010:	4603      	mov	r3, r0
 8003012:	2b00      	cmp	r3, #0
 8003014:	d00a      	beq.n	800302c <get_ATTS+0x184>
        KalmanY.angle = pitch;
 8003016:	4930      	ldr	r1, [pc, #192]	@ (80030d8 <get_ATTS+0x230>)
 8003018:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800301c:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 8003020:	6879      	ldr	r1, [r7, #4]
 8003022:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003026:	e9c1 2386 	strd	r2, r3, [r1, #536]	@ 0x218
 800302a:	e014      	b.n	8003056 <get_ATTS+0x1ae>
    } else {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Data.Gy, dt);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	ed93 7b64 	vldr	d7, [r3, #400]	@ 0x190
 8003032:	ed97 2b06 	vldr	d2, [r7, #24]
 8003036:	eeb0 1a47 	vmov.f32	s2, s14
 800303a:	eef0 1a67 	vmov.f32	s3, s15
 800303e:	ed97 0b02 	vldr	d0, [r7, #8]
 8003042:	4825      	ldr	r0, [pc, #148]	@ (80030d8 <get_ATTS+0x230>)
 8003044:	f7ff fdd2 	bl	8002bec <Kalman_getAngle>
 8003048:	eeb0 7a40 	vmov.f32	s14, s0
 800304c:	eef0 7a60 	vmov.f32	s15, s1
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	ed83 7b86 	vstr	d7, [r3, #536]	@ 0x218
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	e9d3 2386 	ldrd	r2, r3, [r3, #536]	@ 0x218
 800305c:	4690      	mov	r8, r2
 800305e:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 8003062:	f04f 0200 	mov.w	r2, #0
 8003066:	4b1b      	ldr	r3, [pc, #108]	@ (80030d4 <get_ATTS+0x22c>)
 8003068:	4640      	mov	r0, r8
 800306a:	4649      	mov	r1, r9
 800306c:	f7fd fd00 	bl	8000a70 <__aeabi_dcmpgt>
 8003070:	4603      	mov	r3, r0
 8003072:	2b00      	cmp	r3, #0
 8003074:	d008      	beq.n	8003088 <get_ATTS+0x1e0>
        DataStruct->Data.Gx = -DataStruct->Data.Gx;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	e9d3 2362 	ldrd	r2, r3, [r3, #392]	@ 0x188
 800307c:	4614      	mov	r4, r2
 800307e:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	e9c3 4562 	strd	r4, r5, [r3, #392]	@ 0x188
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Data.Gy, dt);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	ed93 7b64 	vldr	d7, [r3, #400]	@ 0x190
 800308e:	ed97 2b06 	vldr	d2, [r7, #24]
 8003092:	eeb0 1a47 	vmov.f32	s2, s14
 8003096:	eef0 1a67 	vmov.f32	s3, s15
 800309a:	ed97 0b08 	vldr	d0, [r7, #32]
 800309e:	480f      	ldr	r0, [pc, #60]	@ (80030dc <get_ATTS+0x234>)
 80030a0:	f7ff fda4 	bl	8002bec <Kalman_getAngle>
 80030a4:	eeb0 7a40 	vmov.f32	s14, s0
 80030a8:	eef0 7a60 	vmov.f32	s15, s1
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	ed83 7b84 	vstr	d7, [r3, #528]	@ 0x210

}
 80030b2:	bf00      	nop
 80030b4:	3728      	adds	r7, #40	@ 0x28
 80030b6:	46bd      	mov	sp, r7
 80030b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80030bc:	f3af 8000 	nop.w
 80030c0:	1a63c1f8 	.word	0x1a63c1f8
 80030c4:	404ca5dc 	.word	0x404ca5dc
 80030c8:	20000844 	.word	0x20000844
 80030cc:	408f4000 	.word	0x408f4000
 80030d0:	c0568000 	.word	0xc0568000
 80030d4:	40568000 	.word	0x40568000
 80030d8:	20000060 	.word	0x20000060
 80030dc:	20000018 	.word	0x20000018

080030e0 <MEMORY_init>:

#include "Modules/Status/memory.h"

MEMORY_u MEMORY;

void MEMORY_init(void){
 80030e0:	b580      	push	{r7, lr}
 80030e2:	af00      	add	r7, sp, #0
	Flash_Read(FLASH_ADDR,MEMORY.word,SIZEOFSTR);
 80030e4:	2208      	movs	r2, #8
 80030e6:	4908      	ldr	r1, [pc, #32]	@ (8003108 <MEMORY_init+0x28>)
 80030e8:	4808      	ldr	r0, [pc, #32]	@ (800310c <MEMORY_init+0x2c>)
 80030ea:	f7fe fcff 	bl	8001aec <Flash_Read>
	MEMORY.str.STATUS.Reset_Number++;
 80030ee:	4b06      	ldr	r3, [pc, #24]	@ (8003108 <MEMORY_init+0x28>)
 80030f0:	7f1b      	ldrb	r3, [r3, #28]
 80030f2:	3301      	adds	r3, #1
 80030f4:	b2da      	uxtb	r2, r3
 80030f6:	4b04      	ldr	r3, [pc, #16]	@ (8003108 <MEMORY_init+0x28>)
 80030f8:	771a      	strb	r2, [r3, #28]
	Flash_Write(FLASH_ADDR,MEMORY.word,SIZEOFSTR);
 80030fa:	2208      	movs	r2, #8
 80030fc:	4902      	ldr	r1, [pc, #8]	@ (8003108 <MEMORY_init+0x28>)
 80030fe:	4803      	ldr	r0, [pc, #12]	@ (800310c <MEMORY_init+0x2c>)
 8003100:	f7fe fc9c 	bl	8001a3c <Flash_Write>
}
 8003104:	bf00      	nop
 8003106:	bd80      	pop	{r7, pc}
 8003108:	20000848 	.word	0x20000848
 800310c:	08020000 	.word	0x08020000

08003110 <MEMORY_write>:


void MEMORY_write(void){
 8003110:	b580      	push	{r7, lr}
 8003112:	af00      	add	r7, sp, #0
	Flash_Write(FLASH_ADDR,MEMORY.word,SIZEOFSTR);
 8003114:	2208      	movs	r2, #8
 8003116:	4903      	ldr	r1, [pc, #12]	@ (8003124 <MEMORY_write+0x14>)
 8003118:	4803      	ldr	r0, [pc, #12]	@ (8003128 <MEMORY_write+0x18>)
 800311a:	f7fe fc8f 	bl	8001a3c <Flash_Write>
}
 800311e:	bf00      	nop
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	20000848 	.word	0x20000848
 8003128:	08020000 	.word	0x08020000

0800312c <get_STATUS>:

status_t SYSTEM_STATUS;
extern BMP280_t BMP280;
extern uint32_t channel_1_past;

void get_STATUS(void){
 800312c:	b580      	push	{r7, lr}
 800312e:	af00      	add	r7, sp, #0
	static uint8_t init = 1;

	if(init){
 8003130:	4b24      	ldr	r3, [pc, #144]	@ (80031c4 <get_STATUS+0x98>)
 8003132:	781b      	ldrb	r3, [r3, #0]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d005      	beq.n	8003144 <get_STATUS+0x18>
		SYSTEM_STATUS.peripheral_Flags = 0x00;
 8003138:	4b23      	ldr	r3, [pc, #140]	@ (80031c8 <get_STATUS+0x9c>)
 800313a:	2200      	movs	r2, #0
 800313c:	701a      	strb	r2, [r3, #0]
		init = 0;
 800313e:	4b21      	ldr	r3, [pc, #132]	@ (80031c4 <get_STATUS+0x98>)
 8003140:	2200      	movs	r2, #0
 8003142:	701a      	strb	r2, [r3, #0]
	}

	if(MPU6050_status())SYSTEM_STATUS.peripheral_Flags |= MPU6050_status();
 8003144:	f7fe fe9a 	bl	8001e7c <MPU6050_status>
 8003148:	4603      	mov	r3, r0
 800314a:	2b00      	cmp	r3, #0
 800314c:	d00a      	beq.n	8003164 <get_STATUS+0x38>
 800314e:	f7fe fe95 	bl	8001e7c <MPU6050_status>
 8003152:	4603      	mov	r3, r0
 8003154:	461a      	mov	r2, r3
 8003156:	4b1c      	ldr	r3, [pc, #112]	@ (80031c8 <get_STATUS+0x9c>)
 8003158:	781b      	ldrb	r3, [r3, #0]
 800315a:	4313      	orrs	r3, r2
 800315c:	b2da      	uxtb	r2, r3
 800315e:	4b1a      	ldr	r3, [pc, #104]	@ (80031c8 <get_STATUS+0x9c>)
 8003160:	701a      	strb	r2, [r3, #0]
 8003162:	e006      	b.n	8003172 <get_STATUS+0x46>
	else SYSTEM_STATUS.peripheral_Flags &= 0xFC;
 8003164:	4b18      	ldr	r3, [pc, #96]	@ (80031c8 <get_STATUS+0x9c>)
 8003166:	781b      	ldrb	r3, [r3, #0]
 8003168:	f023 0303 	bic.w	r3, r3, #3
 800316c:	b2da      	uxtb	r2, r3
 800316e:	4b16      	ldr	r3, [pc, #88]	@ (80031c8 <get_STATUS+0x9c>)
 8003170:	701a      	strb	r2, [r3, #0]
	if(BMP280.ID != 111)  SYSTEM_STATUS.peripheral_Flags |= 0x04;
 8003172:	4b16      	ldr	r3, [pc, #88]	@ (80031cc <get_STATUS+0xa0>)
 8003174:	781b      	ldrb	r3, [r3, #0]
 8003176:	2b6f      	cmp	r3, #111	@ 0x6f
 8003178:	d007      	beq.n	800318a <get_STATUS+0x5e>
 800317a:	4b13      	ldr	r3, [pc, #76]	@ (80031c8 <get_STATUS+0x9c>)
 800317c:	781b      	ldrb	r3, [r3, #0]
 800317e:	f043 0304 	orr.w	r3, r3, #4
 8003182:	b2da      	uxtb	r2, r3
 8003184:	4b10      	ldr	r3, [pc, #64]	@ (80031c8 <get_STATUS+0x9c>)
 8003186:	701a      	strb	r2, [r3, #0]
 8003188:	e006      	b.n	8003198 <get_STATUS+0x6c>
	else SYSTEM_STATUS.peripheral_Flags &= 0xFB;
 800318a:	4b0f      	ldr	r3, [pc, #60]	@ (80031c8 <get_STATUS+0x9c>)
 800318c:	781b      	ldrb	r3, [r3, #0]
 800318e:	f023 0304 	bic.w	r3, r3, #4
 8003192:	b2da      	uxtb	r2, r3
 8003194:	4b0c      	ldr	r3, [pc, #48]	@ (80031c8 <get_STATUS+0x9c>)
 8003196:	701a      	strb	r2, [r3, #0]
	if(channel_1_past == 0) SYSTEM_STATUS.peripheral_Flags |= 0x08;
 8003198:	4b0d      	ldr	r3, [pc, #52]	@ (80031d0 <get_STATUS+0xa4>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d107      	bne.n	80031b0 <get_STATUS+0x84>
 80031a0:	4b09      	ldr	r3, [pc, #36]	@ (80031c8 <get_STATUS+0x9c>)
 80031a2:	781b      	ldrb	r3, [r3, #0]
 80031a4:	f043 0308 	orr.w	r3, r3, #8
 80031a8:	b2da      	uxtb	r2, r3
 80031aa:	4b07      	ldr	r3, [pc, #28]	@ (80031c8 <get_STATUS+0x9c>)
 80031ac:	701a      	strb	r2, [r3, #0]
	else SYSTEM_STATUS.peripheral_Flags &= 0xF7;
}
 80031ae:	e006      	b.n	80031be <get_STATUS+0x92>
	else SYSTEM_STATUS.peripheral_Flags &= 0xF7;
 80031b0:	4b05      	ldr	r3, [pc, #20]	@ (80031c8 <get_STATUS+0x9c>)
 80031b2:	781b      	ldrb	r3, [r3, #0]
 80031b4:	f023 0308 	bic.w	r3, r3, #8
 80031b8:	b2da      	uxtb	r2, r3
 80031ba:	4b03      	ldr	r3, [pc, #12]	@ (80031c8 <get_STATUS+0x9c>)
 80031bc:	701a      	strb	r2, [r3, #0]
}
 80031be:	bf00      	nop
 80031c0:	bd80      	pop	{r7, pc}
 80031c2:	bf00      	nop
 80031c4:	200000a8 	.word	0x200000a8
 80031c8:	20000868 	.word	0x20000868
 80031cc:	2000014c 	.word	0x2000014c
 80031d0:	200009b8 	.word	0x200009b8

080031d4 <Emergency_actions>:

void Emergency_actions(void){
 80031d4:	b580      	push	{r7, lr}
 80031d6:	af00      	add	r7, sp, #0
	if((SYSTEM_STATUS.peripheral_Flags & (MPU60501_ERRORMASK | MPU60502_ERRORMASK))== 0x03){
 80031d8:	4b06      	ldr	r3, [pc, #24]	@ (80031f4 <Emergency_actions+0x20>)
 80031da:	781b      	ldrb	r3, [r3, #0]
 80031dc:	f003 0303 	and.w	r3, r3, #3
 80031e0:	2b03      	cmp	r3, #3
 80031e2:	d106      	bne.n	80031f2 <Emergency_actions+0x1e>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, SET);
 80031e4:	2201      	movs	r2, #1
 80031e6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80031ea:	4803      	ldr	r0, [pc, #12]	@ (80031f8 <Emergency_actions+0x24>)
 80031ec:	f003 f9d0 	bl	8006590 <HAL_GPIO_WritePin>
		return;
 80031f0:	bf00      	nop
	}
}
 80031f2:	bd80      	pop	{r7, pc}
 80031f4:	20000868 	.word	0x20000868
 80031f8:	40020000 	.word	0x40020000

080031fc <DeployParachute>:
extern uint32_t channel_1_past;
uint8_t Parachute_Status = 0x00;



void DeployParachute(void){
 80031fc:	b580      	push	{r7, lr}
 80031fe:	af00      	add	r7, sp, #0
	Parachute_Status = 0x00;
 8003200:	4b2b      	ldr	r3, [pc, #172]	@ (80032b0 <DeployParachute+0xb4>)
 8003202:	2200      	movs	r2, #0
 8003204:	701a      	strb	r2, [r3, #0]
//	static uint8_t Alt_Filter = 0x00;

	if(((abs((int)MPU6050.KalmanAngleX)) > 70 || (abs((int)MPU6050.KalmanAngleY)) > 70)){
 8003206:	4b2b      	ldr	r3, [pc, #172]	@ (80032b4 <DeployParachute+0xb8>)
 8003208:	e9d3 2384 	ldrd	r2, r3, [r3, #528]	@ 0x210
 800320c:	4610      	mov	r0, r2
 800320e:	4619      	mov	r1, r3
 8003210:	f7fd fc4e 	bl	8000ab0 <__aeabi_d2iz>
 8003214:	4603      	mov	r3, r0
 8003216:	2b00      	cmp	r3, #0
 8003218:	bfb8      	it	lt
 800321a:	425b      	neglt	r3, r3
 800321c:	2b46      	cmp	r3, #70	@ 0x46
 800321e:	dc0c      	bgt.n	800323a <DeployParachute+0x3e>
 8003220:	4b24      	ldr	r3, [pc, #144]	@ (80032b4 <DeployParachute+0xb8>)
 8003222:	e9d3 2386 	ldrd	r2, r3, [r3, #536]	@ 0x218
 8003226:	4610      	mov	r0, r2
 8003228:	4619      	mov	r1, r3
 800322a:	f7fd fc41 	bl	8000ab0 <__aeabi_d2iz>
 800322e:	4603      	mov	r3, r0
 8003230:	2b00      	cmp	r3, #0
 8003232:	bfb8      	it	lt
 8003234:	425b      	neglt	r3, r3
 8003236:	2b46      	cmp	r3, #70	@ 0x46
 8003238:	dd0d      	ble.n	8003256 <DeployParachute+0x5a>
		Parachute_Status |= Desplegar;
 800323a:	4b1d      	ldr	r3, [pc, #116]	@ (80032b0 <DeployParachute+0xb4>)
 800323c:	781b      	ldrb	r3, [r3, #0]
 800323e:	f043 0310 	orr.w	r3, r3, #16
 8003242:	b2da      	uxtb	r2, r3
 8003244:	4b1a      	ldr	r3, [pc, #104]	@ (80032b0 <DeployParachute+0xb4>)
 8003246:	701a      	strb	r2, [r3, #0]
		Parachute_Status |= Desp_Ang;
 8003248:	4b19      	ldr	r3, [pc, #100]	@ (80032b0 <DeployParachute+0xb4>)
 800324a:	781b      	ldrb	r3, [r3, #0]
 800324c:	f043 0301 	orr.w	r3, r3, #1
 8003250:	b2da      	uxtb	r2, r3
 8003252:	4b17      	ldr	r3, [pc, #92]	@ (80032b0 <DeployParachute+0xb4>)
 8003254:	701a      	strb	r2, [r3, #0]
		Parachute_Status |= Desplegar;
		Parachute_Status |= Desp_Alt;
		Alt_Filter = 5;
	}
*/
	if(channel_1_past > 1900){
 8003256:	4b18      	ldr	r3, [pc, #96]	@ (80032b8 <DeployParachute+0xbc>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f240 726c 	movw	r2, #1900	@ 0x76c
 800325e:	4293      	cmp	r3, r2
 8003260:	d90d      	bls.n	800327e <DeployParachute+0x82>
		Parachute_Status |= Desplegar;
 8003262:	4b13      	ldr	r3, [pc, #76]	@ (80032b0 <DeployParachute+0xb4>)
 8003264:	781b      	ldrb	r3, [r3, #0]
 8003266:	f043 0310 	orr.w	r3, r3, #16
 800326a:	b2da      	uxtb	r2, r3
 800326c:	4b10      	ldr	r3, [pc, #64]	@ (80032b0 <DeployParachute+0xb4>)
 800326e:	701a      	strb	r2, [r3, #0]
		Parachute_Status |= Desp_RC;
 8003270:	4b0f      	ldr	r3, [pc, #60]	@ (80032b0 <DeployParachute+0xb4>)
 8003272:	781b      	ldrb	r3, [r3, #0]
 8003274:	f043 0304 	orr.w	r3, r3, #4
 8003278:	b2da      	uxtb	r2, r3
 800327a:	4b0d      	ldr	r3, [pc, #52]	@ (80032b0 <DeployParachute+0xb4>)
 800327c:	701a      	strb	r2, [r3, #0]
	}

	if(Parachute_Status){
 800327e:	4b0c      	ldr	r3, [pc, #48]	@ (80032b0 <DeployParachute+0xb4>)
 8003280:	781b      	ldrb	r3, [r3, #0]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d009      	beq.n	800329a <DeployParachute+0x9e>
		  TIM2->CCR4 = 2000;
 8003286:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800328a:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800328e:	641a      	str	r2, [r3, #64]	@ 0x40
		  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8003290:	210c      	movs	r1, #12
 8003292:	480a      	ldr	r0, [pc, #40]	@ (80032bc <DeployParachute+0xc0>)
 8003294:	f005 fdfc 	bl	8008e90 <HAL_TIM_PWM_Start>
	else{
		  TIM2->CCR4 = 1000;
		  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
	}

}
 8003298:	e008      	b.n	80032ac <DeployParachute+0xb0>
		  TIM2->CCR4 = 1000;
 800329a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800329e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80032a2:	641a      	str	r2, [r3, #64]	@ 0x40
		  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80032a4:	210c      	movs	r1, #12
 80032a6:	4805      	ldr	r0, [pc, #20]	@ (80032bc <DeployParachute+0xc0>)
 80032a8:	f005 fdf2 	bl	8008e90 <HAL_TIM_PWM_Start>
}
 80032ac:	bf00      	nop
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	20000869 	.word	0x20000869
 80032b4:	20000198 	.word	0x20000198
 80032b8:	200009b8 	.word	0x200009b8
 80032bc:	20000c3c 	.word	0x20000c3c

080032c0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b084      	sub	sp, #16
 80032c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80032c6:	463b      	mov	r3, r7
 80032c8:	2200      	movs	r2, #0
 80032ca:	601a      	str	r2, [r3, #0]
 80032cc:	605a      	str	r2, [r3, #4]
 80032ce:	609a      	str	r2, [r3, #8]
 80032d0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80032d2:	4b21      	ldr	r3, [pc, #132]	@ (8003358 <MX_ADC1_Init+0x98>)
 80032d4:	4a21      	ldr	r2, [pc, #132]	@ (800335c <MX_ADC1_Init+0x9c>)
 80032d6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80032d8:	4b1f      	ldr	r3, [pc, #124]	@ (8003358 <MX_ADC1_Init+0x98>)
 80032da:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80032de:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80032e0:	4b1d      	ldr	r3, [pc, #116]	@ (8003358 <MX_ADC1_Init+0x98>)
 80032e2:	2200      	movs	r2, #0
 80032e4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80032e6:	4b1c      	ldr	r3, [pc, #112]	@ (8003358 <MX_ADC1_Init+0x98>)
 80032e8:	2200      	movs	r2, #0
 80032ea:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80032ec:	4b1a      	ldr	r3, [pc, #104]	@ (8003358 <MX_ADC1_Init+0x98>)
 80032ee:	2200      	movs	r2, #0
 80032f0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80032f2:	4b19      	ldr	r3, [pc, #100]	@ (8003358 <MX_ADC1_Init+0x98>)
 80032f4:	2200      	movs	r2, #0
 80032f6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80032fa:	4b17      	ldr	r3, [pc, #92]	@ (8003358 <MX_ADC1_Init+0x98>)
 80032fc:	2200      	movs	r2, #0
 80032fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003300:	4b15      	ldr	r3, [pc, #84]	@ (8003358 <MX_ADC1_Init+0x98>)
 8003302:	4a17      	ldr	r2, [pc, #92]	@ (8003360 <MX_ADC1_Init+0xa0>)
 8003304:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003306:	4b14      	ldr	r3, [pc, #80]	@ (8003358 <MX_ADC1_Init+0x98>)
 8003308:	2200      	movs	r2, #0
 800330a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800330c:	4b12      	ldr	r3, [pc, #72]	@ (8003358 <MX_ADC1_Init+0x98>)
 800330e:	2201      	movs	r2, #1
 8003310:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003312:	4b11      	ldr	r3, [pc, #68]	@ (8003358 <MX_ADC1_Init+0x98>)
 8003314:	2200      	movs	r2, #0
 8003316:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800331a:	4b0f      	ldr	r3, [pc, #60]	@ (8003358 <MX_ADC1_Init+0x98>)
 800331c:	2201      	movs	r2, #1
 800331e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003320:	480d      	ldr	r0, [pc, #52]	@ (8003358 <MX_ADC1_Init+0x98>)
 8003322:	f001 fe2d 	bl	8004f80 <HAL_ADC_Init>
 8003326:	4603      	mov	r3, r0
 8003328:	2b00      	cmp	r3, #0
 800332a:	d001      	beq.n	8003330 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800332c:	f001 f8c6 	bl	80044bc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8003330:	2301      	movs	r3, #1
 8003332:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003334:	2301      	movs	r3, #1
 8003336:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8003338:	2300      	movs	r3, #0
 800333a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800333c:	463b      	mov	r3, r7
 800333e:	4619      	mov	r1, r3
 8003340:	4805      	ldr	r0, [pc, #20]	@ (8003358 <MX_ADC1_Init+0x98>)
 8003342:	f001 fe61 	bl	8005008 <HAL_ADC_ConfigChannel>
 8003346:	4603      	mov	r3, r0
 8003348:	2b00      	cmp	r3, #0
 800334a:	d001      	beq.n	8003350 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800334c:	f001 f8b6 	bl	80044bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003350:	bf00      	nop
 8003352:	3710      	adds	r7, #16
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}
 8003358:	2000086c 	.word	0x2000086c
 800335c:	40012000 	.word	0x40012000
 8003360:	0f000001 	.word	0x0f000001

08003364 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b08a      	sub	sp, #40	@ 0x28
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800336c:	f107 0314 	add.w	r3, r7, #20
 8003370:	2200      	movs	r2, #0
 8003372:	601a      	str	r2, [r3, #0]
 8003374:	605a      	str	r2, [r3, #4]
 8003376:	609a      	str	r2, [r3, #8]
 8003378:	60da      	str	r2, [r3, #12]
 800337a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4a17      	ldr	r2, [pc, #92]	@ (80033e0 <HAL_ADC_MspInit+0x7c>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d127      	bne.n	80033d6 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003386:	2300      	movs	r3, #0
 8003388:	613b      	str	r3, [r7, #16]
 800338a:	4b16      	ldr	r3, [pc, #88]	@ (80033e4 <HAL_ADC_MspInit+0x80>)
 800338c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800338e:	4a15      	ldr	r2, [pc, #84]	@ (80033e4 <HAL_ADC_MspInit+0x80>)
 8003390:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003394:	6453      	str	r3, [r2, #68]	@ 0x44
 8003396:	4b13      	ldr	r3, [pc, #76]	@ (80033e4 <HAL_ADC_MspInit+0x80>)
 8003398:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800339a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800339e:	613b      	str	r3, [r7, #16]
 80033a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033a2:	2300      	movs	r3, #0
 80033a4:	60fb      	str	r3, [r7, #12]
 80033a6:	4b0f      	ldr	r3, [pc, #60]	@ (80033e4 <HAL_ADC_MspInit+0x80>)
 80033a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033aa:	4a0e      	ldr	r2, [pc, #56]	@ (80033e4 <HAL_ADC_MspInit+0x80>)
 80033ac:	f043 0301 	orr.w	r3, r3, #1
 80033b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80033b2:	4b0c      	ldr	r3, [pc, #48]	@ (80033e4 <HAL_ADC_MspInit+0x80>)
 80033b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033b6:	f003 0301 	and.w	r3, r3, #1
 80033ba:	60fb      	str	r3, [r7, #12]
 80033bc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = ADC_VBat_Pin;
 80033be:	2302      	movs	r3, #2
 80033c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80033c2:	2303      	movs	r3, #3
 80033c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033c6:	2300      	movs	r3, #0
 80033c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC_VBat_GPIO_Port, &GPIO_InitStruct);
 80033ca:	f107 0314 	add.w	r3, r7, #20
 80033ce:	4619      	mov	r1, r3
 80033d0:	4805      	ldr	r0, [pc, #20]	@ (80033e8 <HAL_ADC_MspInit+0x84>)
 80033d2:	f002 ff59 	bl	8006288 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80033d6:	bf00      	nop
 80033d8:	3728      	adds	r7, #40	@ 0x28
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}
 80033de:	bf00      	nop
 80033e0:	40012000 	.word	0x40012000
 80033e4:	40023800 	.word	0x40023800
 80033e8:	40020000 	.word	0x40020000

080033ec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b082      	sub	sp, #8
 80033f0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80033f2:	2300      	movs	r3, #0
 80033f4:	607b      	str	r3, [r7, #4]
 80033f6:	4b14      	ldr	r3, [pc, #80]	@ (8003448 <MX_DMA_Init+0x5c>)
 80033f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033fa:	4a13      	ldr	r2, [pc, #76]	@ (8003448 <MX_DMA_Init+0x5c>)
 80033fc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003400:	6313      	str	r3, [r2, #48]	@ 0x30
 8003402:	4b11      	ldr	r3, [pc, #68]	@ (8003448 <MX_DMA_Init+0x5c>)
 8003404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003406:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800340a:	607b      	str	r3, [r7, #4]
 800340c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 3, 0);
 800340e:	2200      	movs	r2, #0
 8003410:	2103      	movs	r1, #3
 8003412:	200b      	movs	r0, #11
 8003414:	f002 f901 	bl	800561a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8003418:	200b      	movs	r0, #11
 800341a:	f002 f91a 	bl	8005652 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 3, 0);
 800341e:	2200      	movs	r2, #0
 8003420:	2103      	movs	r1, #3
 8003422:	200e      	movs	r0, #14
 8003424:	f002 f8f9 	bl	800561a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8003428:	200e      	movs	r0, #14
 800342a:	f002 f912 	bl	8005652 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 3, 0);
 800342e:	2200      	movs	r2, #0
 8003430:	2103      	movs	r1, #3
 8003432:	2010      	movs	r0, #16
 8003434:	f002 f8f1 	bl	800561a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8003438:	2010      	movs	r0, #16
 800343a:	f002 f90a 	bl	8005652 <HAL_NVIC_EnableIRQ>

}
 800343e:	bf00      	nop
 8003440:	3708      	adds	r7, #8
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}
 8003446:	bf00      	nop
 8003448:	40023800 	.word	0x40023800

0800344c <SELECT>:
#define SD_CS_GPIO_Port GPIOB
#define SD_CS_Pin GPIO_PIN_0

/* SPI Chip Select */
static void SELECT(void)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8003450:	2200      	movs	r2, #0
 8003452:	2101      	movs	r1, #1
 8003454:	4802      	ldr	r0, [pc, #8]	@ (8003460 <SELECT+0x14>)
 8003456:	f003 f89b 	bl	8006590 <HAL_GPIO_WritePin>
}
 800345a:	bf00      	nop
 800345c:	bd80      	pop	{r7, pc}
 800345e:	bf00      	nop
 8003460:	40020400 	.word	0x40020400

08003464 <DESELECT>:

/* SPI Chip Deselect */
static void DESELECT(void)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8003468:	2201      	movs	r2, #1
 800346a:	2101      	movs	r1, #1
 800346c:	4802      	ldr	r0, [pc, #8]	@ (8003478 <DESELECT+0x14>)
 800346e:	f003 f88f 	bl	8006590 <HAL_GPIO_WritePin>
}
 8003472:	bf00      	nop
 8003474:	bd80      	pop	{r7, pc}
 8003476:	bf00      	nop
 8003478:	40020400 	.word	0x40020400

0800347c <SPI_TxByte>:

/* SPI   */
static void SPI_TxByte(BYTE data)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b082      	sub	sp, #8
 8003480:	af00      	add	r7, sp, #0
 8003482:	4603      	mov	r3, r0
 8003484:	71fb      	strb	r3, [r7, #7]
  while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8003486:	bf00      	nop
 8003488:	4808      	ldr	r0, [pc, #32]	@ (80034ac <SPI_TxByte+0x30>)
 800348a:	f005 fa91 	bl	80089b0 <HAL_SPI_GetState>
 800348e:	4603      	mov	r3, r0
 8003490:	2b01      	cmp	r3, #1
 8003492:	d1f9      	bne.n	8003488 <SPI_TxByte+0xc>
  HAL_SPI_Transmit(&hspi1, &data, 1, SPI_TIMEOUT);
 8003494:	1df9      	adds	r1, r7, #7
 8003496:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800349a:	2201      	movs	r2, #1
 800349c:	4803      	ldr	r0, [pc, #12]	@ (80034ac <SPI_TxByte+0x30>)
 800349e:	f004 fd82 	bl	8007fa6 <HAL_SPI_Transmit>
}
 80034a2:	bf00      	nop
 80034a4:	3708      	adds	r7, #8
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
 80034aa:	bf00      	nop
 80034ac:	200009c8 	.word	0x200009c8

080034b0 <SPI_RxByte>:

/* SPI     */
static uint8_t SPI_RxByte(void)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b084      	sub	sp, #16
 80034b4:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 80034b6:	23ff      	movs	r3, #255	@ 0xff
 80034b8:	71fb      	strb	r3, [r7, #7]
  data = 0;
 80034ba:	2300      	movs	r3, #0
 80034bc:	71bb      	strb	r3, [r7, #6]

  while ((HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY));
 80034be:	bf00      	nop
 80034c0:	4809      	ldr	r0, [pc, #36]	@ (80034e8 <SPI_RxByte+0x38>)
 80034c2:	f005 fa75 	bl	80089b0 <HAL_SPI_GetState>
 80034c6:	4603      	mov	r3, r0
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	d1f9      	bne.n	80034c0 <SPI_RxByte+0x10>
  HAL_SPI_TransmitReceive(&hspi1, &dummy, &data, 1, SPI_TIMEOUT);
 80034cc:	1dba      	adds	r2, r7, #6
 80034ce:	1df9      	adds	r1, r7, #7
 80034d0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80034d4:	9300      	str	r3, [sp, #0]
 80034d6:	2301      	movs	r3, #1
 80034d8:	4803      	ldr	r0, [pc, #12]	@ (80034e8 <SPI_RxByte+0x38>)
 80034da:	f004 ffc1 	bl	8008460 <HAL_SPI_TransmitReceive>

  return data;
 80034de:	79bb      	ldrb	r3, [r7, #6]
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	3708      	adds	r7, #8
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	200009c8 	.word	0x200009c8

080034ec <SPI_RxBytePtr>:

/* SPI     */
static void SPI_RxBytePtr(uint8_t *buff)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b082      	sub	sp, #8
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 80034f4:	f7ff ffdc 	bl	80034b0 <SPI_RxByte>
 80034f8:	4603      	mov	r3, r0
 80034fa:	461a      	mov	r2, r3
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	701a      	strb	r2, [r3, #0]
}
 8003500:	bf00      	nop
 8003502:	3708      	adds	r7, #8
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}

08003508 <SD_ReadyWait>:

/* SD Ready  */
static uint8_t SD_ReadyWait(void)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b082      	sub	sp, #8
 800350c:	af00      	add	r7, sp, #0
  uint8_t res;

  /* 500ms   */
  Timer2 = 50;
 800350e:	4b0b      	ldr	r3, [pc, #44]	@ (800353c <SD_ReadyWait+0x34>)
 8003510:	2232      	movs	r2, #50	@ 0x32
 8003512:	701a      	strb	r2, [r3, #0]
  SPI_RxByte();
 8003514:	f7ff ffcc 	bl	80034b0 <SPI_RxByte>

  do
  {
    /* 0xFF     SPI  */
    res = SPI_RxByte();
 8003518:	f7ff ffca 	bl	80034b0 <SPI_RxByte>
 800351c:	4603      	mov	r3, r0
 800351e:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && Timer2);
 8003520:	79fb      	ldrb	r3, [r7, #7]
 8003522:	2bff      	cmp	r3, #255	@ 0xff
 8003524:	d004      	beq.n	8003530 <SD_ReadyWait+0x28>
 8003526:	4b05      	ldr	r3, [pc, #20]	@ (800353c <SD_ReadyWait+0x34>)
 8003528:	781b      	ldrb	r3, [r3, #0]
 800352a:	b2db      	uxtb	r3, r3
 800352c:	2b00      	cmp	r3, #0
 800352e:	d1f3      	bne.n	8003518 <SD_ReadyWait+0x10>

  return res;
 8003530:	79fb      	ldrb	r3, [r7, #7]
}
 8003532:	4618      	mov	r0, r3
 8003534:	3708      	adds	r7, #8
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}
 800353a:	bf00      	nop
 800353c:	20000bf2 	.word	0x20000bf2

08003540 <SD_PowerOn>:

/*   */
static void SD_PowerOn(void)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b086      	sub	sp, #24
 8003544:	af00      	add	r7, sp, #0
  uint8_t cmd_arg[6];
  uint32_t Count = 0x1FFF;
 8003546:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 800354a:	617b      	str	r3, [r7, #20]

  /* Deselect  SPI    . */
  DESELECT();
 800354c:	f7ff ff8a 	bl	8003464 <DESELECT>

  for(int i = 0; i < 10; i++)
 8003550:	2300      	movs	r3, #0
 8003552:	613b      	str	r3, [r7, #16]
 8003554:	e005      	b.n	8003562 <SD_PowerOn+0x22>
  {
    SPI_TxByte(0xFF);
 8003556:	20ff      	movs	r0, #255	@ 0xff
 8003558:	f7ff ff90 	bl	800347c <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	3301      	adds	r3, #1
 8003560:	613b      	str	r3, [r7, #16]
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	2b09      	cmp	r3, #9
 8003566:	ddf6      	ble.n	8003556 <SD_PowerOn+0x16>
  }

  /* SPI Chips Select */
  SELECT();
 8003568:	f7ff ff70 	bl	800344c <SELECT>

  /*  GO_IDLE_STATE   */
  cmd_arg[0] = (CMD0 | 0x40);
 800356c:	2340      	movs	r3, #64	@ 0x40
 800356e:	713b      	strb	r3, [r7, #4]
  cmd_arg[1] = 0;
 8003570:	2300      	movs	r3, #0
 8003572:	717b      	strb	r3, [r7, #5]
  cmd_arg[2] = 0;
 8003574:	2300      	movs	r3, #0
 8003576:	71bb      	strb	r3, [r7, #6]
  cmd_arg[3] = 0;
 8003578:	2300      	movs	r3, #0
 800357a:	71fb      	strb	r3, [r7, #7]
  cmd_arg[4] = 0;
 800357c:	2300      	movs	r3, #0
 800357e:	723b      	strb	r3, [r7, #8]
  cmd_arg[5] = 0x95;
 8003580:	2395      	movs	r3, #149	@ 0x95
 8003582:	727b      	strb	r3, [r7, #9]

  /*   */
  for (int i = 0; i < 6; i++)
 8003584:	2300      	movs	r3, #0
 8003586:	60fb      	str	r3, [r7, #12]
 8003588:	e009      	b.n	800359e <SD_PowerOn+0x5e>
  {
    SPI_TxByte(cmd_arg[i]);
 800358a:	1d3a      	adds	r2, r7, #4
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	4413      	add	r3, r2
 8003590:	781b      	ldrb	r3, [r3, #0]
 8003592:	4618      	mov	r0, r3
 8003594:	f7ff ff72 	bl	800347c <SPI_TxByte>
  for (int i = 0; i < 6; i++)
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	3301      	adds	r3, #1
 800359c:	60fb      	str	r3, [r7, #12]
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	2b05      	cmp	r3, #5
 80035a2:	ddf2      	ble.n	800358a <SD_PowerOn+0x4a>
  }

  /*   */
  while ((SPI_RxByte() != 0x01) && Count)
 80035a4:	e002      	b.n	80035ac <SD_PowerOn+0x6c>
  {
    Count--;
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	3b01      	subs	r3, #1
 80035aa:	617b      	str	r3, [r7, #20]
  while ((SPI_RxByte() != 0x01) && Count)
 80035ac:	f7ff ff80 	bl	80034b0 <SPI_RxByte>
 80035b0:	4603      	mov	r3, r0
 80035b2:	2b01      	cmp	r3, #1
 80035b4:	d002      	beq.n	80035bc <SD_PowerOn+0x7c>
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d1f4      	bne.n	80035a6 <SD_PowerOn+0x66>
  }

  DESELECT();
 80035bc:	f7ff ff52 	bl	8003464 <DESELECT>
  SPI_TxByte(0XFF);
 80035c0:	20ff      	movs	r0, #255	@ 0xff
 80035c2:	f7ff ff5b 	bl	800347c <SPI_TxByte>

  PowerFlag = 1;
 80035c6:	4b03      	ldr	r3, [pc, #12]	@ (80035d4 <SD_PowerOn+0x94>)
 80035c8:	2201      	movs	r2, #1
 80035ca:	701a      	strb	r2, [r3, #0]
}
 80035cc:	bf00      	nop
 80035ce:	3718      	adds	r7, #24
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	200008b5 	.word	0x200008b5

080035d8 <SD_PowerOff>:

/*   */
static void SD_PowerOff(void)
{
 80035d8:	b480      	push	{r7}
 80035da:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 80035dc:	4b03      	ldr	r3, [pc, #12]	@ (80035ec <SD_PowerOff+0x14>)
 80035de:	2200      	movs	r2, #0
 80035e0:	701a      	strb	r2, [r3, #0]
}
 80035e2:	bf00      	nop
 80035e4:	46bd      	mov	sp, r7
 80035e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ea:	4770      	bx	lr
 80035ec:	200008b5 	.word	0x200008b5

080035f0 <SD_CheckPower>:

/*    */
static uint8_t SD_CheckPower(void)
{
 80035f0:	b480      	push	{r7}
 80035f2:	af00      	add	r7, sp, #0
  /*  0=off, 1=on */
  return PowerFlag;
 80035f4:	4b03      	ldr	r3, [pc, #12]	@ (8003604 <SD_CheckPower+0x14>)
 80035f6:	781b      	ldrb	r3, [r3, #0]
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	46bd      	mov	sp, r7
 80035fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003600:	4770      	bx	lr
 8003602:	bf00      	nop
 8003604:	200008b5 	.word	0x200008b5

08003608 <SD_RxDataBlock>:

/*    */
static bool SD_RxDataBlock(BYTE *buff, UINT btr)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b084      	sub	sp, #16
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
 8003610:	6039      	str	r1, [r7, #0]
  uint8_t token;

  /* 100ms  */
  Timer1 = 10;
 8003612:	4b17      	ldr	r3, [pc, #92]	@ (8003670 <SD_RxDataBlock+0x68>)
 8003614:	220a      	movs	r2, #10
 8003616:	701a      	strb	r2, [r3, #0]

  /*   */
  do
  {
    token = SPI_RxByte();
 8003618:	f7ff ff4a 	bl	80034b0 <SPI_RxByte>
 800361c:	4603      	mov	r3, r0
 800361e:	73fb      	strb	r3, [r7, #15]
  } while((token == 0xFF) && Timer1);
 8003620:	7bfb      	ldrb	r3, [r7, #15]
 8003622:	2bff      	cmp	r3, #255	@ 0xff
 8003624:	d104      	bne.n	8003630 <SD_RxDataBlock+0x28>
 8003626:	4b12      	ldr	r3, [pc, #72]	@ (8003670 <SD_RxDataBlock+0x68>)
 8003628:	781b      	ldrb	r3, [r3, #0]
 800362a:	b2db      	uxtb	r3, r3
 800362c:	2b00      	cmp	r3, #0
 800362e:	d1f3      	bne.n	8003618 <SD_RxDataBlock+0x10>

  /* 0xFE  Token     */
  if(token != 0xFE)
 8003630:	7bfb      	ldrb	r3, [r7, #15]
 8003632:	2bfe      	cmp	r3, #254	@ 0xfe
 8003634:	d001      	beq.n	800363a <SD_RxDataBlock+0x32>
    return FALSE;
 8003636:	2300      	movs	r3, #0
 8003638:	e016      	b.n	8003668 <SD_RxDataBlock+0x60>

  /*    */
  do
  {
    SPI_RxBytePtr(buff++);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	1c5a      	adds	r2, r3, #1
 800363e:	607a      	str	r2, [r7, #4]
 8003640:	4618      	mov	r0, r3
 8003642:	f7ff ff53 	bl	80034ec <SPI_RxBytePtr>
    SPI_RxBytePtr(buff++);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	1c5a      	adds	r2, r3, #1
 800364a:	607a      	str	r2, [r7, #4]
 800364c:	4618      	mov	r0, r3
 800364e:	f7ff ff4d 	bl	80034ec <SPI_RxBytePtr>
  } while(btr -= 2);
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	3b02      	subs	r3, #2
 8003656:	603b      	str	r3, [r7, #0]
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d1ed      	bne.n	800363a <SD_RxDataBlock+0x32>

  SPI_RxByte(); /* CRC  */
 800365e:	f7ff ff27 	bl	80034b0 <SPI_RxByte>
  SPI_RxByte();
 8003662:	f7ff ff25 	bl	80034b0 <SPI_RxByte>

  return TRUE;
 8003666:	2301      	movs	r3, #1
}
 8003668:	4618      	mov	r0, r3
 800366a:	3710      	adds	r7, #16
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}
 8003670:	20000bf1 	.word	0x20000bf1

08003674 <SD_TxDataBlock>:

/*    */
#if _READONLY == 0
static bool SD_TxDataBlock(const BYTE *buff, BYTE token)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b084      	sub	sp, #16
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
 800367c:	460b      	mov	r3, r1
 800367e:	70fb      	strb	r3, [r7, #3]
  uint8_t resp, wc;
  uint8_t i = 0;
 8003680:	2300      	movs	r3, #0
 8003682:	737b      	strb	r3, [r7, #13]

  /* SD   */
  if (SD_ReadyWait() != 0xFF)
 8003684:	f7ff ff40 	bl	8003508 <SD_ReadyWait>
 8003688:	4603      	mov	r3, r0
 800368a:	2bff      	cmp	r3, #255	@ 0xff
 800368c:	d001      	beq.n	8003692 <SD_TxDataBlock+0x1e>
    return FALSE;
 800368e:	2300      	movs	r3, #0
 8003690:	e040      	b.n	8003714 <SD_TxDataBlock+0xa0>

  /*   */
  SPI_TxByte(token);
 8003692:	78fb      	ldrb	r3, [r7, #3]
 8003694:	4618      	mov	r0, r3
 8003696:	f7ff fef1 	bl	800347c <SPI_TxByte>

  /*    */
  if (token != 0xFD)
 800369a:	78fb      	ldrb	r3, [r7, #3]
 800369c:	2bfd      	cmp	r3, #253	@ 0xfd
 800369e:	d031      	beq.n	8003704 <SD_TxDataBlock+0x90>
  {
    wc = 0;
 80036a0:	2300      	movs	r3, #0
 80036a2:	73bb      	strb	r3, [r7, #14]

    /* 512    */
    do
    {
      SPI_TxByte(*buff++);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	1c5a      	adds	r2, r3, #1
 80036a8:	607a      	str	r2, [r7, #4]
 80036aa:	781b      	ldrb	r3, [r3, #0]
 80036ac:	4618      	mov	r0, r3
 80036ae:	f7ff fee5 	bl	800347c <SPI_TxByte>
      SPI_TxByte(*buff++);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	1c5a      	adds	r2, r3, #1
 80036b6:	607a      	str	r2, [r7, #4]
 80036b8:	781b      	ldrb	r3, [r3, #0]
 80036ba:	4618      	mov	r0, r3
 80036bc:	f7ff fede 	bl	800347c <SPI_TxByte>
    } while (--wc);
 80036c0:	7bbb      	ldrb	r3, [r7, #14]
 80036c2:	3b01      	subs	r3, #1
 80036c4:	73bb      	strb	r3, [r7, #14]
 80036c6:	7bbb      	ldrb	r3, [r7, #14]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d1eb      	bne.n	80036a4 <SD_TxDataBlock+0x30>

    SPI_RxByte();       /* CRC  */
 80036cc:	f7ff fef0 	bl	80034b0 <SPI_RxByte>
    SPI_RxByte();
 80036d0:	f7ff feee 	bl	80034b0 <SPI_RxByte>

    /*    */
    while (i <= 64)
 80036d4:	e00b      	b.n	80036ee <SD_TxDataBlock+0x7a>
    {
      resp = SPI_RxByte();
 80036d6:	f7ff feeb 	bl	80034b0 <SPI_RxByte>
 80036da:	4603      	mov	r3, r0
 80036dc:	73fb      	strb	r3, [r7, #15]

      /*    */
      if ((resp & 0x1F) == 0x05)
 80036de:	7bfb      	ldrb	r3, [r7, #15]
 80036e0:	f003 031f 	and.w	r3, r3, #31
 80036e4:	2b05      	cmp	r3, #5
 80036e6:	d006      	beq.n	80036f6 <SD_TxDataBlock+0x82>
        break;

      i++;
 80036e8:	7b7b      	ldrb	r3, [r7, #13]
 80036ea:	3301      	adds	r3, #1
 80036ec:	737b      	strb	r3, [r7, #13]
    while (i <= 64)
 80036ee:	7b7b      	ldrb	r3, [r7, #13]
 80036f0:	2b40      	cmp	r3, #64	@ 0x40
 80036f2:	d9f0      	bls.n	80036d6 <SD_TxDataBlock+0x62>
 80036f4:	e000      	b.n	80036f8 <SD_TxDataBlock+0x84>
        break;
 80036f6:	bf00      	nop
    }

    /* SPI   Clear */
    while (SPI_RxByte() == 0);
 80036f8:	bf00      	nop
 80036fa:	f7ff fed9 	bl	80034b0 <SPI_RxByte>
 80036fe:	4603      	mov	r3, r0
 8003700:	2b00      	cmp	r3, #0
 8003702:	d0fa      	beq.n	80036fa <SD_TxDataBlock+0x86>
  }

  if ((resp & 0x1F) == 0x05)
 8003704:	7bfb      	ldrb	r3, [r7, #15]
 8003706:	f003 031f 	and.w	r3, r3, #31
 800370a:	2b05      	cmp	r3, #5
 800370c:	d101      	bne.n	8003712 <SD_TxDataBlock+0x9e>
    return TRUE;
 800370e:	2301      	movs	r3, #1
 8003710:	e000      	b.n	8003714 <SD_TxDataBlock+0xa0>
  else
    return FALSE;
 8003712:	2300      	movs	r3, #0
}
 8003714:	4618      	mov	r0, r3
 8003716:	3710      	adds	r7, #16
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}

0800371c <SD_SendCmd>:
#endif /* _READONLY */

/* CMD   */
static BYTE SD_SendCmd(BYTE cmd, DWORD arg)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b084      	sub	sp, #16
 8003720:	af00      	add	r7, sp, #0
 8003722:	4603      	mov	r3, r0
 8003724:	6039      	str	r1, [r7, #0]
 8003726:	71fb      	strb	r3, [r7, #7]
  uint8_t crc, res;

  /* SD  */
  if (SD_ReadyWait() != 0xFF)
 8003728:	f7ff feee 	bl	8003508 <SD_ReadyWait>
 800372c:	4603      	mov	r3, r0
 800372e:	2bff      	cmp	r3, #255	@ 0xff
 8003730:	d001      	beq.n	8003736 <SD_SendCmd+0x1a>
    return 0xFF;
 8003732:	23ff      	movs	r3, #255	@ 0xff
 8003734:	e040      	b.n	80037b8 <SD_SendCmd+0x9c>

  /*    */
  SPI_TxByte(cmd); 			/* Command */
 8003736:	79fb      	ldrb	r3, [r7, #7]
 8003738:	4618      	mov	r0, r3
 800373a:	f7ff fe9f 	bl	800347c <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 24)); 	/* Argument[31..24] */
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	0e1b      	lsrs	r3, r3, #24
 8003742:	b2db      	uxtb	r3, r3
 8003744:	4618      	mov	r0, r3
 8003746:	f7ff fe99 	bl	800347c <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 16)); 	/* Argument[23..16] */
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	0c1b      	lsrs	r3, r3, #16
 800374e:	b2db      	uxtb	r3, r3
 8003750:	4618      	mov	r0, r3
 8003752:	f7ff fe93 	bl	800347c <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 8)); 	/* Argument[15..8] */
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	0a1b      	lsrs	r3, r3, #8
 800375a:	b2db      	uxtb	r3, r3
 800375c:	4618      	mov	r0, r3
 800375e:	f7ff fe8d 	bl	800347c <SPI_TxByte>
  SPI_TxByte((BYTE) arg); 		/* Argument[7..0] */
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	b2db      	uxtb	r3, r3
 8003766:	4618      	mov	r0, r3
 8003768:	f7ff fe88 	bl	800347c <SPI_TxByte>

  /*  CRC  */
  crc = 0;
 800376c:	2300      	movs	r3, #0
 800376e:	73fb      	strb	r3, [r7, #15]
  if (cmd == CMD0)
 8003770:	79fb      	ldrb	r3, [r7, #7]
 8003772:	2b40      	cmp	r3, #64	@ 0x40
 8003774:	d101      	bne.n	800377a <SD_SendCmd+0x5e>
    crc = 0x95; /* CRC for CMD0(0) */
 8003776:	2395      	movs	r3, #149	@ 0x95
 8003778:	73fb      	strb	r3, [r7, #15]

  if (cmd == CMD8)
 800377a:	79fb      	ldrb	r3, [r7, #7]
 800377c:	2b48      	cmp	r3, #72	@ 0x48
 800377e:	d101      	bne.n	8003784 <SD_SendCmd+0x68>
    crc = 0x87; /* CRC for CMD8(0x1AA) */
 8003780:	2387      	movs	r3, #135	@ 0x87
 8003782:	73fb      	strb	r3, [r7, #15]

  /* CRC  */
  SPI_TxByte(crc);
 8003784:	7bfb      	ldrb	r3, [r7, #15]
 8003786:	4618      	mov	r0, r3
 8003788:	f7ff fe78 	bl	800347c <SPI_TxByte>

  /* CMD12 Stop Reading       */
  if (cmd == CMD12)
 800378c:	79fb      	ldrb	r3, [r7, #7]
 800378e:	2b4c      	cmp	r3, #76	@ 0x4c
 8003790:	d101      	bne.n	8003796 <SD_SendCmd+0x7a>
    SPI_RxByte();
 8003792:	f7ff fe8d 	bl	80034b0 <SPI_RxByte>

  /* 10    . */
  uint8_t n = 10;
 8003796:	230a      	movs	r3, #10
 8003798:	73bb      	strb	r3, [r7, #14]
  do
  {
    res = SPI_RxByte();
 800379a:	f7ff fe89 	bl	80034b0 <SPI_RxByte>
 800379e:	4603      	mov	r3, r0
 80037a0:	737b      	strb	r3, [r7, #13]
  } while ((res & 0x80) && --n);
 80037a2:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	da05      	bge.n	80037b6 <SD_SendCmd+0x9a>
 80037aa:	7bbb      	ldrb	r3, [r7, #14]
 80037ac:	3b01      	subs	r3, #1
 80037ae:	73bb      	strb	r3, [r7, #14]
 80037b0:	7bbb      	ldrb	r3, [r7, #14]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d1f1      	bne.n	800379a <SD_SendCmd+0x7e>

  return res;
 80037b6:	7b7b      	ldrb	r3, [r7, #13]
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	3710      	adds	r7, #16
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}

080037c0 <SD_disk_initialize>:
  user_diskio.c  .
-----------------------------------------------------------------------*/

/* SD  */
DSTATUS SD_disk_initialize(BYTE drv)
{
 80037c0:	b590      	push	{r4, r7, lr}
 80037c2:	b085      	sub	sp, #20
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	4603      	mov	r3, r0
 80037c8:	71fb      	strb	r3, [r7, #7]
  uint8_t n, type, ocr[4];

  /*    */
  if(drv)
 80037ca:	79fb      	ldrb	r3, [r7, #7]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d001      	beq.n	80037d4 <SD_disk_initialize+0x14>
    return STA_NOINIT;
 80037d0:	2301      	movs	r3, #1
 80037d2:	e0d5      	b.n	8003980 <SD_disk_initialize+0x1c0>

  /* SD  */
  if(Stat & STA_NODISK)
 80037d4:	4b6c      	ldr	r3, [pc, #432]	@ (8003988 <SD_disk_initialize+0x1c8>)
 80037d6:	781b      	ldrb	r3, [r3, #0]
 80037d8:	b2db      	uxtb	r3, r3
 80037da:	f003 0302 	and.w	r3, r3, #2
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d003      	beq.n	80037ea <SD_disk_initialize+0x2a>
    return Stat;
 80037e2:	4b69      	ldr	r3, [pc, #420]	@ (8003988 <SD_disk_initialize+0x1c8>)
 80037e4:	781b      	ldrb	r3, [r3, #0]
 80037e6:	b2db      	uxtb	r3, r3
 80037e8:	e0ca      	b.n	8003980 <SD_disk_initialize+0x1c0>

  /* SD Power On */
  SD_PowerOn();
 80037ea:	f7ff fea9 	bl	8003540 <SD_PowerOn>

  /* SPI   Chip Select */
  SELECT();
 80037ee:	f7ff fe2d 	bl	800344c <SELECT>

  /* SD   */
  type = 0;
 80037f2:	2300      	movs	r3, #0
 80037f4:	73bb      	strb	r3, [r7, #14]

  /* Idle   */
  if (SD_SendCmd(CMD0, 0) == 1)
 80037f6:	2100      	movs	r1, #0
 80037f8:	2040      	movs	r0, #64	@ 0x40
 80037fa:	f7ff ff8f 	bl	800371c <SD_SendCmd>
 80037fe:	4603      	mov	r3, r0
 8003800:	2b01      	cmp	r3, #1
 8003802:	f040 80a5 	bne.w	8003950 <SD_disk_initialize+0x190>
  {
    /*  1  */
    Timer1 = 100;
 8003806:	4b61      	ldr	r3, [pc, #388]	@ (800398c <SD_disk_initialize+0x1cc>)
 8003808:	2264      	movs	r2, #100	@ 0x64
 800380a:	701a      	strb	r2, [r3, #0]

    /* SD     */
    if (SD_SendCmd(CMD8, 0x1AA) == 1)
 800380c:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8003810:	2048      	movs	r0, #72	@ 0x48
 8003812:	f7ff ff83 	bl	800371c <SD_SendCmd>
 8003816:	4603      	mov	r3, r0
 8003818:	2b01      	cmp	r3, #1
 800381a:	d158      	bne.n	80038ce <SD_disk_initialize+0x10e>
    {
      /* SDC Ver2+ */
      for (n = 0; n < 4; n++)
 800381c:	2300      	movs	r3, #0
 800381e:	73fb      	strb	r3, [r7, #15]
 8003820:	e00c      	b.n	800383c <SD_disk_initialize+0x7c>
      {
        ocr[n] = SPI_RxByte();
 8003822:	7bfc      	ldrb	r4, [r7, #15]
 8003824:	f7ff fe44 	bl	80034b0 <SPI_RxByte>
 8003828:	4603      	mov	r3, r0
 800382a:	461a      	mov	r2, r3
 800382c:	f104 0310 	add.w	r3, r4, #16
 8003830:	443b      	add	r3, r7
 8003832:	f803 2c08 	strb.w	r2, [r3, #-8]
      for (n = 0; n < 4; n++)
 8003836:	7bfb      	ldrb	r3, [r7, #15]
 8003838:	3301      	adds	r3, #1
 800383a:	73fb      	strb	r3, [r7, #15]
 800383c:	7bfb      	ldrb	r3, [r7, #15]
 800383e:	2b03      	cmp	r3, #3
 8003840:	d9ef      	bls.n	8003822 <SD_disk_initialize+0x62>
      }

      if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8003842:	7abb      	ldrb	r3, [r7, #10]
 8003844:	2b01      	cmp	r3, #1
 8003846:	f040 8083 	bne.w	8003950 <SD_disk_initialize+0x190>
 800384a:	7afb      	ldrb	r3, [r7, #11]
 800384c:	2baa      	cmp	r3, #170	@ 0xaa
 800384e:	d17f      	bne.n	8003950 <SD_disk_initialize+0x190>
      {
        /* 2.7-3.6V   */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0)
 8003850:	2100      	movs	r1, #0
 8003852:	2077      	movs	r0, #119	@ 0x77
 8003854:	f7ff ff62 	bl	800371c <SD_SendCmd>
 8003858:	4603      	mov	r3, r0
 800385a:	2b01      	cmp	r3, #1
 800385c:	d807      	bhi.n	800386e <SD_disk_initialize+0xae>
 800385e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8003862:	2069      	movs	r0, #105	@ 0x69
 8003864:	f7ff ff5a 	bl	800371c <SD_SendCmd>
 8003868:	4603      	mov	r3, r0
 800386a:	2b00      	cmp	r3, #0
 800386c:	d005      	beq.n	800387a <SD_disk_initialize+0xba>
            break; /* ACMD41 with HCS bit */
        } while (Timer1);
 800386e:	4b47      	ldr	r3, [pc, #284]	@ (800398c <SD_disk_initialize+0x1cc>)
 8003870:	781b      	ldrb	r3, [r3, #0]
 8003872:	b2db      	uxtb	r3, r3
 8003874:	2b00      	cmp	r3, #0
 8003876:	d1eb      	bne.n	8003850 <SD_disk_initialize+0x90>
 8003878:	e000      	b.n	800387c <SD_disk_initialize+0xbc>
            break; /* ACMD41 with HCS bit */
 800387a:	bf00      	nop

        if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 800387c:	4b43      	ldr	r3, [pc, #268]	@ (800398c <SD_disk_initialize+0x1cc>)
 800387e:	781b      	ldrb	r3, [r3, #0]
 8003880:	b2db      	uxtb	r3, r3
 8003882:	2b00      	cmp	r3, #0
 8003884:	d064      	beq.n	8003950 <SD_disk_initialize+0x190>
 8003886:	2100      	movs	r1, #0
 8003888:	207a      	movs	r0, #122	@ 0x7a
 800388a:	f7ff ff47 	bl	800371c <SD_SendCmd>
 800388e:	4603      	mov	r3, r0
 8003890:	2b00      	cmp	r3, #0
 8003892:	d15d      	bne.n	8003950 <SD_disk_initialize+0x190>
        {
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 8003894:	2300      	movs	r3, #0
 8003896:	73fb      	strb	r3, [r7, #15]
 8003898:	e00c      	b.n	80038b4 <SD_disk_initialize+0xf4>
          {
            ocr[n] = SPI_RxByte();
 800389a:	7bfc      	ldrb	r4, [r7, #15]
 800389c:	f7ff fe08 	bl	80034b0 <SPI_RxByte>
 80038a0:	4603      	mov	r3, r0
 80038a2:	461a      	mov	r2, r3
 80038a4:	f104 0310 	add.w	r3, r4, #16
 80038a8:	443b      	add	r3, r7
 80038aa:	f803 2c08 	strb.w	r2, [r3, #-8]
          for (n = 0; n < 4; n++)
 80038ae:	7bfb      	ldrb	r3, [r7, #15]
 80038b0:	3301      	adds	r3, #1
 80038b2:	73fb      	strb	r3, [r7, #15]
 80038b4:	7bfb      	ldrb	r3, [r7, #15]
 80038b6:	2b03      	cmp	r3, #3
 80038b8:	d9ef      	bls.n	800389a <SD_disk_initialize+0xda>
          }

          type = (ocr[0] & 0x40) ? 6 : 2;
 80038ba:	7a3b      	ldrb	r3, [r7, #8]
 80038bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d001      	beq.n	80038c8 <SD_disk_initialize+0x108>
 80038c4:	2306      	movs	r3, #6
 80038c6:	e000      	b.n	80038ca <SD_disk_initialize+0x10a>
 80038c8:	2302      	movs	r3, #2
 80038ca:	73bb      	strb	r3, [r7, #14]
 80038cc:	e040      	b.n	8003950 <SD_disk_initialize+0x190>
      }
    }
    else
    {
      /* SDC Ver1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? 2 : 1; /* SDC : MMC */
 80038ce:	2100      	movs	r1, #0
 80038d0:	2077      	movs	r0, #119	@ 0x77
 80038d2:	f7ff ff23 	bl	800371c <SD_SendCmd>
 80038d6:	4603      	mov	r3, r0
 80038d8:	2b01      	cmp	r3, #1
 80038da:	d808      	bhi.n	80038ee <SD_disk_initialize+0x12e>
 80038dc:	2100      	movs	r1, #0
 80038de:	2069      	movs	r0, #105	@ 0x69
 80038e0:	f7ff ff1c 	bl	800371c <SD_SendCmd>
 80038e4:	4603      	mov	r3, r0
 80038e6:	2b01      	cmp	r3, #1
 80038e8:	d801      	bhi.n	80038ee <SD_disk_initialize+0x12e>
 80038ea:	2302      	movs	r3, #2
 80038ec:	e000      	b.n	80038f0 <SD_disk_initialize+0x130>
 80038ee:	2301      	movs	r3, #1
 80038f0:	73bb      	strb	r3, [r7, #14]

      do {
        if (type == 2)
 80038f2:	7bbb      	ldrb	r3, [r7, #14]
 80038f4:	2b02      	cmp	r3, #2
 80038f6:	d10e      	bne.n	8003916 <SD_disk_initialize+0x156>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0)
 80038f8:	2100      	movs	r1, #0
 80038fa:	2077      	movs	r0, #119	@ 0x77
 80038fc:	f7ff ff0e 	bl	800371c <SD_SendCmd>
 8003900:	4603      	mov	r3, r0
 8003902:	2b01      	cmp	r3, #1
 8003904:	d80e      	bhi.n	8003924 <SD_disk_initialize+0x164>
 8003906:	2100      	movs	r1, #0
 8003908:	2069      	movs	r0, #105	@ 0x69
 800390a:	f7ff ff07 	bl	800371c <SD_SendCmd>
 800390e:	4603      	mov	r3, r0
 8003910:	2b00      	cmp	r3, #0
 8003912:	d107      	bne.n	8003924 <SD_disk_initialize+0x164>
            break; /* ACMD41 */
 8003914:	e00d      	b.n	8003932 <SD_disk_initialize+0x172>
        }
        else
        {
          if (SD_SendCmd(CMD1, 0) == 0)
 8003916:	2100      	movs	r1, #0
 8003918:	2041      	movs	r0, #65	@ 0x41
 800391a:	f7ff feff 	bl	800371c <SD_SendCmd>
 800391e:	4603      	mov	r3, r0
 8003920:	2b00      	cmp	r3, #0
 8003922:	d005      	beq.n	8003930 <SD_disk_initialize+0x170>
            break; /* CMD1 */
        }
      } while (Timer1);
 8003924:	4b19      	ldr	r3, [pc, #100]	@ (800398c <SD_disk_initialize+0x1cc>)
 8003926:	781b      	ldrb	r3, [r3, #0]
 8003928:	b2db      	uxtb	r3, r3
 800392a:	2b00      	cmp	r3, #0
 800392c:	d1e1      	bne.n	80038f2 <SD_disk_initialize+0x132>
 800392e:	e000      	b.n	8003932 <SD_disk_initialize+0x172>
            break; /* CMD1 */
 8003930:	bf00      	nop

      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0)
 8003932:	4b16      	ldr	r3, [pc, #88]	@ (800398c <SD_disk_initialize+0x1cc>)
 8003934:	781b      	ldrb	r3, [r3, #0]
 8003936:	b2db      	uxtb	r3, r3
 8003938:	2b00      	cmp	r3, #0
 800393a:	d007      	beq.n	800394c <SD_disk_initialize+0x18c>
 800393c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003940:	2050      	movs	r0, #80	@ 0x50
 8003942:	f7ff feeb 	bl	800371c <SD_SendCmd>
 8003946:	4603      	mov	r3, r0
 8003948:	2b00      	cmp	r3, #0
 800394a:	d001      	beq.n	8003950 <SD_disk_initialize+0x190>
      {
        /*    */
        type = 0;
 800394c:	2300      	movs	r3, #0
 800394e:	73bb      	strb	r3, [r7, #14]
      }
    }
  }

  CardType = type;
 8003950:	4a0f      	ldr	r2, [pc, #60]	@ (8003990 <SD_disk_initialize+0x1d0>)
 8003952:	7bbb      	ldrb	r3, [r7, #14]
 8003954:	7013      	strb	r3, [r2, #0]

  DESELECT();
 8003956:	f7ff fd85 	bl	8003464 <DESELECT>

  SPI_RxByte(); /* Idle   (Release DO) */
 800395a:	f7ff fda9 	bl	80034b0 <SPI_RxByte>

  if (type)
 800395e:	7bbb      	ldrb	r3, [r7, #14]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d008      	beq.n	8003976 <SD_disk_initialize+0x1b6>
  {
    /* Clear STA_NOINIT */
    Stat &= ~STA_NOINIT;
 8003964:	4b08      	ldr	r3, [pc, #32]	@ (8003988 <SD_disk_initialize+0x1c8>)
 8003966:	781b      	ldrb	r3, [r3, #0]
 8003968:	b2db      	uxtb	r3, r3
 800396a:	f023 0301 	bic.w	r3, r3, #1
 800396e:	b2da      	uxtb	r2, r3
 8003970:	4b05      	ldr	r3, [pc, #20]	@ (8003988 <SD_disk_initialize+0x1c8>)
 8003972:	701a      	strb	r2, [r3, #0]
 8003974:	e001      	b.n	800397a <SD_disk_initialize+0x1ba>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 8003976:	f7ff fe2f 	bl	80035d8 <SD_PowerOff>
  }

  return Stat;
 800397a:	4b03      	ldr	r3, [pc, #12]	@ (8003988 <SD_disk_initialize+0x1c8>)
 800397c:	781b      	ldrb	r3, [r3, #0]
 800397e:	b2db      	uxtb	r3, r3
}
 8003980:	4618      	mov	r0, r3
 8003982:	3714      	adds	r7, #20
 8003984:	46bd      	mov	sp, r7
 8003986:	bd90      	pop	{r4, r7, pc}
 8003988:	200000a9 	.word	0x200000a9
 800398c:	20000bf1 	.word	0x20000bf1
 8003990:	200008b4 	.word	0x200008b4

08003994 <SD_disk_status>:

/*    */
DSTATUS SD_disk_status(BYTE drv)
{
 8003994:	b480      	push	{r7}
 8003996:	b083      	sub	sp, #12
 8003998:	af00      	add	r7, sp, #0
 800399a:	4603      	mov	r3, r0
 800399c:	71fb      	strb	r3, [r7, #7]
  if (drv)
 800399e:	79fb      	ldrb	r3, [r7, #7]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d001      	beq.n	80039a8 <SD_disk_status+0x14>
    return STA_NOINIT;
 80039a4:	2301      	movs	r3, #1
 80039a6:	e002      	b.n	80039ae <SD_disk_status+0x1a>

  return Stat;
 80039a8:	4b04      	ldr	r3, [pc, #16]	@ (80039bc <SD_disk_status+0x28>)
 80039aa:	781b      	ldrb	r3, [r3, #0]
 80039ac:	b2db      	uxtb	r3, r3
}
 80039ae:	4618      	mov	r0, r3
 80039b0:	370c      	adds	r7, #12
 80039b2:	46bd      	mov	sp, r7
 80039b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b8:	4770      	bx	lr
 80039ba:	bf00      	nop
 80039bc:	200000a9 	.word	0x200000a9

080039c0 <SD_disk_read>:

/*   */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b084      	sub	sp, #16
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	60b9      	str	r1, [r7, #8]
 80039c8:	607a      	str	r2, [r7, #4]
 80039ca:	603b      	str	r3, [r7, #0]
 80039cc:	4603      	mov	r3, r0
 80039ce:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 80039d0:	7bfb      	ldrb	r3, [r7, #15]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d102      	bne.n	80039dc <SD_disk_read+0x1c>
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d101      	bne.n	80039e0 <SD_disk_read+0x20>
    return RES_PARERR;
 80039dc:	2304      	movs	r3, #4
 80039de:	e051      	b.n	8003a84 <SD_disk_read+0xc4>

  if (Stat & STA_NOINIT)
 80039e0:	4b2a      	ldr	r3, [pc, #168]	@ (8003a8c <SD_disk_read+0xcc>)
 80039e2:	781b      	ldrb	r3, [r3, #0]
 80039e4:	b2db      	uxtb	r3, r3
 80039e6:	f003 0301 	and.w	r3, r3, #1
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d001      	beq.n	80039f2 <SD_disk_read+0x32>
    return RES_NOTRDY;
 80039ee:	2303      	movs	r3, #3
 80039f0:	e048      	b.n	8003a84 <SD_disk_read+0xc4>

  if (!(CardType & 4))
 80039f2:	4b27      	ldr	r3, [pc, #156]	@ (8003a90 <SD_disk_read+0xd0>)
 80039f4:	781b      	ldrb	r3, [r3, #0]
 80039f6:	f003 0304 	and.w	r3, r3, #4
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d102      	bne.n	8003a04 <SD_disk_read+0x44>
    sector *= 512;      /*  sector Byte addressing   */
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	025b      	lsls	r3, r3, #9
 8003a02:	607b      	str	r3, [r7, #4]

  SELECT();
 8003a04:	f7ff fd22 	bl	800344c <SELECT>

  if (count == 1)
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	2b01      	cmp	r3, #1
 8003a0c:	d111      	bne.n	8003a32 <SD_disk_read+0x72>
  {
    /*    */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512))
 8003a0e:	6879      	ldr	r1, [r7, #4]
 8003a10:	2051      	movs	r0, #81	@ 0x51
 8003a12:	f7ff fe83 	bl	800371c <SD_SendCmd>
 8003a16:	4603      	mov	r3, r0
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d129      	bne.n	8003a70 <SD_disk_read+0xb0>
 8003a1c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003a20:	68b8      	ldr	r0, [r7, #8]
 8003a22:	f7ff fdf1 	bl	8003608 <SD_RxDataBlock>
 8003a26:	4603      	mov	r3, r0
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d021      	beq.n	8003a70 <SD_disk_read+0xb0>
      count = 0;
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	603b      	str	r3, [r7, #0]
 8003a30:	e01e      	b.n	8003a70 <SD_disk_read+0xb0>
  }
  else
  {
    /*    */
    if (SD_SendCmd(CMD18, sector) == 0)
 8003a32:	6879      	ldr	r1, [r7, #4]
 8003a34:	2052      	movs	r0, #82	@ 0x52
 8003a36:	f7ff fe71 	bl	800371c <SD_SendCmd>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d117      	bne.n	8003a70 <SD_disk_read+0xb0>
    {
      do {
        if (!SD_RxDataBlock(buff, 512))
 8003a40:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003a44:	68b8      	ldr	r0, [r7, #8]
 8003a46:	f7ff fddf 	bl	8003608 <SD_RxDataBlock>
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d00a      	beq.n	8003a66 <SD_disk_read+0xa6>
          break;

        buff += 512;
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8003a56:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	3b01      	subs	r3, #1
 8003a5c:	603b      	str	r3, [r7, #0]
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d1ed      	bne.n	8003a40 <SD_disk_read+0x80>
 8003a64:	e000      	b.n	8003a68 <SD_disk_read+0xa8>
          break;
 8003a66:	bf00      	nop

      /* STOP_TRANSMISSION,     ,    */
      SD_SendCmd(CMD12, 0);
 8003a68:	2100      	movs	r1, #0
 8003a6a:	204c      	movs	r0, #76	@ 0x4c
 8003a6c:	f7ff fe56 	bl	800371c <SD_SendCmd>
    }
  }

  DESELECT();
 8003a70:	f7ff fcf8 	bl	8003464 <DESELECT>
  SPI_RxByte(); /* Idle (Release DO) */
 8003a74:	f7ff fd1c 	bl	80034b0 <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	bf14      	ite	ne
 8003a7e:	2301      	movne	r3, #1
 8003a80:	2300      	moveq	r3, #0
 8003a82:	b2db      	uxtb	r3, r3
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	3710      	adds	r7, #16
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}
 8003a8c:	200000a9 	.word	0x200000a9
 8003a90:	200008b4 	.word	0x200008b4

08003a94 <SD_disk_write>:

/*   */
#if _READONLY == 0
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b084      	sub	sp, #16
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	60b9      	str	r1, [r7, #8]
 8003a9c:	607a      	str	r2, [r7, #4]
 8003a9e:	603b      	str	r3, [r7, #0]
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 8003aa4:	7bfb      	ldrb	r3, [r7, #15]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d102      	bne.n	8003ab0 <SD_disk_write+0x1c>
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d101      	bne.n	8003ab4 <SD_disk_write+0x20>
    return RES_PARERR;
 8003ab0:	2304      	movs	r3, #4
 8003ab2:	e06b      	b.n	8003b8c <SD_disk_write+0xf8>

  if (Stat & STA_NOINIT)
 8003ab4:	4b37      	ldr	r3, [pc, #220]	@ (8003b94 <SD_disk_write+0x100>)
 8003ab6:	781b      	ldrb	r3, [r3, #0]
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	f003 0301 	and.w	r3, r3, #1
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d001      	beq.n	8003ac6 <SD_disk_write+0x32>
    return RES_NOTRDY;
 8003ac2:	2303      	movs	r3, #3
 8003ac4:	e062      	b.n	8003b8c <SD_disk_write+0xf8>

  if (Stat & STA_PROTECT)
 8003ac6:	4b33      	ldr	r3, [pc, #204]	@ (8003b94 <SD_disk_write+0x100>)
 8003ac8:	781b      	ldrb	r3, [r3, #0]
 8003aca:	b2db      	uxtb	r3, r3
 8003acc:	f003 0304 	and.w	r3, r3, #4
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d001      	beq.n	8003ad8 <SD_disk_write+0x44>
    return RES_WRPRT;
 8003ad4:	2302      	movs	r3, #2
 8003ad6:	e059      	b.n	8003b8c <SD_disk_write+0xf8>

  if (!(CardType & 4))
 8003ad8:	4b2f      	ldr	r3, [pc, #188]	@ (8003b98 <SD_disk_write+0x104>)
 8003ada:	781b      	ldrb	r3, [r3, #0]
 8003adc:	f003 0304 	and.w	r3, r3, #4
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d102      	bne.n	8003aea <SD_disk_write+0x56>
    sector *= 512; /*  sector Byte addressing   */
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	025b      	lsls	r3, r3, #9
 8003ae8:	607b      	str	r3, [r7, #4]

  SELECT();
 8003aea:	f7ff fcaf 	bl	800344c <SELECT>

  if (count == 1)
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	2b01      	cmp	r3, #1
 8003af2:	d110      	bne.n	8003b16 <SD_disk_write+0x82>
  {
    /*    */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8003af4:	6879      	ldr	r1, [r7, #4]
 8003af6:	2058      	movs	r0, #88	@ 0x58
 8003af8:	f7ff fe10 	bl	800371c <SD_SendCmd>
 8003afc:	4603      	mov	r3, r0
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d13a      	bne.n	8003b78 <SD_disk_write+0xe4>
 8003b02:	21fe      	movs	r1, #254	@ 0xfe
 8003b04:	68b8      	ldr	r0, [r7, #8]
 8003b06:	f7ff fdb5 	bl	8003674 <SD_TxDataBlock>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d033      	beq.n	8003b78 <SD_disk_write+0xe4>
      count = 0;
 8003b10:	2300      	movs	r3, #0
 8003b12:	603b      	str	r3, [r7, #0]
 8003b14:	e030      	b.n	8003b78 <SD_disk_write+0xe4>
  }
  else
  {
    /*    */
    if (CardType & 2)
 8003b16:	4b20      	ldr	r3, [pc, #128]	@ (8003b98 <SD_disk_write+0x104>)
 8003b18:	781b      	ldrb	r3, [r3, #0]
 8003b1a:	f003 0302 	and.w	r3, r3, #2
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d007      	beq.n	8003b32 <SD_disk_write+0x9e>
    {
      SD_SendCmd(CMD55, 0);
 8003b22:	2100      	movs	r1, #0
 8003b24:	2077      	movs	r0, #119	@ 0x77
 8003b26:	f7ff fdf9 	bl	800371c <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 8003b2a:	6839      	ldr	r1, [r7, #0]
 8003b2c:	2057      	movs	r0, #87	@ 0x57
 8003b2e:	f7ff fdf5 	bl	800371c <SD_SendCmd>
    }

    if (SD_SendCmd(CMD25, sector) == 0)
 8003b32:	6879      	ldr	r1, [r7, #4]
 8003b34:	2059      	movs	r0, #89	@ 0x59
 8003b36:	f7ff fdf1 	bl	800371c <SD_SendCmd>
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d11b      	bne.n	8003b78 <SD_disk_write+0xe4>
    {
      do {
        if(!SD_TxDataBlock(buff, 0xFC))
 8003b40:	21fc      	movs	r1, #252	@ 0xfc
 8003b42:	68b8      	ldr	r0, [r7, #8]
 8003b44:	f7ff fd96 	bl	8003674 <SD_TxDataBlock>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d00a      	beq.n	8003b64 <SD_disk_write+0xd0>
          break;

        buff += 512;
 8003b4e:	68bb      	ldr	r3, [r7, #8]
 8003b50:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8003b54:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	3b01      	subs	r3, #1
 8003b5a:	603b      	str	r3, [r7, #0]
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d1ee      	bne.n	8003b40 <SD_disk_write+0xac>
 8003b62:	e000      	b.n	8003b66 <SD_disk_write+0xd2>
          break;
 8003b64:	bf00      	nop

      if(!SD_TxDataBlock(0, 0xFD))
 8003b66:	21fd      	movs	r1, #253	@ 0xfd
 8003b68:	2000      	movs	r0, #0
 8003b6a:	f7ff fd83 	bl	8003674 <SD_TxDataBlock>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d101      	bne.n	8003b78 <SD_disk_write+0xe4>
      {
        count = 1;
 8003b74:	2301      	movs	r3, #1
 8003b76:	603b      	str	r3, [r7, #0]
      }
    }
  }

  DESELECT();
 8003b78:	f7ff fc74 	bl	8003464 <DESELECT>
  SPI_RxByte();
 8003b7c:	f7ff fc98 	bl	80034b0 <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	bf14      	ite	ne
 8003b86:	2301      	movne	r3, #1
 8003b88:	2300      	moveq	r3, #0
 8003b8a:	b2db      	uxtb	r3, r3
}
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	3710      	adds	r7, #16
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bd80      	pop	{r7, pc}
 8003b94:	200000a9 	.word	0x200000a9
 8003b98:	200008b4 	.word	0x200008b4

08003b9c <SD_disk_ioctl>:
#endif /* _READONLY */

/*   */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 8003b9c:	b590      	push	{r4, r7, lr}
 8003b9e:	b08b      	sub	sp, #44	@ 0x2c
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	603a      	str	r2, [r7, #0]
 8003ba6:	71fb      	strb	r3, [r7, #7]
 8003ba8:	460b      	mov	r3, r1
 8003baa:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  BYTE n, csd[16], *ptr = buff;
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	623b      	str	r3, [r7, #32]
  WORD csize;

  if (drv)
 8003bb0:	79fb      	ldrb	r3, [r7, #7]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d001      	beq.n	8003bba <SD_disk_ioctl+0x1e>
    return RES_PARERR;
 8003bb6:	2304      	movs	r3, #4
 8003bb8:	e119      	b.n	8003dee <SD_disk_ioctl+0x252>

  res = RES_ERROR;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (ctrl == CTRL_POWER)
 8003bc0:	79bb      	ldrb	r3, [r7, #6]
 8003bc2:	2b05      	cmp	r3, #5
 8003bc4:	d129      	bne.n	8003c1a <SD_disk_ioctl+0x7e>
  {
    switch (*ptr)
 8003bc6:	6a3b      	ldr	r3, [r7, #32]
 8003bc8:	781b      	ldrb	r3, [r3, #0]
 8003bca:	2b02      	cmp	r3, #2
 8003bcc:	d017      	beq.n	8003bfe <SD_disk_ioctl+0x62>
 8003bce:	2b02      	cmp	r3, #2
 8003bd0:	dc1f      	bgt.n	8003c12 <SD_disk_ioctl+0x76>
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d002      	beq.n	8003bdc <SD_disk_ioctl+0x40>
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	d00b      	beq.n	8003bf2 <SD_disk_ioctl+0x56>
 8003bda:	e01a      	b.n	8003c12 <SD_disk_ioctl+0x76>
    {
    case 0:
      if (SD_CheckPower())
 8003bdc:	f7ff fd08 	bl	80035f0 <SD_CheckPower>
 8003be0:	4603      	mov	r3, r0
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d001      	beq.n	8003bea <SD_disk_ioctl+0x4e>
        SD_PowerOff();          /* Power Off */
 8003be6:	f7ff fcf7 	bl	80035d8 <SD_PowerOff>
      res = RES_OK;
 8003bea:	2300      	movs	r3, #0
 8003bec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8003bf0:	e0fb      	b.n	8003dea <SD_disk_ioctl+0x24e>
    case 1:
      SD_PowerOn();             /* Power On */
 8003bf2:	f7ff fca5 	bl	8003540 <SD_PowerOn>
      res = RES_OK;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8003bfc:	e0f5      	b.n	8003dea <SD_disk_ioctl+0x24e>
    case 2:
      *(ptr + 1) = (BYTE) SD_CheckPower();
 8003bfe:	6a3b      	ldr	r3, [r7, #32]
 8003c00:	1c5c      	adds	r4, r3, #1
 8003c02:	f7ff fcf5 	bl	80035f0 <SD_CheckPower>
 8003c06:	4603      	mov	r3, r0
 8003c08:	7023      	strb	r3, [r4, #0]
      res = RES_OK;             /* Power Check */
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8003c10:	e0eb      	b.n	8003dea <SD_disk_ioctl+0x24e>
    default:
      res = RES_PARERR;
 8003c12:	2304      	movs	r3, #4
 8003c14:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003c18:	e0e7      	b.n	8003dea <SD_disk_ioctl+0x24e>
    }
  }
  else
  {
    if (Stat & STA_NOINIT)
 8003c1a:	4b77      	ldr	r3, [pc, #476]	@ (8003df8 <SD_disk_ioctl+0x25c>)
 8003c1c:	781b      	ldrb	r3, [r3, #0]
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	f003 0301 	and.w	r3, r3, #1
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d001      	beq.n	8003c2c <SD_disk_ioctl+0x90>
      return RES_NOTRDY;
 8003c28:	2303      	movs	r3, #3
 8003c2a:	e0e0      	b.n	8003dee <SD_disk_ioctl+0x252>

    SELECT();
 8003c2c:	f7ff fc0e 	bl	800344c <SELECT>

    switch (ctrl)
 8003c30:	79bb      	ldrb	r3, [r7, #6]
 8003c32:	2b0d      	cmp	r3, #13
 8003c34:	f200 80ca 	bhi.w	8003dcc <SD_disk_ioctl+0x230>
 8003c38:	a201      	add	r2, pc, #4	@ (adr r2, 8003c40 <SD_disk_ioctl+0xa4>)
 8003c3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c3e:	bf00      	nop
 8003c40:	08003d37 	.word	0x08003d37
 8003c44:	08003c79 	.word	0x08003c79
 8003c48:	08003d27 	.word	0x08003d27
 8003c4c:	08003dcd 	.word	0x08003dcd
 8003c50:	08003dcd 	.word	0x08003dcd
 8003c54:	08003dcd 	.word	0x08003dcd
 8003c58:	08003dcd 	.word	0x08003dcd
 8003c5c:	08003dcd 	.word	0x08003dcd
 8003c60:	08003dcd 	.word	0x08003dcd
 8003c64:	08003dcd 	.word	0x08003dcd
 8003c68:	08003dcd 	.word	0x08003dcd
 8003c6c:	08003d49 	.word	0x08003d49
 8003c70:	08003d6d 	.word	0x08003d6d
 8003c74:	08003d91 	.word	0x08003d91
    {
    case GET_SECTOR_COUNT:
      /* SD  Sector  (DWORD) */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8003c78:	2100      	movs	r1, #0
 8003c7a:	2049      	movs	r0, #73	@ 0x49
 8003c7c:	f7ff fd4e 	bl	800371c <SD_SendCmd>
 8003c80:	4603      	mov	r3, r0
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	f040 80a6 	bne.w	8003dd4 <SD_disk_ioctl+0x238>
 8003c88:	f107 030c 	add.w	r3, r7, #12
 8003c8c:	2110      	movs	r1, #16
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f7ff fcba 	bl	8003608 <SD_RxDataBlock>
 8003c94:	4603      	mov	r3, r0
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	f000 809c 	beq.w	8003dd4 <SD_disk_ioctl+0x238>
      {
        if ((csd[0] >> 6) == 1)
 8003c9c:	7b3b      	ldrb	r3, [r7, #12]
 8003c9e:	099b      	lsrs	r3, r3, #6
 8003ca0:	b2db      	uxtb	r3, r3
 8003ca2:	2b01      	cmp	r3, #1
 8003ca4:	d10d      	bne.n	8003cc2 <SD_disk_ioctl+0x126>
        {
          /* SDC ver 2.00 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8003ca6:	7d7b      	ldrb	r3, [r7, #21]
 8003ca8:	461a      	mov	r2, r3
 8003caa:	7d3b      	ldrb	r3, [r7, #20]
 8003cac:	021b      	lsls	r3, r3, #8
 8003cae:	b29b      	uxth	r3, r3
 8003cb0:	4413      	add	r3, r2
 8003cb2:	b29b      	uxth	r3, r3
 8003cb4:	3301      	adds	r3, #1
 8003cb6:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << 10;
 8003cb8:	8bfb      	ldrh	r3, [r7, #30]
 8003cba:	029a      	lsls	r2, r3, #10
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	601a      	str	r2, [r3, #0]
 8003cc0:	e02d      	b.n	8003d1e <SD_disk_ioctl+0x182>
        }
        else
        {
          /* MMC or SDC ver 1.XX */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8003cc2:	7c7b      	ldrb	r3, [r7, #17]
 8003cc4:	f003 030f 	and.w	r3, r3, #15
 8003cc8:	b2da      	uxtb	r2, r3
 8003cca:	7dbb      	ldrb	r3, [r7, #22]
 8003ccc:	09db      	lsrs	r3, r3, #7
 8003cce:	b2db      	uxtb	r3, r3
 8003cd0:	4413      	add	r3, r2
 8003cd2:	b2da      	uxtb	r2, r3
 8003cd4:	7d7b      	ldrb	r3, [r7, #21]
 8003cd6:	005b      	lsls	r3, r3, #1
 8003cd8:	b2db      	uxtb	r3, r3
 8003cda:	f003 0306 	and.w	r3, r3, #6
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	4413      	add	r3, r2
 8003ce2:	b2db      	uxtb	r3, r3
 8003ce4:	3302      	adds	r3, #2
 8003ce6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8003cea:	7d3b      	ldrb	r3, [r7, #20]
 8003cec:	099b      	lsrs	r3, r3, #6
 8003cee:	b2db      	uxtb	r3, r3
 8003cf0:	461a      	mov	r2, r3
 8003cf2:	7cfb      	ldrb	r3, [r7, #19]
 8003cf4:	009b      	lsls	r3, r3, #2
 8003cf6:	b29b      	uxth	r3, r3
 8003cf8:	4413      	add	r3, r2
 8003cfa:	b29a      	uxth	r2, r3
 8003cfc:	7cbb      	ldrb	r3, [r7, #18]
 8003cfe:	029b      	lsls	r3, r3, #10
 8003d00:	b29b      	uxth	r3, r3
 8003d02:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003d06:	b29b      	uxth	r3, r3
 8003d08:	4413      	add	r3, r2
 8003d0a:	b29b      	uxth	r3, r3
 8003d0c:	3301      	adds	r3, #1
 8003d0e:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 8003d10:	8bfa      	ldrh	r2, [r7, #30]
 8003d12:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003d16:	3b09      	subs	r3, #9
 8003d18:	409a      	lsls	r2, r3
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	601a      	str	r2, [r3, #0]
        }

        res = RES_OK;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }
      break;
 8003d24:	e056      	b.n	8003dd4 <SD_disk_ioctl+0x238>

    case GET_SECTOR_SIZE:
      /*    (WORD) */
      *(WORD*) buff = 512;
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d2c:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8003d34:	e055      	b.n	8003de2 <SD_disk_ioctl+0x246>

    case CTRL_SYNC:
      /*   */
      if (SD_ReadyWait() == 0xFF)
 8003d36:	f7ff fbe7 	bl	8003508 <SD_ReadyWait>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	2bff      	cmp	r3, #255	@ 0xff
 8003d3e:	d14b      	bne.n	8003dd8 <SD_disk_ioctl+0x23c>
        res = RES_OK;
 8003d40:	2300      	movs	r3, #0
 8003d42:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8003d46:	e047      	b.n	8003dd8 <SD_disk_ioctl+0x23c>

    case MMC_GET_CSD:
      /* CSD   (16 bytes) */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16))
 8003d48:	2100      	movs	r1, #0
 8003d4a:	2049      	movs	r0, #73	@ 0x49
 8003d4c:	f7ff fce6 	bl	800371c <SD_SendCmd>
 8003d50:	4603      	mov	r3, r0
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d142      	bne.n	8003ddc <SD_disk_ioctl+0x240>
 8003d56:	2110      	movs	r1, #16
 8003d58:	6a38      	ldr	r0, [r7, #32]
 8003d5a:	f7ff fc55 	bl	8003608 <SD_RxDataBlock>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d03b      	beq.n	8003ddc <SD_disk_ioctl+0x240>
        res = RES_OK;
 8003d64:	2300      	movs	r3, #0
 8003d66:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8003d6a:	e037      	b.n	8003ddc <SD_disk_ioctl+0x240>

    case MMC_GET_CID:
      /* CID   (16 bytes) */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16))
 8003d6c:	2100      	movs	r1, #0
 8003d6e:	204a      	movs	r0, #74	@ 0x4a
 8003d70:	f7ff fcd4 	bl	800371c <SD_SendCmd>
 8003d74:	4603      	mov	r3, r0
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d132      	bne.n	8003de0 <SD_disk_ioctl+0x244>
 8003d7a:	2110      	movs	r1, #16
 8003d7c:	6a38      	ldr	r0, [r7, #32]
 8003d7e:	f7ff fc43 	bl	8003608 <SD_RxDataBlock>
 8003d82:	4603      	mov	r3, r0
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d02b      	beq.n	8003de0 <SD_disk_ioctl+0x244>
        res = RES_OK;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8003d8e:	e027      	b.n	8003de0 <SD_disk_ioctl+0x244>

    case MMC_GET_OCR:
      /* OCR   (4 bytes) */
      if (SD_SendCmd(CMD58, 0) == 0)
 8003d90:	2100      	movs	r1, #0
 8003d92:	207a      	movs	r0, #122	@ 0x7a
 8003d94:	f7ff fcc2 	bl	800371c <SD_SendCmd>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d116      	bne.n	8003dcc <SD_disk_ioctl+0x230>
      {
        for (n = 0; n < 4; n++)
 8003d9e:	2300      	movs	r3, #0
 8003da0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8003da4:	e00b      	b.n	8003dbe <SD_disk_ioctl+0x222>
        {
          *ptr++ = SPI_RxByte();
 8003da6:	6a3c      	ldr	r4, [r7, #32]
 8003da8:	1c63      	adds	r3, r4, #1
 8003daa:	623b      	str	r3, [r7, #32]
 8003dac:	f7ff fb80 	bl	80034b0 <SPI_RxByte>
 8003db0:	4603      	mov	r3, r0
 8003db2:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 8003db4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003db8:	3301      	adds	r3, #1
 8003dba:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8003dbe:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003dc2:	2b03      	cmp	r3, #3
 8003dc4:	d9ef      	bls.n	8003da6 <SD_disk_ioctl+0x20a>
        }

        res = RES_OK;
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }

    default:
      res = RES_PARERR;
 8003dcc:	2304      	movs	r3, #4
 8003dce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003dd2:	e006      	b.n	8003de2 <SD_disk_ioctl+0x246>
      break;
 8003dd4:	bf00      	nop
 8003dd6:	e004      	b.n	8003de2 <SD_disk_ioctl+0x246>
      break;
 8003dd8:	bf00      	nop
 8003dda:	e002      	b.n	8003de2 <SD_disk_ioctl+0x246>
      break;
 8003ddc:	bf00      	nop
 8003dde:	e000      	b.n	8003de2 <SD_disk_ioctl+0x246>
      break;
 8003de0:	bf00      	nop
    }

    DESELECT();
 8003de2:	f7ff fb3f 	bl	8003464 <DESELECT>
    SPI_RxByte();
 8003de6:	f7ff fb63 	bl	80034b0 <SPI_RxByte>
  }

  return res;
 8003dea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	372c      	adds	r7, #44	@ 0x2c
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd90      	pop	{r4, r7, pc}
 8003df6:	bf00      	nop
 8003df8:	200000a9 	.word	0x200000a9

08003dfc <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b08a      	sub	sp, #40	@ 0x28
 8003e00:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e02:	f107 0314 	add.w	r3, r7, #20
 8003e06:	2200      	movs	r2, #0
 8003e08:	601a      	str	r2, [r3, #0]
 8003e0a:	605a      	str	r2, [r3, #4]
 8003e0c:	609a      	str	r2, [r3, #8]
 8003e0e:	60da      	str	r2, [r3, #12]
 8003e10:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e12:	2300      	movs	r3, #0
 8003e14:	613b      	str	r3, [r7, #16]
 8003e16:	4b56      	ldr	r3, [pc, #344]	@ (8003f70 <MX_GPIO_Init+0x174>)
 8003e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e1a:	4a55      	ldr	r2, [pc, #340]	@ (8003f70 <MX_GPIO_Init+0x174>)
 8003e1c:	f043 0304 	orr.w	r3, r3, #4
 8003e20:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e22:	4b53      	ldr	r3, [pc, #332]	@ (8003f70 <MX_GPIO_Init+0x174>)
 8003e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e26:	f003 0304 	and.w	r3, r3, #4
 8003e2a:	613b      	str	r3, [r7, #16]
 8003e2c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003e2e:	2300      	movs	r3, #0
 8003e30:	60fb      	str	r3, [r7, #12]
 8003e32:	4b4f      	ldr	r3, [pc, #316]	@ (8003f70 <MX_GPIO_Init+0x174>)
 8003e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e36:	4a4e      	ldr	r2, [pc, #312]	@ (8003f70 <MX_GPIO_Init+0x174>)
 8003e38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e3e:	4b4c      	ldr	r3, [pc, #304]	@ (8003f70 <MX_GPIO_Init+0x174>)
 8003e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e46:	60fb      	str	r3, [r7, #12]
 8003e48:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	60bb      	str	r3, [r7, #8]
 8003e4e:	4b48      	ldr	r3, [pc, #288]	@ (8003f70 <MX_GPIO_Init+0x174>)
 8003e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e52:	4a47      	ldr	r2, [pc, #284]	@ (8003f70 <MX_GPIO_Init+0x174>)
 8003e54:	f043 0301 	orr.w	r3, r3, #1
 8003e58:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e5a:	4b45      	ldr	r3, [pc, #276]	@ (8003f70 <MX_GPIO_Init+0x174>)
 8003e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e5e:	f003 0301 	and.w	r3, r3, #1
 8003e62:	60bb      	str	r3, [r7, #8]
 8003e64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e66:	2300      	movs	r3, #0
 8003e68:	607b      	str	r3, [r7, #4]
 8003e6a:	4b41      	ldr	r3, [pc, #260]	@ (8003f70 <MX_GPIO_Init+0x174>)
 8003e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e6e:	4a40      	ldr	r2, [pc, #256]	@ (8003f70 <MX_GPIO_Init+0x174>)
 8003e70:	f043 0302 	orr.w	r3, r3, #2
 8003e74:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e76:	4b3e      	ldr	r3, [pc, #248]	@ (8003f70 <MX_GPIO_Init+0x174>)
 8003e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e7a:	f003 0302 	and.w	r3, r3, #2
 8003e7e:	607b      	str	r3, [r7, #4]
 8003e80:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF_CS_GPIO_Port, NRF_CS_Pin, GPIO_PIN_RESET);
 8003e82:	2200      	movs	r2, #0
 8003e84:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003e88:	483a      	ldr	r0, [pc, #232]	@ (8003f74 <MX_GPIO_Init+0x178>)
 8003e8a:	f002 fb81 	bl	8006590 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SD_CS_Pin|BMP_CS_Pin, GPIO_PIN_RESET);
 8003e8e:	2200      	movs	r2, #0
 8003e90:	2105      	movs	r1, #5
 8003e92:	4839      	ldr	r0, [pc, #228]	@ (8003f78 <MX_GPIO_Init+0x17c>)
 8003e94:	f002 fb7c 	bl	8006590 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, uLed_Pin|NRF_CE_Pin, GPIO_PIN_RESET);
 8003e98:	2200      	movs	r2, #0
 8003e9a:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 8003e9e:	4837      	ldr	r0, [pc, #220]	@ (8003f7c <MX_GPIO_Init+0x180>)
 8003ea0:	f002 fb76 	bl	8006590 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF_CS_Pin;
 8003ea4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003ea8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRF_CS_GPIO_Port, &GPIO_InitStruct);
 8003eb6:	f107 0314 	add.w	r3, r7, #20
 8003eba:	4619      	mov	r1, r3
 8003ebc:	482d      	ldr	r0, [pc, #180]	@ (8003f74 <MX_GPIO_Init+0x178>)
 8003ebe:	f002 f9e3 	bl	8006288 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003ec2:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8003ec6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003ec8:	2303      	movs	r3, #3
 8003eca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ecc:	2300      	movs	r3, #0
 8003ece:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ed0:	f107 0314 	add.w	r3, r7, #20
 8003ed4:	4619      	mov	r1, r3
 8003ed6:	4827      	ldr	r0, [pc, #156]	@ (8003f74 <MX_GPIO_Init+0x178>)
 8003ed8:	f002 f9d6 	bl	8006288 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA2 PA4 PA10
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_10
 8003edc:	f241 4315 	movw	r3, #5141	@ 0x1415
 8003ee0:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003ee2:	2303      	movs	r3, #3
 8003ee4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003eea:	f107 0314 	add.w	r3, r7, #20
 8003eee:	4619      	mov	r1, r3
 8003ef0:	4822      	ldr	r0, [pc, #136]	@ (8003f7c <MX_GPIO_Init+0x180>)
 8003ef2:	f002 f9c9 	bl	8006288 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = SD_CS_Pin|BMP_CS_Pin;
 8003ef6:	2305      	movs	r3, #5
 8003ef8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003efa:	2301      	movs	r3, #1
 8003efc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003efe:	2300      	movs	r3, #0
 8003f00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f02:	2300      	movs	r3, #0
 8003f04:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f06:	f107 0314 	add.w	r3, r7, #20
 8003f0a:	4619      	mov	r1, r3
 8003f0c:	481a      	ldr	r0, [pc, #104]	@ (8003f78 <MX_GPIO_Init+0x17c>)
 8003f0e:	f002 f9bb 	bl	8006288 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_9;
 8003f12:	f240 2302 	movw	r3, #514	@ 0x202
 8003f16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003f18:	2303      	movs	r3, #3
 8003f1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f20:	f107 0314 	add.w	r3, r7, #20
 8003f24:	4619      	mov	r1, r3
 8003f26:	4814      	ldr	r0, [pc, #80]	@ (8003f78 <MX_GPIO_Init+0x17c>)
 8003f28:	f002 f9ae 	bl	8006288 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = uLed_Pin;
 8003f2c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003f30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f32:	2301      	movs	r3, #1
 8003f34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f36:	2300      	movs	r3, #0
 8003f38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(uLed_GPIO_Port, &GPIO_InitStruct);
 8003f3e:	f107 0314 	add.w	r3, r7, #20
 8003f42:	4619      	mov	r1, r3
 8003f44:	480d      	ldr	r0, [pc, #52]	@ (8003f7c <MX_GPIO_Init+0x180>)
 8003f46:	f002 f99f 	bl	8006288 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF_CE_Pin;
 8003f4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f50:	2301      	movs	r3, #1
 8003f52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f54:	2300      	movs	r3, #0
 8003f56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003f58:	2302      	movs	r3, #2
 8003f5a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRF_CE_GPIO_Port, &GPIO_InitStruct);
 8003f5c:	f107 0314 	add.w	r3, r7, #20
 8003f60:	4619      	mov	r1, r3
 8003f62:	4806      	ldr	r0, [pc, #24]	@ (8003f7c <MX_GPIO_Init+0x180>)
 8003f64:	f002 f990 	bl	8006288 <HAL_GPIO_Init>

}
 8003f68:	bf00      	nop
 8003f6a:	3728      	adds	r7, #40	@ 0x28
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}
 8003f70:	40023800 	.word	0x40023800
 8003f74:	40020800 	.word	0x40020800
 8003f78:	40020400 	.word	0x40020400
 8003f7c:	40020000 	.word	0x40020000

08003f80 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003f84:	4b13      	ldr	r3, [pc, #76]	@ (8003fd4 <MX_I2C1_Init+0x54>)
 8003f86:	4a14      	ldr	r2, [pc, #80]	@ (8003fd8 <MX_I2C1_Init+0x58>)
 8003f88:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 50000;
 8003f8a:	4b12      	ldr	r3, [pc, #72]	@ (8003fd4 <MX_I2C1_Init+0x54>)
 8003f8c:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8003f90:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003f92:	4b10      	ldr	r3, [pc, #64]	@ (8003fd4 <MX_I2C1_Init+0x54>)
 8003f94:	2200      	movs	r2, #0
 8003f96:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003f98:	4b0e      	ldr	r3, [pc, #56]	@ (8003fd4 <MX_I2C1_Init+0x54>)
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003f9e:	4b0d      	ldr	r3, [pc, #52]	@ (8003fd4 <MX_I2C1_Init+0x54>)
 8003fa0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003fa4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003fa6:	4b0b      	ldr	r3, [pc, #44]	@ (8003fd4 <MX_I2C1_Init+0x54>)
 8003fa8:	2200      	movs	r2, #0
 8003faa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003fac:	4b09      	ldr	r3, [pc, #36]	@ (8003fd4 <MX_I2C1_Init+0x54>)
 8003fae:	2200      	movs	r2, #0
 8003fb0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003fb2:	4b08      	ldr	r3, [pc, #32]	@ (8003fd4 <MX_I2C1_Init+0x54>)
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003fb8:	4b06      	ldr	r3, [pc, #24]	@ (8003fd4 <MX_I2C1_Init+0x54>)
 8003fba:	2200      	movs	r2, #0
 8003fbc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003fbe:	4805      	ldr	r0, [pc, #20]	@ (8003fd4 <MX_I2C1_Init+0x54>)
 8003fc0:	f002 fb00 	bl	80065c4 <HAL_I2C_Init>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d001      	beq.n	8003fce <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 8003fca:	f000 fa77 	bl	80044bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003fce:	bf00      	nop
 8003fd0:	bd80      	pop	{r7, pc}
 8003fd2:	bf00      	nop
 8003fd4:	200008b8 	.word	0x200008b8
 8003fd8:	40005400 	.word	0x40005400

08003fdc <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8003fe0:	4b12      	ldr	r3, [pc, #72]	@ (800402c <MX_I2C2_Init+0x50>)
 8003fe2:	4a13      	ldr	r2, [pc, #76]	@ (8004030 <MX_I2C2_Init+0x54>)
 8003fe4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 200000;
 8003fe6:	4b11      	ldr	r3, [pc, #68]	@ (800402c <MX_I2C2_Init+0x50>)
 8003fe8:	4a12      	ldr	r2, [pc, #72]	@ (8004034 <MX_I2C2_Init+0x58>)
 8003fea:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003fec:	4b0f      	ldr	r3, [pc, #60]	@ (800402c <MX_I2C2_Init+0x50>)
 8003fee:	2200      	movs	r2, #0
 8003ff0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8003ff2:	4b0e      	ldr	r3, [pc, #56]	@ (800402c <MX_I2C2_Init+0x50>)
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003ff8:	4b0c      	ldr	r3, [pc, #48]	@ (800402c <MX_I2C2_Init+0x50>)
 8003ffa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003ffe:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004000:	4b0a      	ldr	r3, [pc, #40]	@ (800402c <MX_I2C2_Init+0x50>)
 8004002:	2200      	movs	r2, #0
 8004004:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8004006:	4b09      	ldr	r3, [pc, #36]	@ (800402c <MX_I2C2_Init+0x50>)
 8004008:	2200      	movs	r2, #0
 800400a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800400c:	4b07      	ldr	r3, [pc, #28]	@ (800402c <MX_I2C2_Init+0x50>)
 800400e:	2200      	movs	r2, #0
 8004010:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004012:	4b06      	ldr	r3, [pc, #24]	@ (800402c <MX_I2C2_Init+0x50>)
 8004014:	2200      	movs	r2, #0
 8004016:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8004018:	4804      	ldr	r0, [pc, #16]	@ (800402c <MX_I2C2_Init+0x50>)
 800401a:	f002 fad3 	bl	80065c4 <HAL_I2C_Init>
 800401e:	4603      	mov	r3, r0
 8004020:	2b00      	cmp	r3, #0
 8004022:	d001      	beq.n	8004028 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8004024:	f000 fa4a 	bl	80044bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8004028:	bf00      	nop
 800402a:	bd80      	pop	{r7, pc}
 800402c:	2000090c 	.word	0x2000090c
 8004030:	40005800 	.word	0x40005800
 8004034:	00030d40 	.word	0x00030d40

08004038 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800403c:	4b12      	ldr	r3, [pc, #72]	@ (8004088 <MX_I2C3_Init+0x50>)
 800403e:	4a13      	ldr	r2, [pc, #76]	@ (800408c <MX_I2C3_Init+0x54>)
 8004040:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8004042:	4b11      	ldr	r3, [pc, #68]	@ (8004088 <MX_I2C3_Init+0x50>)
 8004044:	4a12      	ldr	r2, [pc, #72]	@ (8004090 <MX_I2C3_Init+0x58>)
 8004046:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004048:	4b0f      	ldr	r3, [pc, #60]	@ (8004088 <MX_I2C3_Init+0x50>)
 800404a:	2200      	movs	r2, #0
 800404c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800404e:	4b0e      	ldr	r3, [pc, #56]	@ (8004088 <MX_I2C3_Init+0x50>)
 8004050:	2200      	movs	r2, #0
 8004052:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004054:	4b0c      	ldr	r3, [pc, #48]	@ (8004088 <MX_I2C3_Init+0x50>)
 8004056:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800405a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800405c:	4b0a      	ldr	r3, [pc, #40]	@ (8004088 <MX_I2C3_Init+0x50>)
 800405e:	2200      	movs	r2, #0
 8004060:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8004062:	4b09      	ldr	r3, [pc, #36]	@ (8004088 <MX_I2C3_Init+0x50>)
 8004064:	2200      	movs	r2, #0
 8004066:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004068:	4b07      	ldr	r3, [pc, #28]	@ (8004088 <MX_I2C3_Init+0x50>)
 800406a:	2200      	movs	r2, #0
 800406c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800406e:	4b06      	ldr	r3, [pc, #24]	@ (8004088 <MX_I2C3_Init+0x50>)
 8004070:	2200      	movs	r2, #0
 8004072:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8004074:	4804      	ldr	r0, [pc, #16]	@ (8004088 <MX_I2C3_Init+0x50>)
 8004076:	f002 faa5 	bl	80065c4 <HAL_I2C_Init>
 800407a:	4603      	mov	r3, r0
 800407c:	2b00      	cmp	r3, #0
 800407e:	d001      	beq.n	8004084 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8004080:	f000 fa1c 	bl	80044bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8004084:	bf00      	nop
 8004086:	bd80      	pop	{r7, pc}
 8004088:	20000960 	.word	0x20000960
 800408c:	40005c00 	.word	0x40005c00
 8004090:	000186a0 	.word	0x000186a0

08004094 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b08e      	sub	sp, #56	@ 0x38
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800409c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80040a0:	2200      	movs	r2, #0
 80040a2:	601a      	str	r2, [r3, #0]
 80040a4:	605a      	str	r2, [r3, #4]
 80040a6:	609a      	str	r2, [r3, #8]
 80040a8:	60da      	str	r2, [r3, #12]
 80040aa:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a63      	ldr	r2, [pc, #396]	@ (8004240 <HAL_I2C_MspInit+0x1ac>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d12c      	bne.n	8004110 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040b6:	2300      	movs	r3, #0
 80040b8:	623b      	str	r3, [r7, #32]
 80040ba:	4b62      	ldr	r3, [pc, #392]	@ (8004244 <HAL_I2C_MspInit+0x1b0>)
 80040bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040be:	4a61      	ldr	r2, [pc, #388]	@ (8004244 <HAL_I2C_MspInit+0x1b0>)
 80040c0:	f043 0302 	orr.w	r3, r3, #2
 80040c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80040c6:	4b5f      	ldr	r3, [pc, #380]	@ (8004244 <HAL_I2C_MspInit+0x1b0>)
 80040c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ca:	f003 0302 	and.w	r3, r3, #2
 80040ce:	623b      	str	r3, [r7, #32]
 80040d0:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80040d2:	23c0      	movs	r3, #192	@ 0xc0
 80040d4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80040d6:	2312      	movs	r3, #18
 80040d8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040da:	2300      	movs	r3, #0
 80040dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040de:	2303      	movs	r3, #3
 80040e0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80040e2:	2304      	movs	r3, #4
 80040e4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80040ea:	4619      	mov	r1, r3
 80040ec:	4856      	ldr	r0, [pc, #344]	@ (8004248 <HAL_I2C_MspInit+0x1b4>)
 80040ee:	f002 f8cb 	bl	8006288 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80040f2:	2300      	movs	r3, #0
 80040f4:	61fb      	str	r3, [r7, #28]
 80040f6:	4b53      	ldr	r3, [pc, #332]	@ (8004244 <HAL_I2C_MspInit+0x1b0>)
 80040f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040fa:	4a52      	ldr	r2, [pc, #328]	@ (8004244 <HAL_I2C_MspInit+0x1b0>)
 80040fc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004100:	6413      	str	r3, [r2, #64]	@ 0x40
 8004102:	4b50      	ldr	r3, [pc, #320]	@ (8004244 <HAL_I2C_MspInit+0x1b0>)
 8004104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004106:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800410a:	61fb      	str	r3, [r7, #28]
 800410c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 800410e:	e093      	b.n	8004238 <HAL_I2C_MspInit+0x1a4>
  else if(i2cHandle->Instance==I2C2)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a4d      	ldr	r2, [pc, #308]	@ (800424c <HAL_I2C_MspInit+0x1b8>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d13d      	bne.n	8004196 <HAL_I2C_MspInit+0x102>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800411a:	2300      	movs	r3, #0
 800411c:	61bb      	str	r3, [r7, #24]
 800411e:	4b49      	ldr	r3, [pc, #292]	@ (8004244 <HAL_I2C_MspInit+0x1b0>)
 8004120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004122:	4a48      	ldr	r2, [pc, #288]	@ (8004244 <HAL_I2C_MspInit+0x1b0>)
 8004124:	f043 0302 	orr.w	r3, r3, #2
 8004128:	6313      	str	r3, [r2, #48]	@ 0x30
 800412a:	4b46      	ldr	r3, [pc, #280]	@ (8004244 <HAL_I2C_MspInit+0x1b0>)
 800412c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800412e:	f003 0302 	and.w	r3, r3, #2
 8004132:	61bb      	str	r3, [r7, #24]
 8004134:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004136:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800413a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800413c:	2312      	movs	r3, #18
 800413e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004140:	2300      	movs	r3, #0
 8004142:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004144:	2303      	movs	r3, #3
 8004146:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004148:	2304      	movs	r3, #4
 800414a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800414c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004150:	4619      	mov	r1, r3
 8004152:	483d      	ldr	r0, [pc, #244]	@ (8004248 <HAL_I2C_MspInit+0x1b4>)
 8004154:	f002 f898 	bl	8006288 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004158:	2308      	movs	r3, #8
 800415a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800415c:	2312      	movs	r3, #18
 800415e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004160:	2300      	movs	r3, #0
 8004162:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004164:	2303      	movs	r3, #3
 8004166:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8004168:	2309      	movs	r3, #9
 800416a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800416c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004170:	4619      	mov	r1, r3
 8004172:	4835      	ldr	r0, [pc, #212]	@ (8004248 <HAL_I2C_MspInit+0x1b4>)
 8004174:	f002 f888 	bl	8006288 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004178:	2300      	movs	r3, #0
 800417a:	617b      	str	r3, [r7, #20]
 800417c:	4b31      	ldr	r3, [pc, #196]	@ (8004244 <HAL_I2C_MspInit+0x1b0>)
 800417e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004180:	4a30      	ldr	r2, [pc, #192]	@ (8004244 <HAL_I2C_MspInit+0x1b0>)
 8004182:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004186:	6413      	str	r3, [r2, #64]	@ 0x40
 8004188:	4b2e      	ldr	r3, [pc, #184]	@ (8004244 <HAL_I2C_MspInit+0x1b0>)
 800418a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800418c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004190:	617b      	str	r3, [r7, #20]
 8004192:	697b      	ldr	r3, [r7, #20]
}
 8004194:	e050      	b.n	8004238 <HAL_I2C_MspInit+0x1a4>
  else if(i2cHandle->Instance==I2C3)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4a2d      	ldr	r2, [pc, #180]	@ (8004250 <HAL_I2C_MspInit+0x1bc>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d14b      	bne.n	8004238 <HAL_I2C_MspInit+0x1a4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80041a0:	2300      	movs	r3, #0
 80041a2:	613b      	str	r3, [r7, #16]
 80041a4:	4b27      	ldr	r3, [pc, #156]	@ (8004244 <HAL_I2C_MspInit+0x1b0>)
 80041a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041a8:	4a26      	ldr	r2, [pc, #152]	@ (8004244 <HAL_I2C_MspInit+0x1b0>)
 80041aa:	f043 0301 	orr.w	r3, r3, #1
 80041ae:	6313      	str	r3, [r2, #48]	@ 0x30
 80041b0:	4b24      	ldr	r3, [pc, #144]	@ (8004244 <HAL_I2C_MspInit+0x1b0>)
 80041b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041b4:	f003 0301 	and.w	r3, r3, #1
 80041b8:	613b      	str	r3, [r7, #16]
 80041ba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041bc:	2300      	movs	r3, #0
 80041be:	60fb      	str	r3, [r7, #12]
 80041c0:	4b20      	ldr	r3, [pc, #128]	@ (8004244 <HAL_I2C_MspInit+0x1b0>)
 80041c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041c4:	4a1f      	ldr	r2, [pc, #124]	@ (8004244 <HAL_I2C_MspInit+0x1b0>)
 80041c6:	f043 0302 	orr.w	r3, r3, #2
 80041ca:	6313      	str	r3, [r2, #48]	@ 0x30
 80041cc:	4b1d      	ldr	r3, [pc, #116]	@ (8004244 <HAL_I2C_MspInit+0x1b0>)
 80041ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041d0:	f003 0302 	and.w	r3, r3, #2
 80041d4:	60fb      	str	r3, [r7, #12]
 80041d6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = MAG_SCL_Pin;
 80041d8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80041dc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80041de:	2312      	movs	r3, #18
 80041e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041e2:	2300      	movs	r3, #0
 80041e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041e6:	2303      	movs	r3, #3
 80041e8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80041ea:	2304      	movs	r3, #4
 80041ec:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(MAG_SCL_GPIO_Port, &GPIO_InitStruct);
 80041ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80041f2:	4619      	mov	r1, r3
 80041f4:	4817      	ldr	r0, [pc, #92]	@ (8004254 <HAL_I2C_MspInit+0x1c0>)
 80041f6:	f002 f847 	bl	8006288 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MAG_SDA_Pin;
 80041fa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80041fe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004200:	2312      	movs	r3, #18
 8004202:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004204:	2300      	movs	r3, #0
 8004206:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004208:	2303      	movs	r3, #3
 800420a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C3;
 800420c:	2309      	movs	r3, #9
 800420e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(MAG_SDA_GPIO_Port, &GPIO_InitStruct);
 8004210:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004214:	4619      	mov	r1, r3
 8004216:	480c      	ldr	r0, [pc, #48]	@ (8004248 <HAL_I2C_MspInit+0x1b4>)
 8004218:	f002 f836 	bl	8006288 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800421c:	2300      	movs	r3, #0
 800421e:	60bb      	str	r3, [r7, #8]
 8004220:	4b08      	ldr	r3, [pc, #32]	@ (8004244 <HAL_I2C_MspInit+0x1b0>)
 8004222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004224:	4a07      	ldr	r2, [pc, #28]	@ (8004244 <HAL_I2C_MspInit+0x1b0>)
 8004226:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800422a:	6413      	str	r3, [r2, #64]	@ 0x40
 800422c:	4b05      	ldr	r3, [pc, #20]	@ (8004244 <HAL_I2C_MspInit+0x1b0>)
 800422e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004230:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004234:	60bb      	str	r3, [r7, #8]
 8004236:	68bb      	ldr	r3, [r7, #8]
}
 8004238:	bf00      	nop
 800423a:	3738      	adds	r7, #56	@ 0x38
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}
 8004240:	40005400 	.word	0x40005400
 8004244:	40023800 	.word	0x40023800
 8004248:	40020400 	.word	0x40020400
 800424c:	40005800 	.word	0x40005800
 8004250:	40005c00 	.word	0x40005c00
 8004254:	40020000 	.word	0x40020000

08004258 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800425c:	f000 fe1e 	bl	8004e9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004260:	f000 f84e 	bl	8004300 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004264:	f7ff fdca 	bl	8003dfc <MX_GPIO_Init>
  MX_DMA_Init();
 8004268:	f7ff f8c0 	bl	80033ec <MX_DMA_Init>
  MX_ADC1_Init();
 800426c:	f7ff f828 	bl	80032c0 <MX_ADC1_Init>
  MX_I2C1_Init();
 8004270:	f7ff fe86 	bl	8003f80 <MX_I2C1_Init>
  MX_I2C2_Init();
 8004274:	f7ff feb2 	bl	8003fdc <MX_I2C2_Init>
  MX_I2C3_Init();
 8004278:	f7ff fede 	bl	8004038 <MX_I2C3_Init>
  MX_SPI1_Init();
 800427c:	f000 f924 	bl	80044c8 <MX_SPI1_Init>
  MX_SPI2_Init();
 8004280:	f000 f958 	bl	8004534 <MX_SPI2_Init>
  MX_SPI3_Init();
 8004284:	f000 f98c 	bl	80045a0 <MX_SPI3_Init>
  MX_TIM2_Init();
 8004288:	f000 fc56 	bl	8004b38 <MX_TIM2_Init>
  MX_FATFS_Init();
 800428c:	f006 f80a 	bl	800a2a4 <MX_FATFS_Init>
  MX_TIM5_Init();
 8004290:	f000 fcc8 	bl	8004c24 <MX_TIM5_Init>
  MX_TIM1_Init();
 8004294:	f000 fbfa 	bl	8004a8c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  MEMORY_init();
 8004298:	f7fe ff22 	bl	80030e0 <MEMORY_init>
  BLACKBOX_Init();
 800429c:	f7fe f9ac 	bl	80025f8 <BLACKBOX_Init>
  MPU6050_Init();
 80042a0:	f7fe f8a4 	bl	80023ec <MPU6050_Init>
  BMP280_init();
 80042a4:	f7fd faee 	bl	8001884 <BMP280_init>

  TIM2->CCR4 = 1500;
 80042a8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80042ac:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80042b0:	641a      	str	r2, [r3, #64]	@ 0x40

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80042b2:	210c      	movs	r1, #12
 80042b4:	480e      	ldr	r0, [pc, #56]	@ (80042f0 <main+0x98>)
 80042b6:	f004 fdeb 	bl	8008e90 <HAL_TIM_PWM_Start>

  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_2);
 80042ba:	2104      	movs	r1, #4
 80042bc:	480d      	ldr	r0, [pc, #52]	@ (80042f4 <main+0x9c>)
 80042be:	f004 fee7 	bl	8009090 <HAL_TIM_IC_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		get_ACC();
 80042c2:	f7fe fab9 	bl	8002838 <get_ACC>
		get_STATUS();
 80042c6:	f7fe ff31 	bl	800312c <get_STATUS>
		BMP280_calculate();
 80042ca:	f7fd faff 	bl	80018cc <BMP280_calculate>
		get_ATTS(&MPU6050);
 80042ce:	480a      	ldr	r0, [pc, #40]	@ (80042f8 <main+0xa0>)
 80042d0:	f7fe fdea 	bl	8002ea8 <get_ATTS>
		DeployParachute();
 80042d4:	f7fe ff92 	bl	80031fc <DeployParachute>
		if(test){
 80042d8:	4b08      	ldr	r3, [pc, #32]	@ (80042fc <main+0xa4>)
 80042da:	781b      	ldrb	r3, [r3, #0]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d004      	beq.n	80042ea <main+0x92>
			MPU6050_calibration();
 80042e0:	f7fd fe7e 	bl	8001fe0 <MPU6050_calibration>
			test=0;
 80042e4:	4b05      	ldr	r3, [pc, #20]	@ (80042fc <main+0xa4>)
 80042e6:	2200      	movs	r2, #0
 80042e8:	701a      	strb	r2, [r3, #0]
		}
		Emergency_actions();
 80042ea:	f7fe ff73 	bl	80031d4 <Emergency_actions>
		get_ACC();
 80042ee:	e7e8      	b.n	80042c2 <main+0x6a>
 80042f0:	20000c3c 	.word	0x20000c3c
 80042f4:	20000bf4 	.word	0x20000bf4
 80042f8:	20000198 	.word	0x20000198
 80042fc:	200009b4 	.word	0x200009b4

08004300 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b094      	sub	sp, #80	@ 0x50
 8004304:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004306:	f107 0320 	add.w	r3, r7, #32
 800430a:	2230      	movs	r2, #48	@ 0x30
 800430c:	2100      	movs	r1, #0
 800430e:	4618      	mov	r0, r3
 8004310:	f009 f847 	bl	800d3a2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004314:	f107 030c 	add.w	r3, r7, #12
 8004318:	2200      	movs	r2, #0
 800431a:	601a      	str	r2, [r3, #0]
 800431c:	605a      	str	r2, [r3, #4]
 800431e:	609a      	str	r2, [r3, #8]
 8004320:	60da      	str	r2, [r3, #12]
 8004322:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004324:	2300      	movs	r3, #0
 8004326:	60bb      	str	r3, [r7, #8]
 8004328:	4b27      	ldr	r3, [pc, #156]	@ (80043c8 <SystemClock_Config+0xc8>)
 800432a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800432c:	4a26      	ldr	r2, [pc, #152]	@ (80043c8 <SystemClock_Config+0xc8>)
 800432e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004332:	6413      	str	r3, [r2, #64]	@ 0x40
 8004334:	4b24      	ldr	r3, [pc, #144]	@ (80043c8 <SystemClock_Config+0xc8>)
 8004336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004338:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800433c:	60bb      	str	r3, [r7, #8]
 800433e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004340:	2300      	movs	r3, #0
 8004342:	607b      	str	r3, [r7, #4]
 8004344:	4b21      	ldr	r3, [pc, #132]	@ (80043cc <SystemClock_Config+0xcc>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4a20      	ldr	r2, [pc, #128]	@ (80043cc <SystemClock_Config+0xcc>)
 800434a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800434e:	6013      	str	r3, [r2, #0]
 8004350:	4b1e      	ldr	r3, [pc, #120]	@ (80043cc <SystemClock_Config+0xcc>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004358:	607b      	str	r3, [r7, #4]
 800435a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800435c:	2301      	movs	r3, #1
 800435e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004360:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004364:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004366:	2302      	movs	r3, #2
 8004368:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800436a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800436e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 8004370:	230c      	movs	r3, #12
 8004372:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8004374:	2360      	movs	r3, #96	@ 0x60
 8004376:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004378:	2302      	movs	r3, #2
 800437a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800437c:	2304      	movs	r3, #4
 800437e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004380:	f107 0320 	add.w	r3, r7, #32
 8004384:	4618      	mov	r0, r3
 8004386:	f003 f941 	bl	800760c <HAL_RCC_OscConfig>
 800438a:	4603      	mov	r3, r0
 800438c:	2b00      	cmp	r3, #0
 800438e:	d001      	beq.n	8004394 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8004390:	f000 f894 	bl	80044bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004394:	230f      	movs	r3, #15
 8004396:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004398:	2302      	movs	r3, #2
 800439a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800439c:	2300      	movs	r3, #0
 800439e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80043a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80043a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80043a6:	2300      	movs	r3, #0
 80043a8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80043aa:	f107 030c 	add.w	r3, r7, #12
 80043ae:	2103      	movs	r1, #3
 80043b0:	4618      	mov	r0, r3
 80043b2:	f003 fba3 	bl	8007afc <HAL_RCC_ClockConfig>
 80043b6:	4603      	mov	r3, r0
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d001      	beq.n	80043c0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80043bc:	f000 f87e 	bl	80044bc <Error_Handler>
  }
}
 80043c0:	bf00      	nop
 80043c2:	3750      	adds	r7, #80	@ 0x50
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}
 80043c8:	40023800 	.word	0x40023800
 80043cc:	40007000 	.word	0x40007000

080043d0 <PWM_Process_Input>:

/* USER CODE BEGIN 4 */

void PWM_Process_Input(TIM_HandleTypeDef* htim, uint32_t channel, channel_validation_t* channel_validation, uint32_t* radio_pwm_channel)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b084      	sub	sp, #16
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	60f8      	str	r0, [r7, #12]
 80043d8:	60b9      	str	r1, [r7, #8]
 80043da:	607a      	str	r2, [r7, #4]
 80043dc:	603b      	str	r3, [r7, #0]
	// Se almacena el valor pasado
    channel_validation->time_pass = channel_validation->time_pass2;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	685a      	ldr	r2, [r3, #4]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	601a      	str	r2, [r3, #0]
    // Se captura el nuevo valor
    channel_validation->time_pass2 = HAL_TIM_ReadCapturedValue(htim, channel);
 80043e6:	68b9      	ldr	r1, [r7, #8]
 80043e8:	68f8      	ldr	r0, [r7, #12]
 80043ea:	f005 fa81 	bl	80098f0 <HAL_TIM_ReadCapturedValue>
 80043ee:	4602      	mov	r2, r0
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	605a      	str	r2, [r3, #4]
    // Si el valor pasado es mayor al nuevo
    if (channel_validation->time_pass > channel_validation->time_pass2)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	429a      	cmp	r2, r3
 80043fe:	d918      	bls.n	8004432 <PWM_Process_Input+0x62>
    {
    	//Se obtiene el valor restando al mayor el menor
        channel_validation->valid = channel_validation->time_pass - channel_validation->time_pass2;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	1ad3      	subs	r3, r2, r3
 800440a:	461a      	mov	r2, r3
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	609a      	str	r2, [r3, #8]

        if(channel_validation->valid >= 800 && channel_validation->valid <= 2100)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	689b      	ldr	r3, [r3, #8]
 8004414:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8004418:	db2b      	blt.n	8004472 <PWM_Process_Input+0xa2>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	f640 0234 	movw	r2, #2100	@ 0x834
 8004422:	4293      	cmp	r3, r2
 8004424:	dc25      	bgt.n	8004472 <PWM_Process_Input+0xa2>
        {
            *radio_pwm_channel = channel_validation->valid;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	689b      	ldr	r3, [r3, #8]
 800442a:	461a      	mov	r2, r3
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	601a      	str	r2, [r3, #0]
        else if (channel_validation->valid >= 2100)
        {
            //*radio_pwm_channel = MAX_RADIO_PWM_VALUE - channel_validation->valid;
        }
    }
}
 8004430:	e01f      	b.n	8004472 <PWM_Process_Input+0xa2>
    else if (channel_validation->time_pass < channel_validation->time_pass2)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	429a      	cmp	r2, r3
 800443c:	d219      	bcs.n	8004472 <PWM_Process_Input+0xa2>
        channel_validation->valid = channel_validation->time_pass2 - channel_validation->time_pass;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	685a      	ldr	r2, [r3, #4]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	1ad3      	subs	r3, r2, r3
 8004448:	461a      	mov	r2, r3
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	609a      	str	r2, [r3, #8]
        if (channel_validation->valid >= 800 && channel_validation->valid <= 2100)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8004456:	db0c      	blt.n	8004472 <PWM_Process_Input+0xa2>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	f640 0234 	movw	r2, #2100	@ 0x834
 8004460:	4293      	cmp	r3, r2
 8004462:	dc06      	bgt.n	8004472 <PWM_Process_Input+0xa2>
            *radio_pwm_channel = channel_validation->time_pass2 - channel_validation->time_pass;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	685a      	ldr	r2, [r3, #4]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	1ad2      	subs	r2, r2, r3
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	601a      	str	r2, [r3, #0]
}
 8004472:	bf00      	nop
 8004474:	3710      	adds	r7, #16
 8004476:	46bd      	mov	sp, r7
 8004478:	bd80      	pop	{r7, pc}
	...

0800447c <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b082      	sub	sp, #8
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]

	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)  // If the interrupt is triggered by channel 1
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	7f1b      	ldrb	r3, [r3, #28]
 8004488:	2b02      	cmp	r3, #2
 800448a:	d105      	bne.n	8004498 <HAL_TIM_IC_CaptureCallback+0x1c>
	{
		// Read the IC value
		PWM_Process_Input(htim, TIM_CHANNEL_2, &channel_1_validation, &channel_1_past);
 800448c:	4b04      	ldr	r3, [pc, #16]	@ (80044a0 <HAL_TIM_IC_CaptureCallback+0x24>)
 800448e:	4a05      	ldr	r2, [pc, #20]	@ (80044a4 <HAL_TIM_IC_CaptureCallback+0x28>)
 8004490:	2104      	movs	r1, #4
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	f7ff ff9c 	bl	80043d0 <PWM_Process_Input>
	}
}
 8004498:	bf00      	nop
 800449a:	3708      	adds	r7, #8
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}
 80044a0:	200009b8 	.word	0x200009b8
 80044a4:	200009bc 	.word	0x200009bc

080044a8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b082      	sub	sp, #8
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
	BLACKBOX_StoreData();
 80044b0:	f7fe f934 	bl	800271c <BLACKBOX_StoreData>
}
 80044b4:	bf00      	nop
 80044b6:	3708      	adds	r7, #8
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}

080044bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80044bc:	b480      	push	{r7}
 80044be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80044c0:	b672      	cpsid	i
}
 80044c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80044c4:	bf00      	nop
 80044c6:	e7fd      	b.n	80044c4 <Error_Handler+0x8>

080044c8 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi3_rx;
DMA_HandleTypeDef hdma_spi3_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80044cc:	4b17      	ldr	r3, [pc, #92]	@ (800452c <MX_SPI1_Init+0x64>)
 80044ce:	4a18      	ldr	r2, [pc, #96]	@ (8004530 <MX_SPI1_Init+0x68>)
 80044d0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80044d2:	4b16      	ldr	r3, [pc, #88]	@ (800452c <MX_SPI1_Init+0x64>)
 80044d4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80044d8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80044da:	4b14      	ldr	r3, [pc, #80]	@ (800452c <MX_SPI1_Init+0x64>)
 80044dc:	2200      	movs	r2, #0
 80044de:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80044e0:	4b12      	ldr	r3, [pc, #72]	@ (800452c <MX_SPI1_Init+0x64>)
 80044e2:	2200      	movs	r2, #0
 80044e4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80044e6:	4b11      	ldr	r3, [pc, #68]	@ (800452c <MX_SPI1_Init+0x64>)
 80044e8:	2200      	movs	r2, #0
 80044ea:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80044ec:	4b0f      	ldr	r3, [pc, #60]	@ (800452c <MX_SPI1_Init+0x64>)
 80044ee:	2200      	movs	r2, #0
 80044f0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80044f2:	4b0e      	ldr	r3, [pc, #56]	@ (800452c <MX_SPI1_Init+0x64>)
 80044f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80044f8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80044fa:	4b0c      	ldr	r3, [pc, #48]	@ (800452c <MX_SPI1_Init+0x64>)
 80044fc:	2200      	movs	r2, #0
 80044fe:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004500:	4b0a      	ldr	r3, [pc, #40]	@ (800452c <MX_SPI1_Init+0x64>)
 8004502:	2200      	movs	r2, #0
 8004504:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004506:	4b09      	ldr	r3, [pc, #36]	@ (800452c <MX_SPI1_Init+0x64>)
 8004508:	2200      	movs	r2, #0
 800450a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800450c:	4b07      	ldr	r3, [pc, #28]	@ (800452c <MX_SPI1_Init+0x64>)
 800450e:	2200      	movs	r2, #0
 8004510:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8004512:	4b06      	ldr	r3, [pc, #24]	@ (800452c <MX_SPI1_Init+0x64>)
 8004514:	220a      	movs	r2, #10
 8004516:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004518:	4804      	ldr	r0, [pc, #16]	@ (800452c <MX_SPI1_Init+0x64>)
 800451a:	f003 fcbb 	bl	8007e94 <HAL_SPI_Init>
 800451e:	4603      	mov	r3, r0
 8004520:	2b00      	cmp	r3, #0
 8004522:	d001      	beq.n	8004528 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8004524:	f7ff ffca 	bl	80044bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004528:	bf00      	nop
 800452a:	bd80      	pop	{r7, pc}
 800452c:	200009c8 	.word	0x200009c8
 8004530:	40013000 	.word	0x40013000

08004534 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8004538:	4b17      	ldr	r3, [pc, #92]	@ (8004598 <MX_SPI2_Init+0x64>)
 800453a:	4a18      	ldr	r2, [pc, #96]	@ (800459c <MX_SPI2_Init+0x68>)
 800453c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800453e:	4b16      	ldr	r3, [pc, #88]	@ (8004598 <MX_SPI2_Init+0x64>)
 8004540:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004544:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004546:	4b14      	ldr	r3, [pc, #80]	@ (8004598 <MX_SPI2_Init+0x64>)
 8004548:	2200      	movs	r2, #0
 800454a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800454c:	4b12      	ldr	r3, [pc, #72]	@ (8004598 <MX_SPI2_Init+0x64>)
 800454e:	2200      	movs	r2, #0
 8004550:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004552:	4b11      	ldr	r3, [pc, #68]	@ (8004598 <MX_SPI2_Init+0x64>)
 8004554:	2200      	movs	r2, #0
 8004556:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004558:	4b0f      	ldr	r3, [pc, #60]	@ (8004598 <MX_SPI2_Init+0x64>)
 800455a:	2200      	movs	r2, #0
 800455c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800455e:	4b0e      	ldr	r3, [pc, #56]	@ (8004598 <MX_SPI2_Init+0x64>)
 8004560:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004564:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8004566:	4b0c      	ldr	r3, [pc, #48]	@ (8004598 <MX_SPI2_Init+0x64>)
 8004568:	2218      	movs	r2, #24
 800456a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800456c:	4b0a      	ldr	r3, [pc, #40]	@ (8004598 <MX_SPI2_Init+0x64>)
 800456e:	2200      	movs	r2, #0
 8004570:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8004572:	4b09      	ldr	r3, [pc, #36]	@ (8004598 <MX_SPI2_Init+0x64>)
 8004574:	2200      	movs	r2, #0
 8004576:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004578:	4b07      	ldr	r3, [pc, #28]	@ (8004598 <MX_SPI2_Init+0x64>)
 800457a:	2200      	movs	r2, #0
 800457c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800457e:	4b06      	ldr	r3, [pc, #24]	@ (8004598 <MX_SPI2_Init+0x64>)
 8004580:	220a      	movs	r2, #10
 8004582:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8004584:	4804      	ldr	r0, [pc, #16]	@ (8004598 <MX_SPI2_Init+0x64>)
 8004586:	f003 fc85 	bl	8007e94 <HAL_SPI_Init>
 800458a:	4603      	mov	r3, r0
 800458c:	2b00      	cmp	r3, #0
 800458e:	d001      	beq.n	8004594 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8004590:	f7ff ff94 	bl	80044bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8004594:	bf00      	nop
 8004596:	bd80      	pop	{r7, pc}
 8004598:	20000a20 	.word	0x20000a20
 800459c:	40003800 	.word	0x40003800

080045a0 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80045a4:	4b17      	ldr	r3, [pc, #92]	@ (8004604 <MX_SPI3_Init+0x64>)
 80045a6:	4a18      	ldr	r2, [pc, #96]	@ (8004608 <MX_SPI3_Init+0x68>)
 80045a8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80045aa:	4b16      	ldr	r3, [pc, #88]	@ (8004604 <MX_SPI3_Init+0x64>)
 80045ac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80045b0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80045b2:	4b14      	ldr	r3, [pc, #80]	@ (8004604 <MX_SPI3_Init+0x64>)
 80045b4:	2200      	movs	r2, #0
 80045b6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80045b8:	4b12      	ldr	r3, [pc, #72]	@ (8004604 <MX_SPI3_Init+0x64>)
 80045ba:	2200      	movs	r2, #0
 80045bc:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80045be:	4b11      	ldr	r3, [pc, #68]	@ (8004604 <MX_SPI3_Init+0x64>)
 80045c0:	2200      	movs	r2, #0
 80045c2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80045c4:	4b0f      	ldr	r3, [pc, #60]	@ (8004604 <MX_SPI3_Init+0x64>)
 80045c6:	2200      	movs	r2, #0
 80045c8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80045ca:	4b0e      	ldr	r3, [pc, #56]	@ (8004604 <MX_SPI3_Init+0x64>)
 80045cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80045d0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80045d2:	4b0c      	ldr	r3, [pc, #48]	@ (8004604 <MX_SPI3_Init+0x64>)
 80045d4:	2210      	movs	r2, #16
 80045d6:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80045d8:	4b0a      	ldr	r3, [pc, #40]	@ (8004604 <MX_SPI3_Init+0x64>)
 80045da:	2200      	movs	r2, #0
 80045dc:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80045de:	4b09      	ldr	r3, [pc, #36]	@ (8004604 <MX_SPI3_Init+0x64>)
 80045e0:	2200      	movs	r2, #0
 80045e2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80045e4:	4b07      	ldr	r3, [pc, #28]	@ (8004604 <MX_SPI3_Init+0x64>)
 80045e6:	2200      	movs	r2, #0
 80045e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 80045ea:	4b06      	ldr	r3, [pc, #24]	@ (8004604 <MX_SPI3_Init+0x64>)
 80045ec:	220a      	movs	r2, #10
 80045ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80045f0:	4804      	ldr	r0, [pc, #16]	@ (8004604 <MX_SPI3_Init+0x64>)
 80045f2:	f003 fc4f 	bl	8007e94 <HAL_SPI_Init>
 80045f6:	4603      	mov	r3, r0
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d001      	beq.n	8004600 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80045fc:	f7ff ff5e 	bl	80044bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8004600:	bf00      	nop
 8004602:	bd80      	pop	{r7, pc}
 8004604:	20000a78 	.word	0x20000a78
 8004608:	40003c00 	.word	0x40003c00

0800460c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b08e      	sub	sp, #56	@ 0x38
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004614:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004618:	2200      	movs	r2, #0
 800461a:	601a      	str	r2, [r3, #0]
 800461c:	605a      	str	r2, [r3, #4]
 800461e:	609a      	str	r2, [r3, #8]
 8004620:	60da      	str	r2, [r3, #12]
 8004622:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a9d      	ldr	r2, [pc, #628]	@ (80048a0 <HAL_SPI_MspInit+0x294>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d12c      	bne.n	8004688 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800462e:	2300      	movs	r3, #0
 8004630:	623b      	str	r3, [r7, #32]
 8004632:	4b9c      	ldr	r3, [pc, #624]	@ (80048a4 <HAL_SPI_MspInit+0x298>)
 8004634:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004636:	4a9b      	ldr	r2, [pc, #620]	@ (80048a4 <HAL_SPI_MspInit+0x298>)
 8004638:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800463c:	6453      	str	r3, [r2, #68]	@ 0x44
 800463e:	4b99      	ldr	r3, [pc, #612]	@ (80048a4 <HAL_SPI_MspInit+0x298>)
 8004640:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004642:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004646:	623b      	str	r3, [r7, #32]
 8004648:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800464a:	2300      	movs	r3, #0
 800464c:	61fb      	str	r3, [r7, #28]
 800464e:	4b95      	ldr	r3, [pc, #596]	@ (80048a4 <HAL_SPI_MspInit+0x298>)
 8004650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004652:	4a94      	ldr	r2, [pc, #592]	@ (80048a4 <HAL_SPI_MspInit+0x298>)
 8004654:	f043 0301 	orr.w	r3, r3, #1
 8004658:	6313      	str	r3, [r2, #48]	@ 0x30
 800465a:	4b92      	ldr	r3, [pc, #584]	@ (80048a4 <HAL_SPI_MspInit+0x298>)
 800465c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800465e:	f003 0301 	and.w	r3, r3, #1
 8004662:	61fb      	str	r3, [r7, #28]
 8004664:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SD_SCK_Pin|SD_MISO_Pin|SD_MOSI_Pin;
 8004666:	23e0      	movs	r3, #224	@ 0xe0
 8004668:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800466a:	2302      	movs	r3, #2
 800466c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800466e:	2300      	movs	r3, #0
 8004670:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004672:	2303      	movs	r3, #3
 8004674:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004676:	2305      	movs	r3, #5
 8004678:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800467a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800467e:	4619      	mov	r1, r3
 8004680:	4889      	ldr	r0, [pc, #548]	@ (80048a8 <HAL_SPI_MspInit+0x29c>)
 8004682:	f001 fe01 	bl	8006288 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8004686:	e106      	b.n	8004896 <HAL_SPI_MspInit+0x28a>
  else if(spiHandle->Instance==SPI2)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a87      	ldr	r2, [pc, #540]	@ (80048ac <HAL_SPI_MspInit+0x2a0>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d162      	bne.n	8004758 <HAL_SPI_MspInit+0x14c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004692:	2300      	movs	r3, #0
 8004694:	61bb      	str	r3, [r7, #24]
 8004696:	4b83      	ldr	r3, [pc, #524]	@ (80048a4 <HAL_SPI_MspInit+0x298>)
 8004698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800469a:	4a82      	ldr	r2, [pc, #520]	@ (80048a4 <HAL_SPI_MspInit+0x298>)
 800469c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80046a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80046a2:	4b80      	ldr	r3, [pc, #512]	@ (80048a4 <HAL_SPI_MspInit+0x298>)
 80046a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80046aa:	61bb      	str	r3, [r7, #24]
 80046ac:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80046ae:	2300      	movs	r3, #0
 80046b0:	617b      	str	r3, [r7, #20]
 80046b2:	4b7c      	ldr	r3, [pc, #496]	@ (80048a4 <HAL_SPI_MspInit+0x298>)
 80046b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046b6:	4a7b      	ldr	r2, [pc, #492]	@ (80048a4 <HAL_SPI_MspInit+0x298>)
 80046b8:	f043 0302 	orr.w	r3, r3, #2
 80046bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80046be:	4b79      	ldr	r3, [pc, #484]	@ (80048a4 <HAL_SPI_MspInit+0x298>)
 80046c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046c2:	f003 0302 	and.w	r3, r3, #2
 80046c6:	617b      	str	r3, [r7, #20]
 80046c8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = BMP_SCK_Pin|BMP_MISO_Pin|BMP_MOSI_Pin;
 80046ca:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80046ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046d0:	2302      	movs	r3, #2
 80046d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046d4:	2300      	movs	r3, #0
 80046d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046d8:	2303      	movs	r3, #3
 80046da:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80046dc:	2305      	movs	r3, #5
 80046de:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80046e4:	4619      	mov	r1, r3
 80046e6:	4872      	ldr	r0, [pc, #456]	@ (80048b0 <HAL_SPI_MspInit+0x2a4>)
 80046e8:	f001 fdce 	bl	8006288 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream3;
 80046ec:	4b71      	ldr	r3, [pc, #452]	@ (80048b4 <HAL_SPI_MspInit+0x2a8>)
 80046ee:	4a72      	ldr	r2, [pc, #456]	@ (80048b8 <HAL_SPI_MspInit+0x2ac>)
 80046f0:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 80046f2:	4b70      	ldr	r3, [pc, #448]	@ (80048b4 <HAL_SPI_MspInit+0x2a8>)
 80046f4:	2200      	movs	r2, #0
 80046f6:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80046f8:	4b6e      	ldr	r3, [pc, #440]	@ (80048b4 <HAL_SPI_MspInit+0x2a8>)
 80046fa:	2200      	movs	r2, #0
 80046fc:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80046fe:	4b6d      	ldr	r3, [pc, #436]	@ (80048b4 <HAL_SPI_MspInit+0x2a8>)
 8004700:	2200      	movs	r2, #0
 8004702:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004704:	4b6b      	ldr	r3, [pc, #428]	@ (80048b4 <HAL_SPI_MspInit+0x2a8>)
 8004706:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800470a:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800470c:	4b69      	ldr	r3, [pc, #420]	@ (80048b4 <HAL_SPI_MspInit+0x2a8>)
 800470e:	2200      	movs	r2, #0
 8004710:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004712:	4b68      	ldr	r3, [pc, #416]	@ (80048b4 <HAL_SPI_MspInit+0x2a8>)
 8004714:	2200      	movs	r2, #0
 8004716:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8004718:	4b66      	ldr	r3, [pc, #408]	@ (80048b4 <HAL_SPI_MspInit+0x2a8>)
 800471a:	2200      	movs	r2, #0
 800471c:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800471e:	4b65      	ldr	r3, [pc, #404]	@ (80048b4 <HAL_SPI_MspInit+0x2a8>)
 8004720:	2200      	movs	r2, #0
 8004722:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004724:	4b63      	ldr	r3, [pc, #396]	@ (80048b4 <HAL_SPI_MspInit+0x2a8>)
 8004726:	2200      	movs	r2, #0
 8004728:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800472a:	4862      	ldr	r0, [pc, #392]	@ (80048b4 <HAL_SPI_MspInit+0x2a8>)
 800472c:	f000 ffac 	bl	8005688 <HAL_DMA_Init>
 8004730:	4603      	mov	r3, r0
 8004732:	2b00      	cmp	r3, #0
 8004734:	d001      	beq.n	800473a <HAL_SPI_MspInit+0x12e>
      Error_Handler();
 8004736:	f7ff fec1 	bl	80044bc <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	4a5d      	ldr	r2, [pc, #372]	@ (80048b4 <HAL_SPI_MspInit+0x2a8>)
 800473e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004740:	4a5c      	ldr	r2, [pc, #368]	@ (80048b4 <HAL_SPI_MspInit+0x2a8>)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8004746:	2200      	movs	r2, #0
 8004748:	2100      	movs	r1, #0
 800474a:	2024      	movs	r0, #36	@ 0x24
 800474c:	f000 ff65 	bl	800561a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8004750:	2024      	movs	r0, #36	@ 0x24
 8004752:	f000 ff7e 	bl	8005652 <HAL_NVIC_EnableIRQ>
}
 8004756:	e09e      	b.n	8004896 <HAL_SPI_MspInit+0x28a>
  else if(spiHandle->Instance==SPI3)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a57      	ldr	r2, [pc, #348]	@ (80048bc <HAL_SPI_MspInit+0x2b0>)
 800475e:	4293      	cmp	r3, r2
 8004760:	f040 8099 	bne.w	8004896 <HAL_SPI_MspInit+0x28a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004764:	2300      	movs	r3, #0
 8004766:	613b      	str	r3, [r7, #16]
 8004768:	4b4e      	ldr	r3, [pc, #312]	@ (80048a4 <HAL_SPI_MspInit+0x298>)
 800476a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800476c:	4a4d      	ldr	r2, [pc, #308]	@ (80048a4 <HAL_SPI_MspInit+0x298>)
 800476e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004772:	6413      	str	r3, [r2, #64]	@ 0x40
 8004774:	4b4b      	ldr	r3, [pc, #300]	@ (80048a4 <HAL_SPI_MspInit+0x298>)
 8004776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004778:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800477c:	613b      	str	r3, [r7, #16]
 800477e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004780:	2300      	movs	r3, #0
 8004782:	60fb      	str	r3, [r7, #12]
 8004784:	4b47      	ldr	r3, [pc, #284]	@ (80048a4 <HAL_SPI_MspInit+0x298>)
 8004786:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004788:	4a46      	ldr	r2, [pc, #280]	@ (80048a4 <HAL_SPI_MspInit+0x298>)
 800478a:	f043 0302 	orr.w	r3, r3, #2
 800478e:	6313      	str	r3, [r2, #48]	@ 0x30
 8004790:	4b44      	ldr	r3, [pc, #272]	@ (80048a4 <HAL_SPI_MspInit+0x298>)
 8004792:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004794:	f003 0302 	and.w	r3, r3, #2
 8004798:	60fb      	str	r3, [r7, #12]
 800479a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = NRF_SCK_Pin;
 800479c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80047a0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047a2:	2302      	movs	r3, #2
 80047a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047a6:	2300      	movs	r3, #0
 80047a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047aa:	2303      	movs	r3, #3
 80047ac:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 80047ae:	2307      	movs	r3, #7
 80047b0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(NRF_SCK_GPIO_Port, &GPIO_InitStruct);
 80047b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80047b6:	4619      	mov	r1, r3
 80047b8:	483d      	ldr	r0, [pc, #244]	@ (80048b0 <HAL_SPI_MspInit+0x2a4>)
 80047ba:	f001 fd65 	bl	8006288 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = NRF_MISO_Pin|NRF_MOSI_Pin;
 80047be:	2330      	movs	r3, #48	@ 0x30
 80047c0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047c2:	2302      	movs	r3, #2
 80047c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047c6:	2300      	movs	r3, #0
 80047c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047ca:	2303      	movs	r3, #3
 80047cc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80047ce:	2306      	movs	r3, #6
 80047d0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80047d6:	4619      	mov	r1, r3
 80047d8:	4835      	ldr	r0, [pc, #212]	@ (80048b0 <HAL_SPI_MspInit+0x2a4>)
 80047da:	f001 fd55 	bl	8006288 <HAL_GPIO_Init>
    hdma_spi3_rx.Instance = DMA1_Stream0;
 80047de:	4b38      	ldr	r3, [pc, #224]	@ (80048c0 <HAL_SPI_MspInit+0x2b4>)
 80047e0:	4a38      	ldr	r2, [pc, #224]	@ (80048c4 <HAL_SPI_MspInit+0x2b8>)
 80047e2:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Channel = DMA_CHANNEL_0;
 80047e4:	4b36      	ldr	r3, [pc, #216]	@ (80048c0 <HAL_SPI_MspInit+0x2b4>)
 80047e6:	2200      	movs	r2, #0
 80047e8:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80047ea:	4b35      	ldr	r3, [pc, #212]	@ (80048c0 <HAL_SPI_MspInit+0x2b4>)
 80047ec:	2200      	movs	r2, #0
 80047ee:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80047f0:	4b33      	ldr	r3, [pc, #204]	@ (80048c0 <HAL_SPI_MspInit+0x2b4>)
 80047f2:	2200      	movs	r2, #0
 80047f4:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80047f6:	4b32      	ldr	r3, [pc, #200]	@ (80048c0 <HAL_SPI_MspInit+0x2b4>)
 80047f8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80047fc:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80047fe:	4b30      	ldr	r3, [pc, #192]	@ (80048c0 <HAL_SPI_MspInit+0x2b4>)
 8004800:	2200      	movs	r2, #0
 8004802:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004804:	4b2e      	ldr	r3, [pc, #184]	@ (80048c0 <HAL_SPI_MspInit+0x2b4>)
 8004806:	2200      	movs	r2, #0
 8004808:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_NORMAL;
 800480a:	4b2d      	ldr	r3, [pc, #180]	@ (80048c0 <HAL_SPI_MspInit+0x2b4>)
 800480c:	2200      	movs	r2, #0
 800480e:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8004810:	4b2b      	ldr	r3, [pc, #172]	@ (80048c0 <HAL_SPI_MspInit+0x2b4>)
 8004812:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004816:	621a      	str	r2, [r3, #32]
    hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004818:	4b29      	ldr	r3, [pc, #164]	@ (80048c0 <HAL_SPI_MspInit+0x2b4>)
 800481a:	2200      	movs	r2, #0
 800481c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 800481e:	4828      	ldr	r0, [pc, #160]	@ (80048c0 <HAL_SPI_MspInit+0x2b4>)
 8004820:	f000 ff32 	bl	8005688 <HAL_DMA_Init>
 8004824:	4603      	mov	r3, r0
 8004826:	2b00      	cmp	r3, #0
 8004828:	d001      	beq.n	800482e <HAL_SPI_MspInit+0x222>
      Error_Handler();
 800482a:	f7ff fe47 	bl	80044bc <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi3_rx);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	4a23      	ldr	r2, [pc, #140]	@ (80048c0 <HAL_SPI_MspInit+0x2b4>)
 8004832:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004834:	4a22      	ldr	r2, [pc, #136]	@ (80048c0 <HAL_SPI_MspInit+0x2b4>)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_spi3_tx.Instance = DMA1_Stream5;
 800483a:	4b23      	ldr	r3, [pc, #140]	@ (80048c8 <HAL_SPI_MspInit+0x2bc>)
 800483c:	4a23      	ldr	r2, [pc, #140]	@ (80048cc <HAL_SPI_MspInit+0x2c0>)
 800483e:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8004840:	4b21      	ldr	r3, [pc, #132]	@ (80048c8 <HAL_SPI_MspInit+0x2bc>)
 8004842:	2200      	movs	r2, #0
 8004844:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004846:	4b20      	ldr	r3, [pc, #128]	@ (80048c8 <HAL_SPI_MspInit+0x2bc>)
 8004848:	2240      	movs	r2, #64	@ 0x40
 800484a:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800484c:	4b1e      	ldr	r3, [pc, #120]	@ (80048c8 <HAL_SPI_MspInit+0x2bc>)
 800484e:	2200      	movs	r2, #0
 8004850:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004852:	4b1d      	ldr	r3, [pc, #116]	@ (80048c8 <HAL_SPI_MspInit+0x2bc>)
 8004854:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004858:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800485a:	4b1b      	ldr	r3, [pc, #108]	@ (80048c8 <HAL_SPI_MspInit+0x2bc>)
 800485c:	2200      	movs	r2, #0
 800485e:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004860:	4b19      	ldr	r3, [pc, #100]	@ (80048c8 <HAL_SPI_MspInit+0x2bc>)
 8004862:	2200      	movs	r2, #0
 8004864:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8004866:	4b18      	ldr	r3, [pc, #96]	@ (80048c8 <HAL_SPI_MspInit+0x2bc>)
 8004868:	2200      	movs	r2, #0
 800486a:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800486c:	4b16      	ldr	r3, [pc, #88]	@ (80048c8 <HAL_SPI_MspInit+0x2bc>)
 800486e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004872:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004874:	4b14      	ldr	r3, [pc, #80]	@ (80048c8 <HAL_SPI_MspInit+0x2bc>)
 8004876:	2200      	movs	r2, #0
 8004878:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 800487a:	4813      	ldr	r0, [pc, #76]	@ (80048c8 <HAL_SPI_MspInit+0x2bc>)
 800487c:	f000 ff04 	bl	8005688 <HAL_DMA_Init>
 8004880:	4603      	mov	r3, r0
 8004882:	2b00      	cmp	r3, #0
 8004884:	d001      	beq.n	800488a <HAL_SPI_MspInit+0x27e>
      Error_Handler();
 8004886:	f7ff fe19 	bl	80044bc <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi3_tx);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	4a0e      	ldr	r2, [pc, #56]	@ (80048c8 <HAL_SPI_MspInit+0x2bc>)
 800488e:	649a      	str	r2, [r3, #72]	@ 0x48
 8004890:	4a0d      	ldr	r2, [pc, #52]	@ (80048c8 <HAL_SPI_MspInit+0x2bc>)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8004896:	bf00      	nop
 8004898:	3738      	adds	r7, #56	@ 0x38
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}
 800489e:	bf00      	nop
 80048a0:	40013000 	.word	0x40013000
 80048a4:	40023800 	.word	0x40023800
 80048a8:	40020000 	.word	0x40020000
 80048ac:	40003800 	.word	0x40003800
 80048b0:	40020400 	.word	0x40020400
 80048b4:	20000ad0 	.word	0x20000ad0
 80048b8:	40026058 	.word	0x40026058
 80048bc:	40003c00 	.word	0x40003c00
 80048c0:	20000b30 	.word	0x20000b30
 80048c4:	40026010 	.word	0x40026010
 80048c8:	20000b90 	.word	0x20000b90
 80048cc:	40026088 	.word	0x40026088

080048d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80048d0:	b480      	push	{r7}
 80048d2:	b083      	sub	sp, #12
 80048d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048d6:	2300      	movs	r3, #0
 80048d8:	607b      	str	r3, [r7, #4]
 80048da:	4b10      	ldr	r3, [pc, #64]	@ (800491c <HAL_MspInit+0x4c>)
 80048dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048de:	4a0f      	ldr	r2, [pc, #60]	@ (800491c <HAL_MspInit+0x4c>)
 80048e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80048e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80048e6:	4b0d      	ldr	r3, [pc, #52]	@ (800491c <HAL_MspInit+0x4c>)
 80048e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80048ee:	607b      	str	r3, [r7, #4]
 80048f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80048f2:	2300      	movs	r3, #0
 80048f4:	603b      	str	r3, [r7, #0]
 80048f6:	4b09      	ldr	r3, [pc, #36]	@ (800491c <HAL_MspInit+0x4c>)
 80048f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048fa:	4a08      	ldr	r2, [pc, #32]	@ (800491c <HAL_MspInit+0x4c>)
 80048fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004900:	6413      	str	r3, [r2, #64]	@ 0x40
 8004902:	4b06      	ldr	r3, [pc, #24]	@ (800491c <HAL_MspInit+0x4c>)
 8004904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004906:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800490a:	603b      	str	r3, [r7, #0]
 800490c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800490e:	bf00      	nop
 8004910:	370c      	adds	r7, #12
 8004912:	46bd      	mov	sp, r7
 8004914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004918:	4770      	bx	lr
 800491a:	bf00      	nop
 800491c:	40023800 	.word	0x40023800

08004920 <SDTimer_Handler>:
/* USER CODE BEGIN 0 */
volatile uint8_t FatFsCnt = 0;
volatile uint8_t Timer1, Timer2;

void SDTimer_Handler(void)
{
 8004920:	b480      	push	{r7}
 8004922:	af00      	add	r7, sp, #0
  if(Timer1 > 0)
 8004924:	4b0e      	ldr	r3, [pc, #56]	@ (8004960 <SDTimer_Handler+0x40>)
 8004926:	781b      	ldrb	r3, [r3, #0]
 8004928:	b2db      	uxtb	r3, r3
 800492a:	2b00      	cmp	r3, #0
 800492c:	d006      	beq.n	800493c <SDTimer_Handler+0x1c>
    Timer1--;
 800492e:	4b0c      	ldr	r3, [pc, #48]	@ (8004960 <SDTimer_Handler+0x40>)
 8004930:	781b      	ldrb	r3, [r3, #0]
 8004932:	b2db      	uxtb	r3, r3
 8004934:	3b01      	subs	r3, #1
 8004936:	b2da      	uxtb	r2, r3
 8004938:	4b09      	ldr	r3, [pc, #36]	@ (8004960 <SDTimer_Handler+0x40>)
 800493a:	701a      	strb	r2, [r3, #0]

  if(Timer2 > 0)
 800493c:	4b09      	ldr	r3, [pc, #36]	@ (8004964 <SDTimer_Handler+0x44>)
 800493e:	781b      	ldrb	r3, [r3, #0]
 8004940:	b2db      	uxtb	r3, r3
 8004942:	2b00      	cmp	r3, #0
 8004944:	d006      	beq.n	8004954 <SDTimer_Handler+0x34>
    Timer2--;
 8004946:	4b07      	ldr	r3, [pc, #28]	@ (8004964 <SDTimer_Handler+0x44>)
 8004948:	781b      	ldrb	r3, [r3, #0]
 800494a:	b2db      	uxtb	r3, r3
 800494c:	3b01      	subs	r3, #1
 800494e:	b2da      	uxtb	r2, r3
 8004950:	4b04      	ldr	r3, [pc, #16]	@ (8004964 <SDTimer_Handler+0x44>)
 8004952:	701a      	strb	r2, [r3, #0]
}
 8004954:	bf00      	nop
 8004956:	46bd      	mov	sp, r7
 8004958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495c:	4770      	bx	lr
 800495e:	bf00      	nop
 8004960:	20000bf1 	.word	0x20000bf1
 8004964:	20000bf2 	.word	0x20000bf2

08004968 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004968:	b480      	push	{r7}
 800496a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800496c:	bf00      	nop
 800496e:	e7fd      	b.n	800496c <NMI_Handler+0x4>

08004970 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004970:	b480      	push	{r7}
 8004972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004974:	bf00      	nop
 8004976:	e7fd      	b.n	8004974 <HardFault_Handler+0x4>

08004978 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004978:	b480      	push	{r7}
 800497a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800497c:	bf00      	nop
 800497e:	e7fd      	b.n	800497c <MemManage_Handler+0x4>

08004980 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004980:	b480      	push	{r7}
 8004982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004984:	bf00      	nop
 8004986:	e7fd      	b.n	8004984 <BusFault_Handler+0x4>

08004988 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004988:	b480      	push	{r7}
 800498a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800498c:	bf00      	nop
 800498e:	e7fd      	b.n	800498c <UsageFault_Handler+0x4>

08004990 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004990:	b480      	push	{r7}
 8004992:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004994:	bf00      	nop
 8004996:	46bd      	mov	sp, r7
 8004998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499c:	4770      	bx	lr

0800499e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800499e:	b480      	push	{r7}
 80049a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80049a2:	bf00      	nop
 80049a4:	46bd      	mov	sp, r7
 80049a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049aa:	4770      	bx	lr

080049ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80049ac:	b480      	push	{r7}
 80049ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80049b0:	bf00      	nop
 80049b2:	46bd      	mov	sp, r7
 80049b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b8:	4770      	bx	lr
	...

080049bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

	  FatFsCnt++;
 80049c0:	4b0a      	ldr	r3, [pc, #40]	@ (80049ec <SysTick_Handler+0x30>)
 80049c2:	781b      	ldrb	r3, [r3, #0]
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	3301      	adds	r3, #1
 80049c8:	b2da      	uxtb	r2, r3
 80049ca:	4b08      	ldr	r3, [pc, #32]	@ (80049ec <SysTick_Handler+0x30>)
 80049cc:	701a      	strb	r2, [r3, #0]
	  if(FatFsCnt >= 10)
 80049ce:	4b07      	ldr	r3, [pc, #28]	@ (80049ec <SysTick_Handler+0x30>)
 80049d0:	781b      	ldrb	r3, [r3, #0]
 80049d2:	b2db      	uxtb	r3, r3
 80049d4:	2b09      	cmp	r3, #9
 80049d6:	d904      	bls.n	80049e2 <SysTick_Handler+0x26>
	  {
	    FatFsCnt = 0;
 80049d8:	4b04      	ldr	r3, [pc, #16]	@ (80049ec <SysTick_Handler+0x30>)
 80049da:	2200      	movs	r2, #0
 80049dc:	701a      	strb	r2, [r3, #0]
	    SDTimer_Handler();
 80049de:	f7ff ff9f 	bl	8004920 <SDTimer_Handler>
	  }

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80049e2:	f000 faad 	bl	8004f40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80049e6:	bf00      	nop
 80049e8:	bd80      	pop	{r7, pc}
 80049ea:	bf00      	nop
 80049ec:	20000bf0 	.word	0x20000bf0

080049f0 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 80049f4:	4802      	ldr	r0, [pc, #8]	@ (8004a00 <DMA1_Stream0_IRQHandler+0x10>)
 80049f6:	f000 ff17 	bl	8005828 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80049fa:	bf00      	nop
 80049fc:	bd80      	pop	{r7, pc}
 80049fe:	bf00      	nop
 8004a00:	20000b30 	.word	0x20000b30

08004a04 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8004a08:	4802      	ldr	r0, [pc, #8]	@ (8004a14 <DMA1_Stream3_IRQHandler+0x10>)
 8004a0a:	f000 ff0d 	bl	8005828 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8004a0e:	bf00      	nop
 8004a10:	bd80      	pop	{r7, pc}
 8004a12:	bf00      	nop
 8004a14:	20000ad0 	.word	0x20000ad0

08004a18 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8004a1c:	4802      	ldr	r0, [pc, #8]	@ (8004a28 <DMA1_Stream5_IRQHandler+0x10>)
 8004a1e:	f000 ff03 	bl	8005828 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8004a22:	bf00      	nop
 8004a24:	bd80      	pop	{r7, pc}
 8004a26:	bf00      	nop
 8004a28:	20000b90 	.word	0x20000b90

08004a2c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004a30:	4802      	ldr	r0, [pc, #8]	@ (8004a3c <TIM1_CC_IRQHandler+0x10>)
 8004a32:	f004 fc47 	bl	80092c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8004a36:	bf00      	nop
 8004a38:	bd80      	pop	{r7, pc}
 8004a3a:	bf00      	nop
 8004a3c:	20000bf4 	.word	0x20000bf4

08004a40 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8004a44:	4802      	ldr	r0, [pc, #8]	@ (8004a50 <SPI2_IRQHandler+0x10>)
 8004a46:	f003 feb5 	bl	80087b4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8004a4a:	bf00      	nop
 8004a4c:	bd80      	pop	{r7, pc}
 8004a4e:	bf00      	nop
 8004a50:	20000a20 	.word	0x20000a20

08004a54 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8004a58:	4802      	ldr	r0, [pc, #8]	@ (8004a64 <TIM5_IRQHandler+0x10>)
 8004a5a:	f004 fc33 	bl	80092c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8004a5e:	bf00      	nop
 8004a60:	bd80      	pop	{r7, pc}
 8004a62:	bf00      	nop
 8004a64:	20000c84 	.word	0x20000c84

08004a68 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004a6c:	4b06      	ldr	r3, [pc, #24]	@ (8004a88 <SystemInit+0x20>)
 8004a6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a72:	4a05      	ldr	r2, [pc, #20]	@ (8004a88 <SystemInit+0x20>)
 8004a74:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004a78:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004a7c:	bf00      	nop
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a84:	4770      	bx	lr
 8004a86:	bf00      	nop
 8004a88:	e000ed00 	.word	0xe000ed00

08004a8c <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim5;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b086      	sub	sp, #24
 8004a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004a92:	f107 0310 	add.w	r3, r7, #16
 8004a96:	2200      	movs	r2, #0
 8004a98:	601a      	str	r2, [r3, #0]
 8004a9a:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8004a9c:	463b      	mov	r3, r7
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	601a      	str	r2, [r3, #0]
 8004aa2:	605a      	str	r2, [r3, #4]
 8004aa4:	609a      	str	r2, [r3, #8]
 8004aa6:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004aa8:	4b21      	ldr	r3, [pc, #132]	@ (8004b30 <MX_TIM1_Init+0xa4>)
 8004aaa:	4a22      	ldr	r2, [pc, #136]	@ (8004b34 <MX_TIM1_Init+0xa8>)
 8004aac:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100-1;
 8004aae:	4b20      	ldr	r3, [pc, #128]	@ (8004b30 <MX_TIM1_Init+0xa4>)
 8004ab0:	2263      	movs	r2, #99	@ 0x63
 8004ab2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004ab4:	4b1e      	ldr	r3, [pc, #120]	@ (8004b30 <MX_TIM1_Init+0xa4>)
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8004aba:	4b1d      	ldr	r3, [pc, #116]	@ (8004b30 <MX_TIM1_Init+0xa4>)
 8004abc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004ac0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004ac2:	4b1b      	ldr	r3, [pc, #108]	@ (8004b30 <MX_TIM1_Init+0xa4>)
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004ac8:	4b19      	ldr	r3, [pc, #100]	@ (8004b30 <MX_TIM1_Init+0xa4>)
 8004aca:	2200      	movs	r2, #0
 8004acc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004ace:	4b18      	ldr	r3, [pc, #96]	@ (8004b30 <MX_TIM1_Init+0xa4>)
 8004ad0:	2280      	movs	r2, #128	@ 0x80
 8004ad2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8004ad4:	4816      	ldr	r0, [pc, #88]	@ (8004b30 <MX_TIM1_Init+0xa4>)
 8004ad6:	f004 fa8b 	bl	8008ff0 <HAL_TIM_IC_Init>
 8004ada:	4603      	mov	r3, r0
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d001      	beq.n	8004ae4 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8004ae0:	f7ff fcec 	bl	80044bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004ae8:	2300      	movs	r3, #0
 8004aea:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004aec:	f107 0310 	add.w	r3, r7, #16
 8004af0:	4619      	mov	r1, r3
 8004af2:	480f      	ldr	r0, [pc, #60]	@ (8004b30 <MX_TIM1_Init+0xa4>)
 8004af4:	f005 fb54 	bl	800a1a0 <HAL_TIMEx_MasterConfigSynchronization>
 8004af8:	4603      	mov	r3, r0
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d001      	beq.n	8004b02 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8004afe:	f7ff fcdd 	bl	80044bc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8004b02:	230a      	movs	r3, #10
 8004b04:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8004b06:	2301      	movs	r3, #1
 8004b08:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 8;
 8004b0e:	2308      	movs	r3, #8
 8004b10:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8004b12:	463b      	mov	r3, r7
 8004b14:	2204      	movs	r2, #4
 8004b16:	4619      	mov	r1, r3
 8004b18:	4805      	ldr	r0, [pc, #20]	@ (8004b30 <MX_TIM1_Init+0xa4>)
 8004b1a:	f004 fcc3 	bl	80094a4 <HAL_TIM_IC_ConfigChannel>
 8004b1e:	4603      	mov	r3, r0
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d001      	beq.n	8004b28 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8004b24:	f7ff fcca 	bl	80044bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8004b28:	bf00      	nop
 8004b2a:	3718      	adds	r7, #24
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	bd80      	pop	{r7, pc}
 8004b30:	20000bf4 	.word	0x20000bf4
 8004b34:	40010000 	.word	0x40010000

08004b38 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b08e      	sub	sp, #56	@ 0x38
 8004b3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004b3e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004b42:	2200      	movs	r2, #0
 8004b44:	601a      	str	r2, [r3, #0]
 8004b46:	605a      	str	r2, [r3, #4]
 8004b48:	609a      	str	r2, [r3, #8]
 8004b4a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004b4c:	f107 0320 	add.w	r3, r7, #32
 8004b50:	2200      	movs	r2, #0
 8004b52:	601a      	str	r2, [r3, #0]
 8004b54:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004b56:	1d3b      	adds	r3, r7, #4
 8004b58:	2200      	movs	r2, #0
 8004b5a:	601a      	str	r2, [r3, #0]
 8004b5c:	605a      	str	r2, [r3, #4]
 8004b5e:	609a      	str	r2, [r3, #8]
 8004b60:	60da      	str	r2, [r3, #12]
 8004b62:	611a      	str	r2, [r3, #16]
 8004b64:	615a      	str	r2, [r3, #20]
 8004b66:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004b68:	4b2d      	ldr	r3, [pc, #180]	@ (8004c20 <MX_TIM2_Init+0xe8>)
 8004b6a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004b6e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 100-1;
 8004b70:	4b2b      	ldr	r3, [pc, #172]	@ (8004c20 <MX_TIM2_Init+0xe8>)
 8004b72:	2263      	movs	r2, #99	@ 0x63
 8004b74:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004b76:	4b2a      	ldr	r3, [pc, #168]	@ (8004c20 <MX_TIM2_Init+0xe8>)
 8004b78:	2200      	movs	r2, #0
 8004b7a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 7000;
 8004b7c:	4b28      	ldr	r3, [pc, #160]	@ (8004c20 <MX_TIM2_Init+0xe8>)
 8004b7e:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8004b82:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004b84:	4b26      	ldr	r3, [pc, #152]	@ (8004c20 <MX_TIM2_Init+0xe8>)
 8004b86:	2200      	movs	r2, #0
 8004b88:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004b8a:	4b25      	ldr	r3, [pc, #148]	@ (8004c20 <MX_TIM2_Init+0xe8>)
 8004b8c:	2280      	movs	r2, #128	@ 0x80
 8004b8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004b90:	4823      	ldr	r0, [pc, #140]	@ (8004c20 <MX_TIM2_Init+0xe8>)
 8004b92:	f004 f871 	bl	8008c78 <HAL_TIM_Base_Init>
 8004b96:	4603      	mov	r3, r0
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d001      	beq.n	8004ba0 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8004b9c:	f7ff fc8e 	bl	80044bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004ba0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004ba4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004ba6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004baa:	4619      	mov	r1, r3
 8004bac:	481c      	ldr	r0, [pc, #112]	@ (8004c20 <MX_TIM2_Init+0xe8>)
 8004bae:	f004 fdd7 	bl	8009760 <HAL_TIM_ConfigClockSource>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d001      	beq.n	8004bbc <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8004bb8:	f7ff fc80 	bl	80044bc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8004bbc:	4818      	ldr	r0, [pc, #96]	@ (8004c20 <MX_TIM2_Init+0xe8>)
 8004bbe:	f004 f90d 	bl	8008ddc <HAL_TIM_PWM_Init>
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d001      	beq.n	8004bcc <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8004bc8:	f7ff fc78 	bl	80044bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004bd4:	f107 0320 	add.w	r3, r7, #32
 8004bd8:	4619      	mov	r1, r3
 8004bda:	4811      	ldr	r0, [pc, #68]	@ (8004c20 <MX_TIM2_Init+0xe8>)
 8004bdc:	f005 fae0 	bl	800a1a0 <HAL_TIMEx_MasterConfigSynchronization>
 8004be0:	4603      	mov	r3, r0
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d001      	beq.n	8004bea <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8004be6:	f7ff fc69 	bl	80044bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004bea:	2360      	movs	r3, #96	@ 0x60
 8004bec:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004bfa:	1d3b      	adds	r3, r7, #4
 8004bfc:	220c      	movs	r2, #12
 8004bfe:	4619      	mov	r1, r3
 8004c00:	4807      	ldr	r0, [pc, #28]	@ (8004c20 <MX_TIM2_Init+0xe8>)
 8004c02:	f004 fceb 	bl	80095dc <HAL_TIM_PWM_ConfigChannel>
 8004c06:	4603      	mov	r3, r0
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d001      	beq.n	8004c10 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8004c0c:	f7ff fc56 	bl	80044bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8004c10:	4803      	ldr	r0, [pc, #12]	@ (8004c20 <MX_TIM2_Init+0xe8>)
 8004c12:	f000 f8e1 	bl	8004dd8 <HAL_TIM_MspPostInit>

}
 8004c16:	bf00      	nop
 8004c18:	3738      	adds	r7, #56	@ 0x38
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	20000c3c 	.word	0x20000c3c

08004c24 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b086      	sub	sp, #24
 8004c28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004c2a:	f107 0308 	add.w	r3, r7, #8
 8004c2e:	2200      	movs	r2, #0
 8004c30:	601a      	str	r2, [r3, #0]
 8004c32:	605a      	str	r2, [r3, #4]
 8004c34:	609a      	str	r2, [r3, #8]
 8004c36:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004c38:	463b      	mov	r3, r7
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	601a      	str	r2, [r3, #0]
 8004c3e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8004c40:	4b1d      	ldr	r3, [pc, #116]	@ (8004cb8 <MX_TIM5_Init+0x94>)
 8004c42:	4a1e      	ldr	r2, [pc, #120]	@ (8004cbc <MX_TIM5_Init+0x98>)
 8004c44:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 1000-1;
 8004c46:	4b1c      	ldr	r3, [pc, #112]	@ (8004cb8 <MX_TIM5_Init+0x94>)
 8004c48:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004c4c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004c4e:	4b1a      	ldr	r3, [pc, #104]	@ (8004cb8 <MX_TIM5_Init+0x94>)
 8004c50:	2200      	movs	r2, #0
 8004c52:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1000-1;
 8004c54:	4b18      	ldr	r3, [pc, #96]	@ (8004cb8 <MX_TIM5_Init+0x94>)
 8004c56:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004c5a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004c5c:	4b16      	ldr	r3, [pc, #88]	@ (8004cb8 <MX_TIM5_Init+0x94>)
 8004c5e:	2200      	movs	r2, #0
 8004c60:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004c62:	4b15      	ldr	r3, [pc, #84]	@ (8004cb8 <MX_TIM5_Init+0x94>)
 8004c64:	2200      	movs	r2, #0
 8004c66:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8004c68:	4813      	ldr	r0, [pc, #76]	@ (8004cb8 <MX_TIM5_Init+0x94>)
 8004c6a:	f004 f805 	bl	8008c78 <HAL_TIM_Base_Init>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d001      	beq.n	8004c78 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8004c74:	f7ff fc22 	bl	80044bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004c78:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004c7c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8004c7e:	f107 0308 	add.w	r3, r7, #8
 8004c82:	4619      	mov	r1, r3
 8004c84:	480c      	ldr	r0, [pc, #48]	@ (8004cb8 <MX_TIM5_Init+0x94>)
 8004c86:	f004 fd6b 	bl	8009760 <HAL_TIM_ConfigClockSource>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d001      	beq.n	8004c94 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8004c90:	f7ff fc14 	bl	80044bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004c94:	2300      	movs	r3, #0
 8004c96:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004c98:	2300      	movs	r3, #0
 8004c9a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8004c9c:	463b      	mov	r3, r7
 8004c9e:	4619      	mov	r1, r3
 8004ca0:	4805      	ldr	r0, [pc, #20]	@ (8004cb8 <MX_TIM5_Init+0x94>)
 8004ca2:	f005 fa7d 	bl	800a1a0 <HAL_TIMEx_MasterConfigSynchronization>
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d001      	beq.n	8004cb0 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8004cac:	f7ff fc06 	bl	80044bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8004cb0:	bf00      	nop
 8004cb2:	3718      	adds	r7, #24
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bd80      	pop	{r7, pc}
 8004cb8:	20000c84 	.word	0x20000c84
 8004cbc:	40000c00 	.word	0x40000c00

08004cc0 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b08a      	sub	sp, #40	@ 0x28
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cc8:	f107 0314 	add.w	r3, r7, #20
 8004ccc:	2200      	movs	r2, #0
 8004cce:	601a      	str	r2, [r3, #0]
 8004cd0:	605a      	str	r2, [r3, #4]
 8004cd2:	609a      	str	r2, [r3, #8]
 8004cd4:	60da      	str	r2, [r3, #12]
 8004cd6:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM1)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a1d      	ldr	r2, [pc, #116]	@ (8004d54 <HAL_TIM_IC_MspInit+0x94>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d134      	bne.n	8004d4c <HAL_TIM_IC_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	613b      	str	r3, [r7, #16]
 8004ce6:	4b1c      	ldr	r3, [pc, #112]	@ (8004d58 <HAL_TIM_IC_MspInit+0x98>)
 8004ce8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cea:	4a1b      	ldr	r2, [pc, #108]	@ (8004d58 <HAL_TIM_IC_MspInit+0x98>)
 8004cec:	f043 0301 	orr.w	r3, r3, #1
 8004cf0:	6453      	str	r3, [r2, #68]	@ 0x44
 8004cf2:	4b19      	ldr	r3, [pc, #100]	@ (8004d58 <HAL_TIM_IC_MspInit+0x98>)
 8004cf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cf6:	f003 0301 	and.w	r3, r3, #1
 8004cfa:	613b      	str	r3, [r7, #16]
 8004cfc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004cfe:	2300      	movs	r3, #0
 8004d00:	60fb      	str	r3, [r7, #12]
 8004d02:	4b15      	ldr	r3, [pc, #84]	@ (8004d58 <HAL_TIM_IC_MspInit+0x98>)
 8004d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d06:	4a14      	ldr	r2, [pc, #80]	@ (8004d58 <HAL_TIM_IC_MspInit+0x98>)
 8004d08:	f043 0301 	orr.w	r3, r3, #1
 8004d0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d0e:	4b12      	ldr	r3, [pc, #72]	@ (8004d58 <HAL_TIM_IC_MspInit+0x98>)
 8004d10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d12:	f003 0301 	and.w	r3, r3, #1
 8004d16:	60fb      	str	r3, [r7, #12]
 8004d18:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004d1a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004d1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d20:	2302      	movs	r3, #2
 8004d22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d24:	2300      	movs	r3, #0
 8004d26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d28:	2300      	movs	r3, #0
 8004d2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d30:	f107 0314 	add.w	r3, r7, #20
 8004d34:	4619      	mov	r1, r3
 8004d36:	4809      	ldr	r0, [pc, #36]	@ (8004d5c <HAL_TIM_IC_MspInit+0x9c>)
 8004d38:	f001 faa6 	bl	8006288 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	2100      	movs	r1, #0
 8004d40:	201b      	movs	r0, #27
 8004d42:	f000 fc6a 	bl	800561a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8004d46:	201b      	movs	r0, #27
 8004d48:	f000 fc83 	bl	8005652 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8004d4c:	bf00      	nop
 8004d4e:	3728      	adds	r7, #40	@ 0x28
 8004d50:	46bd      	mov	sp, r7
 8004d52:	bd80      	pop	{r7, pc}
 8004d54:	40010000 	.word	0x40010000
 8004d58:	40023800 	.word	0x40023800
 8004d5c:	40020000 	.word	0x40020000

08004d60 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b084      	sub	sp, #16
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d70:	d10e      	bne.n	8004d90 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004d72:	2300      	movs	r3, #0
 8004d74:	60fb      	str	r3, [r7, #12]
 8004d76:	4b16      	ldr	r3, [pc, #88]	@ (8004dd0 <HAL_TIM_Base_MspInit+0x70>)
 8004d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d7a:	4a15      	ldr	r2, [pc, #84]	@ (8004dd0 <HAL_TIM_Base_MspInit+0x70>)
 8004d7c:	f043 0301 	orr.w	r3, r3, #1
 8004d80:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d82:	4b13      	ldr	r3, [pc, #76]	@ (8004dd0 <HAL_TIM_Base_MspInit+0x70>)
 8004d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d86:	f003 0301 	and.w	r3, r3, #1
 8004d8a:	60fb      	str	r3, [r7, #12]
 8004d8c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8004d8e:	e01a      	b.n	8004dc6 <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM5)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a0f      	ldr	r2, [pc, #60]	@ (8004dd4 <HAL_TIM_Base_MspInit+0x74>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d115      	bne.n	8004dc6 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	60bb      	str	r3, [r7, #8]
 8004d9e:	4b0c      	ldr	r3, [pc, #48]	@ (8004dd0 <HAL_TIM_Base_MspInit+0x70>)
 8004da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004da2:	4a0b      	ldr	r2, [pc, #44]	@ (8004dd0 <HAL_TIM_Base_MspInit+0x70>)
 8004da4:	f043 0308 	orr.w	r3, r3, #8
 8004da8:	6413      	str	r3, [r2, #64]	@ 0x40
 8004daa:	4b09      	ldr	r3, [pc, #36]	@ (8004dd0 <HAL_TIM_Base_MspInit+0x70>)
 8004dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dae:	f003 0308 	and.w	r3, r3, #8
 8004db2:	60bb      	str	r3, [r7, #8]
 8004db4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8004db6:	2200      	movs	r2, #0
 8004db8:	2100      	movs	r1, #0
 8004dba:	2032      	movs	r0, #50	@ 0x32
 8004dbc:	f000 fc2d 	bl	800561a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8004dc0:	2032      	movs	r0, #50	@ 0x32
 8004dc2:	f000 fc46 	bl	8005652 <HAL_NVIC_EnableIRQ>
}
 8004dc6:	bf00      	nop
 8004dc8:	3710      	adds	r7, #16
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	bd80      	pop	{r7, pc}
 8004dce:	bf00      	nop
 8004dd0:	40023800 	.word	0x40023800
 8004dd4:	40000c00 	.word	0x40000c00

08004dd8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b088      	sub	sp, #32
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004de0:	f107 030c 	add.w	r3, r7, #12
 8004de4:	2200      	movs	r2, #0
 8004de6:	601a      	str	r2, [r3, #0]
 8004de8:	605a      	str	r2, [r3, #4]
 8004dea:	609a      	str	r2, [r3, #8]
 8004dec:	60da      	str	r2, [r3, #12]
 8004dee:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004df8:	d11d      	bne.n	8004e36 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	60bb      	str	r3, [r7, #8]
 8004dfe:	4b10      	ldr	r3, [pc, #64]	@ (8004e40 <HAL_TIM_MspPostInit+0x68>)
 8004e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e02:	4a0f      	ldr	r2, [pc, #60]	@ (8004e40 <HAL_TIM_MspPostInit+0x68>)
 8004e04:	f043 0301 	orr.w	r3, r3, #1
 8004e08:	6313      	str	r3, [r2, #48]	@ 0x30
 8004e0a:	4b0d      	ldr	r3, [pc, #52]	@ (8004e40 <HAL_TIM_MspPostInit+0x68>)
 8004e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e0e:	f003 0301 	and.w	r3, r3, #1
 8004e12:	60bb      	str	r3, [r7, #8]
 8004e14:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004e16:	2308      	movs	r3, #8
 8004e18:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e1a:	2302      	movs	r3, #2
 8004e1c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e1e:	2300      	movs	r3, #0
 8004e20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e22:	2300      	movs	r3, #0
 8004e24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004e26:	2301      	movs	r3, #1
 8004e28:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e2a:	f107 030c 	add.w	r3, r7, #12
 8004e2e:	4619      	mov	r1, r3
 8004e30:	4804      	ldr	r0, [pc, #16]	@ (8004e44 <HAL_TIM_MspPostInit+0x6c>)
 8004e32:	f001 fa29 	bl	8006288 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8004e36:	bf00      	nop
 8004e38:	3720      	adds	r7, #32
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}
 8004e3e:	bf00      	nop
 8004e40:	40023800 	.word	0x40023800
 8004e44:	40020000 	.word	0x40020000

08004e48 <Reset_Handler>:
 8004e48:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004e80 <LoopFillZerobss+0xe>
 8004e4c:	f7ff fe0c 	bl	8004a68 <SystemInit>
 8004e50:	480c      	ldr	r0, [pc, #48]	@ (8004e84 <LoopFillZerobss+0x12>)
 8004e52:	490d      	ldr	r1, [pc, #52]	@ (8004e88 <LoopFillZerobss+0x16>)
 8004e54:	4a0d      	ldr	r2, [pc, #52]	@ (8004e8c <LoopFillZerobss+0x1a>)
 8004e56:	2300      	movs	r3, #0
 8004e58:	e002      	b.n	8004e60 <LoopCopyDataInit>

08004e5a <CopyDataInit>:
 8004e5a:	58d4      	ldr	r4, [r2, r3]
 8004e5c:	50c4      	str	r4, [r0, r3]
 8004e5e:	3304      	adds	r3, #4

08004e60 <LoopCopyDataInit>:
 8004e60:	18c4      	adds	r4, r0, r3
 8004e62:	428c      	cmp	r4, r1
 8004e64:	d3f9      	bcc.n	8004e5a <CopyDataInit>
 8004e66:	4a0a      	ldr	r2, [pc, #40]	@ (8004e90 <LoopFillZerobss+0x1e>)
 8004e68:	4c0a      	ldr	r4, [pc, #40]	@ (8004e94 <LoopFillZerobss+0x22>)
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	e001      	b.n	8004e72 <LoopFillZerobss>

08004e6e <FillZerobss>:
 8004e6e:	6013      	str	r3, [r2, #0]
 8004e70:	3204      	adds	r2, #4

08004e72 <LoopFillZerobss>:
 8004e72:	42a2      	cmp	r2, r4
 8004e74:	d3fb      	bcc.n	8004e6e <FillZerobss>
 8004e76:	f008 faa3 	bl	800d3c0 <__libc_init_array>
 8004e7a:	f7ff f9ed 	bl	8004258 <main>
 8004e7e:	4770      	bx	lr
 8004e80:	20020000 	.word	0x20020000
 8004e84:	20000000 	.word	0x20000000
 8004e88:	20000130 	.word	0x20000130
 8004e8c:	0800e0f8 	.word	0x0800e0f8
 8004e90:	20000130 	.word	0x20000130
 8004e94:	20000e64 	.word	0x20000e64

08004e98 <ADC_IRQHandler>:
 8004e98:	e7fe      	b.n	8004e98 <ADC_IRQHandler>
	...

08004e9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004ea0:	4b0e      	ldr	r3, [pc, #56]	@ (8004edc <HAL_Init+0x40>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4a0d      	ldr	r2, [pc, #52]	@ (8004edc <HAL_Init+0x40>)
 8004ea6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004eaa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004eac:	4b0b      	ldr	r3, [pc, #44]	@ (8004edc <HAL_Init+0x40>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4a0a      	ldr	r2, [pc, #40]	@ (8004edc <HAL_Init+0x40>)
 8004eb2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004eb6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004eb8:	4b08      	ldr	r3, [pc, #32]	@ (8004edc <HAL_Init+0x40>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a07      	ldr	r2, [pc, #28]	@ (8004edc <HAL_Init+0x40>)
 8004ebe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ec2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004ec4:	2003      	movs	r0, #3
 8004ec6:	f000 fb9d 	bl	8005604 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004eca:	2001      	movs	r0, #1
 8004ecc:	f000 f808 	bl	8004ee0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004ed0:	f7ff fcfe 	bl	80048d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004ed4:	2300      	movs	r3, #0
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	bf00      	nop
 8004edc:	40023c00 	.word	0x40023c00

08004ee0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b082      	sub	sp, #8
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004ee8:	4b12      	ldr	r3, [pc, #72]	@ (8004f34 <HAL_InitTick+0x54>)
 8004eea:	681a      	ldr	r2, [r3, #0]
 8004eec:	4b12      	ldr	r3, [pc, #72]	@ (8004f38 <HAL_InitTick+0x58>)
 8004eee:	781b      	ldrb	r3, [r3, #0]
 8004ef0:	4619      	mov	r1, r3
 8004ef2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004ef6:	fbb3 f3f1 	udiv	r3, r3, r1
 8004efa:	fbb2 f3f3 	udiv	r3, r2, r3
 8004efe:	4618      	mov	r0, r3
 8004f00:	f000 fbb5 	bl	800566e <HAL_SYSTICK_Config>
 8004f04:	4603      	mov	r3, r0
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d001      	beq.n	8004f0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	e00e      	b.n	8004f2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2b0f      	cmp	r3, #15
 8004f12:	d80a      	bhi.n	8004f2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004f14:	2200      	movs	r2, #0
 8004f16:	6879      	ldr	r1, [r7, #4]
 8004f18:	f04f 30ff 	mov.w	r0, #4294967295
 8004f1c:	f000 fb7d 	bl	800561a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004f20:	4a06      	ldr	r2, [pc, #24]	@ (8004f3c <HAL_InitTick+0x5c>)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004f26:	2300      	movs	r3, #0
 8004f28:	e000      	b.n	8004f2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
}
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	3708      	adds	r7, #8
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}
 8004f34:	200000ac 	.word	0x200000ac
 8004f38:	200000b4 	.word	0x200000b4
 8004f3c:	200000b0 	.word	0x200000b0

08004f40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004f40:	b480      	push	{r7}
 8004f42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004f44:	4b06      	ldr	r3, [pc, #24]	@ (8004f60 <HAL_IncTick+0x20>)
 8004f46:	781b      	ldrb	r3, [r3, #0]
 8004f48:	461a      	mov	r2, r3
 8004f4a:	4b06      	ldr	r3, [pc, #24]	@ (8004f64 <HAL_IncTick+0x24>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4413      	add	r3, r2
 8004f50:	4a04      	ldr	r2, [pc, #16]	@ (8004f64 <HAL_IncTick+0x24>)
 8004f52:	6013      	str	r3, [r2, #0]
}
 8004f54:	bf00      	nop
 8004f56:	46bd      	mov	sp, r7
 8004f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5c:	4770      	bx	lr
 8004f5e:	bf00      	nop
 8004f60:	200000b4 	.word	0x200000b4
 8004f64:	20000ccc 	.word	0x20000ccc

08004f68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	af00      	add	r7, sp, #0
  return uwTick;
 8004f6c:	4b03      	ldr	r3, [pc, #12]	@ (8004f7c <HAL_GetTick+0x14>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	46bd      	mov	sp, r7
 8004f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f78:	4770      	bx	lr
 8004f7a:	bf00      	nop
 8004f7c:	20000ccc 	.word	0x20000ccc

08004f80 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b084      	sub	sp, #16
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004f88:	2300      	movs	r3, #0
 8004f8a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d101      	bne.n	8004f96 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
 8004f94:	e033      	b.n	8004ffe <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d109      	bne.n	8004fb2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004f9e:	6878      	ldr	r0, [r7, #4]
 8004fa0:	f7fe f9e0 	bl	8003364 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2200      	movs	r2, #0
 8004fae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fb6:	f003 0310 	and.w	r3, r3, #16
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d118      	bne.n	8004ff0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fc2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004fc6:	f023 0302 	bic.w	r3, r3, #2
 8004fca:	f043 0202 	orr.w	r2, r3, #2
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f000 f94a 	bl	800526c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fe2:	f023 0303 	bic.w	r3, r3, #3
 8004fe6:	f043 0201 	orr.w	r2, r3, #1
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	641a      	str	r2, [r3, #64]	@ 0x40
 8004fee:	e001      	b.n	8004ff4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004ffc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ffe:	4618      	mov	r0, r3
 8005000:	3710      	adds	r7, #16
 8005002:	46bd      	mov	sp, r7
 8005004:	bd80      	pop	{r7, pc}
	...

08005008 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005008:	b480      	push	{r7}
 800500a:	b085      	sub	sp, #20
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
 8005010:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8005012:	2300      	movs	r3, #0
 8005014:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800501c:	2b01      	cmp	r3, #1
 800501e:	d101      	bne.n	8005024 <HAL_ADC_ConfigChannel+0x1c>
 8005020:	2302      	movs	r3, #2
 8005022:	e113      	b.n	800524c <HAL_ADC_ConfigChannel+0x244>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2201      	movs	r2, #1
 8005028:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	2b09      	cmp	r3, #9
 8005032:	d925      	bls.n	8005080 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	68d9      	ldr	r1, [r3, #12]
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	b29b      	uxth	r3, r3
 8005040:	461a      	mov	r2, r3
 8005042:	4613      	mov	r3, r2
 8005044:	005b      	lsls	r3, r3, #1
 8005046:	4413      	add	r3, r2
 8005048:	3b1e      	subs	r3, #30
 800504a:	2207      	movs	r2, #7
 800504c:	fa02 f303 	lsl.w	r3, r2, r3
 8005050:	43da      	mvns	r2, r3
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	400a      	ands	r2, r1
 8005058:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	68d9      	ldr	r1, [r3, #12]
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	689a      	ldr	r2, [r3, #8]
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	b29b      	uxth	r3, r3
 800506a:	4618      	mov	r0, r3
 800506c:	4603      	mov	r3, r0
 800506e:	005b      	lsls	r3, r3, #1
 8005070:	4403      	add	r3, r0
 8005072:	3b1e      	subs	r3, #30
 8005074:	409a      	lsls	r2, r3
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	430a      	orrs	r2, r1
 800507c:	60da      	str	r2, [r3, #12]
 800507e:	e022      	b.n	80050c6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	6919      	ldr	r1, [r3, #16]
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	b29b      	uxth	r3, r3
 800508c:	461a      	mov	r2, r3
 800508e:	4613      	mov	r3, r2
 8005090:	005b      	lsls	r3, r3, #1
 8005092:	4413      	add	r3, r2
 8005094:	2207      	movs	r2, #7
 8005096:	fa02 f303 	lsl.w	r3, r2, r3
 800509a:	43da      	mvns	r2, r3
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	400a      	ands	r2, r1
 80050a2:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	6919      	ldr	r1, [r3, #16]
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	689a      	ldr	r2, [r3, #8]
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	b29b      	uxth	r3, r3
 80050b4:	4618      	mov	r0, r3
 80050b6:	4603      	mov	r3, r0
 80050b8:	005b      	lsls	r3, r3, #1
 80050ba:	4403      	add	r3, r0
 80050bc:	409a      	lsls	r2, r3
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	430a      	orrs	r2, r1
 80050c4:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	2b06      	cmp	r3, #6
 80050cc:	d824      	bhi.n	8005118 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	685a      	ldr	r2, [r3, #4]
 80050d8:	4613      	mov	r3, r2
 80050da:	009b      	lsls	r3, r3, #2
 80050dc:	4413      	add	r3, r2
 80050de:	3b05      	subs	r3, #5
 80050e0:	221f      	movs	r2, #31
 80050e2:	fa02 f303 	lsl.w	r3, r2, r3
 80050e6:	43da      	mvns	r2, r3
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	400a      	ands	r2, r1
 80050ee:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	b29b      	uxth	r3, r3
 80050fc:	4618      	mov	r0, r3
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	685a      	ldr	r2, [r3, #4]
 8005102:	4613      	mov	r3, r2
 8005104:	009b      	lsls	r3, r3, #2
 8005106:	4413      	add	r3, r2
 8005108:	3b05      	subs	r3, #5
 800510a:	fa00 f203 	lsl.w	r2, r0, r3
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	430a      	orrs	r2, r1
 8005114:	635a      	str	r2, [r3, #52]	@ 0x34
 8005116:	e04c      	b.n	80051b2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	2b0c      	cmp	r3, #12
 800511e:	d824      	bhi.n	800516a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	685a      	ldr	r2, [r3, #4]
 800512a:	4613      	mov	r3, r2
 800512c:	009b      	lsls	r3, r3, #2
 800512e:	4413      	add	r3, r2
 8005130:	3b23      	subs	r3, #35	@ 0x23
 8005132:	221f      	movs	r2, #31
 8005134:	fa02 f303 	lsl.w	r3, r2, r3
 8005138:	43da      	mvns	r2, r3
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	400a      	ands	r2, r1
 8005140:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	b29b      	uxth	r3, r3
 800514e:	4618      	mov	r0, r3
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	685a      	ldr	r2, [r3, #4]
 8005154:	4613      	mov	r3, r2
 8005156:	009b      	lsls	r3, r3, #2
 8005158:	4413      	add	r3, r2
 800515a:	3b23      	subs	r3, #35	@ 0x23
 800515c:	fa00 f203 	lsl.w	r2, r0, r3
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	430a      	orrs	r2, r1
 8005166:	631a      	str	r2, [r3, #48]	@ 0x30
 8005168:	e023      	b.n	80051b2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	685a      	ldr	r2, [r3, #4]
 8005174:	4613      	mov	r3, r2
 8005176:	009b      	lsls	r3, r3, #2
 8005178:	4413      	add	r3, r2
 800517a:	3b41      	subs	r3, #65	@ 0x41
 800517c:	221f      	movs	r2, #31
 800517e:	fa02 f303 	lsl.w	r3, r2, r3
 8005182:	43da      	mvns	r2, r3
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	400a      	ands	r2, r1
 800518a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	b29b      	uxth	r3, r3
 8005198:	4618      	mov	r0, r3
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	685a      	ldr	r2, [r3, #4]
 800519e:	4613      	mov	r3, r2
 80051a0:	009b      	lsls	r3, r3, #2
 80051a2:	4413      	add	r3, r2
 80051a4:	3b41      	subs	r3, #65	@ 0x41
 80051a6:	fa00 f203 	lsl.w	r2, r0, r3
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	430a      	orrs	r2, r1
 80051b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80051b2:	4b29      	ldr	r3, [pc, #164]	@ (8005258 <HAL_ADC_ConfigChannel+0x250>)
 80051b4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4a28      	ldr	r2, [pc, #160]	@ (800525c <HAL_ADC_ConfigChannel+0x254>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d10f      	bne.n	80051e0 <HAL_ADC_ConfigChannel+0x1d8>
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	2b12      	cmp	r3, #18
 80051c6:	d10b      	bne.n	80051e0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4a1d      	ldr	r2, [pc, #116]	@ (800525c <HAL_ADC_ConfigChannel+0x254>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d12b      	bne.n	8005242 <HAL_ADC_ConfigChannel+0x23a>
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	4a1c      	ldr	r2, [pc, #112]	@ (8005260 <HAL_ADC_ConfigChannel+0x258>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d003      	beq.n	80051fc <HAL_ADC_ConfigChannel+0x1f4>
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	2b11      	cmp	r3, #17
 80051fa:	d122      	bne.n	8005242 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a11      	ldr	r2, [pc, #68]	@ (8005260 <HAL_ADC_ConfigChannel+0x258>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d111      	bne.n	8005242 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800521e:	4b11      	ldr	r3, [pc, #68]	@ (8005264 <HAL_ADC_ConfigChannel+0x25c>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4a11      	ldr	r2, [pc, #68]	@ (8005268 <HAL_ADC_ConfigChannel+0x260>)
 8005224:	fba2 2303 	umull	r2, r3, r2, r3
 8005228:	0c9a      	lsrs	r2, r3, #18
 800522a:	4613      	mov	r3, r2
 800522c:	009b      	lsls	r3, r3, #2
 800522e:	4413      	add	r3, r2
 8005230:	005b      	lsls	r3, r3, #1
 8005232:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8005234:	e002      	b.n	800523c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	3b01      	subs	r3, #1
 800523a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d1f9      	bne.n	8005236 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2200      	movs	r2, #0
 8005246:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800524a:	2300      	movs	r3, #0
}
 800524c:	4618      	mov	r0, r3
 800524e:	3714      	adds	r7, #20
 8005250:	46bd      	mov	sp, r7
 8005252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005256:	4770      	bx	lr
 8005258:	40012300 	.word	0x40012300
 800525c:	40012000 	.word	0x40012000
 8005260:	10000012 	.word	0x10000012
 8005264:	200000ac 	.word	0x200000ac
 8005268:	431bde83 	.word	0x431bde83

0800526c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800526c:	b480      	push	{r7}
 800526e:	b085      	sub	sp, #20
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005274:	4b79      	ldr	r3, [pc, #484]	@ (800545c <ADC_Init+0x1f0>)
 8005276:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	685b      	ldr	r3, [r3, #4]
 800527c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	685a      	ldr	r2, [r3, #4]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	431a      	orrs	r2, r3
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	685a      	ldr	r2, [r3, #4]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80052a0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	6859      	ldr	r1, [r3, #4]
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	691b      	ldr	r3, [r3, #16]
 80052ac:	021a      	lsls	r2, r3, #8
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	430a      	orrs	r2, r1
 80052b4:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	685a      	ldr	r2, [r3, #4]
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80052c4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	6859      	ldr	r1, [r3, #4]
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	689a      	ldr	r2, [r3, #8]
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	430a      	orrs	r2, r1
 80052d6:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	689a      	ldr	r2, [r3, #8]
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80052e6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	6899      	ldr	r1, [r3, #8]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	68da      	ldr	r2, [r3, #12]
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	430a      	orrs	r2, r1
 80052f8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052fe:	4a58      	ldr	r2, [pc, #352]	@ (8005460 <ADC_Init+0x1f4>)
 8005300:	4293      	cmp	r3, r2
 8005302:	d022      	beq.n	800534a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	689a      	ldr	r2, [r3, #8]
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005312:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	6899      	ldr	r1, [r3, #8]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	430a      	orrs	r2, r1
 8005324:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	689a      	ldr	r2, [r3, #8]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005334:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	6899      	ldr	r1, [r3, #8]
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	430a      	orrs	r2, r1
 8005346:	609a      	str	r2, [r3, #8]
 8005348:	e00f      	b.n	800536a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	689a      	ldr	r2, [r3, #8]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005358:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	689a      	ldr	r2, [r3, #8]
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005368:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	689a      	ldr	r2, [r3, #8]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f022 0202 	bic.w	r2, r2, #2
 8005378:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	6899      	ldr	r1, [r3, #8]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	7e1b      	ldrb	r3, [r3, #24]
 8005384:	005a      	lsls	r2, r3, #1
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	430a      	orrs	r2, r1
 800538c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d01b      	beq.n	80053d0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	685a      	ldr	r2, [r3, #4]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80053a6:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	685a      	ldr	r2, [r3, #4]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80053b6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	6859      	ldr	r1, [r3, #4]
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053c2:	3b01      	subs	r3, #1
 80053c4:	035a      	lsls	r2, r3, #13
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	430a      	orrs	r2, r1
 80053cc:	605a      	str	r2, [r3, #4]
 80053ce:	e007      	b.n	80053e0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	685a      	ldr	r2, [r3, #4]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80053de:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80053ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	69db      	ldr	r3, [r3, #28]
 80053fa:	3b01      	subs	r3, #1
 80053fc:	051a      	lsls	r2, r3, #20
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	430a      	orrs	r2, r1
 8005404:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	689a      	ldr	r2, [r3, #8]
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005414:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	6899      	ldr	r1, [r3, #8]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005422:	025a      	lsls	r2, r3, #9
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	430a      	orrs	r2, r1
 800542a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	689a      	ldr	r2, [r3, #8]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800543a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	6899      	ldr	r1, [r3, #8]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	695b      	ldr	r3, [r3, #20]
 8005446:	029a      	lsls	r2, r3, #10
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	430a      	orrs	r2, r1
 800544e:	609a      	str	r2, [r3, #8]
}
 8005450:	bf00      	nop
 8005452:	3714      	adds	r7, #20
 8005454:	46bd      	mov	sp, r7
 8005456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545a:	4770      	bx	lr
 800545c:	40012300 	.word	0x40012300
 8005460:	0f000001 	.word	0x0f000001

08005464 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005464:	b480      	push	{r7}
 8005466:	b085      	sub	sp, #20
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	f003 0307 	and.w	r3, r3, #7
 8005472:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005474:	4b0c      	ldr	r3, [pc, #48]	@ (80054a8 <__NVIC_SetPriorityGrouping+0x44>)
 8005476:	68db      	ldr	r3, [r3, #12]
 8005478:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800547a:	68ba      	ldr	r2, [r7, #8]
 800547c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005480:	4013      	ands	r3, r2
 8005482:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005488:	68bb      	ldr	r3, [r7, #8]
 800548a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800548c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005490:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005494:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005496:	4a04      	ldr	r2, [pc, #16]	@ (80054a8 <__NVIC_SetPriorityGrouping+0x44>)
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	60d3      	str	r3, [r2, #12]
}
 800549c:	bf00      	nop
 800549e:	3714      	adds	r7, #20
 80054a0:	46bd      	mov	sp, r7
 80054a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a6:	4770      	bx	lr
 80054a8:	e000ed00 	.word	0xe000ed00

080054ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80054ac:	b480      	push	{r7}
 80054ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80054b0:	4b04      	ldr	r3, [pc, #16]	@ (80054c4 <__NVIC_GetPriorityGrouping+0x18>)
 80054b2:	68db      	ldr	r3, [r3, #12]
 80054b4:	0a1b      	lsrs	r3, r3, #8
 80054b6:	f003 0307 	and.w	r3, r3, #7
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	46bd      	mov	sp, r7
 80054be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c2:	4770      	bx	lr
 80054c4:	e000ed00 	.word	0xe000ed00

080054c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b083      	sub	sp, #12
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	4603      	mov	r3, r0
 80054d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80054d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	db0b      	blt.n	80054f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80054da:	79fb      	ldrb	r3, [r7, #7]
 80054dc:	f003 021f 	and.w	r2, r3, #31
 80054e0:	4907      	ldr	r1, [pc, #28]	@ (8005500 <__NVIC_EnableIRQ+0x38>)
 80054e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054e6:	095b      	lsrs	r3, r3, #5
 80054e8:	2001      	movs	r0, #1
 80054ea:	fa00 f202 	lsl.w	r2, r0, r2
 80054ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80054f2:	bf00      	nop
 80054f4:	370c      	adds	r7, #12
 80054f6:	46bd      	mov	sp, r7
 80054f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fc:	4770      	bx	lr
 80054fe:	bf00      	nop
 8005500:	e000e100 	.word	0xe000e100

08005504 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005504:	b480      	push	{r7}
 8005506:	b083      	sub	sp, #12
 8005508:	af00      	add	r7, sp, #0
 800550a:	4603      	mov	r3, r0
 800550c:	6039      	str	r1, [r7, #0]
 800550e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005510:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005514:	2b00      	cmp	r3, #0
 8005516:	db0a      	blt.n	800552e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	b2da      	uxtb	r2, r3
 800551c:	490c      	ldr	r1, [pc, #48]	@ (8005550 <__NVIC_SetPriority+0x4c>)
 800551e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005522:	0112      	lsls	r2, r2, #4
 8005524:	b2d2      	uxtb	r2, r2
 8005526:	440b      	add	r3, r1
 8005528:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800552c:	e00a      	b.n	8005544 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	b2da      	uxtb	r2, r3
 8005532:	4908      	ldr	r1, [pc, #32]	@ (8005554 <__NVIC_SetPriority+0x50>)
 8005534:	79fb      	ldrb	r3, [r7, #7]
 8005536:	f003 030f 	and.w	r3, r3, #15
 800553a:	3b04      	subs	r3, #4
 800553c:	0112      	lsls	r2, r2, #4
 800553e:	b2d2      	uxtb	r2, r2
 8005540:	440b      	add	r3, r1
 8005542:	761a      	strb	r2, [r3, #24]
}
 8005544:	bf00      	nop
 8005546:	370c      	adds	r7, #12
 8005548:	46bd      	mov	sp, r7
 800554a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554e:	4770      	bx	lr
 8005550:	e000e100 	.word	0xe000e100
 8005554:	e000ed00 	.word	0xe000ed00

08005558 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005558:	b480      	push	{r7}
 800555a:	b089      	sub	sp, #36	@ 0x24
 800555c:	af00      	add	r7, sp, #0
 800555e:	60f8      	str	r0, [r7, #12]
 8005560:	60b9      	str	r1, [r7, #8]
 8005562:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	f003 0307 	and.w	r3, r3, #7
 800556a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800556c:	69fb      	ldr	r3, [r7, #28]
 800556e:	f1c3 0307 	rsb	r3, r3, #7
 8005572:	2b04      	cmp	r3, #4
 8005574:	bf28      	it	cs
 8005576:	2304      	movcs	r3, #4
 8005578:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800557a:	69fb      	ldr	r3, [r7, #28]
 800557c:	3304      	adds	r3, #4
 800557e:	2b06      	cmp	r3, #6
 8005580:	d902      	bls.n	8005588 <NVIC_EncodePriority+0x30>
 8005582:	69fb      	ldr	r3, [r7, #28]
 8005584:	3b03      	subs	r3, #3
 8005586:	e000      	b.n	800558a <NVIC_EncodePriority+0x32>
 8005588:	2300      	movs	r3, #0
 800558a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800558c:	f04f 32ff 	mov.w	r2, #4294967295
 8005590:	69bb      	ldr	r3, [r7, #24]
 8005592:	fa02 f303 	lsl.w	r3, r2, r3
 8005596:	43da      	mvns	r2, r3
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	401a      	ands	r2, r3
 800559c:	697b      	ldr	r3, [r7, #20]
 800559e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80055a0:	f04f 31ff 	mov.w	r1, #4294967295
 80055a4:	697b      	ldr	r3, [r7, #20]
 80055a6:	fa01 f303 	lsl.w	r3, r1, r3
 80055aa:	43d9      	mvns	r1, r3
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80055b0:	4313      	orrs	r3, r2
         );
}
 80055b2:	4618      	mov	r0, r3
 80055b4:	3724      	adds	r7, #36	@ 0x24
 80055b6:	46bd      	mov	sp, r7
 80055b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055bc:	4770      	bx	lr
	...

080055c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b082      	sub	sp, #8
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	3b01      	subs	r3, #1
 80055cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80055d0:	d301      	bcc.n	80055d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80055d2:	2301      	movs	r3, #1
 80055d4:	e00f      	b.n	80055f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80055d6:	4a0a      	ldr	r2, [pc, #40]	@ (8005600 <SysTick_Config+0x40>)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	3b01      	subs	r3, #1
 80055dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80055de:	210f      	movs	r1, #15
 80055e0:	f04f 30ff 	mov.w	r0, #4294967295
 80055e4:	f7ff ff8e 	bl	8005504 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80055e8:	4b05      	ldr	r3, [pc, #20]	@ (8005600 <SysTick_Config+0x40>)
 80055ea:	2200      	movs	r2, #0
 80055ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80055ee:	4b04      	ldr	r3, [pc, #16]	@ (8005600 <SysTick_Config+0x40>)
 80055f0:	2207      	movs	r2, #7
 80055f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80055f4:	2300      	movs	r3, #0
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	3708      	adds	r7, #8
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}
 80055fe:	bf00      	nop
 8005600:	e000e010 	.word	0xe000e010

08005604 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b082      	sub	sp, #8
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	f7ff ff29 	bl	8005464 <__NVIC_SetPriorityGrouping>
}
 8005612:	bf00      	nop
 8005614:	3708      	adds	r7, #8
 8005616:	46bd      	mov	sp, r7
 8005618:	bd80      	pop	{r7, pc}

0800561a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800561a:	b580      	push	{r7, lr}
 800561c:	b086      	sub	sp, #24
 800561e:	af00      	add	r7, sp, #0
 8005620:	4603      	mov	r3, r0
 8005622:	60b9      	str	r1, [r7, #8]
 8005624:	607a      	str	r2, [r7, #4]
 8005626:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005628:	2300      	movs	r3, #0
 800562a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800562c:	f7ff ff3e 	bl	80054ac <__NVIC_GetPriorityGrouping>
 8005630:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005632:	687a      	ldr	r2, [r7, #4]
 8005634:	68b9      	ldr	r1, [r7, #8]
 8005636:	6978      	ldr	r0, [r7, #20]
 8005638:	f7ff ff8e 	bl	8005558 <NVIC_EncodePriority>
 800563c:	4602      	mov	r2, r0
 800563e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005642:	4611      	mov	r1, r2
 8005644:	4618      	mov	r0, r3
 8005646:	f7ff ff5d 	bl	8005504 <__NVIC_SetPriority>
}
 800564a:	bf00      	nop
 800564c:	3718      	adds	r7, #24
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}

08005652 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005652:	b580      	push	{r7, lr}
 8005654:	b082      	sub	sp, #8
 8005656:	af00      	add	r7, sp, #0
 8005658:	4603      	mov	r3, r0
 800565a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800565c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005660:	4618      	mov	r0, r3
 8005662:	f7ff ff31 	bl	80054c8 <__NVIC_EnableIRQ>
}
 8005666:	bf00      	nop
 8005668:	3708      	adds	r7, #8
 800566a:	46bd      	mov	sp, r7
 800566c:	bd80      	pop	{r7, pc}

0800566e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800566e:	b580      	push	{r7, lr}
 8005670:	b082      	sub	sp, #8
 8005672:	af00      	add	r7, sp, #0
 8005674:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005676:	6878      	ldr	r0, [r7, #4]
 8005678:	f7ff ffa2 	bl	80055c0 <SysTick_Config>
 800567c:	4603      	mov	r3, r0
}
 800567e:	4618      	mov	r0, r3
 8005680:	3708      	adds	r7, #8
 8005682:	46bd      	mov	sp, r7
 8005684:	bd80      	pop	{r7, pc}
	...

08005688 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b086      	sub	sp, #24
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005690:	2300      	movs	r3, #0
 8005692:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005694:	f7ff fc68 	bl	8004f68 <HAL_GetTick>
 8005698:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d101      	bne.n	80056a4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80056a0:	2301      	movs	r3, #1
 80056a2:	e099      	b.n	80057d8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2202      	movs	r2, #2
 80056a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2200      	movs	r2, #0
 80056b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	681a      	ldr	r2, [r3, #0]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f022 0201 	bic.w	r2, r2, #1
 80056c2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80056c4:	e00f      	b.n	80056e6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80056c6:	f7ff fc4f 	bl	8004f68 <HAL_GetTick>
 80056ca:	4602      	mov	r2, r0
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	1ad3      	subs	r3, r2, r3
 80056d0:	2b05      	cmp	r3, #5
 80056d2:	d908      	bls.n	80056e6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2220      	movs	r2, #32
 80056d8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2203      	movs	r2, #3
 80056de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80056e2:	2303      	movs	r3, #3
 80056e4:	e078      	b.n	80057d8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f003 0301 	and.w	r3, r3, #1
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d1e8      	bne.n	80056c6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80056fc:	697a      	ldr	r2, [r7, #20]
 80056fe:	4b38      	ldr	r3, [pc, #224]	@ (80057e0 <HAL_DMA_Init+0x158>)
 8005700:	4013      	ands	r3, r2
 8005702:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	685a      	ldr	r2, [r3, #4]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	689b      	ldr	r3, [r3, #8]
 800570c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005712:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	691b      	ldr	r3, [r3, #16]
 8005718:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800571e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	699b      	ldr	r3, [r3, #24]
 8005724:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800572a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6a1b      	ldr	r3, [r3, #32]
 8005730:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005732:	697a      	ldr	r2, [r7, #20]
 8005734:	4313      	orrs	r3, r2
 8005736:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800573c:	2b04      	cmp	r3, #4
 800573e:	d107      	bne.n	8005750 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005748:	4313      	orrs	r3, r2
 800574a:	697a      	ldr	r2, [r7, #20]
 800574c:	4313      	orrs	r3, r2
 800574e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	697a      	ldr	r2, [r7, #20]
 8005756:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	695b      	ldr	r3, [r3, #20]
 800575e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005760:	697b      	ldr	r3, [r7, #20]
 8005762:	f023 0307 	bic.w	r3, r3, #7
 8005766:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800576c:	697a      	ldr	r2, [r7, #20]
 800576e:	4313      	orrs	r3, r2
 8005770:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005776:	2b04      	cmp	r3, #4
 8005778:	d117      	bne.n	80057aa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800577e:	697a      	ldr	r2, [r7, #20]
 8005780:	4313      	orrs	r3, r2
 8005782:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005788:	2b00      	cmp	r3, #0
 800578a:	d00e      	beq.n	80057aa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800578c:	6878      	ldr	r0, [r7, #4]
 800578e:	f000 fa0b 	bl	8005ba8 <DMA_CheckFifoParam>
 8005792:	4603      	mov	r3, r0
 8005794:	2b00      	cmp	r3, #0
 8005796:	d008      	beq.n	80057aa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2240      	movs	r2, #64	@ 0x40
 800579c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2201      	movs	r2, #1
 80057a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80057a6:	2301      	movs	r3, #1
 80057a8:	e016      	b.n	80057d8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	697a      	ldr	r2, [r7, #20]
 80057b0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f000 f9c2 	bl	8005b3c <DMA_CalcBaseAndBitshift>
 80057b8:	4603      	mov	r3, r0
 80057ba:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057c0:	223f      	movs	r2, #63	@ 0x3f
 80057c2:	409a      	lsls	r2, r3
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2200      	movs	r2, #0
 80057cc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2201      	movs	r2, #1
 80057d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80057d6:	2300      	movs	r3, #0
}
 80057d8:	4618      	mov	r0, r3
 80057da:	3718      	adds	r7, #24
 80057dc:	46bd      	mov	sp, r7
 80057de:	bd80      	pop	{r7, pc}
 80057e0:	f010803f 	.word	0xf010803f

080057e4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b083      	sub	sp, #12
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80057f2:	b2db      	uxtb	r3, r3
 80057f4:	2b02      	cmp	r3, #2
 80057f6:	d004      	beq.n	8005802 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2280      	movs	r2, #128	@ 0x80
 80057fc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80057fe:	2301      	movs	r3, #1
 8005800:	e00c      	b.n	800581c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2205      	movs	r2, #5
 8005806:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	681a      	ldr	r2, [r3, #0]
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f022 0201 	bic.w	r2, r2, #1
 8005818:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800581a:	2300      	movs	r3, #0
}
 800581c:	4618      	mov	r0, r3
 800581e:	370c      	adds	r7, #12
 8005820:	46bd      	mov	sp, r7
 8005822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005826:	4770      	bx	lr

08005828 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b086      	sub	sp, #24
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005830:	2300      	movs	r3, #0
 8005832:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005834:	4b8e      	ldr	r3, [pc, #568]	@ (8005a70 <HAL_DMA_IRQHandler+0x248>)
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4a8e      	ldr	r2, [pc, #568]	@ (8005a74 <HAL_DMA_IRQHandler+0x24c>)
 800583a:	fba2 2303 	umull	r2, r3, r2, r3
 800583e:	0a9b      	lsrs	r3, r3, #10
 8005840:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005846:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005848:	693b      	ldr	r3, [r7, #16]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005852:	2208      	movs	r2, #8
 8005854:	409a      	lsls	r2, r3
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	4013      	ands	r3, r2
 800585a:	2b00      	cmp	r3, #0
 800585c:	d01a      	beq.n	8005894 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f003 0304 	and.w	r3, r3, #4
 8005868:	2b00      	cmp	r3, #0
 800586a:	d013      	beq.n	8005894 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f022 0204 	bic.w	r2, r2, #4
 800587a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005880:	2208      	movs	r2, #8
 8005882:	409a      	lsls	r2, r3
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800588c:	f043 0201 	orr.w	r2, r3, #1
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005898:	2201      	movs	r2, #1
 800589a:	409a      	lsls	r2, r3
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	4013      	ands	r3, r2
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d012      	beq.n	80058ca <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	695b      	ldr	r3, [r3, #20]
 80058aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d00b      	beq.n	80058ca <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058b6:	2201      	movs	r2, #1
 80058b8:	409a      	lsls	r2, r3
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058c2:	f043 0202 	orr.w	r2, r3, #2
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058ce:	2204      	movs	r2, #4
 80058d0:	409a      	lsls	r2, r3
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	4013      	ands	r3, r2
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d012      	beq.n	8005900 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f003 0302 	and.w	r3, r3, #2
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d00b      	beq.n	8005900 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058ec:	2204      	movs	r2, #4
 80058ee:	409a      	lsls	r2, r3
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058f8:	f043 0204 	orr.w	r2, r3, #4
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005904:	2210      	movs	r2, #16
 8005906:	409a      	lsls	r2, r3
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	4013      	ands	r3, r2
 800590c:	2b00      	cmp	r3, #0
 800590e:	d043      	beq.n	8005998 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f003 0308 	and.w	r3, r3, #8
 800591a:	2b00      	cmp	r3, #0
 800591c:	d03c      	beq.n	8005998 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005922:	2210      	movs	r2, #16
 8005924:	409a      	lsls	r2, r3
 8005926:	693b      	ldr	r3, [r7, #16]
 8005928:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005934:	2b00      	cmp	r3, #0
 8005936:	d018      	beq.n	800596a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005942:	2b00      	cmp	r3, #0
 8005944:	d108      	bne.n	8005958 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800594a:	2b00      	cmp	r3, #0
 800594c:	d024      	beq.n	8005998 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	4798      	blx	r3
 8005956:	e01f      	b.n	8005998 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800595c:	2b00      	cmp	r3, #0
 800595e:	d01b      	beq.n	8005998 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005964:	6878      	ldr	r0, [r7, #4]
 8005966:	4798      	blx	r3
 8005968:	e016      	b.n	8005998 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005974:	2b00      	cmp	r3, #0
 8005976:	d107      	bne.n	8005988 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	681a      	ldr	r2, [r3, #0]
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f022 0208 	bic.w	r2, r2, #8
 8005986:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800598c:	2b00      	cmp	r3, #0
 800598e:	d003      	beq.n	8005998 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005994:	6878      	ldr	r0, [r7, #4]
 8005996:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800599c:	2220      	movs	r2, #32
 800599e:	409a      	lsls	r2, r3
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	4013      	ands	r3, r2
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	f000 808f 	beq.w	8005ac8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f003 0310 	and.w	r3, r3, #16
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	f000 8087 	beq.w	8005ac8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059be:	2220      	movs	r2, #32
 80059c0:	409a      	lsls	r2, r3
 80059c2:	693b      	ldr	r3, [r7, #16]
 80059c4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80059cc:	b2db      	uxtb	r3, r3
 80059ce:	2b05      	cmp	r3, #5
 80059d0:	d136      	bne.n	8005a40 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	681a      	ldr	r2, [r3, #0]
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f022 0216 	bic.w	r2, r2, #22
 80059e0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	695a      	ldr	r2, [r3, #20]
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80059f0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d103      	bne.n	8005a02 <HAL_DMA_IRQHandler+0x1da>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d007      	beq.n	8005a12 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	681a      	ldr	r2, [r3, #0]
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f022 0208 	bic.w	r2, r2, #8
 8005a10:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a16:	223f      	movs	r2, #63	@ 0x3f
 8005a18:	409a      	lsls	r2, r3
 8005a1a:	693b      	ldr	r3, [r7, #16]
 8005a1c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2201      	movs	r2, #1
 8005a22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2200      	movs	r2, #0
 8005a2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d07e      	beq.n	8005b34 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a3a:	6878      	ldr	r0, [r7, #4]
 8005a3c:	4798      	blx	r3
        }
        return;
 8005a3e:	e079      	b.n	8005b34 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d01d      	beq.n	8005a8a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d10d      	bne.n	8005a78 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d031      	beq.n	8005ac8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a68:	6878      	ldr	r0, [r7, #4]
 8005a6a:	4798      	blx	r3
 8005a6c:	e02c      	b.n	8005ac8 <HAL_DMA_IRQHandler+0x2a0>
 8005a6e:	bf00      	nop
 8005a70:	200000ac 	.word	0x200000ac
 8005a74:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d023      	beq.n	8005ac8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a84:	6878      	ldr	r0, [r7, #4]
 8005a86:	4798      	blx	r3
 8005a88:	e01e      	b.n	8005ac8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d10f      	bne.n	8005ab8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	681a      	ldr	r2, [r3, #0]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f022 0210 	bic.w	r2, r2, #16
 8005aa6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2201      	movs	r2, #1
 8005aac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d003      	beq.n	8005ac8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ac4:	6878      	ldr	r0, [r7, #4]
 8005ac6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d032      	beq.n	8005b36 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ad4:	f003 0301 	and.w	r3, r3, #1
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d022      	beq.n	8005b22 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2205      	movs	r2, #5
 8005ae0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	681a      	ldr	r2, [r3, #0]
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f022 0201 	bic.w	r2, r2, #1
 8005af2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	3301      	adds	r3, #1
 8005af8:	60bb      	str	r3, [r7, #8]
 8005afa:	697a      	ldr	r2, [r7, #20]
 8005afc:	429a      	cmp	r2, r3
 8005afe:	d307      	bcc.n	8005b10 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f003 0301 	and.w	r3, r3, #1
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d1f2      	bne.n	8005af4 <HAL_DMA_IRQHandler+0x2cc>
 8005b0e:	e000      	b.n	8005b12 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005b10:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2201      	movs	r2, #1
 8005b16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d005      	beq.n	8005b36 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b2e:	6878      	ldr	r0, [r7, #4]
 8005b30:	4798      	blx	r3
 8005b32:	e000      	b.n	8005b36 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005b34:	bf00      	nop
    }
  }
}
 8005b36:	3718      	adds	r7, #24
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bd80      	pop	{r7, pc}

08005b3c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b085      	sub	sp, #20
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	b2db      	uxtb	r3, r3
 8005b4a:	3b10      	subs	r3, #16
 8005b4c:	4a14      	ldr	r2, [pc, #80]	@ (8005ba0 <DMA_CalcBaseAndBitshift+0x64>)
 8005b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8005b52:	091b      	lsrs	r3, r3, #4
 8005b54:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005b56:	4a13      	ldr	r2, [pc, #76]	@ (8005ba4 <DMA_CalcBaseAndBitshift+0x68>)
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	4413      	add	r3, r2
 8005b5c:	781b      	ldrb	r3, [r3, #0]
 8005b5e:	461a      	mov	r2, r3
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	2b03      	cmp	r3, #3
 8005b68:	d909      	bls.n	8005b7e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005b72:	f023 0303 	bic.w	r3, r3, #3
 8005b76:	1d1a      	adds	r2, r3, #4
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	659a      	str	r2, [r3, #88]	@ 0x58
 8005b7c:	e007      	b.n	8005b8e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005b86:	f023 0303 	bic.w	r3, r3, #3
 8005b8a:	687a      	ldr	r2, [r7, #4]
 8005b8c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005b92:	4618      	mov	r0, r3
 8005b94:	3714      	adds	r7, #20
 8005b96:	46bd      	mov	sp, r7
 8005b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9c:	4770      	bx	lr
 8005b9e:	bf00      	nop
 8005ba0:	aaaaaaab 	.word	0xaaaaaaab
 8005ba4:	0800dfe8 	.word	0x0800dfe8

08005ba8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b085      	sub	sp, #20
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bb8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	699b      	ldr	r3, [r3, #24]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d11f      	bne.n	8005c02 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	2b03      	cmp	r3, #3
 8005bc6:	d856      	bhi.n	8005c76 <DMA_CheckFifoParam+0xce>
 8005bc8:	a201      	add	r2, pc, #4	@ (adr r2, 8005bd0 <DMA_CheckFifoParam+0x28>)
 8005bca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bce:	bf00      	nop
 8005bd0:	08005be1 	.word	0x08005be1
 8005bd4:	08005bf3 	.word	0x08005bf3
 8005bd8:	08005be1 	.word	0x08005be1
 8005bdc:	08005c77 	.word	0x08005c77
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005be4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d046      	beq.n	8005c7a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005bec:	2301      	movs	r3, #1
 8005bee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005bf0:	e043      	b.n	8005c7a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bf6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005bfa:	d140      	bne.n	8005c7e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c00:	e03d      	b.n	8005c7e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	699b      	ldr	r3, [r3, #24]
 8005c06:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c0a:	d121      	bne.n	8005c50 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	2b03      	cmp	r3, #3
 8005c10:	d837      	bhi.n	8005c82 <DMA_CheckFifoParam+0xda>
 8005c12:	a201      	add	r2, pc, #4	@ (adr r2, 8005c18 <DMA_CheckFifoParam+0x70>)
 8005c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c18:	08005c29 	.word	0x08005c29
 8005c1c:	08005c2f 	.word	0x08005c2f
 8005c20:	08005c29 	.word	0x08005c29
 8005c24:	08005c41 	.word	0x08005c41
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005c28:	2301      	movs	r3, #1
 8005c2a:	73fb      	strb	r3, [r7, #15]
      break;
 8005c2c:	e030      	b.n	8005c90 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c32:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d025      	beq.n	8005c86 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c3e:	e022      	b.n	8005c86 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c44:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005c48:	d11f      	bne.n	8005c8a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005c4e:	e01c      	b.n	8005c8a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005c50:	68bb      	ldr	r3, [r7, #8]
 8005c52:	2b02      	cmp	r3, #2
 8005c54:	d903      	bls.n	8005c5e <DMA_CheckFifoParam+0xb6>
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	2b03      	cmp	r3, #3
 8005c5a:	d003      	beq.n	8005c64 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005c5c:	e018      	b.n	8005c90 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	73fb      	strb	r3, [r7, #15]
      break;
 8005c62:	e015      	b.n	8005c90 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c68:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d00e      	beq.n	8005c8e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005c70:	2301      	movs	r3, #1
 8005c72:	73fb      	strb	r3, [r7, #15]
      break;
 8005c74:	e00b      	b.n	8005c8e <DMA_CheckFifoParam+0xe6>
      break;
 8005c76:	bf00      	nop
 8005c78:	e00a      	b.n	8005c90 <DMA_CheckFifoParam+0xe8>
      break;
 8005c7a:	bf00      	nop
 8005c7c:	e008      	b.n	8005c90 <DMA_CheckFifoParam+0xe8>
      break;
 8005c7e:	bf00      	nop
 8005c80:	e006      	b.n	8005c90 <DMA_CheckFifoParam+0xe8>
      break;
 8005c82:	bf00      	nop
 8005c84:	e004      	b.n	8005c90 <DMA_CheckFifoParam+0xe8>
      break;
 8005c86:	bf00      	nop
 8005c88:	e002      	b.n	8005c90 <DMA_CheckFifoParam+0xe8>
      break;   
 8005c8a:	bf00      	nop
 8005c8c:	e000      	b.n	8005c90 <DMA_CheckFifoParam+0xe8>
      break;
 8005c8e:	bf00      	nop
    }
  } 
  
  return status; 
 8005c90:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c92:	4618      	mov	r0, r3
 8005c94:	3714      	adds	r7, #20
 8005c96:	46bd      	mov	sp, r7
 8005c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9c:	4770      	bx	lr
 8005c9e:	bf00      	nop

08005ca0 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b086      	sub	sp, #24
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	60f8      	str	r0, [r7, #12]
 8005ca8:	60b9      	str	r1, [r7, #8]
 8005caa:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	75fb      	strb	r3, [r7, #23]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005cb2:	4b23      	ldr	r3, [pc, #140]	@ (8005d40 <HAL_FLASH_Program+0xa0>)
 8005cb4:	7e1b      	ldrb	r3, [r3, #24]
 8005cb6:	2b01      	cmp	r3, #1
 8005cb8:	d101      	bne.n	8005cbe <HAL_FLASH_Program+0x1e>
 8005cba:	2302      	movs	r3, #2
 8005cbc:	e03b      	b.n	8005d36 <HAL_FLASH_Program+0x96>
 8005cbe:	4b20      	ldr	r3, [pc, #128]	@ (8005d40 <HAL_FLASH_Program+0xa0>)
 8005cc0:	2201      	movs	r2, #1
 8005cc2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005cc4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005cc8:	f000 f87c 	bl	8005dc4 <FLASH_WaitForLastOperation>
 8005ccc:	4603      	mov	r3, r0
 8005cce:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8005cd0:	7dfb      	ldrb	r3, [r7, #23]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d12b      	bne.n	8005d2e <HAL_FLASH_Program+0x8e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d105      	bne.n	8005ce8 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8005cdc:	783b      	ldrb	r3, [r7, #0]
 8005cde:	4619      	mov	r1, r3
 8005ce0:	68b8      	ldr	r0, [r7, #8]
 8005ce2:	f000 f927 	bl	8005f34 <FLASH_Program_Byte>
 8005ce6:	e016      	b.n	8005d16 <HAL_FLASH_Program+0x76>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	2b01      	cmp	r3, #1
 8005cec:	d105      	bne.n	8005cfa <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8005cee:	883b      	ldrh	r3, [r7, #0]
 8005cf0:	4619      	mov	r1, r3
 8005cf2:	68b8      	ldr	r0, [r7, #8]
 8005cf4:	f000 f8fa 	bl	8005eec <FLASH_Program_HalfWord>
 8005cf8:	e00d      	b.n	8005d16 <HAL_FLASH_Program+0x76>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	2b02      	cmp	r3, #2
 8005cfe:	d105      	bne.n	8005d0c <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	4619      	mov	r1, r3
 8005d04:	68b8      	ldr	r0, [r7, #8]
 8005d06:	f000 f8cf 	bl	8005ea8 <FLASH_Program_Word>
 8005d0a:	e004      	b.n	8005d16 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8005d0c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005d10:	68b8      	ldr	r0, [r7, #8]
 8005d12:	f000 f897 	bl	8005e44 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005d16:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005d1a:	f000 f853 	bl	8005dc4 <FLASH_WaitForLastOperation>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8005d22:	4b08      	ldr	r3, [pc, #32]	@ (8005d44 <HAL_FLASH_Program+0xa4>)
 8005d24:	691b      	ldr	r3, [r3, #16]
 8005d26:	4a07      	ldr	r2, [pc, #28]	@ (8005d44 <HAL_FLASH_Program+0xa4>)
 8005d28:	f023 0301 	bic.w	r3, r3, #1
 8005d2c:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005d2e:	4b04      	ldr	r3, [pc, #16]	@ (8005d40 <HAL_FLASH_Program+0xa0>)
 8005d30:	2200      	movs	r2, #0
 8005d32:	761a      	strb	r2, [r3, #24]

  return status;
 8005d34:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d36:	4618      	mov	r0, r3
 8005d38:	3718      	adds	r7, #24
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	bd80      	pop	{r7, pc}
 8005d3e:	bf00      	nop
 8005d40:	20000cd0 	.word	0x20000cd0
 8005d44:	40023c00 	.word	0x40023c00

08005d48 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b083      	sub	sp, #12
 8005d4c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005d4e:	2300      	movs	r3, #0
 8005d50:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005d52:	4b0b      	ldr	r3, [pc, #44]	@ (8005d80 <HAL_FLASH_Unlock+0x38>)
 8005d54:	691b      	ldr	r3, [r3, #16]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	da0b      	bge.n	8005d72 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8005d5a:	4b09      	ldr	r3, [pc, #36]	@ (8005d80 <HAL_FLASH_Unlock+0x38>)
 8005d5c:	4a09      	ldr	r2, [pc, #36]	@ (8005d84 <HAL_FLASH_Unlock+0x3c>)
 8005d5e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8005d60:	4b07      	ldr	r3, [pc, #28]	@ (8005d80 <HAL_FLASH_Unlock+0x38>)
 8005d62:	4a09      	ldr	r2, [pc, #36]	@ (8005d88 <HAL_FLASH_Unlock+0x40>)
 8005d64:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005d66:	4b06      	ldr	r3, [pc, #24]	@ (8005d80 <HAL_FLASH_Unlock+0x38>)
 8005d68:	691b      	ldr	r3, [r3, #16]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	da01      	bge.n	8005d72 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8005d6e:	2301      	movs	r3, #1
 8005d70:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8005d72:	79fb      	ldrb	r3, [r7, #7]
}
 8005d74:	4618      	mov	r0, r3
 8005d76:	370c      	adds	r7, #12
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7e:	4770      	bx	lr
 8005d80:	40023c00 	.word	0x40023c00
 8005d84:	45670123 	.word	0x45670123
 8005d88:	cdef89ab 	.word	0xcdef89ab

08005d8c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8005d90:	4b05      	ldr	r3, [pc, #20]	@ (8005da8 <HAL_FLASH_Lock+0x1c>)
 8005d92:	691b      	ldr	r3, [r3, #16]
 8005d94:	4a04      	ldr	r2, [pc, #16]	@ (8005da8 <HAL_FLASH_Lock+0x1c>)
 8005d96:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005d9a:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8005d9c:	2300      	movs	r3, #0
}
 8005d9e:	4618      	mov	r0, r3
 8005da0:	46bd      	mov	sp, r7
 8005da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da6:	4770      	bx	lr
 8005da8:	40023c00 	.word	0x40023c00

08005dac <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_PGA: FLASH Programming Alignment error flag
  *            @arg HAL_FLASH_ERROR_WRP: FLASH Write protected error flag
  *            @arg HAL_FLASH_ERROR_OPERATION: FLASH operation Error flag
  */
uint32_t HAL_FLASH_GetError(void)
{
 8005dac:	b480      	push	{r7}
 8005dae:	af00      	add	r7, sp, #0
  return pFlash.ErrorCode;
 8005db0:	4b03      	ldr	r3, [pc, #12]	@ (8005dc0 <HAL_FLASH_GetError+0x14>)
 8005db2:	69db      	ldr	r3, [r3, #28]
}
 8005db4:	4618      	mov	r0, r3
 8005db6:	46bd      	mov	sp, r7
 8005db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbc:	4770      	bx	lr
 8005dbe:	bf00      	nop
 8005dc0:	20000cd0 	.word	0x20000cd0

08005dc4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b084      	sub	sp, #16
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005dcc:	2300      	movs	r3, #0
 8005dce:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005dd0:	4b1a      	ldr	r3, [pc, #104]	@ (8005e3c <FLASH_WaitForLastOperation+0x78>)
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8005dd6:	f7ff f8c7 	bl	8004f68 <HAL_GetTick>
 8005dda:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8005ddc:	e010      	b.n	8005e00 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005de4:	d00c      	beq.n	8005e00 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d007      	beq.n	8005dfc <FLASH_WaitForLastOperation+0x38>
 8005dec:	f7ff f8bc 	bl	8004f68 <HAL_GetTick>
 8005df0:	4602      	mov	r2, r0
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	1ad3      	subs	r3, r2, r3
 8005df6:	687a      	ldr	r2, [r7, #4]
 8005df8:	429a      	cmp	r2, r3
 8005dfa:	d201      	bcs.n	8005e00 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8005dfc:	2303      	movs	r3, #3
 8005dfe:	e019      	b.n	8005e34 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8005e00:	4b0f      	ldr	r3, [pc, #60]	@ (8005e40 <FLASH_WaitForLastOperation+0x7c>)
 8005e02:	68db      	ldr	r3, [r3, #12]
 8005e04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d1e8      	bne.n	8005dde <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8005e0c:	4b0c      	ldr	r3, [pc, #48]	@ (8005e40 <FLASH_WaitForLastOperation+0x7c>)
 8005e0e:	68db      	ldr	r3, [r3, #12]
 8005e10:	f003 0301 	and.w	r3, r3, #1
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d002      	beq.n	8005e1e <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8005e18:	4b09      	ldr	r3, [pc, #36]	@ (8005e40 <FLASH_WaitForLastOperation+0x7c>)
 8005e1a:	2201      	movs	r2, #1
 8005e1c:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8005e1e:	4b08      	ldr	r3, [pc, #32]	@ (8005e40 <FLASH_WaitForLastOperation+0x7c>)
 8005e20:	68db      	ldr	r3, [r3, #12]
 8005e22:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d003      	beq.n	8005e32 <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8005e2a:	f000 f8a5 	bl	8005f78 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8005e2e:	2301      	movs	r3, #1
 8005e30:	e000      	b.n	8005e34 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8005e32:	2300      	movs	r3, #0

}
 8005e34:	4618      	mov	r0, r3
 8005e36:	3710      	adds	r7, #16
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	bd80      	pop	{r7, pc}
 8005e3c:	20000cd0 	.word	0x20000cd0
 8005e40:	40023c00 	.word	0x40023c00

08005e44 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8005e44:	b480      	push	{r7}
 8005e46:	b085      	sub	sp, #20
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	60f8      	str	r0, [r7, #12]
 8005e4c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005e50:	4b14      	ldr	r3, [pc, #80]	@ (8005ea4 <FLASH_Program_DoubleWord+0x60>)
 8005e52:	691b      	ldr	r3, [r3, #16]
 8005e54:	4a13      	ldr	r2, [pc, #76]	@ (8005ea4 <FLASH_Program_DoubleWord+0x60>)
 8005e56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e5a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8005e5c:	4b11      	ldr	r3, [pc, #68]	@ (8005ea4 <FLASH_Program_DoubleWord+0x60>)
 8005e5e:	691b      	ldr	r3, [r3, #16]
 8005e60:	4a10      	ldr	r2, [pc, #64]	@ (8005ea4 <FLASH_Program_DoubleWord+0x60>)
 8005e62:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8005e66:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005e68:	4b0e      	ldr	r3, [pc, #56]	@ (8005ea4 <FLASH_Program_DoubleWord+0x60>)
 8005e6a:	691b      	ldr	r3, [r3, #16]
 8005e6c:	4a0d      	ldr	r2, [pc, #52]	@ (8005ea4 <FLASH_Program_DoubleWord+0x60>)
 8005e6e:	f043 0301 	orr.w	r3, r3, #1
 8005e72:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	683a      	ldr	r2, [r7, #0]
 8005e78:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8005e7a:	f3bf 8f6f 	isb	sy
}
 8005e7e:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8005e80:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005e84:	f04f 0200 	mov.w	r2, #0
 8005e88:	f04f 0300 	mov.w	r3, #0
 8005e8c:	000a      	movs	r2, r1
 8005e8e:	2300      	movs	r3, #0
 8005e90:	68f9      	ldr	r1, [r7, #12]
 8005e92:	3104      	adds	r1, #4
 8005e94:	4613      	mov	r3, r2
 8005e96:	600b      	str	r3, [r1, #0]
}
 8005e98:	bf00      	nop
 8005e9a:	3714      	adds	r7, #20
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea2:	4770      	bx	lr
 8005ea4:	40023c00 	.word	0x40023c00

08005ea8 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b083      	sub	sp, #12
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
 8005eb0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8005ee8 <FLASH_Program_Word+0x40>)
 8005eb4:	691b      	ldr	r3, [r3, #16]
 8005eb6:	4a0c      	ldr	r2, [pc, #48]	@ (8005ee8 <FLASH_Program_Word+0x40>)
 8005eb8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ebc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8005ebe:	4b0a      	ldr	r3, [pc, #40]	@ (8005ee8 <FLASH_Program_Word+0x40>)
 8005ec0:	691b      	ldr	r3, [r3, #16]
 8005ec2:	4a09      	ldr	r2, [pc, #36]	@ (8005ee8 <FLASH_Program_Word+0x40>)
 8005ec4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005ec8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005eca:	4b07      	ldr	r3, [pc, #28]	@ (8005ee8 <FLASH_Program_Word+0x40>)
 8005ecc:	691b      	ldr	r3, [r3, #16]
 8005ece:	4a06      	ldr	r2, [pc, #24]	@ (8005ee8 <FLASH_Program_Word+0x40>)
 8005ed0:	f043 0301 	orr.w	r3, r3, #1
 8005ed4:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	683a      	ldr	r2, [r7, #0]
 8005eda:	601a      	str	r2, [r3, #0]
}
 8005edc:	bf00      	nop
 8005ede:	370c      	adds	r7, #12
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee6:	4770      	bx	lr
 8005ee8:	40023c00 	.word	0x40023c00

08005eec <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8005eec:	b480      	push	{r7}
 8005eee:	b083      	sub	sp, #12
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
 8005ef4:	460b      	mov	r3, r1
 8005ef6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005ef8:	4b0d      	ldr	r3, [pc, #52]	@ (8005f30 <FLASH_Program_HalfWord+0x44>)
 8005efa:	691b      	ldr	r3, [r3, #16]
 8005efc:	4a0c      	ldr	r2, [pc, #48]	@ (8005f30 <FLASH_Program_HalfWord+0x44>)
 8005efe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f02:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8005f04:	4b0a      	ldr	r3, [pc, #40]	@ (8005f30 <FLASH_Program_HalfWord+0x44>)
 8005f06:	691b      	ldr	r3, [r3, #16]
 8005f08:	4a09      	ldr	r2, [pc, #36]	@ (8005f30 <FLASH_Program_HalfWord+0x44>)
 8005f0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f0e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005f10:	4b07      	ldr	r3, [pc, #28]	@ (8005f30 <FLASH_Program_HalfWord+0x44>)
 8005f12:	691b      	ldr	r3, [r3, #16]
 8005f14:	4a06      	ldr	r2, [pc, #24]	@ (8005f30 <FLASH_Program_HalfWord+0x44>)
 8005f16:	f043 0301 	orr.w	r3, r3, #1
 8005f1a:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	887a      	ldrh	r2, [r7, #2]
 8005f20:	801a      	strh	r2, [r3, #0]
}
 8005f22:	bf00      	nop
 8005f24:	370c      	adds	r7, #12
 8005f26:	46bd      	mov	sp, r7
 8005f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2c:	4770      	bx	lr
 8005f2e:	bf00      	nop
 8005f30:	40023c00 	.word	0x40023c00

08005f34 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8005f34:	b480      	push	{r7}
 8005f36:	b083      	sub	sp, #12
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
 8005f3c:	460b      	mov	r3, r1
 8005f3e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005f40:	4b0c      	ldr	r3, [pc, #48]	@ (8005f74 <FLASH_Program_Byte+0x40>)
 8005f42:	691b      	ldr	r3, [r3, #16]
 8005f44:	4a0b      	ldr	r2, [pc, #44]	@ (8005f74 <FLASH_Program_Byte+0x40>)
 8005f46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f4a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8005f4c:	4b09      	ldr	r3, [pc, #36]	@ (8005f74 <FLASH_Program_Byte+0x40>)
 8005f4e:	4a09      	ldr	r2, [pc, #36]	@ (8005f74 <FLASH_Program_Byte+0x40>)
 8005f50:	691b      	ldr	r3, [r3, #16]
 8005f52:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005f54:	4b07      	ldr	r3, [pc, #28]	@ (8005f74 <FLASH_Program_Byte+0x40>)
 8005f56:	691b      	ldr	r3, [r3, #16]
 8005f58:	4a06      	ldr	r2, [pc, #24]	@ (8005f74 <FLASH_Program_Byte+0x40>)
 8005f5a:	f043 0301 	orr.w	r3, r3, #1
 8005f5e:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	78fa      	ldrb	r2, [r7, #3]
 8005f64:	701a      	strb	r2, [r3, #0]
}
 8005f66:	bf00      	nop
 8005f68:	370c      	adds	r7, #12
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f70:	4770      	bx	lr
 8005f72:	bf00      	nop
 8005f74:	40023c00 	.word	0x40023c00

08005f78 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8005f78:	b480      	push	{r7}
 8005f7a:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8005f7c:	4b2f      	ldr	r3, [pc, #188]	@ (800603c <FLASH_SetErrorCode+0xc4>)
 8005f7e:	68db      	ldr	r3, [r3, #12]
 8005f80:	f003 0310 	and.w	r3, r3, #16
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d008      	beq.n	8005f9a <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8005f88:	4b2d      	ldr	r3, [pc, #180]	@ (8006040 <FLASH_SetErrorCode+0xc8>)
 8005f8a:	69db      	ldr	r3, [r3, #28]
 8005f8c:	f043 0310 	orr.w	r3, r3, #16
 8005f90:	4a2b      	ldr	r2, [pc, #172]	@ (8006040 <FLASH_SetErrorCode+0xc8>)
 8005f92:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8005f94:	4b29      	ldr	r3, [pc, #164]	@ (800603c <FLASH_SetErrorCode+0xc4>)
 8005f96:	2210      	movs	r2, #16
 8005f98:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8005f9a:	4b28      	ldr	r3, [pc, #160]	@ (800603c <FLASH_SetErrorCode+0xc4>)
 8005f9c:	68db      	ldr	r3, [r3, #12]
 8005f9e:	f003 0320 	and.w	r3, r3, #32
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d008      	beq.n	8005fb8 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8005fa6:	4b26      	ldr	r3, [pc, #152]	@ (8006040 <FLASH_SetErrorCode+0xc8>)
 8005fa8:	69db      	ldr	r3, [r3, #28]
 8005faa:	f043 0308 	orr.w	r3, r3, #8
 8005fae:	4a24      	ldr	r2, [pc, #144]	@ (8006040 <FLASH_SetErrorCode+0xc8>)
 8005fb0:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8005fb2:	4b22      	ldr	r3, [pc, #136]	@ (800603c <FLASH_SetErrorCode+0xc4>)
 8005fb4:	2220      	movs	r2, #32
 8005fb6:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8005fb8:	4b20      	ldr	r3, [pc, #128]	@ (800603c <FLASH_SetErrorCode+0xc4>)
 8005fba:	68db      	ldr	r3, [r3, #12]
 8005fbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d008      	beq.n	8005fd6 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8005fc4:	4b1e      	ldr	r3, [pc, #120]	@ (8006040 <FLASH_SetErrorCode+0xc8>)
 8005fc6:	69db      	ldr	r3, [r3, #28]
 8005fc8:	f043 0304 	orr.w	r3, r3, #4
 8005fcc:	4a1c      	ldr	r2, [pc, #112]	@ (8006040 <FLASH_SetErrorCode+0xc8>)
 8005fce:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8005fd0:	4b1a      	ldr	r3, [pc, #104]	@ (800603c <FLASH_SetErrorCode+0xc4>)
 8005fd2:	2240      	movs	r2, #64	@ 0x40
 8005fd4:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8005fd6:	4b19      	ldr	r3, [pc, #100]	@ (800603c <FLASH_SetErrorCode+0xc4>)
 8005fd8:	68db      	ldr	r3, [r3, #12]
 8005fda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d008      	beq.n	8005ff4 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8005fe2:	4b17      	ldr	r3, [pc, #92]	@ (8006040 <FLASH_SetErrorCode+0xc8>)
 8005fe4:	69db      	ldr	r3, [r3, #28]
 8005fe6:	f043 0302 	orr.w	r3, r3, #2
 8005fea:	4a15      	ldr	r2, [pc, #84]	@ (8006040 <FLASH_SetErrorCode+0xc8>)
 8005fec:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8005fee:	4b13      	ldr	r3, [pc, #76]	@ (800603c <FLASH_SetErrorCode+0xc4>)
 8005ff0:	2280      	movs	r2, #128	@ 0x80
 8005ff2:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8005ff4:	4b11      	ldr	r3, [pc, #68]	@ (800603c <FLASH_SetErrorCode+0xc4>)
 8005ff6:	68db      	ldr	r3, [r3, #12]
 8005ff8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d009      	beq.n	8006014 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8006000:	4b0f      	ldr	r3, [pc, #60]	@ (8006040 <FLASH_SetErrorCode+0xc8>)
 8006002:	69db      	ldr	r3, [r3, #28]
 8006004:	f043 0301 	orr.w	r3, r3, #1
 8006008:	4a0d      	ldr	r2, [pc, #52]	@ (8006040 <FLASH_SetErrorCode+0xc8>)
 800600a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 800600c:	4b0b      	ldr	r3, [pc, #44]	@ (800603c <FLASH_SetErrorCode+0xc4>)
 800600e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006012:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8006014:	4b09      	ldr	r3, [pc, #36]	@ (800603c <FLASH_SetErrorCode+0xc4>)
 8006016:	68db      	ldr	r3, [r3, #12]
 8006018:	f003 0302 	and.w	r3, r3, #2
 800601c:	2b00      	cmp	r3, #0
 800601e:	d008      	beq.n	8006032 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8006020:	4b07      	ldr	r3, [pc, #28]	@ (8006040 <FLASH_SetErrorCode+0xc8>)
 8006022:	69db      	ldr	r3, [r3, #28]
 8006024:	f043 0320 	orr.w	r3, r3, #32
 8006028:	4a05      	ldr	r2, [pc, #20]	@ (8006040 <FLASH_SetErrorCode+0xc8>)
 800602a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800602c:	4b03      	ldr	r3, [pc, #12]	@ (800603c <FLASH_SetErrorCode+0xc4>)
 800602e:	2202      	movs	r2, #2
 8006030:	60da      	str	r2, [r3, #12]
  }
}
 8006032:	bf00      	nop
 8006034:	46bd      	mov	sp, r7
 8006036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603a:	4770      	bx	lr
 800603c:	40023c00 	.word	0x40023c00
 8006040:	20000cd0 	.word	0x20000cd0

08006044 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b084      	sub	sp, #16
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
 800604c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800604e:	2301      	movs	r3, #1
 8006050:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8006052:	2300      	movs	r3, #0
 8006054:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8006056:	4b31      	ldr	r3, [pc, #196]	@ (800611c <HAL_FLASHEx_Erase+0xd8>)
 8006058:	7e1b      	ldrb	r3, [r3, #24]
 800605a:	2b01      	cmp	r3, #1
 800605c:	d101      	bne.n	8006062 <HAL_FLASHEx_Erase+0x1e>
 800605e:	2302      	movs	r3, #2
 8006060:	e058      	b.n	8006114 <HAL_FLASHEx_Erase+0xd0>
 8006062:	4b2e      	ldr	r3, [pc, #184]	@ (800611c <HAL_FLASHEx_Erase+0xd8>)
 8006064:	2201      	movs	r2, #1
 8006066:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006068:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800606c:	f7ff feaa 	bl	8005dc4 <FLASH_WaitForLastOperation>
 8006070:	4603      	mov	r3, r0
 8006072:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8006074:	7bfb      	ldrb	r3, [r7, #15]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d148      	bne.n	800610c <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	f04f 32ff 	mov.w	r2, #4294967295
 8006080:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	2b01      	cmp	r3, #1
 8006088:	d115      	bne.n	80060b6 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	691b      	ldr	r3, [r3, #16]
 800608e:	b2da      	uxtb	r2, r3
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	4619      	mov	r1, r3
 8006096:	4610      	mov	r0, r2
 8006098:	f000 f844 	bl	8006124 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800609c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80060a0:	f7ff fe90 	bl	8005dc4 <FLASH_WaitForLastOperation>
 80060a4:	4603      	mov	r3, r0
 80060a6:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80060a8:	4b1d      	ldr	r3, [pc, #116]	@ (8006120 <HAL_FLASHEx_Erase+0xdc>)
 80060aa:	691b      	ldr	r3, [r3, #16]
 80060ac:	4a1c      	ldr	r2, [pc, #112]	@ (8006120 <HAL_FLASHEx_Erase+0xdc>)
 80060ae:	f023 0304 	bic.w	r3, r3, #4
 80060b2:	6113      	str	r3, [r2, #16]
 80060b4:	e028      	b.n	8006108 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	689b      	ldr	r3, [r3, #8]
 80060ba:	60bb      	str	r3, [r7, #8]
 80060bc:	e01c      	b.n	80060f8 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	691b      	ldr	r3, [r3, #16]
 80060c2:	b2db      	uxtb	r3, r3
 80060c4:	4619      	mov	r1, r3
 80060c6:	68b8      	ldr	r0, [r7, #8]
 80060c8:	f000 f850 	bl	800616c <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80060cc:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80060d0:	f7ff fe78 	bl	8005dc4 <FLASH_WaitForLastOperation>
 80060d4:	4603      	mov	r3, r0
 80060d6:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80060d8:	4b11      	ldr	r3, [pc, #68]	@ (8006120 <HAL_FLASHEx_Erase+0xdc>)
 80060da:	691b      	ldr	r3, [r3, #16]
 80060dc:	4a10      	ldr	r2, [pc, #64]	@ (8006120 <HAL_FLASHEx_Erase+0xdc>)
 80060de:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 80060e2:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 80060e4:	7bfb      	ldrb	r3, [r7, #15]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d003      	beq.n	80060f2 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	68ba      	ldr	r2, [r7, #8]
 80060ee:	601a      	str	r2, [r3, #0]
          break;
 80060f0:	e00a      	b.n	8006108 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80060f2:	68bb      	ldr	r3, [r7, #8]
 80060f4:	3301      	adds	r3, #1
 80060f6:	60bb      	str	r3, [r7, #8]
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	68da      	ldr	r2, [r3, #12]
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	689b      	ldr	r3, [r3, #8]
 8006100:	4413      	add	r3, r2
 8006102:	68ba      	ldr	r2, [r7, #8]
 8006104:	429a      	cmp	r2, r3
 8006106:	d3da      	bcc.n	80060be <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8006108:	f000 f878 	bl	80061fc <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800610c:	4b03      	ldr	r3, [pc, #12]	@ (800611c <HAL_FLASHEx_Erase+0xd8>)
 800610e:	2200      	movs	r2, #0
 8006110:	761a      	strb	r2, [r3, #24]

  return status;
 8006112:	7bfb      	ldrb	r3, [r7, #15]
}
 8006114:	4618      	mov	r0, r3
 8006116:	3710      	adds	r7, #16
 8006118:	46bd      	mov	sp, r7
 800611a:	bd80      	pop	{r7, pc}
 800611c:	20000cd0 	.word	0x20000cd0
 8006120:	40023c00 	.word	0x40023c00

08006124 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8006124:	b480      	push	{r7}
 8006126:	b083      	sub	sp, #12
 8006128:	af00      	add	r7, sp, #0
 800612a:	4603      	mov	r3, r0
 800612c:	6039      	str	r1, [r7, #0]
 800612e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006130:	4b0d      	ldr	r3, [pc, #52]	@ (8006168 <FLASH_MassErase+0x44>)
 8006132:	691b      	ldr	r3, [r3, #16]
 8006134:	4a0c      	ldr	r2, [pc, #48]	@ (8006168 <FLASH_MassErase+0x44>)
 8006136:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800613a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 800613c:	4b0a      	ldr	r3, [pc, #40]	@ (8006168 <FLASH_MassErase+0x44>)
 800613e:	691b      	ldr	r3, [r3, #16]
 8006140:	4a09      	ldr	r2, [pc, #36]	@ (8006168 <FLASH_MassErase+0x44>)
 8006142:	f043 0304 	orr.w	r3, r3, #4
 8006146:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8006148:	4b07      	ldr	r3, [pc, #28]	@ (8006168 <FLASH_MassErase+0x44>)
 800614a:	691a      	ldr	r2, [r3, #16]
 800614c:	79fb      	ldrb	r3, [r7, #7]
 800614e:	021b      	lsls	r3, r3, #8
 8006150:	4313      	orrs	r3, r2
 8006152:	4a05      	ldr	r2, [pc, #20]	@ (8006168 <FLASH_MassErase+0x44>)
 8006154:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006158:	6113      	str	r3, [r2, #16]
}
 800615a:	bf00      	nop
 800615c:	370c      	adds	r7, #12
 800615e:	46bd      	mov	sp, r7
 8006160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006164:	4770      	bx	lr
 8006166:	bf00      	nop
 8006168:	40023c00 	.word	0x40023c00

0800616c <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 800616c:	b480      	push	{r7}
 800616e:	b085      	sub	sp, #20
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
 8006174:	460b      	mov	r3, r1
 8006176:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8006178:	2300      	movs	r3, #0
 800617a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800617c:	78fb      	ldrb	r3, [r7, #3]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d102      	bne.n	8006188 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8006182:	2300      	movs	r3, #0
 8006184:	60fb      	str	r3, [r7, #12]
 8006186:	e010      	b.n	80061aa <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8006188:	78fb      	ldrb	r3, [r7, #3]
 800618a:	2b01      	cmp	r3, #1
 800618c:	d103      	bne.n	8006196 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800618e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006192:	60fb      	str	r3, [r7, #12]
 8006194:	e009      	b.n	80061aa <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8006196:	78fb      	ldrb	r3, [r7, #3]
 8006198:	2b02      	cmp	r3, #2
 800619a:	d103      	bne.n	80061a4 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 800619c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80061a0:	60fb      	str	r3, [r7, #12]
 80061a2:	e002      	b.n	80061aa <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80061a4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80061a8:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80061aa:	4b13      	ldr	r3, [pc, #76]	@ (80061f8 <FLASH_Erase_Sector+0x8c>)
 80061ac:	691b      	ldr	r3, [r3, #16]
 80061ae:	4a12      	ldr	r2, [pc, #72]	@ (80061f8 <FLASH_Erase_Sector+0x8c>)
 80061b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80061b4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80061b6:	4b10      	ldr	r3, [pc, #64]	@ (80061f8 <FLASH_Erase_Sector+0x8c>)
 80061b8:	691a      	ldr	r2, [r3, #16]
 80061ba:	490f      	ldr	r1, [pc, #60]	@ (80061f8 <FLASH_Erase_Sector+0x8c>)
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	4313      	orrs	r3, r2
 80061c0:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80061c2:	4b0d      	ldr	r3, [pc, #52]	@ (80061f8 <FLASH_Erase_Sector+0x8c>)
 80061c4:	691b      	ldr	r3, [r3, #16]
 80061c6:	4a0c      	ldr	r2, [pc, #48]	@ (80061f8 <FLASH_Erase_Sector+0x8c>)
 80061c8:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80061cc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80061ce:	4b0a      	ldr	r3, [pc, #40]	@ (80061f8 <FLASH_Erase_Sector+0x8c>)
 80061d0:	691a      	ldr	r2, [r3, #16]
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	00db      	lsls	r3, r3, #3
 80061d6:	4313      	orrs	r3, r2
 80061d8:	4a07      	ldr	r2, [pc, #28]	@ (80061f8 <FLASH_Erase_Sector+0x8c>)
 80061da:	f043 0302 	orr.w	r3, r3, #2
 80061de:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80061e0:	4b05      	ldr	r3, [pc, #20]	@ (80061f8 <FLASH_Erase_Sector+0x8c>)
 80061e2:	691b      	ldr	r3, [r3, #16]
 80061e4:	4a04      	ldr	r2, [pc, #16]	@ (80061f8 <FLASH_Erase_Sector+0x8c>)
 80061e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80061ea:	6113      	str	r3, [r2, #16]
}
 80061ec:	bf00      	nop
 80061ee:	3714      	adds	r7, #20
 80061f0:	46bd      	mov	sp, r7
 80061f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f6:	4770      	bx	lr
 80061f8:	40023c00 	.word	0x40023c00

080061fc <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80061fc:	b480      	push	{r7}
 80061fe:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8006200:	4b20      	ldr	r3, [pc, #128]	@ (8006284 <FLASH_FlushCaches+0x88>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006208:	2b00      	cmp	r3, #0
 800620a:	d017      	beq.n	800623c <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800620c:	4b1d      	ldr	r3, [pc, #116]	@ (8006284 <FLASH_FlushCaches+0x88>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4a1c      	ldr	r2, [pc, #112]	@ (8006284 <FLASH_FlushCaches+0x88>)
 8006212:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006216:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8006218:	4b1a      	ldr	r3, [pc, #104]	@ (8006284 <FLASH_FlushCaches+0x88>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a19      	ldr	r2, [pc, #100]	@ (8006284 <FLASH_FlushCaches+0x88>)
 800621e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006222:	6013      	str	r3, [r2, #0]
 8006224:	4b17      	ldr	r3, [pc, #92]	@ (8006284 <FLASH_FlushCaches+0x88>)
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4a16      	ldr	r2, [pc, #88]	@ (8006284 <FLASH_FlushCaches+0x88>)
 800622a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800622e:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006230:	4b14      	ldr	r3, [pc, #80]	@ (8006284 <FLASH_FlushCaches+0x88>)
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4a13      	ldr	r2, [pc, #76]	@ (8006284 <FLASH_FlushCaches+0x88>)
 8006236:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800623a:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 800623c:	4b11      	ldr	r3, [pc, #68]	@ (8006284 <FLASH_FlushCaches+0x88>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006244:	2b00      	cmp	r3, #0
 8006246:	d017      	beq.n	8006278 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8006248:	4b0e      	ldr	r3, [pc, #56]	@ (8006284 <FLASH_FlushCaches+0x88>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	4a0d      	ldr	r2, [pc, #52]	@ (8006284 <FLASH_FlushCaches+0x88>)
 800624e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006252:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8006254:	4b0b      	ldr	r3, [pc, #44]	@ (8006284 <FLASH_FlushCaches+0x88>)
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	4a0a      	ldr	r2, [pc, #40]	@ (8006284 <FLASH_FlushCaches+0x88>)
 800625a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800625e:	6013      	str	r3, [r2, #0]
 8006260:	4b08      	ldr	r3, [pc, #32]	@ (8006284 <FLASH_FlushCaches+0x88>)
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4a07      	ldr	r2, [pc, #28]	@ (8006284 <FLASH_FlushCaches+0x88>)
 8006266:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800626a:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800626c:	4b05      	ldr	r3, [pc, #20]	@ (8006284 <FLASH_FlushCaches+0x88>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	4a04      	ldr	r2, [pc, #16]	@ (8006284 <FLASH_FlushCaches+0x88>)
 8006272:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006276:	6013      	str	r3, [r2, #0]
  }
}
 8006278:	bf00      	nop
 800627a:	46bd      	mov	sp, r7
 800627c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006280:	4770      	bx	lr
 8006282:	bf00      	nop
 8006284:	40023c00 	.word	0x40023c00

08006288 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006288:	b480      	push	{r7}
 800628a:	b089      	sub	sp, #36	@ 0x24
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
 8006290:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006292:	2300      	movs	r3, #0
 8006294:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006296:	2300      	movs	r3, #0
 8006298:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800629a:	2300      	movs	r3, #0
 800629c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800629e:	2300      	movs	r3, #0
 80062a0:	61fb      	str	r3, [r7, #28]
 80062a2:	e159      	b.n	8006558 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80062a4:	2201      	movs	r2, #1
 80062a6:	69fb      	ldr	r3, [r7, #28]
 80062a8:	fa02 f303 	lsl.w	r3, r2, r3
 80062ac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	697a      	ldr	r2, [r7, #20]
 80062b4:	4013      	ands	r3, r2
 80062b6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80062b8:	693a      	ldr	r2, [r7, #16]
 80062ba:	697b      	ldr	r3, [r7, #20]
 80062bc:	429a      	cmp	r2, r3
 80062be:	f040 8148 	bne.w	8006552 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	685b      	ldr	r3, [r3, #4]
 80062c6:	f003 0303 	and.w	r3, r3, #3
 80062ca:	2b01      	cmp	r3, #1
 80062cc:	d005      	beq.n	80062da <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	685b      	ldr	r3, [r3, #4]
 80062d2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80062d6:	2b02      	cmp	r3, #2
 80062d8:	d130      	bne.n	800633c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	689b      	ldr	r3, [r3, #8]
 80062de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80062e0:	69fb      	ldr	r3, [r7, #28]
 80062e2:	005b      	lsls	r3, r3, #1
 80062e4:	2203      	movs	r2, #3
 80062e6:	fa02 f303 	lsl.w	r3, r2, r3
 80062ea:	43db      	mvns	r3, r3
 80062ec:	69ba      	ldr	r2, [r7, #24]
 80062ee:	4013      	ands	r3, r2
 80062f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	68da      	ldr	r2, [r3, #12]
 80062f6:	69fb      	ldr	r3, [r7, #28]
 80062f8:	005b      	lsls	r3, r3, #1
 80062fa:	fa02 f303 	lsl.w	r3, r2, r3
 80062fe:	69ba      	ldr	r2, [r7, #24]
 8006300:	4313      	orrs	r3, r2
 8006302:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	69ba      	ldr	r2, [r7, #24]
 8006308:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006310:	2201      	movs	r2, #1
 8006312:	69fb      	ldr	r3, [r7, #28]
 8006314:	fa02 f303 	lsl.w	r3, r2, r3
 8006318:	43db      	mvns	r3, r3
 800631a:	69ba      	ldr	r2, [r7, #24]
 800631c:	4013      	ands	r3, r2
 800631e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	685b      	ldr	r3, [r3, #4]
 8006324:	091b      	lsrs	r3, r3, #4
 8006326:	f003 0201 	and.w	r2, r3, #1
 800632a:	69fb      	ldr	r3, [r7, #28]
 800632c:	fa02 f303 	lsl.w	r3, r2, r3
 8006330:	69ba      	ldr	r2, [r7, #24]
 8006332:	4313      	orrs	r3, r2
 8006334:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	69ba      	ldr	r2, [r7, #24]
 800633a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	685b      	ldr	r3, [r3, #4]
 8006340:	f003 0303 	and.w	r3, r3, #3
 8006344:	2b03      	cmp	r3, #3
 8006346:	d017      	beq.n	8006378 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	68db      	ldr	r3, [r3, #12]
 800634c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800634e:	69fb      	ldr	r3, [r7, #28]
 8006350:	005b      	lsls	r3, r3, #1
 8006352:	2203      	movs	r2, #3
 8006354:	fa02 f303 	lsl.w	r3, r2, r3
 8006358:	43db      	mvns	r3, r3
 800635a:	69ba      	ldr	r2, [r7, #24]
 800635c:	4013      	ands	r3, r2
 800635e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	689a      	ldr	r2, [r3, #8]
 8006364:	69fb      	ldr	r3, [r7, #28]
 8006366:	005b      	lsls	r3, r3, #1
 8006368:	fa02 f303 	lsl.w	r3, r2, r3
 800636c:	69ba      	ldr	r2, [r7, #24]
 800636e:	4313      	orrs	r3, r2
 8006370:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	69ba      	ldr	r2, [r7, #24]
 8006376:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	685b      	ldr	r3, [r3, #4]
 800637c:	f003 0303 	and.w	r3, r3, #3
 8006380:	2b02      	cmp	r3, #2
 8006382:	d123      	bne.n	80063cc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006384:	69fb      	ldr	r3, [r7, #28]
 8006386:	08da      	lsrs	r2, r3, #3
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	3208      	adds	r2, #8
 800638c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006390:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006392:	69fb      	ldr	r3, [r7, #28]
 8006394:	f003 0307 	and.w	r3, r3, #7
 8006398:	009b      	lsls	r3, r3, #2
 800639a:	220f      	movs	r2, #15
 800639c:	fa02 f303 	lsl.w	r3, r2, r3
 80063a0:	43db      	mvns	r3, r3
 80063a2:	69ba      	ldr	r2, [r7, #24]
 80063a4:	4013      	ands	r3, r2
 80063a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	691a      	ldr	r2, [r3, #16]
 80063ac:	69fb      	ldr	r3, [r7, #28]
 80063ae:	f003 0307 	and.w	r3, r3, #7
 80063b2:	009b      	lsls	r3, r3, #2
 80063b4:	fa02 f303 	lsl.w	r3, r2, r3
 80063b8:	69ba      	ldr	r2, [r7, #24]
 80063ba:	4313      	orrs	r3, r2
 80063bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80063be:	69fb      	ldr	r3, [r7, #28]
 80063c0:	08da      	lsrs	r2, r3, #3
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	3208      	adds	r2, #8
 80063c6:	69b9      	ldr	r1, [r7, #24]
 80063c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80063d2:	69fb      	ldr	r3, [r7, #28]
 80063d4:	005b      	lsls	r3, r3, #1
 80063d6:	2203      	movs	r2, #3
 80063d8:	fa02 f303 	lsl.w	r3, r2, r3
 80063dc:	43db      	mvns	r3, r3
 80063de:	69ba      	ldr	r2, [r7, #24]
 80063e0:	4013      	ands	r3, r2
 80063e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	685b      	ldr	r3, [r3, #4]
 80063e8:	f003 0203 	and.w	r2, r3, #3
 80063ec:	69fb      	ldr	r3, [r7, #28]
 80063ee:	005b      	lsls	r3, r3, #1
 80063f0:	fa02 f303 	lsl.w	r3, r2, r3
 80063f4:	69ba      	ldr	r2, [r7, #24]
 80063f6:	4313      	orrs	r3, r2
 80063f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	69ba      	ldr	r2, [r7, #24]
 80063fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006408:	2b00      	cmp	r3, #0
 800640a:	f000 80a2 	beq.w	8006552 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800640e:	2300      	movs	r3, #0
 8006410:	60fb      	str	r3, [r7, #12]
 8006412:	4b57      	ldr	r3, [pc, #348]	@ (8006570 <HAL_GPIO_Init+0x2e8>)
 8006414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006416:	4a56      	ldr	r2, [pc, #344]	@ (8006570 <HAL_GPIO_Init+0x2e8>)
 8006418:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800641c:	6453      	str	r3, [r2, #68]	@ 0x44
 800641e:	4b54      	ldr	r3, [pc, #336]	@ (8006570 <HAL_GPIO_Init+0x2e8>)
 8006420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006422:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006426:	60fb      	str	r3, [r7, #12]
 8006428:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800642a:	4a52      	ldr	r2, [pc, #328]	@ (8006574 <HAL_GPIO_Init+0x2ec>)
 800642c:	69fb      	ldr	r3, [r7, #28]
 800642e:	089b      	lsrs	r3, r3, #2
 8006430:	3302      	adds	r3, #2
 8006432:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006436:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006438:	69fb      	ldr	r3, [r7, #28]
 800643a:	f003 0303 	and.w	r3, r3, #3
 800643e:	009b      	lsls	r3, r3, #2
 8006440:	220f      	movs	r2, #15
 8006442:	fa02 f303 	lsl.w	r3, r2, r3
 8006446:	43db      	mvns	r3, r3
 8006448:	69ba      	ldr	r2, [r7, #24]
 800644a:	4013      	ands	r3, r2
 800644c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	4a49      	ldr	r2, [pc, #292]	@ (8006578 <HAL_GPIO_Init+0x2f0>)
 8006452:	4293      	cmp	r3, r2
 8006454:	d019      	beq.n	800648a <HAL_GPIO_Init+0x202>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	4a48      	ldr	r2, [pc, #288]	@ (800657c <HAL_GPIO_Init+0x2f4>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d013      	beq.n	8006486 <HAL_GPIO_Init+0x1fe>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	4a47      	ldr	r2, [pc, #284]	@ (8006580 <HAL_GPIO_Init+0x2f8>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d00d      	beq.n	8006482 <HAL_GPIO_Init+0x1fa>
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	4a46      	ldr	r2, [pc, #280]	@ (8006584 <HAL_GPIO_Init+0x2fc>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d007      	beq.n	800647e <HAL_GPIO_Init+0x1f6>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	4a45      	ldr	r2, [pc, #276]	@ (8006588 <HAL_GPIO_Init+0x300>)
 8006472:	4293      	cmp	r3, r2
 8006474:	d101      	bne.n	800647a <HAL_GPIO_Init+0x1f2>
 8006476:	2304      	movs	r3, #4
 8006478:	e008      	b.n	800648c <HAL_GPIO_Init+0x204>
 800647a:	2307      	movs	r3, #7
 800647c:	e006      	b.n	800648c <HAL_GPIO_Init+0x204>
 800647e:	2303      	movs	r3, #3
 8006480:	e004      	b.n	800648c <HAL_GPIO_Init+0x204>
 8006482:	2302      	movs	r3, #2
 8006484:	e002      	b.n	800648c <HAL_GPIO_Init+0x204>
 8006486:	2301      	movs	r3, #1
 8006488:	e000      	b.n	800648c <HAL_GPIO_Init+0x204>
 800648a:	2300      	movs	r3, #0
 800648c:	69fa      	ldr	r2, [r7, #28]
 800648e:	f002 0203 	and.w	r2, r2, #3
 8006492:	0092      	lsls	r2, r2, #2
 8006494:	4093      	lsls	r3, r2
 8006496:	69ba      	ldr	r2, [r7, #24]
 8006498:	4313      	orrs	r3, r2
 800649a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800649c:	4935      	ldr	r1, [pc, #212]	@ (8006574 <HAL_GPIO_Init+0x2ec>)
 800649e:	69fb      	ldr	r3, [r7, #28]
 80064a0:	089b      	lsrs	r3, r3, #2
 80064a2:	3302      	adds	r3, #2
 80064a4:	69ba      	ldr	r2, [r7, #24]
 80064a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80064aa:	4b38      	ldr	r3, [pc, #224]	@ (800658c <HAL_GPIO_Init+0x304>)
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80064b0:	693b      	ldr	r3, [r7, #16]
 80064b2:	43db      	mvns	r3, r3
 80064b4:	69ba      	ldr	r2, [r7, #24]
 80064b6:	4013      	ands	r3, r2
 80064b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	685b      	ldr	r3, [r3, #4]
 80064be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d003      	beq.n	80064ce <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80064c6:	69ba      	ldr	r2, [r7, #24]
 80064c8:	693b      	ldr	r3, [r7, #16]
 80064ca:	4313      	orrs	r3, r2
 80064cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80064ce:	4a2f      	ldr	r2, [pc, #188]	@ (800658c <HAL_GPIO_Init+0x304>)
 80064d0:	69bb      	ldr	r3, [r7, #24]
 80064d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80064d4:	4b2d      	ldr	r3, [pc, #180]	@ (800658c <HAL_GPIO_Init+0x304>)
 80064d6:	68db      	ldr	r3, [r3, #12]
 80064d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80064da:	693b      	ldr	r3, [r7, #16]
 80064dc:	43db      	mvns	r3, r3
 80064de:	69ba      	ldr	r2, [r7, #24]
 80064e0:	4013      	ands	r3, r2
 80064e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	685b      	ldr	r3, [r3, #4]
 80064e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d003      	beq.n	80064f8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80064f0:	69ba      	ldr	r2, [r7, #24]
 80064f2:	693b      	ldr	r3, [r7, #16]
 80064f4:	4313      	orrs	r3, r2
 80064f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80064f8:	4a24      	ldr	r2, [pc, #144]	@ (800658c <HAL_GPIO_Init+0x304>)
 80064fa:	69bb      	ldr	r3, [r7, #24]
 80064fc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80064fe:	4b23      	ldr	r3, [pc, #140]	@ (800658c <HAL_GPIO_Init+0x304>)
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006504:	693b      	ldr	r3, [r7, #16]
 8006506:	43db      	mvns	r3, r3
 8006508:	69ba      	ldr	r2, [r7, #24]
 800650a:	4013      	ands	r3, r2
 800650c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	685b      	ldr	r3, [r3, #4]
 8006512:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006516:	2b00      	cmp	r3, #0
 8006518:	d003      	beq.n	8006522 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800651a:	69ba      	ldr	r2, [r7, #24]
 800651c:	693b      	ldr	r3, [r7, #16]
 800651e:	4313      	orrs	r3, r2
 8006520:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006522:	4a1a      	ldr	r2, [pc, #104]	@ (800658c <HAL_GPIO_Init+0x304>)
 8006524:	69bb      	ldr	r3, [r7, #24]
 8006526:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006528:	4b18      	ldr	r3, [pc, #96]	@ (800658c <HAL_GPIO_Init+0x304>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800652e:	693b      	ldr	r3, [r7, #16]
 8006530:	43db      	mvns	r3, r3
 8006532:	69ba      	ldr	r2, [r7, #24]
 8006534:	4013      	ands	r3, r2
 8006536:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006540:	2b00      	cmp	r3, #0
 8006542:	d003      	beq.n	800654c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8006544:	69ba      	ldr	r2, [r7, #24]
 8006546:	693b      	ldr	r3, [r7, #16]
 8006548:	4313      	orrs	r3, r2
 800654a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800654c:	4a0f      	ldr	r2, [pc, #60]	@ (800658c <HAL_GPIO_Init+0x304>)
 800654e:	69bb      	ldr	r3, [r7, #24]
 8006550:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006552:	69fb      	ldr	r3, [r7, #28]
 8006554:	3301      	adds	r3, #1
 8006556:	61fb      	str	r3, [r7, #28]
 8006558:	69fb      	ldr	r3, [r7, #28]
 800655a:	2b0f      	cmp	r3, #15
 800655c:	f67f aea2 	bls.w	80062a4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006560:	bf00      	nop
 8006562:	bf00      	nop
 8006564:	3724      	adds	r7, #36	@ 0x24
 8006566:	46bd      	mov	sp, r7
 8006568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656c:	4770      	bx	lr
 800656e:	bf00      	nop
 8006570:	40023800 	.word	0x40023800
 8006574:	40013800 	.word	0x40013800
 8006578:	40020000 	.word	0x40020000
 800657c:	40020400 	.word	0x40020400
 8006580:	40020800 	.word	0x40020800
 8006584:	40020c00 	.word	0x40020c00
 8006588:	40021000 	.word	0x40021000
 800658c:	40013c00 	.word	0x40013c00

08006590 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006590:	b480      	push	{r7}
 8006592:	b083      	sub	sp, #12
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
 8006598:	460b      	mov	r3, r1
 800659a:	807b      	strh	r3, [r7, #2]
 800659c:	4613      	mov	r3, r2
 800659e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80065a0:	787b      	ldrb	r3, [r7, #1]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d003      	beq.n	80065ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80065a6:	887a      	ldrh	r2, [r7, #2]
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80065ac:	e003      	b.n	80065b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80065ae:	887b      	ldrh	r3, [r7, #2]
 80065b0:	041a      	lsls	r2, r3, #16
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	619a      	str	r2, [r3, #24]
}
 80065b6:	bf00      	nop
 80065b8:	370c      	adds	r7, #12
 80065ba:	46bd      	mov	sp, r7
 80065bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c0:	4770      	bx	lr
	...

080065c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b084      	sub	sp, #16
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d101      	bne.n	80065d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80065d2:	2301      	movs	r3, #1
 80065d4:	e12b      	b.n	800682e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80065dc:	b2db      	uxtb	r3, r3
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d106      	bne.n	80065f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2200      	movs	r2, #0
 80065e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80065ea:	6878      	ldr	r0, [r7, #4]
 80065ec:	f7fd fd52 	bl	8004094 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2224      	movs	r2, #36	@ 0x24
 80065f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	681a      	ldr	r2, [r3, #0]
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f022 0201 	bic.w	r2, r2, #1
 8006606:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	681a      	ldr	r2, [r3, #0]
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006616:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	681a      	ldr	r2, [r3, #0]
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006626:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006628:	f001 fc20 	bl	8007e6c <HAL_RCC_GetPCLK1Freq>
 800662c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	685b      	ldr	r3, [r3, #4]
 8006632:	4a81      	ldr	r2, [pc, #516]	@ (8006838 <HAL_I2C_Init+0x274>)
 8006634:	4293      	cmp	r3, r2
 8006636:	d807      	bhi.n	8006648 <HAL_I2C_Init+0x84>
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	4a80      	ldr	r2, [pc, #512]	@ (800683c <HAL_I2C_Init+0x278>)
 800663c:	4293      	cmp	r3, r2
 800663e:	bf94      	ite	ls
 8006640:	2301      	movls	r3, #1
 8006642:	2300      	movhi	r3, #0
 8006644:	b2db      	uxtb	r3, r3
 8006646:	e006      	b.n	8006656 <HAL_I2C_Init+0x92>
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	4a7d      	ldr	r2, [pc, #500]	@ (8006840 <HAL_I2C_Init+0x27c>)
 800664c:	4293      	cmp	r3, r2
 800664e:	bf94      	ite	ls
 8006650:	2301      	movls	r3, #1
 8006652:	2300      	movhi	r3, #0
 8006654:	b2db      	uxtb	r3, r3
 8006656:	2b00      	cmp	r3, #0
 8006658:	d001      	beq.n	800665e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800665a:	2301      	movs	r3, #1
 800665c:	e0e7      	b.n	800682e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	4a78      	ldr	r2, [pc, #480]	@ (8006844 <HAL_I2C_Init+0x280>)
 8006662:	fba2 2303 	umull	r2, r3, r2, r3
 8006666:	0c9b      	lsrs	r3, r3, #18
 8006668:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	685b      	ldr	r3, [r3, #4]
 8006670:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	68ba      	ldr	r2, [r7, #8]
 800667a:	430a      	orrs	r2, r1
 800667c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	6a1b      	ldr	r3, [r3, #32]
 8006684:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	685b      	ldr	r3, [r3, #4]
 800668c:	4a6a      	ldr	r2, [pc, #424]	@ (8006838 <HAL_I2C_Init+0x274>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d802      	bhi.n	8006698 <HAL_I2C_Init+0xd4>
 8006692:	68bb      	ldr	r3, [r7, #8]
 8006694:	3301      	adds	r3, #1
 8006696:	e009      	b.n	80066ac <HAL_I2C_Init+0xe8>
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800669e:	fb02 f303 	mul.w	r3, r2, r3
 80066a2:	4a69      	ldr	r2, [pc, #420]	@ (8006848 <HAL_I2C_Init+0x284>)
 80066a4:	fba2 2303 	umull	r2, r3, r2, r3
 80066a8:	099b      	lsrs	r3, r3, #6
 80066aa:	3301      	adds	r3, #1
 80066ac:	687a      	ldr	r2, [r7, #4]
 80066ae:	6812      	ldr	r2, [r2, #0]
 80066b0:	430b      	orrs	r3, r1
 80066b2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	69db      	ldr	r3, [r3, #28]
 80066ba:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80066be:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	685b      	ldr	r3, [r3, #4]
 80066c6:	495c      	ldr	r1, [pc, #368]	@ (8006838 <HAL_I2C_Init+0x274>)
 80066c8:	428b      	cmp	r3, r1
 80066ca:	d819      	bhi.n	8006700 <HAL_I2C_Init+0x13c>
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	1e59      	subs	r1, r3, #1
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	685b      	ldr	r3, [r3, #4]
 80066d4:	005b      	lsls	r3, r3, #1
 80066d6:	fbb1 f3f3 	udiv	r3, r1, r3
 80066da:	1c59      	adds	r1, r3, #1
 80066dc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80066e0:	400b      	ands	r3, r1
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d00a      	beq.n	80066fc <HAL_I2C_Init+0x138>
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	1e59      	subs	r1, r3, #1
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	685b      	ldr	r3, [r3, #4]
 80066ee:	005b      	lsls	r3, r3, #1
 80066f0:	fbb1 f3f3 	udiv	r3, r1, r3
 80066f4:	3301      	adds	r3, #1
 80066f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066fa:	e051      	b.n	80067a0 <HAL_I2C_Init+0x1dc>
 80066fc:	2304      	movs	r3, #4
 80066fe:	e04f      	b.n	80067a0 <HAL_I2C_Init+0x1dc>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	689b      	ldr	r3, [r3, #8]
 8006704:	2b00      	cmp	r3, #0
 8006706:	d111      	bne.n	800672c <HAL_I2C_Init+0x168>
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	1e58      	subs	r0, r3, #1
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6859      	ldr	r1, [r3, #4]
 8006710:	460b      	mov	r3, r1
 8006712:	005b      	lsls	r3, r3, #1
 8006714:	440b      	add	r3, r1
 8006716:	fbb0 f3f3 	udiv	r3, r0, r3
 800671a:	3301      	adds	r3, #1
 800671c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006720:	2b00      	cmp	r3, #0
 8006722:	bf0c      	ite	eq
 8006724:	2301      	moveq	r3, #1
 8006726:	2300      	movne	r3, #0
 8006728:	b2db      	uxtb	r3, r3
 800672a:	e012      	b.n	8006752 <HAL_I2C_Init+0x18e>
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	1e58      	subs	r0, r3, #1
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6859      	ldr	r1, [r3, #4]
 8006734:	460b      	mov	r3, r1
 8006736:	009b      	lsls	r3, r3, #2
 8006738:	440b      	add	r3, r1
 800673a:	0099      	lsls	r1, r3, #2
 800673c:	440b      	add	r3, r1
 800673e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006742:	3301      	adds	r3, #1
 8006744:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006748:	2b00      	cmp	r3, #0
 800674a:	bf0c      	ite	eq
 800674c:	2301      	moveq	r3, #1
 800674e:	2300      	movne	r3, #0
 8006750:	b2db      	uxtb	r3, r3
 8006752:	2b00      	cmp	r3, #0
 8006754:	d001      	beq.n	800675a <HAL_I2C_Init+0x196>
 8006756:	2301      	movs	r3, #1
 8006758:	e022      	b.n	80067a0 <HAL_I2C_Init+0x1dc>
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	689b      	ldr	r3, [r3, #8]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d10e      	bne.n	8006780 <HAL_I2C_Init+0x1bc>
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	1e58      	subs	r0, r3, #1
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6859      	ldr	r1, [r3, #4]
 800676a:	460b      	mov	r3, r1
 800676c:	005b      	lsls	r3, r3, #1
 800676e:	440b      	add	r3, r1
 8006770:	fbb0 f3f3 	udiv	r3, r0, r3
 8006774:	3301      	adds	r3, #1
 8006776:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800677a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800677e:	e00f      	b.n	80067a0 <HAL_I2C_Init+0x1dc>
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	1e58      	subs	r0, r3, #1
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	6859      	ldr	r1, [r3, #4]
 8006788:	460b      	mov	r3, r1
 800678a:	009b      	lsls	r3, r3, #2
 800678c:	440b      	add	r3, r1
 800678e:	0099      	lsls	r1, r3, #2
 8006790:	440b      	add	r3, r1
 8006792:	fbb0 f3f3 	udiv	r3, r0, r3
 8006796:	3301      	adds	r3, #1
 8006798:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800679c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80067a0:	6879      	ldr	r1, [r7, #4]
 80067a2:	6809      	ldr	r1, [r1, #0]
 80067a4:	4313      	orrs	r3, r2
 80067a6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	69da      	ldr	r2, [r3, #28]
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6a1b      	ldr	r3, [r3, #32]
 80067ba:	431a      	orrs	r2, r3
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	430a      	orrs	r2, r1
 80067c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	689b      	ldr	r3, [r3, #8]
 80067ca:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80067ce:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80067d2:	687a      	ldr	r2, [r7, #4]
 80067d4:	6911      	ldr	r1, [r2, #16]
 80067d6:	687a      	ldr	r2, [r7, #4]
 80067d8:	68d2      	ldr	r2, [r2, #12]
 80067da:	4311      	orrs	r1, r2
 80067dc:	687a      	ldr	r2, [r7, #4]
 80067de:	6812      	ldr	r2, [r2, #0]
 80067e0:	430b      	orrs	r3, r1
 80067e2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	68db      	ldr	r3, [r3, #12]
 80067ea:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	695a      	ldr	r2, [r3, #20]
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	699b      	ldr	r3, [r3, #24]
 80067f6:	431a      	orrs	r2, r3
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	430a      	orrs	r2, r1
 80067fe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	681a      	ldr	r2, [r3, #0]
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f042 0201 	orr.w	r2, r2, #1
 800680e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2200      	movs	r2, #0
 8006814:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2220      	movs	r2, #32
 800681a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2200      	movs	r2, #0
 8006822:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2200      	movs	r2, #0
 8006828:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800682c:	2300      	movs	r3, #0
}
 800682e:	4618      	mov	r0, r3
 8006830:	3710      	adds	r7, #16
 8006832:	46bd      	mov	sp, r7
 8006834:	bd80      	pop	{r7, pc}
 8006836:	bf00      	nop
 8006838:	000186a0 	.word	0x000186a0
 800683c:	001e847f 	.word	0x001e847f
 8006840:	003d08ff 	.word	0x003d08ff
 8006844:	431bde83 	.word	0x431bde83
 8006848:	10624dd3 	.word	0x10624dd3

0800684c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b088      	sub	sp, #32
 8006850:	af02      	add	r7, sp, #8
 8006852:	60f8      	str	r0, [r7, #12]
 8006854:	4608      	mov	r0, r1
 8006856:	4611      	mov	r1, r2
 8006858:	461a      	mov	r2, r3
 800685a:	4603      	mov	r3, r0
 800685c:	817b      	strh	r3, [r7, #10]
 800685e:	460b      	mov	r3, r1
 8006860:	813b      	strh	r3, [r7, #8]
 8006862:	4613      	mov	r3, r2
 8006864:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006866:	f7fe fb7f 	bl	8004f68 <HAL_GetTick>
 800686a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006872:	b2db      	uxtb	r3, r3
 8006874:	2b20      	cmp	r3, #32
 8006876:	f040 80d9 	bne.w	8006a2c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800687a:	697b      	ldr	r3, [r7, #20]
 800687c:	9300      	str	r3, [sp, #0]
 800687e:	2319      	movs	r3, #25
 8006880:	2201      	movs	r2, #1
 8006882:	496d      	ldr	r1, [pc, #436]	@ (8006a38 <HAL_I2C_Mem_Write+0x1ec>)
 8006884:	68f8      	ldr	r0, [r7, #12]
 8006886:	f000 fc8b 	bl	80071a0 <I2C_WaitOnFlagUntilTimeout>
 800688a:	4603      	mov	r3, r0
 800688c:	2b00      	cmp	r3, #0
 800688e:	d001      	beq.n	8006894 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006890:	2302      	movs	r3, #2
 8006892:	e0cc      	b.n	8006a2e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800689a:	2b01      	cmp	r3, #1
 800689c:	d101      	bne.n	80068a2 <HAL_I2C_Mem_Write+0x56>
 800689e:	2302      	movs	r3, #2
 80068a0:	e0c5      	b.n	8006a2e <HAL_I2C_Mem_Write+0x1e2>
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	2201      	movs	r2, #1
 80068a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f003 0301 	and.w	r3, r3, #1
 80068b4:	2b01      	cmp	r3, #1
 80068b6:	d007      	beq.n	80068c8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	681a      	ldr	r2, [r3, #0]
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f042 0201 	orr.w	r2, r2, #1
 80068c6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	681a      	ldr	r2, [r3, #0]
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80068d6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	2221      	movs	r2, #33	@ 0x21
 80068dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	2240      	movs	r2, #64	@ 0x40
 80068e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	2200      	movs	r2, #0
 80068ec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	6a3a      	ldr	r2, [r7, #32]
 80068f2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80068f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068fe:	b29a      	uxth	r2, r3
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	4a4d      	ldr	r2, [pc, #308]	@ (8006a3c <HAL_I2C_Mem_Write+0x1f0>)
 8006908:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800690a:	88f8      	ldrh	r0, [r7, #6]
 800690c:	893a      	ldrh	r2, [r7, #8]
 800690e:	8979      	ldrh	r1, [r7, #10]
 8006910:	697b      	ldr	r3, [r7, #20]
 8006912:	9301      	str	r3, [sp, #4]
 8006914:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006916:	9300      	str	r3, [sp, #0]
 8006918:	4603      	mov	r3, r0
 800691a:	68f8      	ldr	r0, [r7, #12]
 800691c:	f000 fac2 	bl	8006ea4 <I2C_RequestMemoryWrite>
 8006920:	4603      	mov	r3, r0
 8006922:	2b00      	cmp	r3, #0
 8006924:	d052      	beq.n	80069cc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006926:	2301      	movs	r3, #1
 8006928:	e081      	b.n	8006a2e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800692a:	697a      	ldr	r2, [r7, #20]
 800692c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800692e:	68f8      	ldr	r0, [r7, #12]
 8006930:	f000 fd50 	bl	80073d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006934:	4603      	mov	r3, r0
 8006936:	2b00      	cmp	r3, #0
 8006938:	d00d      	beq.n	8006956 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800693e:	2b04      	cmp	r3, #4
 8006940:	d107      	bne.n	8006952 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	681a      	ldr	r2, [r3, #0]
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006950:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006952:	2301      	movs	r3, #1
 8006954:	e06b      	b.n	8006a2e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800695a:	781a      	ldrb	r2, [r3, #0]
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006966:	1c5a      	adds	r2, r3, #1
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006970:	3b01      	subs	r3, #1
 8006972:	b29a      	uxth	r2, r3
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800697c:	b29b      	uxth	r3, r3
 800697e:	3b01      	subs	r3, #1
 8006980:	b29a      	uxth	r2, r3
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	695b      	ldr	r3, [r3, #20]
 800698c:	f003 0304 	and.w	r3, r3, #4
 8006990:	2b04      	cmp	r3, #4
 8006992:	d11b      	bne.n	80069cc <HAL_I2C_Mem_Write+0x180>
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006998:	2b00      	cmp	r3, #0
 800699a:	d017      	beq.n	80069cc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069a0:	781a      	ldrb	r2, [r3, #0]
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069ac:	1c5a      	adds	r2, r3, #1
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069b6:	3b01      	subs	r3, #1
 80069b8:	b29a      	uxth	r2, r3
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069c2:	b29b      	uxth	r3, r3
 80069c4:	3b01      	subs	r3, #1
 80069c6:	b29a      	uxth	r2, r3
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d1aa      	bne.n	800692a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80069d4:	697a      	ldr	r2, [r7, #20]
 80069d6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80069d8:	68f8      	ldr	r0, [r7, #12]
 80069da:	f000 fd43 	bl	8007464 <I2C_WaitOnBTFFlagUntilTimeout>
 80069de:	4603      	mov	r3, r0
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d00d      	beq.n	8006a00 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069e8:	2b04      	cmp	r3, #4
 80069ea:	d107      	bne.n	80069fc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	681a      	ldr	r2, [r3, #0]
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80069fa:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80069fc:	2301      	movs	r3, #1
 80069fe:	e016      	b.n	8006a2e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	681a      	ldr	r2, [r3, #0]
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006a0e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	2220      	movs	r2, #32
 8006a14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	2200      	movs	r2, #0
 8006a24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006a28:	2300      	movs	r3, #0
 8006a2a:	e000      	b.n	8006a2e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006a2c:	2302      	movs	r3, #2
  }
}
 8006a2e:	4618      	mov	r0, r3
 8006a30:	3718      	adds	r7, #24
 8006a32:	46bd      	mov	sp, r7
 8006a34:	bd80      	pop	{r7, pc}
 8006a36:	bf00      	nop
 8006a38:	00100002 	.word	0x00100002
 8006a3c:	ffff0000 	.word	0xffff0000

08006a40 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b08c      	sub	sp, #48	@ 0x30
 8006a44:	af02      	add	r7, sp, #8
 8006a46:	60f8      	str	r0, [r7, #12]
 8006a48:	4608      	mov	r0, r1
 8006a4a:	4611      	mov	r1, r2
 8006a4c:	461a      	mov	r2, r3
 8006a4e:	4603      	mov	r3, r0
 8006a50:	817b      	strh	r3, [r7, #10]
 8006a52:	460b      	mov	r3, r1
 8006a54:	813b      	strh	r3, [r7, #8]
 8006a56:	4613      	mov	r3, r2
 8006a58:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006a5a:	f7fe fa85 	bl	8004f68 <HAL_GetTick>
 8006a5e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a66:	b2db      	uxtb	r3, r3
 8006a68:	2b20      	cmp	r3, #32
 8006a6a:	f040 8214 	bne.w	8006e96 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a70:	9300      	str	r3, [sp, #0]
 8006a72:	2319      	movs	r3, #25
 8006a74:	2201      	movs	r2, #1
 8006a76:	497b      	ldr	r1, [pc, #492]	@ (8006c64 <HAL_I2C_Mem_Read+0x224>)
 8006a78:	68f8      	ldr	r0, [r7, #12]
 8006a7a:	f000 fb91 	bl	80071a0 <I2C_WaitOnFlagUntilTimeout>
 8006a7e:	4603      	mov	r3, r0
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d001      	beq.n	8006a88 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006a84:	2302      	movs	r3, #2
 8006a86:	e207      	b.n	8006e98 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a8e:	2b01      	cmp	r3, #1
 8006a90:	d101      	bne.n	8006a96 <HAL_I2C_Mem_Read+0x56>
 8006a92:	2302      	movs	r3, #2
 8006a94:	e200      	b.n	8006e98 <HAL_I2C_Mem_Read+0x458>
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	2201      	movs	r2, #1
 8006a9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f003 0301 	and.w	r3, r3, #1
 8006aa8:	2b01      	cmp	r3, #1
 8006aaa:	d007      	beq.n	8006abc <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	681a      	ldr	r2, [r3, #0]
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f042 0201 	orr.w	r2, r2, #1
 8006aba:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	681a      	ldr	r2, [r3, #0]
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006aca:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	2222      	movs	r2, #34	@ 0x22
 8006ad0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	2240      	movs	r2, #64	@ 0x40
 8006ad8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ae6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8006aec:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006af2:	b29a      	uxth	r2, r3
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	4a5b      	ldr	r2, [pc, #364]	@ (8006c68 <HAL_I2C_Mem_Read+0x228>)
 8006afc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006afe:	88f8      	ldrh	r0, [r7, #6]
 8006b00:	893a      	ldrh	r2, [r7, #8]
 8006b02:	8979      	ldrh	r1, [r7, #10]
 8006b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b06:	9301      	str	r3, [sp, #4]
 8006b08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b0a:	9300      	str	r3, [sp, #0]
 8006b0c:	4603      	mov	r3, r0
 8006b0e:	68f8      	ldr	r0, [r7, #12]
 8006b10:	f000 fa5e 	bl	8006fd0 <I2C_RequestMemoryRead>
 8006b14:	4603      	mov	r3, r0
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d001      	beq.n	8006b1e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	e1bc      	b.n	8006e98 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d113      	bne.n	8006b4e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b26:	2300      	movs	r3, #0
 8006b28:	623b      	str	r3, [r7, #32]
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	695b      	ldr	r3, [r3, #20]
 8006b30:	623b      	str	r3, [r7, #32]
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	699b      	ldr	r3, [r3, #24]
 8006b38:	623b      	str	r3, [r7, #32]
 8006b3a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	681a      	ldr	r2, [r3, #0]
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006b4a:	601a      	str	r2, [r3, #0]
 8006b4c:	e190      	b.n	8006e70 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b52:	2b01      	cmp	r3, #1
 8006b54:	d11b      	bne.n	8006b8e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	681a      	ldr	r2, [r3, #0]
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b64:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b66:	2300      	movs	r3, #0
 8006b68:	61fb      	str	r3, [r7, #28]
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	695b      	ldr	r3, [r3, #20]
 8006b70:	61fb      	str	r3, [r7, #28]
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	699b      	ldr	r3, [r3, #24]
 8006b78:	61fb      	str	r3, [r7, #28]
 8006b7a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	681a      	ldr	r2, [r3, #0]
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006b8a:	601a      	str	r2, [r3, #0]
 8006b8c:	e170      	b.n	8006e70 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b92:	2b02      	cmp	r3, #2
 8006b94:	d11b      	bne.n	8006bce <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	681a      	ldr	r2, [r3, #0]
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006ba4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	681a      	ldr	r2, [r3, #0]
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006bb4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	61bb      	str	r3, [r7, #24]
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	695b      	ldr	r3, [r3, #20]
 8006bc0:	61bb      	str	r3, [r7, #24]
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	699b      	ldr	r3, [r3, #24]
 8006bc8:	61bb      	str	r3, [r7, #24]
 8006bca:	69bb      	ldr	r3, [r7, #24]
 8006bcc:	e150      	b.n	8006e70 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006bce:	2300      	movs	r3, #0
 8006bd0:	617b      	str	r3, [r7, #20]
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	695b      	ldr	r3, [r3, #20]
 8006bd8:	617b      	str	r3, [r7, #20]
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	699b      	ldr	r3, [r3, #24]
 8006be0:	617b      	str	r3, [r7, #20]
 8006be2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006be4:	e144      	b.n	8006e70 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006bea:	2b03      	cmp	r3, #3
 8006bec:	f200 80f1 	bhi.w	8006dd2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006bf4:	2b01      	cmp	r3, #1
 8006bf6:	d123      	bne.n	8006c40 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006bf8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006bfa:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006bfc:	68f8      	ldr	r0, [r7, #12]
 8006bfe:	f000 fc79 	bl	80074f4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006c02:	4603      	mov	r3, r0
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d001      	beq.n	8006c0c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006c08:	2301      	movs	r3, #1
 8006c0a:	e145      	b.n	8006e98 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	691a      	ldr	r2, [r3, #16]
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c16:	b2d2      	uxtb	r2, r2
 8006c18:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c1e:	1c5a      	adds	r2, r3, #1
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c28:	3b01      	subs	r3, #1
 8006c2a:	b29a      	uxth	r2, r3
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c34:	b29b      	uxth	r3, r3
 8006c36:	3b01      	subs	r3, #1
 8006c38:	b29a      	uxth	r2, r3
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006c3e:	e117      	b.n	8006e70 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c44:	2b02      	cmp	r3, #2
 8006c46:	d14e      	bne.n	8006ce6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c4a:	9300      	str	r3, [sp, #0]
 8006c4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c4e:	2200      	movs	r2, #0
 8006c50:	4906      	ldr	r1, [pc, #24]	@ (8006c6c <HAL_I2C_Mem_Read+0x22c>)
 8006c52:	68f8      	ldr	r0, [r7, #12]
 8006c54:	f000 faa4 	bl	80071a0 <I2C_WaitOnFlagUntilTimeout>
 8006c58:	4603      	mov	r3, r0
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d008      	beq.n	8006c70 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006c5e:	2301      	movs	r3, #1
 8006c60:	e11a      	b.n	8006e98 <HAL_I2C_Mem_Read+0x458>
 8006c62:	bf00      	nop
 8006c64:	00100002 	.word	0x00100002
 8006c68:	ffff0000 	.word	0xffff0000
 8006c6c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	681a      	ldr	r2, [r3, #0]
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006c7e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	691a      	ldr	r2, [r3, #16]
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c8a:	b2d2      	uxtb	r2, r2
 8006c8c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c92:	1c5a      	adds	r2, r3, #1
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c9c:	3b01      	subs	r3, #1
 8006c9e:	b29a      	uxth	r2, r3
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ca8:	b29b      	uxth	r3, r3
 8006caa:	3b01      	subs	r3, #1
 8006cac:	b29a      	uxth	r2, r3
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	691a      	ldr	r2, [r3, #16]
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cbc:	b2d2      	uxtb	r2, r2
 8006cbe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cc4:	1c5a      	adds	r2, r3, #1
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006cce:	3b01      	subs	r3, #1
 8006cd0:	b29a      	uxth	r2, r3
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006cda:	b29b      	uxth	r3, r3
 8006cdc:	3b01      	subs	r3, #1
 8006cde:	b29a      	uxth	r2, r3
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006ce4:	e0c4      	b.n	8006e70 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ce8:	9300      	str	r3, [sp, #0]
 8006cea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cec:	2200      	movs	r2, #0
 8006cee:	496c      	ldr	r1, [pc, #432]	@ (8006ea0 <HAL_I2C_Mem_Read+0x460>)
 8006cf0:	68f8      	ldr	r0, [r7, #12]
 8006cf2:	f000 fa55 	bl	80071a0 <I2C_WaitOnFlagUntilTimeout>
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d001      	beq.n	8006d00 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006cfc:	2301      	movs	r3, #1
 8006cfe:	e0cb      	b.n	8006e98 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	681a      	ldr	r2, [r3, #0]
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006d0e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	691a      	ldr	r2, [r3, #16]
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d1a:	b2d2      	uxtb	r2, r2
 8006d1c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d22:	1c5a      	adds	r2, r3, #1
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d2c:	3b01      	subs	r3, #1
 8006d2e:	b29a      	uxth	r2, r3
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d38:	b29b      	uxth	r3, r3
 8006d3a:	3b01      	subs	r3, #1
 8006d3c:	b29a      	uxth	r2, r3
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d44:	9300      	str	r3, [sp, #0]
 8006d46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d48:	2200      	movs	r2, #0
 8006d4a:	4955      	ldr	r1, [pc, #340]	@ (8006ea0 <HAL_I2C_Mem_Read+0x460>)
 8006d4c:	68f8      	ldr	r0, [r7, #12]
 8006d4e:	f000 fa27 	bl	80071a0 <I2C_WaitOnFlagUntilTimeout>
 8006d52:	4603      	mov	r3, r0
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d001      	beq.n	8006d5c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006d58:	2301      	movs	r3, #1
 8006d5a:	e09d      	b.n	8006e98 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	681a      	ldr	r2, [r3, #0]
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006d6a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	691a      	ldr	r2, [r3, #16]
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d76:	b2d2      	uxtb	r2, r2
 8006d78:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d7e:	1c5a      	adds	r2, r3, #1
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d88:	3b01      	subs	r3, #1
 8006d8a:	b29a      	uxth	r2, r3
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d94:	b29b      	uxth	r3, r3
 8006d96:	3b01      	subs	r3, #1
 8006d98:	b29a      	uxth	r2, r3
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	691a      	ldr	r2, [r3, #16]
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006da8:	b2d2      	uxtb	r2, r2
 8006daa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006db0:	1c5a      	adds	r2, r3, #1
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006dba:	3b01      	subs	r3, #1
 8006dbc:	b29a      	uxth	r2, r3
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006dc6:	b29b      	uxth	r3, r3
 8006dc8:	3b01      	subs	r3, #1
 8006dca:	b29a      	uxth	r2, r3
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006dd0:	e04e      	b.n	8006e70 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006dd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dd4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006dd6:	68f8      	ldr	r0, [r7, #12]
 8006dd8:	f000 fb8c 	bl	80074f4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006ddc:	4603      	mov	r3, r0
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d001      	beq.n	8006de6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006de2:	2301      	movs	r3, #1
 8006de4:	e058      	b.n	8006e98 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	691a      	ldr	r2, [r3, #16]
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006df0:	b2d2      	uxtb	r2, r2
 8006df2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006df8:	1c5a      	adds	r2, r3, #1
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e02:	3b01      	subs	r3, #1
 8006e04:	b29a      	uxth	r2, r3
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e0e:	b29b      	uxth	r3, r3
 8006e10:	3b01      	subs	r3, #1
 8006e12:	b29a      	uxth	r2, r3
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	695b      	ldr	r3, [r3, #20]
 8006e1e:	f003 0304 	and.w	r3, r3, #4
 8006e22:	2b04      	cmp	r3, #4
 8006e24:	d124      	bne.n	8006e70 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e2a:	2b03      	cmp	r3, #3
 8006e2c:	d107      	bne.n	8006e3e <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	681a      	ldr	r2, [r3, #0]
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006e3c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	691a      	ldr	r2, [r3, #16]
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e48:	b2d2      	uxtb	r2, r2
 8006e4a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e50:	1c5a      	adds	r2, r3, #1
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e5a:	3b01      	subs	r3, #1
 8006e5c:	b29a      	uxth	r2, r3
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e66:	b29b      	uxth	r3, r3
 8006e68:	3b01      	subs	r3, #1
 8006e6a:	b29a      	uxth	r2, r3
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	f47f aeb6 	bne.w	8006be6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	2220      	movs	r2, #32
 8006e7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	2200      	movs	r2, #0
 8006e86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006e92:	2300      	movs	r3, #0
 8006e94:	e000      	b.n	8006e98 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8006e96:	2302      	movs	r3, #2
  }
}
 8006e98:	4618      	mov	r0, r3
 8006e9a:	3728      	adds	r7, #40	@ 0x28
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	bd80      	pop	{r7, pc}
 8006ea0:	00010004 	.word	0x00010004

08006ea4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b088      	sub	sp, #32
 8006ea8:	af02      	add	r7, sp, #8
 8006eaa:	60f8      	str	r0, [r7, #12]
 8006eac:	4608      	mov	r0, r1
 8006eae:	4611      	mov	r1, r2
 8006eb0:	461a      	mov	r2, r3
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	817b      	strh	r3, [r7, #10]
 8006eb6:	460b      	mov	r3, r1
 8006eb8:	813b      	strh	r3, [r7, #8]
 8006eba:	4613      	mov	r3, r2
 8006ebc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	681a      	ldr	r2, [r3, #0]
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006ecc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ed0:	9300      	str	r3, [sp, #0]
 8006ed2:	6a3b      	ldr	r3, [r7, #32]
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006eda:	68f8      	ldr	r0, [r7, #12]
 8006edc:	f000 f960 	bl	80071a0 <I2C_WaitOnFlagUntilTimeout>
 8006ee0:	4603      	mov	r3, r0
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d00d      	beq.n	8006f02 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ef0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ef4:	d103      	bne.n	8006efe <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006efc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006efe:	2303      	movs	r3, #3
 8006f00:	e05f      	b.n	8006fc2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006f02:	897b      	ldrh	r3, [r7, #10]
 8006f04:	b2db      	uxtb	r3, r3
 8006f06:	461a      	mov	r2, r3
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006f10:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f14:	6a3a      	ldr	r2, [r7, #32]
 8006f16:	492d      	ldr	r1, [pc, #180]	@ (8006fcc <I2C_RequestMemoryWrite+0x128>)
 8006f18:	68f8      	ldr	r0, [r7, #12]
 8006f1a:	f000 f9bb 	bl	8007294 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006f1e:	4603      	mov	r3, r0
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d001      	beq.n	8006f28 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006f24:	2301      	movs	r3, #1
 8006f26:	e04c      	b.n	8006fc2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f28:	2300      	movs	r3, #0
 8006f2a:	617b      	str	r3, [r7, #20]
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	695b      	ldr	r3, [r3, #20]
 8006f32:	617b      	str	r3, [r7, #20]
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	699b      	ldr	r3, [r3, #24]
 8006f3a:	617b      	str	r3, [r7, #20]
 8006f3c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f40:	6a39      	ldr	r1, [r7, #32]
 8006f42:	68f8      	ldr	r0, [r7, #12]
 8006f44:	f000 fa46 	bl	80073d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006f48:	4603      	mov	r3, r0
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d00d      	beq.n	8006f6a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f52:	2b04      	cmp	r3, #4
 8006f54:	d107      	bne.n	8006f66 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	681a      	ldr	r2, [r3, #0]
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006f64:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006f66:	2301      	movs	r3, #1
 8006f68:	e02b      	b.n	8006fc2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006f6a:	88fb      	ldrh	r3, [r7, #6]
 8006f6c:	2b01      	cmp	r3, #1
 8006f6e:	d105      	bne.n	8006f7c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006f70:	893b      	ldrh	r3, [r7, #8]
 8006f72:	b2da      	uxtb	r2, r3
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	611a      	str	r2, [r3, #16]
 8006f7a:	e021      	b.n	8006fc0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006f7c:	893b      	ldrh	r3, [r7, #8]
 8006f7e:	0a1b      	lsrs	r3, r3, #8
 8006f80:	b29b      	uxth	r3, r3
 8006f82:	b2da      	uxtb	r2, r3
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f8c:	6a39      	ldr	r1, [r7, #32]
 8006f8e:	68f8      	ldr	r0, [r7, #12]
 8006f90:	f000 fa20 	bl	80073d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006f94:	4603      	mov	r3, r0
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d00d      	beq.n	8006fb6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f9e:	2b04      	cmp	r3, #4
 8006fa0:	d107      	bne.n	8006fb2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	681a      	ldr	r2, [r3, #0]
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006fb0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	e005      	b.n	8006fc2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006fb6:	893b      	ldrh	r3, [r7, #8]
 8006fb8:	b2da      	uxtb	r2, r3
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006fc0:	2300      	movs	r3, #0
}
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	3718      	adds	r7, #24
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bd80      	pop	{r7, pc}
 8006fca:	bf00      	nop
 8006fcc:	00010002 	.word	0x00010002

08006fd0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b088      	sub	sp, #32
 8006fd4:	af02      	add	r7, sp, #8
 8006fd6:	60f8      	str	r0, [r7, #12]
 8006fd8:	4608      	mov	r0, r1
 8006fda:	4611      	mov	r1, r2
 8006fdc:	461a      	mov	r2, r3
 8006fde:	4603      	mov	r3, r0
 8006fe0:	817b      	strh	r3, [r7, #10]
 8006fe2:	460b      	mov	r3, r1
 8006fe4:	813b      	strh	r3, [r7, #8]
 8006fe6:	4613      	mov	r3, r2
 8006fe8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	681a      	ldr	r2, [r3, #0]
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006ff8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	681a      	ldr	r2, [r3, #0]
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007008:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800700a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800700c:	9300      	str	r3, [sp, #0]
 800700e:	6a3b      	ldr	r3, [r7, #32]
 8007010:	2200      	movs	r2, #0
 8007012:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007016:	68f8      	ldr	r0, [r7, #12]
 8007018:	f000 f8c2 	bl	80071a0 <I2C_WaitOnFlagUntilTimeout>
 800701c:	4603      	mov	r3, r0
 800701e:	2b00      	cmp	r3, #0
 8007020:	d00d      	beq.n	800703e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800702c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007030:	d103      	bne.n	800703a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007038:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800703a:	2303      	movs	r3, #3
 800703c:	e0aa      	b.n	8007194 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800703e:	897b      	ldrh	r3, [r7, #10]
 8007040:	b2db      	uxtb	r3, r3
 8007042:	461a      	mov	r2, r3
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800704c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800704e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007050:	6a3a      	ldr	r2, [r7, #32]
 8007052:	4952      	ldr	r1, [pc, #328]	@ (800719c <I2C_RequestMemoryRead+0x1cc>)
 8007054:	68f8      	ldr	r0, [r7, #12]
 8007056:	f000 f91d 	bl	8007294 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800705a:	4603      	mov	r3, r0
 800705c:	2b00      	cmp	r3, #0
 800705e:	d001      	beq.n	8007064 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007060:	2301      	movs	r3, #1
 8007062:	e097      	b.n	8007194 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007064:	2300      	movs	r3, #0
 8007066:	617b      	str	r3, [r7, #20]
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	695b      	ldr	r3, [r3, #20]
 800706e:	617b      	str	r3, [r7, #20]
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	699b      	ldr	r3, [r3, #24]
 8007076:	617b      	str	r3, [r7, #20]
 8007078:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800707a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800707c:	6a39      	ldr	r1, [r7, #32]
 800707e:	68f8      	ldr	r0, [r7, #12]
 8007080:	f000 f9a8 	bl	80073d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8007084:	4603      	mov	r3, r0
 8007086:	2b00      	cmp	r3, #0
 8007088:	d00d      	beq.n	80070a6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800708e:	2b04      	cmp	r3, #4
 8007090:	d107      	bne.n	80070a2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	681a      	ldr	r2, [r3, #0]
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80070a0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80070a2:	2301      	movs	r3, #1
 80070a4:	e076      	b.n	8007194 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80070a6:	88fb      	ldrh	r3, [r7, #6]
 80070a8:	2b01      	cmp	r3, #1
 80070aa:	d105      	bne.n	80070b8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80070ac:	893b      	ldrh	r3, [r7, #8]
 80070ae:	b2da      	uxtb	r2, r3
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	611a      	str	r2, [r3, #16]
 80070b6:	e021      	b.n	80070fc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80070b8:	893b      	ldrh	r3, [r7, #8]
 80070ba:	0a1b      	lsrs	r3, r3, #8
 80070bc:	b29b      	uxth	r3, r3
 80070be:	b2da      	uxtb	r2, r3
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80070c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070c8:	6a39      	ldr	r1, [r7, #32]
 80070ca:	68f8      	ldr	r0, [r7, #12]
 80070cc:	f000 f982 	bl	80073d4 <I2C_WaitOnTXEFlagUntilTimeout>
 80070d0:	4603      	mov	r3, r0
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d00d      	beq.n	80070f2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070da:	2b04      	cmp	r3, #4
 80070dc:	d107      	bne.n	80070ee <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	681a      	ldr	r2, [r3, #0]
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80070ec:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80070ee:	2301      	movs	r3, #1
 80070f0:	e050      	b.n	8007194 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80070f2:	893b      	ldrh	r3, [r7, #8]
 80070f4:	b2da      	uxtb	r2, r3
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80070fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070fe:	6a39      	ldr	r1, [r7, #32]
 8007100:	68f8      	ldr	r0, [r7, #12]
 8007102:	f000 f967 	bl	80073d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8007106:	4603      	mov	r3, r0
 8007108:	2b00      	cmp	r3, #0
 800710a:	d00d      	beq.n	8007128 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007110:	2b04      	cmp	r3, #4
 8007112:	d107      	bne.n	8007124 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	681a      	ldr	r2, [r3, #0]
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007122:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007124:	2301      	movs	r3, #1
 8007126:	e035      	b.n	8007194 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	681a      	ldr	r2, [r3, #0]
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007136:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800713a:	9300      	str	r3, [sp, #0]
 800713c:	6a3b      	ldr	r3, [r7, #32]
 800713e:	2200      	movs	r2, #0
 8007140:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007144:	68f8      	ldr	r0, [r7, #12]
 8007146:	f000 f82b 	bl	80071a0 <I2C_WaitOnFlagUntilTimeout>
 800714a:	4603      	mov	r3, r0
 800714c:	2b00      	cmp	r3, #0
 800714e:	d00d      	beq.n	800716c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800715a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800715e:	d103      	bne.n	8007168 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007166:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007168:	2303      	movs	r3, #3
 800716a:	e013      	b.n	8007194 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800716c:	897b      	ldrh	r3, [r7, #10]
 800716e:	b2db      	uxtb	r3, r3
 8007170:	f043 0301 	orr.w	r3, r3, #1
 8007174:	b2da      	uxtb	r2, r3
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800717c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800717e:	6a3a      	ldr	r2, [r7, #32]
 8007180:	4906      	ldr	r1, [pc, #24]	@ (800719c <I2C_RequestMemoryRead+0x1cc>)
 8007182:	68f8      	ldr	r0, [r7, #12]
 8007184:	f000 f886 	bl	8007294 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007188:	4603      	mov	r3, r0
 800718a:	2b00      	cmp	r3, #0
 800718c:	d001      	beq.n	8007192 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800718e:	2301      	movs	r3, #1
 8007190:	e000      	b.n	8007194 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007192:	2300      	movs	r3, #0
}
 8007194:	4618      	mov	r0, r3
 8007196:	3718      	adds	r7, #24
 8007198:	46bd      	mov	sp, r7
 800719a:	bd80      	pop	{r7, pc}
 800719c:	00010002 	.word	0x00010002

080071a0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b084      	sub	sp, #16
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	60f8      	str	r0, [r7, #12]
 80071a8:	60b9      	str	r1, [r7, #8]
 80071aa:	603b      	str	r3, [r7, #0]
 80071ac:	4613      	mov	r3, r2
 80071ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80071b0:	e048      	b.n	8007244 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071b8:	d044      	beq.n	8007244 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80071ba:	f7fd fed5 	bl	8004f68 <HAL_GetTick>
 80071be:	4602      	mov	r2, r0
 80071c0:	69bb      	ldr	r3, [r7, #24]
 80071c2:	1ad3      	subs	r3, r2, r3
 80071c4:	683a      	ldr	r2, [r7, #0]
 80071c6:	429a      	cmp	r2, r3
 80071c8:	d302      	bcc.n	80071d0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80071ca:	683b      	ldr	r3, [r7, #0]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d139      	bne.n	8007244 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	0c1b      	lsrs	r3, r3, #16
 80071d4:	b2db      	uxtb	r3, r3
 80071d6:	2b01      	cmp	r3, #1
 80071d8:	d10d      	bne.n	80071f6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	695b      	ldr	r3, [r3, #20]
 80071e0:	43da      	mvns	r2, r3
 80071e2:	68bb      	ldr	r3, [r7, #8]
 80071e4:	4013      	ands	r3, r2
 80071e6:	b29b      	uxth	r3, r3
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	bf0c      	ite	eq
 80071ec:	2301      	moveq	r3, #1
 80071ee:	2300      	movne	r3, #0
 80071f0:	b2db      	uxtb	r3, r3
 80071f2:	461a      	mov	r2, r3
 80071f4:	e00c      	b.n	8007210 <I2C_WaitOnFlagUntilTimeout+0x70>
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	699b      	ldr	r3, [r3, #24]
 80071fc:	43da      	mvns	r2, r3
 80071fe:	68bb      	ldr	r3, [r7, #8]
 8007200:	4013      	ands	r3, r2
 8007202:	b29b      	uxth	r3, r3
 8007204:	2b00      	cmp	r3, #0
 8007206:	bf0c      	ite	eq
 8007208:	2301      	moveq	r3, #1
 800720a:	2300      	movne	r3, #0
 800720c:	b2db      	uxtb	r3, r3
 800720e:	461a      	mov	r2, r3
 8007210:	79fb      	ldrb	r3, [r7, #7]
 8007212:	429a      	cmp	r2, r3
 8007214:	d116      	bne.n	8007244 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	2200      	movs	r2, #0
 800721a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	2220      	movs	r2, #32
 8007220:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	2200      	movs	r2, #0
 8007228:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007230:	f043 0220 	orr.w	r2, r3, #32
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	2200      	movs	r2, #0
 800723c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007240:	2301      	movs	r3, #1
 8007242:	e023      	b.n	800728c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007244:	68bb      	ldr	r3, [r7, #8]
 8007246:	0c1b      	lsrs	r3, r3, #16
 8007248:	b2db      	uxtb	r3, r3
 800724a:	2b01      	cmp	r3, #1
 800724c:	d10d      	bne.n	800726a <I2C_WaitOnFlagUntilTimeout+0xca>
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	695b      	ldr	r3, [r3, #20]
 8007254:	43da      	mvns	r2, r3
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	4013      	ands	r3, r2
 800725a:	b29b      	uxth	r3, r3
 800725c:	2b00      	cmp	r3, #0
 800725e:	bf0c      	ite	eq
 8007260:	2301      	moveq	r3, #1
 8007262:	2300      	movne	r3, #0
 8007264:	b2db      	uxtb	r3, r3
 8007266:	461a      	mov	r2, r3
 8007268:	e00c      	b.n	8007284 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	699b      	ldr	r3, [r3, #24]
 8007270:	43da      	mvns	r2, r3
 8007272:	68bb      	ldr	r3, [r7, #8]
 8007274:	4013      	ands	r3, r2
 8007276:	b29b      	uxth	r3, r3
 8007278:	2b00      	cmp	r3, #0
 800727a:	bf0c      	ite	eq
 800727c:	2301      	moveq	r3, #1
 800727e:	2300      	movne	r3, #0
 8007280:	b2db      	uxtb	r3, r3
 8007282:	461a      	mov	r2, r3
 8007284:	79fb      	ldrb	r3, [r7, #7]
 8007286:	429a      	cmp	r2, r3
 8007288:	d093      	beq.n	80071b2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800728a:	2300      	movs	r3, #0
}
 800728c:	4618      	mov	r0, r3
 800728e:	3710      	adds	r7, #16
 8007290:	46bd      	mov	sp, r7
 8007292:	bd80      	pop	{r7, pc}

08007294 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b084      	sub	sp, #16
 8007298:	af00      	add	r7, sp, #0
 800729a:	60f8      	str	r0, [r7, #12]
 800729c:	60b9      	str	r1, [r7, #8]
 800729e:	607a      	str	r2, [r7, #4]
 80072a0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80072a2:	e071      	b.n	8007388 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	695b      	ldr	r3, [r3, #20]
 80072aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072b2:	d123      	bne.n	80072fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	681a      	ldr	r2, [r3, #0]
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80072c2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80072cc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	2200      	movs	r2, #0
 80072d2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	2220      	movs	r2, #32
 80072d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	2200      	movs	r2, #0
 80072e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072e8:	f043 0204 	orr.w	r2, r3, #4
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	2200      	movs	r2, #0
 80072f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80072f8:	2301      	movs	r3, #1
 80072fa:	e067      	b.n	80073cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007302:	d041      	beq.n	8007388 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007304:	f7fd fe30 	bl	8004f68 <HAL_GetTick>
 8007308:	4602      	mov	r2, r0
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	1ad3      	subs	r3, r2, r3
 800730e:	687a      	ldr	r2, [r7, #4]
 8007310:	429a      	cmp	r2, r3
 8007312:	d302      	bcc.n	800731a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d136      	bne.n	8007388 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	0c1b      	lsrs	r3, r3, #16
 800731e:	b2db      	uxtb	r3, r3
 8007320:	2b01      	cmp	r3, #1
 8007322:	d10c      	bne.n	800733e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	695b      	ldr	r3, [r3, #20]
 800732a:	43da      	mvns	r2, r3
 800732c:	68bb      	ldr	r3, [r7, #8]
 800732e:	4013      	ands	r3, r2
 8007330:	b29b      	uxth	r3, r3
 8007332:	2b00      	cmp	r3, #0
 8007334:	bf14      	ite	ne
 8007336:	2301      	movne	r3, #1
 8007338:	2300      	moveq	r3, #0
 800733a:	b2db      	uxtb	r3, r3
 800733c:	e00b      	b.n	8007356 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	699b      	ldr	r3, [r3, #24]
 8007344:	43da      	mvns	r2, r3
 8007346:	68bb      	ldr	r3, [r7, #8]
 8007348:	4013      	ands	r3, r2
 800734a:	b29b      	uxth	r3, r3
 800734c:	2b00      	cmp	r3, #0
 800734e:	bf14      	ite	ne
 8007350:	2301      	movne	r3, #1
 8007352:	2300      	moveq	r3, #0
 8007354:	b2db      	uxtb	r3, r3
 8007356:	2b00      	cmp	r3, #0
 8007358:	d016      	beq.n	8007388 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	2200      	movs	r2, #0
 800735e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	2220      	movs	r2, #32
 8007364:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	2200      	movs	r2, #0
 800736c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007374:	f043 0220 	orr.w	r2, r3, #32
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	2200      	movs	r2, #0
 8007380:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007384:	2301      	movs	r3, #1
 8007386:	e021      	b.n	80073cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007388:	68bb      	ldr	r3, [r7, #8]
 800738a:	0c1b      	lsrs	r3, r3, #16
 800738c:	b2db      	uxtb	r3, r3
 800738e:	2b01      	cmp	r3, #1
 8007390:	d10c      	bne.n	80073ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	695b      	ldr	r3, [r3, #20]
 8007398:	43da      	mvns	r2, r3
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	4013      	ands	r3, r2
 800739e:	b29b      	uxth	r3, r3
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	bf14      	ite	ne
 80073a4:	2301      	movne	r3, #1
 80073a6:	2300      	moveq	r3, #0
 80073a8:	b2db      	uxtb	r3, r3
 80073aa:	e00b      	b.n	80073c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	699b      	ldr	r3, [r3, #24]
 80073b2:	43da      	mvns	r2, r3
 80073b4:	68bb      	ldr	r3, [r7, #8]
 80073b6:	4013      	ands	r3, r2
 80073b8:	b29b      	uxth	r3, r3
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	bf14      	ite	ne
 80073be:	2301      	movne	r3, #1
 80073c0:	2300      	moveq	r3, #0
 80073c2:	b2db      	uxtb	r3, r3
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	f47f af6d 	bne.w	80072a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80073ca:	2300      	movs	r3, #0
}
 80073cc:	4618      	mov	r0, r3
 80073ce:	3710      	adds	r7, #16
 80073d0:	46bd      	mov	sp, r7
 80073d2:	bd80      	pop	{r7, pc}

080073d4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b084      	sub	sp, #16
 80073d8:	af00      	add	r7, sp, #0
 80073da:	60f8      	str	r0, [r7, #12]
 80073dc:	60b9      	str	r1, [r7, #8]
 80073de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80073e0:	e034      	b.n	800744c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80073e2:	68f8      	ldr	r0, [r7, #12]
 80073e4:	f000 f8e3 	bl	80075ae <I2C_IsAcknowledgeFailed>
 80073e8:	4603      	mov	r3, r0
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d001      	beq.n	80073f2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80073ee:	2301      	movs	r3, #1
 80073f0:	e034      	b.n	800745c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073f2:	68bb      	ldr	r3, [r7, #8]
 80073f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073f8:	d028      	beq.n	800744c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073fa:	f7fd fdb5 	bl	8004f68 <HAL_GetTick>
 80073fe:	4602      	mov	r2, r0
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	1ad3      	subs	r3, r2, r3
 8007404:	68ba      	ldr	r2, [r7, #8]
 8007406:	429a      	cmp	r2, r3
 8007408:	d302      	bcc.n	8007410 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800740a:	68bb      	ldr	r3, [r7, #8]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d11d      	bne.n	800744c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	695b      	ldr	r3, [r3, #20]
 8007416:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800741a:	2b80      	cmp	r3, #128	@ 0x80
 800741c:	d016      	beq.n	800744c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	2200      	movs	r2, #0
 8007422:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	2220      	movs	r2, #32
 8007428:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	2200      	movs	r2, #0
 8007430:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007438:	f043 0220 	orr.w	r2, r3, #32
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	2200      	movs	r2, #0
 8007444:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007448:	2301      	movs	r3, #1
 800744a:	e007      	b.n	800745c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	695b      	ldr	r3, [r3, #20]
 8007452:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007456:	2b80      	cmp	r3, #128	@ 0x80
 8007458:	d1c3      	bne.n	80073e2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800745a:	2300      	movs	r3, #0
}
 800745c:	4618      	mov	r0, r3
 800745e:	3710      	adds	r7, #16
 8007460:	46bd      	mov	sp, r7
 8007462:	bd80      	pop	{r7, pc}

08007464 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007464:	b580      	push	{r7, lr}
 8007466:	b084      	sub	sp, #16
 8007468:	af00      	add	r7, sp, #0
 800746a:	60f8      	str	r0, [r7, #12]
 800746c:	60b9      	str	r1, [r7, #8]
 800746e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007470:	e034      	b.n	80074dc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007472:	68f8      	ldr	r0, [r7, #12]
 8007474:	f000 f89b 	bl	80075ae <I2C_IsAcknowledgeFailed>
 8007478:	4603      	mov	r3, r0
 800747a:	2b00      	cmp	r3, #0
 800747c:	d001      	beq.n	8007482 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800747e:	2301      	movs	r3, #1
 8007480:	e034      	b.n	80074ec <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007488:	d028      	beq.n	80074dc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800748a:	f7fd fd6d 	bl	8004f68 <HAL_GetTick>
 800748e:	4602      	mov	r2, r0
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	1ad3      	subs	r3, r2, r3
 8007494:	68ba      	ldr	r2, [r7, #8]
 8007496:	429a      	cmp	r2, r3
 8007498:	d302      	bcc.n	80074a0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800749a:	68bb      	ldr	r3, [r7, #8]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d11d      	bne.n	80074dc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	695b      	ldr	r3, [r3, #20]
 80074a6:	f003 0304 	and.w	r3, r3, #4
 80074aa:	2b04      	cmp	r3, #4
 80074ac:	d016      	beq.n	80074dc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	2200      	movs	r2, #0
 80074b2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	2220      	movs	r2, #32
 80074b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	2200      	movs	r2, #0
 80074c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074c8:	f043 0220 	orr.w	r2, r3, #32
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	2200      	movs	r2, #0
 80074d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80074d8:	2301      	movs	r3, #1
 80074da:	e007      	b.n	80074ec <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	695b      	ldr	r3, [r3, #20]
 80074e2:	f003 0304 	and.w	r3, r3, #4
 80074e6:	2b04      	cmp	r3, #4
 80074e8:	d1c3      	bne.n	8007472 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80074ea:	2300      	movs	r3, #0
}
 80074ec:	4618      	mov	r0, r3
 80074ee:	3710      	adds	r7, #16
 80074f0:	46bd      	mov	sp, r7
 80074f2:	bd80      	pop	{r7, pc}

080074f4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	b084      	sub	sp, #16
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	60f8      	str	r0, [r7, #12]
 80074fc:	60b9      	str	r1, [r7, #8]
 80074fe:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007500:	e049      	b.n	8007596 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	695b      	ldr	r3, [r3, #20]
 8007508:	f003 0310 	and.w	r3, r3, #16
 800750c:	2b10      	cmp	r3, #16
 800750e:	d119      	bne.n	8007544 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f06f 0210 	mvn.w	r2, #16
 8007518:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	2200      	movs	r2, #0
 800751e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	2220      	movs	r2, #32
 8007524:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	2200      	movs	r2, #0
 800752c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	2200      	movs	r2, #0
 800753c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007540:	2301      	movs	r3, #1
 8007542:	e030      	b.n	80075a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007544:	f7fd fd10 	bl	8004f68 <HAL_GetTick>
 8007548:	4602      	mov	r2, r0
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	1ad3      	subs	r3, r2, r3
 800754e:	68ba      	ldr	r2, [r7, #8]
 8007550:	429a      	cmp	r2, r3
 8007552:	d302      	bcc.n	800755a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007554:	68bb      	ldr	r3, [r7, #8]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d11d      	bne.n	8007596 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	695b      	ldr	r3, [r3, #20]
 8007560:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007564:	2b40      	cmp	r3, #64	@ 0x40
 8007566:	d016      	beq.n	8007596 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	2200      	movs	r2, #0
 800756c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	2220      	movs	r2, #32
 8007572:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	2200      	movs	r2, #0
 800757a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007582:	f043 0220 	orr.w	r2, r3, #32
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	2200      	movs	r2, #0
 800758e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8007592:	2301      	movs	r3, #1
 8007594:	e007      	b.n	80075a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	695b      	ldr	r3, [r3, #20]
 800759c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075a0:	2b40      	cmp	r3, #64	@ 0x40
 80075a2:	d1ae      	bne.n	8007502 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80075a4:	2300      	movs	r3, #0
}
 80075a6:	4618      	mov	r0, r3
 80075a8:	3710      	adds	r7, #16
 80075aa:	46bd      	mov	sp, r7
 80075ac:	bd80      	pop	{r7, pc}

080075ae <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80075ae:	b480      	push	{r7}
 80075b0:	b083      	sub	sp, #12
 80075b2:	af00      	add	r7, sp, #0
 80075b4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	695b      	ldr	r3, [r3, #20]
 80075bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80075c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075c4:	d11b      	bne.n	80075fe <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80075ce:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2200      	movs	r2, #0
 80075d4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	2220      	movs	r2, #32
 80075da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2200      	movs	r2, #0
 80075e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075ea:	f043 0204 	orr.w	r2, r3, #4
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	2200      	movs	r2, #0
 80075f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80075fa:	2301      	movs	r3, #1
 80075fc:	e000      	b.n	8007600 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80075fe:	2300      	movs	r3, #0
}
 8007600:	4618      	mov	r0, r3
 8007602:	370c      	adds	r7, #12
 8007604:	46bd      	mov	sp, r7
 8007606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760a:	4770      	bx	lr

0800760c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800760c:	b580      	push	{r7, lr}
 800760e:	b086      	sub	sp, #24
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2b00      	cmp	r3, #0
 8007618:	d101      	bne.n	800761e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800761a:	2301      	movs	r3, #1
 800761c:	e267      	b.n	8007aee <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f003 0301 	and.w	r3, r3, #1
 8007626:	2b00      	cmp	r3, #0
 8007628:	d075      	beq.n	8007716 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800762a:	4b88      	ldr	r3, [pc, #544]	@ (800784c <HAL_RCC_OscConfig+0x240>)
 800762c:	689b      	ldr	r3, [r3, #8]
 800762e:	f003 030c 	and.w	r3, r3, #12
 8007632:	2b04      	cmp	r3, #4
 8007634:	d00c      	beq.n	8007650 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007636:	4b85      	ldr	r3, [pc, #532]	@ (800784c <HAL_RCC_OscConfig+0x240>)
 8007638:	689b      	ldr	r3, [r3, #8]
 800763a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800763e:	2b08      	cmp	r3, #8
 8007640:	d112      	bne.n	8007668 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007642:	4b82      	ldr	r3, [pc, #520]	@ (800784c <HAL_RCC_OscConfig+0x240>)
 8007644:	685b      	ldr	r3, [r3, #4]
 8007646:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800764a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800764e:	d10b      	bne.n	8007668 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007650:	4b7e      	ldr	r3, [pc, #504]	@ (800784c <HAL_RCC_OscConfig+0x240>)
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007658:	2b00      	cmp	r3, #0
 800765a:	d05b      	beq.n	8007714 <HAL_RCC_OscConfig+0x108>
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	685b      	ldr	r3, [r3, #4]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d157      	bne.n	8007714 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007664:	2301      	movs	r3, #1
 8007666:	e242      	b.n	8007aee <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	685b      	ldr	r3, [r3, #4]
 800766c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007670:	d106      	bne.n	8007680 <HAL_RCC_OscConfig+0x74>
 8007672:	4b76      	ldr	r3, [pc, #472]	@ (800784c <HAL_RCC_OscConfig+0x240>)
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	4a75      	ldr	r2, [pc, #468]	@ (800784c <HAL_RCC_OscConfig+0x240>)
 8007678:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800767c:	6013      	str	r3, [r2, #0]
 800767e:	e01d      	b.n	80076bc <HAL_RCC_OscConfig+0xb0>
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	685b      	ldr	r3, [r3, #4]
 8007684:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007688:	d10c      	bne.n	80076a4 <HAL_RCC_OscConfig+0x98>
 800768a:	4b70      	ldr	r3, [pc, #448]	@ (800784c <HAL_RCC_OscConfig+0x240>)
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	4a6f      	ldr	r2, [pc, #444]	@ (800784c <HAL_RCC_OscConfig+0x240>)
 8007690:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007694:	6013      	str	r3, [r2, #0]
 8007696:	4b6d      	ldr	r3, [pc, #436]	@ (800784c <HAL_RCC_OscConfig+0x240>)
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	4a6c      	ldr	r2, [pc, #432]	@ (800784c <HAL_RCC_OscConfig+0x240>)
 800769c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80076a0:	6013      	str	r3, [r2, #0]
 80076a2:	e00b      	b.n	80076bc <HAL_RCC_OscConfig+0xb0>
 80076a4:	4b69      	ldr	r3, [pc, #420]	@ (800784c <HAL_RCC_OscConfig+0x240>)
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	4a68      	ldr	r2, [pc, #416]	@ (800784c <HAL_RCC_OscConfig+0x240>)
 80076aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80076ae:	6013      	str	r3, [r2, #0]
 80076b0:	4b66      	ldr	r3, [pc, #408]	@ (800784c <HAL_RCC_OscConfig+0x240>)
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	4a65      	ldr	r2, [pc, #404]	@ (800784c <HAL_RCC_OscConfig+0x240>)
 80076b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80076ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	685b      	ldr	r3, [r3, #4]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d013      	beq.n	80076ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076c4:	f7fd fc50 	bl	8004f68 <HAL_GetTick>
 80076c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80076ca:	e008      	b.n	80076de <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80076cc:	f7fd fc4c 	bl	8004f68 <HAL_GetTick>
 80076d0:	4602      	mov	r2, r0
 80076d2:	693b      	ldr	r3, [r7, #16]
 80076d4:	1ad3      	subs	r3, r2, r3
 80076d6:	2b64      	cmp	r3, #100	@ 0x64
 80076d8:	d901      	bls.n	80076de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80076da:	2303      	movs	r3, #3
 80076dc:	e207      	b.n	8007aee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80076de:	4b5b      	ldr	r3, [pc, #364]	@ (800784c <HAL_RCC_OscConfig+0x240>)
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d0f0      	beq.n	80076cc <HAL_RCC_OscConfig+0xc0>
 80076ea:	e014      	b.n	8007716 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076ec:	f7fd fc3c 	bl	8004f68 <HAL_GetTick>
 80076f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80076f2:	e008      	b.n	8007706 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80076f4:	f7fd fc38 	bl	8004f68 <HAL_GetTick>
 80076f8:	4602      	mov	r2, r0
 80076fa:	693b      	ldr	r3, [r7, #16]
 80076fc:	1ad3      	subs	r3, r2, r3
 80076fe:	2b64      	cmp	r3, #100	@ 0x64
 8007700:	d901      	bls.n	8007706 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007702:	2303      	movs	r3, #3
 8007704:	e1f3      	b.n	8007aee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007706:	4b51      	ldr	r3, [pc, #324]	@ (800784c <HAL_RCC_OscConfig+0x240>)
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800770e:	2b00      	cmp	r3, #0
 8007710:	d1f0      	bne.n	80076f4 <HAL_RCC_OscConfig+0xe8>
 8007712:	e000      	b.n	8007716 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007714:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f003 0302 	and.w	r3, r3, #2
 800771e:	2b00      	cmp	r3, #0
 8007720:	d063      	beq.n	80077ea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007722:	4b4a      	ldr	r3, [pc, #296]	@ (800784c <HAL_RCC_OscConfig+0x240>)
 8007724:	689b      	ldr	r3, [r3, #8]
 8007726:	f003 030c 	and.w	r3, r3, #12
 800772a:	2b00      	cmp	r3, #0
 800772c:	d00b      	beq.n	8007746 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800772e:	4b47      	ldr	r3, [pc, #284]	@ (800784c <HAL_RCC_OscConfig+0x240>)
 8007730:	689b      	ldr	r3, [r3, #8]
 8007732:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007736:	2b08      	cmp	r3, #8
 8007738:	d11c      	bne.n	8007774 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800773a:	4b44      	ldr	r3, [pc, #272]	@ (800784c <HAL_RCC_OscConfig+0x240>)
 800773c:	685b      	ldr	r3, [r3, #4]
 800773e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007742:	2b00      	cmp	r3, #0
 8007744:	d116      	bne.n	8007774 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007746:	4b41      	ldr	r3, [pc, #260]	@ (800784c <HAL_RCC_OscConfig+0x240>)
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f003 0302 	and.w	r3, r3, #2
 800774e:	2b00      	cmp	r3, #0
 8007750:	d005      	beq.n	800775e <HAL_RCC_OscConfig+0x152>
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	68db      	ldr	r3, [r3, #12]
 8007756:	2b01      	cmp	r3, #1
 8007758:	d001      	beq.n	800775e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800775a:	2301      	movs	r3, #1
 800775c:	e1c7      	b.n	8007aee <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800775e:	4b3b      	ldr	r3, [pc, #236]	@ (800784c <HAL_RCC_OscConfig+0x240>)
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	691b      	ldr	r3, [r3, #16]
 800776a:	00db      	lsls	r3, r3, #3
 800776c:	4937      	ldr	r1, [pc, #220]	@ (800784c <HAL_RCC_OscConfig+0x240>)
 800776e:	4313      	orrs	r3, r2
 8007770:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007772:	e03a      	b.n	80077ea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	68db      	ldr	r3, [r3, #12]
 8007778:	2b00      	cmp	r3, #0
 800777a:	d020      	beq.n	80077be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800777c:	4b34      	ldr	r3, [pc, #208]	@ (8007850 <HAL_RCC_OscConfig+0x244>)
 800777e:	2201      	movs	r2, #1
 8007780:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007782:	f7fd fbf1 	bl	8004f68 <HAL_GetTick>
 8007786:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007788:	e008      	b.n	800779c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800778a:	f7fd fbed 	bl	8004f68 <HAL_GetTick>
 800778e:	4602      	mov	r2, r0
 8007790:	693b      	ldr	r3, [r7, #16]
 8007792:	1ad3      	subs	r3, r2, r3
 8007794:	2b02      	cmp	r3, #2
 8007796:	d901      	bls.n	800779c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007798:	2303      	movs	r3, #3
 800779a:	e1a8      	b.n	8007aee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800779c:	4b2b      	ldr	r3, [pc, #172]	@ (800784c <HAL_RCC_OscConfig+0x240>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f003 0302 	and.w	r3, r3, #2
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d0f0      	beq.n	800778a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80077a8:	4b28      	ldr	r3, [pc, #160]	@ (800784c <HAL_RCC_OscConfig+0x240>)
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	691b      	ldr	r3, [r3, #16]
 80077b4:	00db      	lsls	r3, r3, #3
 80077b6:	4925      	ldr	r1, [pc, #148]	@ (800784c <HAL_RCC_OscConfig+0x240>)
 80077b8:	4313      	orrs	r3, r2
 80077ba:	600b      	str	r3, [r1, #0]
 80077bc:	e015      	b.n	80077ea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80077be:	4b24      	ldr	r3, [pc, #144]	@ (8007850 <HAL_RCC_OscConfig+0x244>)
 80077c0:	2200      	movs	r2, #0
 80077c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077c4:	f7fd fbd0 	bl	8004f68 <HAL_GetTick>
 80077c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80077ca:	e008      	b.n	80077de <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80077cc:	f7fd fbcc 	bl	8004f68 <HAL_GetTick>
 80077d0:	4602      	mov	r2, r0
 80077d2:	693b      	ldr	r3, [r7, #16]
 80077d4:	1ad3      	subs	r3, r2, r3
 80077d6:	2b02      	cmp	r3, #2
 80077d8:	d901      	bls.n	80077de <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80077da:	2303      	movs	r3, #3
 80077dc:	e187      	b.n	8007aee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80077de:	4b1b      	ldr	r3, [pc, #108]	@ (800784c <HAL_RCC_OscConfig+0x240>)
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	f003 0302 	and.w	r3, r3, #2
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d1f0      	bne.n	80077cc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f003 0308 	and.w	r3, r3, #8
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d036      	beq.n	8007864 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	695b      	ldr	r3, [r3, #20]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d016      	beq.n	800782c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80077fe:	4b15      	ldr	r3, [pc, #84]	@ (8007854 <HAL_RCC_OscConfig+0x248>)
 8007800:	2201      	movs	r2, #1
 8007802:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007804:	f7fd fbb0 	bl	8004f68 <HAL_GetTick>
 8007808:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800780a:	e008      	b.n	800781e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800780c:	f7fd fbac 	bl	8004f68 <HAL_GetTick>
 8007810:	4602      	mov	r2, r0
 8007812:	693b      	ldr	r3, [r7, #16]
 8007814:	1ad3      	subs	r3, r2, r3
 8007816:	2b02      	cmp	r3, #2
 8007818:	d901      	bls.n	800781e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800781a:	2303      	movs	r3, #3
 800781c:	e167      	b.n	8007aee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800781e:	4b0b      	ldr	r3, [pc, #44]	@ (800784c <HAL_RCC_OscConfig+0x240>)
 8007820:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007822:	f003 0302 	and.w	r3, r3, #2
 8007826:	2b00      	cmp	r3, #0
 8007828:	d0f0      	beq.n	800780c <HAL_RCC_OscConfig+0x200>
 800782a:	e01b      	b.n	8007864 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800782c:	4b09      	ldr	r3, [pc, #36]	@ (8007854 <HAL_RCC_OscConfig+0x248>)
 800782e:	2200      	movs	r2, #0
 8007830:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007832:	f7fd fb99 	bl	8004f68 <HAL_GetTick>
 8007836:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007838:	e00e      	b.n	8007858 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800783a:	f7fd fb95 	bl	8004f68 <HAL_GetTick>
 800783e:	4602      	mov	r2, r0
 8007840:	693b      	ldr	r3, [r7, #16]
 8007842:	1ad3      	subs	r3, r2, r3
 8007844:	2b02      	cmp	r3, #2
 8007846:	d907      	bls.n	8007858 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007848:	2303      	movs	r3, #3
 800784a:	e150      	b.n	8007aee <HAL_RCC_OscConfig+0x4e2>
 800784c:	40023800 	.word	0x40023800
 8007850:	42470000 	.word	0x42470000
 8007854:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007858:	4b88      	ldr	r3, [pc, #544]	@ (8007a7c <HAL_RCC_OscConfig+0x470>)
 800785a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800785c:	f003 0302 	and.w	r3, r3, #2
 8007860:	2b00      	cmp	r3, #0
 8007862:	d1ea      	bne.n	800783a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f003 0304 	and.w	r3, r3, #4
 800786c:	2b00      	cmp	r3, #0
 800786e:	f000 8097 	beq.w	80079a0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007872:	2300      	movs	r3, #0
 8007874:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007876:	4b81      	ldr	r3, [pc, #516]	@ (8007a7c <HAL_RCC_OscConfig+0x470>)
 8007878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800787a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800787e:	2b00      	cmp	r3, #0
 8007880:	d10f      	bne.n	80078a2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007882:	2300      	movs	r3, #0
 8007884:	60bb      	str	r3, [r7, #8]
 8007886:	4b7d      	ldr	r3, [pc, #500]	@ (8007a7c <HAL_RCC_OscConfig+0x470>)
 8007888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800788a:	4a7c      	ldr	r2, [pc, #496]	@ (8007a7c <HAL_RCC_OscConfig+0x470>)
 800788c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007890:	6413      	str	r3, [r2, #64]	@ 0x40
 8007892:	4b7a      	ldr	r3, [pc, #488]	@ (8007a7c <HAL_RCC_OscConfig+0x470>)
 8007894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007896:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800789a:	60bb      	str	r3, [r7, #8]
 800789c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800789e:	2301      	movs	r3, #1
 80078a0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80078a2:	4b77      	ldr	r3, [pc, #476]	@ (8007a80 <HAL_RCC_OscConfig+0x474>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d118      	bne.n	80078e0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80078ae:	4b74      	ldr	r3, [pc, #464]	@ (8007a80 <HAL_RCC_OscConfig+0x474>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	4a73      	ldr	r2, [pc, #460]	@ (8007a80 <HAL_RCC_OscConfig+0x474>)
 80078b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80078b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80078ba:	f7fd fb55 	bl	8004f68 <HAL_GetTick>
 80078be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80078c0:	e008      	b.n	80078d4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80078c2:	f7fd fb51 	bl	8004f68 <HAL_GetTick>
 80078c6:	4602      	mov	r2, r0
 80078c8:	693b      	ldr	r3, [r7, #16]
 80078ca:	1ad3      	subs	r3, r2, r3
 80078cc:	2b02      	cmp	r3, #2
 80078ce:	d901      	bls.n	80078d4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80078d0:	2303      	movs	r3, #3
 80078d2:	e10c      	b.n	8007aee <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80078d4:	4b6a      	ldr	r3, [pc, #424]	@ (8007a80 <HAL_RCC_OscConfig+0x474>)
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d0f0      	beq.n	80078c2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	689b      	ldr	r3, [r3, #8]
 80078e4:	2b01      	cmp	r3, #1
 80078e6:	d106      	bne.n	80078f6 <HAL_RCC_OscConfig+0x2ea>
 80078e8:	4b64      	ldr	r3, [pc, #400]	@ (8007a7c <HAL_RCC_OscConfig+0x470>)
 80078ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078ec:	4a63      	ldr	r2, [pc, #396]	@ (8007a7c <HAL_RCC_OscConfig+0x470>)
 80078ee:	f043 0301 	orr.w	r3, r3, #1
 80078f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80078f4:	e01c      	b.n	8007930 <HAL_RCC_OscConfig+0x324>
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	689b      	ldr	r3, [r3, #8]
 80078fa:	2b05      	cmp	r3, #5
 80078fc:	d10c      	bne.n	8007918 <HAL_RCC_OscConfig+0x30c>
 80078fe:	4b5f      	ldr	r3, [pc, #380]	@ (8007a7c <HAL_RCC_OscConfig+0x470>)
 8007900:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007902:	4a5e      	ldr	r2, [pc, #376]	@ (8007a7c <HAL_RCC_OscConfig+0x470>)
 8007904:	f043 0304 	orr.w	r3, r3, #4
 8007908:	6713      	str	r3, [r2, #112]	@ 0x70
 800790a:	4b5c      	ldr	r3, [pc, #368]	@ (8007a7c <HAL_RCC_OscConfig+0x470>)
 800790c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800790e:	4a5b      	ldr	r2, [pc, #364]	@ (8007a7c <HAL_RCC_OscConfig+0x470>)
 8007910:	f043 0301 	orr.w	r3, r3, #1
 8007914:	6713      	str	r3, [r2, #112]	@ 0x70
 8007916:	e00b      	b.n	8007930 <HAL_RCC_OscConfig+0x324>
 8007918:	4b58      	ldr	r3, [pc, #352]	@ (8007a7c <HAL_RCC_OscConfig+0x470>)
 800791a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800791c:	4a57      	ldr	r2, [pc, #348]	@ (8007a7c <HAL_RCC_OscConfig+0x470>)
 800791e:	f023 0301 	bic.w	r3, r3, #1
 8007922:	6713      	str	r3, [r2, #112]	@ 0x70
 8007924:	4b55      	ldr	r3, [pc, #340]	@ (8007a7c <HAL_RCC_OscConfig+0x470>)
 8007926:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007928:	4a54      	ldr	r2, [pc, #336]	@ (8007a7c <HAL_RCC_OscConfig+0x470>)
 800792a:	f023 0304 	bic.w	r3, r3, #4
 800792e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	689b      	ldr	r3, [r3, #8]
 8007934:	2b00      	cmp	r3, #0
 8007936:	d015      	beq.n	8007964 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007938:	f7fd fb16 	bl	8004f68 <HAL_GetTick>
 800793c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800793e:	e00a      	b.n	8007956 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007940:	f7fd fb12 	bl	8004f68 <HAL_GetTick>
 8007944:	4602      	mov	r2, r0
 8007946:	693b      	ldr	r3, [r7, #16]
 8007948:	1ad3      	subs	r3, r2, r3
 800794a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800794e:	4293      	cmp	r3, r2
 8007950:	d901      	bls.n	8007956 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007952:	2303      	movs	r3, #3
 8007954:	e0cb      	b.n	8007aee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007956:	4b49      	ldr	r3, [pc, #292]	@ (8007a7c <HAL_RCC_OscConfig+0x470>)
 8007958:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800795a:	f003 0302 	and.w	r3, r3, #2
 800795e:	2b00      	cmp	r3, #0
 8007960:	d0ee      	beq.n	8007940 <HAL_RCC_OscConfig+0x334>
 8007962:	e014      	b.n	800798e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007964:	f7fd fb00 	bl	8004f68 <HAL_GetTick>
 8007968:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800796a:	e00a      	b.n	8007982 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800796c:	f7fd fafc 	bl	8004f68 <HAL_GetTick>
 8007970:	4602      	mov	r2, r0
 8007972:	693b      	ldr	r3, [r7, #16]
 8007974:	1ad3      	subs	r3, r2, r3
 8007976:	f241 3288 	movw	r2, #5000	@ 0x1388
 800797a:	4293      	cmp	r3, r2
 800797c:	d901      	bls.n	8007982 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800797e:	2303      	movs	r3, #3
 8007980:	e0b5      	b.n	8007aee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007982:	4b3e      	ldr	r3, [pc, #248]	@ (8007a7c <HAL_RCC_OscConfig+0x470>)
 8007984:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007986:	f003 0302 	and.w	r3, r3, #2
 800798a:	2b00      	cmp	r3, #0
 800798c:	d1ee      	bne.n	800796c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800798e:	7dfb      	ldrb	r3, [r7, #23]
 8007990:	2b01      	cmp	r3, #1
 8007992:	d105      	bne.n	80079a0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007994:	4b39      	ldr	r3, [pc, #228]	@ (8007a7c <HAL_RCC_OscConfig+0x470>)
 8007996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007998:	4a38      	ldr	r2, [pc, #224]	@ (8007a7c <HAL_RCC_OscConfig+0x470>)
 800799a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800799e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	699b      	ldr	r3, [r3, #24]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	f000 80a1 	beq.w	8007aec <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80079aa:	4b34      	ldr	r3, [pc, #208]	@ (8007a7c <HAL_RCC_OscConfig+0x470>)
 80079ac:	689b      	ldr	r3, [r3, #8]
 80079ae:	f003 030c 	and.w	r3, r3, #12
 80079b2:	2b08      	cmp	r3, #8
 80079b4:	d05c      	beq.n	8007a70 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	699b      	ldr	r3, [r3, #24]
 80079ba:	2b02      	cmp	r3, #2
 80079bc:	d141      	bne.n	8007a42 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80079be:	4b31      	ldr	r3, [pc, #196]	@ (8007a84 <HAL_RCC_OscConfig+0x478>)
 80079c0:	2200      	movs	r2, #0
 80079c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80079c4:	f7fd fad0 	bl	8004f68 <HAL_GetTick>
 80079c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80079ca:	e008      	b.n	80079de <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80079cc:	f7fd facc 	bl	8004f68 <HAL_GetTick>
 80079d0:	4602      	mov	r2, r0
 80079d2:	693b      	ldr	r3, [r7, #16]
 80079d4:	1ad3      	subs	r3, r2, r3
 80079d6:	2b02      	cmp	r3, #2
 80079d8:	d901      	bls.n	80079de <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80079da:	2303      	movs	r3, #3
 80079dc:	e087      	b.n	8007aee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80079de:	4b27      	ldr	r3, [pc, #156]	@ (8007a7c <HAL_RCC_OscConfig+0x470>)
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d1f0      	bne.n	80079cc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	69da      	ldr	r2, [r3, #28]
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6a1b      	ldr	r3, [r3, #32]
 80079f2:	431a      	orrs	r2, r3
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079f8:	019b      	lsls	r3, r3, #6
 80079fa:	431a      	orrs	r2, r3
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a00:	085b      	lsrs	r3, r3, #1
 8007a02:	3b01      	subs	r3, #1
 8007a04:	041b      	lsls	r3, r3, #16
 8007a06:	431a      	orrs	r2, r3
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a0c:	061b      	lsls	r3, r3, #24
 8007a0e:	491b      	ldr	r1, [pc, #108]	@ (8007a7c <HAL_RCC_OscConfig+0x470>)
 8007a10:	4313      	orrs	r3, r2
 8007a12:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007a14:	4b1b      	ldr	r3, [pc, #108]	@ (8007a84 <HAL_RCC_OscConfig+0x478>)
 8007a16:	2201      	movs	r2, #1
 8007a18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a1a:	f7fd faa5 	bl	8004f68 <HAL_GetTick>
 8007a1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007a20:	e008      	b.n	8007a34 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a22:	f7fd faa1 	bl	8004f68 <HAL_GetTick>
 8007a26:	4602      	mov	r2, r0
 8007a28:	693b      	ldr	r3, [r7, #16]
 8007a2a:	1ad3      	subs	r3, r2, r3
 8007a2c:	2b02      	cmp	r3, #2
 8007a2e:	d901      	bls.n	8007a34 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007a30:	2303      	movs	r3, #3
 8007a32:	e05c      	b.n	8007aee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007a34:	4b11      	ldr	r3, [pc, #68]	@ (8007a7c <HAL_RCC_OscConfig+0x470>)
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d0f0      	beq.n	8007a22 <HAL_RCC_OscConfig+0x416>
 8007a40:	e054      	b.n	8007aec <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007a42:	4b10      	ldr	r3, [pc, #64]	@ (8007a84 <HAL_RCC_OscConfig+0x478>)
 8007a44:	2200      	movs	r2, #0
 8007a46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a48:	f7fd fa8e 	bl	8004f68 <HAL_GetTick>
 8007a4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007a4e:	e008      	b.n	8007a62 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a50:	f7fd fa8a 	bl	8004f68 <HAL_GetTick>
 8007a54:	4602      	mov	r2, r0
 8007a56:	693b      	ldr	r3, [r7, #16]
 8007a58:	1ad3      	subs	r3, r2, r3
 8007a5a:	2b02      	cmp	r3, #2
 8007a5c:	d901      	bls.n	8007a62 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007a5e:	2303      	movs	r3, #3
 8007a60:	e045      	b.n	8007aee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007a62:	4b06      	ldr	r3, [pc, #24]	@ (8007a7c <HAL_RCC_OscConfig+0x470>)
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d1f0      	bne.n	8007a50 <HAL_RCC_OscConfig+0x444>
 8007a6e:	e03d      	b.n	8007aec <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	699b      	ldr	r3, [r3, #24]
 8007a74:	2b01      	cmp	r3, #1
 8007a76:	d107      	bne.n	8007a88 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007a78:	2301      	movs	r3, #1
 8007a7a:	e038      	b.n	8007aee <HAL_RCC_OscConfig+0x4e2>
 8007a7c:	40023800 	.word	0x40023800
 8007a80:	40007000 	.word	0x40007000
 8007a84:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007a88:	4b1b      	ldr	r3, [pc, #108]	@ (8007af8 <HAL_RCC_OscConfig+0x4ec>)
 8007a8a:	685b      	ldr	r3, [r3, #4]
 8007a8c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	699b      	ldr	r3, [r3, #24]
 8007a92:	2b01      	cmp	r3, #1
 8007a94:	d028      	beq.n	8007ae8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007aa0:	429a      	cmp	r2, r3
 8007aa2:	d121      	bne.n	8007ae8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007aae:	429a      	cmp	r2, r3
 8007ab0:	d11a      	bne.n	8007ae8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007ab2:	68fa      	ldr	r2, [r7, #12]
 8007ab4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007ab8:	4013      	ands	r3, r2
 8007aba:	687a      	ldr	r2, [r7, #4]
 8007abc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007abe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007ac0:	4293      	cmp	r3, r2
 8007ac2:	d111      	bne.n	8007ae8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ace:	085b      	lsrs	r3, r3, #1
 8007ad0:	3b01      	subs	r3, #1
 8007ad2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007ad4:	429a      	cmp	r2, r3
 8007ad6:	d107      	bne.n	8007ae8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ae2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007ae4:	429a      	cmp	r2, r3
 8007ae6:	d001      	beq.n	8007aec <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007ae8:	2301      	movs	r3, #1
 8007aea:	e000      	b.n	8007aee <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007aec:	2300      	movs	r3, #0
}
 8007aee:	4618      	mov	r0, r3
 8007af0:	3718      	adds	r7, #24
 8007af2:	46bd      	mov	sp, r7
 8007af4:	bd80      	pop	{r7, pc}
 8007af6:	bf00      	nop
 8007af8:	40023800 	.word	0x40023800

08007afc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b084      	sub	sp, #16
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
 8007b04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d101      	bne.n	8007b10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	e0cc      	b.n	8007caa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007b10:	4b68      	ldr	r3, [pc, #416]	@ (8007cb4 <HAL_RCC_ClockConfig+0x1b8>)
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f003 0307 	and.w	r3, r3, #7
 8007b18:	683a      	ldr	r2, [r7, #0]
 8007b1a:	429a      	cmp	r2, r3
 8007b1c:	d90c      	bls.n	8007b38 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b1e:	4b65      	ldr	r3, [pc, #404]	@ (8007cb4 <HAL_RCC_ClockConfig+0x1b8>)
 8007b20:	683a      	ldr	r2, [r7, #0]
 8007b22:	b2d2      	uxtb	r2, r2
 8007b24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b26:	4b63      	ldr	r3, [pc, #396]	@ (8007cb4 <HAL_RCC_ClockConfig+0x1b8>)
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	f003 0307 	and.w	r3, r3, #7
 8007b2e:	683a      	ldr	r2, [r7, #0]
 8007b30:	429a      	cmp	r2, r3
 8007b32:	d001      	beq.n	8007b38 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007b34:	2301      	movs	r3, #1
 8007b36:	e0b8      	b.n	8007caa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f003 0302 	and.w	r3, r3, #2
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d020      	beq.n	8007b86 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f003 0304 	and.w	r3, r3, #4
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d005      	beq.n	8007b5c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007b50:	4b59      	ldr	r3, [pc, #356]	@ (8007cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8007b52:	689b      	ldr	r3, [r3, #8]
 8007b54:	4a58      	ldr	r2, [pc, #352]	@ (8007cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8007b56:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007b5a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	f003 0308 	and.w	r3, r3, #8
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d005      	beq.n	8007b74 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007b68:	4b53      	ldr	r3, [pc, #332]	@ (8007cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8007b6a:	689b      	ldr	r3, [r3, #8]
 8007b6c:	4a52      	ldr	r2, [pc, #328]	@ (8007cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8007b6e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007b72:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007b74:	4b50      	ldr	r3, [pc, #320]	@ (8007cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8007b76:	689b      	ldr	r3, [r3, #8]
 8007b78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	689b      	ldr	r3, [r3, #8]
 8007b80:	494d      	ldr	r1, [pc, #308]	@ (8007cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8007b82:	4313      	orrs	r3, r2
 8007b84:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	f003 0301 	and.w	r3, r3, #1
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d044      	beq.n	8007c1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	685b      	ldr	r3, [r3, #4]
 8007b96:	2b01      	cmp	r3, #1
 8007b98:	d107      	bne.n	8007baa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007b9a:	4b47      	ldr	r3, [pc, #284]	@ (8007cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d119      	bne.n	8007bda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	e07f      	b.n	8007caa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	685b      	ldr	r3, [r3, #4]
 8007bae:	2b02      	cmp	r3, #2
 8007bb0:	d003      	beq.n	8007bba <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007bb6:	2b03      	cmp	r3, #3
 8007bb8:	d107      	bne.n	8007bca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007bba:	4b3f      	ldr	r3, [pc, #252]	@ (8007cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d109      	bne.n	8007bda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007bc6:	2301      	movs	r3, #1
 8007bc8:	e06f      	b.n	8007caa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007bca:	4b3b      	ldr	r3, [pc, #236]	@ (8007cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	f003 0302 	and.w	r3, r3, #2
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d101      	bne.n	8007bda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007bd6:	2301      	movs	r3, #1
 8007bd8:	e067      	b.n	8007caa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007bda:	4b37      	ldr	r3, [pc, #220]	@ (8007cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8007bdc:	689b      	ldr	r3, [r3, #8]
 8007bde:	f023 0203 	bic.w	r2, r3, #3
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	685b      	ldr	r3, [r3, #4]
 8007be6:	4934      	ldr	r1, [pc, #208]	@ (8007cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8007be8:	4313      	orrs	r3, r2
 8007bea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007bec:	f7fd f9bc 	bl	8004f68 <HAL_GetTick>
 8007bf0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007bf2:	e00a      	b.n	8007c0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007bf4:	f7fd f9b8 	bl	8004f68 <HAL_GetTick>
 8007bf8:	4602      	mov	r2, r0
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	1ad3      	subs	r3, r2, r3
 8007bfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d901      	bls.n	8007c0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007c06:	2303      	movs	r3, #3
 8007c08:	e04f      	b.n	8007caa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c0a:	4b2b      	ldr	r3, [pc, #172]	@ (8007cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8007c0c:	689b      	ldr	r3, [r3, #8]
 8007c0e:	f003 020c 	and.w	r2, r3, #12
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	685b      	ldr	r3, [r3, #4]
 8007c16:	009b      	lsls	r3, r3, #2
 8007c18:	429a      	cmp	r2, r3
 8007c1a:	d1eb      	bne.n	8007bf4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007c1c:	4b25      	ldr	r3, [pc, #148]	@ (8007cb4 <HAL_RCC_ClockConfig+0x1b8>)
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	f003 0307 	and.w	r3, r3, #7
 8007c24:	683a      	ldr	r2, [r7, #0]
 8007c26:	429a      	cmp	r2, r3
 8007c28:	d20c      	bcs.n	8007c44 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007c2a:	4b22      	ldr	r3, [pc, #136]	@ (8007cb4 <HAL_RCC_ClockConfig+0x1b8>)
 8007c2c:	683a      	ldr	r2, [r7, #0]
 8007c2e:	b2d2      	uxtb	r2, r2
 8007c30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007c32:	4b20      	ldr	r3, [pc, #128]	@ (8007cb4 <HAL_RCC_ClockConfig+0x1b8>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f003 0307 	and.w	r3, r3, #7
 8007c3a:	683a      	ldr	r2, [r7, #0]
 8007c3c:	429a      	cmp	r2, r3
 8007c3e:	d001      	beq.n	8007c44 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007c40:	2301      	movs	r3, #1
 8007c42:	e032      	b.n	8007caa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f003 0304 	and.w	r3, r3, #4
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d008      	beq.n	8007c62 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007c50:	4b19      	ldr	r3, [pc, #100]	@ (8007cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8007c52:	689b      	ldr	r3, [r3, #8]
 8007c54:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	68db      	ldr	r3, [r3, #12]
 8007c5c:	4916      	ldr	r1, [pc, #88]	@ (8007cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8007c5e:	4313      	orrs	r3, r2
 8007c60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f003 0308 	and.w	r3, r3, #8
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d009      	beq.n	8007c82 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007c6e:	4b12      	ldr	r3, [pc, #72]	@ (8007cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8007c70:	689b      	ldr	r3, [r3, #8]
 8007c72:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	691b      	ldr	r3, [r3, #16]
 8007c7a:	00db      	lsls	r3, r3, #3
 8007c7c:	490e      	ldr	r1, [pc, #56]	@ (8007cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8007c7e:	4313      	orrs	r3, r2
 8007c80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007c82:	f000 f821 	bl	8007cc8 <HAL_RCC_GetSysClockFreq>
 8007c86:	4602      	mov	r2, r0
 8007c88:	4b0b      	ldr	r3, [pc, #44]	@ (8007cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8007c8a:	689b      	ldr	r3, [r3, #8]
 8007c8c:	091b      	lsrs	r3, r3, #4
 8007c8e:	f003 030f 	and.w	r3, r3, #15
 8007c92:	490a      	ldr	r1, [pc, #40]	@ (8007cbc <HAL_RCC_ClockConfig+0x1c0>)
 8007c94:	5ccb      	ldrb	r3, [r1, r3]
 8007c96:	fa22 f303 	lsr.w	r3, r2, r3
 8007c9a:	4a09      	ldr	r2, [pc, #36]	@ (8007cc0 <HAL_RCC_ClockConfig+0x1c4>)
 8007c9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007c9e:	4b09      	ldr	r3, [pc, #36]	@ (8007cc4 <HAL_RCC_ClockConfig+0x1c8>)
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	f7fd f91c 	bl	8004ee0 <HAL_InitTick>

  return HAL_OK;
 8007ca8:	2300      	movs	r3, #0
}
 8007caa:	4618      	mov	r0, r3
 8007cac:	3710      	adds	r7, #16
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	bd80      	pop	{r7, pc}
 8007cb2:	bf00      	nop
 8007cb4:	40023c00 	.word	0x40023c00
 8007cb8:	40023800 	.word	0x40023800
 8007cbc:	0800dfd0 	.word	0x0800dfd0
 8007cc0:	200000ac 	.word	0x200000ac
 8007cc4:	200000b0 	.word	0x200000b0

08007cc8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007cc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007ccc:	b090      	sub	sp, #64	@ 0x40
 8007cce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8007cd8:	2300      	movs	r3, #0
 8007cda:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8007cdc:	2300      	movs	r3, #0
 8007cde:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007ce0:	4b59      	ldr	r3, [pc, #356]	@ (8007e48 <HAL_RCC_GetSysClockFreq+0x180>)
 8007ce2:	689b      	ldr	r3, [r3, #8]
 8007ce4:	f003 030c 	and.w	r3, r3, #12
 8007ce8:	2b08      	cmp	r3, #8
 8007cea:	d00d      	beq.n	8007d08 <HAL_RCC_GetSysClockFreq+0x40>
 8007cec:	2b08      	cmp	r3, #8
 8007cee:	f200 80a1 	bhi.w	8007e34 <HAL_RCC_GetSysClockFreq+0x16c>
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d002      	beq.n	8007cfc <HAL_RCC_GetSysClockFreq+0x34>
 8007cf6:	2b04      	cmp	r3, #4
 8007cf8:	d003      	beq.n	8007d02 <HAL_RCC_GetSysClockFreq+0x3a>
 8007cfa:	e09b      	b.n	8007e34 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007cfc:	4b53      	ldr	r3, [pc, #332]	@ (8007e4c <HAL_RCC_GetSysClockFreq+0x184>)
 8007cfe:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007d00:	e09b      	b.n	8007e3a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007d02:	4b53      	ldr	r3, [pc, #332]	@ (8007e50 <HAL_RCC_GetSysClockFreq+0x188>)
 8007d04:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007d06:	e098      	b.n	8007e3a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007d08:	4b4f      	ldr	r3, [pc, #316]	@ (8007e48 <HAL_RCC_GetSysClockFreq+0x180>)
 8007d0a:	685b      	ldr	r3, [r3, #4]
 8007d0c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007d10:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007d12:	4b4d      	ldr	r3, [pc, #308]	@ (8007e48 <HAL_RCC_GetSysClockFreq+0x180>)
 8007d14:	685b      	ldr	r3, [r3, #4]
 8007d16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d028      	beq.n	8007d70 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007d1e:	4b4a      	ldr	r3, [pc, #296]	@ (8007e48 <HAL_RCC_GetSysClockFreq+0x180>)
 8007d20:	685b      	ldr	r3, [r3, #4]
 8007d22:	099b      	lsrs	r3, r3, #6
 8007d24:	2200      	movs	r2, #0
 8007d26:	623b      	str	r3, [r7, #32]
 8007d28:	627a      	str	r2, [r7, #36]	@ 0x24
 8007d2a:	6a3b      	ldr	r3, [r7, #32]
 8007d2c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007d30:	2100      	movs	r1, #0
 8007d32:	4b47      	ldr	r3, [pc, #284]	@ (8007e50 <HAL_RCC_GetSysClockFreq+0x188>)
 8007d34:	fb03 f201 	mul.w	r2, r3, r1
 8007d38:	2300      	movs	r3, #0
 8007d3a:	fb00 f303 	mul.w	r3, r0, r3
 8007d3e:	4413      	add	r3, r2
 8007d40:	4a43      	ldr	r2, [pc, #268]	@ (8007e50 <HAL_RCC_GetSysClockFreq+0x188>)
 8007d42:	fba0 1202 	umull	r1, r2, r0, r2
 8007d46:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007d48:	460a      	mov	r2, r1
 8007d4a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8007d4c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007d4e:	4413      	add	r3, r2
 8007d50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007d52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d54:	2200      	movs	r2, #0
 8007d56:	61bb      	str	r3, [r7, #24]
 8007d58:	61fa      	str	r2, [r7, #28]
 8007d5a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007d5e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8007d62:	f7f8 ff3d 	bl	8000be0 <__aeabi_uldivmod>
 8007d66:	4602      	mov	r2, r0
 8007d68:	460b      	mov	r3, r1
 8007d6a:	4613      	mov	r3, r2
 8007d6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007d6e:	e053      	b.n	8007e18 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007d70:	4b35      	ldr	r3, [pc, #212]	@ (8007e48 <HAL_RCC_GetSysClockFreq+0x180>)
 8007d72:	685b      	ldr	r3, [r3, #4]
 8007d74:	099b      	lsrs	r3, r3, #6
 8007d76:	2200      	movs	r2, #0
 8007d78:	613b      	str	r3, [r7, #16]
 8007d7a:	617a      	str	r2, [r7, #20]
 8007d7c:	693b      	ldr	r3, [r7, #16]
 8007d7e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8007d82:	f04f 0b00 	mov.w	fp, #0
 8007d86:	4652      	mov	r2, sl
 8007d88:	465b      	mov	r3, fp
 8007d8a:	f04f 0000 	mov.w	r0, #0
 8007d8e:	f04f 0100 	mov.w	r1, #0
 8007d92:	0159      	lsls	r1, r3, #5
 8007d94:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007d98:	0150      	lsls	r0, r2, #5
 8007d9a:	4602      	mov	r2, r0
 8007d9c:	460b      	mov	r3, r1
 8007d9e:	ebb2 080a 	subs.w	r8, r2, sl
 8007da2:	eb63 090b 	sbc.w	r9, r3, fp
 8007da6:	f04f 0200 	mov.w	r2, #0
 8007daa:	f04f 0300 	mov.w	r3, #0
 8007dae:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007db2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007db6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007dba:	ebb2 0408 	subs.w	r4, r2, r8
 8007dbe:	eb63 0509 	sbc.w	r5, r3, r9
 8007dc2:	f04f 0200 	mov.w	r2, #0
 8007dc6:	f04f 0300 	mov.w	r3, #0
 8007dca:	00eb      	lsls	r3, r5, #3
 8007dcc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007dd0:	00e2      	lsls	r2, r4, #3
 8007dd2:	4614      	mov	r4, r2
 8007dd4:	461d      	mov	r5, r3
 8007dd6:	eb14 030a 	adds.w	r3, r4, sl
 8007dda:	603b      	str	r3, [r7, #0]
 8007ddc:	eb45 030b 	adc.w	r3, r5, fp
 8007de0:	607b      	str	r3, [r7, #4]
 8007de2:	f04f 0200 	mov.w	r2, #0
 8007de6:	f04f 0300 	mov.w	r3, #0
 8007dea:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007dee:	4629      	mov	r1, r5
 8007df0:	028b      	lsls	r3, r1, #10
 8007df2:	4621      	mov	r1, r4
 8007df4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007df8:	4621      	mov	r1, r4
 8007dfa:	028a      	lsls	r2, r1, #10
 8007dfc:	4610      	mov	r0, r2
 8007dfe:	4619      	mov	r1, r3
 8007e00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e02:	2200      	movs	r2, #0
 8007e04:	60bb      	str	r3, [r7, #8]
 8007e06:	60fa      	str	r2, [r7, #12]
 8007e08:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007e0c:	f7f8 fee8 	bl	8000be0 <__aeabi_uldivmod>
 8007e10:	4602      	mov	r2, r0
 8007e12:	460b      	mov	r3, r1
 8007e14:	4613      	mov	r3, r2
 8007e16:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007e18:	4b0b      	ldr	r3, [pc, #44]	@ (8007e48 <HAL_RCC_GetSysClockFreq+0x180>)
 8007e1a:	685b      	ldr	r3, [r3, #4]
 8007e1c:	0c1b      	lsrs	r3, r3, #16
 8007e1e:	f003 0303 	and.w	r3, r3, #3
 8007e22:	3301      	adds	r3, #1
 8007e24:	005b      	lsls	r3, r3, #1
 8007e26:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8007e28:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007e2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e30:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007e32:	e002      	b.n	8007e3a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007e34:	4b05      	ldr	r3, [pc, #20]	@ (8007e4c <HAL_RCC_GetSysClockFreq+0x184>)
 8007e36:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007e38:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007e3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	3740      	adds	r7, #64	@ 0x40
 8007e40:	46bd      	mov	sp, r7
 8007e42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007e46:	bf00      	nop
 8007e48:	40023800 	.word	0x40023800
 8007e4c:	00f42400 	.word	0x00f42400
 8007e50:	017d7840 	.word	0x017d7840

08007e54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007e54:	b480      	push	{r7}
 8007e56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007e58:	4b03      	ldr	r3, [pc, #12]	@ (8007e68 <HAL_RCC_GetHCLKFreq+0x14>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
}
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e64:	4770      	bx	lr
 8007e66:	bf00      	nop
 8007e68:	200000ac 	.word	0x200000ac

08007e6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007e70:	f7ff fff0 	bl	8007e54 <HAL_RCC_GetHCLKFreq>
 8007e74:	4602      	mov	r2, r0
 8007e76:	4b05      	ldr	r3, [pc, #20]	@ (8007e8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007e78:	689b      	ldr	r3, [r3, #8]
 8007e7a:	0a9b      	lsrs	r3, r3, #10
 8007e7c:	f003 0307 	and.w	r3, r3, #7
 8007e80:	4903      	ldr	r1, [pc, #12]	@ (8007e90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007e82:	5ccb      	ldrb	r3, [r1, r3]
 8007e84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007e88:	4618      	mov	r0, r3
 8007e8a:	bd80      	pop	{r7, pc}
 8007e8c:	40023800 	.word	0x40023800
 8007e90:	0800dfe0 	.word	0x0800dfe0

08007e94 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b082      	sub	sp, #8
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d101      	bne.n	8007ea6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007ea2:	2301      	movs	r3, #1
 8007ea4:	e07b      	b.n	8007f9e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d108      	bne.n	8007ec0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	685b      	ldr	r3, [r3, #4]
 8007eb2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007eb6:	d009      	beq.n	8007ecc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2200      	movs	r2, #0
 8007ebc:	61da      	str	r2, [r3, #28]
 8007ebe:	e005      	b.n	8007ecc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	2200      	movs	r2, #0
 8007eca:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2200      	movs	r2, #0
 8007ed0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007ed8:	b2db      	uxtb	r3, r3
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d106      	bne.n	8007eec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007ee6:	6878      	ldr	r0, [r7, #4]
 8007ee8:	f7fc fb90 	bl	800460c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2202      	movs	r2, #2
 8007ef0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	681a      	ldr	r2, [r3, #0]
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007f02:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	685b      	ldr	r3, [r3, #4]
 8007f08:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	689b      	ldr	r3, [r3, #8]
 8007f10:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007f14:	431a      	orrs	r2, r3
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	68db      	ldr	r3, [r3, #12]
 8007f1a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007f1e:	431a      	orrs	r2, r3
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	691b      	ldr	r3, [r3, #16]
 8007f24:	f003 0302 	and.w	r3, r3, #2
 8007f28:	431a      	orrs	r2, r3
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	695b      	ldr	r3, [r3, #20]
 8007f2e:	f003 0301 	and.w	r3, r3, #1
 8007f32:	431a      	orrs	r2, r3
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	699b      	ldr	r3, [r3, #24]
 8007f38:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007f3c:	431a      	orrs	r2, r3
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	69db      	ldr	r3, [r3, #28]
 8007f42:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007f46:	431a      	orrs	r2, r3
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	6a1b      	ldr	r3, [r3, #32]
 8007f4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f50:	ea42 0103 	orr.w	r1, r2, r3
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f58:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	430a      	orrs	r2, r1
 8007f62:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	699b      	ldr	r3, [r3, #24]
 8007f68:	0c1b      	lsrs	r3, r3, #16
 8007f6a:	f003 0104 	and.w	r1, r3, #4
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f72:	f003 0210 	and.w	r2, r3, #16
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	430a      	orrs	r2, r1
 8007f7c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	69da      	ldr	r2, [r3, #28]
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007f8c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	2200      	movs	r2, #0
 8007f92:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2201      	movs	r2, #1
 8007f98:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007f9c:	2300      	movs	r3, #0
}
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	3708      	adds	r7, #8
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	bd80      	pop	{r7, pc}

08007fa6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007fa6:	b580      	push	{r7, lr}
 8007fa8:	b088      	sub	sp, #32
 8007faa:	af00      	add	r7, sp, #0
 8007fac:	60f8      	str	r0, [r7, #12]
 8007fae:	60b9      	str	r1, [r7, #8]
 8007fb0:	603b      	str	r3, [r7, #0]
 8007fb2:	4613      	mov	r3, r2
 8007fb4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007fb6:	f7fc ffd7 	bl	8004f68 <HAL_GetTick>
 8007fba:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8007fbc:	88fb      	ldrh	r3, [r7, #6]
 8007fbe:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007fc6:	b2db      	uxtb	r3, r3
 8007fc8:	2b01      	cmp	r3, #1
 8007fca:	d001      	beq.n	8007fd0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8007fcc:	2302      	movs	r3, #2
 8007fce:	e12a      	b.n	8008226 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8007fd0:	68bb      	ldr	r3, [r7, #8]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d002      	beq.n	8007fdc <HAL_SPI_Transmit+0x36>
 8007fd6:	88fb      	ldrh	r3, [r7, #6]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d101      	bne.n	8007fe0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8007fdc:	2301      	movs	r3, #1
 8007fde:	e122      	b.n	8008226 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007fe6:	2b01      	cmp	r3, #1
 8007fe8:	d101      	bne.n	8007fee <HAL_SPI_Transmit+0x48>
 8007fea:	2302      	movs	r3, #2
 8007fec:	e11b      	b.n	8008226 <HAL_SPI_Transmit+0x280>
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	2201      	movs	r2, #1
 8007ff2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	2203      	movs	r2, #3
 8007ffa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	2200      	movs	r2, #0
 8008002:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	68ba      	ldr	r2, [r7, #8]
 8008008:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	88fa      	ldrh	r2, [r7, #6]
 800800e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	88fa      	ldrh	r2, [r7, #6]
 8008014:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	2200      	movs	r2, #0
 800801a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	2200      	movs	r2, #0
 8008020:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	2200      	movs	r2, #0
 8008026:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	2200      	movs	r2, #0
 800802c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	2200      	movs	r2, #0
 8008032:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	689b      	ldr	r3, [r3, #8]
 8008038:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800803c:	d10f      	bne.n	800805e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	681a      	ldr	r2, [r3, #0]
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800804c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	681a      	ldr	r2, [r3, #0]
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800805c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008068:	2b40      	cmp	r3, #64	@ 0x40
 800806a:	d007      	beq.n	800807c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	681a      	ldr	r2, [r3, #0]
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800807a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	68db      	ldr	r3, [r3, #12]
 8008080:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008084:	d152      	bne.n	800812c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	685b      	ldr	r3, [r3, #4]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d002      	beq.n	8008094 <HAL_SPI_Transmit+0xee>
 800808e:	8b7b      	ldrh	r3, [r7, #26]
 8008090:	2b01      	cmp	r3, #1
 8008092:	d145      	bne.n	8008120 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008098:	881a      	ldrh	r2, [r3, #0]
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080a4:	1c9a      	adds	r2, r3, #2
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80080ae:	b29b      	uxth	r3, r3
 80080b0:	3b01      	subs	r3, #1
 80080b2:	b29a      	uxth	r2, r3
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80080b8:	e032      	b.n	8008120 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	689b      	ldr	r3, [r3, #8]
 80080c0:	f003 0302 	and.w	r3, r3, #2
 80080c4:	2b02      	cmp	r3, #2
 80080c6:	d112      	bne.n	80080ee <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080cc:	881a      	ldrh	r2, [r3, #0]
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080d8:	1c9a      	adds	r2, r3, #2
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80080e2:	b29b      	uxth	r3, r3
 80080e4:	3b01      	subs	r3, #1
 80080e6:	b29a      	uxth	r2, r3
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	86da      	strh	r2, [r3, #54]	@ 0x36
 80080ec:	e018      	b.n	8008120 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80080ee:	f7fc ff3b 	bl	8004f68 <HAL_GetTick>
 80080f2:	4602      	mov	r2, r0
 80080f4:	69fb      	ldr	r3, [r7, #28]
 80080f6:	1ad3      	subs	r3, r2, r3
 80080f8:	683a      	ldr	r2, [r7, #0]
 80080fa:	429a      	cmp	r2, r3
 80080fc:	d803      	bhi.n	8008106 <HAL_SPI_Transmit+0x160>
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008104:	d102      	bne.n	800810c <HAL_SPI_Transmit+0x166>
 8008106:	683b      	ldr	r3, [r7, #0]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d109      	bne.n	8008120 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	2201      	movs	r2, #1
 8008110:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	2200      	movs	r2, #0
 8008118:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800811c:	2303      	movs	r3, #3
 800811e:	e082      	b.n	8008226 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008124:	b29b      	uxth	r3, r3
 8008126:	2b00      	cmp	r3, #0
 8008128:	d1c7      	bne.n	80080ba <HAL_SPI_Transmit+0x114>
 800812a:	e053      	b.n	80081d4 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	685b      	ldr	r3, [r3, #4]
 8008130:	2b00      	cmp	r3, #0
 8008132:	d002      	beq.n	800813a <HAL_SPI_Transmit+0x194>
 8008134:	8b7b      	ldrh	r3, [r7, #26]
 8008136:	2b01      	cmp	r3, #1
 8008138:	d147      	bne.n	80081ca <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	330c      	adds	r3, #12
 8008144:	7812      	ldrb	r2, [r2, #0]
 8008146:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800814c:	1c5a      	adds	r2, r3, #1
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008156:	b29b      	uxth	r3, r3
 8008158:	3b01      	subs	r3, #1
 800815a:	b29a      	uxth	r2, r3
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8008160:	e033      	b.n	80081ca <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	689b      	ldr	r3, [r3, #8]
 8008168:	f003 0302 	and.w	r3, r3, #2
 800816c:	2b02      	cmp	r3, #2
 800816e:	d113      	bne.n	8008198 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	330c      	adds	r3, #12
 800817a:	7812      	ldrb	r2, [r2, #0]
 800817c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008182:	1c5a      	adds	r2, r3, #1
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800818c:	b29b      	uxth	r3, r3
 800818e:	3b01      	subs	r3, #1
 8008190:	b29a      	uxth	r2, r3
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	86da      	strh	r2, [r3, #54]	@ 0x36
 8008196:	e018      	b.n	80081ca <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008198:	f7fc fee6 	bl	8004f68 <HAL_GetTick>
 800819c:	4602      	mov	r2, r0
 800819e:	69fb      	ldr	r3, [r7, #28]
 80081a0:	1ad3      	subs	r3, r2, r3
 80081a2:	683a      	ldr	r2, [r7, #0]
 80081a4:	429a      	cmp	r2, r3
 80081a6:	d803      	bhi.n	80081b0 <HAL_SPI_Transmit+0x20a>
 80081a8:	683b      	ldr	r3, [r7, #0]
 80081aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081ae:	d102      	bne.n	80081b6 <HAL_SPI_Transmit+0x210>
 80081b0:	683b      	ldr	r3, [r7, #0]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d109      	bne.n	80081ca <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	2201      	movs	r2, #1
 80081ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	2200      	movs	r2, #0
 80081c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80081c6:	2303      	movs	r3, #3
 80081c8:	e02d      	b.n	8008226 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80081ce:	b29b      	uxth	r3, r3
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d1c6      	bne.n	8008162 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80081d4:	69fa      	ldr	r2, [r7, #28]
 80081d6:	6839      	ldr	r1, [r7, #0]
 80081d8:	68f8      	ldr	r0, [r7, #12]
 80081da:	f000 fcf9 	bl	8008bd0 <SPI_EndRxTxTransaction>
 80081de:	4603      	mov	r3, r0
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d002      	beq.n	80081ea <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	2220      	movs	r2, #32
 80081e8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	689b      	ldr	r3, [r3, #8]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d10a      	bne.n	8008208 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80081f2:	2300      	movs	r3, #0
 80081f4:	617b      	str	r3, [r7, #20]
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	68db      	ldr	r3, [r3, #12]
 80081fc:	617b      	str	r3, [r7, #20]
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	689b      	ldr	r3, [r3, #8]
 8008204:	617b      	str	r3, [r7, #20]
 8008206:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	2201      	movs	r2, #1
 800820c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	2200      	movs	r2, #0
 8008214:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800821c:	2b00      	cmp	r3, #0
 800821e:	d001      	beq.n	8008224 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8008220:	2301      	movs	r3, #1
 8008222:	e000      	b.n	8008226 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8008224:	2300      	movs	r3, #0
  }
}
 8008226:	4618      	mov	r0, r3
 8008228:	3720      	adds	r7, #32
 800822a:	46bd      	mov	sp, r7
 800822c:	bd80      	pop	{r7, pc}

0800822e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800822e:	b580      	push	{r7, lr}
 8008230:	b088      	sub	sp, #32
 8008232:	af02      	add	r7, sp, #8
 8008234:	60f8      	str	r0, [r7, #12]
 8008236:	60b9      	str	r1, [r7, #8]
 8008238:	603b      	str	r3, [r7, #0]
 800823a:	4613      	mov	r3, r2
 800823c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008244:	b2db      	uxtb	r3, r3
 8008246:	2b01      	cmp	r3, #1
 8008248:	d001      	beq.n	800824e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800824a:	2302      	movs	r3, #2
 800824c:	e104      	b.n	8008458 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	685b      	ldr	r3, [r3, #4]
 8008252:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008256:	d112      	bne.n	800827e <HAL_SPI_Receive+0x50>
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	689b      	ldr	r3, [r3, #8]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d10e      	bne.n	800827e <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	2204      	movs	r2, #4
 8008264:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008268:	88fa      	ldrh	r2, [r7, #6]
 800826a:	683b      	ldr	r3, [r7, #0]
 800826c:	9300      	str	r3, [sp, #0]
 800826e:	4613      	mov	r3, r2
 8008270:	68ba      	ldr	r2, [r7, #8]
 8008272:	68b9      	ldr	r1, [r7, #8]
 8008274:	68f8      	ldr	r0, [r7, #12]
 8008276:	f000 f8f3 	bl	8008460 <HAL_SPI_TransmitReceive>
 800827a:	4603      	mov	r3, r0
 800827c:	e0ec      	b.n	8008458 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800827e:	f7fc fe73 	bl	8004f68 <HAL_GetTick>
 8008282:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d002      	beq.n	8008290 <HAL_SPI_Receive+0x62>
 800828a:	88fb      	ldrh	r3, [r7, #6]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d101      	bne.n	8008294 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8008290:	2301      	movs	r3, #1
 8008292:	e0e1      	b.n	8008458 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800829a:	2b01      	cmp	r3, #1
 800829c:	d101      	bne.n	80082a2 <HAL_SPI_Receive+0x74>
 800829e:	2302      	movs	r3, #2
 80082a0:	e0da      	b.n	8008458 <HAL_SPI_Receive+0x22a>
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	2201      	movs	r2, #1
 80082a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	2204      	movs	r2, #4
 80082ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	2200      	movs	r2, #0
 80082b6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	68ba      	ldr	r2, [r7, #8]
 80082bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	88fa      	ldrh	r2, [r7, #6]
 80082c2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	88fa      	ldrh	r2, [r7, #6]
 80082c8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	2200      	movs	r2, #0
 80082ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	2200      	movs	r2, #0
 80082d4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	2200      	movs	r2, #0
 80082da:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	2200      	movs	r2, #0
 80082e0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	2200      	movs	r2, #0
 80082e6:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	689b      	ldr	r3, [r3, #8]
 80082ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80082f0:	d10f      	bne.n	8008312 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	681a      	ldr	r2, [r3, #0]
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008300:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	681a      	ldr	r2, [r3, #0]
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008310:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800831c:	2b40      	cmp	r3, #64	@ 0x40
 800831e:	d007      	beq.n	8008330 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	681a      	ldr	r2, [r3, #0]
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800832e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	68db      	ldr	r3, [r3, #12]
 8008334:	2b00      	cmp	r3, #0
 8008336:	d170      	bne.n	800841a <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008338:	e035      	b.n	80083a6 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	689b      	ldr	r3, [r3, #8]
 8008340:	f003 0301 	and.w	r3, r3, #1
 8008344:	2b01      	cmp	r3, #1
 8008346:	d115      	bne.n	8008374 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f103 020c 	add.w	r2, r3, #12
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008354:	7812      	ldrb	r2, [r2, #0]
 8008356:	b2d2      	uxtb	r2, r2
 8008358:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800835e:	1c5a      	adds	r2, r3, #1
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008368:	b29b      	uxth	r3, r3
 800836a:	3b01      	subs	r3, #1
 800836c:	b29a      	uxth	r2, r3
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008372:	e018      	b.n	80083a6 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008374:	f7fc fdf8 	bl	8004f68 <HAL_GetTick>
 8008378:	4602      	mov	r2, r0
 800837a:	697b      	ldr	r3, [r7, #20]
 800837c:	1ad3      	subs	r3, r2, r3
 800837e:	683a      	ldr	r2, [r7, #0]
 8008380:	429a      	cmp	r2, r3
 8008382:	d803      	bhi.n	800838c <HAL_SPI_Receive+0x15e>
 8008384:	683b      	ldr	r3, [r7, #0]
 8008386:	f1b3 3fff 	cmp.w	r3, #4294967295
 800838a:	d102      	bne.n	8008392 <HAL_SPI_Receive+0x164>
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	2b00      	cmp	r3, #0
 8008390:	d109      	bne.n	80083a6 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	2201      	movs	r2, #1
 8008396:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	2200      	movs	r2, #0
 800839e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80083a2:	2303      	movs	r3, #3
 80083a4:	e058      	b.n	8008458 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80083aa:	b29b      	uxth	r3, r3
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d1c4      	bne.n	800833a <HAL_SPI_Receive+0x10c>
 80083b0:	e038      	b.n	8008424 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	689b      	ldr	r3, [r3, #8]
 80083b8:	f003 0301 	and.w	r3, r3, #1
 80083bc:	2b01      	cmp	r3, #1
 80083be:	d113      	bne.n	80083e8 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	68da      	ldr	r2, [r3, #12]
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083ca:	b292      	uxth	r2, r2
 80083cc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083d2:	1c9a      	adds	r2, r3, #2
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80083dc:	b29b      	uxth	r3, r3
 80083de:	3b01      	subs	r3, #1
 80083e0:	b29a      	uxth	r2, r3
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80083e6:	e018      	b.n	800841a <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80083e8:	f7fc fdbe 	bl	8004f68 <HAL_GetTick>
 80083ec:	4602      	mov	r2, r0
 80083ee:	697b      	ldr	r3, [r7, #20]
 80083f0:	1ad3      	subs	r3, r2, r3
 80083f2:	683a      	ldr	r2, [r7, #0]
 80083f4:	429a      	cmp	r2, r3
 80083f6:	d803      	bhi.n	8008400 <HAL_SPI_Receive+0x1d2>
 80083f8:	683b      	ldr	r3, [r7, #0]
 80083fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083fe:	d102      	bne.n	8008406 <HAL_SPI_Receive+0x1d8>
 8008400:	683b      	ldr	r3, [r7, #0]
 8008402:	2b00      	cmp	r3, #0
 8008404:	d109      	bne.n	800841a <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	2201      	movs	r2, #1
 800840a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	2200      	movs	r2, #0
 8008412:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008416:	2303      	movs	r3, #3
 8008418:	e01e      	b.n	8008458 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800841e:	b29b      	uxth	r3, r3
 8008420:	2b00      	cmp	r3, #0
 8008422:	d1c6      	bne.n	80083b2 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008424:	697a      	ldr	r2, [r7, #20]
 8008426:	6839      	ldr	r1, [r7, #0]
 8008428:	68f8      	ldr	r0, [r7, #12]
 800842a:	f000 fb6b 	bl	8008b04 <SPI_EndRxTransaction>
 800842e:	4603      	mov	r3, r0
 8008430:	2b00      	cmp	r3, #0
 8008432:	d002      	beq.n	800843a <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	2220      	movs	r2, #32
 8008438:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	2201      	movs	r2, #1
 800843e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	2200      	movs	r2, #0
 8008446:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800844e:	2b00      	cmp	r3, #0
 8008450:	d001      	beq.n	8008456 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8008452:	2301      	movs	r3, #1
 8008454:	e000      	b.n	8008458 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8008456:	2300      	movs	r3, #0
  }
}
 8008458:	4618      	mov	r0, r3
 800845a:	3718      	adds	r7, #24
 800845c:	46bd      	mov	sp, r7
 800845e:	bd80      	pop	{r7, pc}

08008460 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b08a      	sub	sp, #40	@ 0x28
 8008464:	af00      	add	r7, sp, #0
 8008466:	60f8      	str	r0, [r7, #12]
 8008468:	60b9      	str	r1, [r7, #8]
 800846a:	607a      	str	r2, [r7, #4]
 800846c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800846e:	2301      	movs	r3, #1
 8008470:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008472:	f7fc fd79 	bl	8004f68 <HAL_GetTick>
 8008476:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800847e:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	685b      	ldr	r3, [r3, #4]
 8008484:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8008486:	887b      	ldrh	r3, [r7, #2]
 8008488:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800848a:	7ffb      	ldrb	r3, [r7, #31]
 800848c:	2b01      	cmp	r3, #1
 800848e:	d00c      	beq.n	80084aa <HAL_SPI_TransmitReceive+0x4a>
 8008490:	69bb      	ldr	r3, [r7, #24]
 8008492:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008496:	d106      	bne.n	80084a6 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	689b      	ldr	r3, [r3, #8]
 800849c:	2b00      	cmp	r3, #0
 800849e:	d102      	bne.n	80084a6 <HAL_SPI_TransmitReceive+0x46>
 80084a0:	7ffb      	ldrb	r3, [r7, #31]
 80084a2:	2b04      	cmp	r3, #4
 80084a4:	d001      	beq.n	80084aa <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 80084a6:	2302      	movs	r3, #2
 80084a8:	e17f      	b.n	80087aa <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80084aa:	68bb      	ldr	r3, [r7, #8]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d005      	beq.n	80084bc <HAL_SPI_TransmitReceive+0x5c>
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d002      	beq.n	80084bc <HAL_SPI_TransmitReceive+0x5c>
 80084b6:	887b      	ldrh	r3, [r7, #2]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d101      	bne.n	80084c0 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80084bc:	2301      	movs	r3, #1
 80084be:	e174      	b.n	80087aa <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80084c6:	2b01      	cmp	r3, #1
 80084c8:	d101      	bne.n	80084ce <HAL_SPI_TransmitReceive+0x6e>
 80084ca:	2302      	movs	r3, #2
 80084cc:	e16d      	b.n	80087aa <HAL_SPI_TransmitReceive+0x34a>
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	2201      	movs	r2, #1
 80084d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80084dc:	b2db      	uxtb	r3, r3
 80084de:	2b04      	cmp	r3, #4
 80084e0:	d003      	beq.n	80084ea <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	2205      	movs	r2, #5
 80084e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	2200      	movs	r2, #0
 80084ee:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	687a      	ldr	r2, [r7, #4]
 80084f4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	887a      	ldrh	r2, [r7, #2]
 80084fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	887a      	ldrh	r2, [r7, #2]
 8008500:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	68ba      	ldr	r2, [r7, #8]
 8008506:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	887a      	ldrh	r2, [r7, #2]
 800850c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	887a      	ldrh	r2, [r7, #2]
 8008512:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	2200      	movs	r2, #0
 8008518:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	2200      	movs	r2, #0
 800851e:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800852a:	2b40      	cmp	r3, #64	@ 0x40
 800852c:	d007      	beq.n	800853e <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	681a      	ldr	r2, [r3, #0]
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800853c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	68db      	ldr	r3, [r3, #12]
 8008542:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008546:	d17e      	bne.n	8008646 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	685b      	ldr	r3, [r3, #4]
 800854c:	2b00      	cmp	r3, #0
 800854e:	d002      	beq.n	8008556 <HAL_SPI_TransmitReceive+0xf6>
 8008550:	8afb      	ldrh	r3, [r7, #22]
 8008552:	2b01      	cmp	r3, #1
 8008554:	d16c      	bne.n	8008630 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800855a:	881a      	ldrh	r2, [r3, #0]
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008566:	1c9a      	adds	r2, r3, #2
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008570:	b29b      	uxth	r3, r3
 8008572:	3b01      	subs	r3, #1
 8008574:	b29a      	uxth	r2, r3
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800857a:	e059      	b.n	8008630 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	689b      	ldr	r3, [r3, #8]
 8008582:	f003 0302 	and.w	r3, r3, #2
 8008586:	2b02      	cmp	r3, #2
 8008588:	d11b      	bne.n	80085c2 <HAL_SPI_TransmitReceive+0x162>
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800858e:	b29b      	uxth	r3, r3
 8008590:	2b00      	cmp	r3, #0
 8008592:	d016      	beq.n	80085c2 <HAL_SPI_TransmitReceive+0x162>
 8008594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008596:	2b01      	cmp	r3, #1
 8008598:	d113      	bne.n	80085c2 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800859e:	881a      	ldrh	r2, [r3, #0]
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085aa:	1c9a      	adds	r2, r3, #2
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80085b4:	b29b      	uxth	r3, r3
 80085b6:	3b01      	subs	r3, #1
 80085b8:	b29a      	uxth	r2, r3
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80085be:	2300      	movs	r3, #0
 80085c0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	689b      	ldr	r3, [r3, #8]
 80085c8:	f003 0301 	and.w	r3, r3, #1
 80085cc:	2b01      	cmp	r3, #1
 80085ce:	d119      	bne.n	8008604 <HAL_SPI_TransmitReceive+0x1a4>
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80085d4:	b29b      	uxth	r3, r3
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d014      	beq.n	8008604 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	68da      	ldr	r2, [r3, #12]
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085e4:	b292      	uxth	r2, r2
 80085e6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085ec:	1c9a      	adds	r2, r3, #2
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80085f6:	b29b      	uxth	r3, r3
 80085f8:	3b01      	subs	r3, #1
 80085fa:	b29a      	uxth	r2, r3
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008600:	2301      	movs	r3, #1
 8008602:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008604:	f7fc fcb0 	bl	8004f68 <HAL_GetTick>
 8008608:	4602      	mov	r2, r0
 800860a:	6a3b      	ldr	r3, [r7, #32]
 800860c:	1ad3      	subs	r3, r2, r3
 800860e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008610:	429a      	cmp	r2, r3
 8008612:	d80d      	bhi.n	8008630 <HAL_SPI_TransmitReceive+0x1d0>
 8008614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008616:	f1b3 3fff 	cmp.w	r3, #4294967295
 800861a:	d009      	beq.n	8008630 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	2201      	movs	r2, #1
 8008620:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	2200      	movs	r2, #0
 8008628:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800862c:	2303      	movs	r3, #3
 800862e:	e0bc      	b.n	80087aa <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008634:	b29b      	uxth	r3, r3
 8008636:	2b00      	cmp	r3, #0
 8008638:	d1a0      	bne.n	800857c <HAL_SPI_TransmitReceive+0x11c>
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800863e:	b29b      	uxth	r3, r3
 8008640:	2b00      	cmp	r3, #0
 8008642:	d19b      	bne.n	800857c <HAL_SPI_TransmitReceive+0x11c>
 8008644:	e082      	b.n	800874c <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	685b      	ldr	r3, [r3, #4]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d002      	beq.n	8008654 <HAL_SPI_TransmitReceive+0x1f4>
 800864e:	8afb      	ldrh	r3, [r7, #22]
 8008650:	2b01      	cmp	r3, #1
 8008652:	d171      	bne.n	8008738 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	330c      	adds	r3, #12
 800865e:	7812      	ldrb	r2, [r2, #0]
 8008660:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008666:	1c5a      	adds	r2, r3, #1
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008670:	b29b      	uxth	r3, r3
 8008672:	3b01      	subs	r3, #1
 8008674:	b29a      	uxth	r2, r3
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800867a:	e05d      	b.n	8008738 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	689b      	ldr	r3, [r3, #8]
 8008682:	f003 0302 	and.w	r3, r3, #2
 8008686:	2b02      	cmp	r3, #2
 8008688:	d11c      	bne.n	80086c4 <HAL_SPI_TransmitReceive+0x264>
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800868e:	b29b      	uxth	r3, r3
 8008690:	2b00      	cmp	r3, #0
 8008692:	d017      	beq.n	80086c4 <HAL_SPI_TransmitReceive+0x264>
 8008694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008696:	2b01      	cmp	r3, #1
 8008698:	d114      	bne.n	80086c4 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	330c      	adds	r3, #12
 80086a4:	7812      	ldrb	r2, [r2, #0]
 80086a6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086ac:	1c5a      	adds	r2, r3, #1
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80086b6:	b29b      	uxth	r3, r3
 80086b8:	3b01      	subs	r3, #1
 80086ba:	b29a      	uxth	r2, r3
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80086c0:	2300      	movs	r3, #0
 80086c2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	689b      	ldr	r3, [r3, #8]
 80086ca:	f003 0301 	and.w	r3, r3, #1
 80086ce:	2b01      	cmp	r3, #1
 80086d0:	d119      	bne.n	8008706 <HAL_SPI_TransmitReceive+0x2a6>
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80086d6:	b29b      	uxth	r3, r3
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d014      	beq.n	8008706 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	68da      	ldr	r2, [r3, #12]
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086e6:	b2d2      	uxtb	r2, r2
 80086e8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086ee:	1c5a      	adds	r2, r3, #1
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80086f8:	b29b      	uxth	r3, r3
 80086fa:	3b01      	subs	r3, #1
 80086fc:	b29a      	uxth	r2, r3
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008702:	2301      	movs	r3, #1
 8008704:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008706:	f7fc fc2f 	bl	8004f68 <HAL_GetTick>
 800870a:	4602      	mov	r2, r0
 800870c:	6a3b      	ldr	r3, [r7, #32]
 800870e:	1ad3      	subs	r3, r2, r3
 8008710:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008712:	429a      	cmp	r2, r3
 8008714:	d803      	bhi.n	800871e <HAL_SPI_TransmitReceive+0x2be>
 8008716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008718:	f1b3 3fff 	cmp.w	r3, #4294967295
 800871c:	d102      	bne.n	8008724 <HAL_SPI_TransmitReceive+0x2c4>
 800871e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008720:	2b00      	cmp	r3, #0
 8008722:	d109      	bne.n	8008738 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	2201      	movs	r2, #1
 8008728:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	2200      	movs	r2, #0
 8008730:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8008734:	2303      	movs	r3, #3
 8008736:	e038      	b.n	80087aa <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800873c:	b29b      	uxth	r3, r3
 800873e:	2b00      	cmp	r3, #0
 8008740:	d19c      	bne.n	800867c <HAL_SPI_TransmitReceive+0x21c>
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008746:	b29b      	uxth	r3, r3
 8008748:	2b00      	cmp	r3, #0
 800874a:	d197      	bne.n	800867c <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800874c:	6a3a      	ldr	r2, [r7, #32]
 800874e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008750:	68f8      	ldr	r0, [r7, #12]
 8008752:	f000 fa3d 	bl	8008bd0 <SPI_EndRxTxTransaction>
 8008756:	4603      	mov	r3, r0
 8008758:	2b00      	cmp	r3, #0
 800875a:	d008      	beq.n	800876e <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	2220      	movs	r2, #32
 8008760:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	2200      	movs	r2, #0
 8008766:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800876a:	2301      	movs	r3, #1
 800876c:	e01d      	b.n	80087aa <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	689b      	ldr	r3, [r3, #8]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d10a      	bne.n	800878c <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008776:	2300      	movs	r3, #0
 8008778:	613b      	str	r3, [r7, #16]
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	68db      	ldr	r3, [r3, #12]
 8008780:	613b      	str	r3, [r7, #16]
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	689b      	ldr	r3, [r3, #8]
 8008788:	613b      	str	r3, [r7, #16]
 800878a:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	2201      	movs	r2, #1
 8008790:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	2200      	movs	r2, #0
 8008798:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d001      	beq.n	80087a8 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80087a4:	2301      	movs	r3, #1
 80087a6:	e000      	b.n	80087aa <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80087a8:	2300      	movs	r3, #0
  }
}
 80087aa:	4618      	mov	r0, r3
 80087ac:	3728      	adds	r7, #40	@ 0x28
 80087ae:	46bd      	mov	sp, r7
 80087b0:	bd80      	pop	{r7, pc}
	...

080087b4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b088      	sub	sp, #32
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	685b      	ldr	r3, [r3, #4]
 80087c2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	689b      	ldr	r3, [r3, #8]
 80087ca:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80087cc:	69bb      	ldr	r3, [r7, #24]
 80087ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d10e      	bne.n	80087f4 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80087d6:	69bb      	ldr	r3, [r7, #24]
 80087d8:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d009      	beq.n	80087f4 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80087e0:	69fb      	ldr	r3, [r7, #28]
 80087e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d004      	beq.n	80087f4 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087ee:	6878      	ldr	r0, [r7, #4]
 80087f0:	4798      	blx	r3
    return;
 80087f2:	e0ce      	b.n	8008992 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80087f4:	69bb      	ldr	r3, [r7, #24]
 80087f6:	f003 0302 	and.w	r3, r3, #2
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d009      	beq.n	8008812 <HAL_SPI_IRQHandler+0x5e>
 80087fe:	69fb      	ldr	r3, [r7, #28]
 8008800:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008804:	2b00      	cmp	r3, #0
 8008806:	d004      	beq.n	8008812 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800880c:	6878      	ldr	r0, [r7, #4]
 800880e:	4798      	blx	r3
    return;
 8008810:	e0bf      	b.n	8008992 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008812:	69bb      	ldr	r3, [r7, #24]
 8008814:	f003 0320 	and.w	r3, r3, #32
 8008818:	2b00      	cmp	r3, #0
 800881a:	d10a      	bne.n	8008832 <HAL_SPI_IRQHandler+0x7e>
 800881c:	69bb      	ldr	r3, [r7, #24]
 800881e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008822:	2b00      	cmp	r3, #0
 8008824:	d105      	bne.n	8008832 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8008826:	69bb      	ldr	r3, [r7, #24]
 8008828:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800882c:	2b00      	cmp	r3, #0
 800882e:	f000 80b0 	beq.w	8008992 <HAL_SPI_IRQHandler+0x1de>
 8008832:	69fb      	ldr	r3, [r7, #28]
 8008834:	f003 0320 	and.w	r3, r3, #32
 8008838:	2b00      	cmp	r3, #0
 800883a:	f000 80aa 	beq.w	8008992 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800883e:	69bb      	ldr	r3, [r7, #24]
 8008840:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008844:	2b00      	cmp	r3, #0
 8008846:	d023      	beq.n	8008890 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800884e:	b2db      	uxtb	r3, r3
 8008850:	2b03      	cmp	r3, #3
 8008852:	d011      	beq.n	8008878 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008858:	f043 0204 	orr.w	r2, r3, #4
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008860:	2300      	movs	r3, #0
 8008862:	617b      	str	r3, [r7, #20]
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	68db      	ldr	r3, [r3, #12]
 800886a:	617b      	str	r3, [r7, #20]
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	689b      	ldr	r3, [r3, #8]
 8008872:	617b      	str	r3, [r7, #20]
 8008874:	697b      	ldr	r3, [r7, #20]
 8008876:	e00b      	b.n	8008890 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008878:	2300      	movs	r3, #0
 800887a:	613b      	str	r3, [r7, #16]
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	68db      	ldr	r3, [r3, #12]
 8008882:	613b      	str	r3, [r7, #16]
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	689b      	ldr	r3, [r3, #8]
 800888a:	613b      	str	r3, [r7, #16]
 800888c:	693b      	ldr	r3, [r7, #16]
        return;
 800888e:	e080      	b.n	8008992 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8008890:	69bb      	ldr	r3, [r7, #24]
 8008892:	f003 0320 	and.w	r3, r3, #32
 8008896:	2b00      	cmp	r3, #0
 8008898:	d014      	beq.n	80088c4 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800889e:	f043 0201 	orr.w	r2, r3, #1
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80088a6:	2300      	movs	r3, #0
 80088a8:	60fb      	str	r3, [r7, #12]
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	689b      	ldr	r3, [r3, #8]
 80088b0:	60fb      	str	r3, [r7, #12]
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	681a      	ldr	r2, [r3, #0]
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80088c0:	601a      	str	r2, [r3, #0]
 80088c2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80088c4:	69bb      	ldr	r3, [r7, #24]
 80088c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d00c      	beq.n	80088e8 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088d2:	f043 0208 	orr.w	r2, r3, #8
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80088da:	2300      	movs	r3, #0
 80088dc:	60bb      	str	r3, [r7, #8]
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	689b      	ldr	r3, [r3, #8]
 80088e4:	60bb      	str	r3, [r7, #8]
 80088e6:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d04f      	beq.n	8008990 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	685a      	ldr	r2, [r3, #4]
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80088fe:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	2201      	movs	r2, #1
 8008904:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8008908:	69fb      	ldr	r3, [r7, #28]
 800890a:	f003 0302 	and.w	r3, r3, #2
 800890e:	2b00      	cmp	r3, #0
 8008910:	d104      	bne.n	800891c <HAL_SPI_IRQHandler+0x168>
 8008912:	69fb      	ldr	r3, [r7, #28]
 8008914:	f003 0301 	and.w	r3, r3, #1
 8008918:	2b00      	cmp	r3, #0
 800891a:	d034      	beq.n	8008986 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	685a      	ldr	r2, [r3, #4]
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	f022 0203 	bic.w	r2, r2, #3
 800892a:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008930:	2b00      	cmp	r3, #0
 8008932:	d011      	beq.n	8008958 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008938:	4a17      	ldr	r2, [pc, #92]	@ (8008998 <HAL_SPI_IRQHandler+0x1e4>)
 800893a:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008940:	4618      	mov	r0, r3
 8008942:	f7fc ff4f 	bl	80057e4 <HAL_DMA_Abort_IT>
 8008946:	4603      	mov	r3, r0
 8008948:	2b00      	cmp	r3, #0
 800894a:	d005      	beq.n	8008958 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008950:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800895c:	2b00      	cmp	r3, #0
 800895e:	d016      	beq.n	800898e <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008964:	4a0c      	ldr	r2, [pc, #48]	@ (8008998 <HAL_SPI_IRQHandler+0x1e4>)
 8008966:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800896c:	4618      	mov	r0, r3
 800896e:	f7fc ff39 	bl	80057e4 <HAL_DMA_Abort_IT>
 8008972:	4603      	mov	r3, r0
 8008974:	2b00      	cmp	r3, #0
 8008976:	d00a      	beq.n	800898e <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800897c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8008984:	e003      	b.n	800898e <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8008986:	6878      	ldr	r0, [r7, #4]
 8008988:	f000 f808 	bl	800899c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800898c:	e000      	b.n	8008990 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 800898e:	bf00      	nop
    return;
 8008990:	bf00      	nop
  }
}
 8008992:	3720      	adds	r7, #32
 8008994:	46bd      	mov	sp, r7
 8008996:	bd80      	pop	{r7, pc}
 8008998:	080089cd 	.word	0x080089cd

0800899c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800899c:	b480      	push	{r7}
 800899e:	b083      	sub	sp, #12
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80089a4:	bf00      	nop
 80089a6:	370c      	adds	r7, #12
 80089a8:	46bd      	mov	sp, r7
 80089aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ae:	4770      	bx	lr

080089b0 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80089b0:	b480      	push	{r7}
 80089b2:	b083      	sub	sp, #12
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80089be:	b2db      	uxtb	r3, r3
}
 80089c0:	4618      	mov	r0, r3
 80089c2:	370c      	adds	r7, #12
 80089c4:	46bd      	mov	sp, r7
 80089c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ca:	4770      	bx	lr

080089cc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80089cc:	b580      	push	{r7, lr}
 80089ce:	b084      	sub	sp, #16
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089d8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	2200      	movs	r2, #0
 80089de:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	2200      	movs	r2, #0
 80089e4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80089e6:	68f8      	ldr	r0, [r7, #12]
 80089e8:	f7ff ffd8 	bl	800899c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80089ec:	bf00      	nop
 80089ee:	3710      	adds	r7, #16
 80089f0:	46bd      	mov	sp, r7
 80089f2:	bd80      	pop	{r7, pc}

080089f4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80089f4:	b580      	push	{r7, lr}
 80089f6:	b088      	sub	sp, #32
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	60f8      	str	r0, [r7, #12]
 80089fc:	60b9      	str	r1, [r7, #8]
 80089fe:	603b      	str	r3, [r7, #0]
 8008a00:	4613      	mov	r3, r2
 8008a02:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008a04:	f7fc fab0 	bl	8004f68 <HAL_GetTick>
 8008a08:	4602      	mov	r2, r0
 8008a0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a0c:	1a9b      	subs	r3, r3, r2
 8008a0e:	683a      	ldr	r2, [r7, #0]
 8008a10:	4413      	add	r3, r2
 8008a12:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008a14:	f7fc faa8 	bl	8004f68 <HAL_GetTick>
 8008a18:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008a1a:	4b39      	ldr	r3, [pc, #228]	@ (8008b00 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	015b      	lsls	r3, r3, #5
 8008a20:	0d1b      	lsrs	r3, r3, #20
 8008a22:	69fa      	ldr	r2, [r7, #28]
 8008a24:	fb02 f303 	mul.w	r3, r2, r3
 8008a28:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008a2a:	e054      	b.n	8008ad6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008a2c:	683b      	ldr	r3, [r7, #0]
 8008a2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a32:	d050      	beq.n	8008ad6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008a34:	f7fc fa98 	bl	8004f68 <HAL_GetTick>
 8008a38:	4602      	mov	r2, r0
 8008a3a:	69bb      	ldr	r3, [r7, #24]
 8008a3c:	1ad3      	subs	r3, r2, r3
 8008a3e:	69fa      	ldr	r2, [r7, #28]
 8008a40:	429a      	cmp	r2, r3
 8008a42:	d902      	bls.n	8008a4a <SPI_WaitFlagStateUntilTimeout+0x56>
 8008a44:	69fb      	ldr	r3, [r7, #28]
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d13d      	bne.n	8008ac6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	685a      	ldr	r2, [r3, #4]
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008a58:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	685b      	ldr	r3, [r3, #4]
 8008a5e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008a62:	d111      	bne.n	8008a88 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	689b      	ldr	r3, [r3, #8]
 8008a68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008a6c:	d004      	beq.n	8008a78 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	689b      	ldr	r3, [r3, #8]
 8008a72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a76:	d107      	bne.n	8008a88 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	681a      	ldr	r2, [r3, #0]
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008a86:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008a90:	d10f      	bne.n	8008ab2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	681a      	ldr	r2, [r3, #0]
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008aa0:	601a      	str	r2, [r3, #0]
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	681a      	ldr	r2, [r3, #0]
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008ab0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	2201      	movs	r2, #1
 8008ab6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	2200      	movs	r2, #0
 8008abe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8008ac2:	2303      	movs	r3, #3
 8008ac4:	e017      	b.n	8008af6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008ac6:	697b      	ldr	r3, [r7, #20]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d101      	bne.n	8008ad0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008acc:	2300      	movs	r3, #0
 8008ace:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008ad0:	697b      	ldr	r3, [r7, #20]
 8008ad2:	3b01      	subs	r3, #1
 8008ad4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	689a      	ldr	r2, [r3, #8]
 8008adc:	68bb      	ldr	r3, [r7, #8]
 8008ade:	4013      	ands	r3, r2
 8008ae0:	68ba      	ldr	r2, [r7, #8]
 8008ae2:	429a      	cmp	r2, r3
 8008ae4:	bf0c      	ite	eq
 8008ae6:	2301      	moveq	r3, #1
 8008ae8:	2300      	movne	r3, #0
 8008aea:	b2db      	uxtb	r3, r3
 8008aec:	461a      	mov	r2, r3
 8008aee:	79fb      	ldrb	r3, [r7, #7]
 8008af0:	429a      	cmp	r2, r3
 8008af2:	d19b      	bne.n	8008a2c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008af4:	2300      	movs	r3, #0
}
 8008af6:	4618      	mov	r0, r3
 8008af8:	3720      	adds	r7, #32
 8008afa:	46bd      	mov	sp, r7
 8008afc:	bd80      	pop	{r7, pc}
 8008afe:	bf00      	nop
 8008b00:	200000ac 	.word	0x200000ac

08008b04 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008b04:	b580      	push	{r7, lr}
 8008b06:	b086      	sub	sp, #24
 8008b08:	af02      	add	r7, sp, #8
 8008b0a:	60f8      	str	r0, [r7, #12]
 8008b0c:	60b9      	str	r1, [r7, #8]
 8008b0e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	685b      	ldr	r3, [r3, #4]
 8008b14:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008b18:	d111      	bne.n	8008b3e <SPI_EndRxTransaction+0x3a>
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	689b      	ldr	r3, [r3, #8]
 8008b1e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008b22:	d004      	beq.n	8008b2e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	689b      	ldr	r3, [r3, #8]
 8008b28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008b2c:	d107      	bne.n	8008b3e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	681a      	ldr	r2, [r3, #0]
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008b3c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	685b      	ldr	r3, [r3, #4]
 8008b42:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008b46:	d12a      	bne.n	8008b9e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	689b      	ldr	r3, [r3, #8]
 8008b4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008b50:	d012      	beq.n	8008b78 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	9300      	str	r3, [sp, #0]
 8008b56:	68bb      	ldr	r3, [r7, #8]
 8008b58:	2200      	movs	r2, #0
 8008b5a:	2180      	movs	r1, #128	@ 0x80
 8008b5c:	68f8      	ldr	r0, [r7, #12]
 8008b5e:	f7ff ff49 	bl	80089f4 <SPI_WaitFlagStateUntilTimeout>
 8008b62:	4603      	mov	r3, r0
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d02d      	beq.n	8008bc4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b6c:	f043 0220 	orr.w	r2, r3, #32
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8008b74:	2303      	movs	r3, #3
 8008b76:	e026      	b.n	8008bc6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	9300      	str	r3, [sp, #0]
 8008b7c:	68bb      	ldr	r3, [r7, #8]
 8008b7e:	2200      	movs	r2, #0
 8008b80:	2101      	movs	r1, #1
 8008b82:	68f8      	ldr	r0, [r7, #12]
 8008b84:	f7ff ff36 	bl	80089f4 <SPI_WaitFlagStateUntilTimeout>
 8008b88:	4603      	mov	r3, r0
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d01a      	beq.n	8008bc4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b92:	f043 0220 	orr.w	r2, r3, #32
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8008b9a:	2303      	movs	r3, #3
 8008b9c:	e013      	b.n	8008bc6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	9300      	str	r3, [sp, #0]
 8008ba2:	68bb      	ldr	r3, [r7, #8]
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	2101      	movs	r1, #1
 8008ba8:	68f8      	ldr	r0, [r7, #12]
 8008baa:	f7ff ff23 	bl	80089f4 <SPI_WaitFlagStateUntilTimeout>
 8008bae:	4603      	mov	r3, r0
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d007      	beq.n	8008bc4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008bb8:	f043 0220 	orr.w	r2, r3, #32
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008bc0:	2303      	movs	r3, #3
 8008bc2:	e000      	b.n	8008bc6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8008bc4:	2300      	movs	r3, #0
}
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	3710      	adds	r7, #16
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	bd80      	pop	{r7, pc}
	...

08008bd0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008bd0:	b580      	push	{r7, lr}
 8008bd2:	b088      	sub	sp, #32
 8008bd4:	af02      	add	r7, sp, #8
 8008bd6:	60f8      	str	r0, [r7, #12]
 8008bd8:	60b9      	str	r1, [r7, #8]
 8008bda:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	9300      	str	r3, [sp, #0]
 8008be0:	68bb      	ldr	r3, [r7, #8]
 8008be2:	2201      	movs	r2, #1
 8008be4:	2102      	movs	r1, #2
 8008be6:	68f8      	ldr	r0, [r7, #12]
 8008be8:	f7ff ff04 	bl	80089f4 <SPI_WaitFlagStateUntilTimeout>
 8008bec:	4603      	mov	r3, r0
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d007      	beq.n	8008c02 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008bf6:	f043 0220 	orr.w	r2, r3, #32
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8008bfe:	2303      	movs	r3, #3
 8008c00:	e032      	b.n	8008c68 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008c02:	4b1b      	ldr	r3, [pc, #108]	@ (8008c70 <SPI_EndRxTxTransaction+0xa0>)
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	4a1b      	ldr	r2, [pc, #108]	@ (8008c74 <SPI_EndRxTxTransaction+0xa4>)
 8008c08:	fba2 2303 	umull	r2, r3, r2, r3
 8008c0c:	0d5b      	lsrs	r3, r3, #21
 8008c0e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008c12:	fb02 f303 	mul.w	r3, r2, r3
 8008c16:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	685b      	ldr	r3, [r3, #4]
 8008c1c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008c20:	d112      	bne.n	8008c48 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	9300      	str	r3, [sp, #0]
 8008c26:	68bb      	ldr	r3, [r7, #8]
 8008c28:	2200      	movs	r2, #0
 8008c2a:	2180      	movs	r1, #128	@ 0x80
 8008c2c:	68f8      	ldr	r0, [r7, #12]
 8008c2e:	f7ff fee1 	bl	80089f4 <SPI_WaitFlagStateUntilTimeout>
 8008c32:	4603      	mov	r3, r0
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d016      	beq.n	8008c66 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c3c:	f043 0220 	orr.w	r2, r3, #32
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008c44:	2303      	movs	r3, #3
 8008c46:	e00f      	b.n	8008c68 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008c48:	697b      	ldr	r3, [r7, #20]
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d00a      	beq.n	8008c64 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8008c4e:	697b      	ldr	r3, [r7, #20]
 8008c50:	3b01      	subs	r3, #1
 8008c52:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	689b      	ldr	r3, [r3, #8]
 8008c5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c5e:	2b80      	cmp	r3, #128	@ 0x80
 8008c60:	d0f2      	beq.n	8008c48 <SPI_EndRxTxTransaction+0x78>
 8008c62:	e000      	b.n	8008c66 <SPI_EndRxTxTransaction+0x96>
        break;
 8008c64:	bf00      	nop
  }

  return HAL_OK;
 8008c66:	2300      	movs	r3, #0
}
 8008c68:	4618      	mov	r0, r3
 8008c6a:	3718      	adds	r7, #24
 8008c6c:	46bd      	mov	sp, r7
 8008c6e:	bd80      	pop	{r7, pc}
 8008c70:	200000ac 	.word	0x200000ac
 8008c74:	165e9f81 	.word	0x165e9f81

08008c78 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008c78:	b580      	push	{r7, lr}
 8008c7a:	b082      	sub	sp, #8
 8008c7c:	af00      	add	r7, sp, #0
 8008c7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d101      	bne.n	8008c8a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008c86:	2301      	movs	r3, #1
 8008c88:	e041      	b.n	8008d0e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008c90:	b2db      	uxtb	r3, r3
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d106      	bne.n	8008ca4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	2200      	movs	r2, #0
 8008c9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008c9e:	6878      	ldr	r0, [r7, #4]
 8008ca0:	f7fc f85e 	bl	8004d60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	2202      	movs	r2, #2
 8008ca8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681a      	ldr	r2, [r3, #0]
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	3304      	adds	r3, #4
 8008cb4:	4619      	mov	r1, r3
 8008cb6:	4610      	mov	r0, r2
 8008cb8:	f000 fe7c 	bl	80099b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	2201      	movs	r2, #1
 8008cc0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	2201      	movs	r2, #1
 8008cc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	2201      	movs	r2, #1
 8008cd0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	2201      	movs	r2, #1
 8008cd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2201      	movs	r2, #1
 8008ce0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	2201      	movs	r2, #1
 8008ce8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2201      	movs	r2, #1
 8008cf0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	2201      	movs	r2, #1
 8008cf8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	2201      	movs	r2, #1
 8008d00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2201      	movs	r2, #1
 8008d08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008d0c:	2300      	movs	r3, #0
}
 8008d0e:	4618      	mov	r0, r3
 8008d10:	3708      	adds	r7, #8
 8008d12:	46bd      	mov	sp, r7
 8008d14:	bd80      	pop	{r7, pc}
	...

08008d18 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008d18:	b480      	push	{r7}
 8008d1a:	b085      	sub	sp, #20
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008d26:	b2db      	uxtb	r3, r3
 8008d28:	2b01      	cmp	r3, #1
 8008d2a:	d001      	beq.n	8008d30 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008d2c:	2301      	movs	r3, #1
 8008d2e:	e044      	b.n	8008dba <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2202      	movs	r2, #2
 8008d34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	68da      	ldr	r2, [r3, #12]
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	f042 0201 	orr.w	r2, r2, #1
 8008d46:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	4a1e      	ldr	r2, [pc, #120]	@ (8008dc8 <HAL_TIM_Base_Start_IT+0xb0>)
 8008d4e:	4293      	cmp	r3, r2
 8008d50:	d018      	beq.n	8008d84 <HAL_TIM_Base_Start_IT+0x6c>
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d5a:	d013      	beq.n	8008d84 <HAL_TIM_Base_Start_IT+0x6c>
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	4a1a      	ldr	r2, [pc, #104]	@ (8008dcc <HAL_TIM_Base_Start_IT+0xb4>)
 8008d62:	4293      	cmp	r3, r2
 8008d64:	d00e      	beq.n	8008d84 <HAL_TIM_Base_Start_IT+0x6c>
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	4a19      	ldr	r2, [pc, #100]	@ (8008dd0 <HAL_TIM_Base_Start_IT+0xb8>)
 8008d6c:	4293      	cmp	r3, r2
 8008d6e:	d009      	beq.n	8008d84 <HAL_TIM_Base_Start_IT+0x6c>
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	4a17      	ldr	r2, [pc, #92]	@ (8008dd4 <HAL_TIM_Base_Start_IT+0xbc>)
 8008d76:	4293      	cmp	r3, r2
 8008d78:	d004      	beq.n	8008d84 <HAL_TIM_Base_Start_IT+0x6c>
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	4a16      	ldr	r2, [pc, #88]	@ (8008dd8 <HAL_TIM_Base_Start_IT+0xc0>)
 8008d80:	4293      	cmp	r3, r2
 8008d82:	d111      	bne.n	8008da8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	689b      	ldr	r3, [r3, #8]
 8008d8a:	f003 0307 	and.w	r3, r3, #7
 8008d8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	2b06      	cmp	r3, #6
 8008d94:	d010      	beq.n	8008db8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	681a      	ldr	r2, [r3, #0]
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	f042 0201 	orr.w	r2, r2, #1
 8008da4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008da6:	e007      	b.n	8008db8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	681a      	ldr	r2, [r3, #0]
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f042 0201 	orr.w	r2, r2, #1
 8008db6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008db8:	2300      	movs	r3, #0
}
 8008dba:	4618      	mov	r0, r3
 8008dbc:	3714      	adds	r7, #20
 8008dbe:	46bd      	mov	sp, r7
 8008dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc4:	4770      	bx	lr
 8008dc6:	bf00      	nop
 8008dc8:	40010000 	.word	0x40010000
 8008dcc:	40000400 	.word	0x40000400
 8008dd0:	40000800 	.word	0x40000800
 8008dd4:	40000c00 	.word	0x40000c00
 8008dd8:	40014000 	.word	0x40014000

08008ddc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008ddc:	b580      	push	{r7, lr}
 8008dde:	b082      	sub	sp, #8
 8008de0:	af00      	add	r7, sp, #0
 8008de2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d101      	bne.n	8008dee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008dea:	2301      	movs	r3, #1
 8008dec:	e041      	b.n	8008e72 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008df4:	b2db      	uxtb	r3, r3
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d106      	bne.n	8008e08 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008e02:	6878      	ldr	r0, [r7, #4]
 8008e04:	f000 f839 	bl	8008e7a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	2202      	movs	r2, #2
 8008e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681a      	ldr	r2, [r3, #0]
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	3304      	adds	r3, #4
 8008e18:	4619      	mov	r1, r3
 8008e1a:	4610      	mov	r0, r2
 8008e1c:	f000 fdca 	bl	80099b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	2201      	movs	r2, #1
 8008e24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	2201      	movs	r2, #1
 8008e2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	2201      	movs	r2, #1
 8008e34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	2201      	movs	r2, #1
 8008e3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2201      	movs	r2, #1
 8008e44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2201      	movs	r2, #1
 8008e4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2201      	movs	r2, #1
 8008e54:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2201      	movs	r2, #1
 8008e5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	2201      	movs	r2, #1
 8008e64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	2201      	movs	r2, #1
 8008e6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008e70:	2300      	movs	r3, #0
}
 8008e72:	4618      	mov	r0, r3
 8008e74:	3708      	adds	r7, #8
 8008e76:	46bd      	mov	sp, r7
 8008e78:	bd80      	pop	{r7, pc}

08008e7a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008e7a:	b480      	push	{r7}
 8008e7c:	b083      	sub	sp, #12
 8008e7e:	af00      	add	r7, sp, #0
 8008e80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008e82:	bf00      	nop
 8008e84:	370c      	adds	r7, #12
 8008e86:	46bd      	mov	sp, r7
 8008e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8c:	4770      	bx	lr
	...

08008e90 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008e90:	b580      	push	{r7, lr}
 8008e92:	b084      	sub	sp, #16
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	6078      	str	r0, [r7, #4]
 8008e98:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008e9a:	683b      	ldr	r3, [r7, #0]
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d109      	bne.n	8008eb4 <HAL_TIM_PWM_Start+0x24>
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008ea6:	b2db      	uxtb	r3, r3
 8008ea8:	2b01      	cmp	r3, #1
 8008eaa:	bf14      	ite	ne
 8008eac:	2301      	movne	r3, #1
 8008eae:	2300      	moveq	r3, #0
 8008eb0:	b2db      	uxtb	r3, r3
 8008eb2:	e022      	b.n	8008efa <HAL_TIM_PWM_Start+0x6a>
 8008eb4:	683b      	ldr	r3, [r7, #0]
 8008eb6:	2b04      	cmp	r3, #4
 8008eb8:	d109      	bne.n	8008ece <HAL_TIM_PWM_Start+0x3e>
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008ec0:	b2db      	uxtb	r3, r3
 8008ec2:	2b01      	cmp	r3, #1
 8008ec4:	bf14      	ite	ne
 8008ec6:	2301      	movne	r3, #1
 8008ec8:	2300      	moveq	r3, #0
 8008eca:	b2db      	uxtb	r3, r3
 8008ecc:	e015      	b.n	8008efa <HAL_TIM_PWM_Start+0x6a>
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	2b08      	cmp	r3, #8
 8008ed2:	d109      	bne.n	8008ee8 <HAL_TIM_PWM_Start+0x58>
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008eda:	b2db      	uxtb	r3, r3
 8008edc:	2b01      	cmp	r3, #1
 8008ede:	bf14      	ite	ne
 8008ee0:	2301      	movne	r3, #1
 8008ee2:	2300      	moveq	r3, #0
 8008ee4:	b2db      	uxtb	r3, r3
 8008ee6:	e008      	b.n	8008efa <HAL_TIM_PWM_Start+0x6a>
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008eee:	b2db      	uxtb	r3, r3
 8008ef0:	2b01      	cmp	r3, #1
 8008ef2:	bf14      	ite	ne
 8008ef4:	2301      	movne	r3, #1
 8008ef6:	2300      	moveq	r3, #0
 8008ef8:	b2db      	uxtb	r3, r3
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d001      	beq.n	8008f02 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008efe:	2301      	movs	r3, #1
 8008f00:	e068      	b.n	8008fd4 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008f02:	683b      	ldr	r3, [r7, #0]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d104      	bne.n	8008f12 <HAL_TIM_PWM_Start+0x82>
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	2202      	movs	r2, #2
 8008f0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008f10:	e013      	b.n	8008f3a <HAL_TIM_PWM_Start+0xaa>
 8008f12:	683b      	ldr	r3, [r7, #0]
 8008f14:	2b04      	cmp	r3, #4
 8008f16:	d104      	bne.n	8008f22 <HAL_TIM_PWM_Start+0x92>
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2202      	movs	r2, #2
 8008f1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008f20:	e00b      	b.n	8008f3a <HAL_TIM_PWM_Start+0xaa>
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	2b08      	cmp	r3, #8
 8008f26:	d104      	bne.n	8008f32 <HAL_TIM_PWM_Start+0xa2>
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	2202      	movs	r2, #2
 8008f2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008f30:	e003      	b.n	8008f3a <HAL_TIM_PWM_Start+0xaa>
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	2202      	movs	r2, #2
 8008f36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	2201      	movs	r2, #1
 8008f40:	6839      	ldr	r1, [r7, #0]
 8008f42:	4618      	mov	r0, r3
 8008f44:	f001 f906 	bl	800a154 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	4a23      	ldr	r2, [pc, #140]	@ (8008fdc <HAL_TIM_PWM_Start+0x14c>)
 8008f4e:	4293      	cmp	r3, r2
 8008f50:	d107      	bne.n	8008f62 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008f60:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	4a1d      	ldr	r2, [pc, #116]	@ (8008fdc <HAL_TIM_PWM_Start+0x14c>)
 8008f68:	4293      	cmp	r3, r2
 8008f6a:	d018      	beq.n	8008f9e <HAL_TIM_PWM_Start+0x10e>
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f74:	d013      	beq.n	8008f9e <HAL_TIM_PWM_Start+0x10e>
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	4a19      	ldr	r2, [pc, #100]	@ (8008fe0 <HAL_TIM_PWM_Start+0x150>)
 8008f7c:	4293      	cmp	r3, r2
 8008f7e:	d00e      	beq.n	8008f9e <HAL_TIM_PWM_Start+0x10e>
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	4a17      	ldr	r2, [pc, #92]	@ (8008fe4 <HAL_TIM_PWM_Start+0x154>)
 8008f86:	4293      	cmp	r3, r2
 8008f88:	d009      	beq.n	8008f9e <HAL_TIM_PWM_Start+0x10e>
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	4a16      	ldr	r2, [pc, #88]	@ (8008fe8 <HAL_TIM_PWM_Start+0x158>)
 8008f90:	4293      	cmp	r3, r2
 8008f92:	d004      	beq.n	8008f9e <HAL_TIM_PWM_Start+0x10e>
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	4a14      	ldr	r2, [pc, #80]	@ (8008fec <HAL_TIM_PWM_Start+0x15c>)
 8008f9a:	4293      	cmp	r3, r2
 8008f9c:	d111      	bne.n	8008fc2 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	689b      	ldr	r3, [r3, #8]
 8008fa4:	f003 0307 	and.w	r3, r3, #7
 8008fa8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	2b06      	cmp	r3, #6
 8008fae:	d010      	beq.n	8008fd2 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	681a      	ldr	r2, [r3, #0]
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	f042 0201 	orr.w	r2, r2, #1
 8008fbe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008fc0:	e007      	b.n	8008fd2 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	681a      	ldr	r2, [r3, #0]
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	f042 0201 	orr.w	r2, r2, #1
 8008fd0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008fd2:	2300      	movs	r3, #0
}
 8008fd4:	4618      	mov	r0, r3
 8008fd6:	3710      	adds	r7, #16
 8008fd8:	46bd      	mov	sp, r7
 8008fda:	bd80      	pop	{r7, pc}
 8008fdc:	40010000 	.word	0x40010000
 8008fe0:	40000400 	.word	0x40000400
 8008fe4:	40000800 	.word	0x40000800
 8008fe8:	40000c00 	.word	0x40000c00
 8008fec:	40014000 	.word	0x40014000

08008ff0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	b082      	sub	sp, #8
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d101      	bne.n	8009002 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8008ffe:	2301      	movs	r3, #1
 8009000:	e041      	b.n	8009086 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009008:	b2db      	uxtb	r3, r3
 800900a:	2b00      	cmp	r3, #0
 800900c:	d106      	bne.n	800901c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	2200      	movs	r2, #0
 8009012:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8009016:	6878      	ldr	r0, [r7, #4]
 8009018:	f7fb fe52 	bl	8004cc0 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	2202      	movs	r2, #2
 8009020:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681a      	ldr	r2, [r3, #0]
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	3304      	adds	r3, #4
 800902c:	4619      	mov	r1, r3
 800902e:	4610      	mov	r0, r2
 8009030:	f000 fcc0 	bl	80099b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	2201      	movs	r2, #1
 8009038:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	2201      	movs	r2, #1
 8009040:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	2201      	movs	r2, #1
 8009048:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	2201      	movs	r2, #1
 8009050:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2201      	movs	r2, #1
 8009058:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	2201      	movs	r2, #1
 8009060:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	2201      	movs	r2, #1
 8009068:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2201      	movs	r2, #1
 8009070:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	2201      	movs	r2, #1
 8009078:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	2201      	movs	r2, #1
 8009080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009084:	2300      	movs	r3, #0
}
 8009086:	4618      	mov	r0, r3
 8009088:	3708      	adds	r7, #8
 800908a:	46bd      	mov	sp, r7
 800908c:	bd80      	pop	{r7, pc}
	...

08009090 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009090:	b580      	push	{r7, lr}
 8009092:	b084      	sub	sp, #16
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
 8009098:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800909a:	2300      	movs	r3, #0
 800909c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d104      	bne.n	80090ae <HAL_TIM_IC_Start_IT+0x1e>
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80090aa:	b2db      	uxtb	r3, r3
 80090ac:	e013      	b.n	80090d6 <HAL_TIM_IC_Start_IT+0x46>
 80090ae:	683b      	ldr	r3, [r7, #0]
 80090b0:	2b04      	cmp	r3, #4
 80090b2:	d104      	bne.n	80090be <HAL_TIM_IC_Start_IT+0x2e>
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80090ba:	b2db      	uxtb	r3, r3
 80090bc:	e00b      	b.n	80090d6 <HAL_TIM_IC_Start_IT+0x46>
 80090be:	683b      	ldr	r3, [r7, #0]
 80090c0:	2b08      	cmp	r3, #8
 80090c2:	d104      	bne.n	80090ce <HAL_TIM_IC_Start_IT+0x3e>
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80090ca:	b2db      	uxtb	r3, r3
 80090cc:	e003      	b.n	80090d6 <HAL_TIM_IC_Start_IT+0x46>
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80090d4:	b2db      	uxtb	r3, r3
 80090d6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80090d8:	683b      	ldr	r3, [r7, #0]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d104      	bne.n	80090e8 <HAL_TIM_IC_Start_IT+0x58>
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80090e4:	b2db      	uxtb	r3, r3
 80090e6:	e013      	b.n	8009110 <HAL_TIM_IC_Start_IT+0x80>
 80090e8:	683b      	ldr	r3, [r7, #0]
 80090ea:	2b04      	cmp	r3, #4
 80090ec:	d104      	bne.n	80090f8 <HAL_TIM_IC_Start_IT+0x68>
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80090f4:	b2db      	uxtb	r3, r3
 80090f6:	e00b      	b.n	8009110 <HAL_TIM_IC_Start_IT+0x80>
 80090f8:	683b      	ldr	r3, [r7, #0]
 80090fa:	2b08      	cmp	r3, #8
 80090fc:	d104      	bne.n	8009108 <HAL_TIM_IC_Start_IT+0x78>
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009104:	b2db      	uxtb	r3, r3
 8009106:	e003      	b.n	8009110 <HAL_TIM_IC_Start_IT+0x80>
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800910e:	b2db      	uxtb	r3, r3
 8009110:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8009112:	7bbb      	ldrb	r3, [r7, #14]
 8009114:	2b01      	cmp	r3, #1
 8009116:	d102      	bne.n	800911e <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8009118:	7b7b      	ldrb	r3, [r7, #13]
 800911a:	2b01      	cmp	r3, #1
 800911c:	d001      	beq.n	8009122 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800911e:	2301      	movs	r3, #1
 8009120:	e0c2      	b.n	80092a8 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009122:	683b      	ldr	r3, [r7, #0]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d104      	bne.n	8009132 <HAL_TIM_IC_Start_IT+0xa2>
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	2202      	movs	r2, #2
 800912c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009130:	e013      	b.n	800915a <HAL_TIM_IC_Start_IT+0xca>
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	2b04      	cmp	r3, #4
 8009136:	d104      	bne.n	8009142 <HAL_TIM_IC_Start_IT+0xb2>
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	2202      	movs	r2, #2
 800913c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009140:	e00b      	b.n	800915a <HAL_TIM_IC_Start_IT+0xca>
 8009142:	683b      	ldr	r3, [r7, #0]
 8009144:	2b08      	cmp	r3, #8
 8009146:	d104      	bne.n	8009152 <HAL_TIM_IC_Start_IT+0xc2>
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	2202      	movs	r2, #2
 800914c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009150:	e003      	b.n	800915a <HAL_TIM_IC_Start_IT+0xca>
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	2202      	movs	r2, #2
 8009156:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800915a:	683b      	ldr	r3, [r7, #0]
 800915c:	2b00      	cmp	r3, #0
 800915e:	d104      	bne.n	800916a <HAL_TIM_IC_Start_IT+0xda>
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2202      	movs	r2, #2
 8009164:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009168:	e013      	b.n	8009192 <HAL_TIM_IC_Start_IT+0x102>
 800916a:	683b      	ldr	r3, [r7, #0]
 800916c:	2b04      	cmp	r3, #4
 800916e:	d104      	bne.n	800917a <HAL_TIM_IC_Start_IT+0xea>
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	2202      	movs	r2, #2
 8009174:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009178:	e00b      	b.n	8009192 <HAL_TIM_IC_Start_IT+0x102>
 800917a:	683b      	ldr	r3, [r7, #0]
 800917c:	2b08      	cmp	r3, #8
 800917e:	d104      	bne.n	800918a <HAL_TIM_IC_Start_IT+0xfa>
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	2202      	movs	r2, #2
 8009184:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009188:	e003      	b.n	8009192 <HAL_TIM_IC_Start_IT+0x102>
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	2202      	movs	r2, #2
 800918e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8009192:	683b      	ldr	r3, [r7, #0]
 8009194:	2b0c      	cmp	r3, #12
 8009196:	d841      	bhi.n	800921c <HAL_TIM_IC_Start_IT+0x18c>
 8009198:	a201      	add	r2, pc, #4	@ (adr r2, 80091a0 <HAL_TIM_IC_Start_IT+0x110>)
 800919a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800919e:	bf00      	nop
 80091a0:	080091d5 	.word	0x080091d5
 80091a4:	0800921d 	.word	0x0800921d
 80091a8:	0800921d 	.word	0x0800921d
 80091ac:	0800921d 	.word	0x0800921d
 80091b0:	080091e7 	.word	0x080091e7
 80091b4:	0800921d 	.word	0x0800921d
 80091b8:	0800921d 	.word	0x0800921d
 80091bc:	0800921d 	.word	0x0800921d
 80091c0:	080091f9 	.word	0x080091f9
 80091c4:	0800921d 	.word	0x0800921d
 80091c8:	0800921d 	.word	0x0800921d
 80091cc:	0800921d 	.word	0x0800921d
 80091d0:	0800920b 	.word	0x0800920b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	68da      	ldr	r2, [r3, #12]
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	f042 0202 	orr.w	r2, r2, #2
 80091e2:	60da      	str	r2, [r3, #12]
      break;
 80091e4:	e01d      	b.n	8009222 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	68da      	ldr	r2, [r3, #12]
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	f042 0204 	orr.w	r2, r2, #4
 80091f4:	60da      	str	r2, [r3, #12]
      break;
 80091f6:	e014      	b.n	8009222 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	68da      	ldr	r2, [r3, #12]
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	f042 0208 	orr.w	r2, r2, #8
 8009206:	60da      	str	r2, [r3, #12]
      break;
 8009208:	e00b      	b.n	8009222 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	68da      	ldr	r2, [r3, #12]
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	f042 0210 	orr.w	r2, r2, #16
 8009218:	60da      	str	r2, [r3, #12]
      break;
 800921a:	e002      	b.n	8009222 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800921c:	2301      	movs	r3, #1
 800921e:	73fb      	strb	r3, [r7, #15]
      break;
 8009220:	bf00      	nop
  }

  if (status == HAL_OK)
 8009222:	7bfb      	ldrb	r3, [r7, #15]
 8009224:	2b00      	cmp	r3, #0
 8009226:	d13e      	bne.n	80092a6 <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	2201      	movs	r2, #1
 800922e:	6839      	ldr	r1, [r7, #0]
 8009230:	4618      	mov	r0, r3
 8009232:	f000 ff8f 	bl	800a154 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	4a1d      	ldr	r2, [pc, #116]	@ (80092b0 <HAL_TIM_IC_Start_IT+0x220>)
 800923c:	4293      	cmp	r3, r2
 800923e:	d018      	beq.n	8009272 <HAL_TIM_IC_Start_IT+0x1e2>
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009248:	d013      	beq.n	8009272 <HAL_TIM_IC_Start_IT+0x1e2>
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	4a19      	ldr	r2, [pc, #100]	@ (80092b4 <HAL_TIM_IC_Start_IT+0x224>)
 8009250:	4293      	cmp	r3, r2
 8009252:	d00e      	beq.n	8009272 <HAL_TIM_IC_Start_IT+0x1e2>
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	4a17      	ldr	r2, [pc, #92]	@ (80092b8 <HAL_TIM_IC_Start_IT+0x228>)
 800925a:	4293      	cmp	r3, r2
 800925c:	d009      	beq.n	8009272 <HAL_TIM_IC_Start_IT+0x1e2>
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	4a16      	ldr	r2, [pc, #88]	@ (80092bc <HAL_TIM_IC_Start_IT+0x22c>)
 8009264:	4293      	cmp	r3, r2
 8009266:	d004      	beq.n	8009272 <HAL_TIM_IC_Start_IT+0x1e2>
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	4a14      	ldr	r2, [pc, #80]	@ (80092c0 <HAL_TIM_IC_Start_IT+0x230>)
 800926e:	4293      	cmp	r3, r2
 8009270:	d111      	bne.n	8009296 <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	689b      	ldr	r3, [r3, #8]
 8009278:	f003 0307 	and.w	r3, r3, #7
 800927c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800927e:	68bb      	ldr	r3, [r7, #8]
 8009280:	2b06      	cmp	r3, #6
 8009282:	d010      	beq.n	80092a6 <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	681a      	ldr	r2, [r3, #0]
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	f042 0201 	orr.w	r2, r2, #1
 8009292:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009294:	e007      	b.n	80092a6 <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	681a      	ldr	r2, [r3, #0]
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	f042 0201 	orr.w	r2, r2, #1
 80092a4:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80092a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80092a8:	4618      	mov	r0, r3
 80092aa:	3710      	adds	r7, #16
 80092ac:	46bd      	mov	sp, r7
 80092ae:	bd80      	pop	{r7, pc}
 80092b0:	40010000 	.word	0x40010000
 80092b4:	40000400 	.word	0x40000400
 80092b8:	40000800 	.word	0x40000800
 80092bc:	40000c00 	.word	0x40000c00
 80092c0:	40014000 	.word	0x40014000

080092c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80092c4:	b580      	push	{r7, lr}
 80092c6:	b084      	sub	sp, #16
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	68db      	ldr	r3, [r3, #12]
 80092d2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	691b      	ldr	r3, [r3, #16]
 80092da:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80092dc:	68bb      	ldr	r3, [r7, #8]
 80092de:	f003 0302 	and.w	r3, r3, #2
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d020      	beq.n	8009328 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	f003 0302 	and.w	r3, r3, #2
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d01b      	beq.n	8009328 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	f06f 0202 	mvn.w	r2, #2
 80092f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	2201      	movs	r2, #1
 80092fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	699b      	ldr	r3, [r3, #24]
 8009306:	f003 0303 	and.w	r3, r3, #3
 800930a:	2b00      	cmp	r3, #0
 800930c:	d003      	beq.n	8009316 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800930e:	6878      	ldr	r0, [r7, #4]
 8009310:	f7fb f8b4 	bl	800447c <HAL_TIM_IC_CaptureCallback>
 8009314:	e005      	b.n	8009322 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009316:	6878      	ldr	r0, [r7, #4]
 8009318:	f000 fb2e 	bl	8009978 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800931c:	6878      	ldr	r0, [r7, #4]
 800931e:	f000 fb35 	bl	800998c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	2200      	movs	r2, #0
 8009326:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009328:	68bb      	ldr	r3, [r7, #8]
 800932a:	f003 0304 	and.w	r3, r3, #4
 800932e:	2b00      	cmp	r3, #0
 8009330:	d020      	beq.n	8009374 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	f003 0304 	and.w	r3, r3, #4
 8009338:	2b00      	cmp	r3, #0
 800933a:	d01b      	beq.n	8009374 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	f06f 0204 	mvn.w	r2, #4
 8009344:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	2202      	movs	r2, #2
 800934a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	699b      	ldr	r3, [r3, #24]
 8009352:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009356:	2b00      	cmp	r3, #0
 8009358:	d003      	beq.n	8009362 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800935a:	6878      	ldr	r0, [r7, #4]
 800935c:	f7fb f88e 	bl	800447c <HAL_TIM_IC_CaptureCallback>
 8009360:	e005      	b.n	800936e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009362:	6878      	ldr	r0, [r7, #4]
 8009364:	f000 fb08 	bl	8009978 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009368:	6878      	ldr	r0, [r7, #4]
 800936a:	f000 fb0f 	bl	800998c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	2200      	movs	r2, #0
 8009372:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009374:	68bb      	ldr	r3, [r7, #8]
 8009376:	f003 0308 	and.w	r3, r3, #8
 800937a:	2b00      	cmp	r3, #0
 800937c:	d020      	beq.n	80093c0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	f003 0308 	and.w	r3, r3, #8
 8009384:	2b00      	cmp	r3, #0
 8009386:	d01b      	beq.n	80093c0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	f06f 0208 	mvn.w	r2, #8
 8009390:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	2204      	movs	r2, #4
 8009396:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	69db      	ldr	r3, [r3, #28]
 800939e:	f003 0303 	and.w	r3, r3, #3
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d003      	beq.n	80093ae <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80093a6:	6878      	ldr	r0, [r7, #4]
 80093a8:	f7fb f868 	bl	800447c <HAL_TIM_IC_CaptureCallback>
 80093ac:	e005      	b.n	80093ba <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80093ae:	6878      	ldr	r0, [r7, #4]
 80093b0:	f000 fae2 	bl	8009978 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80093b4:	6878      	ldr	r0, [r7, #4]
 80093b6:	f000 fae9 	bl	800998c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	2200      	movs	r2, #0
 80093be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80093c0:	68bb      	ldr	r3, [r7, #8]
 80093c2:	f003 0310 	and.w	r3, r3, #16
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d020      	beq.n	800940c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	f003 0310 	and.w	r3, r3, #16
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d01b      	beq.n	800940c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	f06f 0210 	mvn.w	r2, #16
 80093dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	2208      	movs	r2, #8
 80093e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	69db      	ldr	r3, [r3, #28]
 80093ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d003      	beq.n	80093fa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80093f2:	6878      	ldr	r0, [r7, #4]
 80093f4:	f7fb f842 	bl	800447c <HAL_TIM_IC_CaptureCallback>
 80093f8:	e005      	b.n	8009406 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80093fa:	6878      	ldr	r0, [r7, #4]
 80093fc:	f000 fabc 	bl	8009978 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009400:	6878      	ldr	r0, [r7, #4]
 8009402:	f000 fac3 	bl	800998c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	2200      	movs	r2, #0
 800940a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800940c:	68bb      	ldr	r3, [r7, #8]
 800940e:	f003 0301 	and.w	r3, r3, #1
 8009412:	2b00      	cmp	r3, #0
 8009414:	d00c      	beq.n	8009430 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	f003 0301 	and.w	r3, r3, #1
 800941c:	2b00      	cmp	r3, #0
 800941e:	d007      	beq.n	8009430 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	f06f 0201 	mvn.w	r2, #1
 8009428:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800942a:	6878      	ldr	r0, [r7, #4]
 800942c:	f7fb f83c 	bl	80044a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8009430:	68bb      	ldr	r3, [r7, #8]
 8009432:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009436:	2b00      	cmp	r3, #0
 8009438:	d00c      	beq.n	8009454 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009440:	2b00      	cmp	r3, #0
 8009442:	d007      	beq.n	8009454 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800944c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800944e:	6878      	ldr	r0, [r7, #4]
 8009450:	f000 ff1e 	bl	800a290 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009454:	68bb      	ldr	r3, [r7, #8]
 8009456:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800945a:	2b00      	cmp	r3, #0
 800945c:	d00c      	beq.n	8009478 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009464:	2b00      	cmp	r3, #0
 8009466:	d007      	beq.n	8009478 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009470:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009472:	6878      	ldr	r0, [r7, #4]
 8009474:	f000 fa94 	bl	80099a0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009478:	68bb      	ldr	r3, [r7, #8]
 800947a:	f003 0320 	and.w	r3, r3, #32
 800947e:	2b00      	cmp	r3, #0
 8009480:	d00c      	beq.n	800949c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	f003 0320 	and.w	r3, r3, #32
 8009488:	2b00      	cmp	r3, #0
 800948a:	d007      	beq.n	800949c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	f06f 0220 	mvn.w	r2, #32
 8009494:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009496:	6878      	ldr	r0, [r7, #4]
 8009498:	f000 fef0 	bl	800a27c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800949c:	bf00      	nop
 800949e:	3710      	adds	r7, #16
 80094a0:	46bd      	mov	sp, r7
 80094a2:	bd80      	pop	{r7, pc}

080094a4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80094a4:	b580      	push	{r7, lr}
 80094a6:	b086      	sub	sp, #24
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	60f8      	str	r0, [r7, #12]
 80094ac:	60b9      	str	r1, [r7, #8]
 80094ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80094b0:	2300      	movs	r3, #0
 80094b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80094ba:	2b01      	cmp	r3, #1
 80094bc:	d101      	bne.n	80094c2 <HAL_TIM_IC_ConfigChannel+0x1e>
 80094be:	2302      	movs	r3, #2
 80094c0:	e088      	b.n	80095d4 <HAL_TIM_IC_ConfigChannel+0x130>
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	2201      	movs	r2, #1
 80094c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d11b      	bne.n	8009508 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80094d4:	68bb      	ldr	r3, [r7, #8]
 80094d6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80094d8:	68bb      	ldr	r3, [r7, #8]
 80094da:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80094dc:	68bb      	ldr	r3, [r7, #8]
 80094de:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80094e0:	f000 fc80 	bl	8009de4 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	699a      	ldr	r2, [r3, #24]
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	f022 020c 	bic.w	r2, r2, #12
 80094f2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	6999      	ldr	r1, [r3, #24]
 80094fa:	68bb      	ldr	r3, [r7, #8]
 80094fc:	689a      	ldr	r2, [r3, #8]
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	430a      	orrs	r2, r1
 8009504:	619a      	str	r2, [r3, #24]
 8009506:	e060      	b.n	80095ca <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	2b04      	cmp	r3, #4
 800950c:	d11c      	bne.n	8009548 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8009512:	68bb      	ldr	r3, [r7, #8]
 8009514:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8009516:	68bb      	ldr	r3, [r7, #8]
 8009518:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800951a:	68bb      	ldr	r3, [r7, #8]
 800951c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800951e:	f000 fcf8 	bl	8009f12 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	699a      	ldr	r2, [r3, #24]
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8009530:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	6999      	ldr	r1, [r3, #24]
 8009538:	68bb      	ldr	r3, [r7, #8]
 800953a:	689b      	ldr	r3, [r3, #8]
 800953c:	021a      	lsls	r2, r3, #8
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	430a      	orrs	r2, r1
 8009544:	619a      	str	r2, [r3, #24]
 8009546:	e040      	b.n	80095ca <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	2b08      	cmp	r3, #8
 800954c:	d11b      	bne.n	8009586 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8009552:	68bb      	ldr	r3, [r7, #8]
 8009554:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8009556:	68bb      	ldr	r3, [r7, #8]
 8009558:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800955a:	68bb      	ldr	r3, [r7, #8]
 800955c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800955e:	f000 fd45 	bl	8009fec <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	69da      	ldr	r2, [r3, #28]
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	f022 020c 	bic.w	r2, r2, #12
 8009570:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	69d9      	ldr	r1, [r3, #28]
 8009578:	68bb      	ldr	r3, [r7, #8]
 800957a:	689a      	ldr	r2, [r3, #8]
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	430a      	orrs	r2, r1
 8009582:	61da      	str	r2, [r3, #28]
 8009584:	e021      	b.n	80095ca <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	2b0c      	cmp	r3, #12
 800958a:	d11c      	bne.n	80095c6 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8009590:	68bb      	ldr	r3, [r7, #8]
 8009592:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8009594:	68bb      	ldr	r3, [r7, #8]
 8009596:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8009598:	68bb      	ldr	r3, [r7, #8]
 800959a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800959c:	f000 fd62 	bl	800a064 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	69da      	ldr	r2, [r3, #28]
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80095ae:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	69d9      	ldr	r1, [r3, #28]
 80095b6:	68bb      	ldr	r3, [r7, #8]
 80095b8:	689b      	ldr	r3, [r3, #8]
 80095ba:	021a      	lsls	r2, r3, #8
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	430a      	orrs	r2, r1
 80095c2:	61da      	str	r2, [r3, #28]
 80095c4:	e001      	b.n	80095ca <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80095c6:	2301      	movs	r3, #1
 80095c8:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	2200      	movs	r2, #0
 80095ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80095d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80095d4:	4618      	mov	r0, r3
 80095d6:	3718      	adds	r7, #24
 80095d8:	46bd      	mov	sp, r7
 80095da:	bd80      	pop	{r7, pc}

080095dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80095dc:	b580      	push	{r7, lr}
 80095de:	b086      	sub	sp, #24
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	60f8      	str	r0, [r7, #12]
 80095e4:	60b9      	str	r1, [r7, #8]
 80095e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80095e8:	2300      	movs	r3, #0
 80095ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80095f2:	2b01      	cmp	r3, #1
 80095f4:	d101      	bne.n	80095fa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80095f6:	2302      	movs	r3, #2
 80095f8:	e0ae      	b.n	8009758 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	2201      	movs	r2, #1
 80095fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	2b0c      	cmp	r3, #12
 8009606:	f200 809f 	bhi.w	8009748 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800960a:	a201      	add	r2, pc, #4	@ (adr r2, 8009610 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800960c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009610:	08009645 	.word	0x08009645
 8009614:	08009749 	.word	0x08009749
 8009618:	08009749 	.word	0x08009749
 800961c:	08009749 	.word	0x08009749
 8009620:	08009685 	.word	0x08009685
 8009624:	08009749 	.word	0x08009749
 8009628:	08009749 	.word	0x08009749
 800962c:	08009749 	.word	0x08009749
 8009630:	080096c7 	.word	0x080096c7
 8009634:	08009749 	.word	0x08009749
 8009638:	08009749 	.word	0x08009749
 800963c:	08009749 	.word	0x08009749
 8009640:	08009707 	.word	0x08009707
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	68b9      	ldr	r1, [r7, #8]
 800964a:	4618      	mov	r0, r3
 800964c:	f000 fa3e 	bl	8009acc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	699a      	ldr	r2, [r3, #24]
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	f042 0208 	orr.w	r2, r2, #8
 800965e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	699a      	ldr	r2, [r3, #24]
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	f022 0204 	bic.w	r2, r2, #4
 800966e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	6999      	ldr	r1, [r3, #24]
 8009676:	68bb      	ldr	r3, [r7, #8]
 8009678:	691a      	ldr	r2, [r3, #16]
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	430a      	orrs	r2, r1
 8009680:	619a      	str	r2, [r3, #24]
      break;
 8009682:	e064      	b.n	800974e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	68b9      	ldr	r1, [r7, #8]
 800968a:	4618      	mov	r0, r3
 800968c:	f000 fa84 	bl	8009b98 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	699a      	ldr	r2, [r3, #24]
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800969e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	699a      	ldr	r2, [r3, #24]
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80096ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	6999      	ldr	r1, [r3, #24]
 80096b6:	68bb      	ldr	r3, [r7, #8]
 80096b8:	691b      	ldr	r3, [r3, #16]
 80096ba:	021a      	lsls	r2, r3, #8
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	430a      	orrs	r2, r1
 80096c2:	619a      	str	r2, [r3, #24]
      break;
 80096c4:	e043      	b.n	800974e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	68b9      	ldr	r1, [r7, #8]
 80096cc:	4618      	mov	r0, r3
 80096ce:	f000 facf 	bl	8009c70 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	69da      	ldr	r2, [r3, #28]
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	f042 0208 	orr.w	r2, r2, #8
 80096e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	69da      	ldr	r2, [r3, #28]
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	f022 0204 	bic.w	r2, r2, #4
 80096f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	69d9      	ldr	r1, [r3, #28]
 80096f8:	68bb      	ldr	r3, [r7, #8]
 80096fa:	691a      	ldr	r2, [r3, #16]
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	430a      	orrs	r2, r1
 8009702:	61da      	str	r2, [r3, #28]
      break;
 8009704:	e023      	b.n	800974e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	68b9      	ldr	r1, [r7, #8]
 800970c:	4618      	mov	r0, r3
 800970e:	f000 fb19 	bl	8009d44 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	69da      	ldr	r2, [r3, #28]
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009720:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	69da      	ldr	r2, [r3, #28]
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009730:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	69d9      	ldr	r1, [r3, #28]
 8009738:	68bb      	ldr	r3, [r7, #8]
 800973a:	691b      	ldr	r3, [r3, #16]
 800973c:	021a      	lsls	r2, r3, #8
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	430a      	orrs	r2, r1
 8009744:	61da      	str	r2, [r3, #28]
      break;
 8009746:	e002      	b.n	800974e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009748:	2301      	movs	r3, #1
 800974a:	75fb      	strb	r3, [r7, #23]
      break;
 800974c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	2200      	movs	r2, #0
 8009752:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009756:	7dfb      	ldrb	r3, [r7, #23]
}
 8009758:	4618      	mov	r0, r3
 800975a:	3718      	adds	r7, #24
 800975c:	46bd      	mov	sp, r7
 800975e:	bd80      	pop	{r7, pc}

08009760 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009760:	b580      	push	{r7, lr}
 8009762:	b084      	sub	sp, #16
 8009764:	af00      	add	r7, sp, #0
 8009766:	6078      	str	r0, [r7, #4]
 8009768:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800976a:	2300      	movs	r3, #0
 800976c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009774:	2b01      	cmp	r3, #1
 8009776:	d101      	bne.n	800977c <HAL_TIM_ConfigClockSource+0x1c>
 8009778:	2302      	movs	r3, #2
 800977a:	e0b4      	b.n	80098e6 <HAL_TIM_ConfigClockSource+0x186>
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	2201      	movs	r2, #1
 8009780:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	2202      	movs	r2, #2
 8009788:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	689b      	ldr	r3, [r3, #8]
 8009792:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009794:	68bb      	ldr	r3, [r7, #8]
 8009796:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800979a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800979c:	68bb      	ldr	r3, [r7, #8]
 800979e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80097a2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	68ba      	ldr	r2, [r7, #8]
 80097aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80097ac:	683b      	ldr	r3, [r7, #0]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80097b4:	d03e      	beq.n	8009834 <HAL_TIM_ConfigClockSource+0xd4>
 80097b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80097ba:	f200 8087 	bhi.w	80098cc <HAL_TIM_ConfigClockSource+0x16c>
 80097be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80097c2:	f000 8086 	beq.w	80098d2 <HAL_TIM_ConfigClockSource+0x172>
 80097c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80097ca:	d87f      	bhi.n	80098cc <HAL_TIM_ConfigClockSource+0x16c>
 80097cc:	2b70      	cmp	r3, #112	@ 0x70
 80097ce:	d01a      	beq.n	8009806 <HAL_TIM_ConfigClockSource+0xa6>
 80097d0:	2b70      	cmp	r3, #112	@ 0x70
 80097d2:	d87b      	bhi.n	80098cc <HAL_TIM_ConfigClockSource+0x16c>
 80097d4:	2b60      	cmp	r3, #96	@ 0x60
 80097d6:	d050      	beq.n	800987a <HAL_TIM_ConfigClockSource+0x11a>
 80097d8:	2b60      	cmp	r3, #96	@ 0x60
 80097da:	d877      	bhi.n	80098cc <HAL_TIM_ConfigClockSource+0x16c>
 80097dc:	2b50      	cmp	r3, #80	@ 0x50
 80097de:	d03c      	beq.n	800985a <HAL_TIM_ConfigClockSource+0xfa>
 80097e0:	2b50      	cmp	r3, #80	@ 0x50
 80097e2:	d873      	bhi.n	80098cc <HAL_TIM_ConfigClockSource+0x16c>
 80097e4:	2b40      	cmp	r3, #64	@ 0x40
 80097e6:	d058      	beq.n	800989a <HAL_TIM_ConfigClockSource+0x13a>
 80097e8:	2b40      	cmp	r3, #64	@ 0x40
 80097ea:	d86f      	bhi.n	80098cc <HAL_TIM_ConfigClockSource+0x16c>
 80097ec:	2b30      	cmp	r3, #48	@ 0x30
 80097ee:	d064      	beq.n	80098ba <HAL_TIM_ConfigClockSource+0x15a>
 80097f0:	2b30      	cmp	r3, #48	@ 0x30
 80097f2:	d86b      	bhi.n	80098cc <HAL_TIM_ConfigClockSource+0x16c>
 80097f4:	2b20      	cmp	r3, #32
 80097f6:	d060      	beq.n	80098ba <HAL_TIM_ConfigClockSource+0x15a>
 80097f8:	2b20      	cmp	r3, #32
 80097fa:	d867      	bhi.n	80098cc <HAL_TIM_ConfigClockSource+0x16c>
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d05c      	beq.n	80098ba <HAL_TIM_ConfigClockSource+0x15a>
 8009800:	2b10      	cmp	r3, #16
 8009802:	d05a      	beq.n	80098ba <HAL_TIM_ConfigClockSource+0x15a>
 8009804:	e062      	b.n	80098cc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800980a:	683b      	ldr	r3, [r7, #0]
 800980c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800980e:	683b      	ldr	r3, [r7, #0]
 8009810:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009812:	683b      	ldr	r3, [r7, #0]
 8009814:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009816:	f000 fc7d 	bl	800a114 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	689b      	ldr	r3, [r3, #8]
 8009820:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009822:	68bb      	ldr	r3, [r7, #8]
 8009824:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009828:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	68ba      	ldr	r2, [r7, #8]
 8009830:	609a      	str	r2, [r3, #8]
      break;
 8009832:	e04f      	b.n	80098d4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009838:	683b      	ldr	r3, [r7, #0]
 800983a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800983c:	683b      	ldr	r3, [r7, #0]
 800983e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009840:	683b      	ldr	r3, [r7, #0]
 8009842:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009844:	f000 fc66 	bl	800a114 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	689a      	ldr	r2, [r3, #8]
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009856:	609a      	str	r2, [r3, #8]
      break;
 8009858:	e03c      	b.n	80098d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800985e:	683b      	ldr	r3, [r7, #0]
 8009860:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009862:	683b      	ldr	r3, [r7, #0]
 8009864:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009866:	461a      	mov	r2, r3
 8009868:	f000 fb24 	bl	8009eb4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	2150      	movs	r1, #80	@ 0x50
 8009872:	4618      	mov	r0, r3
 8009874:	f000 fc33 	bl	800a0de <TIM_ITRx_SetConfig>
      break;
 8009878:	e02c      	b.n	80098d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800987e:	683b      	ldr	r3, [r7, #0]
 8009880:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009882:	683b      	ldr	r3, [r7, #0]
 8009884:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009886:	461a      	mov	r2, r3
 8009888:	f000 fb80 	bl	8009f8c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	2160      	movs	r1, #96	@ 0x60
 8009892:	4618      	mov	r0, r3
 8009894:	f000 fc23 	bl	800a0de <TIM_ITRx_SetConfig>
      break;
 8009898:	e01c      	b.n	80098d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800989e:	683b      	ldr	r3, [r7, #0]
 80098a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80098a2:	683b      	ldr	r3, [r7, #0]
 80098a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80098a6:	461a      	mov	r2, r3
 80098a8:	f000 fb04 	bl	8009eb4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	2140      	movs	r1, #64	@ 0x40
 80098b2:	4618      	mov	r0, r3
 80098b4:	f000 fc13 	bl	800a0de <TIM_ITRx_SetConfig>
      break;
 80098b8:	e00c      	b.n	80098d4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681a      	ldr	r2, [r3, #0]
 80098be:	683b      	ldr	r3, [r7, #0]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	4619      	mov	r1, r3
 80098c4:	4610      	mov	r0, r2
 80098c6:	f000 fc0a 	bl	800a0de <TIM_ITRx_SetConfig>
      break;
 80098ca:	e003      	b.n	80098d4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80098cc:	2301      	movs	r3, #1
 80098ce:	73fb      	strb	r3, [r7, #15]
      break;
 80098d0:	e000      	b.n	80098d4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80098d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	2201      	movs	r2, #1
 80098d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	2200      	movs	r2, #0
 80098e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80098e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80098e6:	4618      	mov	r0, r3
 80098e8:	3710      	adds	r7, #16
 80098ea:	46bd      	mov	sp, r7
 80098ec:	bd80      	pop	{r7, pc}
	...

080098f0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80098f0:	b480      	push	{r7}
 80098f2:	b085      	sub	sp, #20
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]
 80098f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80098fa:	2300      	movs	r3, #0
 80098fc:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80098fe:	683b      	ldr	r3, [r7, #0]
 8009900:	2b0c      	cmp	r3, #12
 8009902:	d831      	bhi.n	8009968 <HAL_TIM_ReadCapturedValue+0x78>
 8009904:	a201      	add	r2, pc, #4	@ (adr r2, 800990c <HAL_TIM_ReadCapturedValue+0x1c>)
 8009906:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800990a:	bf00      	nop
 800990c:	08009941 	.word	0x08009941
 8009910:	08009969 	.word	0x08009969
 8009914:	08009969 	.word	0x08009969
 8009918:	08009969 	.word	0x08009969
 800991c:	0800994b 	.word	0x0800994b
 8009920:	08009969 	.word	0x08009969
 8009924:	08009969 	.word	0x08009969
 8009928:	08009969 	.word	0x08009969
 800992c:	08009955 	.word	0x08009955
 8009930:	08009969 	.word	0x08009969
 8009934:	08009969 	.word	0x08009969
 8009938:	08009969 	.word	0x08009969
 800993c:	0800995f 	.word	0x0800995f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009946:	60fb      	str	r3, [r7, #12]

      break;
 8009948:	e00f      	b.n	800996a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009950:	60fb      	str	r3, [r7, #12]

      break;
 8009952:	e00a      	b.n	800996a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800995a:	60fb      	str	r3, [r7, #12]

      break;
 800995c:	e005      	b.n	800996a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009964:	60fb      	str	r3, [r7, #12]

      break;
 8009966:	e000      	b.n	800996a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8009968:	bf00      	nop
  }

  return tmpreg;
 800996a:	68fb      	ldr	r3, [r7, #12]
}
 800996c:	4618      	mov	r0, r3
 800996e:	3714      	adds	r7, #20
 8009970:	46bd      	mov	sp, r7
 8009972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009976:	4770      	bx	lr

08009978 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009978:	b480      	push	{r7}
 800997a:	b083      	sub	sp, #12
 800997c:	af00      	add	r7, sp, #0
 800997e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009980:	bf00      	nop
 8009982:	370c      	adds	r7, #12
 8009984:	46bd      	mov	sp, r7
 8009986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800998a:	4770      	bx	lr

0800998c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800998c:	b480      	push	{r7}
 800998e:	b083      	sub	sp, #12
 8009990:	af00      	add	r7, sp, #0
 8009992:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009994:	bf00      	nop
 8009996:	370c      	adds	r7, #12
 8009998:	46bd      	mov	sp, r7
 800999a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800999e:	4770      	bx	lr

080099a0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80099a0:	b480      	push	{r7}
 80099a2:	b083      	sub	sp, #12
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80099a8:	bf00      	nop
 80099aa:	370c      	adds	r7, #12
 80099ac:	46bd      	mov	sp, r7
 80099ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b2:	4770      	bx	lr

080099b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80099b4:	b480      	push	{r7}
 80099b6:	b085      	sub	sp, #20
 80099b8:	af00      	add	r7, sp, #0
 80099ba:	6078      	str	r0, [r7, #4]
 80099bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	4a3a      	ldr	r2, [pc, #232]	@ (8009ab0 <TIM_Base_SetConfig+0xfc>)
 80099c8:	4293      	cmp	r3, r2
 80099ca:	d00f      	beq.n	80099ec <TIM_Base_SetConfig+0x38>
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80099d2:	d00b      	beq.n	80099ec <TIM_Base_SetConfig+0x38>
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	4a37      	ldr	r2, [pc, #220]	@ (8009ab4 <TIM_Base_SetConfig+0x100>)
 80099d8:	4293      	cmp	r3, r2
 80099da:	d007      	beq.n	80099ec <TIM_Base_SetConfig+0x38>
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	4a36      	ldr	r2, [pc, #216]	@ (8009ab8 <TIM_Base_SetConfig+0x104>)
 80099e0:	4293      	cmp	r3, r2
 80099e2:	d003      	beq.n	80099ec <TIM_Base_SetConfig+0x38>
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	4a35      	ldr	r2, [pc, #212]	@ (8009abc <TIM_Base_SetConfig+0x108>)
 80099e8:	4293      	cmp	r3, r2
 80099ea:	d108      	bne.n	80099fe <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80099f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80099f4:	683b      	ldr	r3, [r7, #0]
 80099f6:	685b      	ldr	r3, [r3, #4]
 80099f8:	68fa      	ldr	r2, [r7, #12]
 80099fa:	4313      	orrs	r3, r2
 80099fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	4a2b      	ldr	r2, [pc, #172]	@ (8009ab0 <TIM_Base_SetConfig+0xfc>)
 8009a02:	4293      	cmp	r3, r2
 8009a04:	d01b      	beq.n	8009a3e <TIM_Base_SetConfig+0x8a>
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a0c:	d017      	beq.n	8009a3e <TIM_Base_SetConfig+0x8a>
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	4a28      	ldr	r2, [pc, #160]	@ (8009ab4 <TIM_Base_SetConfig+0x100>)
 8009a12:	4293      	cmp	r3, r2
 8009a14:	d013      	beq.n	8009a3e <TIM_Base_SetConfig+0x8a>
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	4a27      	ldr	r2, [pc, #156]	@ (8009ab8 <TIM_Base_SetConfig+0x104>)
 8009a1a:	4293      	cmp	r3, r2
 8009a1c:	d00f      	beq.n	8009a3e <TIM_Base_SetConfig+0x8a>
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	4a26      	ldr	r2, [pc, #152]	@ (8009abc <TIM_Base_SetConfig+0x108>)
 8009a22:	4293      	cmp	r3, r2
 8009a24:	d00b      	beq.n	8009a3e <TIM_Base_SetConfig+0x8a>
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	4a25      	ldr	r2, [pc, #148]	@ (8009ac0 <TIM_Base_SetConfig+0x10c>)
 8009a2a:	4293      	cmp	r3, r2
 8009a2c:	d007      	beq.n	8009a3e <TIM_Base_SetConfig+0x8a>
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	4a24      	ldr	r2, [pc, #144]	@ (8009ac4 <TIM_Base_SetConfig+0x110>)
 8009a32:	4293      	cmp	r3, r2
 8009a34:	d003      	beq.n	8009a3e <TIM_Base_SetConfig+0x8a>
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	4a23      	ldr	r2, [pc, #140]	@ (8009ac8 <TIM_Base_SetConfig+0x114>)
 8009a3a:	4293      	cmp	r3, r2
 8009a3c:	d108      	bne.n	8009a50 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009a44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	68db      	ldr	r3, [r3, #12]
 8009a4a:	68fa      	ldr	r2, [r7, #12]
 8009a4c:	4313      	orrs	r3, r2
 8009a4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009a56:	683b      	ldr	r3, [r7, #0]
 8009a58:	695b      	ldr	r3, [r3, #20]
 8009a5a:	4313      	orrs	r3, r2
 8009a5c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	68fa      	ldr	r2, [r7, #12]
 8009a62:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009a64:	683b      	ldr	r3, [r7, #0]
 8009a66:	689a      	ldr	r2, [r3, #8]
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009a6c:	683b      	ldr	r3, [r7, #0]
 8009a6e:	681a      	ldr	r2, [r3, #0]
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	4a0e      	ldr	r2, [pc, #56]	@ (8009ab0 <TIM_Base_SetConfig+0xfc>)
 8009a78:	4293      	cmp	r3, r2
 8009a7a:	d103      	bne.n	8009a84 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009a7c:	683b      	ldr	r3, [r7, #0]
 8009a7e:	691a      	ldr	r2, [r3, #16]
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	2201      	movs	r2, #1
 8009a88:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	691b      	ldr	r3, [r3, #16]
 8009a8e:	f003 0301 	and.w	r3, r3, #1
 8009a92:	2b01      	cmp	r3, #1
 8009a94:	d105      	bne.n	8009aa2 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	691b      	ldr	r3, [r3, #16]
 8009a9a:	f023 0201 	bic.w	r2, r3, #1
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	611a      	str	r2, [r3, #16]
  }
}
 8009aa2:	bf00      	nop
 8009aa4:	3714      	adds	r7, #20
 8009aa6:	46bd      	mov	sp, r7
 8009aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aac:	4770      	bx	lr
 8009aae:	bf00      	nop
 8009ab0:	40010000 	.word	0x40010000
 8009ab4:	40000400 	.word	0x40000400
 8009ab8:	40000800 	.word	0x40000800
 8009abc:	40000c00 	.word	0x40000c00
 8009ac0:	40014000 	.word	0x40014000
 8009ac4:	40014400 	.word	0x40014400
 8009ac8:	40014800 	.word	0x40014800

08009acc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009acc:	b480      	push	{r7}
 8009ace:	b087      	sub	sp, #28
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	6078      	str	r0, [r7, #4]
 8009ad4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	6a1b      	ldr	r3, [r3, #32]
 8009ada:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	6a1b      	ldr	r3, [r3, #32]
 8009ae0:	f023 0201 	bic.w	r2, r3, #1
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	685b      	ldr	r3, [r3, #4]
 8009aec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	699b      	ldr	r3, [r3, #24]
 8009af2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009afa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	f023 0303 	bic.w	r3, r3, #3
 8009b02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009b04:	683b      	ldr	r3, [r7, #0]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	68fa      	ldr	r2, [r7, #12]
 8009b0a:	4313      	orrs	r3, r2
 8009b0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009b0e:	697b      	ldr	r3, [r7, #20]
 8009b10:	f023 0302 	bic.w	r3, r3, #2
 8009b14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009b16:	683b      	ldr	r3, [r7, #0]
 8009b18:	689b      	ldr	r3, [r3, #8]
 8009b1a:	697a      	ldr	r2, [r7, #20]
 8009b1c:	4313      	orrs	r3, r2
 8009b1e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	4a1c      	ldr	r2, [pc, #112]	@ (8009b94 <TIM_OC1_SetConfig+0xc8>)
 8009b24:	4293      	cmp	r3, r2
 8009b26:	d10c      	bne.n	8009b42 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009b28:	697b      	ldr	r3, [r7, #20]
 8009b2a:	f023 0308 	bic.w	r3, r3, #8
 8009b2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009b30:	683b      	ldr	r3, [r7, #0]
 8009b32:	68db      	ldr	r3, [r3, #12]
 8009b34:	697a      	ldr	r2, [r7, #20]
 8009b36:	4313      	orrs	r3, r2
 8009b38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009b3a:	697b      	ldr	r3, [r7, #20]
 8009b3c:	f023 0304 	bic.w	r3, r3, #4
 8009b40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	4a13      	ldr	r2, [pc, #76]	@ (8009b94 <TIM_OC1_SetConfig+0xc8>)
 8009b46:	4293      	cmp	r3, r2
 8009b48:	d111      	bne.n	8009b6e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009b4a:	693b      	ldr	r3, [r7, #16]
 8009b4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009b50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009b52:	693b      	ldr	r3, [r7, #16]
 8009b54:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009b58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009b5a:	683b      	ldr	r3, [r7, #0]
 8009b5c:	695b      	ldr	r3, [r3, #20]
 8009b5e:	693a      	ldr	r2, [r7, #16]
 8009b60:	4313      	orrs	r3, r2
 8009b62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009b64:	683b      	ldr	r3, [r7, #0]
 8009b66:	699b      	ldr	r3, [r3, #24]
 8009b68:	693a      	ldr	r2, [r7, #16]
 8009b6a:	4313      	orrs	r3, r2
 8009b6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	693a      	ldr	r2, [r7, #16]
 8009b72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	68fa      	ldr	r2, [r7, #12]
 8009b78:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009b7a:	683b      	ldr	r3, [r7, #0]
 8009b7c:	685a      	ldr	r2, [r3, #4]
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	697a      	ldr	r2, [r7, #20]
 8009b86:	621a      	str	r2, [r3, #32]
}
 8009b88:	bf00      	nop
 8009b8a:	371c      	adds	r7, #28
 8009b8c:	46bd      	mov	sp, r7
 8009b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b92:	4770      	bx	lr
 8009b94:	40010000 	.word	0x40010000

08009b98 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009b98:	b480      	push	{r7}
 8009b9a:	b087      	sub	sp, #28
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	6078      	str	r0, [r7, #4]
 8009ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	6a1b      	ldr	r3, [r3, #32]
 8009ba6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	6a1b      	ldr	r3, [r3, #32]
 8009bac:	f023 0210 	bic.w	r2, r3, #16
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	685b      	ldr	r3, [r3, #4]
 8009bb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	699b      	ldr	r3, [r3, #24]
 8009bbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009bc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009bce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009bd0:	683b      	ldr	r3, [r7, #0]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	021b      	lsls	r3, r3, #8
 8009bd6:	68fa      	ldr	r2, [r7, #12]
 8009bd8:	4313      	orrs	r3, r2
 8009bda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009bdc:	697b      	ldr	r3, [r7, #20]
 8009bde:	f023 0320 	bic.w	r3, r3, #32
 8009be2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009be4:	683b      	ldr	r3, [r7, #0]
 8009be6:	689b      	ldr	r3, [r3, #8]
 8009be8:	011b      	lsls	r3, r3, #4
 8009bea:	697a      	ldr	r2, [r7, #20]
 8009bec:	4313      	orrs	r3, r2
 8009bee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	4a1e      	ldr	r2, [pc, #120]	@ (8009c6c <TIM_OC2_SetConfig+0xd4>)
 8009bf4:	4293      	cmp	r3, r2
 8009bf6:	d10d      	bne.n	8009c14 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009bf8:	697b      	ldr	r3, [r7, #20]
 8009bfa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009bfe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009c00:	683b      	ldr	r3, [r7, #0]
 8009c02:	68db      	ldr	r3, [r3, #12]
 8009c04:	011b      	lsls	r3, r3, #4
 8009c06:	697a      	ldr	r2, [r7, #20]
 8009c08:	4313      	orrs	r3, r2
 8009c0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009c0c:	697b      	ldr	r3, [r7, #20]
 8009c0e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009c12:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	4a15      	ldr	r2, [pc, #84]	@ (8009c6c <TIM_OC2_SetConfig+0xd4>)
 8009c18:	4293      	cmp	r3, r2
 8009c1a:	d113      	bne.n	8009c44 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009c1c:	693b      	ldr	r3, [r7, #16]
 8009c1e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009c22:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009c24:	693b      	ldr	r3, [r7, #16]
 8009c26:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009c2a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009c2c:	683b      	ldr	r3, [r7, #0]
 8009c2e:	695b      	ldr	r3, [r3, #20]
 8009c30:	009b      	lsls	r3, r3, #2
 8009c32:	693a      	ldr	r2, [r7, #16]
 8009c34:	4313      	orrs	r3, r2
 8009c36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009c38:	683b      	ldr	r3, [r7, #0]
 8009c3a:	699b      	ldr	r3, [r3, #24]
 8009c3c:	009b      	lsls	r3, r3, #2
 8009c3e:	693a      	ldr	r2, [r7, #16]
 8009c40:	4313      	orrs	r3, r2
 8009c42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	693a      	ldr	r2, [r7, #16]
 8009c48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	68fa      	ldr	r2, [r7, #12]
 8009c4e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009c50:	683b      	ldr	r3, [r7, #0]
 8009c52:	685a      	ldr	r2, [r3, #4]
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	697a      	ldr	r2, [r7, #20]
 8009c5c:	621a      	str	r2, [r3, #32]
}
 8009c5e:	bf00      	nop
 8009c60:	371c      	adds	r7, #28
 8009c62:	46bd      	mov	sp, r7
 8009c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c68:	4770      	bx	lr
 8009c6a:	bf00      	nop
 8009c6c:	40010000 	.word	0x40010000

08009c70 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009c70:	b480      	push	{r7}
 8009c72:	b087      	sub	sp, #28
 8009c74:	af00      	add	r7, sp, #0
 8009c76:	6078      	str	r0, [r7, #4]
 8009c78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	6a1b      	ldr	r3, [r3, #32]
 8009c7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	6a1b      	ldr	r3, [r3, #32]
 8009c84:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	685b      	ldr	r3, [r3, #4]
 8009c90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	69db      	ldr	r3, [r3, #28]
 8009c96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009c9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	f023 0303 	bic.w	r3, r3, #3
 8009ca6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009ca8:	683b      	ldr	r3, [r7, #0]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	68fa      	ldr	r2, [r7, #12]
 8009cae:	4313      	orrs	r3, r2
 8009cb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009cb2:	697b      	ldr	r3, [r7, #20]
 8009cb4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009cb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009cba:	683b      	ldr	r3, [r7, #0]
 8009cbc:	689b      	ldr	r3, [r3, #8]
 8009cbe:	021b      	lsls	r3, r3, #8
 8009cc0:	697a      	ldr	r2, [r7, #20]
 8009cc2:	4313      	orrs	r3, r2
 8009cc4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	4a1d      	ldr	r2, [pc, #116]	@ (8009d40 <TIM_OC3_SetConfig+0xd0>)
 8009cca:	4293      	cmp	r3, r2
 8009ccc:	d10d      	bne.n	8009cea <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009cce:	697b      	ldr	r3, [r7, #20]
 8009cd0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009cd4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009cd6:	683b      	ldr	r3, [r7, #0]
 8009cd8:	68db      	ldr	r3, [r3, #12]
 8009cda:	021b      	lsls	r3, r3, #8
 8009cdc:	697a      	ldr	r2, [r7, #20]
 8009cde:	4313      	orrs	r3, r2
 8009ce0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009ce2:	697b      	ldr	r3, [r7, #20]
 8009ce4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009ce8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	4a14      	ldr	r2, [pc, #80]	@ (8009d40 <TIM_OC3_SetConfig+0xd0>)
 8009cee:	4293      	cmp	r3, r2
 8009cf0:	d113      	bne.n	8009d1a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009cf2:	693b      	ldr	r3, [r7, #16]
 8009cf4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009cf8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009cfa:	693b      	ldr	r3, [r7, #16]
 8009cfc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009d00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009d02:	683b      	ldr	r3, [r7, #0]
 8009d04:	695b      	ldr	r3, [r3, #20]
 8009d06:	011b      	lsls	r3, r3, #4
 8009d08:	693a      	ldr	r2, [r7, #16]
 8009d0a:	4313      	orrs	r3, r2
 8009d0c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009d0e:	683b      	ldr	r3, [r7, #0]
 8009d10:	699b      	ldr	r3, [r3, #24]
 8009d12:	011b      	lsls	r3, r3, #4
 8009d14:	693a      	ldr	r2, [r7, #16]
 8009d16:	4313      	orrs	r3, r2
 8009d18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	693a      	ldr	r2, [r7, #16]
 8009d1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	68fa      	ldr	r2, [r7, #12]
 8009d24:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009d26:	683b      	ldr	r3, [r7, #0]
 8009d28:	685a      	ldr	r2, [r3, #4]
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	697a      	ldr	r2, [r7, #20]
 8009d32:	621a      	str	r2, [r3, #32]
}
 8009d34:	bf00      	nop
 8009d36:	371c      	adds	r7, #28
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3e:	4770      	bx	lr
 8009d40:	40010000 	.word	0x40010000

08009d44 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009d44:	b480      	push	{r7}
 8009d46:	b087      	sub	sp, #28
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	6078      	str	r0, [r7, #4]
 8009d4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	6a1b      	ldr	r3, [r3, #32]
 8009d52:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	6a1b      	ldr	r3, [r3, #32]
 8009d58:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	685b      	ldr	r3, [r3, #4]
 8009d64:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	69db      	ldr	r3, [r3, #28]
 8009d6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009d72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009d7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009d7c:	683b      	ldr	r3, [r7, #0]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	021b      	lsls	r3, r3, #8
 8009d82:	68fa      	ldr	r2, [r7, #12]
 8009d84:	4313      	orrs	r3, r2
 8009d86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009d88:	693b      	ldr	r3, [r7, #16]
 8009d8a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009d8e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009d90:	683b      	ldr	r3, [r7, #0]
 8009d92:	689b      	ldr	r3, [r3, #8]
 8009d94:	031b      	lsls	r3, r3, #12
 8009d96:	693a      	ldr	r2, [r7, #16]
 8009d98:	4313      	orrs	r3, r2
 8009d9a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	4a10      	ldr	r2, [pc, #64]	@ (8009de0 <TIM_OC4_SetConfig+0x9c>)
 8009da0:	4293      	cmp	r3, r2
 8009da2:	d109      	bne.n	8009db8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009da4:	697b      	ldr	r3, [r7, #20]
 8009da6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009daa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009dac:	683b      	ldr	r3, [r7, #0]
 8009dae:	695b      	ldr	r3, [r3, #20]
 8009db0:	019b      	lsls	r3, r3, #6
 8009db2:	697a      	ldr	r2, [r7, #20]
 8009db4:	4313      	orrs	r3, r2
 8009db6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	697a      	ldr	r2, [r7, #20]
 8009dbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	68fa      	ldr	r2, [r7, #12]
 8009dc2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009dc4:	683b      	ldr	r3, [r7, #0]
 8009dc6:	685a      	ldr	r2, [r3, #4]
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	693a      	ldr	r2, [r7, #16]
 8009dd0:	621a      	str	r2, [r3, #32]
}
 8009dd2:	bf00      	nop
 8009dd4:	371c      	adds	r7, #28
 8009dd6:	46bd      	mov	sp, r7
 8009dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ddc:	4770      	bx	lr
 8009dde:	bf00      	nop
 8009de0:	40010000 	.word	0x40010000

08009de4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8009de4:	b480      	push	{r7}
 8009de6:	b087      	sub	sp, #28
 8009de8:	af00      	add	r7, sp, #0
 8009dea:	60f8      	str	r0, [r7, #12]
 8009dec:	60b9      	str	r1, [r7, #8]
 8009dee:	607a      	str	r2, [r7, #4]
 8009df0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	6a1b      	ldr	r3, [r3, #32]
 8009df6:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	6a1b      	ldr	r3, [r3, #32]
 8009dfc:	f023 0201 	bic.w	r2, r3, #1
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	699b      	ldr	r3, [r3, #24]
 8009e08:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	4a24      	ldr	r2, [pc, #144]	@ (8009ea0 <TIM_TI1_SetConfig+0xbc>)
 8009e0e:	4293      	cmp	r3, r2
 8009e10:	d013      	beq.n	8009e3a <TIM_TI1_SetConfig+0x56>
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e18:	d00f      	beq.n	8009e3a <TIM_TI1_SetConfig+0x56>
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	4a21      	ldr	r2, [pc, #132]	@ (8009ea4 <TIM_TI1_SetConfig+0xc0>)
 8009e1e:	4293      	cmp	r3, r2
 8009e20:	d00b      	beq.n	8009e3a <TIM_TI1_SetConfig+0x56>
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	4a20      	ldr	r2, [pc, #128]	@ (8009ea8 <TIM_TI1_SetConfig+0xc4>)
 8009e26:	4293      	cmp	r3, r2
 8009e28:	d007      	beq.n	8009e3a <TIM_TI1_SetConfig+0x56>
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	4a1f      	ldr	r2, [pc, #124]	@ (8009eac <TIM_TI1_SetConfig+0xc8>)
 8009e2e:	4293      	cmp	r3, r2
 8009e30:	d003      	beq.n	8009e3a <TIM_TI1_SetConfig+0x56>
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	4a1e      	ldr	r2, [pc, #120]	@ (8009eb0 <TIM_TI1_SetConfig+0xcc>)
 8009e36:	4293      	cmp	r3, r2
 8009e38:	d101      	bne.n	8009e3e <TIM_TI1_SetConfig+0x5a>
 8009e3a:	2301      	movs	r3, #1
 8009e3c:	e000      	b.n	8009e40 <TIM_TI1_SetConfig+0x5c>
 8009e3e:	2300      	movs	r3, #0
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d008      	beq.n	8009e56 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8009e44:	697b      	ldr	r3, [r7, #20]
 8009e46:	f023 0303 	bic.w	r3, r3, #3
 8009e4a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8009e4c:	697a      	ldr	r2, [r7, #20]
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	4313      	orrs	r3, r2
 8009e52:	617b      	str	r3, [r7, #20]
 8009e54:	e003      	b.n	8009e5e <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8009e56:	697b      	ldr	r3, [r7, #20]
 8009e58:	f043 0301 	orr.w	r3, r3, #1
 8009e5c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009e5e:	697b      	ldr	r3, [r7, #20]
 8009e60:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009e64:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8009e66:	683b      	ldr	r3, [r7, #0]
 8009e68:	011b      	lsls	r3, r3, #4
 8009e6a:	b2db      	uxtb	r3, r3
 8009e6c:	697a      	ldr	r2, [r7, #20]
 8009e6e:	4313      	orrs	r3, r2
 8009e70:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009e72:	693b      	ldr	r3, [r7, #16]
 8009e74:	f023 030a 	bic.w	r3, r3, #10
 8009e78:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8009e7a:	68bb      	ldr	r3, [r7, #8]
 8009e7c:	f003 030a 	and.w	r3, r3, #10
 8009e80:	693a      	ldr	r2, [r7, #16]
 8009e82:	4313      	orrs	r3, r2
 8009e84:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	697a      	ldr	r2, [r7, #20]
 8009e8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	693a      	ldr	r2, [r7, #16]
 8009e90:	621a      	str	r2, [r3, #32]
}
 8009e92:	bf00      	nop
 8009e94:	371c      	adds	r7, #28
 8009e96:	46bd      	mov	sp, r7
 8009e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e9c:	4770      	bx	lr
 8009e9e:	bf00      	nop
 8009ea0:	40010000 	.word	0x40010000
 8009ea4:	40000400 	.word	0x40000400
 8009ea8:	40000800 	.word	0x40000800
 8009eac:	40000c00 	.word	0x40000c00
 8009eb0:	40014000 	.word	0x40014000

08009eb4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009eb4:	b480      	push	{r7}
 8009eb6:	b087      	sub	sp, #28
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	60f8      	str	r0, [r7, #12]
 8009ebc:	60b9      	str	r1, [r7, #8]
 8009ebe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	6a1b      	ldr	r3, [r3, #32]
 8009ec4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	6a1b      	ldr	r3, [r3, #32]
 8009eca:	f023 0201 	bic.w	r2, r3, #1
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	699b      	ldr	r3, [r3, #24]
 8009ed6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009ed8:	693b      	ldr	r3, [r7, #16]
 8009eda:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009ede:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	011b      	lsls	r3, r3, #4
 8009ee4:	693a      	ldr	r2, [r7, #16]
 8009ee6:	4313      	orrs	r3, r2
 8009ee8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009eea:	697b      	ldr	r3, [r7, #20]
 8009eec:	f023 030a 	bic.w	r3, r3, #10
 8009ef0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009ef2:	697a      	ldr	r2, [r7, #20]
 8009ef4:	68bb      	ldr	r3, [r7, #8]
 8009ef6:	4313      	orrs	r3, r2
 8009ef8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	693a      	ldr	r2, [r7, #16]
 8009efe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	697a      	ldr	r2, [r7, #20]
 8009f04:	621a      	str	r2, [r3, #32]
}
 8009f06:	bf00      	nop
 8009f08:	371c      	adds	r7, #28
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f10:	4770      	bx	lr

08009f12 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009f12:	b480      	push	{r7}
 8009f14:	b087      	sub	sp, #28
 8009f16:	af00      	add	r7, sp, #0
 8009f18:	60f8      	str	r0, [r7, #12]
 8009f1a:	60b9      	str	r1, [r7, #8]
 8009f1c:	607a      	str	r2, [r7, #4]
 8009f1e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	6a1b      	ldr	r3, [r3, #32]
 8009f24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	6a1b      	ldr	r3, [r3, #32]
 8009f2a:	f023 0210 	bic.w	r2, r3, #16
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	699b      	ldr	r3, [r3, #24]
 8009f36:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8009f38:	693b      	ldr	r3, [r7, #16]
 8009f3a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009f3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	021b      	lsls	r3, r3, #8
 8009f44:	693a      	ldr	r2, [r7, #16]
 8009f46:	4313      	orrs	r3, r2
 8009f48:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009f4a:	693b      	ldr	r3, [r7, #16]
 8009f4c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009f50:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8009f52:	683b      	ldr	r3, [r7, #0]
 8009f54:	031b      	lsls	r3, r3, #12
 8009f56:	b29b      	uxth	r3, r3
 8009f58:	693a      	ldr	r2, [r7, #16]
 8009f5a:	4313      	orrs	r3, r2
 8009f5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009f5e:	697b      	ldr	r3, [r7, #20]
 8009f60:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009f64:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8009f66:	68bb      	ldr	r3, [r7, #8]
 8009f68:	011b      	lsls	r3, r3, #4
 8009f6a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8009f6e:	697a      	ldr	r2, [r7, #20]
 8009f70:	4313      	orrs	r3, r2
 8009f72:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	693a      	ldr	r2, [r7, #16]
 8009f78:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	697a      	ldr	r2, [r7, #20]
 8009f7e:	621a      	str	r2, [r3, #32]
}
 8009f80:	bf00      	nop
 8009f82:	371c      	adds	r7, #28
 8009f84:	46bd      	mov	sp, r7
 8009f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f8a:	4770      	bx	lr

08009f8c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009f8c:	b480      	push	{r7}
 8009f8e:	b087      	sub	sp, #28
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	60f8      	str	r0, [r7, #12]
 8009f94:	60b9      	str	r1, [r7, #8]
 8009f96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	6a1b      	ldr	r3, [r3, #32]
 8009f9c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	6a1b      	ldr	r3, [r3, #32]
 8009fa2:	f023 0210 	bic.w	r2, r3, #16
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	699b      	ldr	r3, [r3, #24]
 8009fae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009fb0:	693b      	ldr	r3, [r7, #16]
 8009fb2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009fb6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	031b      	lsls	r3, r3, #12
 8009fbc:	693a      	ldr	r2, [r7, #16]
 8009fbe:	4313      	orrs	r3, r2
 8009fc0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009fc2:	697b      	ldr	r3, [r7, #20]
 8009fc4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009fc8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009fca:	68bb      	ldr	r3, [r7, #8]
 8009fcc:	011b      	lsls	r3, r3, #4
 8009fce:	697a      	ldr	r2, [r7, #20]
 8009fd0:	4313      	orrs	r3, r2
 8009fd2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	693a      	ldr	r2, [r7, #16]
 8009fd8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	697a      	ldr	r2, [r7, #20]
 8009fde:	621a      	str	r2, [r3, #32]
}
 8009fe0:	bf00      	nop
 8009fe2:	371c      	adds	r7, #28
 8009fe4:	46bd      	mov	sp, r7
 8009fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fea:	4770      	bx	lr

08009fec <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009fec:	b480      	push	{r7}
 8009fee:	b087      	sub	sp, #28
 8009ff0:	af00      	add	r7, sp, #0
 8009ff2:	60f8      	str	r0, [r7, #12]
 8009ff4:	60b9      	str	r1, [r7, #8]
 8009ff6:	607a      	str	r2, [r7, #4]
 8009ff8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	6a1b      	ldr	r3, [r3, #32]
 8009ffe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	6a1b      	ldr	r3, [r3, #32]
 800a004:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	69db      	ldr	r3, [r3, #28]
 800a010:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800a012:	693b      	ldr	r3, [r7, #16]
 800a014:	f023 0303 	bic.w	r3, r3, #3
 800a018:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800a01a:	693a      	ldr	r2, [r7, #16]
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	4313      	orrs	r3, r2
 800a020:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800a022:	693b      	ldr	r3, [r7, #16]
 800a024:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a028:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800a02a:	683b      	ldr	r3, [r7, #0]
 800a02c:	011b      	lsls	r3, r3, #4
 800a02e:	b2db      	uxtb	r3, r3
 800a030:	693a      	ldr	r2, [r7, #16]
 800a032:	4313      	orrs	r3, r2
 800a034:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800a036:	697b      	ldr	r3, [r7, #20]
 800a038:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800a03c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800a03e:	68bb      	ldr	r3, [r7, #8]
 800a040:	021b      	lsls	r3, r3, #8
 800a042:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800a046:	697a      	ldr	r2, [r7, #20]
 800a048:	4313      	orrs	r3, r2
 800a04a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	693a      	ldr	r2, [r7, #16]
 800a050:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	697a      	ldr	r2, [r7, #20]
 800a056:	621a      	str	r2, [r3, #32]
}
 800a058:	bf00      	nop
 800a05a:	371c      	adds	r7, #28
 800a05c:	46bd      	mov	sp, r7
 800a05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a062:	4770      	bx	lr

0800a064 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a064:	b480      	push	{r7}
 800a066:	b087      	sub	sp, #28
 800a068:	af00      	add	r7, sp, #0
 800a06a:	60f8      	str	r0, [r7, #12]
 800a06c:	60b9      	str	r1, [r7, #8]
 800a06e:	607a      	str	r2, [r7, #4]
 800a070:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	6a1b      	ldr	r3, [r3, #32]
 800a076:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	6a1b      	ldr	r3, [r3, #32]
 800a07c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	69db      	ldr	r3, [r3, #28]
 800a088:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800a08a:	693b      	ldr	r3, [r7, #16]
 800a08c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a090:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	021b      	lsls	r3, r3, #8
 800a096:	693a      	ldr	r2, [r7, #16]
 800a098:	4313      	orrs	r3, r2
 800a09a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800a09c:	693b      	ldr	r3, [r7, #16]
 800a09e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a0a2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800a0a4:	683b      	ldr	r3, [r7, #0]
 800a0a6:	031b      	lsls	r3, r3, #12
 800a0a8:	b29b      	uxth	r3, r3
 800a0aa:	693a      	ldr	r2, [r7, #16]
 800a0ac:	4313      	orrs	r3, r2
 800a0ae:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800a0b0:	697b      	ldr	r3, [r7, #20]
 800a0b2:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800a0b6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800a0b8:	68bb      	ldr	r3, [r7, #8]
 800a0ba:	031b      	lsls	r3, r3, #12
 800a0bc:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800a0c0:	697a      	ldr	r2, [r7, #20]
 800a0c2:	4313      	orrs	r3, r2
 800a0c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	693a      	ldr	r2, [r7, #16]
 800a0ca:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	697a      	ldr	r2, [r7, #20]
 800a0d0:	621a      	str	r2, [r3, #32]
}
 800a0d2:	bf00      	nop
 800a0d4:	371c      	adds	r7, #28
 800a0d6:	46bd      	mov	sp, r7
 800a0d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0dc:	4770      	bx	lr

0800a0de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a0de:	b480      	push	{r7}
 800a0e0:	b085      	sub	sp, #20
 800a0e2:	af00      	add	r7, sp, #0
 800a0e4:	6078      	str	r0, [r7, #4]
 800a0e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	689b      	ldr	r3, [r3, #8]
 800a0ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a0f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a0f6:	683a      	ldr	r2, [r7, #0]
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	4313      	orrs	r3, r2
 800a0fc:	f043 0307 	orr.w	r3, r3, #7
 800a100:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	68fa      	ldr	r2, [r7, #12]
 800a106:	609a      	str	r2, [r3, #8]
}
 800a108:	bf00      	nop
 800a10a:	3714      	adds	r7, #20
 800a10c:	46bd      	mov	sp, r7
 800a10e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a112:	4770      	bx	lr

0800a114 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a114:	b480      	push	{r7}
 800a116:	b087      	sub	sp, #28
 800a118:	af00      	add	r7, sp, #0
 800a11a:	60f8      	str	r0, [r7, #12]
 800a11c:	60b9      	str	r1, [r7, #8]
 800a11e:	607a      	str	r2, [r7, #4]
 800a120:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	689b      	ldr	r3, [r3, #8]
 800a126:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a128:	697b      	ldr	r3, [r7, #20]
 800a12a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a12e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a130:	683b      	ldr	r3, [r7, #0]
 800a132:	021a      	lsls	r2, r3, #8
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	431a      	orrs	r2, r3
 800a138:	68bb      	ldr	r3, [r7, #8]
 800a13a:	4313      	orrs	r3, r2
 800a13c:	697a      	ldr	r2, [r7, #20]
 800a13e:	4313      	orrs	r3, r2
 800a140:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	697a      	ldr	r2, [r7, #20]
 800a146:	609a      	str	r2, [r3, #8]
}
 800a148:	bf00      	nop
 800a14a:	371c      	adds	r7, #28
 800a14c:	46bd      	mov	sp, r7
 800a14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a152:	4770      	bx	lr

0800a154 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a154:	b480      	push	{r7}
 800a156:	b087      	sub	sp, #28
 800a158:	af00      	add	r7, sp, #0
 800a15a:	60f8      	str	r0, [r7, #12]
 800a15c:	60b9      	str	r1, [r7, #8]
 800a15e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a160:	68bb      	ldr	r3, [r7, #8]
 800a162:	f003 031f 	and.w	r3, r3, #31
 800a166:	2201      	movs	r2, #1
 800a168:	fa02 f303 	lsl.w	r3, r2, r3
 800a16c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	6a1a      	ldr	r2, [r3, #32]
 800a172:	697b      	ldr	r3, [r7, #20]
 800a174:	43db      	mvns	r3, r3
 800a176:	401a      	ands	r2, r3
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	6a1a      	ldr	r2, [r3, #32]
 800a180:	68bb      	ldr	r3, [r7, #8]
 800a182:	f003 031f 	and.w	r3, r3, #31
 800a186:	6879      	ldr	r1, [r7, #4]
 800a188:	fa01 f303 	lsl.w	r3, r1, r3
 800a18c:	431a      	orrs	r2, r3
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	621a      	str	r2, [r3, #32]
}
 800a192:	bf00      	nop
 800a194:	371c      	adds	r7, #28
 800a196:	46bd      	mov	sp, r7
 800a198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19c:	4770      	bx	lr
	...

0800a1a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a1a0:	b480      	push	{r7}
 800a1a2:	b085      	sub	sp, #20
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	6078      	str	r0, [r7, #4]
 800a1a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a1b0:	2b01      	cmp	r3, #1
 800a1b2:	d101      	bne.n	800a1b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a1b4:	2302      	movs	r3, #2
 800a1b6:	e050      	b.n	800a25a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	2201      	movs	r2, #1
 800a1bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	2202      	movs	r2, #2
 800a1c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	685b      	ldr	r3, [r3, #4]
 800a1ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	689b      	ldr	r3, [r3, #8]
 800a1d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a1de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a1e0:	683b      	ldr	r3, [r7, #0]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	68fa      	ldr	r2, [r7, #12]
 800a1e6:	4313      	orrs	r3, r2
 800a1e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	68fa      	ldr	r2, [r7, #12]
 800a1f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	4a1c      	ldr	r2, [pc, #112]	@ (800a268 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800a1f8:	4293      	cmp	r3, r2
 800a1fa:	d018      	beq.n	800a22e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a204:	d013      	beq.n	800a22e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	4a18      	ldr	r2, [pc, #96]	@ (800a26c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800a20c:	4293      	cmp	r3, r2
 800a20e:	d00e      	beq.n	800a22e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	4a16      	ldr	r2, [pc, #88]	@ (800a270 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800a216:	4293      	cmp	r3, r2
 800a218:	d009      	beq.n	800a22e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	4a15      	ldr	r2, [pc, #84]	@ (800a274 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800a220:	4293      	cmp	r3, r2
 800a222:	d004      	beq.n	800a22e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	4a13      	ldr	r2, [pc, #76]	@ (800a278 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800a22a:	4293      	cmp	r3, r2
 800a22c:	d10c      	bne.n	800a248 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a22e:	68bb      	ldr	r3, [r7, #8]
 800a230:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a234:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a236:	683b      	ldr	r3, [r7, #0]
 800a238:	685b      	ldr	r3, [r3, #4]
 800a23a:	68ba      	ldr	r2, [r7, #8]
 800a23c:	4313      	orrs	r3, r2
 800a23e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	68ba      	ldr	r2, [r7, #8]
 800a246:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	2201      	movs	r2, #1
 800a24c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	2200      	movs	r2, #0
 800a254:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a258:	2300      	movs	r3, #0
}
 800a25a:	4618      	mov	r0, r3
 800a25c:	3714      	adds	r7, #20
 800a25e:	46bd      	mov	sp, r7
 800a260:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a264:	4770      	bx	lr
 800a266:	bf00      	nop
 800a268:	40010000 	.word	0x40010000
 800a26c:	40000400 	.word	0x40000400
 800a270:	40000800 	.word	0x40000800
 800a274:	40000c00 	.word	0x40000c00
 800a278:	40014000 	.word	0x40014000

0800a27c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a27c:	b480      	push	{r7}
 800a27e:	b083      	sub	sp, #12
 800a280:	af00      	add	r7, sp, #0
 800a282:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a284:	bf00      	nop
 800a286:	370c      	adds	r7, #12
 800a288:	46bd      	mov	sp, r7
 800a28a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a28e:	4770      	bx	lr

0800a290 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a290:	b480      	push	{r7}
 800a292:	b083      	sub	sp, #12
 800a294:	af00      	add	r7, sp, #0
 800a296:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a298:	bf00      	nop
 800a29a:	370c      	adds	r7, #12
 800a29c:	46bd      	mov	sp, r7
 800a29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a2:	4770      	bx	lr

0800a2a4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800a2a8:	4904      	ldr	r1, [pc, #16]	@ (800a2bc <MX_FATFS_Init+0x18>)
 800a2aa:	4805      	ldr	r0, [pc, #20]	@ (800a2c0 <MX_FATFS_Init+0x1c>)
 800a2ac:	f003 f86a 	bl	800d384 <FATFS_LinkDriver>
 800a2b0:	4603      	mov	r3, r0
 800a2b2:	461a      	mov	r2, r3
 800a2b4:	4b03      	ldr	r3, [pc, #12]	@ (800a2c4 <MX_FATFS_Init+0x20>)
 800a2b6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a2b8:	bf00      	nop
 800a2ba:	bd80      	pop	{r7, pc}
 800a2bc:	20000cf4 	.word	0x20000cf4
 800a2c0:	200000b8 	.word	0x200000b8
 800a2c4:	20000cf0 	.word	0x20000cf0

0800a2c8 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800a2c8:	b480      	push	{r7}
 800a2ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800a2cc:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	46bd      	mov	sp, r7
 800a2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d6:	4770      	bx	lr

0800a2d8 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800a2d8:	b580      	push	{r7, lr}
 800a2da:	b082      	sub	sp, #8
 800a2dc:	af00      	add	r7, sp, #0
 800a2de:	4603      	mov	r3, r0
 800a2e0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = SD_disk_initialize(pdrv);
 800a2e2:	79fb      	ldrb	r3, [r7, #7]
 800a2e4:	4618      	mov	r0, r3
 800a2e6:	f7f9 fa6b 	bl	80037c0 <SD_disk_initialize>
 800a2ea:	4603      	mov	r3, r0
 800a2ec:	461a      	mov	r2, r3
 800a2ee:	4b04      	ldr	r3, [pc, #16]	@ (800a300 <USER_initialize+0x28>)
 800a2f0:	701a      	strb	r2, [r3, #0]
    return Stat;
 800a2f2:	4b03      	ldr	r3, [pc, #12]	@ (800a300 <USER_initialize+0x28>)
 800a2f4:	781b      	ldrb	r3, [r3, #0]
 800a2f6:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800a2f8:	4618      	mov	r0, r3
 800a2fa:	3708      	adds	r7, #8
 800a2fc:	46bd      	mov	sp, r7
 800a2fe:	bd80      	pop	{r7, pc}
 800a300:	200000b5 	.word	0x200000b5

0800a304 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800a304:	b580      	push	{r7, lr}
 800a306:	b082      	sub	sp, #8
 800a308:	af00      	add	r7, sp, #0
 800a30a:	4603      	mov	r3, r0
 800a30c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status (pdrv);
 800a30e:	79fb      	ldrb	r3, [r7, #7]
 800a310:	4618      	mov	r0, r3
 800a312:	f7f9 fb3f 	bl	8003994 <SD_disk_status>
 800a316:	4603      	mov	r3, r0
    return Stat;
  /* USER CODE END STATUS */
}
 800a318:	4618      	mov	r0, r3
 800a31a:	3708      	adds	r7, #8
 800a31c:	46bd      	mov	sp, r7
 800a31e:	bd80      	pop	{r7, pc}

0800a320 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800a320:	b580      	push	{r7, lr}
 800a322:	b084      	sub	sp, #16
 800a324:	af00      	add	r7, sp, #0
 800a326:	60b9      	str	r1, [r7, #8]
 800a328:	607a      	str	r2, [r7, #4]
 800a32a:	603b      	str	r3, [r7, #0]
 800a32c:	4603      	mov	r3, r0
 800a32e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return SD_disk_read (pdrv, buff, sector, count);
 800a330:	7bf8      	ldrb	r0, [r7, #15]
 800a332:	683b      	ldr	r3, [r7, #0]
 800a334:	687a      	ldr	r2, [r7, #4]
 800a336:	68b9      	ldr	r1, [r7, #8]
 800a338:	f7f9 fb42 	bl	80039c0 <SD_disk_read>
 800a33c:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800a33e:	4618      	mov	r0, r3
 800a340:	3710      	adds	r7, #16
 800a342:	46bd      	mov	sp, r7
 800a344:	bd80      	pop	{r7, pc}

0800a346 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800a346:	b580      	push	{r7, lr}
 800a348:	b084      	sub	sp, #16
 800a34a:	af00      	add	r7, sp, #0
 800a34c:	60b9      	str	r1, [r7, #8]
 800a34e:	607a      	str	r2, [r7, #4]
 800a350:	603b      	str	r3, [r7, #0]
 800a352:	4603      	mov	r3, r0
 800a354:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return SD_disk_write (pdrv, buff, sector, count);
 800a356:	7bf8      	ldrb	r0, [r7, #15]
 800a358:	683b      	ldr	r3, [r7, #0]
 800a35a:	687a      	ldr	r2, [r7, #4]
 800a35c:	68b9      	ldr	r1, [r7, #8]
 800a35e:	f7f9 fb99 	bl	8003a94 <SD_disk_write>
 800a362:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800a364:	4618      	mov	r0, r3
 800a366:	3710      	adds	r7, #16
 800a368:	46bd      	mov	sp, r7
 800a36a:	bd80      	pop	{r7, pc}

0800a36c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b082      	sub	sp, #8
 800a370:	af00      	add	r7, sp, #0
 800a372:	4603      	mov	r3, r0
 800a374:	603a      	str	r2, [r7, #0]
 800a376:	71fb      	strb	r3, [r7, #7]
 800a378:	460b      	mov	r3, r1
 800a37a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return SD_disk_ioctl (pdrv, cmd, buff);
 800a37c:	79b9      	ldrb	r1, [r7, #6]
 800a37e:	79fb      	ldrb	r3, [r7, #7]
 800a380:	683a      	ldr	r2, [r7, #0]
 800a382:	4618      	mov	r0, r3
 800a384:	f7f9 fc0a 	bl	8003b9c <SD_disk_ioctl>
 800a388:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800a38a:	4618      	mov	r0, r3
 800a38c:	3708      	adds	r7, #8
 800a38e:	46bd      	mov	sp, r7
 800a390:	bd80      	pop	{r7, pc}
	...

0800a394 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800a394:	b580      	push	{r7, lr}
 800a396:	b084      	sub	sp, #16
 800a398:	af00      	add	r7, sp, #0
 800a39a:	4603      	mov	r3, r0
 800a39c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800a39e:	79fb      	ldrb	r3, [r7, #7]
 800a3a0:	4a08      	ldr	r2, [pc, #32]	@ (800a3c4 <disk_status+0x30>)
 800a3a2:	009b      	lsls	r3, r3, #2
 800a3a4:	4413      	add	r3, r2
 800a3a6:	685b      	ldr	r3, [r3, #4]
 800a3a8:	685b      	ldr	r3, [r3, #4]
 800a3aa:	79fa      	ldrb	r2, [r7, #7]
 800a3ac:	4905      	ldr	r1, [pc, #20]	@ (800a3c4 <disk_status+0x30>)
 800a3ae:	440a      	add	r2, r1
 800a3b0:	7a12      	ldrb	r2, [r2, #8]
 800a3b2:	4610      	mov	r0, r2
 800a3b4:	4798      	blx	r3
 800a3b6:	4603      	mov	r3, r0
 800a3b8:	73fb      	strb	r3, [r7, #15]
  return stat;
 800a3ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3bc:	4618      	mov	r0, r3
 800a3be:	3710      	adds	r7, #16
 800a3c0:	46bd      	mov	sp, r7
 800a3c2:	bd80      	pop	{r7, pc}
 800a3c4:	20000d20 	.word	0x20000d20

0800a3c8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	b084      	sub	sp, #16
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	4603      	mov	r3, r0
 800a3d0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800a3d2:	2300      	movs	r3, #0
 800a3d4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800a3d6:	79fb      	ldrb	r3, [r7, #7]
 800a3d8:	4a0e      	ldr	r2, [pc, #56]	@ (800a414 <disk_initialize+0x4c>)
 800a3da:	5cd3      	ldrb	r3, [r2, r3]
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d114      	bne.n	800a40a <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800a3e0:	79fb      	ldrb	r3, [r7, #7]
 800a3e2:	4a0c      	ldr	r2, [pc, #48]	@ (800a414 <disk_initialize+0x4c>)
 800a3e4:	009b      	lsls	r3, r3, #2
 800a3e6:	4413      	add	r3, r2
 800a3e8:	685b      	ldr	r3, [r3, #4]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	79fa      	ldrb	r2, [r7, #7]
 800a3ee:	4909      	ldr	r1, [pc, #36]	@ (800a414 <disk_initialize+0x4c>)
 800a3f0:	440a      	add	r2, r1
 800a3f2:	7a12      	ldrb	r2, [r2, #8]
 800a3f4:	4610      	mov	r0, r2
 800a3f6:	4798      	blx	r3
 800a3f8:	4603      	mov	r3, r0
 800a3fa:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800a3fc:	7bfb      	ldrb	r3, [r7, #15]
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d103      	bne.n	800a40a <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800a402:	79fb      	ldrb	r3, [r7, #7]
 800a404:	4a03      	ldr	r2, [pc, #12]	@ (800a414 <disk_initialize+0x4c>)
 800a406:	2101      	movs	r1, #1
 800a408:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800a40a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a40c:	4618      	mov	r0, r3
 800a40e:	3710      	adds	r7, #16
 800a410:	46bd      	mov	sp, r7
 800a412:	bd80      	pop	{r7, pc}
 800a414:	20000d20 	.word	0x20000d20

0800a418 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800a418:	b590      	push	{r4, r7, lr}
 800a41a:	b087      	sub	sp, #28
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	60b9      	str	r1, [r7, #8]
 800a420:	607a      	str	r2, [r7, #4]
 800a422:	603b      	str	r3, [r7, #0]
 800a424:	4603      	mov	r3, r0
 800a426:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800a428:	7bfb      	ldrb	r3, [r7, #15]
 800a42a:	4a0a      	ldr	r2, [pc, #40]	@ (800a454 <disk_read+0x3c>)
 800a42c:	009b      	lsls	r3, r3, #2
 800a42e:	4413      	add	r3, r2
 800a430:	685b      	ldr	r3, [r3, #4]
 800a432:	689c      	ldr	r4, [r3, #8]
 800a434:	7bfb      	ldrb	r3, [r7, #15]
 800a436:	4a07      	ldr	r2, [pc, #28]	@ (800a454 <disk_read+0x3c>)
 800a438:	4413      	add	r3, r2
 800a43a:	7a18      	ldrb	r0, [r3, #8]
 800a43c:	683b      	ldr	r3, [r7, #0]
 800a43e:	687a      	ldr	r2, [r7, #4]
 800a440:	68b9      	ldr	r1, [r7, #8]
 800a442:	47a0      	blx	r4
 800a444:	4603      	mov	r3, r0
 800a446:	75fb      	strb	r3, [r7, #23]
  return res;
 800a448:	7dfb      	ldrb	r3, [r7, #23]
}
 800a44a:	4618      	mov	r0, r3
 800a44c:	371c      	adds	r7, #28
 800a44e:	46bd      	mov	sp, r7
 800a450:	bd90      	pop	{r4, r7, pc}
 800a452:	bf00      	nop
 800a454:	20000d20 	.word	0x20000d20

0800a458 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800a458:	b590      	push	{r4, r7, lr}
 800a45a:	b087      	sub	sp, #28
 800a45c:	af00      	add	r7, sp, #0
 800a45e:	60b9      	str	r1, [r7, #8]
 800a460:	607a      	str	r2, [r7, #4]
 800a462:	603b      	str	r3, [r7, #0]
 800a464:	4603      	mov	r3, r0
 800a466:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800a468:	7bfb      	ldrb	r3, [r7, #15]
 800a46a:	4a0a      	ldr	r2, [pc, #40]	@ (800a494 <disk_write+0x3c>)
 800a46c:	009b      	lsls	r3, r3, #2
 800a46e:	4413      	add	r3, r2
 800a470:	685b      	ldr	r3, [r3, #4]
 800a472:	68dc      	ldr	r4, [r3, #12]
 800a474:	7bfb      	ldrb	r3, [r7, #15]
 800a476:	4a07      	ldr	r2, [pc, #28]	@ (800a494 <disk_write+0x3c>)
 800a478:	4413      	add	r3, r2
 800a47a:	7a18      	ldrb	r0, [r3, #8]
 800a47c:	683b      	ldr	r3, [r7, #0]
 800a47e:	687a      	ldr	r2, [r7, #4]
 800a480:	68b9      	ldr	r1, [r7, #8]
 800a482:	47a0      	blx	r4
 800a484:	4603      	mov	r3, r0
 800a486:	75fb      	strb	r3, [r7, #23]
  return res;
 800a488:	7dfb      	ldrb	r3, [r7, #23]
}
 800a48a:	4618      	mov	r0, r3
 800a48c:	371c      	adds	r7, #28
 800a48e:	46bd      	mov	sp, r7
 800a490:	bd90      	pop	{r4, r7, pc}
 800a492:	bf00      	nop
 800a494:	20000d20 	.word	0x20000d20

0800a498 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800a498:	b580      	push	{r7, lr}
 800a49a:	b084      	sub	sp, #16
 800a49c:	af00      	add	r7, sp, #0
 800a49e:	4603      	mov	r3, r0
 800a4a0:	603a      	str	r2, [r7, #0]
 800a4a2:	71fb      	strb	r3, [r7, #7]
 800a4a4:	460b      	mov	r3, r1
 800a4a6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800a4a8:	79fb      	ldrb	r3, [r7, #7]
 800a4aa:	4a09      	ldr	r2, [pc, #36]	@ (800a4d0 <disk_ioctl+0x38>)
 800a4ac:	009b      	lsls	r3, r3, #2
 800a4ae:	4413      	add	r3, r2
 800a4b0:	685b      	ldr	r3, [r3, #4]
 800a4b2:	691b      	ldr	r3, [r3, #16]
 800a4b4:	79fa      	ldrb	r2, [r7, #7]
 800a4b6:	4906      	ldr	r1, [pc, #24]	@ (800a4d0 <disk_ioctl+0x38>)
 800a4b8:	440a      	add	r2, r1
 800a4ba:	7a10      	ldrb	r0, [r2, #8]
 800a4bc:	79b9      	ldrb	r1, [r7, #6]
 800a4be:	683a      	ldr	r2, [r7, #0]
 800a4c0:	4798      	blx	r3
 800a4c2:	4603      	mov	r3, r0
 800a4c4:	73fb      	strb	r3, [r7, #15]
  return res;
 800a4c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4c8:	4618      	mov	r0, r3
 800a4ca:	3710      	adds	r7, #16
 800a4cc:	46bd      	mov	sp, r7
 800a4ce:	bd80      	pop	{r7, pc}
 800a4d0:	20000d20 	.word	0x20000d20

0800a4d4 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800a4d4:	b480      	push	{r7}
 800a4d6:	b085      	sub	sp, #20
 800a4d8:	af00      	add	r7, sp, #0
 800a4da:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	3301      	adds	r3, #1
 800a4e0:	781b      	ldrb	r3, [r3, #0]
 800a4e2:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800a4e4:	89fb      	ldrh	r3, [r7, #14]
 800a4e6:	021b      	lsls	r3, r3, #8
 800a4e8:	b21a      	sxth	r2, r3
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	781b      	ldrb	r3, [r3, #0]
 800a4ee:	b21b      	sxth	r3, r3
 800a4f0:	4313      	orrs	r3, r2
 800a4f2:	b21b      	sxth	r3, r3
 800a4f4:	81fb      	strh	r3, [r7, #14]
	return rv;
 800a4f6:	89fb      	ldrh	r3, [r7, #14]
}
 800a4f8:	4618      	mov	r0, r3
 800a4fa:	3714      	adds	r7, #20
 800a4fc:	46bd      	mov	sp, r7
 800a4fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a502:	4770      	bx	lr

0800a504 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800a504:	b480      	push	{r7}
 800a506:	b085      	sub	sp, #20
 800a508:	af00      	add	r7, sp, #0
 800a50a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	3303      	adds	r3, #3
 800a510:	781b      	ldrb	r3, [r3, #0]
 800a512:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	021b      	lsls	r3, r3, #8
 800a518:	687a      	ldr	r2, [r7, #4]
 800a51a:	3202      	adds	r2, #2
 800a51c:	7812      	ldrb	r2, [r2, #0]
 800a51e:	4313      	orrs	r3, r2
 800a520:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	021b      	lsls	r3, r3, #8
 800a526:	687a      	ldr	r2, [r7, #4]
 800a528:	3201      	adds	r2, #1
 800a52a:	7812      	ldrb	r2, [r2, #0]
 800a52c:	4313      	orrs	r3, r2
 800a52e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	021b      	lsls	r3, r3, #8
 800a534:	687a      	ldr	r2, [r7, #4]
 800a536:	7812      	ldrb	r2, [r2, #0]
 800a538:	4313      	orrs	r3, r2
 800a53a:	60fb      	str	r3, [r7, #12]
	return rv;
 800a53c:	68fb      	ldr	r3, [r7, #12]
}
 800a53e:	4618      	mov	r0, r3
 800a540:	3714      	adds	r7, #20
 800a542:	46bd      	mov	sp, r7
 800a544:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a548:	4770      	bx	lr

0800a54a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800a54a:	b480      	push	{r7}
 800a54c:	b083      	sub	sp, #12
 800a54e:	af00      	add	r7, sp, #0
 800a550:	6078      	str	r0, [r7, #4]
 800a552:	460b      	mov	r3, r1
 800a554:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	1c5a      	adds	r2, r3, #1
 800a55a:	607a      	str	r2, [r7, #4]
 800a55c:	887a      	ldrh	r2, [r7, #2]
 800a55e:	b2d2      	uxtb	r2, r2
 800a560:	701a      	strb	r2, [r3, #0]
 800a562:	887b      	ldrh	r3, [r7, #2]
 800a564:	0a1b      	lsrs	r3, r3, #8
 800a566:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	1c5a      	adds	r2, r3, #1
 800a56c:	607a      	str	r2, [r7, #4]
 800a56e:	887a      	ldrh	r2, [r7, #2]
 800a570:	b2d2      	uxtb	r2, r2
 800a572:	701a      	strb	r2, [r3, #0]
}
 800a574:	bf00      	nop
 800a576:	370c      	adds	r7, #12
 800a578:	46bd      	mov	sp, r7
 800a57a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a57e:	4770      	bx	lr

0800a580 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800a580:	b480      	push	{r7}
 800a582:	b083      	sub	sp, #12
 800a584:	af00      	add	r7, sp, #0
 800a586:	6078      	str	r0, [r7, #4]
 800a588:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	1c5a      	adds	r2, r3, #1
 800a58e:	607a      	str	r2, [r7, #4]
 800a590:	683a      	ldr	r2, [r7, #0]
 800a592:	b2d2      	uxtb	r2, r2
 800a594:	701a      	strb	r2, [r3, #0]
 800a596:	683b      	ldr	r3, [r7, #0]
 800a598:	0a1b      	lsrs	r3, r3, #8
 800a59a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	1c5a      	adds	r2, r3, #1
 800a5a0:	607a      	str	r2, [r7, #4]
 800a5a2:	683a      	ldr	r2, [r7, #0]
 800a5a4:	b2d2      	uxtb	r2, r2
 800a5a6:	701a      	strb	r2, [r3, #0]
 800a5a8:	683b      	ldr	r3, [r7, #0]
 800a5aa:	0a1b      	lsrs	r3, r3, #8
 800a5ac:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	1c5a      	adds	r2, r3, #1
 800a5b2:	607a      	str	r2, [r7, #4]
 800a5b4:	683a      	ldr	r2, [r7, #0]
 800a5b6:	b2d2      	uxtb	r2, r2
 800a5b8:	701a      	strb	r2, [r3, #0]
 800a5ba:	683b      	ldr	r3, [r7, #0]
 800a5bc:	0a1b      	lsrs	r3, r3, #8
 800a5be:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	1c5a      	adds	r2, r3, #1
 800a5c4:	607a      	str	r2, [r7, #4]
 800a5c6:	683a      	ldr	r2, [r7, #0]
 800a5c8:	b2d2      	uxtb	r2, r2
 800a5ca:	701a      	strb	r2, [r3, #0]
}
 800a5cc:	bf00      	nop
 800a5ce:	370c      	adds	r7, #12
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d6:	4770      	bx	lr

0800a5d8 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800a5d8:	b480      	push	{r7}
 800a5da:	b087      	sub	sp, #28
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	60f8      	str	r0, [r7, #12]
 800a5e0:	60b9      	str	r1, [r7, #8]
 800a5e2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800a5e8:	68bb      	ldr	r3, [r7, #8]
 800a5ea:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d00d      	beq.n	800a60e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800a5f2:	693a      	ldr	r2, [r7, #16]
 800a5f4:	1c53      	adds	r3, r2, #1
 800a5f6:	613b      	str	r3, [r7, #16]
 800a5f8:	697b      	ldr	r3, [r7, #20]
 800a5fa:	1c59      	adds	r1, r3, #1
 800a5fc:	6179      	str	r1, [r7, #20]
 800a5fe:	7812      	ldrb	r2, [r2, #0]
 800a600:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	3b01      	subs	r3, #1
 800a606:	607b      	str	r3, [r7, #4]
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d1f1      	bne.n	800a5f2 <mem_cpy+0x1a>
	}
}
 800a60e:	bf00      	nop
 800a610:	371c      	adds	r7, #28
 800a612:	46bd      	mov	sp, r7
 800a614:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a618:	4770      	bx	lr

0800a61a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800a61a:	b480      	push	{r7}
 800a61c:	b087      	sub	sp, #28
 800a61e:	af00      	add	r7, sp, #0
 800a620:	60f8      	str	r0, [r7, #12]
 800a622:	60b9      	str	r1, [r7, #8]
 800a624:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800a62a:	697b      	ldr	r3, [r7, #20]
 800a62c:	1c5a      	adds	r2, r3, #1
 800a62e:	617a      	str	r2, [r7, #20]
 800a630:	68ba      	ldr	r2, [r7, #8]
 800a632:	b2d2      	uxtb	r2, r2
 800a634:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	3b01      	subs	r3, #1
 800a63a:	607b      	str	r3, [r7, #4]
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d1f3      	bne.n	800a62a <mem_set+0x10>
}
 800a642:	bf00      	nop
 800a644:	bf00      	nop
 800a646:	371c      	adds	r7, #28
 800a648:	46bd      	mov	sp, r7
 800a64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64e:	4770      	bx	lr

0800a650 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800a650:	b480      	push	{r7}
 800a652:	b089      	sub	sp, #36	@ 0x24
 800a654:	af00      	add	r7, sp, #0
 800a656:	60f8      	str	r0, [r7, #12]
 800a658:	60b9      	str	r1, [r7, #8]
 800a65a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	61fb      	str	r3, [r7, #28]
 800a660:	68bb      	ldr	r3, [r7, #8]
 800a662:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800a664:	2300      	movs	r3, #0
 800a666:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800a668:	69fb      	ldr	r3, [r7, #28]
 800a66a:	1c5a      	adds	r2, r3, #1
 800a66c:	61fa      	str	r2, [r7, #28]
 800a66e:	781b      	ldrb	r3, [r3, #0]
 800a670:	4619      	mov	r1, r3
 800a672:	69bb      	ldr	r3, [r7, #24]
 800a674:	1c5a      	adds	r2, r3, #1
 800a676:	61ba      	str	r2, [r7, #24]
 800a678:	781b      	ldrb	r3, [r3, #0]
 800a67a:	1acb      	subs	r3, r1, r3
 800a67c:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	3b01      	subs	r3, #1
 800a682:	607b      	str	r3, [r7, #4]
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	2b00      	cmp	r3, #0
 800a688:	d002      	beq.n	800a690 <mem_cmp+0x40>
 800a68a:	697b      	ldr	r3, [r7, #20]
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d0eb      	beq.n	800a668 <mem_cmp+0x18>

	return r;
 800a690:	697b      	ldr	r3, [r7, #20]
}
 800a692:	4618      	mov	r0, r3
 800a694:	3724      	adds	r7, #36	@ 0x24
 800a696:	46bd      	mov	sp, r7
 800a698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a69c:	4770      	bx	lr

0800a69e <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800a69e:	b480      	push	{r7}
 800a6a0:	b083      	sub	sp, #12
 800a6a2:	af00      	add	r7, sp, #0
 800a6a4:	6078      	str	r0, [r7, #4]
 800a6a6:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800a6a8:	e002      	b.n	800a6b0 <chk_chr+0x12>
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	3301      	adds	r3, #1
 800a6ae:	607b      	str	r3, [r7, #4]
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	781b      	ldrb	r3, [r3, #0]
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d005      	beq.n	800a6c4 <chk_chr+0x26>
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	781b      	ldrb	r3, [r3, #0]
 800a6bc:	461a      	mov	r2, r3
 800a6be:	683b      	ldr	r3, [r7, #0]
 800a6c0:	4293      	cmp	r3, r2
 800a6c2:	d1f2      	bne.n	800a6aa <chk_chr+0xc>
	return *str;
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	781b      	ldrb	r3, [r3, #0]
}
 800a6c8:	4618      	mov	r0, r3
 800a6ca:	370c      	adds	r7, #12
 800a6cc:	46bd      	mov	sp, r7
 800a6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d2:	4770      	bx	lr

0800a6d4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800a6d4:	b480      	push	{r7}
 800a6d6:	b085      	sub	sp, #20
 800a6d8:	af00      	add	r7, sp, #0
 800a6da:	6078      	str	r0, [r7, #4]
 800a6dc:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800a6de:	2300      	movs	r3, #0
 800a6e0:	60bb      	str	r3, [r7, #8]
 800a6e2:	68bb      	ldr	r3, [r7, #8]
 800a6e4:	60fb      	str	r3, [r7, #12]
 800a6e6:	e029      	b.n	800a73c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800a6e8:	4a27      	ldr	r2, [pc, #156]	@ (800a788 <chk_lock+0xb4>)
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	011b      	lsls	r3, r3, #4
 800a6ee:	4413      	add	r3, r2
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d01d      	beq.n	800a732 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800a6f6:	4a24      	ldr	r2, [pc, #144]	@ (800a788 <chk_lock+0xb4>)
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	011b      	lsls	r3, r3, #4
 800a6fc:	4413      	add	r3, r2
 800a6fe:	681a      	ldr	r2, [r3, #0]
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	429a      	cmp	r2, r3
 800a706:	d116      	bne.n	800a736 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800a708:	4a1f      	ldr	r2, [pc, #124]	@ (800a788 <chk_lock+0xb4>)
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	011b      	lsls	r3, r3, #4
 800a70e:	4413      	add	r3, r2
 800a710:	3304      	adds	r3, #4
 800a712:	681a      	ldr	r2, [r3, #0]
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800a718:	429a      	cmp	r2, r3
 800a71a:	d10c      	bne.n	800a736 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800a71c:	4a1a      	ldr	r2, [pc, #104]	@ (800a788 <chk_lock+0xb4>)
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	011b      	lsls	r3, r3, #4
 800a722:	4413      	add	r3, r2
 800a724:	3308      	adds	r3, #8
 800a726:	681a      	ldr	r2, [r3, #0]
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800a72c:	429a      	cmp	r2, r3
 800a72e:	d102      	bne.n	800a736 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800a730:	e007      	b.n	800a742 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800a732:	2301      	movs	r3, #1
 800a734:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	3301      	adds	r3, #1
 800a73a:	60fb      	str	r3, [r7, #12]
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	2b01      	cmp	r3, #1
 800a740:	d9d2      	bls.n	800a6e8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	2b02      	cmp	r3, #2
 800a746:	d109      	bne.n	800a75c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800a748:	68bb      	ldr	r3, [r7, #8]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d102      	bne.n	800a754 <chk_lock+0x80>
 800a74e:	683b      	ldr	r3, [r7, #0]
 800a750:	2b02      	cmp	r3, #2
 800a752:	d101      	bne.n	800a758 <chk_lock+0x84>
 800a754:	2300      	movs	r3, #0
 800a756:	e010      	b.n	800a77a <chk_lock+0xa6>
 800a758:	2312      	movs	r3, #18
 800a75a:	e00e      	b.n	800a77a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800a75c:	683b      	ldr	r3, [r7, #0]
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d108      	bne.n	800a774 <chk_lock+0xa0>
 800a762:	4a09      	ldr	r2, [pc, #36]	@ (800a788 <chk_lock+0xb4>)
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	011b      	lsls	r3, r3, #4
 800a768:	4413      	add	r3, r2
 800a76a:	330c      	adds	r3, #12
 800a76c:	881b      	ldrh	r3, [r3, #0]
 800a76e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a772:	d101      	bne.n	800a778 <chk_lock+0xa4>
 800a774:	2310      	movs	r3, #16
 800a776:	e000      	b.n	800a77a <chk_lock+0xa6>
 800a778:	2300      	movs	r3, #0
}
 800a77a:	4618      	mov	r0, r3
 800a77c:	3714      	adds	r7, #20
 800a77e:	46bd      	mov	sp, r7
 800a780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a784:	4770      	bx	lr
 800a786:	bf00      	nop
 800a788:	20000d00 	.word	0x20000d00

0800a78c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800a78c:	b480      	push	{r7}
 800a78e:	b083      	sub	sp, #12
 800a790:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800a792:	2300      	movs	r3, #0
 800a794:	607b      	str	r3, [r7, #4]
 800a796:	e002      	b.n	800a79e <enq_lock+0x12>
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	3301      	adds	r3, #1
 800a79c:	607b      	str	r3, [r7, #4]
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	2b01      	cmp	r3, #1
 800a7a2:	d806      	bhi.n	800a7b2 <enq_lock+0x26>
 800a7a4:	4a09      	ldr	r2, [pc, #36]	@ (800a7cc <enq_lock+0x40>)
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	011b      	lsls	r3, r3, #4
 800a7aa:	4413      	add	r3, r2
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d1f2      	bne.n	800a798 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	2b02      	cmp	r3, #2
 800a7b6:	bf14      	ite	ne
 800a7b8:	2301      	movne	r3, #1
 800a7ba:	2300      	moveq	r3, #0
 800a7bc:	b2db      	uxtb	r3, r3
}
 800a7be:	4618      	mov	r0, r3
 800a7c0:	370c      	adds	r7, #12
 800a7c2:	46bd      	mov	sp, r7
 800a7c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c8:	4770      	bx	lr
 800a7ca:	bf00      	nop
 800a7cc:	20000d00 	.word	0x20000d00

0800a7d0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800a7d0:	b480      	push	{r7}
 800a7d2:	b085      	sub	sp, #20
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	6078      	str	r0, [r7, #4]
 800a7d8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800a7da:	2300      	movs	r3, #0
 800a7dc:	60fb      	str	r3, [r7, #12]
 800a7de:	e01f      	b.n	800a820 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800a7e0:	4a41      	ldr	r2, [pc, #260]	@ (800a8e8 <inc_lock+0x118>)
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	011b      	lsls	r3, r3, #4
 800a7e6:	4413      	add	r3, r2
 800a7e8:	681a      	ldr	r2, [r3, #0]
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	429a      	cmp	r2, r3
 800a7f0:	d113      	bne.n	800a81a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800a7f2:	4a3d      	ldr	r2, [pc, #244]	@ (800a8e8 <inc_lock+0x118>)
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	011b      	lsls	r3, r3, #4
 800a7f8:	4413      	add	r3, r2
 800a7fa:	3304      	adds	r3, #4
 800a7fc:	681a      	ldr	r2, [r3, #0]
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800a802:	429a      	cmp	r2, r3
 800a804:	d109      	bne.n	800a81a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800a806:	4a38      	ldr	r2, [pc, #224]	@ (800a8e8 <inc_lock+0x118>)
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	011b      	lsls	r3, r3, #4
 800a80c:	4413      	add	r3, r2
 800a80e:	3308      	adds	r3, #8
 800a810:	681a      	ldr	r2, [r3, #0]
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800a816:	429a      	cmp	r2, r3
 800a818:	d006      	beq.n	800a828 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	3301      	adds	r3, #1
 800a81e:	60fb      	str	r3, [r7, #12]
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	2b01      	cmp	r3, #1
 800a824:	d9dc      	bls.n	800a7e0 <inc_lock+0x10>
 800a826:	e000      	b.n	800a82a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800a828:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	2b02      	cmp	r3, #2
 800a82e:	d132      	bne.n	800a896 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800a830:	2300      	movs	r3, #0
 800a832:	60fb      	str	r3, [r7, #12]
 800a834:	e002      	b.n	800a83c <inc_lock+0x6c>
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	3301      	adds	r3, #1
 800a83a:	60fb      	str	r3, [r7, #12]
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	2b01      	cmp	r3, #1
 800a840:	d806      	bhi.n	800a850 <inc_lock+0x80>
 800a842:	4a29      	ldr	r2, [pc, #164]	@ (800a8e8 <inc_lock+0x118>)
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	011b      	lsls	r3, r3, #4
 800a848:	4413      	add	r3, r2
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d1f2      	bne.n	800a836 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	2b02      	cmp	r3, #2
 800a854:	d101      	bne.n	800a85a <inc_lock+0x8a>
 800a856:	2300      	movs	r3, #0
 800a858:	e040      	b.n	800a8dc <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681a      	ldr	r2, [r3, #0]
 800a85e:	4922      	ldr	r1, [pc, #136]	@ (800a8e8 <inc_lock+0x118>)
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	011b      	lsls	r3, r3, #4
 800a864:	440b      	add	r3, r1
 800a866:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	689a      	ldr	r2, [r3, #8]
 800a86c:	491e      	ldr	r1, [pc, #120]	@ (800a8e8 <inc_lock+0x118>)
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	011b      	lsls	r3, r3, #4
 800a872:	440b      	add	r3, r1
 800a874:	3304      	adds	r3, #4
 800a876:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	695a      	ldr	r2, [r3, #20]
 800a87c:	491a      	ldr	r1, [pc, #104]	@ (800a8e8 <inc_lock+0x118>)
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	011b      	lsls	r3, r3, #4
 800a882:	440b      	add	r3, r1
 800a884:	3308      	adds	r3, #8
 800a886:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800a888:	4a17      	ldr	r2, [pc, #92]	@ (800a8e8 <inc_lock+0x118>)
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	011b      	lsls	r3, r3, #4
 800a88e:	4413      	add	r3, r2
 800a890:	330c      	adds	r3, #12
 800a892:	2200      	movs	r2, #0
 800a894:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800a896:	683b      	ldr	r3, [r7, #0]
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d009      	beq.n	800a8b0 <inc_lock+0xe0>
 800a89c:	4a12      	ldr	r2, [pc, #72]	@ (800a8e8 <inc_lock+0x118>)
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	011b      	lsls	r3, r3, #4
 800a8a2:	4413      	add	r3, r2
 800a8a4:	330c      	adds	r3, #12
 800a8a6:	881b      	ldrh	r3, [r3, #0]
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d001      	beq.n	800a8b0 <inc_lock+0xe0>
 800a8ac:	2300      	movs	r3, #0
 800a8ae:	e015      	b.n	800a8dc <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800a8b0:	683b      	ldr	r3, [r7, #0]
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d108      	bne.n	800a8c8 <inc_lock+0xf8>
 800a8b6:	4a0c      	ldr	r2, [pc, #48]	@ (800a8e8 <inc_lock+0x118>)
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	011b      	lsls	r3, r3, #4
 800a8bc:	4413      	add	r3, r2
 800a8be:	330c      	adds	r3, #12
 800a8c0:	881b      	ldrh	r3, [r3, #0]
 800a8c2:	3301      	adds	r3, #1
 800a8c4:	b29a      	uxth	r2, r3
 800a8c6:	e001      	b.n	800a8cc <inc_lock+0xfc>
 800a8c8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a8cc:	4906      	ldr	r1, [pc, #24]	@ (800a8e8 <inc_lock+0x118>)
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	011b      	lsls	r3, r3, #4
 800a8d2:	440b      	add	r3, r1
 800a8d4:	330c      	adds	r3, #12
 800a8d6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	3301      	adds	r3, #1
}
 800a8dc:	4618      	mov	r0, r3
 800a8de:	3714      	adds	r7, #20
 800a8e0:	46bd      	mov	sp, r7
 800a8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e6:	4770      	bx	lr
 800a8e8:	20000d00 	.word	0x20000d00

0800a8ec <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800a8ec:	b480      	push	{r7}
 800a8ee:	b085      	sub	sp, #20
 800a8f0:	af00      	add	r7, sp, #0
 800a8f2:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	3b01      	subs	r3, #1
 800a8f8:	607b      	str	r3, [r7, #4]
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	2b01      	cmp	r3, #1
 800a8fe:	d825      	bhi.n	800a94c <dec_lock+0x60>
		n = Files[i].ctr;
 800a900:	4a17      	ldr	r2, [pc, #92]	@ (800a960 <dec_lock+0x74>)
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	011b      	lsls	r3, r3, #4
 800a906:	4413      	add	r3, r2
 800a908:	330c      	adds	r3, #12
 800a90a:	881b      	ldrh	r3, [r3, #0]
 800a90c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800a90e:	89fb      	ldrh	r3, [r7, #14]
 800a910:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a914:	d101      	bne.n	800a91a <dec_lock+0x2e>
 800a916:	2300      	movs	r3, #0
 800a918:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800a91a:	89fb      	ldrh	r3, [r7, #14]
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d002      	beq.n	800a926 <dec_lock+0x3a>
 800a920:	89fb      	ldrh	r3, [r7, #14]
 800a922:	3b01      	subs	r3, #1
 800a924:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800a926:	4a0e      	ldr	r2, [pc, #56]	@ (800a960 <dec_lock+0x74>)
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	011b      	lsls	r3, r3, #4
 800a92c:	4413      	add	r3, r2
 800a92e:	330c      	adds	r3, #12
 800a930:	89fa      	ldrh	r2, [r7, #14]
 800a932:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800a934:	89fb      	ldrh	r3, [r7, #14]
 800a936:	2b00      	cmp	r3, #0
 800a938:	d105      	bne.n	800a946 <dec_lock+0x5a>
 800a93a:	4a09      	ldr	r2, [pc, #36]	@ (800a960 <dec_lock+0x74>)
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	011b      	lsls	r3, r3, #4
 800a940:	4413      	add	r3, r2
 800a942:	2200      	movs	r2, #0
 800a944:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800a946:	2300      	movs	r3, #0
 800a948:	737b      	strb	r3, [r7, #13]
 800a94a:	e001      	b.n	800a950 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800a94c:	2302      	movs	r3, #2
 800a94e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800a950:	7b7b      	ldrb	r3, [r7, #13]
}
 800a952:	4618      	mov	r0, r3
 800a954:	3714      	adds	r7, #20
 800a956:	46bd      	mov	sp, r7
 800a958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a95c:	4770      	bx	lr
 800a95e:	bf00      	nop
 800a960:	20000d00 	.word	0x20000d00

0800a964 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800a964:	b480      	push	{r7}
 800a966:	b085      	sub	sp, #20
 800a968:	af00      	add	r7, sp, #0
 800a96a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800a96c:	2300      	movs	r3, #0
 800a96e:	60fb      	str	r3, [r7, #12]
 800a970:	e010      	b.n	800a994 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800a972:	4a0d      	ldr	r2, [pc, #52]	@ (800a9a8 <clear_lock+0x44>)
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	011b      	lsls	r3, r3, #4
 800a978:	4413      	add	r3, r2
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	687a      	ldr	r2, [r7, #4]
 800a97e:	429a      	cmp	r2, r3
 800a980:	d105      	bne.n	800a98e <clear_lock+0x2a>
 800a982:	4a09      	ldr	r2, [pc, #36]	@ (800a9a8 <clear_lock+0x44>)
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	011b      	lsls	r3, r3, #4
 800a988:	4413      	add	r3, r2
 800a98a:	2200      	movs	r2, #0
 800a98c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	3301      	adds	r3, #1
 800a992:	60fb      	str	r3, [r7, #12]
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	2b01      	cmp	r3, #1
 800a998:	d9eb      	bls.n	800a972 <clear_lock+0xe>
	}
}
 800a99a:	bf00      	nop
 800a99c:	bf00      	nop
 800a99e:	3714      	adds	r7, #20
 800a9a0:	46bd      	mov	sp, r7
 800a9a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a6:	4770      	bx	lr
 800a9a8:	20000d00 	.word	0x20000d00

0800a9ac <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800a9ac:	b580      	push	{r7, lr}
 800a9ae:	b086      	sub	sp, #24
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800a9b4:	2300      	movs	r3, #0
 800a9b6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	78db      	ldrb	r3, [r3, #3]
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d034      	beq.n	800aa2a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9c4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	7858      	ldrb	r0, [r3, #1]
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800a9d0:	2301      	movs	r3, #1
 800a9d2:	697a      	ldr	r2, [r7, #20]
 800a9d4:	f7ff fd40 	bl	800a458 <disk_write>
 800a9d8:	4603      	mov	r3, r0
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d002      	beq.n	800a9e4 <sync_window+0x38>
			res = FR_DISK_ERR;
 800a9de:	2301      	movs	r3, #1
 800a9e0:	73fb      	strb	r3, [r7, #15]
 800a9e2:	e022      	b.n	800aa2a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	2200      	movs	r2, #0
 800a9e8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9ee:	697a      	ldr	r2, [r7, #20]
 800a9f0:	1ad2      	subs	r2, r2, r3
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	69db      	ldr	r3, [r3, #28]
 800a9f6:	429a      	cmp	r2, r3
 800a9f8:	d217      	bcs.n	800aa2a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	789b      	ldrb	r3, [r3, #2]
 800a9fe:	613b      	str	r3, [r7, #16]
 800aa00:	e010      	b.n	800aa24 <sync_window+0x78>
					wsect += fs->fsize;
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	69db      	ldr	r3, [r3, #28]
 800aa06:	697a      	ldr	r2, [r7, #20]
 800aa08:	4413      	add	r3, r2
 800aa0a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	7858      	ldrb	r0, [r3, #1]
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800aa16:	2301      	movs	r3, #1
 800aa18:	697a      	ldr	r2, [r7, #20]
 800aa1a:	f7ff fd1d 	bl	800a458 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800aa1e:	693b      	ldr	r3, [r7, #16]
 800aa20:	3b01      	subs	r3, #1
 800aa22:	613b      	str	r3, [r7, #16]
 800aa24:	693b      	ldr	r3, [r7, #16]
 800aa26:	2b01      	cmp	r3, #1
 800aa28:	d8eb      	bhi.n	800aa02 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800aa2a:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa2c:	4618      	mov	r0, r3
 800aa2e:	3718      	adds	r7, #24
 800aa30:	46bd      	mov	sp, r7
 800aa32:	bd80      	pop	{r7, pc}

0800aa34 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800aa34:	b580      	push	{r7, lr}
 800aa36:	b084      	sub	sp, #16
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	6078      	str	r0, [r7, #4]
 800aa3c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800aa3e:	2300      	movs	r3, #0
 800aa40:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa46:	683a      	ldr	r2, [r7, #0]
 800aa48:	429a      	cmp	r2, r3
 800aa4a:	d01b      	beq.n	800aa84 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800aa4c:	6878      	ldr	r0, [r7, #4]
 800aa4e:	f7ff ffad 	bl	800a9ac <sync_window>
 800aa52:	4603      	mov	r3, r0
 800aa54:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800aa56:	7bfb      	ldrb	r3, [r7, #15]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d113      	bne.n	800aa84 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	7858      	ldrb	r0, [r3, #1]
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800aa66:	2301      	movs	r3, #1
 800aa68:	683a      	ldr	r2, [r7, #0]
 800aa6a:	f7ff fcd5 	bl	800a418 <disk_read>
 800aa6e:	4603      	mov	r3, r0
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d004      	beq.n	800aa7e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800aa74:	f04f 33ff 	mov.w	r3, #4294967295
 800aa78:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800aa7a:	2301      	movs	r3, #1
 800aa7c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	683a      	ldr	r2, [r7, #0]
 800aa82:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 800aa84:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa86:	4618      	mov	r0, r3
 800aa88:	3710      	adds	r7, #16
 800aa8a:	46bd      	mov	sp, r7
 800aa8c:	bd80      	pop	{r7, pc}
	...

0800aa90 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800aa90:	b580      	push	{r7, lr}
 800aa92:	b084      	sub	sp, #16
 800aa94:	af00      	add	r7, sp, #0
 800aa96:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800aa98:	6878      	ldr	r0, [r7, #4]
 800aa9a:	f7ff ff87 	bl	800a9ac <sync_window>
 800aa9e:	4603      	mov	r3, r0
 800aaa0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800aaa2:	7bfb      	ldrb	r3, [r7, #15]
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d158      	bne.n	800ab5a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	781b      	ldrb	r3, [r3, #0]
 800aaac:	2b03      	cmp	r3, #3
 800aaae:	d148      	bne.n	800ab42 <sync_fs+0xb2>
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	791b      	ldrb	r3, [r3, #4]
 800aab4:	2b01      	cmp	r3, #1
 800aab6:	d144      	bne.n	800ab42 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	3334      	adds	r3, #52	@ 0x34
 800aabc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800aac0:	2100      	movs	r1, #0
 800aac2:	4618      	mov	r0, r3
 800aac4:	f7ff fda9 	bl	800a61a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	3334      	adds	r3, #52	@ 0x34
 800aacc:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800aad0:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800aad4:	4618      	mov	r0, r3
 800aad6:	f7ff fd38 	bl	800a54a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	3334      	adds	r3, #52	@ 0x34
 800aade:	4921      	ldr	r1, [pc, #132]	@ (800ab64 <sync_fs+0xd4>)
 800aae0:	4618      	mov	r0, r3
 800aae2:	f7ff fd4d 	bl	800a580 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	3334      	adds	r3, #52	@ 0x34
 800aaea:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800aaee:	491e      	ldr	r1, [pc, #120]	@ (800ab68 <sync_fs+0xd8>)
 800aaf0:	4618      	mov	r0, r3
 800aaf2:	f7ff fd45 	bl	800a580 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	3334      	adds	r3, #52	@ 0x34
 800aafa:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	691b      	ldr	r3, [r3, #16]
 800ab02:	4619      	mov	r1, r3
 800ab04:	4610      	mov	r0, r2
 800ab06:	f7ff fd3b 	bl	800a580 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	3334      	adds	r3, #52	@ 0x34
 800ab0e:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	68db      	ldr	r3, [r3, #12]
 800ab16:	4619      	mov	r1, r3
 800ab18:	4610      	mov	r0, r2
 800ab1a:	f7ff fd31 	bl	800a580 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	6a1b      	ldr	r3, [r3, #32]
 800ab22:	1c5a      	adds	r2, r3, #1
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	7858      	ldrb	r0, [r3, #1]
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ab36:	2301      	movs	r3, #1
 800ab38:	f7ff fc8e 	bl	800a458 <disk_write>
			fs->fsi_flag = 0;
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	2200      	movs	r2, #0
 800ab40:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	785b      	ldrb	r3, [r3, #1]
 800ab46:	2200      	movs	r2, #0
 800ab48:	2100      	movs	r1, #0
 800ab4a:	4618      	mov	r0, r3
 800ab4c:	f7ff fca4 	bl	800a498 <disk_ioctl>
 800ab50:	4603      	mov	r3, r0
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d001      	beq.n	800ab5a <sync_fs+0xca>
 800ab56:	2301      	movs	r3, #1
 800ab58:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800ab5a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab5c:	4618      	mov	r0, r3
 800ab5e:	3710      	adds	r7, #16
 800ab60:	46bd      	mov	sp, r7
 800ab62:	bd80      	pop	{r7, pc}
 800ab64:	41615252 	.word	0x41615252
 800ab68:	61417272 	.word	0x61417272

0800ab6c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800ab6c:	b480      	push	{r7}
 800ab6e:	b083      	sub	sp, #12
 800ab70:	af00      	add	r7, sp, #0
 800ab72:	6078      	str	r0, [r7, #4]
 800ab74:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800ab76:	683b      	ldr	r3, [r7, #0]
 800ab78:	3b02      	subs	r3, #2
 800ab7a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	699b      	ldr	r3, [r3, #24]
 800ab80:	3b02      	subs	r3, #2
 800ab82:	683a      	ldr	r2, [r7, #0]
 800ab84:	429a      	cmp	r2, r3
 800ab86:	d301      	bcc.n	800ab8c <clust2sect+0x20>
 800ab88:	2300      	movs	r3, #0
 800ab8a:	e008      	b.n	800ab9e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	895b      	ldrh	r3, [r3, #10]
 800ab90:	461a      	mov	r2, r3
 800ab92:	683b      	ldr	r3, [r7, #0]
 800ab94:	fb03 f202 	mul.w	r2, r3, r2
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab9c:	4413      	add	r3, r2
}
 800ab9e:	4618      	mov	r0, r3
 800aba0:	370c      	adds	r7, #12
 800aba2:	46bd      	mov	sp, r7
 800aba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aba8:	4770      	bx	lr

0800abaa <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800abaa:	b580      	push	{r7, lr}
 800abac:	b086      	sub	sp, #24
 800abae:	af00      	add	r7, sp, #0
 800abb0:	6078      	str	r0, [r7, #4]
 800abb2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800abba:	683b      	ldr	r3, [r7, #0]
 800abbc:	2b01      	cmp	r3, #1
 800abbe:	d904      	bls.n	800abca <get_fat+0x20>
 800abc0:	693b      	ldr	r3, [r7, #16]
 800abc2:	699b      	ldr	r3, [r3, #24]
 800abc4:	683a      	ldr	r2, [r7, #0]
 800abc6:	429a      	cmp	r2, r3
 800abc8:	d302      	bcc.n	800abd0 <get_fat+0x26>
		val = 1;	/* Internal error */
 800abca:	2301      	movs	r3, #1
 800abcc:	617b      	str	r3, [r7, #20]
 800abce:	e08e      	b.n	800acee <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800abd0:	f04f 33ff 	mov.w	r3, #4294967295
 800abd4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800abd6:	693b      	ldr	r3, [r7, #16]
 800abd8:	781b      	ldrb	r3, [r3, #0]
 800abda:	2b03      	cmp	r3, #3
 800abdc:	d061      	beq.n	800aca2 <get_fat+0xf8>
 800abde:	2b03      	cmp	r3, #3
 800abe0:	dc7b      	bgt.n	800acda <get_fat+0x130>
 800abe2:	2b01      	cmp	r3, #1
 800abe4:	d002      	beq.n	800abec <get_fat+0x42>
 800abe6:	2b02      	cmp	r3, #2
 800abe8:	d041      	beq.n	800ac6e <get_fat+0xc4>
 800abea:	e076      	b.n	800acda <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800abec:	683b      	ldr	r3, [r7, #0]
 800abee:	60fb      	str	r3, [r7, #12]
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	085b      	lsrs	r3, r3, #1
 800abf4:	68fa      	ldr	r2, [r7, #12]
 800abf6:	4413      	add	r3, r2
 800abf8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800abfa:	693b      	ldr	r3, [r7, #16]
 800abfc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	0a5b      	lsrs	r3, r3, #9
 800ac02:	4413      	add	r3, r2
 800ac04:	4619      	mov	r1, r3
 800ac06:	6938      	ldr	r0, [r7, #16]
 800ac08:	f7ff ff14 	bl	800aa34 <move_window>
 800ac0c:	4603      	mov	r3, r0
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d166      	bne.n	800ace0 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	1c5a      	adds	r2, r3, #1
 800ac16:	60fa      	str	r2, [r7, #12]
 800ac18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac1c:	693a      	ldr	r2, [r7, #16]
 800ac1e:	4413      	add	r3, r2
 800ac20:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800ac24:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ac26:	693b      	ldr	r3, [r7, #16]
 800ac28:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	0a5b      	lsrs	r3, r3, #9
 800ac2e:	4413      	add	r3, r2
 800ac30:	4619      	mov	r1, r3
 800ac32:	6938      	ldr	r0, [r7, #16]
 800ac34:	f7ff fefe 	bl	800aa34 <move_window>
 800ac38:	4603      	mov	r3, r0
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d152      	bne.n	800ace4 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac44:	693a      	ldr	r2, [r7, #16]
 800ac46:	4413      	add	r3, r2
 800ac48:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800ac4c:	021b      	lsls	r3, r3, #8
 800ac4e:	68ba      	ldr	r2, [r7, #8]
 800ac50:	4313      	orrs	r3, r2
 800ac52:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800ac54:	683b      	ldr	r3, [r7, #0]
 800ac56:	f003 0301 	and.w	r3, r3, #1
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d002      	beq.n	800ac64 <get_fat+0xba>
 800ac5e:	68bb      	ldr	r3, [r7, #8]
 800ac60:	091b      	lsrs	r3, r3, #4
 800ac62:	e002      	b.n	800ac6a <get_fat+0xc0>
 800ac64:	68bb      	ldr	r3, [r7, #8]
 800ac66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ac6a:	617b      	str	r3, [r7, #20]
			break;
 800ac6c:	e03f      	b.n	800acee <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800ac6e:	693b      	ldr	r3, [r7, #16]
 800ac70:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ac72:	683b      	ldr	r3, [r7, #0]
 800ac74:	0a1b      	lsrs	r3, r3, #8
 800ac76:	4413      	add	r3, r2
 800ac78:	4619      	mov	r1, r3
 800ac7a:	6938      	ldr	r0, [r7, #16]
 800ac7c:	f7ff feda 	bl	800aa34 <move_window>
 800ac80:	4603      	mov	r3, r0
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d130      	bne.n	800ace8 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800ac86:	693b      	ldr	r3, [r7, #16]
 800ac88:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800ac8c:	683b      	ldr	r3, [r7, #0]
 800ac8e:	005b      	lsls	r3, r3, #1
 800ac90:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800ac94:	4413      	add	r3, r2
 800ac96:	4618      	mov	r0, r3
 800ac98:	f7ff fc1c 	bl	800a4d4 <ld_word>
 800ac9c:	4603      	mov	r3, r0
 800ac9e:	617b      	str	r3, [r7, #20]
			break;
 800aca0:	e025      	b.n	800acee <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800aca2:	693b      	ldr	r3, [r7, #16]
 800aca4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800aca6:	683b      	ldr	r3, [r7, #0]
 800aca8:	09db      	lsrs	r3, r3, #7
 800acaa:	4413      	add	r3, r2
 800acac:	4619      	mov	r1, r3
 800acae:	6938      	ldr	r0, [r7, #16]
 800acb0:	f7ff fec0 	bl	800aa34 <move_window>
 800acb4:	4603      	mov	r3, r0
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d118      	bne.n	800acec <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800acba:	693b      	ldr	r3, [r7, #16]
 800acbc:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800acc0:	683b      	ldr	r3, [r7, #0]
 800acc2:	009b      	lsls	r3, r3, #2
 800acc4:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800acc8:	4413      	add	r3, r2
 800acca:	4618      	mov	r0, r3
 800accc:	f7ff fc1a 	bl	800a504 <ld_dword>
 800acd0:	4603      	mov	r3, r0
 800acd2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800acd6:	617b      	str	r3, [r7, #20]
			break;
 800acd8:	e009      	b.n	800acee <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800acda:	2301      	movs	r3, #1
 800acdc:	617b      	str	r3, [r7, #20]
 800acde:	e006      	b.n	800acee <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ace0:	bf00      	nop
 800ace2:	e004      	b.n	800acee <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ace4:	bf00      	nop
 800ace6:	e002      	b.n	800acee <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800ace8:	bf00      	nop
 800acea:	e000      	b.n	800acee <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800acec:	bf00      	nop
		}
	}

	return val;
 800acee:	697b      	ldr	r3, [r7, #20]
}
 800acf0:	4618      	mov	r0, r3
 800acf2:	3718      	adds	r7, #24
 800acf4:	46bd      	mov	sp, r7
 800acf6:	bd80      	pop	{r7, pc}

0800acf8 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800acf8:	b590      	push	{r4, r7, lr}
 800acfa:	b089      	sub	sp, #36	@ 0x24
 800acfc:	af00      	add	r7, sp, #0
 800acfe:	60f8      	str	r0, [r7, #12]
 800ad00:	60b9      	str	r1, [r7, #8]
 800ad02:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800ad04:	2302      	movs	r3, #2
 800ad06:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800ad08:	68bb      	ldr	r3, [r7, #8]
 800ad0a:	2b01      	cmp	r3, #1
 800ad0c:	f240 80d9 	bls.w	800aec2 <put_fat+0x1ca>
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	699b      	ldr	r3, [r3, #24]
 800ad14:	68ba      	ldr	r2, [r7, #8]
 800ad16:	429a      	cmp	r2, r3
 800ad18:	f080 80d3 	bcs.w	800aec2 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	781b      	ldrb	r3, [r3, #0]
 800ad20:	2b03      	cmp	r3, #3
 800ad22:	f000 8096 	beq.w	800ae52 <put_fat+0x15a>
 800ad26:	2b03      	cmp	r3, #3
 800ad28:	f300 80cb 	bgt.w	800aec2 <put_fat+0x1ca>
 800ad2c:	2b01      	cmp	r3, #1
 800ad2e:	d002      	beq.n	800ad36 <put_fat+0x3e>
 800ad30:	2b02      	cmp	r3, #2
 800ad32:	d06e      	beq.n	800ae12 <put_fat+0x11a>
 800ad34:	e0c5      	b.n	800aec2 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800ad36:	68bb      	ldr	r3, [r7, #8]
 800ad38:	61bb      	str	r3, [r7, #24]
 800ad3a:	69bb      	ldr	r3, [r7, #24]
 800ad3c:	085b      	lsrs	r3, r3, #1
 800ad3e:	69ba      	ldr	r2, [r7, #24]
 800ad40:	4413      	add	r3, r2
 800ad42:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ad48:	69bb      	ldr	r3, [r7, #24]
 800ad4a:	0a5b      	lsrs	r3, r3, #9
 800ad4c:	4413      	add	r3, r2
 800ad4e:	4619      	mov	r1, r3
 800ad50:	68f8      	ldr	r0, [r7, #12]
 800ad52:	f7ff fe6f 	bl	800aa34 <move_window>
 800ad56:	4603      	mov	r3, r0
 800ad58:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ad5a:	7ffb      	ldrb	r3, [r7, #31]
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	f040 80a9 	bne.w	800aeb4 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800ad68:	69bb      	ldr	r3, [r7, #24]
 800ad6a:	1c59      	adds	r1, r3, #1
 800ad6c:	61b9      	str	r1, [r7, #24]
 800ad6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ad72:	4413      	add	r3, r2
 800ad74:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800ad76:	68bb      	ldr	r3, [r7, #8]
 800ad78:	f003 0301 	and.w	r3, r3, #1
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d00d      	beq.n	800ad9c <put_fat+0xa4>
 800ad80:	697b      	ldr	r3, [r7, #20]
 800ad82:	781b      	ldrb	r3, [r3, #0]
 800ad84:	b25b      	sxtb	r3, r3
 800ad86:	f003 030f 	and.w	r3, r3, #15
 800ad8a:	b25a      	sxtb	r2, r3
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	b2db      	uxtb	r3, r3
 800ad90:	011b      	lsls	r3, r3, #4
 800ad92:	b25b      	sxtb	r3, r3
 800ad94:	4313      	orrs	r3, r2
 800ad96:	b25b      	sxtb	r3, r3
 800ad98:	b2db      	uxtb	r3, r3
 800ad9a:	e001      	b.n	800ada0 <put_fat+0xa8>
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	b2db      	uxtb	r3, r3
 800ada0:	697a      	ldr	r2, [r7, #20]
 800ada2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	2201      	movs	r2, #1
 800ada8:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800adae:	69bb      	ldr	r3, [r7, #24]
 800adb0:	0a5b      	lsrs	r3, r3, #9
 800adb2:	4413      	add	r3, r2
 800adb4:	4619      	mov	r1, r3
 800adb6:	68f8      	ldr	r0, [r7, #12]
 800adb8:	f7ff fe3c 	bl	800aa34 <move_window>
 800adbc:	4603      	mov	r3, r0
 800adbe:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800adc0:	7ffb      	ldrb	r3, [r7, #31]
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d178      	bne.n	800aeb8 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800adcc:	69bb      	ldr	r3, [r7, #24]
 800adce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800add2:	4413      	add	r3, r2
 800add4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800add6:	68bb      	ldr	r3, [r7, #8]
 800add8:	f003 0301 	and.w	r3, r3, #1
 800addc:	2b00      	cmp	r3, #0
 800adde:	d003      	beq.n	800ade8 <put_fat+0xf0>
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	091b      	lsrs	r3, r3, #4
 800ade4:	b2db      	uxtb	r3, r3
 800ade6:	e00e      	b.n	800ae06 <put_fat+0x10e>
 800ade8:	697b      	ldr	r3, [r7, #20]
 800adea:	781b      	ldrb	r3, [r3, #0]
 800adec:	b25b      	sxtb	r3, r3
 800adee:	f023 030f 	bic.w	r3, r3, #15
 800adf2:	b25a      	sxtb	r2, r3
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	0a1b      	lsrs	r3, r3, #8
 800adf8:	b25b      	sxtb	r3, r3
 800adfa:	f003 030f 	and.w	r3, r3, #15
 800adfe:	b25b      	sxtb	r3, r3
 800ae00:	4313      	orrs	r3, r2
 800ae02:	b25b      	sxtb	r3, r3
 800ae04:	b2db      	uxtb	r3, r3
 800ae06:	697a      	ldr	r2, [r7, #20]
 800ae08:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	2201      	movs	r2, #1
 800ae0e:	70da      	strb	r2, [r3, #3]
			break;
 800ae10:	e057      	b.n	800aec2 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ae16:	68bb      	ldr	r3, [r7, #8]
 800ae18:	0a1b      	lsrs	r3, r3, #8
 800ae1a:	4413      	add	r3, r2
 800ae1c:	4619      	mov	r1, r3
 800ae1e:	68f8      	ldr	r0, [r7, #12]
 800ae20:	f7ff fe08 	bl	800aa34 <move_window>
 800ae24:	4603      	mov	r3, r0
 800ae26:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ae28:	7ffb      	ldrb	r3, [r7, #31]
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d146      	bne.n	800aebc <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800ae34:	68bb      	ldr	r3, [r7, #8]
 800ae36:	005b      	lsls	r3, r3, #1
 800ae38:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800ae3c:	4413      	add	r3, r2
 800ae3e:	687a      	ldr	r2, [r7, #4]
 800ae40:	b292      	uxth	r2, r2
 800ae42:	4611      	mov	r1, r2
 800ae44:	4618      	mov	r0, r3
 800ae46:	f7ff fb80 	bl	800a54a <st_word>
			fs->wflag = 1;
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	2201      	movs	r2, #1
 800ae4e:	70da      	strb	r2, [r3, #3]
			break;
 800ae50:	e037      	b.n	800aec2 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ae56:	68bb      	ldr	r3, [r7, #8]
 800ae58:	09db      	lsrs	r3, r3, #7
 800ae5a:	4413      	add	r3, r2
 800ae5c:	4619      	mov	r1, r3
 800ae5e:	68f8      	ldr	r0, [r7, #12]
 800ae60:	f7ff fde8 	bl	800aa34 <move_window>
 800ae64:	4603      	mov	r3, r0
 800ae66:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ae68:	7ffb      	ldrb	r3, [r7, #31]
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d128      	bne.n	800aec0 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800ae7a:	68bb      	ldr	r3, [r7, #8]
 800ae7c:	009b      	lsls	r3, r3, #2
 800ae7e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800ae82:	4413      	add	r3, r2
 800ae84:	4618      	mov	r0, r3
 800ae86:	f7ff fb3d 	bl	800a504 <ld_dword>
 800ae8a:	4603      	mov	r3, r0
 800ae8c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800ae90:	4323      	orrs	r3, r4
 800ae92:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800ae9a:	68bb      	ldr	r3, [r7, #8]
 800ae9c:	009b      	lsls	r3, r3, #2
 800ae9e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800aea2:	4413      	add	r3, r2
 800aea4:	6879      	ldr	r1, [r7, #4]
 800aea6:	4618      	mov	r0, r3
 800aea8:	f7ff fb6a 	bl	800a580 <st_dword>
			fs->wflag = 1;
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	2201      	movs	r2, #1
 800aeb0:	70da      	strb	r2, [r3, #3]
			break;
 800aeb2:	e006      	b.n	800aec2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800aeb4:	bf00      	nop
 800aeb6:	e004      	b.n	800aec2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800aeb8:	bf00      	nop
 800aeba:	e002      	b.n	800aec2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800aebc:	bf00      	nop
 800aebe:	e000      	b.n	800aec2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800aec0:	bf00      	nop
		}
	}
	return res;
 800aec2:	7ffb      	ldrb	r3, [r7, #31]
}
 800aec4:	4618      	mov	r0, r3
 800aec6:	3724      	adds	r7, #36	@ 0x24
 800aec8:	46bd      	mov	sp, r7
 800aeca:	bd90      	pop	{r4, r7, pc}

0800aecc <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800aecc:	b580      	push	{r7, lr}
 800aece:	b088      	sub	sp, #32
 800aed0:	af00      	add	r7, sp, #0
 800aed2:	60f8      	str	r0, [r7, #12]
 800aed4:	60b9      	str	r1, [r7, #8]
 800aed6:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800aed8:	2300      	movs	r3, #0
 800aeda:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800aee2:	68bb      	ldr	r3, [r7, #8]
 800aee4:	2b01      	cmp	r3, #1
 800aee6:	d904      	bls.n	800aef2 <remove_chain+0x26>
 800aee8:	69bb      	ldr	r3, [r7, #24]
 800aeea:	699b      	ldr	r3, [r3, #24]
 800aeec:	68ba      	ldr	r2, [r7, #8]
 800aeee:	429a      	cmp	r2, r3
 800aef0:	d301      	bcc.n	800aef6 <remove_chain+0x2a>
 800aef2:	2302      	movs	r3, #2
 800aef4:	e04b      	b.n	800af8e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d00c      	beq.n	800af16 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800aefc:	f04f 32ff 	mov.w	r2, #4294967295
 800af00:	6879      	ldr	r1, [r7, #4]
 800af02:	69b8      	ldr	r0, [r7, #24]
 800af04:	f7ff fef8 	bl	800acf8 <put_fat>
 800af08:	4603      	mov	r3, r0
 800af0a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800af0c:	7ffb      	ldrb	r3, [r7, #31]
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d001      	beq.n	800af16 <remove_chain+0x4a>
 800af12:	7ffb      	ldrb	r3, [r7, #31]
 800af14:	e03b      	b.n	800af8e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800af16:	68b9      	ldr	r1, [r7, #8]
 800af18:	68f8      	ldr	r0, [r7, #12]
 800af1a:	f7ff fe46 	bl	800abaa <get_fat>
 800af1e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800af20:	697b      	ldr	r3, [r7, #20]
 800af22:	2b00      	cmp	r3, #0
 800af24:	d031      	beq.n	800af8a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800af26:	697b      	ldr	r3, [r7, #20]
 800af28:	2b01      	cmp	r3, #1
 800af2a:	d101      	bne.n	800af30 <remove_chain+0x64>
 800af2c:	2302      	movs	r3, #2
 800af2e:	e02e      	b.n	800af8e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800af30:	697b      	ldr	r3, [r7, #20]
 800af32:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af36:	d101      	bne.n	800af3c <remove_chain+0x70>
 800af38:	2301      	movs	r3, #1
 800af3a:	e028      	b.n	800af8e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800af3c:	2200      	movs	r2, #0
 800af3e:	68b9      	ldr	r1, [r7, #8]
 800af40:	69b8      	ldr	r0, [r7, #24]
 800af42:	f7ff fed9 	bl	800acf8 <put_fat>
 800af46:	4603      	mov	r3, r0
 800af48:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800af4a:	7ffb      	ldrb	r3, [r7, #31]
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d001      	beq.n	800af54 <remove_chain+0x88>
 800af50:	7ffb      	ldrb	r3, [r7, #31]
 800af52:	e01c      	b.n	800af8e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800af54:	69bb      	ldr	r3, [r7, #24]
 800af56:	691a      	ldr	r2, [r3, #16]
 800af58:	69bb      	ldr	r3, [r7, #24]
 800af5a:	699b      	ldr	r3, [r3, #24]
 800af5c:	3b02      	subs	r3, #2
 800af5e:	429a      	cmp	r2, r3
 800af60:	d20b      	bcs.n	800af7a <remove_chain+0xae>
			fs->free_clst++;
 800af62:	69bb      	ldr	r3, [r7, #24]
 800af64:	691b      	ldr	r3, [r3, #16]
 800af66:	1c5a      	adds	r2, r3, #1
 800af68:	69bb      	ldr	r3, [r7, #24]
 800af6a:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800af6c:	69bb      	ldr	r3, [r7, #24]
 800af6e:	791b      	ldrb	r3, [r3, #4]
 800af70:	f043 0301 	orr.w	r3, r3, #1
 800af74:	b2da      	uxtb	r2, r3
 800af76:	69bb      	ldr	r3, [r7, #24]
 800af78:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800af7a:	697b      	ldr	r3, [r7, #20]
 800af7c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800af7e:	69bb      	ldr	r3, [r7, #24]
 800af80:	699b      	ldr	r3, [r3, #24]
 800af82:	68ba      	ldr	r2, [r7, #8]
 800af84:	429a      	cmp	r2, r3
 800af86:	d3c6      	bcc.n	800af16 <remove_chain+0x4a>
 800af88:	e000      	b.n	800af8c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800af8a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800af8c:	2300      	movs	r3, #0
}
 800af8e:	4618      	mov	r0, r3
 800af90:	3720      	adds	r7, #32
 800af92:	46bd      	mov	sp, r7
 800af94:	bd80      	pop	{r7, pc}

0800af96 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800af96:	b580      	push	{r7, lr}
 800af98:	b088      	sub	sp, #32
 800af9a:	af00      	add	r7, sp, #0
 800af9c:	6078      	str	r0, [r7, #4]
 800af9e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800afa6:	683b      	ldr	r3, [r7, #0]
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d10d      	bne.n	800afc8 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800afac:	693b      	ldr	r3, [r7, #16]
 800afae:	68db      	ldr	r3, [r3, #12]
 800afb0:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800afb2:	69bb      	ldr	r3, [r7, #24]
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d004      	beq.n	800afc2 <create_chain+0x2c>
 800afb8:	693b      	ldr	r3, [r7, #16]
 800afba:	699b      	ldr	r3, [r3, #24]
 800afbc:	69ba      	ldr	r2, [r7, #24]
 800afbe:	429a      	cmp	r2, r3
 800afc0:	d31b      	bcc.n	800affa <create_chain+0x64>
 800afc2:	2301      	movs	r3, #1
 800afc4:	61bb      	str	r3, [r7, #24]
 800afc6:	e018      	b.n	800affa <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800afc8:	6839      	ldr	r1, [r7, #0]
 800afca:	6878      	ldr	r0, [r7, #4]
 800afcc:	f7ff fded 	bl	800abaa <get_fat>
 800afd0:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	2b01      	cmp	r3, #1
 800afd6:	d801      	bhi.n	800afdc <create_chain+0x46>
 800afd8:	2301      	movs	r3, #1
 800afda:	e070      	b.n	800b0be <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afe2:	d101      	bne.n	800afe8 <create_chain+0x52>
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	e06a      	b.n	800b0be <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800afe8:	693b      	ldr	r3, [r7, #16]
 800afea:	699b      	ldr	r3, [r3, #24]
 800afec:	68fa      	ldr	r2, [r7, #12]
 800afee:	429a      	cmp	r2, r3
 800aff0:	d201      	bcs.n	800aff6 <create_chain+0x60>
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	e063      	b.n	800b0be <create_chain+0x128>
		scl = clst;
 800aff6:	683b      	ldr	r3, [r7, #0]
 800aff8:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800affa:	69bb      	ldr	r3, [r7, #24]
 800affc:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800affe:	69fb      	ldr	r3, [r7, #28]
 800b000:	3301      	adds	r3, #1
 800b002:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800b004:	693b      	ldr	r3, [r7, #16]
 800b006:	699b      	ldr	r3, [r3, #24]
 800b008:	69fa      	ldr	r2, [r7, #28]
 800b00a:	429a      	cmp	r2, r3
 800b00c:	d307      	bcc.n	800b01e <create_chain+0x88>
				ncl = 2;
 800b00e:	2302      	movs	r3, #2
 800b010:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800b012:	69fa      	ldr	r2, [r7, #28]
 800b014:	69bb      	ldr	r3, [r7, #24]
 800b016:	429a      	cmp	r2, r3
 800b018:	d901      	bls.n	800b01e <create_chain+0x88>
 800b01a:	2300      	movs	r3, #0
 800b01c:	e04f      	b.n	800b0be <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800b01e:	69f9      	ldr	r1, [r7, #28]
 800b020:	6878      	ldr	r0, [r7, #4]
 800b022:	f7ff fdc2 	bl	800abaa <get_fat>
 800b026:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d00e      	beq.n	800b04c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	2b01      	cmp	r3, #1
 800b032:	d003      	beq.n	800b03c <create_chain+0xa6>
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b03a:	d101      	bne.n	800b040 <create_chain+0xaa>
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	e03e      	b.n	800b0be <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800b040:	69fa      	ldr	r2, [r7, #28]
 800b042:	69bb      	ldr	r3, [r7, #24]
 800b044:	429a      	cmp	r2, r3
 800b046:	d1da      	bne.n	800affe <create_chain+0x68>
 800b048:	2300      	movs	r3, #0
 800b04a:	e038      	b.n	800b0be <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800b04c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800b04e:	f04f 32ff 	mov.w	r2, #4294967295
 800b052:	69f9      	ldr	r1, [r7, #28]
 800b054:	6938      	ldr	r0, [r7, #16]
 800b056:	f7ff fe4f 	bl	800acf8 <put_fat>
 800b05a:	4603      	mov	r3, r0
 800b05c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800b05e:	7dfb      	ldrb	r3, [r7, #23]
 800b060:	2b00      	cmp	r3, #0
 800b062:	d109      	bne.n	800b078 <create_chain+0xe2>
 800b064:	683b      	ldr	r3, [r7, #0]
 800b066:	2b00      	cmp	r3, #0
 800b068:	d006      	beq.n	800b078 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800b06a:	69fa      	ldr	r2, [r7, #28]
 800b06c:	6839      	ldr	r1, [r7, #0]
 800b06e:	6938      	ldr	r0, [r7, #16]
 800b070:	f7ff fe42 	bl	800acf8 <put_fat>
 800b074:	4603      	mov	r3, r0
 800b076:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800b078:	7dfb      	ldrb	r3, [r7, #23]
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d116      	bne.n	800b0ac <create_chain+0x116>
		fs->last_clst = ncl;
 800b07e:	693b      	ldr	r3, [r7, #16]
 800b080:	69fa      	ldr	r2, [r7, #28]
 800b082:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800b084:	693b      	ldr	r3, [r7, #16]
 800b086:	691a      	ldr	r2, [r3, #16]
 800b088:	693b      	ldr	r3, [r7, #16]
 800b08a:	699b      	ldr	r3, [r3, #24]
 800b08c:	3b02      	subs	r3, #2
 800b08e:	429a      	cmp	r2, r3
 800b090:	d804      	bhi.n	800b09c <create_chain+0x106>
 800b092:	693b      	ldr	r3, [r7, #16]
 800b094:	691b      	ldr	r3, [r3, #16]
 800b096:	1e5a      	subs	r2, r3, #1
 800b098:	693b      	ldr	r3, [r7, #16]
 800b09a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800b09c:	693b      	ldr	r3, [r7, #16]
 800b09e:	791b      	ldrb	r3, [r3, #4]
 800b0a0:	f043 0301 	orr.w	r3, r3, #1
 800b0a4:	b2da      	uxtb	r2, r3
 800b0a6:	693b      	ldr	r3, [r7, #16]
 800b0a8:	711a      	strb	r2, [r3, #4]
 800b0aa:	e007      	b.n	800b0bc <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800b0ac:	7dfb      	ldrb	r3, [r7, #23]
 800b0ae:	2b01      	cmp	r3, #1
 800b0b0:	d102      	bne.n	800b0b8 <create_chain+0x122>
 800b0b2:	f04f 33ff 	mov.w	r3, #4294967295
 800b0b6:	e000      	b.n	800b0ba <create_chain+0x124>
 800b0b8:	2301      	movs	r3, #1
 800b0ba:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800b0bc:	69fb      	ldr	r3, [r7, #28]
}
 800b0be:	4618      	mov	r0, r3
 800b0c0:	3720      	adds	r7, #32
 800b0c2:	46bd      	mov	sp, r7
 800b0c4:	bd80      	pop	{r7, pc}

0800b0c6 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800b0c6:	b480      	push	{r7}
 800b0c8:	b087      	sub	sp, #28
 800b0ca:	af00      	add	r7, sp, #0
 800b0cc:	6078      	str	r0, [r7, #4]
 800b0ce:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0da:	3304      	adds	r3, #4
 800b0dc:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800b0de:	683b      	ldr	r3, [r7, #0]
 800b0e0:	0a5b      	lsrs	r3, r3, #9
 800b0e2:	68fa      	ldr	r2, [r7, #12]
 800b0e4:	8952      	ldrh	r2, [r2, #10]
 800b0e6:	fbb3 f3f2 	udiv	r3, r3, r2
 800b0ea:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b0ec:	693b      	ldr	r3, [r7, #16]
 800b0ee:	1d1a      	adds	r2, r3, #4
 800b0f0:	613a      	str	r2, [r7, #16]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800b0f6:	68bb      	ldr	r3, [r7, #8]
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d101      	bne.n	800b100 <clmt_clust+0x3a>
 800b0fc:	2300      	movs	r3, #0
 800b0fe:	e010      	b.n	800b122 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800b100:	697a      	ldr	r2, [r7, #20]
 800b102:	68bb      	ldr	r3, [r7, #8]
 800b104:	429a      	cmp	r2, r3
 800b106:	d307      	bcc.n	800b118 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800b108:	697a      	ldr	r2, [r7, #20]
 800b10a:	68bb      	ldr	r3, [r7, #8]
 800b10c:	1ad3      	subs	r3, r2, r3
 800b10e:	617b      	str	r3, [r7, #20]
 800b110:	693b      	ldr	r3, [r7, #16]
 800b112:	3304      	adds	r3, #4
 800b114:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b116:	e7e9      	b.n	800b0ec <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800b118:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800b11a:	693b      	ldr	r3, [r7, #16]
 800b11c:	681a      	ldr	r2, [r3, #0]
 800b11e:	697b      	ldr	r3, [r7, #20]
 800b120:	4413      	add	r3, r2
}
 800b122:	4618      	mov	r0, r3
 800b124:	371c      	adds	r7, #28
 800b126:	46bd      	mov	sp, r7
 800b128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b12c:	4770      	bx	lr

0800b12e <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800b12e:	b580      	push	{r7, lr}
 800b130:	b086      	sub	sp, #24
 800b132:	af00      	add	r7, sp, #0
 800b134:	6078      	str	r0, [r7, #4]
 800b136:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800b13e:	683b      	ldr	r3, [r7, #0]
 800b140:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b144:	d204      	bcs.n	800b150 <dir_sdi+0x22>
 800b146:	683b      	ldr	r3, [r7, #0]
 800b148:	f003 031f 	and.w	r3, r3, #31
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d001      	beq.n	800b154 <dir_sdi+0x26>
		return FR_INT_ERR;
 800b150:	2302      	movs	r3, #2
 800b152:	e063      	b.n	800b21c <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	683a      	ldr	r2, [r7, #0]
 800b158:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	689b      	ldr	r3, [r3, #8]
 800b15e:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800b160:	697b      	ldr	r3, [r7, #20]
 800b162:	2b00      	cmp	r3, #0
 800b164:	d106      	bne.n	800b174 <dir_sdi+0x46>
 800b166:	693b      	ldr	r3, [r7, #16]
 800b168:	781b      	ldrb	r3, [r3, #0]
 800b16a:	2b02      	cmp	r3, #2
 800b16c:	d902      	bls.n	800b174 <dir_sdi+0x46>
		clst = fs->dirbase;
 800b16e:	693b      	ldr	r3, [r7, #16]
 800b170:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b172:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800b174:	697b      	ldr	r3, [r7, #20]
 800b176:	2b00      	cmp	r3, #0
 800b178:	d10c      	bne.n	800b194 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800b17a:	683b      	ldr	r3, [r7, #0]
 800b17c:	095b      	lsrs	r3, r3, #5
 800b17e:	693a      	ldr	r2, [r7, #16]
 800b180:	8912      	ldrh	r2, [r2, #8]
 800b182:	4293      	cmp	r3, r2
 800b184:	d301      	bcc.n	800b18a <dir_sdi+0x5c>
 800b186:	2302      	movs	r3, #2
 800b188:	e048      	b.n	800b21c <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800b18a:	693b      	ldr	r3, [r7, #16]
 800b18c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	61da      	str	r2, [r3, #28]
 800b192:	e029      	b.n	800b1e8 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800b194:	693b      	ldr	r3, [r7, #16]
 800b196:	895b      	ldrh	r3, [r3, #10]
 800b198:	025b      	lsls	r3, r3, #9
 800b19a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b19c:	e019      	b.n	800b1d2 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	6979      	ldr	r1, [r7, #20]
 800b1a2:	4618      	mov	r0, r3
 800b1a4:	f7ff fd01 	bl	800abaa <get_fat>
 800b1a8:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800b1aa:	697b      	ldr	r3, [r7, #20]
 800b1ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1b0:	d101      	bne.n	800b1b6 <dir_sdi+0x88>
 800b1b2:	2301      	movs	r3, #1
 800b1b4:	e032      	b.n	800b21c <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800b1b6:	697b      	ldr	r3, [r7, #20]
 800b1b8:	2b01      	cmp	r3, #1
 800b1ba:	d904      	bls.n	800b1c6 <dir_sdi+0x98>
 800b1bc:	693b      	ldr	r3, [r7, #16]
 800b1be:	699b      	ldr	r3, [r3, #24]
 800b1c0:	697a      	ldr	r2, [r7, #20]
 800b1c2:	429a      	cmp	r2, r3
 800b1c4:	d301      	bcc.n	800b1ca <dir_sdi+0x9c>
 800b1c6:	2302      	movs	r3, #2
 800b1c8:	e028      	b.n	800b21c <dir_sdi+0xee>
			ofs -= csz;
 800b1ca:	683a      	ldr	r2, [r7, #0]
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	1ad3      	subs	r3, r2, r3
 800b1d0:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b1d2:	683a      	ldr	r2, [r7, #0]
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	429a      	cmp	r2, r3
 800b1d8:	d2e1      	bcs.n	800b19e <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800b1da:	6979      	ldr	r1, [r7, #20]
 800b1dc:	6938      	ldr	r0, [r7, #16]
 800b1de:	f7ff fcc5 	bl	800ab6c <clust2sect>
 800b1e2:	4602      	mov	r2, r0
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	697a      	ldr	r2, [r7, #20]
 800b1ec:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	69db      	ldr	r3, [r3, #28]
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d101      	bne.n	800b1fa <dir_sdi+0xcc>
 800b1f6:	2302      	movs	r3, #2
 800b1f8:	e010      	b.n	800b21c <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	69da      	ldr	r2, [r3, #28]
 800b1fe:	683b      	ldr	r3, [r7, #0]
 800b200:	0a5b      	lsrs	r3, r3, #9
 800b202:	441a      	add	r2, r3
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800b208:	693b      	ldr	r3, [r7, #16]
 800b20a:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b20e:	683b      	ldr	r3, [r7, #0]
 800b210:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b214:	441a      	add	r2, r3
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800b21a:	2300      	movs	r3, #0
}
 800b21c:	4618      	mov	r0, r3
 800b21e:	3718      	adds	r7, #24
 800b220:	46bd      	mov	sp, r7
 800b222:	bd80      	pop	{r7, pc}

0800b224 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800b224:	b580      	push	{r7, lr}
 800b226:	b086      	sub	sp, #24
 800b228:	af00      	add	r7, sp, #0
 800b22a:	6078      	str	r0, [r7, #4]
 800b22c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	695b      	ldr	r3, [r3, #20]
 800b238:	3320      	adds	r3, #32
 800b23a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	69db      	ldr	r3, [r3, #28]
 800b240:	2b00      	cmp	r3, #0
 800b242:	d003      	beq.n	800b24c <dir_next+0x28>
 800b244:	68bb      	ldr	r3, [r7, #8]
 800b246:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b24a:	d301      	bcc.n	800b250 <dir_next+0x2c>
 800b24c:	2304      	movs	r3, #4
 800b24e:	e0aa      	b.n	800b3a6 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800b250:	68bb      	ldr	r3, [r7, #8]
 800b252:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b256:	2b00      	cmp	r3, #0
 800b258:	f040 8098 	bne.w	800b38c <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	69db      	ldr	r3, [r3, #28]
 800b260:	1c5a      	adds	r2, r3, #1
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	699b      	ldr	r3, [r3, #24]
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d10b      	bne.n	800b286 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800b26e:	68bb      	ldr	r3, [r7, #8]
 800b270:	095b      	lsrs	r3, r3, #5
 800b272:	68fa      	ldr	r2, [r7, #12]
 800b274:	8912      	ldrh	r2, [r2, #8]
 800b276:	4293      	cmp	r3, r2
 800b278:	f0c0 8088 	bcc.w	800b38c <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	2200      	movs	r2, #0
 800b280:	61da      	str	r2, [r3, #28]
 800b282:	2304      	movs	r3, #4
 800b284:	e08f      	b.n	800b3a6 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800b286:	68bb      	ldr	r3, [r7, #8]
 800b288:	0a5b      	lsrs	r3, r3, #9
 800b28a:	68fa      	ldr	r2, [r7, #12]
 800b28c:	8952      	ldrh	r2, [r2, #10]
 800b28e:	3a01      	subs	r2, #1
 800b290:	4013      	ands	r3, r2
 800b292:	2b00      	cmp	r3, #0
 800b294:	d17a      	bne.n	800b38c <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800b296:	687a      	ldr	r2, [r7, #4]
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	699b      	ldr	r3, [r3, #24]
 800b29c:	4619      	mov	r1, r3
 800b29e:	4610      	mov	r0, r2
 800b2a0:	f7ff fc83 	bl	800abaa <get_fat>
 800b2a4:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800b2a6:	697b      	ldr	r3, [r7, #20]
 800b2a8:	2b01      	cmp	r3, #1
 800b2aa:	d801      	bhi.n	800b2b0 <dir_next+0x8c>
 800b2ac:	2302      	movs	r3, #2
 800b2ae:	e07a      	b.n	800b3a6 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800b2b0:	697b      	ldr	r3, [r7, #20]
 800b2b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2b6:	d101      	bne.n	800b2bc <dir_next+0x98>
 800b2b8:	2301      	movs	r3, #1
 800b2ba:	e074      	b.n	800b3a6 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	699b      	ldr	r3, [r3, #24]
 800b2c0:	697a      	ldr	r2, [r7, #20]
 800b2c2:	429a      	cmp	r2, r3
 800b2c4:	d358      	bcc.n	800b378 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800b2c6:	683b      	ldr	r3, [r7, #0]
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d104      	bne.n	800b2d6 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	2200      	movs	r2, #0
 800b2d0:	61da      	str	r2, [r3, #28]
 800b2d2:	2304      	movs	r3, #4
 800b2d4:	e067      	b.n	800b3a6 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800b2d6:	687a      	ldr	r2, [r7, #4]
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	699b      	ldr	r3, [r3, #24]
 800b2dc:	4619      	mov	r1, r3
 800b2de:	4610      	mov	r0, r2
 800b2e0:	f7ff fe59 	bl	800af96 <create_chain>
 800b2e4:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800b2e6:	697b      	ldr	r3, [r7, #20]
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d101      	bne.n	800b2f0 <dir_next+0xcc>
 800b2ec:	2307      	movs	r3, #7
 800b2ee:	e05a      	b.n	800b3a6 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800b2f0:	697b      	ldr	r3, [r7, #20]
 800b2f2:	2b01      	cmp	r3, #1
 800b2f4:	d101      	bne.n	800b2fa <dir_next+0xd6>
 800b2f6:	2302      	movs	r3, #2
 800b2f8:	e055      	b.n	800b3a6 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800b2fa:	697b      	ldr	r3, [r7, #20]
 800b2fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b300:	d101      	bne.n	800b306 <dir_next+0xe2>
 800b302:	2301      	movs	r3, #1
 800b304:	e04f      	b.n	800b3a6 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800b306:	68f8      	ldr	r0, [r7, #12]
 800b308:	f7ff fb50 	bl	800a9ac <sync_window>
 800b30c:	4603      	mov	r3, r0
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d001      	beq.n	800b316 <dir_next+0xf2>
 800b312:	2301      	movs	r3, #1
 800b314:	e047      	b.n	800b3a6 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	3334      	adds	r3, #52	@ 0x34
 800b31a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b31e:	2100      	movs	r1, #0
 800b320:	4618      	mov	r0, r3
 800b322:	f7ff f97a 	bl	800a61a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800b326:	2300      	movs	r3, #0
 800b328:	613b      	str	r3, [r7, #16]
 800b32a:	6979      	ldr	r1, [r7, #20]
 800b32c:	68f8      	ldr	r0, [r7, #12]
 800b32e:	f7ff fc1d 	bl	800ab6c <clust2sect>
 800b332:	4602      	mov	r2, r0
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	631a      	str	r2, [r3, #48]	@ 0x30
 800b338:	e012      	b.n	800b360 <dir_next+0x13c>
						fs->wflag = 1;
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	2201      	movs	r2, #1
 800b33e:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800b340:	68f8      	ldr	r0, [r7, #12]
 800b342:	f7ff fb33 	bl	800a9ac <sync_window>
 800b346:	4603      	mov	r3, r0
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d001      	beq.n	800b350 <dir_next+0x12c>
 800b34c:	2301      	movs	r3, #1
 800b34e:	e02a      	b.n	800b3a6 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800b350:	693b      	ldr	r3, [r7, #16]
 800b352:	3301      	adds	r3, #1
 800b354:	613b      	str	r3, [r7, #16]
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b35a:	1c5a      	adds	r2, r3, #1
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	631a      	str	r2, [r3, #48]	@ 0x30
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	895b      	ldrh	r3, [r3, #10]
 800b364:	461a      	mov	r2, r3
 800b366:	693b      	ldr	r3, [r7, #16]
 800b368:	4293      	cmp	r3, r2
 800b36a:	d3e6      	bcc.n	800b33a <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b370:	693b      	ldr	r3, [r7, #16]
 800b372:	1ad2      	subs	r2, r2, r3
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	697a      	ldr	r2, [r7, #20]
 800b37c:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800b37e:	6979      	ldr	r1, [r7, #20]
 800b380:	68f8      	ldr	r0, [r7, #12]
 800b382:	f7ff fbf3 	bl	800ab6c <clust2sect>
 800b386:	4602      	mov	r2, r0
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	68ba      	ldr	r2, [r7, #8]
 800b390:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b398:	68bb      	ldr	r3, [r7, #8]
 800b39a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b39e:	441a      	add	r2, r3
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800b3a4:	2300      	movs	r3, #0
}
 800b3a6:	4618      	mov	r0, r3
 800b3a8:	3718      	adds	r7, #24
 800b3aa:	46bd      	mov	sp, r7
 800b3ac:	bd80      	pop	{r7, pc}

0800b3ae <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800b3ae:	b580      	push	{r7, lr}
 800b3b0:	b086      	sub	sp, #24
 800b3b2:	af00      	add	r7, sp, #0
 800b3b4:	6078      	str	r0, [r7, #4]
 800b3b6:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800b3be:	2100      	movs	r1, #0
 800b3c0:	6878      	ldr	r0, [r7, #4]
 800b3c2:	f7ff feb4 	bl	800b12e <dir_sdi>
 800b3c6:	4603      	mov	r3, r0
 800b3c8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800b3ca:	7dfb      	ldrb	r3, [r7, #23]
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d12b      	bne.n	800b428 <dir_alloc+0x7a>
		n = 0;
 800b3d0:	2300      	movs	r3, #0
 800b3d2:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	69db      	ldr	r3, [r3, #28]
 800b3d8:	4619      	mov	r1, r3
 800b3da:	68f8      	ldr	r0, [r7, #12]
 800b3dc:	f7ff fb2a 	bl	800aa34 <move_window>
 800b3e0:	4603      	mov	r3, r0
 800b3e2:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800b3e4:	7dfb      	ldrb	r3, [r7, #23]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d11d      	bne.n	800b426 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	6a1b      	ldr	r3, [r3, #32]
 800b3ee:	781b      	ldrb	r3, [r3, #0]
 800b3f0:	2be5      	cmp	r3, #229	@ 0xe5
 800b3f2:	d004      	beq.n	800b3fe <dir_alloc+0x50>
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	6a1b      	ldr	r3, [r3, #32]
 800b3f8:	781b      	ldrb	r3, [r3, #0]
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d107      	bne.n	800b40e <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800b3fe:	693b      	ldr	r3, [r7, #16]
 800b400:	3301      	adds	r3, #1
 800b402:	613b      	str	r3, [r7, #16]
 800b404:	693a      	ldr	r2, [r7, #16]
 800b406:	683b      	ldr	r3, [r7, #0]
 800b408:	429a      	cmp	r2, r3
 800b40a:	d102      	bne.n	800b412 <dir_alloc+0x64>
 800b40c:	e00c      	b.n	800b428 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800b40e:	2300      	movs	r3, #0
 800b410:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800b412:	2101      	movs	r1, #1
 800b414:	6878      	ldr	r0, [r7, #4]
 800b416:	f7ff ff05 	bl	800b224 <dir_next>
 800b41a:	4603      	mov	r3, r0
 800b41c:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800b41e:	7dfb      	ldrb	r3, [r7, #23]
 800b420:	2b00      	cmp	r3, #0
 800b422:	d0d7      	beq.n	800b3d4 <dir_alloc+0x26>
 800b424:	e000      	b.n	800b428 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800b426:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800b428:	7dfb      	ldrb	r3, [r7, #23]
 800b42a:	2b04      	cmp	r3, #4
 800b42c:	d101      	bne.n	800b432 <dir_alloc+0x84>
 800b42e:	2307      	movs	r3, #7
 800b430:	75fb      	strb	r3, [r7, #23]
	return res;
 800b432:	7dfb      	ldrb	r3, [r7, #23]
}
 800b434:	4618      	mov	r0, r3
 800b436:	3718      	adds	r7, #24
 800b438:	46bd      	mov	sp, r7
 800b43a:	bd80      	pop	{r7, pc}

0800b43c <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800b43c:	b580      	push	{r7, lr}
 800b43e:	b084      	sub	sp, #16
 800b440:	af00      	add	r7, sp, #0
 800b442:	6078      	str	r0, [r7, #4]
 800b444:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800b446:	683b      	ldr	r3, [r7, #0]
 800b448:	331a      	adds	r3, #26
 800b44a:	4618      	mov	r0, r3
 800b44c:	f7ff f842 	bl	800a4d4 <ld_word>
 800b450:	4603      	mov	r3, r0
 800b452:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	781b      	ldrb	r3, [r3, #0]
 800b458:	2b03      	cmp	r3, #3
 800b45a:	d109      	bne.n	800b470 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800b45c:	683b      	ldr	r3, [r7, #0]
 800b45e:	3314      	adds	r3, #20
 800b460:	4618      	mov	r0, r3
 800b462:	f7ff f837 	bl	800a4d4 <ld_word>
 800b466:	4603      	mov	r3, r0
 800b468:	041b      	lsls	r3, r3, #16
 800b46a:	68fa      	ldr	r2, [r7, #12]
 800b46c:	4313      	orrs	r3, r2
 800b46e:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800b470:	68fb      	ldr	r3, [r7, #12]
}
 800b472:	4618      	mov	r0, r3
 800b474:	3710      	adds	r7, #16
 800b476:	46bd      	mov	sp, r7
 800b478:	bd80      	pop	{r7, pc}

0800b47a <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800b47a:	b580      	push	{r7, lr}
 800b47c:	b084      	sub	sp, #16
 800b47e:	af00      	add	r7, sp, #0
 800b480:	60f8      	str	r0, [r7, #12]
 800b482:	60b9      	str	r1, [r7, #8]
 800b484:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800b486:	68bb      	ldr	r3, [r7, #8]
 800b488:	331a      	adds	r3, #26
 800b48a:	687a      	ldr	r2, [r7, #4]
 800b48c:	b292      	uxth	r2, r2
 800b48e:	4611      	mov	r1, r2
 800b490:	4618      	mov	r0, r3
 800b492:	f7ff f85a 	bl	800a54a <st_word>
	if (fs->fs_type == FS_FAT32) {
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	781b      	ldrb	r3, [r3, #0]
 800b49a:	2b03      	cmp	r3, #3
 800b49c:	d109      	bne.n	800b4b2 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800b49e:	68bb      	ldr	r3, [r7, #8]
 800b4a0:	f103 0214 	add.w	r2, r3, #20
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	0c1b      	lsrs	r3, r3, #16
 800b4a8:	b29b      	uxth	r3, r3
 800b4aa:	4619      	mov	r1, r3
 800b4ac:	4610      	mov	r0, r2
 800b4ae:	f7ff f84c 	bl	800a54a <st_word>
	}
}
 800b4b2:	bf00      	nop
 800b4b4:	3710      	adds	r7, #16
 800b4b6:	46bd      	mov	sp, r7
 800b4b8:	bd80      	pop	{r7, pc}

0800b4ba <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800b4ba:	b580      	push	{r7, lr}
 800b4bc:	b086      	sub	sp, #24
 800b4be:	af00      	add	r7, sp, #0
 800b4c0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800b4c8:	2100      	movs	r1, #0
 800b4ca:	6878      	ldr	r0, [r7, #4]
 800b4cc:	f7ff fe2f 	bl	800b12e <dir_sdi>
 800b4d0:	4603      	mov	r3, r0
 800b4d2:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800b4d4:	7dfb      	ldrb	r3, [r7, #23]
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d001      	beq.n	800b4de <dir_find+0x24>
 800b4da:	7dfb      	ldrb	r3, [r7, #23]
 800b4dc:	e03e      	b.n	800b55c <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	69db      	ldr	r3, [r3, #28]
 800b4e2:	4619      	mov	r1, r3
 800b4e4:	6938      	ldr	r0, [r7, #16]
 800b4e6:	f7ff faa5 	bl	800aa34 <move_window>
 800b4ea:	4603      	mov	r3, r0
 800b4ec:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800b4ee:	7dfb      	ldrb	r3, [r7, #23]
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d12f      	bne.n	800b554 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	6a1b      	ldr	r3, [r3, #32]
 800b4f8:	781b      	ldrb	r3, [r3, #0]
 800b4fa:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800b4fc:	7bfb      	ldrb	r3, [r7, #15]
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d102      	bne.n	800b508 <dir_find+0x4e>
 800b502:	2304      	movs	r3, #4
 800b504:	75fb      	strb	r3, [r7, #23]
 800b506:	e028      	b.n	800b55a <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	6a1b      	ldr	r3, [r3, #32]
 800b50c:	330b      	adds	r3, #11
 800b50e:	781b      	ldrb	r3, [r3, #0]
 800b510:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b514:	b2da      	uxtb	r2, r3
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	6a1b      	ldr	r3, [r3, #32]
 800b51e:	330b      	adds	r3, #11
 800b520:	781b      	ldrb	r3, [r3, #0]
 800b522:	f003 0308 	and.w	r3, r3, #8
 800b526:	2b00      	cmp	r3, #0
 800b528:	d10a      	bne.n	800b540 <dir_find+0x86>
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	6a18      	ldr	r0, [r3, #32]
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	3324      	adds	r3, #36	@ 0x24
 800b532:	220b      	movs	r2, #11
 800b534:	4619      	mov	r1, r3
 800b536:	f7ff f88b 	bl	800a650 <mem_cmp>
 800b53a:	4603      	mov	r3, r0
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d00b      	beq.n	800b558 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800b540:	2100      	movs	r1, #0
 800b542:	6878      	ldr	r0, [r7, #4]
 800b544:	f7ff fe6e 	bl	800b224 <dir_next>
 800b548:	4603      	mov	r3, r0
 800b54a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800b54c:	7dfb      	ldrb	r3, [r7, #23]
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d0c5      	beq.n	800b4de <dir_find+0x24>
 800b552:	e002      	b.n	800b55a <dir_find+0xa0>
		if (res != FR_OK) break;
 800b554:	bf00      	nop
 800b556:	e000      	b.n	800b55a <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800b558:	bf00      	nop

	return res;
 800b55a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b55c:	4618      	mov	r0, r3
 800b55e:	3718      	adds	r7, #24
 800b560:	46bd      	mov	sp, r7
 800b562:	bd80      	pop	{r7, pc}

0800b564 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800b564:	b580      	push	{r7, lr}
 800b566:	b084      	sub	sp, #16
 800b568:	af00      	add	r7, sp, #0
 800b56a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800b572:	2101      	movs	r1, #1
 800b574:	6878      	ldr	r0, [r7, #4]
 800b576:	f7ff ff1a 	bl	800b3ae <dir_alloc>
 800b57a:	4603      	mov	r3, r0
 800b57c:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800b57e:	7bfb      	ldrb	r3, [r7, #15]
 800b580:	2b00      	cmp	r3, #0
 800b582:	d11c      	bne.n	800b5be <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	69db      	ldr	r3, [r3, #28]
 800b588:	4619      	mov	r1, r3
 800b58a:	68b8      	ldr	r0, [r7, #8]
 800b58c:	f7ff fa52 	bl	800aa34 <move_window>
 800b590:	4603      	mov	r3, r0
 800b592:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800b594:	7bfb      	ldrb	r3, [r7, #15]
 800b596:	2b00      	cmp	r3, #0
 800b598:	d111      	bne.n	800b5be <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	6a1b      	ldr	r3, [r3, #32]
 800b59e:	2220      	movs	r2, #32
 800b5a0:	2100      	movs	r1, #0
 800b5a2:	4618      	mov	r0, r3
 800b5a4:	f7ff f839 	bl	800a61a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	6a18      	ldr	r0, [r3, #32]
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	3324      	adds	r3, #36	@ 0x24
 800b5b0:	220b      	movs	r2, #11
 800b5b2:	4619      	mov	r1, r3
 800b5b4:	f7ff f810 	bl	800a5d8 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800b5b8:	68bb      	ldr	r3, [r7, #8]
 800b5ba:	2201      	movs	r2, #1
 800b5bc:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800b5be:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5c0:	4618      	mov	r0, r3
 800b5c2:	3710      	adds	r7, #16
 800b5c4:	46bd      	mov	sp, r7
 800b5c6:	bd80      	pop	{r7, pc}

0800b5c8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800b5c8:	b580      	push	{r7, lr}
 800b5ca:	b088      	sub	sp, #32
 800b5cc:	af00      	add	r7, sp, #0
 800b5ce:	6078      	str	r0, [r7, #4]
 800b5d0:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800b5d2:	683b      	ldr	r3, [r7, #0]
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	60fb      	str	r3, [r7, #12]
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	3324      	adds	r3, #36	@ 0x24
 800b5dc:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800b5de:	220b      	movs	r2, #11
 800b5e0:	2120      	movs	r1, #32
 800b5e2:	68b8      	ldr	r0, [r7, #8]
 800b5e4:	f7ff f819 	bl	800a61a <mem_set>
	si = i = 0; ni = 8;
 800b5e8:	2300      	movs	r3, #0
 800b5ea:	613b      	str	r3, [r7, #16]
 800b5ec:	693b      	ldr	r3, [r7, #16]
 800b5ee:	61fb      	str	r3, [r7, #28]
 800b5f0:	2308      	movs	r3, #8
 800b5f2:	617b      	str	r3, [r7, #20]
#if _FS_RPATH != 0
	if (p[si] == '.') { /* Is this a dot entry? */
 800b5f4:	68fa      	ldr	r2, [r7, #12]
 800b5f6:	69fb      	ldr	r3, [r7, #28]
 800b5f8:	4413      	add	r3, r2
 800b5fa:	781b      	ldrb	r3, [r3, #0]
 800b5fc:	2b2e      	cmp	r3, #46	@ 0x2e
 800b5fe:	d12f      	bne.n	800b660 <create_name+0x98>
		for (;;) {
			c = (BYTE)p[si++];
 800b600:	69fb      	ldr	r3, [r7, #28]
 800b602:	1c5a      	adds	r2, r3, #1
 800b604:	61fa      	str	r2, [r7, #28]
 800b606:	68fa      	ldr	r2, [r7, #12]
 800b608:	4413      	add	r3, r2
 800b60a:	781b      	ldrb	r3, [r3, #0]
 800b60c:	76fb      	strb	r3, [r7, #27]
			if (c != '.' || si >= 3) break;
 800b60e:	7efb      	ldrb	r3, [r7, #27]
 800b610:	2b2e      	cmp	r3, #46	@ 0x2e
 800b612:	d10a      	bne.n	800b62a <create_name+0x62>
 800b614:	69fb      	ldr	r3, [r7, #28]
 800b616:	2b02      	cmp	r3, #2
 800b618:	d807      	bhi.n	800b62a <create_name+0x62>
			sfn[i++] = c;
 800b61a:	693b      	ldr	r3, [r7, #16]
 800b61c:	1c5a      	adds	r2, r3, #1
 800b61e:	613a      	str	r2, [r7, #16]
 800b620:	68ba      	ldr	r2, [r7, #8]
 800b622:	4413      	add	r3, r2
 800b624:	7efa      	ldrb	r2, [r7, #27]
 800b626:	701a      	strb	r2, [r3, #0]
			c = (BYTE)p[si++];
 800b628:	e7ea      	b.n	800b600 <create_name+0x38>
		}
		if (c != '/' && c != '\\' && c > ' ') return FR_INVALID_NAME;
 800b62a:	7efb      	ldrb	r3, [r7, #27]
 800b62c:	2b2f      	cmp	r3, #47	@ 0x2f
 800b62e:	d007      	beq.n	800b640 <create_name+0x78>
 800b630:	7efb      	ldrb	r3, [r7, #27]
 800b632:	2b5c      	cmp	r3, #92	@ 0x5c
 800b634:	d004      	beq.n	800b640 <create_name+0x78>
 800b636:	7efb      	ldrb	r3, [r7, #27]
 800b638:	2b20      	cmp	r3, #32
 800b63a:	d901      	bls.n	800b640 <create_name+0x78>
 800b63c:	2306      	movs	r3, #6
 800b63e:	e084      	b.n	800b74a <create_name+0x182>
		*path = p + si;								/* Return pointer to the next segment */
 800b640:	68fa      	ldr	r2, [r7, #12]
 800b642:	69fb      	ldr	r3, [r7, #28]
 800b644:	441a      	add	r2, r3
 800b646:	683b      	ldr	r3, [r7, #0]
 800b648:	601a      	str	r2, [r3, #0]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
 800b64a:	7efb      	ldrb	r3, [r7, #27]
 800b64c:	2b20      	cmp	r3, #32
 800b64e:	d801      	bhi.n	800b654 <create_name+0x8c>
 800b650:	2224      	movs	r2, #36	@ 0x24
 800b652:	e000      	b.n	800b656 <create_name+0x8e>
 800b654:	2220      	movs	r2, #32
 800b656:	68bb      	ldr	r3, [r7, #8]
 800b658:	330b      	adds	r3, #11
 800b65a:	701a      	strb	r2, [r3, #0]
		return FR_OK;
 800b65c:	2300      	movs	r3, #0
 800b65e:	e074      	b.n	800b74a <create_name+0x182>
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800b660:	69fb      	ldr	r3, [r7, #28]
 800b662:	1c5a      	adds	r2, r3, #1
 800b664:	61fa      	str	r2, [r7, #28]
 800b666:	68fa      	ldr	r2, [r7, #12]
 800b668:	4413      	add	r3, r2
 800b66a:	781b      	ldrb	r3, [r3, #0]
 800b66c:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800b66e:	7efb      	ldrb	r3, [r7, #27]
 800b670:	2b20      	cmp	r3, #32
 800b672:	d94e      	bls.n	800b712 <create_name+0x14a>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800b674:	7efb      	ldrb	r3, [r7, #27]
 800b676:	2b2f      	cmp	r3, #47	@ 0x2f
 800b678:	d006      	beq.n	800b688 <create_name+0xc0>
 800b67a:	7efb      	ldrb	r3, [r7, #27]
 800b67c:	2b5c      	cmp	r3, #92	@ 0x5c
 800b67e:	d110      	bne.n	800b6a2 <create_name+0xda>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800b680:	e002      	b.n	800b688 <create_name+0xc0>
 800b682:	69fb      	ldr	r3, [r7, #28]
 800b684:	3301      	adds	r3, #1
 800b686:	61fb      	str	r3, [r7, #28]
 800b688:	68fa      	ldr	r2, [r7, #12]
 800b68a:	69fb      	ldr	r3, [r7, #28]
 800b68c:	4413      	add	r3, r2
 800b68e:	781b      	ldrb	r3, [r3, #0]
 800b690:	2b2f      	cmp	r3, #47	@ 0x2f
 800b692:	d0f6      	beq.n	800b682 <create_name+0xba>
 800b694:	68fa      	ldr	r2, [r7, #12]
 800b696:	69fb      	ldr	r3, [r7, #28]
 800b698:	4413      	add	r3, r2
 800b69a:	781b      	ldrb	r3, [r3, #0]
 800b69c:	2b5c      	cmp	r3, #92	@ 0x5c
 800b69e:	d0f0      	beq.n	800b682 <create_name+0xba>
			break;
 800b6a0:	e038      	b.n	800b714 <create_name+0x14c>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800b6a2:	7efb      	ldrb	r3, [r7, #27]
 800b6a4:	2b2e      	cmp	r3, #46	@ 0x2e
 800b6a6:	d003      	beq.n	800b6b0 <create_name+0xe8>
 800b6a8:	693a      	ldr	r2, [r7, #16]
 800b6aa:	697b      	ldr	r3, [r7, #20]
 800b6ac:	429a      	cmp	r2, r3
 800b6ae:	d30c      	bcc.n	800b6ca <create_name+0x102>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800b6b0:	697b      	ldr	r3, [r7, #20]
 800b6b2:	2b0b      	cmp	r3, #11
 800b6b4:	d002      	beq.n	800b6bc <create_name+0xf4>
 800b6b6:	7efb      	ldrb	r3, [r7, #27]
 800b6b8:	2b2e      	cmp	r3, #46	@ 0x2e
 800b6ba:	d001      	beq.n	800b6c0 <create_name+0xf8>
 800b6bc:	2306      	movs	r3, #6
 800b6be:	e044      	b.n	800b74a <create_name+0x182>
			i = 8; ni = 11;				/* Goto extension */
 800b6c0:	2308      	movs	r3, #8
 800b6c2:	613b      	str	r3, [r7, #16]
 800b6c4:	230b      	movs	r3, #11
 800b6c6:	617b      	str	r3, [r7, #20]
			continue;
 800b6c8:	e022      	b.n	800b710 <create_name+0x148>
		}
		if (c >= 0x80) {				/* Extended character? */
 800b6ca:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	da04      	bge.n	800b6dc <create_name+0x114>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800b6d2:	7efb      	ldrb	r3, [r7, #27]
 800b6d4:	3b80      	subs	r3, #128	@ 0x80
 800b6d6:	4a1f      	ldr	r2, [pc, #124]	@ (800b754 <create_name+0x18c>)
 800b6d8:	5cd3      	ldrb	r3, [r2, r3]
 800b6da:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800b6dc:	7efb      	ldrb	r3, [r7, #27]
 800b6de:	4619      	mov	r1, r3
 800b6e0:	481d      	ldr	r0, [pc, #116]	@ (800b758 <create_name+0x190>)
 800b6e2:	f7fe ffdc 	bl	800a69e <chk_chr>
 800b6e6:	4603      	mov	r3, r0
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d001      	beq.n	800b6f0 <create_name+0x128>
 800b6ec:	2306      	movs	r3, #6
 800b6ee:	e02c      	b.n	800b74a <create_name+0x182>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800b6f0:	7efb      	ldrb	r3, [r7, #27]
 800b6f2:	2b60      	cmp	r3, #96	@ 0x60
 800b6f4:	d905      	bls.n	800b702 <create_name+0x13a>
 800b6f6:	7efb      	ldrb	r3, [r7, #27]
 800b6f8:	2b7a      	cmp	r3, #122	@ 0x7a
 800b6fa:	d802      	bhi.n	800b702 <create_name+0x13a>
 800b6fc:	7efb      	ldrb	r3, [r7, #27]
 800b6fe:	3b20      	subs	r3, #32
 800b700:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800b702:	693b      	ldr	r3, [r7, #16]
 800b704:	1c5a      	adds	r2, r3, #1
 800b706:	613a      	str	r2, [r7, #16]
 800b708:	68ba      	ldr	r2, [r7, #8]
 800b70a:	4413      	add	r3, r2
 800b70c:	7efa      	ldrb	r2, [r7, #27]
 800b70e:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800b710:	e7a6      	b.n	800b660 <create_name+0x98>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800b712:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800b714:	68fa      	ldr	r2, [r7, #12]
 800b716:	69fb      	ldr	r3, [r7, #28]
 800b718:	441a      	add	r2, r3
 800b71a:	683b      	ldr	r3, [r7, #0]
 800b71c:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800b71e:	693b      	ldr	r3, [r7, #16]
 800b720:	2b00      	cmp	r3, #0
 800b722:	d101      	bne.n	800b728 <create_name+0x160>
 800b724:	2306      	movs	r3, #6
 800b726:	e010      	b.n	800b74a <create_name+0x182>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800b728:	68bb      	ldr	r3, [r7, #8]
 800b72a:	781b      	ldrb	r3, [r3, #0]
 800b72c:	2be5      	cmp	r3, #229	@ 0xe5
 800b72e:	d102      	bne.n	800b736 <create_name+0x16e>
 800b730:	68bb      	ldr	r3, [r7, #8]
 800b732:	2205      	movs	r2, #5
 800b734:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800b736:	7efb      	ldrb	r3, [r7, #27]
 800b738:	2b20      	cmp	r3, #32
 800b73a:	d801      	bhi.n	800b740 <create_name+0x178>
 800b73c:	2204      	movs	r2, #4
 800b73e:	e000      	b.n	800b742 <create_name+0x17a>
 800b740:	2200      	movs	r2, #0
 800b742:	68bb      	ldr	r3, [r7, #8]
 800b744:	330b      	adds	r3, #11
 800b746:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800b748:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800b74a:	4618      	mov	r0, r3
 800b74c:	3720      	adds	r7, #32
 800b74e:	46bd      	mov	sp, r7
 800b750:	bd80      	pop	{r7, pc}
 800b752:	bf00      	nop
 800b754:	0800dff0 	.word	0x0800dff0
 800b758:	0800df8c 	.word	0x0800df8c

0800b75c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800b75c:	b580      	push	{r7, lr}
 800b75e:	b086      	sub	sp, #24
 800b760:	af00      	add	r7, sp, #0
 800b762:	6078      	str	r0, [r7, #4]
 800b764:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800b76a:	693b      	ldr	r3, [r7, #16]
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	60fb      	str	r3, [r7, #12]


#if _FS_RPATH != 0
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
 800b770:	683b      	ldr	r3, [r7, #0]
 800b772:	781b      	ldrb	r3, [r3, #0]
 800b774:	2b2f      	cmp	r3, #47	@ 0x2f
 800b776:	d00b      	beq.n	800b790 <follow_path+0x34>
 800b778:	683b      	ldr	r3, [r7, #0]
 800b77a:	781b      	ldrb	r3, [r3, #0]
 800b77c:	2b5c      	cmp	r3, #92	@ 0x5c
 800b77e:	d007      	beq.n	800b790 <follow_path+0x34>
		obj->sclust = fs->cdir;				/* Start from current directory */
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	695a      	ldr	r2, [r3, #20]
 800b784:	693b      	ldr	r3, [r7, #16]
 800b786:	609a      	str	r2, [r3, #8]
 800b788:	e00d      	b.n	800b7a6 <follow_path+0x4a>
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800b78a:	683b      	ldr	r3, [r7, #0]
 800b78c:	3301      	adds	r3, #1
 800b78e:	603b      	str	r3, [r7, #0]
 800b790:	683b      	ldr	r3, [r7, #0]
 800b792:	781b      	ldrb	r3, [r3, #0]
 800b794:	2b2f      	cmp	r3, #47	@ 0x2f
 800b796:	d0f8      	beq.n	800b78a <follow_path+0x2e>
 800b798:	683b      	ldr	r3, [r7, #0]
 800b79a:	781b      	ldrb	r3, [r3, #0]
 800b79c:	2b5c      	cmp	r3, #92	@ 0x5c
 800b79e:	d0f4      	beq.n	800b78a <follow_path+0x2e>
		obj->sclust = 0;					/* Start from root directory */
 800b7a0:	693b      	ldr	r3, [r7, #16]
 800b7a2:	2200      	movs	r2, #0
 800b7a4:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800b7a6:	683b      	ldr	r3, [r7, #0]
 800b7a8:	781b      	ldrb	r3, [r3, #0]
 800b7aa:	2b1f      	cmp	r3, #31
 800b7ac:	d80a      	bhi.n	800b7c4 <follow_path+0x68>
		dp->fn[NSFLAG] = NS_NONAME;
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	2280      	movs	r2, #128	@ 0x80
 800b7b2:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800b7b6:	2100      	movs	r1, #0
 800b7b8:	6878      	ldr	r0, [r7, #4]
 800b7ba:	f7ff fcb8 	bl	800b12e <dir_sdi>
 800b7be:	4603      	mov	r3, r0
 800b7c0:	75fb      	strb	r3, [r7, #23]
 800b7c2:	e056      	b.n	800b872 <follow_path+0x116>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800b7c4:	463b      	mov	r3, r7
 800b7c6:	4619      	mov	r1, r3
 800b7c8:	6878      	ldr	r0, [r7, #4]
 800b7ca:	f7ff fefd 	bl	800b5c8 <create_name>
 800b7ce:	4603      	mov	r3, r0
 800b7d0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800b7d2:	7dfb      	ldrb	r3, [r7, #23]
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d147      	bne.n	800b868 <follow_path+0x10c>
			res = dir_find(dp);				/* Find an object with the segment name */
 800b7d8:	6878      	ldr	r0, [r7, #4]
 800b7da:	f7ff fe6e 	bl	800b4ba <dir_find>
 800b7de:	4603      	mov	r3, r0
 800b7e0:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800b7e8:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800b7ea:	7dfb      	ldrb	r3, [r7, #23]
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	d01b      	beq.n	800b828 <follow_path+0xcc>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800b7f0:	7dfb      	ldrb	r3, [r7, #23]
 800b7f2:	2b04      	cmp	r3, #4
 800b7f4:	d13a      	bne.n	800b86c <follow_path+0x110>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
 800b7f6:	7afb      	ldrb	r3, [r7, #11]
 800b7f8:	f003 0320 	and.w	r3, r3, #32
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d00b      	beq.n	800b818 <follow_path+0xbc>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 800b800:	7afb      	ldrb	r3, [r7, #11]
 800b802:	f003 0304 	and.w	r3, r3, #4
 800b806:	2b00      	cmp	r3, #0
 800b808:	d02c      	beq.n	800b864 <follow_path+0x108>
						dp->fn[NSFLAG] = NS_NONAME;
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	2280      	movs	r2, #128	@ 0x80
 800b80e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
						res = FR_OK;
 800b812:	2300      	movs	r3, #0
 800b814:	75fb      	strb	r3, [r7, #23]
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
					}
				}
				break;
 800b816:	e029      	b.n	800b86c <follow_path+0x110>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800b818:	7afb      	ldrb	r3, [r7, #11]
 800b81a:	f003 0304 	and.w	r3, r3, #4
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d124      	bne.n	800b86c <follow_path+0x110>
 800b822:	2305      	movs	r3, #5
 800b824:	75fb      	strb	r3, [r7, #23]
				break;
 800b826:	e021      	b.n	800b86c <follow_path+0x110>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800b828:	7afb      	ldrb	r3, [r7, #11]
 800b82a:	f003 0304 	and.w	r3, r3, #4
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d11e      	bne.n	800b870 <follow_path+0x114>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800b832:	693b      	ldr	r3, [r7, #16]
 800b834:	799b      	ldrb	r3, [r3, #6]
 800b836:	f003 0310 	and.w	r3, r3, #16
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d102      	bne.n	800b844 <follow_path+0xe8>
				res = FR_NO_PATH; break;
 800b83e:	2305      	movs	r3, #5
 800b840:	75fb      	strb	r3, [r7, #23]
 800b842:	e016      	b.n	800b872 <follow_path+0x116>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	695b      	ldr	r3, [r3, #20]
 800b84e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b852:	4413      	add	r3, r2
 800b854:	4619      	mov	r1, r3
 800b856:	68f8      	ldr	r0, [r7, #12]
 800b858:	f7ff fdf0 	bl	800b43c <ld_clust>
 800b85c:	4602      	mov	r2, r0
 800b85e:	693b      	ldr	r3, [r7, #16]
 800b860:	609a      	str	r2, [r3, #8]
 800b862:	e7af      	b.n	800b7c4 <follow_path+0x68>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 800b864:	bf00      	nop
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800b866:	e7ad      	b.n	800b7c4 <follow_path+0x68>
			if (res != FR_OK) break;
 800b868:	bf00      	nop
 800b86a:	e002      	b.n	800b872 <follow_path+0x116>
				break;
 800b86c:	bf00      	nop
 800b86e:	e000      	b.n	800b872 <follow_path+0x116>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800b870:	bf00      	nop
			}
		}
	}

	return res;
 800b872:	7dfb      	ldrb	r3, [r7, #23]
}
 800b874:	4618      	mov	r0, r3
 800b876:	3718      	adds	r7, #24
 800b878:	46bd      	mov	sp, r7
 800b87a:	bd80      	pop	{r7, pc}

0800b87c <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800b87c:	b480      	push	{r7}
 800b87e:	b087      	sub	sp, #28
 800b880:	af00      	add	r7, sp, #0
 800b882:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800b884:	f04f 33ff 	mov.w	r3, #4294967295
 800b888:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d031      	beq.n	800b8f6 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	617b      	str	r3, [r7, #20]
 800b898:	e002      	b.n	800b8a0 <get_ldnumber+0x24>
 800b89a:	697b      	ldr	r3, [r7, #20]
 800b89c:	3301      	adds	r3, #1
 800b89e:	617b      	str	r3, [r7, #20]
 800b8a0:	697b      	ldr	r3, [r7, #20]
 800b8a2:	781b      	ldrb	r3, [r3, #0]
 800b8a4:	2b20      	cmp	r3, #32
 800b8a6:	d903      	bls.n	800b8b0 <get_ldnumber+0x34>
 800b8a8:	697b      	ldr	r3, [r7, #20]
 800b8aa:	781b      	ldrb	r3, [r3, #0]
 800b8ac:	2b3a      	cmp	r3, #58	@ 0x3a
 800b8ae:	d1f4      	bne.n	800b89a <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800b8b0:	697b      	ldr	r3, [r7, #20]
 800b8b2:	781b      	ldrb	r3, [r3, #0]
 800b8b4:	2b3a      	cmp	r3, #58	@ 0x3a
 800b8b6:	d11c      	bne.n	800b8f2 <get_ldnumber+0x76>
			tp = *path;
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	1c5a      	adds	r2, r3, #1
 800b8c2:	60fa      	str	r2, [r7, #12]
 800b8c4:	781b      	ldrb	r3, [r3, #0]
 800b8c6:	3b30      	subs	r3, #48	@ 0x30
 800b8c8:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800b8ca:	68bb      	ldr	r3, [r7, #8]
 800b8cc:	2b09      	cmp	r3, #9
 800b8ce:	d80e      	bhi.n	800b8ee <get_ldnumber+0x72>
 800b8d0:	68fa      	ldr	r2, [r7, #12]
 800b8d2:	697b      	ldr	r3, [r7, #20]
 800b8d4:	429a      	cmp	r2, r3
 800b8d6:	d10a      	bne.n	800b8ee <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800b8d8:	68bb      	ldr	r3, [r7, #8]
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d107      	bne.n	800b8ee <get_ldnumber+0x72>
					vol = (int)i;
 800b8de:	68bb      	ldr	r3, [r7, #8]
 800b8e0:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800b8e2:	697b      	ldr	r3, [r7, #20]
 800b8e4:	3301      	adds	r3, #1
 800b8e6:	617b      	str	r3, [r7, #20]
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	697a      	ldr	r2, [r7, #20]
 800b8ec:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800b8ee:	693b      	ldr	r3, [r7, #16]
 800b8f0:	e002      	b.n	800b8f8 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800b8f2:	2300      	movs	r3, #0
 800b8f4:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800b8f6:	693b      	ldr	r3, [r7, #16]
}
 800b8f8:	4618      	mov	r0, r3
 800b8fa:	371c      	adds	r7, #28
 800b8fc:	46bd      	mov	sp, r7
 800b8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b902:	4770      	bx	lr

0800b904 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800b904:	b580      	push	{r7, lr}
 800b906:	b082      	sub	sp, #8
 800b908:	af00      	add	r7, sp, #0
 800b90a:	6078      	str	r0, [r7, #4]
 800b90c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	2200      	movs	r2, #0
 800b912:	70da      	strb	r2, [r3, #3]
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	f04f 32ff 	mov.w	r2, #4294967295
 800b91a:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800b91c:	6839      	ldr	r1, [r7, #0]
 800b91e:	6878      	ldr	r0, [r7, #4]
 800b920:	f7ff f888 	bl	800aa34 <move_window>
 800b924:	4603      	mov	r3, r0
 800b926:	2b00      	cmp	r3, #0
 800b928:	d001      	beq.n	800b92e <check_fs+0x2a>
 800b92a:	2304      	movs	r3, #4
 800b92c:	e038      	b.n	800b9a0 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	3334      	adds	r3, #52	@ 0x34
 800b932:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800b936:	4618      	mov	r0, r3
 800b938:	f7fe fdcc 	bl	800a4d4 <ld_word>
 800b93c:	4603      	mov	r3, r0
 800b93e:	461a      	mov	r2, r3
 800b940:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800b944:	429a      	cmp	r2, r3
 800b946:	d001      	beq.n	800b94c <check_fs+0x48>
 800b948:	2303      	movs	r3, #3
 800b94a:	e029      	b.n	800b9a0 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800b952:	2be9      	cmp	r3, #233	@ 0xe9
 800b954:	d009      	beq.n	800b96a <check_fs+0x66>
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800b95c:	2beb      	cmp	r3, #235	@ 0xeb
 800b95e:	d11e      	bne.n	800b99e <check_fs+0x9a>
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800b966:	2b90      	cmp	r3, #144	@ 0x90
 800b968:	d119      	bne.n	800b99e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	3334      	adds	r3, #52	@ 0x34
 800b96e:	3336      	adds	r3, #54	@ 0x36
 800b970:	4618      	mov	r0, r3
 800b972:	f7fe fdc7 	bl	800a504 <ld_dword>
 800b976:	4603      	mov	r3, r0
 800b978:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800b97c:	4a0a      	ldr	r2, [pc, #40]	@ (800b9a8 <check_fs+0xa4>)
 800b97e:	4293      	cmp	r3, r2
 800b980:	d101      	bne.n	800b986 <check_fs+0x82>
 800b982:	2300      	movs	r3, #0
 800b984:	e00c      	b.n	800b9a0 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	3334      	adds	r3, #52	@ 0x34
 800b98a:	3352      	adds	r3, #82	@ 0x52
 800b98c:	4618      	mov	r0, r3
 800b98e:	f7fe fdb9 	bl	800a504 <ld_dword>
 800b992:	4603      	mov	r3, r0
 800b994:	4a05      	ldr	r2, [pc, #20]	@ (800b9ac <check_fs+0xa8>)
 800b996:	4293      	cmp	r3, r2
 800b998:	d101      	bne.n	800b99e <check_fs+0x9a>
 800b99a:	2300      	movs	r3, #0
 800b99c:	e000      	b.n	800b9a0 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800b99e:	2302      	movs	r3, #2
}
 800b9a0:	4618      	mov	r0, r3
 800b9a2:	3708      	adds	r7, #8
 800b9a4:	46bd      	mov	sp, r7
 800b9a6:	bd80      	pop	{r7, pc}
 800b9a8:	00544146 	.word	0x00544146
 800b9ac:	33544146 	.word	0x33544146

0800b9b0 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800b9b0:	b580      	push	{r7, lr}
 800b9b2:	b096      	sub	sp, #88	@ 0x58
 800b9b4:	af00      	add	r7, sp, #0
 800b9b6:	60f8      	str	r0, [r7, #12]
 800b9b8:	60b9      	str	r1, [r7, #8]
 800b9ba:	4613      	mov	r3, r2
 800b9bc:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800b9be:	68bb      	ldr	r3, [r7, #8]
 800b9c0:	2200      	movs	r2, #0
 800b9c2:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800b9c4:	68f8      	ldr	r0, [r7, #12]
 800b9c6:	f7ff ff59 	bl	800b87c <get_ldnumber>
 800b9ca:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800b9cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	da01      	bge.n	800b9d6 <find_volume+0x26>
 800b9d2:	230b      	movs	r3, #11
 800b9d4:	e230      	b.n	800be38 <find_volume+0x488>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800b9d6:	4aa1      	ldr	r2, [pc, #644]	@ (800bc5c <find_volume+0x2ac>)
 800b9d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b9da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b9de:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800b9e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d101      	bne.n	800b9ea <find_volume+0x3a>
 800b9e6:	230c      	movs	r3, #12
 800b9e8:	e226      	b.n	800be38 <find_volume+0x488>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800b9ea:	68bb      	ldr	r3, [r7, #8]
 800b9ec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b9ee:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800b9f0:	79fb      	ldrb	r3, [r7, #7]
 800b9f2:	f023 0301 	bic.w	r3, r3, #1
 800b9f6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800b9f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9fa:	781b      	ldrb	r3, [r3, #0]
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d01a      	beq.n	800ba36 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800ba00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba02:	785b      	ldrb	r3, [r3, #1]
 800ba04:	4618      	mov	r0, r3
 800ba06:	f7fe fcc5 	bl	800a394 <disk_status>
 800ba0a:	4603      	mov	r3, r0
 800ba0c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800ba10:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ba14:	f003 0301 	and.w	r3, r3, #1
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d10c      	bne.n	800ba36 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800ba1c:	79fb      	ldrb	r3, [r7, #7]
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d007      	beq.n	800ba32 <find_volume+0x82>
 800ba22:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ba26:	f003 0304 	and.w	r3, r3, #4
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d001      	beq.n	800ba32 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800ba2e:	230a      	movs	r3, #10
 800ba30:	e202      	b.n	800be38 <find_volume+0x488>
			}
			return FR_OK;				/* The file system object is valid */
 800ba32:	2300      	movs	r3, #0
 800ba34:	e200      	b.n	800be38 <find_volume+0x488>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800ba36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba38:	2200      	movs	r2, #0
 800ba3a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800ba3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba3e:	b2da      	uxtb	r2, r3
 800ba40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba42:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800ba44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba46:	785b      	ldrb	r3, [r3, #1]
 800ba48:	4618      	mov	r0, r3
 800ba4a:	f7fe fcbd 	bl	800a3c8 <disk_initialize>
 800ba4e:	4603      	mov	r3, r0
 800ba50:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800ba54:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ba58:	f003 0301 	and.w	r3, r3, #1
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d001      	beq.n	800ba64 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800ba60:	2303      	movs	r3, #3
 800ba62:	e1e9      	b.n	800be38 <find_volume+0x488>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800ba64:	79fb      	ldrb	r3, [r7, #7]
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d007      	beq.n	800ba7a <find_volume+0xca>
 800ba6a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ba6e:	f003 0304 	and.w	r3, r3, #4
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d001      	beq.n	800ba7a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800ba76:	230a      	movs	r3, #10
 800ba78:	e1de      	b.n	800be38 <find_volume+0x488>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800ba7a:	2300      	movs	r3, #0
 800ba7c:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800ba7e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ba80:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ba82:	f7ff ff3f 	bl	800b904 <check_fs>
 800ba86:	4603      	mov	r3, r0
 800ba88:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800ba8c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ba90:	2b02      	cmp	r3, #2
 800ba92:	d149      	bne.n	800bb28 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800ba94:	2300      	movs	r3, #0
 800ba96:	643b      	str	r3, [r7, #64]	@ 0x40
 800ba98:	e01e      	b.n	800bad8 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800ba9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba9c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800baa0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800baa2:	011b      	lsls	r3, r3, #4
 800baa4:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800baa8:	4413      	add	r3, r2
 800baaa:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800baac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800baae:	3304      	adds	r3, #4
 800bab0:	781b      	ldrb	r3, [r3, #0]
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d006      	beq.n	800bac4 <find_volume+0x114>
 800bab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bab8:	3308      	adds	r3, #8
 800baba:	4618      	mov	r0, r3
 800babc:	f7fe fd22 	bl	800a504 <ld_dword>
 800bac0:	4602      	mov	r2, r0
 800bac2:	e000      	b.n	800bac6 <find_volume+0x116>
 800bac4:	2200      	movs	r2, #0
 800bac6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bac8:	009b      	lsls	r3, r3, #2
 800baca:	3358      	adds	r3, #88	@ 0x58
 800bacc:	443b      	add	r3, r7
 800bace:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800bad2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bad4:	3301      	adds	r3, #1
 800bad6:	643b      	str	r3, [r7, #64]	@ 0x40
 800bad8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bada:	2b03      	cmp	r3, #3
 800badc:	d9dd      	bls.n	800ba9a <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800bade:	2300      	movs	r3, #0
 800bae0:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800bae2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d002      	beq.n	800baee <find_volume+0x13e>
 800bae8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800baea:	3b01      	subs	r3, #1
 800baec:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800baee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800baf0:	009b      	lsls	r3, r3, #2
 800baf2:	3358      	adds	r3, #88	@ 0x58
 800baf4:	443b      	add	r3, r7
 800baf6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800bafa:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800bafc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d005      	beq.n	800bb0e <find_volume+0x15e>
 800bb02:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800bb04:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800bb06:	f7ff fefd 	bl	800b904 <check_fs>
 800bb0a:	4603      	mov	r3, r0
 800bb0c:	e000      	b.n	800bb10 <find_volume+0x160>
 800bb0e:	2303      	movs	r3, #3
 800bb10:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800bb14:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800bb18:	2b01      	cmp	r3, #1
 800bb1a:	d905      	bls.n	800bb28 <find_volume+0x178>
 800bb1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bb1e:	3301      	adds	r3, #1
 800bb20:	643b      	str	r3, [r7, #64]	@ 0x40
 800bb22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bb24:	2b03      	cmp	r3, #3
 800bb26:	d9e2      	bls.n	800baee <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800bb28:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800bb2c:	2b04      	cmp	r3, #4
 800bb2e:	d101      	bne.n	800bb34 <find_volume+0x184>
 800bb30:	2301      	movs	r3, #1
 800bb32:	e181      	b.n	800be38 <find_volume+0x488>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800bb34:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800bb38:	2b01      	cmp	r3, #1
 800bb3a:	d901      	bls.n	800bb40 <find_volume+0x190>
 800bb3c:	230d      	movs	r3, #13
 800bb3e:	e17b      	b.n	800be38 <find_volume+0x488>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800bb40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb42:	3334      	adds	r3, #52	@ 0x34
 800bb44:	330b      	adds	r3, #11
 800bb46:	4618      	mov	r0, r3
 800bb48:	f7fe fcc4 	bl	800a4d4 <ld_word>
 800bb4c:	4603      	mov	r3, r0
 800bb4e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bb52:	d001      	beq.n	800bb58 <find_volume+0x1a8>
 800bb54:	230d      	movs	r3, #13
 800bb56:	e16f      	b.n	800be38 <find_volume+0x488>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800bb58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb5a:	3334      	adds	r3, #52	@ 0x34
 800bb5c:	3316      	adds	r3, #22
 800bb5e:	4618      	mov	r0, r3
 800bb60:	f7fe fcb8 	bl	800a4d4 <ld_word>
 800bb64:	4603      	mov	r3, r0
 800bb66:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800bb68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d106      	bne.n	800bb7c <find_volume+0x1cc>
 800bb6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb70:	3334      	adds	r3, #52	@ 0x34
 800bb72:	3324      	adds	r3, #36	@ 0x24
 800bb74:	4618      	mov	r0, r3
 800bb76:	f7fe fcc5 	bl	800a504 <ld_dword>
 800bb7a:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800bb7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb7e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800bb80:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800bb82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb84:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800bb88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb8a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800bb8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb8e:	789b      	ldrb	r3, [r3, #2]
 800bb90:	2b01      	cmp	r3, #1
 800bb92:	d005      	beq.n	800bba0 <find_volume+0x1f0>
 800bb94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb96:	789b      	ldrb	r3, [r3, #2]
 800bb98:	2b02      	cmp	r3, #2
 800bb9a:	d001      	beq.n	800bba0 <find_volume+0x1f0>
 800bb9c:	230d      	movs	r3, #13
 800bb9e:	e14b      	b.n	800be38 <find_volume+0x488>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800bba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bba2:	789b      	ldrb	r3, [r3, #2]
 800bba4:	461a      	mov	r2, r3
 800bba6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bba8:	fb02 f303 	mul.w	r3, r2, r3
 800bbac:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800bbae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbb0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bbb4:	461a      	mov	r2, r3
 800bbb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbb8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800bbba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbbc:	895b      	ldrh	r3, [r3, #10]
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d008      	beq.n	800bbd4 <find_volume+0x224>
 800bbc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbc4:	895b      	ldrh	r3, [r3, #10]
 800bbc6:	461a      	mov	r2, r3
 800bbc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbca:	895b      	ldrh	r3, [r3, #10]
 800bbcc:	3b01      	subs	r3, #1
 800bbce:	4013      	ands	r3, r2
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d001      	beq.n	800bbd8 <find_volume+0x228>
 800bbd4:	230d      	movs	r3, #13
 800bbd6:	e12f      	b.n	800be38 <find_volume+0x488>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800bbd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbda:	3334      	adds	r3, #52	@ 0x34
 800bbdc:	3311      	adds	r3, #17
 800bbde:	4618      	mov	r0, r3
 800bbe0:	f7fe fc78 	bl	800a4d4 <ld_word>
 800bbe4:	4603      	mov	r3, r0
 800bbe6:	461a      	mov	r2, r3
 800bbe8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbea:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800bbec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbee:	891b      	ldrh	r3, [r3, #8]
 800bbf0:	f003 030f 	and.w	r3, r3, #15
 800bbf4:	b29b      	uxth	r3, r3
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d001      	beq.n	800bbfe <find_volume+0x24e>
 800bbfa:	230d      	movs	r3, #13
 800bbfc:	e11c      	b.n	800be38 <find_volume+0x488>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800bbfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc00:	3334      	adds	r3, #52	@ 0x34
 800bc02:	3313      	adds	r3, #19
 800bc04:	4618      	mov	r0, r3
 800bc06:	f7fe fc65 	bl	800a4d4 <ld_word>
 800bc0a:	4603      	mov	r3, r0
 800bc0c:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800bc0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d106      	bne.n	800bc22 <find_volume+0x272>
 800bc14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc16:	3334      	adds	r3, #52	@ 0x34
 800bc18:	3320      	adds	r3, #32
 800bc1a:	4618      	mov	r0, r3
 800bc1c:	f7fe fc72 	bl	800a504 <ld_dword>
 800bc20:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800bc22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc24:	3334      	adds	r3, #52	@ 0x34
 800bc26:	330e      	adds	r3, #14
 800bc28:	4618      	mov	r0, r3
 800bc2a:	f7fe fc53 	bl	800a4d4 <ld_word>
 800bc2e:	4603      	mov	r3, r0
 800bc30:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800bc32:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d101      	bne.n	800bc3c <find_volume+0x28c>
 800bc38:	230d      	movs	r3, #13
 800bc3a:	e0fd      	b.n	800be38 <find_volume+0x488>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800bc3c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800bc3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bc40:	4413      	add	r3, r2
 800bc42:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bc44:	8912      	ldrh	r2, [r2, #8]
 800bc46:	0912      	lsrs	r2, r2, #4
 800bc48:	b292      	uxth	r2, r2
 800bc4a:	4413      	add	r3, r2
 800bc4c:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800bc4e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bc50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc52:	429a      	cmp	r2, r3
 800bc54:	d204      	bcs.n	800bc60 <find_volume+0x2b0>
 800bc56:	230d      	movs	r3, #13
 800bc58:	e0ee      	b.n	800be38 <find_volume+0x488>
 800bc5a:	bf00      	nop
 800bc5c:	20000cf8 	.word	0x20000cf8
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800bc60:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bc62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc64:	1ad3      	subs	r3, r2, r3
 800bc66:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bc68:	8952      	ldrh	r2, [r2, #10]
 800bc6a:	fbb3 f3f2 	udiv	r3, r3, r2
 800bc6e:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800bc70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d101      	bne.n	800bc7a <find_volume+0x2ca>
 800bc76:	230d      	movs	r3, #13
 800bc78:	e0de      	b.n	800be38 <find_volume+0x488>
		fmt = FS_FAT32;
 800bc7a:	2303      	movs	r3, #3
 800bc7c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800bc80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc82:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800bc86:	4293      	cmp	r3, r2
 800bc88:	d802      	bhi.n	800bc90 <find_volume+0x2e0>
 800bc8a:	2302      	movs	r3, #2
 800bc8c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800bc90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc92:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800bc96:	4293      	cmp	r3, r2
 800bc98:	d802      	bhi.n	800bca0 <find_volume+0x2f0>
 800bc9a:	2301      	movs	r3, #1
 800bc9c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800bca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bca2:	1c9a      	adds	r2, r3, #2
 800bca4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bca6:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800bca8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcaa:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bcac:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800bcae:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800bcb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bcb2:	441a      	add	r2, r3
 800bcb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcb6:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800bcb8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bcba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcbc:	441a      	add	r2, r3
 800bcbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcc0:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 800bcc2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800bcc6:	2b03      	cmp	r3, #3
 800bcc8:	d11e      	bne.n	800bd08 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800bcca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bccc:	3334      	adds	r3, #52	@ 0x34
 800bcce:	332a      	adds	r3, #42	@ 0x2a
 800bcd0:	4618      	mov	r0, r3
 800bcd2:	f7fe fbff 	bl	800a4d4 <ld_word>
 800bcd6:	4603      	mov	r3, r0
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d001      	beq.n	800bce0 <find_volume+0x330>
 800bcdc:	230d      	movs	r3, #13
 800bcde:	e0ab      	b.n	800be38 <find_volume+0x488>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800bce0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bce2:	891b      	ldrh	r3, [r3, #8]
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d001      	beq.n	800bcec <find_volume+0x33c>
 800bce8:	230d      	movs	r3, #13
 800bcea:	e0a5      	b.n	800be38 <find_volume+0x488>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800bcec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcee:	3334      	adds	r3, #52	@ 0x34
 800bcf0:	332c      	adds	r3, #44	@ 0x2c
 800bcf2:	4618      	mov	r0, r3
 800bcf4:	f7fe fc06 	bl	800a504 <ld_dword>
 800bcf8:	4602      	mov	r2, r0
 800bcfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcfc:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800bcfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd00:	699b      	ldr	r3, [r3, #24]
 800bd02:	009b      	lsls	r3, r3, #2
 800bd04:	647b      	str	r3, [r7, #68]	@ 0x44
 800bd06:	e01f      	b.n	800bd48 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800bd08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd0a:	891b      	ldrh	r3, [r3, #8]
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	d101      	bne.n	800bd14 <find_volume+0x364>
 800bd10:	230d      	movs	r3, #13
 800bd12:	e091      	b.n	800be38 <find_volume+0x488>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800bd14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd16:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800bd18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bd1a:	441a      	add	r2, r3
 800bd1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd1e:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800bd20:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800bd24:	2b02      	cmp	r3, #2
 800bd26:	d103      	bne.n	800bd30 <find_volume+0x380>
 800bd28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd2a:	699b      	ldr	r3, [r3, #24]
 800bd2c:	005b      	lsls	r3, r3, #1
 800bd2e:	e00a      	b.n	800bd46 <find_volume+0x396>
 800bd30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd32:	699a      	ldr	r2, [r3, #24]
 800bd34:	4613      	mov	r3, r2
 800bd36:	005b      	lsls	r3, r3, #1
 800bd38:	4413      	add	r3, r2
 800bd3a:	085a      	lsrs	r2, r3, #1
 800bd3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd3e:	699b      	ldr	r3, [r3, #24]
 800bd40:	f003 0301 	and.w	r3, r3, #1
 800bd44:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800bd46:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800bd48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd4a:	69da      	ldr	r2, [r3, #28]
 800bd4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bd4e:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800bd52:	0a5b      	lsrs	r3, r3, #9
 800bd54:	429a      	cmp	r2, r3
 800bd56:	d201      	bcs.n	800bd5c <find_volume+0x3ac>
 800bd58:	230d      	movs	r3, #13
 800bd5a:	e06d      	b.n	800be38 <find_volume+0x488>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800bd5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd5e:	f04f 32ff 	mov.w	r2, #4294967295
 800bd62:	611a      	str	r2, [r3, #16]
 800bd64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd66:	691a      	ldr	r2, [r3, #16]
 800bd68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd6a:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800bd6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd6e:	2280      	movs	r2, #128	@ 0x80
 800bd70:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800bd72:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800bd76:	2b03      	cmp	r3, #3
 800bd78:	d149      	bne.n	800be0e <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800bd7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd7c:	3334      	adds	r3, #52	@ 0x34
 800bd7e:	3330      	adds	r3, #48	@ 0x30
 800bd80:	4618      	mov	r0, r3
 800bd82:	f7fe fba7 	bl	800a4d4 <ld_word>
 800bd86:	4603      	mov	r3, r0
 800bd88:	2b01      	cmp	r3, #1
 800bd8a:	d140      	bne.n	800be0e <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800bd8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd8e:	3301      	adds	r3, #1
 800bd90:	4619      	mov	r1, r3
 800bd92:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800bd94:	f7fe fe4e 	bl	800aa34 <move_window>
 800bd98:	4603      	mov	r3, r0
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d137      	bne.n	800be0e <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800bd9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bda0:	2200      	movs	r2, #0
 800bda2:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800bda4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bda6:	3334      	adds	r3, #52	@ 0x34
 800bda8:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800bdac:	4618      	mov	r0, r3
 800bdae:	f7fe fb91 	bl	800a4d4 <ld_word>
 800bdb2:	4603      	mov	r3, r0
 800bdb4:	461a      	mov	r2, r3
 800bdb6:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800bdba:	429a      	cmp	r2, r3
 800bdbc:	d127      	bne.n	800be0e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800bdbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdc0:	3334      	adds	r3, #52	@ 0x34
 800bdc2:	4618      	mov	r0, r3
 800bdc4:	f7fe fb9e 	bl	800a504 <ld_dword>
 800bdc8:	4603      	mov	r3, r0
 800bdca:	4a1d      	ldr	r2, [pc, #116]	@ (800be40 <find_volume+0x490>)
 800bdcc:	4293      	cmp	r3, r2
 800bdce:	d11e      	bne.n	800be0e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800bdd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdd2:	3334      	adds	r3, #52	@ 0x34
 800bdd4:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800bdd8:	4618      	mov	r0, r3
 800bdda:	f7fe fb93 	bl	800a504 <ld_dword>
 800bdde:	4603      	mov	r3, r0
 800bde0:	4a18      	ldr	r2, [pc, #96]	@ (800be44 <find_volume+0x494>)
 800bde2:	4293      	cmp	r3, r2
 800bde4:	d113      	bne.n	800be0e <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800bde6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bde8:	3334      	adds	r3, #52	@ 0x34
 800bdea:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800bdee:	4618      	mov	r0, r3
 800bdf0:	f7fe fb88 	bl	800a504 <ld_dword>
 800bdf4:	4602      	mov	r2, r0
 800bdf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdf8:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800bdfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdfc:	3334      	adds	r3, #52	@ 0x34
 800bdfe:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800be02:	4618      	mov	r0, r3
 800be04:	f7fe fb7e 	bl	800a504 <ld_dword>
 800be08:	4602      	mov	r2, r0
 800be0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be0c:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800be0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be10:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800be14:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800be16:	4b0c      	ldr	r3, [pc, #48]	@ (800be48 <find_volume+0x498>)
 800be18:	881b      	ldrh	r3, [r3, #0]
 800be1a:	3301      	adds	r3, #1
 800be1c:	b29a      	uxth	r2, r3
 800be1e:	4b0a      	ldr	r3, [pc, #40]	@ (800be48 <find_volume+0x498>)
 800be20:	801a      	strh	r2, [r3, #0]
 800be22:	4b09      	ldr	r3, [pc, #36]	@ (800be48 <find_volume+0x498>)
 800be24:	881a      	ldrh	r2, [r3, #0]
 800be26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be28:	80da      	strh	r2, [r3, #6]
#if _FS_EXFAT
	fs->dirbuf = DirBuf;	/* Static directory block scratchpad buuffer */
#endif
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
 800be2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be2c:	2200      	movs	r2, #0
 800be2e:	615a      	str	r2, [r3, #20]
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800be30:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800be32:	f7fe fd97 	bl	800a964 <clear_lock>
#endif
	return FR_OK;
 800be36:	2300      	movs	r3, #0
}
 800be38:	4618      	mov	r0, r3
 800be3a:	3758      	adds	r7, #88	@ 0x58
 800be3c:	46bd      	mov	sp, r7
 800be3e:	bd80      	pop	{r7, pc}
 800be40:	41615252 	.word	0x41615252
 800be44:	61417272 	.word	0x61417272
 800be48:	20000cfc 	.word	0x20000cfc

0800be4c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800be4c:	b580      	push	{r7, lr}
 800be4e:	b084      	sub	sp, #16
 800be50:	af00      	add	r7, sp, #0
 800be52:	6078      	str	r0, [r7, #4]
 800be54:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800be56:	2309      	movs	r3, #9
 800be58:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	d01c      	beq.n	800be9a <validate+0x4e>
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	2b00      	cmp	r3, #0
 800be66:	d018      	beq.n	800be9a <validate+0x4e>
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	781b      	ldrb	r3, [r3, #0]
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d013      	beq.n	800be9a <validate+0x4e>
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	889a      	ldrh	r2, [r3, #4]
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	88db      	ldrh	r3, [r3, #6]
 800be7c:	429a      	cmp	r2, r3
 800be7e:	d10c      	bne.n	800be9a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	785b      	ldrb	r3, [r3, #1]
 800be86:	4618      	mov	r0, r3
 800be88:	f7fe fa84 	bl	800a394 <disk_status>
 800be8c:	4603      	mov	r3, r0
 800be8e:	f003 0301 	and.w	r3, r3, #1
 800be92:	2b00      	cmp	r3, #0
 800be94:	d101      	bne.n	800be9a <validate+0x4e>
			res = FR_OK;
 800be96:	2300      	movs	r3, #0
 800be98:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800be9a:	7bfb      	ldrb	r3, [r7, #15]
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	d102      	bne.n	800bea6 <validate+0x5a>
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	e000      	b.n	800bea8 <validate+0x5c>
 800bea6:	2300      	movs	r3, #0
 800bea8:	683a      	ldr	r2, [r7, #0]
 800beaa:	6013      	str	r3, [r2, #0]
	return res;
 800beac:	7bfb      	ldrb	r3, [r7, #15]
}
 800beae:	4618      	mov	r0, r3
 800beb0:	3710      	adds	r7, #16
 800beb2:	46bd      	mov	sp, r7
 800beb4:	bd80      	pop	{r7, pc}
	...

0800beb8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800beb8:	b580      	push	{r7, lr}
 800beba:	b088      	sub	sp, #32
 800bebc:	af00      	add	r7, sp, #0
 800bebe:	60f8      	str	r0, [r7, #12]
 800bec0:	60b9      	str	r1, [r7, #8]
 800bec2:	4613      	mov	r3, r2
 800bec4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800bec6:	68bb      	ldr	r3, [r7, #8]
 800bec8:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800beca:	f107 0310 	add.w	r3, r7, #16
 800bece:	4618      	mov	r0, r3
 800bed0:	f7ff fcd4 	bl	800b87c <get_ldnumber>
 800bed4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800bed6:	69fb      	ldr	r3, [r7, #28]
 800bed8:	2b00      	cmp	r3, #0
 800beda:	da01      	bge.n	800bee0 <f_mount+0x28>
 800bedc:	230b      	movs	r3, #11
 800bede:	e02b      	b.n	800bf38 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800bee0:	4a17      	ldr	r2, [pc, #92]	@ (800bf40 <f_mount+0x88>)
 800bee2:	69fb      	ldr	r3, [r7, #28]
 800bee4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bee8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800beea:	69bb      	ldr	r3, [r7, #24]
 800beec:	2b00      	cmp	r3, #0
 800beee:	d005      	beq.n	800befc <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800bef0:	69b8      	ldr	r0, [r7, #24]
 800bef2:	f7fe fd37 	bl	800a964 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800bef6:	69bb      	ldr	r3, [r7, #24]
 800bef8:	2200      	movs	r2, #0
 800befa:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d002      	beq.n	800bf08 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	2200      	movs	r2, #0
 800bf06:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800bf08:	68fa      	ldr	r2, [r7, #12]
 800bf0a:	490d      	ldr	r1, [pc, #52]	@ (800bf40 <f_mount+0x88>)
 800bf0c:	69fb      	ldr	r3, [r7, #28]
 800bf0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d002      	beq.n	800bf1e <f_mount+0x66>
 800bf18:	79fb      	ldrb	r3, [r7, #7]
 800bf1a:	2b01      	cmp	r3, #1
 800bf1c:	d001      	beq.n	800bf22 <f_mount+0x6a>
 800bf1e:	2300      	movs	r3, #0
 800bf20:	e00a      	b.n	800bf38 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800bf22:	f107 010c 	add.w	r1, r7, #12
 800bf26:	f107 0308 	add.w	r3, r7, #8
 800bf2a:	2200      	movs	r2, #0
 800bf2c:	4618      	mov	r0, r3
 800bf2e:	f7ff fd3f 	bl	800b9b0 <find_volume>
 800bf32:	4603      	mov	r3, r0
 800bf34:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800bf36:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf38:	4618      	mov	r0, r3
 800bf3a:	3720      	adds	r7, #32
 800bf3c:	46bd      	mov	sp, r7
 800bf3e:	bd80      	pop	{r7, pc}
 800bf40:	20000cf8 	.word	0x20000cf8

0800bf44 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800bf44:	b580      	push	{r7, lr}
 800bf46:	b098      	sub	sp, #96	@ 0x60
 800bf48:	af00      	add	r7, sp, #0
 800bf4a:	60f8      	str	r0, [r7, #12]
 800bf4c:	60b9      	str	r1, [r7, #8]
 800bf4e:	4613      	mov	r3, r2
 800bf50:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d101      	bne.n	800bf5c <f_open+0x18>
 800bf58:	2309      	movs	r3, #9
 800bf5a:	e1a9      	b.n	800c2b0 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800bf5c:	79fb      	ldrb	r3, [r7, #7]
 800bf5e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bf62:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800bf64:	79fa      	ldrb	r2, [r7, #7]
 800bf66:	f107 0110 	add.w	r1, r7, #16
 800bf6a:	f107 0308 	add.w	r3, r7, #8
 800bf6e:	4618      	mov	r0, r3
 800bf70:	f7ff fd1e 	bl	800b9b0 <find_volume>
 800bf74:	4603      	mov	r3, r0
 800bf76:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800bf7a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	f040 818d 	bne.w	800c29e <f_open+0x35a>
		dj.obj.fs = fs;
 800bf84:	693b      	ldr	r3, [r7, #16]
 800bf86:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800bf88:	68ba      	ldr	r2, [r7, #8]
 800bf8a:	f107 0314 	add.w	r3, r7, #20
 800bf8e:	4611      	mov	r1, r2
 800bf90:	4618      	mov	r0, r3
 800bf92:	f7ff fbe3 	bl	800b75c <follow_path>
 800bf96:	4603      	mov	r3, r0
 800bf98:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800bf9c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d118      	bne.n	800bfd6 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800bfa4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bfa8:	b25b      	sxtb	r3, r3
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	da03      	bge.n	800bfb6 <f_open+0x72>
				res = FR_INVALID_NAME;
 800bfae:	2306      	movs	r3, #6
 800bfb0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800bfb4:	e00f      	b.n	800bfd6 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800bfb6:	79fb      	ldrb	r3, [r7, #7]
 800bfb8:	2b01      	cmp	r3, #1
 800bfba:	bf8c      	ite	hi
 800bfbc:	2301      	movhi	r3, #1
 800bfbe:	2300      	movls	r3, #0
 800bfc0:	b2db      	uxtb	r3, r3
 800bfc2:	461a      	mov	r2, r3
 800bfc4:	f107 0314 	add.w	r3, r7, #20
 800bfc8:	4611      	mov	r1, r2
 800bfca:	4618      	mov	r0, r3
 800bfcc:	f7fe fb82 	bl	800a6d4 <chk_lock>
 800bfd0:	4603      	mov	r3, r0
 800bfd2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800bfd6:	79fb      	ldrb	r3, [r7, #7]
 800bfd8:	f003 031c 	and.w	r3, r3, #28
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d07f      	beq.n	800c0e0 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800bfe0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d017      	beq.n	800c018 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800bfe8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bfec:	2b04      	cmp	r3, #4
 800bfee:	d10e      	bne.n	800c00e <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800bff0:	f7fe fbcc 	bl	800a78c <enq_lock>
 800bff4:	4603      	mov	r3, r0
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d006      	beq.n	800c008 <f_open+0xc4>
 800bffa:	f107 0314 	add.w	r3, r7, #20
 800bffe:	4618      	mov	r0, r3
 800c000:	f7ff fab0 	bl	800b564 <dir_register>
 800c004:	4603      	mov	r3, r0
 800c006:	e000      	b.n	800c00a <f_open+0xc6>
 800c008:	2312      	movs	r3, #18
 800c00a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800c00e:	79fb      	ldrb	r3, [r7, #7]
 800c010:	f043 0308 	orr.w	r3, r3, #8
 800c014:	71fb      	strb	r3, [r7, #7]
 800c016:	e010      	b.n	800c03a <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800c018:	7ebb      	ldrb	r3, [r7, #26]
 800c01a:	f003 0311 	and.w	r3, r3, #17
 800c01e:	2b00      	cmp	r3, #0
 800c020:	d003      	beq.n	800c02a <f_open+0xe6>
					res = FR_DENIED;
 800c022:	2307      	movs	r3, #7
 800c024:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800c028:	e007      	b.n	800c03a <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800c02a:	79fb      	ldrb	r3, [r7, #7]
 800c02c:	f003 0304 	and.w	r3, r3, #4
 800c030:	2b00      	cmp	r3, #0
 800c032:	d002      	beq.n	800c03a <f_open+0xf6>
 800c034:	2308      	movs	r3, #8
 800c036:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800c03a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d168      	bne.n	800c114 <f_open+0x1d0>
 800c042:	79fb      	ldrb	r3, [r7, #7]
 800c044:	f003 0308 	and.w	r3, r3, #8
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d063      	beq.n	800c114 <f_open+0x1d0>
				dw = GET_FATTIME();
 800c04c:	f7fe f93c 	bl	800a2c8 <get_fattime>
 800c050:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800c052:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c054:	330e      	adds	r3, #14
 800c056:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c058:	4618      	mov	r0, r3
 800c05a:	f7fe fa91 	bl	800a580 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800c05e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c060:	3316      	adds	r3, #22
 800c062:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c064:	4618      	mov	r0, r3
 800c066:	f7fe fa8b 	bl	800a580 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800c06a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c06c:	330b      	adds	r3, #11
 800c06e:	2220      	movs	r2, #32
 800c070:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800c072:	693b      	ldr	r3, [r7, #16]
 800c074:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c076:	4611      	mov	r1, r2
 800c078:	4618      	mov	r0, r3
 800c07a:	f7ff f9df 	bl	800b43c <ld_clust>
 800c07e:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800c080:	693b      	ldr	r3, [r7, #16]
 800c082:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800c084:	2200      	movs	r2, #0
 800c086:	4618      	mov	r0, r3
 800c088:	f7ff f9f7 	bl	800b47a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800c08c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c08e:	331c      	adds	r3, #28
 800c090:	2100      	movs	r1, #0
 800c092:	4618      	mov	r0, r3
 800c094:	f7fe fa74 	bl	800a580 <st_dword>
					fs->wflag = 1;
 800c098:	693b      	ldr	r3, [r7, #16]
 800c09a:	2201      	movs	r2, #1
 800c09c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800c09e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d037      	beq.n	800c114 <f_open+0x1d0>
						dw = fs->winsect;
 800c0a4:	693b      	ldr	r3, [r7, #16]
 800c0a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c0a8:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800c0aa:	f107 0314 	add.w	r3, r7, #20
 800c0ae:	2200      	movs	r2, #0
 800c0b0:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800c0b2:	4618      	mov	r0, r3
 800c0b4:	f7fe ff0a 	bl	800aecc <remove_chain>
 800c0b8:	4603      	mov	r3, r0
 800c0ba:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800c0be:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d126      	bne.n	800c114 <f_open+0x1d0>
							res = move_window(fs, dw);
 800c0c6:	693b      	ldr	r3, [r7, #16]
 800c0c8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c0ca:	4618      	mov	r0, r3
 800c0cc:	f7fe fcb2 	bl	800aa34 <move_window>
 800c0d0:	4603      	mov	r3, r0
 800c0d2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800c0d6:	693b      	ldr	r3, [r7, #16]
 800c0d8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c0da:	3a01      	subs	r2, #1
 800c0dc:	60da      	str	r2, [r3, #12]
 800c0de:	e019      	b.n	800c114 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800c0e0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d115      	bne.n	800c114 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800c0e8:	7ebb      	ldrb	r3, [r7, #26]
 800c0ea:	f003 0310 	and.w	r3, r3, #16
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	d003      	beq.n	800c0fa <f_open+0x1b6>
					res = FR_NO_FILE;
 800c0f2:	2304      	movs	r3, #4
 800c0f4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800c0f8:	e00c      	b.n	800c114 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800c0fa:	79fb      	ldrb	r3, [r7, #7]
 800c0fc:	f003 0302 	and.w	r3, r3, #2
 800c100:	2b00      	cmp	r3, #0
 800c102:	d007      	beq.n	800c114 <f_open+0x1d0>
 800c104:	7ebb      	ldrb	r3, [r7, #26]
 800c106:	f003 0301 	and.w	r3, r3, #1
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d002      	beq.n	800c114 <f_open+0x1d0>
						res = FR_DENIED;
 800c10e:	2307      	movs	r3, #7
 800c110:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800c114:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c118:	2b00      	cmp	r3, #0
 800c11a:	d126      	bne.n	800c16a <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800c11c:	79fb      	ldrb	r3, [r7, #7]
 800c11e:	f003 0308 	and.w	r3, r3, #8
 800c122:	2b00      	cmp	r3, #0
 800c124:	d003      	beq.n	800c12e <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800c126:	79fb      	ldrb	r3, [r7, #7]
 800c128:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c12c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800c12e:	693b      	ldr	r3, [r7, #16]
 800c130:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800c136:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c13c:	79fb      	ldrb	r3, [r7, #7]
 800c13e:	2b01      	cmp	r3, #1
 800c140:	bf8c      	ite	hi
 800c142:	2301      	movhi	r3, #1
 800c144:	2300      	movls	r3, #0
 800c146:	b2db      	uxtb	r3, r3
 800c148:	461a      	mov	r2, r3
 800c14a:	f107 0314 	add.w	r3, r7, #20
 800c14e:	4611      	mov	r1, r2
 800c150:	4618      	mov	r0, r3
 800c152:	f7fe fb3d 	bl	800a7d0 <inc_lock>
 800c156:	4602      	mov	r2, r0
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	691b      	ldr	r3, [r3, #16]
 800c160:	2b00      	cmp	r3, #0
 800c162:	d102      	bne.n	800c16a <f_open+0x226>
 800c164:	2302      	movs	r3, #2
 800c166:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800c16a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c16e:	2b00      	cmp	r3, #0
 800c170:	f040 8095 	bne.w	800c29e <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800c174:	693b      	ldr	r3, [r7, #16]
 800c176:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c178:	4611      	mov	r1, r2
 800c17a:	4618      	mov	r0, r3
 800c17c:	f7ff f95e 	bl	800b43c <ld_clust>
 800c180:	4602      	mov	r2, r0
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800c186:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c188:	331c      	adds	r3, #28
 800c18a:	4618      	mov	r0, r3
 800c18c:	f7fe f9ba 	bl	800a504 <ld_dword>
 800c190:	4602      	mov	r2, r0
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	2200      	movs	r2, #0
 800c19a:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800c19c:	693a      	ldr	r2, [r7, #16]
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800c1a2:	693b      	ldr	r3, [r7, #16]
 800c1a4:	88da      	ldrh	r2, [r3, #6]
 800c1a6:	68fb      	ldr	r3, [r7, #12]
 800c1a8:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	79fa      	ldrb	r2, [r7, #7]
 800c1ae:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	2200      	movs	r2, #0
 800c1b4:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	2200      	movs	r2, #0
 800c1ba:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	2200      	movs	r2, #0
 800c1c0:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	3330      	adds	r3, #48	@ 0x30
 800c1c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c1ca:	2100      	movs	r1, #0
 800c1cc:	4618      	mov	r0, r3
 800c1ce:	f7fe fa24 	bl	800a61a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800c1d2:	79fb      	ldrb	r3, [r7, #7]
 800c1d4:	f003 0320 	and.w	r3, r3, #32
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d060      	beq.n	800c29e <f_open+0x35a>
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	68db      	ldr	r3, [r3, #12]
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d05c      	beq.n	800c29e <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	68da      	ldr	r2, [r3, #12]
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800c1ec:	693b      	ldr	r3, [r7, #16]
 800c1ee:	895b      	ldrh	r3, [r3, #10]
 800c1f0:	025b      	lsls	r3, r3, #9
 800c1f2:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	689b      	ldr	r3, [r3, #8]
 800c1f8:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	68db      	ldr	r3, [r3, #12]
 800c1fe:	657b      	str	r3, [r7, #84]	@ 0x54
 800c200:	e016      	b.n	800c230 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800c206:	4618      	mov	r0, r3
 800c208:	f7fe fccf 	bl	800abaa <get_fat>
 800c20c:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800c20e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c210:	2b01      	cmp	r3, #1
 800c212:	d802      	bhi.n	800c21a <f_open+0x2d6>
 800c214:	2302      	movs	r3, #2
 800c216:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800c21a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c21c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c220:	d102      	bne.n	800c228 <f_open+0x2e4>
 800c222:	2301      	movs	r3, #1
 800c224:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c228:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c22a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c22c:	1ad3      	subs	r3, r2, r3
 800c22e:	657b      	str	r3, [r7, #84]	@ 0x54
 800c230:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c234:	2b00      	cmp	r3, #0
 800c236:	d103      	bne.n	800c240 <f_open+0x2fc>
 800c238:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c23a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c23c:	429a      	cmp	r2, r3
 800c23e:	d8e0      	bhi.n	800c202 <f_open+0x2be>
				}
				fp->clust = clst;
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c244:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800c246:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d127      	bne.n	800c29e <f_open+0x35a>
 800c24e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c250:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c254:	2b00      	cmp	r3, #0
 800c256:	d022      	beq.n	800c29e <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800c258:	693b      	ldr	r3, [r7, #16]
 800c25a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800c25c:	4618      	mov	r0, r3
 800c25e:	f7fe fc85 	bl	800ab6c <clust2sect>
 800c262:	6478      	str	r0, [r7, #68]	@ 0x44
 800c264:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c266:	2b00      	cmp	r3, #0
 800c268:	d103      	bne.n	800c272 <f_open+0x32e>
						res = FR_INT_ERR;
 800c26a:	2302      	movs	r3, #2
 800c26c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800c270:	e015      	b.n	800c29e <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800c272:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c274:	0a5a      	lsrs	r2, r3, #9
 800c276:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c278:	441a      	add	r2, r3
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800c27e:	693b      	ldr	r3, [r7, #16]
 800c280:	7858      	ldrb	r0, [r3, #1]
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	6a1a      	ldr	r2, [r3, #32]
 800c28c:	2301      	movs	r3, #1
 800c28e:	f7fe f8c3 	bl	800a418 <disk_read>
 800c292:	4603      	mov	r3, r0
 800c294:	2b00      	cmp	r3, #0
 800c296:	d002      	beq.n	800c29e <f_open+0x35a>
 800c298:	2301      	movs	r3, #1
 800c29a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800c29e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	d002      	beq.n	800c2ac <f_open+0x368>
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	2200      	movs	r2, #0
 800c2aa:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800c2ac:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800c2b0:	4618      	mov	r0, r3
 800c2b2:	3760      	adds	r7, #96	@ 0x60
 800c2b4:	46bd      	mov	sp, r7
 800c2b6:	bd80      	pop	{r7, pc}

0800c2b8 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800c2b8:	b580      	push	{r7, lr}
 800c2ba:	b08c      	sub	sp, #48	@ 0x30
 800c2bc:	af00      	add	r7, sp, #0
 800c2be:	60f8      	str	r0, [r7, #12]
 800c2c0:	60b9      	str	r1, [r7, #8]
 800c2c2:	607a      	str	r2, [r7, #4]
 800c2c4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800c2c6:	68bb      	ldr	r3, [r7, #8]
 800c2c8:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800c2ca:	683b      	ldr	r3, [r7, #0]
 800c2cc:	2200      	movs	r2, #0
 800c2ce:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	f107 0210 	add.w	r2, r7, #16
 800c2d6:	4611      	mov	r1, r2
 800c2d8:	4618      	mov	r0, r3
 800c2da:	f7ff fdb7 	bl	800be4c <validate>
 800c2de:	4603      	mov	r3, r0
 800c2e0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800c2e4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d107      	bne.n	800c2fc <f_write+0x44>
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	7d5b      	ldrb	r3, [r3, #21]
 800c2f0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800c2f4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d002      	beq.n	800c302 <f_write+0x4a>
 800c2fc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c300:	e14b      	b.n	800c59a <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	7d1b      	ldrb	r3, [r3, #20]
 800c306:	f003 0302 	and.w	r3, r3, #2
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d101      	bne.n	800c312 <f_write+0x5a>
 800c30e:	2307      	movs	r3, #7
 800c310:	e143      	b.n	800c59a <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	699a      	ldr	r2, [r3, #24]
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	441a      	add	r2, r3
 800c31a:	68fb      	ldr	r3, [r7, #12]
 800c31c:	699b      	ldr	r3, [r3, #24]
 800c31e:	429a      	cmp	r2, r3
 800c320:	f080 812d 	bcs.w	800c57e <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	699b      	ldr	r3, [r3, #24]
 800c328:	43db      	mvns	r3, r3
 800c32a:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800c32c:	e127      	b.n	800c57e <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	699b      	ldr	r3, [r3, #24]
 800c332:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c336:	2b00      	cmp	r3, #0
 800c338:	f040 80e3 	bne.w	800c502 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	699b      	ldr	r3, [r3, #24]
 800c340:	0a5b      	lsrs	r3, r3, #9
 800c342:	693a      	ldr	r2, [r7, #16]
 800c344:	8952      	ldrh	r2, [r2, #10]
 800c346:	3a01      	subs	r2, #1
 800c348:	4013      	ands	r3, r2
 800c34a:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800c34c:	69bb      	ldr	r3, [r7, #24]
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d143      	bne.n	800c3da <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	699b      	ldr	r3, [r3, #24]
 800c356:	2b00      	cmp	r3, #0
 800c358:	d10c      	bne.n	800c374 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800c35a:	68fb      	ldr	r3, [r7, #12]
 800c35c:	689b      	ldr	r3, [r3, #8]
 800c35e:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800c360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c362:	2b00      	cmp	r3, #0
 800c364:	d11a      	bne.n	800c39c <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800c366:	68fb      	ldr	r3, [r7, #12]
 800c368:	2100      	movs	r1, #0
 800c36a:	4618      	mov	r0, r3
 800c36c:	f7fe fe13 	bl	800af96 <create_chain>
 800c370:	62b8      	str	r0, [r7, #40]	@ 0x28
 800c372:	e013      	b.n	800c39c <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800c374:	68fb      	ldr	r3, [r7, #12]
 800c376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c378:	2b00      	cmp	r3, #0
 800c37a:	d007      	beq.n	800c38c <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	699b      	ldr	r3, [r3, #24]
 800c380:	4619      	mov	r1, r3
 800c382:	68f8      	ldr	r0, [r7, #12]
 800c384:	f7fe fe9f 	bl	800b0c6 <clmt_clust>
 800c388:	62b8      	str	r0, [r7, #40]	@ 0x28
 800c38a:	e007      	b.n	800c39c <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800c38c:	68fa      	ldr	r2, [r7, #12]
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	69db      	ldr	r3, [r3, #28]
 800c392:	4619      	mov	r1, r3
 800c394:	4610      	mov	r0, r2
 800c396:	f7fe fdfe 	bl	800af96 <create_chain>
 800c39a:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800c39c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	f000 80f2 	beq.w	800c588 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800c3a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3a6:	2b01      	cmp	r3, #1
 800c3a8:	d104      	bne.n	800c3b4 <f_write+0xfc>
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	2202      	movs	r2, #2
 800c3ae:	755a      	strb	r2, [r3, #21]
 800c3b0:	2302      	movs	r3, #2
 800c3b2:	e0f2      	b.n	800c59a <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c3b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c3ba:	d104      	bne.n	800c3c6 <f_write+0x10e>
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	2201      	movs	r2, #1
 800c3c0:	755a      	strb	r2, [r3, #21]
 800c3c2:	2301      	movs	r3, #1
 800c3c4:	e0e9      	b.n	800c59a <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c3ca:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	689b      	ldr	r3, [r3, #8]
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	d102      	bne.n	800c3da <f_write+0x122>
 800c3d4:	68fb      	ldr	r3, [r7, #12]
 800c3d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c3d8:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	7d1b      	ldrb	r3, [r3, #20]
 800c3de:	b25b      	sxtb	r3, r3
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	da18      	bge.n	800c416 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c3e4:	693b      	ldr	r3, [r7, #16]
 800c3e6:	7858      	ldrb	r0, [r3, #1]
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	6a1a      	ldr	r2, [r3, #32]
 800c3f2:	2301      	movs	r3, #1
 800c3f4:	f7fe f830 	bl	800a458 <disk_write>
 800c3f8:	4603      	mov	r3, r0
 800c3fa:	2b00      	cmp	r3, #0
 800c3fc:	d004      	beq.n	800c408 <f_write+0x150>
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	2201      	movs	r2, #1
 800c402:	755a      	strb	r2, [r3, #21]
 800c404:	2301      	movs	r3, #1
 800c406:	e0c8      	b.n	800c59a <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	7d1b      	ldrb	r3, [r3, #20]
 800c40c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c410:	b2da      	uxtb	r2, r3
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800c416:	693a      	ldr	r2, [r7, #16]
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	69db      	ldr	r3, [r3, #28]
 800c41c:	4619      	mov	r1, r3
 800c41e:	4610      	mov	r0, r2
 800c420:	f7fe fba4 	bl	800ab6c <clust2sect>
 800c424:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800c426:	697b      	ldr	r3, [r7, #20]
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d104      	bne.n	800c436 <f_write+0x17e>
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	2202      	movs	r2, #2
 800c430:	755a      	strb	r2, [r3, #21]
 800c432:	2302      	movs	r3, #2
 800c434:	e0b1      	b.n	800c59a <f_write+0x2e2>
			sect += csect;
 800c436:	697a      	ldr	r2, [r7, #20]
 800c438:	69bb      	ldr	r3, [r7, #24]
 800c43a:	4413      	add	r3, r2
 800c43c:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	0a5b      	lsrs	r3, r3, #9
 800c442:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800c444:	6a3b      	ldr	r3, [r7, #32]
 800c446:	2b00      	cmp	r3, #0
 800c448:	d03c      	beq.n	800c4c4 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800c44a:	69ba      	ldr	r2, [r7, #24]
 800c44c:	6a3b      	ldr	r3, [r7, #32]
 800c44e:	4413      	add	r3, r2
 800c450:	693a      	ldr	r2, [r7, #16]
 800c452:	8952      	ldrh	r2, [r2, #10]
 800c454:	4293      	cmp	r3, r2
 800c456:	d905      	bls.n	800c464 <f_write+0x1ac>
					cc = fs->csize - csect;
 800c458:	693b      	ldr	r3, [r7, #16]
 800c45a:	895b      	ldrh	r3, [r3, #10]
 800c45c:	461a      	mov	r2, r3
 800c45e:	69bb      	ldr	r3, [r7, #24]
 800c460:	1ad3      	subs	r3, r2, r3
 800c462:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c464:	693b      	ldr	r3, [r7, #16]
 800c466:	7858      	ldrb	r0, [r3, #1]
 800c468:	6a3b      	ldr	r3, [r7, #32]
 800c46a:	697a      	ldr	r2, [r7, #20]
 800c46c:	69f9      	ldr	r1, [r7, #28]
 800c46e:	f7fd fff3 	bl	800a458 <disk_write>
 800c472:	4603      	mov	r3, r0
 800c474:	2b00      	cmp	r3, #0
 800c476:	d004      	beq.n	800c482 <f_write+0x1ca>
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	2201      	movs	r2, #1
 800c47c:	755a      	strb	r2, [r3, #21]
 800c47e:	2301      	movs	r3, #1
 800c480:	e08b      	b.n	800c59a <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	6a1a      	ldr	r2, [r3, #32]
 800c486:	697b      	ldr	r3, [r7, #20]
 800c488:	1ad3      	subs	r3, r2, r3
 800c48a:	6a3a      	ldr	r2, [r7, #32]
 800c48c:	429a      	cmp	r2, r3
 800c48e:	d915      	bls.n	800c4bc <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800c490:	68fb      	ldr	r3, [r7, #12]
 800c492:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	6a1a      	ldr	r2, [r3, #32]
 800c49a:	697b      	ldr	r3, [r7, #20]
 800c49c:	1ad3      	subs	r3, r2, r3
 800c49e:	025b      	lsls	r3, r3, #9
 800c4a0:	69fa      	ldr	r2, [r7, #28]
 800c4a2:	4413      	add	r3, r2
 800c4a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c4a8:	4619      	mov	r1, r3
 800c4aa:	f7fe f895 	bl	800a5d8 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	7d1b      	ldrb	r3, [r3, #20]
 800c4b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c4b6:	b2da      	uxtb	r2, r3
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800c4bc:	6a3b      	ldr	r3, [r7, #32]
 800c4be:	025b      	lsls	r3, r3, #9
 800c4c0:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800c4c2:	e03f      	b.n	800c544 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	6a1b      	ldr	r3, [r3, #32]
 800c4c8:	697a      	ldr	r2, [r7, #20]
 800c4ca:	429a      	cmp	r2, r3
 800c4cc:	d016      	beq.n	800c4fc <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	699a      	ldr	r2, [r3, #24]
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800c4d6:	429a      	cmp	r2, r3
 800c4d8:	d210      	bcs.n	800c4fc <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800c4da:	693b      	ldr	r3, [r7, #16]
 800c4dc:	7858      	ldrb	r0, [r3, #1]
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c4e4:	2301      	movs	r3, #1
 800c4e6:	697a      	ldr	r2, [r7, #20]
 800c4e8:	f7fd ff96 	bl	800a418 <disk_read>
 800c4ec:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d004      	beq.n	800c4fc <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	2201      	movs	r2, #1
 800c4f6:	755a      	strb	r2, [r3, #21]
 800c4f8:	2301      	movs	r3, #1
 800c4fa:	e04e      	b.n	800c59a <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	697a      	ldr	r2, [r7, #20]
 800c500:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	699b      	ldr	r3, [r3, #24]
 800c506:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c50a:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800c50e:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800c510:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	429a      	cmp	r2, r3
 800c516:	d901      	bls.n	800c51c <f_write+0x264>
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	699b      	ldr	r3, [r3, #24]
 800c526:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c52a:	4413      	add	r3, r2
 800c52c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c52e:	69f9      	ldr	r1, [r7, #28]
 800c530:	4618      	mov	r0, r3
 800c532:	f7fe f851 	bl	800a5d8 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	7d1b      	ldrb	r3, [r3, #20]
 800c53a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c53e:	b2da      	uxtb	r2, r3
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800c544:	69fa      	ldr	r2, [r7, #28]
 800c546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c548:	4413      	add	r3, r2
 800c54a:	61fb      	str	r3, [r7, #28]
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	699a      	ldr	r2, [r3, #24]
 800c550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c552:	441a      	add	r2, r3
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	619a      	str	r2, [r3, #24]
 800c558:	68fb      	ldr	r3, [r7, #12]
 800c55a:	68da      	ldr	r2, [r3, #12]
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	699b      	ldr	r3, [r3, #24]
 800c560:	429a      	cmp	r2, r3
 800c562:	bf38      	it	cc
 800c564:	461a      	movcc	r2, r3
 800c566:	68fb      	ldr	r3, [r7, #12]
 800c568:	60da      	str	r2, [r3, #12]
 800c56a:	683b      	ldr	r3, [r7, #0]
 800c56c:	681a      	ldr	r2, [r3, #0]
 800c56e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c570:	441a      	add	r2, r3
 800c572:	683b      	ldr	r3, [r7, #0]
 800c574:	601a      	str	r2, [r3, #0]
 800c576:	687a      	ldr	r2, [r7, #4]
 800c578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c57a:	1ad3      	subs	r3, r2, r3
 800c57c:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	2b00      	cmp	r3, #0
 800c582:	f47f aed4 	bne.w	800c32e <f_write+0x76>
 800c586:	e000      	b.n	800c58a <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800c588:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	7d1b      	ldrb	r3, [r3, #20]
 800c58e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c592:	b2da      	uxtb	r2, r3
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800c598:	2300      	movs	r3, #0
}
 800c59a:	4618      	mov	r0, r3
 800c59c:	3730      	adds	r7, #48	@ 0x30
 800c59e:	46bd      	mov	sp, r7
 800c5a0:	bd80      	pop	{r7, pc}

0800c5a2 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800c5a2:	b580      	push	{r7, lr}
 800c5a4:	b086      	sub	sp, #24
 800c5a6:	af00      	add	r7, sp, #0
 800c5a8:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	f107 0208 	add.w	r2, r7, #8
 800c5b0:	4611      	mov	r1, r2
 800c5b2:	4618      	mov	r0, r3
 800c5b4:	f7ff fc4a 	bl	800be4c <validate>
 800c5b8:	4603      	mov	r3, r0
 800c5ba:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800c5bc:	7dfb      	ldrb	r3, [r7, #23]
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d168      	bne.n	800c694 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	7d1b      	ldrb	r3, [r3, #20]
 800c5c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d062      	beq.n	800c694 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	7d1b      	ldrb	r3, [r3, #20]
 800c5d2:	b25b      	sxtb	r3, r3
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	da15      	bge.n	800c604 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800c5d8:	68bb      	ldr	r3, [r7, #8]
 800c5da:	7858      	ldrb	r0, [r3, #1]
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	6a1a      	ldr	r2, [r3, #32]
 800c5e6:	2301      	movs	r3, #1
 800c5e8:	f7fd ff36 	bl	800a458 <disk_write>
 800c5ec:	4603      	mov	r3, r0
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d001      	beq.n	800c5f6 <f_sync+0x54>
 800c5f2:	2301      	movs	r3, #1
 800c5f4:	e04f      	b.n	800c696 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	7d1b      	ldrb	r3, [r3, #20]
 800c5fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c5fe:	b2da      	uxtb	r2, r3
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800c604:	f7fd fe60 	bl	800a2c8 <get_fattime>
 800c608:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800c60a:	68ba      	ldr	r2, [r7, #8]
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c610:	4619      	mov	r1, r3
 800c612:	4610      	mov	r0, r2
 800c614:	f7fe fa0e 	bl	800aa34 <move_window>
 800c618:	4603      	mov	r3, r0
 800c61a:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800c61c:	7dfb      	ldrb	r3, [r7, #23]
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d138      	bne.n	800c694 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c626:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800c628:	68fb      	ldr	r3, [r7, #12]
 800c62a:	330b      	adds	r3, #11
 800c62c:	781a      	ldrb	r2, [r3, #0]
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	330b      	adds	r3, #11
 800c632:	f042 0220 	orr.w	r2, r2, #32
 800c636:	b2d2      	uxtb	r2, r2
 800c638:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	6818      	ldr	r0, [r3, #0]
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	689b      	ldr	r3, [r3, #8]
 800c642:	461a      	mov	r2, r3
 800c644:	68f9      	ldr	r1, [r7, #12]
 800c646:	f7fe ff18 	bl	800b47a <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	f103 021c 	add.w	r2, r3, #28
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	68db      	ldr	r3, [r3, #12]
 800c654:	4619      	mov	r1, r3
 800c656:	4610      	mov	r0, r2
 800c658:	f7fd ff92 	bl	800a580 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800c65c:	68fb      	ldr	r3, [r7, #12]
 800c65e:	3316      	adds	r3, #22
 800c660:	6939      	ldr	r1, [r7, #16]
 800c662:	4618      	mov	r0, r3
 800c664:	f7fd ff8c 	bl	800a580 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800c668:	68fb      	ldr	r3, [r7, #12]
 800c66a:	3312      	adds	r3, #18
 800c66c:	2100      	movs	r1, #0
 800c66e:	4618      	mov	r0, r3
 800c670:	f7fd ff6b 	bl	800a54a <st_word>
					fs->wflag = 1;
 800c674:	68bb      	ldr	r3, [r7, #8]
 800c676:	2201      	movs	r2, #1
 800c678:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800c67a:	68bb      	ldr	r3, [r7, #8]
 800c67c:	4618      	mov	r0, r3
 800c67e:	f7fe fa07 	bl	800aa90 <sync_fs>
 800c682:	4603      	mov	r3, r0
 800c684:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	7d1b      	ldrb	r3, [r3, #20]
 800c68a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c68e:	b2da      	uxtb	r2, r3
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800c694:	7dfb      	ldrb	r3, [r7, #23]
}
 800c696:	4618      	mov	r0, r3
 800c698:	3718      	adds	r7, #24
 800c69a:	46bd      	mov	sp, r7
 800c69c:	bd80      	pop	{r7, pc}

0800c69e <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800c69e:	b580      	push	{r7, lr}
 800c6a0:	b084      	sub	sp, #16
 800c6a2:	af00      	add	r7, sp, #0
 800c6a4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800c6a6:	6878      	ldr	r0, [r7, #4]
 800c6a8:	f7ff ff7b 	bl	800c5a2 <f_sync>
 800c6ac:	4603      	mov	r3, r0
 800c6ae:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800c6b0:	7bfb      	ldrb	r3, [r7, #15]
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d118      	bne.n	800c6e8 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	f107 0208 	add.w	r2, r7, #8
 800c6bc:	4611      	mov	r1, r2
 800c6be:	4618      	mov	r0, r3
 800c6c0:	f7ff fbc4 	bl	800be4c <validate>
 800c6c4:	4603      	mov	r3, r0
 800c6c6:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800c6c8:	7bfb      	ldrb	r3, [r7, #15]
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d10c      	bne.n	800c6e8 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	691b      	ldr	r3, [r3, #16]
 800c6d2:	4618      	mov	r0, r3
 800c6d4:	f7fe f90a 	bl	800a8ec <dec_lock>
 800c6d8:	4603      	mov	r3, r0
 800c6da:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800c6dc:	7bfb      	ldrb	r3, [r7, #15]
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d102      	bne.n	800c6e8 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	2200      	movs	r2, #0
 800c6e6:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800c6e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6ea:	4618      	mov	r0, r3
 800c6ec:	3710      	adds	r7, #16
 800c6ee:	46bd      	mov	sp, r7
 800c6f0:	bd80      	pop	{r7, pc}

0800c6f2 <f_chdir>:


FRESULT f_chdir (
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800c6f2:	b590      	push	{r4, r7, lr}
 800c6f4:	b091      	sub	sp, #68	@ 0x44
 800c6f6:	af00      	add	r7, sp, #0
 800c6f8:	6078      	str	r0, [r7, #4]
	DIR dj;
	FATFS *fs;
	DEF_NAMBUF

	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 800c6fa:	f107 0108 	add.w	r1, r7, #8
 800c6fe:	1d3b      	adds	r3, r7, #4
 800c700:	2200      	movs	r2, #0
 800c702:	4618      	mov	r0, r3
 800c704:	f7ff f954 	bl	800b9b0 <find_volume>
 800c708:	4603      	mov	r3, r0
 800c70a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) {
 800c70e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c712:	2b00      	cmp	r3, #0
 800c714:	d131      	bne.n	800c77a <f_chdir+0x88>
		dj.obj.fs = fs;
 800c716:	68bb      	ldr	r3, [r7, #8]
 800c718:	60fb      	str	r3, [r7, #12]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the path */
 800c71a:	687a      	ldr	r2, [r7, #4]
 800c71c:	f107 030c 	add.w	r3, r7, #12
 800c720:	4611      	mov	r1, r2
 800c722:	4618      	mov	r0, r3
 800c724:	f7ff f81a 	bl	800b75c <follow_path>
 800c728:	4603      	mov	r3, r0
 800c72a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if (res == FR_OK) {					/* Follow completed */
 800c72e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c732:	2b00      	cmp	r3, #0
 800c734:	d11a      	bne.n	800c76c <f_chdir+0x7a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 800c736:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800c73a:	b25b      	sxtb	r3, r3
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	da03      	bge.n	800c748 <f_chdir+0x56>
				fs->cdir = dj.obj.sclust;	/* It is the start directory itself */
 800c740:	68bb      	ldr	r3, [r7, #8]
 800c742:	697a      	ldr	r2, [r7, #20]
 800c744:	615a      	str	r2, [r3, #20]
 800c746:	e011      	b.n	800c76c <f_chdir+0x7a>
					fs->cdc_size = dj.obj.c_size;
					fs->cdc_ofs = dj.obj.c_ofs;
				}
#endif
			} else {
				if (dj.obj.attr & AM_DIR) {	/* It is a sub-directory */
 800c748:	7cbb      	ldrb	r3, [r7, #18]
 800c74a:	f003 0310 	and.w	r3, r3, #16
 800c74e:	2b00      	cmp	r3, #0
 800c750:	d009      	beq.n	800c766 <f_chdir+0x74>
						fs->cdc_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
						fs->cdc_ofs = dj.blk_ofs;
					} else
#endif
					{
						fs->cdir = ld_clust(fs, dj.dir);					/* Sub-directory cluster */
 800c752:	68bb      	ldr	r3, [r7, #8]
 800c754:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c756:	68bc      	ldr	r4, [r7, #8]
 800c758:	4611      	mov	r1, r2
 800c75a:	4618      	mov	r0, r3
 800c75c:	f7fe fe6e 	bl	800b43c <ld_clust>
 800c760:	4603      	mov	r3, r0
 800c762:	6163      	str	r3, [r4, #20]
 800c764:	e002      	b.n	800c76c <f_chdir+0x7a>
					}
				} else {
					res = FR_NO_PATH;		/* Reached but a file */
 800c766:	2305      	movs	r3, #5
 800c768:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				}
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800c76c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c770:	2b04      	cmp	r3, #4
 800c772:	d102      	bne.n	800c77a <f_chdir+0x88>
 800c774:	2305      	movs	r3, #5
 800c776:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	}

	LEAVE_FF(fs, res);
 800c77a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800c77e:	4618      	mov	r0, r3
 800c780:	3744      	adds	r7, #68	@ 0x44
 800c782:	46bd      	mov	sp, r7
 800c784:	bd90      	pop	{r4, r7, pc}

0800c786 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800c786:	b580      	push	{r7, lr}
 800c788:	b090      	sub	sp, #64	@ 0x40
 800c78a:	af00      	add	r7, sp, #0
 800c78c:	6078      	str	r0, [r7, #4]
 800c78e:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	f107 0208 	add.w	r2, r7, #8
 800c796:	4611      	mov	r1, r2
 800c798:	4618      	mov	r0, r3
 800c79a:	f7ff fb57 	bl	800be4c <validate>
 800c79e:	4603      	mov	r3, r0
 800c7a0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800c7a4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d103      	bne.n	800c7b4 <f_lseek+0x2e>
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	7d5b      	ldrb	r3, [r3, #21]
 800c7b0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800c7b4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d002      	beq.n	800c7c2 <f_lseek+0x3c>
 800c7bc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c7c0:	e1e6      	b.n	800cb90 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	f000 80d1 	beq.w	800c96e <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800c7cc:	683b      	ldr	r3, [r7, #0]
 800c7ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7d2:	d15a      	bne.n	800c88a <f_lseek+0x104>
			tbl = fp->cltbl;
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c7d8:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800c7da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7dc:	1d1a      	adds	r2, r3, #4
 800c7de:	627a      	str	r2, [r7, #36]	@ 0x24
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	617b      	str	r3, [r7, #20]
 800c7e4:	2302      	movs	r3, #2
 800c7e6:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	689b      	ldr	r3, [r3, #8]
 800c7ec:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 800c7ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d03a      	beq.n	800c86a <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800c7f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7f6:	613b      	str	r3, [r7, #16]
 800c7f8:	2300      	movs	r3, #0
 800c7fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c7fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7fe:	3302      	adds	r3, #2
 800c800:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 800c802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c804:	60fb      	str	r3, [r7, #12]
 800c806:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c808:	3301      	adds	r3, #1
 800c80a:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c810:	4618      	mov	r0, r3
 800c812:	f7fe f9ca 	bl	800abaa <get_fat>
 800c816:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800c818:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c81a:	2b01      	cmp	r3, #1
 800c81c:	d804      	bhi.n	800c828 <f_lseek+0xa2>
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	2202      	movs	r2, #2
 800c822:	755a      	strb	r2, [r3, #21]
 800c824:	2302      	movs	r3, #2
 800c826:	e1b3      	b.n	800cb90 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c82a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c82e:	d104      	bne.n	800c83a <f_lseek+0xb4>
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	2201      	movs	r2, #1
 800c834:	755a      	strb	r2, [r3, #21]
 800c836:	2301      	movs	r3, #1
 800c838:	e1aa      	b.n	800cb90 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	3301      	adds	r3, #1
 800c83e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c840:	429a      	cmp	r2, r3
 800c842:	d0de      	beq.n	800c802 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800c844:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c846:	697b      	ldr	r3, [r7, #20]
 800c848:	429a      	cmp	r2, r3
 800c84a:	d809      	bhi.n	800c860 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800c84c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c84e:	1d1a      	adds	r2, r3, #4
 800c850:	627a      	str	r2, [r7, #36]	@ 0x24
 800c852:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c854:	601a      	str	r2, [r3, #0]
 800c856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c858:	1d1a      	adds	r2, r3, #4
 800c85a:	627a      	str	r2, [r7, #36]	@ 0x24
 800c85c:	693a      	ldr	r2, [r7, #16]
 800c85e:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800c860:	68bb      	ldr	r3, [r7, #8]
 800c862:	699b      	ldr	r3, [r3, #24]
 800c864:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c866:	429a      	cmp	r2, r3
 800c868:	d3c4      	bcc.n	800c7f4 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c86e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c870:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800c872:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c874:	697b      	ldr	r3, [r7, #20]
 800c876:	429a      	cmp	r2, r3
 800c878:	d803      	bhi.n	800c882 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800c87a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c87c:	2200      	movs	r2, #0
 800c87e:	601a      	str	r2, [r3, #0]
 800c880:	e184      	b.n	800cb8c <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800c882:	2311      	movs	r3, #17
 800c884:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800c888:	e180      	b.n	800cb8c <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	68db      	ldr	r3, [r3, #12]
 800c88e:	683a      	ldr	r2, [r7, #0]
 800c890:	429a      	cmp	r2, r3
 800c892:	d902      	bls.n	800c89a <f_lseek+0x114>
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	68db      	ldr	r3, [r3, #12]
 800c898:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	683a      	ldr	r2, [r7, #0]
 800c89e:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800c8a0:	683b      	ldr	r3, [r7, #0]
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	f000 8172 	beq.w	800cb8c <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 800c8a8:	683b      	ldr	r3, [r7, #0]
 800c8aa:	3b01      	subs	r3, #1
 800c8ac:	4619      	mov	r1, r3
 800c8ae:	6878      	ldr	r0, [r7, #4]
 800c8b0:	f7fe fc09 	bl	800b0c6 <clmt_clust>
 800c8b4:	4602      	mov	r2, r0
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800c8ba:	68ba      	ldr	r2, [r7, #8]
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	69db      	ldr	r3, [r3, #28]
 800c8c0:	4619      	mov	r1, r3
 800c8c2:	4610      	mov	r0, r2
 800c8c4:	f7fe f952 	bl	800ab6c <clust2sect>
 800c8c8:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800c8ca:	69bb      	ldr	r3, [r7, #24]
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	d104      	bne.n	800c8da <f_lseek+0x154>
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	2202      	movs	r2, #2
 800c8d4:	755a      	strb	r2, [r3, #21]
 800c8d6:	2302      	movs	r3, #2
 800c8d8:	e15a      	b.n	800cb90 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800c8da:	683b      	ldr	r3, [r7, #0]
 800c8dc:	3b01      	subs	r3, #1
 800c8de:	0a5b      	lsrs	r3, r3, #9
 800c8e0:	68ba      	ldr	r2, [r7, #8]
 800c8e2:	8952      	ldrh	r2, [r2, #10]
 800c8e4:	3a01      	subs	r2, #1
 800c8e6:	4013      	ands	r3, r2
 800c8e8:	69ba      	ldr	r2, [r7, #24]
 800c8ea:	4413      	add	r3, r2
 800c8ec:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	699b      	ldr	r3, [r3, #24]
 800c8f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	f000 8148 	beq.w	800cb8c <f_lseek+0x406>
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	6a1b      	ldr	r3, [r3, #32]
 800c900:	69ba      	ldr	r2, [r7, #24]
 800c902:	429a      	cmp	r2, r3
 800c904:	f000 8142 	beq.w	800cb8c <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	7d1b      	ldrb	r3, [r3, #20]
 800c90c:	b25b      	sxtb	r3, r3
 800c90e:	2b00      	cmp	r3, #0
 800c910:	da18      	bge.n	800c944 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c912:	68bb      	ldr	r3, [r7, #8]
 800c914:	7858      	ldrb	r0, [r3, #1]
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	6a1a      	ldr	r2, [r3, #32]
 800c920:	2301      	movs	r3, #1
 800c922:	f7fd fd99 	bl	800a458 <disk_write>
 800c926:	4603      	mov	r3, r0
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d004      	beq.n	800c936 <f_lseek+0x1b0>
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	2201      	movs	r2, #1
 800c930:	755a      	strb	r2, [r3, #21]
 800c932:	2301      	movs	r3, #1
 800c934:	e12c      	b.n	800cb90 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	7d1b      	ldrb	r3, [r3, #20]
 800c93a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c93e:	b2da      	uxtb	r2, r3
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800c944:	68bb      	ldr	r3, [r7, #8]
 800c946:	7858      	ldrb	r0, [r3, #1]
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c94e:	2301      	movs	r3, #1
 800c950:	69ba      	ldr	r2, [r7, #24]
 800c952:	f7fd fd61 	bl	800a418 <disk_read>
 800c956:	4603      	mov	r3, r0
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d004      	beq.n	800c966 <f_lseek+0x1e0>
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	2201      	movs	r2, #1
 800c960:	755a      	strb	r2, [r3, #21]
 800c962:	2301      	movs	r3, #1
 800c964:	e114      	b.n	800cb90 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	69ba      	ldr	r2, [r7, #24]
 800c96a:	621a      	str	r2, [r3, #32]
 800c96c:	e10e      	b.n	800cb8c <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	68db      	ldr	r3, [r3, #12]
 800c972:	683a      	ldr	r2, [r7, #0]
 800c974:	429a      	cmp	r2, r3
 800c976:	d908      	bls.n	800c98a <f_lseek+0x204>
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	7d1b      	ldrb	r3, [r3, #20]
 800c97c:	f003 0302 	and.w	r3, r3, #2
 800c980:	2b00      	cmp	r3, #0
 800c982:	d102      	bne.n	800c98a <f_lseek+0x204>
			ofs = fp->obj.objsize;
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	68db      	ldr	r3, [r3, #12]
 800c988:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	699b      	ldr	r3, [r3, #24]
 800c98e:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800c990:	2300      	movs	r3, #0
 800c992:	637b      	str	r3, [r7, #52]	@ 0x34
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c998:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800c99a:	683b      	ldr	r3, [r7, #0]
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	f000 80a7 	beq.w	800caf0 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800c9a2:	68bb      	ldr	r3, [r7, #8]
 800c9a4:	895b      	ldrh	r3, [r3, #10]
 800c9a6:	025b      	lsls	r3, r3, #9
 800c9a8:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800c9aa:	6a3b      	ldr	r3, [r7, #32]
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d01b      	beq.n	800c9e8 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800c9b0:	683b      	ldr	r3, [r7, #0]
 800c9b2:	1e5a      	subs	r2, r3, #1
 800c9b4:	69fb      	ldr	r3, [r7, #28]
 800c9b6:	fbb2 f2f3 	udiv	r2, r2, r3
 800c9ba:	6a3b      	ldr	r3, [r7, #32]
 800c9bc:	1e59      	subs	r1, r3, #1
 800c9be:	69fb      	ldr	r3, [r7, #28]
 800c9c0:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800c9c4:	429a      	cmp	r2, r3
 800c9c6:	d30f      	bcc.n	800c9e8 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800c9c8:	6a3b      	ldr	r3, [r7, #32]
 800c9ca:	1e5a      	subs	r2, r3, #1
 800c9cc:	69fb      	ldr	r3, [r7, #28]
 800c9ce:	425b      	negs	r3, r3
 800c9d0:	401a      	ands	r2, r3
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	699b      	ldr	r3, [r3, #24]
 800c9da:	683a      	ldr	r2, [r7, #0]
 800c9dc:	1ad3      	subs	r3, r2, r3
 800c9de:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	69db      	ldr	r3, [r3, #28]
 800c9e4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c9e6:	e022      	b.n	800ca2e <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	689b      	ldr	r3, [r3, #8]
 800c9ec:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800c9ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	d119      	bne.n	800ca28 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	2100      	movs	r1, #0
 800c9f8:	4618      	mov	r0, r3
 800c9fa:	f7fe facc 	bl	800af96 <create_chain>
 800c9fe:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800ca00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca02:	2b01      	cmp	r3, #1
 800ca04:	d104      	bne.n	800ca10 <f_lseek+0x28a>
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	2202      	movs	r2, #2
 800ca0a:	755a      	strb	r2, [r3, #21]
 800ca0c:	2302      	movs	r3, #2
 800ca0e:	e0bf      	b.n	800cb90 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ca10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca12:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca16:	d104      	bne.n	800ca22 <f_lseek+0x29c>
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	2201      	movs	r2, #1
 800ca1c:	755a      	strb	r2, [r3, #21]
 800ca1e:	2301      	movs	r3, #1
 800ca20:	e0b6      	b.n	800cb90 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ca26:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ca2c:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800ca2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d05d      	beq.n	800caf0 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800ca34:	e03a      	b.n	800caac <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800ca36:	683a      	ldr	r2, [r7, #0]
 800ca38:	69fb      	ldr	r3, [r7, #28]
 800ca3a:	1ad3      	subs	r3, r2, r3
 800ca3c:	603b      	str	r3, [r7, #0]
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	699a      	ldr	r2, [r3, #24]
 800ca42:	69fb      	ldr	r3, [r7, #28]
 800ca44:	441a      	add	r2, r3
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	7d1b      	ldrb	r3, [r3, #20]
 800ca4e:	f003 0302 	and.w	r3, r3, #2
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	d00b      	beq.n	800ca6e <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800ca5a:	4618      	mov	r0, r3
 800ca5c:	f7fe fa9b 	bl	800af96 <create_chain>
 800ca60:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800ca62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d108      	bne.n	800ca7a <f_lseek+0x2f4>
							ofs = 0; break;
 800ca68:	2300      	movs	r3, #0
 800ca6a:	603b      	str	r3, [r7, #0]
 800ca6c:	e022      	b.n	800cab4 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800ca72:	4618      	mov	r0, r3
 800ca74:	f7fe f899 	bl	800abaa <get_fat>
 800ca78:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ca7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca80:	d104      	bne.n	800ca8c <f_lseek+0x306>
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	2201      	movs	r2, #1
 800ca86:	755a      	strb	r2, [r3, #21]
 800ca88:	2301      	movs	r3, #1
 800ca8a:	e081      	b.n	800cb90 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800ca8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca8e:	2b01      	cmp	r3, #1
 800ca90:	d904      	bls.n	800ca9c <f_lseek+0x316>
 800ca92:	68bb      	ldr	r3, [r7, #8]
 800ca94:	699b      	ldr	r3, [r3, #24]
 800ca96:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ca98:	429a      	cmp	r2, r3
 800ca9a:	d304      	bcc.n	800caa6 <f_lseek+0x320>
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	2202      	movs	r2, #2
 800caa0:	755a      	strb	r2, [r3, #21]
 800caa2:	2302      	movs	r3, #2
 800caa4:	e074      	b.n	800cb90 <f_lseek+0x40a>
					fp->clust = clst;
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800caaa:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800caac:	683a      	ldr	r2, [r7, #0]
 800caae:	69fb      	ldr	r3, [r7, #28]
 800cab0:	429a      	cmp	r2, r3
 800cab2:	d8c0      	bhi.n	800ca36 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	699a      	ldr	r2, [r3, #24]
 800cab8:	683b      	ldr	r3, [r7, #0]
 800caba:	441a      	add	r2, r3
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800cac0:	683b      	ldr	r3, [r7, #0]
 800cac2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cac6:	2b00      	cmp	r3, #0
 800cac8:	d012      	beq.n	800caf0 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800caca:	68bb      	ldr	r3, [r7, #8]
 800cacc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800cace:	4618      	mov	r0, r3
 800cad0:	f7fe f84c 	bl	800ab6c <clust2sect>
 800cad4:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800cad6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cad8:	2b00      	cmp	r3, #0
 800cada:	d104      	bne.n	800cae6 <f_lseek+0x360>
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	2202      	movs	r2, #2
 800cae0:	755a      	strb	r2, [r3, #21]
 800cae2:	2302      	movs	r3, #2
 800cae4:	e054      	b.n	800cb90 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800cae6:	683b      	ldr	r3, [r7, #0]
 800cae8:	0a5b      	lsrs	r3, r3, #9
 800caea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800caec:	4413      	add	r3, r2
 800caee:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	699a      	ldr	r2, [r3, #24]
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	68db      	ldr	r3, [r3, #12]
 800caf8:	429a      	cmp	r2, r3
 800cafa:	d90a      	bls.n	800cb12 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	699a      	ldr	r2, [r3, #24]
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	7d1b      	ldrb	r3, [r3, #20]
 800cb08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cb0c:	b2da      	uxtb	r2, r3
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	699b      	ldr	r3, [r3, #24]
 800cb16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	d036      	beq.n	800cb8c <f_lseek+0x406>
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	6a1b      	ldr	r3, [r3, #32]
 800cb22:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cb24:	429a      	cmp	r2, r3
 800cb26:	d031      	beq.n	800cb8c <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	7d1b      	ldrb	r3, [r3, #20]
 800cb2c:	b25b      	sxtb	r3, r3
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	da18      	bge.n	800cb64 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800cb32:	68bb      	ldr	r3, [r7, #8]
 800cb34:	7858      	ldrb	r0, [r3, #1]
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	6a1a      	ldr	r2, [r3, #32]
 800cb40:	2301      	movs	r3, #1
 800cb42:	f7fd fc89 	bl	800a458 <disk_write>
 800cb46:	4603      	mov	r3, r0
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d004      	beq.n	800cb56 <f_lseek+0x3d0>
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	2201      	movs	r2, #1
 800cb50:	755a      	strb	r2, [r3, #21]
 800cb52:	2301      	movs	r3, #1
 800cb54:	e01c      	b.n	800cb90 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	7d1b      	ldrb	r3, [r3, #20]
 800cb5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cb5e:	b2da      	uxtb	r2, r3
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800cb64:	68bb      	ldr	r3, [r7, #8]
 800cb66:	7858      	ldrb	r0, [r3, #1]
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cb6e:	2301      	movs	r3, #1
 800cb70:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cb72:	f7fd fc51 	bl	800a418 <disk_read>
 800cb76:	4603      	mov	r3, r0
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d004      	beq.n	800cb86 <f_lseek+0x400>
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	2201      	movs	r2, #1
 800cb80:	755a      	strb	r2, [r3, #21]
 800cb82:	2301      	movs	r3, #1
 800cb84:	e004      	b.n	800cb90 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cb8a:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800cb8c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800cb90:	4618      	mov	r0, r3
 800cb92:	3740      	adds	r7, #64	@ 0x40
 800cb94:	46bd      	mov	sp, r7
 800cb96:	bd80      	pop	{r7, pc}

0800cb98 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 800cb98:	b580      	push	{r7, lr}
 800cb9a:	b096      	sub	sp, #88	@ 0x58
 800cb9c:	af00      	add	r7, sp, #0
 800cb9e:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 800cba0:	f107 0108 	add.w	r1, r7, #8
 800cba4:	1d3b      	adds	r3, r7, #4
 800cba6:	2202      	movs	r2, #2
 800cba8:	4618      	mov	r0, r3
 800cbaa:	f7fe ff01 	bl	800b9b0 <find_volume>
 800cbae:	4603      	mov	r3, r0
 800cbb0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	dj.obj.fs = fs;
 800cbb4:	68bb      	ldr	r3, [r7, #8]
 800cbb6:	60fb      	str	r3, [r7, #12]
	if (res == FR_OK) {
 800cbb8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	f040 80f9 	bne.w	800cdb4 <f_mkdir+0x21c>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 800cbc2:	687a      	ldr	r2, [r7, #4]
 800cbc4:	f107 030c 	add.w	r3, r7, #12
 800cbc8:	4611      	mov	r1, r2
 800cbca:	4618      	mov	r0, r3
 800cbcc:	f7fe fdc6 	bl	800b75c <follow_path>
 800cbd0:	4603      	mov	r3, r0
 800cbd2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 800cbd6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d102      	bne.n	800cbe4 <f_mkdir+0x4c>
 800cbde:	2308      	movs	r3, #8
 800cbe0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
 800cbe4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cbe8:	2b04      	cmp	r3, #4
 800cbea:	d108      	bne.n	800cbfe <f_mkdir+0x66>
 800cbec:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800cbf0:	f003 0320 	and.w	r3, r3, #32
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d002      	beq.n	800cbfe <f_mkdir+0x66>
			res = FR_INVALID_NAME;
 800cbf8:	2306      	movs	r3, #6
 800cbfa:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 800cbfe:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cc02:	2b04      	cmp	r3, #4
 800cc04:	f040 80d6 	bne.w	800cdb4 <f_mkdir+0x21c>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 800cc08:	f107 030c 	add.w	r3, r7, #12
 800cc0c:	2100      	movs	r1, #0
 800cc0e:	4618      	mov	r0, r3
 800cc10:	f7fe f9c1 	bl	800af96 <create_chain>
 800cc14:	6478      	str	r0, [r7, #68]	@ 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 800cc16:	68bb      	ldr	r3, [r7, #8]
 800cc18:	895b      	ldrh	r3, [r3, #10]
 800cc1a:	025b      	lsls	r3, r3, #9
 800cc1c:	61bb      	str	r3, [r7, #24]
			res = FR_OK;
 800cc1e:	2300      	movs	r3, #0
 800cc20:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 800cc24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d102      	bne.n	800cc30 <f_mkdir+0x98>
 800cc2a:	2307      	movs	r3, #7
 800cc2c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (dcl == 1) res = FR_INT_ERR;
 800cc30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cc32:	2b01      	cmp	r3, #1
 800cc34:	d102      	bne.n	800cc3c <f_mkdir+0xa4>
 800cc36:	2302      	movs	r3, #2
 800cc38:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 800cc3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cc3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc42:	d102      	bne.n	800cc4a <f_mkdir+0xb2>
 800cc44:	2301      	movs	r3, #1
 800cc46:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 800cc4a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d106      	bne.n	800cc60 <f_mkdir+0xc8>
 800cc52:	68bb      	ldr	r3, [r7, #8]
 800cc54:	4618      	mov	r0, r3
 800cc56:	f7fd fea9 	bl	800a9ac <sync_window>
 800cc5a:	4603      	mov	r3, r0
 800cc5c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			tm = GET_FATTIME();
 800cc60:	f7fd fb32 	bl	800a2c8 <get_fattime>
 800cc64:	6438      	str	r0, [r7, #64]	@ 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 800cc66:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d16a      	bne.n	800cd44 <f_mkdir+0x1ac>
				dsc = clust2sect(fs, dcl);
 800cc6e:	68bb      	ldr	r3, [r7, #8]
 800cc70:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800cc72:	4618      	mov	r0, r3
 800cc74:	f7fd ff7a 	bl	800ab6c <clust2sect>
 800cc78:	64f8      	str	r0, [r7, #76]	@ 0x4c
				dir = fs->win;
 800cc7a:	68bb      	ldr	r3, [r7, #8]
 800cc7c:	3334      	adds	r3, #52	@ 0x34
 800cc7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
				mem_set(dir, 0, SS(fs));
 800cc80:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cc84:	2100      	movs	r1, #0
 800cc86:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800cc88:	f7fd fcc7 	bl	800a61a <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 800cc8c:	220b      	movs	r2, #11
 800cc8e:	2120      	movs	r1, #32
 800cc90:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800cc92:	f7fd fcc2 	bl	800a61a <mem_set>
					dir[DIR_Name] = '.';
 800cc96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc98:	222e      	movs	r2, #46	@ 0x2e
 800cc9a:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 800cc9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc9e:	330b      	adds	r3, #11
 800cca0:	2210      	movs	r2, #16
 800cca2:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 800cca4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cca6:	3316      	adds	r3, #22
 800cca8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ccaa:	4618      	mov	r0, r3
 800ccac:	f7fd fc68 	bl	800a580 <st_dword>
					st_clust(fs, dir, dcl);
 800ccb0:	68bb      	ldr	r3, [r7, #8]
 800ccb2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ccb4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ccb6:	4618      	mov	r0, r3
 800ccb8:	f7fe fbdf 	bl	800b47a <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 800ccbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ccbe:	3320      	adds	r3, #32
 800ccc0:	2220      	movs	r2, #32
 800ccc2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ccc4:	4618      	mov	r0, r3
 800ccc6:	f7fd fc87 	bl	800a5d8 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 800ccca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cccc:	3321      	adds	r3, #33	@ 0x21
 800ccce:	222e      	movs	r2, #46	@ 0x2e
 800ccd0:	701a      	strb	r2, [r3, #0]
 800ccd2:	697b      	ldr	r3, [r7, #20]
 800ccd4:	64bb      	str	r3, [r7, #72]	@ 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 800ccd6:	68bb      	ldr	r3, [r7, #8]
 800ccd8:	781b      	ldrb	r3, [r3, #0]
 800ccda:	2b03      	cmp	r3, #3
 800ccdc:	d106      	bne.n	800ccec <f_mkdir+0x154>
 800ccde:	68bb      	ldr	r3, [r7, #8]
 800cce0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cce2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cce4:	429a      	cmp	r2, r3
 800cce6:	d101      	bne.n	800ccec <f_mkdir+0x154>
 800cce8:	2300      	movs	r3, #0
 800ccea:	64bb      	str	r3, [r7, #72]	@ 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 800ccec:	68b8      	ldr	r0, [r7, #8]
 800ccee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ccf0:	3320      	adds	r3, #32
 800ccf2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ccf4:	4619      	mov	r1, r3
 800ccf6:	f7fe fbc0 	bl	800b47a <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 800ccfa:	68bb      	ldr	r3, [r7, #8]
 800ccfc:	895b      	ldrh	r3, [r3, #10]
 800ccfe:	653b      	str	r3, [r7, #80]	@ 0x50
 800cd00:	e01b      	b.n	800cd3a <f_mkdir+0x1a2>
					fs->winsect = dsc++;
 800cd02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cd04:	1c5a      	adds	r2, r3, #1
 800cd06:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800cd08:	68ba      	ldr	r2, [r7, #8]
 800cd0a:	6313      	str	r3, [r2, #48]	@ 0x30
					fs->wflag = 1;
 800cd0c:	68bb      	ldr	r3, [r7, #8]
 800cd0e:	2201      	movs	r2, #1
 800cd10:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 800cd12:	68bb      	ldr	r3, [r7, #8]
 800cd14:	4618      	mov	r0, r3
 800cd16:	f7fd fe49 	bl	800a9ac <sync_window>
 800cd1a:	4603      	mov	r3, r0
 800cd1c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					if (res != FR_OK) break;
 800cd20:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d10c      	bne.n	800cd42 <f_mkdir+0x1aa>
					mem_set(dir, 0, SS(fs));
 800cd28:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cd2c:	2100      	movs	r1, #0
 800cd2e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800cd30:	f7fd fc73 	bl	800a61a <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 800cd34:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cd36:	3b01      	subs	r3, #1
 800cd38:	653b      	str	r3, [r7, #80]	@ 0x50
 800cd3a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cd3c:	2b00      	cmp	r3, #0
 800cd3e:	d1e0      	bne.n	800cd02 <f_mkdir+0x16a>
 800cd40:	e000      	b.n	800cd44 <f_mkdir+0x1ac>
					if (res != FR_OK) break;
 800cd42:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 800cd44:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d107      	bne.n	800cd5c <f_mkdir+0x1c4>
				res = dir_register(&dj);	/* Register the object to the directoy */
 800cd4c:	f107 030c 	add.w	r3, r7, #12
 800cd50:	4618      	mov	r0, r3
 800cd52:	f7fe fc07 	bl	800b564 <dir_register>
 800cd56:	4603      	mov	r3, r0
 800cd58:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			}
			if (res == FR_OK) {
 800cd5c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d120      	bne.n	800cda6 <f_mkdir+0x20e>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 800cd64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd66:	63fb      	str	r3, [r7, #60]	@ 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 800cd68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd6a:	3316      	adds	r3, #22
 800cd6c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cd6e:	4618      	mov	r0, r3
 800cd70:	f7fd fc06 	bl	800a580 <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 800cd74:	68bb      	ldr	r3, [r7, #8]
 800cd76:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cd78:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800cd7a:	4618      	mov	r0, r3
 800cd7c:	f7fe fb7d 	bl	800b47a <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 800cd80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd82:	330b      	adds	r3, #11
 800cd84:	2210      	movs	r2, #16
 800cd86:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 800cd88:	68bb      	ldr	r3, [r7, #8]
 800cd8a:	2201      	movs	r2, #1
 800cd8c:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 800cd8e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	d10e      	bne.n	800cdb4 <f_mkdir+0x21c>
					res = sync_fs(fs);
 800cd96:	68bb      	ldr	r3, [r7, #8]
 800cd98:	4618      	mov	r0, r3
 800cd9a:	f7fd fe79 	bl	800aa90 <sync_fs>
 800cd9e:	4603      	mov	r3, r0
 800cda0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 800cda4:	e006      	b.n	800cdb4 <f_mkdir+0x21c>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 800cda6:	f107 030c 	add.w	r3, r7, #12
 800cdaa:	2200      	movs	r2, #0
 800cdac:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800cdae:	4618      	mov	r0, r3
 800cdb0:	f7fe f88c 	bl	800aecc <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 800cdb4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
}
 800cdb8:	4618      	mov	r0, r3
 800cdba:	3758      	adds	r7, #88	@ 0x58
 800cdbc:	46bd      	mov	sp, r7
 800cdbe:	bd80      	pop	{r7, pc}

0800cdc0 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 800cdc0:	b580      	push	{r7, lr}
 800cdc2:	b084      	sub	sp, #16
 800cdc4:	af00      	add	r7, sp, #0
 800cdc6:	6078      	str	r0, [r7, #4]
 800cdc8:	460b      	mov	r3, r1
 800cdca:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 800cdcc:	78fb      	ldrb	r3, [r7, #3]
 800cdce:	2b0a      	cmp	r3, #10
 800cdd0:	d103      	bne.n	800cdda <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 800cdd2:	210d      	movs	r1, #13
 800cdd4:	6878      	ldr	r0, [r7, #4]
 800cdd6:	f7ff fff3 	bl	800cdc0 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	685b      	ldr	r3, [r3, #4]
 800cdde:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800cde0:	68fb      	ldr	r3, [r7, #12]
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	db25      	blt.n	800ce32 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	1c5a      	adds	r2, r3, #1
 800cdea:	60fa      	str	r2, [r7, #12]
 800cdec:	687a      	ldr	r2, [r7, #4]
 800cdee:	4413      	add	r3, r2
 800cdf0:	78fa      	ldrb	r2, [r7, #3]
 800cdf2:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	2b3c      	cmp	r3, #60	@ 0x3c
 800cdf8:	dd12      	ble.n	800ce20 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	6818      	ldr	r0, [r3, #0]
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	f103 010c 	add.w	r1, r3, #12
 800ce04:	68fa      	ldr	r2, [r7, #12]
 800ce06:	f107 0308 	add.w	r3, r7, #8
 800ce0a:	f7ff fa55 	bl	800c2b8 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800ce0e:	68ba      	ldr	r2, [r7, #8]
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	429a      	cmp	r2, r3
 800ce14:	d101      	bne.n	800ce1a <putc_bfd+0x5a>
 800ce16:	2300      	movs	r3, #0
 800ce18:	e001      	b.n	800ce1e <putc_bfd+0x5e>
 800ce1a:	f04f 33ff 	mov.w	r3, #4294967295
 800ce1e:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	68fa      	ldr	r2, [r7, #12]
 800ce24:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	689b      	ldr	r3, [r3, #8]
 800ce2a:	1c5a      	adds	r2, r3, #1
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	609a      	str	r2, [r3, #8]
 800ce30:	e000      	b.n	800ce34 <putc_bfd+0x74>
	if (i < 0) return;
 800ce32:	bf00      	nop
}
 800ce34:	3710      	adds	r7, #16
 800ce36:	46bd      	mov	sp, r7
 800ce38:	bd80      	pop	{r7, pc}

0800ce3a <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 800ce3a:	b580      	push	{r7, lr}
 800ce3c:	b084      	sub	sp, #16
 800ce3e:	af00      	add	r7, sp, #0
 800ce40:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	685b      	ldr	r3, [r3, #4]
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	db16      	blt.n	800ce78 <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	6818      	ldr	r0, [r3, #0]
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	f103 010c 	add.w	r1, r3, #12
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	685b      	ldr	r3, [r3, #4]
 800ce58:	461a      	mov	r2, r3
 800ce5a:	f107 030c 	add.w	r3, r7, #12
 800ce5e:	f7ff fa2b 	bl	800c2b8 <f_write>
 800ce62:	4603      	mov	r3, r0
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	d107      	bne.n	800ce78 <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	685b      	ldr	r3, [r3, #4]
 800ce6c:	68fa      	ldr	r2, [r7, #12]
 800ce6e:	4293      	cmp	r3, r2
 800ce70:	d102      	bne.n	800ce78 <putc_flush+0x3e>
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	689b      	ldr	r3, [r3, #8]
 800ce76:	e001      	b.n	800ce7c <putc_flush+0x42>
	return EOF;
 800ce78:	f04f 33ff 	mov.w	r3, #4294967295
}
 800ce7c:	4618      	mov	r0, r3
 800ce7e:	3710      	adds	r7, #16
 800ce80:	46bd      	mov	sp, r7
 800ce82:	bd80      	pop	{r7, pc}

0800ce84 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 800ce84:	b480      	push	{r7}
 800ce86:	b083      	sub	sp, #12
 800ce88:	af00      	add	r7, sp, #0
 800ce8a:	6078      	str	r0, [r7, #4]
 800ce8c:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	683a      	ldr	r2, [r7, #0]
 800ce92:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	2200      	movs	r2, #0
 800ce98:	605a      	str	r2, [r3, #4]
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	685a      	ldr	r2, [r3, #4]
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	609a      	str	r2, [r3, #8]
}
 800cea2:	bf00      	nop
 800cea4:	370c      	adds	r7, #12
 800cea6:	46bd      	mov	sp, r7
 800cea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceac:	4770      	bx	lr
	...

0800ceb0 <f_printf>:
int f_printf (
	FIL* fp,			/* Pointer to the file object */
	const TCHAR* fmt,	/* Pointer to the format string */
	...					/* Optional arguments... */
)
{
 800ceb0:	b40e      	push	{r1, r2, r3}
 800ceb2:	b580      	push	{r7, lr}
 800ceb4:	b0a7      	sub	sp, #156	@ 0x9c
 800ceb6:	af00      	add	r7, sp, #0
 800ceb8:	6078      	str	r0, [r7, #4]
	UINT i, j, w;
	DWORD v;
	TCHAR c, d, str[32], *p;


	putc_init(&pb, fp);
 800ceba:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800cebe:	6879      	ldr	r1, [r7, #4]
 800cec0:	4618      	mov	r0, r3
 800cec2:	f7ff ffdf 	bl	800ce84 <putc_init>

	va_start(arp, fmt);
 800cec6:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 800ceca:	67bb      	str	r3, [r7, #120]	@ 0x78

	for (;;) {
		c = *fmt++;
 800cecc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ced0:	1c5a      	adds	r2, r3, #1
 800ced2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800ced6:	781b      	ldrb	r3, [r3, #0]
 800ced8:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
		if (c == 0) break;			/* End of string */
 800cedc:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	f000 81f2 	beq.w	800d2ca <f_printf+0x41a>
		if (c != '%') {				/* Non escape character */
 800cee6:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800ceea:	2b25      	cmp	r3, #37	@ 0x25
 800ceec:	d008      	beq.n	800cf00 <f_printf+0x50>
			putc_bfd(&pb, c);
 800ceee:	f897 2083 	ldrb.w	r2, [r7, #131]	@ 0x83
 800cef2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800cef6:	4611      	mov	r1, r2
 800cef8:	4618      	mov	r0, r3
 800cefa:	f7ff ff61 	bl	800cdc0 <putc_bfd>
			continue;
 800cefe:	e1e3      	b.n	800d2c8 <f_printf+0x418>
		}
		w = f = 0;
 800cf00:	2300      	movs	r3, #0
 800cf02:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
 800cf06:	2300      	movs	r3, #0
 800cf08:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
		c = *fmt++;
 800cf0c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800cf10:	1c5a      	adds	r2, r3, #1
 800cf12:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800cf16:	781b      	ldrb	r3, [r3, #0]
 800cf18:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
		if (c == '0') {				/* Flag: '0' padding */
 800cf1c:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800cf20:	2b30      	cmp	r3, #48	@ 0x30
 800cf22:	d10b      	bne.n	800cf3c <f_printf+0x8c>
			f = 1; c = *fmt++;
 800cf24:	2301      	movs	r3, #1
 800cf26:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
 800cf2a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800cf2e:	1c5a      	adds	r2, r3, #1
 800cf30:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800cf34:	781b      	ldrb	r3, [r3, #0]
 800cf36:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
 800cf3a:	e024      	b.n	800cf86 <f_printf+0xd6>
		} else {
			if (c == '-') {			/* Flag: left justified */
 800cf3c:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800cf40:	2b2d      	cmp	r3, #45	@ 0x2d
 800cf42:	d120      	bne.n	800cf86 <f_printf+0xd6>
				f = 2; c = *fmt++;
 800cf44:	2302      	movs	r3, #2
 800cf46:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
 800cf4a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800cf4e:	1c5a      	adds	r2, r3, #1
 800cf50:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800cf54:	781b      	ldrb	r3, [r3, #0]
 800cf56:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
			}
		}
		while (IsDigit(c)) {		/* Precision */
 800cf5a:	e014      	b.n	800cf86 <f_printf+0xd6>
			w = w * 10 + c - '0';
 800cf5c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800cf60:	4613      	mov	r3, r2
 800cf62:	009b      	lsls	r3, r3, #2
 800cf64:	4413      	add	r3, r2
 800cf66:	005b      	lsls	r3, r3, #1
 800cf68:	461a      	mov	r2, r3
 800cf6a:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800cf6e:	4413      	add	r3, r2
 800cf70:	3b30      	subs	r3, #48	@ 0x30
 800cf72:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
			c = *fmt++;
 800cf76:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800cf7a:	1c5a      	adds	r2, r3, #1
 800cf7c:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800cf80:	781b      	ldrb	r3, [r3, #0]
 800cf82:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
		while (IsDigit(c)) {		/* Precision */
 800cf86:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800cf8a:	2b2f      	cmp	r3, #47	@ 0x2f
 800cf8c:	d903      	bls.n	800cf96 <f_printf+0xe6>
 800cf8e:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800cf92:	2b39      	cmp	r3, #57	@ 0x39
 800cf94:	d9e2      	bls.n	800cf5c <f_printf+0xac>
		}
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 800cf96:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800cf9a:	2b6c      	cmp	r3, #108	@ 0x6c
 800cf9c:	d003      	beq.n	800cfa6 <f_printf+0xf6>
 800cf9e:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800cfa2:	2b4c      	cmp	r3, #76	@ 0x4c
 800cfa4:	d10d      	bne.n	800cfc2 <f_printf+0x112>
			f |= 4; c = *fmt++;
 800cfa6:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800cfaa:	f043 0304 	orr.w	r3, r3, #4
 800cfae:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
 800cfb2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800cfb6:	1c5a      	adds	r2, r3, #1
 800cfb8:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800cfbc:	781b      	ldrb	r3, [r3, #0]
 800cfbe:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
		}
		if (!c) break;
 800cfc2:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	f000 8181 	beq.w	800d2ce <f_printf+0x41e>
		d = c;
 800cfcc:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800cfd0:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
		if (IsLower(d)) d -= 0x20;
 800cfd4:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 800cfd8:	2b60      	cmp	r3, #96	@ 0x60
 800cfda:	d908      	bls.n	800cfee <f_printf+0x13e>
 800cfdc:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 800cfe0:	2b7a      	cmp	r3, #122	@ 0x7a
 800cfe2:	d804      	bhi.n	800cfee <f_printf+0x13e>
 800cfe4:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 800cfe8:	3b20      	subs	r3, #32
 800cfea:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
		switch (d) {				/* Type is... */
 800cfee:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 800cff2:	3b42      	subs	r3, #66	@ 0x42
 800cff4:	2b16      	cmp	r3, #22
 800cff6:	f200 8098 	bhi.w	800d12a <f_printf+0x27a>
 800cffa:	a201      	add	r2, pc, #4	@ (adr r2, 800d000 <f_printf+0x150>)
 800cffc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d000:	0800d10b 	.word	0x0800d10b
 800d004:	0800d0f3 	.word	0x0800d0f3
 800d008:	0800d11b 	.word	0x0800d11b
 800d00c:	0800d12b 	.word	0x0800d12b
 800d010:	0800d12b 	.word	0x0800d12b
 800d014:	0800d12b 	.word	0x0800d12b
 800d018:	0800d12b 	.word	0x0800d12b
 800d01c:	0800d12b 	.word	0x0800d12b
 800d020:	0800d12b 	.word	0x0800d12b
 800d024:	0800d12b 	.word	0x0800d12b
 800d028:	0800d12b 	.word	0x0800d12b
 800d02c:	0800d12b 	.word	0x0800d12b
 800d030:	0800d12b 	.word	0x0800d12b
 800d034:	0800d113 	.word	0x0800d113
 800d038:	0800d12b 	.word	0x0800d12b
 800d03c:	0800d12b 	.word	0x0800d12b
 800d040:	0800d12b 	.word	0x0800d12b
 800d044:	0800d05d 	.word	0x0800d05d
 800d048:	0800d12b 	.word	0x0800d12b
 800d04c:	0800d11b 	.word	0x0800d11b
 800d050:	0800d12b 	.word	0x0800d12b
 800d054:	0800d12b 	.word	0x0800d12b
 800d058:	0800d123 	.word	0x0800d123
		case 'S' :					/* String */
			p = va_arg(arp, TCHAR*);
 800d05c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d05e:	1d1a      	adds	r2, r3, #4
 800d060:	67ba      	str	r2, [r7, #120]	@ 0x78
 800d062:	681b      	ldr	r3, [r3, #0]
 800d064:	67fb      	str	r3, [r7, #124]	@ 0x7c
			for (j = 0; p[j]; j++) ;
 800d066:	2300      	movs	r3, #0
 800d068:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d06c:	e004      	b.n	800d078 <f_printf+0x1c8>
 800d06e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d072:	3301      	adds	r3, #1
 800d074:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d078:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800d07a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d07e:	4413      	add	r3, r2
 800d080:	781b      	ldrb	r3, [r3, #0]
 800d082:	2b00      	cmp	r3, #0
 800d084:	d1f3      	bne.n	800d06e <f_printf+0x1be>
			if (!(f & 2)) {
 800d086:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800d08a:	f003 0302 	and.w	r3, r3, #2
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d11a      	bne.n	800d0c8 <f_printf+0x218>
				while (j++ < w) putc_bfd(&pb, ' ');
 800d092:	e005      	b.n	800d0a0 <f_printf+0x1f0>
 800d094:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800d098:	2120      	movs	r1, #32
 800d09a:	4618      	mov	r0, r3
 800d09c:	f7ff fe90 	bl	800cdc0 <putc_bfd>
 800d0a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d0a4:	1c5a      	adds	r2, r3, #1
 800d0a6:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800d0aa:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800d0ae:	429a      	cmp	r2, r3
 800d0b0:	d8f0      	bhi.n	800d094 <f_printf+0x1e4>
			}
			while (*p) putc_bfd(&pb, *p++);
 800d0b2:	e009      	b.n	800d0c8 <f_printf+0x218>
 800d0b4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d0b6:	1c5a      	adds	r2, r3, #1
 800d0b8:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800d0ba:	781a      	ldrb	r2, [r3, #0]
 800d0bc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800d0c0:	4611      	mov	r1, r2
 800d0c2:	4618      	mov	r0, r3
 800d0c4:	f7ff fe7c 	bl	800cdc0 <putc_bfd>
 800d0c8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d0ca:	781b      	ldrb	r3, [r3, #0]
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d1f1      	bne.n	800d0b4 <f_printf+0x204>
			while (j++ < w) putc_bfd(&pb, ' ');
 800d0d0:	e005      	b.n	800d0de <f_printf+0x22e>
 800d0d2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800d0d6:	2120      	movs	r1, #32
 800d0d8:	4618      	mov	r0, r3
 800d0da:	f7ff fe71 	bl	800cdc0 <putc_bfd>
 800d0de:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d0e2:	1c5a      	adds	r2, r3, #1
 800d0e4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800d0e8:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800d0ec:	429a      	cmp	r2, r3
 800d0ee:	d8f0      	bhi.n	800d0d2 <f_printf+0x222>
			continue;
 800d0f0:	e0ea      	b.n	800d2c8 <f_printf+0x418>

		case 'C' :					/* Character */
			putc_bfd(&pb, (TCHAR)va_arg(arp, int)); continue;
 800d0f2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d0f4:	1d1a      	adds	r2, r3, #4
 800d0f6:	67ba      	str	r2, [r7, #120]	@ 0x78
 800d0f8:	681b      	ldr	r3, [r3, #0]
 800d0fa:	b2da      	uxtb	r2, r3
 800d0fc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800d100:	4611      	mov	r1, r2
 800d102:	4618      	mov	r0, r3
 800d104:	f7ff fe5c 	bl	800cdc0 <putc_bfd>
 800d108:	e0de      	b.n	800d2c8 <f_printf+0x418>

		case 'B' :					/* Binary */
			r = 2; break;
 800d10a:	2302      	movs	r3, #2
 800d10c:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
 800d110:	e014      	b.n	800d13c <f_printf+0x28c>

		case 'O' :					/* Octal */
			r = 8; break;
 800d112:	2308      	movs	r3, #8
 800d114:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
 800d118:	e010      	b.n	800d13c <f_printf+0x28c>

		case 'D' :					/* Signed decimal */
		case 'U' :					/* Unsigned decimal */
			r = 10; break;
 800d11a:	230a      	movs	r3, #10
 800d11c:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
 800d120:	e00c      	b.n	800d13c <f_printf+0x28c>

		case 'X' :					/* Hexdecimal */
			r = 16; break;
 800d122:	2310      	movs	r3, #16
 800d124:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
 800d128:	e008      	b.n	800d13c <f_printf+0x28c>

		default:					/* Unknown type (pass-through) */
			putc_bfd(&pb, c); continue;
 800d12a:	f897 2083 	ldrb.w	r2, [r7, #131]	@ 0x83
 800d12e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800d132:	4611      	mov	r1, r2
 800d134:	4618      	mov	r0, r3
 800d136:	f7ff fe43 	bl	800cdc0 <putc_bfd>
 800d13a:	e0c5      	b.n	800d2c8 <f_printf+0x418>
		}

		/* Get an argument and put it in numeral */
		v = (f & 4) ? (DWORD)va_arg(arp, long) : ((d == 'D') ? (DWORD)(long)va_arg(arp, int) : (DWORD)va_arg(arp, unsigned int));
 800d13c:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800d140:	f003 0304 	and.w	r3, r3, #4
 800d144:	2b00      	cmp	r3, #0
 800d146:	d004      	beq.n	800d152 <f_printf+0x2a2>
 800d148:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d14a:	1d1a      	adds	r2, r3, #4
 800d14c:	67ba      	str	r2, [r7, #120]	@ 0x78
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	e00c      	b.n	800d16c <f_printf+0x2bc>
 800d152:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 800d156:	2b44      	cmp	r3, #68	@ 0x44
 800d158:	d104      	bne.n	800d164 <f_printf+0x2b4>
 800d15a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d15c:	1d1a      	adds	r2, r3, #4
 800d15e:	67ba      	str	r2, [r7, #120]	@ 0x78
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	e003      	b.n	800d16c <f_printf+0x2bc>
 800d164:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d166:	1d1a      	adds	r2, r3, #4
 800d168:	67ba      	str	r2, [r7, #120]	@ 0x78
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
		if (d == 'D' && (v & 0x80000000)) {
 800d170:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 800d174:	2b44      	cmp	r3, #68	@ 0x44
 800d176:	d10e      	bne.n	800d196 <f_printf+0x2e6>
 800d178:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	da0a      	bge.n	800d196 <f_printf+0x2e6>
			v = 0 - v;
 800d180:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d184:	425b      	negs	r3, r3
 800d186:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
			f |= 8;
 800d18a:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800d18e:	f043 0308 	orr.w	r3, r3, #8
 800d192:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
		}
		i = 0;
 800d196:	2300      	movs	r3, #0
 800d198:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
		do {
			d = (TCHAR)(v % r); v /= r;
 800d19c:	f897 2096 	ldrb.w	r2, [r7, #150]	@ 0x96
 800d1a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d1a4:	fbb3 f1f2 	udiv	r1, r3, r2
 800d1a8:	fb01 f202 	mul.w	r2, r1, r2
 800d1ac:	1a9b      	subs	r3, r3, r2
 800d1ae:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
 800d1b2:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 800d1b6:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800d1ba:	fbb2 f3f3 	udiv	r3, r2, r3
 800d1be:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 800d1c2:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 800d1c6:	2b09      	cmp	r3, #9
 800d1c8:	d90b      	bls.n	800d1e2 <f_printf+0x332>
 800d1ca:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800d1ce:	2b78      	cmp	r3, #120	@ 0x78
 800d1d0:	d101      	bne.n	800d1d6 <f_printf+0x326>
 800d1d2:	2227      	movs	r2, #39	@ 0x27
 800d1d4:	e000      	b.n	800d1d8 <f_printf+0x328>
 800d1d6:	2207      	movs	r2, #7
 800d1d8:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 800d1dc:	4413      	add	r3, r2
 800d1de:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
			str[i++] = d + '0';
 800d1e2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d1e6:	1c5a      	adds	r2, r3, #1
 800d1e8:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 800d1ec:	f897 2082 	ldrb.w	r2, [r7, #130]	@ 0x82
 800d1f0:	3230      	adds	r2, #48	@ 0x30
 800d1f2:	b2d2      	uxtb	r2, r2
 800d1f4:	3398      	adds	r3, #152	@ 0x98
 800d1f6:	443b      	add	r3, r7
 800d1f8:	f803 2c8c 	strb.w	r2, [r3, #-140]
		} while (v && i < sizeof str / sizeof str[0]);
 800d1fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d200:	2b00      	cmp	r3, #0
 800d202:	d003      	beq.n	800d20c <f_printf+0x35c>
 800d204:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d208:	2b1f      	cmp	r3, #31
 800d20a:	d9c7      	bls.n	800d19c <f_printf+0x2ec>
		if (f & 8) str[i++] = '-';
 800d20c:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800d210:	f003 0308 	and.w	r3, r3, #8
 800d214:	2b00      	cmp	r3, #0
 800d216:	d009      	beq.n	800d22c <f_printf+0x37c>
 800d218:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d21c:	1c5a      	adds	r2, r3, #1
 800d21e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 800d222:	3398      	adds	r3, #152	@ 0x98
 800d224:	443b      	add	r3, r7
 800d226:	222d      	movs	r2, #45	@ 0x2d
 800d228:	f803 2c8c 	strb.w	r2, [r3, #-140]
		j = i; d = (f & 1) ? '0' : ' ';
 800d22c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d230:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d234:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800d238:	f003 0301 	and.w	r3, r3, #1
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d001      	beq.n	800d244 <f_printf+0x394>
 800d240:	2330      	movs	r3, #48	@ 0x30
 800d242:	e000      	b.n	800d246 <f_printf+0x396>
 800d244:	2320      	movs	r3, #32
 800d246:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
		while (!(f & 2) && j++ < w) putc_bfd(&pb, d);
 800d24a:	e007      	b.n	800d25c <f_printf+0x3ac>
 800d24c:	f897 2082 	ldrb.w	r2, [r7, #130]	@ 0x82
 800d250:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800d254:	4611      	mov	r1, r2
 800d256:	4618      	mov	r0, r3
 800d258:	f7ff fdb2 	bl	800cdc0 <putc_bfd>
 800d25c:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800d260:	f003 0302 	and.w	r3, r3, #2
 800d264:	2b00      	cmp	r3, #0
 800d266:	d108      	bne.n	800d27a <f_printf+0x3ca>
 800d268:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d26c:	1c5a      	adds	r2, r3, #1
 800d26e:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800d272:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800d276:	429a      	cmp	r2, r3
 800d278:	d8e8      	bhi.n	800d24c <f_printf+0x39c>
		do {
			putc_bfd(&pb, str[--i]);
 800d27a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d27e:	3b01      	subs	r3, #1
 800d280:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d284:	f107 020c 	add.w	r2, r7, #12
 800d288:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d28c:	4413      	add	r3, r2
 800d28e:	781a      	ldrb	r2, [r3, #0]
 800d290:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800d294:	4611      	mov	r1, r2
 800d296:	4618      	mov	r0, r3
 800d298:	f7ff fd92 	bl	800cdc0 <putc_bfd>
		} while (i);
 800d29c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d1ea      	bne.n	800d27a <f_printf+0x3ca>
		while (j++ < w) putc_bfd(&pb, d);
 800d2a4:	e007      	b.n	800d2b6 <f_printf+0x406>
 800d2a6:	f897 2082 	ldrb.w	r2, [r7, #130]	@ 0x82
 800d2aa:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800d2ae:	4611      	mov	r1, r2
 800d2b0:	4618      	mov	r0, r3
 800d2b2:	f7ff fd85 	bl	800cdc0 <putc_bfd>
 800d2b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d2ba:	1c5a      	adds	r2, r3, #1
 800d2bc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800d2c0:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800d2c4:	429a      	cmp	r2, r3
 800d2c6:	d8ee      	bhi.n	800d2a6 <f_printf+0x3f6>
		c = *fmt++;
 800d2c8:	e600      	b.n	800cecc <f_printf+0x1c>
		if (c == 0) break;			/* End of string */
 800d2ca:	bf00      	nop
 800d2cc:	e000      	b.n	800d2d0 <f_printf+0x420>
		if (!c) break;
 800d2ce:	bf00      	nop
	}

	va_end(arp);

	return putc_flush(&pb);
 800d2d0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800d2d4:	4618      	mov	r0, r3
 800d2d6:	f7ff fdb0 	bl	800ce3a <putc_flush>
 800d2da:	4603      	mov	r3, r0
}
 800d2dc:	4618      	mov	r0, r3
 800d2de:	379c      	adds	r7, #156	@ 0x9c
 800d2e0:	46bd      	mov	sp, r7
 800d2e2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d2e6:	b003      	add	sp, #12
 800d2e8:	4770      	bx	lr
 800d2ea:	bf00      	nop

0800d2ec <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d2ec:	b480      	push	{r7}
 800d2ee:	b087      	sub	sp, #28
 800d2f0:	af00      	add	r7, sp, #0
 800d2f2:	60f8      	str	r0, [r7, #12]
 800d2f4:	60b9      	str	r1, [r7, #8]
 800d2f6:	4613      	mov	r3, r2
 800d2f8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d2fa:	2301      	movs	r3, #1
 800d2fc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d2fe:	2300      	movs	r3, #0
 800d300:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800d302:	4b1f      	ldr	r3, [pc, #124]	@ (800d380 <FATFS_LinkDriverEx+0x94>)
 800d304:	7a5b      	ldrb	r3, [r3, #9]
 800d306:	b2db      	uxtb	r3, r3
 800d308:	2b00      	cmp	r3, #0
 800d30a:	d131      	bne.n	800d370 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d30c:	4b1c      	ldr	r3, [pc, #112]	@ (800d380 <FATFS_LinkDriverEx+0x94>)
 800d30e:	7a5b      	ldrb	r3, [r3, #9]
 800d310:	b2db      	uxtb	r3, r3
 800d312:	461a      	mov	r2, r3
 800d314:	4b1a      	ldr	r3, [pc, #104]	@ (800d380 <FATFS_LinkDriverEx+0x94>)
 800d316:	2100      	movs	r1, #0
 800d318:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800d31a:	4b19      	ldr	r3, [pc, #100]	@ (800d380 <FATFS_LinkDriverEx+0x94>)
 800d31c:	7a5b      	ldrb	r3, [r3, #9]
 800d31e:	b2db      	uxtb	r3, r3
 800d320:	4a17      	ldr	r2, [pc, #92]	@ (800d380 <FATFS_LinkDriverEx+0x94>)
 800d322:	009b      	lsls	r3, r3, #2
 800d324:	4413      	add	r3, r2
 800d326:	68fa      	ldr	r2, [r7, #12]
 800d328:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800d32a:	4b15      	ldr	r3, [pc, #84]	@ (800d380 <FATFS_LinkDriverEx+0x94>)
 800d32c:	7a5b      	ldrb	r3, [r3, #9]
 800d32e:	b2db      	uxtb	r3, r3
 800d330:	461a      	mov	r2, r3
 800d332:	4b13      	ldr	r3, [pc, #76]	@ (800d380 <FATFS_LinkDriverEx+0x94>)
 800d334:	4413      	add	r3, r2
 800d336:	79fa      	ldrb	r2, [r7, #7]
 800d338:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d33a:	4b11      	ldr	r3, [pc, #68]	@ (800d380 <FATFS_LinkDriverEx+0x94>)
 800d33c:	7a5b      	ldrb	r3, [r3, #9]
 800d33e:	b2db      	uxtb	r3, r3
 800d340:	1c5a      	adds	r2, r3, #1
 800d342:	b2d1      	uxtb	r1, r2
 800d344:	4a0e      	ldr	r2, [pc, #56]	@ (800d380 <FATFS_LinkDriverEx+0x94>)
 800d346:	7251      	strb	r1, [r2, #9]
 800d348:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d34a:	7dbb      	ldrb	r3, [r7, #22]
 800d34c:	3330      	adds	r3, #48	@ 0x30
 800d34e:	b2da      	uxtb	r2, r3
 800d350:	68bb      	ldr	r3, [r7, #8]
 800d352:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d354:	68bb      	ldr	r3, [r7, #8]
 800d356:	3301      	adds	r3, #1
 800d358:	223a      	movs	r2, #58	@ 0x3a
 800d35a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d35c:	68bb      	ldr	r3, [r7, #8]
 800d35e:	3302      	adds	r3, #2
 800d360:	222f      	movs	r2, #47	@ 0x2f
 800d362:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d364:	68bb      	ldr	r3, [r7, #8]
 800d366:	3303      	adds	r3, #3
 800d368:	2200      	movs	r2, #0
 800d36a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d36c:	2300      	movs	r3, #0
 800d36e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800d370:	7dfb      	ldrb	r3, [r7, #23]
}
 800d372:	4618      	mov	r0, r3
 800d374:	371c      	adds	r7, #28
 800d376:	46bd      	mov	sp, r7
 800d378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d37c:	4770      	bx	lr
 800d37e:	bf00      	nop
 800d380:	20000d20 	.word	0x20000d20

0800d384 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800d384:	b580      	push	{r7, lr}
 800d386:	b082      	sub	sp, #8
 800d388:	af00      	add	r7, sp, #0
 800d38a:	6078      	str	r0, [r7, #4]
 800d38c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d38e:	2200      	movs	r2, #0
 800d390:	6839      	ldr	r1, [r7, #0]
 800d392:	6878      	ldr	r0, [r7, #4]
 800d394:	f7ff ffaa 	bl	800d2ec <FATFS_LinkDriverEx>
 800d398:	4603      	mov	r3, r0
}
 800d39a:	4618      	mov	r0, r3
 800d39c:	3708      	adds	r7, #8
 800d39e:	46bd      	mov	sp, r7
 800d3a0:	bd80      	pop	{r7, pc}

0800d3a2 <memset>:
 800d3a2:	4402      	add	r2, r0
 800d3a4:	4603      	mov	r3, r0
 800d3a6:	4293      	cmp	r3, r2
 800d3a8:	d100      	bne.n	800d3ac <memset+0xa>
 800d3aa:	4770      	bx	lr
 800d3ac:	f803 1b01 	strb.w	r1, [r3], #1
 800d3b0:	e7f9      	b.n	800d3a6 <memset+0x4>
	...

0800d3b4 <__errno>:
 800d3b4:	4b01      	ldr	r3, [pc, #4]	@ (800d3bc <__errno+0x8>)
 800d3b6:	6818      	ldr	r0, [r3, #0]
 800d3b8:	4770      	bx	lr
 800d3ba:	bf00      	nop
 800d3bc:	200000cc 	.word	0x200000cc

0800d3c0 <__libc_init_array>:
 800d3c0:	b570      	push	{r4, r5, r6, lr}
 800d3c2:	4d0d      	ldr	r5, [pc, #52]	@ (800d3f8 <__libc_init_array+0x38>)
 800d3c4:	4c0d      	ldr	r4, [pc, #52]	@ (800d3fc <__libc_init_array+0x3c>)
 800d3c6:	1b64      	subs	r4, r4, r5
 800d3c8:	10a4      	asrs	r4, r4, #2
 800d3ca:	2600      	movs	r6, #0
 800d3cc:	42a6      	cmp	r6, r4
 800d3ce:	d109      	bne.n	800d3e4 <__libc_init_array+0x24>
 800d3d0:	4d0b      	ldr	r5, [pc, #44]	@ (800d400 <__libc_init_array+0x40>)
 800d3d2:	4c0c      	ldr	r4, [pc, #48]	@ (800d404 <__libc_init_array+0x44>)
 800d3d4:	f000 fd8a 	bl	800deec <_init>
 800d3d8:	1b64      	subs	r4, r4, r5
 800d3da:	10a4      	asrs	r4, r4, #2
 800d3dc:	2600      	movs	r6, #0
 800d3de:	42a6      	cmp	r6, r4
 800d3e0:	d105      	bne.n	800d3ee <__libc_init_array+0x2e>
 800d3e2:	bd70      	pop	{r4, r5, r6, pc}
 800d3e4:	f855 3b04 	ldr.w	r3, [r5], #4
 800d3e8:	4798      	blx	r3
 800d3ea:	3601      	adds	r6, #1
 800d3ec:	e7ee      	b.n	800d3cc <__libc_init_array+0xc>
 800d3ee:	f855 3b04 	ldr.w	r3, [r5], #4
 800d3f2:	4798      	blx	r3
 800d3f4:	3601      	adds	r6, #1
 800d3f6:	e7f2      	b.n	800d3de <__libc_init_array+0x1e>
 800d3f8:	0800e0f0 	.word	0x0800e0f0
 800d3fc:	0800e0f0 	.word	0x0800e0f0
 800d400:	0800e0f0 	.word	0x0800e0f0
 800d404:	0800e0f4 	.word	0x0800e0f4

0800d408 <atan2>:
 800d408:	f000 baf2 	b.w	800d9f0 <__ieee754_atan2>
 800d40c:	0000      	movs	r0, r0
	...

0800d410 <log>:
 800d410:	b538      	push	{r3, r4, r5, lr}
 800d412:	ed2d 8b02 	vpush	{d8}
 800d416:	ec55 4b10 	vmov	r4, r5, d0
 800d41a:	f000 fbb1 	bl	800db80 <__ieee754_log>
 800d41e:	4622      	mov	r2, r4
 800d420:	462b      	mov	r3, r5
 800d422:	4620      	mov	r0, r4
 800d424:	4629      	mov	r1, r5
 800d426:	eeb0 8a40 	vmov.f32	s16, s0
 800d42a:	eef0 8a60 	vmov.f32	s17, s1
 800d42e:	f7f3 fb29 	bl	8000a84 <__aeabi_dcmpun>
 800d432:	b998      	cbnz	r0, 800d45c <log+0x4c>
 800d434:	2200      	movs	r2, #0
 800d436:	2300      	movs	r3, #0
 800d438:	4620      	mov	r0, r4
 800d43a:	4629      	mov	r1, r5
 800d43c:	f7f3 fb18 	bl	8000a70 <__aeabi_dcmpgt>
 800d440:	b960      	cbnz	r0, 800d45c <log+0x4c>
 800d442:	2200      	movs	r2, #0
 800d444:	2300      	movs	r3, #0
 800d446:	4620      	mov	r0, r4
 800d448:	4629      	mov	r1, r5
 800d44a:	f7f3 fae9 	bl	8000a20 <__aeabi_dcmpeq>
 800d44e:	b160      	cbz	r0, 800d46a <log+0x5a>
 800d450:	f7ff ffb0 	bl	800d3b4 <__errno>
 800d454:	ed9f 8b0a 	vldr	d8, [pc, #40]	@ 800d480 <log+0x70>
 800d458:	2322      	movs	r3, #34	@ 0x22
 800d45a:	6003      	str	r3, [r0, #0]
 800d45c:	eeb0 0a48 	vmov.f32	s0, s16
 800d460:	eef0 0a68 	vmov.f32	s1, s17
 800d464:	ecbd 8b02 	vpop	{d8}
 800d468:	bd38      	pop	{r3, r4, r5, pc}
 800d46a:	f7ff ffa3 	bl	800d3b4 <__errno>
 800d46e:	ecbd 8b02 	vpop	{d8}
 800d472:	2321      	movs	r3, #33	@ 0x21
 800d474:	6003      	str	r3, [r0, #0]
 800d476:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d47a:	4803      	ldr	r0, [pc, #12]	@ (800d488 <log+0x78>)
 800d47c:	f000 b9d4 	b.w	800d828 <nan>
 800d480:	00000000 	.word	0x00000000
 800d484:	fff00000 	.word	0xfff00000
 800d488:	0800e070 	.word	0x0800e070

0800d48c <sqrt>:
 800d48c:	b538      	push	{r3, r4, r5, lr}
 800d48e:	ed2d 8b02 	vpush	{d8}
 800d492:	ec55 4b10 	vmov	r4, r5, d0
 800d496:	f000 f9cf 	bl	800d838 <__ieee754_sqrt>
 800d49a:	4622      	mov	r2, r4
 800d49c:	462b      	mov	r3, r5
 800d49e:	4620      	mov	r0, r4
 800d4a0:	4629      	mov	r1, r5
 800d4a2:	eeb0 8a40 	vmov.f32	s16, s0
 800d4a6:	eef0 8a60 	vmov.f32	s17, s1
 800d4aa:	f7f3 faeb 	bl	8000a84 <__aeabi_dcmpun>
 800d4ae:	b990      	cbnz	r0, 800d4d6 <sqrt+0x4a>
 800d4b0:	2200      	movs	r2, #0
 800d4b2:	2300      	movs	r3, #0
 800d4b4:	4620      	mov	r0, r4
 800d4b6:	4629      	mov	r1, r5
 800d4b8:	f7f3 fabc 	bl	8000a34 <__aeabi_dcmplt>
 800d4bc:	b158      	cbz	r0, 800d4d6 <sqrt+0x4a>
 800d4be:	f7ff ff79 	bl	800d3b4 <__errno>
 800d4c2:	2321      	movs	r3, #33	@ 0x21
 800d4c4:	6003      	str	r3, [r0, #0]
 800d4c6:	2200      	movs	r2, #0
 800d4c8:	2300      	movs	r3, #0
 800d4ca:	4610      	mov	r0, r2
 800d4cc:	4619      	mov	r1, r3
 800d4ce:	f7f3 f969 	bl	80007a4 <__aeabi_ddiv>
 800d4d2:	ec41 0b18 	vmov	d8, r0, r1
 800d4d6:	eeb0 0a48 	vmov.f32	s0, s16
 800d4da:	eef0 0a68 	vmov.f32	s1, s17
 800d4de:	ecbd 8b02 	vpop	{d8}
 800d4e2:	bd38      	pop	{r3, r4, r5, pc}
 800d4e4:	0000      	movs	r0, r0
	...

0800d4e8 <atan>:
 800d4e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4ec:	ec55 4b10 	vmov	r4, r5, d0
 800d4f0:	4bbf      	ldr	r3, [pc, #764]	@ (800d7f0 <atan+0x308>)
 800d4f2:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800d4f6:	429e      	cmp	r6, r3
 800d4f8:	46ab      	mov	fp, r5
 800d4fa:	d918      	bls.n	800d52e <atan+0x46>
 800d4fc:	4bbd      	ldr	r3, [pc, #756]	@ (800d7f4 <atan+0x30c>)
 800d4fe:	429e      	cmp	r6, r3
 800d500:	d801      	bhi.n	800d506 <atan+0x1e>
 800d502:	d109      	bne.n	800d518 <atan+0x30>
 800d504:	b144      	cbz	r4, 800d518 <atan+0x30>
 800d506:	4622      	mov	r2, r4
 800d508:	462b      	mov	r3, r5
 800d50a:	4620      	mov	r0, r4
 800d50c:	4629      	mov	r1, r5
 800d50e:	f7f2 fe69 	bl	80001e4 <__adddf3>
 800d512:	4604      	mov	r4, r0
 800d514:	460d      	mov	r5, r1
 800d516:	e006      	b.n	800d526 <atan+0x3e>
 800d518:	f1bb 0f00 	cmp.w	fp, #0
 800d51c:	f340 812b 	ble.w	800d776 <atan+0x28e>
 800d520:	a597      	add	r5, pc, #604	@ (adr r5, 800d780 <atan+0x298>)
 800d522:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d526:	ec45 4b10 	vmov	d0, r4, r5
 800d52a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d52e:	4bb2      	ldr	r3, [pc, #712]	@ (800d7f8 <atan+0x310>)
 800d530:	429e      	cmp	r6, r3
 800d532:	d813      	bhi.n	800d55c <atan+0x74>
 800d534:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800d538:	429e      	cmp	r6, r3
 800d53a:	d80c      	bhi.n	800d556 <atan+0x6e>
 800d53c:	a392      	add	r3, pc, #584	@ (adr r3, 800d788 <atan+0x2a0>)
 800d53e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d542:	4620      	mov	r0, r4
 800d544:	4629      	mov	r1, r5
 800d546:	f7f2 fe4d 	bl	80001e4 <__adddf3>
 800d54a:	4bac      	ldr	r3, [pc, #688]	@ (800d7fc <atan+0x314>)
 800d54c:	2200      	movs	r2, #0
 800d54e:	f7f3 fa8f 	bl	8000a70 <__aeabi_dcmpgt>
 800d552:	2800      	cmp	r0, #0
 800d554:	d1e7      	bne.n	800d526 <atan+0x3e>
 800d556:	f04f 3aff 	mov.w	sl, #4294967295
 800d55a:	e029      	b.n	800d5b0 <atan+0xc8>
 800d55c:	f000 f95c 	bl	800d818 <fabs>
 800d560:	4ba7      	ldr	r3, [pc, #668]	@ (800d800 <atan+0x318>)
 800d562:	429e      	cmp	r6, r3
 800d564:	ec55 4b10 	vmov	r4, r5, d0
 800d568:	f200 80bc 	bhi.w	800d6e4 <atan+0x1fc>
 800d56c:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800d570:	429e      	cmp	r6, r3
 800d572:	f200 809e 	bhi.w	800d6b2 <atan+0x1ca>
 800d576:	4622      	mov	r2, r4
 800d578:	462b      	mov	r3, r5
 800d57a:	4620      	mov	r0, r4
 800d57c:	4629      	mov	r1, r5
 800d57e:	f7f2 fe31 	bl	80001e4 <__adddf3>
 800d582:	4b9e      	ldr	r3, [pc, #632]	@ (800d7fc <atan+0x314>)
 800d584:	2200      	movs	r2, #0
 800d586:	f7f2 fe2b 	bl	80001e0 <__aeabi_dsub>
 800d58a:	2200      	movs	r2, #0
 800d58c:	4606      	mov	r6, r0
 800d58e:	460f      	mov	r7, r1
 800d590:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d594:	4620      	mov	r0, r4
 800d596:	4629      	mov	r1, r5
 800d598:	f7f2 fe24 	bl	80001e4 <__adddf3>
 800d59c:	4602      	mov	r2, r0
 800d59e:	460b      	mov	r3, r1
 800d5a0:	4630      	mov	r0, r6
 800d5a2:	4639      	mov	r1, r7
 800d5a4:	f7f3 f8fe 	bl	80007a4 <__aeabi_ddiv>
 800d5a8:	f04f 0a00 	mov.w	sl, #0
 800d5ac:	4604      	mov	r4, r0
 800d5ae:	460d      	mov	r5, r1
 800d5b0:	4622      	mov	r2, r4
 800d5b2:	462b      	mov	r3, r5
 800d5b4:	4620      	mov	r0, r4
 800d5b6:	4629      	mov	r1, r5
 800d5b8:	f7f2 ffca 	bl	8000550 <__aeabi_dmul>
 800d5bc:	4602      	mov	r2, r0
 800d5be:	460b      	mov	r3, r1
 800d5c0:	4680      	mov	r8, r0
 800d5c2:	4689      	mov	r9, r1
 800d5c4:	f7f2 ffc4 	bl	8000550 <__aeabi_dmul>
 800d5c8:	a371      	add	r3, pc, #452	@ (adr r3, 800d790 <atan+0x2a8>)
 800d5ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5ce:	4606      	mov	r6, r0
 800d5d0:	460f      	mov	r7, r1
 800d5d2:	f7f2 ffbd 	bl	8000550 <__aeabi_dmul>
 800d5d6:	a370      	add	r3, pc, #448	@ (adr r3, 800d798 <atan+0x2b0>)
 800d5d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5dc:	f7f2 fe02 	bl	80001e4 <__adddf3>
 800d5e0:	4632      	mov	r2, r6
 800d5e2:	463b      	mov	r3, r7
 800d5e4:	f7f2 ffb4 	bl	8000550 <__aeabi_dmul>
 800d5e8:	a36d      	add	r3, pc, #436	@ (adr r3, 800d7a0 <atan+0x2b8>)
 800d5ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5ee:	f7f2 fdf9 	bl	80001e4 <__adddf3>
 800d5f2:	4632      	mov	r2, r6
 800d5f4:	463b      	mov	r3, r7
 800d5f6:	f7f2 ffab 	bl	8000550 <__aeabi_dmul>
 800d5fa:	a36b      	add	r3, pc, #428	@ (adr r3, 800d7a8 <atan+0x2c0>)
 800d5fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d600:	f7f2 fdf0 	bl	80001e4 <__adddf3>
 800d604:	4632      	mov	r2, r6
 800d606:	463b      	mov	r3, r7
 800d608:	f7f2 ffa2 	bl	8000550 <__aeabi_dmul>
 800d60c:	a368      	add	r3, pc, #416	@ (adr r3, 800d7b0 <atan+0x2c8>)
 800d60e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d612:	f7f2 fde7 	bl	80001e4 <__adddf3>
 800d616:	4632      	mov	r2, r6
 800d618:	463b      	mov	r3, r7
 800d61a:	f7f2 ff99 	bl	8000550 <__aeabi_dmul>
 800d61e:	a366      	add	r3, pc, #408	@ (adr r3, 800d7b8 <atan+0x2d0>)
 800d620:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d624:	f7f2 fdde 	bl	80001e4 <__adddf3>
 800d628:	4642      	mov	r2, r8
 800d62a:	464b      	mov	r3, r9
 800d62c:	f7f2 ff90 	bl	8000550 <__aeabi_dmul>
 800d630:	a363      	add	r3, pc, #396	@ (adr r3, 800d7c0 <atan+0x2d8>)
 800d632:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d636:	4680      	mov	r8, r0
 800d638:	4689      	mov	r9, r1
 800d63a:	4630      	mov	r0, r6
 800d63c:	4639      	mov	r1, r7
 800d63e:	f7f2 ff87 	bl	8000550 <__aeabi_dmul>
 800d642:	a361      	add	r3, pc, #388	@ (adr r3, 800d7c8 <atan+0x2e0>)
 800d644:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d648:	f7f2 fdca 	bl	80001e0 <__aeabi_dsub>
 800d64c:	4632      	mov	r2, r6
 800d64e:	463b      	mov	r3, r7
 800d650:	f7f2 ff7e 	bl	8000550 <__aeabi_dmul>
 800d654:	a35e      	add	r3, pc, #376	@ (adr r3, 800d7d0 <atan+0x2e8>)
 800d656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d65a:	f7f2 fdc1 	bl	80001e0 <__aeabi_dsub>
 800d65e:	4632      	mov	r2, r6
 800d660:	463b      	mov	r3, r7
 800d662:	f7f2 ff75 	bl	8000550 <__aeabi_dmul>
 800d666:	a35c      	add	r3, pc, #368	@ (adr r3, 800d7d8 <atan+0x2f0>)
 800d668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d66c:	f7f2 fdb8 	bl	80001e0 <__aeabi_dsub>
 800d670:	4632      	mov	r2, r6
 800d672:	463b      	mov	r3, r7
 800d674:	f7f2 ff6c 	bl	8000550 <__aeabi_dmul>
 800d678:	a359      	add	r3, pc, #356	@ (adr r3, 800d7e0 <atan+0x2f8>)
 800d67a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d67e:	f7f2 fdaf 	bl	80001e0 <__aeabi_dsub>
 800d682:	4632      	mov	r2, r6
 800d684:	463b      	mov	r3, r7
 800d686:	f7f2 ff63 	bl	8000550 <__aeabi_dmul>
 800d68a:	4602      	mov	r2, r0
 800d68c:	460b      	mov	r3, r1
 800d68e:	4640      	mov	r0, r8
 800d690:	4649      	mov	r1, r9
 800d692:	f7f2 fda7 	bl	80001e4 <__adddf3>
 800d696:	4622      	mov	r2, r4
 800d698:	462b      	mov	r3, r5
 800d69a:	f7f2 ff59 	bl	8000550 <__aeabi_dmul>
 800d69e:	f1ba 3fff 	cmp.w	sl, #4294967295
 800d6a2:	4602      	mov	r2, r0
 800d6a4:	460b      	mov	r3, r1
 800d6a6:	d148      	bne.n	800d73a <atan+0x252>
 800d6a8:	4620      	mov	r0, r4
 800d6aa:	4629      	mov	r1, r5
 800d6ac:	f7f2 fd98 	bl	80001e0 <__aeabi_dsub>
 800d6b0:	e72f      	b.n	800d512 <atan+0x2a>
 800d6b2:	4b52      	ldr	r3, [pc, #328]	@ (800d7fc <atan+0x314>)
 800d6b4:	2200      	movs	r2, #0
 800d6b6:	4620      	mov	r0, r4
 800d6b8:	4629      	mov	r1, r5
 800d6ba:	f7f2 fd91 	bl	80001e0 <__aeabi_dsub>
 800d6be:	4b4f      	ldr	r3, [pc, #316]	@ (800d7fc <atan+0x314>)
 800d6c0:	4606      	mov	r6, r0
 800d6c2:	460f      	mov	r7, r1
 800d6c4:	2200      	movs	r2, #0
 800d6c6:	4620      	mov	r0, r4
 800d6c8:	4629      	mov	r1, r5
 800d6ca:	f7f2 fd8b 	bl	80001e4 <__adddf3>
 800d6ce:	4602      	mov	r2, r0
 800d6d0:	460b      	mov	r3, r1
 800d6d2:	4630      	mov	r0, r6
 800d6d4:	4639      	mov	r1, r7
 800d6d6:	f7f3 f865 	bl	80007a4 <__aeabi_ddiv>
 800d6da:	f04f 0a01 	mov.w	sl, #1
 800d6de:	4604      	mov	r4, r0
 800d6e0:	460d      	mov	r5, r1
 800d6e2:	e765      	b.n	800d5b0 <atan+0xc8>
 800d6e4:	4b47      	ldr	r3, [pc, #284]	@ (800d804 <atan+0x31c>)
 800d6e6:	429e      	cmp	r6, r3
 800d6e8:	d21c      	bcs.n	800d724 <atan+0x23c>
 800d6ea:	4b47      	ldr	r3, [pc, #284]	@ (800d808 <atan+0x320>)
 800d6ec:	2200      	movs	r2, #0
 800d6ee:	4620      	mov	r0, r4
 800d6f0:	4629      	mov	r1, r5
 800d6f2:	f7f2 fd75 	bl	80001e0 <__aeabi_dsub>
 800d6f6:	4b44      	ldr	r3, [pc, #272]	@ (800d808 <atan+0x320>)
 800d6f8:	4606      	mov	r6, r0
 800d6fa:	460f      	mov	r7, r1
 800d6fc:	2200      	movs	r2, #0
 800d6fe:	4620      	mov	r0, r4
 800d700:	4629      	mov	r1, r5
 800d702:	f7f2 ff25 	bl	8000550 <__aeabi_dmul>
 800d706:	4b3d      	ldr	r3, [pc, #244]	@ (800d7fc <atan+0x314>)
 800d708:	2200      	movs	r2, #0
 800d70a:	f7f2 fd6b 	bl	80001e4 <__adddf3>
 800d70e:	4602      	mov	r2, r0
 800d710:	460b      	mov	r3, r1
 800d712:	4630      	mov	r0, r6
 800d714:	4639      	mov	r1, r7
 800d716:	f7f3 f845 	bl	80007a4 <__aeabi_ddiv>
 800d71a:	f04f 0a02 	mov.w	sl, #2
 800d71e:	4604      	mov	r4, r0
 800d720:	460d      	mov	r5, r1
 800d722:	e745      	b.n	800d5b0 <atan+0xc8>
 800d724:	4622      	mov	r2, r4
 800d726:	462b      	mov	r3, r5
 800d728:	4938      	ldr	r1, [pc, #224]	@ (800d80c <atan+0x324>)
 800d72a:	2000      	movs	r0, #0
 800d72c:	f7f3 f83a 	bl	80007a4 <__aeabi_ddiv>
 800d730:	f04f 0a03 	mov.w	sl, #3
 800d734:	4604      	mov	r4, r0
 800d736:	460d      	mov	r5, r1
 800d738:	e73a      	b.n	800d5b0 <atan+0xc8>
 800d73a:	4b35      	ldr	r3, [pc, #212]	@ (800d810 <atan+0x328>)
 800d73c:	4e35      	ldr	r6, [pc, #212]	@ (800d814 <atan+0x32c>)
 800d73e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d742:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d746:	f7f2 fd4b 	bl	80001e0 <__aeabi_dsub>
 800d74a:	4622      	mov	r2, r4
 800d74c:	462b      	mov	r3, r5
 800d74e:	f7f2 fd47 	bl	80001e0 <__aeabi_dsub>
 800d752:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800d756:	4602      	mov	r2, r0
 800d758:	460b      	mov	r3, r1
 800d75a:	e9d6 0100 	ldrd	r0, r1, [r6]
 800d75e:	f7f2 fd3f 	bl	80001e0 <__aeabi_dsub>
 800d762:	f1bb 0f00 	cmp.w	fp, #0
 800d766:	4604      	mov	r4, r0
 800d768:	460d      	mov	r5, r1
 800d76a:	f6bf aedc 	bge.w	800d526 <atan+0x3e>
 800d76e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d772:	461d      	mov	r5, r3
 800d774:	e6d7      	b.n	800d526 <atan+0x3e>
 800d776:	a51c      	add	r5, pc, #112	@ (adr r5, 800d7e8 <atan+0x300>)
 800d778:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d77c:	e6d3      	b.n	800d526 <atan+0x3e>
 800d77e:	bf00      	nop
 800d780:	54442d18 	.word	0x54442d18
 800d784:	3ff921fb 	.word	0x3ff921fb
 800d788:	8800759c 	.word	0x8800759c
 800d78c:	7e37e43c 	.word	0x7e37e43c
 800d790:	e322da11 	.word	0xe322da11
 800d794:	3f90ad3a 	.word	0x3f90ad3a
 800d798:	24760deb 	.word	0x24760deb
 800d79c:	3fa97b4b 	.word	0x3fa97b4b
 800d7a0:	a0d03d51 	.word	0xa0d03d51
 800d7a4:	3fb10d66 	.word	0x3fb10d66
 800d7a8:	c54c206e 	.word	0xc54c206e
 800d7ac:	3fb745cd 	.word	0x3fb745cd
 800d7b0:	920083ff 	.word	0x920083ff
 800d7b4:	3fc24924 	.word	0x3fc24924
 800d7b8:	5555550d 	.word	0x5555550d
 800d7bc:	3fd55555 	.word	0x3fd55555
 800d7c0:	2c6a6c2f 	.word	0x2c6a6c2f
 800d7c4:	bfa2b444 	.word	0xbfa2b444
 800d7c8:	52defd9a 	.word	0x52defd9a
 800d7cc:	3fadde2d 	.word	0x3fadde2d
 800d7d0:	af749a6d 	.word	0xaf749a6d
 800d7d4:	3fb3b0f2 	.word	0x3fb3b0f2
 800d7d8:	fe231671 	.word	0xfe231671
 800d7dc:	3fbc71c6 	.word	0x3fbc71c6
 800d7e0:	9998ebc4 	.word	0x9998ebc4
 800d7e4:	3fc99999 	.word	0x3fc99999
 800d7e8:	54442d18 	.word	0x54442d18
 800d7ec:	bff921fb 	.word	0xbff921fb
 800d7f0:	440fffff 	.word	0x440fffff
 800d7f4:	7ff00000 	.word	0x7ff00000
 800d7f8:	3fdbffff 	.word	0x3fdbffff
 800d7fc:	3ff00000 	.word	0x3ff00000
 800d800:	3ff2ffff 	.word	0x3ff2ffff
 800d804:	40038000 	.word	0x40038000
 800d808:	3ff80000 	.word	0x3ff80000
 800d80c:	bff00000 	.word	0xbff00000
 800d810:	0800e078 	.word	0x0800e078
 800d814:	0800e098 	.word	0x0800e098

0800d818 <fabs>:
 800d818:	ec51 0b10 	vmov	r0, r1, d0
 800d81c:	4602      	mov	r2, r0
 800d81e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800d822:	ec43 2b10 	vmov	d0, r2, r3
 800d826:	4770      	bx	lr

0800d828 <nan>:
 800d828:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800d830 <nan+0x8>
 800d82c:	4770      	bx	lr
 800d82e:	bf00      	nop
 800d830:	00000000 	.word	0x00000000
 800d834:	7ff80000 	.word	0x7ff80000

0800d838 <__ieee754_sqrt>:
 800d838:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d83c:	4a68      	ldr	r2, [pc, #416]	@ (800d9e0 <__ieee754_sqrt+0x1a8>)
 800d83e:	ec55 4b10 	vmov	r4, r5, d0
 800d842:	43aa      	bics	r2, r5
 800d844:	462b      	mov	r3, r5
 800d846:	4621      	mov	r1, r4
 800d848:	d110      	bne.n	800d86c <__ieee754_sqrt+0x34>
 800d84a:	4622      	mov	r2, r4
 800d84c:	4620      	mov	r0, r4
 800d84e:	4629      	mov	r1, r5
 800d850:	f7f2 fe7e 	bl	8000550 <__aeabi_dmul>
 800d854:	4602      	mov	r2, r0
 800d856:	460b      	mov	r3, r1
 800d858:	4620      	mov	r0, r4
 800d85a:	4629      	mov	r1, r5
 800d85c:	f7f2 fcc2 	bl	80001e4 <__adddf3>
 800d860:	4604      	mov	r4, r0
 800d862:	460d      	mov	r5, r1
 800d864:	ec45 4b10 	vmov	d0, r4, r5
 800d868:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d86c:	2d00      	cmp	r5, #0
 800d86e:	dc0e      	bgt.n	800d88e <__ieee754_sqrt+0x56>
 800d870:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800d874:	4322      	orrs	r2, r4
 800d876:	d0f5      	beq.n	800d864 <__ieee754_sqrt+0x2c>
 800d878:	b19d      	cbz	r5, 800d8a2 <__ieee754_sqrt+0x6a>
 800d87a:	4622      	mov	r2, r4
 800d87c:	4620      	mov	r0, r4
 800d87e:	4629      	mov	r1, r5
 800d880:	f7f2 fcae 	bl	80001e0 <__aeabi_dsub>
 800d884:	4602      	mov	r2, r0
 800d886:	460b      	mov	r3, r1
 800d888:	f7f2 ff8c 	bl	80007a4 <__aeabi_ddiv>
 800d88c:	e7e8      	b.n	800d860 <__ieee754_sqrt+0x28>
 800d88e:	152a      	asrs	r2, r5, #20
 800d890:	d115      	bne.n	800d8be <__ieee754_sqrt+0x86>
 800d892:	2000      	movs	r0, #0
 800d894:	e009      	b.n	800d8aa <__ieee754_sqrt+0x72>
 800d896:	0acb      	lsrs	r3, r1, #11
 800d898:	3a15      	subs	r2, #21
 800d89a:	0549      	lsls	r1, r1, #21
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d0fa      	beq.n	800d896 <__ieee754_sqrt+0x5e>
 800d8a0:	e7f7      	b.n	800d892 <__ieee754_sqrt+0x5a>
 800d8a2:	462a      	mov	r2, r5
 800d8a4:	e7fa      	b.n	800d89c <__ieee754_sqrt+0x64>
 800d8a6:	005b      	lsls	r3, r3, #1
 800d8a8:	3001      	adds	r0, #1
 800d8aa:	02dc      	lsls	r4, r3, #11
 800d8ac:	d5fb      	bpl.n	800d8a6 <__ieee754_sqrt+0x6e>
 800d8ae:	1e44      	subs	r4, r0, #1
 800d8b0:	1b12      	subs	r2, r2, r4
 800d8b2:	f1c0 0420 	rsb	r4, r0, #32
 800d8b6:	fa21 f404 	lsr.w	r4, r1, r4
 800d8ba:	4323      	orrs	r3, r4
 800d8bc:	4081      	lsls	r1, r0
 800d8be:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d8c2:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800d8c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d8ca:	07d2      	lsls	r2, r2, #31
 800d8cc:	bf5c      	itt	pl
 800d8ce:	005b      	lslpl	r3, r3, #1
 800d8d0:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800d8d4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800d8d8:	bf58      	it	pl
 800d8da:	0049      	lslpl	r1, r1, #1
 800d8dc:	2600      	movs	r6, #0
 800d8de:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800d8e2:	106d      	asrs	r5, r5, #1
 800d8e4:	0049      	lsls	r1, r1, #1
 800d8e6:	2016      	movs	r0, #22
 800d8e8:	4632      	mov	r2, r6
 800d8ea:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800d8ee:	1917      	adds	r7, r2, r4
 800d8f0:	429f      	cmp	r7, r3
 800d8f2:	bfde      	ittt	le
 800d8f4:	193a      	addle	r2, r7, r4
 800d8f6:	1bdb      	suble	r3, r3, r7
 800d8f8:	1936      	addle	r6, r6, r4
 800d8fa:	0fcf      	lsrs	r7, r1, #31
 800d8fc:	3801      	subs	r0, #1
 800d8fe:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800d902:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800d906:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800d90a:	d1f0      	bne.n	800d8ee <__ieee754_sqrt+0xb6>
 800d90c:	4604      	mov	r4, r0
 800d90e:	2720      	movs	r7, #32
 800d910:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800d914:	429a      	cmp	r2, r3
 800d916:	eb00 0e0c 	add.w	lr, r0, ip
 800d91a:	db02      	blt.n	800d922 <__ieee754_sqrt+0xea>
 800d91c:	d113      	bne.n	800d946 <__ieee754_sqrt+0x10e>
 800d91e:	458e      	cmp	lr, r1
 800d920:	d811      	bhi.n	800d946 <__ieee754_sqrt+0x10e>
 800d922:	f1be 0f00 	cmp.w	lr, #0
 800d926:	eb0e 000c 	add.w	r0, lr, ip
 800d92a:	da42      	bge.n	800d9b2 <__ieee754_sqrt+0x17a>
 800d92c:	2800      	cmp	r0, #0
 800d92e:	db40      	blt.n	800d9b2 <__ieee754_sqrt+0x17a>
 800d930:	f102 0801 	add.w	r8, r2, #1
 800d934:	1a9b      	subs	r3, r3, r2
 800d936:	458e      	cmp	lr, r1
 800d938:	bf88      	it	hi
 800d93a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800d93e:	eba1 010e 	sub.w	r1, r1, lr
 800d942:	4464      	add	r4, ip
 800d944:	4642      	mov	r2, r8
 800d946:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800d94a:	3f01      	subs	r7, #1
 800d94c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800d950:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800d954:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800d958:	d1dc      	bne.n	800d914 <__ieee754_sqrt+0xdc>
 800d95a:	4319      	orrs	r1, r3
 800d95c:	d01b      	beq.n	800d996 <__ieee754_sqrt+0x15e>
 800d95e:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800d9e4 <__ieee754_sqrt+0x1ac>
 800d962:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800d9e8 <__ieee754_sqrt+0x1b0>
 800d966:	e9da 0100 	ldrd	r0, r1, [sl]
 800d96a:	e9db 2300 	ldrd	r2, r3, [fp]
 800d96e:	f7f2 fc37 	bl	80001e0 <__aeabi_dsub>
 800d972:	e9da 8900 	ldrd	r8, r9, [sl]
 800d976:	4602      	mov	r2, r0
 800d978:	460b      	mov	r3, r1
 800d97a:	4640      	mov	r0, r8
 800d97c:	4649      	mov	r1, r9
 800d97e:	f7f3 f863 	bl	8000a48 <__aeabi_dcmple>
 800d982:	b140      	cbz	r0, 800d996 <__ieee754_sqrt+0x15e>
 800d984:	f1b4 3fff 	cmp.w	r4, #4294967295
 800d988:	e9da 0100 	ldrd	r0, r1, [sl]
 800d98c:	e9db 2300 	ldrd	r2, r3, [fp]
 800d990:	d111      	bne.n	800d9b6 <__ieee754_sqrt+0x17e>
 800d992:	3601      	adds	r6, #1
 800d994:	463c      	mov	r4, r7
 800d996:	1072      	asrs	r2, r6, #1
 800d998:	0863      	lsrs	r3, r4, #1
 800d99a:	07f1      	lsls	r1, r6, #31
 800d99c:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800d9a0:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800d9a4:	bf48      	it	mi
 800d9a6:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800d9aa:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800d9ae:	4618      	mov	r0, r3
 800d9b0:	e756      	b.n	800d860 <__ieee754_sqrt+0x28>
 800d9b2:	4690      	mov	r8, r2
 800d9b4:	e7be      	b.n	800d934 <__ieee754_sqrt+0xfc>
 800d9b6:	f7f2 fc15 	bl	80001e4 <__adddf3>
 800d9ba:	e9da 8900 	ldrd	r8, r9, [sl]
 800d9be:	4602      	mov	r2, r0
 800d9c0:	460b      	mov	r3, r1
 800d9c2:	4640      	mov	r0, r8
 800d9c4:	4649      	mov	r1, r9
 800d9c6:	f7f3 f835 	bl	8000a34 <__aeabi_dcmplt>
 800d9ca:	b120      	cbz	r0, 800d9d6 <__ieee754_sqrt+0x19e>
 800d9cc:	1ca0      	adds	r0, r4, #2
 800d9ce:	bf08      	it	eq
 800d9d0:	3601      	addeq	r6, #1
 800d9d2:	3402      	adds	r4, #2
 800d9d4:	e7df      	b.n	800d996 <__ieee754_sqrt+0x15e>
 800d9d6:	1c63      	adds	r3, r4, #1
 800d9d8:	f023 0401 	bic.w	r4, r3, #1
 800d9dc:	e7db      	b.n	800d996 <__ieee754_sqrt+0x15e>
 800d9de:	bf00      	nop
 800d9e0:	7ff00000 	.word	0x7ff00000
 800d9e4:	20000128 	.word	0x20000128
 800d9e8:	20000120 	.word	0x20000120
 800d9ec:	00000000 	.word	0x00000000

0800d9f0 <__ieee754_atan2>:
 800d9f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d9f4:	ec57 6b11 	vmov	r6, r7, d1
 800d9f8:	4273      	negs	r3, r6
 800d9fa:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 800db78 <__ieee754_atan2+0x188>
 800d9fe:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 800da02:	4333      	orrs	r3, r6
 800da04:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800da08:	4543      	cmp	r3, r8
 800da0a:	ec51 0b10 	vmov	r0, r1, d0
 800da0e:	4635      	mov	r5, r6
 800da10:	d809      	bhi.n	800da26 <__ieee754_atan2+0x36>
 800da12:	4244      	negs	r4, r0
 800da14:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800da18:	4304      	orrs	r4, r0
 800da1a:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800da1e:	4544      	cmp	r4, r8
 800da20:	468e      	mov	lr, r1
 800da22:	4681      	mov	r9, r0
 800da24:	d907      	bls.n	800da36 <__ieee754_atan2+0x46>
 800da26:	4632      	mov	r2, r6
 800da28:	463b      	mov	r3, r7
 800da2a:	f7f2 fbdb 	bl	80001e4 <__adddf3>
 800da2e:	ec41 0b10 	vmov	d0, r0, r1
 800da32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800da36:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 800da3a:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 800da3e:	4334      	orrs	r4, r6
 800da40:	d103      	bne.n	800da4a <__ieee754_atan2+0x5a>
 800da42:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800da46:	f7ff bd4f 	b.w	800d4e8 <atan>
 800da4a:	17bc      	asrs	r4, r7, #30
 800da4c:	f004 0402 	and.w	r4, r4, #2
 800da50:	ea53 0909 	orrs.w	r9, r3, r9
 800da54:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800da58:	d107      	bne.n	800da6a <__ieee754_atan2+0x7a>
 800da5a:	2c02      	cmp	r4, #2
 800da5c:	d05f      	beq.n	800db1e <__ieee754_atan2+0x12e>
 800da5e:	2c03      	cmp	r4, #3
 800da60:	d1e5      	bne.n	800da2e <__ieee754_atan2+0x3e>
 800da62:	a141      	add	r1, pc, #260	@ (adr r1, 800db68 <__ieee754_atan2+0x178>)
 800da64:	e9d1 0100 	ldrd	r0, r1, [r1]
 800da68:	e7e1      	b.n	800da2e <__ieee754_atan2+0x3e>
 800da6a:	4315      	orrs	r5, r2
 800da6c:	d106      	bne.n	800da7c <__ieee754_atan2+0x8c>
 800da6e:	f1be 0f00 	cmp.w	lr, #0
 800da72:	da5f      	bge.n	800db34 <__ieee754_atan2+0x144>
 800da74:	a13e      	add	r1, pc, #248	@ (adr r1, 800db70 <__ieee754_atan2+0x180>)
 800da76:	e9d1 0100 	ldrd	r0, r1, [r1]
 800da7a:	e7d8      	b.n	800da2e <__ieee754_atan2+0x3e>
 800da7c:	4542      	cmp	r2, r8
 800da7e:	d10f      	bne.n	800daa0 <__ieee754_atan2+0xb0>
 800da80:	4293      	cmp	r3, r2
 800da82:	f104 34ff 	add.w	r4, r4, #4294967295
 800da86:	d107      	bne.n	800da98 <__ieee754_atan2+0xa8>
 800da88:	2c02      	cmp	r4, #2
 800da8a:	d84c      	bhi.n	800db26 <__ieee754_atan2+0x136>
 800da8c:	4b34      	ldr	r3, [pc, #208]	@ (800db60 <__ieee754_atan2+0x170>)
 800da8e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800da92:	e9d3 0100 	ldrd	r0, r1, [r3]
 800da96:	e7ca      	b.n	800da2e <__ieee754_atan2+0x3e>
 800da98:	2c02      	cmp	r4, #2
 800da9a:	d848      	bhi.n	800db2e <__ieee754_atan2+0x13e>
 800da9c:	4b31      	ldr	r3, [pc, #196]	@ (800db64 <__ieee754_atan2+0x174>)
 800da9e:	e7f6      	b.n	800da8e <__ieee754_atan2+0x9e>
 800daa0:	4543      	cmp	r3, r8
 800daa2:	d0e4      	beq.n	800da6e <__ieee754_atan2+0x7e>
 800daa4:	1a9b      	subs	r3, r3, r2
 800daa6:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800daaa:	ea4f 5223 	mov.w	r2, r3, asr #20
 800daae:	da1e      	bge.n	800daee <__ieee754_atan2+0xfe>
 800dab0:	2f00      	cmp	r7, #0
 800dab2:	da01      	bge.n	800dab8 <__ieee754_atan2+0xc8>
 800dab4:	323c      	adds	r2, #60	@ 0x3c
 800dab6:	db1e      	blt.n	800daf6 <__ieee754_atan2+0x106>
 800dab8:	4632      	mov	r2, r6
 800daba:	463b      	mov	r3, r7
 800dabc:	f7f2 fe72 	bl	80007a4 <__aeabi_ddiv>
 800dac0:	ec41 0b10 	vmov	d0, r0, r1
 800dac4:	f7ff fea8 	bl	800d818 <fabs>
 800dac8:	f7ff fd0e 	bl	800d4e8 <atan>
 800dacc:	ec51 0b10 	vmov	r0, r1, d0
 800dad0:	2c01      	cmp	r4, #1
 800dad2:	d013      	beq.n	800dafc <__ieee754_atan2+0x10c>
 800dad4:	2c02      	cmp	r4, #2
 800dad6:	d015      	beq.n	800db04 <__ieee754_atan2+0x114>
 800dad8:	2c00      	cmp	r4, #0
 800dada:	d0a8      	beq.n	800da2e <__ieee754_atan2+0x3e>
 800dadc:	a318      	add	r3, pc, #96	@ (adr r3, 800db40 <__ieee754_atan2+0x150>)
 800dade:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dae2:	f7f2 fb7d 	bl	80001e0 <__aeabi_dsub>
 800dae6:	a318      	add	r3, pc, #96	@ (adr r3, 800db48 <__ieee754_atan2+0x158>)
 800dae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800daec:	e014      	b.n	800db18 <__ieee754_atan2+0x128>
 800daee:	a118      	add	r1, pc, #96	@ (adr r1, 800db50 <__ieee754_atan2+0x160>)
 800daf0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800daf4:	e7ec      	b.n	800dad0 <__ieee754_atan2+0xe0>
 800daf6:	2000      	movs	r0, #0
 800daf8:	2100      	movs	r1, #0
 800dafa:	e7e9      	b.n	800dad0 <__ieee754_atan2+0xe0>
 800dafc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800db00:	4619      	mov	r1, r3
 800db02:	e794      	b.n	800da2e <__ieee754_atan2+0x3e>
 800db04:	a30e      	add	r3, pc, #56	@ (adr r3, 800db40 <__ieee754_atan2+0x150>)
 800db06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db0a:	f7f2 fb69 	bl	80001e0 <__aeabi_dsub>
 800db0e:	4602      	mov	r2, r0
 800db10:	460b      	mov	r3, r1
 800db12:	a10d      	add	r1, pc, #52	@ (adr r1, 800db48 <__ieee754_atan2+0x158>)
 800db14:	e9d1 0100 	ldrd	r0, r1, [r1]
 800db18:	f7f2 fb62 	bl	80001e0 <__aeabi_dsub>
 800db1c:	e787      	b.n	800da2e <__ieee754_atan2+0x3e>
 800db1e:	a10a      	add	r1, pc, #40	@ (adr r1, 800db48 <__ieee754_atan2+0x158>)
 800db20:	e9d1 0100 	ldrd	r0, r1, [r1]
 800db24:	e783      	b.n	800da2e <__ieee754_atan2+0x3e>
 800db26:	a10c      	add	r1, pc, #48	@ (adr r1, 800db58 <__ieee754_atan2+0x168>)
 800db28:	e9d1 0100 	ldrd	r0, r1, [r1]
 800db2c:	e77f      	b.n	800da2e <__ieee754_atan2+0x3e>
 800db2e:	2000      	movs	r0, #0
 800db30:	2100      	movs	r1, #0
 800db32:	e77c      	b.n	800da2e <__ieee754_atan2+0x3e>
 800db34:	a106      	add	r1, pc, #24	@ (adr r1, 800db50 <__ieee754_atan2+0x160>)
 800db36:	e9d1 0100 	ldrd	r0, r1, [r1]
 800db3a:	e778      	b.n	800da2e <__ieee754_atan2+0x3e>
 800db3c:	f3af 8000 	nop.w
 800db40:	33145c07 	.word	0x33145c07
 800db44:	3ca1a626 	.word	0x3ca1a626
 800db48:	54442d18 	.word	0x54442d18
 800db4c:	400921fb 	.word	0x400921fb
 800db50:	54442d18 	.word	0x54442d18
 800db54:	3ff921fb 	.word	0x3ff921fb
 800db58:	54442d18 	.word	0x54442d18
 800db5c:	3fe921fb 	.word	0x3fe921fb
 800db60:	0800e0d0 	.word	0x0800e0d0
 800db64:	0800e0b8 	.word	0x0800e0b8
 800db68:	54442d18 	.word	0x54442d18
 800db6c:	c00921fb 	.word	0xc00921fb
 800db70:	54442d18 	.word	0x54442d18
 800db74:	bff921fb 	.word	0xbff921fb
 800db78:	7ff00000 	.word	0x7ff00000
 800db7c:	00000000 	.word	0x00000000

0800db80 <__ieee754_log>:
 800db80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db84:	ec51 0b10 	vmov	r0, r1, d0
 800db88:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800db8c:	b087      	sub	sp, #28
 800db8e:	460d      	mov	r5, r1
 800db90:	da26      	bge.n	800dbe0 <__ieee754_log+0x60>
 800db92:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800db96:	4303      	orrs	r3, r0
 800db98:	4602      	mov	r2, r0
 800db9a:	d10a      	bne.n	800dbb2 <__ieee754_log+0x32>
 800db9c:	49ce      	ldr	r1, [pc, #824]	@ (800ded8 <__ieee754_log+0x358>)
 800db9e:	2200      	movs	r2, #0
 800dba0:	2300      	movs	r3, #0
 800dba2:	2000      	movs	r0, #0
 800dba4:	f7f2 fdfe 	bl	80007a4 <__aeabi_ddiv>
 800dba8:	ec41 0b10 	vmov	d0, r0, r1
 800dbac:	b007      	add	sp, #28
 800dbae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dbb2:	2900      	cmp	r1, #0
 800dbb4:	da05      	bge.n	800dbc2 <__ieee754_log+0x42>
 800dbb6:	460b      	mov	r3, r1
 800dbb8:	f7f2 fb12 	bl	80001e0 <__aeabi_dsub>
 800dbbc:	2200      	movs	r2, #0
 800dbbe:	2300      	movs	r3, #0
 800dbc0:	e7f0      	b.n	800dba4 <__ieee754_log+0x24>
 800dbc2:	4bc6      	ldr	r3, [pc, #792]	@ (800dedc <__ieee754_log+0x35c>)
 800dbc4:	2200      	movs	r2, #0
 800dbc6:	f7f2 fcc3 	bl	8000550 <__aeabi_dmul>
 800dbca:	f06f 0335 	mvn.w	r3, #53	@ 0x35
 800dbce:	460d      	mov	r5, r1
 800dbd0:	4ac3      	ldr	r2, [pc, #780]	@ (800dee0 <__ieee754_log+0x360>)
 800dbd2:	4295      	cmp	r5, r2
 800dbd4:	dd06      	ble.n	800dbe4 <__ieee754_log+0x64>
 800dbd6:	4602      	mov	r2, r0
 800dbd8:	460b      	mov	r3, r1
 800dbda:	f7f2 fb03 	bl	80001e4 <__adddf3>
 800dbde:	e7e3      	b.n	800dba8 <__ieee754_log+0x28>
 800dbe0:	2300      	movs	r3, #0
 800dbe2:	e7f5      	b.n	800dbd0 <__ieee754_log+0x50>
 800dbe4:	152c      	asrs	r4, r5, #20
 800dbe6:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 800dbea:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800dbee:	441c      	add	r4, r3
 800dbf0:	f505 2315 	add.w	r3, r5, #610304	@ 0x95000
 800dbf4:	f603 7364 	addw	r3, r3, #3940	@ 0xf64
 800dbf8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800dbfc:	f083 527f 	eor.w	r2, r3, #1069547520	@ 0x3fc00000
 800dc00:	f482 1240 	eor.w	r2, r2, #3145728	@ 0x300000
 800dc04:	ea42 0105 	orr.w	r1, r2, r5
 800dc08:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800dc0c:	2200      	movs	r2, #0
 800dc0e:	4bb5      	ldr	r3, [pc, #724]	@ (800dee4 <__ieee754_log+0x364>)
 800dc10:	f7f2 fae6 	bl	80001e0 <__aeabi_dsub>
 800dc14:	1cab      	adds	r3, r5, #2
 800dc16:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dc1a:	2b02      	cmp	r3, #2
 800dc1c:	4682      	mov	sl, r0
 800dc1e:	468b      	mov	fp, r1
 800dc20:	f04f 0200 	mov.w	r2, #0
 800dc24:	dc53      	bgt.n	800dcce <__ieee754_log+0x14e>
 800dc26:	2300      	movs	r3, #0
 800dc28:	f7f2 fefa 	bl	8000a20 <__aeabi_dcmpeq>
 800dc2c:	b1d0      	cbz	r0, 800dc64 <__ieee754_log+0xe4>
 800dc2e:	2c00      	cmp	r4, #0
 800dc30:	f000 8120 	beq.w	800de74 <__ieee754_log+0x2f4>
 800dc34:	4620      	mov	r0, r4
 800dc36:	f7f2 fc21 	bl	800047c <__aeabi_i2d>
 800dc3a:	a391      	add	r3, pc, #580	@ (adr r3, 800de80 <__ieee754_log+0x300>)
 800dc3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc40:	4606      	mov	r6, r0
 800dc42:	460f      	mov	r7, r1
 800dc44:	f7f2 fc84 	bl	8000550 <__aeabi_dmul>
 800dc48:	a38f      	add	r3, pc, #572	@ (adr r3, 800de88 <__ieee754_log+0x308>)
 800dc4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc4e:	4604      	mov	r4, r0
 800dc50:	460d      	mov	r5, r1
 800dc52:	4630      	mov	r0, r6
 800dc54:	4639      	mov	r1, r7
 800dc56:	f7f2 fc7b 	bl	8000550 <__aeabi_dmul>
 800dc5a:	4602      	mov	r2, r0
 800dc5c:	460b      	mov	r3, r1
 800dc5e:	4620      	mov	r0, r4
 800dc60:	4629      	mov	r1, r5
 800dc62:	e7ba      	b.n	800dbda <__ieee754_log+0x5a>
 800dc64:	a38a      	add	r3, pc, #552	@ (adr r3, 800de90 <__ieee754_log+0x310>)
 800dc66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc6a:	4650      	mov	r0, sl
 800dc6c:	4659      	mov	r1, fp
 800dc6e:	f7f2 fc6f 	bl	8000550 <__aeabi_dmul>
 800dc72:	4602      	mov	r2, r0
 800dc74:	460b      	mov	r3, r1
 800dc76:	2000      	movs	r0, #0
 800dc78:	499b      	ldr	r1, [pc, #620]	@ (800dee8 <__ieee754_log+0x368>)
 800dc7a:	f7f2 fab1 	bl	80001e0 <__aeabi_dsub>
 800dc7e:	4652      	mov	r2, sl
 800dc80:	4606      	mov	r6, r0
 800dc82:	460f      	mov	r7, r1
 800dc84:	465b      	mov	r3, fp
 800dc86:	4650      	mov	r0, sl
 800dc88:	4659      	mov	r1, fp
 800dc8a:	f7f2 fc61 	bl	8000550 <__aeabi_dmul>
 800dc8e:	4602      	mov	r2, r0
 800dc90:	460b      	mov	r3, r1
 800dc92:	4630      	mov	r0, r6
 800dc94:	4639      	mov	r1, r7
 800dc96:	f7f2 fc5b 	bl	8000550 <__aeabi_dmul>
 800dc9a:	4606      	mov	r6, r0
 800dc9c:	460f      	mov	r7, r1
 800dc9e:	b914      	cbnz	r4, 800dca6 <__ieee754_log+0x126>
 800dca0:	4632      	mov	r2, r6
 800dca2:	463b      	mov	r3, r7
 800dca4:	e0a0      	b.n	800dde8 <__ieee754_log+0x268>
 800dca6:	4620      	mov	r0, r4
 800dca8:	f7f2 fbe8 	bl	800047c <__aeabi_i2d>
 800dcac:	a374      	add	r3, pc, #464	@ (adr r3, 800de80 <__ieee754_log+0x300>)
 800dcae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcb2:	4680      	mov	r8, r0
 800dcb4:	4689      	mov	r9, r1
 800dcb6:	f7f2 fc4b 	bl	8000550 <__aeabi_dmul>
 800dcba:	a373      	add	r3, pc, #460	@ (adr r3, 800de88 <__ieee754_log+0x308>)
 800dcbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcc0:	4604      	mov	r4, r0
 800dcc2:	460d      	mov	r5, r1
 800dcc4:	4640      	mov	r0, r8
 800dcc6:	4649      	mov	r1, r9
 800dcc8:	f7f2 fc42 	bl	8000550 <__aeabi_dmul>
 800dccc:	e0a5      	b.n	800de1a <__ieee754_log+0x29a>
 800dcce:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800dcd2:	f7f2 fa87 	bl	80001e4 <__adddf3>
 800dcd6:	4602      	mov	r2, r0
 800dcd8:	460b      	mov	r3, r1
 800dcda:	4650      	mov	r0, sl
 800dcdc:	4659      	mov	r1, fp
 800dcde:	f7f2 fd61 	bl	80007a4 <__aeabi_ddiv>
 800dce2:	e9cd 0100 	strd	r0, r1, [sp]
 800dce6:	4620      	mov	r0, r4
 800dce8:	f7f2 fbc8 	bl	800047c <__aeabi_i2d>
 800dcec:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dcf0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dcf4:	4610      	mov	r0, r2
 800dcf6:	4619      	mov	r1, r3
 800dcf8:	f7f2 fc2a 	bl	8000550 <__aeabi_dmul>
 800dcfc:	4602      	mov	r2, r0
 800dcfe:	460b      	mov	r3, r1
 800dd00:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800dd04:	f7f2 fc24 	bl	8000550 <__aeabi_dmul>
 800dd08:	a363      	add	r3, pc, #396	@ (adr r3, 800de98 <__ieee754_log+0x318>)
 800dd0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd0e:	4680      	mov	r8, r0
 800dd10:	4689      	mov	r9, r1
 800dd12:	f7f2 fc1d 	bl	8000550 <__aeabi_dmul>
 800dd16:	a362      	add	r3, pc, #392	@ (adr r3, 800dea0 <__ieee754_log+0x320>)
 800dd18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd1c:	f7f2 fa62 	bl	80001e4 <__adddf3>
 800dd20:	4642      	mov	r2, r8
 800dd22:	464b      	mov	r3, r9
 800dd24:	f7f2 fc14 	bl	8000550 <__aeabi_dmul>
 800dd28:	a35f      	add	r3, pc, #380	@ (adr r3, 800dea8 <__ieee754_log+0x328>)
 800dd2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd2e:	f7f2 fa59 	bl	80001e4 <__adddf3>
 800dd32:	4642      	mov	r2, r8
 800dd34:	464b      	mov	r3, r9
 800dd36:	f7f2 fc0b 	bl	8000550 <__aeabi_dmul>
 800dd3a:	a35d      	add	r3, pc, #372	@ (adr r3, 800deb0 <__ieee754_log+0x330>)
 800dd3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd40:	f7f2 fa50 	bl	80001e4 <__adddf3>
 800dd44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dd48:	f7f2 fc02 	bl	8000550 <__aeabi_dmul>
 800dd4c:	a35a      	add	r3, pc, #360	@ (adr r3, 800deb8 <__ieee754_log+0x338>)
 800dd4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd52:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dd56:	4640      	mov	r0, r8
 800dd58:	4649      	mov	r1, r9
 800dd5a:	f7f2 fbf9 	bl	8000550 <__aeabi_dmul>
 800dd5e:	a358      	add	r3, pc, #352	@ (adr r3, 800dec0 <__ieee754_log+0x340>)
 800dd60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd64:	f7f2 fa3e 	bl	80001e4 <__adddf3>
 800dd68:	4642      	mov	r2, r8
 800dd6a:	464b      	mov	r3, r9
 800dd6c:	f7f2 fbf0 	bl	8000550 <__aeabi_dmul>
 800dd70:	a355      	add	r3, pc, #340	@ (adr r3, 800dec8 <__ieee754_log+0x348>)
 800dd72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd76:	f7f2 fa35 	bl	80001e4 <__adddf3>
 800dd7a:	4642      	mov	r2, r8
 800dd7c:	464b      	mov	r3, r9
 800dd7e:	f7f2 fbe7 	bl	8000550 <__aeabi_dmul>
 800dd82:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 800dd86:	4602      	mov	r2, r0
 800dd88:	460b      	mov	r3, r1
 800dd8a:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 800dd8e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dd92:	f7f2 fa27 	bl	80001e4 <__adddf3>
 800dd96:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 800dd9a:	3551      	adds	r5, #81	@ 0x51
 800dd9c:	4335      	orrs	r5, r6
 800dd9e:	2d00      	cmp	r5, #0
 800dda0:	4680      	mov	r8, r0
 800dda2:	4689      	mov	r9, r1
 800dda4:	dd48      	ble.n	800de38 <__ieee754_log+0x2b8>
 800dda6:	4b50      	ldr	r3, [pc, #320]	@ (800dee8 <__ieee754_log+0x368>)
 800dda8:	2200      	movs	r2, #0
 800ddaa:	4650      	mov	r0, sl
 800ddac:	4659      	mov	r1, fp
 800ddae:	f7f2 fbcf 	bl	8000550 <__aeabi_dmul>
 800ddb2:	4652      	mov	r2, sl
 800ddb4:	465b      	mov	r3, fp
 800ddb6:	f7f2 fbcb 	bl	8000550 <__aeabi_dmul>
 800ddba:	4602      	mov	r2, r0
 800ddbc:	460b      	mov	r3, r1
 800ddbe:	4606      	mov	r6, r0
 800ddc0:	460f      	mov	r7, r1
 800ddc2:	4640      	mov	r0, r8
 800ddc4:	4649      	mov	r1, r9
 800ddc6:	f7f2 fa0d 	bl	80001e4 <__adddf3>
 800ddca:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ddce:	f7f2 fbbf 	bl	8000550 <__aeabi_dmul>
 800ddd2:	4680      	mov	r8, r0
 800ddd4:	4689      	mov	r9, r1
 800ddd6:	b964      	cbnz	r4, 800ddf2 <__ieee754_log+0x272>
 800ddd8:	4602      	mov	r2, r0
 800ddda:	460b      	mov	r3, r1
 800dddc:	4630      	mov	r0, r6
 800ddde:	4639      	mov	r1, r7
 800dde0:	f7f2 f9fe 	bl	80001e0 <__aeabi_dsub>
 800dde4:	4602      	mov	r2, r0
 800dde6:	460b      	mov	r3, r1
 800dde8:	4650      	mov	r0, sl
 800ddea:	4659      	mov	r1, fp
 800ddec:	f7f2 f9f8 	bl	80001e0 <__aeabi_dsub>
 800ddf0:	e6da      	b.n	800dba8 <__ieee754_log+0x28>
 800ddf2:	a323      	add	r3, pc, #140	@ (adr r3, 800de80 <__ieee754_log+0x300>)
 800ddf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddf8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ddfc:	f7f2 fba8 	bl	8000550 <__aeabi_dmul>
 800de00:	a321      	add	r3, pc, #132	@ (adr r3, 800de88 <__ieee754_log+0x308>)
 800de02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de06:	4604      	mov	r4, r0
 800de08:	460d      	mov	r5, r1
 800de0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800de0e:	f7f2 fb9f 	bl	8000550 <__aeabi_dmul>
 800de12:	4642      	mov	r2, r8
 800de14:	464b      	mov	r3, r9
 800de16:	f7f2 f9e5 	bl	80001e4 <__adddf3>
 800de1a:	4602      	mov	r2, r0
 800de1c:	460b      	mov	r3, r1
 800de1e:	4630      	mov	r0, r6
 800de20:	4639      	mov	r1, r7
 800de22:	f7f2 f9dd 	bl	80001e0 <__aeabi_dsub>
 800de26:	4652      	mov	r2, sl
 800de28:	465b      	mov	r3, fp
 800de2a:	f7f2 f9d9 	bl	80001e0 <__aeabi_dsub>
 800de2e:	4602      	mov	r2, r0
 800de30:	460b      	mov	r3, r1
 800de32:	4620      	mov	r0, r4
 800de34:	4629      	mov	r1, r5
 800de36:	e7d9      	b.n	800ddec <__ieee754_log+0x26c>
 800de38:	4602      	mov	r2, r0
 800de3a:	460b      	mov	r3, r1
 800de3c:	4650      	mov	r0, sl
 800de3e:	4659      	mov	r1, fp
 800de40:	f7f2 f9ce 	bl	80001e0 <__aeabi_dsub>
 800de44:	e9dd 2300 	ldrd	r2, r3, [sp]
 800de48:	f7f2 fb82 	bl	8000550 <__aeabi_dmul>
 800de4c:	4606      	mov	r6, r0
 800de4e:	460f      	mov	r7, r1
 800de50:	2c00      	cmp	r4, #0
 800de52:	f43f af25 	beq.w	800dca0 <__ieee754_log+0x120>
 800de56:	a30a      	add	r3, pc, #40	@ (adr r3, 800de80 <__ieee754_log+0x300>)
 800de58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de5c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800de60:	f7f2 fb76 	bl	8000550 <__aeabi_dmul>
 800de64:	a308      	add	r3, pc, #32	@ (adr r3, 800de88 <__ieee754_log+0x308>)
 800de66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de6a:	4604      	mov	r4, r0
 800de6c:	460d      	mov	r5, r1
 800de6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800de72:	e729      	b.n	800dcc8 <__ieee754_log+0x148>
 800de74:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 800ded0 <__ieee754_log+0x350>
 800de78:	e698      	b.n	800dbac <__ieee754_log+0x2c>
 800de7a:	bf00      	nop
 800de7c:	f3af 8000 	nop.w
 800de80:	fee00000 	.word	0xfee00000
 800de84:	3fe62e42 	.word	0x3fe62e42
 800de88:	35793c76 	.word	0x35793c76
 800de8c:	3dea39ef 	.word	0x3dea39ef
 800de90:	55555555 	.word	0x55555555
 800de94:	3fd55555 	.word	0x3fd55555
 800de98:	df3e5244 	.word	0xdf3e5244
 800de9c:	3fc2f112 	.word	0x3fc2f112
 800dea0:	96cb03de 	.word	0x96cb03de
 800dea4:	3fc74664 	.word	0x3fc74664
 800dea8:	94229359 	.word	0x94229359
 800deac:	3fd24924 	.word	0x3fd24924
 800deb0:	55555593 	.word	0x55555593
 800deb4:	3fe55555 	.word	0x3fe55555
 800deb8:	d078c69f 	.word	0xd078c69f
 800debc:	3fc39a09 	.word	0x3fc39a09
 800dec0:	1d8e78af 	.word	0x1d8e78af
 800dec4:	3fcc71c5 	.word	0x3fcc71c5
 800dec8:	9997fa04 	.word	0x9997fa04
 800decc:	3fd99999 	.word	0x3fd99999
	...
 800ded8:	c3500000 	.word	0xc3500000
 800dedc:	43500000 	.word	0x43500000
 800dee0:	7fefffff 	.word	0x7fefffff
 800dee4:	3ff00000 	.word	0x3ff00000
 800dee8:	3fe00000 	.word	0x3fe00000

0800deec <_init>:
 800deec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800deee:	bf00      	nop
 800def0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800def2:	bc08      	pop	{r3}
 800def4:	469e      	mov	lr, r3
 800def6:	4770      	bx	lr

0800def8 <_fini>:
 800def8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800defa:	bf00      	nop
 800defc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800defe:	bc08      	pop	{r3}
 800df00:	469e      	mov	lr, r3
 800df02:	4770      	bx	lr
