============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  01:53:09 pm
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (7533 ps) Late External Delay Assertion at pin out_smallest_idx[2][0]
          Group: reg2out
     Startpoint: (R) smallest_idx_curr_reg[2][index][0]/CK
          Clock: (R) clk
       Endpoint: (R) out_smallest_idx[2][0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-      50                  
     Required Time:=    7950                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    7533                  

Exceptions/Constraints:
  output_delay             2000            proj.sdc_line_17_59_1 

#--------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge       Cell         Fanout Trans Delay Arrival 
#                                                                                     (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  smallest_idx_curr_reg[2][index][0]/CK -       -     R     (arrival)            156     0     0       0 
  smallest_idx_curr_reg[2][index][0]/Q  -       CK->Q R     A2DFFQ_X0P5M_A9TL      3   271   417     417 
  out_smallest_idx[2][0]                -       -     R     (port)                 -     -     0     417 
#--------------------------------------------------------------------------------------------------------

