set ::env(PROJECT_NAME) spi
set ::env(DESIGN_TOP) simple_spi_top
set ::env(DESIGN_DIR) ./interface/spi/rtl/verilog
set ::env(TOP_VERILOG) ./interface/spi/rtl/verilog/spi_top.v
