m255
K3
13
cModel Technology
Z0 dC:\Users\pcons\Desktop\SOL1_MiniComputer\verilog
valu
Z1 DXx6 sv_std 3 std 0 22 F[19LRNL:5;XmIFh[XOPn1
Z2 !s100 O<?EZQ5?42O;6^]Z`LYjb2
Z3 IYW>DJLRA6J[HmWhQ[K3he0
Z4 VlUgJaHE>Tmi6iLF>OG5GE3
Z5 !s105 alu_sv_unit
S1
Z6 dC:\Users\pcons\Desktop\SOL1_MiniComputer\modelsim
Z7 w1671230350
Z8 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/alu.sv
Z9 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/alu.sv
L0 1
Z10 OV;L;10.1b;51
r1
31
Z11 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/alu.sv|
Z12 o-work work -sv -O0
Z13 !s108 1671299374.890000
Z14 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/alu.sv|
!i10b 1
!s85 0
!s101 -O0
vclock
R1
Z15 !s100 G9XMeP62]Cd;A8060ToeK0
Z16 Ic;1aEEK`V`<zHENo[A@Jl2
Z17 VaE]<7Odcjd4@m:=2>P=K61
Z18 !s105 clock_sv_unit
S1
R6
Z19 w1670968375
Z20 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/clock.sv
Z21 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/clock.sv
L0 1
R10
r1
31
Z22 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/clock.sv|
R12
Z23 !s108 1671299374.963000
Z24 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/clock.sv|
!i10b 1
!s85 0
!s101 -O0
vcpu_top
R1
Z25 DXx4 work 12 pa_microcode 0 22 ?g3@HlLP0_MJRI0^JN?851
Z26 DXx4 work 15 cpu_top_sv_unit 0 22 AjJJkX5;l`]jCXC_mB6520
Z27 VMjm1O`a`]NznV9eS1I1QM3
r1
31
Z28 !s100 SAOH`d<C0:cVEcKRQDD[_2
Z29 IcAaS4@NT^F;00G=3_l6ml3
Z30 !s105 cpu_top_sv_unit
S1
R6
Z31 w1671293117
Z32 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/cpu_top.sv
Z33 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/cpu_top.sv
L0 3
R10
Z34 !s108 1671298088.068000
Z35 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/cpu_top.sv|
Z36 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/cpu_top.sv|
R12
!s85 0
!i10b 1
!s101 -O0
Xcpu_top_sv_unit
R1
R25
Z37 VAjJJkX5;l`]jCXC_mB6520
r1
31
Z38 !s100 UmXJXYK@hI=S0V]^@To=l1
Z39 IAjJJkX5;l`]jCXC_mB6520
S1
R6
R31
R32
R33
L0 1
R10
R34
R35
R36
R12
!s85 0
!i10b 1
!i103 1
!s101 -O0
vmicrocode_sequencer
R1
Z40 DXx4 work 12 pa_microcode 0 22 LVQ<eW6WNJTB<^0GTT?cI3
Z41 DXx4 work 27 microcode_sequencer_sv_unit 0 22 C;m=OHAk>]mF_egknCaUS2
Z42 VD5MD0fZAkj@L5Rn7O@79]1
r1
31
Z43 I3o[]KiSITm2^Zn=V8b@Yc0
Z44 !s105 microcode_sequencer_sv_unit
S1
R6
Z45 w1671298264
Z46 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/microcode_sequencer.sv
Z47 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/microcode_sequencer.sv
L0 3
R10
Z48 !s108 1671298270.604000
Z49 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/microcode_sequencer.sv|
Z50 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/microcode_sequencer.sv|
R12
Z51 !s100 EL[a1Gm]`7ZbjFfCcC];N2
!s85 0
!i10b 1
!s101 -O0
Xmicrocode_sequencer_sv_unit
R1
R40
Z52 VC;m=OHAk>]mF_egknCaUS2
r1
31
Z53 !s100 dU5OAR[USO9KOfh5fWeRg1
Z54 IC;m=OHAk>]mF_egknCaUS2
S1
R6
R45
R46
R47
L0 1
R10
R48
R49
R50
R12
!s85 0
!i10b 1
!i103 1
!s101 -O0
Xpa_microcode
R1
Z55 !s100 L1hWOY:neQeU3=G1MiF9Q0
Z56 ILVQ<eW6WNJTB<^0GTT?cI3
Z57 VLVQ<eW6WNJTB<^0GTT?cI3
S1
R6
Z58 w1671297794
Z59 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/pa_microcode.sv
Z60 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/pa_microcode.sv
L0 1
R10
r1
31
Z61 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/pa_microcode.sv|
R12
!i10b 1
!s85 0
Z62 !s108 1671299375.207000
Z63 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/pa_microcode.sv|
!s101 -O0
vtestbench
R1
!i10b 1
Z64 !s100 b3Uamz0bH[2;kKT2ZoR1R2
Z65 I@zQ<IZ?o_KQ>B6gkBj5_j2
Z66 VhGfW:390DM[oDMzegDH9`2
Z67 !s105 testbench_sv_unit
S1
R6
Z68 w1671238481
Z69 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/testbench.sv
Z70 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/testbench.sv
L0 1
R10
r1
!s85 0
31
!s108 1671299375.319000
!s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/testbench.sv|
Z71 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/testbench.sv|
!s101 -O0
R12
