{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526452555087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526452555103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 15 23:35:54 2018 " "Processing started: Tue May 15 23:35:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526452555103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526452555103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part4 -c Part4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part4 -c Part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526452555103 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1526452555931 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1526452555931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_hex_helo.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_hex_helo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 New_Hex_HELO " "Found entity 1: New_Hex_HELO" {  } { { "New_Hex_HELO.sv" "" { Text "C:/UWT/TCES330/labs/HW4/Part4/New_Hex_HELO.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526452571681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526452571681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.sv 1 1 " "Found 1 design units, including 1 entities, in source file part4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Part4 " "Found entity 1: Part4" {  } { { "Part4.sv" "" { Text "C:/UWT/TCES330/labs/HW4/Part4/Part4.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526452571681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526452571681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3fsm.sv 2 2 " "Found 2 design units, including 2 entities, in source file part3fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Part3FSM " "Found entity 1: Part3FSM" {  } { { "Part3FSM.sv" "" { Text "C:/UWT/TCES330/labs/HW4/Part4/Part3FSM.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526452571681 ""} { "Info" "ISGN_ENTITY_NAME" "2 Part3FSM_testbench " "Found entity 2: Part3FSM_testbench" {  } { { "Part3FSM.sv" "" { Text "C:/UWT/TCES330/labs/HW4/Part4/Part3FSM.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526452571681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526452571681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "khzclock.sv 2 2 " "Found 2 design units, including 2 entities, in source file khzclock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KHzCLock " "Found entity 1: KHzCLock" {  } { { "KHzCLock.sv" "" { Text "C:/UWT/TCES330/labs/HW4/Part4/KHzCLock.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526452571681 ""} { "Info" "ISGN_ENTITY_NAME" "2 KHzCLock_testbench " "Found entity 2: KHzCLock_testbench" {  } { { "KHzCLock.sv" "" { Text "C:/UWT/TCES330/labs/HW4/Part4/KHzCLock.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526452571681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526452571681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_register.sv 2 2 " "Found 2 design units, including 2 entities, in source file four_bit_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Four_Bit_Register " "Found entity 1: Four_Bit_Register" {  } { { "Four_Bit_Register.sv" "" { Text "C:/UWT/TCES330/labs/HW4/Part4/Four_Bit_Register.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526452571697 ""} { "Info" "ISGN_ENTITY_NAME" "2 Four_Bit_Register_testbench " "Found entity 2: Four_Bit_Register_testbench" {  } { { "Four_Bit_Register.sv" "" { Text "C:/UWT/TCES330/labs/HW4/Part4/Four_Bit_Register.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526452571697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526452571697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop.sv 2 2 " "Found 2 design units, including 2 entities, in source file d_flip_flop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_flip_flop " "Found entity 1: D_flip_flop" {  } { { "D_flip_flop.sv" "" { Text "C:/UWT/TCES330/labs/HW4/Part4/D_flip_flop.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526452571697 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_flip_flop_testbench " "Found entity 2: D_flip_flop_testbench" {  } { { "D_flip_flop.sv" "" { Text "C:/UWT/TCES330/labs/HW4/Part4/D_flip_flop.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526452571697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526452571697 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part4 " "Elaborating entity \"Part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526452571744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KHzCLock KHzCLock:clock1 " "Elaborating entity \"KHzCLock\" for hierarchy \"KHzCLock:clock1\"" {  } { { "Part4.sv" "clock1" { Text "C:/UWT/TCES330/labs/HW4/Part4/Part4.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526452571760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Part3FSM Part3FSM:FSM1 " "Elaborating entity \"Part3FSM\" for hierarchy \"Part3FSM:FSM1\"" {  } { { "Part4.sv" "FSM1" { Text "C:/UWT/TCES330/labs/HW4/Part4/Part4.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526452571760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Part3FSM.sv(60) " "Verilog HDL assignment warning at Part3FSM.sv(60): truncated value with size 32 to match size of target (4)" {  } { { "Part3FSM.sv" "" { Text "C:/UWT/TCES330/labs/HW4/Part4/Part3FSM.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526452571760 "|Part4|Part3FSM:FSM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_Bit_Register Four_Bit_Register:R0 " "Elaborating entity \"Four_Bit_Register\" for hierarchy \"Four_Bit_Register:R0\"" {  } { { "Part4.sv" "R0" { Text "C:/UWT/TCES330/labs/HW4/Part4/Part4.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526452571760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flip_flop Four_Bit_Register:R0\|D_flip_flop:D0 " "Elaborating entity \"D_flip_flop\" for hierarchy \"Four_Bit_Register:R0\|D_flip_flop:D0\"" {  } { { "Four_Bit_Register.sv" "D0" { Text "C:/UWT/TCES330/labs/HW4/Part4/Four_Bit_Register.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526452571760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "New_Hex_HELO New_Hex_HELO:H0 " "Elaborating entity \"New_Hex_HELO\" for hierarchy \"New_Hex_HELO:H0\"" {  } { { "Part4.sv" "H0" { Text "C:/UWT/TCES330/labs/HW4/Part4/Part4.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526452571777 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1526452572681 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1526452573494 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526452573494 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "188 " "Implemented 188 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1526452573650 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1526452573650 ""} { "Info" "ICUT_CUT_TM_LCELLS" "130 " "Implemented 130 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1526452573650 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1526452573650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "698 " "Peak virtual memory: 698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526452573697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 15 23:36:13 2018 " "Processing ended: Tue May 15 23:36:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526452573697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526452573697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526452573697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526452573697 ""}
