// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="freq_serial,hls_ip_2016_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.450000,HLS_SYN_LAT=10346,HLS_SYN_TPT=none,HLS_SYN_MEM=6,HLS_SYN_DSP=2,HLS_SYN_FF=11090,HLS_SYN_LUT=19366}" *)

module freq_serial (
        ap_clk,
        ap_rst_n,
        s_axi_FREQ_PERIPH_BUS_AWVALID,
        s_axi_FREQ_PERIPH_BUS_AWREADY,
        s_axi_FREQ_PERIPH_BUS_AWADDR,
        s_axi_FREQ_PERIPH_BUS_WVALID,
        s_axi_FREQ_PERIPH_BUS_WREADY,
        s_axi_FREQ_PERIPH_BUS_WDATA,
        s_axi_FREQ_PERIPH_BUS_WSTRB,
        s_axi_FREQ_PERIPH_BUS_ARVALID,
        s_axi_FREQ_PERIPH_BUS_ARREADY,
        s_axi_FREQ_PERIPH_BUS_ARADDR,
        s_axi_FREQ_PERIPH_BUS_RVALID,
        s_axi_FREQ_PERIPH_BUS_RREADY,
        s_axi_FREQ_PERIPH_BUS_RDATA,
        s_axi_FREQ_PERIPH_BUS_RRESP,
        s_axi_FREQ_PERIPH_BUS_BVALID,
        s_axi_FREQ_PERIPH_BUS_BREADY,
        s_axi_FREQ_PERIPH_BUS_BRESP,
        interrupt
);

parameter    ap_ST_st1_fsm_0 = 6'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 6'b10;
parameter    ap_ST_pp0_stg1_fsm_2 = 6'b100;
parameter    ap_ST_st7_fsm_3 = 6'b1000;
parameter    ap_ST_st8_fsm_4 = 6'b10000;
parameter    ap_ST_st9_fsm_5 = 6'b100000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv44_0 = 44'b00000000000000000000000000000000000000000000;
parameter    ap_const_lv43_0 = 43'b0000000000000000000000000000000000000000000;
parameter    C_S_AXI_FREQ_PERIPH_BUS_DATA_WIDTH = 32;
parameter    ap_const_int64_8 = 8;
parameter    C_S_AXI_FREQ_PERIPH_BUS_ADDR_WIDTH = 11;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv3_7 = 3'b111;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_9 = 4'b1001;
parameter    ap_const_lv4_A = 4'b1010;
parameter    ap_const_lv4_B = 4'b1011;
parameter    ap_const_lv4_C = 4'b1100;
parameter    ap_const_lv4_D = 4'b1101;
parameter    ap_const_lv4_E = 4'b1110;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv44_1 = 44'b1;
parameter    ap_const_lv32_10003 = 32'b10000000000000011;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv43_1 = 43'b1;
parameter    ap_const_lv6_20 = 6'b100000;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv32_2B = 32'b101011;
parameter    ap_const_lv7_60 = 7'b1100000;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv32_2A = 32'b101010;
parameter    ap_const_lv7_70 = 7'b1110000;

parameter C_S_AXI_FREQ_PERIPH_BUS_WSTRB_WIDTH = (C_S_AXI_FREQ_PERIPH_BUS_DATA_WIDTH / ap_const_int64_8);
parameter C_S_AXI_WSTRB_WIDTH = (C_S_AXI_DATA_WIDTH / ap_const_int64_8);

input   ap_clk;
input   ap_rst_n;
input   s_axi_FREQ_PERIPH_BUS_AWVALID;
output   s_axi_FREQ_PERIPH_BUS_AWREADY;
input  [C_S_AXI_FREQ_PERIPH_BUS_ADDR_WIDTH - 1 : 0] s_axi_FREQ_PERIPH_BUS_AWADDR;
input   s_axi_FREQ_PERIPH_BUS_WVALID;
output   s_axi_FREQ_PERIPH_BUS_WREADY;
input  [C_S_AXI_FREQ_PERIPH_BUS_DATA_WIDTH - 1 : 0] s_axi_FREQ_PERIPH_BUS_WDATA;
input  [C_S_AXI_FREQ_PERIPH_BUS_WSTRB_WIDTH - 1 : 0] s_axi_FREQ_PERIPH_BUS_WSTRB;
input   s_axi_FREQ_PERIPH_BUS_ARVALID;
output   s_axi_FREQ_PERIPH_BUS_ARREADY;
input  [C_S_AXI_FREQ_PERIPH_BUS_ADDR_WIDTH - 1 : 0] s_axi_FREQ_PERIPH_BUS_ARADDR;
output   s_axi_FREQ_PERIPH_BUS_RVALID;
input   s_axi_FREQ_PERIPH_BUS_RREADY;
output  [C_S_AXI_FREQ_PERIPH_BUS_DATA_WIDTH - 1 : 0] s_axi_FREQ_PERIPH_BUS_RDATA;
output  [1:0] s_axi_FREQ_PERIPH_BUS_RRESP;
output   s_axi_FREQ_PERIPH_BUS_BVALID;
input   s_axi_FREQ_PERIPH_BUS_BREADY;
output  [1:0] s_axi_FREQ_PERIPH_BUS_BRESP;
output   interrupt;

reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_23;
reg    ap_ready;
wire   [4:0] freqStream_V_address0;
reg    freqStream_V_ce0;
reg    freqStream_V_we0;
wire   [31:0] freqStream_V_d0;
wire   [6:0] serialTwoStream_V_address0;
reg    serialTwoStream_V_ce0;
reg    serialTwoStream_V_we0;
wire   [31:0] serialTwoStream_V_d0;
wire   [6:0] serialThreeStream_V_address0;
reg    serialThreeStream_V_ce0;
reg    serialThreeStream_V_we0;
wire   [31:0] serialThreeStream_V_d0;
wire   [31:0] seed_V;
wire   [43:0] n_V;
wire   [0:0] offset_V;
reg   [43:0] freqCount_V_0;
reg   [43:0] freqCount_V_1;
reg   [43:0] freqCount_V_2;
reg   [43:0] freqCount_V_3;
reg   [43:0] freqCount_V_4;
reg   [43:0] freqCount_V_5;
reg   [43:0] freqCount_V_6;
reg   [43:0] freqCount_V_7;
reg   [43:0] freqCount_V_8;
reg   [43:0] freqCount_V_9;
reg   [43:0] freqCount_V_10;
reg   [43:0] freqCount_V_11;
reg   [43:0] freqCount_V_12;
reg   [43:0] freqCount_V_13;
reg   [43:0] freqCount_V_14;
reg   [43:0] freqCount_V_15;
reg   [43:0] freqCount_V_16;
reg   [43:0] freqCount_V_17;
reg   [43:0] freqCount_V_18;
reg   [43:0] freqCount_V_19;
reg   [43:0] freqCount_V_20;
reg   [43:0] freqCount_V_21;
reg   [43:0] freqCount_V_22;
reg   [43:0] freqCount_V_23;
reg   [43:0] freqCount_V_24;
reg   [43:0] freqCount_V_25;
reg   [43:0] freqCount_V_26;
reg   [43:0] freqCount_V_27;
reg   [43:0] freqCount_V_28;
reg   [43:0] freqCount_V_29;
reg   [43:0] freqCount_V_30;
reg   [43:0] freqCount_V_31;
reg   [42:0] serialTwoCount_V_0;
reg   [42:0] serialTwoCount_V_1;
reg   [42:0] serialTwoCount_V_2;
reg   [42:0] serialTwoCount_V_3;
reg   [42:0] serialTwoCount_V_4;
reg   [42:0] serialTwoCount_V_5;
reg   [42:0] serialTwoCount_V_6;
reg   [42:0] serialTwoCount_V_7;
reg   [42:0] serialTwoCount_V_8;
reg   [42:0] serialTwoCount_V_9;
reg   [42:0] serialTwoCount_V_10;
reg   [42:0] serialTwoCount_V_11;
reg   [42:0] serialTwoCount_V_12;
reg   [42:0] serialTwoCount_V_13;
reg   [42:0] serialTwoCount_V_14;
reg   [42:0] serialTwoCount_V_15;
reg   [42:0] serialTwoCount_V_16;
reg   [42:0] serialTwoCount_V_17;
reg   [42:0] serialTwoCount_V_18;
reg   [42:0] serialTwoCount_V_19;
reg   [42:0] serialTwoCount_V_20;
reg   [42:0] serialTwoCount_V_21;
reg   [42:0] serialTwoCount_V_22;
reg   [42:0] serialTwoCount_V_23;
reg   [42:0] serialTwoCount_V_24;
reg   [42:0] serialTwoCount_V_25;
reg   [42:0] serialTwoCount_V_26;
reg   [42:0] serialTwoCount_V_27;
reg   [42:0] serialTwoCount_V_28;
reg   [42:0] serialTwoCount_V_29;
reg   [42:0] serialTwoCount_V_30;
reg   [42:0] serialTwoCount_V_31;
reg   [42:0] serialTwoCount_V_32;
reg   [42:0] serialTwoCount_V_33;
reg   [42:0] serialTwoCount_V_34;
reg   [42:0] serialTwoCount_V_35;
reg   [42:0] serialTwoCount_V_36;
reg   [42:0] serialTwoCount_V_37;
reg   [42:0] serialTwoCount_V_38;
reg   [42:0] serialTwoCount_V_39;
reg   [42:0] serialTwoCount_V_40;
reg   [42:0] serialTwoCount_V_41;
reg   [42:0] serialTwoCount_V_42;
reg   [42:0] serialTwoCount_V_43;
reg   [42:0] serialTwoCount_V_44;
reg   [42:0] serialTwoCount_V_45;
reg   [42:0] serialTwoCount_V_46;
reg   [42:0] serialTwoCount_V_47;
reg   [42:0] serialTwoCount_V_48;
reg   [42:0] serialTwoCount_V_49;
reg   [42:0] serialTwoCount_V_50;
reg   [42:0] serialTwoCount_V_51;
reg   [42:0] serialTwoCount_V_52;
reg   [42:0] serialTwoCount_V_53;
reg   [42:0] serialTwoCount_V_54;
reg   [42:0] serialTwoCount_V_55;
reg   [42:0] serialTwoCount_V_56;
reg   [42:0] serialTwoCount_V_57;
reg   [42:0] serialTwoCount_V_58;
reg   [42:0] serialTwoCount_V_59;
reg   [42:0] serialTwoCount_V_60;
reg   [42:0] serialTwoCount_V_61;
reg   [42:0] serialTwoCount_V_62;
reg   [42:0] serialTwoCount_V_63;
reg   [42:0] serialTwoCount_V_64;
reg   [42:0] serialTwoCount_V_65;
reg   [42:0] serialTwoCount_V_66;
reg   [42:0] serialTwoCount_V_67;
reg   [42:0] serialTwoCount_V_68;
reg   [42:0] serialTwoCount_V_69;
reg   [42:0] serialTwoCount_V_70;
reg   [42:0] serialTwoCount_V_71;
reg   [42:0] serialTwoCount_V_72;
reg   [42:0] serialTwoCount_V_73;
reg   [42:0] serialTwoCount_V_74;
reg   [42:0] serialTwoCount_V_75;
reg   [42:0] serialTwoCount_V_76;
reg   [42:0] serialTwoCount_V_77;
reg   [42:0] serialTwoCount_V_78;
reg   [42:0] serialTwoCount_V_79;
reg   [42:0] serialTwoCount_V_80;
reg   [42:0] serialTwoCount_V_81;
reg   [42:0] serialTwoCount_V_82;
reg   [42:0] serialTwoCount_V_83;
reg   [42:0] serialTwoCount_V_84;
reg   [42:0] serialTwoCount_V_85;
reg   [42:0] serialTwoCount_V_86;
reg   [42:0] serialTwoCount_V_87;
reg   [42:0] serialTwoCount_V_88;
reg   [42:0] serialTwoCount_V_89;
reg   [42:0] serialTwoCount_V_90;
reg   [42:0] serialTwoCount_V_91;
reg   [42:0] serialTwoCount_V_92;
reg   [42:0] serialTwoCount_V_93;
reg   [42:0] serialTwoCount_V_95;
reg   [42:0] serialThreeCount_V_0;
reg   [42:0] serialThreeCount_V_1;
reg   [42:0] serialThreeCount_V_2;
reg   [42:0] serialThreeCount_V_3;
reg   [42:0] serialThreeCount_V_4;
reg   [42:0] serialThreeCount_V_5;
reg   [42:0] serialThreeCount_V_6;
reg   [42:0] serialThreeCount_V_7;
reg   [42:0] serialThreeCount_V_8;
reg   [42:0] serialThreeCount_V_9;
reg   [42:0] serialThreeCount_V_10;
reg   [42:0] serialThreeCount_V_11;
reg   [42:0] serialThreeCount_V_12;
reg   [42:0] serialThreeCount_V_13;
reg   [42:0] serialThreeCount_V_14;
reg   [42:0] serialThreeCount_V_15;
reg   [42:0] serialThreeCount_V_16;
reg   [42:0] serialThreeCount_V_17;
reg   [42:0] serialThreeCount_V_18;
reg   [42:0] serialThreeCount_V_19;
reg   [42:0] serialThreeCount_V_20;
reg   [42:0] serialThreeCount_V_21;
reg   [42:0] serialThreeCount_V_22;
reg   [42:0] serialThreeCount_V_23;
reg   [42:0] serialThreeCount_V_24;
reg   [42:0] serialThreeCount_V_25;
reg   [42:0] serialThreeCount_V_26;
reg   [42:0] serialThreeCount_V_27;
reg   [42:0] serialThreeCount_V_28;
reg   [42:0] serialThreeCount_V_29;
reg   [42:0] serialThreeCount_V_30;
reg   [42:0] serialThreeCount_V_31;
reg   [42:0] serialThreeCount_V_32;
reg   [42:0] serialThreeCount_V_33;
reg   [42:0] serialThreeCount_V_34;
reg   [42:0] serialThreeCount_V_35;
reg   [42:0] serialThreeCount_V_36;
reg   [42:0] serialThreeCount_V_37;
reg   [42:0] serialThreeCount_V_38;
reg   [42:0] serialThreeCount_V_39;
reg   [42:0] serialThreeCount_V_40;
reg   [42:0] serialThreeCount_V_41;
reg   [42:0] serialThreeCount_V_42;
reg   [42:0] serialThreeCount_V_43;
reg   [42:0] serialThreeCount_V_44;
reg   [42:0] serialThreeCount_V_45;
reg   [42:0] serialThreeCount_V_46;
reg   [42:0] serialThreeCount_V_47;
reg   [42:0] serialThreeCount_V_48;
reg   [42:0] serialThreeCount_V_49;
reg   [42:0] serialThreeCount_V_50;
reg   [42:0] serialThreeCount_V_51;
reg   [42:0] serialThreeCount_V_52;
reg   [42:0] serialThreeCount_V_53;
reg   [42:0] serialThreeCount_V_54;
reg   [42:0] serialThreeCount_V_55;
reg   [42:0] serialThreeCount_V_56;
reg   [42:0] serialThreeCount_V_57;
reg   [42:0] serialThreeCount_V_58;
reg   [42:0] serialThreeCount_V_59;
reg   [42:0] serialThreeCount_V_60;
reg   [42:0] serialThreeCount_V_61;
reg   [42:0] serialThreeCount_V_62;
reg   [42:0] serialThreeCount_V_63;
reg   [42:0] serialThreeCount_V_64;
reg   [42:0] serialThreeCount_V_65;
reg   [42:0] serialThreeCount_V_66;
reg   [42:0] serialThreeCount_V_67;
reg   [42:0] serialThreeCount_V_68;
reg   [42:0] serialThreeCount_V_69;
reg   [42:0] serialThreeCount_V_70;
reg   [42:0] serialThreeCount_V_71;
reg   [42:0] serialThreeCount_V_72;
reg   [42:0] serialThreeCount_V_73;
reg   [42:0] serialThreeCount_V_74;
reg   [42:0] serialThreeCount_V_75;
reg   [42:0] serialThreeCount_V_76;
reg   [42:0] serialThreeCount_V_77;
reg   [42:0] serialThreeCount_V_78;
reg   [42:0] serialThreeCount_V_79;
reg   [42:0] serialThreeCount_V_80;
reg   [42:0] serialThreeCount_V_81;
reg   [42:0] serialThreeCount_V_82;
reg   [42:0] serialThreeCount_V_83;
reg   [42:0] serialThreeCount_V_84;
reg   [42:0] serialThreeCount_V_85;
reg   [42:0] serialThreeCount_V_86;
reg   [42:0] serialThreeCount_V_87;
reg   [42:0] serialThreeCount_V_88;
reg   [42:0] serialThreeCount_V_89;
reg   [42:0] serialThreeCount_V_90;
reg   [42:0] serialThreeCount_V_91;
reg   [42:0] serialThreeCount_V_92;
reg   [42:0] serialThreeCount_V_93;
reg   [42:0] serialThreeCount_V_94;
reg   [42:0] serialThreeCount_V_95;
reg   [42:0] serialThreeCount_V_96;
reg   [42:0] serialThreeCount_V_97;
reg   [42:0] serialThreeCount_V_98;
reg   [42:0] serialThreeCount_V_99;
reg   [42:0] serialThreeCount_V_100;
reg   [42:0] serialThreeCount_V_101;
reg   [42:0] serialThreeCount_V_102;
reg   [42:0] serialThreeCount_V_103;
reg   [42:0] serialThreeCount_V_104;
reg   [42:0] serialThreeCount_V_105;
reg   [42:0] serialThreeCount_V_106;
reg   [42:0] serialThreeCount_V_107;
reg   [42:0] serialThreeCount_V_108;
reg   [42:0] serialThreeCount_V_109;
reg   [42:0] serialThreeCount_V_110;
reg   [42:0] serialThreeCount_V_111;
reg  signed [31:0] r_V_209_reg_754;
reg   [0:0] enableTwoSerial_reg_764;
reg   [43:0] i_reg_776;
reg   [43:0] n_V_read_reg_6864;
wire   [1:0] tmp_1_fu_1785_p2;
reg   [1:0] tmp_1_reg_6874;
wire   [31:0] tmp_2_fu_1799_p1;
reg   [31:0] tmp_2_reg_6881;
wire   [30:0] tmp_170_cast_fu_1803_p1;
reg   [30:0] tmp_170_cast_reg_6887;
wire   [31:0] tmp_67_fu_1815_p1;
reg   [31:0] tmp_67_reg_6892;
wire   [30:0] tmp_213_cast_fu_1819_p1;
reg   [30:0] tmp_213_cast_reg_6898;
wire   [31:0] tmp_72_fu_1831_p1;
reg   [31:0] tmp_72_reg_6903;
wire   [30:0] tmp_256_cast_fu_1835_p1;
reg   [30:0] tmp_256_cast_reg_6909;
wire   [31:0] tmp_77_fu_1847_p1;
reg   [31:0] tmp_77_reg_6914;
wire   [30:0] tmp_299_cast_fu_1851_p1;
reg   [30:0] tmp_299_cast_reg_6920;
wire   [31:0] tmp_166_fu_1863_p1;
reg   [31:0] tmp_166_reg_6925;
wire   [30:0] tmp_342_cast_fu_1867_p1;
reg   [30:0] tmp_342_cast_reg_6931;
wire   [31:0] tmp_169_fu_1879_p1;
reg   [31:0] tmp_169_reg_6936;
wire   [30:0] tmp_384_cast_fu_1883_p1;
reg   [30:0] tmp_384_cast_reg_6942;
wire   [31:0] tmp_170_fu_1895_p1;
reg   [31:0] tmp_170_reg_6947;
wire   [30:0] tmp_426_cast_fu_1899_p1;
reg   [30:0] tmp_426_cast_reg_6953;
wire   [31:0] tmp_175_fu_1911_p1;
reg   [31:0] tmp_175_reg_6958;
wire   [30:0] tmp_468_cast_fu_1915_p1;
reg   [30:0] tmp_468_cast_reg_6964;
wire   [31:0] tmp_176_fu_1927_p1;
reg   [31:0] tmp_176_reg_6969;
wire   [30:0] tmp_510_cast_fu_1931_p1;
reg   [30:0] tmp_510_cast_reg_6975;
wire   [31:0] tmp_179_fu_1943_p1;
reg   [31:0] tmp_179_reg_6980;
wire   [30:0] tmp_552_cast_fu_1947_p1;
reg   [30:0] tmp_552_cast_reg_6986;
wire   [31:0] tmp_180_fu_1959_p1;
reg   [31:0] tmp_180_reg_6991;
wire   [30:0] tmp_594_cast_fu_1963_p1;
reg   [30:0] tmp_594_cast_reg_6997;
wire   [31:0] tmp_181_fu_1975_p1;
reg   [31:0] tmp_181_reg_7002;
wire   [30:0] tmp_636_cast_fu_1979_p1;
reg   [30:0] tmp_636_cast_reg_7008;
wire   [31:0] tmp_182_fu_1991_p1;
reg   [31:0] tmp_182_reg_7013;
wire   [30:0] tmp_678_cast_fu_1995_p1;
reg   [30:0] tmp_678_cast_reg_7019;
wire   [31:0] tmp_183_fu_2007_p1;
reg   [31:0] tmp_183_reg_7024;
wire   [30:0] tmp_720_cast_fu_2011_p1;
reg   [30:0] tmp_720_cast_reg_7030;
wire   [31:0] tmp_184_fu_2023_p1;
reg   [31:0] tmp_184_reg_7035;
wire   [30:0] tmp_762_cast_fu_2027_p1;
reg   [30:0] tmp_762_cast_reg_7041;
wire   [0:0] exitcond3_fu_2034_p2;
reg   [0:0] exitcond3_reg_7046;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_410;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it2;
wire   [43:0] i_4_fu_2039_p2;
reg   [43:0] i_4_reg_7050;
wire   [0:0] tmp_168_fu_2064_p2;
reg   [0:0] tmp_168_reg_7055;
reg   [0:0] ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1;
wire   [0:0] tmp_172_fu_2080_p2;
reg   [0:0] tmp_172_reg_7059;
wire   [0:0] tmp_399_fu_2091_p1;
reg   [0:0] tmp_399_reg_7063;
reg   [0:0] ap_reg_ppstg_tmp_399_reg_7063_pp0_iter1;
wire   [0:0] tmp_402_fu_2100_p1;
reg   [0:0] tmp_402_reg_7067;
reg   [0:0] ap_reg_ppstg_tmp_402_reg_7067_pp0_iter1;
wire   [0:0] tmp_405_fu_2109_p1;
reg   [0:0] tmp_405_reg_7071;
reg   [0:0] ap_reg_ppstg_tmp_405_reg_7071_pp0_iter1;
wire   [0:0] tmp_408_fu_2118_p1;
reg   [0:0] tmp_408_reg_7075;
reg   [0:0] ap_reg_ppstg_tmp_408_reg_7075_pp0_iter1;
wire   [0:0] tmp_411_fu_2127_p1;
reg   [0:0] tmp_411_reg_7079;
reg   [0:0] ap_reg_ppstg_tmp_411_reg_7079_pp0_iter1;
wire   [0:0] tmp_414_fu_2136_p1;
reg   [0:0] tmp_414_reg_7083;
reg   [0:0] ap_reg_ppstg_tmp_414_reg_7083_pp0_iter1;
wire   [0:0] tmp_417_fu_2145_p1;
reg   [0:0] tmp_417_reg_7087;
reg   [0:0] ap_reg_ppstg_tmp_417_reg_7087_pp0_iter1;
wire   [0:0] tmp_420_fu_2154_p1;
reg   [0:0] tmp_420_reg_7091;
reg   [0:0] ap_reg_ppstg_tmp_420_reg_7091_pp0_iter1;
wire   [0:0] tmp_423_fu_2163_p1;
reg   [0:0] tmp_423_reg_7095;
reg   [0:0] ap_reg_ppstg_tmp_423_reg_7095_pp0_iter1;
wire   [0:0] tmp_426_fu_2172_p1;
reg   [0:0] tmp_426_reg_7099;
reg   [0:0] ap_reg_ppstg_tmp_426_reg_7099_pp0_iter1;
wire   [0:0] tmp_429_fu_2181_p1;
reg   [0:0] tmp_429_reg_7103;
reg   [0:0] ap_reg_ppstg_tmp_429_reg_7103_pp0_iter1;
wire   [0:0] tmp_432_fu_2190_p1;
reg   [0:0] tmp_432_reg_7107;
reg   [0:0] ap_reg_ppstg_tmp_432_reg_7107_pp0_iter1;
wire   [0:0] tmp_435_fu_2199_p1;
reg   [0:0] tmp_435_reg_7111;
reg   [0:0] ap_reg_ppstg_tmp_435_reg_7111_pp0_iter1;
wire   [0:0] tmp_438_fu_2208_p1;
reg   [0:0] tmp_438_reg_7115;
reg   [0:0] ap_reg_ppstg_tmp_438_reg_7115_pp0_iter1;
wire   [0:0] tmp_441_fu_2217_p1;
reg   [0:0] tmp_441_reg_7119;
reg   [0:0] ap_reg_ppstg_tmp_441_reg_7119_pp0_iter1;
wire   [0:0] phitmp2_fu_2221_p2;
reg   [0:0] phitmp2_reg_7123;
wire   [0:0] r_V_16_fu_2236_p1;
reg   [0:0] r_V_16_reg_7128;
reg    ap_sig_cseq_ST_pp0_stg1_fsm_2;
reg    ap_sig_506;
reg   [0:0] tmp_338_reg_7132;
reg   [0:0] tmp_340_reg_7136;
reg   [0:0] tmp_342_reg_7140;
reg   [0:0] tmp_344_reg_7144;
reg   [0:0] tmp_346_reg_7148;
reg   [0:0] tmp_348_reg_7152;
reg   [0:0] tmp_350_reg_7156;
reg   [0:0] tmp_352_reg_7160;
reg   [0:0] tmp_354_reg_7164;
reg   [0:0] tmp_356_reg_7168;
reg   [0:0] tmp_358_reg_7172;
reg   [0:0] tmp_360_reg_7176;
reg   [0:0] tmp_362_reg_7180;
reg   [0:0] tmp_364_reg_7184;
reg   [0:0] tmp_366_reg_7188;
reg   [0:0] tmp_368_reg_7192;
reg   [0:0] tmp_370_reg_7196;
reg   [0:0] tmp_372_reg_7200;
reg   [0:0] tmp_374_reg_7204;
reg   [0:0] tmp_376_reg_7208;
reg   [0:0] tmp_378_reg_7212;
reg   [0:0] tmp_380_reg_7216;
reg   [0:0] tmp_382_reg_7220;
reg   [0:0] tmp_384_reg_7224;
reg   [0:0] tmp_386_reg_7228;
reg   [0:0] tmp_388_reg_7232;
reg   [0:0] tmp_390_reg_7236;
reg   [0:0] tmp_392_reg_7240;
reg   [0:0] tmp_394_reg_7244;
reg   [0:0] tmp_396_reg_7248;
wire   [0:0] tmp_174_fu_3277_p2;
reg   [0:0] tmp_174_reg_7255;
wire   [0:0] tmp_400_fu_3288_p1;
reg   [0:0] tmp_400_reg_7259;
wire   [0:0] tmp_403_fu_3297_p1;
reg   [0:0] tmp_403_reg_7263;
wire   [0:0] tmp_406_fu_3306_p1;
reg   [0:0] tmp_406_reg_7267;
wire   [0:0] tmp_409_fu_3315_p1;
reg   [0:0] tmp_409_reg_7271;
wire   [0:0] tmp_412_fu_3324_p1;
reg   [0:0] tmp_412_reg_7275;
wire   [0:0] tmp_415_fu_3333_p1;
reg   [0:0] tmp_415_reg_7279;
wire   [0:0] tmp_418_fu_3342_p1;
reg   [0:0] tmp_418_reg_7283;
wire   [0:0] tmp_421_fu_3351_p1;
reg   [0:0] tmp_421_reg_7287;
wire   [0:0] tmp_424_fu_3360_p1;
reg   [0:0] tmp_424_reg_7291;
reg   [0:0] ap_reg_ppstg_tmp_424_reg_7291_pp0_iter1;
wire   [0:0] tmp_427_fu_3369_p1;
reg   [0:0] tmp_427_reg_7295;
reg   [0:0] ap_reg_ppstg_tmp_427_reg_7295_pp0_iter1;
wire   [0:0] tmp_430_fu_3378_p1;
reg   [0:0] tmp_430_reg_7299;
reg   [0:0] ap_reg_ppstg_tmp_430_reg_7299_pp0_iter1;
wire   [0:0] tmp_433_fu_3387_p1;
reg   [0:0] tmp_433_reg_7303;
reg   [0:0] ap_reg_ppstg_tmp_433_reg_7303_pp0_iter1;
wire   [0:0] tmp_436_fu_3396_p1;
reg   [0:0] tmp_436_reg_7307;
reg   [0:0] ap_reg_ppstg_tmp_436_reg_7307_pp0_iter1;
wire   [0:0] tmp_439_fu_3405_p1;
reg   [0:0] tmp_439_reg_7311;
reg   [0:0] ap_reg_ppstg_tmp_439_reg_7311_pp0_iter1;
wire   [0:0] tmp_442_fu_3414_p1;
reg   [0:0] tmp_442_reg_7315;
reg   [0:0] ap_reg_ppstg_tmp_442_reg_7315_pp0_iter1;
wire   [30:0] tmp_336_fu_3426_p1;
reg   [30:0] tmp_336_reg_7322;
wire   [31:0] agg_result_V_i_cast_fu_3430_p1;
wire   [5:0] i_1_fu_6271_p2;
reg    ap_sig_cseq_ST_st7_fsm_3;
reg    ap_sig_638;
wire   [6:0] i_2_fu_6373_p2;
reg    ap_sig_cseq_ST_st8_fsm_4;
reg    ap_sig_647;
wire   [6:0] i_3_fu_6599_p2;
reg    ap_sig_cseq_ST_st9_fsm_5;
reg    ap_sig_656;
reg  signed [31:0] r_V_209_phi_fu_757_p4;
reg   [0:0] enableTwoSerial_phi_fu_768_p4;
reg   [43:0] i_phi_fu_780_p4;
reg   [5:0] i1_reg_787;
wire   [0:0] exitcond1_fu_6265_p2;
reg   [6:0] i2_reg_798;
wire   [0:0] exitcond2_fu_6367_p2;
reg   [6:0] i3_reg_809;
wire   [0:0] exitcond_fu_6593_p2;
wire   [63:0] tmp_66_fu_6277_p1;
wire   [63:0] tmp_71_fu_6379_p1;
wire   [63:0] tmp_76_fu_6605_p1;
wire   [43:0] tmp_6_fu_2244_p2;
wire   [43:0] tmp_3_fu_2268_p2;
wire   [43:0] tmp_7_fu_2292_p2;
wire   [43:0] tmp_9_fu_2316_p2;
wire   [43:0] tmp_11_fu_2340_p2;
wire   [43:0] tmp_13_fu_2364_p2;
wire   [43:0] tmp_15_fu_2388_p2;
wire   [43:0] tmp_17_fu_2412_p2;
wire   [43:0] tmp_19_fu_2436_p2;
wire   [43:0] tmp_21_fu_2460_p2;
wire   [43:0] tmp_23_fu_2484_p2;
wire   [43:0] tmp_25_fu_2508_p2;
wire   [43:0] tmp_27_fu_2532_p2;
wire   [43:0] tmp_29_fu_2556_p2;
wire   [43:0] tmp_31_fu_2580_p2;
wire   [43:0] tmp_33_fu_2604_p2;
wire   [43:0] tmp_35_fu_2628_p2;
wire   [43:0] tmp_37_fu_2652_p2;
wire   [43:0] tmp_39_fu_2676_p2;
wire   [43:0] tmp_41_fu_2700_p2;
wire   [43:0] tmp_43_fu_2724_p2;
wire   [43:0] tmp_45_fu_2748_p2;
wire   [43:0] tmp_47_fu_2772_p2;
wire   [43:0] tmp_49_fu_2796_p2;
wire   [43:0] tmp_51_fu_2820_p2;
wire   [43:0] tmp_53_fu_2844_p2;
wire   [43:0] tmp_55_fu_2868_p2;
wire   [43:0] tmp_57_fu_2892_p2;
wire   [43:0] tmp_59_fu_2916_p2;
wire   [43:0] tmp_61_fu_2940_p2;
wire   [43:0] tmp_63_fu_2964_p2;
wire   [43:0] tmp_65_fu_2988_p2;
wire   [42:0] tmp_68_fu_3434_p2;
wire   [0:0] tmp_335_fu_3422_p1;
wire   [42:0] tmp_69_fu_3446_p2;
wire   [42:0] tmp_70_fu_3458_p2;
wire   [42:0] tmp_73_fu_3478_p2;
wire   [0:0] tmp_339_fu_3470_p3;
wire   [42:0] tmp_74_fu_3490_p2;
wire   [42:0] tmp_75_fu_3502_p2;
wire   [42:0] tmp_78_fu_3522_p2;
wire   [0:0] tmp_341_fu_3514_p3;
wire   [42:0] tmp_79_fu_3534_p2;
wire   [42:0] tmp_80_fu_3546_p2;
wire   [42:0] tmp_81_fu_3566_p2;
wire   [0:0] tmp_343_fu_3558_p3;
wire   [42:0] tmp_82_fu_3578_p2;
wire   [42:0] tmp_83_fu_3590_p2;
wire   [42:0] tmp_84_fu_3610_p2;
wire   [0:0] tmp_345_fu_3602_p3;
wire   [42:0] tmp_85_fu_3622_p2;
wire   [42:0] tmp_86_fu_3634_p2;
wire   [42:0] tmp_87_fu_3654_p2;
wire   [0:0] tmp_347_fu_3646_p3;
wire   [42:0] tmp_88_fu_3666_p2;
wire   [42:0] tmp_89_fu_3678_p2;
wire   [42:0] tmp_90_fu_3698_p2;
wire   [0:0] tmp_349_fu_3690_p3;
wire   [42:0] tmp_91_fu_3710_p2;
wire   [42:0] tmp_92_fu_3722_p2;
wire   [42:0] tmp_93_fu_3742_p2;
wire   [0:0] tmp_351_fu_3734_p3;
wire   [42:0] tmp_94_fu_3754_p2;
wire   [42:0] tmp_95_fu_3766_p2;
wire   [42:0] tmp_96_fu_3786_p2;
wire   [0:0] tmp_353_fu_3778_p3;
wire   [42:0] tmp_97_fu_3798_p2;
wire   [42:0] tmp_98_fu_3810_p2;
wire   [42:0] tmp_99_fu_3830_p2;
wire   [0:0] tmp_355_fu_3822_p3;
wire   [42:0] tmp_100_fu_3842_p2;
wire   [42:0] tmp_101_fu_3854_p2;
wire   [42:0] tmp_102_fu_3874_p2;
wire   [0:0] tmp_357_fu_3866_p3;
wire   [42:0] tmp_103_fu_3886_p2;
wire   [42:0] tmp_104_fu_3898_p2;
wire   [42:0] tmp_105_fu_3918_p2;
wire   [0:0] tmp_359_fu_3910_p3;
wire   [42:0] tmp_106_fu_3930_p2;
wire   [42:0] tmp_107_fu_3942_p2;
wire   [42:0] tmp_108_fu_3962_p2;
wire   [0:0] tmp_361_fu_3954_p3;
wire   [42:0] tmp_109_fu_3974_p2;
wire   [42:0] tmp_110_fu_3986_p2;
wire   [42:0] tmp_111_fu_4006_p2;
wire   [0:0] tmp_363_fu_3998_p3;
wire   [42:0] tmp_112_fu_4018_p2;
wire   [42:0] tmp_113_fu_4030_p2;
wire   [42:0] tmp_114_fu_4050_p2;
wire   [0:0] tmp_365_fu_4042_p3;
wire   [42:0] tmp_115_fu_4062_p2;
wire   [42:0] tmp_116_fu_4074_p2;
wire   [42:0] tmp_117_fu_4094_p2;
wire   [0:0] tmp_367_fu_4086_p3;
wire   [42:0] tmp_118_fu_4106_p2;
wire   [42:0] tmp_119_fu_4118_p2;
wire   [42:0] tmp_120_fu_4138_p2;
wire   [0:0] tmp_369_fu_4130_p3;
wire   [42:0] tmp_121_fu_4150_p2;
wire   [42:0] tmp_122_fu_4162_p2;
wire   [42:0] tmp_123_fu_4182_p2;
wire   [0:0] tmp_371_fu_4174_p3;
wire   [42:0] tmp_124_fu_4194_p2;
wire   [42:0] tmp_125_fu_4206_p2;
wire   [42:0] tmp_126_fu_4226_p2;
wire   [0:0] tmp_373_fu_4218_p3;
wire   [42:0] tmp_127_fu_4238_p2;
wire   [42:0] tmp_128_fu_4250_p2;
wire   [42:0] tmp_129_fu_4270_p2;
wire   [0:0] tmp_375_fu_4262_p3;
wire   [42:0] tmp_130_fu_4282_p2;
wire   [42:0] tmp_131_fu_4294_p2;
wire   [42:0] tmp_132_fu_4314_p2;
wire   [0:0] tmp_377_fu_4306_p3;
wire   [42:0] tmp_133_fu_4326_p2;
wire   [42:0] tmp_134_fu_4338_p2;
wire   [42:0] tmp_135_fu_4358_p2;
wire   [0:0] tmp_379_fu_4350_p3;
wire   [42:0] tmp_136_fu_4370_p2;
wire   [42:0] tmp_137_fu_4382_p2;
wire   [42:0] tmp_138_fu_4402_p2;
wire   [0:0] tmp_381_fu_4394_p3;
wire   [42:0] tmp_139_fu_4414_p2;
wire   [42:0] tmp_140_fu_4426_p2;
wire   [42:0] tmp_141_fu_4446_p2;
wire   [0:0] tmp_383_fu_4438_p3;
wire   [42:0] tmp_142_fu_4458_p2;
wire   [42:0] tmp_143_fu_4470_p2;
wire   [42:0] tmp_144_fu_4490_p2;
wire   [0:0] tmp_385_fu_4482_p3;
wire   [42:0] tmp_145_fu_4502_p2;
wire   [42:0] tmp_146_fu_4514_p2;
wire   [42:0] tmp_147_fu_4534_p2;
wire   [0:0] tmp_387_fu_4526_p3;
wire   [42:0] tmp_148_fu_4546_p2;
wire   [42:0] tmp_149_fu_4558_p2;
wire   [42:0] tmp_150_fu_4578_p2;
wire   [0:0] tmp_389_fu_4570_p3;
wire   [42:0] tmp_151_fu_4590_p2;
wire   [42:0] tmp_152_fu_4602_p2;
wire   [42:0] tmp_153_fu_4622_p2;
wire   [0:0] tmp_391_fu_4614_p3;
wire   [42:0] tmp_154_fu_4634_p2;
wire   [42:0] tmp_155_fu_4646_p2;
wire   [42:0] tmp_156_fu_4666_p2;
wire   [0:0] tmp_393_fu_4658_p3;
wire   [42:0] tmp_157_fu_4678_p2;
wire   [42:0] tmp_158_fu_4690_p2;
wire   [42:0] tmp_159_fu_4710_p2;
wire   [0:0] tmp_395_fu_4702_p3;
wire   [42:0] tmp_160_fu_4722_p2;
wire   [42:0] tmp_161_fu_4734_p2;
wire   [42:0] tmp_162_fu_4754_p2;
wire   [0:0] tmp_397_fu_4746_p3;
wire   [42:0] tmp_163_fu_4766_p2;
wire   [42:0] tmp_164_fu_4778_p2;
wire   [42:0] tmp_165_fu_3248_p2;
wire   [0:0] tmp_398_fu_3240_p3;
wire   [42:0] tmp_167_fu_3260_p2;
wire   [42:0] tmp_185_fu_4873_p2;
wire   [0:0] tmp_178_fu_4795_p2;
wire   [42:0] tmp_186_fu_4861_p2;
wire   [42:0] tmp_187_fu_4849_p2;
wire   [42:0] tmp_188_fu_4837_p2;
wire   [42:0] tmp_189_fu_4825_p2;
wire   [42:0] tmp_190_fu_4813_p2;
wire   [42:0] tmp_191_fu_4801_p2;
wire   [42:0] tmp_202_fu_4893_p2;
wire   [0:0] tmp_401_fu_4889_p1;
wire   [42:0] tmp_201_fu_4905_p2;
wire   [42:0] tmp_200_fu_4917_p2;
wire   [42:0] tmp_199_fu_4929_p2;
wire   [42:0] tmp_198_fu_4941_p2;
wire   [42:0] tmp_197_fu_4953_p2;
wire   [42:0] tmp_196_fu_4965_p2;
wire   [42:0] tmp_210_fu_4985_p2;
wire   [0:0] tmp_404_fu_4981_p1;
wire   [42:0] tmp_209_fu_4997_p2;
wire   [42:0] tmp_208_fu_5009_p2;
wire   [42:0] tmp_207_fu_5021_p2;
wire   [42:0] tmp_206_fu_5033_p2;
wire   [42:0] tmp_205_fu_5045_p2;
wire   [42:0] tmp_203_fu_5057_p2;
wire   [42:0] tmp_217_fu_5077_p2;
wire   [0:0] tmp_407_fu_5073_p1;
wire   [42:0] tmp_216_fu_5089_p2;
wire   [42:0] tmp_215_fu_5101_p2;
wire   [42:0] tmp_214_fu_5113_p2;
wire   [42:0] tmp_213_fu_5125_p2;
wire   [42:0] tmp_212_fu_5137_p2;
wire   [42:0] tmp_211_fu_5149_p2;
wire   [42:0] tmp_224_fu_5169_p2;
wire   [0:0] tmp_410_fu_5165_p1;
wire   [42:0] tmp_223_fu_5181_p2;
wire   [42:0] tmp_222_fu_5193_p2;
wire   [42:0] tmp_221_fu_5205_p2;
wire   [42:0] tmp_220_fu_5217_p2;
wire   [42:0] tmp_219_fu_5229_p2;
wire   [42:0] tmp_218_fu_5241_p2;
wire   [42:0] tmp_231_fu_5261_p2;
wire   [0:0] tmp_413_fu_5257_p1;
wire   [42:0] tmp_230_fu_5273_p2;
wire   [42:0] tmp_229_fu_5285_p2;
wire   [42:0] tmp_228_fu_5297_p2;
wire   [42:0] tmp_227_fu_5309_p2;
wire   [42:0] tmp_226_fu_5321_p2;
wire   [42:0] tmp_225_fu_5333_p2;
wire   [42:0] tmp_238_fu_5353_p2;
wire   [0:0] tmp_416_fu_5349_p1;
wire   [42:0] tmp_237_fu_5365_p2;
wire   [42:0] tmp_236_fu_5377_p2;
wire   [42:0] tmp_235_fu_5389_p2;
wire   [42:0] tmp_234_fu_5401_p2;
wire   [42:0] tmp_233_fu_5413_p2;
wire   [42:0] tmp_232_fu_5425_p2;
wire   [42:0] tmp_245_fu_5445_p2;
wire   [0:0] tmp_419_fu_5441_p1;
wire   [42:0] tmp_244_fu_5457_p2;
wire   [42:0] tmp_243_fu_5469_p2;
wire   [42:0] tmp_242_fu_5481_p2;
wire   [42:0] tmp_241_fu_5493_p2;
wire   [42:0] tmp_240_fu_5505_p2;
wire   [42:0] tmp_239_fu_5517_p2;
wire   [42:0] tmp_252_fu_5537_p2;
wire   [0:0] tmp_422_fu_5533_p1;
wire   [42:0] tmp_251_fu_5549_p2;
wire   [42:0] tmp_250_fu_5561_p2;
wire   [42:0] tmp_249_fu_5573_p2;
wire   [42:0] tmp_248_fu_5585_p2;
wire   [42:0] tmp_247_fu_5597_p2;
wire   [42:0] tmp_246_fu_5609_p2;
wire   [42:0] tmp_259_fu_5629_p2;
wire   [0:0] tmp_425_fu_5625_p1;
wire   [42:0] tmp_258_fu_5641_p2;
wire   [42:0] tmp_257_fu_5653_p2;
wire   [42:0] tmp_256_fu_5665_p2;
wire   [42:0] tmp_255_fu_5677_p2;
wire   [42:0] tmp_254_fu_5689_p2;
wire   [42:0] tmp_253_fu_5701_p2;
wire   [42:0] tmp_266_fu_5721_p2;
wire   [0:0] tmp_428_fu_5717_p1;
wire   [42:0] tmp_265_fu_5733_p2;
wire   [42:0] tmp_264_fu_5745_p2;
wire   [42:0] tmp_263_fu_5757_p2;
wire   [42:0] tmp_262_fu_5769_p2;
wire   [42:0] tmp_261_fu_5781_p2;
wire   [42:0] tmp_260_fu_5793_p2;
wire   [42:0] tmp_273_fu_5813_p2;
wire   [0:0] tmp_431_fu_5809_p1;
wire   [42:0] tmp_272_fu_5825_p2;
wire   [42:0] tmp_271_fu_5837_p2;
wire   [42:0] tmp_270_fu_5849_p2;
wire   [42:0] tmp_269_fu_5861_p2;
wire   [42:0] tmp_268_fu_5873_p2;
wire   [42:0] tmp_267_fu_5885_p2;
wire   [42:0] tmp_280_fu_5905_p2;
wire   [0:0] tmp_434_fu_5901_p1;
wire   [42:0] tmp_279_fu_5917_p2;
wire   [42:0] tmp_278_fu_5929_p2;
wire   [42:0] tmp_277_fu_5941_p2;
wire   [42:0] tmp_276_fu_5953_p2;
wire   [42:0] tmp_275_fu_5965_p2;
wire   [42:0] tmp_274_fu_5977_p2;
wire   [42:0] tmp_287_fu_5997_p2;
wire   [0:0] tmp_437_fu_5993_p1;
wire   [42:0] tmp_286_fu_6009_p2;
wire   [42:0] tmp_285_fu_6021_p2;
wire   [42:0] tmp_284_fu_6033_p2;
wire   [42:0] tmp_283_fu_6045_p2;
wire   [42:0] tmp_282_fu_6057_p2;
wire   [42:0] tmp_281_fu_6069_p2;
wire   [42:0] tmp_294_fu_6089_p2;
wire   [0:0] tmp_440_fu_6085_p1;
wire   [42:0] tmp_293_fu_6101_p2;
wire   [42:0] tmp_292_fu_6113_p2;
wire   [42:0] tmp_291_fu_6125_p2;
wire   [42:0] tmp_290_fu_6137_p2;
wire   [42:0] tmp_289_fu_6149_p2;
wire   [42:0] tmp_288_fu_6161_p2;
wire   [42:0] tmp_301_fu_6181_p2;
wire   [0:0] tmp_443_fu_6177_p1;
wire   [42:0] tmp_300_fu_6193_p2;
wire   [42:0] tmp_299_fu_6205_p2;
wire   [42:0] tmp_298_fu_6217_p2;
wire   [42:0] tmp_297_fu_6229_p2;
wire   [42:0] tmp_296_fu_6241_p2;
wire   [42:0] tmp_295_fu_6253_p2;
reg   [31:0] seed_prev_prev_V_fu_692;
reg   [31:0] enableThreeSerial_fu_696;
wire   [31:0] enableThreeSerial_1_fu_2058_p2;
wire   [1:0] tmp_166_cast_fu_1781_p1;
wire   [1:0] r_V_210_fu_1791_p3;
wire   [2:0] r_V_211_fu_1807_p3;
wire   [2:0] r_V_212_fu_1823_p3;
wire   [3:0] r_V_213_fu_1839_p3;
wire   [3:0] r_V_214_fu_1855_p3;
wire   [3:0] r_V_215_fu_1871_p3;
wire   [3:0] r_V_216_fu_1887_p3;
wire   [4:0] r_V_217_fu_1903_p3;
wire   [4:0] r_V_218_fu_1919_p3;
wire   [4:0] r_V_219_fu_1935_p3;
wire   [4:0] r_V_220_fu_1951_p3;
wire   [4:0] r_V_221_fu_1967_p3;
wire   [4:0] r_V_222_fu_1983_p3;
wire   [4:0] r_V_223_fu_1999_p3;
wire   [4:0] r_V_224_fu_2015_p3;
wire   [17:0] grp_fu_2049_p0;
wire   [1:0] tmp_204_fu_2045_p1;
wire   [1:0] tmp_171_fu_2075_p2;
wire   [31:0] r_V_fu_2086_p2;
wire   [31:0] r_V_75_fu_2095_p2;
wire   [31:0] r_V_85_fu_2104_p2;
wire   [31:0] r_V_95_fu_2113_p2;
wire   [31:0] r_V_107_fu_2122_p2;
wire   [31:0] r_V_117_fu_2131_p2;
wire   [31:0] r_V_127_fu_2140_p2;
wire   [31:0] r_V_139_fu_2149_p2;
wire   [31:0] r_V_149_fu_2158_p2;
wire   [31:0] r_V_159_fu_2167_p2;
wire   [31:0] r_V_169_fu_2176_p2;
wire   [31:0] r_V_177_fu_2185_p2;
wire   [31:0] r_V_185_fu_2194_p2;
wire   [31:0] r_V_193_fu_2203_p2;
wire   [31:0] r_V_201_fu_2212_p2;
wire   [43:0] tmp_5_fu_2240_p1;
wire   [0:0] r_V_17_fu_2256_p3;
wire   [43:0] tmp_s_fu_2264_p1;
wire   [0:0] r_V_18_fu_2280_p3;
wire   [43:0] tmp_4_fu_2288_p1;
wire   [0:0] r_V_19_fu_2304_p3;
wire   [43:0] tmp_8_fu_2312_p1;
wire   [0:0] r_V_20_fu_2328_p3;
wire   [43:0] tmp_10_fu_2336_p1;
wire   [0:0] r_V_21_fu_2352_p3;
wire   [43:0] tmp_12_fu_2360_p1;
wire   [0:0] r_V_22_fu_2376_p3;
wire   [43:0] tmp_14_fu_2384_p1;
wire   [0:0] r_V_23_fu_2400_p3;
wire   [43:0] tmp_16_fu_2408_p1;
wire   [0:0] r_V_24_fu_2424_p3;
wire   [43:0] tmp_18_fu_2432_p1;
wire   [0:0] r_V_25_fu_2448_p3;
wire   [43:0] tmp_20_fu_2456_p1;
wire   [0:0] r_V_26_fu_2472_p3;
wire   [43:0] tmp_22_fu_2480_p1;
wire   [0:0] r_V_27_fu_2496_p3;
wire   [43:0] tmp_24_fu_2504_p1;
wire   [0:0] r_V_28_fu_2520_p3;
wire   [43:0] tmp_26_fu_2528_p1;
wire   [0:0] r_V_29_fu_2544_p3;
wire   [43:0] tmp_28_fu_2552_p1;
wire   [0:0] r_V_30_fu_2568_p3;
wire   [43:0] tmp_30_fu_2576_p1;
wire   [0:0] r_V_31_fu_2592_p3;
wire   [43:0] tmp_32_fu_2600_p1;
wire   [0:0] r_V_32_fu_2616_p3;
wire   [43:0] tmp_34_fu_2624_p1;
wire   [0:0] r_V_33_fu_2640_p3;
wire   [43:0] tmp_36_fu_2648_p1;
wire   [0:0] r_V_34_fu_2664_p3;
wire   [43:0] tmp_38_fu_2672_p1;
wire   [0:0] r_V_35_fu_2688_p3;
wire   [43:0] tmp_40_fu_2696_p1;
wire   [0:0] r_V_36_fu_2712_p3;
wire   [43:0] tmp_42_fu_2720_p1;
wire   [0:0] r_V_37_fu_2736_p3;
wire   [43:0] tmp_44_fu_2744_p1;
wire   [0:0] r_V_38_fu_2760_p3;
wire   [43:0] tmp_46_fu_2768_p1;
wire   [0:0] r_V_39_fu_2784_p3;
wire   [43:0] tmp_48_fu_2792_p1;
wire   [0:0] r_V_40_fu_2808_p3;
wire   [43:0] tmp_50_fu_2816_p1;
wire   [0:0] r_V_41_fu_2832_p3;
wire   [43:0] tmp_52_fu_2840_p1;
wire   [0:0] r_V_42_fu_2856_p3;
wire   [43:0] tmp_54_fu_2864_p1;
wire   [0:0] r_V_43_fu_2880_p3;
wire   [43:0] tmp_56_fu_2888_p1;
wire   [0:0] r_V_44_fu_2904_p3;
wire   [43:0] tmp_58_fu_2912_p1;
wire   [0:0] r_V_45_fu_2928_p3;
wire   [43:0] tmp_60_fu_2936_p1;
wire   [0:0] r_V_46_fu_2952_p3;
wire   [43:0] tmp_62_fu_2960_p1;
wire   [0:0] tmp_333_fu_2976_p3;
wire   [43:0] tmp_64_fu_2984_p1;
wire   [1:0] tmp_193_fu_2232_p1;
wire   [1:0] tmp_173_fu_3272_p2;
wire   [31:0] r_V_50_fu_3283_p2;
wire   [31:0] r_V_77_fu_3292_p2;
wire   [31:0] r_V_87_fu_3301_p2;
wire   [31:0] r_V_99_fu_3310_p2;
wire   [31:0] r_V_109_fu_3319_p2;
wire   [31:0] r_V_119_fu_3328_p2;
wire   [31:0] r_V_131_fu_3337_p2;
wire   [31:0] r_V_141_fu_3346_p2;
wire   [31:0] r_V_151_fu_3355_p2;
wire   [31:0] r_V_163_fu_3364_p2;
wire   [31:0] r_V_171_fu_3373_p2;
wire   [31:0] r_V_179_fu_3382_p2;
wire   [31:0] r_V_187_fu_3391_p2;
wire   [31:0] r_V_195_fu_3400_p2;
wire   [31:0] r_V_203_fu_3409_p2;
wire   [31:0] grp_fu_2049_p2;
wire   [1:0] tmp_334_fu_3418_p1;
wire   [1:0] tmp_177_fu_4790_p2;
wire   [30:0] r_V_47_fu_4885_p2;
wire   [30:0] r_V_48_fu_4977_p2;
wire   [30:0] r_V_49_fu_5069_p2;
wire   [30:0] r_V_51_fu_5161_p2;
wire   [30:0] r_V_52_fu_5253_p2;
wire   [30:0] r_V_53_fu_5345_p2;
wire   [30:0] r_V_54_fu_5437_p2;
wire   [30:0] r_V_55_fu_5529_p2;
wire   [30:0] r_V_56_fu_5621_p2;
wire   [30:0] r_V_57_fu_5713_p2;
wire   [30:0] r_V_58_fu_5805_p2;
wire   [30:0] r_V_59_fu_5897_p2;
wire   [30:0] r_V_60_fu_5989_p2;
wire   [30:0] r_V_61_fu_6081_p2;
wire   [30:0] r_V_62_fu_6173_p2;
wire   [4:0] tmp_fu_6286_p33;
wire   [43:0] tmp_fu_6286_p34;
wire   [42:0] tmp_194_fu_6384_p98;
wire   [42:0] tmp_195_fu_6610_p114;
reg   [5:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'b1;
#0 freqCount_V_0 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_1 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_2 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_3 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_4 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_5 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_6 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_7 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_8 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_9 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_10 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_11 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_12 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_13 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_14 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_15 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_16 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_17 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_18 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_19 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_20 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_21 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_22 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_23 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_24 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_25 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_26 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_27 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_28 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_29 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_30 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_31 = 44'b00000000000000000000000000000000000000000000;
#0 serialTwoCount_V_0 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_1 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_2 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_3 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_4 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_5 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_6 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_7 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_8 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_9 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_10 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_11 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_12 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_13 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_14 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_15 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_16 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_17 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_18 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_19 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_20 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_21 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_22 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_23 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_24 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_25 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_26 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_27 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_28 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_29 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_30 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_31 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_32 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_33 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_34 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_35 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_36 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_37 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_38 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_39 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_40 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_41 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_42 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_43 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_44 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_45 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_46 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_47 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_48 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_49 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_50 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_51 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_52 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_53 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_54 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_55 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_56 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_57 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_58 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_59 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_60 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_61 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_62 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_63 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_64 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_65 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_66 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_67 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_68 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_69 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_70 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_71 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_72 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_73 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_74 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_75 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_76 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_77 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_78 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_79 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_80 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_81 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_82 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_83 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_84 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_85 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_86 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_87 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_88 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_89 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_90 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_91 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_92 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_93 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_95 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_0 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_1 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_2 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_3 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_4 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_5 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_6 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_7 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_8 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_9 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_10 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_11 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_12 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_13 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_14 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_15 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_16 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_17 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_18 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_19 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_20 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_21 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_22 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_23 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_24 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_25 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_26 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_27 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_28 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_29 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_30 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_31 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_32 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_33 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_34 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_35 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_36 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_37 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_38 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_39 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_40 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_41 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_42 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_43 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_44 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_45 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_46 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_47 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_48 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_49 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_50 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_51 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_52 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_53 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_54 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_55 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_56 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_57 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_58 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_59 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_60 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_61 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_62 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_63 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_64 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_65 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_66 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_67 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_68 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_69 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_70 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_71 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_72 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_73 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_74 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_75 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_76 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_77 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_78 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_79 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_80 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_81 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_82 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_83 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_84 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_85 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_86 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_87 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_88 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_89 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_90 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_91 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_92 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_93 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_94 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_95 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_96 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_97 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_98 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_99 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_100 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_101 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_102 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_103 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_104 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_105 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_106 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_107 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_108 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_109 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_110 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_111 = 43'b0000000000000000000000000000000000000000000;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
end

freq_serial_FREQ_PERIPH_BUS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_FREQ_PERIPH_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_FREQ_PERIPH_BUS_DATA_WIDTH ))
freq_serial_FREQ_PERIPH_BUS_s_axi_U(
    .AWVALID(s_axi_FREQ_PERIPH_BUS_AWVALID),
    .AWREADY(s_axi_FREQ_PERIPH_BUS_AWREADY),
    .AWADDR(s_axi_FREQ_PERIPH_BUS_AWADDR),
    .WVALID(s_axi_FREQ_PERIPH_BUS_WVALID),
    .WREADY(s_axi_FREQ_PERIPH_BUS_WREADY),
    .WDATA(s_axi_FREQ_PERIPH_BUS_WDATA),
    .WSTRB(s_axi_FREQ_PERIPH_BUS_WSTRB),
    .ARVALID(s_axi_FREQ_PERIPH_BUS_ARVALID),
    .ARREADY(s_axi_FREQ_PERIPH_BUS_ARREADY),
    .ARADDR(s_axi_FREQ_PERIPH_BUS_ARADDR),
    .RVALID(s_axi_FREQ_PERIPH_BUS_RVALID),
    .RREADY(s_axi_FREQ_PERIPH_BUS_RREADY),
    .RDATA(s_axi_FREQ_PERIPH_BUS_RDATA),
    .RRESP(s_axi_FREQ_PERIPH_BUS_RRESP),
    .BVALID(s_axi_FREQ_PERIPH_BUS_BVALID),
    .BREADY(s_axi_FREQ_PERIPH_BUS_BREADY),
    .BRESP(s_axi_FREQ_PERIPH_BUS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .freqStream_V_address0(freqStream_V_address0),
    .freqStream_V_ce0(freqStream_V_ce0),
    .freqStream_V_we0(freqStream_V_we0),
    .freqStream_V_d0(freqStream_V_d0),
    .serialTwoStream_V_address0(serialTwoStream_V_address0),
    .serialTwoStream_V_ce0(serialTwoStream_V_ce0),
    .serialTwoStream_V_we0(serialTwoStream_V_we0),
    .serialTwoStream_V_d0(serialTwoStream_V_d0),
    .serialThreeStream_V_address0(serialThreeStream_V_address0),
    .serialThreeStream_V_ce0(serialThreeStream_V_ce0),
    .serialThreeStream_V_we0(serialThreeStream_V_we0),
    .serialThreeStream_V_d0(serialThreeStream_V_d0),
    .seed_V(seed_V),
    .n_V(n_V),
    .offset_V(offset_V)
);

freq_serial_mul_18ns_32s_32_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
freq_serial_mul_18ns_32s_32_3_U0(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2049_p0),
    .din1(r_V_209_phi_fu_757_p4),
    .ce(1'b1),
    .dout(grp_fu_2049_p2)
);

freq_serial_mux_32to1_sel5_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 44 ),
    .din2_WIDTH( 44 ),
    .din3_WIDTH( 44 ),
    .din4_WIDTH( 44 ),
    .din5_WIDTH( 44 ),
    .din6_WIDTH( 44 ),
    .din7_WIDTH( 44 ),
    .din8_WIDTH( 44 ),
    .din9_WIDTH( 44 ),
    .din10_WIDTH( 44 ),
    .din11_WIDTH( 44 ),
    .din12_WIDTH( 44 ),
    .din13_WIDTH( 44 ),
    .din14_WIDTH( 44 ),
    .din15_WIDTH( 44 ),
    .din16_WIDTH( 44 ),
    .din17_WIDTH( 44 ),
    .din18_WIDTH( 44 ),
    .din19_WIDTH( 44 ),
    .din20_WIDTH( 44 ),
    .din21_WIDTH( 44 ),
    .din22_WIDTH( 44 ),
    .din23_WIDTH( 44 ),
    .din24_WIDTH( 44 ),
    .din25_WIDTH( 44 ),
    .din26_WIDTH( 44 ),
    .din27_WIDTH( 44 ),
    .din28_WIDTH( 44 ),
    .din29_WIDTH( 44 ),
    .din30_WIDTH( 44 ),
    .din31_WIDTH( 44 ),
    .din32_WIDTH( 44 ),
    .din33_WIDTH( 5 ),
    .dout_WIDTH( 44 ))
freq_serial_mux_32to1_sel5_44_1_U1(
    .din1(freqCount_V_0),
    .din2(freqCount_V_1),
    .din3(freqCount_V_2),
    .din4(freqCount_V_3),
    .din5(freqCount_V_4),
    .din6(freqCount_V_5),
    .din7(freqCount_V_6),
    .din8(freqCount_V_7),
    .din9(freqCount_V_8),
    .din10(freqCount_V_9),
    .din11(freqCount_V_10),
    .din12(freqCount_V_11),
    .din13(freqCount_V_12),
    .din14(freqCount_V_13),
    .din15(freqCount_V_14),
    .din16(freqCount_V_15),
    .din17(freqCount_V_16),
    .din18(freqCount_V_17),
    .din19(freqCount_V_18),
    .din20(freqCount_V_19),
    .din21(freqCount_V_20),
    .din22(freqCount_V_21),
    .din23(freqCount_V_22),
    .din24(freqCount_V_23),
    .din25(freqCount_V_24),
    .din26(freqCount_V_25),
    .din27(freqCount_V_26),
    .din28(freqCount_V_27),
    .din29(freqCount_V_28),
    .din30(freqCount_V_29),
    .din31(freqCount_V_30),
    .din32(freqCount_V_31),
    .din33(tmp_fu_6286_p33),
    .dout(tmp_fu_6286_p34)
);

freq_serial_mux_96to1_sel7_43_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 43 ),
    .din2_WIDTH( 43 ),
    .din3_WIDTH( 43 ),
    .din4_WIDTH( 43 ),
    .din5_WIDTH( 43 ),
    .din6_WIDTH( 43 ),
    .din7_WIDTH( 43 ),
    .din8_WIDTH( 43 ),
    .din9_WIDTH( 43 ),
    .din10_WIDTH( 43 ),
    .din11_WIDTH( 43 ),
    .din12_WIDTH( 43 ),
    .din13_WIDTH( 43 ),
    .din14_WIDTH( 43 ),
    .din15_WIDTH( 43 ),
    .din16_WIDTH( 43 ),
    .din17_WIDTH( 43 ),
    .din18_WIDTH( 43 ),
    .din19_WIDTH( 43 ),
    .din20_WIDTH( 43 ),
    .din21_WIDTH( 43 ),
    .din22_WIDTH( 43 ),
    .din23_WIDTH( 43 ),
    .din24_WIDTH( 43 ),
    .din25_WIDTH( 43 ),
    .din26_WIDTH( 43 ),
    .din27_WIDTH( 43 ),
    .din28_WIDTH( 43 ),
    .din29_WIDTH( 43 ),
    .din30_WIDTH( 43 ),
    .din31_WIDTH( 43 ),
    .din32_WIDTH( 43 ),
    .din33_WIDTH( 43 ),
    .din34_WIDTH( 43 ),
    .din35_WIDTH( 43 ),
    .din36_WIDTH( 43 ),
    .din37_WIDTH( 43 ),
    .din38_WIDTH( 43 ),
    .din39_WIDTH( 43 ),
    .din40_WIDTH( 43 ),
    .din41_WIDTH( 43 ),
    .din42_WIDTH( 43 ),
    .din43_WIDTH( 43 ),
    .din44_WIDTH( 43 ),
    .din45_WIDTH( 43 ),
    .din46_WIDTH( 43 ),
    .din47_WIDTH( 43 ),
    .din48_WIDTH( 43 ),
    .din49_WIDTH( 43 ),
    .din50_WIDTH( 43 ),
    .din51_WIDTH( 43 ),
    .din52_WIDTH( 43 ),
    .din53_WIDTH( 43 ),
    .din54_WIDTH( 43 ),
    .din55_WIDTH( 43 ),
    .din56_WIDTH( 43 ),
    .din57_WIDTH( 43 ),
    .din58_WIDTH( 43 ),
    .din59_WIDTH( 43 ),
    .din60_WIDTH( 43 ),
    .din61_WIDTH( 43 ),
    .din62_WIDTH( 43 ),
    .din63_WIDTH( 43 ),
    .din64_WIDTH( 43 ),
    .din65_WIDTH( 43 ),
    .din66_WIDTH( 43 ),
    .din67_WIDTH( 43 ),
    .din68_WIDTH( 43 ),
    .din69_WIDTH( 43 ),
    .din70_WIDTH( 43 ),
    .din71_WIDTH( 43 ),
    .din72_WIDTH( 43 ),
    .din73_WIDTH( 43 ),
    .din74_WIDTH( 43 ),
    .din75_WIDTH( 43 ),
    .din76_WIDTH( 43 ),
    .din77_WIDTH( 43 ),
    .din78_WIDTH( 43 ),
    .din79_WIDTH( 43 ),
    .din80_WIDTH( 43 ),
    .din81_WIDTH( 43 ),
    .din82_WIDTH( 43 ),
    .din83_WIDTH( 43 ),
    .din84_WIDTH( 43 ),
    .din85_WIDTH( 43 ),
    .din86_WIDTH( 43 ),
    .din87_WIDTH( 43 ),
    .din88_WIDTH( 43 ),
    .din89_WIDTH( 43 ),
    .din90_WIDTH( 43 ),
    .din91_WIDTH( 43 ),
    .din92_WIDTH( 43 ),
    .din93_WIDTH( 43 ),
    .din94_WIDTH( 43 ),
    .din95_WIDTH( 43 ),
    .din96_WIDTH( 43 ),
    .din97_WIDTH( 7 ),
    .dout_WIDTH( 43 ))
freq_serial_mux_96to1_sel7_43_1_U2(
    .din1(serialTwoCount_V_0),
    .din2(serialTwoCount_V_1),
    .din3(serialTwoCount_V_2),
    .din4(serialTwoCount_V_3),
    .din5(serialTwoCount_V_4),
    .din6(serialTwoCount_V_5),
    .din7(serialTwoCount_V_6),
    .din8(serialTwoCount_V_7),
    .din9(serialTwoCount_V_8),
    .din10(serialTwoCount_V_9),
    .din11(serialTwoCount_V_10),
    .din12(serialTwoCount_V_11),
    .din13(serialTwoCount_V_12),
    .din14(serialTwoCount_V_13),
    .din15(serialTwoCount_V_14),
    .din16(serialTwoCount_V_15),
    .din17(serialTwoCount_V_16),
    .din18(serialTwoCount_V_17),
    .din19(serialTwoCount_V_18),
    .din20(serialTwoCount_V_19),
    .din21(serialTwoCount_V_20),
    .din22(serialTwoCount_V_21),
    .din23(serialTwoCount_V_22),
    .din24(serialTwoCount_V_23),
    .din25(serialTwoCount_V_24),
    .din26(serialTwoCount_V_25),
    .din27(serialTwoCount_V_26),
    .din28(serialTwoCount_V_27),
    .din29(serialTwoCount_V_28),
    .din30(serialTwoCount_V_29),
    .din31(serialTwoCount_V_30),
    .din32(serialTwoCount_V_31),
    .din33(serialTwoCount_V_32),
    .din34(serialTwoCount_V_33),
    .din35(serialTwoCount_V_34),
    .din36(serialTwoCount_V_35),
    .din37(serialTwoCount_V_36),
    .din38(serialTwoCount_V_37),
    .din39(serialTwoCount_V_38),
    .din40(serialTwoCount_V_39),
    .din41(serialTwoCount_V_40),
    .din42(serialTwoCount_V_41),
    .din43(serialTwoCount_V_42),
    .din44(serialTwoCount_V_43),
    .din45(serialTwoCount_V_44),
    .din46(serialTwoCount_V_45),
    .din47(serialTwoCount_V_46),
    .din48(serialTwoCount_V_47),
    .din49(serialTwoCount_V_48),
    .din50(serialTwoCount_V_49),
    .din51(serialTwoCount_V_50),
    .din52(serialTwoCount_V_51),
    .din53(serialTwoCount_V_52),
    .din54(serialTwoCount_V_53),
    .din55(serialTwoCount_V_54),
    .din56(serialTwoCount_V_55),
    .din57(serialTwoCount_V_56),
    .din58(serialTwoCount_V_57),
    .din59(serialTwoCount_V_58),
    .din60(serialTwoCount_V_59),
    .din61(serialTwoCount_V_60),
    .din62(serialTwoCount_V_61),
    .din63(serialTwoCount_V_62),
    .din64(serialTwoCount_V_63),
    .din65(serialTwoCount_V_64),
    .din66(serialTwoCount_V_65),
    .din67(serialTwoCount_V_66),
    .din68(serialTwoCount_V_67),
    .din69(serialTwoCount_V_68),
    .din70(serialTwoCount_V_69),
    .din71(serialTwoCount_V_70),
    .din72(serialTwoCount_V_71),
    .din73(serialTwoCount_V_72),
    .din74(serialTwoCount_V_73),
    .din75(serialTwoCount_V_74),
    .din76(serialTwoCount_V_75),
    .din77(serialTwoCount_V_76),
    .din78(serialTwoCount_V_77),
    .din79(serialTwoCount_V_78),
    .din80(serialTwoCount_V_79),
    .din81(serialTwoCount_V_80),
    .din82(serialTwoCount_V_81),
    .din83(serialTwoCount_V_82),
    .din84(serialTwoCount_V_83),
    .din85(serialTwoCount_V_84),
    .din86(serialTwoCount_V_85),
    .din87(serialTwoCount_V_86),
    .din88(serialTwoCount_V_87),
    .din89(serialTwoCount_V_88),
    .din90(serialTwoCount_V_89),
    .din91(serialTwoCount_V_90),
    .din92(serialTwoCount_V_91),
    .din93(serialTwoCount_V_92),
    .din94(serialTwoCount_V_93),
    .din95(ap_const_lv43_0),
    .din96(serialTwoCount_V_95),
    .din97(i2_reg_798),
    .dout(tmp_194_fu_6384_p98)
);

freq_serial_mux_112to1_sel7_43_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 43 ),
    .din2_WIDTH( 43 ),
    .din3_WIDTH( 43 ),
    .din4_WIDTH( 43 ),
    .din5_WIDTH( 43 ),
    .din6_WIDTH( 43 ),
    .din7_WIDTH( 43 ),
    .din8_WIDTH( 43 ),
    .din9_WIDTH( 43 ),
    .din10_WIDTH( 43 ),
    .din11_WIDTH( 43 ),
    .din12_WIDTH( 43 ),
    .din13_WIDTH( 43 ),
    .din14_WIDTH( 43 ),
    .din15_WIDTH( 43 ),
    .din16_WIDTH( 43 ),
    .din17_WIDTH( 43 ),
    .din18_WIDTH( 43 ),
    .din19_WIDTH( 43 ),
    .din20_WIDTH( 43 ),
    .din21_WIDTH( 43 ),
    .din22_WIDTH( 43 ),
    .din23_WIDTH( 43 ),
    .din24_WIDTH( 43 ),
    .din25_WIDTH( 43 ),
    .din26_WIDTH( 43 ),
    .din27_WIDTH( 43 ),
    .din28_WIDTH( 43 ),
    .din29_WIDTH( 43 ),
    .din30_WIDTH( 43 ),
    .din31_WIDTH( 43 ),
    .din32_WIDTH( 43 ),
    .din33_WIDTH( 43 ),
    .din34_WIDTH( 43 ),
    .din35_WIDTH( 43 ),
    .din36_WIDTH( 43 ),
    .din37_WIDTH( 43 ),
    .din38_WIDTH( 43 ),
    .din39_WIDTH( 43 ),
    .din40_WIDTH( 43 ),
    .din41_WIDTH( 43 ),
    .din42_WIDTH( 43 ),
    .din43_WIDTH( 43 ),
    .din44_WIDTH( 43 ),
    .din45_WIDTH( 43 ),
    .din46_WIDTH( 43 ),
    .din47_WIDTH( 43 ),
    .din48_WIDTH( 43 ),
    .din49_WIDTH( 43 ),
    .din50_WIDTH( 43 ),
    .din51_WIDTH( 43 ),
    .din52_WIDTH( 43 ),
    .din53_WIDTH( 43 ),
    .din54_WIDTH( 43 ),
    .din55_WIDTH( 43 ),
    .din56_WIDTH( 43 ),
    .din57_WIDTH( 43 ),
    .din58_WIDTH( 43 ),
    .din59_WIDTH( 43 ),
    .din60_WIDTH( 43 ),
    .din61_WIDTH( 43 ),
    .din62_WIDTH( 43 ),
    .din63_WIDTH( 43 ),
    .din64_WIDTH( 43 ),
    .din65_WIDTH( 43 ),
    .din66_WIDTH( 43 ),
    .din67_WIDTH( 43 ),
    .din68_WIDTH( 43 ),
    .din69_WIDTH( 43 ),
    .din70_WIDTH( 43 ),
    .din71_WIDTH( 43 ),
    .din72_WIDTH( 43 ),
    .din73_WIDTH( 43 ),
    .din74_WIDTH( 43 ),
    .din75_WIDTH( 43 ),
    .din76_WIDTH( 43 ),
    .din77_WIDTH( 43 ),
    .din78_WIDTH( 43 ),
    .din79_WIDTH( 43 ),
    .din80_WIDTH( 43 ),
    .din81_WIDTH( 43 ),
    .din82_WIDTH( 43 ),
    .din83_WIDTH( 43 ),
    .din84_WIDTH( 43 ),
    .din85_WIDTH( 43 ),
    .din86_WIDTH( 43 ),
    .din87_WIDTH( 43 ),
    .din88_WIDTH( 43 ),
    .din89_WIDTH( 43 ),
    .din90_WIDTH( 43 ),
    .din91_WIDTH( 43 ),
    .din92_WIDTH( 43 ),
    .din93_WIDTH( 43 ),
    .din94_WIDTH( 43 ),
    .din95_WIDTH( 43 ),
    .din96_WIDTH( 43 ),
    .din97_WIDTH( 43 ),
    .din98_WIDTH( 43 ),
    .din99_WIDTH( 43 ),
    .din100_WIDTH( 43 ),
    .din101_WIDTH( 43 ),
    .din102_WIDTH( 43 ),
    .din103_WIDTH( 43 ),
    .din104_WIDTH( 43 ),
    .din105_WIDTH( 43 ),
    .din106_WIDTH( 43 ),
    .din107_WIDTH( 43 ),
    .din108_WIDTH( 43 ),
    .din109_WIDTH( 43 ),
    .din110_WIDTH( 43 ),
    .din111_WIDTH( 43 ),
    .din112_WIDTH( 43 ),
    .din113_WIDTH( 7 ),
    .dout_WIDTH( 43 ))
freq_serial_mux_112to1_sel7_43_1_U3(
    .din1(serialThreeCount_V_0),
    .din2(serialThreeCount_V_1),
    .din3(serialThreeCount_V_2),
    .din4(serialThreeCount_V_3),
    .din5(serialThreeCount_V_4),
    .din6(serialThreeCount_V_5),
    .din7(serialThreeCount_V_6),
    .din8(serialThreeCount_V_7),
    .din9(serialThreeCount_V_8),
    .din10(serialThreeCount_V_9),
    .din11(serialThreeCount_V_10),
    .din12(serialThreeCount_V_11),
    .din13(serialThreeCount_V_12),
    .din14(serialThreeCount_V_13),
    .din15(serialThreeCount_V_14),
    .din16(serialThreeCount_V_15),
    .din17(serialThreeCount_V_16),
    .din18(serialThreeCount_V_17),
    .din19(serialThreeCount_V_18),
    .din20(serialThreeCount_V_19),
    .din21(serialThreeCount_V_20),
    .din22(serialThreeCount_V_21),
    .din23(serialThreeCount_V_22),
    .din24(serialThreeCount_V_23),
    .din25(serialThreeCount_V_24),
    .din26(serialThreeCount_V_25),
    .din27(serialThreeCount_V_26),
    .din28(serialThreeCount_V_27),
    .din29(serialThreeCount_V_28),
    .din30(serialThreeCount_V_29),
    .din31(serialThreeCount_V_30),
    .din32(serialThreeCount_V_31),
    .din33(serialThreeCount_V_32),
    .din34(serialThreeCount_V_33),
    .din35(serialThreeCount_V_34),
    .din36(serialThreeCount_V_35),
    .din37(serialThreeCount_V_36),
    .din38(serialThreeCount_V_37),
    .din39(serialThreeCount_V_38),
    .din40(serialThreeCount_V_39),
    .din41(serialThreeCount_V_40),
    .din42(serialThreeCount_V_41),
    .din43(serialThreeCount_V_42),
    .din44(serialThreeCount_V_43),
    .din45(serialThreeCount_V_44),
    .din46(serialThreeCount_V_45),
    .din47(serialThreeCount_V_46),
    .din48(serialThreeCount_V_47),
    .din49(serialThreeCount_V_48),
    .din50(serialThreeCount_V_49),
    .din51(serialThreeCount_V_50),
    .din52(serialThreeCount_V_51),
    .din53(serialThreeCount_V_52),
    .din54(serialThreeCount_V_53),
    .din55(serialThreeCount_V_54),
    .din56(serialThreeCount_V_55),
    .din57(serialThreeCount_V_56),
    .din58(serialThreeCount_V_57),
    .din59(serialThreeCount_V_58),
    .din60(serialThreeCount_V_59),
    .din61(serialThreeCount_V_60),
    .din62(serialThreeCount_V_61),
    .din63(serialThreeCount_V_62),
    .din64(serialThreeCount_V_63),
    .din65(serialThreeCount_V_64),
    .din66(serialThreeCount_V_65),
    .din67(serialThreeCount_V_66),
    .din68(serialThreeCount_V_67),
    .din69(serialThreeCount_V_68),
    .din70(serialThreeCount_V_69),
    .din71(serialThreeCount_V_70),
    .din72(serialThreeCount_V_71),
    .din73(serialThreeCount_V_72),
    .din74(serialThreeCount_V_73),
    .din75(serialThreeCount_V_74),
    .din76(serialThreeCount_V_75),
    .din77(serialThreeCount_V_76),
    .din78(serialThreeCount_V_77),
    .din79(serialThreeCount_V_78),
    .din80(serialThreeCount_V_79),
    .din81(serialThreeCount_V_80),
    .din82(serialThreeCount_V_81),
    .din83(serialThreeCount_V_82),
    .din84(serialThreeCount_V_83),
    .din85(serialThreeCount_V_84),
    .din86(serialThreeCount_V_85),
    .din87(serialThreeCount_V_86),
    .din88(serialThreeCount_V_87),
    .din89(serialThreeCount_V_88),
    .din90(serialThreeCount_V_89),
    .din91(serialThreeCount_V_90),
    .din92(serialThreeCount_V_91),
    .din93(serialThreeCount_V_92),
    .din94(serialThreeCount_V_93),
    .din95(serialThreeCount_V_94),
    .din96(serialThreeCount_V_95),
    .din97(serialThreeCount_V_96),
    .din98(serialThreeCount_V_97),
    .din99(serialThreeCount_V_98),
    .din100(serialThreeCount_V_99),
    .din101(serialThreeCount_V_100),
    .din102(serialThreeCount_V_101),
    .din103(serialThreeCount_V_102),
    .din104(serialThreeCount_V_103),
    .din105(serialThreeCount_V_104),
    .din106(serialThreeCount_V_105),
    .din107(serialThreeCount_V_106),
    .din108(serialThreeCount_V_107),
    .din109(serialThreeCount_V_108),
    .din110(serialThreeCount_V_109),
    .din111(serialThreeCount_V_110),
    .din112(serialThreeCount_V_111),
    .din113(i3_reg_809),
    .dout(tmp_195_fu_6610_p114)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(exitcond3_reg_7046 == 1'b0))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond3_reg_7046 == 1'b0))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b1;
        end else if ((((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(exitcond3_reg_7046 == 1'b0)))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond3_fu_2034_p2 == 1'b0) & (tmp_168_fu_2064_p2 == 1'b0))) begin
        enableThreeSerial_fu_696 <= enableThreeSerial_1_fu_2058_p2;
    end else if ((((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond3_fu_2034_p2 == 1'b0) & ~(tmp_168_fu_2064_p2 == 1'b0)))) begin
        enableThreeSerial_fu_696 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond3_reg_7046 == 1'b0))) begin
        enableTwoSerial_reg_764 <= phitmp2_reg_7123;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        enableTwoSerial_reg_764 <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(exitcond3_fu_2034_p2 == 1'b0))) begin
        i1_reg_787 <= ap_const_lv6_0;
    end else if (((1'b1 == ap_sig_cseq_ST_st7_fsm_3) & (1'b0 == exitcond1_fu_6265_p2))) begin
        i1_reg_787 <= i_1_fu_6271_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st7_fsm_3) & ~(1'b0 == exitcond1_fu_6265_p2))) begin
        i2_reg_798 <= ap_const_lv7_0;
    end else if (((1'b1 == ap_sig_cseq_ST_st8_fsm_4) & (1'b0 == exitcond2_fu_6367_p2))) begin
        i2_reg_798 <= i_2_fu_6373_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st8_fsm_4) & ~(1'b0 == exitcond2_fu_6367_p2))) begin
        i3_reg_809 <= ap_const_lv7_0;
    end else if (((1'b1 == ap_sig_cseq_ST_st9_fsm_5) & (1'b0 == exitcond_fu_6593_p2))) begin
        i3_reg_809 <= i_3_fu_6599_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond3_reg_7046 == 1'b0))) begin
        i_reg_776 <= i_4_reg_7050;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        i_reg_776 <= ap_const_lv44_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond3_reg_7046 == 1'b0))) begin
        r_V_209_reg_754 <= agg_result_V_i_cast_fu_3430_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        r_V_209_reg_754 <= seed_V;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
        ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1 <= tmp_168_reg_7055;
        ap_reg_ppstg_tmp_399_reg_7063_pp0_iter1 <= tmp_399_reg_7063;
        ap_reg_ppstg_tmp_402_reg_7067_pp0_iter1 <= tmp_402_reg_7067;
        ap_reg_ppstg_tmp_405_reg_7071_pp0_iter1 <= tmp_405_reg_7071;
        ap_reg_ppstg_tmp_408_reg_7075_pp0_iter1 <= tmp_408_reg_7075;
        ap_reg_ppstg_tmp_411_reg_7079_pp0_iter1 <= tmp_411_reg_7079;
        ap_reg_ppstg_tmp_414_reg_7083_pp0_iter1 <= tmp_414_reg_7083;
        ap_reg_ppstg_tmp_417_reg_7087_pp0_iter1 <= tmp_417_reg_7087;
        ap_reg_ppstg_tmp_420_reg_7091_pp0_iter1 <= tmp_420_reg_7091;
        ap_reg_ppstg_tmp_423_reg_7095_pp0_iter1 <= tmp_423_reg_7095;
        ap_reg_ppstg_tmp_426_reg_7099_pp0_iter1 <= tmp_426_reg_7099;
        ap_reg_ppstg_tmp_429_reg_7103_pp0_iter1 <= tmp_429_reg_7103;
        ap_reg_ppstg_tmp_432_reg_7107_pp0_iter1 <= tmp_432_reg_7107;
        ap_reg_ppstg_tmp_435_reg_7111_pp0_iter1 <= tmp_435_reg_7111;
        ap_reg_ppstg_tmp_438_reg_7115_pp0_iter1 <= tmp_438_reg_7115;
        ap_reg_ppstg_tmp_441_reg_7119_pp0_iter1 <= tmp_441_reg_7119;
        exitcond3_reg_7046 <= exitcond3_fu_2034_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) begin
        ap_reg_ppstg_tmp_424_reg_7291_pp0_iter1 <= tmp_424_reg_7291;
        ap_reg_ppstg_tmp_427_reg_7295_pp0_iter1 <= tmp_427_reg_7295;
        ap_reg_ppstg_tmp_430_reg_7299_pp0_iter1 <= tmp_430_reg_7299;
        ap_reg_ppstg_tmp_433_reg_7303_pp0_iter1 <= tmp_433_reg_7303;
        ap_reg_ppstg_tmp_436_reg_7307_pp0_iter1 <= tmp_436_reg_7307;
        ap_reg_ppstg_tmp_439_reg_7311_pp0_iter1 <= tmp_439_reg_7311;
        ap_reg_ppstg_tmp_442_reg_7315_pp0_iter1 <= tmp_442_reg_7315;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond3_reg_7046 == 1'b0))) begin
        freqCount_V_0 <= tmp_6_fu_2244_p2;
        freqCount_V_1 <= tmp_3_fu_2268_p2;
        freqCount_V_10 <= tmp_23_fu_2484_p2;
        freqCount_V_11 <= tmp_25_fu_2508_p2;
        freqCount_V_12 <= tmp_27_fu_2532_p2;
        freqCount_V_13 <= tmp_29_fu_2556_p2;
        freqCount_V_14 <= tmp_31_fu_2580_p2;
        freqCount_V_15 <= tmp_33_fu_2604_p2;
        freqCount_V_16 <= tmp_35_fu_2628_p2;
        freqCount_V_17 <= tmp_37_fu_2652_p2;
        freqCount_V_18 <= tmp_39_fu_2676_p2;
        freqCount_V_19 <= tmp_41_fu_2700_p2;
        freqCount_V_2 <= tmp_7_fu_2292_p2;
        freqCount_V_20 <= tmp_43_fu_2724_p2;
        freqCount_V_21 <= tmp_45_fu_2748_p2;
        freqCount_V_22 <= tmp_47_fu_2772_p2;
        freqCount_V_23 <= tmp_49_fu_2796_p2;
        freqCount_V_24 <= tmp_51_fu_2820_p2;
        freqCount_V_25 <= tmp_53_fu_2844_p2;
        freqCount_V_26 <= tmp_55_fu_2868_p2;
        freqCount_V_27 <= tmp_57_fu_2892_p2;
        freqCount_V_28 <= tmp_59_fu_2916_p2;
        freqCount_V_29 <= tmp_61_fu_2940_p2;
        freqCount_V_3 <= tmp_9_fu_2316_p2;
        freqCount_V_30 <= tmp_63_fu_2964_p2;
        freqCount_V_31 <= tmp_65_fu_2988_p2;
        freqCount_V_4 <= tmp_11_fu_2340_p2;
        freqCount_V_5 <= tmp_13_fu_2364_p2;
        freqCount_V_6 <= tmp_15_fu_2388_p2;
        freqCount_V_7 <= tmp_17_fu_2412_p2;
        freqCount_V_8 <= tmp_19_fu_2436_p2;
        freqCount_V_9 <= tmp_21_fu_2460_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        i_4_reg_7050 <= i_4_fu_2039_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        n_V_read_reg_6864 <= n_V;
        tmp_166_reg_6925[0] <= tmp_166_fu_1863_p1[0];
        tmp_169_reg_6936[0] <= tmp_169_fu_1879_p1[0];
        tmp_170_cast_reg_6887[0] <= tmp_170_cast_fu_1803_p1[0];
        tmp_170_reg_6947[0] <= tmp_170_fu_1895_p1[0];
        tmp_175_reg_6958[0] <= tmp_175_fu_1911_p1[0];
        tmp_176_reg_6969[0] <= tmp_176_fu_1927_p1[0];
        tmp_179_reg_6980[0] <= tmp_179_fu_1943_p1[0];
        tmp_180_reg_6991[0] <= tmp_180_fu_1959_p1[0];
        tmp_181_reg_7002[0] <= tmp_181_fu_1975_p1[0];
        tmp_182_reg_7013[0] <= tmp_182_fu_1991_p1[0];
        tmp_183_reg_7024[0] <= tmp_183_fu_2007_p1[0];
        tmp_184_reg_7035[0] <= tmp_184_fu_2023_p1[0];
        tmp_1_reg_6874 <= tmp_1_fu_1785_p2;
        tmp_213_cast_reg_6898[0] <= tmp_213_cast_fu_1819_p1[0];
        tmp_256_cast_reg_6909[0] <= tmp_256_cast_fu_1835_p1[0];
        tmp_299_cast_reg_6920[0] <= tmp_299_cast_fu_1851_p1[0];
        tmp_2_reg_6881[0] <= tmp_2_fu_1799_p1[0];
        tmp_342_cast_reg_6931[0] <= tmp_342_cast_fu_1867_p1[0];
        tmp_384_cast_reg_6942[0] <= tmp_384_cast_fu_1883_p1[0];
        tmp_426_cast_reg_6953[0] <= tmp_426_cast_fu_1899_p1[0];
        tmp_468_cast_reg_6964[0] <= tmp_468_cast_fu_1915_p1[0];
        tmp_510_cast_reg_6975[0] <= tmp_510_cast_fu_1931_p1[0];
        tmp_552_cast_reg_6986[0] <= tmp_552_cast_fu_1947_p1[0];
        tmp_594_cast_reg_6997[0] <= tmp_594_cast_fu_1963_p1[0];
        tmp_636_cast_reg_7008[0] <= tmp_636_cast_fu_1979_p1[0];
        tmp_678_cast_reg_7019[0] <= tmp_678_cast_fu_1995_p1[0];
        tmp_67_reg_6892[0] <= tmp_67_fu_1815_p1[0];
        tmp_720_cast_reg_7030[0] <= tmp_720_cast_fu_2011_p1[0];
        tmp_72_reg_6903[0] <= tmp_72_fu_1831_p1[0];
        tmp_762_cast_reg_7041[0] <= tmp_762_cast_fu_2027_p1[0];
        tmp_77_reg_6914[0] <= tmp_77_fu_1847_p1[0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond3_fu_2034_p2 == 1'b0))) begin
        phitmp2_reg_7123 <= phitmp2_fu_2221_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond3_reg_7046 == 1'b0))) begin
        r_V_16_reg_7128 <= r_V_16_fu_2236_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2))) begin
        seed_prev_prev_V_fu_692 <= r_V_209_reg_754;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_168_reg_7055 == 1'b0) & ~(1'b0 == tmp_172_reg_7059) & ~(1'b0 == tmp_174_reg_7255) & ~(1'b0 == tmp_178_fu_4795_p2))) begin
        serialThreeCount_V_0 <= tmp_185_fu_4873_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_168_reg_7055 == 1'b0) & ~(1'b0 == tmp_172_reg_7059) & ~(1'b0 == tmp_174_reg_7255) & (1'b0 == tmp_178_fu_4795_p2))) begin
        serialThreeCount_V_1 <= tmp_186_fu_4861_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_399_reg_7063_pp0_iter1) & ~(1'b0 == tmp_401_fu_4889_p1) & ~(1'b0 == tmp_400_reg_7259))) begin
        serialThreeCount_V_10 <= tmp_199_fu_4929_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_438_reg_7115_pp0_iter1) & (1'b0 == tmp_440_fu_6085_p1) & ~(1'b0 == ap_reg_ppstg_tmp_439_reg_7311_pp0_iter1))) begin
        serialThreeCount_V_100 <= tmp_292_fu_6113_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_438_reg_7115_pp0_iter1) & ~(1'b0 == tmp_440_fu_6085_p1) & ~(1'b0 == ap_reg_ppstg_tmp_439_reg_7311_pp0_iter1))) begin
        serialThreeCount_V_101 <= tmp_291_fu_6125_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_439_reg_7311_pp0_iter1) & (1'b0 == tmp_440_fu_6085_p1) & ~(1'b0 == ap_reg_ppstg_tmp_438_reg_7115_pp0_iter1))) begin
        serialThreeCount_V_102 <= tmp_290_fu_6137_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_439_reg_7311_pp0_iter1) & ~(1'b0 == tmp_440_fu_6085_p1) & ~(1'b0 == ap_reg_ppstg_tmp_438_reg_7115_pp0_iter1))) begin
        serialThreeCount_V_103 <= tmp_289_fu_6149_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == tmp_440_fu_6085_p1) & ~(1'b0 == ap_reg_ppstg_tmp_439_reg_7311_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_438_reg_7115_pp0_iter1))) begin
        serialThreeCount_V_104 <= tmp_288_fu_6161_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_441_reg_7119_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_442_reg_7315_pp0_iter1) & (1'b0 == tmp_443_fu_6177_p1))) begin
        serialThreeCount_V_105 <= tmp_301_fu_6181_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_441_reg_7119_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_442_reg_7315_pp0_iter1) & ~(1'b0 == tmp_443_fu_6177_p1))) begin
        serialThreeCount_V_106 <= tmp_300_fu_6193_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_441_reg_7119_pp0_iter1) & (1'b0 == tmp_443_fu_6177_p1) & ~(1'b0 == ap_reg_ppstg_tmp_442_reg_7315_pp0_iter1))) begin
        serialThreeCount_V_107 <= tmp_299_fu_6205_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_441_reg_7119_pp0_iter1) & ~(1'b0 == tmp_443_fu_6177_p1) & ~(1'b0 == ap_reg_ppstg_tmp_442_reg_7315_pp0_iter1))) begin
        serialThreeCount_V_108 <= tmp_298_fu_6217_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_442_reg_7315_pp0_iter1) & (1'b0 == tmp_443_fu_6177_p1) & ~(1'b0 == ap_reg_ppstg_tmp_441_reg_7119_pp0_iter1))) begin
        serialThreeCount_V_109 <= tmp_297_fu_6229_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == tmp_400_reg_7259) & (1'b0 == tmp_401_fu_4889_p1) & ~(1'b0 == ap_reg_ppstg_tmp_399_reg_7063_pp0_iter1))) begin
        serialThreeCount_V_11 <= tmp_198_fu_4941_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_442_reg_7315_pp0_iter1) & ~(1'b0 == tmp_443_fu_6177_p1) & ~(1'b0 == ap_reg_ppstg_tmp_441_reg_7119_pp0_iter1))) begin
        serialThreeCount_V_110 <= tmp_296_fu_6241_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == tmp_443_fu_6177_p1) & ~(1'b0 == ap_reg_ppstg_tmp_442_reg_7315_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_441_reg_7119_pp0_iter1))) begin
        serialThreeCount_V_111 <= tmp_295_fu_6253_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == tmp_400_reg_7259) & ~(1'b0 == tmp_401_fu_4889_p1) & ~(1'b0 == ap_reg_ppstg_tmp_399_reg_7063_pp0_iter1))) begin
        serialThreeCount_V_12 <= tmp_197_fu_4953_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == tmp_401_fu_4889_p1) & ~(1'b0 == tmp_400_reg_7259) & ~(1'b0 == ap_reg_ppstg_tmp_399_reg_7063_pp0_iter1))) begin
        serialThreeCount_V_13 <= tmp_196_fu_4965_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_402_reg_7067_pp0_iter1) & (1'b0 == tmp_403_reg_7263) & (1'b0 == tmp_404_fu_4981_p1))) begin
        serialThreeCount_V_14 <= tmp_210_fu_4985_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_402_reg_7067_pp0_iter1) & (1'b0 == tmp_403_reg_7263) & ~(1'b0 == tmp_404_fu_4981_p1))) begin
        serialThreeCount_V_15 <= tmp_209_fu_4997_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_402_reg_7067_pp0_iter1) & (1'b0 == tmp_404_fu_4981_p1) & ~(1'b0 == tmp_403_reg_7263))) begin
        serialThreeCount_V_16 <= tmp_208_fu_5009_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_402_reg_7067_pp0_iter1) & ~(1'b0 == tmp_404_fu_4981_p1) & ~(1'b0 == tmp_403_reg_7263))) begin
        serialThreeCount_V_17 <= tmp_207_fu_5021_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == tmp_403_reg_7263) & (1'b0 == tmp_404_fu_4981_p1) & ~(1'b0 == ap_reg_ppstg_tmp_402_reg_7067_pp0_iter1))) begin
        serialThreeCount_V_18 <= tmp_206_fu_5033_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == tmp_403_reg_7263) & ~(1'b0 == tmp_404_fu_4981_p1) & ~(1'b0 == ap_reg_ppstg_tmp_402_reg_7067_pp0_iter1))) begin
        serialThreeCount_V_19 <= tmp_205_fu_5045_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_168_reg_7055 == 1'b0) & ~(1'b0 == tmp_172_reg_7059) & (1'b0 == tmp_174_reg_7255) & ~(1'b0 == tmp_178_fu_4795_p2))) begin
        serialThreeCount_V_2 <= tmp_187_fu_4849_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == tmp_404_fu_4981_p1) & ~(1'b0 == tmp_403_reg_7263) & ~(1'b0 == ap_reg_ppstg_tmp_402_reg_7067_pp0_iter1))) begin
        serialThreeCount_V_20 <= tmp_203_fu_5057_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_405_reg_7071_pp0_iter1) & (1'b0 == tmp_406_reg_7267) & (1'b0 == tmp_407_fu_5073_p1))) begin
        serialThreeCount_V_21 <= tmp_217_fu_5077_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_405_reg_7071_pp0_iter1) & (1'b0 == tmp_406_reg_7267) & ~(1'b0 == tmp_407_fu_5073_p1))) begin
        serialThreeCount_V_22 <= tmp_216_fu_5089_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_405_reg_7071_pp0_iter1) & (1'b0 == tmp_407_fu_5073_p1) & ~(1'b0 == tmp_406_reg_7267))) begin
        serialThreeCount_V_23 <= tmp_215_fu_5101_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_405_reg_7071_pp0_iter1) & ~(1'b0 == tmp_407_fu_5073_p1) & ~(1'b0 == tmp_406_reg_7267))) begin
        serialThreeCount_V_24 <= tmp_214_fu_5113_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == tmp_406_reg_7267) & (1'b0 == tmp_407_fu_5073_p1) & ~(1'b0 == ap_reg_ppstg_tmp_405_reg_7071_pp0_iter1))) begin
        serialThreeCount_V_25 <= tmp_213_fu_5125_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == tmp_406_reg_7267) & ~(1'b0 == tmp_407_fu_5073_p1) & ~(1'b0 == ap_reg_ppstg_tmp_405_reg_7071_pp0_iter1))) begin
        serialThreeCount_V_26 <= tmp_212_fu_5137_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == tmp_407_fu_5073_p1) & ~(1'b0 == tmp_406_reg_7267) & ~(1'b0 == ap_reg_ppstg_tmp_405_reg_7071_pp0_iter1))) begin
        serialThreeCount_V_27 <= tmp_211_fu_5149_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_408_reg_7075_pp0_iter1) & (1'b0 == tmp_409_reg_7271) & (1'b0 == tmp_410_fu_5165_p1))) begin
        serialThreeCount_V_28 <= tmp_224_fu_5169_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_408_reg_7075_pp0_iter1) & (1'b0 == tmp_409_reg_7271) & ~(1'b0 == tmp_410_fu_5165_p1))) begin
        serialThreeCount_V_29 <= tmp_223_fu_5181_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_168_reg_7055 == 1'b0) & ~(1'b0 == tmp_172_reg_7059) & (1'b0 == tmp_174_reg_7255) & (1'b0 == tmp_178_fu_4795_p2))) begin
        serialThreeCount_V_3 <= tmp_188_fu_4837_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_408_reg_7075_pp0_iter1) & (1'b0 == tmp_410_fu_5165_p1) & ~(1'b0 == tmp_409_reg_7271))) begin
        serialThreeCount_V_30 <= tmp_222_fu_5193_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_408_reg_7075_pp0_iter1) & ~(1'b0 == tmp_410_fu_5165_p1) & ~(1'b0 == tmp_409_reg_7271))) begin
        serialThreeCount_V_31 <= tmp_221_fu_5205_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == tmp_409_reg_7271) & (1'b0 == tmp_410_fu_5165_p1) & ~(1'b0 == ap_reg_ppstg_tmp_408_reg_7075_pp0_iter1))) begin
        serialThreeCount_V_32 <= tmp_220_fu_5217_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == tmp_409_reg_7271) & ~(1'b0 == tmp_410_fu_5165_p1) & ~(1'b0 == ap_reg_ppstg_tmp_408_reg_7075_pp0_iter1))) begin
        serialThreeCount_V_33 <= tmp_219_fu_5229_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == tmp_410_fu_5165_p1) & ~(1'b0 == tmp_409_reg_7271) & ~(1'b0 == ap_reg_ppstg_tmp_408_reg_7075_pp0_iter1))) begin
        serialThreeCount_V_34 <= tmp_218_fu_5241_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_411_reg_7079_pp0_iter1) & (1'b0 == tmp_412_reg_7275) & (1'b0 == tmp_413_fu_5257_p1))) begin
        serialThreeCount_V_35 <= tmp_231_fu_5261_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_411_reg_7079_pp0_iter1) & (1'b0 == tmp_412_reg_7275) & ~(1'b0 == tmp_413_fu_5257_p1))) begin
        serialThreeCount_V_36 <= tmp_230_fu_5273_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_411_reg_7079_pp0_iter1) & (1'b0 == tmp_413_fu_5257_p1) & ~(1'b0 == tmp_412_reg_7275))) begin
        serialThreeCount_V_37 <= tmp_229_fu_5285_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_411_reg_7079_pp0_iter1) & ~(1'b0 == tmp_413_fu_5257_p1) & ~(1'b0 == tmp_412_reg_7275))) begin
        serialThreeCount_V_38 <= tmp_228_fu_5297_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == tmp_412_reg_7275) & (1'b0 == tmp_413_fu_5257_p1) & ~(1'b0 == ap_reg_ppstg_tmp_411_reg_7079_pp0_iter1))) begin
        serialThreeCount_V_39 <= tmp_227_fu_5309_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_168_reg_7055 == 1'b0) & (1'b0 == tmp_172_reg_7059) & ~(1'b0 == tmp_174_reg_7255) & ~(1'b0 == tmp_178_fu_4795_p2))) begin
        serialThreeCount_V_4 <= tmp_189_fu_4825_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == tmp_412_reg_7275) & ~(1'b0 == tmp_413_fu_5257_p1) & ~(1'b0 == ap_reg_ppstg_tmp_411_reg_7079_pp0_iter1))) begin
        serialThreeCount_V_40 <= tmp_226_fu_5321_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == tmp_413_fu_5257_p1) & ~(1'b0 == tmp_412_reg_7275) & ~(1'b0 == ap_reg_ppstg_tmp_411_reg_7079_pp0_iter1))) begin
        serialThreeCount_V_41 <= tmp_225_fu_5333_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_414_reg_7083_pp0_iter1) & (1'b0 == tmp_415_reg_7279) & (1'b0 == tmp_416_fu_5349_p1))) begin
        serialThreeCount_V_42 <= tmp_238_fu_5353_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_414_reg_7083_pp0_iter1) & (1'b0 == tmp_415_reg_7279) & ~(1'b0 == tmp_416_fu_5349_p1))) begin
        serialThreeCount_V_43 <= tmp_237_fu_5365_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_414_reg_7083_pp0_iter1) & (1'b0 == tmp_416_fu_5349_p1) & ~(1'b0 == tmp_415_reg_7279))) begin
        serialThreeCount_V_44 <= tmp_236_fu_5377_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_414_reg_7083_pp0_iter1) & ~(1'b0 == tmp_416_fu_5349_p1) & ~(1'b0 == tmp_415_reg_7279))) begin
        serialThreeCount_V_45 <= tmp_235_fu_5389_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == tmp_415_reg_7279) & (1'b0 == tmp_416_fu_5349_p1) & ~(1'b0 == ap_reg_ppstg_tmp_414_reg_7083_pp0_iter1))) begin
        serialThreeCount_V_46 <= tmp_234_fu_5401_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == tmp_415_reg_7279) & ~(1'b0 == tmp_416_fu_5349_p1) & ~(1'b0 == ap_reg_ppstg_tmp_414_reg_7083_pp0_iter1))) begin
        serialThreeCount_V_47 <= tmp_233_fu_5413_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == tmp_416_fu_5349_p1) & ~(1'b0 == tmp_415_reg_7279) & ~(1'b0 == ap_reg_ppstg_tmp_414_reg_7083_pp0_iter1))) begin
        serialThreeCount_V_48 <= tmp_232_fu_5425_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_417_reg_7087_pp0_iter1) & (1'b0 == tmp_418_reg_7283) & (1'b0 == tmp_419_fu_5441_p1))) begin
        serialThreeCount_V_49 <= tmp_245_fu_5445_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_168_reg_7055 == 1'b0) & (1'b0 == tmp_172_reg_7059) & ~(1'b0 == tmp_174_reg_7255) & (1'b0 == tmp_178_fu_4795_p2))) begin
        serialThreeCount_V_5 <= tmp_190_fu_4813_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_417_reg_7087_pp0_iter1) & (1'b0 == tmp_418_reg_7283) & ~(1'b0 == tmp_419_fu_5441_p1))) begin
        serialThreeCount_V_50 <= tmp_244_fu_5457_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_417_reg_7087_pp0_iter1) & (1'b0 == tmp_419_fu_5441_p1) & ~(1'b0 == tmp_418_reg_7283))) begin
        serialThreeCount_V_51 <= tmp_243_fu_5469_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_417_reg_7087_pp0_iter1) & ~(1'b0 == tmp_419_fu_5441_p1) & ~(1'b0 == tmp_418_reg_7283))) begin
        serialThreeCount_V_52 <= tmp_242_fu_5481_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == tmp_418_reg_7283) & (1'b0 == tmp_419_fu_5441_p1) & ~(1'b0 == ap_reg_ppstg_tmp_417_reg_7087_pp0_iter1))) begin
        serialThreeCount_V_53 <= tmp_241_fu_5493_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == tmp_418_reg_7283) & ~(1'b0 == tmp_419_fu_5441_p1) & ~(1'b0 == ap_reg_ppstg_tmp_417_reg_7087_pp0_iter1))) begin
        serialThreeCount_V_54 <= tmp_240_fu_5505_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == tmp_419_fu_5441_p1) & ~(1'b0 == tmp_418_reg_7283) & ~(1'b0 == ap_reg_ppstg_tmp_417_reg_7087_pp0_iter1))) begin
        serialThreeCount_V_55 <= tmp_239_fu_5517_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_420_reg_7091_pp0_iter1) & (1'b0 == tmp_421_reg_7287) & (1'b0 == tmp_422_fu_5533_p1))) begin
        serialThreeCount_V_56 <= tmp_252_fu_5537_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_420_reg_7091_pp0_iter1) & (1'b0 == tmp_421_reg_7287) & ~(1'b0 == tmp_422_fu_5533_p1))) begin
        serialThreeCount_V_57 <= tmp_251_fu_5549_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_420_reg_7091_pp0_iter1) & (1'b0 == tmp_422_fu_5533_p1) & ~(1'b0 == tmp_421_reg_7287))) begin
        serialThreeCount_V_58 <= tmp_250_fu_5561_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_420_reg_7091_pp0_iter1) & ~(1'b0 == tmp_422_fu_5533_p1) & ~(1'b0 == tmp_421_reg_7287))) begin
        serialThreeCount_V_59 <= tmp_249_fu_5573_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_168_reg_7055 == 1'b0) & (1'b0 == tmp_172_reg_7059) & (1'b0 == tmp_174_reg_7255) & ~(1'b0 == tmp_178_fu_4795_p2))) begin
        serialThreeCount_V_6 <= tmp_191_fu_4801_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == tmp_421_reg_7287) & (1'b0 == tmp_422_fu_5533_p1) & ~(1'b0 == ap_reg_ppstg_tmp_420_reg_7091_pp0_iter1))) begin
        serialThreeCount_V_60 <= tmp_248_fu_5585_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == tmp_421_reg_7287) & ~(1'b0 == tmp_422_fu_5533_p1) & ~(1'b0 == ap_reg_ppstg_tmp_420_reg_7091_pp0_iter1))) begin
        serialThreeCount_V_61 <= tmp_247_fu_5597_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == tmp_422_fu_5533_p1) & ~(1'b0 == tmp_421_reg_7287) & ~(1'b0 == ap_reg_ppstg_tmp_420_reg_7091_pp0_iter1))) begin
        serialThreeCount_V_62 <= tmp_246_fu_5609_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_423_reg_7095_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_424_reg_7291_pp0_iter1) & (1'b0 == tmp_425_fu_5625_p1))) begin
        serialThreeCount_V_63 <= tmp_259_fu_5629_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_423_reg_7095_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_424_reg_7291_pp0_iter1) & ~(1'b0 == tmp_425_fu_5625_p1))) begin
        serialThreeCount_V_64 <= tmp_258_fu_5641_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_423_reg_7095_pp0_iter1) & (1'b0 == tmp_425_fu_5625_p1) & ~(1'b0 == ap_reg_ppstg_tmp_424_reg_7291_pp0_iter1))) begin
        serialThreeCount_V_65 <= tmp_257_fu_5653_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_423_reg_7095_pp0_iter1) & ~(1'b0 == tmp_425_fu_5625_p1) & ~(1'b0 == ap_reg_ppstg_tmp_424_reg_7291_pp0_iter1))) begin
        serialThreeCount_V_66 <= tmp_256_fu_5665_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_424_reg_7291_pp0_iter1) & (1'b0 == tmp_425_fu_5625_p1) & ~(1'b0 == ap_reg_ppstg_tmp_423_reg_7095_pp0_iter1))) begin
        serialThreeCount_V_67 <= tmp_255_fu_5677_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_424_reg_7291_pp0_iter1) & ~(1'b0 == tmp_425_fu_5625_p1) & ~(1'b0 == ap_reg_ppstg_tmp_423_reg_7095_pp0_iter1))) begin
        serialThreeCount_V_68 <= tmp_254_fu_5689_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == tmp_425_fu_5625_p1) & ~(1'b0 == ap_reg_ppstg_tmp_424_reg_7291_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_423_reg_7095_pp0_iter1))) begin
        serialThreeCount_V_69 <= tmp_253_fu_5701_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_399_reg_7063_pp0_iter1) & (1'b0 == tmp_400_reg_7259) & (1'b0 == tmp_401_fu_4889_p1))) begin
        serialThreeCount_V_7 <= tmp_202_fu_4893_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_426_reg_7099_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_427_reg_7295_pp0_iter1) & (1'b0 == tmp_428_fu_5717_p1))) begin
        serialThreeCount_V_70 <= tmp_266_fu_5721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_426_reg_7099_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_427_reg_7295_pp0_iter1) & ~(1'b0 == tmp_428_fu_5717_p1))) begin
        serialThreeCount_V_71 <= tmp_265_fu_5733_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_426_reg_7099_pp0_iter1) & (1'b0 == tmp_428_fu_5717_p1) & ~(1'b0 == ap_reg_ppstg_tmp_427_reg_7295_pp0_iter1))) begin
        serialThreeCount_V_72 <= tmp_264_fu_5745_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_426_reg_7099_pp0_iter1) & ~(1'b0 == tmp_428_fu_5717_p1) & ~(1'b0 == ap_reg_ppstg_tmp_427_reg_7295_pp0_iter1))) begin
        serialThreeCount_V_73 <= tmp_263_fu_5757_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_427_reg_7295_pp0_iter1) & (1'b0 == tmp_428_fu_5717_p1) & ~(1'b0 == ap_reg_ppstg_tmp_426_reg_7099_pp0_iter1))) begin
        serialThreeCount_V_74 <= tmp_262_fu_5769_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_427_reg_7295_pp0_iter1) & ~(1'b0 == tmp_428_fu_5717_p1) & ~(1'b0 == ap_reg_ppstg_tmp_426_reg_7099_pp0_iter1))) begin
        serialThreeCount_V_75 <= tmp_261_fu_5781_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == tmp_428_fu_5717_p1) & ~(1'b0 == ap_reg_ppstg_tmp_427_reg_7295_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_426_reg_7099_pp0_iter1))) begin
        serialThreeCount_V_76 <= tmp_260_fu_5793_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_429_reg_7103_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_430_reg_7299_pp0_iter1) & (1'b0 == tmp_431_fu_5809_p1))) begin
        serialThreeCount_V_77 <= tmp_273_fu_5813_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_429_reg_7103_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_430_reg_7299_pp0_iter1) & ~(1'b0 == tmp_431_fu_5809_p1))) begin
        serialThreeCount_V_78 <= tmp_272_fu_5825_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_429_reg_7103_pp0_iter1) & (1'b0 == tmp_431_fu_5809_p1) & ~(1'b0 == ap_reg_ppstg_tmp_430_reg_7299_pp0_iter1))) begin
        serialThreeCount_V_79 <= tmp_271_fu_5837_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_399_reg_7063_pp0_iter1) & (1'b0 == tmp_400_reg_7259) & ~(1'b0 == tmp_401_fu_4889_p1))) begin
        serialThreeCount_V_8 <= tmp_201_fu_4905_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_429_reg_7103_pp0_iter1) & ~(1'b0 == tmp_431_fu_5809_p1) & ~(1'b0 == ap_reg_ppstg_tmp_430_reg_7299_pp0_iter1))) begin
        serialThreeCount_V_80 <= tmp_270_fu_5849_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_430_reg_7299_pp0_iter1) & (1'b0 == tmp_431_fu_5809_p1) & ~(1'b0 == ap_reg_ppstg_tmp_429_reg_7103_pp0_iter1))) begin
        serialThreeCount_V_81 <= tmp_269_fu_5861_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_430_reg_7299_pp0_iter1) & ~(1'b0 == tmp_431_fu_5809_p1) & ~(1'b0 == ap_reg_ppstg_tmp_429_reg_7103_pp0_iter1))) begin
        serialThreeCount_V_82 <= tmp_268_fu_5873_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == tmp_431_fu_5809_p1) & ~(1'b0 == ap_reg_ppstg_tmp_430_reg_7299_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_429_reg_7103_pp0_iter1))) begin
        serialThreeCount_V_83 <= tmp_267_fu_5885_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_432_reg_7107_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_433_reg_7303_pp0_iter1) & (1'b0 == tmp_434_fu_5901_p1))) begin
        serialThreeCount_V_84 <= tmp_280_fu_5905_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_432_reg_7107_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_433_reg_7303_pp0_iter1) & ~(1'b0 == tmp_434_fu_5901_p1))) begin
        serialThreeCount_V_85 <= tmp_279_fu_5917_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_432_reg_7107_pp0_iter1) & (1'b0 == tmp_434_fu_5901_p1) & ~(1'b0 == ap_reg_ppstg_tmp_433_reg_7303_pp0_iter1))) begin
        serialThreeCount_V_86 <= tmp_278_fu_5929_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_432_reg_7107_pp0_iter1) & ~(1'b0 == tmp_434_fu_5901_p1) & ~(1'b0 == ap_reg_ppstg_tmp_433_reg_7303_pp0_iter1))) begin
        serialThreeCount_V_87 <= tmp_277_fu_5941_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_433_reg_7303_pp0_iter1) & (1'b0 == tmp_434_fu_5901_p1) & ~(1'b0 == ap_reg_ppstg_tmp_432_reg_7107_pp0_iter1))) begin
        serialThreeCount_V_88 <= tmp_276_fu_5953_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_433_reg_7303_pp0_iter1) & ~(1'b0 == tmp_434_fu_5901_p1) & ~(1'b0 == ap_reg_ppstg_tmp_432_reg_7107_pp0_iter1))) begin
        serialThreeCount_V_89 <= tmp_275_fu_5965_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_399_reg_7063_pp0_iter1) & (1'b0 == tmp_401_fu_4889_p1) & ~(1'b0 == tmp_400_reg_7259))) begin
        serialThreeCount_V_9 <= tmp_200_fu_4917_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == tmp_434_fu_5901_p1) & ~(1'b0 == ap_reg_ppstg_tmp_433_reg_7303_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_432_reg_7107_pp0_iter1))) begin
        serialThreeCount_V_90 <= tmp_274_fu_5977_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_435_reg_7111_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_436_reg_7307_pp0_iter1) & (1'b0 == tmp_437_fu_5993_p1))) begin
        serialThreeCount_V_91 <= tmp_287_fu_5997_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_435_reg_7111_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_436_reg_7307_pp0_iter1) & ~(1'b0 == tmp_437_fu_5993_p1))) begin
        serialThreeCount_V_92 <= tmp_286_fu_6009_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_435_reg_7111_pp0_iter1) & (1'b0 == tmp_437_fu_5993_p1) & ~(1'b0 == ap_reg_ppstg_tmp_436_reg_7307_pp0_iter1))) begin
        serialThreeCount_V_93 <= tmp_285_fu_6021_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_435_reg_7111_pp0_iter1) & ~(1'b0 == tmp_437_fu_5993_p1) & ~(1'b0 == ap_reg_ppstg_tmp_436_reg_7307_pp0_iter1))) begin
        serialThreeCount_V_94 <= tmp_284_fu_6033_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_436_reg_7307_pp0_iter1) & (1'b0 == tmp_437_fu_5993_p1) & ~(1'b0 == ap_reg_ppstg_tmp_435_reg_7111_pp0_iter1))) begin
        serialThreeCount_V_95 <= tmp_283_fu_6045_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_436_reg_7307_pp0_iter1) & ~(1'b0 == tmp_437_fu_5993_p1) & ~(1'b0 == ap_reg_ppstg_tmp_435_reg_7111_pp0_iter1))) begin
        serialThreeCount_V_96 <= tmp_282_fu_6057_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == tmp_437_fu_5993_p1) & ~(1'b0 == ap_reg_ppstg_tmp_436_reg_7307_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_435_reg_7111_pp0_iter1))) begin
        serialThreeCount_V_97 <= tmp_281_fu_6069_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_438_reg_7115_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_439_reg_7311_pp0_iter1) & (1'b0 == tmp_440_fu_6085_p1))) begin
        serialThreeCount_V_98 <= tmp_294_fu_6089_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_7055_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_438_reg_7115_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_439_reg_7311_pp0_iter1) & ~(1'b0 == tmp_440_fu_6085_p1))) begin
        serialThreeCount_V_99 <= tmp_293_fu_6101_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == r_V_16_reg_7128) & (1'b0 == tmp_335_fu_3422_p1))) begin
        serialTwoCount_V_0 <= tmp_68_fu_3434_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == r_V_16_reg_7128) & ~(1'b0 == tmp_335_fu_3422_p1))) begin
        serialTwoCount_V_1 <= tmp_69_fu_3446_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_342_reg_7140) & ~(1'b0 == tmp_343_fu_3558_p3))) begin
        serialTwoCount_V_10 <= tmp_82_fu_3578_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_343_fu_3558_p3) & ~(1'b0 == tmp_342_reg_7140))) begin
        serialTwoCount_V_11 <= tmp_83_fu_3590_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_344_reg_7144) & (1'b0 == tmp_345_fu_3602_p3))) begin
        serialTwoCount_V_12 <= tmp_84_fu_3610_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_344_reg_7144) & ~(1'b0 == tmp_345_fu_3602_p3))) begin
        serialTwoCount_V_13 <= tmp_85_fu_3622_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_345_fu_3602_p3) & ~(1'b0 == tmp_344_reg_7144))) begin
        serialTwoCount_V_14 <= tmp_86_fu_3634_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_346_reg_7148) & (1'b0 == tmp_347_fu_3646_p3))) begin
        serialTwoCount_V_15 <= tmp_87_fu_3654_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_346_reg_7148) & ~(1'b0 == tmp_347_fu_3646_p3))) begin
        serialTwoCount_V_16 <= tmp_88_fu_3666_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_347_fu_3646_p3) & ~(1'b0 == tmp_346_reg_7148))) begin
        serialTwoCount_V_17 <= tmp_89_fu_3678_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_348_reg_7152) & (1'b0 == tmp_349_fu_3690_p3))) begin
        serialTwoCount_V_18 <= tmp_90_fu_3698_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_348_reg_7152) & ~(1'b0 == tmp_349_fu_3690_p3))) begin
        serialTwoCount_V_19 <= tmp_91_fu_3710_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_335_fu_3422_p1) & ~(1'b0 == r_V_16_reg_7128))) begin
        serialTwoCount_V_2 <= tmp_70_fu_3458_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_349_fu_3690_p3) & ~(1'b0 == tmp_348_reg_7152))) begin
        serialTwoCount_V_20 <= tmp_92_fu_3722_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_350_reg_7156) & (1'b0 == tmp_351_fu_3734_p3))) begin
        serialTwoCount_V_21 <= tmp_93_fu_3742_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_350_reg_7156) & ~(1'b0 == tmp_351_fu_3734_p3))) begin
        serialTwoCount_V_22 <= tmp_94_fu_3754_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_351_fu_3734_p3) & ~(1'b0 == tmp_350_reg_7156))) begin
        serialTwoCount_V_23 <= tmp_95_fu_3766_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_352_reg_7160) & (1'b0 == tmp_353_fu_3778_p3))) begin
        serialTwoCount_V_24 <= tmp_96_fu_3786_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_352_reg_7160) & ~(1'b0 == tmp_353_fu_3778_p3))) begin
        serialTwoCount_V_25 <= tmp_97_fu_3798_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_353_fu_3778_p3) & ~(1'b0 == tmp_352_reg_7160))) begin
        serialTwoCount_V_26 <= tmp_98_fu_3810_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_354_reg_7164) & (1'b0 == tmp_355_fu_3822_p3))) begin
        serialTwoCount_V_27 <= tmp_99_fu_3830_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_354_reg_7164) & ~(1'b0 == tmp_355_fu_3822_p3))) begin
        serialTwoCount_V_28 <= tmp_100_fu_3842_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_355_fu_3822_p3) & ~(1'b0 == tmp_354_reg_7164))) begin
        serialTwoCount_V_29 <= tmp_101_fu_3854_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_338_reg_7132) & (1'b0 == tmp_339_fu_3470_p3))) begin
        serialTwoCount_V_3 <= tmp_73_fu_3478_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_356_reg_7168) & (1'b0 == tmp_357_fu_3866_p3))) begin
        serialTwoCount_V_30 <= tmp_102_fu_3874_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_356_reg_7168) & ~(1'b0 == tmp_357_fu_3866_p3))) begin
        serialTwoCount_V_31 <= tmp_103_fu_3886_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_357_fu_3866_p3) & ~(1'b0 == tmp_356_reg_7168))) begin
        serialTwoCount_V_32 <= tmp_104_fu_3898_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_358_reg_7172) & (1'b0 == tmp_359_fu_3910_p3))) begin
        serialTwoCount_V_33 <= tmp_105_fu_3918_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_358_reg_7172) & ~(1'b0 == tmp_359_fu_3910_p3))) begin
        serialTwoCount_V_34 <= tmp_106_fu_3930_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_359_fu_3910_p3) & ~(1'b0 == tmp_358_reg_7172))) begin
        serialTwoCount_V_35 <= tmp_107_fu_3942_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_360_reg_7176) & (1'b0 == tmp_361_fu_3954_p3))) begin
        serialTwoCount_V_36 <= tmp_108_fu_3962_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_360_reg_7176) & ~(1'b0 == tmp_361_fu_3954_p3))) begin
        serialTwoCount_V_37 <= tmp_109_fu_3974_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_361_fu_3954_p3) & ~(1'b0 == tmp_360_reg_7176))) begin
        serialTwoCount_V_38 <= tmp_110_fu_3986_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_362_reg_7180) & (1'b0 == tmp_363_fu_3998_p3))) begin
        serialTwoCount_V_39 <= tmp_111_fu_4006_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_338_reg_7132) & ~(1'b0 == tmp_339_fu_3470_p3))) begin
        serialTwoCount_V_4 <= tmp_74_fu_3490_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_362_reg_7180) & ~(1'b0 == tmp_363_fu_3998_p3))) begin
        serialTwoCount_V_40 <= tmp_112_fu_4018_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_363_fu_3998_p3) & ~(1'b0 == tmp_362_reg_7180))) begin
        serialTwoCount_V_41 <= tmp_113_fu_4030_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_364_reg_7184) & (1'b0 == tmp_365_fu_4042_p3))) begin
        serialTwoCount_V_42 <= tmp_114_fu_4050_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_364_reg_7184) & ~(1'b0 == tmp_365_fu_4042_p3))) begin
        serialTwoCount_V_43 <= tmp_115_fu_4062_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_365_fu_4042_p3) & ~(1'b0 == tmp_364_reg_7184))) begin
        serialTwoCount_V_44 <= tmp_116_fu_4074_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_366_reg_7188) & (1'b0 == tmp_367_fu_4086_p3))) begin
        serialTwoCount_V_45 <= tmp_117_fu_4094_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_366_reg_7188) & ~(1'b0 == tmp_367_fu_4086_p3))) begin
        serialTwoCount_V_46 <= tmp_118_fu_4106_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_367_fu_4086_p3) & ~(1'b0 == tmp_366_reg_7188))) begin
        serialTwoCount_V_47 <= tmp_119_fu_4118_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_368_reg_7192) & (1'b0 == tmp_369_fu_4130_p3))) begin
        serialTwoCount_V_48 <= tmp_120_fu_4138_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_368_reg_7192) & ~(1'b0 == tmp_369_fu_4130_p3))) begin
        serialTwoCount_V_49 <= tmp_121_fu_4150_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_339_fu_3470_p3) & ~(1'b0 == tmp_338_reg_7132))) begin
        serialTwoCount_V_5 <= tmp_75_fu_3502_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_369_fu_4130_p3) & ~(1'b0 == tmp_368_reg_7192))) begin
        serialTwoCount_V_50 <= tmp_122_fu_4162_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_370_reg_7196) & (1'b0 == tmp_371_fu_4174_p3))) begin
        serialTwoCount_V_51 <= tmp_123_fu_4182_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_370_reg_7196) & ~(1'b0 == tmp_371_fu_4174_p3))) begin
        serialTwoCount_V_52 <= tmp_124_fu_4194_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_371_fu_4174_p3) & ~(1'b0 == tmp_370_reg_7196))) begin
        serialTwoCount_V_53 <= tmp_125_fu_4206_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_372_reg_7200) & (1'b0 == tmp_373_fu_4218_p3))) begin
        serialTwoCount_V_54 <= tmp_126_fu_4226_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_372_reg_7200) & ~(1'b0 == tmp_373_fu_4218_p3))) begin
        serialTwoCount_V_55 <= tmp_127_fu_4238_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_373_fu_4218_p3) & ~(1'b0 == tmp_372_reg_7200))) begin
        serialTwoCount_V_56 <= tmp_128_fu_4250_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_374_reg_7204) & (1'b0 == tmp_375_fu_4262_p3))) begin
        serialTwoCount_V_57 <= tmp_129_fu_4270_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_374_reg_7204) & ~(1'b0 == tmp_375_fu_4262_p3))) begin
        serialTwoCount_V_58 <= tmp_130_fu_4282_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_375_fu_4262_p3) & ~(1'b0 == tmp_374_reg_7204))) begin
        serialTwoCount_V_59 <= tmp_131_fu_4294_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_340_reg_7136) & (1'b0 == tmp_341_fu_3514_p3))) begin
        serialTwoCount_V_6 <= tmp_78_fu_3522_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_376_reg_7208) & (1'b0 == tmp_377_fu_4306_p3))) begin
        serialTwoCount_V_60 <= tmp_132_fu_4314_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_376_reg_7208) & ~(1'b0 == tmp_377_fu_4306_p3))) begin
        serialTwoCount_V_61 <= tmp_133_fu_4326_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_377_fu_4306_p3) & ~(1'b0 == tmp_376_reg_7208))) begin
        serialTwoCount_V_62 <= tmp_134_fu_4338_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_378_reg_7212) & (1'b0 == tmp_379_fu_4350_p3))) begin
        serialTwoCount_V_63 <= tmp_135_fu_4358_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_378_reg_7212) & ~(1'b0 == tmp_379_fu_4350_p3))) begin
        serialTwoCount_V_64 <= tmp_136_fu_4370_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_379_fu_4350_p3) & ~(1'b0 == tmp_378_reg_7212))) begin
        serialTwoCount_V_65 <= tmp_137_fu_4382_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_380_reg_7216) & (1'b0 == tmp_381_fu_4394_p3))) begin
        serialTwoCount_V_66 <= tmp_138_fu_4402_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_380_reg_7216) & ~(1'b0 == tmp_381_fu_4394_p3))) begin
        serialTwoCount_V_67 <= tmp_139_fu_4414_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_381_fu_4394_p3) & ~(1'b0 == tmp_380_reg_7216))) begin
        serialTwoCount_V_68 <= tmp_140_fu_4426_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_382_reg_7220) & (1'b0 == tmp_383_fu_4438_p3))) begin
        serialTwoCount_V_69 <= tmp_141_fu_4446_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_340_reg_7136) & ~(1'b0 == tmp_341_fu_3514_p3))) begin
        serialTwoCount_V_7 <= tmp_79_fu_3534_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_382_reg_7220) & ~(1'b0 == tmp_383_fu_4438_p3))) begin
        serialTwoCount_V_70 <= tmp_142_fu_4458_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_383_fu_4438_p3) & ~(1'b0 == tmp_382_reg_7220))) begin
        serialTwoCount_V_71 <= tmp_143_fu_4470_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_384_reg_7224) & (1'b0 == tmp_385_fu_4482_p3))) begin
        serialTwoCount_V_72 <= tmp_144_fu_4490_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_384_reg_7224) & ~(1'b0 == tmp_385_fu_4482_p3))) begin
        serialTwoCount_V_73 <= tmp_145_fu_4502_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_385_fu_4482_p3) & ~(1'b0 == tmp_384_reg_7224))) begin
        serialTwoCount_V_74 <= tmp_146_fu_4514_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_386_reg_7228) & (1'b0 == tmp_387_fu_4526_p3))) begin
        serialTwoCount_V_75 <= tmp_147_fu_4534_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_386_reg_7228) & ~(1'b0 == tmp_387_fu_4526_p3))) begin
        serialTwoCount_V_76 <= tmp_148_fu_4546_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_387_fu_4526_p3) & ~(1'b0 == tmp_386_reg_7228))) begin
        serialTwoCount_V_77 <= tmp_149_fu_4558_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_388_reg_7232) & (1'b0 == tmp_389_fu_4570_p3))) begin
        serialTwoCount_V_78 <= tmp_150_fu_4578_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_388_reg_7232) & ~(1'b0 == tmp_389_fu_4570_p3))) begin
        serialTwoCount_V_79 <= tmp_151_fu_4590_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_341_fu_3514_p3) & ~(1'b0 == tmp_340_reg_7136))) begin
        serialTwoCount_V_8 <= tmp_80_fu_3546_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_389_fu_4570_p3) & ~(1'b0 == tmp_388_reg_7232))) begin
        serialTwoCount_V_80 <= tmp_152_fu_4602_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_390_reg_7236) & (1'b0 == tmp_391_fu_4614_p3))) begin
        serialTwoCount_V_81 <= tmp_153_fu_4622_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_390_reg_7236) & ~(1'b0 == tmp_391_fu_4614_p3))) begin
        serialTwoCount_V_82 <= tmp_154_fu_4634_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_391_fu_4614_p3) & ~(1'b0 == tmp_390_reg_7236))) begin
        serialTwoCount_V_83 <= tmp_155_fu_4646_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_392_reg_7240) & (1'b0 == tmp_393_fu_4658_p3))) begin
        serialTwoCount_V_84 <= tmp_156_fu_4666_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_392_reg_7240) & ~(1'b0 == tmp_393_fu_4658_p3))) begin
        serialTwoCount_V_85 <= tmp_157_fu_4678_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_393_fu_4658_p3) & ~(1'b0 == tmp_392_reg_7240))) begin
        serialTwoCount_V_86 <= tmp_158_fu_4690_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_394_reg_7244) & (1'b0 == tmp_395_fu_4702_p3))) begin
        serialTwoCount_V_87 <= tmp_159_fu_4710_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_394_reg_7244) & ~(1'b0 == tmp_395_fu_4702_p3))) begin
        serialTwoCount_V_88 <= tmp_160_fu_4722_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_395_fu_4702_p3) & ~(1'b0 == tmp_394_reg_7244))) begin
        serialTwoCount_V_89 <= tmp_161_fu_4734_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_342_reg_7140) & (1'b0 == tmp_343_fu_3558_p3))) begin
        serialTwoCount_V_9 <= tmp_81_fu_3566_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_396_reg_7248) & (1'b0 == tmp_397_fu_4746_p3))) begin
        serialTwoCount_V_90 <= tmp_162_fu_4754_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_396_reg_7248) & ~(1'b0 == tmp_397_fu_4746_p3))) begin
        serialTwoCount_V_91 <= tmp_163_fu_4766_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_397_fu_4746_p3) & ~(1'b0 == tmp_396_reg_7248))) begin
        serialTwoCount_V_92 <= tmp_164_fu_4778_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond3_reg_7046 == 1'b0) & ~(enableTwoSerial_reg_764 == 1'b0) & (1'b0 == tmp_398_fu_3240_p3))) begin
        serialTwoCount_V_93 <= tmp_165_fu_3248_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond3_reg_7046 == 1'b0) & ~(enableTwoSerial_reg_764 == 1'b0) & ~(1'b0 == tmp_398_fu_3240_p3))) begin
        serialTwoCount_V_95 <= tmp_167_fu_3260_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond3_fu_2034_p2 == 1'b0))) begin
        tmp_168_reg_7055 <= tmp_168_fu_2064_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond3_fu_2034_p2 == 1'b0) & ~(tmp_168_fu_2064_p2 == 1'b0))) begin
        tmp_172_reg_7059 <= tmp_172_fu_2080_p2;
        tmp_399_reg_7063 <= tmp_399_fu_2091_p1;
        tmp_402_reg_7067 <= tmp_402_fu_2100_p1;
        tmp_405_reg_7071 <= tmp_405_fu_2109_p1;
        tmp_408_reg_7075 <= tmp_408_fu_2118_p1;
        tmp_411_reg_7079 <= tmp_411_fu_2127_p1;
        tmp_414_reg_7083 <= tmp_414_fu_2136_p1;
        tmp_417_reg_7087 <= tmp_417_fu_2145_p1;
        tmp_420_reg_7091 <= tmp_420_fu_2154_p1;
        tmp_423_reg_7095 <= tmp_423_fu_2163_p1;
        tmp_426_reg_7099 <= tmp_426_fu_2172_p1;
        tmp_429_reg_7103 <= tmp_429_fu_2181_p1;
        tmp_432_reg_7107 <= tmp_432_fu_2190_p1;
        tmp_435_reg_7111 <= tmp_435_fu_2199_p1;
        tmp_438_reg_7115 <= tmp_438_fu_2208_p1;
        tmp_441_reg_7119 <= tmp_441_fu_2217_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond3_reg_7046 == 1'b0) & ~(tmp_168_reg_7055 == 1'b0))) begin
        tmp_174_reg_7255 <= tmp_174_fu_3277_p2;
        tmp_400_reg_7259 <= tmp_400_fu_3288_p1;
        tmp_403_reg_7263 <= tmp_403_fu_3297_p1;
        tmp_406_reg_7267 <= tmp_406_fu_3306_p1;
        tmp_409_reg_7271 <= tmp_409_fu_3315_p1;
        tmp_412_reg_7275 <= tmp_412_fu_3324_p1;
        tmp_415_reg_7279 <= tmp_415_fu_3333_p1;
        tmp_418_reg_7283 <= tmp_418_fu_3342_p1;
        tmp_421_reg_7287 <= tmp_421_fu_3351_p1;
        tmp_424_reg_7291 <= tmp_424_fu_3360_p1;
        tmp_427_reg_7295 <= tmp_427_fu_3369_p1;
        tmp_430_reg_7299 <= tmp_430_fu_3378_p1;
        tmp_433_reg_7303 <= tmp_433_fu_3387_p1;
        tmp_436_reg_7307 <= tmp_436_fu_3396_p1;
        tmp_439_reg_7311 <= tmp_439_fu_3405_p1;
        tmp_442_reg_7315 <= tmp_442_fu_3414_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond3_reg_7046 == 1'b0))) begin
        tmp_336_reg_7322 <= tmp_336_fu_3426_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond3_reg_7046 == 1'b0) & ~(enableTwoSerial_reg_764 == 1'b0))) begin
        tmp_338_reg_7132 <= r_V_209_reg_754[ap_const_lv32_1];
        tmp_340_reg_7136 <= r_V_209_reg_754[ap_const_lv32_2];
        tmp_342_reg_7140 <= r_V_209_reg_754[ap_const_lv32_3];
        tmp_344_reg_7144 <= r_V_209_reg_754[ap_const_lv32_4];
        tmp_346_reg_7148 <= r_V_209_reg_754[ap_const_lv32_5];
        tmp_348_reg_7152 <= r_V_209_reg_754[ap_const_lv32_6];
        tmp_350_reg_7156 <= r_V_209_reg_754[ap_const_lv32_7];
        tmp_352_reg_7160 <= r_V_209_reg_754[ap_const_lv32_8];
        tmp_354_reg_7164 <= r_V_209_reg_754[ap_const_lv32_9];
        tmp_356_reg_7168 <= r_V_209_reg_754[ap_const_lv32_A];
        tmp_358_reg_7172 <= r_V_209_reg_754[ap_const_lv32_B];
        tmp_360_reg_7176 <= r_V_209_reg_754[ap_const_lv32_C];
        tmp_362_reg_7180 <= r_V_209_reg_754[ap_const_lv32_D];
        tmp_364_reg_7184 <= r_V_209_reg_754[ap_const_lv32_E];
        tmp_366_reg_7188 <= r_V_209_reg_754[ap_const_lv32_F];
        tmp_368_reg_7192 <= r_V_209_reg_754[ap_const_lv32_10];
        tmp_370_reg_7196 <= r_V_209_reg_754[ap_const_lv32_11];
        tmp_372_reg_7200 <= r_V_209_reg_754[ap_const_lv32_12];
        tmp_374_reg_7204 <= r_V_209_reg_754[ap_const_lv32_13];
        tmp_376_reg_7208 <= r_V_209_reg_754[ap_const_lv32_14];
        tmp_378_reg_7212 <= r_V_209_reg_754[ap_const_lv32_15];
        tmp_380_reg_7216 <= r_V_209_reg_754[ap_const_lv32_16];
        tmp_382_reg_7220 <= r_V_209_reg_754[ap_const_lv32_17];
        tmp_384_reg_7224 <= r_V_209_reg_754[ap_const_lv32_18];
        tmp_386_reg_7228 <= r_V_209_reg_754[ap_const_lv32_19];
        tmp_388_reg_7232 <= r_V_209_reg_754[ap_const_lv32_1A];
        tmp_390_reg_7236 <= r_V_209_reg_754[ap_const_lv32_1B];
        tmp_392_reg_7240 <= r_V_209_reg_754[ap_const_lv32_1C];
        tmp_394_reg_7244 <= r_V_209_reg_754[ap_const_lv32_1D];
        tmp_396_reg_7248 <= r_V_209_reg_754[ap_const_lv32_1E];
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st9_fsm_5) & ~(1'b0 == exitcond_fu_6593_p2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st9_fsm_5) & ~(1'b0 == exitcond_fu_6593_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_410) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_506) begin
        ap_sig_cseq_ST_pp0_stg1_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg1_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_23) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_638) begin
        ap_sig_cseq_ST_st7_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_647) begin
        ap_sig_cseq_ST_st8_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_656) begin
        ap_sig_cseq_ST_st9_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond3_reg_7046 == 1'b0))) begin
        enableTwoSerial_phi_fu_768_p4 = phitmp2_reg_7123;
    end else begin
        enableTwoSerial_phi_fu_768_p4 = enableTwoSerial_reg_764;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_3)) begin
        freqStream_V_ce0 = 1'b1;
    end else begin
        freqStream_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st7_fsm_3) & (1'b0 == exitcond1_fu_6265_p2))) begin
        freqStream_V_we0 = 1'b1;
    end else begin
        freqStream_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond3_reg_7046 == 1'b0))) begin
        i_phi_fu_780_p4 = i_4_reg_7050;
    end else begin
        i_phi_fu_780_p4 = i_reg_776;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond3_reg_7046 == 1'b0))) begin
        r_V_209_phi_fu_757_p4 = agg_result_V_i_cast_fu_3430_p1;
    end else begin
        r_V_209_phi_fu_757_p4 = r_V_209_reg_754;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st9_fsm_5)) begin
        serialThreeStream_V_ce0 = 1'b1;
    end else begin
        serialThreeStream_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st9_fsm_5) & (1'b0 == exitcond_fu_6593_p2))) begin
        serialThreeStream_V_we0 = 1'b1;
    end else begin
        serialThreeStream_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_4)) begin
        serialTwoStream_V_ce0 = 1'b1;
    end else begin
        serialTwoStream_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st8_fsm_4) & (1'b0 == exitcond2_fu_6367_p2))) begin
        serialTwoStream_V_we0 = 1'b1;
    end else begin
        serialTwoStream_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : begin
            if (~((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_3;
            end
        end
        ap_ST_pp0_stg1_fsm_2 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it0) & ~(exitcond3_reg_7046 == 1'b0) & ~(1'b1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_3;
            end
        end
        ap_ST_st7_fsm_3 : begin
            if ((1'b0 == exitcond1_fu_6265_p2)) begin
                ap_NS_fsm = ap_ST_st7_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_4;
            end
        end
        ap_ST_st8_fsm_4 : begin
            if ((1'b0 == exitcond2_fu_6367_p2)) begin
                ap_NS_fsm = ap_ST_st8_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st9_fsm_5;
            end
        end
        ap_ST_st9_fsm_5 : begin
            if (~(1'b0 == exitcond_fu_6593_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st9_fsm_5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign agg_result_V_i_cast_fu_3430_p1 = tmp_336_fu_3426_p1;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

always @ (*) begin
    ap_sig_23 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_410 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_506 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_638 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_647 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_656 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

assign enableThreeSerial_1_fu_2058_p2 = (enableThreeSerial_fu_696 + ap_const_lv32_1);

assign exitcond1_fu_6265_p2 = ((i1_reg_787 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign exitcond2_fu_6367_p2 = ((i2_reg_798 == ap_const_lv7_60) ? 1'b1 : 1'b0);

assign exitcond3_fu_2034_p2 = ((i_phi_fu_780_p4 == n_V_read_reg_6864) ? 1'b1 : 1'b0);

assign exitcond_fu_6593_p2 = ((i3_reg_809 == ap_const_lv7_70) ? 1'b1 : 1'b0);

assign freqStream_V_address0 = tmp_66_fu_6277_p1;

assign freqStream_V_d0 = {{tmp_fu_6286_p34[ap_const_lv32_2B : ap_const_lv32_C]}};

assign grp_fu_2049_p0 = ap_const_lv32_10003;

assign i_1_fu_6271_p2 = (i1_reg_787 + ap_const_lv6_1);

assign i_2_fu_6373_p2 = (i2_reg_798 + ap_const_lv7_1);

assign i_3_fu_6599_p2 = (i3_reg_809 + ap_const_lv7_1);

assign i_4_fu_2039_p2 = (i_phi_fu_780_p4 + ap_const_lv44_1);

assign phitmp2_fu_2221_p2 = (enableTwoSerial_phi_fu_768_p4 ^ 1'b1);

assign r_V_107_fu_2122_p2 = seed_prev_prev_V_fu_692 >> tmp_166_reg_6925;

assign r_V_109_fu_3319_p2 = r_V_209_reg_754 >> tmp_166_reg_6925;

assign r_V_117_fu_2131_p2 = seed_prev_prev_V_fu_692 >> tmp_169_reg_6936;

assign r_V_119_fu_3328_p2 = r_V_209_reg_754 >> tmp_169_reg_6936;

assign r_V_127_fu_2140_p2 = seed_prev_prev_V_fu_692 >> tmp_170_reg_6947;

assign r_V_131_fu_3337_p2 = r_V_209_reg_754 >> tmp_170_reg_6947;

assign r_V_139_fu_2149_p2 = seed_prev_prev_V_fu_692 >> tmp_175_reg_6958;

assign r_V_141_fu_3346_p2 = r_V_209_reg_754 >> tmp_175_reg_6958;

assign r_V_149_fu_2158_p2 = seed_prev_prev_V_fu_692 >> tmp_176_reg_6969;

assign r_V_151_fu_3355_p2 = r_V_209_reg_754 >> tmp_176_reg_6969;

assign r_V_159_fu_2167_p2 = seed_prev_prev_V_fu_692 >> tmp_179_reg_6980;

assign r_V_163_fu_3364_p2 = r_V_209_reg_754 >> tmp_179_reg_6980;

assign r_V_169_fu_2176_p2 = seed_prev_prev_V_fu_692 >> tmp_180_reg_6991;

assign r_V_16_fu_2236_p1 = r_V_209_reg_754[0:0];

assign r_V_171_fu_3373_p2 = r_V_209_reg_754 >> tmp_180_reg_6991;

assign r_V_177_fu_2185_p2 = seed_prev_prev_V_fu_692 >> tmp_181_reg_7002;

assign r_V_179_fu_3382_p2 = r_V_209_reg_754 >> tmp_181_reg_7002;

assign r_V_17_fu_2256_p3 = r_V_209_reg_754[ap_const_lv32_1];

assign r_V_185_fu_2194_p2 = seed_prev_prev_V_fu_692 >> tmp_182_reg_7013;

assign r_V_187_fu_3391_p2 = r_V_209_reg_754 >> tmp_182_reg_7013;

assign r_V_18_fu_2280_p3 = r_V_209_reg_754[ap_const_lv32_2];

assign r_V_193_fu_2203_p2 = seed_prev_prev_V_fu_692 >> tmp_183_reg_7024;

assign r_V_195_fu_3400_p2 = r_V_209_reg_754 >> tmp_183_reg_7024;

assign r_V_19_fu_2304_p3 = r_V_209_reg_754[ap_const_lv32_3];

assign r_V_201_fu_2212_p2 = seed_prev_prev_V_fu_692 >> tmp_184_reg_7035;

assign r_V_203_fu_3409_p2 = r_V_209_reg_754 >> tmp_184_reg_7035;

assign r_V_20_fu_2328_p3 = r_V_209_reg_754[ap_const_lv32_4];

assign r_V_210_fu_1791_p3 = {{1'b1}, {offset_V}};

assign r_V_211_fu_1807_p3 = {{ap_const_lv2_2}, {offset_V}};

assign r_V_212_fu_1823_p3 = {{ap_const_lv2_3}, {offset_V}};

assign r_V_213_fu_1839_p3 = {{ap_const_lv3_4}, {offset_V}};

assign r_V_214_fu_1855_p3 = {{ap_const_lv3_5}, {offset_V}};

assign r_V_215_fu_1871_p3 = {{ap_const_lv3_6}, {offset_V}};

assign r_V_216_fu_1887_p3 = {{ap_const_lv3_7}, {offset_V}};

assign r_V_217_fu_1903_p3 = {{ap_const_lv4_8}, {offset_V}};

assign r_V_218_fu_1919_p3 = {{ap_const_lv4_9}, {offset_V}};

assign r_V_219_fu_1935_p3 = {{ap_const_lv4_A}, {offset_V}};

assign r_V_21_fu_2352_p3 = r_V_209_reg_754[ap_const_lv32_5];

assign r_V_220_fu_1951_p3 = {{ap_const_lv4_B}, {offset_V}};

assign r_V_221_fu_1967_p3 = {{ap_const_lv4_C}, {offset_V}};

assign r_V_222_fu_1983_p3 = {{ap_const_lv4_D}, {offset_V}};

assign r_V_223_fu_1999_p3 = {{ap_const_lv4_E}, {offset_V}};

assign r_V_224_fu_2015_p3 = {{ap_const_lv4_F}, {offset_V}};

assign r_V_22_fu_2376_p3 = r_V_209_reg_754[ap_const_lv32_6];

assign r_V_23_fu_2400_p3 = r_V_209_reg_754[ap_const_lv32_7];

assign r_V_24_fu_2424_p3 = r_V_209_reg_754[ap_const_lv32_8];

assign r_V_25_fu_2448_p3 = r_V_209_reg_754[ap_const_lv32_9];

assign r_V_26_fu_2472_p3 = r_V_209_reg_754[ap_const_lv32_A];

assign r_V_27_fu_2496_p3 = r_V_209_reg_754[ap_const_lv32_B];

assign r_V_28_fu_2520_p3 = r_V_209_reg_754[ap_const_lv32_C];

assign r_V_29_fu_2544_p3 = r_V_209_reg_754[ap_const_lv32_D];

assign r_V_30_fu_2568_p3 = r_V_209_reg_754[ap_const_lv32_E];

assign r_V_31_fu_2592_p3 = r_V_209_reg_754[ap_const_lv32_F];

assign r_V_32_fu_2616_p3 = r_V_209_reg_754[ap_const_lv32_10];

assign r_V_33_fu_2640_p3 = r_V_209_reg_754[ap_const_lv32_11];

assign r_V_34_fu_2664_p3 = r_V_209_reg_754[ap_const_lv32_12];

assign r_V_35_fu_2688_p3 = r_V_209_reg_754[ap_const_lv32_13];

assign r_V_36_fu_2712_p3 = r_V_209_reg_754[ap_const_lv32_14];

assign r_V_37_fu_2736_p3 = r_V_209_reg_754[ap_const_lv32_15];

assign r_V_38_fu_2760_p3 = r_V_209_reg_754[ap_const_lv32_16];

assign r_V_39_fu_2784_p3 = r_V_209_reg_754[ap_const_lv32_17];

assign r_V_40_fu_2808_p3 = r_V_209_reg_754[ap_const_lv32_18];

assign r_V_41_fu_2832_p3 = r_V_209_reg_754[ap_const_lv32_19];

assign r_V_42_fu_2856_p3 = r_V_209_reg_754[ap_const_lv32_1A];

assign r_V_43_fu_2880_p3 = r_V_209_reg_754[ap_const_lv32_1B];

assign r_V_44_fu_2904_p3 = r_V_209_reg_754[ap_const_lv32_1C];

assign r_V_45_fu_2928_p3 = r_V_209_reg_754[ap_const_lv32_1D];

assign r_V_46_fu_2952_p3 = r_V_209_reg_754[ap_const_lv32_1E];

assign r_V_47_fu_4885_p2 = tmp_336_reg_7322 >> tmp_170_cast_reg_6887;

assign r_V_48_fu_4977_p2 = tmp_336_reg_7322 >> tmp_213_cast_reg_6898;

assign r_V_49_fu_5069_p2 = tmp_336_reg_7322 >> tmp_256_cast_reg_6909;

assign r_V_50_fu_3283_p2 = r_V_209_reg_754 >> tmp_2_reg_6881;

assign r_V_51_fu_5161_p2 = tmp_336_reg_7322 >> tmp_299_cast_reg_6920;

assign r_V_52_fu_5253_p2 = tmp_336_reg_7322 >> tmp_342_cast_reg_6931;

assign r_V_53_fu_5345_p2 = tmp_336_reg_7322 >> tmp_384_cast_reg_6942;

assign r_V_54_fu_5437_p2 = tmp_336_reg_7322 >> tmp_426_cast_reg_6953;

assign r_V_55_fu_5529_p2 = tmp_336_reg_7322 >> tmp_468_cast_reg_6964;

assign r_V_56_fu_5621_p2 = tmp_336_reg_7322 >> tmp_510_cast_reg_6975;

assign r_V_57_fu_5713_p2 = tmp_336_reg_7322 >> tmp_552_cast_reg_6986;

assign r_V_58_fu_5805_p2 = tmp_336_reg_7322 >> tmp_594_cast_reg_6997;

assign r_V_59_fu_5897_p2 = tmp_336_reg_7322 >> tmp_636_cast_reg_7008;

assign r_V_60_fu_5989_p2 = tmp_336_reg_7322 >> tmp_678_cast_reg_7019;

assign r_V_61_fu_6081_p2 = tmp_336_reg_7322 >> tmp_720_cast_reg_7030;

assign r_V_62_fu_6173_p2 = tmp_336_reg_7322 >> tmp_762_cast_reg_7041;

assign r_V_75_fu_2095_p2 = seed_prev_prev_V_fu_692 >> tmp_67_reg_6892;

assign r_V_77_fu_3292_p2 = r_V_209_reg_754 >> tmp_67_reg_6892;

assign r_V_85_fu_2104_p2 = seed_prev_prev_V_fu_692 >> tmp_72_reg_6903;

assign r_V_87_fu_3301_p2 = r_V_209_reg_754 >> tmp_72_reg_6903;

assign r_V_95_fu_2113_p2 = seed_prev_prev_V_fu_692 >> tmp_77_reg_6914;

assign r_V_99_fu_3310_p2 = r_V_209_reg_754 >> tmp_77_reg_6914;

assign r_V_fu_2086_p2 = seed_prev_prev_V_fu_692 >> tmp_2_reg_6881;

assign serialThreeStream_V_address0 = tmp_76_fu_6605_p1;

assign serialThreeStream_V_d0 = {{tmp_195_fu_6610_p114[ap_const_lv32_2A : ap_const_lv32_B]}};

assign serialTwoStream_V_address0 = tmp_71_fu_6379_p1;

assign serialTwoStream_V_d0 = {{tmp_194_fu_6384_p98[ap_const_lv32_2A : ap_const_lv32_B]}};

assign tmp_100_fu_3842_p2 = (serialTwoCount_V_28 + ap_const_lv43_1);

assign tmp_101_fu_3854_p2 = (serialTwoCount_V_29 + ap_const_lv43_1);

assign tmp_102_fu_3874_p2 = (serialTwoCount_V_30 + ap_const_lv43_1);

assign tmp_103_fu_3886_p2 = (serialTwoCount_V_31 + ap_const_lv43_1);

assign tmp_104_fu_3898_p2 = (serialTwoCount_V_32 + ap_const_lv43_1);

assign tmp_105_fu_3918_p2 = (serialTwoCount_V_33 + ap_const_lv43_1);

assign tmp_106_fu_3930_p2 = (serialTwoCount_V_34 + ap_const_lv43_1);

assign tmp_107_fu_3942_p2 = (serialTwoCount_V_35 + ap_const_lv43_1);

assign tmp_108_fu_3962_p2 = (serialTwoCount_V_36 + ap_const_lv43_1);

assign tmp_109_fu_3974_p2 = (serialTwoCount_V_37 + ap_const_lv43_1);

assign tmp_10_fu_2336_p1 = r_V_20_fu_2328_p3;

assign tmp_110_fu_3986_p2 = (serialTwoCount_V_38 + ap_const_lv43_1);

assign tmp_111_fu_4006_p2 = (serialTwoCount_V_39 + ap_const_lv43_1);

assign tmp_112_fu_4018_p2 = (serialTwoCount_V_40 + ap_const_lv43_1);

assign tmp_113_fu_4030_p2 = (serialTwoCount_V_41 + ap_const_lv43_1);

assign tmp_114_fu_4050_p2 = (serialTwoCount_V_42 + ap_const_lv43_1);

assign tmp_115_fu_4062_p2 = (serialTwoCount_V_43 + ap_const_lv43_1);

assign tmp_116_fu_4074_p2 = (serialTwoCount_V_44 + ap_const_lv43_1);

assign tmp_117_fu_4094_p2 = (serialTwoCount_V_45 + ap_const_lv43_1);

assign tmp_118_fu_4106_p2 = (serialTwoCount_V_46 + ap_const_lv43_1);

assign tmp_119_fu_4118_p2 = (serialTwoCount_V_47 + ap_const_lv43_1);

assign tmp_11_fu_2340_p2 = (freqCount_V_4 + tmp_10_fu_2336_p1);

assign tmp_120_fu_4138_p2 = (serialTwoCount_V_48 + ap_const_lv43_1);

assign tmp_121_fu_4150_p2 = (serialTwoCount_V_49 + ap_const_lv43_1);

assign tmp_122_fu_4162_p2 = (serialTwoCount_V_50 + ap_const_lv43_1);

assign tmp_123_fu_4182_p2 = (serialTwoCount_V_51 + ap_const_lv43_1);

assign tmp_124_fu_4194_p2 = (serialTwoCount_V_52 + ap_const_lv43_1);

assign tmp_125_fu_4206_p2 = (serialTwoCount_V_53 + ap_const_lv43_1);

assign tmp_126_fu_4226_p2 = (serialTwoCount_V_54 + ap_const_lv43_1);

assign tmp_127_fu_4238_p2 = (serialTwoCount_V_55 + ap_const_lv43_1);

assign tmp_128_fu_4250_p2 = (serialTwoCount_V_56 + ap_const_lv43_1);

assign tmp_129_fu_4270_p2 = (serialTwoCount_V_57 + ap_const_lv43_1);

assign tmp_12_fu_2360_p1 = r_V_21_fu_2352_p3;

assign tmp_130_fu_4282_p2 = (serialTwoCount_V_58 + ap_const_lv43_1);

assign tmp_131_fu_4294_p2 = (serialTwoCount_V_59 + ap_const_lv43_1);

assign tmp_132_fu_4314_p2 = (serialTwoCount_V_60 + ap_const_lv43_1);

assign tmp_133_fu_4326_p2 = (serialTwoCount_V_61 + ap_const_lv43_1);

assign tmp_134_fu_4338_p2 = (serialTwoCount_V_62 + ap_const_lv43_1);

assign tmp_135_fu_4358_p2 = (serialTwoCount_V_63 + ap_const_lv43_1);

assign tmp_136_fu_4370_p2 = (serialTwoCount_V_64 + ap_const_lv43_1);

assign tmp_137_fu_4382_p2 = (serialTwoCount_V_65 + ap_const_lv43_1);

assign tmp_138_fu_4402_p2 = (serialTwoCount_V_66 + ap_const_lv43_1);

assign tmp_139_fu_4414_p2 = (serialTwoCount_V_67 + ap_const_lv43_1);

assign tmp_13_fu_2364_p2 = (freqCount_V_5 + tmp_12_fu_2360_p1);

assign tmp_140_fu_4426_p2 = (serialTwoCount_V_68 + ap_const_lv43_1);

assign tmp_141_fu_4446_p2 = (serialTwoCount_V_69 + ap_const_lv43_1);

assign tmp_142_fu_4458_p2 = (serialTwoCount_V_70 + ap_const_lv43_1);

assign tmp_143_fu_4470_p2 = (serialTwoCount_V_71 + ap_const_lv43_1);

assign tmp_144_fu_4490_p2 = (serialTwoCount_V_72 + ap_const_lv43_1);

assign tmp_145_fu_4502_p2 = (serialTwoCount_V_73 + ap_const_lv43_1);

assign tmp_146_fu_4514_p2 = (serialTwoCount_V_74 + ap_const_lv43_1);

assign tmp_147_fu_4534_p2 = (serialTwoCount_V_75 + ap_const_lv43_1);

assign tmp_148_fu_4546_p2 = (serialTwoCount_V_76 + ap_const_lv43_1);

assign tmp_149_fu_4558_p2 = (serialTwoCount_V_77 + ap_const_lv43_1);

assign tmp_14_fu_2384_p1 = r_V_22_fu_2376_p3;

assign tmp_150_fu_4578_p2 = (serialTwoCount_V_78 + ap_const_lv43_1);

assign tmp_151_fu_4590_p2 = (serialTwoCount_V_79 + ap_const_lv43_1);

assign tmp_152_fu_4602_p2 = (serialTwoCount_V_80 + ap_const_lv43_1);

assign tmp_153_fu_4622_p2 = (serialTwoCount_V_81 + ap_const_lv43_1);

assign tmp_154_fu_4634_p2 = (serialTwoCount_V_82 + ap_const_lv43_1);

assign tmp_155_fu_4646_p2 = (serialTwoCount_V_83 + ap_const_lv43_1);

assign tmp_156_fu_4666_p2 = (serialTwoCount_V_84 + ap_const_lv43_1);

assign tmp_157_fu_4678_p2 = (serialTwoCount_V_85 + ap_const_lv43_1);

assign tmp_158_fu_4690_p2 = (serialTwoCount_V_86 + ap_const_lv43_1);

assign tmp_159_fu_4710_p2 = (serialTwoCount_V_87 + ap_const_lv43_1);

assign tmp_15_fu_2388_p2 = (freqCount_V_6 + tmp_14_fu_2384_p1);

assign tmp_160_fu_4722_p2 = (serialTwoCount_V_88 + ap_const_lv43_1);

assign tmp_161_fu_4734_p2 = (serialTwoCount_V_89 + ap_const_lv43_1);

assign tmp_162_fu_4754_p2 = (serialTwoCount_V_90 + ap_const_lv43_1);

assign tmp_163_fu_4766_p2 = (serialTwoCount_V_91 + ap_const_lv43_1);

assign tmp_164_fu_4778_p2 = (serialTwoCount_V_92 + ap_const_lv43_1);

assign tmp_165_fu_3248_p2 = (serialTwoCount_V_93 + ap_const_lv43_1);

assign tmp_166_cast_fu_1781_p1 = offset_V;

assign tmp_166_fu_1863_p1 = r_V_214_fu_1855_p3;

assign tmp_167_fu_3260_p2 = (serialTwoCount_V_95 + ap_const_lv43_1);

assign tmp_168_fu_2064_p2 = ((enableThreeSerial_1_fu_2058_p2 == ap_const_lv32_3) ? 1'b1 : 1'b0);

assign tmp_169_fu_1879_p1 = r_V_215_fu_1871_p3;

assign tmp_16_fu_2408_p1 = r_V_23_fu_2400_p3;

assign tmp_170_cast_fu_1803_p1 = r_V_210_fu_1791_p3;

assign tmp_170_fu_1895_p1 = r_V_216_fu_1887_p3;

assign tmp_171_fu_2075_p2 = (tmp_1_reg_6874 & tmp_204_fu_2045_p1);

assign tmp_172_fu_2080_p2 = ((tmp_171_fu_2075_p2 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign tmp_173_fu_3272_p2 = (tmp_1_reg_6874 & tmp_193_fu_2232_p1);

assign tmp_174_fu_3277_p2 = ((tmp_173_fu_3272_p2 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign tmp_175_fu_1911_p1 = r_V_217_fu_1903_p3;

assign tmp_176_fu_1927_p1 = r_V_218_fu_1919_p3;

assign tmp_177_fu_4790_p2 = (tmp_1_reg_6874 & tmp_334_fu_3418_p1);

assign tmp_178_fu_4795_p2 = ((tmp_177_fu_4790_p2 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign tmp_179_fu_1943_p1 = r_V_219_fu_1935_p3;

assign tmp_17_fu_2412_p2 = (freqCount_V_7 + tmp_16_fu_2408_p1);

assign tmp_180_fu_1959_p1 = r_V_220_fu_1951_p3;

assign tmp_181_fu_1975_p1 = r_V_221_fu_1967_p3;

assign tmp_182_fu_1991_p1 = r_V_222_fu_1983_p3;

assign tmp_183_fu_2007_p1 = r_V_223_fu_1999_p3;

assign tmp_184_fu_2023_p1 = r_V_224_fu_2015_p3;

assign tmp_185_fu_4873_p2 = (serialThreeCount_V_0 + ap_const_lv43_1);

assign tmp_186_fu_4861_p2 = (serialThreeCount_V_1 + ap_const_lv43_1);

assign tmp_187_fu_4849_p2 = (serialThreeCount_V_2 + ap_const_lv43_1);

assign tmp_188_fu_4837_p2 = (serialThreeCount_V_3 + ap_const_lv43_1);

assign tmp_189_fu_4825_p2 = (serialThreeCount_V_4 + ap_const_lv43_1);

assign tmp_18_fu_2432_p1 = r_V_24_fu_2424_p3;

assign tmp_190_fu_4813_p2 = (serialThreeCount_V_5 + ap_const_lv43_1);

assign tmp_191_fu_4801_p2 = (serialThreeCount_V_6 + ap_const_lv43_1);

assign tmp_193_fu_2232_p1 = r_V_209_reg_754[1:0];

assign tmp_196_fu_4965_p2 = (serialThreeCount_V_13 + ap_const_lv43_1);

assign tmp_197_fu_4953_p2 = (serialThreeCount_V_12 + ap_const_lv43_1);

assign tmp_198_fu_4941_p2 = (serialThreeCount_V_11 + ap_const_lv43_1);

assign tmp_199_fu_4929_p2 = (serialThreeCount_V_10 + ap_const_lv43_1);

assign tmp_19_fu_2436_p2 = (freqCount_V_8 + tmp_18_fu_2432_p1);

assign tmp_1_fu_1785_p2 = ap_const_lv2_1 << tmp_166_cast_fu_1781_p1;

assign tmp_200_fu_4917_p2 = (serialThreeCount_V_9 + ap_const_lv43_1);

assign tmp_201_fu_4905_p2 = (serialThreeCount_V_8 + ap_const_lv43_1);

assign tmp_202_fu_4893_p2 = (serialThreeCount_V_7 + ap_const_lv43_1);

assign tmp_203_fu_5057_p2 = (serialThreeCount_V_20 + ap_const_lv43_1);

assign tmp_204_fu_2045_p1 = seed_prev_prev_V_fu_692[1:0];

assign tmp_205_fu_5045_p2 = (serialThreeCount_V_19 + ap_const_lv43_1);

assign tmp_206_fu_5033_p2 = (serialThreeCount_V_18 + ap_const_lv43_1);

assign tmp_207_fu_5021_p2 = (serialThreeCount_V_17 + ap_const_lv43_1);

assign tmp_208_fu_5009_p2 = (serialThreeCount_V_16 + ap_const_lv43_1);

assign tmp_209_fu_4997_p2 = (serialThreeCount_V_15 + ap_const_lv43_1);

assign tmp_20_fu_2456_p1 = r_V_25_fu_2448_p3;

assign tmp_210_fu_4985_p2 = (serialThreeCount_V_14 + ap_const_lv43_1);

assign tmp_211_fu_5149_p2 = (serialThreeCount_V_27 + ap_const_lv43_1);

assign tmp_212_fu_5137_p2 = (serialThreeCount_V_26 + ap_const_lv43_1);

assign tmp_213_cast_fu_1819_p1 = r_V_211_fu_1807_p3;

assign tmp_213_fu_5125_p2 = (serialThreeCount_V_25 + ap_const_lv43_1);

assign tmp_214_fu_5113_p2 = (serialThreeCount_V_24 + ap_const_lv43_1);

assign tmp_215_fu_5101_p2 = (serialThreeCount_V_23 + ap_const_lv43_1);

assign tmp_216_fu_5089_p2 = (serialThreeCount_V_22 + ap_const_lv43_1);

assign tmp_217_fu_5077_p2 = (serialThreeCount_V_21 + ap_const_lv43_1);

assign tmp_218_fu_5241_p2 = (serialThreeCount_V_34 + ap_const_lv43_1);

assign tmp_219_fu_5229_p2 = (serialThreeCount_V_33 + ap_const_lv43_1);

assign tmp_21_fu_2460_p2 = (freqCount_V_9 + tmp_20_fu_2456_p1);

assign tmp_220_fu_5217_p2 = (serialThreeCount_V_32 + ap_const_lv43_1);

assign tmp_221_fu_5205_p2 = (serialThreeCount_V_31 + ap_const_lv43_1);

assign tmp_222_fu_5193_p2 = (serialThreeCount_V_30 + ap_const_lv43_1);

assign tmp_223_fu_5181_p2 = (serialThreeCount_V_29 + ap_const_lv43_1);

assign tmp_224_fu_5169_p2 = (serialThreeCount_V_28 + ap_const_lv43_1);

assign tmp_225_fu_5333_p2 = (serialThreeCount_V_41 + ap_const_lv43_1);

assign tmp_226_fu_5321_p2 = (serialThreeCount_V_40 + ap_const_lv43_1);

assign tmp_227_fu_5309_p2 = (serialThreeCount_V_39 + ap_const_lv43_1);

assign tmp_228_fu_5297_p2 = (serialThreeCount_V_38 + ap_const_lv43_1);

assign tmp_229_fu_5285_p2 = (serialThreeCount_V_37 + ap_const_lv43_1);

assign tmp_22_fu_2480_p1 = r_V_26_fu_2472_p3;

assign tmp_230_fu_5273_p2 = (serialThreeCount_V_36 + ap_const_lv43_1);

assign tmp_231_fu_5261_p2 = (serialThreeCount_V_35 + ap_const_lv43_1);

assign tmp_232_fu_5425_p2 = (serialThreeCount_V_48 + ap_const_lv43_1);

assign tmp_233_fu_5413_p2 = (serialThreeCount_V_47 + ap_const_lv43_1);

assign tmp_234_fu_5401_p2 = (serialThreeCount_V_46 + ap_const_lv43_1);

assign tmp_235_fu_5389_p2 = (serialThreeCount_V_45 + ap_const_lv43_1);

assign tmp_236_fu_5377_p2 = (serialThreeCount_V_44 + ap_const_lv43_1);

assign tmp_237_fu_5365_p2 = (serialThreeCount_V_43 + ap_const_lv43_1);

assign tmp_238_fu_5353_p2 = (serialThreeCount_V_42 + ap_const_lv43_1);

assign tmp_239_fu_5517_p2 = (serialThreeCount_V_55 + ap_const_lv43_1);

assign tmp_23_fu_2484_p2 = (freqCount_V_10 + tmp_22_fu_2480_p1);

assign tmp_240_fu_5505_p2 = (serialThreeCount_V_54 + ap_const_lv43_1);

assign tmp_241_fu_5493_p2 = (serialThreeCount_V_53 + ap_const_lv43_1);

assign tmp_242_fu_5481_p2 = (serialThreeCount_V_52 + ap_const_lv43_1);

assign tmp_243_fu_5469_p2 = (serialThreeCount_V_51 + ap_const_lv43_1);

assign tmp_244_fu_5457_p2 = (serialThreeCount_V_50 + ap_const_lv43_1);

assign tmp_245_fu_5445_p2 = (serialThreeCount_V_49 + ap_const_lv43_1);

assign tmp_246_fu_5609_p2 = (serialThreeCount_V_62 + ap_const_lv43_1);

assign tmp_247_fu_5597_p2 = (serialThreeCount_V_61 + ap_const_lv43_1);

assign tmp_248_fu_5585_p2 = (serialThreeCount_V_60 + ap_const_lv43_1);

assign tmp_249_fu_5573_p2 = (serialThreeCount_V_59 + ap_const_lv43_1);

assign tmp_24_fu_2504_p1 = r_V_27_fu_2496_p3;

assign tmp_250_fu_5561_p2 = (serialThreeCount_V_58 + ap_const_lv43_1);

assign tmp_251_fu_5549_p2 = (serialThreeCount_V_57 + ap_const_lv43_1);

assign tmp_252_fu_5537_p2 = (serialThreeCount_V_56 + ap_const_lv43_1);

assign tmp_253_fu_5701_p2 = (serialThreeCount_V_69 + ap_const_lv43_1);

assign tmp_254_fu_5689_p2 = (serialThreeCount_V_68 + ap_const_lv43_1);

assign tmp_255_fu_5677_p2 = (serialThreeCount_V_67 + ap_const_lv43_1);

assign tmp_256_cast_fu_1835_p1 = r_V_212_fu_1823_p3;

assign tmp_256_fu_5665_p2 = (serialThreeCount_V_66 + ap_const_lv43_1);

assign tmp_257_fu_5653_p2 = (serialThreeCount_V_65 + ap_const_lv43_1);

assign tmp_258_fu_5641_p2 = (serialThreeCount_V_64 + ap_const_lv43_1);

assign tmp_259_fu_5629_p2 = (serialThreeCount_V_63 + ap_const_lv43_1);

assign tmp_25_fu_2508_p2 = (freqCount_V_11 + tmp_24_fu_2504_p1);

assign tmp_260_fu_5793_p2 = (serialThreeCount_V_76 + ap_const_lv43_1);

assign tmp_261_fu_5781_p2 = (serialThreeCount_V_75 + ap_const_lv43_1);

assign tmp_262_fu_5769_p2 = (serialThreeCount_V_74 + ap_const_lv43_1);

assign tmp_263_fu_5757_p2 = (serialThreeCount_V_73 + ap_const_lv43_1);

assign tmp_264_fu_5745_p2 = (serialThreeCount_V_72 + ap_const_lv43_1);

assign tmp_265_fu_5733_p2 = (serialThreeCount_V_71 + ap_const_lv43_1);

assign tmp_266_fu_5721_p2 = (serialThreeCount_V_70 + ap_const_lv43_1);

assign tmp_267_fu_5885_p2 = (serialThreeCount_V_83 + ap_const_lv43_1);

assign tmp_268_fu_5873_p2 = (serialThreeCount_V_82 + ap_const_lv43_1);

assign tmp_269_fu_5861_p2 = (serialThreeCount_V_81 + ap_const_lv43_1);

assign tmp_26_fu_2528_p1 = r_V_28_fu_2520_p3;

assign tmp_270_fu_5849_p2 = (serialThreeCount_V_80 + ap_const_lv43_1);

assign tmp_271_fu_5837_p2 = (serialThreeCount_V_79 + ap_const_lv43_1);

assign tmp_272_fu_5825_p2 = (serialThreeCount_V_78 + ap_const_lv43_1);

assign tmp_273_fu_5813_p2 = (serialThreeCount_V_77 + ap_const_lv43_1);

assign tmp_274_fu_5977_p2 = (serialThreeCount_V_90 + ap_const_lv43_1);

assign tmp_275_fu_5965_p2 = (serialThreeCount_V_89 + ap_const_lv43_1);

assign tmp_276_fu_5953_p2 = (serialThreeCount_V_88 + ap_const_lv43_1);

assign tmp_277_fu_5941_p2 = (serialThreeCount_V_87 + ap_const_lv43_1);

assign tmp_278_fu_5929_p2 = (serialThreeCount_V_86 + ap_const_lv43_1);

assign tmp_279_fu_5917_p2 = (serialThreeCount_V_85 + ap_const_lv43_1);

assign tmp_27_fu_2532_p2 = (freqCount_V_12 + tmp_26_fu_2528_p1);

assign tmp_280_fu_5905_p2 = (serialThreeCount_V_84 + ap_const_lv43_1);

assign tmp_281_fu_6069_p2 = (serialThreeCount_V_97 + ap_const_lv43_1);

assign tmp_282_fu_6057_p2 = (serialThreeCount_V_96 + ap_const_lv43_1);

assign tmp_283_fu_6045_p2 = (serialThreeCount_V_95 + ap_const_lv43_1);

assign tmp_284_fu_6033_p2 = (serialThreeCount_V_94 + ap_const_lv43_1);

assign tmp_285_fu_6021_p2 = (serialThreeCount_V_93 + ap_const_lv43_1);

assign tmp_286_fu_6009_p2 = (serialThreeCount_V_92 + ap_const_lv43_1);

assign tmp_287_fu_5997_p2 = (serialThreeCount_V_91 + ap_const_lv43_1);

assign tmp_288_fu_6161_p2 = (serialThreeCount_V_104 + ap_const_lv43_1);

assign tmp_289_fu_6149_p2 = (serialThreeCount_V_103 + ap_const_lv43_1);

assign tmp_28_fu_2552_p1 = r_V_29_fu_2544_p3;

assign tmp_290_fu_6137_p2 = (serialThreeCount_V_102 + ap_const_lv43_1);

assign tmp_291_fu_6125_p2 = (serialThreeCount_V_101 + ap_const_lv43_1);

assign tmp_292_fu_6113_p2 = (serialThreeCount_V_100 + ap_const_lv43_1);

assign tmp_293_fu_6101_p2 = (serialThreeCount_V_99 + ap_const_lv43_1);

assign tmp_294_fu_6089_p2 = (serialThreeCount_V_98 + ap_const_lv43_1);

assign tmp_295_fu_6253_p2 = (serialThreeCount_V_111 + ap_const_lv43_1);

assign tmp_296_fu_6241_p2 = (serialThreeCount_V_110 + ap_const_lv43_1);

assign tmp_297_fu_6229_p2 = (serialThreeCount_V_109 + ap_const_lv43_1);

assign tmp_298_fu_6217_p2 = (serialThreeCount_V_108 + ap_const_lv43_1);

assign tmp_299_cast_fu_1851_p1 = r_V_213_fu_1839_p3;

assign tmp_299_fu_6205_p2 = (serialThreeCount_V_107 + ap_const_lv43_1);

assign tmp_29_fu_2556_p2 = (freqCount_V_13 + tmp_28_fu_2552_p1);

assign tmp_2_fu_1799_p1 = r_V_210_fu_1791_p3;

assign tmp_300_fu_6193_p2 = (serialThreeCount_V_106 + ap_const_lv43_1);

assign tmp_301_fu_6181_p2 = (serialThreeCount_V_105 + ap_const_lv43_1);

assign tmp_30_fu_2576_p1 = r_V_30_fu_2568_p3;

assign tmp_31_fu_2580_p2 = (freqCount_V_14 + tmp_30_fu_2576_p1);

assign tmp_32_fu_2600_p1 = r_V_31_fu_2592_p3;

assign tmp_333_fu_2976_p3 = r_V_209_reg_754[ap_const_lv32_1F];

assign tmp_334_fu_3418_p1 = grp_fu_2049_p2[1:0];

assign tmp_335_fu_3422_p1 = grp_fu_2049_p2[0:0];

assign tmp_336_fu_3426_p1 = grp_fu_2049_p2[30:0];

assign tmp_339_fu_3470_p3 = grp_fu_2049_p2[ap_const_lv32_1];

assign tmp_33_fu_2604_p2 = (freqCount_V_15 + tmp_32_fu_2600_p1);

assign tmp_341_fu_3514_p3 = grp_fu_2049_p2[ap_const_lv32_2];

assign tmp_342_cast_fu_1867_p1 = r_V_214_fu_1855_p3;

assign tmp_343_fu_3558_p3 = grp_fu_2049_p2[ap_const_lv32_3];

assign tmp_345_fu_3602_p3 = grp_fu_2049_p2[ap_const_lv32_4];

assign tmp_347_fu_3646_p3 = grp_fu_2049_p2[ap_const_lv32_5];

assign tmp_349_fu_3690_p3 = grp_fu_2049_p2[ap_const_lv32_6];

assign tmp_34_fu_2624_p1 = r_V_32_fu_2616_p3;

assign tmp_351_fu_3734_p3 = grp_fu_2049_p2[ap_const_lv32_7];

assign tmp_353_fu_3778_p3 = grp_fu_2049_p2[ap_const_lv32_8];

assign tmp_355_fu_3822_p3 = grp_fu_2049_p2[ap_const_lv32_9];

assign tmp_357_fu_3866_p3 = grp_fu_2049_p2[ap_const_lv32_A];

assign tmp_359_fu_3910_p3 = grp_fu_2049_p2[ap_const_lv32_B];

assign tmp_35_fu_2628_p2 = (freqCount_V_16 + tmp_34_fu_2624_p1);

assign tmp_361_fu_3954_p3 = grp_fu_2049_p2[ap_const_lv32_C];

assign tmp_363_fu_3998_p3 = grp_fu_2049_p2[ap_const_lv32_D];

assign tmp_365_fu_4042_p3 = grp_fu_2049_p2[ap_const_lv32_E];

assign tmp_367_fu_4086_p3 = grp_fu_2049_p2[ap_const_lv32_F];

assign tmp_369_fu_4130_p3 = grp_fu_2049_p2[ap_const_lv32_10];

assign tmp_36_fu_2648_p1 = r_V_33_fu_2640_p3;

assign tmp_371_fu_4174_p3 = grp_fu_2049_p2[ap_const_lv32_11];

assign tmp_373_fu_4218_p3 = grp_fu_2049_p2[ap_const_lv32_12];

assign tmp_375_fu_4262_p3 = grp_fu_2049_p2[ap_const_lv32_13];

assign tmp_377_fu_4306_p3 = grp_fu_2049_p2[ap_const_lv32_14];

assign tmp_379_fu_4350_p3 = grp_fu_2049_p2[ap_const_lv32_15];

assign tmp_37_fu_2652_p2 = (freqCount_V_17 + tmp_36_fu_2648_p1);

assign tmp_381_fu_4394_p3 = grp_fu_2049_p2[ap_const_lv32_16];

assign tmp_383_fu_4438_p3 = grp_fu_2049_p2[ap_const_lv32_17];

assign tmp_384_cast_fu_1883_p1 = r_V_215_fu_1871_p3;

assign tmp_385_fu_4482_p3 = grp_fu_2049_p2[ap_const_lv32_18];

assign tmp_387_fu_4526_p3 = grp_fu_2049_p2[ap_const_lv32_19];

assign tmp_389_fu_4570_p3 = grp_fu_2049_p2[ap_const_lv32_1A];

assign tmp_38_fu_2672_p1 = r_V_34_fu_2664_p3;

assign tmp_391_fu_4614_p3 = grp_fu_2049_p2[ap_const_lv32_1B];

assign tmp_393_fu_4658_p3 = grp_fu_2049_p2[ap_const_lv32_1C];

assign tmp_395_fu_4702_p3 = grp_fu_2049_p2[ap_const_lv32_1D];

assign tmp_397_fu_4746_p3 = grp_fu_2049_p2[ap_const_lv32_1E];

assign tmp_398_fu_3240_p3 = r_V_209_reg_754[ap_const_lv32_1F];

assign tmp_399_fu_2091_p1 = r_V_fu_2086_p2[0:0];

assign tmp_39_fu_2676_p2 = (freqCount_V_18 + tmp_38_fu_2672_p1);

assign tmp_3_fu_2268_p2 = (freqCount_V_1 + tmp_s_fu_2264_p1);

assign tmp_400_fu_3288_p1 = r_V_50_fu_3283_p2[0:0];

assign tmp_401_fu_4889_p1 = r_V_47_fu_4885_p2[0:0];

assign tmp_402_fu_2100_p1 = r_V_75_fu_2095_p2[0:0];

assign tmp_403_fu_3297_p1 = r_V_77_fu_3292_p2[0:0];

assign tmp_404_fu_4981_p1 = r_V_48_fu_4977_p2[0:0];

assign tmp_405_fu_2109_p1 = r_V_85_fu_2104_p2[0:0];

assign tmp_406_fu_3306_p1 = r_V_87_fu_3301_p2[0:0];

assign tmp_407_fu_5073_p1 = r_V_49_fu_5069_p2[0:0];

assign tmp_408_fu_2118_p1 = r_V_95_fu_2113_p2[0:0];

assign tmp_409_fu_3315_p1 = r_V_99_fu_3310_p2[0:0];

assign tmp_40_fu_2696_p1 = r_V_35_fu_2688_p3;

assign tmp_410_fu_5165_p1 = r_V_51_fu_5161_p2[0:0];

assign tmp_411_fu_2127_p1 = r_V_107_fu_2122_p2[0:0];

assign tmp_412_fu_3324_p1 = r_V_109_fu_3319_p2[0:0];

assign tmp_413_fu_5257_p1 = r_V_52_fu_5253_p2[0:0];

assign tmp_414_fu_2136_p1 = r_V_117_fu_2131_p2[0:0];

assign tmp_415_fu_3333_p1 = r_V_119_fu_3328_p2[0:0];

assign tmp_416_fu_5349_p1 = r_V_53_fu_5345_p2[0:0];

assign tmp_417_fu_2145_p1 = r_V_127_fu_2140_p2[0:0];

assign tmp_418_fu_3342_p1 = r_V_131_fu_3337_p2[0:0];

assign tmp_419_fu_5441_p1 = r_V_54_fu_5437_p2[0:0];

assign tmp_41_fu_2700_p2 = (freqCount_V_19 + tmp_40_fu_2696_p1);

assign tmp_420_fu_2154_p1 = r_V_139_fu_2149_p2[0:0];

assign tmp_421_fu_3351_p1 = r_V_141_fu_3346_p2[0:0];

assign tmp_422_fu_5533_p1 = r_V_55_fu_5529_p2[0:0];

assign tmp_423_fu_2163_p1 = r_V_149_fu_2158_p2[0:0];

assign tmp_424_fu_3360_p1 = r_V_151_fu_3355_p2[0:0];

assign tmp_425_fu_5625_p1 = r_V_56_fu_5621_p2[0:0];

assign tmp_426_cast_fu_1899_p1 = r_V_216_fu_1887_p3;

assign tmp_426_fu_2172_p1 = r_V_159_fu_2167_p2[0:0];

assign tmp_427_fu_3369_p1 = r_V_163_fu_3364_p2[0:0];

assign tmp_428_fu_5717_p1 = r_V_57_fu_5713_p2[0:0];

assign tmp_429_fu_2181_p1 = r_V_169_fu_2176_p2[0:0];

assign tmp_42_fu_2720_p1 = r_V_36_fu_2712_p3;

assign tmp_430_fu_3378_p1 = r_V_171_fu_3373_p2[0:0];

assign tmp_431_fu_5809_p1 = r_V_58_fu_5805_p2[0:0];

assign tmp_432_fu_2190_p1 = r_V_177_fu_2185_p2[0:0];

assign tmp_433_fu_3387_p1 = r_V_179_fu_3382_p2[0:0];

assign tmp_434_fu_5901_p1 = r_V_59_fu_5897_p2[0:0];

assign tmp_435_fu_2199_p1 = r_V_185_fu_2194_p2[0:0];

assign tmp_436_fu_3396_p1 = r_V_187_fu_3391_p2[0:0];

assign tmp_437_fu_5993_p1 = r_V_60_fu_5989_p2[0:0];

assign tmp_438_fu_2208_p1 = r_V_193_fu_2203_p2[0:0];

assign tmp_439_fu_3405_p1 = r_V_195_fu_3400_p2[0:0];

assign tmp_43_fu_2724_p2 = (freqCount_V_20 + tmp_42_fu_2720_p1);

assign tmp_440_fu_6085_p1 = r_V_61_fu_6081_p2[0:0];

assign tmp_441_fu_2217_p1 = r_V_201_fu_2212_p2[0:0];

assign tmp_442_fu_3414_p1 = r_V_203_fu_3409_p2[0:0];

assign tmp_443_fu_6177_p1 = r_V_62_fu_6173_p2[0:0];

assign tmp_44_fu_2744_p1 = r_V_37_fu_2736_p3;

assign tmp_45_fu_2748_p2 = (freqCount_V_21 + tmp_44_fu_2744_p1);

assign tmp_468_cast_fu_1915_p1 = r_V_217_fu_1903_p3;

assign tmp_46_fu_2768_p1 = r_V_38_fu_2760_p3;

assign tmp_47_fu_2772_p2 = (freqCount_V_22 + tmp_46_fu_2768_p1);

assign tmp_48_fu_2792_p1 = r_V_39_fu_2784_p3;

assign tmp_49_fu_2796_p2 = (freqCount_V_23 + tmp_48_fu_2792_p1);

assign tmp_4_fu_2288_p1 = r_V_18_fu_2280_p3;

assign tmp_50_fu_2816_p1 = r_V_40_fu_2808_p3;

assign tmp_510_cast_fu_1931_p1 = r_V_218_fu_1919_p3;

assign tmp_51_fu_2820_p2 = (freqCount_V_24 + tmp_50_fu_2816_p1);

assign tmp_52_fu_2840_p1 = r_V_41_fu_2832_p3;

assign tmp_53_fu_2844_p2 = (freqCount_V_25 + tmp_52_fu_2840_p1);

assign tmp_54_fu_2864_p1 = r_V_42_fu_2856_p3;

assign tmp_552_cast_fu_1947_p1 = r_V_219_fu_1935_p3;

assign tmp_55_fu_2868_p2 = (freqCount_V_26 + tmp_54_fu_2864_p1);

assign tmp_56_fu_2888_p1 = r_V_43_fu_2880_p3;

assign tmp_57_fu_2892_p2 = (freqCount_V_27 + tmp_56_fu_2888_p1);

assign tmp_58_fu_2912_p1 = r_V_44_fu_2904_p3;

assign tmp_594_cast_fu_1963_p1 = r_V_220_fu_1951_p3;

assign tmp_59_fu_2916_p2 = (freqCount_V_28 + tmp_58_fu_2912_p1);

assign tmp_5_fu_2240_p1 = r_V_16_fu_2236_p1;

assign tmp_60_fu_2936_p1 = r_V_45_fu_2928_p3;

assign tmp_61_fu_2940_p2 = (freqCount_V_29 + tmp_60_fu_2936_p1);

assign tmp_62_fu_2960_p1 = r_V_46_fu_2952_p3;

assign tmp_636_cast_fu_1979_p1 = r_V_221_fu_1967_p3;

assign tmp_63_fu_2964_p2 = (freqCount_V_30 + tmp_62_fu_2960_p1);

assign tmp_64_fu_2984_p1 = tmp_333_fu_2976_p3;

assign tmp_65_fu_2988_p2 = (freqCount_V_31 + tmp_64_fu_2984_p1);

assign tmp_66_fu_6277_p1 = i1_reg_787;

assign tmp_678_cast_fu_1995_p1 = r_V_222_fu_1983_p3;

assign tmp_67_fu_1815_p1 = r_V_211_fu_1807_p3;

assign tmp_68_fu_3434_p2 = (serialTwoCount_V_0 + ap_const_lv43_1);

assign tmp_69_fu_3446_p2 = (serialTwoCount_V_1 + ap_const_lv43_1);

assign tmp_6_fu_2244_p2 = (freqCount_V_0 + tmp_5_fu_2240_p1);

assign tmp_70_fu_3458_p2 = (serialTwoCount_V_2 + ap_const_lv43_1);

assign tmp_71_fu_6379_p1 = i2_reg_798;

assign tmp_720_cast_fu_2011_p1 = r_V_223_fu_1999_p3;

assign tmp_72_fu_1831_p1 = r_V_212_fu_1823_p3;

assign tmp_73_fu_3478_p2 = (serialTwoCount_V_3 + ap_const_lv43_1);

assign tmp_74_fu_3490_p2 = (serialTwoCount_V_4 + ap_const_lv43_1);

assign tmp_75_fu_3502_p2 = (serialTwoCount_V_5 + ap_const_lv43_1);

assign tmp_762_cast_fu_2027_p1 = r_V_224_fu_2015_p3;

assign tmp_76_fu_6605_p1 = i3_reg_809;

assign tmp_77_fu_1847_p1 = r_V_213_fu_1839_p3;

assign tmp_78_fu_3522_p2 = (serialTwoCount_V_6 + ap_const_lv43_1);

assign tmp_79_fu_3534_p2 = (serialTwoCount_V_7 + ap_const_lv43_1);

assign tmp_7_fu_2292_p2 = (freqCount_V_2 + tmp_4_fu_2288_p1);

assign tmp_80_fu_3546_p2 = (serialTwoCount_V_8 + ap_const_lv43_1);

assign tmp_81_fu_3566_p2 = (serialTwoCount_V_9 + ap_const_lv43_1);

assign tmp_82_fu_3578_p2 = (serialTwoCount_V_10 + ap_const_lv43_1);

assign tmp_83_fu_3590_p2 = (serialTwoCount_V_11 + ap_const_lv43_1);

assign tmp_84_fu_3610_p2 = (serialTwoCount_V_12 + ap_const_lv43_1);

assign tmp_85_fu_3622_p2 = (serialTwoCount_V_13 + ap_const_lv43_1);

assign tmp_86_fu_3634_p2 = (serialTwoCount_V_14 + ap_const_lv43_1);

assign tmp_87_fu_3654_p2 = (serialTwoCount_V_15 + ap_const_lv43_1);

assign tmp_88_fu_3666_p2 = (serialTwoCount_V_16 + ap_const_lv43_1);

assign tmp_89_fu_3678_p2 = (serialTwoCount_V_17 + ap_const_lv43_1);

assign tmp_8_fu_2312_p1 = r_V_19_fu_2304_p3;

assign tmp_90_fu_3698_p2 = (serialTwoCount_V_18 + ap_const_lv43_1);

assign tmp_91_fu_3710_p2 = (serialTwoCount_V_19 + ap_const_lv43_1);

assign tmp_92_fu_3722_p2 = (serialTwoCount_V_20 + ap_const_lv43_1);

assign tmp_93_fu_3742_p2 = (serialTwoCount_V_21 + ap_const_lv43_1);

assign tmp_94_fu_3754_p2 = (serialTwoCount_V_22 + ap_const_lv43_1);

assign tmp_95_fu_3766_p2 = (serialTwoCount_V_23 + ap_const_lv43_1);

assign tmp_96_fu_3786_p2 = (serialTwoCount_V_24 + ap_const_lv43_1);

assign tmp_97_fu_3798_p2 = (serialTwoCount_V_25 + ap_const_lv43_1);

assign tmp_98_fu_3810_p2 = (serialTwoCount_V_26 + ap_const_lv43_1);

assign tmp_99_fu_3830_p2 = (serialTwoCount_V_27 + ap_const_lv43_1);

assign tmp_9_fu_2316_p2 = (freqCount_V_3 + tmp_8_fu_2312_p1);

assign tmp_fu_6286_p33 = i1_reg_787[4:0];

assign tmp_s_fu_2264_p1 = r_V_17_fu_2256_p3;

always @ (posedge ap_clk) begin
    tmp_2_reg_6881[31:1] <= 31'b0000000000000000000000000000001;
    tmp_170_cast_reg_6887[30:1] <= 30'b000000000000000000000000000001;
    tmp_67_reg_6892[31:1] <= 31'b0000000000000000000000000000010;
    tmp_213_cast_reg_6898[30:1] <= 30'b000000000000000000000000000010;
    tmp_72_reg_6903[31:1] <= 31'b0000000000000000000000000000011;
    tmp_256_cast_reg_6909[30:1] <= 30'b000000000000000000000000000011;
    tmp_77_reg_6914[31:1] <= 31'b0000000000000000000000000000100;
    tmp_299_cast_reg_6920[30:1] <= 30'b000000000000000000000000000100;
    tmp_166_reg_6925[31:1] <= 31'b0000000000000000000000000000101;
    tmp_342_cast_reg_6931[30:1] <= 30'b000000000000000000000000000101;
    tmp_169_reg_6936[31:1] <= 31'b0000000000000000000000000000110;
    tmp_384_cast_reg_6942[30:1] <= 30'b000000000000000000000000000110;
    tmp_170_reg_6947[31:1] <= 31'b0000000000000000000000000000111;
    tmp_426_cast_reg_6953[30:1] <= 30'b000000000000000000000000000111;
    tmp_175_reg_6958[31:1] <= 31'b0000000000000000000000000001000;
    tmp_468_cast_reg_6964[30:1] <= 30'b000000000000000000000000001000;
    tmp_176_reg_6969[31:1] <= 31'b0000000000000000000000000001001;
    tmp_510_cast_reg_6975[30:1] <= 30'b000000000000000000000000001001;
    tmp_179_reg_6980[31:1] <= 31'b0000000000000000000000000001010;
    tmp_552_cast_reg_6986[30:1] <= 30'b000000000000000000000000001010;
    tmp_180_reg_6991[31:1] <= 31'b0000000000000000000000000001011;
    tmp_594_cast_reg_6997[30:1] <= 30'b000000000000000000000000001011;
    tmp_181_reg_7002[31:1] <= 31'b0000000000000000000000000001100;
    tmp_636_cast_reg_7008[30:1] <= 30'b000000000000000000000000001100;
    tmp_182_reg_7013[31:1] <= 31'b0000000000000000000000000001101;
    tmp_678_cast_reg_7019[30:1] <= 30'b000000000000000000000000001101;
    tmp_183_reg_7024[31:1] <= 31'b0000000000000000000000000001110;
    tmp_720_cast_reg_7030[30:1] <= 30'b000000000000000000000000001110;
    tmp_184_reg_7035[31:1] <= 31'b0000000000000000000000000001111;
    tmp_762_cast_reg_7041[30:1] <= 30'b000000000000000000000000001111;
end

endmodule //freq_serial
