<stg><name>multi_stage_mul_h_add_m</name>


<trans_list>

<trans id="12" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:0 %t_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %t

]]></Node>
<StgValue><ssdm name="t_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:1 %m_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %m

]]></Node>
<StgValue><ssdm name="m_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2 %a_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %a

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
entry:3 %d1_V = select i1 %a_read, i256 %t_read, i256 0

]]></Node>
<StgValue><ssdm name="d1_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:4 %add_ln186 = add i256 %d1_V, i256 %m_read

]]></Node>
<StgValue><ssdm name="add_ln186"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:4 %add_ln186 = add i256 %d1_V, i256 %m_read

]]></Node>
<StgValue><ssdm name="add_ln186"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="256">
<![CDATA[
entry:5 %ret_ln19 = ret i256 %add_ln186

]]></Node>
<StgValue><ssdm name="ret_ln19"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
