Warning: duplicate option '-nosplit' overrides previous value. (CMD-018)
 
****************************************
Report : area
Design : riscv
Version: J-2014.09-SP4
Date   : Sun Mar 17 19:29:21 2019
****************************************

Library(s) Used:

    saed32lvt_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db)
    saed32sram_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32sram_tt1p05vn40c.db)
    gtech (File: /ecelib/linware/synopsys15/dc/libraries/syn/gtech.db)

Number of ports:                           34
Number of nets:                           105
Number of cells:                           53
Number of combinational cells:             52
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                         14
Number of references:                      16

Combinational area:              11117.021012
Buf/Inv area:                      465.337663
Noncombinational area:            9306.753531
Macro/Black Box area:            50667.683594
Net Interconnect area:            6077.303462

Total cell area:                 71091.458136
Total area:                      77168.761598

Information: This design contains unmapped logic. (RPT-7)

The above information was reported from the logical library. The following are from the physical library:

Hierarchical area distribution
------------------------------

                                  Global cell area              Local cell area
                                  -------------------  --------------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes       Design
--------------------------------  ----------  -------  ----------  ---------  ----------  -----------------
riscv                             71091.4581    100.0     98.0996     0.0000      0.0000  riscv
dp                                70993.3586     99.9   4294.7795  2540.4235  50667.6836  Datapath
dp/instr_mem                          0.0000      0.0      0.0000     0.0000      0.0000  instructionmemory
dp/rf                             13490.4720     19.0   6724.1420  6766.3301      0.0000  RegFile
--------------------------------  ----------  -------  ----------  ---------  ----------  -----------------
Total                                                  11117.0210  9306.7535  50667.6836


Area of detected synthetic parts
--------------------------------
  No DW parts to report!

Estimated area of ungrouped synthetic parts
-------------------------------------------
                                      Estimated  Perc. of
  Module              Implem.  Count       Area cell area
  ------------------- -------  ----- ---------- ---------
  DP_OP_88J2_122_1922     str      1   320.8484      0.5%
  DP_OP_91J2_125_6895     str      1    41.7508      0.1%
  DW01_add            apparch      1    21.0940      0.0%
  DW_cmp              apparch     12   918.1232      1.3%
  DW_leftsh              astr      1   536.7517      0.8%
  DW_rightsh             astr      3  1430.3231      2.0%
  ------------------- -------  ----- ---------- ---------
  DP_OP Subtotal:                  2   362.5992      0.5%
  Total:                          19  3268.8911      4.6%

Subtotal of datapath(DP_OP) cell area:  362.5992  0.5%  (estimated)
Total synthetic cell area:              3268.8911  4.6%  (estimated)

1
