// Seed: 1516378554
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always @(posedge -1 or posedge id_3);
  logic id_5;
  ;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input wor id_2,
    output uwire id_3,
    output uwire id_4
);
  logic id_6;
  ;
  localparam id_7 = $unsigned(79);
  ;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6
  );
endmodule
module module_2 #(
    parameter id_1  = 32'd91,
    parameter id_11 = 32'd89
) (
    input tri0 id_0,
    input wire _id_1,
    output wor id_2,
    input wand id_3,
    output wor id_4,
    input wire id_5,
    output wire id_6,
    input wand id_7
    , id_13,
    output wor id_8,
    output wor id_9,
    input supply0 id_10,
    input supply1 _id_11
);
  wire id_14;
  reg  id_15;
  ;
  logic id_16;
  ;
  assign id_15 = -1 - -1;
  wire [id_1 : id_11] id_17;
  final begin : LABEL_0
    id_15 <= 1;
  end
  wire id_18;
  wire id_19;
  module_0 modCall_1 (
      id_16,
      id_14,
      id_16,
      id_19
  );
endmodule
