
AthenaOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fb20  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000057c  0800fcf0  0800fcf0  0001fcf0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801026c  0801026c  000302e0  2**0
                  CONTENTS
  4 .ARM          00000008  0801026c  0801026c  0002026c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010274  08010274  000302e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010274  08010274  00020274  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010278  08010278  00020278  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002e0  20000000  0801027c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001e38  200002e0  0801055c  000302e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20002118  0801055c  00032118  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000302e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b304  00000000  00000000  00030310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f34  00000000  00000000  0004b614  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001860  00000000  00000000  0004f548  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001690  00000000  00000000  00050da8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028357  00000000  00000000  00052438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f737  00000000  00000000  0007a78f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e4d16  00000000  00000000  00099ec6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0017ebdc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007c40  00000000  00000000  0017ec2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200002e0 	.word	0x200002e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800fcd8 	.word	0x0800fcd8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200002e4 	.word	0x200002e4
 800020c:	0800fcd8 	.word	0x0800fcd8

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9aa 	b.w	8001034 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	468e      	mov	lr, r1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d14d      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d72:	428a      	cmp	r2, r1
 8000d74:	4694      	mov	ip, r2
 8000d76:	d969      	bls.n	8000e4c <__udivmoddi4+0xe8>
 8000d78:	fab2 f282 	clz	r2, r2
 8000d7c:	b152      	cbz	r2, 8000d94 <__udivmoddi4+0x30>
 8000d7e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d82:	f1c2 0120 	rsb	r1, r2, #32
 8000d86:	fa20 f101 	lsr.w	r1, r0, r1
 8000d8a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d92:	4094      	lsls	r4, r2
 8000d94:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d98:	0c21      	lsrs	r1, r4, #16
 8000d9a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d9e:	fa1f f78c 	uxth.w	r7, ip
 8000da2:	fb08 e316 	mls	r3, r8, r6, lr
 8000da6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000daa:	fb06 f107 	mul.w	r1, r6, r7
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dba:	f080 811f 	bcs.w	8000ffc <__udivmoddi4+0x298>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 811c 	bls.w	8000ffc <__udivmoddi4+0x298>
 8000dc4:	3e02      	subs	r6, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a5b      	subs	r3, r3, r1
 8000dca:	b2a4      	uxth	r4, r4
 8000dcc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dd0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd8:	fb00 f707 	mul.w	r7, r0, r7
 8000ddc:	42a7      	cmp	r7, r4
 8000dde:	d90a      	bls.n	8000df6 <__udivmoddi4+0x92>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de8:	f080 810a 	bcs.w	8001000 <__udivmoddi4+0x29c>
 8000dec:	42a7      	cmp	r7, r4
 8000dee:	f240 8107 	bls.w	8001000 <__udivmoddi4+0x29c>
 8000df2:	4464      	add	r4, ip
 8000df4:	3802      	subs	r0, #2
 8000df6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dfa:	1be4      	subs	r4, r4, r7
 8000dfc:	2600      	movs	r6, #0
 8000dfe:	b11d      	cbz	r5, 8000e08 <__udivmoddi4+0xa4>
 8000e00:	40d4      	lsrs	r4, r2
 8000e02:	2300      	movs	r3, #0
 8000e04:	e9c5 4300 	strd	r4, r3, [r5]
 8000e08:	4631      	mov	r1, r6
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d909      	bls.n	8000e26 <__udivmoddi4+0xc2>
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	f000 80ef 	beq.w	8000ff6 <__udivmoddi4+0x292>
 8000e18:	2600      	movs	r6, #0
 8000e1a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e1e:	4630      	mov	r0, r6
 8000e20:	4631      	mov	r1, r6
 8000e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e26:	fab3 f683 	clz	r6, r3
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	d14a      	bne.n	8000ec4 <__udivmoddi4+0x160>
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d302      	bcc.n	8000e38 <__udivmoddi4+0xd4>
 8000e32:	4282      	cmp	r2, r0
 8000e34:	f200 80f9 	bhi.w	800102a <__udivmoddi4+0x2c6>
 8000e38:	1a84      	subs	r4, r0, r2
 8000e3a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e3e:	2001      	movs	r0, #1
 8000e40:	469e      	mov	lr, r3
 8000e42:	2d00      	cmp	r5, #0
 8000e44:	d0e0      	beq.n	8000e08 <__udivmoddi4+0xa4>
 8000e46:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e4a:	e7dd      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000e4c:	b902      	cbnz	r2, 8000e50 <__udivmoddi4+0xec>
 8000e4e:	deff      	udf	#255	; 0xff
 8000e50:	fab2 f282 	clz	r2, r2
 8000e54:	2a00      	cmp	r2, #0
 8000e56:	f040 8092 	bne.w	8000f7e <__udivmoddi4+0x21a>
 8000e5a:	eba1 010c 	sub.w	r1, r1, ip
 8000e5e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e62:	fa1f fe8c 	uxth.w	lr, ip
 8000e66:	2601      	movs	r6, #1
 8000e68:	0c20      	lsrs	r0, r4, #16
 8000e6a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e6e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e72:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e76:	fb0e f003 	mul.w	r0, lr, r3
 8000e7a:	4288      	cmp	r0, r1
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x12c>
 8000e7e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e82:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x12a>
 8000e88:	4288      	cmp	r0, r1
 8000e8a:	f200 80cb 	bhi.w	8001024 <__udivmoddi4+0x2c0>
 8000e8e:	4643      	mov	r3, r8
 8000e90:	1a09      	subs	r1, r1, r0
 8000e92:	b2a4      	uxth	r4, r4
 8000e94:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e98:	fb07 1110 	mls	r1, r7, r0, r1
 8000e9c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ea0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ea4:	45a6      	cmp	lr, r4
 8000ea6:	d908      	bls.n	8000eba <__udivmoddi4+0x156>
 8000ea8:	eb1c 0404 	adds.w	r4, ip, r4
 8000eac:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eb0:	d202      	bcs.n	8000eb8 <__udivmoddi4+0x154>
 8000eb2:	45a6      	cmp	lr, r4
 8000eb4:	f200 80bb 	bhi.w	800102e <__udivmoddi4+0x2ca>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	eba4 040e 	sub.w	r4, r4, lr
 8000ebe:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ec2:	e79c      	b.n	8000dfe <__udivmoddi4+0x9a>
 8000ec4:	f1c6 0720 	rsb	r7, r6, #32
 8000ec8:	40b3      	lsls	r3, r6
 8000eca:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ece:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ed2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ed6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eda:	431c      	orrs	r4, r3
 8000edc:	40f9      	lsrs	r1, r7
 8000ede:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ee2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ee6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eea:	0c20      	lsrs	r0, r4, #16
 8000eec:	fa1f fe8c 	uxth.w	lr, ip
 8000ef0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ef4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ef8:	fb08 f00e 	mul.w	r0, r8, lr
 8000efc:	4288      	cmp	r0, r1
 8000efe:	fa02 f206 	lsl.w	r2, r2, r6
 8000f02:	d90b      	bls.n	8000f1c <__udivmoddi4+0x1b8>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f0c:	f080 8088 	bcs.w	8001020 <__udivmoddi4+0x2bc>
 8000f10:	4288      	cmp	r0, r1
 8000f12:	f240 8085 	bls.w	8001020 <__udivmoddi4+0x2bc>
 8000f16:	f1a8 0802 	sub.w	r8, r8, #2
 8000f1a:	4461      	add	r1, ip
 8000f1c:	1a09      	subs	r1, r1, r0
 8000f1e:	b2a4      	uxth	r4, r4
 8000f20:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f24:	fb09 1110 	mls	r1, r9, r0, r1
 8000f28:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f2c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f30:	458e      	cmp	lr, r1
 8000f32:	d908      	bls.n	8000f46 <__udivmoddi4+0x1e2>
 8000f34:	eb1c 0101 	adds.w	r1, ip, r1
 8000f38:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f3c:	d26c      	bcs.n	8001018 <__udivmoddi4+0x2b4>
 8000f3e:	458e      	cmp	lr, r1
 8000f40:	d96a      	bls.n	8001018 <__udivmoddi4+0x2b4>
 8000f42:	3802      	subs	r0, #2
 8000f44:	4461      	add	r1, ip
 8000f46:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f4a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f4e:	eba1 010e 	sub.w	r1, r1, lr
 8000f52:	42a1      	cmp	r1, r4
 8000f54:	46c8      	mov	r8, r9
 8000f56:	46a6      	mov	lr, r4
 8000f58:	d356      	bcc.n	8001008 <__udivmoddi4+0x2a4>
 8000f5a:	d053      	beq.n	8001004 <__udivmoddi4+0x2a0>
 8000f5c:	b15d      	cbz	r5, 8000f76 <__udivmoddi4+0x212>
 8000f5e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f62:	eb61 010e 	sbc.w	r1, r1, lr
 8000f66:	fa01 f707 	lsl.w	r7, r1, r7
 8000f6a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f6e:	40f1      	lsrs	r1, r6
 8000f70:	431f      	orrs	r7, r3
 8000f72:	e9c5 7100 	strd	r7, r1, [r5]
 8000f76:	2600      	movs	r6, #0
 8000f78:	4631      	mov	r1, r6
 8000f7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f7e:	f1c2 0320 	rsb	r3, r2, #32
 8000f82:	40d8      	lsrs	r0, r3
 8000f84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f88:	fa21 f303 	lsr.w	r3, r1, r3
 8000f8c:	4091      	lsls	r1, r2
 8000f8e:	4301      	orrs	r1, r0
 8000f90:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f94:	fa1f fe8c 	uxth.w	lr, ip
 8000f98:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f9c:	fb07 3610 	mls	r6, r7, r0, r3
 8000fa0:	0c0b      	lsrs	r3, r1, #16
 8000fa2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fa6:	fb00 f60e 	mul.w	r6, r0, lr
 8000faa:	429e      	cmp	r6, r3
 8000fac:	fa04 f402 	lsl.w	r4, r4, r2
 8000fb0:	d908      	bls.n	8000fc4 <__udivmoddi4+0x260>
 8000fb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fba:	d22f      	bcs.n	800101c <__udivmoddi4+0x2b8>
 8000fbc:	429e      	cmp	r6, r3
 8000fbe:	d92d      	bls.n	800101c <__udivmoddi4+0x2b8>
 8000fc0:	3802      	subs	r0, #2
 8000fc2:	4463      	add	r3, ip
 8000fc4:	1b9b      	subs	r3, r3, r6
 8000fc6:	b289      	uxth	r1, r1
 8000fc8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fcc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fd4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fd8:	428b      	cmp	r3, r1
 8000fda:	d908      	bls.n	8000fee <__udivmoddi4+0x28a>
 8000fdc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fe0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fe4:	d216      	bcs.n	8001014 <__udivmoddi4+0x2b0>
 8000fe6:	428b      	cmp	r3, r1
 8000fe8:	d914      	bls.n	8001014 <__udivmoddi4+0x2b0>
 8000fea:	3e02      	subs	r6, #2
 8000fec:	4461      	add	r1, ip
 8000fee:	1ac9      	subs	r1, r1, r3
 8000ff0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ff4:	e738      	b.n	8000e68 <__udivmoddi4+0x104>
 8000ff6:	462e      	mov	r6, r5
 8000ff8:	4628      	mov	r0, r5
 8000ffa:	e705      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000ffc:	4606      	mov	r6, r0
 8000ffe:	e6e3      	b.n	8000dc8 <__udivmoddi4+0x64>
 8001000:	4618      	mov	r0, r3
 8001002:	e6f8      	b.n	8000df6 <__udivmoddi4+0x92>
 8001004:	454b      	cmp	r3, r9
 8001006:	d2a9      	bcs.n	8000f5c <__udivmoddi4+0x1f8>
 8001008:	ebb9 0802 	subs.w	r8, r9, r2
 800100c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001010:	3801      	subs	r0, #1
 8001012:	e7a3      	b.n	8000f5c <__udivmoddi4+0x1f8>
 8001014:	4646      	mov	r6, r8
 8001016:	e7ea      	b.n	8000fee <__udivmoddi4+0x28a>
 8001018:	4620      	mov	r0, r4
 800101a:	e794      	b.n	8000f46 <__udivmoddi4+0x1e2>
 800101c:	4640      	mov	r0, r8
 800101e:	e7d1      	b.n	8000fc4 <__udivmoddi4+0x260>
 8001020:	46d0      	mov	r8, sl
 8001022:	e77b      	b.n	8000f1c <__udivmoddi4+0x1b8>
 8001024:	3b02      	subs	r3, #2
 8001026:	4461      	add	r1, ip
 8001028:	e732      	b.n	8000e90 <__udivmoddi4+0x12c>
 800102a:	4630      	mov	r0, r6
 800102c:	e709      	b.n	8000e42 <__udivmoddi4+0xde>
 800102e:	4464      	add	r4, ip
 8001030:	3802      	subs	r0, #2
 8001032:	e742      	b.n	8000eba <__udivmoddi4+0x156>

08001034 <__aeabi_idiv0>:
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop

08001038 <status_LED_Swap>:
 */

#include "stm32f4xx_hal.h"
#include "Status_LED.h"

void status_LED_Swap(void){
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
	if (!HAL_GPIO_ReadPin(GPIOB, Status_LED_Pin)){
 800103c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001040:	480a      	ldr	r0, [pc, #40]	; (800106c <status_LED_Swap+0x34>)
 8001042:	f002 f9a9 	bl	8003398 <HAL_GPIO_ReadPin>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d106      	bne.n	800105a <status_LED_Swap+0x22>
		HAL_GPIO_WritePin(GPIOB, Status_LED_Pin, GPIO_PIN_SET);
 800104c:	2201      	movs	r2, #1
 800104e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001052:	4806      	ldr	r0, [pc, #24]	; (800106c <status_LED_Swap+0x34>)
 8001054:	f002 f9b8 	bl	80033c8 <HAL_GPIO_WritePin>
	}
	else{
		HAL_GPIO_WritePin(GPIOB, Status_LED_Pin, GPIO_PIN_RESET);
	}
}
 8001058:	e005      	b.n	8001066 <status_LED_Swap+0x2e>
		HAL_GPIO_WritePin(GPIOB, Status_LED_Pin, GPIO_PIN_RESET);
 800105a:	2200      	movs	r2, #0
 800105c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001060:	4802      	ldr	r0, [pc, #8]	; (800106c <status_LED_Swap+0x34>)
 8001062:	f002 f9b1 	bl	80033c8 <HAL_GPIO_WritePin>
}
 8001066:	bf00      	nop
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	40020400 	.word	0x40020400

08001070 <stepper_Step>:
 */

#include "stm32f4xx_hal.h"
#include "stepper.h"

void stepper_Step (int dir, int step){
 8001070:	b580      	push	{r7, lr}
 8001072:	b084      	sub	sp, #16
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(GPIOC, Step_EN_Pin, GPIO_PIN_RESET);
 800107a:	2200      	movs	r2, #0
 800107c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001080:	481c      	ldr	r0, [pc, #112]	; (80010f4 <stepper_Step+0x84>)
 8001082:	f002 f9a1 	bl	80033c8 <HAL_GPIO_WritePin>

	if (dir == 1){
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	2b01      	cmp	r3, #1
 800108a:	d106      	bne.n	800109a <stepper_Step+0x2a>
		HAL_GPIO_WritePin(GPIOB, Step_DIR_Pin, GPIO_PIN_RESET);
 800108c:	2200      	movs	r2, #0
 800108e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001092:	4819      	ldr	r0, [pc, #100]	; (80010f8 <stepper_Step+0x88>)
 8001094:	f002 f998 	bl	80033c8 <HAL_GPIO_WritePin>
 8001098:	e005      	b.n	80010a6 <stepper_Step+0x36>
	}
	else{
		HAL_GPIO_WritePin(GPIOB, Step_DIR_Pin, GPIO_PIN_SET);
 800109a:	2201      	movs	r2, #1
 800109c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010a0:	4815      	ldr	r0, [pc, #84]	; (80010f8 <stepper_Step+0x88>)
 80010a2:	f002 f991 	bl	80033c8 <HAL_GPIO_WritePin>
	}

	for(int i = 0; i < step; i++){
 80010a6:	2300      	movs	r3, #0
 80010a8:	60fb      	str	r3, [r7, #12]
 80010aa:	e014      	b.n	80010d6 <stepper_Step+0x66>
		HAL_GPIO_WritePin(GPIOB, Step_PWM_Pin, GPIO_PIN_RESET);
 80010ac:	2200      	movs	r2, #0
 80010ae:	2110      	movs	r1, #16
 80010b0:	4811      	ldr	r0, [pc, #68]	; (80010f8 <stepper_Step+0x88>)
 80010b2:	f002 f989 	bl	80033c8 <HAL_GPIO_WritePin>
		delay(500);
 80010b6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80010ba:	f000 fc27 	bl	800190c <delay>
		HAL_GPIO_WritePin(GPIOB, Step_PWM_Pin, GPIO_PIN_SET);
 80010be:	2201      	movs	r2, #1
 80010c0:	2110      	movs	r1, #16
 80010c2:	480d      	ldr	r0, [pc, #52]	; (80010f8 <stepper_Step+0x88>)
 80010c4:	f002 f980 	bl	80033c8 <HAL_GPIO_WritePin>
		delay(500);
 80010c8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80010cc:	f000 fc1e 	bl	800190c <delay>
	for(int i = 0; i < step; i++){
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	3301      	adds	r3, #1
 80010d4:	60fb      	str	r3, [r7, #12]
 80010d6:	68fa      	ldr	r2, [r7, #12]
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	429a      	cmp	r2, r3
 80010dc:	dbe6      	blt.n	80010ac <stepper_Step+0x3c>
	}

	HAL_GPIO_WritePin(GPIOC, Step_EN_Pin, GPIO_PIN_SET);
 80010de:	2201      	movs	r2, #1
 80010e0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010e4:	4803      	ldr	r0, [pc, #12]	; (80010f4 <stepper_Step+0x84>)
 80010e6:	f002 f96f 	bl	80033c8 <HAL_GPIO_WritePin>
}
 80010ea:	bf00      	nop
 80010ec:	3710      	adds	r7, #16
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	40020800 	.word	0x40020800
 80010f8:	40020400 	.word	0x40020400

080010fc <checkBusyRead>:
 */

#include "stm32f4xx_hal.h"
#include "stepper.h"

void checkBusyRead(){
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, Flash_CS_Pin, GPIO_PIN_RESET);
 8001100:	2200      	movs	r2, #0
 8001102:	2108      	movs	r1, #8
 8001104:	4809      	ldr	r0, [pc, #36]	; (800112c <checkBusyRead+0x30>)
 8001106:	f002 f95f 	bl	80033c8 <HAL_GPIO_WritePin>

	W25Q_Spi(0x05);
 800110a:	2005      	movs	r0, #5
 800110c:	f000 ff04 	bl	8001f18 <W25Q_Spi>

	while(W25Q_Spi(0x00) != 0x00){}
 8001110:	bf00      	nop
 8001112:	2000      	movs	r0, #0
 8001114:	f000 ff00 	bl	8001f18 <W25Q_Spi>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d1f9      	bne.n	8001112 <checkBusyRead+0x16>

	HAL_GPIO_WritePin(GPIOC, Flash_CS_Pin, GPIO_PIN_SET);
 800111e:	2201      	movs	r2, #1
 8001120:	2108      	movs	r1, #8
 8001122:	4802      	ldr	r0, [pc, #8]	; (800112c <checkBusyRead+0x30>)
 8001124:	f002 f950 	bl	80033c8 <HAL_GPIO_WritePin>
}
 8001128:	bf00      	nop
 800112a:	bd80      	pop	{r7, pc}
 800112c:	40020800 	.word	0x40020800

08001130 <checkBusyWrite>:

void checkBusyWrite(){
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, Flash_CS_Pin, GPIO_PIN_RESET);
 8001134:	2200      	movs	r2, #0
 8001136:	2108      	movs	r1, #8
 8001138:	4809      	ldr	r0, [pc, #36]	; (8001160 <checkBusyWrite+0x30>)
 800113a:	f002 f945 	bl	80033c8 <HAL_GPIO_WritePin>

	W25Q_Spi(0x01);
 800113e:	2001      	movs	r0, #1
 8001140:	f000 feea 	bl	8001f18 <W25Q_Spi>

	while(W25Q_Spi(0x00) != 0x00){}
 8001144:	bf00      	nop
 8001146:	2000      	movs	r0, #0
 8001148:	f000 fee6 	bl	8001f18 <W25Q_Spi>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d1f9      	bne.n	8001146 <checkBusyWrite+0x16>

	HAL_GPIO_WritePin(GPIOC, Flash_CS_Pin, GPIO_PIN_SET);
 8001152:	2201      	movs	r2, #1
 8001154:	2108      	movs	r1, #8
 8001156:	4802      	ldr	r0, [pc, #8]	; (8001160 <checkBusyWrite+0x30>)
 8001158:	f002 f936 	bl	80033c8 <HAL_GPIO_WritePin>
}
 800115c:	bf00      	nop
 800115e:	bd80      	pop	{r7, pc}
 8001160:	40020800 	.word	0x40020800

08001164 <writeEnable>:

void writeEnable(){
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, Flash_CS_Pin, GPIO_PIN_RESET);
 8001168:	2200      	movs	r2, #0
 800116a:	2108      	movs	r1, #8
 800116c:	4806      	ldr	r0, [pc, #24]	; (8001188 <writeEnable+0x24>)
 800116e:	f002 f92b 	bl	80033c8 <HAL_GPIO_WritePin>

	W25Q_Spi(0x06);
 8001172:	2006      	movs	r0, #6
 8001174:	f000 fed0 	bl	8001f18 <W25Q_Spi>

	HAL_GPIO_WritePin(GPIOC, Flash_CS_Pin, GPIO_PIN_SET);
 8001178:	2201      	movs	r2, #1
 800117a:	2108      	movs	r1, #8
 800117c:	4802      	ldr	r0, [pc, #8]	; (8001188 <writeEnable+0x24>)
 800117e:	f002 f923 	bl	80033c8 <HAL_GPIO_WritePin>
}
 8001182:	bf00      	nop
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	40020800 	.word	0x40020800

0800118c <flashRead>:
	HAL_GPIO_WritePin(GPIOC, Flash_CS_Pin, GPIO_PIN_SET);

	return Temp;
}

uint8_t flashRead(uint8_t addr3, uint8_t addr2, uint8_t addr1){
 800118c:	b580      	push	{r7, lr}
 800118e:	b084      	sub	sp, #16
 8001190:	af00      	add	r7, sp, #0
 8001192:	4603      	mov	r3, r0
 8001194:	71fb      	strb	r3, [r7, #7]
 8001196:	460b      	mov	r3, r1
 8001198:	71bb      	strb	r3, [r7, #6]
 800119a:	4613      	mov	r3, r2
 800119c:	717b      	strb	r3, [r7, #5]
	uint8_t Temp = 0;
 800119e:	2300      	movs	r3, #0
 80011a0:	73fb      	strb	r3, [r7, #15]

	HAL_GPIO_WritePin(GPIOC, Flash_CS_Pin, GPIO_PIN_RESET);
 80011a2:	2200      	movs	r2, #0
 80011a4:	2108      	movs	r1, #8
 80011a6:	4813      	ldr	r0, [pc, #76]	; (80011f4 <flashRead+0x68>)
 80011a8:	f002 f90e 	bl	80033c8 <HAL_GPIO_WritePin>

	W25Q_Spi(0x03);
 80011ac:	2003      	movs	r0, #3
 80011ae:	f000 feb3 	bl	8001f18 <W25Q_Spi>

	W25Q_Spi(addr3);
 80011b2:	79fb      	ldrb	r3, [r7, #7]
 80011b4:	4618      	mov	r0, r3
 80011b6:	f000 feaf 	bl	8001f18 <W25Q_Spi>

	W25Q_Spi(addr2);
 80011ba:	79bb      	ldrb	r3, [r7, #6]
 80011bc:	4618      	mov	r0, r3
 80011be:	f000 feab 	bl	8001f18 <W25Q_Spi>

	W25Q_Spi(addr1);
 80011c2:	797b      	ldrb	r3, [r7, #5]
 80011c4:	4618      	mov	r0, r3
 80011c6:	f000 fea7 	bl	8001f18 <W25Q_Spi>

	Temp = W25Q_Spi(0x00);
 80011ca:	2000      	movs	r0, #0
 80011cc:	f000 fea4 	bl	8001f18 <W25Q_Spi>
 80011d0:	4603      	mov	r3, r0
 80011d2:	73fb      	strb	r3, [r7, #15]

	HAL_GPIO_WritePin(GPIOC, Flash_CS_Pin, GPIO_PIN_SET);
 80011d4:	2201      	movs	r2, #1
 80011d6:	2108      	movs	r1, #8
 80011d8:	4806      	ldr	r0, [pc, #24]	; (80011f4 <flashRead+0x68>)
 80011da:	f002 f8f5 	bl	80033c8 <HAL_GPIO_WritePin>

	HAL_Delay(25);
 80011de:	2019      	movs	r0, #25
 80011e0:	f001 fa34 	bl	800264c <HAL_Delay>

	checkBusyRead();
 80011e4:	f7ff ff8a 	bl	80010fc <checkBusyRead>

	return Temp;
 80011e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	3710      	adds	r7, #16
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	40020800 	.word	0x40020800

080011f8 <flashWriteArray>:

	checkBusyWrite();
	checkBusyRead();
}

void flashWriteArray(uint8_t addr3, uint8_t addr2, uint8_t addr1, uint8_t data[], int dataSize){
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b084      	sub	sp, #16
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	603b      	str	r3, [r7, #0]
 8001200:	4603      	mov	r3, r0
 8001202:	71fb      	strb	r3, [r7, #7]
 8001204:	460b      	mov	r3, r1
 8001206:	71bb      	strb	r3, [r7, #6]
 8001208:	4613      	mov	r3, r2
 800120a:	717b      	strb	r3, [r7, #5]
	checkBusyWrite();
 800120c:	f7ff ff90 	bl	8001130 <checkBusyWrite>
	checkBusyRead();
 8001210:	f7ff ff74 	bl	80010fc <checkBusyRead>
	writeEnable();
 8001214:	f7ff ffa6 	bl	8001164 <writeEnable>

	HAL_GPIO_WritePin(GPIOC, Flash_CS_Pin, GPIO_PIN_RESET);
 8001218:	2200      	movs	r2, #0
 800121a:	2108      	movs	r1, #8
 800121c:	4819      	ldr	r0, [pc, #100]	; (8001284 <flashWriteArray+0x8c>)
 800121e:	f002 f8d3 	bl	80033c8 <HAL_GPIO_WritePin>

	W25Q_Spi(0x02);
 8001222:	2002      	movs	r0, #2
 8001224:	f000 fe78 	bl	8001f18 <W25Q_Spi>

	W25Q_Spi(addr3);
 8001228:	79fb      	ldrb	r3, [r7, #7]
 800122a:	4618      	mov	r0, r3
 800122c:	f000 fe74 	bl	8001f18 <W25Q_Spi>

	W25Q_Spi(addr2);
 8001230:	79bb      	ldrb	r3, [r7, #6]
 8001232:	4618      	mov	r0, r3
 8001234:	f000 fe70 	bl	8001f18 <W25Q_Spi>

	W25Q_Spi(addr1);
 8001238:	797b      	ldrb	r3, [r7, #5]
 800123a:	4618      	mov	r0, r3
 800123c:	f000 fe6c 	bl	8001f18 <W25Q_Spi>

	for(int i = 0; i < dataSize; i++){
 8001240:	2300      	movs	r3, #0
 8001242:	60fb      	str	r3, [r7, #12]
 8001244:	e009      	b.n	800125a <flashWriteArray+0x62>
		W25Q_Spi(data[i]);
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	683a      	ldr	r2, [r7, #0]
 800124a:	4413      	add	r3, r2
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	4618      	mov	r0, r3
 8001250:	f000 fe62 	bl	8001f18 <W25Q_Spi>
	for(int i = 0; i < dataSize; i++){
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	3301      	adds	r3, #1
 8001258:	60fb      	str	r3, [r7, #12]
 800125a:	68fa      	ldr	r2, [r7, #12]
 800125c:	69bb      	ldr	r3, [r7, #24]
 800125e:	429a      	cmp	r2, r3
 8001260:	dbf1      	blt.n	8001246 <flashWriteArray+0x4e>
	}

	HAL_GPIO_WritePin(GPIOC, Flash_CS_Pin, GPIO_PIN_SET);
 8001262:	2201      	movs	r2, #1
 8001264:	2108      	movs	r1, #8
 8001266:	4807      	ldr	r0, [pc, #28]	; (8001284 <flashWriteArray+0x8c>)
 8001268:	f002 f8ae 	bl	80033c8 <HAL_GPIO_WritePin>

	HAL_Delay(25);
 800126c:	2019      	movs	r0, #25
 800126e:	f001 f9ed 	bl	800264c <HAL_Delay>

	checkBusyRead();
 8001272:	f7ff ff43 	bl	80010fc <checkBusyRead>
	checkBusyWrite();
 8001276:	f7ff ff5b 	bl	8001130 <checkBusyWrite>
}
 800127a:	bf00      	nop
 800127c:	3710      	adds	r7, #16
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	40020800 	.word	0x40020800

08001288 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800128c:	b0a2      	sub	sp, #136	; 0x88
 800128e:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */


	HAL_GPIO_WritePin(GPIOB, Step_PWM_Pin, GPIO_PIN_SET);
 8001290:	2201      	movs	r2, #1
 8001292:	2110      	movs	r1, #16
 8001294:	483b      	ldr	r0, [pc, #236]	; (8001384 <main+0xfc>)
 8001296:	f002 f897 	bl	80033c8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, Step_EN_Pin, GPIO_PIN_SET);
 800129a:	2201      	movs	r2, #1
 800129c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012a0:	4839      	ldr	r0, [pc, #228]	; (8001388 <main+0x100>)
 80012a2:	f002 f891 	bl	80033c8 <HAL_GPIO_WritePin>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012a6:	f001 f95f 	bl	8002568 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012aa:	f000 f875 	bl	8001398 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012ae:	f000 fa6f 	bl	8001790 <MX_GPIO_Init>
  MX_ADC1_Init();
 80012b2:	f000 f8dd 	bl	8001470 <MX_ADC1_Init>
  MX_I2C1_Init();
 80012b6:	f000 f92d 	bl	8001514 <MX_I2C1_Init>
  MX_SPI1_Init();
 80012ba:	f000 f959 	bl	8001570 <MX_SPI1_Init>
  MX_SPI2_Init();
 80012be:	f000 f989 	bl	80015d4 <MX_SPI2_Init>
  MX_SPI3_Init();
 80012c2:	f000 f9bd 	bl	8001640 <MX_SPI3_Init>
  MX_TIM2_Init();
 80012c6:	f000 f9f1 	bl	80016ac <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 80012ca:	f009 fad3 	bl	800a874 <MX_USB_DEVICE_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_TIM_Base_Start(&htim2);
 80012ce:	482f      	ldr	r0, [pc, #188]	; (800138c <main+0x104>)
 80012d0:	f005 f8e4 	bl	800649c <HAL_TIM_Base_Start>

  startup();
 80012d4:	f000 fb34 	bl	8001940 <startup>

  uint8_t grid[5] = {0x00, 0x01, 0x02, 0x03, 0x04};
 80012d8:	4a2d      	ldr	r2, [pc, #180]	; (8001390 <main+0x108>)
 80012da:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80012de:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012e2:	6018      	str	r0, [r3, #0]
 80012e4:	3304      	adds	r3, #4
 80012e6:	7019      	strb	r1, [r3, #0]

  flashWriteArray(0x00, 0x00, 0x00, grid, 4);
 80012e8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80012ec:	2204      	movs	r2, #4
 80012ee:	9200      	str	r2, [sp, #0]
 80012f0:	2200      	movs	r2, #0
 80012f2:	2100      	movs	r1, #0
 80012f4:	2000      	movs	r0, #0
 80012f6:	f7ff ff7f 	bl	80011f8 <flashWriteArray>

  HAL_Delay(50);
 80012fa:	2032      	movs	r0, #50	; 0x32
 80012fc:	f001 f9a6 	bl	800264c <HAL_Delay>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	 sprintf(txBuff, "Read Data Addr1: %X, Read Data Addr2: %X, Read Data Addr3: %X, Read Data Addr4: %X, Read Data Addr5: %X\n", flashRead(0x00, 0x00, 0x00), flashRead(0x00, 0x00, 0x01), flashRead(0x00, 0x00, 0x02), flashRead(0x00, 0x00, 0x03), flashRead(0x00, 0x00, 0x04));
 8001300:	2200      	movs	r2, #0
 8001302:	2100      	movs	r1, #0
 8001304:	2000      	movs	r0, #0
 8001306:	f7ff ff41 	bl	800118c <flashRead>
 800130a:	4603      	mov	r3, r0
 800130c:	461e      	mov	r6, r3
 800130e:	2201      	movs	r2, #1
 8001310:	2100      	movs	r1, #0
 8001312:	2000      	movs	r0, #0
 8001314:	f7ff ff3a 	bl	800118c <flashRead>
 8001318:	4603      	mov	r3, r0
 800131a:	4698      	mov	r8, r3
 800131c:	2202      	movs	r2, #2
 800131e:	2100      	movs	r1, #0
 8001320:	2000      	movs	r0, #0
 8001322:	f7ff ff33 	bl	800118c <flashRead>
 8001326:	4603      	mov	r3, r0
 8001328:	461c      	mov	r4, r3
 800132a:	2203      	movs	r2, #3
 800132c:	2100      	movs	r1, #0
 800132e:	2000      	movs	r0, #0
 8001330:	f7ff ff2c 	bl	800118c <flashRead>
 8001334:	4603      	mov	r3, r0
 8001336:	461d      	mov	r5, r3
 8001338:	2204      	movs	r2, #4
 800133a:	2100      	movs	r1, #0
 800133c:	2000      	movs	r0, #0
 800133e:	f7ff ff25 	bl	800118c <flashRead>
 8001342:	4603      	mov	r3, r0
 8001344:	1d38      	adds	r0, r7, #4
 8001346:	9302      	str	r3, [sp, #8]
 8001348:	9501      	str	r5, [sp, #4]
 800134a:	9400      	str	r4, [sp, #0]
 800134c:	4643      	mov	r3, r8
 800134e:	4632      	mov	r2, r6
 8001350:	4910      	ldr	r1, [pc, #64]	; (8001394 <main+0x10c>)
 8001352:	f00a fed1 	bl	800c0f8 <siprintf>

	 status_LED_Swap();
 8001356:	f7ff fe6f 	bl	8001038 <status_LED_Swap>
	 HAL_Delay(100);
 800135a:	2064      	movs	r0, #100	; 0x64
 800135c:	f001 f976 	bl	800264c <HAL_Delay>
	 status_LED_Swap();
 8001360:	f7ff fe6a 	bl	8001038 <status_LED_Swap>
	 HAL_Delay(100);
 8001364:	2064      	movs	r0, #100	; 0x64
 8001366:	f001 f971 	bl	800264c <HAL_Delay>

	 CDC_Transmit_FS((uint8_t *)txBuff, strlen(txBuff));
 800136a:	1d3b      	adds	r3, r7, #4
 800136c:	4618      	mov	r0, r3
 800136e:	f7fe ff4f 	bl	8000210 <strlen>
 8001372:	4603      	mov	r3, r0
 8001374:	b29a      	uxth	r2, r3
 8001376:	1d3b      	adds	r3, r7, #4
 8001378:	4611      	mov	r1, r2
 800137a:	4618      	mov	r0, r3
 800137c:	f009 fb38 	bl	800a9f0 <CDC_Transmit_FS>
	 sprintf(txBuff, "Read Data Addr1: %X, Read Data Addr2: %X, Read Data Addr3: %X, Read Data Addr4: %X, Read Data Addr5: %X\n", flashRead(0x00, 0x00, 0x00), flashRead(0x00, 0x00, 0x01), flashRead(0x00, 0x00, 0x02), flashRead(0x00, 0x00, 0x03), flashRead(0x00, 0x00, 0x04));
 8001380:	e7be      	b.n	8001300 <main+0x78>
 8001382:	bf00      	nop
 8001384:	40020400 	.word	0x40020400
 8001388:	40020800 	.word	0x40020800
 800138c:	200004ac 	.word	0x200004ac
 8001390:	0800fd5c 	.word	0x0800fd5c
 8001394:	0800fcf0 	.word	0x0800fcf0

08001398 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b094      	sub	sp, #80	; 0x50
 800139c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800139e:	f107 031c 	add.w	r3, r7, #28
 80013a2:	2234      	movs	r2, #52	; 0x34
 80013a4:	2100      	movs	r1, #0
 80013a6:	4618      	mov	r0, r3
 80013a8:	f00a f81e 	bl	800b3e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013ac:	f107 0308 	add.w	r3, r7, #8
 80013b0:	2200      	movs	r2, #0
 80013b2:	601a      	str	r2, [r3, #0]
 80013b4:	605a      	str	r2, [r3, #4]
 80013b6:	609a      	str	r2, [r3, #8]
 80013b8:	60da      	str	r2, [r3, #12]
 80013ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013bc:	2300      	movs	r3, #0
 80013be:	607b      	str	r3, [r7, #4]
 80013c0:	4b29      	ldr	r3, [pc, #164]	; (8001468 <SystemClock_Config+0xd0>)
 80013c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013c4:	4a28      	ldr	r2, [pc, #160]	; (8001468 <SystemClock_Config+0xd0>)
 80013c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013ca:	6413      	str	r3, [r2, #64]	; 0x40
 80013cc:	4b26      	ldr	r3, [pc, #152]	; (8001468 <SystemClock_Config+0xd0>)
 80013ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013d4:	607b      	str	r3, [r7, #4]
 80013d6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80013d8:	2300      	movs	r3, #0
 80013da:	603b      	str	r3, [r7, #0]
 80013dc:	4b23      	ldr	r3, [pc, #140]	; (800146c <SystemClock_Config+0xd4>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80013e4:	4a21      	ldr	r2, [pc, #132]	; (800146c <SystemClock_Config+0xd4>)
 80013e6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013ea:	6013      	str	r3, [r2, #0]
 80013ec:	4b1f      	ldr	r3, [pc, #124]	; (800146c <SystemClock_Config+0xd4>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80013f4:	603b      	str	r3, [r7, #0]
 80013f6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013f8:	2301      	movs	r3, #1
 80013fa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001400:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001402:	2302      	movs	r3, #2
 8001404:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001406:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800140a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 800140c:	2308      	movs	r3, #8
 800140e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001410:	2348      	movs	r3, #72	; 0x48
 8001412:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001414:	2302      	movs	r3, #2
 8001416:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001418:	2303      	movs	r3, #3
 800141a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800141c:	2302      	movs	r3, #2
 800141e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001420:	f107 031c 	add.w	r3, r7, #28
 8001424:	4618      	mov	r0, r3
 8001426:	f004 fa55 	bl	80058d4 <HAL_RCC_OscConfig>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001430:	f000 fd88 	bl	8001f44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001434:	230f      	movs	r3, #15
 8001436:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001438:	2302      	movs	r3, #2
 800143a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800143c:	2300      	movs	r3, #0
 800143e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001440:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001444:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001446:	2300      	movs	r3, #0
 8001448:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800144a:	f107 0308 	add.w	r3, r7, #8
 800144e:	2102      	movs	r1, #2
 8001450:	4618      	mov	r0, r3
 8001452:	f003 fbe1 	bl	8004c18 <HAL_RCC_ClockConfig>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 800145c:	f000 fd72 	bl	8001f44 <Error_Handler>
  }
}
 8001460:	bf00      	nop
 8001462:	3750      	adds	r7, #80	; 0x50
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	40023800 	.word	0x40023800
 800146c:	40007000 	.word	0x40007000

08001470 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b084      	sub	sp, #16
 8001474:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001476:	463b      	mov	r3, r7
 8001478:	2200      	movs	r2, #0
 800147a:	601a      	str	r2, [r3, #0]
 800147c:	605a      	str	r2, [r3, #4]
 800147e:	609a      	str	r2, [r3, #8]
 8001480:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001482:	4b21      	ldr	r3, [pc, #132]	; (8001508 <MX_ADC1_Init+0x98>)
 8001484:	4a21      	ldr	r2, [pc, #132]	; (800150c <MX_ADC1_Init+0x9c>)
 8001486:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001488:	4b1f      	ldr	r3, [pc, #124]	; (8001508 <MX_ADC1_Init+0x98>)
 800148a:	2200      	movs	r2, #0
 800148c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800148e:	4b1e      	ldr	r3, [pc, #120]	; (8001508 <MX_ADC1_Init+0x98>)
 8001490:	2200      	movs	r2, #0
 8001492:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001494:	4b1c      	ldr	r3, [pc, #112]	; (8001508 <MX_ADC1_Init+0x98>)
 8001496:	2200      	movs	r2, #0
 8001498:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800149a:	4b1b      	ldr	r3, [pc, #108]	; (8001508 <MX_ADC1_Init+0x98>)
 800149c:	2200      	movs	r2, #0
 800149e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014a0:	4b19      	ldr	r3, [pc, #100]	; (8001508 <MX_ADC1_Init+0x98>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014a8:	4b17      	ldr	r3, [pc, #92]	; (8001508 <MX_ADC1_Init+0x98>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014ae:	4b16      	ldr	r3, [pc, #88]	; (8001508 <MX_ADC1_Init+0x98>)
 80014b0:	4a17      	ldr	r2, [pc, #92]	; (8001510 <MX_ADC1_Init+0xa0>)
 80014b2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014b4:	4b14      	ldr	r3, [pc, #80]	; (8001508 <MX_ADC1_Init+0x98>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80014ba:	4b13      	ldr	r3, [pc, #76]	; (8001508 <MX_ADC1_Init+0x98>)
 80014bc:	2201      	movs	r2, #1
 80014be:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80014c0:	4b11      	ldr	r3, [pc, #68]	; (8001508 <MX_ADC1_Init+0x98>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014c8:	4b0f      	ldr	r3, [pc, #60]	; (8001508 <MX_ADC1_Init+0x98>)
 80014ca:	2201      	movs	r2, #1
 80014cc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80014ce:	480e      	ldr	r0, [pc, #56]	; (8001508 <MX_ADC1_Init+0x98>)
 80014d0:	f001 f8e0 	bl	8002694 <HAL_ADC_Init>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80014da:	f000 fd33 	bl	8001f44 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80014de:	2301      	movs	r3, #1
 80014e0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80014e2:	2301      	movs	r3, #1
 80014e4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80014e6:	2300      	movs	r3, #0
 80014e8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014ea:	463b      	mov	r3, r7
 80014ec:	4619      	mov	r1, r3
 80014ee:	4806      	ldr	r0, [pc, #24]	; (8001508 <MX_ADC1_Init+0x98>)
 80014f0:	f001 fa7e 	bl	80029f0 <HAL_ADC_ConfigChannel>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80014fa:	f000 fd23 	bl	8001f44 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80014fe:	bf00      	nop
 8001500:	3710      	adds	r7, #16
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	20000308 	.word	0x20000308
 800150c:	40012000 	.word	0x40012000
 8001510:	0f000001 	.word	0x0f000001

08001514 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001518:	4b12      	ldr	r3, [pc, #72]	; (8001564 <MX_I2C1_Init+0x50>)
 800151a:	4a13      	ldr	r2, [pc, #76]	; (8001568 <MX_I2C1_Init+0x54>)
 800151c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800151e:	4b11      	ldr	r3, [pc, #68]	; (8001564 <MX_I2C1_Init+0x50>)
 8001520:	4a12      	ldr	r2, [pc, #72]	; (800156c <MX_I2C1_Init+0x58>)
 8001522:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001524:	4b0f      	ldr	r3, [pc, #60]	; (8001564 <MX_I2C1_Init+0x50>)
 8001526:	2200      	movs	r2, #0
 8001528:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800152a:	4b0e      	ldr	r3, [pc, #56]	; (8001564 <MX_I2C1_Init+0x50>)
 800152c:	2200      	movs	r2, #0
 800152e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001530:	4b0c      	ldr	r3, [pc, #48]	; (8001564 <MX_I2C1_Init+0x50>)
 8001532:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001536:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001538:	4b0a      	ldr	r3, [pc, #40]	; (8001564 <MX_I2C1_Init+0x50>)
 800153a:	2200      	movs	r2, #0
 800153c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800153e:	4b09      	ldr	r3, [pc, #36]	; (8001564 <MX_I2C1_Init+0x50>)
 8001540:	2200      	movs	r2, #0
 8001542:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001544:	4b07      	ldr	r3, [pc, #28]	; (8001564 <MX_I2C1_Init+0x50>)
 8001546:	2200      	movs	r2, #0
 8001548:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800154a:	4b06      	ldr	r3, [pc, #24]	; (8001564 <MX_I2C1_Init+0x50>)
 800154c:	2200      	movs	r2, #0
 800154e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001550:	4804      	ldr	r0, [pc, #16]	; (8001564 <MX_I2C1_Init+0x50>)
 8001552:	f001 ff53 	bl	80033fc <HAL_I2C_Init>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800155c:	f000 fcf2 	bl	8001f44 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001560:	bf00      	nop
 8001562:	bd80      	pop	{r7, pc}
 8001564:	20000350 	.word	0x20000350
 8001568:	40005400 	.word	0x40005400
 800156c:	000186a0 	.word	0x000186a0

08001570 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001574:	4b15      	ldr	r3, [pc, #84]	; (80015cc <MX_SPI1_Init+0x5c>)
 8001576:	4a16      	ldr	r2, [pc, #88]	; (80015d0 <MX_SPI1_Init+0x60>)
 8001578:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 800157a:	4b14      	ldr	r3, [pc, #80]	; (80015cc <MX_SPI1_Init+0x5c>)
 800157c:	2200      	movs	r2, #0
 800157e:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001580:	4b12      	ldr	r3, [pc, #72]	; (80015cc <MX_SPI1_Init+0x5c>)
 8001582:	2200      	movs	r2, #0
 8001584:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001586:	4b11      	ldr	r3, [pc, #68]	; (80015cc <MX_SPI1_Init+0x5c>)
 8001588:	2200      	movs	r2, #0
 800158a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800158c:	4b0f      	ldr	r3, [pc, #60]	; (80015cc <MX_SPI1_Init+0x5c>)
 800158e:	2200      	movs	r2, #0
 8001590:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001592:	4b0e      	ldr	r3, [pc, #56]	; (80015cc <MX_SPI1_Init+0x5c>)
 8001594:	2200      	movs	r2, #0
 8001596:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001598:	4b0c      	ldr	r3, [pc, #48]	; (80015cc <MX_SPI1_Init+0x5c>)
 800159a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800159e:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015a0:	4b0a      	ldr	r3, [pc, #40]	; (80015cc <MX_SPI1_Init+0x5c>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80015a6:	4b09      	ldr	r3, [pc, #36]	; (80015cc <MX_SPI1_Init+0x5c>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015ac:	4b07      	ldr	r3, [pc, #28]	; (80015cc <MX_SPI1_Init+0x5c>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80015b2:	4b06      	ldr	r3, [pc, #24]	; (80015cc <MX_SPI1_Init+0x5c>)
 80015b4:	220a      	movs	r2, #10
 80015b6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80015b8:	4804      	ldr	r0, [pc, #16]	; (80015cc <MX_SPI1_Init+0x5c>)
 80015ba:	f004 fc29 	bl	8005e10 <HAL_SPI_Init>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d001      	beq.n	80015c8 <MX_SPI1_Init+0x58>
  {
    Error_Handler();
 80015c4:	f000 fcbe 	bl	8001f44 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80015c8:	bf00      	nop
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	200003a4 	.word	0x200003a4
 80015d0:	40013000 	.word	0x40013000

080015d4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80015d8:	4b17      	ldr	r3, [pc, #92]	; (8001638 <MX_SPI2_Init+0x64>)
 80015da:	4a18      	ldr	r2, [pc, #96]	; (800163c <MX_SPI2_Init+0x68>)
 80015dc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80015de:	4b16      	ldr	r3, [pc, #88]	; (8001638 <MX_SPI2_Init+0x64>)
 80015e0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80015e4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80015e6:	4b14      	ldr	r3, [pc, #80]	; (8001638 <MX_SPI2_Init+0x64>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80015ec:	4b12      	ldr	r3, [pc, #72]	; (8001638 <MX_SPI2_Init+0x64>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015f2:	4b11      	ldr	r3, [pc, #68]	; (8001638 <MX_SPI2_Init+0x64>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015f8:	4b0f      	ldr	r3, [pc, #60]	; (8001638 <MX_SPI2_Init+0x64>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80015fe:	4b0e      	ldr	r3, [pc, #56]	; (8001638 <MX_SPI2_Init+0x64>)
 8001600:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001604:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001606:	4b0c      	ldr	r3, [pc, #48]	; (8001638 <MX_SPI2_Init+0x64>)
 8001608:	2208      	movs	r2, #8
 800160a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800160c:	4b0a      	ldr	r3, [pc, #40]	; (8001638 <MX_SPI2_Init+0x64>)
 800160e:	2200      	movs	r2, #0
 8001610:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001612:	4b09      	ldr	r3, [pc, #36]	; (8001638 <MX_SPI2_Init+0x64>)
 8001614:	2200      	movs	r2, #0
 8001616:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001618:	4b07      	ldr	r3, [pc, #28]	; (8001638 <MX_SPI2_Init+0x64>)
 800161a:	2200      	movs	r2, #0
 800161c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800161e:	4b06      	ldr	r3, [pc, #24]	; (8001638 <MX_SPI2_Init+0x64>)
 8001620:	220a      	movs	r2, #10
 8001622:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001624:	4804      	ldr	r0, [pc, #16]	; (8001638 <MX_SPI2_Init+0x64>)
 8001626:	f004 fbf3 	bl	8005e10 <HAL_SPI_Init>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d001      	beq.n	8001634 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001630:	f000 fc88 	bl	8001f44 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001634:	bf00      	nop
 8001636:	bd80      	pop	{r7, pc}
 8001638:	200003fc 	.word	0x200003fc
 800163c:	40003800 	.word	0x40003800

08001640 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001644:	4b17      	ldr	r3, [pc, #92]	; (80016a4 <MX_SPI3_Init+0x64>)
 8001646:	4a18      	ldr	r2, [pc, #96]	; (80016a8 <MX_SPI3_Init+0x68>)
 8001648:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800164a:	4b16      	ldr	r3, [pc, #88]	; (80016a4 <MX_SPI3_Init+0x64>)
 800164c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001650:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001652:	4b14      	ldr	r3, [pc, #80]	; (80016a4 <MX_SPI3_Init+0x64>)
 8001654:	2200      	movs	r2, #0
 8001656:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001658:	4b12      	ldr	r3, [pc, #72]	; (80016a4 <MX_SPI3_Init+0x64>)
 800165a:	2200      	movs	r2, #0
 800165c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800165e:	4b11      	ldr	r3, [pc, #68]	; (80016a4 <MX_SPI3_Init+0x64>)
 8001660:	2200      	movs	r2, #0
 8001662:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001664:	4b0f      	ldr	r3, [pc, #60]	; (80016a4 <MX_SPI3_Init+0x64>)
 8001666:	2200      	movs	r2, #0
 8001668:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800166a:	4b0e      	ldr	r3, [pc, #56]	; (80016a4 <MX_SPI3_Init+0x64>)
 800166c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001670:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001672:	4b0c      	ldr	r3, [pc, #48]	; (80016a4 <MX_SPI3_Init+0x64>)
 8001674:	2200      	movs	r2, #0
 8001676:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001678:	4b0a      	ldr	r3, [pc, #40]	; (80016a4 <MX_SPI3_Init+0x64>)
 800167a:	2200      	movs	r2, #0
 800167c:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800167e:	4b09      	ldr	r3, [pc, #36]	; (80016a4 <MX_SPI3_Init+0x64>)
 8001680:	2200      	movs	r2, #0
 8001682:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001684:	4b07      	ldr	r3, [pc, #28]	; (80016a4 <MX_SPI3_Init+0x64>)
 8001686:	2200      	movs	r2, #0
 8001688:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800168a:	4b06      	ldr	r3, [pc, #24]	; (80016a4 <MX_SPI3_Init+0x64>)
 800168c:	220a      	movs	r2, #10
 800168e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001690:	4804      	ldr	r0, [pc, #16]	; (80016a4 <MX_SPI3_Init+0x64>)
 8001692:	f004 fbbd 	bl	8005e10 <HAL_SPI_Init>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800169c:	f000 fc52 	bl	8001f44 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80016a0:	bf00      	nop
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	20000454 	.word	0x20000454
 80016a8:	40003c00 	.word	0x40003c00

080016ac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b08e      	sub	sp, #56	; 0x38
 80016b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016b2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016b6:	2200      	movs	r2, #0
 80016b8:	601a      	str	r2, [r3, #0]
 80016ba:	605a      	str	r2, [r3, #4]
 80016bc:	609a      	str	r2, [r3, #8]
 80016be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016c0:	f107 0320 	add.w	r3, r7, #32
 80016c4:	2200      	movs	r2, #0
 80016c6:	601a      	str	r2, [r3, #0]
 80016c8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016ca:	1d3b      	adds	r3, r7, #4
 80016cc:	2200      	movs	r2, #0
 80016ce:	601a      	str	r2, [r3, #0]
 80016d0:	605a      	str	r2, [r3, #4]
 80016d2:	609a      	str	r2, [r3, #8]
 80016d4:	60da      	str	r2, [r3, #12]
 80016d6:	611a      	str	r2, [r3, #16]
 80016d8:	615a      	str	r2, [r3, #20]
 80016da:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80016dc:	4b2b      	ldr	r3, [pc, #172]	; (800178c <MX_TIM2_Init+0xe0>)
 80016de:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80016e2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 80016e4:	4b29      	ldr	r3, [pc, #164]	; (800178c <MX_TIM2_Init+0xe0>)
 80016e6:	2247      	movs	r2, #71	; 0x47
 80016e8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016ea:	4b28      	ldr	r3, [pc, #160]	; (800178c <MX_TIM2_Init+0xe0>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xffff-1;
 80016f0:	4b26      	ldr	r3, [pc, #152]	; (800178c <MX_TIM2_Init+0xe0>)
 80016f2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80016f6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016f8:	4b24      	ldr	r3, [pc, #144]	; (800178c <MX_TIM2_Init+0xe0>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016fe:	4b23      	ldr	r3, [pc, #140]	; (800178c <MX_TIM2_Init+0xe0>)
 8001700:	2200      	movs	r2, #0
 8001702:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001704:	4821      	ldr	r0, [pc, #132]	; (800178c <MX_TIM2_Init+0xe0>)
 8001706:	f004 fe79 	bl	80063fc <HAL_TIM_Base_Init>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d001      	beq.n	8001714 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001710:	f000 fc18 	bl	8001f44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001714:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001718:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800171a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800171e:	4619      	mov	r1, r3
 8001720:	481a      	ldr	r0, [pc, #104]	; (800178c <MX_TIM2_Init+0xe0>)
 8001722:	f005 f83f 	bl	80067a4 <HAL_TIM_ConfigClockSource>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d001      	beq.n	8001730 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800172c:	f000 fc0a 	bl	8001f44 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001730:	4816      	ldr	r0, [pc, #88]	; (800178c <MX_TIM2_Init+0xe0>)
 8001732:	f004 ff1b 	bl	800656c <HAL_TIM_PWM_Init>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d001      	beq.n	8001740 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800173c:	f000 fc02 	bl	8001f44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001740:	2300      	movs	r3, #0
 8001742:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001744:	2300      	movs	r3, #0
 8001746:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001748:	f107 0320 	add.w	r3, r7, #32
 800174c:	4619      	mov	r1, r3
 800174e:	480f      	ldr	r0, [pc, #60]	; (800178c <MX_TIM2_Init+0xe0>)
 8001750:	f005 fbda 	bl	8006f08 <HAL_TIMEx_MasterConfigSynchronization>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800175a:	f000 fbf3 	bl	8001f44 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800175e:	2360      	movs	r3, #96	; 0x60
 8001760:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001762:	2300      	movs	r3, #0
 8001764:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001766:	2300      	movs	r3, #0
 8001768:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800176a:	2300      	movs	r3, #0
 800176c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800176e:	1d3b      	adds	r3, r7, #4
 8001770:	2200      	movs	r2, #0
 8001772:	4619      	mov	r1, r3
 8001774:	4805      	ldr	r0, [pc, #20]	; (800178c <MX_TIM2_Init+0xe0>)
 8001776:	f004 ff53 	bl	8006620 <HAL_TIM_PWM_ConfigChannel>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d001      	beq.n	8001784 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001780:	f000 fbe0 	bl	8001f44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001784:	bf00      	nop
 8001786:	3738      	adds	r7, #56	; 0x38
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	200004ac 	.word	0x200004ac

08001790 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b08a      	sub	sp, #40	; 0x28
 8001794:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001796:	f107 0314 	add.w	r3, r7, #20
 800179a:	2200      	movs	r2, #0
 800179c:	601a      	str	r2, [r3, #0]
 800179e:	605a      	str	r2, [r3, #4]
 80017a0:	609a      	str	r2, [r3, #8]
 80017a2:	60da      	str	r2, [r3, #12]
 80017a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017a6:	2300      	movs	r3, #0
 80017a8:	613b      	str	r3, [r7, #16]
 80017aa:	4b53      	ldr	r3, [pc, #332]	; (80018f8 <MX_GPIO_Init+0x168>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ae:	4a52      	ldr	r2, [pc, #328]	; (80018f8 <MX_GPIO_Init+0x168>)
 80017b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017b4:	6313      	str	r3, [r2, #48]	; 0x30
 80017b6:	4b50      	ldr	r3, [pc, #320]	; (80018f8 <MX_GPIO_Init+0x168>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017be:	613b      	str	r3, [r7, #16]
 80017c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017c2:	2300      	movs	r3, #0
 80017c4:	60fb      	str	r3, [r7, #12]
 80017c6:	4b4c      	ldr	r3, [pc, #304]	; (80018f8 <MX_GPIO_Init+0x168>)
 80017c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ca:	4a4b      	ldr	r2, [pc, #300]	; (80018f8 <MX_GPIO_Init+0x168>)
 80017cc:	f043 0304 	orr.w	r3, r3, #4
 80017d0:	6313      	str	r3, [r2, #48]	; 0x30
 80017d2:	4b49      	ldr	r3, [pc, #292]	; (80018f8 <MX_GPIO_Init+0x168>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d6:	f003 0304 	and.w	r3, r3, #4
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017de:	2300      	movs	r3, #0
 80017e0:	60bb      	str	r3, [r7, #8]
 80017e2:	4b45      	ldr	r3, [pc, #276]	; (80018f8 <MX_GPIO_Init+0x168>)
 80017e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e6:	4a44      	ldr	r2, [pc, #272]	; (80018f8 <MX_GPIO_Init+0x168>)
 80017e8:	f043 0301 	orr.w	r3, r3, #1
 80017ec:	6313      	str	r3, [r2, #48]	; 0x30
 80017ee:	4b42      	ldr	r3, [pc, #264]	; (80018f8 <MX_GPIO_Init+0x168>)
 80017f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f2:	f003 0301 	and.w	r3, r3, #1
 80017f6:	60bb      	str	r3, [r7, #8]
 80017f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017fa:	2300      	movs	r3, #0
 80017fc:	607b      	str	r3, [r7, #4]
 80017fe:	4b3e      	ldr	r3, [pc, #248]	; (80018f8 <MX_GPIO_Init+0x168>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001802:	4a3d      	ldr	r2, [pc, #244]	; (80018f8 <MX_GPIO_Init+0x168>)
 8001804:	f043 0302 	orr.w	r3, r3, #2
 8001808:	6313      	str	r3, [r2, #48]	; 0x30
 800180a:	4b3b      	ldr	r3, [pc, #236]	; (80018f8 <MX_GPIO_Init+0x168>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180e:	f003 0302 	and.w	r3, r3, #2
 8001812:	607b      	str	r3, [r7, #4]
 8001814:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001816:	2300      	movs	r3, #0
 8001818:	603b      	str	r3, [r7, #0]
 800181a:	4b37      	ldr	r3, [pc, #220]	; (80018f8 <MX_GPIO_Init+0x168>)
 800181c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181e:	4a36      	ldr	r2, [pc, #216]	; (80018f8 <MX_GPIO_Init+0x168>)
 8001820:	f043 0308 	orr.w	r3, r3, #8
 8001824:	6313      	str	r3, [r2, #48]	; 0x30
 8001826:	4b34      	ldr	r3, [pc, #208]	; (80018f8 <MX_GPIO_Init+0x168>)
 8001828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182a:	f003 0308 	and.w	r3, r3, #8
 800182e:	603b      	str	r3, [r7, #0]
 8001830:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Flash_CS_Pin|Extra_out_Pin|Step_EN_Pin, GPIO_PIN_RESET);
 8001832:	2200      	movs	r2, #0
 8001834:	f44f 7122 	mov.w	r1, #648	; 0x288
 8001838:	4830      	ldr	r0, [pc, #192]	; (80018fc <MX_GPIO_Init+0x16c>)
 800183a:	f001 fdc5 	bl	80033c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Status_LED_Pin|Step_DIR_Pin|Step_PWM_Pin, GPIO_PIN_RESET);
 800183e:	2200      	movs	r2, #0
 8001840:	f249 0110 	movw	r1, #36880	; 0x9010
 8001844:	482e      	ldr	r0, [pc, #184]	; (8001900 <MX_GPIO_Init+0x170>)
 8001846:	f001 fdbf 	bl	80033c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Buzz_PWM_GPIO_Port, Buzz_PWM_Pin, GPIO_PIN_RESET);
 800184a:	2200      	movs	r2, #0
 800184c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001850:	482c      	ldr	r0, [pc, #176]	; (8001904 <MX_GPIO_Init+0x174>)
 8001852:	f001 fdb9 	bl	80033c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8001856:	2200      	movs	r2, #0
 8001858:	2104      	movs	r1, #4
 800185a:	482b      	ldr	r0, [pc, #172]	; (8001908 <MX_GPIO_Init+0x178>)
 800185c:	f001 fdb4 	bl	80033c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Flash_CS_Pin Extra_out_Pin Step_EN_Pin */
  GPIO_InitStruct.Pin = Flash_CS_Pin|Extra_out_Pin|Step_EN_Pin;
 8001860:	f44f 7322 	mov.w	r3, #648	; 0x288
 8001864:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001866:	2301      	movs	r3, #1
 8001868:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186a:	2300      	movs	r3, #0
 800186c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800186e:	2300      	movs	r3, #0
 8001870:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001872:	f107 0314 	add.w	r3, r7, #20
 8001876:	4619      	mov	r1, r3
 8001878:	4820      	ldr	r0, [pc, #128]	; (80018fc <MX_GPIO_Init+0x16c>)
 800187a:	f001 fbf9 	bl	8003070 <HAL_GPIO_Init>

  /*Configure GPIO pin : Altus_CS_Pin */
  GPIO_InitStruct.Pin = Altus_CS_Pin;
 800187e:	2310      	movs	r3, #16
 8001880:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001882:	2300      	movs	r3, #0
 8001884:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001886:	2300      	movs	r3, #0
 8001888:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Altus_CS_GPIO_Port, &GPIO_InitStruct);
 800188a:	f107 0314 	add.w	r3, r7, #20
 800188e:	4619      	mov	r1, r3
 8001890:	481a      	ldr	r0, [pc, #104]	; (80018fc <MX_GPIO_Init+0x16c>)
 8001892:	f001 fbed 	bl	8003070 <HAL_GPIO_Init>

  /*Configure GPIO pins : Status_LED_Pin Step_DIR_Pin Step_PWM_Pin */
  GPIO_InitStruct.Pin = Status_LED_Pin|Step_DIR_Pin|Step_PWM_Pin;
 8001896:	f249 0310 	movw	r3, #36880	; 0x9010
 800189a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800189c:	2301      	movs	r3, #1
 800189e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a0:	2300      	movs	r3, #0
 80018a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a4:	2300      	movs	r3, #0
 80018a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018a8:	f107 0314 	add.w	r3, r7, #20
 80018ac:	4619      	mov	r1, r3
 80018ae:	4814      	ldr	r0, [pc, #80]	; (8001900 <MX_GPIO_Init+0x170>)
 80018b0:	f001 fbde 	bl	8003070 <HAL_GPIO_Init>

  /*Configure GPIO pin : Buzz_PWM_Pin */
  GPIO_InitStruct.Pin = Buzz_PWM_Pin;
 80018b4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80018b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ba:	2301      	movs	r3, #1
 80018bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018be:	2300      	movs	r3, #0
 80018c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018c2:	2302      	movs	r3, #2
 80018c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Buzz_PWM_GPIO_Port, &GPIO_InitStruct);
 80018c6:	f107 0314 	add.w	r3, r7, #20
 80018ca:	4619      	mov	r1, r3
 80018cc:	480d      	ldr	r0, [pc, #52]	; (8001904 <MX_GPIO_Init+0x174>)
 80018ce:	f001 fbcf 	bl	8003070 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 80018d2:	2304      	movs	r3, #4
 80018d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018d6:	2301      	movs	r3, #1
 80018d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018da:	2300      	movs	r3, #0
 80018dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018de:	2300      	movs	r3, #0
 80018e0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 80018e2:	f107 0314 	add.w	r3, r7, #20
 80018e6:	4619      	mov	r1, r3
 80018e8:	4807      	ldr	r0, [pc, #28]	; (8001908 <MX_GPIO_Init+0x178>)
 80018ea:	f001 fbc1 	bl	8003070 <HAL_GPIO_Init>

}
 80018ee:	bf00      	nop
 80018f0:	3728      	adds	r7, #40	; 0x28
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	40023800 	.word	0x40023800
 80018fc:	40020800 	.word	0x40020800
 8001900:	40020400 	.word	0x40020400
 8001904:	40020000 	.word	0x40020000
 8001908:	40020c00 	.word	0x40020c00

0800190c <delay>:

/* USER CODE BEGIN 4 */
void delay (uint16_t us)
{
 800190c:	b480      	push	{r7}
 800190e:	b083      	sub	sp, #12
 8001910:	af00      	add	r7, sp, #0
 8001912:	4603      	mov	r3, r0
 8001914:	80fb      	strh	r3, [r7, #6]
  __HAL_TIM_SET_COUNTER(&htim2, 0);
 8001916:	4b09      	ldr	r3, [pc, #36]	; (800193c <delay+0x30>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	2200      	movs	r2, #0
 800191c:	625a      	str	r2, [r3, #36]	; 0x24
  while (__HAL_TIM_GET_COUNTER(&htim2) < us);
 800191e:	bf00      	nop
 8001920:	4b06      	ldr	r3, [pc, #24]	; (800193c <delay+0x30>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001926:	88fb      	ldrh	r3, [r7, #6]
 8001928:	429a      	cmp	r2, r3
 800192a:	d3f9      	bcc.n	8001920 <delay+0x14>
}
 800192c:	bf00      	nop
 800192e:	bf00      	nop
 8001930:	370c      	adds	r7, #12
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	200004ac 	.word	0x200004ac

08001940 <startup>:

void startup(void){
 8001940:	b5b0      	push	{r4, r5, r7, lr}
 8001942:	b08e      	sub	sp, #56	; 0x38
 8001944:	af00      	add	r7, sp, #0
	double f = 256.41;
 8001946:	a3ae      	add	r3, pc, #696	; (adr r3, 8001c00 <startup+0x2c0>)
 8001948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800194c:	e9c7 2300 	strd	r2, r3, [r7]
	for(int i = 0; i < 5; i++){
 8001950:	2300      	movs	r3, #0
 8001952:	637b      	str	r3, [r7, #52]	; 0x34
 8001954:	e03f      	b.n	80019d6 <startup+0x96>
			for(int i = 0; i < 500; i++){
 8001956:	2300      	movs	r3, #0
 8001958:	633b      	str	r3, [r7, #48]	; 0x30
 800195a:	e032      	b.n	80019c2 <startup+0x82>
				HAL_GPIO_WritePin(Buzz_PWM_GPIO_Port, Buzz_PWM_Pin, GPIO_PIN_SET);
 800195c:	2201      	movs	r2, #1
 800195e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001962:	48a9      	ldr	r0, [pc, #676]	; (8001c08 <startup+0x2c8>)
 8001964:	f001 fd30 	bl	80033c8 <HAL_GPIO_WritePin>
				delay(f*0.5);
 8001968:	f04f 0200 	mov.w	r2, #0
 800196c:	4ba7      	ldr	r3, [pc, #668]	; (8001c0c <startup+0x2cc>)
 800196e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001972:	f7fe fe61 	bl	8000638 <__aeabi_dmul>
 8001976:	4602      	mov	r2, r0
 8001978:	460b      	mov	r3, r1
 800197a:	4610      	mov	r0, r2
 800197c:	4619      	mov	r1, r3
 800197e:	f7ff f933 	bl	8000be8 <__aeabi_d2uiz>
 8001982:	4603      	mov	r3, r0
 8001984:	b29b      	uxth	r3, r3
 8001986:	4618      	mov	r0, r3
 8001988:	f7ff ffc0 	bl	800190c <delay>
				HAL_GPIO_WritePin(Buzz_PWM_GPIO_Port, Buzz_PWM_Pin, GPIO_PIN_RESET);
 800198c:	2200      	movs	r2, #0
 800198e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001992:	489d      	ldr	r0, [pc, #628]	; (8001c08 <startup+0x2c8>)
 8001994:	f001 fd18 	bl	80033c8 <HAL_GPIO_WritePin>
				delay(f*0.5);
 8001998:	f04f 0200 	mov.w	r2, #0
 800199c:	4b9b      	ldr	r3, [pc, #620]	; (8001c0c <startup+0x2cc>)
 800199e:	e9d7 0100 	ldrd	r0, r1, [r7]
 80019a2:	f7fe fe49 	bl	8000638 <__aeabi_dmul>
 80019a6:	4602      	mov	r2, r0
 80019a8:	460b      	mov	r3, r1
 80019aa:	4610      	mov	r0, r2
 80019ac:	4619      	mov	r1, r3
 80019ae:	f7ff f91b 	bl	8000be8 <__aeabi_d2uiz>
 80019b2:	4603      	mov	r3, r0
 80019b4:	b29b      	uxth	r3, r3
 80019b6:	4618      	mov	r0, r3
 80019b8:	f7ff ffa8 	bl	800190c <delay>
			for(int i = 0; i < 500; i++){
 80019bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019be:	3301      	adds	r3, #1
 80019c0:	633b      	str	r3, [r7, #48]	; 0x30
 80019c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019c4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80019c8:	dbc8      	blt.n	800195c <startup+0x1c>
			}
			HAL_Delay(100);
 80019ca:	2064      	movs	r0, #100	; 0x64
 80019cc:	f000 fe3e 	bl	800264c <HAL_Delay>
	for(int i = 0; i < 5; i++){
 80019d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019d2:	3301      	adds	r3, #1
 80019d4:	637b      	str	r3, [r7, #52]	; 0x34
 80019d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019d8:	2b04      	cmp	r3, #4
 80019da:	ddbc      	ble.n	8001956 <startup+0x16>
	}

	HAL_Delay(1000);
 80019dc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80019e0:	f000 fe34 	bl	800264c <HAL_Delay>

	HAL_ADC_Start(&hadc1);
 80019e4:	488a      	ldr	r0, [pc, #552]	; (8001c10 <startup+0x2d0>)
 80019e6:	f000 fe99 	bl	800271c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80019ea:	f04f 31ff 	mov.w	r1, #4294967295
 80019ee:	4888      	ldr	r0, [pc, #544]	; (8001c10 <startup+0x2d0>)
 80019f0:	f000 ff66 	bl	80028c0 <HAL_ADC_PollForConversion>

	VBatt = (((double)HAL_ADC_GetValue(&hadc1)*2)/4095)*3.3;
 80019f4:	4886      	ldr	r0, [pc, #536]	; (8001c10 <startup+0x2d0>)
 80019f6:	f000 ffee 	bl	80029d6 <HAL_ADC_GetValue>
 80019fa:	4603      	mov	r3, r0
 80019fc:	4618      	mov	r0, r3
 80019fe:	f7fe fda1 	bl	8000544 <__aeabi_ui2d>
 8001a02:	4602      	mov	r2, r0
 8001a04:	460b      	mov	r3, r1
 8001a06:	f7fe fc61 	bl	80002cc <__adddf3>
 8001a0a:	4602      	mov	r2, r0
 8001a0c:	460b      	mov	r3, r1
 8001a0e:	4610      	mov	r0, r2
 8001a10:	4619      	mov	r1, r3
 8001a12:	a373      	add	r3, pc, #460	; (adr r3, 8001be0 <startup+0x2a0>)
 8001a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a18:	f7fe ff38 	bl	800088c <__aeabi_ddiv>
 8001a1c:	4602      	mov	r2, r0
 8001a1e:	460b      	mov	r3, r1
 8001a20:	4610      	mov	r0, r2
 8001a22:	4619      	mov	r1, r3
 8001a24:	a370      	add	r3, pc, #448	; (adr r3, 8001be8 <startup+0x2a8>)
 8001a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a2a:	f7fe fe05 	bl	8000638 <__aeabi_dmul>
 8001a2e:	4602      	mov	r2, r0
 8001a30:	460b      	mov	r3, r1
 8001a32:	4978      	ldr	r1, [pc, #480]	; (8001c14 <startup+0x2d4>)
 8001a34:	e9c1 2300 	strd	r2, r3, [r1]

	f = 250;
 8001a38:	f04f 0200 	mov.w	r2, #0
 8001a3c:	4b76      	ldr	r3, [pc, #472]	; (8001c18 <startup+0x2d8>)
 8001a3e:	e9c7 2300 	strd	r2, r3, [r7]
	for(int i = 0; i < (int)VBatt; i++){
 8001a42:	2300      	movs	r3, #0
 8001a44:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001a46:	e040      	b.n	8001aca <startup+0x18a>
		for(int i = 0; i < 700; i++){
 8001a48:	2300      	movs	r3, #0
 8001a4a:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a4c:	e032      	b.n	8001ab4 <startup+0x174>
			HAL_GPIO_WritePin(Buzz_PWM_GPIO_Port, Buzz_PWM_Pin, GPIO_PIN_SET);
 8001a4e:	2201      	movs	r2, #1
 8001a50:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a54:	486c      	ldr	r0, [pc, #432]	; (8001c08 <startup+0x2c8>)
 8001a56:	f001 fcb7 	bl	80033c8 <HAL_GPIO_WritePin>
			delay(f*0.60);
 8001a5a:	a365      	add	r3, pc, #404	; (adr r3, 8001bf0 <startup+0x2b0>)
 8001a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a60:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001a64:	f7fe fde8 	bl	8000638 <__aeabi_dmul>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	460b      	mov	r3, r1
 8001a6c:	4610      	mov	r0, r2
 8001a6e:	4619      	mov	r1, r3
 8001a70:	f7ff f8ba 	bl	8000be8 <__aeabi_d2uiz>
 8001a74:	4603      	mov	r3, r0
 8001a76:	b29b      	uxth	r3, r3
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7ff ff47 	bl	800190c <delay>
			HAL_GPIO_WritePin(Buzz_PWM_GPIO_Port, Buzz_PWM_Pin, GPIO_PIN_RESET);
 8001a7e:	2200      	movs	r2, #0
 8001a80:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a84:	4860      	ldr	r0, [pc, #384]	; (8001c08 <startup+0x2c8>)
 8001a86:	f001 fc9f 	bl	80033c8 <HAL_GPIO_WritePin>
			delay(f*0.40);
 8001a8a:	a35b      	add	r3, pc, #364	; (adr r3, 8001bf8 <startup+0x2b8>)
 8001a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a90:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001a94:	f7fe fdd0 	bl	8000638 <__aeabi_dmul>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	460b      	mov	r3, r1
 8001a9c:	4610      	mov	r0, r2
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	f7ff f8a2 	bl	8000be8 <__aeabi_d2uiz>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	b29b      	uxth	r3, r3
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f7ff ff2f 	bl	800190c <delay>
		for(int i = 0; i < 700; i++){
 8001aae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ab6:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8001aba:	dbc8      	blt.n	8001a4e <startup+0x10e>
		}
		HAL_Delay(400);
 8001abc:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001ac0:	f000 fdc4 	bl	800264c <HAL_Delay>
	for(int i = 0; i < (int)VBatt; i++){
 8001ac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001aca:	4b52      	ldr	r3, [pc, #328]	; (8001c14 <startup+0x2d4>)
 8001acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ad0:	4610      	mov	r0, r2
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	f7ff f860 	bl	8000b98 <__aeabi_d2iz>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001adc:	4293      	cmp	r3, r2
 8001ade:	dbb3      	blt.n	8001a48 <startup+0x108>
	}

	HAL_Delay(600);
 8001ae0:	f44f 7016 	mov.w	r0, #600	; 0x258
 8001ae4:	f000 fdb2 	bl	800264c <HAL_Delay>

	f = 250;
 8001ae8:	f04f 0200 	mov.w	r2, #0
 8001aec:	4b4a      	ldr	r3, [pc, #296]	; (8001c18 <startup+0x2d8>)
 8001aee:	e9c7 2300 	strd	r2, r3, [r7]
	for(int i = 0; i < (int)((VBatt-(int)VBatt)*10); i++){
 8001af2:	2300      	movs	r3, #0
 8001af4:	627b      	str	r3, [r7, #36]	; 0x24
 8001af6:	e040      	b.n	8001b7a <startup+0x23a>
		for(int i = 0; i < 700; i++){
 8001af8:	2300      	movs	r3, #0
 8001afa:	623b      	str	r3, [r7, #32]
 8001afc:	e032      	b.n	8001b64 <startup+0x224>
			HAL_GPIO_WritePin(Buzz_PWM_GPIO_Port, Buzz_PWM_Pin, GPIO_PIN_SET);
 8001afe:	2201      	movs	r2, #1
 8001b00:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b04:	4840      	ldr	r0, [pc, #256]	; (8001c08 <startup+0x2c8>)
 8001b06:	f001 fc5f 	bl	80033c8 <HAL_GPIO_WritePin>
			delay(f*0.60);
 8001b0a:	a339      	add	r3, pc, #228	; (adr r3, 8001bf0 <startup+0x2b0>)
 8001b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b10:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001b14:	f7fe fd90 	bl	8000638 <__aeabi_dmul>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	460b      	mov	r3, r1
 8001b1c:	4610      	mov	r0, r2
 8001b1e:	4619      	mov	r1, r3
 8001b20:	f7ff f862 	bl	8000be8 <__aeabi_d2uiz>
 8001b24:	4603      	mov	r3, r0
 8001b26:	b29b      	uxth	r3, r3
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7ff feef 	bl	800190c <delay>
			HAL_GPIO_WritePin(Buzz_PWM_GPIO_Port, Buzz_PWM_Pin, GPIO_PIN_RESET);
 8001b2e:	2200      	movs	r2, #0
 8001b30:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b34:	4834      	ldr	r0, [pc, #208]	; (8001c08 <startup+0x2c8>)
 8001b36:	f001 fc47 	bl	80033c8 <HAL_GPIO_WritePin>
			delay(f*0.40);
 8001b3a:	a32f      	add	r3, pc, #188	; (adr r3, 8001bf8 <startup+0x2b8>)
 8001b3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b40:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001b44:	f7fe fd78 	bl	8000638 <__aeabi_dmul>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	460b      	mov	r3, r1
 8001b4c:	4610      	mov	r0, r2
 8001b4e:	4619      	mov	r1, r3
 8001b50:	f7ff f84a 	bl	8000be8 <__aeabi_d2uiz>
 8001b54:	4603      	mov	r3, r0
 8001b56:	b29b      	uxth	r3, r3
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f7ff fed7 	bl	800190c <delay>
		for(int i = 0; i < 700; i++){
 8001b5e:	6a3b      	ldr	r3, [r7, #32]
 8001b60:	3301      	adds	r3, #1
 8001b62:	623b      	str	r3, [r7, #32]
 8001b64:	6a3b      	ldr	r3, [r7, #32]
 8001b66:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8001b6a:	dbc8      	blt.n	8001afe <startup+0x1be>
		}
		HAL_Delay(400);
 8001b6c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001b70:	f000 fd6c 	bl	800264c <HAL_Delay>
	for(int i = 0; i < (int)((VBatt-(int)VBatt)*10); i++){
 8001b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b76:	3301      	adds	r3, #1
 8001b78:	627b      	str	r3, [r7, #36]	; 0x24
 8001b7a:	4b26      	ldr	r3, [pc, #152]	; (8001c14 <startup+0x2d4>)
 8001b7c:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001b80:	4b24      	ldr	r3, [pc, #144]	; (8001c14 <startup+0x2d4>)
 8001b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b86:	4610      	mov	r0, r2
 8001b88:	4619      	mov	r1, r3
 8001b8a:	f7ff f805 	bl	8000b98 <__aeabi_d2iz>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	4618      	mov	r0, r3
 8001b92:	f7fe fce7 	bl	8000564 <__aeabi_i2d>
 8001b96:	4602      	mov	r2, r0
 8001b98:	460b      	mov	r3, r1
 8001b9a:	4620      	mov	r0, r4
 8001b9c:	4629      	mov	r1, r5
 8001b9e:	f7fe fb93 	bl	80002c8 <__aeabi_dsub>
 8001ba2:	4602      	mov	r2, r0
 8001ba4:	460b      	mov	r3, r1
 8001ba6:	4610      	mov	r0, r2
 8001ba8:	4619      	mov	r1, r3
 8001baa:	f04f 0200 	mov.w	r2, #0
 8001bae:	4b1b      	ldr	r3, [pc, #108]	; (8001c1c <startup+0x2dc>)
 8001bb0:	f7fe fd42 	bl	8000638 <__aeabi_dmul>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	460b      	mov	r3, r1
 8001bb8:	4610      	mov	r0, r2
 8001bba:	4619      	mov	r1, r3
 8001bbc:	f7fe ffec 	bl	8000b98 <__aeabi_d2iz>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	db97      	blt.n	8001af8 <startup+0x1b8>
	}

	HAL_Delay(1000);
 8001bc8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001bcc:	f000 fd3e 	bl	800264c <HAL_Delay>

	f = 256.41;
 8001bd0:	a30b      	add	r3, pc, #44	; (adr r3, 8001c00 <startup+0x2c0>)
 8001bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bd6:	e9c7 2300 	strd	r2, r3, [r7]
	for(int i = 0; i < 500; i++){
 8001bda:	2300      	movs	r3, #0
 8001bdc:	61fb      	str	r3, [r7, #28]
 8001bde:	e052      	b.n	8001c86 <startup+0x346>
 8001be0:	00000000 	.word	0x00000000
 8001be4:	40affe00 	.word	0x40affe00
 8001be8:	66666666 	.word	0x66666666
 8001bec:	400a6666 	.word	0x400a6666
 8001bf0:	33333333 	.word	0x33333333
 8001bf4:	3fe33333 	.word	0x3fe33333
 8001bf8:	9999999a 	.word	0x9999999a
 8001bfc:	3fd99999 	.word	0x3fd99999
 8001c00:	5c28f5c3 	.word	0x5c28f5c3
 8001c04:	4070068f 	.word	0x4070068f
 8001c08:	40020000 	.word	0x40020000
 8001c0c:	3fe00000 	.word	0x3fe00000
 8001c10:	20000308 	.word	0x20000308
 8001c14:	20000300 	.word	0x20000300
 8001c18:	406f4000 	.word	0x406f4000
 8001c1c:	40240000 	.word	0x40240000
		HAL_GPIO_WritePin(Buzz_PWM_GPIO_Port, Buzz_PWM_Pin, GPIO_PIN_SET);
 8001c20:	2201      	movs	r2, #1
 8001c22:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c26:	48ba      	ldr	r0, [pc, #744]	; (8001f10 <startup+0x5d0>)
 8001c28:	f001 fbce 	bl	80033c8 <HAL_GPIO_WritePin>
		delay(f*0.60);
 8001c2c:	a3ae      	add	r3, pc, #696	; (adr r3, 8001ee8 <startup+0x5a8>)
 8001c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c32:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001c36:	f7fe fcff 	bl	8000638 <__aeabi_dmul>
 8001c3a:	4602      	mov	r2, r0
 8001c3c:	460b      	mov	r3, r1
 8001c3e:	4610      	mov	r0, r2
 8001c40:	4619      	mov	r1, r3
 8001c42:	f7fe ffd1 	bl	8000be8 <__aeabi_d2uiz>
 8001c46:	4603      	mov	r3, r0
 8001c48:	b29b      	uxth	r3, r3
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f7ff fe5e 	bl	800190c <delay>
		HAL_GPIO_WritePin(Buzz_PWM_GPIO_Port, Buzz_PWM_Pin, GPIO_PIN_RESET);
 8001c50:	2200      	movs	r2, #0
 8001c52:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c56:	48ae      	ldr	r0, [pc, #696]	; (8001f10 <startup+0x5d0>)
 8001c58:	f001 fbb6 	bl	80033c8 <HAL_GPIO_WritePin>
		delay(f*0.40);
 8001c5c:	a3a4      	add	r3, pc, #656	; (adr r3, 8001ef0 <startup+0x5b0>)
 8001c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c62:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001c66:	f7fe fce7 	bl	8000638 <__aeabi_dmul>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	460b      	mov	r3, r1
 8001c6e:	4610      	mov	r0, r2
 8001c70:	4619      	mov	r1, r3
 8001c72:	f7fe ffb9 	bl	8000be8 <__aeabi_d2uiz>
 8001c76:	4603      	mov	r3, r0
 8001c78:	b29b      	uxth	r3, r3
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f7ff fe46 	bl	800190c <delay>
	for(int i = 0; i < 500; i++){
 8001c80:	69fb      	ldr	r3, [r7, #28]
 8001c82:	3301      	adds	r3, #1
 8001c84:	61fb      	str	r3, [r7, #28]
 8001c86:	69fb      	ldr	r3, [r7, #28]
 8001c88:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001c8c:	dbc8      	blt.n	8001c20 <startup+0x2e0>
	}

	HAL_Delay(100);
 8001c8e:	2064      	movs	r0, #100	; 0x64
 8001c90:	f000 fcdc 	bl	800264c <HAL_Delay>

	f = 250;
 8001c94:	f04f 0200 	mov.w	r2, #0
 8001c98:	4b9e      	ldr	r3, [pc, #632]	; (8001f14 <startup+0x5d4>)
 8001c9a:	e9c7 2300 	strd	r2, r3, [r7]
	for(int i = 0; i < 500; i++){
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	61bb      	str	r3, [r7, #24]
 8001ca2:	e032      	b.n	8001d0a <startup+0x3ca>
		HAL_GPIO_WritePin(Buzz_PWM_GPIO_Port, Buzz_PWM_Pin, GPIO_PIN_SET);
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001caa:	4899      	ldr	r0, [pc, #612]	; (8001f10 <startup+0x5d0>)
 8001cac:	f001 fb8c 	bl	80033c8 <HAL_GPIO_WritePin>
		delay(f*0.60);
 8001cb0:	a38d      	add	r3, pc, #564	; (adr r3, 8001ee8 <startup+0x5a8>)
 8001cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cb6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001cba:	f7fe fcbd 	bl	8000638 <__aeabi_dmul>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	460b      	mov	r3, r1
 8001cc2:	4610      	mov	r0, r2
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	f7fe ff8f 	bl	8000be8 <__aeabi_d2uiz>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	b29b      	uxth	r3, r3
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f7ff fe1c 	bl	800190c <delay>
		HAL_GPIO_WritePin(Buzz_PWM_GPIO_Port, Buzz_PWM_Pin, GPIO_PIN_RESET);
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001cda:	488d      	ldr	r0, [pc, #564]	; (8001f10 <startup+0x5d0>)
 8001cdc:	f001 fb74 	bl	80033c8 <HAL_GPIO_WritePin>
		delay(f*0.40);
 8001ce0:	a383      	add	r3, pc, #524	; (adr r3, 8001ef0 <startup+0x5b0>)
 8001ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ce6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001cea:	f7fe fca5 	bl	8000638 <__aeabi_dmul>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	4610      	mov	r0, r2
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	f7fe ff77 	bl	8000be8 <__aeabi_d2uiz>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	b29b      	uxth	r3, r3
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f7ff fe04 	bl	800190c <delay>
	for(int i = 0; i < 500; i++){
 8001d04:	69bb      	ldr	r3, [r7, #24]
 8001d06:	3301      	adds	r3, #1
 8001d08:	61bb      	str	r3, [r7, #24]
 8001d0a:	69bb      	ldr	r3, [r7, #24]
 8001d0c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001d10:	dbc8      	blt.n	8001ca4 <startup+0x364>
	}

	HAL_Delay(100);
 8001d12:	2064      	movs	r0, #100	; 0x64
 8001d14:	f000 fc9a 	bl	800264c <HAL_Delay>

	f = 243.9;
 8001d18:	a377      	add	r3, pc, #476	; (adr r3, 8001ef8 <startup+0x5b8>)
 8001d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d1e:	e9c7 2300 	strd	r2, r3, [r7]
	for(int i = 0; i < 500; i++){
 8001d22:	2300      	movs	r3, #0
 8001d24:	617b      	str	r3, [r7, #20]
 8001d26:	e032      	b.n	8001d8e <startup+0x44e>
		HAL_GPIO_WritePin(Buzz_PWM_GPIO_Port, Buzz_PWM_Pin, GPIO_PIN_SET);
 8001d28:	2201      	movs	r2, #1
 8001d2a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d2e:	4878      	ldr	r0, [pc, #480]	; (8001f10 <startup+0x5d0>)
 8001d30:	f001 fb4a 	bl	80033c8 <HAL_GPIO_WritePin>
		delay(f*0.60);
 8001d34:	a36c      	add	r3, pc, #432	; (adr r3, 8001ee8 <startup+0x5a8>)
 8001d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d3a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001d3e:	f7fe fc7b 	bl	8000638 <__aeabi_dmul>
 8001d42:	4602      	mov	r2, r0
 8001d44:	460b      	mov	r3, r1
 8001d46:	4610      	mov	r0, r2
 8001d48:	4619      	mov	r1, r3
 8001d4a:	f7fe ff4d 	bl	8000be8 <__aeabi_d2uiz>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	b29b      	uxth	r3, r3
 8001d52:	4618      	mov	r0, r3
 8001d54:	f7ff fdda 	bl	800190c <delay>
		HAL_GPIO_WritePin(Buzz_PWM_GPIO_Port, Buzz_PWM_Pin, GPIO_PIN_RESET);
 8001d58:	2200      	movs	r2, #0
 8001d5a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d5e:	486c      	ldr	r0, [pc, #432]	; (8001f10 <startup+0x5d0>)
 8001d60:	f001 fb32 	bl	80033c8 <HAL_GPIO_WritePin>
		delay(f*0.40);
 8001d64:	a362      	add	r3, pc, #392	; (adr r3, 8001ef0 <startup+0x5b0>)
 8001d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d6a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001d6e:	f7fe fc63 	bl	8000638 <__aeabi_dmul>
 8001d72:	4602      	mov	r2, r0
 8001d74:	460b      	mov	r3, r1
 8001d76:	4610      	mov	r0, r2
 8001d78:	4619      	mov	r1, r3
 8001d7a:	f7fe ff35 	bl	8000be8 <__aeabi_d2uiz>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	b29b      	uxth	r3, r3
 8001d82:	4618      	mov	r0, r3
 8001d84:	f7ff fdc2 	bl	800190c <delay>
	for(int i = 0; i < 500; i++){
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	3301      	adds	r3, #1
 8001d8c:	617b      	str	r3, [r7, #20]
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001d94:	dbc8      	blt.n	8001d28 <startup+0x3e8>
	}

	HAL_Delay(100);
 8001d96:	2064      	movs	r0, #100	; 0x64
 8001d98:	f000 fc58 	bl	800264c <HAL_Delay>

	f = 238.095;
 8001d9c:	a358      	add	r3, pc, #352	; (adr r3, 8001f00 <startup+0x5c0>)
 8001d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001da2:	e9c7 2300 	strd	r2, r3, [r7]
	for(int i = 0; i < 500; i++){
 8001da6:	2300      	movs	r3, #0
 8001da8:	613b      	str	r3, [r7, #16]
 8001daa:	e032      	b.n	8001e12 <startup+0x4d2>
		HAL_GPIO_WritePin(Buzz_PWM_GPIO_Port, Buzz_PWM_Pin, GPIO_PIN_SET);
 8001dac:	2201      	movs	r2, #1
 8001dae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001db2:	4857      	ldr	r0, [pc, #348]	; (8001f10 <startup+0x5d0>)
 8001db4:	f001 fb08 	bl	80033c8 <HAL_GPIO_WritePin>
		delay(f*0.60);
 8001db8:	a34b      	add	r3, pc, #300	; (adr r3, 8001ee8 <startup+0x5a8>)
 8001dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dbe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001dc2:	f7fe fc39 	bl	8000638 <__aeabi_dmul>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	460b      	mov	r3, r1
 8001dca:	4610      	mov	r0, r2
 8001dcc:	4619      	mov	r1, r3
 8001dce:	f7fe ff0b 	bl	8000be8 <__aeabi_d2uiz>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	b29b      	uxth	r3, r3
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f7ff fd98 	bl	800190c <delay>
		HAL_GPIO_WritePin(Buzz_PWM_GPIO_Port, Buzz_PWM_Pin, GPIO_PIN_RESET);
 8001ddc:	2200      	movs	r2, #0
 8001dde:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001de2:	484b      	ldr	r0, [pc, #300]	; (8001f10 <startup+0x5d0>)
 8001de4:	f001 faf0 	bl	80033c8 <HAL_GPIO_WritePin>
		delay(f*0.40);
 8001de8:	a341      	add	r3, pc, #260	; (adr r3, 8001ef0 <startup+0x5b0>)
 8001dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dee:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001df2:	f7fe fc21 	bl	8000638 <__aeabi_dmul>
 8001df6:	4602      	mov	r2, r0
 8001df8:	460b      	mov	r3, r1
 8001dfa:	4610      	mov	r0, r2
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	f7fe fef3 	bl	8000be8 <__aeabi_d2uiz>
 8001e02:	4603      	mov	r3, r0
 8001e04:	b29b      	uxth	r3, r3
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7ff fd80 	bl	800190c <delay>
	for(int i = 0; i < 500; i++){
 8001e0c:	693b      	ldr	r3, [r7, #16]
 8001e0e:	3301      	adds	r3, #1
 8001e10:	613b      	str	r3, [r7, #16]
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001e18:	dbc8      	blt.n	8001dac <startup+0x46c>
	}

	HAL_Delay(1000);
 8001e1a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e1e:	f000 fc15 	bl	800264c <HAL_Delay>

	stepper_Step (1, 50); //Step in direction 1, 50 steps
 8001e22:	2132      	movs	r1, #50	; 0x32
 8001e24:	2001      	movs	r0, #1
 8001e26:	f7ff f923 	bl	8001070 <stepper_Step>

	HAL_Delay(1000);
 8001e2a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e2e:	f000 fc0d 	bl	800264c <HAL_Delay>

	stepper_Step (1, 50); //Step in direction 1, 50 steps
 8001e32:	2132      	movs	r1, #50	; 0x32
 8001e34:	2001      	movs	r0, #1
 8001e36:	f7ff f91b 	bl	8001070 <stepper_Step>

	HAL_Delay(1000);
 8001e3a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e3e:	f000 fc05 	bl	800264c <HAL_Delay>

	stepper_Step (0, 50); //Step in direction 0, 50 steps
 8001e42:	2132      	movs	r1, #50	; 0x32
 8001e44:	2000      	movs	r0, #0
 8001e46:	f7ff f913 	bl	8001070 <stepper_Step>

	HAL_Delay(1000);
 8001e4a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e4e:	f000 fbfd 	bl	800264c <HAL_Delay>

	stepper_Step (0, 50); //Step in direction 0, 50 steps
 8001e52:	2132      	movs	r1, #50	; 0x32
 8001e54:	2000      	movs	r0, #0
 8001e56:	f7ff f90b 	bl	8001070 <stepper_Step>

	f = 232.55814;
 8001e5a:	a32b      	add	r3, pc, #172	; (adr r3, 8001f08 <startup+0x5c8>)
 8001e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e60:	e9c7 2300 	strd	r2, r3, [r7]
	for(int i = 0; i < 10000; i++){
 8001e64:	2300      	movs	r3, #0
 8001e66:	60fb      	str	r3, [r7, #12]
 8001e68:	e032      	b.n	8001ed0 <startup+0x590>
		HAL_GPIO_WritePin(Buzz_PWM_GPIO_Port, Buzz_PWM_Pin, GPIO_PIN_SET);
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001e70:	4827      	ldr	r0, [pc, #156]	; (8001f10 <startup+0x5d0>)
 8001e72:	f001 faa9 	bl	80033c8 <HAL_GPIO_WritePin>
		delay(f*0.60);
 8001e76:	a31c      	add	r3, pc, #112	; (adr r3, 8001ee8 <startup+0x5a8>)
 8001e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e7c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001e80:	f7fe fbda 	bl	8000638 <__aeabi_dmul>
 8001e84:	4602      	mov	r2, r0
 8001e86:	460b      	mov	r3, r1
 8001e88:	4610      	mov	r0, r2
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	f7fe feac 	bl	8000be8 <__aeabi_d2uiz>
 8001e90:	4603      	mov	r3, r0
 8001e92:	b29b      	uxth	r3, r3
 8001e94:	4618      	mov	r0, r3
 8001e96:	f7ff fd39 	bl	800190c <delay>
		HAL_GPIO_WritePin(Buzz_PWM_GPIO_Port, Buzz_PWM_Pin, GPIO_PIN_RESET);
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ea0:	481b      	ldr	r0, [pc, #108]	; (8001f10 <startup+0x5d0>)
 8001ea2:	f001 fa91 	bl	80033c8 <HAL_GPIO_WritePin>
		delay(f*0.40);
 8001ea6:	a312      	add	r3, pc, #72	; (adr r3, 8001ef0 <startup+0x5b0>)
 8001ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eac:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001eb0:	f7fe fbc2 	bl	8000638 <__aeabi_dmul>
 8001eb4:	4602      	mov	r2, r0
 8001eb6:	460b      	mov	r3, r1
 8001eb8:	4610      	mov	r0, r2
 8001eba:	4619      	mov	r1, r3
 8001ebc:	f7fe fe94 	bl	8000be8 <__aeabi_d2uiz>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	b29b      	uxth	r3, r3
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f7ff fd21 	bl	800190c <delay>
	for(int i = 0; i < 10000; i++){
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	3301      	adds	r3, #1
 8001ece:	60fb      	str	r3, [r7, #12]
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	f242 720f 	movw	r2, #9999	; 0x270f
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	ddc7      	ble.n	8001e6a <startup+0x52a>
	}

	HAL_Delay(100);
 8001eda:	2064      	movs	r0, #100	; 0x64
 8001edc:	f000 fbb6 	bl	800264c <HAL_Delay>
}
 8001ee0:	bf00      	nop
 8001ee2:	3738      	adds	r7, #56	; 0x38
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bdb0      	pop	{r4, r5, r7, pc}
 8001ee8:	33333333 	.word	0x33333333
 8001eec:	3fe33333 	.word	0x3fe33333
 8001ef0:	9999999a 	.word	0x9999999a
 8001ef4:	3fd99999 	.word	0x3fd99999
 8001ef8:	cccccccd 	.word	0xcccccccd
 8001efc:	406e7ccc 	.word	0x406e7ccc
 8001f00:	3d70a3d7 	.word	0x3d70a3d7
 8001f04:	406dc30a 	.word	0x406dc30a
 8001f08:	486ad2dd 	.word	0x486ad2dd
 8001f0c:	406d11dc 	.word	0x406d11dc
 8001f10:	40020000 	.word	0x40020000
 8001f14:	406f4000 	.word	0x406f4000

08001f18 <W25Q_Spi>:

uint8_t W25Q_Spi(uint8_t Data)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b086      	sub	sp, #24
 8001f1c:	af02      	add	r7, sp, #8
 8001f1e:	4603      	mov	r3, r0
 8001f20:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&hspi2, &Data, &ret, 1, HAL_MAX_DELAY);
 8001f22:	f107 020f 	add.w	r2, r7, #15
 8001f26:	1df9      	adds	r1, r7, #7
 8001f28:	f04f 33ff 	mov.w	r3, #4294967295
 8001f2c:	9300      	str	r3, [sp, #0]
 8001f2e:	2301      	movs	r3, #1
 8001f30:	4803      	ldr	r0, [pc, #12]	; (8001f40 <W25Q_Spi+0x28>)
 8001f32:	f003 fff6 	bl	8005f22 <HAL_SPI_TransmitReceive>
	return ret;
 8001f36:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	3710      	adds	r7, #16
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	200003fc 	.word	0x200003fc

08001f44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f48:	b672      	cpsid	i
}
 8001f4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f4c:	e7fe      	b.n	8001f4c <Error_Handler+0x8>
	...

08001f50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b083      	sub	sp, #12
 8001f54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f56:	2300      	movs	r3, #0
 8001f58:	607b      	str	r3, [r7, #4]
 8001f5a:	4b10      	ldr	r3, [pc, #64]	; (8001f9c <HAL_MspInit+0x4c>)
 8001f5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f5e:	4a0f      	ldr	r2, [pc, #60]	; (8001f9c <HAL_MspInit+0x4c>)
 8001f60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f64:	6453      	str	r3, [r2, #68]	; 0x44
 8001f66:	4b0d      	ldr	r3, [pc, #52]	; (8001f9c <HAL_MspInit+0x4c>)
 8001f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f6e:	607b      	str	r3, [r7, #4]
 8001f70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f72:	2300      	movs	r3, #0
 8001f74:	603b      	str	r3, [r7, #0]
 8001f76:	4b09      	ldr	r3, [pc, #36]	; (8001f9c <HAL_MspInit+0x4c>)
 8001f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f7a:	4a08      	ldr	r2, [pc, #32]	; (8001f9c <HAL_MspInit+0x4c>)
 8001f7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f80:	6413      	str	r3, [r2, #64]	; 0x40
 8001f82:	4b06      	ldr	r3, [pc, #24]	; (8001f9c <HAL_MspInit+0x4c>)
 8001f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f8a:	603b      	str	r3, [r7, #0]
 8001f8c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f8e:	bf00      	nop
 8001f90:	370c      	adds	r7, #12
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	40023800 	.word	0x40023800

08001fa0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b08a      	sub	sp, #40	; 0x28
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fa8:	f107 0314 	add.w	r3, r7, #20
 8001fac:	2200      	movs	r2, #0
 8001fae:	601a      	str	r2, [r3, #0]
 8001fb0:	605a      	str	r2, [r3, #4]
 8001fb2:	609a      	str	r2, [r3, #8]
 8001fb4:	60da      	str	r2, [r3, #12]
 8001fb6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a17      	ldr	r2, [pc, #92]	; (800201c <HAL_ADC_MspInit+0x7c>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d127      	bne.n	8002012 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	613b      	str	r3, [r7, #16]
 8001fc6:	4b16      	ldr	r3, [pc, #88]	; (8002020 <HAL_ADC_MspInit+0x80>)
 8001fc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fca:	4a15      	ldr	r2, [pc, #84]	; (8002020 <HAL_ADC_MspInit+0x80>)
 8001fcc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fd0:	6453      	str	r3, [r2, #68]	; 0x44
 8001fd2:	4b13      	ldr	r3, [pc, #76]	; (8002020 <HAL_ADC_MspInit+0x80>)
 8001fd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fda:	613b      	str	r3, [r7, #16]
 8001fdc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fde:	2300      	movs	r3, #0
 8001fe0:	60fb      	str	r3, [r7, #12]
 8001fe2:	4b0f      	ldr	r3, [pc, #60]	; (8002020 <HAL_ADC_MspInit+0x80>)
 8001fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe6:	4a0e      	ldr	r2, [pc, #56]	; (8002020 <HAL_ADC_MspInit+0x80>)
 8001fe8:	f043 0301 	orr.w	r3, r3, #1
 8001fec:	6313      	str	r3, [r2, #48]	; 0x30
 8001fee:	4b0c      	ldr	r3, [pc, #48]	; (8002020 <HAL_ADC_MspInit+0x80>)
 8001ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff2:	f003 0301 	and.w	r3, r3, #1
 8001ff6:	60fb      	str	r3, [r7, #12]
 8001ff8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = ADC_Batt_Pin;
 8001ffa:	2302      	movs	r3, #2
 8001ffc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ffe:	2303      	movs	r3, #3
 8002000:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002002:	2300      	movs	r3, #0
 8002004:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC_Batt_GPIO_Port, &GPIO_InitStruct);
 8002006:	f107 0314 	add.w	r3, r7, #20
 800200a:	4619      	mov	r1, r3
 800200c:	4805      	ldr	r0, [pc, #20]	; (8002024 <HAL_ADC_MspInit+0x84>)
 800200e:	f001 f82f 	bl	8003070 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002012:	bf00      	nop
 8002014:	3728      	adds	r7, #40	; 0x28
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	40012000 	.word	0x40012000
 8002020:	40023800 	.word	0x40023800
 8002024:	40020000 	.word	0x40020000

08002028 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b08a      	sub	sp, #40	; 0x28
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002030:	f107 0314 	add.w	r3, r7, #20
 8002034:	2200      	movs	r2, #0
 8002036:	601a      	str	r2, [r3, #0]
 8002038:	605a      	str	r2, [r3, #4]
 800203a:	609a      	str	r2, [r3, #8]
 800203c:	60da      	str	r2, [r3, #12]
 800203e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a19      	ldr	r2, [pc, #100]	; (80020ac <HAL_I2C_MspInit+0x84>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d12b      	bne.n	80020a2 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800204a:	2300      	movs	r3, #0
 800204c:	613b      	str	r3, [r7, #16]
 800204e:	4b18      	ldr	r3, [pc, #96]	; (80020b0 <HAL_I2C_MspInit+0x88>)
 8002050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002052:	4a17      	ldr	r2, [pc, #92]	; (80020b0 <HAL_I2C_MspInit+0x88>)
 8002054:	f043 0302 	orr.w	r3, r3, #2
 8002058:	6313      	str	r3, [r2, #48]	; 0x30
 800205a:	4b15      	ldr	r3, [pc, #84]	; (80020b0 <HAL_I2C_MspInit+0x88>)
 800205c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800205e:	f003 0302 	and.w	r3, r3, #2
 8002062:	613b      	str	r3, [r7, #16]
 8002064:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Extra_SCL_Pin|Extra_SDA_Pin;
 8002066:	23c0      	movs	r3, #192	; 0xc0
 8002068:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800206a:	2312      	movs	r3, #18
 800206c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800206e:	2300      	movs	r3, #0
 8002070:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002072:	2303      	movs	r3, #3
 8002074:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002076:	2304      	movs	r3, #4
 8002078:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800207a:	f107 0314 	add.w	r3, r7, #20
 800207e:	4619      	mov	r1, r3
 8002080:	480c      	ldr	r0, [pc, #48]	; (80020b4 <HAL_I2C_MspInit+0x8c>)
 8002082:	f000 fff5 	bl	8003070 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002086:	2300      	movs	r3, #0
 8002088:	60fb      	str	r3, [r7, #12]
 800208a:	4b09      	ldr	r3, [pc, #36]	; (80020b0 <HAL_I2C_MspInit+0x88>)
 800208c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800208e:	4a08      	ldr	r2, [pc, #32]	; (80020b0 <HAL_I2C_MspInit+0x88>)
 8002090:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002094:	6413      	str	r3, [r2, #64]	; 0x40
 8002096:	4b06      	ldr	r3, [pc, #24]	; (80020b0 <HAL_I2C_MspInit+0x88>)
 8002098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800209a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800209e:	60fb      	str	r3, [r7, #12]
 80020a0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80020a2:	bf00      	nop
 80020a4:	3728      	adds	r7, #40	; 0x28
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	40005400 	.word	0x40005400
 80020b0:	40023800 	.word	0x40023800
 80020b4:	40020400 	.word	0x40020400

080020b8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b090      	sub	sp, #64	; 0x40
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020c4:	2200      	movs	r2, #0
 80020c6:	601a      	str	r2, [r3, #0]
 80020c8:	605a      	str	r2, [r3, #4]
 80020ca:	609a      	str	r2, [r3, #8]
 80020cc:	60da      	str	r2, [r3, #12]
 80020ce:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a72      	ldr	r2, [pc, #456]	; (80022a0 <HAL_SPI_MspInit+0x1e8>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d12c      	bne.n	8002134 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80020da:	2300      	movs	r3, #0
 80020dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80020de:	4b71      	ldr	r3, [pc, #452]	; (80022a4 <HAL_SPI_MspInit+0x1ec>)
 80020e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020e2:	4a70      	ldr	r2, [pc, #448]	; (80022a4 <HAL_SPI_MspInit+0x1ec>)
 80020e4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80020e8:	6453      	str	r3, [r2, #68]	; 0x44
 80020ea:	4b6e      	ldr	r3, [pc, #440]	; (80022a4 <HAL_SPI_MspInit+0x1ec>)
 80020ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80020f4:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020f6:	2300      	movs	r3, #0
 80020f8:	627b      	str	r3, [r7, #36]	; 0x24
 80020fa:	4b6a      	ldr	r3, [pc, #424]	; (80022a4 <HAL_SPI_MspInit+0x1ec>)
 80020fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020fe:	4a69      	ldr	r2, [pc, #420]	; (80022a4 <HAL_SPI_MspInit+0x1ec>)
 8002100:	f043 0301 	orr.w	r3, r3, #1
 8002104:	6313      	str	r3, [r2, #48]	; 0x30
 8002106:	4b67      	ldr	r3, [pc, #412]	; (80022a4 <HAL_SPI_MspInit+0x1ec>)
 8002108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210a:	f003 0301 	and.w	r3, r3, #1
 800210e:	627b      	str	r3, [r7, #36]	; 0x24
 8002110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = Altus_SCK_Pin|Altus_MISO_Pin|Altus_MOSI_Pin;
 8002112:	23e0      	movs	r3, #224	; 0xe0
 8002114:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002116:	2302      	movs	r3, #2
 8002118:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800211a:	2300      	movs	r3, #0
 800211c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800211e:	2303      	movs	r3, #3
 8002120:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002122:	2305      	movs	r3, #5
 8002124:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002126:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800212a:	4619      	mov	r1, r3
 800212c:	485e      	ldr	r0, [pc, #376]	; (80022a8 <HAL_SPI_MspInit+0x1f0>)
 800212e:	f000 ff9f 	bl	8003070 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002132:	e0b0      	b.n	8002296 <HAL_SPI_MspInit+0x1de>
  else if(hspi->Instance==SPI2)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a5c      	ldr	r2, [pc, #368]	; (80022ac <HAL_SPI_MspInit+0x1f4>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d15b      	bne.n	80021f6 <HAL_SPI_MspInit+0x13e>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800213e:	2300      	movs	r3, #0
 8002140:	623b      	str	r3, [r7, #32]
 8002142:	4b58      	ldr	r3, [pc, #352]	; (80022a4 <HAL_SPI_MspInit+0x1ec>)
 8002144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002146:	4a57      	ldr	r2, [pc, #348]	; (80022a4 <HAL_SPI_MspInit+0x1ec>)
 8002148:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800214c:	6413      	str	r3, [r2, #64]	; 0x40
 800214e:	4b55      	ldr	r3, [pc, #340]	; (80022a4 <HAL_SPI_MspInit+0x1ec>)
 8002150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002152:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002156:	623b      	str	r3, [r7, #32]
 8002158:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800215a:	2300      	movs	r3, #0
 800215c:	61fb      	str	r3, [r7, #28]
 800215e:	4b51      	ldr	r3, [pc, #324]	; (80022a4 <HAL_SPI_MspInit+0x1ec>)
 8002160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002162:	4a50      	ldr	r2, [pc, #320]	; (80022a4 <HAL_SPI_MspInit+0x1ec>)
 8002164:	f043 0304 	orr.w	r3, r3, #4
 8002168:	6313      	str	r3, [r2, #48]	; 0x30
 800216a:	4b4e      	ldr	r3, [pc, #312]	; (80022a4 <HAL_SPI_MspInit+0x1ec>)
 800216c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216e:	f003 0304 	and.w	r3, r3, #4
 8002172:	61fb      	str	r3, [r7, #28]
 8002174:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002176:	2300      	movs	r3, #0
 8002178:	61bb      	str	r3, [r7, #24]
 800217a:	4b4a      	ldr	r3, [pc, #296]	; (80022a4 <HAL_SPI_MspInit+0x1ec>)
 800217c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217e:	4a49      	ldr	r2, [pc, #292]	; (80022a4 <HAL_SPI_MspInit+0x1ec>)
 8002180:	f043 0302 	orr.w	r3, r3, #2
 8002184:	6313      	str	r3, [r2, #48]	; 0x30
 8002186:	4b47      	ldr	r3, [pc, #284]	; (80022a4 <HAL_SPI_MspInit+0x1ec>)
 8002188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800218a:	f003 0302 	and.w	r3, r3, #2
 800218e:	61bb      	str	r3, [r7, #24]
 8002190:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = Flash_MOSI_Pin;
 8002192:	2302      	movs	r3, #2
 8002194:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002196:	2302      	movs	r3, #2
 8002198:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800219a:	2300      	movs	r3, #0
 800219c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800219e:	2303      	movs	r3, #3
 80021a0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 80021a2:	2307      	movs	r3, #7
 80021a4:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(Flash_MOSI_GPIO_Port, &GPIO_InitStruct);
 80021a6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021aa:	4619      	mov	r1, r3
 80021ac:	4840      	ldr	r0, [pc, #256]	; (80022b0 <HAL_SPI_MspInit+0x1f8>)
 80021ae:	f000 ff5f 	bl	8003070 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Flash_MISO_Pin;
 80021b2:	2304      	movs	r3, #4
 80021b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b6:	2302      	movs	r3, #2
 80021b8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ba:	2300      	movs	r3, #0
 80021bc:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021be:	2303      	movs	r3, #3
 80021c0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80021c2:	2305      	movs	r3, #5
 80021c4:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(Flash_MISO_GPIO_Port, &GPIO_InitStruct);
 80021c6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021ca:	4619      	mov	r1, r3
 80021cc:	4838      	ldr	r0, [pc, #224]	; (80022b0 <HAL_SPI_MspInit+0x1f8>)
 80021ce:	f000 ff4f 	bl	8003070 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Flash_SCK_Pin;
 80021d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d8:	2302      	movs	r3, #2
 80021da:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021dc:	2300      	movs	r3, #0
 80021de:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021e0:	2303      	movs	r3, #3
 80021e2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80021e4:	2305      	movs	r3, #5
 80021e6:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(Flash_SCK_GPIO_Port, &GPIO_InitStruct);
 80021e8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021ec:	4619      	mov	r1, r3
 80021ee:	4831      	ldr	r0, [pc, #196]	; (80022b4 <HAL_SPI_MspInit+0x1fc>)
 80021f0:	f000 ff3e 	bl	8003070 <HAL_GPIO_Init>
}
 80021f4:	e04f      	b.n	8002296 <HAL_SPI_MspInit+0x1de>
  else if(hspi->Instance==SPI3)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a2f      	ldr	r2, [pc, #188]	; (80022b8 <HAL_SPI_MspInit+0x200>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d14a      	bne.n	8002296 <HAL_SPI_MspInit+0x1de>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002200:	2300      	movs	r3, #0
 8002202:	617b      	str	r3, [r7, #20]
 8002204:	4b27      	ldr	r3, [pc, #156]	; (80022a4 <HAL_SPI_MspInit+0x1ec>)
 8002206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002208:	4a26      	ldr	r2, [pc, #152]	; (80022a4 <HAL_SPI_MspInit+0x1ec>)
 800220a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800220e:	6413      	str	r3, [r2, #64]	; 0x40
 8002210:	4b24      	ldr	r3, [pc, #144]	; (80022a4 <HAL_SPI_MspInit+0x1ec>)
 8002212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002214:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002218:	617b      	str	r3, [r7, #20]
 800221a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800221c:	2300      	movs	r3, #0
 800221e:	613b      	str	r3, [r7, #16]
 8002220:	4b20      	ldr	r3, [pc, #128]	; (80022a4 <HAL_SPI_MspInit+0x1ec>)
 8002222:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002224:	4a1f      	ldr	r2, [pc, #124]	; (80022a4 <HAL_SPI_MspInit+0x1ec>)
 8002226:	f043 0302 	orr.w	r3, r3, #2
 800222a:	6313      	str	r3, [r2, #48]	; 0x30
 800222c:	4b1d      	ldr	r3, [pc, #116]	; (80022a4 <HAL_SPI_MspInit+0x1ec>)
 800222e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002230:	f003 0302 	and.w	r3, r3, #2
 8002234:	613b      	str	r3, [r7, #16]
 8002236:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002238:	2300      	movs	r3, #0
 800223a:	60fb      	str	r3, [r7, #12]
 800223c:	4b19      	ldr	r3, [pc, #100]	; (80022a4 <HAL_SPI_MspInit+0x1ec>)
 800223e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002240:	4a18      	ldr	r2, [pc, #96]	; (80022a4 <HAL_SPI_MspInit+0x1ec>)
 8002242:	f043 0304 	orr.w	r3, r3, #4
 8002246:	6313      	str	r3, [r2, #48]	; 0x30
 8002248:	4b16      	ldr	r3, [pc, #88]	; (80022a4 <HAL_SPI_MspInit+0x1ec>)
 800224a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800224c:	f003 0304 	and.w	r3, r3, #4
 8002250:	60fb      	str	r3, [r7, #12]
 8002252:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SD_MOSI_Pin;
 8002254:	2301      	movs	r3, #1
 8002256:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002258:	2302      	movs	r3, #2
 800225a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800225c:	2300      	movs	r3, #0
 800225e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002260:	2303      	movs	r3, #3
 8002262:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8002264:	2307      	movs	r3, #7
 8002266:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(SD_MOSI_GPIO_Port, &GPIO_InitStruct);
 8002268:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800226c:	4619      	mov	r1, r3
 800226e:	4811      	ldr	r0, [pc, #68]	; (80022b4 <HAL_SPI_MspInit+0x1fc>)
 8002270:	f000 fefe 	bl	8003070 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SD_SCK_Pin|SD_MISO_Pin;
 8002274:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002278:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800227a:	2302      	movs	r3, #2
 800227c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227e:	2300      	movs	r3, #0
 8002280:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002282:	2303      	movs	r3, #3
 8002284:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002286:	2306      	movs	r3, #6
 8002288:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800228a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800228e:	4619      	mov	r1, r3
 8002290:	4807      	ldr	r0, [pc, #28]	; (80022b0 <HAL_SPI_MspInit+0x1f8>)
 8002292:	f000 feed 	bl	8003070 <HAL_GPIO_Init>
}
 8002296:	bf00      	nop
 8002298:	3740      	adds	r7, #64	; 0x40
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	40013000 	.word	0x40013000
 80022a4:	40023800 	.word	0x40023800
 80022a8:	40020000 	.word	0x40020000
 80022ac:	40003800 	.word	0x40003800
 80022b0:	40020800 	.word	0x40020800
 80022b4:	40020400 	.word	0x40020400
 80022b8:	40003c00 	.word	0x40003c00

080022bc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80022bc:	b480      	push	{r7}
 80022be:	b085      	sub	sp, #20
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022cc:	d10d      	bne.n	80022ea <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80022ce:	2300      	movs	r3, #0
 80022d0:	60fb      	str	r3, [r7, #12]
 80022d2:	4b09      	ldr	r3, [pc, #36]	; (80022f8 <HAL_TIM_Base_MspInit+0x3c>)
 80022d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d6:	4a08      	ldr	r2, [pc, #32]	; (80022f8 <HAL_TIM_Base_MspInit+0x3c>)
 80022d8:	f043 0301 	orr.w	r3, r3, #1
 80022dc:	6413      	str	r3, [r2, #64]	; 0x40
 80022de:	4b06      	ldr	r3, [pc, #24]	; (80022f8 <HAL_TIM_Base_MspInit+0x3c>)
 80022e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e2:	f003 0301 	and.w	r3, r3, #1
 80022e6:	60fb      	str	r3, [r7, #12]
 80022e8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80022ea:	bf00      	nop
 80022ec:	3714      	adds	r7, #20
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr
 80022f6:	bf00      	nop
 80022f8:	40023800 	.word	0x40023800

080022fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022fc:	b480      	push	{r7}
 80022fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002300:	e7fe      	b.n	8002300 <NMI_Handler+0x4>

08002302 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002302:	b480      	push	{r7}
 8002304:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002306:	e7fe      	b.n	8002306 <HardFault_Handler+0x4>

08002308 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800230c:	e7fe      	b.n	800230c <MemManage_Handler+0x4>

0800230e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800230e:	b480      	push	{r7}
 8002310:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002312:	e7fe      	b.n	8002312 <BusFault_Handler+0x4>

08002314 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002314:	b480      	push	{r7}
 8002316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002318:	e7fe      	b.n	8002318 <UsageFault_Handler+0x4>

0800231a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800231a:	b480      	push	{r7}
 800231c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800231e:	bf00      	nop
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr

08002328 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002328:	b480      	push	{r7}
 800232a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800232c:	bf00      	nop
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr

08002336 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002336:	b480      	push	{r7}
 8002338:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800233a:	bf00      	nop
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr

08002344 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002348:	f000 f960 	bl	800260c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800234c:	bf00      	nop
 800234e:	bd80      	pop	{r7, pc}

08002350 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002354:	4802      	ldr	r0, [pc, #8]	; (8002360 <OTG_FS_IRQHandler+0x10>)
 8002356:	f001 faec 	bl	8003932 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800235a:	bf00      	nop
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	200019dc 	.word	0x200019dc

08002364 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0
	return 1;
 8002368:	2301      	movs	r3, #1
}
 800236a:	4618      	mov	r0, r3
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr

08002374 <_kill>:

int _kill(int pid, int sig)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b082      	sub	sp, #8
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800237e:	f009 f809 	bl	800b394 <__errno>
 8002382:	4603      	mov	r3, r0
 8002384:	2216      	movs	r2, #22
 8002386:	601a      	str	r2, [r3, #0]
	return -1;
 8002388:	f04f 33ff 	mov.w	r3, #4294967295
}
 800238c:	4618      	mov	r0, r3
 800238e:	3708      	adds	r7, #8
 8002390:	46bd      	mov	sp, r7
 8002392:	bd80      	pop	{r7, pc}

08002394 <_exit>:

void _exit (int status)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b082      	sub	sp, #8
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800239c:	f04f 31ff 	mov.w	r1, #4294967295
 80023a0:	6878      	ldr	r0, [r7, #4]
 80023a2:	f7ff ffe7 	bl	8002374 <_kill>
	while (1) {}		/* Make sure we hang here */
 80023a6:	e7fe      	b.n	80023a6 <_exit+0x12>

080023a8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b086      	sub	sp, #24
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	60f8      	str	r0, [r7, #12]
 80023b0:	60b9      	str	r1, [r7, #8]
 80023b2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023b4:	2300      	movs	r3, #0
 80023b6:	617b      	str	r3, [r7, #20]
 80023b8:	e00a      	b.n	80023d0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80023ba:	f3af 8000 	nop.w
 80023be:	4601      	mov	r1, r0
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	1c5a      	adds	r2, r3, #1
 80023c4:	60ba      	str	r2, [r7, #8]
 80023c6:	b2ca      	uxtb	r2, r1
 80023c8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	3301      	adds	r3, #1
 80023ce:	617b      	str	r3, [r7, #20]
 80023d0:	697a      	ldr	r2, [r7, #20]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	429a      	cmp	r2, r3
 80023d6:	dbf0      	blt.n	80023ba <_read+0x12>
	}

return len;
 80023d8:	687b      	ldr	r3, [r7, #4]
}
 80023da:	4618      	mov	r0, r3
 80023dc:	3718      	adds	r7, #24
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}

080023e2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80023e2:	b580      	push	{r7, lr}
 80023e4:	b086      	sub	sp, #24
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	60f8      	str	r0, [r7, #12]
 80023ea:	60b9      	str	r1, [r7, #8]
 80023ec:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023ee:	2300      	movs	r3, #0
 80023f0:	617b      	str	r3, [r7, #20]
 80023f2:	e009      	b.n	8002408 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	1c5a      	adds	r2, r3, #1
 80023f8:	60ba      	str	r2, [r7, #8]
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	4618      	mov	r0, r3
 80023fe:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	3301      	adds	r3, #1
 8002406:	617b      	str	r3, [r7, #20]
 8002408:	697a      	ldr	r2, [r7, #20]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	429a      	cmp	r2, r3
 800240e:	dbf1      	blt.n	80023f4 <_write+0x12>
	}
	return len;
 8002410:	687b      	ldr	r3, [r7, #4]
}
 8002412:	4618      	mov	r0, r3
 8002414:	3718      	adds	r7, #24
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}

0800241a <_close>:

int _close(int file)
{
 800241a:	b480      	push	{r7}
 800241c:	b083      	sub	sp, #12
 800241e:	af00      	add	r7, sp, #0
 8002420:	6078      	str	r0, [r7, #4]
	return -1;
 8002422:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002426:	4618      	mov	r0, r3
 8002428:	370c      	adds	r7, #12
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr

08002432 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002432:	b480      	push	{r7}
 8002434:	b083      	sub	sp, #12
 8002436:	af00      	add	r7, sp, #0
 8002438:	6078      	str	r0, [r7, #4]
 800243a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002442:	605a      	str	r2, [r3, #4]
	return 0;
 8002444:	2300      	movs	r3, #0
}
 8002446:	4618      	mov	r0, r3
 8002448:	370c      	adds	r7, #12
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr

08002452 <_isatty>:

int _isatty(int file)
{
 8002452:	b480      	push	{r7}
 8002454:	b083      	sub	sp, #12
 8002456:	af00      	add	r7, sp, #0
 8002458:	6078      	str	r0, [r7, #4]
	return 1;
 800245a:	2301      	movs	r3, #1
}
 800245c:	4618      	mov	r0, r3
 800245e:	370c      	adds	r7, #12
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr

08002468 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002468:	b480      	push	{r7}
 800246a:	b085      	sub	sp, #20
 800246c:	af00      	add	r7, sp, #0
 800246e:	60f8      	str	r0, [r7, #12]
 8002470:	60b9      	str	r1, [r7, #8]
 8002472:	607a      	str	r2, [r7, #4]
	return 0;
 8002474:	2300      	movs	r3, #0
}
 8002476:	4618      	mov	r0, r3
 8002478:	3714      	adds	r7, #20
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
	...

08002484 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b086      	sub	sp, #24
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800248c:	4a14      	ldr	r2, [pc, #80]	; (80024e0 <_sbrk+0x5c>)
 800248e:	4b15      	ldr	r3, [pc, #84]	; (80024e4 <_sbrk+0x60>)
 8002490:	1ad3      	subs	r3, r2, r3
 8002492:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002498:	4b13      	ldr	r3, [pc, #76]	; (80024e8 <_sbrk+0x64>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d102      	bne.n	80024a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024a0:	4b11      	ldr	r3, [pc, #68]	; (80024e8 <_sbrk+0x64>)
 80024a2:	4a12      	ldr	r2, [pc, #72]	; (80024ec <_sbrk+0x68>)
 80024a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024a6:	4b10      	ldr	r3, [pc, #64]	; (80024e8 <_sbrk+0x64>)
 80024a8:	681a      	ldr	r2, [r3, #0]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	4413      	add	r3, r2
 80024ae:	693a      	ldr	r2, [r7, #16]
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d207      	bcs.n	80024c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024b4:	f008 ff6e 	bl	800b394 <__errno>
 80024b8:	4603      	mov	r3, r0
 80024ba:	220c      	movs	r2, #12
 80024bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024be:	f04f 33ff 	mov.w	r3, #4294967295
 80024c2:	e009      	b.n	80024d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024c4:	4b08      	ldr	r3, [pc, #32]	; (80024e8 <_sbrk+0x64>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024ca:	4b07      	ldr	r3, [pc, #28]	; (80024e8 <_sbrk+0x64>)
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	4413      	add	r3, r2
 80024d2:	4a05      	ldr	r2, [pc, #20]	; (80024e8 <_sbrk+0x64>)
 80024d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024d6:	68fb      	ldr	r3, [r7, #12]
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3718      	adds	r7, #24
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	20020000 	.word	0x20020000
 80024e4:	00000400 	.word	0x00000400
 80024e8:	200004f4 	.word	0x200004f4
 80024ec:	20002118 	.word	0x20002118

080024f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80024f0:	b480      	push	{r7}
 80024f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80024f4:	4b06      	ldr	r3, [pc, #24]	; (8002510 <SystemInit+0x20>)
 80024f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024fa:	4a05      	ldr	r2, [pc, #20]	; (8002510 <SystemInit+0x20>)
 80024fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002500:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002504:	bf00      	nop
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr
 800250e:	bf00      	nop
 8002510:	e000ed00 	.word	0xe000ed00

08002514 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002514:	f8df d034 	ldr.w	sp, [pc, #52]	; 800254c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002518:	480d      	ldr	r0, [pc, #52]	; (8002550 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800251a:	490e      	ldr	r1, [pc, #56]	; (8002554 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800251c:	4a0e      	ldr	r2, [pc, #56]	; (8002558 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800251e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002520:	e002      	b.n	8002528 <LoopCopyDataInit>

08002522 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002522:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002524:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002526:	3304      	adds	r3, #4

08002528 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002528:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800252a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800252c:	d3f9      	bcc.n	8002522 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800252e:	4a0b      	ldr	r2, [pc, #44]	; (800255c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002530:	4c0b      	ldr	r4, [pc, #44]	; (8002560 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002532:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002534:	e001      	b.n	800253a <LoopFillZerobss>

08002536 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002536:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002538:	3204      	adds	r2, #4

0800253a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800253a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800253c:	d3fb      	bcc.n	8002536 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800253e:	f7ff ffd7 	bl	80024f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002542:	f008 ff2d 	bl	800b3a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002546:	f7fe fe9f 	bl	8001288 <main>
  bx  lr    
 800254a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800254c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002550:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002554:	200002e0 	.word	0x200002e0
  ldr r2, =_sidata
 8002558:	0801027c 	.word	0x0801027c
  ldr r2, =_sbss
 800255c:	200002e0 	.word	0x200002e0
  ldr r4, =_ebss
 8002560:	20002118 	.word	0x20002118

08002564 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002564:	e7fe      	b.n	8002564 <ADC_IRQHandler>
	...

08002568 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800256c:	4b0e      	ldr	r3, [pc, #56]	; (80025a8 <HAL_Init+0x40>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a0d      	ldr	r2, [pc, #52]	; (80025a8 <HAL_Init+0x40>)
 8002572:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002576:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002578:	4b0b      	ldr	r3, [pc, #44]	; (80025a8 <HAL_Init+0x40>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4a0a      	ldr	r2, [pc, #40]	; (80025a8 <HAL_Init+0x40>)
 800257e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002582:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002584:	4b08      	ldr	r3, [pc, #32]	; (80025a8 <HAL_Init+0x40>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a07      	ldr	r2, [pc, #28]	; (80025a8 <HAL_Init+0x40>)
 800258a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800258e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002590:	2003      	movs	r0, #3
 8002592:	f000 fd2b 	bl	8002fec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002596:	200f      	movs	r0, #15
 8002598:	f000 f808 	bl	80025ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800259c:	f7ff fcd8 	bl	8001f50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025a0:	2300      	movs	r3, #0
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	40023c00 	.word	0x40023c00

080025ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025b4:	4b12      	ldr	r3, [pc, #72]	; (8002600 <HAL_InitTick+0x54>)
 80025b6:	681a      	ldr	r2, [r3, #0]
 80025b8:	4b12      	ldr	r3, [pc, #72]	; (8002604 <HAL_InitTick+0x58>)
 80025ba:	781b      	ldrb	r3, [r3, #0]
 80025bc:	4619      	mov	r1, r3
 80025be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80025c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80025c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80025ca:	4618      	mov	r0, r3
 80025cc:	f000 fd43 	bl	8003056 <HAL_SYSTICK_Config>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d001      	beq.n	80025da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	e00e      	b.n	80025f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2b0f      	cmp	r3, #15
 80025de:	d80a      	bhi.n	80025f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025e0:	2200      	movs	r2, #0
 80025e2:	6879      	ldr	r1, [r7, #4]
 80025e4:	f04f 30ff 	mov.w	r0, #4294967295
 80025e8:	f000 fd0b 	bl	8003002 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025ec:	4a06      	ldr	r2, [pc, #24]	; (8002608 <HAL_InitTick+0x5c>)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025f2:	2300      	movs	r3, #0
 80025f4:	e000      	b.n	80025f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	3708      	adds	r7, #8
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	20000000 	.word	0x20000000
 8002604:	20000008 	.word	0x20000008
 8002608:	20000004 	.word	0x20000004

0800260c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800260c:	b480      	push	{r7}
 800260e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002610:	4b06      	ldr	r3, [pc, #24]	; (800262c <HAL_IncTick+0x20>)
 8002612:	781b      	ldrb	r3, [r3, #0]
 8002614:	461a      	mov	r2, r3
 8002616:	4b06      	ldr	r3, [pc, #24]	; (8002630 <HAL_IncTick+0x24>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4413      	add	r3, r2
 800261c:	4a04      	ldr	r2, [pc, #16]	; (8002630 <HAL_IncTick+0x24>)
 800261e:	6013      	str	r3, [r2, #0]
}
 8002620:	bf00      	nop
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	20000008 	.word	0x20000008
 8002630:	200004f8 	.word	0x200004f8

08002634 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002634:	b480      	push	{r7}
 8002636:	af00      	add	r7, sp, #0
  return uwTick;
 8002638:	4b03      	ldr	r3, [pc, #12]	; (8002648 <HAL_GetTick+0x14>)
 800263a:	681b      	ldr	r3, [r3, #0]
}
 800263c:	4618      	mov	r0, r3
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	200004f8 	.word	0x200004f8

0800264c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b084      	sub	sp, #16
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002654:	f7ff ffee 	bl	8002634 <HAL_GetTick>
 8002658:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002664:	d005      	beq.n	8002672 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002666:	4b0a      	ldr	r3, [pc, #40]	; (8002690 <HAL_Delay+0x44>)
 8002668:	781b      	ldrb	r3, [r3, #0]
 800266a:	461a      	mov	r2, r3
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	4413      	add	r3, r2
 8002670:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002672:	bf00      	nop
 8002674:	f7ff ffde 	bl	8002634 <HAL_GetTick>
 8002678:	4602      	mov	r2, r0
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	68fa      	ldr	r2, [r7, #12]
 8002680:	429a      	cmp	r2, r3
 8002682:	d8f7      	bhi.n	8002674 <HAL_Delay+0x28>
  {
  }
}
 8002684:	bf00      	nop
 8002686:	bf00      	nop
 8002688:	3710      	adds	r7, #16
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}
 800268e:	bf00      	nop
 8002690:	20000008 	.word	0x20000008

08002694 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b084      	sub	sp, #16
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800269c:	2300      	movs	r3, #0
 800269e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d101      	bne.n	80026aa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e033      	b.n	8002712 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d109      	bne.n	80026c6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	f7ff fc74 	bl	8001fa0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2200      	movs	r2, #0
 80026bc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2200      	movs	r2, #0
 80026c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ca:	f003 0310 	and.w	r3, r3, #16
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d118      	bne.n	8002704 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80026da:	f023 0302 	bic.w	r3, r3, #2
 80026de:	f043 0202 	orr.w	r2, r3, #2
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80026e6:	6878      	ldr	r0, [r7, #4]
 80026e8:	f000 fab4 	bl	8002c54 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2200      	movs	r2, #0
 80026f0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026f6:	f023 0303 	bic.w	r3, r3, #3
 80026fa:	f043 0201 	orr.w	r2, r3, #1
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	641a      	str	r2, [r3, #64]	; 0x40
 8002702:	e001      	b.n	8002708 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2200      	movs	r2, #0
 800270c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002710:	7bfb      	ldrb	r3, [r7, #15]
}
 8002712:	4618      	mov	r0, r3
 8002714:	3710      	adds	r7, #16
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
	...

0800271c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800271c:	b480      	push	{r7}
 800271e:	b085      	sub	sp, #20
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002724:	2300      	movs	r3, #0
 8002726:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800272e:	2b01      	cmp	r3, #1
 8002730:	d101      	bne.n	8002736 <HAL_ADC_Start+0x1a>
 8002732:	2302      	movs	r3, #2
 8002734:	e0b2      	b.n	800289c <HAL_ADC_Start+0x180>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2201      	movs	r2, #1
 800273a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	f003 0301 	and.w	r3, r3, #1
 8002748:	2b01      	cmp	r3, #1
 800274a:	d018      	beq.n	800277e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	689a      	ldr	r2, [r3, #8]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f042 0201 	orr.w	r2, r2, #1
 800275a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800275c:	4b52      	ldr	r3, [pc, #328]	; (80028a8 <HAL_ADC_Start+0x18c>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a52      	ldr	r2, [pc, #328]	; (80028ac <HAL_ADC_Start+0x190>)
 8002762:	fba2 2303 	umull	r2, r3, r2, r3
 8002766:	0c9a      	lsrs	r2, r3, #18
 8002768:	4613      	mov	r3, r2
 800276a:	005b      	lsls	r3, r3, #1
 800276c:	4413      	add	r3, r2
 800276e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002770:	e002      	b.n	8002778 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	3b01      	subs	r3, #1
 8002776:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d1f9      	bne.n	8002772 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	f003 0301 	and.w	r3, r3, #1
 8002788:	2b01      	cmp	r3, #1
 800278a:	d17a      	bne.n	8002882 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002790:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002794:	f023 0301 	bic.w	r3, r3, #1
 8002798:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d007      	beq.n	80027be <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80027b6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027ca:	d106      	bne.n	80027da <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027d0:	f023 0206 	bic.w	r2, r3, #6
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	645a      	str	r2, [r3, #68]	; 0x44
 80027d8:	e002      	b.n	80027e0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2200      	movs	r2, #0
 80027de:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2200      	movs	r2, #0
 80027e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80027e8:	4b31      	ldr	r3, [pc, #196]	; (80028b0 <HAL_ADC_Start+0x194>)
 80027ea:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80027f4:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	f003 031f 	and.w	r3, r3, #31
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d12a      	bne.n	8002858 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a2b      	ldr	r2, [pc, #172]	; (80028b4 <HAL_ADC_Start+0x198>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d015      	beq.n	8002838 <HAL_ADC_Start+0x11c>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a29      	ldr	r2, [pc, #164]	; (80028b8 <HAL_ADC_Start+0x19c>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d105      	bne.n	8002822 <HAL_ADC_Start+0x106>
 8002816:	4b26      	ldr	r3, [pc, #152]	; (80028b0 <HAL_ADC_Start+0x194>)
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	f003 031f 	and.w	r3, r3, #31
 800281e:	2b00      	cmp	r3, #0
 8002820:	d00a      	beq.n	8002838 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a25      	ldr	r2, [pc, #148]	; (80028bc <HAL_ADC_Start+0x1a0>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d136      	bne.n	800289a <HAL_ADC_Start+0x17e>
 800282c:	4b20      	ldr	r3, [pc, #128]	; (80028b0 <HAL_ADC_Start+0x194>)
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f003 0310 	and.w	r3, r3, #16
 8002834:	2b00      	cmp	r3, #0
 8002836:	d130      	bne.n	800289a <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	689b      	ldr	r3, [r3, #8]
 800283e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002842:	2b00      	cmp	r3, #0
 8002844:	d129      	bne.n	800289a <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	689a      	ldr	r2, [r3, #8]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002854:	609a      	str	r2, [r3, #8]
 8002856:	e020      	b.n	800289a <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a15      	ldr	r2, [pc, #84]	; (80028b4 <HAL_ADC_Start+0x198>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d11b      	bne.n	800289a <HAL_ADC_Start+0x17e>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800286c:	2b00      	cmp	r3, #0
 800286e:	d114      	bne.n	800289a <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	689a      	ldr	r2, [r3, #8]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800287e:	609a      	str	r2, [r3, #8]
 8002880:	e00b      	b.n	800289a <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002886:	f043 0210 	orr.w	r2, r3, #16
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002892:	f043 0201 	orr.w	r2, r3, #1
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800289a:	2300      	movs	r3, #0
}
 800289c:	4618      	mov	r0, r3
 800289e:	3714      	adds	r7, #20
 80028a0:	46bd      	mov	sp, r7
 80028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a6:	4770      	bx	lr
 80028a8:	20000000 	.word	0x20000000
 80028ac:	431bde83 	.word	0x431bde83
 80028b0:	40012300 	.word	0x40012300
 80028b4:	40012000 	.word	0x40012000
 80028b8:	40012100 	.word	0x40012100
 80028bc:	40012200 	.word	0x40012200

080028c0 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b084      	sub	sp, #16
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80028ca:	2300      	movs	r3, #0
 80028cc:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028dc:	d113      	bne.n	8002906 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80028e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80028ec:	d10b      	bne.n	8002906 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f2:	f043 0220 	orr.w	r2, r3, #32
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2200      	movs	r2, #0
 80028fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002902:	2301      	movs	r3, #1
 8002904:	e063      	b.n	80029ce <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002906:	f7ff fe95 	bl	8002634 <HAL_GetTick>
 800290a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800290c:	e021      	b.n	8002952 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002914:	d01d      	beq.n	8002952 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d007      	beq.n	800292c <HAL_ADC_PollForConversion+0x6c>
 800291c:	f7ff fe8a 	bl	8002634 <HAL_GetTick>
 8002920:	4602      	mov	r2, r0
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	1ad3      	subs	r3, r2, r3
 8002926:	683a      	ldr	r2, [r7, #0]
 8002928:	429a      	cmp	r2, r3
 800292a:	d212      	bcs.n	8002952 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f003 0302 	and.w	r3, r3, #2
 8002936:	2b02      	cmp	r3, #2
 8002938:	d00b      	beq.n	8002952 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800293e:	f043 0204 	orr.w	r2, r3, #4
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2200      	movs	r2, #0
 800294a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 800294e:	2303      	movs	r3, #3
 8002950:	e03d      	b.n	80029ce <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f003 0302 	and.w	r3, r3, #2
 800295c:	2b02      	cmp	r3, #2
 800295e:	d1d6      	bne.n	800290e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f06f 0212 	mvn.w	r2, #18
 8002968:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800296e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002980:	2b00      	cmp	r3, #0
 8002982:	d123      	bne.n	80029cc <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002988:	2b00      	cmp	r3, #0
 800298a:	d11f      	bne.n	80029cc <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002992:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002996:	2b00      	cmp	r3, #0
 8002998:	d006      	beq.n	80029a8 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d111      	bne.n	80029cc <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ac:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d105      	bne.n	80029cc <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c4:	f043 0201 	orr.w	r2, r3, #1
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80029cc:	2300      	movs	r3, #0
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3710      	adds	r7, #16
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}

080029d6 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80029d6:	b480      	push	{r7}
 80029d8:	b083      	sub	sp, #12
 80029da:	af00      	add	r7, sp, #0
 80029dc:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	370c      	adds	r7, #12
 80029e8:	46bd      	mov	sp, r7
 80029ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ee:	4770      	bx	lr

080029f0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b085      	sub	sp, #20
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
 80029f8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80029fa:	2300      	movs	r3, #0
 80029fc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a04:	2b01      	cmp	r3, #1
 8002a06:	d101      	bne.n	8002a0c <HAL_ADC_ConfigChannel+0x1c>
 8002a08:	2302      	movs	r3, #2
 8002a0a:	e113      	b.n	8002c34 <HAL_ADC_ConfigChannel+0x244>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	2b09      	cmp	r3, #9
 8002a1a:	d925      	bls.n	8002a68 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	68d9      	ldr	r1, [r3, #12]
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	b29b      	uxth	r3, r3
 8002a28:	461a      	mov	r2, r3
 8002a2a:	4613      	mov	r3, r2
 8002a2c:	005b      	lsls	r3, r3, #1
 8002a2e:	4413      	add	r3, r2
 8002a30:	3b1e      	subs	r3, #30
 8002a32:	2207      	movs	r2, #7
 8002a34:	fa02 f303 	lsl.w	r3, r2, r3
 8002a38:	43da      	mvns	r2, r3
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	400a      	ands	r2, r1
 8002a40:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	68d9      	ldr	r1, [r3, #12]
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	689a      	ldr	r2, [r3, #8]
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	b29b      	uxth	r3, r3
 8002a52:	4618      	mov	r0, r3
 8002a54:	4603      	mov	r3, r0
 8002a56:	005b      	lsls	r3, r3, #1
 8002a58:	4403      	add	r3, r0
 8002a5a:	3b1e      	subs	r3, #30
 8002a5c:	409a      	lsls	r2, r3
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	430a      	orrs	r2, r1
 8002a64:	60da      	str	r2, [r3, #12]
 8002a66:	e022      	b.n	8002aae <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	6919      	ldr	r1, [r3, #16]
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	b29b      	uxth	r3, r3
 8002a74:	461a      	mov	r2, r3
 8002a76:	4613      	mov	r3, r2
 8002a78:	005b      	lsls	r3, r3, #1
 8002a7a:	4413      	add	r3, r2
 8002a7c:	2207      	movs	r2, #7
 8002a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a82:	43da      	mvns	r2, r3
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	400a      	ands	r2, r1
 8002a8a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	6919      	ldr	r1, [r3, #16]
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	689a      	ldr	r2, [r3, #8]
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	b29b      	uxth	r3, r3
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	005b      	lsls	r3, r3, #1
 8002aa2:	4403      	add	r3, r0
 8002aa4:	409a      	lsls	r2, r3
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	430a      	orrs	r2, r1
 8002aac:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	2b06      	cmp	r3, #6
 8002ab4:	d824      	bhi.n	8002b00 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	685a      	ldr	r2, [r3, #4]
 8002ac0:	4613      	mov	r3, r2
 8002ac2:	009b      	lsls	r3, r3, #2
 8002ac4:	4413      	add	r3, r2
 8002ac6:	3b05      	subs	r3, #5
 8002ac8:	221f      	movs	r2, #31
 8002aca:	fa02 f303 	lsl.w	r3, r2, r3
 8002ace:	43da      	mvns	r2, r3
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	400a      	ands	r2, r1
 8002ad6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	b29b      	uxth	r3, r3
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	685a      	ldr	r2, [r3, #4]
 8002aea:	4613      	mov	r3, r2
 8002aec:	009b      	lsls	r3, r3, #2
 8002aee:	4413      	add	r3, r2
 8002af0:	3b05      	subs	r3, #5
 8002af2:	fa00 f203 	lsl.w	r2, r0, r3
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	430a      	orrs	r2, r1
 8002afc:	635a      	str	r2, [r3, #52]	; 0x34
 8002afe:	e04c      	b.n	8002b9a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	2b0c      	cmp	r3, #12
 8002b06:	d824      	bhi.n	8002b52 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	685a      	ldr	r2, [r3, #4]
 8002b12:	4613      	mov	r3, r2
 8002b14:	009b      	lsls	r3, r3, #2
 8002b16:	4413      	add	r3, r2
 8002b18:	3b23      	subs	r3, #35	; 0x23
 8002b1a:	221f      	movs	r2, #31
 8002b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b20:	43da      	mvns	r2, r3
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	400a      	ands	r2, r1
 8002b28:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	b29b      	uxth	r3, r3
 8002b36:	4618      	mov	r0, r3
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	685a      	ldr	r2, [r3, #4]
 8002b3c:	4613      	mov	r3, r2
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	4413      	add	r3, r2
 8002b42:	3b23      	subs	r3, #35	; 0x23
 8002b44:	fa00 f203 	lsl.w	r2, r0, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	430a      	orrs	r2, r1
 8002b4e:	631a      	str	r2, [r3, #48]	; 0x30
 8002b50:	e023      	b.n	8002b9a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	685a      	ldr	r2, [r3, #4]
 8002b5c:	4613      	mov	r3, r2
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	4413      	add	r3, r2
 8002b62:	3b41      	subs	r3, #65	; 0x41
 8002b64:	221f      	movs	r2, #31
 8002b66:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6a:	43da      	mvns	r2, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	400a      	ands	r2, r1
 8002b72:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	b29b      	uxth	r3, r3
 8002b80:	4618      	mov	r0, r3
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	685a      	ldr	r2, [r3, #4]
 8002b86:	4613      	mov	r3, r2
 8002b88:	009b      	lsls	r3, r3, #2
 8002b8a:	4413      	add	r3, r2
 8002b8c:	3b41      	subs	r3, #65	; 0x41
 8002b8e:	fa00 f203 	lsl.w	r2, r0, r3
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	430a      	orrs	r2, r1
 8002b98:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b9a:	4b29      	ldr	r3, [pc, #164]	; (8002c40 <HAL_ADC_ConfigChannel+0x250>)
 8002b9c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a28      	ldr	r2, [pc, #160]	; (8002c44 <HAL_ADC_ConfigChannel+0x254>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d10f      	bne.n	8002bc8 <HAL_ADC_ConfigChannel+0x1d8>
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	2b12      	cmp	r3, #18
 8002bae:	d10b      	bne.n	8002bc8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a1d      	ldr	r2, [pc, #116]	; (8002c44 <HAL_ADC_ConfigChannel+0x254>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d12b      	bne.n	8002c2a <HAL_ADC_ConfigChannel+0x23a>
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4a1c      	ldr	r2, [pc, #112]	; (8002c48 <HAL_ADC_ConfigChannel+0x258>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d003      	beq.n	8002be4 <HAL_ADC_ConfigChannel+0x1f4>
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	2b11      	cmp	r3, #17
 8002be2:	d122      	bne.n	8002c2a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a11      	ldr	r2, [pc, #68]	; (8002c48 <HAL_ADC_ConfigChannel+0x258>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d111      	bne.n	8002c2a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002c06:	4b11      	ldr	r3, [pc, #68]	; (8002c4c <HAL_ADC_ConfigChannel+0x25c>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a11      	ldr	r2, [pc, #68]	; (8002c50 <HAL_ADC_ConfigChannel+0x260>)
 8002c0c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c10:	0c9a      	lsrs	r2, r3, #18
 8002c12:	4613      	mov	r3, r2
 8002c14:	009b      	lsls	r3, r3, #2
 8002c16:	4413      	add	r3, r2
 8002c18:	005b      	lsls	r3, r3, #1
 8002c1a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002c1c:	e002      	b.n	8002c24 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002c1e:	68bb      	ldr	r3, [r7, #8]
 8002c20:	3b01      	subs	r3, #1
 8002c22:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d1f9      	bne.n	8002c1e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002c32:	2300      	movs	r3, #0
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	3714      	adds	r7, #20
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr
 8002c40:	40012300 	.word	0x40012300
 8002c44:	40012000 	.word	0x40012000
 8002c48:	10000012 	.word	0x10000012
 8002c4c:	20000000 	.word	0x20000000
 8002c50:	431bde83 	.word	0x431bde83

08002c54 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b085      	sub	sp, #20
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c5c:	4b79      	ldr	r3, [pc, #484]	; (8002e44 <ADC_Init+0x1f0>)
 8002c5e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	685a      	ldr	r2, [r3, #4]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	431a      	orrs	r2, r3
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	685a      	ldr	r2, [r3, #4]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002c88:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	6859      	ldr	r1, [r3, #4]
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	691b      	ldr	r3, [r3, #16]
 8002c94:	021a      	lsls	r2, r3, #8
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	430a      	orrs	r2, r1
 8002c9c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	685a      	ldr	r2, [r3, #4]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002cac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	6859      	ldr	r1, [r3, #4]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	689a      	ldr	r2, [r3, #8]
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	430a      	orrs	r2, r1
 8002cbe:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	689a      	ldr	r2, [r3, #8]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002cce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	6899      	ldr	r1, [r3, #8]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	68da      	ldr	r2, [r3, #12]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	430a      	orrs	r2, r1
 8002ce0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ce6:	4a58      	ldr	r2, [pc, #352]	; (8002e48 <ADC_Init+0x1f4>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d022      	beq.n	8002d32 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	689a      	ldr	r2, [r3, #8]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002cfa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	6899      	ldr	r1, [r3, #8]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	430a      	orrs	r2, r1
 8002d0c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	689a      	ldr	r2, [r3, #8]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002d1c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	6899      	ldr	r1, [r3, #8]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	430a      	orrs	r2, r1
 8002d2e:	609a      	str	r2, [r3, #8]
 8002d30:	e00f      	b.n	8002d52 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	689a      	ldr	r2, [r3, #8]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002d40:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	689a      	ldr	r2, [r3, #8]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002d50:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	689a      	ldr	r2, [r3, #8]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f022 0202 	bic.w	r2, r2, #2
 8002d60:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	6899      	ldr	r1, [r3, #8]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	7e1b      	ldrb	r3, [r3, #24]
 8002d6c:	005a      	lsls	r2, r3, #1
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	430a      	orrs	r2, r1
 8002d74:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d01b      	beq.n	8002db8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	685a      	ldr	r2, [r3, #4]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d8e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	685a      	ldr	r2, [r3, #4]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002d9e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	6859      	ldr	r1, [r3, #4]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002daa:	3b01      	subs	r3, #1
 8002dac:	035a      	lsls	r2, r3, #13
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	430a      	orrs	r2, r1
 8002db4:	605a      	str	r2, [r3, #4]
 8002db6:	e007      	b.n	8002dc8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	685a      	ldr	r2, [r3, #4]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002dc6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002dd6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	69db      	ldr	r3, [r3, #28]
 8002de2:	3b01      	subs	r3, #1
 8002de4:	051a      	lsls	r2, r3, #20
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	430a      	orrs	r2, r1
 8002dec:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	689a      	ldr	r2, [r3, #8]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002dfc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	6899      	ldr	r1, [r3, #8]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002e0a:	025a      	lsls	r2, r3, #9
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	430a      	orrs	r2, r1
 8002e12:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	689a      	ldr	r2, [r3, #8]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e22:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	6899      	ldr	r1, [r3, #8]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	695b      	ldr	r3, [r3, #20]
 8002e2e:	029a      	lsls	r2, r3, #10
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	430a      	orrs	r2, r1
 8002e36:	609a      	str	r2, [r3, #8]
}
 8002e38:	bf00      	nop
 8002e3a:	3714      	adds	r7, #20
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr
 8002e44:	40012300 	.word	0x40012300
 8002e48:	0f000001 	.word	0x0f000001

08002e4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b085      	sub	sp, #20
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	f003 0307 	and.w	r3, r3, #7
 8002e5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e5c:	4b0c      	ldr	r3, [pc, #48]	; (8002e90 <__NVIC_SetPriorityGrouping+0x44>)
 8002e5e:	68db      	ldr	r3, [r3, #12]
 8002e60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e62:	68ba      	ldr	r2, [r7, #8]
 8002e64:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002e68:	4013      	ands	r3, r2
 8002e6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e74:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002e78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e7e:	4a04      	ldr	r2, [pc, #16]	; (8002e90 <__NVIC_SetPriorityGrouping+0x44>)
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	60d3      	str	r3, [r2, #12]
}
 8002e84:	bf00      	nop
 8002e86:	3714      	adds	r7, #20
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr
 8002e90:	e000ed00 	.word	0xe000ed00

08002e94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e94:	b480      	push	{r7}
 8002e96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e98:	4b04      	ldr	r3, [pc, #16]	; (8002eac <__NVIC_GetPriorityGrouping+0x18>)
 8002e9a:	68db      	ldr	r3, [r3, #12]
 8002e9c:	0a1b      	lsrs	r3, r3, #8
 8002e9e:	f003 0307 	and.w	r3, r3, #7
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eaa:	4770      	bx	lr
 8002eac:	e000ed00 	.word	0xe000ed00

08002eb0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b083      	sub	sp, #12
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002eba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	db0b      	blt.n	8002eda <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ec2:	79fb      	ldrb	r3, [r7, #7]
 8002ec4:	f003 021f 	and.w	r2, r3, #31
 8002ec8:	4907      	ldr	r1, [pc, #28]	; (8002ee8 <__NVIC_EnableIRQ+0x38>)
 8002eca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ece:	095b      	lsrs	r3, r3, #5
 8002ed0:	2001      	movs	r0, #1
 8002ed2:	fa00 f202 	lsl.w	r2, r0, r2
 8002ed6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002eda:	bf00      	nop
 8002edc:	370c      	adds	r7, #12
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee4:	4770      	bx	lr
 8002ee6:	bf00      	nop
 8002ee8:	e000e100 	.word	0xe000e100

08002eec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b083      	sub	sp, #12
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	6039      	str	r1, [r7, #0]
 8002ef6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ef8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	db0a      	blt.n	8002f16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	b2da      	uxtb	r2, r3
 8002f04:	490c      	ldr	r1, [pc, #48]	; (8002f38 <__NVIC_SetPriority+0x4c>)
 8002f06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f0a:	0112      	lsls	r2, r2, #4
 8002f0c:	b2d2      	uxtb	r2, r2
 8002f0e:	440b      	add	r3, r1
 8002f10:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f14:	e00a      	b.n	8002f2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	b2da      	uxtb	r2, r3
 8002f1a:	4908      	ldr	r1, [pc, #32]	; (8002f3c <__NVIC_SetPriority+0x50>)
 8002f1c:	79fb      	ldrb	r3, [r7, #7]
 8002f1e:	f003 030f 	and.w	r3, r3, #15
 8002f22:	3b04      	subs	r3, #4
 8002f24:	0112      	lsls	r2, r2, #4
 8002f26:	b2d2      	uxtb	r2, r2
 8002f28:	440b      	add	r3, r1
 8002f2a:	761a      	strb	r2, [r3, #24]
}
 8002f2c:	bf00      	nop
 8002f2e:	370c      	adds	r7, #12
 8002f30:	46bd      	mov	sp, r7
 8002f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f36:	4770      	bx	lr
 8002f38:	e000e100 	.word	0xe000e100
 8002f3c:	e000ed00 	.word	0xe000ed00

08002f40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b089      	sub	sp, #36	; 0x24
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	60f8      	str	r0, [r7, #12]
 8002f48:	60b9      	str	r1, [r7, #8]
 8002f4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	f003 0307 	and.w	r3, r3, #7
 8002f52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f54:	69fb      	ldr	r3, [r7, #28]
 8002f56:	f1c3 0307 	rsb	r3, r3, #7
 8002f5a:	2b04      	cmp	r3, #4
 8002f5c:	bf28      	it	cs
 8002f5e:	2304      	movcs	r3, #4
 8002f60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f62:	69fb      	ldr	r3, [r7, #28]
 8002f64:	3304      	adds	r3, #4
 8002f66:	2b06      	cmp	r3, #6
 8002f68:	d902      	bls.n	8002f70 <NVIC_EncodePriority+0x30>
 8002f6a:	69fb      	ldr	r3, [r7, #28]
 8002f6c:	3b03      	subs	r3, #3
 8002f6e:	e000      	b.n	8002f72 <NVIC_EncodePriority+0x32>
 8002f70:	2300      	movs	r3, #0
 8002f72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f74:	f04f 32ff 	mov.w	r2, #4294967295
 8002f78:	69bb      	ldr	r3, [r7, #24]
 8002f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7e:	43da      	mvns	r2, r3
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	401a      	ands	r2, r3
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f88:	f04f 31ff 	mov.w	r1, #4294967295
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f92:	43d9      	mvns	r1, r3
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f98:	4313      	orrs	r3, r2
         );
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	3724      	adds	r7, #36	; 0x24
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa4:	4770      	bx	lr
	...

08002fa8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b082      	sub	sp, #8
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	3b01      	subs	r3, #1
 8002fb4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002fb8:	d301      	bcc.n	8002fbe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e00f      	b.n	8002fde <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fbe:	4a0a      	ldr	r2, [pc, #40]	; (8002fe8 <SysTick_Config+0x40>)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	3b01      	subs	r3, #1
 8002fc4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fc6:	210f      	movs	r1, #15
 8002fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8002fcc:	f7ff ff8e 	bl	8002eec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fd0:	4b05      	ldr	r3, [pc, #20]	; (8002fe8 <SysTick_Config+0x40>)
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fd6:	4b04      	ldr	r3, [pc, #16]	; (8002fe8 <SysTick_Config+0x40>)
 8002fd8:	2207      	movs	r2, #7
 8002fda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fdc:	2300      	movs	r3, #0
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3708      	adds	r7, #8
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	bf00      	nop
 8002fe8:	e000e010 	.word	0xe000e010

08002fec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b082      	sub	sp, #8
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ff4:	6878      	ldr	r0, [r7, #4]
 8002ff6:	f7ff ff29 	bl	8002e4c <__NVIC_SetPriorityGrouping>
}
 8002ffa:	bf00      	nop
 8002ffc:	3708      	adds	r7, #8
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}

08003002 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003002:	b580      	push	{r7, lr}
 8003004:	b086      	sub	sp, #24
 8003006:	af00      	add	r7, sp, #0
 8003008:	4603      	mov	r3, r0
 800300a:	60b9      	str	r1, [r7, #8]
 800300c:	607a      	str	r2, [r7, #4]
 800300e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003010:	2300      	movs	r3, #0
 8003012:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003014:	f7ff ff3e 	bl	8002e94 <__NVIC_GetPriorityGrouping>
 8003018:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800301a:	687a      	ldr	r2, [r7, #4]
 800301c:	68b9      	ldr	r1, [r7, #8]
 800301e:	6978      	ldr	r0, [r7, #20]
 8003020:	f7ff ff8e 	bl	8002f40 <NVIC_EncodePriority>
 8003024:	4602      	mov	r2, r0
 8003026:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800302a:	4611      	mov	r1, r2
 800302c:	4618      	mov	r0, r3
 800302e:	f7ff ff5d 	bl	8002eec <__NVIC_SetPriority>
}
 8003032:	bf00      	nop
 8003034:	3718      	adds	r7, #24
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}

0800303a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800303a:	b580      	push	{r7, lr}
 800303c:	b082      	sub	sp, #8
 800303e:	af00      	add	r7, sp, #0
 8003040:	4603      	mov	r3, r0
 8003042:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003044:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003048:	4618      	mov	r0, r3
 800304a:	f7ff ff31 	bl	8002eb0 <__NVIC_EnableIRQ>
}
 800304e:	bf00      	nop
 8003050:	3708      	adds	r7, #8
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}

08003056 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003056:	b580      	push	{r7, lr}
 8003058:	b082      	sub	sp, #8
 800305a:	af00      	add	r7, sp, #0
 800305c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	f7ff ffa2 	bl	8002fa8 <SysTick_Config>
 8003064:	4603      	mov	r3, r0
}
 8003066:	4618      	mov	r0, r3
 8003068:	3708      	adds	r7, #8
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}
	...

08003070 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003070:	b480      	push	{r7}
 8003072:	b089      	sub	sp, #36	; 0x24
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
 8003078:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800307a:	2300      	movs	r3, #0
 800307c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800307e:	2300      	movs	r3, #0
 8003080:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003082:	2300      	movs	r3, #0
 8003084:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003086:	2300      	movs	r3, #0
 8003088:	61fb      	str	r3, [r7, #28]
 800308a:	e165      	b.n	8003358 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800308c:	2201      	movs	r2, #1
 800308e:	69fb      	ldr	r3, [r7, #28]
 8003090:	fa02 f303 	lsl.w	r3, r2, r3
 8003094:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	697a      	ldr	r2, [r7, #20]
 800309c:	4013      	ands	r3, r2
 800309e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80030a0:	693a      	ldr	r2, [r7, #16]
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	429a      	cmp	r2, r3
 80030a6:	f040 8154 	bne.w	8003352 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	f003 0303 	and.w	r3, r3, #3
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d005      	beq.n	80030c2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80030be:	2b02      	cmp	r3, #2
 80030c0:	d130      	bne.n	8003124 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80030c8:	69fb      	ldr	r3, [r7, #28]
 80030ca:	005b      	lsls	r3, r3, #1
 80030cc:	2203      	movs	r2, #3
 80030ce:	fa02 f303 	lsl.w	r3, r2, r3
 80030d2:	43db      	mvns	r3, r3
 80030d4:	69ba      	ldr	r2, [r7, #24]
 80030d6:	4013      	ands	r3, r2
 80030d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	68da      	ldr	r2, [r3, #12]
 80030de:	69fb      	ldr	r3, [r7, #28]
 80030e0:	005b      	lsls	r3, r3, #1
 80030e2:	fa02 f303 	lsl.w	r3, r2, r3
 80030e6:	69ba      	ldr	r2, [r7, #24]
 80030e8:	4313      	orrs	r3, r2
 80030ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	69ba      	ldr	r2, [r7, #24]
 80030f0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80030f8:	2201      	movs	r2, #1
 80030fa:	69fb      	ldr	r3, [r7, #28]
 80030fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003100:	43db      	mvns	r3, r3
 8003102:	69ba      	ldr	r2, [r7, #24]
 8003104:	4013      	ands	r3, r2
 8003106:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	091b      	lsrs	r3, r3, #4
 800310e:	f003 0201 	and.w	r2, r3, #1
 8003112:	69fb      	ldr	r3, [r7, #28]
 8003114:	fa02 f303 	lsl.w	r3, r2, r3
 8003118:	69ba      	ldr	r2, [r7, #24]
 800311a:	4313      	orrs	r3, r2
 800311c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	69ba      	ldr	r2, [r7, #24]
 8003122:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	f003 0303 	and.w	r3, r3, #3
 800312c:	2b03      	cmp	r3, #3
 800312e:	d017      	beq.n	8003160 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	68db      	ldr	r3, [r3, #12]
 8003134:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003136:	69fb      	ldr	r3, [r7, #28]
 8003138:	005b      	lsls	r3, r3, #1
 800313a:	2203      	movs	r2, #3
 800313c:	fa02 f303 	lsl.w	r3, r2, r3
 8003140:	43db      	mvns	r3, r3
 8003142:	69ba      	ldr	r2, [r7, #24]
 8003144:	4013      	ands	r3, r2
 8003146:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	689a      	ldr	r2, [r3, #8]
 800314c:	69fb      	ldr	r3, [r7, #28]
 800314e:	005b      	lsls	r3, r3, #1
 8003150:	fa02 f303 	lsl.w	r3, r2, r3
 8003154:	69ba      	ldr	r2, [r7, #24]
 8003156:	4313      	orrs	r3, r2
 8003158:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	69ba      	ldr	r2, [r7, #24]
 800315e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	f003 0303 	and.w	r3, r3, #3
 8003168:	2b02      	cmp	r3, #2
 800316a:	d123      	bne.n	80031b4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800316c:	69fb      	ldr	r3, [r7, #28]
 800316e:	08da      	lsrs	r2, r3, #3
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	3208      	adds	r2, #8
 8003174:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003178:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800317a:	69fb      	ldr	r3, [r7, #28]
 800317c:	f003 0307 	and.w	r3, r3, #7
 8003180:	009b      	lsls	r3, r3, #2
 8003182:	220f      	movs	r2, #15
 8003184:	fa02 f303 	lsl.w	r3, r2, r3
 8003188:	43db      	mvns	r3, r3
 800318a:	69ba      	ldr	r2, [r7, #24]
 800318c:	4013      	ands	r3, r2
 800318e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	691a      	ldr	r2, [r3, #16]
 8003194:	69fb      	ldr	r3, [r7, #28]
 8003196:	f003 0307 	and.w	r3, r3, #7
 800319a:	009b      	lsls	r3, r3, #2
 800319c:	fa02 f303 	lsl.w	r3, r2, r3
 80031a0:	69ba      	ldr	r2, [r7, #24]
 80031a2:	4313      	orrs	r3, r2
 80031a4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80031a6:	69fb      	ldr	r3, [r7, #28]
 80031a8:	08da      	lsrs	r2, r3, #3
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	3208      	adds	r2, #8
 80031ae:	69b9      	ldr	r1, [r7, #24]
 80031b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80031ba:	69fb      	ldr	r3, [r7, #28]
 80031bc:	005b      	lsls	r3, r3, #1
 80031be:	2203      	movs	r2, #3
 80031c0:	fa02 f303 	lsl.w	r3, r2, r3
 80031c4:	43db      	mvns	r3, r3
 80031c6:	69ba      	ldr	r2, [r7, #24]
 80031c8:	4013      	ands	r3, r2
 80031ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	f003 0203 	and.w	r2, r3, #3
 80031d4:	69fb      	ldr	r3, [r7, #28]
 80031d6:	005b      	lsls	r3, r3, #1
 80031d8:	fa02 f303 	lsl.w	r3, r2, r3
 80031dc:	69ba      	ldr	r2, [r7, #24]
 80031de:	4313      	orrs	r3, r2
 80031e0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	69ba      	ldr	r2, [r7, #24]
 80031e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	f000 80ae 	beq.w	8003352 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031f6:	2300      	movs	r3, #0
 80031f8:	60fb      	str	r3, [r7, #12]
 80031fa:	4b5d      	ldr	r3, [pc, #372]	; (8003370 <HAL_GPIO_Init+0x300>)
 80031fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031fe:	4a5c      	ldr	r2, [pc, #368]	; (8003370 <HAL_GPIO_Init+0x300>)
 8003200:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003204:	6453      	str	r3, [r2, #68]	; 0x44
 8003206:	4b5a      	ldr	r3, [pc, #360]	; (8003370 <HAL_GPIO_Init+0x300>)
 8003208:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800320a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800320e:	60fb      	str	r3, [r7, #12]
 8003210:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003212:	4a58      	ldr	r2, [pc, #352]	; (8003374 <HAL_GPIO_Init+0x304>)
 8003214:	69fb      	ldr	r3, [r7, #28]
 8003216:	089b      	lsrs	r3, r3, #2
 8003218:	3302      	adds	r3, #2
 800321a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800321e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003220:	69fb      	ldr	r3, [r7, #28]
 8003222:	f003 0303 	and.w	r3, r3, #3
 8003226:	009b      	lsls	r3, r3, #2
 8003228:	220f      	movs	r2, #15
 800322a:	fa02 f303 	lsl.w	r3, r2, r3
 800322e:	43db      	mvns	r3, r3
 8003230:	69ba      	ldr	r2, [r7, #24]
 8003232:	4013      	ands	r3, r2
 8003234:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	4a4f      	ldr	r2, [pc, #316]	; (8003378 <HAL_GPIO_Init+0x308>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d025      	beq.n	800328a <HAL_GPIO_Init+0x21a>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	4a4e      	ldr	r2, [pc, #312]	; (800337c <HAL_GPIO_Init+0x30c>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d01f      	beq.n	8003286 <HAL_GPIO_Init+0x216>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	4a4d      	ldr	r2, [pc, #308]	; (8003380 <HAL_GPIO_Init+0x310>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d019      	beq.n	8003282 <HAL_GPIO_Init+0x212>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	4a4c      	ldr	r2, [pc, #304]	; (8003384 <HAL_GPIO_Init+0x314>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d013      	beq.n	800327e <HAL_GPIO_Init+0x20e>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	4a4b      	ldr	r2, [pc, #300]	; (8003388 <HAL_GPIO_Init+0x318>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d00d      	beq.n	800327a <HAL_GPIO_Init+0x20a>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	4a4a      	ldr	r2, [pc, #296]	; (800338c <HAL_GPIO_Init+0x31c>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d007      	beq.n	8003276 <HAL_GPIO_Init+0x206>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	4a49      	ldr	r2, [pc, #292]	; (8003390 <HAL_GPIO_Init+0x320>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d101      	bne.n	8003272 <HAL_GPIO_Init+0x202>
 800326e:	2306      	movs	r3, #6
 8003270:	e00c      	b.n	800328c <HAL_GPIO_Init+0x21c>
 8003272:	2307      	movs	r3, #7
 8003274:	e00a      	b.n	800328c <HAL_GPIO_Init+0x21c>
 8003276:	2305      	movs	r3, #5
 8003278:	e008      	b.n	800328c <HAL_GPIO_Init+0x21c>
 800327a:	2304      	movs	r3, #4
 800327c:	e006      	b.n	800328c <HAL_GPIO_Init+0x21c>
 800327e:	2303      	movs	r3, #3
 8003280:	e004      	b.n	800328c <HAL_GPIO_Init+0x21c>
 8003282:	2302      	movs	r3, #2
 8003284:	e002      	b.n	800328c <HAL_GPIO_Init+0x21c>
 8003286:	2301      	movs	r3, #1
 8003288:	e000      	b.n	800328c <HAL_GPIO_Init+0x21c>
 800328a:	2300      	movs	r3, #0
 800328c:	69fa      	ldr	r2, [r7, #28]
 800328e:	f002 0203 	and.w	r2, r2, #3
 8003292:	0092      	lsls	r2, r2, #2
 8003294:	4093      	lsls	r3, r2
 8003296:	69ba      	ldr	r2, [r7, #24]
 8003298:	4313      	orrs	r3, r2
 800329a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800329c:	4935      	ldr	r1, [pc, #212]	; (8003374 <HAL_GPIO_Init+0x304>)
 800329e:	69fb      	ldr	r3, [r7, #28]
 80032a0:	089b      	lsrs	r3, r3, #2
 80032a2:	3302      	adds	r3, #2
 80032a4:	69ba      	ldr	r2, [r7, #24]
 80032a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80032aa:	4b3a      	ldr	r3, [pc, #232]	; (8003394 <HAL_GPIO_Init+0x324>)
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	43db      	mvns	r3, r3
 80032b4:	69ba      	ldr	r2, [r7, #24]
 80032b6:	4013      	ands	r3, r2
 80032b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d003      	beq.n	80032ce <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80032c6:	69ba      	ldr	r2, [r7, #24]
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	4313      	orrs	r3, r2
 80032cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80032ce:	4a31      	ldr	r2, [pc, #196]	; (8003394 <HAL_GPIO_Init+0x324>)
 80032d0:	69bb      	ldr	r3, [r7, #24]
 80032d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80032d4:	4b2f      	ldr	r3, [pc, #188]	; (8003394 <HAL_GPIO_Init+0x324>)
 80032d6:	68db      	ldr	r3, [r3, #12]
 80032d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	43db      	mvns	r3, r3
 80032de:	69ba      	ldr	r2, [r7, #24]
 80032e0:	4013      	ands	r3, r2
 80032e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d003      	beq.n	80032f8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80032f0:	69ba      	ldr	r2, [r7, #24]
 80032f2:	693b      	ldr	r3, [r7, #16]
 80032f4:	4313      	orrs	r3, r2
 80032f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80032f8:	4a26      	ldr	r2, [pc, #152]	; (8003394 <HAL_GPIO_Init+0x324>)
 80032fa:	69bb      	ldr	r3, [r7, #24]
 80032fc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80032fe:	4b25      	ldr	r3, [pc, #148]	; (8003394 <HAL_GPIO_Init+0x324>)
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	43db      	mvns	r3, r3
 8003308:	69ba      	ldr	r2, [r7, #24]
 800330a:	4013      	ands	r3, r2
 800330c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003316:	2b00      	cmp	r3, #0
 8003318:	d003      	beq.n	8003322 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800331a:	69ba      	ldr	r2, [r7, #24]
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	4313      	orrs	r3, r2
 8003320:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003322:	4a1c      	ldr	r2, [pc, #112]	; (8003394 <HAL_GPIO_Init+0x324>)
 8003324:	69bb      	ldr	r3, [r7, #24]
 8003326:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003328:	4b1a      	ldr	r3, [pc, #104]	; (8003394 <HAL_GPIO_Init+0x324>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	43db      	mvns	r3, r3
 8003332:	69ba      	ldr	r2, [r7, #24]
 8003334:	4013      	ands	r3, r2
 8003336:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003340:	2b00      	cmp	r3, #0
 8003342:	d003      	beq.n	800334c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003344:	69ba      	ldr	r2, [r7, #24]
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	4313      	orrs	r3, r2
 800334a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800334c:	4a11      	ldr	r2, [pc, #68]	; (8003394 <HAL_GPIO_Init+0x324>)
 800334e:	69bb      	ldr	r3, [r7, #24]
 8003350:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003352:	69fb      	ldr	r3, [r7, #28]
 8003354:	3301      	adds	r3, #1
 8003356:	61fb      	str	r3, [r7, #28]
 8003358:	69fb      	ldr	r3, [r7, #28]
 800335a:	2b0f      	cmp	r3, #15
 800335c:	f67f ae96 	bls.w	800308c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003360:	bf00      	nop
 8003362:	bf00      	nop
 8003364:	3724      	adds	r7, #36	; 0x24
 8003366:	46bd      	mov	sp, r7
 8003368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336c:	4770      	bx	lr
 800336e:	bf00      	nop
 8003370:	40023800 	.word	0x40023800
 8003374:	40013800 	.word	0x40013800
 8003378:	40020000 	.word	0x40020000
 800337c:	40020400 	.word	0x40020400
 8003380:	40020800 	.word	0x40020800
 8003384:	40020c00 	.word	0x40020c00
 8003388:	40021000 	.word	0x40021000
 800338c:	40021400 	.word	0x40021400
 8003390:	40021800 	.word	0x40021800
 8003394:	40013c00 	.word	0x40013c00

08003398 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003398:	b480      	push	{r7}
 800339a:	b085      	sub	sp, #20
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
 80033a0:	460b      	mov	r3, r1
 80033a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	691a      	ldr	r2, [r3, #16]
 80033a8:	887b      	ldrh	r3, [r7, #2]
 80033aa:	4013      	ands	r3, r2
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d002      	beq.n	80033b6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80033b0:	2301      	movs	r3, #1
 80033b2:	73fb      	strb	r3, [r7, #15]
 80033b4:	e001      	b.n	80033ba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80033b6:	2300      	movs	r3, #0
 80033b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80033ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80033bc:	4618      	mov	r0, r3
 80033be:	3714      	adds	r7, #20
 80033c0:	46bd      	mov	sp, r7
 80033c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c6:	4770      	bx	lr

080033c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b083      	sub	sp, #12
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
 80033d0:	460b      	mov	r3, r1
 80033d2:	807b      	strh	r3, [r7, #2]
 80033d4:	4613      	mov	r3, r2
 80033d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80033d8:	787b      	ldrb	r3, [r7, #1]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d003      	beq.n	80033e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033de:	887a      	ldrh	r2, [r7, #2]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80033e4:	e003      	b.n	80033ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80033e6:	887b      	ldrh	r3, [r7, #2]
 80033e8:	041a      	lsls	r2, r3, #16
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	619a      	str	r2, [r3, #24]
}
 80033ee:	bf00      	nop
 80033f0:	370c      	adds	r7, #12
 80033f2:	46bd      	mov	sp, r7
 80033f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f8:	4770      	bx	lr
	...

080033fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b084      	sub	sp, #16
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d101      	bne.n	800340e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	e12b      	b.n	8003666 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003414:	b2db      	uxtb	r3, r3
 8003416:	2b00      	cmp	r3, #0
 8003418:	d106      	bne.n	8003428 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2200      	movs	r2, #0
 800341e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f7fe fe00 	bl	8002028 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2224      	movs	r2, #36	; 0x24
 800342c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	681a      	ldr	r2, [r3, #0]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f022 0201 	bic.w	r2, r2, #1
 800343e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	681a      	ldr	r2, [r3, #0]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800344e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800345e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003460:	f001 fccc 	bl	8004dfc <HAL_RCC_GetPCLK1Freq>
 8003464:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	4a81      	ldr	r2, [pc, #516]	; (8003670 <HAL_I2C_Init+0x274>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d807      	bhi.n	8003480 <HAL_I2C_Init+0x84>
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	4a80      	ldr	r2, [pc, #512]	; (8003674 <HAL_I2C_Init+0x278>)
 8003474:	4293      	cmp	r3, r2
 8003476:	bf94      	ite	ls
 8003478:	2301      	movls	r3, #1
 800347a:	2300      	movhi	r3, #0
 800347c:	b2db      	uxtb	r3, r3
 800347e:	e006      	b.n	800348e <HAL_I2C_Init+0x92>
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	4a7d      	ldr	r2, [pc, #500]	; (8003678 <HAL_I2C_Init+0x27c>)
 8003484:	4293      	cmp	r3, r2
 8003486:	bf94      	ite	ls
 8003488:	2301      	movls	r3, #1
 800348a:	2300      	movhi	r3, #0
 800348c:	b2db      	uxtb	r3, r3
 800348e:	2b00      	cmp	r3, #0
 8003490:	d001      	beq.n	8003496 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	e0e7      	b.n	8003666 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	4a78      	ldr	r2, [pc, #480]	; (800367c <HAL_I2C_Init+0x280>)
 800349a:	fba2 2303 	umull	r2, r3, r2, r3
 800349e:	0c9b      	lsrs	r3, r3, #18
 80034a0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	68ba      	ldr	r2, [r7, #8]
 80034b2:	430a      	orrs	r2, r1
 80034b4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	6a1b      	ldr	r3, [r3, #32]
 80034bc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	4a6a      	ldr	r2, [pc, #424]	; (8003670 <HAL_I2C_Init+0x274>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d802      	bhi.n	80034d0 <HAL_I2C_Init+0xd4>
 80034ca:	68bb      	ldr	r3, [r7, #8]
 80034cc:	3301      	adds	r3, #1
 80034ce:	e009      	b.n	80034e4 <HAL_I2C_Init+0xe8>
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80034d6:	fb02 f303 	mul.w	r3, r2, r3
 80034da:	4a69      	ldr	r2, [pc, #420]	; (8003680 <HAL_I2C_Init+0x284>)
 80034dc:	fba2 2303 	umull	r2, r3, r2, r3
 80034e0:	099b      	lsrs	r3, r3, #6
 80034e2:	3301      	adds	r3, #1
 80034e4:	687a      	ldr	r2, [r7, #4]
 80034e6:	6812      	ldr	r2, [r2, #0]
 80034e8:	430b      	orrs	r3, r1
 80034ea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	69db      	ldr	r3, [r3, #28]
 80034f2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80034f6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	495c      	ldr	r1, [pc, #368]	; (8003670 <HAL_I2C_Init+0x274>)
 8003500:	428b      	cmp	r3, r1
 8003502:	d819      	bhi.n	8003538 <HAL_I2C_Init+0x13c>
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	1e59      	subs	r1, r3, #1
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	005b      	lsls	r3, r3, #1
 800350e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003512:	1c59      	adds	r1, r3, #1
 8003514:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003518:	400b      	ands	r3, r1
 800351a:	2b00      	cmp	r3, #0
 800351c:	d00a      	beq.n	8003534 <HAL_I2C_Init+0x138>
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	1e59      	subs	r1, r3, #1
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	005b      	lsls	r3, r3, #1
 8003528:	fbb1 f3f3 	udiv	r3, r1, r3
 800352c:	3301      	adds	r3, #1
 800352e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003532:	e051      	b.n	80035d8 <HAL_I2C_Init+0x1dc>
 8003534:	2304      	movs	r3, #4
 8003536:	e04f      	b.n	80035d8 <HAL_I2C_Init+0x1dc>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d111      	bne.n	8003564 <HAL_I2C_Init+0x168>
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	1e58      	subs	r0, r3, #1
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6859      	ldr	r1, [r3, #4]
 8003548:	460b      	mov	r3, r1
 800354a:	005b      	lsls	r3, r3, #1
 800354c:	440b      	add	r3, r1
 800354e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003552:	3301      	adds	r3, #1
 8003554:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003558:	2b00      	cmp	r3, #0
 800355a:	bf0c      	ite	eq
 800355c:	2301      	moveq	r3, #1
 800355e:	2300      	movne	r3, #0
 8003560:	b2db      	uxtb	r3, r3
 8003562:	e012      	b.n	800358a <HAL_I2C_Init+0x18e>
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	1e58      	subs	r0, r3, #1
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6859      	ldr	r1, [r3, #4]
 800356c:	460b      	mov	r3, r1
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	440b      	add	r3, r1
 8003572:	0099      	lsls	r1, r3, #2
 8003574:	440b      	add	r3, r1
 8003576:	fbb0 f3f3 	udiv	r3, r0, r3
 800357a:	3301      	adds	r3, #1
 800357c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003580:	2b00      	cmp	r3, #0
 8003582:	bf0c      	ite	eq
 8003584:	2301      	moveq	r3, #1
 8003586:	2300      	movne	r3, #0
 8003588:	b2db      	uxtb	r3, r3
 800358a:	2b00      	cmp	r3, #0
 800358c:	d001      	beq.n	8003592 <HAL_I2C_Init+0x196>
 800358e:	2301      	movs	r3, #1
 8003590:	e022      	b.n	80035d8 <HAL_I2C_Init+0x1dc>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d10e      	bne.n	80035b8 <HAL_I2C_Init+0x1bc>
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	1e58      	subs	r0, r3, #1
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6859      	ldr	r1, [r3, #4]
 80035a2:	460b      	mov	r3, r1
 80035a4:	005b      	lsls	r3, r3, #1
 80035a6:	440b      	add	r3, r1
 80035a8:	fbb0 f3f3 	udiv	r3, r0, r3
 80035ac:	3301      	adds	r3, #1
 80035ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80035b6:	e00f      	b.n	80035d8 <HAL_I2C_Init+0x1dc>
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	1e58      	subs	r0, r3, #1
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6859      	ldr	r1, [r3, #4]
 80035c0:	460b      	mov	r3, r1
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	440b      	add	r3, r1
 80035c6:	0099      	lsls	r1, r3, #2
 80035c8:	440b      	add	r3, r1
 80035ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80035ce:	3301      	adds	r3, #1
 80035d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035d4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80035d8:	6879      	ldr	r1, [r7, #4]
 80035da:	6809      	ldr	r1, [r1, #0]
 80035dc:	4313      	orrs	r3, r2
 80035de:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	69da      	ldr	r2, [r3, #28]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6a1b      	ldr	r3, [r3, #32]
 80035f2:	431a      	orrs	r2, r3
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	430a      	orrs	r2, r1
 80035fa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003606:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800360a:	687a      	ldr	r2, [r7, #4]
 800360c:	6911      	ldr	r1, [r2, #16]
 800360e:	687a      	ldr	r2, [r7, #4]
 8003610:	68d2      	ldr	r2, [r2, #12]
 8003612:	4311      	orrs	r1, r2
 8003614:	687a      	ldr	r2, [r7, #4]
 8003616:	6812      	ldr	r2, [r2, #0]
 8003618:	430b      	orrs	r3, r1
 800361a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	68db      	ldr	r3, [r3, #12]
 8003622:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	695a      	ldr	r2, [r3, #20]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	699b      	ldr	r3, [r3, #24]
 800362e:	431a      	orrs	r2, r3
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	430a      	orrs	r2, r1
 8003636:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f042 0201 	orr.w	r2, r2, #1
 8003646:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2200      	movs	r2, #0
 800364c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2220      	movs	r2, #32
 8003652:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2200      	movs	r2, #0
 800365a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2200      	movs	r2, #0
 8003660:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003664:	2300      	movs	r3, #0
}
 8003666:	4618      	mov	r0, r3
 8003668:	3710      	adds	r7, #16
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	000186a0 	.word	0x000186a0
 8003674:	001e847f 	.word	0x001e847f
 8003678:	003d08ff 	.word	0x003d08ff
 800367c:	431bde83 	.word	0x431bde83
 8003680:	10624dd3 	.word	0x10624dd3

08003684 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003684:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003686:	b08f      	sub	sp, #60	; 0x3c
 8003688:	af0a      	add	r7, sp, #40	; 0x28
 800368a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d101      	bne.n	8003696 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e116      	b.n	80038c4 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80036a2:	b2db      	uxtb	r3, r3
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d106      	bne.n	80036b6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2200      	movs	r2, #0
 80036ac:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80036b0:	6878      	ldr	r0, [r7, #4]
 80036b2:	f007 faf7 	bl	800aca4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2203      	movs	r2, #3
 80036ba:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d102      	bne.n	80036d0 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2200      	movs	r2, #0
 80036ce:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4618      	mov	r0, r3
 80036d6:	f003 fda8 	bl	800722a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	603b      	str	r3, [r7, #0]
 80036e0:	687e      	ldr	r6, [r7, #4]
 80036e2:	466d      	mov	r5, sp
 80036e4:	f106 0410 	add.w	r4, r6, #16
 80036e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80036ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80036ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80036ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80036f0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80036f4:	e885 0003 	stmia.w	r5, {r0, r1}
 80036f8:	1d33      	adds	r3, r6, #4
 80036fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80036fc:	6838      	ldr	r0, [r7, #0]
 80036fe:	f003 fc7f 	bl	8007000 <USB_CoreInit>
 8003702:	4603      	mov	r3, r0
 8003704:	2b00      	cmp	r3, #0
 8003706:	d005      	beq.n	8003714 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2202      	movs	r2, #2
 800370c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	e0d7      	b.n	80038c4 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	2100      	movs	r1, #0
 800371a:	4618      	mov	r0, r3
 800371c:	f003 fd96 	bl	800724c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003720:	2300      	movs	r3, #0
 8003722:	73fb      	strb	r3, [r7, #15]
 8003724:	e04a      	b.n	80037bc <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003726:	7bfa      	ldrb	r2, [r7, #15]
 8003728:	6879      	ldr	r1, [r7, #4]
 800372a:	4613      	mov	r3, r2
 800372c:	00db      	lsls	r3, r3, #3
 800372e:	4413      	add	r3, r2
 8003730:	009b      	lsls	r3, r3, #2
 8003732:	440b      	add	r3, r1
 8003734:	333d      	adds	r3, #61	; 0x3d
 8003736:	2201      	movs	r2, #1
 8003738:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800373a:	7bfa      	ldrb	r2, [r7, #15]
 800373c:	6879      	ldr	r1, [r7, #4]
 800373e:	4613      	mov	r3, r2
 8003740:	00db      	lsls	r3, r3, #3
 8003742:	4413      	add	r3, r2
 8003744:	009b      	lsls	r3, r3, #2
 8003746:	440b      	add	r3, r1
 8003748:	333c      	adds	r3, #60	; 0x3c
 800374a:	7bfa      	ldrb	r2, [r7, #15]
 800374c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800374e:	7bfa      	ldrb	r2, [r7, #15]
 8003750:	7bfb      	ldrb	r3, [r7, #15]
 8003752:	b298      	uxth	r0, r3
 8003754:	6879      	ldr	r1, [r7, #4]
 8003756:	4613      	mov	r3, r2
 8003758:	00db      	lsls	r3, r3, #3
 800375a:	4413      	add	r3, r2
 800375c:	009b      	lsls	r3, r3, #2
 800375e:	440b      	add	r3, r1
 8003760:	3344      	adds	r3, #68	; 0x44
 8003762:	4602      	mov	r2, r0
 8003764:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003766:	7bfa      	ldrb	r2, [r7, #15]
 8003768:	6879      	ldr	r1, [r7, #4]
 800376a:	4613      	mov	r3, r2
 800376c:	00db      	lsls	r3, r3, #3
 800376e:	4413      	add	r3, r2
 8003770:	009b      	lsls	r3, r3, #2
 8003772:	440b      	add	r3, r1
 8003774:	3340      	adds	r3, #64	; 0x40
 8003776:	2200      	movs	r2, #0
 8003778:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800377a:	7bfa      	ldrb	r2, [r7, #15]
 800377c:	6879      	ldr	r1, [r7, #4]
 800377e:	4613      	mov	r3, r2
 8003780:	00db      	lsls	r3, r3, #3
 8003782:	4413      	add	r3, r2
 8003784:	009b      	lsls	r3, r3, #2
 8003786:	440b      	add	r3, r1
 8003788:	3348      	adds	r3, #72	; 0x48
 800378a:	2200      	movs	r2, #0
 800378c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800378e:	7bfa      	ldrb	r2, [r7, #15]
 8003790:	6879      	ldr	r1, [r7, #4]
 8003792:	4613      	mov	r3, r2
 8003794:	00db      	lsls	r3, r3, #3
 8003796:	4413      	add	r3, r2
 8003798:	009b      	lsls	r3, r3, #2
 800379a:	440b      	add	r3, r1
 800379c:	334c      	adds	r3, #76	; 0x4c
 800379e:	2200      	movs	r2, #0
 80037a0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80037a2:	7bfa      	ldrb	r2, [r7, #15]
 80037a4:	6879      	ldr	r1, [r7, #4]
 80037a6:	4613      	mov	r3, r2
 80037a8:	00db      	lsls	r3, r3, #3
 80037aa:	4413      	add	r3, r2
 80037ac:	009b      	lsls	r3, r3, #2
 80037ae:	440b      	add	r3, r1
 80037b0:	3354      	adds	r3, #84	; 0x54
 80037b2:	2200      	movs	r2, #0
 80037b4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80037b6:	7bfb      	ldrb	r3, [r7, #15]
 80037b8:	3301      	adds	r3, #1
 80037ba:	73fb      	strb	r3, [r7, #15]
 80037bc:	7bfa      	ldrb	r2, [r7, #15]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	429a      	cmp	r2, r3
 80037c4:	d3af      	bcc.n	8003726 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80037c6:	2300      	movs	r3, #0
 80037c8:	73fb      	strb	r3, [r7, #15]
 80037ca:	e044      	b.n	8003856 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80037cc:	7bfa      	ldrb	r2, [r7, #15]
 80037ce:	6879      	ldr	r1, [r7, #4]
 80037d0:	4613      	mov	r3, r2
 80037d2:	00db      	lsls	r3, r3, #3
 80037d4:	4413      	add	r3, r2
 80037d6:	009b      	lsls	r3, r3, #2
 80037d8:	440b      	add	r3, r1
 80037da:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80037de:	2200      	movs	r2, #0
 80037e0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80037e2:	7bfa      	ldrb	r2, [r7, #15]
 80037e4:	6879      	ldr	r1, [r7, #4]
 80037e6:	4613      	mov	r3, r2
 80037e8:	00db      	lsls	r3, r3, #3
 80037ea:	4413      	add	r3, r2
 80037ec:	009b      	lsls	r3, r3, #2
 80037ee:	440b      	add	r3, r1
 80037f0:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80037f4:	7bfa      	ldrb	r2, [r7, #15]
 80037f6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80037f8:	7bfa      	ldrb	r2, [r7, #15]
 80037fa:	6879      	ldr	r1, [r7, #4]
 80037fc:	4613      	mov	r3, r2
 80037fe:	00db      	lsls	r3, r3, #3
 8003800:	4413      	add	r3, r2
 8003802:	009b      	lsls	r3, r3, #2
 8003804:	440b      	add	r3, r1
 8003806:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800380a:	2200      	movs	r2, #0
 800380c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800380e:	7bfa      	ldrb	r2, [r7, #15]
 8003810:	6879      	ldr	r1, [r7, #4]
 8003812:	4613      	mov	r3, r2
 8003814:	00db      	lsls	r3, r3, #3
 8003816:	4413      	add	r3, r2
 8003818:	009b      	lsls	r3, r3, #2
 800381a:	440b      	add	r3, r1
 800381c:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8003820:	2200      	movs	r2, #0
 8003822:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003824:	7bfa      	ldrb	r2, [r7, #15]
 8003826:	6879      	ldr	r1, [r7, #4]
 8003828:	4613      	mov	r3, r2
 800382a:	00db      	lsls	r3, r3, #3
 800382c:	4413      	add	r3, r2
 800382e:	009b      	lsls	r3, r3, #2
 8003830:	440b      	add	r3, r1
 8003832:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8003836:	2200      	movs	r2, #0
 8003838:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800383a:	7bfa      	ldrb	r2, [r7, #15]
 800383c:	6879      	ldr	r1, [r7, #4]
 800383e:	4613      	mov	r3, r2
 8003840:	00db      	lsls	r3, r3, #3
 8003842:	4413      	add	r3, r2
 8003844:	009b      	lsls	r3, r3, #2
 8003846:	440b      	add	r3, r1
 8003848:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800384c:	2200      	movs	r2, #0
 800384e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003850:	7bfb      	ldrb	r3, [r7, #15]
 8003852:	3301      	adds	r3, #1
 8003854:	73fb      	strb	r3, [r7, #15]
 8003856:	7bfa      	ldrb	r2, [r7, #15]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	429a      	cmp	r2, r3
 800385e:	d3b5      	bcc.n	80037cc <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	603b      	str	r3, [r7, #0]
 8003866:	687e      	ldr	r6, [r7, #4]
 8003868:	466d      	mov	r5, sp
 800386a:	f106 0410 	add.w	r4, r6, #16
 800386e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003870:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003872:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003874:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003876:	e894 0003 	ldmia.w	r4, {r0, r1}
 800387a:	e885 0003 	stmia.w	r5, {r0, r1}
 800387e:	1d33      	adds	r3, r6, #4
 8003880:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003882:	6838      	ldr	r0, [r7, #0]
 8003884:	f003 fd2e 	bl	80072e4 <USB_DevInit>
 8003888:	4603      	mov	r3, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	d005      	beq.n	800389a <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2202      	movs	r2, #2
 8003892:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e014      	b.n	80038c4 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2201      	movs	r2, #1
 80038a6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d102      	bne.n	80038b8 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f001 f98c 	bl	8004bd0 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4618      	mov	r0, r3
 80038be:	f004 fe70 	bl	80085a2 <USB_DevDisconnect>

  return HAL_OK;
 80038c2:	2300      	movs	r3, #0
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	3714      	adds	r7, #20
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bdf0      	pop	{r4, r5, r6, r7, pc}

080038cc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b084      	sub	sp, #16
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80038e0:	2b01      	cmp	r3, #1
 80038e2:	d101      	bne.n	80038e8 <HAL_PCD_Start+0x1c>
 80038e4:	2302      	movs	r3, #2
 80038e6:	e020      	b.n	800392a <HAL_PCD_Start+0x5e>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2201      	movs	r2, #1
 80038ec:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038f4:	2b01      	cmp	r3, #1
 80038f6:	d109      	bne.n	800390c <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80038fc:	2b01      	cmp	r3, #1
 80038fe:	d005      	beq.n	800390c <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003904:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4618      	mov	r0, r3
 8003912:	f003 fc79 	bl	8007208 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4618      	mov	r0, r3
 800391c:	f004 fe20 	bl	8008560 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2200      	movs	r2, #0
 8003924:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003928:	2300      	movs	r3, #0
}
 800392a:	4618      	mov	r0, r3
 800392c:	3710      	adds	r7, #16
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}

08003932 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003932:	b590      	push	{r4, r7, lr}
 8003934:	b08d      	sub	sp, #52	; 0x34
 8003936:	af00      	add	r7, sp, #0
 8003938:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003940:	6a3b      	ldr	r3, [r7, #32]
 8003942:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4618      	mov	r0, r3
 800394a:	f004 fede 	bl	800870a <USB_GetMode>
 800394e:	4603      	mov	r3, r0
 8003950:	2b00      	cmp	r3, #0
 8003952:	f040 84b7 	bne.w	80042c4 <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4618      	mov	r0, r3
 800395c:	f004 fe42 	bl	80085e4 <USB_ReadInterrupts>
 8003960:	4603      	mov	r3, r0
 8003962:	2b00      	cmp	r3, #0
 8003964:	f000 84ad 	beq.w	80042c2 <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003968:	69fb      	ldr	r3, [r7, #28]
 800396a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	0a1b      	lsrs	r3, r3, #8
 8003972:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4618      	mov	r0, r3
 8003982:	f004 fe2f 	bl	80085e4 <USB_ReadInterrupts>
 8003986:	4603      	mov	r3, r0
 8003988:	f003 0302 	and.w	r3, r3, #2
 800398c:	2b02      	cmp	r3, #2
 800398e:	d107      	bne.n	80039a0 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	695a      	ldr	r2, [r3, #20]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f002 0202 	and.w	r2, r2, #2
 800399e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4618      	mov	r0, r3
 80039a6:	f004 fe1d 	bl	80085e4 <USB_ReadInterrupts>
 80039aa:	4603      	mov	r3, r0
 80039ac:	f003 0310 	and.w	r3, r3, #16
 80039b0:	2b10      	cmp	r3, #16
 80039b2:	d161      	bne.n	8003a78 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	699a      	ldr	r2, [r3, #24]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f022 0210 	bic.w	r2, r2, #16
 80039c2:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80039c4:	6a3b      	ldr	r3, [r7, #32]
 80039c6:	6a1b      	ldr	r3, [r3, #32]
 80039c8:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80039ca:	69bb      	ldr	r3, [r7, #24]
 80039cc:	f003 020f 	and.w	r2, r3, #15
 80039d0:	4613      	mov	r3, r2
 80039d2:	00db      	lsls	r3, r3, #3
 80039d4:	4413      	add	r3, r2
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80039dc:	687a      	ldr	r2, [r7, #4]
 80039de:	4413      	add	r3, r2
 80039e0:	3304      	adds	r3, #4
 80039e2:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80039e4:	69bb      	ldr	r3, [r7, #24]
 80039e6:	0c5b      	lsrs	r3, r3, #17
 80039e8:	f003 030f 	and.w	r3, r3, #15
 80039ec:	2b02      	cmp	r3, #2
 80039ee:	d124      	bne.n	8003a3a <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80039f0:	69ba      	ldr	r2, [r7, #24]
 80039f2:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80039f6:	4013      	ands	r3, r2
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d035      	beq.n	8003a68 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003a00:	69bb      	ldr	r3, [r7, #24]
 8003a02:	091b      	lsrs	r3, r3, #4
 8003a04:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003a06:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003a0a:	b29b      	uxth	r3, r3
 8003a0c:	461a      	mov	r2, r3
 8003a0e:	6a38      	ldr	r0, [r7, #32]
 8003a10:	f004 fc54 	bl	80082bc <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	691a      	ldr	r2, [r3, #16]
 8003a18:	69bb      	ldr	r3, [r7, #24]
 8003a1a:	091b      	lsrs	r3, r3, #4
 8003a1c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003a20:	441a      	add	r2, r3
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	6a1a      	ldr	r2, [r3, #32]
 8003a2a:	69bb      	ldr	r3, [r7, #24]
 8003a2c:	091b      	lsrs	r3, r3, #4
 8003a2e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003a32:	441a      	add	r2, r3
 8003a34:	697b      	ldr	r3, [r7, #20]
 8003a36:	621a      	str	r2, [r3, #32]
 8003a38:	e016      	b.n	8003a68 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003a3a:	69bb      	ldr	r3, [r7, #24]
 8003a3c:	0c5b      	lsrs	r3, r3, #17
 8003a3e:	f003 030f 	and.w	r3, r3, #15
 8003a42:	2b06      	cmp	r3, #6
 8003a44:	d110      	bne.n	8003a68 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003a4c:	2208      	movs	r2, #8
 8003a4e:	4619      	mov	r1, r3
 8003a50:	6a38      	ldr	r0, [r7, #32]
 8003a52:	f004 fc33 	bl	80082bc <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	6a1a      	ldr	r2, [r3, #32]
 8003a5a:	69bb      	ldr	r3, [r7, #24]
 8003a5c:	091b      	lsrs	r3, r3, #4
 8003a5e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003a62:	441a      	add	r2, r3
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	699a      	ldr	r2, [r3, #24]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f042 0210 	orr.w	r2, r2, #16
 8003a76:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f004 fdb1 	bl	80085e4 <USB_ReadInterrupts>
 8003a82:	4603      	mov	r3, r0
 8003a84:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a88:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003a8c:	f040 80a7 	bne.w	8003bde <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003a90:	2300      	movs	r3, #0
 8003a92:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f004 fdb6 	bl	800860a <USB_ReadDevAllOutEpInterrupt>
 8003a9e:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8003aa0:	e099      	b.n	8003bd6 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003aa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003aa4:	f003 0301 	and.w	r3, r3, #1
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	f000 808e 	beq.w	8003bca <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ab4:	b2d2      	uxtb	r2, r2
 8003ab6:	4611      	mov	r1, r2
 8003ab8:	4618      	mov	r0, r3
 8003aba:	f004 fdda 	bl	8008672 <USB_ReadDevOutEPInterrupt>
 8003abe:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003ac0:	693b      	ldr	r3, [r7, #16]
 8003ac2:	f003 0301 	and.w	r3, r3, #1
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d00c      	beq.n	8003ae4 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003acc:	015a      	lsls	r2, r3, #5
 8003ace:	69fb      	ldr	r3, [r7, #28]
 8003ad0:	4413      	add	r3, r2
 8003ad2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ad6:	461a      	mov	r2, r3
 8003ad8:	2301      	movs	r3, #1
 8003ada:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003adc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f000 fef0 	bl	80048c4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	f003 0308 	and.w	r3, r3, #8
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d00c      	beq.n	8003b08 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af0:	015a      	lsls	r2, r3, #5
 8003af2:	69fb      	ldr	r3, [r7, #28]
 8003af4:	4413      	add	r3, r2
 8003af6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003afa:	461a      	mov	r2, r3
 8003afc:	2308      	movs	r3, #8
 8003afe:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003b00:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003b02:	6878      	ldr	r0, [r7, #4]
 8003b04:	f000 ffc6 	bl	8004a94 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003b08:	693b      	ldr	r3, [r7, #16]
 8003b0a:	f003 0310 	and.w	r3, r3, #16
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d008      	beq.n	8003b24 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b14:	015a      	lsls	r2, r3, #5
 8003b16:	69fb      	ldr	r3, [r7, #28]
 8003b18:	4413      	add	r3, r2
 8003b1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b1e:	461a      	mov	r2, r3
 8003b20:	2310      	movs	r3, #16
 8003b22:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	f003 0302 	and.w	r3, r3, #2
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d030      	beq.n	8003b90 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003b2e:	6a3b      	ldr	r3, [r7, #32]
 8003b30:	695b      	ldr	r3, [r3, #20]
 8003b32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b36:	2b80      	cmp	r3, #128	; 0x80
 8003b38:	d109      	bne.n	8003b4e <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003b3a:	69fb      	ldr	r3, [r7, #28]
 8003b3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	69fa      	ldr	r2, [r7, #28]
 8003b44:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003b48:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b4c:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003b4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b50:	4613      	mov	r3, r2
 8003b52:	00db      	lsls	r3, r3, #3
 8003b54:	4413      	add	r3, r2
 8003b56:	009b      	lsls	r3, r3, #2
 8003b58:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003b5c:	687a      	ldr	r2, [r7, #4]
 8003b5e:	4413      	add	r3, r2
 8003b60:	3304      	adds	r3, #4
 8003b62:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003b64:	697b      	ldr	r3, [r7, #20]
 8003b66:	78db      	ldrb	r3, [r3, #3]
 8003b68:	2b01      	cmp	r3, #1
 8003b6a:	d108      	bne.n	8003b7e <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003b6c:	697b      	ldr	r3, [r7, #20]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	4619      	mov	r1, r3
 8003b78:	6878      	ldr	r0, [r7, #4]
 8003b7a:	f007 f9af 	bl	800aedc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b80:	015a      	lsls	r2, r3, #5
 8003b82:	69fb      	ldr	r3, [r7, #28]
 8003b84:	4413      	add	r3, r2
 8003b86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b8a:	461a      	mov	r2, r3
 8003b8c:	2302      	movs	r3, #2
 8003b8e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	f003 0320 	and.w	r3, r3, #32
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d008      	beq.n	8003bac <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b9c:	015a      	lsls	r2, r3, #5
 8003b9e:	69fb      	ldr	r3, [r7, #28]
 8003ba0:	4413      	add	r3, r2
 8003ba2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ba6:	461a      	mov	r2, r3
 8003ba8:	2320      	movs	r3, #32
 8003baa:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003bac:	693b      	ldr	r3, [r7, #16]
 8003bae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d009      	beq.n	8003bca <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bb8:	015a      	lsls	r2, r3, #5
 8003bba:	69fb      	ldr	r3, [r7, #28]
 8003bbc:	4413      	add	r3, r2
 8003bbe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003bc2:	461a      	mov	r2, r3
 8003bc4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003bc8:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bcc:	3301      	adds	r3, #1
 8003bce:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003bd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bd2:	085b      	lsrs	r3, r3, #1
 8003bd4:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003bd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	f47f af62 	bne.w	8003aa2 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4618      	mov	r0, r3
 8003be4:	f004 fcfe 	bl	80085e4 <USB_ReadInterrupts>
 8003be8:	4603      	mov	r3, r0
 8003bea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003bee:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003bf2:	f040 80db 	bne.w	8003dac <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f004 fd1f 	bl	800863e <USB_ReadDevAllInEpInterrupt>
 8003c00:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8003c02:	2300      	movs	r3, #0
 8003c04:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8003c06:	e0cd      	b.n	8003da4 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003c08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c0a:	f003 0301 	and.w	r3, r3, #1
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	f000 80c2 	beq.w	8003d98 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c1a:	b2d2      	uxtb	r2, r2
 8003c1c:	4611      	mov	r1, r2
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f004 fd45 	bl	80086ae <USB_ReadDevInEPInterrupt>
 8003c24:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	f003 0301 	and.w	r3, r3, #1
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d057      	beq.n	8003ce0 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c32:	f003 030f 	and.w	r3, r3, #15
 8003c36:	2201      	movs	r2, #1
 8003c38:	fa02 f303 	lsl.w	r3, r2, r3
 8003c3c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003c3e:	69fb      	ldr	r3, [r7, #28]
 8003c40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c44:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	43db      	mvns	r3, r3
 8003c4a:	69f9      	ldr	r1, [r7, #28]
 8003c4c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003c50:	4013      	ands	r3, r2
 8003c52:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c56:	015a      	lsls	r2, r3, #5
 8003c58:	69fb      	ldr	r3, [r7, #28]
 8003c5a:	4413      	add	r3, r2
 8003c5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c60:	461a      	mov	r2, r3
 8003c62:	2301      	movs	r3, #1
 8003c64:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	691b      	ldr	r3, [r3, #16]
 8003c6a:	2b01      	cmp	r3, #1
 8003c6c:	d132      	bne.n	8003cd4 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003c6e:	6879      	ldr	r1, [r7, #4]
 8003c70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c72:	4613      	mov	r3, r2
 8003c74:	00db      	lsls	r3, r3, #3
 8003c76:	4413      	add	r3, r2
 8003c78:	009b      	lsls	r3, r3, #2
 8003c7a:	440b      	add	r3, r1
 8003c7c:	334c      	adds	r3, #76	; 0x4c
 8003c7e:	6819      	ldr	r1, [r3, #0]
 8003c80:	6878      	ldr	r0, [r7, #4]
 8003c82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c84:	4613      	mov	r3, r2
 8003c86:	00db      	lsls	r3, r3, #3
 8003c88:	4413      	add	r3, r2
 8003c8a:	009b      	lsls	r3, r3, #2
 8003c8c:	4403      	add	r3, r0
 8003c8e:	3348      	adds	r3, #72	; 0x48
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4419      	add	r1, r3
 8003c94:	6878      	ldr	r0, [r7, #4]
 8003c96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c98:	4613      	mov	r3, r2
 8003c9a:	00db      	lsls	r3, r3, #3
 8003c9c:	4413      	add	r3, r2
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	4403      	add	r3, r0
 8003ca2:	334c      	adds	r3, #76	; 0x4c
 8003ca4:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d113      	bne.n	8003cd4 <HAL_PCD_IRQHandler+0x3a2>
 8003cac:	6879      	ldr	r1, [r7, #4]
 8003cae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cb0:	4613      	mov	r3, r2
 8003cb2:	00db      	lsls	r3, r3, #3
 8003cb4:	4413      	add	r3, r2
 8003cb6:	009b      	lsls	r3, r3, #2
 8003cb8:	440b      	add	r3, r1
 8003cba:	3354      	adds	r3, #84	; 0x54
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d108      	bne.n	8003cd4 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6818      	ldr	r0, [r3, #0]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003ccc:	461a      	mov	r2, r3
 8003cce:	2101      	movs	r1, #1
 8003cd0:	f004 fd4c 	bl	800876c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cd6:	b2db      	uxtb	r3, r3
 8003cd8:	4619      	mov	r1, r3
 8003cda:	6878      	ldr	r0, [r7, #4]
 8003cdc:	f007 f879 	bl	800add2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	f003 0308 	and.w	r3, r3, #8
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d008      	beq.n	8003cfc <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cec:	015a      	lsls	r2, r3, #5
 8003cee:	69fb      	ldr	r3, [r7, #28]
 8003cf0:	4413      	add	r3, r2
 8003cf2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003cf6:	461a      	mov	r2, r3
 8003cf8:	2308      	movs	r3, #8
 8003cfa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003cfc:	693b      	ldr	r3, [r7, #16]
 8003cfe:	f003 0310 	and.w	r3, r3, #16
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d008      	beq.n	8003d18 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d08:	015a      	lsls	r2, r3, #5
 8003d0a:	69fb      	ldr	r3, [r7, #28]
 8003d0c:	4413      	add	r3, r2
 8003d0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003d12:	461a      	mov	r2, r3
 8003d14:	2310      	movs	r3, #16
 8003d16:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003d18:	693b      	ldr	r3, [r7, #16]
 8003d1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d008      	beq.n	8003d34 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d24:	015a      	lsls	r2, r3, #5
 8003d26:	69fb      	ldr	r3, [r7, #28]
 8003d28:	4413      	add	r3, r2
 8003d2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003d2e:	461a      	mov	r2, r3
 8003d30:	2340      	movs	r3, #64	; 0x40
 8003d32:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003d34:	693b      	ldr	r3, [r7, #16]
 8003d36:	f003 0302 	and.w	r3, r3, #2
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d023      	beq.n	8003d86 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003d3e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003d40:	6a38      	ldr	r0, [r7, #32]
 8003d42:	f003 fc2d 	bl	80075a0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003d46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d48:	4613      	mov	r3, r2
 8003d4a:	00db      	lsls	r3, r3, #3
 8003d4c:	4413      	add	r3, r2
 8003d4e:	009b      	lsls	r3, r3, #2
 8003d50:	3338      	adds	r3, #56	; 0x38
 8003d52:	687a      	ldr	r2, [r7, #4]
 8003d54:	4413      	add	r3, r2
 8003d56:	3304      	adds	r3, #4
 8003d58:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	78db      	ldrb	r3, [r3, #3]
 8003d5e:	2b01      	cmp	r3, #1
 8003d60:	d108      	bne.n	8003d74 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	2200      	movs	r2, #0
 8003d66:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d6a:	b2db      	uxtb	r3, r3
 8003d6c:	4619      	mov	r1, r3
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	f007 f8c6 	bl	800af00 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d76:	015a      	lsls	r2, r3, #5
 8003d78:	69fb      	ldr	r3, [r7, #28]
 8003d7a:	4413      	add	r3, r2
 8003d7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003d80:	461a      	mov	r2, r3
 8003d82:	2302      	movs	r3, #2
 8003d84:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d003      	beq.n	8003d98 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003d90:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	f000 fd08 	bl	80047a8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d9a:	3301      	adds	r3, #1
 8003d9c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003da0:	085b      	lsrs	r3, r3, #1
 8003da2:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003da4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	f47f af2e 	bne.w	8003c08 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4618      	mov	r0, r3
 8003db2:	f004 fc17 	bl	80085e4 <USB_ReadInterrupts>
 8003db6:	4603      	mov	r3, r0
 8003db8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003dbc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003dc0:	d122      	bne.n	8003e08 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003dc2:	69fb      	ldr	r3, [r7, #28]
 8003dc4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	69fa      	ldr	r2, [r7, #28]
 8003dcc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003dd0:	f023 0301 	bic.w	r3, r3, #1
 8003dd4:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d108      	bne.n	8003df2 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2200      	movs	r2, #0
 8003de4:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003de8:	2100      	movs	r1, #0
 8003dea:	6878      	ldr	r0, [r7, #4]
 8003dec:	f007 fa40 	bl	800b270 <HAL_PCDEx_LPM_Callback>
 8003df0:	e002      	b.n	8003df8 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f007 f864 	bl	800aec0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	695a      	ldr	r2, [r3, #20]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003e06:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	f004 fbe9 	bl	80085e4 <USB_ReadInterrupts>
 8003e12:	4603      	mov	r3, r0
 8003e14:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e18:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e1c:	d112      	bne.n	8003e44 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003e1e:	69fb      	ldr	r3, [r7, #28]
 8003e20:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	f003 0301 	and.w	r3, r3, #1
 8003e2a:	2b01      	cmp	r3, #1
 8003e2c:	d102      	bne.n	8003e34 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003e2e:	6878      	ldr	r0, [r7, #4]
 8003e30:	f007 f820 	bl	800ae74 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	695a      	ldr	r2, [r3, #20]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003e42:	615a      	str	r2, [r3, #20]
    }
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f004 fbcb 	bl	80085e4 <USB_ReadInterrupts>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e54:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003e58:	d121      	bne.n	8003e9e <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	695a      	ldr	r2, [r3, #20]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8003e68:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d111      	bne.n	8003e98 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2201      	movs	r2, #1
 8003e78:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e82:	089b      	lsrs	r3, r3, #2
 8003e84:	f003 020f 	and.w	r2, r3, #15
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8003e8e:	2101      	movs	r1, #1
 8003e90:	6878      	ldr	r0, [r7, #4]
 8003e92:	f007 f9ed 	bl	800b270 <HAL_PCDEx_LPM_Callback>
 8003e96:	e002      	b.n	8003e9e <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003e98:	6878      	ldr	r0, [r7, #4]
 8003e9a:	f006 ffeb 	bl	800ae74 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f004 fb9e 	bl	80085e4 <USB_ReadInterrupts>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003eae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003eb2:	f040 80b7 	bne.w	8004024 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003eb6:	69fb      	ldr	r3, [r7, #28]
 8003eb8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	69fa      	ldr	r2, [r7, #28]
 8003ec0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ec4:	f023 0301 	bic.w	r3, r3, #1
 8003ec8:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	2110      	movs	r1, #16
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	f003 fb65 	bl	80075a0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003eda:	e046      	b.n	8003f6a <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003edc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ede:	015a      	lsls	r2, r3, #5
 8003ee0:	69fb      	ldr	r3, [r7, #28]
 8003ee2:	4413      	add	r3, r2
 8003ee4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ee8:	461a      	mov	r2, r3
 8003eea:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003eee:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003ef0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ef2:	015a      	lsls	r2, r3, #5
 8003ef4:	69fb      	ldr	r3, [r7, #28]
 8003ef6:	4413      	add	r3, r2
 8003ef8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f00:	0151      	lsls	r1, r2, #5
 8003f02:	69fa      	ldr	r2, [r7, #28]
 8003f04:	440a      	add	r2, r1
 8003f06:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003f0a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003f0e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003f10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f12:	015a      	lsls	r2, r3, #5
 8003f14:	69fb      	ldr	r3, [r7, #28]
 8003f16:	4413      	add	r3, r2
 8003f18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f1c:	461a      	mov	r2, r3
 8003f1e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003f22:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003f24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f26:	015a      	lsls	r2, r3, #5
 8003f28:	69fb      	ldr	r3, [r7, #28]
 8003f2a:	4413      	add	r3, r2
 8003f2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f34:	0151      	lsls	r1, r2, #5
 8003f36:	69fa      	ldr	r2, [r7, #28]
 8003f38:	440a      	add	r2, r1
 8003f3a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003f3e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003f42:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003f44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f46:	015a      	lsls	r2, r3, #5
 8003f48:	69fb      	ldr	r3, [r7, #28]
 8003f4a:	4413      	add	r3, r2
 8003f4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f54:	0151      	lsls	r1, r2, #5
 8003f56:	69fa      	ldr	r2, [r7, #28]
 8003f58:	440a      	add	r2, r1
 8003f5a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003f5e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003f62:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f66:	3301      	adds	r3, #1
 8003f68:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d3b3      	bcc.n	8003edc <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003f74:	69fb      	ldr	r3, [r7, #28]
 8003f76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f7a:	69db      	ldr	r3, [r3, #28]
 8003f7c:	69fa      	ldr	r2, [r7, #28]
 8003f7e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003f82:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003f86:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d016      	beq.n	8003fbe <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003f90:	69fb      	ldr	r3, [r7, #28]
 8003f92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f96:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f9a:	69fa      	ldr	r2, [r7, #28]
 8003f9c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003fa0:	f043 030b 	orr.w	r3, r3, #11
 8003fa4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003fa8:	69fb      	ldr	r3, [r7, #28]
 8003faa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003fae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fb0:	69fa      	ldr	r2, [r7, #28]
 8003fb2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003fb6:	f043 030b 	orr.w	r3, r3, #11
 8003fba:	6453      	str	r3, [r2, #68]	; 0x44
 8003fbc:	e015      	b.n	8003fea <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003fbe:	69fb      	ldr	r3, [r7, #28]
 8003fc0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003fc4:	695b      	ldr	r3, [r3, #20]
 8003fc6:	69fa      	ldr	r2, [r7, #28]
 8003fc8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003fcc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003fd0:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8003fd4:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003fd6:	69fb      	ldr	r3, [r7, #28]
 8003fd8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003fdc:	691b      	ldr	r3, [r3, #16]
 8003fde:	69fa      	ldr	r2, [r7, #28]
 8003fe0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003fe4:	f043 030b 	orr.w	r3, r3, #11
 8003fe8:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003fea:	69fb      	ldr	r3, [r7, #28]
 8003fec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	69fa      	ldr	r2, [r7, #28]
 8003ff4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ff8:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003ffc:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6818      	ldr	r0, [r3, #0]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	691b      	ldr	r3, [r3, #16]
 8004006:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800400e:	461a      	mov	r2, r3
 8004010:	f004 fbac 	bl	800876c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	695a      	ldr	r2, [r3, #20]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8004022:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4618      	mov	r0, r3
 800402a:	f004 fadb 	bl	80085e4 <USB_ReadInterrupts>
 800402e:	4603      	mov	r3, r0
 8004030:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004034:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004038:	d124      	bne.n	8004084 <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4618      	mov	r0, r3
 8004040:	f004 fb71 	bl	8008726 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4618      	mov	r0, r3
 800404a:	f003 fb26 	bl	800769a <USB_GetDevSpeed>
 800404e:	4603      	mov	r3, r0
 8004050:	461a      	mov	r2, r3
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681c      	ldr	r4, [r3, #0]
 800405a:	f000 fec3 	bl	8004de4 <HAL_RCC_GetHCLKFreq>
 800405e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004064:	b2db      	uxtb	r3, r3
 8004066:	461a      	mov	r2, r3
 8004068:	4620      	mov	r0, r4
 800406a:	f003 f82b 	bl	80070c4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f006 fed7 	bl	800ae22 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	695a      	ldr	r2, [r3, #20]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004082:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4618      	mov	r0, r3
 800408a:	f004 faab 	bl	80085e4 <USB_ReadInterrupts>
 800408e:	4603      	mov	r3, r0
 8004090:	f003 0308 	and.w	r3, r3, #8
 8004094:	2b08      	cmp	r3, #8
 8004096:	d10a      	bne.n	80040ae <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004098:	6878      	ldr	r0, [r7, #4]
 800409a:	f006 feb4 	bl	800ae06 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	695a      	ldr	r2, [r3, #20]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f002 0208 	and.w	r2, r2, #8
 80040ac:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4618      	mov	r0, r3
 80040b4:	f004 fa96 	bl	80085e4 <USB_ReadInterrupts>
 80040b8:	4603      	mov	r3, r0
 80040ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040be:	2b80      	cmp	r3, #128	; 0x80
 80040c0:	d122      	bne.n	8004108 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80040c2:	6a3b      	ldr	r3, [r7, #32]
 80040c4:	699b      	ldr	r3, [r3, #24]
 80040c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80040ca:	6a3b      	ldr	r3, [r7, #32]
 80040cc:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80040ce:	2301      	movs	r3, #1
 80040d0:	627b      	str	r3, [r7, #36]	; 0x24
 80040d2:	e014      	b.n	80040fe <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80040d4:	6879      	ldr	r1, [r7, #4]
 80040d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040d8:	4613      	mov	r3, r2
 80040da:	00db      	lsls	r3, r3, #3
 80040dc:	4413      	add	r3, r2
 80040de:	009b      	lsls	r3, r3, #2
 80040e0:	440b      	add	r3, r1
 80040e2:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80040e6:	781b      	ldrb	r3, [r3, #0]
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	d105      	bne.n	80040f8 <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80040ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ee:	b2db      	uxtb	r3, r3
 80040f0:	4619      	mov	r1, r3
 80040f2:	6878      	ldr	r0, [r7, #4]
 80040f4:	f000 fb27 	bl	8004746 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80040f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040fa:	3301      	adds	r3, #1
 80040fc:	627b      	str	r3, [r7, #36]	; 0x24
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004104:	429a      	cmp	r2, r3
 8004106:	d3e5      	bcc.n	80040d4 <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4618      	mov	r0, r3
 800410e:	f004 fa69 	bl	80085e4 <USB_ReadInterrupts>
 8004112:	4603      	mov	r3, r0
 8004114:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004118:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800411c:	d13b      	bne.n	8004196 <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800411e:	2301      	movs	r3, #1
 8004120:	627b      	str	r3, [r7, #36]	; 0x24
 8004122:	e02b      	b.n	800417c <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004126:	015a      	lsls	r2, r3, #5
 8004128:	69fb      	ldr	r3, [r7, #28]
 800412a:	4413      	add	r3, r2
 800412c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004134:	6879      	ldr	r1, [r7, #4]
 8004136:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004138:	4613      	mov	r3, r2
 800413a:	00db      	lsls	r3, r3, #3
 800413c:	4413      	add	r3, r2
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	440b      	add	r3, r1
 8004142:	3340      	adds	r3, #64	; 0x40
 8004144:	781b      	ldrb	r3, [r3, #0]
 8004146:	2b01      	cmp	r3, #1
 8004148:	d115      	bne.n	8004176 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800414a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800414c:	2b00      	cmp	r3, #0
 800414e:	da12      	bge.n	8004176 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004150:	6879      	ldr	r1, [r7, #4]
 8004152:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004154:	4613      	mov	r3, r2
 8004156:	00db      	lsls	r3, r3, #3
 8004158:	4413      	add	r3, r2
 800415a:	009b      	lsls	r3, r3, #2
 800415c:	440b      	add	r3, r1
 800415e:	333f      	adds	r3, #63	; 0x3f
 8004160:	2201      	movs	r2, #1
 8004162:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004166:	b2db      	uxtb	r3, r3
 8004168:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800416c:	b2db      	uxtb	r3, r3
 800416e:	4619      	mov	r1, r3
 8004170:	6878      	ldr	r0, [r7, #4]
 8004172:	f000 fae8 	bl	8004746 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004178:	3301      	adds	r3, #1
 800417a:	627b      	str	r3, [r7, #36]	; 0x24
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004182:	429a      	cmp	r2, r3
 8004184:	d3ce      	bcc.n	8004124 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	695a      	ldr	r2, [r3, #20]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004194:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4618      	mov	r0, r3
 800419c:	f004 fa22 	bl	80085e4 <USB_ReadInterrupts>
 80041a0:	4603      	mov	r3, r0
 80041a2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041a6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80041aa:	d155      	bne.n	8004258 <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80041ac:	2301      	movs	r3, #1
 80041ae:	627b      	str	r3, [r7, #36]	; 0x24
 80041b0:	e045      	b.n	800423e <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80041b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041b4:	015a      	lsls	r2, r3, #5
 80041b6:	69fb      	ldr	r3, [r7, #28]
 80041b8:	4413      	add	r3, r2
 80041ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80041c2:	6879      	ldr	r1, [r7, #4]
 80041c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041c6:	4613      	mov	r3, r2
 80041c8:	00db      	lsls	r3, r3, #3
 80041ca:	4413      	add	r3, r2
 80041cc:	009b      	lsls	r3, r3, #2
 80041ce:	440b      	add	r3, r1
 80041d0:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80041d4:	781b      	ldrb	r3, [r3, #0]
 80041d6:	2b01      	cmp	r3, #1
 80041d8:	d12e      	bne.n	8004238 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80041da:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80041dc:	2b00      	cmp	r3, #0
 80041de:	da2b      	bge.n	8004238 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80041e0:	69bb      	ldr	r3, [r7, #24]
 80041e2:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80041ec:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80041f0:	429a      	cmp	r2, r3
 80041f2:	d121      	bne.n	8004238 <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80041f4:	6879      	ldr	r1, [r7, #4]
 80041f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041f8:	4613      	mov	r3, r2
 80041fa:	00db      	lsls	r3, r3, #3
 80041fc:	4413      	add	r3, r2
 80041fe:	009b      	lsls	r3, r3, #2
 8004200:	440b      	add	r3, r1
 8004202:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8004206:	2201      	movs	r2, #1
 8004208:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800420a:	6a3b      	ldr	r3, [r7, #32]
 800420c:	699b      	ldr	r3, [r3, #24]
 800420e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004212:	6a3b      	ldr	r3, [r7, #32]
 8004214:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004216:	6a3b      	ldr	r3, [r7, #32]
 8004218:	695b      	ldr	r3, [r3, #20]
 800421a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800421e:	2b00      	cmp	r3, #0
 8004220:	d10a      	bne.n	8004238 <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004222:	69fb      	ldr	r3, [r7, #28]
 8004224:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	69fa      	ldr	r2, [r7, #28]
 800422c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004230:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004234:	6053      	str	r3, [r2, #4]
            break;
 8004236:	e007      	b.n	8004248 <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800423a:	3301      	adds	r3, #1
 800423c:	627b      	str	r3, [r7, #36]	; 0x24
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004244:	429a      	cmp	r2, r3
 8004246:	d3b4      	bcc.n	80041b2 <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	695a      	ldr	r2, [r3, #20]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8004256:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4618      	mov	r0, r3
 800425e:	f004 f9c1 	bl	80085e4 <USB_ReadInterrupts>
 8004262:	4603      	mov	r3, r0
 8004264:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004268:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800426c:	d10a      	bne.n	8004284 <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	f006 fe58 	bl	800af24 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	695a      	ldr	r2, [r3, #20]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004282:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4618      	mov	r0, r3
 800428a:	f004 f9ab 	bl	80085e4 <USB_ReadInterrupts>
 800428e:	4603      	mov	r3, r0
 8004290:	f003 0304 	and.w	r3, r3, #4
 8004294:	2b04      	cmp	r3, #4
 8004296:	d115      	bne.n	80042c4 <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80042a0:	69bb      	ldr	r3, [r7, #24]
 80042a2:	f003 0304 	and.w	r3, r3, #4
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d002      	beq.n	80042b0 <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80042aa:	6878      	ldr	r0, [r7, #4]
 80042ac:	f006 fe48 	bl	800af40 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	6859      	ldr	r1, [r3, #4]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	69ba      	ldr	r2, [r7, #24]
 80042bc:	430a      	orrs	r2, r1
 80042be:	605a      	str	r2, [r3, #4]
 80042c0:	e000      	b.n	80042c4 <HAL_PCD_IRQHandler+0x992>
      return;
 80042c2:	bf00      	nop
    }
  }
}
 80042c4:	3734      	adds	r7, #52	; 0x34
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd90      	pop	{r4, r7, pc}

080042ca <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80042ca:	b580      	push	{r7, lr}
 80042cc:	b082      	sub	sp, #8
 80042ce:	af00      	add	r7, sp, #0
 80042d0:	6078      	str	r0, [r7, #4]
 80042d2:	460b      	mov	r3, r1
 80042d4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d101      	bne.n	80042e4 <HAL_PCD_SetAddress+0x1a>
 80042e0:	2302      	movs	r3, #2
 80042e2:	e013      	b.n	800430c <HAL_PCD_SetAddress+0x42>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2201      	movs	r2, #1
 80042e8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	78fa      	ldrb	r2, [r7, #3]
 80042f0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	78fa      	ldrb	r2, [r7, #3]
 80042fa:	4611      	mov	r1, r2
 80042fc:	4618      	mov	r0, r3
 80042fe:	f004 f909 	bl	8008514 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2200      	movs	r2, #0
 8004306:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800430a:	2300      	movs	r3, #0
}
 800430c:	4618      	mov	r0, r3
 800430e:	3708      	adds	r7, #8
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}

08004314 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b084      	sub	sp, #16
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
 800431c:	4608      	mov	r0, r1
 800431e:	4611      	mov	r1, r2
 8004320:	461a      	mov	r2, r3
 8004322:	4603      	mov	r3, r0
 8004324:	70fb      	strb	r3, [r7, #3]
 8004326:	460b      	mov	r3, r1
 8004328:	803b      	strh	r3, [r7, #0]
 800432a:	4613      	mov	r3, r2
 800432c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800432e:	2300      	movs	r3, #0
 8004330:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004332:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004336:	2b00      	cmp	r3, #0
 8004338:	da0f      	bge.n	800435a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800433a:	78fb      	ldrb	r3, [r7, #3]
 800433c:	f003 020f 	and.w	r2, r3, #15
 8004340:	4613      	mov	r3, r2
 8004342:	00db      	lsls	r3, r3, #3
 8004344:	4413      	add	r3, r2
 8004346:	009b      	lsls	r3, r3, #2
 8004348:	3338      	adds	r3, #56	; 0x38
 800434a:	687a      	ldr	r2, [r7, #4]
 800434c:	4413      	add	r3, r2
 800434e:	3304      	adds	r3, #4
 8004350:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	2201      	movs	r2, #1
 8004356:	705a      	strb	r2, [r3, #1]
 8004358:	e00f      	b.n	800437a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800435a:	78fb      	ldrb	r3, [r7, #3]
 800435c:	f003 020f 	and.w	r2, r3, #15
 8004360:	4613      	mov	r3, r2
 8004362:	00db      	lsls	r3, r3, #3
 8004364:	4413      	add	r3, r2
 8004366:	009b      	lsls	r3, r3, #2
 8004368:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800436c:	687a      	ldr	r2, [r7, #4]
 800436e:	4413      	add	r3, r2
 8004370:	3304      	adds	r3, #4
 8004372:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2200      	movs	r2, #0
 8004378:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800437a:	78fb      	ldrb	r3, [r7, #3]
 800437c:	f003 030f 	and.w	r3, r3, #15
 8004380:	b2da      	uxtb	r2, r3
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004386:	883a      	ldrh	r2, [r7, #0]
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	78ba      	ldrb	r2, [r7, #2]
 8004390:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	785b      	ldrb	r3, [r3, #1]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d004      	beq.n	80043a4 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	781b      	ldrb	r3, [r3, #0]
 800439e:	b29a      	uxth	r2, r3
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80043a4:	78bb      	ldrb	r3, [r7, #2]
 80043a6:	2b02      	cmp	r3, #2
 80043a8:	d102      	bne.n	80043b0 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2200      	movs	r2, #0
 80043ae:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80043b6:	2b01      	cmp	r3, #1
 80043b8:	d101      	bne.n	80043be <HAL_PCD_EP_Open+0xaa>
 80043ba:	2302      	movs	r3, #2
 80043bc:	e00e      	b.n	80043dc <HAL_PCD_EP_Open+0xc8>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2201      	movs	r2, #1
 80043c2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	68f9      	ldr	r1, [r7, #12]
 80043cc:	4618      	mov	r0, r3
 80043ce:	f003 f989 	bl	80076e4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2200      	movs	r2, #0
 80043d6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 80043da:	7afb      	ldrb	r3, [r7, #11]
}
 80043dc:	4618      	mov	r0, r3
 80043de:	3710      	adds	r7, #16
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bd80      	pop	{r7, pc}

080043e4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b084      	sub	sp, #16
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
 80043ec:	460b      	mov	r3, r1
 80043ee:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80043f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	da0f      	bge.n	8004418 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80043f8:	78fb      	ldrb	r3, [r7, #3]
 80043fa:	f003 020f 	and.w	r2, r3, #15
 80043fe:	4613      	mov	r3, r2
 8004400:	00db      	lsls	r3, r3, #3
 8004402:	4413      	add	r3, r2
 8004404:	009b      	lsls	r3, r3, #2
 8004406:	3338      	adds	r3, #56	; 0x38
 8004408:	687a      	ldr	r2, [r7, #4]
 800440a:	4413      	add	r3, r2
 800440c:	3304      	adds	r3, #4
 800440e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2201      	movs	r2, #1
 8004414:	705a      	strb	r2, [r3, #1]
 8004416:	e00f      	b.n	8004438 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004418:	78fb      	ldrb	r3, [r7, #3]
 800441a:	f003 020f 	and.w	r2, r3, #15
 800441e:	4613      	mov	r3, r2
 8004420:	00db      	lsls	r3, r3, #3
 8004422:	4413      	add	r3, r2
 8004424:	009b      	lsls	r3, r3, #2
 8004426:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800442a:	687a      	ldr	r2, [r7, #4]
 800442c:	4413      	add	r3, r2
 800442e:	3304      	adds	r3, #4
 8004430:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2200      	movs	r2, #0
 8004436:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004438:	78fb      	ldrb	r3, [r7, #3]
 800443a:	f003 030f 	and.w	r3, r3, #15
 800443e:	b2da      	uxtb	r2, r3
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800444a:	2b01      	cmp	r3, #1
 800444c:	d101      	bne.n	8004452 <HAL_PCD_EP_Close+0x6e>
 800444e:	2302      	movs	r3, #2
 8004450:	e00e      	b.n	8004470 <HAL_PCD_EP_Close+0x8c>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2201      	movs	r2, #1
 8004456:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	68f9      	ldr	r1, [r7, #12]
 8004460:	4618      	mov	r0, r3
 8004462:	f003 f9c7 	bl	80077f4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2200      	movs	r2, #0
 800446a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 800446e:	2300      	movs	r3, #0
}
 8004470:	4618      	mov	r0, r3
 8004472:	3710      	adds	r7, #16
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}

08004478 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b086      	sub	sp, #24
 800447c:	af00      	add	r7, sp, #0
 800447e:	60f8      	str	r0, [r7, #12]
 8004480:	607a      	str	r2, [r7, #4]
 8004482:	603b      	str	r3, [r7, #0]
 8004484:	460b      	mov	r3, r1
 8004486:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004488:	7afb      	ldrb	r3, [r7, #11]
 800448a:	f003 020f 	and.w	r2, r3, #15
 800448e:	4613      	mov	r3, r2
 8004490:	00db      	lsls	r3, r3, #3
 8004492:	4413      	add	r3, r2
 8004494:	009b      	lsls	r3, r3, #2
 8004496:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800449a:	68fa      	ldr	r2, [r7, #12]
 800449c:	4413      	add	r3, r2
 800449e:	3304      	adds	r3, #4
 80044a0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	687a      	ldr	r2, [r7, #4]
 80044a6:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	683a      	ldr	r2, [r7, #0]
 80044ac:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	2200      	movs	r2, #0
 80044b2:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	2200      	movs	r2, #0
 80044b8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80044ba:	7afb      	ldrb	r3, [r7, #11]
 80044bc:	f003 030f 	and.w	r3, r3, #15
 80044c0:	b2da      	uxtb	r2, r3
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	691b      	ldr	r3, [r3, #16]
 80044ca:	2b01      	cmp	r3, #1
 80044cc:	d102      	bne.n	80044d4 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80044ce:	687a      	ldr	r2, [r7, #4]
 80044d0:	697b      	ldr	r3, [r7, #20]
 80044d2:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80044d4:	7afb      	ldrb	r3, [r7, #11]
 80044d6:	f003 030f 	and.w	r3, r3, #15
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d109      	bne.n	80044f2 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	6818      	ldr	r0, [r3, #0]
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	691b      	ldr	r3, [r3, #16]
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	461a      	mov	r2, r3
 80044ea:	6979      	ldr	r1, [r7, #20]
 80044ec:	f003 fca6 	bl	8007e3c <USB_EP0StartXfer>
 80044f0:	e008      	b.n	8004504 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	6818      	ldr	r0, [r3, #0]
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	691b      	ldr	r3, [r3, #16]
 80044fa:	b2db      	uxtb	r3, r3
 80044fc:	461a      	mov	r2, r3
 80044fe:	6979      	ldr	r1, [r7, #20]
 8004500:	f003 fa54 	bl	80079ac <USB_EPStartXfer>
  }

  return HAL_OK;
 8004504:	2300      	movs	r3, #0
}
 8004506:	4618      	mov	r0, r3
 8004508:	3718      	adds	r7, #24
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}

0800450e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800450e:	b480      	push	{r7}
 8004510:	b083      	sub	sp, #12
 8004512:	af00      	add	r7, sp, #0
 8004514:	6078      	str	r0, [r7, #4]
 8004516:	460b      	mov	r3, r1
 8004518:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800451a:	78fb      	ldrb	r3, [r7, #3]
 800451c:	f003 020f 	and.w	r2, r3, #15
 8004520:	6879      	ldr	r1, [r7, #4]
 8004522:	4613      	mov	r3, r2
 8004524:	00db      	lsls	r3, r3, #3
 8004526:	4413      	add	r3, r2
 8004528:	009b      	lsls	r3, r3, #2
 800452a:	440b      	add	r3, r1
 800452c:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8004530:	681b      	ldr	r3, [r3, #0]
}
 8004532:	4618      	mov	r0, r3
 8004534:	370c      	adds	r7, #12
 8004536:	46bd      	mov	sp, r7
 8004538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453c:	4770      	bx	lr

0800453e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800453e:	b580      	push	{r7, lr}
 8004540:	b086      	sub	sp, #24
 8004542:	af00      	add	r7, sp, #0
 8004544:	60f8      	str	r0, [r7, #12]
 8004546:	607a      	str	r2, [r7, #4]
 8004548:	603b      	str	r3, [r7, #0]
 800454a:	460b      	mov	r3, r1
 800454c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800454e:	7afb      	ldrb	r3, [r7, #11]
 8004550:	f003 020f 	and.w	r2, r3, #15
 8004554:	4613      	mov	r3, r2
 8004556:	00db      	lsls	r3, r3, #3
 8004558:	4413      	add	r3, r2
 800455a:	009b      	lsls	r3, r3, #2
 800455c:	3338      	adds	r3, #56	; 0x38
 800455e:	68fa      	ldr	r2, [r7, #12]
 8004560:	4413      	add	r3, r2
 8004562:	3304      	adds	r3, #4
 8004564:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004566:	697b      	ldr	r3, [r7, #20]
 8004568:	687a      	ldr	r2, [r7, #4]
 800456a:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	683a      	ldr	r2, [r7, #0]
 8004570:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	2200      	movs	r2, #0
 8004576:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8004578:	697b      	ldr	r3, [r7, #20]
 800457a:	2201      	movs	r2, #1
 800457c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800457e:	7afb      	ldrb	r3, [r7, #11]
 8004580:	f003 030f 	and.w	r3, r3, #15
 8004584:	b2da      	uxtb	r2, r3
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	691b      	ldr	r3, [r3, #16]
 800458e:	2b01      	cmp	r3, #1
 8004590:	d102      	bne.n	8004598 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004592:	687a      	ldr	r2, [r7, #4]
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004598:	7afb      	ldrb	r3, [r7, #11]
 800459a:	f003 030f 	and.w	r3, r3, #15
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d109      	bne.n	80045b6 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	6818      	ldr	r0, [r3, #0]
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	691b      	ldr	r3, [r3, #16]
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	461a      	mov	r2, r3
 80045ae:	6979      	ldr	r1, [r7, #20]
 80045b0:	f003 fc44 	bl	8007e3c <USB_EP0StartXfer>
 80045b4:	e008      	b.n	80045c8 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	6818      	ldr	r0, [r3, #0]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	691b      	ldr	r3, [r3, #16]
 80045be:	b2db      	uxtb	r3, r3
 80045c0:	461a      	mov	r2, r3
 80045c2:	6979      	ldr	r1, [r7, #20]
 80045c4:	f003 f9f2 	bl	80079ac <USB_EPStartXfer>
  }

  return HAL_OK;
 80045c8:	2300      	movs	r3, #0
}
 80045ca:	4618      	mov	r0, r3
 80045cc:	3718      	adds	r7, #24
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd80      	pop	{r7, pc}

080045d2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80045d2:	b580      	push	{r7, lr}
 80045d4:	b084      	sub	sp, #16
 80045d6:	af00      	add	r7, sp, #0
 80045d8:	6078      	str	r0, [r7, #4]
 80045da:	460b      	mov	r3, r1
 80045dc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80045de:	78fb      	ldrb	r3, [r7, #3]
 80045e0:	f003 020f 	and.w	r2, r3, #15
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	429a      	cmp	r2, r3
 80045ea:	d901      	bls.n	80045f0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	e050      	b.n	8004692 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80045f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	da0f      	bge.n	8004618 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80045f8:	78fb      	ldrb	r3, [r7, #3]
 80045fa:	f003 020f 	and.w	r2, r3, #15
 80045fe:	4613      	mov	r3, r2
 8004600:	00db      	lsls	r3, r3, #3
 8004602:	4413      	add	r3, r2
 8004604:	009b      	lsls	r3, r3, #2
 8004606:	3338      	adds	r3, #56	; 0x38
 8004608:	687a      	ldr	r2, [r7, #4]
 800460a:	4413      	add	r3, r2
 800460c:	3304      	adds	r3, #4
 800460e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2201      	movs	r2, #1
 8004614:	705a      	strb	r2, [r3, #1]
 8004616:	e00d      	b.n	8004634 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004618:	78fa      	ldrb	r2, [r7, #3]
 800461a:	4613      	mov	r3, r2
 800461c:	00db      	lsls	r3, r3, #3
 800461e:	4413      	add	r3, r2
 8004620:	009b      	lsls	r3, r3, #2
 8004622:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004626:	687a      	ldr	r2, [r7, #4]
 8004628:	4413      	add	r3, r2
 800462a:	3304      	adds	r3, #4
 800462c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2200      	movs	r2, #0
 8004632:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2201      	movs	r2, #1
 8004638:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800463a:	78fb      	ldrb	r3, [r7, #3]
 800463c:	f003 030f 	and.w	r3, r3, #15
 8004640:	b2da      	uxtb	r2, r3
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800464c:	2b01      	cmp	r3, #1
 800464e:	d101      	bne.n	8004654 <HAL_PCD_EP_SetStall+0x82>
 8004650:	2302      	movs	r3, #2
 8004652:	e01e      	b.n	8004692 <HAL_PCD_EP_SetStall+0xc0>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2201      	movs	r2, #1
 8004658:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	68f9      	ldr	r1, [r7, #12]
 8004662:	4618      	mov	r0, r3
 8004664:	f003 fe82 	bl	800836c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004668:	78fb      	ldrb	r3, [r7, #3]
 800466a:	f003 030f 	and.w	r3, r3, #15
 800466e:	2b00      	cmp	r3, #0
 8004670:	d10a      	bne.n	8004688 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6818      	ldr	r0, [r3, #0]
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	691b      	ldr	r3, [r3, #16]
 800467a:	b2d9      	uxtb	r1, r3
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004682:	461a      	mov	r2, r3
 8004684:	f004 f872 	bl	800876c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2200      	movs	r2, #0
 800468c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004690:	2300      	movs	r3, #0
}
 8004692:	4618      	mov	r0, r3
 8004694:	3710      	adds	r7, #16
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}

0800469a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800469a:	b580      	push	{r7, lr}
 800469c:	b084      	sub	sp, #16
 800469e:	af00      	add	r7, sp, #0
 80046a0:	6078      	str	r0, [r7, #4]
 80046a2:	460b      	mov	r3, r1
 80046a4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80046a6:	78fb      	ldrb	r3, [r7, #3]
 80046a8:	f003 020f 	and.w	r2, r3, #15
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d901      	bls.n	80046b8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80046b4:	2301      	movs	r3, #1
 80046b6:	e042      	b.n	800473e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80046b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	da0f      	bge.n	80046e0 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80046c0:	78fb      	ldrb	r3, [r7, #3]
 80046c2:	f003 020f 	and.w	r2, r3, #15
 80046c6:	4613      	mov	r3, r2
 80046c8:	00db      	lsls	r3, r3, #3
 80046ca:	4413      	add	r3, r2
 80046cc:	009b      	lsls	r3, r3, #2
 80046ce:	3338      	adds	r3, #56	; 0x38
 80046d0:	687a      	ldr	r2, [r7, #4]
 80046d2:	4413      	add	r3, r2
 80046d4:	3304      	adds	r3, #4
 80046d6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	2201      	movs	r2, #1
 80046dc:	705a      	strb	r2, [r3, #1]
 80046de:	e00f      	b.n	8004700 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80046e0:	78fb      	ldrb	r3, [r7, #3]
 80046e2:	f003 020f 	and.w	r2, r3, #15
 80046e6:	4613      	mov	r3, r2
 80046e8:	00db      	lsls	r3, r3, #3
 80046ea:	4413      	add	r3, r2
 80046ec:	009b      	lsls	r3, r3, #2
 80046ee:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80046f2:	687a      	ldr	r2, [r7, #4]
 80046f4:	4413      	add	r3, r2
 80046f6:	3304      	adds	r3, #4
 80046f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2200      	movs	r2, #0
 80046fe:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	2200      	movs	r2, #0
 8004704:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004706:	78fb      	ldrb	r3, [r7, #3]
 8004708:	f003 030f 	and.w	r3, r3, #15
 800470c:	b2da      	uxtb	r2, r3
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004718:	2b01      	cmp	r3, #1
 800471a:	d101      	bne.n	8004720 <HAL_PCD_EP_ClrStall+0x86>
 800471c:	2302      	movs	r3, #2
 800471e:	e00e      	b.n	800473e <HAL_PCD_EP_ClrStall+0xa4>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2201      	movs	r2, #1
 8004724:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	68f9      	ldr	r1, [r7, #12]
 800472e:	4618      	mov	r0, r3
 8004730:	f003 fe8a 	bl	8008448 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2200      	movs	r2, #0
 8004738:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800473c:	2300      	movs	r3, #0
}
 800473e:	4618      	mov	r0, r3
 8004740:	3710      	adds	r7, #16
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}

08004746 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004746:	b580      	push	{r7, lr}
 8004748:	b084      	sub	sp, #16
 800474a:	af00      	add	r7, sp, #0
 800474c:	6078      	str	r0, [r7, #4]
 800474e:	460b      	mov	r3, r1
 8004750:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004752:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004756:	2b00      	cmp	r3, #0
 8004758:	da0c      	bge.n	8004774 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800475a:	78fb      	ldrb	r3, [r7, #3]
 800475c:	f003 020f 	and.w	r2, r3, #15
 8004760:	4613      	mov	r3, r2
 8004762:	00db      	lsls	r3, r3, #3
 8004764:	4413      	add	r3, r2
 8004766:	009b      	lsls	r3, r3, #2
 8004768:	3338      	adds	r3, #56	; 0x38
 800476a:	687a      	ldr	r2, [r7, #4]
 800476c:	4413      	add	r3, r2
 800476e:	3304      	adds	r3, #4
 8004770:	60fb      	str	r3, [r7, #12]
 8004772:	e00c      	b.n	800478e <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004774:	78fb      	ldrb	r3, [r7, #3]
 8004776:	f003 020f 	and.w	r2, r3, #15
 800477a:	4613      	mov	r3, r2
 800477c:	00db      	lsls	r3, r3, #3
 800477e:	4413      	add	r3, r2
 8004780:	009b      	lsls	r3, r3, #2
 8004782:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004786:	687a      	ldr	r2, [r7, #4]
 8004788:	4413      	add	r3, r2
 800478a:	3304      	adds	r3, #4
 800478c:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	68f9      	ldr	r1, [r7, #12]
 8004794:	4618      	mov	r0, r3
 8004796:	f003 fca9 	bl	80080ec <USB_EPStopXfer>
 800479a:	4603      	mov	r3, r0
 800479c:	72fb      	strb	r3, [r7, #11]

  return ret;
 800479e:	7afb      	ldrb	r3, [r7, #11]
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	3710      	adds	r7, #16
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bd80      	pop	{r7, pc}

080047a8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b08a      	sub	sp, #40	; 0x28
 80047ac:	af02      	add	r7, sp, #8
 80047ae:	6078      	str	r0, [r7, #4]
 80047b0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80047bc:	683a      	ldr	r2, [r7, #0]
 80047be:	4613      	mov	r3, r2
 80047c0:	00db      	lsls	r3, r3, #3
 80047c2:	4413      	add	r3, r2
 80047c4:	009b      	lsls	r3, r3, #2
 80047c6:	3338      	adds	r3, #56	; 0x38
 80047c8:	687a      	ldr	r2, [r7, #4]
 80047ca:	4413      	add	r3, r2
 80047cc:	3304      	adds	r3, #4
 80047ce:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	6a1a      	ldr	r2, [r3, #32]
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	699b      	ldr	r3, [r3, #24]
 80047d8:	429a      	cmp	r2, r3
 80047da:	d901      	bls.n	80047e0 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80047dc:	2301      	movs	r3, #1
 80047de:	e06c      	b.n	80048ba <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	699a      	ldr	r2, [r3, #24]
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	6a1b      	ldr	r3, [r3, #32]
 80047e8:	1ad3      	subs	r3, r2, r3
 80047ea:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	68db      	ldr	r3, [r3, #12]
 80047f0:	69fa      	ldr	r2, [r7, #28]
 80047f2:	429a      	cmp	r2, r3
 80047f4:	d902      	bls.n	80047fc <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	68db      	ldr	r3, [r3, #12]
 80047fa:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80047fc:	69fb      	ldr	r3, [r7, #28]
 80047fe:	3303      	adds	r3, #3
 8004800:	089b      	lsrs	r3, r3, #2
 8004802:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004804:	e02b      	b.n	800485e <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	699a      	ldr	r2, [r3, #24]
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	6a1b      	ldr	r3, [r3, #32]
 800480e:	1ad3      	subs	r3, r2, r3
 8004810:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	68db      	ldr	r3, [r3, #12]
 8004816:	69fa      	ldr	r2, [r7, #28]
 8004818:	429a      	cmp	r2, r3
 800481a:	d902      	bls.n	8004822 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	68db      	ldr	r3, [r3, #12]
 8004820:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004822:	69fb      	ldr	r3, [r7, #28]
 8004824:	3303      	adds	r3, #3
 8004826:	089b      	lsrs	r3, r3, #2
 8004828:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	6919      	ldr	r1, [r3, #16]
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	b2da      	uxtb	r2, r3
 8004832:	69fb      	ldr	r3, [r7, #28]
 8004834:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800483a:	b2db      	uxtb	r3, r3
 800483c:	9300      	str	r3, [sp, #0]
 800483e:	4603      	mov	r3, r0
 8004840:	6978      	ldr	r0, [r7, #20]
 8004842:	f003 fcfd 	bl	8008240 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	691a      	ldr	r2, [r3, #16]
 800484a:	69fb      	ldr	r3, [r7, #28]
 800484c:	441a      	add	r2, r3
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	6a1a      	ldr	r2, [r3, #32]
 8004856:	69fb      	ldr	r3, [r7, #28]
 8004858:	441a      	add	r2, r3
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	015a      	lsls	r2, r3, #5
 8004862:	693b      	ldr	r3, [r7, #16]
 8004864:	4413      	add	r3, r2
 8004866:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800486a:	699b      	ldr	r3, [r3, #24]
 800486c:	b29b      	uxth	r3, r3
 800486e:	69ba      	ldr	r2, [r7, #24]
 8004870:	429a      	cmp	r2, r3
 8004872:	d809      	bhi.n	8004888 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	6a1a      	ldr	r2, [r3, #32]
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800487c:	429a      	cmp	r2, r3
 800487e:	d203      	bcs.n	8004888 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	699b      	ldr	r3, [r3, #24]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d1be      	bne.n	8004806 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	699a      	ldr	r2, [r3, #24]
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	6a1b      	ldr	r3, [r3, #32]
 8004890:	429a      	cmp	r2, r3
 8004892:	d811      	bhi.n	80048b8 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	f003 030f 	and.w	r3, r3, #15
 800489a:	2201      	movs	r2, #1
 800489c:	fa02 f303 	lsl.w	r3, r2, r3
 80048a0:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80048a2:	693b      	ldr	r3, [r7, #16]
 80048a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	43db      	mvns	r3, r3
 80048ae:	6939      	ldr	r1, [r7, #16]
 80048b0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80048b4:	4013      	ands	r3, r2
 80048b6:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80048b8:	2300      	movs	r3, #0
}
 80048ba:	4618      	mov	r0, r3
 80048bc:	3720      	adds	r7, #32
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
	...

080048c4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b088      	sub	sp, #32
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80048d4:	69fb      	ldr	r3, [r7, #28]
 80048d6:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80048d8:	69fb      	ldr	r3, [r7, #28]
 80048da:	333c      	adds	r3, #60	; 0x3c
 80048dc:	3304      	adds	r3, #4
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	015a      	lsls	r2, r3, #5
 80048e6:	69bb      	ldr	r3, [r7, #24]
 80048e8:	4413      	add	r3, r2
 80048ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	691b      	ldr	r3, [r3, #16]
 80048f6:	2b01      	cmp	r3, #1
 80048f8:	d17b      	bne.n	80049f2 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80048fa:	693b      	ldr	r3, [r7, #16]
 80048fc:	f003 0308 	and.w	r3, r3, #8
 8004900:	2b00      	cmp	r3, #0
 8004902:	d015      	beq.n	8004930 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	4a61      	ldr	r2, [pc, #388]	; (8004a8c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004908:	4293      	cmp	r3, r2
 800490a:	f240 80b9 	bls.w	8004a80 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004914:	2b00      	cmp	r3, #0
 8004916:	f000 80b3 	beq.w	8004a80 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	015a      	lsls	r2, r3, #5
 800491e:	69bb      	ldr	r3, [r7, #24]
 8004920:	4413      	add	r3, r2
 8004922:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004926:	461a      	mov	r2, r3
 8004928:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800492c:	6093      	str	r3, [r2, #8]
 800492e:	e0a7      	b.n	8004a80 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004930:	693b      	ldr	r3, [r7, #16]
 8004932:	f003 0320 	and.w	r3, r3, #32
 8004936:	2b00      	cmp	r3, #0
 8004938:	d009      	beq.n	800494e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	015a      	lsls	r2, r3, #5
 800493e:	69bb      	ldr	r3, [r7, #24]
 8004940:	4413      	add	r3, r2
 8004942:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004946:	461a      	mov	r2, r3
 8004948:	2320      	movs	r3, #32
 800494a:	6093      	str	r3, [r2, #8]
 800494c:	e098      	b.n	8004a80 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004954:	2b00      	cmp	r3, #0
 8004956:	f040 8093 	bne.w	8004a80 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800495a:	697b      	ldr	r3, [r7, #20]
 800495c:	4a4b      	ldr	r2, [pc, #300]	; (8004a8c <PCD_EP_OutXfrComplete_int+0x1c8>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d90f      	bls.n	8004982 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004968:	2b00      	cmp	r3, #0
 800496a:	d00a      	beq.n	8004982 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	015a      	lsls	r2, r3, #5
 8004970:	69bb      	ldr	r3, [r7, #24]
 8004972:	4413      	add	r3, r2
 8004974:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004978:	461a      	mov	r2, r3
 800497a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800497e:	6093      	str	r3, [r2, #8]
 8004980:	e07e      	b.n	8004a80 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004982:	683a      	ldr	r2, [r7, #0]
 8004984:	4613      	mov	r3, r2
 8004986:	00db      	lsls	r3, r3, #3
 8004988:	4413      	add	r3, r2
 800498a:	009b      	lsls	r3, r3, #2
 800498c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004990:	687a      	ldr	r2, [r7, #4]
 8004992:	4413      	add	r3, r2
 8004994:	3304      	adds	r3, #4
 8004996:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	69da      	ldr	r2, [r3, #28]
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	0159      	lsls	r1, r3, #5
 80049a0:	69bb      	ldr	r3, [r7, #24]
 80049a2:	440b      	add	r3, r1
 80049a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049a8:	691b      	ldr	r3, [r3, #16]
 80049aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049ae:	1ad2      	subs	r2, r2, r3
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d114      	bne.n	80049e4 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	699b      	ldr	r3, [r3, #24]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d109      	bne.n	80049d6 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6818      	ldr	r0, [r3, #0]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80049cc:	461a      	mov	r2, r3
 80049ce:	2101      	movs	r1, #1
 80049d0:	f003 fecc 	bl	800876c <USB_EP0_OutStart>
 80049d4:	e006      	b.n	80049e4 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	691a      	ldr	r2, [r3, #16]
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	6a1b      	ldr	r3, [r3, #32]
 80049de:	441a      	add	r2, r3
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	b2db      	uxtb	r3, r3
 80049e8:	4619      	mov	r1, r3
 80049ea:	6878      	ldr	r0, [r7, #4]
 80049ec:	f006 f9d6 	bl	800ad9c <HAL_PCD_DataOutStageCallback>
 80049f0:	e046      	b.n	8004a80 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80049f2:	697b      	ldr	r3, [r7, #20]
 80049f4:	4a26      	ldr	r2, [pc, #152]	; (8004a90 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d124      	bne.n	8004a44 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d00a      	beq.n	8004a1a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	015a      	lsls	r2, r3, #5
 8004a08:	69bb      	ldr	r3, [r7, #24]
 8004a0a:	4413      	add	r3, r2
 8004a0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a10:	461a      	mov	r2, r3
 8004a12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004a16:	6093      	str	r3, [r2, #8]
 8004a18:	e032      	b.n	8004a80 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004a1a:	693b      	ldr	r3, [r7, #16]
 8004a1c:	f003 0320 	and.w	r3, r3, #32
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d008      	beq.n	8004a36 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	015a      	lsls	r2, r3, #5
 8004a28:	69bb      	ldr	r3, [r7, #24]
 8004a2a:	4413      	add	r3, r2
 8004a2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a30:	461a      	mov	r2, r3
 8004a32:	2320      	movs	r3, #32
 8004a34:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	4619      	mov	r1, r3
 8004a3c:	6878      	ldr	r0, [r7, #4]
 8004a3e:	f006 f9ad 	bl	800ad9c <HAL_PCD_DataOutStageCallback>
 8004a42:	e01d      	b.n	8004a80 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d114      	bne.n	8004a74 <PCD_EP_OutXfrComplete_int+0x1b0>
 8004a4a:	6879      	ldr	r1, [r7, #4]
 8004a4c:	683a      	ldr	r2, [r7, #0]
 8004a4e:	4613      	mov	r3, r2
 8004a50:	00db      	lsls	r3, r3, #3
 8004a52:	4413      	add	r3, r2
 8004a54:	009b      	lsls	r3, r3, #2
 8004a56:	440b      	add	r3, r1
 8004a58:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d108      	bne.n	8004a74 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6818      	ldr	r0, [r3, #0]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004a6c:	461a      	mov	r2, r3
 8004a6e:	2100      	movs	r1, #0
 8004a70:	f003 fe7c 	bl	800876c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	b2db      	uxtb	r3, r3
 8004a78:	4619      	mov	r1, r3
 8004a7a:	6878      	ldr	r0, [r7, #4]
 8004a7c:	f006 f98e 	bl	800ad9c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004a80:	2300      	movs	r3, #0
}
 8004a82:	4618      	mov	r0, r3
 8004a84:	3720      	adds	r7, #32
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bd80      	pop	{r7, pc}
 8004a8a:	bf00      	nop
 8004a8c:	4f54300a 	.word	0x4f54300a
 8004a90:	4f54310a 	.word	0x4f54310a

08004a94 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b086      	sub	sp, #24
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
 8004a9c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004aa4:	697b      	ldr	r3, [r7, #20]
 8004aa6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	333c      	adds	r3, #60	; 0x3c
 8004aac:	3304      	adds	r3, #4
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	015a      	lsls	r2, r3, #5
 8004ab6:	693b      	ldr	r3, [r7, #16]
 8004ab8:	4413      	add	r3, r2
 8004aba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	4a15      	ldr	r2, [pc, #84]	; (8004b1c <PCD_EP_OutSetupPacket_int+0x88>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d90e      	bls.n	8004ae8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d009      	beq.n	8004ae8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	015a      	lsls	r2, r3, #5
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	4413      	add	r3, r2
 8004adc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ae0:	461a      	mov	r2, r3
 8004ae2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004ae6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004ae8:	6878      	ldr	r0, [r7, #4]
 8004aea:	f006 f945 	bl	800ad78 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	4a0a      	ldr	r2, [pc, #40]	; (8004b1c <PCD_EP_OutSetupPacket_int+0x88>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d90c      	bls.n	8004b10 <PCD_EP_OutSetupPacket_int+0x7c>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	691b      	ldr	r3, [r3, #16]
 8004afa:	2b01      	cmp	r3, #1
 8004afc:	d108      	bne.n	8004b10 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6818      	ldr	r0, [r3, #0]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004b08:	461a      	mov	r2, r3
 8004b0a:	2101      	movs	r1, #1
 8004b0c:	f003 fe2e 	bl	800876c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004b10:	2300      	movs	r3, #0
}
 8004b12:	4618      	mov	r0, r3
 8004b14:	3718      	adds	r7, #24
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bd80      	pop	{r7, pc}
 8004b1a:	bf00      	nop
 8004b1c:	4f54300a 	.word	0x4f54300a

08004b20 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b085      	sub	sp, #20
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
 8004b28:	460b      	mov	r3, r1
 8004b2a:	70fb      	strb	r3, [r7, #3]
 8004b2c:	4613      	mov	r3, r2
 8004b2e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b36:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004b38:	78fb      	ldrb	r3, [r7, #3]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d107      	bne.n	8004b4e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004b3e:	883b      	ldrh	r3, [r7, #0]
 8004b40:	0419      	lsls	r1, r3, #16
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	68ba      	ldr	r2, [r7, #8]
 8004b48:	430a      	orrs	r2, r1
 8004b4a:	629a      	str	r2, [r3, #40]	; 0x28
 8004b4c:	e028      	b.n	8004ba0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b54:	0c1b      	lsrs	r3, r3, #16
 8004b56:	68ba      	ldr	r2, [r7, #8]
 8004b58:	4413      	add	r3, r2
 8004b5a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	73fb      	strb	r3, [r7, #15]
 8004b60:	e00d      	b.n	8004b7e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681a      	ldr	r2, [r3, #0]
 8004b66:	7bfb      	ldrb	r3, [r7, #15]
 8004b68:	3340      	adds	r3, #64	; 0x40
 8004b6a:	009b      	lsls	r3, r3, #2
 8004b6c:	4413      	add	r3, r2
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	0c1b      	lsrs	r3, r3, #16
 8004b72:	68ba      	ldr	r2, [r7, #8]
 8004b74:	4413      	add	r3, r2
 8004b76:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004b78:	7bfb      	ldrb	r3, [r7, #15]
 8004b7a:	3301      	adds	r3, #1
 8004b7c:	73fb      	strb	r3, [r7, #15]
 8004b7e:	7bfa      	ldrb	r2, [r7, #15]
 8004b80:	78fb      	ldrb	r3, [r7, #3]
 8004b82:	3b01      	subs	r3, #1
 8004b84:	429a      	cmp	r2, r3
 8004b86:	d3ec      	bcc.n	8004b62 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004b88:	883b      	ldrh	r3, [r7, #0]
 8004b8a:	0418      	lsls	r0, r3, #16
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6819      	ldr	r1, [r3, #0]
 8004b90:	78fb      	ldrb	r3, [r7, #3]
 8004b92:	3b01      	subs	r3, #1
 8004b94:	68ba      	ldr	r2, [r7, #8]
 8004b96:	4302      	orrs	r2, r0
 8004b98:	3340      	adds	r3, #64	; 0x40
 8004b9a:	009b      	lsls	r3, r3, #2
 8004b9c:	440b      	add	r3, r1
 8004b9e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004ba0:	2300      	movs	r3, #0
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3714      	adds	r7, #20
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bac:	4770      	bx	lr

08004bae <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004bae:	b480      	push	{r7}
 8004bb0:	b083      	sub	sp, #12
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	6078      	str	r0, [r7, #4]
 8004bb6:	460b      	mov	r3, r1
 8004bb8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	887a      	ldrh	r2, [r7, #2]
 8004bc0:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004bc2:	2300      	movs	r3, #0
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	370c      	adds	r7, #12
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bce:	4770      	bx	lr

08004bd0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	b085      	sub	sp, #20
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2201      	movs	r2, #1
 8004be2:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2200      	movs	r2, #0
 8004bea:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	699b      	ldr	r3, [r3, #24]
 8004bf2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bfe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c02:	f043 0303 	orr.w	r3, r3, #3
 8004c06:	68fa      	ldr	r2, [r7, #12]
 8004c08:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8004c0a:	2300      	movs	r3, #0
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	3714      	adds	r7, #20
 8004c10:	46bd      	mov	sp, r7
 8004c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c16:	4770      	bx	lr

08004c18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b084      	sub	sp, #16
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
 8004c20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d101      	bne.n	8004c2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c28:	2301      	movs	r3, #1
 8004c2a:	e0cc      	b.n	8004dc6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c2c:	4b68      	ldr	r3, [pc, #416]	; (8004dd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f003 030f 	and.w	r3, r3, #15
 8004c34:	683a      	ldr	r2, [r7, #0]
 8004c36:	429a      	cmp	r2, r3
 8004c38:	d90c      	bls.n	8004c54 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c3a:	4b65      	ldr	r3, [pc, #404]	; (8004dd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004c3c:	683a      	ldr	r2, [r7, #0]
 8004c3e:	b2d2      	uxtb	r2, r2
 8004c40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c42:	4b63      	ldr	r3, [pc, #396]	; (8004dd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f003 030f 	and.w	r3, r3, #15
 8004c4a:	683a      	ldr	r2, [r7, #0]
 8004c4c:	429a      	cmp	r2, r3
 8004c4e:	d001      	beq.n	8004c54 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004c50:	2301      	movs	r3, #1
 8004c52:	e0b8      	b.n	8004dc6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f003 0302 	and.w	r3, r3, #2
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d020      	beq.n	8004ca2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f003 0304 	and.w	r3, r3, #4
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d005      	beq.n	8004c78 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004c6c:	4b59      	ldr	r3, [pc, #356]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	4a58      	ldr	r2, [pc, #352]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c72:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004c76:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f003 0308 	and.w	r3, r3, #8
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d005      	beq.n	8004c90 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004c84:	4b53      	ldr	r3, [pc, #332]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	4a52      	ldr	r2, [pc, #328]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c8a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004c8e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c90:	4b50      	ldr	r3, [pc, #320]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	494d      	ldr	r1, [pc, #308]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f003 0301 	and.w	r3, r3, #1
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d044      	beq.n	8004d38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	2b01      	cmp	r3, #1
 8004cb4:	d107      	bne.n	8004cc6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cb6:	4b47      	ldr	r3, [pc, #284]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d119      	bne.n	8004cf6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e07f      	b.n	8004dc6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	685b      	ldr	r3, [r3, #4]
 8004cca:	2b02      	cmp	r3, #2
 8004ccc:	d003      	beq.n	8004cd6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004cd2:	2b03      	cmp	r3, #3
 8004cd4:	d107      	bne.n	8004ce6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004cd6:	4b3f      	ldr	r3, [pc, #252]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d109      	bne.n	8004cf6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	e06f      	b.n	8004dc6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ce6:	4b3b      	ldr	r3, [pc, #236]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f003 0302 	and.w	r3, r3, #2
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d101      	bne.n	8004cf6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	e067      	b.n	8004dc6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004cf6:	4b37      	ldr	r3, [pc, #220]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004cf8:	689b      	ldr	r3, [r3, #8]
 8004cfa:	f023 0203 	bic.w	r2, r3, #3
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	685b      	ldr	r3, [r3, #4]
 8004d02:	4934      	ldr	r1, [pc, #208]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d04:	4313      	orrs	r3, r2
 8004d06:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d08:	f7fd fc94 	bl	8002634 <HAL_GetTick>
 8004d0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d0e:	e00a      	b.n	8004d26 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d10:	f7fd fc90 	bl	8002634 <HAL_GetTick>
 8004d14:	4602      	mov	r2, r0
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	1ad3      	subs	r3, r2, r3
 8004d1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d901      	bls.n	8004d26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004d22:	2303      	movs	r3, #3
 8004d24:	e04f      	b.n	8004dc6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d26:	4b2b      	ldr	r3, [pc, #172]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	f003 020c 	and.w	r2, r3, #12
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	009b      	lsls	r3, r3, #2
 8004d34:	429a      	cmp	r2, r3
 8004d36:	d1eb      	bne.n	8004d10 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d38:	4b25      	ldr	r3, [pc, #148]	; (8004dd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f003 030f 	and.w	r3, r3, #15
 8004d40:	683a      	ldr	r2, [r7, #0]
 8004d42:	429a      	cmp	r2, r3
 8004d44:	d20c      	bcs.n	8004d60 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d46:	4b22      	ldr	r3, [pc, #136]	; (8004dd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004d48:	683a      	ldr	r2, [r7, #0]
 8004d4a:	b2d2      	uxtb	r2, r2
 8004d4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d4e:	4b20      	ldr	r3, [pc, #128]	; (8004dd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f003 030f 	and.w	r3, r3, #15
 8004d56:	683a      	ldr	r2, [r7, #0]
 8004d58:	429a      	cmp	r2, r3
 8004d5a:	d001      	beq.n	8004d60 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	e032      	b.n	8004dc6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f003 0304 	and.w	r3, r3, #4
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d008      	beq.n	8004d7e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d6c:	4b19      	ldr	r3, [pc, #100]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d6e:	689b      	ldr	r3, [r3, #8]
 8004d70:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	68db      	ldr	r3, [r3, #12]
 8004d78:	4916      	ldr	r1, [pc, #88]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f003 0308 	and.w	r3, r3, #8
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d009      	beq.n	8004d9e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d8a:	4b12      	ldr	r3, [pc, #72]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d8c:	689b      	ldr	r3, [r3, #8]
 8004d8e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	691b      	ldr	r3, [r3, #16]
 8004d96:	00db      	lsls	r3, r3, #3
 8004d98:	490e      	ldr	r1, [pc, #56]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004d9e:	f000 fb6b 	bl	8005478 <HAL_RCC_GetSysClockFreq>
 8004da2:	4602      	mov	r2, r0
 8004da4:	4b0b      	ldr	r3, [pc, #44]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	091b      	lsrs	r3, r3, #4
 8004daa:	f003 030f 	and.w	r3, r3, #15
 8004dae:	490a      	ldr	r1, [pc, #40]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c0>)
 8004db0:	5ccb      	ldrb	r3, [r1, r3]
 8004db2:	fa22 f303 	lsr.w	r3, r2, r3
 8004db6:	4a09      	ldr	r2, [pc, #36]	; (8004ddc <HAL_RCC_ClockConfig+0x1c4>)
 8004db8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004dba:	4b09      	ldr	r3, [pc, #36]	; (8004de0 <HAL_RCC_ClockConfig+0x1c8>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f7fd fbf4 	bl	80025ac <HAL_InitTick>

  return HAL_OK;
 8004dc4:	2300      	movs	r3, #0
}
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	3710      	adds	r7, #16
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	bd80      	pop	{r7, pc}
 8004dce:	bf00      	nop
 8004dd0:	40023c00 	.word	0x40023c00
 8004dd4:	40023800 	.word	0x40023800
 8004dd8:	0800fdac 	.word	0x0800fdac
 8004ddc:	20000000 	.word	0x20000000
 8004de0:	20000004 	.word	0x20000004

08004de4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004de4:	b480      	push	{r7}
 8004de6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004de8:	4b03      	ldr	r3, [pc, #12]	; (8004df8 <HAL_RCC_GetHCLKFreq+0x14>)
 8004dea:	681b      	ldr	r3, [r3, #0]
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	46bd      	mov	sp, r7
 8004df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df4:	4770      	bx	lr
 8004df6:	bf00      	nop
 8004df8:	20000000 	.word	0x20000000

08004dfc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004e00:	f7ff fff0 	bl	8004de4 <HAL_RCC_GetHCLKFreq>
 8004e04:	4602      	mov	r2, r0
 8004e06:	4b05      	ldr	r3, [pc, #20]	; (8004e1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	0a9b      	lsrs	r3, r3, #10
 8004e0c:	f003 0307 	and.w	r3, r3, #7
 8004e10:	4903      	ldr	r1, [pc, #12]	; (8004e20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e12:	5ccb      	ldrb	r3, [r1, r3]
 8004e14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e18:	4618      	mov	r0, r3
 8004e1a:	bd80      	pop	{r7, pc}
 8004e1c:	40023800 	.word	0x40023800
 8004e20:	0800fdbc 	.word	0x0800fdbc

08004e24 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b08c      	sub	sp, #48	; 0x30
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8004e30:	2300      	movs	r3, #0
 8004e32:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8004e34:	2300      	movs	r3, #0
 8004e36:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8004e38:	2300      	movs	r3, #0
 8004e3a:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8004e40:	2300      	movs	r3, #0
 8004e42:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8004e44:	2300      	movs	r3, #0
 8004e46:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8004e48:	2300      	movs	r3, #0
 8004e4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f003 0301 	and.w	r3, r3, #1
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d010      	beq.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8004e5c:	4b6f      	ldr	r3, [pc, #444]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004e5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e62:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e6a:	496c      	ldr	r1, [pc, #432]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d101      	bne.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f003 0302 	and.w	r3, r3, #2
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d010      	beq.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8004e8a:	4b64      	ldr	r3, [pc, #400]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004e8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e90:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e98:	4960      	ldr	r1, [pc, #384]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004e9a:	4313      	orrs	r3, r2
 8004e9c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d101      	bne.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f003 0304 	and.w	r3, r3, #4
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d017      	beq.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004eb8:	4b58      	ldr	r3, [pc, #352]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004eba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ebe:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ec6:	4955      	ldr	r1, [pc, #340]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ed2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004ed6:	d101      	bne.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d101      	bne.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f003 0308 	and.w	r3, r3, #8
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d017      	beq.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004ef4:	4b49      	ldr	r3, [pc, #292]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004ef6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004efa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f02:	4946      	ldr	r1, [pc, #280]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004f04:	4313      	orrs	r3, r2
 8004f06:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f0e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004f12:	d101      	bne.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8004f14:	2301      	movs	r3, #1
 8004f16:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d101      	bne.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8004f20:	2301      	movs	r3, #1
 8004f22:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f003 0320 	and.w	r3, r3, #32
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	f000 808a 	beq.w	8005046 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004f32:	2300      	movs	r3, #0
 8004f34:	60bb      	str	r3, [r7, #8]
 8004f36:	4b39      	ldr	r3, [pc, #228]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f3a:	4a38      	ldr	r2, [pc, #224]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004f3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f40:	6413      	str	r3, [r2, #64]	; 0x40
 8004f42:	4b36      	ldr	r3, [pc, #216]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f4a:	60bb      	str	r3, [r7, #8]
 8004f4c:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004f4e:	4b34      	ldr	r3, [pc, #208]	; (8005020 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4a33      	ldr	r2, [pc, #204]	; (8005020 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004f54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f58:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004f5a:	f7fd fb6b 	bl	8002634 <HAL_GetTick>
 8004f5e:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004f60:	e008      	b.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004f62:	f7fd fb67 	bl	8002634 <HAL_GetTick>
 8004f66:	4602      	mov	r2, r0
 8004f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f6a:	1ad3      	subs	r3, r2, r3
 8004f6c:	2b02      	cmp	r3, #2
 8004f6e:	d901      	bls.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8004f70:	2303      	movs	r3, #3
 8004f72:	e278      	b.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004f74:	4b2a      	ldr	r3, [pc, #168]	; (8005020 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d0f0      	beq.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004f80:	4b26      	ldr	r3, [pc, #152]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004f82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f84:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f88:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004f8a:	6a3b      	ldr	r3, [r7, #32]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d02f      	beq.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f94:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f98:	6a3a      	ldr	r2, [r7, #32]
 8004f9a:	429a      	cmp	r2, r3
 8004f9c:	d028      	beq.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004f9e:	4b1f      	ldr	r3, [pc, #124]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004fa0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fa2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fa6:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004fa8:	4b1e      	ldr	r3, [pc, #120]	; (8005024 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8004faa:	2201      	movs	r2, #1
 8004fac:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004fae:	4b1d      	ldr	r3, [pc, #116]	; (8005024 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004fb4:	4a19      	ldr	r2, [pc, #100]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004fb6:	6a3b      	ldr	r3, [r7, #32]
 8004fb8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004fba:	4b18      	ldr	r3, [pc, #96]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004fbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fbe:	f003 0301 	and.w	r3, r3, #1
 8004fc2:	2b01      	cmp	r3, #1
 8004fc4:	d114      	bne.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004fc6:	f7fd fb35 	bl	8002634 <HAL_GetTick>
 8004fca:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fcc:	e00a      	b.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004fce:	f7fd fb31 	bl	8002634 <HAL_GetTick>
 8004fd2:	4602      	mov	r2, r0
 8004fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fd6:	1ad3      	subs	r3, r2, r3
 8004fd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d901      	bls.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8004fe0:	2303      	movs	r3, #3
 8004fe2:	e240      	b.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fe4:	4b0d      	ldr	r3, [pc, #52]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004fe6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fe8:	f003 0302 	and.w	r3, r3, #2
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d0ee      	beq.n	8004fce <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ff4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ff8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004ffc:	d114      	bne.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8004ffe:	4b07      	ldr	r3, [pc, #28]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800500a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800500e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005012:	4902      	ldr	r1, [pc, #8]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005014:	4313      	orrs	r3, r2
 8005016:	608b      	str	r3, [r1, #8]
 8005018:	e00c      	b.n	8005034 <HAL_RCCEx_PeriphCLKConfig+0x210>
 800501a:	bf00      	nop
 800501c:	40023800 	.word	0x40023800
 8005020:	40007000 	.word	0x40007000
 8005024:	42470e40 	.word	0x42470e40
 8005028:	4b4a      	ldr	r3, [pc, #296]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800502a:	689b      	ldr	r3, [r3, #8]
 800502c:	4a49      	ldr	r2, [pc, #292]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800502e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005032:	6093      	str	r3, [r2, #8]
 8005034:	4b47      	ldr	r3, [pc, #284]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005036:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800503c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005040:	4944      	ldr	r1, [pc, #272]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005042:	4313      	orrs	r3, r2
 8005044:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f003 0310 	and.w	r3, r3, #16
 800504e:	2b00      	cmp	r3, #0
 8005050:	d004      	beq.n	800505c <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8005058:	4b3f      	ldr	r3, [pc, #252]	; (8005158 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 800505a:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005064:	2b00      	cmp	r3, #0
 8005066:	d00a      	beq.n	800507e <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8005068:	4b3a      	ldr	r3, [pc, #232]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800506a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800506e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005076:	4937      	ldr	r1, [pc, #220]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005078:	4313      	orrs	r3, r2
 800507a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005086:	2b00      	cmp	r3, #0
 8005088:	d00a      	beq.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800508a:	4b32      	ldr	r3, [pc, #200]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800508c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005090:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005098:	492e      	ldr	r1, [pc, #184]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800509a:	4313      	orrs	r3, r2
 800509c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d011      	beq.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80050ac:	4b29      	ldr	r3, [pc, #164]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80050ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80050b2:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050ba:	4926      	ldr	r1, [pc, #152]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80050bc:	4313      	orrs	r3, r2
 80050be:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050c6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80050ca:	d101      	bne.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 80050cc:	2301      	movs	r3, #1
 80050ce:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d00a      	beq.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80050dc:	4b1d      	ldr	r3, [pc, #116]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80050de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80050e2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050ea:	491a      	ldr	r1, [pc, #104]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80050ec:	4313      	orrs	r3, r2
 80050ee:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d011      	beq.n	8005122 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 80050fe:	4b15      	ldr	r3, [pc, #84]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005100:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005104:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800510c:	4911      	ldr	r1, [pc, #68]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800510e:	4313      	orrs	r3, r2
 8005110:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005118:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800511c:	d101      	bne.n	8005122 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 800511e:	2301      	movs	r3, #1
 8005120:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8005122:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005124:	2b01      	cmp	r3, #1
 8005126:	d005      	beq.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005130:	f040 80ff 	bne.w	8005332 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005134:	4b09      	ldr	r3, [pc, #36]	; (800515c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005136:	2200      	movs	r2, #0
 8005138:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800513a:	f7fd fa7b 	bl	8002634 <HAL_GetTick>
 800513e:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005140:	e00e      	b.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005142:	f7fd fa77 	bl	8002634 <HAL_GetTick>
 8005146:	4602      	mov	r2, r0
 8005148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800514a:	1ad3      	subs	r3, r2, r3
 800514c:	2b02      	cmp	r3, #2
 800514e:	d907      	bls.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005150:	2303      	movs	r3, #3
 8005152:	e188      	b.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8005154:	40023800 	.word	0x40023800
 8005158:	424711e0 	.word	0x424711e0
 800515c:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005160:	4b7e      	ldr	r3, [pc, #504]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005168:	2b00      	cmp	r3, #0
 800516a:	d1ea      	bne.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f003 0301 	and.w	r3, r3, #1
 8005174:	2b00      	cmp	r3, #0
 8005176:	d003      	beq.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800517c:	2b00      	cmp	r3, #0
 800517e:	d009      	beq.n	8005194 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8005188:	2b00      	cmp	r3, #0
 800518a:	d028      	beq.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005190:	2b00      	cmp	r3, #0
 8005192:	d124      	bne.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8005194:	4b71      	ldr	r3, [pc, #452]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005196:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800519a:	0c1b      	lsrs	r3, r3, #16
 800519c:	f003 0303 	and.w	r3, r3, #3
 80051a0:	3301      	adds	r3, #1
 80051a2:	005b      	lsls	r3, r3, #1
 80051a4:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80051a6:	4b6d      	ldr	r3, [pc, #436]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80051a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80051ac:	0e1b      	lsrs	r3, r3, #24
 80051ae:	f003 030f 	and.w	r3, r3, #15
 80051b2:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	685a      	ldr	r2, [r3, #4]
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	689b      	ldr	r3, [r3, #8]
 80051bc:	019b      	lsls	r3, r3, #6
 80051be:	431a      	orrs	r2, r3
 80051c0:	69fb      	ldr	r3, [r7, #28]
 80051c2:	085b      	lsrs	r3, r3, #1
 80051c4:	3b01      	subs	r3, #1
 80051c6:	041b      	lsls	r3, r3, #16
 80051c8:	431a      	orrs	r2, r3
 80051ca:	69bb      	ldr	r3, [r7, #24]
 80051cc:	061b      	lsls	r3, r3, #24
 80051ce:	431a      	orrs	r2, r3
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	695b      	ldr	r3, [r3, #20]
 80051d4:	071b      	lsls	r3, r3, #28
 80051d6:	4961      	ldr	r1, [pc, #388]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80051d8:	4313      	orrs	r3, r2
 80051da:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f003 0304 	and.w	r3, r3, #4
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d004      	beq.n	80051f4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80051f2:	d00a      	beq.n	800520a <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d035      	beq.n	800526c <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005204:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005208:	d130      	bne.n	800526c <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800520a:	4b54      	ldr	r3, [pc, #336]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800520c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005210:	0c1b      	lsrs	r3, r3, #16
 8005212:	f003 0303 	and.w	r3, r3, #3
 8005216:	3301      	adds	r3, #1
 8005218:	005b      	lsls	r3, r3, #1
 800521a:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800521c:	4b4f      	ldr	r3, [pc, #316]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800521e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005222:	0f1b      	lsrs	r3, r3, #28
 8005224:	f003 0307 	and.w	r3, r3, #7
 8005228:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	685a      	ldr	r2, [r3, #4]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	689b      	ldr	r3, [r3, #8]
 8005232:	019b      	lsls	r3, r3, #6
 8005234:	431a      	orrs	r2, r3
 8005236:	69fb      	ldr	r3, [r7, #28]
 8005238:	085b      	lsrs	r3, r3, #1
 800523a:	3b01      	subs	r3, #1
 800523c:	041b      	lsls	r3, r3, #16
 800523e:	431a      	orrs	r2, r3
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	691b      	ldr	r3, [r3, #16]
 8005244:	061b      	lsls	r3, r3, #24
 8005246:	431a      	orrs	r2, r3
 8005248:	697b      	ldr	r3, [r7, #20]
 800524a:	071b      	lsls	r3, r3, #28
 800524c:	4943      	ldr	r1, [pc, #268]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800524e:	4313      	orrs	r3, r2
 8005250:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005254:	4b41      	ldr	r3, [pc, #260]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005256:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800525a:	f023 021f 	bic.w	r2, r3, #31
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005262:	3b01      	subs	r3, #1
 8005264:	493d      	ldr	r1, [pc, #244]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005266:	4313      	orrs	r3, r2
 8005268:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005274:	2b00      	cmp	r3, #0
 8005276:	d029      	beq.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800527c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005280:	d124      	bne.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8005282:	4b36      	ldr	r3, [pc, #216]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005284:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005288:	0c1b      	lsrs	r3, r3, #16
 800528a:	f003 0303 	and.w	r3, r3, #3
 800528e:	3301      	adds	r3, #1
 8005290:	005b      	lsls	r3, r3, #1
 8005292:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005294:	4b31      	ldr	r3, [pc, #196]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005296:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800529a:	0f1b      	lsrs	r3, r3, #28
 800529c:	f003 0307 	and.w	r3, r3, #7
 80052a0:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	685a      	ldr	r2, [r3, #4]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	019b      	lsls	r3, r3, #6
 80052ac:	431a      	orrs	r2, r3
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	68db      	ldr	r3, [r3, #12]
 80052b2:	085b      	lsrs	r3, r3, #1
 80052b4:	3b01      	subs	r3, #1
 80052b6:	041b      	lsls	r3, r3, #16
 80052b8:	431a      	orrs	r2, r3
 80052ba:	69bb      	ldr	r3, [r7, #24]
 80052bc:	061b      	lsls	r3, r3, #24
 80052be:	431a      	orrs	r2, r3
 80052c0:	697b      	ldr	r3, [r7, #20]
 80052c2:	071b      	lsls	r3, r3, #28
 80052c4:	4925      	ldr	r1, [pc, #148]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80052c6:	4313      	orrs	r3, r2
 80052c8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d016      	beq.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	685a      	ldr	r2, [r3, #4]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	689b      	ldr	r3, [r3, #8]
 80052e0:	019b      	lsls	r3, r3, #6
 80052e2:	431a      	orrs	r2, r3
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	68db      	ldr	r3, [r3, #12]
 80052e8:	085b      	lsrs	r3, r3, #1
 80052ea:	3b01      	subs	r3, #1
 80052ec:	041b      	lsls	r3, r3, #16
 80052ee:	431a      	orrs	r2, r3
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	691b      	ldr	r3, [r3, #16]
 80052f4:	061b      	lsls	r3, r3, #24
 80052f6:	431a      	orrs	r2, r3
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	695b      	ldr	r3, [r3, #20]
 80052fc:	071b      	lsls	r3, r3, #28
 80052fe:	4917      	ldr	r1, [pc, #92]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005300:	4313      	orrs	r3, r2
 8005302:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005306:	4b16      	ldr	r3, [pc, #88]	; (8005360 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8005308:	2201      	movs	r2, #1
 800530a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800530c:	f7fd f992 	bl	8002634 <HAL_GetTick>
 8005310:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005312:	e008      	b.n	8005326 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005314:	f7fd f98e 	bl	8002634 <HAL_GetTick>
 8005318:	4602      	mov	r2, r0
 800531a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800531c:	1ad3      	subs	r3, r2, r3
 800531e:	2b02      	cmp	r3, #2
 8005320:	d901      	bls.n	8005326 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005322:	2303      	movs	r3, #3
 8005324:	e09f      	b.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005326:	4b0d      	ldr	r3, [pc, #52]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800532e:	2b00      	cmp	r3, #0
 8005330:	d0f0      	beq.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8005332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005334:	2b01      	cmp	r3, #1
 8005336:	f040 8095 	bne.w	8005464 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800533a:	4b0a      	ldr	r3, [pc, #40]	; (8005364 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 800533c:	2200      	movs	r2, #0
 800533e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005340:	f7fd f978 	bl	8002634 <HAL_GetTick>
 8005344:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005346:	e00f      	b.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005348:	f7fd f974 	bl	8002634 <HAL_GetTick>
 800534c:	4602      	mov	r2, r0
 800534e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005350:	1ad3      	subs	r3, r2, r3
 8005352:	2b02      	cmp	r3, #2
 8005354:	d908      	bls.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005356:	2303      	movs	r3, #3
 8005358:	e085      	b.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0x642>
 800535a:	bf00      	nop
 800535c:	40023800 	.word	0x40023800
 8005360:	42470068 	.word	0x42470068
 8005364:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005368:	4b41      	ldr	r3, [pc, #260]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005370:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005374:	d0e8      	beq.n	8005348 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f003 0304 	and.w	r3, r3, #4
 800537e:	2b00      	cmp	r3, #0
 8005380:	d003      	beq.n	800538a <HAL_RCCEx_PeriphCLKConfig+0x566>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005386:	2b00      	cmp	r3, #0
 8005388:	d009      	beq.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8005392:	2b00      	cmp	r3, #0
 8005394:	d02b      	beq.n	80053ee <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800539a:	2b00      	cmp	r3, #0
 800539c:	d127      	bne.n	80053ee <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800539e:	4b34      	ldr	r3, [pc, #208]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80053a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053a4:	0c1b      	lsrs	r3, r3, #16
 80053a6:	f003 0303 	and.w	r3, r3, #3
 80053aa:	3301      	adds	r3, #1
 80053ac:	005b      	lsls	r3, r3, #1
 80053ae:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	699a      	ldr	r2, [r3, #24]
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	69db      	ldr	r3, [r3, #28]
 80053b8:	019b      	lsls	r3, r3, #6
 80053ba:	431a      	orrs	r2, r3
 80053bc:	693b      	ldr	r3, [r7, #16]
 80053be:	085b      	lsrs	r3, r3, #1
 80053c0:	3b01      	subs	r3, #1
 80053c2:	041b      	lsls	r3, r3, #16
 80053c4:	431a      	orrs	r2, r3
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ca:	061b      	lsls	r3, r3, #24
 80053cc:	4928      	ldr	r1, [pc, #160]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80053ce:	4313      	orrs	r3, r2
 80053d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80053d4:	4b26      	ldr	r3, [pc, #152]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80053d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80053da:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053e2:	3b01      	subs	r3, #1
 80053e4:	021b      	lsls	r3, r3, #8
 80053e6:	4922      	ldr	r1, [pc, #136]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80053e8:	4313      	orrs	r3, r2
 80053ea:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d01d      	beq.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x612>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053fe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005402:	d118      	bne.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005404:	4b1a      	ldr	r3, [pc, #104]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005406:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800540a:	0e1b      	lsrs	r3, r3, #24
 800540c:	f003 030f 	and.w	r3, r3, #15
 8005410:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	699a      	ldr	r2, [r3, #24]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	69db      	ldr	r3, [r3, #28]
 800541a:	019b      	lsls	r3, r3, #6
 800541c:	431a      	orrs	r2, r3
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6a1b      	ldr	r3, [r3, #32]
 8005422:	085b      	lsrs	r3, r3, #1
 8005424:	3b01      	subs	r3, #1
 8005426:	041b      	lsls	r3, r3, #16
 8005428:	431a      	orrs	r2, r3
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	061b      	lsls	r3, r3, #24
 800542e:	4910      	ldr	r1, [pc, #64]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005430:	4313      	orrs	r3, r2
 8005432:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005436:	4b0f      	ldr	r3, [pc, #60]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8005438:	2201      	movs	r2, #1
 800543a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800543c:	f7fd f8fa 	bl	8002634 <HAL_GetTick>
 8005440:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005442:	e008      	b.n	8005456 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005444:	f7fd f8f6 	bl	8002634 <HAL_GetTick>
 8005448:	4602      	mov	r2, r0
 800544a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800544c:	1ad3      	subs	r3, r2, r3
 800544e:	2b02      	cmp	r3, #2
 8005450:	d901      	bls.n	8005456 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005452:	2303      	movs	r3, #3
 8005454:	e007      	b.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005456:	4b06      	ldr	r3, [pc, #24]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800545e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005462:	d1ef      	bne.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8005464:	2300      	movs	r3, #0
}
 8005466:	4618      	mov	r0, r3
 8005468:	3730      	adds	r7, #48	; 0x30
 800546a:	46bd      	mov	sp, r7
 800546c:	bd80      	pop	{r7, pc}
 800546e:	bf00      	nop
 8005470:	40023800 	.word	0x40023800
 8005474:	42470070 	.word	0x42470070

08005478 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005478:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800547c:	b0ae      	sub	sp, #184	; 0xb8
 800547e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005480:	2300      	movs	r3, #0
 8005482:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8005486:	2300      	movs	r3, #0
 8005488:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 800548c:	2300      	movs	r3, #0
 800548e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8005492:	2300      	movs	r3, #0
 8005494:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8005498:	2300      	movs	r3, #0
 800549a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800549e:	4bcb      	ldr	r3, [pc, #812]	; (80057cc <HAL_RCC_GetSysClockFreq+0x354>)
 80054a0:	689b      	ldr	r3, [r3, #8]
 80054a2:	f003 030c 	and.w	r3, r3, #12
 80054a6:	2b0c      	cmp	r3, #12
 80054a8:	f200 8204 	bhi.w	80058b4 <HAL_RCC_GetSysClockFreq+0x43c>
 80054ac:	a201      	add	r2, pc, #4	; (adr r2, 80054b4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80054ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054b2:	bf00      	nop
 80054b4:	080054e9 	.word	0x080054e9
 80054b8:	080058b5 	.word	0x080058b5
 80054bc:	080058b5 	.word	0x080058b5
 80054c0:	080058b5 	.word	0x080058b5
 80054c4:	080054f1 	.word	0x080054f1
 80054c8:	080058b5 	.word	0x080058b5
 80054cc:	080058b5 	.word	0x080058b5
 80054d0:	080058b5 	.word	0x080058b5
 80054d4:	080054f9 	.word	0x080054f9
 80054d8:	080058b5 	.word	0x080058b5
 80054dc:	080058b5 	.word	0x080058b5
 80054e0:	080058b5 	.word	0x080058b5
 80054e4:	080056e9 	.word	0x080056e9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80054e8:	4bb9      	ldr	r3, [pc, #740]	; (80057d0 <HAL_RCC_GetSysClockFreq+0x358>)
 80054ea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80054ee:	e1e5      	b.n	80058bc <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80054f0:	4bb7      	ldr	r3, [pc, #732]	; (80057d0 <HAL_RCC_GetSysClockFreq+0x358>)
 80054f2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80054f6:	e1e1      	b.n	80058bc <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80054f8:	4bb4      	ldr	r3, [pc, #720]	; (80057cc <HAL_RCC_GetSysClockFreq+0x354>)
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005500:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005504:	4bb1      	ldr	r3, [pc, #708]	; (80057cc <HAL_RCC_GetSysClockFreq+0x354>)
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800550c:	2b00      	cmp	r3, #0
 800550e:	d071      	beq.n	80055f4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005510:	4bae      	ldr	r3, [pc, #696]	; (80057cc <HAL_RCC_GetSysClockFreq+0x354>)
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	099b      	lsrs	r3, r3, #6
 8005516:	2200      	movs	r2, #0
 8005518:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800551c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8005520:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005524:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005528:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800552c:	2300      	movs	r3, #0
 800552e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005532:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005536:	4622      	mov	r2, r4
 8005538:	462b      	mov	r3, r5
 800553a:	f04f 0000 	mov.w	r0, #0
 800553e:	f04f 0100 	mov.w	r1, #0
 8005542:	0159      	lsls	r1, r3, #5
 8005544:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005548:	0150      	lsls	r0, r2, #5
 800554a:	4602      	mov	r2, r0
 800554c:	460b      	mov	r3, r1
 800554e:	4621      	mov	r1, r4
 8005550:	1a51      	subs	r1, r2, r1
 8005552:	6439      	str	r1, [r7, #64]	; 0x40
 8005554:	4629      	mov	r1, r5
 8005556:	eb63 0301 	sbc.w	r3, r3, r1
 800555a:	647b      	str	r3, [r7, #68]	; 0x44
 800555c:	f04f 0200 	mov.w	r2, #0
 8005560:	f04f 0300 	mov.w	r3, #0
 8005564:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8005568:	4649      	mov	r1, r9
 800556a:	018b      	lsls	r3, r1, #6
 800556c:	4641      	mov	r1, r8
 800556e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005572:	4641      	mov	r1, r8
 8005574:	018a      	lsls	r2, r1, #6
 8005576:	4641      	mov	r1, r8
 8005578:	1a51      	subs	r1, r2, r1
 800557a:	63b9      	str	r1, [r7, #56]	; 0x38
 800557c:	4649      	mov	r1, r9
 800557e:	eb63 0301 	sbc.w	r3, r3, r1
 8005582:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005584:	f04f 0200 	mov.w	r2, #0
 8005588:	f04f 0300 	mov.w	r3, #0
 800558c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8005590:	4649      	mov	r1, r9
 8005592:	00cb      	lsls	r3, r1, #3
 8005594:	4641      	mov	r1, r8
 8005596:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800559a:	4641      	mov	r1, r8
 800559c:	00ca      	lsls	r2, r1, #3
 800559e:	4610      	mov	r0, r2
 80055a0:	4619      	mov	r1, r3
 80055a2:	4603      	mov	r3, r0
 80055a4:	4622      	mov	r2, r4
 80055a6:	189b      	adds	r3, r3, r2
 80055a8:	633b      	str	r3, [r7, #48]	; 0x30
 80055aa:	462b      	mov	r3, r5
 80055ac:	460a      	mov	r2, r1
 80055ae:	eb42 0303 	adc.w	r3, r2, r3
 80055b2:	637b      	str	r3, [r7, #52]	; 0x34
 80055b4:	f04f 0200 	mov.w	r2, #0
 80055b8:	f04f 0300 	mov.w	r3, #0
 80055bc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80055c0:	4629      	mov	r1, r5
 80055c2:	028b      	lsls	r3, r1, #10
 80055c4:	4621      	mov	r1, r4
 80055c6:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80055ca:	4621      	mov	r1, r4
 80055cc:	028a      	lsls	r2, r1, #10
 80055ce:	4610      	mov	r0, r2
 80055d0:	4619      	mov	r1, r3
 80055d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80055d6:	2200      	movs	r2, #0
 80055d8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80055dc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80055e0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80055e4:	f7fb fb70 	bl	8000cc8 <__aeabi_uldivmod>
 80055e8:	4602      	mov	r2, r0
 80055ea:	460b      	mov	r3, r1
 80055ec:	4613      	mov	r3, r2
 80055ee:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80055f2:	e067      	b.n	80056c4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80055f4:	4b75      	ldr	r3, [pc, #468]	; (80057cc <HAL_RCC_GetSysClockFreq+0x354>)
 80055f6:	685b      	ldr	r3, [r3, #4]
 80055f8:	099b      	lsrs	r3, r3, #6
 80055fa:	2200      	movs	r2, #0
 80055fc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005600:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8005604:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005608:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800560c:	67bb      	str	r3, [r7, #120]	; 0x78
 800560e:	2300      	movs	r3, #0
 8005610:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005612:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8005616:	4622      	mov	r2, r4
 8005618:	462b      	mov	r3, r5
 800561a:	f04f 0000 	mov.w	r0, #0
 800561e:	f04f 0100 	mov.w	r1, #0
 8005622:	0159      	lsls	r1, r3, #5
 8005624:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005628:	0150      	lsls	r0, r2, #5
 800562a:	4602      	mov	r2, r0
 800562c:	460b      	mov	r3, r1
 800562e:	4621      	mov	r1, r4
 8005630:	1a51      	subs	r1, r2, r1
 8005632:	62b9      	str	r1, [r7, #40]	; 0x28
 8005634:	4629      	mov	r1, r5
 8005636:	eb63 0301 	sbc.w	r3, r3, r1
 800563a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800563c:	f04f 0200 	mov.w	r2, #0
 8005640:	f04f 0300 	mov.w	r3, #0
 8005644:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8005648:	4649      	mov	r1, r9
 800564a:	018b      	lsls	r3, r1, #6
 800564c:	4641      	mov	r1, r8
 800564e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005652:	4641      	mov	r1, r8
 8005654:	018a      	lsls	r2, r1, #6
 8005656:	4641      	mov	r1, r8
 8005658:	ebb2 0a01 	subs.w	sl, r2, r1
 800565c:	4649      	mov	r1, r9
 800565e:	eb63 0b01 	sbc.w	fp, r3, r1
 8005662:	f04f 0200 	mov.w	r2, #0
 8005666:	f04f 0300 	mov.w	r3, #0
 800566a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800566e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005672:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005676:	4692      	mov	sl, r2
 8005678:	469b      	mov	fp, r3
 800567a:	4623      	mov	r3, r4
 800567c:	eb1a 0303 	adds.w	r3, sl, r3
 8005680:	623b      	str	r3, [r7, #32]
 8005682:	462b      	mov	r3, r5
 8005684:	eb4b 0303 	adc.w	r3, fp, r3
 8005688:	627b      	str	r3, [r7, #36]	; 0x24
 800568a:	f04f 0200 	mov.w	r2, #0
 800568e:	f04f 0300 	mov.w	r3, #0
 8005692:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8005696:	4629      	mov	r1, r5
 8005698:	028b      	lsls	r3, r1, #10
 800569a:	4621      	mov	r1, r4
 800569c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80056a0:	4621      	mov	r1, r4
 80056a2:	028a      	lsls	r2, r1, #10
 80056a4:	4610      	mov	r0, r2
 80056a6:	4619      	mov	r1, r3
 80056a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80056ac:	2200      	movs	r2, #0
 80056ae:	673b      	str	r3, [r7, #112]	; 0x70
 80056b0:	677a      	str	r2, [r7, #116]	; 0x74
 80056b2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80056b6:	f7fb fb07 	bl	8000cc8 <__aeabi_uldivmod>
 80056ba:	4602      	mov	r2, r0
 80056bc:	460b      	mov	r3, r1
 80056be:	4613      	mov	r3, r2
 80056c0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80056c4:	4b41      	ldr	r3, [pc, #260]	; (80057cc <HAL_RCC_GetSysClockFreq+0x354>)
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	0c1b      	lsrs	r3, r3, #16
 80056ca:	f003 0303 	and.w	r3, r3, #3
 80056ce:	3301      	adds	r3, #1
 80056d0:	005b      	lsls	r3, r3, #1
 80056d2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 80056d6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80056da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80056de:	fbb2 f3f3 	udiv	r3, r2, r3
 80056e2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80056e6:	e0e9      	b.n	80058bc <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80056e8:	4b38      	ldr	r3, [pc, #224]	; (80057cc <HAL_RCC_GetSysClockFreq+0x354>)
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80056f0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80056f4:	4b35      	ldr	r3, [pc, #212]	; (80057cc <HAL_RCC_GetSysClockFreq+0x354>)
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d069      	beq.n	80057d4 <HAL_RCC_GetSysClockFreq+0x35c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005700:	4b32      	ldr	r3, [pc, #200]	; (80057cc <HAL_RCC_GetSysClockFreq+0x354>)
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	099b      	lsrs	r3, r3, #6
 8005706:	2200      	movs	r2, #0
 8005708:	66bb      	str	r3, [r7, #104]	; 0x68
 800570a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800570c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800570e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005712:	663b      	str	r3, [r7, #96]	; 0x60
 8005714:	2300      	movs	r3, #0
 8005716:	667b      	str	r3, [r7, #100]	; 0x64
 8005718:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800571c:	4622      	mov	r2, r4
 800571e:	462b      	mov	r3, r5
 8005720:	f04f 0000 	mov.w	r0, #0
 8005724:	f04f 0100 	mov.w	r1, #0
 8005728:	0159      	lsls	r1, r3, #5
 800572a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800572e:	0150      	lsls	r0, r2, #5
 8005730:	4602      	mov	r2, r0
 8005732:	460b      	mov	r3, r1
 8005734:	4621      	mov	r1, r4
 8005736:	1a51      	subs	r1, r2, r1
 8005738:	61b9      	str	r1, [r7, #24]
 800573a:	4629      	mov	r1, r5
 800573c:	eb63 0301 	sbc.w	r3, r3, r1
 8005740:	61fb      	str	r3, [r7, #28]
 8005742:	f04f 0200 	mov.w	r2, #0
 8005746:	f04f 0300 	mov.w	r3, #0
 800574a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800574e:	4659      	mov	r1, fp
 8005750:	018b      	lsls	r3, r1, #6
 8005752:	4651      	mov	r1, sl
 8005754:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005758:	4651      	mov	r1, sl
 800575a:	018a      	lsls	r2, r1, #6
 800575c:	4651      	mov	r1, sl
 800575e:	ebb2 0801 	subs.w	r8, r2, r1
 8005762:	4659      	mov	r1, fp
 8005764:	eb63 0901 	sbc.w	r9, r3, r1
 8005768:	f04f 0200 	mov.w	r2, #0
 800576c:	f04f 0300 	mov.w	r3, #0
 8005770:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005774:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005778:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800577c:	4690      	mov	r8, r2
 800577e:	4699      	mov	r9, r3
 8005780:	4623      	mov	r3, r4
 8005782:	eb18 0303 	adds.w	r3, r8, r3
 8005786:	613b      	str	r3, [r7, #16]
 8005788:	462b      	mov	r3, r5
 800578a:	eb49 0303 	adc.w	r3, r9, r3
 800578e:	617b      	str	r3, [r7, #20]
 8005790:	f04f 0200 	mov.w	r2, #0
 8005794:	f04f 0300 	mov.w	r3, #0
 8005798:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800579c:	4629      	mov	r1, r5
 800579e:	028b      	lsls	r3, r1, #10
 80057a0:	4621      	mov	r1, r4
 80057a2:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80057a6:	4621      	mov	r1, r4
 80057a8:	028a      	lsls	r2, r1, #10
 80057aa:	4610      	mov	r0, r2
 80057ac:	4619      	mov	r1, r3
 80057ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80057b2:	2200      	movs	r2, #0
 80057b4:	65bb      	str	r3, [r7, #88]	; 0x58
 80057b6:	65fa      	str	r2, [r7, #92]	; 0x5c
 80057b8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80057bc:	f7fb fa84 	bl	8000cc8 <__aeabi_uldivmod>
 80057c0:	4602      	mov	r2, r0
 80057c2:	460b      	mov	r3, r1
 80057c4:	4613      	mov	r3, r2
 80057c6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80057ca:	e063      	b.n	8005894 <HAL_RCC_GetSysClockFreq+0x41c>
 80057cc:	40023800 	.word	0x40023800
 80057d0:	00f42400 	.word	0x00f42400
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80057d4:	4b3d      	ldr	r3, [pc, #244]	; (80058cc <HAL_RCC_GetSysClockFreq+0x454>)
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	099b      	lsrs	r3, r3, #6
 80057da:	2200      	movs	r2, #0
 80057dc:	4618      	mov	r0, r3
 80057de:	4611      	mov	r1, r2
 80057e0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80057e4:	653b      	str	r3, [r7, #80]	; 0x50
 80057e6:	2300      	movs	r3, #0
 80057e8:	657b      	str	r3, [r7, #84]	; 0x54
 80057ea:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80057ee:	4642      	mov	r2, r8
 80057f0:	464b      	mov	r3, r9
 80057f2:	f04f 0000 	mov.w	r0, #0
 80057f6:	f04f 0100 	mov.w	r1, #0
 80057fa:	0159      	lsls	r1, r3, #5
 80057fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005800:	0150      	lsls	r0, r2, #5
 8005802:	4602      	mov	r2, r0
 8005804:	460b      	mov	r3, r1
 8005806:	4641      	mov	r1, r8
 8005808:	1a51      	subs	r1, r2, r1
 800580a:	60b9      	str	r1, [r7, #8]
 800580c:	4649      	mov	r1, r9
 800580e:	eb63 0301 	sbc.w	r3, r3, r1
 8005812:	60fb      	str	r3, [r7, #12]
 8005814:	f04f 0200 	mov.w	r2, #0
 8005818:	f04f 0300 	mov.w	r3, #0
 800581c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8005820:	4659      	mov	r1, fp
 8005822:	018b      	lsls	r3, r1, #6
 8005824:	4651      	mov	r1, sl
 8005826:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800582a:	4651      	mov	r1, sl
 800582c:	018a      	lsls	r2, r1, #6
 800582e:	4651      	mov	r1, sl
 8005830:	1a54      	subs	r4, r2, r1
 8005832:	4659      	mov	r1, fp
 8005834:	eb63 0501 	sbc.w	r5, r3, r1
 8005838:	f04f 0200 	mov.w	r2, #0
 800583c:	f04f 0300 	mov.w	r3, #0
 8005840:	00eb      	lsls	r3, r5, #3
 8005842:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005846:	00e2      	lsls	r2, r4, #3
 8005848:	4614      	mov	r4, r2
 800584a:	461d      	mov	r5, r3
 800584c:	4643      	mov	r3, r8
 800584e:	18e3      	adds	r3, r4, r3
 8005850:	603b      	str	r3, [r7, #0]
 8005852:	464b      	mov	r3, r9
 8005854:	eb45 0303 	adc.w	r3, r5, r3
 8005858:	607b      	str	r3, [r7, #4]
 800585a:	f04f 0200 	mov.w	r2, #0
 800585e:	f04f 0300 	mov.w	r3, #0
 8005862:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005866:	4629      	mov	r1, r5
 8005868:	028b      	lsls	r3, r1, #10
 800586a:	4621      	mov	r1, r4
 800586c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005870:	4621      	mov	r1, r4
 8005872:	028a      	lsls	r2, r1, #10
 8005874:	4610      	mov	r0, r2
 8005876:	4619      	mov	r1, r3
 8005878:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800587c:	2200      	movs	r2, #0
 800587e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005880:	64fa      	str	r2, [r7, #76]	; 0x4c
 8005882:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005886:	f7fb fa1f 	bl	8000cc8 <__aeabi_uldivmod>
 800588a:	4602      	mov	r2, r0
 800588c:	460b      	mov	r3, r1
 800588e:	4613      	mov	r3, r2
 8005890:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8005894:	4b0d      	ldr	r3, [pc, #52]	; (80058cc <HAL_RCC_GetSysClockFreq+0x454>)
 8005896:	685b      	ldr	r3, [r3, #4]
 8005898:	0f1b      	lsrs	r3, r3, #28
 800589a:	f003 0307 	and.w	r3, r3, #7
 800589e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80058a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80058a6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80058aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80058ae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80058b2:	e003      	b.n	80058bc <HAL_RCC_GetSysClockFreq+0x444>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80058b4:	4b06      	ldr	r3, [pc, #24]	; (80058d0 <HAL_RCC_GetSysClockFreq+0x458>)
 80058b6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80058ba:	bf00      	nop
    }
  }
  return sysclockfreq;
 80058bc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80058c0:	4618      	mov	r0, r3
 80058c2:	37b8      	adds	r7, #184	; 0xb8
 80058c4:	46bd      	mov	sp, r7
 80058c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80058ca:	bf00      	nop
 80058cc:	40023800 	.word	0x40023800
 80058d0:	00f42400 	.word	0x00f42400

080058d4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b086      	sub	sp, #24
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d101      	bne.n	80058e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	e28d      	b.n	8005e02 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f003 0301 	and.w	r3, r3, #1
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	f000 8083 	beq.w	80059fa <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80058f4:	4b94      	ldr	r3, [pc, #592]	; (8005b48 <HAL_RCC_OscConfig+0x274>)
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	f003 030c 	and.w	r3, r3, #12
 80058fc:	2b04      	cmp	r3, #4
 80058fe:	d019      	beq.n	8005934 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005900:	4b91      	ldr	r3, [pc, #580]	; (8005b48 <HAL_RCC_OscConfig+0x274>)
 8005902:	689b      	ldr	r3, [r3, #8]
 8005904:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005908:	2b08      	cmp	r3, #8
 800590a:	d106      	bne.n	800591a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800590c:	4b8e      	ldr	r3, [pc, #568]	; (8005b48 <HAL_RCC_OscConfig+0x274>)
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005914:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005918:	d00c      	beq.n	8005934 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800591a:	4b8b      	ldr	r3, [pc, #556]	; (8005b48 <HAL_RCC_OscConfig+0x274>)
 800591c:	689b      	ldr	r3, [r3, #8]
 800591e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005922:	2b0c      	cmp	r3, #12
 8005924:	d112      	bne.n	800594c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005926:	4b88      	ldr	r3, [pc, #544]	; (8005b48 <HAL_RCC_OscConfig+0x274>)
 8005928:	685b      	ldr	r3, [r3, #4]
 800592a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800592e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005932:	d10b      	bne.n	800594c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005934:	4b84      	ldr	r3, [pc, #528]	; (8005b48 <HAL_RCC_OscConfig+0x274>)
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800593c:	2b00      	cmp	r3, #0
 800593e:	d05b      	beq.n	80059f8 <HAL_RCC_OscConfig+0x124>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d157      	bne.n	80059f8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8005948:	2301      	movs	r3, #1
 800594a:	e25a      	b.n	8005e02 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005954:	d106      	bne.n	8005964 <HAL_RCC_OscConfig+0x90>
 8005956:	4b7c      	ldr	r3, [pc, #496]	; (8005b48 <HAL_RCC_OscConfig+0x274>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4a7b      	ldr	r2, [pc, #492]	; (8005b48 <HAL_RCC_OscConfig+0x274>)
 800595c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005960:	6013      	str	r3, [r2, #0]
 8005962:	e01d      	b.n	80059a0 <HAL_RCC_OscConfig+0xcc>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	685b      	ldr	r3, [r3, #4]
 8005968:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800596c:	d10c      	bne.n	8005988 <HAL_RCC_OscConfig+0xb4>
 800596e:	4b76      	ldr	r3, [pc, #472]	; (8005b48 <HAL_RCC_OscConfig+0x274>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4a75      	ldr	r2, [pc, #468]	; (8005b48 <HAL_RCC_OscConfig+0x274>)
 8005974:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005978:	6013      	str	r3, [r2, #0]
 800597a:	4b73      	ldr	r3, [pc, #460]	; (8005b48 <HAL_RCC_OscConfig+0x274>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a72      	ldr	r2, [pc, #456]	; (8005b48 <HAL_RCC_OscConfig+0x274>)
 8005980:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005984:	6013      	str	r3, [r2, #0]
 8005986:	e00b      	b.n	80059a0 <HAL_RCC_OscConfig+0xcc>
 8005988:	4b6f      	ldr	r3, [pc, #444]	; (8005b48 <HAL_RCC_OscConfig+0x274>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4a6e      	ldr	r2, [pc, #440]	; (8005b48 <HAL_RCC_OscConfig+0x274>)
 800598e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005992:	6013      	str	r3, [r2, #0]
 8005994:	4b6c      	ldr	r3, [pc, #432]	; (8005b48 <HAL_RCC_OscConfig+0x274>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	4a6b      	ldr	r2, [pc, #428]	; (8005b48 <HAL_RCC_OscConfig+0x274>)
 800599a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800599e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d013      	beq.n	80059d0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059a8:	f7fc fe44 	bl	8002634 <HAL_GetTick>
 80059ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059ae:	e008      	b.n	80059c2 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80059b0:	f7fc fe40 	bl	8002634 <HAL_GetTick>
 80059b4:	4602      	mov	r2, r0
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	1ad3      	subs	r3, r2, r3
 80059ba:	2b64      	cmp	r3, #100	; 0x64
 80059bc:	d901      	bls.n	80059c2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80059be:	2303      	movs	r3, #3
 80059c0:	e21f      	b.n	8005e02 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059c2:	4b61      	ldr	r3, [pc, #388]	; (8005b48 <HAL_RCC_OscConfig+0x274>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d0f0      	beq.n	80059b0 <HAL_RCC_OscConfig+0xdc>
 80059ce:	e014      	b.n	80059fa <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059d0:	f7fc fe30 	bl	8002634 <HAL_GetTick>
 80059d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80059d6:	e008      	b.n	80059ea <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80059d8:	f7fc fe2c 	bl	8002634 <HAL_GetTick>
 80059dc:	4602      	mov	r2, r0
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	1ad3      	subs	r3, r2, r3
 80059e2:	2b64      	cmp	r3, #100	; 0x64
 80059e4:	d901      	bls.n	80059ea <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80059e6:	2303      	movs	r3, #3
 80059e8:	e20b      	b.n	8005e02 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80059ea:	4b57      	ldr	r3, [pc, #348]	; (8005b48 <HAL_RCC_OscConfig+0x274>)
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d1f0      	bne.n	80059d8 <HAL_RCC_OscConfig+0x104>
 80059f6:	e000      	b.n	80059fa <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f003 0302 	and.w	r3, r3, #2
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d06f      	beq.n	8005ae6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005a06:	4b50      	ldr	r3, [pc, #320]	; (8005b48 <HAL_RCC_OscConfig+0x274>)
 8005a08:	689b      	ldr	r3, [r3, #8]
 8005a0a:	f003 030c 	and.w	r3, r3, #12
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d017      	beq.n	8005a42 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005a12:	4b4d      	ldr	r3, [pc, #308]	; (8005b48 <HAL_RCC_OscConfig+0x274>)
 8005a14:	689b      	ldr	r3, [r3, #8]
 8005a16:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005a1a:	2b08      	cmp	r3, #8
 8005a1c:	d105      	bne.n	8005a2a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005a1e:	4b4a      	ldr	r3, [pc, #296]	; (8005b48 <HAL_RCC_OscConfig+0x274>)
 8005a20:	685b      	ldr	r3, [r3, #4]
 8005a22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d00b      	beq.n	8005a42 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005a2a:	4b47      	ldr	r3, [pc, #284]	; (8005b48 <HAL_RCC_OscConfig+0x274>)
 8005a2c:	689b      	ldr	r3, [r3, #8]
 8005a2e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005a32:	2b0c      	cmp	r3, #12
 8005a34:	d11c      	bne.n	8005a70 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005a36:	4b44      	ldr	r3, [pc, #272]	; (8005b48 <HAL_RCC_OscConfig+0x274>)
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d116      	bne.n	8005a70 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a42:	4b41      	ldr	r3, [pc, #260]	; (8005b48 <HAL_RCC_OscConfig+0x274>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f003 0302 	and.w	r3, r3, #2
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d005      	beq.n	8005a5a <HAL_RCC_OscConfig+0x186>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	68db      	ldr	r3, [r3, #12]
 8005a52:	2b01      	cmp	r3, #1
 8005a54:	d001      	beq.n	8005a5a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8005a56:	2301      	movs	r3, #1
 8005a58:	e1d3      	b.n	8005e02 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a5a:	4b3b      	ldr	r3, [pc, #236]	; (8005b48 <HAL_RCC_OscConfig+0x274>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	691b      	ldr	r3, [r3, #16]
 8005a66:	00db      	lsls	r3, r3, #3
 8005a68:	4937      	ldr	r1, [pc, #220]	; (8005b48 <HAL_RCC_OscConfig+0x274>)
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a6e:	e03a      	b.n	8005ae6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	68db      	ldr	r3, [r3, #12]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d020      	beq.n	8005aba <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005a78:	4b34      	ldr	r3, [pc, #208]	; (8005b4c <HAL_RCC_OscConfig+0x278>)
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a7e:	f7fc fdd9 	bl	8002634 <HAL_GetTick>
 8005a82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a84:	e008      	b.n	8005a98 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a86:	f7fc fdd5 	bl	8002634 <HAL_GetTick>
 8005a8a:	4602      	mov	r2, r0
 8005a8c:	693b      	ldr	r3, [r7, #16]
 8005a8e:	1ad3      	subs	r3, r2, r3
 8005a90:	2b02      	cmp	r3, #2
 8005a92:	d901      	bls.n	8005a98 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8005a94:	2303      	movs	r3, #3
 8005a96:	e1b4      	b.n	8005e02 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a98:	4b2b      	ldr	r3, [pc, #172]	; (8005b48 <HAL_RCC_OscConfig+0x274>)
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f003 0302 	and.w	r3, r3, #2
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d0f0      	beq.n	8005a86 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005aa4:	4b28      	ldr	r3, [pc, #160]	; (8005b48 <HAL_RCC_OscConfig+0x274>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	691b      	ldr	r3, [r3, #16]
 8005ab0:	00db      	lsls	r3, r3, #3
 8005ab2:	4925      	ldr	r1, [pc, #148]	; (8005b48 <HAL_RCC_OscConfig+0x274>)
 8005ab4:	4313      	orrs	r3, r2
 8005ab6:	600b      	str	r3, [r1, #0]
 8005ab8:	e015      	b.n	8005ae6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005aba:	4b24      	ldr	r3, [pc, #144]	; (8005b4c <HAL_RCC_OscConfig+0x278>)
 8005abc:	2200      	movs	r2, #0
 8005abe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ac0:	f7fc fdb8 	bl	8002634 <HAL_GetTick>
 8005ac4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ac6:	e008      	b.n	8005ada <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005ac8:	f7fc fdb4 	bl	8002634 <HAL_GetTick>
 8005acc:	4602      	mov	r2, r0
 8005ace:	693b      	ldr	r3, [r7, #16]
 8005ad0:	1ad3      	subs	r3, r2, r3
 8005ad2:	2b02      	cmp	r3, #2
 8005ad4:	d901      	bls.n	8005ada <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005ad6:	2303      	movs	r3, #3
 8005ad8:	e193      	b.n	8005e02 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ada:	4b1b      	ldr	r3, [pc, #108]	; (8005b48 <HAL_RCC_OscConfig+0x274>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f003 0302 	and.w	r3, r3, #2
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d1f0      	bne.n	8005ac8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f003 0308 	and.w	r3, r3, #8
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d036      	beq.n	8005b60 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	695b      	ldr	r3, [r3, #20]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d016      	beq.n	8005b28 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005afa:	4b15      	ldr	r3, [pc, #84]	; (8005b50 <HAL_RCC_OscConfig+0x27c>)
 8005afc:	2201      	movs	r2, #1
 8005afe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b00:	f7fc fd98 	bl	8002634 <HAL_GetTick>
 8005b04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b06:	e008      	b.n	8005b1a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005b08:	f7fc fd94 	bl	8002634 <HAL_GetTick>
 8005b0c:	4602      	mov	r2, r0
 8005b0e:	693b      	ldr	r3, [r7, #16]
 8005b10:	1ad3      	subs	r3, r2, r3
 8005b12:	2b02      	cmp	r3, #2
 8005b14:	d901      	bls.n	8005b1a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8005b16:	2303      	movs	r3, #3
 8005b18:	e173      	b.n	8005e02 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b1a:	4b0b      	ldr	r3, [pc, #44]	; (8005b48 <HAL_RCC_OscConfig+0x274>)
 8005b1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b1e:	f003 0302 	and.w	r3, r3, #2
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d0f0      	beq.n	8005b08 <HAL_RCC_OscConfig+0x234>
 8005b26:	e01b      	b.n	8005b60 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005b28:	4b09      	ldr	r3, [pc, #36]	; (8005b50 <HAL_RCC_OscConfig+0x27c>)
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b2e:	f7fc fd81 	bl	8002634 <HAL_GetTick>
 8005b32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b34:	e00e      	b.n	8005b54 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005b36:	f7fc fd7d 	bl	8002634 <HAL_GetTick>
 8005b3a:	4602      	mov	r2, r0
 8005b3c:	693b      	ldr	r3, [r7, #16]
 8005b3e:	1ad3      	subs	r3, r2, r3
 8005b40:	2b02      	cmp	r3, #2
 8005b42:	d907      	bls.n	8005b54 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8005b44:	2303      	movs	r3, #3
 8005b46:	e15c      	b.n	8005e02 <HAL_RCC_OscConfig+0x52e>
 8005b48:	40023800 	.word	0x40023800
 8005b4c:	42470000 	.word	0x42470000
 8005b50:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b54:	4b8a      	ldr	r3, [pc, #552]	; (8005d80 <HAL_RCC_OscConfig+0x4ac>)
 8005b56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b58:	f003 0302 	and.w	r3, r3, #2
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d1ea      	bne.n	8005b36 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f003 0304 	and.w	r3, r3, #4
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	f000 8097 	beq.w	8005c9c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b6e:	2300      	movs	r3, #0
 8005b70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b72:	4b83      	ldr	r3, [pc, #524]	; (8005d80 <HAL_RCC_OscConfig+0x4ac>)
 8005b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d10f      	bne.n	8005b9e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b7e:	2300      	movs	r3, #0
 8005b80:	60bb      	str	r3, [r7, #8]
 8005b82:	4b7f      	ldr	r3, [pc, #508]	; (8005d80 <HAL_RCC_OscConfig+0x4ac>)
 8005b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b86:	4a7e      	ldr	r2, [pc, #504]	; (8005d80 <HAL_RCC_OscConfig+0x4ac>)
 8005b88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b8c:	6413      	str	r3, [r2, #64]	; 0x40
 8005b8e:	4b7c      	ldr	r3, [pc, #496]	; (8005d80 <HAL_RCC_OscConfig+0x4ac>)
 8005b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b96:	60bb      	str	r3, [r7, #8]
 8005b98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b9e:	4b79      	ldr	r3, [pc, #484]	; (8005d84 <HAL_RCC_OscConfig+0x4b0>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d118      	bne.n	8005bdc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005baa:	4b76      	ldr	r3, [pc, #472]	; (8005d84 <HAL_RCC_OscConfig+0x4b0>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	4a75      	ldr	r2, [pc, #468]	; (8005d84 <HAL_RCC_OscConfig+0x4b0>)
 8005bb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005bb4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005bb6:	f7fc fd3d 	bl	8002634 <HAL_GetTick>
 8005bba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005bbc:	e008      	b.n	8005bd0 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005bbe:	f7fc fd39 	bl	8002634 <HAL_GetTick>
 8005bc2:	4602      	mov	r2, r0
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	1ad3      	subs	r3, r2, r3
 8005bc8:	2b02      	cmp	r3, #2
 8005bca:	d901      	bls.n	8005bd0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8005bcc:	2303      	movs	r3, #3
 8005bce:	e118      	b.n	8005e02 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005bd0:	4b6c      	ldr	r3, [pc, #432]	; (8005d84 <HAL_RCC_OscConfig+0x4b0>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d0f0      	beq.n	8005bbe <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	689b      	ldr	r3, [r3, #8]
 8005be0:	2b01      	cmp	r3, #1
 8005be2:	d106      	bne.n	8005bf2 <HAL_RCC_OscConfig+0x31e>
 8005be4:	4b66      	ldr	r3, [pc, #408]	; (8005d80 <HAL_RCC_OscConfig+0x4ac>)
 8005be6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005be8:	4a65      	ldr	r2, [pc, #404]	; (8005d80 <HAL_RCC_OscConfig+0x4ac>)
 8005bea:	f043 0301 	orr.w	r3, r3, #1
 8005bee:	6713      	str	r3, [r2, #112]	; 0x70
 8005bf0:	e01c      	b.n	8005c2c <HAL_RCC_OscConfig+0x358>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	689b      	ldr	r3, [r3, #8]
 8005bf6:	2b05      	cmp	r3, #5
 8005bf8:	d10c      	bne.n	8005c14 <HAL_RCC_OscConfig+0x340>
 8005bfa:	4b61      	ldr	r3, [pc, #388]	; (8005d80 <HAL_RCC_OscConfig+0x4ac>)
 8005bfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bfe:	4a60      	ldr	r2, [pc, #384]	; (8005d80 <HAL_RCC_OscConfig+0x4ac>)
 8005c00:	f043 0304 	orr.w	r3, r3, #4
 8005c04:	6713      	str	r3, [r2, #112]	; 0x70
 8005c06:	4b5e      	ldr	r3, [pc, #376]	; (8005d80 <HAL_RCC_OscConfig+0x4ac>)
 8005c08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c0a:	4a5d      	ldr	r2, [pc, #372]	; (8005d80 <HAL_RCC_OscConfig+0x4ac>)
 8005c0c:	f043 0301 	orr.w	r3, r3, #1
 8005c10:	6713      	str	r3, [r2, #112]	; 0x70
 8005c12:	e00b      	b.n	8005c2c <HAL_RCC_OscConfig+0x358>
 8005c14:	4b5a      	ldr	r3, [pc, #360]	; (8005d80 <HAL_RCC_OscConfig+0x4ac>)
 8005c16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c18:	4a59      	ldr	r2, [pc, #356]	; (8005d80 <HAL_RCC_OscConfig+0x4ac>)
 8005c1a:	f023 0301 	bic.w	r3, r3, #1
 8005c1e:	6713      	str	r3, [r2, #112]	; 0x70
 8005c20:	4b57      	ldr	r3, [pc, #348]	; (8005d80 <HAL_RCC_OscConfig+0x4ac>)
 8005c22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c24:	4a56      	ldr	r2, [pc, #344]	; (8005d80 <HAL_RCC_OscConfig+0x4ac>)
 8005c26:	f023 0304 	bic.w	r3, r3, #4
 8005c2a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	689b      	ldr	r3, [r3, #8]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d015      	beq.n	8005c60 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c34:	f7fc fcfe 	bl	8002634 <HAL_GetTick>
 8005c38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c3a:	e00a      	b.n	8005c52 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c3c:	f7fc fcfa 	bl	8002634 <HAL_GetTick>
 8005c40:	4602      	mov	r2, r0
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	1ad3      	subs	r3, r2, r3
 8005c46:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d901      	bls.n	8005c52 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8005c4e:	2303      	movs	r3, #3
 8005c50:	e0d7      	b.n	8005e02 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c52:	4b4b      	ldr	r3, [pc, #300]	; (8005d80 <HAL_RCC_OscConfig+0x4ac>)
 8005c54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c56:	f003 0302 	and.w	r3, r3, #2
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d0ee      	beq.n	8005c3c <HAL_RCC_OscConfig+0x368>
 8005c5e:	e014      	b.n	8005c8a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c60:	f7fc fce8 	bl	8002634 <HAL_GetTick>
 8005c64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c66:	e00a      	b.n	8005c7e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c68:	f7fc fce4 	bl	8002634 <HAL_GetTick>
 8005c6c:	4602      	mov	r2, r0
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	1ad3      	subs	r3, r2, r3
 8005c72:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d901      	bls.n	8005c7e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005c7a:	2303      	movs	r3, #3
 8005c7c:	e0c1      	b.n	8005e02 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c7e:	4b40      	ldr	r3, [pc, #256]	; (8005d80 <HAL_RCC_OscConfig+0x4ac>)
 8005c80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c82:	f003 0302 	and.w	r3, r3, #2
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d1ee      	bne.n	8005c68 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005c8a:	7dfb      	ldrb	r3, [r7, #23]
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	d105      	bne.n	8005c9c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c90:	4b3b      	ldr	r3, [pc, #236]	; (8005d80 <HAL_RCC_OscConfig+0x4ac>)
 8005c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c94:	4a3a      	ldr	r2, [pc, #232]	; (8005d80 <HAL_RCC_OscConfig+0x4ac>)
 8005c96:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c9a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	699b      	ldr	r3, [r3, #24]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	f000 80ad 	beq.w	8005e00 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005ca6:	4b36      	ldr	r3, [pc, #216]	; (8005d80 <HAL_RCC_OscConfig+0x4ac>)
 8005ca8:	689b      	ldr	r3, [r3, #8]
 8005caa:	f003 030c 	and.w	r3, r3, #12
 8005cae:	2b08      	cmp	r3, #8
 8005cb0:	d060      	beq.n	8005d74 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	699b      	ldr	r3, [r3, #24]
 8005cb6:	2b02      	cmp	r3, #2
 8005cb8:	d145      	bne.n	8005d46 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005cba:	4b33      	ldr	r3, [pc, #204]	; (8005d88 <HAL_RCC_OscConfig+0x4b4>)
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cc0:	f7fc fcb8 	bl	8002634 <HAL_GetTick>
 8005cc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cc6:	e008      	b.n	8005cda <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005cc8:	f7fc fcb4 	bl	8002634 <HAL_GetTick>
 8005ccc:	4602      	mov	r2, r0
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	1ad3      	subs	r3, r2, r3
 8005cd2:	2b02      	cmp	r3, #2
 8005cd4:	d901      	bls.n	8005cda <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8005cd6:	2303      	movs	r3, #3
 8005cd8:	e093      	b.n	8005e02 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cda:	4b29      	ldr	r3, [pc, #164]	; (8005d80 <HAL_RCC_OscConfig+0x4ac>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d1f0      	bne.n	8005cc8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	69da      	ldr	r2, [r3, #28]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6a1b      	ldr	r3, [r3, #32]
 8005cee:	431a      	orrs	r2, r3
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cf4:	019b      	lsls	r3, r3, #6
 8005cf6:	431a      	orrs	r2, r3
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cfc:	085b      	lsrs	r3, r3, #1
 8005cfe:	3b01      	subs	r3, #1
 8005d00:	041b      	lsls	r3, r3, #16
 8005d02:	431a      	orrs	r2, r3
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d08:	061b      	lsls	r3, r3, #24
 8005d0a:	431a      	orrs	r2, r3
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d10:	071b      	lsls	r3, r3, #28
 8005d12:	491b      	ldr	r1, [pc, #108]	; (8005d80 <HAL_RCC_OscConfig+0x4ac>)
 8005d14:	4313      	orrs	r3, r2
 8005d16:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005d18:	4b1b      	ldr	r3, [pc, #108]	; (8005d88 <HAL_RCC_OscConfig+0x4b4>)
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d1e:	f7fc fc89 	bl	8002634 <HAL_GetTick>
 8005d22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d24:	e008      	b.n	8005d38 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d26:	f7fc fc85 	bl	8002634 <HAL_GetTick>
 8005d2a:	4602      	mov	r2, r0
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	1ad3      	subs	r3, r2, r3
 8005d30:	2b02      	cmp	r3, #2
 8005d32:	d901      	bls.n	8005d38 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005d34:	2303      	movs	r3, #3
 8005d36:	e064      	b.n	8005e02 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d38:	4b11      	ldr	r3, [pc, #68]	; (8005d80 <HAL_RCC_OscConfig+0x4ac>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d0f0      	beq.n	8005d26 <HAL_RCC_OscConfig+0x452>
 8005d44:	e05c      	b.n	8005e00 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d46:	4b10      	ldr	r3, [pc, #64]	; (8005d88 <HAL_RCC_OscConfig+0x4b4>)
 8005d48:	2200      	movs	r2, #0
 8005d4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d4c:	f7fc fc72 	bl	8002634 <HAL_GetTick>
 8005d50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d52:	e008      	b.n	8005d66 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d54:	f7fc fc6e 	bl	8002634 <HAL_GetTick>
 8005d58:	4602      	mov	r2, r0
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	1ad3      	subs	r3, r2, r3
 8005d5e:	2b02      	cmp	r3, #2
 8005d60:	d901      	bls.n	8005d66 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8005d62:	2303      	movs	r3, #3
 8005d64:	e04d      	b.n	8005e02 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d66:	4b06      	ldr	r3, [pc, #24]	; (8005d80 <HAL_RCC_OscConfig+0x4ac>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d1f0      	bne.n	8005d54 <HAL_RCC_OscConfig+0x480>
 8005d72:	e045      	b.n	8005e00 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	699b      	ldr	r3, [r3, #24]
 8005d78:	2b01      	cmp	r3, #1
 8005d7a:	d107      	bne.n	8005d8c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	e040      	b.n	8005e02 <HAL_RCC_OscConfig+0x52e>
 8005d80:	40023800 	.word	0x40023800
 8005d84:	40007000 	.word	0x40007000
 8005d88:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005d8c:	4b1f      	ldr	r3, [pc, #124]	; (8005e0c <HAL_RCC_OscConfig+0x538>)
 8005d8e:	685b      	ldr	r3, [r3, #4]
 8005d90:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	699b      	ldr	r3, [r3, #24]
 8005d96:	2b01      	cmp	r3, #1
 8005d98:	d030      	beq.n	8005dfc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005da4:	429a      	cmp	r2, r3
 8005da6:	d129      	bne.n	8005dfc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005db2:	429a      	cmp	r2, r3
 8005db4:	d122      	bne.n	8005dfc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005db6:	68fa      	ldr	r2, [r7, #12]
 8005db8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005dbc:	4013      	ands	r3, r2
 8005dbe:	687a      	ldr	r2, [r7, #4]
 8005dc0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005dc2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d119      	bne.n	8005dfc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dd2:	085b      	lsrs	r3, r3, #1
 8005dd4:	3b01      	subs	r3, #1
 8005dd6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005dd8:	429a      	cmp	r2, r3
 8005dda:	d10f      	bne.n	8005dfc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005de6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005de8:	429a      	cmp	r2, r3
 8005dea:	d107      	bne.n	8005dfc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005df6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005df8:	429a      	cmp	r2, r3
 8005dfa:	d001      	beq.n	8005e00 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	e000      	b.n	8005e02 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005e00:	2300      	movs	r3, #0
}
 8005e02:	4618      	mov	r0, r3
 8005e04:	3718      	adds	r7, #24
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bd80      	pop	{r7, pc}
 8005e0a:	bf00      	nop
 8005e0c:	40023800 	.word	0x40023800

08005e10 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b082      	sub	sp, #8
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d101      	bne.n	8005e22 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005e1e:	2301      	movs	r3, #1
 8005e20:	e07b      	b.n	8005f1a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d108      	bne.n	8005e3c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e32:	d009      	beq.n	8005e48 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2200      	movs	r2, #0
 8005e38:	61da      	str	r2, [r3, #28]
 8005e3a:	e005      	b.n	8005e48 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2200      	movs	r2, #0
 8005e46:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005e54:	b2db      	uxtb	r3, r3
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d106      	bne.n	8005e68 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	f7fc f928 	bl	80020b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2202      	movs	r2, #2
 8005e6c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	681a      	ldr	r2, [r3, #0]
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e7e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	685b      	ldr	r3, [r3, #4]
 8005e84:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	689b      	ldr	r3, [r3, #8]
 8005e8c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005e90:	431a      	orrs	r2, r3
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	68db      	ldr	r3, [r3, #12]
 8005e96:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e9a:	431a      	orrs	r2, r3
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	691b      	ldr	r3, [r3, #16]
 8005ea0:	f003 0302 	and.w	r3, r3, #2
 8005ea4:	431a      	orrs	r2, r3
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	695b      	ldr	r3, [r3, #20]
 8005eaa:	f003 0301 	and.w	r3, r3, #1
 8005eae:	431a      	orrs	r2, r3
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	699b      	ldr	r3, [r3, #24]
 8005eb4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005eb8:	431a      	orrs	r2, r3
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	69db      	ldr	r3, [r3, #28]
 8005ebe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005ec2:	431a      	orrs	r2, r3
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	6a1b      	ldr	r3, [r3, #32]
 8005ec8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ecc:	ea42 0103 	orr.w	r1, r2, r3
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ed4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	430a      	orrs	r2, r1
 8005ede:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	699b      	ldr	r3, [r3, #24]
 8005ee4:	0c1b      	lsrs	r3, r3, #16
 8005ee6:	f003 0104 	and.w	r1, r3, #4
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eee:	f003 0210 	and.w	r2, r3, #16
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	430a      	orrs	r2, r1
 8005ef8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	69da      	ldr	r2, [r3, #28]
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f08:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2201      	movs	r2, #1
 8005f14:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005f18:	2300      	movs	r3, #0
}
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	3708      	adds	r7, #8
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}

08005f22 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005f22:	b580      	push	{r7, lr}
 8005f24:	b08c      	sub	sp, #48	; 0x30
 8005f26:	af00      	add	r7, sp, #0
 8005f28:	60f8      	str	r0, [r7, #12]
 8005f2a:	60b9      	str	r1, [r7, #8]
 8005f2c:	607a      	str	r2, [r7, #4]
 8005f2e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005f30:	2301      	movs	r3, #1
 8005f32:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005f34:	2300      	movs	r3, #0
 8005f36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005f40:	2b01      	cmp	r3, #1
 8005f42:	d101      	bne.n	8005f48 <HAL_SPI_TransmitReceive+0x26>
 8005f44:	2302      	movs	r3, #2
 8005f46:	e18a      	b.n	800625e <HAL_SPI_TransmitReceive+0x33c>
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005f50:	f7fc fb70 	bl	8002634 <HAL_GetTick>
 8005f54:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005f5c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	685b      	ldr	r3, [r3, #4]
 8005f64:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005f66:	887b      	ldrh	r3, [r7, #2]
 8005f68:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005f6a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005f6e:	2b01      	cmp	r3, #1
 8005f70:	d00f      	beq.n	8005f92 <HAL_SPI_TransmitReceive+0x70>
 8005f72:	69fb      	ldr	r3, [r7, #28]
 8005f74:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005f78:	d107      	bne.n	8005f8a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	689b      	ldr	r3, [r3, #8]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d103      	bne.n	8005f8a <HAL_SPI_TransmitReceive+0x68>
 8005f82:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005f86:	2b04      	cmp	r3, #4
 8005f88:	d003      	beq.n	8005f92 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005f8a:	2302      	movs	r3, #2
 8005f8c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005f90:	e15b      	b.n	800624a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d005      	beq.n	8005fa4 <HAL_SPI_TransmitReceive+0x82>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d002      	beq.n	8005fa4 <HAL_SPI_TransmitReceive+0x82>
 8005f9e:	887b      	ldrh	r3, [r7, #2]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d103      	bne.n	8005fac <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005fa4:	2301      	movs	r3, #1
 8005fa6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005faa:	e14e      	b.n	800624a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005fb2:	b2db      	uxtb	r3, r3
 8005fb4:	2b04      	cmp	r3, #4
 8005fb6:	d003      	beq.n	8005fc0 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	2205      	movs	r2, #5
 8005fbc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	687a      	ldr	r2, [r7, #4]
 8005fca:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	887a      	ldrh	r2, [r7, #2]
 8005fd0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	887a      	ldrh	r2, [r7, #2]
 8005fd6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	68ba      	ldr	r2, [r7, #8]
 8005fdc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	887a      	ldrh	r2, [r7, #2]
 8005fe2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	887a      	ldrh	r2, [r7, #2]
 8005fe8:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2200      	movs	r2, #0
 8005fee:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006000:	2b40      	cmp	r3, #64	; 0x40
 8006002:	d007      	beq.n	8006014 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	681a      	ldr	r2, [r3, #0]
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006012:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	68db      	ldr	r3, [r3, #12]
 8006018:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800601c:	d178      	bne.n	8006110 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d002      	beq.n	800602c <HAL_SPI_TransmitReceive+0x10a>
 8006026:	8b7b      	ldrh	r3, [r7, #26]
 8006028:	2b01      	cmp	r3, #1
 800602a:	d166      	bne.n	80060fa <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006030:	881a      	ldrh	r2, [r3, #0]
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800603c:	1c9a      	adds	r2, r3, #2
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006046:	b29b      	uxth	r3, r3
 8006048:	3b01      	subs	r3, #1
 800604a:	b29a      	uxth	r2, r3
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006050:	e053      	b.n	80060fa <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	689b      	ldr	r3, [r3, #8]
 8006058:	f003 0302 	and.w	r3, r3, #2
 800605c:	2b02      	cmp	r3, #2
 800605e:	d11b      	bne.n	8006098 <HAL_SPI_TransmitReceive+0x176>
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006064:	b29b      	uxth	r3, r3
 8006066:	2b00      	cmp	r3, #0
 8006068:	d016      	beq.n	8006098 <HAL_SPI_TransmitReceive+0x176>
 800606a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800606c:	2b01      	cmp	r3, #1
 800606e:	d113      	bne.n	8006098 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006074:	881a      	ldrh	r2, [r3, #0]
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006080:	1c9a      	adds	r2, r3, #2
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800608a:	b29b      	uxth	r3, r3
 800608c:	3b01      	subs	r3, #1
 800608e:	b29a      	uxth	r2, r3
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006094:	2300      	movs	r3, #0
 8006096:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	689b      	ldr	r3, [r3, #8]
 800609e:	f003 0301 	and.w	r3, r3, #1
 80060a2:	2b01      	cmp	r3, #1
 80060a4:	d119      	bne.n	80060da <HAL_SPI_TransmitReceive+0x1b8>
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060aa:	b29b      	uxth	r3, r3
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d014      	beq.n	80060da <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	68da      	ldr	r2, [r3, #12]
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060ba:	b292      	uxth	r2, r2
 80060bc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060c2:	1c9a      	adds	r2, r3, #2
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060cc:	b29b      	uxth	r3, r3
 80060ce:	3b01      	subs	r3, #1
 80060d0:	b29a      	uxth	r2, r3
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80060d6:	2301      	movs	r3, #1
 80060d8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80060da:	f7fc faab 	bl	8002634 <HAL_GetTick>
 80060de:	4602      	mov	r2, r0
 80060e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060e2:	1ad3      	subs	r3, r2, r3
 80060e4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80060e6:	429a      	cmp	r2, r3
 80060e8:	d807      	bhi.n	80060fa <HAL_SPI_TransmitReceive+0x1d8>
 80060ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060f0:	d003      	beq.n	80060fa <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80060f2:	2303      	movs	r3, #3
 80060f4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80060f8:	e0a7      	b.n	800624a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060fe:	b29b      	uxth	r3, r3
 8006100:	2b00      	cmp	r3, #0
 8006102:	d1a6      	bne.n	8006052 <HAL_SPI_TransmitReceive+0x130>
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006108:	b29b      	uxth	r3, r3
 800610a:	2b00      	cmp	r3, #0
 800610c:	d1a1      	bne.n	8006052 <HAL_SPI_TransmitReceive+0x130>
 800610e:	e07c      	b.n	800620a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	685b      	ldr	r3, [r3, #4]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d002      	beq.n	800611e <HAL_SPI_TransmitReceive+0x1fc>
 8006118:	8b7b      	ldrh	r3, [r7, #26]
 800611a:	2b01      	cmp	r3, #1
 800611c:	d16b      	bne.n	80061f6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	330c      	adds	r3, #12
 8006128:	7812      	ldrb	r2, [r2, #0]
 800612a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006130:	1c5a      	adds	r2, r3, #1
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800613a:	b29b      	uxth	r3, r3
 800613c:	3b01      	subs	r3, #1
 800613e:	b29a      	uxth	r2, r3
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006144:	e057      	b.n	80061f6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	f003 0302 	and.w	r3, r3, #2
 8006150:	2b02      	cmp	r3, #2
 8006152:	d11c      	bne.n	800618e <HAL_SPI_TransmitReceive+0x26c>
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006158:	b29b      	uxth	r3, r3
 800615a:	2b00      	cmp	r3, #0
 800615c:	d017      	beq.n	800618e <HAL_SPI_TransmitReceive+0x26c>
 800615e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006160:	2b01      	cmp	r3, #1
 8006162:	d114      	bne.n	800618e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	330c      	adds	r3, #12
 800616e:	7812      	ldrb	r2, [r2, #0]
 8006170:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006176:	1c5a      	adds	r2, r3, #1
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006180:	b29b      	uxth	r3, r3
 8006182:	3b01      	subs	r3, #1
 8006184:	b29a      	uxth	r2, r3
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800618a:	2300      	movs	r3, #0
 800618c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	689b      	ldr	r3, [r3, #8]
 8006194:	f003 0301 	and.w	r3, r3, #1
 8006198:	2b01      	cmp	r3, #1
 800619a:	d119      	bne.n	80061d0 <HAL_SPI_TransmitReceive+0x2ae>
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061a0:	b29b      	uxth	r3, r3
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d014      	beq.n	80061d0 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	68da      	ldr	r2, [r3, #12]
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061b0:	b2d2      	uxtb	r2, r2
 80061b2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061b8:	1c5a      	adds	r2, r3, #1
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061c2:	b29b      	uxth	r3, r3
 80061c4:	3b01      	subs	r3, #1
 80061c6:	b29a      	uxth	r2, r3
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80061cc:	2301      	movs	r3, #1
 80061ce:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80061d0:	f7fc fa30 	bl	8002634 <HAL_GetTick>
 80061d4:	4602      	mov	r2, r0
 80061d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061d8:	1ad3      	subs	r3, r2, r3
 80061da:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80061dc:	429a      	cmp	r2, r3
 80061de:	d803      	bhi.n	80061e8 <HAL_SPI_TransmitReceive+0x2c6>
 80061e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061e6:	d102      	bne.n	80061ee <HAL_SPI_TransmitReceive+0x2cc>
 80061e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d103      	bne.n	80061f6 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80061ee:	2303      	movs	r3, #3
 80061f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80061f4:	e029      	b.n	800624a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061fa:	b29b      	uxth	r3, r3
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d1a2      	bne.n	8006146 <HAL_SPI_TransmitReceive+0x224>
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006204:	b29b      	uxth	r3, r3
 8006206:	2b00      	cmp	r3, #0
 8006208:	d19d      	bne.n	8006146 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800620a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800620c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800620e:	68f8      	ldr	r0, [r7, #12]
 8006210:	f000 f8b2 	bl	8006378 <SPI_EndRxTxTransaction>
 8006214:	4603      	mov	r3, r0
 8006216:	2b00      	cmp	r3, #0
 8006218:	d006      	beq.n	8006228 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800621a:	2301      	movs	r3, #1
 800621c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	2220      	movs	r2, #32
 8006224:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006226:	e010      	b.n	800624a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	689b      	ldr	r3, [r3, #8]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d10b      	bne.n	8006248 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006230:	2300      	movs	r3, #0
 8006232:	617b      	str	r3, [r7, #20]
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	68db      	ldr	r3, [r3, #12]
 800623a:	617b      	str	r3, [r7, #20]
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	689b      	ldr	r3, [r3, #8]
 8006242:	617b      	str	r3, [r7, #20]
 8006244:	697b      	ldr	r3, [r7, #20]
 8006246:	e000      	b.n	800624a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006248:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	2201      	movs	r2, #1
 800624e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2200      	movs	r2, #0
 8006256:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800625a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800625e:	4618      	mov	r0, r3
 8006260:	3730      	adds	r7, #48	; 0x30
 8006262:	46bd      	mov	sp, r7
 8006264:	bd80      	pop	{r7, pc}
	...

08006268 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b088      	sub	sp, #32
 800626c:	af00      	add	r7, sp, #0
 800626e:	60f8      	str	r0, [r7, #12]
 8006270:	60b9      	str	r1, [r7, #8]
 8006272:	603b      	str	r3, [r7, #0]
 8006274:	4613      	mov	r3, r2
 8006276:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006278:	f7fc f9dc 	bl	8002634 <HAL_GetTick>
 800627c:	4602      	mov	r2, r0
 800627e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006280:	1a9b      	subs	r3, r3, r2
 8006282:	683a      	ldr	r2, [r7, #0]
 8006284:	4413      	add	r3, r2
 8006286:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006288:	f7fc f9d4 	bl	8002634 <HAL_GetTick>
 800628c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800628e:	4b39      	ldr	r3, [pc, #228]	; (8006374 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	015b      	lsls	r3, r3, #5
 8006294:	0d1b      	lsrs	r3, r3, #20
 8006296:	69fa      	ldr	r2, [r7, #28]
 8006298:	fb02 f303 	mul.w	r3, r2, r3
 800629c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800629e:	e054      	b.n	800634a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062a6:	d050      	beq.n	800634a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80062a8:	f7fc f9c4 	bl	8002634 <HAL_GetTick>
 80062ac:	4602      	mov	r2, r0
 80062ae:	69bb      	ldr	r3, [r7, #24]
 80062b0:	1ad3      	subs	r3, r2, r3
 80062b2:	69fa      	ldr	r2, [r7, #28]
 80062b4:	429a      	cmp	r2, r3
 80062b6:	d902      	bls.n	80062be <SPI_WaitFlagStateUntilTimeout+0x56>
 80062b8:	69fb      	ldr	r3, [r7, #28]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d13d      	bne.n	800633a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	685a      	ldr	r2, [r3, #4]
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80062cc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	685b      	ldr	r3, [r3, #4]
 80062d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80062d6:	d111      	bne.n	80062fc <SPI_WaitFlagStateUntilTimeout+0x94>
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	689b      	ldr	r3, [r3, #8]
 80062dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80062e0:	d004      	beq.n	80062ec <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	689b      	ldr	r3, [r3, #8]
 80062e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80062ea:	d107      	bne.n	80062fc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	681a      	ldr	r2, [r3, #0]
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062fa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006300:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006304:	d10f      	bne.n	8006326 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	681a      	ldr	r2, [r3, #0]
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006314:	601a      	str	r2, [r3, #0]
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006324:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	2201      	movs	r2, #1
 800632a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	2200      	movs	r2, #0
 8006332:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006336:	2303      	movs	r3, #3
 8006338:	e017      	b.n	800636a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800633a:	697b      	ldr	r3, [r7, #20]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d101      	bne.n	8006344 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006340:	2300      	movs	r3, #0
 8006342:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006344:	697b      	ldr	r3, [r7, #20]
 8006346:	3b01      	subs	r3, #1
 8006348:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	689a      	ldr	r2, [r3, #8]
 8006350:	68bb      	ldr	r3, [r7, #8]
 8006352:	4013      	ands	r3, r2
 8006354:	68ba      	ldr	r2, [r7, #8]
 8006356:	429a      	cmp	r2, r3
 8006358:	bf0c      	ite	eq
 800635a:	2301      	moveq	r3, #1
 800635c:	2300      	movne	r3, #0
 800635e:	b2db      	uxtb	r3, r3
 8006360:	461a      	mov	r2, r3
 8006362:	79fb      	ldrb	r3, [r7, #7]
 8006364:	429a      	cmp	r2, r3
 8006366:	d19b      	bne.n	80062a0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006368:	2300      	movs	r3, #0
}
 800636a:	4618      	mov	r0, r3
 800636c:	3720      	adds	r7, #32
 800636e:	46bd      	mov	sp, r7
 8006370:	bd80      	pop	{r7, pc}
 8006372:	bf00      	nop
 8006374:	20000000 	.word	0x20000000

08006378 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	b088      	sub	sp, #32
 800637c:	af02      	add	r7, sp, #8
 800637e:	60f8      	str	r0, [r7, #12]
 8006380:	60b9      	str	r1, [r7, #8]
 8006382:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006384:	4b1b      	ldr	r3, [pc, #108]	; (80063f4 <SPI_EndRxTxTransaction+0x7c>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	4a1b      	ldr	r2, [pc, #108]	; (80063f8 <SPI_EndRxTxTransaction+0x80>)
 800638a:	fba2 2303 	umull	r2, r3, r2, r3
 800638e:	0d5b      	lsrs	r3, r3, #21
 8006390:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006394:	fb02 f303 	mul.w	r3, r2, r3
 8006398:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	685b      	ldr	r3, [r3, #4]
 800639e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80063a2:	d112      	bne.n	80063ca <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	9300      	str	r3, [sp, #0]
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	2200      	movs	r2, #0
 80063ac:	2180      	movs	r1, #128	; 0x80
 80063ae:	68f8      	ldr	r0, [r7, #12]
 80063b0:	f7ff ff5a 	bl	8006268 <SPI_WaitFlagStateUntilTimeout>
 80063b4:	4603      	mov	r3, r0
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d016      	beq.n	80063e8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063be:	f043 0220 	orr.w	r2, r3, #32
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80063c6:	2303      	movs	r3, #3
 80063c8:	e00f      	b.n	80063ea <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80063ca:	697b      	ldr	r3, [r7, #20]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d00a      	beq.n	80063e6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	3b01      	subs	r3, #1
 80063d4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	689b      	ldr	r3, [r3, #8]
 80063dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063e0:	2b80      	cmp	r3, #128	; 0x80
 80063e2:	d0f2      	beq.n	80063ca <SPI_EndRxTxTransaction+0x52>
 80063e4:	e000      	b.n	80063e8 <SPI_EndRxTxTransaction+0x70>
        break;
 80063e6:	bf00      	nop
  }

  return HAL_OK;
 80063e8:	2300      	movs	r3, #0
}
 80063ea:	4618      	mov	r0, r3
 80063ec:	3718      	adds	r7, #24
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bd80      	pop	{r7, pc}
 80063f2:	bf00      	nop
 80063f4:	20000000 	.word	0x20000000
 80063f8:	165e9f81 	.word	0x165e9f81

080063fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b082      	sub	sp, #8
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d101      	bne.n	800640e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800640a:	2301      	movs	r3, #1
 800640c:	e041      	b.n	8006492 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006414:	b2db      	uxtb	r3, r3
 8006416:	2b00      	cmp	r3, #0
 8006418:	d106      	bne.n	8006428 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2200      	movs	r2, #0
 800641e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f7fb ff4a 	bl	80022bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2202      	movs	r2, #2
 800642c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681a      	ldr	r2, [r3, #0]
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	3304      	adds	r3, #4
 8006438:	4619      	mov	r1, r3
 800643a:	4610      	mov	r0, r2
 800643c:	f000 fa7a 	bl	8006934 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2201      	movs	r2, #1
 8006444:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2201      	movs	r2, #1
 800644c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2201      	movs	r2, #1
 8006454:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2201      	movs	r2, #1
 800645c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2201      	movs	r2, #1
 8006464:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2201      	movs	r2, #1
 800646c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2201      	movs	r2, #1
 8006474:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2201      	movs	r2, #1
 800647c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2201      	movs	r2, #1
 8006484:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2201      	movs	r2, #1
 800648c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006490:	2300      	movs	r3, #0
}
 8006492:	4618      	mov	r0, r3
 8006494:	3708      	adds	r7, #8
 8006496:	46bd      	mov	sp, r7
 8006498:	bd80      	pop	{r7, pc}
	...

0800649c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800649c:	b480      	push	{r7}
 800649e:	b085      	sub	sp, #20
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064aa:	b2db      	uxtb	r3, r3
 80064ac:	2b01      	cmp	r3, #1
 80064ae:	d001      	beq.n	80064b4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80064b0:	2301      	movs	r3, #1
 80064b2:	e046      	b.n	8006542 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2202      	movs	r2, #2
 80064b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	4a23      	ldr	r2, [pc, #140]	; (8006550 <HAL_TIM_Base_Start+0xb4>)
 80064c2:	4293      	cmp	r3, r2
 80064c4:	d022      	beq.n	800650c <HAL_TIM_Base_Start+0x70>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064ce:	d01d      	beq.n	800650c <HAL_TIM_Base_Start+0x70>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	4a1f      	ldr	r2, [pc, #124]	; (8006554 <HAL_TIM_Base_Start+0xb8>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d018      	beq.n	800650c <HAL_TIM_Base_Start+0x70>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	4a1e      	ldr	r2, [pc, #120]	; (8006558 <HAL_TIM_Base_Start+0xbc>)
 80064e0:	4293      	cmp	r3, r2
 80064e2:	d013      	beq.n	800650c <HAL_TIM_Base_Start+0x70>
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	4a1c      	ldr	r2, [pc, #112]	; (800655c <HAL_TIM_Base_Start+0xc0>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d00e      	beq.n	800650c <HAL_TIM_Base_Start+0x70>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	4a1b      	ldr	r2, [pc, #108]	; (8006560 <HAL_TIM_Base_Start+0xc4>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d009      	beq.n	800650c <HAL_TIM_Base_Start+0x70>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	4a19      	ldr	r2, [pc, #100]	; (8006564 <HAL_TIM_Base_Start+0xc8>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d004      	beq.n	800650c <HAL_TIM_Base_Start+0x70>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	4a18      	ldr	r2, [pc, #96]	; (8006568 <HAL_TIM_Base_Start+0xcc>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d111      	bne.n	8006530 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	689b      	ldr	r3, [r3, #8]
 8006512:	f003 0307 	and.w	r3, r3, #7
 8006516:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	2b06      	cmp	r3, #6
 800651c:	d010      	beq.n	8006540 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	681a      	ldr	r2, [r3, #0]
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f042 0201 	orr.w	r2, r2, #1
 800652c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800652e:	e007      	b.n	8006540 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	681a      	ldr	r2, [r3, #0]
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f042 0201 	orr.w	r2, r2, #1
 800653e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006540:	2300      	movs	r3, #0
}
 8006542:	4618      	mov	r0, r3
 8006544:	3714      	adds	r7, #20
 8006546:	46bd      	mov	sp, r7
 8006548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654c:	4770      	bx	lr
 800654e:	bf00      	nop
 8006550:	40010000 	.word	0x40010000
 8006554:	40000400 	.word	0x40000400
 8006558:	40000800 	.word	0x40000800
 800655c:	40000c00 	.word	0x40000c00
 8006560:	40010400 	.word	0x40010400
 8006564:	40014000 	.word	0x40014000
 8006568:	40001800 	.word	0x40001800

0800656c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800656c:	b580      	push	{r7, lr}
 800656e:	b082      	sub	sp, #8
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d101      	bne.n	800657e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800657a:	2301      	movs	r3, #1
 800657c:	e041      	b.n	8006602 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006584:	b2db      	uxtb	r3, r3
 8006586:	2b00      	cmp	r3, #0
 8006588:	d106      	bne.n	8006598 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2200      	movs	r2, #0
 800658e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006592:	6878      	ldr	r0, [r7, #4]
 8006594:	f000 f839 	bl	800660a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2202      	movs	r2, #2
 800659c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681a      	ldr	r2, [r3, #0]
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	3304      	adds	r3, #4
 80065a8:	4619      	mov	r1, r3
 80065aa:	4610      	mov	r0, r2
 80065ac:	f000 f9c2 	bl	8006934 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2201      	movs	r2, #1
 80065b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2201      	movs	r2, #1
 80065bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2201      	movs	r2, #1
 80065c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2201      	movs	r2, #1
 80065cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2201      	movs	r2, #1
 80065d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2201      	movs	r2, #1
 80065dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2201      	movs	r2, #1
 80065e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2201      	movs	r2, #1
 80065ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2201      	movs	r2, #1
 80065f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2201      	movs	r2, #1
 80065fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006600:	2300      	movs	r3, #0
}
 8006602:	4618      	mov	r0, r3
 8006604:	3708      	adds	r7, #8
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}

0800660a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800660a:	b480      	push	{r7}
 800660c:	b083      	sub	sp, #12
 800660e:	af00      	add	r7, sp, #0
 8006610:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006612:	bf00      	nop
 8006614:	370c      	adds	r7, #12
 8006616:	46bd      	mov	sp, r7
 8006618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661c:	4770      	bx	lr
	...

08006620 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b086      	sub	sp, #24
 8006624:	af00      	add	r7, sp, #0
 8006626:	60f8      	str	r0, [r7, #12]
 8006628:	60b9      	str	r1, [r7, #8]
 800662a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800662c:	2300      	movs	r3, #0
 800662e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006636:	2b01      	cmp	r3, #1
 8006638:	d101      	bne.n	800663e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800663a:	2302      	movs	r3, #2
 800663c:	e0ae      	b.n	800679c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	2201      	movs	r2, #1
 8006642:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2b0c      	cmp	r3, #12
 800664a:	f200 809f 	bhi.w	800678c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800664e:	a201      	add	r2, pc, #4	; (adr r2, 8006654 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006654:	08006689 	.word	0x08006689
 8006658:	0800678d 	.word	0x0800678d
 800665c:	0800678d 	.word	0x0800678d
 8006660:	0800678d 	.word	0x0800678d
 8006664:	080066c9 	.word	0x080066c9
 8006668:	0800678d 	.word	0x0800678d
 800666c:	0800678d 	.word	0x0800678d
 8006670:	0800678d 	.word	0x0800678d
 8006674:	0800670b 	.word	0x0800670b
 8006678:	0800678d 	.word	0x0800678d
 800667c:	0800678d 	.word	0x0800678d
 8006680:	0800678d 	.word	0x0800678d
 8006684:	0800674b 	.word	0x0800674b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	68b9      	ldr	r1, [r7, #8]
 800668e:	4618      	mov	r0, r3
 8006690:	f000 f9f0 	bl	8006a74 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	699a      	ldr	r2, [r3, #24]
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f042 0208 	orr.w	r2, r2, #8
 80066a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	699a      	ldr	r2, [r3, #24]
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f022 0204 	bic.w	r2, r2, #4
 80066b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	6999      	ldr	r1, [r3, #24]
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	691a      	ldr	r2, [r3, #16]
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	430a      	orrs	r2, r1
 80066c4:	619a      	str	r2, [r3, #24]
      break;
 80066c6:	e064      	b.n	8006792 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	68b9      	ldr	r1, [r7, #8]
 80066ce:	4618      	mov	r0, r3
 80066d0:	f000 fa40 	bl	8006b54 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	699a      	ldr	r2, [r3, #24]
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80066e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	699a      	ldr	r2, [r3, #24]
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	6999      	ldr	r1, [r3, #24]
 80066fa:	68bb      	ldr	r3, [r7, #8]
 80066fc:	691b      	ldr	r3, [r3, #16]
 80066fe:	021a      	lsls	r2, r3, #8
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	430a      	orrs	r2, r1
 8006706:	619a      	str	r2, [r3, #24]
      break;
 8006708:	e043      	b.n	8006792 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	68b9      	ldr	r1, [r7, #8]
 8006710:	4618      	mov	r0, r3
 8006712:	f000 fa95 	bl	8006c40 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	69da      	ldr	r2, [r3, #28]
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f042 0208 	orr.w	r2, r2, #8
 8006724:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	69da      	ldr	r2, [r3, #28]
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f022 0204 	bic.w	r2, r2, #4
 8006734:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	69d9      	ldr	r1, [r3, #28]
 800673c:	68bb      	ldr	r3, [r7, #8]
 800673e:	691a      	ldr	r2, [r3, #16]
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	430a      	orrs	r2, r1
 8006746:	61da      	str	r2, [r3, #28]
      break;
 8006748:	e023      	b.n	8006792 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	68b9      	ldr	r1, [r7, #8]
 8006750:	4618      	mov	r0, r3
 8006752:	f000 fae9 	bl	8006d28 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	69da      	ldr	r2, [r3, #28]
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006764:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	69da      	ldr	r2, [r3, #28]
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006774:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	69d9      	ldr	r1, [r3, #28]
 800677c:	68bb      	ldr	r3, [r7, #8]
 800677e:	691b      	ldr	r3, [r3, #16]
 8006780:	021a      	lsls	r2, r3, #8
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	430a      	orrs	r2, r1
 8006788:	61da      	str	r2, [r3, #28]
      break;
 800678a:	e002      	b.n	8006792 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800678c:	2301      	movs	r3, #1
 800678e:	75fb      	strb	r3, [r7, #23]
      break;
 8006790:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	2200      	movs	r2, #0
 8006796:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800679a:	7dfb      	ldrb	r3, [r7, #23]
}
 800679c:	4618      	mov	r0, r3
 800679e:	3718      	adds	r7, #24
 80067a0:	46bd      	mov	sp, r7
 80067a2:	bd80      	pop	{r7, pc}

080067a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b084      	sub	sp, #16
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
 80067ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80067ae:	2300      	movs	r3, #0
 80067b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80067b8:	2b01      	cmp	r3, #1
 80067ba:	d101      	bne.n	80067c0 <HAL_TIM_ConfigClockSource+0x1c>
 80067bc:	2302      	movs	r3, #2
 80067be:	e0b4      	b.n	800692a <HAL_TIM_ConfigClockSource+0x186>
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2201      	movs	r2, #1
 80067c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2202      	movs	r2, #2
 80067cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	689b      	ldr	r3, [r3, #8]
 80067d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80067d8:	68bb      	ldr	r3, [r7, #8]
 80067da:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80067de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80067e0:	68bb      	ldr	r3, [r7, #8]
 80067e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80067e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	68ba      	ldr	r2, [r7, #8]
 80067ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80067f8:	d03e      	beq.n	8006878 <HAL_TIM_ConfigClockSource+0xd4>
 80067fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80067fe:	f200 8087 	bhi.w	8006910 <HAL_TIM_ConfigClockSource+0x16c>
 8006802:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006806:	f000 8086 	beq.w	8006916 <HAL_TIM_ConfigClockSource+0x172>
 800680a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800680e:	d87f      	bhi.n	8006910 <HAL_TIM_ConfigClockSource+0x16c>
 8006810:	2b70      	cmp	r3, #112	; 0x70
 8006812:	d01a      	beq.n	800684a <HAL_TIM_ConfigClockSource+0xa6>
 8006814:	2b70      	cmp	r3, #112	; 0x70
 8006816:	d87b      	bhi.n	8006910 <HAL_TIM_ConfigClockSource+0x16c>
 8006818:	2b60      	cmp	r3, #96	; 0x60
 800681a:	d050      	beq.n	80068be <HAL_TIM_ConfigClockSource+0x11a>
 800681c:	2b60      	cmp	r3, #96	; 0x60
 800681e:	d877      	bhi.n	8006910 <HAL_TIM_ConfigClockSource+0x16c>
 8006820:	2b50      	cmp	r3, #80	; 0x50
 8006822:	d03c      	beq.n	800689e <HAL_TIM_ConfigClockSource+0xfa>
 8006824:	2b50      	cmp	r3, #80	; 0x50
 8006826:	d873      	bhi.n	8006910 <HAL_TIM_ConfigClockSource+0x16c>
 8006828:	2b40      	cmp	r3, #64	; 0x40
 800682a:	d058      	beq.n	80068de <HAL_TIM_ConfigClockSource+0x13a>
 800682c:	2b40      	cmp	r3, #64	; 0x40
 800682e:	d86f      	bhi.n	8006910 <HAL_TIM_ConfigClockSource+0x16c>
 8006830:	2b30      	cmp	r3, #48	; 0x30
 8006832:	d064      	beq.n	80068fe <HAL_TIM_ConfigClockSource+0x15a>
 8006834:	2b30      	cmp	r3, #48	; 0x30
 8006836:	d86b      	bhi.n	8006910 <HAL_TIM_ConfigClockSource+0x16c>
 8006838:	2b20      	cmp	r3, #32
 800683a:	d060      	beq.n	80068fe <HAL_TIM_ConfigClockSource+0x15a>
 800683c:	2b20      	cmp	r3, #32
 800683e:	d867      	bhi.n	8006910 <HAL_TIM_ConfigClockSource+0x16c>
 8006840:	2b00      	cmp	r3, #0
 8006842:	d05c      	beq.n	80068fe <HAL_TIM_ConfigClockSource+0x15a>
 8006844:	2b10      	cmp	r3, #16
 8006846:	d05a      	beq.n	80068fe <HAL_TIM_ConfigClockSource+0x15a>
 8006848:	e062      	b.n	8006910 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6818      	ldr	r0, [r3, #0]
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	6899      	ldr	r1, [r3, #8]
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	685a      	ldr	r2, [r3, #4]
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	68db      	ldr	r3, [r3, #12]
 800685a:	f000 fb35 	bl	8006ec8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	689b      	ldr	r3, [r3, #8]
 8006864:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800686c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	68ba      	ldr	r2, [r7, #8]
 8006874:	609a      	str	r2, [r3, #8]
      break;
 8006876:	e04f      	b.n	8006918 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6818      	ldr	r0, [r3, #0]
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	6899      	ldr	r1, [r3, #8]
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	685a      	ldr	r2, [r3, #4]
 8006884:	683b      	ldr	r3, [r7, #0]
 8006886:	68db      	ldr	r3, [r3, #12]
 8006888:	f000 fb1e 	bl	8006ec8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	689a      	ldr	r2, [r3, #8]
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800689a:	609a      	str	r2, [r3, #8]
      break;
 800689c:	e03c      	b.n	8006918 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	6818      	ldr	r0, [r3, #0]
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	6859      	ldr	r1, [r3, #4]
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	68db      	ldr	r3, [r3, #12]
 80068aa:	461a      	mov	r2, r3
 80068ac:	f000 fa92 	bl	8006dd4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	2150      	movs	r1, #80	; 0x50
 80068b6:	4618      	mov	r0, r3
 80068b8:	f000 faeb 	bl	8006e92 <TIM_ITRx_SetConfig>
      break;
 80068bc:	e02c      	b.n	8006918 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6818      	ldr	r0, [r3, #0]
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	6859      	ldr	r1, [r3, #4]
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	68db      	ldr	r3, [r3, #12]
 80068ca:	461a      	mov	r2, r3
 80068cc:	f000 fab1 	bl	8006e32 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	2160      	movs	r1, #96	; 0x60
 80068d6:	4618      	mov	r0, r3
 80068d8:	f000 fadb 	bl	8006e92 <TIM_ITRx_SetConfig>
      break;
 80068dc:	e01c      	b.n	8006918 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6818      	ldr	r0, [r3, #0]
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	6859      	ldr	r1, [r3, #4]
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	68db      	ldr	r3, [r3, #12]
 80068ea:	461a      	mov	r2, r3
 80068ec:	f000 fa72 	bl	8006dd4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	2140      	movs	r1, #64	; 0x40
 80068f6:	4618      	mov	r0, r3
 80068f8:	f000 facb 	bl	8006e92 <TIM_ITRx_SetConfig>
      break;
 80068fc:	e00c      	b.n	8006918 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681a      	ldr	r2, [r3, #0]
 8006902:	683b      	ldr	r3, [r7, #0]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	4619      	mov	r1, r3
 8006908:	4610      	mov	r0, r2
 800690a:	f000 fac2 	bl	8006e92 <TIM_ITRx_SetConfig>
      break;
 800690e:	e003      	b.n	8006918 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006910:	2301      	movs	r3, #1
 8006912:	73fb      	strb	r3, [r7, #15]
      break;
 8006914:	e000      	b.n	8006918 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006916:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2201      	movs	r2, #1
 800691c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2200      	movs	r2, #0
 8006924:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006928:	7bfb      	ldrb	r3, [r7, #15]
}
 800692a:	4618      	mov	r0, r3
 800692c:	3710      	adds	r7, #16
 800692e:	46bd      	mov	sp, r7
 8006930:	bd80      	pop	{r7, pc}
	...

08006934 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006934:	b480      	push	{r7}
 8006936:	b085      	sub	sp, #20
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
 800693c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	4a40      	ldr	r2, [pc, #256]	; (8006a48 <TIM_Base_SetConfig+0x114>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d013      	beq.n	8006974 <TIM_Base_SetConfig+0x40>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006952:	d00f      	beq.n	8006974 <TIM_Base_SetConfig+0x40>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	4a3d      	ldr	r2, [pc, #244]	; (8006a4c <TIM_Base_SetConfig+0x118>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d00b      	beq.n	8006974 <TIM_Base_SetConfig+0x40>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	4a3c      	ldr	r2, [pc, #240]	; (8006a50 <TIM_Base_SetConfig+0x11c>)
 8006960:	4293      	cmp	r3, r2
 8006962:	d007      	beq.n	8006974 <TIM_Base_SetConfig+0x40>
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	4a3b      	ldr	r2, [pc, #236]	; (8006a54 <TIM_Base_SetConfig+0x120>)
 8006968:	4293      	cmp	r3, r2
 800696a:	d003      	beq.n	8006974 <TIM_Base_SetConfig+0x40>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	4a3a      	ldr	r2, [pc, #232]	; (8006a58 <TIM_Base_SetConfig+0x124>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d108      	bne.n	8006986 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800697a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	685b      	ldr	r3, [r3, #4]
 8006980:	68fa      	ldr	r2, [r7, #12]
 8006982:	4313      	orrs	r3, r2
 8006984:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	4a2f      	ldr	r2, [pc, #188]	; (8006a48 <TIM_Base_SetConfig+0x114>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d02b      	beq.n	80069e6 <TIM_Base_SetConfig+0xb2>
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006994:	d027      	beq.n	80069e6 <TIM_Base_SetConfig+0xb2>
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	4a2c      	ldr	r2, [pc, #176]	; (8006a4c <TIM_Base_SetConfig+0x118>)
 800699a:	4293      	cmp	r3, r2
 800699c:	d023      	beq.n	80069e6 <TIM_Base_SetConfig+0xb2>
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	4a2b      	ldr	r2, [pc, #172]	; (8006a50 <TIM_Base_SetConfig+0x11c>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d01f      	beq.n	80069e6 <TIM_Base_SetConfig+0xb2>
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	4a2a      	ldr	r2, [pc, #168]	; (8006a54 <TIM_Base_SetConfig+0x120>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d01b      	beq.n	80069e6 <TIM_Base_SetConfig+0xb2>
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	4a29      	ldr	r2, [pc, #164]	; (8006a58 <TIM_Base_SetConfig+0x124>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d017      	beq.n	80069e6 <TIM_Base_SetConfig+0xb2>
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	4a28      	ldr	r2, [pc, #160]	; (8006a5c <TIM_Base_SetConfig+0x128>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d013      	beq.n	80069e6 <TIM_Base_SetConfig+0xb2>
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	4a27      	ldr	r2, [pc, #156]	; (8006a60 <TIM_Base_SetConfig+0x12c>)
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d00f      	beq.n	80069e6 <TIM_Base_SetConfig+0xb2>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	4a26      	ldr	r2, [pc, #152]	; (8006a64 <TIM_Base_SetConfig+0x130>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d00b      	beq.n	80069e6 <TIM_Base_SetConfig+0xb2>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	4a25      	ldr	r2, [pc, #148]	; (8006a68 <TIM_Base_SetConfig+0x134>)
 80069d2:	4293      	cmp	r3, r2
 80069d4:	d007      	beq.n	80069e6 <TIM_Base_SetConfig+0xb2>
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	4a24      	ldr	r2, [pc, #144]	; (8006a6c <TIM_Base_SetConfig+0x138>)
 80069da:	4293      	cmp	r3, r2
 80069dc:	d003      	beq.n	80069e6 <TIM_Base_SetConfig+0xb2>
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	4a23      	ldr	r2, [pc, #140]	; (8006a70 <TIM_Base_SetConfig+0x13c>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d108      	bne.n	80069f8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	68db      	ldr	r3, [r3, #12]
 80069f2:	68fa      	ldr	r2, [r7, #12]
 80069f4:	4313      	orrs	r3, r2
 80069f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	695b      	ldr	r3, [r3, #20]
 8006a02:	4313      	orrs	r3, r2
 8006a04:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	68fa      	ldr	r2, [r7, #12]
 8006a0a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	689a      	ldr	r2, [r3, #8]
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	681a      	ldr	r2, [r3, #0]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	4a0a      	ldr	r2, [pc, #40]	; (8006a48 <TIM_Base_SetConfig+0x114>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d003      	beq.n	8006a2c <TIM_Base_SetConfig+0xf8>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	4a0c      	ldr	r2, [pc, #48]	; (8006a58 <TIM_Base_SetConfig+0x124>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d103      	bne.n	8006a34 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	691a      	ldr	r2, [r3, #16]
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2201      	movs	r2, #1
 8006a38:	615a      	str	r2, [r3, #20]
}
 8006a3a:	bf00      	nop
 8006a3c:	3714      	adds	r7, #20
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a44:	4770      	bx	lr
 8006a46:	bf00      	nop
 8006a48:	40010000 	.word	0x40010000
 8006a4c:	40000400 	.word	0x40000400
 8006a50:	40000800 	.word	0x40000800
 8006a54:	40000c00 	.word	0x40000c00
 8006a58:	40010400 	.word	0x40010400
 8006a5c:	40014000 	.word	0x40014000
 8006a60:	40014400 	.word	0x40014400
 8006a64:	40014800 	.word	0x40014800
 8006a68:	40001800 	.word	0x40001800
 8006a6c:	40001c00 	.word	0x40001c00
 8006a70:	40002000 	.word	0x40002000

08006a74 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a74:	b480      	push	{r7}
 8006a76:	b087      	sub	sp, #28
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
 8006a7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6a1b      	ldr	r3, [r3, #32]
 8006a82:	f023 0201 	bic.w	r2, r3, #1
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6a1b      	ldr	r3, [r3, #32]
 8006a8e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	685b      	ldr	r3, [r3, #4]
 8006a94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	699b      	ldr	r3, [r3, #24]
 8006a9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006aa2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	f023 0303 	bic.w	r3, r3, #3
 8006aaa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	68fa      	ldr	r2, [r7, #12]
 8006ab2:	4313      	orrs	r3, r2
 8006ab4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006ab6:	697b      	ldr	r3, [r7, #20]
 8006ab8:	f023 0302 	bic.w	r3, r3, #2
 8006abc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	689b      	ldr	r3, [r3, #8]
 8006ac2:	697a      	ldr	r2, [r7, #20]
 8006ac4:	4313      	orrs	r3, r2
 8006ac6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	4a20      	ldr	r2, [pc, #128]	; (8006b4c <TIM_OC1_SetConfig+0xd8>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d003      	beq.n	8006ad8 <TIM_OC1_SetConfig+0x64>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	4a1f      	ldr	r2, [pc, #124]	; (8006b50 <TIM_OC1_SetConfig+0xdc>)
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d10c      	bne.n	8006af2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006ad8:	697b      	ldr	r3, [r7, #20]
 8006ada:	f023 0308 	bic.w	r3, r3, #8
 8006ade:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	68db      	ldr	r3, [r3, #12]
 8006ae4:	697a      	ldr	r2, [r7, #20]
 8006ae6:	4313      	orrs	r3, r2
 8006ae8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006aea:	697b      	ldr	r3, [r7, #20]
 8006aec:	f023 0304 	bic.w	r3, r3, #4
 8006af0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	4a15      	ldr	r2, [pc, #84]	; (8006b4c <TIM_OC1_SetConfig+0xd8>)
 8006af6:	4293      	cmp	r3, r2
 8006af8:	d003      	beq.n	8006b02 <TIM_OC1_SetConfig+0x8e>
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	4a14      	ldr	r2, [pc, #80]	; (8006b50 <TIM_OC1_SetConfig+0xdc>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d111      	bne.n	8006b26 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006b02:	693b      	ldr	r3, [r7, #16]
 8006b04:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006b08:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006b0a:	693b      	ldr	r3, [r7, #16]
 8006b0c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006b10:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	695b      	ldr	r3, [r3, #20]
 8006b16:	693a      	ldr	r2, [r7, #16]
 8006b18:	4313      	orrs	r3, r2
 8006b1a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	699b      	ldr	r3, [r3, #24]
 8006b20:	693a      	ldr	r2, [r7, #16]
 8006b22:	4313      	orrs	r3, r2
 8006b24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	693a      	ldr	r2, [r7, #16]
 8006b2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	68fa      	ldr	r2, [r7, #12]
 8006b30:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	685a      	ldr	r2, [r3, #4]
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	697a      	ldr	r2, [r7, #20]
 8006b3e:	621a      	str	r2, [r3, #32]
}
 8006b40:	bf00      	nop
 8006b42:	371c      	adds	r7, #28
 8006b44:	46bd      	mov	sp, r7
 8006b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4a:	4770      	bx	lr
 8006b4c:	40010000 	.word	0x40010000
 8006b50:	40010400 	.word	0x40010400

08006b54 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b54:	b480      	push	{r7}
 8006b56:	b087      	sub	sp, #28
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
 8006b5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	6a1b      	ldr	r3, [r3, #32]
 8006b62:	f023 0210 	bic.w	r2, r3, #16
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6a1b      	ldr	r3, [r3, #32]
 8006b6e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	699b      	ldr	r3, [r3, #24]
 8006b7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b8a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	021b      	lsls	r3, r3, #8
 8006b92:	68fa      	ldr	r2, [r7, #12]
 8006b94:	4313      	orrs	r3, r2
 8006b96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006b98:	697b      	ldr	r3, [r7, #20]
 8006b9a:	f023 0320 	bic.w	r3, r3, #32
 8006b9e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	689b      	ldr	r3, [r3, #8]
 8006ba4:	011b      	lsls	r3, r3, #4
 8006ba6:	697a      	ldr	r2, [r7, #20]
 8006ba8:	4313      	orrs	r3, r2
 8006baa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	4a22      	ldr	r2, [pc, #136]	; (8006c38 <TIM_OC2_SetConfig+0xe4>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d003      	beq.n	8006bbc <TIM_OC2_SetConfig+0x68>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	4a21      	ldr	r2, [pc, #132]	; (8006c3c <TIM_OC2_SetConfig+0xe8>)
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d10d      	bne.n	8006bd8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006bbc:	697b      	ldr	r3, [r7, #20]
 8006bbe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006bc2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	68db      	ldr	r3, [r3, #12]
 8006bc8:	011b      	lsls	r3, r3, #4
 8006bca:	697a      	ldr	r2, [r7, #20]
 8006bcc:	4313      	orrs	r3, r2
 8006bce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006bd0:	697b      	ldr	r3, [r7, #20]
 8006bd2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006bd6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	4a17      	ldr	r2, [pc, #92]	; (8006c38 <TIM_OC2_SetConfig+0xe4>)
 8006bdc:	4293      	cmp	r3, r2
 8006bde:	d003      	beq.n	8006be8 <TIM_OC2_SetConfig+0x94>
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	4a16      	ldr	r2, [pc, #88]	; (8006c3c <TIM_OC2_SetConfig+0xe8>)
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d113      	bne.n	8006c10 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006be8:	693b      	ldr	r3, [r7, #16]
 8006bea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006bee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006bf0:	693b      	ldr	r3, [r7, #16]
 8006bf2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006bf6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	695b      	ldr	r3, [r3, #20]
 8006bfc:	009b      	lsls	r3, r3, #2
 8006bfe:	693a      	ldr	r2, [r7, #16]
 8006c00:	4313      	orrs	r3, r2
 8006c02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	699b      	ldr	r3, [r3, #24]
 8006c08:	009b      	lsls	r3, r3, #2
 8006c0a:	693a      	ldr	r2, [r7, #16]
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	693a      	ldr	r2, [r7, #16]
 8006c14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	68fa      	ldr	r2, [r7, #12]
 8006c1a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	685a      	ldr	r2, [r3, #4]
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	697a      	ldr	r2, [r7, #20]
 8006c28:	621a      	str	r2, [r3, #32]
}
 8006c2a:	bf00      	nop
 8006c2c:	371c      	adds	r7, #28
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c34:	4770      	bx	lr
 8006c36:	bf00      	nop
 8006c38:	40010000 	.word	0x40010000
 8006c3c:	40010400 	.word	0x40010400

08006c40 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006c40:	b480      	push	{r7}
 8006c42:	b087      	sub	sp, #28
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
 8006c48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6a1b      	ldr	r3, [r3, #32]
 8006c4e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6a1b      	ldr	r3, [r3, #32]
 8006c5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	685b      	ldr	r3, [r3, #4]
 8006c60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	69db      	ldr	r3, [r3, #28]
 8006c66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	f023 0303 	bic.w	r3, r3, #3
 8006c76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	68fa      	ldr	r2, [r7, #12]
 8006c7e:	4313      	orrs	r3, r2
 8006c80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006c82:	697b      	ldr	r3, [r7, #20]
 8006c84:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006c88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	689b      	ldr	r3, [r3, #8]
 8006c8e:	021b      	lsls	r3, r3, #8
 8006c90:	697a      	ldr	r2, [r7, #20]
 8006c92:	4313      	orrs	r3, r2
 8006c94:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	4a21      	ldr	r2, [pc, #132]	; (8006d20 <TIM_OC3_SetConfig+0xe0>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d003      	beq.n	8006ca6 <TIM_OC3_SetConfig+0x66>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	4a20      	ldr	r2, [pc, #128]	; (8006d24 <TIM_OC3_SetConfig+0xe4>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d10d      	bne.n	8006cc2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006ca6:	697b      	ldr	r3, [r7, #20]
 8006ca8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006cac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	68db      	ldr	r3, [r3, #12]
 8006cb2:	021b      	lsls	r3, r3, #8
 8006cb4:	697a      	ldr	r2, [r7, #20]
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006cba:	697b      	ldr	r3, [r7, #20]
 8006cbc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006cc0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	4a16      	ldr	r2, [pc, #88]	; (8006d20 <TIM_OC3_SetConfig+0xe0>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d003      	beq.n	8006cd2 <TIM_OC3_SetConfig+0x92>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	4a15      	ldr	r2, [pc, #84]	; (8006d24 <TIM_OC3_SetConfig+0xe4>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d113      	bne.n	8006cfa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006cd2:	693b      	ldr	r3, [r7, #16]
 8006cd4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006cd8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006cda:	693b      	ldr	r3, [r7, #16]
 8006cdc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006ce0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	695b      	ldr	r3, [r3, #20]
 8006ce6:	011b      	lsls	r3, r3, #4
 8006ce8:	693a      	ldr	r2, [r7, #16]
 8006cea:	4313      	orrs	r3, r2
 8006cec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006cee:	683b      	ldr	r3, [r7, #0]
 8006cf0:	699b      	ldr	r3, [r3, #24]
 8006cf2:	011b      	lsls	r3, r3, #4
 8006cf4:	693a      	ldr	r2, [r7, #16]
 8006cf6:	4313      	orrs	r3, r2
 8006cf8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	693a      	ldr	r2, [r7, #16]
 8006cfe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	68fa      	ldr	r2, [r7, #12]
 8006d04:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	685a      	ldr	r2, [r3, #4]
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	697a      	ldr	r2, [r7, #20]
 8006d12:	621a      	str	r2, [r3, #32]
}
 8006d14:	bf00      	nop
 8006d16:	371c      	adds	r7, #28
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1e:	4770      	bx	lr
 8006d20:	40010000 	.word	0x40010000
 8006d24:	40010400 	.word	0x40010400

08006d28 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006d28:	b480      	push	{r7}
 8006d2a:	b087      	sub	sp, #28
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
 8006d30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	6a1b      	ldr	r3, [r3, #32]
 8006d36:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6a1b      	ldr	r3, [r3, #32]
 8006d42:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	69db      	ldr	r3, [r3, #28]
 8006d4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d5e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	021b      	lsls	r3, r3, #8
 8006d66:	68fa      	ldr	r2, [r7, #12]
 8006d68:	4313      	orrs	r3, r2
 8006d6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006d6c:	693b      	ldr	r3, [r7, #16]
 8006d6e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006d72:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	689b      	ldr	r3, [r3, #8]
 8006d78:	031b      	lsls	r3, r3, #12
 8006d7a:	693a      	ldr	r2, [r7, #16]
 8006d7c:	4313      	orrs	r3, r2
 8006d7e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	4a12      	ldr	r2, [pc, #72]	; (8006dcc <TIM_OC4_SetConfig+0xa4>)
 8006d84:	4293      	cmp	r3, r2
 8006d86:	d003      	beq.n	8006d90 <TIM_OC4_SetConfig+0x68>
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	4a11      	ldr	r2, [pc, #68]	; (8006dd0 <TIM_OC4_SetConfig+0xa8>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d109      	bne.n	8006da4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006d90:	697b      	ldr	r3, [r7, #20]
 8006d92:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006d96:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	695b      	ldr	r3, [r3, #20]
 8006d9c:	019b      	lsls	r3, r3, #6
 8006d9e:	697a      	ldr	r2, [r7, #20]
 8006da0:	4313      	orrs	r3, r2
 8006da2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	697a      	ldr	r2, [r7, #20]
 8006da8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	68fa      	ldr	r2, [r7, #12]
 8006dae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	685a      	ldr	r2, [r3, #4]
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	693a      	ldr	r2, [r7, #16]
 8006dbc:	621a      	str	r2, [r3, #32]
}
 8006dbe:	bf00      	nop
 8006dc0:	371c      	adds	r7, #28
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc8:	4770      	bx	lr
 8006dca:	bf00      	nop
 8006dcc:	40010000 	.word	0x40010000
 8006dd0:	40010400 	.word	0x40010400

08006dd4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b087      	sub	sp, #28
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	60f8      	str	r0, [r7, #12]
 8006ddc:	60b9      	str	r1, [r7, #8]
 8006dde:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	6a1b      	ldr	r3, [r3, #32]
 8006de4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	6a1b      	ldr	r3, [r3, #32]
 8006dea:	f023 0201 	bic.w	r2, r3, #1
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	699b      	ldr	r3, [r3, #24]
 8006df6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006df8:	693b      	ldr	r3, [r7, #16]
 8006dfa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006dfe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	011b      	lsls	r3, r3, #4
 8006e04:	693a      	ldr	r2, [r7, #16]
 8006e06:	4313      	orrs	r3, r2
 8006e08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006e0a:	697b      	ldr	r3, [r7, #20]
 8006e0c:	f023 030a 	bic.w	r3, r3, #10
 8006e10:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006e12:	697a      	ldr	r2, [r7, #20]
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	4313      	orrs	r3, r2
 8006e18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	693a      	ldr	r2, [r7, #16]
 8006e1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	697a      	ldr	r2, [r7, #20]
 8006e24:	621a      	str	r2, [r3, #32]
}
 8006e26:	bf00      	nop
 8006e28:	371c      	adds	r7, #28
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e30:	4770      	bx	lr

08006e32 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e32:	b480      	push	{r7}
 8006e34:	b087      	sub	sp, #28
 8006e36:	af00      	add	r7, sp, #0
 8006e38:	60f8      	str	r0, [r7, #12]
 8006e3a:	60b9      	str	r1, [r7, #8]
 8006e3c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	6a1b      	ldr	r3, [r3, #32]
 8006e42:	f023 0210 	bic.w	r2, r3, #16
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	699b      	ldr	r3, [r3, #24]
 8006e4e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	6a1b      	ldr	r3, [r3, #32]
 8006e54:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006e56:	697b      	ldr	r3, [r7, #20]
 8006e58:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006e5c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	031b      	lsls	r3, r3, #12
 8006e62:	697a      	ldr	r2, [r7, #20]
 8006e64:	4313      	orrs	r3, r2
 8006e66:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006e68:	693b      	ldr	r3, [r7, #16]
 8006e6a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006e6e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	011b      	lsls	r3, r3, #4
 8006e74:	693a      	ldr	r2, [r7, #16]
 8006e76:	4313      	orrs	r3, r2
 8006e78:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	697a      	ldr	r2, [r7, #20]
 8006e7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	693a      	ldr	r2, [r7, #16]
 8006e84:	621a      	str	r2, [r3, #32]
}
 8006e86:	bf00      	nop
 8006e88:	371c      	adds	r7, #28
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e90:	4770      	bx	lr

08006e92 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006e92:	b480      	push	{r7}
 8006e94:	b085      	sub	sp, #20
 8006e96:	af00      	add	r7, sp, #0
 8006e98:	6078      	str	r0, [r7, #4]
 8006e9a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	689b      	ldr	r3, [r3, #8]
 8006ea0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ea8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006eaa:	683a      	ldr	r2, [r7, #0]
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	4313      	orrs	r3, r2
 8006eb0:	f043 0307 	orr.w	r3, r3, #7
 8006eb4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	68fa      	ldr	r2, [r7, #12]
 8006eba:	609a      	str	r2, [r3, #8]
}
 8006ebc:	bf00      	nop
 8006ebe:	3714      	adds	r7, #20
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec6:	4770      	bx	lr

08006ec8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006ec8:	b480      	push	{r7}
 8006eca:	b087      	sub	sp, #28
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	60f8      	str	r0, [r7, #12]
 8006ed0:	60b9      	str	r1, [r7, #8]
 8006ed2:	607a      	str	r2, [r7, #4]
 8006ed4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	689b      	ldr	r3, [r3, #8]
 8006eda:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006edc:	697b      	ldr	r3, [r7, #20]
 8006ede:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006ee2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	021a      	lsls	r2, r3, #8
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	431a      	orrs	r2, r3
 8006eec:	68bb      	ldr	r3, [r7, #8]
 8006eee:	4313      	orrs	r3, r2
 8006ef0:	697a      	ldr	r2, [r7, #20]
 8006ef2:	4313      	orrs	r3, r2
 8006ef4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	697a      	ldr	r2, [r7, #20]
 8006efa:	609a      	str	r2, [r3, #8]
}
 8006efc:	bf00      	nop
 8006efe:	371c      	adds	r7, #28
 8006f00:	46bd      	mov	sp, r7
 8006f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f06:	4770      	bx	lr

08006f08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006f08:	b480      	push	{r7}
 8006f0a:	b085      	sub	sp, #20
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
 8006f10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f18:	2b01      	cmp	r3, #1
 8006f1a:	d101      	bne.n	8006f20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006f1c:	2302      	movs	r3, #2
 8006f1e:	e05a      	b.n	8006fd6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2201      	movs	r2, #1
 8006f24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2202      	movs	r2, #2
 8006f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	685b      	ldr	r3, [r3, #4]
 8006f36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	689b      	ldr	r3, [r3, #8]
 8006f3e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f46:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	68fa      	ldr	r2, [r7, #12]
 8006f4e:	4313      	orrs	r3, r2
 8006f50:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	68fa      	ldr	r2, [r7, #12]
 8006f58:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	4a21      	ldr	r2, [pc, #132]	; (8006fe4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006f60:	4293      	cmp	r3, r2
 8006f62:	d022      	beq.n	8006faa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f6c:	d01d      	beq.n	8006faa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	4a1d      	ldr	r2, [pc, #116]	; (8006fe8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006f74:	4293      	cmp	r3, r2
 8006f76:	d018      	beq.n	8006faa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	4a1b      	ldr	r2, [pc, #108]	; (8006fec <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d013      	beq.n	8006faa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	4a1a      	ldr	r2, [pc, #104]	; (8006ff0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d00e      	beq.n	8006faa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	4a18      	ldr	r2, [pc, #96]	; (8006ff4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006f92:	4293      	cmp	r3, r2
 8006f94:	d009      	beq.n	8006faa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	4a17      	ldr	r2, [pc, #92]	; (8006ff8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006f9c:	4293      	cmp	r3, r2
 8006f9e:	d004      	beq.n	8006faa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	4a15      	ldr	r2, [pc, #84]	; (8006ffc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006fa6:	4293      	cmp	r3, r2
 8006fa8:	d10c      	bne.n	8006fc4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006fb0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	685b      	ldr	r3, [r3, #4]
 8006fb6:	68ba      	ldr	r2, [r7, #8]
 8006fb8:	4313      	orrs	r3, r2
 8006fba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	68ba      	ldr	r2, [r7, #8]
 8006fc2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2201      	movs	r2, #1
 8006fc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2200      	movs	r2, #0
 8006fd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006fd4:	2300      	movs	r3, #0
}
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	3714      	adds	r7, #20
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe0:	4770      	bx	lr
 8006fe2:	bf00      	nop
 8006fe4:	40010000 	.word	0x40010000
 8006fe8:	40000400 	.word	0x40000400
 8006fec:	40000800 	.word	0x40000800
 8006ff0:	40000c00 	.word	0x40000c00
 8006ff4:	40010400 	.word	0x40010400
 8006ff8:	40014000 	.word	0x40014000
 8006ffc:	40001800 	.word	0x40001800

08007000 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007000:	b084      	sub	sp, #16
 8007002:	b580      	push	{r7, lr}
 8007004:	b084      	sub	sp, #16
 8007006:	af00      	add	r7, sp, #0
 8007008:	6078      	str	r0, [r7, #4]
 800700a:	f107 001c 	add.w	r0, r7, #28
 800700e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007014:	2b01      	cmp	r3, #1
 8007016:	d122      	bne.n	800705e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800701c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	68db      	ldr	r3, [r3, #12]
 8007028:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800702c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007030:	687a      	ldr	r2, [r7, #4]
 8007032:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	68db      	ldr	r3, [r3, #12]
 8007038:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007040:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007042:	2b01      	cmp	r3, #1
 8007044:	d105      	bne.n	8007052 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	68db      	ldr	r3, [r3, #12]
 800704a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	f001 fbe8 	bl	8008828 <USB_CoreReset>
 8007058:	4603      	mov	r3, r0
 800705a:	73fb      	strb	r3, [r7, #15]
 800705c:	e01a      	b.n	8007094 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	68db      	ldr	r3, [r3, #12]
 8007062:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800706a:	6878      	ldr	r0, [r7, #4]
 800706c:	f001 fbdc 	bl	8008828 <USB_CoreReset>
 8007070:	4603      	mov	r3, r0
 8007072:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007074:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007076:	2b00      	cmp	r3, #0
 8007078:	d106      	bne.n	8007088 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800707e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	639a      	str	r2, [r3, #56]	; 0x38
 8007086:	e005      	b.n	8007094 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800708c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007094:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007096:	2b01      	cmp	r3, #1
 8007098:	d10b      	bne.n	80070b2 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	689b      	ldr	r3, [r3, #8]
 800709e:	f043 0206 	orr.w	r2, r3, #6
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	689b      	ldr	r3, [r3, #8]
 80070aa:	f043 0220 	orr.w	r2, r3, #32
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80070b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80070b4:	4618      	mov	r0, r3
 80070b6:	3710      	adds	r7, #16
 80070b8:	46bd      	mov	sp, r7
 80070ba:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80070be:	b004      	add	sp, #16
 80070c0:	4770      	bx	lr
	...

080070c4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80070c4:	b480      	push	{r7}
 80070c6:	b087      	sub	sp, #28
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	60f8      	str	r0, [r7, #12]
 80070cc:	60b9      	str	r1, [r7, #8]
 80070ce:	4613      	mov	r3, r2
 80070d0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80070d2:	79fb      	ldrb	r3, [r7, #7]
 80070d4:	2b02      	cmp	r3, #2
 80070d6:	d165      	bne.n	80071a4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	4a41      	ldr	r2, [pc, #260]	; (80071e0 <USB_SetTurnaroundTime+0x11c>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d906      	bls.n	80070ee <USB_SetTurnaroundTime+0x2a>
 80070e0:	68bb      	ldr	r3, [r7, #8]
 80070e2:	4a40      	ldr	r2, [pc, #256]	; (80071e4 <USB_SetTurnaroundTime+0x120>)
 80070e4:	4293      	cmp	r3, r2
 80070e6:	d202      	bcs.n	80070ee <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80070e8:	230f      	movs	r3, #15
 80070ea:	617b      	str	r3, [r7, #20]
 80070ec:	e062      	b.n	80071b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80070ee:	68bb      	ldr	r3, [r7, #8]
 80070f0:	4a3c      	ldr	r2, [pc, #240]	; (80071e4 <USB_SetTurnaroundTime+0x120>)
 80070f2:	4293      	cmp	r3, r2
 80070f4:	d306      	bcc.n	8007104 <USB_SetTurnaroundTime+0x40>
 80070f6:	68bb      	ldr	r3, [r7, #8]
 80070f8:	4a3b      	ldr	r2, [pc, #236]	; (80071e8 <USB_SetTurnaroundTime+0x124>)
 80070fa:	4293      	cmp	r3, r2
 80070fc:	d202      	bcs.n	8007104 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80070fe:	230e      	movs	r3, #14
 8007100:	617b      	str	r3, [r7, #20]
 8007102:	e057      	b.n	80071b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	4a38      	ldr	r2, [pc, #224]	; (80071e8 <USB_SetTurnaroundTime+0x124>)
 8007108:	4293      	cmp	r3, r2
 800710a:	d306      	bcc.n	800711a <USB_SetTurnaroundTime+0x56>
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	4a37      	ldr	r2, [pc, #220]	; (80071ec <USB_SetTurnaroundTime+0x128>)
 8007110:	4293      	cmp	r3, r2
 8007112:	d202      	bcs.n	800711a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007114:	230d      	movs	r3, #13
 8007116:	617b      	str	r3, [r7, #20]
 8007118:	e04c      	b.n	80071b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	4a33      	ldr	r2, [pc, #204]	; (80071ec <USB_SetTurnaroundTime+0x128>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d306      	bcc.n	8007130 <USB_SetTurnaroundTime+0x6c>
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	4a32      	ldr	r2, [pc, #200]	; (80071f0 <USB_SetTurnaroundTime+0x12c>)
 8007126:	4293      	cmp	r3, r2
 8007128:	d802      	bhi.n	8007130 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800712a:	230c      	movs	r3, #12
 800712c:	617b      	str	r3, [r7, #20]
 800712e:	e041      	b.n	80071b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007130:	68bb      	ldr	r3, [r7, #8]
 8007132:	4a2f      	ldr	r2, [pc, #188]	; (80071f0 <USB_SetTurnaroundTime+0x12c>)
 8007134:	4293      	cmp	r3, r2
 8007136:	d906      	bls.n	8007146 <USB_SetTurnaroundTime+0x82>
 8007138:	68bb      	ldr	r3, [r7, #8]
 800713a:	4a2e      	ldr	r2, [pc, #184]	; (80071f4 <USB_SetTurnaroundTime+0x130>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d802      	bhi.n	8007146 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007140:	230b      	movs	r3, #11
 8007142:	617b      	str	r3, [r7, #20]
 8007144:	e036      	b.n	80071b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007146:	68bb      	ldr	r3, [r7, #8]
 8007148:	4a2a      	ldr	r2, [pc, #168]	; (80071f4 <USB_SetTurnaroundTime+0x130>)
 800714a:	4293      	cmp	r3, r2
 800714c:	d906      	bls.n	800715c <USB_SetTurnaroundTime+0x98>
 800714e:	68bb      	ldr	r3, [r7, #8]
 8007150:	4a29      	ldr	r2, [pc, #164]	; (80071f8 <USB_SetTurnaroundTime+0x134>)
 8007152:	4293      	cmp	r3, r2
 8007154:	d802      	bhi.n	800715c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007156:	230a      	movs	r3, #10
 8007158:	617b      	str	r3, [r7, #20]
 800715a:	e02b      	b.n	80071b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	4a26      	ldr	r2, [pc, #152]	; (80071f8 <USB_SetTurnaroundTime+0x134>)
 8007160:	4293      	cmp	r3, r2
 8007162:	d906      	bls.n	8007172 <USB_SetTurnaroundTime+0xae>
 8007164:	68bb      	ldr	r3, [r7, #8]
 8007166:	4a25      	ldr	r2, [pc, #148]	; (80071fc <USB_SetTurnaroundTime+0x138>)
 8007168:	4293      	cmp	r3, r2
 800716a:	d202      	bcs.n	8007172 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800716c:	2309      	movs	r3, #9
 800716e:	617b      	str	r3, [r7, #20]
 8007170:	e020      	b.n	80071b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007172:	68bb      	ldr	r3, [r7, #8]
 8007174:	4a21      	ldr	r2, [pc, #132]	; (80071fc <USB_SetTurnaroundTime+0x138>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d306      	bcc.n	8007188 <USB_SetTurnaroundTime+0xc4>
 800717a:	68bb      	ldr	r3, [r7, #8]
 800717c:	4a20      	ldr	r2, [pc, #128]	; (8007200 <USB_SetTurnaroundTime+0x13c>)
 800717e:	4293      	cmp	r3, r2
 8007180:	d802      	bhi.n	8007188 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007182:	2308      	movs	r3, #8
 8007184:	617b      	str	r3, [r7, #20]
 8007186:	e015      	b.n	80071b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	4a1d      	ldr	r2, [pc, #116]	; (8007200 <USB_SetTurnaroundTime+0x13c>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d906      	bls.n	800719e <USB_SetTurnaroundTime+0xda>
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	4a1c      	ldr	r2, [pc, #112]	; (8007204 <USB_SetTurnaroundTime+0x140>)
 8007194:	4293      	cmp	r3, r2
 8007196:	d202      	bcs.n	800719e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007198:	2307      	movs	r3, #7
 800719a:	617b      	str	r3, [r7, #20]
 800719c:	e00a      	b.n	80071b4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800719e:	2306      	movs	r3, #6
 80071a0:	617b      	str	r3, [r7, #20]
 80071a2:	e007      	b.n	80071b4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80071a4:	79fb      	ldrb	r3, [r7, #7]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d102      	bne.n	80071b0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80071aa:	2309      	movs	r3, #9
 80071ac:	617b      	str	r3, [r7, #20]
 80071ae:	e001      	b.n	80071b4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80071b0:	2309      	movs	r3, #9
 80071b2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	68db      	ldr	r3, [r3, #12]
 80071b8:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	68da      	ldr	r2, [r3, #12]
 80071c4:	697b      	ldr	r3, [r7, #20]
 80071c6:	029b      	lsls	r3, r3, #10
 80071c8:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80071cc:	431a      	orrs	r2, r3
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80071d2:	2300      	movs	r3, #0
}
 80071d4:	4618      	mov	r0, r3
 80071d6:	371c      	adds	r7, #28
 80071d8:	46bd      	mov	sp, r7
 80071da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071de:	4770      	bx	lr
 80071e0:	00d8acbf 	.word	0x00d8acbf
 80071e4:	00e4e1c0 	.word	0x00e4e1c0
 80071e8:	00f42400 	.word	0x00f42400
 80071ec:	01067380 	.word	0x01067380
 80071f0:	011a499f 	.word	0x011a499f
 80071f4:	01312cff 	.word	0x01312cff
 80071f8:	014ca43f 	.word	0x014ca43f
 80071fc:	016e3600 	.word	0x016e3600
 8007200:	01a6ab1f 	.word	0x01a6ab1f
 8007204:	01e84800 	.word	0x01e84800

08007208 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007208:	b480      	push	{r7}
 800720a:	b083      	sub	sp, #12
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	689b      	ldr	r3, [r3, #8]
 8007214:	f043 0201 	orr.w	r2, r3, #1
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800721c:	2300      	movs	r3, #0
}
 800721e:	4618      	mov	r0, r3
 8007220:	370c      	adds	r7, #12
 8007222:	46bd      	mov	sp, r7
 8007224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007228:	4770      	bx	lr

0800722a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800722a:	b480      	push	{r7}
 800722c:	b083      	sub	sp, #12
 800722e:	af00      	add	r7, sp, #0
 8007230:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	689b      	ldr	r3, [r3, #8]
 8007236:	f023 0201 	bic.w	r2, r3, #1
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800723e:	2300      	movs	r3, #0
}
 8007240:	4618      	mov	r0, r3
 8007242:	370c      	adds	r7, #12
 8007244:	46bd      	mov	sp, r7
 8007246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724a:	4770      	bx	lr

0800724c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800724c:	b580      	push	{r7, lr}
 800724e:	b084      	sub	sp, #16
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
 8007254:	460b      	mov	r3, r1
 8007256:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007258:	2300      	movs	r3, #0
 800725a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	68db      	ldr	r3, [r3, #12]
 8007260:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007268:	78fb      	ldrb	r3, [r7, #3]
 800726a:	2b01      	cmp	r3, #1
 800726c:	d115      	bne.n	800729a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	68db      	ldr	r3, [r3, #12]
 8007272:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800727a:	2001      	movs	r0, #1
 800727c:	f7fb f9e6 	bl	800264c <HAL_Delay>
      ms++;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	3301      	adds	r3, #1
 8007284:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007286:	6878      	ldr	r0, [r7, #4]
 8007288:	f001 fa3f 	bl	800870a <USB_GetMode>
 800728c:	4603      	mov	r3, r0
 800728e:	2b01      	cmp	r3, #1
 8007290:	d01e      	beq.n	80072d0 <USB_SetCurrentMode+0x84>
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	2b31      	cmp	r3, #49	; 0x31
 8007296:	d9f0      	bls.n	800727a <USB_SetCurrentMode+0x2e>
 8007298:	e01a      	b.n	80072d0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800729a:	78fb      	ldrb	r3, [r7, #3]
 800729c:	2b00      	cmp	r3, #0
 800729e:	d115      	bne.n	80072cc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	68db      	ldr	r3, [r3, #12]
 80072a4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80072ac:	2001      	movs	r0, #1
 80072ae:	f7fb f9cd 	bl	800264c <HAL_Delay>
      ms++;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	3301      	adds	r3, #1
 80072b6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80072b8:	6878      	ldr	r0, [r7, #4]
 80072ba:	f001 fa26 	bl	800870a <USB_GetMode>
 80072be:	4603      	mov	r3, r0
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d005      	beq.n	80072d0 <USB_SetCurrentMode+0x84>
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	2b31      	cmp	r3, #49	; 0x31
 80072c8:	d9f0      	bls.n	80072ac <USB_SetCurrentMode+0x60>
 80072ca:	e001      	b.n	80072d0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80072cc:	2301      	movs	r3, #1
 80072ce:	e005      	b.n	80072dc <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	2b32      	cmp	r3, #50	; 0x32
 80072d4:	d101      	bne.n	80072da <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80072d6:	2301      	movs	r3, #1
 80072d8:	e000      	b.n	80072dc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80072da:	2300      	movs	r3, #0
}
 80072dc:	4618      	mov	r0, r3
 80072de:	3710      	adds	r7, #16
 80072e0:	46bd      	mov	sp, r7
 80072e2:	bd80      	pop	{r7, pc}

080072e4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80072e4:	b084      	sub	sp, #16
 80072e6:	b580      	push	{r7, lr}
 80072e8:	b086      	sub	sp, #24
 80072ea:	af00      	add	r7, sp, #0
 80072ec:	6078      	str	r0, [r7, #4]
 80072ee:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80072f2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80072f6:	2300      	movs	r3, #0
 80072f8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80072fe:	2300      	movs	r3, #0
 8007300:	613b      	str	r3, [r7, #16]
 8007302:	e009      	b.n	8007318 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007304:	687a      	ldr	r2, [r7, #4]
 8007306:	693b      	ldr	r3, [r7, #16]
 8007308:	3340      	adds	r3, #64	; 0x40
 800730a:	009b      	lsls	r3, r3, #2
 800730c:	4413      	add	r3, r2
 800730e:	2200      	movs	r2, #0
 8007310:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007312:	693b      	ldr	r3, [r7, #16]
 8007314:	3301      	adds	r3, #1
 8007316:	613b      	str	r3, [r7, #16]
 8007318:	693b      	ldr	r3, [r7, #16]
 800731a:	2b0e      	cmp	r3, #14
 800731c:	d9f2      	bls.n	8007304 <USB_DevInit+0x20>
  }

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800731e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007320:	2b00      	cmp	r3, #0
 8007322:	d11c      	bne.n	800735e <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800732a:	685b      	ldr	r3, [r3, #4]
 800732c:	68fa      	ldr	r2, [r7, #12]
 800732e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007332:	f043 0302 	orr.w	r3, r3, #2
 8007336:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800733c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	601a      	str	r2, [r3, #0]
 800735c:	e005      	b.n	800736a <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007362:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007370:	461a      	mov	r2, r3
 8007372:	2300      	movs	r3, #0
 8007374:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800737c:	4619      	mov	r1, r3
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007384:	461a      	mov	r2, r3
 8007386:	680b      	ldr	r3, [r1, #0]
 8007388:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800738a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800738c:	2b01      	cmp	r3, #1
 800738e:	d10c      	bne.n	80073aa <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007390:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007392:	2b00      	cmp	r3, #0
 8007394:	d104      	bne.n	80073a0 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007396:	2100      	movs	r1, #0
 8007398:	6878      	ldr	r0, [r7, #4]
 800739a:	f000 f965 	bl	8007668 <USB_SetDevSpeed>
 800739e:	e008      	b.n	80073b2 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80073a0:	2101      	movs	r1, #1
 80073a2:	6878      	ldr	r0, [r7, #4]
 80073a4:	f000 f960 	bl	8007668 <USB_SetDevSpeed>
 80073a8:	e003      	b.n	80073b2 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80073aa:	2103      	movs	r1, #3
 80073ac:	6878      	ldr	r0, [r7, #4]
 80073ae:	f000 f95b 	bl	8007668 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80073b2:	2110      	movs	r1, #16
 80073b4:	6878      	ldr	r0, [r7, #4]
 80073b6:	f000 f8f3 	bl	80075a0 <USB_FlushTxFifo>
 80073ba:	4603      	mov	r3, r0
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d001      	beq.n	80073c4 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 80073c0:	2301      	movs	r3, #1
 80073c2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80073c4:	6878      	ldr	r0, [r7, #4]
 80073c6:	f000 f91f 	bl	8007608 <USB_FlushRxFifo>
 80073ca:	4603      	mov	r3, r0
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d001      	beq.n	80073d4 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 80073d0:	2301      	movs	r3, #1
 80073d2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073da:	461a      	mov	r2, r3
 80073dc:	2300      	movs	r3, #0
 80073de:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073e6:	461a      	mov	r2, r3
 80073e8:	2300      	movs	r3, #0
 80073ea:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073f2:	461a      	mov	r2, r3
 80073f4:	2300      	movs	r3, #0
 80073f6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80073f8:	2300      	movs	r3, #0
 80073fa:	613b      	str	r3, [r7, #16]
 80073fc:	e043      	b.n	8007486 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80073fe:	693b      	ldr	r3, [r7, #16]
 8007400:	015a      	lsls	r2, r3, #5
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	4413      	add	r3, r2
 8007406:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007410:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007414:	d118      	bne.n	8007448 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8007416:	693b      	ldr	r3, [r7, #16]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d10a      	bne.n	8007432 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800741c:	693b      	ldr	r3, [r7, #16]
 800741e:	015a      	lsls	r2, r3, #5
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	4413      	add	r3, r2
 8007424:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007428:	461a      	mov	r2, r3
 800742a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800742e:	6013      	str	r3, [r2, #0]
 8007430:	e013      	b.n	800745a <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007432:	693b      	ldr	r3, [r7, #16]
 8007434:	015a      	lsls	r2, r3, #5
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	4413      	add	r3, r2
 800743a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800743e:	461a      	mov	r2, r3
 8007440:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007444:	6013      	str	r3, [r2, #0]
 8007446:	e008      	b.n	800745a <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007448:	693b      	ldr	r3, [r7, #16]
 800744a:	015a      	lsls	r2, r3, #5
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	4413      	add	r3, r2
 8007450:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007454:	461a      	mov	r2, r3
 8007456:	2300      	movs	r3, #0
 8007458:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800745a:	693b      	ldr	r3, [r7, #16]
 800745c:	015a      	lsls	r2, r3, #5
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	4413      	add	r3, r2
 8007462:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007466:	461a      	mov	r2, r3
 8007468:	2300      	movs	r3, #0
 800746a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800746c:	693b      	ldr	r3, [r7, #16]
 800746e:	015a      	lsls	r2, r3, #5
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	4413      	add	r3, r2
 8007474:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007478:	461a      	mov	r2, r3
 800747a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800747e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007480:	693b      	ldr	r3, [r7, #16]
 8007482:	3301      	adds	r3, #1
 8007484:	613b      	str	r3, [r7, #16]
 8007486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007488:	693a      	ldr	r2, [r7, #16]
 800748a:	429a      	cmp	r2, r3
 800748c:	d3b7      	bcc.n	80073fe <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800748e:	2300      	movs	r3, #0
 8007490:	613b      	str	r3, [r7, #16]
 8007492:	e043      	b.n	800751c <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007494:	693b      	ldr	r3, [r7, #16]
 8007496:	015a      	lsls	r2, r3, #5
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	4413      	add	r3, r2
 800749c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80074a6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80074aa:	d118      	bne.n	80074de <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 80074ac:	693b      	ldr	r3, [r7, #16]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d10a      	bne.n	80074c8 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80074b2:	693b      	ldr	r3, [r7, #16]
 80074b4:	015a      	lsls	r2, r3, #5
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	4413      	add	r3, r2
 80074ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80074be:	461a      	mov	r2, r3
 80074c0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80074c4:	6013      	str	r3, [r2, #0]
 80074c6:	e013      	b.n	80074f0 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80074c8:	693b      	ldr	r3, [r7, #16]
 80074ca:	015a      	lsls	r2, r3, #5
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	4413      	add	r3, r2
 80074d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80074d4:	461a      	mov	r2, r3
 80074d6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80074da:	6013      	str	r3, [r2, #0]
 80074dc:	e008      	b.n	80074f0 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80074de:	693b      	ldr	r3, [r7, #16]
 80074e0:	015a      	lsls	r2, r3, #5
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	4413      	add	r3, r2
 80074e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80074ea:	461a      	mov	r2, r3
 80074ec:	2300      	movs	r3, #0
 80074ee:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80074f0:	693b      	ldr	r3, [r7, #16]
 80074f2:	015a      	lsls	r2, r3, #5
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	4413      	add	r3, r2
 80074f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80074fc:	461a      	mov	r2, r3
 80074fe:	2300      	movs	r3, #0
 8007500:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007502:	693b      	ldr	r3, [r7, #16]
 8007504:	015a      	lsls	r2, r3, #5
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	4413      	add	r3, r2
 800750a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800750e:	461a      	mov	r2, r3
 8007510:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007514:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007516:	693b      	ldr	r3, [r7, #16]
 8007518:	3301      	adds	r3, #1
 800751a:	613b      	str	r3, [r7, #16]
 800751c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800751e:	693a      	ldr	r2, [r7, #16]
 8007520:	429a      	cmp	r2, r3
 8007522:	d3b7      	bcc.n	8007494 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800752a:	691b      	ldr	r3, [r3, #16]
 800752c:	68fa      	ldr	r2, [r7, #12]
 800752e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007532:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007536:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2200      	movs	r2, #0
 800753c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007544:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007548:	2b00      	cmp	r3, #0
 800754a:	d105      	bne.n	8007558 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	699b      	ldr	r3, [r3, #24]
 8007550:	f043 0210 	orr.w	r2, r3, #16
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	699a      	ldr	r2, [r3, #24]
 800755c:	4b0f      	ldr	r3, [pc, #60]	; (800759c <USB_DevInit+0x2b8>)
 800755e:	4313      	orrs	r3, r2
 8007560:	687a      	ldr	r2, [r7, #4]
 8007562:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007564:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007566:	2b00      	cmp	r3, #0
 8007568:	d005      	beq.n	8007576 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	699b      	ldr	r3, [r3, #24]
 800756e:	f043 0208 	orr.w	r2, r3, #8
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007576:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007578:	2b01      	cmp	r3, #1
 800757a:	d107      	bne.n	800758c <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	699b      	ldr	r3, [r3, #24]
 8007580:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007584:	f043 0304 	orr.w	r3, r3, #4
 8007588:	687a      	ldr	r2, [r7, #4]
 800758a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800758c:	7dfb      	ldrb	r3, [r7, #23]
}
 800758e:	4618      	mov	r0, r3
 8007590:	3718      	adds	r7, #24
 8007592:	46bd      	mov	sp, r7
 8007594:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007598:	b004      	add	sp, #16
 800759a:	4770      	bx	lr
 800759c:	803c3800 	.word	0x803c3800

080075a0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80075a0:	b480      	push	{r7}
 80075a2:	b085      	sub	sp, #20
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
 80075a8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80075aa:	2300      	movs	r3, #0
 80075ac:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	3301      	adds	r3, #1
 80075b2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	4a13      	ldr	r2, [pc, #76]	; (8007604 <USB_FlushTxFifo+0x64>)
 80075b8:	4293      	cmp	r3, r2
 80075ba:	d901      	bls.n	80075c0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80075bc:	2303      	movs	r3, #3
 80075be:	e01b      	b.n	80075f8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	691b      	ldr	r3, [r3, #16]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	daf2      	bge.n	80075ae <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80075c8:	2300      	movs	r3, #0
 80075ca:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	019b      	lsls	r3, r3, #6
 80075d0:	f043 0220 	orr.w	r2, r3, #32
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	3301      	adds	r3, #1
 80075dc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	4a08      	ldr	r2, [pc, #32]	; (8007604 <USB_FlushTxFifo+0x64>)
 80075e2:	4293      	cmp	r3, r2
 80075e4:	d901      	bls.n	80075ea <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80075e6:	2303      	movs	r3, #3
 80075e8:	e006      	b.n	80075f8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	691b      	ldr	r3, [r3, #16]
 80075ee:	f003 0320 	and.w	r3, r3, #32
 80075f2:	2b20      	cmp	r3, #32
 80075f4:	d0f0      	beq.n	80075d8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80075f6:	2300      	movs	r3, #0
}
 80075f8:	4618      	mov	r0, r3
 80075fa:	3714      	adds	r7, #20
 80075fc:	46bd      	mov	sp, r7
 80075fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007602:	4770      	bx	lr
 8007604:	00030d40 	.word	0x00030d40

08007608 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007608:	b480      	push	{r7}
 800760a:	b085      	sub	sp, #20
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007610:	2300      	movs	r3, #0
 8007612:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	3301      	adds	r3, #1
 8007618:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	4a11      	ldr	r2, [pc, #68]	; (8007664 <USB_FlushRxFifo+0x5c>)
 800761e:	4293      	cmp	r3, r2
 8007620:	d901      	bls.n	8007626 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007622:	2303      	movs	r3, #3
 8007624:	e018      	b.n	8007658 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	691b      	ldr	r3, [r3, #16]
 800762a:	2b00      	cmp	r3, #0
 800762c:	daf2      	bge.n	8007614 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800762e:	2300      	movs	r3, #0
 8007630:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	2210      	movs	r2, #16
 8007636:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	3301      	adds	r3, #1
 800763c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	4a08      	ldr	r2, [pc, #32]	; (8007664 <USB_FlushRxFifo+0x5c>)
 8007642:	4293      	cmp	r3, r2
 8007644:	d901      	bls.n	800764a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007646:	2303      	movs	r3, #3
 8007648:	e006      	b.n	8007658 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	691b      	ldr	r3, [r3, #16]
 800764e:	f003 0310 	and.w	r3, r3, #16
 8007652:	2b10      	cmp	r3, #16
 8007654:	d0f0      	beq.n	8007638 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007656:	2300      	movs	r3, #0
}
 8007658:	4618      	mov	r0, r3
 800765a:	3714      	adds	r7, #20
 800765c:	46bd      	mov	sp, r7
 800765e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007662:	4770      	bx	lr
 8007664:	00030d40 	.word	0x00030d40

08007668 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007668:	b480      	push	{r7}
 800766a:	b085      	sub	sp, #20
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
 8007670:	460b      	mov	r3, r1
 8007672:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800767e:	681a      	ldr	r2, [r3, #0]
 8007680:	78fb      	ldrb	r3, [r7, #3]
 8007682:	68f9      	ldr	r1, [r7, #12]
 8007684:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007688:	4313      	orrs	r3, r2
 800768a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800768c:	2300      	movs	r3, #0
}
 800768e:	4618      	mov	r0, r3
 8007690:	3714      	adds	r7, #20
 8007692:	46bd      	mov	sp, r7
 8007694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007698:	4770      	bx	lr

0800769a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800769a:	b480      	push	{r7}
 800769c:	b087      	sub	sp, #28
 800769e:	af00      	add	r7, sp, #0
 80076a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80076a6:	693b      	ldr	r3, [r7, #16]
 80076a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076ac:	689b      	ldr	r3, [r3, #8]
 80076ae:	f003 0306 	and.w	r3, r3, #6
 80076b2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d102      	bne.n	80076c0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80076ba:	2300      	movs	r3, #0
 80076bc:	75fb      	strb	r3, [r7, #23]
 80076be:	e00a      	b.n	80076d6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	2b02      	cmp	r3, #2
 80076c4:	d002      	beq.n	80076cc <USB_GetDevSpeed+0x32>
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	2b06      	cmp	r3, #6
 80076ca:	d102      	bne.n	80076d2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80076cc:	2302      	movs	r3, #2
 80076ce:	75fb      	strb	r3, [r7, #23]
 80076d0:	e001      	b.n	80076d6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80076d2:	230f      	movs	r3, #15
 80076d4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80076d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80076d8:	4618      	mov	r0, r3
 80076da:	371c      	adds	r7, #28
 80076dc:	46bd      	mov	sp, r7
 80076de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e2:	4770      	bx	lr

080076e4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80076e4:	b480      	push	{r7}
 80076e6:	b085      	sub	sp, #20
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
 80076ec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80076f2:	683b      	ldr	r3, [r7, #0]
 80076f4:	781b      	ldrb	r3, [r3, #0]
 80076f6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	785b      	ldrb	r3, [r3, #1]
 80076fc:	2b01      	cmp	r3, #1
 80076fe:	d13a      	bne.n	8007776 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007706:	69da      	ldr	r2, [r3, #28]
 8007708:	683b      	ldr	r3, [r7, #0]
 800770a:	781b      	ldrb	r3, [r3, #0]
 800770c:	f003 030f 	and.w	r3, r3, #15
 8007710:	2101      	movs	r1, #1
 8007712:	fa01 f303 	lsl.w	r3, r1, r3
 8007716:	b29b      	uxth	r3, r3
 8007718:	68f9      	ldr	r1, [r7, #12]
 800771a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800771e:	4313      	orrs	r3, r2
 8007720:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	015a      	lsls	r2, r3, #5
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	4413      	add	r3, r2
 800772a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007734:	2b00      	cmp	r3, #0
 8007736:	d155      	bne.n	80077e4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	015a      	lsls	r2, r3, #5
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	4413      	add	r3, r2
 8007740:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007744:	681a      	ldr	r2, [r3, #0]
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	68db      	ldr	r3, [r3, #12]
 800774a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	791b      	ldrb	r3, [r3, #4]
 8007752:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007754:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007756:	68bb      	ldr	r3, [r7, #8]
 8007758:	059b      	lsls	r3, r3, #22
 800775a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800775c:	4313      	orrs	r3, r2
 800775e:	68ba      	ldr	r2, [r7, #8]
 8007760:	0151      	lsls	r1, r2, #5
 8007762:	68fa      	ldr	r2, [r7, #12]
 8007764:	440a      	add	r2, r1
 8007766:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800776a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800776e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007772:	6013      	str	r3, [r2, #0]
 8007774:	e036      	b.n	80077e4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800777c:	69da      	ldr	r2, [r3, #28]
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	781b      	ldrb	r3, [r3, #0]
 8007782:	f003 030f 	and.w	r3, r3, #15
 8007786:	2101      	movs	r1, #1
 8007788:	fa01 f303 	lsl.w	r3, r1, r3
 800778c:	041b      	lsls	r3, r3, #16
 800778e:	68f9      	ldr	r1, [r7, #12]
 8007790:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007794:	4313      	orrs	r3, r2
 8007796:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007798:	68bb      	ldr	r3, [r7, #8]
 800779a:	015a      	lsls	r2, r3, #5
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	4413      	add	r3, r2
 80077a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d11a      	bne.n	80077e4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	015a      	lsls	r2, r3, #5
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	4413      	add	r3, r2
 80077b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077ba:	681a      	ldr	r2, [r3, #0]
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	68db      	ldr	r3, [r3, #12]
 80077c0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	791b      	ldrb	r3, [r3, #4]
 80077c8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80077ca:	430b      	orrs	r3, r1
 80077cc:	4313      	orrs	r3, r2
 80077ce:	68ba      	ldr	r2, [r7, #8]
 80077d0:	0151      	lsls	r1, r2, #5
 80077d2:	68fa      	ldr	r2, [r7, #12]
 80077d4:	440a      	add	r2, r1
 80077d6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80077da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80077de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80077e2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80077e4:	2300      	movs	r3, #0
}
 80077e6:	4618      	mov	r0, r3
 80077e8:	3714      	adds	r7, #20
 80077ea:	46bd      	mov	sp, r7
 80077ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f0:	4770      	bx	lr
	...

080077f4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80077f4:	b480      	push	{r7}
 80077f6:	b085      	sub	sp, #20
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
 80077fc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007802:	683b      	ldr	r3, [r7, #0]
 8007804:	781b      	ldrb	r3, [r3, #0]
 8007806:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	785b      	ldrb	r3, [r3, #1]
 800780c:	2b01      	cmp	r3, #1
 800780e:	d161      	bne.n	80078d4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007810:	68bb      	ldr	r3, [r7, #8]
 8007812:	015a      	lsls	r2, r3, #5
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	4413      	add	r3, r2
 8007818:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007822:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007826:	d11f      	bne.n	8007868 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007828:	68bb      	ldr	r3, [r7, #8]
 800782a:	015a      	lsls	r2, r3, #5
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	4413      	add	r3, r2
 8007830:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	68ba      	ldr	r2, [r7, #8]
 8007838:	0151      	lsls	r1, r2, #5
 800783a:	68fa      	ldr	r2, [r7, #12]
 800783c:	440a      	add	r2, r1
 800783e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007842:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007846:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007848:	68bb      	ldr	r3, [r7, #8]
 800784a:	015a      	lsls	r2, r3, #5
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	4413      	add	r3, r2
 8007850:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	68ba      	ldr	r2, [r7, #8]
 8007858:	0151      	lsls	r1, r2, #5
 800785a:	68fa      	ldr	r2, [r7, #12]
 800785c:	440a      	add	r2, r1
 800785e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007862:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007866:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800786e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	781b      	ldrb	r3, [r3, #0]
 8007874:	f003 030f 	and.w	r3, r3, #15
 8007878:	2101      	movs	r1, #1
 800787a:	fa01 f303 	lsl.w	r3, r1, r3
 800787e:	b29b      	uxth	r3, r3
 8007880:	43db      	mvns	r3, r3
 8007882:	68f9      	ldr	r1, [r7, #12]
 8007884:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007888:	4013      	ands	r3, r2
 800788a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007892:	69da      	ldr	r2, [r3, #28]
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	781b      	ldrb	r3, [r3, #0]
 8007898:	f003 030f 	and.w	r3, r3, #15
 800789c:	2101      	movs	r1, #1
 800789e:	fa01 f303 	lsl.w	r3, r1, r3
 80078a2:	b29b      	uxth	r3, r3
 80078a4:	43db      	mvns	r3, r3
 80078a6:	68f9      	ldr	r1, [r7, #12]
 80078a8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80078ac:	4013      	ands	r3, r2
 80078ae:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80078b0:	68bb      	ldr	r3, [r7, #8]
 80078b2:	015a      	lsls	r2, r3, #5
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	4413      	add	r3, r2
 80078b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078bc:	681a      	ldr	r2, [r3, #0]
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	0159      	lsls	r1, r3, #5
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	440b      	add	r3, r1
 80078c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078ca:	4619      	mov	r1, r3
 80078cc:	4b35      	ldr	r3, [pc, #212]	; (80079a4 <USB_DeactivateEndpoint+0x1b0>)
 80078ce:	4013      	ands	r3, r2
 80078d0:	600b      	str	r3, [r1, #0]
 80078d2:	e060      	b.n	8007996 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80078d4:	68bb      	ldr	r3, [r7, #8]
 80078d6:	015a      	lsls	r2, r3, #5
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	4413      	add	r3, r2
 80078dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80078e6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80078ea:	d11f      	bne.n	800792c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	015a      	lsls	r2, r3, #5
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	4413      	add	r3, r2
 80078f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	68ba      	ldr	r2, [r7, #8]
 80078fc:	0151      	lsls	r1, r2, #5
 80078fe:	68fa      	ldr	r2, [r7, #12]
 8007900:	440a      	add	r2, r1
 8007902:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007906:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800790a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800790c:	68bb      	ldr	r3, [r7, #8]
 800790e:	015a      	lsls	r2, r3, #5
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	4413      	add	r3, r2
 8007914:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	68ba      	ldr	r2, [r7, #8]
 800791c:	0151      	lsls	r1, r2, #5
 800791e:	68fa      	ldr	r2, [r7, #12]
 8007920:	440a      	add	r2, r1
 8007922:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007926:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800792a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007932:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	781b      	ldrb	r3, [r3, #0]
 8007938:	f003 030f 	and.w	r3, r3, #15
 800793c:	2101      	movs	r1, #1
 800793e:	fa01 f303 	lsl.w	r3, r1, r3
 8007942:	041b      	lsls	r3, r3, #16
 8007944:	43db      	mvns	r3, r3
 8007946:	68f9      	ldr	r1, [r7, #12]
 8007948:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800794c:	4013      	ands	r3, r2
 800794e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007956:	69da      	ldr	r2, [r3, #28]
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	781b      	ldrb	r3, [r3, #0]
 800795c:	f003 030f 	and.w	r3, r3, #15
 8007960:	2101      	movs	r1, #1
 8007962:	fa01 f303 	lsl.w	r3, r1, r3
 8007966:	041b      	lsls	r3, r3, #16
 8007968:	43db      	mvns	r3, r3
 800796a:	68f9      	ldr	r1, [r7, #12]
 800796c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007970:	4013      	ands	r3, r2
 8007972:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007974:	68bb      	ldr	r3, [r7, #8]
 8007976:	015a      	lsls	r2, r3, #5
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	4413      	add	r3, r2
 800797c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007980:	681a      	ldr	r2, [r3, #0]
 8007982:	68bb      	ldr	r3, [r7, #8]
 8007984:	0159      	lsls	r1, r3, #5
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	440b      	add	r3, r1
 800798a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800798e:	4619      	mov	r1, r3
 8007990:	4b05      	ldr	r3, [pc, #20]	; (80079a8 <USB_DeactivateEndpoint+0x1b4>)
 8007992:	4013      	ands	r3, r2
 8007994:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007996:	2300      	movs	r3, #0
}
 8007998:	4618      	mov	r0, r3
 800799a:	3714      	adds	r7, #20
 800799c:	46bd      	mov	sp, r7
 800799e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a2:	4770      	bx	lr
 80079a4:	ec337800 	.word	0xec337800
 80079a8:	eff37800 	.word	0xeff37800

080079ac <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b08a      	sub	sp, #40	; 0x28
 80079b0:	af02      	add	r7, sp, #8
 80079b2:	60f8      	str	r0, [r7, #12]
 80079b4:	60b9      	str	r1, [r7, #8]
 80079b6:	4613      	mov	r3, r2
 80079b8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80079be:	68bb      	ldr	r3, [r7, #8]
 80079c0:	781b      	ldrb	r3, [r3, #0]
 80079c2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80079c4:	68bb      	ldr	r3, [r7, #8]
 80079c6:	785b      	ldrb	r3, [r3, #1]
 80079c8:	2b01      	cmp	r3, #1
 80079ca:	f040 815c 	bne.w	8007c86 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80079ce:	68bb      	ldr	r3, [r7, #8]
 80079d0:	699b      	ldr	r3, [r3, #24]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d132      	bne.n	8007a3c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80079d6:	69bb      	ldr	r3, [r7, #24]
 80079d8:	015a      	lsls	r2, r3, #5
 80079da:	69fb      	ldr	r3, [r7, #28]
 80079dc:	4413      	add	r3, r2
 80079de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079e2:	691b      	ldr	r3, [r3, #16]
 80079e4:	69ba      	ldr	r2, [r7, #24]
 80079e6:	0151      	lsls	r1, r2, #5
 80079e8:	69fa      	ldr	r2, [r7, #28]
 80079ea:	440a      	add	r2, r1
 80079ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80079f0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80079f4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80079f8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80079fa:	69bb      	ldr	r3, [r7, #24]
 80079fc:	015a      	lsls	r2, r3, #5
 80079fe:	69fb      	ldr	r3, [r7, #28]
 8007a00:	4413      	add	r3, r2
 8007a02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a06:	691b      	ldr	r3, [r3, #16]
 8007a08:	69ba      	ldr	r2, [r7, #24]
 8007a0a:	0151      	lsls	r1, r2, #5
 8007a0c:	69fa      	ldr	r2, [r7, #28]
 8007a0e:	440a      	add	r2, r1
 8007a10:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a14:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007a18:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007a1a:	69bb      	ldr	r3, [r7, #24]
 8007a1c:	015a      	lsls	r2, r3, #5
 8007a1e:	69fb      	ldr	r3, [r7, #28]
 8007a20:	4413      	add	r3, r2
 8007a22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a26:	691b      	ldr	r3, [r3, #16]
 8007a28:	69ba      	ldr	r2, [r7, #24]
 8007a2a:	0151      	lsls	r1, r2, #5
 8007a2c:	69fa      	ldr	r2, [r7, #28]
 8007a2e:	440a      	add	r2, r1
 8007a30:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a34:	0cdb      	lsrs	r3, r3, #19
 8007a36:	04db      	lsls	r3, r3, #19
 8007a38:	6113      	str	r3, [r2, #16]
 8007a3a:	e074      	b.n	8007b26 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007a3c:	69bb      	ldr	r3, [r7, #24]
 8007a3e:	015a      	lsls	r2, r3, #5
 8007a40:	69fb      	ldr	r3, [r7, #28]
 8007a42:	4413      	add	r3, r2
 8007a44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a48:	691b      	ldr	r3, [r3, #16]
 8007a4a:	69ba      	ldr	r2, [r7, #24]
 8007a4c:	0151      	lsls	r1, r2, #5
 8007a4e:	69fa      	ldr	r2, [r7, #28]
 8007a50:	440a      	add	r2, r1
 8007a52:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a56:	0cdb      	lsrs	r3, r3, #19
 8007a58:	04db      	lsls	r3, r3, #19
 8007a5a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007a5c:	69bb      	ldr	r3, [r7, #24]
 8007a5e:	015a      	lsls	r2, r3, #5
 8007a60:	69fb      	ldr	r3, [r7, #28]
 8007a62:	4413      	add	r3, r2
 8007a64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a68:	691b      	ldr	r3, [r3, #16]
 8007a6a:	69ba      	ldr	r2, [r7, #24]
 8007a6c:	0151      	lsls	r1, r2, #5
 8007a6e:	69fa      	ldr	r2, [r7, #28]
 8007a70:	440a      	add	r2, r1
 8007a72:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a76:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007a7a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007a7e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007a80:	69bb      	ldr	r3, [r7, #24]
 8007a82:	015a      	lsls	r2, r3, #5
 8007a84:	69fb      	ldr	r3, [r7, #28]
 8007a86:	4413      	add	r3, r2
 8007a88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a8c:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8007a8e:	68bb      	ldr	r3, [r7, #8]
 8007a90:	6999      	ldr	r1, [r3, #24]
 8007a92:	68bb      	ldr	r3, [r7, #8]
 8007a94:	68db      	ldr	r3, [r3, #12]
 8007a96:	440b      	add	r3, r1
 8007a98:	1e59      	subs	r1, r3, #1
 8007a9a:	68bb      	ldr	r3, [r7, #8]
 8007a9c:	68db      	ldr	r3, [r3, #12]
 8007a9e:	fbb1 f3f3 	udiv	r3, r1, r3
 8007aa2:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007aa4:	4b9d      	ldr	r3, [pc, #628]	; (8007d1c <USB_EPStartXfer+0x370>)
 8007aa6:	400b      	ands	r3, r1
 8007aa8:	69b9      	ldr	r1, [r7, #24]
 8007aaa:	0148      	lsls	r0, r1, #5
 8007aac:	69f9      	ldr	r1, [r7, #28]
 8007aae:	4401      	add	r1, r0
 8007ab0:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007ab4:	4313      	orrs	r3, r2
 8007ab6:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007ab8:	69bb      	ldr	r3, [r7, #24]
 8007aba:	015a      	lsls	r2, r3, #5
 8007abc:	69fb      	ldr	r3, [r7, #28]
 8007abe:	4413      	add	r3, r2
 8007ac0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ac4:	691a      	ldr	r2, [r3, #16]
 8007ac6:	68bb      	ldr	r3, [r7, #8]
 8007ac8:	699b      	ldr	r3, [r3, #24]
 8007aca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007ace:	69b9      	ldr	r1, [r7, #24]
 8007ad0:	0148      	lsls	r0, r1, #5
 8007ad2:	69f9      	ldr	r1, [r7, #28]
 8007ad4:	4401      	add	r1, r0
 8007ad6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007ada:	4313      	orrs	r3, r2
 8007adc:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8007ade:	68bb      	ldr	r3, [r7, #8]
 8007ae0:	791b      	ldrb	r3, [r3, #4]
 8007ae2:	2b01      	cmp	r3, #1
 8007ae4:	d11f      	bne.n	8007b26 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007ae6:	69bb      	ldr	r3, [r7, #24]
 8007ae8:	015a      	lsls	r2, r3, #5
 8007aea:	69fb      	ldr	r3, [r7, #28]
 8007aec:	4413      	add	r3, r2
 8007aee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007af2:	691b      	ldr	r3, [r3, #16]
 8007af4:	69ba      	ldr	r2, [r7, #24]
 8007af6:	0151      	lsls	r1, r2, #5
 8007af8:	69fa      	ldr	r2, [r7, #28]
 8007afa:	440a      	add	r2, r1
 8007afc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007b00:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8007b04:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8007b06:	69bb      	ldr	r3, [r7, #24]
 8007b08:	015a      	lsls	r2, r3, #5
 8007b0a:	69fb      	ldr	r3, [r7, #28]
 8007b0c:	4413      	add	r3, r2
 8007b0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b12:	691b      	ldr	r3, [r3, #16]
 8007b14:	69ba      	ldr	r2, [r7, #24]
 8007b16:	0151      	lsls	r1, r2, #5
 8007b18:	69fa      	ldr	r2, [r7, #28]
 8007b1a:	440a      	add	r2, r1
 8007b1c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007b20:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007b24:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8007b26:	79fb      	ldrb	r3, [r7, #7]
 8007b28:	2b01      	cmp	r3, #1
 8007b2a:	d14b      	bne.n	8007bc4 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007b2c:	68bb      	ldr	r3, [r7, #8]
 8007b2e:	695b      	ldr	r3, [r3, #20]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d009      	beq.n	8007b48 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007b34:	69bb      	ldr	r3, [r7, #24]
 8007b36:	015a      	lsls	r2, r3, #5
 8007b38:	69fb      	ldr	r3, [r7, #28]
 8007b3a:	4413      	add	r3, r2
 8007b3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b40:	461a      	mov	r2, r3
 8007b42:	68bb      	ldr	r3, [r7, #8]
 8007b44:	695b      	ldr	r3, [r3, #20]
 8007b46:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8007b48:	68bb      	ldr	r3, [r7, #8]
 8007b4a:	791b      	ldrb	r3, [r3, #4]
 8007b4c:	2b01      	cmp	r3, #1
 8007b4e:	d128      	bne.n	8007ba2 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007b50:	69fb      	ldr	r3, [r7, #28]
 8007b52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b56:	689b      	ldr	r3, [r3, #8]
 8007b58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d110      	bne.n	8007b82 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007b60:	69bb      	ldr	r3, [r7, #24]
 8007b62:	015a      	lsls	r2, r3, #5
 8007b64:	69fb      	ldr	r3, [r7, #28]
 8007b66:	4413      	add	r3, r2
 8007b68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	69ba      	ldr	r2, [r7, #24]
 8007b70:	0151      	lsls	r1, r2, #5
 8007b72:	69fa      	ldr	r2, [r7, #28]
 8007b74:	440a      	add	r2, r1
 8007b76:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007b7a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007b7e:	6013      	str	r3, [r2, #0]
 8007b80:	e00f      	b.n	8007ba2 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007b82:	69bb      	ldr	r3, [r7, #24]
 8007b84:	015a      	lsls	r2, r3, #5
 8007b86:	69fb      	ldr	r3, [r7, #28]
 8007b88:	4413      	add	r3, r2
 8007b8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	69ba      	ldr	r2, [r7, #24]
 8007b92:	0151      	lsls	r1, r2, #5
 8007b94:	69fa      	ldr	r2, [r7, #28]
 8007b96:	440a      	add	r2, r1
 8007b98:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007b9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ba0:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007ba2:	69bb      	ldr	r3, [r7, #24]
 8007ba4:	015a      	lsls	r2, r3, #5
 8007ba6:	69fb      	ldr	r3, [r7, #28]
 8007ba8:	4413      	add	r3, r2
 8007baa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	69ba      	ldr	r2, [r7, #24]
 8007bb2:	0151      	lsls	r1, r2, #5
 8007bb4:	69fa      	ldr	r2, [r7, #28]
 8007bb6:	440a      	add	r2, r1
 8007bb8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007bbc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007bc0:	6013      	str	r3, [r2, #0]
 8007bc2:	e133      	b.n	8007e2c <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007bc4:	69bb      	ldr	r3, [r7, #24]
 8007bc6:	015a      	lsls	r2, r3, #5
 8007bc8:	69fb      	ldr	r3, [r7, #28]
 8007bca:	4413      	add	r3, r2
 8007bcc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	69ba      	ldr	r2, [r7, #24]
 8007bd4:	0151      	lsls	r1, r2, #5
 8007bd6:	69fa      	ldr	r2, [r7, #28]
 8007bd8:	440a      	add	r2, r1
 8007bda:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007bde:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007be2:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007be4:	68bb      	ldr	r3, [r7, #8]
 8007be6:	791b      	ldrb	r3, [r3, #4]
 8007be8:	2b01      	cmp	r3, #1
 8007bea:	d015      	beq.n	8007c18 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007bec:	68bb      	ldr	r3, [r7, #8]
 8007bee:	699b      	ldr	r3, [r3, #24]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	f000 811b 	beq.w	8007e2c <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007bf6:	69fb      	ldr	r3, [r7, #28]
 8007bf8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007bfc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007bfe:	68bb      	ldr	r3, [r7, #8]
 8007c00:	781b      	ldrb	r3, [r3, #0]
 8007c02:	f003 030f 	and.w	r3, r3, #15
 8007c06:	2101      	movs	r1, #1
 8007c08:	fa01 f303 	lsl.w	r3, r1, r3
 8007c0c:	69f9      	ldr	r1, [r7, #28]
 8007c0e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007c12:	4313      	orrs	r3, r2
 8007c14:	634b      	str	r3, [r1, #52]	; 0x34
 8007c16:	e109      	b.n	8007e2c <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007c18:	69fb      	ldr	r3, [r7, #28]
 8007c1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c1e:	689b      	ldr	r3, [r3, #8]
 8007c20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d110      	bne.n	8007c4a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007c28:	69bb      	ldr	r3, [r7, #24]
 8007c2a:	015a      	lsls	r2, r3, #5
 8007c2c:	69fb      	ldr	r3, [r7, #28]
 8007c2e:	4413      	add	r3, r2
 8007c30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	69ba      	ldr	r2, [r7, #24]
 8007c38:	0151      	lsls	r1, r2, #5
 8007c3a:	69fa      	ldr	r2, [r7, #28]
 8007c3c:	440a      	add	r2, r1
 8007c3e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007c42:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007c46:	6013      	str	r3, [r2, #0]
 8007c48:	e00f      	b.n	8007c6a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007c4a:	69bb      	ldr	r3, [r7, #24]
 8007c4c:	015a      	lsls	r2, r3, #5
 8007c4e:	69fb      	ldr	r3, [r7, #28]
 8007c50:	4413      	add	r3, r2
 8007c52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	69ba      	ldr	r2, [r7, #24]
 8007c5a:	0151      	lsls	r1, r2, #5
 8007c5c:	69fa      	ldr	r2, [r7, #28]
 8007c5e:	440a      	add	r2, r1
 8007c60:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007c64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c68:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007c6a:	68bb      	ldr	r3, [r7, #8]
 8007c6c:	6919      	ldr	r1, [r3, #16]
 8007c6e:	68bb      	ldr	r3, [r7, #8]
 8007c70:	781a      	ldrb	r2, [r3, #0]
 8007c72:	68bb      	ldr	r3, [r7, #8]
 8007c74:	699b      	ldr	r3, [r3, #24]
 8007c76:	b298      	uxth	r0, r3
 8007c78:	79fb      	ldrb	r3, [r7, #7]
 8007c7a:	9300      	str	r3, [sp, #0]
 8007c7c:	4603      	mov	r3, r0
 8007c7e:	68f8      	ldr	r0, [r7, #12]
 8007c80:	f000 fade 	bl	8008240 <USB_WritePacket>
 8007c84:	e0d2      	b.n	8007e2c <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007c86:	69bb      	ldr	r3, [r7, #24]
 8007c88:	015a      	lsls	r2, r3, #5
 8007c8a:	69fb      	ldr	r3, [r7, #28]
 8007c8c:	4413      	add	r3, r2
 8007c8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c92:	691b      	ldr	r3, [r3, #16]
 8007c94:	69ba      	ldr	r2, [r7, #24]
 8007c96:	0151      	lsls	r1, r2, #5
 8007c98:	69fa      	ldr	r2, [r7, #28]
 8007c9a:	440a      	add	r2, r1
 8007c9c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007ca0:	0cdb      	lsrs	r3, r3, #19
 8007ca2:	04db      	lsls	r3, r3, #19
 8007ca4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007ca6:	69bb      	ldr	r3, [r7, #24]
 8007ca8:	015a      	lsls	r2, r3, #5
 8007caa:	69fb      	ldr	r3, [r7, #28]
 8007cac:	4413      	add	r3, r2
 8007cae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007cb2:	691b      	ldr	r3, [r3, #16]
 8007cb4:	69ba      	ldr	r2, [r7, #24]
 8007cb6:	0151      	lsls	r1, r2, #5
 8007cb8:	69fa      	ldr	r2, [r7, #28]
 8007cba:	440a      	add	r2, r1
 8007cbc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007cc0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007cc4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007cc8:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8007cca:	68bb      	ldr	r3, [r7, #8]
 8007ccc:	699b      	ldr	r3, [r3, #24]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d126      	bne.n	8007d20 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007cd2:	69bb      	ldr	r3, [r7, #24]
 8007cd4:	015a      	lsls	r2, r3, #5
 8007cd6:	69fb      	ldr	r3, [r7, #28]
 8007cd8:	4413      	add	r3, r2
 8007cda:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007cde:	691a      	ldr	r2, [r3, #16]
 8007ce0:	68bb      	ldr	r3, [r7, #8]
 8007ce2:	68db      	ldr	r3, [r3, #12]
 8007ce4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007ce8:	69b9      	ldr	r1, [r7, #24]
 8007cea:	0148      	lsls	r0, r1, #5
 8007cec:	69f9      	ldr	r1, [r7, #28]
 8007cee:	4401      	add	r1, r0
 8007cf0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007cf4:	4313      	orrs	r3, r2
 8007cf6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007cf8:	69bb      	ldr	r3, [r7, #24]
 8007cfa:	015a      	lsls	r2, r3, #5
 8007cfc:	69fb      	ldr	r3, [r7, #28]
 8007cfe:	4413      	add	r3, r2
 8007d00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d04:	691b      	ldr	r3, [r3, #16]
 8007d06:	69ba      	ldr	r2, [r7, #24]
 8007d08:	0151      	lsls	r1, r2, #5
 8007d0a:	69fa      	ldr	r2, [r7, #28]
 8007d0c:	440a      	add	r2, r1
 8007d0e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007d12:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007d16:	6113      	str	r3, [r2, #16]
 8007d18:	e03a      	b.n	8007d90 <USB_EPStartXfer+0x3e4>
 8007d1a:	bf00      	nop
 8007d1c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007d20:	68bb      	ldr	r3, [r7, #8]
 8007d22:	699a      	ldr	r2, [r3, #24]
 8007d24:	68bb      	ldr	r3, [r7, #8]
 8007d26:	68db      	ldr	r3, [r3, #12]
 8007d28:	4413      	add	r3, r2
 8007d2a:	1e5a      	subs	r2, r3, #1
 8007d2c:	68bb      	ldr	r3, [r7, #8]
 8007d2e:	68db      	ldr	r3, [r3, #12]
 8007d30:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d34:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8007d36:	68bb      	ldr	r3, [r7, #8]
 8007d38:	68db      	ldr	r3, [r3, #12]
 8007d3a:	8afa      	ldrh	r2, [r7, #22]
 8007d3c:	fb03 f202 	mul.w	r2, r3, r2
 8007d40:	68bb      	ldr	r3, [r7, #8]
 8007d42:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007d44:	69bb      	ldr	r3, [r7, #24]
 8007d46:	015a      	lsls	r2, r3, #5
 8007d48:	69fb      	ldr	r3, [r7, #28]
 8007d4a:	4413      	add	r3, r2
 8007d4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d50:	691a      	ldr	r2, [r3, #16]
 8007d52:	8afb      	ldrh	r3, [r7, #22]
 8007d54:	04d9      	lsls	r1, r3, #19
 8007d56:	4b38      	ldr	r3, [pc, #224]	; (8007e38 <USB_EPStartXfer+0x48c>)
 8007d58:	400b      	ands	r3, r1
 8007d5a:	69b9      	ldr	r1, [r7, #24]
 8007d5c:	0148      	lsls	r0, r1, #5
 8007d5e:	69f9      	ldr	r1, [r7, #28]
 8007d60:	4401      	add	r1, r0
 8007d62:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007d66:	4313      	orrs	r3, r2
 8007d68:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007d6a:	69bb      	ldr	r3, [r7, #24]
 8007d6c:	015a      	lsls	r2, r3, #5
 8007d6e:	69fb      	ldr	r3, [r7, #28]
 8007d70:	4413      	add	r3, r2
 8007d72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d76:	691a      	ldr	r2, [r3, #16]
 8007d78:	68bb      	ldr	r3, [r7, #8]
 8007d7a:	69db      	ldr	r3, [r3, #28]
 8007d7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007d80:	69b9      	ldr	r1, [r7, #24]
 8007d82:	0148      	lsls	r0, r1, #5
 8007d84:	69f9      	ldr	r1, [r7, #28]
 8007d86:	4401      	add	r1, r0
 8007d88:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007d8c:	4313      	orrs	r3, r2
 8007d8e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007d90:	79fb      	ldrb	r3, [r7, #7]
 8007d92:	2b01      	cmp	r3, #1
 8007d94:	d10d      	bne.n	8007db2 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007d96:	68bb      	ldr	r3, [r7, #8]
 8007d98:	691b      	ldr	r3, [r3, #16]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d009      	beq.n	8007db2 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007d9e:	68bb      	ldr	r3, [r7, #8]
 8007da0:	6919      	ldr	r1, [r3, #16]
 8007da2:	69bb      	ldr	r3, [r7, #24]
 8007da4:	015a      	lsls	r2, r3, #5
 8007da6:	69fb      	ldr	r3, [r7, #28]
 8007da8:	4413      	add	r3, r2
 8007daa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007dae:	460a      	mov	r2, r1
 8007db0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007db2:	68bb      	ldr	r3, [r7, #8]
 8007db4:	791b      	ldrb	r3, [r3, #4]
 8007db6:	2b01      	cmp	r3, #1
 8007db8:	d128      	bne.n	8007e0c <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007dba:	69fb      	ldr	r3, [r7, #28]
 8007dbc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007dc0:	689b      	ldr	r3, [r3, #8]
 8007dc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d110      	bne.n	8007dec <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007dca:	69bb      	ldr	r3, [r7, #24]
 8007dcc:	015a      	lsls	r2, r3, #5
 8007dce:	69fb      	ldr	r3, [r7, #28]
 8007dd0:	4413      	add	r3, r2
 8007dd2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	69ba      	ldr	r2, [r7, #24]
 8007dda:	0151      	lsls	r1, r2, #5
 8007ddc:	69fa      	ldr	r2, [r7, #28]
 8007dde:	440a      	add	r2, r1
 8007de0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007de4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007de8:	6013      	str	r3, [r2, #0]
 8007dea:	e00f      	b.n	8007e0c <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007dec:	69bb      	ldr	r3, [r7, #24]
 8007dee:	015a      	lsls	r2, r3, #5
 8007df0:	69fb      	ldr	r3, [r7, #28]
 8007df2:	4413      	add	r3, r2
 8007df4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	69ba      	ldr	r2, [r7, #24]
 8007dfc:	0151      	lsls	r1, r2, #5
 8007dfe:	69fa      	ldr	r2, [r7, #28]
 8007e00:	440a      	add	r2, r1
 8007e02:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007e06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007e0a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007e0c:	69bb      	ldr	r3, [r7, #24]
 8007e0e:	015a      	lsls	r2, r3, #5
 8007e10:	69fb      	ldr	r3, [r7, #28]
 8007e12:	4413      	add	r3, r2
 8007e14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	69ba      	ldr	r2, [r7, #24]
 8007e1c:	0151      	lsls	r1, r2, #5
 8007e1e:	69fa      	ldr	r2, [r7, #28]
 8007e20:	440a      	add	r2, r1
 8007e22:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007e26:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007e2a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007e2c:	2300      	movs	r3, #0
}
 8007e2e:	4618      	mov	r0, r3
 8007e30:	3720      	adds	r7, #32
 8007e32:	46bd      	mov	sp, r7
 8007e34:	bd80      	pop	{r7, pc}
 8007e36:	bf00      	nop
 8007e38:	1ff80000 	.word	0x1ff80000

08007e3c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007e3c:	b480      	push	{r7}
 8007e3e:	b087      	sub	sp, #28
 8007e40:	af00      	add	r7, sp, #0
 8007e42:	60f8      	str	r0, [r7, #12]
 8007e44:	60b9      	str	r1, [r7, #8]
 8007e46:	4613      	mov	r3, r2
 8007e48:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8007e4e:	68bb      	ldr	r3, [r7, #8]
 8007e50:	781b      	ldrb	r3, [r3, #0]
 8007e52:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	785b      	ldrb	r3, [r3, #1]
 8007e58:	2b01      	cmp	r3, #1
 8007e5a:	f040 80ce 	bne.w	8007ffa <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007e5e:	68bb      	ldr	r3, [r7, #8]
 8007e60:	699b      	ldr	r3, [r3, #24]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d132      	bne.n	8007ecc <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007e66:	693b      	ldr	r3, [r7, #16]
 8007e68:	015a      	lsls	r2, r3, #5
 8007e6a:	697b      	ldr	r3, [r7, #20]
 8007e6c:	4413      	add	r3, r2
 8007e6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e72:	691b      	ldr	r3, [r3, #16]
 8007e74:	693a      	ldr	r2, [r7, #16]
 8007e76:	0151      	lsls	r1, r2, #5
 8007e78:	697a      	ldr	r2, [r7, #20]
 8007e7a:	440a      	add	r2, r1
 8007e7c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007e80:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007e84:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007e88:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007e8a:	693b      	ldr	r3, [r7, #16]
 8007e8c:	015a      	lsls	r2, r3, #5
 8007e8e:	697b      	ldr	r3, [r7, #20]
 8007e90:	4413      	add	r3, r2
 8007e92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e96:	691b      	ldr	r3, [r3, #16]
 8007e98:	693a      	ldr	r2, [r7, #16]
 8007e9a:	0151      	lsls	r1, r2, #5
 8007e9c:	697a      	ldr	r2, [r7, #20]
 8007e9e:	440a      	add	r2, r1
 8007ea0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007ea4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007ea8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007eaa:	693b      	ldr	r3, [r7, #16]
 8007eac:	015a      	lsls	r2, r3, #5
 8007eae:	697b      	ldr	r3, [r7, #20]
 8007eb0:	4413      	add	r3, r2
 8007eb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007eb6:	691b      	ldr	r3, [r3, #16]
 8007eb8:	693a      	ldr	r2, [r7, #16]
 8007eba:	0151      	lsls	r1, r2, #5
 8007ebc:	697a      	ldr	r2, [r7, #20]
 8007ebe:	440a      	add	r2, r1
 8007ec0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007ec4:	0cdb      	lsrs	r3, r3, #19
 8007ec6:	04db      	lsls	r3, r3, #19
 8007ec8:	6113      	str	r3, [r2, #16]
 8007eca:	e04e      	b.n	8007f6a <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007ecc:	693b      	ldr	r3, [r7, #16]
 8007ece:	015a      	lsls	r2, r3, #5
 8007ed0:	697b      	ldr	r3, [r7, #20]
 8007ed2:	4413      	add	r3, r2
 8007ed4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ed8:	691b      	ldr	r3, [r3, #16]
 8007eda:	693a      	ldr	r2, [r7, #16]
 8007edc:	0151      	lsls	r1, r2, #5
 8007ede:	697a      	ldr	r2, [r7, #20]
 8007ee0:	440a      	add	r2, r1
 8007ee2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007ee6:	0cdb      	lsrs	r3, r3, #19
 8007ee8:	04db      	lsls	r3, r3, #19
 8007eea:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007eec:	693b      	ldr	r3, [r7, #16]
 8007eee:	015a      	lsls	r2, r3, #5
 8007ef0:	697b      	ldr	r3, [r7, #20]
 8007ef2:	4413      	add	r3, r2
 8007ef4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ef8:	691b      	ldr	r3, [r3, #16]
 8007efa:	693a      	ldr	r2, [r7, #16]
 8007efc:	0151      	lsls	r1, r2, #5
 8007efe:	697a      	ldr	r2, [r7, #20]
 8007f00:	440a      	add	r2, r1
 8007f02:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f06:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007f0a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007f0e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8007f10:	68bb      	ldr	r3, [r7, #8]
 8007f12:	699a      	ldr	r2, [r3, #24]
 8007f14:	68bb      	ldr	r3, [r7, #8]
 8007f16:	68db      	ldr	r3, [r3, #12]
 8007f18:	429a      	cmp	r2, r3
 8007f1a:	d903      	bls.n	8007f24 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	68da      	ldr	r2, [r3, #12]
 8007f20:	68bb      	ldr	r3, [r7, #8]
 8007f22:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007f24:	693b      	ldr	r3, [r7, #16]
 8007f26:	015a      	lsls	r2, r3, #5
 8007f28:	697b      	ldr	r3, [r7, #20]
 8007f2a:	4413      	add	r3, r2
 8007f2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f30:	691b      	ldr	r3, [r3, #16]
 8007f32:	693a      	ldr	r2, [r7, #16]
 8007f34:	0151      	lsls	r1, r2, #5
 8007f36:	697a      	ldr	r2, [r7, #20]
 8007f38:	440a      	add	r2, r1
 8007f3a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f3e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007f42:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007f44:	693b      	ldr	r3, [r7, #16]
 8007f46:	015a      	lsls	r2, r3, #5
 8007f48:	697b      	ldr	r3, [r7, #20]
 8007f4a:	4413      	add	r3, r2
 8007f4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f50:	691a      	ldr	r2, [r3, #16]
 8007f52:	68bb      	ldr	r3, [r7, #8]
 8007f54:	699b      	ldr	r3, [r3, #24]
 8007f56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007f5a:	6939      	ldr	r1, [r7, #16]
 8007f5c:	0148      	lsls	r0, r1, #5
 8007f5e:	6979      	ldr	r1, [r7, #20]
 8007f60:	4401      	add	r1, r0
 8007f62:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007f66:	4313      	orrs	r3, r2
 8007f68:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007f6a:	79fb      	ldrb	r3, [r7, #7]
 8007f6c:	2b01      	cmp	r3, #1
 8007f6e:	d11e      	bne.n	8007fae <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	695b      	ldr	r3, [r3, #20]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d009      	beq.n	8007f8c <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007f78:	693b      	ldr	r3, [r7, #16]
 8007f7a:	015a      	lsls	r2, r3, #5
 8007f7c:	697b      	ldr	r3, [r7, #20]
 8007f7e:	4413      	add	r3, r2
 8007f80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f84:	461a      	mov	r2, r3
 8007f86:	68bb      	ldr	r3, [r7, #8]
 8007f88:	695b      	ldr	r3, [r3, #20]
 8007f8a:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007f8c:	693b      	ldr	r3, [r7, #16]
 8007f8e:	015a      	lsls	r2, r3, #5
 8007f90:	697b      	ldr	r3, [r7, #20]
 8007f92:	4413      	add	r3, r2
 8007f94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	693a      	ldr	r2, [r7, #16]
 8007f9c:	0151      	lsls	r1, r2, #5
 8007f9e:	697a      	ldr	r2, [r7, #20]
 8007fa0:	440a      	add	r2, r1
 8007fa2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007fa6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007faa:	6013      	str	r3, [r2, #0]
 8007fac:	e097      	b.n	80080de <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007fae:	693b      	ldr	r3, [r7, #16]
 8007fb0:	015a      	lsls	r2, r3, #5
 8007fb2:	697b      	ldr	r3, [r7, #20]
 8007fb4:	4413      	add	r3, r2
 8007fb6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	693a      	ldr	r2, [r7, #16]
 8007fbe:	0151      	lsls	r1, r2, #5
 8007fc0:	697a      	ldr	r2, [r7, #20]
 8007fc2:	440a      	add	r2, r1
 8007fc4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007fc8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007fcc:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8007fce:	68bb      	ldr	r3, [r7, #8]
 8007fd0:	699b      	ldr	r3, [r3, #24]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	f000 8083 	beq.w	80080de <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007fd8:	697b      	ldr	r3, [r7, #20]
 8007fda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007fde:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007fe0:	68bb      	ldr	r3, [r7, #8]
 8007fe2:	781b      	ldrb	r3, [r3, #0]
 8007fe4:	f003 030f 	and.w	r3, r3, #15
 8007fe8:	2101      	movs	r1, #1
 8007fea:	fa01 f303 	lsl.w	r3, r1, r3
 8007fee:	6979      	ldr	r1, [r7, #20]
 8007ff0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007ff4:	4313      	orrs	r3, r2
 8007ff6:	634b      	str	r3, [r1, #52]	; 0x34
 8007ff8:	e071      	b.n	80080de <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007ffa:	693b      	ldr	r3, [r7, #16]
 8007ffc:	015a      	lsls	r2, r3, #5
 8007ffe:	697b      	ldr	r3, [r7, #20]
 8008000:	4413      	add	r3, r2
 8008002:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008006:	691b      	ldr	r3, [r3, #16]
 8008008:	693a      	ldr	r2, [r7, #16]
 800800a:	0151      	lsls	r1, r2, #5
 800800c:	697a      	ldr	r2, [r7, #20]
 800800e:	440a      	add	r2, r1
 8008010:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008014:	0cdb      	lsrs	r3, r3, #19
 8008016:	04db      	lsls	r3, r3, #19
 8008018:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800801a:	693b      	ldr	r3, [r7, #16]
 800801c:	015a      	lsls	r2, r3, #5
 800801e:	697b      	ldr	r3, [r7, #20]
 8008020:	4413      	add	r3, r2
 8008022:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008026:	691b      	ldr	r3, [r3, #16]
 8008028:	693a      	ldr	r2, [r7, #16]
 800802a:	0151      	lsls	r1, r2, #5
 800802c:	697a      	ldr	r2, [r7, #20]
 800802e:	440a      	add	r2, r1
 8008030:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008034:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008038:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800803c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800803e:	68bb      	ldr	r3, [r7, #8]
 8008040:	699b      	ldr	r3, [r3, #24]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d003      	beq.n	800804e <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8008046:	68bb      	ldr	r3, [r7, #8]
 8008048:	68da      	ldr	r2, [r3, #12]
 800804a:	68bb      	ldr	r3, [r7, #8]
 800804c:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800804e:	68bb      	ldr	r3, [r7, #8]
 8008050:	68da      	ldr	r2, [r3, #12]
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008056:	693b      	ldr	r3, [r7, #16]
 8008058:	015a      	lsls	r2, r3, #5
 800805a:	697b      	ldr	r3, [r7, #20]
 800805c:	4413      	add	r3, r2
 800805e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008062:	691b      	ldr	r3, [r3, #16]
 8008064:	693a      	ldr	r2, [r7, #16]
 8008066:	0151      	lsls	r1, r2, #5
 8008068:	697a      	ldr	r2, [r7, #20]
 800806a:	440a      	add	r2, r1
 800806c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008070:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008074:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008076:	693b      	ldr	r3, [r7, #16]
 8008078:	015a      	lsls	r2, r3, #5
 800807a:	697b      	ldr	r3, [r7, #20]
 800807c:	4413      	add	r3, r2
 800807e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008082:	691a      	ldr	r2, [r3, #16]
 8008084:	68bb      	ldr	r3, [r7, #8]
 8008086:	69db      	ldr	r3, [r3, #28]
 8008088:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800808c:	6939      	ldr	r1, [r7, #16]
 800808e:	0148      	lsls	r0, r1, #5
 8008090:	6979      	ldr	r1, [r7, #20]
 8008092:	4401      	add	r1, r0
 8008094:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008098:	4313      	orrs	r3, r2
 800809a:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800809c:	79fb      	ldrb	r3, [r7, #7]
 800809e:	2b01      	cmp	r3, #1
 80080a0:	d10d      	bne.n	80080be <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	691b      	ldr	r3, [r3, #16]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d009      	beq.n	80080be <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80080aa:	68bb      	ldr	r3, [r7, #8]
 80080ac:	6919      	ldr	r1, [r3, #16]
 80080ae:	693b      	ldr	r3, [r7, #16]
 80080b0:	015a      	lsls	r2, r3, #5
 80080b2:	697b      	ldr	r3, [r7, #20]
 80080b4:	4413      	add	r3, r2
 80080b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080ba:	460a      	mov	r2, r1
 80080bc:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80080be:	693b      	ldr	r3, [r7, #16]
 80080c0:	015a      	lsls	r2, r3, #5
 80080c2:	697b      	ldr	r3, [r7, #20]
 80080c4:	4413      	add	r3, r2
 80080c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	693a      	ldr	r2, [r7, #16]
 80080ce:	0151      	lsls	r1, r2, #5
 80080d0:	697a      	ldr	r2, [r7, #20]
 80080d2:	440a      	add	r2, r1
 80080d4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80080d8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80080dc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80080de:	2300      	movs	r3, #0
}
 80080e0:	4618      	mov	r0, r3
 80080e2:	371c      	adds	r7, #28
 80080e4:	46bd      	mov	sp, r7
 80080e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ea:	4770      	bx	lr

080080ec <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80080ec:	b480      	push	{r7}
 80080ee:	b087      	sub	sp, #28
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
 80080f4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80080f6:	2300      	movs	r3, #0
 80080f8:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80080fa:	2300      	movs	r3, #0
 80080fc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008102:	683b      	ldr	r3, [r7, #0]
 8008104:	785b      	ldrb	r3, [r3, #1]
 8008106:	2b01      	cmp	r3, #1
 8008108:	d14a      	bne.n	80081a0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800810a:	683b      	ldr	r3, [r7, #0]
 800810c:	781b      	ldrb	r3, [r3, #0]
 800810e:	015a      	lsls	r2, r3, #5
 8008110:	693b      	ldr	r3, [r7, #16]
 8008112:	4413      	add	r3, r2
 8008114:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800811e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008122:	f040 8086 	bne.w	8008232 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008126:	683b      	ldr	r3, [r7, #0]
 8008128:	781b      	ldrb	r3, [r3, #0]
 800812a:	015a      	lsls	r2, r3, #5
 800812c:	693b      	ldr	r3, [r7, #16]
 800812e:	4413      	add	r3, r2
 8008130:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	683a      	ldr	r2, [r7, #0]
 8008138:	7812      	ldrb	r2, [r2, #0]
 800813a:	0151      	lsls	r1, r2, #5
 800813c:	693a      	ldr	r2, [r7, #16]
 800813e:	440a      	add	r2, r1
 8008140:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008144:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008148:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	781b      	ldrb	r3, [r3, #0]
 800814e:	015a      	lsls	r2, r3, #5
 8008150:	693b      	ldr	r3, [r7, #16]
 8008152:	4413      	add	r3, r2
 8008154:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	683a      	ldr	r2, [r7, #0]
 800815c:	7812      	ldrb	r2, [r2, #0]
 800815e:	0151      	lsls	r1, r2, #5
 8008160:	693a      	ldr	r2, [r7, #16]
 8008162:	440a      	add	r2, r1
 8008164:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008168:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800816c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	3301      	adds	r3, #1
 8008172:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	f242 7210 	movw	r2, #10000	; 0x2710
 800817a:	4293      	cmp	r3, r2
 800817c:	d902      	bls.n	8008184 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800817e:	2301      	movs	r3, #1
 8008180:	75fb      	strb	r3, [r7, #23]
          break;
 8008182:	e056      	b.n	8008232 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008184:	683b      	ldr	r3, [r7, #0]
 8008186:	781b      	ldrb	r3, [r3, #0]
 8008188:	015a      	lsls	r2, r3, #5
 800818a:	693b      	ldr	r3, [r7, #16]
 800818c:	4413      	add	r3, r2
 800818e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008198:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800819c:	d0e7      	beq.n	800816e <USB_EPStopXfer+0x82>
 800819e:	e048      	b.n	8008232 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80081a0:	683b      	ldr	r3, [r7, #0]
 80081a2:	781b      	ldrb	r3, [r3, #0]
 80081a4:	015a      	lsls	r2, r3, #5
 80081a6:	693b      	ldr	r3, [r7, #16]
 80081a8:	4413      	add	r3, r2
 80081aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80081b4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80081b8:	d13b      	bne.n	8008232 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80081ba:	683b      	ldr	r3, [r7, #0]
 80081bc:	781b      	ldrb	r3, [r3, #0]
 80081be:	015a      	lsls	r2, r3, #5
 80081c0:	693b      	ldr	r3, [r7, #16]
 80081c2:	4413      	add	r3, r2
 80081c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	683a      	ldr	r2, [r7, #0]
 80081cc:	7812      	ldrb	r2, [r2, #0]
 80081ce:	0151      	lsls	r1, r2, #5
 80081d0:	693a      	ldr	r2, [r7, #16]
 80081d2:	440a      	add	r2, r1
 80081d4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80081d8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80081dc:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80081de:	683b      	ldr	r3, [r7, #0]
 80081e0:	781b      	ldrb	r3, [r3, #0]
 80081e2:	015a      	lsls	r2, r3, #5
 80081e4:	693b      	ldr	r3, [r7, #16]
 80081e6:	4413      	add	r3, r2
 80081e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	683a      	ldr	r2, [r7, #0]
 80081f0:	7812      	ldrb	r2, [r2, #0]
 80081f2:	0151      	lsls	r1, r2, #5
 80081f4:	693a      	ldr	r2, [r7, #16]
 80081f6:	440a      	add	r2, r1
 80081f8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80081fc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008200:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	3301      	adds	r3, #1
 8008206:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	f242 7210 	movw	r2, #10000	; 0x2710
 800820e:	4293      	cmp	r3, r2
 8008210:	d902      	bls.n	8008218 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008212:	2301      	movs	r3, #1
 8008214:	75fb      	strb	r3, [r7, #23]
          break;
 8008216:	e00c      	b.n	8008232 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	781b      	ldrb	r3, [r3, #0]
 800821c:	015a      	lsls	r2, r3, #5
 800821e:	693b      	ldr	r3, [r7, #16]
 8008220:	4413      	add	r3, r2
 8008222:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800822c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008230:	d0e7      	beq.n	8008202 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008232:	7dfb      	ldrb	r3, [r7, #23]
}
 8008234:	4618      	mov	r0, r3
 8008236:	371c      	adds	r7, #28
 8008238:	46bd      	mov	sp, r7
 800823a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823e:	4770      	bx	lr

08008240 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008240:	b480      	push	{r7}
 8008242:	b089      	sub	sp, #36	; 0x24
 8008244:	af00      	add	r7, sp, #0
 8008246:	60f8      	str	r0, [r7, #12]
 8008248:	60b9      	str	r1, [r7, #8]
 800824a:	4611      	mov	r1, r2
 800824c:	461a      	mov	r2, r3
 800824e:	460b      	mov	r3, r1
 8008250:	71fb      	strb	r3, [r7, #7]
 8008252:	4613      	mov	r3, r2
 8008254:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800825a:	68bb      	ldr	r3, [r7, #8]
 800825c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800825e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008262:	2b00      	cmp	r3, #0
 8008264:	d123      	bne.n	80082ae <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008266:	88bb      	ldrh	r3, [r7, #4]
 8008268:	3303      	adds	r3, #3
 800826a:	089b      	lsrs	r3, r3, #2
 800826c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800826e:	2300      	movs	r3, #0
 8008270:	61bb      	str	r3, [r7, #24]
 8008272:	e018      	b.n	80082a6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008274:	79fb      	ldrb	r3, [r7, #7]
 8008276:	031a      	lsls	r2, r3, #12
 8008278:	697b      	ldr	r3, [r7, #20]
 800827a:	4413      	add	r3, r2
 800827c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008280:	461a      	mov	r2, r3
 8008282:	69fb      	ldr	r3, [r7, #28]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008288:	69fb      	ldr	r3, [r7, #28]
 800828a:	3301      	adds	r3, #1
 800828c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800828e:	69fb      	ldr	r3, [r7, #28]
 8008290:	3301      	adds	r3, #1
 8008292:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008294:	69fb      	ldr	r3, [r7, #28]
 8008296:	3301      	adds	r3, #1
 8008298:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800829a:	69fb      	ldr	r3, [r7, #28]
 800829c:	3301      	adds	r3, #1
 800829e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80082a0:	69bb      	ldr	r3, [r7, #24]
 80082a2:	3301      	adds	r3, #1
 80082a4:	61bb      	str	r3, [r7, #24]
 80082a6:	69ba      	ldr	r2, [r7, #24]
 80082a8:	693b      	ldr	r3, [r7, #16]
 80082aa:	429a      	cmp	r2, r3
 80082ac:	d3e2      	bcc.n	8008274 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80082ae:	2300      	movs	r3, #0
}
 80082b0:	4618      	mov	r0, r3
 80082b2:	3724      	adds	r7, #36	; 0x24
 80082b4:	46bd      	mov	sp, r7
 80082b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ba:	4770      	bx	lr

080082bc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80082bc:	b480      	push	{r7}
 80082be:	b08b      	sub	sp, #44	; 0x2c
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	60f8      	str	r0, [r7, #12]
 80082c4:	60b9      	str	r1, [r7, #8]
 80082c6:	4613      	mov	r3, r2
 80082c8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80082ce:	68bb      	ldr	r3, [r7, #8]
 80082d0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80082d2:	88fb      	ldrh	r3, [r7, #6]
 80082d4:	089b      	lsrs	r3, r3, #2
 80082d6:	b29b      	uxth	r3, r3
 80082d8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80082da:	88fb      	ldrh	r3, [r7, #6]
 80082dc:	f003 0303 	and.w	r3, r3, #3
 80082e0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80082e2:	2300      	movs	r3, #0
 80082e4:	623b      	str	r3, [r7, #32]
 80082e6:	e014      	b.n	8008312 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80082e8:	69bb      	ldr	r3, [r7, #24]
 80082ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80082ee:	681a      	ldr	r2, [r3, #0]
 80082f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082f2:	601a      	str	r2, [r3, #0]
    pDest++;
 80082f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082f6:	3301      	adds	r3, #1
 80082f8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80082fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082fc:	3301      	adds	r3, #1
 80082fe:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008302:	3301      	adds	r3, #1
 8008304:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008308:	3301      	adds	r3, #1
 800830a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800830c:	6a3b      	ldr	r3, [r7, #32]
 800830e:	3301      	adds	r3, #1
 8008310:	623b      	str	r3, [r7, #32]
 8008312:	6a3a      	ldr	r2, [r7, #32]
 8008314:	697b      	ldr	r3, [r7, #20]
 8008316:	429a      	cmp	r2, r3
 8008318:	d3e6      	bcc.n	80082e8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800831a:	8bfb      	ldrh	r3, [r7, #30]
 800831c:	2b00      	cmp	r3, #0
 800831e:	d01e      	beq.n	800835e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008320:	2300      	movs	r3, #0
 8008322:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008324:	69bb      	ldr	r3, [r7, #24]
 8008326:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800832a:	461a      	mov	r2, r3
 800832c:	f107 0310 	add.w	r3, r7, #16
 8008330:	6812      	ldr	r2, [r2, #0]
 8008332:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008334:	693a      	ldr	r2, [r7, #16]
 8008336:	6a3b      	ldr	r3, [r7, #32]
 8008338:	b2db      	uxtb	r3, r3
 800833a:	00db      	lsls	r3, r3, #3
 800833c:	fa22 f303 	lsr.w	r3, r2, r3
 8008340:	b2da      	uxtb	r2, r3
 8008342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008344:	701a      	strb	r2, [r3, #0]
      i++;
 8008346:	6a3b      	ldr	r3, [r7, #32]
 8008348:	3301      	adds	r3, #1
 800834a:	623b      	str	r3, [r7, #32]
      pDest++;
 800834c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800834e:	3301      	adds	r3, #1
 8008350:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8008352:	8bfb      	ldrh	r3, [r7, #30]
 8008354:	3b01      	subs	r3, #1
 8008356:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008358:	8bfb      	ldrh	r3, [r7, #30]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d1ea      	bne.n	8008334 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800835e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008360:	4618      	mov	r0, r3
 8008362:	372c      	adds	r7, #44	; 0x2c
 8008364:	46bd      	mov	sp, r7
 8008366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836a:	4770      	bx	lr

0800836c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800836c:	b480      	push	{r7}
 800836e:	b085      	sub	sp, #20
 8008370:	af00      	add	r7, sp, #0
 8008372:	6078      	str	r0, [r7, #4]
 8008374:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	781b      	ldrb	r3, [r3, #0]
 800837e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008380:	683b      	ldr	r3, [r7, #0]
 8008382:	785b      	ldrb	r3, [r3, #1]
 8008384:	2b01      	cmp	r3, #1
 8008386:	d12c      	bne.n	80083e2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008388:	68bb      	ldr	r3, [r7, #8]
 800838a:	015a      	lsls	r2, r3, #5
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	4413      	add	r3, r2
 8008390:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	2b00      	cmp	r3, #0
 8008398:	db12      	blt.n	80083c0 <USB_EPSetStall+0x54>
 800839a:	68bb      	ldr	r3, [r7, #8]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d00f      	beq.n	80083c0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80083a0:	68bb      	ldr	r3, [r7, #8]
 80083a2:	015a      	lsls	r2, r3, #5
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	4413      	add	r3, r2
 80083a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	68ba      	ldr	r2, [r7, #8]
 80083b0:	0151      	lsls	r1, r2, #5
 80083b2:	68fa      	ldr	r2, [r7, #12]
 80083b4:	440a      	add	r2, r1
 80083b6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80083ba:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80083be:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80083c0:	68bb      	ldr	r3, [r7, #8]
 80083c2:	015a      	lsls	r2, r3, #5
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	4413      	add	r3, r2
 80083c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	68ba      	ldr	r2, [r7, #8]
 80083d0:	0151      	lsls	r1, r2, #5
 80083d2:	68fa      	ldr	r2, [r7, #12]
 80083d4:	440a      	add	r2, r1
 80083d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80083da:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80083de:	6013      	str	r3, [r2, #0]
 80083e0:	e02b      	b.n	800843a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80083e2:	68bb      	ldr	r3, [r7, #8]
 80083e4:	015a      	lsls	r2, r3, #5
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	4413      	add	r3, r2
 80083ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	db12      	blt.n	800841a <USB_EPSetStall+0xae>
 80083f4:	68bb      	ldr	r3, [r7, #8]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d00f      	beq.n	800841a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80083fa:	68bb      	ldr	r3, [r7, #8]
 80083fc:	015a      	lsls	r2, r3, #5
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	4413      	add	r3, r2
 8008402:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	68ba      	ldr	r2, [r7, #8]
 800840a:	0151      	lsls	r1, r2, #5
 800840c:	68fa      	ldr	r2, [r7, #12]
 800840e:	440a      	add	r2, r1
 8008410:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008414:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008418:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800841a:	68bb      	ldr	r3, [r7, #8]
 800841c:	015a      	lsls	r2, r3, #5
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	4413      	add	r3, r2
 8008422:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	68ba      	ldr	r2, [r7, #8]
 800842a:	0151      	lsls	r1, r2, #5
 800842c:	68fa      	ldr	r2, [r7, #12]
 800842e:	440a      	add	r2, r1
 8008430:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008434:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008438:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800843a:	2300      	movs	r3, #0
}
 800843c:	4618      	mov	r0, r3
 800843e:	3714      	adds	r7, #20
 8008440:	46bd      	mov	sp, r7
 8008442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008446:	4770      	bx	lr

08008448 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008448:	b480      	push	{r7}
 800844a:	b085      	sub	sp, #20
 800844c:	af00      	add	r7, sp, #0
 800844e:	6078      	str	r0, [r7, #4]
 8008450:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	781b      	ldrb	r3, [r3, #0]
 800845a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800845c:	683b      	ldr	r3, [r7, #0]
 800845e:	785b      	ldrb	r3, [r3, #1]
 8008460:	2b01      	cmp	r3, #1
 8008462:	d128      	bne.n	80084b6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008464:	68bb      	ldr	r3, [r7, #8]
 8008466:	015a      	lsls	r2, r3, #5
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	4413      	add	r3, r2
 800846c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	68ba      	ldr	r2, [r7, #8]
 8008474:	0151      	lsls	r1, r2, #5
 8008476:	68fa      	ldr	r2, [r7, #12]
 8008478:	440a      	add	r2, r1
 800847a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800847e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008482:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	791b      	ldrb	r3, [r3, #4]
 8008488:	2b03      	cmp	r3, #3
 800848a:	d003      	beq.n	8008494 <USB_EPClearStall+0x4c>
 800848c:	683b      	ldr	r3, [r7, #0]
 800848e:	791b      	ldrb	r3, [r3, #4]
 8008490:	2b02      	cmp	r3, #2
 8008492:	d138      	bne.n	8008506 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008494:	68bb      	ldr	r3, [r7, #8]
 8008496:	015a      	lsls	r2, r3, #5
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	4413      	add	r3, r2
 800849c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	68ba      	ldr	r2, [r7, #8]
 80084a4:	0151      	lsls	r1, r2, #5
 80084a6:	68fa      	ldr	r2, [r7, #12]
 80084a8:	440a      	add	r2, r1
 80084aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80084b2:	6013      	str	r3, [r2, #0]
 80084b4:	e027      	b.n	8008506 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80084b6:	68bb      	ldr	r3, [r7, #8]
 80084b8:	015a      	lsls	r2, r3, #5
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	4413      	add	r3, r2
 80084be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	68ba      	ldr	r2, [r7, #8]
 80084c6:	0151      	lsls	r1, r2, #5
 80084c8:	68fa      	ldr	r2, [r7, #12]
 80084ca:	440a      	add	r2, r1
 80084cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80084d0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80084d4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	791b      	ldrb	r3, [r3, #4]
 80084da:	2b03      	cmp	r3, #3
 80084dc:	d003      	beq.n	80084e6 <USB_EPClearStall+0x9e>
 80084de:	683b      	ldr	r3, [r7, #0]
 80084e0:	791b      	ldrb	r3, [r3, #4]
 80084e2:	2b02      	cmp	r3, #2
 80084e4:	d10f      	bne.n	8008506 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80084e6:	68bb      	ldr	r3, [r7, #8]
 80084e8:	015a      	lsls	r2, r3, #5
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	4413      	add	r3, r2
 80084ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	68ba      	ldr	r2, [r7, #8]
 80084f6:	0151      	lsls	r1, r2, #5
 80084f8:	68fa      	ldr	r2, [r7, #12]
 80084fa:	440a      	add	r2, r1
 80084fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008500:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008504:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008506:	2300      	movs	r3, #0
}
 8008508:	4618      	mov	r0, r3
 800850a:	3714      	adds	r7, #20
 800850c:	46bd      	mov	sp, r7
 800850e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008512:	4770      	bx	lr

08008514 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008514:	b480      	push	{r7}
 8008516:	b085      	sub	sp, #20
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
 800851c:	460b      	mov	r3, r1
 800851e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	68fa      	ldr	r2, [r7, #12]
 800852e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008532:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008536:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800853e:	681a      	ldr	r2, [r3, #0]
 8008540:	78fb      	ldrb	r3, [r7, #3]
 8008542:	011b      	lsls	r3, r3, #4
 8008544:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8008548:	68f9      	ldr	r1, [r7, #12]
 800854a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800854e:	4313      	orrs	r3, r2
 8008550:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008552:	2300      	movs	r3, #0
}
 8008554:	4618      	mov	r0, r3
 8008556:	3714      	adds	r7, #20
 8008558:	46bd      	mov	sp, r7
 800855a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855e:	4770      	bx	lr

08008560 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008560:	b480      	push	{r7}
 8008562:	b085      	sub	sp, #20
 8008564:	af00      	add	r7, sp, #0
 8008566:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	68fa      	ldr	r2, [r7, #12]
 8008576:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800857a:	f023 0303 	bic.w	r3, r3, #3
 800857e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008586:	685b      	ldr	r3, [r3, #4]
 8008588:	68fa      	ldr	r2, [r7, #12]
 800858a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800858e:	f023 0302 	bic.w	r3, r3, #2
 8008592:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008594:	2300      	movs	r3, #0
}
 8008596:	4618      	mov	r0, r3
 8008598:	3714      	adds	r7, #20
 800859a:	46bd      	mov	sp, r7
 800859c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a0:	4770      	bx	lr

080085a2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80085a2:	b480      	push	{r7}
 80085a4:	b085      	sub	sp, #20
 80085a6:	af00      	add	r7, sp, #0
 80085a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	68fa      	ldr	r2, [r7, #12]
 80085b8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80085bc:	f023 0303 	bic.w	r3, r3, #3
 80085c0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80085c8:	685b      	ldr	r3, [r3, #4]
 80085ca:	68fa      	ldr	r2, [r7, #12]
 80085cc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80085d0:	f043 0302 	orr.w	r3, r3, #2
 80085d4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80085d6:	2300      	movs	r3, #0
}
 80085d8:	4618      	mov	r0, r3
 80085da:	3714      	adds	r7, #20
 80085dc:	46bd      	mov	sp, r7
 80085de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e2:	4770      	bx	lr

080085e4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80085e4:	b480      	push	{r7}
 80085e6:	b085      	sub	sp, #20
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	695b      	ldr	r3, [r3, #20]
 80085f0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	699b      	ldr	r3, [r3, #24]
 80085f6:	68fa      	ldr	r2, [r7, #12]
 80085f8:	4013      	ands	r3, r2
 80085fa:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80085fc:	68fb      	ldr	r3, [r7, #12]
}
 80085fe:	4618      	mov	r0, r3
 8008600:	3714      	adds	r7, #20
 8008602:	46bd      	mov	sp, r7
 8008604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008608:	4770      	bx	lr

0800860a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800860a:	b480      	push	{r7}
 800860c:	b085      	sub	sp, #20
 800860e:	af00      	add	r7, sp, #0
 8008610:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800861c:	699b      	ldr	r3, [r3, #24]
 800861e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008626:	69db      	ldr	r3, [r3, #28]
 8008628:	68ba      	ldr	r2, [r7, #8]
 800862a:	4013      	ands	r3, r2
 800862c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800862e:	68bb      	ldr	r3, [r7, #8]
 8008630:	0c1b      	lsrs	r3, r3, #16
}
 8008632:	4618      	mov	r0, r3
 8008634:	3714      	adds	r7, #20
 8008636:	46bd      	mov	sp, r7
 8008638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863c:	4770      	bx	lr

0800863e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800863e:	b480      	push	{r7}
 8008640:	b085      	sub	sp, #20
 8008642:	af00      	add	r7, sp, #0
 8008644:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008650:	699b      	ldr	r3, [r3, #24]
 8008652:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800865a:	69db      	ldr	r3, [r3, #28]
 800865c:	68ba      	ldr	r2, [r7, #8]
 800865e:	4013      	ands	r3, r2
 8008660:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008662:	68bb      	ldr	r3, [r7, #8]
 8008664:	b29b      	uxth	r3, r3
}
 8008666:	4618      	mov	r0, r3
 8008668:	3714      	adds	r7, #20
 800866a:	46bd      	mov	sp, r7
 800866c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008670:	4770      	bx	lr

08008672 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008672:	b480      	push	{r7}
 8008674:	b085      	sub	sp, #20
 8008676:	af00      	add	r7, sp, #0
 8008678:	6078      	str	r0, [r7, #4]
 800867a:	460b      	mov	r3, r1
 800867c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008682:	78fb      	ldrb	r3, [r7, #3]
 8008684:	015a      	lsls	r2, r3, #5
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	4413      	add	r3, r2
 800868a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800868e:	689b      	ldr	r3, [r3, #8]
 8008690:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008698:	695b      	ldr	r3, [r3, #20]
 800869a:	68ba      	ldr	r2, [r7, #8]
 800869c:	4013      	ands	r3, r2
 800869e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80086a0:	68bb      	ldr	r3, [r7, #8]
}
 80086a2:	4618      	mov	r0, r3
 80086a4:	3714      	adds	r7, #20
 80086a6:	46bd      	mov	sp, r7
 80086a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ac:	4770      	bx	lr

080086ae <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80086ae:	b480      	push	{r7}
 80086b0:	b087      	sub	sp, #28
 80086b2:	af00      	add	r7, sp, #0
 80086b4:	6078      	str	r0, [r7, #4]
 80086b6:	460b      	mov	r3, r1
 80086b8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80086be:	697b      	ldr	r3, [r7, #20]
 80086c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80086c4:	691b      	ldr	r3, [r3, #16]
 80086c6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80086c8:	697b      	ldr	r3, [r7, #20]
 80086ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80086ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086d0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80086d2:	78fb      	ldrb	r3, [r7, #3]
 80086d4:	f003 030f 	and.w	r3, r3, #15
 80086d8:	68fa      	ldr	r2, [r7, #12]
 80086da:	fa22 f303 	lsr.w	r3, r2, r3
 80086de:	01db      	lsls	r3, r3, #7
 80086e0:	b2db      	uxtb	r3, r3
 80086e2:	693a      	ldr	r2, [r7, #16]
 80086e4:	4313      	orrs	r3, r2
 80086e6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80086e8:	78fb      	ldrb	r3, [r7, #3]
 80086ea:	015a      	lsls	r2, r3, #5
 80086ec:	697b      	ldr	r3, [r7, #20]
 80086ee:	4413      	add	r3, r2
 80086f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086f4:	689b      	ldr	r3, [r3, #8]
 80086f6:	693a      	ldr	r2, [r7, #16]
 80086f8:	4013      	ands	r3, r2
 80086fa:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80086fc:	68bb      	ldr	r3, [r7, #8]
}
 80086fe:	4618      	mov	r0, r3
 8008700:	371c      	adds	r7, #28
 8008702:	46bd      	mov	sp, r7
 8008704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008708:	4770      	bx	lr

0800870a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800870a:	b480      	push	{r7}
 800870c:	b083      	sub	sp, #12
 800870e:	af00      	add	r7, sp, #0
 8008710:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	695b      	ldr	r3, [r3, #20]
 8008716:	f003 0301 	and.w	r3, r3, #1
}
 800871a:	4618      	mov	r0, r3
 800871c:	370c      	adds	r7, #12
 800871e:	46bd      	mov	sp, r7
 8008720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008724:	4770      	bx	lr

08008726 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8008726:	b480      	push	{r7}
 8008728:	b085      	sub	sp, #20
 800872a:	af00      	add	r7, sp, #0
 800872c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	68fa      	ldr	r2, [r7, #12]
 800873c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008740:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008744:	f023 0307 	bic.w	r3, r3, #7
 8008748:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008750:	685b      	ldr	r3, [r3, #4]
 8008752:	68fa      	ldr	r2, [r7, #12]
 8008754:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008758:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800875c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800875e:	2300      	movs	r3, #0
}
 8008760:	4618      	mov	r0, r3
 8008762:	3714      	adds	r7, #20
 8008764:	46bd      	mov	sp, r7
 8008766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876a:	4770      	bx	lr

0800876c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800876c:	b480      	push	{r7}
 800876e:	b087      	sub	sp, #28
 8008770:	af00      	add	r7, sp, #0
 8008772:	60f8      	str	r0, [r7, #12]
 8008774:	460b      	mov	r3, r1
 8008776:	607a      	str	r2, [r7, #4]
 8008778:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	333c      	adds	r3, #60	; 0x3c
 8008782:	3304      	adds	r3, #4
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008788:	693b      	ldr	r3, [r7, #16]
 800878a:	4a26      	ldr	r2, [pc, #152]	; (8008824 <USB_EP0_OutStart+0xb8>)
 800878c:	4293      	cmp	r3, r2
 800878e:	d90a      	bls.n	80087a6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008790:	697b      	ldr	r3, [r7, #20]
 8008792:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800879c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80087a0:	d101      	bne.n	80087a6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80087a2:	2300      	movs	r3, #0
 80087a4:	e037      	b.n	8008816 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80087a6:	697b      	ldr	r3, [r7, #20]
 80087a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087ac:	461a      	mov	r2, r3
 80087ae:	2300      	movs	r3, #0
 80087b0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80087b2:	697b      	ldr	r3, [r7, #20]
 80087b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087b8:	691b      	ldr	r3, [r3, #16]
 80087ba:	697a      	ldr	r2, [r7, #20]
 80087bc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80087c0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80087c4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80087c6:	697b      	ldr	r3, [r7, #20]
 80087c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087cc:	691b      	ldr	r3, [r3, #16]
 80087ce:	697a      	ldr	r2, [r7, #20]
 80087d0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80087d4:	f043 0318 	orr.w	r3, r3, #24
 80087d8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80087da:	697b      	ldr	r3, [r7, #20]
 80087dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087e0:	691b      	ldr	r3, [r3, #16]
 80087e2:	697a      	ldr	r2, [r7, #20]
 80087e4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80087e8:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80087ec:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80087ee:	7afb      	ldrb	r3, [r7, #11]
 80087f0:	2b01      	cmp	r3, #1
 80087f2:	d10f      	bne.n	8008814 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80087f4:	697b      	ldr	r3, [r7, #20]
 80087f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087fa:	461a      	mov	r2, r3
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008800:	697b      	ldr	r3, [r7, #20]
 8008802:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	697a      	ldr	r2, [r7, #20]
 800880a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800880e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8008812:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008814:	2300      	movs	r3, #0
}
 8008816:	4618      	mov	r0, r3
 8008818:	371c      	adds	r7, #28
 800881a:	46bd      	mov	sp, r7
 800881c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008820:	4770      	bx	lr
 8008822:	bf00      	nop
 8008824:	4f54300a 	.word	0x4f54300a

08008828 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008828:	b480      	push	{r7}
 800882a:	b085      	sub	sp, #20
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008830:	2300      	movs	r3, #0
 8008832:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	3301      	adds	r3, #1
 8008838:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	4a13      	ldr	r2, [pc, #76]	; (800888c <USB_CoreReset+0x64>)
 800883e:	4293      	cmp	r3, r2
 8008840:	d901      	bls.n	8008846 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008842:	2303      	movs	r3, #3
 8008844:	e01b      	b.n	800887e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	691b      	ldr	r3, [r3, #16]
 800884a:	2b00      	cmp	r3, #0
 800884c:	daf2      	bge.n	8008834 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800884e:	2300      	movs	r3, #0
 8008850:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	691b      	ldr	r3, [r3, #16]
 8008856:	f043 0201 	orr.w	r2, r3, #1
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	3301      	adds	r3, #1
 8008862:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	4a09      	ldr	r2, [pc, #36]	; (800888c <USB_CoreReset+0x64>)
 8008868:	4293      	cmp	r3, r2
 800886a:	d901      	bls.n	8008870 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800886c:	2303      	movs	r3, #3
 800886e:	e006      	b.n	800887e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	691b      	ldr	r3, [r3, #16]
 8008874:	f003 0301 	and.w	r3, r3, #1
 8008878:	2b01      	cmp	r3, #1
 800887a:	d0f0      	beq.n	800885e <USB_CoreReset+0x36>

  return HAL_OK;
 800887c:	2300      	movs	r3, #0
}
 800887e:	4618      	mov	r0, r3
 8008880:	3714      	adds	r7, #20
 8008882:	46bd      	mov	sp, r7
 8008884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008888:	4770      	bx	lr
 800888a:	bf00      	nop
 800888c:	00030d40 	.word	0x00030d40

08008890 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008890:	b580      	push	{r7, lr}
 8008892:	b084      	sub	sp, #16
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
 8008898:	460b      	mov	r3, r1
 800889a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800889c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80088a0:	f002 fd34 	bl	800b30c <USBD_static_malloc>
 80088a4:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d109      	bne.n	80088c0 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	32b0      	adds	r2, #176	; 0xb0
 80088b6:	2100      	movs	r1, #0
 80088b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80088bc:	2302      	movs	r3, #2
 80088be:	e0d4      	b.n	8008a6a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80088c0:	f44f 7207 	mov.w	r2, #540	; 0x21c
 80088c4:	2100      	movs	r1, #0
 80088c6:	68f8      	ldr	r0, [r7, #12]
 80088c8:	f002 fd8e 	bl	800b3e8 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	32b0      	adds	r2, #176	; 0xb0
 80088d6:	68f9      	ldr	r1, [r7, #12]
 80088d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	32b0      	adds	r2, #176	; 0xb0
 80088e6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	7c1b      	ldrb	r3, [r3, #16]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d138      	bne.n	800896a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80088f8:	4b5e      	ldr	r3, [pc, #376]	; (8008a74 <USBD_CDC_Init+0x1e4>)
 80088fa:	7819      	ldrb	r1, [r3, #0]
 80088fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008900:	2202      	movs	r2, #2
 8008902:	6878      	ldr	r0, [r7, #4]
 8008904:	f002 fb91 	bl	800b02a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008908:	4b5a      	ldr	r3, [pc, #360]	; (8008a74 <USBD_CDC_Init+0x1e4>)
 800890a:	781b      	ldrb	r3, [r3, #0]
 800890c:	f003 020f 	and.w	r2, r3, #15
 8008910:	6879      	ldr	r1, [r7, #4]
 8008912:	4613      	mov	r3, r2
 8008914:	009b      	lsls	r3, r3, #2
 8008916:	4413      	add	r3, r2
 8008918:	009b      	lsls	r3, r3, #2
 800891a:	440b      	add	r3, r1
 800891c:	3324      	adds	r3, #36	; 0x24
 800891e:	2201      	movs	r2, #1
 8008920:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008922:	4b55      	ldr	r3, [pc, #340]	; (8008a78 <USBD_CDC_Init+0x1e8>)
 8008924:	7819      	ldrb	r1, [r3, #0]
 8008926:	f44f 7300 	mov.w	r3, #512	; 0x200
 800892a:	2202      	movs	r2, #2
 800892c:	6878      	ldr	r0, [r7, #4]
 800892e:	f002 fb7c 	bl	800b02a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008932:	4b51      	ldr	r3, [pc, #324]	; (8008a78 <USBD_CDC_Init+0x1e8>)
 8008934:	781b      	ldrb	r3, [r3, #0]
 8008936:	f003 020f 	and.w	r2, r3, #15
 800893a:	6879      	ldr	r1, [r7, #4]
 800893c:	4613      	mov	r3, r2
 800893e:	009b      	lsls	r3, r3, #2
 8008940:	4413      	add	r3, r2
 8008942:	009b      	lsls	r3, r3, #2
 8008944:	440b      	add	r3, r1
 8008946:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800894a:	2201      	movs	r2, #1
 800894c:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800894e:	4b4b      	ldr	r3, [pc, #300]	; (8008a7c <USBD_CDC_Init+0x1ec>)
 8008950:	781b      	ldrb	r3, [r3, #0]
 8008952:	f003 020f 	and.w	r2, r3, #15
 8008956:	6879      	ldr	r1, [r7, #4]
 8008958:	4613      	mov	r3, r2
 800895a:	009b      	lsls	r3, r3, #2
 800895c:	4413      	add	r3, r2
 800895e:	009b      	lsls	r3, r3, #2
 8008960:	440b      	add	r3, r1
 8008962:	3326      	adds	r3, #38	; 0x26
 8008964:	2210      	movs	r2, #16
 8008966:	801a      	strh	r2, [r3, #0]
 8008968:	e035      	b.n	80089d6 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800896a:	4b42      	ldr	r3, [pc, #264]	; (8008a74 <USBD_CDC_Init+0x1e4>)
 800896c:	7819      	ldrb	r1, [r3, #0]
 800896e:	2340      	movs	r3, #64	; 0x40
 8008970:	2202      	movs	r2, #2
 8008972:	6878      	ldr	r0, [r7, #4]
 8008974:	f002 fb59 	bl	800b02a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008978:	4b3e      	ldr	r3, [pc, #248]	; (8008a74 <USBD_CDC_Init+0x1e4>)
 800897a:	781b      	ldrb	r3, [r3, #0]
 800897c:	f003 020f 	and.w	r2, r3, #15
 8008980:	6879      	ldr	r1, [r7, #4]
 8008982:	4613      	mov	r3, r2
 8008984:	009b      	lsls	r3, r3, #2
 8008986:	4413      	add	r3, r2
 8008988:	009b      	lsls	r3, r3, #2
 800898a:	440b      	add	r3, r1
 800898c:	3324      	adds	r3, #36	; 0x24
 800898e:	2201      	movs	r2, #1
 8008990:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008992:	4b39      	ldr	r3, [pc, #228]	; (8008a78 <USBD_CDC_Init+0x1e8>)
 8008994:	7819      	ldrb	r1, [r3, #0]
 8008996:	2340      	movs	r3, #64	; 0x40
 8008998:	2202      	movs	r2, #2
 800899a:	6878      	ldr	r0, [r7, #4]
 800899c:	f002 fb45 	bl	800b02a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80089a0:	4b35      	ldr	r3, [pc, #212]	; (8008a78 <USBD_CDC_Init+0x1e8>)
 80089a2:	781b      	ldrb	r3, [r3, #0]
 80089a4:	f003 020f 	and.w	r2, r3, #15
 80089a8:	6879      	ldr	r1, [r7, #4]
 80089aa:	4613      	mov	r3, r2
 80089ac:	009b      	lsls	r3, r3, #2
 80089ae:	4413      	add	r3, r2
 80089b0:	009b      	lsls	r3, r3, #2
 80089b2:	440b      	add	r3, r1
 80089b4:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80089b8:	2201      	movs	r2, #1
 80089ba:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80089bc:	4b2f      	ldr	r3, [pc, #188]	; (8008a7c <USBD_CDC_Init+0x1ec>)
 80089be:	781b      	ldrb	r3, [r3, #0]
 80089c0:	f003 020f 	and.w	r2, r3, #15
 80089c4:	6879      	ldr	r1, [r7, #4]
 80089c6:	4613      	mov	r3, r2
 80089c8:	009b      	lsls	r3, r3, #2
 80089ca:	4413      	add	r3, r2
 80089cc:	009b      	lsls	r3, r3, #2
 80089ce:	440b      	add	r3, r1
 80089d0:	3326      	adds	r3, #38	; 0x26
 80089d2:	2210      	movs	r2, #16
 80089d4:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80089d6:	4b29      	ldr	r3, [pc, #164]	; (8008a7c <USBD_CDC_Init+0x1ec>)
 80089d8:	7819      	ldrb	r1, [r3, #0]
 80089da:	2308      	movs	r3, #8
 80089dc:	2203      	movs	r2, #3
 80089de:	6878      	ldr	r0, [r7, #4]
 80089e0:	f002 fb23 	bl	800b02a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80089e4:	4b25      	ldr	r3, [pc, #148]	; (8008a7c <USBD_CDC_Init+0x1ec>)
 80089e6:	781b      	ldrb	r3, [r3, #0]
 80089e8:	f003 020f 	and.w	r2, r3, #15
 80089ec:	6879      	ldr	r1, [r7, #4]
 80089ee:	4613      	mov	r3, r2
 80089f0:	009b      	lsls	r3, r3, #2
 80089f2:	4413      	add	r3, r2
 80089f4:	009b      	lsls	r3, r3, #2
 80089f6:	440b      	add	r3, r1
 80089f8:	3324      	adds	r3, #36	; 0x24
 80089fa:	2201      	movs	r2, #1
 80089fc:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	2200      	movs	r2, #0
 8008a02:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008a0c:	687a      	ldr	r2, [r7, #4]
 8008a0e:	33b0      	adds	r3, #176	; 0xb0
 8008a10:	009b      	lsls	r3, r3, #2
 8008a12:	4413      	add	r3, r2
 8008a14:	685b      	ldr	r3, [r3, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	2200      	movs	r2, #0
 8008a26:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d101      	bne.n	8008a38 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8008a34:	2302      	movs	r3, #2
 8008a36:	e018      	b.n	8008a6a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	7c1b      	ldrb	r3, [r3, #16]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d10a      	bne.n	8008a56 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008a40:	4b0d      	ldr	r3, [pc, #52]	; (8008a78 <USBD_CDC_Init+0x1e8>)
 8008a42:	7819      	ldrb	r1, [r3, #0]
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008a4a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008a4e:	6878      	ldr	r0, [r7, #4]
 8008a50:	f002 fbda 	bl	800b208 <USBD_LL_PrepareReceive>
 8008a54:	e008      	b.n	8008a68 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008a56:	4b08      	ldr	r3, [pc, #32]	; (8008a78 <USBD_CDC_Init+0x1e8>)
 8008a58:	7819      	ldrb	r1, [r3, #0]
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008a60:	2340      	movs	r3, #64	; 0x40
 8008a62:	6878      	ldr	r0, [r7, #4]
 8008a64:	f002 fbd0 	bl	800b208 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008a68:	2300      	movs	r3, #0
}
 8008a6a:	4618      	mov	r0, r3
 8008a6c:	3710      	adds	r7, #16
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	bd80      	pop	{r7, pc}
 8008a72:	bf00      	nop
 8008a74:	20000093 	.word	0x20000093
 8008a78:	20000094 	.word	0x20000094
 8008a7c:	20000095 	.word	0x20000095

08008a80 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008a80:	b580      	push	{r7, lr}
 8008a82:	b082      	sub	sp, #8
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	6078      	str	r0, [r7, #4]
 8008a88:	460b      	mov	r3, r1
 8008a8a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8008a8c:	4b3a      	ldr	r3, [pc, #232]	; (8008b78 <USBD_CDC_DeInit+0xf8>)
 8008a8e:	781b      	ldrb	r3, [r3, #0]
 8008a90:	4619      	mov	r1, r3
 8008a92:	6878      	ldr	r0, [r7, #4]
 8008a94:	f002 faef 	bl	800b076 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8008a98:	4b37      	ldr	r3, [pc, #220]	; (8008b78 <USBD_CDC_DeInit+0xf8>)
 8008a9a:	781b      	ldrb	r3, [r3, #0]
 8008a9c:	f003 020f 	and.w	r2, r3, #15
 8008aa0:	6879      	ldr	r1, [r7, #4]
 8008aa2:	4613      	mov	r3, r2
 8008aa4:	009b      	lsls	r3, r3, #2
 8008aa6:	4413      	add	r3, r2
 8008aa8:	009b      	lsls	r3, r3, #2
 8008aaa:	440b      	add	r3, r1
 8008aac:	3324      	adds	r3, #36	; 0x24
 8008aae:	2200      	movs	r2, #0
 8008ab0:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8008ab2:	4b32      	ldr	r3, [pc, #200]	; (8008b7c <USBD_CDC_DeInit+0xfc>)
 8008ab4:	781b      	ldrb	r3, [r3, #0]
 8008ab6:	4619      	mov	r1, r3
 8008ab8:	6878      	ldr	r0, [r7, #4]
 8008aba:	f002 fadc 	bl	800b076 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8008abe:	4b2f      	ldr	r3, [pc, #188]	; (8008b7c <USBD_CDC_DeInit+0xfc>)
 8008ac0:	781b      	ldrb	r3, [r3, #0]
 8008ac2:	f003 020f 	and.w	r2, r3, #15
 8008ac6:	6879      	ldr	r1, [r7, #4]
 8008ac8:	4613      	mov	r3, r2
 8008aca:	009b      	lsls	r3, r3, #2
 8008acc:	4413      	add	r3, r2
 8008ace:	009b      	lsls	r3, r3, #2
 8008ad0:	440b      	add	r3, r1
 8008ad2:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8008ada:	4b29      	ldr	r3, [pc, #164]	; (8008b80 <USBD_CDC_DeInit+0x100>)
 8008adc:	781b      	ldrb	r3, [r3, #0]
 8008ade:	4619      	mov	r1, r3
 8008ae0:	6878      	ldr	r0, [r7, #4]
 8008ae2:	f002 fac8 	bl	800b076 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8008ae6:	4b26      	ldr	r3, [pc, #152]	; (8008b80 <USBD_CDC_DeInit+0x100>)
 8008ae8:	781b      	ldrb	r3, [r3, #0]
 8008aea:	f003 020f 	and.w	r2, r3, #15
 8008aee:	6879      	ldr	r1, [r7, #4]
 8008af0:	4613      	mov	r3, r2
 8008af2:	009b      	lsls	r3, r3, #2
 8008af4:	4413      	add	r3, r2
 8008af6:	009b      	lsls	r3, r3, #2
 8008af8:	440b      	add	r3, r1
 8008afa:	3324      	adds	r3, #36	; 0x24
 8008afc:	2200      	movs	r2, #0
 8008afe:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8008b00:	4b1f      	ldr	r3, [pc, #124]	; (8008b80 <USBD_CDC_DeInit+0x100>)
 8008b02:	781b      	ldrb	r3, [r3, #0]
 8008b04:	f003 020f 	and.w	r2, r3, #15
 8008b08:	6879      	ldr	r1, [r7, #4]
 8008b0a:	4613      	mov	r3, r2
 8008b0c:	009b      	lsls	r3, r3, #2
 8008b0e:	4413      	add	r3, r2
 8008b10:	009b      	lsls	r3, r3, #2
 8008b12:	440b      	add	r3, r1
 8008b14:	3326      	adds	r3, #38	; 0x26
 8008b16:	2200      	movs	r2, #0
 8008b18:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	32b0      	adds	r2, #176	; 0xb0
 8008b24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d01f      	beq.n	8008b6c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008b32:	687a      	ldr	r2, [r7, #4]
 8008b34:	33b0      	adds	r3, #176	; 0xb0
 8008b36:	009b      	lsls	r3, r3, #2
 8008b38:	4413      	add	r3, r2
 8008b3a:	685b      	ldr	r3, [r3, #4]
 8008b3c:	685b      	ldr	r3, [r3, #4]
 8008b3e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	32b0      	adds	r2, #176	; 0xb0
 8008b4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b4e:	4618      	mov	r0, r3
 8008b50:	f002 fbea 	bl	800b328 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	32b0      	adds	r2, #176	; 0xb0
 8008b5e:	2100      	movs	r1, #0
 8008b60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2200      	movs	r2, #0
 8008b68:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8008b6c:	2300      	movs	r3, #0
}
 8008b6e:	4618      	mov	r0, r3
 8008b70:	3708      	adds	r7, #8
 8008b72:	46bd      	mov	sp, r7
 8008b74:	bd80      	pop	{r7, pc}
 8008b76:	bf00      	nop
 8008b78:	20000093 	.word	0x20000093
 8008b7c:	20000094 	.word	0x20000094
 8008b80:	20000095 	.word	0x20000095

08008b84 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b086      	sub	sp, #24
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
 8008b8c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	32b0      	adds	r2, #176	; 0xb0
 8008b98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b9c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008baa:	693b      	ldr	r3, [r7, #16]
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d101      	bne.n	8008bb4 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8008bb0:	2303      	movs	r3, #3
 8008bb2:	e0bf      	b.n	8008d34 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	781b      	ldrb	r3, [r3, #0]
 8008bb8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d050      	beq.n	8008c62 <USBD_CDC_Setup+0xde>
 8008bc0:	2b20      	cmp	r3, #32
 8008bc2:	f040 80af 	bne.w	8008d24 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8008bc6:	683b      	ldr	r3, [r7, #0]
 8008bc8:	88db      	ldrh	r3, [r3, #6]
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d03a      	beq.n	8008c44 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8008bce:	683b      	ldr	r3, [r7, #0]
 8008bd0:	781b      	ldrb	r3, [r3, #0]
 8008bd2:	b25b      	sxtb	r3, r3
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	da1b      	bge.n	8008c10 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008bde:	687a      	ldr	r2, [r7, #4]
 8008be0:	33b0      	adds	r3, #176	; 0xb0
 8008be2:	009b      	lsls	r3, r3, #2
 8008be4:	4413      	add	r3, r2
 8008be6:	685b      	ldr	r3, [r3, #4]
 8008be8:	689b      	ldr	r3, [r3, #8]
 8008bea:	683a      	ldr	r2, [r7, #0]
 8008bec:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8008bee:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008bf0:	683a      	ldr	r2, [r7, #0]
 8008bf2:	88d2      	ldrh	r2, [r2, #6]
 8008bf4:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	88db      	ldrh	r3, [r3, #6]
 8008bfa:	2b07      	cmp	r3, #7
 8008bfc:	bf28      	it	cs
 8008bfe:	2307      	movcs	r3, #7
 8008c00:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8008c02:	693b      	ldr	r3, [r7, #16]
 8008c04:	89fa      	ldrh	r2, [r7, #14]
 8008c06:	4619      	mov	r1, r3
 8008c08:	6878      	ldr	r0, [r7, #4]
 8008c0a:	f001 fdb3 	bl	800a774 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8008c0e:	e090      	b.n	8008d32 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8008c10:	683b      	ldr	r3, [r7, #0]
 8008c12:	785a      	ldrb	r2, [r3, #1]
 8008c14:	693b      	ldr	r3, [r7, #16]
 8008c16:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8008c1a:	683b      	ldr	r3, [r7, #0]
 8008c1c:	88db      	ldrh	r3, [r3, #6]
 8008c1e:	2b3f      	cmp	r3, #63	; 0x3f
 8008c20:	d803      	bhi.n	8008c2a <USBD_CDC_Setup+0xa6>
 8008c22:	683b      	ldr	r3, [r7, #0]
 8008c24:	88db      	ldrh	r3, [r3, #6]
 8008c26:	b2da      	uxtb	r2, r3
 8008c28:	e000      	b.n	8008c2c <USBD_CDC_Setup+0xa8>
 8008c2a:	2240      	movs	r2, #64	; 0x40
 8008c2c:	693b      	ldr	r3, [r7, #16]
 8008c2e:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8008c32:	6939      	ldr	r1, [r7, #16]
 8008c34:	693b      	ldr	r3, [r7, #16]
 8008c36:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8008c3a:	461a      	mov	r2, r3
 8008c3c:	6878      	ldr	r0, [r7, #4]
 8008c3e:	f001 fdc5 	bl	800a7cc <USBD_CtlPrepareRx>
      break;
 8008c42:	e076      	b.n	8008d32 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008c4a:	687a      	ldr	r2, [r7, #4]
 8008c4c:	33b0      	adds	r3, #176	; 0xb0
 8008c4e:	009b      	lsls	r3, r3, #2
 8008c50:	4413      	add	r3, r2
 8008c52:	685b      	ldr	r3, [r3, #4]
 8008c54:	689b      	ldr	r3, [r3, #8]
 8008c56:	683a      	ldr	r2, [r7, #0]
 8008c58:	7850      	ldrb	r0, [r2, #1]
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	6839      	ldr	r1, [r7, #0]
 8008c5e:	4798      	blx	r3
      break;
 8008c60:	e067      	b.n	8008d32 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008c62:	683b      	ldr	r3, [r7, #0]
 8008c64:	785b      	ldrb	r3, [r3, #1]
 8008c66:	2b0b      	cmp	r3, #11
 8008c68:	d851      	bhi.n	8008d0e <USBD_CDC_Setup+0x18a>
 8008c6a:	a201      	add	r2, pc, #4	; (adr r2, 8008c70 <USBD_CDC_Setup+0xec>)
 8008c6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c70:	08008ca1 	.word	0x08008ca1
 8008c74:	08008d1d 	.word	0x08008d1d
 8008c78:	08008d0f 	.word	0x08008d0f
 8008c7c:	08008d0f 	.word	0x08008d0f
 8008c80:	08008d0f 	.word	0x08008d0f
 8008c84:	08008d0f 	.word	0x08008d0f
 8008c88:	08008d0f 	.word	0x08008d0f
 8008c8c:	08008d0f 	.word	0x08008d0f
 8008c90:	08008d0f 	.word	0x08008d0f
 8008c94:	08008d0f 	.word	0x08008d0f
 8008c98:	08008ccb 	.word	0x08008ccb
 8008c9c:	08008cf5 	.word	0x08008cf5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ca6:	b2db      	uxtb	r3, r3
 8008ca8:	2b03      	cmp	r3, #3
 8008caa:	d107      	bne.n	8008cbc <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008cac:	f107 030a 	add.w	r3, r7, #10
 8008cb0:	2202      	movs	r2, #2
 8008cb2:	4619      	mov	r1, r3
 8008cb4:	6878      	ldr	r0, [r7, #4]
 8008cb6:	f001 fd5d 	bl	800a774 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008cba:	e032      	b.n	8008d22 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008cbc:	6839      	ldr	r1, [r7, #0]
 8008cbe:	6878      	ldr	r0, [r7, #4]
 8008cc0:	f001 fce7 	bl	800a692 <USBD_CtlError>
            ret = USBD_FAIL;
 8008cc4:	2303      	movs	r3, #3
 8008cc6:	75fb      	strb	r3, [r7, #23]
          break;
 8008cc8:	e02b      	b.n	8008d22 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008cd0:	b2db      	uxtb	r3, r3
 8008cd2:	2b03      	cmp	r3, #3
 8008cd4:	d107      	bne.n	8008ce6 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008cd6:	f107 030d 	add.w	r3, r7, #13
 8008cda:	2201      	movs	r2, #1
 8008cdc:	4619      	mov	r1, r3
 8008cde:	6878      	ldr	r0, [r7, #4]
 8008ce0:	f001 fd48 	bl	800a774 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008ce4:	e01d      	b.n	8008d22 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008ce6:	6839      	ldr	r1, [r7, #0]
 8008ce8:	6878      	ldr	r0, [r7, #4]
 8008cea:	f001 fcd2 	bl	800a692 <USBD_CtlError>
            ret = USBD_FAIL;
 8008cee:	2303      	movs	r3, #3
 8008cf0:	75fb      	strb	r3, [r7, #23]
          break;
 8008cf2:	e016      	b.n	8008d22 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008cfa:	b2db      	uxtb	r3, r3
 8008cfc:	2b03      	cmp	r3, #3
 8008cfe:	d00f      	beq.n	8008d20 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008d00:	6839      	ldr	r1, [r7, #0]
 8008d02:	6878      	ldr	r0, [r7, #4]
 8008d04:	f001 fcc5 	bl	800a692 <USBD_CtlError>
            ret = USBD_FAIL;
 8008d08:	2303      	movs	r3, #3
 8008d0a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008d0c:	e008      	b.n	8008d20 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008d0e:	6839      	ldr	r1, [r7, #0]
 8008d10:	6878      	ldr	r0, [r7, #4]
 8008d12:	f001 fcbe 	bl	800a692 <USBD_CtlError>
          ret = USBD_FAIL;
 8008d16:	2303      	movs	r3, #3
 8008d18:	75fb      	strb	r3, [r7, #23]
          break;
 8008d1a:	e002      	b.n	8008d22 <USBD_CDC_Setup+0x19e>
          break;
 8008d1c:	bf00      	nop
 8008d1e:	e008      	b.n	8008d32 <USBD_CDC_Setup+0x1ae>
          break;
 8008d20:	bf00      	nop
      }
      break;
 8008d22:	e006      	b.n	8008d32 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8008d24:	6839      	ldr	r1, [r7, #0]
 8008d26:	6878      	ldr	r0, [r7, #4]
 8008d28:	f001 fcb3 	bl	800a692 <USBD_CtlError>
      ret = USBD_FAIL;
 8008d2c:	2303      	movs	r3, #3
 8008d2e:	75fb      	strb	r3, [r7, #23]
      break;
 8008d30:	bf00      	nop
  }

  return (uint8_t)ret;
 8008d32:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d34:	4618      	mov	r0, r3
 8008d36:	3718      	adds	r7, #24
 8008d38:	46bd      	mov	sp, r7
 8008d3a:	bd80      	pop	{r7, pc}

08008d3c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	b084      	sub	sp, #16
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	6078      	str	r0, [r7, #4]
 8008d44:	460b      	mov	r3, r1
 8008d46:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008d4e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	32b0      	adds	r2, #176	; 0xb0
 8008d5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d101      	bne.n	8008d66 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8008d62:	2303      	movs	r3, #3
 8008d64:	e065      	b.n	8008e32 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	32b0      	adds	r2, #176	; 0xb0
 8008d70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d74:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008d76:	78fb      	ldrb	r3, [r7, #3]
 8008d78:	f003 020f 	and.w	r2, r3, #15
 8008d7c:	6879      	ldr	r1, [r7, #4]
 8008d7e:	4613      	mov	r3, r2
 8008d80:	009b      	lsls	r3, r3, #2
 8008d82:	4413      	add	r3, r2
 8008d84:	009b      	lsls	r3, r3, #2
 8008d86:	440b      	add	r3, r1
 8008d88:	3318      	adds	r3, #24
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d02f      	beq.n	8008df0 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8008d90:	78fb      	ldrb	r3, [r7, #3]
 8008d92:	f003 020f 	and.w	r2, r3, #15
 8008d96:	6879      	ldr	r1, [r7, #4]
 8008d98:	4613      	mov	r3, r2
 8008d9a:	009b      	lsls	r3, r3, #2
 8008d9c:	4413      	add	r3, r2
 8008d9e:	009b      	lsls	r3, r3, #2
 8008da0:	440b      	add	r3, r1
 8008da2:	3318      	adds	r3, #24
 8008da4:	681a      	ldr	r2, [r3, #0]
 8008da6:	78fb      	ldrb	r3, [r7, #3]
 8008da8:	f003 010f 	and.w	r1, r3, #15
 8008dac:	68f8      	ldr	r0, [r7, #12]
 8008dae:	460b      	mov	r3, r1
 8008db0:	00db      	lsls	r3, r3, #3
 8008db2:	440b      	add	r3, r1
 8008db4:	009b      	lsls	r3, r3, #2
 8008db6:	4403      	add	r3, r0
 8008db8:	3348      	adds	r3, #72	; 0x48
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	fbb2 f1f3 	udiv	r1, r2, r3
 8008dc0:	fb01 f303 	mul.w	r3, r1, r3
 8008dc4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d112      	bne.n	8008df0 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8008dca:	78fb      	ldrb	r3, [r7, #3]
 8008dcc:	f003 020f 	and.w	r2, r3, #15
 8008dd0:	6879      	ldr	r1, [r7, #4]
 8008dd2:	4613      	mov	r3, r2
 8008dd4:	009b      	lsls	r3, r3, #2
 8008dd6:	4413      	add	r3, r2
 8008dd8:	009b      	lsls	r3, r3, #2
 8008dda:	440b      	add	r3, r1
 8008ddc:	3318      	adds	r3, #24
 8008dde:	2200      	movs	r2, #0
 8008de0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008de2:	78f9      	ldrb	r1, [r7, #3]
 8008de4:	2300      	movs	r3, #0
 8008de6:	2200      	movs	r2, #0
 8008de8:	6878      	ldr	r0, [r7, #4]
 8008dea:	f002 f9ec 	bl	800b1c6 <USBD_LL_Transmit>
 8008dee:	e01f      	b.n	8008e30 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008df0:	68bb      	ldr	r3, [r7, #8]
 8008df2:	2200      	movs	r2, #0
 8008df4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008dfe:	687a      	ldr	r2, [r7, #4]
 8008e00:	33b0      	adds	r3, #176	; 0xb0
 8008e02:	009b      	lsls	r3, r3, #2
 8008e04:	4413      	add	r3, r2
 8008e06:	685b      	ldr	r3, [r3, #4]
 8008e08:	691b      	ldr	r3, [r3, #16]
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d010      	beq.n	8008e30 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008e14:	687a      	ldr	r2, [r7, #4]
 8008e16:	33b0      	adds	r3, #176	; 0xb0
 8008e18:	009b      	lsls	r3, r3, #2
 8008e1a:	4413      	add	r3, r2
 8008e1c:	685b      	ldr	r3, [r3, #4]
 8008e1e:	691b      	ldr	r3, [r3, #16]
 8008e20:	68ba      	ldr	r2, [r7, #8]
 8008e22:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8008e26:	68ba      	ldr	r2, [r7, #8]
 8008e28:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8008e2c:	78fa      	ldrb	r2, [r7, #3]
 8008e2e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008e30:	2300      	movs	r3, #0
}
 8008e32:	4618      	mov	r0, r3
 8008e34:	3710      	adds	r7, #16
 8008e36:	46bd      	mov	sp, r7
 8008e38:	bd80      	pop	{r7, pc}

08008e3a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008e3a:	b580      	push	{r7, lr}
 8008e3c:	b084      	sub	sp, #16
 8008e3e:	af00      	add	r7, sp, #0
 8008e40:	6078      	str	r0, [r7, #4]
 8008e42:	460b      	mov	r3, r1
 8008e44:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	32b0      	adds	r2, #176	; 0xb0
 8008e50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e54:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	32b0      	adds	r2, #176	; 0xb0
 8008e60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d101      	bne.n	8008e6c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8008e68:	2303      	movs	r3, #3
 8008e6a:	e01a      	b.n	8008ea2 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008e6c:	78fb      	ldrb	r3, [r7, #3]
 8008e6e:	4619      	mov	r1, r3
 8008e70:	6878      	ldr	r0, [r7, #4]
 8008e72:	f002 f9ea 	bl	800b24a <USBD_LL_GetRxDataSize>
 8008e76:	4602      	mov	r2, r0
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008e84:	687a      	ldr	r2, [r7, #4]
 8008e86:	33b0      	adds	r3, #176	; 0xb0
 8008e88:	009b      	lsls	r3, r3, #2
 8008e8a:	4413      	add	r3, r2
 8008e8c:	685b      	ldr	r3, [r3, #4]
 8008e8e:	68db      	ldr	r3, [r3, #12]
 8008e90:	68fa      	ldr	r2, [r7, #12]
 8008e92:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8008e96:	68fa      	ldr	r2, [r7, #12]
 8008e98:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8008e9c:	4611      	mov	r1, r2
 8008e9e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008ea0:	2300      	movs	r3, #0
}
 8008ea2:	4618      	mov	r0, r3
 8008ea4:	3710      	adds	r7, #16
 8008ea6:	46bd      	mov	sp, r7
 8008ea8:	bd80      	pop	{r7, pc}

08008eaa <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008eaa:	b580      	push	{r7, lr}
 8008eac:	b084      	sub	sp, #16
 8008eae:	af00      	add	r7, sp, #0
 8008eb0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	32b0      	adds	r2, #176	; 0xb0
 8008ebc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ec0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d101      	bne.n	8008ecc <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008ec8:	2303      	movs	r3, #3
 8008eca:	e025      	b.n	8008f18 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008ed2:	687a      	ldr	r2, [r7, #4]
 8008ed4:	33b0      	adds	r3, #176	; 0xb0
 8008ed6:	009b      	lsls	r3, r3, #2
 8008ed8:	4413      	add	r3, r2
 8008eda:	685b      	ldr	r3, [r3, #4]
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d01a      	beq.n	8008f16 <USBD_CDC_EP0_RxReady+0x6c>
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8008ee6:	2bff      	cmp	r3, #255	; 0xff
 8008ee8:	d015      	beq.n	8008f16 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008ef0:	687a      	ldr	r2, [r7, #4]
 8008ef2:	33b0      	adds	r3, #176	; 0xb0
 8008ef4:	009b      	lsls	r3, r3, #2
 8008ef6:	4413      	add	r3, r2
 8008ef8:	685b      	ldr	r3, [r3, #4]
 8008efa:	689b      	ldr	r3, [r3, #8]
 8008efc:	68fa      	ldr	r2, [r7, #12]
 8008efe:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8008f02:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008f04:	68fa      	ldr	r2, [r7, #12]
 8008f06:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008f0a:	b292      	uxth	r2, r2
 8008f0c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	22ff      	movs	r2, #255	; 0xff
 8008f12:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8008f16:	2300      	movs	r3, #0
}
 8008f18:	4618      	mov	r0, r3
 8008f1a:	3710      	adds	r7, #16
 8008f1c:	46bd      	mov	sp, r7
 8008f1e:	bd80      	pop	{r7, pc}

08008f20 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008f20:	b580      	push	{r7, lr}
 8008f22:	b086      	sub	sp, #24
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008f28:	2182      	movs	r1, #130	; 0x82
 8008f2a:	4818      	ldr	r0, [pc, #96]	; (8008f8c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008f2c:	f000 fd4f 	bl	80099ce <USBD_GetEpDesc>
 8008f30:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008f32:	2101      	movs	r1, #1
 8008f34:	4815      	ldr	r0, [pc, #84]	; (8008f8c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008f36:	f000 fd4a 	bl	80099ce <USBD_GetEpDesc>
 8008f3a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008f3c:	2181      	movs	r1, #129	; 0x81
 8008f3e:	4813      	ldr	r0, [pc, #76]	; (8008f8c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008f40:	f000 fd45 	bl	80099ce <USBD_GetEpDesc>
 8008f44:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008f46:	697b      	ldr	r3, [r7, #20]
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d002      	beq.n	8008f52 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008f4c:	697b      	ldr	r3, [r7, #20]
 8008f4e:	2210      	movs	r2, #16
 8008f50:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008f52:	693b      	ldr	r3, [r7, #16]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d006      	beq.n	8008f66 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008f58:	693b      	ldr	r3, [r7, #16]
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008f60:	711a      	strb	r2, [r3, #4]
 8008f62:	2200      	movs	r2, #0
 8008f64:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d006      	beq.n	8008f7a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	2200      	movs	r2, #0
 8008f70:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008f74:	711a      	strb	r2, [r3, #4]
 8008f76:	2200      	movs	r2, #0
 8008f78:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	2243      	movs	r2, #67	; 0x43
 8008f7e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008f80:	4b02      	ldr	r3, [pc, #8]	; (8008f8c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8008f82:	4618      	mov	r0, r3
 8008f84:	3718      	adds	r7, #24
 8008f86:	46bd      	mov	sp, r7
 8008f88:	bd80      	pop	{r7, pc}
 8008f8a:	bf00      	nop
 8008f8c:	20000050 	.word	0x20000050

08008f90 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b086      	sub	sp, #24
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008f98:	2182      	movs	r1, #130	; 0x82
 8008f9a:	4818      	ldr	r0, [pc, #96]	; (8008ffc <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008f9c:	f000 fd17 	bl	80099ce <USBD_GetEpDesc>
 8008fa0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008fa2:	2101      	movs	r1, #1
 8008fa4:	4815      	ldr	r0, [pc, #84]	; (8008ffc <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008fa6:	f000 fd12 	bl	80099ce <USBD_GetEpDesc>
 8008faa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008fac:	2181      	movs	r1, #129	; 0x81
 8008fae:	4813      	ldr	r0, [pc, #76]	; (8008ffc <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008fb0:	f000 fd0d 	bl	80099ce <USBD_GetEpDesc>
 8008fb4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008fb6:	697b      	ldr	r3, [r7, #20]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d002      	beq.n	8008fc2 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8008fbc:	697b      	ldr	r3, [r7, #20]
 8008fbe:	2210      	movs	r2, #16
 8008fc0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008fc2:	693b      	ldr	r3, [r7, #16]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d006      	beq.n	8008fd6 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008fc8:	693b      	ldr	r3, [r7, #16]
 8008fca:	2200      	movs	r2, #0
 8008fcc:	711a      	strb	r2, [r3, #4]
 8008fce:	2200      	movs	r2, #0
 8008fd0:	f042 0202 	orr.w	r2, r2, #2
 8008fd4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d006      	beq.n	8008fea <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	2200      	movs	r2, #0
 8008fe0:	711a      	strb	r2, [r3, #4]
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	f042 0202 	orr.w	r2, r2, #2
 8008fe8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	2243      	movs	r2, #67	; 0x43
 8008fee:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008ff0:	4b02      	ldr	r3, [pc, #8]	; (8008ffc <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8008ff2:	4618      	mov	r0, r3
 8008ff4:	3718      	adds	r7, #24
 8008ff6:	46bd      	mov	sp, r7
 8008ff8:	bd80      	pop	{r7, pc}
 8008ffa:	bf00      	nop
 8008ffc:	20000050 	.word	0x20000050

08009000 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009000:	b580      	push	{r7, lr}
 8009002:	b086      	sub	sp, #24
 8009004:	af00      	add	r7, sp, #0
 8009006:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009008:	2182      	movs	r1, #130	; 0x82
 800900a:	4818      	ldr	r0, [pc, #96]	; (800906c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800900c:	f000 fcdf 	bl	80099ce <USBD_GetEpDesc>
 8009010:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009012:	2101      	movs	r1, #1
 8009014:	4815      	ldr	r0, [pc, #84]	; (800906c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009016:	f000 fcda 	bl	80099ce <USBD_GetEpDesc>
 800901a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800901c:	2181      	movs	r1, #129	; 0x81
 800901e:	4813      	ldr	r0, [pc, #76]	; (800906c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009020:	f000 fcd5 	bl	80099ce <USBD_GetEpDesc>
 8009024:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009026:	697b      	ldr	r3, [r7, #20]
 8009028:	2b00      	cmp	r3, #0
 800902a:	d002      	beq.n	8009032 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800902c:	697b      	ldr	r3, [r7, #20]
 800902e:	2210      	movs	r2, #16
 8009030:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009032:	693b      	ldr	r3, [r7, #16]
 8009034:	2b00      	cmp	r3, #0
 8009036:	d006      	beq.n	8009046 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009038:	693b      	ldr	r3, [r7, #16]
 800903a:	2200      	movs	r2, #0
 800903c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009040:	711a      	strb	r2, [r3, #4]
 8009042:	2200      	movs	r2, #0
 8009044:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	2b00      	cmp	r3, #0
 800904a:	d006      	beq.n	800905a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	2200      	movs	r2, #0
 8009050:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009054:	711a      	strb	r2, [r3, #4]
 8009056:	2200      	movs	r2, #0
 8009058:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	2243      	movs	r2, #67	; 0x43
 800905e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009060:	4b02      	ldr	r3, [pc, #8]	; (800906c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8009062:	4618      	mov	r0, r3
 8009064:	3718      	adds	r7, #24
 8009066:	46bd      	mov	sp, r7
 8009068:	bd80      	pop	{r7, pc}
 800906a:	bf00      	nop
 800906c:	20000050 	.word	0x20000050

08009070 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009070:	b480      	push	{r7}
 8009072:	b083      	sub	sp, #12
 8009074:	af00      	add	r7, sp, #0
 8009076:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	220a      	movs	r2, #10
 800907c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800907e:	4b03      	ldr	r3, [pc, #12]	; (800908c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009080:	4618      	mov	r0, r3
 8009082:	370c      	adds	r7, #12
 8009084:	46bd      	mov	sp, r7
 8009086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908a:	4770      	bx	lr
 800908c:	2000000c 	.word	0x2000000c

08009090 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8009090:	b480      	push	{r7}
 8009092:	b083      	sub	sp, #12
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
 8009098:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800909a:	683b      	ldr	r3, [r7, #0]
 800909c:	2b00      	cmp	r3, #0
 800909e:	d101      	bne.n	80090a4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80090a0:	2303      	movs	r3, #3
 80090a2:	e009      	b.n	80090b8 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80090aa:	687a      	ldr	r2, [r7, #4]
 80090ac:	33b0      	adds	r3, #176	; 0xb0
 80090ae:	009b      	lsls	r3, r3, #2
 80090b0:	4413      	add	r3, r2
 80090b2:	683a      	ldr	r2, [r7, #0]
 80090b4:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80090b6:	2300      	movs	r3, #0
}
 80090b8:	4618      	mov	r0, r3
 80090ba:	370c      	adds	r7, #12
 80090bc:	46bd      	mov	sp, r7
 80090be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c2:	4770      	bx	lr

080090c4 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80090c4:	b480      	push	{r7}
 80090c6:	b087      	sub	sp, #28
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	60f8      	str	r0, [r7, #12]
 80090cc:	60b9      	str	r1, [r7, #8]
 80090ce:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	32b0      	adds	r2, #176	; 0xb0
 80090da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090de:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 80090e0:	697b      	ldr	r3, [r7, #20]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d101      	bne.n	80090ea <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80090e6:	2303      	movs	r3, #3
 80090e8:	e008      	b.n	80090fc <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80090ea:	697b      	ldr	r3, [r7, #20]
 80090ec:	68ba      	ldr	r2, [r7, #8]
 80090ee:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80090f2:	697b      	ldr	r3, [r7, #20]
 80090f4:	687a      	ldr	r2, [r7, #4]
 80090f6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 80090fa:	2300      	movs	r3, #0
}
 80090fc:	4618      	mov	r0, r3
 80090fe:	371c      	adds	r7, #28
 8009100:	46bd      	mov	sp, r7
 8009102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009106:	4770      	bx	lr

08009108 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009108:	b480      	push	{r7}
 800910a:	b085      	sub	sp, #20
 800910c:	af00      	add	r7, sp, #0
 800910e:	6078      	str	r0, [r7, #4]
 8009110:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	32b0      	adds	r2, #176	; 0xb0
 800911c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009120:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d101      	bne.n	800912c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8009128:	2303      	movs	r3, #3
 800912a:	e004      	b.n	8009136 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	683a      	ldr	r2, [r7, #0]
 8009130:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8009134:	2300      	movs	r3, #0
}
 8009136:	4618      	mov	r0, r3
 8009138:	3714      	adds	r7, #20
 800913a:	46bd      	mov	sp, r7
 800913c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009140:	4770      	bx	lr
	...

08009144 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8009144:	b580      	push	{r7, lr}
 8009146:	b084      	sub	sp, #16
 8009148:	af00      	add	r7, sp, #0
 800914a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	32b0      	adds	r2, #176	; 0xb0
 8009156:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800915a:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800915c:	2301      	movs	r3, #1
 800915e:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	32b0      	adds	r2, #176	; 0xb0
 800916a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800916e:	2b00      	cmp	r3, #0
 8009170:	d101      	bne.n	8009176 <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8009172:	2303      	movs	r3, #3
 8009174:	e025      	b.n	80091c2 <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 8009176:	68bb      	ldr	r3, [r7, #8]
 8009178:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800917c:	2b00      	cmp	r3, #0
 800917e:	d11f      	bne.n	80091c0 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8009180:	68bb      	ldr	r3, [r7, #8]
 8009182:	2201      	movs	r2, #1
 8009184:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8009188:	4b10      	ldr	r3, [pc, #64]	; (80091cc <USBD_CDC_TransmitPacket+0x88>)
 800918a:	781b      	ldrb	r3, [r3, #0]
 800918c:	f003 020f 	and.w	r2, r3, #15
 8009190:	68bb      	ldr	r3, [r7, #8]
 8009192:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8009196:	6878      	ldr	r0, [r7, #4]
 8009198:	4613      	mov	r3, r2
 800919a:	009b      	lsls	r3, r3, #2
 800919c:	4413      	add	r3, r2
 800919e:	009b      	lsls	r3, r3, #2
 80091a0:	4403      	add	r3, r0
 80091a2:	3318      	adds	r3, #24
 80091a4:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80091a6:	4b09      	ldr	r3, [pc, #36]	; (80091cc <USBD_CDC_TransmitPacket+0x88>)
 80091a8:	7819      	ldrb	r1, [r3, #0]
 80091aa:	68bb      	ldr	r3, [r7, #8]
 80091ac:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80091b0:	68bb      	ldr	r3, [r7, #8]
 80091b2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80091b6:	6878      	ldr	r0, [r7, #4]
 80091b8:	f002 f805 	bl	800b1c6 <USBD_LL_Transmit>

    ret = USBD_OK;
 80091bc:	2300      	movs	r3, #0
 80091be:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80091c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80091c2:	4618      	mov	r0, r3
 80091c4:	3710      	adds	r7, #16
 80091c6:	46bd      	mov	sp, r7
 80091c8:	bd80      	pop	{r7, pc}
 80091ca:	bf00      	nop
 80091cc:	20000093 	.word	0x20000093

080091d0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80091d0:	b580      	push	{r7, lr}
 80091d2:	b084      	sub	sp, #16
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	32b0      	adds	r2, #176	; 0xb0
 80091e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091e6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	32b0      	adds	r2, #176	; 0xb0
 80091f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d101      	bne.n	80091fe <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80091fa:	2303      	movs	r3, #3
 80091fc:	e018      	b.n	8009230 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	7c1b      	ldrb	r3, [r3, #16]
 8009202:	2b00      	cmp	r3, #0
 8009204:	d10a      	bne.n	800921c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009206:	4b0c      	ldr	r3, [pc, #48]	; (8009238 <USBD_CDC_ReceivePacket+0x68>)
 8009208:	7819      	ldrb	r1, [r3, #0]
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009210:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009214:	6878      	ldr	r0, [r7, #4]
 8009216:	f001 fff7 	bl	800b208 <USBD_LL_PrepareReceive>
 800921a:	e008      	b.n	800922e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800921c:	4b06      	ldr	r3, [pc, #24]	; (8009238 <USBD_CDC_ReceivePacket+0x68>)
 800921e:	7819      	ldrb	r1, [r3, #0]
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009226:	2340      	movs	r3, #64	; 0x40
 8009228:	6878      	ldr	r0, [r7, #4]
 800922a:	f001 ffed 	bl	800b208 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800922e:	2300      	movs	r3, #0
}
 8009230:	4618      	mov	r0, r3
 8009232:	3710      	adds	r7, #16
 8009234:	46bd      	mov	sp, r7
 8009236:	bd80      	pop	{r7, pc}
 8009238:	20000094 	.word	0x20000094

0800923c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800923c:	b580      	push	{r7, lr}
 800923e:	b086      	sub	sp, #24
 8009240:	af00      	add	r7, sp, #0
 8009242:	60f8      	str	r0, [r7, #12]
 8009244:	60b9      	str	r1, [r7, #8]
 8009246:	4613      	mov	r3, r2
 8009248:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	2b00      	cmp	r3, #0
 800924e:	d101      	bne.n	8009254 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009250:	2303      	movs	r3, #3
 8009252:	e01f      	b.n	8009294 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	2200      	movs	r2, #0
 8009258:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	2200      	movs	r2, #0
 8009260:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	2200      	movs	r2, #0
 8009268:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800926c:	68bb      	ldr	r3, [r7, #8]
 800926e:	2b00      	cmp	r3, #0
 8009270:	d003      	beq.n	800927a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	68ba      	ldr	r2, [r7, #8]
 8009276:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	2201      	movs	r2, #1
 800927e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	79fa      	ldrb	r2, [r7, #7]
 8009286:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009288:	68f8      	ldr	r0, [r7, #12]
 800928a:	f001 fe67 	bl	800af5c <USBD_LL_Init>
 800928e:	4603      	mov	r3, r0
 8009290:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009292:	7dfb      	ldrb	r3, [r7, #23]
}
 8009294:	4618      	mov	r0, r3
 8009296:	3718      	adds	r7, #24
 8009298:	46bd      	mov	sp, r7
 800929a:	bd80      	pop	{r7, pc}

0800929c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b084      	sub	sp, #16
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
 80092a4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80092a6:	2300      	movs	r3, #0
 80092a8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80092aa:	683b      	ldr	r3, [r7, #0]
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d101      	bne.n	80092b4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80092b0:	2303      	movs	r3, #3
 80092b2:	e025      	b.n	8009300 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	683a      	ldr	r2, [r7, #0]
 80092b8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	32ae      	adds	r2, #174	; 0xae
 80092c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d00f      	beq.n	80092f0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	32ae      	adds	r2, #174	; 0xae
 80092da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092e0:	f107 020e 	add.w	r2, r7, #14
 80092e4:	4610      	mov	r0, r2
 80092e6:	4798      	blx	r3
 80092e8:	4602      	mov	r2, r0
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 80092f6:	1c5a      	adds	r2, r3, #1
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 80092fe:	2300      	movs	r3, #0
}
 8009300:	4618      	mov	r0, r3
 8009302:	3710      	adds	r7, #16
 8009304:	46bd      	mov	sp, r7
 8009306:	bd80      	pop	{r7, pc}

08009308 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009308:	b580      	push	{r7, lr}
 800930a:	b082      	sub	sp, #8
 800930c:	af00      	add	r7, sp, #0
 800930e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009310:	6878      	ldr	r0, [r7, #4]
 8009312:	f001 fe6f 	bl	800aff4 <USBD_LL_Start>
 8009316:	4603      	mov	r3, r0
}
 8009318:	4618      	mov	r0, r3
 800931a:	3708      	adds	r7, #8
 800931c:	46bd      	mov	sp, r7
 800931e:	bd80      	pop	{r7, pc}

08009320 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009320:	b480      	push	{r7}
 8009322:	b083      	sub	sp, #12
 8009324:	af00      	add	r7, sp, #0
 8009326:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009328:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800932a:	4618      	mov	r0, r3
 800932c:	370c      	adds	r7, #12
 800932e:	46bd      	mov	sp, r7
 8009330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009334:	4770      	bx	lr

08009336 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009336:	b580      	push	{r7, lr}
 8009338:	b084      	sub	sp, #16
 800933a:	af00      	add	r7, sp, #0
 800933c:	6078      	str	r0, [r7, #4]
 800933e:	460b      	mov	r3, r1
 8009340:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009342:	2300      	movs	r3, #0
 8009344:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800934c:	2b00      	cmp	r3, #0
 800934e:	d009      	beq.n	8009364 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	78fa      	ldrb	r2, [r7, #3]
 800935a:	4611      	mov	r1, r2
 800935c:	6878      	ldr	r0, [r7, #4]
 800935e:	4798      	blx	r3
 8009360:	4603      	mov	r3, r0
 8009362:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009364:	7bfb      	ldrb	r3, [r7, #15]
}
 8009366:	4618      	mov	r0, r3
 8009368:	3710      	adds	r7, #16
 800936a:	46bd      	mov	sp, r7
 800936c:	bd80      	pop	{r7, pc}

0800936e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800936e:	b580      	push	{r7, lr}
 8009370:	b084      	sub	sp, #16
 8009372:	af00      	add	r7, sp, #0
 8009374:	6078      	str	r0, [r7, #4]
 8009376:	460b      	mov	r3, r1
 8009378:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800937a:	2300      	movs	r3, #0
 800937c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009384:	685b      	ldr	r3, [r3, #4]
 8009386:	78fa      	ldrb	r2, [r7, #3]
 8009388:	4611      	mov	r1, r2
 800938a:	6878      	ldr	r0, [r7, #4]
 800938c:	4798      	blx	r3
 800938e:	4603      	mov	r3, r0
 8009390:	2b00      	cmp	r3, #0
 8009392:	d001      	beq.n	8009398 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009394:	2303      	movs	r3, #3
 8009396:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009398:	7bfb      	ldrb	r3, [r7, #15]
}
 800939a:	4618      	mov	r0, r3
 800939c:	3710      	adds	r7, #16
 800939e:	46bd      	mov	sp, r7
 80093a0:	bd80      	pop	{r7, pc}

080093a2 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80093a2:	b580      	push	{r7, lr}
 80093a4:	b084      	sub	sp, #16
 80093a6:	af00      	add	r7, sp, #0
 80093a8:	6078      	str	r0, [r7, #4]
 80093aa:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80093b2:	6839      	ldr	r1, [r7, #0]
 80093b4:	4618      	mov	r0, r3
 80093b6:	f001 f932 	bl	800a61e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	2201      	movs	r2, #1
 80093be:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80093c8:	461a      	mov	r2, r3
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80093d6:	f003 031f 	and.w	r3, r3, #31
 80093da:	2b02      	cmp	r3, #2
 80093dc:	d01a      	beq.n	8009414 <USBD_LL_SetupStage+0x72>
 80093de:	2b02      	cmp	r3, #2
 80093e0:	d822      	bhi.n	8009428 <USBD_LL_SetupStage+0x86>
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d002      	beq.n	80093ec <USBD_LL_SetupStage+0x4a>
 80093e6:	2b01      	cmp	r3, #1
 80093e8:	d00a      	beq.n	8009400 <USBD_LL_SetupStage+0x5e>
 80093ea:	e01d      	b.n	8009428 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80093f2:	4619      	mov	r1, r3
 80093f4:	6878      	ldr	r0, [r7, #4]
 80093f6:	f000 fb5f 	bl	8009ab8 <USBD_StdDevReq>
 80093fa:	4603      	mov	r3, r0
 80093fc:	73fb      	strb	r3, [r7, #15]
      break;
 80093fe:	e020      	b.n	8009442 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009406:	4619      	mov	r1, r3
 8009408:	6878      	ldr	r0, [r7, #4]
 800940a:	f000 fbc7 	bl	8009b9c <USBD_StdItfReq>
 800940e:	4603      	mov	r3, r0
 8009410:	73fb      	strb	r3, [r7, #15]
      break;
 8009412:	e016      	b.n	8009442 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800941a:	4619      	mov	r1, r3
 800941c:	6878      	ldr	r0, [r7, #4]
 800941e:	f000 fc29 	bl	8009c74 <USBD_StdEPReq>
 8009422:	4603      	mov	r3, r0
 8009424:	73fb      	strb	r3, [r7, #15]
      break;
 8009426:	e00c      	b.n	8009442 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800942e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009432:	b2db      	uxtb	r3, r3
 8009434:	4619      	mov	r1, r3
 8009436:	6878      	ldr	r0, [r7, #4]
 8009438:	f001 fe3c 	bl	800b0b4 <USBD_LL_StallEP>
 800943c:	4603      	mov	r3, r0
 800943e:	73fb      	strb	r3, [r7, #15]
      break;
 8009440:	bf00      	nop
  }

  return ret;
 8009442:	7bfb      	ldrb	r3, [r7, #15]
}
 8009444:	4618      	mov	r0, r3
 8009446:	3710      	adds	r7, #16
 8009448:	46bd      	mov	sp, r7
 800944a:	bd80      	pop	{r7, pc}

0800944c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800944c:	b580      	push	{r7, lr}
 800944e:	b086      	sub	sp, #24
 8009450:	af00      	add	r7, sp, #0
 8009452:	60f8      	str	r0, [r7, #12]
 8009454:	460b      	mov	r3, r1
 8009456:	607a      	str	r2, [r7, #4]
 8009458:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800945a:	2300      	movs	r3, #0
 800945c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800945e:	7afb      	ldrb	r3, [r7, #11]
 8009460:	2b00      	cmp	r3, #0
 8009462:	d16e      	bne.n	8009542 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800946a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009472:	2b03      	cmp	r3, #3
 8009474:	f040 8098 	bne.w	80095a8 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8009478:	693b      	ldr	r3, [r7, #16]
 800947a:	689a      	ldr	r2, [r3, #8]
 800947c:	693b      	ldr	r3, [r7, #16]
 800947e:	68db      	ldr	r3, [r3, #12]
 8009480:	429a      	cmp	r2, r3
 8009482:	d913      	bls.n	80094ac <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8009484:	693b      	ldr	r3, [r7, #16]
 8009486:	689a      	ldr	r2, [r3, #8]
 8009488:	693b      	ldr	r3, [r7, #16]
 800948a:	68db      	ldr	r3, [r3, #12]
 800948c:	1ad2      	subs	r2, r2, r3
 800948e:	693b      	ldr	r3, [r7, #16]
 8009490:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009492:	693b      	ldr	r3, [r7, #16]
 8009494:	68da      	ldr	r2, [r3, #12]
 8009496:	693b      	ldr	r3, [r7, #16]
 8009498:	689b      	ldr	r3, [r3, #8]
 800949a:	4293      	cmp	r3, r2
 800949c:	bf28      	it	cs
 800949e:	4613      	movcs	r3, r2
 80094a0:	461a      	mov	r2, r3
 80094a2:	6879      	ldr	r1, [r7, #4]
 80094a4:	68f8      	ldr	r0, [r7, #12]
 80094a6:	f001 f9ae 	bl	800a806 <USBD_CtlContinueRx>
 80094aa:	e07d      	b.n	80095a8 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80094b2:	f003 031f 	and.w	r3, r3, #31
 80094b6:	2b02      	cmp	r3, #2
 80094b8:	d014      	beq.n	80094e4 <USBD_LL_DataOutStage+0x98>
 80094ba:	2b02      	cmp	r3, #2
 80094bc:	d81d      	bhi.n	80094fa <USBD_LL_DataOutStage+0xae>
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d002      	beq.n	80094c8 <USBD_LL_DataOutStage+0x7c>
 80094c2:	2b01      	cmp	r3, #1
 80094c4:	d003      	beq.n	80094ce <USBD_LL_DataOutStage+0x82>
 80094c6:	e018      	b.n	80094fa <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80094c8:	2300      	movs	r3, #0
 80094ca:	75bb      	strb	r3, [r7, #22]
            break;
 80094cc:	e018      	b.n	8009500 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80094d4:	b2db      	uxtb	r3, r3
 80094d6:	4619      	mov	r1, r3
 80094d8:	68f8      	ldr	r0, [r7, #12]
 80094da:	f000 fa5e 	bl	800999a <USBD_CoreFindIF>
 80094de:	4603      	mov	r3, r0
 80094e0:	75bb      	strb	r3, [r7, #22]
            break;
 80094e2:	e00d      	b.n	8009500 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80094ea:	b2db      	uxtb	r3, r3
 80094ec:	4619      	mov	r1, r3
 80094ee:	68f8      	ldr	r0, [r7, #12]
 80094f0:	f000 fa60 	bl	80099b4 <USBD_CoreFindEP>
 80094f4:	4603      	mov	r3, r0
 80094f6:	75bb      	strb	r3, [r7, #22]
            break;
 80094f8:	e002      	b.n	8009500 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80094fa:	2300      	movs	r3, #0
 80094fc:	75bb      	strb	r3, [r7, #22]
            break;
 80094fe:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009500:	7dbb      	ldrb	r3, [r7, #22]
 8009502:	2b00      	cmp	r3, #0
 8009504:	d119      	bne.n	800953a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800950c:	b2db      	uxtb	r3, r3
 800950e:	2b03      	cmp	r3, #3
 8009510:	d113      	bne.n	800953a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009512:	7dba      	ldrb	r2, [r7, #22]
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	32ae      	adds	r2, #174	; 0xae
 8009518:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800951c:	691b      	ldr	r3, [r3, #16]
 800951e:	2b00      	cmp	r3, #0
 8009520:	d00b      	beq.n	800953a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8009522:	7dba      	ldrb	r2, [r7, #22]
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800952a:	7dba      	ldrb	r2, [r7, #22]
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	32ae      	adds	r2, #174	; 0xae
 8009530:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009534:	691b      	ldr	r3, [r3, #16]
 8009536:	68f8      	ldr	r0, [r7, #12]
 8009538:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800953a:	68f8      	ldr	r0, [r7, #12]
 800953c:	f001 f974 	bl	800a828 <USBD_CtlSendStatus>
 8009540:	e032      	b.n	80095a8 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009542:	7afb      	ldrb	r3, [r7, #11]
 8009544:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009548:	b2db      	uxtb	r3, r3
 800954a:	4619      	mov	r1, r3
 800954c:	68f8      	ldr	r0, [r7, #12]
 800954e:	f000 fa31 	bl	80099b4 <USBD_CoreFindEP>
 8009552:	4603      	mov	r3, r0
 8009554:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009556:	7dbb      	ldrb	r3, [r7, #22]
 8009558:	2bff      	cmp	r3, #255	; 0xff
 800955a:	d025      	beq.n	80095a8 <USBD_LL_DataOutStage+0x15c>
 800955c:	7dbb      	ldrb	r3, [r7, #22]
 800955e:	2b00      	cmp	r3, #0
 8009560:	d122      	bne.n	80095a8 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009568:	b2db      	uxtb	r3, r3
 800956a:	2b03      	cmp	r3, #3
 800956c:	d117      	bne.n	800959e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800956e:	7dba      	ldrb	r2, [r7, #22]
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	32ae      	adds	r2, #174	; 0xae
 8009574:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009578:	699b      	ldr	r3, [r3, #24]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d00f      	beq.n	800959e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800957e:	7dba      	ldrb	r2, [r7, #22]
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8009586:	7dba      	ldrb	r2, [r7, #22]
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	32ae      	adds	r2, #174	; 0xae
 800958c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009590:	699b      	ldr	r3, [r3, #24]
 8009592:	7afa      	ldrb	r2, [r7, #11]
 8009594:	4611      	mov	r1, r2
 8009596:	68f8      	ldr	r0, [r7, #12]
 8009598:	4798      	blx	r3
 800959a:	4603      	mov	r3, r0
 800959c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800959e:	7dfb      	ldrb	r3, [r7, #23]
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d001      	beq.n	80095a8 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80095a4:	7dfb      	ldrb	r3, [r7, #23]
 80095a6:	e000      	b.n	80095aa <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80095a8:	2300      	movs	r3, #0
}
 80095aa:	4618      	mov	r0, r3
 80095ac:	3718      	adds	r7, #24
 80095ae:	46bd      	mov	sp, r7
 80095b0:	bd80      	pop	{r7, pc}

080095b2 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80095b2:	b580      	push	{r7, lr}
 80095b4:	b086      	sub	sp, #24
 80095b6:	af00      	add	r7, sp, #0
 80095b8:	60f8      	str	r0, [r7, #12]
 80095ba:	460b      	mov	r3, r1
 80095bc:	607a      	str	r2, [r7, #4]
 80095be:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80095c0:	7afb      	ldrb	r3, [r7, #11]
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d16f      	bne.n	80096a6 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	3314      	adds	r3, #20
 80095ca:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80095d2:	2b02      	cmp	r3, #2
 80095d4:	d15a      	bne.n	800968c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80095d6:	693b      	ldr	r3, [r7, #16]
 80095d8:	689a      	ldr	r2, [r3, #8]
 80095da:	693b      	ldr	r3, [r7, #16]
 80095dc:	68db      	ldr	r3, [r3, #12]
 80095de:	429a      	cmp	r2, r3
 80095e0:	d914      	bls.n	800960c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80095e2:	693b      	ldr	r3, [r7, #16]
 80095e4:	689a      	ldr	r2, [r3, #8]
 80095e6:	693b      	ldr	r3, [r7, #16]
 80095e8:	68db      	ldr	r3, [r3, #12]
 80095ea:	1ad2      	subs	r2, r2, r3
 80095ec:	693b      	ldr	r3, [r7, #16]
 80095ee:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80095f0:	693b      	ldr	r3, [r7, #16]
 80095f2:	689b      	ldr	r3, [r3, #8]
 80095f4:	461a      	mov	r2, r3
 80095f6:	6879      	ldr	r1, [r7, #4]
 80095f8:	68f8      	ldr	r0, [r7, #12]
 80095fa:	f001 f8d6 	bl	800a7aa <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80095fe:	2300      	movs	r3, #0
 8009600:	2200      	movs	r2, #0
 8009602:	2100      	movs	r1, #0
 8009604:	68f8      	ldr	r0, [r7, #12]
 8009606:	f001 fdff 	bl	800b208 <USBD_LL_PrepareReceive>
 800960a:	e03f      	b.n	800968c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800960c:	693b      	ldr	r3, [r7, #16]
 800960e:	68da      	ldr	r2, [r3, #12]
 8009610:	693b      	ldr	r3, [r7, #16]
 8009612:	689b      	ldr	r3, [r3, #8]
 8009614:	429a      	cmp	r2, r3
 8009616:	d11c      	bne.n	8009652 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009618:	693b      	ldr	r3, [r7, #16]
 800961a:	685a      	ldr	r2, [r3, #4]
 800961c:	693b      	ldr	r3, [r7, #16]
 800961e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009620:	429a      	cmp	r2, r3
 8009622:	d316      	bcc.n	8009652 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8009624:	693b      	ldr	r3, [r7, #16]
 8009626:	685a      	ldr	r2, [r3, #4]
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800962e:	429a      	cmp	r2, r3
 8009630:	d20f      	bcs.n	8009652 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009632:	2200      	movs	r2, #0
 8009634:	2100      	movs	r1, #0
 8009636:	68f8      	ldr	r0, [r7, #12]
 8009638:	f001 f8b7 	bl	800a7aa <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	2200      	movs	r2, #0
 8009640:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009644:	2300      	movs	r3, #0
 8009646:	2200      	movs	r2, #0
 8009648:	2100      	movs	r1, #0
 800964a:	68f8      	ldr	r0, [r7, #12]
 800964c:	f001 fddc 	bl	800b208 <USBD_LL_PrepareReceive>
 8009650:	e01c      	b.n	800968c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009658:	b2db      	uxtb	r3, r3
 800965a:	2b03      	cmp	r3, #3
 800965c:	d10f      	bne.n	800967e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009664:	68db      	ldr	r3, [r3, #12]
 8009666:	2b00      	cmp	r3, #0
 8009668:	d009      	beq.n	800967e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	2200      	movs	r2, #0
 800966e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009678:	68db      	ldr	r3, [r3, #12]
 800967a:	68f8      	ldr	r0, [r7, #12]
 800967c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800967e:	2180      	movs	r1, #128	; 0x80
 8009680:	68f8      	ldr	r0, [r7, #12]
 8009682:	f001 fd17 	bl	800b0b4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009686:	68f8      	ldr	r0, [r7, #12]
 8009688:	f001 f8e1 	bl	800a84e <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8009692:	2b00      	cmp	r3, #0
 8009694:	d03a      	beq.n	800970c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8009696:	68f8      	ldr	r0, [r7, #12]
 8009698:	f7ff fe42 	bl	8009320 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	2200      	movs	r2, #0
 80096a0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80096a4:	e032      	b.n	800970c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80096a6:	7afb      	ldrb	r3, [r7, #11]
 80096a8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80096ac:	b2db      	uxtb	r3, r3
 80096ae:	4619      	mov	r1, r3
 80096b0:	68f8      	ldr	r0, [r7, #12]
 80096b2:	f000 f97f 	bl	80099b4 <USBD_CoreFindEP>
 80096b6:	4603      	mov	r3, r0
 80096b8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80096ba:	7dfb      	ldrb	r3, [r7, #23]
 80096bc:	2bff      	cmp	r3, #255	; 0xff
 80096be:	d025      	beq.n	800970c <USBD_LL_DataInStage+0x15a>
 80096c0:	7dfb      	ldrb	r3, [r7, #23]
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d122      	bne.n	800970c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80096cc:	b2db      	uxtb	r3, r3
 80096ce:	2b03      	cmp	r3, #3
 80096d0:	d11c      	bne.n	800970c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80096d2:	7dfa      	ldrb	r2, [r7, #23]
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	32ae      	adds	r2, #174	; 0xae
 80096d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096dc:	695b      	ldr	r3, [r3, #20]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d014      	beq.n	800970c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80096e2:	7dfa      	ldrb	r2, [r7, #23]
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80096ea:	7dfa      	ldrb	r2, [r7, #23]
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	32ae      	adds	r2, #174	; 0xae
 80096f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096f4:	695b      	ldr	r3, [r3, #20]
 80096f6:	7afa      	ldrb	r2, [r7, #11]
 80096f8:	4611      	mov	r1, r2
 80096fa:	68f8      	ldr	r0, [r7, #12]
 80096fc:	4798      	blx	r3
 80096fe:	4603      	mov	r3, r0
 8009700:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009702:	7dbb      	ldrb	r3, [r7, #22]
 8009704:	2b00      	cmp	r3, #0
 8009706:	d001      	beq.n	800970c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8009708:	7dbb      	ldrb	r3, [r7, #22]
 800970a:	e000      	b.n	800970e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800970c:	2300      	movs	r3, #0
}
 800970e:	4618      	mov	r0, r3
 8009710:	3718      	adds	r7, #24
 8009712:	46bd      	mov	sp, r7
 8009714:	bd80      	pop	{r7, pc}

08009716 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009716:	b580      	push	{r7, lr}
 8009718:	b084      	sub	sp, #16
 800971a:	af00      	add	r7, sp, #0
 800971c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800971e:	2300      	movs	r3, #0
 8009720:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	2201      	movs	r2, #1
 8009726:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	2200      	movs	r2, #0
 800972e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	2200      	movs	r2, #0
 8009736:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	2200      	movs	r2, #0
 800973c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	2200      	movs	r2, #0
 8009744:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800974e:	2b00      	cmp	r3, #0
 8009750:	d014      	beq.n	800977c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009758:	685b      	ldr	r3, [r3, #4]
 800975a:	2b00      	cmp	r3, #0
 800975c:	d00e      	beq.n	800977c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009764:	685b      	ldr	r3, [r3, #4]
 8009766:	687a      	ldr	r2, [r7, #4]
 8009768:	6852      	ldr	r2, [r2, #4]
 800976a:	b2d2      	uxtb	r2, r2
 800976c:	4611      	mov	r1, r2
 800976e:	6878      	ldr	r0, [r7, #4]
 8009770:	4798      	blx	r3
 8009772:	4603      	mov	r3, r0
 8009774:	2b00      	cmp	r3, #0
 8009776:	d001      	beq.n	800977c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009778:	2303      	movs	r3, #3
 800977a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800977c:	2340      	movs	r3, #64	; 0x40
 800977e:	2200      	movs	r2, #0
 8009780:	2100      	movs	r1, #0
 8009782:	6878      	ldr	r0, [r7, #4]
 8009784:	f001 fc51 	bl	800b02a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	2201      	movs	r2, #1
 800978c:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	2240      	movs	r2, #64	; 0x40
 8009794:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009798:	2340      	movs	r3, #64	; 0x40
 800979a:	2200      	movs	r2, #0
 800979c:	2180      	movs	r1, #128	; 0x80
 800979e:	6878      	ldr	r0, [r7, #4]
 80097a0:	f001 fc43 	bl	800b02a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	2201      	movs	r2, #1
 80097a8:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	2240      	movs	r2, #64	; 0x40
 80097ae:	621a      	str	r2, [r3, #32]

  return ret;
 80097b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80097b2:	4618      	mov	r0, r3
 80097b4:	3710      	adds	r7, #16
 80097b6:	46bd      	mov	sp, r7
 80097b8:	bd80      	pop	{r7, pc}

080097ba <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80097ba:	b480      	push	{r7}
 80097bc:	b083      	sub	sp, #12
 80097be:	af00      	add	r7, sp, #0
 80097c0:	6078      	str	r0, [r7, #4]
 80097c2:	460b      	mov	r3, r1
 80097c4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	78fa      	ldrb	r2, [r7, #3]
 80097ca:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80097cc:	2300      	movs	r3, #0
}
 80097ce:	4618      	mov	r0, r3
 80097d0:	370c      	adds	r7, #12
 80097d2:	46bd      	mov	sp, r7
 80097d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d8:	4770      	bx	lr

080097da <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80097da:	b480      	push	{r7}
 80097dc:	b083      	sub	sp, #12
 80097de:	af00      	add	r7, sp, #0
 80097e0:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80097e8:	b2da      	uxtb	r2, r3
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	2204      	movs	r2, #4
 80097f4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80097f8:	2300      	movs	r3, #0
}
 80097fa:	4618      	mov	r0, r3
 80097fc:	370c      	adds	r7, #12
 80097fe:	46bd      	mov	sp, r7
 8009800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009804:	4770      	bx	lr

08009806 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009806:	b480      	push	{r7}
 8009808:	b083      	sub	sp, #12
 800980a:	af00      	add	r7, sp, #0
 800980c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009814:	b2db      	uxtb	r3, r3
 8009816:	2b04      	cmp	r3, #4
 8009818:	d106      	bne.n	8009828 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8009820:	b2da      	uxtb	r2, r3
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8009828:	2300      	movs	r3, #0
}
 800982a:	4618      	mov	r0, r3
 800982c:	370c      	adds	r7, #12
 800982e:	46bd      	mov	sp, r7
 8009830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009834:	4770      	bx	lr

08009836 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009836:	b580      	push	{r7, lr}
 8009838:	b082      	sub	sp, #8
 800983a:	af00      	add	r7, sp, #0
 800983c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009844:	b2db      	uxtb	r3, r3
 8009846:	2b03      	cmp	r3, #3
 8009848:	d110      	bne.n	800986c <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009850:	2b00      	cmp	r3, #0
 8009852:	d00b      	beq.n	800986c <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800985a:	69db      	ldr	r3, [r3, #28]
 800985c:	2b00      	cmp	r3, #0
 800985e:	d005      	beq.n	800986c <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009866:	69db      	ldr	r3, [r3, #28]
 8009868:	6878      	ldr	r0, [r7, #4]
 800986a:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800986c:	2300      	movs	r3, #0
}
 800986e:	4618      	mov	r0, r3
 8009870:	3708      	adds	r7, #8
 8009872:	46bd      	mov	sp, r7
 8009874:	bd80      	pop	{r7, pc}

08009876 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009876:	b580      	push	{r7, lr}
 8009878:	b082      	sub	sp, #8
 800987a:	af00      	add	r7, sp, #0
 800987c:	6078      	str	r0, [r7, #4]
 800987e:	460b      	mov	r3, r1
 8009880:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	32ae      	adds	r2, #174	; 0xae
 800988c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009890:	2b00      	cmp	r3, #0
 8009892:	d101      	bne.n	8009898 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009894:	2303      	movs	r3, #3
 8009896:	e01c      	b.n	80098d2 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800989e:	b2db      	uxtb	r3, r3
 80098a0:	2b03      	cmp	r3, #3
 80098a2:	d115      	bne.n	80098d0 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	32ae      	adds	r2, #174	; 0xae
 80098ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098b2:	6a1b      	ldr	r3, [r3, #32]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d00b      	beq.n	80098d0 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	32ae      	adds	r2, #174	; 0xae
 80098c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098c6:	6a1b      	ldr	r3, [r3, #32]
 80098c8:	78fa      	ldrb	r2, [r7, #3]
 80098ca:	4611      	mov	r1, r2
 80098cc:	6878      	ldr	r0, [r7, #4]
 80098ce:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80098d0:	2300      	movs	r3, #0
}
 80098d2:	4618      	mov	r0, r3
 80098d4:	3708      	adds	r7, #8
 80098d6:	46bd      	mov	sp, r7
 80098d8:	bd80      	pop	{r7, pc}

080098da <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80098da:	b580      	push	{r7, lr}
 80098dc:	b082      	sub	sp, #8
 80098de:	af00      	add	r7, sp, #0
 80098e0:	6078      	str	r0, [r7, #4]
 80098e2:	460b      	mov	r3, r1
 80098e4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	32ae      	adds	r2, #174	; 0xae
 80098f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d101      	bne.n	80098fc <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80098f8:	2303      	movs	r3, #3
 80098fa:	e01c      	b.n	8009936 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009902:	b2db      	uxtb	r3, r3
 8009904:	2b03      	cmp	r3, #3
 8009906:	d115      	bne.n	8009934 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	32ae      	adds	r2, #174	; 0xae
 8009912:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009918:	2b00      	cmp	r3, #0
 800991a:	d00b      	beq.n	8009934 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	32ae      	adds	r2, #174	; 0xae
 8009926:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800992a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800992c:	78fa      	ldrb	r2, [r7, #3]
 800992e:	4611      	mov	r1, r2
 8009930:	6878      	ldr	r0, [r7, #4]
 8009932:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009934:	2300      	movs	r3, #0
}
 8009936:	4618      	mov	r0, r3
 8009938:	3708      	adds	r7, #8
 800993a:	46bd      	mov	sp, r7
 800993c:	bd80      	pop	{r7, pc}

0800993e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800993e:	b480      	push	{r7}
 8009940:	b083      	sub	sp, #12
 8009942:	af00      	add	r7, sp, #0
 8009944:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009946:	2300      	movs	r3, #0
}
 8009948:	4618      	mov	r0, r3
 800994a:	370c      	adds	r7, #12
 800994c:	46bd      	mov	sp, r7
 800994e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009952:	4770      	bx	lr

08009954 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009954:	b580      	push	{r7, lr}
 8009956:	b084      	sub	sp, #16
 8009958:	af00      	add	r7, sp, #0
 800995a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800995c:	2300      	movs	r3, #0
 800995e:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	2201      	movs	r2, #1
 8009964:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800996e:	2b00      	cmp	r3, #0
 8009970:	d00e      	beq.n	8009990 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009978:	685b      	ldr	r3, [r3, #4]
 800997a:	687a      	ldr	r2, [r7, #4]
 800997c:	6852      	ldr	r2, [r2, #4]
 800997e:	b2d2      	uxtb	r2, r2
 8009980:	4611      	mov	r1, r2
 8009982:	6878      	ldr	r0, [r7, #4]
 8009984:	4798      	blx	r3
 8009986:	4603      	mov	r3, r0
 8009988:	2b00      	cmp	r3, #0
 800998a:	d001      	beq.n	8009990 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800998c:	2303      	movs	r3, #3
 800998e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009990:	7bfb      	ldrb	r3, [r7, #15]
}
 8009992:	4618      	mov	r0, r3
 8009994:	3710      	adds	r7, #16
 8009996:	46bd      	mov	sp, r7
 8009998:	bd80      	pop	{r7, pc}

0800999a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800999a:	b480      	push	{r7}
 800999c:	b083      	sub	sp, #12
 800999e:	af00      	add	r7, sp, #0
 80099a0:	6078      	str	r0, [r7, #4]
 80099a2:	460b      	mov	r3, r1
 80099a4:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80099a6:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80099a8:	4618      	mov	r0, r3
 80099aa:	370c      	adds	r7, #12
 80099ac:	46bd      	mov	sp, r7
 80099ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b2:	4770      	bx	lr

080099b4 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80099b4:	b480      	push	{r7}
 80099b6:	b083      	sub	sp, #12
 80099b8:	af00      	add	r7, sp, #0
 80099ba:	6078      	str	r0, [r7, #4]
 80099bc:	460b      	mov	r3, r1
 80099be:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80099c0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80099c2:	4618      	mov	r0, r3
 80099c4:	370c      	adds	r7, #12
 80099c6:	46bd      	mov	sp, r7
 80099c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099cc:	4770      	bx	lr

080099ce <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80099ce:	b580      	push	{r7, lr}
 80099d0:	b086      	sub	sp, #24
 80099d2:	af00      	add	r7, sp, #0
 80099d4:	6078      	str	r0, [r7, #4]
 80099d6:	460b      	mov	r3, r1
 80099d8:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80099e2:	2300      	movs	r3, #0
 80099e4:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	885b      	ldrh	r3, [r3, #2]
 80099ea:	b29a      	uxth	r2, r3
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	781b      	ldrb	r3, [r3, #0]
 80099f0:	b29b      	uxth	r3, r3
 80099f2:	429a      	cmp	r2, r3
 80099f4:	d920      	bls.n	8009a38 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	781b      	ldrb	r3, [r3, #0]
 80099fa:	b29b      	uxth	r3, r3
 80099fc:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80099fe:	e013      	b.n	8009a28 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009a00:	f107 030a 	add.w	r3, r7, #10
 8009a04:	4619      	mov	r1, r3
 8009a06:	6978      	ldr	r0, [r7, #20]
 8009a08:	f000 f81b 	bl	8009a42 <USBD_GetNextDesc>
 8009a0c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009a0e:	697b      	ldr	r3, [r7, #20]
 8009a10:	785b      	ldrb	r3, [r3, #1]
 8009a12:	2b05      	cmp	r3, #5
 8009a14:	d108      	bne.n	8009a28 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8009a16:	697b      	ldr	r3, [r7, #20]
 8009a18:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8009a1a:	693b      	ldr	r3, [r7, #16]
 8009a1c:	789b      	ldrb	r3, [r3, #2]
 8009a1e:	78fa      	ldrb	r2, [r7, #3]
 8009a20:	429a      	cmp	r2, r3
 8009a22:	d008      	beq.n	8009a36 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8009a24:	2300      	movs	r3, #0
 8009a26:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	885b      	ldrh	r3, [r3, #2]
 8009a2c:	b29a      	uxth	r2, r3
 8009a2e:	897b      	ldrh	r3, [r7, #10]
 8009a30:	429a      	cmp	r2, r3
 8009a32:	d8e5      	bhi.n	8009a00 <USBD_GetEpDesc+0x32>
 8009a34:	e000      	b.n	8009a38 <USBD_GetEpDesc+0x6a>
          break;
 8009a36:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8009a38:	693b      	ldr	r3, [r7, #16]
}
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	3718      	adds	r7, #24
 8009a3e:	46bd      	mov	sp, r7
 8009a40:	bd80      	pop	{r7, pc}

08009a42 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009a42:	b480      	push	{r7}
 8009a44:	b085      	sub	sp, #20
 8009a46:	af00      	add	r7, sp, #0
 8009a48:	6078      	str	r0, [r7, #4]
 8009a4a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8009a50:	683b      	ldr	r3, [r7, #0]
 8009a52:	881a      	ldrh	r2, [r3, #0]
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	781b      	ldrb	r3, [r3, #0]
 8009a58:	b29b      	uxth	r3, r3
 8009a5a:	4413      	add	r3, r2
 8009a5c:	b29a      	uxth	r2, r3
 8009a5e:	683b      	ldr	r3, [r7, #0]
 8009a60:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	781b      	ldrb	r3, [r3, #0]
 8009a66:	461a      	mov	r2, r3
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	4413      	add	r3, r2
 8009a6c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009a6e:	68fb      	ldr	r3, [r7, #12]
}
 8009a70:	4618      	mov	r0, r3
 8009a72:	3714      	adds	r7, #20
 8009a74:	46bd      	mov	sp, r7
 8009a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a7a:	4770      	bx	lr

08009a7c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009a7c:	b480      	push	{r7}
 8009a7e:	b087      	sub	sp, #28
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009a88:	697b      	ldr	r3, [r7, #20]
 8009a8a:	781b      	ldrb	r3, [r3, #0]
 8009a8c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009a8e:	697b      	ldr	r3, [r7, #20]
 8009a90:	3301      	adds	r3, #1
 8009a92:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009a94:	697b      	ldr	r3, [r7, #20]
 8009a96:	781b      	ldrb	r3, [r3, #0]
 8009a98:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009a9a:	8a3b      	ldrh	r3, [r7, #16]
 8009a9c:	021b      	lsls	r3, r3, #8
 8009a9e:	b21a      	sxth	r2, r3
 8009aa0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009aa4:	4313      	orrs	r3, r2
 8009aa6:	b21b      	sxth	r3, r3
 8009aa8:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009aaa:	89fb      	ldrh	r3, [r7, #14]
}
 8009aac:	4618      	mov	r0, r3
 8009aae:	371c      	adds	r7, #28
 8009ab0:	46bd      	mov	sp, r7
 8009ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab6:	4770      	bx	lr

08009ab8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ab8:	b580      	push	{r7, lr}
 8009aba:	b084      	sub	sp, #16
 8009abc:	af00      	add	r7, sp, #0
 8009abe:	6078      	str	r0, [r7, #4]
 8009ac0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009ac6:	683b      	ldr	r3, [r7, #0]
 8009ac8:	781b      	ldrb	r3, [r3, #0]
 8009aca:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009ace:	2b40      	cmp	r3, #64	; 0x40
 8009ad0:	d005      	beq.n	8009ade <USBD_StdDevReq+0x26>
 8009ad2:	2b40      	cmp	r3, #64	; 0x40
 8009ad4:	d857      	bhi.n	8009b86 <USBD_StdDevReq+0xce>
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d00f      	beq.n	8009afa <USBD_StdDevReq+0x42>
 8009ada:	2b20      	cmp	r3, #32
 8009adc:	d153      	bne.n	8009b86 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	32ae      	adds	r2, #174	; 0xae
 8009ae8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009aec:	689b      	ldr	r3, [r3, #8]
 8009aee:	6839      	ldr	r1, [r7, #0]
 8009af0:	6878      	ldr	r0, [r7, #4]
 8009af2:	4798      	blx	r3
 8009af4:	4603      	mov	r3, r0
 8009af6:	73fb      	strb	r3, [r7, #15]
      break;
 8009af8:	e04a      	b.n	8009b90 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009afa:	683b      	ldr	r3, [r7, #0]
 8009afc:	785b      	ldrb	r3, [r3, #1]
 8009afe:	2b09      	cmp	r3, #9
 8009b00:	d83b      	bhi.n	8009b7a <USBD_StdDevReq+0xc2>
 8009b02:	a201      	add	r2, pc, #4	; (adr r2, 8009b08 <USBD_StdDevReq+0x50>)
 8009b04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b08:	08009b5d 	.word	0x08009b5d
 8009b0c:	08009b71 	.word	0x08009b71
 8009b10:	08009b7b 	.word	0x08009b7b
 8009b14:	08009b67 	.word	0x08009b67
 8009b18:	08009b7b 	.word	0x08009b7b
 8009b1c:	08009b3b 	.word	0x08009b3b
 8009b20:	08009b31 	.word	0x08009b31
 8009b24:	08009b7b 	.word	0x08009b7b
 8009b28:	08009b53 	.word	0x08009b53
 8009b2c:	08009b45 	.word	0x08009b45
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009b30:	6839      	ldr	r1, [r7, #0]
 8009b32:	6878      	ldr	r0, [r7, #4]
 8009b34:	f000 fa3c 	bl	8009fb0 <USBD_GetDescriptor>
          break;
 8009b38:	e024      	b.n	8009b84 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009b3a:	6839      	ldr	r1, [r7, #0]
 8009b3c:	6878      	ldr	r0, [r7, #4]
 8009b3e:	f000 fbcb 	bl	800a2d8 <USBD_SetAddress>
          break;
 8009b42:	e01f      	b.n	8009b84 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009b44:	6839      	ldr	r1, [r7, #0]
 8009b46:	6878      	ldr	r0, [r7, #4]
 8009b48:	f000 fc0a 	bl	800a360 <USBD_SetConfig>
 8009b4c:	4603      	mov	r3, r0
 8009b4e:	73fb      	strb	r3, [r7, #15]
          break;
 8009b50:	e018      	b.n	8009b84 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009b52:	6839      	ldr	r1, [r7, #0]
 8009b54:	6878      	ldr	r0, [r7, #4]
 8009b56:	f000 fcad 	bl	800a4b4 <USBD_GetConfig>
          break;
 8009b5a:	e013      	b.n	8009b84 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009b5c:	6839      	ldr	r1, [r7, #0]
 8009b5e:	6878      	ldr	r0, [r7, #4]
 8009b60:	f000 fcde 	bl	800a520 <USBD_GetStatus>
          break;
 8009b64:	e00e      	b.n	8009b84 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009b66:	6839      	ldr	r1, [r7, #0]
 8009b68:	6878      	ldr	r0, [r7, #4]
 8009b6a:	f000 fd0d 	bl	800a588 <USBD_SetFeature>
          break;
 8009b6e:	e009      	b.n	8009b84 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009b70:	6839      	ldr	r1, [r7, #0]
 8009b72:	6878      	ldr	r0, [r7, #4]
 8009b74:	f000 fd31 	bl	800a5da <USBD_ClrFeature>
          break;
 8009b78:	e004      	b.n	8009b84 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8009b7a:	6839      	ldr	r1, [r7, #0]
 8009b7c:	6878      	ldr	r0, [r7, #4]
 8009b7e:	f000 fd88 	bl	800a692 <USBD_CtlError>
          break;
 8009b82:	bf00      	nop
      }
      break;
 8009b84:	e004      	b.n	8009b90 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8009b86:	6839      	ldr	r1, [r7, #0]
 8009b88:	6878      	ldr	r0, [r7, #4]
 8009b8a:	f000 fd82 	bl	800a692 <USBD_CtlError>
      break;
 8009b8e:	bf00      	nop
  }

  return ret;
 8009b90:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b92:	4618      	mov	r0, r3
 8009b94:	3710      	adds	r7, #16
 8009b96:	46bd      	mov	sp, r7
 8009b98:	bd80      	pop	{r7, pc}
 8009b9a:	bf00      	nop

08009b9c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009b9c:	b580      	push	{r7, lr}
 8009b9e:	b084      	sub	sp, #16
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	6078      	str	r0, [r7, #4]
 8009ba4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009ba6:	2300      	movs	r3, #0
 8009ba8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009baa:	683b      	ldr	r3, [r7, #0]
 8009bac:	781b      	ldrb	r3, [r3, #0]
 8009bae:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009bb2:	2b40      	cmp	r3, #64	; 0x40
 8009bb4:	d005      	beq.n	8009bc2 <USBD_StdItfReq+0x26>
 8009bb6:	2b40      	cmp	r3, #64	; 0x40
 8009bb8:	d852      	bhi.n	8009c60 <USBD_StdItfReq+0xc4>
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d001      	beq.n	8009bc2 <USBD_StdItfReq+0x26>
 8009bbe:	2b20      	cmp	r3, #32
 8009bc0:	d14e      	bne.n	8009c60 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009bc8:	b2db      	uxtb	r3, r3
 8009bca:	3b01      	subs	r3, #1
 8009bcc:	2b02      	cmp	r3, #2
 8009bce:	d840      	bhi.n	8009c52 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009bd0:	683b      	ldr	r3, [r7, #0]
 8009bd2:	889b      	ldrh	r3, [r3, #4]
 8009bd4:	b2db      	uxtb	r3, r3
 8009bd6:	2b01      	cmp	r3, #1
 8009bd8:	d836      	bhi.n	8009c48 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8009bda:	683b      	ldr	r3, [r7, #0]
 8009bdc:	889b      	ldrh	r3, [r3, #4]
 8009bde:	b2db      	uxtb	r3, r3
 8009be0:	4619      	mov	r1, r3
 8009be2:	6878      	ldr	r0, [r7, #4]
 8009be4:	f7ff fed9 	bl	800999a <USBD_CoreFindIF>
 8009be8:	4603      	mov	r3, r0
 8009bea:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009bec:	7bbb      	ldrb	r3, [r7, #14]
 8009bee:	2bff      	cmp	r3, #255	; 0xff
 8009bf0:	d01d      	beq.n	8009c2e <USBD_StdItfReq+0x92>
 8009bf2:	7bbb      	ldrb	r3, [r7, #14]
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d11a      	bne.n	8009c2e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009bf8:	7bba      	ldrb	r2, [r7, #14]
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	32ae      	adds	r2, #174	; 0xae
 8009bfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c02:	689b      	ldr	r3, [r3, #8]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d00f      	beq.n	8009c28 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009c08:	7bba      	ldrb	r2, [r7, #14]
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009c10:	7bba      	ldrb	r2, [r7, #14]
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	32ae      	adds	r2, #174	; 0xae
 8009c16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c1a:	689b      	ldr	r3, [r3, #8]
 8009c1c:	6839      	ldr	r1, [r7, #0]
 8009c1e:	6878      	ldr	r0, [r7, #4]
 8009c20:	4798      	blx	r3
 8009c22:	4603      	mov	r3, r0
 8009c24:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009c26:	e004      	b.n	8009c32 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009c28:	2303      	movs	r3, #3
 8009c2a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009c2c:	e001      	b.n	8009c32 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8009c2e:	2303      	movs	r3, #3
 8009c30:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009c32:	683b      	ldr	r3, [r7, #0]
 8009c34:	88db      	ldrh	r3, [r3, #6]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d110      	bne.n	8009c5c <USBD_StdItfReq+0xc0>
 8009c3a:	7bfb      	ldrb	r3, [r7, #15]
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d10d      	bne.n	8009c5c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009c40:	6878      	ldr	r0, [r7, #4]
 8009c42:	f000 fdf1 	bl	800a828 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009c46:	e009      	b.n	8009c5c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009c48:	6839      	ldr	r1, [r7, #0]
 8009c4a:	6878      	ldr	r0, [r7, #4]
 8009c4c:	f000 fd21 	bl	800a692 <USBD_CtlError>
          break;
 8009c50:	e004      	b.n	8009c5c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009c52:	6839      	ldr	r1, [r7, #0]
 8009c54:	6878      	ldr	r0, [r7, #4]
 8009c56:	f000 fd1c 	bl	800a692 <USBD_CtlError>
          break;
 8009c5a:	e000      	b.n	8009c5e <USBD_StdItfReq+0xc2>
          break;
 8009c5c:	bf00      	nop
      }
      break;
 8009c5e:	e004      	b.n	8009c6a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009c60:	6839      	ldr	r1, [r7, #0]
 8009c62:	6878      	ldr	r0, [r7, #4]
 8009c64:	f000 fd15 	bl	800a692 <USBD_CtlError>
      break;
 8009c68:	bf00      	nop
  }

  return ret;
 8009c6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c6c:	4618      	mov	r0, r3
 8009c6e:	3710      	adds	r7, #16
 8009c70:	46bd      	mov	sp, r7
 8009c72:	bd80      	pop	{r7, pc}

08009c74 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009c74:	b580      	push	{r7, lr}
 8009c76:	b084      	sub	sp, #16
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	6078      	str	r0, [r7, #4]
 8009c7c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8009c7e:	2300      	movs	r3, #0
 8009c80:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009c82:	683b      	ldr	r3, [r7, #0]
 8009c84:	889b      	ldrh	r3, [r3, #4]
 8009c86:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009c88:	683b      	ldr	r3, [r7, #0]
 8009c8a:	781b      	ldrb	r3, [r3, #0]
 8009c8c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009c90:	2b40      	cmp	r3, #64	; 0x40
 8009c92:	d007      	beq.n	8009ca4 <USBD_StdEPReq+0x30>
 8009c94:	2b40      	cmp	r3, #64	; 0x40
 8009c96:	f200 817f 	bhi.w	8009f98 <USBD_StdEPReq+0x324>
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d02a      	beq.n	8009cf4 <USBD_StdEPReq+0x80>
 8009c9e:	2b20      	cmp	r3, #32
 8009ca0:	f040 817a 	bne.w	8009f98 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009ca4:	7bbb      	ldrb	r3, [r7, #14]
 8009ca6:	4619      	mov	r1, r3
 8009ca8:	6878      	ldr	r0, [r7, #4]
 8009caa:	f7ff fe83 	bl	80099b4 <USBD_CoreFindEP>
 8009cae:	4603      	mov	r3, r0
 8009cb0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009cb2:	7b7b      	ldrb	r3, [r7, #13]
 8009cb4:	2bff      	cmp	r3, #255	; 0xff
 8009cb6:	f000 8174 	beq.w	8009fa2 <USBD_StdEPReq+0x32e>
 8009cba:	7b7b      	ldrb	r3, [r7, #13]
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	f040 8170 	bne.w	8009fa2 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8009cc2:	7b7a      	ldrb	r2, [r7, #13]
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8009cca:	7b7a      	ldrb	r2, [r7, #13]
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	32ae      	adds	r2, #174	; 0xae
 8009cd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009cd4:	689b      	ldr	r3, [r3, #8]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	f000 8163 	beq.w	8009fa2 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009cdc:	7b7a      	ldrb	r2, [r7, #13]
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	32ae      	adds	r2, #174	; 0xae
 8009ce2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ce6:	689b      	ldr	r3, [r3, #8]
 8009ce8:	6839      	ldr	r1, [r7, #0]
 8009cea:	6878      	ldr	r0, [r7, #4]
 8009cec:	4798      	blx	r3
 8009cee:	4603      	mov	r3, r0
 8009cf0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009cf2:	e156      	b.n	8009fa2 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009cf4:	683b      	ldr	r3, [r7, #0]
 8009cf6:	785b      	ldrb	r3, [r3, #1]
 8009cf8:	2b03      	cmp	r3, #3
 8009cfa:	d008      	beq.n	8009d0e <USBD_StdEPReq+0x9a>
 8009cfc:	2b03      	cmp	r3, #3
 8009cfe:	f300 8145 	bgt.w	8009f8c <USBD_StdEPReq+0x318>
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	f000 809b 	beq.w	8009e3e <USBD_StdEPReq+0x1ca>
 8009d08:	2b01      	cmp	r3, #1
 8009d0a:	d03c      	beq.n	8009d86 <USBD_StdEPReq+0x112>
 8009d0c:	e13e      	b.n	8009f8c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009d14:	b2db      	uxtb	r3, r3
 8009d16:	2b02      	cmp	r3, #2
 8009d18:	d002      	beq.n	8009d20 <USBD_StdEPReq+0xac>
 8009d1a:	2b03      	cmp	r3, #3
 8009d1c:	d016      	beq.n	8009d4c <USBD_StdEPReq+0xd8>
 8009d1e:	e02c      	b.n	8009d7a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009d20:	7bbb      	ldrb	r3, [r7, #14]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d00d      	beq.n	8009d42 <USBD_StdEPReq+0xce>
 8009d26:	7bbb      	ldrb	r3, [r7, #14]
 8009d28:	2b80      	cmp	r3, #128	; 0x80
 8009d2a:	d00a      	beq.n	8009d42 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009d2c:	7bbb      	ldrb	r3, [r7, #14]
 8009d2e:	4619      	mov	r1, r3
 8009d30:	6878      	ldr	r0, [r7, #4]
 8009d32:	f001 f9bf 	bl	800b0b4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009d36:	2180      	movs	r1, #128	; 0x80
 8009d38:	6878      	ldr	r0, [r7, #4]
 8009d3a:	f001 f9bb 	bl	800b0b4 <USBD_LL_StallEP>
 8009d3e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009d40:	e020      	b.n	8009d84 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8009d42:	6839      	ldr	r1, [r7, #0]
 8009d44:	6878      	ldr	r0, [r7, #4]
 8009d46:	f000 fca4 	bl	800a692 <USBD_CtlError>
              break;
 8009d4a:	e01b      	b.n	8009d84 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009d4c:	683b      	ldr	r3, [r7, #0]
 8009d4e:	885b      	ldrh	r3, [r3, #2]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d10e      	bne.n	8009d72 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009d54:	7bbb      	ldrb	r3, [r7, #14]
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d00b      	beq.n	8009d72 <USBD_StdEPReq+0xfe>
 8009d5a:	7bbb      	ldrb	r3, [r7, #14]
 8009d5c:	2b80      	cmp	r3, #128	; 0x80
 8009d5e:	d008      	beq.n	8009d72 <USBD_StdEPReq+0xfe>
 8009d60:	683b      	ldr	r3, [r7, #0]
 8009d62:	88db      	ldrh	r3, [r3, #6]
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d104      	bne.n	8009d72 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009d68:	7bbb      	ldrb	r3, [r7, #14]
 8009d6a:	4619      	mov	r1, r3
 8009d6c:	6878      	ldr	r0, [r7, #4]
 8009d6e:	f001 f9a1 	bl	800b0b4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009d72:	6878      	ldr	r0, [r7, #4]
 8009d74:	f000 fd58 	bl	800a828 <USBD_CtlSendStatus>

              break;
 8009d78:	e004      	b.n	8009d84 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8009d7a:	6839      	ldr	r1, [r7, #0]
 8009d7c:	6878      	ldr	r0, [r7, #4]
 8009d7e:	f000 fc88 	bl	800a692 <USBD_CtlError>
              break;
 8009d82:	bf00      	nop
          }
          break;
 8009d84:	e107      	b.n	8009f96 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009d8c:	b2db      	uxtb	r3, r3
 8009d8e:	2b02      	cmp	r3, #2
 8009d90:	d002      	beq.n	8009d98 <USBD_StdEPReq+0x124>
 8009d92:	2b03      	cmp	r3, #3
 8009d94:	d016      	beq.n	8009dc4 <USBD_StdEPReq+0x150>
 8009d96:	e04b      	b.n	8009e30 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009d98:	7bbb      	ldrb	r3, [r7, #14]
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d00d      	beq.n	8009dba <USBD_StdEPReq+0x146>
 8009d9e:	7bbb      	ldrb	r3, [r7, #14]
 8009da0:	2b80      	cmp	r3, #128	; 0x80
 8009da2:	d00a      	beq.n	8009dba <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009da4:	7bbb      	ldrb	r3, [r7, #14]
 8009da6:	4619      	mov	r1, r3
 8009da8:	6878      	ldr	r0, [r7, #4]
 8009daa:	f001 f983 	bl	800b0b4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009dae:	2180      	movs	r1, #128	; 0x80
 8009db0:	6878      	ldr	r0, [r7, #4]
 8009db2:	f001 f97f 	bl	800b0b4 <USBD_LL_StallEP>
 8009db6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009db8:	e040      	b.n	8009e3c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8009dba:	6839      	ldr	r1, [r7, #0]
 8009dbc:	6878      	ldr	r0, [r7, #4]
 8009dbe:	f000 fc68 	bl	800a692 <USBD_CtlError>
              break;
 8009dc2:	e03b      	b.n	8009e3c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009dc4:	683b      	ldr	r3, [r7, #0]
 8009dc6:	885b      	ldrh	r3, [r3, #2]
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d136      	bne.n	8009e3a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009dcc:	7bbb      	ldrb	r3, [r7, #14]
 8009dce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d004      	beq.n	8009de0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009dd6:	7bbb      	ldrb	r3, [r7, #14]
 8009dd8:	4619      	mov	r1, r3
 8009dda:	6878      	ldr	r0, [r7, #4]
 8009ddc:	f001 f989 	bl	800b0f2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009de0:	6878      	ldr	r0, [r7, #4]
 8009de2:	f000 fd21 	bl	800a828 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8009de6:	7bbb      	ldrb	r3, [r7, #14]
 8009de8:	4619      	mov	r1, r3
 8009dea:	6878      	ldr	r0, [r7, #4]
 8009dec:	f7ff fde2 	bl	80099b4 <USBD_CoreFindEP>
 8009df0:	4603      	mov	r3, r0
 8009df2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009df4:	7b7b      	ldrb	r3, [r7, #13]
 8009df6:	2bff      	cmp	r3, #255	; 0xff
 8009df8:	d01f      	beq.n	8009e3a <USBD_StdEPReq+0x1c6>
 8009dfa:	7b7b      	ldrb	r3, [r7, #13]
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d11c      	bne.n	8009e3a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009e00:	7b7a      	ldrb	r2, [r7, #13]
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009e08:	7b7a      	ldrb	r2, [r7, #13]
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	32ae      	adds	r2, #174	; 0xae
 8009e0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e12:	689b      	ldr	r3, [r3, #8]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d010      	beq.n	8009e3a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009e18:	7b7a      	ldrb	r2, [r7, #13]
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	32ae      	adds	r2, #174	; 0xae
 8009e1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e22:	689b      	ldr	r3, [r3, #8]
 8009e24:	6839      	ldr	r1, [r7, #0]
 8009e26:	6878      	ldr	r0, [r7, #4]
 8009e28:	4798      	blx	r3
 8009e2a:	4603      	mov	r3, r0
 8009e2c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8009e2e:	e004      	b.n	8009e3a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009e30:	6839      	ldr	r1, [r7, #0]
 8009e32:	6878      	ldr	r0, [r7, #4]
 8009e34:	f000 fc2d 	bl	800a692 <USBD_CtlError>
              break;
 8009e38:	e000      	b.n	8009e3c <USBD_StdEPReq+0x1c8>
              break;
 8009e3a:	bf00      	nop
          }
          break;
 8009e3c:	e0ab      	b.n	8009f96 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e44:	b2db      	uxtb	r3, r3
 8009e46:	2b02      	cmp	r3, #2
 8009e48:	d002      	beq.n	8009e50 <USBD_StdEPReq+0x1dc>
 8009e4a:	2b03      	cmp	r3, #3
 8009e4c:	d032      	beq.n	8009eb4 <USBD_StdEPReq+0x240>
 8009e4e:	e097      	b.n	8009f80 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009e50:	7bbb      	ldrb	r3, [r7, #14]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d007      	beq.n	8009e66 <USBD_StdEPReq+0x1f2>
 8009e56:	7bbb      	ldrb	r3, [r7, #14]
 8009e58:	2b80      	cmp	r3, #128	; 0x80
 8009e5a:	d004      	beq.n	8009e66 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8009e5c:	6839      	ldr	r1, [r7, #0]
 8009e5e:	6878      	ldr	r0, [r7, #4]
 8009e60:	f000 fc17 	bl	800a692 <USBD_CtlError>
                break;
 8009e64:	e091      	b.n	8009f8a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009e66:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	da0b      	bge.n	8009e86 <USBD_StdEPReq+0x212>
 8009e6e:	7bbb      	ldrb	r3, [r7, #14]
 8009e70:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009e74:	4613      	mov	r3, r2
 8009e76:	009b      	lsls	r3, r3, #2
 8009e78:	4413      	add	r3, r2
 8009e7a:	009b      	lsls	r3, r3, #2
 8009e7c:	3310      	adds	r3, #16
 8009e7e:	687a      	ldr	r2, [r7, #4]
 8009e80:	4413      	add	r3, r2
 8009e82:	3304      	adds	r3, #4
 8009e84:	e00b      	b.n	8009e9e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009e86:	7bbb      	ldrb	r3, [r7, #14]
 8009e88:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009e8c:	4613      	mov	r3, r2
 8009e8e:	009b      	lsls	r3, r3, #2
 8009e90:	4413      	add	r3, r2
 8009e92:	009b      	lsls	r3, r3, #2
 8009e94:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009e98:	687a      	ldr	r2, [r7, #4]
 8009e9a:	4413      	add	r3, r2
 8009e9c:	3304      	adds	r3, #4
 8009e9e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009ea0:	68bb      	ldr	r3, [r7, #8]
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009ea6:	68bb      	ldr	r3, [r7, #8]
 8009ea8:	2202      	movs	r2, #2
 8009eaa:	4619      	mov	r1, r3
 8009eac:	6878      	ldr	r0, [r7, #4]
 8009eae:	f000 fc61 	bl	800a774 <USBD_CtlSendData>
              break;
 8009eb2:	e06a      	b.n	8009f8a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009eb4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	da11      	bge.n	8009ee0 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009ebc:	7bbb      	ldrb	r3, [r7, #14]
 8009ebe:	f003 020f 	and.w	r2, r3, #15
 8009ec2:	6879      	ldr	r1, [r7, #4]
 8009ec4:	4613      	mov	r3, r2
 8009ec6:	009b      	lsls	r3, r3, #2
 8009ec8:	4413      	add	r3, r2
 8009eca:	009b      	lsls	r3, r3, #2
 8009ecc:	440b      	add	r3, r1
 8009ece:	3324      	adds	r3, #36	; 0x24
 8009ed0:	881b      	ldrh	r3, [r3, #0]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d117      	bne.n	8009f06 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8009ed6:	6839      	ldr	r1, [r7, #0]
 8009ed8:	6878      	ldr	r0, [r7, #4]
 8009eda:	f000 fbda 	bl	800a692 <USBD_CtlError>
                  break;
 8009ede:	e054      	b.n	8009f8a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009ee0:	7bbb      	ldrb	r3, [r7, #14]
 8009ee2:	f003 020f 	and.w	r2, r3, #15
 8009ee6:	6879      	ldr	r1, [r7, #4]
 8009ee8:	4613      	mov	r3, r2
 8009eea:	009b      	lsls	r3, r3, #2
 8009eec:	4413      	add	r3, r2
 8009eee:	009b      	lsls	r3, r3, #2
 8009ef0:	440b      	add	r3, r1
 8009ef2:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009ef6:	881b      	ldrh	r3, [r3, #0]
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d104      	bne.n	8009f06 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8009efc:	6839      	ldr	r1, [r7, #0]
 8009efe:	6878      	ldr	r0, [r7, #4]
 8009f00:	f000 fbc7 	bl	800a692 <USBD_CtlError>
                  break;
 8009f04:	e041      	b.n	8009f8a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009f06:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	da0b      	bge.n	8009f26 <USBD_StdEPReq+0x2b2>
 8009f0e:	7bbb      	ldrb	r3, [r7, #14]
 8009f10:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009f14:	4613      	mov	r3, r2
 8009f16:	009b      	lsls	r3, r3, #2
 8009f18:	4413      	add	r3, r2
 8009f1a:	009b      	lsls	r3, r3, #2
 8009f1c:	3310      	adds	r3, #16
 8009f1e:	687a      	ldr	r2, [r7, #4]
 8009f20:	4413      	add	r3, r2
 8009f22:	3304      	adds	r3, #4
 8009f24:	e00b      	b.n	8009f3e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009f26:	7bbb      	ldrb	r3, [r7, #14]
 8009f28:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009f2c:	4613      	mov	r3, r2
 8009f2e:	009b      	lsls	r3, r3, #2
 8009f30:	4413      	add	r3, r2
 8009f32:	009b      	lsls	r3, r3, #2
 8009f34:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009f38:	687a      	ldr	r2, [r7, #4]
 8009f3a:	4413      	add	r3, r2
 8009f3c:	3304      	adds	r3, #4
 8009f3e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009f40:	7bbb      	ldrb	r3, [r7, #14]
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d002      	beq.n	8009f4c <USBD_StdEPReq+0x2d8>
 8009f46:	7bbb      	ldrb	r3, [r7, #14]
 8009f48:	2b80      	cmp	r3, #128	; 0x80
 8009f4a:	d103      	bne.n	8009f54 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8009f4c:	68bb      	ldr	r3, [r7, #8]
 8009f4e:	2200      	movs	r2, #0
 8009f50:	601a      	str	r2, [r3, #0]
 8009f52:	e00e      	b.n	8009f72 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009f54:	7bbb      	ldrb	r3, [r7, #14]
 8009f56:	4619      	mov	r1, r3
 8009f58:	6878      	ldr	r0, [r7, #4]
 8009f5a:	f001 f8e9 	bl	800b130 <USBD_LL_IsStallEP>
 8009f5e:	4603      	mov	r3, r0
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d003      	beq.n	8009f6c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8009f64:	68bb      	ldr	r3, [r7, #8]
 8009f66:	2201      	movs	r2, #1
 8009f68:	601a      	str	r2, [r3, #0]
 8009f6a:	e002      	b.n	8009f72 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8009f6c:	68bb      	ldr	r3, [r7, #8]
 8009f6e:	2200      	movs	r2, #0
 8009f70:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009f72:	68bb      	ldr	r3, [r7, #8]
 8009f74:	2202      	movs	r2, #2
 8009f76:	4619      	mov	r1, r3
 8009f78:	6878      	ldr	r0, [r7, #4]
 8009f7a:	f000 fbfb 	bl	800a774 <USBD_CtlSendData>
              break;
 8009f7e:	e004      	b.n	8009f8a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8009f80:	6839      	ldr	r1, [r7, #0]
 8009f82:	6878      	ldr	r0, [r7, #4]
 8009f84:	f000 fb85 	bl	800a692 <USBD_CtlError>
              break;
 8009f88:	bf00      	nop
          }
          break;
 8009f8a:	e004      	b.n	8009f96 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8009f8c:	6839      	ldr	r1, [r7, #0]
 8009f8e:	6878      	ldr	r0, [r7, #4]
 8009f90:	f000 fb7f 	bl	800a692 <USBD_CtlError>
          break;
 8009f94:	bf00      	nop
      }
      break;
 8009f96:	e005      	b.n	8009fa4 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8009f98:	6839      	ldr	r1, [r7, #0]
 8009f9a:	6878      	ldr	r0, [r7, #4]
 8009f9c:	f000 fb79 	bl	800a692 <USBD_CtlError>
      break;
 8009fa0:	e000      	b.n	8009fa4 <USBD_StdEPReq+0x330>
      break;
 8009fa2:	bf00      	nop
  }

  return ret;
 8009fa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fa6:	4618      	mov	r0, r3
 8009fa8:	3710      	adds	r7, #16
 8009faa:	46bd      	mov	sp, r7
 8009fac:	bd80      	pop	{r7, pc}
	...

08009fb0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009fb0:	b580      	push	{r7, lr}
 8009fb2:	b084      	sub	sp, #16
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	6078      	str	r0, [r7, #4]
 8009fb8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009fba:	2300      	movs	r3, #0
 8009fbc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009fbe:	2300      	movs	r3, #0
 8009fc0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009fc6:	683b      	ldr	r3, [r7, #0]
 8009fc8:	885b      	ldrh	r3, [r3, #2]
 8009fca:	0a1b      	lsrs	r3, r3, #8
 8009fcc:	b29b      	uxth	r3, r3
 8009fce:	3b01      	subs	r3, #1
 8009fd0:	2b0e      	cmp	r3, #14
 8009fd2:	f200 8152 	bhi.w	800a27a <USBD_GetDescriptor+0x2ca>
 8009fd6:	a201      	add	r2, pc, #4	; (adr r2, 8009fdc <USBD_GetDescriptor+0x2c>)
 8009fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fdc:	0800a04d 	.word	0x0800a04d
 8009fe0:	0800a065 	.word	0x0800a065
 8009fe4:	0800a0a5 	.word	0x0800a0a5
 8009fe8:	0800a27b 	.word	0x0800a27b
 8009fec:	0800a27b 	.word	0x0800a27b
 8009ff0:	0800a21b 	.word	0x0800a21b
 8009ff4:	0800a247 	.word	0x0800a247
 8009ff8:	0800a27b 	.word	0x0800a27b
 8009ffc:	0800a27b 	.word	0x0800a27b
 800a000:	0800a27b 	.word	0x0800a27b
 800a004:	0800a27b 	.word	0x0800a27b
 800a008:	0800a27b 	.word	0x0800a27b
 800a00c:	0800a27b 	.word	0x0800a27b
 800a010:	0800a27b 	.word	0x0800a27b
 800a014:	0800a019 	.word	0x0800a019
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a01e:	69db      	ldr	r3, [r3, #28]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d00b      	beq.n	800a03c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a02a:	69db      	ldr	r3, [r3, #28]
 800a02c:	687a      	ldr	r2, [r7, #4]
 800a02e:	7c12      	ldrb	r2, [r2, #16]
 800a030:	f107 0108 	add.w	r1, r7, #8
 800a034:	4610      	mov	r0, r2
 800a036:	4798      	blx	r3
 800a038:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a03a:	e126      	b.n	800a28a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a03c:	6839      	ldr	r1, [r7, #0]
 800a03e:	6878      	ldr	r0, [r7, #4]
 800a040:	f000 fb27 	bl	800a692 <USBD_CtlError>
        err++;
 800a044:	7afb      	ldrb	r3, [r7, #11]
 800a046:	3301      	adds	r3, #1
 800a048:	72fb      	strb	r3, [r7, #11]
      break;
 800a04a:	e11e      	b.n	800a28a <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	687a      	ldr	r2, [r7, #4]
 800a056:	7c12      	ldrb	r2, [r2, #16]
 800a058:	f107 0108 	add.w	r1, r7, #8
 800a05c:	4610      	mov	r0, r2
 800a05e:	4798      	blx	r3
 800a060:	60f8      	str	r0, [r7, #12]
      break;
 800a062:	e112      	b.n	800a28a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	7c1b      	ldrb	r3, [r3, #16]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d10d      	bne.n	800a088 <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a072:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a074:	f107 0208 	add.w	r2, r7, #8
 800a078:	4610      	mov	r0, r2
 800a07a:	4798      	blx	r3
 800a07c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	3301      	adds	r3, #1
 800a082:	2202      	movs	r2, #2
 800a084:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a086:	e100      	b.n	800a28a <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a08e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a090:	f107 0208 	add.w	r2, r7, #8
 800a094:	4610      	mov	r0, r2
 800a096:	4798      	blx	r3
 800a098:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	3301      	adds	r3, #1
 800a09e:	2202      	movs	r2, #2
 800a0a0:	701a      	strb	r2, [r3, #0]
      break;
 800a0a2:	e0f2      	b.n	800a28a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a0a4:	683b      	ldr	r3, [r7, #0]
 800a0a6:	885b      	ldrh	r3, [r3, #2]
 800a0a8:	b2db      	uxtb	r3, r3
 800a0aa:	2b05      	cmp	r3, #5
 800a0ac:	f200 80ac 	bhi.w	800a208 <USBD_GetDescriptor+0x258>
 800a0b0:	a201      	add	r2, pc, #4	; (adr r2, 800a0b8 <USBD_GetDescriptor+0x108>)
 800a0b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0b6:	bf00      	nop
 800a0b8:	0800a0d1 	.word	0x0800a0d1
 800a0bc:	0800a105 	.word	0x0800a105
 800a0c0:	0800a139 	.word	0x0800a139
 800a0c4:	0800a16d 	.word	0x0800a16d
 800a0c8:	0800a1a1 	.word	0x0800a1a1
 800a0cc:	0800a1d5 	.word	0x0800a1d5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a0d6:	685b      	ldr	r3, [r3, #4]
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d00b      	beq.n	800a0f4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a0e2:	685b      	ldr	r3, [r3, #4]
 800a0e4:	687a      	ldr	r2, [r7, #4]
 800a0e6:	7c12      	ldrb	r2, [r2, #16]
 800a0e8:	f107 0108 	add.w	r1, r7, #8
 800a0ec:	4610      	mov	r0, r2
 800a0ee:	4798      	blx	r3
 800a0f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a0f2:	e091      	b.n	800a218 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a0f4:	6839      	ldr	r1, [r7, #0]
 800a0f6:	6878      	ldr	r0, [r7, #4]
 800a0f8:	f000 facb 	bl	800a692 <USBD_CtlError>
            err++;
 800a0fc:	7afb      	ldrb	r3, [r7, #11]
 800a0fe:	3301      	adds	r3, #1
 800a100:	72fb      	strb	r3, [r7, #11]
          break;
 800a102:	e089      	b.n	800a218 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a10a:	689b      	ldr	r3, [r3, #8]
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d00b      	beq.n	800a128 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a116:	689b      	ldr	r3, [r3, #8]
 800a118:	687a      	ldr	r2, [r7, #4]
 800a11a:	7c12      	ldrb	r2, [r2, #16]
 800a11c:	f107 0108 	add.w	r1, r7, #8
 800a120:	4610      	mov	r0, r2
 800a122:	4798      	blx	r3
 800a124:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a126:	e077      	b.n	800a218 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a128:	6839      	ldr	r1, [r7, #0]
 800a12a:	6878      	ldr	r0, [r7, #4]
 800a12c:	f000 fab1 	bl	800a692 <USBD_CtlError>
            err++;
 800a130:	7afb      	ldrb	r3, [r7, #11]
 800a132:	3301      	adds	r3, #1
 800a134:	72fb      	strb	r3, [r7, #11]
          break;
 800a136:	e06f      	b.n	800a218 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a13e:	68db      	ldr	r3, [r3, #12]
 800a140:	2b00      	cmp	r3, #0
 800a142:	d00b      	beq.n	800a15c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a14a:	68db      	ldr	r3, [r3, #12]
 800a14c:	687a      	ldr	r2, [r7, #4]
 800a14e:	7c12      	ldrb	r2, [r2, #16]
 800a150:	f107 0108 	add.w	r1, r7, #8
 800a154:	4610      	mov	r0, r2
 800a156:	4798      	blx	r3
 800a158:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a15a:	e05d      	b.n	800a218 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a15c:	6839      	ldr	r1, [r7, #0]
 800a15e:	6878      	ldr	r0, [r7, #4]
 800a160:	f000 fa97 	bl	800a692 <USBD_CtlError>
            err++;
 800a164:	7afb      	ldrb	r3, [r7, #11]
 800a166:	3301      	adds	r3, #1
 800a168:	72fb      	strb	r3, [r7, #11]
          break;
 800a16a:	e055      	b.n	800a218 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a172:	691b      	ldr	r3, [r3, #16]
 800a174:	2b00      	cmp	r3, #0
 800a176:	d00b      	beq.n	800a190 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a17e:	691b      	ldr	r3, [r3, #16]
 800a180:	687a      	ldr	r2, [r7, #4]
 800a182:	7c12      	ldrb	r2, [r2, #16]
 800a184:	f107 0108 	add.w	r1, r7, #8
 800a188:	4610      	mov	r0, r2
 800a18a:	4798      	blx	r3
 800a18c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a18e:	e043      	b.n	800a218 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a190:	6839      	ldr	r1, [r7, #0]
 800a192:	6878      	ldr	r0, [r7, #4]
 800a194:	f000 fa7d 	bl	800a692 <USBD_CtlError>
            err++;
 800a198:	7afb      	ldrb	r3, [r7, #11]
 800a19a:	3301      	adds	r3, #1
 800a19c:	72fb      	strb	r3, [r7, #11]
          break;
 800a19e:	e03b      	b.n	800a218 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a1a6:	695b      	ldr	r3, [r3, #20]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d00b      	beq.n	800a1c4 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a1b2:	695b      	ldr	r3, [r3, #20]
 800a1b4:	687a      	ldr	r2, [r7, #4]
 800a1b6:	7c12      	ldrb	r2, [r2, #16]
 800a1b8:	f107 0108 	add.w	r1, r7, #8
 800a1bc:	4610      	mov	r0, r2
 800a1be:	4798      	blx	r3
 800a1c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a1c2:	e029      	b.n	800a218 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a1c4:	6839      	ldr	r1, [r7, #0]
 800a1c6:	6878      	ldr	r0, [r7, #4]
 800a1c8:	f000 fa63 	bl	800a692 <USBD_CtlError>
            err++;
 800a1cc:	7afb      	ldrb	r3, [r7, #11]
 800a1ce:	3301      	adds	r3, #1
 800a1d0:	72fb      	strb	r3, [r7, #11]
          break;
 800a1d2:	e021      	b.n	800a218 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a1da:	699b      	ldr	r3, [r3, #24]
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d00b      	beq.n	800a1f8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a1e6:	699b      	ldr	r3, [r3, #24]
 800a1e8:	687a      	ldr	r2, [r7, #4]
 800a1ea:	7c12      	ldrb	r2, [r2, #16]
 800a1ec:	f107 0108 	add.w	r1, r7, #8
 800a1f0:	4610      	mov	r0, r2
 800a1f2:	4798      	blx	r3
 800a1f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a1f6:	e00f      	b.n	800a218 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a1f8:	6839      	ldr	r1, [r7, #0]
 800a1fa:	6878      	ldr	r0, [r7, #4]
 800a1fc:	f000 fa49 	bl	800a692 <USBD_CtlError>
            err++;
 800a200:	7afb      	ldrb	r3, [r7, #11]
 800a202:	3301      	adds	r3, #1
 800a204:	72fb      	strb	r3, [r7, #11]
          break;
 800a206:	e007      	b.n	800a218 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a208:	6839      	ldr	r1, [r7, #0]
 800a20a:	6878      	ldr	r0, [r7, #4]
 800a20c:	f000 fa41 	bl	800a692 <USBD_CtlError>
          err++;
 800a210:	7afb      	ldrb	r3, [r7, #11]
 800a212:	3301      	adds	r3, #1
 800a214:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800a216:	bf00      	nop
      }
      break;
 800a218:	e037      	b.n	800a28a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	7c1b      	ldrb	r3, [r3, #16]
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d109      	bne.n	800a236 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a228:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a22a:	f107 0208 	add.w	r2, r7, #8
 800a22e:	4610      	mov	r0, r2
 800a230:	4798      	blx	r3
 800a232:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a234:	e029      	b.n	800a28a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a236:	6839      	ldr	r1, [r7, #0]
 800a238:	6878      	ldr	r0, [r7, #4]
 800a23a:	f000 fa2a 	bl	800a692 <USBD_CtlError>
        err++;
 800a23e:	7afb      	ldrb	r3, [r7, #11]
 800a240:	3301      	adds	r3, #1
 800a242:	72fb      	strb	r3, [r7, #11]
      break;
 800a244:	e021      	b.n	800a28a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	7c1b      	ldrb	r3, [r3, #16]
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d10d      	bne.n	800a26a <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a256:	f107 0208 	add.w	r2, r7, #8
 800a25a:	4610      	mov	r0, r2
 800a25c:	4798      	blx	r3
 800a25e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	3301      	adds	r3, #1
 800a264:	2207      	movs	r2, #7
 800a266:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a268:	e00f      	b.n	800a28a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a26a:	6839      	ldr	r1, [r7, #0]
 800a26c:	6878      	ldr	r0, [r7, #4]
 800a26e:	f000 fa10 	bl	800a692 <USBD_CtlError>
        err++;
 800a272:	7afb      	ldrb	r3, [r7, #11]
 800a274:	3301      	adds	r3, #1
 800a276:	72fb      	strb	r3, [r7, #11]
      break;
 800a278:	e007      	b.n	800a28a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800a27a:	6839      	ldr	r1, [r7, #0]
 800a27c:	6878      	ldr	r0, [r7, #4]
 800a27e:	f000 fa08 	bl	800a692 <USBD_CtlError>
      err++;
 800a282:	7afb      	ldrb	r3, [r7, #11]
 800a284:	3301      	adds	r3, #1
 800a286:	72fb      	strb	r3, [r7, #11]
      break;
 800a288:	bf00      	nop
  }

  if (err != 0U)
 800a28a:	7afb      	ldrb	r3, [r7, #11]
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d11e      	bne.n	800a2ce <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800a290:	683b      	ldr	r3, [r7, #0]
 800a292:	88db      	ldrh	r3, [r3, #6]
 800a294:	2b00      	cmp	r3, #0
 800a296:	d016      	beq.n	800a2c6 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800a298:	893b      	ldrh	r3, [r7, #8]
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d00e      	beq.n	800a2bc <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800a29e:	683b      	ldr	r3, [r7, #0]
 800a2a0:	88da      	ldrh	r2, [r3, #6]
 800a2a2:	893b      	ldrh	r3, [r7, #8]
 800a2a4:	4293      	cmp	r3, r2
 800a2a6:	bf28      	it	cs
 800a2a8:	4613      	movcs	r3, r2
 800a2aa:	b29b      	uxth	r3, r3
 800a2ac:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a2ae:	893b      	ldrh	r3, [r7, #8]
 800a2b0:	461a      	mov	r2, r3
 800a2b2:	68f9      	ldr	r1, [r7, #12]
 800a2b4:	6878      	ldr	r0, [r7, #4]
 800a2b6:	f000 fa5d 	bl	800a774 <USBD_CtlSendData>
 800a2ba:	e009      	b.n	800a2d0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a2bc:	6839      	ldr	r1, [r7, #0]
 800a2be:	6878      	ldr	r0, [r7, #4]
 800a2c0:	f000 f9e7 	bl	800a692 <USBD_CtlError>
 800a2c4:	e004      	b.n	800a2d0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a2c6:	6878      	ldr	r0, [r7, #4]
 800a2c8:	f000 faae 	bl	800a828 <USBD_CtlSendStatus>
 800a2cc:	e000      	b.n	800a2d0 <USBD_GetDescriptor+0x320>
    return;
 800a2ce:	bf00      	nop
  }
}
 800a2d0:	3710      	adds	r7, #16
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	bd80      	pop	{r7, pc}
 800a2d6:	bf00      	nop

0800a2d8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a2d8:	b580      	push	{r7, lr}
 800a2da:	b084      	sub	sp, #16
 800a2dc:	af00      	add	r7, sp, #0
 800a2de:	6078      	str	r0, [r7, #4]
 800a2e0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a2e2:	683b      	ldr	r3, [r7, #0]
 800a2e4:	889b      	ldrh	r3, [r3, #4]
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d131      	bne.n	800a34e <USBD_SetAddress+0x76>
 800a2ea:	683b      	ldr	r3, [r7, #0]
 800a2ec:	88db      	ldrh	r3, [r3, #6]
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d12d      	bne.n	800a34e <USBD_SetAddress+0x76>
 800a2f2:	683b      	ldr	r3, [r7, #0]
 800a2f4:	885b      	ldrh	r3, [r3, #2]
 800a2f6:	2b7f      	cmp	r3, #127	; 0x7f
 800a2f8:	d829      	bhi.n	800a34e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a2fa:	683b      	ldr	r3, [r7, #0]
 800a2fc:	885b      	ldrh	r3, [r3, #2]
 800a2fe:	b2db      	uxtb	r3, r3
 800a300:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a304:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a30c:	b2db      	uxtb	r3, r3
 800a30e:	2b03      	cmp	r3, #3
 800a310:	d104      	bne.n	800a31c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a312:	6839      	ldr	r1, [r7, #0]
 800a314:	6878      	ldr	r0, [r7, #4]
 800a316:	f000 f9bc 	bl	800a692 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a31a:	e01d      	b.n	800a358 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	7bfa      	ldrb	r2, [r7, #15]
 800a320:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a324:	7bfb      	ldrb	r3, [r7, #15]
 800a326:	4619      	mov	r1, r3
 800a328:	6878      	ldr	r0, [r7, #4]
 800a32a:	f000 ff2d 	bl	800b188 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a32e:	6878      	ldr	r0, [r7, #4]
 800a330:	f000 fa7a 	bl	800a828 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a334:	7bfb      	ldrb	r3, [r7, #15]
 800a336:	2b00      	cmp	r3, #0
 800a338:	d004      	beq.n	800a344 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	2202      	movs	r2, #2
 800a33e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a342:	e009      	b.n	800a358 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	2201      	movs	r2, #1
 800a348:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a34c:	e004      	b.n	800a358 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a34e:	6839      	ldr	r1, [r7, #0]
 800a350:	6878      	ldr	r0, [r7, #4]
 800a352:	f000 f99e 	bl	800a692 <USBD_CtlError>
  }
}
 800a356:	bf00      	nop
 800a358:	bf00      	nop
 800a35a:	3710      	adds	r7, #16
 800a35c:	46bd      	mov	sp, r7
 800a35e:	bd80      	pop	{r7, pc}

0800a360 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a360:	b580      	push	{r7, lr}
 800a362:	b084      	sub	sp, #16
 800a364:	af00      	add	r7, sp, #0
 800a366:	6078      	str	r0, [r7, #4]
 800a368:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a36a:	2300      	movs	r3, #0
 800a36c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a36e:	683b      	ldr	r3, [r7, #0]
 800a370:	885b      	ldrh	r3, [r3, #2]
 800a372:	b2da      	uxtb	r2, r3
 800a374:	4b4e      	ldr	r3, [pc, #312]	; (800a4b0 <USBD_SetConfig+0x150>)
 800a376:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a378:	4b4d      	ldr	r3, [pc, #308]	; (800a4b0 <USBD_SetConfig+0x150>)
 800a37a:	781b      	ldrb	r3, [r3, #0]
 800a37c:	2b01      	cmp	r3, #1
 800a37e:	d905      	bls.n	800a38c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a380:	6839      	ldr	r1, [r7, #0]
 800a382:	6878      	ldr	r0, [r7, #4]
 800a384:	f000 f985 	bl	800a692 <USBD_CtlError>
    return USBD_FAIL;
 800a388:	2303      	movs	r3, #3
 800a38a:	e08c      	b.n	800a4a6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a392:	b2db      	uxtb	r3, r3
 800a394:	2b02      	cmp	r3, #2
 800a396:	d002      	beq.n	800a39e <USBD_SetConfig+0x3e>
 800a398:	2b03      	cmp	r3, #3
 800a39a:	d029      	beq.n	800a3f0 <USBD_SetConfig+0x90>
 800a39c:	e075      	b.n	800a48a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a39e:	4b44      	ldr	r3, [pc, #272]	; (800a4b0 <USBD_SetConfig+0x150>)
 800a3a0:	781b      	ldrb	r3, [r3, #0]
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d020      	beq.n	800a3e8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a3a6:	4b42      	ldr	r3, [pc, #264]	; (800a4b0 <USBD_SetConfig+0x150>)
 800a3a8:	781b      	ldrb	r3, [r3, #0]
 800a3aa:	461a      	mov	r2, r3
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a3b0:	4b3f      	ldr	r3, [pc, #252]	; (800a4b0 <USBD_SetConfig+0x150>)
 800a3b2:	781b      	ldrb	r3, [r3, #0]
 800a3b4:	4619      	mov	r1, r3
 800a3b6:	6878      	ldr	r0, [r7, #4]
 800a3b8:	f7fe ffbd 	bl	8009336 <USBD_SetClassConfig>
 800a3bc:	4603      	mov	r3, r0
 800a3be:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a3c0:	7bfb      	ldrb	r3, [r7, #15]
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d008      	beq.n	800a3d8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a3c6:	6839      	ldr	r1, [r7, #0]
 800a3c8:	6878      	ldr	r0, [r7, #4]
 800a3ca:	f000 f962 	bl	800a692 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	2202      	movs	r2, #2
 800a3d2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a3d6:	e065      	b.n	800a4a4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a3d8:	6878      	ldr	r0, [r7, #4]
 800a3da:	f000 fa25 	bl	800a828 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	2203      	movs	r2, #3
 800a3e2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800a3e6:	e05d      	b.n	800a4a4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a3e8:	6878      	ldr	r0, [r7, #4]
 800a3ea:	f000 fa1d 	bl	800a828 <USBD_CtlSendStatus>
      break;
 800a3ee:	e059      	b.n	800a4a4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a3f0:	4b2f      	ldr	r3, [pc, #188]	; (800a4b0 <USBD_SetConfig+0x150>)
 800a3f2:	781b      	ldrb	r3, [r3, #0]
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d112      	bne.n	800a41e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	2202      	movs	r2, #2
 800a3fc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800a400:	4b2b      	ldr	r3, [pc, #172]	; (800a4b0 <USBD_SetConfig+0x150>)
 800a402:	781b      	ldrb	r3, [r3, #0]
 800a404:	461a      	mov	r2, r3
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a40a:	4b29      	ldr	r3, [pc, #164]	; (800a4b0 <USBD_SetConfig+0x150>)
 800a40c:	781b      	ldrb	r3, [r3, #0]
 800a40e:	4619      	mov	r1, r3
 800a410:	6878      	ldr	r0, [r7, #4]
 800a412:	f7fe ffac 	bl	800936e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a416:	6878      	ldr	r0, [r7, #4]
 800a418:	f000 fa06 	bl	800a828 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a41c:	e042      	b.n	800a4a4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800a41e:	4b24      	ldr	r3, [pc, #144]	; (800a4b0 <USBD_SetConfig+0x150>)
 800a420:	781b      	ldrb	r3, [r3, #0]
 800a422:	461a      	mov	r2, r3
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	685b      	ldr	r3, [r3, #4]
 800a428:	429a      	cmp	r2, r3
 800a42a:	d02a      	beq.n	800a482 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	685b      	ldr	r3, [r3, #4]
 800a430:	b2db      	uxtb	r3, r3
 800a432:	4619      	mov	r1, r3
 800a434:	6878      	ldr	r0, [r7, #4]
 800a436:	f7fe ff9a 	bl	800936e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a43a:	4b1d      	ldr	r3, [pc, #116]	; (800a4b0 <USBD_SetConfig+0x150>)
 800a43c:	781b      	ldrb	r3, [r3, #0]
 800a43e:	461a      	mov	r2, r3
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a444:	4b1a      	ldr	r3, [pc, #104]	; (800a4b0 <USBD_SetConfig+0x150>)
 800a446:	781b      	ldrb	r3, [r3, #0]
 800a448:	4619      	mov	r1, r3
 800a44a:	6878      	ldr	r0, [r7, #4]
 800a44c:	f7fe ff73 	bl	8009336 <USBD_SetClassConfig>
 800a450:	4603      	mov	r3, r0
 800a452:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a454:	7bfb      	ldrb	r3, [r7, #15]
 800a456:	2b00      	cmp	r3, #0
 800a458:	d00f      	beq.n	800a47a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800a45a:	6839      	ldr	r1, [r7, #0]
 800a45c:	6878      	ldr	r0, [r7, #4]
 800a45e:	f000 f918 	bl	800a692 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	685b      	ldr	r3, [r3, #4]
 800a466:	b2db      	uxtb	r3, r3
 800a468:	4619      	mov	r1, r3
 800a46a:	6878      	ldr	r0, [r7, #4]
 800a46c:	f7fe ff7f 	bl	800936e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	2202      	movs	r2, #2
 800a474:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800a478:	e014      	b.n	800a4a4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a47a:	6878      	ldr	r0, [r7, #4]
 800a47c:	f000 f9d4 	bl	800a828 <USBD_CtlSendStatus>
      break;
 800a480:	e010      	b.n	800a4a4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a482:	6878      	ldr	r0, [r7, #4]
 800a484:	f000 f9d0 	bl	800a828 <USBD_CtlSendStatus>
      break;
 800a488:	e00c      	b.n	800a4a4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a48a:	6839      	ldr	r1, [r7, #0]
 800a48c:	6878      	ldr	r0, [r7, #4]
 800a48e:	f000 f900 	bl	800a692 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a492:	4b07      	ldr	r3, [pc, #28]	; (800a4b0 <USBD_SetConfig+0x150>)
 800a494:	781b      	ldrb	r3, [r3, #0]
 800a496:	4619      	mov	r1, r3
 800a498:	6878      	ldr	r0, [r7, #4]
 800a49a:	f7fe ff68 	bl	800936e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a49e:	2303      	movs	r3, #3
 800a4a0:	73fb      	strb	r3, [r7, #15]
      break;
 800a4a2:	bf00      	nop
  }

  return ret;
 800a4a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	3710      	adds	r7, #16
 800a4aa:	46bd      	mov	sp, r7
 800a4ac:	bd80      	pop	{r7, pc}
 800a4ae:	bf00      	nop
 800a4b0:	200004fc 	.word	0x200004fc

0800a4b4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a4b4:	b580      	push	{r7, lr}
 800a4b6:	b082      	sub	sp, #8
 800a4b8:	af00      	add	r7, sp, #0
 800a4ba:	6078      	str	r0, [r7, #4]
 800a4bc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a4be:	683b      	ldr	r3, [r7, #0]
 800a4c0:	88db      	ldrh	r3, [r3, #6]
 800a4c2:	2b01      	cmp	r3, #1
 800a4c4:	d004      	beq.n	800a4d0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a4c6:	6839      	ldr	r1, [r7, #0]
 800a4c8:	6878      	ldr	r0, [r7, #4]
 800a4ca:	f000 f8e2 	bl	800a692 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a4ce:	e023      	b.n	800a518 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a4d6:	b2db      	uxtb	r3, r3
 800a4d8:	2b02      	cmp	r3, #2
 800a4da:	dc02      	bgt.n	800a4e2 <USBD_GetConfig+0x2e>
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	dc03      	bgt.n	800a4e8 <USBD_GetConfig+0x34>
 800a4e0:	e015      	b.n	800a50e <USBD_GetConfig+0x5a>
 800a4e2:	2b03      	cmp	r3, #3
 800a4e4:	d00b      	beq.n	800a4fe <USBD_GetConfig+0x4a>
 800a4e6:	e012      	b.n	800a50e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	2200      	movs	r2, #0
 800a4ec:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	3308      	adds	r3, #8
 800a4f2:	2201      	movs	r2, #1
 800a4f4:	4619      	mov	r1, r3
 800a4f6:	6878      	ldr	r0, [r7, #4]
 800a4f8:	f000 f93c 	bl	800a774 <USBD_CtlSendData>
        break;
 800a4fc:	e00c      	b.n	800a518 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	3304      	adds	r3, #4
 800a502:	2201      	movs	r2, #1
 800a504:	4619      	mov	r1, r3
 800a506:	6878      	ldr	r0, [r7, #4]
 800a508:	f000 f934 	bl	800a774 <USBD_CtlSendData>
        break;
 800a50c:	e004      	b.n	800a518 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a50e:	6839      	ldr	r1, [r7, #0]
 800a510:	6878      	ldr	r0, [r7, #4]
 800a512:	f000 f8be 	bl	800a692 <USBD_CtlError>
        break;
 800a516:	bf00      	nop
}
 800a518:	bf00      	nop
 800a51a:	3708      	adds	r7, #8
 800a51c:	46bd      	mov	sp, r7
 800a51e:	bd80      	pop	{r7, pc}

0800a520 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a520:	b580      	push	{r7, lr}
 800a522:	b082      	sub	sp, #8
 800a524:	af00      	add	r7, sp, #0
 800a526:	6078      	str	r0, [r7, #4]
 800a528:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a530:	b2db      	uxtb	r3, r3
 800a532:	3b01      	subs	r3, #1
 800a534:	2b02      	cmp	r3, #2
 800a536:	d81e      	bhi.n	800a576 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a538:	683b      	ldr	r3, [r7, #0]
 800a53a:	88db      	ldrh	r3, [r3, #6]
 800a53c:	2b02      	cmp	r3, #2
 800a53e:	d004      	beq.n	800a54a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a540:	6839      	ldr	r1, [r7, #0]
 800a542:	6878      	ldr	r0, [r7, #4]
 800a544:	f000 f8a5 	bl	800a692 <USBD_CtlError>
        break;
 800a548:	e01a      	b.n	800a580 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	2201      	movs	r2, #1
 800a54e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800a556:	2b00      	cmp	r3, #0
 800a558:	d005      	beq.n	800a566 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	68db      	ldr	r3, [r3, #12]
 800a55e:	f043 0202 	orr.w	r2, r3, #2
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	330c      	adds	r3, #12
 800a56a:	2202      	movs	r2, #2
 800a56c:	4619      	mov	r1, r3
 800a56e:	6878      	ldr	r0, [r7, #4]
 800a570:	f000 f900 	bl	800a774 <USBD_CtlSendData>
      break;
 800a574:	e004      	b.n	800a580 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a576:	6839      	ldr	r1, [r7, #0]
 800a578:	6878      	ldr	r0, [r7, #4]
 800a57a:	f000 f88a 	bl	800a692 <USBD_CtlError>
      break;
 800a57e:	bf00      	nop
  }
}
 800a580:	bf00      	nop
 800a582:	3708      	adds	r7, #8
 800a584:	46bd      	mov	sp, r7
 800a586:	bd80      	pop	{r7, pc}

0800a588 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a588:	b580      	push	{r7, lr}
 800a58a:	b082      	sub	sp, #8
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	6078      	str	r0, [r7, #4]
 800a590:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a592:	683b      	ldr	r3, [r7, #0]
 800a594:	885b      	ldrh	r3, [r3, #2]
 800a596:	2b01      	cmp	r3, #1
 800a598:	d107      	bne.n	800a5aa <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	2201      	movs	r2, #1
 800a59e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a5a2:	6878      	ldr	r0, [r7, #4]
 800a5a4:	f000 f940 	bl	800a828 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800a5a8:	e013      	b.n	800a5d2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800a5aa:	683b      	ldr	r3, [r7, #0]
 800a5ac:	885b      	ldrh	r3, [r3, #2]
 800a5ae:	2b02      	cmp	r3, #2
 800a5b0:	d10b      	bne.n	800a5ca <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800a5b2:	683b      	ldr	r3, [r7, #0]
 800a5b4:	889b      	ldrh	r3, [r3, #4]
 800a5b6:	0a1b      	lsrs	r3, r3, #8
 800a5b8:	b29b      	uxth	r3, r3
 800a5ba:	b2da      	uxtb	r2, r3
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800a5c2:	6878      	ldr	r0, [r7, #4]
 800a5c4:	f000 f930 	bl	800a828 <USBD_CtlSendStatus>
}
 800a5c8:	e003      	b.n	800a5d2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800a5ca:	6839      	ldr	r1, [r7, #0]
 800a5cc:	6878      	ldr	r0, [r7, #4]
 800a5ce:	f000 f860 	bl	800a692 <USBD_CtlError>
}
 800a5d2:	bf00      	nop
 800a5d4:	3708      	adds	r7, #8
 800a5d6:	46bd      	mov	sp, r7
 800a5d8:	bd80      	pop	{r7, pc}

0800a5da <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a5da:	b580      	push	{r7, lr}
 800a5dc:	b082      	sub	sp, #8
 800a5de:	af00      	add	r7, sp, #0
 800a5e0:	6078      	str	r0, [r7, #4]
 800a5e2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a5ea:	b2db      	uxtb	r3, r3
 800a5ec:	3b01      	subs	r3, #1
 800a5ee:	2b02      	cmp	r3, #2
 800a5f0:	d80b      	bhi.n	800a60a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a5f2:	683b      	ldr	r3, [r7, #0]
 800a5f4:	885b      	ldrh	r3, [r3, #2]
 800a5f6:	2b01      	cmp	r3, #1
 800a5f8:	d10c      	bne.n	800a614 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	2200      	movs	r2, #0
 800a5fe:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a602:	6878      	ldr	r0, [r7, #4]
 800a604:	f000 f910 	bl	800a828 <USBD_CtlSendStatus>
      }
      break;
 800a608:	e004      	b.n	800a614 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a60a:	6839      	ldr	r1, [r7, #0]
 800a60c:	6878      	ldr	r0, [r7, #4]
 800a60e:	f000 f840 	bl	800a692 <USBD_CtlError>
      break;
 800a612:	e000      	b.n	800a616 <USBD_ClrFeature+0x3c>
      break;
 800a614:	bf00      	nop
  }
}
 800a616:	bf00      	nop
 800a618:	3708      	adds	r7, #8
 800a61a:	46bd      	mov	sp, r7
 800a61c:	bd80      	pop	{r7, pc}

0800a61e <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a61e:	b580      	push	{r7, lr}
 800a620:	b084      	sub	sp, #16
 800a622:	af00      	add	r7, sp, #0
 800a624:	6078      	str	r0, [r7, #4]
 800a626:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a628:	683b      	ldr	r3, [r7, #0]
 800a62a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	781a      	ldrb	r2, [r3, #0]
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	3301      	adds	r3, #1
 800a638:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	781a      	ldrb	r2, [r3, #0]
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	3301      	adds	r3, #1
 800a646:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a648:	68f8      	ldr	r0, [r7, #12]
 800a64a:	f7ff fa17 	bl	8009a7c <SWAPBYTE>
 800a64e:	4603      	mov	r3, r0
 800a650:	461a      	mov	r2, r3
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	3301      	adds	r3, #1
 800a65a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	3301      	adds	r3, #1
 800a660:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a662:	68f8      	ldr	r0, [r7, #12]
 800a664:	f7ff fa0a 	bl	8009a7c <SWAPBYTE>
 800a668:	4603      	mov	r3, r0
 800a66a:	461a      	mov	r2, r3
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	3301      	adds	r3, #1
 800a674:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	3301      	adds	r3, #1
 800a67a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a67c:	68f8      	ldr	r0, [r7, #12]
 800a67e:	f7ff f9fd 	bl	8009a7c <SWAPBYTE>
 800a682:	4603      	mov	r3, r0
 800a684:	461a      	mov	r2, r3
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	80da      	strh	r2, [r3, #6]
}
 800a68a:	bf00      	nop
 800a68c:	3710      	adds	r7, #16
 800a68e:	46bd      	mov	sp, r7
 800a690:	bd80      	pop	{r7, pc}

0800a692 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a692:	b580      	push	{r7, lr}
 800a694:	b082      	sub	sp, #8
 800a696:	af00      	add	r7, sp, #0
 800a698:	6078      	str	r0, [r7, #4]
 800a69a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a69c:	2180      	movs	r1, #128	; 0x80
 800a69e:	6878      	ldr	r0, [r7, #4]
 800a6a0:	f000 fd08 	bl	800b0b4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a6a4:	2100      	movs	r1, #0
 800a6a6:	6878      	ldr	r0, [r7, #4]
 800a6a8:	f000 fd04 	bl	800b0b4 <USBD_LL_StallEP>
}
 800a6ac:	bf00      	nop
 800a6ae:	3708      	adds	r7, #8
 800a6b0:	46bd      	mov	sp, r7
 800a6b2:	bd80      	pop	{r7, pc}

0800a6b4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a6b4:	b580      	push	{r7, lr}
 800a6b6:	b086      	sub	sp, #24
 800a6b8:	af00      	add	r7, sp, #0
 800a6ba:	60f8      	str	r0, [r7, #12]
 800a6bc:	60b9      	str	r1, [r7, #8]
 800a6be:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a6c0:	2300      	movs	r3, #0
 800a6c2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d036      	beq.n	800a738 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800a6ce:	6938      	ldr	r0, [r7, #16]
 800a6d0:	f000 f836 	bl	800a740 <USBD_GetLen>
 800a6d4:	4603      	mov	r3, r0
 800a6d6:	3301      	adds	r3, #1
 800a6d8:	b29b      	uxth	r3, r3
 800a6da:	005b      	lsls	r3, r3, #1
 800a6dc:	b29a      	uxth	r2, r3
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a6e2:	7dfb      	ldrb	r3, [r7, #23]
 800a6e4:	68ba      	ldr	r2, [r7, #8]
 800a6e6:	4413      	add	r3, r2
 800a6e8:	687a      	ldr	r2, [r7, #4]
 800a6ea:	7812      	ldrb	r2, [r2, #0]
 800a6ec:	701a      	strb	r2, [r3, #0]
  idx++;
 800a6ee:	7dfb      	ldrb	r3, [r7, #23]
 800a6f0:	3301      	adds	r3, #1
 800a6f2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a6f4:	7dfb      	ldrb	r3, [r7, #23]
 800a6f6:	68ba      	ldr	r2, [r7, #8]
 800a6f8:	4413      	add	r3, r2
 800a6fa:	2203      	movs	r2, #3
 800a6fc:	701a      	strb	r2, [r3, #0]
  idx++;
 800a6fe:	7dfb      	ldrb	r3, [r7, #23]
 800a700:	3301      	adds	r3, #1
 800a702:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a704:	e013      	b.n	800a72e <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800a706:	7dfb      	ldrb	r3, [r7, #23]
 800a708:	68ba      	ldr	r2, [r7, #8]
 800a70a:	4413      	add	r3, r2
 800a70c:	693a      	ldr	r2, [r7, #16]
 800a70e:	7812      	ldrb	r2, [r2, #0]
 800a710:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a712:	693b      	ldr	r3, [r7, #16]
 800a714:	3301      	adds	r3, #1
 800a716:	613b      	str	r3, [r7, #16]
    idx++;
 800a718:	7dfb      	ldrb	r3, [r7, #23]
 800a71a:	3301      	adds	r3, #1
 800a71c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a71e:	7dfb      	ldrb	r3, [r7, #23]
 800a720:	68ba      	ldr	r2, [r7, #8]
 800a722:	4413      	add	r3, r2
 800a724:	2200      	movs	r2, #0
 800a726:	701a      	strb	r2, [r3, #0]
    idx++;
 800a728:	7dfb      	ldrb	r3, [r7, #23]
 800a72a:	3301      	adds	r3, #1
 800a72c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a72e:	693b      	ldr	r3, [r7, #16]
 800a730:	781b      	ldrb	r3, [r3, #0]
 800a732:	2b00      	cmp	r3, #0
 800a734:	d1e7      	bne.n	800a706 <USBD_GetString+0x52>
 800a736:	e000      	b.n	800a73a <USBD_GetString+0x86>
    return;
 800a738:	bf00      	nop
  }
}
 800a73a:	3718      	adds	r7, #24
 800a73c:	46bd      	mov	sp, r7
 800a73e:	bd80      	pop	{r7, pc}

0800a740 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a740:	b480      	push	{r7}
 800a742:	b085      	sub	sp, #20
 800a744:	af00      	add	r7, sp, #0
 800a746:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a748:	2300      	movs	r3, #0
 800a74a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a750:	e005      	b.n	800a75e <USBD_GetLen+0x1e>
  {
    len++;
 800a752:	7bfb      	ldrb	r3, [r7, #15]
 800a754:	3301      	adds	r3, #1
 800a756:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a758:	68bb      	ldr	r3, [r7, #8]
 800a75a:	3301      	adds	r3, #1
 800a75c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a75e:	68bb      	ldr	r3, [r7, #8]
 800a760:	781b      	ldrb	r3, [r3, #0]
 800a762:	2b00      	cmp	r3, #0
 800a764:	d1f5      	bne.n	800a752 <USBD_GetLen+0x12>
  }

  return len;
 800a766:	7bfb      	ldrb	r3, [r7, #15]
}
 800a768:	4618      	mov	r0, r3
 800a76a:	3714      	adds	r7, #20
 800a76c:	46bd      	mov	sp, r7
 800a76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a772:	4770      	bx	lr

0800a774 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a774:	b580      	push	{r7, lr}
 800a776:	b084      	sub	sp, #16
 800a778:	af00      	add	r7, sp, #0
 800a77a:	60f8      	str	r0, [r7, #12]
 800a77c:	60b9      	str	r1, [r7, #8]
 800a77e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	2202      	movs	r2, #2
 800a784:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	687a      	ldr	r2, [r7, #4]
 800a78c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	687a      	ldr	r2, [r7, #4]
 800a792:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	68ba      	ldr	r2, [r7, #8]
 800a798:	2100      	movs	r1, #0
 800a79a:	68f8      	ldr	r0, [r7, #12]
 800a79c:	f000 fd13 	bl	800b1c6 <USBD_LL_Transmit>

  return USBD_OK;
 800a7a0:	2300      	movs	r3, #0
}
 800a7a2:	4618      	mov	r0, r3
 800a7a4:	3710      	adds	r7, #16
 800a7a6:	46bd      	mov	sp, r7
 800a7a8:	bd80      	pop	{r7, pc}

0800a7aa <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a7aa:	b580      	push	{r7, lr}
 800a7ac:	b084      	sub	sp, #16
 800a7ae:	af00      	add	r7, sp, #0
 800a7b0:	60f8      	str	r0, [r7, #12]
 800a7b2:	60b9      	str	r1, [r7, #8]
 800a7b4:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	68ba      	ldr	r2, [r7, #8]
 800a7ba:	2100      	movs	r1, #0
 800a7bc:	68f8      	ldr	r0, [r7, #12]
 800a7be:	f000 fd02 	bl	800b1c6 <USBD_LL_Transmit>

  return USBD_OK;
 800a7c2:	2300      	movs	r3, #0
}
 800a7c4:	4618      	mov	r0, r3
 800a7c6:	3710      	adds	r7, #16
 800a7c8:	46bd      	mov	sp, r7
 800a7ca:	bd80      	pop	{r7, pc}

0800a7cc <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	b084      	sub	sp, #16
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	60f8      	str	r0, [r7, #12]
 800a7d4:	60b9      	str	r1, [r7, #8]
 800a7d6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	2203      	movs	r2, #3
 800a7dc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	687a      	ldr	r2, [r7, #4]
 800a7e4:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	687a      	ldr	r2, [r7, #4]
 800a7ec:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	68ba      	ldr	r2, [r7, #8]
 800a7f4:	2100      	movs	r1, #0
 800a7f6:	68f8      	ldr	r0, [r7, #12]
 800a7f8:	f000 fd06 	bl	800b208 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a7fc:	2300      	movs	r3, #0
}
 800a7fe:	4618      	mov	r0, r3
 800a800:	3710      	adds	r7, #16
 800a802:	46bd      	mov	sp, r7
 800a804:	bd80      	pop	{r7, pc}

0800a806 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a806:	b580      	push	{r7, lr}
 800a808:	b084      	sub	sp, #16
 800a80a:	af00      	add	r7, sp, #0
 800a80c:	60f8      	str	r0, [r7, #12]
 800a80e:	60b9      	str	r1, [r7, #8]
 800a810:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	68ba      	ldr	r2, [r7, #8]
 800a816:	2100      	movs	r1, #0
 800a818:	68f8      	ldr	r0, [r7, #12]
 800a81a:	f000 fcf5 	bl	800b208 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a81e:	2300      	movs	r3, #0
}
 800a820:	4618      	mov	r0, r3
 800a822:	3710      	adds	r7, #16
 800a824:	46bd      	mov	sp, r7
 800a826:	bd80      	pop	{r7, pc}

0800a828 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a828:	b580      	push	{r7, lr}
 800a82a:	b082      	sub	sp, #8
 800a82c:	af00      	add	r7, sp, #0
 800a82e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	2204      	movs	r2, #4
 800a834:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a838:	2300      	movs	r3, #0
 800a83a:	2200      	movs	r2, #0
 800a83c:	2100      	movs	r1, #0
 800a83e:	6878      	ldr	r0, [r7, #4]
 800a840:	f000 fcc1 	bl	800b1c6 <USBD_LL_Transmit>

  return USBD_OK;
 800a844:	2300      	movs	r3, #0
}
 800a846:	4618      	mov	r0, r3
 800a848:	3708      	adds	r7, #8
 800a84a:	46bd      	mov	sp, r7
 800a84c:	bd80      	pop	{r7, pc}

0800a84e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a84e:	b580      	push	{r7, lr}
 800a850:	b082      	sub	sp, #8
 800a852:	af00      	add	r7, sp, #0
 800a854:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	2205      	movs	r2, #5
 800a85a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a85e:	2300      	movs	r3, #0
 800a860:	2200      	movs	r2, #0
 800a862:	2100      	movs	r1, #0
 800a864:	6878      	ldr	r0, [r7, #4]
 800a866:	f000 fccf 	bl	800b208 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a86a:	2300      	movs	r3, #0
}
 800a86c:	4618      	mov	r0, r3
 800a86e:	3708      	adds	r7, #8
 800a870:	46bd      	mov	sp, r7
 800a872:	bd80      	pop	{r7, pc}

0800a874 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a874:	b580      	push	{r7, lr}
 800a876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a878:	2200      	movs	r2, #0
 800a87a:	4912      	ldr	r1, [pc, #72]	; (800a8c4 <MX_USB_DEVICE_Init+0x50>)
 800a87c:	4812      	ldr	r0, [pc, #72]	; (800a8c8 <MX_USB_DEVICE_Init+0x54>)
 800a87e:	f7fe fcdd 	bl	800923c <USBD_Init>
 800a882:	4603      	mov	r3, r0
 800a884:	2b00      	cmp	r3, #0
 800a886:	d001      	beq.n	800a88c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a888:	f7f7 fb5c 	bl	8001f44 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a88c:	490f      	ldr	r1, [pc, #60]	; (800a8cc <MX_USB_DEVICE_Init+0x58>)
 800a88e:	480e      	ldr	r0, [pc, #56]	; (800a8c8 <MX_USB_DEVICE_Init+0x54>)
 800a890:	f7fe fd04 	bl	800929c <USBD_RegisterClass>
 800a894:	4603      	mov	r3, r0
 800a896:	2b00      	cmp	r3, #0
 800a898:	d001      	beq.n	800a89e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a89a:	f7f7 fb53 	bl	8001f44 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a89e:	490c      	ldr	r1, [pc, #48]	; (800a8d0 <MX_USB_DEVICE_Init+0x5c>)
 800a8a0:	4809      	ldr	r0, [pc, #36]	; (800a8c8 <MX_USB_DEVICE_Init+0x54>)
 800a8a2:	f7fe fbf5 	bl	8009090 <USBD_CDC_RegisterInterface>
 800a8a6:	4603      	mov	r3, r0
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d001      	beq.n	800a8b0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a8ac:	f7f7 fb4a 	bl	8001f44 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a8b0:	4805      	ldr	r0, [pc, #20]	; (800a8c8 <MX_USB_DEVICE_Init+0x54>)
 800a8b2:	f7fe fd29 	bl	8009308 <USBD_Start>
 800a8b6:	4603      	mov	r3, r0
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d001      	beq.n	800a8c0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a8bc:	f7f7 fb42 	bl	8001f44 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a8c0:	bf00      	nop
 800a8c2:	bd80      	pop	{r7, pc}
 800a8c4:	200000ac 	.word	0x200000ac
 800a8c8:	20000500 	.word	0x20000500
 800a8cc:	20000018 	.word	0x20000018
 800a8d0:	20000098 	.word	0x20000098

0800a8d4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a8d4:	b580      	push	{r7, lr}
 800a8d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a8d8:	2200      	movs	r2, #0
 800a8da:	4905      	ldr	r1, [pc, #20]	; (800a8f0 <CDC_Init_FS+0x1c>)
 800a8dc:	4805      	ldr	r0, [pc, #20]	; (800a8f4 <CDC_Init_FS+0x20>)
 800a8de:	f7fe fbf1 	bl	80090c4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a8e2:	4905      	ldr	r1, [pc, #20]	; (800a8f8 <CDC_Init_FS+0x24>)
 800a8e4:	4803      	ldr	r0, [pc, #12]	; (800a8f4 <CDC_Init_FS+0x20>)
 800a8e6:	f7fe fc0f 	bl	8009108 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a8ea:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a8ec:	4618      	mov	r0, r3
 800a8ee:	bd80      	pop	{r7, pc}
 800a8f0:	20000fdc 	.word	0x20000fdc
 800a8f4:	20000500 	.word	0x20000500
 800a8f8:	200007dc 	.word	0x200007dc

0800a8fc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a8fc:	b480      	push	{r7}
 800a8fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a900:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a902:	4618      	mov	r0, r3
 800a904:	46bd      	mov	sp, r7
 800a906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a90a:	4770      	bx	lr

0800a90c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a90c:	b480      	push	{r7}
 800a90e:	b083      	sub	sp, #12
 800a910:	af00      	add	r7, sp, #0
 800a912:	4603      	mov	r3, r0
 800a914:	6039      	str	r1, [r7, #0]
 800a916:	71fb      	strb	r3, [r7, #7]
 800a918:	4613      	mov	r3, r2
 800a91a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a91c:	79fb      	ldrb	r3, [r7, #7]
 800a91e:	2b23      	cmp	r3, #35	; 0x23
 800a920:	d84a      	bhi.n	800a9b8 <CDC_Control_FS+0xac>
 800a922:	a201      	add	r2, pc, #4	; (adr r2, 800a928 <CDC_Control_FS+0x1c>)
 800a924:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a928:	0800a9b9 	.word	0x0800a9b9
 800a92c:	0800a9b9 	.word	0x0800a9b9
 800a930:	0800a9b9 	.word	0x0800a9b9
 800a934:	0800a9b9 	.word	0x0800a9b9
 800a938:	0800a9b9 	.word	0x0800a9b9
 800a93c:	0800a9b9 	.word	0x0800a9b9
 800a940:	0800a9b9 	.word	0x0800a9b9
 800a944:	0800a9b9 	.word	0x0800a9b9
 800a948:	0800a9b9 	.word	0x0800a9b9
 800a94c:	0800a9b9 	.word	0x0800a9b9
 800a950:	0800a9b9 	.word	0x0800a9b9
 800a954:	0800a9b9 	.word	0x0800a9b9
 800a958:	0800a9b9 	.word	0x0800a9b9
 800a95c:	0800a9b9 	.word	0x0800a9b9
 800a960:	0800a9b9 	.word	0x0800a9b9
 800a964:	0800a9b9 	.word	0x0800a9b9
 800a968:	0800a9b9 	.word	0x0800a9b9
 800a96c:	0800a9b9 	.word	0x0800a9b9
 800a970:	0800a9b9 	.word	0x0800a9b9
 800a974:	0800a9b9 	.word	0x0800a9b9
 800a978:	0800a9b9 	.word	0x0800a9b9
 800a97c:	0800a9b9 	.word	0x0800a9b9
 800a980:	0800a9b9 	.word	0x0800a9b9
 800a984:	0800a9b9 	.word	0x0800a9b9
 800a988:	0800a9b9 	.word	0x0800a9b9
 800a98c:	0800a9b9 	.word	0x0800a9b9
 800a990:	0800a9b9 	.word	0x0800a9b9
 800a994:	0800a9b9 	.word	0x0800a9b9
 800a998:	0800a9b9 	.word	0x0800a9b9
 800a99c:	0800a9b9 	.word	0x0800a9b9
 800a9a0:	0800a9b9 	.word	0x0800a9b9
 800a9a4:	0800a9b9 	.word	0x0800a9b9
 800a9a8:	0800a9b9 	.word	0x0800a9b9
 800a9ac:	0800a9b9 	.word	0x0800a9b9
 800a9b0:	0800a9b9 	.word	0x0800a9b9
 800a9b4:	0800a9b9 	.word	0x0800a9b9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a9b8:	bf00      	nop
  }

  return (USBD_OK);
 800a9ba:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a9bc:	4618      	mov	r0, r3
 800a9be:	370c      	adds	r7, #12
 800a9c0:	46bd      	mov	sp, r7
 800a9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c6:	4770      	bx	lr

0800a9c8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a9c8:	b580      	push	{r7, lr}
 800a9ca:	b082      	sub	sp, #8
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	6078      	str	r0, [r7, #4]
 800a9d0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a9d2:	6879      	ldr	r1, [r7, #4]
 800a9d4:	4805      	ldr	r0, [pc, #20]	; (800a9ec <CDC_Receive_FS+0x24>)
 800a9d6:	f7fe fb97 	bl	8009108 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a9da:	4804      	ldr	r0, [pc, #16]	; (800a9ec <CDC_Receive_FS+0x24>)
 800a9dc:	f7fe fbf8 	bl	80091d0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a9e0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	3708      	adds	r7, #8
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	bd80      	pop	{r7, pc}
 800a9ea:	bf00      	nop
 800a9ec:	20000500 	.word	0x20000500

0800a9f0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a9f0:	b580      	push	{r7, lr}
 800a9f2:	b084      	sub	sp, #16
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	6078      	str	r0, [r7, #4]
 800a9f8:	460b      	mov	r3, r1
 800a9fa:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800aa00:	4b0d      	ldr	r3, [pc, #52]	; (800aa38 <CDC_Transmit_FS+0x48>)
 800aa02:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800aa06:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800aa08:	68bb      	ldr	r3, [r7, #8]
 800aa0a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d001      	beq.n	800aa16 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800aa12:	2301      	movs	r3, #1
 800aa14:	e00b      	b.n	800aa2e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800aa16:	887b      	ldrh	r3, [r7, #2]
 800aa18:	461a      	mov	r2, r3
 800aa1a:	6879      	ldr	r1, [r7, #4]
 800aa1c:	4806      	ldr	r0, [pc, #24]	; (800aa38 <CDC_Transmit_FS+0x48>)
 800aa1e:	f7fe fb51 	bl	80090c4 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800aa22:	4805      	ldr	r0, [pc, #20]	; (800aa38 <CDC_Transmit_FS+0x48>)
 800aa24:	f7fe fb8e 	bl	8009144 <USBD_CDC_TransmitPacket>
 800aa28:	4603      	mov	r3, r0
 800aa2a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800aa2c:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa2e:	4618      	mov	r0, r3
 800aa30:	3710      	adds	r7, #16
 800aa32:	46bd      	mov	sp, r7
 800aa34:	bd80      	pop	{r7, pc}
 800aa36:	bf00      	nop
 800aa38:	20000500 	.word	0x20000500

0800aa3c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800aa3c:	b480      	push	{r7}
 800aa3e:	b087      	sub	sp, #28
 800aa40:	af00      	add	r7, sp, #0
 800aa42:	60f8      	str	r0, [r7, #12]
 800aa44:	60b9      	str	r1, [r7, #8]
 800aa46:	4613      	mov	r3, r2
 800aa48:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800aa4a:	2300      	movs	r3, #0
 800aa4c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800aa4e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800aa52:	4618      	mov	r0, r3
 800aa54:	371c      	adds	r7, #28
 800aa56:	46bd      	mov	sp, r7
 800aa58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa5c:	4770      	bx	lr
	...

0800aa60 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aa60:	b480      	push	{r7}
 800aa62:	b083      	sub	sp, #12
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	4603      	mov	r3, r0
 800aa68:	6039      	str	r1, [r7, #0]
 800aa6a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800aa6c:	683b      	ldr	r3, [r7, #0]
 800aa6e:	2212      	movs	r2, #18
 800aa70:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800aa72:	4b03      	ldr	r3, [pc, #12]	; (800aa80 <USBD_FS_DeviceDescriptor+0x20>)
}
 800aa74:	4618      	mov	r0, r3
 800aa76:	370c      	adds	r7, #12
 800aa78:	46bd      	mov	sp, r7
 800aa7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7e:	4770      	bx	lr
 800aa80:	200000cc 	.word	0x200000cc

0800aa84 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aa84:	b480      	push	{r7}
 800aa86:	b083      	sub	sp, #12
 800aa88:	af00      	add	r7, sp, #0
 800aa8a:	4603      	mov	r3, r0
 800aa8c:	6039      	str	r1, [r7, #0]
 800aa8e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800aa90:	683b      	ldr	r3, [r7, #0]
 800aa92:	2204      	movs	r2, #4
 800aa94:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800aa96:	4b03      	ldr	r3, [pc, #12]	; (800aaa4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800aa98:	4618      	mov	r0, r3
 800aa9a:	370c      	adds	r7, #12
 800aa9c:	46bd      	mov	sp, r7
 800aa9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa2:	4770      	bx	lr
 800aaa4:	200000ec 	.word	0x200000ec

0800aaa8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aaa8:	b580      	push	{r7, lr}
 800aaaa:	b082      	sub	sp, #8
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	4603      	mov	r3, r0
 800aab0:	6039      	str	r1, [r7, #0]
 800aab2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800aab4:	79fb      	ldrb	r3, [r7, #7]
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d105      	bne.n	800aac6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800aaba:	683a      	ldr	r2, [r7, #0]
 800aabc:	4907      	ldr	r1, [pc, #28]	; (800aadc <USBD_FS_ProductStrDescriptor+0x34>)
 800aabe:	4808      	ldr	r0, [pc, #32]	; (800aae0 <USBD_FS_ProductStrDescriptor+0x38>)
 800aac0:	f7ff fdf8 	bl	800a6b4 <USBD_GetString>
 800aac4:	e004      	b.n	800aad0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800aac6:	683a      	ldr	r2, [r7, #0]
 800aac8:	4904      	ldr	r1, [pc, #16]	; (800aadc <USBD_FS_ProductStrDescriptor+0x34>)
 800aaca:	4805      	ldr	r0, [pc, #20]	; (800aae0 <USBD_FS_ProductStrDescriptor+0x38>)
 800aacc:	f7ff fdf2 	bl	800a6b4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800aad0:	4b02      	ldr	r3, [pc, #8]	; (800aadc <USBD_FS_ProductStrDescriptor+0x34>)
}
 800aad2:	4618      	mov	r0, r3
 800aad4:	3708      	adds	r7, #8
 800aad6:	46bd      	mov	sp, r7
 800aad8:	bd80      	pop	{r7, pc}
 800aada:	bf00      	nop
 800aadc:	200017dc 	.word	0x200017dc
 800aae0:	0800fd64 	.word	0x0800fd64

0800aae4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aae4:	b580      	push	{r7, lr}
 800aae6:	b082      	sub	sp, #8
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	4603      	mov	r3, r0
 800aaec:	6039      	str	r1, [r7, #0]
 800aaee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800aaf0:	683a      	ldr	r2, [r7, #0]
 800aaf2:	4904      	ldr	r1, [pc, #16]	; (800ab04 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800aaf4:	4804      	ldr	r0, [pc, #16]	; (800ab08 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800aaf6:	f7ff fddd 	bl	800a6b4 <USBD_GetString>
  return USBD_StrDesc;
 800aafa:	4b02      	ldr	r3, [pc, #8]	; (800ab04 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800aafc:	4618      	mov	r0, r3
 800aafe:	3708      	adds	r7, #8
 800ab00:	46bd      	mov	sp, r7
 800ab02:	bd80      	pop	{r7, pc}
 800ab04:	200017dc 	.word	0x200017dc
 800ab08:	0800fd7c 	.word	0x0800fd7c

0800ab0c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ab0c:	b580      	push	{r7, lr}
 800ab0e:	b082      	sub	sp, #8
 800ab10:	af00      	add	r7, sp, #0
 800ab12:	4603      	mov	r3, r0
 800ab14:	6039      	str	r1, [r7, #0]
 800ab16:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ab18:	683b      	ldr	r3, [r7, #0]
 800ab1a:	221a      	movs	r2, #26
 800ab1c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ab1e:	f000 f855 	bl	800abcc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800ab22:	4b02      	ldr	r3, [pc, #8]	; (800ab2c <USBD_FS_SerialStrDescriptor+0x20>)
}
 800ab24:	4618      	mov	r0, r3
 800ab26:	3708      	adds	r7, #8
 800ab28:	46bd      	mov	sp, r7
 800ab2a:	bd80      	pop	{r7, pc}
 800ab2c:	200000f0 	.word	0x200000f0

0800ab30 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ab30:	b580      	push	{r7, lr}
 800ab32:	b082      	sub	sp, #8
 800ab34:	af00      	add	r7, sp, #0
 800ab36:	4603      	mov	r3, r0
 800ab38:	6039      	str	r1, [r7, #0]
 800ab3a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ab3c:	79fb      	ldrb	r3, [r7, #7]
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d105      	bne.n	800ab4e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ab42:	683a      	ldr	r2, [r7, #0]
 800ab44:	4907      	ldr	r1, [pc, #28]	; (800ab64 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ab46:	4808      	ldr	r0, [pc, #32]	; (800ab68 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ab48:	f7ff fdb4 	bl	800a6b4 <USBD_GetString>
 800ab4c:	e004      	b.n	800ab58 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ab4e:	683a      	ldr	r2, [r7, #0]
 800ab50:	4904      	ldr	r1, [pc, #16]	; (800ab64 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ab52:	4805      	ldr	r0, [pc, #20]	; (800ab68 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ab54:	f7ff fdae 	bl	800a6b4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ab58:	4b02      	ldr	r3, [pc, #8]	; (800ab64 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ab5a:	4618      	mov	r0, r3
 800ab5c:	3708      	adds	r7, #8
 800ab5e:	46bd      	mov	sp, r7
 800ab60:	bd80      	pop	{r7, pc}
 800ab62:	bf00      	nop
 800ab64:	200017dc 	.word	0x200017dc
 800ab68:	0800fd90 	.word	0x0800fd90

0800ab6c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ab6c:	b580      	push	{r7, lr}
 800ab6e:	b082      	sub	sp, #8
 800ab70:	af00      	add	r7, sp, #0
 800ab72:	4603      	mov	r3, r0
 800ab74:	6039      	str	r1, [r7, #0]
 800ab76:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ab78:	79fb      	ldrb	r3, [r7, #7]
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d105      	bne.n	800ab8a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ab7e:	683a      	ldr	r2, [r7, #0]
 800ab80:	4907      	ldr	r1, [pc, #28]	; (800aba0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ab82:	4808      	ldr	r0, [pc, #32]	; (800aba4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ab84:	f7ff fd96 	bl	800a6b4 <USBD_GetString>
 800ab88:	e004      	b.n	800ab94 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ab8a:	683a      	ldr	r2, [r7, #0]
 800ab8c:	4904      	ldr	r1, [pc, #16]	; (800aba0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ab8e:	4805      	ldr	r0, [pc, #20]	; (800aba4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ab90:	f7ff fd90 	bl	800a6b4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ab94:	4b02      	ldr	r3, [pc, #8]	; (800aba0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800ab96:	4618      	mov	r0, r3
 800ab98:	3708      	adds	r7, #8
 800ab9a:	46bd      	mov	sp, r7
 800ab9c:	bd80      	pop	{r7, pc}
 800ab9e:	bf00      	nop
 800aba0:	200017dc 	.word	0x200017dc
 800aba4:	0800fd9c 	.word	0x0800fd9c

0800aba8 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aba8:	b480      	push	{r7}
 800abaa:	b083      	sub	sp, #12
 800abac:	af00      	add	r7, sp, #0
 800abae:	4603      	mov	r3, r0
 800abb0:	6039      	str	r1, [r7, #0]
 800abb2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800abb4:	683b      	ldr	r3, [r7, #0]
 800abb6:	220c      	movs	r2, #12
 800abb8:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800abba:	4b03      	ldr	r3, [pc, #12]	; (800abc8 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800abbc:	4618      	mov	r0, r3
 800abbe:	370c      	adds	r7, #12
 800abc0:	46bd      	mov	sp, r7
 800abc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc6:	4770      	bx	lr
 800abc8:	200000e0 	.word	0x200000e0

0800abcc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800abcc:	b580      	push	{r7, lr}
 800abce:	b084      	sub	sp, #16
 800abd0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800abd2:	4b0f      	ldr	r3, [pc, #60]	; (800ac10 <Get_SerialNum+0x44>)
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800abd8:	4b0e      	ldr	r3, [pc, #56]	; (800ac14 <Get_SerialNum+0x48>)
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800abde:	4b0e      	ldr	r3, [pc, #56]	; (800ac18 <Get_SerialNum+0x4c>)
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800abe4:	68fa      	ldr	r2, [r7, #12]
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	4413      	add	r3, r2
 800abea:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d009      	beq.n	800ac06 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800abf2:	2208      	movs	r2, #8
 800abf4:	4909      	ldr	r1, [pc, #36]	; (800ac1c <Get_SerialNum+0x50>)
 800abf6:	68f8      	ldr	r0, [r7, #12]
 800abf8:	f000 f814 	bl	800ac24 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800abfc:	2204      	movs	r2, #4
 800abfe:	4908      	ldr	r1, [pc, #32]	; (800ac20 <Get_SerialNum+0x54>)
 800ac00:	68b8      	ldr	r0, [r7, #8]
 800ac02:	f000 f80f 	bl	800ac24 <IntToUnicode>
  }
}
 800ac06:	bf00      	nop
 800ac08:	3710      	adds	r7, #16
 800ac0a:	46bd      	mov	sp, r7
 800ac0c:	bd80      	pop	{r7, pc}
 800ac0e:	bf00      	nop
 800ac10:	1fff7a10 	.word	0x1fff7a10
 800ac14:	1fff7a14 	.word	0x1fff7a14
 800ac18:	1fff7a18 	.word	0x1fff7a18
 800ac1c:	200000f2 	.word	0x200000f2
 800ac20:	20000102 	.word	0x20000102

0800ac24 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800ac24:	b480      	push	{r7}
 800ac26:	b087      	sub	sp, #28
 800ac28:	af00      	add	r7, sp, #0
 800ac2a:	60f8      	str	r0, [r7, #12]
 800ac2c:	60b9      	str	r1, [r7, #8]
 800ac2e:	4613      	mov	r3, r2
 800ac30:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800ac32:	2300      	movs	r3, #0
 800ac34:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800ac36:	2300      	movs	r3, #0
 800ac38:	75fb      	strb	r3, [r7, #23]
 800ac3a:	e027      	b.n	800ac8c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	0f1b      	lsrs	r3, r3, #28
 800ac40:	2b09      	cmp	r3, #9
 800ac42:	d80b      	bhi.n	800ac5c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	0f1b      	lsrs	r3, r3, #28
 800ac48:	b2da      	uxtb	r2, r3
 800ac4a:	7dfb      	ldrb	r3, [r7, #23]
 800ac4c:	005b      	lsls	r3, r3, #1
 800ac4e:	4619      	mov	r1, r3
 800ac50:	68bb      	ldr	r3, [r7, #8]
 800ac52:	440b      	add	r3, r1
 800ac54:	3230      	adds	r2, #48	; 0x30
 800ac56:	b2d2      	uxtb	r2, r2
 800ac58:	701a      	strb	r2, [r3, #0]
 800ac5a:	e00a      	b.n	800ac72 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	0f1b      	lsrs	r3, r3, #28
 800ac60:	b2da      	uxtb	r2, r3
 800ac62:	7dfb      	ldrb	r3, [r7, #23]
 800ac64:	005b      	lsls	r3, r3, #1
 800ac66:	4619      	mov	r1, r3
 800ac68:	68bb      	ldr	r3, [r7, #8]
 800ac6a:	440b      	add	r3, r1
 800ac6c:	3237      	adds	r2, #55	; 0x37
 800ac6e:	b2d2      	uxtb	r2, r2
 800ac70:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	011b      	lsls	r3, r3, #4
 800ac76:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ac78:	7dfb      	ldrb	r3, [r7, #23]
 800ac7a:	005b      	lsls	r3, r3, #1
 800ac7c:	3301      	adds	r3, #1
 800ac7e:	68ba      	ldr	r2, [r7, #8]
 800ac80:	4413      	add	r3, r2
 800ac82:	2200      	movs	r2, #0
 800ac84:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ac86:	7dfb      	ldrb	r3, [r7, #23]
 800ac88:	3301      	adds	r3, #1
 800ac8a:	75fb      	strb	r3, [r7, #23]
 800ac8c:	7dfa      	ldrb	r2, [r7, #23]
 800ac8e:	79fb      	ldrb	r3, [r7, #7]
 800ac90:	429a      	cmp	r2, r3
 800ac92:	d3d3      	bcc.n	800ac3c <IntToUnicode+0x18>
  }
}
 800ac94:	bf00      	nop
 800ac96:	bf00      	nop
 800ac98:	371c      	adds	r7, #28
 800ac9a:	46bd      	mov	sp, r7
 800ac9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aca0:	4770      	bx	lr
	...

0800aca4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800aca4:	b580      	push	{r7, lr}
 800aca6:	b0a0      	sub	sp, #128	; 0x80
 800aca8:	af00      	add	r7, sp, #0
 800acaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800acac:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800acb0:	2200      	movs	r2, #0
 800acb2:	601a      	str	r2, [r3, #0]
 800acb4:	605a      	str	r2, [r3, #4]
 800acb6:	609a      	str	r2, [r3, #8]
 800acb8:	60da      	str	r2, [r3, #12]
 800acba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800acbc:	f107 0310 	add.w	r3, r7, #16
 800acc0:	225c      	movs	r2, #92	; 0x5c
 800acc2:	2100      	movs	r1, #0
 800acc4:	4618      	mov	r0, r3
 800acc6:	f000 fb8f 	bl	800b3e8 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800acd2:	d149      	bne.n	800ad68 <HAL_PCD_MspInit+0xc4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800acd4:	f44f 7380 	mov.w	r3, #256	; 0x100
 800acd8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 800acda:	2300      	movs	r3, #0
 800acdc:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800acde:	f107 0310 	add.w	r3, r7, #16
 800ace2:	4618      	mov	r0, r3
 800ace4:	f7fa f89e 	bl	8004e24 <HAL_RCCEx_PeriphCLKConfig>
 800ace8:	4603      	mov	r3, r0
 800acea:	2b00      	cmp	r3, #0
 800acec:	d001      	beq.n	800acf2 <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 800acee:	f7f7 f929 	bl	8001f44 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800acf2:	2300      	movs	r3, #0
 800acf4:	60fb      	str	r3, [r7, #12]
 800acf6:	4b1e      	ldr	r3, [pc, #120]	; (800ad70 <HAL_PCD_MspInit+0xcc>)
 800acf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800acfa:	4a1d      	ldr	r2, [pc, #116]	; (800ad70 <HAL_PCD_MspInit+0xcc>)
 800acfc:	f043 0301 	orr.w	r3, r3, #1
 800ad00:	6313      	str	r3, [r2, #48]	; 0x30
 800ad02:	4b1b      	ldr	r3, [pc, #108]	; (800ad70 <HAL_PCD_MspInit+0xcc>)
 800ad04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad06:	f003 0301 	and.w	r3, r3, #1
 800ad0a:	60fb      	str	r3, [r7, #12]
 800ad0c:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB__Pin|USB_A12_Pin;
 800ad0e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800ad12:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ad14:	2302      	movs	r3, #2
 800ad16:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ad18:	2300      	movs	r3, #0
 800ad1a:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ad1c:	2303      	movs	r3, #3
 800ad1e:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ad20:	230a      	movs	r3, #10
 800ad22:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ad24:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800ad28:	4619      	mov	r1, r3
 800ad2a:	4812      	ldr	r0, [pc, #72]	; (800ad74 <HAL_PCD_MspInit+0xd0>)
 800ad2c:	f7f8 f9a0 	bl	8003070 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800ad30:	4b0f      	ldr	r3, [pc, #60]	; (800ad70 <HAL_PCD_MspInit+0xcc>)
 800ad32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad34:	4a0e      	ldr	r2, [pc, #56]	; (800ad70 <HAL_PCD_MspInit+0xcc>)
 800ad36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad3a:	6353      	str	r3, [r2, #52]	; 0x34
 800ad3c:	2300      	movs	r3, #0
 800ad3e:	60bb      	str	r3, [r7, #8]
 800ad40:	4b0b      	ldr	r3, [pc, #44]	; (800ad70 <HAL_PCD_MspInit+0xcc>)
 800ad42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad44:	4a0a      	ldr	r2, [pc, #40]	; (800ad70 <HAL_PCD_MspInit+0xcc>)
 800ad46:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ad4a:	6453      	str	r3, [r2, #68]	; 0x44
 800ad4c:	4b08      	ldr	r3, [pc, #32]	; (800ad70 <HAL_PCD_MspInit+0xcc>)
 800ad4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad50:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ad54:	60bb      	str	r3, [r7, #8]
 800ad56:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800ad58:	2200      	movs	r2, #0
 800ad5a:	2100      	movs	r1, #0
 800ad5c:	2043      	movs	r0, #67	; 0x43
 800ad5e:	f7f8 f950 	bl	8003002 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800ad62:	2043      	movs	r0, #67	; 0x43
 800ad64:	f7f8 f969 	bl	800303a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800ad68:	bf00      	nop
 800ad6a:	3780      	adds	r7, #128	; 0x80
 800ad6c:	46bd      	mov	sp, r7
 800ad6e:	bd80      	pop	{r7, pc}
 800ad70:	40023800 	.word	0x40023800
 800ad74:	40020000 	.word	0x40020000

0800ad78 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ad78:	b580      	push	{r7, lr}
 800ad7a:	b082      	sub	sp, #8
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800ad8c:	4619      	mov	r1, r3
 800ad8e:	4610      	mov	r0, r2
 800ad90:	f7fe fb07 	bl	80093a2 <USBD_LL_SetupStage>
}
 800ad94:	bf00      	nop
 800ad96:	3708      	adds	r7, #8
 800ad98:	46bd      	mov	sp, r7
 800ad9a:	bd80      	pop	{r7, pc}

0800ad9c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ad9c:	b580      	push	{r7, lr}
 800ad9e:	b082      	sub	sp, #8
 800ada0:	af00      	add	r7, sp, #0
 800ada2:	6078      	str	r0, [r7, #4]
 800ada4:	460b      	mov	r3, r1
 800ada6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800adae:	78fa      	ldrb	r2, [r7, #3]
 800adb0:	6879      	ldr	r1, [r7, #4]
 800adb2:	4613      	mov	r3, r2
 800adb4:	00db      	lsls	r3, r3, #3
 800adb6:	4413      	add	r3, r2
 800adb8:	009b      	lsls	r3, r3, #2
 800adba:	440b      	add	r3, r1
 800adbc:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800adc0:	681a      	ldr	r2, [r3, #0]
 800adc2:	78fb      	ldrb	r3, [r7, #3]
 800adc4:	4619      	mov	r1, r3
 800adc6:	f7fe fb41 	bl	800944c <USBD_LL_DataOutStage>
}
 800adca:	bf00      	nop
 800adcc:	3708      	adds	r7, #8
 800adce:	46bd      	mov	sp, r7
 800add0:	bd80      	pop	{r7, pc}

0800add2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800add2:	b580      	push	{r7, lr}
 800add4:	b082      	sub	sp, #8
 800add6:	af00      	add	r7, sp, #0
 800add8:	6078      	str	r0, [r7, #4]
 800adda:	460b      	mov	r3, r1
 800addc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800ade4:	78fa      	ldrb	r2, [r7, #3]
 800ade6:	6879      	ldr	r1, [r7, #4]
 800ade8:	4613      	mov	r3, r2
 800adea:	00db      	lsls	r3, r3, #3
 800adec:	4413      	add	r3, r2
 800adee:	009b      	lsls	r3, r3, #2
 800adf0:	440b      	add	r3, r1
 800adf2:	334c      	adds	r3, #76	; 0x4c
 800adf4:	681a      	ldr	r2, [r3, #0]
 800adf6:	78fb      	ldrb	r3, [r7, #3]
 800adf8:	4619      	mov	r1, r3
 800adfa:	f7fe fbda 	bl	80095b2 <USBD_LL_DataInStage>
}
 800adfe:	bf00      	nop
 800ae00:	3708      	adds	r7, #8
 800ae02:	46bd      	mov	sp, r7
 800ae04:	bd80      	pop	{r7, pc}

0800ae06 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae06:	b580      	push	{r7, lr}
 800ae08:	b082      	sub	sp, #8
 800ae0a:	af00      	add	r7, sp, #0
 800ae0c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ae14:	4618      	mov	r0, r3
 800ae16:	f7fe fd0e 	bl	8009836 <USBD_LL_SOF>
}
 800ae1a:	bf00      	nop
 800ae1c:	3708      	adds	r7, #8
 800ae1e:	46bd      	mov	sp, r7
 800ae20:	bd80      	pop	{r7, pc}

0800ae22 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae22:	b580      	push	{r7, lr}
 800ae24:	b084      	sub	sp, #16
 800ae26:	af00      	add	r7, sp, #0
 800ae28:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ae2a:	2301      	movs	r3, #1
 800ae2c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	68db      	ldr	r3, [r3, #12]
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d102      	bne.n	800ae3c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800ae36:	2300      	movs	r3, #0
 800ae38:	73fb      	strb	r3, [r7, #15]
 800ae3a:	e008      	b.n	800ae4e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	68db      	ldr	r3, [r3, #12]
 800ae40:	2b02      	cmp	r3, #2
 800ae42:	d102      	bne.n	800ae4a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800ae44:	2301      	movs	r3, #1
 800ae46:	73fb      	strb	r3, [r7, #15]
 800ae48:	e001      	b.n	800ae4e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800ae4a:	f7f7 f87b 	bl	8001f44 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ae54:	7bfa      	ldrb	r2, [r7, #15]
 800ae56:	4611      	mov	r1, r2
 800ae58:	4618      	mov	r0, r3
 800ae5a:	f7fe fcae 	bl	80097ba <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ae64:	4618      	mov	r0, r3
 800ae66:	f7fe fc56 	bl	8009716 <USBD_LL_Reset>
}
 800ae6a:	bf00      	nop
 800ae6c:	3710      	adds	r7, #16
 800ae6e:	46bd      	mov	sp, r7
 800ae70:	bd80      	pop	{r7, pc}
	...

0800ae74 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae74:	b580      	push	{r7, lr}
 800ae76:	b082      	sub	sp, #8
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ae82:	4618      	mov	r0, r3
 800ae84:	f7fe fca9 	bl	80097da <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	687a      	ldr	r2, [r7, #4]
 800ae94:	6812      	ldr	r2, [r2, #0]
 800ae96:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800ae9a:	f043 0301 	orr.w	r3, r3, #1
 800ae9e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	6a1b      	ldr	r3, [r3, #32]
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d005      	beq.n	800aeb4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800aea8:	4b04      	ldr	r3, [pc, #16]	; (800aebc <HAL_PCD_SuspendCallback+0x48>)
 800aeaa:	691b      	ldr	r3, [r3, #16]
 800aeac:	4a03      	ldr	r2, [pc, #12]	; (800aebc <HAL_PCD_SuspendCallback+0x48>)
 800aeae:	f043 0306 	orr.w	r3, r3, #6
 800aeb2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800aeb4:	bf00      	nop
 800aeb6:	3708      	adds	r7, #8
 800aeb8:	46bd      	mov	sp, r7
 800aeba:	bd80      	pop	{r7, pc}
 800aebc:	e000ed00 	.word	0xe000ed00

0800aec0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aec0:	b580      	push	{r7, lr}
 800aec2:	b082      	sub	sp, #8
 800aec4:	af00      	add	r7, sp, #0
 800aec6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800aece:	4618      	mov	r0, r3
 800aed0:	f7fe fc99 	bl	8009806 <USBD_LL_Resume>
}
 800aed4:	bf00      	nop
 800aed6:	3708      	adds	r7, #8
 800aed8:	46bd      	mov	sp, r7
 800aeda:	bd80      	pop	{r7, pc}

0800aedc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aedc:	b580      	push	{r7, lr}
 800aede:	b082      	sub	sp, #8
 800aee0:	af00      	add	r7, sp, #0
 800aee2:	6078      	str	r0, [r7, #4]
 800aee4:	460b      	mov	r3, r1
 800aee6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800aeee:	78fa      	ldrb	r2, [r7, #3]
 800aef0:	4611      	mov	r1, r2
 800aef2:	4618      	mov	r0, r3
 800aef4:	f7fe fcf1 	bl	80098da <USBD_LL_IsoOUTIncomplete>
}
 800aef8:	bf00      	nop
 800aefa:	3708      	adds	r7, #8
 800aefc:	46bd      	mov	sp, r7
 800aefe:	bd80      	pop	{r7, pc}

0800af00 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af00:	b580      	push	{r7, lr}
 800af02:	b082      	sub	sp, #8
 800af04:	af00      	add	r7, sp, #0
 800af06:	6078      	str	r0, [r7, #4]
 800af08:	460b      	mov	r3, r1
 800af0a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800af12:	78fa      	ldrb	r2, [r7, #3]
 800af14:	4611      	mov	r1, r2
 800af16:	4618      	mov	r0, r3
 800af18:	f7fe fcad 	bl	8009876 <USBD_LL_IsoINIncomplete>
}
 800af1c:	bf00      	nop
 800af1e:	3708      	adds	r7, #8
 800af20:	46bd      	mov	sp, r7
 800af22:	bd80      	pop	{r7, pc}

0800af24 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af24:	b580      	push	{r7, lr}
 800af26:	b082      	sub	sp, #8
 800af28:	af00      	add	r7, sp, #0
 800af2a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800af32:	4618      	mov	r0, r3
 800af34:	f7fe fd03 	bl	800993e <USBD_LL_DevConnected>
}
 800af38:	bf00      	nop
 800af3a:	3708      	adds	r7, #8
 800af3c:	46bd      	mov	sp, r7
 800af3e:	bd80      	pop	{r7, pc}

0800af40 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af40:	b580      	push	{r7, lr}
 800af42:	b082      	sub	sp, #8
 800af44:	af00      	add	r7, sp, #0
 800af46:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800af4e:	4618      	mov	r0, r3
 800af50:	f7fe fd00 	bl	8009954 <USBD_LL_DevDisconnected>
}
 800af54:	bf00      	nop
 800af56:	3708      	adds	r7, #8
 800af58:	46bd      	mov	sp, r7
 800af5a:	bd80      	pop	{r7, pc}

0800af5c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800af5c:	b580      	push	{r7, lr}
 800af5e:	b082      	sub	sp, #8
 800af60:	af00      	add	r7, sp, #0
 800af62:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	781b      	ldrb	r3, [r3, #0]
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d13c      	bne.n	800afe6 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800af6c:	4a20      	ldr	r2, [pc, #128]	; (800aff0 <USBD_LL_Init+0x94>)
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	4a1e      	ldr	r2, [pc, #120]	; (800aff0 <USBD_LL_Init+0x94>)
 800af78:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800af7c:	4b1c      	ldr	r3, [pc, #112]	; (800aff0 <USBD_LL_Init+0x94>)
 800af7e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800af82:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800af84:	4b1a      	ldr	r3, [pc, #104]	; (800aff0 <USBD_LL_Init+0x94>)
 800af86:	2206      	movs	r2, #6
 800af88:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800af8a:	4b19      	ldr	r3, [pc, #100]	; (800aff0 <USBD_LL_Init+0x94>)
 800af8c:	2202      	movs	r2, #2
 800af8e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800af90:	4b17      	ldr	r3, [pc, #92]	; (800aff0 <USBD_LL_Init+0x94>)
 800af92:	2200      	movs	r2, #0
 800af94:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800af96:	4b16      	ldr	r3, [pc, #88]	; (800aff0 <USBD_LL_Init+0x94>)
 800af98:	2202      	movs	r2, #2
 800af9a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800af9c:	4b14      	ldr	r3, [pc, #80]	; (800aff0 <USBD_LL_Init+0x94>)
 800af9e:	2200      	movs	r2, #0
 800afa0:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800afa2:	4b13      	ldr	r3, [pc, #76]	; (800aff0 <USBD_LL_Init+0x94>)
 800afa4:	2200      	movs	r2, #0
 800afa6:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800afa8:	4b11      	ldr	r3, [pc, #68]	; (800aff0 <USBD_LL_Init+0x94>)
 800afaa:	2200      	movs	r2, #0
 800afac:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800afae:	4b10      	ldr	r3, [pc, #64]	; (800aff0 <USBD_LL_Init+0x94>)
 800afb0:	2200      	movs	r2, #0
 800afb2:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800afb4:	4b0e      	ldr	r3, [pc, #56]	; (800aff0 <USBD_LL_Init+0x94>)
 800afb6:	2200      	movs	r2, #0
 800afb8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800afba:	480d      	ldr	r0, [pc, #52]	; (800aff0 <USBD_LL_Init+0x94>)
 800afbc:	f7f8 fb62 	bl	8003684 <HAL_PCD_Init>
 800afc0:	4603      	mov	r3, r0
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d001      	beq.n	800afca <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800afc6:	f7f6 ffbd 	bl	8001f44 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800afca:	2180      	movs	r1, #128	; 0x80
 800afcc:	4808      	ldr	r0, [pc, #32]	; (800aff0 <USBD_LL_Init+0x94>)
 800afce:	f7f9 fdee 	bl	8004bae <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800afd2:	2240      	movs	r2, #64	; 0x40
 800afd4:	2100      	movs	r1, #0
 800afd6:	4806      	ldr	r0, [pc, #24]	; (800aff0 <USBD_LL_Init+0x94>)
 800afd8:	f7f9 fda2 	bl	8004b20 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800afdc:	2280      	movs	r2, #128	; 0x80
 800afde:	2101      	movs	r1, #1
 800afe0:	4803      	ldr	r0, [pc, #12]	; (800aff0 <USBD_LL_Init+0x94>)
 800afe2:	f7f9 fd9d 	bl	8004b20 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800afe6:	2300      	movs	r3, #0
}
 800afe8:	4618      	mov	r0, r3
 800afea:	3708      	adds	r7, #8
 800afec:	46bd      	mov	sp, r7
 800afee:	bd80      	pop	{r7, pc}
 800aff0:	200019dc 	.word	0x200019dc

0800aff4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800aff4:	b580      	push	{r7, lr}
 800aff6:	b084      	sub	sp, #16
 800aff8:	af00      	add	r7, sp, #0
 800affa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800affc:	2300      	movs	r3, #0
 800affe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b000:	2300      	movs	r3, #0
 800b002:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b00a:	4618      	mov	r0, r3
 800b00c:	f7f8 fc5e 	bl	80038cc <HAL_PCD_Start>
 800b010:	4603      	mov	r3, r0
 800b012:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b014:	7bfb      	ldrb	r3, [r7, #15]
 800b016:	4618      	mov	r0, r3
 800b018:	f000 f990 	bl	800b33c <USBD_Get_USB_Status>
 800b01c:	4603      	mov	r3, r0
 800b01e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b020:	7bbb      	ldrb	r3, [r7, #14]
}
 800b022:	4618      	mov	r0, r3
 800b024:	3710      	adds	r7, #16
 800b026:	46bd      	mov	sp, r7
 800b028:	bd80      	pop	{r7, pc}

0800b02a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b02a:	b580      	push	{r7, lr}
 800b02c:	b084      	sub	sp, #16
 800b02e:	af00      	add	r7, sp, #0
 800b030:	6078      	str	r0, [r7, #4]
 800b032:	4608      	mov	r0, r1
 800b034:	4611      	mov	r1, r2
 800b036:	461a      	mov	r2, r3
 800b038:	4603      	mov	r3, r0
 800b03a:	70fb      	strb	r3, [r7, #3]
 800b03c:	460b      	mov	r3, r1
 800b03e:	70bb      	strb	r3, [r7, #2]
 800b040:	4613      	mov	r3, r2
 800b042:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b044:	2300      	movs	r3, #0
 800b046:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b048:	2300      	movs	r3, #0
 800b04a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800b052:	78bb      	ldrb	r3, [r7, #2]
 800b054:	883a      	ldrh	r2, [r7, #0]
 800b056:	78f9      	ldrb	r1, [r7, #3]
 800b058:	f7f9 f95c 	bl	8004314 <HAL_PCD_EP_Open>
 800b05c:	4603      	mov	r3, r0
 800b05e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b060:	7bfb      	ldrb	r3, [r7, #15]
 800b062:	4618      	mov	r0, r3
 800b064:	f000 f96a 	bl	800b33c <USBD_Get_USB_Status>
 800b068:	4603      	mov	r3, r0
 800b06a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b06c:	7bbb      	ldrb	r3, [r7, #14]
}
 800b06e:	4618      	mov	r0, r3
 800b070:	3710      	adds	r7, #16
 800b072:	46bd      	mov	sp, r7
 800b074:	bd80      	pop	{r7, pc}

0800b076 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b076:	b580      	push	{r7, lr}
 800b078:	b084      	sub	sp, #16
 800b07a:	af00      	add	r7, sp, #0
 800b07c:	6078      	str	r0, [r7, #4]
 800b07e:	460b      	mov	r3, r1
 800b080:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b082:	2300      	movs	r3, #0
 800b084:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b086:	2300      	movs	r3, #0
 800b088:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b090:	78fa      	ldrb	r2, [r7, #3]
 800b092:	4611      	mov	r1, r2
 800b094:	4618      	mov	r0, r3
 800b096:	f7f9 f9a5 	bl	80043e4 <HAL_PCD_EP_Close>
 800b09a:	4603      	mov	r3, r0
 800b09c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b09e:	7bfb      	ldrb	r3, [r7, #15]
 800b0a0:	4618      	mov	r0, r3
 800b0a2:	f000 f94b 	bl	800b33c <USBD_Get_USB_Status>
 800b0a6:	4603      	mov	r3, r0
 800b0a8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b0aa:	7bbb      	ldrb	r3, [r7, #14]
}
 800b0ac:	4618      	mov	r0, r3
 800b0ae:	3710      	adds	r7, #16
 800b0b0:	46bd      	mov	sp, r7
 800b0b2:	bd80      	pop	{r7, pc}

0800b0b4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b0b4:	b580      	push	{r7, lr}
 800b0b6:	b084      	sub	sp, #16
 800b0b8:	af00      	add	r7, sp, #0
 800b0ba:	6078      	str	r0, [r7, #4]
 800b0bc:	460b      	mov	r3, r1
 800b0be:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b0c0:	2300      	movs	r3, #0
 800b0c2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b0c4:	2300      	movs	r3, #0
 800b0c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b0ce:	78fa      	ldrb	r2, [r7, #3]
 800b0d0:	4611      	mov	r1, r2
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	f7f9 fa7d 	bl	80045d2 <HAL_PCD_EP_SetStall>
 800b0d8:	4603      	mov	r3, r0
 800b0da:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b0dc:	7bfb      	ldrb	r3, [r7, #15]
 800b0de:	4618      	mov	r0, r3
 800b0e0:	f000 f92c 	bl	800b33c <USBD_Get_USB_Status>
 800b0e4:	4603      	mov	r3, r0
 800b0e6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b0e8:	7bbb      	ldrb	r3, [r7, #14]
}
 800b0ea:	4618      	mov	r0, r3
 800b0ec:	3710      	adds	r7, #16
 800b0ee:	46bd      	mov	sp, r7
 800b0f0:	bd80      	pop	{r7, pc}

0800b0f2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b0f2:	b580      	push	{r7, lr}
 800b0f4:	b084      	sub	sp, #16
 800b0f6:	af00      	add	r7, sp, #0
 800b0f8:	6078      	str	r0, [r7, #4]
 800b0fa:	460b      	mov	r3, r1
 800b0fc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b0fe:	2300      	movs	r3, #0
 800b100:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b102:	2300      	movs	r3, #0
 800b104:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b10c:	78fa      	ldrb	r2, [r7, #3]
 800b10e:	4611      	mov	r1, r2
 800b110:	4618      	mov	r0, r3
 800b112:	f7f9 fac2 	bl	800469a <HAL_PCD_EP_ClrStall>
 800b116:	4603      	mov	r3, r0
 800b118:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b11a:	7bfb      	ldrb	r3, [r7, #15]
 800b11c:	4618      	mov	r0, r3
 800b11e:	f000 f90d 	bl	800b33c <USBD_Get_USB_Status>
 800b122:	4603      	mov	r3, r0
 800b124:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b126:	7bbb      	ldrb	r3, [r7, #14]
}
 800b128:	4618      	mov	r0, r3
 800b12a:	3710      	adds	r7, #16
 800b12c:	46bd      	mov	sp, r7
 800b12e:	bd80      	pop	{r7, pc}

0800b130 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b130:	b480      	push	{r7}
 800b132:	b085      	sub	sp, #20
 800b134:	af00      	add	r7, sp, #0
 800b136:	6078      	str	r0, [r7, #4]
 800b138:	460b      	mov	r3, r1
 800b13a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b142:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b144:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b148:	2b00      	cmp	r3, #0
 800b14a:	da0b      	bge.n	800b164 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b14c:	78fb      	ldrb	r3, [r7, #3]
 800b14e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b152:	68f9      	ldr	r1, [r7, #12]
 800b154:	4613      	mov	r3, r2
 800b156:	00db      	lsls	r3, r3, #3
 800b158:	4413      	add	r3, r2
 800b15a:	009b      	lsls	r3, r3, #2
 800b15c:	440b      	add	r3, r1
 800b15e:	333e      	adds	r3, #62	; 0x3e
 800b160:	781b      	ldrb	r3, [r3, #0]
 800b162:	e00b      	b.n	800b17c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b164:	78fb      	ldrb	r3, [r7, #3]
 800b166:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b16a:	68f9      	ldr	r1, [r7, #12]
 800b16c:	4613      	mov	r3, r2
 800b16e:	00db      	lsls	r3, r3, #3
 800b170:	4413      	add	r3, r2
 800b172:	009b      	lsls	r3, r3, #2
 800b174:	440b      	add	r3, r1
 800b176:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800b17a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b17c:	4618      	mov	r0, r3
 800b17e:	3714      	adds	r7, #20
 800b180:	46bd      	mov	sp, r7
 800b182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b186:	4770      	bx	lr

0800b188 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b188:	b580      	push	{r7, lr}
 800b18a:	b084      	sub	sp, #16
 800b18c:	af00      	add	r7, sp, #0
 800b18e:	6078      	str	r0, [r7, #4]
 800b190:	460b      	mov	r3, r1
 800b192:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b194:	2300      	movs	r3, #0
 800b196:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b198:	2300      	movs	r3, #0
 800b19a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b1a2:	78fa      	ldrb	r2, [r7, #3]
 800b1a4:	4611      	mov	r1, r2
 800b1a6:	4618      	mov	r0, r3
 800b1a8:	f7f9 f88f 	bl	80042ca <HAL_PCD_SetAddress>
 800b1ac:	4603      	mov	r3, r0
 800b1ae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b1b0:	7bfb      	ldrb	r3, [r7, #15]
 800b1b2:	4618      	mov	r0, r3
 800b1b4:	f000 f8c2 	bl	800b33c <USBD_Get_USB_Status>
 800b1b8:	4603      	mov	r3, r0
 800b1ba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b1bc:	7bbb      	ldrb	r3, [r7, #14]
}
 800b1be:	4618      	mov	r0, r3
 800b1c0:	3710      	adds	r7, #16
 800b1c2:	46bd      	mov	sp, r7
 800b1c4:	bd80      	pop	{r7, pc}

0800b1c6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b1c6:	b580      	push	{r7, lr}
 800b1c8:	b086      	sub	sp, #24
 800b1ca:	af00      	add	r7, sp, #0
 800b1cc:	60f8      	str	r0, [r7, #12]
 800b1ce:	607a      	str	r2, [r7, #4]
 800b1d0:	603b      	str	r3, [r7, #0]
 800b1d2:	460b      	mov	r3, r1
 800b1d4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b1d6:	2300      	movs	r3, #0
 800b1d8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b1da:	2300      	movs	r3, #0
 800b1dc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800b1e4:	7af9      	ldrb	r1, [r7, #11]
 800b1e6:	683b      	ldr	r3, [r7, #0]
 800b1e8:	687a      	ldr	r2, [r7, #4]
 800b1ea:	f7f9 f9a8 	bl	800453e <HAL_PCD_EP_Transmit>
 800b1ee:	4603      	mov	r3, r0
 800b1f0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b1f2:	7dfb      	ldrb	r3, [r7, #23]
 800b1f4:	4618      	mov	r0, r3
 800b1f6:	f000 f8a1 	bl	800b33c <USBD_Get_USB_Status>
 800b1fa:	4603      	mov	r3, r0
 800b1fc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b1fe:	7dbb      	ldrb	r3, [r7, #22]
}
 800b200:	4618      	mov	r0, r3
 800b202:	3718      	adds	r7, #24
 800b204:	46bd      	mov	sp, r7
 800b206:	bd80      	pop	{r7, pc}

0800b208 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b208:	b580      	push	{r7, lr}
 800b20a:	b086      	sub	sp, #24
 800b20c:	af00      	add	r7, sp, #0
 800b20e:	60f8      	str	r0, [r7, #12]
 800b210:	607a      	str	r2, [r7, #4]
 800b212:	603b      	str	r3, [r7, #0]
 800b214:	460b      	mov	r3, r1
 800b216:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b218:	2300      	movs	r3, #0
 800b21a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b21c:	2300      	movs	r3, #0
 800b21e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800b226:	7af9      	ldrb	r1, [r7, #11]
 800b228:	683b      	ldr	r3, [r7, #0]
 800b22a:	687a      	ldr	r2, [r7, #4]
 800b22c:	f7f9 f924 	bl	8004478 <HAL_PCD_EP_Receive>
 800b230:	4603      	mov	r3, r0
 800b232:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b234:	7dfb      	ldrb	r3, [r7, #23]
 800b236:	4618      	mov	r0, r3
 800b238:	f000 f880 	bl	800b33c <USBD_Get_USB_Status>
 800b23c:	4603      	mov	r3, r0
 800b23e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b240:	7dbb      	ldrb	r3, [r7, #22]
}
 800b242:	4618      	mov	r0, r3
 800b244:	3718      	adds	r7, #24
 800b246:	46bd      	mov	sp, r7
 800b248:	bd80      	pop	{r7, pc}

0800b24a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b24a:	b580      	push	{r7, lr}
 800b24c:	b082      	sub	sp, #8
 800b24e:	af00      	add	r7, sp, #0
 800b250:	6078      	str	r0, [r7, #4]
 800b252:	460b      	mov	r3, r1
 800b254:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b25c:	78fa      	ldrb	r2, [r7, #3]
 800b25e:	4611      	mov	r1, r2
 800b260:	4618      	mov	r0, r3
 800b262:	f7f9 f954 	bl	800450e <HAL_PCD_EP_GetRxCount>
 800b266:	4603      	mov	r3, r0
}
 800b268:	4618      	mov	r0, r3
 800b26a:	3708      	adds	r7, #8
 800b26c:	46bd      	mov	sp, r7
 800b26e:	bd80      	pop	{r7, pc}

0800b270 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800b270:	b580      	push	{r7, lr}
 800b272:	b082      	sub	sp, #8
 800b274:	af00      	add	r7, sp, #0
 800b276:	6078      	str	r0, [r7, #4]
 800b278:	460b      	mov	r3, r1
 800b27a:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800b27c:	78fb      	ldrb	r3, [r7, #3]
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d002      	beq.n	800b288 <HAL_PCDEx_LPM_Callback+0x18>
 800b282:	2b01      	cmp	r3, #1
 800b284:	d01f      	beq.n	800b2c6 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800b286:	e03b      	b.n	800b300 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	6a1b      	ldr	r3, [r3, #32]
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d007      	beq.n	800b2a0 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClock_Config();
 800b290:	f7f6 f882 	bl	8001398 <SystemClock_Config>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b294:	4b1c      	ldr	r3, [pc, #112]	; (800b308 <HAL_PCDEx_LPM_Callback+0x98>)
 800b296:	691b      	ldr	r3, [r3, #16]
 800b298:	4a1b      	ldr	r2, [pc, #108]	; (800b308 <HAL_PCDEx_LPM_Callback+0x98>)
 800b29a:	f023 0306 	bic.w	r3, r3, #6
 800b29e:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	687a      	ldr	r2, [r7, #4]
 800b2ac:	6812      	ldr	r2, [r2, #0]
 800b2ae:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b2b2:	f023 0301 	bic.w	r3, r3, #1
 800b2b6:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b2be:	4618      	mov	r0, r3
 800b2c0:	f7fe faa1 	bl	8009806 <USBD_LL_Resume>
    break;
 800b2c4:	e01c      	b.n	800b300 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	687a      	ldr	r2, [r7, #4]
 800b2d2:	6812      	ldr	r2, [r2, #0]
 800b2d4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b2d8:	f043 0301 	orr.w	r3, r3, #1
 800b2dc:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b2e4:	4618      	mov	r0, r3
 800b2e6:	f7fe fa78 	bl	80097da <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	6a1b      	ldr	r3, [r3, #32]
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d005      	beq.n	800b2fe <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b2f2:	4b05      	ldr	r3, [pc, #20]	; (800b308 <HAL_PCDEx_LPM_Callback+0x98>)
 800b2f4:	691b      	ldr	r3, [r3, #16]
 800b2f6:	4a04      	ldr	r2, [pc, #16]	; (800b308 <HAL_PCDEx_LPM_Callback+0x98>)
 800b2f8:	f043 0306 	orr.w	r3, r3, #6
 800b2fc:	6113      	str	r3, [r2, #16]
    break;
 800b2fe:	bf00      	nop
}
 800b300:	bf00      	nop
 800b302:	3708      	adds	r7, #8
 800b304:	46bd      	mov	sp, r7
 800b306:	bd80      	pop	{r7, pc}
 800b308:	e000ed00 	.word	0xe000ed00

0800b30c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b30c:	b480      	push	{r7}
 800b30e:	b083      	sub	sp, #12
 800b310:	af00      	add	r7, sp, #0
 800b312:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b314:	4b03      	ldr	r3, [pc, #12]	; (800b324 <USBD_static_malloc+0x18>)
}
 800b316:	4618      	mov	r0, r3
 800b318:	370c      	adds	r7, #12
 800b31a:	46bd      	mov	sp, r7
 800b31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b320:	4770      	bx	lr
 800b322:	bf00      	nop
 800b324:	20001ee8 	.word	0x20001ee8

0800b328 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b328:	b480      	push	{r7}
 800b32a:	b083      	sub	sp, #12
 800b32c:	af00      	add	r7, sp, #0
 800b32e:	6078      	str	r0, [r7, #4]

}
 800b330:	bf00      	nop
 800b332:	370c      	adds	r7, #12
 800b334:	46bd      	mov	sp, r7
 800b336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b33a:	4770      	bx	lr

0800b33c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b33c:	b480      	push	{r7}
 800b33e:	b085      	sub	sp, #20
 800b340:	af00      	add	r7, sp, #0
 800b342:	4603      	mov	r3, r0
 800b344:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b346:	2300      	movs	r3, #0
 800b348:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b34a:	79fb      	ldrb	r3, [r7, #7]
 800b34c:	2b03      	cmp	r3, #3
 800b34e:	d817      	bhi.n	800b380 <USBD_Get_USB_Status+0x44>
 800b350:	a201      	add	r2, pc, #4	; (adr r2, 800b358 <USBD_Get_USB_Status+0x1c>)
 800b352:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b356:	bf00      	nop
 800b358:	0800b369 	.word	0x0800b369
 800b35c:	0800b36f 	.word	0x0800b36f
 800b360:	0800b375 	.word	0x0800b375
 800b364:	0800b37b 	.word	0x0800b37b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b368:	2300      	movs	r3, #0
 800b36a:	73fb      	strb	r3, [r7, #15]
    break;
 800b36c:	e00b      	b.n	800b386 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b36e:	2303      	movs	r3, #3
 800b370:	73fb      	strb	r3, [r7, #15]
    break;
 800b372:	e008      	b.n	800b386 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b374:	2301      	movs	r3, #1
 800b376:	73fb      	strb	r3, [r7, #15]
    break;
 800b378:	e005      	b.n	800b386 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b37a:	2303      	movs	r3, #3
 800b37c:	73fb      	strb	r3, [r7, #15]
    break;
 800b37e:	e002      	b.n	800b386 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b380:	2303      	movs	r3, #3
 800b382:	73fb      	strb	r3, [r7, #15]
    break;
 800b384:	bf00      	nop
  }
  return usb_status;
 800b386:	7bfb      	ldrb	r3, [r7, #15]
}
 800b388:	4618      	mov	r0, r3
 800b38a:	3714      	adds	r7, #20
 800b38c:	46bd      	mov	sp, r7
 800b38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b392:	4770      	bx	lr

0800b394 <__errno>:
 800b394:	4b01      	ldr	r3, [pc, #4]	; (800b39c <__errno+0x8>)
 800b396:	6818      	ldr	r0, [r3, #0]
 800b398:	4770      	bx	lr
 800b39a:	bf00      	nop
 800b39c:	2000010c 	.word	0x2000010c

0800b3a0 <__libc_init_array>:
 800b3a0:	b570      	push	{r4, r5, r6, lr}
 800b3a2:	4d0d      	ldr	r5, [pc, #52]	; (800b3d8 <__libc_init_array+0x38>)
 800b3a4:	4c0d      	ldr	r4, [pc, #52]	; (800b3dc <__libc_init_array+0x3c>)
 800b3a6:	1b64      	subs	r4, r4, r5
 800b3a8:	10a4      	asrs	r4, r4, #2
 800b3aa:	2600      	movs	r6, #0
 800b3ac:	42a6      	cmp	r6, r4
 800b3ae:	d109      	bne.n	800b3c4 <__libc_init_array+0x24>
 800b3b0:	4d0b      	ldr	r5, [pc, #44]	; (800b3e0 <__libc_init_array+0x40>)
 800b3b2:	4c0c      	ldr	r4, [pc, #48]	; (800b3e4 <__libc_init_array+0x44>)
 800b3b4:	f004 fc90 	bl	800fcd8 <_init>
 800b3b8:	1b64      	subs	r4, r4, r5
 800b3ba:	10a4      	asrs	r4, r4, #2
 800b3bc:	2600      	movs	r6, #0
 800b3be:	42a6      	cmp	r6, r4
 800b3c0:	d105      	bne.n	800b3ce <__libc_init_array+0x2e>
 800b3c2:	bd70      	pop	{r4, r5, r6, pc}
 800b3c4:	f855 3b04 	ldr.w	r3, [r5], #4
 800b3c8:	4798      	blx	r3
 800b3ca:	3601      	adds	r6, #1
 800b3cc:	e7ee      	b.n	800b3ac <__libc_init_array+0xc>
 800b3ce:	f855 3b04 	ldr.w	r3, [r5], #4
 800b3d2:	4798      	blx	r3
 800b3d4:	3601      	adds	r6, #1
 800b3d6:	e7f2      	b.n	800b3be <__libc_init_array+0x1e>
 800b3d8:	08010274 	.word	0x08010274
 800b3dc:	08010274 	.word	0x08010274
 800b3e0:	08010274 	.word	0x08010274
 800b3e4:	08010278 	.word	0x08010278

0800b3e8 <memset>:
 800b3e8:	4402      	add	r2, r0
 800b3ea:	4603      	mov	r3, r0
 800b3ec:	4293      	cmp	r3, r2
 800b3ee:	d100      	bne.n	800b3f2 <memset+0xa>
 800b3f0:	4770      	bx	lr
 800b3f2:	f803 1b01 	strb.w	r1, [r3], #1
 800b3f6:	e7f9      	b.n	800b3ec <memset+0x4>

0800b3f8 <__cvt>:
 800b3f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b3fc:	ec55 4b10 	vmov	r4, r5, d0
 800b400:	2d00      	cmp	r5, #0
 800b402:	460e      	mov	r6, r1
 800b404:	4619      	mov	r1, r3
 800b406:	462b      	mov	r3, r5
 800b408:	bfbb      	ittet	lt
 800b40a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b40e:	461d      	movlt	r5, r3
 800b410:	2300      	movge	r3, #0
 800b412:	232d      	movlt	r3, #45	; 0x2d
 800b414:	700b      	strb	r3, [r1, #0]
 800b416:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b418:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b41c:	4691      	mov	r9, r2
 800b41e:	f023 0820 	bic.w	r8, r3, #32
 800b422:	bfbc      	itt	lt
 800b424:	4622      	movlt	r2, r4
 800b426:	4614      	movlt	r4, r2
 800b428:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b42c:	d005      	beq.n	800b43a <__cvt+0x42>
 800b42e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b432:	d100      	bne.n	800b436 <__cvt+0x3e>
 800b434:	3601      	adds	r6, #1
 800b436:	2102      	movs	r1, #2
 800b438:	e000      	b.n	800b43c <__cvt+0x44>
 800b43a:	2103      	movs	r1, #3
 800b43c:	ab03      	add	r3, sp, #12
 800b43e:	9301      	str	r3, [sp, #4]
 800b440:	ab02      	add	r3, sp, #8
 800b442:	9300      	str	r3, [sp, #0]
 800b444:	ec45 4b10 	vmov	d0, r4, r5
 800b448:	4653      	mov	r3, sl
 800b44a:	4632      	mov	r2, r6
 800b44c:	f001 fdac 	bl	800cfa8 <_dtoa_r>
 800b450:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b454:	4607      	mov	r7, r0
 800b456:	d102      	bne.n	800b45e <__cvt+0x66>
 800b458:	f019 0f01 	tst.w	r9, #1
 800b45c:	d022      	beq.n	800b4a4 <__cvt+0xac>
 800b45e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b462:	eb07 0906 	add.w	r9, r7, r6
 800b466:	d110      	bne.n	800b48a <__cvt+0x92>
 800b468:	783b      	ldrb	r3, [r7, #0]
 800b46a:	2b30      	cmp	r3, #48	; 0x30
 800b46c:	d10a      	bne.n	800b484 <__cvt+0x8c>
 800b46e:	2200      	movs	r2, #0
 800b470:	2300      	movs	r3, #0
 800b472:	4620      	mov	r0, r4
 800b474:	4629      	mov	r1, r5
 800b476:	f7f5 fb47 	bl	8000b08 <__aeabi_dcmpeq>
 800b47a:	b918      	cbnz	r0, 800b484 <__cvt+0x8c>
 800b47c:	f1c6 0601 	rsb	r6, r6, #1
 800b480:	f8ca 6000 	str.w	r6, [sl]
 800b484:	f8da 3000 	ldr.w	r3, [sl]
 800b488:	4499      	add	r9, r3
 800b48a:	2200      	movs	r2, #0
 800b48c:	2300      	movs	r3, #0
 800b48e:	4620      	mov	r0, r4
 800b490:	4629      	mov	r1, r5
 800b492:	f7f5 fb39 	bl	8000b08 <__aeabi_dcmpeq>
 800b496:	b108      	cbz	r0, 800b49c <__cvt+0xa4>
 800b498:	f8cd 900c 	str.w	r9, [sp, #12]
 800b49c:	2230      	movs	r2, #48	; 0x30
 800b49e:	9b03      	ldr	r3, [sp, #12]
 800b4a0:	454b      	cmp	r3, r9
 800b4a2:	d307      	bcc.n	800b4b4 <__cvt+0xbc>
 800b4a4:	9b03      	ldr	r3, [sp, #12]
 800b4a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b4a8:	1bdb      	subs	r3, r3, r7
 800b4aa:	4638      	mov	r0, r7
 800b4ac:	6013      	str	r3, [r2, #0]
 800b4ae:	b004      	add	sp, #16
 800b4b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4b4:	1c59      	adds	r1, r3, #1
 800b4b6:	9103      	str	r1, [sp, #12]
 800b4b8:	701a      	strb	r2, [r3, #0]
 800b4ba:	e7f0      	b.n	800b49e <__cvt+0xa6>

0800b4bc <__exponent>:
 800b4bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b4be:	4603      	mov	r3, r0
 800b4c0:	2900      	cmp	r1, #0
 800b4c2:	bfb8      	it	lt
 800b4c4:	4249      	neglt	r1, r1
 800b4c6:	f803 2b02 	strb.w	r2, [r3], #2
 800b4ca:	bfb4      	ite	lt
 800b4cc:	222d      	movlt	r2, #45	; 0x2d
 800b4ce:	222b      	movge	r2, #43	; 0x2b
 800b4d0:	2909      	cmp	r1, #9
 800b4d2:	7042      	strb	r2, [r0, #1]
 800b4d4:	dd2a      	ble.n	800b52c <__exponent+0x70>
 800b4d6:	f10d 0407 	add.w	r4, sp, #7
 800b4da:	46a4      	mov	ip, r4
 800b4dc:	270a      	movs	r7, #10
 800b4de:	46a6      	mov	lr, r4
 800b4e0:	460a      	mov	r2, r1
 800b4e2:	fb91 f6f7 	sdiv	r6, r1, r7
 800b4e6:	fb07 1516 	mls	r5, r7, r6, r1
 800b4ea:	3530      	adds	r5, #48	; 0x30
 800b4ec:	2a63      	cmp	r2, #99	; 0x63
 800b4ee:	f104 34ff 	add.w	r4, r4, #4294967295
 800b4f2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800b4f6:	4631      	mov	r1, r6
 800b4f8:	dcf1      	bgt.n	800b4de <__exponent+0x22>
 800b4fa:	3130      	adds	r1, #48	; 0x30
 800b4fc:	f1ae 0502 	sub.w	r5, lr, #2
 800b500:	f804 1c01 	strb.w	r1, [r4, #-1]
 800b504:	1c44      	adds	r4, r0, #1
 800b506:	4629      	mov	r1, r5
 800b508:	4561      	cmp	r1, ip
 800b50a:	d30a      	bcc.n	800b522 <__exponent+0x66>
 800b50c:	f10d 0209 	add.w	r2, sp, #9
 800b510:	eba2 020e 	sub.w	r2, r2, lr
 800b514:	4565      	cmp	r5, ip
 800b516:	bf88      	it	hi
 800b518:	2200      	movhi	r2, #0
 800b51a:	4413      	add	r3, r2
 800b51c:	1a18      	subs	r0, r3, r0
 800b51e:	b003      	add	sp, #12
 800b520:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b522:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b526:	f804 2f01 	strb.w	r2, [r4, #1]!
 800b52a:	e7ed      	b.n	800b508 <__exponent+0x4c>
 800b52c:	2330      	movs	r3, #48	; 0x30
 800b52e:	3130      	adds	r1, #48	; 0x30
 800b530:	7083      	strb	r3, [r0, #2]
 800b532:	70c1      	strb	r1, [r0, #3]
 800b534:	1d03      	adds	r3, r0, #4
 800b536:	e7f1      	b.n	800b51c <__exponent+0x60>

0800b538 <_printf_float>:
 800b538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b53c:	ed2d 8b02 	vpush	{d8}
 800b540:	b08d      	sub	sp, #52	; 0x34
 800b542:	460c      	mov	r4, r1
 800b544:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b548:	4616      	mov	r6, r2
 800b54a:	461f      	mov	r7, r3
 800b54c:	4605      	mov	r5, r0
 800b54e:	f002 fe89 	bl	800e264 <_localeconv_r>
 800b552:	f8d0 a000 	ldr.w	sl, [r0]
 800b556:	4650      	mov	r0, sl
 800b558:	f7f4 fe5a 	bl	8000210 <strlen>
 800b55c:	2300      	movs	r3, #0
 800b55e:	930a      	str	r3, [sp, #40]	; 0x28
 800b560:	6823      	ldr	r3, [r4, #0]
 800b562:	9305      	str	r3, [sp, #20]
 800b564:	f8d8 3000 	ldr.w	r3, [r8]
 800b568:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b56c:	3307      	adds	r3, #7
 800b56e:	f023 0307 	bic.w	r3, r3, #7
 800b572:	f103 0208 	add.w	r2, r3, #8
 800b576:	f8c8 2000 	str.w	r2, [r8]
 800b57a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b57e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b582:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b586:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b58a:	9307      	str	r3, [sp, #28]
 800b58c:	f8cd 8018 	str.w	r8, [sp, #24]
 800b590:	ee08 0a10 	vmov	s16, r0
 800b594:	4b9f      	ldr	r3, [pc, #636]	; (800b814 <_printf_float+0x2dc>)
 800b596:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b59a:	f04f 32ff 	mov.w	r2, #4294967295
 800b59e:	f7f5 fae5 	bl	8000b6c <__aeabi_dcmpun>
 800b5a2:	bb88      	cbnz	r0, 800b608 <_printf_float+0xd0>
 800b5a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b5a8:	4b9a      	ldr	r3, [pc, #616]	; (800b814 <_printf_float+0x2dc>)
 800b5aa:	f04f 32ff 	mov.w	r2, #4294967295
 800b5ae:	f7f5 fabf 	bl	8000b30 <__aeabi_dcmple>
 800b5b2:	bb48      	cbnz	r0, 800b608 <_printf_float+0xd0>
 800b5b4:	2200      	movs	r2, #0
 800b5b6:	2300      	movs	r3, #0
 800b5b8:	4640      	mov	r0, r8
 800b5ba:	4649      	mov	r1, r9
 800b5bc:	f7f5 faae 	bl	8000b1c <__aeabi_dcmplt>
 800b5c0:	b110      	cbz	r0, 800b5c8 <_printf_float+0x90>
 800b5c2:	232d      	movs	r3, #45	; 0x2d
 800b5c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b5c8:	4b93      	ldr	r3, [pc, #588]	; (800b818 <_printf_float+0x2e0>)
 800b5ca:	4894      	ldr	r0, [pc, #592]	; (800b81c <_printf_float+0x2e4>)
 800b5cc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b5d0:	bf94      	ite	ls
 800b5d2:	4698      	movls	r8, r3
 800b5d4:	4680      	movhi	r8, r0
 800b5d6:	2303      	movs	r3, #3
 800b5d8:	6123      	str	r3, [r4, #16]
 800b5da:	9b05      	ldr	r3, [sp, #20]
 800b5dc:	f023 0204 	bic.w	r2, r3, #4
 800b5e0:	6022      	str	r2, [r4, #0]
 800b5e2:	f04f 0900 	mov.w	r9, #0
 800b5e6:	9700      	str	r7, [sp, #0]
 800b5e8:	4633      	mov	r3, r6
 800b5ea:	aa0b      	add	r2, sp, #44	; 0x2c
 800b5ec:	4621      	mov	r1, r4
 800b5ee:	4628      	mov	r0, r5
 800b5f0:	f000 f9d8 	bl	800b9a4 <_printf_common>
 800b5f4:	3001      	adds	r0, #1
 800b5f6:	f040 8090 	bne.w	800b71a <_printf_float+0x1e2>
 800b5fa:	f04f 30ff 	mov.w	r0, #4294967295
 800b5fe:	b00d      	add	sp, #52	; 0x34
 800b600:	ecbd 8b02 	vpop	{d8}
 800b604:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b608:	4642      	mov	r2, r8
 800b60a:	464b      	mov	r3, r9
 800b60c:	4640      	mov	r0, r8
 800b60e:	4649      	mov	r1, r9
 800b610:	f7f5 faac 	bl	8000b6c <__aeabi_dcmpun>
 800b614:	b140      	cbz	r0, 800b628 <_printf_float+0xf0>
 800b616:	464b      	mov	r3, r9
 800b618:	2b00      	cmp	r3, #0
 800b61a:	bfbc      	itt	lt
 800b61c:	232d      	movlt	r3, #45	; 0x2d
 800b61e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b622:	487f      	ldr	r0, [pc, #508]	; (800b820 <_printf_float+0x2e8>)
 800b624:	4b7f      	ldr	r3, [pc, #508]	; (800b824 <_printf_float+0x2ec>)
 800b626:	e7d1      	b.n	800b5cc <_printf_float+0x94>
 800b628:	6863      	ldr	r3, [r4, #4]
 800b62a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b62e:	9206      	str	r2, [sp, #24]
 800b630:	1c5a      	adds	r2, r3, #1
 800b632:	d13f      	bne.n	800b6b4 <_printf_float+0x17c>
 800b634:	2306      	movs	r3, #6
 800b636:	6063      	str	r3, [r4, #4]
 800b638:	9b05      	ldr	r3, [sp, #20]
 800b63a:	6861      	ldr	r1, [r4, #4]
 800b63c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b640:	2300      	movs	r3, #0
 800b642:	9303      	str	r3, [sp, #12]
 800b644:	ab0a      	add	r3, sp, #40	; 0x28
 800b646:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b64a:	ab09      	add	r3, sp, #36	; 0x24
 800b64c:	ec49 8b10 	vmov	d0, r8, r9
 800b650:	9300      	str	r3, [sp, #0]
 800b652:	6022      	str	r2, [r4, #0]
 800b654:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b658:	4628      	mov	r0, r5
 800b65a:	f7ff fecd 	bl	800b3f8 <__cvt>
 800b65e:	9b06      	ldr	r3, [sp, #24]
 800b660:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b662:	2b47      	cmp	r3, #71	; 0x47
 800b664:	4680      	mov	r8, r0
 800b666:	d108      	bne.n	800b67a <_printf_float+0x142>
 800b668:	1cc8      	adds	r0, r1, #3
 800b66a:	db02      	blt.n	800b672 <_printf_float+0x13a>
 800b66c:	6863      	ldr	r3, [r4, #4]
 800b66e:	4299      	cmp	r1, r3
 800b670:	dd41      	ble.n	800b6f6 <_printf_float+0x1be>
 800b672:	f1ab 0b02 	sub.w	fp, fp, #2
 800b676:	fa5f fb8b 	uxtb.w	fp, fp
 800b67a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b67e:	d820      	bhi.n	800b6c2 <_printf_float+0x18a>
 800b680:	3901      	subs	r1, #1
 800b682:	465a      	mov	r2, fp
 800b684:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b688:	9109      	str	r1, [sp, #36]	; 0x24
 800b68a:	f7ff ff17 	bl	800b4bc <__exponent>
 800b68e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b690:	1813      	adds	r3, r2, r0
 800b692:	2a01      	cmp	r2, #1
 800b694:	4681      	mov	r9, r0
 800b696:	6123      	str	r3, [r4, #16]
 800b698:	dc02      	bgt.n	800b6a0 <_printf_float+0x168>
 800b69a:	6822      	ldr	r2, [r4, #0]
 800b69c:	07d2      	lsls	r2, r2, #31
 800b69e:	d501      	bpl.n	800b6a4 <_printf_float+0x16c>
 800b6a0:	3301      	adds	r3, #1
 800b6a2:	6123      	str	r3, [r4, #16]
 800b6a4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d09c      	beq.n	800b5e6 <_printf_float+0xae>
 800b6ac:	232d      	movs	r3, #45	; 0x2d
 800b6ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b6b2:	e798      	b.n	800b5e6 <_printf_float+0xae>
 800b6b4:	9a06      	ldr	r2, [sp, #24]
 800b6b6:	2a47      	cmp	r2, #71	; 0x47
 800b6b8:	d1be      	bne.n	800b638 <_printf_float+0x100>
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d1bc      	bne.n	800b638 <_printf_float+0x100>
 800b6be:	2301      	movs	r3, #1
 800b6c0:	e7b9      	b.n	800b636 <_printf_float+0xfe>
 800b6c2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b6c6:	d118      	bne.n	800b6fa <_printf_float+0x1c2>
 800b6c8:	2900      	cmp	r1, #0
 800b6ca:	6863      	ldr	r3, [r4, #4]
 800b6cc:	dd0b      	ble.n	800b6e6 <_printf_float+0x1ae>
 800b6ce:	6121      	str	r1, [r4, #16]
 800b6d0:	b913      	cbnz	r3, 800b6d8 <_printf_float+0x1a0>
 800b6d2:	6822      	ldr	r2, [r4, #0]
 800b6d4:	07d0      	lsls	r0, r2, #31
 800b6d6:	d502      	bpl.n	800b6de <_printf_float+0x1a6>
 800b6d8:	3301      	adds	r3, #1
 800b6da:	440b      	add	r3, r1
 800b6dc:	6123      	str	r3, [r4, #16]
 800b6de:	65a1      	str	r1, [r4, #88]	; 0x58
 800b6e0:	f04f 0900 	mov.w	r9, #0
 800b6e4:	e7de      	b.n	800b6a4 <_printf_float+0x16c>
 800b6e6:	b913      	cbnz	r3, 800b6ee <_printf_float+0x1b6>
 800b6e8:	6822      	ldr	r2, [r4, #0]
 800b6ea:	07d2      	lsls	r2, r2, #31
 800b6ec:	d501      	bpl.n	800b6f2 <_printf_float+0x1ba>
 800b6ee:	3302      	adds	r3, #2
 800b6f0:	e7f4      	b.n	800b6dc <_printf_float+0x1a4>
 800b6f2:	2301      	movs	r3, #1
 800b6f4:	e7f2      	b.n	800b6dc <_printf_float+0x1a4>
 800b6f6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b6fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6fc:	4299      	cmp	r1, r3
 800b6fe:	db05      	blt.n	800b70c <_printf_float+0x1d4>
 800b700:	6823      	ldr	r3, [r4, #0]
 800b702:	6121      	str	r1, [r4, #16]
 800b704:	07d8      	lsls	r0, r3, #31
 800b706:	d5ea      	bpl.n	800b6de <_printf_float+0x1a6>
 800b708:	1c4b      	adds	r3, r1, #1
 800b70a:	e7e7      	b.n	800b6dc <_printf_float+0x1a4>
 800b70c:	2900      	cmp	r1, #0
 800b70e:	bfd4      	ite	le
 800b710:	f1c1 0202 	rsble	r2, r1, #2
 800b714:	2201      	movgt	r2, #1
 800b716:	4413      	add	r3, r2
 800b718:	e7e0      	b.n	800b6dc <_printf_float+0x1a4>
 800b71a:	6823      	ldr	r3, [r4, #0]
 800b71c:	055a      	lsls	r2, r3, #21
 800b71e:	d407      	bmi.n	800b730 <_printf_float+0x1f8>
 800b720:	6923      	ldr	r3, [r4, #16]
 800b722:	4642      	mov	r2, r8
 800b724:	4631      	mov	r1, r6
 800b726:	4628      	mov	r0, r5
 800b728:	47b8      	blx	r7
 800b72a:	3001      	adds	r0, #1
 800b72c:	d12c      	bne.n	800b788 <_printf_float+0x250>
 800b72e:	e764      	b.n	800b5fa <_printf_float+0xc2>
 800b730:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b734:	f240 80e0 	bls.w	800b8f8 <_printf_float+0x3c0>
 800b738:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b73c:	2200      	movs	r2, #0
 800b73e:	2300      	movs	r3, #0
 800b740:	f7f5 f9e2 	bl	8000b08 <__aeabi_dcmpeq>
 800b744:	2800      	cmp	r0, #0
 800b746:	d034      	beq.n	800b7b2 <_printf_float+0x27a>
 800b748:	4a37      	ldr	r2, [pc, #220]	; (800b828 <_printf_float+0x2f0>)
 800b74a:	2301      	movs	r3, #1
 800b74c:	4631      	mov	r1, r6
 800b74e:	4628      	mov	r0, r5
 800b750:	47b8      	blx	r7
 800b752:	3001      	adds	r0, #1
 800b754:	f43f af51 	beq.w	800b5fa <_printf_float+0xc2>
 800b758:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b75c:	429a      	cmp	r2, r3
 800b75e:	db02      	blt.n	800b766 <_printf_float+0x22e>
 800b760:	6823      	ldr	r3, [r4, #0]
 800b762:	07d8      	lsls	r0, r3, #31
 800b764:	d510      	bpl.n	800b788 <_printf_float+0x250>
 800b766:	ee18 3a10 	vmov	r3, s16
 800b76a:	4652      	mov	r2, sl
 800b76c:	4631      	mov	r1, r6
 800b76e:	4628      	mov	r0, r5
 800b770:	47b8      	blx	r7
 800b772:	3001      	adds	r0, #1
 800b774:	f43f af41 	beq.w	800b5fa <_printf_float+0xc2>
 800b778:	f04f 0800 	mov.w	r8, #0
 800b77c:	f104 091a 	add.w	r9, r4, #26
 800b780:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b782:	3b01      	subs	r3, #1
 800b784:	4543      	cmp	r3, r8
 800b786:	dc09      	bgt.n	800b79c <_printf_float+0x264>
 800b788:	6823      	ldr	r3, [r4, #0]
 800b78a:	079b      	lsls	r3, r3, #30
 800b78c:	f100 8105 	bmi.w	800b99a <_printf_float+0x462>
 800b790:	68e0      	ldr	r0, [r4, #12]
 800b792:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b794:	4298      	cmp	r0, r3
 800b796:	bfb8      	it	lt
 800b798:	4618      	movlt	r0, r3
 800b79a:	e730      	b.n	800b5fe <_printf_float+0xc6>
 800b79c:	2301      	movs	r3, #1
 800b79e:	464a      	mov	r2, r9
 800b7a0:	4631      	mov	r1, r6
 800b7a2:	4628      	mov	r0, r5
 800b7a4:	47b8      	blx	r7
 800b7a6:	3001      	adds	r0, #1
 800b7a8:	f43f af27 	beq.w	800b5fa <_printf_float+0xc2>
 800b7ac:	f108 0801 	add.w	r8, r8, #1
 800b7b0:	e7e6      	b.n	800b780 <_printf_float+0x248>
 800b7b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	dc39      	bgt.n	800b82c <_printf_float+0x2f4>
 800b7b8:	4a1b      	ldr	r2, [pc, #108]	; (800b828 <_printf_float+0x2f0>)
 800b7ba:	2301      	movs	r3, #1
 800b7bc:	4631      	mov	r1, r6
 800b7be:	4628      	mov	r0, r5
 800b7c0:	47b8      	blx	r7
 800b7c2:	3001      	adds	r0, #1
 800b7c4:	f43f af19 	beq.w	800b5fa <_printf_float+0xc2>
 800b7c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b7cc:	4313      	orrs	r3, r2
 800b7ce:	d102      	bne.n	800b7d6 <_printf_float+0x29e>
 800b7d0:	6823      	ldr	r3, [r4, #0]
 800b7d2:	07d9      	lsls	r1, r3, #31
 800b7d4:	d5d8      	bpl.n	800b788 <_printf_float+0x250>
 800b7d6:	ee18 3a10 	vmov	r3, s16
 800b7da:	4652      	mov	r2, sl
 800b7dc:	4631      	mov	r1, r6
 800b7de:	4628      	mov	r0, r5
 800b7e0:	47b8      	blx	r7
 800b7e2:	3001      	adds	r0, #1
 800b7e4:	f43f af09 	beq.w	800b5fa <_printf_float+0xc2>
 800b7e8:	f04f 0900 	mov.w	r9, #0
 800b7ec:	f104 0a1a 	add.w	sl, r4, #26
 800b7f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7f2:	425b      	negs	r3, r3
 800b7f4:	454b      	cmp	r3, r9
 800b7f6:	dc01      	bgt.n	800b7fc <_printf_float+0x2c4>
 800b7f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7fa:	e792      	b.n	800b722 <_printf_float+0x1ea>
 800b7fc:	2301      	movs	r3, #1
 800b7fe:	4652      	mov	r2, sl
 800b800:	4631      	mov	r1, r6
 800b802:	4628      	mov	r0, r5
 800b804:	47b8      	blx	r7
 800b806:	3001      	adds	r0, #1
 800b808:	f43f aef7 	beq.w	800b5fa <_printf_float+0xc2>
 800b80c:	f109 0901 	add.w	r9, r9, #1
 800b810:	e7ee      	b.n	800b7f0 <_printf_float+0x2b8>
 800b812:	bf00      	nop
 800b814:	7fefffff 	.word	0x7fefffff
 800b818:	0800fdc8 	.word	0x0800fdc8
 800b81c:	0800fdcc 	.word	0x0800fdcc
 800b820:	0800fdd4 	.word	0x0800fdd4
 800b824:	0800fdd0 	.word	0x0800fdd0
 800b828:	0800fdd8 	.word	0x0800fdd8
 800b82c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b82e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b830:	429a      	cmp	r2, r3
 800b832:	bfa8      	it	ge
 800b834:	461a      	movge	r2, r3
 800b836:	2a00      	cmp	r2, #0
 800b838:	4691      	mov	r9, r2
 800b83a:	dc37      	bgt.n	800b8ac <_printf_float+0x374>
 800b83c:	f04f 0b00 	mov.w	fp, #0
 800b840:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b844:	f104 021a 	add.w	r2, r4, #26
 800b848:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b84a:	9305      	str	r3, [sp, #20]
 800b84c:	eba3 0309 	sub.w	r3, r3, r9
 800b850:	455b      	cmp	r3, fp
 800b852:	dc33      	bgt.n	800b8bc <_printf_float+0x384>
 800b854:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b858:	429a      	cmp	r2, r3
 800b85a:	db3b      	blt.n	800b8d4 <_printf_float+0x39c>
 800b85c:	6823      	ldr	r3, [r4, #0]
 800b85e:	07da      	lsls	r2, r3, #31
 800b860:	d438      	bmi.n	800b8d4 <_printf_float+0x39c>
 800b862:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b864:	9a05      	ldr	r2, [sp, #20]
 800b866:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b868:	1a9a      	subs	r2, r3, r2
 800b86a:	eba3 0901 	sub.w	r9, r3, r1
 800b86e:	4591      	cmp	r9, r2
 800b870:	bfa8      	it	ge
 800b872:	4691      	movge	r9, r2
 800b874:	f1b9 0f00 	cmp.w	r9, #0
 800b878:	dc35      	bgt.n	800b8e6 <_printf_float+0x3ae>
 800b87a:	f04f 0800 	mov.w	r8, #0
 800b87e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b882:	f104 0a1a 	add.w	sl, r4, #26
 800b886:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b88a:	1a9b      	subs	r3, r3, r2
 800b88c:	eba3 0309 	sub.w	r3, r3, r9
 800b890:	4543      	cmp	r3, r8
 800b892:	f77f af79 	ble.w	800b788 <_printf_float+0x250>
 800b896:	2301      	movs	r3, #1
 800b898:	4652      	mov	r2, sl
 800b89a:	4631      	mov	r1, r6
 800b89c:	4628      	mov	r0, r5
 800b89e:	47b8      	blx	r7
 800b8a0:	3001      	adds	r0, #1
 800b8a2:	f43f aeaa 	beq.w	800b5fa <_printf_float+0xc2>
 800b8a6:	f108 0801 	add.w	r8, r8, #1
 800b8aa:	e7ec      	b.n	800b886 <_printf_float+0x34e>
 800b8ac:	4613      	mov	r3, r2
 800b8ae:	4631      	mov	r1, r6
 800b8b0:	4642      	mov	r2, r8
 800b8b2:	4628      	mov	r0, r5
 800b8b4:	47b8      	blx	r7
 800b8b6:	3001      	adds	r0, #1
 800b8b8:	d1c0      	bne.n	800b83c <_printf_float+0x304>
 800b8ba:	e69e      	b.n	800b5fa <_printf_float+0xc2>
 800b8bc:	2301      	movs	r3, #1
 800b8be:	4631      	mov	r1, r6
 800b8c0:	4628      	mov	r0, r5
 800b8c2:	9205      	str	r2, [sp, #20]
 800b8c4:	47b8      	blx	r7
 800b8c6:	3001      	adds	r0, #1
 800b8c8:	f43f ae97 	beq.w	800b5fa <_printf_float+0xc2>
 800b8cc:	9a05      	ldr	r2, [sp, #20]
 800b8ce:	f10b 0b01 	add.w	fp, fp, #1
 800b8d2:	e7b9      	b.n	800b848 <_printf_float+0x310>
 800b8d4:	ee18 3a10 	vmov	r3, s16
 800b8d8:	4652      	mov	r2, sl
 800b8da:	4631      	mov	r1, r6
 800b8dc:	4628      	mov	r0, r5
 800b8de:	47b8      	blx	r7
 800b8e0:	3001      	adds	r0, #1
 800b8e2:	d1be      	bne.n	800b862 <_printf_float+0x32a>
 800b8e4:	e689      	b.n	800b5fa <_printf_float+0xc2>
 800b8e6:	9a05      	ldr	r2, [sp, #20]
 800b8e8:	464b      	mov	r3, r9
 800b8ea:	4442      	add	r2, r8
 800b8ec:	4631      	mov	r1, r6
 800b8ee:	4628      	mov	r0, r5
 800b8f0:	47b8      	blx	r7
 800b8f2:	3001      	adds	r0, #1
 800b8f4:	d1c1      	bne.n	800b87a <_printf_float+0x342>
 800b8f6:	e680      	b.n	800b5fa <_printf_float+0xc2>
 800b8f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b8fa:	2a01      	cmp	r2, #1
 800b8fc:	dc01      	bgt.n	800b902 <_printf_float+0x3ca>
 800b8fe:	07db      	lsls	r3, r3, #31
 800b900:	d538      	bpl.n	800b974 <_printf_float+0x43c>
 800b902:	2301      	movs	r3, #1
 800b904:	4642      	mov	r2, r8
 800b906:	4631      	mov	r1, r6
 800b908:	4628      	mov	r0, r5
 800b90a:	47b8      	blx	r7
 800b90c:	3001      	adds	r0, #1
 800b90e:	f43f ae74 	beq.w	800b5fa <_printf_float+0xc2>
 800b912:	ee18 3a10 	vmov	r3, s16
 800b916:	4652      	mov	r2, sl
 800b918:	4631      	mov	r1, r6
 800b91a:	4628      	mov	r0, r5
 800b91c:	47b8      	blx	r7
 800b91e:	3001      	adds	r0, #1
 800b920:	f43f ae6b 	beq.w	800b5fa <_printf_float+0xc2>
 800b924:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b928:	2200      	movs	r2, #0
 800b92a:	2300      	movs	r3, #0
 800b92c:	f7f5 f8ec 	bl	8000b08 <__aeabi_dcmpeq>
 800b930:	b9d8      	cbnz	r0, 800b96a <_printf_float+0x432>
 800b932:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b934:	f108 0201 	add.w	r2, r8, #1
 800b938:	3b01      	subs	r3, #1
 800b93a:	4631      	mov	r1, r6
 800b93c:	4628      	mov	r0, r5
 800b93e:	47b8      	blx	r7
 800b940:	3001      	adds	r0, #1
 800b942:	d10e      	bne.n	800b962 <_printf_float+0x42a>
 800b944:	e659      	b.n	800b5fa <_printf_float+0xc2>
 800b946:	2301      	movs	r3, #1
 800b948:	4652      	mov	r2, sl
 800b94a:	4631      	mov	r1, r6
 800b94c:	4628      	mov	r0, r5
 800b94e:	47b8      	blx	r7
 800b950:	3001      	adds	r0, #1
 800b952:	f43f ae52 	beq.w	800b5fa <_printf_float+0xc2>
 800b956:	f108 0801 	add.w	r8, r8, #1
 800b95a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b95c:	3b01      	subs	r3, #1
 800b95e:	4543      	cmp	r3, r8
 800b960:	dcf1      	bgt.n	800b946 <_printf_float+0x40e>
 800b962:	464b      	mov	r3, r9
 800b964:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b968:	e6dc      	b.n	800b724 <_printf_float+0x1ec>
 800b96a:	f04f 0800 	mov.w	r8, #0
 800b96e:	f104 0a1a 	add.w	sl, r4, #26
 800b972:	e7f2      	b.n	800b95a <_printf_float+0x422>
 800b974:	2301      	movs	r3, #1
 800b976:	4642      	mov	r2, r8
 800b978:	e7df      	b.n	800b93a <_printf_float+0x402>
 800b97a:	2301      	movs	r3, #1
 800b97c:	464a      	mov	r2, r9
 800b97e:	4631      	mov	r1, r6
 800b980:	4628      	mov	r0, r5
 800b982:	47b8      	blx	r7
 800b984:	3001      	adds	r0, #1
 800b986:	f43f ae38 	beq.w	800b5fa <_printf_float+0xc2>
 800b98a:	f108 0801 	add.w	r8, r8, #1
 800b98e:	68e3      	ldr	r3, [r4, #12]
 800b990:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b992:	1a5b      	subs	r3, r3, r1
 800b994:	4543      	cmp	r3, r8
 800b996:	dcf0      	bgt.n	800b97a <_printf_float+0x442>
 800b998:	e6fa      	b.n	800b790 <_printf_float+0x258>
 800b99a:	f04f 0800 	mov.w	r8, #0
 800b99e:	f104 0919 	add.w	r9, r4, #25
 800b9a2:	e7f4      	b.n	800b98e <_printf_float+0x456>

0800b9a4 <_printf_common>:
 800b9a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b9a8:	4616      	mov	r6, r2
 800b9aa:	4699      	mov	r9, r3
 800b9ac:	688a      	ldr	r2, [r1, #8]
 800b9ae:	690b      	ldr	r3, [r1, #16]
 800b9b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b9b4:	4293      	cmp	r3, r2
 800b9b6:	bfb8      	it	lt
 800b9b8:	4613      	movlt	r3, r2
 800b9ba:	6033      	str	r3, [r6, #0]
 800b9bc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b9c0:	4607      	mov	r7, r0
 800b9c2:	460c      	mov	r4, r1
 800b9c4:	b10a      	cbz	r2, 800b9ca <_printf_common+0x26>
 800b9c6:	3301      	adds	r3, #1
 800b9c8:	6033      	str	r3, [r6, #0]
 800b9ca:	6823      	ldr	r3, [r4, #0]
 800b9cc:	0699      	lsls	r1, r3, #26
 800b9ce:	bf42      	ittt	mi
 800b9d0:	6833      	ldrmi	r3, [r6, #0]
 800b9d2:	3302      	addmi	r3, #2
 800b9d4:	6033      	strmi	r3, [r6, #0]
 800b9d6:	6825      	ldr	r5, [r4, #0]
 800b9d8:	f015 0506 	ands.w	r5, r5, #6
 800b9dc:	d106      	bne.n	800b9ec <_printf_common+0x48>
 800b9de:	f104 0a19 	add.w	sl, r4, #25
 800b9e2:	68e3      	ldr	r3, [r4, #12]
 800b9e4:	6832      	ldr	r2, [r6, #0]
 800b9e6:	1a9b      	subs	r3, r3, r2
 800b9e8:	42ab      	cmp	r3, r5
 800b9ea:	dc26      	bgt.n	800ba3a <_printf_common+0x96>
 800b9ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b9f0:	1e13      	subs	r3, r2, #0
 800b9f2:	6822      	ldr	r2, [r4, #0]
 800b9f4:	bf18      	it	ne
 800b9f6:	2301      	movne	r3, #1
 800b9f8:	0692      	lsls	r2, r2, #26
 800b9fa:	d42b      	bmi.n	800ba54 <_printf_common+0xb0>
 800b9fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ba00:	4649      	mov	r1, r9
 800ba02:	4638      	mov	r0, r7
 800ba04:	47c0      	blx	r8
 800ba06:	3001      	adds	r0, #1
 800ba08:	d01e      	beq.n	800ba48 <_printf_common+0xa4>
 800ba0a:	6823      	ldr	r3, [r4, #0]
 800ba0c:	68e5      	ldr	r5, [r4, #12]
 800ba0e:	6832      	ldr	r2, [r6, #0]
 800ba10:	f003 0306 	and.w	r3, r3, #6
 800ba14:	2b04      	cmp	r3, #4
 800ba16:	bf08      	it	eq
 800ba18:	1aad      	subeq	r5, r5, r2
 800ba1a:	68a3      	ldr	r3, [r4, #8]
 800ba1c:	6922      	ldr	r2, [r4, #16]
 800ba1e:	bf0c      	ite	eq
 800ba20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ba24:	2500      	movne	r5, #0
 800ba26:	4293      	cmp	r3, r2
 800ba28:	bfc4      	itt	gt
 800ba2a:	1a9b      	subgt	r3, r3, r2
 800ba2c:	18ed      	addgt	r5, r5, r3
 800ba2e:	2600      	movs	r6, #0
 800ba30:	341a      	adds	r4, #26
 800ba32:	42b5      	cmp	r5, r6
 800ba34:	d11a      	bne.n	800ba6c <_printf_common+0xc8>
 800ba36:	2000      	movs	r0, #0
 800ba38:	e008      	b.n	800ba4c <_printf_common+0xa8>
 800ba3a:	2301      	movs	r3, #1
 800ba3c:	4652      	mov	r2, sl
 800ba3e:	4649      	mov	r1, r9
 800ba40:	4638      	mov	r0, r7
 800ba42:	47c0      	blx	r8
 800ba44:	3001      	adds	r0, #1
 800ba46:	d103      	bne.n	800ba50 <_printf_common+0xac>
 800ba48:	f04f 30ff 	mov.w	r0, #4294967295
 800ba4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba50:	3501      	adds	r5, #1
 800ba52:	e7c6      	b.n	800b9e2 <_printf_common+0x3e>
 800ba54:	18e1      	adds	r1, r4, r3
 800ba56:	1c5a      	adds	r2, r3, #1
 800ba58:	2030      	movs	r0, #48	; 0x30
 800ba5a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ba5e:	4422      	add	r2, r4
 800ba60:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ba64:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ba68:	3302      	adds	r3, #2
 800ba6a:	e7c7      	b.n	800b9fc <_printf_common+0x58>
 800ba6c:	2301      	movs	r3, #1
 800ba6e:	4622      	mov	r2, r4
 800ba70:	4649      	mov	r1, r9
 800ba72:	4638      	mov	r0, r7
 800ba74:	47c0      	blx	r8
 800ba76:	3001      	adds	r0, #1
 800ba78:	d0e6      	beq.n	800ba48 <_printf_common+0xa4>
 800ba7a:	3601      	adds	r6, #1
 800ba7c:	e7d9      	b.n	800ba32 <_printf_common+0x8e>
	...

0800ba80 <_printf_i>:
 800ba80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ba84:	7e0f      	ldrb	r7, [r1, #24]
 800ba86:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ba88:	2f78      	cmp	r7, #120	; 0x78
 800ba8a:	4691      	mov	r9, r2
 800ba8c:	4680      	mov	r8, r0
 800ba8e:	460c      	mov	r4, r1
 800ba90:	469a      	mov	sl, r3
 800ba92:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ba96:	d807      	bhi.n	800baa8 <_printf_i+0x28>
 800ba98:	2f62      	cmp	r7, #98	; 0x62
 800ba9a:	d80a      	bhi.n	800bab2 <_printf_i+0x32>
 800ba9c:	2f00      	cmp	r7, #0
 800ba9e:	f000 80d8 	beq.w	800bc52 <_printf_i+0x1d2>
 800baa2:	2f58      	cmp	r7, #88	; 0x58
 800baa4:	f000 80a3 	beq.w	800bbee <_printf_i+0x16e>
 800baa8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800baac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bab0:	e03a      	b.n	800bb28 <_printf_i+0xa8>
 800bab2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bab6:	2b15      	cmp	r3, #21
 800bab8:	d8f6      	bhi.n	800baa8 <_printf_i+0x28>
 800baba:	a101      	add	r1, pc, #4	; (adr r1, 800bac0 <_printf_i+0x40>)
 800babc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bac0:	0800bb19 	.word	0x0800bb19
 800bac4:	0800bb2d 	.word	0x0800bb2d
 800bac8:	0800baa9 	.word	0x0800baa9
 800bacc:	0800baa9 	.word	0x0800baa9
 800bad0:	0800baa9 	.word	0x0800baa9
 800bad4:	0800baa9 	.word	0x0800baa9
 800bad8:	0800bb2d 	.word	0x0800bb2d
 800badc:	0800baa9 	.word	0x0800baa9
 800bae0:	0800baa9 	.word	0x0800baa9
 800bae4:	0800baa9 	.word	0x0800baa9
 800bae8:	0800baa9 	.word	0x0800baa9
 800baec:	0800bc39 	.word	0x0800bc39
 800baf0:	0800bb5d 	.word	0x0800bb5d
 800baf4:	0800bc1b 	.word	0x0800bc1b
 800baf8:	0800baa9 	.word	0x0800baa9
 800bafc:	0800baa9 	.word	0x0800baa9
 800bb00:	0800bc5b 	.word	0x0800bc5b
 800bb04:	0800baa9 	.word	0x0800baa9
 800bb08:	0800bb5d 	.word	0x0800bb5d
 800bb0c:	0800baa9 	.word	0x0800baa9
 800bb10:	0800baa9 	.word	0x0800baa9
 800bb14:	0800bc23 	.word	0x0800bc23
 800bb18:	682b      	ldr	r3, [r5, #0]
 800bb1a:	1d1a      	adds	r2, r3, #4
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	602a      	str	r2, [r5, #0]
 800bb20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bb24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bb28:	2301      	movs	r3, #1
 800bb2a:	e0a3      	b.n	800bc74 <_printf_i+0x1f4>
 800bb2c:	6820      	ldr	r0, [r4, #0]
 800bb2e:	6829      	ldr	r1, [r5, #0]
 800bb30:	0606      	lsls	r6, r0, #24
 800bb32:	f101 0304 	add.w	r3, r1, #4
 800bb36:	d50a      	bpl.n	800bb4e <_printf_i+0xce>
 800bb38:	680e      	ldr	r6, [r1, #0]
 800bb3a:	602b      	str	r3, [r5, #0]
 800bb3c:	2e00      	cmp	r6, #0
 800bb3e:	da03      	bge.n	800bb48 <_printf_i+0xc8>
 800bb40:	232d      	movs	r3, #45	; 0x2d
 800bb42:	4276      	negs	r6, r6
 800bb44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bb48:	485e      	ldr	r0, [pc, #376]	; (800bcc4 <_printf_i+0x244>)
 800bb4a:	230a      	movs	r3, #10
 800bb4c:	e019      	b.n	800bb82 <_printf_i+0x102>
 800bb4e:	680e      	ldr	r6, [r1, #0]
 800bb50:	602b      	str	r3, [r5, #0]
 800bb52:	f010 0f40 	tst.w	r0, #64	; 0x40
 800bb56:	bf18      	it	ne
 800bb58:	b236      	sxthne	r6, r6
 800bb5a:	e7ef      	b.n	800bb3c <_printf_i+0xbc>
 800bb5c:	682b      	ldr	r3, [r5, #0]
 800bb5e:	6820      	ldr	r0, [r4, #0]
 800bb60:	1d19      	adds	r1, r3, #4
 800bb62:	6029      	str	r1, [r5, #0]
 800bb64:	0601      	lsls	r1, r0, #24
 800bb66:	d501      	bpl.n	800bb6c <_printf_i+0xec>
 800bb68:	681e      	ldr	r6, [r3, #0]
 800bb6a:	e002      	b.n	800bb72 <_printf_i+0xf2>
 800bb6c:	0646      	lsls	r6, r0, #25
 800bb6e:	d5fb      	bpl.n	800bb68 <_printf_i+0xe8>
 800bb70:	881e      	ldrh	r6, [r3, #0]
 800bb72:	4854      	ldr	r0, [pc, #336]	; (800bcc4 <_printf_i+0x244>)
 800bb74:	2f6f      	cmp	r7, #111	; 0x6f
 800bb76:	bf0c      	ite	eq
 800bb78:	2308      	moveq	r3, #8
 800bb7a:	230a      	movne	r3, #10
 800bb7c:	2100      	movs	r1, #0
 800bb7e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bb82:	6865      	ldr	r5, [r4, #4]
 800bb84:	60a5      	str	r5, [r4, #8]
 800bb86:	2d00      	cmp	r5, #0
 800bb88:	bfa2      	ittt	ge
 800bb8a:	6821      	ldrge	r1, [r4, #0]
 800bb8c:	f021 0104 	bicge.w	r1, r1, #4
 800bb90:	6021      	strge	r1, [r4, #0]
 800bb92:	b90e      	cbnz	r6, 800bb98 <_printf_i+0x118>
 800bb94:	2d00      	cmp	r5, #0
 800bb96:	d04d      	beq.n	800bc34 <_printf_i+0x1b4>
 800bb98:	4615      	mov	r5, r2
 800bb9a:	fbb6 f1f3 	udiv	r1, r6, r3
 800bb9e:	fb03 6711 	mls	r7, r3, r1, r6
 800bba2:	5dc7      	ldrb	r7, [r0, r7]
 800bba4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800bba8:	4637      	mov	r7, r6
 800bbaa:	42bb      	cmp	r3, r7
 800bbac:	460e      	mov	r6, r1
 800bbae:	d9f4      	bls.n	800bb9a <_printf_i+0x11a>
 800bbb0:	2b08      	cmp	r3, #8
 800bbb2:	d10b      	bne.n	800bbcc <_printf_i+0x14c>
 800bbb4:	6823      	ldr	r3, [r4, #0]
 800bbb6:	07de      	lsls	r6, r3, #31
 800bbb8:	d508      	bpl.n	800bbcc <_printf_i+0x14c>
 800bbba:	6923      	ldr	r3, [r4, #16]
 800bbbc:	6861      	ldr	r1, [r4, #4]
 800bbbe:	4299      	cmp	r1, r3
 800bbc0:	bfde      	ittt	le
 800bbc2:	2330      	movle	r3, #48	; 0x30
 800bbc4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800bbc8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800bbcc:	1b52      	subs	r2, r2, r5
 800bbce:	6122      	str	r2, [r4, #16]
 800bbd0:	f8cd a000 	str.w	sl, [sp]
 800bbd4:	464b      	mov	r3, r9
 800bbd6:	aa03      	add	r2, sp, #12
 800bbd8:	4621      	mov	r1, r4
 800bbda:	4640      	mov	r0, r8
 800bbdc:	f7ff fee2 	bl	800b9a4 <_printf_common>
 800bbe0:	3001      	adds	r0, #1
 800bbe2:	d14c      	bne.n	800bc7e <_printf_i+0x1fe>
 800bbe4:	f04f 30ff 	mov.w	r0, #4294967295
 800bbe8:	b004      	add	sp, #16
 800bbea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbee:	4835      	ldr	r0, [pc, #212]	; (800bcc4 <_printf_i+0x244>)
 800bbf0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800bbf4:	6829      	ldr	r1, [r5, #0]
 800bbf6:	6823      	ldr	r3, [r4, #0]
 800bbf8:	f851 6b04 	ldr.w	r6, [r1], #4
 800bbfc:	6029      	str	r1, [r5, #0]
 800bbfe:	061d      	lsls	r5, r3, #24
 800bc00:	d514      	bpl.n	800bc2c <_printf_i+0x1ac>
 800bc02:	07df      	lsls	r7, r3, #31
 800bc04:	bf44      	itt	mi
 800bc06:	f043 0320 	orrmi.w	r3, r3, #32
 800bc0a:	6023      	strmi	r3, [r4, #0]
 800bc0c:	b91e      	cbnz	r6, 800bc16 <_printf_i+0x196>
 800bc0e:	6823      	ldr	r3, [r4, #0]
 800bc10:	f023 0320 	bic.w	r3, r3, #32
 800bc14:	6023      	str	r3, [r4, #0]
 800bc16:	2310      	movs	r3, #16
 800bc18:	e7b0      	b.n	800bb7c <_printf_i+0xfc>
 800bc1a:	6823      	ldr	r3, [r4, #0]
 800bc1c:	f043 0320 	orr.w	r3, r3, #32
 800bc20:	6023      	str	r3, [r4, #0]
 800bc22:	2378      	movs	r3, #120	; 0x78
 800bc24:	4828      	ldr	r0, [pc, #160]	; (800bcc8 <_printf_i+0x248>)
 800bc26:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bc2a:	e7e3      	b.n	800bbf4 <_printf_i+0x174>
 800bc2c:	0659      	lsls	r1, r3, #25
 800bc2e:	bf48      	it	mi
 800bc30:	b2b6      	uxthmi	r6, r6
 800bc32:	e7e6      	b.n	800bc02 <_printf_i+0x182>
 800bc34:	4615      	mov	r5, r2
 800bc36:	e7bb      	b.n	800bbb0 <_printf_i+0x130>
 800bc38:	682b      	ldr	r3, [r5, #0]
 800bc3a:	6826      	ldr	r6, [r4, #0]
 800bc3c:	6961      	ldr	r1, [r4, #20]
 800bc3e:	1d18      	adds	r0, r3, #4
 800bc40:	6028      	str	r0, [r5, #0]
 800bc42:	0635      	lsls	r5, r6, #24
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	d501      	bpl.n	800bc4c <_printf_i+0x1cc>
 800bc48:	6019      	str	r1, [r3, #0]
 800bc4a:	e002      	b.n	800bc52 <_printf_i+0x1d2>
 800bc4c:	0670      	lsls	r0, r6, #25
 800bc4e:	d5fb      	bpl.n	800bc48 <_printf_i+0x1c8>
 800bc50:	8019      	strh	r1, [r3, #0]
 800bc52:	2300      	movs	r3, #0
 800bc54:	6123      	str	r3, [r4, #16]
 800bc56:	4615      	mov	r5, r2
 800bc58:	e7ba      	b.n	800bbd0 <_printf_i+0x150>
 800bc5a:	682b      	ldr	r3, [r5, #0]
 800bc5c:	1d1a      	adds	r2, r3, #4
 800bc5e:	602a      	str	r2, [r5, #0]
 800bc60:	681d      	ldr	r5, [r3, #0]
 800bc62:	6862      	ldr	r2, [r4, #4]
 800bc64:	2100      	movs	r1, #0
 800bc66:	4628      	mov	r0, r5
 800bc68:	f7f4 fada 	bl	8000220 <memchr>
 800bc6c:	b108      	cbz	r0, 800bc72 <_printf_i+0x1f2>
 800bc6e:	1b40      	subs	r0, r0, r5
 800bc70:	6060      	str	r0, [r4, #4]
 800bc72:	6863      	ldr	r3, [r4, #4]
 800bc74:	6123      	str	r3, [r4, #16]
 800bc76:	2300      	movs	r3, #0
 800bc78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bc7c:	e7a8      	b.n	800bbd0 <_printf_i+0x150>
 800bc7e:	6923      	ldr	r3, [r4, #16]
 800bc80:	462a      	mov	r2, r5
 800bc82:	4649      	mov	r1, r9
 800bc84:	4640      	mov	r0, r8
 800bc86:	47d0      	blx	sl
 800bc88:	3001      	adds	r0, #1
 800bc8a:	d0ab      	beq.n	800bbe4 <_printf_i+0x164>
 800bc8c:	6823      	ldr	r3, [r4, #0]
 800bc8e:	079b      	lsls	r3, r3, #30
 800bc90:	d413      	bmi.n	800bcba <_printf_i+0x23a>
 800bc92:	68e0      	ldr	r0, [r4, #12]
 800bc94:	9b03      	ldr	r3, [sp, #12]
 800bc96:	4298      	cmp	r0, r3
 800bc98:	bfb8      	it	lt
 800bc9a:	4618      	movlt	r0, r3
 800bc9c:	e7a4      	b.n	800bbe8 <_printf_i+0x168>
 800bc9e:	2301      	movs	r3, #1
 800bca0:	4632      	mov	r2, r6
 800bca2:	4649      	mov	r1, r9
 800bca4:	4640      	mov	r0, r8
 800bca6:	47d0      	blx	sl
 800bca8:	3001      	adds	r0, #1
 800bcaa:	d09b      	beq.n	800bbe4 <_printf_i+0x164>
 800bcac:	3501      	adds	r5, #1
 800bcae:	68e3      	ldr	r3, [r4, #12]
 800bcb0:	9903      	ldr	r1, [sp, #12]
 800bcb2:	1a5b      	subs	r3, r3, r1
 800bcb4:	42ab      	cmp	r3, r5
 800bcb6:	dcf2      	bgt.n	800bc9e <_printf_i+0x21e>
 800bcb8:	e7eb      	b.n	800bc92 <_printf_i+0x212>
 800bcba:	2500      	movs	r5, #0
 800bcbc:	f104 0619 	add.w	r6, r4, #25
 800bcc0:	e7f5      	b.n	800bcae <_printf_i+0x22e>
 800bcc2:	bf00      	nop
 800bcc4:	0800fdda 	.word	0x0800fdda
 800bcc8:	0800fdeb 	.word	0x0800fdeb

0800bccc <_scanf_float>:
 800bccc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcd0:	b087      	sub	sp, #28
 800bcd2:	4617      	mov	r7, r2
 800bcd4:	9303      	str	r3, [sp, #12]
 800bcd6:	688b      	ldr	r3, [r1, #8]
 800bcd8:	1e5a      	subs	r2, r3, #1
 800bcda:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800bcde:	bf83      	ittte	hi
 800bce0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800bce4:	195b      	addhi	r3, r3, r5
 800bce6:	9302      	strhi	r3, [sp, #8]
 800bce8:	2300      	movls	r3, #0
 800bcea:	bf86      	itte	hi
 800bcec:	f240 135d 	movwhi	r3, #349	; 0x15d
 800bcf0:	608b      	strhi	r3, [r1, #8]
 800bcf2:	9302      	strls	r3, [sp, #8]
 800bcf4:	680b      	ldr	r3, [r1, #0]
 800bcf6:	468b      	mov	fp, r1
 800bcf8:	2500      	movs	r5, #0
 800bcfa:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800bcfe:	f84b 3b1c 	str.w	r3, [fp], #28
 800bd02:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800bd06:	4680      	mov	r8, r0
 800bd08:	460c      	mov	r4, r1
 800bd0a:	465e      	mov	r6, fp
 800bd0c:	46aa      	mov	sl, r5
 800bd0e:	46a9      	mov	r9, r5
 800bd10:	9501      	str	r5, [sp, #4]
 800bd12:	68a2      	ldr	r2, [r4, #8]
 800bd14:	b152      	cbz	r2, 800bd2c <_scanf_float+0x60>
 800bd16:	683b      	ldr	r3, [r7, #0]
 800bd18:	781b      	ldrb	r3, [r3, #0]
 800bd1a:	2b4e      	cmp	r3, #78	; 0x4e
 800bd1c:	d864      	bhi.n	800bde8 <_scanf_float+0x11c>
 800bd1e:	2b40      	cmp	r3, #64	; 0x40
 800bd20:	d83c      	bhi.n	800bd9c <_scanf_float+0xd0>
 800bd22:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800bd26:	b2c8      	uxtb	r0, r1
 800bd28:	280e      	cmp	r0, #14
 800bd2a:	d93a      	bls.n	800bda2 <_scanf_float+0xd6>
 800bd2c:	f1b9 0f00 	cmp.w	r9, #0
 800bd30:	d003      	beq.n	800bd3a <_scanf_float+0x6e>
 800bd32:	6823      	ldr	r3, [r4, #0]
 800bd34:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bd38:	6023      	str	r3, [r4, #0]
 800bd3a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bd3e:	f1ba 0f01 	cmp.w	sl, #1
 800bd42:	f200 8113 	bhi.w	800bf6c <_scanf_float+0x2a0>
 800bd46:	455e      	cmp	r6, fp
 800bd48:	f200 8105 	bhi.w	800bf56 <_scanf_float+0x28a>
 800bd4c:	2501      	movs	r5, #1
 800bd4e:	4628      	mov	r0, r5
 800bd50:	b007      	add	sp, #28
 800bd52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd56:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800bd5a:	2a0d      	cmp	r2, #13
 800bd5c:	d8e6      	bhi.n	800bd2c <_scanf_float+0x60>
 800bd5e:	a101      	add	r1, pc, #4	; (adr r1, 800bd64 <_scanf_float+0x98>)
 800bd60:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800bd64:	0800bea3 	.word	0x0800bea3
 800bd68:	0800bd2d 	.word	0x0800bd2d
 800bd6c:	0800bd2d 	.word	0x0800bd2d
 800bd70:	0800bd2d 	.word	0x0800bd2d
 800bd74:	0800bf03 	.word	0x0800bf03
 800bd78:	0800bedb 	.word	0x0800bedb
 800bd7c:	0800bd2d 	.word	0x0800bd2d
 800bd80:	0800bd2d 	.word	0x0800bd2d
 800bd84:	0800beb1 	.word	0x0800beb1
 800bd88:	0800bd2d 	.word	0x0800bd2d
 800bd8c:	0800bd2d 	.word	0x0800bd2d
 800bd90:	0800bd2d 	.word	0x0800bd2d
 800bd94:	0800bd2d 	.word	0x0800bd2d
 800bd98:	0800be69 	.word	0x0800be69
 800bd9c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800bda0:	e7db      	b.n	800bd5a <_scanf_float+0x8e>
 800bda2:	290e      	cmp	r1, #14
 800bda4:	d8c2      	bhi.n	800bd2c <_scanf_float+0x60>
 800bda6:	a001      	add	r0, pc, #4	; (adr r0, 800bdac <_scanf_float+0xe0>)
 800bda8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800bdac:	0800be5b 	.word	0x0800be5b
 800bdb0:	0800bd2d 	.word	0x0800bd2d
 800bdb4:	0800be5b 	.word	0x0800be5b
 800bdb8:	0800beef 	.word	0x0800beef
 800bdbc:	0800bd2d 	.word	0x0800bd2d
 800bdc0:	0800be09 	.word	0x0800be09
 800bdc4:	0800be45 	.word	0x0800be45
 800bdc8:	0800be45 	.word	0x0800be45
 800bdcc:	0800be45 	.word	0x0800be45
 800bdd0:	0800be45 	.word	0x0800be45
 800bdd4:	0800be45 	.word	0x0800be45
 800bdd8:	0800be45 	.word	0x0800be45
 800bddc:	0800be45 	.word	0x0800be45
 800bde0:	0800be45 	.word	0x0800be45
 800bde4:	0800be45 	.word	0x0800be45
 800bde8:	2b6e      	cmp	r3, #110	; 0x6e
 800bdea:	d809      	bhi.n	800be00 <_scanf_float+0x134>
 800bdec:	2b60      	cmp	r3, #96	; 0x60
 800bdee:	d8b2      	bhi.n	800bd56 <_scanf_float+0x8a>
 800bdf0:	2b54      	cmp	r3, #84	; 0x54
 800bdf2:	d077      	beq.n	800bee4 <_scanf_float+0x218>
 800bdf4:	2b59      	cmp	r3, #89	; 0x59
 800bdf6:	d199      	bne.n	800bd2c <_scanf_float+0x60>
 800bdf8:	2d07      	cmp	r5, #7
 800bdfa:	d197      	bne.n	800bd2c <_scanf_float+0x60>
 800bdfc:	2508      	movs	r5, #8
 800bdfe:	e029      	b.n	800be54 <_scanf_float+0x188>
 800be00:	2b74      	cmp	r3, #116	; 0x74
 800be02:	d06f      	beq.n	800bee4 <_scanf_float+0x218>
 800be04:	2b79      	cmp	r3, #121	; 0x79
 800be06:	e7f6      	b.n	800bdf6 <_scanf_float+0x12a>
 800be08:	6821      	ldr	r1, [r4, #0]
 800be0a:	05c8      	lsls	r0, r1, #23
 800be0c:	d51a      	bpl.n	800be44 <_scanf_float+0x178>
 800be0e:	9b02      	ldr	r3, [sp, #8]
 800be10:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800be14:	6021      	str	r1, [r4, #0]
 800be16:	f109 0901 	add.w	r9, r9, #1
 800be1a:	b11b      	cbz	r3, 800be24 <_scanf_float+0x158>
 800be1c:	3b01      	subs	r3, #1
 800be1e:	3201      	adds	r2, #1
 800be20:	9302      	str	r3, [sp, #8]
 800be22:	60a2      	str	r2, [r4, #8]
 800be24:	68a3      	ldr	r3, [r4, #8]
 800be26:	3b01      	subs	r3, #1
 800be28:	60a3      	str	r3, [r4, #8]
 800be2a:	6923      	ldr	r3, [r4, #16]
 800be2c:	3301      	adds	r3, #1
 800be2e:	6123      	str	r3, [r4, #16]
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	3b01      	subs	r3, #1
 800be34:	2b00      	cmp	r3, #0
 800be36:	607b      	str	r3, [r7, #4]
 800be38:	f340 8084 	ble.w	800bf44 <_scanf_float+0x278>
 800be3c:	683b      	ldr	r3, [r7, #0]
 800be3e:	3301      	adds	r3, #1
 800be40:	603b      	str	r3, [r7, #0]
 800be42:	e766      	b.n	800bd12 <_scanf_float+0x46>
 800be44:	eb1a 0f05 	cmn.w	sl, r5
 800be48:	f47f af70 	bne.w	800bd2c <_scanf_float+0x60>
 800be4c:	6822      	ldr	r2, [r4, #0]
 800be4e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800be52:	6022      	str	r2, [r4, #0]
 800be54:	f806 3b01 	strb.w	r3, [r6], #1
 800be58:	e7e4      	b.n	800be24 <_scanf_float+0x158>
 800be5a:	6822      	ldr	r2, [r4, #0]
 800be5c:	0610      	lsls	r0, r2, #24
 800be5e:	f57f af65 	bpl.w	800bd2c <_scanf_float+0x60>
 800be62:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800be66:	e7f4      	b.n	800be52 <_scanf_float+0x186>
 800be68:	f1ba 0f00 	cmp.w	sl, #0
 800be6c:	d10e      	bne.n	800be8c <_scanf_float+0x1c0>
 800be6e:	f1b9 0f00 	cmp.w	r9, #0
 800be72:	d10e      	bne.n	800be92 <_scanf_float+0x1c6>
 800be74:	6822      	ldr	r2, [r4, #0]
 800be76:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800be7a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800be7e:	d108      	bne.n	800be92 <_scanf_float+0x1c6>
 800be80:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800be84:	6022      	str	r2, [r4, #0]
 800be86:	f04f 0a01 	mov.w	sl, #1
 800be8a:	e7e3      	b.n	800be54 <_scanf_float+0x188>
 800be8c:	f1ba 0f02 	cmp.w	sl, #2
 800be90:	d055      	beq.n	800bf3e <_scanf_float+0x272>
 800be92:	2d01      	cmp	r5, #1
 800be94:	d002      	beq.n	800be9c <_scanf_float+0x1d0>
 800be96:	2d04      	cmp	r5, #4
 800be98:	f47f af48 	bne.w	800bd2c <_scanf_float+0x60>
 800be9c:	3501      	adds	r5, #1
 800be9e:	b2ed      	uxtb	r5, r5
 800bea0:	e7d8      	b.n	800be54 <_scanf_float+0x188>
 800bea2:	f1ba 0f01 	cmp.w	sl, #1
 800bea6:	f47f af41 	bne.w	800bd2c <_scanf_float+0x60>
 800beaa:	f04f 0a02 	mov.w	sl, #2
 800beae:	e7d1      	b.n	800be54 <_scanf_float+0x188>
 800beb0:	b97d      	cbnz	r5, 800bed2 <_scanf_float+0x206>
 800beb2:	f1b9 0f00 	cmp.w	r9, #0
 800beb6:	f47f af3c 	bne.w	800bd32 <_scanf_float+0x66>
 800beba:	6822      	ldr	r2, [r4, #0]
 800bebc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800bec0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800bec4:	f47f af39 	bne.w	800bd3a <_scanf_float+0x6e>
 800bec8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800becc:	6022      	str	r2, [r4, #0]
 800bece:	2501      	movs	r5, #1
 800bed0:	e7c0      	b.n	800be54 <_scanf_float+0x188>
 800bed2:	2d03      	cmp	r5, #3
 800bed4:	d0e2      	beq.n	800be9c <_scanf_float+0x1d0>
 800bed6:	2d05      	cmp	r5, #5
 800bed8:	e7de      	b.n	800be98 <_scanf_float+0x1cc>
 800beda:	2d02      	cmp	r5, #2
 800bedc:	f47f af26 	bne.w	800bd2c <_scanf_float+0x60>
 800bee0:	2503      	movs	r5, #3
 800bee2:	e7b7      	b.n	800be54 <_scanf_float+0x188>
 800bee4:	2d06      	cmp	r5, #6
 800bee6:	f47f af21 	bne.w	800bd2c <_scanf_float+0x60>
 800beea:	2507      	movs	r5, #7
 800beec:	e7b2      	b.n	800be54 <_scanf_float+0x188>
 800beee:	6822      	ldr	r2, [r4, #0]
 800bef0:	0591      	lsls	r1, r2, #22
 800bef2:	f57f af1b 	bpl.w	800bd2c <_scanf_float+0x60>
 800bef6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800befa:	6022      	str	r2, [r4, #0]
 800befc:	f8cd 9004 	str.w	r9, [sp, #4]
 800bf00:	e7a8      	b.n	800be54 <_scanf_float+0x188>
 800bf02:	6822      	ldr	r2, [r4, #0]
 800bf04:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800bf08:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800bf0c:	d006      	beq.n	800bf1c <_scanf_float+0x250>
 800bf0e:	0550      	lsls	r0, r2, #21
 800bf10:	f57f af0c 	bpl.w	800bd2c <_scanf_float+0x60>
 800bf14:	f1b9 0f00 	cmp.w	r9, #0
 800bf18:	f43f af0f 	beq.w	800bd3a <_scanf_float+0x6e>
 800bf1c:	0591      	lsls	r1, r2, #22
 800bf1e:	bf58      	it	pl
 800bf20:	9901      	ldrpl	r1, [sp, #4]
 800bf22:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800bf26:	bf58      	it	pl
 800bf28:	eba9 0101 	subpl.w	r1, r9, r1
 800bf2c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800bf30:	bf58      	it	pl
 800bf32:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800bf36:	6022      	str	r2, [r4, #0]
 800bf38:	f04f 0900 	mov.w	r9, #0
 800bf3c:	e78a      	b.n	800be54 <_scanf_float+0x188>
 800bf3e:	f04f 0a03 	mov.w	sl, #3
 800bf42:	e787      	b.n	800be54 <_scanf_float+0x188>
 800bf44:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800bf48:	4639      	mov	r1, r7
 800bf4a:	4640      	mov	r0, r8
 800bf4c:	4798      	blx	r3
 800bf4e:	2800      	cmp	r0, #0
 800bf50:	f43f aedf 	beq.w	800bd12 <_scanf_float+0x46>
 800bf54:	e6ea      	b.n	800bd2c <_scanf_float+0x60>
 800bf56:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bf5a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bf5e:	463a      	mov	r2, r7
 800bf60:	4640      	mov	r0, r8
 800bf62:	4798      	blx	r3
 800bf64:	6923      	ldr	r3, [r4, #16]
 800bf66:	3b01      	subs	r3, #1
 800bf68:	6123      	str	r3, [r4, #16]
 800bf6a:	e6ec      	b.n	800bd46 <_scanf_float+0x7a>
 800bf6c:	1e6b      	subs	r3, r5, #1
 800bf6e:	2b06      	cmp	r3, #6
 800bf70:	d825      	bhi.n	800bfbe <_scanf_float+0x2f2>
 800bf72:	2d02      	cmp	r5, #2
 800bf74:	d836      	bhi.n	800bfe4 <_scanf_float+0x318>
 800bf76:	455e      	cmp	r6, fp
 800bf78:	f67f aee8 	bls.w	800bd4c <_scanf_float+0x80>
 800bf7c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bf80:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bf84:	463a      	mov	r2, r7
 800bf86:	4640      	mov	r0, r8
 800bf88:	4798      	blx	r3
 800bf8a:	6923      	ldr	r3, [r4, #16]
 800bf8c:	3b01      	subs	r3, #1
 800bf8e:	6123      	str	r3, [r4, #16]
 800bf90:	e7f1      	b.n	800bf76 <_scanf_float+0x2aa>
 800bf92:	9802      	ldr	r0, [sp, #8]
 800bf94:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bf98:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800bf9c:	9002      	str	r0, [sp, #8]
 800bf9e:	463a      	mov	r2, r7
 800bfa0:	4640      	mov	r0, r8
 800bfa2:	4798      	blx	r3
 800bfa4:	6923      	ldr	r3, [r4, #16]
 800bfa6:	3b01      	subs	r3, #1
 800bfa8:	6123      	str	r3, [r4, #16]
 800bfaa:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bfae:	fa5f fa8a 	uxtb.w	sl, sl
 800bfb2:	f1ba 0f02 	cmp.w	sl, #2
 800bfb6:	d1ec      	bne.n	800bf92 <_scanf_float+0x2c6>
 800bfb8:	3d03      	subs	r5, #3
 800bfba:	b2ed      	uxtb	r5, r5
 800bfbc:	1b76      	subs	r6, r6, r5
 800bfbe:	6823      	ldr	r3, [r4, #0]
 800bfc0:	05da      	lsls	r2, r3, #23
 800bfc2:	d52f      	bpl.n	800c024 <_scanf_float+0x358>
 800bfc4:	055b      	lsls	r3, r3, #21
 800bfc6:	d510      	bpl.n	800bfea <_scanf_float+0x31e>
 800bfc8:	455e      	cmp	r6, fp
 800bfca:	f67f aebf 	bls.w	800bd4c <_scanf_float+0x80>
 800bfce:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bfd2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bfd6:	463a      	mov	r2, r7
 800bfd8:	4640      	mov	r0, r8
 800bfda:	4798      	blx	r3
 800bfdc:	6923      	ldr	r3, [r4, #16]
 800bfde:	3b01      	subs	r3, #1
 800bfe0:	6123      	str	r3, [r4, #16]
 800bfe2:	e7f1      	b.n	800bfc8 <_scanf_float+0x2fc>
 800bfe4:	46aa      	mov	sl, r5
 800bfe6:	9602      	str	r6, [sp, #8]
 800bfe8:	e7df      	b.n	800bfaa <_scanf_float+0x2de>
 800bfea:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800bfee:	6923      	ldr	r3, [r4, #16]
 800bff0:	2965      	cmp	r1, #101	; 0x65
 800bff2:	f103 33ff 	add.w	r3, r3, #4294967295
 800bff6:	f106 35ff 	add.w	r5, r6, #4294967295
 800bffa:	6123      	str	r3, [r4, #16]
 800bffc:	d00c      	beq.n	800c018 <_scanf_float+0x34c>
 800bffe:	2945      	cmp	r1, #69	; 0x45
 800c000:	d00a      	beq.n	800c018 <_scanf_float+0x34c>
 800c002:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c006:	463a      	mov	r2, r7
 800c008:	4640      	mov	r0, r8
 800c00a:	4798      	blx	r3
 800c00c:	6923      	ldr	r3, [r4, #16]
 800c00e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800c012:	3b01      	subs	r3, #1
 800c014:	1eb5      	subs	r5, r6, #2
 800c016:	6123      	str	r3, [r4, #16]
 800c018:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c01c:	463a      	mov	r2, r7
 800c01e:	4640      	mov	r0, r8
 800c020:	4798      	blx	r3
 800c022:	462e      	mov	r6, r5
 800c024:	6825      	ldr	r5, [r4, #0]
 800c026:	f015 0510 	ands.w	r5, r5, #16
 800c02a:	d159      	bne.n	800c0e0 <_scanf_float+0x414>
 800c02c:	7035      	strb	r5, [r6, #0]
 800c02e:	6823      	ldr	r3, [r4, #0]
 800c030:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c034:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c038:	d11b      	bne.n	800c072 <_scanf_float+0x3a6>
 800c03a:	9b01      	ldr	r3, [sp, #4]
 800c03c:	454b      	cmp	r3, r9
 800c03e:	eba3 0209 	sub.w	r2, r3, r9
 800c042:	d123      	bne.n	800c08c <_scanf_float+0x3c0>
 800c044:	2200      	movs	r2, #0
 800c046:	4659      	mov	r1, fp
 800c048:	4640      	mov	r0, r8
 800c04a:	f000 fe97 	bl	800cd7c <_strtod_r>
 800c04e:	6822      	ldr	r2, [r4, #0]
 800c050:	9b03      	ldr	r3, [sp, #12]
 800c052:	f012 0f02 	tst.w	r2, #2
 800c056:	ec57 6b10 	vmov	r6, r7, d0
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	d021      	beq.n	800c0a2 <_scanf_float+0x3d6>
 800c05e:	9903      	ldr	r1, [sp, #12]
 800c060:	1d1a      	adds	r2, r3, #4
 800c062:	600a      	str	r2, [r1, #0]
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	e9c3 6700 	strd	r6, r7, [r3]
 800c06a:	68e3      	ldr	r3, [r4, #12]
 800c06c:	3301      	adds	r3, #1
 800c06e:	60e3      	str	r3, [r4, #12]
 800c070:	e66d      	b.n	800bd4e <_scanf_float+0x82>
 800c072:	9b04      	ldr	r3, [sp, #16]
 800c074:	2b00      	cmp	r3, #0
 800c076:	d0e5      	beq.n	800c044 <_scanf_float+0x378>
 800c078:	9905      	ldr	r1, [sp, #20]
 800c07a:	230a      	movs	r3, #10
 800c07c:	462a      	mov	r2, r5
 800c07e:	3101      	adds	r1, #1
 800c080:	4640      	mov	r0, r8
 800c082:	f000 ff03 	bl	800ce8c <_strtol_r>
 800c086:	9b04      	ldr	r3, [sp, #16]
 800c088:	9e05      	ldr	r6, [sp, #20]
 800c08a:	1ac2      	subs	r2, r0, r3
 800c08c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800c090:	429e      	cmp	r6, r3
 800c092:	bf28      	it	cs
 800c094:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800c098:	4912      	ldr	r1, [pc, #72]	; (800c0e4 <_scanf_float+0x418>)
 800c09a:	4630      	mov	r0, r6
 800c09c:	f000 f82c 	bl	800c0f8 <siprintf>
 800c0a0:	e7d0      	b.n	800c044 <_scanf_float+0x378>
 800c0a2:	9903      	ldr	r1, [sp, #12]
 800c0a4:	f012 0f04 	tst.w	r2, #4
 800c0a8:	f103 0204 	add.w	r2, r3, #4
 800c0ac:	600a      	str	r2, [r1, #0]
 800c0ae:	d1d9      	bne.n	800c064 <_scanf_float+0x398>
 800c0b0:	f8d3 8000 	ldr.w	r8, [r3]
 800c0b4:	ee10 2a10 	vmov	r2, s0
 800c0b8:	ee10 0a10 	vmov	r0, s0
 800c0bc:	463b      	mov	r3, r7
 800c0be:	4639      	mov	r1, r7
 800c0c0:	f7f4 fd54 	bl	8000b6c <__aeabi_dcmpun>
 800c0c4:	b128      	cbz	r0, 800c0d2 <_scanf_float+0x406>
 800c0c6:	4808      	ldr	r0, [pc, #32]	; (800c0e8 <_scanf_float+0x41c>)
 800c0c8:	f000 f810 	bl	800c0ec <nanf>
 800c0cc:	ed88 0a00 	vstr	s0, [r8]
 800c0d0:	e7cb      	b.n	800c06a <_scanf_float+0x39e>
 800c0d2:	4630      	mov	r0, r6
 800c0d4:	4639      	mov	r1, r7
 800c0d6:	f7f4 fda7 	bl	8000c28 <__aeabi_d2f>
 800c0da:	f8c8 0000 	str.w	r0, [r8]
 800c0de:	e7c4      	b.n	800c06a <_scanf_float+0x39e>
 800c0e0:	2500      	movs	r5, #0
 800c0e2:	e634      	b.n	800bd4e <_scanf_float+0x82>
 800c0e4:	0800fdfc 	.word	0x0800fdfc
 800c0e8:	08010208 	.word	0x08010208

0800c0ec <nanf>:
 800c0ec:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800c0f4 <nanf+0x8>
 800c0f0:	4770      	bx	lr
 800c0f2:	bf00      	nop
 800c0f4:	7fc00000 	.word	0x7fc00000

0800c0f8 <siprintf>:
 800c0f8:	b40e      	push	{r1, r2, r3}
 800c0fa:	b500      	push	{lr}
 800c0fc:	b09c      	sub	sp, #112	; 0x70
 800c0fe:	ab1d      	add	r3, sp, #116	; 0x74
 800c100:	9002      	str	r0, [sp, #8]
 800c102:	9006      	str	r0, [sp, #24]
 800c104:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c108:	4809      	ldr	r0, [pc, #36]	; (800c130 <siprintf+0x38>)
 800c10a:	9107      	str	r1, [sp, #28]
 800c10c:	9104      	str	r1, [sp, #16]
 800c10e:	4909      	ldr	r1, [pc, #36]	; (800c134 <siprintf+0x3c>)
 800c110:	f853 2b04 	ldr.w	r2, [r3], #4
 800c114:	9105      	str	r1, [sp, #20]
 800c116:	6800      	ldr	r0, [r0, #0]
 800c118:	9301      	str	r3, [sp, #4]
 800c11a:	a902      	add	r1, sp, #8
 800c11c:	f002 fee2 	bl	800eee4 <_svfiprintf_r>
 800c120:	9b02      	ldr	r3, [sp, #8]
 800c122:	2200      	movs	r2, #0
 800c124:	701a      	strb	r2, [r3, #0]
 800c126:	b01c      	add	sp, #112	; 0x70
 800c128:	f85d eb04 	ldr.w	lr, [sp], #4
 800c12c:	b003      	add	sp, #12
 800c12e:	4770      	bx	lr
 800c130:	2000010c 	.word	0x2000010c
 800c134:	ffff0208 	.word	0xffff0208

0800c138 <sulp>:
 800c138:	b570      	push	{r4, r5, r6, lr}
 800c13a:	4604      	mov	r4, r0
 800c13c:	460d      	mov	r5, r1
 800c13e:	ec45 4b10 	vmov	d0, r4, r5
 800c142:	4616      	mov	r6, r2
 800c144:	f002 fc2c 	bl	800e9a0 <__ulp>
 800c148:	ec51 0b10 	vmov	r0, r1, d0
 800c14c:	b17e      	cbz	r6, 800c16e <sulp+0x36>
 800c14e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c152:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c156:	2b00      	cmp	r3, #0
 800c158:	dd09      	ble.n	800c16e <sulp+0x36>
 800c15a:	051b      	lsls	r3, r3, #20
 800c15c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800c160:	2400      	movs	r4, #0
 800c162:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800c166:	4622      	mov	r2, r4
 800c168:	462b      	mov	r3, r5
 800c16a:	f7f4 fa65 	bl	8000638 <__aeabi_dmul>
 800c16e:	bd70      	pop	{r4, r5, r6, pc}

0800c170 <_strtod_l>:
 800c170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c174:	ed2d 8b02 	vpush	{d8}
 800c178:	b09d      	sub	sp, #116	; 0x74
 800c17a:	461f      	mov	r7, r3
 800c17c:	2300      	movs	r3, #0
 800c17e:	9318      	str	r3, [sp, #96]	; 0x60
 800c180:	4ba2      	ldr	r3, [pc, #648]	; (800c40c <_strtod_l+0x29c>)
 800c182:	9213      	str	r2, [sp, #76]	; 0x4c
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	9305      	str	r3, [sp, #20]
 800c188:	4604      	mov	r4, r0
 800c18a:	4618      	mov	r0, r3
 800c18c:	4688      	mov	r8, r1
 800c18e:	f7f4 f83f 	bl	8000210 <strlen>
 800c192:	f04f 0a00 	mov.w	sl, #0
 800c196:	4605      	mov	r5, r0
 800c198:	f04f 0b00 	mov.w	fp, #0
 800c19c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c1a0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c1a2:	781a      	ldrb	r2, [r3, #0]
 800c1a4:	2a2b      	cmp	r2, #43	; 0x2b
 800c1a6:	d04e      	beq.n	800c246 <_strtod_l+0xd6>
 800c1a8:	d83b      	bhi.n	800c222 <_strtod_l+0xb2>
 800c1aa:	2a0d      	cmp	r2, #13
 800c1ac:	d834      	bhi.n	800c218 <_strtod_l+0xa8>
 800c1ae:	2a08      	cmp	r2, #8
 800c1b0:	d834      	bhi.n	800c21c <_strtod_l+0xac>
 800c1b2:	2a00      	cmp	r2, #0
 800c1b4:	d03e      	beq.n	800c234 <_strtod_l+0xc4>
 800c1b6:	2300      	movs	r3, #0
 800c1b8:	930a      	str	r3, [sp, #40]	; 0x28
 800c1ba:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800c1bc:	7833      	ldrb	r3, [r6, #0]
 800c1be:	2b30      	cmp	r3, #48	; 0x30
 800c1c0:	f040 80b0 	bne.w	800c324 <_strtod_l+0x1b4>
 800c1c4:	7873      	ldrb	r3, [r6, #1]
 800c1c6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c1ca:	2b58      	cmp	r3, #88	; 0x58
 800c1cc:	d168      	bne.n	800c2a0 <_strtod_l+0x130>
 800c1ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c1d0:	9301      	str	r3, [sp, #4]
 800c1d2:	ab18      	add	r3, sp, #96	; 0x60
 800c1d4:	9702      	str	r7, [sp, #8]
 800c1d6:	9300      	str	r3, [sp, #0]
 800c1d8:	4a8d      	ldr	r2, [pc, #564]	; (800c410 <_strtod_l+0x2a0>)
 800c1da:	ab19      	add	r3, sp, #100	; 0x64
 800c1dc:	a917      	add	r1, sp, #92	; 0x5c
 800c1de:	4620      	mov	r0, r4
 800c1e0:	f001 fd38 	bl	800dc54 <__gethex>
 800c1e4:	f010 0707 	ands.w	r7, r0, #7
 800c1e8:	4605      	mov	r5, r0
 800c1ea:	d005      	beq.n	800c1f8 <_strtod_l+0x88>
 800c1ec:	2f06      	cmp	r7, #6
 800c1ee:	d12c      	bne.n	800c24a <_strtod_l+0xda>
 800c1f0:	3601      	adds	r6, #1
 800c1f2:	2300      	movs	r3, #0
 800c1f4:	9617      	str	r6, [sp, #92]	; 0x5c
 800c1f6:	930a      	str	r3, [sp, #40]	; 0x28
 800c1f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	f040 8590 	bne.w	800cd20 <_strtod_l+0xbb0>
 800c200:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c202:	b1eb      	cbz	r3, 800c240 <_strtod_l+0xd0>
 800c204:	4652      	mov	r2, sl
 800c206:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800c20a:	ec43 2b10 	vmov	d0, r2, r3
 800c20e:	b01d      	add	sp, #116	; 0x74
 800c210:	ecbd 8b02 	vpop	{d8}
 800c214:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c218:	2a20      	cmp	r2, #32
 800c21a:	d1cc      	bne.n	800c1b6 <_strtod_l+0x46>
 800c21c:	3301      	adds	r3, #1
 800c21e:	9317      	str	r3, [sp, #92]	; 0x5c
 800c220:	e7be      	b.n	800c1a0 <_strtod_l+0x30>
 800c222:	2a2d      	cmp	r2, #45	; 0x2d
 800c224:	d1c7      	bne.n	800c1b6 <_strtod_l+0x46>
 800c226:	2201      	movs	r2, #1
 800c228:	920a      	str	r2, [sp, #40]	; 0x28
 800c22a:	1c5a      	adds	r2, r3, #1
 800c22c:	9217      	str	r2, [sp, #92]	; 0x5c
 800c22e:	785b      	ldrb	r3, [r3, #1]
 800c230:	2b00      	cmp	r3, #0
 800c232:	d1c2      	bne.n	800c1ba <_strtod_l+0x4a>
 800c234:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c236:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	f040 856e 	bne.w	800cd1c <_strtod_l+0xbac>
 800c240:	4652      	mov	r2, sl
 800c242:	465b      	mov	r3, fp
 800c244:	e7e1      	b.n	800c20a <_strtod_l+0x9a>
 800c246:	2200      	movs	r2, #0
 800c248:	e7ee      	b.n	800c228 <_strtod_l+0xb8>
 800c24a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c24c:	b13a      	cbz	r2, 800c25e <_strtod_l+0xee>
 800c24e:	2135      	movs	r1, #53	; 0x35
 800c250:	a81a      	add	r0, sp, #104	; 0x68
 800c252:	f002 fcb0 	bl	800ebb6 <__copybits>
 800c256:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c258:	4620      	mov	r0, r4
 800c25a:	f002 f86f 	bl	800e33c <_Bfree>
 800c25e:	3f01      	subs	r7, #1
 800c260:	2f04      	cmp	r7, #4
 800c262:	d806      	bhi.n	800c272 <_strtod_l+0x102>
 800c264:	e8df f007 	tbb	[pc, r7]
 800c268:	1714030a 	.word	0x1714030a
 800c26c:	0a          	.byte	0x0a
 800c26d:	00          	.byte	0x00
 800c26e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800c272:	0728      	lsls	r0, r5, #28
 800c274:	d5c0      	bpl.n	800c1f8 <_strtod_l+0x88>
 800c276:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800c27a:	e7bd      	b.n	800c1f8 <_strtod_l+0x88>
 800c27c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800c280:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c282:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800c286:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800c28a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c28e:	e7f0      	b.n	800c272 <_strtod_l+0x102>
 800c290:	f8df b180 	ldr.w	fp, [pc, #384]	; 800c414 <_strtod_l+0x2a4>
 800c294:	e7ed      	b.n	800c272 <_strtod_l+0x102>
 800c296:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800c29a:	f04f 3aff 	mov.w	sl, #4294967295
 800c29e:	e7e8      	b.n	800c272 <_strtod_l+0x102>
 800c2a0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c2a2:	1c5a      	adds	r2, r3, #1
 800c2a4:	9217      	str	r2, [sp, #92]	; 0x5c
 800c2a6:	785b      	ldrb	r3, [r3, #1]
 800c2a8:	2b30      	cmp	r3, #48	; 0x30
 800c2aa:	d0f9      	beq.n	800c2a0 <_strtod_l+0x130>
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d0a3      	beq.n	800c1f8 <_strtod_l+0x88>
 800c2b0:	2301      	movs	r3, #1
 800c2b2:	f04f 0900 	mov.w	r9, #0
 800c2b6:	9304      	str	r3, [sp, #16]
 800c2b8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c2ba:	9308      	str	r3, [sp, #32]
 800c2bc:	f8cd 901c 	str.w	r9, [sp, #28]
 800c2c0:	464f      	mov	r7, r9
 800c2c2:	220a      	movs	r2, #10
 800c2c4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800c2c6:	7806      	ldrb	r6, [r0, #0]
 800c2c8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800c2cc:	b2d9      	uxtb	r1, r3
 800c2ce:	2909      	cmp	r1, #9
 800c2d0:	d92a      	bls.n	800c328 <_strtod_l+0x1b8>
 800c2d2:	9905      	ldr	r1, [sp, #20]
 800c2d4:	462a      	mov	r2, r5
 800c2d6:	f002 ff1f 	bl	800f118 <strncmp>
 800c2da:	b398      	cbz	r0, 800c344 <_strtod_l+0x1d4>
 800c2dc:	2000      	movs	r0, #0
 800c2de:	4632      	mov	r2, r6
 800c2e0:	463d      	mov	r5, r7
 800c2e2:	9005      	str	r0, [sp, #20]
 800c2e4:	4603      	mov	r3, r0
 800c2e6:	2a65      	cmp	r2, #101	; 0x65
 800c2e8:	d001      	beq.n	800c2ee <_strtod_l+0x17e>
 800c2ea:	2a45      	cmp	r2, #69	; 0x45
 800c2ec:	d118      	bne.n	800c320 <_strtod_l+0x1b0>
 800c2ee:	b91d      	cbnz	r5, 800c2f8 <_strtod_l+0x188>
 800c2f0:	9a04      	ldr	r2, [sp, #16]
 800c2f2:	4302      	orrs	r2, r0
 800c2f4:	d09e      	beq.n	800c234 <_strtod_l+0xc4>
 800c2f6:	2500      	movs	r5, #0
 800c2f8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800c2fc:	f108 0201 	add.w	r2, r8, #1
 800c300:	9217      	str	r2, [sp, #92]	; 0x5c
 800c302:	f898 2001 	ldrb.w	r2, [r8, #1]
 800c306:	2a2b      	cmp	r2, #43	; 0x2b
 800c308:	d075      	beq.n	800c3f6 <_strtod_l+0x286>
 800c30a:	2a2d      	cmp	r2, #45	; 0x2d
 800c30c:	d07b      	beq.n	800c406 <_strtod_l+0x296>
 800c30e:	f04f 0c00 	mov.w	ip, #0
 800c312:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800c316:	2909      	cmp	r1, #9
 800c318:	f240 8082 	bls.w	800c420 <_strtod_l+0x2b0>
 800c31c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c320:	2600      	movs	r6, #0
 800c322:	e09d      	b.n	800c460 <_strtod_l+0x2f0>
 800c324:	2300      	movs	r3, #0
 800c326:	e7c4      	b.n	800c2b2 <_strtod_l+0x142>
 800c328:	2f08      	cmp	r7, #8
 800c32a:	bfd8      	it	le
 800c32c:	9907      	ldrle	r1, [sp, #28]
 800c32e:	f100 0001 	add.w	r0, r0, #1
 800c332:	bfda      	itte	le
 800c334:	fb02 3301 	mlale	r3, r2, r1, r3
 800c338:	9307      	strle	r3, [sp, #28]
 800c33a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800c33e:	3701      	adds	r7, #1
 800c340:	9017      	str	r0, [sp, #92]	; 0x5c
 800c342:	e7bf      	b.n	800c2c4 <_strtod_l+0x154>
 800c344:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c346:	195a      	adds	r2, r3, r5
 800c348:	9217      	str	r2, [sp, #92]	; 0x5c
 800c34a:	5d5a      	ldrb	r2, [r3, r5]
 800c34c:	2f00      	cmp	r7, #0
 800c34e:	d037      	beq.n	800c3c0 <_strtod_l+0x250>
 800c350:	9005      	str	r0, [sp, #20]
 800c352:	463d      	mov	r5, r7
 800c354:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800c358:	2b09      	cmp	r3, #9
 800c35a:	d912      	bls.n	800c382 <_strtod_l+0x212>
 800c35c:	2301      	movs	r3, #1
 800c35e:	e7c2      	b.n	800c2e6 <_strtod_l+0x176>
 800c360:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c362:	1c5a      	adds	r2, r3, #1
 800c364:	9217      	str	r2, [sp, #92]	; 0x5c
 800c366:	785a      	ldrb	r2, [r3, #1]
 800c368:	3001      	adds	r0, #1
 800c36a:	2a30      	cmp	r2, #48	; 0x30
 800c36c:	d0f8      	beq.n	800c360 <_strtod_l+0x1f0>
 800c36e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800c372:	2b08      	cmp	r3, #8
 800c374:	f200 84d9 	bhi.w	800cd2a <_strtod_l+0xbba>
 800c378:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c37a:	9005      	str	r0, [sp, #20]
 800c37c:	2000      	movs	r0, #0
 800c37e:	9308      	str	r3, [sp, #32]
 800c380:	4605      	mov	r5, r0
 800c382:	3a30      	subs	r2, #48	; 0x30
 800c384:	f100 0301 	add.w	r3, r0, #1
 800c388:	d014      	beq.n	800c3b4 <_strtod_l+0x244>
 800c38a:	9905      	ldr	r1, [sp, #20]
 800c38c:	4419      	add	r1, r3
 800c38e:	9105      	str	r1, [sp, #20]
 800c390:	462b      	mov	r3, r5
 800c392:	eb00 0e05 	add.w	lr, r0, r5
 800c396:	210a      	movs	r1, #10
 800c398:	4573      	cmp	r3, lr
 800c39a:	d113      	bne.n	800c3c4 <_strtod_l+0x254>
 800c39c:	182b      	adds	r3, r5, r0
 800c39e:	2b08      	cmp	r3, #8
 800c3a0:	f105 0501 	add.w	r5, r5, #1
 800c3a4:	4405      	add	r5, r0
 800c3a6:	dc1c      	bgt.n	800c3e2 <_strtod_l+0x272>
 800c3a8:	9907      	ldr	r1, [sp, #28]
 800c3aa:	230a      	movs	r3, #10
 800c3ac:	fb03 2301 	mla	r3, r3, r1, r2
 800c3b0:	9307      	str	r3, [sp, #28]
 800c3b2:	2300      	movs	r3, #0
 800c3b4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c3b6:	1c51      	adds	r1, r2, #1
 800c3b8:	9117      	str	r1, [sp, #92]	; 0x5c
 800c3ba:	7852      	ldrb	r2, [r2, #1]
 800c3bc:	4618      	mov	r0, r3
 800c3be:	e7c9      	b.n	800c354 <_strtod_l+0x1e4>
 800c3c0:	4638      	mov	r0, r7
 800c3c2:	e7d2      	b.n	800c36a <_strtod_l+0x1fa>
 800c3c4:	2b08      	cmp	r3, #8
 800c3c6:	dc04      	bgt.n	800c3d2 <_strtod_l+0x262>
 800c3c8:	9e07      	ldr	r6, [sp, #28]
 800c3ca:	434e      	muls	r6, r1
 800c3cc:	9607      	str	r6, [sp, #28]
 800c3ce:	3301      	adds	r3, #1
 800c3d0:	e7e2      	b.n	800c398 <_strtod_l+0x228>
 800c3d2:	f103 0c01 	add.w	ip, r3, #1
 800c3d6:	f1bc 0f10 	cmp.w	ip, #16
 800c3da:	bfd8      	it	le
 800c3dc:	fb01 f909 	mulle.w	r9, r1, r9
 800c3e0:	e7f5      	b.n	800c3ce <_strtod_l+0x25e>
 800c3e2:	2d10      	cmp	r5, #16
 800c3e4:	bfdc      	itt	le
 800c3e6:	230a      	movle	r3, #10
 800c3e8:	fb03 2909 	mlale	r9, r3, r9, r2
 800c3ec:	e7e1      	b.n	800c3b2 <_strtod_l+0x242>
 800c3ee:	2300      	movs	r3, #0
 800c3f0:	9305      	str	r3, [sp, #20]
 800c3f2:	2301      	movs	r3, #1
 800c3f4:	e77c      	b.n	800c2f0 <_strtod_l+0x180>
 800c3f6:	f04f 0c00 	mov.w	ip, #0
 800c3fa:	f108 0202 	add.w	r2, r8, #2
 800c3fe:	9217      	str	r2, [sp, #92]	; 0x5c
 800c400:	f898 2002 	ldrb.w	r2, [r8, #2]
 800c404:	e785      	b.n	800c312 <_strtod_l+0x1a2>
 800c406:	f04f 0c01 	mov.w	ip, #1
 800c40a:	e7f6      	b.n	800c3fa <_strtod_l+0x28a>
 800c40c:	08010050 	.word	0x08010050
 800c410:	0800fe04 	.word	0x0800fe04
 800c414:	7ff00000 	.word	0x7ff00000
 800c418:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c41a:	1c51      	adds	r1, r2, #1
 800c41c:	9117      	str	r1, [sp, #92]	; 0x5c
 800c41e:	7852      	ldrb	r2, [r2, #1]
 800c420:	2a30      	cmp	r2, #48	; 0x30
 800c422:	d0f9      	beq.n	800c418 <_strtod_l+0x2a8>
 800c424:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800c428:	2908      	cmp	r1, #8
 800c42a:	f63f af79 	bhi.w	800c320 <_strtod_l+0x1b0>
 800c42e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800c432:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c434:	9206      	str	r2, [sp, #24]
 800c436:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c438:	1c51      	adds	r1, r2, #1
 800c43a:	9117      	str	r1, [sp, #92]	; 0x5c
 800c43c:	7852      	ldrb	r2, [r2, #1]
 800c43e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800c442:	2e09      	cmp	r6, #9
 800c444:	d937      	bls.n	800c4b6 <_strtod_l+0x346>
 800c446:	9e06      	ldr	r6, [sp, #24]
 800c448:	1b89      	subs	r1, r1, r6
 800c44a:	2908      	cmp	r1, #8
 800c44c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800c450:	dc02      	bgt.n	800c458 <_strtod_l+0x2e8>
 800c452:	4576      	cmp	r6, lr
 800c454:	bfa8      	it	ge
 800c456:	4676      	movge	r6, lr
 800c458:	f1bc 0f00 	cmp.w	ip, #0
 800c45c:	d000      	beq.n	800c460 <_strtod_l+0x2f0>
 800c45e:	4276      	negs	r6, r6
 800c460:	2d00      	cmp	r5, #0
 800c462:	d14d      	bne.n	800c500 <_strtod_l+0x390>
 800c464:	9904      	ldr	r1, [sp, #16]
 800c466:	4301      	orrs	r1, r0
 800c468:	f47f aec6 	bne.w	800c1f8 <_strtod_l+0x88>
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	f47f aee1 	bne.w	800c234 <_strtod_l+0xc4>
 800c472:	2a69      	cmp	r2, #105	; 0x69
 800c474:	d027      	beq.n	800c4c6 <_strtod_l+0x356>
 800c476:	dc24      	bgt.n	800c4c2 <_strtod_l+0x352>
 800c478:	2a49      	cmp	r2, #73	; 0x49
 800c47a:	d024      	beq.n	800c4c6 <_strtod_l+0x356>
 800c47c:	2a4e      	cmp	r2, #78	; 0x4e
 800c47e:	f47f aed9 	bne.w	800c234 <_strtod_l+0xc4>
 800c482:	499f      	ldr	r1, [pc, #636]	; (800c700 <_strtod_l+0x590>)
 800c484:	a817      	add	r0, sp, #92	; 0x5c
 800c486:	f001 fe3d 	bl	800e104 <__match>
 800c48a:	2800      	cmp	r0, #0
 800c48c:	f43f aed2 	beq.w	800c234 <_strtod_l+0xc4>
 800c490:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c492:	781b      	ldrb	r3, [r3, #0]
 800c494:	2b28      	cmp	r3, #40	; 0x28
 800c496:	d12d      	bne.n	800c4f4 <_strtod_l+0x384>
 800c498:	499a      	ldr	r1, [pc, #616]	; (800c704 <_strtod_l+0x594>)
 800c49a:	aa1a      	add	r2, sp, #104	; 0x68
 800c49c:	a817      	add	r0, sp, #92	; 0x5c
 800c49e:	f001 fe45 	bl	800e12c <__hexnan>
 800c4a2:	2805      	cmp	r0, #5
 800c4a4:	d126      	bne.n	800c4f4 <_strtod_l+0x384>
 800c4a6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c4a8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800c4ac:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800c4b0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800c4b4:	e6a0      	b.n	800c1f8 <_strtod_l+0x88>
 800c4b6:	210a      	movs	r1, #10
 800c4b8:	fb01 2e0e 	mla	lr, r1, lr, r2
 800c4bc:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800c4c0:	e7b9      	b.n	800c436 <_strtod_l+0x2c6>
 800c4c2:	2a6e      	cmp	r2, #110	; 0x6e
 800c4c4:	e7db      	b.n	800c47e <_strtod_l+0x30e>
 800c4c6:	4990      	ldr	r1, [pc, #576]	; (800c708 <_strtod_l+0x598>)
 800c4c8:	a817      	add	r0, sp, #92	; 0x5c
 800c4ca:	f001 fe1b 	bl	800e104 <__match>
 800c4ce:	2800      	cmp	r0, #0
 800c4d0:	f43f aeb0 	beq.w	800c234 <_strtod_l+0xc4>
 800c4d4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c4d6:	498d      	ldr	r1, [pc, #564]	; (800c70c <_strtod_l+0x59c>)
 800c4d8:	3b01      	subs	r3, #1
 800c4da:	a817      	add	r0, sp, #92	; 0x5c
 800c4dc:	9317      	str	r3, [sp, #92]	; 0x5c
 800c4de:	f001 fe11 	bl	800e104 <__match>
 800c4e2:	b910      	cbnz	r0, 800c4ea <_strtod_l+0x37a>
 800c4e4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c4e6:	3301      	adds	r3, #1
 800c4e8:	9317      	str	r3, [sp, #92]	; 0x5c
 800c4ea:	f8df b230 	ldr.w	fp, [pc, #560]	; 800c71c <_strtod_l+0x5ac>
 800c4ee:	f04f 0a00 	mov.w	sl, #0
 800c4f2:	e681      	b.n	800c1f8 <_strtod_l+0x88>
 800c4f4:	4886      	ldr	r0, [pc, #536]	; (800c710 <_strtod_l+0x5a0>)
 800c4f6:	f002 fdf7 	bl	800f0e8 <nan>
 800c4fa:	ec5b ab10 	vmov	sl, fp, d0
 800c4fe:	e67b      	b.n	800c1f8 <_strtod_l+0x88>
 800c500:	9b05      	ldr	r3, [sp, #20]
 800c502:	9807      	ldr	r0, [sp, #28]
 800c504:	1af3      	subs	r3, r6, r3
 800c506:	2f00      	cmp	r7, #0
 800c508:	bf08      	it	eq
 800c50a:	462f      	moveq	r7, r5
 800c50c:	2d10      	cmp	r5, #16
 800c50e:	9306      	str	r3, [sp, #24]
 800c510:	46a8      	mov	r8, r5
 800c512:	bfa8      	it	ge
 800c514:	f04f 0810 	movge.w	r8, #16
 800c518:	f7f4 f814 	bl	8000544 <__aeabi_ui2d>
 800c51c:	2d09      	cmp	r5, #9
 800c51e:	4682      	mov	sl, r0
 800c520:	468b      	mov	fp, r1
 800c522:	dd13      	ble.n	800c54c <_strtod_l+0x3dc>
 800c524:	4b7b      	ldr	r3, [pc, #492]	; (800c714 <_strtod_l+0x5a4>)
 800c526:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c52a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800c52e:	f7f4 f883 	bl	8000638 <__aeabi_dmul>
 800c532:	4682      	mov	sl, r0
 800c534:	4648      	mov	r0, r9
 800c536:	468b      	mov	fp, r1
 800c538:	f7f4 f804 	bl	8000544 <__aeabi_ui2d>
 800c53c:	4602      	mov	r2, r0
 800c53e:	460b      	mov	r3, r1
 800c540:	4650      	mov	r0, sl
 800c542:	4659      	mov	r1, fp
 800c544:	f7f3 fec2 	bl	80002cc <__adddf3>
 800c548:	4682      	mov	sl, r0
 800c54a:	468b      	mov	fp, r1
 800c54c:	2d0f      	cmp	r5, #15
 800c54e:	dc38      	bgt.n	800c5c2 <_strtod_l+0x452>
 800c550:	9b06      	ldr	r3, [sp, #24]
 800c552:	2b00      	cmp	r3, #0
 800c554:	f43f ae50 	beq.w	800c1f8 <_strtod_l+0x88>
 800c558:	dd24      	ble.n	800c5a4 <_strtod_l+0x434>
 800c55a:	2b16      	cmp	r3, #22
 800c55c:	dc0b      	bgt.n	800c576 <_strtod_l+0x406>
 800c55e:	496d      	ldr	r1, [pc, #436]	; (800c714 <_strtod_l+0x5a4>)
 800c560:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c564:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c568:	4652      	mov	r2, sl
 800c56a:	465b      	mov	r3, fp
 800c56c:	f7f4 f864 	bl	8000638 <__aeabi_dmul>
 800c570:	4682      	mov	sl, r0
 800c572:	468b      	mov	fp, r1
 800c574:	e640      	b.n	800c1f8 <_strtod_l+0x88>
 800c576:	9a06      	ldr	r2, [sp, #24]
 800c578:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800c57c:	4293      	cmp	r3, r2
 800c57e:	db20      	blt.n	800c5c2 <_strtod_l+0x452>
 800c580:	4c64      	ldr	r4, [pc, #400]	; (800c714 <_strtod_l+0x5a4>)
 800c582:	f1c5 050f 	rsb	r5, r5, #15
 800c586:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c58a:	4652      	mov	r2, sl
 800c58c:	465b      	mov	r3, fp
 800c58e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c592:	f7f4 f851 	bl	8000638 <__aeabi_dmul>
 800c596:	9b06      	ldr	r3, [sp, #24]
 800c598:	1b5d      	subs	r5, r3, r5
 800c59a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c59e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c5a2:	e7e3      	b.n	800c56c <_strtod_l+0x3fc>
 800c5a4:	9b06      	ldr	r3, [sp, #24]
 800c5a6:	3316      	adds	r3, #22
 800c5a8:	db0b      	blt.n	800c5c2 <_strtod_l+0x452>
 800c5aa:	9b05      	ldr	r3, [sp, #20]
 800c5ac:	1b9e      	subs	r6, r3, r6
 800c5ae:	4b59      	ldr	r3, [pc, #356]	; (800c714 <_strtod_l+0x5a4>)
 800c5b0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800c5b4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c5b8:	4650      	mov	r0, sl
 800c5ba:	4659      	mov	r1, fp
 800c5bc:	f7f4 f966 	bl	800088c <__aeabi_ddiv>
 800c5c0:	e7d6      	b.n	800c570 <_strtod_l+0x400>
 800c5c2:	9b06      	ldr	r3, [sp, #24]
 800c5c4:	eba5 0808 	sub.w	r8, r5, r8
 800c5c8:	4498      	add	r8, r3
 800c5ca:	f1b8 0f00 	cmp.w	r8, #0
 800c5ce:	dd74      	ble.n	800c6ba <_strtod_l+0x54a>
 800c5d0:	f018 030f 	ands.w	r3, r8, #15
 800c5d4:	d00a      	beq.n	800c5ec <_strtod_l+0x47c>
 800c5d6:	494f      	ldr	r1, [pc, #316]	; (800c714 <_strtod_l+0x5a4>)
 800c5d8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c5dc:	4652      	mov	r2, sl
 800c5de:	465b      	mov	r3, fp
 800c5e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c5e4:	f7f4 f828 	bl	8000638 <__aeabi_dmul>
 800c5e8:	4682      	mov	sl, r0
 800c5ea:	468b      	mov	fp, r1
 800c5ec:	f038 080f 	bics.w	r8, r8, #15
 800c5f0:	d04f      	beq.n	800c692 <_strtod_l+0x522>
 800c5f2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800c5f6:	dd22      	ble.n	800c63e <_strtod_l+0x4ce>
 800c5f8:	2500      	movs	r5, #0
 800c5fa:	462e      	mov	r6, r5
 800c5fc:	9507      	str	r5, [sp, #28]
 800c5fe:	9505      	str	r5, [sp, #20]
 800c600:	2322      	movs	r3, #34	; 0x22
 800c602:	f8df b118 	ldr.w	fp, [pc, #280]	; 800c71c <_strtod_l+0x5ac>
 800c606:	6023      	str	r3, [r4, #0]
 800c608:	f04f 0a00 	mov.w	sl, #0
 800c60c:	9b07      	ldr	r3, [sp, #28]
 800c60e:	2b00      	cmp	r3, #0
 800c610:	f43f adf2 	beq.w	800c1f8 <_strtod_l+0x88>
 800c614:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c616:	4620      	mov	r0, r4
 800c618:	f001 fe90 	bl	800e33c <_Bfree>
 800c61c:	9905      	ldr	r1, [sp, #20]
 800c61e:	4620      	mov	r0, r4
 800c620:	f001 fe8c 	bl	800e33c <_Bfree>
 800c624:	4631      	mov	r1, r6
 800c626:	4620      	mov	r0, r4
 800c628:	f001 fe88 	bl	800e33c <_Bfree>
 800c62c:	9907      	ldr	r1, [sp, #28]
 800c62e:	4620      	mov	r0, r4
 800c630:	f001 fe84 	bl	800e33c <_Bfree>
 800c634:	4629      	mov	r1, r5
 800c636:	4620      	mov	r0, r4
 800c638:	f001 fe80 	bl	800e33c <_Bfree>
 800c63c:	e5dc      	b.n	800c1f8 <_strtod_l+0x88>
 800c63e:	4b36      	ldr	r3, [pc, #216]	; (800c718 <_strtod_l+0x5a8>)
 800c640:	9304      	str	r3, [sp, #16]
 800c642:	2300      	movs	r3, #0
 800c644:	ea4f 1828 	mov.w	r8, r8, asr #4
 800c648:	4650      	mov	r0, sl
 800c64a:	4659      	mov	r1, fp
 800c64c:	4699      	mov	r9, r3
 800c64e:	f1b8 0f01 	cmp.w	r8, #1
 800c652:	dc21      	bgt.n	800c698 <_strtod_l+0x528>
 800c654:	b10b      	cbz	r3, 800c65a <_strtod_l+0x4ea>
 800c656:	4682      	mov	sl, r0
 800c658:	468b      	mov	fp, r1
 800c65a:	4b2f      	ldr	r3, [pc, #188]	; (800c718 <_strtod_l+0x5a8>)
 800c65c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800c660:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800c664:	4652      	mov	r2, sl
 800c666:	465b      	mov	r3, fp
 800c668:	e9d9 0100 	ldrd	r0, r1, [r9]
 800c66c:	f7f3 ffe4 	bl	8000638 <__aeabi_dmul>
 800c670:	4b2a      	ldr	r3, [pc, #168]	; (800c71c <_strtod_l+0x5ac>)
 800c672:	460a      	mov	r2, r1
 800c674:	400b      	ands	r3, r1
 800c676:	492a      	ldr	r1, [pc, #168]	; (800c720 <_strtod_l+0x5b0>)
 800c678:	428b      	cmp	r3, r1
 800c67a:	4682      	mov	sl, r0
 800c67c:	d8bc      	bhi.n	800c5f8 <_strtod_l+0x488>
 800c67e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800c682:	428b      	cmp	r3, r1
 800c684:	bf86      	itte	hi
 800c686:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800c724 <_strtod_l+0x5b4>
 800c68a:	f04f 3aff 	movhi.w	sl, #4294967295
 800c68e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800c692:	2300      	movs	r3, #0
 800c694:	9304      	str	r3, [sp, #16]
 800c696:	e084      	b.n	800c7a2 <_strtod_l+0x632>
 800c698:	f018 0f01 	tst.w	r8, #1
 800c69c:	d005      	beq.n	800c6aa <_strtod_l+0x53a>
 800c69e:	9b04      	ldr	r3, [sp, #16]
 800c6a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6a4:	f7f3 ffc8 	bl	8000638 <__aeabi_dmul>
 800c6a8:	2301      	movs	r3, #1
 800c6aa:	9a04      	ldr	r2, [sp, #16]
 800c6ac:	3208      	adds	r2, #8
 800c6ae:	f109 0901 	add.w	r9, r9, #1
 800c6b2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c6b6:	9204      	str	r2, [sp, #16]
 800c6b8:	e7c9      	b.n	800c64e <_strtod_l+0x4de>
 800c6ba:	d0ea      	beq.n	800c692 <_strtod_l+0x522>
 800c6bc:	f1c8 0800 	rsb	r8, r8, #0
 800c6c0:	f018 020f 	ands.w	r2, r8, #15
 800c6c4:	d00a      	beq.n	800c6dc <_strtod_l+0x56c>
 800c6c6:	4b13      	ldr	r3, [pc, #76]	; (800c714 <_strtod_l+0x5a4>)
 800c6c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c6cc:	4650      	mov	r0, sl
 800c6ce:	4659      	mov	r1, fp
 800c6d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6d4:	f7f4 f8da 	bl	800088c <__aeabi_ddiv>
 800c6d8:	4682      	mov	sl, r0
 800c6da:	468b      	mov	fp, r1
 800c6dc:	ea5f 1828 	movs.w	r8, r8, asr #4
 800c6e0:	d0d7      	beq.n	800c692 <_strtod_l+0x522>
 800c6e2:	f1b8 0f1f 	cmp.w	r8, #31
 800c6e6:	dd1f      	ble.n	800c728 <_strtod_l+0x5b8>
 800c6e8:	2500      	movs	r5, #0
 800c6ea:	462e      	mov	r6, r5
 800c6ec:	9507      	str	r5, [sp, #28]
 800c6ee:	9505      	str	r5, [sp, #20]
 800c6f0:	2322      	movs	r3, #34	; 0x22
 800c6f2:	f04f 0a00 	mov.w	sl, #0
 800c6f6:	f04f 0b00 	mov.w	fp, #0
 800c6fa:	6023      	str	r3, [r4, #0]
 800c6fc:	e786      	b.n	800c60c <_strtod_l+0x49c>
 800c6fe:	bf00      	nop
 800c700:	0800fdd5 	.word	0x0800fdd5
 800c704:	0800fe18 	.word	0x0800fe18
 800c708:	0800fdcd 	.word	0x0800fdcd
 800c70c:	0800ff5c 	.word	0x0800ff5c
 800c710:	08010208 	.word	0x08010208
 800c714:	080100e8 	.word	0x080100e8
 800c718:	080100c0 	.word	0x080100c0
 800c71c:	7ff00000 	.word	0x7ff00000
 800c720:	7ca00000 	.word	0x7ca00000
 800c724:	7fefffff 	.word	0x7fefffff
 800c728:	f018 0310 	ands.w	r3, r8, #16
 800c72c:	bf18      	it	ne
 800c72e:	236a      	movne	r3, #106	; 0x6a
 800c730:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800cae0 <_strtod_l+0x970>
 800c734:	9304      	str	r3, [sp, #16]
 800c736:	4650      	mov	r0, sl
 800c738:	4659      	mov	r1, fp
 800c73a:	2300      	movs	r3, #0
 800c73c:	f018 0f01 	tst.w	r8, #1
 800c740:	d004      	beq.n	800c74c <_strtod_l+0x5dc>
 800c742:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c746:	f7f3 ff77 	bl	8000638 <__aeabi_dmul>
 800c74a:	2301      	movs	r3, #1
 800c74c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800c750:	f109 0908 	add.w	r9, r9, #8
 800c754:	d1f2      	bne.n	800c73c <_strtod_l+0x5cc>
 800c756:	b10b      	cbz	r3, 800c75c <_strtod_l+0x5ec>
 800c758:	4682      	mov	sl, r0
 800c75a:	468b      	mov	fp, r1
 800c75c:	9b04      	ldr	r3, [sp, #16]
 800c75e:	b1c3      	cbz	r3, 800c792 <_strtod_l+0x622>
 800c760:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c764:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800c768:	2b00      	cmp	r3, #0
 800c76a:	4659      	mov	r1, fp
 800c76c:	dd11      	ble.n	800c792 <_strtod_l+0x622>
 800c76e:	2b1f      	cmp	r3, #31
 800c770:	f340 8124 	ble.w	800c9bc <_strtod_l+0x84c>
 800c774:	2b34      	cmp	r3, #52	; 0x34
 800c776:	bfde      	ittt	le
 800c778:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800c77c:	f04f 33ff 	movle.w	r3, #4294967295
 800c780:	fa03 f202 	lslle.w	r2, r3, r2
 800c784:	f04f 0a00 	mov.w	sl, #0
 800c788:	bfcc      	ite	gt
 800c78a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800c78e:	ea02 0b01 	andle.w	fp, r2, r1
 800c792:	2200      	movs	r2, #0
 800c794:	2300      	movs	r3, #0
 800c796:	4650      	mov	r0, sl
 800c798:	4659      	mov	r1, fp
 800c79a:	f7f4 f9b5 	bl	8000b08 <__aeabi_dcmpeq>
 800c79e:	2800      	cmp	r0, #0
 800c7a0:	d1a2      	bne.n	800c6e8 <_strtod_l+0x578>
 800c7a2:	9b07      	ldr	r3, [sp, #28]
 800c7a4:	9300      	str	r3, [sp, #0]
 800c7a6:	9908      	ldr	r1, [sp, #32]
 800c7a8:	462b      	mov	r3, r5
 800c7aa:	463a      	mov	r2, r7
 800c7ac:	4620      	mov	r0, r4
 800c7ae:	f001 fe2d 	bl	800e40c <__s2b>
 800c7b2:	9007      	str	r0, [sp, #28]
 800c7b4:	2800      	cmp	r0, #0
 800c7b6:	f43f af1f 	beq.w	800c5f8 <_strtod_l+0x488>
 800c7ba:	9b05      	ldr	r3, [sp, #20]
 800c7bc:	1b9e      	subs	r6, r3, r6
 800c7be:	9b06      	ldr	r3, [sp, #24]
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	bfb4      	ite	lt
 800c7c4:	4633      	movlt	r3, r6
 800c7c6:	2300      	movge	r3, #0
 800c7c8:	930c      	str	r3, [sp, #48]	; 0x30
 800c7ca:	9b06      	ldr	r3, [sp, #24]
 800c7cc:	2500      	movs	r5, #0
 800c7ce:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c7d2:	9312      	str	r3, [sp, #72]	; 0x48
 800c7d4:	462e      	mov	r6, r5
 800c7d6:	9b07      	ldr	r3, [sp, #28]
 800c7d8:	4620      	mov	r0, r4
 800c7da:	6859      	ldr	r1, [r3, #4]
 800c7dc:	f001 fd6e 	bl	800e2bc <_Balloc>
 800c7e0:	9005      	str	r0, [sp, #20]
 800c7e2:	2800      	cmp	r0, #0
 800c7e4:	f43f af0c 	beq.w	800c600 <_strtod_l+0x490>
 800c7e8:	9b07      	ldr	r3, [sp, #28]
 800c7ea:	691a      	ldr	r2, [r3, #16]
 800c7ec:	3202      	adds	r2, #2
 800c7ee:	f103 010c 	add.w	r1, r3, #12
 800c7f2:	0092      	lsls	r2, r2, #2
 800c7f4:	300c      	adds	r0, #12
 800c7f6:	f001 fd53 	bl	800e2a0 <memcpy>
 800c7fa:	ec4b ab10 	vmov	d0, sl, fp
 800c7fe:	aa1a      	add	r2, sp, #104	; 0x68
 800c800:	a919      	add	r1, sp, #100	; 0x64
 800c802:	4620      	mov	r0, r4
 800c804:	f002 f948 	bl	800ea98 <__d2b>
 800c808:	ec4b ab18 	vmov	d8, sl, fp
 800c80c:	9018      	str	r0, [sp, #96]	; 0x60
 800c80e:	2800      	cmp	r0, #0
 800c810:	f43f aef6 	beq.w	800c600 <_strtod_l+0x490>
 800c814:	2101      	movs	r1, #1
 800c816:	4620      	mov	r0, r4
 800c818:	f001 fe92 	bl	800e540 <__i2b>
 800c81c:	4606      	mov	r6, r0
 800c81e:	2800      	cmp	r0, #0
 800c820:	f43f aeee 	beq.w	800c600 <_strtod_l+0x490>
 800c824:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c826:	9904      	ldr	r1, [sp, #16]
 800c828:	2b00      	cmp	r3, #0
 800c82a:	bfab      	itete	ge
 800c82c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800c82e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800c830:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800c832:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800c836:	bfac      	ite	ge
 800c838:	eb03 0902 	addge.w	r9, r3, r2
 800c83c:	1ad7      	sublt	r7, r2, r3
 800c83e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c840:	eba3 0801 	sub.w	r8, r3, r1
 800c844:	4490      	add	r8, r2
 800c846:	4ba1      	ldr	r3, [pc, #644]	; (800cacc <_strtod_l+0x95c>)
 800c848:	f108 38ff 	add.w	r8, r8, #4294967295
 800c84c:	4598      	cmp	r8, r3
 800c84e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800c852:	f280 80c7 	bge.w	800c9e4 <_strtod_l+0x874>
 800c856:	eba3 0308 	sub.w	r3, r3, r8
 800c85a:	2b1f      	cmp	r3, #31
 800c85c:	eba2 0203 	sub.w	r2, r2, r3
 800c860:	f04f 0101 	mov.w	r1, #1
 800c864:	f300 80b1 	bgt.w	800c9ca <_strtod_l+0x85a>
 800c868:	fa01 f303 	lsl.w	r3, r1, r3
 800c86c:	930d      	str	r3, [sp, #52]	; 0x34
 800c86e:	2300      	movs	r3, #0
 800c870:	9308      	str	r3, [sp, #32]
 800c872:	eb09 0802 	add.w	r8, r9, r2
 800c876:	9b04      	ldr	r3, [sp, #16]
 800c878:	45c1      	cmp	r9, r8
 800c87a:	4417      	add	r7, r2
 800c87c:	441f      	add	r7, r3
 800c87e:	464b      	mov	r3, r9
 800c880:	bfa8      	it	ge
 800c882:	4643      	movge	r3, r8
 800c884:	42bb      	cmp	r3, r7
 800c886:	bfa8      	it	ge
 800c888:	463b      	movge	r3, r7
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	bfc2      	ittt	gt
 800c88e:	eba8 0803 	subgt.w	r8, r8, r3
 800c892:	1aff      	subgt	r7, r7, r3
 800c894:	eba9 0903 	subgt.w	r9, r9, r3
 800c898:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	dd17      	ble.n	800c8ce <_strtod_l+0x75e>
 800c89e:	4631      	mov	r1, r6
 800c8a0:	461a      	mov	r2, r3
 800c8a2:	4620      	mov	r0, r4
 800c8a4:	f001 ff0c 	bl	800e6c0 <__pow5mult>
 800c8a8:	4606      	mov	r6, r0
 800c8aa:	2800      	cmp	r0, #0
 800c8ac:	f43f aea8 	beq.w	800c600 <_strtod_l+0x490>
 800c8b0:	4601      	mov	r1, r0
 800c8b2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c8b4:	4620      	mov	r0, r4
 800c8b6:	f001 fe59 	bl	800e56c <__multiply>
 800c8ba:	900b      	str	r0, [sp, #44]	; 0x2c
 800c8bc:	2800      	cmp	r0, #0
 800c8be:	f43f ae9f 	beq.w	800c600 <_strtod_l+0x490>
 800c8c2:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c8c4:	4620      	mov	r0, r4
 800c8c6:	f001 fd39 	bl	800e33c <_Bfree>
 800c8ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c8cc:	9318      	str	r3, [sp, #96]	; 0x60
 800c8ce:	f1b8 0f00 	cmp.w	r8, #0
 800c8d2:	f300 808c 	bgt.w	800c9ee <_strtod_l+0x87e>
 800c8d6:	9b06      	ldr	r3, [sp, #24]
 800c8d8:	2b00      	cmp	r3, #0
 800c8da:	dd08      	ble.n	800c8ee <_strtod_l+0x77e>
 800c8dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c8de:	9905      	ldr	r1, [sp, #20]
 800c8e0:	4620      	mov	r0, r4
 800c8e2:	f001 feed 	bl	800e6c0 <__pow5mult>
 800c8e6:	9005      	str	r0, [sp, #20]
 800c8e8:	2800      	cmp	r0, #0
 800c8ea:	f43f ae89 	beq.w	800c600 <_strtod_l+0x490>
 800c8ee:	2f00      	cmp	r7, #0
 800c8f0:	dd08      	ble.n	800c904 <_strtod_l+0x794>
 800c8f2:	9905      	ldr	r1, [sp, #20]
 800c8f4:	463a      	mov	r2, r7
 800c8f6:	4620      	mov	r0, r4
 800c8f8:	f001 ff3c 	bl	800e774 <__lshift>
 800c8fc:	9005      	str	r0, [sp, #20]
 800c8fe:	2800      	cmp	r0, #0
 800c900:	f43f ae7e 	beq.w	800c600 <_strtod_l+0x490>
 800c904:	f1b9 0f00 	cmp.w	r9, #0
 800c908:	dd08      	ble.n	800c91c <_strtod_l+0x7ac>
 800c90a:	4631      	mov	r1, r6
 800c90c:	464a      	mov	r2, r9
 800c90e:	4620      	mov	r0, r4
 800c910:	f001 ff30 	bl	800e774 <__lshift>
 800c914:	4606      	mov	r6, r0
 800c916:	2800      	cmp	r0, #0
 800c918:	f43f ae72 	beq.w	800c600 <_strtod_l+0x490>
 800c91c:	9a05      	ldr	r2, [sp, #20]
 800c91e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c920:	4620      	mov	r0, r4
 800c922:	f001 ffb3 	bl	800e88c <__mdiff>
 800c926:	4605      	mov	r5, r0
 800c928:	2800      	cmp	r0, #0
 800c92a:	f43f ae69 	beq.w	800c600 <_strtod_l+0x490>
 800c92e:	68c3      	ldr	r3, [r0, #12]
 800c930:	930b      	str	r3, [sp, #44]	; 0x2c
 800c932:	2300      	movs	r3, #0
 800c934:	60c3      	str	r3, [r0, #12]
 800c936:	4631      	mov	r1, r6
 800c938:	f001 ff8c 	bl	800e854 <__mcmp>
 800c93c:	2800      	cmp	r0, #0
 800c93e:	da60      	bge.n	800ca02 <_strtod_l+0x892>
 800c940:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c942:	ea53 030a 	orrs.w	r3, r3, sl
 800c946:	f040 8082 	bne.w	800ca4e <_strtod_l+0x8de>
 800c94a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d17d      	bne.n	800ca4e <_strtod_l+0x8de>
 800c952:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c956:	0d1b      	lsrs	r3, r3, #20
 800c958:	051b      	lsls	r3, r3, #20
 800c95a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800c95e:	d976      	bls.n	800ca4e <_strtod_l+0x8de>
 800c960:	696b      	ldr	r3, [r5, #20]
 800c962:	b913      	cbnz	r3, 800c96a <_strtod_l+0x7fa>
 800c964:	692b      	ldr	r3, [r5, #16]
 800c966:	2b01      	cmp	r3, #1
 800c968:	dd71      	ble.n	800ca4e <_strtod_l+0x8de>
 800c96a:	4629      	mov	r1, r5
 800c96c:	2201      	movs	r2, #1
 800c96e:	4620      	mov	r0, r4
 800c970:	f001 ff00 	bl	800e774 <__lshift>
 800c974:	4631      	mov	r1, r6
 800c976:	4605      	mov	r5, r0
 800c978:	f001 ff6c 	bl	800e854 <__mcmp>
 800c97c:	2800      	cmp	r0, #0
 800c97e:	dd66      	ble.n	800ca4e <_strtod_l+0x8de>
 800c980:	9904      	ldr	r1, [sp, #16]
 800c982:	4a53      	ldr	r2, [pc, #332]	; (800cad0 <_strtod_l+0x960>)
 800c984:	465b      	mov	r3, fp
 800c986:	2900      	cmp	r1, #0
 800c988:	f000 8081 	beq.w	800ca8e <_strtod_l+0x91e>
 800c98c:	ea02 010b 	and.w	r1, r2, fp
 800c990:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800c994:	dc7b      	bgt.n	800ca8e <_strtod_l+0x91e>
 800c996:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800c99a:	f77f aea9 	ble.w	800c6f0 <_strtod_l+0x580>
 800c99e:	4b4d      	ldr	r3, [pc, #308]	; (800cad4 <_strtod_l+0x964>)
 800c9a0:	4650      	mov	r0, sl
 800c9a2:	4659      	mov	r1, fp
 800c9a4:	2200      	movs	r2, #0
 800c9a6:	f7f3 fe47 	bl	8000638 <__aeabi_dmul>
 800c9aa:	460b      	mov	r3, r1
 800c9ac:	4303      	orrs	r3, r0
 800c9ae:	bf08      	it	eq
 800c9b0:	2322      	moveq	r3, #34	; 0x22
 800c9b2:	4682      	mov	sl, r0
 800c9b4:	468b      	mov	fp, r1
 800c9b6:	bf08      	it	eq
 800c9b8:	6023      	streq	r3, [r4, #0]
 800c9ba:	e62b      	b.n	800c614 <_strtod_l+0x4a4>
 800c9bc:	f04f 32ff 	mov.w	r2, #4294967295
 800c9c0:	fa02 f303 	lsl.w	r3, r2, r3
 800c9c4:	ea03 0a0a 	and.w	sl, r3, sl
 800c9c8:	e6e3      	b.n	800c792 <_strtod_l+0x622>
 800c9ca:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800c9ce:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800c9d2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800c9d6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800c9da:	fa01 f308 	lsl.w	r3, r1, r8
 800c9de:	9308      	str	r3, [sp, #32]
 800c9e0:	910d      	str	r1, [sp, #52]	; 0x34
 800c9e2:	e746      	b.n	800c872 <_strtod_l+0x702>
 800c9e4:	2300      	movs	r3, #0
 800c9e6:	9308      	str	r3, [sp, #32]
 800c9e8:	2301      	movs	r3, #1
 800c9ea:	930d      	str	r3, [sp, #52]	; 0x34
 800c9ec:	e741      	b.n	800c872 <_strtod_l+0x702>
 800c9ee:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c9f0:	4642      	mov	r2, r8
 800c9f2:	4620      	mov	r0, r4
 800c9f4:	f001 febe 	bl	800e774 <__lshift>
 800c9f8:	9018      	str	r0, [sp, #96]	; 0x60
 800c9fa:	2800      	cmp	r0, #0
 800c9fc:	f47f af6b 	bne.w	800c8d6 <_strtod_l+0x766>
 800ca00:	e5fe      	b.n	800c600 <_strtod_l+0x490>
 800ca02:	465f      	mov	r7, fp
 800ca04:	d16e      	bne.n	800cae4 <_strtod_l+0x974>
 800ca06:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ca08:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ca0c:	b342      	cbz	r2, 800ca60 <_strtod_l+0x8f0>
 800ca0e:	4a32      	ldr	r2, [pc, #200]	; (800cad8 <_strtod_l+0x968>)
 800ca10:	4293      	cmp	r3, r2
 800ca12:	d128      	bne.n	800ca66 <_strtod_l+0x8f6>
 800ca14:	9b04      	ldr	r3, [sp, #16]
 800ca16:	4651      	mov	r1, sl
 800ca18:	b1eb      	cbz	r3, 800ca56 <_strtod_l+0x8e6>
 800ca1a:	4b2d      	ldr	r3, [pc, #180]	; (800cad0 <_strtod_l+0x960>)
 800ca1c:	403b      	ands	r3, r7
 800ca1e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800ca22:	f04f 32ff 	mov.w	r2, #4294967295
 800ca26:	d819      	bhi.n	800ca5c <_strtod_l+0x8ec>
 800ca28:	0d1b      	lsrs	r3, r3, #20
 800ca2a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ca2e:	fa02 f303 	lsl.w	r3, r2, r3
 800ca32:	4299      	cmp	r1, r3
 800ca34:	d117      	bne.n	800ca66 <_strtod_l+0x8f6>
 800ca36:	4b29      	ldr	r3, [pc, #164]	; (800cadc <_strtod_l+0x96c>)
 800ca38:	429f      	cmp	r7, r3
 800ca3a:	d102      	bne.n	800ca42 <_strtod_l+0x8d2>
 800ca3c:	3101      	adds	r1, #1
 800ca3e:	f43f addf 	beq.w	800c600 <_strtod_l+0x490>
 800ca42:	4b23      	ldr	r3, [pc, #140]	; (800cad0 <_strtod_l+0x960>)
 800ca44:	403b      	ands	r3, r7
 800ca46:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800ca4a:	f04f 0a00 	mov.w	sl, #0
 800ca4e:	9b04      	ldr	r3, [sp, #16]
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d1a4      	bne.n	800c99e <_strtod_l+0x82e>
 800ca54:	e5de      	b.n	800c614 <_strtod_l+0x4a4>
 800ca56:	f04f 33ff 	mov.w	r3, #4294967295
 800ca5a:	e7ea      	b.n	800ca32 <_strtod_l+0x8c2>
 800ca5c:	4613      	mov	r3, r2
 800ca5e:	e7e8      	b.n	800ca32 <_strtod_l+0x8c2>
 800ca60:	ea53 030a 	orrs.w	r3, r3, sl
 800ca64:	d08c      	beq.n	800c980 <_strtod_l+0x810>
 800ca66:	9b08      	ldr	r3, [sp, #32]
 800ca68:	b1db      	cbz	r3, 800caa2 <_strtod_l+0x932>
 800ca6a:	423b      	tst	r3, r7
 800ca6c:	d0ef      	beq.n	800ca4e <_strtod_l+0x8de>
 800ca6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ca70:	9a04      	ldr	r2, [sp, #16]
 800ca72:	4650      	mov	r0, sl
 800ca74:	4659      	mov	r1, fp
 800ca76:	b1c3      	cbz	r3, 800caaa <_strtod_l+0x93a>
 800ca78:	f7ff fb5e 	bl	800c138 <sulp>
 800ca7c:	4602      	mov	r2, r0
 800ca7e:	460b      	mov	r3, r1
 800ca80:	ec51 0b18 	vmov	r0, r1, d8
 800ca84:	f7f3 fc22 	bl	80002cc <__adddf3>
 800ca88:	4682      	mov	sl, r0
 800ca8a:	468b      	mov	fp, r1
 800ca8c:	e7df      	b.n	800ca4e <_strtod_l+0x8de>
 800ca8e:	4013      	ands	r3, r2
 800ca90:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800ca94:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ca98:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ca9c:	f04f 3aff 	mov.w	sl, #4294967295
 800caa0:	e7d5      	b.n	800ca4e <_strtod_l+0x8de>
 800caa2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800caa4:	ea13 0f0a 	tst.w	r3, sl
 800caa8:	e7e0      	b.n	800ca6c <_strtod_l+0x8fc>
 800caaa:	f7ff fb45 	bl	800c138 <sulp>
 800caae:	4602      	mov	r2, r0
 800cab0:	460b      	mov	r3, r1
 800cab2:	ec51 0b18 	vmov	r0, r1, d8
 800cab6:	f7f3 fc07 	bl	80002c8 <__aeabi_dsub>
 800caba:	2200      	movs	r2, #0
 800cabc:	2300      	movs	r3, #0
 800cabe:	4682      	mov	sl, r0
 800cac0:	468b      	mov	fp, r1
 800cac2:	f7f4 f821 	bl	8000b08 <__aeabi_dcmpeq>
 800cac6:	2800      	cmp	r0, #0
 800cac8:	d0c1      	beq.n	800ca4e <_strtod_l+0x8de>
 800caca:	e611      	b.n	800c6f0 <_strtod_l+0x580>
 800cacc:	fffffc02 	.word	0xfffffc02
 800cad0:	7ff00000 	.word	0x7ff00000
 800cad4:	39500000 	.word	0x39500000
 800cad8:	000fffff 	.word	0x000fffff
 800cadc:	7fefffff 	.word	0x7fefffff
 800cae0:	0800fe30 	.word	0x0800fe30
 800cae4:	4631      	mov	r1, r6
 800cae6:	4628      	mov	r0, r5
 800cae8:	f002 f832 	bl	800eb50 <__ratio>
 800caec:	ec59 8b10 	vmov	r8, r9, d0
 800caf0:	ee10 0a10 	vmov	r0, s0
 800caf4:	2200      	movs	r2, #0
 800caf6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800cafa:	4649      	mov	r1, r9
 800cafc:	f7f4 f818 	bl	8000b30 <__aeabi_dcmple>
 800cb00:	2800      	cmp	r0, #0
 800cb02:	d07a      	beq.n	800cbfa <_strtod_l+0xa8a>
 800cb04:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d04a      	beq.n	800cba0 <_strtod_l+0xa30>
 800cb0a:	4b95      	ldr	r3, [pc, #596]	; (800cd60 <_strtod_l+0xbf0>)
 800cb0c:	2200      	movs	r2, #0
 800cb0e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800cb12:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800cd60 <_strtod_l+0xbf0>
 800cb16:	f04f 0800 	mov.w	r8, #0
 800cb1a:	4b92      	ldr	r3, [pc, #584]	; (800cd64 <_strtod_l+0xbf4>)
 800cb1c:	403b      	ands	r3, r7
 800cb1e:	930d      	str	r3, [sp, #52]	; 0x34
 800cb20:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cb22:	4b91      	ldr	r3, [pc, #580]	; (800cd68 <_strtod_l+0xbf8>)
 800cb24:	429a      	cmp	r2, r3
 800cb26:	f040 80b0 	bne.w	800cc8a <_strtod_l+0xb1a>
 800cb2a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cb2e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800cb32:	ec4b ab10 	vmov	d0, sl, fp
 800cb36:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800cb3a:	f001 ff31 	bl	800e9a0 <__ulp>
 800cb3e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cb42:	ec53 2b10 	vmov	r2, r3, d0
 800cb46:	f7f3 fd77 	bl	8000638 <__aeabi_dmul>
 800cb4a:	4652      	mov	r2, sl
 800cb4c:	465b      	mov	r3, fp
 800cb4e:	f7f3 fbbd 	bl	80002cc <__adddf3>
 800cb52:	460b      	mov	r3, r1
 800cb54:	4983      	ldr	r1, [pc, #524]	; (800cd64 <_strtod_l+0xbf4>)
 800cb56:	4a85      	ldr	r2, [pc, #532]	; (800cd6c <_strtod_l+0xbfc>)
 800cb58:	4019      	ands	r1, r3
 800cb5a:	4291      	cmp	r1, r2
 800cb5c:	4682      	mov	sl, r0
 800cb5e:	d960      	bls.n	800cc22 <_strtod_l+0xab2>
 800cb60:	ee18 3a90 	vmov	r3, s17
 800cb64:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800cb68:	4293      	cmp	r3, r2
 800cb6a:	d104      	bne.n	800cb76 <_strtod_l+0xa06>
 800cb6c:	ee18 3a10 	vmov	r3, s16
 800cb70:	3301      	adds	r3, #1
 800cb72:	f43f ad45 	beq.w	800c600 <_strtod_l+0x490>
 800cb76:	f8df b200 	ldr.w	fp, [pc, #512]	; 800cd78 <_strtod_l+0xc08>
 800cb7a:	f04f 3aff 	mov.w	sl, #4294967295
 800cb7e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800cb80:	4620      	mov	r0, r4
 800cb82:	f001 fbdb 	bl	800e33c <_Bfree>
 800cb86:	9905      	ldr	r1, [sp, #20]
 800cb88:	4620      	mov	r0, r4
 800cb8a:	f001 fbd7 	bl	800e33c <_Bfree>
 800cb8e:	4631      	mov	r1, r6
 800cb90:	4620      	mov	r0, r4
 800cb92:	f001 fbd3 	bl	800e33c <_Bfree>
 800cb96:	4629      	mov	r1, r5
 800cb98:	4620      	mov	r0, r4
 800cb9a:	f001 fbcf 	bl	800e33c <_Bfree>
 800cb9e:	e61a      	b.n	800c7d6 <_strtod_l+0x666>
 800cba0:	f1ba 0f00 	cmp.w	sl, #0
 800cba4:	d11b      	bne.n	800cbde <_strtod_l+0xa6e>
 800cba6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cbaa:	b9f3      	cbnz	r3, 800cbea <_strtod_l+0xa7a>
 800cbac:	4b6c      	ldr	r3, [pc, #432]	; (800cd60 <_strtod_l+0xbf0>)
 800cbae:	2200      	movs	r2, #0
 800cbb0:	4640      	mov	r0, r8
 800cbb2:	4649      	mov	r1, r9
 800cbb4:	f7f3 ffb2 	bl	8000b1c <__aeabi_dcmplt>
 800cbb8:	b9d0      	cbnz	r0, 800cbf0 <_strtod_l+0xa80>
 800cbba:	4640      	mov	r0, r8
 800cbbc:	4649      	mov	r1, r9
 800cbbe:	4b6c      	ldr	r3, [pc, #432]	; (800cd70 <_strtod_l+0xc00>)
 800cbc0:	2200      	movs	r2, #0
 800cbc2:	f7f3 fd39 	bl	8000638 <__aeabi_dmul>
 800cbc6:	4680      	mov	r8, r0
 800cbc8:	4689      	mov	r9, r1
 800cbca:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800cbce:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800cbd2:	9315      	str	r3, [sp, #84]	; 0x54
 800cbd4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800cbd8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800cbdc:	e79d      	b.n	800cb1a <_strtod_l+0x9aa>
 800cbde:	f1ba 0f01 	cmp.w	sl, #1
 800cbe2:	d102      	bne.n	800cbea <_strtod_l+0xa7a>
 800cbe4:	2f00      	cmp	r7, #0
 800cbe6:	f43f ad83 	beq.w	800c6f0 <_strtod_l+0x580>
 800cbea:	4b62      	ldr	r3, [pc, #392]	; (800cd74 <_strtod_l+0xc04>)
 800cbec:	2200      	movs	r2, #0
 800cbee:	e78e      	b.n	800cb0e <_strtod_l+0x99e>
 800cbf0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800cd70 <_strtod_l+0xc00>
 800cbf4:	f04f 0800 	mov.w	r8, #0
 800cbf8:	e7e7      	b.n	800cbca <_strtod_l+0xa5a>
 800cbfa:	4b5d      	ldr	r3, [pc, #372]	; (800cd70 <_strtod_l+0xc00>)
 800cbfc:	4640      	mov	r0, r8
 800cbfe:	4649      	mov	r1, r9
 800cc00:	2200      	movs	r2, #0
 800cc02:	f7f3 fd19 	bl	8000638 <__aeabi_dmul>
 800cc06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cc08:	4680      	mov	r8, r0
 800cc0a:	4689      	mov	r9, r1
 800cc0c:	b933      	cbnz	r3, 800cc1c <_strtod_l+0xaac>
 800cc0e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cc12:	900e      	str	r0, [sp, #56]	; 0x38
 800cc14:	930f      	str	r3, [sp, #60]	; 0x3c
 800cc16:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800cc1a:	e7dd      	b.n	800cbd8 <_strtod_l+0xa68>
 800cc1c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800cc20:	e7f9      	b.n	800cc16 <_strtod_l+0xaa6>
 800cc22:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800cc26:	9b04      	ldr	r3, [sp, #16]
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	d1a8      	bne.n	800cb7e <_strtod_l+0xa0e>
 800cc2c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800cc30:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cc32:	0d1b      	lsrs	r3, r3, #20
 800cc34:	051b      	lsls	r3, r3, #20
 800cc36:	429a      	cmp	r2, r3
 800cc38:	d1a1      	bne.n	800cb7e <_strtod_l+0xa0e>
 800cc3a:	4640      	mov	r0, r8
 800cc3c:	4649      	mov	r1, r9
 800cc3e:	f7f4 f85b 	bl	8000cf8 <__aeabi_d2lz>
 800cc42:	f7f3 fccb 	bl	80005dc <__aeabi_l2d>
 800cc46:	4602      	mov	r2, r0
 800cc48:	460b      	mov	r3, r1
 800cc4a:	4640      	mov	r0, r8
 800cc4c:	4649      	mov	r1, r9
 800cc4e:	f7f3 fb3b 	bl	80002c8 <__aeabi_dsub>
 800cc52:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cc54:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cc58:	ea43 030a 	orr.w	r3, r3, sl
 800cc5c:	4313      	orrs	r3, r2
 800cc5e:	4680      	mov	r8, r0
 800cc60:	4689      	mov	r9, r1
 800cc62:	d055      	beq.n	800cd10 <_strtod_l+0xba0>
 800cc64:	a336      	add	r3, pc, #216	; (adr r3, 800cd40 <_strtod_l+0xbd0>)
 800cc66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc6a:	f7f3 ff57 	bl	8000b1c <__aeabi_dcmplt>
 800cc6e:	2800      	cmp	r0, #0
 800cc70:	f47f acd0 	bne.w	800c614 <_strtod_l+0x4a4>
 800cc74:	a334      	add	r3, pc, #208	; (adr r3, 800cd48 <_strtod_l+0xbd8>)
 800cc76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc7a:	4640      	mov	r0, r8
 800cc7c:	4649      	mov	r1, r9
 800cc7e:	f7f3 ff6b 	bl	8000b58 <__aeabi_dcmpgt>
 800cc82:	2800      	cmp	r0, #0
 800cc84:	f43f af7b 	beq.w	800cb7e <_strtod_l+0xa0e>
 800cc88:	e4c4      	b.n	800c614 <_strtod_l+0x4a4>
 800cc8a:	9b04      	ldr	r3, [sp, #16]
 800cc8c:	b333      	cbz	r3, 800ccdc <_strtod_l+0xb6c>
 800cc8e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cc90:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800cc94:	d822      	bhi.n	800ccdc <_strtod_l+0xb6c>
 800cc96:	a32e      	add	r3, pc, #184	; (adr r3, 800cd50 <_strtod_l+0xbe0>)
 800cc98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc9c:	4640      	mov	r0, r8
 800cc9e:	4649      	mov	r1, r9
 800cca0:	f7f3 ff46 	bl	8000b30 <__aeabi_dcmple>
 800cca4:	b1a0      	cbz	r0, 800ccd0 <_strtod_l+0xb60>
 800cca6:	4649      	mov	r1, r9
 800cca8:	4640      	mov	r0, r8
 800ccaa:	f7f3 ff9d 	bl	8000be8 <__aeabi_d2uiz>
 800ccae:	2801      	cmp	r0, #1
 800ccb0:	bf38      	it	cc
 800ccb2:	2001      	movcc	r0, #1
 800ccb4:	f7f3 fc46 	bl	8000544 <__aeabi_ui2d>
 800ccb8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ccba:	4680      	mov	r8, r0
 800ccbc:	4689      	mov	r9, r1
 800ccbe:	bb23      	cbnz	r3, 800cd0a <_strtod_l+0xb9a>
 800ccc0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ccc4:	9010      	str	r0, [sp, #64]	; 0x40
 800ccc6:	9311      	str	r3, [sp, #68]	; 0x44
 800ccc8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800cccc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ccd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ccd2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ccd4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800ccd8:	1a9b      	subs	r3, r3, r2
 800ccda:	9309      	str	r3, [sp, #36]	; 0x24
 800ccdc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cce0:	eeb0 0a48 	vmov.f32	s0, s16
 800cce4:	eef0 0a68 	vmov.f32	s1, s17
 800cce8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ccec:	f001 fe58 	bl	800e9a0 <__ulp>
 800ccf0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ccf4:	ec53 2b10 	vmov	r2, r3, d0
 800ccf8:	f7f3 fc9e 	bl	8000638 <__aeabi_dmul>
 800ccfc:	ec53 2b18 	vmov	r2, r3, d8
 800cd00:	f7f3 fae4 	bl	80002cc <__adddf3>
 800cd04:	4682      	mov	sl, r0
 800cd06:	468b      	mov	fp, r1
 800cd08:	e78d      	b.n	800cc26 <_strtod_l+0xab6>
 800cd0a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800cd0e:	e7db      	b.n	800ccc8 <_strtod_l+0xb58>
 800cd10:	a311      	add	r3, pc, #68	; (adr r3, 800cd58 <_strtod_l+0xbe8>)
 800cd12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd16:	f7f3 ff01 	bl	8000b1c <__aeabi_dcmplt>
 800cd1a:	e7b2      	b.n	800cc82 <_strtod_l+0xb12>
 800cd1c:	2300      	movs	r3, #0
 800cd1e:	930a      	str	r3, [sp, #40]	; 0x28
 800cd20:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800cd22:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cd24:	6013      	str	r3, [r2, #0]
 800cd26:	f7ff ba6b 	b.w	800c200 <_strtod_l+0x90>
 800cd2a:	2a65      	cmp	r2, #101	; 0x65
 800cd2c:	f43f ab5f 	beq.w	800c3ee <_strtod_l+0x27e>
 800cd30:	2a45      	cmp	r2, #69	; 0x45
 800cd32:	f43f ab5c 	beq.w	800c3ee <_strtod_l+0x27e>
 800cd36:	2301      	movs	r3, #1
 800cd38:	f7ff bb94 	b.w	800c464 <_strtod_l+0x2f4>
 800cd3c:	f3af 8000 	nop.w
 800cd40:	94a03595 	.word	0x94a03595
 800cd44:	3fdfffff 	.word	0x3fdfffff
 800cd48:	35afe535 	.word	0x35afe535
 800cd4c:	3fe00000 	.word	0x3fe00000
 800cd50:	ffc00000 	.word	0xffc00000
 800cd54:	41dfffff 	.word	0x41dfffff
 800cd58:	94a03595 	.word	0x94a03595
 800cd5c:	3fcfffff 	.word	0x3fcfffff
 800cd60:	3ff00000 	.word	0x3ff00000
 800cd64:	7ff00000 	.word	0x7ff00000
 800cd68:	7fe00000 	.word	0x7fe00000
 800cd6c:	7c9fffff 	.word	0x7c9fffff
 800cd70:	3fe00000 	.word	0x3fe00000
 800cd74:	bff00000 	.word	0xbff00000
 800cd78:	7fefffff 	.word	0x7fefffff

0800cd7c <_strtod_r>:
 800cd7c:	4b01      	ldr	r3, [pc, #4]	; (800cd84 <_strtod_r+0x8>)
 800cd7e:	f7ff b9f7 	b.w	800c170 <_strtod_l>
 800cd82:	bf00      	nop
 800cd84:	20000174 	.word	0x20000174

0800cd88 <_strtol_l.constprop.0>:
 800cd88:	2b01      	cmp	r3, #1
 800cd8a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd8e:	d001      	beq.n	800cd94 <_strtol_l.constprop.0+0xc>
 800cd90:	2b24      	cmp	r3, #36	; 0x24
 800cd92:	d906      	bls.n	800cda2 <_strtol_l.constprop.0+0x1a>
 800cd94:	f7fe fafe 	bl	800b394 <__errno>
 800cd98:	2316      	movs	r3, #22
 800cd9a:	6003      	str	r3, [r0, #0]
 800cd9c:	2000      	movs	r0, #0
 800cd9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cda2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800ce88 <_strtol_l.constprop.0+0x100>
 800cda6:	460d      	mov	r5, r1
 800cda8:	462e      	mov	r6, r5
 800cdaa:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cdae:	f814 700c 	ldrb.w	r7, [r4, ip]
 800cdb2:	f017 0708 	ands.w	r7, r7, #8
 800cdb6:	d1f7      	bne.n	800cda8 <_strtol_l.constprop.0+0x20>
 800cdb8:	2c2d      	cmp	r4, #45	; 0x2d
 800cdba:	d132      	bne.n	800ce22 <_strtol_l.constprop.0+0x9a>
 800cdbc:	782c      	ldrb	r4, [r5, #0]
 800cdbe:	2701      	movs	r7, #1
 800cdc0:	1cb5      	adds	r5, r6, #2
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d05b      	beq.n	800ce7e <_strtol_l.constprop.0+0xf6>
 800cdc6:	2b10      	cmp	r3, #16
 800cdc8:	d109      	bne.n	800cdde <_strtol_l.constprop.0+0x56>
 800cdca:	2c30      	cmp	r4, #48	; 0x30
 800cdcc:	d107      	bne.n	800cdde <_strtol_l.constprop.0+0x56>
 800cdce:	782c      	ldrb	r4, [r5, #0]
 800cdd0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800cdd4:	2c58      	cmp	r4, #88	; 0x58
 800cdd6:	d14d      	bne.n	800ce74 <_strtol_l.constprop.0+0xec>
 800cdd8:	786c      	ldrb	r4, [r5, #1]
 800cdda:	2310      	movs	r3, #16
 800cddc:	3502      	adds	r5, #2
 800cdde:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800cde2:	f108 38ff 	add.w	r8, r8, #4294967295
 800cde6:	f04f 0c00 	mov.w	ip, #0
 800cdea:	fbb8 f9f3 	udiv	r9, r8, r3
 800cdee:	4666      	mov	r6, ip
 800cdf0:	fb03 8a19 	mls	sl, r3, r9, r8
 800cdf4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800cdf8:	f1be 0f09 	cmp.w	lr, #9
 800cdfc:	d816      	bhi.n	800ce2c <_strtol_l.constprop.0+0xa4>
 800cdfe:	4674      	mov	r4, lr
 800ce00:	42a3      	cmp	r3, r4
 800ce02:	dd24      	ble.n	800ce4e <_strtol_l.constprop.0+0xc6>
 800ce04:	f1bc 0f00 	cmp.w	ip, #0
 800ce08:	db1e      	blt.n	800ce48 <_strtol_l.constprop.0+0xc0>
 800ce0a:	45b1      	cmp	r9, r6
 800ce0c:	d31c      	bcc.n	800ce48 <_strtol_l.constprop.0+0xc0>
 800ce0e:	d101      	bne.n	800ce14 <_strtol_l.constprop.0+0x8c>
 800ce10:	45a2      	cmp	sl, r4
 800ce12:	db19      	blt.n	800ce48 <_strtol_l.constprop.0+0xc0>
 800ce14:	fb06 4603 	mla	r6, r6, r3, r4
 800ce18:	f04f 0c01 	mov.w	ip, #1
 800ce1c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ce20:	e7e8      	b.n	800cdf4 <_strtol_l.constprop.0+0x6c>
 800ce22:	2c2b      	cmp	r4, #43	; 0x2b
 800ce24:	bf04      	itt	eq
 800ce26:	782c      	ldrbeq	r4, [r5, #0]
 800ce28:	1cb5      	addeq	r5, r6, #2
 800ce2a:	e7ca      	b.n	800cdc2 <_strtol_l.constprop.0+0x3a>
 800ce2c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800ce30:	f1be 0f19 	cmp.w	lr, #25
 800ce34:	d801      	bhi.n	800ce3a <_strtol_l.constprop.0+0xb2>
 800ce36:	3c37      	subs	r4, #55	; 0x37
 800ce38:	e7e2      	b.n	800ce00 <_strtol_l.constprop.0+0x78>
 800ce3a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800ce3e:	f1be 0f19 	cmp.w	lr, #25
 800ce42:	d804      	bhi.n	800ce4e <_strtol_l.constprop.0+0xc6>
 800ce44:	3c57      	subs	r4, #87	; 0x57
 800ce46:	e7db      	b.n	800ce00 <_strtol_l.constprop.0+0x78>
 800ce48:	f04f 3cff 	mov.w	ip, #4294967295
 800ce4c:	e7e6      	b.n	800ce1c <_strtol_l.constprop.0+0x94>
 800ce4e:	f1bc 0f00 	cmp.w	ip, #0
 800ce52:	da05      	bge.n	800ce60 <_strtol_l.constprop.0+0xd8>
 800ce54:	2322      	movs	r3, #34	; 0x22
 800ce56:	6003      	str	r3, [r0, #0]
 800ce58:	4646      	mov	r6, r8
 800ce5a:	b942      	cbnz	r2, 800ce6e <_strtol_l.constprop.0+0xe6>
 800ce5c:	4630      	mov	r0, r6
 800ce5e:	e79e      	b.n	800cd9e <_strtol_l.constprop.0+0x16>
 800ce60:	b107      	cbz	r7, 800ce64 <_strtol_l.constprop.0+0xdc>
 800ce62:	4276      	negs	r6, r6
 800ce64:	2a00      	cmp	r2, #0
 800ce66:	d0f9      	beq.n	800ce5c <_strtol_l.constprop.0+0xd4>
 800ce68:	f1bc 0f00 	cmp.w	ip, #0
 800ce6c:	d000      	beq.n	800ce70 <_strtol_l.constprop.0+0xe8>
 800ce6e:	1e69      	subs	r1, r5, #1
 800ce70:	6011      	str	r1, [r2, #0]
 800ce72:	e7f3      	b.n	800ce5c <_strtol_l.constprop.0+0xd4>
 800ce74:	2430      	movs	r4, #48	; 0x30
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d1b1      	bne.n	800cdde <_strtol_l.constprop.0+0x56>
 800ce7a:	2308      	movs	r3, #8
 800ce7c:	e7af      	b.n	800cdde <_strtol_l.constprop.0+0x56>
 800ce7e:	2c30      	cmp	r4, #48	; 0x30
 800ce80:	d0a5      	beq.n	800cdce <_strtol_l.constprop.0+0x46>
 800ce82:	230a      	movs	r3, #10
 800ce84:	e7ab      	b.n	800cdde <_strtol_l.constprop.0+0x56>
 800ce86:	bf00      	nop
 800ce88:	0800fe59 	.word	0x0800fe59

0800ce8c <_strtol_r>:
 800ce8c:	f7ff bf7c 	b.w	800cd88 <_strtol_l.constprop.0>

0800ce90 <quorem>:
 800ce90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce94:	6903      	ldr	r3, [r0, #16]
 800ce96:	690c      	ldr	r4, [r1, #16]
 800ce98:	42a3      	cmp	r3, r4
 800ce9a:	4607      	mov	r7, r0
 800ce9c:	f2c0 8081 	blt.w	800cfa2 <quorem+0x112>
 800cea0:	3c01      	subs	r4, #1
 800cea2:	f101 0814 	add.w	r8, r1, #20
 800cea6:	f100 0514 	add.w	r5, r0, #20
 800ceaa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ceae:	9301      	str	r3, [sp, #4]
 800ceb0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ceb4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ceb8:	3301      	adds	r3, #1
 800ceba:	429a      	cmp	r2, r3
 800cebc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800cec0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cec4:	fbb2 f6f3 	udiv	r6, r2, r3
 800cec8:	d331      	bcc.n	800cf2e <quorem+0x9e>
 800ceca:	f04f 0e00 	mov.w	lr, #0
 800cece:	4640      	mov	r0, r8
 800ced0:	46ac      	mov	ip, r5
 800ced2:	46f2      	mov	sl, lr
 800ced4:	f850 2b04 	ldr.w	r2, [r0], #4
 800ced8:	b293      	uxth	r3, r2
 800ceda:	fb06 e303 	mla	r3, r6, r3, lr
 800cede:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800cee2:	b29b      	uxth	r3, r3
 800cee4:	ebaa 0303 	sub.w	r3, sl, r3
 800cee8:	f8dc a000 	ldr.w	sl, [ip]
 800ceec:	0c12      	lsrs	r2, r2, #16
 800ceee:	fa13 f38a 	uxtah	r3, r3, sl
 800cef2:	fb06 e202 	mla	r2, r6, r2, lr
 800cef6:	9300      	str	r3, [sp, #0]
 800cef8:	9b00      	ldr	r3, [sp, #0]
 800cefa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800cefe:	b292      	uxth	r2, r2
 800cf00:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800cf04:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cf08:	f8bd 3000 	ldrh.w	r3, [sp]
 800cf0c:	4581      	cmp	r9, r0
 800cf0e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cf12:	f84c 3b04 	str.w	r3, [ip], #4
 800cf16:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800cf1a:	d2db      	bcs.n	800ced4 <quorem+0x44>
 800cf1c:	f855 300b 	ldr.w	r3, [r5, fp]
 800cf20:	b92b      	cbnz	r3, 800cf2e <quorem+0x9e>
 800cf22:	9b01      	ldr	r3, [sp, #4]
 800cf24:	3b04      	subs	r3, #4
 800cf26:	429d      	cmp	r5, r3
 800cf28:	461a      	mov	r2, r3
 800cf2a:	d32e      	bcc.n	800cf8a <quorem+0xfa>
 800cf2c:	613c      	str	r4, [r7, #16]
 800cf2e:	4638      	mov	r0, r7
 800cf30:	f001 fc90 	bl	800e854 <__mcmp>
 800cf34:	2800      	cmp	r0, #0
 800cf36:	db24      	blt.n	800cf82 <quorem+0xf2>
 800cf38:	3601      	adds	r6, #1
 800cf3a:	4628      	mov	r0, r5
 800cf3c:	f04f 0c00 	mov.w	ip, #0
 800cf40:	f858 2b04 	ldr.w	r2, [r8], #4
 800cf44:	f8d0 e000 	ldr.w	lr, [r0]
 800cf48:	b293      	uxth	r3, r2
 800cf4a:	ebac 0303 	sub.w	r3, ip, r3
 800cf4e:	0c12      	lsrs	r2, r2, #16
 800cf50:	fa13 f38e 	uxtah	r3, r3, lr
 800cf54:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800cf58:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cf5c:	b29b      	uxth	r3, r3
 800cf5e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cf62:	45c1      	cmp	r9, r8
 800cf64:	f840 3b04 	str.w	r3, [r0], #4
 800cf68:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800cf6c:	d2e8      	bcs.n	800cf40 <quorem+0xb0>
 800cf6e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cf72:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cf76:	b922      	cbnz	r2, 800cf82 <quorem+0xf2>
 800cf78:	3b04      	subs	r3, #4
 800cf7a:	429d      	cmp	r5, r3
 800cf7c:	461a      	mov	r2, r3
 800cf7e:	d30a      	bcc.n	800cf96 <quorem+0x106>
 800cf80:	613c      	str	r4, [r7, #16]
 800cf82:	4630      	mov	r0, r6
 800cf84:	b003      	add	sp, #12
 800cf86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf8a:	6812      	ldr	r2, [r2, #0]
 800cf8c:	3b04      	subs	r3, #4
 800cf8e:	2a00      	cmp	r2, #0
 800cf90:	d1cc      	bne.n	800cf2c <quorem+0x9c>
 800cf92:	3c01      	subs	r4, #1
 800cf94:	e7c7      	b.n	800cf26 <quorem+0x96>
 800cf96:	6812      	ldr	r2, [r2, #0]
 800cf98:	3b04      	subs	r3, #4
 800cf9a:	2a00      	cmp	r2, #0
 800cf9c:	d1f0      	bne.n	800cf80 <quorem+0xf0>
 800cf9e:	3c01      	subs	r4, #1
 800cfa0:	e7eb      	b.n	800cf7a <quorem+0xea>
 800cfa2:	2000      	movs	r0, #0
 800cfa4:	e7ee      	b.n	800cf84 <quorem+0xf4>
	...

0800cfa8 <_dtoa_r>:
 800cfa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfac:	ed2d 8b04 	vpush	{d8-d9}
 800cfb0:	ec57 6b10 	vmov	r6, r7, d0
 800cfb4:	b093      	sub	sp, #76	; 0x4c
 800cfb6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800cfb8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800cfbc:	9106      	str	r1, [sp, #24]
 800cfbe:	ee10 aa10 	vmov	sl, s0
 800cfc2:	4604      	mov	r4, r0
 800cfc4:	9209      	str	r2, [sp, #36]	; 0x24
 800cfc6:	930c      	str	r3, [sp, #48]	; 0x30
 800cfc8:	46bb      	mov	fp, r7
 800cfca:	b975      	cbnz	r5, 800cfea <_dtoa_r+0x42>
 800cfcc:	2010      	movs	r0, #16
 800cfce:	f001 f94d 	bl	800e26c <malloc>
 800cfd2:	4602      	mov	r2, r0
 800cfd4:	6260      	str	r0, [r4, #36]	; 0x24
 800cfd6:	b920      	cbnz	r0, 800cfe2 <_dtoa_r+0x3a>
 800cfd8:	4ba7      	ldr	r3, [pc, #668]	; (800d278 <_dtoa_r+0x2d0>)
 800cfda:	21ea      	movs	r1, #234	; 0xea
 800cfdc:	48a7      	ldr	r0, [pc, #668]	; (800d27c <_dtoa_r+0x2d4>)
 800cfde:	f002 f8bd 	bl	800f15c <__assert_func>
 800cfe2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800cfe6:	6005      	str	r5, [r0, #0]
 800cfe8:	60c5      	str	r5, [r0, #12]
 800cfea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cfec:	6819      	ldr	r1, [r3, #0]
 800cfee:	b151      	cbz	r1, 800d006 <_dtoa_r+0x5e>
 800cff0:	685a      	ldr	r2, [r3, #4]
 800cff2:	604a      	str	r2, [r1, #4]
 800cff4:	2301      	movs	r3, #1
 800cff6:	4093      	lsls	r3, r2
 800cff8:	608b      	str	r3, [r1, #8]
 800cffa:	4620      	mov	r0, r4
 800cffc:	f001 f99e 	bl	800e33c <_Bfree>
 800d000:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d002:	2200      	movs	r2, #0
 800d004:	601a      	str	r2, [r3, #0]
 800d006:	1e3b      	subs	r3, r7, #0
 800d008:	bfaa      	itet	ge
 800d00a:	2300      	movge	r3, #0
 800d00c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800d010:	f8c8 3000 	strge.w	r3, [r8]
 800d014:	4b9a      	ldr	r3, [pc, #616]	; (800d280 <_dtoa_r+0x2d8>)
 800d016:	bfbc      	itt	lt
 800d018:	2201      	movlt	r2, #1
 800d01a:	f8c8 2000 	strlt.w	r2, [r8]
 800d01e:	ea33 030b 	bics.w	r3, r3, fp
 800d022:	d11b      	bne.n	800d05c <_dtoa_r+0xb4>
 800d024:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d026:	f242 730f 	movw	r3, #9999	; 0x270f
 800d02a:	6013      	str	r3, [r2, #0]
 800d02c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d030:	4333      	orrs	r3, r6
 800d032:	f000 8592 	beq.w	800db5a <_dtoa_r+0xbb2>
 800d036:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d038:	b963      	cbnz	r3, 800d054 <_dtoa_r+0xac>
 800d03a:	4b92      	ldr	r3, [pc, #584]	; (800d284 <_dtoa_r+0x2dc>)
 800d03c:	e022      	b.n	800d084 <_dtoa_r+0xdc>
 800d03e:	4b92      	ldr	r3, [pc, #584]	; (800d288 <_dtoa_r+0x2e0>)
 800d040:	9301      	str	r3, [sp, #4]
 800d042:	3308      	adds	r3, #8
 800d044:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d046:	6013      	str	r3, [r2, #0]
 800d048:	9801      	ldr	r0, [sp, #4]
 800d04a:	b013      	add	sp, #76	; 0x4c
 800d04c:	ecbd 8b04 	vpop	{d8-d9}
 800d050:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d054:	4b8b      	ldr	r3, [pc, #556]	; (800d284 <_dtoa_r+0x2dc>)
 800d056:	9301      	str	r3, [sp, #4]
 800d058:	3303      	adds	r3, #3
 800d05a:	e7f3      	b.n	800d044 <_dtoa_r+0x9c>
 800d05c:	2200      	movs	r2, #0
 800d05e:	2300      	movs	r3, #0
 800d060:	4650      	mov	r0, sl
 800d062:	4659      	mov	r1, fp
 800d064:	f7f3 fd50 	bl	8000b08 <__aeabi_dcmpeq>
 800d068:	ec4b ab19 	vmov	d9, sl, fp
 800d06c:	4680      	mov	r8, r0
 800d06e:	b158      	cbz	r0, 800d088 <_dtoa_r+0xe0>
 800d070:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d072:	2301      	movs	r3, #1
 800d074:	6013      	str	r3, [r2, #0]
 800d076:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d078:	2b00      	cmp	r3, #0
 800d07a:	f000 856b 	beq.w	800db54 <_dtoa_r+0xbac>
 800d07e:	4883      	ldr	r0, [pc, #524]	; (800d28c <_dtoa_r+0x2e4>)
 800d080:	6018      	str	r0, [r3, #0]
 800d082:	1e43      	subs	r3, r0, #1
 800d084:	9301      	str	r3, [sp, #4]
 800d086:	e7df      	b.n	800d048 <_dtoa_r+0xa0>
 800d088:	ec4b ab10 	vmov	d0, sl, fp
 800d08c:	aa10      	add	r2, sp, #64	; 0x40
 800d08e:	a911      	add	r1, sp, #68	; 0x44
 800d090:	4620      	mov	r0, r4
 800d092:	f001 fd01 	bl	800ea98 <__d2b>
 800d096:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800d09a:	ee08 0a10 	vmov	s16, r0
 800d09e:	2d00      	cmp	r5, #0
 800d0a0:	f000 8084 	beq.w	800d1ac <_dtoa_r+0x204>
 800d0a4:	ee19 3a90 	vmov	r3, s19
 800d0a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d0ac:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800d0b0:	4656      	mov	r6, sl
 800d0b2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800d0b6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d0ba:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800d0be:	4b74      	ldr	r3, [pc, #464]	; (800d290 <_dtoa_r+0x2e8>)
 800d0c0:	2200      	movs	r2, #0
 800d0c2:	4630      	mov	r0, r6
 800d0c4:	4639      	mov	r1, r7
 800d0c6:	f7f3 f8ff 	bl	80002c8 <__aeabi_dsub>
 800d0ca:	a365      	add	r3, pc, #404	; (adr r3, 800d260 <_dtoa_r+0x2b8>)
 800d0cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0d0:	f7f3 fab2 	bl	8000638 <__aeabi_dmul>
 800d0d4:	a364      	add	r3, pc, #400	; (adr r3, 800d268 <_dtoa_r+0x2c0>)
 800d0d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0da:	f7f3 f8f7 	bl	80002cc <__adddf3>
 800d0de:	4606      	mov	r6, r0
 800d0e0:	4628      	mov	r0, r5
 800d0e2:	460f      	mov	r7, r1
 800d0e4:	f7f3 fa3e 	bl	8000564 <__aeabi_i2d>
 800d0e8:	a361      	add	r3, pc, #388	; (adr r3, 800d270 <_dtoa_r+0x2c8>)
 800d0ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0ee:	f7f3 faa3 	bl	8000638 <__aeabi_dmul>
 800d0f2:	4602      	mov	r2, r0
 800d0f4:	460b      	mov	r3, r1
 800d0f6:	4630      	mov	r0, r6
 800d0f8:	4639      	mov	r1, r7
 800d0fa:	f7f3 f8e7 	bl	80002cc <__adddf3>
 800d0fe:	4606      	mov	r6, r0
 800d100:	460f      	mov	r7, r1
 800d102:	f7f3 fd49 	bl	8000b98 <__aeabi_d2iz>
 800d106:	2200      	movs	r2, #0
 800d108:	9000      	str	r0, [sp, #0]
 800d10a:	2300      	movs	r3, #0
 800d10c:	4630      	mov	r0, r6
 800d10e:	4639      	mov	r1, r7
 800d110:	f7f3 fd04 	bl	8000b1c <__aeabi_dcmplt>
 800d114:	b150      	cbz	r0, 800d12c <_dtoa_r+0x184>
 800d116:	9800      	ldr	r0, [sp, #0]
 800d118:	f7f3 fa24 	bl	8000564 <__aeabi_i2d>
 800d11c:	4632      	mov	r2, r6
 800d11e:	463b      	mov	r3, r7
 800d120:	f7f3 fcf2 	bl	8000b08 <__aeabi_dcmpeq>
 800d124:	b910      	cbnz	r0, 800d12c <_dtoa_r+0x184>
 800d126:	9b00      	ldr	r3, [sp, #0]
 800d128:	3b01      	subs	r3, #1
 800d12a:	9300      	str	r3, [sp, #0]
 800d12c:	9b00      	ldr	r3, [sp, #0]
 800d12e:	2b16      	cmp	r3, #22
 800d130:	d85a      	bhi.n	800d1e8 <_dtoa_r+0x240>
 800d132:	9a00      	ldr	r2, [sp, #0]
 800d134:	4b57      	ldr	r3, [pc, #348]	; (800d294 <_dtoa_r+0x2ec>)
 800d136:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d13a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d13e:	ec51 0b19 	vmov	r0, r1, d9
 800d142:	f7f3 fceb 	bl	8000b1c <__aeabi_dcmplt>
 800d146:	2800      	cmp	r0, #0
 800d148:	d050      	beq.n	800d1ec <_dtoa_r+0x244>
 800d14a:	9b00      	ldr	r3, [sp, #0]
 800d14c:	3b01      	subs	r3, #1
 800d14e:	9300      	str	r3, [sp, #0]
 800d150:	2300      	movs	r3, #0
 800d152:	930b      	str	r3, [sp, #44]	; 0x2c
 800d154:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d156:	1b5d      	subs	r5, r3, r5
 800d158:	1e6b      	subs	r3, r5, #1
 800d15a:	9305      	str	r3, [sp, #20]
 800d15c:	bf45      	ittet	mi
 800d15e:	f1c5 0301 	rsbmi	r3, r5, #1
 800d162:	9304      	strmi	r3, [sp, #16]
 800d164:	2300      	movpl	r3, #0
 800d166:	2300      	movmi	r3, #0
 800d168:	bf4c      	ite	mi
 800d16a:	9305      	strmi	r3, [sp, #20]
 800d16c:	9304      	strpl	r3, [sp, #16]
 800d16e:	9b00      	ldr	r3, [sp, #0]
 800d170:	2b00      	cmp	r3, #0
 800d172:	db3d      	blt.n	800d1f0 <_dtoa_r+0x248>
 800d174:	9b05      	ldr	r3, [sp, #20]
 800d176:	9a00      	ldr	r2, [sp, #0]
 800d178:	920a      	str	r2, [sp, #40]	; 0x28
 800d17a:	4413      	add	r3, r2
 800d17c:	9305      	str	r3, [sp, #20]
 800d17e:	2300      	movs	r3, #0
 800d180:	9307      	str	r3, [sp, #28]
 800d182:	9b06      	ldr	r3, [sp, #24]
 800d184:	2b09      	cmp	r3, #9
 800d186:	f200 8089 	bhi.w	800d29c <_dtoa_r+0x2f4>
 800d18a:	2b05      	cmp	r3, #5
 800d18c:	bfc4      	itt	gt
 800d18e:	3b04      	subgt	r3, #4
 800d190:	9306      	strgt	r3, [sp, #24]
 800d192:	9b06      	ldr	r3, [sp, #24]
 800d194:	f1a3 0302 	sub.w	r3, r3, #2
 800d198:	bfcc      	ite	gt
 800d19a:	2500      	movgt	r5, #0
 800d19c:	2501      	movle	r5, #1
 800d19e:	2b03      	cmp	r3, #3
 800d1a0:	f200 8087 	bhi.w	800d2b2 <_dtoa_r+0x30a>
 800d1a4:	e8df f003 	tbb	[pc, r3]
 800d1a8:	59383a2d 	.word	0x59383a2d
 800d1ac:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800d1b0:	441d      	add	r5, r3
 800d1b2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800d1b6:	2b20      	cmp	r3, #32
 800d1b8:	bfc1      	itttt	gt
 800d1ba:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d1be:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800d1c2:	fa0b f303 	lslgt.w	r3, fp, r3
 800d1c6:	fa26 f000 	lsrgt.w	r0, r6, r0
 800d1ca:	bfda      	itte	le
 800d1cc:	f1c3 0320 	rsble	r3, r3, #32
 800d1d0:	fa06 f003 	lslle.w	r0, r6, r3
 800d1d4:	4318      	orrgt	r0, r3
 800d1d6:	f7f3 f9b5 	bl	8000544 <__aeabi_ui2d>
 800d1da:	2301      	movs	r3, #1
 800d1dc:	4606      	mov	r6, r0
 800d1de:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800d1e2:	3d01      	subs	r5, #1
 800d1e4:	930e      	str	r3, [sp, #56]	; 0x38
 800d1e6:	e76a      	b.n	800d0be <_dtoa_r+0x116>
 800d1e8:	2301      	movs	r3, #1
 800d1ea:	e7b2      	b.n	800d152 <_dtoa_r+0x1aa>
 800d1ec:	900b      	str	r0, [sp, #44]	; 0x2c
 800d1ee:	e7b1      	b.n	800d154 <_dtoa_r+0x1ac>
 800d1f0:	9b04      	ldr	r3, [sp, #16]
 800d1f2:	9a00      	ldr	r2, [sp, #0]
 800d1f4:	1a9b      	subs	r3, r3, r2
 800d1f6:	9304      	str	r3, [sp, #16]
 800d1f8:	4253      	negs	r3, r2
 800d1fa:	9307      	str	r3, [sp, #28]
 800d1fc:	2300      	movs	r3, #0
 800d1fe:	930a      	str	r3, [sp, #40]	; 0x28
 800d200:	e7bf      	b.n	800d182 <_dtoa_r+0x1da>
 800d202:	2300      	movs	r3, #0
 800d204:	9308      	str	r3, [sp, #32]
 800d206:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d208:	2b00      	cmp	r3, #0
 800d20a:	dc55      	bgt.n	800d2b8 <_dtoa_r+0x310>
 800d20c:	2301      	movs	r3, #1
 800d20e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d212:	461a      	mov	r2, r3
 800d214:	9209      	str	r2, [sp, #36]	; 0x24
 800d216:	e00c      	b.n	800d232 <_dtoa_r+0x28a>
 800d218:	2301      	movs	r3, #1
 800d21a:	e7f3      	b.n	800d204 <_dtoa_r+0x25c>
 800d21c:	2300      	movs	r3, #0
 800d21e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d220:	9308      	str	r3, [sp, #32]
 800d222:	9b00      	ldr	r3, [sp, #0]
 800d224:	4413      	add	r3, r2
 800d226:	9302      	str	r3, [sp, #8]
 800d228:	3301      	adds	r3, #1
 800d22a:	2b01      	cmp	r3, #1
 800d22c:	9303      	str	r3, [sp, #12]
 800d22e:	bfb8      	it	lt
 800d230:	2301      	movlt	r3, #1
 800d232:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800d234:	2200      	movs	r2, #0
 800d236:	6042      	str	r2, [r0, #4]
 800d238:	2204      	movs	r2, #4
 800d23a:	f102 0614 	add.w	r6, r2, #20
 800d23e:	429e      	cmp	r6, r3
 800d240:	6841      	ldr	r1, [r0, #4]
 800d242:	d93d      	bls.n	800d2c0 <_dtoa_r+0x318>
 800d244:	4620      	mov	r0, r4
 800d246:	f001 f839 	bl	800e2bc <_Balloc>
 800d24a:	9001      	str	r0, [sp, #4]
 800d24c:	2800      	cmp	r0, #0
 800d24e:	d13b      	bne.n	800d2c8 <_dtoa_r+0x320>
 800d250:	4b11      	ldr	r3, [pc, #68]	; (800d298 <_dtoa_r+0x2f0>)
 800d252:	4602      	mov	r2, r0
 800d254:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d258:	e6c0      	b.n	800cfdc <_dtoa_r+0x34>
 800d25a:	2301      	movs	r3, #1
 800d25c:	e7df      	b.n	800d21e <_dtoa_r+0x276>
 800d25e:	bf00      	nop
 800d260:	636f4361 	.word	0x636f4361
 800d264:	3fd287a7 	.word	0x3fd287a7
 800d268:	8b60c8b3 	.word	0x8b60c8b3
 800d26c:	3fc68a28 	.word	0x3fc68a28
 800d270:	509f79fb 	.word	0x509f79fb
 800d274:	3fd34413 	.word	0x3fd34413
 800d278:	0800ff66 	.word	0x0800ff66
 800d27c:	0800ff7d 	.word	0x0800ff7d
 800d280:	7ff00000 	.word	0x7ff00000
 800d284:	0800ff62 	.word	0x0800ff62
 800d288:	0800ff59 	.word	0x0800ff59
 800d28c:	0800fdd9 	.word	0x0800fdd9
 800d290:	3ff80000 	.word	0x3ff80000
 800d294:	080100e8 	.word	0x080100e8
 800d298:	0800ffd8 	.word	0x0800ffd8
 800d29c:	2501      	movs	r5, #1
 800d29e:	2300      	movs	r3, #0
 800d2a0:	9306      	str	r3, [sp, #24]
 800d2a2:	9508      	str	r5, [sp, #32]
 800d2a4:	f04f 33ff 	mov.w	r3, #4294967295
 800d2a8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d2ac:	2200      	movs	r2, #0
 800d2ae:	2312      	movs	r3, #18
 800d2b0:	e7b0      	b.n	800d214 <_dtoa_r+0x26c>
 800d2b2:	2301      	movs	r3, #1
 800d2b4:	9308      	str	r3, [sp, #32]
 800d2b6:	e7f5      	b.n	800d2a4 <_dtoa_r+0x2fc>
 800d2b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d2ba:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d2be:	e7b8      	b.n	800d232 <_dtoa_r+0x28a>
 800d2c0:	3101      	adds	r1, #1
 800d2c2:	6041      	str	r1, [r0, #4]
 800d2c4:	0052      	lsls	r2, r2, #1
 800d2c6:	e7b8      	b.n	800d23a <_dtoa_r+0x292>
 800d2c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d2ca:	9a01      	ldr	r2, [sp, #4]
 800d2cc:	601a      	str	r2, [r3, #0]
 800d2ce:	9b03      	ldr	r3, [sp, #12]
 800d2d0:	2b0e      	cmp	r3, #14
 800d2d2:	f200 809d 	bhi.w	800d410 <_dtoa_r+0x468>
 800d2d6:	2d00      	cmp	r5, #0
 800d2d8:	f000 809a 	beq.w	800d410 <_dtoa_r+0x468>
 800d2dc:	9b00      	ldr	r3, [sp, #0]
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	dd32      	ble.n	800d348 <_dtoa_r+0x3a0>
 800d2e2:	4ab7      	ldr	r2, [pc, #732]	; (800d5c0 <_dtoa_r+0x618>)
 800d2e4:	f003 030f 	and.w	r3, r3, #15
 800d2e8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d2ec:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d2f0:	9b00      	ldr	r3, [sp, #0]
 800d2f2:	05d8      	lsls	r0, r3, #23
 800d2f4:	ea4f 1723 	mov.w	r7, r3, asr #4
 800d2f8:	d516      	bpl.n	800d328 <_dtoa_r+0x380>
 800d2fa:	4bb2      	ldr	r3, [pc, #712]	; (800d5c4 <_dtoa_r+0x61c>)
 800d2fc:	ec51 0b19 	vmov	r0, r1, d9
 800d300:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d304:	f7f3 fac2 	bl	800088c <__aeabi_ddiv>
 800d308:	f007 070f 	and.w	r7, r7, #15
 800d30c:	4682      	mov	sl, r0
 800d30e:	468b      	mov	fp, r1
 800d310:	2503      	movs	r5, #3
 800d312:	4eac      	ldr	r6, [pc, #688]	; (800d5c4 <_dtoa_r+0x61c>)
 800d314:	b957      	cbnz	r7, 800d32c <_dtoa_r+0x384>
 800d316:	4642      	mov	r2, r8
 800d318:	464b      	mov	r3, r9
 800d31a:	4650      	mov	r0, sl
 800d31c:	4659      	mov	r1, fp
 800d31e:	f7f3 fab5 	bl	800088c <__aeabi_ddiv>
 800d322:	4682      	mov	sl, r0
 800d324:	468b      	mov	fp, r1
 800d326:	e028      	b.n	800d37a <_dtoa_r+0x3d2>
 800d328:	2502      	movs	r5, #2
 800d32a:	e7f2      	b.n	800d312 <_dtoa_r+0x36a>
 800d32c:	07f9      	lsls	r1, r7, #31
 800d32e:	d508      	bpl.n	800d342 <_dtoa_r+0x39a>
 800d330:	4640      	mov	r0, r8
 800d332:	4649      	mov	r1, r9
 800d334:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d338:	f7f3 f97e 	bl	8000638 <__aeabi_dmul>
 800d33c:	3501      	adds	r5, #1
 800d33e:	4680      	mov	r8, r0
 800d340:	4689      	mov	r9, r1
 800d342:	107f      	asrs	r7, r7, #1
 800d344:	3608      	adds	r6, #8
 800d346:	e7e5      	b.n	800d314 <_dtoa_r+0x36c>
 800d348:	f000 809b 	beq.w	800d482 <_dtoa_r+0x4da>
 800d34c:	9b00      	ldr	r3, [sp, #0]
 800d34e:	4f9d      	ldr	r7, [pc, #628]	; (800d5c4 <_dtoa_r+0x61c>)
 800d350:	425e      	negs	r6, r3
 800d352:	4b9b      	ldr	r3, [pc, #620]	; (800d5c0 <_dtoa_r+0x618>)
 800d354:	f006 020f 	and.w	r2, r6, #15
 800d358:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d35c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d360:	ec51 0b19 	vmov	r0, r1, d9
 800d364:	f7f3 f968 	bl	8000638 <__aeabi_dmul>
 800d368:	1136      	asrs	r6, r6, #4
 800d36a:	4682      	mov	sl, r0
 800d36c:	468b      	mov	fp, r1
 800d36e:	2300      	movs	r3, #0
 800d370:	2502      	movs	r5, #2
 800d372:	2e00      	cmp	r6, #0
 800d374:	d17a      	bne.n	800d46c <_dtoa_r+0x4c4>
 800d376:	2b00      	cmp	r3, #0
 800d378:	d1d3      	bne.n	800d322 <_dtoa_r+0x37a>
 800d37a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	f000 8082 	beq.w	800d486 <_dtoa_r+0x4de>
 800d382:	4b91      	ldr	r3, [pc, #580]	; (800d5c8 <_dtoa_r+0x620>)
 800d384:	2200      	movs	r2, #0
 800d386:	4650      	mov	r0, sl
 800d388:	4659      	mov	r1, fp
 800d38a:	f7f3 fbc7 	bl	8000b1c <__aeabi_dcmplt>
 800d38e:	2800      	cmp	r0, #0
 800d390:	d079      	beq.n	800d486 <_dtoa_r+0x4de>
 800d392:	9b03      	ldr	r3, [sp, #12]
 800d394:	2b00      	cmp	r3, #0
 800d396:	d076      	beq.n	800d486 <_dtoa_r+0x4de>
 800d398:	9b02      	ldr	r3, [sp, #8]
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	dd36      	ble.n	800d40c <_dtoa_r+0x464>
 800d39e:	9b00      	ldr	r3, [sp, #0]
 800d3a0:	4650      	mov	r0, sl
 800d3a2:	4659      	mov	r1, fp
 800d3a4:	1e5f      	subs	r7, r3, #1
 800d3a6:	2200      	movs	r2, #0
 800d3a8:	4b88      	ldr	r3, [pc, #544]	; (800d5cc <_dtoa_r+0x624>)
 800d3aa:	f7f3 f945 	bl	8000638 <__aeabi_dmul>
 800d3ae:	9e02      	ldr	r6, [sp, #8]
 800d3b0:	4682      	mov	sl, r0
 800d3b2:	468b      	mov	fp, r1
 800d3b4:	3501      	adds	r5, #1
 800d3b6:	4628      	mov	r0, r5
 800d3b8:	f7f3 f8d4 	bl	8000564 <__aeabi_i2d>
 800d3bc:	4652      	mov	r2, sl
 800d3be:	465b      	mov	r3, fp
 800d3c0:	f7f3 f93a 	bl	8000638 <__aeabi_dmul>
 800d3c4:	4b82      	ldr	r3, [pc, #520]	; (800d5d0 <_dtoa_r+0x628>)
 800d3c6:	2200      	movs	r2, #0
 800d3c8:	f7f2 ff80 	bl	80002cc <__adddf3>
 800d3cc:	46d0      	mov	r8, sl
 800d3ce:	46d9      	mov	r9, fp
 800d3d0:	4682      	mov	sl, r0
 800d3d2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800d3d6:	2e00      	cmp	r6, #0
 800d3d8:	d158      	bne.n	800d48c <_dtoa_r+0x4e4>
 800d3da:	4b7e      	ldr	r3, [pc, #504]	; (800d5d4 <_dtoa_r+0x62c>)
 800d3dc:	2200      	movs	r2, #0
 800d3de:	4640      	mov	r0, r8
 800d3e0:	4649      	mov	r1, r9
 800d3e2:	f7f2 ff71 	bl	80002c8 <__aeabi_dsub>
 800d3e6:	4652      	mov	r2, sl
 800d3e8:	465b      	mov	r3, fp
 800d3ea:	4680      	mov	r8, r0
 800d3ec:	4689      	mov	r9, r1
 800d3ee:	f7f3 fbb3 	bl	8000b58 <__aeabi_dcmpgt>
 800d3f2:	2800      	cmp	r0, #0
 800d3f4:	f040 8295 	bne.w	800d922 <_dtoa_r+0x97a>
 800d3f8:	4652      	mov	r2, sl
 800d3fa:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800d3fe:	4640      	mov	r0, r8
 800d400:	4649      	mov	r1, r9
 800d402:	f7f3 fb8b 	bl	8000b1c <__aeabi_dcmplt>
 800d406:	2800      	cmp	r0, #0
 800d408:	f040 8289 	bne.w	800d91e <_dtoa_r+0x976>
 800d40c:	ec5b ab19 	vmov	sl, fp, d9
 800d410:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d412:	2b00      	cmp	r3, #0
 800d414:	f2c0 8148 	blt.w	800d6a8 <_dtoa_r+0x700>
 800d418:	9a00      	ldr	r2, [sp, #0]
 800d41a:	2a0e      	cmp	r2, #14
 800d41c:	f300 8144 	bgt.w	800d6a8 <_dtoa_r+0x700>
 800d420:	4b67      	ldr	r3, [pc, #412]	; (800d5c0 <_dtoa_r+0x618>)
 800d422:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d426:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d42a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	f280 80d5 	bge.w	800d5dc <_dtoa_r+0x634>
 800d432:	9b03      	ldr	r3, [sp, #12]
 800d434:	2b00      	cmp	r3, #0
 800d436:	f300 80d1 	bgt.w	800d5dc <_dtoa_r+0x634>
 800d43a:	f040 826f 	bne.w	800d91c <_dtoa_r+0x974>
 800d43e:	4b65      	ldr	r3, [pc, #404]	; (800d5d4 <_dtoa_r+0x62c>)
 800d440:	2200      	movs	r2, #0
 800d442:	4640      	mov	r0, r8
 800d444:	4649      	mov	r1, r9
 800d446:	f7f3 f8f7 	bl	8000638 <__aeabi_dmul>
 800d44a:	4652      	mov	r2, sl
 800d44c:	465b      	mov	r3, fp
 800d44e:	f7f3 fb79 	bl	8000b44 <__aeabi_dcmpge>
 800d452:	9e03      	ldr	r6, [sp, #12]
 800d454:	4637      	mov	r7, r6
 800d456:	2800      	cmp	r0, #0
 800d458:	f040 8245 	bne.w	800d8e6 <_dtoa_r+0x93e>
 800d45c:	9d01      	ldr	r5, [sp, #4]
 800d45e:	2331      	movs	r3, #49	; 0x31
 800d460:	f805 3b01 	strb.w	r3, [r5], #1
 800d464:	9b00      	ldr	r3, [sp, #0]
 800d466:	3301      	adds	r3, #1
 800d468:	9300      	str	r3, [sp, #0]
 800d46a:	e240      	b.n	800d8ee <_dtoa_r+0x946>
 800d46c:	07f2      	lsls	r2, r6, #31
 800d46e:	d505      	bpl.n	800d47c <_dtoa_r+0x4d4>
 800d470:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d474:	f7f3 f8e0 	bl	8000638 <__aeabi_dmul>
 800d478:	3501      	adds	r5, #1
 800d47a:	2301      	movs	r3, #1
 800d47c:	1076      	asrs	r6, r6, #1
 800d47e:	3708      	adds	r7, #8
 800d480:	e777      	b.n	800d372 <_dtoa_r+0x3ca>
 800d482:	2502      	movs	r5, #2
 800d484:	e779      	b.n	800d37a <_dtoa_r+0x3d2>
 800d486:	9f00      	ldr	r7, [sp, #0]
 800d488:	9e03      	ldr	r6, [sp, #12]
 800d48a:	e794      	b.n	800d3b6 <_dtoa_r+0x40e>
 800d48c:	9901      	ldr	r1, [sp, #4]
 800d48e:	4b4c      	ldr	r3, [pc, #304]	; (800d5c0 <_dtoa_r+0x618>)
 800d490:	4431      	add	r1, r6
 800d492:	910d      	str	r1, [sp, #52]	; 0x34
 800d494:	9908      	ldr	r1, [sp, #32]
 800d496:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800d49a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d49e:	2900      	cmp	r1, #0
 800d4a0:	d043      	beq.n	800d52a <_dtoa_r+0x582>
 800d4a2:	494d      	ldr	r1, [pc, #308]	; (800d5d8 <_dtoa_r+0x630>)
 800d4a4:	2000      	movs	r0, #0
 800d4a6:	f7f3 f9f1 	bl	800088c <__aeabi_ddiv>
 800d4aa:	4652      	mov	r2, sl
 800d4ac:	465b      	mov	r3, fp
 800d4ae:	f7f2 ff0b 	bl	80002c8 <__aeabi_dsub>
 800d4b2:	9d01      	ldr	r5, [sp, #4]
 800d4b4:	4682      	mov	sl, r0
 800d4b6:	468b      	mov	fp, r1
 800d4b8:	4649      	mov	r1, r9
 800d4ba:	4640      	mov	r0, r8
 800d4bc:	f7f3 fb6c 	bl	8000b98 <__aeabi_d2iz>
 800d4c0:	4606      	mov	r6, r0
 800d4c2:	f7f3 f84f 	bl	8000564 <__aeabi_i2d>
 800d4c6:	4602      	mov	r2, r0
 800d4c8:	460b      	mov	r3, r1
 800d4ca:	4640      	mov	r0, r8
 800d4cc:	4649      	mov	r1, r9
 800d4ce:	f7f2 fefb 	bl	80002c8 <__aeabi_dsub>
 800d4d2:	3630      	adds	r6, #48	; 0x30
 800d4d4:	f805 6b01 	strb.w	r6, [r5], #1
 800d4d8:	4652      	mov	r2, sl
 800d4da:	465b      	mov	r3, fp
 800d4dc:	4680      	mov	r8, r0
 800d4de:	4689      	mov	r9, r1
 800d4e0:	f7f3 fb1c 	bl	8000b1c <__aeabi_dcmplt>
 800d4e4:	2800      	cmp	r0, #0
 800d4e6:	d163      	bne.n	800d5b0 <_dtoa_r+0x608>
 800d4e8:	4642      	mov	r2, r8
 800d4ea:	464b      	mov	r3, r9
 800d4ec:	4936      	ldr	r1, [pc, #216]	; (800d5c8 <_dtoa_r+0x620>)
 800d4ee:	2000      	movs	r0, #0
 800d4f0:	f7f2 feea 	bl	80002c8 <__aeabi_dsub>
 800d4f4:	4652      	mov	r2, sl
 800d4f6:	465b      	mov	r3, fp
 800d4f8:	f7f3 fb10 	bl	8000b1c <__aeabi_dcmplt>
 800d4fc:	2800      	cmp	r0, #0
 800d4fe:	f040 80b5 	bne.w	800d66c <_dtoa_r+0x6c4>
 800d502:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d504:	429d      	cmp	r5, r3
 800d506:	d081      	beq.n	800d40c <_dtoa_r+0x464>
 800d508:	4b30      	ldr	r3, [pc, #192]	; (800d5cc <_dtoa_r+0x624>)
 800d50a:	2200      	movs	r2, #0
 800d50c:	4650      	mov	r0, sl
 800d50e:	4659      	mov	r1, fp
 800d510:	f7f3 f892 	bl	8000638 <__aeabi_dmul>
 800d514:	4b2d      	ldr	r3, [pc, #180]	; (800d5cc <_dtoa_r+0x624>)
 800d516:	4682      	mov	sl, r0
 800d518:	468b      	mov	fp, r1
 800d51a:	4640      	mov	r0, r8
 800d51c:	4649      	mov	r1, r9
 800d51e:	2200      	movs	r2, #0
 800d520:	f7f3 f88a 	bl	8000638 <__aeabi_dmul>
 800d524:	4680      	mov	r8, r0
 800d526:	4689      	mov	r9, r1
 800d528:	e7c6      	b.n	800d4b8 <_dtoa_r+0x510>
 800d52a:	4650      	mov	r0, sl
 800d52c:	4659      	mov	r1, fp
 800d52e:	f7f3 f883 	bl	8000638 <__aeabi_dmul>
 800d532:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d534:	9d01      	ldr	r5, [sp, #4]
 800d536:	930f      	str	r3, [sp, #60]	; 0x3c
 800d538:	4682      	mov	sl, r0
 800d53a:	468b      	mov	fp, r1
 800d53c:	4649      	mov	r1, r9
 800d53e:	4640      	mov	r0, r8
 800d540:	f7f3 fb2a 	bl	8000b98 <__aeabi_d2iz>
 800d544:	4606      	mov	r6, r0
 800d546:	f7f3 f80d 	bl	8000564 <__aeabi_i2d>
 800d54a:	3630      	adds	r6, #48	; 0x30
 800d54c:	4602      	mov	r2, r0
 800d54e:	460b      	mov	r3, r1
 800d550:	4640      	mov	r0, r8
 800d552:	4649      	mov	r1, r9
 800d554:	f7f2 feb8 	bl	80002c8 <__aeabi_dsub>
 800d558:	f805 6b01 	strb.w	r6, [r5], #1
 800d55c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d55e:	429d      	cmp	r5, r3
 800d560:	4680      	mov	r8, r0
 800d562:	4689      	mov	r9, r1
 800d564:	f04f 0200 	mov.w	r2, #0
 800d568:	d124      	bne.n	800d5b4 <_dtoa_r+0x60c>
 800d56a:	4b1b      	ldr	r3, [pc, #108]	; (800d5d8 <_dtoa_r+0x630>)
 800d56c:	4650      	mov	r0, sl
 800d56e:	4659      	mov	r1, fp
 800d570:	f7f2 feac 	bl	80002cc <__adddf3>
 800d574:	4602      	mov	r2, r0
 800d576:	460b      	mov	r3, r1
 800d578:	4640      	mov	r0, r8
 800d57a:	4649      	mov	r1, r9
 800d57c:	f7f3 faec 	bl	8000b58 <__aeabi_dcmpgt>
 800d580:	2800      	cmp	r0, #0
 800d582:	d173      	bne.n	800d66c <_dtoa_r+0x6c4>
 800d584:	4652      	mov	r2, sl
 800d586:	465b      	mov	r3, fp
 800d588:	4913      	ldr	r1, [pc, #76]	; (800d5d8 <_dtoa_r+0x630>)
 800d58a:	2000      	movs	r0, #0
 800d58c:	f7f2 fe9c 	bl	80002c8 <__aeabi_dsub>
 800d590:	4602      	mov	r2, r0
 800d592:	460b      	mov	r3, r1
 800d594:	4640      	mov	r0, r8
 800d596:	4649      	mov	r1, r9
 800d598:	f7f3 fac0 	bl	8000b1c <__aeabi_dcmplt>
 800d59c:	2800      	cmp	r0, #0
 800d59e:	f43f af35 	beq.w	800d40c <_dtoa_r+0x464>
 800d5a2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800d5a4:	1e6b      	subs	r3, r5, #1
 800d5a6:	930f      	str	r3, [sp, #60]	; 0x3c
 800d5a8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d5ac:	2b30      	cmp	r3, #48	; 0x30
 800d5ae:	d0f8      	beq.n	800d5a2 <_dtoa_r+0x5fa>
 800d5b0:	9700      	str	r7, [sp, #0]
 800d5b2:	e049      	b.n	800d648 <_dtoa_r+0x6a0>
 800d5b4:	4b05      	ldr	r3, [pc, #20]	; (800d5cc <_dtoa_r+0x624>)
 800d5b6:	f7f3 f83f 	bl	8000638 <__aeabi_dmul>
 800d5ba:	4680      	mov	r8, r0
 800d5bc:	4689      	mov	r9, r1
 800d5be:	e7bd      	b.n	800d53c <_dtoa_r+0x594>
 800d5c0:	080100e8 	.word	0x080100e8
 800d5c4:	080100c0 	.word	0x080100c0
 800d5c8:	3ff00000 	.word	0x3ff00000
 800d5cc:	40240000 	.word	0x40240000
 800d5d0:	401c0000 	.word	0x401c0000
 800d5d4:	40140000 	.word	0x40140000
 800d5d8:	3fe00000 	.word	0x3fe00000
 800d5dc:	9d01      	ldr	r5, [sp, #4]
 800d5de:	4656      	mov	r6, sl
 800d5e0:	465f      	mov	r7, fp
 800d5e2:	4642      	mov	r2, r8
 800d5e4:	464b      	mov	r3, r9
 800d5e6:	4630      	mov	r0, r6
 800d5e8:	4639      	mov	r1, r7
 800d5ea:	f7f3 f94f 	bl	800088c <__aeabi_ddiv>
 800d5ee:	f7f3 fad3 	bl	8000b98 <__aeabi_d2iz>
 800d5f2:	4682      	mov	sl, r0
 800d5f4:	f7f2 ffb6 	bl	8000564 <__aeabi_i2d>
 800d5f8:	4642      	mov	r2, r8
 800d5fa:	464b      	mov	r3, r9
 800d5fc:	f7f3 f81c 	bl	8000638 <__aeabi_dmul>
 800d600:	4602      	mov	r2, r0
 800d602:	460b      	mov	r3, r1
 800d604:	4630      	mov	r0, r6
 800d606:	4639      	mov	r1, r7
 800d608:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800d60c:	f7f2 fe5c 	bl	80002c8 <__aeabi_dsub>
 800d610:	f805 6b01 	strb.w	r6, [r5], #1
 800d614:	9e01      	ldr	r6, [sp, #4]
 800d616:	9f03      	ldr	r7, [sp, #12]
 800d618:	1bae      	subs	r6, r5, r6
 800d61a:	42b7      	cmp	r7, r6
 800d61c:	4602      	mov	r2, r0
 800d61e:	460b      	mov	r3, r1
 800d620:	d135      	bne.n	800d68e <_dtoa_r+0x6e6>
 800d622:	f7f2 fe53 	bl	80002cc <__adddf3>
 800d626:	4642      	mov	r2, r8
 800d628:	464b      	mov	r3, r9
 800d62a:	4606      	mov	r6, r0
 800d62c:	460f      	mov	r7, r1
 800d62e:	f7f3 fa93 	bl	8000b58 <__aeabi_dcmpgt>
 800d632:	b9d0      	cbnz	r0, 800d66a <_dtoa_r+0x6c2>
 800d634:	4642      	mov	r2, r8
 800d636:	464b      	mov	r3, r9
 800d638:	4630      	mov	r0, r6
 800d63a:	4639      	mov	r1, r7
 800d63c:	f7f3 fa64 	bl	8000b08 <__aeabi_dcmpeq>
 800d640:	b110      	cbz	r0, 800d648 <_dtoa_r+0x6a0>
 800d642:	f01a 0f01 	tst.w	sl, #1
 800d646:	d110      	bne.n	800d66a <_dtoa_r+0x6c2>
 800d648:	4620      	mov	r0, r4
 800d64a:	ee18 1a10 	vmov	r1, s16
 800d64e:	f000 fe75 	bl	800e33c <_Bfree>
 800d652:	2300      	movs	r3, #0
 800d654:	9800      	ldr	r0, [sp, #0]
 800d656:	702b      	strb	r3, [r5, #0]
 800d658:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d65a:	3001      	adds	r0, #1
 800d65c:	6018      	str	r0, [r3, #0]
 800d65e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d660:	2b00      	cmp	r3, #0
 800d662:	f43f acf1 	beq.w	800d048 <_dtoa_r+0xa0>
 800d666:	601d      	str	r5, [r3, #0]
 800d668:	e4ee      	b.n	800d048 <_dtoa_r+0xa0>
 800d66a:	9f00      	ldr	r7, [sp, #0]
 800d66c:	462b      	mov	r3, r5
 800d66e:	461d      	mov	r5, r3
 800d670:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d674:	2a39      	cmp	r2, #57	; 0x39
 800d676:	d106      	bne.n	800d686 <_dtoa_r+0x6de>
 800d678:	9a01      	ldr	r2, [sp, #4]
 800d67a:	429a      	cmp	r2, r3
 800d67c:	d1f7      	bne.n	800d66e <_dtoa_r+0x6c6>
 800d67e:	9901      	ldr	r1, [sp, #4]
 800d680:	2230      	movs	r2, #48	; 0x30
 800d682:	3701      	adds	r7, #1
 800d684:	700a      	strb	r2, [r1, #0]
 800d686:	781a      	ldrb	r2, [r3, #0]
 800d688:	3201      	adds	r2, #1
 800d68a:	701a      	strb	r2, [r3, #0]
 800d68c:	e790      	b.n	800d5b0 <_dtoa_r+0x608>
 800d68e:	4ba6      	ldr	r3, [pc, #664]	; (800d928 <_dtoa_r+0x980>)
 800d690:	2200      	movs	r2, #0
 800d692:	f7f2 ffd1 	bl	8000638 <__aeabi_dmul>
 800d696:	2200      	movs	r2, #0
 800d698:	2300      	movs	r3, #0
 800d69a:	4606      	mov	r6, r0
 800d69c:	460f      	mov	r7, r1
 800d69e:	f7f3 fa33 	bl	8000b08 <__aeabi_dcmpeq>
 800d6a2:	2800      	cmp	r0, #0
 800d6a4:	d09d      	beq.n	800d5e2 <_dtoa_r+0x63a>
 800d6a6:	e7cf      	b.n	800d648 <_dtoa_r+0x6a0>
 800d6a8:	9a08      	ldr	r2, [sp, #32]
 800d6aa:	2a00      	cmp	r2, #0
 800d6ac:	f000 80d7 	beq.w	800d85e <_dtoa_r+0x8b6>
 800d6b0:	9a06      	ldr	r2, [sp, #24]
 800d6b2:	2a01      	cmp	r2, #1
 800d6b4:	f300 80ba 	bgt.w	800d82c <_dtoa_r+0x884>
 800d6b8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d6ba:	2a00      	cmp	r2, #0
 800d6bc:	f000 80b2 	beq.w	800d824 <_dtoa_r+0x87c>
 800d6c0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d6c4:	9e07      	ldr	r6, [sp, #28]
 800d6c6:	9d04      	ldr	r5, [sp, #16]
 800d6c8:	9a04      	ldr	r2, [sp, #16]
 800d6ca:	441a      	add	r2, r3
 800d6cc:	9204      	str	r2, [sp, #16]
 800d6ce:	9a05      	ldr	r2, [sp, #20]
 800d6d0:	2101      	movs	r1, #1
 800d6d2:	441a      	add	r2, r3
 800d6d4:	4620      	mov	r0, r4
 800d6d6:	9205      	str	r2, [sp, #20]
 800d6d8:	f000 ff32 	bl	800e540 <__i2b>
 800d6dc:	4607      	mov	r7, r0
 800d6de:	2d00      	cmp	r5, #0
 800d6e0:	dd0c      	ble.n	800d6fc <_dtoa_r+0x754>
 800d6e2:	9b05      	ldr	r3, [sp, #20]
 800d6e4:	2b00      	cmp	r3, #0
 800d6e6:	dd09      	ble.n	800d6fc <_dtoa_r+0x754>
 800d6e8:	42ab      	cmp	r3, r5
 800d6ea:	9a04      	ldr	r2, [sp, #16]
 800d6ec:	bfa8      	it	ge
 800d6ee:	462b      	movge	r3, r5
 800d6f0:	1ad2      	subs	r2, r2, r3
 800d6f2:	9204      	str	r2, [sp, #16]
 800d6f4:	9a05      	ldr	r2, [sp, #20]
 800d6f6:	1aed      	subs	r5, r5, r3
 800d6f8:	1ad3      	subs	r3, r2, r3
 800d6fa:	9305      	str	r3, [sp, #20]
 800d6fc:	9b07      	ldr	r3, [sp, #28]
 800d6fe:	b31b      	cbz	r3, 800d748 <_dtoa_r+0x7a0>
 800d700:	9b08      	ldr	r3, [sp, #32]
 800d702:	2b00      	cmp	r3, #0
 800d704:	f000 80af 	beq.w	800d866 <_dtoa_r+0x8be>
 800d708:	2e00      	cmp	r6, #0
 800d70a:	dd13      	ble.n	800d734 <_dtoa_r+0x78c>
 800d70c:	4639      	mov	r1, r7
 800d70e:	4632      	mov	r2, r6
 800d710:	4620      	mov	r0, r4
 800d712:	f000 ffd5 	bl	800e6c0 <__pow5mult>
 800d716:	ee18 2a10 	vmov	r2, s16
 800d71a:	4601      	mov	r1, r0
 800d71c:	4607      	mov	r7, r0
 800d71e:	4620      	mov	r0, r4
 800d720:	f000 ff24 	bl	800e56c <__multiply>
 800d724:	ee18 1a10 	vmov	r1, s16
 800d728:	4680      	mov	r8, r0
 800d72a:	4620      	mov	r0, r4
 800d72c:	f000 fe06 	bl	800e33c <_Bfree>
 800d730:	ee08 8a10 	vmov	s16, r8
 800d734:	9b07      	ldr	r3, [sp, #28]
 800d736:	1b9a      	subs	r2, r3, r6
 800d738:	d006      	beq.n	800d748 <_dtoa_r+0x7a0>
 800d73a:	ee18 1a10 	vmov	r1, s16
 800d73e:	4620      	mov	r0, r4
 800d740:	f000 ffbe 	bl	800e6c0 <__pow5mult>
 800d744:	ee08 0a10 	vmov	s16, r0
 800d748:	2101      	movs	r1, #1
 800d74a:	4620      	mov	r0, r4
 800d74c:	f000 fef8 	bl	800e540 <__i2b>
 800d750:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d752:	2b00      	cmp	r3, #0
 800d754:	4606      	mov	r6, r0
 800d756:	f340 8088 	ble.w	800d86a <_dtoa_r+0x8c2>
 800d75a:	461a      	mov	r2, r3
 800d75c:	4601      	mov	r1, r0
 800d75e:	4620      	mov	r0, r4
 800d760:	f000 ffae 	bl	800e6c0 <__pow5mult>
 800d764:	9b06      	ldr	r3, [sp, #24]
 800d766:	2b01      	cmp	r3, #1
 800d768:	4606      	mov	r6, r0
 800d76a:	f340 8081 	ble.w	800d870 <_dtoa_r+0x8c8>
 800d76e:	f04f 0800 	mov.w	r8, #0
 800d772:	6933      	ldr	r3, [r6, #16]
 800d774:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d778:	6918      	ldr	r0, [r3, #16]
 800d77a:	f000 fe91 	bl	800e4a0 <__hi0bits>
 800d77e:	f1c0 0020 	rsb	r0, r0, #32
 800d782:	9b05      	ldr	r3, [sp, #20]
 800d784:	4418      	add	r0, r3
 800d786:	f010 001f 	ands.w	r0, r0, #31
 800d78a:	f000 8092 	beq.w	800d8b2 <_dtoa_r+0x90a>
 800d78e:	f1c0 0320 	rsb	r3, r0, #32
 800d792:	2b04      	cmp	r3, #4
 800d794:	f340 808a 	ble.w	800d8ac <_dtoa_r+0x904>
 800d798:	f1c0 001c 	rsb	r0, r0, #28
 800d79c:	9b04      	ldr	r3, [sp, #16]
 800d79e:	4403      	add	r3, r0
 800d7a0:	9304      	str	r3, [sp, #16]
 800d7a2:	9b05      	ldr	r3, [sp, #20]
 800d7a4:	4403      	add	r3, r0
 800d7a6:	4405      	add	r5, r0
 800d7a8:	9305      	str	r3, [sp, #20]
 800d7aa:	9b04      	ldr	r3, [sp, #16]
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	dd07      	ble.n	800d7c0 <_dtoa_r+0x818>
 800d7b0:	ee18 1a10 	vmov	r1, s16
 800d7b4:	461a      	mov	r2, r3
 800d7b6:	4620      	mov	r0, r4
 800d7b8:	f000 ffdc 	bl	800e774 <__lshift>
 800d7bc:	ee08 0a10 	vmov	s16, r0
 800d7c0:	9b05      	ldr	r3, [sp, #20]
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	dd05      	ble.n	800d7d2 <_dtoa_r+0x82a>
 800d7c6:	4631      	mov	r1, r6
 800d7c8:	461a      	mov	r2, r3
 800d7ca:	4620      	mov	r0, r4
 800d7cc:	f000 ffd2 	bl	800e774 <__lshift>
 800d7d0:	4606      	mov	r6, r0
 800d7d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d7d4:	2b00      	cmp	r3, #0
 800d7d6:	d06e      	beq.n	800d8b6 <_dtoa_r+0x90e>
 800d7d8:	ee18 0a10 	vmov	r0, s16
 800d7dc:	4631      	mov	r1, r6
 800d7de:	f001 f839 	bl	800e854 <__mcmp>
 800d7e2:	2800      	cmp	r0, #0
 800d7e4:	da67      	bge.n	800d8b6 <_dtoa_r+0x90e>
 800d7e6:	9b00      	ldr	r3, [sp, #0]
 800d7e8:	3b01      	subs	r3, #1
 800d7ea:	ee18 1a10 	vmov	r1, s16
 800d7ee:	9300      	str	r3, [sp, #0]
 800d7f0:	220a      	movs	r2, #10
 800d7f2:	2300      	movs	r3, #0
 800d7f4:	4620      	mov	r0, r4
 800d7f6:	f000 fdc3 	bl	800e380 <__multadd>
 800d7fa:	9b08      	ldr	r3, [sp, #32]
 800d7fc:	ee08 0a10 	vmov	s16, r0
 800d800:	2b00      	cmp	r3, #0
 800d802:	f000 81b1 	beq.w	800db68 <_dtoa_r+0xbc0>
 800d806:	2300      	movs	r3, #0
 800d808:	4639      	mov	r1, r7
 800d80a:	220a      	movs	r2, #10
 800d80c:	4620      	mov	r0, r4
 800d80e:	f000 fdb7 	bl	800e380 <__multadd>
 800d812:	9b02      	ldr	r3, [sp, #8]
 800d814:	2b00      	cmp	r3, #0
 800d816:	4607      	mov	r7, r0
 800d818:	f300 808e 	bgt.w	800d938 <_dtoa_r+0x990>
 800d81c:	9b06      	ldr	r3, [sp, #24]
 800d81e:	2b02      	cmp	r3, #2
 800d820:	dc51      	bgt.n	800d8c6 <_dtoa_r+0x91e>
 800d822:	e089      	b.n	800d938 <_dtoa_r+0x990>
 800d824:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d826:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d82a:	e74b      	b.n	800d6c4 <_dtoa_r+0x71c>
 800d82c:	9b03      	ldr	r3, [sp, #12]
 800d82e:	1e5e      	subs	r6, r3, #1
 800d830:	9b07      	ldr	r3, [sp, #28]
 800d832:	42b3      	cmp	r3, r6
 800d834:	bfbf      	itttt	lt
 800d836:	9b07      	ldrlt	r3, [sp, #28]
 800d838:	9607      	strlt	r6, [sp, #28]
 800d83a:	1af2      	sublt	r2, r6, r3
 800d83c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800d83e:	bfb6      	itet	lt
 800d840:	189b      	addlt	r3, r3, r2
 800d842:	1b9e      	subge	r6, r3, r6
 800d844:	930a      	strlt	r3, [sp, #40]	; 0x28
 800d846:	9b03      	ldr	r3, [sp, #12]
 800d848:	bfb8      	it	lt
 800d84a:	2600      	movlt	r6, #0
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	bfb7      	itett	lt
 800d850:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800d854:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800d858:	1a9d      	sublt	r5, r3, r2
 800d85a:	2300      	movlt	r3, #0
 800d85c:	e734      	b.n	800d6c8 <_dtoa_r+0x720>
 800d85e:	9e07      	ldr	r6, [sp, #28]
 800d860:	9d04      	ldr	r5, [sp, #16]
 800d862:	9f08      	ldr	r7, [sp, #32]
 800d864:	e73b      	b.n	800d6de <_dtoa_r+0x736>
 800d866:	9a07      	ldr	r2, [sp, #28]
 800d868:	e767      	b.n	800d73a <_dtoa_r+0x792>
 800d86a:	9b06      	ldr	r3, [sp, #24]
 800d86c:	2b01      	cmp	r3, #1
 800d86e:	dc18      	bgt.n	800d8a2 <_dtoa_r+0x8fa>
 800d870:	f1ba 0f00 	cmp.w	sl, #0
 800d874:	d115      	bne.n	800d8a2 <_dtoa_r+0x8fa>
 800d876:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d87a:	b993      	cbnz	r3, 800d8a2 <_dtoa_r+0x8fa>
 800d87c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d880:	0d1b      	lsrs	r3, r3, #20
 800d882:	051b      	lsls	r3, r3, #20
 800d884:	b183      	cbz	r3, 800d8a8 <_dtoa_r+0x900>
 800d886:	9b04      	ldr	r3, [sp, #16]
 800d888:	3301      	adds	r3, #1
 800d88a:	9304      	str	r3, [sp, #16]
 800d88c:	9b05      	ldr	r3, [sp, #20]
 800d88e:	3301      	adds	r3, #1
 800d890:	9305      	str	r3, [sp, #20]
 800d892:	f04f 0801 	mov.w	r8, #1
 800d896:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d898:	2b00      	cmp	r3, #0
 800d89a:	f47f af6a 	bne.w	800d772 <_dtoa_r+0x7ca>
 800d89e:	2001      	movs	r0, #1
 800d8a0:	e76f      	b.n	800d782 <_dtoa_r+0x7da>
 800d8a2:	f04f 0800 	mov.w	r8, #0
 800d8a6:	e7f6      	b.n	800d896 <_dtoa_r+0x8ee>
 800d8a8:	4698      	mov	r8, r3
 800d8aa:	e7f4      	b.n	800d896 <_dtoa_r+0x8ee>
 800d8ac:	f43f af7d 	beq.w	800d7aa <_dtoa_r+0x802>
 800d8b0:	4618      	mov	r0, r3
 800d8b2:	301c      	adds	r0, #28
 800d8b4:	e772      	b.n	800d79c <_dtoa_r+0x7f4>
 800d8b6:	9b03      	ldr	r3, [sp, #12]
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	dc37      	bgt.n	800d92c <_dtoa_r+0x984>
 800d8bc:	9b06      	ldr	r3, [sp, #24]
 800d8be:	2b02      	cmp	r3, #2
 800d8c0:	dd34      	ble.n	800d92c <_dtoa_r+0x984>
 800d8c2:	9b03      	ldr	r3, [sp, #12]
 800d8c4:	9302      	str	r3, [sp, #8]
 800d8c6:	9b02      	ldr	r3, [sp, #8]
 800d8c8:	b96b      	cbnz	r3, 800d8e6 <_dtoa_r+0x93e>
 800d8ca:	4631      	mov	r1, r6
 800d8cc:	2205      	movs	r2, #5
 800d8ce:	4620      	mov	r0, r4
 800d8d0:	f000 fd56 	bl	800e380 <__multadd>
 800d8d4:	4601      	mov	r1, r0
 800d8d6:	4606      	mov	r6, r0
 800d8d8:	ee18 0a10 	vmov	r0, s16
 800d8dc:	f000 ffba 	bl	800e854 <__mcmp>
 800d8e0:	2800      	cmp	r0, #0
 800d8e2:	f73f adbb 	bgt.w	800d45c <_dtoa_r+0x4b4>
 800d8e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d8e8:	9d01      	ldr	r5, [sp, #4]
 800d8ea:	43db      	mvns	r3, r3
 800d8ec:	9300      	str	r3, [sp, #0]
 800d8ee:	f04f 0800 	mov.w	r8, #0
 800d8f2:	4631      	mov	r1, r6
 800d8f4:	4620      	mov	r0, r4
 800d8f6:	f000 fd21 	bl	800e33c <_Bfree>
 800d8fa:	2f00      	cmp	r7, #0
 800d8fc:	f43f aea4 	beq.w	800d648 <_dtoa_r+0x6a0>
 800d900:	f1b8 0f00 	cmp.w	r8, #0
 800d904:	d005      	beq.n	800d912 <_dtoa_r+0x96a>
 800d906:	45b8      	cmp	r8, r7
 800d908:	d003      	beq.n	800d912 <_dtoa_r+0x96a>
 800d90a:	4641      	mov	r1, r8
 800d90c:	4620      	mov	r0, r4
 800d90e:	f000 fd15 	bl	800e33c <_Bfree>
 800d912:	4639      	mov	r1, r7
 800d914:	4620      	mov	r0, r4
 800d916:	f000 fd11 	bl	800e33c <_Bfree>
 800d91a:	e695      	b.n	800d648 <_dtoa_r+0x6a0>
 800d91c:	2600      	movs	r6, #0
 800d91e:	4637      	mov	r7, r6
 800d920:	e7e1      	b.n	800d8e6 <_dtoa_r+0x93e>
 800d922:	9700      	str	r7, [sp, #0]
 800d924:	4637      	mov	r7, r6
 800d926:	e599      	b.n	800d45c <_dtoa_r+0x4b4>
 800d928:	40240000 	.word	0x40240000
 800d92c:	9b08      	ldr	r3, [sp, #32]
 800d92e:	2b00      	cmp	r3, #0
 800d930:	f000 80ca 	beq.w	800dac8 <_dtoa_r+0xb20>
 800d934:	9b03      	ldr	r3, [sp, #12]
 800d936:	9302      	str	r3, [sp, #8]
 800d938:	2d00      	cmp	r5, #0
 800d93a:	dd05      	ble.n	800d948 <_dtoa_r+0x9a0>
 800d93c:	4639      	mov	r1, r7
 800d93e:	462a      	mov	r2, r5
 800d940:	4620      	mov	r0, r4
 800d942:	f000 ff17 	bl	800e774 <__lshift>
 800d946:	4607      	mov	r7, r0
 800d948:	f1b8 0f00 	cmp.w	r8, #0
 800d94c:	d05b      	beq.n	800da06 <_dtoa_r+0xa5e>
 800d94e:	6879      	ldr	r1, [r7, #4]
 800d950:	4620      	mov	r0, r4
 800d952:	f000 fcb3 	bl	800e2bc <_Balloc>
 800d956:	4605      	mov	r5, r0
 800d958:	b928      	cbnz	r0, 800d966 <_dtoa_r+0x9be>
 800d95a:	4b87      	ldr	r3, [pc, #540]	; (800db78 <_dtoa_r+0xbd0>)
 800d95c:	4602      	mov	r2, r0
 800d95e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800d962:	f7ff bb3b 	b.w	800cfdc <_dtoa_r+0x34>
 800d966:	693a      	ldr	r2, [r7, #16]
 800d968:	3202      	adds	r2, #2
 800d96a:	0092      	lsls	r2, r2, #2
 800d96c:	f107 010c 	add.w	r1, r7, #12
 800d970:	300c      	adds	r0, #12
 800d972:	f000 fc95 	bl	800e2a0 <memcpy>
 800d976:	2201      	movs	r2, #1
 800d978:	4629      	mov	r1, r5
 800d97a:	4620      	mov	r0, r4
 800d97c:	f000 fefa 	bl	800e774 <__lshift>
 800d980:	9b01      	ldr	r3, [sp, #4]
 800d982:	f103 0901 	add.w	r9, r3, #1
 800d986:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800d98a:	4413      	add	r3, r2
 800d98c:	9305      	str	r3, [sp, #20]
 800d98e:	f00a 0301 	and.w	r3, sl, #1
 800d992:	46b8      	mov	r8, r7
 800d994:	9304      	str	r3, [sp, #16]
 800d996:	4607      	mov	r7, r0
 800d998:	4631      	mov	r1, r6
 800d99a:	ee18 0a10 	vmov	r0, s16
 800d99e:	f7ff fa77 	bl	800ce90 <quorem>
 800d9a2:	4641      	mov	r1, r8
 800d9a4:	9002      	str	r0, [sp, #8]
 800d9a6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800d9aa:	ee18 0a10 	vmov	r0, s16
 800d9ae:	f000 ff51 	bl	800e854 <__mcmp>
 800d9b2:	463a      	mov	r2, r7
 800d9b4:	9003      	str	r0, [sp, #12]
 800d9b6:	4631      	mov	r1, r6
 800d9b8:	4620      	mov	r0, r4
 800d9ba:	f000 ff67 	bl	800e88c <__mdiff>
 800d9be:	68c2      	ldr	r2, [r0, #12]
 800d9c0:	f109 3bff 	add.w	fp, r9, #4294967295
 800d9c4:	4605      	mov	r5, r0
 800d9c6:	bb02      	cbnz	r2, 800da0a <_dtoa_r+0xa62>
 800d9c8:	4601      	mov	r1, r0
 800d9ca:	ee18 0a10 	vmov	r0, s16
 800d9ce:	f000 ff41 	bl	800e854 <__mcmp>
 800d9d2:	4602      	mov	r2, r0
 800d9d4:	4629      	mov	r1, r5
 800d9d6:	4620      	mov	r0, r4
 800d9d8:	9207      	str	r2, [sp, #28]
 800d9da:	f000 fcaf 	bl	800e33c <_Bfree>
 800d9de:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800d9e2:	ea43 0102 	orr.w	r1, r3, r2
 800d9e6:	9b04      	ldr	r3, [sp, #16]
 800d9e8:	430b      	orrs	r3, r1
 800d9ea:	464d      	mov	r5, r9
 800d9ec:	d10f      	bne.n	800da0e <_dtoa_r+0xa66>
 800d9ee:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d9f2:	d02a      	beq.n	800da4a <_dtoa_r+0xaa2>
 800d9f4:	9b03      	ldr	r3, [sp, #12]
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	dd02      	ble.n	800da00 <_dtoa_r+0xa58>
 800d9fa:	9b02      	ldr	r3, [sp, #8]
 800d9fc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800da00:	f88b a000 	strb.w	sl, [fp]
 800da04:	e775      	b.n	800d8f2 <_dtoa_r+0x94a>
 800da06:	4638      	mov	r0, r7
 800da08:	e7ba      	b.n	800d980 <_dtoa_r+0x9d8>
 800da0a:	2201      	movs	r2, #1
 800da0c:	e7e2      	b.n	800d9d4 <_dtoa_r+0xa2c>
 800da0e:	9b03      	ldr	r3, [sp, #12]
 800da10:	2b00      	cmp	r3, #0
 800da12:	db04      	blt.n	800da1e <_dtoa_r+0xa76>
 800da14:	9906      	ldr	r1, [sp, #24]
 800da16:	430b      	orrs	r3, r1
 800da18:	9904      	ldr	r1, [sp, #16]
 800da1a:	430b      	orrs	r3, r1
 800da1c:	d122      	bne.n	800da64 <_dtoa_r+0xabc>
 800da1e:	2a00      	cmp	r2, #0
 800da20:	ddee      	ble.n	800da00 <_dtoa_r+0xa58>
 800da22:	ee18 1a10 	vmov	r1, s16
 800da26:	2201      	movs	r2, #1
 800da28:	4620      	mov	r0, r4
 800da2a:	f000 fea3 	bl	800e774 <__lshift>
 800da2e:	4631      	mov	r1, r6
 800da30:	ee08 0a10 	vmov	s16, r0
 800da34:	f000 ff0e 	bl	800e854 <__mcmp>
 800da38:	2800      	cmp	r0, #0
 800da3a:	dc03      	bgt.n	800da44 <_dtoa_r+0xa9c>
 800da3c:	d1e0      	bne.n	800da00 <_dtoa_r+0xa58>
 800da3e:	f01a 0f01 	tst.w	sl, #1
 800da42:	d0dd      	beq.n	800da00 <_dtoa_r+0xa58>
 800da44:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800da48:	d1d7      	bne.n	800d9fa <_dtoa_r+0xa52>
 800da4a:	2339      	movs	r3, #57	; 0x39
 800da4c:	f88b 3000 	strb.w	r3, [fp]
 800da50:	462b      	mov	r3, r5
 800da52:	461d      	mov	r5, r3
 800da54:	3b01      	subs	r3, #1
 800da56:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800da5a:	2a39      	cmp	r2, #57	; 0x39
 800da5c:	d071      	beq.n	800db42 <_dtoa_r+0xb9a>
 800da5e:	3201      	adds	r2, #1
 800da60:	701a      	strb	r2, [r3, #0]
 800da62:	e746      	b.n	800d8f2 <_dtoa_r+0x94a>
 800da64:	2a00      	cmp	r2, #0
 800da66:	dd07      	ble.n	800da78 <_dtoa_r+0xad0>
 800da68:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800da6c:	d0ed      	beq.n	800da4a <_dtoa_r+0xaa2>
 800da6e:	f10a 0301 	add.w	r3, sl, #1
 800da72:	f88b 3000 	strb.w	r3, [fp]
 800da76:	e73c      	b.n	800d8f2 <_dtoa_r+0x94a>
 800da78:	9b05      	ldr	r3, [sp, #20]
 800da7a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800da7e:	4599      	cmp	r9, r3
 800da80:	d047      	beq.n	800db12 <_dtoa_r+0xb6a>
 800da82:	ee18 1a10 	vmov	r1, s16
 800da86:	2300      	movs	r3, #0
 800da88:	220a      	movs	r2, #10
 800da8a:	4620      	mov	r0, r4
 800da8c:	f000 fc78 	bl	800e380 <__multadd>
 800da90:	45b8      	cmp	r8, r7
 800da92:	ee08 0a10 	vmov	s16, r0
 800da96:	f04f 0300 	mov.w	r3, #0
 800da9a:	f04f 020a 	mov.w	r2, #10
 800da9e:	4641      	mov	r1, r8
 800daa0:	4620      	mov	r0, r4
 800daa2:	d106      	bne.n	800dab2 <_dtoa_r+0xb0a>
 800daa4:	f000 fc6c 	bl	800e380 <__multadd>
 800daa8:	4680      	mov	r8, r0
 800daaa:	4607      	mov	r7, r0
 800daac:	f109 0901 	add.w	r9, r9, #1
 800dab0:	e772      	b.n	800d998 <_dtoa_r+0x9f0>
 800dab2:	f000 fc65 	bl	800e380 <__multadd>
 800dab6:	4639      	mov	r1, r7
 800dab8:	4680      	mov	r8, r0
 800daba:	2300      	movs	r3, #0
 800dabc:	220a      	movs	r2, #10
 800dabe:	4620      	mov	r0, r4
 800dac0:	f000 fc5e 	bl	800e380 <__multadd>
 800dac4:	4607      	mov	r7, r0
 800dac6:	e7f1      	b.n	800daac <_dtoa_r+0xb04>
 800dac8:	9b03      	ldr	r3, [sp, #12]
 800daca:	9302      	str	r3, [sp, #8]
 800dacc:	9d01      	ldr	r5, [sp, #4]
 800dace:	ee18 0a10 	vmov	r0, s16
 800dad2:	4631      	mov	r1, r6
 800dad4:	f7ff f9dc 	bl	800ce90 <quorem>
 800dad8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800dadc:	9b01      	ldr	r3, [sp, #4]
 800dade:	f805 ab01 	strb.w	sl, [r5], #1
 800dae2:	1aea      	subs	r2, r5, r3
 800dae4:	9b02      	ldr	r3, [sp, #8]
 800dae6:	4293      	cmp	r3, r2
 800dae8:	dd09      	ble.n	800dafe <_dtoa_r+0xb56>
 800daea:	ee18 1a10 	vmov	r1, s16
 800daee:	2300      	movs	r3, #0
 800daf0:	220a      	movs	r2, #10
 800daf2:	4620      	mov	r0, r4
 800daf4:	f000 fc44 	bl	800e380 <__multadd>
 800daf8:	ee08 0a10 	vmov	s16, r0
 800dafc:	e7e7      	b.n	800dace <_dtoa_r+0xb26>
 800dafe:	9b02      	ldr	r3, [sp, #8]
 800db00:	2b00      	cmp	r3, #0
 800db02:	bfc8      	it	gt
 800db04:	461d      	movgt	r5, r3
 800db06:	9b01      	ldr	r3, [sp, #4]
 800db08:	bfd8      	it	le
 800db0a:	2501      	movle	r5, #1
 800db0c:	441d      	add	r5, r3
 800db0e:	f04f 0800 	mov.w	r8, #0
 800db12:	ee18 1a10 	vmov	r1, s16
 800db16:	2201      	movs	r2, #1
 800db18:	4620      	mov	r0, r4
 800db1a:	f000 fe2b 	bl	800e774 <__lshift>
 800db1e:	4631      	mov	r1, r6
 800db20:	ee08 0a10 	vmov	s16, r0
 800db24:	f000 fe96 	bl	800e854 <__mcmp>
 800db28:	2800      	cmp	r0, #0
 800db2a:	dc91      	bgt.n	800da50 <_dtoa_r+0xaa8>
 800db2c:	d102      	bne.n	800db34 <_dtoa_r+0xb8c>
 800db2e:	f01a 0f01 	tst.w	sl, #1
 800db32:	d18d      	bne.n	800da50 <_dtoa_r+0xaa8>
 800db34:	462b      	mov	r3, r5
 800db36:	461d      	mov	r5, r3
 800db38:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800db3c:	2a30      	cmp	r2, #48	; 0x30
 800db3e:	d0fa      	beq.n	800db36 <_dtoa_r+0xb8e>
 800db40:	e6d7      	b.n	800d8f2 <_dtoa_r+0x94a>
 800db42:	9a01      	ldr	r2, [sp, #4]
 800db44:	429a      	cmp	r2, r3
 800db46:	d184      	bne.n	800da52 <_dtoa_r+0xaaa>
 800db48:	9b00      	ldr	r3, [sp, #0]
 800db4a:	3301      	adds	r3, #1
 800db4c:	9300      	str	r3, [sp, #0]
 800db4e:	2331      	movs	r3, #49	; 0x31
 800db50:	7013      	strb	r3, [r2, #0]
 800db52:	e6ce      	b.n	800d8f2 <_dtoa_r+0x94a>
 800db54:	4b09      	ldr	r3, [pc, #36]	; (800db7c <_dtoa_r+0xbd4>)
 800db56:	f7ff ba95 	b.w	800d084 <_dtoa_r+0xdc>
 800db5a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	f47f aa6e 	bne.w	800d03e <_dtoa_r+0x96>
 800db62:	4b07      	ldr	r3, [pc, #28]	; (800db80 <_dtoa_r+0xbd8>)
 800db64:	f7ff ba8e 	b.w	800d084 <_dtoa_r+0xdc>
 800db68:	9b02      	ldr	r3, [sp, #8]
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	dcae      	bgt.n	800dacc <_dtoa_r+0xb24>
 800db6e:	9b06      	ldr	r3, [sp, #24]
 800db70:	2b02      	cmp	r3, #2
 800db72:	f73f aea8 	bgt.w	800d8c6 <_dtoa_r+0x91e>
 800db76:	e7a9      	b.n	800dacc <_dtoa_r+0xb24>
 800db78:	0800ffd8 	.word	0x0800ffd8
 800db7c:	0800fdd8 	.word	0x0800fdd8
 800db80:	0800ff59 	.word	0x0800ff59

0800db84 <rshift>:
 800db84:	6903      	ldr	r3, [r0, #16]
 800db86:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800db8a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800db8e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800db92:	f100 0414 	add.w	r4, r0, #20
 800db96:	dd45      	ble.n	800dc24 <rshift+0xa0>
 800db98:	f011 011f 	ands.w	r1, r1, #31
 800db9c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800dba0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800dba4:	d10c      	bne.n	800dbc0 <rshift+0x3c>
 800dba6:	f100 0710 	add.w	r7, r0, #16
 800dbaa:	4629      	mov	r1, r5
 800dbac:	42b1      	cmp	r1, r6
 800dbae:	d334      	bcc.n	800dc1a <rshift+0x96>
 800dbb0:	1a9b      	subs	r3, r3, r2
 800dbb2:	009b      	lsls	r3, r3, #2
 800dbb4:	1eea      	subs	r2, r5, #3
 800dbb6:	4296      	cmp	r6, r2
 800dbb8:	bf38      	it	cc
 800dbba:	2300      	movcc	r3, #0
 800dbbc:	4423      	add	r3, r4
 800dbbe:	e015      	b.n	800dbec <rshift+0x68>
 800dbc0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800dbc4:	f1c1 0820 	rsb	r8, r1, #32
 800dbc8:	40cf      	lsrs	r7, r1
 800dbca:	f105 0e04 	add.w	lr, r5, #4
 800dbce:	46a1      	mov	r9, r4
 800dbd0:	4576      	cmp	r6, lr
 800dbd2:	46f4      	mov	ip, lr
 800dbd4:	d815      	bhi.n	800dc02 <rshift+0x7e>
 800dbd6:	1a9a      	subs	r2, r3, r2
 800dbd8:	0092      	lsls	r2, r2, #2
 800dbda:	3a04      	subs	r2, #4
 800dbdc:	3501      	adds	r5, #1
 800dbde:	42ae      	cmp	r6, r5
 800dbe0:	bf38      	it	cc
 800dbe2:	2200      	movcc	r2, #0
 800dbe4:	18a3      	adds	r3, r4, r2
 800dbe6:	50a7      	str	r7, [r4, r2]
 800dbe8:	b107      	cbz	r7, 800dbec <rshift+0x68>
 800dbea:	3304      	adds	r3, #4
 800dbec:	1b1a      	subs	r2, r3, r4
 800dbee:	42a3      	cmp	r3, r4
 800dbf0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800dbf4:	bf08      	it	eq
 800dbf6:	2300      	moveq	r3, #0
 800dbf8:	6102      	str	r2, [r0, #16]
 800dbfa:	bf08      	it	eq
 800dbfc:	6143      	streq	r3, [r0, #20]
 800dbfe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dc02:	f8dc c000 	ldr.w	ip, [ip]
 800dc06:	fa0c fc08 	lsl.w	ip, ip, r8
 800dc0a:	ea4c 0707 	orr.w	r7, ip, r7
 800dc0e:	f849 7b04 	str.w	r7, [r9], #4
 800dc12:	f85e 7b04 	ldr.w	r7, [lr], #4
 800dc16:	40cf      	lsrs	r7, r1
 800dc18:	e7da      	b.n	800dbd0 <rshift+0x4c>
 800dc1a:	f851 cb04 	ldr.w	ip, [r1], #4
 800dc1e:	f847 cf04 	str.w	ip, [r7, #4]!
 800dc22:	e7c3      	b.n	800dbac <rshift+0x28>
 800dc24:	4623      	mov	r3, r4
 800dc26:	e7e1      	b.n	800dbec <rshift+0x68>

0800dc28 <__hexdig_fun>:
 800dc28:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800dc2c:	2b09      	cmp	r3, #9
 800dc2e:	d802      	bhi.n	800dc36 <__hexdig_fun+0xe>
 800dc30:	3820      	subs	r0, #32
 800dc32:	b2c0      	uxtb	r0, r0
 800dc34:	4770      	bx	lr
 800dc36:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800dc3a:	2b05      	cmp	r3, #5
 800dc3c:	d801      	bhi.n	800dc42 <__hexdig_fun+0x1a>
 800dc3e:	3847      	subs	r0, #71	; 0x47
 800dc40:	e7f7      	b.n	800dc32 <__hexdig_fun+0xa>
 800dc42:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800dc46:	2b05      	cmp	r3, #5
 800dc48:	d801      	bhi.n	800dc4e <__hexdig_fun+0x26>
 800dc4a:	3827      	subs	r0, #39	; 0x27
 800dc4c:	e7f1      	b.n	800dc32 <__hexdig_fun+0xa>
 800dc4e:	2000      	movs	r0, #0
 800dc50:	4770      	bx	lr
	...

0800dc54 <__gethex>:
 800dc54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc58:	ed2d 8b02 	vpush	{d8}
 800dc5c:	b089      	sub	sp, #36	; 0x24
 800dc5e:	ee08 0a10 	vmov	s16, r0
 800dc62:	9304      	str	r3, [sp, #16]
 800dc64:	4bb4      	ldr	r3, [pc, #720]	; (800df38 <__gethex+0x2e4>)
 800dc66:	681b      	ldr	r3, [r3, #0]
 800dc68:	9301      	str	r3, [sp, #4]
 800dc6a:	4618      	mov	r0, r3
 800dc6c:	468b      	mov	fp, r1
 800dc6e:	4690      	mov	r8, r2
 800dc70:	f7f2 face 	bl	8000210 <strlen>
 800dc74:	9b01      	ldr	r3, [sp, #4]
 800dc76:	f8db 2000 	ldr.w	r2, [fp]
 800dc7a:	4403      	add	r3, r0
 800dc7c:	4682      	mov	sl, r0
 800dc7e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800dc82:	9305      	str	r3, [sp, #20]
 800dc84:	1c93      	adds	r3, r2, #2
 800dc86:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800dc8a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800dc8e:	32fe      	adds	r2, #254	; 0xfe
 800dc90:	18d1      	adds	r1, r2, r3
 800dc92:	461f      	mov	r7, r3
 800dc94:	f813 0b01 	ldrb.w	r0, [r3], #1
 800dc98:	9100      	str	r1, [sp, #0]
 800dc9a:	2830      	cmp	r0, #48	; 0x30
 800dc9c:	d0f8      	beq.n	800dc90 <__gethex+0x3c>
 800dc9e:	f7ff ffc3 	bl	800dc28 <__hexdig_fun>
 800dca2:	4604      	mov	r4, r0
 800dca4:	2800      	cmp	r0, #0
 800dca6:	d13a      	bne.n	800dd1e <__gethex+0xca>
 800dca8:	9901      	ldr	r1, [sp, #4]
 800dcaa:	4652      	mov	r2, sl
 800dcac:	4638      	mov	r0, r7
 800dcae:	f001 fa33 	bl	800f118 <strncmp>
 800dcb2:	4605      	mov	r5, r0
 800dcb4:	2800      	cmp	r0, #0
 800dcb6:	d168      	bne.n	800dd8a <__gethex+0x136>
 800dcb8:	f817 000a 	ldrb.w	r0, [r7, sl]
 800dcbc:	eb07 060a 	add.w	r6, r7, sl
 800dcc0:	f7ff ffb2 	bl	800dc28 <__hexdig_fun>
 800dcc4:	2800      	cmp	r0, #0
 800dcc6:	d062      	beq.n	800dd8e <__gethex+0x13a>
 800dcc8:	4633      	mov	r3, r6
 800dcca:	7818      	ldrb	r0, [r3, #0]
 800dccc:	2830      	cmp	r0, #48	; 0x30
 800dcce:	461f      	mov	r7, r3
 800dcd0:	f103 0301 	add.w	r3, r3, #1
 800dcd4:	d0f9      	beq.n	800dcca <__gethex+0x76>
 800dcd6:	f7ff ffa7 	bl	800dc28 <__hexdig_fun>
 800dcda:	2301      	movs	r3, #1
 800dcdc:	fab0 f480 	clz	r4, r0
 800dce0:	0964      	lsrs	r4, r4, #5
 800dce2:	4635      	mov	r5, r6
 800dce4:	9300      	str	r3, [sp, #0]
 800dce6:	463a      	mov	r2, r7
 800dce8:	4616      	mov	r6, r2
 800dcea:	3201      	adds	r2, #1
 800dcec:	7830      	ldrb	r0, [r6, #0]
 800dcee:	f7ff ff9b 	bl	800dc28 <__hexdig_fun>
 800dcf2:	2800      	cmp	r0, #0
 800dcf4:	d1f8      	bne.n	800dce8 <__gethex+0x94>
 800dcf6:	9901      	ldr	r1, [sp, #4]
 800dcf8:	4652      	mov	r2, sl
 800dcfa:	4630      	mov	r0, r6
 800dcfc:	f001 fa0c 	bl	800f118 <strncmp>
 800dd00:	b980      	cbnz	r0, 800dd24 <__gethex+0xd0>
 800dd02:	b94d      	cbnz	r5, 800dd18 <__gethex+0xc4>
 800dd04:	eb06 050a 	add.w	r5, r6, sl
 800dd08:	462a      	mov	r2, r5
 800dd0a:	4616      	mov	r6, r2
 800dd0c:	3201      	adds	r2, #1
 800dd0e:	7830      	ldrb	r0, [r6, #0]
 800dd10:	f7ff ff8a 	bl	800dc28 <__hexdig_fun>
 800dd14:	2800      	cmp	r0, #0
 800dd16:	d1f8      	bne.n	800dd0a <__gethex+0xb6>
 800dd18:	1bad      	subs	r5, r5, r6
 800dd1a:	00ad      	lsls	r5, r5, #2
 800dd1c:	e004      	b.n	800dd28 <__gethex+0xd4>
 800dd1e:	2400      	movs	r4, #0
 800dd20:	4625      	mov	r5, r4
 800dd22:	e7e0      	b.n	800dce6 <__gethex+0x92>
 800dd24:	2d00      	cmp	r5, #0
 800dd26:	d1f7      	bne.n	800dd18 <__gethex+0xc4>
 800dd28:	7833      	ldrb	r3, [r6, #0]
 800dd2a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800dd2e:	2b50      	cmp	r3, #80	; 0x50
 800dd30:	d13b      	bne.n	800ddaa <__gethex+0x156>
 800dd32:	7873      	ldrb	r3, [r6, #1]
 800dd34:	2b2b      	cmp	r3, #43	; 0x2b
 800dd36:	d02c      	beq.n	800dd92 <__gethex+0x13e>
 800dd38:	2b2d      	cmp	r3, #45	; 0x2d
 800dd3a:	d02e      	beq.n	800dd9a <__gethex+0x146>
 800dd3c:	1c71      	adds	r1, r6, #1
 800dd3e:	f04f 0900 	mov.w	r9, #0
 800dd42:	7808      	ldrb	r0, [r1, #0]
 800dd44:	f7ff ff70 	bl	800dc28 <__hexdig_fun>
 800dd48:	1e43      	subs	r3, r0, #1
 800dd4a:	b2db      	uxtb	r3, r3
 800dd4c:	2b18      	cmp	r3, #24
 800dd4e:	d82c      	bhi.n	800ddaa <__gethex+0x156>
 800dd50:	f1a0 0210 	sub.w	r2, r0, #16
 800dd54:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800dd58:	f7ff ff66 	bl	800dc28 <__hexdig_fun>
 800dd5c:	1e43      	subs	r3, r0, #1
 800dd5e:	b2db      	uxtb	r3, r3
 800dd60:	2b18      	cmp	r3, #24
 800dd62:	d91d      	bls.n	800dda0 <__gethex+0x14c>
 800dd64:	f1b9 0f00 	cmp.w	r9, #0
 800dd68:	d000      	beq.n	800dd6c <__gethex+0x118>
 800dd6a:	4252      	negs	r2, r2
 800dd6c:	4415      	add	r5, r2
 800dd6e:	f8cb 1000 	str.w	r1, [fp]
 800dd72:	b1e4      	cbz	r4, 800ddae <__gethex+0x15a>
 800dd74:	9b00      	ldr	r3, [sp, #0]
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	bf14      	ite	ne
 800dd7a:	2700      	movne	r7, #0
 800dd7c:	2706      	moveq	r7, #6
 800dd7e:	4638      	mov	r0, r7
 800dd80:	b009      	add	sp, #36	; 0x24
 800dd82:	ecbd 8b02 	vpop	{d8}
 800dd86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd8a:	463e      	mov	r6, r7
 800dd8c:	4625      	mov	r5, r4
 800dd8e:	2401      	movs	r4, #1
 800dd90:	e7ca      	b.n	800dd28 <__gethex+0xd4>
 800dd92:	f04f 0900 	mov.w	r9, #0
 800dd96:	1cb1      	adds	r1, r6, #2
 800dd98:	e7d3      	b.n	800dd42 <__gethex+0xee>
 800dd9a:	f04f 0901 	mov.w	r9, #1
 800dd9e:	e7fa      	b.n	800dd96 <__gethex+0x142>
 800dda0:	230a      	movs	r3, #10
 800dda2:	fb03 0202 	mla	r2, r3, r2, r0
 800dda6:	3a10      	subs	r2, #16
 800dda8:	e7d4      	b.n	800dd54 <__gethex+0x100>
 800ddaa:	4631      	mov	r1, r6
 800ddac:	e7df      	b.n	800dd6e <__gethex+0x11a>
 800ddae:	1bf3      	subs	r3, r6, r7
 800ddb0:	3b01      	subs	r3, #1
 800ddb2:	4621      	mov	r1, r4
 800ddb4:	2b07      	cmp	r3, #7
 800ddb6:	dc0b      	bgt.n	800ddd0 <__gethex+0x17c>
 800ddb8:	ee18 0a10 	vmov	r0, s16
 800ddbc:	f000 fa7e 	bl	800e2bc <_Balloc>
 800ddc0:	4604      	mov	r4, r0
 800ddc2:	b940      	cbnz	r0, 800ddd6 <__gethex+0x182>
 800ddc4:	4b5d      	ldr	r3, [pc, #372]	; (800df3c <__gethex+0x2e8>)
 800ddc6:	4602      	mov	r2, r0
 800ddc8:	21de      	movs	r1, #222	; 0xde
 800ddca:	485d      	ldr	r0, [pc, #372]	; (800df40 <__gethex+0x2ec>)
 800ddcc:	f001 f9c6 	bl	800f15c <__assert_func>
 800ddd0:	3101      	adds	r1, #1
 800ddd2:	105b      	asrs	r3, r3, #1
 800ddd4:	e7ee      	b.n	800ddb4 <__gethex+0x160>
 800ddd6:	f100 0914 	add.w	r9, r0, #20
 800ddda:	f04f 0b00 	mov.w	fp, #0
 800ddde:	f1ca 0301 	rsb	r3, sl, #1
 800dde2:	f8cd 9008 	str.w	r9, [sp, #8]
 800dde6:	f8cd b000 	str.w	fp, [sp]
 800ddea:	9306      	str	r3, [sp, #24]
 800ddec:	42b7      	cmp	r7, r6
 800ddee:	d340      	bcc.n	800de72 <__gethex+0x21e>
 800ddf0:	9802      	ldr	r0, [sp, #8]
 800ddf2:	9b00      	ldr	r3, [sp, #0]
 800ddf4:	f840 3b04 	str.w	r3, [r0], #4
 800ddf8:	eba0 0009 	sub.w	r0, r0, r9
 800ddfc:	1080      	asrs	r0, r0, #2
 800ddfe:	0146      	lsls	r6, r0, #5
 800de00:	6120      	str	r0, [r4, #16]
 800de02:	4618      	mov	r0, r3
 800de04:	f000 fb4c 	bl	800e4a0 <__hi0bits>
 800de08:	1a30      	subs	r0, r6, r0
 800de0a:	f8d8 6000 	ldr.w	r6, [r8]
 800de0e:	42b0      	cmp	r0, r6
 800de10:	dd63      	ble.n	800deda <__gethex+0x286>
 800de12:	1b87      	subs	r7, r0, r6
 800de14:	4639      	mov	r1, r7
 800de16:	4620      	mov	r0, r4
 800de18:	f000 fef0 	bl	800ebfc <__any_on>
 800de1c:	4682      	mov	sl, r0
 800de1e:	b1a8      	cbz	r0, 800de4c <__gethex+0x1f8>
 800de20:	1e7b      	subs	r3, r7, #1
 800de22:	1159      	asrs	r1, r3, #5
 800de24:	f003 021f 	and.w	r2, r3, #31
 800de28:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800de2c:	f04f 0a01 	mov.w	sl, #1
 800de30:	fa0a f202 	lsl.w	r2, sl, r2
 800de34:	420a      	tst	r2, r1
 800de36:	d009      	beq.n	800de4c <__gethex+0x1f8>
 800de38:	4553      	cmp	r3, sl
 800de3a:	dd05      	ble.n	800de48 <__gethex+0x1f4>
 800de3c:	1eb9      	subs	r1, r7, #2
 800de3e:	4620      	mov	r0, r4
 800de40:	f000 fedc 	bl	800ebfc <__any_on>
 800de44:	2800      	cmp	r0, #0
 800de46:	d145      	bne.n	800ded4 <__gethex+0x280>
 800de48:	f04f 0a02 	mov.w	sl, #2
 800de4c:	4639      	mov	r1, r7
 800de4e:	4620      	mov	r0, r4
 800de50:	f7ff fe98 	bl	800db84 <rshift>
 800de54:	443d      	add	r5, r7
 800de56:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800de5a:	42ab      	cmp	r3, r5
 800de5c:	da4c      	bge.n	800def8 <__gethex+0x2a4>
 800de5e:	ee18 0a10 	vmov	r0, s16
 800de62:	4621      	mov	r1, r4
 800de64:	f000 fa6a 	bl	800e33c <_Bfree>
 800de68:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800de6a:	2300      	movs	r3, #0
 800de6c:	6013      	str	r3, [r2, #0]
 800de6e:	27a3      	movs	r7, #163	; 0xa3
 800de70:	e785      	b.n	800dd7e <__gethex+0x12a>
 800de72:	1e73      	subs	r3, r6, #1
 800de74:	9a05      	ldr	r2, [sp, #20]
 800de76:	9303      	str	r3, [sp, #12]
 800de78:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800de7c:	4293      	cmp	r3, r2
 800de7e:	d019      	beq.n	800deb4 <__gethex+0x260>
 800de80:	f1bb 0f20 	cmp.w	fp, #32
 800de84:	d107      	bne.n	800de96 <__gethex+0x242>
 800de86:	9b02      	ldr	r3, [sp, #8]
 800de88:	9a00      	ldr	r2, [sp, #0]
 800de8a:	f843 2b04 	str.w	r2, [r3], #4
 800de8e:	9302      	str	r3, [sp, #8]
 800de90:	2300      	movs	r3, #0
 800de92:	9300      	str	r3, [sp, #0]
 800de94:	469b      	mov	fp, r3
 800de96:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800de9a:	f7ff fec5 	bl	800dc28 <__hexdig_fun>
 800de9e:	9b00      	ldr	r3, [sp, #0]
 800dea0:	f000 000f 	and.w	r0, r0, #15
 800dea4:	fa00 f00b 	lsl.w	r0, r0, fp
 800dea8:	4303      	orrs	r3, r0
 800deaa:	9300      	str	r3, [sp, #0]
 800deac:	f10b 0b04 	add.w	fp, fp, #4
 800deb0:	9b03      	ldr	r3, [sp, #12]
 800deb2:	e00d      	b.n	800ded0 <__gethex+0x27c>
 800deb4:	9b03      	ldr	r3, [sp, #12]
 800deb6:	9a06      	ldr	r2, [sp, #24]
 800deb8:	4413      	add	r3, r2
 800deba:	42bb      	cmp	r3, r7
 800debc:	d3e0      	bcc.n	800de80 <__gethex+0x22c>
 800debe:	4618      	mov	r0, r3
 800dec0:	9901      	ldr	r1, [sp, #4]
 800dec2:	9307      	str	r3, [sp, #28]
 800dec4:	4652      	mov	r2, sl
 800dec6:	f001 f927 	bl	800f118 <strncmp>
 800deca:	9b07      	ldr	r3, [sp, #28]
 800decc:	2800      	cmp	r0, #0
 800dece:	d1d7      	bne.n	800de80 <__gethex+0x22c>
 800ded0:	461e      	mov	r6, r3
 800ded2:	e78b      	b.n	800ddec <__gethex+0x198>
 800ded4:	f04f 0a03 	mov.w	sl, #3
 800ded8:	e7b8      	b.n	800de4c <__gethex+0x1f8>
 800deda:	da0a      	bge.n	800def2 <__gethex+0x29e>
 800dedc:	1a37      	subs	r7, r6, r0
 800dede:	4621      	mov	r1, r4
 800dee0:	ee18 0a10 	vmov	r0, s16
 800dee4:	463a      	mov	r2, r7
 800dee6:	f000 fc45 	bl	800e774 <__lshift>
 800deea:	1bed      	subs	r5, r5, r7
 800deec:	4604      	mov	r4, r0
 800deee:	f100 0914 	add.w	r9, r0, #20
 800def2:	f04f 0a00 	mov.w	sl, #0
 800def6:	e7ae      	b.n	800de56 <__gethex+0x202>
 800def8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800defc:	42a8      	cmp	r0, r5
 800defe:	dd72      	ble.n	800dfe6 <__gethex+0x392>
 800df00:	1b45      	subs	r5, r0, r5
 800df02:	42ae      	cmp	r6, r5
 800df04:	dc36      	bgt.n	800df74 <__gethex+0x320>
 800df06:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800df0a:	2b02      	cmp	r3, #2
 800df0c:	d02a      	beq.n	800df64 <__gethex+0x310>
 800df0e:	2b03      	cmp	r3, #3
 800df10:	d02c      	beq.n	800df6c <__gethex+0x318>
 800df12:	2b01      	cmp	r3, #1
 800df14:	d11c      	bne.n	800df50 <__gethex+0x2fc>
 800df16:	42ae      	cmp	r6, r5
 800df18:	d11a      	bne.n	800df50 <__gethex+0x2fc>
 800df1a:	2e01      	cmp	r6, #1
 800df1c:	d112      	bne.n	800df44 <__gethex+0x2f0>
 800df1e:	9a04      	ldr	r2, [sp, #16]
 800df20:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800df24:	6013      	str	r3, [r2, #0]
 800df26:	2301      	movs	r3, #1
 800df28:	6123      	str	r3, [r4, #16]
 800df2a:	f8c9 3000 	str.w	r3, [r9]
 800df2e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800df30:	2762      	movs	r7, #98	; 0x62
 800df32:	601c      	str	r4, [r3, #0]
 800df34:	e723      	b.n	800dd7e <__gethex+0x12a>
 800df36:	bf00      	nop
 800df38:	08010050 	.word	0x08010050
 800df3c:	0800ffd8 	.word	0x0800ffd8
 800df40:	0800ffe9 	.word	0x0800ffe9
 800df44:	1e71      	subs	r1, r6, #1
 800df46:	4620      	mov	r0, r4
 800df48:	f000 fe58 	bl	800ebfc <__any_on>
 800df4c:	2800      	cmp	r0, #0
 800df4e:	d1e6      	bne.n	800df1e <__gethex+0x2ca>
 800df50:	ee18 0a10 	vmov	r0, s16
 800df54:	4621      	mov	r1, r4
 800df56:	f000 f9f1 	bl	800e33c <_Bfree>
 800df5a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800df5c:	2300      	movs	r3, #0
 800df5e:	6013      	str	r3, [r2, #0]
 800df60:	2750      	movs	r7, #80	; 0x50
 800df62:	e70c      	b.n	800dd7e <__gethex+0x12a>
 800df64:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800df66:	2b00      	cmp	r3, #0
 800df68:	d1f2      	bne.n	800df50 <__gethex+0x2fc>
 800df6a:	e7d8      	b.n	800df1e <__gethex+0x2ca>
 800df6c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800df6e:	2b00      	cmp	r3, #0
 800df70:	d1d5      	bne.n	800df1e <__gethex+0x2ca>
 800df72:	e7ed      	b.n	800df50 <__gethex+0x2fc>
 800df74:	1e6f      	subs	r7, r5, #1
 800df76:	f1ba 0f00 	cmp.w	sl, #0
 800df7a:	d131      	bne.n	800dfe0 <__gethex+0x38c>
 800df7c:	b127      	cbz	r7, 800df88 <__gethex+0x334>
 800df7e:	4639      	mov	r1, r7
 800df80:	4620      	mov	r0, r4
 800df82:	f000 fe3b 	bl	800ebfc <__any_on>
 800df86:	4682      	mov	sl, r0
 800df88:	117b      	asrs	r3, r7, #5
 800df8a:	2101      	movs	r1, #1
 800df8c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800df90:	f007 071f 	and.w	r7, r7, #31
 800df94:	fa01 f707 	lsl.w	r7, r1, r7
 800df98:	421f      	tst	r7, r3
 800df9a:	4629      	mov	r1, r5
 800df9c:	4620      	mov	r0, r4
 800df9e:	bf18      	it	ne
 800dfa0:	f04a 0a02 	orrne.w	sl, sl, #2
 800dfa4:	1b76      	subs	r6, r6, r5
 800dfa6:	f7ff fded 	bl	800db84 <rshift>
 800dfaa:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800dfae:	2702      	movs	r7, #2
 800dfb0:	f1ba 0f00 	cmp.w	sl, #0
 800dfb4:	d048      	beq.n	800e048 <__gethex+0x3f4>
 800dfb6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800dfba:	2b02      	cmp	r3, #2
 800dfbc:	d015      	beq.n	800dfea <__gethex+0x396>
 800dfbe:	2b03      	cmp	r3, #3
 800dfc0:	d017      	beq.n	800dff2 <__gethex+0x39e>
 800dfc2:	2b01      	cmp	r3, #1
 800dfc4:	d109      	bne.n	800dfda <__gethex+0x386>
 800dfc6:	f01a 0f02 	tst.w	sl, #2
 800dfca:	d006      	beq.n	800dfda <__gethex+0x386>
 800dfcc:	f8d9 0000 	ldr.w	r0, [r9]
 800dfd0:	ea4a 0a00 	orr.w	sl, sl, r0
 800dfd4:	f01a 0f01 	tst.w	sl, #1
 800dfd8:	d10e      	bne.n	800dff8 <__gethex+0x3a4>
 800dfda:	f047 0710 	orr.w	r7, r7, #16
 800dfde:	e033      	b.n	800e048 <__gethex+0x3f4>
 800dfe0:	f04f 0a01 	mov.w	sl, #1
 800dfe4:	e7d0      	b.n	800df88 <__gethex+0x334>
 800dfe6:	2701      	movs	r7, #1
 800dfe8:	e7e2      	b.n	800dfb0 <__gethex+0x35c>
 800dfea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dfec:	f1c3 0301 	rsb	r3, r3, #1
 800dff0:	9315      	str	r3, [sp, #84]	; 0x54
 800dff2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	d0f0      	beq.n	800dfda <__gethex+0x386>
 800dff8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800dffc:	f104 0314 	add.w	r3, r4, #20
 800e000:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e004:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e008:	f04f 0c00 	mov.w	ip, #0
 800e00c:	4618      	mov	r0, r3
 800e00e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e012:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e016:	d01c      	beq.n	800e052 <__gethex+0x3fe>
 800e018:	3201      	adds	r2, #1
 800e01a:	6002      	str	r2, [r0, #0]
 800e01c:	2f02      	cmp	r7, #2
 800e01e:	f104 0314 	add.w	r3, r4, #20
 800e022:	d13f      	bne.n	800e0a4 <__gethex+0x450>
 800e024:	f8d8 2000 	ldr.w	r2, [r8]
 800e028:	3a01      	subs	r2, #1
 800e02a:	42b2      	cmp	r2, r6
 800e02c:	d10a      	bne.n	800e044 <__gethex+0x3f0>
 800e02e:	1171      	asrs	r1, r6, #5
 800e030:	2201      	movs	r2, #1
 800e032:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e036:	f006 061f 	and.w	r6, r6, #31
 800e03a:	fa02 f606 	lsl.w	r6, r2, r6
 800e03e:	421e      	tst	r6, r3
 800e040:	bf18      	it	ne
 800e042:	4617      	movne	r7, r2
 800e044:	f047 0720 	orr.w	r7, r7, #32
 800e048:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e04a:	601c      	str	r4, [r3, #0]
 800e04c:	9b04      	ldr	r3, [sp, #16]
 800e04e:	601d      	str	r5, [r3, #0]
 800e050:	e695      	b.n	800dd7e <__gethex+0x12a>
 800e052:	4299      	cmp	r1, r3
 800e054:	f843 cc04 	str.w	ip, [r3, #-4]
 800e058:	d8d8      	bhi.n	800e00c <__gethex+0x3b8>
 800e05a:	68a3      	ldr	r3, [r4, #8]
 800e05c:	459b      	cmp	fp, r3
 800e05e:	db19      	blt.n	800e094 <__gethex+0x440>
 800e060:	6861      	ldr	r1, [r4, #4]
 800e062:	ee18 0a10 	vmov	r0, s16
 800e066:	3101      	adds	r1, #1
 800e068:	f000 f928 	bl	800e2bc <_Balloc>
 800e06c:	4681      	mov	r9, r0
 800e06e:	b918      	cbnz	r0, 800e078 <__gethex+0x424>
 800e070:	4b1a      	ldr	r3, [pc, #104]	; (800e0dc <__gethex+0x488>)
 800e072:	4602      	mov	r2, r0
 800e074:	2184      	movs	r1, #132	; 0x84
 800e076:	e6a8      	b.n	800ddca <__gethex+0x176>
 800e078:	6922      	ldr	r2, [r4, #16]
 800e07a:	3202      	adds	r2, #2
 800e07c:	f104 010c 	add.w	r1, r4, #12
 800e080:	0092      	lsls	r2, r2, #2
 800e082:	300c      	adds	r0, #12
 800e084:	f000 f90c 	bl	800e2a0 <memcpy>
 800e088:	4621      	mov	r1, r4
 800e08a:	ee18 0a10 	vmov	r0, s16
 800e08e:	f000 f955 	bl	800e33c <_Bfree>
 800e092:	464c      	mov	r4, r9
 800e094:	6923      	ldr	r3, [r4, #16]
 800e096:	1c5a      	adds	r2, r3, #1
 800e098:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e09c:	6122      	str	r2, [r4, #16]
 800e09e:	2201      	movs	r2, #1
 800e0a0:	615a      	str	r2, [r3, #20]
 800e0a2:	e7bb      	b.n	800e01c <__gethex+0x3c8>
 800e0a4:	6922      	ldr	r2, [r4, #16]
 800e0a6:	455a      	cmp	r2, fp
 800e0a8:	dd0b      	ble.n	800e0c2 <__gethex+0x46e>
 800e0aa:	2101      	movs	r1, #1
 800e0ac:	4620      	mov	r0, r4
 800e0ae:	f7ff fd69 	bl	800db84 <rshift>
 800e0b2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e0b6:	3501      	adds	r5, #1
 800e0b8:	42ab      	cmp	r3, r5
 800e0ba:	f6ff aed0 	blt.w	800de5e <__gethex+0x20a>
 800e0be:	2701      	movs	r7, #1
 800e0c0:	e7c0      	b.n	800e044 <__gethex+0x3f0>
 800e0c2:	f016 061f 	ands.w	r6, r6, #31
 800e0c6:	d0fa      	beq.n	800e0be <__gethex+0x46a>
 800e0c8:	4453      	add	r3, sl
 800e0ca:	f1c6 0620 	rsb	r6, r6, #32
 800e0ce:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e0d2:	f000 f9e5 	bl	800e4a0 <__hi0bits>
 800e0d6:	42b0      	cmp	r0, r6
 800e0d8:	dbe7      	blt.n	800e0aa <__gethex+0x456>
 800e0da:	e7f0      	b.n	800e0be <__gethex+0x46a>
 800e0dc:	0800ffd8 	.word	0x0800ffd8

0800e0e0 <L_shift>:
 800e0e0:	f1c2 0208 	rsb	r2, r2, #8
 800e0e4:	0092      	lsls	r2, r2, #2
 800e0e6:	b570      	push	{r4, r5, r6, lr}
 800e0e8:	f1c2 0620 	rsb	r6, r2, #32
 800e0ec:	6843      	ldr	r3, [r0, #4]
 800e0ee:	6804      	ldr	r4, [r0, #0]
 800e0f0:	fa03 f506 	lsl.w	r5, r3, r6
 800e0f4:	432c      	orrs	r4, r5
 800e0f6:	40d3      	lsrs	r3, r2
 800e0f8:	6004      	str	r4, [r0, #0]
 800e0fa:	f840 3f04 	str.w	r3, [r0, #4]!
 800e0fe:	4288      	cmp	r0, r1
 800e100:	d3f4      	bcc.n	800e0ec <L_shift+0xc>
 800e102:	bd70      	pop	{r4, r5, r6, pc}

0800e104 <__match>:
 800e104:	b530      	push	{r4, r5, lr}
 800e106:	6803      	ldr	r3, [r0, #0]
 800e108:	3301      	adds	r3, #1
 800e10a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e10e:	b914      	cbnz	r4, 800e116 <__match+0x12>
 800e110:	6003      	str	r3, [r0, #0]
 800e112:	2001      	movs	r0, #1
 800e114:	bd30      	pop	{r4, r5, pc}
 800e116:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e11a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800e11e:	2d19      	cmp	r5, #25
 800e120:	bf98      	it	ls
 800e122:	3220      	addls	r2, #32
 800e124:	42a2      	cmp	r2, r4
 800e126:	d0f0      	beq.n	800e10a <__match+0x6>
 800e128:	2000      	movs	r0, #0
 800e12a:	e7f3      	b.n	800e114 <__match+0x10>

0800e12c <__hexnan>:
 800e12c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e130:	680b      	ldr	r3, [r1, #0]
 800e132:	115e      	asrs	r6, r3, #5
 800e134:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e138:	f013 031f 	ands.w	r3, r3, #31
 800e13c:	b087      	sub	sp, #28
 800e13e:	bf18      	it	ne
 800e140:	3604      	addne	r6, #4
 800e142:	2500      	movs	r5, #0
 800e144:	1f37      	subs	r7, r6, #4
 800e146:	4690      	mov	r8, r2
 800e148:	6802      	ldr	r2, [r0, #0]
 800e14a:	9301      	str	r3, [sp, #4]
 800e14c:	4682      	mov	sl, r0
 800e14e:	f846 5c04 	str.w	r5, [r6, #-4]
 800e152:	46b9      	mov	r9, r7
 800e154:	463c      	mov	r4, r7
 800e156:	9502      	str	r5, [sp, #8]
 800e158:	46ab      	mov	fp, r5
 800e15a:	7851      	ldrb	r1, [r2, #1]
 800e15c:	1c53      	adds	r3, r2, #1
 800e15e:	9303      	str	r3, [sp, #12]
 800e160:	b341      	cbz	r1, 800e1b4 <__hexnan+0x88>
 800e162:	4608      	mov	r0, r1
 800e164:	9205      	str	r2, [sp, #20]
 800e166:	9104      	str	r1, [sp, #16]
 800e168:	f7ff fd5e 	bl	800dc28 <__hexdig_fun>
 800e16c:	2800      	cmp	r0, #0
 800e16e:	d14f      	bne.n	800e210 <__hexnan+0xe4>
 800e170:	9904      	ldr	r1, [sp, #16]
 800e172:	9a05      	ldr	r2, [sp, #20]
 800e174:	2920      	cmp	r1, #32
 800e176:	d818      	bhi.n	800e1aa <__hexnan+0x7e>
 800e178:	9b02      	ldr	r3, [sp, #8]
 800e17a:	459b      	cmp	fp, r3
 800e17c:	dd13      	ble.n	800e1a6 <__hexnan+0x7a>
 800e17e:	454c      	cmp	r4, r9
 800e180:	d206      	bcs.n	800e190 <__hexnan+0x64>
 800e182:	2d07      	cmp	r5, #7
 800e184:	dc04      	bgt.n	800e190 <__hexnan+0x64>
 800e186:	462a      	mov	r2, r5
 800e188:	4649      	mov	r1, r9
 800e18a:	4620      	mov	r0, r4
 800e18c:	f7ff ffa8 	bl	800e0e0 <L_shift>
 800e190:	4544      	cmp	r4, r8
 800e192:	d950      	bls.n	800e236 <__hexnan+0x10a>
 800e194:	2300      	movs	r3, #0
 800e196:	f1a4 0904 	sub.w	r9, r4, #4
 800e19a:	f844 3c04 	str.w	r3, [r4, #-4]
 800e19e:	f8cd b008 	str.w	fp, [sp, #8]
 800e1a2:	464c      	mov	r4, r9
 800e1a4:	461d      	mov	r5, r3
 800e1a6:	9a03      	ldr	r2, [sp, #12]
 800e1a8:	e7d7      	b.n	800e15a <__hexnan+0x2e>
 800e1aa:	2929      	cmp	r1, #41	; 0x29
 800e1ac:	d156      	bne.n	800e25c <__hexnan+0x130>
 800e1ae:	3202      	adds	r2, #2
 800e1b0:	f8ca 2000 	str.w	r2, [sl]
 800e1b4:	f1bb 0f00 	cmp.w	fp, #0
 800e1b8:	d050      	beq.n	800e25c <__hexnan+0x130>
 800e1ba:	454c      	cmp	r4, r9
 800e1bc:	d206      	bcs.n	800e1cc <__hexnan+0xa0>
 800e1be:	2d07      	cmp	r5, #7
 800e1c0:	dc04      	bgt.n	800e1cc <__hexnan+0xa0>
 800e1c2:	462a      	mov	r2, r5
 800e1c4:	4649      	mov	r1, r9
 800e1c6:	4620      	mov	r0, r4
 800e1c8:	f7ff ff8a 	bl	800e0e0 <L_shift>
 800e1cc:	4544      	cmp	r4, r8
 800e1ce:	d934      	bls.n	800e23a <__hexnan+0x10e>
 800e1d0:	f1a8 0204 	sub.w	r2, r8, #4
 800e1d4:	4623      	mov	r3, r4
 800e1d6:	f853 1b04 	ldr.w	r1, [r3], #4
 800e1da:	f842 1f04 	str.w	r1, [r2, #4]!
 800e1de:	429f      	cmp	r7, r3
 800e1e0:	d2f9      	bcs.n	800e1d6 <__hexnan+0xaa>
 800e1e2:	1b3b      	subs	r3, r7, r4
 800e1e4:	f023 0303 	bic.w	r3, r3, #3
 800e1e8:	3304      	adds	r3, #4
 800e1ea:	3401      	adds	r4, #1
 800e1ec:	3e03      	subs	r6, #3
 800e1ee:	42b4      	cmp	r4, r6
 800e1f0:	bf88      	it	hi
 800e1f2:	2304      	movhi	r3, #4
 800e1f4:	4443      	add	r3, r8
 800e1f6:	2200      	movs	r2, #0
 800e1f8:	f843 2b04 	str.w	r2, [r3], #4
 800e1fc:	429f      	cmp	r7, r3
 800e1fe:	d2fb      	bcs.n	800e1f8 <__hexnan+0xcc>
 800e200:	683b      	ldr	r3, [r7, #0]
 800e202:	b91b      	cbnz	r3, 800e20c <__hexnan+0xe0>
 800e204:	4547      	cmp	r7, r8
 800e206:	d127      	bne.n	800e258 <__hexnan+0x12c>
 800e208:	2301      	movs	r3, #1
 800e20a:	603b      	str	r3, [r7, #0]
 800e20c:	2005      	movs	r0, #5
 800e20e:	e026      	b.n	800e25e <__hexnan+0x132>
 800e210:	3501      	adds	r5, #1
 800e212:	2d08      	cmp	r5, #8
 800e214:	f10b 0b01 	add.w	fp, fp, #1
 800e218:	dd06      	ble.n	800e228 <__hexnan+0xfc>
 800e21a:	4544      	cmp	r4, r8
 800e21c:	d9c3      	bls.n	800e1a6 <__hexnan+0x7a>
 800e21e:	2300      	movs	r3, #0
 800e220:	f844 3c04 	str.w	r3, [r4, #-4]
 800e224:	2501      	movs	r5, #1
 800e226:	3c04      	subs	r4, #4
 800e228:	6822      	ldr	r2, [r4, #0]
 800e22a:	f000 000f 	and.w	r0, r0, #15
 800e22e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800e232:	6022      	str	r2, [r4, #0]
 800e234:	e7b7      	b.n	800e1a6 <__hexnan+0x7a>
 800e236:	2508      	movs	r5, #8
 800e238:	e7b5      	b.n	800e1a6 <__hexnan+0x7a>
 800e23a:	9b01      	ldr	r3, [sp, #4]
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	d0df      	beq.n	800e200 <__hexnan+0xd4>
 800e240:	f04f 32ff 	mov.w	r2, #4294967295
 800e244:	f1c3 0320 	rsb	r3, r3, #32
 800e248:	fa22 f303 	lsr.w	r3, r2, r3
 800e24c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e250:	401a      	ands	r2, r3
 800e252:	f846 2c04 	str.w	r2, [r6, #-4]
 800e256:	e7d3      	b.n	800e200 <__hexnan+0xd4>
 800e258:	3f04      	subs	r7, #4
 800e25a:	e7d1      	b.n	800e200 <__hexnan+0xd4>
 800e25c:	2004      	movs	r0, #4
 800e25e:	b007      	add	sp, #28
 800e260:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e264 <_localeconv_r>:
 800e264:	4800      	ldr	r0, [pc, #0]	; (800e268 <_localeconv_r+0x4>)
 800e266:	4770      	bx	lr
 800e268:	20000264 	.word	0x20000264

0800e26c <malloc>:
 800e26c:	4b02      	ldr	r3, [pc, #8]	; (800e278 <malloc+0xc>)
 800e26e:	4601      	mov	r1, r0
 800e270:	6818      	ldr	r0, [r3, #0]
 800e272:	f000 bd67 	b.w	800ed44 <_malloc_r>
 800e276:	bf00      	nop
 800e278:	2000010c 	.word	0x2000010c

0800e27c <__ascii_mbtowc>:
 800e27c:	b082      	sub	sp, #8
 800e27e:	b901      	cbnz	r1, 800e282 <__ascii_mbtowc+0x6>
 800e280:	a901      	add	r1, sp, #4
 800e282:	b142      	cbz	r2, 800e296 <__ascii_mbtowc+0x1a>
 800e284:	b14b      	cbz	r3, 800e29a <__ascii_mbtowc+0x1e>
 800e286:	7813      	ldrb	r3, [r2, #0]
 800e288:	600b      	str	r3, [r1, #0]
 800e28a:	7812      	ldrb	r2, [r2, #0]
 800e28c:	1e10      	subs	r0, r2, #0
 800e28e:	bf18      	it	ne
 800e290:	2001      	movne	r0, #1
 800e292:	b002      	add	sp, #8
 800e294:	4770      	bx	lr
 800e296:	4610      	mov	r0, r2
 800e298:	e7fb      	b.n	800e292 <__ascii_mbtowc+0x16>
 800e29a:	f06f 0001 	mvn.w	r0, #1
 800e29e:	e7f8      	b.n	800e292 <__ascii_mbtowc+0x16>

0800e2a0 <memcpy>:
 800e2a0:	440a      	add	r2, r1
 800e2a2:	4291      	cmp	r1, r2
 800e2a4:	f100 33ff 	add.w	r3, r0, #4294967295
 800e2a8:	d100      	bne.n	800e2ac <memcpy+0xc>
 800e2aa:	4770      	bx	lr
 800e2ac:	b510      	push	{r4, lr}
 800e2ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e2b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e2b6:	4291      	cmp	r1, r2
 800e2b8:	d1f9      	bne.n	800e2ae <memcpy+0xe>
 800e2ba:	bd10      	pop	{r4, pc}

0800e2bc <_Balloc>:
 800e2bc:	b570      	push	{r4, r5, r6, lr}
 800e2be:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e2c0:	4604      	mov	r4, r0
 800e2c2:	460d      	mov	r5, r1
 800e2c4:	b976      	cbnz	r6, 800e2e4 <_Balloc+0x28>
 800e2c6:	2010      	movs	r0, #16
 800e2c8:	f7ff ffd0 	bl	800e26c <malloc>
 800e2cc:	4602      	mov	r2, r0
 800e2ce:	6260      	str	r0, [r4, #36]	; 0x24
 800e2d0:	b920      	cbnz	r0, 800e2dc <_Balloc+0x20>
 800e2d2:	4b18      	ldr	r3, [pc, #96]	; (800e334 <_Balloc+0x78>)
 800e2d4:	4818      	ldr	r0, [pc, #96]	; (800e338 <_Balloc+0x7c>)
 800e2d6:	2166      	movs	r1, #102	; 0x66
 800e2d8:	f000 ff40 	bl	800f15c <__assert_func>
 800e2dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e2e0:	6006      	str	r6, [r0, #0]
 800e2e2:	60c6      	str	r6, [r0, #12]
 800e2e4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e2e6:	68f3      	ldr	r3, [r6, #12]
 800e2e8:	b183      	cbz	r3, 800e30c <_Balloc+0x50>
 800e2ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e2ec:	68db      	ldr	r3, [r3, #12]
 800e2ee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e2f2:	b9b8      	cbnz	r0, 800e324 <_Balloc+0x68>
 800e2f4:	2101      	movs	r1, #1
 800e2f6:	fa01 f605 	lsl.w	r6, r1, r5
 800e2fa:	1d72      	adds	r2, r6, #5
 800e2fc:	0092      	lsls	r2, r2, #2
 800e2fe:	4620      	mov	r0, r4
 800e300:	f000 fc9d 	bl	800ec3e <_calloc_r>
 800e304:	b160      	cbz	r0, 800e320 <_Balloc+0x64>
 800e306:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e30a:	e00e      	b.n	800e32a <_Balloc+0x6e>
 800e30c:	2221      	movs	r2, #33	; 0x21
 800e30e:	2104      	movs	r1, #4
 800e310:	4620      	mov	r0, r4
 800e312:	f000 fc94 	bl	800ec3e <_calloc_r>
 800e316:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e318:	60f0      	str	r0, [r6, #12]
 800e31a:	68db      	ldr	r3, [r3, #12]
 800e31c:	2b00      	cmp	r3, #0
 800e31e:	d1e4      	bne.n	800e2ea <_Balloc+0x2e>
 800e320:	2000      	movs	r0, #0
 800e322:	bd70      	pop	{r4, r5, r6, pc}
 800e324:	6802      	ldr	r2, [r0, #0]
 800e326:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e32a:	2300      	movs	r3, #0
 800e32c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e330:	e7f7      	b.n	800e322 <_Balloc+0x66>
 800e332:	bf00      	nop
 800e334:	0800ff66 	.word	0x0800ff66
 800e338:	08010064 	.word	0x08010064

0800e33c <_Bfree>:
 800e33c:	b570      	push	{r4, r5, r6, lr}
 800e33e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e340:	4605      	mov	r5, r0
 800e342:	460c      	mov	r4, r1
 800e344:	b976      	cbnz	r6, 800e364 <_Bfree+0x28>
 800e346:	2010      	movs	r0, #16
 800e348:	f7ff ff90 	bl	800e26c <malloc>
 800e34c:	4602      	mov	r2, r0
 800e34e:	6268      	str	r0, [r5, #36]	; 0x24
 800e350:	b920      	cbnz	r0, 800e35c <_Bfree+0x20>
 800e352:	4b09      	ldr	r3, [pc, #36]	; (800e378 <_Bfree+0x3c>)
 800e354:	4809      	ldr	r0, [pc, #36]	; (800e37c <_Bfree+0x40>)
 800e356:	218a      	movs	r1, #138	; 0x8a
 800e358:	f000 ff00 	bl	800f15c <__assert_func>
 800e35c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e360:	6006      	str	r6, [r0, #0]
 800e362:	60c6      	str	r6, [r0, #12]
 800e364:	b13c      	cbz	r4, 800e376 <_Bfree+0x3a>
 800e366:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e368:	6862      	ldr	r2, [r4, #4]
 800e36a:	68db      	ldr	r3, [r3, #12]
 800e36c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e370:	6021      	str	r1, [r4, #0]
 800e372:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e376:	bd70      	pop	{r4, r5, r6, pc}
 800e378:	0800ff66 	.word	0x0800ff66
 800e37c:	08010064 	.word	0x08010064

0800e380 <__multadd>:
 800e380:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e384:	690d      	ldr	r5, [r1, #16]
 800e386:	4607      	mov	r7, r0
 800e388:	460c      	mov	r4, r1
 800e38a:	461e      	mov	r6, r3
 800e38c:	f101 0c14 	add.w	ip, r1, #20
 800e390:	2000      	movs	r0, #0
 800e392:	f8dc 3000 	ldr.w	r3, [ip]
 800e396:	b299      	uxth	r1, r3
 800e398:	fb02 6101 	mla	r1, r2, r1, r6
 800e39c:	0c1e      	lsrs	r6, r3, #16
 800e39e:	0c0b      	lsrs	r3, r1, #16
 800e3a0:	fb02 3306 	mla	r3, r2, r6, r3
 800e3a4:	b289      	uxth	r1, r1
 800e3a6:	3001      	adds	r0, #1
 800e3a8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e3ac:	4285      	cmp	r5, r0
 800e3ae:	f84c 1b04 	str.w	r1, [ip], #4
 800e3b2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e3b6:	dcec      	bgt.n	800e392 <__multadd+0x12>
 800e3b8:	b30e      	cbz	r6, 800e3fe <__multadd+0x7e>
 800e3ba:	68a3      	ldr	r3, [r4, #8]
 800e3bc:	42ab      	cmp	r3, r5
 800e3be:	dc19      	bgt.n	800e3f4 <__multadd+0x74>
 800e3c0:	6861      	ldr	r1, [r4, #4]
 800e3c2:	4638      	mov	r0, r7
 800e3c4:	3101      	adds	r1, #1
 800e3c6:	f7ff ff79 	bl	800e2bc <_Balloc>
 800e3ca:	4680      	mov	r8, r0
 800e3cc:	b928      	cbnz	r0, 800e3da <__multadd+0x5a>
 800e3ce:	4602      	mov	r2, r0
 800e3d0:	4b0c      	ldr	r3, [pc, #48]	; (800e404 <__multadd+0x84>)
 800e3d2:	480d      	ldr	r0, [pc, #52]	; (800e408 <__multadd+0x88>)
 800e3d4:	21b5      	movs	r1, #181	; 0xb5
 800e3d6:	f000 fec1 	bl	800f15c <__assert_func>
 800e3da:	6922      	ldr	r2, [r4, #16]
 800e3dc:	3202      	adds	r2, #2
 800e3de:	f104 010c 	add.w	r1, r4, #12
 800e3e2:	0092      	lsls	r2, r2, #2
 800e3e4:	300c      	adds	r0, #12
 800e3e6:	f7ff ff5b 	bl	800e2a0 <memcpy>
 800e3ea:	4621      	mov	r1, r4
 800e3ec:	4638      	mov	r0, r7
 800e3ee:	f7ff ffa5 	bl	800e33c <_Bfree>
 800e3f2:	4644      	mov	r4, r8
 800e3f4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e3f8:	3501      	adds	r5, #1
 800e3fa:	615e      	str	r6, [r3, #20]
 800e3fc:	6125      	str	r5, [r4, #16]
 800e3fe:	4620      	mov	r0, r4
 800e400:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e404:	0800ffd8 	.word	0x0800ffd8
 800e408:	08010064 	.word	0x08010064

0800e40c <__s2b>:
 800e40c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e410:	460c      	mov	r4, r1
 800e412:	4615      	mov	r5, r2
 800e414:	461f      	mov	r7, r3
 800e416:	2209      	movs	r2, #9
 800e418:	3308      	adds	r3, #8
 800e41a:	4606      	mov	r6, r0
 800e41c:	fb93 f3f2 	sdiv	r3, r3, r2
 800e420:	2100      	movs	r1, #0
 800e422:	2201      	movs	r2, #1
 800e424:	429a      	cmp	r2, r3
 800e426:	db09      	blt.n	800e43c <__s2b+0x30>
 800e428:	4630      	mov	r0, r6
 800e42a:	f7ff ff47 	bl	800e2bc <_Balloc>
 800e42e:	b940      	cbnz	r0, 800e442 <__s2b+0x36>
 800e430:	4602      	mov	r2, r0
 800e432:	4b19      	ldr	r3, [pc, #100]	; (800e498 <__s2b+0x8c>)
 800e434:	4819      	ldr	r0, [pc, #100]	; (800e49c <__s2b+0x90>)
 800e436:	21ce      	movs	r1, #206	; 0xce
 800e438:	f000 fe90 	bl	800f15c <__assert_func>
 800e43c:	0052      	lsls	r2, r2, #1
 800e43e:	3101      	adds	r1, #1
 800e440:	e7f0      	b.n	800e424 <__s2b+0x18>
 800e442:	9b08      	ldr	r3, [sp, #32]
 800e444:	6143      	str	r3, [r0, #20]
 800e446:	2d09      	cmp	r5, #9
 800e448:	f04f 0301 	mov.w	r3, #1
 800e44c:	6103      	str	r3, [r0, #16]
 800e44e:	dd16      	ble.n	800e47e <__s2b+0x72>
 800e450:	f104 0909 	add.w	r9, r4, #9
 800e454:	46c8      	mov	r8, r9
 800e456:	442c      	add	r4, r5
 800e458:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e45c:	4601      	mov	r1, r0
 800e45e:	3b30      	subs	r3, #48	; 0x30
 800e460:	220a      	movs	r2, #10
 800e462:	4630      	mov	r0, r6
 800e464:	f7ff ff8c 	bl	800e380 <__multadd>
 800e468:	45a0      	cmp	r8, r4
 800e46a:	d1f5      	bne.n	800e458 <__s2b+0x4c>
 800e46c:	f1a5 0408 	sub.w	r4, r5, #8
 800e470:	444c      	add	r4, r9
 800e472:	1b2d      	subs	r5, r5, r4
 800e474:	1963      	adds	r3, r4, r5
 800e476:	42bb      	cmp	r3, r7
 800e478:	db04      	blt.n	800e484 <__s2b+0x78>
 800e47a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e47e:	340a      	adds	r4, #10
 800e480:	2509      	movs	r5, #9
 800e482:	e7f6      	b.n	800e472 <__s2b+0x66>
 800e484:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e488:	4601      	mov	r1, r0
 800e48a:	3b30      	subs	r3, #48	; 0x30
 800e48c:	220a      	movs	r2, #10
 800e48e:	4630      	mov	r0, r6
 800e490:	f7ff ff76 	bl	800e380 <__multadd>
 800e494:	e7ee      	b.n	800e474 <__s2b+0x68>
 800e496:	bf00      	nop
 800e498:	0800ffd8 	.word	0x0800ffd8
 800e49c:	08010064 	.word	0x08010064

0800e4a0 <__hi0bits>:
 800e4a0:	0c03      	lsrs	r3, r0, #16
 800e4a2:	041b      	lsls	r3, r3, #16
 800e4a4:	b9d3      	cbnz	r3, 800e4dc <__hi0bits+0x3c>
 800e4a6:	0400      	lsls	r0, r0, #16
 800e4a8:	2310      	movs	r3, #16
 800e4aa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e4ae:	bf04      	itt	eq
 800e4b0:	0200      	lsleq	r0, r0, #8
 800e4b2:	3308      	addeq	r3, #8
 800e4b4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e4b8:	bf04      	itt	eq
 800e4ba:	0100      	lsleq	r0, r0, #4
 800e4bc:	3304      	addeq	r3, #4
 800e4be:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e4c2:	bf04      	itt	eq
 800e4c4:	0080      	lsleq	r0, r0, #2
 800e4c6:	3302      	addeq	r3, #2
 800e4c8:	2800      	cmp	r0, #0
 800e4ca:	db05      	blt.n	800e4d8 <__hi0bits+0x38>
 800e4cc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e4d0:	f103 0301 	add.w	r3, r3, #1
 800e4d4:	bf08      	it	eq
 800e4d6:	2320      	moveq	r3, #32
 800e4d8:	4618      	mov	r0, r3
 800e4da:	4770      	bx	lr
 800e4dc:	2300      	movs	r3, #0
 800e4de:	e7e4      	b.n	800e4aa <__hi0bits+0xa>

0800e4e0 <__lo0bits>:
 800e4e0:	6803      	ldr	r3, [r0, #0]
 800e4e2:	f013 0207 	ands.w	r2, r3, #7
 800e4e6:	4601      	mov	r1, r0
 800e4e8:	d00b      	beq.n	800e502 <__lo0bits+0x22>
 800e4ea:	07da      	lsls	r2, r3, #31
 800e4ec:	d423      	bmi.n	800e536 <__lo0bits+0x56>
 800e4ee:	0798      	lsls	r0, r3, #30
 800e4f0:	bf49      	itett	mi
 800e4f2:	085b      	lsrmi	r3, r3, #1
 800e4f4:	089b      	lsrpl	r3, r3, #2
 800e4f6:	2001      	movmi	r0, #1
 800e4f8:	600b      	strmi	r3, [r1, #0]
 800e4fa:	bf5c      	itt	pl
 800e4fc:	600b      	strpl	r3, [r1, #0]
 800e4fe:	2002      	movpl	r0, #2
 800e500:	4770      	bx	lr
 800e502:	b298      	uxth	r0, r3
 800e504:	b9a8      	cbnz	r0, 800e532 <__lo0bits+0x52>
 800e506:	0c1b      	lsrs	r3, r3, #16
 800e508:	2010      	movs	r0, #16
 800e50a:	b2da      	uxtb	r2, r3
 800e50c:	b90a      	cbnz	r2, 800e512 <__lo0bits+0x32>
 800e50e:	3008      	adds	r0, #8
 800e510:	0a1b      	lsrs	r3, r3, #8
 800e512:	071a      	lsls	r2, r3, #28
 800e514:	bf04      	itt	eq
 800e516:	091b      	lsreq	r3, r3, #4
 800e518:	3004      	addeq	r0, #4
 800e51a:	079a      	lsls	r2, r3, #30
 800e51c:	bf04      	itt	eq
 800e51e:	089b      	lsreq	r3, r3, #2
 800e520:	3002      	addeq	r0, #2
 800e522:	07da      	lsls	r2, r3, #31
 800e524:	d403      	bmi.n	800e52e <__lo0bits+0x4e>
 800e526:	085b      	lsrs	r3, r3, #1
 800e528:	f100 0001 	add.w	r0, r0, #1
 800e52c:	d005      	beq.n	800e53a <__lo0bits+0x5a>
 800e52e:	600b      	str	r3, [r1, #0]
 800e530:	4770      	bx	lr
 800e532:	4610      	mov	r0, r2
 800e534:	e7e9      	b.n	800e50a <__lo0bits+0x2a>
 800e536:	2000      	movs	r0, #0
 800e538:	4770      	bx	lr
 800e53a:	2020      	movs	r0, #32
 800e53c:	4770      	bx	lr
	...

0800e540 <__i2b>:
 800e540:	b510      	push	{r4, lr}
 800e542:	460c      	mov	r4, r1
 800e544:	2101      	movs	r1, #1
 800e546:	f7ff feb9 	bl	800e2bc <_Balloc>
 800e54a:	4602      	mov	r2, r0
 800e54c:	b928      	cbnz	r0, 800e55a <__i2b+0x1a>
 800e54e:	4b05      	ldr	r3, [pc, #20]	; (800e564 <__i2b+0x24>)
 800e550:	4805      	ldr	r0, [pc, #20]	; (800e568 <__i2b+0x28>)
 800e552:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e556:	f000 fe01 	bl	800f15c <__assert_func>
 800e55a:	2301      	movs	r3, #1
 800e55c:	6144      	str	r4, [r0, #20]
 800e55e:	6103      	str	r3, [r0, #16]
 800e560:	bd10      	pop	{r4, pc}
 800e562:	bf00      	nop
 800e564:	0800ffd8 	.word	0x0800ffd8
 800e568:	08010064 	.word	0x08010064

0800e56c <__multiply>:
 800e56c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e570:	4691      	mov	r9, r2
 800e572:	690a      	ldr	r2, [r1, #16]
 800e574:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e578:	429a      	cmp	r2, r3
 800e57a:	bfb8      	it	lt
 800e57c:	460b      	movlt	r3, r1
 800e57e:	460c      	mov	r4, r1
 800e580:	bfbc      	itt	lt
 800e582:	464c      	movlt	r4, r9
 800e584:	4699      	movlt	r9, r3
 800e586:	6927      	ldr	r7, [r4, #16]
 800e588:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e58c:	68a3      	ldr	r3, [r4, #8]
 800e58e:	6861      	ldr	r1, [r4, #4]
 800e590:	eb07 060a 	add.w	r6, r7, sl
 800e594:	42b3      	cmp	r3, r6
 800e596:	b085      	sub	sp, #20
 800e598:	bfb8      	it	lt
 800e59a:	3101      	addlt	r1, #1
 800e59c:	f7ff fe8e 	bl	800e2bc <_Balloc>
 800e5a0:	b930      	cbnz	r0, 800e5b0 <__multiply+0x44>
 800e5a2:	4602      	mov	r2, r0
 800e5a4:	4b44      	ldr	r3, [pc, #272]	; (800e6b8 <__multiply+0x14c>)
 800e5a6:	4845      	ldr	r0, [pc, #276]	; (800e6bc <__multiply+0x150>)
 800e5a8:	f240 115d 	movw	r1, #349	; 0x15d
 800e5ac:	f000 fdd6 	bl	800f15c <__assert_func>
 800e5b0:	f100 0514 	add.w	r5, r0, #20
 800e5b4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e5b8:	462b      	mov	r3, r5
 800e5ba:	2200      	movs	r2, #0
 800e5bc:	4543      	cmp	r3, r8
 800e5be:	d321      	bcc.n	800e604 <__multiply+0x98>
 800e5c0:	f104 0314 	add.w	r3, r4, #20
 800e5c4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e5c8:	f109 0314 	add.w	r3, r9, #20
 800e5cc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e5d0:	9202      	str	r2, [sp, #8]
 800e5d2:	1b3a      	subs	r2, r7, r4
 800e5d4:	3a15      	subs	r2, #21
 800e5d6:	f022 0203 	bic.w	r2, r2, #3
 800e5da:	3204      	adds	r2, #4
 800e5dc:	f104 0115 	add.w	r1, r4, #21
 800e5e0:	428f      	cmp	r7, r1
 800e5e2:	bf38      	it	cc
 800e5e4:	2204      	movcc	r2, #4
 800e5e6:	9201      	str	r2, [sp, #4]
 800e5e8:	9a02      	ldr	r2, [sp, #8]
 800e5ea:	9303      	str	r3, [sp, #12]
 800e5ec:	429a      	cmp	r2, r3
 800e5ee:	d80c      	bhi.n	800e60a <__multiply+0x9e>
 800e5f0:	2e00      	cmp	r6, #0
 800e5f2:	dd03      	ble.n	800e5fc <__multiply+0x90>
 800e5f4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	d05a      	beq.n	800e6b2 <__multiply+0x146>
 800e5fc:	6106      	str	r6, [r0, #16]
 800e5fe:	b005      	add	sp, #20
 800e600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e604:	f843 2b04 	str.w	r2, [r3], #4
 800e608:	e7d8      	b.n	800e5bc <__multiply+0x50>
 800e60a:	f8b3 a000 	ldrh.w	sl, [r3]
 800e60e:	f1ba 0f00 	cmp.w	sl, #0
 800e612:	d024      	beq.n	800e65e <__multiply+0xf2>
 800e614:	f104 0e14 	add.w	lr, r4, #20
 800e618:	46a9      	mov	r9, r5
 800e61a:	f04f 0c00 	mov.w	ip, #0
 800e61e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e622:	f8d9 1000 	ldr.w	r1, [r9]
 800e626:	fa1f fb82 	uxth.w	fp, r2
 800e62a:	b289      	uxth	r1, r1
 800e62c:	fb0a 110b 	mla	r1, sl, fp, r1
 800e630:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e634:	f8d9 2000 	ldr.w	r2, [r9]
 800e638:	4461      	add	r1, ip
 800e63a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e63e:	fb0a c20b 	mla	r2, sl, fp, ip
 800e642:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e646:	b289      	uxth	r1, r1
 800e648:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e64c:	4577      	cmp	r7, lr
 800e64e:	f849 1b04 	str.w	r1, [r9], #4
 800e652:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e656:	d8e2      	bhi.n	800e61e <__multiply+0xb2>
 800e658:	9a01      	ldr	r2, [sp, #4]
 800e65a:	f845 c002 	str.w	ip, [r5, r2]
 800e65e:	9a03      	ldr	r2, [sp, #12]
 800e660:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e664:	3304      	adds	r3, #4
 800e666:	f1b9 0f00 	cmp.w	r9, #0
 800e66a:	d020      	beq.n	800e6ae <__multiply+0x142>
 800e66c:	6829      	ldr	r1, [r5, #0]
 800e66e:	f104 0c14 	add.w	ip, r4, #20
 800e672:	46ae      	mov	lr, r5
 800e674:	f04f 0a00 	mov.w	sl, #0
 800e678:	f8bc b000 	ldrh.w	fp, [ip]
 800e67c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e680:	fb09 220b 	mla	r2, r9, fp, r2
 800e684:	4492      	add	sl, r2
 800e686:	b289      	uxth	r1, r1
 800e688:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800e68c:	f84e 1b04 	str.w	r1, [lr], #4
 800e690:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e694:	f8be 1000 	ldrh.w	r1, [lr]
 800e698:	0c12      	lsrs	r2, r2, #16
 800e69a:	fb09 1102 	mla	r1, r9, r2, r1
 800e69e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800e6a2:	4567      	cmp	r7, ip
 800e6a4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e6a8:	d8e6      	bhi.n	800e678 <__multiply+0x10c>
 800e6aa:	9a01      	ldr	r2, [sp, #4]
 800e6ac:	50a9      	str	r1, [r5, r2]
 800e6ae:	3504      	adds	r5, #4
 800e6b0:	e79a      	b.n	800e5e8 <__multiply+0x7c>
 800e6b2:	3e01      	subs	r6, #1
 800e6b4:	e79c      	b.n	800e5f0 <__multiply+0x84>
 800e6b6:	bf00      	nop
 800e6b8:	0800ffd8 	.word	0x0800ffd8
 800e6bc:	08010064 	.word	0x08010064

0800e6c0 <__pow5mult>:
 800e6c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e6c4:	4615      	mov	r5, r2
 800e6c6:	f012 0203 	ands.w	r2, r2, #3
 800e6ca:	4606      	mov	r6, r0
 800e6cc:	460f      	mov	r7, r1
 800e6ce:	d007      	beq.n	800e6e0 <__pow5mult+0x20>
 800e6d0:	4c25      	ldr	r4, [pc, #148]	; (800e768 <__pow5mult+0xa8>)
 800e6d2:	3a01      	subs	r2, #1
 800e6d4:	2300      	movs	r3, #0
 800e6d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e6da:	f7ff fe51 	bl	800e380 <__multadd>
 800e6de:	4607      	mov	r7, r0
 800e6e0:	10ad      	asrs	r5, r5, #2
 800e6e2:	d03d      	beq.n	800e760 <__pow5mult+0xa0>
 800e6e4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e6e6:	b97c      	cbnz	r4, 800e708 <__pow5mult+0x48>
 800e6e8:	2010      	movs	r0, #16
 800e6ea:	f7ff fdbf 	bl	800e26c <malloc>
 800e6ee:	4602      	mov	r2, r0
 800e6f0:	6270      	str	r0, [r6, #36]	; 0x24
 800e6f2:	b928      	cbnz	r0, 800e700 <__pow5mult+0x40>
 800e6f4:	4b1d      	ldr	r3, [pc, #116]	; (800e76c <__pow5mult+0xac>)
 800e6f6:	481e      	ldr	r0, [pc, #120]	; (800e770 <__pow5mult+0xb0>)
 800e6f8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e6fc:	f000 fd2e 	bl	800f15c <__assert_func>
 800e700:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e704:	6004      	str	r4, [r0, #0]
 800e706:	60c4      	str	r4, [r0, #12]
 800e708:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e70c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e710:	b94c      	cbnz	r4, 800e726 <__pow5mult+0x66>
 800e712:	f240 2171 	movw	r1, #625	; 0x271
 800e716:	4630      	mov	r0, r6
 800e718:	f7ff ff12 	bl	800e540 <__i2b>
 800e71c:	2300      	movs	r3, #0
 800e71e:	f8c8 0008 	str.w	r0, [r8, #8]
 800e722:	4604      	mov	r4, r0
 800e724:	6003      	str	r3, [r0, #0]
 800e726:	f04f 0900 	mov.w	r9, #0
 800e72a:	07eb      	lsls	r3, r5, #31
 800e72c:	d50a      	bpl.n	800e744 <__pow5mult+0x84>
 800e72e:	4639      	mov	r1, r7
 800e730:	4622      	mov	r2, r4
 800e732:	4630      	mov	r0, r6
 800e734:	f7ff ff1a 	bl	800e56c <__multiply>
 800e738:	4639      	mov	r1, r7
 800e73a:	4680      	mov	r8, r0
 800e73c:	4630      	mov	r0, r6
 800e73e:	f7ff fdfd 	bl	800e33c <_Bfree>
 800e742:	4647      	mov	r7, r8
 800e744:	106d      	asrs	r5, r5, #1
 800e746:	d00b      	beq.n	800e760 <__pow5mult+0xa0>
 800e748:	6820      	ldr	r0, [r4, #0]
 800e74a:	b938      	cbnz	r0, 800e75c <__pow5mult+0x9c>
 800e74c:	4622      	mov	r2, r4
 800e74e:	4621      	mov	r1, r4
 800e750:	4630      	mov	r0, r6
 800e752:	f7ff ff0b 	bl	800e56c <__multiply>
 800e756:	6020      	str	r0, [r4, #0]
 800e758:	f8c0 9000 	str.w	r9, [r0]
 800e75c:	4604      	mov	r4, r0
 800e75e:	e7e4      	b.n	800e72a <__pow5mult+0x6a>
 800e760:	4638      	mov	r0, r7
 800e762:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e766:	bf00      	nop
 800e768:	080101b0 	.word	0x080101b0
 800e76c:	0800ff66 	.word	0x0800ff66
 800e770:	08010064 	.word	0x08010064

0800e774 <__lshift>:
 800e774:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e778:	460c      	mov	r4, r1
 800e77a:	6849      	ldr	r1, [r1, #4]
 800e77c:	6923      	ldr	r3, [r4, #16]
 800e77e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e782:	68a3      	ldr	r3, [r4, #8]
 800e784:	4607      	mov	r7, r0
 800e786:	4691      	mov	r9, r2
 800e788:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e78c:	f108 0601 	add.w	r6, r8, #1
 800e790:	42b3      	cmp	r3, r6
 800e792:	db0b      	blt.n	800e7ac <__lshift+0x38>
 800e794:	4638      	mov	r0, r7
 800e796:	f7ff fd91 	bl	800e2bc <_Balloc>
 800e79a:	4605      	mov	r5, r0
 800e79c:	b948      	cbnz	r0, 800e7b2 <__lshift+0x3e>
 800e79e:	4602      	mov	r2, r0
 800e7a0:	4b2a      	ldr	r3, [pc, #168]	; (800e84c <__lshift+0xd8>)
 800e7a2:	482b      	ldr	r0, [pc, #172]	; (800e850 <__lshift+0xdc>)
 800e7a4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e7a8:	f000 fcd8 	bl	800f15c <__assert_func>
 800e7ac:	3101      	adds	r1, #1
 800e7ae:	005b      	lsls	r3, r3, #1
 800e7b0:	e7ee      	b.n	800e790 <__lshift+0x1c>
 800e7b2:	2300      	movs	r3, #0
 800e7b4:	f100 0114 	add.w	r1, r0, #20
 800e7b8:	f100 0210 	add.w	r2, r0, #16
 800e7bc:	4618      	mov	r0, r3
 800e7be:	4553      	cmp	r3, sl
 800e7c0:	db37      	blt.n	800e832 <__lshift+0xbe>
 800e7c2:	6920      	ldr	r0, [r4, #16]
 800e7c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e7c8:	f104 0314 	add.w	r3, r4, #20
 800e7cc:	f019 091f 	ands.w	r9, r9, #31
 800e7d0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e7d4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800e7d8:	d02f      	beq.n	800e83a <__lshift+0xc6>
 800e7da:	f1c9 0e20 	rsb	lr, r9, #32
 800e7de:	468a      	mov	sl, r1
 800e7e0:	f04f 0c00 	mov.w	ip, #0
 800e7e4:	681a      	ldr	r2, [r3, #0]
 800e7e6:	fa02 f209 	lsl.w	r2, r2, r9
 800e7ea:	ea42 020c 	orr.w	r2, r2, ip
 800e7ee:	f84a 2b04 	str.w	r2, [sl], #4
 800e7f2:	f853 2b04 	ldr.w	r2, [r3], #4
 800e7f6:	4298      	cmp	r0, r3
 800e7f8:	fa22 fc0e 	lsr.w	ip, r2, lr
 800e7fc:	d8f2      	bhi.n	800e7e4 <__lshift+0x70>
 800e7fe:	1b03      	subs	r3, r0, r4
 800e800:	3b15      	subs	r3, #21
 800e802:	f023 0303 	bic.w	r3, r3, #3
 800e806:	3304      	adds	r3, #4
 800e808:	f104 0215 	add.w	r2, r4, #21
 800e80c:	4290      	cmp	r0, r2
 800e80e:	bf38      	it	cc
 800e810:	2304      	movcc	r3, #4
 800e812:	f841 c003 	str.w	ip, [r1, r3]
 800e816:	f1bc 0f00 	cmp.w	ip, #0
 800e81a:	d001      	beq.n	800e820 <__lshift+0xac>
 800e81c:	f108 0602 	add.w	r6, r8, #2
 800e820:	3e01      	subs	r6, #1
 800e822:	4638      	mov	r0, r7
 800e824:	612e      	str	r6, [r5, #16]
 800e826:	4621      	mov	r1, r4
 800e828:	f7ff fd88 	bl	800e33c <_Bfree>
 800e82c:	4628      	mov	r0, r5
 800e82e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e832:	f842 0f04 	str.w	r0, [r2, #4]!
 800e836:	3301      	adds	r3, #1
 800e838:	e7c1      	b.n	800e7be <__lshift+0x4a>
 800e83a:	3904      	subs	r1, #4
 800e83c:	f853 2b04 	ldr.w	r2, [r3], #4
 800e840:	f841 2f04 	str.w	r2, [r1, #4]!
 800e844:	4298      	cmp	r0, r3
 800e846:	d8f9      	bhi.n	800e83c <__lshift+0xc8>
 800e848:	e7ea      	b.n	800e820 <__lshift+0xac>
 800e84a:	bf00      	nop
 800e84c:	0800ffd8 	.word	0x0800ffd8
 800e850:	08010064 	.word	0x08010064

0800e854 <__mcmp>:
 800e854:	b530      	push	{r4, r5, lr}
 800e856:	6902      	ldr	r2, [r0, #16]
 800e858:	690c      	ldr	r4, [r1, #16]
 800e85a:	1b12      	subs	r2, r2, r4
 800e85c:	d10e      	bne.n	800e87c <__mcmp+0x28>
 800e85e:	f100 0314 	add.w	r3, r0, #20
 800e862:	3114      	adds	r1, #20
 800e864:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e868:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e86c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e870:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e874:	42a5      	cmp	r5, r4
 800e876:	d003      	beq.n	800e880 <__mcmp+0x2c>
 800e878:	d305      	bcc.n	800e886 <__mcmp+0x32>
 800e87a:	2201      	movs	r2, #1
 800e87c:	4610      	mov	r0, r2
 800e87e:	bd30      	pop	{r4, r5, pc}
 800e880:	4283      	cmp	r3, r0
 800e882:	d3f3      	bcc.n	800e86c <__mcmp+0x18>
 800e884:	e7fa      	b.n	800e87c <__mcmp+0x28>
 800e886:	f04f 32ff 	mov.w	r2, #4294967295
 800e88a:	e7f7      	b.n	800e87c <__mcmp+0x28>

0800e88c <__mdiff>:
 800e88c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e890:	460c      	mov	r4, r1
 800e892:	4606      	mov	r6, r0
 800e894:	4611      	mov	r1, r2
 800e896:	4620      	mov	r0, r4
 800e898:	4690      	mov	r8, r2
 800e89a:	f7ff ffdb 	bl	800e854 <__mcmp>
 800e89e:	1e05      	subs	r5, r0, #0
 800e8a0:	d110      	bne.n	800e8c4 <__mdiff+0x38>
 800e8a2:	4629      	mov	r1, r5
 800e8a4:	4630      	mov	r0, r6
 800e8a6:	f7ff fd09 	bl	800e2bc <_Balloc>
 800e8aa:	b930      	cbnz	r0, 800e8ba <__mdiff+0x2e>
 800e8ac:	4b3a      	ldr	r3, [pc, #232]	; (800e998 <__mdiff+0x10c>)
 800e8ae:	4602      	mov	r2, r0
 800e8b0:	f240 2132 	movw	r1, #562	; 0x232
 800e8b4:	4839      	ldr	r0, [pc, #228]	; (800e99c <__mdiff+0x110>)
 800e8b6:	f000 fc51 	bl	800f15c <__assert_func>
 800e8ba:	2301      	movs	r3, #1
 800e8bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e8c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8c4:	bfa4      	itt	ge
 800e8c6:	4643      	movge	r3, r8
 800e8c8:	46a0      	movge	r8, r4
 800e8ca:	4630      	mov	r0, r6
 800e8cc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e8d0:	bfa6      	itte	ge
 800e8d2:	461c      	movge	r4, r3
 800e8d4:	2500      	movge	r5, #0
 800e8d6:	2501      	movlt	r5, #1
 800e8d8:	f7ff fcf0 	bl	800e2bc <_Balloc>
 800e8dc:	b920      	cbnz	r0, 800e8e8 <__mdiff+0x5c>
 800e8de:	4b2e      	ldr	r3, [pc, #184]	; (800e998 <__mdiff+0x10c>)
 800e8e0:	4602      	mov	r2, r0
 800e8e2:	f44f 7110 	mov.w	r1, #576	; 0x240
 800e8e6:	e7e5      	b.n	800e8b4 <__mdiff+0x28>
 800e8e8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e8ec:	6926      	ldr	r6, [r4, #16]
 800e8ee:	60c5      	str	r5, [r0, #12]
 800e8f0:	f104 0914 	add.w	r9, r4, #20
 800e8f4:	f108 0514 	add.w	r5, r8, #20
 800e8f8:	f100 0e14 	add.w	lr, r0, #20
 800e8fc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800e900:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800e904:	f108 0210 	add.w	r2, r8, #16
 800e908:	46f2      	mov	sl, lr
 800e90a:	2100      	movs	r1, #0
 800e90c:	f859 3b04 	ldr.w	r3, [r9], #4
 800e910:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e914:	fa1f f883 	uxth.w	r8, r3
 800e918:	fa11 f18b 	uxtah	r1, r1, fp
 800e91c:	0c1b      	lsrs	r3, r3, #16
 800e91e:	eba1 0808 	sub.w	r8, r1, r8
 800e922:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e926:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e92a:	fa1f f888 	uxth.w	r8, r8
 800e92e:	1419      	asrs	r1, r3, #16
 800e930:	454e      	cmp	r6, r9
 800e932:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e936:	f84a 3b04 	str.w	r3, [sl], #4
 800e93a:	d8e7      	bhi.n	800e90c <__mdiff+0x80>
 800e93c:	1b33      	subs	r3, r6, r4
 800e93e:	3b15      	subs	r3, #21
 800e940:	f023 0303 	bic.w	r3, r3, #3
 800e944:	3304      	adds	r3, #4
 800e946:	3415      	adds	r4, #21
 800e948:	42a6      	cmp	r6, r4
 800e94a:	bf38      	it	cc
 800e94c:	2304      	movcc	r3, #4
 800e94e:	441d      	add	r5, r3
 800e950:	4473      	add	r3, lr
 800e952:	469e      	mov	lr, r3
 800e954:	462e      	mov	r6, r5
 800e956:	4566      	cmp	r6, ip
 800e958:	d30e      	bcc.n	800e978 <__mdiff+0xec>
 800e95a:	f10c 0203 	add.w	r2, ip, #3
 800e95e:	1b52      	subs	r2, r2, r5
 800e960:	f022 0203 	bic.w	r2, r2, #3
 800e964:	3d03      	subs	r5, #3
 800e966:	45ac      	cmp	ip, r5
 800e968:	bf38      	it	cc
 800e96a:	2200      	movcc	r2, #0
 800e96c:	441a      	add	r2, r3
 800e96e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800e972:	b17b      	cbz	r3, 800e994 <__mdiff+0x108>
 800e974:	6107      	str	r7, [r0, #16]
 800e976:	e7a3      	b.n	800e8c0 <__mdiff+0x34>
 800e978:	f856 8b04 	ldr.w	r8, [r6], #4
 800e97c:	fa11 f288 	uxtah	r2, r1, r8
 800e980:	1414      	asrs	r4, r2, #16
 800e982:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800e986:	b292      	uxth	r2, r2
 800e988:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800e98c:	f84e 2b04 	str.w	r2, [lr], #4
 800e990:	1421      	asrs	r1, r4, #16
 800e992:	e7e0      	b.n	800e956 <__mdiff+0xca>
 800e994:	3f01      	subs	r7, #1
 800e996:	e7ea      	b.n	800e96e <__mdiff+0xe2>
 800e998:	0800ffd8 	.word	0x0800ffd8
 800e99c:	08010064 	.word	0x08010064

0800e9a0 <__ulp>:
 800e9a0:	b082      	sub	sp, #8
 800e9a2:	ed8d 0b00 	vstr	d0, [sp]
 800e9a6:	9b01      	ldr	r3, [sp, #4]
 800e9a8:	4912      	ldr	r1, [pc, #72]	; (800e9f4 <__ulp+0x54>)
 800e9aa:	4019      	ands	r1, r3
 800e9ac:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800e9b0:	2900      	cmp	r1, #0
 800e9b2:	dd05      	ble.n	800e9c0 <__ulp+0x20>
 800e9b4:	2200      	movs	r2, #0
 800e9b6:	460b      	mov	r3, r1
 800e9b8:	ec43 2b10 	vmov	d0, r2, r3
 800e9bc:	b002      	add	sp, #8
 800e9be:	4770      	bx	lr
 800e9c0:	4249      	negs	r1, r1
 800e9c2:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800e9c6:	ea4f 5021 	mov.w	r0, r1, asr #20
 800e9ca:	f04f 0200 	mov.w	r2, #0
 800e9ce:	f04f 0300 	mov.w	r3, #0
 800e9d2:	da04      	bge.n	800e9de <__ulp+0x3e>
 800e9d4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800e9d8:	fa41 f300 	asr.w	r3, r1, r0
 800e9dc:	e7ec      	b.n	800e9b8 <__ulp+0x18>
 800e9de:	f1a0 0114 	sub.w	r1, r0, #20
 800e9e2:	291e      	cmp	r1, #30
 800e9e4:	bfda      	itte	le
 800e9e6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800e9ea:	fa20 f101 	lsrle.w	r1, r0, r1
 800e9ee:	2101      	movgt	r1, #1
 800e9f0:	460a      	mov	r2, r1
 800e9f2:	e7e1      	b.n	800e9b8 <__ulp+0x18>
 800e9f4:	7ff00000 	.word	0x7ff00000

0800e9f8 <__b2d>:
 800e9f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e9fa:	6905      	ldr	r5, [r0, #16]
 800e9fc:	f100 0714 	add.w	r7, r0, #20
 800ea00:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800ea04:	1f2e      	subs	r6, r5, #4
 800ea06:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800ea0a:	4620      	mov	r0, r4
 800ea0c:	f7ff fd48 	bl	800e4a0 <__hi0bits>
 800ea10:	f1c0 0320 	rsb	r3, r0, #32
 800ea14:	280a      	cmp	r0, #10
 800ea16:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800ea94 <__b2d+0x9c>
 800ea1a:	600b      	str	r3, [r1, #0]
 800ea1c:	dc14      	bgt.n	800ea48 <__b2d+0x50>
 800ea1e:	f1c0 0e0b 	rsb	lr, r0, #11
 800ea22:	fa24 f10e 	lsr.w	r1, r4, lr
 800ea26:	42b7      	cmp	r7, r6
 800ea28:	ea41 030c 	orr.w	r3, r1, ip
 800ea2c:	bf34      	ite	cc
 800ea2e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800ea32:	2100      	movcs	r1, #0
 800ea34:	3015      	adds	r0, #21
 800ea36:	fa04 f000 	lsl.w	r0, r4, r0
 800ea3a:	fa21 f10e 	lsr.w	r1, r1, lr
 800ea3e:	ea40 0201 	orr.w	r2, r0, r1
 800ea42:	ec43 2b10 	vmov	d0, r2, r3
 800ea46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ea48:	42b7      	cmp	r7, r6
 800ea4a:	bf3a      	itte	cc
 800ea4c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800ea50:	f1a5 0608 	subcc.w	r6, r5, #8
 800ea54:	2100      	movcs	r1, #0
 800ea56:	380b      	subs	r0, #11
 800ea58:	d017      	beq.n	800ea8a <__b2d+0x92>
 800ea5a:	f1c0 0c20 	rsb	ip, r0, #32
 800ea5e:	fa04 f500 	lsl.w	r5, r4, r0
 800ea62:	42be      	cmp	r6, r7
 800ea64:	fa21 f40c 	lsr.w	r4, r1, ip
 800ea68:	ea45 0504 	orr.w	r5, r5, r4
 800ea6c:	bf8c      	ite	hi
 800ea6e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800ea72:	2400      	movls	r4, #0
 800ea74:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800ea78:	fa01 f000 	lsl.w	r0, r1, r0
 800ea7c:	fa24 f40c 	lsr.w	r4, r4, ip
 800ea80:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ea84:	ea40 0204 	orr.w	r2, r0, r4
 800ea88:	e7db      	b.n	800ea42 <__b2d+0x4a>
 800ea8a:	ea44 030c 	orr.w	r3, r4, ip
 800ea8e:	460a      	mov	r2, r1
 800ea90:	e7d7      	b.n	800ea42 <__b2d+0x4a>
 800ea92:	bf00      	nop
 800ea94:	3ff00000 	.word	0x3ff00000

0800ea98 <__d2b>:
 800ea98:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ea9c:	4689      	mov	r9, r1
 800ea9e:	2101      	movs	r1, #1
 800eaa0:	ec57 6b10 	vmov	r6, r7, d0
 800eaa4:	4690      	mov	r8, r2
 800eaa6:	f7ff fc09 	bl	800e2bc <_Balloc>
 800eaaa:	4604      	mov	r4, r0
 800eaac:	b930      	cbnz	r0, 800eabc <__d2b+0x24>
 800eaae:	4602      	mov	r2, r0
 800eab0:	4b25      	ldr	r3, [pc, #148]	; (800eb48 <__d2b+0xb0>)
 800eab2:	4826      	ldr	r0, [pc, #152]	; (800eb4c <__d2b+0xb4>)
 800eab4:	f240 310a 	movw	r1, #778	; 0x30a
 800eab8:	f000 fb50 	bl	800f15c <__assert_func>
 800eabc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800eac0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800eac4:	bb35      	cbnz	r5, 800eb14 <__d2b+0x7c>
 800eac6:	2e00      	cmp	r6, #0
 800eac8:	9301      	str	r3, [sp, #4]
 800eaca:	d028      	beq.n	800eb1e <__d2b+0x86>
 800eacc:	4668      	mov	r0, sp
 800eace:	9600      	str	r6, [sp, #0]
 800ead0:	f7ff fd06 	bl	800e4e0 <__lo0bits>
 800ead4:	9900      	ldr	r1, [sp, #0]
 800ead6:	b300      	cbz	r0, 800eb1a <__d2b+0x82>
 800ead8:	9a01      	ldr	r2, [sp, #4]
 800eada:	f1c0 0320 	rsb	r3, r0, #32
 800eade:	fa02 f303 	lsl.w	r3, r2, r3
 800eae2:	430b      	orrs	r3, r1
 800eae4:	40c2      	lsrs	r2, r0
 800eae6:	6163      	str	r3, [r4, #20]
 800eae8:	9201      	str	r2, [sp, #4]
 800eaea:	9b01      	ldr	r3, [sp, #4]
 800eaec:	61a3      	str	r3, [r4, #24]
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	bf14      	ite	ne
 800eaf2:	2202      	movne	r2, #2
 800eaf4:	2201      	moveq	r2, #1
 800eaf6:	6122      	str	r2, [r4, #16]
 800eaf8:	b1d5      	cbz	r5, 800eb30 <__d2b+0x98>
 800eafa:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800eafe:	4405      	add	r5, r0
 800eb00:	f8c9 5000 	str.w	r5, [r9]
 800eb04:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800eb08:	f8c8 0000 	str.w	r0, [r8]
 800eb0c:	4620      	mov	r0, r4
 800eb0e:	b003      	add	sp, #12
 800eb10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eb14:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800eb18:	e7d5      	b.n	800eac6 <__d2b+0x2e>
 800eb1a:	6161      	str	r1, [r4, #20]
 800eb1c:	e7e5      	b.n	800eaea <__d2b+0x52>
 800eb1e:	a801      	add	r0, sp, #4
 800eb20:	f7ff fcde 	bl	800e4e0 <__lo0bits>
 800eb24:	9b01      	ldr	r3, [sp, #4]
 800eb26:	6163      	str	r3, [r4, #20]
 800eb28:	2201      	movs	r2, #1
 800eb2a:	6122      	str	r2, [r4, #16]
 800eb2c:	3020      	adds	r0, #32
 800eb2e:	e7e3      	b.n	800eaf8 <__d2b+0x60>
 800eb30:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800eb34:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800eb38:	f8c9 0000 	str.w	r0, [r9]
 800eb3c:	6918      	ldr	r0, [r3, #16]
 800eb3e:	f7ff fcaf 	bl	800e4a0 <__hi0bits>
 800eb42:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800eb46:	e7df      	b.n	800eb08 <__d2b+0x70>
 800eb48:	0800ffd8 	.word	0x0800ffd8
 800eb4c:	08010064 	.word	0x08010064

0800eb50 <__ratio>:
 800eb50:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb54:	4688      	mov	r8, r1
 800eb56:	4669      	mov	r1, sp
 800eb58:	4681      	mov	r9, r0
 800eb5a:	f7ff ff4d 	bl	800e9f8 <__b2d>
 800eb5e:	a901      	add	r1, sp, #4
 800eb60:	4640      	mov	r0, r8
 800eb62:	ec55 4b10 	vmov	r4, r5, d0
 800eb66:	f7ff ff47 	bl	800e9f8 <__b2d>
 800eb6a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800eb6e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800eb72:	eba3 0c02 	sub.w	ip, r3, r2
 800eb76:	e9dd 3200 	ldrd	r3, r2, [sp]
 800eb7a:	1a9b      	subs	r3, r3, r2
 800eb7c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800eb80:	ec51 0b10 	vmov	r0, r1, d0
 800eb84:	2b00      	cmp	r3, #0
 800eb86:	bfd6      	itet	le
 800eb88:	460a      	movle	r2, r1
 800eb8a:	462a      	movgt	r2, r5
 800eb8c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800eb90:	468b      	mov	fp, r1
 800eb92:	462f      	mov	r7, r5
 800eb94:	bfd4      	ite	le
 800eb96:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800eb9a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800eb9e:	4620      	mov	r0, r4
 800eba0:	ee10 2a10 	vmov	r2, s0
 800eba4:	465b      	mov	r3, fp
 800eba6:	4639      	mov	r1, r7
 800eba8:	f7f1 fe70 	bl	800088c <__aeabi_ddiv>
 800ebac:	ec41 0b10 	vmov	d0, r0, r1
 800ebb0:	b003      	add	sp, #12
 800ebb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ebb6 <__copybits>:
 800ebb6:	3901      	subs	r1, #1
 800ebb8:	b570      	push	{r4, r5, r6, lr}
 800ebba:	1149      	asrs	r1, r1, #5
 800ebbc:	6914      	ldr	r4, [r2, #16]
 800ebbe:	3101      	adds	r1, #1
 800ebc0:	f102 0314 	add.w	r3, r2, #20
 800ebc4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ebc8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ebcc:	1f05      	subs	r5, r0, #4
 800ebce:	42a3      	cmp	r3, r4
 800ebd0:	d30c      	bcc.n	800ebec <__copybits+0x36>
 800ebd2:	1aa3      	subs	r3, r4, r2
 800ebd4:	3b11      	subs	r3, #17
 800ebd6:	f023 0303 	bic.w	r3, r3, #3
 800ebda:	3211      	adds	r2, #17
 800ebdc:	42a2      	cmp	r2, r4
 800ebde:	bf88      	it	hi
 800ebe0:	2300      	movhi	r3, #0
 800ebe2:	4418      	add	r0, r3
 800ebe4:	2300      	movs	r3, #0
 800ebe6:	4288      	cmp	r0, r1
 800ebe8:	d305      	bcc.n	800ebf6 <__copybits+0x40>
 800ebea:	bd70      	pop	{r4, r5, r6, pc}
 800ebec:	f853 6b04 	ldr.w	r6, [r3], #4
 800ebf0:	f845 6f04 	str.w	r6, [r5, #4]!
 800ebf4:	e7eb      	b.n	800ebce <__copybits+0x18>
 800ebf6:	f840 3b04 	str.w	r3, [r0], #4
 800ebfa:	e7f4      	b.n	800ebe6 <__copybits+0x30>

0800ebfc <__any_on>:
 800ebfc:	f100 0214 	add.w	r2, r0, #20
 800ec00:	6900      	ldr	r0, [r0, #16]
 800ec02:	114b      	asrs	r3, r1, #5
 800ec04:	4298      	cmp	r0, r3
 800ec06:	b510      	push	{r4, lr}
 800ec08:	db11      	blt.n	800ec2e <__any_on+0x32>
 800ec0a:	dd0a      	ble.n	800ec22 <__any_on+0x26>
 800ec0c:	f011 011f 	ands.w	r1, r1, #31
 800ec10:	d007      	beq.n	800ec22 <__any_on+0x26>
 800ec12:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ec16:	fa24 f001 	lsr.w	r0, r4, r1
 800ec1a:	fa00 f101 	lsl.w	r1, r0, r1
 800ec1e:	428c      	cmp	r4, r1
 800ec20:	d10b      	bne.n	800ec3a <__any_on+0x3e>
 800ec22:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ec26:	4293      	cmp	r3, r2
 800ec28:	d803      	bhi.n	800ec32 <__any_on+0x36>
 800ec2a:	2000      	movs	r0, #0
 800ec2c:	bd10      	pop	{r4, pc}
 800ec2e:	4603      	mov	r3, r0
 800ec30:	e7f7      	b.n	800ec22 <__any_on+0x26>
 800ec32:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ec36:	2900      	cmp	r1, #0
 800ec38:	d0f5      	beq.n	800ec26 <__any_on+0x2a>
 800ec3a:	2001      	movs	r0, #1
 800ec3c:	e7f6      	b.n	800ec2c <__any_on+0x30>

0800ec3e <_calloc_r>:
 800ec3e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ec40:	fba1 2402 	umull	r2, r4, r1, r2
 800ec44:	b94c      	cbnz	r4, 800ec5a <_calloc_r+0x1c>
 800ec46:	4611      	mov	r1, r2
 800ec48:	9201      	str	r2, [sp, #4]
 800ec4a:	f000 f87b 	bl	800ed44 <_malloc_r>
 800ec4e:	9a01      	ldr	r2, [sp, #4]
 800ec50:	4605      	mov	r5, r0
 800ec52:	b930      	cbnz	r0, 800ec62 <_calloc_r+0x24>
 800ec54:	4628      	mov	r0, r5
 800ec56:	b003      	add	sp, #12
 800ec58:	bd30      	pop	{r4, r5, pc}
 800ec5a:	220c      	movs	r2, #12
 800ec5c:	6002      	str	r2, [r0, #0]
 800ec5e:	2500      	movs	r5, #0
 800ec60:	e7f8      	b.n	800ec54 <_calloc_r+0x16>
 800ec62:	4621      	mov	r1, r4
 800ec64:	f7fc fbc0 	bl	800b3e8 <memset>
 800ec68:	e7f4      	b.n	800ec54 <_calloc_r+0x16>
	...

0800ec6c <_free_r>:
 800ec6c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ec6e:	2900      	cmp	r1, #0
 800ec70:	d044      	beq.n	800ecfc <_free_r+0x90>
 800ec72:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ec76:	9001      	str	r0, [sp, #4]
 800ec78:	2b00      	cmp	r3, #0
 800ec7a:	f1a1 0404 	sub.w	r4, r1, #4
 800ec7e:	bfb8      	it	lt
 800ec80:	18e4      	addlt	r4, r4, r3
 800ec82:	f000 fab5 	bl	800f1f0 <__malloc_lock>
 800ec86:	4a1e      	ldr	r2, [pc, #120]	; (800ed00 <_free_r+0x94>)
 800ec88:	9801      	ldr	r0, [sp, #4]
 800ec8a:	6813      	ldr	r3, [r2, #0]
 800ec8c:	b933      	cbnz	r3, 800ec9c <_free_r+0x30>
 800ec8e:	6063      	str	r3, [r4, #4]
 800ec90:	6014      	str	r4, [r2, #0]
 800ec92:	b003      	add	sp, #12
 800ec94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ec98:	f000 bab0 	b.w	800f1fc <__malloc_unlock>
 800ec9c:	42a3      	cmp	r3, r4
 800ec9e:	d908      	bls.n	800ecb2 <_free_r+0x46>
 800eca0:	6825      	ldr	r5, [r4, #0]
 800eca2:	1961      	adds	r1, r4, r5
 800eca4:	428b      	cmp	r3, r1
 800eca6:	bf01      	itttt	eq
 800eca8:	6819      	ldreq	r1, [r3, #0]
 800ecaa:	685b      	ldreq	r3, [r3, #4]
 800ecac:	1949      	addeq	r1, r1, r5
 800ecae:	6021      	streq	r1, [r4, #0]
 800ecb0:	e7ed      	b.n	800ec8e <_free_r+0x22>
 800ecb2:	461a      	mov	r2, r3
 800ecb4:	685b      	ldr	r3, [r3, #4]
 800ecb6:	b10b      	cbz	r3, 800ecbc <_free_r+0x50>
 800ecb8:	42a3      	cmp	r3, r4
 800ecba:	d9fa      	bls.n	800ecb2 <_free_r+0x46>
 800ecbc:	6811      	ldr	r1, [r2, #0]
 800ecbe:	1855      	adds	r5, r2, r1
 800ecc0:	42a5      	cmp	r5, r4
 800ecc2:	d10b      	bne.n	800ecdc <_free_r+0x70>
 800ecc4:	6824      	ldr	r4, [r4, #0]
 800ecc6:	4421      	add	r1, r4
 800ecc8:	1854      	adds	r4, r2, r1
 800ecca:	42a3      	cmp	r3, r4
 800eccc:	6011      	str	r1, [r2, #0]
 800ecce:	d1e0      	bne.n	800ec92 <_free_r+0x26>
 800ecd0:	681c      	ldr	r4, [r3, #0]
 800ecd2:	685b      	ldr	r3, [r3, #4]
 800ecd4:	6053      	str	r3, [r2, #4]
 800ecd6:	4421      	add	r1, r4
 800ecd8:	6011      	str	r1, [r2, #0]
 800ecda:	e7da      	b.n	800ec92 <_free_r+0x26>
 800ecdc:	d902      	bls.n	800ece4 <_free_r+0x78>
 800ecde:	230c      	movs	r3, #12
 800ece0:	6003      	str	r3, [r0, #0]
 800ece2:	e7d6      	b.n	800ec92 <_free_r+0x26>
 800ece4:	6825      	ldr	r5, [r4, #0]
 800ece6:	1961      	adds	r1, r4, r5
 800ece8:	428b      	cmp	r3, r1
 800ecea:	bf04      	itt	eq
 800ecec:	6819      	ldreq	r1, [r3, #0]
 800ecee:	685b      	ldreq	r3, [r3, #4]
 800ecf0:	6063      	str	r3, [r4, #4]
 800ecf2:	bf04      	itt	eq
 800ecf4:	1949      	addeq	r1, r1, r5
 800ecf6:	6021      	streq	r1, [r4, #0]
 800ecf8:	6054      	str	r4, [r2, #4]
 800ecfa:	e7ca      	b.n	800ec92 <_free_r+0x26>
 800ecfc:	b003      	add	sp, #12
 800ecfe:	bd30      	pop	{r4, r5, pc}
 800ed00:	20002108 	.word	0x20002108

0800ed04 <sbrk_aligned>:
 800ed04:	b570      	push	{r4, r5, r6, lr}
 800ed06:	4e0e      	ldr	r6, [pc, #56]	; (800ed40 <sbrk_aligned+0x3c>)
 800ed08:	460c      	mov	r4, r1
 800ed0a:	6831      	ldr	r1, [r6, #0]
 800ed0c:	4605      	mov	r5, r0
 800ed0e:	b911      	cbnz	r1, 800ed16 <sbrk_aligned+0x12>
 800ed10:	f000 f9f2 	bl	800f0f8 <_sbrk_r>
 800ed14:	6030      	str	r0, [r6, #0]
 800ed16:	4621      	mov	r1, r4
 800ed18:	4628      	mov	r0, r5
 800ed1a:	f000 f9ed 	bl	800f0f8 <_sbrk_r>
 800ed1e:	1c43      	adds	r3, r0, #1
 800ed20:	d00a      	beq.n	800ed38 <sbrk_aligned+0x34>
 800ed22:	1cc4      	adds	r4, r0, #3
 800ed24:	f024 0403 	bic.w	r4, r4, #3
 800ed28:	42a0      	cmp	r0, r4
 800ed2a:	d007      	beq.n	800ed3c <sbrk_aligned+0x38>
 800ed2c:	1a21      	subs	r1, r4, r0
 800ed2e:	4628      	mov	r0, r5
 800ed30:	f000 f9e2 	bl	800f0f8 <_sbrk_r>
 800ed34:	3001      	adds	r0, #1
 800ed36:	d101      	bne.n	800ed3c <sbrk_aligned+0x38>
 800ed38:	f04f 34ff 	mov.w	r4, #4294967295
 800ed3c:	4620      	mov	r0, r4
 800ed3e:	bd70      	pop	{r4, r5, r6, pc}
 800ed40:	2000210c 	.word	0x2000210c

0800ed44 <_malloc_r>:
 800ed44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ed48:	1ccd      	adds	r5, r1, #3
 800ed4a:	f025 0503 	bic.w	r5, r5, #3
 800ed4e:	3508      	adds	r5, #8
 800ed50:	2d0c      	cmp	r5, #12
 800ed52:	bf38      	it	cc
 800ed54:	250c      	movcc	r5, #12
 800ed56:	2d00      	cmp	r5, #0
 800ed58:	4607      	mov	r7, r0
 800ed5a:	db01      	blt.n	800ed60 <_malloc_r+0x1c>
 800ed5c:	42a9      	cmp	r1, r5
 800ed5e:	d905      	bls.n	800ed6c <_malloc_r+0x28>
 800ed60:	230c      	movs	r3, #12
 800ed62:	603b      	str	r3, [r7, #0]
 800ed64:	2600      	movs	r6, #0
 800ed66:	4630      	mov	r0, r6
 800ed68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ed6c:	4e2e      	ldr	r6, [pc, #184]	; (800ee28 <_malloc_r+0xe4>)
 800ed6e:	f000 fa3f 	bl	800f1f0 <__malloc_lock>
 800ed72:	6833      	ldr	r3, [r6, #0]
 800ed74:	461c      	mov	r4, r3
 800ed76:	bb34      	cbnz	r4, 800edc6 <_malloc_r+0x82>
 800ed78:	4629      	mov	r1, r5
 800ed7a:	4638      	mov	r0, r7
 800ed7c:	f7ff ffc2 	bl	800ed04 <sbrk_aligned>
 800ed80:	1c43      	adds	r3, r0, #1
 800ed82:	4604      	mov	r4, r0
 800ed84:	d14d      	bne.n	800ee22 <_malloc_r+0xde>
 800ed86:	6834      	ldr	r4, [r6, #0]
 800ed88:	4626      	mov	r6, r4
 800ed8a:	2e00      	cmp	r6, #0
 800ed8c:	d140      	bne.n	800ee10 <_malloc_r+0xcc>
 800ed8e:	6823      	ldr	r3, [r4, #0]
 800ed90:	4631      	mov	r1, r6
 800ed92:	4638      	mov	r0, r7
 800ed94:	eb04 0803 	add.w	r8, r4, r3
 800ed98:	f000 f9ae 	bl	800f0f8 <_sbrk_r>
 800ed9c:	4580      	cmp	r8, r0
 800ed9e:	d13a      	bne.n	800ee16 <_malloc_r+0xd2>
 800eda0:	6821      	ldr	r1, [r4, #0]
 800eda2:	3503      	adds	r5, #3
 800eda4:	1a6d      	subs	r5, r5, r1
 800eda6:	f025 0503 	bic.w	r5, r5, #3
 800edaa:	3508      	adds	r5, #8
 800edac:	2d0c      	cmp	r5, #12
 800edae:	bf38      	it	cc
 800edb0:	250c      	movcc	r5, #12
 800edb2:	4629      	mov	r1, r5
 800edb4:	4638      	mov	r0, r7
 800edb6:	f7ff ffa5 	bl	800ed04 <sbrk_aligned>
 800edba:	3001      	adds	r0, #1
 800edbc:	d02b      	beq.n	800ee16 <_malloc_r+0xd2>
 800edbe:	6823      	ldr	r3, [r4, #0]
 800edc0:	442b      	add	r3, r5
 800edc2:	6023      	str	r3, [r4, #0]
 800edc4:	e00e      	b.n	800ede4 <_malloc_r+0xa0>
 800edc6:	6822      	ldr	r2, [r4, #0]
 800edc8:	1b52      	subs	r2, r2, r5
 800edca:	d41e      	bmi.n	800ee0a <_malloc_r+0xc6>
 800edcc:	2a0b      	cmp	r2, #11
 800edce:	d916      	bls.n	800edfe <_malloc_r+0xba>
 800edd0:	1961      	adds	r1, r4, r5
 800edd2:	42a3      	cmp	r3, r4
 800edd4:	6025      	str	r5, [r4, #0]
 800edd6:	bf18      	it	ne
 800edd8:	6059      	strne	r1, [r3, #4]
 800edda:	6863      	ldr	r3, [r4, #4]
 800eddc:	bf08      	it	eq
 800edde:	6031      	streq	r1, [r6, #0]
 800ede0:	5162      	str	r2, [r4, r5]
 800ede2:	604b      	str	r3, [r1, #4]
 800ede4:	4638      	mov	r0, r7
 800ede6:	f104 060b 	add.w	r6, r4, #11
 800edea:	f000 fa07 	bl	800f1fc <__malloc_unlock>
 800edee:	f026 0607 	bic.w	r6, r6, #7
 800edf2:	1d23      	adds	r3, r4, #4
 800edf4:	1af2      	subs	r2, r6, r3
 800edf6:	d0b6      	beq.n	800ed66 <_malloc_r+0x22>
 800edf8:	1b9b      	subs	r3, r3, r6
 800edfa:	50a3      	str	r3, [r4, r2]
 800edfc:	e7b3      	b.n	800ed66 <_malloc_r+0x22>
 800edfe:	6862      	ldr	r2, [r4, #4]
 800ee00:	42a3      	cmp	r3, r4
 800ee02:	bf0c      	ite	eq
 800ee04:	6032      	streq	r2, [r6, #0]
 800ee06:	605a      	strne	r2, [r3, #4]
 800ee08:	e7ec      	b.n	800ede4 <_malloc_r+0xa0>
 800ee0a:	4623      	mov	r3, r4
 800ee0c:	6864      	ldr	r4, [r4, #4]
 800ee0e:	e7b2      	b.n	800ed76 <_malloc_r+0x32>
 800ee10:	4634      	mov	r4, r6
 800ee12:	6876      	ldr	r6, [r6, #4]
 800ee14:	e7b9      	b.n	800ed8a <_malloc_r+0x46>
 800ee16:	230c      	movs	r3, #12
 800ee18:	603b      	str	r3, [r7, #0]
 800ee1a:	4638      	mov	r0, r7
 800ee1c:	f000 f9ee 	bl	800f1fc <__malloc_unlock>
 800ee20:	e7a1      	b.n	800ed66 <_malloc_r+0x22>
 800ee22:	6025      	str	r5, [r4, #0]
 800ee24:	e7de      	b.n	800ede4 <_malloc_r+0xa0>
 800ee26:	bf00      	nop
 800ee28:	20002108 	.word	0x20002108

0800ee2c <__ssputs_r>:
 800ee2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ee30:	688e      	ldr	r6, [r1, #8]
 800ee32:	429e      	cmp	r6, r3
 800ee34:	4682      	mov	sl, r0
 800ee36:	460c      	mov	r4, r1
 800ee38:	4690      	mov	r8, r2
 800ee3a:	461f      	mov	r7, r3
 800ee3c:	d838      	bhi.n	800eeb0 <__ssputs_r+0x84>
 800ee3e:	898a      	ldrh	r2, [r1, #12]
 800ee40:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ee44:	d032      	beq.n	800eeac <__ssputs_r+0x80>
 800ee46:	6825      	ldr	r5, [r4, #0]
 800ee48:	6909      	ldr	r1, [r1, #16]
 800ee4a:	eba5 0901 	sub.w	r9, r5, r1
 800ee4e:	6965      	ldr	r5, [r4, #20]
 800ee50:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ee54:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ee58:	3301      	adds	r3, #1
 800ee5a:	444b      	add	r3, r9
 800ee5c:	106d      	asrs	r5, r5, #1
 800ee5e:	429d      	cmp	r5, r3
 800ee60:	bf38      	it	cc
 800ee62:	461d      	movcc	r5, r3
 800ee64:	0553      	lsls	r3, r2, #21
 800ee66:	d531      	bpl.n	800eecc <__ssputs_r+0xa0>
 800ee68:	4629      	mov	r1, r5
 800ee6a:	f7ff ff6b 	bl	800ed44 <_malloc_r>
 800ee6e:	4606      	mov	r6, r0
 800ee70:	b950      	cbnz	r0, 800ee88 <__ssputs_r+0x5c>
 800ee72:	230c      	movs	r3, #12
 800ee74:	f8ca 3000 	str.w	r3, [sl]
 800ee78:	89a3      	ldrh	r3, [r4, #12]
 800ee7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ee7e:	81a3      	strh	r3, [r4, #12]
 800ee80:	f04f 30ff 	mov.w	r0, #4294967295
 800ee84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee88:	6921      	ldr	r1, [r4, #16]
 800ee8a:	464a      	mov	r2, r9
 800ee8c:	f7ff fa08 	bl	800e2a0 <memcpy>
 800ee90:	89a3      	ldrh	r3, [r4, #12]
 800ee92:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ee96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ee9a:	81a3      	strh	r3, [r4, #12]
 800ee9c:	6126      	str	r6, [r4, #16]
 800ee9e:	6165      	str	r5, [r4, #20]
 800eea0:	444e      	add	r6, r9
 800eea2:	eba5 0509 	sub.w	r5, r5, r9
 800eea6:	6026      	str	r6, [r4, #0]
 800eea8:	60a5      	str	r5, [r4, #8]
 800eeaa:	463e      	mov	r6, r7
 800eeac:	42be      	cmp	r6, r7
 800eeae:	d900      	bls.n	800eeb2 <__ssputs_r+0x86>
 800eeb0:	463e      	mov	r6, r7
 800eeb2:	6820      	ldr	r0, [r4, #0]
 800eeb4:	4632      	mov	r2, r6
 800eeb6:	4641      	mov	r1, r8
 800eeb8:	f000 f980 	bl	800f1bc <memmove>
 800eebc:	68a3      	ldr	r3, [r4, #8]
 800eebe:	1b9b      	subs	r3, r3, r6
 800eec0:	60a3      	str	r3, [r4, #8]
 800eec2:	6823      	ldr	r3, [r4, #0]
 800eec4:	4433      	add	r3, r6
 800eec6:	6023      	str	r3, [r4, #0]
 800eec8:	2000      	movs	r0, #0
 800eeca:	e7db      	b.n	800ee84 <__ssputs_r+0x58>
 800eecc:	462a      	mov	r2, r5
 800eece:	f000 f99b 	bl	800f208 <_realloc_r>
 800eed2:	4606      	mov	r6, r0
 800eed4:	2800      	cmp	r0, #0
 800eed6:	d1e1      	bne.n	800ee9c <__ssputs_r+0x70>
 800eed8:	6921      	ldr	r1, [r4, #16]
 800eeda:	4650      	mov	r0, sl
 800eedc:	f7ff fec6 	bl	800ec6c <_free_r>
 800eee0:	e7c7      	b.n	800ee72 <__ssputs_r+0x46>
	...

0800eee4 <_svfiprintf_r>:
 800eee4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eee8:	4698      	mov	r8, r3
 800eeea:	898b      	ldrh	r3, [r1, #12]
 800eeec:	061b      	lsls	r3, r3, #24
 800eeee:	b09d      	sub	sp, #116	; 0x74
 800eef0:	4607      	mov	r7, r0
 800eef2:	460d      	mov	r5, r1
 800eef4:	4614      	mov	r4, r2
 800eef6:	d50e      	bpl.n	800ef16 <_svfiprintf_r+0x32>
 800eef8:	690b      	ldr	r3, [r1, #16]
 800eefa:	b963      	cbnz	r3, 800ef16 <_svfiprintf_r+0x32>
 800eefc:	2140      	movs	r1, #64	; 0x40
 800eefe:	f7ff ff21 	bl	800ed44 <_malloc_r>
 800ef02:	6028      	str	r0, [r5, #0]
 800ef04:	6128      	str	r0, [r5, #16]
 800ef06:	b920      	cbnz	r0, 800ef12 <_svfiprintf_r+0x2e>
 800ef08:	230c      	movs	r3, #12
 800ef0a:	603b      	str	r3, [r7, #0]
 800ef0c:	f04f 30ff 	mov.w	r0, #4294967295
 800ef10:	e0d1      	b.n	800f0b6 <_svfiprintf_r+0x1d2>
 800ef12:	2340      	movs	r3, #64	; 0x40
 800ef14:	616b      	str	r3, [r5, #20]
 800ef16:	2300      	movs	r3, #0
 800ef18:	9309      	str	r3, [sp, #36]	; 0x24
 800ef1a:	2320      	movs	r3, #32
 800ef1c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ef20:	f8cd 800c 	str.w	r8, [sp, #12]
 800ef24:	2330      	movs	r3, #48	; 0x30
 800ef26:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800f0d0 <_svfiprintf_r+0x1ec>
 800ef2a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ef2e:	f04f 0901 	mov.w	r9, #1
 800ef32:	4623      	mov	r3, r4
 800ef34:	469a      	mov	sl, r3
 800ef36:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ef3a:	b10a      	cbz	r2, 800ef40 <_svfiprintf_r+0x5c>
 800ef3c:	2a25      	cmp	r2, #37	; 0x25
 800ef3e:	d1f9      	bne.n	800ef34 <_svfiprintf_r+0x50>
 800ef40:	ebba 0b04 	subs.w	fp, sl, r4
 800ef44:	d00b      	beq.n	800ef5e <_svfiprintf_r+0x7a>
 800ef46:	465b      	mov	r3, fp
 800ef48:	4622      	mov	r2, r4
 800ef4a:	4629      	mov	r1, r5
 800ef4c:	4638      	mov	r0, r7
 800ef4e:	f7ff ff6d 	bl	800ee2c <__ssputs_r>
 800ef52:	3001      	adds	r0, #1
 800ef54:	f000 80aa 	beq.w	800f0ac <_svfiprintf_r+0x1c8>
 800ef58:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ef5a:	445a      	add	r2, fp
 800ef5c:	9209      	str	r2, [sp, #36]	; 0x24
 800ef5e:	f89a 3000 	ldrb.w	r3, [sl]
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	f000 80a2 	beq.w	800f0ac <_svfiprintf_r+0x1c8>
 800ef68:	2300      	movs	r3, #0
 800ef6a:	f04f 32ff 	mov.w	r2, #4294967295
 800ef6e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ef72:	f10a 0a01 	add.w	sl, sl, #1
 800ef76:	9304      	str	r3, [sp, #16]
 800ef78:	9307      	str	r3, [sp, #28]
 800ef7a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ef7e:	931a      	str	r3, [sp, #104]	; 0x68
 800ef80:	4654      	mov	r4, sl
 800ef82:	2205      	movs	r2, #5
 800ef84:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef88:	4851      	ldr	r0, [pc, #324]	; (800f0d0 <_svfiprintf_r+0x1ec>)
 800ef8a:	f7f1 f949 	bl	8000220 <memchr>
 800ef8e:	9a04      	ldr	r2, [sp, #16]
 800ef90:	b9d8      	cbnz	r0, 800efca <_svfiprintf_r+0xe6>
 800ef92:	06d0      	lsls	r0, r2, #27
 800ef94:	bf44      	itt	mi
 800ef96:	2320      	movmi	r3, #32
 800ef98:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ef9c:	0711      	lsls	r1, r2, #28
 800ef9e:	bf44      	itt	mi
 800efa0:	232b      	movmi	r3, #43	; 0x2b
 800efa2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800efa6:	f89a 3000 	ldrb.w	r3, [sl]
 800efaa:	2b2a      	cmp	r3, #42	; 0x2a
 800efac:	d015      	beq.n	800efda <_svfiprintf_r+0xf6>
 800efae:	9a07      	ldr	r2, [sp, #28]
 800efb0:	4654      	mov	r4, sl
 800efb2:	2000      	movs	r0, #0
 800efb4:	f04f 0c0a 	mov.w	ip, #10
 800efb8:	4621      	mov	r1, r4
 800efba:	f811 3b01 	ldrb.w	r3, [r1], #1
 800efbe:	3b30      	subs	r3, #48	; 0x30
 800efc0:	2b09      	cmp	r3, #9
 800efc2:	d94e      	bls.n	800f062 <_svfiprintf_r+0x17e>
 800efc4:	b1b0      	cbz	r0, 800eff4 <_svfiprintf_r+0x110>
 800efc6:	9207      	str	r2, [sp, #28]
 800efc8:	e014      	b.n	800eff4 <_svfiprintf_r+0x110>
 800efca:	eba0 0308 	sub.w	r3, r0, r8
 800efce:	fa09 f303 	lsl.w	r3, r9, r3
 800efd2:	4313      	orrs	r3, r2
 800efd4:	9304      	str	r3, [sp, #16]
 800efd6:	46a2      	mov	sl, r4
 800efd8:	e7d2      	b.n	800ef80 <_svfiprintf_r+0x9c>
 800efda:	9b03      	ldr	r3, [sp, #12]
 800efdc:	1d19      	adds	r1, r3, #4
 800efde:	681b      	ldr	r3, [r3, #0]
 800efe0:	9103      	str	r1, [sp, #12]
 800efe2:	2b00      	cmp	r3, #0
 800efe4:	bfbb      	ittet	lt
 800efe6:	425b      	neglt	r3, r3
 800efe8:	f042 0202 	orrlt.w	r2, r2, #2
 800efec:	9307      	strge	r3, [sp, #28]
 800efee:	9307      	strlt	r3, [sp, #28]
 800eff0:	bfb8      	it	lt
 800eff2:	9204      	strlt	r2, [sp, #16]
 800eff4:	7823      	ldrb	r3, [r4, #0]
 800eff6:	2b2e      	cmp	r3, #46	; 0x2e
 800eff8:	d10c      	bne.n	800f014 <_svfiprintf_r+0x130>
 800effa:	7863      	ldrb	r3, [r4, #1]
 800effc:	2b2a      	cmp	r3, #42	; 0x2a
 800effe:	d135      	bne.n	800f06c <_svfiprintf_r+0x188>
 800f000:	9b03      	ldr	r3, [sp, #12]
 800f002:	1d1a      	adds	r2, r3, #4
 800f004:	681b      	ldr	r3, [r3, #0]
 800f006:	9203      	str	r2, [sp, #12]
 800f008:	2b00      	cmp	r3, #0
 800f00a:	bfb8      	it	lt
 800f00c:	f04f 33ff 	movlt.w	r3, #4294967295
 800f010:	3402      	adds	r4, #2
 800f012:	9305      	str	r3, [sp, #20]
 800f014:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800f0e0 <_svfiprintf_r+0x1fc>
 800f018:	7821      	ldrb	r1, [r4, #0]
 800f01a:	2203      	movs	r2, #3
 800f01c:	4650      	mov	r0, sl
 800f01e:	f7f1 f8ff 	bl	8000220 <memchr>
 800f022:	b140      	cbz	r0, 800f036 <_svfiprintf_r+0x152>
 800f024:	2340      	movs	r3, #64	; 0x40
 800f026:	eba0 000a 	sub.w	r0, r0, sl
 800f02a:	fa03 f000 	lsl.w	r0, r3, r0
 800f02e:	9b04      	ldr	r3, [sp, #16]
 800f030:	4303      	orrs	r3, r0
 800f032:	3401      	adds	r4, #1
 800f034:	9304      	str	r3, [sp, #16]
 800f036:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f03a:	4826      	ldr	r0, [pc, #152]	; (800f0d4 <_svfiprintf_r+0x1f0>)
 800f03c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f040:	2206      	movs	r2, #6
 800f042:	f7f1 f8ed 	bl	8000220 <memchr>
 800f046:	2800      	cmp	r0, #0
 800f048:	d038      	beq.n	800f0bc <_svfiprintf_r+0x1d8>
 800f04a:	4b23      	ldr	r3, [pc, #140]	; (800f0d8 <_svfiprintf_r+0x1f4>)
 800f04c:	bb1b      	cbnz	r3, 800f096 <_svfiprintf_r+0x1b2>
 800f04e:	9b03      	ldr	r3, [sp, #12]
 800f050:	3307      	adds	r3, #7
 800f052:	f023 0307 	bic.w	r3, r3, #7
 800f056:	3308      	adds	r3, #8
 800f058:	9303      	str	r3, [sp, #12]
 800f05a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f05c:	4433      	add	r3, r6
 800f05e:	9309      	str	r3, [sp, #36]	; 0x24
 800f060:	e767      	b.n	800ef32 <_svfiprintf_r+0x4e>
 800f062:	fb0c 3202 	mla	r2, ip, r2, r3
 800f066:	460c      	mov	r4, r1
 800f068:	2001      	movs	r0, #1
 800f06a:	e7a5      	b.n	800efb8 <_svfiprintf_r+0xd4>
 800f06c:	2300      	movs	r3, #0
 800f06e:	3401      	adds	r4, #1
 800f070:	9305      	str	r3, [sp, #20]
 800f072:	4619      	mov	r1, r3
 800f074:	f04f 0c0a 	mov.w	ip, #10
 800f078:	4620      	mov	r0, r4
 800f07a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f07e:	3a30      	subs	r2, #48	; 0x30
 800f080:	2a09      	cmp	r2, #9
 800f082:	d903      	bls.n	800f08c <_svfiprintf_r+0x1a8>
 800f084:	2b00      	cmp	r3, #0
 800f086:	d0c5      	beq.n	800f014 <_svfiprintf_r+0x130>
 800f088:	9105      	str	r1, [sp, #20]
 800f08a:	e7c3      	b.n	800f014 <_svfiprintf_r+0x130>
 800f08c:	fb0c 2101 	mla	r1, ip, r1, r2
 800f090:	4604      	mov	r4, r0
 800f092:	2301      	movs	r3, #1
 800f094:	e7f0      	b.n	800f078 <_svfiprintf_r+0x194>
 800f096:	ab03      	add	r3, sp, #12
 800f098:	9300      	str	r3, [sp, #0]
 800f09a:	462a      	mov	r2, r5
 800f09c:	4b0f      	ldr	r3, [pc, #60]	; (800f0dc <_svfiprintf_r+0x1f8>)
 800f09e:	a904      	add	r1, sp, #16
 800f0a0:	4638      	mov	r0, r7
 800f0a2:	f7fc fa49 	bl	800b538 <_printf_float>
 800f0a6:	1c42      	adds	r2, r0, #1
 800f0a8:	4606      	mov	r6, r0
 800f0aa:	d1d6      	bne.n	800f05a <_svfiprintf_r+0x176>
 800f0ac:	89ab      	ldrh	r3, [r5, #12]
 800f0ae:	065b      	lsls	r3, r3, #25
 800f0b0:	f53f af2c 	bmi.w	800ef0c <_svfiprintf_r+0x28>
 800f0b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f0b6:	b01d      	add	sp, #116	; 0x74
 800f0b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0bc:	ab03      	add	r3, sp, #12
 800f0be:	9300      	str	r3, [sp, #0]
 800f0c0:	462a      	mov	r2, r5
 800f0c2:	4b06      	ldr	r3, [pc, #24]	; (800f0dc <_svfiprintf_r+0x1f8>)
 800f0c4:	a904      	add	r1, sp, #16
 800f0c6:	4638      	mov	r0, r7
 800f0c8:	f7fc fcda 	bl	800ba80 <_printf_i>
 800f0cc:	e7eb      	b.n	800f0a6 <_svfiprintf_r+0x1c2>
 800f0ce:	bf00      	nop
 800f0d0:	080101bc 	.word	0x080101bc
 800f0d4:	080101c6 	.word	0x080101c6
 800f0d8:	0800b539 	.word	0x0800b539
 800f0dc:	0800ee2d 	.word	0x0800ee2d
 800f0e0:	080101c2 	.word	0x080101c2
 800f0e4:	00000000 	.word	0x00000000

0800f0e8 <nan>:
 800f0e8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800f0f0 <nan+0x8>
 800f0ec:	4770      	bx	lr
 800f0ee:	bf00      	nop
 800f0f0:	00000000 	.word	0x00000000
 800f0f4:	7ff80000 	.word	0x7ff80000

0800f0f8 <_sbrk_r>:
 800f0f8:	b538      	push	{r3, r4, r5, lr}
 800f0fa:	4d06      	ldr	r5, [pc, #24]	; (800f114 <_sbrk_r+0x1c>)
 800f0fc:	2300      	movs	r3, #0
 800f0fe:	4604      	mov	r4, r0
 800f100:	4608      	mov	r0, r1
 800f102:	602b      	str	r3, [r5, #0]
 800f104:	f7f3 f9be 	bl	8002484 <_sbrk>
 800f108:	1c43      	adds	r3, r0, #1
 800f10a:	d102      	bne.n	800f112 <_sbrk_r+0x1a>
 800f10c:	682b      	ldr	r3, [r5, #0]
 800f10e:	b103      	cbz	r3, 800f112 <_sbrk_r+0x1a>
 800f110:	6023      	str	r3, [r4, #0]
 800f112:	bd38      	pop	{r3, r4, r5, pc}
 800f114:	20002110 	.word	0x20002110

0800f118 <strncmp>:
 800f118:	b510      	push	{r4, lr}
 800f11a:	b17a      	cbz	r2, 800f13c <strncmp+0x24>
 800f11c:	4603      	mov	r3, r0
 800f11e:	3901      	subs	r1, #1
 800f120:	1884      	adds	r4, r0, r2
 800f122:	f813 0b01 	ldrb.w	r0, [r3], #1
 800f126:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800f12a:	4290      	cmp	r0, r2
 800f12c:	d101      	bne.n	800f132 <strncmp+0x1a>
 800f12e:	42a3      	cmp	r3, r4
 800f130:	d101      	bne.n	800f136 <strncmp+0x1e>
 800f132:	1a80      	subs	r0, r0, r2
 800f134:	bd10      	pop	{r4, pc}
 800f136:	2800      	cmp	r0, #0
 800f138:	d1f3      	bne.n	800f122 <strncmp+0xa>
 800f13a:	e7fa      	b.n	800f132 <strncmp+0x1a>
 800f13c:	4610      	mov	r0, r2
 800f13e:	e7f9      	b.n	800f134 <strncmp+0x1c>

0800f140 <__ascii_wctomb>:
 800f140:	b149      	cbz	r1, 800f156 <__ascii_wctomb+0x16>
 800f142:	2aff      	cmp	r2, #255	; 0xff
 800f144:	bf85      	ittet	hi
 800f146:	238a      	movhi	r3, #138	; 0x8a
 800f148:	6003      	strhi	r3, [r0, #0]
 800f14a:	700a      	strbls	r2, [r1, #0]
 800f14c:	f04f 30ff 	movhi.w	r0, #4294967295
 800f150:	bf98      	it	ls
 800f152:	2001      	movls	r0, #1
 800f154:	4770      	bx	lr
 800f156:	4608      	mov	r0, r1
 800f158:	4770      	bx	lr
	...

0800f15c <__assert_func>:
 800f15c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f15e:	4614      	mov	r4, r2
 800f160:	461a      	mov	r2, r3
 800f162:	4b09      	ldr	r3, [pc, #36]	; (800f188 <__assert_func+0x2c>)
 800f164:	681b      	ldr	r3, [r3, #0]
 800f166:	4605      	mov	r5, r0
 800f168:	68d8      	ldr	r0, [r3, #12]
 800f16a:	b14c      	cbz	r4, 800f180 <__assert_func+0x24>
 800f16c:	4b07      	ldr	r3, [pc, #28]	; (800f18c <__assert_func+0x30>)
 800f16e:	9100      	str	r1, [sp, #0]
 800f170:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f174:	4906      	ldr	r1, [pc, #24]	; (800f190 <__assert_func+0x34>)
 800f176:	462b      	mov	r3, r5
 800f178:	f000 f80e 	bl	800f198 <fiprintf>
 800f17c:	f000 fa8c 	bl	800f698 <abort>
 800f180:	4b04      	ldr	r3, [pc, #16]	; (800f194 <__assert_func+0x38>)
 800f182:	461c      	mov	r4, r3
 800f184:	e7f3      	b.n	800f16e <__assert_func+0x12>
 800f186:	bf00      	nop
 800f188:	2000010c 	.word	0x2000010c
 800f18c:	080101cd 	.word	0x080101cd
 800f190:	080101da 	.word	0x080101da
 800f194:	08010208 	.word	0x08010208

0800f198 <fiprintf>:
 800f198:	b40e      	push	{r1, r2, r3}
 800f19a:	b503      	push	{r0, r1, lr}
 800f19c:	4601      	mov	r1, r0
 800f19e:	ab03      	add	r3, sp, #12
 800f1a0:	4805      	ldr	r0, [pc, #20]	; (800f1b8 <fiprintf+0x20>)
 800f1a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800f1a6:	6800      	ldr	r0, [r0, #0]
 800f1a8:	9301      	str	r3, [sp, #4]
 800f1aa:	f000 f885 	bl	800f2b8 <_vfiprintf_r>
 800f1ae:	b002      	add	sp, #8
 800f1b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800f1b4:	b003      	add	sp, #12
 800f1b6:	4770      	bx	lr
 800f1b8:	2000010c 	.word	0x2000010c

0800f1bc <memmove>:
 800f1bc:	4288      	cmp	r0, r1
 800f1be:	b510      	push	{r4, lr}
 800f1c0:	eb01 0402 	add.w	r4, r1, r2
 800f1c4:	d902      	bls.n	800f1cc <memmove+0x10>
 800f1c6:	4284      	cmp	r4, r0
 800f1c8:	4623      	mov	r3, r4
 800f1ca:	d807      	bhi.n	800f1dc <memmove+0x20>
 800f1cc:	1e43      	subs	r3, r0, #1
 800f1ce:	42a1      	cmp	r1, r4
 800f1d0:	d008      	beq.n	800f1e4 <memmove+0x28>
 800f1d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f1d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f1da:	e7f8      	b.n	800f1ce <memmove+0x12>
 800f1dc:	4402      	add	r2, r0
 800f1de:	4601      	mov	r1, r0
 800f1e0:	428a      	cmp	r2, r1
 800f1e2:	d100      	bne.n	800f1e6 <memmove+0x2a>
 800f1e4:	bd10      	pop	{r4, pc}
 800f1e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f1ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f1ee:	e7f7      	b.n	800f1e0 <memmove+0x24>

0800f1f0 <__malloc_lock>:
 800f1f0:	4801      	ldr	r0, [pc, #4]	; (800f1f8 <__malloc_lock+0x8>)
 800f1f2:	f000 bc11 	b.w	800fa18 <__retarget_lock_acquire_recursive>
 800f1f6:	bf00      	nop
 800f1f8:	20002114 	.word	0x20002114

0800f1fc <__malloc_unlock>:
 800f1fc:	4801      	ldr	r0, [pc, #4]	; (800f204 <__malloc_unlock+0x8>)
 800f1fe:	f000 bc0c 	b.w	800fa1a <__retarget_lock_release_recursive>
 800f202:	bf00      	nop
 800f204:	20002114 	.word	0x20002114

0800f208 <_realloc_r>:
 800f208:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f20c:	4680      	mov	r8, r0
 800f20e:	4614      	mov	r4, r2
 800f210:	460e      	mov	r6, r1
 800f212:	b921      	cbnz	r1, 800f21e <_realloc_r+0x16>
 800f214:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f218:	4611      	mov	r1, r2
 800f21a:	f7ff bd93 	b.w	800ed44 <_malloc_r>
 800f21e:	b92a      	cbnz	r2, 800f22c <_realloc_r+0x24>
 800f220:	f7ff fd24 	bl	800ec6c <_free_r>
 800f224:	4625      	mov	r5, r4
 800f226:	4628      	mov	r0, r5
 800f228:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f22c:	f000 fc5c 	bl	800fae8 <_malloc_usable_size_r>
 800f230:	4284      	cmp	r4, r0
 800f232:	4607      	mov	r7, r0
 800f234:	d802      	bhi.n	800f23c <_realloc_r+0x34>
 800f236:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f23a:	d812      	bhi.n	800f262 <_realloc_r+0x5a>
 800f23c:	4621      	mov	r1, r4
 800f23e:	4640      	mov	r0, r8
 800f240:	f7ff fd80 	bl	800ed44 <_malloc_r>
 800f244:	4605      	mov	r5, r0
 800f246:	2800      	cmp	r0, #0
 800f248:	d0ed      	beq.n	800f226 <_realloc_r+0x1e>
 800f24a:	42bc      	cmp	r4, r7
 800f24c:	4622      	mov	r2, r4
 800f24e:	4631      	mov	r1, r6
 800f250:	bf28      	it	cs
 800f252:	463a      	movcs	r2, r7
 800f254:	f7ff f824 	bl	800e2a0 <memcpy>
 800f258:	4631      	mov	r1, r6
 800f25a:	4640      	mov	r0, r8
 800f25c:	f7ff fd06 	bl	800ec6c <_free_r>
 800f260:	e7e1      	b.n	800f226 <_realloc_r+0x1e>
 800f262:	4635      	mov	r5, r6
 800f264:	e7df      	b.n	800f226 <_realloc_r+0x1e>

0800f266 <__sfputc_r>:
 800f266:	6893      	ldr	r3, [r2, #8]
 800f268:	3b01      	subs	r3, #1
 800f26a:	2b00      	cmp	r3, #0
 800f26c:	b410      	push	{r4}
 800f26e:	6093      	str	r3, [r2, #8]
 800f270:	da08      	bge.n	800f284 <__sfputc_r+0x1e>
 800f272:	6994      	ldr	r4, [r2, #24]
 800f274:	42a3      	cmp	r3, r4
 800f276:	db01      	blt.n	800f27c <__sfputc_r+0x16>
 800f278:	290a      	cmp	r1, #10
 800f27a:	d103      	bne.n	800f284 <__sfputc_r+0x1e>
 800f27c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f280:	f000 b94a 	b.w	800f518 <__swbuf_r>
 800f284:	6813      	ldr	r3, [r2, #0]
 800f286:	1c58      	adds	r0, r3, #1
 800f288:	6010      	str	r0, [r2, #0]
 800f28a:	7019      	strb	r1, [r3, #0]
 800f28c:	4608      	mov	r0, r1
 800f28e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f292:	4770      	bx	lr

0800f294 <__sfputs_r>:
 800f294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f296:	4606      	mov	r6, r0
 800f298:	460f      	mov	r7, r1
 800f29a:	4614      	mov	r4, r2
 800f29c:	18d5      	adds	r5, r2, r3
 800f29e:	42ac      	cmp	r4, r5
 800f2a0:	d101      	bne.n	800f2a6 <__sfputs_r+0x12>
 800f2a2:	2000      	movs	r0, #0
 800f2a4:	e007      	b.n	800f2b6 <__sfputs_r+0x22>
 800f2a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f2aa:	463a      	mov	r2, r7
 800f2ac:	4630      	mov	r0, r6
 800f2ae:	f7ff ffda 	bl	800f266 <__sfputc_r>
 800f2b2:	1c43      	adds	r3, r0, #1
 800f2b4:	d1f3      	bne.n	800f29e <__sfputs_r+0xa>
 800f2b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f2b8 <_vfiprintf_r>:
 800f2b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2bc:	460d      	mov	r5, r1
 800f2be:	b09d      	sub	sp, #116	; 0x74
 800f2c0:	4614      	mov	r4, r2
 800f2c2:	4698      	mov	r8, r3
 800f2c4:	4606      	mov	r6, r0
 800f2c6:	b118      	cbz	r0, 800f2d0 <_vfiprintf_r+0x18>
 800f2c8:	6983      	ldr	r3, [r0, #24]
 800f2ca:	b90b      	cbnz	r3, 800f2d0 <_vfiprintf_r+0x18>
 800f2cc:	f000 fb06 	bl	800f8dc <__sinit>
 800f2d0:	4b89      	ldr	r3, [pc, #548]	; (800f4f8 <_vfiprintf_r+0x240>)
 800f2d2:	429d      	cmp	r5, r3
 800f2d4:	d11b      	bne.n	800f30e <_vfiprintf_r+0x56>
 800f2d6:	6875      	ldr	r5, [r6, #4]
 800f2d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f2da:	07d9      	lsls	r1, r3, #31
 800f2dc:	d405      	bmi.n	800f2ea <_vfiprintf_r+0x32>
 800f2de:	89ab      	ldrh	r3, [r5, #12]
 800f2e0:	059a      	lsls	r2, r3, #22
 800f2e2:	d402      	bmi.n	800f2ea <_vfiprintf_r+0x32>
 800f2e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f2e6:	f000 fb97 	bl	800fa18 <__retarget_lock_acquire_recursive>
 800f2ea:	89ab      	ldrh	r3, [r5, #12]
 800f2ec:	071b      	lsls	r3, r3, #28
 800f2ee:	d501      	bpl.n	800f2f4 <_vfiprintf_r+0x3c>
 800f2f0:	692b      	ldr	r3, [r5, #16]
 800f2f2:	b9eb      	cbnz	r3, 800f330 <_vfiprintf_r+0x78>
 800f2f4:	4629      	mov	r1, r5
 800f2f6:	4630      	mov	r0, r6
 800f2f8:	f000 f960 	bl	800f5bc <__swsetup_r>
 800f2fc:	b1c0      	cbz	r0, 800f330 <_vfiprintf_r+0x78>
 800f2fe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f300:	07dc      	lsls	r4, r3, #31
 800f302:	d50e      	bpl.n	800f322 <_vfiprintf_r+0x6a>
 800f304:	f04f 30ff 	mov.w	r0, #4294967295
 800f308:	b01d      	add	sp, #116	; 0x74
 800f30a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f30e:	4b7b      	ldr	r3, [pc, #492]	; (800f4fc <_vfiprintf_r+0x244>)
 800f310:	429d      	cmp	r5, r3
 800f312:	d101      	bne.n	800f318 <_vfiprintf_r+0x60>
 800f314:	68b5      	ldr	r5, [r6, #8]
 800f316:	e7df      	b.n	800f2d8 <_vfiprintf_r+0x20>
 800f318:	4b79      	ldr	r3, [pc, #484]	; (800f500 <_vfiprintf_r+0x248>)
 800f31a:	429d      	cmp	r5, r3
 800f31c:	bf08      	it	eq
 800f31e:	68f5      	ldreq	r5, [r6, #12]
 800f320:	e7da      	b.n	800f2d8 <_vfiprintf_r+0x20>
 800f322:	89ab      	ldrh	r3, [r5, #12]
 800f324:	0598      	lsls	r0, r3, #22
 800f326:	d4ed      	bmi.n	800f304 <_vfiprintf_r+0x4c>
 800f328:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f32a:	f000 fb76 	bl	800fa1a <__retarget_lock_release_recursive>
 800f32e:	e7e9      	b.n	800f304 <_vfiprintf_r+0x4c>
 800f330:	2300      	movs	r3, #0
 800f332:	9309      	str	r3, [sp, #36]	; 0x24
 800f334:	2320      	movs	r3, #32
 800f336:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f33a:	f8cd 800c 	str.w	r8, [sp, #12]
 800f33e:	2330      	movs	r3, #48	; 0x30
 800f340:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f504 <_vfiprintf_r+0x24c>
 800f344:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f348:	f04f 0901 	mov.w	r9, #1
 800f34c:	4623      	mov	r3, r4
 800f34e:	469a      	mov	sl, r3
 800f350:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f354:	b10a      	cbz	r2, 800f35a <_vfiprintf_r+0xa2>
 800f356:	2a25      	cmp	r2, #37	; 0x25
 800f358:	d1f9      	bne.n	800f34e <_vfiprintf_r+0x96>
 800f35a:	ebba 0b04 	subs.w	fp, sl, r4
 800f35e:	d00b      	beq.n	800f378 <_vfiprintf_r+0xc0>
 800f360:	465b      	mov	r3, fp
 800f362:	4622      	mov	r2, r4
 800f364:	4629      	mov	r1, r5
 800f366:	4630      	mov	r0, r6
 800f368:	f7ff ff94 	bl	800f294 <__sfputs_r>
 800f36c:	3001      	adds	r0, #1
 800f36e:	f000 80aa 	beq.w	800f4c6 <_vfiprintf_r+0x20e>
 800f372:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f374:	445a      	add	r2, fp
 800f376:	9209      	str	r2, [sp, #36]	; 0x24
 800f378:	f89a 3000 	ldrb.w	r3, [sl]
 800f37c:	2b00      	cmp	r3, #0
 800f37e:	f000 80a2 	beq.w	800f4c6 <_vfiprintf_r+0x20e>
 800f382:	2300      	movs	r3, #0
 800f384:	f04f 32ff 	mov.w	r2, #4294967295
 800f388:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f38c:	f10a 0a01 	add.w	sl, sl, #1
 800f390:	9304      	str	r3, [sp, #16]
 800f392:	9307      	str	r3, [sp, #28]
 800f394:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f398:	931a      	str	r3, [sp, #104]	; 0x68
 800f39a:	4654      	mov	r4, sl
 800f39c:	2205      	movs	r2, #5
 800f39e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f3a2:	4858      	ldr	r0, [pc, #352]	; (800f504 <_vfiprintf_r+0x24c>)
 800f3a4:	f7f0 ff3c 	bl	8000220 <memchr>
 800f3a8:	9a04      	ldr	r2, [sp, #16]
 800f3aa:	b9d8      	cbnz	r0, 800f3e4 <_vfiprintf_r+0x12c>
 800f3ac:	06d1      	lsls	r1, r2, #27
 800f3ae:	bf44      	itt	mi
 800f3b0:	2320      	movmi	r3, #32
 800f3b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f3b6:	0713      	lsls	r3, r2, #28
 800f3b8:	bf44      	itt	mi
 800f3ba:	232b      	movmi	r3, #43	; 0x2b
 800f3bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f3c0:	f89a 3000 	ldrb.w	r3, [sl]
 800f3c4:	2b2a      	cmp	r3, #42	; 0x2a
 800f3c6:	d015      	beq.n	800f3f4 <_vfiprintf_r+0x13c>
 800f3c8:	9a07      	ldr	r2, [sp, #28]
 800f3ca:	4654      	mov	r4, sl
 800f3cc:	2000      	movs	r0, #0
 800f3ce:	f04f 0c0a 	mov.w	ip, #10
 800f3d2:	4621      	mov	r1, r4
 800f3d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f3d8:	3b30      	subs	r3, #48	; 0x30
 800f3da:	2b09      	cmp	r3, #9
 800f3dc:	d94e      	bls.n	800f47c <_vfiprintf_r+0x1c4>
 800f3de:	b1b0      	cbz	r0, 800f40e <_vfiprintf_r+0x156>
 800f3e0:	9207      	str	r2, [sp, #28]
 800f3e2:	e014      	b.n	800f40e <_vfiprintf_r+0x156>
 800f3e4:	eba0 0308 	sub.w	r3, r0, r8
 800f3e8:	fa09 f303 	lsl.w	r3, r9, r3
 800f3ec:	4313      	orrs	r3, r2
 800f3ee:	9304      	str	r3, [sp, #16]
 800f3f0:	46a2      	mov	sl, r4
 800f3f2:	e7d2      	b.n	800f39a <_vfiprintf_r+0xe2>
 800f3f4:	9b03      	ldr	r3, [sp, #12]
 800f3f6:	1d19      	adds	r1, r3, #4
 800f3f8:	681b      	ldr	r3, [r3, #0]
 800f3fa:	9103      	str	r1, [sp, #12]
 800f3fc:	2b00      	cmp	r3, #0
 800f3fe:	bfbb      	ittet	lt
 800f400:	425b      	neglt	r3, r3
 800f402:	f042 0202 	orrlt.w	r2, r2, #2
 800f406:	9307      	strge	r3, [sp, #28]
 800f408:	9307      	strlt	r3, [sp, #28]
 800f40a:	bfb8      	it	lt
 800f40c:	9204      	strlt	r2, [sp, #16]
 800f40e:	7823      	ldrb	r3, [r4, #0]
 800f410:	2b2e      	cmp	r3, #46	; 0x2e
 800f412:	d10c      	bne.n	800f42e <_vfiprintf_r+0x176>
 800f414:	7863      	ldrb	r3, [r4, #1]
 800f416:	2b2a      	cmp	r3, #42	; 0x2a
 800f418:	d135      	bne.n	800f486 <_vfiprintf_r+0x1ce>
 800f41a:	9b03      	ldr	r3, [sp, #12]
 800f41c:	1d1a      	adds	r2, r3, #4
 800f41e:	681b      	ldr	r3, [r3, #0]
 800f420:	9203      	str	r2, [sp, #12]
 800f422:	2b00      	cmp	r3, #0
 800f424:	bfb8      	it	lt
 800f426:	f04f 33ff 	movlt.w	r3, #4294967295
 800f42a:	3402      	adds	r4, #2
 800f42c:	9305      	str	r3, [sp, #20]
 800f42e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f514 <_vfiprintf_r+0x25c>
 800f432:	7821      	ldrb	r1, [r4, #0]
 800f434:	2203      	movs	r2, #3
 800f436:	4650      	mov	r0, sl
 800f438:	f7f0 fef2 	bl	8000220 <memchr>
 800f43c:	b140      	cbz	r0, 800f450 <_vfiprintf_r+0x198>
 800f43e:	2340      	movs	r3, #64	; 0x40
 800f440:	eba0 000a 	sub.w	r0, r0, sl
 800f444:	fa03 f000 	lsl.w	r0, r3, r0
 800f448:	9b04      	ldr	r3, [sp, #16]
 800f44a:	4303      	orrs	r3, r0
 800f44c:	3401      	adds	r4, #1
 800f44e:	9304      	str	r3, [sp, #16]
 800f450:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f454:	482c      	ldr	r0, [pc, #176]	; (800f508 <_vfiprintf_r+0x250>)
 800f456:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f45a:	2206      	movs	r2, #6
 800f45c:	f7f0 fee0 	bl	8000220 <memchr>
 800f460:	2800      	cmp	r0, #0
 800f462:	d03f      	beq.n	800f4e4 <_vfiprintf_r+0x22c>
 800f464:	4b29      	ldr	r3, [pc, #164]	; (800f50c <_vfiprintf_r+0x254>)
 800f466:	bb1b      	cbnz	r3, 800f4b0 <_vfiprintf_r+0x1f8>
 800f468:	9b03      	ldr	r3, [sp, #12]
 800f46a:	3307      	adds	r3, #7
 800f46c:	f023 0307 	bic.w	r3, r3, #7
 800f470:	3308      	adds	r3, #8
 800f472:	9303      	str	r3, [sp, #12]
 800f474:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f476:	443b      	add	r3, r7
 800f478:	9309      	str	r3, [sp, #36]	; 0x24
 800f47a:	e767      	b.n	800f34c <_vfiprintf_r+0x94>
 800f47c:	fb0c 3202 	mla	r2, ip, r2, r3
 800f480:	460c      	mov	r4, r1
 800f482:	2001      	movs	r0, #1
 800f484:	e7a5      	b.n	800f3d2 <_vfiprintf_r+0x11a>
 800f486:	2300      	movs	r3, #0
 800f488:	3401      	adds	r4, #1
 800f48a:	9305      	str	r3, [sp, #20]
 800f48c:	4619      	mov	r1, r3
 800f48e:	f04f 0c0a 	mov.w	ip, #10
 800f492:	4620      	mov	r0, r4
 800f494:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f498:	3a30      	subs	r2, #48	; 0x30
 800f49a:	2a09      	cmp	r2, #9
 800f49c:	d903      	bls.n	800f4a6 <_vfiprintf_r+0x1ee>
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d0c5      	beq.n	800f42e <_vfiprintf_r+0x176>
 800f4a2:	9105      	str	r1, [sp, #20]
 800f4a4:	e7c3      	b.n	800f42e <_vfiprintf_r+0x176>
 800f4a6:	fb0c 2101 	mla	r1, ip, r1, r2
 800f4aa:	4604      	mov	r4, r0
 800f4ac:	2301      	movs	r3, #1
 800f4ae:	e7f0      	b.n	800f492 <_vfiprintf_r+0x1da>
 800f4b0:	ab03      	add	r3, sp, #12
 800f4b2:	9300      	str	r3, [sp, #0]
 800f4b4:	462a      	mov	r2, r5
 800f4b6:	4b16      	ldr	r3, [pc, #88]	; (800f510 <_vfiprintf_r+0x258>)
 800f4b8:	a904      	add	r1, sp, #16
 800f4ba:	4630      	mov	r0, r6
 800f4bc:	f7fc f83c 	bl	800b538 <_printf_float>
 800f4c0:	4607      	mov	r7, r0
 800f4c2:	1c78      	adds	r0, r7, #1
 800f4c4:	d1d6      	bne.n	800f474 <_vfiprintf_r+0x1bc>
 800f4c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f4c8:	07d9      	lsls	r1, r3, #31
 800f4ca:	d405      	bmi.n	800f4d8 <_vfiprintf_r+0x220>
 800f4cc:	89ab      	ldrh	r3, [r5, #12]
 800f4ce:	059a      	lsls	r2, r3, #22
 800f4d0:	d402      	bmi.n	800f4d8 <_vfiprintf_r+0x220>
 800f4d2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f4d4:	f000 faa1 	bl	800fa1a <__retarget_lock_release_recursive>
 800f4d8:	89ab      	ldrh	r3, [r5, #12]
 800f4da:	065b      	lsls	r3, r3, #25
 800f4dc:	f53f af12 	bmi.w	800f304 <_vfiprintf_r+0x4c>
 800f4e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f4e2:	e711      	b.n	800f308 <_vfiprintf_r+0x50>
 800f4e4:	ab03      	add	r3, sp, #12
 800f4e6:	9300      	str	r3, [sp, #0]
 800f4e8:	462a      	mov	r2, r5
 800f4ea:	4b09      	ldr	r3, [pc, #36]	; (800f510 <_vfiprintf_r+0x258>)
 800f4ec:	a904      	add	r1, sp, #16
 800f4ee:	4630      	mov	r0, r6
 800f4f0:	f7fc fac6 	bl	800ba80 <_printf_i>
 800f4f4:	e7e4      	b.n	800f4c0 <_vfiprintf_r+0x208>
 800f4f6:	bf00      	nop
 800f4f8:	0801022c 	.word	0x0801022c
 800f4fc:	0801024c 	.word	0x0801024c
 800f500:	0801020c 	.word	0x0801020c
 800f504:	080101bc 	.word	0x080101bc
 800f508:	080101c6 	.word	0x080101c6
 800f50c:	0800b539 	.word	0x0800b539
 800f510:	0800f295 	.word	0x0800f295
 800f514:	080101c2 	.word	0x080101c2

0800f518 <__swbuf_r>:
 800f518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f51a:	460e      	mov	r6, r1
 800f51c:	4614      	mov	r4, r2
 800f51e:	4605      	mov	r5, r0
 800f520:	b118      	cbz	r0, 800f52a <__swbuf_r+0x12>
 800f522:	6983      	ldr	r3, [r0, #24]
 800f524:	b90b      	cbnz	r3, 800f52a <__swbuf_r+0x12>
 800f526:	f000 f9d9 	bl	800f8dc <__sinit>
 800f52a:	4b21      	ldr	r3, [pc, #132]	; (800f5b0 <__swbuf_r+0x98>)
 800f52c:	429c      	cmp	r4, r3
 800f52e:	d12b      	bne.n	800f588 <__swbuf_r+0x70>
 800f530:	686c      	ldr	r4, [r5, #4]
 800f532:	69a3      	ldr	r3, [r4, #24]
 800f534:	60a3      	str	r3, [r4, #8]
 800f536:	89a3      	ldrh	r3, [r4, #12]
 800f538:	071a      	lsls	r2, r3, #28
 800f53a:	d52f      	bpl.n	800f59c <__swbuf_r+0x84>
 800f53c:	6923      	ldr	r3, [r4, #16]
 800f53e:	b36b      	cbz	r3, 800f59c <__swbuf_r+0x84>
 800f540:	6923      	ldr	r3, [r4, #16]
 800f542:	6820      	ldr	r0, [r4, #0]
 800f544:	1ac0      	subs	r0, r0, r3
 800f546:	6963      	ldr	r3, [r4, #20]
 800f548:	b2f6      	uxtb	r6, r6
 800f54a:	4283      	cmp	r3, r0
 800f54c:	4637      	mov	r7, r6
 800f54e:	dc04      	bgt.n	800f55a <__swbuf_r+0x42>
 800f550:	4621      	mov	r1, r4
 800f552:	4628      	mov	r0, r5
 800f554:	f000 f92e 	bl	800f7b4 <_fflush_r>
 800f558:	bb30      	cbnz	r0, 800f5a8 <__swbuf_r+0x90>
 800f55a:	68a3      	ldr	r3, [r4, #8]
 800f55c:	3b01      	subs	r3, #1
 800f55e:	60a3      	str	r3, [r4, #8]
 800f560:	6823      	ldr	r3, [r4, #0]
 800f562:	1c5a      	adds	r2, r3, #1
 800f564:	6022      	str	r2, [r4, #0]
 800f566:	701e      	strb	r6, [r3, #0]
 800f568:	6963      	ldr	r3, [r4, #20]
 800f56a:	3001      	adds	r0, #1
 800f56c:	4283      	cmp	r3, r0
 800f56e:	d004      	beq.n	800f57a <__swbuf_r+0x62>
 800f570:	89a3      	ldrh	r3, [r4, #12]
 800f572:	07db      	lsls	r3, r3, #31
 800f574:	d506      	bpl.n	800f584 <__swbuf_r+0x6c>
 800f576:	2e0a      	cmp	r6, #10
 800f578:	d104      	bne.n	800f584 <__swbuf_r+0x6c>
 800f57a:	4621      	mov	r1, r4
 800f57c:	4628      	mov	r0, r5
 800f57e:	f000 f919 	bl	800f7b4 <_fflush_r>
 800f582:	b988      	cbnz	r0, 800f5a8 <__swbuf_r+0x90>
 800f584:	4638      	mov	r0, r7
 800f586:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f588:	4b0a      	ldr	r3, [pc, #40]	; (800f5b4 <__swbuf_r+0x9c>)
 800f58a:	429c      	cmp	r4, r3
 800f58c:	d101      	bne.n	800f592 <__swbuf_r+0x7a>
 800f58e:	68ac      	ldr	r4, [r5, #8]
 800f590:	e7cf      	b.n	800f532 <__swbuf_r+0x1a>
 800f592:	4b09      	ldr	r3, [pc, #36]	; (800f5b8 <__swbuf_r+0xa0>)
 800f594:	429c      	cmp	r4, r3
 800f596:	bf08      	it	eq
 800f598:	68ec      	ldreq	r4, [r5, #12]
 800f59a:	e7ca      	b.n	800f532 <__swbuf_r+0x1a>
 800f59c:	4621      	mov	r1, r4
 800f59e:	4628      	mov	r0, r5
 800f5a0:	f000 f80c 	bl	800f5bc <__swsetup_r>
 800f5a4:	2800      	cmp	r0, #0
 800f5a6:	d0cb      	beq.n	800f540 <__swbuf_r+0x28>
 800f5a8:	f04f 37ff 	mov.w	r7, #4294967295
 800f5ac:	e7ea      	b.n	800f584 <__swbuf_r+0x6c>
 800f5ae:	bf00      	nop
 800f5b0:	0801022c 	.word	0x0801022c
 800f5b4:	0801024c 	.word	0x0801024c
 800f5b8:	0801020c 	.word	0x0801020c

0800f5bc <__swsetup_r>:
 800f5bc:	4b32      	ldr	r3, [pc, #200]	; (800f688 <__swsetup_r+0xcc>)
 800f5be:	b570      	push	{r4, r5, r6, lr}
 800f5c0:	681d      	ldr	r5, [r3, #0]
 800f5c2:	4606      	mov	r6, r0
 800f5c4:	460c      	mov	r4, r1
 800f5c6:	b125      	cbz	r5, 800f5d2 <__swsetup_r+0x16>
 800f5c8:	69ab      	ldr	r3, [r5, #24]
 800f5ca:	b913      	cbnz	r3, 800f5d2 <__swsetup_r+0x16>
 800f5cc:	4628      	mov	r0, r5
 800f5ce:	f000 f985 	bl	800f8dc <__sinit>
 800f5d2:	4b2e      	ldr	r3, [pc, #184]	; (800f68c <__swsetup_r+0xd0>)
 800f5d4:	429c      	cmp	r4, r3
 800f5d6:	d10f      	bne.n	800f5f8 <__swsetup_r+0x3c>
 800f5d8:	686c      	ldr	r4, [r5, #4]
 800f5da:	89a3      	ldrh	r3, [r4, #12]
 800f5dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f5e0:	0719      	lsls	r1, r3, #28
 800f5e2:	d42c      	bmi.n	800f63e <__swsetup_r+0x82>
 800f5e4:	06dd      	lsls	r5, r3, #27
 800f5e6:	d411      	bmi.n	800f60c <__swsetup_r+0x50>
 800f5e8:	2309      	movs	r3, #9
 800f5ea:	6033      	str	r3, [r6, #0]
 800f5ec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f5f0:	81a3      	strh	r3, [r4, #12]
 800f5f2:	f04f 30ff 	mov.w	r0, #4294967295
 800f5f6:	e03e      	b.n	800f676 <__swsetup_r+0xba>
 800f5f8:	4b25      	ldr	r3, [pc, #148]	; (800f690 <__swsetup_r+0xd4>)
 800f5fa:	429c      	cmp	r4, r3
 800f5fc:	d101      	bne.n	800f602 <__swsetup_r+0x46>
 800f5fe:	68ac      	ldr	r4, [r5, #8]
 800f600:	e7eb      	b.n	800f5da <__swsetup_r+0x1e>
 800f602:	4b24      	ldr	r3, [pc, #144]	; (800f694 <__swsetup_r+0xd8>)
 800f604:	429c      	cmp	r4, r3
 800f606:	bf08      	it	eq
 800f608:	68ec      	ldreq	r4, [r5, #12]
 800f60a:	e7e6      	b.n	800f5da <__swsetup_r+0x1e>
 800f60c:	0758      	lsls	r0, r3, #29
 800f60e:	d512      	bpl.n	800f636 <__swsetup_r+0x7a>
 800f610:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f612:	b141      	cbz	r1, 800f626 <__swsetup_r+0x6a>
 800f614:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f618:	4299      	cmp	r1, r3
 800f61a:	d002      	beq.n	800f622 <__swsetup_r+0x66>
 800f61c:	4630      	mov	r0, r6
 800f61e:	f7ff fb25 	bl	800ec6c <_free_r>
 800f622:	2300      	movs	r3, #0
 800f624:	6363      	str	r3, [r4, #52]	; 0x34
 800f626:	89a3      	ldrh	r3, [r4, #12]
 800f628:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f62c:	81a3      	strh	r3, [r4, #12]
 800f62e:	2300      	movs	r3, #0
 800f630:	6063      	str	r3, [r4, #4]
 800f632:	6923      	ldr	r3, [r4, #16]
 800f634:	6023      	str	r3, [r4, #0]
 800f636:	89a3      	ldrh	r3, [r4, #12]
 800f638:	f043 0308 	orr.w	r3, r3, #8
 800f63c:	81a3      	strh	r3, [r4, #12]
 800f63e:	6923      	ldr	r3, [r4, #16]
 800f640:	b94b      	cbnz	r3, 800f656 <__swsetup_r+0x9a>
 800f642:	89a3      	ldrh	r3, [r4, #12]
 800f644:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f648:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f64c:	d003      	beq.n	800f656 <__swsetup_r+0x9a>
 800f64e:	4621      	mov	r1, r4
 800f650:	4630      	mov	r0, r6
 800f652:	f000 fa09 	bl	800fa68 <__smakebuf_r>
 800f656:	89a0      	ldrh	r0, [r4, #12]
 800f658:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f65c:	f010 0301 	ands.w	r3, r0, #1
 800f660:	d00a      	beq.n	800f678 <__swsetup_r+0xbc>
 800f662:	2300      	movs	r3, #0
 800f664:	60a3      	str	r3, [r4, #8]
 800f666:	6963      	ldr	r3, [r4, #20]
 800f668:	425b      	negs	r3, r3
 800f66a:	61a3      	str	r3, [r4, #24]
 800f66c:	6923      	ldr	r3, [r4, #16]
 800f66e:	b943      	cbnz	r3, 800f682 <__swsetup_r+0xc6>
 800f670:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f674:	d1ba      	bne.n	800f5ec <__swsetup_r+0x30>
 800f676:	bd70      	pop	{r4, r5, r6, pc}
 800f678:	0781      	lsls	r1, r0, #30
 800f67a:	bf58      	it	pl
 800f67c:	6963      	ldrpl	r3, [r4, #20]
 800f67e:	60a3      	str	r3, [r4, #8]
 800f680:	e7f4      	b.n	800f66c <__swsetup_r+0xb0>
 800f682:	2000      	movs	r0, #0
 800f684:	e7f7      	b.n	800f676 <__swsetup_r+0xba>
 800f686:	bf00      	nop
 800f688:	2000010c 	.word	0x2000010c
 800f68c:	0801022c 	.word	0x0801022c
 800f690:	0801024c 	.word	0x0801024c
 800f694:	0801020c 	.word	0x0801020c

0800f698 <abort>:
 800f698:	b508      	push	{r3, lr}
 800f69a:	2006      	movs	r0, #6
 800f69c:	f000 fa54 	bl	800fb48 <raise>
 800f6a0:	2001      	movs	r0, #1
 800f6a2:	f7f2 fe77 	bl	8002394 <_exit>
	...

0800f6a8 <__sflush_r>:
 800f6a8:	898a      	ldrh	r2, [r1, #12]
 800f6aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f6ae:	4605      	mov	r5, r0
 800f6b0:	0710      	lsls	r0, r2, #28
 800f6b2:	460c      	mov	r4, r1
 800f6b4:	d458      	bmi.n	800f768 <__sflush_r+0xc0>
 800f6b6:	684b      	ldr	r3, [r1, #4]
 800f6b8:	2b00      	cmp	r3, #0
 800f6ba:	dc05      	bgt.n	800f6c8 <__sflush_r+0x20>
 800f6bc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f6be:	2b00      	cmp	r3, #0
 800f6c0:	dc02      	bgt.n	800f6c8 <__sflush_r+0x20>
 800f6c2:	2000      	movs	r0, #0
 800f6c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f6c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f6ca:	2e00      	cmp	r6, #0
 800f6cc:	d0f9      	beq.n	800f6c2 <__sflush_r+0x1a>
 800f6ce:	2300      	movs	r3, #0
 800f6d0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f6d4:	682f      	ldr	r7, [r5, #0]
 800f6d6:	602b      	str	r3, [r5, #0]
 800f6d8:	d032      	beq.n	800f740 <__sflush_r+0x98>
 800f6da:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f6dc:	89a3      	ldrh	r3, [r4, #12]
 800f6de:	075a      	lsls	r2, r3, #29
 800f6e0:	d505      	bpl.n	800f6ee <__sflush_r+0x46>
 800f6e2:	6863      	ldr	r3, [r4, #4]
 800f6e4:	1ac0      	subs	r0, r0, r3
 800f6e6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f6e8:	b10b      	cbz	r3, 800f6ee <__sflush_r+0x46>
 800f6ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f6ec:	1ac0      	subs	r0, r0, r3
 800f6ee:	2300      	movs	r3, #0
 800f6f0:	4602      	mov	r2, r0
 800f6f2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f6f4:	6a21      	ldr	r1, [r4, #32]
 800f6f6:	4628      	mov	r0, r5
 800f6f8:	47b0      	blx	r6
 800f6fa:	1c43      	adds	r3, r0, #1
 800f6fc:	89a3      	ldrh	r3, [r4, #12]
 800f6fe:	d106      	bne.n	800f70e <__sflush_r+0x66>
 800f700:	6829      	ldr	r1, [r5, #0]
 800f702:	291d      	cmp	r1, #29
 800f704:	d82c      	bhi.n	800f760 <__sflush_r+0xb8>
 800f706:	4a2a      	ldr	r2, [pc, #168]	; (800f7b0 <__sflush_r+0x108>)
 800f708:	40ca      	lsrs	r2, r1
 800f70a:	07d6      	lsls	r6, r2, #31
 800f70c:	d528      	bpl.n	800f760 <__sflush_r+0xb8>
 800f70e:	2200      	movs	r2, #0
 800f710:	6062      	str	r2, [r4, #4]
 800f712:	04d9      	lsls	r1, r3, #19
 800f714:	6922      	ldr	r2, [r4, #16]
 800f716:	6022      	str	r2, [r4, #0]
 800f718:	d504      	bpl.n	800f724 <__sflush_r+0x7c>
 800f71a:	1c42      	adds	r2, r0, #1
 800f71c:	d101      	bne.n	800f722 <__sflush_r+0x7a>
 800f71e:	682b      	ldr	r3, [r5, #0]
 800f720:	b903      	cbnz	r3, 800f724 <__sflush_r+0x7c>
 800f722:	6560      	str	r0, [r4, #84]	; 0x54
 800f724:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f726:	602f      	str	r7, [r5, #0]
 800f728:	2900      	cmp	r1, #0
 800f72a:	d0ca      	beq.n	800f6c2 <__sflush_r+0x1a>
 800f72c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f730:	4299      	cmp	r1, r3
 800f732:	d002      	beq.n	800f73a <__sflush_r+0x92>
 800f734:	4628      	mov	r0, r5
 800f736:	f7ff fa99 	bl	800ec6c <_free_r>
 800f73a:	2000      	movs	r0, #0
 800f73c:	6360      	str	r0, [r4, #52]	; 0x34
 800f73e:	e7c1      	b.n	800f6c4 <__sflush_r+0x1c>
 800f740:	6a21      	ldr	r1, [r4, #32]
 800f742:	2301      	movs	r3, #1
 800f744:	4628      	mov	r0, r5
 800f746:	47b0      	blx	r6
 800f748:	1c41      	adds	r1, r0, #1
 800f74a:	d1c7      	bne.n	800f6dc <__sflush_r+0x34>
 800f74c:	682b      	ldr	r3, [r5, #0]
 800f74e:	2b00      	cmp	r3, #0
 800f750:	d0c4      	beq.n	800f6dc <__sflush_r+0x34>
 800f752:	2b1d      	cmp	r3, #29
 800f754:	d001      	beq.n	800f75a <__sflush_r+0xb2>
 800f756:	2b16      	cmp	r3, #22
 800f758:	d101      	bne.n	800f75e <__sflush_r+0xb6>
 800f75a:	602f      	str	r7, [r5, #0]
 800f75c:	e7b1      	b.n	800f6c2 <__sflush_r+0x1a>
 800f75e:	89a3      	ldrh	r3, [r4, #12]
 800f760:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f764:	81a3      	strh	r3, [r4, #12]
 800f766:	e7ad      	b.n	800f6c4 <__sflush_r+0x1c>
 800f768:	690f      	ldr	r7, [r1, #16]
 800f76a:	2f00      	cmp	r7, #0
 800f76c:	d0a9      	beq.n	800f6c2 <__sflush_r+0x1a>
 800f76e:	0793      	lsls	r3, r2, #30
 800f770:	680e      	ldr	r6, [r1, #0]
 800f772:	bf08      	it	eq
 800f774:	694b      	ldreq	r3, [r1, #20]
 800f776:	600f      	str	r7, [r1, #0]
 800f778:	bf18      	it	ne
 800f77a:	2300      	movne	r3, #0
 800f77c:	eba6 0807 	sub.w	r8, r6, r7
 800f780:	608b      	str	r3, [r1, #8]
 800f782:	f1b8 0f00 	cmp.w	r8, #0
 800f786:	dd9c      	ble.n	800f6c2 <__sflush_r+0x1a>
 800f788:	6a21      	ldr	r1, [r4, #32]
 800f78a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f78c:	4643      	mov	r3, r8
 800f78e:	463a      	mov	r2, r7
 800f790:	4628      	mov	r0, r5
 800f792:	47b0      	blx	r6
 800f794:	2800      	cmp	r0, #0
 800f796:	dc06      	bgt.n	800f7a6 <__sflush_r+0xfe>
 800f798:	89a3      	ldrh	r3, [r4, #12]
 800f79a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f79e:	81a3      	strh	r3, [r4, #12]
 800f7a0:	f04f 30ff 	mov.w	r0, #4294967295
 800f7a4:	e78e      	b.n	800f6c4 <__sflush_r+0x1c>
 800f7a6:	4407      	add	r7, r0
 800f7a8:	eba8 0800 	sub.w	r8, r8, r0
 800f7ac:	e7e9      	b.n	800f782 <__sflush_r+0xda>
 800f7ae:	bf00      	nop
 800f7b0:	20400001 	.word	0x20400001

0800f7b4 <_fflush_r>:
 800f7b4:	b538      	push	{r3, r4, r5, lr}
 800f7b6:	690b      	ldr	r3, [r1, #16]
 800f7b8:	4605      	mov	r5, r0
 800f7ba:	460c      	mov	r4, r1
 800f7bc:	b913      	cbnz	r3, 800f7c4 <_fflush_r+0x10>
 800f7be:	2500      	movs	r5, #0
 800f7c0:	4628      	mov	r0, r5
 800f7c2:	bd38      	pop	{r3, r4, r5, pc}
 800f7c4:	b118      	cbz	r0, 800f7ce <_fflush_r+0x1a>
 800f7c6:	6983      	ldr	r3, [r0, #24]
 800f7c8:	b90b      	cbnz	r3, 800f7ce <_fflush_r+0x1a>
 800f7ca:	f000 f887 	bl	800f8dc <__sinit>
 800f7ce:	4b14      	ldr	r3, [pc, #80]	; (800f820 <_fflush_r+0x6c>)
 800f7d0:	429c      	cmp	r4, r3
 800f7d2:	d11b      	bne.n	800f80c <_fflush_r+0x58>
 800f7d4:	686c      	ldr	r4, [r5, #4]
 800f7d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f7da:	2b00      	cmp	r3, #0
 800f7dc:	d0ef      	beq.n	800f7be <_fflush_r+0xa>
 800f7de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f7e0:	07d0      	lsls	r0, r2, #31
 800f7e2:	d404      	bmi.n	800f7ee <_fflush_r+0x3a>
 800f7e4:	0599      	lsls	r1, r3, #22
 800f7e6:	d402      	bmi.n	800f7ee <_fflush_r+0x3a>
 800f7e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f7ea:	f000 f915 	bl	800fa18 <__retarget_lock_acquire_recursive>
 800f7ee:	4628      	mov	r0, r5
 800f7f0:	4621      	mov	r1, r4
 800f7f2:	f7ff ff59 	bl	800f6a8 <__sflush_r>
 800f7f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f7f8:	07da      	lsls	r2, r3, #31
 800f7fa:	4605      	mov	r5, r0
 800f7fc:	d4e0      	bmi.n	800f7c0 <_fflush_r+0xc>
 800f7fe:	89a3      	ldrh	r3, [r4, #12]
 800f800:	059b      	lsls	r3, r3, #22
 800f802:	d4dd      	bmi.n	800f7c0 <_fflush_r+0xc>
 800f804:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f806:	f000 f908 	bl	800fa1a <__retarget_lock_release_recursive>
 800f80a:	e7d9      	b.n	800f7c0 <_fflush_r+0xc>
 800f80c:	4b05      	ldr	r3, [pc, #20]	; (800f824 <_fflush_r+0x70>)
 800f80e:	429c      	cmp	r4, r3
 800f810:	d101      	bne.n	800f816 <_fflush_r+0x62>
 800f812:	68ac      	ldr	r4, [r5, #8]
 800f814:	e7df      	b.n	800f7d6 <_fflush_r+0x22>
 800f816:	4b04      	ldr	r3, [pc, #16]	; (800f828 <_fflush_r+0x74>)
 800f818:	429c      	cmp	r4, r3
 800f81a:	bf08      	it	eq
 800f81c:	68ec      	ldreq	r4, [r5, #12]
 800f81e:	e7da      	b.n	800f7d6 <_fflush_r+0x22>
 800f820:	0801022c 	.word	0x0801022c
 800f824:	0801024c 	.word	0x0801024c
 800f828:	0801020c 	.word	0x0801020c

0800f82c <std>:
 800f82c:	2300      	movs	r3, #0
 800f82e:	b510      	push	{r4, lr}
 800f830:	4604      	mov	r4, r0
 800f832:	e9c0 3300 	strd	r3, r3, [r0]
 800f836:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f83a:	6083      	str	r3, [r0, #8]
 800f83c:	8181      	strh	r1, [r0, #12]
 800f83e:	6643      	str	r3, [r0, #100]	; 0x64
 800f840:	81c2      	strh	r2, [r0, #14]
 800f842:	6183      	str	r3, [r0, #24]
 800f844:	4619      	mov	r1, r3
 800f846:	2208      	movs	r2, #8
 800f848:	305c      	adds	r0, #92	; 0x5c
 800f84a:	f7fb fdcd 	bl	800b3e8 <memset>
 800f84e:	4b05      	ldr	r3, [pc, #20]	; (800f864 <std+0x38>)
 800f850:	6263      	str	r3, [r4, #36]	; 0x24
 800f852:	4b05      	ldr	r3, [pc, #20]	; (800f868 <std+0x3c>)
 800f854:	62a3      	str	r3, [r4, #40]	; 0x28
 800f856:	4b05      	ldr	r3, [pc, #20]	; (800f86c <std+0x40>)
 800f858:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f85a:	4b05      	ldr	r3, [pc, #20]	; (800f870 <std+0x44>)
 800f85c:	6224      	str	r4, [r4, #32]
 800f85e:	6323      	str	r3, [r4, #48]	; 0x30
 800f860:	bd10      	pop	{r4, pc}
 800f862:	bf00      	nop
 800f864:	0800fb81 	.word	0x0800fb81
 800f868:	0800fba3 	.word	0x0800fba3
 800f86c:	0800fbdb 	.word	0x0800fbdb
 800f870:	0800fbff 	.word	0x0800fbff

0800f874 <_cleanup_r>:
 800f874:	4901      	ldr	r1, [pc, #4]	; (800f87c <_cleanup_r+0x8>)
 800f876:	f000 b8af 	b.w	800f9d8 <_fwalk_reent>
 800f87a:	bf00      	nop
 800f87c:	0800f7b5 	.word	0x0800f7b5

0800f880 <__sfmoreglue>:
 800f880:	b570      	push	{r4, r5, r6, lr}
 800f882:	2268      	movs	r2, #104	; 0x68
 800f884:	1e4d      	subs	r5, r1, #1
 800f886:	4355      	muls	r5, r2
 800f888:	460e      	mov	r6, r1
 800f88a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800f88e:	f7ff fa59 	bl	800ed44 <_malloc_r>
 800f892:	4604      	mov	r4, r0
 800f894:	b140      	cbz	r0, 800f8a8 <__sfmoreglue+0x28>
 800f896:	2100      	movs	r1, #0
 800f898:	e9c0 1600 	strd	r1, r6, [r0]
 800f89c:	300c      	adds	r0, #12
 800f89e:	60a0      	str	r0, [r4, #8]
 800f8a0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800f8a4:	f7fb fda0 	bl	800b3e8 <memset>
 800f8a8:	4620      	mov	r0, r4
 800f8aa:	bd70      	pop	{r4, r5, r6, pc}

0800f8ac <__sfp_lock_acquire>:
 800f8ac:	4801      	ldr	r0, [pc, #4]	; (800f8b4 <__sfp_lock_acquire+0x8>)
 800f8ae:	f000 b8b3 	b.w	800fa18 <__retarget_lock_acquire_recursive>
 800f8b2:	bf00      	nop
 800f8b4:	20002115 	.word	0x20002115

0800f8b8 <__sfp_lock_release>:
 800f8b8:	4801      	ldr	r0, [pc, #4]	; (800f8c0 <__sfp_lock_release+0x8>)
 800f8ba:	f000 b8ae 	b.w	800fa1a <__retarget_lock_release_recursive>
 800f8be:	bf00      	nop
 800f8c0:	20002115 	.word	0x20002115

0800f8c4 <__sinit_lock_acquire>:
 800f8c4:	4801      	ldr	r0, [pc, #4]	; (800f8cc <__sinit_lock_acquire+0x8>)
 800f8c6:	f000 b8a7 	b.w	800fa18 <__retarget_lock_acquire_recursive>
 800f8ca:	bf00      	nop
 800f8cc:	20002116 	.word	0x20002116

0800f8d0 <__sinit_lock_release>:
 800f8d0:	4801      	ldr	r0, [pc, #4]	; (800f8d8 <__sinit_lock_release+0x8>)
 800f8d2:	f000 b8a2 	b.w	800fa1a <__retarget_lock_release_recursive>
 800f8d6:	bf00      	nop
 800f8d8:	20002116 	.word	0x20002116

0800f8dc <__sinit>:
 800f8dc:	b510      	push	{r4, lr}
 800f8de:	4604      	mov	r4, r0
 800f8e0:	f7ff fff0 	bl	800f8c4 <__sinit_lock_acquire>
 800f8e4:	69a3      	ldr	r3, [r4, #24]
 800f8e6:	b11b      	cbz	r3, 800f8f0 <__sinit+0x14>
 800f8e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f8ec:	f7ff bff0 	b.w	800f8d0 <__sinit_lock_release>
 800f8f0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800f8f4:	6523      	str	r3, [r4, #80]	; 0x50
 800f8f6:	4b13      	ldr	r3, [pc, #76]	; (800f944 <__sinit+0x68>)
 800f8f8:	4a13      	ldr	r2, [pc, #76]	; (800f948 <__sinit+0x6c>)
 800f8fa:	681b      	ldr	r3, [r3, #0]
 800f8fc:	62a2      	str	r2, [r4, #40]	; 0x28
 800f8fe:	42a3      	cmp	r3, r4
 800f900:	bf04      	itt	eq
 800f902:	2301      	moveq	r3, #1
 800f904:	61a3      	streq	r3, [r4, #24]
 800f906:	4620      	mov	r0, r4
 800f908:	f000 f820 	bl	800f94c <__sfp>
 800f90c:	6060      	str	r0, [r4, #4]
 800f90e:	4620      	mov	r0, r4
 800f910:	f000 f81c 	bl	800f94c <__sfp>
 800f914:	60a0      	str	r0, [r4, #8]
 800f916:	4620      	mov	r0, r4
 800f918:	f000 f818 	bl	800f94c <__sfp>
 800f91c:	2200      	movs	r2, #0
 800f91e:	60e0      	str	r0, [r4, #12]
 800f920:	2104      	movs	r1, #4
 800f922:	6860      	ldr	r0, [r4, #4]
 800f924:	f7ff ff82 	bl	800f82c <std>
 800f928:	68a0      	ldr	r0, [r4, #8]
 800f92a:	2201      	movs	r2, #1
 800f92c:	2109      	movs	r1, #9
 800f92e:	f7ff ff7d 	bl	800f82c <std>
 800f932:	68e0      	ldr	r0, [r4, #12]
 800f934:	2202      	movs	r2, #2
 800f936:	2112      	movs	r1, #18
 800f938:	f7ff ff78 	bl	800f82c <std>
 800f93c:	2301      	movs	r3, #1
 800f93e:	61a3      	str	r3, [r4, #24]
 800f940:	e7d2      	b.n	800f8e8 <__sinit+0xc>
 800f942:	bf00      	nop
 800f944:	0800fdc4 	.word	0x0800fdc4
 800f948:	0800f875 	.word	0x0800f875

0800f94c <__sfp>:
 800f94c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f94e:	4607      	mov	r7, r0
 800f950:	f7ff ffac 	bl	800f8ac <__sfp_lock_acquire>
 800f954:	4b1e      	ldr	r3, [pc, #120]	; (800f9d0 <__sfp+0x84>)
 800f956:	681e      	ldr	r6, [r3, #0]
 800f958:	69b3      	ldr	r3, [r6, #24]
 800f95a:	b913      	cbnz	r3, 800f962 <__sfp+0x16>
 800f95c:	4630      	mov	r0, r6
 800f95e:	f7ff ffbd 	bl	800f8dc <__sinit>
 800f962:	3648      	adds	r6, #72	; 0x48
 800f964:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800f968:	3b01      	subs	r3, #1
 800f96a:	d503      	bpl.n	800f974 <__sfp+0x28>
 800f96c:	6833      	ldr	r3, [r6, #0]
 800f96e:	b30b      	cbz	r3, 800f9b4 <__sfp+0x68>
 800f970:	6836      	ldr	r6, [r6, #0]
 800f972:	e7f7      	b.n	800f964 <__sfp+0x18>
 800f974:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f978:	b9d5      	cbnz	r5, 800f9b0 <__sfp+0x64>
 800f97a:	4b16      	ldr	r3, [pc, #88]	; (800f9d4 <__sfp+0x88>)
 800f97c:	60e3      	str	r3, [r4, #12]
 800f97e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800f982:	6665      	str	r5, [r4, #100]	; 0x64
 800f984:	f000 f847 	bl	800fa16 <__retarget_lock_init_recursive>
 800f988:	f7ff ff96 	bl	800f8b8 <__sfp_lock_release>
 800f98c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800f990:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800f994:	6025      	str	r5, [r4, #0]
 800f996:	61a5      	str	r5, [r4, #24]
 800f998:	2208      	movs	r2, #8
 800f99a:	4629      	mov	r1, r5
 800f99c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f9a0:	f7fb fd22 	bl	800b3e8 <memset>
 800f9a4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800f9a8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800f9ac:	4620      	mov	r0, r4
 800f9ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f9b0:	3468      	adds	r4, #104	; 0x68
 800f9b2:	e7d9      	b.n	800f968 <__sfp+0x1c>
 800f9b4:	2104      	movs	r1, #4
 800f9b6:	4638      	mov	r0, r7
 800f9b8:	f7ff ff62 	bl	800f880 <__sfmoreglue>
 800f9bc:	4604      	mov	r4, r0
 800f9be:	6030      	str	r0, [r6, #0]
 800f9c0:	2800      	cmp	r0, #0
 800f9c2:	d1d5      	bne.n	800f970 <__sfp+0x24>
 800f9c4:	f7ff ff78 	bl	800f8b8 <__sfp_lock_release>
 800f9c8:	230c      	movs	r3, #12
 800f9ca:	603b      	str	r3, [r7, #0]
 800f9cc:	e7ee      	b.n	800f9ac <__sfp+0x60>
 800f9ce:	bf00      	nop
 800f9d0:	0800fdc4 	.word	0x0800fdc4
 800f9d4:	ffff0001 	.word	0xffff0001

0800f9d8 <_fwalk_reent>:
 800f9d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f9dc:	4606      	mov	r6, r0
 800f9de:	4688      	mov	r8, r1
 800f9e0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800f9e4:	2700      	movs	r7, #0
 800f9e6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f9ea:	f1b9 0901 	subs.w	r9, r9, #1
 800f9ee:	d505      	bpl.n	800f9fc <_fwalk_reent+0x24>
 800f9f0:	6824      	ldr	r4, [r4, #0]
 800f9f2:	2c00      	cmp	r4, #0
 800f9f4:	d1f7      	bne.n	800f9e6 <_fwalk_reent+0xe>
 800f9f6:	4638      	mov	r0, r7
 800f9f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f9fc:	89ab      	ldrh	r3, [r5, #12]
 800f9fe:	2b01      	cmp	r3, #1
 800fa00:	d907      	bls.n	800fa12 <_fwalk_reent+0x3a>
 800fa02:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fa06:	3301      	adds	r3, #1
 800fa08:	d003      	beq.n	800fa12 <_fwalk_reent+0x3a>
 800fa0a:	4629      	mov	r1, r5
 800fa0c:	4630      	mov	r0, r6
 800fa0e:	47c0      	blx	r8
 800fa10:	4307      	orrs	r7, r0
 800fa12:	3568      	adds	r5, #104	; 0x68
 800fa14:	e7e9      	b.n	800f9ea <_fwalk_reent+0x12>

0800fa16 <__retarget_lock_init_recursive>:
 800fa16:	4770      	bx	lr

0800fa18 <__retarget_lock_acquire_recursive>:
 800fa18:	4770      	bx	lr

0800fa1a <__retarget_lock_release_recursive>:
 800fa1a:	4770      	bx	lr

0800fa1c <__swhatbuf_r>:
 800fa1c:	b570      	push	{r4, r5, r6, lr}
 800fa1e:	460e      	mov	r6, r1
 800fa20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa24:	2900      	cmp	r1, #0
 800fa26:	b096      	sub	sp, #88	; 0x58
 800fa28:	4614      	mov	r4, r2
 800fa2a:	461d      	mov	r5, r3
 800fa2c:	da08      	bge.n	800fa40 <__swhatbuf_r+0x24>
 800fa2e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800fa32:	2200      	movs	r2, #0
 800fa34:	602a      	str	r2, [r5, #0]
 800fa36:	061a      	lsls	r2, r3, #24
 800fa38:	d410      	bmi.n	800fa5c <__swhatbuf_r+0x40>
 800fa3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800fa3e:	e00e      	b.n	800fa5e <__swhatbuf_r+0x42>
 800fa40:	466a      	mov	r2, sp
 800fa42:	f000 f903 	bl	800fc4c <_fstat_r>
 800fa46:	2800      	cmp	r0, #0
 800fa48:	dbf1      	blt.n	800fa2e <__swhatbuf_r+0x12>
 800fa4a:	9a01      	ldr	r2, [sp, #4]
 800fa4c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800fa50:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800fa54:	425a      	negs	r2, r3
 800fa56:	415a      	adcs	r2, r3
 800fa58:	602a      	str	r2, [r5, #0]
 800fa5a:	e7ee      	b.n	800fa3a <__swhatbuf_r+0x1e>
 800fa5c:	2340      	movs	r3, #64	; 0x40
 800fa5e:	2000      	movs	r0, #0
 800fa60:	6023      	str	r3, [r4, #0]
 800fa62:	b016      	add	sp, #88	; 0x58
 800fa64:	bd70      	pop	{r4, r5, r6, pc}
	...

0800fa68 <__smakebuf_r>:
 800fa68:	898b      	ldrh	r3, [r1, #12]
 800fa6a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800fa6c:	079d      	lsls	r5, r3, #30
 800fa6e:	4606      	mov	r6, r0
 800fa70:	460c      	mov	r4, r1
 800fa72:	d507      	bpl.n	800fa84 <__smakebuf_r+0x1c>
 800fa74:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800fa78:	6023      	str	r3, [r4, #0]
 800fa7a:	6123      	str	r3, [r4, #16]
 800fa7c:	2301      	movs	r3, #1
 800fa7e:	6163      	str	r3, [r4, #20]
 800fa80:	b002      	add	sp, #8
 800fa82:	bd70      	pop	{r4, r5, r6, pc}
 800fa84:	ab01      	add	r3, sp, #4
 800fa86:	466a      	mov	r2, sp
 800fa88:	f7ff ffc8 	bl	800fa1c <__swhatbuf_r>
 800fa8c:	9900      	ldr	r1, [sp, #0]
 800fa8e:	4605      	mov	r5, r0
 800fa90:	4630      	mov	r0, r6
 800fa92:	f7ff f957 	bl	800ed44 <_malloc_r>
 800fa96:	b948      	cbnz	r0, 800faac <__smakebuf_r+0x44>
 800fa98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fa9c:	059a      	lsls	r2, r3, #22
 800fa9e:	d4ef      	bmi.n	800fa80 <__smakebuf_r+0x18>
 800faa0:	f023 0303 	bic.w	r3, r3, #3
 800faa4:	f043 0302 	orr.w	r3, r3, #2
 800faa8:	81a3      	strh	r3, [r4, #12]
 800faaa:	e7e3      	b.n	800fa74 <__smakebuf_r+0xc>
 800faac:	4b0d      	ldr	r3, [pc, #52]	; (800fae4 <__smakebuf_r+0x7c>)
 800faae:	62b3      	str	r3, [r6, #40]	; 0x28
 800fab0:	89a3      	ldrh	r3, [r4, #12]
 800fab2:	6020      	str	r0, [r4, #0]
 800fab4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fab8:	81a3      	strh	r3, [r4, #12]
 800faba:	9b00      	ldr	r3, [sp, #0]
 800fabc:	6163      	str	r3, [r4, #20]
 800fabe:	9b01      	ldr	r3, [sp, #4]
 800fac0:	6120      	str	r0, [r4, #16]
 800fac2:	b15b      	cbz	r3, 800fadc <__smakebuf_r+0x74>
 800fac4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fac8:	4630      	mov	r0, r6
 800faca:	f000 f8d1 	bl	800fc70 <_isatty_r>
 800face:	b128      	cbz	r0, 800fadc <__smakebuf_r+0x74>
 800fad0:	89a3      	ldrh	r3, [r4, #12]
 800fad2:	f023 0303 	bic.w	r3, r3, #3
 800fad6:	f043 0301 	orr.w	r3, r3, #1
 800fada:	81a3      	strh	r3, [r4, #12]
 800fadc:	89a0      	ldrh	r0, [r4, #12]
 800fade:	4305      	orrs	r5, r0
 800fae0:	81a5      	strh	r5, [r4, #12]
 800fae2:	e7cd      	b.n	800fa80 <__smakebuf_r+0x18>
 800fae4:	0800f875 	.word	0x0800f875

0800fae8 <_malloc_usable_size_r>:
 800fae8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800faec:	1f18      	subs	r0, r3, #4
 800faee:	2b00      	cmp	r3, #0
 800faf0:	bfbc      	itt	lt
 800faf2:	580b      	ldrlt	r3, [r1, r0]
 800faf4:	18c0      	addlt	r0, r0, r3
 800faf6:	4770      	bx	lr

0800faf8 <_raise_r>:
 800faf8:	291f      	cmp	r1, #31
 800fafa:	b538      	push	{r3, r4, r5, lr}
 800fafc:	4604      	mov	r4, r0
 800fafe:	460d      	mov	r5, r1
 800fb00:	d904      	bls.n	800fb0c <_raise_r+0x14>
 800fb02:	2316      	movs	r3, #22
 800fb04:	6003      	str	r3, [r0, #0]
 800fb06:	f04f 30ff 	mov.w	r0, #4294967295
 800fb0a:	bd38      	pop	{r3, r4, r5, pc}
 800fb0c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800fb0e:	b112      	cbz	r2, 800fb16 <_raise_r+0x1e>
 800fb10:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fb14:	b94b      	cbnz	r3, 800fb2a <_raise_r+0x32>
 800fb16:	4620      	mov	r0, r4
 800fb18:	f000 f830 	bl	800fb7c <_getpid_r>
 800fb1c:	462a      	mov	r2, r5
 800fb1e:	4601      	mov	r1, r0
 800fb20:	4620      	mov	r0, r4
 800fb22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fb26:	f000 b817 	b.w	800fb58 <_kill_r>
 800fb2a:	2b01      	cmp	r3, #1
 800fb2c:	d00a      	beq.n	800fb44 <_raise_r+0x4c>
 800fb2e:	1c59      	adds	r1, r3, #1
 800fb30:	d103      	bne.n	800fb3a <_raise_r+0x42>
 800fb32:	2316      	movs	r3, #22
 800fb34:	6003      	str	r3, [r0, #0]
 800fb36:	2001      	movs	r0, #1
 800fb38:	e7e7      	b.n	800fb0a <_raise_r+0x12>
 800fb3a:	2400      	movs	r4, #0
 800fb3c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800fb40:	4628      	mov	r0, r5
 800fb42:	4798      	blx	r3
 800fb44:	2000      	movs	r0, #0
 800fb46:	e7e0      	b.n	800fb0a <_raise_r+0x12>

0800fb48 <raise>:
 800fb48:	4b02      	ldr	r3, [pc, #8]	; (800fb54 <raise+0xc>)
 800fb4a:	4601      	mov	r1, r0
 800fb4c:	6818      	ldr	r0, [r3, #0]
 800fb4e:	f7ff bfd3 	b.w	800faf8 <_raise_r>
 800fb52:	bf00      	nop
 800fb54:	2000010c 	.word	0x2000010c

0800fb58 <_kill_r>:
 800fb58:	b538      	push	{r3, r4, r5, lr}
 800fb5a:	4d07      	ldr	r5, [pc, #28]	; (800fb78 <_kill_r+0x20>)
 800fb5c:	2300      	movs	r3, #0
 800fb5e:	4604      	mov	r4, r0
 800fb60:	4608      	mov	r0, r1
 800fb62:	4611      	mov	r1, r2
 800fb64:	602b      	str	r3, [r5, #0]
 800fb66:	f7f2 fc05 	bl	8002374 <_kill>
 800fb6a:	1c43      	adds	r3, r0, #1
 800fb6c:	d102      	bne.n	800fb74 <_kill_r+0x1c>
 800fb6e:	682b      	ldr	r3, [r5, #0]
 800fb70:	b103      	cbz	r3, 800fb74 <_kill_r+0x1c>
 800fb72:	6023      	str	r3, [r4, #0]
 800fb74:	bd38      	pop	{r3, r4, r5, pc}
 800fb76:	bf00      	nop
 800fb78:	20002110 	.word	0x20002110

0800fb7c <_getpid_r>:
 800fb7c:	f7f2 bbf2 	b.w	8002364 <_getpid>

0800fb80 <__sread>:
 800fb80:	b510      	push	{r4, lr}
 800fb82:	460c      	mov	r4, r1
 800fb84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fb88:	f000 f894 	bl	800fcb4 <_read_r>
 800fb8c:	2800      	cmp	r0, #0
 800fb8e:	bfab      	itete	ge
 800fb90:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800fb92:	89a3      	ldrhlt	r3, [r4, #12]
 800fb94:	181b      	addge	r3, r3, r0
 800fb96:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800fb9a:	bfac      	ite	ge
 800fb9c:	6563      	strge	r3, [r4, #84]	; 0x54
 800fb9e:	81a3      	strhlt	r3, [r4, #12]
 800fba0:	bd10      	pop	{r4, pc}

0800fba2 <__swrite>:
 800fba2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fba6:	461f      	mov	r7, r3
 800fba8:	898b      	ldrh	r3, [r1, #12]
 800fbaa:	05db      	lsls	r3, r3, #23
 800fbac:	4605      	mov	r5, r0
 800fbae:	460c      	mov	r4, r1
 800fbb0:	4616      	mov	r6, r2
 800fbb2:	d505      	bpl.n	800fbc0 <__swrite+0x1e>
 800fbb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fbb8:	2302      	movs	r3, #2
 800fbba:	2200      	movs	r2, #0
 800fbbc:	f000 f868 	bl	800fc90 <_lseek_r>
 800fbc0:	89a3      	ldrh	r3, [r4, #12]
 800fbc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fbc6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800fbca:	81a3      	strh	r3, [r4, #12]
 800fbcc:	4632      	mov	r2, r6
 800fbce:	463b      	mov	r3, r7
 800fbd0:	4628      	mov	r0, r5
 800fbd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fbd6:	f000 b817 	b.w	800fc08 <_write_r>

0800fbda <__sseek>:
 800fbda:	b510      	push	{r4, lr}
 800fbdc:	460c      	mov	r4, r1
 800fbde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fbe2:	f000 f855 	bl	800fc90 <_lseek_r>
 800fbe6:	1c43      	adds	r3, r0, #1
 800fbe8:	89a3      	ldrh	r3, [r4, #12]
 800fbea:	bf15      	itete	ne
 800fbec:	6560      	strne	r0, [r4, #84]	; 0x54
 800fbee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800fbf2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800fbf6:	81a3      	strheq	r3, [r4, #12]
 800fbf8:	bf18      	it	ne
 800fbfa:	81a3      	strhne	r3, [r4, #12]
 800fbfc:	bd10      	pop	{r4, pc}

0800fbfe <__sclose>:
 800fbfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc02:	f000 b813 	b.w	800fc2c <_close_r>
	...

0800fc08 <_write_r>:
 800fc08:	b538      	push	{r3, r4, r5, lr}
 800fc0a:	4d07      	ldr	r5, [pc, #28]	; (800fc28 <_write_r+0x20>)
 800fc0c:	4604      	mov	r4, r0
 800fc0e:	4608      	mov	r0, r1
 800fc10:	4611      	mov	r1, r2
 800fc12:	2200      	movs	r2, #0
 800fc14:	602a      	str	r2, [r5, #0]
 800fc16:	461a      	mov	r2, r3
 800fc18:	f7f2 fbe3 	bl	80023e2 <_write>
 800fc1c:	1c43      	adds	r3, r0, #1
 800fc1e:	d102      	bne.n	800fc26 <_write_r+0x1e>
 800fc20:	682b      	ldr	r3, [r5, #0]
 800fc22:	b103      	cbz	r3, 800fc26 <_write_r+0x1e>
 800fc24:	6023      	str	r3, [r4, #0]
 800fc26:	bd38      	pop	{r3, r4, r5, pc}
 800fc28:	20002110 	.word	0x20002110

0800fc2c <_close_r>:
 800fc2c:	b538      	push	{r3, r4, r5, lr}
 800fc2e:	4d06      	ldr	r5, [pc, #24]	; (800fc48 <_close_r+0x1c>)
 800fc30:	2300      	movs	r3, #0
 800fc32:	4604      	mov	r4, r0
 800fc34:	4608      	mov	r0, r1
 800fc36:	602b      	str	r3, [r5, #0]
 800fc38:	f7f2 fbef 	bl	800241a <_close>
 800fc3c:	1c43      	adds	r3, r0, #1
 800fc3e:	d102      	bne.n	800fc46 <_close_r+0x1a>
 800fc40:	682b      	ldr	r3, [r5, #0]
 800fc42:	b103      	cbz	r3, 800fc46 <_close_r+0x1a>
 800fc44:	6023      	str	r3, [r4, #0]
 800fc46:	bd38      	pop	{r3, r4, r5, pc}
 800fc48:	20002110 	.word	0x20002110

0800fc4c <_fstat_r>:
 800fc4c:	b538      	push	{r3, r4, r5, lr}
 800fc4e:	4d07      	ldr	r5, [pc, #28]	; (800fc6c <_fstat_r+0x20>)
 800fc50:	2300      	movs	r3, #0
 800fc52:	4604      	mov	r4, r0
 800fc54:	4608      	mov	r0, r1
 800fc56:	4611      	mov	r1, r2
 800fc58:	602b      	str	r3, [r5, #0]
 800fc5a:	f7f2 fbea 	bl	8002432 <_fstat>
 800fc5e:	1c43      	adds	r3, r0, #1
 800fc60:	d102      	bne.n	800fc68 <_fstat_r+0x1c>
 800fc62:	682b      	ldr	r3, [r5, #0]
 800fc64:	b103      	cbz	r3, 800fc68 <_fstat_r+0x1c>
 800fc66:	6023      	str	r3, [r4, #0]
 800fc68:	bd38      	pop	{r3, r4, r5, pc}
 800fc6a:	bf00      	nop
 800fc6c:	20002110 	.word	0x20002110

0800fc70 <_isatty_r>:
 800fc70:	b538      	push	{r3, r4, r5, lr}
 800fc72:	4d06      	ldr	r5, [pc, #24]	; (800fc8c <_isatty_r+0x1c>)
 800fc74:	2300      	movs	r3, #0
 800fc76:	4604      	mov	r4, r0
 800fc78:	4608      	mov	r0, r1
 800fc7a:	602b      	str	r3, [r5, #0]
 800fc7c:	f7f2 fbe9 	bl	8002452 <_isatty>
 800fc80:	1c43      	adds	r3, r0, #1
 800fc82:	d102      	bne.n	800fc8a <_isatty_r+0x1a>
 800fc84:	682b      	ldr	r3, [r5, #0]
 800fc86:	b103      	cbz	r3, 800fc8a <_isatty_r+0x1a>
 800fc88:	6023      	str	r3, [r4, #0]
 800fc8a:	bd38      	pop	{r3, r4, r5, pc}
 800fc8c:	20002110 	.word	0x20002110

0800fc90 <_lseek_r>:
 800fc90:	b538      	push	{r3, r4, r5, lr}
 800fc92:	4d07      	ldr	r5, [pc, #28]	; (800fcb0 <_lseek_r+0x20>)
 800fc94:	4604      	mov	r4, r0
 800fc96:	4608      	mov	r0, r1
 800fc98:	4611      	mov	r1, r2
 800fc9a:	2200      	movs	r2, #0
 800fc9c:	602a      	str	r2, [r5, #0]
 800fc9e:	461a      	mov	r2, r3
 800fca0:	f7f2 fbe2 	bl	8002468 <_lseek>
 800fca4:	1c43      	adds	r3, r0, #1
 800fca6:	d102      	bne.n	800fcae <_lseek_r+0x1e>
 800fca8:	682b      	ldr	r3, [r5, #0]
 800fcaa:	b103      	cbz	r3, 800fcae <_lseek_r+0x1e>
 800fcac:	6023      	str	r3, [r4, #0]
 800fcae:	bd38      	pop	{r3, r4, r5, pc}
 800fcb0:	20002110 	.word	0x20002110

0800fcb4 <_read_r>:
 800fcb4:	b538      	push	{r3, r4, r5, lr}
 800fcb6:	4d07      	ldr	r5, [pc, #28]	; (800fcd4 <_read_r+0x20>)
 800fcb8:	4604      	mov	r4, r0
 800fcba:	4608      	mov	r0, r1
 800fcbc:	4611      	mov	r1, r2
 800fcbe:	2200      	movs	r2, #0
 800fcc0:	602a      	str	r2, [r5, #0]
 800fcc2:	461a      	mov	r2, r3
 800fcc4:	f7f2 fb70 	bl	80023a8 <_read>
 800fcc8:	1c43      	adds	r3, r0, #1
 800fcca:	d102      	bne.n	800fcd2 <_read_r+0x1e>
 800fccc:	682b      	ldr	r3, [r5, #0]
 800fcce:	b103      	cbz	r3, 800fcd2 <_read_r+0x1e>
 800fcd0:	6023      	str	r3, [r4, #0]
 800fcd2:	bd38      	pop	{r3, r4, r5, pc}
 800fcd4:	20002110 	.word	0x20002110

0800fcd8 <_init>:
 800fcd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fcda:	bf00      	nop
 800fcdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fcde:	bc08      	pop	{r3}
 800fce0:	469e      	mov	lr, r3
 800fce2:	4770      	bx	lr

0800fce4 <_fini>:
 800fce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fce6:	bf00      	nop
 800fce8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fcea:	bc08      	pop	{r3}
 800fcec:	469e      	mov	lr, r3
 800fcee:	4770      	bx	lr
