# Specs for 2022 SOC

## Devices
 - 4 Core POWER CPU
 - SimpleV GPU
 - BMC
 - IOMMU
 - Coherent Accelerator Processor Proxy (CAPP) functional unit

## Interfaces

### Advanced

 - SERDES - 10rx, 14tx
   - 4tx, 4rx for [OMI(DDR4](https://openpowerfoundation.org/wp-content/uploads/2018/10/Jeff-Steuchli.OpenCAPI-OPS-OMI.pdf) on top of SERDES with OpenCAPI protocol) @25GHz
   - 2tx, 2rx for ethernet
   - 4tx, 4rx for PCIE and other CAPI devices
   - 3tx for HDMI
 - [OpenFSI](https://openpowerfoundation.org/?resource_lib=field-replaceable-unit-fru-service-interface-fsi-openfsi-specification) instead of JTAG
   - [Raptor HDL](https://gitlab.raptorengineering.com/raptor-engineering-public/lpc-spi-bridge-fpga)
   - [Raptor Libsigrok](https://gitlab.raptorengineering.com/raptor-engineering-public/dsview/-/tree/master/libsigrokdecode4DSL/decoders/fsi)
 - USB - [Luna USB](https://github.com/greatscottgadgets/luna)
with [USB3300 PHY](https://www.microchip.com/wwwproducts/en/USB3300#datasheet-toggle)

### Basic

These should be easily doable with LiteX.

* [[shakti/m_class/UART]]
* [[shakti/m_class/I2C]]
* [[shakti/m_class/GPIO]]
* [[shakti/m_class/SPI]]
* [[shakti/m_class/QSPI]]
* [[shakti/m_class/LPC]]
* [[shakti/m_class/EINT]]

## Protocols
 - IPMT over i2c to talk to the BMC
   - [Intel Spec Sheet](https://www.intel.com/content/dam/www/public/us/en/documents/product-briefs/second-gen-interface-spec-v2.pdf)
   - [RaptorCS HDL](https://gitlab.raptorengineering.com/raptor-engineering-public/lpc-spi-bridge-fpga/blob/master/ipmi_bt_slave.v)
 - Bootloader over LPC to Flexver
   - [Whitepaper](https://www.raptorengineering.com/TALOS/documentation/flexver_intro.pdf)
