//
// File created by:  irun
// Do not modify this file

s1::(03Sep2024:17:12:49):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv -sdf_file /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn/top_syn.sdf +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+SYN+prog0 -define CYCLE=15.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s2::(03Sep2024:17:18:38):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv -sdf_file /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn/top_syn.sdf +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+SYN+prog0 -define CYCLE=15.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s3::(03Sep2024:17:19:21):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv -sdf_file /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn/top_syn.sdf +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+SYN+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s4::(03Sep2024:17:20:40):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv -sdf_file /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn/top_syn.sdf +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+SYN+prog0 -define CYCLE=8.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s5::(03Sep2024:17:23:56):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv -sdf_file /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn/top_syn.sdf +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+SYN+prog0 -define CYCLE=16.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s6::(03Sep2024:17:25:25):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv -sdf_file /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn/top_syn.sdf +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+SYN+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s7::(03Sep2024:17:29:05):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv -sdf_file /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn/top_syn.sdf +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+SYN+prog0 -define CYCLE=19.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s8::(03Sep2024:17:40:17):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv -sdf_file /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn/top_syn.sdf +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+SYN+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s9::(03Sep2024:17:44:27):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv -sdf_file /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn/top_syn.sdf +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+SYN+prog0 -define CYCLE=18.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s10::(03Sep2024:17:45:53):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=18.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s11::(03Sep2024:17:45:59):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv -sdf_file /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn/top_syn.sdf +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+SYN+prog0 -define CYCLE=18.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s12::(03Sep2024:17:56:53):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=18.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s13::(04Sep2024:13:20:45):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv -sdf_file /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn/top_syn.sdf +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+SYN+prog0 -define CYCLE=18.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s14::(04Sep2024:13:27:49):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv -sdf_file /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn/top_syn.sdf +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+SYN+prog0 -define CYCLE=18.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s15::(04Sep2024:13:31:49):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=18.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s16::(04Sep2024:13:34:11):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=18.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s17::(04Sep2024:13:34:25):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=18.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s18::(04Sep2024:13:34:48):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=18.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s19::(04Sep2024:13:40:31):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=18.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s20::(04Sep2024:13:40:49):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=18.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s21::(04Sep2024:13:41:54):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=18.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s22::(04Sep2024:13:42:39):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=18.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s23::(04Sep2024:13:42:56):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=18.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s24::(04Sep2024:13:43:05):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog1 -define CYCLE=18.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog1 )
s25::(04Sep2024:13:47:00):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv -sdf_file /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn/top_syn.sdf +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+SYN+prog0 -define CYCLE=18.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s26::(04Sep2024:13:49:42):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog1 -define CYCLE=18.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog1 )
s27::(04Sep2024:13:50:53):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog1+FSDB -define CYCLE=18.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog1 )
s28::(04Sep2024:13:59:49):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv -sdf_file /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn/top_syn.sdf +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+SYN+prog0 -define CYCLE=18.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s29::(04Sep2024:14:10:05):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv -sdf_file /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn/top_syn.sdf +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+SYN+prog0 -define CYCLE=18.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s30::(04Sep2024:14:11:04):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv -sdf_file /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn/top_syn.sdf +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+SYN+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s31::(04Sep2024:14:13:37):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv -sdf_file /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn/top_syn.sdf +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+SYN+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s32::(04Sep2024:14:28:30):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog1+FSDB -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog1 )
s33::(04Sep2024:14:30:52):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv -sdf_file /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn/top_syn.sdf +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+SYN+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s34::(04Sep2024:14:31:12):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv -sdf_file /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn/top_syn.sdf +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+SYN+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s35::(04Sep2024:14:47:01):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog1+FSDB -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog1 )
s36::(04Sep2024:14:49:23):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv -sdf_file /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn/top_syn.sdf +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+SYN+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s37::(04Sep2024:14:49:53):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv -sdf_file /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn/top_syn.sdf +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+SYN+prog1+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog1 )
s38::(04Sep2024:14:50:41):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv -sdf_file /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn/top_syn.sdf +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+SYN+prog2+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog2 )
s39::(04Sep2024:14:51:00):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv -sdf_file /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn/top_syn.sdf +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+SYN+prog3+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog3 )
s40::(11Sep2024:12:18:34):( irun /home/WangYanTing/VLSI/hw1/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw1/./src+/home/WangYanTing/VLSI/hw1/./include+/home/WangYanTing/VLSI/hw1/./sim +define+prog1+FSDB -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw1/./sim/prog1 )
s41::(11Sep2024:13:37:12):( irun /home/WangYanTing/VLSI/hw1/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw1/./src+/home/WangYanTing/VLSI/hw1/./include+/home/WangYanTing/VLSI/hw1/./sim +define+prog1+FSDB -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw1/./sim/prog1 )
s42::(12Sep2024:16:22:36):( irun /home/WangYanTing/VLSI/hw1/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw1/./src+/home/WangYanTing/VLSI/hw1/./include+/home/WangYanTing/VLSI/hw1/./sim +define+prog1+FSDB -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw1/./sim/prog1 )
s43::(12Sep2024:16:23:01):( irun /home/WangYanTing/VLSI/hw1/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw1/./src+/home/WangYanTing/VLSI/hw1/./include+/home/WangYanTing/VLSI/hw1/./sim +define+prog1+FSDB -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw1/./sim/prog1 )
s44::(12Sep2024:16:24:03):( irun /home/WangYanTing/VLSI/hw1/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw1/./src+/home/WangYanTing/VLSI/hw1/./include+/home/WangYanTing/VLSI/hw1/./sim +define+prog1+FSDB -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw1/./sim/prog1 )
s45::(12Sep2024:16:24:26):( irun /home/WangYanTing/VLSI/hw1/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw1/./src+/home/WangYanTing/VLSI/hw1/./include+/home/WangYanTing/VLSI/hw1/./sim +define+prog1+FSDB -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw1/./sim/prog1 )
s46::(12Sep2024:16:24:49):( irun /home/WangYanTing/VLSI/hw1/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw1/./src+/home/WangYanTing/VLSI/hw1/./include+/home/WangYanTing/VLSI/hw1/./sim +define+prog1+FSDB -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw1/./sim/prog1 )
s47::(12Sep2024:16:25:18):( irun /home/WangYanTing/VLSI/hw1/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw1/./src+/home/WangYanTing/VLSI/hw1/./include+/home/WangYanTing/VLSI/hw1/./sim +define+prog1+FSDB -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw1/./sim/prog1 )
s48::(12Sep2024:16:26:14):( irun /home/WangYanTing/VLSI/hw1/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw1/./src+/home/WangYanTing/VLSI/hw1/./include+/home/WangYanTing/VLSI/hw1/./sim +define+prog1+FSDB -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw1/./sim/prog1 )
s49::(12Sep2024:16:26:28):( irun /home/WangYanTing/VLSI/hw1/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw1/./src+/home/WangYanTing/VLSI/hw1/./include+/home/WangYanTing/VLSI/hw1/./sim +define+prog1+FSDB -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw1/./sim/prog1 )
s50::(12Sep2024:16:30:59):( irun /home/WangYanTing/VLSI/hw1/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw1/./src+/home/WangYanTing/VLSI/hw1/./include+/home/WangYanTing/VLSI/hw1/./sim +define+prog1+FSDB -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw1/./sim/prog1 )
s51::(12Sep2024:16:31:48):( irun /home/WangYanTing/VLSI/hw1/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw1/./src+/home/WangYanTing/VLSI/hw1/./include+/home/WangYanTing/VLSI/hw1/./sim +define+prog1+FSDB -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw1/./sim/prog1 )
s52::(12Sep2024:16:42:29):( irun /home/WangYanTing/VLSI/hw1/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw1/./src+/home/WangYanTing/VLSI/hw1/./include+/home/WangYanTing/VLSI/hw1/./sim +define+prog1+FSDB -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw1/./sim/prog1 )
s53::(12Sep2024:16:43:35):( irun /home/WangYanTing/VLSI/hw1/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw1/./src+/home/WangYanTing/VLSI/hw1/./include+/home/WangYanTing/VLSI/hw1/./sim +define+prog1+FSDB -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw1/./sim/prog1 )
s54::(12Sep2024:16:49:07):( irun /home/WangYanTing/VLSI/hw1/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw1/./src+/home/WangYanTing/VLSI/hw1/./include+/home/WangYanTing/VLSI/hw1/./sim +define+prog1+FSDB -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw1/./sim/prog1 )
