{"vcs1":{"timestamp_begin":1739187700.910416852, "rt":0.25, "ut":0.11, "st":0.11}}
{"vcselab":{"timestamp_begin":1739187701.242443649, "rt":0.25, "ut":0.15, "st":0.09}}
{"link":{"timestamp_begin":1739187701.548246412, "rt":0.14, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739187700.684835262}
{"VCS_COMP_START_TIME": 1739187700.684835262}
{"VCS_COMP_END_TIME": 1739187701.759803681}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265372}}
{"vcselab": {"peak_mem": 150352}}
