// Seed: 2226465549
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 (
    output tri id_0,
    input  tri id_1
    , id_4,
    input  wor id_2
);
  initial id_4 = id_4;
  logic id_5;
  ;
  assign id_0 = id_1;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
module module_2 (
    input wire id_0,
    input supply1 id_1,
    input wire id_2
    , id_7,
    output supply1 id_3,
    output supply1 id_4,
    input tri id_5
);
  logic [1 : -1] id_8;
  ;
  always_comb @(posedge -1 - -1 or posedge -1) id_7 <= id_2;
  bit id_9;
  assign id_9 = id_2;
  assign id_8 = id_8 - 1;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  parameter id_11 = -1;
  initial begin : LABEL_0
    if (-1) id_9 = -1;
    else begin : LABEL_1
      if (1) begin : LABEL_2
        id_9 = id_7;
      end
    end
  end
  wire [1 : -1 'b0] id_12;
  wire id_13;
  ;
endmodule
