<!doctype html><html class="not-ready text-sm lg:text-base" style=--bg:#fff lang=en-gb><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><title>Lib: clock/xd - Project F</title><meta name=theme-color><meta name=description content="Sometimes you need to send a single pulse from one clock domain to another. This is a simple case of clock domain crossing or CDC. This post uses the xd module from the Project F Library to handle such situations simply and safely.
Crossing the Streams The standard advice for safely handling an async signal is to pass it through a pair of flip-flops. This works well if your source signal is lower frequency than your destination, such as a button press or UART."><meta name=author content="Will Green"><link rel="preload stylesheet" as=style href=https://projectf.io/main.min.css><script defer src=https://projectf.io/highlight.min.js onload=hljs.initHighlightingOnLoad()></script>
<link rel=preload as=image href=https://projectf.io/theme.png><link rel=preload as=image href=https://projectf.io/github.svg><link rel=preload as=image href=https://projectf.io/mastodon.svg><link rel=preload as=image href=https://projectf.io/rss.svg><link rel=icon href=https://projectf.io/favicon.ico><link rel=apple-touch-icon href=https://projectf.io/apple-touch-icon.png><meta name=generator content="Hugo 0.115.4"><script src=https://cdn-eu.usefathom.com/script.js data-site=EVCGKVDN defer></script><meta property="og:title" content="Lib: clock/xd"><meta property="og:description" content="Sometimes you need to send a single pulse from one clock domain to another. This is a simple case of clock domain crossing or CDC. This post uses the xd module from the Project F Library to handle such situations simply and safely.
Crossing the Streams The standard advice for safely handling an async signal is to pass it through a pair of flip-flops. This works well if your source signal is lower frequency than your destination, such as a button press or UART."><meta property="og:type" content="article"><meta property="og:url" content="https://projectf.io/posts/lib-clock-xd/"><meta property="og:image" content="https://projectf.io/img/posts/simple-fpga-cdc/social-card.png"><meta property="article:section" content="posts"><meta property="article:published_time" content="2022-06-15T00:00:00+00:00"><meta property="article:modified_time" content="2022-10-27T00:00:00+00:00"><meta itemprop=name content="Lib: clock/xd"><meta itemprop=description content="Sometimes you need to send a single pulse from one clock domain to another. This is a simple case of clock domain crossing or CDC. This post uses the xd module from the Project F Library to handle such situations simply and safely.
Crossing the Streams The standard advice for safely handling an async signal is to pass it through a pair of flip-flops. This works well if your source signal is lower frequency than your destination, such as a button press or UART."><meta itemprop=datePublished content="2022-06-15T00:00:00+00:00"><meta itemprop=dateModified content="2022-10-27T00:00:00+00:00"><meta itemprop=wordCount content="480"><meta itemprop=image content="https://projectf.io/img/posts/simple-fpga-cdc/social-card.png"><meta itemprop=keywords content="clock,"><meta name=twitter:card content="summary_large_image"><meta name=twitter:image content="https://projectf.io/img/posts/simple-fpga-cdc/social-card.png"><meta name=twitter:title content="Lib: clock/xd"><meta name=twitter:description content="Sometimes you need to send a single pulse from one clock domain to another. This is a simple case of clock domain crossing or CDC. This post uses the xd module from the Project F Library to handle such situations simply and safely.
Crossing the Streams The standard advice for safely handling an async signal is to pass it through a pair of flip-flops. This works well if your source signal is lower frequency than your destination, such as a button press or UART."></head><body class="text-black duration-200 ease-out dark:text-white"><header class="mx-auto flex h-[5rem] max-w-3xl px-8 lg:justify-center"><div class="relative z-50 mr-auto flex items-center"><a class="-translate-x-[1px] -translate-y-[1px] text-2xl font-semibold" href=https://projectf.io/>Project F</a><div class="btn-dark text-[0] ml-4 h-6 w-6 shrink-0 cursor-pointer [background:url(./theme.png)_left_center/_auto_theme('spacing.6')_no-repeat] [transition:_background-position_0.4s_steps(5)] dark:[background-position:right]" role=button aria-label=Dark></div></div><div class="btn-menu relative z-50 -mr-8 flex h-[5rem] w-[5rem] shrink-0 cursor-pointer flex-col items-center justify-center gap-2.5 lg:hidden" role=button aria-label=Menu></div><script>const htmlClass=document.documentElement.classList;setTimeout(()=>{htmlClass.remove("not-ready")},10);const btnMenu=document.querySelector(".btn-menu");btnMenu.addEventListener("click",()=>{htmlClass.toggle("open")});const metaTheme=document.querySelector('meta[name="theme-color"]'),lightBg="#fff".replace(/"/g,""),setDark=e=>{metaTheme.setAttribute("content",e?"#000":lightBg),htmlClass[e?"add":"remove"]("dark"),localStorage.setItem("dark",e)},darkScheme=window.matchMedia("(prefers-color-scheme: dark)");if(htmlClass.contains("dark"))setDark(!0);else{const e=localStorage.getItem("dark");setDark(e?e==="true":darkScheme.matches)}darkScheme.addEventListener("change",e=>{setDark(e.matches)});const btnDark=document.querySelector(".btn-dark");btnDark.addEventListener("click",()=>{setDark(localStorage.getItem("dark")!=="true")})</script><div class="nav-wrapper fixed inset-x-0 top-full z-40 flex h-full select-none flex-col justify-center pb-16 duration-200 dark:bg-black lg:static lg:h-auto lg:flex-row lg:!bg-transparent lg:pb-0 lg:transition-none"><nav class="lg:ml-12 lg:flex lg:flex-row lg:items-center lg:space-x-6"><a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/about/>About</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/demos/>Demos</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/verilog-lib/>Lib</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tools/>Tools</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tutorials/>Tutorials</a></nav><nav class="mt-12 flex justify-center space-x-10 dark:invert lg:ml-12 lg:mt-0 lg:items-center lg:space-x-6"><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./github.svg) href=https://github.com/projf target=_blank rel=me>github</a>
<a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./mastodon.svg) href=https://mastodon.social/@WillFlux target=_blank rel=me>mastodon</a>
<a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./rss.svg) href=https://projectf.io/index.xml target=_blank rel=alternate>rss</a></nav></div></header><main class="prose prose-neutral relative mx-auto min-h-[calc(100%-10rem)] max-w-3xl px-8 pt-20 pb-1 dark:prose-invert"><article><header class=mb-1><h1 class="!my-0 pb-2.5">Lib: clock/xd</h1><div class="text-sm opacity-60">Published
<time>15 Jun 2022</time>
<span class=mx-1>&#183;</span>
<span>Updated
<time>27 Oct 2022</time></span></div></header><section><p>Sometimes you need to send a single pulse from one clock domain to another. This is a simple case of <strong>clock domain crossing</strong> or <strong>CDC</strong>. This post uses the <strong>xd</strong> module from the <a href=/verilog-lib>Project F Library</a> to handle such situations simply and safely.</p><h2 id=crossing-the-streams>Crossing the Streams</h2><p>The standard advice for safely handling an async signal is to pass it through a pair of flip-flops. This works well if your source signal is lower frequency than your destination, such as a button press or UART. However, this approach fails when the source signal has a similar or higher frequency than the destination.</p><p>A FIFO will work correctly for any frequencies, but this is relatively complex and logic-heavy. Instead, we can use a simple &ldquo;toggle&rdquo; trick for an isolated pulse to safely cross domains, irrespective of their frequencies.</p><p>Thanks to <a href=https://www.fpga4fun.com/CrossClockDomain2.html>fpga4fun</a> for this approach to CDC.</p><h2 id=xd-module>XD Module</h2><p>Project F Library module <strong>[<a href=https://github.com/projf/projf-explore/blob/main/lib/clock/xd.sv>clock/xd.sv</a>]</strong>:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> xd (
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> clk_src,   <span style=color:#75715e>// source domain clock
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> clk_dst,   <span style=color:#75715e>// destination domain clock
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> flag_src,  <span style=color:#75715e>// flag in source domain
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>      <span style=color:#66d9ef>logic</span> flag_dst   <span style=color:#75715e>// flag in destination domain
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// toggle reg when pulse received in source domain
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> toggle_src <span style=color:#f92672>=</span> <span style=color:#ae81ff>1</span><span style=color:#ae81ff>&#39;b0</span>;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always_ff</span> @(<span style=color:#66d9ef>posedge</span> clk_src) toggle_src <span style=color:#f92672>&lt;=</span> toggle_src <span style=color:#f92672>^</span> flag_src;
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// cross to destination domain via shift reg
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>3</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] shr_dst <span style=color:#f92672>=</span> <span style=color:#ae81ff>4</span><span style=color:#ae81ff>&#39;b0</span>;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always_ff</span> @(<span style=color:#66d9ef>posedge</span> clk_dst) shr_dst <span style=color:#f92672>&lt;=</span> {shr_dst[<span style=color:#ae81ff>2</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>], toggle_src};
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// output pulse when transition occurs
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>always_comb</span> flag_dst <span style=color:#f92672>=</span> shr_dst[<span style=color:#ae81ff>3</span>] <span style=color:#f92672>^</span> shr_dst[<span style=color:#ae81ff>2</span>];
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><p>There&rsquo;s a Vivado test bench you can use to exercise the module with Vivado: [<a href=https://github.com/projf/projf-explore/blob/main/lib/clock/xc7/xd_tb.sv>clock/xc7/xd_tb.sv</a>].</p><h2 id=example>Example</h2><p>My designs often have separate pixel and system clocks. When a new frame starts, we must pass the event from the pixel to the system clock domain:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span>    <span style=color:#66d9ef>logic</span> frame;      <span style=color:#75715e>// start of new frame (pixel clock domain)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> frame_sys;  <span style=color:#75715e>// start of new frame (system clock domain)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    xd xd_frame (
</span></span><span style=display:flex><span>        .clk_src(clk_pix),
</span></span><span style=display:flex><span>        .clk_dst(clk_sys),
</span></span><span style=display:flex><span>        .flag_src(frame),
</span></span><span style=display:flex><span>        .flag_dst(frame_sys)
</span></span><span style=display:flex><span>    );
</span></span></code></pre></div><p>You can see this module in action in many Project F designs, including <a href=/posts/framebuffers/>Framebuffers</a> and <a href=/posts/fpga-shapes/>2D Shapes</a>.</p><h2 id=caution-advised>Caution Advised</h2><p>Before you rush to add new clock domains to your designs, you need to be aware of a significant limitation: this approach only works for isolated pulses of one clock cycle. The <code>clock/xd</code> module is ideal for sending well-spaced events but can&rsquo;t be used to send arbitrary data from one clock domain to another: use dual-port BRAM or a proper FIFO instead.</p><p>The following simulation shows what happens if you abuse the module:</p><p><img src=/img/posts/simple-fpga-cdc/xd-sim.png alt="xd module simulation" title="Where did my pulses go?"></p><p>Note how the final two-cycle pulse becomes two separate pulses when sent from slow to fast but disappears altogether when sent from fast to slow. You have been warned!</p><h2 id=whats-next>What&rsquo;s Next?</h2><p>Discover other <a href=/verilog-lib>library modules</a> or check out our <a href=/tutorials/#how-to>how to guides</a>, <a href=/tutorials/>tutorials</a>, and <a href=/demos/>demos</a>.</p><p>Have a question or suggestion? Contact <a href=https://mastodon.social/@WillFlux>@WillFlux</a> or join me on <a href=https://github.com/projf/projf-explore/discussions>Project F Discussions</a> or <a href=https://discord.gg/cf869yDbXf>1BitSquared Discord</a>. If you like what I do, consider <a href=https://github.com/sponsors/WillGreen>sponsoring me</a> on GitHub. Thank you.</p></section><footer class="mt-12 flex flex-wrap"><a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/clock>clock</a></footer><nav class="mt-24 flex rounded-lg bg-black/[3%] text-lg dark:bg-white/[8%]"><a class="flex w-1/2 items-center rounded-l-md p-6 pr-3 no-underline hover:bg-black/[2%] dark:hover:bg-white/[3%]" href=https://projectf.io/posts/news-2022-06/><span class=mr-1.5>←</span><span>News: June 2022</span></a>
<a class="ml-auto flex w-1/2 items-center justify-end rounded-r-md p-6 pl-3 no-underline hover:bg-black/[2%] dark:hover:bg-white/[3%]" href=https://projectf.io/posts/display-signals/><span>Display Signals</span><span class=ml-1.5>→</span></a></nav></article></main><footer class="opaco mx-auto flex h-[5rem] max-w-3xl items-center px-8 text-[0.9em] opacity-60"><div class=mr-auto><a class=link href=https://projectf.io>Project F</a>
&copy; 2023 Will Green.</div></footer></body></html>