---
namespace: Compile
expectation: Pass
outputs:
  - circuit:
      num_public_variables: 0
      num_private_variables: 10
      num_constraints: 8
      at: 6904f63c63f844b99b057c129ae45ebb0b8661a85c44c9f92fbb76d123bb3ab3
      bt: 909d161ad8eabc71e9eee5857da9affe6c934a516bde8e09c09e1a18537ea096
      ct: 529d13cfa64187ef3af58b52a543cfe2d526df5b8ef795800a615c858d5eeb78
    ir:
      - "decl f0: <0>"
      - "  store &v1, ((v0), (), (), ())"
      - "  store &v3, ['\\u{2764}', 'e', 'l', 'l', 'o', ',', ' ', 'W', 'o', 'r', 'l', 'd', '!', '\\u{fffd}']"
      - "  asget &v4, v3, 0, 2, 2"
      - "  asset &v3, 0, 2, v2"
      - "  store &v3, v3"
      - "  store &v5, ['t', 'e', 's', 't', '1']"
      - "  store &v6, [1, 2, 3, 4]"
      - "  asget &v7, v6, 0, 2, 2"
      - "  asset &v6, 0, 2, [10, 10]"
      - "  store &v6, v6"
      - "  eq &v8, v6, [10, 10, 3, 4]"
      - "  eq &v9, v3, ['h', 'e', 'l', 'l', 'o', ',', ' ', 'W', 'o', 'r', 'l', 'd', '!', '\\u{fffd}']"
      - "  and &v10, v8, v9"
      - "  retn v10"
      - "decl f1: <11>"
      - "decl f2: <12>"
      - "decl f3: <13>"
      - "decl f4: <14>"
      - "decl f5: <15>"
      - "decl f6: <16>"
      - "decl f7: <17>"
      - "decl f8: <18>"
      - "decl f9: <19>"
      - "decl f10: <20>"
      - "decl f11: <21>"
      - "decl f12: <22>"
      - "decl f13: <23>"
      - "decl f14: <24>"
      - "decl f15: <25>"
      - "decl f16: <26>"
      - "decl f17: <27>"
      - "decl f18: <28>"
      - "decl f19: <29>"
      - "decl f20: <30>"
      - "decl f21: <31>"
      - "decl f22: <32>"
      - "decl f23: <33>"
      - "decl f24: <34>"
      - "decl f25: <35>"
      - "decl f26: <36>"
      - "decl f27: <37>"
      - "decl f28: <38>"
      - "decl f29: <39>"
      - "decl f30: <40>"
      - "decl f31: <41>"
      - "decl f32: <42>"
      - "decl f33: <43>"
      - "decl f34: <44>"
      - "decl f35: <45>"
      - "decl f36: <46>"
      - "decl f37: <47>"
      - "decl f38: <48>"
      - "decl f39: <49>"
      - "decl f40: <50>"
      - "decl f41: <51>"
      - "decl f42: <52>"
      - "decl f43: <53>"
      - "decl f44: <54>"
      - "decl f45: <55>"
      - "decl f46: <56>"
      - "decl f47: <57>"
      - "decl f48: <58>"
      - "decl f49: <59>"
      - "decl f50: <60>"
      - "decl f51: <61>"
      - "decl f52: <62>"
      - "decl f53: <63>"
      - "decl f54: <64>"
      - "decl f55: <65>"
      - "decl f56: <66>"
      - "decl f57: <67>"
      - "decl f58: <68>"
      - "decl f59: <69>"
      - "decl f60: <70>"
      - "decl f61: <71>"
      - "decl f62: <72>"
      - "decl f63: <73>"
      - "decl f64: <74>"
      - "decl f65: <75>"
      - "decl f66: <76>"
      - "decl f67: <77>"
      - "decl f68: <78>"
      - "decl f69: <79>"
      - "decl f70: <80>"
      - "decl f71: <81>"
      - "decl f72: <82>"
      - "decl f73: <83>"
      - "decl f74: <84>"
      - "decl f75: <85>"
      - "decl f76: <86>"
      - "decl f77: <87>"
      - "decl f78: <88>"
      - "decl f79: <89>"
      - "decl f80: <90>"
      - "decl f81: <91>"
      - "decl f82: <92>"
      - "decl f83: <93>"
      - "decl f84: <94>"
      - "decl f85: <95>"
      - "decl f86: <96>"
      - "decl f87: <97>"
      - "decl f88: <98>"
      - "decl f89: <99>"
      - "decl f90: <100>"
      - "decl f91: <101>"
      - "decl f92: <102>"
      - "decl f93: <103>"
      - "decl f94: <104>"
      - "decl f95: <105>"
      - "decl f96: <106>"
      - "decl f97: <107>"
      - "decl f98: <108>"
      - "decl f99: <109>"
      - "decl f100: <110>"
      - "decl f101: <111>"
      - "decl f102: <112>"
      - "decl f103: <113>"
      - "decl f104: <114>"
      - "decl f105: <115>"
      - "decl f106: <116>"
      - "decl f107: <117>"
      - "decl f108: <118>"
      - "decl f109: <119>"
      - "decl f110: <120>"
      - "decl f111: <121>"
      - "decl f112: <122>"
      - "decl f113: <123>"
      - "decl f114: <124>"
      - "decl f115: <125>"
      - "decl f116: <126>"
      - "decl f117: <127>"
      - "decl f118: <128>"
      - "decl f119: <129>"
      - "decl f120: <130>"
      - "decl f121: <131>"
      - ""
    output:
      - input_file: inputs/two.in
        output:
          registers:
            out:
              type: bool
              value: "true"
    initial_ast: 27e8e89ba3c7b66cf02bdc40c8061775b1706226a6ae3b75bb5d1a6f8785bb2e
    imports_resolved_ast: 791468dd0a12b599ae3d84c8544fb2f0fd1f4dbe0e4c04e5947de5af5f75ef97
    canonicalized_ast: 72f20eaf70d891c7fd280d23e50cdf745ec3b010a44f434fd07ac1e7debad1de
    type_inferenced_ast: e7d8f1ae32c3d74a04fa9836425183fa70ce453303325369b58c57da1496d6a5
