INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/sim/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
