
*** Running vivado
    with args -log SwitchDriver.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SwitchDriver.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source SwitchDriver.tcl -notrace
Command: synth_design -top SwitchDriver -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15524 
WARNING: [Synth 8-1935] empty port in module declaration [D:/Users/pnguy/Documents/GitHub/460M-HDL-Design/project_4/project_4.srcs/sources_1/imports/460M-HDL-Design/SwitchDriver.v:1]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 356.945 ; gain = 112.910
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SwitchDriver' [D:/Users/pnguy/Documents/GitHub/460M-HDL-Design/project_4/project_4.srcs/sources_1/imports/460M-HDL-Design/SwitchDriver.v:1]
INFO: [Synth 8-638] synthesizing module 'clockDivider_1Hz' [D:/Users/pnguy/Documents/GitHub/460M-HDL-Design/project_4/project_4.srcs/sources_1/imports/project_2/EE 460M_Lab2_Starter_File.v:52]
INFO: [Synth 8-256] done synthesizing module 'clockDivider_1Hz' (1#1) [D:/Users/pnguy/Documents/GitHub/460M-HDL-Design/project_4/project_4.srcs/sources_1/imports/project_2/EE 460M_Lab2_Starter_File.v:52]
ERROR: [Synth 8-685] variable 'slow_clock' should not be used in output port connection [D:/Users/pnguy/Documents/GitHub/460M-HDL-Design/project_4/project_4.srcs/sources_1/imports/460M-HDL-Design/SwitchDriver.v:9]
ERROR: [Synth 8-285] failed synthesizing module 'SwitchDriver' [D:/Users/pnguy/Documents/GitHub/460M-HDL-Design/project_4/project_4.srcs/sources_1/imports/460M-HDL-Design/SwitchDriver.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 387.695 ; gain = 143.660
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon Mar  5 21:02:32 2018...
