

================================================================
== Vitis HLS Report for 'process_arp_pkg_64_s'
================================================================
* Date:           Wed Jul 20 00:54:05 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        arp_server_subnet_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  4.569 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  12.800 ns|  12.800 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.56>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp_i_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %arpDataIn_internal, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 4 'nbreadreq' 'tmp_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (0.41ns)   --->   "%br_ln46 = br i1 %tmp_i_i, void %._crit_edge3.i.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:46->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 5 'br' 'br_ln46' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 6 [1/1] (1.40ns)   --->   "%arpDataIn_internal_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %arpDataIn_internal" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 6 'read' 'arpDataIn_internal_read' <Predicate = (tmp_i_i)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_data_V = trunc i128 %arpDataIn_internal_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 7 'trunc' 'tmp_data_V' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %arpDataIn_internal_read, i32 72" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 8 'bitselect' 'tmp_last_V' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%header_ready_load = load i1 %header_ready" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:55]   --->   Operation 9 'load' 'header_ready_load' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%header_idx_load = load i16 %header_idx" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 10 'load' 'header_idx_load' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_s = load i336 %header_header_V"   --->   Operation 11 'load' 'p_Val2_s' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%br_ln55 = br i1 %header_ready_load, void %_ifconv, void %_ZN12packetHeaderILi64ELi336EE9parseWordER7ap_uintILi64EE.exit.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:55]   --->   Operation 12 'br' 'br_ln55' <Predicate = (tmp_i_i)> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i16 %header_idx_load" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 13 'trunc' 'trunc_ln58' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %header_idx_load, i6 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 14 'bitconcatenate' 'shl_ln' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i22 %shl_ln" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 15 'zext' 'zext_ln58' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.82ns)   --->   "%add_ln58 = add i23 %zext_ln58, i23 64" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 16 'add' 'add_ln58' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.75ns)   --->   "%icmp_ln58 = icmp_ult  i23 %add_ln58, i23 336" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 17 'icmp' 'icmp_ln58' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node shl_ln58)   --->   "%zext_ln215 = zext i64 %tmp_data_V"   --->   Operation 18 'zext' 'zext_ln215' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node select_ln58)   --->   "%or_ln60 = or i22 %shl_ln, i22 63" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:60]   --->   Operation 19 'or' 'or_ln60' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln58 = select i1 %icmp_ln58, i22 %or_ln60, i22 335" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 20 'select' 'select_ln58' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.74ns)   --->   "%icmp_ln58_1 = icmp_ugt  i22 %shl_ln, i22 %select_ln58" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 21 'icmp' 'icmp_ln58_1' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %trunc_ln58, i6 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 22 'bitconcatenate' 'tmp' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln58_1 = trunc i22 %select_ln58" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 23 'trunc' 'trunc_ln58_1' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.71ns)   --->   "%sub_ln58 = sub i9 335, i9 %tmp" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 24 'sub' 'sub_ln58' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node sub_ln58_1)   --->   "%select_ln58_1 = select i1 %icmp_ln58_1, i9 %tmp, i9 %trunc_ln58_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 25 'select' 'select_ln58_1' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node and_ln58)   --->   "%select_ln58_2 = select i1 %icmp_ln58_1, i9 %trunc_ln58_1, i9 %tmp" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 26 'select' 'select_ln58_2' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node shl_ln58)   --->   "%select_ln58_3 = select i1 %icmp_ln58_1, i9 %sub_ln58, i9 %tmp" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 27 'select' 'select_ln58_3' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.71ns) (out node of the LUT)   --->   "%sub_ln58_1 = sub i9 335, i9 %select_ln58_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 28 'sub' 'sub_ln58_1' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node shl_ln58)   --->   "%zext_ln58_1 = zext i9 %select_ln58_3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 29 'zext' 'zext_ln58_1' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln58)   --->   "%zext_ln58_2 = zext i9 %select_ln58_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 30 'zext' 'zext_ln58_2' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln58)   --->   "%zext_ln58_3 = zext i9 %sub_ln58_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 31 'zext' 'zext_ln58_3' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.09ns) (out node of the LUT)   --->   "%shl_ln58 = shl i336 %zext_ln215, i336 %zext_ln58_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 32 'shl' 'shl_ln58' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 1.09> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_1 = partselect i336 @llvm.part.select.i336, i336 %shl_ln58, i32 335, i32 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 33 'partselect' 'tmp_1' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%select_ln58_4 = select i1 %icmp_ln58_1, i336 %tmp_1, i336 %shl_ln58" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 34 'select' 'select_ln58_4' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln58)   --->   "%shl_ln58_1 = shl i336 139984046386112763159840142535527767382602843577165595931249318810236991948760059086304843329475444735, i336 %zext_ln58_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 35 'shl' 'shl_ln58_1' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln58)   --->   "%lshr_ln58 = lshr i336 139984046386112763159840142535527767382602843577165595931249318810236991948760059086304843329475444735, i336 %zext_ln58_3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 36 'lshr' 'lshr_ln58' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.72ns) (out node of the LUT)   --->   "%and_ln58 = and i336 %shl_ln58_1, i336 %lshr_ln58" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 37 'and' 'and_ln58' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln58_1 = xor i336 %and_ln58, i336 139984046386112763159840142535527767382602843577165595931249318810236991948760059086304843329475444735" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 38 'xor' 'xor_ln58_1' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln58_1 = and i336 %p_Val2_s, i336 %xor_ln58_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 39 'and' 'and_ln58_1' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln58_2 = and i336 %select_ln58_4, i336 %and_ln58" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 40 'and' 'and_ln58_2' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.45ns) (out node of the LUT)   --->   "%p_Result_s = or i336 %and_ln58_1, i336 %and_ln58_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 41 'or' 'p_Result_s' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.45> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.12ns)   --->   "%xor_ln58 = xor i1 %icmp_ln58, i1 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 42 'xor' 'xor_ln58' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln414 = store i336 %p_Result_s, i336 %header_header_V"   --->   Operation 43 'store' 'store_ln414' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.78ns)   --->   "%add_ln67 = add i16 %header_idx_load, i16 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:67]   --->   Operation 44 'add' 'add_ln67' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%br_ln73 = br void %_ZN12packetHeaderILi64ELi336EE9parseWordER7ap_uintILi64EE.exit.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:73]   --->   Operation 45 'br' 'br_ln73' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%header_ready_flag_1_i_i = phi i1 0, void, i1 %xor_ln58, void %_ifconv" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 46 'phi' 'header_ready_flag_1_i_i' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%header_idx_flag_0_i_i = phi i1 0, void, i1 1, void %_ifconv"   --->   Operation 47 'phi' 'header_idx_flag_0_i_i' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%header_idx_new_0_i_i = phi i16 0, void, i16 %add_ln67, void %_ifconv" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:67]   --->   Operation 48 'phi' 'header_idx_new_0_i_i' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.41ns)   --->   "%br_ln51 = br i1 %tmp_last_V, void %._crit_edge3.i.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:51->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 49 'br' 'br_ln51' <Predicate = (tmp_i_i)> <Delay = 0.41>
ST_1 : Operation 50 [1/1] (0.41ns)   --->   "%br_ln70 = br void %._crit_edge3.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:70->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 50 'br' 'br_ln70' <Predicate = (tmp_i_i & tmp_last_V)> <Delay = 0.41>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%header_ready_flag_2_i_i = phi i1 1, void %._crit_edge4.i.i, i1 %header_ready_flag_1_i_i, void %_ZN12packetHeaderILi64ELi336EE9parseWordER7ap_uintILi64EE.exit.i.i, i1 0, void %entry" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 51 'phi' 'header_ready_flag_2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%header_ready_new_2_i_i = phi i1 0, void %._crit_edge4.i.i, i1 1, void %_ZN12packetHeaderILi64ELi336EE9parseWordER7ap_uintILi64EE.exit.i.i, i1 0, void %entry"   --->   Operation 52 'phi' 'header_ready_new_2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%header_idx_flag_1_i_i = phi i1 1, void %._crit_edge4.i.i, i1 %header_idx_flag_0_i_i, void %_ZN12packetHeaderILi64ELi336EE9parseWordER7ap_uintILi64EE.exit.i.i, i1 0, void %entry"   --->   Operation 53 'phi' 'header_idx_flag_1_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%header_idx_new_1_i_i = phi i16 0, void %._crit_edge4.i.i, i16 %header_idx_new_0_i_i, void %_ZN12packetHeaderILi64ELi336EE9parseWordER7ap_uintILi64EE.exit.i.i, i16 0, void %entry" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:67]   --->   Operation 54 'phi' 'header_idx_new_1_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %header_idx_flag_1_i_i, void %._crit_edge3.new2.i.i, void %mergeST1.i.i"   --->   Operation 55 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln67 = store i16 %header_idx_new_1_i_i, i16 %header_idx" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:67]   --->   Operation 56 'store' 'store_ln67' <Predicate = (header_idx_flag_1_i_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge3.new2.i.i"   --->   Operation 57 'br' 'br_ln0' <Predicate = (header_idx_flag_1_i_i)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %header_ready_flag_2_i_i, void %.exit, void %mergeST.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 58 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %header_ready_new_2_i_i, i1 %header_ready" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:65]   --->   Operation 59 'store' 'store_ln65' <Predicate = (header_ready_flag_2_i_i)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 60 'br' 'br_ln0' <Predicate = (header_ready_flag_2_i_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.86>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataIn_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataIn_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataIn_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpTableInsertFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpTableInsertFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpTableInsertFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.46ns)   --->   "%myIpAddress_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %myIpAddress"   --->   Operation 71 'read' 'myIpAddress_read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.39ns)   --->   "%write_ln222 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %myIpAddress_out, i32 %myIpAddress_read" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 73 'write' 'write_ln222' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataIn_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataIn_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataIn_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpTableInsertFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpTableInsertFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpTableInsertFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpTableInsertFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataIn_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:32->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 86 'specpipeline' 'specpipeline_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i336 %p_Val2_s, void, i336 %p_Result_s, void %_ifconv"   --->   Operation 87 'phi' 'p_Val2_1' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_9_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i336.i32.i32, i336 %p_Val2_1, i32 304, i32 335"   --->   Operation 88 'partselect' 'p_Result_9_i_i' <Predicate = (tmp_i_i & tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.85ns)   --->   "%icmp_ln870 = icmp_eq  i32 %p_Result_9_i_i, i32 %myIpAddress_read"   --->   Operation 89 'icmp' 'icmp_ln870' <Predicate = (tmp_i_i & tmp_last_V)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln870, void %._crit_edge4.i.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:53->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 90 'br' 'br_ln53' <Predicate = (tmp_i_i & tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i336.i32.i32, i336 %p_Val2_1, i32 160, i32 175"   --->   Operation 91 'partselect' 'p_Result_i_i' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.49ns)   --->   "%switch_ln55 = switch i16 %p_Result_i_i, void %._crit_edge4.i.i, i16 256, void, i16 512, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:55->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 92 'switch' 'switch_ln55' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870)> <Delay = 0.49>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%p_Result_3_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i336.i32.i32, i336 %p_Val2_1, i32 224, i32 255"   --->   Operation 93 'partselect' 'p_Result_3_i_i' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 512)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_6_i_i = partselect i48 @_ssdm_op_PartSelect.i48.i336.i32.i32, i336 %p_Val2_1, i32 176, i32 223" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 94 'partselect' 'tmp_6_i_i' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 512)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_2_i_i = partselect i48 @_ssdm_op_PartSelect.i48.i336.i32.i32, i336 %p_Val2_1, i32 48, i32 95"   --->   Operation 95 'partselect' 'p_Result_2_i_i' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 256)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_3_i_i = partselect i48 @_ssdm_op_PartSelect.i48.i336.i32.i32, i336 %p_Val2_1, i32 176, i32 223" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 96 'partselect' 'tmp_3_i_i' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 256)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_4_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i336.i32.i32, i336 %p_Val2_1, i32 224, i32 255" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 97 'partselect' 'tmp_4_i_i' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 256)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.98>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i129 @_ssdm_op_BitConcatenate.i129.i17.i48.i32.i32, i17 65536, i48 %tmp_6_i_i, i32 0, i32 %p_Result_3_i_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 98 'bitconcatenate' 'or_ln' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 512)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln174_1 = zext i129 %or_ln" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 99 'zext' 'zext_ln174_1' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 512)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.98ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i192P0A, i192 %arpTableInsertFifo, i192 %zext_ln174_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 100 'write' 'write_ln174' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 512)> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 4> <FIFO>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%pag_replyCounter_V_load = load i16 %pag_replyCounter_V"   --->   Operation 101 'load' 'pag_replyCounter_V_load' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 512)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.78ns)   --->   "%add_ln691_1 = add i16 %pag_replyCounter_V_load, i16 1"   --->   Operation 102 'add' 'add_ln691_1' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 512)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln691 = store i16 %add_ln691_1, i16 %pag_replyCounter_V"   --->   Operation 103 'store' 'store_ln691' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 512)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%write_ln66 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %regReplyCount, i16 %add_ln691_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:66->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 104 'write' 'write_ln66' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 512)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln67 = br void %._crit_edge4.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:67->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 105 'br' 'br_ln67' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 512)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_5_i_i = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i32.i16.i48.i16.i48, i32 %tmp_4_i_i, i16 0, i48 %tmp_3_i_i, i16 0, i48 %p_Result_2_i_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 106 'bitconcatenate' 'tmp_5_i_i' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 256)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i160 %tmp_5_i_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 107 'zext' 'zext_ln174' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 256)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.98ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i192P0A, i192 %arpReplyMetaFifo, i192 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 108 'write' 'write_ln174' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 256)> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 4> <FIFO>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%pag_requestCounter_V_load = load i16 %pag_requestCounter_V"   --->   Operation 109 'load' 'pag_requestCounter_V_load' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 256)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.78ns)   --->   "%add_ln691 = add i16 %pag_requestCounter_V_load, i16 1"   --->   Operation 110 'add' 'add_ln691' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 256)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln691 = store i16 %add_ln691, i16 %pag_requestCounter_V"   --->   Operation 111 'store' 'store_ln691' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 256)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %regRequestCount, i16 %add_ln691" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:60->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 112 'write' 'write_ln60' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 256)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln61 = br void %._crit_edge4.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:61->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 113 'br' 'br_ln61' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 256)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%ret_ln222 = ret" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 114 'ret' 'ret_ln222' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.4ns, clock uncertainty: 1.73ns.

 <State 1>: 4.57ns
The critical path consists of the following:
	'load' operation ('header_idx_load', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58) on static variable 'header_idx' [51]  (0 ns)
	'add' operation ('add_ln58', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58) [58]  (0.821 ns)
	'icmp' operation ('icmp_ln58', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58) [59]  (0.756 ns)
	'select' operation ('select_ln58', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58) [62]  (0.353 ns)
	'icmp' operation ('icmp_ln58_1', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58) [63]  (0.745 ns)
	'select' operation ('select_ln58_1', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58) [67]  (0 ns)
	'sub' operation ('sub_ln58_1', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58) [70]  (0.715 ns)
	'lshr' operation ('lshr_ln58', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58) [78]  (0 ns)
	'and' operation ('and_ln58', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58) [79]  (0.723 ns)
	'and' operation ('and_ln58_2', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58) [82]  (0 ns)
	'or' operation ('__Result__', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58) [83]  (0.457 ns)

 <State 2>: 2.86ns
The critical path consists of the following:
	fifo read on port 'myIpAddress' [28]  (1.47 ns)
	fifo write on port 'myIpAddress_out' (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222) [30]  (1.4 ns)

 <State 3>: 0.988ns
The critical path consists of the following:
	fifo write on port 'arpTableInsertFifo' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [106]  (0.988 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
