(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire0, wire1, wire2, wire3, wire4);
  output wire [(32'h25):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h13):(1'h0)] wire0;
  input wire signed [(4'hc):(1'h0)] wire1;
  input wire [(5'h10):(1'h0)] wire2;
  input wire signed [(5'h14):(1'h0)] wire3;
  input wire [(5'h15):(1'h0)] wire4;
  wire [(4'h8):(1'h0)] wire50;
  wire [(4'h9):(1'h0)] wire49;
  wire signed [(3'h5):(1'h0)] wire48;
  wire signed [(3'h4):(1'h0)] wire47;
  wire [(4'ha):(1'h0)] wire45;
  assign y = {wire50, wire49, wire48, wire47, wire45, (1'h0)};
  module5 #() modinst46 (wire45, clk, wire4, wire0, wire3, wire2, wire1);
  assign wire47 = wire45;
  assign wire48 = wire45;
  assign wire49 = (8'hb6);
  assign wire50 = wire48[(2'h3):(1'h1)];
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module5
#(parameter param44 = (({((&(8'hbf)) <<< (8'haf))} ? ((^~(-(8'hb2))) << {{(8'ha2), (8'hb1)}, (^~(8'ha5))}) : ((((8'hbe) ? (8'ha6) : (8'hb2)) <= (^~(8'had))) || ((^~(8'hb0)) ? (~^(7'h42)) : (!(8'ha7))))) ? {(~&{((8'haa) ^~ (8'hb2)), {(8'h9c), (8'hbb)}}), (8'h9c)} : (~((8'ha0) < (((8'hb4) < (8'ha0)) & ((8'ha1) ^ (8'h9e)))))))
(y, clk, wire10, wire9, wire8, wire7, wire6);
  output wire [(32'h16e):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hc):(1'h0)] wire10;
  input wire signed [(4'ha):(1'h0)] wire9;
  input wire [(3'h6):(1'h0)] wire8;
  input wire [(5'h10):(1'h0)] wire7;
  input wire [(4'hc):(1'h0)] wire6;
  wire [(2'h2):(1'h0)] wire28;
  wire [(5'h15):(1'h0)] wire27;
  wire signed [(4'hf):(1'h0)] wire26;
  wire [(4'h9):(1'h0)] wire25;
  reg [(4'hf):(1'h0)] reg43 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg41 = (1'h0);
  reg [(5'h10):(1'h0)] reg40 = (1'h0);
  reg [(4'hd):(1'h0)] reg39 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg38 = (1'h0);
  reg [(5'h12):(1'h0)] reg37 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg34 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg33 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg32 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg31 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg29 = (1'h0);
  reg [(4'hc):(1'h0)] reg24 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg19 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg23 = (1'h0);
  reg [(4'hd):(1'h0)] reg22 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg21 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg20 = (1'h0);
  reg [(4'hc):(1'h0)] reg17 = (1'h0);
  reg [(3'h7):(1'h0)] reg16 = (1'h0);
  reg [(2'h2):(1'h0)] reg15 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg14 = (1'h0);
  reg [(4'ha):(1'h0)] reg13 = (1'h0);
  reg [(4'hc):(1'h0)] reg12 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg11 = (1'h0);
  reg [(3'h7):(1'h0)] reg42 = (1'h0);
  reg [(4'hd):(1'h0)] reg36 = (1'h0);
  reg signed [(4'hb):(1'h0)] forvar35 = (1'h0);
  reg [(2'h3):(1'h0)] forvar31 = (1'h0);
  reg [(2'h3):(1'h0)] reg30 = (1'h0);
  reg [(2'h3):(1'h0)] forvar19 = (1'h0);
  reg [(3'h6):(1'h0)] reg18 = (1'h0);
  assign y = {wire28,
                 wire27,
                 wire26,
                 wire25,
                 reg43,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg29,
                 reg24,
                 reg19,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg42,
                 reg36,
                 forvar35,
                 forvar31,
                 reg30,
                 forvar19,
                 reg18,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg11 <= ($signed(((^(-wire10)) << $signed("BJn2htSFiWUH9R4GQwEC"))) ?
          $signed({((wire9 << wire10) ?
                  "gk1rgzrX" : (wire9 ? wire8 : wire8))}) : wire7);
      if (({(~^$signed((reg11 || reg11))),
          (wire7[(3'h7):(2'h3)] + "Gez77heq76DP3nDqyblW")} >> $signed(wire7)))
        begin
          reg12 <= wire9[(2'h3):(1'h0)];
          reg13 <= wire7[(4'hf):(3'h5)];
          reg14 <= wire10;
          if ((&wire10))
            begin
              reg15 <= reg12[(4'hc):(4'ha)];
              reg16 <= ($unsigned(reg12) ?
                  wire7[(4'hf):(2'h3)] : $signed($signed((reg14 >> $signed(wire6)))));
              reg17 <= "";
              reg18 = {$signed(reg11)};
            end
          else
            begin
              reg15 <= (~&$signed($unsigned($signed((~|(8'hbd))))));
            end
          for (forvar19 = (1'h0); (forvar19 < (2'h2)); forvar19 = (forvar19 + (1'h1)))
            begin
              reg20 <= "216yTL5LBFPoxFloYZ";
              reg21 <= (((!wire6) > ((&(!wire7)) ?
                  reg20[(4'h8):(4'h8)] : wire10[(2'h3):(2'h3)])) + $unsigned((~|({reg14,
                  reg15} < (reg20 ? wire10 : reg13)))));
              reg22 <= ((~^$unsigned((reg11[(2'h2):(1'h0)] ?
                      (~|(8'ha5)) : reg18[(2'h2):(1'h1)]))) ?
                  "A6bhimGCuBcv2" : $unsigned("etYBO36LEqVPh4EE"));
              reg23 <= "Hhyi";
            end
        end
      else
        begin
          reg12 <= $signed($signed($signed(("ssW3PXJOpdxElyvI" >>> $unsigned(reg23)))));
          reg13 <= ($signed($unsigned($signed(reg17[(4'ha):(3'h4)]))) || "0GKLTxP0clQDGF");
          reg14 <= reg13[(3'h5):(2'h3)];
          if (reg15[(2'h2):(2'h2)])
            begin
              reg15 <= (+reg17);
              reg18 = ({$signed($unsigned($unsigned(reg13))),
                      ((wire10[(3'h6):(3'h6)] - reg16[(2'h3):(2'h3)]) ?
                          $unsigned(reg14[(4'hf):(1'h1)]) : (^~(~|reg11)))} ?
                  ($signed("gdPzypPFTCwdf5eLs") ?
                      "FtoL" : wire8[(1'h0):(1'h0)]) : "vq");
              reg19 <= $signed(reg12[(1'h1):(1'h0)]);
              reg20 <= $signed("QFu62c6XUReF4Qq");
            end
          else
            begin
              reg15 <= ((-reg22[(4'hc):(3'h7)]) ?
                  (("0n8PgEGeGPk1Dpg" + (&$signed(forvar19))) ^~ wire9[(1'h0):(1'h0)]) : (reg16[(2'h3):(1'h0)] ?
                      "UvS" : ($signed($signed((8'ha3))) ~^ {{reg21, (8'ha9)},
                          reg11[(1'h1):(1'h0)]})));
              reg16 <= (|$unsigned(reg14));
              reg18 = $unsigned(wire9);
              reg19 <= $signed(reg16);
            end
        end
      reg24 <= reg23[(3'h4):(1'h1)];
    end
  assign wire25 = reg20;
  assign wire26 = (wire25 >= ($signed({reg11[(1'h0):(1'h0)]}) << ("cf61KCVn" ^~ $unsigned($signed((8'hac))))));
  assign wire27 = (|reg13);
  assign wire28 = reg14;
  always
    @(posedge clk) begin
      if ((&$unsigned($signed({(~^reg19), $signed(reg23)}))))
        begin
          if ($unsigned($unsigned("eQxPIsiZiRGitfKpz")))
            begin
              reg29 <= reg19[(3'h4):(1'h1)];
              reg30 = wire6;
            end
          else
            begin
              reg29 <= $signed(((((reg11 ^~ (8'ha7)) >= $signed(wire8)) ?
                  reg14[(4'ha):(2'h2)] : {reg23[(2'h2):(2'h2)]}) | reg14[(4'hb):(4'h9)]));
            end
          reg31 <= "5JK7rVX";
          reg32 <= (reg15 ?
              $unsigned((!wire10[(4'hb):(2'h3)])) : wire26[(4'hc):(4'hb)]);
          reg33 <= "rOWEVW3";
          reg34 <= $signed({wire28[(2'h2):(1'h0)],
              $signed("qVlwfCFBB6MuZzHm365")});
        end
      else
        begin
          reg30 = "oDggQPRl";
          for (forvar31 = (1'h0); (forvar31 < (1'h1)); forvar31 = (forvar31 + (1'h1)))
            begin
              reg32 <= reg15;
              reg33 <= $unsigned($signed($signed(reg21[(2'h2):(1'h1)])));
            end
        end
      for (forvar35 = (1'h0); (forvar35 < (2'h3)); forvar35 = (forvar35 + (1'h1)))
        begin
          reg36 = ({((8'ha0) ?
                      {$signed(wire26)} : ("MMcVM681hIzhWmXWM" >= reg29[(1'h1):(1'h0)])),
                  $unsigned(($unsigned(reg30) <<< (8'hbf)))} ?
              $unsigned((~|reg21[(3'h7):(2'h3)])) : (^~(8'h9f)));
          if ((reg24[(3'h4):(3'h4)] ? "WlJ9iZuHO41zxKgF7UQi" : (8'hbf)))
            begin
              reg37 <= $signed((+(8'ha5)));
              reg38 <= wire7;
              reg39 <= $signed({(|$unsigned(wire27[(5'h12):(2'h2)])),
                  $signed(wire10)});
              reg40 <= ((wire27 || $unsigned("dvlphybbPI1M7mZ")) ?
                  (&$unsigned(((!reg22) ?
                      $unsigned(reg32) : $signed(reg34)))) : ($unsigned($signed($unsigned(reg30))) ^~ $unsigned($signed((~reg24)))));
              reg41 <= ($unsigned(wire7) ? reg38[(4'hc):(4'h8)] : (8'hb9));
            end
          else
            begin
              reg42 = $unsigned((("d" ?
                      (~(reg29 >>> forvar35)) : $signed($unsigned((8'hb9)))) ?
                  (reg17[(3'h7):(3'h5)] ?
                      ($unsigned(reg41) ?
                          (reg40 ?
                              reg29 : (8'hb3)) : "uAq0HqIlF") : $signed(wire8[(2'h2):(1'h0)])) : reg38));
              reg43 <= {($signed({reg17[(3'h7):(2'h2)],
                      $signed(wire26)}) >> "PsVP")};
            end
        end
    end
endmodule