INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Code/Vivado/subtractor_with_Fulladder_file/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Code/Vivado/subtractor_with_Fulladder_file/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Code/Vivado/subtractor_with_Fulladder_file/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Code/Vivado/subtractor_with_Fulladder/subtractor_with_Fulladder/subtractor_with_Fulladder.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
