// Seed: 13709030
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  supply0 id_3 = id_2;
  assign id_1 = id_2;
  tri0 id_4 = 1 & 1 & {id_4, 1'b0 - id_4, id_3} & 1;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    output wor id_3,
    output tri0 id_4,
    input tri1 id_5,
    input tri id_6
);
  wor id_8 = id_6 ? ~1 | 1 : 1'b0;
  module_0(
      id_8, id_8
  );
endmodule
