INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/lab6/lab6.srcs/sources_1/new/fuckingsteak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fuckingsteak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/lab6/lab6.srcs/sim_1/new/fukingstate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fukingstate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/lab6/lab6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
