$date
	Sat Feb 14 00:16:17 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module regfile_tb $end
$var wire 32 ! rd2_tb [31:0] $end
$var wire 32 " rd1_tb [31:0] $end
$var reg 5 # a1_tb [4:0] $end
$var reg 5 $ a2_tb [4:0] $end
$var reg 5 % a3_tb [4:0] $end
$var reg 1 & clk $end
$var reg 1 ' rst_n_tb $end
$var reg 32 ( wd3_tb [31:0] $end
$var reg 1 ) we3_tb $end
$scope module dut $end
$var wire 5 * a1 [4:0] $end
$var wire 5 + a2 [4:0] $end
$var wire 5 , a3 [4:0] $end
$var wire 1 & clk $end
$var wire 1 ' rst_n $end
$var wire 32 - wd3 [31:0] $end
$var wire 1 ) we3 $end
$var wire 32 . rd2 [31:0] $end
$var wire 32 / rd1 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
0)
b0 (
0'
0&
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#5000
1&
#10000
0&
1)
b1100100 (
b1100100 -
b1 %
b1 ,
1'
#15000
1&
#20000
b1100100 "
b1100100 /
0&
b1 #
b1 *
0)
#25000
1&
#30000
0&
1)
b11001000 (
b11001000 -
b10 %
b10 ,
#35000
1&
#40000
b11001000 !
b11001000 .
0&
b10 $
b10 +
0)
#45000
1&
#50000
0&
1)
b1111100111 (
b1111100111 -
b0 %
b0 ,
#55000
1&
#60000
b0 "
b0 /
0&
b0 #
b0 *
0)
#65000
1&
#70000
0&
