// Seed: 857375761
module module_0 (
    output tri   id_0,
    id_3,
    input  uwire id_1
);
  final #id_4 assert (-1'b0);
  assign id_3 = id_1;
  tri0 id_5;
  assign module_1.type_1 = 0;
  reg id_6;
  localparam id_7 = -1;
  assign id_6 = id_4;
  assign id_5 = -1;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri   id_1,
    output wand  id_2,
    input  tri1  id_3,
    input  wor   id_4,
    output tri0  id_5,
    input  uwire id_6,
    output uwire id_7,
    output uwire id_8,
    input  wire  id_9
);
  wire id_11;
  nor primCall (id_7, id_3, id_6, id_4, id_9, id_0, id_1, id_11);
  module_0 modCall_1 (
      id_2,
      id_3
  );
  wire id_12;
endmodule
