--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml Perger.twx Perger.ncd -o Perger.twr Perger.pcf -ucf
Perger.ucf

Design file:              Perger.ncd
Physical constraint file: Perger.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: ts_osc = PERIOD TIMEGRP "clk" 50 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 169574 paths analyzed, 6760 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.147ns.
--------------------------------------------------------------------------------

Paths for end point displayer_inst/display_inst/formatted_message_40 (SLICE_X13Y51.B3), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     39.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/state_internal_FSM_FFd1 (FF)
  Destination:          displayer_inst/display_inst/formatted_message_40 (FF)
  Requirement:          50.000ns
  Data Path Delay:      10.142ns (Levels of Logic = 4)
  Clock Path Skew:      0.030ns (0.660 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/state_internal_FSM_FFd1 to displayer_inst/display_inst/formatted_message_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y33.BQ      Tcko                  0.430   controller_inst/state_internal_FSM_FFd2
                                                       controller_inst/state_internal_FSM_FFd1
    SLICE_X7Y21.D3       net (fanout=477)      3.002   controller_inst/state_internal_FSM_FFd1
    SLICE_X7Y21.D        Tilo                  0.259   editor_inst/key_timer<25>
                                                       controller_inst/_n0069_inv1
    SLICE_X17Y49.A6      net (fanout=98)       3.609   displayer_inst/display_inst/Mram_current_state[1]_X_19_o_wide_mux_1124_OUT2
    SLICE_X17Y49.A       Tilo                  0.259   displayer_inst/display_message<59>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>11
    SLICE_X12Y52.B1      net (fanout=1)        1.231   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>1
    SLICE_X12Y52.B       Tilo                  0.254   displayer_inst/display_inst/formatted_message<48>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>2
    SLICE_X13Y51.B3      net (fanout=8)        0.725   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>2
    SLICE_X13Y51.CLK     Tas                   0.373   displayer_inst/display_inst/formatted_message<42>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>3
                                                       displayer_inst/display_inst/formatted_message_40
    -------------------------------------------------  ---------------------------
    Total                                     10.142ns (1.575ns logic, 8.567ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/state_internal_FSM_FFd2 (FF)
  Destination:          displayer_inst/display_inst/formatted_message_40 (FF)
  Requirement:          50.000ns
  Data Path Delay:      10.113ns (Levels of Logic = 4)
  Clock Path Skew:      0.030ns (0.660 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/state_internal_FSM_FFd2 to displayer_inst/display_inst/formatted_message_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y33.DQ      Tcko                  0.430   controller_inst/state_internal_FSM_FFd2
                                                       controller_inst/state_internal_FSM_FFd2
    SLICE_X7Y21.D6       net (fanout=478)      2.973   controller_inst/state_internal_FSM_FFd2
    SLICE_X7Y21.D        Tilo                  0.259   editor_inst/key_timer<25>
                                                       controller_inst/_n0069_inv1
    SLICE_X17Y49.A6      net (fanout=98)       3.609   displayer_inst/display_inst/Mram_current_state[1]_X_19_o_wide_mux_1124_OUT2
    SLICE_X17Y49.A       Tilo                  0.259   displayer_inst/display_message<59>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>11
    SLICE_X12Y52.B1      net (fanout=1)        1.231   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>1
    SLICE_X12Y52.B       Tilo                  0.254   displayer_inst/display_inst/formatted_message<48>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>2
    SLICE_X13Y51.B3      net (fanout=8)        0.725   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>2
    SLICE_X13Y51.CLK     Tas                   0.373   displayer_inst/display_inst/formatted_message<42>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>3
                                                       displayer_inst/display_inst/formatted_message_40
    -------------------------------------------------  ---------------------------
    Total                                     10.113ns (1.575ns logic, 8.538ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     43.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               editor_inst/char_index_internal_4 (FF)
  Destination:          displayer_inst/display_inst/formatted_message_40 (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.697ns (Levels of Logic = 3)
  Clock Path Skew:      0.029ns (0.748 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: editor_inst/char_index_internal_4 to displayer_inst/display_inst/formatted_message_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.AQ      Tcko                  0.430   editor_inst/char_index_internal<4>
                                                       editor_inst/char_index_internal_4
    SLICE_X17Y49.A2      net (fanout=73)       3.425   editor_inst/char_index_internal<4>
    SLICE_X17Y49.A       Tilo                  0.259   displayer_inst/display_message<59>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>11
    SLICE_X12Y52.B1      net (fanout=1)        1.231   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>1
    SLICE_X12Y52.B       Tilo                  0.254   displayer_inst/display_inst/formatted_message<48>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>2
    SLICE_X13Y51.B3      net (fanout=8)        0.725   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>2
    SLICE_X13Y51.CLK     Tas                   0.373   displayer_inst/display_inst/formatted_message<42>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>3
                                                       displayer_inst/display_inst/formatted_message_40
    -------------------------------------------------  ---------------------------
    Total                                      6.697ns (1.316ns logic, 5.381ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point displayer_inst/display_inst/formatted_message_42 (SLICE_X13Y51.D2), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     39.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/state_internal_FSM_FFd1 (FF)
  Destination:          displayer_inst/display_inst/formatted_message_42 (FF)
  Requirement:          50.000ns
  Data Path Delay:      10.135ns (Levels of Logic = 4)
  Clock Path Skew:      0.030ns (0.660 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/state_internal_FSM_FFd1 to displayer_inst/display_inst/formatted_message_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y33.BQ      Tcko                  0.430   controller_inst/state_internal_FSM_FFd2
                                                       controller_inst/state_internal_FSM_FFd1
    SLICE_X7Y21.D3       net (fanout=477)      3.002   controller_inst/state_internal_FSM_FFd1
    SLICE_X7Y21.D        Tilo                  0.259   editor_inst/key_timer<25>
                                                       controller_inst/_n0069_inv1
    SLICE_X17Y49.A6      net (fanout=98)       3.609   displayer_inst/display_inst/Mram_current_state[1]_X_19_o_wide_mux_1124_OUT2
    SLICE_X17Y49.A       Tilo                  0.259   displayer_inst/display_message<59>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>11
    SLICE_X12Y52.B1      net (fanout=1)        1.231   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>1
    SLICE_X12Y52.B       Tilo                  0.254   displayer_inst/display_inst/formatted_message<48>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>2
    SLICE_X13Y51.D2      net (fanout=8)        0.718   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>2
    SLICE_X13Y51.CLK     Tas                   0.373   displayer_inst/display_inst/formatted_message<42>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<42>1
                                                       displayer_inst/display_inst/formatted_message_42
    -------------------------------------------------  ---------------------------
    Total                                     10.135ns (1.575ns logic, 8.560ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/state_internal_FSM_FFd2 (FF)
  Destination:          displayer_inst/display_inst/formatted_message_42 (FF)
  Requirement:          50.000ns
  Data Path Delay:      10.106ns (Levels of Logic = 4)
  Clock Path Skew:      0.030ns (0.660 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/state_internal_FSM_FFd2 to displayer_inst/display_inst/formatted_message_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y33.DQ      Tcko                  0.430   controller_inst/state_internal_FSM_FFd2
                                                       controller_inst/state_internal_FSM_FFd2
    SLICE_X7Y21.D6       net (fanout=478)      2.973   controller_inst/state_internal_FSM_FFd2
    SLICE_X7Y21.D        Tilo                  0.259   editor_inst/key_timer<25>
                                                       controller_inst/_n0069_inv1
    SLICE_X17Y49.A6      net (fanout=98)       3.609   displayer_inst/display_inst/Mram_current_state[1]_X_19_o_wide_mux_1124_OUT2
    SLICE_X17Y49.A       Tilo                  0.259   displayer_inst/display_message<59>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>11
    SLICE_X12Y52.B1      net (fanout=1)        1.231   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>1
    SLICE_X12Y52.B       Tilo                  0.254   displayer_inst/display_inst/formatted_message<48>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>2
    SLICE_X13Y51.D2      net (fanout=8)        0.718   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>2
    SLICE_X13Y51.CLK     Tas                   0.373   displayer_inst/display_inst/formatted_message<42>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<42>1
                                                       displayer_inst/display_inst/formatted_message_42
    -------------------------------------------------  ---------------------------
    Total                                     10.106ns (1.575ns logic, 8.531ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     43.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               editor_inst/char_index_internal_4 (FF)
  Destination:          displayer_inst/display_inst/formatted_message_42 (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.690ns (Levels of Logic = 3)
  Clock Path Skew:      0.029ns (0.748 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: editor_inst/char_index_internal_4 to displayer_inst/display_inst/formatted_message_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.AQ      Tcko                  0.430   editor_inst/char_index_internal<4>
                                                       editor_inst/char_index_internal_4
    SLICE_X17Y49.A2      net (fanout=73)       3.425   editor_inst/char_index_internal<4>
    SLICE_X17Y49.A       Tilo                  0.259   displayer_inst/display_message<59>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>11
    SLICE_X12Y52.B1      net (fanout=1)        1.231   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>1
    SLICE_X12Y52.B       Tilo                  0.254   displayer_inst/display_inst/formatted_message<48>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>2
    SLICE_X13Y51.D2      net (fanout=8)        0.718   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>2
    SLICE_X13Y51.CLK     Tas                   0.373   displayer_inst/display_inst/formatted_message<42>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<42>1
                                                       displayer_inst/display_inst/formatted_message_42
    -------------------------------------------------  ---------------------------
    Total                                      6.690ns (1.316ns logic, 5.374ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point displayer_inst/display_inst/formatted_message_45 (SLICE_X15Y52.C4), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     39.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/state_internal_FSM_FFd1 (FF)
  Destination:          displayer_inst/display_inst/formatted_message_45 (FF)
  Requirement:          50.000ns
  Data Path Delay:      10.106ns (Levels of Logic = 4)
  Clock Path Skew:      0.028ns (0.658 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/state_internal_FSM_FFd1 to displayer_inst/display_inst/formatted_message_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y33.BQ      Tcko                  0.430   controller_inst/state_internal_FSM_FFd2
                                                       controller_inst/state_internal_FSM_FFd1
    SLICE_X7Y21.D3       net (fanout=477)      3.002   controller_inst/state_internal_FSM_FFd1
    SLICE_X7Y21.D        Tilo                  0.259   editor_inst/key_timer<25>
                                                       controller_inst/_n0069_inv1
    SLICE_X17Y49.A6      net (fanout=98)       3.609   displayer_inst/display_inst/Mram_current_state[1]_X_19_o_wide_mux_1124_OUT2
    SLICE_X17Y49.A       Tilo                  0.259   displayer_inst/display_message<59>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>11
    SLICE_X12Y52.B1      net (fanout=1)        1.231   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>1
    SLICE_X12Y52.B       Tilo                  0.254   displayer_inst/display_inst/formatted_message<48>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>2
    SLICE_X15Y52.C4      net (fanout=8)        0.689   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>2
    SLICE_X15Y52.CLK     Tas                   0.373   displayer_inst/display_inst/formatted_message<45>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<45>1
                                                       displayer_inst/display_inst/formatted_message_45
    -------------------------------------------------  ---------------------------
    Total                                     10.106ns (1.575ns logic, 8.531ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/state_internal_FSM_FFd2 (FF)
  Destination:          displayer_inst/display_inst/formatted_message_45 (FF)
  Requirement:          50.000ns
  Data Path Delay:      10.077ns (Levels of Logic = 4)
  Clock Path Skew:      0.028ns (0.658 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/state_internal_FSM_FFd2 to displayer_inst/display_inst/formatted_message_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y33.DQ      Tcko                  0.430   controller_inst/state_internal_FSM_FFd2
                                                       controller_inst/state_internal_FSM_FFd2
    SLICE_X7Y21.D6       net (fanout=478)      2.973   controller_inst/state_internal_FSM_FFd2
    SLICE_X7Y21.D        Tilo                  0.259   editor_inst/key_timer<25>
                                                       controller_inst/_n0069_inv1
    SLICE_X17Y49.A6      net (fanout=98)       3.609   displayer_inst/display_inst/Mram_current_state[1]_X_19_o_wide_mux_1124_OUT2
    SLICE_X17Y49.A       Tilo                  0.259   displayer_inst/display_message<59>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>11
    SLICE_X12Y52.B1      net (fanout=1)        1.231   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>1
    SLICE_X12Y52.B       Tilo                  0.254   displayer_inst/display_inst/formatted_message<48>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>2
    SLICE_X15Y52.C4      net (fanout=8)        0.689   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>2
    SLICE_X15Y52.CLK     Tas                   0.373   displayer_inst/display_inst/formatted_message<45>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<45>1
                                                       displayer_inst/display_inst/formatted_message_45
    -------------------------------------------------  ---------------------------
    Total                                     10.077ns (1.575ns logic, 8.502ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     43.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               editor_inst/char_index_internal_4 (FF)
  Destination:          displayer_inst/display_inst/formatted_message_45 (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.661ns (Levels of Logic = 3)
  Clock Path Skew:      0.027ns (0.746 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: editor_inst/char_index_internal_4 to displayer_inst/display_inst/formatted_message_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.AQ      Tcko                  0.430   editor_inst/char_index_internal<4>
                                                       editor_inst/char_index_internal_4
    SLICE_X17Y49.A2      net (fanout=73)       3.425   editor_inst/char_index_internal<4>
    SLICE_X17Y49.A       Tilo                  0.259   displayer_inst/display_message<59>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>11
    SLICE_X12Y52.B1      net (fanout=1)        1.231   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>1
    SLICE_X12Y52.B       Tilo                  0.254   displayer_inst/display_inst/formatted_message<48>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>2
    SLICE_X15Y52.C4      net (fanout=8)        0.689   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<40>2
    SLICE_X15Y52.CLK     Tas                   0.373   displayer_inst/display_inst/formatted_message<45>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<45>1
                                                       displayer_inst/display_inst/formatted_message_45
    -------------------------------------------------  ---------------------------
    Total                                      6.661ns (1.316ns logic, 5.345ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Hold Paths: ts_osc = PERIOD TIMEGRP "clk" 50 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point buzz_controller_inst/message_recieved_pattern_inst/bit_timer_15 (SLICE_X20Y17.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               buzz_controller_inst/message_recieved_pattern_inst/latched_enable (FF)
  Destination:          buzz_controller_inst/message_recieved_pattern_inst/bit_timer_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.383ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.044 - 0.037)
  Source Clock:         clk_BUFGP rising at 50.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: buzz_controller_inst/message_recieved_pattern_inst/latched_enable to buzz_controller_inst/message_recieved_pattern_inst/bit_timer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y20.AQ      Tcko                  0.234   buzz_controller_inst/message_recieved_pattern_inst/latched_enable
                                                       buzz_controller_inst/message_recieved_pattern_inst/latched_enable
    SLICE_X20Y17.CE      net (fanout=9)        0.257   buzz_controller_inst/message_recieved_pattern_inst/latched_enable
    SLICE_X20Y17.CLK     Tckce       (-Th)     0.108   buzz_controller_inst/message_recieved_pattern_inst/bit_timer<15>
                                                       buzz_controller_inst/message_recieved_pattern_inst/bit_timer_15
    -------------------------------------------------  ---------------------------
    Total                                      0.383ns (0.126ns logic, 0.257ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point buzz_controller_inst/message_recieved_pattern_inst/bit_timer_14 (SLICE_X20Y17.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.380ns (requirement - (clock path skew + uncertainty - data path))
  Source:               buzz_controller_inst/message_recieved_pattern_inst/latched_enable (FF)
  Destination:          buzz_controller_inst/message_recieved_pattern_inst/bit_timer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.387ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.044 - 0.037)
  Source Clock:         clk_BUFGP rising at 50.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: buzz_controller_inst/message_recieved_pattern_inst/latched_enable to buzz_controller_inst/message_recieved_pattern_inst/bit_timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y20.AQ      Tcko                  0.234   buzz_controller_inst/message_recieved_pattern_inst/latched_enable
                                                       buzz_controller_inst/message_recieved_pattern_inst/latched_enable
    SLICE_X20Y17.CE      net (fanout=9)        0.257   buzz_controller_inst/message_recieved_pattern_inst/latched_enable
    SLICE_X20Y17.CLK     Tckce       (-Th)     0.104   buzz_controller_inst/message_recieved_pattern_inst/bit_timer<15>
                                                       buzz_controller_inst/message_recieved_pattern_inst/bit_timer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.387ns (0.130ns logic, 0.257ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point buzz_controller_inst/message_recieved_pattern_inst/bit_timer_13 (SLICE_X20Y17.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               buzz_controller_inst/message_recieved_pattern_inst/latched_enable (FF)
  Destination:          buzz_controller_inst/message_recieved_pattern_inst/bit_timer_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.389ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.044 - 0.037)
  Source Clock:         clk_BUFGP rising at 50.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: buzz_controller_inst/message_recieved_pattern_inst/latched_enable to buzz_controller_inst/message_recieved_pattern_inst/bit_timer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y20.AQ      Tcko                  0.234   buzz_controller_inst/message_recieved_pattern_inst/latched_enable
                                                       buzz_controller_inst/message_recieved_pattern_inst/latched_enable
    SLICE_X20Y17.CE      net (fanout=9)        0.257   buzz_controller_inst/message_recieved_pattern_inst/latched_enable
    SLICE_X20Y17.CLK     Tckce       (-Th)     0.102   buzz_controller_inst/message_recieved_pattern_inst/bit_timer<15>
                                                       buzz_controller_inst/message_recieved_pattern_inst/bit_timer_13
    -------------------------------------------------  ---------------------------
    Total                                      0.389ns (0.132ns logic, 0.257ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: ts_osc = PERIOD TIMEGRP "clk" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 47.334ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 49.520ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: input_cleaner_inst/debounce_inst/count<3>/CLK
  Logical resource: input_cleaner_inst/debounce_inst/count_0/CK
  Location pin: SLICE_X20Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 49.520ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: input_cleaner_inst/debounce_inst/count<3>/CLK
  Logical resource: input_cleaner_inst/debounce_inst/count_1/CK
  Location pin: SLICE_X20Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.147|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 169574 paths, 0 nets, and 8624 connections

Design statistics:
   Minimum period:  10.147ns{1}   (Maximum frequency:  98.551MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov  8 17:52:14 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 408 MB



