|ensc350_system
CLOCK_50 => ubus:bus1.clk
CLOCK_50 => output[0].CLK
CLOCK_50 => output[1].CLK
CLOCK_50 => output[2].CLK
CLOCK_50 => output[3].CLK
CLOCK_50 => output[4].CLK
CLOCK_50 => output[5].CLK
CLOCK_50 => output[6].CLK
CLOCK_50 => output[7].CLK
CLOCK_50 => output[8].CLK
CLOCK_50 => output[9].CLK
CLOCK_50 => output[10].CLK
CLOCK_50 => output[11].CLK
CLOCK_50 => output[12].CLK
CLOCK_50 => output[13].CLK
CLOCK_50 => output[14].CLK
CLOCK_50 => output[15].CLK
CLOCK_50 => output[16].CLK
CLOCK_50 => output[17].CLK
CLOCK_50 => output[18].CLK
CLOCK_50 => output[19].CLK
CLOCK_50 => output[20].CLK
CLOCK_50 => output[21].CLK
CLOCK_50 => output[22].CLK
CLOCK_50 => output[23].CLK
CLOCK_50 => output[24].CLK
CLOCK_50 => output[25].CLK
CLOCK_50 => output[26].CLK
CLOCK_50 => output[27].CLK
CLOCK_50 => output[28].CLK
CLOCK_50 => output[29].CLK
CLOCK_50 => output[30].CLK
CLOCK_50 => output[31].CLK
CLOCK_50 => ubus:bus2.clk
CLOCK_50 => altsyncram:IRAM.clock0
CLOCK_50 => altsyncram:DRAM.clock0
CLOCK_50 => ensc350:uut.clk
CLOCK_50 => DMA:my_dma.CLK
CLOCK_50 => counter:my_counter.clk
CLOCK_50 => altpll:my_pll.inclk[0]
KEY[0] => ensc350:uut.resetn
KEY[0] => DMA:my_dma.reset
KEY[0] => counter:my_counter.resetn
KEY[0] => fft_core:my_fft.resetn
KEY[0] => ubus:bus1.reset
KEY[0] => ubus:bus2.reset
KEY[0] => altpll:my_pll.areset
KEY[0] => output[0].ACLR
KEY[0] => output[1].ACLR
KEY[0] => output[2].ACLR
KEY[0] => output[3].ACLR
KEY[0] => output[4].ACLR
KEY[0] => output[5].ACLR
KEY[0] => output[6].ACLR
KEY[0] => output[7].ACLR
KEY[0] => output[8].ACLR
KEY[0] => output[9].ACLR
KEY[0] => output[10].ACLR
KEY[0] => output[11].ACLR
KEY[0] => output[12].ACLR
KEY[0] => output[13].ACLR
KEY[0] => output[14].ACLR
KEY[0] => output[15].ACLR
KEY[0] => output[16].ACLR
KEY[0] => output[17].ACLR
KEY[0] => output[18].ACLR
KEY[0] => output[19].ACLR
KEY[0] => output[20].ACLR
KEY[0] => output[21].ACLR
KEY[0] => output[22].ACLR
KEY[0] => output[23].ACLR
KEY[0] => output[24].ACLR
KEY[0] => output[25].ACLR
KEY[0] => output[26].ACLR
KEY[0] => output[27].ACLR
KEY[0] => output[28].ACLR
KEY[0] => output[29].ACLR
KEY[0] => output[30].ACLR
KEY[0] => output[31].ACLR
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
LEDR[0] << <GND>
LEDR[1] << <GND>
LEDR[2] << <GND>
LEDR[3] << <GND>
LEDR[4] << <GND>
LEDR[5] << <GND>
LEDR[6] << <GND>
LEDR[7] << <GND>
LEDR[8] << <GND>
LEDR[9] << <GND>
LEDR[10] << <GND>
LEDR[11] << <GND>
LEDR[12] << <GND>
LEDR[13] << <GND>
LEDR[14] << <GND>
LEDR[15] << <GND>
LEDG[0] << <GND>
LEDG[1] << <GND>
LEDG[2] << <GND>
LEDG[3] << <GND>
LEDG[4] << <GND>
LEDG[5] << <GND>
LEDG[6] << <GND>
LEDG[7] << altpll:my_pll.locked
HEX0[0] << segment7_conv:h0.O[0]
HEX0[1] << segment7_conv:h0.O[1]
HEX0[2] << segment7_conv:h0.O[2]
HEX0[3] << segment7_conv:h0.O[3]
HEX0[4] << segment7_conv:h0.O[4]
HEX0[5] << segment7_conv:h0.O[5]
HEX0[6] << segment7_conv:h0.O[6]
HEX1[0] << segment7_conv:h1.O[0]
HEX1[1] << segment7_conv:h1.O[1]
HEX1[2] << segment7_conv:h1.O[2]
HEX1[3] << segment7_conv:h1.O[3]
HEX1[4] << segment7_conv:h1.O[4]
HEX1[5] << segment7_conv:h1.O[5]
HEX1[6] << segment7_conv:h1.O[6]
HEX2[0] << segment7_conv:h2.O[0]
HEX2[1] << segment7_conv:h2.O[1]
HEX2[2] << segment7_conv:h2.O[2]
HEX2[3] << segment7_conv:h2.O[3]
HEX2[4] << segment7_conv:h2.O[4]
HEX2[5] << segment7_conv:h2.O[5]
HEX2[6] << segment7_conv:h2.O[6]
HEX3[0] << segment7_conv:h3.O[0]
HEX3[1] << segment7_conv:h3.O[1]
HEX3[2] << segment7_conv:h3.O[2]
HEX3[3] << segment7_conv:h3.O[3]
HEX3[4] << segment7_conv:h3.O[4]
HEX3[5] << segment7_conv:h3.O[5]
HEX3[6] << segment7_conv:h3.O[6]
HEX4[0] << segment7_conv:h4.O[0]
HEX4[1] << segment7_conv:h4.O[1]
HEX4[2] << segment7_conv:h4.O[2]
HEX4[3] << segment7_conv:h4.O[3]
HEX4[4] << segment7_conv:h4.O[4]
HEX4[5] << segment7_conv:h4.O[5]
HEX4[6] << segment7_conv:h4.O[6]
HEX5[0] << segment7_conv:h5.O[0]
HEX5[1] << segment7_conv:h5.O[1]
HEX5[2] << segment7_conv:h5.O[2]
HEX5[3] << segment7_conv:h5.O[3]
HEX5[4] << segment7_conv:h5.O[4]
HEX5[5] << segment7_conv:h5.O[5]
HEX5[6] << segment7_conv:h5.O[6]
HEX6[0] << segment7_conv:h6.O[0]
HEX6[1] << segment7_conv:h6.O[1]
HEX6[2] << segment7_conv:h6.O[2]
HEX6[3] << segment7_conv:h6.O[3]
HEX6[4] << segment7_conv:h6.O[4]
HEX6[5] << segment7_conv:h6.O[5]
HEX6[6] << segment7_conv:h6.O[6]
HEX7[0] << segment7_conv:h7.O[0]
HEX7[1] << segment7_conv:h7.O[1]
HEX7[2] << segment7_conv:h7.O[2]
HEX7[3] << segment7_conv:h7.O[3]
HEX7[4] << segment7_conv:h7.O[4]
HEX7[5] << segment7_conv:h7.O[5]
HEX7[6] << segment7_conv:h7.O[6]


|ensc350_system|altsyncram:IRAM
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_84v3:auto_generated.data_a[0]
data_a[1] => altsyncram_84v3:auto_generated.data_a[1]
data_a[2] => altsyncram_84v3:auto_generated.data_a[2]
data_a[3] => altsyncram_84v3:auto_generated.data_a[3]
data_a[4] => altsyncram_84v3:auto_generated.data_a[4]
data_a[5] => altsyncram_84v3:auto_generated.data_a[5]
data_a[6] => altsyncram_84v3:auto_generated.data_a[6]
data_a[7] => altsyncram_84v3:auto_generated.data_a[7]
data_a[8] => altsyncram_84v3:auto_generated.data_a[8]
data_a[9] => altsyncram_84v3:auto_generated.data_a[9]
data_a[10] => altsyncram_84v3:auto_generated.data_a[10]
data_a[11] => altsyncram_84v3:auto_generated.data_a[11]
data_a[12] => altsyncram_84v3:auto_generated.data_a[12]
data_a[13] => altsyncram_84v3:auto_generated.data_a[13]
data_a[14] => altsyncram_84v3:auto_generated.data_a[14]
data_a[15] => altsyncram_84v3:auto_generated.data_a[15]
data_a[16] => altsyncram_84v3:auto_generated.data_a[16]
data_a[17] => altsyncram_84v3:auto_generated.data_a[17]
data_a[18] => altsyncram_84v3:auto_generated.data_a[18]
data_a[19] => altsyncram_84v3:auto_generated.data_a[19]
data_a[20] => altsyncram_84v3:auto_generated.data_a[20]
data_a[21] => altsyncram_84v3:auto_generated.data_a[21]
data_a[22] => altsyncram_84v3:auto_generated.data_a[22]
data_a[23] => altsyncram_84v3:auto_generated.data_a[23]
data_a[24] => altsyncram_84v3:auto_generated.data_a[24]
data_a[25] => altsyncram_84v3:auto_generated.data_a[25]
data_a[26] => altsyncram_84v3:auto_generated.data_a[26]
data_a[27] => altsyncram_84v3:auto_generated.data_a[27]
data_a[28] => altsyncram_84v3:auto_generated.data_a[28]
data_a[29] => altsyncram_84v3:auto_generated.data_a[29]
data_a[30] => altsyncram_84v3:auto_generated.data_a[30]
data_a[31] => altsyncram_84v3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_84v3:auto_generated.address_a[0]
address_a[1] => altsyncram_84v3:auto_generated.address_a[1]
address_a[2] => altsyncram_84v3:auto_generated.address_a[2]
address_a[3] => altsyncram_84v3:auto_generated.address_a[3]
address_a[4] => altsyncram_84v3:auto_generated.address_a[4]
address_a[5] => altsyncram_84v3:auto_generated.address_a[5]
address_a[6] => altsyncram_84v3:auto_generated.address_a[6]
address_a[7] => altsyncram_84v3:auto_generated.address_a[7]
address_a[8] => altsyncram_84v3:auto_generated.address_a[8]
address_a[9] => altsyncram_84v3:auto_generated.address_a[9]
address_a[10] => altsyncram_84v3:auto_generated.address_a[10]
address_a[11] => altsyncram_84v3:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_84v3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_84v3:auto_generated.q_a[0]
q_a[1] <= altsyncram_84v3:auto_generated.q_a[1]
q_a[2] <= altsyncram_84v3:auto_generated.q_a[2]
q_a[3] <= altsyncram_84v3:auto_generated.q_a[3]
q_a[4] <= altsyncram_84v3:auto_generated.q_a[4]
q_a[5] <= altsyncram_84v3:auto_generated.q_a[5]
q_a[6] <= altsyncram_84v3:auto_generated.q_a[6]
q_a[7] <= altsyncram_84v3:auto_generated.q_a[7]
q_a[8] <= altsyncram_84v3:auto_generated.q_a[8]
q_a[9] <= altsyncram_84v3:auto_generated.q_a[9]
q_a[10] <= altsyncram_84v3:auto_generated.q_a[10]
q_a[11] <= altsyncram_84v3:auto_generated.q_a[11]
q_a[12] <= altsyncram_84v3:auto_generated.q_a[12]
q_a[13] <= altsyncram_84v3:auto_generated.q_a[13]
q_a[14] <= altsyncram_84v3:auto_generated.q_a[14]
q_a[15] <= altsyncram_84v3:auto_generated.q_a[15]
q_a[16] <= altsyncram_84v3:auto_generated.q_a[16]
q_a[17] <= altsyncram_84v3:auto_generated.q_a[17]
q_a[18] <= altsyncram_84v3:auto_generated.q_a[18]
q_a[19] <= altsyncram_84v3:auto_generated.q_a[19]
q_a[20] <= altsyncram_84v3:auto_generated.q_a[20]
q_a[21] <= altsyncram_84v3:auto_generated.q_a[21]
q_a[22] <= altsyncram_84v3:auto_generated.q_a[22]
q_a[23] <= altsyncram_84v3:auto_generated.q_a[23]
q_a[24] <= altsyncram_84v3:auto_generated.q_a[24]
q_a[25] <= altsyncram_84v3:auto_generated.q_a[25]
q_a[26] <= altsyncram_84v3:auto_generated.q_a[26]
q_a[27] <= altsyncram_84v3:auto_generated.q_a[27]
q_a[28] <= altsyncram_84v3:auto_generated.q_a[28]
q_a[29] <= altsyncram_84v3:auto_generated.q_a[29]
q_a[30] <= altsyncram_84v3:auto_generated.q_a[30]
q_a[31] <= altsyncram_84v3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ensc350_system|altsyncram:IRAM|altsyncram_84v3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|ensc350_system|altsyncram:DRAM
wren_a => altsyncram_2f04:auto_generated.wren_a
rden_a => altsyncram_2f04:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2f04:auto_generated.data_a[0]
data_a[1] => altsyncram_2f04:auto_generated.data_a[1]
data_a[2] => altsyncram_2f04:auto_generated.data_a[2]
data_a[3] => altsyncram_2f04:auto_generated.data_a[3]
data_a[4] => altsyncram_2f04:auto_generated.data_a[4]
data_a[5] => altsyncram_2f04:auto_generated.data_a[5]
data_a[6] => altsyncram_2f04:auto_generated.data_a[6]
data_a[7] => altsyncram_2f04:auto_generated.data_a[7]
data_a[8] => altsyncram_2f04:auto_generated.data_a[8]
data_a[9] => altsyncram_2f04:auto_generated.data_a[9]
data_a[10] => altsyncram_2f04:auto_generated.data_a[10]
data_a[11] => altsyncram_2f04:auto_generated.data_a[11]
data_a[12] => altsyncram_2f04:auto_generated.data_a[12]
data_a[13] => altsyncram_2f04:auto_generated.data_a[13]
data_a[14] => altsyncram_2f04:auto_generated.data_a[14]
data_a[15] => altsyncram_2f04:auto_generated.data_a[15]
data_a[16] => altsyncram_2f04:auto_generated.data_a[16]
data_a[17] => altsyncram_2f04:auto_generated.data_a[17]
data_a[18] => altsyncram_2f04:auto_generated.data_a[18]
data_a[19] => altsyncram_2f04:auto_generated.data_a[19]
data_a[20] => altsyncram_2f04:auto_generated.data_a[20]
data_a[21] => altsyncram_2f04:auto_generated.data_a[21]
data_a[22] => altsyncram_2f04:auto_generated.data_a[22]
data_a[23] => altsyncram_2f04:auto_generated.data_a[23]
data_a[24] => altsyncram_2f04:auto_generated.data_a[24]
data_a[25] => altsyncram_2f04:auto_generated.data_a[25]
data_a[26] => altsyncram_2f04:auto_generated.data_a[26]
data_a[27] => altsyncram_2f04:auto_generated.data_a[27]
data_a[28] => altsyncram_2f04:auto_generated.data_a[28]
data_a[29] => altsyncram_2f04:auto_generated.data_a[29]
data_a[30] => altsyncram_2f04:auto_generated.data_a[30]
data_a[31] => altsyncram_2f04:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2f04:auto_generated.address_a[0]
address_a[1] => altsyncram_2f04:auto_generated.address_a[1]
address_a[2] => altsyncram_2f04:auto_generated.address_a[2]
address_a[3] => altsyncram_2f04:auto_generated.address_a[3]
address_a[4] => altsyncram_2f04:auto_generated.address_a[4]
address_a[5] => altsyncram_2f04:auto_generated.address_a[5]
address_a[6] => altsyncram_2f04:auto_generated.address_a[6]
address_a[7] => altsyncram_2f04:auto_generated.address_a[7]
address_a[8] => altsyncram_2f04:auto_generated.address_a[8]
address_a[9] => altsyncram_2f04:auto_generated.address_a[9]
address_a[10] => altsyncram_2f04:auto_generated.address_a[10]
address_a[11] => altsyncram_2f04:auto_generated.address_a[11]
address_a[12] => altsyncram_2f04:auto_generated.address_a[12]
address_a[13] => altsyncram_2f04:auto_generated.address_a[13]
address_a[14] => altsyncram_2f04:auto_generated.address_a[14]
address_a[15] => altsyncram_2f04:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2f04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2f04:auto_generated.q_a[0]
q_a[1] <= altsyncram_2f04:auto_generated.q_a[1]
q_a[2] <= altsyncram_2f04:auto_generated.q_a[2]
q_a[3] <= altsyncram_2f04:auto_generated.q_a[3]
q_a[4] <= altsyncram_2f04:auto_generated.q_a[4]
q_a[5] <= altsyncram_2f04:auto_generated.q_a[5]
q_a[6] <= altsyncram_2f04:auto_generated.q_a[6]
q_a[7] <= altsyncram_2f04:auto_generated.q_a[7]
q_a[8] <= altsyncram_2f04:auto_generated.q_a[8]
q_a[9] <= altsyncram_2f04:auto_generated.q_a[9]
q_a[10] <= altsyncram_2f04:auto_generated.q_a[10]
q_a[11] <= altsyncram_2f04:auto_generated.q_a[11]
q_a[12] <= altsyncram_2f04:auto_generated.q_a[12]
q_a[13] <= altsyncram_2f04:auto_generated.q_a[13]
q_a[14] <= altsyncram_2f04:auto_generated.q_a[14]
q_a[15] <= altsyncram_2f04:auto_generated.q_a[15]
q_a[16] <= altsyncram_2f04:auto_generated.q_a[16]
q_a[17] <= altsyncram_2f04:auto_generated.q_a[17]
q_a[18] <= altsyncram_2f04:auto_generated.q_a[18]
q_a[19] <= altsyncram_2f04:auto_generated.q_a[19]
q_a[20] <= altsyncram_2f04:auto_generated.q_a[20]
q_a[21] <= altsyncram_2f04:auto_generated.q_a[21]
q_a[22] <= altsyncram_2f04:auto_generated.q_a[22]
q_a[23] <= altsyncram_2f04:auto_generated.q_a[23]
q_a[24] <= altsyncram_2f04:auto_generated.q_a[24]
q_a[25] <= altsyncram_2f04:auto_generated.q_a[25]
q_a[26] <= altsyncram_2f04:auto_generated.q_a[26]
q_a[27] <= altsyncram_2f04:auto_generated.q_a[27]
q_a[28] <= altsyncram_2f04:auto_generated.q_a[28]
q_a[29] <= altsyncram_2f04:auto_generated.q_a[29]
q_a[30] <= altsyncram_2f04:auto_generated.q_a[30]
q_a[31] <= altsyncram_2f04:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ensc350_system|altsyncram:DRAM|altsyncram_2f04:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[0] => ram_block1a128.PORTAADDR
address_a[0] => ram_block1a129.PORTAADDR
address_a[0] => ram_block1a130.PORTAADDR
address_a[0] => ram_block1a131.PORTAADDR
address_a[0] => ram_block1a132.PORTAADDR
address_a[0] => ram_block1a133.PORTAADDR
address_a[0] => ram_block1a134.PORTAADDR
address_a[0] => ram_block1a135.PORTAADDR
address_a[0] => ram_block1a136.PORTAADDR
address_a[0] => ram_block1a137.PORTAADDR
address_a[0] => ram_block1a138.PORTAADDR
address_a[0] => ram_block1a139.PORTAADDR
address_a[0] => ram_block1a140.PORTAADDR
address_a[0] => ram_block1a141.PORTAADDR
address_a[0] => ram_block1a142.PORTAADDR
address_a[0] => ram_block1a143.PORTAADDR
address_a[0] => ram_block1a144.PORTAADDR
address_a[0] => ram_block1a145.PORTAADDR
address_a[0] => ram_block1a146.PORTAADDR
address_a[0] => ram_block1a147.PORTAADDR
address_a[0] => ram_block1a148.PORTAADDR
address_a[0] => ram_block1a149.PORTAADDR
address_a[0] => ram_block1a150.PORTAADDR
address_a[0] => ram_block1a151.PORTAADDR
address_a[0] => ram_block1a152.PORTAADDR
address_a[0] => ram_block1a153.PORTAADDR
address_a[0] => ram_block1a154.PORTAADDR
address_a[0] => ram_block1a155.PORTAADDR
address_a[0] => ram_block1a156.PORTAADDR
address_a[0] => ram_block1a157.PORTAADDR
address_a[0] => ram_block1a158.PORTAADDR
address_a[0] => ram_block1a159.PORTAADDR
address_a[0] => ram_block1a160.PORTAADDR
address_a[0] => ram_block1a161.PORTAADDR
address_a[0] => ram_block1a162.PORTAADDR
address_a[0] => ram_block1a163.PORTAADDR
address_a[0] => ram_block1a164.PORTAADDR
address_a[0] => ram_block1a165.PORTAADDR
address_a[0] => ram_block1a166.PORTAADDR
address_a[0] => ram_block1a167.PORTAADDR
address_a[0] => ram_block1a168.PORTAADDR
address_a[0] => ram_block1a169.PORTAADDR
address_a[0] => ram_block1a170.PORTAADDR
address_a[0] => ram_block1a171.PORTAADDR
address_a[0] => ram_block1a172.PORTAADDR
address_a[0] => ram_block1a173.PORTAADDR
address_a[0] => ram_block1a174.PORTAADDR
address_a[0] => ram_block1a175.PORTAADDR
address_a[0] => ram_block1a176.PORTAADDR
address_a[0] => ram_block1a177.PORTAADDR
address_a[0] => ram_block1a178.PORTAADDR
address_a[0] => ram_block1a179.PORTAADDR
address_a[0] => ram_block1a180.PORTAADDR
address_a[0] => ram_block1a181.PORTAADDR
address_a[0] => ram_block1a182.PORTAADDR
address_a[0] => ram_block1a183.PORTAADDR
address_a[0] => ram_block1a184.PORTAADDR
address_a[0] => ram_block1a185.PORTAADDR
address_a[0] => ram_block1a186.PORTAADDR
address_a[0] => ram_block1a187.PORTAADDR
address_a[0] => ram_block1a188.PORTAADDR
address_a[0] => ram_block1a189.PORTAADDR
address_a[0] => ram_block1a190.PORTAADDR
address_a[0] => ram_block1a191.PORTAADDR
address_a[0] => ram_block1a192.PORTAADDR
address_a[0] => ram_block1a193.PORTAADDR
address_a[0] => ram_block1a194.PORTAADDR
address_a[0] => ram_block1a195.PORTAADDR
address_a[0] => ram_block1a196.PORTAADDR
address_a[0] => ram_block1a197.PORTAADDR
address_a[0] => ram_block1a198.PORTAADDR
address_a[0] => ram_block1a199.PORTAADDR
address_a[0] => ram_block1a200.PORTAADDR
address_a[0] => ram_block1a201.PORTAADDR
address_a[0] => ram_block1a202.PORTAADDR
address_a[0] => ram_block1a203.PORTAADDR
address_a[0] => ram_block1a204.PORTAADDR
address_a[0] => ram_block1a205.PORTAADDR
address_a[0] => ram_block1a206.PORTAADDR
address_a[0] => ram_block1a207.PORTAADDR
address_a[0] => ram_block1a208.PORTAADDR
address_a[0] => ram_block1a209.PORTAADDR
address_a[0] => ram_block1a210.PORTAADDR
address_a[0] => ram_block1a211.PORTAADDR
address_a[0] => ram_block1a212.PORTAADDR
address_a[0] => ram_block1a213.PORTAADDR
address_a[0] => ram_block1a214.PORTAADDR
address_a[0] => ram_block1a215.PORTAADDR
address_a[0] => ram_block1a216.PORTAADDR
address_a[0] => ram_block1a217.PORTAADDR
address_a[0] => ram_block1a218.PORTAADDR
address_a[0] => ram_block1a219.PORTAADDR
address_a[0] => ram_block1a220.PORTAADDR
address_a[0] => ram_block1a221.PORTAADDR
address_a[0] => ram_block1a222.PORTAADDR
address_a[0] => ram_block1a223.PORTAADDR
address_a[0] => ram_block1a224.PORTAADDR
address_a[0] => ram_block1a225.PORTAADDR
address_a[0] => ram_block1a226.PORTAADDR
address_a[0] => ram_block1a227.PORTAADDR
address_a[0] => ram_block1a228.PORTAADDR
address_a[0] => ram_block1a229.PORTAADDR
address_a[0] => ram_block1a230.PORTAADDR
address_a[0] => ram_block1a231.PORTAADDR
address_a[0] => ram_block1a232.PORTAADDR
address_a[0] => ram_block1a233.PORTAADDR
address_a[0] => ram_block1a234.PORTAADDR
address_a[0] => ram_block1a235.PORTAADDR
address_a[0] => ram_block1a236.PORTAADDR
address_a[0] => ram_block1a237.PORTAADDR
address_a[0] => ram_block1a238.PORTAADDR
address_a[0] => ram_block1a239.PORTAADDR
address_a[0] => ram_block1a240.PORTAADDR
address_a[0] => ram_block1a241.PORTAADDR
address_a[0] => ram_block1a242.PORTAADDR
address_a[0] => ram_block1a243.PORTAADDR
address_a[0] => ram_block1a244.PORTAADDR
address_a[0] => ram_block1a245.PORTAADDR
address_a[0] => ram_block1a246.PORTAADDR
address_a[0] => ram_block1a247.PORTAADDR
address_a[0] => ram_block1a248.PORTAADDR
address_a[0] => ram_block1a249.PORTAADDR
address_a[0] => ram_block1a250.PORTAADDR
address_a[0] => ram_block1a251.PORTAADDR
address_a[0] => ram_block1a252.PORTAADDR
address_a[0] => ram_block1a253.PORTAADDR
address_a[0] => ram_block1a254.PORTAADDR
address_a[0] => ram_block1a255.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[1] => ram_block1a128.PORTAADDR1
address_a[1] => ram_block1a129.PORTAADDR1
address_a[1] => ram_block1a130.PORTAADDR1
address_a[1] => ram_block1a131.PORTAADDR1
address_a[1] => ram_block1a132.PORTAADDR1
address_a[1] => ram_block1a133.PORTAADDR1
address_a[1] => ram_block1a134.PORTAADDR1
address_a[1] => ram_block1a135.PORTAADDR1
address_a[1] => ram_block1a136.PORTAADDR1
address_a[1] => ram_block1a137.PORTAADDR1
address_a[1] => ram_block1a138.PORTAADDR1
address_a[1] => ram_block1a139.PORTAADDR1
address_a[1] => ram_block1a140.PORTAADDR1
address_a[1] => ram_block1a141.PORTAADDR1
address_a[1] => ram_block1a142.PORTAADDR1
address_a[1] => ram_block1a143.PORTAADDR1
address_a[1] => ram_block1a144.PORTAADDR1
address_a[1] => ram_block1a145.PORTAADDR1
address_a[1] => ram_block1a146.PORTAADDR1
address_a[1] => ram_block1a147.PORTAADDR1
address_a[1] => ram_block1a148.PORTAADDR1
address_a[1] => ram_block1a149.PORTAADDR1
address_a[1] => ram_block1a150.PORTAADDR1
address_a[1] => ram_block1a151.PORTAADDR1
address_a[1] => ram_block1a152.PORTAADDR1
address_a[1] => ram_block1a153.PORTAADDR1
address_a[1] => ram_block1a154.PORTAADDR1
address_a[1] => ram_block1a155.PORTAADDR1
address_a[1] => ram_block1a156.PORTAADDR1
address_a[1] => ram_block1a157.PORTAADDR1
address_a[1] => ram_block1a158.PORTAADDR1
address_a[1] => ram_block1a159.PORTAADDR1
address_a[1] => ram_block1a160.PORTAADDR1
address_a[1] => ram_block1a161.PORTAADDR1
address_a[1] => ram_block1a162.PORTAADDR1
address_a[1] => ram_block1a163.PORTAADDR1
address_a[1] => ram_block1a164.PORTAADDR1
address_a[1] => ram_block1a165.PORTAADDR1
address_a[1] => ram_block1a166.PORTAADDR1
address_a[1] => ram_block1a167.PORTAADDR1
address_a[1] => ram_block1a168.PORTAADDR1
address_a[1] => ram_block1a169.PORTAADDR1
address_a[1] => ram_block1a170.PORTAADDR1
address_a[1] => ram_block1a171.PORTAADDR1
address_a[1] => ram_block1a172.PORTAADDR1
address_a[1] => ram_block1a173.PORTAADDR1
address_a[1] => ram_block1a174.PORTAADDR1
address_a[1] => ram_block1a175.PORTAADDR1
address_a[1] => ram_block1a176.PORTAADDR1
address_a[1] => ram_block1a177.PORTAADDR1
address_a[1] => ram_block1a178.PORTAADDR1
address_a[1] => ram_block1a179.PORTAADDR1
address_a[1] => ram_block1a180.PORTAADDR1
address_a[1] => ram_block1a181.PORTAADDR1
address_a[1] => ram_block1a182.PORTAADDR1
address_a[1] => ram_block1a183.PORTAADDR1
address_a[1] => ram_block1a184.PORTAADDR1
address_a[1] => ram_block1a185.PORTAADDR1
address_a[1] => ram_block1a186.PORTAADDR1
address_a[1] => ram_block1a187.PORTAADDR1
address_a[1] => ram_block1a188.PORTAADDR1
address_a[1] => ram_block1a189.PORTAADDR1
address_a[1] => ram_block1a190.PORTAADDR1
address_a[1] => ram_block1a191.PORTAADDR1
address_a[1] => ram_block1a192.PORTAADDR1
address_a[1] => ram_block1a193.PORTAADDR1
address_a[1] => ram_block1a194.PORTAADDR1
address_a[1] => ram_block1a195.PORTAADDR1
address_a[1] => ram_block1a196.PORTAADDR1
address_a[1] => ram_block1a197.PORTAADDR1
address_a[1] => ram_block1a198.PORTAADDR1
address_a[1] => ram_block1a199.PORTAADDR1
address_a[1] => ram_block1a200.PORTAADDR1
address_a[1] => ram_block1a201.PORTAADDR1
address_a[1] => ram_block1a202.PORTAADDR1
address_a[1] => ram_block1a203.PORTAADDR1
address_a[1] => ram_block1a204.PORTAADDR1
address_a[1] => ram_block1a205.PORTAADDR1
address_a[1] => ram_block1a206.PORTAADDR1
address_a[1] => ram_block1a207.PORTAADDR1
address_a[1] => ram_block1a208.PORTAADDR1
address_a[1] => ram_block1a209.PORTAADDR1
address_a[1] => ram_block1a210.PORTAADDR1
address_a[1] => ram_block1a211.PORTAADDR1
address_a[1] => ram_block1a212.PORTAADDR1
address_a[1] => ram_block1a213.PORTAADDR1
address_a[1] => ram_block1a214.PORTAADDR1
address_a[1] => ram_block1a215.PORTAADDR1
address_a[1] => ram_block1a216.PORTAADDR1
address_a[1] => ram_block1a217.PORTAADDR1
address_a[1] => ram_block1a218.PORTAADDR1
address_a[1] => ram_block1a219.PORTAADDR1
address_a[1] => ram_block1a220.PORTAADDR1
address_a[1] => ram_block1a221.PORTAADDR1
address_a[1] => ram_block1a222.PORTAADDR1
address_a[1] => ram_block1a223.PORTAADDR1
address_a[1] => ram_block1a224.PORTAADDR1
address_a[1] => ram_block1a225.PORTAADDR1
address_a[1] => ram_block1a226.PORTAADDR1
address_a[1] => ram_block1a227.PORTAADDR1
address_a[1] => ram_block1a228.PORTAADDR1
address_a[1] => ram_block1a229.PORTAADDR1
address_a[1] => ram_block1a230.PORTAADDR1
address_a[1] => ram_block1a231.PORTAADDR1
address_a[1] => ram_block1a232.PORTAADDR1
address_a[1] => ram_block1a233.PORTAADDR1
address_a[1] => ram_block1a234.PORTAADDR1
address_a[1] => ram_block1a235.PORTAADDR1
address_a[1] => ram_block1a236.PORTAADDR1
address_a[1] => ram_block1a237.PORTAADDR1
address_a[1] => ram_block1a238.PORTAADDR1
address_a[1] => ram_block1a239.PORTAADDR1
address_a[1] => ram_block1a240.PORTAADDR1
address_a[1] => ram_block1a241.PORTAADDR1
address_a[1] => ram_block1a242.PORTAADDR1
address_a[1] => ram_block1a243.PORTAADDR1
address_a[1] => ram_block1a244.PORTAADDR1
address_a[1] => ram_block1a245.PORTAADDR1
address_a[1] => ram_block1a246.PORTAADDR1
address_a[1] => ram_block1a247.PORTAADDR1
address_a[1] => ram_block1a248.PORTAADDR1
address_a[1] => ram_block1a249.PORTAADDR1
address_a[1] => ram_block1a250.PORTAADDR1
address_a[1] => ram_block1a251.PORTAADDR1
address_a[1] => ram_block1a252.PORTAADDR1
address_a[1] => ram_block1a253.PORTAADDR1
address_a[1] => ram_block1a254.PORTAADDR1
address_a[1] => ram_block1a255.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[2] => ram_block1a128.PORTAADDR2
address_a[2] => ram_block1a129.PORTAADDR2
address_a[2] => ram_block1a130.PORTAADDR2
address_a[2] => ram_block1a131.PORTAADDR2
address_a[2] => ram_block1a132.PORTAADDR2
address_a[2] => ram_block1a133.PORTAADDR2
address_a[2] => ram_block1a134.PORTAADDR2
address_a[2] => ram_block1a135.PORTAADDR2
address_a[2] => ram_block1a136.PORTAADDR2
address_a[2] => ram_block1a137.PORTAADDR2
address_a[2] => ram_block1a138.PORTAADDR2
address_a[2] => ram_block1a139.PORTAADDR2
address_a[2] => ram_block1a140.PORTAADDR2
address_a[2] => ram_block1a141.PORTAADDR2
address_a[2] => ram_block1a142.PORTAADDR2
address_a[2] => ram_block1a143.PORTAADDR2
address_a[2] => ram_block1a144.PORTAADDR2
address_a[2] => ram_block1a145.PORTAADDR2
address_a[2] => ram_block1a146.PORTAADDR2
address_a[2] => ram_block1a147.PORTAADDR2
address_a[2] => ram_block1a148.PORTAADDR2
address_a[2] => ram_block1a149.PORTAADDR2
address_a[2] => ram_block1a150.PORTAADDR2
address_a[2] => ram_block1a151.PORTAADDR2
address_a[2] => ram_block1a152.PORTAADDR2
address_a[2] => ram_block1a153.PORTAADDR2
address_a[2] => ram_block1a154.PORTAADDR2
address_a[2] => ram_block1a155.PORTAADDR2
address_a[2] => ram_block1a156.PORTAADDR2
address_a[2] => ram_block1a157.PORTAADDR2
address_a[2] => ram_block1a158.PORTAADDR2
address_a[2] => ram_block1a159.PORTAADDR2
address_a[2] => ram_block1a160.PORTAADDR2
address_a[2] => ram_block1a161.PORTAADDR2
address_a[2] => ram_block1a162.PORTAADDR2
address_a[2] => ram_block1a163.PORTAADDR2
address_a[2] => ram_block1a164.PORTAADDR2
address_a[2] => ram_block1a165.PORTAADDR2
address_a[2] => ram_block1a166.PORTAADDR2
address_a[2] => ram_block1a167.PORTAADDR2
address_a[2] => ram_block1a168.PORTAADDR2
address_a[2] => ram_block1a169.PORTAADDR2
address_a[2] => ram_block1a170.PORTAADDR2
address_a[2] => ram_block1a171.PORTAADDR2
address_a[2] => ram_block1a172.PORTAADDR2
address_a[2] => ram_block1a173.PORTAADDR2
address_a[2] => ram_block1a174.PORTAADDR2
address_a[2] => ram_block1a175.PORTAADDR2
address_a[2] => ram_block1a176.PORTAADDR2
address_a[2] => ram_block1a177.PORTAADDR2
address_a[2] => ram_block1a178.PORTAADDR2
address_a[2] => ram_block1a179.PORTAADDR2
address_a[2] => ram_block1a180.PORTAADDR2
address_a[2] => ram_block1a181.PORTAADDR2
address_a[2] => ram_block1a182.PORTAADDR2
address_a[2] => ram_block1a183.PORTAADDR2
address_a[2] => ram_block1a184.PORTAADDR2
address_a[2] => ram_block1a185.PORTAADDR2
address_a[2] => ram_block1a186.PORTAADDR2
address_a[2] => ram_block1a187.PORTAADDR2
address_a[2] => ram_block1a188.PORTAADDR2
address_a[2] => ram_block1a189.PORTAADDR2
address_a[2] => ram_block1a190.PORTAADDR2
address_a[2] => ram_block1a191.PORTAADDR2
address_a[2] => ram_block1a192.PORTAADDR2
address_a[2] => ram_block1a193.PORTAADDR2
address_a[2] => ram_block1a194.PORTAADDR2
address_a[2] => ram_block1a195.PORTAADDR2
address_a[2] => ram_block1a196.PORTAADDR2
address_a[2] => ram_block1a197.PORTAADDR2
address_a[2] => ram_block1a198.PORTAADDR2
address_a[2] => ram_block1a199.PORTAADDR2
address_a[2] => ram_block1a200.PORTAADDR2
address_a[2] => ram_block1a201.PORTAADDR2
address_a[2] => ram_block1a202.PORTAADDR2
address_a[2] => ram_block1a203.PORTAADDR2
address_a[2] => ram_block1a204.PORTAADDR2
address_a[2] => ram_block1a205.PORTAADDR2
address_a[2] => ram_block1a206.PORTAADDR2
address_a[2] => ram_block1a207.PORTAADDR2
address_a[2] => ram_block1a208.PORTAADDR2
address_a[2] => ram_block1a209.PORTAADDR2
address_a[2] => ram_block1a210.PORTAADDR2
address_a[2] => ram_block1a211.PORTAADDR2
address_a[2] => ram_block1a212.PORTAADDR2
address_a[2] => ram_block1a213.PORTAADDR2
address_a[2] => ram_block1a214.PORTAADDR2
address_a[2] => ram_block1a215.PORTAADDR2
address_a[2] => ram_block1a216.PORTAADDR2
address_a[2] => ram_block1a217.PORTAADDR2
address_a[2] => ram_block1a218.PORTAADDR2
address_a[2] => ram_block1a219.PORTAADDR2
address_a[2] => ram_block1a220.PORTAADDR2
address_a[2] => ram_block1a221.PORTAADDR2
address_a[2] => ram_block1a222.PORTAADDR2
address_a[2] => ram_block1a223.PORTAADDR2
address_a[2] => ram_block1a224.PORTAADDR2
address_a[2] => ram_block1a225.PORTAADDR2
address_a[2] => ram_block1a226.PORTAADDR2
address_a[2] => ram_block1a227.PORTAADDR2
address_a[2] => ram_block1a228.PORTAADDR2
address_a[2] => ram_block1a229.PORTAADDR2
address_a[2] => ram_block1a230.PORTAADDR2
address_a[2] => ram_block1a231.PORTAADDR2
address_a[2] => ram_block1a232.PORTAADDR2
address_a[2] => ram_block1a233.PORTAADDR2
address_a[2] => ram_block1a234.PORTAADDR2
address_a[2] => ram_block1a235.PORTAADDR2
address_a[2] => ram_block1a236.PORTAADDR2
address_a[2] => ram_block1a237.PORTAADDR2
address_a[2] => ram_block1a238.PORTAADDR2
address_a[2] => ram_block1a239.PORTAADDR2
address_a[2] => ram_block1a240.PORTAADDR2
address_a[2] => ram_block1a241.PORTAADDR2
address_a[2] => ram_block1a242.PORTAADDR2
address_a[2] => ram_block1a243.PORTAADDR2
address_a[2] => ram_block1a244.PORTAADDR2
address_a[2] => ram_block1a245.PORTAADDR2
address_a[2] => ram_block1a246.PORTAADDR2
address_a[2] => ram_block1a247.PORTAADDR2
address_a[2] => ram_block1a248.PORTAADDR2
address_a[2] => ram_block1a249.PORTAADDR2
address_a[2] => ram_block1a250.PORTAADDR2
address_a[2] => ram_block1a251.PORTAADDR2
address_a[2] => ram_block1a252.PORTAADDR2
address_a[2] => ram_block1a253.PORTAADDR2
address_a[2] => ram_block1a254.PORTAADDR2
address_a[2] => ram_block1a255.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[3] => ram_block1a128.PORTAADDR3
address_a[3] => ram_block1a129.PORTAADDR3
address_a[3] => ram_block1a130.PORTAADDR3
address_a[3] => ram_block1a131.PORTAADDR3
address_a[3] => ram_block1a132.PORTAADDR3
address_a[3] => ram_block1a133.PORTAADDR3
address_a[3] => ram_block1a134.PORTAADDR3
address_a[3] => ram_block1a135.PORTAADDR3
address_a[3] => ram_block1a136.PORTAADDR3
address_a[3] => ram_block1a137.PORTAADDR3
address_a[3] => ram_block1a138.PORTAADDR3
address_a[3] => ram_block1a139.PORTAADDR3
address_a[3] => ram_block1a140.PORTAADDR3
address_a[3] => ram_block1a141.PORTAADDR3
address_a[3] => ram_block1a142.PORTAADDR3
address_a[3] => ram_block1a143.PORTAADDR3
address_a[3] => ram_block1a144.PORTAADDR3
address_a[3] => ram_block1a145.PORTAADDR3
address_a[3] => ram_block1a146.PORTAADDR3
address_a[3] => ram_block1a147.PORTAADDR3
address_a[3] => ram_block1a148.PORTAADDR3
address_a[3] => ram_block1a149.PORTAADDR3
address_a[3] => ram_block1a150.PORTAADDR3
address_a[3] => ram_block1a151.PORTAADDR3
address_a[3] => ram_block1a152.PORTAADDR3
address_a[3] => ram_block1a153.PORTAADDR3
address_a[3] => ram_block1a154.PORTAADDR3
address_a[3] => ram_block1a155.PORTAADDR3
address_a[3] => ram_block1a156.PORTAADDR3
address_a[3] => ram_block1a157.PORTAADDR3
address_a[3] => ram_block1a158.PORTAADDR3
address_a[3] => ram_block1a159.PORTAADDR3
address_a[3] => ram_block1a160.PORTAADDR3
address_a[3] => ram_block1a161.PORTAADDR3
address_a[3] => ram_block1a162.PORTAADDR3
address_a[3] => ram_block1a163.PORTAADDR3
address_a[3] => ram_block1a164.PORTAADDR3
address_a[3] => ram_block1a165.PORTAADDR3
address_a[3] => ram_block1a166.PORTAADDR3
address_a[3] => ram_block1a167.PORTAADDR3
address_a[3] => ram_block1a168.PORTAADDR3
address_a[3] => ram_block1a169.PORTAADDR3
address_a[3] => ram_block1a170.PORTAADDR3
address_a[3] => ram_block1a171.PORTAADDR3
address_a[3] => ram_block1a172.PORTAADDR3
address_a[3] => ram_block1a173.PORTAADDR3
address_a[3] => ram_block1a174.PORTAADDR3
address_a[3] => ram_block1a175.PORTAADDR3
address_a[3] => ram_block1a176.PORTAADDR3
address_a[3] => ram_block1a177.PORTAADDR3
address_a[3] => ram_block1a178.PORTAADDR3
address_a[3] => ram_block1a179.PORTAADDR3
address_a[3] => ram_block1a180.PORTAADDR3
address_a[3] => ram_block1a181.PORTAADDR3
address_a[3] => ram_block1a182.PORTAADDR3
address_a[3] => ram_block1a183.PORTAADDR3
address_a[3] => ram_block1a184.PORTAADDR3
address_a[3] => ram_block1a185.PORTAADDR3
address_a[3] => ram_block1a186.PORTAADDR3
address_a[3] => ram_block1a187.PORTAADDR3
address_a[3] => ram_block1a188.PORTAADDR3
address_a[3] => ram_block1a189.PORTAADDR3
address_a[3] => ram_block1a190.PORTAADDR3
address_a[3] => ram_block1a191.PORTAADDR3
address_a[3] => ram_block1a192.PORTAADDR3
address_a[3] => ram_block1a193.PORTAADDR3
address_a[3] => ram_block1a194.PORTAADDR3
address_a[3] => ram_block1a195.PORTAADDR3
address_a[3] => ram_block1a196.PORTAADDR3
address_a[3] => ram_block1a197.PORTAADDR3
address_a[3] => ram_block1a198.PORTAADDR3
address_a[3] => ram_block1a199.PORTAADDR3
address_a[3] => ram_block1a200.PORTAADDR3
address_a[3] => ram_block1a201.PORTAADDR3
address_a[3] => ram_block1a202.PORTAADDR3
address_a[3] => ram_block1a203.PORTAADDR3
address_a[3] => ram_block1a204.PORTAADDR3
address_a[3] => ram_block1a205.PORTAADDR3
address_a[3] => ram_block1a206.PORTAADDR3
address_a[3] => ram_block1a207.PORTAADDR3
address_a[3] => ram_block1a208.PORTAADDR3
address_a[3] => ram_block1a209.PORTAADDR3
address_a[3] => ram_block1a210.PORTAADDR3
address_a[3] => ram_block1a211.PORTAADDR3
address_a[3] => ram_block1a212.PORTAADDR3
address_a[3] => ram_block1a213.PORTAADDR3
address_a[3] => ram_block1a214.PORTAADDR3
address_a[3] => ram_block1a215.PORTAADDR3
address_a[3] => ram_block1a216.PORTAADDR3
address_a[3] => ram_block1a217.PORTAADDR3
address_a[3] => ram_block1a218.PORTAADDR3
address_a[3] => ram_block1a219.PORTAADDR3
address_a[3] => ram_block1a220.PORTAADDR3
address_a[3] => ram_block1a221.PORTAADDR3
address_a[3] => ram_block1a222.PORTAADDR3
address_a[3] => ram_block1a223.PORTAADDR3
address_a[3] => ram_block1a224.PORTAADDR3
address_a[3] => ram_block1a225.PORTAADDR3
address_a[3] => ram_block1a226.PORTAADDR3
address_a[3] => ram_block1a227.PORTAADDR3
address_a[3] => ram_block1a228.PORTAADDR3
address_a[3] => ram_block1a229.PORTAADDR3
address_a[3] => ram_block1a230.PORTAADDR3
address_a[3] => ram_block1a231.PORTAADDR3
address_a[3] => ram_block1a232.PORTAADDR3
address_a[3] => ram_block1a233.PORTAADDR3
address_a[3] => ram_block1a234.PORTAADDR3
address_a[3] => ram_block1a235.PORTAADDR3
address_a[3] => ram_block1a236.PORTAADDR3
address_a[3] => ram_block1a237.PORTAADDR3
address_a[3] => ram_block1a238.PORTAADDR3
address_a[3] => ram_block1a239.PORTAADDR3
address_a[3] => ram_block1a240.PORTAADDR3
address_a[3] => ram_block1a241.PORTAADDR3
address_a[3] => ram_block1a242.PORTAADDR3
address_a[3] => ram_block1a243.PORTAADDR3
address_a[3] => ram_block1a244.PORTAADDR3
address_a[3] => ram_block1a245.PORTAADDR3
address_a[3] => ram_block1a246.PORTAADDR3
address_a[3] => ram_block1a247.PORTAADDR3
address_a[3] => ram_block1a248.PORTAADDR3
address_a[3] => ram_block1a249.PORTAADDR3
address_a[3] => ram_block1a250.PORTAADDR3
address_a[3] => ram_block1a251.PORTAADDR3
address_a[3] => ram_block1a252.PORTAADDR3
address_a[3] => ram_block1a253.PORTAADDR3
address_a[3] => ram_block1a254.PORTAADDR3
address_a[3] => ram_block1a255.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[4] => ram_block1a128.PORTAADDR4
address_a[4] => ram_block1a129.PORTAADDR4
address_a[4] => ram_block1a130.PORTAADDR4
address_a[4] => ram_block1a131.PORTAADDR4
address_a[4] => ram_block1a132.PORTAADDR4
address_a[4] => ram_block1a133.PORTAADDR4
address_a[4] => ram_block1a134.PORTAADDR4
address_a[4] => ram_block1a135.PORTAADDR4
address_a[4] => ram_block1a136.PORTAADDR4
address_a[4] => ram_block1a137.PORTAADDR4
address_a[4] => ram_block1a138.PORTAADDR4
address_a[4] => ram_block1a139.PORTAADDR4
address_a[4] => ram_block1a140.PORTAADDR4
address_a[4] => ram_block1a141.PORTAADDR4
address_a[4] => ram_block1a142.PORTAADDR4
address_a[4] => ram_block1a143.PORTAADDR4
address_a[4] => ram_block1a144.PORTAADDR4
address_a[4] => ram_block1a145.PORTAADDR4
address_a[4] => ram_block1a146.PORTAADDR4
address_a[4] => ram_block1a147.PORTAADDR4
address_a[4] => ram_block1a148.PORTAADDR4
address_a[4] => ram_block1a149.PORTAADDR4
address_a[4] => ram_block1a150.PORTAADDR4
address_a[4] => ram_block1a151.PORTAADDR4
address_a[4] => ram_block1a152.PORTAADDR4
address_a[4] => ram_block1a153.PORTAADDR4
address_a[4] => ram_block1a154.PORTAADDR4
address_a[4] => ram_block1a155.PORTAADDR4
address_a[4] => ram_block1a156.PORTAADDR4
address_a[4] => ram_block1a157.PORTAADDR4
address_a[4] => ram_block1a158.PORTAADDR4
address_a[4] => ram_block1a159.PORTAADDR4
address_a[4] => ram_block1a160.PORTAADDR4
address_a[4] => ram_block1a161.PORTAADDR4
address_a[4] => ram_block1a162.PORTAADDR4
address_a[4] => ram_block1a163.PORTAADDR4
address_a[4] => ram_block1a164.PORTAADDR4
address_a[4] => ram_block1a165.PORTAADDR4
address_a[4] => ram_block1a166.PORTAADDR4
address_a[4] => ram_block1a167.PORTAADDR4
address_a[4] => ram_block1a168.PORTAADDR4
address_a[4] => ram_block1a169.PORTAADDR4
address_a[4] => ram_block1a170.PORTAADDR4
address_a[4] => ram_block1a171.PORTAADDR4
address_a[4] => ram_block1a172.PORTAADDR4
address_a[4] => ram_block1a173.PORTAADDR4
address_a[4] => ram_block1a174.PORTAADDR4
address_a[4] => ram_block1a175.PORTAADDR4
address_a[4] => ram_block1a176.PORTAADDR4
address_a[4] => ram_block1a177.PORTAADDR4
address_a[4] => ram_block1a178.PORTAADDR4
address_a[4] => ram_block1a179.PORTAADDR4
address_a[4] => ram_block1a180.PORTAADDR4
address_a[4] => ram_block1a181.PORTAADDR4
address_a[4] => ram_block1a182.PORTAADDR4
address_a[4] => ram_block1a183.PORTAADDR4
address_a[4] => ram_block1a184.PORTAADDR4
address_a[4] => ram_block1a185.PORTAADDR4
address_a[4] => ram_block1a186.PORTAADDR4
address_a[4] => ram_block1a187.PORTAADDR4
address_a[4] => ram_block1a188.PORTAADDR4
address_a[4] => ram_block1a189.PORTAADDR4
address_a[4] => ram_block1a190.PORTAADDR4
address_a[4] => ram_block1a191.PORTAADDR4
address_a[4] => ram_block1a192.PORTAADDR4
address_a[4] => ram_block1a193.PORTAADDR4
address_a[4] => ram_block1a194.PORTAADDR4
address_a[4] => ram_block1a195.PORTAADDR4
address_a[4] => ram_block1a196.PORTAADDR4
address_a[4] => ram_block1a197.PORTAADDR4
address_a[4] => ram_block1a198.PORTAADDR4
address_a[4] => ram_block1a199.PORTAADDR4
address_a[4] => ram_block1a200.PORTAADDR4
address_a[4] => ram_block1a201.PORTAADDR4
address_a[4] => ram_block1a202.PORTAADDR4
address_a[4] => ram_block1a203.PORTAADDR4
address_a[4] => ram_block1a204.PORTAADDR4
address_a[4] => ram_block1a205.PORTAADDR4
address_a[4] => ram_block1a206.PORTAADDR4
address_a[4] => ram_block1a207.PORTAADDR4
address_a[4] => ram_block1a208.PORTAADDR4
address_a[4] => ram_block1a209.PORTAADDR4
address_a[4] => ram_block1a210.PORTAADDR4
address_a[4] => ram_block1a211.PORTAADDR4
address_a[4] => ram_block1a212.PORTAADDR4
address_a[4] => ram_block1a213.PORTAADDR4
address_a[4] => ram_block1a214.PORTAADDR4
address_a[4] => ram_block1a215.PORTAADDR4
address_a[4] => ram_block1a216.PORTAADDR4
address_a[4] => ram_block1a217.PORTAADDR4
address_a[4] => ram_block1a218.PORTAADDR4
address_a[4] => ram_block1a219.PORTAADDR4
address_a[4] => ram_block1a220.PORTAADDR4
address_a[4] => ram_block1a221.PORTAADDR4
address_a[4] => ram_block1a222.PORTAADDR4
address_a[4] => ram_block1a223.PORTAADDR4
address_a[4] => ram_block1a224.PORTAADDR4
address_a[4] => ram_block1a225.PORTAADDR4
address_a[4] => ram_block1a226.PORTAADDR4
address_a[4] => ram_block1a227.PORTAADDR4
address_a[4] => ram_block1a228.PORTAADDR4
address_a[4] => ram_block1a229.PORTAADDR4
address_a[4] => ram_block1a230.PORTAADDR4
address_a[4] => ram_block1a231.PORTAADDR4
address_a[4] => ram_block1a232.PORTAADDR4
address_a[4] => ram_block1a233.PORTAADDR4
address_a[4] => ram_block1a234.PORTAADDR4
address_a[4] => ram_block1a235.PORTAADDR4
address_a[4] => ram_block1a236.PORTAADDR4
address_a[4] => ram_block1a237.PORTAADDR4
address_a[4] => ram_block1a238.PORTAADDR4
address_a[4] => ram_block1a239.PORTAADDR4
address_a[4] => ram_block1a240.PORTAADDR4
address_a[4] => ram_block1a241.PORTAADDR4
address_a[4] => ram_block1a242.PORTAADDR4
address_a[4] => ram_block1a243.PORTAADDR4
address_a[4] => ram_block1a244.PORTAADDR4
address_a[4] => ram_block1a245.PORTAADDR4
address_a[4] => ram_block1a246.PORTAADDR4
address_a[4] => ram_block1a247.PORTAADDR4
address_a[4] => ram_block1a248.PORTAADDR4
address_a[4] => ram_block1a249.PORTAADDR4
address_a[4] => ram_block1a250.PORTAADDR4
address_a[4] => ram_block1a251.PORTAADDR4
address_a[4] => ram_block1a252.PORTAADDR4
address_a[4] => ram_block1a253.PORTAADDR4
address_a[4] => ram_block1a254.PORTAADDR4
address_a[4] => ram_block1a255.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[5] => ram_block1a128.PORTAADDR5
address_a[5] => ram_block1a129.PORTAADDR5
address_a[5] => ram_block1a130.PORTAADDR5
address_a[5] => ram_block1a131.PORTAADDR5
address_a[5] => ram_block1a132.PORTAADDR5
address_a[5] => ram_block1a133.PORTAADDR5
address_a[5] => ram_block1a134.PORTAADDR5
address_a[5] => ram_block1a135.PORTAADDR5
address_a[5] => ram_block1a136.PORTAADDR5
address_a[5] => ram_block1a137.PORTAADDR5
address_a[5] => ram_block1a138.PORTAADDR5
address_a[5] => ram_block1a139.PORTAADDR5
address_a[5] => ram_block1a140.PORTAADDR5
address_a[5] => ram_block1a141.PORTAADDR5
address_a[5] => ram_block1a142.PORTAADDR5
address_a[5] => ram_block1a143.PORTAADDR5
address_a[5] => ram_block1a144.PORTAADDR5
address_a[5] => ram_block1a145.PORTAADDR5
address_a[5] => ram_block1a146.PORTAADDR5
address_a[5] => ram_block1a147.PORTAADDR5
address_a[5] => ram_block1a148.PORTAADDR5
address_a[5] => ram_block1a149.PORTAADDR5
address_a[5] => ram_block1a150.PORTAADDR5
address_a[5] => ram_block1a151.PORTAADDR5
address_a[5] => ram_block1a152.PORTAADDR5
address_a[5] => ram_block1a153.PORTAADDR5
address_a[5] => ram_block1a154.PORTAADDR5
address_a[5] => ram_block1a155.PORTAADDR5
address_a[5] => ram_block1a156.PORTAADDR5
address_a[5] => ram_block1a157.PORTAADDR5
address_a[5] => ram_block1a158.PORTAADDR5
address_a[5] => ram_block1a159.PORTAADDR5
address_a[5] => ram_block1a160.PORTAADDR5
address_a[5] => ram_block1a161.PORTAADDR5
address_a[5] => ram_block1a162.PORTAADDR5
address_a[5] => ram_block1a163.PORTAADDR5
address_a[5] => ram_block1a164.PORTAADDR5
address_a[5] => ram_block1a165.PORTAADDR5
address_a[5] => ram_block1a166.PORTAADDR5
address_a[5] => ram_block1a167.PORTAADDR5
address_a[5] => ram_block1a168.PORTAADDR5
address_a[5] => ram_block1a169.PORTAADDR5
address_a[5] => ram_block1a170.PORTAADDR5
address_a[5] => ram_block1a171.PORTAADDR5
address_a[5] => ram_block1a172.PORTAADDR5
address_a[5] => ram_block1a173.PORTAADDR5
address_a[5] => ram_block1a174.PORTAADDR5
address_a[5] => ram_block1a175.PORTAADDR5
address_a[5] => ram_block1a176.PORTAADDR5
address_a[5] => ram_block1a177.PORTAADDR5
address_a[5] => ram_block1a178.PORTAADDR5
address_a[5] => ram_block1a179.PORTAADDR5
address_a[5] => ram_block1a180.PORTAADDR5
address_a[5] => ram_block1a181.PORTAADDR5
address_a[5] => ram_block1a182.PORTAADDR5
address_a[5] => ram_block1a183.PORTAADDR5
address_a[5] => ram_block1a184.PORTAADDR5
address_a[5] => ram_block1a185.PORTAADDR5
address_a[5] => ram_block1a186.PORTAADDR5
address_a[5] => ram_block1a187.PORTAADDR5
address_a[5] => ram_block1a188.PORTAADDR5
address_a[5] => ram_block1a189.PORTAADDR5
address_a[5] => ram_block1a190.PORTAADDR5
address_a[5] => ram_block1a191.PORTAADDR5
address_a[5] => ram_block1a192.PORTAADDR5
address_a[5] => ram_block1a193.PORTAADDR5
address_a[5] => ram_block1a194.PORTAADDR5
address_a[5] => ram_block1a195.PORTAADDR5
address_a[5] => ram_block1a196.PORTAADDR5
address_a[5] => ram_block1a197.PORTAADDR5
address_a[5] => ram_block1a198.PORTAADDR5
address_a[5] => ram_block1a199.PORTAADDR5
address_a[5] => ram_block1a200.PORTAADDR5
address_a[5] => ram_block1a201.PORTAADDR5
address_a[5] => ram_block1a202.PORTAADDR5
address_a[5] => ram_block1a203.PORTAADDR5
address_a[5] => ram_block1a204.PORTAADDR5
address_a[5] => ram_block1a205.PORTAADDR5
address_a[5] => ram_block1a206.PORTAADDR5
address_a[5] => ram_block1a207.PORTAADDR5
address_a[5] => ram_block1a208.PORTAADDR5
address_a[5] => ram_block1a209.PORTAADDR5
address_a[5] => ram_block1a210.PORTAADDR5
address_a[5] => ram_block1a211.PORTAADDR5
address_a[5] => ram_block1a212.PORTAADDR5
address_a[5] => ram_block1a213.PORTAADDR5
address_a[5] => ram_block1a214.PORTAADDR5
address_a[5] => ram_block1a215.PORTAADDR5
address_a[5] => ram_block1a216.PORTAADDR5
address_a[5] => ram_block1a217.PORTAADDR5
address_a[5] => ram_block1a218.PORTAADDR5
address_a[5] => ram_block1a219.PORTAADDR5
address_a[5] => ram_block1a220.PORTAADDR5
address_a[5] => ram_block1a221.PORTAADDR5
address_a[5] => ram_block1a222.PORTAADDR5
address_a[5] => ram_block1a223.PORTAADDR5
address_a[5] => ram_block1a224.PORTAADDR5
address_a[5] => ram_block1a225.PORTAADDR5
address_a[5] => ram_block1a226.PORTAADDR5
address_a[5] => ram_block1a227.PORTAADDR5
address_a[5] => ram_block1a228.PORTAADDR5
address_a[5] => ram_block1a229.PORTAADDR5
address_a[5] => ram_block1a230.PORTAADDR5
address_a[5] => ram_block1a231.PORTAADDR5
address_a[5] => ram_block1a232.PORTAADDR5
address_a[5] => ram_block1a233.PORTAADDR5
address_a[5] => ram_block1a234.PORTAADDR5
address_a[5] => ram_block1a235.PORTAADDR5
address_a[5] => ram_block1a236.PORTAADDR5
address_a[5] => ram_block1a237.PORTAADDR5
address_a[5] => ram_block1a238.PORTAADDR5
address_a[5] => ram_block1a239.PORTAADDR5
address_a[5] => ram_block1a240.PORTAADDR5
address_a[5] => ram_block1a241.PORTAADDR5
address_a[5] => ram_block1a242.PORTAADDR5
address_a[5] => ram_block1a243.PORTAADDR5
address_a[5] => ram_block1a244.PORTAADDR5
address_a[5] => ram_block1a245.PORTAADDR5
address_a[5] => ram_block1a246.PORTAADDR5
address_a[5] => ram_block1a247.PORTAADDR5
address_a[5] => ram_block1a248.PORTAADDR5
address_a[5] => ram_block1a249.PORTAADDR5
address_a[5] => ram_block1a250.PORTAADDR5
address_a[5] => ram_block1a251.PORTAADDR5
address_a[5] => ram_block1a252.PORTAADDR5
address_a[5] => ram_block1a253.PORTAADDR5
address_a[5] => ram_block1a254.PORTAADDR5
address_a[5] => ram_block1a255.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[6] => ram_block1a128.PORTAADDR6
address_a[6] => ram_block1a129.PORTAADDR6
address_a[6] => ram_block1a130.PORTAADDR6
address_a[6] => ram_block1a131.PORTAADDR6
address_a[6] => ram_block1a132.PORTAADDR6
address_a[6] => ram_block1a133.PORTAADDR6
address_a[6] => ram_block1a134.PORTAADDR6
address_a[6] => ram_block1a135.PORTAADDR6
address_a[6] => ram_block1a136.PORTAADDR6
address_a[6] => ram_block1a137.PORTAADDR6
address_a[6] => ram_block1a138.PORTAADDR6
address_a[6] => ram_block1a139.PORTAADDR6
address_a[6] => ram_block1a140.PORTAADDR6
address_a[6] => ram_block1a141.PORTAADDR6
address_a[6] => ram_block1a142.PORTAADDR6
address_a[6] => ram_block1a143.PORTAADDR6
address_a[6] => ram_block1a144.PORTAADDR6
address_a[6] => ram_block1a145.PORTAADDR6
address_a[6] => ram_block1a146.PORTAADDR6
address_a[6] => ram_block1a147.PORTAADDR6
address_a[6] => ram_block1a148.PORTAADDR6
address_a[6] => ram_block1a149.PORTAADDR6
address_a[6] => ram_block1a150.PORTAADDR6
address_a[6] => ram_block1a151.PORTAADDR6
address_a[6] => ram_block1a152.PORTAADDR6
address_a[6] => ram_block1a153.PORTAADDR6
address_a[6] => ram_block1a154.PORTAADDR6
address_a[6] => ram_block1a155.PORTAADDR6
address_a[6] => ram_block1a156.PORTAADDR6
address_a[6] => ram_block1a157.PORTAADDR6
address_a[6] => ram_block1a158.PORTAADDR6
address_a[6] => ram_block1a159.PORTAADDR6
address_a[6] => ram_block1a160.PORTAADDR6
address_a[6] => ram_block1a161.PORTAADDR6
address_a[6] => ram_block1a162.PORTAADDR6
address_a[6] => ram_block1a163.PORTAADDR6
address_a[6] => ram_block1a164.PORTAADDR6
address_a[6] => ram_block1a165.PORTAADDR6
address_a[6] => ram_block1a166.PORTAADDR6
address_a[6] => ram_block1a167.PORTAADDR6
address_a[6] => ram_block1a168.PORTAADDR6
address_a[6] => ram_block1a169.PORTAADDR6
address_a[6] => ram_block1a170.PORTAADDR6
address_a[6] => ram_block1a171.PORTAADDR6
address_a[6] => ram_block1a172.PORTAADDR6
address_a[6] => ram_block1a173.PORTAADDR6
address_a[6] => ram_block1a174.PORTAADDR6
address_a[6] => ram_block1a175.PORTAADDR6
address_a[6] => ram_block1a176.PORTAADDR6
address_a[6] => ram_block1a177.PORTAADDR6
address_a[6] => ram_block1a178.PORTAADDR6
address_a[6] => ram_block1a179.PORTAADDR6
address_a[6] => ram_block1a180.PORTAADDR6
address_a[6] => ram_block1a181.PORTAADDR6
address_a[6] => ram_block1a182.PORTAADDR6
address_a[6] => ram_block1a183.PORTAADDR6
address_a[6] => ram_block1a184.PORTAADDR6
address_a[6] => ram_block1a185.PORTAADDR6
address_a[6] => ram_block1a186.PORTAADDR6
address_a[6] => ram_block1a187.PORTAADDR6
address_a[6] => ram_block1a188.PORTAADDR6
address_a[6] => ram_block1a189.PORTAADDR6
address_a[6] => ram_block1a190.PORTAADDR6
address_a[6] => ram_block1a191.PORTAADDR6
address_a[6] => ram_block1a192.PORTAADDR6
address_a[6] => ram_block1a193.PORTAADDR6
address_a[6] => ram_block1a194.PORTAADDR6
address_a[6] => ram_block1a195.PORTAADDR6
address_a[6] => ram_block1a196.PORTAADDR6
address_a[6] => ram_block1a197.PORTAADDR6
address_a[6] => ram_block1a198.PORTAADDR6
address_a[6] => ram_block1a199.PORTAADDR6
address_a[6] => ram_block1a200.PORTAADDR6
address_a[6] => ram_block1a201.PORTAADDR6
address_a[6] => ram_block1a202.PORTAADDR6
address_a[6] => ram_block1a203.PORTAADDR6
address_a[6] => ram_block1a204.PORTAADDR6
address_a[6] => ram_block1a205.PORTAADDR6
address_a[6] => ram_block1a206.PORTAADDR6
address_a[6] => ram_block1a207.PORTAADDR6
address_a[6] => ram_block1a208.PORTAADDR6
address_a[6] => ram_block1a209.PORTAADDR6
address_a[6] => ram_block1a210.PORTAADDR6
address_a[6] => ram_block1a211.PORTAADDR6
address_a[6] => ram_block1a212.PORTAADDR6
address_a[6] => ram_block1a213.PORTAADDR6
address_a[6] => ram_block1a214.PORTAADDR6
address_a[6] => ram_block1a215.PORTAADDR6
address_a[6] => ram_block1a216.PORTAADDR6
address_a[6] => ram_block1a217.PORTAADDR6
address_a[6] => ram_block1a218.PORTAADDR6
address_a[6] => ram_block1a219.PORTAADDR6
address_a[6] => ram_block1a220.PORTAADDR6
address_a[6] => ram_block1a221.PORTAADDR6
address_a[6] => ram_block1a222.PORTAADDR6
address_a[6] => ram_block1a223.PORTAADDR6
address_a[6] => ram_block1a224.PORTAADDR6
address_a[6] => ram_block1a225.PORTAADDR6
address_a[6] => ram_block1a226.PORTAADDR6
address_a[6] => ram_block1a227.PORTAADDR6
address_a[6] => ram_block1a228.PORTAADDR6
address_a[6] => ram_block1a229.PORTAADDR6
address_a[6] => ram_block1a230.PORTAADDR6
address_a[6] => ram_block1a231.PORTAADDR6
address_a[6] => ram_block1a232.PORTAADDR6
address_a[6] => ram_block1a233.PORTAADDR6
address_a[6] => ram_block1a234.PORTAADDR6
address_a[6] => ram_block1a235.PORTAADDR6
address_a[6] => ram_block1a236.PORTAADDR6
address_a[6] => ram_block1a237.PORTAADDR6
address_a[6] => ram_block1a238.PORTAADDR6
address_a[6] => ram_block1a239.PORTAADDR6
address_a[6] => ram_block1a240.PORTAADDR6
address_a[6] => ram_block1a241.PORTAADDR6
address_a[6] => ram_block1a242.PORTAADDR6
address_a[6] => ram_block1a243.PORTAADDR6
address_a[6] => ram_block1a244.PORTAADDR6
address_a[6] => ram_block1a245.PORTAADDR6
address_a[6] => ram_block1a246.PORTAADDR6
address_a[6] => ram_block1a247.PORTAADDR6
address_a[6] => ram_block1a248.PORTAADDR6
address_a[6] => ram_block1a249.PORTAADDR6
address_a[6] => ram_block1a250.PORTAADDR6
address_a[6] => ram_block1a251.PORTAADDR6
address_a[6] => ram_block1a252.PORTAADDR6
address_a[6] => ram_block1a253.PORTAADDR6
address_a[6] => ram_block1a254.PORTAADDR6
address_a[6] => ram_block1a255.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
address_a[7] => ram_block1a128.PORTAADDR7
address_a[7] => ram_block1a129.PORTAADDR7
address_a[7] => ram_block1a130.PORTAADDR7
address_a[7] => ram_block1a131.PORTAADDR7
address_a[7] => ram_block1a132.PORTAADDR7
address_a[7] => ram_block1a133.PORTAADDR7
address_a[7] => ram_block1a134.PORTAADDR7
address_a[7] => ram_block1a135.PORTAADDR7
address_a[7] => ram_block1a136.PORTAADDR7
address_a[7] => ram_block1a137.PORTAADDR7
address_a[7] => ram_block1a138.PORTAADDR7
address_a[7] => ram_block1a139.PORTAADDR7
address_a[7] => ram_block1a140.PORTAADDR7
address_a[7] => ram_block1a141.PORTAADDR7
address_a[7] => ram_block1a142.PORTAADDR7
address_a[7] => ram_block1a143.PORTAADDR7
address_a[7] => ram_block1a144.PORTAADDR7
address_a[7] => ram_block1a145.PORTAADDR7
address_a[7] => ram_block1a146.PORTAADDR7
address_a[7] => ram_block1a147.PORTAADDR7
address_a[7] => ram_block1a148.PORTAADDR7
address_a[7] => ram_block1a149.PORTAADDR7
address_a[7] => ram_block1a150.PORTAADDR7
address_a[7] => ram_block1a151.PORTAADDR7
address_a[7] => ram_block1a152.PORTAADDR7
address_a[7] => ram_block1a153.PORTAADDR7
address_a[7] => ram_block1a154.PORTAADDR7
address_a[7] => ram_block1a155.PORTAADDR7
address_a[7] => ram_block1a156.PORTAADDR7
address_a[7] => ram_block1a157.PORTAADDR7
address_a[7] => ram_block1a158.PORTAADDR7
address_a[7] => ram_block1a159.PORTAADDR7
address_a[7] => ram_block1a160.PORTAADDR7
address_a[7] => ram_block1a161.PORTAADDR7
address_a[7] => ram_block1a162.PORTAADDR7
address_a[7] => ram_block1a163.PORTAADDR7
address_a[7] => ram_block1a164.PORTAADDR7
address_a[7] => ram_block1a165.PORTAADDR7
address_a[7] => ram_block1a166.PORTAADDR7
address_a[7] => ram_block1a167.PORTAADDR7
address_a[7] => ram_block1a168.PORTAADDR7
address_a[7] => ram_block1a169.PORTAADDR7
address_a[7] => ram_block1a170.PORTAADDR7
address_a[7] => ram_block1a171.PORTAADDR7
address_a[7] => ram_block1a172.PORTAADDR7
address_a[7] => ram_block1a173.PORTAADDR7
address_a[7] => ram_block1a174.PORTAADDR7
address_a[7] => ram_block1a175.PORTAADDR7
address_a[7] => ram_block1a176.PORTAADDR7
address_a[7] => ram_block1a177.PORTAADDR7
address_a[7] => ram_block1a178.PORTAADDR7
address_a[7] => ram_block1a179.PORTAADDR7
address_a[7] => ram_block1a180.PORTAADDR7
address_a[7] => ram_block1a181.PORTAADDR7
address_a[7] => ram_block1a182.PORTAADDR7
address_a[7] => ram_block1a183.PORTAADDR7
address_a[7] => ram_block1a184.PORTAADDR7
address_a[7] => ram_block1a185.PORTAADDR7
address_a[7] => ram_block1a186.PORTAADDR7
address_a[7] => ram_block1a187.PORTAADDR7
address_a[7] => ram_block1a188.PORTAADDR7
address_a[7] => ram_block1a189.PORTAADDR7
address_a[7] => ram_block1a190.PORTAADDR7
address_a[7] => ram_block1a191.PORTAADDR7
address_a[7] => ram_block1a192.PORTAADDR7
address_a[7] => ram_block1a193.PORTAADDR7
address_a[7] => ram_block1a194.PORTAADDR7
address_a[7] => ram_block1a195.PORTAADDR7
address_a[7] => ram_block1a196.PORTAADDR7
address_a[7] => ram_block1a197.PORTAADDR7
address_a[7] => ram_block1a198.PORTAADDR7
address_a[7] => ram_block1a199.PORTAADDR7
address_a[7] => ram_block1a200.PORTAADDR7
address_a[7] => ram_block1a201.PORTAADDR7
address_a[7] => ram_block1a202.PORTAADDR7
address_a[7] => ram_block1a203.PORTAADDR7
address_a[7] => ram_block1a204.PORTAADDR7
address_a[7] => ram_block1a205.PORTAADDR7
address_a[7] => ram_block1a206.PORTAADDR7
address_a[7] => ram_block1a207.PORTAADDR7
address_a[7] => ram_block1a208.PORTAADDR7
address_a[7] => ram_block1a209.PORTAADDR7
address_a[7] => ram_block1a210.PORTAADDR7
address_a[7] => ram_block1a211.PORTAADDR7
address_a[7] => ram_block1a212.PORTAADDR7
address_a[7] => ram_block1a213.PORTAADDR7
address_a[7] => ram_block1a214.PORTAADDR7
address_a[7] => ram_block1a215.PORTAADDR7
address_a[7] => ram_block1a216.PORTAADDR7
address_a[7] => ram_block1a217.PORTAADDR7
address_a[7] => ram_block1a218.PORTAADDR7
address_a[7] => ram_block1a219.PORTAADDR7
address_a[7] => ram_block1a220.PORTAADDR7
address_a[7] => ram_block1a221.PORTAADDR7
address_a[7] => ram_block1a222.PORTAADDR7
address_a[7] => ram_block1a223.PORTAADDR7
address_a[7] => ram_block1a224.PORTAADDR7
address_a[7] => ram_block1a225.PORTAADDR7
address_a[7] => ram_block1a226.PORTAADDR7
address_a[7] => ram_block1a227.PORTAADDR7
address_a[7] => ram_block1a228.PORTAADDR7
address_a[7] => ram_block1a229.PORTAADDR7
address_a[7] => ram_block1a230.PORTAADDR7
address_a[7] => ram_block1a231.PORTAADDR7
address_a[7] => ram_block1a232.PORTAADDR7
address_a[7] => ram_block1a233.PORTAADDR7
address_a[7] => ram_block1a234.PORTAADDR7
address_a[7] => ram_block1a235.PORTAADDR7
address_a[7] => ram_block1a236.PORTAADDR7
address_a[7] => ram_block1a237.PORTAADDR7
address_a[7] => ram_block1a238.PORTAADDR7
address_a[7] => ram_block1a239.PORTAADDR7
address_a[7] => ram_block1a240.PORTAADDR7
address_a[7] => ram_block1a241.PORTAADDR7
address_a[7] => ram_block1a242.PORTAADDR7
address_a[7] => ram_block1a243.PORTAADDR7
address_a[7] => ram_block1a244.PORTAADDR7
address_a[7] => ram_block1a245.PORTAADDR7
address_a[7] => ram_block1a246.PORTAADDR7
address_a[7] => ram_block1a247.PORTAADDR7
address_a[7] => ram_block1a248.PORTAADDR7
address_a[7] => ram_block1a249.PORTAADDR7
address_a[7] => ram_block1a250.PORTAADDR7
address_a[7] => ram_block1a251.PORTAADDR7
address_a[7] => ram_block1a252.PORTAADDR7
address_a[7] => ram_block1a253.PORTAADDR7
address_a[7] => ram_block1a254.PORTAADDR7
address_a[7] => ram_block1a255.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[8] => ram_block1a114.PORTAADDR8
address_a[8] => ram_block1a115.PORTAADDR8
address_a[8] => ram_block1a116.PORTAADDR8
address_a[8] => ram_block1a117.PORTAADDR8
address_a[8] => ram_block1a118.PORTAADDR8
address_a[8] => ram_block1a119.PORTAADDR8
address_a[8] => ram_block1a120.PORTAADDR8
address_a[8] => ram_block1a121.PORTAADDR8
address_a[8] => ram_block1a122.PORTAADDR8
address_a[8] => ram_block1a123.PORTAADDR8
address_a[8] => ram_block1a124.PORTAADDR8
address_a[8] => ram_block1a125.PORTAADDR8
address_a[8] => ram_block1a126.PORTAADDR8
address_a[8] => ram_block1a127.PORTAADDR8
address_a[8] => ram_block1a128.PORTAADDR8
address_a[8] => ram_block1a129.PORTAADDR8
address_a[8] => ram_block1a130.PORTAADDR8
address_a[8] => ram_block1a131.PORTAADDR8
address_a[8] => ram_block1a132.PORTAADDR8
address_a[8] => ram_block1a133.PORTAADDR8
address_a[8] => ram_block1a134.PORTAADDR8
address_a[8] => ram_block1a135.PORTAADDR8
address_a[8] => ram_block1a136.PORTAADDR8
address_a[8] => ram_block1a137.PORTAADDR8
address_a[8] => ram_block1a138.PORTAADDR8
address_a[8] => ram_block1a139.PORTAADDR8
address_a[8] => ram_block1a140.PORTAADDR8
address_a[8] => ram_block1a141.PORTAADDR8
address_a[8] => ram_block1a142.PORTAADDR8
address_a[8] => ram_block1a143.PORTAADDR8
address_a[8] => ram_block1a144.PORTAADDR8
address_a[8] => ram_block1a145.PORTAADDR8
address_a[8] => ram_block1a146.PORTAADDR8
address_a[8] => ram_block1a147.PORTAADDR8
address_a[8] => ram_block1a148.PORTAADDR8
address_a[8] => ram_block1a149.PORTAADDR8
address_a[8] => ram_block1a150.PORTAADDR8
address_a[8] => ram_block1a151.PORTAADDR8
address_a[8] => ram_block1a152.PORTAADDR8
address_a[8] => ram_block1a153.PORTAADDR8
address_a[8] => ram_block1a154.PORTAADDR8
address_a[8] => ram_block1a155.PORTAADDR8
address_a[8] => ram_block1a156.PORTAADDR8
address_a[8] => ram_block1a157.PORTAADDR8
address_a[8] => ram_block1a158.PORTAADDR8
address_a[8] => ram_block1a159.PORTAADDR8
address_a[8] => ram_block1a160.PORTAADDR8
address_a[8] => ram_block1a161.PORTAADDR8
address_a[8] => ram_block1a162.PORTAADDR8
address_a[8] => ram_block1a163.PORTAADDR8
address_a[8] => ram_block1a164.PORTAADDR8
address_a[8] => ram_block1a165.PORTAADDR8
address_a[8] => ram_block1a166.PORTAADDR8
address_a[8] => ram_block1a167.PORTAADDR8
address_a[8] => ram_block1a168.PORTAADDR8
address_a[8] => ram_block1a169.PORTAADDR8
address_a[8] => ram_block1a170.PORTAADDR8
address_a[8] => ram_block1a171.PORTAADDR8
address_a[8] => ram_block1a172.PORTAADDR8
address_a[8] => ram_block1a173.PORTAADDR8
address_a[8] => ram_block1a174.PORTAADDR8
address_a[8] => ram_block1a175.PORTAADDR8
address_a[8] => ram_block1a176.PORTAADDR8
address_a[8] => ram_block1a177.PORTAADDR8
address_a[8] => ram_block1a178.PORTAADDR8
address_a[8] => ram_block1a179.PORTAADDR8
address_a[8] => ram_block1a180.PORTAADDR8
address_a[8] => ram_block1a181.PORTAADDR8
address_a[8] => ram_block1a182.PORTAADDR8
address_a[8] => ram_block1a183.PORTAADDR8
address_a[8] => ram_block1a184.PORTAADDR8
address_a[8] => ram_block1a185.PORTAADDR8
address_a[8] => ram_block1a186.PORTAADDR8
address_a[8] => ram_block1a187.PORTAADDR8
address_a[8] => ram_block1a188.PORTAADDR8
address_a[8] => ram_block1a189.PORTAADDR8
address_a[8] => ram_block1a190.PORTAADDR8
address_a[8] => ram_block1a191.PORTAADDR8
address_a[8] => ram_block1a192.PORTAADDR8
address_a[8] => ram_block1a193.PORTAADDR8
address_a[8] => ram_block1a194.PORTAADDR8
address_a[8] => ram_block1a195.PORTAADDR8
address_a[8] => ram_block1a196.PORTAADDR8
address_a[8] => ram_block1a197.PORTAADDR8
address_a[8] => ram_block1a198.PORTAADDR8
address_a[8] => ram_block1a199.PORTAADDR8
address_a[8] => ram_block1a200.PORTAADDR8
address_a[8] => ram_block1a201.PORTAADDR8
address_a[8] => ram_block1a202.PORTAADDR8
address_a[8] => ram_block1a203.PORTAADDR8
address_a[8] => ram_block1a204.PORTAADDR8
address_a[8] => ram_block1a205.PORTAADDR8
address_a[8] => ram_block1a206.PORTAADDR8
address_a[8] => ram_block1a207.PORTAADDR8
address_a[8] => ram_block1a208.PORTAADDR8
address_a[8] => ram_block1a209.PORTAADDR8
address_a[8] => ram_block1a210.PORTAADDR8
address_a[8] => ram_block1a211.PORTAADDR8
address_a[8] => ram_block1a212.PORTAADDR8
address_a[8] => ram_block1a213.PORTAADDR8
address_a[8] => ram_block1a214.PORTAADDR8
address_a[8] => ram_block1a215.PORTAADDR8
address_a[8] => ram_block1a216.PORTAADDR8
address_a[8] => ram_block1a217.PORTAADDR8
address_a[8] => ram_block1a218.PORTAADDR8
address_a[8] => ram_block1a219.PORTAADDR8
address_a[8] => ram_block1a220.PORTAADDR8
address_a[8] => ram_block1a221.PORTAADDR8
address_a[8] => ram_block1a222.PORTAADDR8
address_a[8] => ram_block1a223.PORTAADDR8
address_a[8] => ram_block1a224.PORTAADDR8
address_a[8] => ram_block1a225.PORTAADDR8
address_a[8] => ram_block1a226.PORTAADDR8
address_a[8] => ram_block1a227.PORTAADDR8
address_a[8] => ram_block1a228.PORTAADDR8
address_a[8] => ram_block1a229.PORTAADDR8
address_a[8] => ram_block1a230.PORTAADDR8
address_a[8] => ram_block1a231.PORTAADDR8
address_a[8] => ram_block1a232.PORTAADDR8
address_a[8] => ram_block1a233.PORTAADDR8
address_a[8] => ram_block1a234.PORTAADDR8
address_a[8] => ram_block1a235.PORTAADDR8
address_a[8] => ram_block1a236.PORTAADDR8
address_a[8] => ram_block1a237.PORTAADDR8
address_a[8] => ram_block1a238.PORTAADDR8
address_a[8] => ram_block1a239.PORTAADDR8
address_a[8] => ram_block1a240.PORTAADDR8
address_a[8] => ram_block1a241.PORTAADDR8
address_a[8] => ram_block1a242.PORTAADDR8
address_a[8] => ram_block1a243.PORTAADDR8
address_a[8] => ram_block1a244.PORTAADDR8
address_a[8] => ram_block1a245.PORTAADDR8
address_a[8] => ram_block1a246.PORTAADDR8
address_a[8] => ram_block1a247.PORTAADDR8
address_a[8] => ram_block1a248.PORTAADDR8
address_a[8] => ram_block1a249.PORTAADDR8
address_a[8] => ram_block1a250.PORTAADDR8
address_a[8] => ram_block1a251.PORTAADDR8
address_a[8] => ram_block1a252.PORTAADDR8
address_a[8] => ram_block1a253.PORTAADDR8
address_a[8] => ram_block1a254.PORTAADDR8
address_a[8] => ram_block1a255.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[9] => ram_block1a96.PORTAADDR9
address_a[9] => ram_block1a97.PORTAADDR9
address_a[9] => ram_block1a98.PORTAADDR9
address_a[9] => ram_block1a99.PORTAADDR9
address_a[9] => ram_block1a100.PORTAADDR9
address_a[9] => ram_block1a101.PORTAADDR9
address_a[9] => ram_block1a102.PORTAADDR9
address_a[9] => ram_block1a103.PORTAADDR9
address_a[9] => ram_block1a104.PORTAADDR9
address_a[9] => ram_block1a105.PORTAADDR9
address_a[9] => ram_block1a106.PORTAADDR9
address_a[9] => ram_block1a107.PORTAADDR9
address_a[9] => ram_block1a108.PORTAADDR9
address_a[9] => ram_block1a109.PORTAADDR9
address_a[9] => ram_block1a110.PORTAADDR9
address_a[9] => ram_block1a111.PORTAADDR9
address_a[9] => ram_block1a112.PORTAADDR9
address_a[9] => ram_block1a113.PORTAADDR9
address_a[9] => ram_block1a114.PORTAADDR9
address_a[9] => ram_block1a115.PORTAADDR9
address_a[9] => ram_block1a116.PORTAADDR9
address_a[9] => ram_block1a117.PORTAADDR9
address_a[9] => ram_block1a118.PORTAADDR9
address_a[9] => ram_block1a119.PORTAADDR9
address_a[9] => ram_block1a120.PORTAADDR9
address_a[9] => ram_block1a121.PORTAADDR9
address_a[9] => ram_block1a122.PORTAADDR9
address_a[9] => ram_block1a123.PORTAADDR9
address_a[9] => ram_block1a124.PORTAADDR9
address_a[9] => ram_block1a125.PORTAADDR9
address_a[9] => ram_block1a126.PORTAADDR9
address_a[9] => ram_block1a127.PORTAADDR9
address_a[9] => ram_block1a128.PORTAADDR9
address_a[9] => ram_block1a129.PORTAADDR9
address_a[9] => ram_block1a130.PORTAADDR9
address_a[9] => ram_block1a131.PORTAADDR9
address_a[9] => ram_block1a132.PORTAADDR9
address_a[9] => ram_block1a133.PORTAADDR9
address_a[9] => ram_block1a134.PORTAADDR9
address_a[9] => ram_block1a135.PORTAADDR9
address_a[9] => ram_block1a136.PORTAADDR9
address_a[9] => ram_block1a137.PORTAADDR9
address_a[9] => ram_block1a138.PORTAADDR9
address_a[9] => ram_block1a139.PORTAADDR9
address_a[9] => ram_block1a140.PORTAADDR9
address_a[9] => ram_block1a141.PORTAADDR9
address_a[9] => ram_block1a142.PORTAADDR9
address_a[9] => ram_block1a143.PORTAADDR9
address_a[9] => ram_block1a144.PORTAADDR9
address_a[9] => ram_block1a145.PORTAADDR9
address_a[9] => ram_block1a146.PORTAADDR9
address_a[9] => ram_block1a147.PORTAADDR9
address_a[9] => ram_block1a148.PORTAADDR9
address_a[9] => ram_block1a149.PORTAADDR9
address_a[9] => ram_block1a150.PORTAADDR9
address_a[9] => ram_block1a151.PORTAADDR9
address_a[9] => ram_block1a152.PORTAADDR9
address_a[9] => ram_block1a153.PORTAADDR9
address_a[9] => ram_block1a154.PORTAADDR9
address_a[9] => ram_block1a155.PORTAADDR9
address_a[9] => ram_block1a156.PORTAADDR9
address_a[9] => ram_block1a157.PORTAADDR9
address_a[9] => ram_block1a158.PORTAADDR9
address_a[9] => ram_block1a159.PORTAADDR9
address_a[9] => ram_block1a160.PORTAADDR9
address_a[9] => ram_block1a161.PORTAADDR9
address_a[9] => ram_block1a162.PORTAADDR9
address_a[9] => ram_block1a163.PORTAADDR9
address_a[9] => ram_block1a164.PORTAADDR9
address_a[9] => ram_block1a165.PORTAADDR9
address_a[9] => ram_block1a166.PORTAADDR9
address_a[9] => ram_block1a167.PORTAADDR9
address_a[9] => ram_block1a168.PORTAADDR9
address_a[9] => ram_block1a169.PORTAADDR9
address_a[9] => ram_block1a170.PORTAADDR9
address_a[9] => ram_block1a171.PORTAADDR9
address_a[9] => ram_block1a172.PORTAADDR9
address_a[9] => ram_block1a173.PORTAADDR9
address_a[9] => ram_block1a174.PORTAADDR9
address_a[9] => ram_block1a175.PORTAADDR9
address_a[9] => ram_block1a176.PORTAADDR9
address_a[9] => ram_block1a177.PORTAADDR9
address_a[9] => ram_block1a178.PORTAADDR9
address_a[9] => ram_block1a179.PORTAADDR9
address_a[9] => ram_block1a180.PORTAADDR9
address_a[9] => ram_block1a181.PORTAADDR9
address_a[9] => ram_block1a182.PORTAADDR9
address_a[9] => ram_block1a183.PORTAADDR9
address_a[9] => ram_block1a184.PORTAADDR9
address_a[9] => ram_block1a185.PORTAADDR9
address_a[9] => ram_block1a186.PORTAADDR9
address_a[9] => ram_block1a187.PORTAADDR9
address_a[9] => ram_block1a188.PORTAADDR9
address_a[9] => ram_block1a189.PORTAADDR9
address_a[9] => ram_block1a190.PORTAADDR9
address_a[9] => ram_block1a191.PORTAADDR9
address_a[9] => ram_block1a192.PORTAADDR9
address_a[9] => ram_block1a193.PORTAADDR9
address_a[9] => ram_block1a194.PORTAADDR9
address_a[9] => ram_block1a195.PORTAADDR9
address_a[9] => ram_block1a196.PORTAADDR9
address_a[9] => ram_block1a197.PORTAADDR9
address_a[9] => ram_block1a198.PORTAADDR9
address_a[9] => ram_block1a199.PORTAADDR9
address_a[9] => ram_block1a200.PORTAADDR9
address_a[9] => ram_block1a201.PORTAADDR9
address_a[9] => ram_block1a202.PORTAADDR9
address_a[9] => ram_block1a203.PORTAADDR9
address_a[9] => ram_block1a204.PORTAADDR9
address_a[9] => ram_block1a205.PORTAADDR9
address_a[9] => ram_block1a206.PORTAADDR9
address_a[9] => ram_block1a207.PORTAADDR9
address_a[9] => ram_block1a208.PORTAADDR9
address_a[9] => ram_block1a209.PORTAADDR9
address_a[9] => ram_block1a210.PORTAADDR9
address_a[9] => ram_block1a211.PORTAADDR9
address_a[9] => ram_block1a212.PORTAADDR9
address_a[9] => ram_block1a213.PORTAADDR9
address_a[9] => ram_block1a214.PORTAADDR9
address_a[9] => ram_block1a215.PORTAADDR9
address_a[9] => ram_block1a216.PORTAADDR9
address_a[9] => ram_block1a217.PORTAADDR9
address_a[9] => ram_block1a218.PORTAADDR9
address_a[9] => ram_block1a219.PORTAADDR9
address_a[9] => ram_block1a220.PORTAADDR9
address_a[9] => ram_block1a221.PORTAADDR9
address_a[9] => ram_block1a222.PORTAADDR9
address_a[9] => ram_block1a223.PORTAADDR9
address_a[9] => ram_block1a224.PORTAADDR9
address_a[9] => ram_block1a225.PORTAADDR9
address_a[9] => ram_block1a226.PORTAADDR9
address_a[9] => ram_block1a227.PORTAADDR9
address_a[9] => ram_block1a228.PORTAADDR9
address_a[9] => ram_block1a229.PORTAADDR9
address_a[9] => ram_block1a230.PORTAADDR9
address_a[9] => ram_block1a231.PORTAADDR9
address_a[9] => ram_block1a232.PORTAADDR9
address_a[9] => ram_block1a233.PORTAADDR9
address_a[9] => ram_block1a234.PORTAADDR9
address_a[9] => ram_block1a235.PORTAADDR9
address_a[9] => ram_block1a236.PORTAADDR9
address_a[9] => ram_block1a237.PORTAADDR9
address_a[9] => ram_block1a238.PORTAADDR9
address_a[9] => ram_block1a239.PORTAADDR9
address_a[9] => ram_block1a240.PORTAADDR9
address_a[9] => ram_block1a241.PORTAADDR9
address_a[9] => ram_block1a242.PORTAADDR9
address_a[9] => ram_block1a243.PORTAADDR9
address_a[9] => ram_block1a244.PORTAADDR9
address_a[9] => ram_block1a245.PORTAADDR9
address_a[9] => ram_block1a246.PORTAADDR9
address_a[9] => ram_block1a247.PORTAADDR9
address_a[9] => ram_block1a248.PORTAADDR9
address_a[9] => ram_block1a249.PORTAADDR9
address_a[9] => ram_block1a250.PORTAADDR9
address_a[9] => ram_block1a251.PORTAADDR9
address_a[9] => ram_block1a252.PORTAADDR9
address_a[9] => ram_block1a253.PORTAADDR9
address_a[9] => ram_block1a254.PORTAADDR9
address_a[9] => ram_block1a255.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[10] => ram_block1a96.PORTAADDR10
address_a[10] => ram_block1a97.PORTAADDR10
address_a[10] => ram_block1a98.PORTAADDR10
address_a[10] => ram_block1a99.PORTAADDR10
address_a[10] => ram_block1a100.PORTAADDR10
address_a[10] => ram_block1a101.PORTAADDR10
address_a[10] => ram_block1a102.PORTAADDR10
address_a[10] => ram_block1a103.PORTAADDR10
address_a[10] => ram_block1a104.PORTAADDR10
address_a[10] => ram_block1a105.PORTAADDR10
address_a[10] => ram_block1a106.PORTAADDR10
address_a[10] => ram_block1a107.PORTAADDR10
address_a[10] => ram_block1a108.PORTAADDR10
address_a[10] => ram_block1a109.PORTAADDR10
address_a[10] => ram_block1a110.PORTAADDR10
address_a[10] => ram_block1a111.PORTAADDR10
address_a[10] => ram_block1a112.PORTAADDR10
address_a[10] => ram_block1a113.PORTAADDR10
address_a[10] => ram_block1a114.PORTAADDR10
address_a[10] => ram_block1a115.PORTAADDR10
address_a[10] => ram_block1a116.PORTAADDR10
address_a[10] => ram_block1a117.PORTAADDR10
address_a[10] => ram_block1a118.PORTAADDR10
address_a[10] => ram_block1a119.PORTAADDR10
address_a[10] => ram_block1a120.PORTAADDR10
address_a[10] => ram_block1a121.PORTAADDR10
address_a[10] => ram_block1a122.PORTAADDR10
address_a[10] => ram_block1a123.PORTAADDR10
address_a[10] => ram_block1a124.PORTAADDR10
address_a[10] => ram_block1a125.PORTAADDR10
address_a[10] => ram_block1a126.PORTAADDR10
address_a[10] => ram_block1a127.PORTAADDR10
address_a[10] => ram_block1a128.PORTAADDR10
address_a[10] => ram_block1a129.PORTAADDR10
address_a[10] => ram_block1a130.PORTAADDR10
address_a[10] => ram_block1a131.PORTAADDR10
address_a[10] => ram_block1a132.PORTAADDR10
address_a[10] => ram_block1a133.PORTAADDR10
address_a[10] => ram_block1a134.PORTAADDR10
address_a[10] => ram_block1a135.PORTAADDR10
address_a[10] => ram_block1a136.PORTAADDR10
address_a[10] => ram_block1a137.PORTAADDR10
address_a[10] => ram_block1a138.PORTAADDR10
address_a[10] => ram_block1a139.PORTAADDR10
address_a[10] => ram_block1a140.PORTAADDR10
address_a[10] => ram_block1a141.PORTAADDR10
address_a[10] => ram_block1a142.PORTAADDR10
address_a[10] => ram_block1a143.PORTAADDR10
address_a[10] => ram_block1a144.PORTAADDR10
address_a[10] => ram_block1a145.PORTAADDR10
address_a[10] => ram_block1a146.PORTAADDR10
address_a[10] => ram_block1a147.PORTAADDR10
address_a[10] => ram_block1a148.PORTAADDR10
address_a[10] => ram_block1a149.PORTAADDR10
address_a[10] => ram_block1a150.PORTAADDR10
address_a[10] => ram_block1a151.PORTAADDR10
address_a[10] => ram_block1a152.PORTAADDR10
address_a[10] => ram_block1a153.PORTAADDR10
address_a[10] => ram_block1a154.PORTAADDR10
address_a[10] => ram_block1a155.PORTAADDR10
address_a[10] => ram_block1a156.PORTAADDR10
address_a[10] => ram_block1a157.PORTAADDR10
address_a[10] => ram_block1a158.PORTAADDR10
address_a[10] => ram_block1a159.PORTAADDR10
address_a[10] => ram_block1a160.PORTAADDR10
address_a[10] => ram_block1a161.PORTAADDR10
address_a[10] => ram_block1a162.PORTAADDR10
address_a[10] => ram_block1a163.PORTAADDR10
address_a[10] => ram_block1a164.PORTAADDR10
address_a[10] => ram_block1a165.PORTAADDR10
address_a[10] => ram_block1a166.PORTAADDR10
address_a[10] => ram_block1a167.PORTAADDR10
address_a[10] => ram_block1a168.PORTAADDR10
address_a[10] => ram_block1a169.PORTAADDR10
address_a[10] => ram_block1a170.PORTAADDR10
address_a[10] => ram_block1a171.PORTAADDR10
address_a[10] => ram_block1a172.PORTAADDR10
address_a[10] => ram_block1a173.PORTAADDR10
address_a[10] => ram_block1a174.PORTAADDR10
address_a[10] => ram_block1a175.PORTAADDR10
address_a[10] => ram_block1a176.PORTAADDR10
address_a[10] => ram_block1a177.PORTAADDR10
address_a[10] => ram_block1a178.PORTAADDR10
address_a[10] => ram_block1a179.PORTAADDR10
address_a[10] => ram_block1a180.PORTAADDR10
address_a[10] => ram_block1a181.PORTAADDR10
address_a[10] => ram_block1a182.PORTAADDR10
address_a[10] => ram_block1a183.PORTAADDR10
address_a[10] => ram_block1a184.PORTAADDR10
address_a[10] => ram_block1a185.PORTAADDR10
address_a[10] => ram_block1a186.PORTAADDR10
address_a[10] => ram_block1a187.PORTAADDR10
address_a[10] => ram_block1a188.PORTAADDR10
address_a[10] => ram_block1a189.PORTAADDR10
address_a[10] => ram_block1a190.PORTAADDR10
address_a[10] => ram_block1a191.PORTAADDR10
address_a[10] => ram_block1a192.PORTAADDR10
address_a[10] => ram_block1a193.PORTAADDR10
address_a[10] => ram_block1a194.PORTAADDR10
address_a[10] => ram_block1a195.PORTAADDR10
address_a[10] => ram_block1a196.PORTAADDR10
address_a[10] => ram_block1a197.PORTAADDR10
address_a[10] => ram_block1a198.PORTAADDR10
address_a[10] => ram_block1a199.PORTAADDR10
address_a[10] => ram_block1a200.PORTAADDR10
address_a[10] => ram_block1a201.PORTAADDR10
address_a[10] => ram_block1a202.PORTAADDR10
address_a[10] => ram_block1a203.PORTAADDR10
address_a[10] => ram_block1a204.PORTAADDR10
address_a[10] => ram_block1a205.PORTAADDR10
address_a[10] => ram_block1a206.PORTAADDR10
address_a[10] => ram_block1a207.PORTAADDR10
address_a[10] => ram_block1a208.PORTAADDR10
address_a[10] => ram_block1a209.PORTAADDR10
address_a[10] => ram_block1a210.PORTAADDR10
address_a[10] => ram_block1a211.PORTAADDR10
address_a[10] => ram_block1a212.PORTAADDR10
address_a[10] => ram_block1a213.PORTAADDR10
address_a[10] => ram_block1a214.PORTAADDR10
address_a[10] => ram_block1a215.PORTAADDR10
address_a[10] => ram_block1a216.PORTAADDR10
address_a[10] => ram_block1a217.PORTAADDR10
address_a[10] => ram_block1a218.PORTAADDR10
address_a[10] => ram_block1a219.PORTAADDR10
address_a[10] => ram_block1a220.PORTAADDR10
address_a[10] => ram_block1a221.PORTAADDR10
address_a[10] => ram_block1a222.PORTAADDR10
address_a[10] => ram_block1a223.PORTAADDR10
address_a[10] => ram_block1a224.PORTAADDR10
address_a[10] => ram_block1a225.PORTAADDR10
address_a[10] => ram_block1a226.PORTAADDR10
address_a[10] => ram_block1a227.PORTAADDR10
address_a[10] => ram_block1a228.PORTAADDR10
address_a[10] => ram_block1a229.PORTAADDR10
address_a[10] => ram_block1a230.PORTAADDR10
address_a[10] => ram_block1a231.PORTAADDR10
address_a[10] => ram_block1a232.PORTAADDR10
address_a[10] => ram_block1a233.PORTAADDR10
address_a[10] => ram_block1a234.PORTAADDR10
address_a[10] => ram_block1a235.PORTAADDR10
address_a[10] => ram_block1a236.PORTAADDR10
address_a[10] => ram_block1a237.PORTAADDR10
address_a[10] => ram_block1a238.PORTAADDR10
address_a[10] => ram_block1a239.PORTAADDR10
address_a[10] => ram_block1a240.PORTAADDR10
address_a[10] => ram_block1a241.PORTAADDR10
address_a[10] => ram_block1a242.PORTAADDR10
address_a[10] => ram_block1a243.PORTAADDR10
address_a[10] => ram_block1a244.PORTAADDR10
address_a[10] => ram_block1a245.PORTAADDR10
address_a[10] => ram_block1a246.PORTAADDR10
address_a[10] => ram_block1a247.PORTAADDR10
address_a[10] => ram_block1a248.PORTAADDR10
address_a[10] => ram_block1a249.PORTAADDR10
address_a[10] => ram_block1a250.PORTAADDR10
address_a[10] => ram_block1a251.PORTAADDR10
address_a[10] => ram_block1a252.PORTAADDR10
address_a[10] => ram_block1a253.PORTAADDR10
address_a[10] => ram_block1a254.PORTAADDR10
address_a[10] => ram_block1a255.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[11] => ram_block1a96.PORTAADDR11
address_a[11] => ram_block1a97.PORTAADDR11
address_a[11] => ram_block1a98.PORTAADDR11
address_a[11] => ram_block1a99.PORTAADDR11
address_a[11] => ram_block1a100.PORTAADDR11
address_a[11] => ram_block1a101.PORTAADDR11
address_a[11] => ram_block1a102.PORTAADDR11
address_a[11] => ram_block1a103.PORTAADDR11
address_a[11] => ram_block1a104.PORTAADDR11
address_a[11] => ram_block1a105.PORTAADDR11
address_a[11] => ram_block1a106.PORTAADDR11
address_a[11] => ram_block1a107.PORTAADDR11
address_a[11] => ram_block1a108.PORTAADDR11
address_a[11] => ram_block1a109.PORTAADDR11
address_a[11] => ram_block1a110.PORTAADDR11
address_a[11] => ram_block1a111.PORTAADDR11
address_a[11] => ram_block1a112.PORTAADDR11
address_a[11] => ram_block1a113.PORTAADDR11
address_a[11] => ram_block1a114.PORTAADDR11
address_a[11] => ram_block1a115.PORTAADDR11
address_a[11] => ram_block1a116.PORTAADDR11
address_a[11] => ram_block1a117.PORTAADDR11
address_a[11] => ram_block1a118.PORTAADDR11
address_a[11] => ram_block1a119.PORTAADDR11
address_a[11] => ram_block1a120.PORTAADDR11
address_a[11] => ram_block1a121.PORTAADDR11
address_a[11] => ram_block1a122.PORTAADDR11
address_a[11] => ram_block1a123.PORTAADDR11
address_a[11] => ram_block1a124.PORTAADDR11
address_a[11] => ram_block1a125.PORTAADDR11
address_a[11] => ram_block1a126.PORTAADDR11
address_a[11] => ram_block1a127.PORTAADDR11
address_a[11] => ram_block1a128.PORTAADDR11
address_a[11] => ram_block1a129.PORTAADDR11
address_a[11] => ram_block1a130.PORTAADDR11
address_a[11] => ram_block1a131.PORTAADDR11
address_a[11] => ram_block1a132.PORTAADDR11
address_a[11] => ram_block1a133.PORTAADDR11
address_a[11] => ram_block1a134.PORTAADDR11
address_a[11] => ram_block1a135.PORTAADDR11
address_a[11] => ram_block1a136.PORTAADDR11
address_a[11] => ram_block1a137.PORTAADDR11
address_a[11] => ram_block1a138.PORTAADDR11
address_a[11] => ram_block1a139.PORTAADDR11
address_a[11] => ram_block1a140.PORTAADDR11
address_a[11] => ram_block1a141.PORTAADDR11
address_a[11] => ram_block1a142.PORTAADDR11
address_a[11] => ram_block1a143.PORTAADDR11
address_a[11] => ram_block1a144.PORTAADDR11
address_a[11] => ram_block1a145.PORTAADDR11
address_a[11] => ram_block1a146.PORTAADDR11
address_a[11] => ram_block1a147.PORTAADDR11
address_a[11] => ram_block1a148.PORTAADDR11
address_a[11] => ram_block1a149.PORTAADDR11
address_a[11] => ram_block1a150.PORTAADDR11
address_a[11] => ram_block1a151.PORTAADDR11
address_a[11] => ram_block1a152.PORTAADDR11
address_a[11] => ram_block1a153.PORTAADDR11
address_a[11] => ram_block1a154.PORTAADDR11
address_a[11] => ram_block1a155.PORTAADDR11
address_a[11] => ram_block1a156.PORTAADDR11
address_a[11] => ram_block1a157.PORTAADDR11
address_a[11] => ram_block1a158.PORTAADDR11
address_a[11] => ram_block1a159.PORTAADDR11
address_a[11] => ram_block1a160.PORTAADDR11
address_a[11] => ram_block1a161.PORTAADDR11
address_a[11] => ram_block1a162.PORTAADDR11
address_a[11] => ram_block1a163.PORTAADDR11
address_a[11] => ram_block1a164.PORTAADDR11
address_a[11] => ram_block1a165.PORTAADDR11
address_a[11] => ram_block1a166.PORTAADDR11
address_a[11] => ram_block1a167.PORTAADDR11
address_a[11] => ram_block1a168.PORTAADDR11
address_a[11] => ram_block1a169.PORTAADDR11
address_a[11] => ram_block1a170.PORTAADDR11
address_a[11] => ram_block1a171.PORTAADDR11
address_a[11] => ram_block1a172.PORTAADDR11
address_a[11] => ram_block1a173.PORTAADDR11
address_a[11] => ram_block1a174.PORTAADDR11
address_a[11] => ram_block1a175.PORTAADDR11
address_a[11] => ram_block1a176.PORTAADDR11
address_a[11] => ram_block1a177.PORTAADDR11
address_a[11] => ram_block1a178.PORTAADDR11
address_a[11] => ram_block1a179.PORTAADDR11
address_a[11] => ram_block1a180.PORTAADDR11
address_a[11] => ram_block1a181.PORTAADDR11
address_a[11] => ram_block1a182.PORTAADDR11
address_a[11] => ram_block1a183.PORTAADDR11
address_a[11] => ram_block1a184.PORTAADDR11
address_a[11] => ram_block1a185.PORTAADDR11
address_a[11] => ram_block1a186.PORTAADDR11
address_a[11] => ram_block1a187.PORTAADDR11
address_a[11] => ram_block1a188.PORTAADDR11
address_a[11] => ram_block1a189.PORTAADDR11
address_a[11] => ram_block1a190.PORTAADDR11
address_a[11] => ram_block1a191.PORTAADDR11
address_a[11] => ram_block1a192.PORTAADDR11
address_a[11] => ram_block1a193.PORTAADDR11
address_a[11] => ram_block1a194.PORTAADDR11
address_a[11] => ram_block1a195.PORTAADDR11
address_a[11] => ram_block1a196.PORTAADDR11
address_a[11] => ram_block1a197.PORTAADDR11
address_a[11] => ram_block1a198.PORTAADDR11
address_a[11] => ram_block1a199.PORTAADDR11
address_a[11] => ram_block1a200.PORTAADDR11
address_a[11] => ram_block1a201.PORTAADDR11
address_a[11] => ram_block1a202.PORTAADDR11
address_a[11] => ram_block1a203.PORTAADDR11
address_a[11] => ram_block1a204.PORTAADDR11
address_a[11] => ram_block1a205.PORTAADDR11
address_a[11] => ram_block1a206.PORTAADDR11
address_a[11] => ram_block1a207.PORTAADDR11
address_a[11] => ram_block1a208.PORTAADDR11
address_a[11] => ram_block1a209.PORTAADDR11
address_a[11] => ram_block1a210.PORTAADDR11
address_a[11] => ram_block1a211.PORTAADDR11
address_a[11] => ram_block1a212.PORTAADDR11
address_a[11] => ram_block1a213.PORTAADDR11
address_a[11] => ram_block1a214.PORTAADDR11
address_a[11] => ram_block1a215.PORTAADDR11
address_a[11] => ram_block1a216.PORTAADDR11
address_a[11] => ram_block1a217.PORTAADDR11
address_a[11] => ram_block1a218.PORTAADDR11
address_a[11] => ram_block1a219.PORTAADDR11
address_a[11] => ram_block1a220.PORTAADDR11
address_a[11] => ram_block1a221.PORTAADDR11
address_a[11] => ram_block1a222.PORTAADDR11
address_a[11] => ram_block1a223.PORTAADDR11
address_a[11] => ram_block1a224.PORTAADDR11
address_a[11] => ram_block1a225.PORTAADDR11
address_a[11] => ram_block1a226.PORTAADDR11
address_a[11] => ram_block1a227.PORTAADDR11
address_a[11] => ram_block1a228.PORTAADDR11
address_a[11] => ram_block1a229.PORTAADDR11
address_a[11] => ram_block1a230.PORTAADDR11
address_a[11] => ram_block1a231.PORTAADDR11
address_a[11] => ram_block1a232.PORTAADDR11
address_a[11] => ram_block1a233.PORTAADDR11
address_a[11] => ram_block1a234.PORTAADDR11
address_a[11] => ram_block1a235.PORTAADDR11
address_a[11] => ram_block1a236.PORTAADDR11
address_a[11] => ram_block1a237.PORTAADDR11
address_a[11] => ram_block1a238.PORTAADDR11
address_a[11] => ram_block1a239.PORTAADDR11
address_a[11] => ram_block1a240.PORTAADDR11
address_a[11] => ram_block1a241.PORTAADDR11
address_a[11] => ram_block1a242.PORTAADDR11
address_a[11] => ram_block1a243.PORTAADDR11
address_a[11] => ram_block1a244.PORTAADDR11
address_a[11] => ram_block1a245.PORTAADDR11
address_a[11] => ram_block1a246.PORTAADDR11
address_a[11] => ram_block1a247.PORTAADDR11
address_a[11] => ram_block1a248.PORTAADDR11
address_a[11] => ram_block1a249.PORTAADDR11
address_a[11] => ram_block1a250.PORTAADDR11
address_a[11] => ram_block1a251.PORTAADDR11
address_a[11] => ram_block1a252.PORTAADDR11
address_a[11] => ram_block1a253.PORTAADDR11
address_a[11] => ram_block1a254.PORTAADDR11
address_a[11] => ram_block1a255.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[12] => ram_block1a72.PORTAADDR12
address_a[12] => ram_block1a73.PORTAADDR12
address_a[12] => ram_block1a74.PORTAADDR12
address_a[12] => ram_block1a75.PORTAADDR12
address_a[12] => ram_block1a76.PORTAADDR12
address_a[12] => ram_block1a77.PORTAADDR12
address_a[12] => ram_block1a78.PORTAADDR12
address_a[12] => ram_block1a79.PORTAADDR12
address_a[12] => ram_block1a80.PORTAADDR12
address_a[12] => ram_block1a81.PORTAADDR12
address_a[12] => ram_block1a82.PORTAADDR12
address_a[12] => ram_block1a83.PORTAADDR12
address_a[12] => ram_block1a84.PORTAADDR12
address_a[12] => ram_block1a85.PORTAADDR12
address_a[12] => ram_block1a86.PORTAADDR12
address_a[12] => ram_block1a87.PORTAADDR12
address_a[12] => ram_block1a88.PORTAADDR12
address_a[12] => ram_block1a89.PORTAADDR12
address_a[12] => ram_block1a90.PORTAADDR12
address_a[12] => ram_block1a91.PORTAADDR12
address_a[12] => ram_block1a92.PORTAADDR12
address_a[12] => ram_block1a93.PORTAADDR12
address_a[12] => ram_block1a94.PORTAADDR12
address_a[12] => ram_block1a95.PORTAADDR12
address_a[12] => ram_block1a96.PORTAADDR12
address_a[12] => ram_block1a97.PORTAADDR12
address_a[12] => ram_block1a98.PORTAADDR12
address_a[12] => ram_block1a99.PORTAADDR12
address_a[12] => ram_block1a100.PORTAADDR12
address_a[12] => ram_block1a101.PORTAADDR12
address_a[12] => ram_block1a102.PORTAADDR12
address_a[12] => ram_block1a103.PORTAADDR12
address_a[12] => ram_block1a104.PORTAADDR12
address_a[12] => ram_block1a105.PORTAADDR12
address_a[12] => ram_block1a106.PORTAADDR12
address_a[12] => ram_block1a107.PORTAADDR12
address_a[12] => ram_block1a108.PORTAADDR12
address_a[12] => ram_block1a109.PORTAADDR12
address_a[12] => ram_block1a110.PORTAADDR12
address_a[12] => ram_block1a111.PORTAADDR12
address_a[12] => ram_block1a112.PORTAADDR12
address_a[12] => ram_block1a113.PORTAADDR12
address_a[12] => ram_block1a114.PORTAADDR12
address_a[12] => ram_block1a115.PORTAADDR12
address_a[12] => ram_block1a116.PORTAADDR12
address_a[12] => ram_block1a117.PORTAADDR12
address_a[12] => ram_block1a118.PORTAADDR12
address_a[12] => ram_block1a119.PORTAADDR12
address_a[12] => ram_block1a120.PORTAADDR12
address_a[12] => ram_block1a121.PORTAADDR12
address_a[12] => ram_block1a122.PORTAADDR12
address_a[12] => ram_block1a123.PORTAADDR12
address_a[12] => ram_block1a124.PORTAADDR12
address_a[12] => ram_block1a125.PORTAADDR12
address_a[12] => ram_block1a126.PORTAADDR12
address_a[12] => ram_block1a127.PORTAADDR12
address_a[12] => ram_block1a128.PORTAADDR12
address_a[12] => ram_block1a129.PORTAADDR12
address_a[12] => ram_block1a130.PORTAADDR12
address_a[12] => ram_block1a131.PORTAADDR12
address_a[12] => ram_block1a132.PORTAADDR12
address_a[12] => ram_block1a133.PORTAADDR12
address_a[12] => ram_block1a134.PORTAADDR12
address_a[12] => ram_block1a135.PORTAADDR12
address_a[12] => ram_block1a136.PORTAADDR12
address_a[12] => ram_block1a137.PORTAADDR12
address_a[12] => ram_block1a138.PORTAADDR12
address_a[12] => ram_block1a139.PORTAADDR12
address_a[12] => ram_block1a140.PORTAADDR12
address_a[12] => ram_block1a141.PORTAADDR12
address_a[12] => ram_block1a142.PORTAADDR12
address_a[12] => ram_block1a143.PORTAADDR12
address_a[12] => ram_block1a144.PORTAADDR12
address_a[12] => ram_block1a145.PORTAADDR12
address_a[12] => ram_block1a146.PORTAADDR12
address_a[12] => ram_block1a147.PORTAADDR12
address_a[12] => ram_block1a148.PORTAADDR12
address_a[12] => ram_block1a149.PORTAADDR12
address_a[12] => ram_block1a150.PORTAADDR12
address_a[12] => ram_block1a151.PORTAADDR12
address_a[12] => ram_block1a152.PORTAADDR12
address_a[12] => ram_block1a153.PORTAADDR12
address_a[12] => ram_block1a154.PORTAADDR12
address_a[12] => ram_block1a155.PORTAADDR12
address_a[12] => ram_block1a156.PORTAADDR12
address_a[12] => ram_block1a157.PORTAADDR12
address_a[12] => ram_block1a158.PORTAADDR12
address_a[12] => ram_block1a159.PORTAADDR12
address_a[12] => ram_block1a160.PORTAADDR12
address_a[12] => ram_block1a161.PORTAADDR12
address_a[12] => ram_block1a162.PORTAADDR12
address_a[12] => ram_block1a163.PORTAADDR12
address_a[12] => ram_block1a164.PORTAADDR12
address_a[12] => ram_block1a165.PORTAADDR12
address_a[12] => ram_block1a166.PORTAADDR12
address_a[12] => ram_block1a167.PORTAADDR12
address_a[12] => ram_block1a168.PORTAADDR12
address_a[12] => ram_block1a169.PORTAADDR12
address_a[12] => ram_block1a170.PORTAADDR12
address_a[12] => ram_block1a171.PORTAADDR12
address_a[12] => ram_block1a172.PORTAADDR12
address_a[12] => ram_block1a173.PORTAADDR12
address_a[12] => ram_block1a174.PORTAADDR12
address_a[12] => ram_block1a175.PORTAADDR12
address_a[12] => ram_block1a176.PORTAADDR12
address_a[12] => ram_block1a177.PORTAADDR12
address_a[12] => ram_block1a178.PORTAADDR12
address_a[12] => ram_block1a179.PORTAADDR12
address_a[12] => ram_block1a180.PORTAADDR12
address_a[12] => ram_block1a181.PORTAADDR12
address_a[12] => ram_block1a182.PORTAADDR12
address_a[12] => ram_block1a183.PORTAADDR12
address_a[12] => ram_block1a184.PORTAADDR12
address_a[12] => ram_block1a185.PORTAADDR12
address_a[12] => ram_block1a186.PORTAADDR12
address_a[12] => ram_block1a187.PORTAADDR12
address_a[12] => ram_block1a188.PORTAADDR12
address_a[12] => ram_block1a189.PORTAADDR12
address_a[12] => ram_block1a190.PORTAADDR12
address_a[12] => ram_block1a191.PORTAADDR12
address_a[12] => ram_block1a192.PORTAADDR12
address_a[12] => ram_block1a193.PORTAADDR12
address_a[12] => ram_block1a194.PORTAADDR12
address_a[12] => ram_block1a195.PORTAADDR12
address_a[12] => ram_block1a196.PORTAADDR12
address_a[12] => ram_block1a197.PORTAADDR12
address_a[12] => ram_block1a198.PORTAADDR12
address_a[12] => ram_block1a199.PORTAADDR12
address_a[12] => ram_block1a200.PORTAADDR12
address_a[12] => ram_block1a201.PORTAADDR12
address_a[12] => ram_block1a202.PORTAADDR12
address_a[12] => ram_block1a203.PORTAADDR12
address_a[12] => ram_block1a204.PORTAADDR12
address_a[12] => ram_block1a205.PORTAADDR12
address_a[12] => ram_block1a206.PORTAADDR12
address_a[12] => ram_block1a207.PORTAADDR12
address_a[12] => ram_block1a208.PORTAADDR12
address_a[12] => ram_block1a209.PORTAADDR12
address_a[12] => ram_block1a210.PORTAADDR12
address_a[12] => ram_block1a211.PORTAADDR12
address_a[12] => ram_block1a212.PORTAADDR12
address_a[12] => ram_block1a213.PORTAADDR12
address_a[12] => ram_block1a214.PORTAADDR12
address_a[12] => ram_block1a215.PORTAADDR12
address_a[12] => ram_block1a216.PORTAADDR12
address_a[12] => ram_block1a217.PORTAADDR12
address_a[12] => ram_block1a218.PORTAADDR12
address_a[12] => ram_block1a219.PORTAADDR12
address_a[12] => ram_block1a220.PORTAADDR12
address_a[12] => ram_block1a221.PORTAADDR12
address_a[12] => ram_block1a222.PORTAADDR12
address_a[12] => ram_block1a223.PORTAADDR12
address_a[12] => ram_block1a224.PORTAADDR12
address_a[12] => ram_block1a225.PORTAADDR12
address_a[12] => ram_block1a226.PORTAADDR12
address_a[12] => ram_block1a227.PORTAADDR12
address_a[12] => ram_block1a228.PORTAADDR12
address_a[12] => ram_block1a229.PORTAADDR12
address_a[12] => ram_block1a230.PORTAADDR12
address_a[12] => ram_block1a231.PORTAADDR12
address_a[12] => ram_block1a232.PORTAADDR12
address_a[12] => ram_block1a233.PORTAADDR12
address_a[12] => ram_block1a234.PORTAADDR12
address_a[12] => ram_block1a235.PORTAADDR12
address_a[12] => ram_block1a236.PORTAADDR12
address_a[12] => ram_block1a237.PORTAADDR12
address_a[12] => ram_block1a238.PORTAADDR12
address_a[12] => ram_block1a239.PORTAADDR12
address_a[12] => ram_block1a240.PORTAADDR12
address_a[12] => ram_block1a241.PORTAADDR12
address_a[12] => ram_block1a242.PORTAADDR12
address_a[12] => ram_block1a243.PORTAADDR12
address_a[12] => ram_block1a244.PORTAADDR12
address_a[12] => ram_block1a245.PORTAADDR12
address_a[12] => ram_block1a246.PORTAADDR12
address_a[12] => ram_block1a247.PORTAADDR12
address_a[12] => ram_block1a248.PORTAADDR12
address_a[12] => ram_block1a249.PORTAADDR12
address_a[12] => ram_block1a250.PORTAADDR12
address_a[12] => ram_block1a251.PORTAADDR12
address_a[12] => ram_block1a252.PORTAADDR12
address_a[12] => ram_block1a253.PORTAADDR12
address_a[12] => ram_block1a254.PORTAADDR12
address_a[12] => ram_block1a255.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_rsa:decode3.data[0]
address_a[13] => decode_rsa:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_rsa:decode3.data[1]
address_a[14] => decode_rsa:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_rsa:decode3.data[2]
address_a[15] => decode_rsa:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock0 => ram_block1a128.CLK0
clock0 => ram_block1a129.CLK0
clock0 => ram_block1a130.CLK0
clock0 => ram_block1a131.CLK0
clock0 => ram_block1a132.CLK0
clock0 => ram_block1a133.CLK0
clock0 => ram_block1a134.CLK0
clock0 => ram_block1a135.CLK0
clock0 => ram_block1a136.CLK0
clock0 => ram_block1a137.CLK0
clock0 => ram_block1a138.CLK0
clock0 => ram_block1a139.CLK0
clock0 => ram_block1a140.CLK0
clock0 => ram_block1a141.CLK0
clock0 => ram_block1a142.CLK0
clock0 => ram_block1a143.CLK0
clock0 => ram_block1a144.CLK0
clock0 => ram_block1a145.CLK0
clock0 => ram_block1a146.CLK0
clock0 => ram_block1a147.CLK0
clock0 => ram_block1a148.CLK0
clock0 => ram_block1a149.CLK0
clock0 => ram_block1a150.CLK0
clock0 => ram_block1a151.CLK0
clock0 => ram_block1a152.CLK0
clock0 => ram_block1a153.CLK0
clock0 => ram_block1a154.CLK0
clock0 => ram_block1a155.CLK0
clock0 => ram_block1a156.CLK0
clock0 => ram_block1a157.CLK0
clock0 => ram_block1a158.CLK0
clock0 => ram_block1a159.CLK0
clock0 => ram_block1a160.CLK0
clock0 => ram_block1a161.CLK0
clock0 => ram_block1a162.CLK0
clock0 => ram_block1a163.CLK0
clock0 => ram_block1a164.CLK0
clock0 => ram_block1a165.CLK0
clock0 => ram_block1a166.CLK0
clock0 => ram_block1a167.CLK0
clock0 => ram_block1a168.CLK0
clock0 => ram_block1a169.CLK0
clock0 => ram_block1a170.CLK0
clock0 => ram_block1a171.CLK0
clock0 => ram_block1a172.CLK0
clock0 => ram_block1a173.CLK0
clock0 => ram_block1a174.CLK0
clock0 => ram_block1a175.CLK0
clock0 => ram_block1a176.CLK0
clock0 => ram_block1a177.CLK0
clock0 => ram_block1a178.CLK0
clock0 => ram_block1a179.CLK0
clock0 => ram_block1a180.CLK0
clock0 => ram_block1a181.CLK0
clock0 => ram_block1a182.CLK0
clock0 => ram_block1a183.CLK0
clock0 => ram_block1a184.CLK0
clock0 => ram_block1a185.CLK0
clock0 => ram_block1a186.CLK0
clock0 => ram_block1a187.CLK0
clock0 => ram_block1a188.CLK0
clock0 => ram_block1a189.CLK0
clock0 => ram_block1a190.CLK0
clock0 => ram_block1a191.CLK0
clock0 => ram_block1a192.CLK0
clock0 => ram_block1a193.CLK0
clock0 => ram_block1a194.CLK0
clock0 => ram_block1a195.CLK0
clock0 => ram_block1a196.CLK0
clock0 => ram_block1a197.CLK0
clock0 => ram_block1a198.CLK0
clock0 => ram_block1a199.CLK0
clock0 => ram_block1a200.CLK0
clock0 => ram_block1a201.CLK0
clock0 => ram_block1a202.CLK0
clock0 => ram_block1a203.CLK0
clock0 => ram_block1a204.CLK0
clock0 => ram_block1a205.CLK0
clock0 => ram_block1a206.CLK0
clock0 => ram_block1a207.CLK0
clock0 => ram_block1a208.CLK0
clock0 => ram_block1a209.CLK0
clock0 => ram_block1a210.CLK0
clock0 => ram_block1a211.CLK0
clock0 => ram_block1a212.CLK0
clock0 => ram_block1a213.CLK0
clock0 => ram_block1a214.CLK0
clock0 => ram_block1a215.CLK0
clock0 => ram_block1a216.CLK0
clock0 => ram_block1a217.CLK0
clock0 => ram_block1a218.CLK0
clock0 => ram_block1a219.CLK0
clock0 => ram_block1a220.CLK0
clock0 => ram_block1a221.CLK0
clock0 => ram_block1a222.CLK0
clock0 => ram_block1a223.CLK0
clock0 => ram_block1a224.CLK0
clock0 => ram_block1a225.CLK0
clock0 => ram_block1a226.CLK0
clock0 => ram_block1a227.CLK0
clock0 => ram_block1a228.CLK0
clock0 => ram_block1a229.CLK0
clock0 => ram_block1a230.CLK0
clock0 => ram_block1a231.CLK0
clock0 => ram_block1a232.CLK0
clock0 => ram_block1a233.CLK0
clock0 => ram_block1a234.CLK0
clock0 => ram_block1a235.CLK0
clock0 => ram_block1a236.CLK0
clock0 => ram_block1a237.CLK0
clock0 => ram_block1a238.CLK0
clock0 => ram_block1a239.CLK0
clock0 => ram_block1a240.CLK0
clock0 => ram_block1a241.CLK0
clock0 => ram_block1a242.CLK0
clock0 => ram_block1a243.CLK0
clock0 => ram_block1a244.CLK0
clock0 => ram_block1a245.CLK0
clock0 => ram_block1a246.CLK0
clock0 => ram_block1a247.CLK0
clock0 => ram_block1a248.CLK0
clock0 => ram_block1a249.CLK0
clock0 => ram_block1a250.CLK0
clock0 => ram_block1a251.CLK0
clock0 => ram_block1a252.CLK0
clock0 => ram_block1a253.CLK0
clock0 => ram_block1a254.CLK0
clock0 => ram_block1a255.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => rden_a_store.CLK
clock0 => wren_a_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a64.PORTADATAIN
data_a[0] => ram_block1a96.PORTADATAIN
data_a[0] => ram_block1a128.PORTADATAIN
data_a[0] => ram_block1a160.PORTADATAIN
data_a[0] => ram_block1a192.PORTADATAIN
data_a[0] => ram_block1a224.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a65.PORTADATAIN
data_a[1] => ram_block1a97.PORTADATAIN
data_a[1] => ram_block1a129.PORTADATAIN
data_a[1] => ram_block1a161.PORTADATAIN
data_a[1] => ram_block1a193.PORTADATAIN
data_a[1] => ram_block1a225.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a66.PORTADATAIN
data_a[2] => ram_block1a98.PORTADATAIN
data_a[2] => ram_block1a130.PORTADATAIN
data_a[2] => ram_block1a162.PORTADATAIN
data_a[2] => ram_block1a194.PORTADATAIN
data_a[2] => ram_block1a226.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a67.PORTADATAIN
data_a[3] => ram_block1a99.PORTADATAIN
data_a[3] => ram_block1a131.PORTADATAIN
data_a[3] => ram_block1a163.PORTADATAIN
data_a[3] => ram_block1a195.PORTADATAIN
data_a[3] => ram_block1a227.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a68.PORTADATAIN
data_a[4] => ram_block1a100.PORTADATAIN
data_a[4] => ram_block1a132.PORTADATAIN
data_a[4] => ram_block1a164.PORTADATAIN
data_a[4] => ram_block1a196.PORTADATAIN
data_a[4] => ram_block1a228.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a69.PORTADATAIN
data_a[5] => ram_block1a101.PORTADATAIN
data_a[5] => ram_block1a133.PORTADATAIN
data_a[5] => ram_block1a165.PORTADATAIN
data_a[5] => ram_block1a197.PORTADATAIN
data_a[5] => ram_block1a229.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a70.PORTADATAIN
data_a[6] => ram_block1a102.PORTADATAIN
data_a[6] => ram_block1a134.PORTADATAIN
data_a[6] => ram_block1a166.PORTADATAIN
data_a[6] => ram_block1a198.PORTADATAIN
data_a[6] => ram_block1a230.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a71.PORTADATAIN
data_a[7] => ram_block1a103.PORTADATAIN
data_a[7] => ram_block1a135.PORTADATAIN
data_a[7] => ram_block1a167.PORTADATAIN
data_a[7] => ram_block1a199.PORTADATAIN
data_a[7] => ram_block1a231.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[8] => ram_block1a72.PORTADATAIN
data_a[8] => ram_block1a104.PORTADATAIN
data_a[8] => ram_block1a136.PORTADATAIN
data_a[8] => ram_block1a168.PORTADATAIN
data_a[8] => ram_block1a200.PORTADATAIN
data_a[8] => ram_block1a232.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[9] => ram_block1a73.PORTADATAIN
data_a[9] => ram_block1a105.PORTADATAIN
data_a[9] => ram_block1a137.PORTADATAIN
data_a[9] => ram_block1a169.PORTADATAIN
data_a[9] => ram_block1a201.PORTADATAIN
data_a[9] => ram_block1a233.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[10] => ram_block1a74.PORTADATAIN
data_a[10] => ram_block1a106.PORTADATAIN
data_a[10] => ram_block1a138.PORTADATAIN
data_a[10] => ram_block1a170.PORTADATAIN
data_a[10] => ram_block1a202.PORTADATAIN
data_a[10] => ram_block1a234.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[11] => ram_block1a75.PORTADATAIN
data_a[11] => ram_block1a107.PORTADATAIN
data_a[11] => ram_block1a139.PORTADATAIN
data_a[11] => ram_block1a171.PORTADATAIN
data_a[11] => ram_block1a203.PORTADATAIN
data_a[11] => ram_block1a235.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[12] => ram_block1a76.PORTADATAIN
data_a[12] => ram_block1a108.PORTADATAIN
data_a[12] => ram_block1a140.PORTADATAIN
data_a[12] => ram_block1a172.PORTADATAIN
data_a[12] => ram_block1a204.PORTADATAIN
data_a[12] => ram_block1a236.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[13] => ram_block1a77.PORTADATAIN
data_a[13] => ram_block1a109.PORTADATAIN
data_a[13] => ram_block1a141.PORTADATAIN
data_a[13] => ram_block1a173.PORTADATAIN
data_a[13] => ram_block1a205.PORTADATAIN
data_a[13] => ram_block1a237.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[14] => ram_block1a78.PORTADATAIN
data_a[14] => ram_block1a110.PORTADATAIN
data_a[14] => ram_block1a142.PORTADATAIN
data_a[14] => ram_block1a174.PORTADATAIN
data_a[14] => ram_block1a206.PORTADATAIN
data_a[14] => ram_block1a238.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[15] => ram_block1a79.PORTADATAIN
data_a[15] => ram_block1a111.PORTADATAIN
data_a[15] => ram_block1a143.PORTADATAIN
data_a[15] => ram_block1a175.PORTADATAIN
data_a[15] => ram_block1a207.PORTADATAIN
data_a[15] => ram_block1a239.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[16] => ram_block1a48.PORTADATAIN
data_a[16] => ram_block1a80.PORTADATAIN
data_a[16] => ram_block1a112.PORTADATAIN
data_a[16] => ram_block1a144.PORTADATAIN
data_a[16] => ram_block1a176.PORTADATAIN
data_a[16] => ram_block1a208.PORTADATAIN
data_a[16] => ram_block1a240.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[17] => ram_block1a49.PORTADATAIN
data_a[17] => ram_block1a81.PORTADATAIN
data_a[17] => ram_block1a113.PORTADATAIN
data_a[17] => ram_block1a145.PORTADATAIN
data_a[17] => ram_block1a177.PORTADATAIN
data_a[17] => ram_block1a209.PORTADATAIN
data_a[17] => ram_block1a241.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[18] => ram_block1a50.PORTADATAIN
data_a[18] => ram_block1a82.PORTADATAIN
data_a[18] => ram_block1a114.PORTADATAIN
data_a[18] => ram_block1a146.PORTADATAIN
data_a[18] => ram_block1a178.PORTADATAIN
data_a[18] => ram_block1a210.PORTADATAIN
data_a[18] => ram_block1a242.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[19] => ram_block1a51.PORTADATAIN
data_a[19] => ram_block1a83.PORTADATAIN
data_a[19] => ram_block1a115.PORTADATAIN
data_a[19] => ram_block1a147.PORTADATAIN
data_a[19] => ram_block1a179.PORTADATAIN
data_a[19] => ram_block1a211.PORTADATAIN
data_a[19] => ram_block1a243.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[20] => ram_block1a52.PORTADATAIN
data_a[20] => ram_block1a84.PORTADATAIN
data_a[20] => ram_block1a116.PORTADATAIN
data_a[20] => ram_block1a148.PORTADATAIN
data_a[20] => ram_block1a180.PORTADATAIN
data_a[20] => ram_block1a212.PORTADATAIN
data_a[20] => ram_block1a244.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[21] => ram_block1a53.PORTADATAIN
data_a[21] => ram_block1a85.PORTADATAIN
data_a[21] => ram_block1a117.PORTADATAIN
data_a[21] => ram_block1a149.PORTADATAIN
data_a[21] => ram_block1a181.PORTADATAIN
data_a[21] => ram_block1a213.PORTADATAIN
data_a[21] => ram_block1a245.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[22] => ram_block1a54.PORTADATAIN
data_a[22] => ram_block1a86.PORTADATAIN
data_a[22] => ram_block1a118.PORTADATAIN
data_a[22] => ram_block1a150.PORTADATAIN
data_a[22] => ram_block1a182.PORTADATAIN
data_a[22] => ram_block1a214.PORTADATAIN
data_a[22] => ram_block1a246.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[23] => ram_block1a55.PORTADATAIN
data_a[23] => ram_block1a87.PORTADATAIN
data_a[23] => ram_block1a119.PORTADATAIN
data_a[23] => ram_block1a151.PORTADATAIN
data_a[23] => ram_block1a183.PORTADATAIN
data_a[23] => ram_block1a215.PORTADATAIN
data_a[23] => ram_block1a247.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[24] => ram_block1a56.PORTADATAIN
data_a[24] => ram_block1a88.PORTADATAIN
data_a[24] => ram_block1a120.PORTADATAIN
data_a[24] => ram_block1a152.PORTADATAIN
data_a[24] => ram_block1a184.PORTADATAIN
data_a[24] => ram_block1a216.PORTADATAIN
data_a[24] => ram_block1a248.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[25] => ram_block1a57.PORTADATAIN
data_a[25] => ram_block1a89.PORTADATAIN
data_a[25] => ram_block1a121.PORTADATAIN
data_a[25] => ram_block1a153.PORTADATAIN
data_a[25] => ram_block1a185.PORTADATAIN
data_a[25] => ram_block1a217.PORTADATAIN
data_a[25] => ram_block1a249.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[26] => ram_block1a58.PORTADATAIN
data_a[26] => ram_block1a90.PORTADATAIN
data_a[26] => ram_block1a122.PORTADATAIN
data_a[26] => ram_block1a154.PORTADATAIN
data_a[26] => ram_block1a186.PORTADATAIN
data_a[26] => ram_block1a218.PORTADATAIN
data_a[26] => ram_block1a250.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[27] => ram_block1a59.PORTADATAIN
data_a[27] => ram_block1a91.PORTADATAIN
data_a[27] => ram_block1a123.PORTADATAIN
data_a[27] => ram_block1a155.PORTADATAIN
data_a[27] => ram_block1a187.PORTADATAIN
data_a[27] => ram_block1a219.PORTADATAIN
data_a[27] => ram_block1a251.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[28] => ram_block1a60.PORTADATAIN
data_a[28] => ram_block1a92.PORTADATAIN
data_a[28] => ram_block1a124.PORTADATAIN
data_a[28] => ram_block1a156.PORTADATAIN
data_a[28] => ram_block1a188.PORTADATAIN
data_a[28] => ram_block1a220.PORTADATAIN
data_a[28] => ram_block1a252.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[29] => ram_block1a61.PORTADATAIN
data_a[29] => ram_block1a93.PORTADATAIN
data_a[29] => ram_block1a125.PORTADATAIN
data_a[29] => ram_block1a157.PORTADATAIN
data_a[29] => ram_block1a189.PORTADATAIN
data_a[29] => ram_block1a221.PORTADATAIN
data_a[29] => ram_block1a253.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[30] => ram_block1a62.PORTADATAIN
data_a[30] => ram_block1a94.PORTADATAIN
data_a[30] => ram_block1a126.PORTADATAIN
data_a[30] => ram_block1a158.PORTADATAIN
data_a[30] => ram_block1a190.PORTADATAIN
data_a[30] => ram_block1a222.PORTADATAIN
data_a[30] => ram_block1a254.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[31] => ram_block1a63.PORTADATAIN
data_a[31] => ram_block1a95.PORTADATAIN
data_a[31] => ram_block1a127.PORTADATAIN
data_a[31] => ram_block1a159.PORTADATAIN
data_a[31] => ram_block1a191.PORTADATAIN
data_a[31] => ram_block1a223.PORTADATAIN
data_a[31] => ram_block1a255.PORTADATAIN
q_a[0] <= mux_oob:mux2.result[0]
q_a[1] <= mux_oob:mux2.result[1]
q_a[2] <= mux_oob:mux2.result[2]
q_a[3] <= mux_oob:mux2.result[3]
q_a[4] <= mux_oob:mux2.result[4]
q_a[5] <= mux_oob:mux2.result[5]
q_a[6] <= mux_oob:mux2.result[6]
q_a[7] <= mux_oob:mux2.result[7]
q_a[8] <= mux_oob:mux2.result[8]
q_a[9] <= mux_oob:mux2.result[9]
q_a[10] <= mux_oob:mux2.result[10]
q_a[11] <= mux_oob:mux2.result[11]
q_a[12] <= mux_oob:mux2.result[12]
q_a[13] <= mux_oob:mux2.result[13]
q_a[14] <= mux_oob:mux2.result[14]
q_a[15] <= mux_oob:mux2.result[15]
q_a[16] <= mux_oob:mux2.result[16]
q_a[17] <= mux_oob:mux2.result[17]
q_a[18] <= mux_oob:mux2.result[18]
q_a[19] <= mux_oob:mux2.result[19]
q_a[20] <= mux_oob:mux2.result[20]
q_a[21] <= mux_oob:mux2.result[21]
q_a[22] <= mux_oob:mux2.result[22]
q_a[23] <= mux_oob:mux2.result[23]
q_a[24] <= mux_oob:mux2.result[24]
q_a[25] <= mux_oob:mux2.result[25]
q_a[26] <= mux_oob:mux2.result[26]
q_a[27] <= mux_oob:mux2.result[27]
q_a[28] <= mux_oob:mux2.result[28]
q_a[29] <= mux_oob:mux2.result[29]
q_a[30] <= mux_oob:mux2.result[30]
q_a[31] <= mux_oob:mux2.result[31]
rden_a => _.IN1
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
rden_a => ram_block1a32.PORTARE
rden_a => ram_block1a33.PORTARE
rden_a => ram_block1a34.PORTARE
rden_a => ram_block1a35.PORTARE
rden_a => ram_block1a36.PORTARE
rden_a => ram_block1a37.PORTARE
rden_a => ram_block1a38.PORTARE
rden_a => ram_block1a39.PORTARE
rden_a => ram_block1a40.PORTARE
rden_a => ram_block1a41.PORTARE
rden_a => ram_block1a42.PORTARE
rden_a => ram_block1a43.PORTARE
rden_a => ram_block1a44.PORTARE
rden_a => ram_block1a45.PORTARE
rden_a => ram_block1a46.PORTARE
rden_a => ram_block1a47.PORTARE
rden_a => ram_block1a48.PORTARE
rden_a => ram_block1a49.PORTARE
rden_a => ram_block1a50.PORTARE
rden_a => ram_block1a51.PORTARE
rden_a => ram_block1a52.PORTARE
rden_a => ram_block1a53.PORTARE
rden_a => ram_block1a54.PORTARE
rden_a => ram_block1a55.PORTARE
rden_a => ram_block1a56.PORTARE
rden_a => ram_block1a57.PORTARE
rden_a => ram_block1a58.PORTARE
rden_a => ram_block1a59.PORTARE
rden_a => ram_block1a60.PORTARE
rden_a => ram_block1a61.PORTARE
rden_a => ram_block1a62.PORTARE
rden_a => ram_block1a63.PORTARE
rden_a => ram_block1a64.PORTARE
rden_a => ram_block1a65.PORTARE
rden_a => ram_block1a66.PORTARE
rden_a => ram_block1a67.PORTARE
rden_a => ram_block1a68.PORTARE
rden_a => ram_block1a69.PORTARE
rden_a => ram_block1a70.PORTARE
rden_a => ram_block1a71.PORTARE
rden_a => ram_block1a72.PORTARE
rden_a => ram_block1a73.PORTARE
rden_a => ram_block1a74.PORTARE
rden_a => ram_block1a75.PORTARE
rden_a => ram_block1a76.PORTARE
rden_a => ram_block1a77.PORTARE
rden_a => ram_block1a78.PORTARE
rden_a => ram_block1a79.PORTARE
rden_a => ram_block1a80.PORTARE
rden_a => ram_block1a81.PORTARE
rden_a => ram_block1a82.PORTARE
rden_a => ram_block1a83.PORTARE
rden_a => ram_block1a84.PORTARE
rden_a => ram_block1a85.PORTARE
rden_a => ram_block1a86.PORTARE
rden_a => ram_block1a87.PORTARE
rden_a => ram_block1a88.PORTARE
rden_a => ram_block1a89.PORTARE
rden_a => ram_block1a90.PORTARE
rden_a => ram_block1a91.PORTARE
rden_a => ram_block1a92.PORTARE
rden_a => ram_block1a93.PORTARE
rden_a => ram_block1a94.PORTARE
rden_a => ram_block1a95.PORTARE
rden_a => ram_block1a96.PORTARE
rden_a => ram_block1a97.PORTARE
rden_a => ram_block1a98.PORTARE
rden_a => ram_block1a99.PORTARE
rden_a => ram_block1a100.PORTARE
rden_a => ram_block1a101.PORTARE
rden_a => ram_block1a102.PORTARE
rden_a => ram_block1a103.PORTARE
rden_a => ram_block1a104.PORTARE
rden_a => ram_block1a105.PORTARE
rden_a => ram_block1a106.PORTARE
rden_a => ram_block1a107.PORTARE
rden_a => ram_block1a108.PORTARE
rden_a => ram_block1a109.PORTARE
rden_a => ram_block1a110.PORTARE
rden_a => ram_block1a111.PORTARE
rden_a => ram_block1a112.PORTARE
rden_a => ram_block1a113.PORTARE
rden_a => ram_block1a114.PORTARE
rden_a => ram_block1a115.PORTARE
rden_a => ram_block1a116.PORTARE
rden_a => ram_block1a117.PORTARE
rden_a => ram_block1a118.PORTARE
rden_a => ram_block1a119.PORTARE
rden_a => ram_block1a120.PORTARE
rden_a => ram_block1a121.PORTARE
rden_a => ram_block1a122.PORTARE
rden_a => ram_block1a123.PORTARE
rden_a => ram_block1a124.PORTARE
rden_a => ram_block1a125.PORTARE
rden_a => ram_block1a126.PORTARE
rden_a => ram_block1a127.PORTARE
rden_a => ram_block1a128.PORTARE
rden_a => ram_block1a129.PORTARE
rden_a => ram_block1a130.PORTARE
rden_a => ram_block1a131.PORTARE
rden_a => ram_block1a132.PORTARE
rden_a => ram_block1a133.PORTARE
rden_a => ram_block1a134.PORTARE
rden_a => ram_block1a135.PORTARE
rden_a => ram_block1a136.PORTARE
rden_a => ram_block1a137.PORTARE
rden_a => ram_block1a138.PORTARE
rden_a => ram_block1a139.PORTARE
rden_a => ram_block1a140.PORTARE
rden_a => ram_block1a141.PORTARE
rden_a => ram_block1a142.PORTARE
rden_a => ram_block1a143.PORTARE
rden_a => ram_block1a144.PORTARE
rden_a => ram_block1a145.PORTARE
rden_a => ram_block1a146.PORTARE
rden_a => ram_block1a147.PORTARE
rden_a => ram_block1a148.PORTARE
rden_a => ram_block1a149.PORTARE
rden_a => ram_block1a150.PORTARE
rden_a => ram_block1a151.PORTARE
rden_a => ram_block1a152.PORTARE
rden_a => ram_block1a153.PORTARE
rden_a => ram_block1a154.PORTARE
rden_a => ram_block1a155.PORTARE
rden_a => ram_block1a156.PORTARE
rden_a => ram_block1a157.PORTARE
rden_a => ram_block1a158.PORTARE
rden_a => ram_block1a159.PORTARE
rden_a => ram_block1a160.PORTARE
rden_a => ram_block1a161.PORTARE
rden_a => ram_block1a162.PORTARE
rden_a => ram_block1a163.PORTARE
rden_a => ram_block1a164.PORTARE
rden_a => ram_block1a165.PORTARE
rden_a => ram_block1a166.PORTARE
rden_a => ram_block1a167.PORTARE
rden_a => ram_block1a168.PORTARE
rden_a => ram_block1a169.PORTARE
rden_a => ram_block1a170.PORTARE
rden_a => ram_block1a171.PORTARE
rden_a => ram_block1a172.PORTARE
rden_a => ram_block1a173.PORTARE
rden_a => ram_block1a174.PORTARE
rden_a => ram_block1a175.PORTARE
rden_a => ram_block1a176.PORTARE
rden_a => ram_block1a177.PORTARE
rden_a => ram_block1a178.PORTARE
rden_a => ram_block1a179.PORTARE
rden_a => ram_block1a180.PORTARE
rden_a => ram_block1a181.PORTARE
rden_a => ram_block1a182.PORTARE
rden_a => ram_block1a183.PORTARE
rden_a => ram_block1a184.PORTARE
rden_a => ram_block1a185.PORTARE
rden_a => ram_block1a186.PORTARE
rden_a => ram_block1a187.PORTARE
rden_a => ram_block1a188.PORTARE
rden_a => ram_block1a189.PORTARE
rden_a => ram_block1a190.PORTARE
rden_a => ram_block1a191.PORTARE
rden_a => ram_block1a192.PORTARE
rden_a => ram_block1a193.PORTARE
rden_a => ram_block1a194.PORTARE
rden_a => ram_block1a195.PORTARE
rden_a => ram_block1a196.PORTARE
rden_a => ram_block1a197.PORTARE
rden_a => ram_block1a198.PORTARE
rden_a => ram_block1a199.PORTARE
rden_a => ram_block1a200.PORTARE
rden_a => ram_block1a201.PORTARE
rden_a => ram_block1a202.PORTARE
rden_a => ram_block1a203.PORTARE
rden_a => ram_block1a204.PORTARE
rden_a => ram_block1a205.PORTARE
rden_a => ram_block1a206.PORTARE
rden_a => ram_block1a207.PORTARE
rden_a => ram_block1a208.PORTARE
rden_a => ram_block1a209.PORTARE
rden_a => ram_block1a210.PORTARE
rden_a => ram_block1a211.PORTARE
rden_a => ram_block1a212.PORTARE
rden_a => ram_block1a213.PORTARE
rden_a => ram_block1a214.PORTARE
rden_a => ram_block1a215.PORTARE
rden_a => ram_block1a216.PORTARE
rden_a => ram_block1a217.PORTARE
rden_a => ram_block1a218.PORTARE
rden_a => ram_block1a219.PORTARE
rden_a => ram_block1a220.PORTARE
rden_a => ram_block1a221.PORTARE
rden_a => ram_block1a222.PORTARE
rden_a => ram_block1a223.PORTARE
rden_a => ram_block1a224.PORTARE
rden_a => ram_block1a225.PORTARE
rden_a => ram_block1a226.PORTARE
rden_a => ram_block1a227.PORTARE
rden_a => ram_block1a228.PORTARE
rden_a => ram_block1a229.PORTARE
rden_a => ram_block1a230.PORTARE
rden_a => ram_block1a231.PORTARE
rden_a => ram_block1a232.PORTARE
rden_a => ram_block1a233.PORTARE
rden_a => ram_block1a234.PORTARE
rden_a => ram_block1a235.PORTARE
rden_a => ram_block1a236.PORTARE
rden_a => ram_block1a237.PORTARE
rden_a => ram_block1a238.PORTARE
rden_a => ram_block1a239.PORTARE
rden_a => ram_block1a240.PORTARE
rden_a => ram_block1a241.PORTARE
rden_a => ram_block1a242.PORTARE
rden_a => ram_block1a243.PORTARE
rden_a => ram_block1a244.PORTARE
rden_a => ram_block1a245.PORTARE
rden_a => ram_block1a246.PORTARE
rden_a => ram_block1a247.PORTARE
rden_a => ram_block1a248.PORTARE
rden_a => ram_block1a249.PORTARE
rden_a => ram_block1a250.PORTARE
rden_a => ram_block1a251.PORTARE
rden_a => ram_block1a252.PORTARE
rden_a => ram_block1a253.PORTARE
rden_a => ram_block1a254.PORTARE
rden_a => ram_block1a255.PORTARE
rden_a => address_reg_a[2].ENA
rden_a => address_reg_a[1].ENA
rden_a => address_reg_a[0].ENA
rden_a => rden_a_store.DATAIN
wren_a => decode_rsa:decode3.enable
wren_a => _.IN1
wren_a => wren_a_store.DATAIN


|ensc350_system|altsyncram:DRAM|altsyncram_2f04:auto_generated|decode_rsa:decode3
data[0] => w_anode1610w[1].IN0
data[0] => w_anode1627w[1].IN1
data[0] => w_anode1637w[1].IN0
data[0] => w_anode1647w[1].IN1
data[0] => w_anode1657w[1].IN0
data[0] => w_anode1667w[1].IN1
data[0] => w_anode1677w[1].IN0
data[0] => w_anode1687w[1].IN1
data[1] => w_anode1610w[2].IN0
data[1] => w_anode1627w[2].IN0
data[1] => w_anode1637w[2].IN1
data[1] => w_anode1647w[2].IN1
data[1] => w_anode1657w[2].IN0
data[1] => w_anode1667w[2].IN0
data[1] => w_anode1677w[2].IN1
data[1] => w_anode1687w[2].IN1
data[2] => w_anode1610w[3].IN0
data[2] => w_anode1627w[3].IN0
data[2] => w_anode1637w[3].IN0
data[2] => w_anode1647w[3].IN0
data[2] => w_anode1657w[3].IN1
data[2] => w_anode1667w[3].IN1
data[2] => w_anode1677w[3].IN1
data[2] => w_anode1687w[3].IN1
enable => w_anode1610w[1].IN0
enable => w_anode1627w[1].IN0
enable => w_anode1637w[1].IN0
enable => w_anode1647w[1].IN0
enable => w_anode1657w[1].IN0
enable => w_anode1667w[1].IN0
enable => w_anode1677w[1].IN0
enable => w_anode1687w[1].IN0
eq[0] <= w_anode1610w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1627w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1637w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1647w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1657w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1667w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1677w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1687w[3].DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|altsyncram:DRAM|altsyncram_2f04:auto_generated|decode_rsa:rden_decode
data[0] => w_anode1610w[1].IN0
data[0] => w_anode1627w[1].IN1
data[0] => w_anode1637w[1].IN0
data[0] => w_anode1647w[1].IN1
data[0] => w_anode1657w[1].IN0
data[0] => w_anode1667w[1].IN1
data[0] => w_anode1677w[1].IN0
data[0] => w_anode1687w[1].IN1
data[1] => w_anode1610w[2].IN0
data[1] => w_anode1627w[2].IN0
data[1] => w_anode1637w[2].IN1
data[1] => w_anode1647w[2].IN1
data[1] => w_anode1657w[2].IN0
data[1] => w_anode1667w[2].IN0
data[1] => w_anode1677w[2].IN1
data[1] => w_anode1687w[2].IN1
data[2] => w_anode1610w[3].IN0
data[2] => w_anode1627w[3].IN0
data[2] => w_anode1637w[3].IN0
data[2] => w_anode1647w[3].IN0
data[2] => w_anode1657w[3].IN1
data[2] => w_anode1667w[3].IN1
data[2] => w_anode1677w[3].IN1
data[2] => w_anode1687w[3].IN1
enable => w_anode1610w[1].IN0
enable => w_anode1627w[1].IN0
enable => w_anode1637w[1].IN0
enable => w_anode1647w[1].IN0
enable => w_anode1657w[1].IN0
enable => w_anode1667w[1].IN0
enable => w_anode1677w[1].IN0
enable => w_anode1687w[1].IN0
eq[0] <= w_anode1610w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1627w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1637w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1647w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1657w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1667w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1677w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1687w[3].DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|altsyncram:DRAM|altsyncram_2f04:auto_generated|mux_oob:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN1
data[64] => _.IN1
data[65] => _.IN1
data[65] => _.IN1
data[66] => _.IN1
data[66] => _.IN1
data[67] => _.IN1
data[67] => _.IN1
data[68] => _.IN1
data[68] => _.IN1
data[69] => _.IN1
data[69] => _.IN1
data[70] => _.IN1
data[70] => _.IN1
data[71] => _.IN1
data[71] => _.IN1
data[72] => _.IN1
data[72] => _.IN1
data[73] => _.IN1
data[73] => _.IN1
data[74] => _.IN1
data[74] => _.IN1
data[75] => _.IN1
data[75] => _.IN1
data[76] => _.IN1
data[76] => _.IN1
data[77] => _.IN1
data[77] => _.IN1
data[78] => _.IN1
data[78] => _.IN1
data[79] => _.IN1
data[79] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[88] => _.IN1
data[88] => _.IN1
data[89] => _.IN1
data[89] => _.IN1
data[90] => _.IN1
data[90] => _.IN1
data[91] => _.IN1
data[91] => _.IN1
data[92] => _.IN1
data[92] => _.IN1
data[93] => _.IN1
data[93] => _.IN1
data[94] => _.IN1
data[94] => _.IN1
data[95] => _.IN1
data[95] => _.IN1
data[96] => _.IN0
data[97] => _.IN0
data[98] => _.IN0
data[99] => _.IN0
data[100] => _.IN0
data[101] => _.IN0
data[102] => _.IN0
data[103] => _.IN0
data[104] => _.IN0
data[105] => _.IN0
data[106] => _.IN0
data[107] => _.IN0
data[108] => _.IN0
data[109] => _.IN0
data[110] => _.IN0
data[111] => _.IN0
data[112] => _.IN0
data[113] => _.IN0
data[114] => _.IN0
data[115] => _.IN0
data[116] => _.IN0
data[117] => _.IN0
data[118] => _.IN0
data[119] => _.IN0
data[120] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[136] => _.IN0
data[136] => _.IN0
data[137] => _.IN0
data[137] => _.IN0
data[138] => _.IN0
data[138] => _.IN0
data[139] => _.IN0
data[139] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[144] => _.IN0
data[144] => _.IN0
data[145] => _.IN0
data[145] => _.IN0
data[146] => _.IN0
data[146] => _.IN0
data[147] => _.IN0
data[147] => _.IN0
data[148] => _.IN0
data[148] => _.IN0
data[149] => _.IN0
data[149] => _.IN0
data[150] => _.IN0
data[150] => _.IN0
data[151] => _.IN0
data[151] => _.IN0
data[152] => _.IN0
data[152] => _.IN0
data[153] => _.IN0
data[153] => _.IN0
data[154] => _.IN0
data[154] => _.IN0
data[155] => _.IN0
data[155] => _.IN0
data[156] => _.IN0
data[156] => _.IN0
data[157] => _.IN0
data[157] => _.IN0
data[158] => _.IN0
data[158] => _.IN0
data[159] => _.IN0
data[159] => _.IN0
data[160] => _.IN0
data[161] => _.IN0
data[162] => _.IN0
data[163] => _.IN0
data[164] => _.IN0
data[165] => _.IN0
data[166] => _.IN0
data[167] => _.IN0
data[168] => _.IN0
data[169] => _.IN0
data[170] => _.IN0
data[171] => _.IN0
data[172] => _.IN0
data[173] => _.IN0
data[174] => _.IN0
data[175] => _.IN0
data[176] => _.IN0
data[177] => _.IN0
data[178] => _.IN0
data[179] => _.IN0
data[180] => _.IN0
data[181] => _.IN0
data[182] => _.IN0
data[183] => _.IN0
data[184] => _.IN0
data[185] => _.IN0
data[186] => _.IN0
data[187] => _.IN0
data[188] => _.IN0
data[189] => _.IN0
data[190] => _.IN0
data[191] => _.IN0
data[192] => _.IN1
data[192] => _.IN1
data[193] => _.IN1
data[193] => _.IN1
data[194] => _.IN1
data[194] => _.IN1
data[195] => _.IN1
data[195] => _.IN1
data[196] => _.IN1
data[196] => _.IN1
data[197] => _.IN1
data[197] => _.IN1
data[198] => _.IN1
data[198] => _.IN1
data[199] => _.IN1
data[199] => _.IN1
data[200] => _.IN1
data[200] => _.IN1
data[201] => _.IN1
data[201] => _.IN1
data[202] => _.IN1
data[202] => _.IN1
data[203] => _.IN1
data[203] => _.IN1
data[204] => _.IN1
data[204] => _.IN1
data[205] => _.IN1
data[205] => _.IN1
data[206] => _.IN1
data[206] => _.IN1
data[207] => _.IN1
data[207] => _.IN1
data[208] => _.IN1
data[208] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[210] => _.IN1
data[210] => _.IN1
data[211] => _.IN1
data[211] => _.IN1
data[212] => _.IN1
data[212] => _.IN1
data[213] => _.IN1
data[213] => _.IN1
data[214] => _.IN1
data[214] => _.IN1
data[215] => _.IN1
data[215] => _.IN1
data[216] => _.IN1
data[216] => _.IN1
data[217] => _.IN1
data[217] => _.IN1
data[218] => _.IN1
data[218] => _.IN1
data[219] => _.IN1
data[219] => _.IN1
data[220] => _.IN1
data[220] => _.IN1
data[221] => _.IN1
data[221] => _.IN1
data[222] => _.IN1
data[222] => _.IN1
data[223] => _.IN1
data[223] => _.IN1
data[224] => _.IN0
data[225] => _.IN0
data[226] => _.IN0
data[227] => _.IN0
data[228] => _.IN0
data[229] => _.IN0
data[230] => _.IN0
data[231] => _.IN0
data[232] => _.IN0
data[233] => _.IN0
data[234] => _.IN0
data[235] => _.IN0
data[236] => _.IN0
data[237] => _.IN0
data[238] => _.IN0
data[239] => _.IN0
data[240] => _.IN0
data[241] => _.IN0
data[242] => _.IN0
data[243] => _.IN0
data[244] => _.IN0
data[245] => _.IN0
data[246] => _.IN0
data[247] => _.IN0
data[248] => _.IN0
data[249] => _.IN0
data[250] => _.IN0
data[251] => _.IN0
data[252] => _.IN0
data[253] => _.IN0
data[254] => _.IN0
data[255] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[31].IN0
sel[2] => _.IN0
sel[2] => result_node[30].IN0
sel[2] => _.IN0
sel[2] => result_node[29].IN0
sel[2] => _.IN0
sel[2] => result_node[28].IN0
sel[2] => _.IN0
sel[2] => result_node[27].IN0
sel[2] => _.IN0
sel[2] => result_node[26].IN0
sel[2] => _.IN0
sel[2] => result_node[25].IN0
sel[2] => _.IN0
sel[2] => result_node[24].IN0
sel[2] => _.IN0
sel[2] => result_node[23].IN0
sel[2] => _.IN0
sel[2] => result_node[22].IN0
sel[2] => _.IN0
sel[2] => result_node[21].IN0
sel[2] => _.IN0
sel[2] => result_node[20].IN0
sel[2] => _.IN0
sel[2] => result_node[19].IN0
sel[2] => _.IN0
sel[2] => result_node[18].IN0
sel[2] => _.IN0
sel[2] => result_node[17].IN0
sel[2] => _.IN0
sel[2] => result_node[16].IN0
sel[2] => _.IN0
sel[2] => result_node[15].IN0
sel[2] => _.IN0
sel[2] => result_node[14].IN0
sel[2] => _.IN0
sel[2] => result_node[13].IN0
sel[2] => _.IN0
sel[2] => result_node[12].IN0
sel[2] => _.IN0
sel[2] => result_node[11].IN0
sel[2] => _.IN0
sel[2] => result_node[10].IN0
sel[2] => _.IN0
sel[2] => result_node[9].IN0
sel[2] => _.IN0
sel[2] => result_node[8].IN0
sel[2] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|ensc350_system|ensc350:uut
clk => pc_calc:pc_calculation.clk
clk => Pipe_alu_out[0].CLK
clk => Pipe_alu_out[1].CLK
clk => Pipe_alu_out[2].CLK
clk => Pipe_alu_out[3].CLK
clk => Pipe_alu_out[4].CLK
clk => Pipe_alu_out[5].CLK
clk => Pipe_alu_out[6].CLK
clk => Pipe_alu_out[7].CLK
clk => Pipe_alu_out[8].CLK
clk => Pipe_alu_out[9].CLK
clk => Pipe_alu_out[10].CLK
clk => Pipe_alu_out[11].CLK
clk => Pipe_alu_out[12].CLK
clk => Pipe_alu_out[13].CLK
clk => Pipe_alu_out[14].CLK
clk => Pipe_alu_out[15].CLK
clk => Pipe_alu_out[16].CLK
clk => Pipe_alu_out[17].CLK
clk => Pipe_alu_out[18].CLK
clk => Pipe_alu_out[19].CLK
clk => Pipe_alu_out[20].CLK
clk => Pipe_alu_out[21].CLK
clk => Pipe_alu_out[22].CLK
clk => Pipe_alu_out[23].CLK
clk => Pipe_alu_out[24].CLK
clk => Pipe_alu_out[25].CLK
clk => Pipe_alu_out[26].CLK
clk => Pipe_alu_out[27].CLK
clk => Pipe_alu_out[28].CLK
clk => Pipe_alu_out[29].CLK
clk => Pipe_alu_out[30].CLK
clk => Pipe_alu_out[31].CLK
clk => Pipe_mul_out[0].CLK
clk => Pipe_mul_out[1].CLK
clk => Pipe_mul_out[2].CLK
clk => Pipe_mul_out[3].CLK
clk => Pipe_mul_out[4].CLK
clk => Pipe_mul_out[5].CLK
clk => Pipe_mul_out[6].CLK
clk => Pipe_mul_out[7].CLK
clk => Pipe_mul_out[8].CLK
clk => Pipe_mul_out[9].CLK
clk => Pipe_mul_out[10].CLK
clk => Pipe_mul_out[11].CLK
clk => Pipe_mul_out[12].CLK
clk => Pipe_mul_out[13].CLK
clk => Pipe_mul_out[14].CLK
clk => Pipe_mul_out[15].CLK
clk => Pipe_mul_out[16].CLK
clk => Pipe_mul_out[17].CLK
clk => Pipe_mul_out[18].CLK
clk => Pipe_mul_out[19].CLK
clk => Pipe_mul_out[20].CLK
clk => Pipe_mul_out[21].CLK
clk => Pipe_mul_out[22].CLK
clk => Pipe_mul_out[23].CLK
clk => Pipe_mul_out[24].CLK
clk => Pipe_mul_out[25].CLK
clk => Pipe_mul_out[26].CLK
clk => Pipe_mul_out[27].CLK
clk => Pipe_mul_out[28].CLK
clk => Pipe_mul_out[29].CLK
clk => Pipe_mul_out[30].CLK
clk => Pipe_mul_out[31].CLK
clk => Pipe_RD[0].CLK
clk => Pipe_RD[1].CLK
clk => Pipe_RD[2].CLK
clk => Pipe_RD[3].CLK
clk => rfile:register_file.clk
clk => Pipe_wb_sel~1.DATAIN
resetn => pc_calc:pc_calculation.resetn
resetn => rfile:register_file.resetn
resetn => Pipe_alu_out[0].ACLR
resetn => Pipe_alu_out[1].ACLR
resetn => Pipe_alu_out[2].ACLR
resetn => Pipe_alu_out[3].ACLR
resetn => Pipe_alu_out[4].ACLR
resetn => Pipe_alu_out[5].ACLR
resetn => Pipe_alu_out[6].ACLR
resetn => Pipe_alu_out[7].ACLR
resetn => Pipe_alu_out[8].ACLR
resetn => Pipe_alu_out[9].ACLR
resetn => Pipe_alu_out[10].ACLR
resetn => Pipe_alu_out[11].ACLR
resetn => Pipe_alu_out[12].ACLR
resetn => Pipe_alu_out[13].ACLR
resetn => Pipe_alu_out[14].ACLR
resetn => Pipe_alu_out[15].ACLR
resetn => Pipe_alu_out[16].ACLR
resetn => Pipe_alu_out[17].ACLR
resetn => Pipe_alu_out[18].ACLR
resetn => Pipe_alu_out[19].ACLR
resetn => Pipe_alu_out[20].ACLR
resetn => Pipe_alu_out[21].ACLR
resetn => Pipe_alu_out[22].ACLR
resetn => Pipe_alu_out[23].ACLR
resetn => Pipe_alu_out[24].ACLR
resetn => Pipe_alu_out[25].ACLR
resetn => Pipe_alu_out[26].ACLR
resetn => Pipe_alu_out[27].ACLR
resetn => Pipe_alu_out[28].ACLR
resetn => Pipe_alu_out[29].ACLR
resetn => Pipe_alu_out[30].ACLR
resetn => Pipe_alu_out[31].ACLR
resetn => Pipe_mul_out[0].ACLR
resetn => Pipe_mul_out[1].ACLR
resetn => Pipe_mul_out[2].ACLR
resetn => Pipe_mul_out[3].ACLR
resetn => Pipe_mul_out[4].ACLR
resetn => Pipe_mul_out[5].ACLR
resetn => Pipe_mul_out[6].ACLR
resetn => Pipe_mul_out[7].ACLR
resetn => Pipe_mul_out[8].ACLR
resetn => Pipe_mul_out[9].ACLR
resetn => Pipe_mul_out[10].ACLR
resetn => Pipe_mul_out[11].ACLR
resetn => Pipe_mul_out[12].ACLR
resetn => Pipe_mul_out[13].ACLR
resetn => Pipe_mul_out[14].ACLR
resetn => Pipe_mul_out[15].ACLR
resetn => Pipe_mul_out[16].ACLR
resetn => Pipe_mul_out[17].ACLR
resetn => Pipe_mul_out[18].ACLR
resetn => Pipe_mul_out[19].ACLR
resetn => Pipe_mul_out[20].ACLR
resetn => Pipe_mul_out[21].ACLR
resetn => Pipe_mul_out[22].ACLR
resetn => Pipe_mul_out[23].ACLR
resetn => Pipe_mul_out[24].ACLR
resetn => Pipe_mul_out[25].ACLR
resetn => Pipe_mul_out[26].ACLR
resetn => Pipe_mul_out[27].ACLR
resetn => Pipe_mul_out[28].ACLR
resetn => Pipe_mul_out[29].ACLR
resetn => Pipe_mul_out[30].ACLR
resetn => Pipe_mul_out[31].ACLR
resetn => Pipe_RD[0].ACLR
resetn => Pipe_RD[1].ACLR
resetn => Pipe_RD[2].ACLR
resetn => Pipe_RD[3].ACLR
resetn => Pipe_wb_sel~3.DATAIN
iaddr_out[0] <= pc_calc:pc_calculation.IADDR_OUT[0]
iaddr_out[1] <= pc_calc:pc_calculation.IADDR_OUT[1]
iaddr_out[2] <= pc_calc:pc_calculation.IADDR_OUT[2]
iaddr_out[3] <= pc_calc:pc_calculation.IADDR_OUT[3]
iaddr_out[4] <= pc_calc:pc_calculation.IADDR_OUT[4]
iaddr_out[5] <= pc_calc:pc_calculation.IADDR_OUT[5]
iaddr_out[6] <= pc_calc:pc_calculation.IADDR_OUT[6]
iaddr_out[7] <= pc_calc:pc_calculation.IADDR_OUT[7]
iaddr_out[8] <= pc_calc:pc_calculation.IADDR_OUT[8]
iaddr_out[9] <= pc_calc:pc_calculation.IADDR_OUT[9]
iaddr_out[10] <= pc_calc:pc_calculation.IADDR_OUT[10]
iaddr_out[11] <= pc_calc:pc_calculation.IADDR_OUT[11]
idata_in[0] => decodeop:instr_decode.instr[0]
idata_in[1] => decodeop:instr_decode.instr[1]
idata_in[2] => decodeop:instr_decode.instr[2]
idata_in[3] => decodeop:instr_decode.instr[3]
idata_in[4] => decodeop:instr_decode.instr[4]
idata_in[5] => decodeop:instr_decode.instr[5]
idata_in[6] => decodeop:instr_decode.instr[6]
idata_in[7] => decodeop:instr_decode.instr[7]
idata_in[8] => decodeop:instr_decode.instr[8]
idata_in[9] => decodeop:instr_decode.instr[9]
idata_in[10] => decodeop:instr_decode.instr[10]
idata_in[11] => decodeop:instr_decode.instr[11]
idata_in[12] => decodeop:instr_decode.instr[12]
idata_in[13] => decodeop:instr_decode.instr[13]
idata_in[14] => decodeop:instr_decode.instr[14]
idata_in[15] => decodeop:instr_decode.instr[15]
idata_in[16] => decodeop:instr_decode.instr[16]
idata_in[17] => decodeop:instr_decode.instr[17]
idata_in[18] => decodeop:instr_decode.instr[18]
idata_in[19] => decodeop:instr_decode.instr[19]
idata_in[20] => decodeop:instr_decode.instr[20]
idata_in[21] => decodeop:instr_decode.instr[21]
idata_in[22] => decodeop:instr_decode.instr[22]
idata_in[23] => decodeop:instr_decode.instr[23]
idata_in[24] => decodeop:instr_decode.instr[24]
idata_in[25] => decodeop:instr_decode.instr[25]
idata_in[26] => decodeop:instr_decode.instr[26]
idata_in[27] => decodeop:instr_decode.instr[27]
idata_in[28] => decodeop:instr_decode.instr[28]
idata_in[29] => decodeop:instr_decode.instr[29]
idata_in[30] => decodeop:instr_decode.instr[30]
idata_in[31] => decodeop:instr_decode.instr[31]
daddr_out[0] <= mem_control:memory_logic.ADDR_OUT[0]
daddr_out[1] <= mem_control:memory_logic.ADDR_OUT[1]
daddr_out[2] <= mem_control:memory_logic.ADDR_OUT[2]
daddr_out[3] <= mem_control:memory_logic.ADDR_OUT[3]
daddr_out[4] <= mem_control:memory_logic.ADDR_OUT[4]
daddr_out[5] <= mem_control:memory_logic.ADDR_OUT[5]
daddr_out[6] <= mem_control:memory_logic.ADDR_OUT[6]
daddr_out[7] <= mem_control:memory_logic.ADDR_OUT[7]
daddr_out[8] <= mem_control:memory_logic.ADDR_OUT[8]
daddr_out[9] <= mem_control:memory_logic.ADDR_OUT[9]
daddr_out[10] <= mem_control:memory_logic.ADDR_OUT[10]
daddr_out[11] <= mem_control:memory_logic.ADDR_OUT[11]
daddr_out[12] <= mem_control:memory_logic.ADDR_OUT[12]
daddr_out[13] <= mem_control:memory_logic.ADDR_OUT[13]
daddr_out[14] <= mem_control:memory_logic.ADDR_OUT[14]
daddr_out[15] <= mem_control:memory_logic.ADDR_OUT[15]
dmem_read <= mem_control:memory_logic.MR
dmem_write <= mem_control:memory_logic.MW
ddata_in[0] => rf_in1.DATAB
ddata_in[0] => mem_control:memory_logic.DATA_IN[0]
ddata_in[1] => rf_in1.DATAB
ddata_in[1] => mem_control:memory_logic.DATA_IN[1]
ddata_in[2] => rf_in1.DATAB
ddata_in[2] => mem_control:memory_logic.DATA_IN[2]
ddata_in[3] => rf_in1.DATAB
ddata_in[3] => mem_control:memory_logic.DATA_IN[3]
ddata_in[4] => rf_in1.DATAB
ddata_in[4] => mem_control:memory_logic.DATA_IN[4]
ddata_in[5] => rf_in1.DATAB
ddata_in[5] => mem_control:memory_logic.DATA_IN[5]
ddata_in[6] => rf_in1.DATAB
ddata_in[6] => mem_control:memory_logic.DATA_IN[6]
ddata_in[7] => rf_in1.DATAB
ddata_in[7] => mem_control:memory_logic.DATA_IN[7]
ddata_in[8] => rf_in1.DATAB
ddata_in[8] => mem_control:memory_logic.DATA_IN[8]
ddata_in[9] => rf_in1.DATAB
ddata_in[9] => mem_control:memory_logic.DATA_IN[9]
ddata_in[10] => rf_in1.DATAB
ddata_in[10] => mem_control:memory_logic.DATA_IN[10]
ddata_in[11] => rf_in1.DATAB
ddata_in[11] => mem_control:memory_logic.DATA_IN[11]
ddata_in[12] => rf_in1.DATAB
ddata_in[12] => mem_control:memory_logic.DATA_IN[12]
ddata_in[13] => rf_in1.DATAB
ddata_in[13] => mem_control:memory_logic.DATA_IN[13]
ddata_in[14] => rf_in1.DATAB
ddata_in[14] => mem_control:memory_logic.DATA_IN[14]
ddata_in[15] => rf_in1.DATAB
ddata_in[15] => mem_control:memory_logic.DATA_IN[15]
ddata_in[16] => rf_in1.DATAB
ddata_in[16] => mem_control:memory_logic.DATA_IN[16]
ddata_in[17] => rf_in1.DATAB
ddata_in[17] => mem_control:memory_logic.DATA_IN[17]
ddata_in[18] => rf_in1.DATAB
ddata_in[18] => mem_control:memory_logic.DATA_IN[18]
ddata_in[19] => rf_in1.DATAB
ddata_in[19] => mem_control:memory_logic.DATA_IN[19]
ddata_in[20] => rf_in1.DATAB
ddata_in[20] => mem_control:memory_logic.DATA_IN[20]
ddata_in[21] => rf_in1.DATAB
ddata_in[21] => mem_control:memory_logic.DATA_IN[21]
ddata_in[22] => rf_in1.DATAB
ddata_in[22] => mem_control:memory_logic.DATA_IN[22]
ddata_in[23] => rf_in1.DATAB
ddata_in[23] => mem_control:memory_logic.DATA_IN[23]
ddata_in[24] => rf_in1.DATAB
ddata_in[24] => mem_control:memory_logic.DATA_IN[24]
ddata_in[25] => rf_in1.DATAB
ddata_in[25] => mem_control:memory_logic.DATA_IN[25]
ddata_in[26] => rf_in1.DATAB
ddata_in[26] => mem_control:memory_logic.DATA_IN[26]
ddata_in[27] => rf_in1.DATAB
ddata_in[27] => mem_control:memory_logic.DATA_IN[27]
ddata_in[28] => rf_in1.DATAB
ddata_in[28] => mem_control:memory_logic.DATA_IN[28]
ddata_in[29] => rf_in1.DATAB
ddata_in[29] => mem_control:memory_logic.DATA_IN[29]
ddata_in[30] => rf_in1.DATAB
ddata_in[30] => mem_control:memory_logic.DATA_IN[30]
ddata_in[31] => rf_in1.DATAB
ddata_in[31] => mem_control:memory_logic.DATA_IN[31]
ddata_out[0] <= mem_control:memory_logic.DATA_OUT[0]
ddata_out[1] <= mem_control:memory_logic.DATA_OUT[1]
ddata_out[2] <= mem_control:memory_logic.DATA_OUT[2]
ddata_out[3] <= mem_control:memory_logic.DATA_OUT[3]
ddata_out[4] <= mem_control:memory_logic.DATA_OUT[4]
ddata_out[5] <= mem_control:memory_logic.DATA_OUT[5]
ddata_out[6] <= mem_control:memory_logic.DATA_OUT[6]
ddata_out[7] <= mem_control:memory_logic.DATA_OUT[7]
ddata_out[8] <= mem_control:memory_logic.DATA_OUT[8]
ddata_out[9] <= mem_control:memory_logic.DATA_OUT[9]
ddata_out[10] <= mem_control:memory_logic.DATA_OUT[10]
ddata_out[11] <= mem_control:memory_logic.DATA_OUT[11]
ddata_out[12] <= mem_control:memory_logic.DATA_OUT[12]
ddata_out[13] <= mem_control:memory_logic.DATA_OUT[13]
ddata_out[14] <= mem_control:memory_logic.DATA_OUT[14]
ddata_out[15] <= mem_control:memory_logic.DATA_OUT[15]
ddata_out[16] <= mem_control:memory_logic.DATA_OUT[16]
ddata_out[17] <= mem_control:memory_logic.DATA_OUT[17]
ddata_out[18] <= mem_control:memory_logic.DATA_OUT[18]
ddata_out[19] <= mem_control:memory_logic.DATA_OUT[19]
ddata_out[20] <= mem_control:memory_logic.DATA_OUT[20]
ddata_out[21] <= mem_control:memory_logic.DATA_OUT[21]
ddata_out[22] <= mem_control:memory_logic.DATA_OUT[22]
ddata_out[23] <= mem_control:memory_logic.DATA_OUT[23]
ddata_out[24] <= mem_control:memory_logic.DATA_OUT[24]
ddata_out[25] <= mem_control:memory_logic.DATA_OUT[25]
ddata_out[26] <= mem_control:memory_logic.DATA_OUT[26]
ddata_out[27] <= mem_control:memory_logic.DATA_OUT[27]
ddata_out[28] <= mem_control:memory_logic.DATA_OUT[28]
ddata_out[29] <= mem_control:memory_logic.DATA_OUT[29]
ddata_out[30] <= mem_control:memory_logic.DATA_OUT[30]
ddata_out[31] <= mem_control:memory_logic.DATA_OUT[31]


|ensc350_system|ensc350:uut|DecodeOp:instr_decode
instr[0] => immediate.DATAB
instr[0] => immediate.DATAB
instr[0] => immediate.DATAB
instr[0] => immediate.DATAB
instr[0] => immediate.DATAB
instr[0] => immediate.DATAB
instr[0] => immediate.DATAB
instr[0] => immediate.DATAB
instr[0] => immediate.DATAB
instr[0] => immediate.DATAB
instr[1] => immediate.DATAB
instr[1] => immediate.DATAB
instr[1] => immediate.DATAB
instr[1] => immediate.DATAB
instr[1] => immediate.DATAB
instr[1] => immediate.DATAB
instr[1] => immediate.DATAB
instr[1] => immediate.DATAB
instr[1] => immediate.DATAB
instr[1] => immediate.DATAB
instr[2] => immediate.DATAB
instr[2] => immediate.DATAB
instr[2] => immediate.DATAB
instr[2] => immediate.DATAB
instr[2] => immediate.DATAB
instr[2] => immediate.DATAB
instr[2] => immediate.DATAB
instr[2] => immediate.DATAB
instr[2] => immediate.DATAB
instr[2] => immediate.DATAB
instr[3] => immediate.DATAB
instr[3] => immediate.DATAB
instr[3] => immediate.DATAB
instr[3] => immediate.DATAB
instr[3] => immediate.DATAB
instr[3] => immediate.DATAB
instr[3] => immediate.DATAB
instr[3] => immediate.DATAB
instr[3] => immediate.DATAB
instr[3] => immediate.DATAB
instr[4] => immediate.DATAB
instr[4] => immediate.DATAB
instr[4] => immediate.DATAB
instr[4] => immediate.DATAB
instr[4] => immediate.DATAB
instr[4] => immediate.DATAB
instr[4] => immediate.DATAB
instr[4] => immediate.DATAB
instr[4] => immediate.DATAB
instr[4] => immediate.DATAB
instr[5] => immediate.DATAB
instr[5] => immediate.DATAB
instr[5] => immediate.DATAB
instr[5] => immediate.DATAB
instr[5] => immediate.DATAB
instr[5] => immediate.DATAB
instr[5] => immediate.DATAB
instr[5] => immediate.DATAB
instr[5] => immediate.DATAB
instr[5] => immediate.DATAB
instr[6] => immediate.DATAB
instr[6] => immediate.DATAB
instr[6] => immediate.DATAB
instr[6] => immediate.DATAB
instr[6] => immediate.DATAB
instr[6] => immediate.DATAB
instr[6] => immediate.DATAB
instr[6] => immediate.DATAB
instr[6] => immediate.DATAB
instr[6] => immediate.DATAB
instr[7] => immediate.DATAB
instr[7] => immediate.DATAB
instr[7] => immediate.DATAB
instr[7] => immediate.DATAB
instr[7] => immediate.DATAB
instr[7] => immediate.DATAB
instr[7] => immediate.DATAB
instr[7] => immediate.DATAB
instr[7] => immediate.DATAB
instr[7] => immediate.DATAB
instr[8] => immediate.DATAB
instr[8] => immediate.DATAB
instr[8] => immediate.DATAB
instr[8] => immediate.DATAB
instr[8] => immediate.DATAB
instr[8] => immediate.DATAB
instr[8] => immediate.DATAB
instr[8] => immediate.DATAB
instr[8] => immediate.DATAB
instr[8] => immediate.DATAB
instr[9] => immediate.DATAB
instr[9] => immediate.DATAB
instr[9] => immediate.DATAB
instr[9] => immediate.DATAB
instr[9] => immediate.DATAB
instr[9] => immediate.DATAB
instr[9] => immediate.DATAB
instr[9] => immediate.DATAB
instr[9] => immediate.DATAB
instr[9] => immediate.DATAB
instr[10] => immediate.DATAB
instr[10] => immediate.DATAB
instr[10] => immediate.DATAB
instr[10] => immediate.DATAB
instr[10] => immediate.DATAB
instr[10] => immediate.DATAB
instr[10] => immediate.DATAB
instr[10] => immediate.DATAB
instr[10] => immediate.DATAB
instr[10] => immediate.DATAB
instr[11] => immediate.DATAB
instr[11] => immediate.DATAB
instr[11] => immediate.DATAB
instr[11] => immediate.DATAB
instr[11] => immediate.DATAB
instr[11] => immediate.DATAB
instr[11] => immediate.DATAB
instr[11] => immediate.DATAB
instr[11] => immediate.DATAB
instr[11] => immediate.DATAB
instr[12] => immediate.DATAB
instr[12] => immediate.DATAB
instr[12] => immediate.DATAB
instr[12] => immediate.DATAB
instr[12] => immediate.DATAB
instr[12] => immediate.DATAB
instr[12] => immediate.DATAB
instr[12] => immediate.DATAB
instr[12] => immediate.DATAB
instr[12] => immediate.DATAB
instr[12] => rs2.DATAA
instr[12] => rs2.DATAB
instr[12] => rs2.DATAB
instr[12] => rs2.DATAB
instr[12] => rs2.DATAB
instr[12] => rs2.DATAB
instr[12] => rs2.DATAB
instr[12] => rs2.DATAB
instr[12] => rs2.DATAB
instr[12] => rs2.DATAB
instr[12] => rs2.DATAB
instr[12] => rs2.DATAB
instr[12] => rs2.DATAB
instr[12] => rs2.DATAB
instr[12] => rs2.DATAB
instr[12] => rs2.DATAB
instr[13] => immediate.DATAB
instr[13] => immediate.DATAB
instr[13] => immediate.DATAB
instr[13] => immediate.DATAB
instr[13] => immediate.DATAB
instr[13] => immediate.DATAB
instr[13] => immediate.DATAB
instr[13] => immediate.DATAB
instr[13] => immediate.DATAB
instr[13] => immediate.DATAB
instr[13] => rs2.DATAA
instr[13] => rs2.DATAB
instr[13] => rs2.DATAB
instr[13] => rs2.DATAB
instr[13] => rs2.DATAB
instr[13] => rs2.DATAB
instr[13] => rs2.DATAB
instr[13] => rs2.DATAB
instr[13] => rs2.DATAB
instr[13] => rs2.DATAB
instr[13] => rs2.DATAB
instr[13] => rs2.DATAB
instr[13] => rs2.DATAB
instr[13] => rs2.DATAB
instr[13] => rs2.DATAB
instr[13] => rs2.DATAB
instr[14] => immediate.DATAB
instr[14] => immediate.DATAB
instr[14] => immediate.DATAB
instr[14] => immediate.DATAB
instr[14] => immediate.DATAB
instr[14] => immediate.DATAB
instr[14] => immediate.DATAB
instr[14] => immediate.DATAB
instr[14] => immediate.DATAB
instr[14] => immediate.DATAB
instr[14] => rs2.DATAA
instr[14] => rs2.DATAB
instr[14] => rs2.DATAB
instr[14] => rs2.DATAB
instr[14] => rs2.DATAB
instr[14] => rs2.DATAB
instr[14] => rs2.DATAB
instr[14] => rs2.DATAB
instr[14] => rs2.DATAB
instr[14] => rs2.DATAB
instr[14] => rs2.DATAB
instr[14] => rs2.DATAB
instr[14] => rs2.DATAB
instr[14] => rs2.DATAB
instr[14] => rs2.DATAB
instr[14] => rs2.DATAB
instr[15] => immediate.DATAB
instr[15] => immediate.DATAB
instr[15] => immediate.DATAB
instr[15] => immediate.DATAB
instr[15] => immediate.DATAB
instr[15] => immediate.DATAB
instr[15] => immediate.DATAB
instr[15] => immediate.DATAB
instr[15] => immediate.DATAB
instr[15] => immediate.DATAB
instr[15] => immediate.DATAB
instr[15] => immediate.DATAB
instr[15] => rs2.DATAA
instr[15] => rs2.DATAB
instr[15] => rs2.DATAB
instr[15] => rs2.DATAB
instr[15] => rs2.DATAB
instr[15] => rs2.DATAB
instr[15] => rs2.DATAB
instr[15] => rs2.DATAB
instr[15] => rs2.DATAB
instr[15] => rs2.DATAB
instr[15] => rs2.DATAB
instr[15] => rs2.DATAB
instr[15] => rs2.DATAB
instr[15] => rs2.DATAB
instr[15] => rs2.DATAB
instr[15] => rs2.DATAB
instr[16] => rs1.DATAA
instr[16] => rs1.DATAB
instr[16] => rs1.DATAB
instr[16] => rs1.DATAB
instr[16] => rs1.DATAB
instr[16] => rs1.DATAB
instr[16] => rs1.DATAB
instr[16] => rs1.DATAB
instr[16] => rs1.DATAB
instr[16] => rs1.DATAB
instr[16] => rs1.DATAB
instr[16] => rs1.DATAB
instr[16] => rs1.DATAB
instr[16] => rs1.DATAB
instr[16] => rs1.DATAB
instr[16] => rs1.DATAB
instr[16] => rs1.DATAB
instr[16] => rs1.DATAB
instr[16] => rs2.DATAB
instr[16] => rs2.DATAB
instr[17] => rs1.DATAA
instr[17] => rs1.DATAB
instr[17] => rs1.DATAB
instr[17] => rs1.DATAB
instr[17] => rs1.DATAB
instr[17] => rs1.DATAB
instr[17] => rs1.DATAB
instr[17] => rs1.DATAB
instr[17] => rs1.DATAB
instr[17] => rs1.DATAB
instr[17] => rs1.DATAB
instr[17] => rs1.DATAB
instr[17] => rs1.DATAB
instr[17] => rs1.DATAB
instr[17] => rs1.DATAB
instr[17] => rs1.DATAB
instr[17] => rs1.DATAB
instr[17] => rs1.DATAB
instr[17] => rs2.DATAB
instr[17] => rs2.DATAB
instr[18] => rs1.DATAA
instr[18] => rs1.DATAB
instr[18] => rs1.DATAB
instr[18] => rs1.DATAB
instr[18] => rs1.DATAB
instr[18] => rs1.DATAB
instr[18] => rs1.DATAB
instr[18] => rs1.DATAB
instr[18] => rs1.DATAB
instr[18] => rs1.DATAB
instr[18] => rs1.DATAB
instr[18] => rs1.DATAB
instr[18] => rs1.DATAB
instr[18] => rs1.DATAB
instr[18] => rs1.DATAB
instr[18] => rs1.DATAB
instr[18] => rs1.DATAB
instr[18] => rs1.DATAB
instr[18] => rs2.DATAB
instr[18] => rs2.DATAB
instr[19] => rs1.DATAA
instr[19] => rs1.DATAB
instr[19] => rs1.DATAB
instr[19] => rs1.DATAB
instr[19] => rs1.DATAB
instr[19] => rs1.DATAB
instr[19] => rs1.DATAB
instr[19] => rs1.DATAB
instr[19] => rs1.DATAB
instr[19] => rs1.DATAB
instr[19] => rs1.DATAB
instr[19] => rs1.DATAB
instr[19] => rs1.DATAB
instr[19] => rs1.DATAB
instr[19] => rs1.DATAB
instr[19] => rs1.DATAB
instr[19] => rs1.DATAB
instr[19] => rs1.DATAB
instr[19] => rs2.DATAB
instr[19] => rs2.DATAB
instr[20] => rs1.DATAB
instr[20] => rs1.DATAB
instr[20] => rs1.DATAB
instr[20] => rs2.DATAB
instr[20] => rd.DATAA
instr[20] => rd.DATAB
instr[20] => rd.DATAB
instr[20] => rd.DATAB
instr[20] => rd.DATAB
instr[20] => rd.DATAB
instr[20] => rd.DATAB
instr[20] => rd.DATAB
instr[20] => rd.DATAB
instr[20] => rd.DATAB
instr[20] => rd.DATAB
instr[20] => rd.DATAB
instr[20] => rd.DATAB
instr[20] => rd.DATAB
instr[20] => rd.DATAB
instr[20] => rd.DATAB
instr[20] => rd.DATAB
instr[21] => rs1.DATAB
instr[21] => rs1.DATAB
instr[21] => rs1.DATAB
instr[21] => rs2.DATAB
instr[21] => rd.DATAA
instr[21] => rd.DATAB
instr[21] => rd.DATAB
instr[21] => rd.DATAB
instr[21] => rd.DATAB
instr[21] => rd.DATAB
instr[21] => rd.DATAB
instr[21] => rd.DATAB
instr[21] => rd.DATAB
instr[21] => rd.DATAB
instr[21] => rd.DATAB
instr[21] => rd.DATAB
instr[21] => rd.DATAB
instr[21] => rd.DATAB
instr[21] => rd.DATAB
instr[21] => rd.DATAB
instr[21] => rd.DATAB
instr[22] => rs1.DATAB
instr[22] => rs1.DATAB
instr[22] => rs1.DATAB
instr[22] => rs2.DATAB
instr[22] => rd.DATAA
instr[22] => rd.DATAB
instr[22] => rd.DATAB
instr[22] => rd.DATAB
instr[22] => rd.DATAB
instr[22] => rd.DATAB
instr[22] => rd.DATAB
instr[22] => rd.DATAB
instr[22] => rd.DATAB
instr[22] => rd.DATAB
instr[22] => rd.DATAB
instr[22] => rd.DATAB
instr[22] => rd.DATAB
instr[22] => rd.DATAB
instr[22] => rd.DATAB
instr[22] => rd.DATAB
instr[22] => rd.DATAB
instr[23] => rs1.DATAB
instr[23] => rs1.DATAB
instr[23] => rs1.DATAB
instr[23] => rs2.DATAB
instr[23] => rd.DATAA
instr[23] => rd.DATAB
instr[23] => rd.DATAB
instr[23] => rd.DATAB
instr[23] => rd.DATAB
instr[23] => rd.DATAB
instr[23] => rd.DATAB
instr[23] => rd.DATAB
instr[23] => rd.DATAB
instr[23] => rd.DATAB
instr[23] => rd.DATAB
instr[23] => rd.DATAB
instr[23] => rd.DATAB
instr[23] => rd.DATAB
instr[23] => rd.DATAB
instr[23] => rd.DATAB
instr[23] => rd.DATAB
instr[24] => Equal0.IN6
instr[24] => Equal1.IN7
instr[24] => Equal2.IN5
instr[24] => Equal3.IN7
instr[24] => Equal4.IN5
instr[24] => Equal5.IN7
instr[24] => Equal6.IN4
instr[24] => Equal7.IN7
instr[24] => Equal8.IN5
instr[24] => Equal9.IN7
instr[24] => Equal10.IN6
instr[24] => Equal11.IN7
instr[24] => Equal12.IN6
instr[24] => Equal13.IN7
instr[24] => Equal14.IN5
instr[24] => Equal15.IN7
instr[24] => Equal16.IN6
instr[24] => Equal17.IN6
instr[24] => Equal18.IN7
instr[24] => Equal19.IN5
instr[25] => Equal0.IN5
instr[25] => Equal1.IN5
instr[25] => Equal2.IN7
instr[25] => Equal3.IN6
instr[25] => Equal4.IN4
instr[25] => Equal5.IN4
instr[25] => Equal6.IN7
instr[25] => Equal7.IN6
instr[25] => Equal8.IN4
instr[25] => Equal9.IN6
instr[25] => Equal10.IN7
instr[25] => Equal11.IN6
instr[25] => Equal12.IN5
instr[25] => Equal13.IN5
instr[25] => Equal14.IN7
instr[25] => Equal15.IN5
instr[25] => Equal16.IN5
instr[25] => Equal17.IN5
instr[25] => Equal18.IN5
instr[25] => Equal19.IN7
instr[26] => Equal0.IN4
instr[26] => Equal1.IN4
instr[26] => Equal2.IN4
instr[26] => Equal3.IN4
instr[26] => Equal4.IN7
instr[26] => Equal5.IN6
instr[26] => Equal6.IN6
instr[26] => Equal7.IN5
instr[26] => Equal8.IN3
instr[26] => Equal9.IN5
instr[26] => Equal10.IN5
instr[26] => Equal11.IN5
instr[26] => Equal12.IN7
instr[26] => Equal13.IN6
instr[26] => Equal14.IN6
instr[26] => Equal15.IN4
instr[26] => Equal16.IN4
instr[26] => Equal17.IN4
instr[26] => Equal18.IN4
instr[26] => Equal19.IN4
instr[27] => Equal0.IN3
instr[27] => Equal1.IN3
instr[27] => Equal2.IN3
instr[27] => Equal3.IN3
instr[27] => Equal4.IN3
instr[27] => Equal5.IN3
instr[27] => Equal6.IN3
instr[27] => Equal7.IN3
instr[27] => Equal8.IN2
instr[27] => Equal9.IN4
instr[27] => Equal10.IN4
instr[27] => Equal11.IN4
instr[27] => Equal12.IN4
instr[27] => Equal13.IN4
instr[27] => Equal14.IN4
instr[27] => Equal15.IN3
instr[27] => Equal16.IN3
instr[27] => Equal17.IN3
instr[27] => Equal18.IN3
instr[27] => Equal19.IN3
instr[28] => Equal0.IN2
instr[28] => Equal1.IN2
instr[28] => Equal2.IN2
instr[28] => Equal3.IN2
instr[28] => Equal4.IN2
instr[28] => Equal5.IN2
instr[28] => Equal6.IN2
instr[28] => Equal7.IN2
instr[28] => Equal8.IN7
instr[28] => Equal9.IN3
instr[28] => Equal10.IN3
instr[28] => Equal11.IN3
instr[28] => Equal12.IN3
instr[28] => Equal13.IN3
instr[28] => Equal14.IN3
instr[28] => Equal15.IN2
instr[28] => Equal16.IN2
instr[28] => Equal17.IN7
instr[28] => Equal18.IN6
instr[28] => Equal19.IN6
instr[29] => Equal0.IN1
instr[29] => Equal1.IN1
instr[29] => Equal2.IN1
instr[29] => Equal3.IN1
instr[29] => Equal4.IN1
instr[29] => Equal5.IN1
instr[29] => Equal6.IN1
instr[29] => Equal7.IN1
instr[29] => Equal8.IN1
instr[29] => Equal9.IN2
instr[29] => Equal10.IN2
instr[29] => Equal11.IN2
instr[29] => Equal12.IN2
instr[29] => Equal13.IN2
instr[29] => Equal14.IN2
instr[29] => Equal15.IN6
instr[29] => Equal16.IN7
instr[29] => Equal17.IN2
instr[29] => Equal18.IN2
instr[29] => Equal19.IN2
instr[30] => Equal0.IN7
instr[30] => Equal1.IN6
instr[30] => Equal2.IN6
instr[30] => Equal3.IN5
instr[30] => Equal4.IN6
instr[30] => Equal5.IN5
instr[30] => Equal6.IN5
instr[30] => Equal7.IN4
instr[30] => Equal8.IN6
instr[30] => Equal9.IN1
instr[30] => Equal10.IN1
instr[30] => Equal11.IN1
instr[30] => Equal12.IN1
instr[30] => Equal13.IN1
instr[30] => Equal14.IN1
instr[30] => Equal15.IN1
instr[30] => Equal16.IN1
instr[30] => Equal17.IN1
instr[30] => Equal18.IN1
instr[30] => Equal19.IN1
instr[31] => Equal0.IN0
instr[31] => Equal1.IN0
instr[31] => Equal2.IN0
instr[31] => Equal3.IN0
instr[31] => Equal4.IN0
instr[31] => Equal5.IN0
instr[31] => Equal6.IN0
instr[31] => Equal7.IN0
instr[31] => Equal8.IN0
instr[31] => Equal9.IN0
instr[31] => Equal10.IN0
instr[31] => Equal11.IN0
instr[31] => Equal12.IN0
instr[31] => Equal13.IN0
instr[31] => Equal14.IN0
instr[31] => Equal15.IN0
instr[31] => Equal16.IN0
instr[31] => Equal17.IN0
instr[31] => Equal18.IN0
instr[31] => Equal19.IN0
rs1[0] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rs1[1] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rs1[2] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rs1[3] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rs2[0] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rs2[1] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rs2[2] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rs2[3] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rd[0] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= rd.DB_MAX_OUTPUT_PORT_TYPE
pc_op.pc_carryon <= pc_op.DB_MAX_OUTPUT_PORT_TYPE
pc_op.pc_beq <= pc_op.DB_MAX_OUTPUT_PORT_TYPE
pc_op.pc_bneq <= pc_op.DB_MAX_OUTPUT_PORT_TYPE
pc_op.pc_jump <= pc_op.DB_MAX_OUTPUT_PORT_TYPE
alu_op.alu_add <= alu_op.DB_MAX_OUTPUT_PORT_TYPE
alu_op.alu_addu <= alu_op.alu_addu.DB_MAX_OUTPUT_PORT_TYPE
alu_op.alu_sub <= alu_op.DB_MAX_OUTPUT_PORT_TYPE
alu_op.alu_subu <= alu_op.alu_subu.DB_MAX_OUTPUT_PORT_TYPE
alu_op.alu_slt <= alu_op.DB_MAX_OUTPUT_PORT_TYPE
alu_op.alu_sltu <= alu_op.alu_sltu.DB_MAX_OUTPUT_PORT_TYPE
alu_op.alu_and <= alu_op.DB_MAX_OUTPUT_PORT_TYPE
alu_op.alu_or <= alu_op.DB_MAX_OUTPUT_PORT_TYPE
alu_op.alu_xor <= alu_op.alu_xor.DB_MAX_OUTPUT_PORT_TYPE
alu_op.alu_nor <= alu_op.alu_nor.DB_MAX_OUTPUT_PORT_TYPE
alu_op.alu_sll <= alu_op.DB_MAX_OUTPUT_PORT_TYPE
alu_op.alu_srl <= alu_op.DB_MAX_OUTPUT_PORT_TYPE
alu_op.alu_sra <= alu_op.DB_MAX_OUTPUT_PORT_TYPE
alu_op.alu_lui <= alu_op.DB_MAX_OUTPUT_PORT_TYPE
mul_op <= mul_op.DB_MAX_OUTPUT_PORT_TYPE
mem_op.mem_nop <= mem_op.DB_MAX_OUTPUT_PORT_TYPE
mem_op.mem_lw <= mem_op.DB_MAX_OUTPUT_PORT_TYPE
mem_op.mem_sw <= mem_op.DB_MAX_OUTPUT_PORT_TYPE
operand_sel <= operand_sel.DB_MAX_OUTPUT_PORT_TYPE
wb_sel.wb_alu <= wb_sel.DB_MAX_OUTPUT_PORT_TYPE
wb_sel.wb_shift <= wb_sel.wb_shift.DB_MAX_OUTPUT_PORT_TYPE
wb_sel.wb_mul <= wb_sel.DB_MAX_OUTPUT_PORT_TYPE
wb_sel.wb_mem <= wb_sel.DB_MAX_OUTPUT_PORT_TYPE
wb_sel.wb_jal <= wb_sel.wb_jal.DB_MAX_OUTPUT_PORT_TYPE
immediate[0] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[1] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[2] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[3] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[4] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[5] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[6] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[7] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[8] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[9] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[10] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[11] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[12] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[13] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[14] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[15] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[16] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[17] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[18] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[19] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[20] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[21] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[22] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[23] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[24] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[25] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[26] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[27] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[28] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[29] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[30] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[31] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
illegal_opcode <= comb.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|ensc350:uut|pc_calc:pc_calculation
clk => curr_pc[0].CLK
clk => curr_pc[1].CLK
clk => curr_pc[2].CLK
clk => curr_pc[3].CLK
clk => curr_pc[4].CLK
clk => curr_pc[5].CLK
clk => curr_pc[6].CLK
clk => curr_pc[7].CLK
clk => curr_pc[8].CLK
clk => curr_pc[9].CLK
clk => curr_pc[10].CLK
clk => curr_pc[11].CLK
resetn => curr_pc[0].PRESET
resetn => curr_pc[1].PRESET
resetn => curr_pc[2].PRESET
resetn => curr_pc[3].PRESET
resetn => curr_pc[4].PRESET
resetn => curr_pc[5].PRESET
resetn => curr_pc[6].PRESET
resetn => curr_pc[7].PRESET
resetn => curr_pc[8].PRESET
resetn => curr_pc[9].PRESET
resetn => curr_pc[10].PRESET
resetn => curr_pc[11].PRESET
pc_op.pc_carryon => ~NO_FANOUT~
pc_op.pc_beq => pc_mux.IN1
pc_op.pc_bneq => pc_mux.IN1
pc_op.pc_jump => next_pc.OUTPUTSELECT
pc_op.pc_jump => next_pc.OUTPUTSELECT
pc_op.pc_jump => next_pc.OUTPUTSELECT
pc_op.pc_jump => next_pc.OUTPUTSELECT
pc_op.pc_jump => next_pc.OUTPUTSELECT
pc_op.pc_jump => next_pc.OUTPUTSELECT
pc_op.pc_jump => next_pc.OUTPUTSELECT
pc_op.pc_jump => next_pc.OUTPUTSELECT
pc_op.pc_jump => next_pc.OUTPUTSELECT
pc_op.pc_jump => next_pc.OUTPUTSELECT
pc_op.pc_jump => next_pc.OUTPUTSELECT
pc_op.pc_jump => next_pc.OUTPUTSELECT
rs1[0] => Equal0.IN31
rs1[0] => next_pc.DATAB
rs1[1] => Equal0.IN30
rs1[1] => next_pc.DATAB
rs1[2] => Equal0.IN29
rs1[2] => next_pc.DATAB
rs1[3] => Equal0.IN28
rs1[3] => next_pc.DATAB
rs1[4] => Equal0.IN27
rs1[4] => next_pc.DATAB
rs1[5] => Equal0.IN26
rs1[5] => next_pc.DATAB
rs1[6] => Equal0.IN25
rs1[6] => next_pc.DATAB
rs1[7] => Equal0.IN24
rs1[7] => next_pc.DATAB
rs1[8] => Equal0.IN23
rs1[8] => next_pc.DATAB
rs1[9] => Equal0.IN22
rs1[9] => next_pc.DATAB
rs1[10] => Equal0.IN21
rs1[10] => next_pc.DATAB
rs1[11] => Equal0.IN20
rs1[11] => next_pc.DATAB
rs1[12] => Equal0.IN19
rs1[13] => Equal0.IN18
rs1[14] => Equal0.IN17
rs1[15] => Equal0.IN16
rs1[16] => Equal0.IN15
rs1[17] => Equal0.IN14
rs1[18] => Equal0.IN13
rs1[19] => Equal0.IN12
rs1[20] => Equal0.IN11
rs1[21] => Equal0.IN10
rs1[22] => Equal0.IN9
rs1[23] => Equal0.IN8
rs1[24] => Equal0.IN7
rs1[25] => Equal0.IN6
rs1[26] => Equal0.IN5
rs1[27] => Equal0.IN4
rs1[28] => Equal0.IN3
rs1[29] => Equal0.IN2
rs1[30] => Equal0.IN1
rs1[31] => Equal0.IN0
rs2[0] => Equal0.IN63
rs2[1] => Equal0.IN62
rs2[2] => Equal0.IN61
rs2[3] => Equal0.IN60
rs2[4] => Equal0.IN59
rs2[5] => Equal0.IN58
rs2[6] => Equal0.IN57
rs2[7] => Equal0.IN56
rs2[8] => Equal0.IN55
rs2[9] => Equal0.IN54
rs2[10] => Equal0.IN53
rs2[11] => Equal0.IN52
rs2[12] => Equal0.IN51
rs2[13] => Equal0.IN50
rs2[14] => Equal0.IN49
rs2[15] => Equal0.IN48
rs2[16] => Equal0.IN47
rs2[17] => Equal0.IN46
rs2[18] => Equal0.IN45
rs2[19] => Equal0.IN44
rs2[20] => Equal0.IN43
rs2[21] => Equal0.IN42
rs2[22] => Equal0.IN41
rs2[23] => Equal0.IN40
rs2[24] => Equal0.IN39
rs2[25] => Equal0.IN38
rs2[26] => Equal0.IN37
rs2[27] => Equal0.IN36
rs2[28] => Equal0.IN35
rs2[29] => Equal0.IN34
rs2[30] => Equal0.IN33
rs2[31] => Equal0.IN32
offset[0] => Add1.IN12
offset[1] => Add1.IN11
offset[2] => Add1.IN10
offset[3] => Add1.IN9
offset[4] => Add1.IN8
offset[5] => Add1.IN7
offset[6] => Add1.IN6
offset[7] => Add1.IN5
offset[8] => Add1.IN4
offset[9] => Add1.IN3
offset[10] => Add1.IN2
offset[11] => ~NO_FANOUT~
offset[12] => ~NO_FANOUT~
offset[13] => ~NO_FANOUT~
offset[14] => ~NO_FANOUT~
offset[15] => ~NO_FANOUT~
offset[16] => ~NO_FANOUT~
offset[17] => ~NO_FANOUT~
offset[18] => ~NO_FANOUT~
offset[19] => ~NO_FANOUT~
offset[20] => ~NO_FANOUT~
offset[21] => ~NO_FANOUT~
offset[22] => ~NO_FANOUT~
offset[23] => ~NO_FANOUT~
offset[24] => ~NO_FANOUT~
offset[25] => ~NO_FANOUT~
offset[26] => ~NO_FANOUT~
offset[27] => ~NO_FANOUT~
offset[28] => ~NO_FANOUT~
offset[29] => ~NO_FANOUT~
offset[30] => ~NO_FANOUT~
offset[31] => Add1.IN1
IADDR_OUT[0] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
IADDR_OUT[1] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
IADDR_OUT[2] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
IADDR_OUT[3] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
IADDR_OUT[4] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
IADDR_OUT[5] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
IADDR_OUT[6] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
IADDR_OUT[7] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
IADDR_OUT[8] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
IADDR_OUT[9] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
IADDR_OUT[10] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
IADDR_OUT[11] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|ensc350:uut|Rfile:register_file
clk => reg_out[15][0].CLK
clk => reg_out[15][1].CLK
clk => reg_out[15][2].CLK
clk => reg_out[15][3].CLK
clk => reg_out[15][4].CLK
clk => reg_out[15][5].CLK
clk => reg_out[15][6].CLK
clk => reg_out[15][7].CLK
clk => reg_out[15][8].CLK
clk => reg_out[15][9].CLK
clk => reg_out[15][10].CLK
clk => reg_out[15][11].CLK
clk => reg_out[15][12].CLK
clk => reg_out[15][13].CLK
clk => reg_out[15][14].CLK
clk => reg_out[15][15].CLK
clk => reg_out[15][16].CLK
clk => reg_out[15][17].CLK
clk => reg_out[15][18].CLK
clk => reg_out[15][19].CLK
clk => reg_out[15][20].CLK
clk => reg_out[15][21].CLK
clk => reg_out[15][22].CLK
clk => reg_out[15][23].CLK
clk => reg_out[15][24].CLK
clk => reg_out[15][25].CLK
clk => reg_out[15][26].CLK
clk => reg_out[15][27].CLK
clk => reg_out[15][28].CLK
clk => reg_out[15][29].CLK
clk => reg_out[15][30].CLK
clk => reg_out[15][31].CLK
clk => reg_out[14][0].CLK
clk => reg_out[14][1].CLK
clk => reg_out[14][2].CLK
clk => reg_out[14][3].CLK
clk => reg_out[14][4].CLK
clk => reg_out[14][5].CLK
clk => reg_out[14][6].CLK
clk => reg_out[14][7].CLK
clk => reg_out[14][8].CLK
clk => reg_out[14][9].CLK
clk => reg_out[14][10].CLK
clk => reg_out[14][11].CLK
clk => reg_out[14][12].CLK
clk => reg_out[14][13].CLK
clk => reg_out[14][14].CLK
clk => reg_out[14][15].CLK
clk => reg_out[14][16].CLK
clk => reg_out[14][17].CLK
clk => reg_out[14][18].CLK
clk => reg_out[14][19].CLK
clk => reg_out[14][20].CLK
clk => reg_out[14][21].CLK
clk => reg_out[14][22].CLK
clk => reg_out[14][23].CLK
clk => reg_out[14][24].CLK
clk => reg_out[14][25].CLK
clk => reg_out[14][26].CLK
clk => reg_out[14][27].CLK
clk => reg_out[14][28].CLK
clk => reg_out[14][29].CLK
clk => reg_out[14][30].CLK
clk => reg_out[14][31].CLK
clk => reg_out[13][0].CLK
clk => reg_out[13][1].CLK
clk => reg_out[13][2].CLK
clk => reg_out[13][3].CLK
clk => reg_out[13][4].CLK
clk => reg_out[13][5].CLK
clk => reg_out[13][6].CLK
clk => reg_out[13][7].CLK
clk => reg_out[13][8].CLK
clk => reg_out[13][9].CLK
clk => reg_out[13][10].CLK
clk => reg_out[13][11].CLK
clk => reg_out[13][12].CLK
clk => reg_out[13][13].CLK
clk => reg_out[13][14].CLK
clk => reg_out[13][15].CLK
clk => reg_out[13][16].CLK
clk => reg_out[13][17].CLK
clk => reg_out[13][18].CLK
clk => reg_out[13][19].CLK
clk => reg_out[13][20].CLK
clk => reg_out[13][21].CLK
clk => reg_out[13][22].CLK
clk => reg_out[13][23].CLK
clk => reg_out[13][24].CLK
clk => reg_out[13][25].CLK
clk => reg_out[13][26].CLK
clk => reg_out[13][27].CLK
clk => reg_out[13][28].CLK
clk => reg_out[13][29].CLK
clk => reg_out[13][30].CLK
clk => reg_out[13][31].CLK
clk => reg_out[12][0].CLK
clk => reg_out[12][1].CLK
clk => reg_out[12][2].CLK
clk => reg_out[12][3].CLK
clk => reg_out[12][4].CLK
clk => reg_out[12][5].CLK
clk => reg_out[12][6].CLK
clk => reg_out[12][7].CLK
clk => reg_out[12][8].CLK
clk => reg_out[12][9].CLK
clk => reg_out[12][10].CLK
clk => reg_out[12][11].CLK
clk => reg_out[12][12].CLK
clk => reg_out[12][13].CLK
clk => reg_out[12][14].CLK
clk => reg_out[12][15].CLK
clk => reg_out[12][16].CLK
clk => reg_out[12][17].CLK
clk => reg_out[12][18].CLK
clk => reg_out[12][19].CLK
clk => reg_out[12][20].CLK
clk => reg_out[12][21].CLK
clk => reg_out[12][22].CLK
clk => reg_out[12][23].CLK
clk => reg_out[12][24].CLK
clk => reg_out[12][25].CLK
clk => reg_out[12][26].CLK
clk => reg_out[12][27].CLK
clk => reg_out[12][28].CLK
clk => reg_out[12][29].CLK
clk => reg_out[12][30].CLK
clk => reg_out[12][31].CLK
clk => reg_out[11][0].CLK
clk => reg_out[11][1].CLK
clk => reg_out[11][2].CLK
clk => reg_out[11][3].CLK
clk => reg_out[11][4].CLK
clk => reg_out[11][5].CLK
clk => reg_out[11][6].CLK
clk => reg_out[11][7].CLK
clk => reg_out[11][8].CLK
clk => reg_out[11][9].CLK
clk => reg_out[11][10].CLK
clk => reg_out[11][11].CLK
clk => reg_out[11][12].CLK
clk => reg_out[11][13].CLK
clk => reg_out[11][14].CLK
clk => reg_out[11][15].CLK
clk => reg_out[11][16].CLK
clk => reg_out[11][17].CLK
clk => reg_out[11][18].CLK
clk => reg_out[11][19].CLK
clk => reg_out[11][20].CLK
clk => reg_out[11][21].CLK
clk => reg_out[11][22].CLK
clk => reg_out[11][23].CLK
clk => reg_out[11][24].CLK
clk => reg_out[11][25].CLK
clk => reg_out[11][26].CLK
clk => reg_out[11][27].CLK
clk => reg_out[11][28].CLK
clk => reg_out[11][29].CLK
clk => reg_out[11][30].CLK
clk => reg_out[11][31].CLK
clk => reg_out[10][0].CLK
clk => reg_out[10][1].CLK
clk => reg_out[10][2].CLK
clk => reg_out[10][3].CLK
clk => reg_out[10][4].CLK
clk => reg_out[10][5].CLK
clk => reg_out[10][6].CLK
clk => reg_out[10][7].CLK
clk => reg_out[10][8].CLK
clk => reg_out[10][9].CLK
clk => reg_out[10][10].CLK
clk => reg_out[10][11].CLK
clk => reg_out[10][12].CLK
clk => reg_out[10][13].CLK
clk => reg_out[10][14].CLK
clk => reg_out[10][15].CLK
clk => reg_out[10][16].CLK
clk => reg_out[10][17].CLK
clk => reg_out[10][18].CLK
clk => reg_out[10][19].CLK
clk => reg_out[10][20].CLK
clk => reg_out[10][21].CLK
clk => reg_out[10][22].CLK
clk => reg_out[10][23].CLK
clk => reg_out[10][24].CLK
clk => reg_out[10][25].CLK
clk => reg_out[10][26].CLK
clk => reg_out[10][27].CLK
clk => reg_out[10][28].CLK
clk => reg_out[10][29].CLK
clk => reg_out[10][30].CLK
clk => reg_out[10][31].CLK
clk => reg_out[9][0].CLK
clk => reg_out[9][1].CLK
clk => reg_out[9][2].CLK
clk => reg_out[9][3].CLK
clk => reg_out[9][4].CLK
clk => reg_out[9][5].CLK
clk => reg_out[9][6].CLK
clk => reg_out[9][7].CLK
clk => reg_out[9][8].CLK
clk => reg_out[9][9].CLK
clk => reg_out[9][10].CLK
clk => reg_out[9][11].CLK
clk => reg_out[9][12].CLK
clk => reg_out[9][13].CLK
clk => reg_out[9][14].CLK
clk => reg_out[9][15].CLK
clk => reg_out[9][16].CLK
clk => reg_out[9][17].CLK
clk => reg_out[9][18].CLK
clk => reg_out[9][19].CLK
clk => reg_out[9][20].CLK
clk => reg_out[9][21].CLK
clk => reg_out[9][22].CLK
clk => reg_out[9][23].CLK
clk => reg_out[9][24].CLK
clk => reg_out[9][25].CLK
clk => reg_out[9][26].CLK
clk => reg_out[9][27].CLK
clk => reg_out[9][28].CLK
clk => reg_out[9][29].CLK
clk => reg_out[9][30].CLK
clk => reg_out[9][31].CLK
clk => reg_out[8][0].CLK
clk => reg_out[8][1].CLK
clk => reg_out[8][2].CLK
clk => reg_out[8][3].CLK
clk => reg_out[8][4].CLK
clk => reg_out[8][5].CLK
clk => reg_out[8][6].CLK
clk => reg_out[8][7].CLK
clk => reg_out[8][8].CLK
clk => reg_out[8][9].CLK
clk => reg_out[8][10].CLK
clk => reg_out[8][11].CLK
clk => reg_out[8][12].CLK
clk => reg_out[8][13].CLK
clk => reg_out[8][14].CLK
clk => reg_out[8][15].CLK
clk => reg_out[8][16].CLK
clk => reg_out[8][17].CLK
clk => reg_out[8][18].CLK
clk => reg_out[8][19].CLK
clk => reg_out[8][20].CLK
clk => reg_out[8][21].CLK
clk => reg_out[8][22].CLK
clk => reg_out[8][23].CLK
clk => reg_out[8][24].CLK
clk => reg_out[8][25].CLK
clk => reg_out[8][26].CLK
clk => reg_out[8][27].CLK
clk => reg_out[8][28].CLK
clk => reg_out[8][29].CLK
clk => reg_out[8][30].CLK
clk => reg_out[8][31].CLK
clk => reg_out[7][0].CLK
clk => reg_out[7][1].CLK
clk => reg_out[7][2].CLK
clk => reg_out[7][3].CLK
clk => reg_out[7][4].CLK
clk => reg_out[7][5].CLK
clk => reg_out[7][6].CLK
clk => reg_out[7][7].CLK
clk => reg_out[7][8].CLK
clk => reg_out[7][9].CLK
clk => reg_out[7][10].CLK
clk => reg_out[7][11].CLK
clk => reg_out[7][12].CLK
clk => reg_out[7][13].CLK
clk => reg_out[7][14].CLK
clk => reg_out[7][15].CLK
clk => reg_out[7][16].CLK
clk => reg_out[7][17].CLK
clk => reg_out[7][18].CLK
clk => reg_out[7][19].CLK
clk => reg_out[7][20].CLK
clk => reg_out[7][21].CLK
clk => reg_out[7][22].CLK
clk => reg_out[7][23].CLK
clk => reg_out[7][24].CLK
clk => reg_out[7][25].CLK
clk => reg_out[7][26].CLK
clk => reg_out[7][27].CLK
clk => reg_out[7][28].CLK
clk => reg_out[7][29].CLK
clk => reg_out[7][30].CLK
clk => reg_out[7][31].CLK
clk => reg_out[6][0].CLK
clk => reg_out[6][1].CLK
clk => reg_out[6][2].CLK
clk => reg_out[6][3].CLK
clk => reg_out[6][4].CLK
clk => reg_out[6][5].CLK
clk => reg_out[6][6].CLK
clk => reg_out[6][7].CLK
clk => reg_out[6][8].CLK
clk => reg_out[6][9].CLK
clk => reg_out[6][10].CLK
clk => reg_out[6][11].CLK
clk => reg_out[6][12].CLK
clk => reg_out[6][13].CLK
clk => reg_out[6][14].CLK
clk => reg_out[6][15].CLK
clk => reg_out[6][16].CLK
clk => reg_out[6][17].CLK
clk => reg_out[6][18].CLK
clk => reg_out[6][19].CLK
clk => reg_out[6][20].CLK
clk => reg_out[6][21].CLK
clk => reg_out[6][22].CLK
clk => reg_out[6][23].CLK
clk => reg_out[6][24].CLK
clk => reg_out[6][25].CLK
clk => reg_out[6][26].CLK
clk => reg_out[6][27].CLK
clk => reg_out[6][28].CLK
clk => reg_out[6][29].CLK
clk => reg_out[6][30].CLK
clk => reg_out[6][31].CLK
clk => reg_out[5][0].CLK
clk => reg_out[5][1].CLK
clk => reg_out[5][2].CLK
clk => reg_out[5][3].CLK
clk => reg_out[5][4].CLK
clk => reg_out[5][5].CLK
clk => reg_out[5][6].CLK
clk => reg_out[5][7].CLK
clk => reg_out[5][8].CLK
clk => reg_out[5][9].CLK
clk => reg_out[5][10].CLK
clk => reg_out[5][11].CLK
clk => reg_out[5][12].CLK
clk => reg_out[5][13].CLK
clk => reg_out[5][14].CLK
clk => reg_out[5][15].CLK
clk => reg_out[5][16].CLK
clk => reg_out[5][17].CLK
clk => reg_out[5][18].CLK
clk => reg_out[5][19].CLK
clk => reg_out[5][20].CLK
clk => reg_out[5][21].CLK
clk => reg_out[5][22].CLK
clk => reg_out[5][23].CLK
clk => reg_out[5][24].CLK
clk => reg_out[5][25].CLK
clk => reg_out[5][26].CLK
clk => reg_out[5][27].CLK
clk => reg_out[5][28].CLK
clk => reg_out[5][29].CLK
clk => reg_out[5][30].CLK
clk => reg_out[5][31].CLK
clk => reg_out[4][0].CLK
clk => reg_out[4][1].CLK
clk => reg_out[4][2].CLK
clk => reg_out[4][3].CLK
clk => reg_out[4][4].CLK
clk => reg_out[4][5].CLK
clk => reg_out[4][6].CLK
clk => reg_out[4][7].CLK
clk => reg_out[4][8].CLK
clk => reg_out[4][9].CLK
clk => reg_out[4][10].CLK
clk => reg_out[4][11].CLK
clk => reg_out[4][12].CLK
clk => reg_out[4][13].CLK
clk => reg_out[4][14].CLK
clk => reg_out[4][15].CLK
clk => reg_out[4][16].CLK
clk => reg_out[4][17].CLK
clk => reg_out[4][18].CLK
clk => reg_out[4][19].CLK
clk => reg_out[4][20].CLK
clk => reg_out[4][21].CLK
clk => reg_out[4][22].CLK
clk => reg_out[4][23].CLK
clk => reg_out[4][24].CLK
clk => reg_out[4][25].CLK
clk => reg_out[4][26].CLK
clk => reg_out[4][27].CLK
clk => reg_out[4][28].CLK
clk => reg_out[4][29].CLK
clk => reg_out[4][30].CLK
clk => reg_out[4][31].CLK
clk => reg_out[3][0].CLK
clk => reg_out[3][1].CLK
clk => reg_out[3][2].CLK
clk => reg_out[3][3].CLK
clk => reg_out[3][4].CLK
clk => reg_out[3][5].CLK
clk => reg_out[3][6].CLK
clk => reg_out[3][7].CLK
clk => reg_out[3][8].CLK
clk => reg_out[3][9].CLK
clk => reg_out[3][10].CLK
clk => reg_out[3][11].CLK
clk => reg_out[3][12].CLK
clk => reg_out[3][13].CLK
clk => reg_out[3][14].CLK
clk => reg_out[3][15].CLK
clk => reg_out[3][16].CLK
clk => reg_out[3][17].CLK
clk => reg_out[3][18].CLK
clk => reg_out[3][19].CLK
clk => reg_out[3][20].CLK
clk => reg_out[3][21].CLK
clk => reg_out[3][22].CLK
clk => reg_out[3][23].CLK
clk => reg_out[3][24].CLK
clk => reg_out[3][25].CLK
clk => reg_out[3][26].CLK
clk => reg_out[3][27].CLK
clk => reg_out[3][28].CLK
clk => reg_out[3][29].CLK
clk => reg_out[3][30].CLK
clk => reg_out[3][31].CLK
clk => reg_out[2][0].CLK
clk => reg_out[2][1].CLK
clk => reg_out[2][2].CLK
clk => reg_out[2][3].CLK
clk => reg_out[2][4].CLK
clk => reg_out[2][5].CLK
clk => reg_out[2][6].CLK
clk => reg_out[2][7].CLK
clk => reg_out[2][8].CLK
clk => reg_out[2][9].CLK
clk => reg_out[2][10].CLK
clk => reg_out[2][11].CLK
clk => reg_out[2][12].CLK
clk => reg_out[2][13].CLK
clk => reg_out[2][14].CLK
clk => reg_out[2][15].CLK
clk => reg_out[2][16].CLK
clk => reg_out[2][17].CLK
clk => reg_out[2][18].CLK
clk => reg_out[2][19].CLK
clk => reg_out[2][20].CLK
clk => reg_out[2][21].CLK
clk => reg_out[2][22].CLK
clk => reg_out[2][23].CLK
clk => reg_out[2][24].CLK
clk => reg_out[2][25].CLK
clk => reg_out[2][26].CLK
clk => reg_out[2][27].CLK
clk => reg_out[2][28].CLK
clk => reg_out[2][29].CLK
clk => reg_out[2][30].CLK
clk => reg_out[2][31].CLK
clk => reg_out[1][0].CLK
clk => reg_out[1][1].CLK
clk => reg_out[1][2].CLK
clk => reg_out[1][3].CLK
clk => reg_out[1][4].CLK
clk => reg_out[1][5].CLK
clk => reg_out[1][6].CLK
clk => reg_out[1][7].CLK
clk => reg_out[1][8].CLK
clk => reg_out[1][9].CLK
clk => reg_out[1][10].CLK
clk => reg_out[1][11].CLK
clk => reg_out[1][12].CLK
clk => reg_out[1][13].CLK
clk => reg_out[1][14].CLK
clk => reg_out[1][15].CLK
clk => reg_out[1][16].CLK
clk => reg_out[1][17].CLK
clk => reg_out[1][18].CLK
clk => reg_out[1][19].CLK
clk => reg_out[1][20].CLK
clk => reg_out[1][21].CLK
clk => reg_out[1][22].CLK
clk => reg_out[1][23].CLK
clk => reg_out[1][24].CLK
clk => reg_out[1][25].CLK
clk => reg_out[1][26].CLK
clk => reg_out[1][27].CLK
clk => reg_out[1][28].CLK
clk => reg_out[1][29].CLK
clk => reg_out[1][30].CLK
clk => reg_out[1][31].CLK
resetn => reg_out[1][0].ACLR
resetn => reg_out[1][1].ACLR
resetn => reg_out[1][2].ACLR
resetn => reg_out[1][3].ACLR
resetn => reg_out[1][4].ACLR
resetn => reg_out[1][5].ACLR
resetn => reg_out[1][6].ACLR
resetn => reg_out[1][7].ACLR
resetn => reg_out[1][8].ACLR
resetn => reg_out[1][9].ACLR
resetn => reg_out[1][10].ACLR
resetn => reg_out[1][11].ACLR
resetn => reg_out[1][12].ACLR
resetn => reg_out[1][13].ACLR
resetn => reg_out[1][14].ACLR
resetn => reg_out[1][15].ACLR
resetn => reg_out[1][16].ACLR
resetn => reg_out[1][17].ACLR
resetn => reg_out[1][18].ACLR
resetn => reg_out[1][19].ACLR
resetn => reg_out[1][20].ACLR
resetn => reg_out[1][21].ACLR
resetn => reg_out[1][22].ACLR
resetn => reg_out[1][23].ACLR
resetn => reg_out[1][24].ACLR
resetn => reg_out[1][25].ACLR
resetn => reg_out[1][26].ACLR
resetn => reg_out[1][27].ACLR
resetn => reg_out[1][28].ACLR
resetn => reg_out[1][29].ACLR
resetn => reg_out[1][30].ACLR
resetn => reg_out[1][31].ACLR
resetn => reg_out[2][0].ACLR
resetn => reg_out[2][1].ACLR
resetn => reg_out[2][2].ACLR
resetn => reg_out[2][3].ACLR
resetn => reg_out[2][4].ACLR
resetn => reg_out[2][5].ACLR
resetn => reg_out[2][6].ACLR
resetn => reg_out[2][7].ACLR
resetn => reg_out[2][8].ACLR
resetn => reg_out[2][9].ACLR
resetn => reg_out[2][10].ACLR
resetn => reg_out[2][11].ACLR
resetn => reg_out[2][12].ACLR
resetn => reg_out[2][13].ACLR
resetn => reg_out[2][14].ACLR
resetn => reg_out[2][15].ACLR
resetn => reg_out[2][16].ACLR
resetn => reg_out[2][17].ACLR
resetn => reg_out[2][18].ACLR
resetn => reg_out[2][19].ACLR
resetn => reg_out[2][20].ACLR
resetn => reg_out[2][21].ACLR
resetn => reg_out[2][22].ACLR
resetn => reg_out[2][23].ACLR
resetn => reg_out[2][24].ACLR
resetn => reg_out[2][25].ACLR
resetn => reg_out[2][26].ACLR
resetn => reg_out[2][27].ACLR
resetn => reg_out[2][28].ACLR
resetn => reg_out[2][29].ACLR
resetn => reg_out[2][30].ACLR
resetn => reg_out[2][31].ACLR
resetn => reg_out[3][0].ACLR
resetn => reg_out[3][1].ACLR
resetn => reg_out[3][2].ACLR
resetn => reg_out[3][3].ACLR
resetn => reg_out[3][4].ACLR
resetn => reg_out[3][5].ACLR
resetn => reg_out[3][6].ACLR
resetn => reg_out[3][7].ACLR
resetn => reg_out[3][8].ACLR
resetn => reg_out[3][9].ACLR
resetn => reg_out[3][10].ACLR
resetn => reg_out[3][11].ACLR
resetn => reg_out[3][12].ACLR
resetn => reg_out[3][13].ACLR
resetn => reg_out[3][14].ACLR
resetn => reg_out[3][15].ACLR
resetn => reg_out[3][16].ACLR
resetn => reg_out[3][17].ACLR
resetn => reg_out[3][18].ACLR
resetn => reg_out[3][19].ACLR
resetn => reg_out[3][20].ACLR
resetn => reg_out[3][21].ACLR
resetn => reg_out[3][22].ACLR
resetn => reg_out[3][23].ACLR
resetn => reg_out[3][24].ACLR
resetn => reg_out[3][25].ACLR
resetn => reg_out[3][26].ACLR
resetn => reg_out[3][27].ACLR
resetn => reg_out[3][28].ACLR
resetn => reg_out[3][29].ACLR
resetn => reg_out[3][30].ACLR
resetn => reg_out[3][31].ACLR
resetn => reg_out[4][0].ACLR
resetn => reg_out[4][1].ACLR
resetn => reg_out[4][2].ACLR
resetn => reg_out[4][3].ACLR
resetn => reg_out[4][4].ACLR
resetn => reg_out[4][5].ACLR
resetn => reg_out[4][6].ACLR
resetn => reg_out[4][7].ACLR
resetn => reg_out[4][8].ACLR
resetn => reg_out[4][9].ACLR
resetn => reg_out[4][10].ACLR
resetn => reg_out[4][11].ACLR
resetn => reg_out[4][12].ACLR
resetn => reg_out[4][13].ACLR
resetn => reg_out[4][14].ACLR
resetn => reg_out[4][15].ACLR
resetn => reg_out[4][16].ACLR
resetn => reg_out[4][17].ACLR
resetn => reg_out[4][18].ACLR
resetn => reg_out[4][19].ACLR
resetn => reg_out[4][20].ACLR
resetn => reg_out[4][21].ACLR
resetn => reg_out[4][22].ACLR
resetn => reg_out[4][23].ACLR
resetn => reg_out[4][24].ACLR
resetn => reg_out[4][25].ACLR
resetn => reg_out[4][26].ACLR
resetn => reg_out[4][27].ACLR
resetn => reg_out[4][28].ACLR
resetn => reg_out[4][29].ACLR
resetn => reg_out[4][30].ACLR
resetn => reg_out[4][31].ACLR
resetn => reg_out[5][0].ACLR
resetn => reg_out[5][1].ACLR
resetn => reg_out[5][2].ACLR
resetn => reg_out[5][3].ACLR
resetn => reg_out[5][4].ACLR
resetn => reg_out[5][5].ACLR
resetn => reg_out[5][6].ACLR
resetn => reg_out[5][7].ACLR
resetn => reg_out[5][8].ACLR
resetn => reg_out[5][9].ACLR
resetn => reg_out[5][10].ACLR
resetn => reg_out[5][11].ACLR
resetn => reg_out[5][12].ACLR
resetn => reg_out[5][13].ACLR
resetn => reg_out[5][14].ACLR
resetn => reg_out[5][15].ACLR
resetn => reg_out[5][16].ACLR
resetn => reg_out[5][17].ACLR
resetn => reg_out[5][18].ACLR
resetn => reg_out[5][19].ACLR
resetn => reg_out[5][20].ACLR
resetn => reg_out[5][21].ACLR
resetn => reg_out[5][22].ACLR
resetn => reg_out[5][23].ACLR
resetn => reg_out[5][24].ACLR
resetn => reg_out[5][25].ACLR
resetn => reg_out[5][26].ACLR
resetn => reg_out[5][27].ACLR
resetn => reg_out[5][28].ACLR
resetn => reg_out[5][29].ACLR
resetn => reg_out[5][30].ACLR
resetn => reg_out[5][31].ACLR
resetn => reg_out[6][0].ACLR
resetn => reg_out[6][1].ACLR
resetn => reg_out[6][2].ACLR
resetn => reg_out[6][3].ACLR
resetn => reg_out[6][4].ACLR
resetn => reg_out[6][5].ACLR
resetn => reg_out[6][6].ACLR
resetn => reg_out[6][7].ACLR
resetn => reg_out[6][8].ACLR
resetn => reg_out[6][9].ACLR
resetn => reg_out[6][10].ACLR
resetn => reg_out[6][11].ACLR
resetn => reg_out[6][12].ACLR
resetn => reg_out[6][13].ACLR
resetn => reg_out[6][14].ACLR
resetn => reg_out[6][15].ACLR
resetn => reg_out[6][16].ACLR
resetn => reg_out[6][17].ACLR
resetn => reg_out[6][18].ACLR
resetn => reg_out[6][19].ACLR
resetn => reg_out[6][20].ACLR
resetn => reg_out[6][21].ACLR
resetn => reg_out[6][22].ACLR
resetn => reg_out[6][23].ACLR
resetn => reg_out[6][24].ACLR
resetn => reg_out[6][25].ACLR
resetn => reg_out[6][26].ACLR
resetn => reg_out[6][27].ACLR
resetn => reg_out[6][28].ACLR
resetn => reg_out[6][29].ACLR
resetn => reg_out[6][30].ACLR
resetn => reg_out[6][31].ACLR
resetn => reg_out[7][0].ACLR
resetn => reg_out[7][1].ACLR
resetn => reg_out[7][2].ACLR
resetn => reg_out[7][3].ACLR
resetn => reg_out[7][4].ACLR
resetn => reg_out[7][5].ACLR
resetn => reg_out[7][6].ACLR
resetn => reg_out[7][7].ACLR
resetn => reg_out[7][8].ACLR
resetn => reg_out[7][9].ACLR
resetn => reg_out[7][10].ACLR
resetn => reg_out[7][11].ACLR
resetn => reg_out[7][12].ACLR
resetn => reg_out[7][13].ACLR
resetn => reg_out[7][14].ACLR
resetn => reg_out[7][15].ACLR
resetn => reg_out[7][16].ACLR
resetn => reg_out[7][17].ACLR
resetn => reg_out[7][18].ACLR
resetn => reg_out[7][19].ACLR
resetn => reg_out[7][20].ACLR
resetn => reg_out[7][21].ACLR
resetn => reg_out[7][22].ACLR
resetn => reg_out[7][23].ACLR
resetn => reg_out[7][24].ACLR
resetn => reg_out[7][25].ACLR
resetn => reg_out[7][26].ACLR
resetn => reg_out[7][27].ACLR
resetn => reg_out[7][28].ACLR
resetn => reg_out[7][29].ACLR
resetn => reg_out[7][30].ACLR
resetn => reg_out[7][31].ACLR
resetn => reg_out[8][0].ACLR
resetn => reg_out[8][1].ACLR
resetn => reg_out[8][2].ACLR
resetn => reg_out[8][3].ACLR
resetn => reg_out[8][4].ACLR
resetn => reg_out[8][5].ACLR
resetn => reg_out[8][6].ACLR
resetn => reg_out[8][7].ACLR
resetn => reg_out[8][8].ACLR
resetn => reg_out[8][9].ACLR
resetn => reg_out[8][10].ACLR
resetn => reg_out[8][11].ACLR
resetn => reg_out[8][12].ACLR
resetn => reg_out[8][13].ACLR
resetn => reg_out[8][14].ACLR
resetn => reg_out[8][15].ACLR
resetn => reg_out[8][16].ACLR
resetn => reg_out[8][17].ACLR
resetn => reg_out[8][18].ACLR
resetn => reg_out[8][19].ACLR
resetn => reg_out[8][20].ACLR
resetn => reg_out[8][21].ACLR
resetn => reg_out[8][22].ACLR
resetn => reg_out[8][23].ACLR
resetn => reg_out[8][24].ACLR
resetn => reg_out[8][25].ACLR
resetn => reg_out[8][26].ACLR
resetn => reg_out[8][27].ACLR
resetn => reg_out[8][28].ACLR
resetn => reg_out[8][29].ACLR
resetn => reg_out[8][30].ACLR
resetn => reg_out[8][31].ACLR
resetn => reg_out[9][0].ACLR
resetn => reg_out[9][1].ACLR
resetn => reg_out[9][2].ACLR
resetn => reg_out[9][3].ACLR
resetn => reg_out[9][4].ACLR
resetn => reg_out[9][5].ACLR
resetn => reg_out[9][6].ACLR
resetn => reg_out[9][7].ACLR
resetn => reg_out[9][8].ACLR
resetn => reg_out[9][9].ACLR
resetn => reg_out[9][10].ACLR
resetn => reg_out[9][11].ACLR
resetn => reg_out[9][12].ACLR
resetn => reg_out[9][13].ACLR
resetn => reg_out[9][14].ACLR
resetn => reg_out[9][15].ACLR
resetn => reg_out[9][16].ACLR
resetn => reg_out[9][17].ACLR
resetn => reg_out[9][18].ACLR
resetn => reg_out[9][19].ACLR
resetn => reg_out[9][20].ACLR
resetn => reg_out[9][21].ACLR
resetn => reg_out[9][22].ACLR
resetn => reg_out[9][23].ACLR
resetn => reg_out[9][24].ACLR
resetn => reg_out[9][25].ACLR
resetn => reg_out[9][26].ACLR
resetn => reg_out[9][27].ACLR
resetn => reg_out[9][28].ACLR
resetn => reg_out[9][29].ACLR
resetn => reg_out[9][30].ACLR
resetn => reg_out[9][31].ACLR
resetn => reg_out[10][0].ACLR
resetn => reg_out[10][1].ACLR
resetn => reg_out[10][2].ACLR
resetn => reg_out[10][3].ACLR
resetn => reg_out[10][4].ACLR
resetn => reg_out[10][5].ACLR
resetn => reg_out[10][6].ACLR
resetn => reg_out[10][7].ACLR
resetn => reg_out[10][8].ACLR
resetn => reg_out[10][9].ACLR
resetn => reg_out[10][10].ACLR
resetn => reg_out[10][11].ACLR
resetn => reg_out[10][12].ACLR
resetn => reg_out[10][13].ACLR
resetn => reg_out[10][14].ACLR
resetn => reg_out[10][15].ACLR
resetn => reg_out[10][16].ACLR
resetn => reg_out[10][17].ACLR
resetn => reg_out[10][18].ACLR
resetn => reg_out[10][19].ACLR
resetn => reg_out[10][20].ACLR
resetn => reg_out[10][21].ACLR
resetn => reg_out[10][22].ACLR
resetn => reg_out[10][23].ACLR
resetn => reg_out[10][24].ACLR
resetn => reg_out[10][25].ACLR
resetn => reg_out[10][26].ACLR
resetn => reg_out[10][27].ACLR
resetn => reg_out[10][28].ACLR
resetn => reg_out[10][29].ACLR
resetn => reg_out[10][30].ACLR
resetn => reg_out[10][31].ACLR
resetn => reg_out[11][0].ACLR
resetn => reg_out[11][1].ACLR
resetn => reg_out[11][2].ACLR
resetn => reg_out[11][3].ACLR
resetn => reg_out[11][4].ACLR
resetn => reg_out[11][5].ACLR
resetn => reg_out[11][6].ACLR
resetn => reg_out[11][7].ACLR
resetn => reg_out[11][8].ACLR
resetn => reg_out[11][9].ACLR
resetn => reg_out[11][10].ACLR
resetn => reg_out[11][11].ACLR
resetn => reg_out[11][12].ACLR
resetn => reg_out[11][13].ACLR
resetn => reg_out[11][14].ACLR
resetn => reg_out[11][15].ACLR
resetn => reg_out[11][16].ACLR
resetn => reg_out[11][17].ACLR
resetn => reg_out[11][18].ACLR
resetn => reg_out[11][19].ACLR
resetn => reg_out[11][20].ACLR
resetn => reg_out[11][21].ACLR
resetn => reg_out[11][22].ACLR
resetn => reg_out[11][23].ACLR
resetn => reg_out[11][24].ACLR
resetn => reg_out[11][25].ACLR
resetn => reg_out[11][26].ACLR
resetn => reg_out[11][27].ACLR
resetn => reg_out[11][28].ACLR
resetn => reg_out[11][29].ACLR
resetn => reg_out[11][30].ACLR
resetn => reg_out[11][31].ACLR
resetn => reg_out[12][0].ACLR
resetn => reg_out[12][1].ACLR
resetn => reg_out[12][2].ACLR
resetn => reg_out[12][3].ACLR
resetn => reg_out[12][4].ACLR
resetn => reg_out[12][5].ACLR
resetn => reg_out[12][6].ACLR
resetn => reg_out[12][7].ACLR
resetn => reg_out[12][8].ACLR
resetn => reg_out[12][9].ACLR
resetn => reg_out[12][10].ACLR
resetn => reg_out[12][11].ACLR
resetn => reg_out[12][12].ACLR
resetn => reg_out[12][13].ACLR
resetn => reg_out[12][14].ACLR
resetn => reg_out[12][15].ACLR
resetn => reg_out[12][16].ACLR
resetn => reg_out[12][17].ACLR
resetn => reg_out[12][18].ACLR
resetn => reg_out[12][19].ACLR
resetn => reg_out[12][20].ACLR
resetn => reg_out[12][21].ACLR
resetn => reg_out[12][22].ACLR
resetn => reg_out[12][23].ACLR
resetn => reg_out[12][24].ACLR
resetn => reg_out[12][25].ACLR
resetn => reg_out[12][26].ACLR
resetn => reg_out[12][27].ACLR
resetn => reg_out[12][28].ACLR
resetn => reg_out[12][29].ACLR
resetn => reg_out[12][30].ACLR
resetn => reg_out[12][31].ACLR
resetn => reg_out[13][0].ACLR
resetn => reg_out[13][1].ACLR
resetn => reg_out[13][2].ACLR
resetn => reg_out[13][3].ACLR
resetn => reg_out[13][4].ACLR
resetn => reg_out[13][5].ACLR
resetn => reg_out[13][6].ACLR
resetn => reg_out[13][7].ACLR
resetn => reg_out[13][8].ACLR
resetn => reg_out[13][9].ACLR
resetn => reg_out[13][10].ACLR
resetn => reg_out[13][11].ACLR
resetn => reg_out[13][12].ACLR
resetn => reg_out[13][13].ACLR
resetn => reg_out[13][14].ACLR
resetn => reg_out[13][15].ACLR
resetn => reg_out[13][16].ACLR
resetn => reg_out[13][17].ACLR
resetn => reg_out[13][18].ACLR
resetn => reg_out[13][19].ACLR
resetn => reg_out[13][20].ACLR
resetn => reg_out[13][21].ACLR
resetn => reg_out[13][22].ACLR
resetn => reg_out[13][23].ACLR
resetn => reg_out[13][24].ACLR
resetn => reg_out[13][25].ACLR
resetn => reg_out[13][26].ACLR
resetn => reg_out[13][27].ACLR
resetn => reg_out[13][28].ACLR
resetn => reg_out[13][29].ACLR
resetn => reg_out[13][30].ACLR
resetn => reg_out[13][31].ACLR
resetn => reg_out[14][0].ACLR
resetn => reg_out[14][1].ACLR
resetn => reg_out[14][2].ACLR
resetn => reg_out[14][3].ACLR
resetn => reg_out[14][4].ACLR
resetn => reg_out[14][5].ACLR
resetn => reg_out[14][6].ACLR
resetn => reg_out[14][7].ACLR
resetn => reg_out[14][8].ACLR
resetn => reg_out[14][9].ACLR
resetn => reg_out[14][10].ACLR
resetn => reg_out[14][11].ACLR
resetn => reg_out[14][12].ACLR
resetn => reg_out[14][13].ACLR
resetn => reg_out[14][14].ACLR
resetn => reg_out[14][15].ACLR
resetn => reg_out[14][16].ACLR
resetn => reg_out[14][17].ACLR
resetn => reg_out[14][18].ACLR
resetn => reg_out[14][19].ACLR
resetn => reg_out[14][20].ACLR
resetn => reg_out[14][21].ACLR
resetn => reg_out[14][22].ACLR
resetn => reg_out[14][23].ACLR
resetn => reg_out[14][24].ACLR
resetn => reg_out[14][25].ACLR
resetn => reg_out[14][26].ACLR
resetn => reg_out[14][27].ACLR
resetn => reg_out[14][28].ACLR
resetn => reg_out[14][29].ACLR
resetn => reg_out[14][30].ACLR
resetn => reg_out[14][31].ACLR
resetn => reg_out[15][0].ACLR
resetn => reg_out[15][1].ACLR
resetn => reg_out[15][2].ACLR
resetn => reg_out[15][3].ACLR
resetn => reg_out[15][4].ACLR
resetn => reg_out[15][5].ACLR
resetn => reg_out[15][6].ACLR
resetn => reg_out[15][7].ACLR
resetn => reg_out[15][8].ACLR
resetn => reg_out[15][9].ACLR
resetn => reg_out[15][10].ACLR
resetn => reg_out[15][11].ACLR
resetn => reg_out[15][12].ACLR
resetn => reg_out[15][13].ACLR
resetn => reg_out[15][14].ACLR
resetn => reg_out[15][15].ACLR
resetn => reg_out[15][16].ACLR
resetn => reg_out[15][17].ACLR
resetn => reg_out[15][18].ACLR
resetn => reg_out[15][19].ACLR
resetn => reg_out[15][20].ACLR
resetn => reg_out[15][21].ACLR
resetn => reg_out[15][22].ACLR
resetn => reg_out[15][23].ACLR
resetn => reg_out[15][24].ACLR
resetn => reg_out[15][25].ACLR
resetn => reg_out[15][26].ACLR
resetn => reg_out[15][27].ACLR
resetn => reg_out[15][28].ACLR
resetn => reg_out[15][29].ACLR
resetn => reg_out[15][30].ACLR
resetn => reg_out[15][31].ACLR
ra[0] => Mux0.IN4
ra[0] => Mux1.IN4
ra[0] => Mux2.IN4
ra[0] => Mux3.IN4
ra[0] => Mux4.IN4
ra[0] => Mux5.IN4
ra[0] => Mux6.IN4
ra[0] => Mux7.IN4
ra[0] => Mux8.IN4
ra[0] => Mux9.IN4
ra[0] => Mux10.IN4
ra[0] => Mux11.IN4
ra[0] => Mux12.IN4
ra[0] => Mux13.IN4
ra[0] => Mux14.IN4
ra[0] => Mux15.IN4
ra[0] => Mux16.IN4
ra[0] => Mux17.IN4
ra[0] => Mux18.IN4
ra[0] => Mux19.IN4
ra[0] => Mux20.IN4
ra[0] => Mux21.IN4
ra[0] => Mux22.IN4
ra[0] => Mux23.IN4
ra[0] => Mux24.IN4
ra[0] => Mux25.IN4
ra[0] => Mux26.IN4
ra[0] => Mux27.IN4
ra[0] => Mux28.IN4
ra[0] => Mux29.IN4
ra[0] => Mux30.IN4
ra[0] => Mux31.IN4
ra[1] => Mux0.IN3
ra[1] => Mux1.IN3
ra[1] => Mux2.IN3
ra[1] => Mux3.IN3
ra[1] => Mux4.IN3
ra[1] => Mux5.IN3
ra[1] => Mux6.IN3
ra[1] => Mux7.IN3
ra[1] => Mux8.IN3
ra[1] => Mux9.IN3
ra[1] => Mux10.IN3
ra[1] => Mux11.IN3
ra[1] => Mux12.IN3
ra[1] => Mux13.IN3
ra[1] => Mux14.IN3
ra[1] => Mux15.IN3
ra[1] => Mux16.IN3
ra[1] => Mux17.IN3
ra[1] => Mux18.IN3
ra[1] => Mux19.IN3
ra[1] => Mux20.IN3
ra[1] => Mux21.IN3
ra[1] => Mux22.IN3
ra[1] => Mux23.IN3
ra[1] => Mux24.IN3
ra[1] => Mux25.IN3
ra[1] => Mux26.IN3
ra[1] => Mux27.IN3
ra[1] => Mux28.IN3
ra[1] => Mux29.IN3
ra[1] => Mux30.IN3
ra[1] => Mux31.IN3
ra[2] => Mux0.IN2
ra[2] => Mux1.IN2
ra[2] => Mux2.IN2
ra[2] => Mux3.IN2
ra[2] => Mux4.IN2
ra[2] => Mux5.IN2
ra[2] => Mux6.IN2
ra[2] => Mux7.IN2
ra[2] => Mux8.IN2
ra[2] => Mux9.IN2
ra[2] => Mux10.IN2
ra[2] => Mux11.IN2
ra[2] => Mux12.IN2
ra[2] => Mux13.IN2
ra[2] => Mux14.IN2
ra[2] => Mux15.IN2
ra[2] => Mux16.IN2
ra[2] => Mux17.IN2
ra[2] => Mux18.IN2
ra[2] => Mux19.IN2
ra[2] => Mux20.IN2
ra[2] => Mux21.IN2
ra[2] => Mux22.IN2
ra[2] => Mux23.IN2
ra[2] => Mux24.IN2
ra[2] => Mux25.IN2
ra[2] => Mux26.IN2
ra[2] => Mux27.IN2
ra[2] => Mux28.IN2
ra[2] => Mux29.IN2
ra[2] => Mux30.IN2
ra[2] => Mux31.IN2
ra[3] => Mux0.IN1
ra[3] => Mux1.IN1
ra[3] => Mux2.IN1
ra[3] => Mux3.IN1
ra[3] => Mux4.IN1
ra[3] => Mux5.IN1
ra[3] => Mux6.IN1
ra[3] => Mux7.IN1
ra[3] => Mux8.IN1
ra[3] => Mux9.IN1
ra[3] => Mux10.IN1
ra[3] => Mux11.IN1
ra[3] => Mux12.IN1
ra[3] => Mux13.IN1
ra[3] => Mux14.IN1
ra[3] => Mux15.IN1
ra[3] => Mux16.IN1
ra[3] => Mux17.IN1
ra[3] => Mux18.IN1
ra[3] => Mux19.IN1
ra[3] => Mux20.IN1
ra[3] => Mux21.IN1
ra[3] => Mux22.IN1
ra[3] => Mux23.IN1
ra[3] => Mux24.IN1
ra[3] => Mux25.IN1
ra[3] => Mux26.IN1
ra[3] => Mux27.IN1
ra[3] => Mux28.IN1
ra[3] => Mux29.IN1
ra[3] => Mux30.IN1
ra[3] => Mux31.IN1
rb[0] => Mux32.IN4
rb[0] => Mux33.IN4
rb[0] => Mux34.IN4
rb[0] => Mux35.IN4
rb[0] => Mux36.IN4
rb[0] => Mux37.IN4
rb[0] => Mux38.IN4
rb[0] => Mux39.IN4
rb[0] => Mux40.IN4
rb[0] => Mux41.IN4
rb[0] => Mux42.IN4
rb[0] => Mux43.IN4
rb[0] => Mux44.IN4
rb[0] => Mux45.IN4
rb[0] => Mux46.IN4
rb[0] => Mux47.IN4
rb[0] => Mux48.IN4
rb[0] => Mux49.IN4
rb[0] => Mux50.IN4
rb[0] => Mux51.IN4
rb[0] => Mux52.IN4
rb[0] => Mux53.IN4
rb[0] => Mux54.IN4
rb[0] => Mux55.IN4
rb[0] => Mux56.IN4
rb[0] => Mux57.IN4
rb[0] => Mux58.IN4
rb[0] => Mux59.IN4
rb[0] => Mux60.IN4
rb[0] => Mux61.IN4
rb[0] => Mux62.IN4
rb[0] => Mux63.IN4
rb[1] => Mux32.IN3
rb[1] => Mux33.IN3
rb[1] => Mux34.IN3
rb[1] => Mux35.IN3
rb[1] => Mux36.IN3
rb[1] => Mux37.IN3
rb[1] => Mux38.IN3
rb[1] => Mux39.IN3
rb[1] => Mux40.IN3
rb[1] => Mux41.IN3
rb[1] => Mux42.IN3
rb[1] => Mux43.IN3
rb[1] => Mux44.IN3
rb[1] => Mux45.IN3
rb[1] => Mux46.IN3
rb[1] => Mux47.IN3
rb[1] => Mux48.IN3
rb[1] => Mux49.IN3
rb[1] => Mux50.IN3
rb[1] => Mux51.IN3
rb[1] => Mux52.IN3
rb[1] => Mux53.IN3
rb[1] => Mux54.IN3
rb[1] => Mux55.IN3
rb[1] => Mux56.IN3
rb[1] => Mux57.IN3
rb[1] => Mux58.IN3
rb[1] => Mux59.IN3
rb[1] => Mux60.IN3
rb[1] => Mux61.IN3
rb[1] => Mux62.IN3
rb[1] => Mux63.IN3
rb[2] => Mux32.IN2
rb[2] => Mux33.IN2
rb[2] => Mux34.IN2
rb[2] => Mux35.IN2
rb[2] => Mux36.IN2
rb[2] => Mux37.IN2
rb[2] => Mux38.IN2
rb[2] => Mux39.IN2
rb[2] => Mux40.IN2
rb[2] => Mux41.IN2
rb[2] => Mux42.IN2
rb[2] => Mux43.IN2
rb[2] => Mux44.IN2
rb[2] => Mux45.IN2
rb[2] => Mux46.IN2
rb[2] => Mux47.IN2
rb[2] => Mux48.IN2
rb[2] => Mux49.IN2
rb[2] => Mux50.IN2
rb[2] => Mux51.IN2
rb[2] => Mux52.IN2
rb[2] => Mux53.IN2
rb[2] => Mux54.IN2
rb[2] => Mux55.IN2
rb[2] => Mux56.IN2
rb[2] => Mux57.IN2
rb[2] => Mux58.IN2
rb[2] => Mux59.IN2
rb[2] => Mux60.IN2
rb[2] => Mux61.IN2
rb[2] => Mux62.IN2
rb[2] => Mux63.IN2
rb[3] => Mux32.IN1
rb[3] => Mux33.IN1
rb[3] => Mux34.IN1
rb[3] => Mux35.IN1
rb[3] => Mux36.IN1
rb[3] => Mux37.IN1
rb[3] => Mux38.IN1
rb[3] => Mux39.IN1
rb[3] => Mux40.IN1
rb[3] => Mux41.IN1
rb[3] => Mux42.IN1
rb[3] => Mux43.IN1
rb[3] => Mux44.IN1
rb[3] => Mux45.IN1
rb[3] => Mux46.IN1
rb[3] => Mux47.IN1
rb[3] => Mux48.IN1
rb[3] => Mux49.IN1
rb[3] => Mux50.IN1
rb[3] => Mux51.IN1
rb[3] => Mux52.IN1
rb[3] => Mux53.IN1
rb[3] => Mux54.IN1
rb[3] => Mux55.IN1
rb[3] => Mux56.IN1
rb[3] => Mux57.IN1
rb[3] => Mux58.IN1
rb[3] => Mux59.IN1
rb[3] => Mux60.IN1
rb[3] => Mux61.IN1
rb[3] => Mux62.IN1
rb[3] => Mux63.IN1
a_out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
a_out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
a_out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
a_out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
a_out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
a_out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
a_out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
a_out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
a_out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
a_out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
a_out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
a_out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
a_out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
a_out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
a_out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
a_out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
a_out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
a_out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
a_out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
a_out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
a_out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
a_out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
a_out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
a_out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
a_out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
a_out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
a_out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
a_out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
a_out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
a_out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
a_out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
a_out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
b_out[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
b_out[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
b_out[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
b_out[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
b_out[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
b_out[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
b_out[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
b_out[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
b_out[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
b_out[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
b_out[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
b_out[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
b_out[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
b_out[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
b_out[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
b_out[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
b_out[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
b_out[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
b_out[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
b_out[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
b_out[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
b_out[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
b_out[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
b_out[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
rd1[0] => Equal0.IN7
rd1[0] => Equal1.IN7
rd1[0] => Equal2.IN7
rd1[0] => Equal3.IN7
rd1[0] => Equal4.IN7
rd1[0] => Equal5.IN7
rd1[0] => Equal6.IN7
rd1[0] => Equal7.IN7
rd1[0] => Equal8.IN7
rd1[0] => Equal9.IN7
rd1[0] => Equal10.IN7
rd1[0] => Equal11.IN7
rd1[0] => Equal12.IN7
rd1[0] => Equal13.IN7
rd1[0] => Equal14.IN7
rd1[1] => Equal0.IN6
rd1[1] => Equal1.IN6
rd1[1] => Equal2.IN6
rd1[1] => Equal3.IN6
rd1[1] => Equal4.IN6
rd1[1] => Equal5.IN6
rd1[1] => Equal6.IN6
rd1[1] => Equal7.IN6
rd1[1] => Equal8.IN6
rd1[1] => Equal9.IN6
rd1[1] => Equal10.IN6
rd1[1] => Equal11.IN6
rd1[1] => Equal12.IN6
rd1[1] => Equal13.IN6
rd1[1] => Equal14.IN6
rd1[2] => Equal0.IN5
rd1[2] => Equal1.IN5
rd1[2] => Equal2.IN5
rd1[2] => Equal3.IN5
rd1[2] => Equal4.IN5
rd1[2] => Equal5.IN5
rd1[2] => Equal6.IN5
rd1[2] => Equal7.IN5
rd1[2] => Equal8.IN5
rd1[2] => Equal9.IN5
rd1[2] => Equal10.IN5
rd1[2] => Equal11.IN5
rd1[2] => Equal12.IN5
rd1[2] => Equal13.IN5
rd1[2] => Equal14.IN5
rd1[3] => Equal0.IN4
rd1[3] => Equal1.IN4
rd1[3] => Equal2.IN4
rd1[3] => Equal3.IN4
rd1[3] => Equal4.IN4
rd1[3] => Equal5.IN4
rd1[3] => Equal6.IN4
rd1[3] => Equal7.IN4
rd1[3] => Equal8.IN4
rd1[3] => Equal9.IN4
rd1[3] => Equal10.IN4
rd1[3] => Equal11.IN4
rd1[3] => Equal12.IN4
rd1[3] => Equal13.IN4
rd1[3] => Equal14.IN4
d1_in[0] => reg_out[1][0].DATAIN
d1_in[0] => reg_out[2][0].DATAIN
d1_in[0] => reg_out[3][0].DATAIN
d1_in[0] => reg_out[4][0].DATAIN
d1_in[0] => reg_out[5][0].DATAIN
d1_in[0] => reg_out[6][0].DATAIN
d1_in[0] => reg_out[7][0].DATAIN
d1_in[0] => reg_out[8][0].DATAIN
d1_in[0] => reg_out[9][0].DATAIN
d1_in[0] => reg_out[10][0].DATAIN
d1_in[0] => reg_out[11][0].DATAIN
d1_in[0] => reg_out[12][0].DATAIN
d1_in[0] => reg_out[13][0].DATAIN
d1_in[0] => reg_out[14][0].DATAIN
d1_in[0] => reg_out[15][0].DATAIN
d1_in[1] => reg_out[1][1].DATAIN
d1_in[1] => reg_out[2][1].DATAIN
d1_in[1] => reg_out[3][1].DATAIN
d1_in[1] => reg_out[4][1].DATAIN
d1_in[1] => reg_out[5][1].DATAIN
d1_in[1] => reg_out[6][1].DATAIN
d1_in[1] => reg_out[7][1].DATAIN
d1_in[1] => reg_out[8][1].DATAIN
d1_in[1] => reg_out[9][1].DATAIN
d1_in[1] => reg_out[10][1].DATAIN
d1_in[1] => reg_out[11][1].DATAIN
d1_in[1] => reg_out[12][1].DATAIN
d1_in[1] => reg_out[13][1].DATAIN
d1_in[1] => reg_out[14][1].DATAIN
d1_in[1] => reg_out[15][1].DATAIN
d1_in[2] => reg_out[1][2].DATAIN
d1_in[2] => reg_out[2][2].DATAIN
d1_in[2] => reg_out[3][2].DATAIN
d1_in[2] => reg_out[4][2].DATAIN
d1_in[2] => reg_out[5][2].DATAIN
d1_in[2] => reg_out[6][2].DATAIN
d1_in[2] => reg_out[7][2].DATAIN
d1_in[2] => reg_out[8][2].DATAIN
d1_in[2] => reg_out[9][2].DATAIN
d1_in[2] => reg_out[10][2].DATAIN
d1_in[2] => reg_out[11][2].DATAIN
d1_in[2] => reg_out[12][2].DATAIN
d1_in[2] => reg_out[13][2].DATAIN
d1_in[2] => reg_out[14][2].DATAIN
d1_in[2] => reg_out[15][2].DATAIN
d1_in[3] => reg_out[1][3].DATAIN
d1_in[3] => reg_out[2][3].DATAIN
d1_in[3] => reg_out[3][3].DATAIN
d1_in[3] => reg_out[4][3].DATAIN
d1_in[3] => reg_out[5][3].DATAIN
d1_in[3] => reg_out[6][3].DATAIN
d1_in[3] => reg_out[7][3].DATAIN
d1_in[3] => reg_out[8][3].DATAIN
d1_in[3] => reg_out[9][3].DATAIN
d1_in[3] => reg_out[10][3].DATAIN
d1_in[3] => reg_out[11][3].DATAIN
d1_in[3] => reg_out[12][3].DATAIN
d1_in[3] => reg_out[13][3].DATAIN
d1_in[3] => reg_out[14][3].DATAIN
d1_in[3] => reg_out[15][3].DATAIN
d1_in[4] => reg_out[1][4].DATAIN
d1_in[4] => reg_out[2][4].DATAIN
d1_in[4] => reg_out[3][4].DATAIN
d1_in[4] => reg_out[4][4].DATAIN
d1_in[4] => reg_out[5][4].DATAIN
d1_in[4] => reg_out[6][4].DATAIN
d1_in[4] => reg_out[7][4].DATAIN
d1_in[4] => reg_out[8][4].DATAIN
d1_in[4] => reg_out[9][4].DATAIN
d1_in[4] => reg_out[10][4].DATAIN
d1_in[4] => reg_out[11][4].DATAIN
d1_in[4] => reg_out[12][4].DATAIN
d1_in[4] => reg_out[13][4].DATAIN
d1_in[4] => reg_out[14][4].DATAIN
d1_in[4] => reg_out[15][4].DATAIN
d1_in[5] => reg_out[1][5].DATAIN
d1_in[5] => reg_out[2][5].DATAIN
d1_in[5] => reg_out[3][5].DATAIN
d1_in[5] => reg_out[4][5].DATAIN
d1_in[5] => reg_out[5][5].DATAIN
d1_in[5] => reg_out[6][5].DATAIN
d1_in[5] => reg_out[7][5].DATAIN
d1_in[5] => reg_out[8][5].DATAIN
d1_in[5] => reg_out[9][5].DATAIN
d1_in[5] => reg_out[10][5].DATAIN
d1_in[5] => reg_out[11][5].DATAIN
d1_in[5] => reg_out[12][5].DATAIN
d1_in[5] => reg_out[13][5].DATAIN
d1_in[5] => reg_out[14][5].DATAIN
d1_in[5] => reg_out[15][5].DATAIN
d1_in[6] => reg_out[1][6].DATAIN
d1_in[6] => reg_out[2][6].DATAIN
d1_in[6] => reg_out[3][6].DATAIN
d1_in[6] => reg_out[4][6].DATAIN
d1_in[6] => reg_out[5][6].DATAIN
d1_in[6] => reg_out[6][6].DATAIN
d1_in[6] => reg_out[7][6].DATAIN
d1_in[6] => reg_out[8][6].DATAIN
d1_in[6] => reg_out[9][6].DATAIN
d1_in[6] => reg_out[10][6].DATAIN
d1_in[6] => reg_out[11][6].DATAIN
d1_in[6] => reg_out[12][6].DATAIN
d1_in[6] => reg_out[13][6].DATAIN
d1_in[6] => reg_out[14][6].DATAIN
d1_in[6] => reg_out[15][6].DATAIN
d1_in[7] => reg_out[1][7].DATAIN
d1_in[7] => reg_out[2][7].DATAIN
d1_in[7] => reg_out[3][7].DATAIN
d1_in[7] => reg_out[4][7].DATAIN
d1_in[7] => reg_out[5][7].DATAIN
d1_in[7] => reg_out[6][7].DATAIN
d1_in[7] => reg_out[7][7].DATAIN
d1_in[7] => reg_out[8][7].DATAIN
d1_in[7] => reg_out[9][7].DATAIN
d1_in[7] => reg_out[10][7].DATAIN
d1_in[7] => reg_out[11][7].DATAIN
d1_in[7] => reg_out[12][7].DATAIN
d1_in[7] => reg_out[13][7].DATAIN
d1_in[7] => reg_out[14][7].DATAIN
d1_in[7] => reg_out[15][7].DATAIN
d1_in[8] => reg_out[1][8].DATAIN
d1_in[8] => reg_out[2][8].DATAIN
d1_in[8] => reg_out[3][8].DATAIN
d1_in[8] => reg_out[4][8].DATAIN
d1_in[8] => reg_out[5][8].DATAIN
d1_in[8] => reg_out[6][8].DATAIN
d1_in[8] => reg_out[7][8].DATAIN
d1_in[8] => reg_out[8][8].DATAIN
d1_in[8] => reg_out[9][8].DATAIN
d1_in[8] => reg_out[10][8].DATAIN
d1_in[8] => reg_out[11][8].DATAIN
d1_in[8] => reg_out[12][8].DATAIN
d1_in[8] => reg_out[13][8].DATAIN
d1_in[8] => reg_out[14][8].DATAIN
d1_in[8] => reg_out[15][8].DATAIN
d1_in[9] => reg_out[1][9].DATAIN
d1_in[9] => reg_out[2][9].DATAIN
d1_in[9] => reg_out[3][9].DATAIN
d1_in[9] => reg_out[4][9].DATAIN
d1_in[9] => reg_out[5][9].DATAIN
d1_in[9] => reg_out[6][9].DATAIN
d1_in[9] => reg_out[7][9].DATAIN
d1_in[9] => reg_out[8][9].DATAIN
d1_in[9] => reg_out[9][9].DATAIN
d1_in[9] => reg_out[10][9].DATAIN
d1_in[9] => reg_out[11][9].DATAIN
d1_in[9] => reg_out[12][9].DATAIN
d1_in[9] => reg_out[13][9].DATAIN
d1_in[9] => reg_out[14][9].DATAIN
d1_in[9] => reg_out[15][9].DATAIN
d1_in[10] => reg_out[1][10].DATAIN
d1_in[10] => reg_out[2][10].DATAIN
d1_in[10] => reg_out[3][10].DATAIN
d1_in[10] => reg_out[4][10].DATAIN
d1_in[10] => reg_out[5][10].DATAIN
d1_in[10] => reg_out[6][10].DATAIN
d1_in[10] => reg_out[7][10].DATAIN
d1_in[10] => reg_out[8][10].DATAIN
d1_in[10] => reg_out[9][10].DATAIN
d1_in[10] => reg_out[10][10].DATAIN
d1_in[10] => reg_out[11][10].DATAIN
d1_in[10] => reg_out[12][10].DATAIN
d1_in[10] => reg_out[13][10].DATAIN
d1_in[10] => reg_out[14][10].DATAIN
d1_in[10] => reg_out[15][10].DATAIN
d1_in[11] => reg_out[1][11].DATAIN
d1_in[11] => reg_out[2][11].DATAIN
d1_in[11] => reg_out[3][11].DATAIN
d1_in[11] => reg_out[4][11].DATAIN
d1_in[11] => reg_out[5][11].DATAIN
d1_in[11] => reg_out[6][11].DATAIN
d1_in[11] => reg_out[7][11].DATAIN
d1_in[11] => reg_out[8][11].DATAIN
d1_in[11] => reg_out[9][11].DATAIN
d1_in[11] => reg_out[10][11].DATAIN
d1_in[11] => reg_out[11][11].DATAIN
d1_in[11] => reg_out[12][11].DATAIN
d1_in[11] => reg_out[13][11].DATAIN
d1_in[11] => reg_out[14][11].DATAIN
d1_in[11] => reg_out[15][11].DATAIN
d1_in[12] => reg_out[1][12].DATAIN
d1_in[12] => reg_out[2][12].DATAIN
d1_in[12] => reg_out[3][12].DATAIN
d1_in[12] => reg_out[4][12].DATAIN
d1_in[12] => reg_out[5][12].DATAIN
d1_in[12] => reg_out[6][12].DATAIN
d1_in[12] => reg_out[7][12].DATAIN
d1_in[12] => reg_out[8][12].DATAIN
d1_in[12] => reg_out[9][12].DATAIN
d1_in[12] => reg_out[10][12].DATAIN
d1_in[12] => reg_out[11][12].DATAIN
d1_in[12] => reg_out[12][12].DATAIN
d1_in[12] => reg_out[13][12].DATAIN
d1_in[12] => reg_out[14][12].DATAIN
d1_in[12] => reg_out[15][12].DATAIN
d1_in[13] => reg_out[1][13].DATAIN
d1_in[13] => reg_out[2][13].DATAIN
d1_in[13] => reg_out[3][13].DATAIN
d1_in[13] => reg_out[4][13].DATAIN
d1_in[13] => reg_out[5][13].DATAIN
d1_in[13] => reg_out[6][13].DATAIN
d1_in[13] => reg_out[7][13].DATAIN
d1_in[13] => reg_out[8][13].DATAIN
d1_in[13] => reg_out[9][13].DATAIN
d1_in[13] => reg_out[10][13].DATAIN
d1_in[13] => reg_out[11][13].DATAIN
d1_in[13] => reg_out[12][13].DATAIN
d1_in[13] => reg_out[13][13].DATAIN
d1_in[13] => reg_out[14][13].DATAIN
d1_in[13] => reg_out[15][13].DATAIN
d1_in[14] => reg_out[1][14].DATAIN
d1_in[14] => reg_out[2][14].DATAIN
d1_in[14] => reg_out[3][14].DATAIN
d1_in[14] => reg_out[4][14].DATAIN
d1_in[14] => reg_out[5][14].DATAIN
d1_in[14] => reg_out[6][14].DATAIN
d1_in[14] => reg_out[7][14].DATAIN
d1_in[14] => reg_out[8][14].DATAIN
d1_in[14] => reg_out[9][14].DATAIN
d1_in[14] => reg_out[10][14].DATAIN
d1_in[14] => reg_out[11][14].DATAIN
d1_in[14] => reg_out[12][14].DATAIN
d1_in[14] => reg_out[13][14].DATAIN
d1_in[14] => reg_out[14][14].DATAIN
d1_in[14] => reg_out[15][14].DATAIN
d1_in[15] => reg_out[1][15].DATAIN
d1_in[15] => reg_out[2][15].DATAIN
d1_in[15] => reg_out[3][15].DATAIN
d1_in[15] => reg_out[4][15].DATAIN
d1_in[15] => reg_out[5][15].DATAIN
d1_in[15] => reg_out[6][15].DATAIN
d1_in[15] => reg_out[7][15].DATAIN
d1_in[15] => reg_out[8][15].DATAIN
d1_in[15] => reg_out[9][15].DATAIN
d1_in[15] => reg_out[10][15].DATAIN
d1_in[15] => reg_out[11][15].DATAIN
d1_in[15] => reg_out[12][15].DATAIN
d1_in[15] => reg_out[13][15].DATAIN
d1_in[15] => reg_out[14][15].DATAIN
d1_in[15] => reg_out[15][15].DATAIN
d1_in[16] => reg_out[1][16].DATAIN
d1_in[16] => reg_out[2][16].DATAIN
d1_in[16] => reg_out[3][16].DATAIN
d1_in[16] => reg_out[4][16].DATAIN
d1_in[16] => reg_out[5][16].DATAIN
d1_in[16] => reg_out[6][16].DATAIN
d1_in[16] => reg_out[7][16].DATAIN
d1_in[16] => reg_out[8][16].DATAIN
d1_in[16] => reg_out[9][16].DATAIN
d1_in[16] => reg_out[10][16].DATAIN
d1_in[16] => reg_out[11][16].DATAIN
d1_in[16] => reg_out[12][16].DATAIN
d1_in[16] => reg_out[13][16].DATAIN
d1_in[16] => reg_out[14][16].DATAIN
d1_in[16] => reg_out[15][16].DATAIN
d1_in[17] => reg_out[1][17].DATAIN
d1_in[17] => reg_out[2][17].DATAIN
d1_in[17] => reg_out[3][17].DATAIN
d1_in[17] => reg_out[4][17].DATAIN
d1_in[17] => reg_out[5][17].DATAIN
d1_in[17] => reg_out[6][17].DATAIN
d1_in[17] => reg_out[7][17].DATAIN
d1_in[17] => reg_out[8][17].DATAIN
d1_in[17] => reg_out[9][17].DATAIN
d1_in[17] => reg_out[10][17].DATAIN
d1_in[17] => reg_out[11][17].DATAIN
d1_in[17] => reg_out[12][17].DATAIN
d1_in[17] => reg_out[13][17].DATAIN
d1_in[17] => reg_out[14][17].DATAIN
d1_in[17] => reg_out[15][17].DATAIN
d1_in[18] => reg_out[1][18].DATAIN
d1_in[18] => reg_out[2][18].DATAIN
d1_in[18] => reg_out[3][18].DATAIN
d1_in[18] => reg_out[4][18].DATAIN
d1_in[18] => reg_out[5][18].DATAIN
d1_in[18] => reg_out[6][18].DATAIN
d1_in[18] => reg_out[7][18].DATAIN
d1_in[18] => reg_out[8][18].DATAIN
d1_in[18] => reg_out[9][18].DATAIN
d1_in[18] => reg_out[10][18].DATAIN
d1_in[18] => reg_out[11][18].DATAIN
d1_in[18] => reg_out[12][18].DATAIN
d1_in[18] => reg_out[13][18].DATAIN
d1_in[18] => reg_out[14][18].DATAIN
d1_in[18] => reg_out[15][18].DATAIN
d1_in[19] => reg_out[1][19].DATAIN
d1_in[19] => reg_out[2][19].DATAIN
d1_in[19] => reg_out[3][19].DATAIN
d1_in[19] => reg_out[4][19].DATAIN
d1_in[19] => reg_out[5][19].DATAIN
d1_in[19] => reg_out[6][19].DATAIN
d1_in[19] => reg_out[7][19].DATAIN
d1_in[19] => reg_out[8][19].DATAIN
d1_in[19] => reg_out[9][19].DATAIN
d1_in[19] => reg_out[10][19].DATAIN
d1_in[19] => reg_out[11][19].DATAIN
d1_in[19] => reg_out[12][19].DATAIN
d1_in[19] => reg_out[13][19].DATAIN
d1_in[19] => reg_out[14][19].DATAIN
d1_in[19] => reg_out[15][19].DATAIN
d1_in[20] => reg_out[1][20].DATAIN
d1_in[20] => reg_out[2][20].DATAIN
d1_in[20] => reg_out[3][20].DATAIN
d1_in[20] => reg_out[4][20].DATAIN
d1_in[20] => reg_out[5][20].DATAIN
d1_in[20] => reg_out[6][20].DATAIN
d1_in[20] => reg_out[7][20].DATAIN
d1_in[20] => reg_out[8][20].DATAIN
d1_in[20] => reg_out[9][20].DATAIN
d1_in[20] => reg_out[10][20].DATAIN
d1_in[20] => reg_out[11][20].DATAIN
d1_in[20] => reg_out[12][20].DATAIN
d1_in[20] => reg_out[13][20].DATAIN
d1_in[20] => reg_out[14][20].DATAIN
d1_in[20] => reg_out[15][20].DATAIN
d1_in[21] => reg_out[1][21].DATAIN
d1_in[21] => reg_out[2][21].DATAIN
d1_in[21] => reg_out[3][21].DATAIN
d1_in[21] => reg_out[4][21].DATAIN
d1_in[21] => reg_out[5][21].DATAIN
d1_in[21] => reg_out[6][21].DATAIN
d1_in[21] => reg_out[7][21].DATAIN
d1_in[21] => reg_out[8][21].DATAIN
d1_in[21] => reg_out[9][21].DATAIN
d1_in[21] => reg_out[10][21].DATAIN
d1_in[21] => reg_out[11][21].DATAIN
d1_in[21] => reg_out[12][21].DATAIN
d1_in[21] => reg_out[13][21].DATAIN
d1_in[21] => reg_out[14][21].DATAIN
d1_in[21] => reg_out[15][21].DATAIN
d1_in[22] => reg_out[1][22].DATAIN
d1_in[22] => reg_out[2][22].DATAIN
d1_in[22] => reg_out[3][22].DATAIN
d1_in[22] => reg_out[4][22].DATAIN
d1_in[22] => reg_out[5][22].DATAIN
d1_in[22] => reg_out[6][22].DATAIN
d1_in[22] => reg_out[7][22].DATAIN
d1_in[22] => reg_out[8][22].DATAIN
d1_in[22] => reg_out[9][22].DATAIN
d1_in[22] => reg_out[10][22].DATAIN
d1_in[22] => reg_out[11][22].DATAIN
d1_in[22] => reg_out[12][22].DATAIN
d1_in[22] => reg_out[13][22].DATAIN
d1_in[22] => reg_out[14][22].DATAIN
d1_in[22] => reg_out[15][22].DATAIN
d1_in[23] => reg_out[1][23].DATAIN
d1_in[23] => reg_out[2][23].DATAIN
d1_in[23] => reg_out[3][23].DATAIN
d1_in[23] => reg_out[4][23].DATAIN
d1_in[23] => reg_out[5][23].DATAIN
d1_in[23] => reg_out[6][23].DATAIN
d1_in[23] => reg_out[7][23].DATAIN
d1_in[23] => reg_out[8][23].DATAIN
d1_in[23] => reg_out[9][23].DATAIN
d1_in[23] => reg_out[10][23].DATAIN
d1_in[23] => reg_out[11][23].DATAIN
d1_in[23] => reg_out[12][23].DATAIN
d1_in[23] => reg_out[13][23].DATAIN
d1_in[23] => reg_out[14][23].DATAIN
d1_in[23] => reg_out[15][23].DATAIN
d1_in[24] => reg_out[1][24].DATAIN
d1_in[24] => reg_out[2][24].DATAIN
d1_in[24] => reg_out[3][24].DATAIN
d1_in[24] => reg_out[4][24].DATAIN
d1_in[24] => reg_out[5][24].DATAIN
d1_in[24] => reg_out[6][24].DATAIN
d1_in[24] => reg_out[7][24].DATAIN
d1_in[24] => reg_out[8][24].DATAIN
d1_in[24] => reg_out[9][24].DATAIN
d1_in[24] => reg_out[10][24].DATAIN
d1_in[24] => reg_out[11][24].DATAIN
d1_in[24] => reg_out[12][24].DATAIN
d1_in[24] => reg_out[13][24].DATAIN
d1_in[24] => reg_out[14][24].DATAIN
d1_in[24] => reg_out[15][24].DATAIN
d1_in[25] => reg_out[1][25].DATAIN
d1_in[25] => reg_out[2][25].DATAIN
d1_in[25] => reg_out[3][25].DATAIN
d1_in[25] => reg_out[4][25].DATAIN
d1_in[25] => reg_out[5][25].DATAIN
d1_in[25] => reg_out[6][25].DATAIN
d1_in[25] => reg_out[7][25].DATAIN
d1_in[25] => reg_out[8][25].DATAIN
d1_in[25] => reg_out[9][25].DATAIN
d1_in[25] => reg_out[10][25].DATAIN
d1_in[25] => reg_out[11][25].DATAIN
d1_in[25] => reg_out[12][25].DATAIN
d1_in[25] => reg_out[13][25].DATAIN
d1_in[25] => reg_out[14][25].DATAIN
d1_in[25] => reg_out[15][25].DATAIN
d1_in[26] => reg_out[1][26].DATAIN
d1_in[26] => reg_out[2][26].DATAIN
d1_in[26] => reg_out[3][26].DATAIN
d1_in[26] => reg_out[4][26].DATAIN
d1_in[26] => reg_out[5][26].DATAIN
d1_in[26] => reg_out[6][26].DATAIN
d1_in[26] => reg_out[7][26].DATAIN
d1_in[26] => reg_out[8][26].DATAIN
d1_in[26] => reg_out[9][26].DATAIN
d1_in[26] => reg_out[10][26].DATAIN
d1_in[26] => reg_out[11][26].DATAIN
d1_in[26] => reg_out[12][26].DATAIN
d1_in[26] => reg_out[13][26].DATAIN
d1_in[26] => reg_out[14][26].DATAIN
d1_in[26] => reg_out[15][26].DATAIN
d1_in[27] => reg_out[1][27].DATAIN
d1_in[27] => reg_out[2][27].DATAIN
d1_in[27] => reg_out[3][27].DATAIN
d1_in[27] => reg_out[4][27].DATAIN
d1_in[27] => reg_out[5][27].DATAIN
d1_in[27] => reg_out[6][27].DATAIN
d1_in[27] => reg_out[7][27].DATAIN
d1_in[27] => reg_out[8][27].DATAIN
d1_in[27] => reg_out[9][27].DATAIN
d1_in[27] => reg_out[10][27].DATAIN
d1_in[27] => reg_out[11][27].DATAIN
d1_in[27] => reg_out[12][27].DATAIN
d1_in[27] => reg_out[13][27].DATAIN
d1_in[27] => reg_out[14][27].DATAIN
d1_in[27] => reg_out[15][27].DATAIN
d1_in[28] => reg_out[1][28].DATAIN
d1_in[28] => reg_out[2][28].DATAIN
d1_in[28] => reg_out[3][28].DATAIN
d1_in[28] => reg_out[4][28].DATAIN
d1_in[28] => reg_out[5][28].DATAIN
d1_in[28] => reg_out[6][28].DATAIN
d1_in[28] => reg_out[7][28].DATAIN
d1_in[28] => reg_out[8][28].DATAIN
d1_in[28] => reg_out[9][28].DATAIN
d1_in[28] => reg_out[10][28].DATAIN
d1_in[28] => reg_out[11][28].DATAIN
d1_in[28] => reg_out[12][28].DATAIN
d1_in[28] => reg_out[13][28].DATAIN
d1_in[28] => reg_out[14][28].DATAIN
d1_in[28] => reg_out[15][28].DATAIN
d1_in[29] => reg_out[1][29].DATAIN
d1_in[29] => reg_out[2][29].DATAIN
d1_in[29] => reg_out[3][29].DATAIN
d1_in[29] => reg_out[4][29].DATAIN
d1_in[29] => reg_out[5][29].DATAIN
d1_in[29] => reg_out[6][29].DATAIN
d1_in[29] => reg_out[7][29].DATAIN
d1_in[29] => reg_out[8][29].DATAIN
d1_in[29] => reg_out[9][29].DATAIN
d1_in[29] => reg_out[10][29].DATAIN
d1_in[29] => reg_out[11][29].DATAIN
d1_in[29] => reg_out[12][29].DATAIN
d1_in[29] => reg_out[13][29].DATAIN
d1_in[29] => reg_out[14][29].DATAIN
d1_in[29] => reg_out[15][29].DATAIN
d1_in[30] => reg_out[1][30].DATAIN
d1_in[30] => reg_out[2][30].DATAIN
d1_in[30] => reg_out[3][30].DATAIN
d1_in[30] => reg_out[4][30].DATAIN
d1_in[30] => reg_out[5][30].DATAIN
d1_in[30] => reg_out[6][30].DATAIN
d1_in[30] => reg_out[7][30].DATAIN
d1_in[30] => reg_out[8][30].DATAIN
d1_in[30] => reg_out[9][30].DATAIN
d1_in[30] => reg_out[10][30].DATAIN
d1_in[30] => reg_out[11][30].DATAIN
d1_in[30] => reg_out[12][30].DATAIN
d1_in[30] => reg_out[13][30].DATAIN
d1_in[30] => reg_out[14][30].DATAIN
d1_in[30] => reg_out[15][30].DATAIN
d1_in[31] => reg_out[1][31].DATAIN
d1_in[31] => reg_out[2][31].DATAIN
d1_in[31] => reg_out[3][31].DATAIN
d1_in[31] => reg_out[4][31].DATAIN
d1_in[31] => reg_out[5][31].DATAIN
d1_in[31] => reg_out[6][31].DATAIN
d1_in[31] => reg_out[7][31].DATAIN
d1_in[31] => reg_out[8][31].DATAIN
d1_in[31] => reg_out[9][31].DATAIN
d1_in[31] => reg_out[10][31].DATAIN
d1_in[31] => reg_out[11][31].DATAIN
d1_in[31] => reg_out[12][31].DATAIN
d1_in[31] => reg_out[13][31].DATAIN
d1_in[31] => reg_out[14][31].DATAIN
d1_in[31] => reg_out[15][31].DATAIN


|ensc350_system|ensc350:uut|Full_alu:alu1
in1[0] => Add0.IN32
in1[0] => Add1.IN64
in1[0] => LessThan0.IN32
in1[0] => LessThan1.IN32
in1[0] => ShiftRight0.IN32
in1[0] => ShiftRight1.IN32
in1[0] => ShiftLeft0.IN32
in1[0] => result.IN0
in1[0] => result.IN0
in1[0] => result.IN0
in1[0] => result.IN0
in1[1] => Add0.IN31
in1[1] => Add1.IN63
in1[1] => LessThan0.IN31
in1[1] => LessThan1.IN31
in1[1] => ShiftRight0.IN31
in1[1] => ShiftRight1.IN31
in1[1] => ShiftLeft0.IN31
in1[1] => result.IN0
in1[1] => result.IN0
in1[1] => result.IN0
in1[1] => result.IN0
in1[2] => Add0.IN30
in1[2] => Add1.IN62
in1[2] => LessThan0.IN30
in1[2] => LessThan1.IN30
in1[2] => ShiftRight0.IN30
in1[2] => ShiftRight1.IN30
in1[2] => ShiftLeft0.IN30
in1[2] => result.IN0
in1[2] => result.IN0
in1[2] => result.IN0
in1[2] => result.IN0
in1[3] => Add0.IN29
in1[3] => Add1.IN61
in1[3] => LessThan0.IN29
in1[3] => LessThan1.IN29
in1[3] => ShiftRight0.IN29
in1[3] => ShiftRight1.IN29
in1[3] => ShiftLeft0.IN29
in1[3] => result.IN0
in1[3] => result.IN0
in1[3] => result.IN0
in1[3] => result.IN0
in1[4] => Add0.IN28
in1[4] => Add1.IN60
in1[4] => LessThan0.IN28
in1[4] => LessThan1.IN28
in1[4] => ShiftRight0.IN28
in1[4] => ShiftRight1.IN28
in1[4] => ShiftLeft0.IN28
in1[4] => result.IN0
in1[4] => result.IN0
in1[4] => result.IN0
in1[4] => result.IN0
in1[5] => Add0.IN27
in1[5] => Add1.IN59
in1[5] => LessThan0.IN27
in1[5] => LessThan1.IN27
in1[5] => ShiftRight0.IN27
in1[5] => ShiftRight1.IN27
in1[5] => ShiftLeft0.IN27
in1[5] => result.IN0
in1[5] => result.IN0
in1[5] => result.IN0
in1[5] => result.IN0
in1[6] => Add0.IN26
in1[6] => Add1.IN58
in1[6] => LessThan0.IN26
in1[6] => LessThan1.IN26
in1[6] => ShiftRight0.IN26
in1[6] => ShiftRight1.IN26
in1[6] => ShiftLeft0.IN26
in1[6] => result.IN0
in1[6] => result.IN0
in1[6] => result.IN0
in1[6] => result.IN0
in1[7] => Add0.IN25
in1[7] => Add1.IN57
in1[7] => LessThan0.IN25
in1[7] => LessThan1.IN25
in1[7] => ShiftRight0.IN25
in1[7] => ShiftRight1.IN25
in1[7] => ShiftLeft0.IN25
in1[7] => result.IN0
in1[7] => result.IN0
in1[7] => result.IN0
in1[7] => result.IN0
in1[8] => Add0.IN24
in1[8] => Add1.IN56
in1[8] => LessThan0.IN24
in1[8] => LessThan1.IN24
in1[8] => ShiftRight0.IN24
in1[8] => ShiftRight1.IN24
in1[8] => ShiftLeft0.IN24
in1[8] => result.IN0
in1[8] => result.IN0
in1[8] => result.IN0
in1[8] => result.IN0
in1[9] => Add0.IN23
in1[9] => Add1.IN55
in1[9] => LessThan0.IN23
in1[9] => LessThan1.IN23
in1[9] => ShiftRight0.IN23
in1[9] => ShiftRight1.IN23
in1[9] => ShiftLeft0.IN23
in1[9] => result.IN0
in1[9] => result.IN0
in1[9] => result.IN0
in1[9] => result.IN0
in1[10] => Add0.IN22
in1[10] => Add1.IN54
in1[10] => LessThan0.IN22
in1[10] => LessThan1.IN22
in1[10] => ShiftRight0.IN22
in1[10] => ShiftRight1.IN22
in1[10] => ShiftLeft0.IN22
in1[10] => result.IN0
in1[10] => result.IN0
in1[10] => result.IN0
in1[10] => result.IN0
in1[11] => Add0.IN21
in1[11] => Add1.IN53
in1[11] => LessThan0.IN21
in1[11] => LessThan1.IN21
in1[11] => ShiftRight0.IN21
in1[11] => ShiftRight1.IN21
in1[11] => ShiftLeft0.IN21
in1[11] => result.IN0
in1[11] => result.IN0
in1[11] => result.IN0
in1[11] => result.IN0
in1[12] => Add0.IN20
in1[12] => Add1.IN52
in1[12] => LessThan0.IN20
in1[12] => LessThan1.IN20
in1[12] => ShiftRight0.IN20
in1[12] => ShiftRight1.IN20
in1[12] => ShiftLeft0.IN20
in1[12] => result.IN0
in1[12] => result.IN0
in1[12] => result.IN0
in1[12] => result.IN0
in1[13] => Add0.IN19
in1[13] => Add1.IN51
in1[13] => LessThan0.IN19
in1[13] => LessThan1.IN19
in1[13] => ShiftRight0.IN19
in1[13] => ShiftRight1.IN19
in1[13] => ShiftLeft0.IN19
in1[13] => result.IN0
in1[13] => result.IN0
in1[13] => result.IN0
in1[13] => result.IN0
in1[14] => Add0.IN18
in1[14] => Add1.IN50
in1[14] => LessThan0.IN18
in1[14] => LessThan1.IN18
in1[14] => ShiftRight0.IN18
in1[14] => ShiftRight1.IN18
in1[14] => ShiftLeft0.IN18
in1[14] => result.IN0
in1[14] => result.IN0
in1[14] => result.IN0
in1[14] => result.IN0
in1[15] => Add0.IN17
in1[15] => Add1.IN49
in1[15] => LessThan0.IN17
in1[15] => LessThan1.IN17
in1[15] => ShiftRight0.IN17
in1[15] => ShiftRight1.IN17
in1[15] => ShiftLeft0.IN17
in1[15] => result.IN0
in1[15] => result.IN0
in1[15] => result.IN0
in1[15] => result.IN0
in1[16] => Add0.IN16
in1[16] => Add1.IN48
in1[16] => LessThan0.IN16
in1[16] => LessThan1.IN16
in1[16] => ShiftRight0.IN16
in1[16] => ShiftRight1.IN16
in1[16] => ShiftLeft0.IN16
in1[16] => result.IN0
in1[16] => result.IN0
in1[16] => result.IN0
in1[16] => result.IN0
in1[17] => Add0.IN15
in1[17] => Add1.IN47
in1[17] => LessThan0.IN15
in1[17] => LessThan1.IN15
in1[17] => ShiftRight0.IN15
in1[17] => ShiftRight1.IN15
in1[17] => ShiftLeft0.IN15
in1[17] => result.IN0
in1[17] => result.IN0
in1[17] => result.IN0
in1[17] => result.IN0
in1[18] => Add0.IN14
in1[18] => Add1.IN46
in1[18] => LessThan0.IN14
in1[18] => LessThan1.IN14
in1[18] => ShiftRight0.IN14
in1[18] => ShiftRight1.IN14
in1[18] => ShiftLeft0.IN14
in1[18] => result.IN0
in1[18] => result.IN0
in1[18] => result.IN0
in1[18] => result.IN0
in1[19] => Add0.IN13
in1[19] => Add1.IN45
in1[19] => LessThan0.IN13
in1[19] => LessThan1.IN13
in1[19] => ShiftRight0.IN13
in1[19] => ShiftRight1.IN13
in1[19] => ShiftLeft0.IN13
in1[19] => result.IN0
in1[19] => result.IN0
in1[19] => result.IN0
in1[19] => result.IN0
in1[20] => Add0.IN12
in1[20] => Add1.IN44
in1[20] => LessThan0.IN12
in1[20] => LessThan1.IN12
in1[20] => ShiftRight0.IN12
in1[20] => ShiftRight1.IN12
in1[20] => ShiftLeft0.IN12
in1[20] => result.IN0
in1[20] => result.IN0
in1[20] => result.IN0
in1[20] => result.IN0
in1[21] => Add0.IN11
in1[21] => Add1.IN43
in1[21] => LessThan0.IN11
in1[21] => LessThan1.IN11
in1[21] => ShiftRight0.IN11
in1[21] => ShiftRight1.IN11
in1[21] => ShiftLeft0.IN11
in1[21] => result.IN0
in1[21] => result.IN0
in1[21] => result.IN0
in1[21] => result.IN0
in1[22] => Add0.IN10
in1[22] => Add1.IN42
in1[22] => LessThan0.IN10
in1[22] => LessThan1.IN10
in1[22] => ShiftRight0.IN10
in1[22] => ShiftRight1.IN10
in1[22] => ShiftLeft0.IN10
in1[22] => result.IN0
in1[22] => result.IN0
in1[22] => result.IN0
in1[22] => result.IN0
in1[23] => Add0.IN9
in1[23] => Add1.IN41
in1[23] => LessThan0.IN9
in1[23] => LessThan1.IN9
in1[23] => ShiftRight0.IN9
in1[23] => ShiftRight1.IN9
in1[23] => ShiftLeft0.IN9
in1[23] => result.IN0
in1[23] => result.IN0
in1[23] => result.IN0
in1[23] => result.IN0
in1[24] => Add0.IN8
in1[24] => Add1.IN40
in1[24] => LessThan0.IN8
in1[24] => LessThan1.IN8
in1[24] => ShiftRight0.IN8
in1[24] => ShiftRight1.IN8
in1[24] => ShiftLeft0.IN8
in1[24] => result.IN0
in1[24] => result.IN0
in1[24] => result.IN0
in1[24] => result.IN0
in1[25] => Add0.IN7
in1[25] => Add1.IN39
in1[25] => LessThan0.IN7
in1[25] => LessThan1.IN7
in1[25] => ShiftRight0.IN7
in1[25] => ShiftRight1.IN7
in1[25] => ShiftLeft0.IN7
in1[25] => result.IN0
in1[25] => result.IN0
in1[25] => result.IN0
in1[25] => result.IN0
in1[26] => Add0.IN6
in1[26] => Add1.IN38
in1[26] => LessThan0.IN6
in1[26] => LessThan1.IN6
in1[26] => ShiftRight0.IN6
in1[26] => ShiftRight1.IN6
in1[26] => ShiftLeft0.IN6
in1[26] => result.IN0
in1[26] => result.IN0
in1[26] => result.IN0
in1[26] => result.IN0
in1[27] => Add0.IN5
in1[27] => Add1.IN37
in1[27] => LessThan0.IN5
in1[27] => LessThan1.IN5
in1[27] => ShiftRight0.IN5
in1[27] => ShiftRight1.IN5
in1[27] => ShiftLeft0.IN5
in1[27] => result.IN0
in1[27] => result.IN0
in1[27] => result.IN0
in1[27] => result.IN0
in1[28] => Add0.IN4
in1[28] => Add1.IN36
in1[28] => LessThan0.IN4
in1[28] => LessThan1.IN4
in1[28] => ShiftRight0.IN4
in1[28] => ShiftRight1.IN4
in1[28] => ShiftLeft0.IN4
in1[28] => result.IN0
in1[28] => result.IN0
in1[28] => result.IN0
in1[28] => result.IN0
in1[29] => Add0.IN3
in1[29] => Add1.IN35
in1[29] => LessThan0.IN3
in1[29] => LessThan1.IN3
in1[29] => ShiftRight0.IN3
in1[29] => ShiftRight1.IN3
in1[29] => ShiftLeft0.IN3
in1[29] => result.IN0
in1[29] => result.IN0
in1[29] => result.IN0
in1[29] => result.IN0
in1[30] => Add0.IN2
in1[30] => Add1.IN34
in1[30] => LessThan0.IN2
in1[30] => LessThan1.IN2
in1[30] => ShiftRight0.IN2
in1[30] => ShiftRight1.IN2
in1[30] => ShiftLeft0.IN2
in1[30] => result.IN0
in1[30] => result.IN0
in1[30] => result.IN0
in1[30] => result.IN0
in1[31] => Add0.IN1
in1[31] => Add1.IN33
in1[31] => LessThan0.IN1
in1[31] => LessThan1.IN1
in1[31] => ShiftRight0.IN0
in1[31] => ShiftRight0.IN1
in1[31] => ShiftRight1.IN1
in1[31] => ShiftLeft0.IN1
in1[31] => result.IN0
in1[31] => result.IN0
in1[31] => result.IN0
in1[31] => result.IN0
in1[31] => OUTPUT_OVERFLOW.IN0
in1[31] => OUTPUT_OVERFLOW.IN1
in1[31] => OUTPUT_OVERFLOW.IN1
in2[0] => Add0.IN64
in2[0] => LessThan0.IN64
in2[0] => LessThan1.IN64
in2[0] => result.DATAB
in2[0] => ShiftRight0.IN63
in2[0] => ShiftRight1.IN63
in2[0] => ShiftLeft0.IN63
in2[0] => result.IN1
in2[0] => result.IN1
in2[0] => result.IN1
in2[0] => result.IN1
in2[0] => Add1.IN32
in2[1] => Add0.IN63
in2[1] => LessThan0.IN63
in2[1] => LessThan1.IN63
in2[1] => result.DATAB
in2[1] => ShiftRight0.IN62
in2[1] => ShiftRight1.IN62
in2[1] => ShiftLeft0.IN62
in2[1] => result.IN1
in2[1] => result.IN1
in2[1] => result.IN1
in2[1] => result.IN1
in2[1] => Add1.IN31
in2[2] => Add0.IN62
in2[2] => LessThan0.IN62
in2[2] => LessThan1.IN62
in2[2] => result.DATAB
in2[2] => ShiftRight0.IN61
in2[2] => ShiftRight1.IN61
in2[2] => ShiftLeft0.IN61
in2[2] => result.IN1
in2[2] => result.IN1
in2[2] => result.IN1
in2[2] => result.IN1
in2[2] => Add1.IN30
in2[3] => Add0.IN61
in2[3] => LessThan0.IN61
in2[3] => LessThan1.IN61
in2[3] => result.DATAB
in2[3] => ShiftRight0.IN60
in2[3] => ShiftRight1.IN60
in2[3] => ShiftLeft0.IN60
in2[3] => result.IN1
in2[3] => result.IN1
in2[3] => result.IN1
in2[3] => result.IN1
in2[3] => Add1.IN29
in2[4] => Add0.IN60
in2[4] => LessThan0.IN60
in2[4] => LessThan1.IN60
in2[4] => result.DATAB
in2[4] => ShiftRight0.IN59
in2[4] => ShiftRight1.IN59
in2[4] => ShiftLeft0.IN59
in2[4] => result.IN1
in2[4] => result.IN1
in2[4] => result.IN1
in2[4] => result.IN1
in2[4] => Add1.IN28
in2[5] => Add0.IN59
in2[5] => LessThan0.IN59
in2[5] => LessThan1.IN59
in2[5] => result.DATAB
in2[5] => ShiftRight0.IN58
in2[5] => ShiftRight1.IN58
in2[5] => ShiftLeft0.IN58
in2[5] => result.IN1
in2[5] => result.IN1
in2[5] => result.IN1
in2[5] => result.IN1
in2[5] => Add1.IN27
in2[6] => Add0.IN58
in2[6] => LessThan0.IN58
in2[6] => LessThan1.IN58
in2[6] => result.DATAB
in2[6] => ShiftRight0.IN57
in2[6] => ShiftRight1.IN57
in2[6] => ShiftLeft0.IN57
in2[6] => result.IN1
in2[6] => result.IN1
in2[6] => result.IN1
in2[6] => result.IN1
in2[6] => Add1.IN26
in2[7] => Add0.IN57
in2[7] => LessThan0.IN57
in2[7] => LessThan1.IN57
in2[7] => result.DATAB
in2[7] => ShiftRight0.IN56
in2[7] => ShiftRight1.IN56
in2[7] => ShiftLeft0.IN56
in2[7] => result.IN1
in2[7] => result.IN1
in2[7] => result.IN1
in2[7] => result.IN1
in2[7] => Add1.IN25
in2[8] => Add0.IN56
in2[8] => LessThan0.IN56
in2[8] => LessThan1.IN56
in2[8] => result.DATAB
in2[8] => ShiftRight0.IN55
in2[8] => ShiftRight1.IN55
in2[8] => ShiftLeft0.IN55
in2[8] => result.IN1
in2[8] => result.IN1
in2[8] => result.IN1
in2[8] => result.IN1
in2[8] => Add1.IN24
in2[9] => Add0.IN55
in2[9] => LessThan0.IN55
in2[9] => LessThan1.IN55
in2[9] => result.DATAB
in2[9] => ShiftRight0.IN54
in2[9] => ShiftRight1.IN54
in2[9] => ShiftLeft0.IN54
in2[9] => result.IN1
in2[9] => result.IN1
in2[9] => result.IN1
in2[9] => result.IN1
in2[9] => Add1.IN23
in2[10] => Add0.IN54
in2[10] => LessThan0.IN54
in2[10] => LessThan1.IN54
in2[10] => result.DATAB
in2[10] => ShiftRight0.IN53
in2[10] => ShiftRight1.IN53
in2[10] => ShiftLeft0.IN53
in2[10] => result.IN1
in2[10] => result.IN1
in2[10] => result.IN1
in2[10] => result.IN1
in2[10] => Add1.IN22
in2[11] => Add0.IN53
in2[11] => LessThan0.IN53
in2[11] => LessThan1.IN53
in2[11] => result.DATAB
in2[11] => ShiftRight0.IN52
in2[11] => ShiftRight1.IN52
in2[11] => ShiftLeft0.IN52
in2[11] => result.IN1
in2[11] => result.IN1
in2[11] => result.IN1
in2[11] => result.IN1
in2[11] => Add1.IN21
in2[12] => Add0.IN52
in2[12] => LessThan0.IN52
in2[12] => LessThan1.IN52
in2[12] => result.DATAB
in2[12] => ShiftRight0.IN51
in2[12] => ShiftRight1.IN51
in2[12] => ShiftLeft0.IN51
in2[12] => result.IN1
in2[12] => result.IN1
in2[12] => result.IN1
in2[12] => result.IN1
in2[12] => Add1.IN20
in2[13] => Add0.IN51
in2[13] => LessThan0.IN51
in2[13] => LessThan1.IN51
in2[13] => result.DATAB
in2[13] => ShiftRight0.IN50
in2[13] => ShiftRight1.IN50
in2[13] => ShiftLeft0.IN50
in2[13] => result.IN1
in2[13] => result.IN1
in2[13] => result.IN1
in2[13] => result.IN1
in2[13] => Add1.IN19
in2[14] => Add0.IN50
in2[14] => LessThan0.IN50
in2[14] => LessThan1.IN50
in2[14] => result.DATAB
in2[14] => ShiftRight0.IN49
in2[14] => ShiftRight1.IN49
in2[14] => ShiftLeft0.IN49
in2[14] => result.IN1
in2[14] => result.IN1
in2[14] => result.IN1
in2[14] => result.IN1
in2[14] => Add1.IN18
in2[15] => Add0.IN49
in2[15] => LessThan0.IN49
in2[15] => LessThan1.IN49
in2[15] => result.DATAB
in2[15] => ShiftRight0.IN48
in2[15] => ShiftRight1.IN48
in2[15] => ShiftLeft0.IN48
in2[15] => result.IN1
in2[15] => result.IN1
in2[15] => result.IN1
in2[15] => result.IN1
in2[15] => Add1.IN17
in2[16] => Add0.IN48
in2[16] => LessThan0.IN48
in2[16] => LessThan1.IN48
in2[16] => ShiftRight0.IN47
in2[16] => ShiftRight1.IN47
in2[16] => ShiftLeft0.IN47
in2[16] => result.IN1
in2[16] => result.IN1
in2[16] => result.IN1
in2[16] => result.IN1
in2[16] => Add1.IN16
in2[17] => Add0.IN47
in2[17] => LessThan0.IN47
in2[17] => LessThan1.IN47
in2[17] => ShiftRight0.IN46
in2[17] => ShiftRight1.IN46
in2[17] => ShiftLeft0.IN46
in2[17] => result.IN1
in2[17] => result.IN1
in2[17] => result.IN1
in2[17] => result.IN1
in2[17] => Add1.IN15
in2[18] => Add0.IN46
in2[18] => LessThan0.IN46
in2[18] => LessThan1.IN46
in2[18] => ShiftRight0.IN45
in2[18] => ShiftRight1.IN45
in2[18] => ShiftLeft0.IN45
in2[18] => result.IN1
in2[18] => result.IN1
in2[18] => result.IN1
in2[18] => result.IN1
in2[18] => Add1.IN14
in2[19] => Add0.IN45
in2[19] => LessThan0.IN45
in2[19] => LessThan1.IN45
in2[19] => ShiftRight0.IN44
in2[19] => ShiftRight1.IN44
in2[19] => ShiftLeft0.IN44
in2[19] => result.IN1
in2[19] => result.IN1
in2[19] => result.IN1
in2[19] => result.IN1
in2[19] => Add1.IN13
in2[20] => Add0.IN44
in2[20] => LessThan0.IN44
in2[20] => LessThan1.IN44
in2[20] => ShiftRight0.IN43
in2[20] => ShiftRight1.IN43
in2[20] => ShiftLeft0.IN43
in2[20] => result.IN1
in2[20] => result.IN1
in2[20] => result.IN1
in2[20] => result.IN1
in2[20] => Add1.IN12
in2[21] => Add0.IN43
in2[21] => LessThan0.IN43
in2[21] => LessThan1.IN43
in2[21] => ShiftRight0.IN42
in2[21] => ShiftRight1.IN42
in2[21] => ShiftLeft0.IN42
in2[21] => result.IN1
in2[21] => result.IN1
in2[21] => result.IN1
in2[21] => result.IN1
in2[21] => Add1.IN11
in2[22] => Add0.IN42
in2[22] => LessThan0.IN42
in2[22] => LessThan1.IN42
in2[22] => ShiftRight0.IN41
in2[22] => ShiftRight1.IN41
in2[22] => ShiftLeft0.IN41
in2[22] => result.IN1
in2[22] => result.IN1
in2[22] => result.IN1
in2[22] => result.IN1
in2[22] => Add1.IN10
in2[23] => Add0.IN41
in2[23] => LessThan0.IN41
in2[23] => LessThan1.IN41
in2[23] => ShiftRight0.IN40
in2[23] => ShiftRight1.IN40
in2[23] => ShiftLeft0.IN40
in2[23] => result.IN1
in2[23] => result.IN1
in2[23] => result.IN1
in2[23] => result.IN1
in2[23] => Add1.IN9
in2[24] => Add0.IN40
in2[24] => LessThan0.IN40
in2[24] => LessThan1.IN40
in2[24] => ShiftRight0.IN39
in2[24] => ShiftRight1.IN39
in2[24] => ShiftLeft0.IN39
in2[24] => result.IN1
in2[24] => result.IN1
in2[24] => result.IN1
in2[24] => result.IN1
in2[24] => Add1.IN8
in2[25] => Add0.IN39
in2[25] => LessThan0.IN39
in2[25] => LessThan1.IN39
in2[25] => ShiftRight0.IN38
in2[25] => ShiftRight1.IN38
in2[25] => ShiftLeft0.IN38
in2[25] => result.IN1
in2[25] => result.IN1
in2[25] => result.IN1
in2[25] => result.IN1
in2[25] => Add1.IN7
in2[26] => Add0.IN38
in2[26] => LessThan0.IN38
in2[26] => LessThan1.IN38
in2[26] => ShiftRight0.IN37
in2[26] => ShiftRight1.IN37
in2[26] => ShiftLeft0.IN37
in2[26] => result.IN1
in2[26] => result.IN1
in2[26] => result.IN1
in2[26] => result.IN1
in2[26] => Add1.IN6
in2[27] => Add0.IN37
in2[27] => LessThan0.IN37
in2[27] => LessThan1.IN37
in2[27] => ShiftRight0.IN36
in2[27] => ShiftRight1.IN36
in2[27] => ShiftLeft0.IN36
in2[27] => result.IN1
in2[27] => result.IN1
in2[27] => result.IN1
in2[27] => result.IN1
in2[27] => Add1.IN5
in2[28] => Add0.IN36
in2[28] => LessThan0.IN36
in2[28] => LessThan1.IN36
in2[28] => ShiftRight0.IN35
in2[28] => ShiftRight1.IN35
in2[28] => ShiftLeft0.IN35
in2[28] => result.IN1
in2[28] => result.IN1
in2[28] => result.IN1
in2[28] => result.IN1
in2[28] => Add1.IN4
in2[29] => Add0.IN35
in2[29] => LessThan0.IN35
in2[29] => LessThan1.IN35
in2[29] => ShiftRight0.IN34
in2[29] => ShiftRight1.IN34
in2[29] => ShiftLeft0.IN34
in2[29] => result.IN1
in2[29] => result.IN1
in2[29] => result.IN1
in2[29] => result.IN1
in2[29] => Add1.IN3
in2[30] => Add0.IN34
in2[30] => LessThan0.IN34
in2[30] => LessThan1.IN34
in2[30] => ShiftRight0.IN33
in2[30] => ShiftRight1.IN33
in2[30] => ShiftLeft0.IN33
in2[30] => result.IN1
in2[30] => result.IN1
in2[30] => result.IN1
in2[30] => result.IN1
in2[30] => Add1.IN2
in2[31] => Add0.IN33
in2[31] => LessThan0.IN33
in2[31] => LessThan1.IN33
in2[31] => result.IN1
in2[31] => result.IN1
in2[31] => result.IN1
in2[31] => result.IN1
in2[31] => OUTPUT_OVERFLOW.IN1
in2[31] => Add1.IN1
op.alu_add => result.IN0
op.alu_add => OUTPUT_OVERFLOW.IN1
op.alu_addu => result.IN1
op.alu_addu => overflow.OUTPUTSELECT
op.alu_sub => result.IN0
op.alu_sub => OUTPUT_OVERFLOW.IN1
op.alu_subu => result.IN1
op.alu_subu => overflow.OUTPUTSELECT
op.alu_slt => result.OUTPUTSELECT
op.alu_slt => result.OUTPUTSELECT
op.alu_slt => result.OUTPUTSELECT
op.alu_slt => result.OUTPUTSELECT
op.alu_slt => result.OUTPUTSELECT
op.alu_slt => result.OUTPUTSELECT
op.alu_slt => result.OUTPUTSELECT
op.alu_slt => result.OUTPUTSELECT
op.alu_slt => result.OUTPUTSELECT
op.alu_slt => result.OUTPUTSELECT
op.alu_slt => result.OUTPUTSELECT
op.alu_slt => result.OUTPUTSELECT
op.alu_slt => result.OUTPUTSELECT
op.alu_slt => result.OUTPUTSELECT
op.alu_slt => result.OUTPUTSELECT
op.alu_slt => result.OUTPUTSELECT
op.alu_slt => result.OUTPUTSELECT
op.alu_slt => result.OUTPUTSELECT
op.alu_slt => result.OUTPUTSELECT
op.alu_slt => result.OUTPUTSELECT
op.alu_slt => result.OUTPUTSELECT
op.alu_slt => result.OUTPUTSELECT
op.alu_slt => result.OUTPUTSELECT
op.alu_slt => result.OUTPUTSELECT
op.alu_slt => result.OUTPUTSELECT
op.alu_slt => result.OUTPUTSELECT
op.alu_slt => result.OUTPUTSELECT
op.alu_slt => result.OUTPUTSELECT
op.alu_slt => result.OUTPUTSELECT
op.alu_slt => result.OUTPUTSELECT
op.alu_slt => result.OUTPUTSELECT
op.alu_slt => result.OUTPUTSELECT
op.alu_sltu => result.OUTPUTSELECT
op.alu_sltu => result.OUTPUTSELECT
op.alu_sltu => result.OUTPUTSELECT
op.alu_sltu => result.OUTPUTSELECT
op.alu_sltu => result.OUTPUTSELECT
op.alu_sltu => result.OUTPUTSELECT
op.alu_sltu => result.OUTPUTSELECT
op.alu_sltu => result.OUTPUTSELECT
op.alu_sltu => result.OUTPUTSELECT
op.alu_sltu => result.OUTPUTSELECT
op.alu_sltu => result.OUTPUTSELECT
op.alu_sltu => result.OUTPUTSELECT
op.alu_sltu => result.OUTPUTSELECT
op.alu_sltu => result.OUTPUTSELECT
op.alu_sltu => result.OUTPUTSELECT
op.alu_sltu => result.OUTPUTSELECT
op.alu_sltu => result.OUTPUTSELECT
op.alu_sltu => result.OUTPUTSELECT
op.alu_sltu => result.OUTPUTSELECT
op.alu_sltu => result.OUTPUTSELECT
op.alu_sltu => result.OUTPUTSELECT
op.alu_sltu => result.OUTPUTSELECT
op.alu_sltu => result.OUTPUTSELECT
op.alu_sltu => result.OUTPUTSELECT
op.alu_sltu => result.OUTPUTSELECT
op.alu_sltu => result.OUTPUTSELECT
op.alu_sltu => result.OUTPUTSELECT
op.alu_sltu => result.OUTPUTSELECT
op.alu_sltu => result.OUTPUTSELECT
op.alu_sltu => result.OUTPUTSELECT
op.alu_sltu => result.OUTPUTSELECT
op.alu_sltu => result.OUTPUTSELECT
op.alu_and => result.OUTPUTSELECT
op.alu_and => result.OUTPUTSELECT
op.alu_and => result.OUTPUTSELECT
op.alu_and => result.OUTPUTSELECT
op.alu_and => result.OUTPUTSELECT
op.alu_and => result.OUTPUTSELECT
op.alu_and => result.OUTPUTSELECT
op.alu_and => result.OUTPUTSELECT
op.alu_and => result.OUTPUTSELECT
op.alu_and => result.OUTPUTSELECT
op.alu_and => result.OUTPUTSELECT
op.alu_and => result.OUTPUTSELECT
op.alu_and => result.OUTPUTSELECT
op.alu_and => result.OUTPUTSELECT
op.alu_and => result.OUTPUTSELECT
op.alu_and => result.OUTPUTSELECT
op.alu_and => result.OUTPUTSELECT
op.alu_and => result.OUTPUTSELECT
op.alu_and => result.OUTPUTSELECT
op.alu_and => result.OUTPUTSELECT
op.alu_and => result.OUTPUTSELECT
op.alu_and => result.OUTPUTSELECT
op.alu_and => result.OUTPUTSELECT
op.alu_and => result.OUTPUTSELECT
op.alu_and => result.OUTPUTSELECT
op.alu_and => result.OUTPUTSELECT
op.alu_and => result.OUTPUTSELECT
op.alu_and => result.OUTPUTSELECT
op.alu_and => result.OUTPUTSELECT
op.alu_and => result.OUTPUTSELECT
op.alu_and => result.OUTPUTSELECT
op.alu_and => result.OUTPUTSELECT
op.alu_or => result.OUTPUTSELECT
op.alu_or => result.OUTPUTSELECT
op.alu_or => result.OUTPUTSELECT
op.alu_or => result.OUTPUTSELECT
op.alu_or => result.OUTPUTSELECT
op.alu_or => result.OUTPUTSELECT
op.alu_or => result.OUTPUTSELECT
op.alu_or => result.OUTPUTSELECT
op.alu_or => result.OUTPUTSELECT
op.alu_or => result.OUTPUTSELECT
op.alu_or => result.OUTPUTSELECT
op.alu_or => result.OUTPUTSELECT
op.alu_or => result.OUTPUTSELECT
op.alu_or => result.OUTPUTSELECT
op.alu_or => result.OUTPUTSELECT
op.alu_or => result.OUTPUTSELECT
op.alu_or => result.OUTPUTSELECT
op.alu_or => result.OUTPUTSELECT
op.alu_or => result.OUTPUTSELECT
op.alu_or => result.OUTPUTSELECT
op.alu_or => result.OUTPUTSELECT
op.alu_or => result.OUTPUTSELECT
op.alu_or => result.OUTPUTSELECT
op.alu_or => result.OUTPUTSELECT
op.alu_or => result.OUTPUTSELECT
op.alu_or => result.OUTPUTSELECT
op.alu_or => result.OUTPUTSELECT
op.alu_or => result.OUTPUTSELECT
op.alu_or => result.OUTPUTSELECT
op.alu_or => result.OUTPUTSELECT
op.alu_or => result.OUTPUTSELECT
op.alu_or => result.OUTPUTSELECT
op.alu_xor => result.OUTPUTSELECT
op.alu_xor => result.OUTPUTSELECT
op.alu_xor => result.OUTPUTSELECT
op.alu_xor => result.OUTPUTSELECT
op.alu_xor => result.OUTPUTSELECT
op.alu_xor => result.OUTPUTSELECT
op.alu_xor => result.OUTPUTSELECT
op.alu_xor => result.OUTPUTSELECT
op.alu_xor => result.OUTPUTSELECT
op.alu_xor => result.OUTPUTSELECT
op.alu_xor => result.OUTPUTSELECT
op.alu_xor => result.OUTPUTSELECT
op.alu_xor => result.OUTPUTSELECT
op.alu_xor => result.OUTPUTSELECT
op.alu_xor => result.OUTPUTSELECT
op.alu_xor => result.OUTPUTSELECT
op.alu_xor => result.OUTPUTSELECT
op.alu_xor => result.OUTPUTSELECT
op.alu_xor => result.OUTPUTSELECT
op.alu_xor => result.OUTPUTSELECT
op.alu_xor => result.OUTPUTSELECT
op.alu_xor => result.OUTPUTSELECT
op.alu_xor => result.OUTPUTSELECT
op.alu_xor => result.OUTPUTSELECT
op.alu_xor => result.OUTPUTSELECT
op.alu_xor => result.OUTPUTSELECT
op.alu_xor => result.OUTPUTSELECT
op.alu_xor => result.OUTPUTSELECT
op.alu_xor => result.OUTPUTSELECT
op.alu_xor => result.OUTPUTSELECT
op.alu_xor => result.OUTPUTSELECT
op.alu_xor => result.OUTPUTSELECT
op.alu_nor => result.OUTPUTSELECT
op.alu_nor => result.OUTPUTSELECT
op.alu_nor => result.OUTPUTSELECT
op.alu_nor => result.OUTPUTSELECT
op.alu_nor => result.OUTPUTSELECT
op.alu_nor => result.OUTPUTSELECT
op.alu_nor => result.OUTPUTSELECT
op.alu_nor => result.OUTPUTSELECT
op.alu_nor => result.OUTPUTSELECT
op.alu_nor => result.OUTPUTSELECT
op.alu_nor => result.OUTPUTSELECT
op.alu_nor => result.OUTPUTSELECT
op.alu_nor => result.OUTPUTSELECT
op.alu_nor => result.OUTPUTSELECT
op.alu_nor => result.OUTPUTSELECT
op.alu_nor => result.OUTPUTSELECT
op.alu_nor => result.OUTPUTSELECT
op.alu_nor => result.OUTPUTSELECT
op.alu_nor => result.OUTPUTSELECT
op.alu_nor => result.OUTPUTSELECT
op.alu_nor => result.OUTPUTSELECT
op.alu_nor => result.OUTPUTSELECT
op.alu_nor => result.OUTPUTSELECT
op.alu_nor => result.OUTPUTSELECT
op.alu_nor => result.OUTPUTSELECT
op.alu_nor => result.OUTPUTSELECT
op.alu_nor => result.OUTPUTSELECT
op.alu_nor => result.OUTPUTSELECT
op.alu_nor => result.OUTPUTSELECT
op.alu_nor => result.OUTPUTSELECT
op.alu_nor => result.OUTPUTSELECT
op.alu_nor => result.OUTPUTSELECT
op.alu_sll => result.OUTPUTSELECT
op.alu_sll => result.OUTPUTSELECT
op.alu_sll => result.OUTPUTSELECT
op.alu_sll => result.OUTPUTSELECT
op.alu_sll => result.OUTPUTSELECT
op.alu_sll => result.OUTPUTSELECT
op.alu_sll => result.OUTPUTSELECT
op.alu_sll => result.OUTPUTSELECT
op.alu_sll => result.OUTPUTSELECT
op.alu_sll => result.OUTPUTSELECT
op.alu_sll => result.OUTPUTSELECT
op.alu_sll => result.OUTPUTSELECT
op.alu_sll => result.OUTPUTSELECT
op.alu_sll => result.OUTPUTSELECT
op.alu_sll => result.OUTPUTSELECT
op.alu_sll => result.OUTPUTSELECT
op.alu_sll => result.OUTPUTSELECT
op.alu_sll => result.OUTPUTSELECT
op.alu_sll => result.OUTPUTSELECT
op.alu_sll => result.OUTPUTSELECT
op.alu_sll => result.OUTPUTSELECT
op.alu_sll => result.OUTPUTSELECT
op.alu_sll => result.OUTPUTSELECT
op.alu_sll => result.OUTPUTSELECT
op.alu_sll => result.OUTPUTSELECT
op.alu_sll => result.OUTPUTSELECT
op.alu_sll => result.OUTPUTSELECT
op.alu_sll => result.OUTPUTSELECT
op.alu_sll => result.OUTPUTSELECT
op.alu_sll => result.OUTPUTSELECT
op.alu_sll => result.OUTPUTSELECT
op.alu_sll => result.OUTPUTSELECT
op.alu_srl => result.OUTPUTSELECT
op.alu_srl => result.OUTPUTSELECT
op.alu_srl => result.OUTPUTSELECT
op.alu_srl => result.OUTPUTSELECT
op.alu_srl => result.OUTPUTSELECT
op.alu_srl => result.OUTPUTSELECT
op.alu_srl => result.OUTPUTSELECT
op.alu_srl => result.OUTPUTSELECT
op.alu_srl => result.OUTPUTSELECT
op.alu_srl => result.OUTPUTSELECT
op.alu_srl => result.OUTPUTSELECT
op.alu_srl => result.OUTPUTSELECT
op.alu_srl => result.OUTPUTSELECT
op.alu_srl => result.OUTPUTSELECT
op.alu_srl => result.OUTPUTSELECT
op.alu_srl => result.OUTPUTSELECT
op.alu_srl => result.OUTPUTSELECT
op.alu_srl => result.OUTPUTSELECT
op.alu_srl => result.OUTPUTSELECT
op.alu_srl => result.OUTPUTSELECT
op.alu_srl => result.OUTPUTSELECT
op.alu_srl => result.OUTPUTSELECT
op.alu_srl => result.OUTPUTSELECT
op.alu_srl => result.OUTPUTSELECT
op.alu_srl => result.OUTPUTSELECT
op.alu_srl => result.OUTPUTSELECT
op.alu_srl => result.OUTPUTSELECT
op.alu_srl => result.OUTPUTSELECT
op.alu_srl => result.OUTPUTSELECT
op.alu_srl => result.OUTPUTSELECT
op.alu_srl => result.OUTPUTSELECT
op.alu_srl => result.OUTPUTSELECT
op.alu_sra => result.OUTPUTSELECT
op.alu_sra => result.OUTPUTSELECT
op.alu_sra => result.OUTPUTSELECT
op.alu_sra => result.OUTPUTSELECT
op.alu_sra => result.OUTPUTSELECT
op.alu_sra => result.OUTPUTSELECT
op.alu_sra => result.OUTPUTSELECT
op.alu_sra => result.OUTPUTSELECT
op.alu_sra => result.OUTPUTSELECT
op.alu_sra => result.OUTPUTSELECT
op.alu_sra => result.OUTPUTSELECT
op.alu_sra => result.OUTPUTSELECT
op.alu_sra => result.OUTPUTSELECT
op.alu_sra => result.OUTPUTSELECT
op.alu_sra => result.OUTPUTSELECT
op.alu_sra => result.OUTPUTSELECT
op.alu_sra => result.OUTPUTSELECT
op.alu_sra => result.OUTPUTSELECT
op.alu_sra => result.OUTPUTSELECT
op.alu_sra => result.OUTPUTSELECT
op.alu_sra => result.OUTPUTSELECT
op.alu_sra => result.OUTPUTSELECT
op.alu_sra => result.OUTPUTSELECT
op.alu_sra => result.OUTPUTSELECT
op.alu_sra => result.OUTPUTSELECT
op.alu_sra => result.OUTPUTSELECT
op.alu_sra => result.OUTPUTSELECT
op.alu_sra => result.OUTPUTSELECT
op.alu_sra => result.OUTPUTSELECT
op.alu_sra => result.OUTPUTSELECT
op.alu_sra => result.OUTPUTSELECT
op.alu_sra => result.OUTPUTSELECT
op.alu_lui => result.OUTPUTSELECT
op.alu_lui => result.OUTPUTSELECT
op.alu_lui => result.OUTPUTSELECT
op.alu_lui => result.OUTPUTSELECT
op.alu_lui => result.OUTPUTSELECT
op.alu_lui => result.OUTPUTSELECT
op.alu_lui => result.OUTPUTSELECT
op.alu_lui => result.OUTPUTSELECT
op.alu_lui => result.OUTPUTSELECT
op.alu_lui => result.OUTPUTSELECT
op.alu_lui => result.OUTPUTSELECT
op.alu_lui => result.OUTPUTSELECT
op.alu_lui => result.OUTPUTSELECT
op.alu_lui => result.OUTPUTSELECT
op.alu_lui => result.OUTPUTSELECT
op.alu_lui => result.OUTPUTSELECT
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|ensc350:uut|multiplier:mult
in1[0] => Mult0.IN31
in1[1] => Mult0.IN30
in1[2] => Mult0.IN29
in1[3] => Mult0.IN28
in1[4] => Mult0.IN27
in1[5] => Mult0.IN26
in1[6] => Mult0.IN25
in1[7] => Mult0.IN24
in1[8] => Mult0.IN23
in1[9] => Mult0.IN22
in1[10] => Mult0.IN21
in1[11] => Mult0.IN20
in1[12] => Mult0.IN19
in1[13] => Mult0.IN18
in1[14] => Mult0.IN17
in1[15] => Mult0.IN16
in1[16] => Mult0.IN15
in1[17] => Mult0.IN14
in1[18] => Mult0.IN13
in1[19] => Mult0.IN12
in1[20] => Mult0.IN11
in1[21] => Mult0.IN10
in1[22] => Mult0.IN9
in1[23] => Mult0.IN8
in1[24] => Mult0.IN7
in1[25] => Mult0.IN6
in1[26] => Mult0.IN5
in1[27] => Mult0.IN4
in1[28] => Mult0.IN3
in1[29] => Mult0.IN2
in1[30] => Mult0.IN1
in1[31] => Mult0.IN0
in2[0] => Mult0.IN63
in2[1] => Mult0.IN62
in2[2] => Mult0.IN61
in2[3] => Mult0.IN60
in2[4] => Mult0.IN59
in2[5] => Mult0.IN58
in2[6] => Mult0.IN57
in2[7] => Mult0.IN56
in2[8] => Mult0.IN55
in2[9] => Mult0.IN54
in2[10] => Mult0.IN53
in2[11] => Mult0.IN52
in2[12] => Mult0.IN51
in2[13] => Mult0.IN50
in2[14] => Mult0.IN49
in2[15] => Mult0.IN48
in2[16] => Mult0.IN47
in2[17] => Mult0.IN46
in2[18] => Mult0.IN45
in2[19] => Mult0.IN44
in2[20] => Mult0.IN43
in2[21] => Mult0.IN42
in2[22] => Mult0.IN41
in2[23] => Mult0.IN40
in2[24] => Mult0.IN39
in2[25] => Mult0.IN38
in2[26] => Mult0.IN37
in2[27] => Mult0.IN36
in2[28] => Mult0.IN35
in2[29] => Mult0.IN34
in2[30] => Mult0.IN33
in2[31] => Mult0.IN32
result[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|ensc350:uut|mem_control:memory_logic
mem_op.mem_nop => ~NO_FANOUT~
mem_op.mem_lw => ADDR_OUT.OUTPUTSELECT
mem_op.mem_lw => ADDR_OUT.OUTPUTSELECT
mem_op.mem_lw => ADDR_OUT.OUTPUTSELECT
mem_op.mem_lw => ADDR_OUT.OUTPUTSELECT
mem_op.mem_lw => ADDR_OUT.OUTPUTSELECT
mem_op.mem_lw => ADDR_OUT.OUTPUTSELECT
mem_op.mem_lw => ADDR_OUT.OUTPUTSELECT
mem_op.mem_lw => ADDR_OUT.OUTPUTSELECT
mem_op.mem_lw => ADDR_OUT.OUTPUTSELECT
mem_op.mem_lw => ADDR_OUT.OUTPUTSELECT
mem_op.mem_lw => ADDR_OUT.OUTPUTSELECT
mem_op.mem_lw => ADDR_OUT.OUTPUTSELECT
mem_op.mem_lw => ADDR_OUT.OUTPUTSELECT
mem_op.mem_lw => ADDR_OUT.OUTPUTSELECT
mem_op.mem_lw => ADDR_OUT.OUTPUTSELECT
mem_op.mem_lw => ADDR_OUT.OUTPUTSELECT
mem_op.mem_lw => MW.OUTPUTSELECT
mem_op.mem_lw => DATA_OUT.OUTPUTSELECT
mem_op.mem_lw => DATA_OUT.OUTPUTSELECT
mem_op.mem_lw => DATA_OUT.OUTPUTSELECT
mem_op.mem_lw => DATA_OUT.OUTPUTSELECT
mem_op.mem_lw => DATA_OUT.OUTPUTSELECT
mem_op.mem_lw => DATA_OUT.OUTPUTSELECT
mem_op.mem_lw => DATA_OUT.OUTPUTSELECT
mem_op.mem_lw => DATA_OUT.OUTPUTSELECT
mem_op.mem_lw => DATA_OUT.OUTPUTSELECT
mem_op.mem_lw => DATA_OUT.OUTPUTSELECT
mem_op.mem_lw => DATA_OUT.OUTPUTSELECT
mem_op.mem_lw => DATA_OUT.OUTPUTSELECT
mem_op.mem_lw => DATA_OUT.OUTPUTSELECT
mem_op.mem_lw => DATA_OUT.OUTPUTSELECT
mem_op.mem_lw => DATA_OUT.OUTPUTSELECT
mem_op.mem_lw => DATA_OUT.OUTPUTSELECT
mem_op.mem_lw => DATA_OUT.OUTPUTSELECT
mem_op.mem_lw => DATA_OUT.OUTPUTSELECT
mem_op.mem_lw => DATA_OUT.OUTPUTSELECT
mem_op.mem_lw => DATA_OUT.OUTPUTSELECT
mem_op.mem_lw => DATA_OUT.OUTPUTSELECT
mem_op.mem_lw => DATA_OUT.OUTPUTSELECT
mem_op.mem_lw => DATA_OUT.OUTPUTSELECT
mem_op.mem_lw => DATA_OUT.OUTPUTSELECT
mem_op.mem_lw => DATA_OUT.OUTPUTSELECT
mem_op.mem_lw => DATA_OUT.OUTPUTSELECT
mem_op.mem_lw => DATA_OUT.OUTPUTSELECT
mem_op.mem_lw => DATA_OUT.OUTPUTSELECT
mem_op.mem_lw => DATA_OUT.OUTPUTSELECT
mem_op.mem_lw => DATA_OUT.OUTPUTSELECT
mem_op.mem_lw => DATA_OUT.OUTPUTSELECT
mem_op.mem_lw => DATA_OUT.OUTPUTSELECT
mem_op.mem_lw => MR.IN0
mem_op.mem_lw => read_data.OUTPUTSELECT
mem_op.mem_lw => read_data.OUTPUTSELECT
mem_op.mem_lw => read_data.OUTPUTSELECT
mem_op.mem_lw => read_data.OUTPUTSELECT
mem_op.mem_lw => read_data.OUTPUTSELECT
mem_op.mem_lw => read_data.OUTPUTSELECT
mem_op.mem_lw => read_data.OUTPUTSELECT
mem_op.mem_lw => read_data.OUTPUTSELECT
mem_op.mem_lw => read_data.OUTPUTSELECT
mem_op.mem_lw => read_data.OUTPUTSELECT
mem_op.mem_lw => read_data.OUTPUTSELECT
mem_op.mem_lw => read_data.OUTPUTSELECT
mem_op.mem_lw => read_data.OUTPUTSELECT
mem_op.mem_lw => read_data.OUTPUTSELECT
mem_op.mem_lw => read_data.OUTPUTSELECT
mem_op.mem_lw => read_data.OUTPUTSELECT
mem_op.mem_lw => read_data.OUTPUTSELECT
mem_op.mem_lw => read_data.OUTPUTSELECT
mem_op.mem_lw => read_data.OUTPUTSELECT
mem_op.mem_lw => read_data.OUTPUTSELECT
mem_op.mem_lw => read_data.OUTPUTSELECT
mem_op.mem_lw => read_data.OUTPUTSELECT
mem_op.mem_lw => read_data.OUTPUTSELECT
mem_op.mem_lw => read_data.OUTPUTSELECT
mem_op.mem_lw => read_data.OUTPUTSELECT
mem_op.mem_lw => read_data.OUTPUTSELECT
mem_op.mem_lw => read_data.OUTPUTSELECT
mem_op.mem_lw => read_data.OUTPUTSELECT
mem_op.mem_lw => read_data.OUTPUTSELECT
mem_op.mem_lw => read_data.OUTPUTSELECT
mem_op.mem_lw => read_data.OUTPUTSELECT
mem_op.mem_lw => read_data.OUTPUTSELECT
mem_op.mem_sw => ADDR_OUT.OUTPUTSELECT
mem_op.mem_sw => ADDR_OUT.OUTPUTSELECT
mem_op.mem_sw => ADDR_OUT.OUTPUTSELECT
mem_op.mem_sw => ADDR_OUT.OUTPUTSELECT
mem_op.mem_sw => ADDR_OUT.OUTPUTSELECT
mem_op.mem_sw => ADDR_OUT.OUTPUTSELECT
mem_op.mem_sw => ADDR_OUT.OUTPUTSELECT
mem_op.mem_sw => ADDR_OUT.OUTPUTSELECT
mem_op.mem_sw => ADDR_OUT.OUTPUTSELECT
mem_op.mem_sw => ADDR_OUT.OUTPUTSELECT
mem_op.mem_sw => ADDR_OUT.OUTPUTSELECT
mem_op.mem_sw => ADDR_OUT.OUTPUTSELECT
mem_op.mem_sw => ADDR_OUT.OUTPUTSELECT
mem_op.mem_sw => ADDR_OUT.OUTPUTSELECT
mem_op.mem_sw => ADDR_OUT.OUTPUTSELECT
mem_op.mem_sw => ADDR_OUT.OUTPUTSELECT
mem_op.mem_sw => MW.DATAA
mem_op.mem_sw => DATA_OUT.OUTPUTSELECT
mem_op.mem_sw => DATA_OUT.OUTPUTSELECT
mem_op.mem_sw => DATA_OUT.OUTPUTSELECT
mem_op.mem_sw => DATA_OUT.OUTPUTSELECT
mem_op.mem_sw => DATA_OUT.OUTPUTSELECT
mem_op.mem_sw => DATA_OUT.OUTPUTSELECT
mem_op.mem_sw => DATA_OUT.OUTPUTSELECT
mem_op.mem_sw => DATA_OUT.OUTPUTSELECT
mem_op.mem_sw => DATA_OUT.OUTPUTSELECT
mem_op.mem_sw => DATA_OUT.OUTPUTSELECT
mem_op.mem_sw => DATA_OUT.OUTPUTSELECT
mem_op.mem_sw => DATA_OUT.OUTPUTSELECT
mem_op.mem_sw => DATA_OUT.OUTPUTSELECT
mem_op.mem_sw => DATA_OUT.OUTPUTSELECT
mem_op.mem_sw => DATA_OUT.OUTPUTSELECT
mem_op.mem_sw => DATA_OUT.OUTPUTSELECT
mem_op.mem_sw => DATA_OUT.OUTPUTSELECT
mem_op.mem_sw => DATA_OUT.OUTPUTSELECT
mem_op.mem_sw => DATA_OUT.OUTPUTSELECT
mem_op.mem_sw => DATA_OUT.OUTPUTSELECT
mem_op.mem_sw => DATA_OUT.OUTPUTSELECT
mem_op.mem_sw => DATA_OUT.OUTPUTSELECT
mem_op.mem_sw => DATA_OUT.OUTPUTSELECT
mem_op.mem_sw => DATA_OUT.OUTPUTSELECT
mem_op.mem_sw => DATA_OUT.OUTPUTSELECT
mem_op.mem_sw => DATA_OUT.OUTPUTSELECT
mem_op.mem_sw => DATA_OUT.OUTPUTSELECT
mem_op.mem_sw => DATA_OUT.OUTPUTSELECT
mem_op.mem_sw => DATA_OUT.OUTPUTSELECT
mem_op.mem_sw => DATA_OUT.OUTPUTSELECT
mem_op.mem_sw => DATA_OUT.OUTPUTSELECT
mem_op.mem_sw => DATA_OUT.OUTPUTSELECT
addr_base[0] => Add0.IN32
addr_base[1] => Add0.IN31
addr_base[2] => Add0.IN30
addr_base[3] => Add0.IN29
addr_base[4] => Add0.IN28
addr_base[5] => Add0.IN27
addr_base[6] => Add0.IN26
addr_base[7] => Add0.IN25
addr_base[8] => Add0.IN24
addr_base[9] => Add0.IN23
addr_base[10] => Add0.IN22
addr_base[11] => Add0.IN21
addr_base[12] => Add0.IN20
addr_base[13] => Add0.IN19
addr_base[14] => Add0.IN18
addr_base[15] => Add0.IN17
addr_base[16] => Add0.IN16
addr_base[17] => Add0.IN15
addr_base[18] => Add0.IN14
addr_base[19] => Add0.IN13
addr_base[20] => Add0.IN12
addr_base[21] => Add0.IN11
addr_base[22] => Add0.IN10
addr_base[23] => Add0.IN9
addr_base[24] => Add0.IN8
addr_base[25] => Add0.IN7
addr_base[26] => Add0.IN6
addr_base[27] => Add0.IN5
addr_base[28] => Add0.IN4
addr_base[29] => Add0.IN3
addr_base[30] => Add0.IN2
addr_base[31] => Add0.IN1
addr_offset[0] => Add0.IN64
addr_offset[1] => Add0.IN63
addr_offset[2] => Add0.IN62
addr_offset[3] => Add0.IN61
addr_offset[4] => Add0.IN60
addr_offset[5] => Add0.IN59
addr_offset[6] => Add0.IN58
addr_offset[7] => Add0.IN57
addr_offset[8] => Add0.IN56
addr_offset[9] => Add0.IN55
addr_offset[10] => Add0.IN54
addr_offset[11] => Add0.IN53
addr_offset[12] => Add0.IN52
addr_offset[13] => Add0.IN51
addr_offset[14] => Add0.IN50
addr_offset[15] => Add0.IN49
addr_offset[16] => Add0.IN48
addr_offset[17] => Add0.IN47
addr_offset[18] => Add0.IN46
addr_offset[19] => Add0.IN45
addr_offset[20] => Add0.IN44
addr_offset[21] => Add0.IN43
addr_offset[22] => Add0.IN42
addr_offset[23] => Add0.IN41
addr_offset[24] => Add0.IN40
addr_offset[25] => Add0.IN39
addr_offset[26] => Add0.IN38
addr_offset[27] => Add0.IN37
addr_offset[28] => Add0.IN36
addr_offset[29] => Add0.IN35
addr_offset[30] => Add0.IN34
addr_offset[31] => Add0.IN33
store_data[0] => DATA_OUT.DATAB
store_data[1] => DATA_OUT.DATAB
store_data[2] => DATA_OUT.DATAB
store_data[3] => DATA_OUT.DATAB
store_data[4] => DATA_OUT.DATAB
store_data[5] => DATA_OUT.DATAB
store_data[6] => DATA_OUT.DATAB
store_data[7] => DATA_OUT.DATAB
store_data[8] => DATA_OUT.DATAB
store_data[9] => DATA_OUT.DATAB
store_data[10] => DATA_OUT.DATAB
store_data[11] => DATA_OUT.DATAB
store_data[12] => DATA_OUT.DATAB
store_data[13] => DATA_OUT.DATAB
store_data[14] => DATA_OUT.DATAB
store_data[15] => DATA_OUT.DATAB
store_data[16] => DATA_OUT.DATAB
store_data[17] => DATA_OUT.DATAB
store_data[18] => DATA_OUT.DATAB
store_data[19] => DATA_OUT.DATAB
store_data[20] => DATA_OUT.DATAB
store_data[21] => DATA_OUT.DATAB
store_data[22] => DATA_OUT.DATAB
store_data[23] => DATA_OUT.DATAB
store_data[24] => DATA_OUT.DATAB
store_data[25] => DATA_OUT.DATAB
store_data[26] => DATA_OUT.DATAB
store_data[27] => DATA_OUT.DATAB
store_data[28] => DATA_OUT.DATAB
store_data[29] => DATA_OUT.DATAB
store_data[30] => DATA_OUT.DATAB
store_data[31] => DATA_OUT.DATAB
read_data[0] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[8] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[9] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[10] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[12] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[13] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[14] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[15] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[16] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[17] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[18] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[19] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[20] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[21] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[22] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[23] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[24] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[25] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[26] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[27] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[28] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[29] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[30] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[31] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[0] <= ADDR_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[1] <= ADDR_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[2] <= ADDR_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[3] <= ADDR_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[4] <= ADDR_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[5] <= ADDR_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[6] <= ADDR_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[7] <= ADDR_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[8] <= ADDR_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[9] <= ADDR_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[10] <= ADDR_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[11] <= ADDR_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[12] <= ADDR_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[13] <= ADDR_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[14] <= ADDR_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[15] <= ADDR_OUT.DB_MAX_OUTPUT_PORT_TYPE
MR <= MR.DB_MAX_OUTPUT_PORT_TYPE
MW <= MW.DB_MAX_OUTPUT_PORT_TYPE
DATA_IN[0] => read_data.DATAB
DATA_IN[1] => read_data.DATAB
DATA_IN[2] => read_data.DATAB
DATA_IN[3] => read_data.DATAB
DATA_IN[4] => read_data.DATAB
DATA_IN[5] => read_data.DATAB
DATA_IN[6] => read_data.DATAB
DATA_IN[7] => read_data.DATAB
DATA_IN[8] => read_data.DATAB
DATA_IN[9] => read_data.DATAB
DATA_IN[10] => read_data.DATAB
DATA_IN[11] => read_data.DATAB
DATA_IN[12] => read_data.DATAB
DATA_IN[13] => read_data.DATAB
DATA_IN[14] => read_data.DATAB
DATA_IN[15] => read_data.DATAB
DATA_IN[16] => read_data.DATAB
DATA_IN[17] => read_data.DATAB
DATA_IN[18] => read_data.DATAB
DATA_IN[19] => read_data.DATAB
DATA_IN[20] => read_data.DATAB
DATA_IN[21] => read_data.DATAB
DATA_IN[22] => read_data.DATAB
DATA_IN[23] => read_data.DATAB
DATA_IN[24] => read_data.DATAB
DATA_IN[25] => read_data.DATAB
DATA_IN[26] => read_data.DATAB
DATA_IN[27] => read_data.DATAB
DATA_IN[28] => read_data.DATAB
DATA_IN[29] => read_data.DATAB
DATA_IN[30] => read_data.DATAB
DATA_IN[31] => read_data.DATAB
DATA_OUT[0] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[19] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[20] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[21] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[22] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[23] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[24] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[25] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[26] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[27] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[28] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[29] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[30] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[31] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|DMA:my_dma
CLK => waddr_reg[0].CLK
CLK => waddr_reg[1].CLK
CLK => waddr_reg[2].CLK
CLK => waddr_reg[3].CLK
CLK => waddr_reg[4].CLK
CLK => waddr_reg[5].CLK
CLK => waddr_reg[6].CLK
CLK => waddr_reg[7].CLK
CLK => waddr_reg[8].CLK
CLK => waddr_reg[9].CLK
CLK => waddr_reg[10].CLK
CLK => waddr_reg[11].CLK
CLK => waddr_reg[12].CLK
CLK => waddr_reg[13].CLK
CLK => waddr_reg[14].CLK
CLK => waddr_reg[15].CLK
CLK => waddr_reg[16].CLK
CLK => waddr_reg[17].CLK
CLK => waddr_reg[18].CLK
CLK => waddr_reg[19].CLK
CLK => waddr_reg[20].CLK
CLK => waddr_reg[21].CLK
CLK => waddr_reg[22].CLK
CLK => waddr_reg[23].CLK
CLK => waddr_reg[24].CLK
CLK => waddr_reg[25].CLK
CLK => waddr_reg[26].CLK
CLK => waddr_reg[27].CLK
CLK => waddr_reg[28].CLK
CLK => waddr_reg[29].CLK
CLK => waddr_reg[30].CLK
CLK => waddr_reg[31].CLK
CLK => raddr_reg[0].CLK
CLK => raddr_reg[1].CLK
CLK => raddr_reg[2].CLK
CLK => raddr_reg[3].CLK
CLK => raddr_reg[4].CLK
CLK => raddr_reg[5].CLK
CLK => raddr_reg[6].CLK
CLK => raddr_reg[7].CLK
CLK => raddr_reg[8].CLK
CLK => raddr_reg[9].CLK
CLK => raddr_reg[10].CLK
CLK => raddr_reg[11].CLK
CLK => raddr_reg[12].CLK
CLK => raddr_reg[13].CLK
CLK => raddr_reg[14].CLK
CLK => raddr_reg[15].CLK
CLK => raddr_reg[16].CLK
CLK => raddr_reg[17].CLK
CLK => raddr_reg[18].CLK
CLK => raddr_reg[19].CLK
CLK => raddr_reg[20].CLK
CLK => raddr_reg[21].CLK
CLK => raddr_reg[22].CLK
CLK => raddr_reg[23].CLK
CLK => raddr_reg[24].CLK
CLK => raddr_reg[25].CLK
CLK => raddr_reg[26].CLK
CLK => raddr_reg[27].CLK
CLK => raddr_reg[28].CLK
CLK => raddr_reg[29].CLK
CLK => raddr_reg[30].CLK
CLK => raddr_reg[31].CLK
CLK => wstep_reg[0].CLK
CLK => wstep_reg[1].CLK
CLK => wstep_reg[2].CLK
CLK => wstep_reg[3].CLK
CLK => wstep_reg[4].CLK
CLK => wstep_reg[5].CLK
CLK => wstep_reg[6].CLK
CLK => wstep_reg[7].CLK
CLK => wstep_reg[8].CLK
CLK => wstep_reg[9].CLK
CLK => wstep_reg[10].CLK
CLK => wstep_reg[11].CLK
CLK => wstep_reg[12].CLK
CLK => wstep_reg[13].CLK
CLK => wstep_reg[14].CLK
CLK => wstep_reg[15].CLK
CLK => wstep_reg[16].CLK
CLK => wstep_reg[17].CLK
CLK => wstep_reg[18].CLK
CLK => wstep_reg[19].CLK
CLK => wstep_reg[20].CLK
CLK => wstep_reg[21].CLK
CLK => wstep_reg[22].CLK
CLK => wstep_reg[23].CLK
CLK => wstep_reg[24].CLK
CLK => wstep_reg[25].CLK
CLK => wstep_reg[26].CLK
CLK => wstep_reg[27].CLK
CLK => wstep_reg[28].CLK
CLK => wstep_reg[29].CLK
CLK => wstep_reg[30].CLK
CLK => wstep_reg[31].CLK
CLK => wstart_reg[0].CLK
CLK => wstart_reg[1].CLK
CLK => wstart_reg[2].CLK
CLK => wstart_reg[3].CLK
CLK => wstart_reg[4].CLK
CLK => wstart_reg[5].CLK
CLK => wstart_reg[6].CLK
CLK => wstart_reg[7].CLK
CLK => wstart_reg[8].CLK
CLK => wstart_reg[9].CLK
CLK => wstart_reg[10].CLK
CLK => wstart_reg[11].CLK
CLK => wstart_reg[12].CLK
CLK => wstart_reg[13].CLK
CLK => wstart_reg[14].CLK
CLK => wstart_reg[15].CLK
CLK => wstart_reg[16].CLK
CLK => wstart_reg[17].CLK
CLK => wstart_reg[18].CLK
CLK => wstart_reg[19].CLK
CLK => wstart_reg[20].CLK
CLK => wstart_reg[21].CLK
CLK => wstart_reg[22].CLK
CLK => wstart_reg[23].CLK
CLK => wstart_reg[24].CLK
CLK => wstart_reg[25].CLK
CLK => wstart_reg[26].CLK
CLK => wstart_reg[27].CLK
CLK => wstart_reg[28].CLK
CLK => wstart_reg[29].CLK
CLK => wstart_reg[30].CLK
CLK => wstart_reg[31].CLK
CLK => rstep_reg[0].CLK
CLK => rstep_reg[1].CLK
CLK => rstep_reg[2].CLK
CLK => rstep_reg[3].CLK
CLK => rstep_reg[4].CLK
CLK => rstep_reg[5].CLK
CLK => rstep_reg[6].CLK
CLK => rstep_reg[7].CLK
CLK => rstep_reg[8].CLK
CLK => rstep_reg[9].CLK
CLK => rstep_reg[10].CLK
CLK => rstep_reg[11].CLK
CLK => rstep_reg[12].CLK
CLK => rstep_reg[13].CLK
CLK => rstep_reg[14].CLK
CLK => rstep_reg[15].CLK
CLK => rstep_reg[16].CLK
CLK => rstep_reg[17].CLK
CLK => rstep_reg[18].CLK
CLK => rstep_reg[19].CLK
CLK => rstep_reg[20].CLK
CLK => rstep_reg[21].CLK
CLK => rstep_reg[22].CLK
CLK => rstep_reg[23].CLK
CLK => rstep_reg[24].CLK
CLK => rstep_reg[25].CLK
CLK => rstep_reg[26].CLK
CLK => rstep_reg[27].CLK
CLK => rstep_reg[28].CLK
CLK => rstep_reg[29].CLK
CLK => rstep_reg[30].CLK
CLK => rstep_reg[31].CLK
CLK => rstart_reg[0].CLK
CLK => rstart_reg[1].CLK
CLK => rstart_reg[2].CLK
CLK => rstart_reg[3].CLK
CLK => rstart_reg[4].CLK
CLK => rstart_reg[5].CLK
CLK => rstart_reg[6].CLK
CLK => rstart_reg[7].CLK
CLK => rstart_reg[8].CLK
CLK => rstart_reg[9].CLK
CLK => rstart_reg[10].CLK
CLK => rstart_reg[11].CLK
CLK => rstart_reg[12].CLK
CLK => rstart_reg[13].CLK
CLK => rstart_reg[14].CLK
CLK => rstart_reg[15].CLK
CLK => rstart_reg[16].CLK
CLK => rstart_reg[17].CLK
CLK => rstart_reg[18].CLK
CLK => rstart_reg[19].CLK
CLK => rstart_reg[20].CLK
CLK => rstart_reg[21].CLK
CLK => rstart_reg[22].CLK
CLK => rstart_reg[23].CLK
CLK => rstart_reg[24].CLK
CLK => rstart_reg[25].CLK
CLK => rstart_reg[26].CLK
CLK => rstart_reg[27].CLK
CLK => rstart_reg[28].CLK
CLK => rstart_reg[29].CLK
CLK => rstart_reg[30].CLK
CLK => rstart_reg[31].CLK
CLK => count_reg[0].CLK
CLK => count_reg[1].CLK
CLK => count_reg[2].CLK
CLK => count_reg[3].CLK
CLK => count_reg[4].CLK
CLK => count_reg[5].CLK
CLK => count_reg[6].CLK
CLK => count_reg[7].CLK
CLK => count_reg[8].CLK
CLK => count_reg[9].CLK
CLK => count_reg[10].CLK
CLK => count_reg[11].CLK
CLK => count_reg[12].CLK
CLK => count_reg[13].CLK
CLK => count_reg[14].CLK
CLK => count_reg[15].CLK
CLK => count_reg[16].CLK
CLK => count_reg[17].CLK
CLK => count_reg[18].CLK
CLK => count_reg[19].CLK
CLK => count_reg[20].CLK
CLK => count_reg[21].CLK
CLK => count_reg[22].CLK
CLK => count_reg[23].CLK
CLK => count_reg[24].CLK
CLK => count_reg[25].CLK
CLK => count_reg[26].CLK
CLK => count_reg[27].CLK
CLK => count_reg[28].CLK
CLK => count_reg[29].CLK
CLK => count_reg[30].CLK
CLK => count_reg[31].CLK
CLK => data_reg[0].CLK
CLK => data_reg[1].CLK
CLK => data_reg[2].CLK
CLK => data_reg[3].CLK
CLK => data_reg[4].CLK
CLK => data_reg[5].CLK
CLK => data_reg[6].CLK
CLK => data_reg[7].CLK
CLK => data_reg[8].CLK
CLK => data_reg[9].CLK
CLK => data_reg[10].CLK
CLK => data_reg[11].CLK
CLK => data_reg[12].CLK
CLK => data_reg[13].CLK
CLK => data_reg[14].CLK
CLK => data_reg[15].CLK
CLK => data_reg[16].CLK
CLK => data_reg[17].CLK
CLK => data_reg[18].CLK
CLK => data_reg[19].CLK
CLK => data_reg[20].CLK
CLK => data_reg[21].CLK
CLK => data_reg[22].CLK
CLK => data_reg[23].CLK
CLK => data_reg[24].CLK
CLK => data_reg[25].CLK
CLK => data_reg[26].CLK
CLK => data_reg[27].CLK
CLK => data_reg[28].CLK
CLK => data_reg[29].CLK
CLK => data_reg[30].CLK
CLK => data_reg[31].CLK
CLK => ck_S4_ADDRBUS[0].CLK
CLK => ck_S4_ADDRBUS[1].CLK
CLK => ck_S4_ADDRBUS[2].CLK
CLK => ck_S4_ADDRBUS[3].CLK
CLK => DMA_State~1.DATAIN
reset => waddr_reg[0].ACLR
reset => waddr_reg[1].ACLR
reset => waddr_reg[2].ACLR
reset => waddr_reg[3].ACLR
reset => waddr_reg[4].ACLR
reset => waddr_reg[5].ACLR
reset => waddr_reg[6].ACLR
reset => waddr_reg[7].ACLR
reset => waddr_reg[8].ACLR
reset => waddr_reg[9].ACLR
reset => waddr_reg[10].ACLR
reset => waddr_reg[11].ACLR
reset => waddr_reg[12].ACLR
reset => waddr_reg[13].ACLR
reset => waddr_reg[14].ACLR
reset => waddr_reg[15].ACLR
reset => waddr_reg[16].ACLR
reset => waddr_reg[17].ACLR
reset => waddr_reg[18].ACLR
reset => waddr_reg[19].ACLR
reset => waddr_reg[20].ACLR
reset => waddr_reg[21].ACLR
reset => waddr_reg[22].ACLR
reset => waddr_reg[23].ACLR
reset => waddr_reg[24].ACLR
reset => waddr_reg[25].ACLR
reset => waddr_reg[26].ACLR
reset => waddr_reg[27].ACLR
reset => waddr_reg[28].ACLR
reset => waddr_reg[29].ACLR
reset => waddr_reg[30].ACLR
reset => waddr_reg[31].ACLR
reset => raddr_reg[0].ACLR
reset => raddr_reg[1].ACLR
reset => raddr_reg[2].ACLR
reset => raddr_reg[3].ACLR
reset => raddr_reg[4].ACLR
reset => raddr_reg[5].ACLR
reset => raddr_reg[6].ACLR
reset => raddr_reg[7].ACLR
reset => raddr_reg[8].ACLR
reset => raddr_reg[9].ACLR
reset => raddr_reg[10].ACLR
reset => raddr_reg[11].ACLR
reset => raddr_reg[12].ACLR
reset => raddr_reg[13].ACLR
reset => raddr_reg[14].ACLR
reset => raddr_reg[15].ACLR
reset => raddr_reg[16].ACLR
reset => raddr_reg[17].ACLR
reset => raddr_reg[18].ACLR
reset => raddr_reg[19].ACLR
reset => raddr_reg[20].ACLR
reset => raddr_reg[21].ACLR
reset => raddr_reg[22].ACLR
reset => raddr_reg[23].ACLR
reset => raddr_reg[24].ACLR
reset => raddr_reg[25].ACLR
reset => raddr_reg[26].ACLR
reset => raddr_reg[27].ACLR
reset => raddr_reg[28].ACLR
reset => raddr_reg[29].ACLR
reset => raddr_reg[30].ACLR
reset => raddr_reg[31].ACLR
reset => wstep_reg[0].ACLR
reset => wstep_reg[1].ACLR
reset => wstep_reg[2].ACLR
reset => wstep_reg[3].ACLR
reset => wstep_reg[4].ACLR
reset => wstep_reg[5].ACLR
reset => wstep_reg[6].ACLR
reset => wstep_reg[7].ACLR
reset => wstep_reg[8].ACLR
reset => wstep_reg[9].ACLR
reset => wstep_reg[10].ACLR
reset => wstep_reg[11].ACLR
reset => wstep_reg[12].ACLR
reset => wstep_reg[13].ACLR
reset => wstep_reg[14].ACLR
reset => wstep_reg[15].ACLR
reset => wstep_reg[16].ACLR
reset => wstep_reg[17].ACLR
reset => wstep_reg[18].ACLR
reset => wstep_reg[19].ACLR
reset => wstep_reg[20].ACLR
reset => wstep_reg[21].ACLR
reset => wstep_reg[22].ACLR
reset => wstep_reg[23].ACLR
reset => wstep_reg[24].ACLR
reset => wstep_reg[25].ACLR
reset => wstep_reg[26].ACLR
reset => wstep_reg[27].ACLR
reset => wstep_reg[28].ACLR
reset => wstep_reg[29].ACLR
reset => wstep_reg[30].ACLR
reset => wstep_reg[31].ACLR
reset => wstart_reg[0].ACLR
reset => wstart_reg[1].ACLR
reset => wstart_reg[2].ACLR
reset => wstart_reg[3].ACLR
reset => wstart_reg[4].ACLR
reset => wstart_reg[5].ACLR
reset => wstart_reg[6].ACLR
reset => wstart_reg[7].ACLR
reset => wstart_reg[8].ACLR
reset => wstart_reg[9].ACLR
reset => wstart_reg[10].ACLR
reset => wstart_reg[11].ACLR
reset => wstart_reg[12].ACLR
reset => wstart_reg[13].ACLR
reset => wstart_reg[14].ACLR
reset => wstart_reg[15].ACLR
reset => wstart_reg[16].ACLR
reset => wstart_reg[17].ACLR
reset => wstart_reg[18].ACLR
reset => wstart_reg[19].ACLR
reset => wstart_reg[20].ACLR
reset => wstart_reg[21].ACLR
reset => wstart_reg[22].ACLR
reset => wstart_reg[23].ACLR
reset => wstart_reg[24].ACLR
reset => wstart_reg[25].ACLR
reset => wstart_reg[26].ACLR
reset => wstart_reg[27].ACLR
reset => wstart_reg[28].ACLR
reset => wstart_reg[29].ACLR
reset => wstart_reg[30].ACLR
reset => wstart_reg[31].ACLR
reset => rstep_reg[0].ACLR
reset => rstep_reg[1].ACLR
reset => rstep_reg[2].ACLR
reset => rstep_reg[3].ACLR
reset => rstep_reg[4].ACLR
reset => rstep_reg[5].ACLR
reset => rstep_reg[6].ACLR
reset => rstep_reg[7].ACLR
reset => rstep_reg[8].ACLR
reset => rstep_reg[9].ACLR
reset => rstep_reg[10].ACLR
reset => rstep_reg[11].ACLR
reset => rstep_reg[12].ACLR
reset => rstep_reg[13].ACLR
reset => rstep_reg[14].ACLR
reset => rstep_reg[15].ACLR
reset => rstep_reg[16].ACLR
reset => rstep_reg[17].ACLR
reset => rstep_reg[18].ACLR
reset => rstep_reg[19].ACLR
reset => rstep_reg[20].ACLR
reset => rstep_reg[21].ACLR
reset => rstep_reg[22].ACLR
reset => rstep_reg[23].ACLR
reset => rstep_reg[24].ACLR
reset => rstep_reg[25].ACLR
reset => rstep_reg[26].ACLR
reset => rstep_reg[27].ACLR
reset => rstep_reg[28].ACLR
reset => rstep_reg[29].ACLR
reset => rstep_reg[30].ACLR
reset => rstep_reg[31].ACLR
reset => rstart_reg[0].ACLR
reset => rstart_reg[1].ACLR
reset => rstart_reg[2].ACLR
reset => rstart_reg[3].ACLR
reset => rstart_reg[4].ACLR
reset => rstart_reg[5].ACLR
reset => rstart_reg[6].ACLR
reset => rstart_reg[7].ACLR
reset => rstart_reg[8].ACLR
reset => rstart_reg[9].ACLR
reset => rstart_reg[10].ACLR
reset => rstart_reg[11].ACLR
reset => rstart_reg[12].ACLR
reset => rstart_reg[13].ACLR
reset => rstart_reg[14].ACLR
reset => rstart_reg[15].ACLR
reset => rstart_reg[16].ACLR
reset => rstart_reg[17].ACLR
reset => rstart_reg[18].ACLR
reset => rstart_reg[19].ACLR
reset => rstart_reg[20].ACLR
reset => rstart_reg[21].ACLR
reset => rstart_reg[22].ACLR
reset => rstart_reg[23].ACLR
reset => rstart_reg[24].ACLR
reset => rstart_reg[25].ACLR
reset => rstart_reg[26].ACLR
reset => rstart_reg[27].ACLR
reset => rstart_reg[28].ACLR
reset => rstart_reg[29].ACLR
reset => rstart_reg[30].ACLR
reset => rstart_reg[31].ACLR
reset => count_reg[0].ACLR
reset => count_reg[1].ACLR
reset => count_reg[2].ACLR
reset => count_reg[3].ACLR
reset => count_reg[4].ACLR
reset => count_reg[5].ACLR
reset => count_reg[6].ACLR
reset => count_reg[7].ACLR
reset => count_reg[8].ACLR
reset => count_reg[9].ACLR
reset => count_reg[10].ACLR
reset => count_reg[11].ACLR
reset => count_reg[12].ACLR
reset => count_reg[13].ACLR
reset => count_reg[14].ACLR
reset => count_reg[15].ACLR
reset => count_reg[16].ACLR
reset => count_reg[17].ACLR
reset => count_reg[18].ACLR
reset => count_reg[19].ACLR
reset => count_reg[20].ACLR
reset => count_reg[21].ACLR
reset => count_reg[22].ACLR
reset => count_reg[23].ACLR
reset => count_reg[24].ACLR
reset => count_reg[25].ACLR
reset => count_reg[26].ACLR
reset => count_reg[27].ACLR
reset => count_reg[28].ACLR
reset => count_reg[29].ACLR
reset => count_reg[30].ACLR
reset => count_reg[31].ACLR
reset => data_reg[0].ACLR
reset => data_reg[1].ACLR
reset => data_reg[2].ACLR
reset => data_reg[3].ACLR
reset => data_reg[4].ACLR
reset => data_reg[5].ACLR
reset => data_reg[6].ACLR
reset => data_reg[7].ACLR
reset => data_reg[8].ACLR
reset => data_reg[9].ACLR
reset => data_reg[10].ACLR
reset => data_reg[11].ACLR
reset => data_reg[12].ACLR
reset => data_reg[13].ACLR
reset => data_reg[14].ACLR
reset => data_reg[15].ACLR
reset => data_reg[16].ACLR
reset => data_reg[17].ACLR
reset => data_reg[18].ACLR
reset => data_reg[19].ACLR
reset => data_reg[20].ACLR
reset => data_reg[21].ACLR
reset => data_reg[22].ACLR
reset => data_reg[23].ACLR
reset => data_reg[24].ACLR
reset => data_reg[25].ACLR
reset => data_reg[26].ACLR
reset => data_reg[27].ACLR
reset => data_reg[28].ACLR
reset => data_reg[29].ACLR
reset => data_reg[30].ACLR
reset => data_reg[31].ACLR
reset => ck_S4_ADDRBUS[0].PRESET
reset => ck_S4_ADDRBUS[1].PRESET
reset => ck_S4_ADDRBUS[2].PRESET
reset => ck_S4_ADDRBUS[3].PRESET
reset => DMA_State~3.DATAIN
M2_BUSY <= comb.DB_MAX_OUTPUT_PORT_TYPE
M2_MR <= M2_MR.DB_MAX_OUTPUT_PORT_TYPE
M2_MW <= M2_MW.DB_MAX_OUTPUT_PORT_TYPE
M2_NREADY => next_DMA_state.OUTPUTSELECT
M2_NREADY => next_DMA_state.OUTPUTSELECT
M2_NREADY => next_raddress.OUTPUTSELECT
M2_NREADY => next_raddress.OUTPUTSELECT
M2_NREADY => next_raddress.OUTPUTSELECT
M2_NREADY => next_raddress.OUTPUTSELECT
M2_NREADY => next_raddress.OUTPUTSELECT
M2_NREADY => next_raddress.OUTPUTSELECT
M2_NREADY => next_raddress.OUTPUTSELECT
M2_NREADY => next_raddress.OUTPUTSELECT
M2_NREADY => next_raddress.OUTPUTSELECT
M2_NREADY => next_raddress.OUTPUTSELECT
M2_NREADY => next_raddress.OUTPUTSELECT
M2_NREADY => next_raddress.OUTPUTSELECT
M2_NREADY => next_raddress.OUTPUTSELECT
M2_NREADY => next_raddress.OUTPUTSELECT
M2_NREADY => next_raddress.OUTPUTSELECT
M2_NREADY => next_raddress.OUTPUTSELECT
M2_NREADY => next_raddress.OUTPUTSELECT
M2_NREADY => next_raddress.OUTPUTSELECT
M2_NREADY => next_raddress.OUTPUTSELECT
M2_NREADY => next_raddress.OUTPUTSELECT
M2_NREADY => next_raddress.OUTPUTSELECT
M2_NREADY => next_raddress.OUTPUTSELECT
M2_NREADY => next_raddress.OUTPUTSELECT
M2_NREADY => next_raddress.OUTPUTSELECT
M2_NREADY => next_raddress.OUTPUTSELECT
M2_NREADY => next_raddress.OUTPUTSELECT
M2_NREADY => next_raddress.OUTPUTSELECT
M2_NREADY => next_raddress.OUTPUTSELECT
M2_NREADY => next_raddress.OUTPUTSELECT
M2_NREADY => next_raddress.OUTPUTSELECT
M2_NREADY => next_raddress.OUTPUTSELECT
M2_NREADY => next_raddress.OUTPUTSELECT
M2_NREADY => next_waddress.OUTPUTSELECT
M2_NREADY => next_waddress.OUTPUTSELECT
M2_NREADY => next_waddress.OUTPUTSELECT
M2_NREADY => next_waddress.OUTPUTSELECT
M2_NREADY => next_waddress.OUTPUTSELECT
M2_NREADY => next_waddress.OUTPUTSELECT
M2_NREADY => next_waddress.OUTPUTSELECT
M2_NREADY => next_waddress.OUTPUTSELECT
M2_NREADY => next_waddress.OUTPUTSELECT
M2_NREADY => next_waddress.OUTPUTSELECT
M2_NREADY => next_waddress.OUTPUTSELECT
M2_NREADY => next_waddress.OUTPUTSELECT
M2_NREADY => next_waddress.OUTPUTSELECT
M2_NREADY => next_waddress.OUTPUTSELECT
M2_NREADY => next_waddress.OUTPUTSELECT
M2_NREADY => next_waddress.OUTPUTSELECT
M2_NREADY => next_waddress.OUTPUTSELECT
M2_NREADY => next_waddress.OUTPUTSELECT
M2_NREADY => next_waddress.OUTPUTSELECT
M2_NREADY => next_waddress.OUTPUTSELECT
M2_NREADY => next_waddress.OUTPUTSELECT
M2_NREADY => next_waddress.OUTPUTSELECT
M2_NREADY => next_waddress.OUTPUTSELECT
M2_NREADY => next_waddress.OUTPUTSELECT
M2_NREADY => next_waddress.OUTPUTSELECT
M2_NREADY => next_waddress.OUTPUTSELECT
M2_NREADY => next_waddress.OUTPUTSELECT
M2_NREADY => next_waddress.OUTPUTSELECT
M2_NREADY => next_waddress.OUTPUTSELECT
M2_NREADY => next_waddress.OUTPUTSELECT
M2_NREADY => next_waddress.OUTPUTSELECT
M2_NREADY => next_waddress.OUTPUTSELECT
M2_NREADY => next_count.OUTPUTSELECT
M2_NREADY => next_count.OUTPUTSELECT
M2_NREADY => next_count.OUTPUTSELECT
M2_NREADY => next_count.OUTPUTSELECT
M2_NREADY => next_count.OUTPUTSELECT
M2_NREADY => next_count.OUTPUTSELECT
M2_NREADY => next_count.OUTPUTSELECT
M2_NREADY => next_count.OUTPUTSELECT
M2_NREADY => next_count.OUTPUTSELECT
M2_NREADY => next_count.OUTPUTSELECT
M2_NREADY => next_count.OUTPUTSELECT
M2_NREADY => next_count.OUTPUTSELECT
M2_NREADY => next_count.OUTPUTSELECT
M2_NREADY => next_count.OUTPUTSELECT
M2_NREADY => next_count.OUTPUTSELECT
M2_NREADY => next_count.OUTPUTSELECT
M2_NREADY => next_count.OUTPUTSELECT
M2_NREADY => next_count.OUTPUTSELECT
M2_NREADY => next_count.OUTPUTSELECT
M2_NREADY => next_count.OUTPUTSELECT
M2_NREADY => next_count.OUTPUTSELECT
M2_NREADY => next_count.OUTPUTSELECT
M2_NREADY => next_count.OUTPUTSELECT
M2_NREADY => next_count.OUTPUTSELECT
M2_NREADY => next_count.OUTPUTSELECT
M2_NREADY => next_count.OUTPUTSELECT
M2_NREADY => next_count.OUTPUTSELECT
M2_NREADY => next_count.OUTPUTSELECT
M2_NREADY => next_count.OUTPUTSELECT
M2_NREADY => next_count.OUTPUTSELECT
M2_NREADY => next_count.OUTPUTSELECT
M2_NREADY => next_count.OUTPUTSELECT
M2_NREADY => Selector1.IN3
M2_NREADY => Selector2.IN3
M2_NREADY => Selector3.IN3
M2_NREADY => Selector2.IN1
M2_NREADY => Selector3.IN1
M2_NREADY => DMA_RFile.IN0
M2_ADDRBUS[0] <= M2_ADDRBUS[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
M2_ADDRBUS[1] <= M2_ADDRBUS[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
M2_ADDRBUS[2] <= M2_ADDRBUS[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
M2_ADDRBUS[3] <= M2_ADDRBUS[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
M2_ADDRBUS[4] <= M2_ADDRBUS[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
M2_ADDRBUS[5] <= M2_ADDRBUS[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
M2_ADDRBUS[6] <= M2_ADDRBUS[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
M2_ADDRBUS[7] <= M2_ADDRBUS[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
M2_ADDRBUS[8] <= M2_ADDRBUS[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
M2_ADDRBUS[9] <= M2_ADDRBUS[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
M2_ADDRBUS[10] <= M2_ADDRBUS[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
M2_ADDRBUS[11] <= M2_ADDRBUS[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
M2_ADDRBUS[12] <= M2_ADDRBUS[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
M2_ADDRBUS[13] <= M2_ADDRBUS[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
M2_ADDRBUS[14] <= M2_ADDRBUS[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
M2_ADDRBUS[15] <= M2_ADDRBUS[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[0] => data_reg[0].DATAIN
M2_RDATABUS[1] => data_reg[1].DATAIN
M2_RDATABUS[2] => data_reg[2].DATAIN
M2_RDATABUS[3] => data_reg[3].DATAIN
M2_RDATABUS[4] => data_reg[4].DATAIN
M2_RDATABUS[5] => data_reg[5].DATAIN
M2_RDATABUS[6] => data_reg[6].DATAIN
M2_RDATABUS[7] => data_reg[7].DATAIN
M2_RDATABUS[8] => data_reg[8].DATAIN
M2_RDATABUS[9] => data_reg[9].DATAIN
M2_RDATABUS[10] => data_reg[10].DATAIN
M2_RDATABUS[11] => data_reg[11].DATAIN
M2_RDATABUS[12] => data_reg[12].DATAIN
M2_RDATABUS[13] => data_reg[13].DATAIN
M2_RDATABUS[14] => data_reg[14].DATAIN
M2_RDATABUS[15] => data_reg[15].DATAIN
M2_RDATABUS[16] => data_reg[16].DATAIN
M2_RDATABUS[17] => data_reg[17].DATAIN
M2_RDATABUS[18] => data_reg[18].DATAIN
M2_RDATABUS[19] => data_reg[19].DATAIN
M2_RDATABUS[20] => data_reg[20].DATAIN
M2_RDATABUS[21] => data_reg[21].DATAIN
M2_RDATABUS[22] => data_reg[22].DATAIN
M2_RDATABUS[23] => data_reg[23].DATAIN
M2_RDATABUS[24] => data_reg[24].DATAIN
M2_RDATABUS[25] => data_reg[25].DATAIN
M2_RDATABUS[26] => data_reg[26].DATAIN
M2_RDATABUS[27] => data_reg[27].DATAIN
M2_RDATABUS[28] => data_reg[28].DATAIN
M2_RDATABUS[29] => data_reg[29].DATAIN
M2_RDATABUS[30] => data_reg[30].DATAIN
M2_RDATABUS[31] => data_reg[31].DATAIN
M2_WDATABUS[0] <= M2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_WDATABUS[1] <= M2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_WDATABUS[2] <= M2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_WDATABUS[3] <= M2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_WDATABUS[4] <= M2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_WDATABUS[5] <= M2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_WDATABUS[6] <= M2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_WDATABUS[7] <= M2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_WDATABUS[8] <= M2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_WDATABUS[9] <= M2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_WDATABUS[10] <= M2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_WDATABUS[11] <= M2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_WDATABUS[12] <= M2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_WDATABUS[13] <= M2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_WDATABUS[14] <= M2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_WDATABUS[15] <= M2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_WDATABUS[16] <= M2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_WDATABUS[17] <= M2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_WDATABUS[18] <= M2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_WDATABUS[19] <= M2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_WDATABUS[20] <= M2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_WDATABUS[21] <= M2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_WDATABUS[22] <= M2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_WDATABUS[23] <= M2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_WDATABUS[24] <= M2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_WDATABUS[25] <= M2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_WDATABUS[26] <= M2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_WDATABUS[27] <= M2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_WDATABUS[28] <= M2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_WDATABUS[29] <= M2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_WDATABUS[30] <= M2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_WDATABUS[31] <= M2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_BUSY => process_0.IN0
S4_BUSY => DMA_RFile.IN1
S4_MR => ~NO_FANOUT~
S4_MW => process_0.IN1
S4_MW => DMA_RFile.IN0
S4_NREADY <= S4_NREADY.DB_MAX_OUTPUT_PORT_TYPE
S4_ADDRBUS[0] => Equal9.IN3
S4_ADDRBUS[0] => Equal10.IN2
S4_ADDRBUS[0] => Equal11.IN3
S4_ADDRBUS[0] => Equal12.IN1
S4_ADDRBUS[0] => Equal13.IN3
S4_ADDRBUS[0] => ck_S4_ADDRBUS[0].DATAIN
S4_ADDRBUS[1] => Equal9.IN2
S4_ADDRBUS[1] => Equal10.IN1
S4_ADDRBUS[1] => Equal11.IN1
S4_ADDRBUS[1] => Equal12.IN3
S4_ADDRBUS[1] => Equal13.IN2
S4_ADDRBUS[1] => ck_S4_ADDRBUS[1].DATAIN
S4_ADDRBUS[2] => Equal9.IN1
S4_ADDRBUS[2] => Equal10.IN3
S4_ADDRBUS[2] => Equal11.IN2
S4_ADDRBUS[2] => Equal12.IN2
S4_ADDRBUS[2] => Equal13.IN1
S4_ADDRBUS[2] => ck_S4_ADDRBUS[2].DATAIN
S4_ADDRBUS[3] => Equal9.IN0
S4_ADDRBUS[3] => Equal10.IN0
S4_ADDRBUS[3] => Equal11.IN0
S4_ADDRBUS[3] => Equal12.IN0
S4_ADDRBUS[3] => Equal13.IN0
S4_ADDRBUS[3] => ck_S4_ADDRBUS[3].DATAIN
S4_RDATABUS[0] <= S4_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_RDATABUS[1] <= S4_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_RDATABUS[2] <= S4_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_RDATABUS[3] <= S4_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_RDATABUS[4] <= S4_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_RDATABUS[5] <= S4_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_RDATABUS[6] <= S4_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_RDATABUS[7] <= S4_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_RDATABUS[8] <= S4_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_RDATABUS[9] <= S4_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_RDATABUS[10] <= S4_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_RDATABUS[11] <= S4_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_RDATABUS[12] <= S4_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_RDATABUS[13] <= S4_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_RDATABUS[14] <= S4_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_RDATABUS[15] <= S4_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_RDATABUS[16] <= S4_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_RDATABUS[17] <= S4_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_RDATABUS[18] <= S4_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_RDATABUS[19] <= S4_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_RDATABUS[20] <= S4_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_RDATABUS[21] <= S4_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_RDATABUS[22] <= S4_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_RDATABUS[23] <= S4_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_RDATABUS[24] <= S4_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_RDATABUS[25] <= S4_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_RDATABUS[26] <= S4_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_RDATABUS[27] <= S4_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_RDATABUS[28] <= S4_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_RDATABUS[29] <= S4_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_RDATABUS[30] <= S4_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_RDATABUS[31] <= S4_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[0] => count_reg.DATAB
S4_WDATABUS[0] => rstart_reg.DATAB
S4_WDATABUS[0] => rstep_reg.DATAB
S4_WDATABUS[0] => wstart_reg.DATAB
S4_WDATABUS[0] => wstep_reg.DATAB
S4_WDATABUS[1] => count_reg.DATAB
S4_WDATABUS[1] => rstart_reg.DATAB
S4_WDATABUS[1] => rstep_reg.DATAB
S4_WDATABUS[1] => wstart_reg.DATAB
S4_WDATABUS[1] => wstep_reg.DATAB
S4_WDATABUS[2] => count_reg.DATAB
S4_WDATABUS[2] => rstart_reg.DATAB
S4_WDATABUS[2] => rstep_reg.DATAB
S4_WDATABUS[2] => wstart_reg.DATAB
S4_WDATABUS[2] => wstep_reg.DATAB
S4_WDATABUS[3] => count_reg.DATAB
S4_WDATABUS[3] => rstart_reg.DATAB
S4_WDATABUS[3] => rstep_reg.DATAB
S4_WDATABUS[3] => wstart_reg.DATAB
S4_WDATABUS[3] => wstep_reg.DATAB
S4_WDATABUS[4] => count_reg.DATAB
S4_WDATABUS[4] => rstart_reg.DATAB
S4_WDATABUS[4] => rstep_reg.DATAB
S4_WDATABUS[4] => wstart_reg.DATAB
S4_WDATABUS[4] => wstep_reg.DATAB
S4_WDATABUS[5] => count_reg.DATAB
S4_WDATABUS[5] => rstart_reg.DATAB
S4_WDATABUS[5] => rstep_reg.DATAB
S4_WDATABUS[5] => wstart_reg.DATAB
S4_WDATABUS[5] => wstep_reg.DATAB
S4_WDATABUS[6] => count_reg.DATAB
S4_WDATABUS[6] => rstart_reg.DATAB
S4_WDATABUS[6] => rstep_reg.DATAB
S4_WDATABUS[6] => wstart_reg.DATAB
S4_WDATABUS[6] => wstep_reg.DATAB
S4_WDATABUS[7] => count_reg.DATAB
S4_WDATABUS[7] => rstart_reg.DATAB
S4_WDATABUS[7] => rstep_reg.DATAB
S4_WDATABUS[7] => wstart_reg.DATAB
S4_WDATABUS[7] => wstep_reg.DATAB
S4_WDATABUS[8] => count_reg.DATAB
S4_WDATABUS[8] => rstart_reg.DATAB
S4_WDATABUS[8] => rstep_reg.DATAB
S4_WDATABUS[8] => wstart_reg.DATAB
S4_WDATABUS[8] => wstep_reg.DATAB
S4_WDATABUS[9] => count_reg.DATAB
S4_WDATABUS[9] => rstart_reg.DATAB
S4_WDATABUS[9] => rstep_reg.DATAB
S4_WDATABUS[9] => wstart_reg.DATAB
S4_WDATABUS[9] => wstep_reg.DATAB
S4_WDATABUS[10] => count_reg.DATAB
S4_WDATABUS[10] => rstart_reg.DATAB
S4_WDATABUS[10] => rstep_reg.DATAB
S4_WDATABUS[10] => wstart_reg.DATAB
S4_WDATABUS[10] => wstep_reg.DATAB
S4_WDATABUS[11] => count_reg.DATAB
S4_WDATABUS[11] => rstart_reg.DATAB
S4_WDATABUS[11] => rstep_reg.DATAB
S4_WDATABUS[11] => wstart_reg.DATAB
S4_WDATABUS[11] => wstep_reg.DATAB
S4_WDATABUS[12] => count_reg.DATAB
S4_WDATABUS[12] => rstart_reg.DATAB
S4_WDATABUS[12] => rstep_reg.DATAB
S4_WDATABUS[12] => wstart_reg.DATAB
S4_WDATABUS[12] => wstep_reg.DATAB
S4_WDATABUS[13] => count_reg.DATAB
S4_WDATABUS[13] => rstart_reg.DATAB
S4_WDATABUS[13] => rstep_reg.DATAB
S4_WDATABUS[13] => wstart_reg.DATAB
S4_WDATABUS[13] => wstep_reg.DATAB
S4_WDATABUS[14] => count_reg.DATAB
S4_WDATABUS[14] => rstart_reg.DATAB
S4_WDATABUS[14] => rstep_reg.DATAB
S4_WDATABUS[14] => wstart_reg.DATAB
S4_WDATABUS[14] => wstep_reg.DATAB
S4_WDATABUS[15] => count_reg.DATAB
S4_WDATABUS[15] => rstart_reg.DATAB
S4_WDATABUS[15] => rstep_reg.DATAB
S4_WDATABUS[15] => wstart_reg.DATAB
S4_WDATABUS[15] => wstep_reg.DATAB
S4_WDATABUS[16] => count_reg.DATAB
S4_WDATABUS[16] => rstart_reg.DATAB
S4_WDATABUS[16] => rstep_reg.DATAB
S4_WDATABUS[16] => wstart_reg.DATAB
S4_WDATABUS[16] => wstep_reg.DATAB
S4_WDATABUS[17] => count_reg.DATAB
S4_WDATABUS[17] => rstart_reg.DATAB
S4_WDATABUS[17] => rstep_reg.DATAB
S4_WDATABUS[17] => wstart_reg.DATAB
S4_WDATABUS[17] => wstep_reg.DATAB
S4_WDATABUS[18] => count_reg.DATAB
S4_WDATABUS[18] => rstart_reg.DATAB
S4_WDATABUS[18] => rstep_reg.DATAB
S4_WDATABUS[18] => wstart_reg.DATAB
S4_WDATABUS[18] => wstep_reg.DATAB
S4_WDATABUS[19] => count_reg.DATAB
S4_WDATABUS[19] => rstart_reg.DATAB
S4_WDATABUS[19] => rstep_reg.DATAB
S4_WDATABUS[19] => wstart_reg.DATAB
S4_WDATABUS[19] => wstep_reg.DATAB
S4_WDATABUS[20] => count_reg.DATAB
S4_WDATABUS[20] => rstart_reg.DATAB
S4_WDATABUS[20] => rstep_reg.DATAB
S4_WDATABUS[20] => wstart_reg.DATAB
S4_WDATABUS[20] => wstep_reg.DATAB
S4_WDATABUS[21] => count_reg.DATAB
S4_WDATABUS[21] => rstart_reg.DATAB
S4_WDATABUS[21] => rstep_reg.DATAB
S4_WDATABUS[21] => wstart_reg.DATAB
S4_WDATABUS[21] => wstep_reg.DATAB
S4_WDATABUS[22] => count_reg.DATAB
S4_WDATABUS[22] => rstart_reg.DATAB
S4_WDATABUS[22] => rstep_reg.DATAB
S4_WDATABUS[22] => wstart_reg.DATAB
S4_WDATABUS[22] => wstep_reg.DATAB
S4_WDATABUS[23] => count_reg.DATAB
S4_WDATABUS[23] => rstart_reg.DATAB
S4_WDATABUS[23] => rstep_reg.DATAB
S4_WDATABUS[23] => wstart_reg.DATAB
S4_WDATABUS[23] => wstep_reg.DATAB
S4_WDATABUS[24] => count_reg.DATAB
S4_WDATABUS[24] => rstart_reg.DATAB
S4_WDATABUS[24] => rstep_reg.DATAB
S4_WDATABUS[24] => wstart_reg.DATAB
S4_WDATABUS[24] => wstep_reg.DATAB
S4_WDATABUS[25] => count_reg.DATAB
S4_WDATABUS[25] => rstart_reg.DATAB
S4_WDATABUS[25] => rstep_reg.DATAB
S4_WDATABUS[25] => wstart_reg.DATAB
S4_WDATABUS[25] => wstep_reg.DATAB
S4_WDATABUS[26] => count_reg.DATAB
S4_WDATABUS[26] => rstart_reg.DATAB
S4_WDATABUS[26] => rstep_reg.DATAB
S4_WDATABUS[26] => wstart_reg.DATAB
S4_WDATABUS[26] => wstep_reg.DATAB
S4_WDATABUS[27] => count_reg.DATAB
S4_WDATABUS[27] => rstart_reg.DATAB
S4_WDATABUS[27] => rstep_reg.DATAB
S4_WDATABUS[27] => wstart_reg.DATAB
S4_WDATABUS[27] => wstep_reg.DATAB
S4_WDATABUS[28] => count_reg.DATAB
S4_WDATABUS[28] => rstart_reg.DATAB
S4_WDATABUS[28] => rstep_reg.DATAB
S4_WDATABUS[28] => wstart_reg.DATAB
S4_WDATABUS[28] => wstep_reg.DATAB
S4_WDATABUS[29] => count_reg.DATAB
S4_WDATABUS[29] => rstart_reg.DATAB
S4_WDATABUS[29] => rstep_reg.DATAB
S4_WDATABUS[29] => wstart_reg.DATAB
S4_WDATABUS[29] => wstep_reg.DATAB
S4_WDATABUS[30] => count_reg.DATAB
S4_WDATABUS[30] => rstart_reg.DATAB
S4_WDATABUS[30] => rstep_reg.DATAB
S4_WDATABUS[30] => wstart_reg.DATAB
S4_WDATABUS[30] => wstep_reg.DATAB
S4_WDATABUS[31] => count_reg.DATAB
S4_WDATABUS[31] => rstart_reg.DATAB
S4_WDATABUS[31] => rstep_reg.DATAB
S4_WDATABUS[31] => wstart_reg.DATAB
S4_WDATABUS[31] => wstep_reg.DATAB


|ensc350_system|counter:my_counter
clk => read_addr[0].CLK
clk => read_addr[1].CLK
clk => count[3][0].CLK
clk => count[3][1].CLK
clk => count[3][2].CLK
clk => count[3][3].CLK
clk => count[3][4].CLK
clk => count[3][5].CLK
clk => count[3][6].CLK
clk => count[3][7].CLK
clk => count[3][8].CLK
clk => count[3][9].CLK
clk => count[3][10].CLK
clk => count[3][11].CLK
clk => count[3][12].CLK
clk => count[3][13].CLK
clk => count[3][14].CLK
clk => count[3][15].CLK
clk => count[3][16].CLK
clk => count[3][17].CLK
clk => count[3][18].CLK
clk => count[3][19].CLK
clk => count[3][20].CLK
clk => count[3][21].CLK
clk => count[3][22].CLK
clk => count[3][23].CLK
clk => count[3][24].CLK
clk => count[3][25].CLK
clk => count[3][26].CLK
clk => count[3][27].CLK
clk => count[3][28].CLK
clk => count[3][29].CLK
clk => count[3][30].CLK
clk => count[3][31].CLK
clk => count[2][0].CLK
clk => count[2][1].CLK
clk => count[2][2].CLK
clk => count[2][3].CLK
clk => count[2][4].CLK
clk => count[2][5].CLK
clk => count[2][6].CLK
clk => count[2][7].CLK
clk => count[2][8].CLK
clk => count[2][9].CLK
clk => count[2][10].CLK
clk => count[2][11].CLK
clk => count[2][12].CLK
clk => count[2][13].CLK
clk => count[2][14].CLK
clk => count[2][15].CLK
clk => count[2][16].CLK
clk => count[2][17].CLK
clk => count[2][18].CLK
clk => count[2][19].CLK
clk => count[2][20].CLK
clk => count[2][21].CLK
clk => count[2][22].CLK
clk => count[2][23].CLK
clk => count[2][24].CLK
clk => count[2][25].CLK
clk => count[2][26].CLK
clk => count[2][27].CLK
clk => count[2][28].CLK
clk => count[2][29].CLK
clk => count[2][30].CLK
clk => count[2][31].CLK
clk => count[1][0].CLK
clk => count[1][1].CLK
clk => count[1][2].CLK
clk => count[1][3].CLK
clk => count[1][4].CLK
clk => count[1][5].CLK
clk => count[1][6].CLK
clk => count[1][7].CLK
clk => count[1][8].CLK
clk => count[1][9].CLK
clk => count[1][10].CLK
clk => count[1][11].CLK
clk => count[1][12].CLK
clk => count[1][13].CLK
clk => count[1][14].CLK
clk => count[1][15].CLK
clk => count[1][16].CLK
clk => count[1][17].CLK
clk => count[1][18].CLK
clk => count[1][19].CLK
clk => count[1][20].CLK
clk => count[1][21].CLK
clk => count[1][22].CLK
clk => count[1][23].CLK
clk => count[1][24].CLK
clk => count[1][25].CLK
clk => count[1][26].CLK
clk => count[1][27].CLK
clk => count[1][28].CLK
clk => count[1][29].CLK
clk => count[1][30].CLK
clk => count[1][31].CLK
clk => count[0][0].CLK
clk => count[0][1].CLK
clk => count[0][2].CLK
clk => count[0][3].CLK
clk => count[0][4].CLK
clk => count[0][5].CLK
clk => count[0][6].CLK
clk => count[0][7].CLK
clk => count[0][8].CLK
clk => count[0][9].CLK
clk => count[0][10].CLK
clk => count[0][11].CLK
clk => count[0][12].CLK
clk => count[0][13].CLK
clk => count[0][14].CLK
clk => count[0][15].CLK
clk => count[0][16].CLK
clk => count[0][17].CLK
clk => count[0][18].CLK
clk => count[0][19].CLK
clk => count[0][20].CLK
clk => count[0][21].CLK
clk => count[0][22].CLK
clk => count[0][23].CLK
clk => count[0][24].CLK
clk => count[0][25].CLK
clk => count[0][26].CLK
clk => count[0][27].CLK
clk => count[0][28].CLK
clk => count[0][29].CLK
clk => count[0][30].CLK
clk => count[0][31].CLK
clk => cstate[3]~1.DATAIN
clk => cstate[2]~5.DATAIN
clk => cstate[1]~9.DATAIN
clk => cstate[0]~13.DATAIN
resetn => count[0][0].ACLR
resetn => count[0][1].ACLR
resetn => count[0][2].ACLR
resetn => count[0][3].ACLR
resetn => count[0][4].ACLR
resetn => count[0][5].ACLR
resetn => count[0][6].ACLR
resetn => count[0][7].ACLR
resetn => count[0][8].ACLR
resetn => count[0][9].ACLR
resetn => count[0][10].ACLR
resetn => count[0][11].ACLR
resetn => count[0][12].ACLR
resetn => count[0][13].ACLR
resetn => count[0][14].ACLR
resetn => count[0][15].ACLR
resetn => count[0][16].ACLR
resetn => count[0][17].ACLR
resetn => count[0][18].ACLR
resetn => count[0][19].ACLR
resetn => count[0][20].ACLR
resetn => count[0][21].ACLR
resetn => count[0][22].ACLR
resetn => count[0][23].ACLR
resetn => count[0][24].ACLR
resetn => count[0][25].ACLR
resetn => count[0][26].ACLR
resetn => count[0][27].ACLR
resetn => count[0][28].ACLR
resetn => count[0][29].ACLR
resetn => count[0][30].ACLR
resetn => count[0][31].ACLR
resetn => count[1][0].ACLR
resetn => count[1][1].ACLR
resetn => count[1][2].ACLR
resetn => count[1][3].ACLR
resetn => count[1][4].ACLR
resetn => count[1][5].ACLR
resetn => count[1][6].ACLR
resetn => count[1][7].ACLR
resetn => count[1][8].ACLR
resetn => count[1][9].ACLR
resetn => count[1][10].ACLR
resetn => count[1][11].ACLR
resetn => count[1][12].ACLR
resetn => count[1][13].ACLR
resetn => count[1][14].ACLR
resetn => count[1][15].ACLR
resetn => count[1][16].ACLR
resetn => count[1][17].ACLR
resetn => count[1][18].ACLR
resetn => count[1][19].ACLR
resetn => count[1][20].ACLR
resetn => count[1][21].ACLR
resetn => count[1][22].ACLR
resetn => count[1][23].ACLR
resetn => count[1][24].ACLR
resetn => count[1][25].ACLR
resetn => count[1][26].ACLR
resetn => count[1][27].ACLR
resetn => count[1][28].ACLR
resetn => count[1][29].ACLR
resetn => count[1][30].ACLR
resetn => count[1][31].ACLR
resetn => count[2][0].ACLR
resetn => count[2][1].ACLR
resetn => count[2][2].ACLR
resetn => count[2][3].ACLR
resetn => count[2][4].ACLR
resetn => count[2][5].ACLR
resetn => count[2][6].ACLR
resetn => count[2][7].ACLR
resetn => count[2][8].ACLR
resetn => count[2][9].ACLR
resetn => count[2][10].ACLR
resetn => count[2][11].ACLR
resetn => count[2][12].ACLR
resetn => count[2][13].ACLR
resetn => count[2][14].ACLR
resetn => count[2][15].ACLR
resetn => count[2][16].ACLR
resetn => count[2][17].ACLR
resetn => count[2][18].ACLR
resetn => count[2][19].ACLR
resetn => count[2][20].ACLR
resetn => count[2][21].ACLR
resetn => count[2][22].ACLR
resetn => count[2][23].ACLR
resetn => count[2][24].ACLR
resetn => count[2][25].ACLR
resetn => count[2][26].ACLR
resetn => count[2][27].ACLR
resetn => count[2][28].ACLR
resetn => count[2][29].ACLR
resetn => count[2][30].ACLR
resetn => count[2][31].ACLR
resetn => count[3][0].ACLR
resetn => count[3][1].ACLR
resetn => count[3][2].ACLR
resetn => count[3][3].ACLR
resetn => count[3][4].ACLR
resetn => count[3][5].ACLR
resetn => count[3][6].ACLR
resetn => count[3][7].ACLR
resetn => count[3][8].ACLR
resetn => count[3][9].ACLR
resetn => count[3][10].ACLR
resetn => count[3][11].ACLR
resetn => count[3][12].ACLR
resetn => count[3][13].ACLR
resetn => count[3][14].ACLR
resetn => count[3][15].ACLR
resetn => count[3][16].ACLR
resetn => count[3][17].ACLR
resetn => count[3][18].ACLR
resetn => count[3][19].ACLR
resetn => count[3][20].ACLR
resetn => count[3][21].ACLR
resetn => count[3][22].ACLR
resetn => count[3][23].ACLR
resetn => count[3][24].ACLR
resetn => count[3][25].ACLR
resetn => count[3][26].ACLR
resetn => count[3][27].ACLR
resetn => count[3][28].ACLR
resetn => count[3][29].ACLR
resetn => count[3][30].ACLR
resetn => count[3][31].ACLR
resetn => read_addr[0].ACLR
resetn => read_addr[1].ACLR
resetn => cstate[3]~3.DATAIN
resetn => cstate[2]~7.DATAIN
resetn => cstate[1]~11.DATAIN
resetn => cstate[0]~15.DATAIN
rdn => read_addr[0].ENA
rdn => read_addr[1].ENA
wrn => creset[0].OUTPUTSELECT
wrn => creset[1].OUTPUTSELECT
wrn => creset[2].OUTPUTSELECT
wrn => creset[3].OUTPUTSELECT
wrn => next_cstate[0].idle.OUTPUTSELECT
wrn => next_cstate[0].count_up.OUTPUTSELECT
wrn => next_cstate[0].count_down.OUTPUTSELECT
wrn => next_cstate[1].idle.OUTPUTSELECT
wrn => next_cstate[1].count_up.OUTPUTSELECT
wrn => next_cstate[1].count_down.OUTPUTSELECT
wrn => next_cstate[2].idle.OUTPUTSELECT
wrn => next_cstate[2].count_up.OUTPUTSELECT
wrn => next_cstate[2].count_down.OUTPUTSELECT
wrn => next_cstate[3].idle.OUTPUTSELECT
wrn => next_cstate[3].count_up.OUTPUTSELECT
wrn => next_cstate[3].count_down.OUTPUTSELECT
address[0] => Decoder0.IN1
address[0] => read_addr[0].DATAIN
address[1] => Decoder0.IN0
address[1] => read_addr[1].DATAIN
address[2] => ~NO_FANOUT~
address[3] => ~NO_FANOUT~
address[4] => Mux0.IN19
address[4] => Mux1.IN19
address[4] => Mux2.IN19
address[4] => Mux3.IN19
address[4] => Mux4.IN6
address[4] => Mux5.IN6
address[4] => Mux6.IN6
address[4] => Mux7.IN6
address[4] => Mux8.IN6
address[4] => Mux9.IN6
address[4] => Mux10.IN6
address[4] => Mux11.IN6
address[4] => Mux12.IN6
address[4] => Mux13.IN6
address[4] => Mux14.IN6
address[4] => Mux15.IN6
address[5] => Mux0.IN18
address[5] => Mux1.IN18
address[5] => Mux2.IN18
address[5] => Mux3.IN18
address[5] => Mux4.IN5
address[5] => Mux5.IN5
address[5] => Mux6.IN5
address[5] => Mux7.IN5
address[5] => Mux8.IN5
address[5] => Mux9.IN5
address[5] => Mux10.IN5
address[5] => Mux11.IN5
address[5] => Mux12.IN5
address[5] => Mux13.IN5
address[5] => Mux14.IN5
address[5] => Mux15.IN5
address[6] => Mux0.IN17
address[6] => Mux1.IN17
address[6] => Mux2.IN17
address[6] => Mux3.IN17
address[6] => Mux4.IN4
address[6] => Mux5.IN4
address[6] => Mux6.IN4
address[6] => Mux7.IN4
address[6] => Mux8.IN4
address[6] => Mux9.IN4
address[6] => Mux10.IN4
address[6] => Mux11.IN4
address[6] => Mux12.IN4
address[6] => Mux13.IN4
address[6] => Mux14.IN4
address[6] => Mux15.IN4
address[7] => Mux0.IN16
address[7] => Mux1.IN16
address[7] => Mux2.IN16
address[7] => Mux3.IN16
address[7] => Mux4.IN3
address[7] => Mux5.IN3
address[7] => Mux6.IN3
address[7] => Mux7.IN3
address[7] => Mux8.IN3
address[7] => Mux9.IN3
address[7] => Mux10.IN3
address[7] => Mux11.IN3
address[7] => Mux12.IN3
address[7] => Mux13.IN3
address[7] => Mux14.IN3
address[7] => Mux15.IN3
address[8] => ~NO_FANOUT~
address[9] => ~NO_FANOUT~
address[10] => ~NO_FANOUT~
address[11] => ~NO_FANOUT~
address[12] => ~NO_FANOUT~
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
data_in[0] => next_count[0][0].DATAB
data_in[0] => next_count[1][0].DATAB
data_in[0] => next_count[2][0].DATAB
data_in[0] => next_count[3][0].DATAB
data_in[1] => next_count[0][1].DATAB
data_in[1] => next_count[1][1].DATAB
data_in[1] => next_count[2][1].DATAB
data_in[1] => next_count[3][1].DATAB
data_in[2] => next_count[0][2].DATAB
data_in[2] => next_count[1][2].DATAB
data_in[2] => next_count[2][2].DATAB
data_in[2] => next_count[3][2].DATAB
data_in[3] => next_count[0][3].DATAB
data_in[3] => next_count[1][3].DATAB
data_in[3] => next_count[2][3].DATAB
data_in[3] => next_count[3][3].DATAB
data_in[4] => next_count[0][4].DATAB
data_in[4] => next_count[1][4].DATAB
data_in[4] => next_count[2][4].DATAB
data_in[4] => next_count[3][4].DATAB
data_in[5] => next_count[0][5].DATAB
data_in[5] => next_count[1][5].DATAB
data_in[5] => next_count[2][5].DATAB
data_in[5] => next_count[3][5].DATAB
data_in[6] => next_count[0][6].DATAB
data_in[6] => next_count[1][6].DATAB
data_in[6] => next_count[2][6].DATAB
data_in[6] => next_count[3][6].DATAB
data_in[7] => next_count[0][7].DATAB
data_in[7] => next_count[1][7].DATAB
data_in[7] => next_count[2][7].DATAB
data_in[7] => next_count[3][7].DATAB
data_in[8] => next_count[0][8].DATAB
data_in[8] => next_count[1][8].DATAB
data_in[8] => next_count[2][8].DATAB
data_in[8] => next_count[3][8].DATAB
data_in[9] => next_count[0][9].DATAB
data_in[9] => next_count[1][9].DATAB
data_in[9] => next_count[2][9].DATAB
data_in[9] => next_count[3][9].DATAB
data_in[10] => next_count[0][10].DATAB
data_in[10] => next_count[1][10].DATAB
data_in[10] => next_count[2][10].DATAB
data_in[10] => next_count[3][10].DATAB
data_in[11] => next_count[0][11].DATAB
data_in[11] => next_count[1][11].DATAB
data_in[11] => next_count[2][11].DATAB
data_in[11] => next_count[3][11].DATAB
data_in[12] => next_count[0][12].DATAB
data_in[12] => next_count[1][12].DATAB
data_in[12] => next_count[2][12].DATAB
data_in[12] => next_count[3][12].DATAB
data_in[13] => next_count[0][13].DATAB
data_in[13] => next_count[1][13].DATAB
data_in[13] => next_count[2][13].DATAB
data_in[13] => next_count[3][13].DATAB
data_in[14] => next_count[0][14].DATAB
data_in[14] => next_count[1][14].DATAB
data_in[14] => next_count[2][14].DATAB
data_in[14] => next_count[3][14].DATAB
data_in[15] => next_count[0][15].DATAB
data_in[15] => next_count[1][15].DATAB
data_in[15] => next_count[2][15].DATAB
data_in[15] => next_count[3][15].DATAB
data_in[16] => next_count[0][16].DATAB
data_in[16] => next_count[1][16].DATAB
data_in[16] => next_count[2][16].DATAB
data_in[16] => next_count[3][16].DATAB
data_in[17] => next_count[0][17].DATAB
data_in[17] => next_count[1][17].DATAB
data_in[17] => next_count[2][17].DATAB
data_in[17] => next_count[3][17].DATAB
data_in[18] => next_count[0][18].DATAB
data_in[18] => next_count[1][18].DATAB
data_in[18] => next_count[2][18].DATAB
data_in[18] => next_count[3][18].DATAB
data_in[19] => next_count[0][19].DATAB
data_in[19] => next_count[1][19].DATAB
data_in[19] => next_count[2][19].DATAB
data_in[19] => next_count[3][19].DATAB
data_in[20] => next_count[0][20].DATAB
data_in[20] => next_count[1][20].DATAB
data_in[20] => next_count[2][20].DATAB
data_in[20] => next_count[3][20].DATAB
data_in[21] => next_count[0][21].DATAB
data_in[21] => next_count[1][21].DATAB
data_in[21] => next_count[2][21].DATAB
data_in[21] => next_count[3][21].DATAB
data_in[22] => next_count[0][22].DATAB
data_in[22] => next_count[1][22].DATAB
data_in[22] => next_count[2][22].DATAB
data_in[22] => next_count[3][22].DATAB
data_in[23] => next_count[0][23].DATAB
data_in[23] => next_count[1][23].DATAB
data_in[23] => next_count[2][23].DATAB
data_in[23] => next_count[3][23].DATAB
data_in[24] => next_count[0][24].DATAB
data_in[24] => next_count[1][24].DATAB
data_in[24] => next_count[2][24].DATAB
data_in[24] => next_count[3][24].DATAB
data_in[25] => next_count[0][25].DATAB
data_in[25] => next_count[1][25].DATAB
data_in[25] => next_count[2][25].DATAB
data_in[25] => next_count[3][25].DATAB
data_in[26] => next_count[0][26].DATAB
data_in[26] => next_count[1][26].DATAB
data_in[26] => next_count[2][26].DATAB
data_in[26] => next_count[3][26].DATAB
data_in[27] => next_count[0][27].DATAB
data_in[27] => next_count[1][27].DATAB
data_in[27] => next_count[2][27].DATAB
data_in[27] => next_count[3][27].DATAB
data_in[28] => next_count[0][28].DATAB
data_in[28] => next_count[1][28].DATAB
data_in[28] => next_count[2][28].DATAB
data_in[28] => next_count[3][28].DATAB
data_in[29] => next_count[0][29].DATAB
data_in[29] => next_count[1][29].DATAB
data_in[29] => next_count[2][29].DATAB
data_in[29] => next_count[3][29].DATAB
data_in[30] => next_count[0][30].DATAB
data_in[30] => next_count[1][30].DATAB
data_in[30] => next_count[2][30].DATAB
data_in[30] => next_count[3][30].DATAB
data_in[31] => next_count[0][31].DATAB
data_in[31] => next_count[1][31].DATAB
data_in[31] => next_count[2][31].DATAB
data_in[31] => next_count[3][31].DATAB
data_out[0] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|fft_core:my_fft
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK
clk => fft_out[31][0].CLK
clk => fft_out[31][1].CLK
clk => fft_out[31][2].CLK
clk => fft_out[31][3].CLK
clk => fft_out[31][4].CLK
clk => fft_out[31][5].CLK
clk => fft_out[31][6].CLK
clk => fft_out[31][7].CLK
clk => fft_out[31][8].CLK
clk => fft_out[31][9].CLK
clk => fft_out[31][10].CLK
clk => fft_out[31][11].CLK
clk => fft_out[31][12].CLK
clk => fft_out[31][13].CLK
clk => fft_out[31][14].CLK
clk => fft_out[31][15].CLK
clk => fft_out[31][16].CLK
clk => fft_out[31][17].CLK
clk => fft_out[31][18].CLK
clk => fft_out[31][19].CLK
clk => fft_out[31][20].CLK
clk => fft_out[31][21].CLK
clk => fft_out[31][22].CLK
clk => fft_out[31][23].CLK
clk => fft_out[31][24].CLK
clk => fft_out[31][25].CLK
clk => fft_out[31][26].CLK
clk => fft_out[31][27].CLK
clk => fft_out[31][28].CLK
clk => fft_out[31][29].CLK
clk => fft_out[31][30].CLK
clk => fft_out[31][31].CLK
clk => fft_out[30][0].CLK
clk => fft_out[30][1].CLK
clk => fft_out[30][2].CLK
clk => fft_out[30][3].CLK
clk => fft_out[30][4].CLK
clk => fft_out[30][5].CLK
clk => fft_out[30][6].CLK
clk => fft_out[30][7].CLK
clk => fft_out[30][8].CLK
clk => fft_out[30][9].CLK
clk => fft_out[30][10].CLK
clk => fft_out[30][11].CLK
clk => fft_out[30][12].CLK
clk => fft_out[30][13].CLK
clk => fft_out[30][14].CLK
clk => fft_out[30][15].CLK
clk => fft_out[30][16].CLK
clk => fft_out[30][17].CLK
clk => fft_out[30][18].CLK
clk => fft_out[30][19].CLK
clk => fft_out[30][20].CLK
clk => fft_out[30][21].CLK
clk => fft_out[30][22].CLK
clk => fft_out[30][23].CLK
clk => fft_out[30][24].CLK
clk => fft_out[30][25].CLK
clk => fft_out[30][26].CLK
clk => fft_out[30][27].CLK
clk => fft_out[30][28].CLK
clk => fft_out[30][29].CLK
clk => fft_out[30][30].CLK
clk => fft_out[30][31].CLK
clk => fft_out[29][0].CLK
clk => fft_out[29][1].CLK
clk => fft_out[29][2].CLK
clk => fft_out[29][3].CLK
clk => fft_out[29][4].CLK
clk => fft_out[29][5].CLK
clk => fft_out[29][6].CLK
clk => fft_out[29][7].CLK
clk => fft_out[29][8].CLK
clk => fft_out[29][9].CLK
clk => fft_out[29][10].CLK
clk => fft_out[29][11].CLK
clk => fft_out[29][12].CLK
clk => fft_out[29][13].CLK
clk => fft_out[29][14].CLK
clk => fft_out[29][15].CLK
clk => fft_out[29][16].CLK
clk => fft_out[29][17].CLK
clk => fft_out[29][18].CLK
clk => fft_out[29][19].CLK
clk => fft_out[29][20].CLK
clk => fft_out[29][21].CLK
clk => fft_out[29][22].CLK
clk => fft_out[29][23].CLK
clk => fft_out[29][24].CLK
clk => fft_out[29][25].CLK
clk => fft_out[29][26].CLK
clk => fft_out[29][27].CLK
clk => fft_out[29][28].CLK
clk => fft_out[29][29].CLK
clk => fft_out[29][30].CLK
clk => fft_out[29][31].CLK
clk => fft_out[28][0].CLK
clk => fft_out[28][1].CLK
clk => fft_out[28][2].CLK
clk => fft_out[28][3].CLK
clk => fft_out[28][4].CLK
clk => fft_out[28][5].CLK
clk => fft_out[28][6].CLK
clk => fft_out[28][7].CLK
clk => fft_out[28][8].CLK
clk => fft_out[28][9].CLK
clk => fft_out[28][10].CLK
clk => fft_out[28][11].CLK
clk => fft_out[28][12].CLK
clk => fft_out[28][13].CLK
clk => fft_out[28][14].CLK
clk => fft_out[28][15].CLK
clk => fft_out[28][16].CLK
clk => fft_out[28][17].CLK
clk => fft_out[28][18].CLK
clk => fft_out[28][19].CLK
clk => fft_out[28][20].CLK
clk => fft_out[28][21].CLK
clk => fft_out[28][22].CLK
clk => fft_out[28][23].CLK
clk => fft_out[28][24].CLK
clk => fft_out[28][25].CLK
clk => fft_out[28][26].CLK
clk => fft_out[28][27].CLK
clk => fft_out[28][28].CLK
clk => fft_out[28][29].CLK
clk => fft_out[28][30].CLK
clk => fft_out[28][31].CLK
clk => fft_out[27][0].CLK
clk => fft_out[27][1].CLK
clk => fft_out[27][2].CLK
clk => fft_out[27][3].CLK
clk => fft_out[27][4].CLK
clk => fft_out[27][5].CLK
clk => fft_out[27][6].CLK
clk => fft_out[27][7].CLK
clk => fft_out[27][8].CLK
clk => fft_out[27][9].CLK
clk => fft_out[27][10].CLK
clk => fft_out[27][11].CLK
clk => fft_out[27][12].CLK
clk => fft_out[27][13].CLK
clk => fft_out[27][14].CLK
clk => fft_out[27][15].CLK
clk => fft_out[27][16].CLK
clk => fft_out[27][17].CLK
clk => fft_out[27][18].CLK
clk => fft_out[27][19].CLK
clk => fft_out[27][20].CLK
clk => fft_out[27][21].CLK
clk => fft_out[27][22].CLK
clk => fft_out[27][23].CLK
clk => fft_out[27][24].CLK
clk => fft_out[27][25].CLK
clk => fft_out[27][26].CLK
clk => fft_out[27][27].CLK
clk => fft_out[27][28].CLK
clk => fft_out[27][29].CLK
clk => fft_out[27][30].CLK
clk => fft_out[27][31].CLK
clk => fft_out[26][0].CLK
clk => fft_out[26][1].CLK
clk => fft_out[26][2].CLK
clk => fft_out[26][3].CLK
clk => fft_out[26][4].CLK
clk => fft_out[26][5].CLK
clk => fft_out[26][6].CLK
clk => fft_out[26][7].CLK
clk => fft_out[26][8].CLK
clk => fft_out[26][9].CLK
clk => fft_out[26][10].CLK
clk => fft_out[26][11].CLK
clk => fft_out[26][12].CLK
clk => fft_out[26][13].CLK
clk => fft_out[26][14].CLK
clk => fft_out[26][15].CLK
clk => fft_out[26][16].CLK
clk => fft_out[26][17].CLK
clk => fft_out[26][18].CLK
clk => fft_out[26][19].CLK
clk => fft_out[26][20].CLK
clk => fft_out[26][21].CLK
clk => fft_out[26][22].CLK
clk => fft_out[26][23].CLK
clk => fft_out[26][24].CLK
clk => fft_out[26][25].CLK
clk => fft_out[26][26].CLK
clk => fft_out[26][27].CLK
clk => fft_out[26][28].CLK
clk => fft_out[26][29].CLK
clk => fft_out[26][30].CLK
clk => fft_out[26][31].CLK
clk => fft_out[25][0].CLK
clk => fft_out[25][1].CLK
clk => fft_out[25][2].CLK
clk => fft_out[25][3].CLK
clk => fft_out[25][4].CLK
clk => fft_out[25][5].CLK
clk => fft_out[25][6].CLK
clk => fft_out[25][7].CLK
clk => fft_out[25][8].CLK
clk => fft_out[25][9].CLK
clk => fft_out[25][10].CLK
clk => fft_out[25][11].CLK
clk => fft_out[25][12].CLK
clk => fft_out[25][13].CLK
clk => fft_out[25][14].CLK
clk => fft_out[25][15].CLK
clk => fft_out[25][16].CLK
clk => fft_out[25][17].CLK
clk => fft_out[25][18].CLK
clk => fft_out[25][19].CLK
clk => fft_out[25][20].CLK
clk => fft_out[25][21].CLK
clk => fft_out[25][22].CLK
clk => fft_out[25][23].CLK
clk => fft_out[25][24].CLK
clk => fft_out[25][25].CLK
clk => fft_out[25][26].CLK
clk => fft_out[25][27].CLK
clk => fft_out[25][28].CLK
clk => fft_out[25][29].CLK
clk => fft_out[25][30].CLK
clk => fft_out[25][31].CLK
clk => fft_out[24][0].CLK
clk => fft_out[24][1].CLK
clk => fft_out[24][2].CLK
clk => fft_out[24][3].CLK
clk => fft_out[24][4].CLK
clk => fft_out[24][5].CLK
clk => fft_out[24][6].CLK
clk => fft_out[24][7].CLK
clk => fft_out[24][8].CLK
clk => fft_out[24][9].CLK
clk => fft_out[24][10].CLK
clk => fft_out[24][11].CLK
clk => fft_out[24][12].CLK
clk => fft_out[24][13].CLK
clk => fft_out[24][14].CLK
clk => fft_out[24][15].CLK
clk => fft_out[24][16].CLK
clk => fft_out[24][17].CLK
clk => fft_out[24][18].CLK
clk => fft_out[24][19].CLK
clk => fft_out[24][20].CLK
clk => fft_out[24][21].CLK
clk => fft_out[24][22].CLK
clk => fft_out[24][23].CLK
clk => fft_out[24][24].CLK
clk => fft_out[24][25].CLK
clk => fft_out[24][26].CLK
clk => fft_out[24][27].CLK
clk => fft_out[24][28].CLK
clk => fft_out[24][29].CLK
clk => fft_out[24][30].CLK
clk => fft_out[24][31].CLK
clk => fft_out[23][0].CLK
clk => fft_out[23][1].CLK
clk => fft_out[23][2].CLK
clk => fft_out[23][3].CLK
clk => fft_out[23][4].CLK
clk => fft_out[23][5].CLK
clk => fft_out[23][6].CLK
clk => fft_out[23][7].CLK
clk => fft_out[23][8].CLK
clk => fft_out[23][9].CLK
clk => fft_out[23][10].CLK
clk => fft_out[23][11].CLK
clk => fft_out[23][12].CLK
clk => fft_out[23][13].CLK
clk => fft_out[23][14].CLK
clk => fft_out[23][15].CLK
clk => fft_out[23][16].CLK
clk => fft_out[23][17].CLK
clk => fft_out[23][18].CLK
clk => fft_out[23][19].CLK
clk => fft_out[23][20].CLK
clk => fft_out[23][21].CLK
clk => fft_out[23][22].CLK
clk => fft_out[23][23].CLK
clk => fft_out[23][24].CLK
clk => fft_out[23][25].CLK
clk => fft_out[23][26].CLK
clk => fft_out[23][27].CLK
clk => fft_out[23][28].CLK
clk => fft_out[23][29].CLK
clk => fft_out[23][30].CLK
clk => fft_out[23][31].CLK
clk => fft_out[22][0].CLK
clk => fft_out[22][1].CLK
clk => fft_out[22][2].CLK
clk => fft_out[22][3].CLK
clk => fft_out[22][4].CLK
clk => fft_out[22][5].CLK
clk => fft_out[22][6].CLK
clk => fft_out[22][7].CLK
clk => fft_out[22][8].CLK
clk => fft_out[22][9].CLK
clk => fft_out[22][10].CLK
clk => fft_out[22][11].CLK
clk => fft_out[22][12].CLK
clk => fft_out[22][13].CLK
clk => fft_out[22][14].CLK
clk => fft_out[22][15].CLK
clk => fft_out[22][16].CLK
clk => fft_out[22][17].CLK
clk => fft_out[22][18].CLK
clk => fft_out[22][19].CLK
clk => fft_out[22][20].CLK
clk => fft_out[22][21].CLK
clk => fft_out[22][22].CLK
clk => fft_out[22][23].CLK
clk => fft_out[22][24].CLK
clk => fft_out[22][25].CLK
clk => fft_out[22][26].CLK
clk => fft_out[22][27].CLK
clk => fft_out[22][28].CLK
clk => fft_out[22][29].CLK
clk => fft_out[22][30].CLK
clk => fft_out[22][31].CLK
clk => fft_out[21][0].CLK
clk => fft_out[21][1].CLK
clk => fft_out[21][2].CLK
clk => fft_out[21][3].CLK
clk => fft_out[21][4].CLK
clk => fft_out[21][5].CLK
clk => fft_out[21][6].CLK
clk => fft_out[21][7].CLK
clk => fft_out[21][8].CLK
clk => fft_out[21][9].CLK
clk => fft_out[21][10].CLK
clk => fft_out[21][11].CLK
clk => fft_out[21][12].CLK
clk => fft_out[21][13].CLK
clk => fft_out[21][14].CLK
clk => fft_out[21][15].CLK
clk => fft_out[21][16].CLK
clk => fft_out[21][17].CLK
clk => fft_out[21][18].CLK
clk => fft_out[21][19].CLK
clk => fft_out[21][20].CLK
clk => fft_out[21][21].CLK
clk => fft_out[21][22].CLK
clk => fft_out[21][23].CLK
clk => fft_out[21][24].CLK
clk => fft_out[21][25].CLK
clk => fft_out[21][26].CLK
clk => fft_out[21][27].CLK
clk => fft_out[21][28].CLK
clk => fft_out[21][29].CLK
clk => fft_out[21][30].CLK
clk => fft_out[21][31].CLK
clk => fft_out[20][0].CLK
clk => fft_out[20][1].CLK
clk => fft_out[20][2].CLK
clk => fft_out[20][3].CLK
clk => fft_out[20][4].CLK
clk => fft_out[20][5].CLK
clk => fft_out[20][6].CLK
clk => fft_out[20][7].CLK
clk => fft_out[20][8].CLK
clk => fft_out[20][9].CLK
clk => fft_out[20][10].CLK
clk => fft_out[20][11].CLK
clk => fft_out[20][12].CLK
clk => fft_out[20][13].CLK
clk => fft_out[20][14].CLK
clk => fft_out[20][15].CLK
clk => fft_out[20][16].CLK
clk => fft_out[20][17].CLK
clk => fft_out[20][18].CLK
clk => fft_out[20][19].CLK
clk => fft_out[20][20].CLK
clk => fft_out[20][21].CLK
clk => fft_out[20][22].CLK
clk => fft_out[20][23].CLK
clk => fft_out[20][24].CLK
clk => fft_out[20][25].CLK
clk => fft_out[20][26].CLK
clk => fft_out[20][27].CLK
clk => fft_out[20][28].CLK
clk => fft_out[20][29].CLK
clk => fft_out[20][30].CLK
clk => fft_out[20][31].CLK
clk => fft_out[19][0].CLK
clk => fft_out[19][1].CLK
clk => fft_out[19][2].CLK
clk => fft_out[19][3].CLK
clk => fft_out[19][4].CLK
clk => fft_out[19][5].CLK
clk => fft_out[19][6].CLK
clk => fft_out[19][7].CLK
clk => fft_out[19][8].CLK
clk => fft_out[19][9].CLK
clk => fft_out[19][10].CLK
clk => fft_out[19][11].CLK
clk => fft_out[19][12].CLK
clk => fft_out[19][13].CLK
clk => fft_out[19][14].CLK
clk => fft_out[19][15].CLK
clk => fft_out[19][16].CLK
clk => fft_out[19][17].CLK
clk => fft_out[19][18].CLK
clk => fft_out[19][19].CLK
clk => fft_out[19][20].CLK
clk => fft_out[19][21].CLK
clk => fft_out[19][22].CLK
clk => fft_out[19][23].CLK
clk => fft_out[19][24].CLK
clk => fft_out[19][25].CLK
clk => fft_out[19][26].CLK
clk => fft_out[19][27].CLK
clk => fft_out[19][28].CLK
clk => fft_out[19][29].CLK
clk => fft_out[19][30].CLK
clk => fft_out[19][31].CLK
clk => fft_out[18][0].CLK
clk => fft_out[18][1].CLK
clk => fft_out[18][2].CLK
clk => fft_out[18][3].CLK
clk => fft_out[18][4].CLK
clk => fft_out[18][5].CLK
clk => fft_out[18][6].CLK
clk => fft_out[18][7].CLK
clk => fft_out[18][8].CLK
clk => fft_out[18][9].CLK
clk => fft_out[18][10].CLK
clk => fft_out[18][11].CLK
clk => fft_out[18][12].CLK
clk => fft_out[18][13].CLK
clk => fft_out[18][14].CLK
clk => fft_out[18][15].CLK
clk => fft_out[18][16].CLK
clk => fft_out[18][17].CLK
clk => fft_out[18][18].CLK
clk => fft_out[18][19].CLK
clk => fft_out[18][20].CLK
clk => fft_out[18][21].CLK
clk => fft_out[18][22].CLK
clk => fft_out[18][23].CLK
clk => fft_out[18][24].CLK
clk => fft_out[18][25].CLK
clk => fft_out[18][26].CLK
clk => fft_out[18][27].CLK
clk => fft_out[18][28].CLK
clk => fft_out[18][29].CLK
clk => fft_out[18][30].CLK
clk => fft_out[18][31].CLK
clk => fft_out[17][0].CLK
clk => fft_out[17][1].CLK
clk => fft_out[17][2].CLK
clk => fft_out[17][3].CLK
clk => fft_out[17][4].CLK
clk => fft_out[17][5].CLK
clk => fft_out[17][6].CLK
clk => fft_out[17][7].CLK
clk => fft_out[17][8].CLK
clk => fft_out[17][9].CLK
clk => fft_out[17][10].CLK
clk => fft_out[17][11].CLK
clk => fft_out[17][12].CLK
clk => fft_out[17][13].CLK
clk => fft_out[17][14].CLK
clk => fft_out[17][15].CLK
clk => fft_out[17][16].CLK
clk => fft_out[17][17].CLK
clk => fft_out[17][18].CLK
clk => fft_out[17][19].CLK
clk => fft_out[17][20].CLK
clk => fft_out[17][21].CLK
clk => fft_out[17][22].CLK
clk => fft_out[17][23].CLK
clk => fft_out[17][24].CLK
clk => fft_out[17][25].CLK
clk => fft_out[17][26].CLK
clk => fft_out[17][27].CLK
clk => fft_out[17][28].CLK
clk => fft_out[17][29].CLK
clk => fft_out[17][30].CLK
clk => fft_out[17][31].CLK
clk => fft_out[16][0].CLK
clk => fft_out[16][1].CLK
clk => fft_out[16][2].CLK
clk => fft_out[16][3].CLK
clk => fft_out[16][4].CLK
clk => fft_out[16][5].CLK
clk => fft_out[16][6].CLK
clk => fft_out[16][7].CLK
clk => fft_out[16][8].CLK
clk => fft_out[16][9].CLK
clk => fft_out[16][10].CLK
clk => fft_out[16][11].CLK
clk => fft_out[16][12].CLK
clk => fft_out[16][13].CLK
clk => fft_out[16][14].CLK
clk => fft_out[16][15].CLK
clk => fft_out[16][16].CLK
clk => fft_out[16][17].CLK
clk => fft_out[16][18].CLK
clk => fft_out[16][19].CLK
clk => fft_out[16][20].CLK
clk => fft_out[16][21].CLK
clk => fft_out[16][22].CLK
clk => fft_out[16][23].CLK
clk => fft_out[16][24].CLK
clk => fft_out[16][25].CLK
clk => fft_out[16][26].CLK
clk => fft_out[16][27].CLK
clk => fft_out[16][28].CLK
clk => fft_out[16][29].CLK
clk => fft_out[16][30].CLK
clk => fft_out[16][31].CLK
clk => fft_out[15][0].CLK
clk => fft_out[15][1].CLK
clk => fft_out[15][2].CLK
clk => fft_out[15][3].CLK
clk => fft_out[15][4].CLK
clk => fft_out[15][5].CLK
clk => fft_out[15][6].CLK
clk => fft_out[15][7].CLK
clk => fft_out[15][8].CLK
clk => fft_out[15][9].CLK
clk => fft_out[15][10].CLK
clk => fft_out[15][11].CLK
clk => fft_out[15][12].CLK
clk => fft_out[15][13].CLK
clk => fft_out[15][14].CLK
clk => fft_out[15][15].CLK
clk => fft_out[15][16].CLK
clk => fft_out[15][17].CLK
clk => fft_out[15][18].CLK
clk => fft_out[15][19].CLK
clk => fft_out[15][20].CLK
clk => fft_out[15][21].CLK
clk => fft_out[15][22].CLK
clk => fft_out[15][23].CLK
clk => fft_out[15][24].CLK
clk => fft_out[15][25].CLK
clk => fft_out[15][26].CLK
clk => fft_out[15][27].CLK
clk => fft_out[15][28].CLK
clk => fft_out[15][29].CLK
clk => fft_out[15][30].CLK
clk => fft_out[15][31].CLK
clk => fft_out[14][0].CLK
clk => fft_out[14][1].CLK
clk => fft_out[14][2].CLK
clk => fft_out[14][3].CLK
clk => fft_out[14][4].CLK
clk => fft_out[14][5].CLK
clk => fft_out[14][6].CLK
clk => fft_out[14][7].CLK
clk => fft_out[14][8].CLK
clk => fft_out[14][9].CLK
clk => fft_out[14][10].CLK
clk => fft_out[14][11].CLK
clk => fft_out[14][12].CLK
clk => fft_out[14][13].CLK
clk => fft_out[14][14].CLK
clk => fft_out[14][15].CLK
clk => fft_out[14][16].CLK
clk => fft_out[14][17].CLK
clk => fft_out[14][18].CLK
clk => fft_out[14][19].CLK
clk => fft_out[14][20].CLK
clk => fft_out[14][21].CLK
clk => fft_out[14][22].CLK
clk => fft_out[14][23].CLK
clk => fft_out[14][24].CLK
clk => fft_out[14][25].CLK
clk => fft_out[14][26].CLK
clk => fft_out[14][27].CLK
clk => fft_out[14][28].CLK
clk => fft_out[14][29].CLK
clk => fft_out[14][30].CLK
clk => fft_out[14][31].CLK
clk => fft_out[13][0].CLK
clk => fft_out[13][1].CLK
clk => fft_out[13][2].CLK
clk => fft_out[13][3].CLK
clk => fft_out[13][4].CLK
clk => fft_out[13][5].CLK
clk => fft_out[13][6].CLK
clk => fft_out[13][7].CLK
clk => fft_out[13][8].CLK
clk => fft_out[13][9].CLK
clk => fft_out[13][10].CLK
clk => fft_out[13][11].CLK
clk => fft_out[13][12].CLK
clk => fft_out[13][13].CLK
clk => fft_out[13][14].CLK
clk => fft_out[13][15].CLK
clk => fft_out[13][16].CLK
clk => fft_out[13][17].CLK
clk => fft_out[13][18].CLK
clk => fft_out[13][19].CLK
clk => fft_out[13][20].CLK
clk => fft_out[13][21].CLK
clk => fft_out[13][22].CLK
clk => fft_out[13][23].CLK
clk => fft_out[13][24].CLK
clk => fft_out[13][25].CLK
clk => fft_out[13][26].CLK
clk => fft_out[13][27].CLK
clk => fft_out[13][28].CLK
clk => fft_out[13][29].CLK
clk => fft_out[13][30].CLK
clk => fft_out[13][31].CLK
clk => fft_out[12][0].CLK
clk => fft_out[12][1].CLK
clk => fft_out[12][2].CLK
clk => fft_out[12][3].CLK
clk => fft_out[12][4].CLK
clk => fft_out[12][5].CLK
clk => fft_out[12][6].CLK
clk => fft_out[12][7].CLK
clk => fft_out[12][8].CLK
clk => fft_out[12][9].CLK
clk => fft_out[12][10].CLK
clk => fft_out[12][11].CLK
clk => fft_out[12][12].CLK
clk => fft_out[12][13].CLK
clk => fft_out[12][14].CLK
clk => fft_out[12][15].CLK
clk => fft_out[12][16].CLK
clk => fft_out[12][17].CLK
clk => fft_out[12][18].CLK
clk => fft_out[12][19].CLK
clk => fft_out[12][20].CLK
clk => fft_out[12][21].CLK
clk => fft_out[12][22].CLK
clk => fft_out[12][23].CLK
clk => fft_out[12][24].CLK
clk => fft_out[12][25].CLK
clk => fft_out[12][26].CLK
clk => fft_out[12][27].CLK
clk => fft_out[12][28].CLK
clk => fft_out[12][29].CLK
clk => fft_out[12][30].CLK
clk => fft_out[12][31].CLK
clk => fft_out[11][0].CLK
clk => fft_out[11][1].CLK
clk => fft_out[11][2].CLK
clk => fft_out[11][3].CLK
clk => fft_out[11][4].CLK
clk => fft_out[11][5].CLK
clk => fft_out[11][6].CLK
clk => fft_out[11][7].CLK
clk => fft_out[11][8].CLK
clk => fft_out[11][9].CLK
clk => fft_out[11][10].CLK
clk => fft_out[11][11].CLK
clk => fft_out[11][12].CLK
clk => fft_out[11][13].CLK
clk => fft_out[11][14].CLK
clk => fft_out[11][15].CLK
clk => fft_out[11][16].CLK
clk => fft_out[11][17].CLK
clk => fft_out[11][18].CLK
clk => fft_out[11][19].CLK
clk => fft_out[11][20].CLK
clk => fft_out[11][21].CLK
clk => fft_out[11][22].CLK
clk => fft_out[11][23].CLK
clk => fft_out[11][24].CLK
clk => fft_out[11][25].CLK
clk => fft_out[11][26].CLK
clk => fft_out[11][27].CLK
clk => fft_out[11][28].CLK
clk => fft_out[11][29].CLK
clk => fft_out[11][30].CLK
clk => fft_out[11][31].CLK
clk => fft_out[10][0].CLK
clk => fft_out[10][1].CLK
clk => fft_out[10][2].CLK
clk => fft_out[10][3].CLK
clk => fft_out[10][4].CLK
clk => fft_out[10][5].CLK
clk => fft_out[10][6].CLK
clk => fft_out[10][7].CLK
clk => fft_out[10][8].CLK
clk => fft_out[10][9].CLK
clk => fft_out[10][10].CLK
clk => fft_out[10][11].CLK
clk => fft_out[10][12].CLK
clk => fft_out[10][13].CLK
clk => fft_out[10][14].CLK
clk => fft_out[10][15].CLK
clk => fft_out[10][16].CLK
clk => fft_out[10][17].CLK
clk => fft_out[10][18].CLK
clk => fft_out[10][19].CLK
clk => fft_out[10][20].CLK
clk => fft_out[10][21].CLK
clk => fft_out[10][22].CLK
clk => fft_out[10][23].CLK
clk => fft_out[10][24].CLK
clk => fft_out[10][25].CLK
clk => fft_out[10][26].CLK
clk => fft_out[10][27].CLK
clk => fft_out[10][28].CLK
clk => fft_out[10][29].CLK
clk => fft_out[10][30].CLK
clk => fft_out[10][31].CLK
clk => fft_out[9][0].CLK
clk => fft_out[9][1].CLK
clk => fft_out[9][2].CLK
clk => fft_out[9][3].CLK
clk => fft_out[9][4].CLK
clk => fft_out[9][5].CLK
clk => fft_out[9][6].CLK
clk => fft_out[9][7].CLK
clk => fft_out[9][8].CLK
clk => fft_out[9][9].CLK
clk => fft_out[9][10].CLK
clk => fft_out[9][11].CLK
clk => fft_out[9][12].CLK
clk => fft_out[9][13].CLK
clk => fft_out[9][14].CLK
clk => fft_out[9][15].CLK
clk => fft_out[9][16].CLK
clk => fft_out[9][17].CLK
clk => fft_out[9][18].CLK
clk => fft_out[9][19].CLK
clk => fft_out[9][20].CLK
clk => fft_out[9][21].CLK
clk => fft_out[9][22].CLK
clk => fft_out[9][23].CLK
clk => fft_out[9][24].CLK
clk => fft_out[9][25].CLK
clk => fft_out[9][26].CLK
clk => fft_out[9][27].CLK
clk => fft_out[9][28].CLK
clk => fft_out[9][29].CLK
clk => fft_out[9][30].CLK
clk => fft_out[9][31].CLK
clk => fft_out[8][0].CLK
clk => fft_out[8][1].CLK
clk => fft_out[8][2].CLK
clk => fft_out[8][3].CLK
clk => fft_out[8][4].CLK
clk => fft_out[8][5].CLK
clk => fft_out[8][6].CLK
clk => fft_out[8][7].CLK
clk => fft_out[8][8].CLK
clk => fft_out[8][9].CLK
clk => fft_out[8][10].CLK
clk => fft_out[8][11].CLK
clk => fft_out[8][12].CLK
clk => fft_out[8][13].CLK
clk => fft_out[8][14].CLK
clk => fft_out[8][15].CLK
clk => fft_out[8][16].CLK
clk => fft_out[8][17].CLK
clk => fft_out[8][18].CLK
clk => fft_out[8][19].CLK
clk => fft_out[8][20].CLK
clk => fft_out[8][21].CLK
clk => fft_out[8][22].CLK
clk => fft_out[8][23].CLK
clk => fft_out[8][24].CLK
clk => fft_out[8][25].CLK
clk => fft_out[8][26].CLK
clk => fft_out[8][27].CLK
clk => fft_out[8][28].CLK
clk => fft_out[8][29].CLK
clk => fft_out[8][30].CLK
clk => fft_out[8][31].CLK
clk => fft_out[7][0].CLK
clk => fft_out[7][1].CLK
clk => fft_out[7][2].CLK
clk => fft_out[7][3].CLK
clk => fft_out[7][4].CLK
clk => fft_out[7][5].CLK
clk => fft_out[7][6].CLK
clk => fft_out[7][7].CLK
clk => fft_out[7][8].CLK
clk => fft_out[7][9].CLK
clk => fft_out[7][10].CLK
clk => fft_out[7][11].CLK
clk => fft_out[7][12].CLK
clk => fft_out[7][13].CLK
clk => fft_out[7][14].CLK
clk => fft_out[7][15].CLK
clk => fft_out[7][16].CLK
clk => fft_out[7][17].CLK
clk => fft_out[7][18].CLK
clk => fft_out[7][19].CLK
clk => fft_out[7][20].CLK
clk => fft_out[7][21].CLK
clk => fft_out[7][22].CLK
clk => fft_out[7][23].CLK
clk => fft_out[7][24].CLK
clk => fft_out[7][25].CLK
clk => fft_out[7][26].CLK
clk => fft_out[7][27].CLK
clk => fft_out[7][28].CLK
clk => fft_out[7][29].CLK
clk => fft_out[7][30].CLK
clk => fft_out[7][31].CLK
clk => fft_out[6][0].CLK
clk => fft_out[6][1].CLK
clk => fft_out[6][2].CLK
clk => fft_out[6][3].CLK
clk => fft_out[6][4].CLK
clk => fft_out[6][5].CLK
clk => fft_out[6][6].CLK
clk => fft_out[6][7].CLK
clk => fft_out[6][8].CLK
clk => fft_out[6][9].CLK
clk => fft_out[6][10].CLK
clk => fft_out[6][11].CLK
clk => fft_out[6][12].CLK
clk => fft_out[6][13].CLK
clk => fft_out[6][14].CLK
clk => fft_out[6][15].CLK
clk => fft_out[6][16].CLK
clk => fft_out[6][17].CLK
clk => fft_out[6][18].CLK
clk => fft_out[6][19].CLK
clk => fft_out[6][20].CLK
clk => fft_out[6][21].CLK
clk => fft_out[6][22].CLK
clk => fft_out[6][23].CLK
clk => fft_out[6][24].CLK
clk => fft_out[6][25].CLK
clk => fft_out[6][26].CLK
clk => fft_out[6][27].CLK
clk => fft_out[6][28].CLK
clk => fft_out[6][29].CLK
clk => fft_out[6][30].CLK
clk => fft_out[6][31].CLK
clk => fft_out[5][0].CLK
clk => fft_out[5][1].CLK
clk => fft_out[5][2].CLK
clk => fft_out[5][3].CLK
clk => fft_out[5][4].CLK
clk => fft_out[5][5].CLK
clk => fft_out[5][6].CLK
clk => fft_out[5][7].CLK
clk => fft_out[5][8].CLK
clk => fft_out[5][9].CLK
clk => fft_out[5][10].CLK
clk => fft_out[5][11].CLK
clk => fft_out[5][12].CLK
clk => fft_out[5][13].CLK
clk => fft_out[5][14].CLK
clk => fft_out[5][15].CLK
clk => fft_out[5][16].CLK
clk => fft_out[5][17].CLK
clk => fft_out[5][18].CLK
clk => fft_out[5][19].CLK
clk => fft_out[5][20].CLK
clk => fft_out[5][21].CLK
clk => fft_out[5][22].CLK
clk => fft_out[5][23].CLK
clk => fft_out[5][24].CLK
clk => fft_out[5][25].CLK
clk => fft_out[5][26].CLK
clk => fft_out[5][27].CLK
clk => fft_out[5][28].CLK
clk => fft_out[5][29].CLK
clk => fft_out[5][30].CLK
clk => fft_out[5][31].CLK
clk => fft_out[4][0].CLK
clk => fft_out[4][1].CLK
clk => fft_out[4][2].CLK
clk => fft_out[4][3].CLK
clk => fft_out[4][4].CLK
clk => fft_out[4][5].CLK
clk => fft_out[4][6].CLK
clk => fft_out[4][7].CLK
clk => fft_out[4][8].CLK
clk => fft_out[4][9].CLK
clk => fft_out[4][10].CLK
clk => fft_out[4][11].CLK
clk => fft_out[4][12].CLK
clk => fft_out[4][13].CLK
clk => fft_out[4][14].CLK
clk => fft_out[4][15].CLK
clk => fft_out[4][16].CLK
clk => fft_out[4][17].CLK
clk => fft_out[4][18].CLK
clk => fft_out[4][19].CLK
clk => fft_out[4][20].CLK
clk => fft_out[4][21].CLK
clk => fft_out[4][22].CLK
clk => fft_out[4][23].CLK
clk => fft_out[4][24].CLK
clk => fft_out[4][25].CLK
clk => fft_out[4][26].CLK
clk => fft_out[4][27].CLK
clk => fft_out[4][28].CLK
clk => fft_out[4][29].CLK
clk => fft_out[4][30].CLK
clk => fft_out[4][31].CLK
clk => fft_out[3][0].CLK
clk => fft_out[3][1].CLK
clk => fft_out[3][2].CLK
clk => fft_out[3][3].CLK
clk => fft_out[3][4].CLK
clk => fft_out[3][5].CLK
clk => fft_out[3][6].CLK
clk => fft_out[3][7].CLK
clk => fft_out[3][8].CLK
clk => fft_out[3][9].CLK
clk => fft_out[3][10].CLK
clk => fft_out[3][11].CLK
clk => fft_out[3][12].CLK
clk => fft_out[3][13].CLK
clk => fft_out[3][14].CLK
clk => fft_out[3][15].CLK
clk => fft_out[3][16].CLK
clk => fft_out[3][17].CLK
clk => fft_out[3][18].CLK
clk => fft_out[3][19].CLK
clk => fft_out[3][20].CLK
clk => fft_out[3][21].CLK
clk => fft_out[3][22].CLK
clk => fft_out[3][23].CLK
clk => fft_out[3][24].CLK
clk => fft_out[3][25].CLK
clk => fft_out[3][26].CLK
clk => fft_out[3][27].CLK
clk => fft_out[3][28].CLK
clk => fft_out[3][29].CLK
clk => fft_out[3][30].CLK
clk => fft_out[3][31].CLK
clk => fft_out[2][0].CLK
clk => fft_out[2][1].CLK
clk => fft_out[2][2].CLK
clk => fft_out[2][3].CLK
clk => fft_out[2][4].CLK
clk => fft_out[2][5].CLK
clk => fft_out[2][6].CLK
clk => fft_out[2][7].CLK
clk => fft_out[2][8].CLK
clk => fft_out[2][9].CLK
clk => fft_out[2][10].CLK
clk => fft_out[2][11].CLK
clk => fft_out[2][12].CLK
clk => fft_out[2][13].CLK
clk => fft_out[2][14].CLK
clk => fft_out[2][15].CLK
clk => fft_out[2][16].CLK
clk => fft_out[2][17].CLK
clk => fft_out[2][18].CLK
clk => fft_out[2][19].CLK
clk => fft_out[2][20].CLK
clk => fft_out[2][21].CLK
clk => fft_out[2][22].CLK
clk => fft_out[2][23].CLK
clk => fft_out[2][24].CLK
clk => fft_out[2][25].CLK
clk => fft_out[2][26].CLK
clk => fft_out[2][27].CLK
clk => fft_out[2][28].CLK
clk => fft_out[2][29].CLK
clk => fft_out[2][30].CLK
clk => fft_out[2][31].CLK
clk => fft_out[1][0].CLK
clk => fft_out[1][1].CLK
clk => fft_out[1][2].CLK
clk => fft_out[1][3].CLK
clk => fft_out[1][4].CLK
clk => fft_out[1][5].CLK
clk => fft_out[1][6].CLK
clk => fft_out[1][7].CLK
clk => fft_out[1][8].CLK
clk => fft_out[1][9].CLK
clk => fft_out[1][10].CLK
clk => fft_out[1][11].CLK
clk => fft_out[1][12].CLK
clk => fft_out[1][13].CLK
clk => fft_out[1][14].CLK
clk => fft_out[1][15].CLK
clk => fft_out[1][16].CLK
clk => fft_out[1][17].CLK
clk => fft_out[1][18].CLK
clk => fft_out[1][19].CLK
clk => fft_out[1][20].CLK
clk => fft_out[1][21].CLK
clk => fft_out[1][22].CLK
clk => fft_out[1][23].CLK
clk => fft_out[1][24].CLK
clk => fft_out[1][25].CLK
clk => fft_out[1][26].CLK
clk => fft_out[1][27].CLK
clk => fft_out[1][28].CLK
clk => fft_out[1][29].CLK
clk => fft_out[1][30].CLK
clk => fft_out[1][31].CLK
clk => fft_out[0][0].CLK
clk => fft_out[0][1].CLK
clk => fft_out[0][2].CLK
clk => fft_out[0][3].CLK
clk => fft_out[0][4].CLK
clk => fft_out[0][5].CLK
clk => fft_out[0][6].CLK
clk => fft_out[0][7].CLK
clk => fft_out[0][8].CLK
clk => fft_out[0][9].CLK
clk => fft_out[0][10].CLK
clk => fft_out[0][11].CLK
clk => fft_out[0][12].CLK
clk => fft_out[0][13].CLK
clk => fft_out[0][14].CLK
clk => fft_out[0][15].CLK
clk => fft_out[0][16].CLK
clk => fft_out[0][17].CLK
clk => fft_out[0][18].CLK
clk => fft_out[0][19].CLK
clk => fft_out[0][20].CLK
clk => fft_out[0][21].CLK
clk => fft_out[0][22].CLK
clk => fft_out[0][23].CLK
clk => fft_out[0][24].CLK
clk => fft_out[0][25].CLK
clk => fft_out[0][26].CLK
clk => fft_out[0][27].CLK
clk => fft_out[0][28].CLK
clk => fft_out[0][29].CLK
clk => fft_out[0][30].CLK
clk => fft_out[0][31].CLK
clk => fft_in[15][0].CLK
clk => fft_in[15][1].CLK
clk => fft_in[15][2].CLK
clk => fft_in[15][3].CLK
clk => fft_in[15][4].CLK
clk => fft_in[15][5].CLK
clk => fft_in[15][6].CLK
clk => fft_in[15][7].CLK
clk => fft_in[15][8].CLK
clk => fft_in[15][9].CLK
clk => fft_in[15][10].CLK
clk => fft_in[15][11].CLK
clk => fft_in[15][12].CLK
clk => fft_in[15][13].CLK
clk => fft_in[15][14].CLK
clk => fft_in[15][15].CLK
clk => fft_in[15][16].CLK
clk => fft_in[15][17].CLK
clk => fft_in[15][18].CLK
clk => fft_in[15][19].CLK
clk => fft_in[15][20].CLK
clk => fft_in[15][21].CLK
clk => fft_in[15][22].CLK
clk => fft_in[15][23].CLK
clk => fft_in[15][24].CLK
clk => fft_in[15][25].CLK
clk => fft_in[15][26].CLK
clk => fft_in[15][27].CLK
clk => fft_in[15][28].CLK
clk => fft_in[15][29].CLK
clk => fft_in[15][30].CLK
clk => fft_in[15][31].CLK
clk => fft_in[14][0].CLK
clk => fft_in[14][1].CLK
clk => fft_in[14][2].CLK
clk => fft_in[14][3].CLK
clk => fft_in[14][4].CLK
clk => fft_in[14][5].CLK
clk => fft_in[14][6].CLK
clk => fft_in[14][7].CLK
clk => fft_in[14][8].CLK
clk => fft_in[14][9].CLK
clk => fft_in[14][10].CLK
clk => fft_in[14][11].CLK
clk => fft_in[14][12].CLK
clk => fft_in[14][13].CLK
clk => fft_in[14][14].CLK
clk => fft_in[14][15].CLK
clk => fft_in[14][16].CLK
clk => fft_in[14][17].CLK
clk => fft_in[14][18].CLK
clk => fft_in[14][19].CLK
clk => fft_in[14][20].CLK
clk => fft_in[14][21].CLK
clk => fft_in[14][22].CLK
clk => fft_in[14][23].CLK
clk => fft_in[14][24].CLK
clk => fft_in[14][25].CLK
clk => fft_in[14][26].CLK
clk => fft_in[14][27].CLK
clk => fft_in[14][28].CLK
clk => fft_in[14][29].CLK
clk => fft_in[14][30].CLK
clk => fft_in[14][31].CLK
clk => fft_in[13][0].CLK
clk => fft_in[13][1].CLK
clk => fft_in[13][2].CLK
clk => fft_in[13][3].CLK
clk => fft_in[13][4].CLK
clk => fft_in[13][5].CLK
clk => fft_in[13][6].CLK
clk => fft_in[13][7].CLK
clk => fft_in[13][8].CLK
clk => fft_in[13][9].CLK
clk => fft_in[13][10].CLK
clk => fft_in[13][11].CLK
clk => fft_in[13][12].CLK
clk => fft_in[13][13].CLK
clk => fft_in[13][14].CLK
clk => fft_in[13][15].CLK
clk => fft_in[13][16].CLK
clk => fft_in[13][17].CLK
clk => fft_in[13][18].CLK
clk => fft_in[13][19].CLK
clk => fft_in[13][20].CLK
clk => fft_in[13][21].CLK
clk => fft_in[13][22].CLK
clk => fft_in[13][23].CLK
clk => fft_in[13][24].CLK
clk => fft_in[13][25].CLK
clk => fft_in[13][26].CLK
clk => fft_in[13][27].CLK
clk => fft_in[13][28].CLK
clk => fft_in[13][29].CLK
clk => fft_in[13][30].CLK
clk => fft_in[13][31].CLK
clk => fft_in[12][0].CLK
clk => fft_in[12][1].CLK
clk => fft_in[12][2].CLK
clk => fft_in[12][3].CLK
clk => fft_in[12][4].CLK
clk => fft_in[12][5].CLK
clk => fft_in[12][6].CLK
clk => fft_in[12][7].CLK
clk => fft_in[12][8].CLK
clk => fft_in[12][9].CLK
clk => fft_in[12][10].CLK
clk => fft_in[12][11].CLK
clk => fft_in[12][12].CLK
clk => fft_in[12][13].CLK
clk => fft_in[12][14].CLK
clk => fft_in[12][15].CLK
clk => fft_in[12][16].CLK
clk => fft_in[12][17].CLK
clk => fft_in[12][18].CLK
clk => fft_in[12][19].CLK
clk => fft_in[12][20].CLK
clk => fft_in[12][21].CLK
clk => fft_in[12][22].CLK
clk => fft_in[12][23].CLK
clk => fft_in[12][24].CLK
clk => fft_in[12][25].CLK
clk => fft_in[12][26].CLK
clk => fft_in[12][27].CLK
clk => fft_in[12][28].CLK
clk => fft_in[12][29].CLK
clk => fft_in[12][30].CLK
clk => fft_in[12][31].CLK
clk => fft_in[11][0].CLK
clk => fft_in[11][1].CLK
clk => fft_in[11][2].CLK
clk => fft_in[11][3].CLK
clk => fft_in[11][4].CLK
clk => fft_in[11][5].CLK
clk => fft_in[11][6].CLK
clk => fft_in[11][7].CLK
clk => fft_in[11][8].CLK
clk => fft_in[11][9].CLK
clk => fft_in[11][10].CLK
clk => fft_in[11][11].CLK
clk => fft_in[11][12].CLK
clk => fft_in[11][13].CLK
clk => fft_in[11][14].CLK
clk => fft_in[11][15].CLK
clk => fft_in[11][16].CLK
clk => fft_in[11][17].CLK
clk => fft_in[11][18].CLK
clk => fft_in[11][19].CLK
clk => fft_in[11][20].CLK
clk => fft_in[11][21].CLK
clk => fft_in[11][22].CLK
clk => fft_in[11][23].CLK
clk => fft_in[11][24].CLK
clk => fft_in[11][25].CLK
clk => fft_in[11][26].CLK
clk => fft_in[11][27].CLK
clk => fft_in[11][28].CLK
clk => fft_in[11][29].CLK
clk => fft_in[11][30].CLK
clk => fft_in[11][31].CLK
clk => fft_in[10][0].CLK
clk => fft_in[10][1].CLK
clk => fft_in[10][2].CLK
clk => fft_in[10][3].CLK
clk => fft_in[10][4].CLK
clk => fft_in[10][5].CLK
clk => fft_in[10][6].CLK
clk => fft_in[10][7].CLK
clk => fft_in[10][8].CLK
clk => fft_in[10][9].CLK
clk => fft_in[10][10].CLK
clk => fft_in[10][11].CLK
clk => fft_in[10][12].CLK
clk => fft_in[10][13].CLK
clk => fft_in[10][14].CLK
clk => fft_in[10][15].CLK
clk => fft_in[10][16].CLK
clk => fft_in[10][17].CLK
clk => fft_in[10][18].CLK
clk => fft_in[10][19].CLK
clk => fft_in[10][20].CLK
clk => fft_in[10][21].CLK
clk => fft_in[10][22].CLK
clk => fft_in[10][23].CLK
clk => fft_in[10][24].CLK
clk => fft_in[10][25].CLK
clk => fft_in[10][26].CLK
clk => fft_in[10][27].CLK
clk => fft_in[10][28].CLK
clk => fft_in[10][29].CLK
clk => fft_in[10][30].CLK
clk => fft_in[10][31].CLK
clk => fft_in[9][0].CLK
clk => fft_in[9][1].CLK
clk => fft_in[9][2].CLK
clk => fft_in[9][3].CLK
clk => fft_in[9][4].CLK
clk => fft_in[9][5].CLK
clk => fft_in[9][6].CLK
clk => fft_in[9][7].CLK
clk => fft_in[9][8].CLK
clk => fft_in[9][9].CLK
clk => fft_in[9][10].CLK
clk => fft_in[9][11].CLK
clk => fft_in[9][12].CLK
clk => fft_in[9][13].CLK
clk => fft_in[9][14].CLK
clk => fft_in[9][15].CLK
clk => fft_in[9][16].CLK
clk => fft_in[9][17].CLK
clk => fft_in[9][18].CLK
clk => fft_in[9][19].CLK
clk => fft_in[9][20].CLK
clk => fft_in[9][21].CLK
clk => fft_in[9][22].CLK
clk => fft_in[9][23].CLK
clk => fft_in[9][24].CLK
clk => fft_in[9][25].CLK
clk => fft_in[9][26].CLK
clk => fft_in[9][27].CLK
clk => fft_in[9][28].CLK
clk => fft_in[9][29].CLK
clk => fft_in[9][30].CLK
clk => fft_in[9][31].CLK
clk => fft_in[8][0].CLK
clk => fft_in[8][1].CLK
clk => fft_in[8][2].CLK
clk => fft_in[8][3].CLK
clk => fft_in[8][4].CLK
clk => fft_in[8][5].CLK
clk => fft_in[8][6].CLK
clk => fft_in[8][7].CLK
clk => fft_in[8][8].CLK
clk => fft_in[8][9].CLK
clk => fft_in[8][10].CLK
clk => fft_in[8][11].CLK
clk => fft_in[8][12].CLK
clk => fft_in[8][13].CLK
clk => fft_in[8][14].CLK
clk => fft_in[8][15].CLK
clk => fft_in[8][16].CLK
clk => fft_in[8][17].CLK
clk => fft_in[8][18].CLK
clk => fft_in[8][19].CLK
clk => fft_in[8][20].CLK
clk => fft_in[8][21].CLK
clk => fft_in[8][22].CLK
clk => fft_in[8][23].CLK
clk => fft_in[8][24].CLK
clk => fft_in[8][25].CLK
clk => fft_in[8][26].CLK
clk => fft_in[8][27].CLK
clk => fft_in[8][28].CLK
clk => fft_in[8][29].CLK
clk => fft_in[8][30].CLK
clk => fft_in[8][31].CLK
clk => fft_in[7][0].CLK
clk => fft_in[7][1].CLK
clk => fft_in[7][2].CLK
clk => fft_in[7][3].CLK
clk => fft_in[7][4].CLK
clk => fft_in[7][5].CLK
clk => fft_in[7][6].CLK
clk => fft_in[7][7].CLK
clk => fft_in[7][8].CLK
clk => fft_in[7][9].CLK
clk => fft_in[7][10].CLK
clk => fft_in[7][11].CLK
clk => fft_in[7][12].CLK
clk => fft_in[7][13].CLK
clk => fft_in[7][14].CLK
clk => fft_in[7][15].CLK
clk => fft_in[7][16].CLK
clk => fft_in[7][17].CLK
clk => fft_in[7][18].CLK
clk => fft_in[7][19].CLK
clk => fft_in[7][20].CLK
clk => fft_in[7][21].CLK
clk => fft_in[7][22].CLK
clk => fft_in[7][23].CLK
clk => fft_in[7][24].CLK
clk => fft_in[7][25].CLK
clk => fft_in[7][26].CLK
clk => fft_in[7][27].CLK
clk => fft_in[7][28].CLK
clk => fft_in[7][29].CLK
clk => fft_in[7][30].CLK
clk => fft_in[7][31].CLK
clk => fft_in[6][0].CLK
clk => fft_in[6][1].CLK
clk => fft_in[6][2].CLK
clk => fft_in[6][3].CLK
clk => fft_in[6][4].CLK
clk => fft_in[6][5].CLK
clk => fft_in[6][6].CLK
clk => fft_in[6][7].CLK
clk => fft_in[6][8].CLK
clk => fft_in[6][9].CLK
clk => fft_in[6][10].CLK
clk => fft_in[6][11].CLK
clk => fft_in[6][12].CLK
clk => fft_in[6][13].CLK
clk => fft_in[6][14].CLK
clk => fft_in[6][15].CLK
clk => fft_in[6][16].CLK
clk => fft_in[6][17].CLK
clk => fft_in[6][18].CLK
clk => fft_in[6][19].CLK
clk => fft_in[6][20].CLK
clk => fft_in[6][21].CLK
clk => fft_in[6][22].CLK
clk => fft_in[6][23].CLK
clk => fft_in[6][24].CLK
clk => fft_in[6][25].CLK
clk => fft_in[6][26].CLK
clk => fft_in[6][27].CLK
clk => fft_in[6][28].CLK
clk => fft_in[6][29].CLK
clk => fft_in[6][30].CLK
clk => fft_in[6][31].CLK
clk => fft_in[5][0].CLK
clk => fft_in[5][1].CLK
clk => fft_in[5][2].CLK
clk => fft_in[5][3].CLK
clk => fft_in[5][4].CLK
clk => fft_in[5][5].CLK
clk => fft_in[5][6].CLK
clk => fft_in[5][7].CLK
clk => fft_in[5][8].CLK
clk => fft_in[5][9].CLK
clk => fft_in[5][10].CLK
clk => fft_in[5][11].CLK
clk => fft_in[5][12].CLK
clk => fft_in[5][13].CLK
clk => fft_in[5][14].CLK
clk => fft_in[5][15].CLK
clk => fft_in[5][16].CLK
clk => fft_in[5][17].CLK
clk => fft_in[5][18].CLK
clk => fft_in[5][19].CLK
clk => fft_in[5][20].CLK
clk => fft_in[5][21].CLK
clk => fft_in[5][22].CLK
clk => fft_in[5][23].CLK
clk => fft_in[5][24].CLK
clk => fft_in[5][25].CLK
clk => fft_in[5][26].CLK
clk => fft_in[5][27].CLK
clk => fft_in[5][28].CLK
clk => fft_in[5][29].CLK
clk => fft_in[5][30].CLK
clk => fft_in[5][31].CLK
clk => fft_in[4][0].CLK
clk => fft_in[4][1].CLK
clk => fft_in[4][2].CLK
clk => fft_in[4][3].CLK
clk => fft_in[4][4].CLK
clk => fft_in[4][5].CLK
clk => fft_in[4][6].CLK
clk => fft_in[4][7].CLK
clk => fft_in[4][8].CLK
clk => fft_in[4][9].CLK
clk => fft_in[4][10].CLK
clk => fft_in[4][11].CLK
clk => fft_in[4][12].CLK
clk => fft_in[4][13].CLK
clk => fft_in[4][14].CLK
clk => fft_in[4][15].CLK
clk => fft_in[4][16].CLK
clk => fft_in[4][17].CLK
clk => fft_in[4][18].CLK
clk => fft_in[4][19].CLK
clk => fft_in[4][20].CLK
clk => fft_in[4][21].CLK
clk => fft_in[4][22].CLK
clk => fft_in[4][23].CLK
clk => fft_in[4][24].CLK
clk => fft_in[4][25].CLK
clk => fft_in[4][26].CLK
clk => fft_in[4][27].CLK
clk => fft_in[4][28].CLK
clk => fft_in[4][29].CLK
clk => fft_in[4][30].CLK
clk => fft_in[4][31].CLK
clk => fft_in[3][0].CLK
clk => fft_in[3][1].CLK
clk => fft_in[3][2].CLK
clk => fft_in[3][3].CLK
clk => fft_in[3][4].CLK
clk => fft_in[3][5].CLK
clk => fft_in[3][6].CLK
clk => fft_in[3][7].CLK
clk => fft_in[3][8].CLK
clk => fft_in[3][9].CLK
clk => fft_in[3][10].CLK
clk => fft_in[3][11].CLK
clk => fft_in[3][12].CLK
clk => fft_in[3][13].CLK
clk => fft_in[3][14].CLK
clk => fft_in[3][15].CLK
clk => fft_in[3][16].CLK
clk => fft_in[3][17].CLK
clk => fft_in[3][18].CLK
clk => fft_in[3][19].CLK
clk => fft_in[3][20].CLK
clk => fft_in[3][21].CLK
clk => fft_in[3][22].CLK
clk => fft_in[3][23].CLK
clk => fft_in[3][24].CLK
clk => fft_in[3][25].CLK
clk => fft_in[3][26].CLK
clk => fft_in[3][27].CLK
clk => fft_in[3][28].CLK
clk => fft_in[3][29].CLK
clk => fft_in[3][30].CLK
clk => fft_in[3][31].CLK
clk => fft_in[2][0].CLK
clk => fft_in[2][1].CLK
clk => fft_in[2][2].CLK
clk => fft_in[2][3].CLK
clk => fft_in[2][4].CLK
clk => fft_in[2][5].CLK
clk => fft_in[2][6].CLK
clk => fft_in[2][7].CLK
clk => fft_in[2][8].CLK
clk => fft_in[2][9].CLK
clk => fft_in[2][10].CLK
clk => fft_in[2][11].CLK
clk => fft_in[2][12].CLK
clk => fft_in[2][13].CLK
clk => fft_in[2][14].CLK
clk => fft_in[2][15].CLK
clk => fft_in[2][16].CLK
clk => fft_in[2][17].CLK
clk => fft_in[2][18].CLK
clk => fft_in[2][19].CLK
clk => fft_in[2][20].CLK
clk => fft_in[2][21].CLK
clk => fft_in[2][22].CLK
clk => fft_in[2][23].CLK
clk => fft_in[2][24].CLK
clk => fft_in[2][25].CLK
clk => fft_in[2][26].CLK
clk => fft_in[2][27].CLK
clk => fft_in[2][28].CLK
clk => fft_in[2][29].CLK
clk => fft_in[2][30].CLK
clk => fft_in[2][31].CLK
clk => fft_in[1][0].CLK
clk => fft_in[1][1].CLK
clk => fft_in[1][2].CLK
clk => fft_in[1][3].CLK
clk => fft_in[1][4].CLK
clk => fft_in[1][5].CLK
clk => fft_in[1][6].CLK
clk => fft_in[1][7].CLK
clk => fft_in[1][8].CLK
clk => fft_in[1][9].CLK
clk => fft_in[1][10].CLK
clk => fft_in[1][11].CLK
clk => fft_in[1][12].CLK
clk => fft_in[1][13].CLK
clk => fft_in[1][14].CLK
clk => fft_in[1][15].CLK
clk => fft_in[1][16].CLK
clk => fft_in[1][17].CLK
clk => fft_in[1][18].CLK
clk => fft_in[1][19].CLK
clk => fft_in[1][20].CLK
clk => fft_in[1][21].CLK
clk => fft_in[1][22].CLK
clk => fft_in[1][23].CLK
clk => fft_in[1][24].CLK
clk => fft_in[1][25].CLK
clk => fft_in[1][26].CLK
clk => fft_in[1][27].CLK
clk => fft_in[1][28].CLK
clk => fft_in[1][29].CLK
clk => fft_in[1][30].CLK
clk => fft_in[1][31].CLK
clk => fft_in[0][0].CLK
clk => fft_in[0][1].CLK
clk => fft_in[0][2].CLK
clk => fft_in[0][3].CLK
clk => fft_in[0][4].CLK
clk => fft_in[0][5].CLK
clk => fft_in[0][6].CLK
clk => fft_in[0][7].CLK
clk => fft_in[0][8].CLK
clk => fft_in[0][9].CLK
clk => fft_in[0][10].CLK
clk => fft_in[0][11].CLK
clk => fft_in[0][12].CLK
clk => fft_in[0][13].CLK
clk => fft_in[0][14].CLK
clk => fft_in[0][15].CLK
clk => fft_in[0][16].CLK
clk => fft_in[0][17].CLK
clk => fft_in[0][18].CLK
clk => fft_in[0][19].CLK
clk => fft_in[0][20].CLK
clk => fft_in[0][21].CLK
clk => fft_in[0][22].CLK
clk => fft_in[0][23].CLK
clk => fft_in[0][24].CLK
clk => fft_in[0][25].CLK
clk => fft_in[0][26].CLK
clk => fft_in[0][27].CLK
clk => fft_in[0][28].CLK
clk => fft_in[0][29].CLK
clk => fft_in[0][30].CLK
clk => fft_in[0][31].CLK
resetn => fft_out[15][0].ACLR
resetn => fft_out[15][1].ACLR
resetn => fft_out[15][2].ACLR
resetn => fft_out[15][3].ACLR
resetn => fft_out[15][4].ACLR
resetn => fft_out[15][5].ACLR
resetn => fft_out[15][6].ACLR
resetn => fft_out[15][7].ACLR
resetn => fft_out[15][8].ACLR
resetn => fft_out[15][9].ACLR
resetn => fft_out[15][10].ACLR
resetn => fft_out[15][11].ACLR
resetn => fft_out[15][12].ACLR
resetn => fft_out[15][13].ACLR
resetn => fft_out[15][14].ACLR
resetn => fft_out[15][15].ACLR
resetn => fft_out[15][16].ACLR
resetn => fft_out[15][17].ACLR
resetn => fft_out[15][18].ACLR
resetn => fft_out[15][19].ACLR
resetn => fft_out[15][20].ACLR
resetn => fft_out[15][21].ACLR
resetn => fft_out[15][22].ACLR
resetn => fft_out[15][23].ACLR
resetn => fft_out[15][24].ACLR
resetn => fft_out[15][25].ACLR
resetn => fft_out[15][26].ACLR
resetn => fft_out[15][27].ACLR
resetn => fft_out[15][28].ACLR
resetn => fft_out[15][29].ACLR
resetn => fft_out[15][30].ACLR
resetn => fft_out[15][31].ACLR
resetn => fft_out[14][0].ACLR
resetn => fft_out[14][1].ACLR
resetn => fft_out[14][2].ACLR
resetn => fft_out[14][3].ACLR
resetn => fft_out[14][4].ACLR
resetn => fft_out[14][5].ACLR
resetn => fft_out[14][6].ACLR
resetn => fft_out[14][7].ACLR
resetn => fft_out[14][8].ACLR
resetn => fft_out[14][9].ACLR
resetn => fft_out[14][10].ACLR
resetn => fft_out[14][11].ACLR
resetn => fft_out[14][12].ACLR
resetn => fft_out[14][13].ACLR
resetn => fft_out[14][14].ACLR
resetn => fft_out[14][15].ACLR
resetn => fft_out[14][16].ACLR
resetn => fft_out[14][17].ACLR
resetn => fft_out[14][18].ACLR
resetn => fft_out[14][19].ACLR
resetn => fft_out[14][20].ACLR
resetn => fft_out[14][21].ACLR
resetn => fft_out[14][22].ACLR
resetn => fft_out[14][23].ACLR
resetn => fft_out[14][24].ACLR
resetn => fft_out[14][25].ACLR
resetn => fft_out[14][26].ACLR
resetn => fft_out[14][27].ACLR
resetn => fft_out[14][28].ACLR
resetn => fft_out[14][29].ACLR
resetn => fft_out[14][30].ACLR
resetn => fft_out[14][31].ACLR
resetn => fft_out[13][0].ACLR
resetn => fft_out[13][1].ACLR
resetn => fft_out[13][2].ACLR
resetn => fft_out[13][3].ACLR
resetn => fft_out[13][4].ACLR
resetn => fft_out[13][5].ACLR
resetn => fft_out[13][6].ACLR
resetn => fft_out[13][7].ACLR
resetn => fft_out[13][8].ACLR
resetn => fft_out[13][9].ACLR
resetn => fft_out[13][10].ACLR
resetn => fft_out[13][11].ACLR
resetn => fft_out[13][12].ACLR
resetn => fft_out[13][13].ACLR
resetn => fft_out[13][14].ACLR
resetn => fft_out[13][15].ACLR
resetn => fft_out[13][16].ACLR
resetn => fft_out[13][17].ACLR
resetn => fft_out[13][18].ACLR
resetn => fft_out[13][19].ACLR
resetn => fft_out[13][20].ACLR
resetn => fft_out[13][21].ACLR
resetn => fft_out[13][22].ACLR
resetn => fft_out[13][23].ACLR
resetn => fft_out[13][24].ACLR
resetn => fft_out[13][25].ACLR
resetn => fft_out[13][26].ACLR
resetn => fft_out[13][27].ACLR
resetn => fft_out[13][28].ACLR
resetn => fft_out[13][29].ACLR
resetn => fft_out[13][30].ACLR
resetn => fft_out[13][31].ACLR
resetn => fft_out[12][0].ACLR
resetn => fft_out[12][1].ACLR
resetn => fft_out[12][2].ACLR
resetn => fft_out[12][3].ACLR
resetn => fft_out[12][4].ACLR
resetn => fft_out[12][5].ACLR
resetn => fft_out[12][6].ACLR
resetn => fft_out[12][7].ACLR
resetn => fft_out[12][8].ACLR
resetn => fft_out[12][9].ACLR
resetn => fft_out[12][10].ACLR
resetn => fft_out[12][11].ACLR
resetn => fft_out[12][12].ACLR
resetn => fft_out[12][13].ACLR
resetn => fft_out[12][14].ACLR
resetn => fft_out[12][15].ACLR
resetn => fft_out[12][16].ACLR
resetn => fft_out[12][17].ACLR
resetn => fft_out[12][18].ACLR
resetn => fft_out[12][19].ACLR
resetn => fft_out[12][20].ACLR
resetn => fft_out[12][21].ACLR
resetn => fft_out[12][22].ACLR
resetn => fft_out[12][23].ACLR
resetn => fft_out[12][24].ACLR
resetn => fft_out[12][25].ACLR
resetn => fft_out[12][26].ACLR
resetn => fft_out[12][27].ACLR
resetn => fft_out[12][28].ACLR
resetn => fft_out[12][29].ACLR
resetn => fft_out[12][30].ACLR
resetn => fft_out[12][31].ACLR
resetn => fft_out[11][0].ACLR
resetn => fft_out[11][1].ACLR
resetn => fft_out[11][2].ACLR
resetn => fft_out[11][3].ACLR
resetn => fft_out[11][4].ACLR
resetn => fft_out[11][5].ACLR
resetn => fft_out[11][6].ACLR
resetn => fft_out[11][7].ACLR
resetn => fft_out[11][8].ACLR
resetn => fft_out[11][9].ACLR
resetn => fft_out[11][10].ACLR
resetn => fft_out[11][11].ACLR
resetn => fft_out[11][12].ACLR
resetn => fft_out[11][13].ACLR
resetn => fft_out[11][14].ACLR
resetn => fft_out[11][15].ACLR
resetn => fft_out[11][16].ACLR
resetn => fft_out[11][17].ACLR
resetn => fft_out[11][18].ACLR
resetn => fft_out[11][19].ACLR
resetn => fft_out[11][20].ACLR
resetn => fft_out[11][21].ACLR
resetn => fft_out[11][22].ACLR
resetn => fft_out[11][23].ACLR
resetn => fft_out[11][24].ACLR
resetn => fft_out[11][25].ACLR
resetn => fft_out[11][26].ACLR
resetn => fft_out[11][27].ACLR
resetn => fft_out[11][28].ACLR
resetn => fft_out[11][29].ACLR
resetn => fft_out[11][30].ACLR
resetn => fft_out[11][31].ACLR
resetn => fft_out[10][0].ACLR
resetn => fft_out[10][1].ACLR
resetn => fft_out[10][2].ACLR
resetn => fft_out[10][3].ACLR
resetn => fft_out[10][4].ACLR
resetn => fft_out[10][5].ACLR
resetn => fft_out[10][6].ACLR
resetn => fft_out[10][7].ACLR
resetn => fft_out[10][8].ACLR
resetn => fft_out[10][9].ACLR
resetn => fft_out[10][10].ACLR
resetn => fft_out[10][11].ACLR
resetn => fft_out[10][12].ACLR
resetn => fft_out[10][13].ACLR
resetn => fft_out[10][14].ACLR
resetn => fft_out[10][15].ACLR
resetn => fft_out[10][16].ACLR
resetn => fft_out[10][17].ACLR
resetn => fft_out[10][18].ACLR
resetn => fft_out[10][19].ACLR
resetn => fft_out[10][20].ACLR
resetn => fft_out[10][21].ACLR
resetn => fft_out[10][22].ACLR
resetn => fft_out[10][23].ACLR
resetn => fft_out[10][24].ACLR
resetn => fft_out[10][25].ACLR
resetn => fft_out[10][26].ACLR
resetn => fft_out[10][27].ACLR
resetn => fft_out[10][28].ACLR
resetn => fft_out[10][29].ACLR
resetn => fft_out[10][30].ACLR
resetn => fft_out[10][31].ACLR
resetn => fft_out[9][0].ACLR
resetn => fft_out[9][1].ACLR
resetn => fft_out[9][2].ACLR
resetn => fft_out[9][3].ACLR
resetn => fft_out[9][4].ACLR
resetn => fft_out[9][5].ACLR
resetn => fft_out[9][6].ACLR
resetn => fft_out[9][7].ACLR
resetn => fft_out[9][8].ACLR
resetn => fft_out[9][9].ACLR
resetn => fft_out[9][10].ACLR
resetn => fft_out[9][11].ACLR
resetn => fft_out[9][12].ACLR
resetn => fft_out[9][13].ACLR
resetn => fft_out[9][14].ACLR
resetn => fft_out[9][15].ACLR
resetn => fft_out[9][16].ACLR
resetn => fft_out[9][17].ACLR
resetn => fft_out[9][18].ACLR
resetn => fft_out[9][19].ACLR
resetn => fft_out[9][20].ACLR
resetn => fft_out[9][21].ACLR
resetn => fft_out[9][22].ACLR
resetn => fft_out[9][23].ACLR
resetn => fft_out[9][24].ACLR
resetn => fft_out[9][25].ACLR
resetn => fft_out[9][26].ACLR
resetn => fft_out[9][27].ACLR
resetn => fft_out[9][28].ACLR
resetn => fft_out[9][29].ACLR
resetn => fft_out[9][30].ACLR
resetn => fft_out[9][31].ACLR
resetn => fft_out[8][0].ACLR
resetn => fft_out[8][1].ACLR
resetn => fft_out[8][2].ACLR
resetn => fft_out[8][3].ACLR
resetn => fft_out[8][4].ACLR
resetn => fft_out[8][5].ACLR
resetn => fft_out[8][6].ACLR
resetn => fft_out[8][7].ACLR
resetn => fft_out[8][8].ACLR
resetn => fft_out[8][9].ACLR
resetn => fft_out[8][10].ACLR
resetn => fft_out[8][11].ACLR
resetn => fft_out[8][12].ACLR
resetn => fft_out[8][13].ACLR
resetn => fft_out[8][14].ACLR
resetn => fft_out[8][15].ACLR
resetn => fft_out[8][16].ACLR
resetn => fft_out[8][17].ACLR
resetn => fft_out[8][18].ACLR
resetn => fft_out[8][19].ACLR
resetn => fft_out[8][20].ACLR
resetn => fft_out[8][21].ACLR
resetn => fft_out[8][22].ACLR
resetn => fft_out[8][23].ACLR
resetn => fft_out[8][24].ACLR
resetn => fft_out[8][25].ACLR
resetn => fft_out[8][26].ACLR
resetn => fft_out[8][27].ACLR
resetn => fft_out[8][28].ACLR
resetn => fft_out[8][29].ACLR
resetn => fft_out[8][30].ACLR
resetn => fft_out[8][31].ACLR
resetn => fft_out[7][0].ACLR
resetn => fft_out[7][1].ACLR
resetn => fft_out[7][2].ACLR
resetn => fft_out[7][3].ACLR
resetn => fft_out[7][4].ACLR
resetn => fft_out[7][5].ACLR
resetn => fft_out[7][6].ACLR
resetn => fft_out[7][7].ACLR
resetn => fft_out[7][8].ACLR
resetn => fft_out[7][9].ACLR
resetn => fft_out[7][10].ACLR
resetn => fft_out[7][11].ACLR
resetn => fft_out[7][12].ACLR
resetn => fft_out[7][13].ACLR
resetn => fft_out[7][14].ACLR
resetn => fft_out[7][15].ACLR
resetn => fft_out[7][16].ACLR
resetn => fft_out[7][17].ACLR
resetn => fft_out[7][18].ACLR
resetn => fft_out[7][19].ACLR
resetn => fft_out[7][20].ACLR
resetn => fft_out[7][21].ACLR
resetn => fft_out[7][22].ACLR
resetn => fft_out[7][23].ACLR
resetn => fft_out[7][24].ACLR
resetn => fft_out[7][25].ACLR
resetn => fft_out[7][26].ACLR
resetn => fft_out[7][27].ACLR
resetn => fft_out[7][28].ACLR
resetn => fft_out[7][29].ACLR
resetn => fft_out[7][30].ACLR
resetn => fft_out[7][31].ACLR
resetn => fft_out[6][0].ACLR
resetn => fft_out[6][1].ACLR
resetn => fft_out[6][2].ACLR
resetn => fft_out[6][3].ACLR
resetn => fft_out[6][4].ACLR
resetn => fft_out[6][5].ACLR
resetn => fft_out[6][6].ACLR
resetn => fft_out[6][7].ACLR
resetn => fft_out[6][8].ACLR
resetn => fft_out[6][9].ACLR
resetn => fft_out[6][10].ACLR
resetn => fft_out[6][11].ACLR
resetn => fft_out[6][12].ACLR
resetn => fft_out[6][13].ACLR
resetn => fft_out[6][14].ACLR
resetn => fft_out[6][15].ACLR
resetn => fft_out[6][16].ACLR
resetn => fft_out[6][17].ACLR
resetn => fft_out[6][18].ACLR
resetn => fft_out[6][19].ACLR
resetn => fft_out[6][20].ACLR
resetn => fft_out[6][21].ACLR
resetn => fft_out[6][22].ACLR
resetn => fft_out[6][23].ACLR
resetn => fft_out[6][24].ACLR
resetn => fft_out[6][25].ACLR
resetn => fft_out[6][26].ACLR
resetn => fft_out[6][27].ACLR
resetn => fft_out[6][28].ACLR
resetn => fft_out[6][29].ACLR
resetn => fft_out[6][30].ACLR
resetn => fft_out[6][31].ACLR
resetn => fft_out[5][0].ACLR
resetn => fft_out[5][1].ACLR
resetn => fft_out[5][2].ACLR
resetn => fft_out[5][3].ACLR
resetn => fft_out[5][4].ACLR
resetn => fft_out[5][5].ACLR
resetn => fft_out[5][6].ACLR
resetn => fft_out[5][7].ACLR
resetn => fft_out[5][8].ACLR
resetn => fft_out[5][9].ACLR
resetn => fft_out[5][10].ACLR
resetn => fft_out[5][11].ACLR
resetn => fft_out[5][12].ACLR
resetn => fft_out[5][13].ACLR
resetn => fft_out[5][14].ACLR
resetn => fft_out[5][15].ACLR
resetn => fft_out[5][16].ACLR
resetn => fft_out[5][17].ACLR
resetn => fft_out[5][18].ACLR
resetn => fft_out[5][19].ACLR
resetn => fft_out[5][20].ACLR
resetn => fft_out[5][21].ACLR
resetn => fft_out[5][22].ACLR
resetn => fft_out[5][23].ACLR
resetn => fft_out[5][24].ACLR
resetn => fft_out[5][25].ACLR
resetn => fft_out[5][26].ACLR
resetn => fft_out[5][27].ACLR
resetn => fft_out[5][28].ACLR
resetn => fft_out[5][29].ACLR
resetn => fft_out[5][30].ACLR
resetn => fft_out[5][31].ACLR
resetn => fft_out[4][0].ACLR
resetn => fft_out[4][1].ACLR
resetn => fft_out[4][2].ACLR
resetn => fft_out[4][3].ACLR
resetn => fft_out[4][4].ACLR
resetn => fft_out[4][5].ACLR
resetn => fft_out[4][6].ACLR
resetn => fft_out[4][7].ACLR
resetn => fft_out[4][8].ACLR
resetn => fft_out[4][9].ACLR
resetn => fft_out[4][10].ACLR
resetn => fft_out[4][11].ACLR
resetn => fft_out[4][12].ACLR
resetn => fft_out[4][13].ACLR
resetn => fft_out[4][14].ACLR
resetn => fft_out[4][15].ACLR
resetn => fft_out[4][16].ACLR
resetn => fft_out[4][17].ACLR
resetn => fft_out[4][18].ACLR
resetn => fft_out[4][19].ACLR
resetn => fft_out[4][20].ACLR
resetn => fft_out[4][21].ACLR
resetn => fft_out[4][22].ACLR
resetn => fft_out[4][23].ACLR
resetn => fft_out[4][24].ACLR
resetn => fft_out[4][25].ACLR
resetn => fft_out[4][26].ACLR
resetn => fft_out[4][27].ACLR
resetn => fft_out[4][28].ACLR
resetn => fft_out[4][29].ACLR
resetn => fft_out[4][30].ACLR
resetn => fft_out[4][31].ACLR
resetn => fft_out[3][0].ACLR
resetn => fft_out[3][1].ACLR
resetn => fft_out[3][2].ACLR
resetn => fft_out[3][3].ACLR
resetn => fft_out[3][4].ACLR
resetn => fft_out[3][5].ACLR
resetn => fft_out[3][6].ACLR
resetn => fft_out[3][7].ACLR
resetn => fft_out[3][8].ACLR
resetn => fft_out[3][9].ACLR
resetn => fft_out[3][10].ACLR
resetn => fft_out[3][11].ACLR
resetn => fft_out[3][12].ACLR
resetn => fft_out[3][13].ACLR
resetn => fft_out[3][14].ACLR
resetn => fft_out[3][15].ACLR
resetn => fft_out[3][16].ACLR
resetn => fft_out[3][17].ACLR
resetn => fft_out[3][18].ACLR
resetn => fft_out[3][19].ACLR
resetn => fft_out[3][20].ACLR
resetn => fft_out[3][21].ACLR
resetn => fft_out[3][22].ACLR
resetn => fft_out[3][23].ACLR
resetn => fft_out[3][24].ACLR
resetn => fft_out[3][25].ACLR
resetn => fft_out[3][26].ACLR
resetn => fft_out[3][27].ACLR
resetn => fft_out[3][28].ACLR
resetn => fft_out[3][29].ACLR
resetn => fft_out[3][30].ACLR
resetn => fft_out[3][31].ACLR
resetn => fft_out[2][0].ACLR
resetn => fft_out[2][1].ACLR
resetn => fft_out[2][2].ACLR
resetn => fft_out[2][3].ACLR
resetn => fft_out[2][4].ACLR
resetn => fft_out[2][5].ACLR
resetn => fft_out[2][6].ACLR
resetn => fft_out[2][7].ACLR
resetn => fft_out[2][8].ACLR
resetn => fft_out[2][9].ACLR
resetn => fft_out[2][10].ACLR
resetn => fft_out[2][11].ACLR
resetn => fft_out[2][12].ACLR
resetn => fft_out[2][13].ACLR
resetn => fft_out[2][14].ACLR
resetn => fft_out[2][15].ACLR
resetn => fft_out[2][16].ACLR
resetn => fft_out[2][17].ACLR
resetn => fft_out[2][18].ACLR
resetn => fft_out[2][19].ACLR
resetn => fft_out[2][20].ACLR
resetn => fft_out[2][21].ACLR
resetn => fft_out[2][22].ACLR
resetn => fft_out[2][23].ACLR
resetn => fft_out[2][24].ACLR
resetn => fft_out[2][25].ACLR
resetn => fft_out[2][26].ACLR
resetn => fft_out[2][27].ACLR
resetn => fft_out[2][28].ACLR
resetn => fft_out[2][29].ACLR
resetn => fft_out[2][30].ACLR
resetn => fft_out[2][31].ACLR
resetn => fft_out[1][0].ACLR
resetn => fft_out[1][1].ACLR
resetn => fft_out[1][2].ACLR
resetn => fft_out[1][3].ACLR
resetn => fft_out[1][4].ACLR
resetn => fft_out[1][5].ACLR
resetn => fft_out[1][6].ACLR
resetn => fft_out[1][7].ACLR
resetn => fft_out[1][8].ACLR
resetn => fft_out[1][9].ACLR
resetn => fft_out[1][10].ACLR
resetn => fft_out[1][11].ACLR
resetn => fft_out[1][12].ACLR
resetn => fft_out[1][13].ACLR
resetn => fft_out[1][14].ACLR
resetn => fft_out[1][15].ACLR
resetn => fft_out[1][16].ACLR
resetn => fft_out[1][17].ACLR
resetn => fft_out[1][18].ACLR
resetn => fft_out[1][19].ACLR
resetn => fft_out[1][20].ACLR
resetn => fft_out[1][21].ACLR
resetn => fft_out[1][22].ACLR
resetn => fft_out[1][23].ACLR
resetn => fft_out[1][24].ACLR
resetn => fft_out[1][25].ACLR
resetn => fft_out[1][26].ACLR
resetn => fft_out[1][27].ACLR
resetn => fft_out[1][28].ACLR
resetn => fft_out[1][29].ACLR
resetn => fft_out[1][30].ACLR
resetn => fft_out[1][31].ACLR
resetn => fft_out[0][0].ACLR
resetn => fft_out[0][1].ACLR
resetn => fft_out[0][2].ACLR
resetn => fft_out[0][3].ACLR
resetn => fft_out[0][4].ACLR
resetn => fft_out[0][5].ACLR
resetn => fft_out[0][6].ACLR
resetn => fft_out[0][7].ACLR
resetn => fft_out[0][8].ACLR
resetn => fft_out[0][9].ACLR
resetn => fft_out[0][10].ACLR
resetn => fft_out[0][11].ACLR
resetn => fft_out[0][12].ACLR
resetn => fft_out[0][13].ACLR
resetn => fft_out[0][14].ACLR
resetn => fft_out[0][15].ACLR
resetn => fft_out[0][16].ACLR
resetn => fft_out[0][17].ACLR
resetn => fft_out[0][18].ACLR
resetn => fft_out[0][19].ACLR
resetn => fft_out[0][20].ACLR
resetn => fft_out[0][21].ACLR
resetn => fft_out[0][22].ACLR
resetn => fft_out[0][23].ACLR
resetn => fft_out[0][24].ACLR
resetn => fft_out[0][25].ACLR
resetn => fft_out[0][26].ACLR
resetn => fft_out[0][27].ACLR
resetn => fft_out[0][28].ACLR
resetn => fft_out[0][29].ACLR
resetn => fft_out[0][30].ACLR
resetn => fft_out[0][31].ACLR
resetn => fft_in[15][0].ACLR
resetn => fft_in[15][1].ACLR
resetn => fft_in[15][2].ACLR
resetn => fft_in[15][3].ACLR
resetn => fft_in[15][4].ACLR
resetn => fft_in[15][5].ACLR
resetn => fft_in[15][6].ACLR
resetn => fft_in[15][7].ACLR
resetn => fft_in[15][8].ACLR
resetn => fft_in[15][9].ACLR
resetn => fft_in[15][10].ACLR
resetn => fft_in[15][11].ACLR
resetn => fft_in[15][12].ACLR
resetn => fft_in[15][13].ACLR
resetn => fft_in[15][14].ACLR
resetn => fft_in[15][15].ACLR
resetn => fft_in[15][16].ACLR
resetn => fft_in[15][17].ACLR
resetn => fft_in[15][18].ACLR
resetn => fft_in[15][19].ACLR
resetn => fft_in[15][20].ACLR
resetn => fft_in[15][21].ACLR
resetn => fft_in[15][22].ACLR
resetn => fft_in[15][23].ACLR
resetn => fft_in[15][24].ACLR
resetn => fft_in[15][25].ACLR
resetn => fft_in[15][26].ACLR
resetn => fft_in[15][27].ACLR
resetn => fft_in[15][28].ACLR
resetn => fft_in[15][29].ACLR
resetn => fft_in[15][30].ACLR
resetn => fft_in[15][31].ACLR
resetn => fft_in[14][0].ACLR
resetn => fft_in[14][1].ACLR
resetn => fft_in[14][2].ACLR
resetn => fft_in[14][3].ACLR
resetn => fft_in[14][4].ACLR
resetn => fft_in[14][5].ACLR
resetn => fft_in[14][6].ACLR
resetn => fft_in[14][7].ACLR
resetn => fft_in[14][8].ACLR
resetn => fft_in[14][9].ACLR
resetn => fft_in[14][10].ACLR
resetn => fft_in[14][11].ACLR
resetn => fft_in[14][12].ACLR
resetn => fft_in[14][13].ACLR
resetn => fft_in[14][14].ACLR
resetn => fft_in[14][15].ACLR
resetn => fft_in[14][16].ACLR
resetn => fft_in[14][17].ACLR
resetn => fft_in[14][18].ACLR
resetn => fft_in[14][19].ACLR
resetn => fft_in[14][20].ACLR
resetn => fft_in[14][21].ACLR
resetn => fft_in[14][22].ACLR
resetn => fft_in[14][23].ACLR
resetn => fft_in[14][24].ACLR
resetn => fft_in[14][25].ACLR
resetn => fft_in[14][26].ACLR
resetn => fft_in[14][27].ACLR
resetn => fft_in[14][28].ACLR
resetn => fft_in[14][29].ACLR
resetn => fft_in[14][30].ACLR
resetn => fft_in[14][31].ACLR
resetn => fft_in[13][0].ACLR
resetn => fft_in[13][1].ACLR
resetn => fft_in[13][2].ACLR
resetn => fft_in[13][3].ACLR
resetn => fft_in[13][4].ACLR
resetn => fft_in[13][5].ACLR
resetn => fft_in[13][6].ACLR
resetn => fft_in[13][7].ACLR
resetn => fft_in[13][8].ACLR
resetn => fft_in[13][9].ACLR
resetn => fft_in[13][10].ACLR
resetn => fft_in[13][11].ACLR
resetn => fft_in[13][12].ACLR
resetn => fft_in[13][13].ACLR
resetn => fft_in[13][14].ACLR
resetn => fft_in[13][15].ACLR
resetn => fft_in[13][16].ACLR
resetn => fft_in[13][17].ACLR
resetn => fft_in[13][18].ACLR
resetn => fft_in[13][19].ACLR
resetn => fft_in[13][20].ACLR
resetn => fft_in[13][21].ACLR
resetn => fft_in[13][22].ACLR
resetn => fft_in[13][23].ACLR
resetn => fft_in[13][24].ACLR
resetn => fft_in[13][25].ACLR
resetn => fft_in[13][26].ACLR
resetn => fft_in[13][27].ACLR
resetn => fft_in[13][28].ACLR
resetn => fft_in[13][29].ACLR
resetn => fft_in[13][30].ACLR
resetn => fft_in[13][31].ACLR
resetn => fft_in[12][0].ACLR
resetn => fft_in[12][1].ACLR
resetn => fft_in[12][2].ACLR
resetn => fft_in[12][3].ACLR
resetn => fft_in[12][4].ACLR
resetn => fft_in[12][5].ACLR
resetn => fft_in[12][6].ACLR
resetn => fft_in[12][7].ACLR
resetn => fft_in[12][8].ACLR
resetn => fft_in[12][9].ACLR
resetn => fft_in[12][10].ACLR
resetn => fft_in[12][11].ACLR
resetn => fft_in[12][12].ACLR
resetn => fft_in[12][13].ACLR
resetn => fft_in[12][14].ACLR
resetn => fft_in[12][15].ACLR
resetn => fft_in[12][16].ACLR
resetn => fft_in[12][17].ACLR
resetn => fft_in[12][18].ACLR
resetn => fft_in[12][19].ACLR
resetn => fft_in[12][20].ACLR
resetn => fft_in[12][21].ACLR
resetn => fft_in[12][22].ACLR
resetn => fft_in[12][23].ACLR
resetn => fft_in[12][24].ACLR
resetn => fft_in[12][25].ACLR
resetn => fft_in[12][26].ACLR
resetn => fft_in[12][27].ACLR
resetn => fft_in[12][28].ACLR
resetn => fft_in[12][29].ACLR
resetn => fft_in[12][30].ACLR
resetn => fft_in[12][31].ACLR
resetn => fft_in[11][0].ACLR
resetn => fft_in[11][1].ACLR
resetn => fft_in[11][2].ACLR
resetn => fft_in[11][3].ACLR
resetn => fft_in[11][4].ACLR
resetn => fft_in[11][5].ACLR
resetn => fft_in[11][6].ACLR
resetn => fft_in[11][7].ACLR
resetn => fft_in[11][8].ACLR
resetn => fft_in[11][9].ACLR
resetn => fft_in[11][10].ACLR
resetn => fft_in[11][11].ACLR
resetn => fft_in[11][12].ACLR
resetn => fft_in[11][13].ACLR
resetn => fft_in[11][14].ACLR
resetn => fft_in[11][15].ACLR
resetn => fft_in[11][16].ACLR
resetn => fft_in[11][17].ACLR
resetn => fft_in[11][18].ACLR
resetn => fft_in[11][19].ACLR
resetn => fft_in[11][20].ACLR
resetn => fft_in[11][21].ACLR
resetn => fft_in[11][22].ACLR
resetn => fft_in[11][23].ACLR
resetn => fft_in[11][24].ACLR
resetn => fft_in[11][25].ACLR
resetn => fft_in[11][26].ACLR
resetn => fft_in[11][27].ACLR
resetn => fft_in[11][28].ACLR
resetn => fft_in[11][29].ACLR
resetn => fft_in[11][30].ACLR
resetn => fft_in[11][31].ACLR
resetn => fft_in[10][0].ACLR
resetn => fft_in[10][1].ACLR
resetn => fft_in[10][2].ACLR
resetn => fft_in[10][3].ACLR
resetn => fft_in[10][4].ACLR
resetn => fft_in[10][5].ACLR
resetn => fft_in[10][6].ACLR
resetn => fft_in[10][7].ACLR
resetn => fft_in[10][8].ACLR
resetn => fft_in[10][9].ACLR
resetn => fft_in[10][10].ACLR
resetn => fft_in[10][11].ACLR
resetn => fft_in[10][12].ACLR
resetn => fft_in[10][13].ACLR
resetn => fft_in[10][14].ACLR
resetn => fft_in[10][15].ACLR
resetn => fft_in[10][16].ACLR
resetn => fft_in[10][17].ACLR
resetn => fft_in[10][18].ACLR
resetn => fft_in[10][19].ACLR
resetn => fft_in[10][20].ACLR
resetn => fft_in[10][21].ACLR
resetn => fft_in[10][22].ACLR
resetn => fft_in[10][23].ACLR
resetn => fft_in[10][24].ACLR
resetn => fft_in[10][25].ACLR
resetn => fft_in[10][26].ACLR
resetn => fft_in[10][27].ACLR
resetn => fft_in[10][28].ACLR
resetn => fft_in[10][29].ACLR
resetn => fft_in[10][30].ACLR
resetn => fft_in[10][31].ACLR
resetn => fft_in[9][0].ACLR
resetn => fft_in[9][1].ACLR
resetn => fft_in[9][2].ACLR
resetn => fft_in[9][3].ACLR
resetn => fft_in[9][4].ACLR
resetn => fft_in[9][5].ACLR
resetn => fft_in[9][6].ACLR
resetn => fft_in[9][7].ACLR
resetn => fft_in[9][8].ACLR
resetn => fft_in[9][9].ACLR
resetn => fft_in[9][10].ACLR
resetn => fft_in[9][11].ACLR
resetn => fft_in[9][12].ACLR
resetn => fft_in[9][13].ACLR
resetn => fft_in[9][14].ACLR
resetn => fft_in[9][15].ACLR
resetn => fft_in[9][16].ACLR
resetn => fft_in[9][17].ACLR
resetn => fft_in[9][18].ACLR
resetn => fft_in[9][19].ACLR
resetn => fft_in[9][20].ACLR
resetn => fft_in[9][21].ACLR
resetn => fft_in[9][22].ACLR
resetn => fft_in[9][23].ACLR
resetn => fft_in[9][24].ACLR
resetn => fft_in[9][25].ACLR
resetn => fft_in[9][26].ACLR
resetn => fft_in[9][27].ACLR
resetn => fft_in[9][28].ACLR
resetn => fft_in[9][29].ACLR
resetn => fft_in[9][30].ACLR
resetn => fft_in[9][31].ACLR
resetn => fft_in[8][0].ACLR
resetn => fft_in[8][1].ACLR
resetn => fft_in[8][2].ACLR
resetn => fft_in[8][3].ACLR
resetn => fft_in[8][4].ACLR
resetn => fft_in[8][5].ACLR
resetn => fft_in[8][6].ACLR
resetn => fft_in[8][7].ACLR
resetn => fft_in[8][8].ACLR
resetn => fft_in[8][9].ACLR
resetn => fft_in[8][10].ACLR
resetn => fft_in[8][11].ACLR
resetn => fft_in[8][12].ACLR
resetn => fft_in[8][13].ACLR
resetn => fft_in[8][14].ACLR
resetn => fft_in[8][15].ACLR
resetn => fft_in[8][16].ACLR
resetn => fft_in[8][17].ACLR
resetn => fft_in[8][18].ACLR
resetn => fft_in[8][19].ACLR
resetn => fft_in[8][20].ACLR
resetn => fft_in[8][21].ACLR
resetn => fft_in[8][22].ACLR
resetn => fft_in[8][23].ACLR
resetn => fft_in[8][24].ACLR
resetn => fft_in[8][25].ACLR
resetn => fft_in[8][26].ACLR
resetn => fft_in[8][27].ACLR
resetn => fft_in[8][28].ACLR
resetn => fft_in[8][29].ACLR
resetn => fft_in[8][30].ACLR
resetn => fft_in[8][31].ACLR
resetn => fft_in[7][0].ACLR
resetn => fft_in[7][1].ACLR
resetn => fft_in[7][2].ACLR
resetn => fft_in[7][3].ACLR
resetn => fft_in[7][4].ACLR
resetn => fft_in[7][5].ACLR
resetn => fft_in[7][6].ACLR
resetn => fft_in[7][7].ACLR
resetn => fft_in[7][8].ACLR
resetn => fft_in[7][9].ACLR
resetn => fft_in[7][10].ACLR
resetn => fft_in[7][11].ACLR
resetn => fft_in[7][12].ACLR
resetn => fft_in[7][13].ACLR
resetn => fft_in[7][14].ACLR
resetn => fft_in[7][15].ACLR
resetn => fft_in[7][16].ACLR
resetn => fft_in[7][17].ACLR
resetn => fft_in[7][18].ACLR
resetn => fft_in[7][19].ACLR
resetn => fft_in[7][20].ACLR
resetn => fft_in[7][21].ACLR
resetn => fft_in[7][22].ACLR
resetn => fft_in[7][23].ACLR
resetn => fft_in[7][24].ACLR
resetn => fft_in[7][25].ACLR
resetn => fft_in[7][26].ACLR
resetn => fft_in[7][27].ACLR
resetn => fft_in[7][28].ACLR
resetn => fft_in[7][29].ACLR
resetn => fft_in[7][30].ACLR
resetn => fft_in[7][31].ACLR
resetn => fft_in[6][0].ACLR
resetn => fft_in[6][1].ACLR
resetn => fft_in[6][2].ACLR
resetn => fft_in[6][3].ACLR
resetn => fft_in[6][4].ACLR
resetn => fft_in[6][5].ACLR
resetn => fft_in[6][6].ACLR
resetn => fft_in[6][7].ACLR
resetn => fft_in[6][8].ACLR
resetn => fft_in[6][9].ACLR
resetn => fft_in[6][10].ACLR
resetn => fft_in[6][11].ACLR
resetn => fft_in[6][12].ACLR
resetn => fft_in[6][13].ACLR
resetn => fft_in[6][14].ACLR
resetn => fft_in[6][15].ACLR
resetn => fft_in[6][16].ACLR
resetn => fft_in[6][17].ACLR
resetn => fft_in[6][18].ACLR
resetn => fft_in[6][19].ACLR
resetn => fft_in[6][20].ACLR
resetn => fft_in[6][21].ACLR
resetn => fft_in[6][22].ACLR
resetn => fft_in[6][23].ACLR
resetn => fft_in[6][24].ACLR
resetn => fft_in[6][25].ACLR
resetn => fft_in[6][26].ACLR
resetn => fft_in[6][27].ACLR
resetn => fft_in[6][28].ACLR
resetn => fft_in[6][29].ACLR
resetn => fft_in[6][30].ACLR
resetn => fft_in[6][31].ACLR
resetn => fft_in[5][0].ACLR
resetn => fft_in[5][1].ACLR
resetn => fft_in[5][2].ACLR
resetn => fft_in[5][3].ACLR
resetn => fft_in[5][4].ACLR
resetn => fft_in[5][5].ACLR
resetn => fft_in[5][6].ACLR
resetn => fft_in[5][7].ACLR
resetn => fft_in[5][8].ACLR
resetn => fft_in[5][9].ACLR
resetn => fft_in[5][10].ACLR
resetn => fft_in[5][11].ACLR
resetn => fft_in[5][12].ACLR
resetn => fft_in[5][13].ACLR
resetn => fft_in[5][14].ACLR
resetn => fft_in[5][15].ACLR
resetn => fft_in[5][16].ACLR
resetn => fft_in[5][17].ACLR
resetn => fft_in[5][18].ACLR
resetn => fft_in[5][19].ACLR
resetn => fft_in[5][20].ACLR
resetn => fft_in[5][21].ACLR
resetn => fft_in[5][22].ACLR
resetn => fft_in[5][23].ACLR
resetn => fft_in[5][24].ACLR
resetn => fft_in[5][25].ACLR
resetn => fft_in[5][26].ACLR
resetn => fft_in[5][27].ACLR
resetn => fft_in[5][28].ACLR
resetn => fft_in[5][29].ACLR
resetn => fft_in[5][30].ACLR
resetn => fft_in[5][31].ACLR
resetn => fft_in[4][0].ACLR
resetn => fft_in[4][1].ACLR
resetn => fft_in[4][2].ACLR
resetn => fft_in[4][3].ACLR
resetn => fft_in[4][4].ACLR
resetn => fft_in[4][5].ACLR
resetn => fft_in[4][6].ACLR
resetn => fft_in[4][7].ACLR
resetn => fft_in[4][8].ACLR
resetn => fft_in[4][9].ACLR
resetn => fft_in[4][10].ACLR
resetn => fft_in[4][11].ACLR
resetn => fft_in[4][12].ACLR
resetn => fft_in[4][13].ACLR
resetn => fft_in[4][14].ACLR
resetn => fft_in[4][15].ACLR
resetn => fft_in[4][16].ACLR
resetn => fft_in[4][17].ACLR
resetn => fft_in[4][18].ACLR
resetn => fft_in[4][19].ACLR
resetn => fft_in[4][20].ACLR
resetn => fft_in[4][21].ACLR
resetn => fft_in[4][22].ACLR
resetn => fft_in[4][23].ACLR
resetn => fft_in[4][24].ACLR
resetn => fft_in[4][25].ACLR
resetn => fft_in[4][26].ACLR
resetn => fft_in[4][27].ACLR
resetn => fft_in[4][28].ACLR
resetn => fft_in[4][29].ACLR
resetn => fft_in[4][30].ACLR
resetn => fft_in[4][31].ACLR
resetn => fft_in[3][0].ACLR
resetn => fft_in[3][1].ACLR
resetn => fft_in[3][2].ACLR
resetn => fft_in[3][3].ACLR
resetn => fft_in[3][4].ACLR
resetn => fft_in[3][5].ACLR
resetn => fft_in[3][6].ACLR
resetn => fft_in[3][7].ACLR
resetn => fft_in[3][8].ACLR
resetn => fft_in[3][9].ACLR
resetn => fft_in[3][10].ACLR
resetn => fft_in[3][11].ACLR
resetn => fft_in[3][12].ACLR
resetn => fft_in[3][13].ACLR
resetn => fft_in[3][14].ACLR
resetn => fft_in[3][15].ACLR
resetn => fft_in[3][16].ACLR
resetn => fft_in[3][17].ACLR
resetn => fft_in[3][18].ACLR
resetn => fft_in[3][19].ACLR
resetn => fft_in[3][20].ACLR
resetn => fft_in[3][21].ACLR
resetn => fft_in[3][22].ACLR
resetn => fft_in[3][23].ACLR
resetn => fft_in[3][24].ACLR
resetn => fft_in[3][25].ACLR
resetn => fft_in[3][26].ACLR
resetn => fft_in[3][27].ACLR
resetn => fft_in[3][28].ACLR
resetn => fft_in[3][29].ACLR
resetn => fft_in[3][30].ACLR
resetn => fft_in[3][31].ACLR
resetn => fft_in[2][0].ACLR
resetn => fft_in[2][1].ACLR
resetn => fft_in[2][2].ACLR
resetn => fft_in[2][3].ACLR
resetn => fft_in[2][4].ACLR
resetn => fft_in[2][5].ACLR
resetn => fft_in[2][6].ACLR
resetn => fft_in[2][7].ACLR
resetn => fft_in[2][8].ACLR
resetn => fft_in[2][9].ACLR
resetn => fft_in[2][10].ACLR
resetn => fft_in[2][11].ACLR
resetn => fft_in[2][12].ACLR
resetn => fft_in[2][13].ACLR
resetn => fft_in[2][14].ACLR
resetn => fft_in[2][15].ACLR
resetn => fft_in[2][16].ACLR
resetn => fft_in[2][17].ACLR
resetn => fft_in[2][18].ACLR
resetn => fft_in[2][19].ACLR
resetn => fft_in[2][20].ACLR
resetn => fft_in[2][21].ACLR
resetn => fft_in[2][22].ACLR
resetn => fft_in[2][23].ACLR
resetn => fft_in[2][24].ACLR
resetn => fft_in[2][25].ACLR
resetn => fft_in[2][26].ACLR
resetn => fft_in[2][27].ACLR
resetn => fft_in[2][28].ACLR
resetn => fft_in[2][29].ACLR
resetn => fft_in[2][30].ACLR
resetn => fft_in[2][31].ACLR
resetn => fft_in[1][0].ACLR
resetn => fft_in[1][1].ACLR
resetn => fft_in[1][2].ACLR
resetn => fft_in[1][3].ACLR
resetn => fft_in[1][4].ACLR
resetn => fft_in[1][5].ACLR
resetn => fft_in[1][6].ACLR
resetn => fft_in[1][7].ACLR
resetn => fft_in[1][8].ACLR
resetn => fft_in[1][9].ACLR
resetn => fft_in[1][10].ACLR
resetn => fft_in[1][11].ACLR
resetn => fft_in[1][12].ACLR
resetn => fft_in[1][13].ACLR
resetn => fft_in[1][14].ACLR
resetn => fft_in[1][15].ACLR
resetn => fft_in[1][16].ACLR
resetn => fft_in[1][17].ACLR
resetn => fft_in[1][18].ACLR
resetn => fft_in[1][19].ACLR
resetn => fft_in[1][20].ACLR
resetn => fft_in[1][21].ACLR
resetn => fft_in[1][22].ACLR
resetn => fft_in[1][23].ACLR
resetn => fft_in[1][24].ACLR
resetn => fft_in[1][25].ACLR
resetn => fft_in[1][26].ACLR
resetn => fft_in[1][27].ACLR
resetn => fft_in[1][28].ACLR
resetn => fft_in[1][29].ACLR
resetn => fft_in[1][30].ACLR
resetn => fft_in[1][31].ACLR
resetn => fft_in[0][0].ACLR
resetn => fft_in[0][1].ACLR
resetn => fft_in[0][2].ACLR
resetn => fft_in[0][3].ACLR
resetn => fft_in[0][4].ACLR
resetn => fft_in[0][5].ACLR
resetn => fft_in[0][6].ACLR
resetn => fft_in[0][7].ACLR
resetn => fft_in[0][8].ACLR
resetn => fft_in[0][9].ACLR
resetn => fft_in[0][10].ACLR
resetn => fft_in[0][11].ACLR
resetn => fft_in[0][12].ACLR
resetn => fft_in[0][13].ACLR
resetn => fft_in[0][14].ACLR
resetn => fft_in[0][15].ACLR
resetn => fft_in[0][16].ACLR
resetn => fft_in[0][17].ACLR
resetn => fft_in[0][18].ACLR
resetn => fft_in[0][19].ACLR
resetn => fft_in[0][20].ACLR
resetn => fft_in[0][21].ACLR
resetn => fft_in[0][22].ACLR
resetn => fft_in[0][23].ACLR
resetn => fft_in[0][24].ACLR
resetn => fft_in[0][25].ACLR
resetn => fft_in[0][26].ACLR
resetn => fft_in[0][27].ACLR
resetn => fft_in[0][28].ACLR
resetn => fft_in[0][29].ACLR
resetn => fft_in[0][30].ACLR
resetn => fft_in[0][31].ACLR
resetn => data_out[0]~reg0.ENA
resetn => fft_out[16][31].ENA
resetn => fft_out[16][30].ENA
resetn => fft_out[16][29].ENA
resetn => fft_out[16][28].ENA
resetn => fft_out[16][27].ENA
resetn => fft_out[16][26].ENA
resetn => fft_out[16][25].ENA
resetn => fft_out[16][24].ENA
resetn => fft_out[16][23].ENA
resetn => fft_out[16][22].ENA
resetn => fft_out[16][21].ENA
resetn => fft_out[16][20].ENA
resetn => fft_out[16][19].ENA
resetn => fft_out[16][18].ENA
resetn => fft_out[16][17].ENA
resetn => fft_out[16][16].ENA
resetn => fft_out[16][15].ENA
resetn => fft_out[16][14].ENA
resetn => fft_out[16][13].ENA
resetn => fft_out[16][12].ENA
resetn => fft_out[16][11].ENA
resetn => fft_out[16][10].ENA
resetn => fft_out[16][9].ENA
resetn => fft_out[16][8].ENA
resetn => fft_out[16][7].ENA
resetn => fft_out[16][6].ENA
resetn => fft_out[16][5].ENA
resetn => fft_out[16][4].ENA
resetn => fft_out[16][3].ENA
resetn => fft_out[16][2].ENA
resetn => fft_out[16][1].ENA
resetn => fft_out[16][0].ENA
resetn => fft_out[17][31].ENA
resetn => fft_out[17][30].ENA
resetn => fft_out[17][29].ENA
resetn => fft_out[17][28].ENA
resetn => fft_out[17][27].ENA
resetn => fft_out[17][26].ENA
resetn => fft_out[17][25].ENA
resetn => fft_out[17][24].ENA
resetn => fft_out[17][23].ENA
resetn => fft_out[17][22].ENA
resetn => fft_out[17][21].ENA
resetn => fft_out[17][20].ENA
resetn => fft_out[17][19].ENA
resetn => fft_out[17][18].ENA
resetn => fft_out[17][17].ENA
resetn => fft_out[17][16].ENA
resetn => fft_out[17][15].ENA
resetn => fft_out[17][14].ENA
resetn => fft_out[17][13].ENA
resetn => fft_out[17][12].ENA
resetn => fft_out[17][11].ENA
resetn => fft_out[17][10].ENA
resetn => fft_out[17][9].ENA
resetn => fft_out[17][8].ENA
resetn => fft_out[17][7].ENA
resetn => fft_out[17][6].ENA
resetn => fft_out[17][5].ENA
resetn => fft_out[17][4].ENA
resetn => fft_out[17][3].ENA
resetn => fft_out[17][2].ENA
resetn => fft_out[17][1].ENA
resetn => fft_out[17][0].ENA
resetn => fft_out[18][31].ENA
resetn => fft_out[18][30].ENA
resetn => fft_out[18][29].ENA
resetn => fft_out[18][28].ENA
resetn => fft_out[18][27].ENA
resetn => fft_out[18][26].ENA
resetn => fft_out[18][25].ENA
resetn => fft_out[18][24].ENA
resetn => fft_out[18][23].ENA
resetn => fft_out[18][22].ENA
resetn => fft_out[18][21].ENA
resetn => fft_out[18][20].ENA
resetn => fft_out[18][19].ENA
resetn => fft_out[18][18].ENA
resetn => fft_out[18][17].ENA
resetn => fft_out[18][16].ENA
resetn => fft_out[18][15].ENA
resetn => fft_out[18][14].ENA
resetn => fft_out[18][13].ENA
resetn => fft_out[18][12].ENA
resetn => fft_out[18][11].ENA
resetn => fft_out[18][10].ENA
resetn => fft_out[18][9].ENA
resetn => fft_out[18][8].ENA
resetn => fft_out[18][7].ENA
resetn => fft_out[18][6].ENA
resetn => fft_out[18][5].ENA
resetn => fft_out[18][4].ENA
resetn => fft_out[18][3].ENA
resetn => fft_out[18][2].ENA
resetn => fft_out[18][1].ENA
resetn => fft_out[18][0].ENA
resetn => fft_out[19][31].ENA
resetn => fft_out[19][30].ENA
resetn => fft_out[19][29].ENA
resetn => fft_out[19][28].ENA
resetn => fft_out[19][27].ENA
resetn => fft_out[19][26].ENA
resetn => fft_out[19][25].ENA
resetn => fft_out[19][24].ENA
resetn => fft_out[19][23].ENA
resetn => fft_out[19][22].ENA
resetn => fft_out[19][21].ENA
resetn => fft_out[19][20].ENA
resetn => fft_out[19][19].ENA
resetn => fft_out[19][18].ENA
resetn => fft_out[19][17].ENA
resetn => fft_out[19][16].ENA
resetn => fft_out[19][15].ENA
resetn => fft_out[19][14].ENA
resetn => fft_out[19][13].ENA
resetn => fft_out[19][12].ENA
resetn => fft_out[19][11].ENA
resetn => fft_out[19][10].ENA
resetn => fft_out[19][9].ENA
resetn => fft_out[19][8].ENA
resetn => fft_out[19][7].ENA
resetn => fft_out[19][6].ENA
resetn => fft_out[19][5].ENA
resetn => fft_out[19][4].ENA
resetn => fft_out[19][3].ENA
resetn => fft_out[19][2].ENA
resetn => fft_out[19][1].ENA
resetn => fft_out[19][0].ENA
resetn => fft_out[20][31].ENA
resetn => fft_out[20][30].ENA
resetn => fft_out[20][29].ENA
resetn => fft_out[20][28].ENA
resetn => fft_out[20][27].ENA
resetn => fft_out[20][26].ENA
resetn => fft_out[20][25].ENA
resetn => fft_out[20][24].ENA
resetn => fft_out[20][23].ENA
resetn => fft_out[20][22].ENA
resetn => fft_out[20][21].ENA
resetn => fft_out[20][20].ENA
resetn => fft_out[20][19].ENA
resetn => fft_out[20][18].ENA
resetn => fft_out[20][17].ENA
resetn => fft_out[20][16].ENA
resetn => fft_out[20][15].ENA
resetn => fft_out[20][14].ENA
resetn => fft_out[20][13].ENA
resetn => fft_out[20][12].ENA
resetn => fft_out[20][11].ENA
resetn => fft_out[20][10].ENA
resetn => fft_out[20][9].ENA
resetn => fft_out[20][8].ENA
resetn => fft_out[20][7].ENA
resetn => fft_out[20][6].ENA
resetn => fft_out[20][5].ENA
resetn => fft_out[20][4].ENA
resetn => fft_out[20][3].ENA
resetn => fft_out[20][2].ENA
resetn => fft_out[20][1].ENA
resetn => fft_out[20][0].ENA
resetn => fft_out[21][31].ENA
resetn => fft_out[21][30].ENA
resetn => fft_out[21][29].ENA
resetn => fft_out[21][28].ENA
resetn => fft_out[21][27].ENA
resetn => fft_out[21][26].ENA
resetn => fft_out[21][25].ENA
resetn => fft_out[21][24].ENA
resetn => fft_out[21][23].ENA
resetn => fft_out[21][22].ENA
resetn => fft_out[21][21].ENA
resetn => fft_out[21][20].ENA
resetn => fft_out[21][19].ENA
resetn => fft_out[21][18].ENA
resetn => fft_out[21][17].ENA
resetn => fft_out[21][16].ENA
resetn => fft_out[21][15].ENA
resetn => fft_out[21][14].ENA
resetn => fft_out[21][13].ENA
resetn => fft_out[21][12].ENA
resetn => fft_out[21][11].ENA
resetn => fft_out[21][10].ENA
resetn => fft_out[21][9].ENA
resetn => fft_out[21][8].ENA
resetn => fft_out[21][7].ENA
resetn => fft_out[21][6].ENA
resetn => fft_out[21][5].ENA
resetn => fft_out[21][4].ENA
resetn => fft_out[21][3].ENA
resetn => fft_out[21][2].ENA
resetn => fft_out[21][1].ENA
resetn => fft_out[21][0].ENA
resetn => fft_out[22][31].ENA
resetn => fft_out[22][30].ENA
resetn => fft_out[22][29].ENA
resetn => fft_out[22][28].ENA
resetn => fft_out[22][27].ENA
resetn => fft_out[22][26].ENA
resetn => fft_out[22][25].ENA
resetn => fft_out[22][24].ENA
resetn => fft_out[22][23].ENA
resetn => fft_out[22][22].ENA
resetn => fft_out[22][21].ENA
resetn => fft_out[22][20].ENA
resetn => fft_out[22][19].ENA
resetn => fft_out[22][18].ENA
resetn => fft_out[22][17].ENA
resetn => fft_out[22][16].ENA
resetn => fft_out[22][15].ENA
resetn => fft_out[22][14].ENA
resetn => fft_out[22][13].ENA
resetn => fft_out[22][12].ENA
resetn => fft_out[22][11].ENA
resetn => fft_out[22][10].ENA
resetn => fft_out[22][9].ENA
resetn => fft_out[22][8].ENA
resetn => fft_out[22][7].ENA
resetn => fft_out[22][6].ENA
resetn => fft_out[22][5].ENA
resetn => fft_out[22][4].ENA
resetn => fft_out[22][3].ENA
resetn => fft_out[22][2].ENA
resetn => fft_out[22][1].ENA
resetn => fft_out[22][0].ENA
resetn => fft_out[23][31].ENA
resetn => fft_out[23][30].ENA
resetn => fft_out[23][29].ENA
resetn => fft_out[23][28].ENA
resetn => fft_out[23][27].ENA
resetn => fft_out[23][26].ENA
resetn => fft_out[23][25].ENA
resetn => fft_out[23][24].ENA
resetn => fft_out[23][23].ENA
resetn => fft_out[23][22].ENA
resetn => fft_out[23][21].ENA
resetn => fft_out[23][20].ENA
resetn => fft_out[23][19].ENA
resetn => fft_out[23][18].ENA
resetn => fft_out[23][17].ENA
resetn => fft_out[23][16].ENA
resetn => fft_out[23][15].ENA
resetn => fft_out[23][14].ENA
resetn => fft_out[23][13].ENA
resetn => fft_out[23][12].ENA
resetn => fft_out[23][11].ENA
resetn => fft_out[23][10].ENA
resetn => fft_out[23][9].ENA
resetn => fft_out[23][8].ENA
resetn => fft_out[23][7].ENA
resetn => fft_out[23][6].ENA
resetn => fft_out[23][5].ENA
resetn => fft_out[23][4].ENA
resetn => fft_out[23][3].ENA
resetn => fft_out[23][2].ENA
resetn => fft_out[23][1].ENA
resetn => fft_out[23][0].ENA
resetn => fft_out[24][31].ENA
resetn => fft_out[24][30].ENA
resetn => fft_out[24][29].ENA
resetn => fft_out[24][28].ENA
resetn => fft_out[24][27].ENA
resetn => fft_out[24][26].ENA
resetn => fft_out[24][25].ENA
resetn => fft_out[24][24].ENA
resetn => fft_out[24][23].ENA
resetn => fft_out[24][22].ENA
resetn => fft_out[24][21].ENA
resetn => fft_out[24][20].ENA
resetn => fft_out[24][19].ENA
resetn => fft_out[24][18].ENA
resetn => fft_out[24][17].ENA
resetn => fft_out[24][16].ENA
resetn => fft_out[24][15].ENA
resetn => fft_out[24][14].ENA
resetn => fft_out[24][13].ENA
resetn => fft_out[24][12].ENA
resetn => fft_out[24][11].ENA
resetn => fft_out[24][10].ENA
resetn => fft_out[24][9].ENA
resetn => fft_out[24][8].ENA
resetn => fft_out[24][7].ENA
resetn => fft_out[24][6].ENA
resetn => fft_out[24][5].ENA
resetn => fft_out[24][4].ENA
resetn => fft_out[24][3].ENA
resetn => fft_out[24][2].ENA
resetn => fft_out[24][1].ENA
resetn => fft_out[24][0].ENA
resetn => fft_out[25][31].ENA
resetn => fft_out[25][30].ENA
resetn => fft_out[25][29].ENA
resetn => fft_out[25][28].ENA
resetn => fft_out[25][27].ENA
resetn => fft_out[25][26].ENA
resetn => fft_out[25][25].ENA
resetn => fft_out[25][24].ENA
resetn => fft_out[25][23].ENA
resetn => fft_out[25][22].ENA
resetn => fft_out[25][21].ENA
resetn => fft_out[25][20].ENA
resetn => fft_out[25][19].ENA
resetn => fft_out[25][18].ENA
resetn => fft_out[25][17].ENA
resetn => fft_out[25][16].ENA
resetn => fft_out[25][15].ENA
resetn => fft_out[25][14].ENA
resetn => fft_out[25][13].ENA
resetn => fft_out[25][12].ENA
resetn => fft_out[25][11].ENA
resetn => fft_out[25][10].ENA
resetn => fft_out[25][9].ENA
resetn => fft_out[25][8].ENA
resetn => fft_out[25][7].ENA
resetn => fft_out[25][6].ENA
resetn => fft_out[25][5].ENA
resetn => fft_out[25][4].ENA
resetn => fft_out[25][3].ENA
resetn => fft_out[25][2].ENA
resetn => fft_out[25][1].ENA
resetn => fft_out[25][0].ENA
resetn => fft_out[26][31].ENA
resetn => fft_out[26][30].ENA
resetn => fft_out[26][29].ENA
resetn => fft_out[26][28].ENA
resetn => fft_out[26][27].ENA
resetn => fft_out[26][26].ENA
resetn => fft_out[26][25].ENA
resetn => fft_out[26][24].ENA
resetn => fft_out[26][23].ENA
resetn => fft_out[26][22].ENA
resetn => fft_out[26][21].ENA
resetn => fft_out[26][20].ENA
resetn => fft_out[26][19].ENA
resetn => fft_out[26][18].ENA
resetn => fft_out[26][17].ENA
resetn => fft_out[26][16].ENA
resetn => fft_out[26][15].ENA
resetn => fft_out[26][14].ENA
resetn => fft_out[26][13].ENA
resetn => fft_out[26][12].ENA
resetn => fft_out[26][11].ENA
resetn => fft_out[26][10].ENA
resetn => fft_out[26][9].ENA
resetn => fft_out[26][8].ENA
resetn => fft_out[26][7].ENA
resetn => fft_out[26][6].ENA
resetn => fft_out[26][5].ENA
resetn => fft_out[26][4].ENA
resetn => fft_out[26][3].ENA
resetn => fft_out[26][2].ENA
resetn => fft_out[26][1].ENA
resetn => fft_out[26][0].ENA
resetn => fft_out[27][31].ENA
resetn => fft_out[27][30].ENA
resetn => fft_out[27][29].ENA
resetn => fft_out[27][28].ENA
resetn => fft_out[27][27].ENA
resetn => fft_out[27][26].ENA
resetn => fft_out[27][25].ENA
resetn => fft_out[27][24].ENA
resetn => fft_out[27][23].ENA
resetn => fft_out[27][22].ENA
resetn => fft_out[27][21].ENA
resetn => fft_out[27][20].ENA
resetn => fft_out[27][19].ENA
resetn => fft_out[27][18].ENA
resetn => fft_out[27][17].ENA
resetn => fft_out[27][16].ENA
resetn => fft_out[27][15].ENA
resetn => fft_out[27][14].ENA
resetn => fft_out[27][13].ENA
resetn => fft_out[27][12].ENA
resetn => fft_out[27][11].ENA
resetn => fft_out[27][10].ENA
resetn => fft_out[27][9].ENA
resetn => fft_out[27][8].ENA
resetn => fft_out[27][7].ENA
resetn => fft_out[27][6].ENA
resetn => fft_out[27][5].ENA
resetn => fft_out[27][4].ENA
resetn => fft_out[27][3].ENA
resetn => fft_out[27][2].ENA
resetn => fft_out[27][1].ENA
resetn => fft_out[27][0].ENA
resetn => fft_out[28][31].ENA
resetn => fft_out[28][30].ENA
resetn => fft_out[28][29].ENA
resetn => fft_out[28][28].ENA
resetn => fft_out[28][27].ENA
resetn => fft_out[28][26].ENA
resetn => fft_out[28][25].ENA
resetn => fft_out[28][24].ENA
resetn => fft_out[28][23].ENA
resetn => fft_out[28][22].ENA
resetn => fft_out[28][21].ENA
resetn => fft_out[28][20].ENA
resetn => fft_out[28][19].ENA
resetn => fft_out[28][18].ENA
resetn => fft_out[28][17].ENA
resetn => fft_out[28][16].ENA
resetn => fft_out[28][15].ENA
resetn => fft_out[28][14].ENA
resetn => fft_out[28][13].ENA
resetn => fft_out[28][12].ENA
resetn => fft_out[28][11].ENA
resetn => fft_out[28][10].ENA
resetn => fft_out[28][9].ENA
resetn => fft_out[28][8].ENA
resetn => fft_out[28][7].ENA
resetn => fft_out[28][6].ENA
resetn => fft_out[28][5].ENA
resetn => fft_out[28][4].ENA
resetn => fft_out[28][3].ENA
resetn => fft_out[28][2].ENA
resetn => fft_out[28][1].ENA
resetn => fft_out[28][0].ENA
resetn => fft_out[29][31].ENA
resetn => fft_out[29][30].ENA
resetn => fft_out[29][29].ENA
resetn => fft_out[29][28].ENA
resetn => fft_out[29][27].ENA
resetn => fft_out[29][26].ENA
resetn => fft_out[29][25].ENA
resetn => fft_out[29][24].ENA
resetn => fft_out[29][23].ENA
resetn => fft_out[29][22].ENA
resetn => fft_out[29][21].ENA
resetn => fft_out[29][20].ENA
resetn => fft_out[29][19].ENA
resetn => fft_out[29][18].ENA
resetn => fft_out[29][17].ENA
resetn => fft_out[29][16].ENA
resetn => fft_out[29][15].ENA
resetn => fft_out[29][14].ENA
resetn => fft_out[29][13].ENA
resetn => fft_out[29][12].ENA
resetn => fft_out[29][11].ENA
resetn => fft_out[29][10].ENA
resetn => fft_out[29][9].ENA
resetn => fft_out[29][8].ENA
resetn => fft_out[29][7].ENA
resetn => fft_out[29][6].ENA
resetn => fft_out[29][5].ENA
resetn => fft_out[29][4].ENA
resetn => fft_out[29][3].ENA
resetn => fft_out[29][2].ENA
resetn => fft_out[29][1].ENA
resetn => fft_out[29][0].ENA
resetn => fft_out[30][31].ENA
resetn => fft_out[30][30].ENA
resetn => fft_out[30][29].ENA
resetn => fft_out[30][28].ENA
resetn => fft_out[30][27].ENA
resetn => fft_out[30][26].ENA
resetn => fft_out[30][25].ENA
resetn => fft_out[30][24].ENA
resetn => fft_out[30][23].ENA
resetn => fft_out[30][22].ENA
resetn => fft_out[30][21].ENA
resetn => fft_out[30][20].ENA
resetn => fft_out[30][19].ENA
resetn => fft_out[30][18].ENA
resetn => fft_out[30][17].ENA
resetn => fft_out[30][16].ENA
resetn => fft_out[30][15].ENA
resetn => fft_out[30][14].ENA
resetn => fft_out[30][13].ENA
resetn => fft_out[30][12].ENA
resetn => fft_out[30][11].ENA
resetn => fft_out[30][10].ENA
resetn => fft_out[30][9].ENA
resetn => fft_out[30][8].ENA
resetn => fft_out[30][7].ENA
resetn => fft_out[30][6].ENA
resetn => fft_out[30][5].ENA
resetn => fft_out[30][4].ENA
resetn => fft_out[30][3].ENA
resetn => fft_out[30][2].ENA
resetn => fft_out[30][1].ENA
resetn => fft_out[30][0].ENA
resetn => fft_out[31][31].ENA
resetn => fft_out[31][30].ENA
resetn => fft_out[31][29].ENA
resetn => fft_out[31][28].ENA
resetn => fft_out[31][27].ENA
resetn => fft_out[31][26].ENA
resetn => fft_out[31][25].ENA
resetn => fft_out[31][24].ENA
resetn => fft_out[31][23].ENA
resetn => fft_out[31][22].ENA
resetn => fft_out[31][21].ENA
resetn => fft_out[31][20].ENA
resetn => fft_out[31][19].ENA
resetn => fft_out[31][18].ENA
resetn => fft_out[31][17].ENA
resetn => fft_out[31][16].ENA
resetn => fft_out[31][15].ENA
resetn => fft_out[31][14].ENA
resetn => fft_out[31][13].ENA
resetn => fft_out[31][12].ENA
resetn => fft_out[31][11].ENA
resetn => fft_out[31][10].ENA
resetn => fft_out[31][9].ENA
resetn => fft_out[31][8].ENA
resetn => fft_out[31][7].ENA
resetn => fft_out[31][6].ENA
resetn => fft_out[31][5].ENA
resetn => fft_out[31][4].ENA
resetn => fft_out[31][3].ENA
resetn => fft_out[31][2].ENA
resetn => fft_out[31][1].ENA
resetn => fft_out[31][0].ENA
resetn => data_out[31]~reg0.ENA
resetn => data_out[30]~reg0.ENA
resetn => data_out[29]~reg0.ENA
resetn => data_out[28]~reg0.ENA
resetn => data_out[27]~reg0.ENA
resetn => data_out[26]~reg0.ENA
resetn => data_out[25]~reg0.ENA
resetn => data_out[24]~reg0.ENA
resetn => data_out[23]~reg0.ENA
resetn => data_out[22]~reg0.ENA
resetn => data_out[21]~reg0.ENA
resetn => data_out[20]~reg0.ENA
resetn => data_out[19]~reg0.ENA
resetn => data_out[18]~reg0.ENA
resetn => data_out[17]~reg0.ENA
resetn => data_out[16]~reg0.ENA
resetn => data_out[15]~reg0.ENA
resetn => data_out[14]~reg0.ENA
resetn => data_out[13]~reg0.ENA
resetn => data_out[12]~reg0.ENA
resetn => data_out[11]~reg0.ENA
resetn => data_out[10]~reg0.ENA
resetn => data_out[9]~reg0.ENA
resetn => data_out[8]~reg0.ENA
resetn => data_out[7]~reg0.ENA
resetn => data_out[6]~reg0.ENA
resetn => data_out[5]~reg0.ENA
resetn => data_out[4]~reg0.ENA
resetn => data_out[3]~reg0.ENA
resetn => data_out[2]~reg0.ENA
resetn => data_out[1]~reg0.ENA
addr_in[0] => Equal0.IN7
addr_in[0] => Equal1.IN7
addr_in[0] => Equal2.IN7
addr_in[1] => Equal0.IN6
addr_in[1] => Equal1.IN6
addr_in[1] => Equal2.IN6
addr_in[2] => Equal0.IN5
addr_in[2] => Equal1.IN5
addr_in[2] => Equal2.IN0
addr_in[3] => Equal0.IN4
addr_in[3] => Equal1.IN0
addr_in[3] => Equal2.IN5
addr_in[4] => Equal0.IN3
addr_in[4] => Equal1.IN4
addr_in[4] => Equal2.IN4
addr_in[5] => Equal0.IN2
addr_in[5] => Equal1.IN3
addr_in[5] => Equal2.IN3
addr_in[6] => Equal0.IN1
addr_in[6] => Equal1.IN2
addr_in[6] => Equal2.IN2
addr_in[7] => Equal0.IN0
addr_in[7] => Equal1.IN1
addr_in[7] => Equal2.IN1
mr => sr_seq.IN1
mw => sr_seq.IN1
mw => sr_seq.IN1
data_in[0] => fft_in[15][0].DATAIN
data_in[1] => fft_in[15][1].DATAIN
data_in[2] => fft_in[15][2].DATAIN
data_in[3] => fft_in[15][3].DATAIN
data_in[4] => fft_in[15][4].DATAIN
data_in[5] => fft_in[15][5].DATAIN
data_in[6] => fft_in[15][6].DATAIN
data_in[7] => fft_in[15][7].DATAIN
data_in[8] => fft_in[15][8].DATAIN
data_in[9] => fft_in[15][9].DATAIN
data_in[10] => fft_in[15][10].DATAIN
data_in[11] => fft_in[15][11].DATAIN
data_in[12] => fft_in[15][12].DATAIN
data_in[13] => fft_in[15][13].DATAIN
data_in[14] => fft_in[15][14].DATAIN
data_in[15] => fft_in[15][15].DATAIN
data_in[16] => fft_in[15][16].DATAIN
data_in[17] => fft_in[15][17].DATAIN
data_in[18] => fft_in[15][18].DATAIN
data_in[19] => fft_in[15][19].DATAIN
data_in[20] => fft_in[15][20].DATAIN
data_in[21] => fft_in[15][21].DATAIN
data_in[22] => fft_in[15][22].DATAIN
data_in[23] => fft_in[15][23].DATAIN
data_in[24] => fft_in[15][24].DATAIN
data_in[25] => fft_in[15][25].DATAIN
data_in[26] => fft_in[15][26].DATAIN
data_in[27] => fft_in[15][27].DATAIN
data_in[28] => fft_in[15][28].DATAIN
data_in[29] => fft_in[15][29].DATAIN
data_in[30] => fft_in[15][30].DATAIN
data_in[31] => fft_in[15][31].DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|fft_core:my_fft|butterfly:fft_0_1
A.Im[0] => ~NO_FANOUT~
A.Im[1] => Add3.IN64
A.Im[1] => Add5.IN64
A.Im[2] => Add3.IN63
A.Im[2] => Add5.IN63
A.Im[3] => Add3.IN62
A.Im[3] => Add5.IN62
A.Im[4] => Add3.IN61
A.Im[4] => Add5.IN61
A.Im[5] => Add3.IN60
A.Im[5] => Add5.IN60
A.Im[6] => Add3.IN59
A.Im[6] => Add5.IN59
A.Im[7] => Add3.IN58
A.Im[7] => Add5.IN58
A.Im[8] => Add3.IN57
A.Im[8] => Add5.IN57
A.Im[9] => Add3.IN56
A.Im[9] => Add5.IN56
A.Im[10] => Add3.IN55
A.Im[10] => Add5.IN55
A.Im[11] => Add3.IN54
A.Im[11] => Add5.IN54
A.Im[12] => Add3.IN53
A.Im[12] => Add5.IN53
A.Im[13] => Add3.IN52
A.Im[13] => Add5.IN52
A.Im[14] => Add3.IN51
A.Im[14] => Add5.IN51
A.Im[15] => Add3.IN50
A.Im[15] => Add5.IN50
A.Im[16] => Add3.IN49
A.Im[16] => Add5.IN49
A.Im[17] => Add3.IN48
A.Im[17] => Add5.IN48
A.Im[18] => Add3.IN47
A.Im[18] => Add5.IN47
A.Im[19] => Add3.IN46
A.Im[19] => Add5.IN46
A.Im[20] => Add3.IN45
A.Im[20] => Add5.IN45
A.Im[21] => Add3.IN44
A.Im[21] => Add5.IN44
A.Im[22] => Add3.IN43
A.Im[22] => Add5.IN43
A.Im[23] => Add3.IN42
A.Im[23] => Add5.IN42
A.Im[24] => Add3.IN41
A.Im[24] => Add5.IN41
A.Im[25] => Add3.IN40
A.Im[25] => Add5.IN40
A.Im[26] => Add3.IN39
A.Im[26] => Add5.IN39
A.Im[27] => Add3.IN38
A.Im[27] => Add5.IN38
A.Im[28] => Add3.IN37
A.Im[28] => Add5.IN37
A.Im[29] => Add3.IN36
A.Im[29] => Add5.IN36
A.Im[30] => Add3.IN35
A.Im[30] => Add5.IN35
A.Im[31] => Add3.IN33
A.Im[31] => Add5.IN33
A.Im[31] => Add3.IN34
A.Im[31] => Add5.IN34
A.Re[0] => ~NO_FANOUT~
A.Re[1] => Add2.IN64
A.Re[1] => Add4.IN64
A.Re[2] => Add2.IN63
A.Re[2] => Add4.IN63
A.Re[3] => Add2.IN62
A.Re[3] => Add4.IN62
A.Re[4] => Add2.IN61
A.Re[4] => Add4.IN61
A.Re[5] => Add2.IN60
A.Re[5] => Add4.IN60
A.Re[6] => Add2.IN59
A.Re[6] => Add4.IN59
A.Re[7] => Add2.IN58
A.Re[7] => Add4.IN58
A.Re[8] => Add2.IN57
A.Re[8] => Add4.IN57
A.Re[9] => Add2.IN56
A.Re[9] => Add4.IN56
A.Re[10] => Add2.IN55
A.Re[10] => Add4.IN55
A.Re[11] => Add2.IN54
A.Re[11] => Add4.IN54
A.Re[12] => Add2.IN53
A.Re[12] => Add4.IN53
A.Re[13] => Add2.IN52
A.Re[13] => Add4.IN52
A.Re[14] => Add2.IN51
A.Re[14] => Add4.IN51
A.Re[15] => Add2.IN50
A.Re[15] => Add4.IN50
A.Re[16] => Add2.IN49
A.Re[16] => Add4.IN49
A.Re[17] => Add2.IN48
A.Re[17] => Add4.IN48
A.Re[18] => Add2.IN47
A.Re[18] => Add4.IN47
A.Re[19] => Add2.IN46
A.Re[19] => Add4.IN46
A.Re[20] => Add2.IN45
A.Re[20] => Add4.IN45
A.Re[21] => Add2.IN44
A.Re[21] => Add4.IN44
A.Re[22] => Add2.IN43
A.Re[22] => Add4.IN43
A.Re[23] => Add2.IN42
A.Re[23] => Add4.IN42
A.Re[24] => Add2.IN41
A.Re[24] => Add4.IN41
A.Re[25] => Add2.IN40
A.Re[25] => Add4.IN40
A.Re[26] => Add2.IN39
A.Re[26] => Add4.IN39
A.Re[27] => Add2.IN38
A.Re[27] => Add4.IN38
A.Re[28] => Add2.IN37
A.Re[28] => Add4.IN37
A.Re[29] => Add2.IN36
A.Re[29] => Add4.IN36
A.Re[30] => Add2.IN35
A.Re[30] => Add4.IN35
A.Re[31] => Add2.IN33
A.Re[31] => Add4.IN33
A.Re[31] => Add2.IN34
A.Re[31] => Add4.IN34
B.Im[0] => ~NO_FANOUT~
B.Im[1] => ~NO_FANOUT~
B.Im[2] => ~NO_FANOUT~
B.Im[3] => ~NO_FANOUT~
B.Im[4] => ~NO_FANOUT~
B.Im[5] => ~NO_FANOUT~
B.Im[6] => ~NO_FANOUT~
B.Im[7] => ~NO_FANOUT~
B.Im[8] => ~NO_FANOUT~
B.Im[9] => ~NO_FANOUT~
B.Im[10] => ~NO_FANOUT~
B.Im[11] => ~NO_FANOUT~
B.Im[12] => ~NO_FANOUT~
B.Im[13] => ~NO_FANOUT~
B.Im[14] => ~NO_FANOUT~
B.Im[15] => Mult1.IN16
B.Im[15] => Mult2.IN16
B.Im[16] => Mult1.IN15
B.Im[16] => Mult2.IN15
B.Im[17] => Mult1.IN14
B.Im[17] => Mult2.IN14
B.Im[18] => Mult1.IN13
B.Im[18] => Mult2.IN13
B.Im[19] => Mult1.IN12
B.Im[19] => Mult2.IN12
B.Im[20] => Mult1.IN11
B.Im[20] => Mult2.IN11
B.Im[21] => Mult1.IN10
B.Im[21] => Mult2.IN10
B.Im[22] => Mult1.IN9
B.Im[22] => Mult2.IN9
B.Im[23] => Mult1.IN8
B.Im[23] => Mult2.IN8
B.Im[24] => Mult1.IN7
B.Im[24] => Mult2.IN7
B.Im[25] => Mult1.IN6
B.Im[25] => Mult2.IN6
B.Im[26] => Mult1.IN5
B.Im[26] => Mult2.IN5
B.Im[27] => Mult1.IN4
B.Im[27] => Mult2.IN4
B.Im[28] => Mult1.IN3
B.Im[28] => Mult2.IN3
B.Im[29] => Mult1.IN2
B.Im[29] => Mult2.IN2
B.Im[30] => Mult1.IN1
B.Im[30] => Mult2.IN1
B.Im[31] => Mult1.IN0
B.Im[31] => Mult2.IN0
B.Re[0] => ~NO_FANOUT~
B.Re[1] => ~NO_FANOUT~
B.Re[2] => ~NO_FANOUT~
B.Re[3] => ~NO_FANOUT~
B.Re[4] => ~NO_FANOUT~
B.Re[5] => ~NO_FANOUT~
B.Re[6] => ~NO_FANOUT~
B.Re[7] => ~NO_FANOUT~
B.Re[8] => ~NO_FANOUT~
B.Re[9] => ~NO_FANOUT~
B.Re[10] => ~NO_FANOUT~
B.Re[11] => ~NO_FANOUT~
B.Re[12] => ~NO_FANOUT~
B.Re[13] => ~NO_FANOUT~
B.Re[14] => ~NO_FANOUT~
B.Re[15] => Mult0.IN16
B.Re[15] => Mult3.IN16
B.Re[16] => Mult0.IN15
B.Re[16] => Mult3.IN15
B.Re[17] => Mult0.IN14
B.Re[17] => Mult3.IN14
B.Re[18] => Mult0.IN13
B.Re[18] => Mult3.IN13
B.Re[19] => Mult0.IN12
B.Re[19] => Mult3.IN12
B.Re[20] => Mult0.IN11
B.Re[20] => Mult3.IN11
B.Re[21] => Mult0.IN10
B.Re[21] => Mult3.IN10
B.Re[22] => Mult0.IN9
B.Re[22] => Mult3.IN9
B.Re[23] => Mult0.IN8
B.Re[23] => Mult3.IN8
B.Re[24] => Mult0.IN7
B.Re[24] => Mult3.IN7
B.Re[25] => Mult0.IN6
B.Re[25] => Mult3.IN6
B.Re[26] => Mult0.IN5
B.Re[26] => Mult3.IN5
B.Re[27] => Mult0.IN4
B.Re[27] => Mult3.IN4
B.Re[28] => Mult0.IN3
B.Re[28] => Mult3.IN3
B.Re[29] => Mult0.IN2
B.Re[29] => Mult3.IN2
B.Re[30] => Mult0.IN1
B.Re[30] => Mult3.IN1
B.Re[31] => Mult0.IN0
B.Re[31] => Mult3.IN0
w.Im[0] => ~NO_FANOUT~
w.Im[1] => ~NO_FANOUT~
w.Im[2] => ~NO_FANOUT~
w.Im[3] => ~NO_FANOUT~
w.Im[4] => ~NO_FANOUT~
w.Im[5] => ~NO_FANOUT~
w.Im[6] => ~NO_FANOUT~
w.Im[7] => ~NO_FANOUT~
w.Im[8] => ~NO_FANOUT~
w.Im[9] => ~NO_FANOUT~
w.Im[10] => ~NO_FANOUT~
w.Im[11] => ~NO_FANOUT~
w.Im[12] => ~NO_FANOUT~
w.Im[13] => ~NO_FANOUT~
w.Im[14] => ~NO_FANOUT~
w.Im[15] => ~NO_FANOUT~
w.Im[16] => Mult1.IN32
w.Im[16] => Mult3.IN32
w.Im[17] => Mult1.IN31
w.Im[17] => Mult3.IN31
w.Im[18] => Mult1.IN30
w.Im[18] => Mult3.IN30
w.Im[19] => Mult1.IN29
w.Im[19] => Mult3.IN29
w.Im[20] => Mult1.IN28
w.Im[20] => Mult3.IN28
w.Im[21] => Mult1.IN27
w.Im[21] => Mult3.IN27
w.Im[22] => Mult1.IN26
w.Im[22] => Mult3.IN26
w.Im[23] => Mult1.IN25
w.Im[23] => Mult3.IN25
w.Im[24] => Mult1.IN24
w.Im[24] => Mult3.IN24
w.Im[25] => Mult1.IN23
w.Im[25] => Mult3.IN23
w.Im[26] => Mult1.IN22
w.Im[26] => Mult3.IN22
w.Im[27] => Mult1.IN21
w.Im[27] => Mult3.IN21
w.Im[28] => Mult1.IN20
w.Im[28] => Mult3.IN20
w.Im[29] => Mult1.IN19
w.Im[29] => Mult3.IN19
w.Im[30] => Mult1.IN18
w.Im[30] => Mult3.IN18
w.Im[31] => Mult1.IN17
w.Im[31] => Mult3.IN17
w.Re[0] => ~NO_FANOUT~
w.Re[1] => ~NO_FANOUT~
w.Re[2] => ~NO_FANOUT~
w.Re[3] => ~NO_FANOUT~
w.Re[4] => ~NO_FANOUT~
w.Re[5] => ~NO_FANOUT~
w.Re[6] => ~NO_FANOUT~
w.Re[7] => ~NO_FANOUT~
w.Re[8] => ~NO_FANOUT~
w.Re[9] => ~NO_FANOUT~
w.Re[10] => ~NO_FANOUT~
w.Re[11] => ~NO_FANOUT~
w.Re[12] => ~NO_FANOUT~
w.Re[13] => ~NO_FANOUT~
w.Re[14] => ~NO_FANOUT~
w.Re[15] => ~NO_FANOUT~
w.Re[16] => Mult0.IN32
w.Re[16] => Mult2.IN32
w.Re[17] => Mult0.IN31
w.Re[17] => Mult2.IN31
w.Re[18] => Mult0.IN30
w.Re[18] => Mult2.IN30
w.Re[19] => Mult0.IN29
w.Re[19] => Mult2.IN29
w.Re[20] => Mult0.IN28
w.Re[20] => Mult2.IN28
w.Re[21] => Mult0.IN27
w.Re[21] => Mult2.IN27
w.Re[22] => Mult0.IN26
w.Re[22] => Mult2.IN26
w.Re[23] => Mult0.IN25
w.Re[23] => Mult2.IN25
w.Re[24] => Mult0.IN24
w.Re[24] => Mult2.IN24
w.Re[25] => Mult0.IN23
w.Re[25] => Mult2.IN23
w.Re[26] => Mult0.IN22
w.Re[26] => Mult2.IN22
w.Re[27] => Mult0.IN21
w.Re[27] => Mult2.IN21
w.Re[28] => Mult0.IN20
w.Re[28] => Mult2.IN20
w.Re[29] => Mult0.IN19
w.Re[29] => Mult2.IN19
w.Re[30] => Mult0.IN18
w.Re[30] => Mult2.IN18
w.Re[31] => Mult0.IN17
w.Re[31] => Mult2.IN17
C.Im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
D.Im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|fft_core:my_fft|butterfly:fft_2_3
A.Im[0] => ~NO_FANOUT~
A.Im[1] => Add3.IN64
A.Im[1] => Add5.IN64
A.Im[2] => Add3.IN63
A.Im[2] => Add5.IN63
A.Im[3] => Add3.IN62
A.Im[3] => Add5.IN62
A.Im[4] => Add3.IN61
A.Im[4] => Add5.IN61
A.Im[5] => Add3.IN60
A.Im[5] => Add5.IN60
A.Im[6] => Add3.IN59
A.Im[6] => Add5.IN59
A.Im[7] => Add3.IN58
A.Im[7] => Add5.IN58
A.Im[8] => Add3.IN57
A.Im[8] => Add5.IN57
A.Im[9] => Add3.IN56
A.Im[9] => Add5.IN56
A.Im[10] => Add3.IN55
A.Im[10] => Add5.IN55
A.Im[11] => Add3.IN54
A.Im[11] => Add5.IN54
A.Im[12] => Add3.IN53
A.Im[12] => Add5.IN53
A.Im[13] => Add3.IN52
A.Im[13] => Add5.IN52
A.Im[14] => Add3.IN51
A.Im[14] => Add5.IN51
A.Im[15] => Add3.IN50
A.Im[15] => Add5.IN50
A.Im[16] => Add3.IN49
A.Im[16] => Add5.IN49
A.Im[17] => Add3.IN48
A.Im[17] => Add5.IN48
A.Im[18] => Add3.IN47
A.Im[18] => Add5.IN47
A.Im[19] => Add3.IN46
A.Im[19] => Add5.IN46
A.Im[20] => Add3.IN45
A.Im[20] => Add5.IN45
A.Im[21] => Add3.IN44
A.Im[21] => Add5.IN44
A.Im[22] => Add3.IN43
A.Im[22] => Add5.IN43
A.Im[23] => Add3.IN42
A.Im[23] => Add5.IN42
A.Im[24] => Add3.IN41
A.Im[24] => Add5.IN41
A.Im[25] => Add3.IN40
A.Im[25] => Add5.IN40
A.Im[26] => Add3.IN39
A.Im[26] => Add5.IN39
A.Im[27] => Add3.IN38
A.Im[27] => Add5.IN38
A.Im[28] => Add3.IN37
A.Im[28] => Add5.IN37
A.Im[29] => Add3.IN36
A.Im[29] => Add5.IN36
A.Im[30] => Add3.IN35
A.Im[30] => Add5.IN35
A.Im[31] => Add3.IN33
A.Im[31] => Add5.IN33
A.Im[31] => Add3.IN34
A.Im[31] => Add5.IN34
A.Re[0] => ~NO_FANOUT~
A.Re[1] => Add2.IN64
A.Re[1] => Add4.IN64
A.Re[2] => Add2.IN63
A.Re[2] => Add4.IN63
A.Re[3] => Add2.IN62
A.Re[3] => Add4.IN62
A.Re[4] => Add2.IN61
A.Re[4] => Add4.IN61
A.Re[5] => Add2.IN60
A.Re[5] => Add4.IN60
A.Re[6] => Add2.IN59
A.Re[6] => Add4.IN59
A.Re[7] => Add2.IN58
A.Re[7] => Add4.IN58
A.Re[8] => Add2.IN57
A.Re[8] => Add4.IN57
A.Re[9] => Add2.IN56
A.Re[9] => Add4.IN56
A.Re[10] => Add2.IN55
A.Re[10] => Add4.IN55
A.Re[11] => Add2.IN54
A.Re[11] => Add4.IN54
A.Re[12] => Add2.IN53
A.Re[12] => Add4.IN53
A.Re[13] => Add2.IN52
A.Re[13] => Add4.IN52
A.Re[14] => Add2.IN51
A.Re[14] => Add4.IN51
A.Re[15] => Add2.IN50
A.Re[15] => Add4.IN50
A.Re[16] => Add2.IN49
A.Re[16] => Add4.IN49
A.Re[17] => Add2.IN48
A.Re[17] => Add4.IN48
A.Re[18] => Add2.IN47
A.Re[18] => Add4.IN47
A.Re[19] => Add2.IN46
A.Re[19] => Add4.IN46
A.Re[20] => Add2.IN45
A.Re[20] => Add4.IN45
A.Re[21] => Add2.IN44
A.Re[21] => Add4.IN44
A.Re[22] => Add2.IN43
A.Re[22] => Add4.IN43
A.Re[23] => Add2.IN42
A.Re[23] => Add4.IN42
A.Re[24] => Add2.IN41
A.Re[24] => Add4.IN41
A.Re[25] => Add2.IN40
A.Re[25] => Add4.IN40
A.Re[26] => Add2.IN39
A.Re[26] => Add4.IN39
A.Re[27] => Add2.IN38
A.Re[27] => Add4.IN38
A.Re[28] => Add2.IN37
A.Re[28] => Add4.IN37
A.Re[29] => Add2.IN36
A.Re[29] => Add4.IN36
A.Re[30] => Add2.IN35
A.Re[30] => Add4.IN35
A.Re[31] => Add2.IN33
A.Re[31] => Add4.IN33
A.Re[31] => Add2.IN34
A.Re[31] => Add4.IN34
B.Im[0] => ~NO_FANOUT~
B.Im[1] => ~NO_FANOUT~
B.Im[2] => ~NO_FANOUT~
B.Im[3] => ~NO_FANOUT~
B.Im[4] => ~NO_FANOUT~
B.Im[5] => ~NO_FANOUT~
B.Im[6] => ~NO_FANOUT~
B.Im[7] => ~NO_FANOUT~
B.Im[8] => ~NO_FANOUT~
B.Im[9] => ~NO_FANOUT~
B.Im[10] => ~NO_FANOUT~
B.Im[11] => ~NO_FANOUT~
B.Im[12] => ~NO_FANOUT~
B.Im[13] => ~NO_FANOUT~
B.Im[14] => ~NO_FANOUT~
B.Im[15] => Mult1.IN16
B.Im[15] => Mult2.IN16
B.Im[16] => Mult1.IN15
B.Im[16] => Mult2.IN15
B.Im[17] => Mult1.IN14
B.Im[17] => Mult2.IN14
B.Im[18] => Mult1.IN13
B.Im[18] => Mult2.IN13
B.Im[19] => Mult1.IN12
B.Im[19] => Mult2.IN12
B.Im[20] => Mult1.IN11
B.Im[20] => Mult2.IN11
B.Im[21] => Mult1.IN10
B.Im[21] => Mult2.IN10
B.Im[22] => Mult1.IN9
B.Im[22] => Mult2.IN9
B.Im[23] => Mult1.IN8
B.Im[23] => Mult2.IN8
B.Im[24] => Mult1.IN7
B.Im[24] => Mult2.IN7
B.Im[25] => Mult1.IN6
B.Im[25] => Mult2.IN6
B.Im[26] => Mult1.IN5
B.Im[26] => Mult2.IN5
B.Im[27] => Mult1.IN4
B.Im[27] => Mult2.IN4
B.Im[28] => Mult1.IN3
B.Im[28] => Mult2.IN3
B.Im[29] => Mult1.IN2
B.Im[29] => Mult2.IN2
B.Im[30] => Mult1.IN1
B.Im[30] => Mult2.IN1
B.Im[31] => Mult1.IN0
B.Im[31] => Mult2.IN0
B.Re[0] => ~NO_FANOUT~
B.Re[1] => ~NO_FANOUT~
B.Re[2] => ~NO_FANOUT~
B.Re[3] => ~NO_FANOUT~
B.Re[4] => ~NO_FANOUT~
B.Re[5] => ~NO_FANOUT~
B.Re[6] => ~NO_FANOUT~
B.Re[7] => ~NO_FANOUT~
B.Re[8] => ~NO_FANOUT~
B.Re[9] => ~NO_FANOUT~
B.Re[10] => ~NO_FANOUT~
B.Re[11] => ~NO_FANOUT~
B.Re[12] => ~NO_FANOUT~
B.Re[13] => ~NO_FANOUT~
B.Re[14] => ~NO_FANOUT~
B.Re[15] => Mult0.IN16
B.Re[15] => Mult3.IN16
B.Re[16] => Mult0.IN15
B.Re[16] => Mult3.IN15
B.Re[17] => Mult0.IN14
B.Re[17] => Mult3.IN14
B.Re[18] => Mult0.IN13
B.Re[18] => Mult3.IN13
B.Re[19] => Mult0.IN12
B.Re[19] => Mult3.IN12
B.Re[20] => Mult0.IN11
B.Re[20] => Mult3.IN11
B.Re[21] => Mult0.IN10
B.Re[21] => Mult3.IN10
B.Re[22] => Mult0.IN9
B.Re[22] => Mult3.IN9
B.Re[23] => Mult0.IN8
B.Re[23] => Mult3.IN8
B.Re[24] => Mult0.IN7
B.Re[24] => Mult3.IN7
B.Re[25] => Mult0.IN6
B.Re[25] => Mult3.IN6
B.Re[26] => Mult0.IN5
B.Re[26] => Mult3.IN5
B.Re[27] => Mult0.IN4
B.Re[27] => Mult3.IN4
B.Re[28] => Mult0.IN3
B.Re[28] => Mult3.IN3
B.Re[29] => Mult0.IN2
B.Re[29] => Mult3.IN2
B.Re[30] => Mult0.IN1
B.Re[30] => Mult3.IN1
B.Re[31] => Mult0.IN0
B.Re[31] => Mult3.IN0
w.Im[0] => ~NO_FANOUT~
w.Im[1] => ~NO_FANOUT~
w.Im[2] => ~NO_FANOUT~
w.Im[3] => ~NO_FANOUT~
w.Im[4] => ~NO_FANOUT~
w.Im[5] => ~NO_FANOUT~
w.Im[6] => ~NO_FANOUT~
w.Im[7] => ~NO_FANOUT~
w.Im[8] => ~NO_FANOUT~
w.Im[9] => ~NO_FANOUT~
w.Im[10] => ~NO_FANOUT~
w.Im[11] => ~NO_FANOUT~
w.Im[12] => ~NO_FANOUT~
w.Im[13] => ~NO_FANOUT~
w.Im[14] => ~NO_FANOUT~
w.Im[15] => ~NO_FANOUT~
w.Im[16] => Mult1.IN32
w.Im[16] => Mult3.IN32
w.Im[17] => Mult1.IN31
w.Im[17] => Mult3.IN31
w.Im[18] => Mult1.IN30
w.Im[18] => Mult3.IN30
w.Im[19] => Mult1.IN29
w.Im[19] => Mult3.IN29
w.Im[20] => Mult1.IN28
w.Im[20] => Mult3.IN28
w.Im[21] => Mult1.IN27
w.Im[21] => Mult3.IN27
w.Im[22] => Mult1.IN26
w.Im[22] => Mult3.IN26
w.Im[23] => Mult1.IN25
w.Im[23] => Mult3.IN25
w.Im[24] => Mult1.IN24
w.Im[24] => Mult3.IN24
w.Im[25] => Mult1.IN23
w.Im[25] => Mult3.IN23
w.Im[26] => Mult1.IN22
w.Im[26] => Mult3.IN22
w.Im[27] => Mult1.IN21
w.Im[27] => Mult3.IN21
w.Im[28] => Mult1.IN20
w.Im[28] => Mult3.IN20
w.Im[29] => Mult1.IN19
w.Im[29] => Mult3.IN19
w.Im[30] => Mult1.IN18
w.Im[30] => Mult3.IN18
w.Im[31] => Mult1.IN17
w.Im[31] => Mult3.IN17
w.Re[0] => ~NO_FANOUT~
w.Re[1] => ~NO_FANOUT~
w.Re[2] => ~NO_FANOUT~
w.Re[3] => ~NO_FANOUT~
w.Re[4] => ~NO_FANOUT~
w.Re[5] => ~NO_FANOUT~
w.Re[6] => ~NO_FANOUT~
w.Re[7] => ~NO_FANOUT~
w.Re[8] => ~NO_FANOUT~
w.Re[9] => ~NO_FANOUT~
w.Re[10] => ~NO_FANOUT~
w.Re[11] => ~NO_FANOUT~
w.Re[12] => ~NO_FANOUT~
w.Re[13] => ~NO_FANOUT~
w.Re[14] => ~NO_FANOUT~
w.Re[15] => ~NO_FANOUT~
w.Re[16] => Mult0.IN32
w.Re[16] => Mult2.IN32
w.Re[17] => Mult0.IN31
w.Re[17] => Mult2.IN31
w.Re[18] => Mult0.IN30
w.Re[18] => Mult2.IN30
w.Re[19] => Mult0.IN29
w.Re[19] => Mult2.IN29
w.Re[20] => Mult0.IN28
w.Re[20] => Mult2.IN28
w.Re[21] => Mult0.IN27
w.Re[21] => Mult2.IN27
w.Re[22] => Mult0.IN26
w.Re[22] => Mult2.IN26
w.Re[23] => Mult0.IN25
w.Re[23] => Mult2.IN25
w.Re[24] => Mult0.IN24
w.Re[24] => Mult2.IN24
w.Re[25] => Mult0.IN23
w.Re[25] => Mult2.IN23
w.Re[26] => Mult0.IN22
w.Re[26] => Mult2.IN22
w.Re[27] => Mult0.IN21
w.Re[27] => Mult2.IN21
w.Re[28] => Mult0.IN20
w.Re[28] => Mult2.IN20
w.Re[29] => Mult0.IN19
w.Re[29] => Mult2.IN19
w.Re[30] => Mult0.IN18
w.Re[30] => Mult2.IN18
w.Re[31] => Mult0.IN17
w.Re[31] => Mult2.IN17
C.Im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
D.Im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|fft_core:my_fft|butterfly:fft_4_5
A.Im[0] => ~NO_FANOUT~
A.Im[1] => Add3.IN64
A.Im[1] => Add5.IN64
A.Im[2] => Add3.IN63
A.Im[2] => Add5.IN63
A.Im[3] => Add3.IN62
A.Im[3] => Add5.IN62
A.Im[4] => Add3.IN61
A.Im[4] => Add5.IN61
A.Im[5] => Add3.IN60
A.Im[5] => Add5.IN60
A.Im[6] => Add3.IN59
A.Im[6] => Add5.IN59
A.Im[7] => Add3.IN58
A.Im[7] => Add5.IN58
A.Im[8] => Add3.IN57
A.Im[8] => Add5.IN57
A.Im[9] => Add3.IN56
A.Im[9] => Add5.IN56
A.Im[10] => Add3.IN55
A.Im[10] => Add5.IN55
A.Im[11] => Add3.IN54
A.Im[11] => Add5.IN54
A.Im[12] => Add3.IN53
A.Im[12] => Add5.IN53
A.Im[13] => Add3.IN52
A.Im[13] => Add5.IN52
A.Im[14] => Add3.IN51
A.Im[14] => Add5.IN51
A.Im[15] => Add3.IN50
A.Im[15] => Add5.IN50
A.Im[16] => Add3.IN49
A.Im[16] => Add5.IN49
A.Im[17] => Add3.IN48
A.Im[17] => Add5.IN48
A.Im[18] => Add3.IN47
A.Im[18] => Add5.IN47
A.Im[19] => Add3.IN46
A.Im[19] => Add5.IN46
A.Im[20] => Add3.IN45
A.Im[20] => Add5.IN45
A.Im[21] => Add3.IN44
A.Im[21] => Add5.IN44
A.Im[22] => Add3.IN43
A.Im[22] => Add5.IN43
A.Im[23] => Add3.IN42
A.Im[23] => Add5.IN42
A.Im[24] => Add3.IN41
A.Im[24] => Add5.IN41
A.Im[25] => Add3.IN40
A.Im[25] => Add5.IN40
A.Im[26] => Add3.IN39
A.Im[26] => Add5.IN39
A.Im[27] => Add3.IN38
A.Im[27] => Add5.IN38
A.Im[28] => Add3.IN37
A.Im[28] => Add5.IN37
A.Im[29] => Add3.IN36
A.Im[29] => Add5.IN36
A.Im[30] => Add3.IN35
A.Im[30] => Add5.IN35
A.Im[31] => Add3.IN33
A.Im[31] => Add5.IN33
A.Im[31] => Add3.IN34
A.Im[31] => Add5.IN34
A.Re[0] => ~NO_FANOUT~
A.Re[1] => Add2.IN64
A.Re[1] => Add4.IN64
A.Re[2] => Add2.IN63
A.Re[2] => Add4.IN63
A.Re[3] => Add2.IN62
A.Re[3] => Add4.IN62
A.Re[4] => Add2.IN61
A.Re[4] => Add4.IN61
A.Re[5] => Add2.IN60
A.Re[5] => Add4.IN60
A.Re[6] => Add2.IN59
A.Re[6] => Add4.IN59
A.Re[7] => Add2.IN58
A.Re[7] => Add4.IN58
A.Re[8] => Add2.IN57
A.Re[8] => Add4.IN57
A.Re[9] => Add2.IN56
A.Re[9] => Add4.IN56
A.Re[10] => Add2.IN55
A.Re[10] => Add4.IN55
A.Re[11] => Add2.IN54
A.Re[11] => Add4.IN54
A.Re[12] => Add2.IN53
A.Re[12] => Add4.IN53
A.Re[13] => Add2.IN52
A.Re[13] => Add4.IN52
A.Re[14] => Add2.IN51
A.Re[14] => Add4.IN51
A.Re[15] => Add2.IN50
A.Re[15] => Add4.IN50
A.Re[16] => Add2.IN49
A.Re[16] => Add4.IN49
A.Re[17] => Add2.IN48
A.Re[17] => Add4.IN48
A.Re[18] => Add2.IN47
A.Re[18] => Add4.IN47
A.Re[19] => Add2.IN46
A.Re[19] => Add4.IN46
A.Re[20] => Add2.IN45
A.Re[20] => Add4.IN45
A.Re[21] => Add2.IN44
A.Re[21] => Add4.IN44
A.Re[22] => Add2.IN43
A.Re[22] => Add4.IN43
A.Re[23] => Add2.IN42
A.Re[23] => Add4.IN42
A.Re[24] => Add2.IN41
A.Re[24] => Add4.IN41
A.Re[25] => Add2.IN40
A.Re[25] => Add4.IN40
A.Re[26] => Add2.IN39
A.Re[26] => Add4.IN39
A.Re[27] => Add2.IN38
A.Re[27] => Add4.IN38
A.Re[28] => Add2.IN37
A.Re[28] => Add4.IN37
A.Re[29] => Add2.IN36
A.Re[29] => Add4.IN36
A.Re[30] => Add2.IN35
A.Re[30] => Add4.IN35
A.Re[31] => Add2.IN33
A.Re[31] => Add4.IN33
A.Re[31] => Add2.IN34
A.Re[31] => Add4.IN34
B.Im[0] => ~NO_FANOUT~
B.Im[1] => ~NO_FANOUT~
B.Im[2] => ~NO_FANOUT~
B.Im[3] => ~NO_FANOUT~
B.Im[4] => ~NO_FANOUT~
B.Im[5] => ~NO_FANOUT~
B.Im[6] => ~NO_FANOUT~
B.Im[7] => ~NO_FANOUT~
B.Im[8] => ~NO_FANOUT~
B.Im[9] => ~NO_FANOUT~
B.Im[10] => ~NO_FANOUT~
B.Im[11] => ~NO_FANOUT~
B.Im[12] => ~NO_FANOUT~
B.Im[13] => ~NO_FANOUT~
B.Im[14] => ~NO_FANOUT~
B.Im[15] => Mult1.IN16
B.Im[15] => Mult2.IN16
B.Im[16] => Mult1.IN15
B.Im[16] => Mult2.IN15
B.Im[17] => Mult1.IN14
B.Im[17] => Mult2.IN14
B.Im[18] => Mult1.IN13
B.Im[18] => Mult2.IN13
B.Im[19] => Mult1.IN12
B.Im[19] => Mult2.IN12
B.Im[20] => Mult1.IN11
B.Im[20] => Mult2.IN11
B.Im[21] => Mult1.IN10
B.Im[21] => Mult2.IN10
B.Im[22] => Mult1.IN9
B.Im[22] => Mult2.IN9
B.Im[23] => Mult1.IN8
B.Im[23] => Mult2.IN8
B.Im[24] => Mult1.IN7
B.Im[24] => Mult2.IN7
B.Im[25] => Mult1.IN6
B.Im[25] => Mult2.IN6
B.Im[26] => Mult1.IN5
B.Im[26] => Mult2.IN5
B.Im[27] => Mult1.IN4
B.Im[27] => Mult2.IN4
B.Im[28] => Mult1.IN3
B.Im[28] => Mult2.IN3
B.Im[29] => Mult1.IN2
B.Im[29] => Mult2.IN2
B.Im[30] => Mult1.IN1
B.Im[30] => Mult2.IN1
B.Im[31] => Mult1.IN0
B.Im[31] => Mult2.IN0
B.Re[0] => ~NO_FANOUT~
B.Re[1] => ~NO_FANOUT~
B.Re[2] => ~NO_FANOUT~
B.Re[3] => ~NO_FANOUT~
B.Re[4] => ~NO_FANOUT~
B.Re[5] => ~NO_FANOUT~
B.Re[6] => ~NO_FANOUT~
B.Re[7] => ~NO_FANOUT~
B.Re[8] => ~NO_FANOUT~
B.Re[9] => ~NO_FANOUT~
B.Re[10] => ~NO_FANOUT~
B.Re[11] => ~NO_FANOUT~
B.Re[12] => ~NO_FANOUT~
B.Re[13] => ~NO_FANOUT~
B.Re[14] => ~NO_FANOUT~
B.Re[15] => Mult0.IN16
B.Re[15] => Mult3.IN16
B.Re[16] => Mult0.IN15
B.Re[16] => Mult3.IN15
B.Re[17] => Mult0.IN14
B.Re[17] => Mult3.IN14
B.Re[18] => Mult0.IN13
B.Re[18] => Mult3.IN13
B.Re[19] => Mult0.IN12
B.Re[19] => Mult3.IN12
B.Re[20] => Mult0.IN11
B.Re[20] => Mult3.IN11
B.Re[21] => Mult0.IN10
B.Re[21] => Mult3.IN10
B.Re[22] => Mult0.IN9
B.Re[22] => Mult3.IN9
B.Re[23] => Mult0.IN8
B.Re[23] => Mult3.IN8
B.Re[24] => Mult0.IN7
B.Re[24] => Mult3.IN7
B.Re[25] => Mult0.IN6
B.Re[25] => Mult3.IN6
B.Re[26] => Mult0.IN5
B.Re[26] => Mult3.IN5
B.Re[27] => Mult0.IN4
B.Re[27] => Mult3.IN4
B.Re[28] => Mult0.IN3
B.Re[28] => Mult3.IN3
B.Re[29] => Mult0.IN2
B.Re[29] => Mult3.IN2
B.Re[30] => Mult0.IN1
B.Re[30] => Mult3.IN1
B.Re[31] => Mult0.IN0
B.Re[31] => Mult3.IN0
w.Im[0] => ~NO_FANOUT~
w.Im[1] => ~NO_FANOUT~
w.Im[2] => ~NO_FANOUT~
w.Im[3] => ~NO_FANOUT~
w.Im[4] => ~NO_FANOUT~
w.Im[5] => ~NO_FANOUT~
w.Im[6] => ~NO_FANOUT~
w.Im[7] => ~NO_FANOUT~
w.Im[8] => ~NO_FANOUT~
w.Im[9] => ~NO_FANOUT~
w.Im[10] => ~NO_FANOUT~
w.Im[11] => ~NO_FANOUT~
w.Im[12] => ~NO_FANOUT~
w.Im[13] => ~NO_FANOUT~
w.Im[14] => ~NO_FANOUT~
w.Im[15] => ~NO_FANOUT~
w.Im[16] => Mult1.IN32
w.Im[16] => Mult3.IN32
w.Im[17] => Mult1.IN31
w.Im[17] => Mult3.IN31
w.Im[18] => Mult1.IN30
w.Im[18] => Mult3.IN30
w.Im[19] => Mult1.IN29
w.Im[19] => Mult3.IN29
w.Im[20] => Mult1.IN28
w.Im[20] => Mult3.IN28
w.Im[21] => Mult1.IN27
w.Im[21] => Mult3.IN27
w.Im[22] => Mult1.IN26
w.Im[22] => Mult3.IN26
w.Im[23] => Mult1.IN25
w.Im[23] => Mult3.IN25
w.Im[24] => Mult1.IN24
w.Im[24] => Mult3.IN24
w.Im[25] => Mult1.IN23
w.Im[25] => Mult3.IN23
w.Im[26] => Mult1.IN22
w.Im[26] => Mult3.IN22
w.Im[27] => Mult1.IN21
w.Im[27] => Mult3.IN21
w.Im[28] => Mult1.IN20
w.Im[28] => Mult3.IN20
w.Im[29] => Mult1.IN19
w.Im[29] => Mult3.IN19
w.Im[30] => Mult1.IN18
w.Im[30] => Mult3.IN18
w.Im[31] => Mult1.IN17
w.Im[31] => Mult3.IN17
w.Re[0] => ~NO_FANOUT~
w.Re[1] => ~NO_FANOUT~
w.Re[2] => ~NO_FANOUT~
w.Re[3] => ~NO_FANOUT~
w.Re[4] => ~NO_FANOUT~
w.Re[5] => ~NO_FANOUT~
w.Re[6] => ~NO_FANOUT~
w.Re[7] => ~NO_FANOUT~
w.Re[8] => ~NO_FANOUT~
w.Re[9] => ~NO_FANOUT~
w.Re[10] => ~NO_FANOUT~
w.Re[11] => ~NO_FANOUT~
w.Re[12] => ~NO_FANOUT~
w.Re[13] => ~NO_FANOUT~
w.Re[14] => ~NO_FANOUT~
w.Re[15] => ~NO_FANOUT~
w.Re[16] => Mult0.IN32
w.Re[16] => Mult2.IN32
w.Re[17] => Mult0.IN31
w.Re[17] => Mult2.IN31
w.Re[18] => Mult0.IN30
w.Re[18] => Mult2.IN30
w.Re[19] => Mult0.IN29
w.Re[19] => Mult2.IN29
w.Re[20] => Mult0.IN28
w.Re[20] => Mult2.IN28
w.Re[21] => Mult0.IN27
w.Re[21] => Mult2.IN27
w.Re[22] => Mult0.IN26
w.Re[22] => Mult2.IN26
w.Re[23] => Mult0.IN25
w.Re[23] => Mult2.IN25
w.Re[24] => Mult0.IN24
w.Re[24] => Mult2.IN24
w.Re[25] => Mult0.IN23
w.Re[25] => Mult2.IN23
w.Re[26] => Mult0.IN22
w.Re[26] => Mult2.IN22
w.Re[27] => Mult0.IN21
w.Re[27] => Mult2.IN21
w.Re[28] => Mult0.IN20
w.Re[28] => Mult2.IN20
w.Re[29] => Mult0.IN19
w.Re[29] => Mult2.IN19
w.Re[30] => Mult0.IN18
w.Re[30] => Mult2.IN18
w.Re[31] => Mult0.IN17
w.Re[31] => Mult2.IN17
C.Im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
D.Im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|fft_core:my_fft|butterfly:fft_6_7
A.Im[0] => ~NO_FANOUT~
A.Im[1] => Add3.IN64
A.Im[1] => Add5.IN64
A.Im[2] => Add3.IN63
A.Im[2] => Add5.IN63
A.Im[3] => Add3.IN62
A.Im[3] => Add5.IN62
A.Im[4] => Add3.IN61
A.Im[4] => Add5.IN61
A.Im[5] => Add3.IN60
A.Im[5] => Add5.IN60
A.Im[6] => Add3.IN59
A.Im[6] => Add5.IN59
A.Im[7] => Add3.IN58
A.Im[7] => Add5.IN58
A.Im[8] => Add3.IN57
A.Im[8] => Add5.IN57
A.Im[9] => Add3.IN56
A.Im[9] => Add5.IN56
A.Im[10] => Add3.IN55
A.Im[10] => Add5.IN55
A.Im[11] => Add3.IN54
A.Im[11] => Add5.IN54
A.Im[12] => Add3.IN53
A.Im[12] => Add5.IN53
A.Im[13] => Add3.IN52
A.Im[13] => Add5.IN52
A.Im[14] => Add3.IN51
A.Im[14] => Add5.IN51
A.Im[15] => Add3.IN50
A.Im[15] => Add5.IN50
A.Im[16] => Add3.IN49
A.Im[16] => Add5.IN49
A.Im[17] => Add3.IN48
A.Im[17] => Add5.IN48
A.Im[18] => Add3.IN47
A.Im[18] => Add5.IN47
A.Im[19] => Add3.IN46
A.Im[19] => Add5.IN46
A.Im[20] => Add3.IN45
A.Im[20] => Add5.IN45
A.Im[21] => Add3.IN44
A.Im[21] => Add5.IN44
A.Im[22] => Add3.IN43
A.Im[22] => Add5.IN43
A.Im[23] => Add3.IN42
A.Im[23] => Add5.IN42
A.Im[24] => Add3.IN41
A.Im[24] => Add5.IN41
A.Im[25] => Add3.IN40
A.Im[25] => Add5.IN40
A.Im[26] => Add3.IN39
A.Im[26] => Add5.IN39
A.Im[27] => Add3.IN38
A.Im[27] => Add5.IN38
A.Im[28] => Add3.IN37
A.Im[28] => Add5.IN37
A.Im[29] => Add3.IN36
A.Im[29] => Add5.IN36
A.Im[30] => Add3.IN35
A.Im[30] => Add5.IN35
A.Im[31] => Add3.IN33
A.Im[31] => Add5.IN33
A.Im[31] => Add3.IN34
A.Im[31] => Add5.IN34
A.Re[0] => ~NO_FANOUT~
A.Re[1] => Add2.IN64
A.Re[1] => Add4.IN64
A.Re[2] => Add2.IN63
A.Re[2] => Add4.IN63
A.Re[3] => Add2.IN62
A.Re[3] => Add4.IN62
A.Re[4] => Add2.IN61
A.Re[4] => Add4.IN61
A.Re[5] => Add2.IN60
A.Re[5] => Add4.IN60
A.Re[6] => Add2.IN59
A.Re[6] => Add4.IN59
A.Re[7] => Add2.IN58
A.Re[7] => Add4.IN58
A.Re[8] => Add2.IN57
A.Re[8] => Add4.IN57
A.Re[9] => Add2.IN56
A.Re[9] => Add4.IN56
A.Re[10] => Add2.IN55
A.Re[10] => Add4.IN55
A.Re[11] => Add2.IN54
A.Re[11] => Add4.IN54
A.Re[12] => Add2.IN53
A.Re[12] => Add4.IN53
A.Re[13] => Add2.IN52
A.Re[13] => Add4.IN52
A.Re[14] => Add2.IN51
A.Re[14] => Add4.IN51
A.Re[15] => Add2.IN50
A.Re[15] => Add4.IN50
A.Re[16] => Add2.IN49
A.Re[16] => Add4.IN49
A.Re[17] => Add2.IN48
A.Re[17] => Add4.IN48
A.Re[18] => Add2.IN47
A.Re[18] => Add4.IN47
A.Re[19] => Add2.IN46
A.Re[19] => Add4.IN46
A.Re[20] => Add2.IN45
A.Re[20] => Add4.IN45
A.Re[21] => Add2.IN44
A.Re[21] => Add4.IN44
A.Re[22] => Add2.IN43
A.Re[22] => Add4.IN43
A.Re[23] => Add2.IN42
A.Re[23] => Add4.IN42
A.Re[24] => Add2.IN41
A.Re[24] => Add4.IN41
A.Re[25] => Add2.IN40
A.Re[25] => Add4.IN40
A.Re[26] => Add2.IN39
A.Re[26] => Add4.IN39
A.Re[27] => Add2.IN38
A.Re[27] => Add4.IN38
A.Re[28] => Add2.IN37
A.Re[28] => Add4.IN37
A.Re[29] => Add2.IN36
A.Re[29] => Add4.IN36
A.Re[30] => Add2.IN35
A.Re[30] => Add4.IN35
A.Re[31] => Add2.IN33
A.Re[31] => Add4.IN33
A.Re[31] => Add2.IN34
A.Re[31] => Add4.IN34
B.Im[0] => ~NO_FANOUT~
B.Im[1] => ~NO_FANOUT~
B.Im[2] => ~NO_FANOUT~
B.Im[3] => ~NO_FANOUT~
B.Im[4] => ~NO_FANOUT~
B.Im[5] => ~NO_FANOUT~
B.Im[6] => ~NO_FANOUT~
B.Im[7] => ~NO_FANOUT~
B.Im[8] => ~NO_FANOUT~
B.Im[9] => ~NO_FANOUT~
B.Im[10] => ~NO_FANOUT~
B.Im[11] => ~NO_FANOUT~
B.Im[12] => ~NO_FANOUT~
B.Im[13] => ~NO_FANOUT~
B.Im[14] => ~NO_FANOUT~
B.Im[15] => Mult1.IN16
B.Im[15] => Mult2.IN16
B.Im[16] => Mult1.IN15
B.Im[16] => Mult2.IN15
B.Im[17] => Mult1.IN14
B.Im[17] => Mult2.IN14
B.Im[18] => Mult1.IN13
B.Im[18] => Mult2.IN13
B.Im[19] => Mult1.IN12
B.Im[19] => Mult2.IN12
B.Im[20] => Mult1.IN11
B.Im[20] => Mult2.IN11
B.Im[21] => Mult1.IN10
B.Im[21] => Mult2.IN10
B.Im[22] => Mult1.IN9
B.Im[22] => Mult2.IN9
B.Im[23] => Mult1.IN8
B.Im[23] => Mult2.IN8
B.Im[24] => Mult1.IN7
B.Im[24] => Mult2.IN7
B.Im[25] => Mult1.IN6
B.Im[25] => Mult2.IN6
B.Im[26] => Mult1.IN5
B.Im[26] => Mult2.IN5
B.Im[27] => Mult1.IN4
B.Im[27] => Mult2.IN4
B.Im[28] => Mult1.IN3
B.Im[28] => Mult2.IN3
B.Im[29] => Mult1.IN2
B.Im[29] => Mult2.IN2
B.Im[30] => Mult1.IN1
B.Im[30] => Mult2.IN1
B.Im[31] => Mult1.IN0
B.Im[31] => Mult2.IN0
B.Re[0] => ~NO_FANOUT~
B.Re[1] => ~NO_FANOUT~
B.Re[2] => ~NO_FANOUT~
B.Re[3] => ~NO_FANOUT~
B.Re[4] => ~NO_FANOUT~
B.Re[5] => ~NO_FANOUT~
B.Re[6] => ~NO_FANOUT~
B.Re[7] => ~NO_FANOUT~
B.Re[8] => ~NO_FANOUT~
B.Re[9] => ~NO_FANOUT~
B.Re[10] => ~NO_FANOUT~
B.Re[11] => ~NO_FANOUT~
B.Re[12] => ~NO_FANOUT~
B.Re[13] => ~NO_FANOUT~
B.Re[14] => ~NO_FANOUT~
B.Re[15] => Mult0.IN16
B.Re[15] => Mult3.IN16
B.Re[16] => Mult0.IN15
B.Re[16] => Mult3.IN15
B.Re[17] => Mult0.IN14
B.Re[17] => Mult3.IN14
B.Re[18] => Mult0.IN13
B.Re[18] => Mult3.IN13
B.Re[19] => Mult0.IN12
B.Re[19] => Mult3.IN12
B.Re[20] => Mult0.IN11
B.Re[20] => Mult3.IN11
B.Re[21] => Mult0.IN10
B.Re[21] => Mult3.IN10
B.Re[22] => Mult0.IN9
B.Re[22] => Mult3.IN9
B.Re[23] => Mult0.IN8
B.Re[23] => Mult3.IN8
B.Re[24] => Mult0.IN7
B.Re[24] => Mult3.IN7
B.Re[25] => Mult0.IN6
B.Re[25] => Mult3.IN6
B.Re[26] => Mult0.IN5
B.Re[26] => Mult3.IN5
B.Re[27] => Mult0.IN4
B.Re[27] => Mult3.IN4
B.Re[28] => Mult0.IN3
B.Re[28] => Mult3.IN3
B.Re[29] => Mult0.IN2
B.Re[29] => Mult3.IN2
B.Re[30] => Mult0.IN1
B.Re[30] => Mult3.IN1
B.Re[31] => Mult0.IN0
B.Re[31] => Mult3.IN0
w.Im[0] => ~NO_FANOUT~
w.Im[1] => ~NO_FANOUT~
w.Im[2] => ~NO_FANOUT~
w.Im[3] => ~NO_FANOUT~
w.Im[4] => ~NO_FANOUT~
w.Im[5] => ~NO_FANOUT~
w.Im[6] => ~NO_FANOUT~
w.Im[7] => ~NO_FANOUT~
w.Im[8] => ~NO_FANOUT~
w.Im[9] => ~NO_FANOUT~
w.Im[10] => ~NO_FANOUT~
w.Im[11] => ~NO_FANOUT~
w.Im[12] => ~NO_FANOUT~
w.Im[13] => ~NO_FANOUT~
w.Im[14] => ~NO_FANOUT~
w.Im[15] => ~NO_FANOUT~
w.Im[16] => Mult1.IN32
w.Im[16] => Mult3.IN32
w.Im[17] => Mult1.IN31
w.Im[17] => Mult3.IN31
w.Im[18] => Mult1.IN30
w.Im[18] => Mult3.IN30
w.Im[19] => Mult1.IN29
w.Im[19] => Mult3.IN29
w.Im[20] => Mult1.IN28
w.Im[20] => Mult3.IN28
w.Im[21] => Mult1.IN27
w.Im[21] => Mult3.IN27
w.Im[22] => Mult1.IN26
w.Im[22] => Mult3.IN26
w.Im[23] => Mult1.IN25
w.Im[23] => Mult3.IN25
w.Im[24] => Mult1.IN24
w.Im[24] => Mult3.IN24
w.Im[25] => Mult1.IN23
w.Im[25] => Mult3.IN23
w.Im[26] => Mult1.IN22
w.Im[26] => Mult3.IN22
w.Im[27] => Mult1.IN21
w.Im[27] => Mult3.IN21
w.Im[28] => Mult1.IN20
w.Im[28] => Mult3.IN20
w.Im[29] => Mult1.IN19
w.Im[29] => Mult3.IN19
w.Im[30] => Mult1.IN18
w.Im[30] => Mult3.IN18
w.Im[31] => Mult1.IN17
w.Im[31] => Mult3.IN17
w.Re[0] => ~NO_FANOUT~
w.Re[1] => ~NO_FANOUT~
w.Re[2] => ~NO_FANOUT~
w.Re[3] => ~NO_FANOUT~
w.Re[4] => ~NO_FANOUT~
w.Re[5] => ~NO_FANOUT~
w.Re[6] => ~NO_FANOUT~
w.Re[7] => ~NO_FANOUT~
w.Re[8] => ~NO_FANOUT~
w.Re[9] => ~NO_FANOUT~
w.Re[10] => ~NO_FANOUT~
w.Re[11] => ~NO_FANOUT~
w.Re[12] => ~NO_FANOUT~
w.Re[13] => ~NO_FANOUT~
w.Re[14] => ~NO_FANOUT~
w.Re[15] => ~NO_FANOUT~
w.Re[16] => Mult0.IN32
w.Re[16] => Mult2.IN32
w.Re[17] => Mult0.IN31
w.Re[17] => Mult2.IN31
w.Re[18] => Mult0.IN30
w.Re[18] => Mult2.IN30
w.Re[19] => Mult0.IN29
w.Re[19] => Mult2.IN29
w.Re[20] => Mult0.IN28
w.Re[20] => Mult2.IN28
w.Re[21] => Mult0.IN27
w.Re[21] => Mult2.IN27
w.Re[22] => Mult0.IN26
w.Re[22] => Mult2.IN26
w.Re[23] => Mult0.IN25
w.Re[23] => Mult2.IN25
w.Re[24] => Mult0.IN24
w.Re[24] => Mult2.IN24
w.Re[25] => Mult0.IN23
w.Re[25] => Mult2.IN23
w.Re[26] => Mult0.IN22
w.Re[26] => Mult2.IN22
w.Re[27] => Mult0.IN21
w.Re[27] => Mult2.IN21
w.Re[28] => Mult0.IN20
w.Re[28] => Mult2.IN20
w.Re[29] => Mult0.IN19
w.Re[29] => Mult2.IN19
w.Re[30] => Mult0.IN18
w.Re[30] => Mult2.IN18
w.Re[31] => Mult0.IN17
w.Re[31] => Mult2.IN17
C.Im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
D.Im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|fft_core:my_fft|butterfly:fft_8_9
A.Im[0] => ~NO_FANOUT~
A.Im[1] => Add3.IN64
A.Im[1] => Add5.IN64
A.Im[2] => Add3.IN63
A.Im[2] => Add5.IN63
A.Im[3] => Add3.IN62
A.Im[3] => Add5.IN62
A.Im[4] => Add3.IN61
A.Im[4] => Add5.IN61
A.Im[5] => Add3.IN60
A.Im[5] => Add5.IN60
A.Im[6] => Add3.IN59
A.Im[6] => Add5.IN59
A.Im[7] => Add3.IN58
A.Im[7] => Add5.IN58
A.Im[8] => Add3.IN57
A.Im[8] => Add5.IN57
A.Im[9] => Add3.IN56
A.Im[9] => Add5.IN56
A.Im[10] => Add3.IN55
A.Im[10] => Add5.IN55
A.Im[11] => Add3.IN54
A.Im[11] => Add5.IN54
A.Im[12] => Add3.IN53
A.Im[12] => Add5.IN53
A.Im[13] => Add3.IN52
A.Im[13] => Add5.IN52
A.Im[14] => Add3.IN51
A.Im[14] => Add5.IN51
A.Im[15] => Add3.IN50
A.Im[15] => Add5.IN50
A.Im[16] => Add3.IN49
A.Im[16] => Add5.IN49
A.Im[17] => Add3.IN48
A.Im[17] => Add5.IN48
A.Im[18] => Add3.IN47
A.Im[18] => Add5.IN47
A.Im[19] => Add3.IN46
A.Im[19] => Add5.IN46
A.Im[20] => Add3.IN45
A.Im[20] => Add5.IN45
A.Im[21] => Add3.IN44
A.Im[21] => Add5.IN44
A.Im[22] => Add3.IN43
A.Im[22] => Add5.IN43
A.Im[23] => Add3.IN42
A.Im[23] => Add5.IN42
A.Im[24] => Add3.IN41
A.Im[24] => Add5.IN41
A.Im[25] => Add3.IN40
A.Im[25] => Add5.IN40
A.Im[26] => Add3.IN39
A.Im[26] => Add5.IN39
A.Im[27] => Add3.IN38
A.Im[27] => Add5.IN38
A.Im[28] => Add3.IN37
A.Im[28] => Add5.IN37
A.Im[29] => Add3.IN36
A.Im[29] => Add5.IN36
A.Im[30] => Add3.IN35
A.Im[30] => Add5.IN35
A.Im[31] => Add3.IN33
A.Im[31] => Add5.IN33
A.Im[31] => Add3.IN34
A.Im[31] => Add5.IN34
A.Re[0] => ~NO_FANOUT~
A.Re[1] => Add2.IN64
A.Re[1] => Add4.IN64
A.Re[2] => Add2.IN63
A.Re[2] => Add4.IN63
A.Re[3] => Add2.IN62
A.Re[3] => Add4.IN62
A.Re[4] => Add2.IN61
A.Re[4] => Add4.IN61
A.Re[5] => Add2.IN60
A.Re[5] => Add4.IN60
A.Re[6] => Add2.IN59
A.Re[6] => Add4.IN59
A.Re[7] => Add2.IN58
A.Re[7] => Add4.IN58
A.Re[8] => Add2.IN57
A.Re[8] => Add4.IN57
A.Re[9] => Add2.IN56
A.Re[9] => Add4.IN56
A.Re[10] => Add2.IN55
A.Re[10] => Add4.IN55
A.Re[11] => Add2.IN54
A.Re[11] => Add4.IN54
A.Re[12] => Add2.IN53
A.Re[12] => Add4.IN53
A.Re[13] => Add2.IN52
A.Re[13] => Add4.IN52
A.Re[14] => Add2.IN51
A.Re[14] => Add4.IN51
A.Re[15] => Add2.IN50
A.Re[15] => Add4.IN50
A.Re[16] => Add2.IN49
A.Re[16] => Add4.IN49
A.Re[17] => Add2.IN48
A.Re[17] => Add4.IN48
A.Re[18] => Add2.IN47
A.Re[18] => Add4.IN47
A.Re[19] => Add2.IN46
A.Re[19] => Add4.IN46
A.Re[20] => Add2.IN45
A.Re[20] => Add4.IN45
A.Re[21] => Add2.IN44
A.Re[21] => Add4.IN44
A.Re[22] => Add2.IN43
A.Re[22] => Add4.IN43
A.Re[23] => Add2.IN42
A.Re[23] => Add4.IN42
A.Re[24] => Add2.IN41
A.Re[24] => Add4.IN41
A.Re[25] => Add2.IN40
A.Re[25] => Add4.IN40
A.Re[26] => Add2.IN39
A.Re[26] => Add4.IN39
A.Re[27] => Add2.IN38
A.Re[27] => Add4.IN38
A.Re[28] => Add2.IN37
A.Re[28] => Add4.IN37
A.Re[29] => Add2.IN36
A.Re[29] => Add4.IN36
A.Re[30] => Add2.IN35
A.Re[30] => Add4.IN35
A.Re[31] => Add2.IN33
A.Re[31] => Add4.IN33
A.Re[31] => Add2.IN34
A.Re[31] => Add4.IN34
B.Im[0] => ~NO_FANOUT~
B.Im[1] => ~NO_FANOUT~
B.Im[2] => ~NO_FANOUT~
B.Im[3] => ~NO_FANOUT~
B.Im[4] => ~NO_FANOUT~
B.Im[5] => ~NO_FANOUT~
B.Im[6] => ~NO_FANOUT~
B.Im[7] => ~NO_FANOUT~
B.Im[8] => ~NO_FANOUT~
B.Im[9] => ~NO_FANOUT~
B.Im[10] => ~NO_FANOUT~
B.Im[11] => ~NO_FANOUT~
B.Im[12] => ~NO_FANOUT~
B.Im[13] => ~NO_FANOUT~
B.Im[14] => ~NO_FANOUT~
B.Im[15] => Mult1.IN16
B.Im[15] => Mult2.IN16
B.Im[16] => Mult1.IN15
B.Im[16] => Mult2.IN15
B.Im[17] => Mult1.IN14
B.Im[17] => Mult2.IN14
B.Im[18] => Mult1.IN13
B.Im[18] => Mult2.IN13
B.Im[19] => Mult1.IN12
B.Im[19] => Mult2.IN12
B.Im[20] => Mult1.IN11
B.Im[20] => Mult2.IN11
B.Im[21] => Mult1.IN10
B.Im[21] => Mult2.IN10
B.Im[22] => Mult1.IN9
B.Im[22] => Mult2.IN9
B.Im[23] => Mult1.IN8
B.Im[23] => Mult2.IN8
B.Im[24] => Mult1.IN7
B.Im[24] => Mult2.IN7
B.Im[25] => Mult1.IN6
B.Im[25] => Mult2.IN6
B.Im[26] => Mult1.IN5
B.Im[26] => Mult2.IN5
B.Im[27] => Mult1.IN4
B.Im[27] => Mult2.IN4
B.Im[28] => Mult1.IN3
B.Im[28] => Mult2.IN3
B.Im[29] => Mult1.IN2
B.Im[29] => Mult2.IN2
B.Im[30] => Mult1.IN1
B.Im[30] => Mult2.IN1
B.Im[31] => Mult1.IN0
B.Im[31] => Mult2.IN0
B.Re[0] => ~NO_FANOUT~
B.Re[1] => ~NO_FANOUT~
B.Re[2] => ~NO_FANOUT~
B.Re[3] => ~NO_FANOUT~
B.Re[4] => ~NO_FANOUT~
B.Re[5] => ~NO_FANOUT~
B.Re[6] => ~NO_FANOUT~
B.Re[7] => ~NO_FANOUT~
B.Re[8] => ~NO_FANOUT~
B.Re[9] => ~NO_FANOUT~
B.Re[10] => ~NO_FANOUT~
B.Re[11] => ~NO_FANOUT~
B.Re[12] => ~NO_FANOUT~
B.Re[13] => ~NO_FANOUT~
B.Re[14] => ~NO_FANOUT~
B.Re[15] => Mult0.IN16
B.Re[15] => Mult3.IN16
B.Re[16] => Mult0.IN15
B.Re[16] => Mult3.IN15
B.Re[17] => Mult0.IN14
B.Re[17] => Mult3.IN14
B.Re[18] => Mult0.IN13
B.Re[18] => Mult3.IN13
B.Re[19] => Mult0.IN12
B.Re[19] => Mult3.IN12
B.Re[20] => Mult0.IN11
B.Re[20] => Mult3.IN11
B.Re[21] => Mult0.IN10
B.Re[21] => Mult3.IN10
B.Re[22] => Mult0.IN9
B.Re[22] => Mult3.IN9
B.Re[23] => Mult0.IN8
B.Re[23] => Mult3.IN8
B.Re[24] => Mult0.IN7
B.Re[24] => Mult3.IN7
B.Re[25] => Mult0.IN6
B.Re[25] => Mult3.IN6
B.Re[26] => Mult0.IN5
B.Re[26] => Mult3.IN5
B.Re[27] => Mult0.IN4
B.Re[27] => Mult3.IN4
B.Re[28] => Mult0.IN3
B.Re[28] => Mult3.IN3
B.Re[29] => Mult0.IN2
B.Re[29] => Mult3.IN2
B.Re[30] => Mult0.IN1
B.Re[30] => Mult3.IN1
B.Re[31] => Mult0.IN0
B.Re[31] => Mult3.IN0
w.Im[0] => ~NO_FANOUT~
w.Im[1] => ~NO_FANOUT~
w.Im[2] => ~NO_FANOUT~
w.Im[3] => ~NO_FANOUT~
w.Im[4] => ~NO_FANOUT~
w.Im[5] => ~NO_FANOUT~
w.Im[6] => ~NO_FANOUT~
w.Im[7] => ~NO_FANOUT~
w.Im[8] => ~NO_FANOUT~
w.Im[9] => ~NO_FANOUT~
w.Im[10] => ~NO_FANOUT~
w.Im[11] => ~NO_FANOUT~
w.Im[12] => ~NO_FANOUT~
w.Im[13] => ~NO_FANOUT~
w.Im[14] => ~NO_FANOUT~
w.Im[15] => ~NO_FANOUT~
w.Im[16] => Mult1.IN32
w.Im[16] => Mult3.IN32
w.Im[17] => Mult1.IN31
w.Im[17] => Mult3.IN31
w.Im[18] => Mult1.IN30
w.Im[18] => Mult3.IN30
w.Im[19] => Mult1.IN29
w.Im[19] => Mult3.IN29
w.Im[20] => Mult1.IN28
w.Im[20] => Mult3.IN28
w.Im[21] => Mult1.IN27
w.Im[21] => Mult3.IN27
w.Im[22] => Mult1.IN26
w.Im[22] => Mult3.IN26
w.Im[23] => Mult1.IN25
w.Im[23] => Mult3.IN25
w.Im[24] => Mult1.IN24
w.Im[24] => Mult3.IN24
w.Im[25] => Mult1.IN23
w.Im[25] => Mult3.IN23
w.Im[26] => Mult1.IN22
w.Im[26] => Mult3.IN22
w.Im[27] => Mult1.IN21
w.Im[27] => Mult3.IN21
w.Im[28] => Mult1.IN20
w.Im[28] => Mult3.IN20
w.Im[29] => Mult1.IN19
w.Im[29] => Mult3.IN19
w.Im[30] => Mult1.IN18
w.Im[30] => Mult3.IN18
w.Im[31] => Mult1.IN17
w.Im[31] => Mult3.IN17
w.Re[0] => ~NO_FANOUT~
w.Re[1] => ~NO_FANOUT~
w.Re[2] => ~NO_FANOUT~
w.Re[3] => ~NO_FANOUT~
w.Re[4] => ~NO_FANOUT~
w.Re[5] => ~NO_FANOUT~
w.Re[6] => ~NO_FANOUT~
w.Re[7] => ~NO_FANOUT~
w.Re[8] => ~NO_FANOUT~
w.Re[9] => ~NO_FANOUT~
w.Re[10] => ~NO_FANOUT~
w.Re[11] => ~NO_FANOUT~
w.Re[12] => ~NO_FANOUT~
w.Re[13] => ~NO_FANOUT~
w.Re[14] => ~NO_FANOUT~
w.Re[15] => ~NO_FANOUT~
w.Re[16] => Mult0.IN32
w.Re[16] => Mult2.IN32
w.Re[17] => Mult0.IN31
w.Re[17] => Mult2.IN31
w.Re[18] => Mult0.IN30
w.Re[18] => Mult2.IN30
w.Re[19] => Mult0.IN29
w.Re[19] => Mult2.IN29
w.Re[20] => Mult0.IN28
w.Re[20] => Mult2.IN28
w.Re[21] => Mult0.IN27
w.Re[21] => Mult2.IN27
w.Re[22] => Mult0.IN26
w.Re[22] => Mult2.IN26
w.Re[23] => Mult0.IN25
w.Re[23] => Mult2.IN25
w.Re[24] => Mult0.IN24
w.Re[24] => Mult2.IN24
w.Re[25] => Mult0.IN23
w.Re[25] => Mult2.IN23
w.Re[26] => Mult0.IN22
w.Re[26] => Mult2.IN22
w.Re[27] => Mult0.IN21
w.Re[27] => Mult2.IN21
w.Re[28] => Mult0.IN20
w.Re[28] => Mult2.IN20
w.Re[29] => Mult0.IN19
w.Re[29] => Mult2.IN19
w.Re[30] => Mult0.IN18
w.Re[30] => Mult2.IN18
w.Re[31] => Mult0.IN17
w.Re[31] => Mult2.IN17
C.Im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
D.Im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|fft_core:my_fft|butterfly:fft_10_11
A.Im[0] => ~NO_FANOUT~
A.Im[1] => Add3.IN64
A.Im[1] => Add5.IN64
A.Im[2] => Add3.IN63
A.Im[2] => Add5.IN63
A.Im[3] => Add3.IN62
A.Im[3] => Add5.IN62
A.Im[4] => Add3.IN61
A.Im[4] => Add5.IN61
A.Im[5] => Add3.IN60
A.Im[5] => Add5.IN60
A.Im[6] => Add3.IN59
A.Im[6] => Add5.IN59
A.Im[7] => Add3.IN58
A.Im[7] => Add5.IN58
A.Im[8] => Add3.IN57
A.Im[8] => Add5.IN57
A.Im[9] => Add3.IN56
A.Im[9] => Add5.IN56
A.Im[10] => Add3.IN55
A.Im[10] => Add5.IN55
A.Im[11] => Add3.IN54
A.Im[11] => Add5.IN54
A.Im[12] => Add3.IN53
A.Im[12] => Add5.IN53
A.Im[13] => Add3.IN52
A.Im[13] => Add5.IN52
A.Im[14] => Add3.IN51
A.Im[14] => Add5.IN51
A.Im[15] => Add3.IN50
A.Im[15] => Add5.IN50
A.Im[16] => Add3.IN49
A.Im[16] => Add5.IN49
A.Im[17] => Add3.IN48
A.Im[17] => Add5.IN48
A.Im[18] => Add3.IN47
A.Im[18] => Add5.IN47
A.Im[19] => Add3.IN46
A.Im[19] => Add5.IN46
A.Im[20] => Add3.IN45
A.Im[20] => Add5.IN45
A.Im[21] => Add3.IN44
A.Im[21] => Add5.IN44
A.Im[22] => Add3.IN43
A.Im[22] => Add5.IN43
A.Im[23] => Add3.IN42
A.Im[23] => Add5.IN42
A.Im[24] => Add3.IN41
A.Im[24] => Add5.IN41
A.Im[25] => Add3.IN40
A.Im[25] => Add5.IN40
A.Im[26] => Add3.IN39
A.Im[26] => Add5.IN39
A.Im[27] => Add3.IN38
A.Im[27] => Add5.IN38
A.Im[28] => Add3.IN37
A.Im[28] => Add5.IN37
A.Im[29] => Add3.IN36
A.Im[29] => Add5.IN36
A.Im[30] => Add3.IN35
A.Im[30] => Add5.IN35
A.Im[31] => Add3.IN33
A.Im[31] => Add5.IN33
A.Im[31] => Add3.IN34
A.Im[31] => Add5.IN34
A.Re[0] => ~NO_FANOUT~
A.Re[1] => Add2.IN64
A.Re[1] => Add4.IN64
A.Re[2] => Add2.IN63
A.Re[2] => Add4.IN63
A.Re[3] => Add2.IN62
A.Re[3] => Add4.IN62
A.Re[4] => Add2.IN61
A.Re[4] => Add4.IN61
A.Re[5] => Add2.IN60
A.Re[5] => Add4.IN60
A.Re[6] => Add2.IN59
A.Re[6] => Add4.IN59
A.Re[7] => Add2.IN58
A.Re[7] => Add4.IN58
A.Re[8] => Add2.IN57
A.Re[8] => Add4.IN57
A.Re[9] => Add2.IN56
A.Re[9] => Add4.IN56
A.Re[10] => Add2.IN55
A.Re[10] => Add4.IN55
A.Re[11] => Add2.IN54
A.Re[11] => Add4.IN54
A.Re[12] => Add2.IN53
A.Re[12] => Add4.IN53
A.Re[13] => Add2.IN52
A.Re[13] => Add4.IN52
A.Re[14] => Add2.IN51
A.Re[14] => Add4.IN51
A.Re[15] => Add2.IN50
A.Re[15] => Add4.IN50
A.Re[16] => Add2.IN49
A.Re[16] => Add4.IN49
A.Re[17] => Add2.IN48
A.Re[17] => Add4.IN48
A.Re[18] => Add2.IN47
A.Re[18] => Add4.IN47
A.Re[19] => Add2.IN46
A.Re[19] => Add4.IN46
A.Re[20] => Add2.IN45
A.Re[20] => Add4.IN45
A.Re[21] => Add2.IN44
A.Re[21] => Add4.IN44
A.Re[22] => Add2.IN43
A.Re[22] => Add4.IN43
A.Re[23] => Add2.IN42
A.Re[23] => Add4.IN42
A.Re[24] => Add2.IN41
A.Re[24] => Add4.IN41
A.Re[25] => Add2.IN40
A.Re[25] => Add4.IN40
A.Re[26] => Add2.IN39
A.Re[26] => Add4.IN39
A.Re[27] => Add2.IN38
A.Re[27] => Add4.IN38
A.Re[28] => Add2.IN37
A.Re[28] => Add4.IN37
A.Re[29] => Add2.IN36
A.Re[29] => Add4.IN36
A.Re[30] => Add2.IN35
A.Re[30] => Add4.IN35
A.Re[31] => Add2.IN33
A.Re[31] => Add4.IN33
A.Re[31] => Add2.IN34
A.Re[31] => Add4.IN34
B.Im[0] => ~NO_FANOUT~
B.Im[1] => ~NO_FANOUT~
B.Im[2] => ~NO_FANOUT~
B.Im[3] => ~NO_FANOUT~
B.Im[4] => ~NO_FANOUT~
B.Im[5] => ~NO_FANOUT~
B.Im[6] => ~NO_FANOUT~
B.Im[7] => ~NO_FANOUT~
B.Im[8] => ~NO_FANOUT~
B.Im[9] => ~NO_FANOUT~
B.Im[10] => ~NO_FANOUT~
B.Im[11] => ~NO_FANOUT~
B.Im[12] => ~NO_FANOUT~
B.Im[13] => ~NO_FANOUT~
B.Im[14] => ~NO_FANOUT~
B.Im[15] => Mult1.IN16
B.Im[15] => Mult2.IN16
B.Im[16] => Mult1.IN15
B.Im[16] => Mult2.IN15
B.Im[17] => Mult1.IN14
B.Im[17] => Mult2.IN14
B.Im[18] => Mult1.IN13
B.Im[18] => Mult2.IN13
B.Im[19] => Mult1.IN12
B.Im[19] => Mult2.IN12
B.Im[20] => Mult1.IN11
B.Im[20] => Mult2.IN11
B.Im[21] => Mult1.IN10
B.Im[21] => Mult2.IN10
B.Im[22] => Mult1.IN9
B.Im[22] => Mult2.IN9
B.Im[23] => Mult1.IN8
B.Im[23] => Mult2.IN8
B.Im[24] => Mult1.IN7
B.Im[24] => Mult2.IN7
B.Im[25] => Mult1.IN6
B.Im[25] => Mult2.IN6
B.Im[26] => Mult1.IN5
B.Im[26] => Mult2.IN5
B.Im[27] => Mult1.IN4
B.Im[27] => Mult2.IN4
B.Im[28] => Mult1.IN3
B.Im[28] => Mult2.IN3
B.Im[29] => Mult1.IN2
B.Im[29] => Mult2.IN2
B.Im[30] => Mult1.IN1
B.Im[30] => Mult2.IN1
B.Im[31] => Mult1.IN0
B.Im[31] => Mult2.IN0
B.Re[0] => ~NO_FANOUT~
B.Re[1] => ~NO_FANOUT~
B.Re[2] => ~NO_FANOUT~
B.Re[3] => ~NO_FANOUT~
B.Re[4] => ~NO_FANOUT~
B.Re[5] => ~NO_FANOUT~
B.Re[6] => ~NO_FANOUT~
B.Re[7] => ~NO_FANOUT~
B.Re[8] => ~NO_FANOUT~
B.Re[9] => ~NO_FANOUT~
B.Re[10] => ~NO_FANOUT~
B.Re[11] => ~NO_FANOUT~
B.Re[12] => ~NO_FANOUT~
B.Re[13] => ~NO_FANOUT~
B.Re[14] => ~NO_FANOUT~
B.Re[15] => Mult0.IN16
B.Re[15] => Mult3.IN16
B.Re[16] => Mult0.IN15
B.Re[16] => Mult3.IN15
B.Re[17] => Mult0.IN14
B.Re[17] => Mult3.IN14
B.Re[18] => Mult0.IN13
B.Re[18] => Mult3.IN13
B.Re[19] => Mult0.IN12
B.Re[19] => Mult3.IN12
B.Re[20] => Mult0.IN11
B.Re[20] => Mult3.IN11
B.Re[21] => Mult0.IN10
B.Re[21] => Mult3.IN10
B.Re[22] => Mult0.IN9
B.Re[22] => Mult3.IN9
B.Re[23] => Mult0.IN8
B.Re[23] => Mult3.IN8
B.Re[24] => Mult0.IN7
B.Re[24] => Mult3.IN7
B.Re[25] => Mult0.IN6
B.Re[25] => Mult3.IN6
B.Re[26] => Mult0.IN5
B.Re[26] => Mult3.IN5
B.Re[27] => Mult0.IN4
B.Re[27] => Mult3.IN4
B.Re[28] => Mult0.IN3
B.Re[28] => Mult3.IN3
B.Re[29] => Mult0.IN2
B.Re[29] => Mult3.IN2
B.Re[30] => Mult0.IN1
B.Re[30] => Mult3.IN1
B.Re[31] => Mult0.IN0
B.Re[31] => Mult3.IN0
w.Im[0] => ~NO_FANOUT~
w.Im[1] => ~NO_FANOUT~
w.Im[2] => ~NO_FANOUT~
w.Im[3] => ~NO_FANOUT~
w.Im[4] => ~NO_FANOUT~
w.Im[5] => ~NO_FANOUT~
w.Im[6] => ~NO_FANOUT~
w.Im[7] => ~NO_FANOUT~
w.Im[8] => ~NO_FANOUT~
w.Im[9] => ~NO_FANOUT~
w.Im[10] => ~NO_FANOUT~
w.Im[11] => ~NO_FANOUT~
w.Im[12] => ~NO_FANOUT~
w.Im[13] => ~NO_FANOUT~
w.Im[14] => ~NO_FANOUT~
w.Im[15] => ~NO_FANOUT~
w.Im[16] => Mult1.IN32
w.Im[16] => Mult3.IN32
w.Im[17] => Mult1.IN31
w.Im[17] => Mult3.IN31
w.Im[18] => Mult1.IN30
w.Im[18] => Mult3.IN30
w.Im[19] => Mult1.IN29
w.Im[19] => Mult3.IN29
w.Im[20] => Mult1.IN28
w.Im[20] => Mult3.IN28
w.Im[21] => Mult1.IN27
w.Im[21] => Mult3.IN27
w.Im[22] => Mult1.IN26
w.Im[22] => Mult3.IN26
w.Im[23] => Mult1.IN25
w.Im[23] => Mult3.IN25
w.Im[24] => Mult1.IN24
w.Im[24] => Mult3.IN24
w.Im[25] => Mult1.IN23
w.Im[25] => Mult3.IN23
w.Im[26] => Mult1.IN22
w.Im[26] => Mult3.IN22
w.Im[27] => Mult1.IN21
w.Im[27] => Mult3.IN21
w.Im[28] => Mult1.IN20
w.Im[28] => Mult3.IN20
w.Im[29] => Mult1.IN19
w.Im[29] => Mult3.IN19
w.Im[30] => Mult1.IN18
w.Im[30] => Mult3.IN18
w.Im[31] => Mult1.IN17
w.Im[31] => Mult3.IN17
w.Re[0] => ~NO_FANOUT~
w.Re[1] => ~NO_FANOUT~
w.Re[2] => ~NO_FANOUT~
w.Re[3] => ~NO_FANOUT~
w.Re[4] => ~NO_FANOUT~
w.Re[5] => ~NO_FANOUT~
w.Re[6] => ~NO_FANOUT~
w.Re[7] => ~NO_FANOUT~
w.Re[8] => ~NO_FANOUT~
w.Re[9] => ~NO_FANOUT~
w.Re[10] => ~NO_FANOUT~
w.Re[11] => ~NO_FANOUT~
w.Re[12] => ~NO_FANOUT~
w.Re[13] => ~NO_FANOUT~
w.Re[14] => ~NO_FANOUT~
w.Re[15] => ~NO_FANOUT~
w.Re[16] => Mult0.IN32
w.Re[16] => Mult2.IN32
w.Re[17] => Mult0.IN31
w.Re[17] => Mult2.IN31
w.Re[18] => Mult0.IN30
w.Re[18] => Mult2.IN30
w.Re[19] => Mult0.IN29
w.Re[19] => Mult2.IN29
w.Re[20] => Mult0.IN28
w.Re[20] => Mult2.IN28
w.Re[21] => Mult0.IN27
w.Re[21] => Mult2.IN27
w.Re[22] => Mult0.IN26
w.Re[22] => Mult2.IN26
w.Re[23] => Mult0.IN25
w.Re[23] => Mult2.IN25
w.Re[24] => Mult0.IN24
w.Re[24] => Mult2.IN24
w.Re[25] => Mult0.IN23
w.Re[25] => Mult2.IN23
w.Re[26] => Mult0.IN22
w.Re[26] => Mult2.IN22
w.Re[27] => Mult0.IN21
w.Re[27] => Mult2.IN21
w.Re[28] => Mult0.IN20
w.Re[28] => Mult2.IN20
w.Re[29] => Mult0.IN19
w.Re[29] => Mult2.IN19
w.Re[30] => Mult0.IN18
w.Re[30] => Mult2.IN18
w.Re[31] => Mult0.IN17
w.Re[31] => Mult2.IN17
C.Im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
D.Im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|fft_core:my_fft|butterfly:fft_12_13
A.Im[0] => ~NO_FANOUT~
A.Im[1] => Add3.IN64
A.Im[1] => Add5.IN64
A.Im[2] => Add3.IN63
A.Im[2] => Add5.IN63
A.Im[3] => Add3.IN62
A.Im[3] => Add5.IN62
A.Im[4] => Add3.IN61
A.Im[4] => Add5.IN61
A.Im[5] => Add3.IN60
A.Im[5] => Add5.IN60
A.Im[6] => Add3.IN59
A.Im[6] => Add5.IN59
A.Im[7] => Add3.IN58
A.Im[7] => Add5.IN58
A.Im[8] => Add3.IN57
A.Im[8] => Add5.IN57
A.Im[9] => Add3.IN56
A.Im[9] => Add5.IN56
A.Im[10] => Add3.IN55
A.Im[10] => Add5.IN55
A.Im[11] => Add3.IN54
A.Im[11] => Add5.IN54
A.Im[12] => Add3.IN53
A.Im[12] => Add5.IN53
A.Im[13] => Add3.IN52
A.Im[13] => Add5.IN52
A.Im[14] => Add3.IN51
A.Im[14] => Add5.IN51
A.Im[15] => Add3.IN50
A.Im[15] => Add5.IN50
A.Im[16] => Add3.IN49
A.Im[16] => Add5.IN49
A.Im[17] => Add3.IN48
A.Im[17] => Add5.IN48
A.Im[18] => Add3.IN47
A.Im[18] => Add5.IN47
A.Im[19] => Add3.IN46
A.Im[19] => Add5.IN46
A.Im[20] => Add3.IN45
A.Im[20] => Add5.IN45
A.Im[21] => Add3.IN44
A.Im[21] => Add5.IN44
A.Im[22] => Add3.IN43
A.Im[22] => Add5.IN43
A.Im[23] => Add3.IN42
A.Im[23] => Add5.IN42
A.Im[24] => Add3.IN41
A.Im[24] => Add5.IN41
A.Im[25] => Add3.IN40
A.Im[25] => Add5.IN40
A.Im[26] => Add3.IN39
A.Im[26] => Add5.IN39
A.Im[27] => Add3.IN38
A.Im[27] => Add5.IN38
A.Im[28] => Add3.IN37
A.Im[28] => Add5.IN37
A.Im[29] => Add3.IN36
A.Im[29] => Add5.IN36
A.Im[30] => Add3.IN35
A.Im[30] => Add5.IN35
A.Im[31] => Add3.IN33
A.Im[31] => Add5.IN33
A.Im[31] => Add3.IN34
A.Im[31] => Add5.IN34
A.Re[0] => ~NO_FANOUT~
A.Re[1] => Add2.IN64
A.Re[1] => Add4.IN64
A.Re[2] => Add2.IN63
A.Re[2] => Add4.IN63
A.Re[3] => Add2.IN62
A.Re[3] => Add4.IN62
A.Re[4] => Add2.IN61
A.Re[4] => Add4.IN61
A.Re[5] => Add2.IN60
A.Re[5] => Add4.IN60
A.Re[6] => Add2.IN59
A.Re[6] => Add4.IN59
A.Re[7] => Add2.IN58
A.Re[7] => Add4.IN58
A.Re[8] => Add2.IN57
A.Re[8] => Add4.IN57
A.Re[9] => Add2.IN56
A.Re[9] => Add4.IN56
A.Re[10] => Add2.IN55
A.Re[10] => Add4.IN55
A.Re[11] => Add2.IN54
A.Re[11] => Add4.IN54
A.Re[12] => Add2.IN53
A.Re[12] => Add4.IN53
A.Re[13] => Add2.IN52
A.Re[13] => Add4.IN52
A.Re[14] => Add2.IN51
A.Re[14] => Add4.IN51
A.Re[15] => Add2.IN50
A.Re[15] => Add4.IN50
A.Re[16] => Add2.IN49
A.Re[16] => Add4.IN49
A.Re[17] => Add2.IN48
A.Re[17] => Add4.IN48
A.Re[18] => Add2.IN47
A.Re[18] => Add4.IN47
A.Re[19] => Add2.IN46
A.Re[19] => Add4.IN46
A.Re[20] => Add2.IN45
A.Re[20] => Add4.IN45
A.Re[21] => Add2.IN44
A.Re[21] => Add4.IN44
A.Re[22] => Add2.IN43
A.Re[22] => Add4.IN43
A.Re[23] => Add2.IN42
A.Re[23] => Add4.IN42
A.Re[24] => Add2.IN41
A.Re[24] => Add4.IN41
A.Re[25] => Add2.IN40
A.Re[25] => Add4.IN40
A.Re[26] => Add2.IN39
A.Re[26] => Add4.IN39
A.Re[27] => Add2.IN38
A.Re[27] => Add4.IN38
A.Re[28] => Add2.IN37
A.Re[28] => Add4.IN37
A.Re[29] => Add2.IN36
A.Re[29] => Add4.IN36
A.Re[30] => Add2.IN35
A.Re[30] => Add4.IN35
A.Re[31] => Add2.IN33
A.Re[31] => Add4.IN33
A.Re[31] => Add2.IN34
A.Re[31] => Add4.IN34
B.Im[0] => ~NO_FANOUT~
B.Im[1] => ~NO_FANOUT~
B.Im[2] => ~NO_FANOUT~
B.Im[3] => ~NO_FANOUT~
B.Im[4] => ~NO_FANOUT~
B.Im[5] => ~NO_FANOUT~
B.Im[6] => ~NO_FANOUT~
B.Im[7] => ~NO_FANOUT~
B.Im[8] => ~NO_FANOUT~
B.Im[9] => ~NO_FANOUT~
B.Im[10] => ~NO_FANOUT~
B.Im[11] => ~NO_FANOUT~
B.Im[12] => ~NO_FANOUT~
B.Im[13] => ~NO_FANOUT~
B.Im[14] => ~NO_FANOUT~
B.Im[15] => Mult1.IN16
B.Im[15] => Mult2.IN16
B.Im[16] => Mult1.IN15
B.Im[16] => Mult2.IN15
B.Im[17] => Mult1.IN14
B.Im[17] => Mult2.IN14
B.Im[18] => Mult1.IN13
B.Im[18] => Mult2.IN13
B.Im[19] => Mult1.IN12
B.Im[19] => Mult2.IN12
B.Im[20] => Mult1.IN11
B.Im[20] => Mult2.IN11
B.Im[21] => Mult1.IN10
B.Im[21] => Mult2.IN10
B.Im[22] => Mult1.IN9
B.Im[22] => Mult2.IN9
B.Im[23] => Mult1.IN8
B.Im[23] => Mult2.IN8
B.Im[24] => Mult1.IN7
B.Im[24] => Mult2.IN7
B.Im[25] => Mult1.IN6
B.Im[25] => Mult2.IN6
B.Im[26] => Mult1.IN5
B.Im[26] => Mult2.IN5
B.Im[27] => Mult1.IN4
B.Im[27] => Mult2.IN4
B.Im[28] => Mult1.IN3
B.Im[28] => Mult2.IN3
B.Im[29] => Mult1.IN2
B.Im[29] => Mult2.IN2
B.Im[30] => Mult1.IN1
B.Im[30] => Mult2.IN1
B.Im[31] => Mult1.IN0
B.Im[31] => Mult2.IN0
B.Re[0] => ~NO_FANOUT~
B.Re[1] => ~NO_FANOUT~
B.Re[2] => ~NO_FANOUT~
B.Re[3] => ~NO_FANOUT~
B.Re[4] => ~NO_FANOUT~
B.Re[5] => ~NO_FANOUT~
B.Re[6] => ~NO_FANOUT~
B.Re[7] => ~NO_FANOUT~
B.Re[8] => ~NO_FANOUT~
B.Re[9] => ~NO_FANOUT~
B.Re[10] => ~NO_FANOUT~
B.Re[11] => ~NO_FANOUT~
B.Re[12] => ~NO_FANOUT~
B.Re[13] => ~NO_FANOUT~
B.Re[14] => ~NO_FANOUT~
B.Re[15] => Mult0.IN16
B.Re[15] => Mult3.IN16
B.Re[16] => Mult0.IN15
B.Re[16] => Mult3.IN15
B.Re[17] => Mult0.IN14
B.Re[17] => Mult3.IN14
B.Re[18] => Mult0.IN13
B.Re[18] => Mult3.IN13
B.Re[19] => Mult0.IN12
B.Re[19] => Mult3.IN12
B.Re[20] => Mult0.IN11
B.Re[20] => Mult3.IN11
B.Re[21] => Mult0.IN10
B.Re[21] => Mult3.IN10
B.Re[22] => Mult0.IN9
B.Re[22] => Mult3.IN9
B.Re[23] => Mult0.IN8
B.Re[23] => Mult3.IN8
B.Re[24] => Mult0.IN7
B.Re[24] => Mult3.IN7
B.Re[25] => Mult0.IN6
B.Re[25] => Mult3.IN6
B.Re[26] => Mult0.IN5
B.Re[26] => Mult3.IN5
B.Re[27] => Mult0.IN4
B.Re[27] => Mult3.IN4
B.Re[28] => Mult0.IN3
B.Re[28] => Mult3.IN3
B.Re[29] => Mult0.IN2
B.Re[29] => Mult3.IN2
B.Re[30] => Mult0.IN1
B.Re[30] => Mult3.IN1
B.Re[31] => Mult0.IN0
B.Re[31] => Mult3.IN0
w.Im[0] => ~NO_FANOUT~
w.Im[1] => ~NO_FANOUT~
w.Im[2] => ~NO_FANOUT~
w.Im[3] => ~NO_FANOUT~
w.Im[4] => ~NO_FANOUT~
w.Im[5] => ~NO_FANOUT~
w.Im[6] => ~NO_FANOUT~
w.Im[7] => ~NO_FANOUT~
w.Im[8] => ~NO_FANOUT~
w.Im[9] => ~NO_FANOUT~
w.Im[10] => ~NO_FANOUT~
w.Im[11] => ~NO_FANOUT~
w.Im[12] => ~NO_FANOUT~
w.Im[13] => ~NO_FANOUT~
w.Im[14] => ~NO_FANOUT~
w.Im[15] => ~NO_FANOUT~
w.Im[16] => Mult1.IN32
w.Im[16] => Mult3.IN32
w.Im[17] => Mult1.IN31
w.Im[17] => Mult3.IN31
w.Im[18] => Mult1.IN30
w.Im[18] => Mult3.IN30
w.Im[19] => Mult1.IN29
w.Im[19] => Mult3.IN29
w.Im[20] => Mult1.IN28
w.Im[20] => Mult3.IN28
w.Im[21] => Mult1.IN27
w.Im[21] => Mult3.IN27
w.Im[22] => Mult1.IN26
w.Im[22] => Mult3.IN26
w.Im[23] => Mult1.IN25
w.Im[23] => Mult3.IN25
w.Im[24] => Mult1.IN24
w.Im[24] => Mult3.IN24
w.Im[25] => Mult1.IN23
w.Im[25] => Mult3.IN23
w.Im[26] => Mult1.IN22
w.Im[26] => Mult3.IN22
w.Im[27] => Mult1.IN21
w.Im[27] => Mult3.IN21
w.Im[28] => Mult1.IN20
w.Im[28] => Mult3.IN20
w.Im[29] => Mult1.IN19
w.Im[29] => Mult3.IN19
w.Im[30] => Mult1.IN18
w.Im[30] => Mult3.IN18
w.Im[31] => Mult1.IN17
w.Im[31] => Mult3.IN17
w.Re[0] => ~NO_FANOUT~
w.Re[1] => ~NO_FANOUT~
w.Re[2] => ~NO_FANOUT~
w.Re[3] => ~NO_FANOUT~
w.Re[4] => ~NO_FANOUT~
w.Re[5] => ~NO_FANOUT~
w.Re[6] => ~NO_FANOUT~
w.Re[7] => ~NO_FANOUT~
w.Re[8] => ~NO_FANOUT~
w.Re[9] => ~NO_FANOUT~
w.Re[10] => ~NO_FANOUT~
w.Re[11] => ~NO_FANOUT~
w.Re[12] => ~NO_FANOUT~
w.Re[13] => ~NO_FANOUT~
w.Re[14] => ~NO_FANOUT~
w.Re[15] => ~NO_FANOUT~
w.Re[16] => Mult0.IN32
w.Re[16] => Mult2.IN32
w.Re[17] => Mult0.IN31
w.Re[17] => Mult2.IN31
w.Re[18] => Mult0.IN30
w.Re[18] => Mult2.IN30
w.Re[19] => Mult0.IN29
w.Re[19] => Mult2.IN29
w.Re[20] => Mult0.IN28
w.Re[20] => Mult2.IN28
w.Re[21] => Mult0.IN27
w.Re[21] => Mult2.IN27
w.Re[22] => Mult0.IN26
w.Re[22] => Mult2.IN26
w.Re[23] => Mult0.IN25
w.Re[23] => Mult2.IN25
w.Re[24] => Mult0.IN24
w.Re[24] => Mult2.IN24
w.Re[25] => Mult0.IN23
w.Re[25] => Mult2.IN23
w.Re[26] => Mult0.IN22
w.Re[26] => Mult2.IN22
w.Re[27] => Mult0.IN21
w.Re[27] => Mult2.IN21
w.Re[28] => Mult0.IN20
w.Re[28] => Mult2.IN20
w.Re[29] => Mult0.IN19
w.Re[29] => Mult2.IN19
w.Re[30] => Mult0.IN18
w.Re[30] => Mult2.IN18
w.Re[31] => Mult0.IN17
w.Re[31] => Mult2.IN17
C.Im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
D.Im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|fft_core:my_fft|butterfly:fft_14_15
A.Im[0] => ~NO_FANOUT~
A.Im[1] => Add3.IN64
A.Im[1] => Add5.IN64
A.Im[2] => Add3.IN63
A.Im[2] => Add5.IN63
A.Im[3] => Add3.IN62
A.Im[3] => Add5.IN62
A.Im[4] => Add3.IN61
A.Im[4] => Add5.IN61
A.Im[5] => Add3.IN60
A.Im[5] => Add5.IN60
A.Im[6] => Add3.IN59
A.Im[6] => Add5.IN59
A.Im[7] => Add3.IN58
A.Im[7] => Add5.IN58
A.Im[8] => Add3.IN57
A.Im[8] => Add5.IN57
A.Im[9] => Add3.IN56
A.Im[9] => Add5.IN56
A.Im[10] => Add3.IN55
A.Im[10] => Add5.IN55
A.Im[11] => Add3.IN54
A.Im[11] => Add5.IN54
A.Im[12] => Add3.IN53
A.Im[12] => Add5.IN53
A.Im[13] => Add3.IN52
A.Im[13] => Add5.IN52
A.Im[14] => Add3.IN51
A.Im[14] => Add5.IN51
A.Im[15] => Add3.IN50
A.Im[15] => Add5.IN50
A.Im[16] => Add3.IN49
A.Im[16] => Add5.IN49
A.Im[17] => Add3.IN48
A.Im[17] => Add5.IN48
A.Im[18] => Add3.IN47
A.Im[18] => Add5.IN47
A.Im[19] => Add3.IN46
A.Im[19] => Add5.IN46
A.Im[20] => Add3.IN45
A.Im[20] => Add5.IN45
A.Im[21] => Add3.IN44
A.Im[21] => Add5.IN44
A.Im[22] => Add3.IN43
A.Im[22] => Add5.IN43
A.Im[23] => Add3.IN42
A.Im[23] => Add5.IN42
A.Im[24] => Add3.IN41
A.Im[24] => Add5.IN41
A.Im[25] => Add3.IN40
A.Im[25] => Add5.IN40
A.Im[26] => Add3.IN39
A.Im[26] => Add5.IN39
A.Im[27] => Add3.IN38
A.Im[27] => Add5.IN38
A.Im[28] => Add3.IN37
A.Im[28] => Add5.IN37
A.Im[29] => Add3.IN36
A.Im[29] => Add5.IN36
A.Im[30] => Add3.IN35
A.Im[30] => Add5.IN35
A.Im[31] => Add3.IN33
A.Im[31] => Add5.IN33
A.Im[31] => Add3.IN34
A.Im[31] => Add5.IN34
A.Re[0] => ~NO_FANOUT~
A.Re[1] => Add2.IN64
A.Re[1] => Add4.IN64
A.Re[2] => Add2.IN63
A.Re[2] => Add4.IN63
A.Re[3] => Add2.IN62
A.Re[3] => Add4.IN62
A.Re[4] => Add2.IN61
A.Re[4] => Add4.IN61
A.Re[5] => Add2.IN60
A.Re[5] => Add4.IN60
A.Re[6] => Add2.IN59
A.Re[6] => Add4.IN59
A.Re[7] => Add2.IN58
A.Re[7] => Add4.IN58
A.Re[8] => Add2.IN57
A.Re[8] => Add4.IN57
A.Re[9] => Add2.IN56
A.Re[9] => Add4.IN56
A.Re[10] => Add2.IN55
A.Re[10] => Add4.IN55
A.Re[11] => Add2.IN54
A.Re[11] => Add4.IN54
A.Re[12] => Add2.IN53
A.Re[12] => Add4.IN53
A.Re[13] => Add2.IN52
A.Re[13] => Add4.IN52
A.Re[14] => Add2.IN51
A.Re[14] => Add4.IN51
A.Re[15] => Add2.IN50
A.Re[15] => Add4.IN50
A.Re[16] => Add2.IN49
A.Re[16] => Add4.IN49
A.Re[17] => Add2.IN48
A.Re[17] => Add4.IN48
A.Re[18] => Add2.IN47
A.Re[18] => Add4.IN47
A.Re[19] => Add2.IN46
A.Re[19] => Add4.IN46
A.Re[20] => Add2.IN45
A.Re[20] => Add4.IN45
A.Re[21] => Add2.IN44
A.Re[21] => Add4.IN44
A.Re[22] => Add2.IN43
A.Re[22] => Add4.IN43
A.Re[23] => Add2.IN42
A.Re[23] => Add4.IN42
A.Re[24] => Add2.IN41
A.Re[24] => Add4.IN41
A.Re[25] => Add2.IN40
A.Re[25] => Add4.IN40
A.Re[26] => Add2.IN39
A.Re[26] => Add4.IN39
A.Re[27] => Add2.IN38
A.Re[27] => Add4.IN38
A.Re[28] => Add2.IN37
A.Re[28] => Add4.IN37
A.Re[29] => Add2.IN36
A.Re[29] => Add4.IN36
A.Re[30] => Add2.IN35
A.Re[30] => Add4.IN35
A.Re[31] => Add2.IN33
A.Re[31] => Add4.IN33
A.Re[31] => Add2.IN34
A.Re[31] => Add4.IN34
B.Im[0] => ~NO_FANOUT~
B.Im[1] => ~NO_FANOUT~
B.Im[2] => ~NO_FANOUT~
B.Im[3] => ~NO_FANOUT~
B.Im[4] => ~NO_FANOUT~
B.Im[5] => ~NO_FANOUT~
B.Im[6] => ~NO_FANOUT~
B.Im[7] => ~NO_FANOUT~
B.Im[8] => ~NO_FANOUT~
B.Im[9] => ~NO_FANOUT~
B.Im[10] => ~NO_FANOUT~
B.Im[11] => ~NO_FANOUT~
B.Im[12] => ~NO_FANOUT~
B.Im[13] => ~NO_FANOUT~
B.Im[14] => ~NO_FANOUT~
B.Im[15] => Mult1.IN16
B.Im[15] => Mult2.IN16
B.Im[16] => Mult1.IN15
B.Im[16] => Mult2.IN15
B.Im[17] => Mult1.IN14
B.Im[17] => Mult2.IN14
B.Im[18] => Mult1.IN13
B.Im[18] => Mult2.IN13
B.Im[19] => Mult1.IN12
B.Im[19] => Mult2.IN12
B.Im[20] => Mult1.IN11
B.Im[20] => Mult2.IN11
B.Im[21] => Mult1.IN10
B.Im[21] => Mult2.IN10
B.Im[22] => Mult1.IN9
B.Im[22] => Mult2.IN9
B.Im[23] => Mult1.IN8
B.Im[23] => Mult2.IN8
B.Im[24] => Mult1.IN7
B.Im[24] => Mult2.IN7
B.Im[25] => Mult1.IN6
B.Im[25] => Mult2.IN6
B.Im[26] => Mult1.IN5
B.Im[26] => Mult2.IN5
B.Im[27] => Mult1.IN4
B.Im[27] => Mult2.IN4
B.Im[28] => Mult1.IN3
B.Im[28] => Mult2.IN3
B.Im[29] => Mult1.IN2
B.Im[29] => Mult2.IN2
B.Im[30] => Mult1.IN1
B.Im[30] => Mult2.IN1
B.Im[31] => Mult1.IN0
B.Im[31] => Mult2.IN0
B.Re[0] => ~NO_FANOUT~
B.Re[1] => ~NO_FANOUT~
B.Re[2] => ~NO_FANOUT~
B.Re[3] => ~NO_FANOUT~
B.Re[4] => ~NO_FANOUT~
B.Re[5] => ~NO_FANOUT~
B.Re[6] => ~NO_FANOUT~
B.Re[7] => ~NO_FANOUT~
B.Re[8] => ~NO_FANOUT~
B.Re[9] => ~NO_FANOUT~
B.Re[10] => ~NO_FANOUT~
B.Re[11] => ~NO_FANOUT~
B.Re[12] => ~NO_FANOUT~
B.Re[13] => ~NO_FANOUT~
B.Re[14] => ~NO_FANOUT~
B.Re[15] => Mult0.IN16
B.Re[15] => Mult3.IN16
B.Re[16] => Mult0.IN15
B.Re[16] => Mult3.IN15
B.Re[17] => Mult0.IN14
B.Re[17] => Mult3.IN14
B.Re[18] => Mult0.IN13
B.Re[18] => Mult3.IN13
B.Re[19] => Mult0.IN12
B.Re[19] => Mult3.IN12
B.Re[20] => Mult0.IN11
B.Re[20] => Mult3.IN11
B.Re[21] => Mult0.IN10
B.Re[21] => Mult3.IN10
B.Re[22] => Mult0.IN9
B.Re[22] => Mult3.IN9
B.Re[23] => Mult0.IN8
B.Re[23] => Mult3.IN8
B.Re[24] => Mult0.IN7
B.Re[24] => Mult3.IN7
B.Re[25] => Mult0.IN6
B.Re[25] => Mult3.IN6
B.Re[26] => Mult0.IN5
B.Re[26] => Mult3.IN5
B.Re[27] => Mult0.IN4
B.Re[27] => Mult3.IN4
B.Re[28] => Mult0.IN3
B.Re[28] => Mult3.IN3
B.Re[29] => Mult0.IN2
B.Re[29] => Mult3.IN2
B.Re[30] => Mult0.IN1
B.Re[30] => Mult3.IN1
B.Re[31] => Mult0.IN0
B.Re[31] => Mult3.IN0
w.Im[0] => ~NO_FANOUT~
w.Im[1] => ~NO_FANOUT~
w.Im[2] => ~NO_FANOUT~
w.Im[3] => ~NO_FANOUT~
w.Im[4] => ~NO_FANOUT~
w.Im[5] => ~NO_FANOUT~
w.Im[6] => ~NO_FANOUT~
w.Im[7] => ~NO_FANOUT~
w.Im[8] => ~NO_FANOUT~
w.Im[9] => ~NO_FANOUT~
w.Im[10] => ~NO_FANOUT~
w.Im[11] => ~NO_FANOUT~
w.Im[12] => ~NO_FANOUT~
w.Im[13] => ~NO_FANOUT~
w.Im[14] => ~NO_FANOUT~
w.Im[15] => ~NO_FANOUT~
w.Im[16] => Mult1.IN32
w.Im[16] => Mult3.IN32
w.Im[17] => Mult1.IN31
w.Im[17] => Mult3.IN31
w.Im[18] => Mult1.IN30
w.Im[18] => Mult3.IN30
w.Im[19] => Mult1.IN29
w.Im[19] => Mult3.IN29
w.Im[20] => Mult1.IN28
w.Im[20] => Mult3.IN28
w.Im[21] => Mult1.IN27
w.Im[21] => Mult3.IN27
w.Im[22] => Mult1.IN26
w.Im[22] => Mult3.IN26
w.Im[23] => Mult1.IN25
w.Im[23] => Mult3.IN25
w.Im[24] => Mult1.IN24
w.Im[24] => Mult3.IN24
w.Im[25] => Mult1.IN23
w.Im[25] => Mult3.IN23
w.Im[26] => Mult1.IN22
w.Im[26] => Mult3.IN22
w.Im[27] => Mult1.IN21
w.Im[27] => Mult3.IN21
w.Im[28] => Mult1.IN20
w.Im[28] => Mult3.IN20
w.Im[29] => Mult1.IN19
w.Im[29] => Mult3.IN19
w.Im[30] => Mult1.IN18
w.Im[30] => Mult3.IN18
w.Im[31] => Mult1.IN17
w.Im[31] => Mult3.IN17
w.Re[0] => ~NO_FANOUT~
w.Re[1] => ~NO_FANOUT~
w.Re[2] => ~NO_FANOUT~
w.Re[3] => ~NO_FANOUT~
w.Re[4] => ~NO_FANOUT~
w.Re[5] => ~NO_FANOUT~
w.Re[6] => ~NO_FANOUT~
w.Re[7] => ~NO_FANOUT~
w.Re[8] => ~NO_FANOUT~
w.Re[9] => ~NO_FANOUT~
w.Re[10] => ~NO_FANOUT~
w.Re[11] => ~NO_FANOUT~
w.Re[12] => ~NO_FANOUT~
w.Re[13] => ~NO_FANOUT~
w.Re[14] => ~NO_FANOUT~
w.Re[15] => ~NO_FANOUT~
w.Re[16] => Mult0.IN32
w.Re[16] => Mult2.IN32
w.Re[17] => Mult0.IN31
w.Re[17] => Mult2.IN31
w.Re[18] => Mult0.IN30
w.Re[18] => Mult2.IN30
w.Re[19] => Mult0.IN29
w.Re[19] => Mult2.IN29
w.Re[20] => Mult0.IN28
w.Re[20] => Mult2.IN28
w.Re[21] => Mult0.IN27
w.Re[21] => Mult2.IN27
w.Re[22] => Mult0.IN26
w.Re[22] => Mult2.IN26
w.Re[23] => Mult0.IN25
w.Re[23] => Mult2.IN25
w.Re[24] => Mult0.IN24
w.Re[24] => Mult2.IN24
w.Re[25] => Mult0.IN23
w.Re[25] => Mult2.IN23
w.Re[26] => Mult0.IN22
w.Re[26] => Mult2.IN22
w.Re[27] => Mult0.IN21
w.Re[27] => Mult2.IN21
w.Re[28] => Mult0.IN20
w.Re[28] => Mult2.IN20
w.Re[29] => Mult0.IN19
w.Re[29] => Mult2.IN19
w.Re[30] => Mult0.IN18
w.Re[30] => Mult2.IN18
w.Re[31] => Mult0.IN17
w.Re[31] => Mult2.IN17
C.Im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
D.Im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|fft_core:my_fft|butterfly:fft_0_2
A.Im[0] => ~NO_FANOUT~
A.Im[1] => Add3.IN64
A.Im[1] => Add5.IN64
A.Im[2] => Add3.IN63
A.Im[2] => Add5.IN63
A.Im[3] => Add3.IN62
A.Im[3] => Add5.IN62
A.Im[4] => Add3.IN61
A.Im[4] => Add5.IN61
A.Im[5] => Add3.IN60
A.Im[5] => Add5.IN60
A.Im[6] => Add3.IN59
A.Im[6] => Add5.IN59
A.Im[7] => Add3.IN58
A.Im[7] => Add5.IN58
A.Im[8] => Add3.IN57
A.Im[8] => Add5.IN57
A.Im[9] => Add3.IN56
A.Im[9] => Add5.IN56
A.Im[10] => Add3.IN55
A.Im[10] => Add5.IN55
A.Im[11] => Add3.IN54
A.Im[11] => Add5.IN54
A.Im[12] => Add3.IN53
A.Im[12] => Add5.IN53
A.Im[13] => Add3.IN52
A.Im[13] => Add5.IN52
A.Im[14] => Add3.IN51
A.Im[14] => Add5.IN51
A.Im[15] => Add3.IN50
A.Im[15] => Add5.IN50
A.Im[16] => Add3.IN49
A.Im[16] => Add5.IN49
A.Im[17] => Add3.IN48
A.Im[17] => Add5.IN48
A.Im[18] => Add3.IN47
A.Im[18] => Add5.IN47
A.Im[19] => Add3.IN46
A.Im[19] => Add5.IN46
A.Im[20] => Add3.IN45
A.Im[20] => Add5.IN45
A.Im[21] => Add3.IN44
A.Im[21] => Add5.IN44
A.Im[22] => Add3.IN43
A.Im[22] => Add5.IN43
A.Im[23] => Add3.IN42
A.Im[23] => Add5.IN42
A.Im[24] => Add3.IN41
A.Im[24] => Add5.IN41
A.Im[25] => Add3.IN40
A.Im[25] => Add5.IN40
A.Im[26] => Add3.IN39
A.Im[26] => Add5.IN39
A.Im[27] => Add3.IN38
A.Im[27] => Add5.IN38
A.Im[28] => Add3.IN37
A.Im[28] => Add5.IN37
A.Im[29] => Add3.IN36
A.Im[29] => Add5.IN36
A.Im[30] => Add3.IN35
A.Im[30] => Add5.IN35
A.Im[31] => Add3.IN33
A.Im[31] => Add5.IN33
A.Im[31] => Add3.IN34
A.Im[31] => Add5.IN34
A.Re[0] => ~NO_FANOUT~
A.Re[1] => Add2.IN64
A.Re[1] => Add4.IN64
A.Re[2] => Add2.IN63
A.Re[2] => Add4.IN63
A.Re[3] => Add2.IN62
A.Re[3] => Add4.IN62
A.Re[4] => Add2.IN61
A.Re[4] => Add4.IN61
A.Re[5] => Add2.IN60
A.Re[5] => Add4.IN60
A.Re[6] => Add2.IN59
A.Re[6] => Add4.IN59
A.Re[7] => Add2.IN58
A.Re[7] => Add4.IN58
A.Re[8] => Add2.IN57
A.Re[8] => Add4.IN57
A.Re[9] => Add2.IN56
A.Re[9] => Add4.IN56
A.Re[10] => Add2.IN55
A.Re[10] => Add4.IN55
A.Re[11] => Add2.IN54
A.Re[11] => Add4.IN54
A.Re[12] => Add2.IN53
A.Re[12] => Add4.IN53
A.Re[13] => Add2.IN52
A.Re[13] => Add4.IN52
A.Re[14] => Add2.IN51
A.Re[14] => Add4.IN51
A.Re[15] => Add2.IN50
A.Re[15] => Add4.IN50
A.Re[16] => Add2.IN49
A.Re[16] => Add4.IN49
A.Re[17] => Add2.IN48
A.Re[17] => Add4.IN48
A.Re[18] => Add2.IN47
A.Re[18] => Add4.IN47
A.Re[19] => Add2.IN46
A.Re[19] => Add4.IN46
A.Re[20] => Add2.IN45
A.Re[20] => Add4.IN45
A.Re[21] => Add2.IN44
A.Re[21] => Add4.IN44
A.Re[22] => Add2.IN43
A.Re[22] => Add4.IN43
A.Re[23] => Add2.IN42
A.Re[23] => Add4.IN42
A.Re[24] => Add2.IN41
A.Re[24] => Add4.IN41
A.Re[25] => Add2.IN40
A.Re[25] => Add4.IN40
A.Re[26] => Add2.IN39
A.Re[26] => Add4.IN39
A.Re[27] => Add2.IN38
A.Re[27] => Add4.IN38
A.Re[28] => Add2.IN37
A.Re[28] => Add4.IN37
A.Re[29] => Add2.IN36
A.Re[29] => Add4.IN36
A.Re[30] => Add2.IN35
A.Re[30] => Add4.IN35
A.Re[31] => Add2.IN33
A.Re[31] => Add4.IN33
A.Re[31] => Add2.IN34
A.Re[31] => Add4.IN34
B.Im[0] => ~NO_FANOUT~
B.Im[1] => ~NO_FANOUT~
B.Im[2] => ~NO_FANOUT~
B.Im[3] => ~NO_FANOUT~
B.Im[4] => ~NO_FANOUT~
B.Im[5] => ~NO_FANOUT~
B.Im[6] => ~NO_FANOUT~
B.Im[7] => ~NO_FANOUT~
B.Im[8] => ~NO_FANOUT~
B.Im[9] => ~NO_FANOUT~
B.Im[10] => ~NO_FANOUT~
B.Im[11] => ~NO_FANOUT~
B.Im[12] => ~NO_FANOUT~
B.Im[13] => ~NO_FANOUT~
B.Im[14] => ~NO_FANOUT~
B.Im[15] => Mult1.IN16
B.Im[15] => Mult2.IN16
B.Im[16] => Mult1.IN15
B.Im[16] => Mult2.IN15
B.Im[17] => Mult1.IN14
B.Im[17] => Mult2.IN14
B.Im[18] => Mult1.IN13
B.Im[18] => Mult2.IN13
B.Im[19] => Mult1.IN12
B.Im[19] => Mult2.IN12
B.Im[20] => Mult1.IN11
B.Im[20] => Mult2.IN11
B.Im[21] => Mult1.IN10
B.Im[21] => Mult2.IN10
B.Im[22] => Mult1.IN9
B.Im[22] => Mult2.IN9
B.Im[23] => Mult1.IN8
B.Im[23] => Mult2.IN8
B.Im[24] => Mult1.IN7
B.Im[24] => Mult2.IN7
B.Im[25] => Mult1.IN6
B.Im[25] => Mult2.IN6
B.Im[26] => Mult1.IN5
B.Im[26] => Mult2.IN5
B.Im[27] => Mult1.IN4
B.Im[27] => Mult2.IN4
B.Im[28] => Mult1.IN3
B.Im[28] => Mult2.IN3
B.Im[29] => Mult1.IN2
B.Im[29] => Mult2.IN2
B.Im[30] => Mult1.IN1
B.Im[30] => Mult2.IN1
B.Im[31] => Mult1.IN0
B.Im[31] => Mult2.IN0
B.Re[0] => ~NO_FANOUT~
B.Re[1] => ~NO_FANOUT~
B.Re[2] => ~NO_FANOUT~
B.Re[3] => ~NO_FANOUT~
B.Re[4] => ~NO_FANOUT~
B.Re[5] => ~NO_FANOUT~
B.Re[6] => ~NO_FANOUT~
B.Re[7] => ~NO_FANOUT~
B.Re[8] => ~NO_FANOUT~
B.Re[9] => ~NO_FANOUT~
B.Re[10] => ~NO_FANOUT~
B.Re[11] => ~NO_FANOUT~
B.Re[12] => ~NO_FANOUT~
B.Re[13] => ~NO_FANOUT~
B.Re[14] => ~NO_FANOUT~
B.Re[15] => Mult0.IN16
B.Re[15] => Mult3.IN16
B.Re[16] => Mult0.IN15
B.Re[16] => Mult3.IN15
B.Re[17] => Mult0.IN14
B.Re[17] => Mult3.IN14
B.Re[18] => Mult0.IN13
B.Re[18] => Mult3.IN13
B.Re[19] => Mult0.IN12
B.Re[19] => Mult3.IN12
B.Re[20] => Mult0.IN11
B.Re[20] => Mult3.IN11
B.Re[21] => Mult0.IN10
B.Re[21] => Mult3.IN10
B.Re[22] => Mult0.IN9
B.Re[22] => Mult3.IN9
B.Re[23] => Mult0.IN8
B.Re[23] => Mult3.IN8
B.Re[24] => Mult0.IN7
B.Re[24] => Mult3.IN7
B.Re[25] => Mult0.IN6
B.Re[25] => Mult3.IN6
B.Re[26] => Mult0.IN5
B.Re[26] => Mult3.IN5
B.Re[27] => Mult0.IN4
B.Re[27] => Mult3.IN4
B.Re[28] => Mult0.IN3
B.Re[28] => Mult3.IN3
B.Re[29] => Mult0.IN2
B.Re[29] => Mult3.IN2
B.Re[30] => Mult0.IN1
B.Re[30] => Mult3.IN1
B.Re[31] => Mult0.IN0
B.Re[31] => Mult3.IN0
w.Im[0] => ~NO_FANOUT~
w.Im[1] => ~NO_FANOUT~
w.Im[2] => ~NO_FANOUT~
w.Im[3] => ~NO_FANOUT~
w.Im[4] => ~NO_FANOUT~
w.Im[5] => ~NO_FANOUT~
w.Im[6] => ~NO_FANOUT~
w.Im[7] => ~NO_FANOUT~
w.Im[8] => ~NO_FANOUT~
w.Im[9] => ~NO_FANOUT~
w.Im[10] => ~NO_FANOUT~
w.Im[11] => ~NO_FANOUT~
w.Im[12] => ~NO_FANOUT~
w.Im[13] => ~NO_FANOUT~
w.Im[14] => ~NO_FANOUT~
w.Im[15] => ~NO_FANOUT~
w.Im[16] => Mult1.IN32
w.Im[16] => Mult3.IN32
w.Im[17] => Mult1.IN31
w.Im[17] => Mult3.IN31
w.Im[18] => Mult1.IN30
w.Im[18] => Mult3.IN30
w.Im[19] => Mult1.IN29
w.Im[19] => Mult3.IN29
w.Im[20] => Mult1.IN28
w.Im[20] => Mult3.IN28
w.Im[21] => Mult1.IN27
w.Im[21] => Mult3.IN27
w.Im[22] => Mult1.IN26
w.Im[22] => Mult3.IN26
w.Im[23] => Mult1.IN25
w.Im[23] => Mult3.IN25
w.Im[24] => Mult1.IN24
w.Im[24] => Mult3.IN24
w.Im[25] => Mult1.IN23
w.Im[25] => Mult3.IN23
w.Im[26] => Mult1.IN22
w.Im[26] => Mult3.IN22
w.Im[27] => Mult1.IN21
w.Im[27] => Mult3.IN21
w.Im[28] => Mult1.IN20
w.Im[28] => Mult3.IN20
w.Im[29] => Mult1.IN19
w.Im[29] => Mult3.IN19
w.Im[30] => Mult1.IN18
w.Im[30] => Mult3.IN18
w.Im[31] => Mult1.IN17
w.Im[31] => Mult3.IN17
w.Re[0] => ~NO_FANOUT~
w.Re[1] => ~NO_FANOUT~
w.Re[2] => ~NO_FANOUT~
w.Re[3] => ~NO_FANOUT~
w.Re[4] => ~NO_FANOUT~
w.Re[5] => ~NO_FANOUT~
w.Re[6] => ~NO_FANOUT~
w.Re[7] => ~NO_FANOUT~
w.Re[8] => ~NO_FANOUT~
w.Re[9] => ~NO_FANOUT~
w.Re[10] => ~NO_FANOUT~
w.Re[11] => ~NO_FANOUT~
w.Re[12] => ~NO_FANOUT~
w.Re[13] => ~NO_FANOUT~
w.Re[14] => ~NO_FANOUT~
w.Re[15] => ~NO_FANOUT~
w.Re[16] => Mult0.IN32
w.Re[16] => Mult2.IN32
w.Re[17] => Mult0.IN31
w.Re[17] => Mult2.IN31
w.Re[18] => Mult0.IN30
w.Re[18] => Mult2.IN30
w.Re[19] => Mult0.IN29
w.Re[19] => Mult2.IN29
w.Re[20] => Mult0.IN28
w.Re[20] => Mult2.IN28
w.Re[21] => Mult0.IN27
w.Re[21] => Mult2.IN27
w.Re[22] => Mult0.IN26
w.Re[22] => Mult2.IN26
w.Re[23] => Mult0.IN25
w.Re[23] => Mult2.IN25
w.Re[24] => Mult0.IN24
w.Re[24] => Mult2.IN24
w.Re[25] => Mult0.IN23
w.Re[25] => Mult2.IN23
w.Re[26] => Mult0.IN22
w.Re[26] => Mult2.IN22
w.Re[27] => Mult0.IN21
w.Re[27] => Mult2.IN21
w.Re[28] => Mult0.IN20
w.Re[28] => Mult2.IN20
w.Re[29] => Mult0.IN19
w.Re[29] => Mult2.IN19
w.Re[30] => Mult0.IN18
w.Re[30] => Mult2.IN18
w.Re[31] => Mult0.IN17
w.Re[31] => Mult2.IN17
C.Im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
D.Im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|fft_core:my_fft|butterfly:fft_1_3
A.Im[0] => ~NO_FANOUT~
A.Im[1] => Add3.IN64
A.Im[1] => Add5.IN64
A.Im[2] => Add3.IN63
A.Im[2] => Add5.IN63
A.Im[3] => Add3.IN62
A.Im[3] => Add5.IN62
A.Im[4] => Add3.IN61
A.Im[4] => Add5.IN61
A.Im[5] => Add3.IN60
A.Im[5] => Add5.IN60
A.Im[6] => Add3.IN59
A.Im[6] => Add5.IN59
A.Im[7] => Add3.IN58
A.Im[7] => Add5.IN58
A.Im[8] => Add3.IN57
A.Im[8] => Add5.IN57
A.Im[9] => Add3.IN56
A.Im[9] => Add5.IN56
A.Im[10] => Add3.IN55
A.Im[10] => Add5.IN55
A.Im[11] => Add3.IN54
A.Im[11] => Add5.IN54
A.Im[12] => Add3.IN53
A.Im[12] => Add5.IN53
A.Im[13] => Add3.IN52
A.Im[13] => Add5.IN52
A.Im[14] => Add3.IN51
A.Im[14] => Add5.IN51
A.Im[15] => Add3.IN50
A.Im[15] => Add5.IN50
A.Im[16] => Add3.IN49
A.Im[16] => Add5.IN49
A.Im[17] => Add3.IN48
A.Im[17] => Add5.IN48
A.Im[18] => Add3.IN47
A.Im[18] => Add5.IN47
A.Im[19] => Add3.IN46
A.Im[19] => Add5.IN46
A.Im[20] => Add3.IN45
A.Im[20] => Add5.IN45
A.Im[21] => Add3.IN44
A.Im[21] => Add5.IN44
A.Im[22] => Add3.IN43
A.Im[22] => Add5.IN43
A.Im[23] => Add3.IN42
A.Im[23] => Add5.IN42
A.Im[24] => Add3.IN41
A.Im[24] => Add5.IN41
A.Im[25] => Add3.IN40
A.Im[25] => Add5.IN40
A.Im[26] => Add3.IN39
A.Im[26] => Add5.IN39
A.Im[27] => Add3.IN38
A.Im[27] => Add5.IN38
A.Im[28] => Add3.IN37
A.Im[28] => Add5.IN37
A.Im[29] => Add3.IN36
A.Im[29] => Add5.IN36
A.Im[30] => Add3.IN35
A.Im[30] => Add5.IN35
A.Im[31] => Add3.IN33
A.Im[31] => Add5.IN33
A.Im[31] => Add3.IN34
A.Im[31] => Add5.IN34
A.Re[0] => ~NO_FANOUT~
A.Re[1] => Add2.IN64
A.Re[1] => Add4.IN64
A.Re[2] => Add2.IN63
A.Re[2] => Add4.IN63
A.Re[3] => Add2.IN62
A.Re[3] => Add4.IN62
A.Re[4] => Add2.IN61
A.Re[4] => Add4.IN61
A.Re[5] => Add2.IN60
A.Re[5] => Add4.IN60
A.Re[6] => Add2.IN59
A.Re[6] => Add4.IN59
A.Re[7] => Add2.IN58
A.Re[7] => Add4.IN58
A.Re[8] => Add2.IN57
A.Re[8] => Add4.IN57
A.Re[9] => Add2.IN56
A.Re[9] => Add4.IN56
A.Re[10] => Add2.IN55
A.Re[10] => Add4.IN55
A.Re[11] => Add2.IN54
A.Re[11] => Add4.IN54
A.Re[12] => Add2.IN53
A.Re[12] => Add4.IN53
A.Re[13] => Add2.IN52
A.Re[13] => Add4.IN52
A.Re[14] => Add2.IN51
A.Re[14] => Add4.IN51
A.Re[15] => Add2.IN50
A.Re[15] => Add4.IN50
A.Re[16] => Add2.IN49
A.Re[16] => Add4.IN49
A.Re[17] => Add2.IN48
A.Re[17] => Add4.IN48
A.Re[18] => Add2.IN47
A.Re[18] => Add4.IN47
A.Re[19] => Add2.IN46
A.Re[19] => Add4.IN46
A.Re[20] => Add2.IN45
A.Re[20] => Add4.IN45
A.Re[21] => Add2.IN44
A.Re[21] => Add4.IN44
A.Re[22] => Add2.IN43
A.Re[22] => Add4.IN43
A.Re[23] => Add2.IN42
A.Re[23] => Add4.IN42
A.Re[24] => Add2.IN41
A.Re[24] => Add4.IN41
A.Re[25] => Add2.IN40
A.Re[25] => Add4.IN40
A.Re[26] => Add2.IN39
A.Re[26] => Add4.IN39
A.Re[27] => Add2.IN38
A.Re[27] => Add4.IN38
A.Re[28] => Add2.IN37
A.Re[28] => Add4.IN37
A.Re[29] => Add2.IN36
A.Re[29] => Add4.IN36
A.Re[30] => Add2.IN35
A.Re[30] => Add4.IN35
A.Re[31] => Add2.IN33
A.Re[31] => Add4.IN33
A.Re[31] => Add2.IN34
A.Re[31] => Add4.IN34
B.Im[0] => ~NO_FANOUT~
B.Im[1] => ~NO_FANOUT~
B.Im[2] => ~NO_FANOUT~
B.Im[3] => ~NO_FANOUT~
B.Im[4] => ~NO_FANOUT~
B.Im[5] => ~NO_FANOUT~
B.Im[6] => ~NO_FANOUT~
B.Im[7] => ~NO_FANOUT~
B.Im[8] => ~NO_FANOUT~
B.Im[9] => ~NO_FANOUT~
B.Im[10] => ~NO_FANOUT~
B.Im[11] => ~NO_FANOUT~
B.Im[12] => ~NO_FANOUT~
B.Im[13] => ~NO_FANOUT~
B.Im[14] => ~NO_FANOUT~
B.Im[15] => Mult1.IN16
B.Im[15] => Mult2.IN16
B.Im[16] => Mult1.IN15
B.Im[16] => Mult2.IN15
B.Im[17] => Mult1.IN14
B.Im[17] => Mult2.IN14
B.Im[18] => Mult1.IN13
B.Im[18] => Mult2.IN13
B.Im[19] => Mult1.IN12
B.Im[19] => Mult2.IN12
B.Im[20] => Mult1.IN11
B.Im[20] => Mult2.IN11
B.Im[21] => Mult1.IN10
B.Im[21] => Mult2.IN10
B.Im[22] => Mult1.IN9
B.Im[22] => Mult2.IN9
B.Im[23] => Mult1.IN8
B.Im[23] => Mult2.IN8
B.Im[24] => Mult1.IN7
B.Im[24] => Mult2.IN7
B.Im[25] => Mult1.IN6
B.Im[25] => Mult2.IN6
B.Im[26] => Mult1.IN5
B.Im[26] => Mult2.IN5
B.Im[27] => Mult1.IN4
B.Im[27] => Mult2.IN4
B.Im[28] => Mult1.IN3
B.Im[28] => Mult2.IN3
B.Im[29] => Mult1.IN2
B.Im[29] => Mult2.IN2
B.Im[30] => Mult1.IN1
B.Im[30] => Mult2.IN1
B.Im[31] => Mult1.IN0
B.Im[31] => Mult2.IN0
B.Re[0] => ~NO_FANOUT~
B.Re[1] => ~NO_FANOUT~
B.Re[2] => ~NO_FANOUT~
B.Re[3] => ~NO_FANOUT~
B.Re[4] => ~NO_FANOUT~
B.Re[5] => ~NO_FANOUT~
B.Re[6] => ~NO_FANOUT~
B.Re[7] => ~NO_FANOUT~
B.Re[8] => ~NO_FANOUT~
B.Re[9] => ~NO_FANOUT~
B.Re[10] => ~NO_FANOUT~
B.Re[11] => ~NO_FANOUT~
B.Re[12] => ~NO_FANOUT~
B.Re[13] => ~NO_FANOUT~
B.Re[14] => ~NO_FANOUT~
B.Re[15] => Mult0.IN16
B.Re[15] => Mult3.IN16
B.Re[16] => Mult0.IN15
B.Re[16] => Mult3.IN15
B.Re[17] => Mult0.IN14
B.Re[17] => Mult3.IN14
B.Re[18] => Mult0.IN13
B.Re[18] => Mult3.IN13
B.Re[19] => Mult0.IN12
B.Re[19] => Mult3.IN12
B.Re[20] => Mult0.IN11
B.Re[20] => Mult3.IN11
B.Re[21] => Mult0.IN10
B.Re[21] => Mult3.IN10
B.Re[22] => Mult0.IN9
B.Re[22] => Mult3.IN9
B.Re[23] => Mult0.IN8
B.Re[23] => Mult3.IN8
B.Re[24] => Mult0.IN7
B.Re[24] => Mult3.IN7
B.Re[25] => Mult0.IN6
B.Re[25] => Mult3.IN6
B.Re[26] => Mult0.IN5
B.Re[26] => Mult3.IN5
B.Re[27] => Mult0.IN4
B.Re[27] => Mult3.IN4
B.Re[28] => Mult0.IN3
B.Re[28] => Mult3.IN3
B.Re[29] => Mult0.IN2
B.Re[29] => Mult3.IN2
B.Re[30] => Mult0.IN1
B.Re[30] => Mult3.IN1
B.Re[31] => Mult0.IN0
B.Re[31] => Mult3.IN0
w.Im[0] => ~NO_FANOUT~
w.Im[1] => ~NO_FANOUT~
w.Im[2] => ~NO_FANOUT~
w.Im[3] => ~NO_FANOUT~
w.Im[4] => ~NO_FANOUT~
w.Im[5] => ~NO_FANOUT~
w.Im[6] => ~NO_FANOUT~
w.Im[7] => ~NO_FANOUT~
w.Im[8] => ~NO_FANOUT~
w.Im[9] => ~NO_FANOUT~
w.Im[10] => ~NO_FANOUT~
w.Im[11] => ~NO_FANOUT~
w.Im[12] => ~NO_FANOUT~
w.Im[13] => ~NO_FANOUT~
w.Im[14] => ~NO_FANOUT~
w.Im[15] => ~NO_FANOUT~
w.Im[16] => Mult1.IN32
w.Im[16] => Mult3.IN32
w.Im[17] => Mult1.IN31
w.Im[17] => Mult3.IN31
w.Im[18] => Mult1.IN30
w.Im[18] => Mult3.IN30
w.Im[19] => Mult1.IN29
w.Im[19] => Mult3.IN29
w.Im[20] => Mult1.IN28
w.Im[20] => Mult3.IN28
w.Im[21] => Mult1.IN27
w.Im[21] => Mult3.IN27
w.Im[22] => Mult1.IN26
w.Im[22] => Mult3.IN26
w.Im[23] => Mult1.IN25
w.Im[23] => Mult3.IN25
w.Im[24] => Mult1.IN24
w.Im[24] => Mult3.IN24
w.Im[25] => Mult1.IN23
w.Im[25] => Mult3.IN23
w.Im[26] => Mult1.IN22
w.Im[26] => Mult3.IN22
w.Im[27] => Mult1.IN21
w.Im[27] => Mult3.IN21
w.Im[28] => Mult1.IN20
w.Im[28] => Mult3.IN20
w.Im[29] => Mult1.IN19
w.Im[29] => Mult3.IN19
w.Im[30] => Mult1.IN18
w.Im[30] => Mult3.IN18
w.Im[31] => Mult1.IN17
w.Im[31] => Mult3.IN17
w.Re[0] => ~NO_FANOUT~
w.Re[1] => ~NO_FANOUT~
w.Re[2] => ~NO_FANOUT~
w.Re[3] => ~NO_FANOUT~
w.Re[4] => ~NO_FANOUT~
w.Re[5] => ~NO_FANOUT~
w.Re[6] => ~NO_FANOUT~
w.Re[7] => ~NO_FANOUT~
w.Re[8] => ~NO_FANOUT~
w.Re[9] => ~NO_FANOUT~
w.Re[10] => ~NO_FANOUT~
w.Re[11] => ~NO_FANOUT~
w.Re[12] => ~NO_FANOUT~
w.Re[13] => ~NO_FANOUT~
w.Re[14] => ~NO_FANOUT~
w.Re[15] => ~NO_FANOUT~
w.Re[16] => Mult0.IN32
w.Re[16] => Mult2.IN32
w.Re[17] => Mult0.IN31
w.Re[17] => Mult2.IN31
w.Re[18] => Mult0.IN30
w.Re[18] => Mult2.IN30
w.Re[19] => Mult0.IN29
w.Re[19] => Mult2.IN29
w.Re[20] => Mult0.IN28
w.Re[20] => Mult2.IN28
w.Re[21] => Mult0.IN27
w.Re[21] => Mult2.IN27
w.Re[22] => Mult0.IN26
w.Re[22] => Mult2.IN26
w.Re[23] => Mult0.IN25
w.Re[23] => Mult2.IN25
w.Re[24] => Mult0.IN24
w.Re[24] => Mult2.IN24
w.Re[25] => Mult0.IN23
w.Re[25] => Mult2.IN23
w.Re[26] => Mult0.IN22
w.Re[26] => Mult2.IN22
w.Re[27] => Mult0.IN21
w.Re[27] => Mult2.IN21
w.Re[28] => Mult0.IN20
w.Re[28] => Mult2.IN20
w.Re[29] => Mult0.IN19
w.Re[29] => Mult2.IN19
w.Re[30] => Mult0.IN18
w.Re[30] => Mult2.IN18
w.Re[31] => Mult0.IN17
w.Re[31] => Mult2.IN17
C.Im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
D.Im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|fft_core:my_fft|butterfly:fft_4_6
A.Im[0] => ~NO_FANOUT~
A.Im[1] => Add3.IN64
A.Im[1] => Add5.IN64
A.Im[2] => Add3.IN63
A.Im[2] => Add5.IN63
A.Im[3] => Add3.IN62
A.Im[3] => Add5.IN62
A.Im[4] => Add3.IN61
A.Im[4] => Add5.IN61
A.Im[5] => Add3.IN60
A.Im[5] => Add5.IN60
A.Im[6] => Add3.IN59
A.Im[6] => Add5.IN59
A.Im[7] => Add3.IN58
A.Im[7] => Add5.IN58
A.Im[8] => Add3.IN57
A.Im[8] => Add5.IN57
A.Im[9] => Add3.IN56
A.Im[9] => Add5.IN56
A.Im[10] => Add3.IN55
A.Im[10] => Add5.IN55
A.Im[11] => Add3.IN54
A.Im[11] => Add5.IN54
A.Im[12] => Add3.IN53
A.Im[12] => Add5.IN53
A.Im[13] => Add3.IN52
A.Im[13] => Add5.IN52
A.Im[14] => Add3.IN51
A.Im[14] => Add5.IN51
A.Im[15] => Add3.IN50
A.Im[15] => Add5.IN50
A.Im[16] => Add3.IN49
A.Im[16] => Add5.IN49
A.Im[17] => Add3.IN48
A.Im[17] => Add5.IN48
A.Im[18] => Add3.IN47
A.Im[18] => Add5.IN47
A.Im[19] => Add3.IN46
A.Im[19] => Add5.IN46
A.Im[20] => Add3.IN45
A.Im[20] => Add5.IN45
A.Im[21] => Add3.IN44
A.Im[21] => Add5.IN44
A.Im[22] => Add3.IN43
A.Im[22] => Add5.IN43
A.Im[23] => Add3.IN42
A.Im[23] => Add5.IN42
A.Im[24] => Add3.IN41
A.Im[24] => Add5.IN41
A.Im[25] => Add3.IN40
A.Im[25] => Add5.IN40
A.Im[26] => Add3.IN39
A.Im[26] => Add5.IN39
A.Im[27] => Add3.IN38
A.Im[27] => Add5.IN38
A.Im[28] => Add3.IN37
A.Im[28] => Add5.IN37
A.Im[29] => Add3.IN36
A.Im[29] => Add5.IN36
A.Im[30] => Add3.IN35
A.Im[30] => Add5.IN35
A.Im[31] => Add3.IN33
A.Im[31] => Add5.IN33
A.Im[31] => Add3.IN34
A.Im[31] => Add5.IN34
A.Re[0] => ~NO_FANOUT~
A.Re[1] => Add2.IN64
A.Re[1] => Add4.IN64
A.Re[2] => Add2.IN63
A.Re[2] => Add4.IN63
A.Re[3] => Add2.IN62
A.Re[3] => Add4.IN62
A.Re[4] => Add2.IN61
A.Re[4] => Add4.IN61
A.Re[5] => Add2.IN60
A.Re[5] => Add4.IN60
A.Re[6] => Add2.IN59
A.Re[6] => Add4.IN59
A.Re[7] => Add2.IN58
A.Re[7] => Add4.IN58
A.Re[8] => Add2.IN57
A.Re[8] => Add4.IN57
A.Re[9] => Add2.IN56
A.Re[9] => Add4.IN56
A.Re[10] => Add2.IN55
A.Re[10] => Add4.IN55
A.Re[11] => Add2.IN54
A.Re[11] => Add4.IN54
A.Re[12] => Add2.IN53
A.Re[12] => Add4.IN53
A.Re[13] => Add2.IN52
A.Re[13] => Add4.IN52
A.Re[14] => Add2.IN51
A.Re[14] => Add4.IN51
A.Re[15] => Add2.IN50
A.Re[15] => Add4.IN50
A.Re[16] => Add2.IN49
A.Re[16] => Add4.IN49
A.Re[17] => Add2.IN48
A.Re[17] => Add4.IN48
A.Re[18] => Add2.IN47
A.Re[18] => Add4.IN47
A.Re[19] => Add2.IN46
A.Re[19] => Add4.IN46
A.Re[20] => Add2.IN45
A.Re[20] => Add4.IN45
A.Re[21] => Add2.IN44
A.Re[21] => Add4.IN44
A.Re[22] => Add2.IN43
A.Re[22] => Add4.IN43
A.Re[23] => Add2.IN42
A.Re[23] => Add4.IN42
A.Re[24] => Add2.IN41
A.Re[24] => Add4.IN41
A.Re[25] => Add2.IN40
A.Re[25] => Add4.IN40
A.Re[26] => Add2.IN39
A.Re[26] => Add4.IN39
A.Re[27] => Add2.IN38
A.Re[27] => Add4.IN38
A.Re[28] => Add2.IN37
A.Re[28] => Add4.IN37
A.Re[29] => Add2.IN36
A.Re[29] => Add4.IN36
A.Re[30] => Add2.IN35
A.Re[30] => Add4.IN35
A.Re[31] => Add2.IN33
A.Re[31] => Add4.IN33
A.Re[31] => Add2.IN34
A.Re[31] => Add4.IN34
B.Im[0] => ~NO_FANOUT~
B.Im[1] => ~NO_FANOUT~
B.Im[2] => ~NO_FANOUT~
B.Im[3] => ~NO_FANOUT~
B.Im[4] => ~NO_FANOUT~
B.Im[5] => ~NO_FANOUT~
B.Im[6] => ~NO_FANOUT~
B.Im[7] => ~NO_FANOUT~
B.Im[8] => ~NO_FANOUT~
B.Im[9] => ~NO_FANOUT~
B.Im[10] => ~NO_FANOUT~
B.Im[11] => ~NO_FANOUT~
B.Im[12] => ~NO_FANOUT~
B.Im[13] => ~NO_FANOUT~
B.Im[14] => ~NO_FANOUT~
B.Im[15] => Mult1.IN16
B.Im[15] => Mult2.IN16
B.Im[16] => Mult1.IN15
B.Im[16] => Mult2.IN15
B.Im[17] => Mult1.IN14
B.Im[17] => Mult2.IN14
B.Im[18] => Mult1.IN13
B.Im[18] => Mult2.IN13
B.Im[19] => Mult1.IN12
B.Im[19] => Mult2.IN12
B.Im[20] => Mult1.IN11
B.Im[20] => Mult2.IN11
B.Im[21] => Mult1.IN10
B.Im[21] => Mult2.IN10
B.Im[22] => Mult1.IN9
B.Im[22] => Mult2.IN9
B.Im[23] => Mult1.IN8
B.Im[23] => Mult2.IN8
B.Im[24] => Mult1.IN7
B.Im[24] => Mult2.IN7
B.Im[25] => Mult1.IN6
B.Im[25] => Mult2.IN6
B.Im[26] => Mult1.IN5
B.Im[26] => Mult2.IN5
B.Im[27] => Mult1.IN4
B.Im[27] => Mult2.IN4
B.Im[28] => Mult1.IN3
B.Im[28] => Mult2.IN3
B.Im[29] => Mult1.IN2
B.Im[29] => Mult2.IN2
B.Im[30] => Mult1.IN1
B.Im[30] => Mult2.IN1
B.Im[31] => Mult1.IN0
B.Im[31] => Mult2.IN0
B.Re[0] => ~NO_FANOUT~
B.Re[1] => ~NO_FANOUT~
B.Re[2] => ~NO_FANOUT~
B.Re[3] => ~NO_FANOUT~
B.Re[4] => ~NO_FANOUT~
B.Re[5] => ~NO_FANOUT~
B.Re[6] => ~NO_FANOUT~
B.Re[7] => ~NO_FANOUT~
B.Re[8] => ~NO_FANOUT~
B.Re[9] => ~NO_FANOUT~
B.Re[10] => ~NO_FANOUT~
B.Re[11] => ~NO_FANOUT~
B.Re[12] => ~NO_FANOUT~
B.Re[13] => ~NO_FANOUT~
B.Re[14] => ~NO_FANOUT~
B.Re[15] => Mult0.IN16
B.Re[15] => Mult3.IN16
B.Re[16] => Mult0.IN15
B.Re[16] => Mult3.IN15
B.Re[17] => Mult0.IN14
B.Re[17] => Mult3.IN14
B.Re[18] => Mult0.IN13
B.Re[18] => Mult3.IN13
B.Re[19] => Mult0.IN12
B.Re[19] => Mult3.IN12
B.Re[20] => Mult0.IN11
B.Re[20] => Mult3.IN11
B.Re[21] => Mult0.IN10
B.Re[21] => Mult3.IN10
B.Re[22] => Mult0.IN9
B.Re[22] => Mult3.IN9
B.Re[23] => Mult0.IN8
B.Re[23] => Mult3.IN8
B.Re[24] => Mult0.IN7
B.Re[24] => Mult3.IN7
B.Re[25] => Mult0.IN6
B.Re[25] => Mult3.IN6
B.Re[26] => Mult0.IN5
B.Re[26] => Mult3.IN5
B.Re[27] => Mult0.IN4
B.Re[27] => Mult3.IN4
B.Re[28] => Mult0.IN3
B.Re[28] => Mult3.IN3
B.Re[29] => Mult0.IN2
B.Re[29] => Mult3.IN2
B.Re[30] => Mult0.IN1
B.Re[30] => Mult3.IN1
B.Re[31] => Mult0.IN0
B.Re[31] => Mult3.IN0
w.Im[0] => ~NO_FANOUT~
w.Im[1] => ~NO_FANOUT~
w.Im[2] => ~NO_FANOUT~
w.Im[3] => ~NO_FANOUT~
w.Im[4] => ~NO_FANOUT~
w.Im[5] => ~NO_FANOUT~
w.Im[6] => ~NO_FANOUT~
w.Im[7] => ~NO_FANOUT~
w.Im[8] => ~NO_FANOUT~
w.Im[9] => ~NO_FANOUT~
w.Im[10] => ~NO_FANOUT~
w.Im[11] => ~NO_FANOUT~
w.Im[12] => ~NO_FANOUT~
w.Im[13] => ~NO_FANOUT~
w.Im[14] => ~NO_FANOUT~
w.Im[15] => ~NO_FANOUT~
w.Im[16] => Mult1.IN32
w.Im[16] => Mult3.IN32
w.Im[17] => Mult1.IN31
w.Im[17] => Mult3.IN31
w.Im[18] => Mult1.IN30
w.Im[18] => Mult3.IN30
w.Im[19] => Mult1.IN29
w.Im[19] => Mult3.IN29
w.Im[20] => Mult1.IN28
w.Im[20] => Mult3.IN28
w.Im[21] => Mult1.IN27
w.Im[21] => Mult3.IN27
w.Im[22] => Mult1.IN26
w.Im[22] => Mult3.IN26
w.Im[23] => Mult1.IN25
w.Im[23] => Mult3.IN25
w.Im[24] => Mult1.IN24
w.Im[24] => Mult3.IN24
w.Im[25] => Mult1.IN23
w.Im[25] => Mult3.IN23
w.Im[26] => Mult1.IN22
w.Im[26] => Mult3.IN22
w.Im[27] => Mult1.IN21
w.Im[27] => Mult3.IN21
w.Im[28] => Mult1.IN20
w.Im[28] => Mult3.IN20
w.Im[29] => Mult1.IN19
w.Im[29] => Mult3.IN19
w.Im[30] => Mult1.IN18
w.Im[30] => Mult3.IN18
w.Im[31] => Mult1.IN17
w.Im[31] => Mult3.IN17
w.Re[0] => ~NO_FANOUT~
w.Re[1] => ~NO_FANOUT~
w.Re[2] => ~NO_FANOUT~
w.Re[3] => ~NO_FANOUT~
w.Re[4] => ~NO_FANOUT~
w.Re[5] => ~NO_FANOUT~
w.Re[6] => ~NO_FANOUT~
w.Re[7] => ~NO_FANOUT~
w.Re[8] => ~NO_FANOUT~
w.Re[9] => ~NO_FANOUT~
w.Re[10] => ~NO_FANOUT~
w.Re[11] => ~NO_FANOUT~
w.Re[12] => ~NO_FANOUT~
w.Re[13] => ~NO_FANOUT~
w.Re[14] => ~NO_FANOUT~
w.Re[15] => ~NO_FANOUT~
w.Re[16] => Mult0.IN32
w.Re[16] => Mult2.IN32
w.Re[17] => Mult0.IN31
w.Re[17] => Mult2.IN31
w.Re[18] => Mult0.IN30
w.Re[18] => Mult2.IN30
w.Re[19] => Mult0.IN29
w.Re[19] => Mult2.IN29
w.Re[20] => Mult0.IN28
w.Re[20] => Mult2.IN28
w.Re[21] => Mult0.IN27
w.Re[21] => Mult2.IN27
w.Re[22] => Mult0.IN26
w.Re[22] => Mult2.IN26
w.Re[23] => Mult0.IN25
w.Re[23] => Mult2.IN25
w.Re[24] => Mult0.IN24
w.Re[24] => Mult2.IN24
w.Re[25] => Mult0.IN23
w.Re[25] => Mult2.IN23
w.Re[26] => Mult0.IN22
w.Re[26] => Mult2.IN22
w.Re[27] => Mult0.IN21
w.Re[27] => Mult2.IN21
w.Re[28] => Mult0.IN20
w.Re[28] => Mult2.IN20
w.Re[29] => Mult0.IN19
w.Re[29] => Mult2.IN19
w.Re[30] => Mult0.IN18
w.Re[30] => Mult2.IN18
w.Re[31] => Mult0.IN17
w.Re[31] => Mult2.IN17
C.Im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
D.Im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|fft_core:my_fft|butterfly:fft_5_7
A.Im[0] => ~NO_FANOUT~
A.Im[1] => Add3.IN64
A.Im[1] => Add5.IN64
A.Im[2] => Add3.IN63
A.Im[2] => Add5.IN63
A.Im[3] => Add3.IN62
A.Im[3] => Add5.IN62
A.Im[4] => Add3.IN61
A.Im[4] => Add5.IN61
A.Im[5] => Add3.IN60
A.Im[5] => Add5.IN60
A.Im[6] => Add3.IN59
A.Im[6] => Add5.IN59
A.Im[7] => Add3.IN58
A.Im[7] => Add5.IN58
A.Im[8] => Add3.IN57
A.Im[8] => Add5.IN57
A.Im[9] => Add3.IN56
A.Im[9] => Add5.IN56
A.Im[10] => Add3.IN55
A.Im[10] => Add5.IN55
A.Im[11] => Add3.IN54
A.Im[11] => Add5.IN54
A.Im[12] => Add3.IN53
A.Im[12] => Add5.IN53
A.Im[13] => Add3.IN52
A.Im[13] => Add5.IN52
A.Im[14] => Add3.IN51
A.Im[14] => Add5.IN51
A.Im[15] => Add3.IN50
A.Im[15] => Add5.IN50
A.Im[16] => Add3.IN49
A.Im[16] => Add5.IN49
A.Im[17] => Add3.IN48
A.Im[17] => Add5.IN48
A.Im[18] => Add3.IN47
A.Im[18] => Add5.IN47
A.Im[19] => Add3.IN46
A.Im[19] => Add5.IN46
A.Im[20] => Add3.IN45
A.Im[20] => Add5.IN45
A.Im[21] => Add3.IN44
A.Im[21] => Add5.IN44
A.Im[22] => Add3.IN43
A.Im[22] => Add5.IN43
A.Im[23] => Add3.IN42
A.Im[23] => Add5.IN42
A.Im[24] => Add3.IN41
A.Im[24] => Add5.IN41
A.Im[25] => Add3.IN40
A.Im[25] => Add5.IN40
A.Im[26] => Add3.IN39
A.Im[26] => Add5.IN39
A.Im[27] => Add3.IN38
A.Im[27] => Add5.IN38
A.Im[28] => Add3.IN37
A.Im[28] => Add5.IN37
A.Im[29] => Add3.IN36
A.Im[29] => Add5.IN36
A.Im[30] => Add3.IN35
A.Im[30] => Add5.IN35
A.Im[31] => Add3.IN33
A.Im[31] => Add5.IN33
A.Im[31] => Add3.IN34
A.Im[31] => Add5.IN34
A.Re[0] => ~NO_FANOUT~
A.Re[1] => Add2.IN64
A.Re[1] => Add4.IN64
A.Re[2] => Add2.IN63
A.Re[2] => Add4.IN63
A.Re[3] => Add2.IN62
A.Re[3] => Add4.IN62
A.Re[4] => Add2.IN61
A.Re[4] => Add4.IN61
A.Re[5] => Add2.IN60
A.Re[5] => Add4.IN60
A.Re[6] => Add2.IN59
A.Re[6] => Add4.IN59
A.Re[7] => Add2.IN58
A.Re[7] => Add4.IN58
A.Re[8] => Add2.IN57
A.Re[8] => Add4.IN57
A.Re[9] => Add2.IN56
A.Re[9] => Add4.IN56
A.Re[10] => Add2.IN55
A.Re[10] => Add4.IN55
A.Re[11] => Add2.IN54
A.Re[11] => Add4.IN54
A.Re[12] => Add2.IN53
A.Re[12] => Add4.IN53
A.Re[13] => Add2.IN52
A.Re[13] => Add4.IN52
A.Re[14] => Add2.IN51
A.Re[14] => Add4.IN51
A.Re[15] => Add2.IN50
A.Re[15] => Add4.IN50
A.Re[16] => Add2.IN49
A.Re[16] => Add4.IN49
A.Re[17] => Add2.IN48
A.Re[17] => Add4.IN48
A.Re[18] => Add2.IN47
A.Re[18] => Add4.IN47
A.Re[19] => Add2.IN46
A.Re[19] => Add4.IN46
A.Re[20] => Add2.IN45
A.Re[20] => Add4.IN45
A.Re[21] => Add2.IN44
A.Re[21] => Add4.IN44
A.Re[22] => Add2.IN43
A.Re[22] => Add4.IN43
A.Re[23] => Add2.IN42
A.Re[23] => Add4.IN42
A.Re[24] => Add2.IN41
A.Re[24] => Add4.IN41
A.Re[25] => Add2.IN40
A.Re[25] => Add4.IN40
A.Re[26] => Add2.IN39
A.Re[26] => Add4.IN39
A.Re[27] => Add2.IN38
A.Re[27] => Add4.IN38
A.Re[28] => Add2.IN37
A.Re[28] => Add4.IN37
A.Re[29] => Add2.IN36
A.Re[29] => Add4.IN36
A.Re[30] => Add2.IN35
A.Re[30] => Add4.IN35
A.Re[31] => Add2.IN33
A.Re[31] => Add4.IN33
A.Re[31] => Add2.IN34
A.Re[31] => Add4.IN34
B.Im[0] => ~NO_FANOUT~
B.Im[1] => ~NO_FANOUT~
B.Im[2] => ~NO_FANOUT~
B.Im[3] => ~NO_FANOUT~
B.Im[4] => ~NO_FANOUT~
B.Im[5] => ~NO_FANOUT~
B.Im[6] => ~NO_FANOUT~
B.Im[7] => ~NO_FANOUT~
B.Im[8] => ~NO_FANOUT~
B.Im[9] => ~NO_FANOUT~
B.Im[10] => ~NO_FANOUT~
B.Im[11] => ~NO_FANOUT~
B.Im[12] => ~NO_FANOUT~
B.Im[13] => ~NO_FANOUT~
B.Im[14] => ~NO_FANOUT~
B.Im[15] => Mult1.IN16
B.Im[15] => Mult2.IN16
B.Im[16] => Mult1.IN15
B.Im[16] => Mult2.IN15
B.Im[17] => Mult1.IN14
B.Im[17] => Mult2.IN14
B.Im[18] => Mult1.IN13
B.Im[18] => Mult2.IN13
B.Im[19] => Mult1.IN12
B.Im[19] => Mult2.IN12
B.Im[20] => Mult1.IN11
B.Im[20] => Mult2.IN11
B.Im[21] => Mult1.IN10
B.Im[21] => Mult2.IN10
B.Im[22] => Mult1.IN9
B.Im[22] => Mult2.IN9
B.Im[23] => Mult1.IN8
B.Im[23] => Mult2.IN8
B.Im[24] => Mult1.IN7
B.Im[24] => Mult2.IN7
B.Im[25] => Mult1.IN6
B.Im[25] => Mult2.IN6
B.Im[26] => Mult1.IN5
B.Im[26] => Mult2.IN5
B.Im[27] => Mult1.IN4
B.Im[27] => Mult2.IN4
B.Im[28] => Mult1.IN3
B.Im[28] => Mult2.IN3
B.Im[29] => Mult1.IN2
B.Im[29] => Mult2.IN2
B.Im[30] => Mult1.IN1
B.Im[30] => Mult2.IN1
B.Im[31] => Mult1.IN0
B.Im[31] => Mult2.IN0
B.Re[0] => ~NO_FANOUT~
B.Re[1] => ~NO_FANOUT~
B.Re[2] => ~NO_FANOUT~
B.Re[3] => ~NO_FANOUT~
B.Re[4] => ~NO_FANOUT~
B.Re[5] => ~NO_FANOUT~
B.Re[6] => ~NO_FANOUT~
B.Re[7] => ~NO_FANOUT~
B.Re[8] => ~NO_FANOUT~
B.Re[9] => ~NO_FANOUT~
B.Re[10] => ~NO_FANOUT~
B.Re[11] => ~NO_FANOUT~
B.Re[12] => ~NO_FANOUT~
B.Re[13] => ~NO_FANOUT~
B.Re[14] => ~NO_FANOUT~
B.Re[15] => Mult0.IN16
B.Re[15] => Mult3.IN16
B.Re[16] => Mult0.IN15
B.Re[16] => Mult3.IN15
B.Re[17] => Mult0.IN14
B.Re[17] => Mult3.IN14
B.Re[18] => Mult0.IN13
B.Re[18] => Mult3.IN13
B.Re[19] => Mult0.IN12
B.Re[19] => Mult3.IN12
B.Re[20] => Mult0.IN11
B.Re[20] => Mult3.IN11
B.Re[21] => Mult0.IN10
B.Re[21] => Mult3.IN10
B.Re[22] => Mult0.IN9
B.Re[22] => Mult3.IN9
B.Re[23] => Mult0.IN8
B.Re[23] => Mult3.IN8
B.Re[24] => Mult0.IN7
B.Re[24] => Mult3.IN7
B.Re[25] => Mult0.IN6
B.Re[25] => Mult3.IN6
B.Re[26] => Mult0.IN5
B.Re[26] => Mult3.IN5
B.Re[27] => Mult0.IN4
B.Re[27] => Mult3.IN4
B.Re[28] => Mult0.IN3
B.Re[28] => Mult3.IN3
B.Re[29] => Mult0.IN2
B.Re[29] => Mult3.IN2
B.Re[30] => Mult0.IN1
B.Re[30] => Mult3.IN1
B.Re[31] => Mult0.IN0
B.Re[31] => Mult3.IN0
w.Im[0] => ~NO_FANOUT~
w.Im[1] => ~NO_FANOUT~
w.Im[2] => ~NO_FANOUT~
w.Im[3] => ~NO_FANOUT~
w.Im[4] => ~NO_FANOUT~
w.Im[5] => ~NO_FANOUT~
w.Im[6] => ~NO_FANOUT~
w.Im[7] => ~NO_FANOUT~
w.Im[8] => ~NO_FANOUT~
w.Im[9] => ~NO_FANOUT~
w.Im[10] => ~NO_FANOUT~
w.Im[11] => ~NO_FANOUT~
w.Im[12] => ~NO_FANOUT~
w.Im[13] => ~NO_FANOUT~
w.Im[14] => ~NO_FANOUT~
w.Im[15] => ~NO_FANOUT~
w.Im[16] => Mult1.IN32
w.Im[16] => Mult3.IN32
w.Im[17] => Mult1.IN31
w.Im[17] => Mult3.IN31
w.Im[18] => Mult1.IN30
w.Im[18] => Mult3.IN30
w.Im[19] => Mult1.IN29
w.Im[19] => Mult3.IN29
w.Im[20] => Mult1.IN28
w.Im[20] => Mult3.IN28
w.Im[21] => Mult1.IN27
w.Im[21] => Mult3.IN27
w.Im[22] => Mult1.IN26
w.Im[22] => Mult3.IN26
w.Im[23] => Mult1.IN25
w.Im[23] => Mult3.IN25
w.Im[24] => Mult1.IN24
w.Im[24] => Mult3.IN24
w.Im[25] => Mult1.IN23
w.Im[25] => Mult3.IN23
w.Im[26] => Mult1.IN22
w.Im[26] => Mult3.IN22
w.Im[27] => Mult1.IN21
w.Im[27] => Mult3.IN21
w.Im[28] => Mult1.IN20
w.Im[28] => Mult3.IN20
w.Im[29] => Mult1.IN19
w.Im[29] => Mult3.IN19
w.Im[30] => Mult1.IN18
w.Im[30] => Mult3.IN18
w.Im[31] => Mult1.IN17
w.Im[31] => Mult3.IN17
w.Re[0] => ~NO_FANOUT~
w.Re[1] => ~NO_FANOUT~
w.Re[2] => ~NO_FANOUT~
w.Re[3] => ~NO_FANOUT~
w.Re[4] => ~NO_FANOUT~
w.Re[5] => ~NO_FANOUT~
w.Re[6] => ~NO_FANOUT~
w.Re[7] => ~NO_FANOUT~
w.Re[8] => ~NO_FANOUT~
w.Re[9] => ~NO_FANOUT~
w.Re[10] => ~NO_FANOUT~
w.Re[11] => ~NO_FANOUT~
w.Re[12] => ~NO_FANOUT~
w.Re[13] => ~NO_FANOUT~
w.Re[14] => ~NO_FANOUT~
w.Re[15] => ~NO_FANOUT~
w.Re[16] => Mult0.IN32
w.Re[16] => Mult2.IN32
w.Re[17] => Mult0.IN31
w.Re[17] => Mult2.IN31
w.Re[18] => Mult0.IN30
w.Re[18] => Mult2.IN30
w.Re[19] => Mult0.IN29
w.Re[19] => Mult2.IN29
w.Re[20] => Mult0.IN28
w.Re[20] => Mult2.IN28
w.Re[21] => Mult0.IN27
w.Re[21] => Mult2.IN27
w.Re[22] => Mult0.IN26
w.Re[22] => Mult2.IN26
w.Re[23] => Mult0.IN25
w.Re[23] => Mult2.IN25
w.Re[24] => Mult0.IN24
w.Re[24] => Mult2.IN24
w.Re[25] => Mult0.IN23
w.Re[25] => Mult2.IN23
w.Re[26] => Mult0.IN22
w.Re[26] => Mult2.IN22
w.Re[27] => Mult0.IN21
w.Re[27] => Mult2.IN21
w.Re[28] => Mult0.IN20
w.Re[28] => Mult2.IN20
w.Re[29] => Mult0.IN19
w.Re[29] => Mult2.IN19
w.Re[30] => Mult0.IN18
w.Re[30] => Mult2.IN18
w.Re[31] => Mult0.IN17
w.Re[31] => Mult2.IN17
C.Im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
D.Im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|fft_core:my_fft|butterfly:fft_8_10
A.Im[0] => ~NO_FANOUT~
A.Im[1] => Add3.IN64
A.Im[1] => Add5.IN64
A.Im[2] => Add3.IN63
A.Im[2] => Add5.IN63
A.Im[3] => Add3.IN62
A.Im[3] => Add5.IN62
A.Im[4] => Add3.IN61
A.Im[4] => Add5.IN61
A.Im[5] => Add3.IN60
A.Im[5] => Add5.IN60
A.Im[6] => Add3.IN59
A.Im[6] => Add5.IN59
A.Im[7] => Add3.IN58
A.Im[7] => Add5.IN58
A.Im[8] => Add3.IN57
A.Im[8] => Add5.IN57
A.Im[9] => Add3.IN56
A.Im[9] => Add5.IN56
A.Im[10] => Add3.IN55
A.Im[10] => Add5.IN55
A.Im[11] => Add3.IN54
A.Im[11] => Add5.IN54
A.Im[12] => Add3.IN53
A.Im[12] => Add5.IN53
A.Im[13] => Add3.IN52
A.Im[13] => Add5.IN52
A.Im[14] => Add3.IN51
A.Im[14] => Add5.IN51
A.Im[15] => Add3.IN50
A.Im[15] => Add5.IN50
A.Im[16] => Add3.IN49
A.Im[16] => Add5.IN49
A.Im[17] => Add3.IN48
A.Im[17] => Add5.IN48
A.Im[18] => Add3.IN47
A.Im[18] => Add5.IN47
A.Im[19] => Add3.IN46
A.Im[19] => Add5.IN46
A.Im[20] => Add3.IN45
A.Im[20] => Add5.IN45
A.Im[21] => Add3.IN44
A.Im[21] => Add5.IN44
A.Im[22] => Add3.IN43
A.Im[22] => Add5.IN43
A.Im[23] => Add3.IN42
A.Im[23] => Add5.IN42
A.Im[24] => Add3.IN41
A.Im[24] => Add5.IN41
A.Im[25] => Add3.IN40
A.Im[25] => Add5.IN40
A.Im[26] => Add3.IN39
A.Im[26] => Add5.IN39
A.Im[27] => Add3.IN38
A.Im[27] => Add5.IN38
A.Im[28] => Add3.IN37
A.Im[28] => Add5.IN37
A.Im[29] => Add3.IN36
A.Im[29] => Add5.IN36
A.Im[30] => Add3.IN35
A.Im[30] => Add5.IN35
A.Im[31] => Add3.IN33
A.Im[31] => Add5.IN33
A.Im[31] => Add3.IN34
A.Im[31] => Add5.IN34
A.Re[0] => ~NO_FANOUT~
A.Re[1] => Add2.IN64
A.Re[1] => Add4.IN64
A.Re[2] => Add2.IN63
A.Re[2] => Add4.IN63
A.Re[3] => Add2.IN62
A.Re[3] => Add4.IN62
A.Re[4] => Add2.IN61
A.Re[4] => Add4.IN61
A.Re[5] => Add2.IN60
A.Re[5] => Add4.IN60
A.Re[6] => Add2.IN59
A.Re[6] => Add4.IN59
A.Re[7] => Add2.IN58
A.Re[7] => Add4.IN58
A.Re[8] => Add2.IN57
A.Re[8] => Add4.IN57
A.Re[9] => Add2.IN56
A.Re[9] => Add4.IN56
A.Re[10] => Add2.IN55
A.Re[10] => Add4.IN55
A.Re[11] => Add2.IN54
A.Re[11] => Add4.IN54
A.Re[12] => Add2.IN53
A.Re[12] => Add4.IN53
A.Re[13] => Add2.IN52
A.Re[13] => Add4.IN52
A.Re[14] => Add2.IN51
A.Re[14] => Add4.IN51
A.Re[15] => Add2.IN50
A.Re[15] => Add4.IN50
A.Re[16] => Add2.IN49
A.Re[16] => Add4.IN49
A.Re[17] => Add2.IN48
A.Re[17] => Add4.IN48
A.Re[18] => Add2.IN47
A.Re[18] => Add4.IN47
A.Re[19] => Add2.IN46
A.Re[19] => Add4.IN46
A.Re[20] => Add2.IN45
A.Re[20] => Add4.IN45
A.Re[21] => Add2.IN44
A.Re[21] => Add4.IN44
A.Re[22] => Add2.IN43
A.Re[22] => Add4.IN43
A.Re[23] => Add2.IN42
A.Re[23] => Add4.IN42
A.Re[24] => Add2.IN41
A.Re[24] => Add4.IN41
A.Re[25] => Add2.IN40
A.Re[25] => Add4.IN40
A.Re[26] => Add2.IN39
A.Re[26] => Add4.IN39
A.Re[27] => Add2.IN38
A.Re[27] => Add4.IN38
A.Re[28] => Add2.IN37
A.Re[28] => Add4.IN37
A.Re[29] => Add2.IN36
A.Re[29] => Add4.IN36
A.Re[30] => Add2.IN35
A.Re[30] => Add4.IN35
A.Re[31] => Add2.IN33
A.Re[31] => Add4.IN33
A.Re[31] => Add2.IN34
A.Re[31] => Add4.IN34
B.Im[0] => ~NO_FANOUT~
B.Im[1] => ~NO_FANOUT~
B.Im[2] => ~NO_FANOUT~
B.Im[3] => ~NO_FANOUT~
B.Im[4] => ~NO_FANOUT~
B.Im[5] => ~NO_FANOUT~
B.Im[6] => ~NO_FANOUT~
B.Im[7] => ~NO_FANOUT~
B.Im[8] => ~NO_FANOUT~
B.Im[9] => ~NO_FANOUT~
B.Im[10] => ~NO_FANOUT~
B.Im[11] => ~NO_FANOUT~
B.Im[12] => ~NO_FANOUT~
B.Im[13] => ~NO_FANOUT~
B.Im[14] => ~NO_FANOUT~
B.Im[15] => Mult1.IN16
B.Im[15] => Mult2.IN16
B.Im[16] => Mult1.IN15
B.Im[16] => Mult2.IN15
B.Im[17] => Mult1.IN14
B.Im[17] => Mult2.IN14
B.Im[18] => Mult1.IN13
B.Im[18] => Mult2.IN13
B.Im[19] => Mult1.IN12
B.Im[19] => Mult2.IN12
B.Im[20] => Mult1.IN11
B.Im[20] => Mult2.IN11
B.Im[21] => Mult1.IN10
B.Im[21] => Mult2.IN10
B.Im[22] => Mult1.IN9
B.Im[22] => Mult2.IN9
B.Im[23] => Mult1.IN8
B.Im[23] => Mult2.IN8
B.Im[24] => Mult1.IN7
B.Im[24] => Mult2.IN7
B.Im[25] => Mult1.IN6
B.Im[25] => Mult2.IN6
B.Im[26] => Mult1.IN5
B.Im[26] => Mult2.IN5
B.Im[27] => Mult1.IN4
B.Im[27] => Mult2.IN4
B.Im[28] => Mult1.IN3
B.Im[28] => Mult2.IN3
B.Im[29] => Mult1.IN2
B.Im[29] => Mult2.IN2
B.Im[30] => Mult1.IN1
B.Im[30] => Mult2.IN1
B.Im[31] => Mult1.IN0
B.Im[31] => Mult2.IN0
B.Re[0] => ~NO_FANOUT~
B.Re[1] => ~NO_FANOUT~
B.Re[2] => ~NO_FANOUT~
B.Re[3] => ~NO_FANOUT~
B.Re[4] => ~NO_FANOUT~
B.Re[5] => ~NO_FANOUT~
B.Re[6] => ~NO_FANOUT~
B.Re[7] => ~NO_FANOUT~
B.Re[8] => ~NO_FANOUT~
B.Re[9] => ~NO_FANOUT~
B.Re[10] => ~NO_FANOUT~
B.Re[11] => ~NO_FANOUT~
B.Re[12] => ~NO_FANOUT~
B.Re[13] => ~NO_FANOUT~
B.Re[14] => ~NO_FANOUT~
B.Re[15] => Mult0.IN16
B.Re[15] => Mult3.IN16
B.Re[16] => Mult0.IN15
B.Re[16] => Mult3.IN15
B.Re[17] => Mult0.IN14
B.Re[17] => Mult3.IN14
B.Re[18] => Mult0.IN13
B.Re[18] => Mult3.IN13
B.Re[19] => Mult0.IN12
B.Re[19] => Mult3.IN12
B.Re[20] => Mult0.IN11
B.Re[20] => Mult3.IN11
B.Re[21] => Mult0.IN10
B.Re[21] => Mult3.IN10
B.Re[22] => Mult0.IN9
B.Re[22] => Mult3.IN9
B.Re[23] => Mult0.IN8
B.Re[23] => Mult3.IN8
B.Re[24] => Mult0.IN7
B.Re[24] => Mult3.IN7
B.Re[25] => Mult0.IN6
B.Re[25] => Mult3.IN6
B.Re[26] => Mult0.IN5
B.Re[26] => Mult3.IN5
B.Re[27] => Mult0.IN4
B.Re[27] => Mult3.IN4
B.Re[28] => Mult0.IN3
B.Re[28] => Mult3.IN3
B.Re[29] => Mult0.IN2
B.Re[29] => Mult3.IN2
B.Re[30] => Mult0.IN1
B.Re[30] => Mult3.IN1
B.Re[31] => Mult0.IN0
B.Re[31] => Mult3.IN0
w.Im[0] => ~NO_FANOUT~
w.Im[1] => ~NO_FANOUT~
w.Im[2] => ~NO_FANOUT~
w.Im[3] => ~NO_FANOUT~
w.Im[4] => ~NO_FANOUT~
w.Im[5] => ~NO_FANOUT~
w.Im[6] => ~NO_FANOUT~
w.Im[7] => ~NO_FANOUT~
w.Im[8] => ~NO_FANOUT~
w.Im[9] => ~NO_FANOUT~
w.Im[10] => ~NO_FANOUT~
w.Im[11] => ~NO_FANOUT~
w.Im[12] => ~NO_FANOUT~
w.Im[13] => ~NO_FANOUT~
w.Im[14] => ~NO_FANOUT~
w.Im[15] => ~NO_FANOUT~
w.Im[16] => Mult1.IN32
w.Im[16] => Mult3.IN32
w.Im[17] => Mult1.IN31
w.Im[17] => Mult3.IN31
w.Im[18] => Mult1.IN30
w.Im[18] => Mult3.IN30
w.Im[19] => Mult1.IN29
w.Im[19] => Mult3.IN29
w.Im[20] => Mult1.IN28
w.Im[20] => Mult3.IN28
w.Im[21] => Mult1.IN27
w.Im[21] => Mult3.IN27
w.Im[22] => Mult1.IN26
w.Im[22] => Mult3.IN26
w.Im[23] => Mult1.IN25
w.Im[23] => Mult3.IN25
w.Im[24] => Mult1.IN24
w.Im[24] => Mult3.IN24
w.Im[25] => Mult1.IN23
w.Im[25] => Mult3.IN23
w.Im[26] => Mult1.IN22
w.Im[26] => Mult3.IN22
w.Im[27] => Mult1.IN21
w.Im[27] => Mult3.IN21
w.Im[28] => Mult1.IN20
w.Im[28] => Mult3.IN20
w.Im[29] => Mult1.IN19
w.Im[29] => Mult3.IN19
w.Im[30] => Mult1.IN18
w.Im[30] => Mult3.IN18
w.Im[31] => Mult1.IN17
w.Im[31] => Mult3.IN17
w.Re[0] => ~NO_FANOUT~
w.Re[1] => ~NO_FANOUT~
w.Re[2] => ~NO_FANOUT~
w.Re[3] => ~NO_FANOUT~
w.Re[4] => ~NO_FANOUT~
w.Re[5] => ~NO_FANOUT~
w.Re[6] => ~NO_FANOUT~
w.Re[7] => ~NO_FANOUT~
w.Re[8] => ~NO_FANOUT~
w.Re[9] => ~NO_FANOUT~
w.Re[10] => ~NO_FANOUT~
w.Re[11] => ~NO_FANOUT~
w.Re[12] => ~NO_FANOUT~
w.Re[13] => ~NO_FANOUT~
w.Re[14] => ~NO_FANOUT~
w.Re[15] => ~NO_FANOUT~
w.Re[16] => Mult0.IN32
w.Re[16] => Mult2.IN32
w.Re[17] => Mult0.IN31
w.Re[17] => Mult2.IN31
w.Re[18] => Mult0.IN30
w.Re[18] => Mult2.IN30
w.Re[19] => Mult0.IN29
w.Re[19] => Mult2.IN29
w.Re[20] => Mult0.IN28
w.Re[20] => Mult2.IN28
w.Re[21] => Mult0.IN27
w.Re[21] => Mult2.IN27
w.Re[22] => Mult0.IN26
w.Re[22] => Mult2.IN26
w.Re[23] => Mult0.IN25
w.Re[23] => Mult2.IN25
w.Re[24] => Mult0.IN24
w.Re[24] => Mult2.IN24
w.Re[25] => Mult0.IN23
w.Re[25] => Mult2.IN23
w.Re[26] => Mult0.IN22
w.Re[26] => Mult2.IN22
w.Re[27] => Mult0.IN21
w.Re[27] => Mult2.IN21
w.Re[28] => Mult0.IN20
w.Re[28] => Mult2.IN20
w.Re[29] => Mult0.IN19
w.Re[29] => Mult2.IN19
w.Re[30] => Mult0.IN18
w.Re[30] => Mult2.IN18
w.Re[31] => Mult0.IN17
w.Re[31] => Mult2.IN17
C.Im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
D.Im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|fft_core:my_fft|butterfly:fft_9_11
A.Im[0] => ~NO_FANOUT~
A.Im[1] => Add3.IN64
A.Im[1] => Add5.IN64
A.Im[2] => Add3.IN63
A.Im[2] => Add5.IN63
A.Im[3] => Add3.IN62
A.Im[3] => Add5.IN62
A.Im[4] => Add3.IN61
A.Im[4] => Add5.IN61
A.Im[5] => Add3.IN60
A.Im[5] => Add5.IN60
A.Im[6] => Add3.IN59
A.Im[6] => Add5.IN59
A.Im[7] => Add3.IN58
A.Im[7] => Add5.IN58
A.Im[8] => Add3.IN57
A.Im[8] => Add5.IN57
A.Im[9] => Add3.IN56
A.Im[9] => Add5.IN56
A.Im[10] => Add3.IN55
A.Im[10] => Add5.IN55
A.Im[11] => Add3.IN54
A.Im[11] => Add5.IN54
A.Im[12] => Add3.IN53
A.Im[12] => Add5.IN53
A.Im[13] => Add3.IN52
A.Im[13] => Add5.IN52
A.Im[14] => Add3.IN51
A.Im[14] => Add5.IN51
A.Im[15] => Add3.IN50
A.Im[15] => Add5.IN50
A.Im[16] => Add3.IN49
A.Im[16] => Add5.IN49
A.Im[17] => Add3.IN48
A.Im[17] => Add5.IN48
A.Im[18] => Add3.IN47
A.Im[18] => Add5.IN47
A.Im[19] => Add3.IN46
A.Im[19] => Add5.IN46
A.Im[20] => Add3.IN45
A.Im[20] => Add5.IN45
A.Im[21] => Add3.IN44
A.Im[21] => Add5.IN44
A.Im[22] => Add3.IN43
A.Im[22] => Add5.IN43
A.Im[23] => Add3.IN42
A.Im[23] => Add5.IN42
A.Im[24] => Add3.IN41
A.Im[24] => Add5.IN41
A.Im[25] => Add3.IN40
A.Im[25] => Add5.IN40
A.Im[26] => Add3.IN39
A.Im[26] => Add5.IN39
A.Im[27] => Add3.IN38
A.Im[27] => Add5.IN38
A.Im[28] => Add3.IN37
A.Im[28] => Add5.IN37
A.Im[29] => Add3.IN36
A.Im[29] => Add5.IN36
A.Im[30] => Add3.IN35
A.Im[30] => Add5.IN35
A.Im[31] => Add3.IN33
A.Im[31] => Add5.IN33
A.Im[31] => Add3.IN34
A.Im[31] => Add5.IN34
A.Re[0] => ~NO_FANOUT~
A.Re[1] => Add2.IN64
A.Re[1] => Add4.IN64
A.Re[2] => Add2.IN63
A.Re[2] => Add4.IN63
A.Re[3] => Add2.IN62
A.Re[3] => Add4.IN62
A.Re[4] => Add2.IN61
A.Re[4] => Add4.IN61
A.Re[5] => Add2.IN60
A.Re[5] => Add4.IN60
A.Re[6] => Add2.IN59
A.Re[6] => Add4.IN59
A.Re[7] => Add2.IN58
A.Re[7] => Add4.IN58
A.Re[8] => Add2.IN57
A.Re[8] => Add4.IN57
A.Re[9] => Add2.IN56
A.Re[9] => Add4.IN56
A.Re[10] => Add2.IN55
A.Re[10] => Add4.IN55
A.Re[11] => Add2.IN54
A.Re[11] => Add4.IN54
A.Re[12] => Add2.IN53
A.Re[12] => Add4.IN53
A.Re[13] => Add2.IN52
A.Re[13] => Add4.IN52
A.Re[14] => Add2.IN51
A.Re[14] => Add4.IN51
A.Re[15] => Add2.IN50
A.Re[15] => Add4.IN50
A.Re[16] => Add2.IN49
A.Re[16] => Add4.IN49
A.Re[17] => Add2.IN48
A.Re[17] => Add4.IN48
A.Re[18] => Add2.IN47
A.Re[18] => Add4.IN47
A.Re[19] => Add2.IN46
A.Re[19] => Add4.IN46
A.Re[20] => Add2.IN45
A.Re[20] => Add4.IN45
A.Re[21] => Add2.IN44
A.Re[21] => Add4.IN44
A.Re[22] => Add2.IN43
A.Re[22] => Add4.IN43
A.Re[23] => Add2.IN42
A.Re[23] => Add4.IN42
A.Re[24] => Add2.IN41
A.Re[24] => Add4.IN41
A.Re[25] => Add2.IN40
A.Re[25] => Add4.IN40
A.Re[26] => Add2.IN39
A.Re[26] => Add4.IN39
A.Re[27] => Add2.IN38
A.Re[27] => Add4.IN38
A.Re[28] => Add2.IN37
A.Re[28] => Add4.IN37
A.Re[29] => Add2.IN36
A.Re[29] => Add4.IN36
A.Re[30] => Add2.IN35
A.Re[30] => Add4.IN35
A.Re[31] => Add2.IN33
A.Re[31] => Add4.IN33
A.Re[31] => Add2.IN34
A.Re[31] => Add4.IN34
B.Im[0] => ~NO_FANOUT~
B.Im[1] => ~NO_FANOUT~
B.Im[2] => ~NO_FANOUT~
B.Im[3] => ~NO_FANOUT~
B.Im[4] => ~NO_FANOUT~
B.Im[5] => ~NO_FANOUT~
B.Im[6] => ~NO_FANOUT~
B.Im[7] => ~NO_FANOUT~
B.Im[8] => ~NO_FANOUT~
B.Im[9] => ~NO_FANOUT~
B.Im[10] => ~NO_FANOUT~
B.Im[11] => ~NO_FANOUT~
B.Im[12] => ~NO_FANOUT~
B.Im[13] => ~NO_FANOUT~
B.Im[14] => ~NO_FANOUT~
B.Im[15] => Mult1.IN16
B.Im[15] => Mult2.IN16
B.Im[16] => Mult1.IN15
B.Im[16] => Mult2.IN15
B.Im[17] => Mult1.IN14
B.Im[17] => Mult2.IN14
B.Im[18] => Mult1.IN13
B.Im[18] => Mult2.IN13
B.Im[19] => Mult1.IN12
B.Im[19] => Mult2.IN12
B.Im[20] => Mult1.IN11
B.Im[20] => Mult2.IN11
B.Im[21] => Mult1.IN10
B.Im[21] => Mult2.IN10
B.Im[22] => Mult1.IN9
B.Im[22] => Mult2.IN9
B.Im[23] => Mult1.IN8
B.Im[23] => Mult2.IN8
B.Im[24] => Mult1.IN7
B.Im[24] => Mult2.IN7
B.Im[25] => Mult1.IN6
B.Im[25] => Mult2.IN6
B.Im[26] => Mult1.IN5
B.Im[26] => Mult2.IN5
B.Im[27] => Mult1.IN4
B.Im[27] => Mult2.IN4
B.Im[28] => Mult1.IN3
B.Im[28] => Mult2.IN3
B.Im[29] => Mult1.IN2
B.Im[29] => Mult2.IN2
B.Im[30] => Mult1.IN1
B.Im[30] => Mult2.IN1
B.Im[31] => Mult1.IN0
B.Im[31] => Mult2.IN0
B.Re[0] => ~NO_FANOUT~
B.Re[1] => ~NO_FANOUT~
B.Re[2] => ~NO_FANOUT~
B.Re[3] => ~NO_FANOUT~
B.Re[4] => ~NO_FANOUT~
B.Re[5] => ~NO_FANOUT~
B.Re[6] => ~NO_FANOUT~
B.Re[7] => ~NO_FANOUT~
B.Re[8] => ~NO_FANOUT~
B.Re[9] => ~NO_FANOUT~
B.Re[10] => ~NO_FANOUT~
B.Re[11] => ~NO_FANOUT~
B.Re[12] => ~NO_FANOUT~
B.Re[13] => ~NO_FANOUT~
B.Re[14] => ~NO_FANOUT~
B.Re[15] => Mult0.IN16
B.Re[15] => Mult3.IN16
B.Re[16] => Mult0.IN15
B.Re[16] => Mult3.IN15
B.Re[17] => Mult0.IN14
B.Re[17] => Mult3.IN14
B.Re[18] => Mult0.IN13
B.Re[18] => Mult3.IN13
B.Re[19] => Mult0.IN12
B.Re[19] => Mult3.IN12
B.Re[20] => Mult0.IN11
B.Re[20] => Mult3.IN11
B.Re[21] => Mult0.IN10
B.Re[21] => Mult3.IN10
B.Re[22] => Mult0.IN9
B.Re[22] => Mult3.IN9
B.Re[23] => Mult0.IN8
B.Re[23] => Mult3.IN8
B.Re[24] => Mult0.IN7
B.Re[24] => Mult3.IN7
B.Re[25] => Mult0.IN6
B.Re[25] => Mult3.IN6
B.Re[26] => Mult0.IN5
B.Re[26] => Mult3.IN5
B.Re[27] => Mult0.IN4
B.Re[27] => Mult3.IN4
B.Re[28] => Mult0.IN3
B.Re[28] => Mult3.IN3
B.Re[29] => Mult0.IN2
B.Re[29] => Mult3.IN2
B.Re[30] => Mult0.IN1
B.Re[30] => Mult3.IN1
B.Re[31] => Mult0.IN0
B.Re[31] => Mult3.IN0
w.Im[0] => ~NO_FANOUT~
w.Im[1] => ~NO_FANOUT~
w.Im[2] => ~NO_FANOUT~
w.Im[3] => ~NO_FANOUT~
w.Im[4] => ~NO_FANOUT~
w.Im[5] => ~NO_FANOUT~
w.Im[6] => ~NO_FANOUT~
w.Im[7] => ~NO_FANOUT~
w.Im[8] => ~NO_FANOUT~
w.Im[9] => ~NO_FANOUT~
w.Im[10] => ~NO_FANOUT~
w.Im[11] => ~NO_FANOUT~
w.Im[12] => ~NO_FANOUT~
w.Im[13] => ~NO_FANOUT~
w.Im[14] => ~NO_FANOUT~
w.Im[15] => ~NO_FANOUT~
w.Im[16] => Mult1.IN32
w.Im[16] => Mult3.IN32
w.Im[17] => Mult1.IN31
w.Im[17] => Mult3.IN31
w.Im[18] => Mult1.IN30
w.Im[18] => Mult3.IN30
w.Im[19] => Mult1.IN29
w.Im[19] => Mult3.IN29
w.Im[20] => Mult1.IN28
w.Im[20] => Mult3.IN28
w.Im[21] => Mult1.IN27
w.Im[21] => Mult3.IN27
w.Im[22] => Mult1.IN26
w.Im[22] => Mult3.IN26
w.Im[23] => Mult1.IN25
w.Im[23] => Mult3.IN25
w.Im[24] => Mult1.IN24
w.Im[24] => Mult3.IN24
w.Im[25] => Mult1.IN23
w.Im[25] => Mult3.IN23
w.Im[26] => Mult1.IN22
w.Im[26] => Mult3.IN22
w.Im[27] => Mult1.IN21
w.Im[27] => Mult3.IN21
w.Im[28] => Mult1.IN20
w.Im[28] => Mult3.IN20
w.Im[29] => Mult1.IN19
w.Im[29] => Mult3.IN19
w.Im[30] => Mult1.IN18
w.Im[30] => Mult3.IN18
w.Im[31] => Mult1.IN17
w.Im[31] => Mult3.IN17
w.Re[0] => ~NO_FANOUT~
w.Re[1] => ~NO_FANOUT~
w.Re[2] => ~NO_FANOUT~
w.Re[3] => ~NO_FANOUT~
w.Re[4] => ~NO_FANOUT~
w.Re[5] => ~NO_FANOUT~
w.Re[6] => ~NO_FANOUT~
w.Re[7] => ~NO_FANOUT~
w.Re[8] => ~NO_FANOUT~
w.Re[9] => ~NO_FANOUT~
w.Re[10] => ~NO_FANOUT~
w.Re[11] => ~NO_FANOUT~
w.Re[12] => ~NO_FANOUT~
w.Re[13] => ~NO_FANOUT~
w.Re[14] => ~NO_FANOUT~
w.Re[15] => ~NO_FANOUT~
w.Re[16] => Mult0.IN32
w.Re[16] => Mult2.IN32
w.Re[17] => Mult0.IN31
w.Re[17] => Mult2.IN31
w.Re[18] => Mult0.IN30
w.Re[18] => Mult2.IN30
w.Re[19] => Mult0.IN29
w.Re[19] => Mult2.IN29
w.Re[20] => Mult0.IN28
w.Re[20] => Mult2.IN28
w.Re[21] => Mult0.IN27
w.Re[21] => Mult2.IN27
w.Re[22] => Mult0.IN26
w.Re[22] => Mult2.IN26
w.Re[23] => Mult0.IN25
w.Re[23] => Mult2.IN25
w.Re[24] => Mult0.IN24
w.Re[24] => Mult2.IN24
w.Re[25] => Mult0.IN23
w.Re[25] => Mult2.IN23
w.Re[26] => Mult0.IN22
w.Re[26] => Mult2.IN22
w.Re[27] => Mult0.IN21
w.Re[27] => Mult2.IN21
w.Re[28] => Mult0.IN20
w.Re[28] => Mult2.IN20
w.Re[29] => Mult0.IN19
w.Re[29] => Mult2.IN19
w.Re[30] => Mult0.IN18
w.Re[30] => Mult2.IN18
w.Re[31] => Mult0.IN17
w.Re[31] => Mult2.IN17
C.Im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
D.Im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|fft_core:my_fft|butterfly:fft_12_14
A.Im[0] => ~NO_FANOUT~
A.Im[1] => Add3.IN64
A.Im[1] => Add5.IN64
A.Im[2] => Add3.IN63
A.Im[2] => Add5.IN63
A.Im[3] => Add3.IN62
A.Im[3] => Add5.IN62
A.Im[4] => Add3.IN61
A.Im[4] => Add5.IN61
A.Im[5] => Add3.IN60
A.Im[5] => Add5.IN60
A.Im[6] => Add3.IN59
A.Im[6] => Add5.IN59
A.Im[7] => Add3.IN58
A.Im[7] => Add5.IN58
A.Im[8] => Add3.IN57
A.Im[8] => Add5.IN57
A.Im[9] => Add3.IN56
A.Im[9] => Add5.IN56
A.Im[10] => Add3.IN55
A.Im[10] => Add5.IN55
A.Im[11] => Add3.IN54
A.Im[11] => Add5.IN54
A.Im[12] => Add3.IN53
A.Im[12] => Add5.IN53
A.Im[13] => Add3.IN52
A.Im[13] => Add5.IN52
A.Im[14] => Add3.IN51
A.Im[14] => Add5.IN51
A.Im[15] => Add3.IN50
A.Im[15] => Add5.IN50
A.Im[16] => Add3.IN49
A.Im[16] => Add5.IN49
A.Im[17] => Add3.IN48
A.Im[17] => Add5.IN48
A.Im[18] => Add3.IN47
A.Im[18] => Add5.IN47
A.Im[19] => Add3.IN46
A.Im[19] => Add5.IN46
A.Im[20] => Add3.IN45
A.Im[20] => Add5.IN45
A.Im[21] => Add3.IN44
A.Im[21] => Add5.IN44
A.Im[22] => Add3.IN43
A.Im[22] => Add5.IN43
A.Im[23] => Add3.IN42
A.Im[23] => Add5.IN42
A.Im[24] => Add3.IN41
A.Im[24] => Add5.IN41
A.Im[25] => Add3.IN40
A.Im[25] => Add5.IN40
A.Im[26] => Add3.IN39
A.Im[26] => Add5.IN39
A.Im[27] => Add3.IN38
A.Im[27] => Add5.IN38
A.Im[28] => Add3.IN37
A.Im[28] => Add5.IN37
A.Im[29] => Add3.IN36
A.Im[29] => Add5.IN36
A.Im[30] => Add3.IN35
A.Im[30] => Add5.IN35
A.Im[31] => Add3.IN33
A.Im[31] => Add5.IN33
A.Im[31] => Add3.IN34
A.Im[31] => Add5.IN34
A.Re[0] => ~NO_FANOUT~
A.Re[1] => Add2.IN64
A.Re[1] => Add4.IN64
A.Re[2] => Add2.IN63
A.Re[2] => Add4.IN63
A.Re[3] => Add2.IN62
A.Re[3] => Add4.IN62
A.Re[4] => Add2.IN61
A.Re[4] => Add4.IN61
A.Re[5] => Add2.IN60
A.Re[5] => Add4.IN60
A.Re[6] => Add2.IN59
A.Re[6] => Add4.IN59
A.Re[7] => Add2.IN58
A.Re[7] => Add4.IN58
A.Re[8] => Add2.IN57
A.Re[8] => Add4.IN57
A.Re[9] => Add2.IN56
A.Re[9] => Add4.IN56
A.Re[10] => Add2.IN55
A.Re[10] => Add4.IN55
A.Re[11] => Add2.IN54
A.Re[11] => Add4.IN54
A.Re[12] => Add2.IN53
A.Re[12] => Add4.IN53
A.Re[13] => Add2.IN52
A.Re[13] => Add4.IN52
A.Re[14] => Add2.IN51
A.Re[14] => Add4.IN51
A.Re[15] => Add2.IN50
A.Re[15] => Add4.IN50
A.Re[16] => Add2.IN49
A.Re[16] => Add4.IN49
A.Re[17] => Add2.IN48
A.Re[17] => Add4.IN48
A.Re[18] => Add2.IN47
A.Re[18] => Add4.IN47
A.Re[19] => Add2.IN46
A.Re[19] => Add4.IN46
A.Re[20] => Add2.IN45
A.Re[20] => Add4.IN45
A.Re[21] => Add2.IN44
A.Re[21] => Add4.IN44
A.Re[22] => Add2.IN43
A.Re[22] => Add4.IN43
A.Re[23] => Add2.IN42
A.Re[23] => Add4.IN42
A.Re[24] => Add2.IN41
A.Re[24] => Add4.IN41
A.Re[25] => Add2.IN40
A.Re[25] => Add4.IN40
A.Re[26] => Add2.IN39
A.Re[26] => Add4.IN39
A.Re[27] => Add2.IN38
A.Re[27] => Add4.IN38
A.Re[28] => Add2.IN37
A.Re[28] => Add4.IN37
A.Re[29] => Add2.IN36
A.Re[29] => Add4.IN36
A.Re[30] => Add2.IN35
A.Re[30] => Add4.IN35
A.Re[31] => Add2.IN33
A.Re[31] => Add4.IN33
A.Re[31] => Add2.IN34
A.Re[31] => Add4.IN34
B.Im[0] => ~NO_FANOUT~
B.Im[1] => ~NO_FANOUT~
B.Im[2] => ~NO_FANOUT~
B.Im[3] => ~NO_FANOUT~
B.Im[4] => ~NO_FANOUT~
B.Im[5] => ~NO_FANOUT~
B.Im[6] => ~NO_FANOUT~
B.Im[7] => ~NO_FANOUT~
B.Im[8] => ~NO_FANOUT~
B.Im[9] => ~NO_FANOUT~
B.Im[10] => ~NO_FANOUT~
B.Im[11] => ~NO_FANOUT~
B.Im[12] => ~NO_FANOUT~
B.Im[13] => ~NO_FANOUT~
B.Im[14] => ~NO_FANOUT~
B.Im[15] => Mult1.IN16
B.Im[15] => Mult2.IN16
B.Im[16] => Mult1.IN15
B.Im[16] => Mult2.IN15
B.Im[17] => Mult1.IN14
B.Im[17] => Mult2.IN14
B.Im[18] => Mult1.IN13
B.Im[18] => Mult2.IN13
B.Im[19] => Mult1.IN12
B.Im[19] => Mult2.IN12
B.Im[20] => Mult1.IN11
B.Im[20] => Mult2.IN11
B.Im[21] => Mult1.IN10
B.Im[21] => Mult2.IN10
B.Im[22] => Mult1.IN9
B.Im[22] => Mult2.IN9
B.Im[23] => Mult1.IN8
B.Im[23] => Mult2.IN8
B.Im[24] => Mult1.IN7
B.Im[24] => Mult2.IN7
B.Im[25] => Mult1.IN6
B.Im[25] => Mult2.IN6
B.Im[26] => Mult1.IN5
B.Im[26] => Mult2.IN5
B.Im[27] => Mult1.IN4
B.Im[27] => Mult2.IN4
B.Im[28] => Mult1.IN3
B.Im[28] => Mult2.IN3
B.Im[29] => Mult1.IN2
B.Im[29] => Mult2.IN2
B.Im[30] => Mult1.IN1
B.Im[30] => Mult2.IN1
B.Im[31] => Mult1.IN0
B.Im[31] => Mult2.IN0
B.Re[0] => ~NO_FANOUT~
B.Re[1] => ~NO_FANOUT~
B.Re[2] => ~NO_FANOUT~
B.Re[3] => ~NO_FANOUT~
B.Re[4] => ~NO_FANOUT~
B.Re[5] => ~NO_FANOUT~
B.Re[6] => ~NO_FANOUT~
B.Re[7] => ~NO_FANOUT~
B.Re[8] => ~NO_FANOUT~
B.Re[9] => ~NO_FANOUT~
B.Re[10] => ~NO_FANOUT~
B.Re[11] => ~NO_FANOUT~
B.Re[12] => ~NO_FANOUT~
B.Re[13] => ~NO_FANOUT~
B.Re[14] => ~NO_FANOUT~
B.Re[15] => Mult0.IN16
B.Re[15] => Mult3.IN16
B.Re[16] => Mult0.IN15
B.Re[16] => Mult3.IN15
B.Re[17] => Mult0.IN14
B.Re[17] => Mult3.IN14
B.Re[18] => Mult0.IN13
B.Re[18] => Mult3.IN13
B.Re[19] => Mult0.IN12
B.Re[19] => Mult3.IN12
B.Re[20] => Mult0.IN11
B.Re[20] => Mult3.IN11
B.Re[21] => Mult0.IN10
B.Re[21] => Mult3.IN10
B.Re[22] => Mult0.IN9
B.Re[22] => Mult3.IN9
B.Re[23] => Mult0.IN8
B.Re[23] => Mult3.IN8
B.Re[24] => Mult0.IN7
B.Re[24] => Mult3.IN7
B.Re[25] => Mult0.IN6
B.Re[25] => Mult3.IN6
B.Re[26] => Mult0.IN5
B.Re[26] => Mult3.IN5
B.Re[27] => Mult0.IN4
B.Re[27] => Mult3.IN4
B.Re[28] => Mult0.IN3
B.Re[28] => Mult3.IN3
B.Re[29] => Mult0.IN2
B.Re[29] => Mult3.IN2
B.Re[30] => Mult0.IN1
B.Re[30] => Mult3.IN1
B.Re[31] => Mult0.IN0
B.Re[31] => Mult3.IN0
w.Im[0] => ~NO_FANOUT~
w.Im[1] => ~NO_FANOUT~
w.Im[2] => ~NO_FANOUT~
w.Im[3] => ~NO_FANOUT~
w.Im[4] => ~NO_FANOUT~
w.Im[5] => ~NO_FANOUT~
w.Im[6] => ~NO_FANOUT~
w.Im[7] => ~NO_FANOUT~
w.Im[8] => ~NO_FANOUT~
w.Im[9] => ~NO_FANOUT~
w.Im[10] => ~NO_FANOUT~
w.Im[11] => ~NO_FANOUT~
w.Im[12] => ~NO_FANOUT~
w.Im[13] => ~NO_FANOUT~
w.Im[14] => ~NO_FANOUT~
w.Im[15] => ~NO_FANOUT~
w.Im[16] => Mult1.IN32
w.Im[16] => Mult3.IN32
w.Im[17] => Mult1.IN31
w.Im[17] => Mult3.IN31
w.Im[18] => Mult1.IN30
w.Im[18] => Mult3.IN30
w.Im[19] => Mult1.IN29
w.Im[19] => Mult3.IN29
w.Im[20] => Mult1.IN28
w.Im[20] => Mult3.IN28
w.Im[21] => Mult1.IN27
w.Im[21] => Mult3.IN27
w.Im[22] => Mult1.IN26
w.Im[22] => Mult3.IN26
w.Im[23] => Mult1.IN25
w.Im[23] => Mult3.IN25
w.Im[24] => Mult1.IN24
w.Im[24] => Mult3.IN24
w.Im[25] => Mult1.IN23
w.Im[25] => Mult3.IN23
w.Im[26] => Mult1.IN22
w.Im[26] => Mult3.IN22
w.Im[27] => Mult1.IN21
w.Im[27] => Mult3.IN21
w.Im[28] => Mult1.IN20
w.Im[28] => Mult3.IN20
w.Im[29] => Mult1.IN19
w.Im[29] => Mult3.IN19
w.Im[30] => Mult1.IN18
w.Im[30] => Mult3.IN18
w.Im[31] => Mult1.IN17
w.Im[31] => Mult3.IN17
w.Re[0] => ~NO_FANOUT~
w.Re[1] => ~NO_FANOUT~
w.Re[2] => ~NO_FANOUT~
w.Re[3] => ~NO_FANOUT~
w.Re[4] => ~NO_FANOUT~
w.Re[5] => ~NO_FANOUT~
w.Re[6] => ~NO_FANOUT~
w.Re[7] => ~NO_FANOUT~
w.Re[8] => ~NO_FANOUT~
w.Re[9] => ~NO_FANOUT~
w.Re[10] => ~NO_FANOUT~
w.Re[11] => ~NO_FANOUT~
w.Re[12] => ~NO_FANOUT~
w.Re[13] => ~NO_FANOUT~
w.Re[14] => ~NO_FANOUT~
w.Re[15] => ~NO_FANOUT~
w.Re[16] => Mult0.IN32
w.Re[16] => Mult2.IN32
w.Re[17] => Mult0.IN31
w.Re[17] => Mult2.IN31
w.Re[18] => Mult0.IN30
w.Re[18] => Mult2.IN30
w.Re[19] => Mult0.IN29
w.Re[19] => Mult2.IN29
w.Re[20] => Mult0.IN28
w.Re[20] => Mult2.IN28
w.Re[21] => Mult0.IN27
w.Re[21] => Mult2.IN27
w.Re[22] => Mult0.IN26
w.Re[22] => Mult2.IN26
w.Re[23] => Mult0.IN25
w.Re[23] => Mult2.IN25
w.Re[24] => Mult0.IN24
w.Re[24] => Mult2.IN24
w.Re[25] => Mult0.IN23
w.Re[25] => Mult2.IN23
w.Re[26] => Mult0.IN22
w.Re[26] => Mult2.IN22
w.Re[27] => Mult0.IN21
w.Re[27] => Mult2.IN21
w.Re[28] => Mult0.IN20
w.Re[28] => Mult2.IN20
w.Re[29] => Mult0.IN19
w.Re[29] => Mult2.IN19
w.Re[30] => Mult0.IN18
w.Re[30] => Mult2.IN18
w.Re[31] => Mult0.IN17
w.Re[31] => Mult2.IN17
C.Im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
D.Im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|fft_core:my_fft|butterfly:fft_13_15
A.Im[0] => ~NO_FANOUT~
A.Im[1] => Add3.IN64
A.Im[1] => Add5.IN64
A.Im[2] => Add3.IN63
A.Im[2] => Add5.IN63
A.Im[3] => Add3.IN62
A.Im[3] => Add5.IN62
A.Im[4] => Add3.IN61
A.Im[4] => Add5.IN61
A.Im[5] => Add3.IN60
A.Im[5] => Add5.IN60
A.Im[6] => Add3.IN59
A.Im[6] => Add5.IN59
A.Im[7] => Add3.IN58
A.Im[7] => Add5.IN58
A.Im[8] => Add3.IN57
A.Im[8] => Add5.IN57
A.Im[9] => Add3.IN56
A.Im[9] => Add5.IN56
A.Im[10] => Add3.IN55
A.Im[10] => Add5.IN55
A.Im[11] => Add3.IN54
A.Im[11] => Add5.IN54
A.Im[12] => Add3.IN53
A.Im[12] => Add5.IN53
A.Im[13] => Add3.IN52
A.Im[13] => Add5.IN52
A.Im[14] => Add3.IN51
A.Im[14] => Add5.IN51
A.Im[15] => Add3.IN50
A.Im[15] => Add5.IN50
A.Im[16] => Add3.IN49
A.Im[16] => Add5.IN49
A.Im[17] => Add3.IN48
A.Im[17] => Add5.IN48
A.Im[18] => Add3.IN47
A.Im[18] => Add5.IN47
A.Im[19] => Add3.IN46
A.Im[19] => Add5.IN46
A.Im[20] => Add3.IN45
A.Im[20] => Add5.IN45
A.Im[21] => Add3.IN44
A.Im[21] => Add5.IN44
A.Im[22] => Add3.IN43
A.Im[22] => Add5.IN43
A.Im[23] => Add3.IN42
A.Im[23] => Add5.IN42
A.Im[24] => Add3.IN41
A.Im[24] => Add5.IN41
A.Im[25] => Add3.IN40
A.Im[25] => Add5.IN40
A.Im[26] => Add3.IN39
A.Im[26] => Add5.IN39
A.Im[27] => Add3.IN38
A.Im[27] => Add5.IN38
A.Im[28] => Add3.IN37
A.Im[28] => Add5.IN37
A.Im[29] => Add3.IN36
A.Im[29] => Add5.IN36
A.Im[30] => Add3.IN35
A.Im[30] => Add5.IN35
A.Im[31] => Add3.IN33
A.Im[31] => Add5.IN33
A.Im[31] => Add3.IN34
A.Im[31] => Add5.IN34
A.Re[0] => ~NO_FANOUT~
A.Re[1] => Add2.IN64
A.Re[1] => Add4.IN64
A.Re[2] => Add2.IN63
A.Re[2] => Add4.IN63
A.Re[3] => Add2.IN62
A.Re[3] => Add4.IN62
A.Re[4] => Add2.IN61
A.Re[4] => Add4.IN61
A.Re[5] => Add2.IN60
A.Re[5] => Add4.IN60
A.Re[6] => Add2.IN59
A.Re[6] => Add4.IN59
A.Re[7] => Add2.IN58
A.Re[7] => Add4.IN58
A.Re[8] => Add2.IN57
A.Re[8] => Add4.IN57
A.Re[9] => Add2.IN56
A.Re[9] => Add4.IN56
A.Re[10] => Add2.IN55
A.Re[10] => Add4.IN55
A.Re[11] => Add2.IN54
A.Re[11] => Add4.IN54
A.Re[12] => Add2.IN53
A.Re[12] => Add4.IN53
A.Re[13] => Add2.IN52
A.Re[13] => Add4.IN52
A.Re[14] => Add2.IN51
A.Re[14] => Add4.IN51
A.Re[15] => Add2.IN50
A.Re[15] => Add4.IN50
A.Re[16] => Add2.IN49
A.Re[16] => Add4.IN49
A.Re[17] => Add2.IN48
A.Re[17] => Add4.IN48
A.Re[18] => Add2.IN47
A.Re[18] => Add4.IN47
A.Re[19] => Add2.IN46
A.Re[19] => Add4.IN46
A.Re[20] => Add2.IN45
A.Re[20] => Add4.IN45
A.Re[21] => Add2.IN44
A.Re[21] => Add4.IN44
A.Re[22] => Add2.IN43
A.Re[22] => Add4.IN43
A.Re[23] => Add2.IN42
A.Re[23] => Add4.IN42
A.Re[24] => Add2.IN41
A.Re[24] => Add4.IN41
A.Re[25] => Add2.IN40
A.Re[25] => Add4.IN40
A.Re[26] => Add2.IN39
A.Re[26] => Add4.IN39
A.Re[27] => Add2.IN38
A.Re[27] => Add4.IN38
A.Re[28] => Add2.IN37
A.Re[28] => Add4.IN37
A.Re[29] => Add2.IN36
A.Re[29] => Add4.IN36
A.Re[30] => Add2.IN35
A.Re[30] => Add4.IN35
A.Re[31] => Add2.IN33
A.Re[31] => Add4.IN33
A.Re[31] => Add2.IN34
A.Re[31] => Add4.IN34
B.Im[0] => ~NO_FANOUT~
B.Im[1] => ~NO_FANOUT~
B.Im[2] => ~NO_FANOUT~
B.Im[3] => ~NO_FANOUT~
B.Im[4] => ~NO_FANOUT~
B.Im[5] => ~NO_FANOUT~
B.Im[6] => ~NO_FANOUT~
B.Im[7] => ~NO_FANOUT~
B.Im[8] => ~NO_FANOUT~
B.Im[9] => ~NO_FANOUT~
B.Im[10] => ~NO_FANOUT~
B.Im[11] => ~NO_FANOUT~
B.Im[12] => ~NO_FANOUT~
B.Im[13] => ~NO_FANOUT~
B.Im[14] => ~NO_FANOUT~
B.Im[15] => Mult1.IN16
B.Im[15] => Mult2.IN16
B.Im[16] => Mult1.IN15
B.Im[16] => Mult2.IN15
B.Im[17] => Mult1.IN14
B.Im[17] => Mult2.IN14
B.Im[18] => Mult1.IN13
B.Im[18] => Mult2.IN13
B.Im[19] => Mult1.IN12
B.Im[19] => Mult2.IN12
B.Im[20] => Mult1.IN11
B.Im[20] => Mult2.IN11
B.Im[21] => Mult1.IN10
B.Im[21] => Mult2.IN10
B.Im[22] => Mult1.IN9
B.Im[22] => Mult2.IN9
B.Im[23] => Mult1.IN8
B.Im[23] => Mult2.IN8
B.Im[24] => Mult1.IN7
B.Im[24] => Mult2.IN7
B.Im[25] => Mult1.IN6
B.Im[25] => Mult2.IN6
B.Im[26] => Mult1.IN5
B.Im[26] => Mult2.IN5
B.Im[27] => Mult1.IN4
B.Im[27] => Mult2.IN4
B.Im[28] => Mult1.IN3
B.Im[28] => Mult2.IN3
B.Im[29] => Mult1.IN2
B.Im[29] => Mult2.IN2
B.Im[30] => Mult1.IN1
B.Im[30] => Mult2.IN1
B.Im[31] => Mult1.IN0
B.Im[31] => Mult2.IN0
B.Re[0] => ~NO_FANOUT~
B.Re[1] => ~NO_FANOUT~
B.Re[2] => ~NO_FANOUT~
B.Re[3] => ~NO_FANOUT~
B.Re[4] => ~NO_FANOUT~
B.Re[5] => ~NO_FANOUT~
B.Re[6] => ~NO_FANOUT~
B.Re[7] => ~NO_FANOUT~
B.Re[8] => ~NO_FANOUT~
B.Re[9] => ~NO_FANOUT~
B.Re[10] => ~NO_FANOUT~
B.Re[11] => ~NO_FANOUT~
B.Re[12] => ~NO_FANOUT~
B.Re[13] => ~NO_FANOUT~
B.Re[14] => ~NO_FANOUT~
B.Re[15] => Mult0.IN16
B.Re[15] => Mult3.IN16
B.Re[16] => Mult0.IN15
B.Re[16] => Mult3.IN15
B.Re[17] => Mult0.IN14
B.Re[17] => Mult3.IN14
B.Re[18] => Mult0.IN13
B.Re[18] => Mult3.IN13
B.Re[19] => Mult0.IN12
B.Re[19] => Mult3.IN12
B.Re[20] => Mult0.IN11
B.Re[20] => Mult3.IN11
B.Re[21] => Mult0.IN10
B.Re[21] => Mult3.IN10
B.Re[22] => Mult0.IN9
B.Re[22] => Mult3.IN9
B.Re[23] => Mult0.IN8
B.Re[23] => Mult3.IN8
B.Re[24] => Mult0.IN7
B.Re[24] => Mult3.IN7
B.Re[25] => Mult0.IN6
B.Re[25] => Mult3.IN6
B.Re[26] => Mult0.IN5
B.Re[26] => Mult3.IN5
B.Re[27] => Mult0.IN4
B.Re[27] => Mult3.IN4
B.Re[28] => Mult0.IN3
B.Re[28] => Mult3.IN3
B.Re[29] => Mult0.IN2
B.Re[29] => Mult3.IN2
B.Re[30] => Mult0.IN1
B.Re[30] => Mult3.IN1
B.Re[31] => Mult0.IN0
B.Re[31] => Mult3.IN0
w.Im[0] => ~NO_FANOUT~
w.Im[1] => ~NO_FANOUT~
w.Im[2] => ~NO_FANOUT~
w.Im[3] => ~NO_FANOUT~
w.Im[4] => ~NO_FANOUT~
w.Im[5] => ~NO_FANOUT~
w.Im[6] => ~NO_FANOUT~
w.Im[7] => ~NO_FANOUT~
w.Im[8] => ~NO_FANOUT~
w.Im[9] => ~NO_FANOUT~
w.Im[10] => ~NO_FANOUT~
w.Im[11] => ~NO_FANOUT~
w.Im[12] => ~NO_FANOUT~
w.Im[13] => ~NO_FANOUT~
w.Im[14] => ~NO_FANOUT~
w.Im[15] => ~NO_FANOUT~
w.Im[16] => Mult1.IN32
w.Im[16] => Mult3.IN32
w.Im[17] => Mult1.IN31
w.Im[17] => Mult3.IN31
w.Im[18] => Mult1.IN30
w.Im[18] => Mult3.IN30
w.Im[19] => Mult1.IN29
w.Im[19] => Mult3.IN29
w.Im[20] => Mult1.IN28
w.Im[20] => Mult3.IN28
w.Im[21] => Mult1.IN27
w.Im[21] => Mult3.IN27
w.Im[22] => Mult1.IN26
w.Im[22] => Mult3.IN26
w.Im[23] => Mult1.IN25
w.Im[23] => Mult3.IN25
w.Im[24] => Mult1.IN24
w.Im[24] => Mult3.IN24
w.Im[25] => Mult1.IN23
w.Im[25] => Mult3.IN23
w.Im[26] => Mult1.IN22
w.Im[26] => Mult3.IN22
w.Im[27] => Mult1.IN21
w.Im[27] => Mult3.IN21
w.Im[28] => Mult1.IN20
w.Im[28] => Mult3.IN20
w.Im[29] => Mult1.IN19
w.Im[29] => Mult3.IN19
w.Im[30] => Mult1.IN18
w.Im[30] => Mult3.IN18
w.Im[31] => Mult1.IN17
w.Im[31] => Mult3.IN17
w.Re[0] => ~NO_FANOUT~
w.Re[1] => ~NO_FANOUT~
w.Re[2] => ~NO_FANOUT~
w.Re[3] => ~NO_FANOUT~
w.Re[4] => ~NO_FANOUT~
w.Re[5] => ~NO_FANOUT~
w.Re[6] => ~NO_FANOUT~
w.Re[7] => ~NO_FANOUT~
w.Re[8] => ~NO_FANOUT~
w.Re[9] => ~NO_FANOUT~
w.Re[10] => ~NO_FANOUT~
w.Re[11] => ~NO_FANOUT~
w.Re[12] => ~NO_FANOUT~
w.Re[13] => ~NO_FANOUT~
w.Re[14] => ~NO_FANOUT~
w.Re[15] => ~NO_FANOUT~
w.Re[16] => Mult0.IN32
w.Re[16] => Mult2.IN32
w.Re[17] => Mult0.IN31
w.Re[17] => Mult2.IN31
w.Re[18] => Mult0.IN30
w.Re[18] => Mult2.IN30
w.Re[19] => Mult0.IN29
w.Re[19] => Mult2.IN29
w.Re[20] => Mult0.IN28
w.Re[20] => Mult2.IN28
w.Re[21] => Mult0.IN27
w.Re[21] => Mult2.IN27
w.Re[22] => Mult0.IN26
w.Re[22] => Mult2.IN26
w.Re[23] => Mult0.IN25
w.Re[23] => Mult2.IN25
w.Re[24] => Mult0.IN24
w.Re[24] => Mult2.IN24
w.Re[25] => Mult0.IN23
w.Re[25] => Mult2.IN23
w.Re[26] => Mult0.IN22
w.Re[26] => Mult2.IN22
w.Re[27] => Mult0.IN21
w.Re[27] => Mult2.IN21
w.Re[28] => Mult0.IN20
w.Re[28] => Mult2.IN20
w.Re[29] => Mult0.IN19
w.Re[29] => Mult2.IN19
w.Re[30] => Mult0.IN18
w.Re[30] => Mult2.IN18
w.Re[31] => Mult0.IN17
w.Re[31] => Mult2.IN17
C.Im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
D.Im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|fft_core:my_fft|butterfly:fft_0_4
A.Im[0] => ~NO_FANOUT~
A.Im[1] => Add3.IN64
A.Im[1] => Add5.IN64
A.Im[2] => Add3.IN63
A.Im[2] => Add5.IN63
A.Im[3] => Add3.IN62
A.Im[3] => Add5.IN62
A.Im[4] => Add3.IN61
A.Im[4] => Add5.IN61
A.Im[5] => Add3.IN60
A.Im[5] => Add5.IN60
A.Im[6] => Add3.IN59
A.Im[6] => Add5.IN59
A.Im[7] => Add3.IN58
A.Im[7] => Add5.IN58
A.Im[8] => Add3.IN57
A.Im[8] => Add5.IN57
A.Im[9] => Add3.IN56
A.Im[9] => Add5.IN56
A.Im[10] => Add3.IN55
A.Im[10] => Add5.IN55
A.Im[11] => Add3.IN54
A.Im[11] => Add5.IN54
A.Im[12] => Add3.IN53
A.Im[12] => Add5.IN53
A.Im[13] => Add3.IN52
A.Im[13] => Add5.IN52
A.Im[14] => Add3.IN51
A.Im[14] => Add5.IN51
A.Im[15] => Add3.IN50
A.Im[15] => Add5.IN50
A.Im[16] => Add3.IN49
A.Im[16] => Add5.IN49
A.Im[17] => Add3.IN48
A.Im[17] => Add5.IN48
A.Im[18] => Add3.IN47
A.Im[18] => Add5.IN47
A.Im[19] => Add3.IN46
A.Im[19] => Add5.IN46
A.Im[20] => Add3.IN45
A.Im[20] => Add5.IN45
A.Im[21] => Add3.IN44
A.Im[21] => Add5.IN44
A.Im[22] => Add3.IN43
A.Im[22] => Add5.IN43
A.Im[23] => Add3.IN42
A.Im[23] => Add5.IN42
A.Im[24] => Add3.IN41
A.Im[24] => Add5.IN41
A.Im[25] => Add3.IN40
A.Im[25] => Add5.IN40
A.Im[26] => Add3.IN39
A.Im[26] => Add5.IN39
A.Im[27] => Add3.IN38
A.Im[27] => Add5.IN38
A.Im[28] => Add3.IN37
A.Im[28] => Add5.IN37
A.Im[29] => Add3.IN36
A.Im[29] => Add5.IN36
A.Im[30] => Add3.IN35
A.Im[30] => Add5.IN35
A.Im[31] => Add3.IN33
A.Im[31] => Add5.IN33
A.Im[31] => Add3.IN34
A.Im[31] => Add5.IN34
A.Re[0] => ~NO_FANOUT~
A.Re[1] => Add2.IN64
A.Re[1] => Add4.IN64
A.Re[2] => Add2.IN63
A.Re[2] => Add4.IN63
A.Re[3] => Add2.IN62
A.Re[3] => Add4.IN62
A.Re[4] => Add2.IN61
A.Re[4] => Add4.IN61
A.Re[5] => Add2.IN60
A.Re[5] => Add4.IN60
A.Re[6] => Add2.IN59
A.Re[6] => Add4.IN59
A.Re[7] => Add2.IN58
A.Re[7] => Add4.IN58
A.Re[8] => Add2.IN57
A.Re[8] => Add4.IN57
A.Re[9] => Add2.IN56
A.Re[9] => Add4.IN56
A.Re[10] => Add2.IN55
A.Re[10] => Add4.IN55
A.Re[11] => Add2.IN54
A.Re[11] => Add4.IN54
A.Re[12] => Add2.IN53
A.Re[12] => Add4.IN53
A.Re[13] => Add2.IN52
A.Re[13] => Add4.IN52
A.Re[14] => Add2.IN51
A.Re[14] => Add4.IN51
A.Re[15] => Add2.IN50
A.Re[15] => Add4.IN50
A.Re[16] => Add2.IN49
A.Re[16] => Add4.IN49
A.Re[17] => Add2.IN48
A.Re[17] => Add4.IN48
A.Re[18] => Add2.IN47
A.Re[18] => Add4.IN47
A.Re[19] => Add2.IN46
A.Re[19] => Add4.IN46
A.Re[20] => Add2.IN45
A.Re[20] => Add4.IN45
A.Re[21] => Add2.IN44
A.Re[21] => Add4.IN44
A.Re[22] => Add2.IN43
A.Re[22] => Add4.IN43
A.Re[23] => Add2.IN42
A.Re[23] => Add4.IN42
A.Re[24] => Add2.IN41
A.Re[24] => Add4.IN41
A.Re[25] => Add2.IN40
A.Re[25] => Add4.IN40
A.Re[26] => Add2.IN39
A.Re[26] => Add4.IN39
A.Re[27] => Add2.IN38
A.Re[27] => Add4.IN38
A.Re[28] => Add2.IN37
A.Re[28] => Add4.IN37
A.Re[29] => Add2.IN36
A.Re[29] => Add4.IN36
A.Re[30] => Add2.IN35
A.Re[30] => Add4.IN35
A.Re[31] => Add2.IN33
A.Re[31] => Add4.IN33
A.Re[31] => Add2.IN34
A.Re[31] => Add4.IN34
B.Im[0] => ~NO_FANOUT~
B.Im[1] => ~NO_FANOUT~
B.Im[2] => ~NO_FANOUT~
B.Im[3] => ~NO_FANOUT~
B.Im[4] => ~NO_FANOUT~
B.Im[5] => ~NO_FANOUT~
B.Im[6] => ~NO_FANOUT~
B.Im[7] => ~NO_FANOUT~
B.Im[8] => ~NO_FANOUT~
B.Im[9] => ~NO_FANOUT~
B.Im[10] => ~NO_FANOUT~
B.Im[11] => ~NO_FANOUT~
B.Im[12] => ~NO_FANOUT~
B.Im[13] => ~NO_FANOUT~
B.Im[14] => ~NO_FANOUT~
B.Im[15] => Mult1.IN16
B.Im[15] => Mult2.IN16
B.Im[16] => Mult1.IN15
B.Im[16] => Mult2.IN15
B.Im[17] => Mult1.IN14
B.Im[17] => Mult2.IN14
B.Im[18] => Mult1.IN13
B.Im[18] => Mult2.IN13
B.Im[19] => Mult1.IN12
B.Im[19] => Mult2.IN12
B.Im[20] => Mult1.IN11
B.Im[20] => Mult2.IN11
B.Im[21] => Mult1.IN10
B.Im[21] => Mult2.IN10
B.Im[22] => Mult1.IN9
B.Im[22] => Mult2.IN9
B.Im[23] => Mult1.IN8
B.Im[23] => Mult2.IN8
B.Im[24] => Mult1.IN7
B.Im[24] => Mult2.IN7
B.Im[25] => Mult1.IN6
B.Im[25] => Mult2.IN6
B.Im[26] => Mult1.IN5
B.Im[26] => Mult2.IN5
B.Im[27] => Mult1.IN4
B.Im[27] => Mult2.IN4
B.Im[28] => Mult1.IN3
B.Im[28] => Mult2.IN3
B.Im[29] => Mult1.IN2
B.Im[29] => Mult2.IN2
B.Im[30] => Mult1.IN1
B.Im[30] => Mult2.IN1
B.Im[31] => Mult1.IN0
B.Im[31] => Mult2.IN0
B.Re[0] => ~NO_FANOUT~
B.Re[1] => ~NO_FANOUT~
B.Re[2] => ~NO_FANOUT~
B.Re[3] => ~NO_FANOUT~
B.Re[4] => ~NO_FANOUT~
B.Re[5] => ~NO_FANOUT~
B.Re[6] => ~NO_FANOUT~
B.Re[7] => ~NO_FANOUT~
B.Re[8] => ~NO_FANOUT~
B.Re[9] => ~NO_FANOUT~
B.Re[10] => ~NO_FANOUT~
B.Re[11] => ~NO_FANOUT~
B.Re[12] => ~NO_FANOUT~
B.Re[13] => ~NO_FANOUT~
B.Re[14] => ~NO_FANOUT~
B.Re[15] => Mult0.IN16
B.Re[15] => Mult3.IN16
B.Re[16] => Mult0.IN15
B.Re[16] => Mult3.IN15
B.Re[17] => Mult0.IN14
B.Re[17] => Mult3.IN14
B.Re[18] => Mult0.IN13
B.Re[18] => Mult3.IN13
B.Re[19] => Mult0.IN12
B.Re[19] => Mult3.IN12
B.Re[20] => Mult0.IN11
B.Re[20] => Mult3.IN11
B.Re[21] => Mult0.IN10
B.Re[21] => Mult3.IN10
B.Re[22] => Mult0.IN9
B.Re[22] => Mult3.IN9
B.Re[23] => Mult0.IN8
B.Re[23] => Mult3.IN8
B.Re[24] => Mult0.IN7
B.Re[24] => Mult3.IN7
B.Re[25] => Mult0.IN6
B.Re[25] => Mult3.IN6
B.Re[26] => Mult0.IN5
B.Re[26] => Mult3.IN5
B.Re[27] => Mult0.IN4
B.Re[27] => Mult3.IN4
B.Re[28] => Mult0.IN3
B.Re[28] => Mult3.IN3
B.Re[29] => Mult0.IN2
B.Re[29] => Mult3.IN2
B.Re[30] => Mult0.IN1
B.Re[30] => Mult3.IN1
B.Re[31] => Mult0.IN0
B.Re[31] => Mult3.IN0
w.Im[0] => ~NO_FANOUT~
w.Im[1] => ~NO_FANOUT~
w.Im[2] => ~NO_FANOUT~
w.Im[3] => ~NO_FANOUT~
w.Im[4] => ~NO_FANOUT~
w.Im[5] => ~NO_FANOUT~
w.Im[6] => ~NO_FANOUT~
w.Im[7] => ~NO_FANOUT~
w.Im[8] => ~NO_FANOUT~
w.Im[9] => ~NO_FANOUT~
w.Im[10] => ~NO_FANOUT~
w.Im[11] => ~NO_FANOUT~
w.Im[12] => ~NO_FANOUT~
w.Im[13] => ~NO_FANOUT~
w.Im[14] => ~NO_FANOUT~
w.Im[15] => ~NO_FANOUT~
w.Im[16] => Mult1.IN32
w.Im[16] => Mult3.IN32
w.Im[17] => Mult1.IN31
w.Im[17] => Mult3.IN31
w.Im[18] => Mult1.IN30
w.Im[18] => Mult3.IN30
w.Im[19] => Mult1.IN29
w.Im[19] => Mult3.IN29
w.Im[20] => Mult1.IN28
w.Im[20] => Mult3.IN28
w.Im[21] => Mult1.IN27
w.Im[21] => Mult3.IN27
w.Im[22] => Mult1.IN26
w.Im[22] => Mult3.IN26
w.Im[23] => Mult1.IN25
w.Im[23] => Mult3.IN25
w.Im[24] => Mult1.IN24
w.Im[24] => Mult3.IN24
w.Im[25] => Mult1.IN23
w.Im[25] => Mult3.IN23
w.Im[26] => Mult1.IN22
w.Im[26] => Mult3.IN22
w.Im[27] => Mult1.IN21
w.Im[27] => Mult3.IN21
w.Im[28] => Mult1.IN20
w.Im[28] => Mult3.IN20
w.Im[29] => Mult1.IN19
w.Im[29] => Mult3.IN19
w.Im[30] => Mult1.IN18
w.Im[30] => Mult3.IN18
w.Im[31] => Mult1.IN17
w.Im[31] => Mult3.IN17
w.Re[0] => ~NO_FANOUT~
w.Re[1] => ~NO_FANOUT~
w.Re[2] => ~NO_FANOUT~
w.Re[3] => ~NO_FANOUT~
w.Re[4] => ~NO_FANOUT~
w.Re[5] => ~NO_FANOUT~
w.Re[6] => ~NO_FANOUT~
w.Re[7] => ~NO_FANOUT~
w.Re[8] => ~NO_FANOUT~
w.Re[9] => ~NO_FANOUT~
w.Re[10] => ~NO_FANOUT~
w.Re[11] => ~NO_FANOUT~
w.Re[12] => ~NO_FANOUT~
w.Re[13] => ~NO_FANOUT~
w.Re[14] => ~NO_FANOUT~
w.Re[15] => ~NO_FANOUT~
w.Re[16] => Mult0.IN32
w.Re[16] => Mult2.IN32
w.Re[17] => Mult0.IN31
w.Re[17] => Mult2.IN31
w.Re[18] => Mult0.IN30
w.Re[18] => Mult2.IN30
w.Re[19] => Mult0.IN29
w.Re[19] => Mult2.IN29
w.Re[20] => Mult0.IN28
w.Re[20] => Mult2.IN28
w.Re[21] => Mult0.IN27
w.Re[21] => Mult2.IN27
w.Re[22] => Mult0.IN26
w.Re[22] => Mult2.IN26
w.Re[23] => Mult0.IN25
w.Re[23] => Mult2.IN25
w.Re[24] => Mult0.IN24
w.Re[24] => Mult2.IN24
w.Re[25] => Mult0.IN23
w.Re[25] => Mult2.IN23
w.Re[26] => Mult0.IN22
w.Re[26] => Mult2.IN22
w.Re[27] => Mult0.IN21
w.Re[27] => Mult2.IN21
w.Re[28] => Mult0.IN20
w.Re[28] => Mult2.IN20
w.Re[29] => Mult0.IN19
w.Re[29] => Mult2.IN19
w.Re[30] => Mult0.IN18
w.Re[30] => Mult2.IN18
w.Re[31] => Mult0.IN17
w.Re[31] => Mult2.IN17
C.Im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
D.Im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|fft_core:my_fft|butterfly:fft_1_5
A.Im[0] => ~NO_FANOUT~
A.Im[1] => Add3.IN64
A.Im[1] => Add5.IN64
A.Im[2] => Add3.IN63
A.Im[2] => Add5.IN63
A.Im[3] => Add3.IN62
A.Im[3] => Add5.IN62
A.Im[4] => Add3.IN61
A.Im[4] => Add5.IN61
A.Im[5] => Add3.IN60
A.Im[5] => Add5.IN60
A.Im[6] => Add3.IN59
A.Im[6] => Add5.IN59
A.Im[7] => Add3.IN58
A.Im[7] => Add5.IN58
A.Im[8] => Add3.IN57
A.Im[8] => Add5.IN57
A.Im[9] => Add3.IN56
A.Im[9] => Add5.IN56
A.Im[10] => Add3.IN55
A.Im[10] => Add5.IN55
A.Im[11] => Add3.IN54
A.Im[11] => Add5.IN54
A.Im[12] => Add3.IN53
A.Im[12] => Add5.IN53
A.Im[13] => Add3.IN52
A.Im[13] => Add5.IN52
A.Im[14] => Add3.IN51
A.Im[14] => Add5.IN51
A.Im[15] => Add3.IN50
A.Im[15] => Add5.IN50
A.Im[16] => Add3.IN49
A.Im[16] => Add5.IN49
A.Im[17] => Add3.IN48
A.Im[17] => Add5.IN48
A.Im[18] => Add3.IN47
A.Im[18] => Add5.IN47
A.Im[19] => Add3.IN46
A.Im[19] => Add5.IN46
A.Im[20] => Add3.IN45
A.Im[20] => Add5.IN45
A.Im[21] => Add3.IN44
A.Im[21] => Add5.IN44
A.Im[22] => Add3.IN43
A.Im[22] => Add5.IN43
A.Im[23] => Add3.IN42
A.Im[23] => Add5.IN42
A.Im[24] => Add3.IN41
A.Im[24] => Add5.IN41
A.Im[25] => Add3.IN40
A.Im[25] => Add5.IN40
A.Im[26] => Add3.IN39
A.Im[26] => Add5.IN39
A.Im[27] => Add3.IN38
A.Im[27] => Add5.IN38
A.Im[28] => Add3.IN37
A.Im[28] => Add5.IN37
A.Im[29] => Add3.IN36
A.Im[29] => Add5.IN36
A.Im[30] => Add3.IN35
A.Im[30] => Add5.IN35
A.Im[31] => Add3.IN33
A.Im[31] => Add5.IN33
A.Im[31] => Add3.IN34
A.Im[31] => Add5.IN34
A.Re[0] => ~NO_FANOUT~
A.Re[1] => Add2.IN64
A.Re[1] => Add4.IN64
A.Re[2] => Add2.IN63
A.Re[2] => Add4.IN63
A.Re[3] => Add2.IN62
A.Re[3] => Add4.IN62
A.Re[4] => Add2.IN61
A.Re[4] => Add4.IN61
A.Re[5] => Add2.IN60
A.Re[5] => Add4.IN60
A.Re[6] => Add2.IN59
A.Re[6] => Add4.IN59
A.Re[7] => Add2.IN58
A.Re[7] => Add4.IN58
A.Re[8] => Add2.IN57
A.Re[8] => Add4.IN57
A.Re[9] => Add2.IN56
A.Re[9] => Add4.IN56
A.Re[10] => Add2.IN55
A.Re[10] => Add4.IN55
A.Re[11] => Add2.IN54
A.Re[11] => Add4.IN54
A.Re[12] => Add2.IN53
A.Re[12] => Add4.IN53
A.Re[13] => Add2.IN52
A.Re[13] => Add4.IN52
A.Re[14] => Add2.IN51
A.Re[14] => Add4.IN51
A.Re[15] => Add2.IN50
A.Re[15] => Add4.IN50
A.Re[16] => Add2.IN49
A.Re[16] => Add4.IN49
A.Re[17] => Add2.IN48
A.Re[17] => Add4.IN48
A.Re[18] => Add2.IN47
A.Re[18] => Add4.IN47
A.Re[19] => Add2.IN46
A.Re[19] => Add4.IN46
A.Re[20] => Add2.IN45
A.Re[20] => Add4.IN45
A.Re[21] => Add2.IN44
A.Re[21] => Add4.IN44
A.Re[22] => Add2.IN43
A.Re[22] => Add4.IN43
A.Re[23] => Add2.IN42
A.Re[23] => Add4.IN42
A.Re[24] => Add2.IN41
A.Re[24] => Add4.IN41
A.Re[25] => Add2.IN40
A.Re[25] => Add4.IN40
A.Re[26] => Add2.IN39
A.Re[26] => Add4.IN39
A.Re[27] => Add2.IN38
A.Re[27] => Add4.IN38
A.Re[28] => Add2.IN37
A.Re[28] => Add4.IN37
A.Re[29] => Add2.IN36
A.Re[29] => Add4.IN36
A.Re[30] => Add2.IN35
A.Re[30] => Add4.IN35
A.Re[31] => Add2.IN33
A.Re[31] => Add4.IN33
A.Re[31] => Add2.IN34
A.Re[31] => Add4.IN34
B.Im[0] => ~NO_FANOUT~
B.Im[1] => ~NO_FANOUT~
B.Im[2] => ~NO_FANOUT~
B.Im[3] => ~NO_FANOUT~
B.Im[4] => ~NO_FANOUT~
B.Im[5] => ~NO_FANOUT~
B.Im[6] => ~NO_FANOUT~
B.Im[7] => ~NO_FANOUT~
B.Im[8] => ~NO_FANOUT~
B.Im[9] => ~NO_FANOUT~
B.Im[10] => ~NO_FANOUT~
B.Im[11] => ~NO_FANOUT~
B.Im[12] => ~NO_FANOUT~
B.Im[13] => ~NO_FANOUT~
B.Im[14] => ~NO_FANOUT~
B.Im[15] => Mult1.IN16
B.Im[15] => Mult2.IN16
B.Im[16] => Mult1.IN15
B.Im[16] => Mult2.IN15
B.Im[17] => Mult1.IN14
B.Im[17] => Mult2.IN14
B.Im[18] => Mult1.IN13
B.Im[18] => Mult2.IN13
B.Im[19] => Mult1.IN12
B.Im[19] => Mult2.IN12
B.Im[20] => Mult1.IN11
B.Im[20] => Mult2.IN11
B.Im[21] => Mult1.IN10
B.Im[21] => Mult2.IN10
B.Im[22] => Mult1.IN9
B.Im[22] => Mult2.IN9
B.Im[23] => Mult1.IN8
B.Im[23] => Mult2.IN8
B.Im[24] => Mult1.IN7
B.Im[24] => Mult2.IN7
B.Im[25] => Mult1.IN6
B.Im[25] => Mult2.IN6
B.Im[26] => Mult1.IN5
B.Im[26] => Mult2.IN5
B.Im[27] => Mult1.IN4
B.Im[27] => Mult2.IN4
B.Im[28] => Mult1.IN3
B.Im[28] => Mult2.IN3
B.Im[29] => Mult1.IN2
B.Im[29] => Mult2.IN2
B.Im[30] => Mult1.IN1
B.Im[30] => Mult2.IN1
B.Im[31] => Mult1.IN0
B.Im[31] => Mult2.IN0
B.Re[0] => ~NO_FANOUT~
B.Re[1] => ~NO_FANOUT~
B.Re[2] => ~NO_FANOUT~
B.Re[3] => ~NO_FANOUT~
B.Re[4] => ~NO_FANOUT~
B.Re[5] => ~NO_FANOUT~
B.Re[6] => ~NO_FANOUT~
B.Re[7] => ~NO_FANOUT~
B.Re[8] => ~NO_FANOUT~
B.Re[9] => ~NO_FANOUT~
B.Re[10] => ~NO_FANOUT~
B.Re[11] => ~NO_FANOUT~
B.Re[12] => ~NO_FANOUT~
B.Re[13] => ~NO_FANOUT~
B.Re[14] => ~NO_FANOUT~
B.Re[15] => Mult0.IN16
B.Re[15] => Mult3.IN16
B.Re[16] => Mult0.IN15
B.Re[16] => Mult3.IN15
B.Re[17] => Mult0.IN14
B.Re[17] => Mult3.IN14
B.Re[18] => Mult0.IN13
B.Re[18] => Mult3.IN13
B.Re[19] => Mult0.IN12
B.Re[19] => Mult3.IN12
B.Re[20] => Mult0.IN11
B.Re[20] => Mult3.IN11
B.Re[21] => Mult0.IN10
B.Re[21] => Mult3.IN10
B.Re[22] => Mult0.IN9
B.Re[22] => Mult3.IN9
B.Re[23] => Mult0.IN8
B.Re[23] => Mult3.IN8
B.Re[24] => Mult0.IN7
B.Re[24] => Mult3.IN7
B.Re[25] => Mult0.IN6
B.Re[25] => Mult3.IN6
B.Re[26] => Mult0.IN5
B.Re[26] => Mult3.IN5
B.Re[27] => Mult0.IN4
B.Re[27] => Mult3.IN4
B.Re[28] => Mult0.IN3
B.Re[28] => Mult3.IN3
B.Re[29] => Mult0.IN2
B.Re[29] => Mult3.IN2
B.Re[30] => Mult0.IN1
B.Re[30] => Mult3.IN1
B.Re[31] => Mult0.IN0
B.Re[31] => Mult3.IN0
w.Im[0] => ~NO_FANOUT~
w.Im[1] => ~NO_FANOUT~
w.Im[2] => ~NO_FANOUT~
w.Im[3] => ~NO_FANOUT~
w.Im[4] => ~NO_FANOUT~
w.Im[5] => ~NO_FANOUT~
w.Im[6] => ~NO_FANOUT~
w.Im[7] => ~NO_FANOUT~
w.Im[8] => ~NO_FANOUT~
w.Im[9] => ~NO_FANOUT~
w.Im[10] => ~NO_FANOUT~
w.Im[11] => ~NO_FANOUT~
w.Im[12] => ~NO_FANOUT~
w.Im[13] => ~NO_FANOUT~
w.Im[14] => ~NO_FANOUT~
w.Im[15] => ~NO_FANOUT~
w.Im[16] => Mult1.IN32
w.Im[16] => Mult3.IN32
w.Im[17] => Mult1.IN31
w.Im[17] => Mult3.IN31
w.Im[18] => Mult1.IN30
w.Im[18] => Mult3.IN30
w.Im[19] => Mult1.IN29
w.Im[19] => Mult3.IN29
w.Im[20] => Mult1.IN28
w.Im[20] => Mult3.IN28
w.Im[21] => Mult1.IN27
w.Im[21] => Mult3.IN27
w.Im[22] => Mult1.IN26
w.Im[22] => Mult3.IN26
w.Im[23] => Mult1.IN25
w.Im[23] => Mult3.IN25
w.Im[24] => Mult1.IN24
w.Im[24] => Mult3.IN24
w.Im[25] => Mult1.IN23
w.Im[25] => Mult3.IN23
w.Im[26] => Mult1.IN22
w.Im[26] => Mult3.IN22
w.Im[27] => Mult1.IN21
w.Im[27] => Mult3.IN21
w.Im[28] => Mult1.IN20
w.Im[28] => Mult3.IN20
w.Im[29] => Mult1.IN19
w.Im[29] => Mult3.IN19
w.Im[30] => Mult1.IN18
w.Im[30] => Mult3.IN18
w.Im[31] => Mult1.IN17
w.Im[31] => Mult3.IN17
w.Re[0] => ~NO_FANOUT~
w.Re[1] => ~NO_FANOUT~
w.Re[2] => ~NO_FANOUT~
w.Re[3] => ~NO_FANOUT~
w.Re[4] => ~NO_FANOUT~
w.Re[5] => ~NO_FANOUT~
w.Re[6] => ~NO_FANOUT~
w.Re[7] => ~NO_FANOUT~
w.Re[8] => ~NO_FANOUT~
w.Re[9] => ~NO_FANOUT~
w.Re[10] => ~NO_FANOUT~
w.Re[11] => ~NO_FANOUT~
w.Re[12] => ~NO_FANOUT~
w.Re[13] => ~NO_FANOUT~
w.Re[14] => ~NO_FANOUT~
w.Re[15] => ~NO_FANOUT~
w.Re[16] => Mult0.IN32
w.Re[16] => Mult2.IN32
w.Re[17] => Mult0.IN31
w.Re[17] => Mult2.IN31
w.Re[18] => Mult0.IN30
w.Re[18] => Mult2.IN30
w.Re[19] => Mult0.IN29
w.Re[19] => Mult2.IN29
w.Re[20] => Mult0.IN28
w.Re[20] => Mult2.IN28
w.Re[21] => Mult0.IN27
w.Re[21] => Mult2.IN27
w.Re[22] => Mult0.IN26
w.Re[22] => Mult2.IN26
w.Re[23] => Mult0.IN25
w.Re[23] => Mult2.IN25
w.Re[24] => Mult0.IN24
w.Re[24] => Mult2.IN24
w.Re[25] => Mult0.IN23
w.Re[25] => Mult2.IN23
w.Re[26] => Mult0.IN22
w.Re[26] => Mult2.IN22
w.Re[27] => Mult0.IN21
w.Re[27] => Mult2.IN21
w.Re[28] => Mult0.IN20
w.Re[28] => Mult2.IN20
w.Re[29] => Mult0.IN19
w.Re[29] => Mult2.IN19
w.Re[30] => Mult0.IN18
w.Re[30] => Mult2.IN18
w.Re[31] => Mult0.IN17
w.Re[31] => Mult2.IN17
C.Im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
D.Im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|fft_core:my_fft|butterfly:fft_2_6
A.Im[0] => ~NO_FANOUT~
A.Im[1] => Add3.IN64
A.Im[1] => Add5.IN64
A.Im[2] => Add3.IN63
A.Im[2] => Add5.IN63
A.Im[3] => Add3.IN62
A.Im[3] => Add5.IN62
A.Im[4] => Add3.IN61
A.Im[4] => Add5.IN61
A.Im[5] => Add3.IN60
A.Im[5] => Add5.IN60
A.Im[6] => Add3.IN59
A.Im[6] => Add5.IN59
A.Im[7] => Add3.IN58
A.Im[7] => Add5.IN58
A.Im[8] => Add3.IN57
A.Im[8] => Add5.IN57
A.Im[9] => Add3.IN56
A.Im[9] => Add5.IN56
A.Im[10] => Add3.IN55
A.Im[10] => Add5.IN55
A.Im[11] => Add3.IN54
A.Im[11] => Add5.IN54
A.Im[12] => Add3.IN53
A.Im[12] => Add5.IN53
A.Im[13] => Add3.IN52
A.Im[13] => Add5.IN52
A.Im[14] => Add3.IN51
A.Im[14] => Add5.IN51
A.Im[15] => Add3.IN50
A.Im[15] => Add5.IN50
A.Im[16] => Add3.IN49
A.Im[16] => Add5.IN49
A.Im[17] => Add3.IN48
A.Im[17] => Add5.IN48
A.Im[18] => Add3.IN47
A.Im[18] => Add5.IN47
A.Im[19] => Add3.IN46
A.Im[19] => Add5.IN46
A.Im[20] => Add3.IN45
A.Im[20] => Add5.IN45
A.Im[21] => Add3.IN44
A.Im[21] => Add5.IN44
A.Im[22] => Add3.IN43
A.Im[22] => Add5.IN43
A.Im[23] => Add3.IN42
A.Im[23] => Add5.IN42
A.Im[24] => Add3.IN41
A.Im[24] => Add5.IN41
A.Im[25] => Add3.IN40
A.Im[25] => Add5.IN40
A.Im[26] => Add3.IN39
A.Im[26] => Add5.IN39
A.Im[27] => Add3.IN38
A.Im[27] => Add5.IN38
A.Im[28] => Add3.IN37
A.Im[28] => Add5.IN37
A.Im[29] => Add3.IN36
A.Im[29] => Add5.IN36
A.Im[30] => Add3.IN35
A.Im[30] => Add5.IN35
A.Im[31] => Add3.IN33
A.Im[31] => Add5.IN33
A.Im[31] => Add3.IN34
A.Im[31] => Add5.IN34
A.Re[0] => ~NO_FANOUT~
A.Re[1] => Add2.IN64
A.Re[1] => Add4.IN64
A.Re[2] => Add2.IN63
A.Re[2] => Add4.IN63
A.Re[3] => Add2.IN62
A.Re[3] => Add4.IN62
A.Re[4] => Add2.IN61
A.Re[4] => Add4.IN61
A.Re[5] => Add2.IN60
A.Re[5] => Add4.IN60
A.Re[6] => Add2.IN59
A.Re[6] => Add4.IN59
A.Re[7] => Add2.IN58
A.Re[7] => Add4.IN58
A.Re[8] => Add2.IN57
A.Re[8] => Add4.IN57
A.Re[9] => Add2.IN56
A.Re[9] => Add4.IN56
A.Re[10] => Add2.IN55
A.Re[10] => Add4.IN55
A.Re[11] => Add2.IN54
A.Re[11] => Add4.IN54
A.Re[12] => Add2.IN53
A.Re[12] => Add4.IN53
A.Re[13] => Add2.IN52
A.Re[13] => Add4.IN52
A.Re[14] => Add2.IN51
A.Re[14] => Add4.IN51
A.Re[15] => Add2.IN50
A.Re[15] => Add4.IN50
A.Re[16] => Add2.IN49
A.Re[16] => Add4.IN49
A.Re[17] => Add2.IN48
A.Re[17] => Add4.IN48
A.Re[18] => Add2.IN47
A.Re[18] => Add4.IN47
A.Re[19] => Add2.IN46
A.Re[19] => Add4.IN46
A.Re[20] => Add2.IN45
A.Re[20] => Add4.IN45
A.Re[21] => Add2.IN44
A.Re[21] => Add4.IN44
A.Re[22] => Add2.IN43
A.Re[22] => Add4.IN43
A.Re[23] => Add2.IN42
A.Re[23] => Add4.IN42
A.Re[24] => Add2.IN41
A.Re[24] => Add4.IN41
A.Re[25] => Add2.IN40
A.Re[25] => Add4.IN40
A.Re[26] => Add2.IN39
A.Re[26] => Add4.IN39
A.Re[27] => Add2.IN38
A.Re[27] => Add4.IN38
A.Re[28] => Add2.IN37
A.Re[28] => Add4.IN37
A.Re[29] => Add2.IN36
A.Re[29] => Add4.IN36
A.Re[30] => Add2.IN35
A.Re[30] => Add4.IN35
A.Re[31] => Add2.IN33
A.Re[31] => Add4.IN33
A.Re[31] => Add2.IN34
A.Re[31] => Add4.IN34
B.Im[0] => ~NO_FANOUT~
B.Im[1] => ~NO_FANOUT~
B.Im[2] => ~NO_FANOUT~
B.Im[3] => ~NO_FANOUT~
B.Im[4] => ~NO_FANOUT~
B.Im[5] => ~NO_FANOUT~
B.Im[6] => ~NO_FANOUT~
B.Im[7] => ~NO_FANOUT~
B.Im[8] => ~NO_FANOUT~
B.Im[9] => ~NO_FANOUT~
B.Im[10] => ~NO_FANOUT~
B.Im[11] => ~NO_FANOUT~
B.Im[12] => ~NO_FANOUT~
B.Im[13] => ~NO_FANOUT~
B.Im[14] => ~NO_FANOUT~
B.Im[15] => Mult1.IN16
B.Im[15] => Mult2.IN16
B.Im[16] => Mult1.IN15
B.Im[16] => Mult2.IN15
B.Im[17] => Mult1.IN14
B.Im[17] => Mult2.IN14
B.Im[18] => Mult1.IN13
B.Im[18] => Mult2.IN13
B.Im[19] => Mult1.IN12
B.Im[19] => Mult2.IN12
B.Im[20] => Mult1.IN11
B.Im[20] => Mult2.IN11
B.Im[21] => Mult1.IN10
B.Im[21] => Mult2.IN10
B.Im[22] => Mult1.IN9
B.Im[22] => Mult2.IN9
B.Im[23] => Mult1.IN8
B.Im[23] => Mult2.IN8
B.Im[24] => Mult1.IN7
B.Im[24] => Mult2.IN7
B.Im[25] => Mult1.IN6
B.Im[25] => Mult2.IN6
B.Im[26] => Mult1.IN5
B.Im[26] => Mult2.IN5
B.Im[27] => Mult1.IN4
B.Im[27] => Mult2.IN4
B.Im[28] => Mult1.IN3
B.Im[28] => Mult2.IN3
B.Im[29] => Mult1.IN2
B.Im[29] => Mult2.IN2
B.Im[30] => Mult1.IN1
B.Im[30] => Mult2.IN1
B.Im[31] => Mult1.IN0
B.Im[31] => Mult2.IN0
B.Re[0] => ~NO_FANOUT~
B.Re[1] => ~NO_FANOUT~
B.Re[2] => ~NO_FANOUT~
B.Re[3] => ~NO_FANOUT~
B.Re[4] => ~NO_FANOUT~
B.Re[5] => ~NO_FANOUT~
B.Re[6] => ~NO_FANOUT~
B.Re[7] => ~NO_FANOUT~
B.Re[8] => ~NO_FANOUT~
B.Re[9] => ~NO_FANOUT~
B.Re[10] => ~NO_FANOUT~
B.Re[11] => ~NO_FANOUT~
B.Re[12] => ~NO_FANOUT~
B.Re[13] => ~NO_FANOUT~
B.Re[14] => ~NO_FANOUT~
B.Re[15] => Mult0.IN16
B.Re[15] => Mult3.IN16
B.Re[16] => Mult0.IN15
B.Re[16] => Mult3.IN15
B.Re[17] => Mult0.IN14
B.Re[17] => Mult3.IN14
B.Re[18] => Mult0.IN13
B.Re[18] => Mult3.IN13
B.Re[19] => Mult0.IN12
B.Re[19] => Mult3.IN12
B.Re[20] => Mult0.IN11
B.Re[20] => Mult3.IN11
B.Re[21] => Mult0.IN10
B.Re[21] => Mult3.IN10
B.Re[22] => Mult0.IN9
B.Re[22] => Mult3.IN9
B.Re[23] => Mult0.IN8
B.Re[23] => Mult3.IN8
B.Re[24] => Mult0.IN7
B.Re[24] => Mult3.IN7
B.Re[25] => Mult0.IN6
B.Re[25] => Mult3.IN6
B.Re[26] => Mult0.IN5
B.Re[26] => Mult3.IN5
B.Re[27] => Mult0.IN4
B.Re[27] => Mult3.IN4
B.Re[28] => Mult0.IN3
B.Re[28] => Mult3.IN3
B.Re[29] => Mult0.IN2
B.Re[29] => Mult3.IN2
B.Re[30] => Mult0.IN1
B.Re[30] => Mult3.IN1
B.Re[31] => Mult0.IN0
B.Re[31] => Mult3.IN0
w.Im[0] => ~NO_FANOUT~
w.Im[1] => ~NO_FANOUT~
w.Im[2] => ~NO_FANOUT~
w.Im[3] => ~NO_FANOUT~
w.Im[4] => ~NO_FANOUT~
w.Im[5] => ~NO_FANOUT~
w.Im[6] => ~NO_FANOUT~
w.Im[7] => ~NO_FANOUT~
w.Im[8] => ~NO_FANOUT~
w.Im[9] => ~NO_FANOUT~
w.Im[10] => ~NO_FANOUT~
w.Im[11] => ~NO_FANOUT~
w.Im[12] => ~NO_FANOUT~
w.Im[13] => ~NO_FANOUT~
w.Im[14] => ~NO_FANOUT~
w.Im[15] => ~NO_FANOUT~
w.Im[16] => Mult1.IN32
w.Im[16] => Mult3.IN32
w.Im[17] => Mult1.IN31
w.Im[17] => Mult3.IN31
w.Im[18] => Mult1.IN30
w.Im[18] => Mult3.IN30
w.Im[19] => Mult1.IN29
w.Im[19] => Mult3.IN29
w.Im[20] => Mult1.IN28
w.Im[20] => Mult3.IN28
w.Im[21] => Mult1.IN27
w.Im[21] => Mult3.IN27
w.Im[22] => Mult1.IN26
w.Im[22] => Mult3.IN26
w.Im[23] => Mult1.IN25
w.Im[23] => Mult3.IN25
w.Im[24] => Mult1.IN24
w.Im[24] => Mult3.IN24
w.Im[25] => Mult1.IN23
w.Im[25] => Mult3.IN23
w.Im[26] => Mult1.IN22
w.Im[26] => Mult3.IN22
w.Im[27] => Mult1.IN21
w.Im[27] => Mult3.IN21
w.Im[28] => Mult1.IN20
w.Im[28] => Mult3.IN20
w.Im[29] => Mult1.IN19
w.Im[29] => Mult3.IN19
w.Im[30] => Mult1.IN18
w.Im[30] => Mult3.IN18
w.Im[31] => Mult1.IN17
w.Im[31] => Mult3.IN17
w.Re[0] => ~NO_FANOUT~
w.Re[1] => ~NO_FANOUT~
w.Re[2] => ~NO_FANOUT~
w.Re[3] => ~NO_FANOUT~
w.Re[4] => ~NO_FANOUT~
w.Re[5] => ~NO_FANOUT~
w.Re[6] => ~NO_FANOUT~
w.Re[7] => ~NO_FANOUT~
w.Re[8] => ~NO_FANOUT~
w.Re[9] => ~NO_FANOUT~
w.Re[10] => ~NO_FANOUT~
w.Re[11] => ~NO_FANOUT~
w.Re[12] => ~NO_FANOUT~
w.Re[13] => ~NO_FANOUT~
w.Re[14] => ~NO_FANOUT~
w.Re[15] => ~NO_FANOUT~
w.Re[16] => Mult0.IN32
w.Re[16] => Mult2.IN32
w.Re[17] => Mult0.IN31
w.Re[17] => Mult2.IN31
w.Re[18] => Mult0.IN30
w.Re[18] => Mult2.IN30
w.Re[19] => Mult0.IN29
w.Re[19] => Mult2.IN29
w.Re[20] => Mult0.IN28
w.Re[20] => Mult2.IN28
w.Re[21] => Mult0.IN27
w.Re[21] => Mult2.IN27
w.Re[22] => Mult0.IN26
w.Re[22] => Mult2.IN26
w.Re[23] => Mult0.IN25
w.Re[23] => Mult2.IN25
w.Re[24] => Mult0.IN24
w.Re[24] => Mult2.IN24
w.Re[25] => Mult0.IN23
w.Re[25] => Mult2.IN23
w.Re[26] => Mult0.IN22
w.Re[26] => Mult2.IN22
w.Re[27] => Mult0.IN21
w.Re[27] => Mult2.IN21
w.Re[28] => Mult0.IN20
w.Re[28] => Mult2.IN20
w.Re[29] => Mult0.IN19
w.Re[29] => Mult2.IN19
w.Re[30] => Mult0.IN18
w.Re[30] => Mult2.IN18
w.Re[31] => Mult0.IN17
w.Re[31] => Mult2.IN17
C.Im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
D.Im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|fft_core:my_fft|butterfly:fft_3_7
A.Im[0] => ~NO_FANOUT~
A.Im[1] => Add3.IN64
A.Im[1] => Add5.IN64
A.Im[2] => Add3.IN63
A.Im[2] => Add5.IN63
A.Im[3] => Add3.IN62
A.Im[3] => Add5.IN62
A.Im[4] => Add3.IN61
A.Im[4] => Add5.IN61
A.Im[5] => Add3.IN60
A.Im[5] => Add5.IN60
A.Im[6] => Add3.IN59
A.Im[6] => Add5.IN59
A.Im[7] => Add3.IN58
A.Im[7] => Add5.IN58
A.Im[8] => Add3.IN57
A.Im[8] => Add5.IN57
A.Im[9] => Add3.IN56
A.Im[9] => Add5.IN56
A.Im[10] => Add3.IN55
A.Im[10] => Add5.IN55
A.Im[11] => Add3.IN54
A.Im[11] => Add5.IN54
A.Im[12] => Add3.IN53
A.Im[12] => Add5.IN53
A.Im[13] => Add3.IN52
A.Im[13] => Add5.IN52
A.Im[14] => Add3.IN51
A.Im[14] => Add5.IN51
A.Im[15] => Add3.IN50
A.Im[15] => Add5.IN50
A.Im[16] => Add3.IN49
A.Im[16] => Add5.IN49
A.Im[17] => Add3.IN48
A.Im[17] => Add5.IN48
A.Im[18] => Add3.IN47
A.Im[18] => Add5.IN47
A.Im[19] => Add3.IN46
A.Im[19] => Add5.IN46
A.Im[20] => Add3.IN45
A.Im[20] => Add5.IN45
A.Im[21] => Add3.IN44
A.Im[21] => Add5.IN44
A.Im[22] => Add3.IN43
A.Im[22] => Add5.IN43
A.Im[23] => Add3.IN42
A.Im[23] => Add5.IN42
A.Im[24] => Add3.IN41
A.Im[24] => Add5.IN41
A.Im[25] => Add3.IN40
A.Im[25] => Add5.IN40
A.Im[26] => Add3.IN39
A.Im[26] => Add5.IN39
A.Im[27] => Add3.IN38
A.Im[27] => Add5.IN38
A.Im[28] => Add3.IN37
A.Im[28] => Add5.IN37
A.Im[29] => Add3.IN36
A.Im[29] => Add5.IN36
A.Im[30] => Add3.IN35
A.Im[30] => Add5.IN35
A.Im[31] => Add3.IN33
A.Im[31] => Add5.IN33
A.Im[31] => Add3.IN34
A.Im[31] => Add5.IN34
A.Re[0] => ~NO_FANOUT~
A.Re[1] => Add2.IN64
A.Re[1] => Add4.IN64
A.Re[2] => Add2.IN63
A.Re[2] => Add4.IN63
A.Re[3] => Add2.IN62
A.Re[3] => Add4.IN62
A.Re[4] => Add2.IN61
A.Re[4] => Add4.IN61
A.Re[5] => Add2.IN60
A.Re[5] => Add4.IN60
A.Re[6] => Add2.IN59
A.Re[6] => Add4.IN59
A.Re[7] => Add2.IN58
A.Re[7] => Add4.IN58
A.Re[8] => Add2.IN57
A.Re[8] => Add4.IN57
A.Re[9] => Add2.IN56
A.Re[9] => Add4.IN56
A.Re[10] => Add2.IN55
A.Re[10] => Add4.IN55
A.Re[11] => Add2.IN54
A.Re[11] => Add4.IN54
A.Re[12] => Add2.IN53
A.Re[12] => Add4.IN53
A.Re[13] => Add2.IN52
A.Re[13] => Add4.IN52
A.Re[14] => Add2.IN51
A.Re[14] => Add4.IN51
A.Re[15] => Add2.IN50
A.Re[15] => Add4.IN50
A.Re[16] => Add2.IN49
A.Re[16] => Add4.IN49
A.Re[17] => Add2.IN48
A.Re[17] => Add4.IN48
A.Re[18] => Add2.IN47
A.Re[18] => Add4.IN47
A.Re[19] => Add2.IN46
A.Re[19] => Add4.IN46
A.Re[20] => Add2.IN45
A.Re[20] => Add4.IN45
A.Re[21] => Add2.IN44
A.Re[21] => Add4.IN44
A.Re[22] => Add2.IN43
A.Re[22] => Add4.IN43
A.Re[23] => Add2.IN42
A.Re[23] => Add4.IN42
A.Re[24] => Add2.IN41
A.Re[24] => Add4.IN41
A.Re[25] => Add2.IN40
A.Re[25] => Add4.IN40
A.Re[26] => Add2.IN39
A.Re[26] => Add4.IN39
A.Re[27] => Add2.IN38
A.Re[27] => Add4.IN38
A.Re[28] => Add2.IN37
A.Re[28] => Add4.IN37
A.Re[29] => Add2.IN36
A.Re[29] => Add4.IN36
A.Re[30] => Add2.IN35
A.Re[30] => Add4.IN35
A.Re[31] => Add2.IN33
A.Re[31] => Add4.IN33
A.Re[31] => Add2.IN34
A.Re[31] => Add4.IN34
B.Im[0] => ~NO_FANOUT~
B.Im[1] => ~NO_FANOUT~
B.Im[2] => ~NO_FANOUT~
B.Im[3] => ~NO_FANOUT~
B.Im[4] => ~NO_FANOUT~
B.Im[5] => ~NO_FANOUT~
B.Im[6] => ~NO_FANOUT~
B.Im[7] => ~NO_FANOUT~
B.Im[8] => ~NO_FANOUT~
B.Im[9] => ~NO_FANOUT~
B.Im[10] => ~NO_FANOUT~
B.Im[11] => ~NO_FANOUT~
B.Im[12] => ~NO_FANOUT~
B.Im[13] => ~NO_FANOUT~
B.Im[14] => ~NO_FANOUT~
B.Im[15] => Mult1.IN16
B.Im[15] => Mult2.IN16
B.Im[16] => Mult1.IN15
B.Im[16] => Mult2.IN15
B.Im[17] => Mult1.IN14
B.Im[17] => Mult2.IN14
B.Im[18] => Mult1.IN13
B.Im[18] => Mult2.IN13
B.Im[19] => Mult1.IN12
B.Im[19] => Mult2.IN12
B.Im[20] => Mult1.IN11
B.Im[20] => Mult2.IN11
B.Im[21] => Mult1.IN10
B.Im[21] => Mult2.IN10
B.Im[22] => Mult1.IN9
B.Im[22] => Mult2.IN9
B.Im[23] => Mult1.IN8
B.Im[23] => Mult2.IN8
B.Im[24] => Mult1.IN7
B.Im[24] => Mult2.IN7
B.Im[25] => Mult1.IN6
B.Im[25] => Mult2.IN6
B.Im[26] => Mult1.IN5
B.Im[26] => Mult2.IN5
B.Im[27] => Mult1.IN4
B.Im[27] => Mult2.IN4
B.Im[28] => Mult1.IN3
B.Im[28] => Mult2.IN3
B.Im[29] => Mult1.IN2
B.Im[29] => Mult2.IN2
B.Im[30] => Mult1.IN1
B.Im[30] => Mult2.IN1
B.Im[31] => Mult1.IN0
B.Im[31] => Mult2.IN0
B.Re[0] => ~NO_FANOUT~
B.Re[1] => ~NO_FANOUT~
B.Re[2] => ~NO_FANOUT~
B.Re[3] => ~NO_FANOUT~
B.Re[4] => ~NO_FANOUT~
B.Re[5] => ~NO_FANOUT~
B.Re[6] => ~NO_FANOUT~
B.Re[7] => ~NO_FANOUT~
B.Re[8] => ~NO_FANOUT~
B.Re[9] => ~NO_FANOUT~
B.Re[10] => ~NO_FANOUT~
B.Re[11] => ~NO_FANOUT~
B.Re[12] => ~NO_FANOUT~
B.Re[13] => ~NO_FANOUT~
B.Re[14] => ~NO_FANOUT~
B.Re[15] => Mult0.IN16
B.Re[15] => Mult3.IN16
B.Re[16] => Mult0.IN15
B.Re[16] => Mult3.IN15
B.Re[17] => Mult0.IN14
B.Re[17] => Mult3.IN14
B.Re[18] => Mult0.IN13
B.Re[18] => Mult3.IN13
B.Re[19] => Mult0.IN12
B.Re[19] => Mult3.IN12
B.Re[20] => Mult0.IN11
B.Re[20] => Mult3.IN11
B.Re[21] => Mult0.IN10
B.Re[21] => Mult3.IN10
B.Re[22] => Mult0.IN9
B.Re[22] => Mult3.IN9
B.Re[23] => Mult0.IN8
B.Re[23] => Mult3.IN8
B.Re[24] => Mult0.IN7
B.Re[24] => Mult3.IN7
B.Re[25] => Mult0.IN6
B.Re[25] => Mult3.IN6
B.Re[26] => Mult0.IN5
B.Re[26] => Mult3.IN5
B.Re[27] => Mult0.IN4
B.Re[27] => Mult3.IN4
B.Re[28] => Mult0.IN3
B.Re[28] => Mult3.IN3
B.Re[29] => Mult0.IN2
B.Re[29] => Mult3.IN2
B.Re[30] => Mult0.IN1
B.Re[30] => Mult3.IN1
B.Re[31] => Mult0.IN0
B.Re[31] => Mult3.IN0
w.Im[0] => ~NO_FANOUT~
w.Im[1] => ~NO_FANOUT~
w.Im[2] => ~NO_FANOUT~
w.Im[3] => ~NO_FANOUT~
w.Im[4] => ~NO_FANOUT~
w.Im[5] => ~NO_FANOUT~
w.Im[6] => ~NO_FANOUT~
w.Im[7] => ~NO_FANOUT~
w.Im[8] => ~NO_FANOUT~
w.Im[9] => ~NO_FANOUT~
w.Im[10] => ~NO_FANOUT~
w.Im[11] => ~NO_FANOUT~
w.Im[12] => ~NO_FANOUT~
w.Im[13] => ~NO_FANOUT~
w.Im[14] => ~NO_FANOUT~
w.Im[15] => ~NO_FANOUT~
w.Im[16] => Mult1.IN32
w.Im[16] => Mult3.IN32
w.Im[17] => Mult1.IN31
w.Im[17] => Mult3.IN31
w.Im[18] => Mult1.IN30
w.Im[18] => Mult3.IN30
w.Im[19] => Mult1.IN29
w.Im[19] => Mult3.IN29
w.Im[20] => Mult1.IN28
w.Im[20] => Mult3.IN28
w.Im[21] => Mult1.IN27
w.Im[21] => Mult3.IN27
w.Im[22] => Mult1.IN26
w.Im[22] => Mult3.IN26
w.Im[23] => Mult1.IN25
w.Im[23] => Mult3.IN25
w.Im[24] => Mult1.IN24
w.Im[24] => Mult3.IN24
w.Im[25] => Mult1.IN23
w.Im[25] => Mult3.IN23
w.Im[26] => Mult1.IN22
w.Im[26] => Mult3.IN22
w.Im[27] => Mult1.IN21
w.Im[27] => Mult3.IN21
w.Im[28] => Mult1.IN20
w.Im[28] => Mult3.IN20
w.Im[29] => Mult1.IN19
w.Im[29] => Mult3.IN19
w.Im[30] => Mult1.IN18
w.Im[30] => Mult3.IN18
w.Im[31] => Mult1.IN17
w.Im[31] => Mult3.IN17
w.Re[0] => ~NO_FANOUT~
w.Re[1] => ~NO_FANOUT~
w.Re[2] => ~NO_FANOUT~
w.Re[3] => ~NO_FANOUT~
w.Re[4] => ~NO_FANOUT~
w.Re[5] => ~NO_FANOUT~
w.Re[6] => ~NO_FANOUT~
w.Re[7] => ~NO_FANOUT~
w.Re[8] => ~NO_FANOUT~
w.Re[9] => ~NO_FANOUT~
w.Re[10] => ~NO_FANOUT~
w.Re[11] => ~NO_FANOUT~
w.Re[12] => ~NO_FANOUT~
w.Re[13] => ~NO_FANOUT~
w.Re[14] => ~NO_FANOUT~
w.Re[15] => ~NO_FANOUT~
w.Re[16] => Mult0.IN32
w.Re[16] => Mult2.IN32
w.Re[17] => Mult0.IN31
w.Re[17] => Mult2.IN31
w.Re[18] => Mult0.IN30
w.Re[18] => Mult2.IN30
w.Re[19] => Mult0.IN29
w.Re[19] => Mult2.IN29
w.Re[20] => Mult0.IN28
w.Re[20] => Mult2.IN28
w.Re[21] => Mult0.IN27
w.Re[21] => Mult2.IN27
w.Re[22] => Mult0.IN26
w.Re[22] => Mult2.IN26
w.Re[23] => Mult0.IN25
w.Re[23] => Mult2.IN25
w.Re[24] => Mult0.IN24
w.Re[24] => Mult2.IN24
w.Re[25] => Mult0.IN23
w.Re[25] => Mult2.IN23
w.Re[26] => Mult0.IN22
w.Re[26] => Mult2.IN22
w.Re[27] => Mult0.IN21
w.Re[27] => Mult2.IN21
w.Re[28] => Mult0.IN20
w.Re[28] => Mult2.IN20
w.Re[29] => Mult0.IN19
w.Re[29] => Mult2.IN19
w.Re[30] => Mult0.IN18
w.Re[30] => Mult2.IN18
w.Re[31] => Mult0.IN17
w.Re[31] => Mult2.IN17
C.Im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
D.Im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|fft_core:my_fft|butterfly:fft_8_12
A.Im[0] => ~NO_FANOUT~
A.Im[1] => Add3.IN64
A.Im[1] => Add5.IN64
A.Im[2] => Add3.IN63
A.Im[2] => Add5.IN63
A.Im[3] => Add3.IN62
A.Im[3] => Add5.IN62
A.Im[4] => Add3.IN61
A.Im[4] => Add5.IN61
A.Im[5] => Add3.IN60
A.Im[5] => Add5.IN60
A.Im[6] => Add3.IN59
A.Im[6] => Add5.IN59
A.Im[7] => Add3.IN58
A.Im[7] => Add5.IN58
A.Im[8] => Add3.IN57
A.Im[8] => Add5.IN57
A.Im[9] => Add3.IN56
A.Im[9] => Add5.IN56
A.Im[10] => Add3.IN55
A.Im[10] => Add5.IN55
A.Im[11] => Add3.IN54
A.Im[11] => Add5.IN54
A.Im[12] => Add3.IN53
A.Im[12] => Add5.IN53
A.Im[13] => Add3.IN52
A.Im[13] => Add5.IN52
A.Im[14] => Add3.IN51
A.Im[14] => Add5.IN51
A.Im[15] => Add3.IN50
A.Im[15] => Add5.IN50
A.Im[16] => Add3.IN49
A.Im[16] => Add5.IN49
A.Im[17] => Add3.IN48
A.Im[17] => Add5.IN48
A.Im[18] => Add3.IN47
A.Im[18] => Add5.IN47
A.Im[19] => Add3.IN46
A.Im[19] => Add5.IN46
A.Im[20] => Add3.IN45
A.Im[20] => Add5.IN45
A.Im[21] => Add3.IN44
A.Im[21] => Add5.IN44
A.Im[22] => Add3.IN43
A.Im[22] => Add5.IN43
A.Im[23] => Add3.IN42
A.Im[23] => Add5.IN42
A.Im[24] => Add3.IN41
A.Im[24] => Add5.IN41
A.Im[25] => Add3.IN40
A.Im[25] => Add5.IN40
A.Im[26] => Add3.IN39
A.Im[26] => Add5.IN39
A.Im[27] => Add3.IN38
A.Im[27] => Add5.IN38
A.Im[28] => Add3.IN37
A.Im[28] => Add5.IN37
A.Im[29] => Add3.IN36
A.Im[29] => Add5.IN36
A.Im[30] => Add3.IN35
A.Im[30] => Add5.IN35
A.Im[31] => Add3.IN33
A.Im[31] => Add5.IN33
A.Im[31] => Add3.IN34
A.Im[31] => Add5.IN34
A.Re[0] => ~NO_FANOUT~
A.Re[1] => Add2.IN64
A.Re[1] => Add4.IN64
A.Re[2] => Add2.IN63
A.Re[2] => Add4.IN63
A.Re[3] => Add2.IN62
A.Re[3] => Add4.IN62
A.Re[4] => Add2.IN61
A.Re[4] => Add4.IN61
A.Re[5] => Add2.IN60
A.Re[5] => Add4.IN60
A.Re[6] => Add2.IN59
A.Re[6] => Add4.IN59
A.Re[7] => Add2.IN58
A.Re[7] => Add4.IN58
A.Re[8] => Add2.IN57
A.Re[8] => Add4.IN57
A.Re[9] => Add2.IN56
A.Re[9] => Add4.IN56
A.Re[10] => Add2.IN55
A.Re[10] => Add4.IN55
A.Re[11] => Add2.IN54
A.Re[11] => Add4.IN54
A.Re[12] => Add2.IN53
A.Re[12] => Add4.IN53
A.Re[13] => Add2.IN52
A.Re[13] => Add4.IN52
A.Re[14] => Add2.IN51
A.Re[14] => Add4.IN51
A.Re[15] => Add2.IN50
A.Re[15] => Add4.IN50
A.Re[16] => Add2.IN49
A.Re[16] => Add4.IN49
A.Re[17] => Add2.IN48
A.Re[17] => Add4.IN48
A.Re[18] => Add2.IN47
A.Re[18] => Add4.IN47
A.Re[19] => Add2.IN46
A.Re[19] => Add4.IN46
A.Re[20] => Add2.IN45
A.Re[20] => Add4.IN45
A.Re[21] => Add2.IN44
A.Re[21] => Add4.IN44
A.Re[22] => Add2.IN43
A.Re[22] => Add4.IN43
A.Re[23] => Add2.IN42
A.Re[23] => Add4.IN42
A.Re[24] => Add2.IN41
A.Re[24] => Add4.IN41
A.Re[25] => Add2.IN40
A.Re[25] => Add4.IN40
A.Re[26] => Add2.IN39
A.Re[26] => Add4.IN39
A.Re[27] => Add2.IN38
A.Re[27] => Add4.IN38
A.Re[28] => Add2.IN37
A.Re[28] => Add4.IN37
A.Re[29] => Add2.IN36
A.Re[29] => Add4.IN36
A.Re[30] => Add2.IN35
A.Re[30] => Add4.IN35
A.Re[31] => Add2.IN33
A.Re[31] => Add4.IN33
A.Re[31] => Add2.IN34
A.Re[31] => Add4.IN34
B.Im[0] => ~NO_FANOUT~
B.Im[1] => ~NO_FANOUT~
B.Im[2] => ~NO_FANOUT~
B.Im[3] => ~NO_FANOUT~
B.Im[4] => ~NO_FANOUT~
B.Im[5] => ~NO_FANOUT~
B.Im[6] => ~NO_FANOUT~
B.Im[7] => ~NO_FANOUT~
B.Im[8] => ~NO_FANOUT~
B.Im[9] => ~NO_FANOUT~
B.Im[10] => ~NO_FANOUT~
B.Im[11] => ~NO_FANOUT~
B.Im[12] => ~NO_FANOUT~
B.Im[13] => ~NO_FANOUT~
B.Im[14] => ~NO_FANOUT~
B.Im[15] => Mult1.IN16
B.Im[15] => Mult2.IN16
B.Im[16] => Mult1.IN15
B.Im[16] => Mult2.IN15
B.Im[17] => Mult1.IN14
B.Im[17] => Mult2.IN14
B.Im[18] => Mult1.IN13
B.Im[18] => Mult2.IN13
B.Im[19] => Mult1.IN12
B.Im[19] => Mult2.IN12
B.Im[20] => Mult1.IN11
B.Im[20] => Mult2.IN11
B.Im[21] => Mult1.IN10
B.Im[21] => Mult2.IN10
B.Im[22] => Mult1.IN9
B.Im[22] => Mult2.IN9
B.Im[23] => Mult1.IN8
B.Im[23] => Mult2.IN8
B.Im[24] => Mult1.IN7
B.Im[24] => Mult2.IN7
B.Im[25] => Mult1.IN6
B.Im[25] => Mult2.IN6
B.Im[26] => Mult1.IN5
B.Im[26] => Mult2.IN5
B.Im[27] => Mult1.IN4
B.Im[27] => Mult2.IN4
B.Im[28] => Mult1.IN3
B.Im[28] => Mult2.IN3
B.Im[29] => Mult1.IN2
B.Im[29] => Mult2.IN2
B.Im[30] => Mult1.IN1
B.Im[30] => Mult2.IN1
B.Im[31] => Mult1.IN0
B.Im[31] => Mult2.IN0
B.Re[0] => ~NO_FANOUT~
B.Re[1] => ~NO_FANOUT~
B.Re[2] => ~NO_FANOUT~
B.Re[3] => ~NO_FANOUT~
B.Re[4] => ~NO_FANOUT~
B.Re[5] => ~NO_FANOUT~
B.Re[6] => ~NO_FANOUT~
B.Re[7] => ~NO_FANOUT~
B.Re[8] => ~NO_FANOUT~
B.Re[9] => ~NO_FANOUT~
B.Re[10] => ~NO_FANOUT~
B.Re[11] => ~NO_FANOUT~
B.Re[12] => ~NO_FANOUT~
B.Re[13] => ~NO_FANOUT~
B.Re[14] => ~NO_FANOUT~
B.Re[15] => Mult0.IN16
B.Re[15] => Mult3.IN16
B.Re[16] => Mult0.IN15
B.Re[16] => Mult3.IN15
B.Re[17] => Mult0.IN14
B.Re[17] => Mult3.IN14
B.Re[18] => Mult0.IN13
B.Re[18] => Mult3.IN13
B.Re[19] => Mult0.IN12
B.Re[19] => Mult3.IN12
B.Re[20] => Mult0.IN11
B.Re[20] => Mult3.IN11
B.Re[21] => Mult0.IN10
B.Re[21] => Mult3.IN10
B.Re[22] => Mult0.IN9
B.Re[22] => Mult3.IN9
B.Re[23] => Mult0.IN8
B.Re[23] => Mult3.IN8
B.Re[24] => Mult0.IN7
B.Re[24] => Mult3.IN7
B.Re[25] => Mult0.IN6
B.Re[25] => Mult3.IN6
B.Re[26] => Mult0.IN5
B.Re[26] => Mult3.IN5
B.Re[27] => Mult0.IN4
B.Re[27] => Mult3.IN4
B.Re[28] => Mult0.IN3
B.Re[28] => Mult3.IN3
B.Re[29] => Mult0.IN2
B.Re[29] => Mult3.IN2
B.Re[30] => Mult0.IN1
B.Re[30] => Mult3.IN1
B.Re[31] => Mult0.IN0
B.Re[31] => Mult3.IN0
w.Im[0] => ~NO_FANOUT~
w.Im[1] => ~NO_FANOUT~
w.Im[2] => ~NO_FANOUT~
w.Im[3] => ~NO_FANOUT~
w.Im[4] => ~NO_FANOUT~
w.Im[5] => ~NO_FANOUT~
w.Im[6] => ~NO_FANOUT~
w.Im[7] => ~NO_FANOUT~
w.Im[8] => ~NO_FANOUT~
w.Im[9] => ~NO_FANOUT~
w.Im[10] => ~NO_FANOUT~
w.Im[11] => ~NO_FANOUT~
w.Im[12] => ~NO_FANOUT~
w.Im[13] => ~NO_FANOUT~
w.Im[14] => ~NO_FANOUT~
w.Im[15] => ~NO_FANOUT~
w.Im[16] => Mult1.IN32
w.Im[16] => Mult3.IN32
w.Im[17] => Mult1.IN31
w.Im[17] => Mult3.IN31
w.Im[18] => Mult1.IN30
w.Im[18] => Mult3.IN30
w.Im[19] => Mult1.IN29
w.Im[19] => Mult3.IN29
w.Im[20] => Mult1.IN28
w.Im[20] => Mult3.IN28
w.Im[21] => Mult1.IN27
w.Im[21] => Mult3.IN27
w.Im[22] => Mult1.IN26
w.Im[22] => Mult3.IN26
w.Im[23] => Mult1.IN25
w.Im[23] => Mult3.IN25
w.Im[24] => Mult1.IN24
w.Im[24] => Mult3.IN24
w.Im[25] => Mult1.IN23
w.Im[25] => Mult3.IN23
w.Im[26] => Mult1.IN22
w.Im[26] => Mult3.IN22
w.Im[27] => Mult1.IN21
w.Im[27] => Mult3.IN21
w.Im[28] => Mult1.IN20
w.Im[28] => Mult3.IN20
w.Im[29] => Mult1.IN19
w.Im[29] => Mult3.IN19
w.Im[30] => Mult1.IN18
w.Im[30] => Mult3.IN18
w.Im[31] => Mult1.IN17
w.Im[31] => Mult3.IN17
w.Re[0] => ~NO_FANOUT~
w.Re[1] => ~NO_FANOUT~
w.Re[2] => ~NO_FANOUT~
w.Re[3] => ~NO_FANOUT~
w.Re[4] => ~NO_FANOUT~
w.Re[5] => ~NO_FANOUT~
w.Re[6] => ~NO_FANOUT~
w.Re[7] => ~NO_FANOUT~
w.Re[8] => ~NO_FANOUT~
w.Re[9] => ~NO_FANOUT~
w.Re[10] => ~NO_FANOUT~
w.Re[11] => ~NO_FANOUT~
w.Re[12] => ~NO_FANOUT~
w.Re[13] => ~NO_FANOUT~
w.Re[14] => ~NO_FANOUT~
w.Re[15] => ~NO_FANOUT~
w.Re[16] => Mult0.IN32
w.Re[16] => Mult2.IN32
w.Re[17] => Mult0.IN31
w.Re[17] => Mult2.IN31
w.Re[18] => Mult0.IN30
w.Re[18] => Mult2.IN30
w.Re[19] => Mult0.IN29
w.Re[19] => Mult2.IN29
w.Re[20] => Mult0.IN28
w.Re[20] => Mult2.IN28
w.Re[21] => Mult0.IN27
w.Re[21] => Mult2.IN27
w.Re[22] => Mult0.IN26
w.Re[22] => Mult2.IN26
w.Re[23] => Mult0.IN25
w.Re[23] => Mult2.IN25
w.Re[24] => Mult0.IN24
w.Re[24] => Mult2.IN24
w.Re[25] => Mult0.IN23
w.Re[25] => Mult2.IN23
w.Re[26] => Mult0.IN22
w.Re[26] => Mult2.IN22
w.Re[27] => Mult0.IN21
w.Re[27] => Mult2.IN21
w.Re[28] => Mult0.IN20
w.Re[28] => Mult2.IN20
w.Re[29] => Mult0.IN19
w.Re[29] => Mult2.IN19
w.Re[30] => Mult0.IN18
w.Re[30] => Mult2.IN18
w.Re[31] => Mult0.IN17
w.Re[31] => Mult2.IN17
C.Im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
D.Im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|fft_core:my_fft|butterfly:fft_9_13
A.Im[0] => ~NO_FANOUT~
A.Im[1] => Add3.IN64
A.Im[1] => Add5.IN64
A.Im[2] => Add3.IN63
A.Im[2] => Add5.IN63
A.Im[3] => Add3.IN62
A.Im[3] => Add5.IN62
A.Im[4] => Add3.IN61
A.Im[4] => Add5.IN61
A.Im[5] => Add3.IN60
A.Im[5] => Add5.IN60
A.Im[6] => Add3.IN59
A.Im[6] => Add5.IN59
A.Im[7] => Add3.IN58
A.Im[7] => Add5.IN58
A.Im[8] => Add3.IN57
A.Im[8] => Add5.IN57
A.Im[9] => Add3.IN56
A.Im[9] => Add5.IN56
A.Im[10] => Add3.IN55
A.Im[10] => Add5.IN55
A.Im[11] => Add3.IN54
A.Im[11] => Add5.IN54
A.Im[12] => Add3.IN53
A.Im[12] => Add5.IN53
A.Im[13] => Add3.IN52
A.Im[13] => Add5.IN52
A.Im[14] => Add3.IN51
A.Im[14] => Add5.IN51
A.Im[15] => Add3.IN50
A.Im[15] => Add5.IN50
A.Im[16] => Add3.IN49
A.Im[16] => Add5.IN49
A.Im[17] => Add3.IN48
A.Im[17] => Add5.IN48
A.Im[18] => Add3.IN47
A.Im[18] => Add5.IN47
A.Im[19] => Add3.IN46
A.Im[19] => Add5.IN46
A.Im[20] => Add3.IN45
A.Im[20] => Add5.IN45
A.Im[21] => Add3.IN44
A.Im[21] => Add5.IN44
A.Im[22] => Add3.IN43
A.Im[22] => Add5.IN43
A.Im[23] => Add3.IN42
A.Im[23] => Add5.IN42
A.Im[24] => Add3.IN41
A.Im[24] => Add5.IN41
A.Im[25] => Add3.IN40
A.Im[25] => Add5.IN40
A.Im[26] => Add3.IN39
A.Im[26] => Add5.IN39
A.Im[27] => Add3.IN38
A.Im[27] => Add5.IN38
A.Im[28] => Add3.IN37
A.Im[28] => Add5.IN37
A.Im[29] => Add3.IN36
A.Im[29] => Add5.IN36
A.Im[30] => Add3.IN35
A.Im[30] => Add5.IN35
A.Im[31] => Add3.IN33
A.Im[31] => Add5.IN33
A.Im[31] => Add3.IN34
A.Im[31] => Add5.IN34
A.Re[0] => ~NO_FANOUT~
A.Re[1] => Add2.IN64
A.Re[1] => Add4.IN64
A.Re[2] => Add2.IN63
A.Re[2] => Add4.IN63
A.Re[3] => Add2.IN62
A.Re[3] => Add4.IN62
A.Re[4] => Add2.IN61
A.Re[4] => Add4.IN61
A.Re[5] => Add2.IN60
A.Re[5] => Add4.IN60
A.Re[6] => Add2.IN59
A.Re[6] => Add4.IN59
A.Re[7] => Add2.IN58
A.Re[7] => Add4.IN58
A.Re[8] => Add2.IN57
A.Re[8] => Add4.IN57
A.Re[9] => Add2.IN56
A.Re[9] => Add4.IN56
A.Re[10] => Add2.IN55
A.Re[10] => Add4.IN55
A.Re[11] => Add2.IN54
A.Re[11] => Add4.IN54
A.Re[12] => Add2.IN53
A.Re[12] => Add4.IN53
A.Re[13] => Add2.IN52
A.Re[13] => Add4.IN52
A.Re[14] => Add2.IN51
A.Re[14] => Add4.IN51
A.Re[15] => Add2.IN50
A.Re[15] => Add4.IN50
A.Re[16] => Add2.IN49
A.Re[16] => Add4.IN49
A.Re[17] => Add2.IN48
A.Re[17] => Add4.IN48
A.Re[18] => Add2.IN47
A.Re[18] => Add4.IN47
A.Re[19] => Add2.IN46
A.Re[19] => Add4.IN46
A.Re[20] => Add2.IN45
A.Re[20] => Add4.IN45
A.Re[21] => Add2.IN44
A.Re[21] => Add4.IN44
A.Re[22] => Add2.IN43
A.Re[22] => Add4.IN43
A.Re[23] => Add2.IN42
A.Re[23] => Add4.IN42
A.Re[24] => Add2.IN41
A.Re[24] => Add4.IN41
A.Re[25] => Add2.IN40
A.Re[25] => Add4.IN40
A.Re[26] => Add2.IN39
A.Re[26] => Add4.IN39
A.Re[27] => Add2.IN38
A.Re[27] => Add4.IN38
A.Re[28] => Add2.IN37
A.Re[28] => Add4.IN37
A.Re[29] => Add2.IN36
A.Re[29] => Add4.IN36
A.Re[30] => Add2.IN35
A.Re[30] => Add4.IN35
A.Re[31] => Add2.IN33
A.Re[31] => Add4.IN33
A.Re[31] => Add2.IN34
A.Re[31] => Add4.IN34
B.Im[0] => ~NO_FANOUT~
B.Im[1] => ~NO_FANOUT~
B.Im[2] => ~NO_FANOUT~
B.Im[3] => ~NO_FANOUT~
B.Im[4] => ~NO_FANOUT~
B.Im[5] => ~NO_FANOUT~
B.Im[6] => ~NO_FANOUT~
B.Im[7] => ~NO_FANOUT~
B.Im[8] => ~NO_FANOUT~
B.Im[9] => ~NO_FANOUT~
B.Im[10] => ~NO_FANOUT~
B.Im[11] => ~NO_FANOUT~
B.Im[12] => ~NO_FANOUT~
B.Im[13] => ~NO_FANOUT~
B.Im[14] => ~NO_FANOUT~
B.Im[15] => Mult1.IN16
B.Im[15] => Mult2.IN16
B.Im[16] => Mult1.IN15
B.Im[16] => Mult2.IN15
B.Im[17] => Mult1.IN14
B.Im[17] => Mult2.IN14
B.Im[18] => Mult1.IN13
B.Im[18] => Mult2.IN13
B.Im[19] => Mult1.IN12
B.Im[19] => Mult2.IN12
B.Im[20] => Mult1.IN11
B.Im[20] => Mult2.IN11
B.Im[21] => Mult1.IN10
B.Im[21] => Mult2.IN10
B.Im[22] => Mult1.IN9
B.Im[22] => Mult2.IN9
B.Im[23] => Mult1.IN8
B.Im[23] => Mult2.IN8
B.Im[24] => Mult1.IN7
B.Im[24] => Mult2.IN7
B.Im[25] => Mult1.IN6
B.Im[25] => Mult2.IN6
B.Im[26] => Mult1.IN5
B.Im[26] => Mult2.IN5
B.Im[27] => Mult1.IN4
B.Im[27] => Mult2.IN4
B.Im[28] => Mult1.IN3
B.Im[28] => Mult2.IN3
B.Im[29] => Mult1.IN2
B.Im[29] => Mult2.IN2
B.Im[30] => Mult1.IN1
B.Im[30] => Mult2.IN1
B.Im[31] => Mult1.IN0
B.Im[31] => Mult2.IN0
B.Re[0] => ~NO_FANOUT~
B.Re[1] => ~NO_FANOUT~
B.Re[2] => ~NO_FANOUT~
B.Re[3] => ~NO_FANOUT~
B.Re[4] => ~NO_FANOUT~
B.Re[5] => ~NO_FANOUT~
B.Re[6] => ~NO_FANOUT~
B.Re[7] => ~NO_FANOUT~
B.Re[8] => ~NO_FANOUT~
B.Re[9] => ~NO_FANOUT~
B.Re[10] => ~NO_FANOUT~
B.Re[11] => ~NO_FANOUT~
B.Re[12] => ~NO_FANOUT~
B.Re[13] => ~NO_FANOUT~
B.Re[14] => ~NO_FANOUT~
B.Re[15] => Mult0.IN16
B.Re[15] => Mult3.IN16
B.Re[16] => Mult0.IN15
B.Re[16] => Mult3.IN15
B.Re[17] => Mult0.IN14
B.Re[17] => Mult3.IN14
B.Re[18] => Mult0.IN13
B.Re[18] => Mult3.IN13
B.Re[19] => Mult0.IN12
B.Re[19] => Mult3.IN12
B.Re[20] => Mult0.IN11
B.Re[20] => Mult3.IN11
B.Re[21] => Mult0.IN10
B.Re[21] => Mult3.IN10
B.Re[22] => Mult0.IN9
B.Re[22] => Mult3.IN9
B.Re[23] => Mult0.IN8
B.Re[23] => Mult3.IN8
B.Re[24] => Mult0.IN7
B.Re[24] => Mult3.IN7
B.Re[25] => Mult0.IN6
B.Re[25] => Mult3.IN6
B.Re[26] => Mult0.IN5
B.Re[26] => Mult3.IN5
B.Re[27] => Mult0.IN4
B.Re[27] => Mult3.IN4
B.Re[28] => Mult0.IN3
B.Re[28] => Mult3.IN3
B.Re[29] => Mult0.IN2
B.Re[29] => Mult3.IN2
B.Re[30] => Mult0.IN1
B.Re[30] => Mult3.IN1
B.Re[31] => Mult0.IN0
B.Re[31] => Mult3.IN0
w.Im[0] => ~NO_FANOUT~
w.Im[1] => ~NO_FANOUT~
w.Im[2] => ~NO_FANOUT~
w.Im[3] => ~NO_FANOUT~
w.Im[4] => ~NO_FANOUT~
w.Im[5] => ~NO_FANOUT~
w.Im[6] => ~NO_FANOUT~
w.Im[7] => ~NO_FANOUT~
w.Im[8] => ~NO_FANOUT~
w.Im[9] => ~NO_FANOUT~
w.Im[10] => ~NO_FANOUT~
w.Im[11] => ~NO_FANOUT~
w.Im[12] => ~NO_FANOUT~
w.Im[13] => ~NO_FANOUT~
w.Im[14] => ~NO_FANOUT~
w.Im[15] => ~NO_FANOUT~
w.Im[16] => Mult1.IN32
w.Im[16] => Mult3.IN32
w.Im[17] => Mult1.IN31
w.Im[17] => Mult3.IN31
w.Im[18] => Mult1.IN30
w.Im[18] => Mult3.IN30
w.Im[19] => Mult1.IN29
w.Im[19] => Mult3.IN29
w.Im[20] => Mult1.IN28
w.Im[20] => Mult3.IN28
w.Im[21] => Mult1.IN27
w.Im[21] => Mult3.IN27
w.Im[22] => Mult1.IN26
w.Im[22] => Mult3.IN26
w.Im[23] => Mult1.IN25
w.Im[23] => Mult3.IN25
w.Im[24] => Mult1.IN24
w.Im[24] => Mult3.IN24
w.Im[25] => Mult1.IN23
w.Im[25] => Mult3.IN23
w.Im[26] => Mult1.IN22
w.Im[26] => Mult3.IN22
w.Im[27] => Mult1.IN21
w.Im[27] => Mult3.IN21
w.Im[28] => Mult1.IN20
w.Im[28] => Mult3.IN20
w.Im[29] => Mult1.IN19
w.Im[29] => Mult3.IN19
w.Im[30] => Mult1.IN18
w.Im[30] => Mult3.IN18
w.Im[31] => Mult1.IN17
w.Im[31] => Mult3.IN17
w.Re[0] => ~NO_FANOUT~
w.Re[1] => ~NO_FANOUT~
w.Re[2] => ~NO_FANOUT~
w.Re[3] => ~NO_FANOUT~
w.Re[4] => ~NO_FANOUT~
w.Re[5] => ~NO_FANOUT~
w.Re[6] => ~NO_FANOUT~
w.Re[7] => ~NO_FANOUT~
w.Re[8] => ~NO_FANOUT~
w.Re[9] => ~NO_FANOUT~
w.Re[10] => ~NO_FANOUT~
w.Re[11] => ~NO_FANOUT~
w.Re[12] => ~NO_FANOUT~
w.Re[13] => ~NO_FANOUT~
w.Re[14] => ~NO_FANOUT~
w.Re[15] => ~NO_FANOUT~
w.Re[16] => Mult0.IN32
w.Re[16] => Mult2.IN32
w.Re[17] => Mult0.IN31
w.Re[17] => Mult2.IN31
w.Re[18] => Mult0.IN30
w.Re[18] => Mult2.IN30
w.Re[19] => Mult0.IN29
w.Re[19] => Mult2.IN29
w.Re[20] => Mult0.IN28
w.Re[20] => Mult2.IN28
w.Re[21] => Mult0.IN27
w.Re[21] => Mult2.IN27
w.Re[22] => Mult0.IN26
w.Re[22] => Mult2.IN26
w.Re[23] => Mult0.IN25
w.Re[23] => Mult2.IN25
w.Re[24] => Mult0.IN24
w.Re[24] => Mult2.IN24
w.Re[25] => Mult0.IN23
w.Re[25] => Mult2.IN23
w.Re[26] => Mult0.IN22
w.Re[26] => Mult2.IN22
w.Re[27] => Mult0.IN21
w.Re[27] => Mult2.IN21
w.Re[28] => Mult0.IN20
w.Re[28] => Mult2.IN20
w.Re[29] => Mult0.IN19
w.Re[29] => Mult2.IN19
w.Re[30] => Mult0.IN18
w.Re[30] => Mult2.IN18
w.Re[31] => Mult0.IN17
w.Re[31] => Mult2.IN17
C.Im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
D.Im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|fft_core:my_fft|butterfly:fft_10_14
A.Im[0] => ~NO_FANOUT~
A.Im[1] => Add3.IN64
A.Im[1] => Add5.IN64
A.Im[2] => Add3.IN63
A.Im[2] => Add5.IN63
A.Im[3] => Add3.IN62
A.Im[3] => Add5.IN62
A.Im[4] => Add3.IN61
A.Im[4] => Add5.IN61
A.Im[5] => Add3.IN60
A.Im[5] => Add5.IN60
A.Im[6] => Add3.IN59
A.Im[6] => Add5.IN59
A.Im[7] => Add3.IN58
A.Im[7] => Add5.IN58
A.Im[8] => Add3.IN57
A.Im[8] => Add5.IN57
A.Im[9] => Add3.IN56
A.Im[9] => Add5.IN56
A.Im[10] => Add3.IN55
A.Im[10] => Add5.IN55
A.Im[11] => Add3.IN54
A.Im[11] => Add5.IN54
A.Im[12] => Add3.IN53
A.Im[12] => Add5.IN53
A.Im[13] => Add3.IN52
A.Im[13] => Add5.IN52
A.Im[14] => Add3.IN51
A.Im[14] => Add5.IN51
A.Im[15] => Add3.IN50
A.Im[15] => Add5.IN50
A.Im[16] => Add3.IN49
A.Im[16] => Add5.IN49
A.Im[17] => Add3.IN48
A.Im[17] => Add5.IN48
A.Im[18] => Add3.IN47
A.Im[18] => Add5.IN47
A.Im[19] => Add3.IN46
A.Im[19] => Add5.IN46
A.Im[20] => Add3.IN45
A.Im[20] => Add5.IN45
A.Im[21] => Add3.IN44
A.Im[21] => Add5.IN44
A.Im[22] => Add3.IN43
A.Im[22] => Add5.IN43
A.Im[23] => Add3.IN42
A.Im[23] => Add5.IN42
A.Im[24] => Add3.IN41
A.Im[24] => Add5.IN41
A.Im[25] => Add3.IN40
A.Im[25] => Add5.IN40
A.Im[26] => Add3.IN39
A.Im[26] => Add5.IN39
A.Im[27] => Add3.IN38
A.Im[27] => Add5.IN38
A.Im[28] => Add3.IN37
A.Im[28] => Add5.IN37
A.Im[29] => Add3.IN36
A.Im[29] => Add5.IN36
A.Im[30] => Add3.IN35
A.Im[30] => Add5.IN35
A.Im[31] => Add3.IN33
A.Im[31] => Add5.IN33
A.Im[31] => Add3.IN34
A.Im[31] => Add5.IN34
A.Re[0] => ~NO_FANOUT~
A.Re[1] => Add2.IN64
A.Re[1] => Add4.IN64
A.Re[2] => Add2.IN63
A.Re[2] => Add4.IN63
A.Re[3] => Add2.IN62
A.Re[3] => Add4.IN62
A.Re[4] => Add2.IN61
A.Re[4] => Add4.IN61
A.Re[5] => Add2.IN60
A.Re[5] => Add4.IN60
A.Re[6] => Add2.IN59
A.Re[6] => Add4.IN59
A.Re[7] => Add2.IN58
A.Re[7] => Add4.IN58
A.Re[8] => Add2.IN57
A.Re[8] => Add4.IN57
A.Re[9] => Add2.IN56
A.Re[9] => Add4.IN56
A.Re[10] => Add2.IN55
A.Re[10] => Add4.IN55
A.Re[11] => Add2.IN54
A.Re[11] => Add4.IN54
A.Re[12] => Add2.IN53
A.Re[12] => Add4.IN53
A.Re[13] => Add2.IN52
A.Re[13] => Add4.IN52
A.Re[14] => Add2.IN51
A.Re[14] => Add4.IN51
A.Re[15] => Add2.IN50
A.Re[15] => Add4.IN50
A.Re[16] => Add2.IN49
A.Re[16] => Add4.IN49
A.Re[17] => Add2.IN48
A.Re[17] => Add4.IN48
A.Re[18] => Add2.IN47
A.Re[18] => Add4.IN47
A.Re[19] => Add2.IN46
A.Re[19] => Add4.IN46
A.Re[20] => Add2.IN45
A.Re[20] => Add4.IN45
A.Re[21] => Add2.IN44
A.Re[21] => Add4.IN44
A.Re[22] => Add2.IN43
A.Re[22] => Add4.IN43
A.Re[23] => Add2.IN42
A.Re[23] => Add4.IN42
A.Re[24] => Add2.IN41
A.Re[24] => Add4.IN41
A.Re[25] => Add2.IN40
A.Re[25] => Add4.IN40
A.Re[26] => Add2.IN39
A.Re[26] => Add4.IN39
A.Re[27] => Add2.IN38
A.Re[27] => Add4.IN38
A.Re[28] => Add2.IN37
A.Re[28] => Add4.IN37
A.Re[29] => Add2.IN36
A.Re[29] => Add4.IN36
A.Re[30] => Add2.IN35
A.Re[30] => Add4.IN35
A.Re[31] => Add2.IN33
A.Re[31] => Add4.IN33
A.Re[31] => Add2.IN34
A.Re[31] => Add4.IN34
B.Im[0] => ~NO_FANOUT~
B.Im[1] => ~NO_FANOUT~
B.Im[2] => ~NO_FANOUT~
B.Im[3] => ~NO_FANOUT~
B.Im[4] => ~NO_FANOUT~
B.Im[5] => ~NO_FANOUT~
B.Im[6] => ~NO_FANOUT~
B.Im[7] => ~NO_FANOUT~
B.Im[8] => ~NO_FANOUT~
B.Im[9] => ~NO_FANOUT~
B.Im[10] => ~NO_FANOUT~
B.Im[11] => ~NO_FANOUT~
B.Im[12] => ~NO_FANOUT~
B.Im[13] => ~NO_FANOUT~
B.Im[14] => ~NO_FANOUT~
B.Im[15] => Mult1.IN16
B.Im[15] => Mult2.IN16
B.Im[16] => Mult1.IN15
B.Im[16] => Mult2.IN15
B.Im[17] => Mult1.IN14
B.Im[17] => Mult2.IN14
B.Im[18] => Mult1.IN13
B.Im[18] => Mult2.IN13
B.Im[19] => Mult1.IN12
B.Im[19] => Mult2.IN12
B.Im[20] => Mult1.IN11
B.Im[20] => Mult2.IN11
B.Im[21] => Mult1.IN10
B.Im[21] => Mult2.IN10
B.Im[22] => Mult1.IN9
B.Im[22] => Mult2.IN9
B.Im[23] => Mult1.IN8
B.Im[23] => Mult2.IN8
B.Im[24] => Mult1.IN7
B.Im[24] => Mult2.IN7
B.Im[25] => Mult1.IN6
B.Im[25] => Mult2.IN6
B.Im[26] => Mult1.IN5
B.Im[26] => Mult2.IN5
B.Im[27] => Mult1.IN4
B.Im[27] => Mult2.IN4
B.Im[28] => Mult1.IN3
B.Im[28] => Mult2.IN3
B.Im[29] => Mult1.IN2
B.Im[29] => Mult2.IN2
B.Im[30] => Mult1.IN1
B.Im[30] => Mult2.IN1
B.Im[31] => Mult1.IN0
B.Im[31] => Mult2.IN0
B.Re[0] => ~NO_FANOUT~
B.Re[1] => ~NO_FANOUT~
B.Re[2] => ~NO_FANOUT~
B.Re[3] => ~NO_FANOUT~
B.Re[4] => ~NO_FANOUT~
B.Re[5] => ~NO_FANOUT~
B.Re[6] => ~NO_FANOUT~
B.Re[7] => ~NO_FANOUT~
B.Re[8] => ~NO_FANOUT~
B.Re[9] => ~NO_FANOUT~
B.Re[10] => ~NO_FANOUT~
B.Re[11] => ~NO_FANOUT~
B.Re[12] => ~NO_FANOUT~
B.Re[13] => ~NO_FANOUT~
B.Re[14] => ~NO_FANOUT~
B.Re[15] => Mult0.IN16
B.Re[15] => Mult3.IN16
B.Re[16] => Mult0.IN15
B.Re[16] => Mult3.IN15
B.Re[17] => Mult0.IN14
B.Re[17] => Mult3.IN14
B.Re[18] => Mult0.IN13
B.Re[18] => Mult3.IN13
B.Re[19] => Mult0.IN12
B.Re[19] => Mult3.IN12
B.Re[20] => Mult0.IN11
B.Re[20] => Mult3.IN11
B.Re[21] => Mult0.IN10
B.Re[21] => Mult3.IN10
B.Re[22] => Mult0.IN9
B.Re[22] => Mult3.IN9
B.Re[23] => Mult0.IN8
B.Re[23] => Mult3.IN8
B.Re[24] => Mult0.IN7
B.Re[24] => Mult3.IN7
B.Re[25] => Mult0.IN6
B.Re[25] => Mult3.IN6
B.Re[26] => Mult0.IN5
B.Re[26] => Mult3.IN5
B.Re[27] => Mult0.IN4
B.Re[27] => Mult3.IN4
B.Re[28] => Mult0.IN3
B.Re[28] => Mult3.IN3
B.Re[29] => Mult0.IN2
B.Re[29] => Mult3.IN2
B.Re[30] => Mult0.IN1
B.Re[30] => Mult3.IN1
B.Re[31] => Mult0.IN0
B.Re[31] => Mult3.IN0
w.Im[0] => ~NO_FANOUT~
w.Im[1] => ~NO_FANOUT~
w.Im[2] => ~NO_FANOUT~
w.Im[3] => ~NO_FANOUT~
w.Im[4] => ~NO_FANOUT~
w.Im[5] => ~NO_FANOUT~
w.Im[6] => ~NO_FANOUT~
w.Im[7] => ~NO_FANOUT~
w.Im[8] => ~NO_FANOUT~
w.Im[9] => ~NO_FANOUT~
w.Im[10] => ~NO_FANOUT~
w.Im[11] => ~NO_FANOUT~
w.Im[12] => ~NO_FANOUT~
w.Im[13] => ~NO_FANOUT~
w.Im[14] => ~NO_FANOUT~
w.Im[15] => ~NO_FANOUT~
w.Im[16] => Mult1.IN32
w.Im[16] => Mult3.IN32
w.Im[17] => Mult1.IN31
w.Im[17] => Mult3.IN31
w.Im[18] => Mult1.IN30
w.Im[18] => Mult3.IN30
w.Im[19] => Mult1.IN29
w.Im[19] => Mult3.IN29
w.Im[20] => Mult1.IN28
w.Im[20] => Mult3.IN28
w.Im[21] => Mult1.IN27
w.Im[21] => Mult3.IN27
w.Im[22] => Mult1.IN26
w.Im[22] => Mult3.IN26
w.Im[23] => Mult1.IN25
w.Im[23] => Mult3.IN25
w.Im[24] => Mult1.IN24
w.Im[24] => Mult3.IN24
w.Im[25] => Mult1.IN23
w.Im[25] => Mult3.IN23
w.Im[26] => Mult1.IN22
w.Im[26] => Mult3.IN22
w.Im[27] => Mult1.IN21
w.Im[27] => Mult3.IN21
w.Im[28] => Mult1.IN20
w.Im[28] => Mult3.IN20
w.Im[29] => Mult1.IN19
w.Im[29] => Mult3.IN19
w.Im[30] => Mult1.IN18
w.Im[30] => Mult3.IN18
w.Im[31] => Mult1.IN17
w.Im[31] => Mult3.IN17
w.Re[0] => ~NO_FANOUT~
w.Re[1] => ~NO_FANOUT~
w.Re[2] => ~NO_FANOUT~
w.Re[3] => ~NO_FANOUT~
w.Re[4] => ~NO_FANOUT~
w.Re[5] => ~NO_FANOUT~
w.Re[6] => ~NO_FANOUT~
w.Re[7] => ~NO_FANOUT~
w.Re[8] => ~NO_FANOUT~
w.Re[9] => ~NO_FANOUT~
w.Re[10] => ~NO_FANOUT~
w.Re[11] => ~NO_FANOUT~
w.Re[12] => ~NO_FANOUT~
w.Re[13] => ~NO_FANOUT~
w.Re[14] => ~NO_FANOUT~
w.Re[15] => ~NO_FANOUT~
w.Re[16] => Mult0.IN32
w.Re[16] => Mult2.IN32
w.Re[17] => Mult0.IN31
w.Re[17] => Mult2.IN31
w.Re[18] => Mult0.IN30
w.Re[18] => Mult2.IN30
w.Re[19] => Mult0.IN29
w.Re[19] => Mult2.IN29
w.Re[20] => Mult0.IN28
w.Re[20] => Mult2.IN28
w.Re[21] => Mult0.IN27
w.Re[21] => Mult2.IN27
w.Re[22] => Mult0.IN26
w.Re[22] => Mult2.IN26
w.Re[23] => Mult0.IN25
w.Re[23] => Mult2.IN25
w.Re[24] => Mult0.IN24
w.Re[24] => Mult2.IN24
w.Re[25] => Mult0.IN23
w.Re[25] => Mult2.IN23
w.Re[26] => Mult0.IN22
w.Re[26] => Mult2.IN22
w.Re[27] => Mult0.IN21
w.Re[27] => Mult2.IN21
w.Re[28] => Mult0.IN20
w.Re[28] => Mult2.IN20
w.Re[29] => Mult0.IN19
w.Re[29] => Mult2.IN19
w.Re[30] => Mult0.IN18
w.Re[30] => Mult2.IN18
w.Re[31] => Mult0.IN17
w.Re[31] => Mult2.IN17
C.Im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
D.Im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|fft_core:my_fft|butterfly:fft_11_15
A.Im[0] => ~NO_FANOUT~
A.Im[1] => Add3.IN64
A.Im[1] => Add5.IN64
A.Im[2] => Add3.IN63
A.Im[2] => Add5.IN63
A.Im[3] => Add3.IN62
A.Im[3] => Add5.IN62
A.Im[4] => Add3.IN61
A.Im[4] => Add5.IN61
A.Im[5] => Add3.IN60
A.Im[5] => Add5.IN60
A.Im[6] => Add3.IN59
A.Im[6] => Add5.IN59
A.Im[7] => Add3.IN58
A.Im[7] => Add5.IN58
A.Im[8] => Add3.IN57
A.Im[8] => Add5.IN57
A.Im[9] => Add3.IN56
A.Im[9] => Add5.IN56
A.Im[10] => Add3.IN55
A.Im[10] => Add5.IN55
A.Im[11] => Add3.IN54
A.Im[11] => Add5.IN54
A.Im[12] => Add3.IN53
A.Im[12] => Add5.IN53
A.Im[13] => Add3.IN52
A.Im[13] => Add5.IN52
A.Im[14] => Add3.IN51
A.Im[14] => Add5.IN51
A.Im[15] => Add3.IN50
A.Im[15] => Add5.IN50
A.Im[16] => Add3.IN49
A.Im[16] => Add5.IN49
A.Im[17] => Add3.IN48
A.Im[17] => Add5.IN48
A.Im[18] => Add3.IN47
A.Im[18] => Add5.IN47
A.Im[19] => Add3.IN46
A.Im[19] => Add5.IN46
A.Im[20] => Add3.IN45
A.Im[20] => Add5.IN45
A.Im[21] => Add3.IN44
A.Im[21] => Add5.IN44
A.Im[22] => Add3.IN43
A.Im[22] => Add5.IN43
A.Im[23] => Add3.IN42
A.Im[23] => Add5.IN42
A.Im[24] => Add3.IN41
A.Im[24] => Add5.IN41
A.Im[25] => Add3.IN40
A.Im[25] => Add5.IN40
A.Im[26] => Add3.IN39
A.Im[26] => Add5.IN39
A.Im[27] => Add3.IN38
A.Im[27] => Add5.IN38
A.Im[28] => Add3.IN37
A.Im[28] => Add5.IN37
A.Im[29] => Add3.IN36
A.Im[29] => Add5.IN36
A.Im[30] => Add3.IN35
A.Im[30] => Add5.IN35
A.Im[31] => Add3.IN33
A.Im[31] => Add5.IN33
A.Im[31] => Add3.IN34
A.Im[31] => Add5.IN34
A.Re[0] => ~NO_FANOUT~
A.Re[1] => Add2.IN64
A.Re[1] => Add4.IN64
A.Re[2] => Add2.IN63
A.Re[2] => Add4.IN63
A.Re[3] => Add2.IN62
A.Re[3] => Add4.IN62
A.Re[4] => Add2.IN61
A.Re[4] => Add4.IN61
A.Re[5] => Add2.IN60
A.Re[5] => Add4.IN60
A.Re[6] => Add2.IN59
A.Re[6] => Add4.IN59
A.Re[7] => Add2.IN58
A.Re[7] => Add4.IN58
A.Re[8] => Add2.IN57
A.Re[8] => Add4.IN57
A.Re[9] => Add2.IN56
A.Re[9] => Add4.IN56
A.Re[10] => Add2.IN55
A.Re[10] => Add4.IN55
A.Re[11] => Add2.IN54
A.Re[11] => Add4.IN54
A.Re[12] => Add2.IN53
A.Re[12] => Add4.IN53
A.Re[13] => Add2.IN52
A.Re[13] => Add4.IN52
A.Re[14] => Add2.IN51
A.Re[14] => Add4.IN51
A.Re[15] => Add2.IN50
A.Re[15] => Add4.IN50
A.Re[16] => Add2.IN49
A.Re[16] => Add4.IN49
A.Re[17] => Add2.IN48
A.Re[17] => Add4.IN48
A.Re[18] => Add2.IN47
A.Re[18] => Add4.IN47
A.Re[19] => Add2.IN46
A.Re[19] => Add4.IN46
A.Re[20] => Add2.IN45
A.Re[20] => Add4.IN45
A.Re[21] => Add2.IN44
A.Re[21] => Add4.IN44
A.Re[22] => Add2.IN43
A.Re[22] => Add4.IN43
A.Re[23] => Add2.IN42
A.Re[23] => Add4.IN42
A.Re[24] => Add2.IN41
A.Re[24] => Add4.IN41
A.Re[25] => Add2.IN40
A.Re[25] => Add4.IN40
A.Re[26] => Add2.IN39
A.Re[26] => Add4.IN39
A.Re[27] => Add2.IN38
A.Re[27] => Add4.IN38
A.Re[28] => Add2.IN37
A.Re[28] => Add4.IN37
A.Re[29] => Add2.IN36
A.Re[29] => Add4.IN36
A.Re[30] => Add2.IN35
A.Re[30] => Add4.IN35
A.Re[31] => Add2.IN33
A.Re[31] => Add4.IN33
A.Re[31] => Add2.IN34
A.Re[31] => Add4.IN34
B.Im[0] => ~NO_FANOUT~
B.Im[1] => ~NO_FANOUT~
B.Im[2] => ~NO_FANOUT~
B.Im[3] => ~NO_FANOUT~
B.Im[4] => ~NO_FANOUT~
B.Im[5] => ~NO_FANOUT~
B.Im[6] => ~NO_FANOUT~
B.Im[7] => ~NO_FANOUT~
B.Im[8] => ~NO_FANOUT~
B.Im[9] => ~NO_FANOUT~
B.Im[10] => ~NO_FANOUT~
B.Im[11] => ~NO_FANOUT~
B.Im[12] => ~NO_FANOUT~
B.Im[13] => ~NO_FANOUT~
B.Im[14] => ~NO_FANOUT~
B.Im[15] => Mult1.IN16
B.Im[15] => Mult2.IN16
B.Im[16] => Mult1.IN15
B.Im[16] => Mult2.IN15
B.Im[17] => Mult1.IN14
B.Im[17] => Mult2.IN14
B.Im[18] => Mult1.IN13
B.Im[18] => Mult2.IN13
B.Im[19] => Mult1.IN12
B.Im[19] => Mult2.IN12
B.Im[20] => Mult1.IN11
B.Im[20] => Mult2.IN11
B.Im[21] => Mult1.IN10
B.Im[21] => Mult2.IN10
B.Im[22] => Mult1.IN9
B.Im[22] => Mult2.IN9
B.Im[23] => Mult1.IN8
B.Im[23] => Mult2.IN8
B.Im[24] => Mult1.IN7
B.Im[24] => Mult2.IN7
B.Im[25] => Mult1.IN6
B.Im[25] => Mult2.IN6
B.Im[26] => Mult1.IN5
B.Im[26] => Mult2.IN5
B.Im[27] => Mult1.IN4
B.Im[27] => Mult2.IN4
B.Im[28] => Mult1.IN3
B.Im[28] => Mult2.IN3
B.Im[29] => Mult1.IN2
B.Im[29] => Mult2.IN2
B.Im[30] => Mult1.IN1
B.Im[30] => Mult2.IN1
B.Im[31] => Mult1.IN0
B.Im[31] => Mult2.IN0
B.Re[0] => ~NO_FANOUT~
B.Re[1] => ~NO_FANOUT~
B.Re[2] => ~NO_FANOUT~
B.Re[3] => ~NO_FANOUT~
B.Re[4] => ~NO_FANOUT~
B.Re[5] => ~NO_FANOUT~
B.Re[6] => ~NO_FANOUT~
B.Re[7] => ~NO_FANOUT~
B.Re[8] => ~NO_FANOUT~
B.Re[9] => ~NO_FANOUT~
B.Re[10] => ~NO_FANOUT~
B.Re[11] => ~NO_FANOUT~
B.Re[12] => ~NO_FANOUT~
B.Re[13] => ~NO_FANOUT~
B.Re[14] => ~NO_FANOUT~
B.Re[15] => Mult0.IN16
B.Re[15] => Mult3.IN16
B.Re[16] => Mult0.IN15
B.Re[16] => Mult3.IN15
B.Re[17] => Mult0.IN14
B.Re[17] => Mult3.IN14
B.Re[18] => Mult0.IN13
B.Re[18] => Mult3.IN13
B.Re[19] => Mult0.IN12
B.Re[19] => Mult3.IN12
B.Re[20] => Mult0.IN11
B.Re[20] => Mult3.IN11
B.Re[21] => Mult0.IN10
B.Re[21] => Mult3.IN10
B.Re[22] => Mult0.IN9
B.Re[22] => Mult3.IN9
B.Re[23] => Mult0.IN8
B.Re[23] => Mult3.IN8
B.Re[24] => Mult0.IN7
B.Re[24] => Mult3.IN7
B.Re[25] => Mult0.IN6
B.Re[25] => Mult3.IN6
B.Re[26] => Mult0.IN5
B.Re[26] => Mult3.IN5
B.Re[27] => Mult0.IN4
B.Re[27] => Mult3.IN4
B.Re[28] => Mult0.IN3
B.Re[28] => Mult3.IN3
B.Re[29] => Mult0.IN2
B.Re[29] => Mult3.IN2
B.Re[30] => Mult0.IN1
B.Re[30] => Mult3.IN1
B.Re[31] => Mult0.IN0
B.Re[31] => Mult3.IN0
w.Im[0] => ~NO_FANOUT~
w.Im[1] => ~NO_FANOUT~
w.Im[2] => ~NO_FANOUT~
w.Im[3] => ~NO_FANOUT~
w.Im[4] => ~NO_FANOUT~
w.Im[5] => ~NO_FANOUT~
w.Im[6] => ~NO_FANOUT~
w.Im[7] => ~NO_FANOUT~
w.Im[8] => ~NO_FANOUT~
w.Im[9] => ~NO_FANOUT~
w.Im[10] => ~NO_FANOUT~
w.Im[11] => ~NO_FANOUT~
w.Im[12] => ~NO_FANOUT~
w.Im[13] => ~NO_FANOUT~
w.Im[14] => ~NO_FANOUT~
w.Im[15] => ~NO_FANOUT~
w.Im[16] => Mult1.IN32
w.Im[16] => Mult3.IN32
w.Im[17] => Mult1.IN31
w.Im[17] => Mult3.IN31
w.Im[18] => Mult1.IN30
w.Im[18] => Mult3.IN30
w.Im[19] => Mult1.IN29
w.Im[19] => Mult3.IN29
w.Im[20] => Mult1.IN28
w.Im[20] => Mult3.IN28
w.Im[21] => Mult1.IN27
w.Im[21] => Mult3.IN27
w.Im[22] => Mult1.IN26
w.Im[22] => Mult3.IN26
w.Im[23] => Mult1.IN25
w.Im[23] => Mult3.IN25
w.Im[24] => Mult1.IN24
w.Im[24] => Mult3.IN24
w.Im[25] => Mult1.IN23
w.Im[25] => Mult3.IN23
w.Im[26] => Mult1.IN22
w.Im[26] => Mult3.IN22
w.Im[27] => Mult1.IN21
w.Im[27] => Mult3.IN21
w.Im[28] => Mult1.IN20
w.Im[28] => Mult3.IN20
w.Im[29] => Mult1.IN19
w.Im[29] => Mult3.IN19
w.Im[30] => Mult1.IN18
w.Im[30] => Mult3.IN18
w.Im[31] => Mult1.IN17
w.Im[31] => Mult3.IN17
w.Re[0] => ~NO_FANOUT~
w.Re[1] => ~NO_FANOUT~
w.Re[2] => ~NO_FANOUT~
w.Re[3] => ~NO_FANOUT~
w.Re[4] => ~NO_FANOUT~
w.Re[5] => ~NO_FANOUT~
w.Re[6] => ~NO_FANOUT~
w.Re[7] => ~NO_FANOUT~
w.Re[8] => ~NO_FANOUT~
w.Re[9] => ~NO_FANOUT~
w.Re[10] => ~NO_FANOUT~
w.Re[11] => ~NO_FANOUT~
w.Re[12] => ~NO_FANOUT~
w.Re[13] => ~NO_FANOUT~
w.Re[14] => ~NO_FANOUT~
w.Re[15] => ~NO_FANOUT~
w.Re[16] => Mult0.IN32
w.Re[16] => Mult2.IN32
w.Re[17] => Mult0.IN31
w.Re[17] => Mult2.IN31
w.Re[18] => Mult0.IN30
w.Re[18] => Mult2.IN30
w.Re[19] => Mult0.IN29
w.Re[19] => Mult2.IN29
w.Re[20] => Mult0.IN28
w.Re[20] => Mult2.IN28
w.Re[21] => Mult0.IN27
w.Re[21] => Mult2.IN27
w.Re[22] => Mult0.IN26
w.Re[22] => Mult2.IN26
w.Re[23] => Mult0.IN25
w.Re[23] => Mult2.IN25
w.Re[24] => Mult0.IN24
w.Re[24] => Mult2.IN24
w.Re[25] => Mult0.IN23
w.Re[25] => Mult2.IN23
w.Re[26] => Mult0.IN22
w.Re[26] => Mult2.IN22
w.Re[27] => Mult0.IN21
w.Re[27] => Mult2.IN21
w.Re[28] => Mult0.IN20
w.Re[28] => Mult2.IN20
w.Re[29] => Mult0.IN19
w.Re[29] => Mult2.IN19
w.Re[30] => Mult0.IN18
w.Re[30] => Mult2.IN18
w.Re[31] => Mult0.IN17
w.Re[31] => Mult2.IN17
C.Im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
D.Im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|fft_core:my_fft|butterfly:fft_0_8
A.Im[0] => ~NO_FANOUT~
A.Im[1] => Add3.IN64
A.Im[1] => Add5.IN64
A.Im[2] => Add3.IN63
A.Im[2] => Add5.IN63
A.Im[3] => Add3.IN62
A.Im[3] => Add5.IN62
A.Im[4] => Add3.IN61
A.Im[4] => Add5.IN61
A.Im[5] => Add3.IN60
A.Im[5] => Add5.IN60
A.Im[6] => Add3.IN59
A.Im[6] => Add5.IN59
A.Im[7] => Add3.IN58
A.Im[7] => Add5.IN58
A.Im[8] => Add3.IN57
A.Im[8] => Add5.IN57
A.Im[9] => Add3.IN56
A.Im[9] => Add5.IN56
A.Im[10] => Add3.IN55
A.Im[10] => Add5.IN55
A.Im[11] => Add3.IN54
A.Im[11] => Add5.IN54
A.Im[12] => Add3.IN53
A.Im[12] => Add5.IN53
A.Im[13] => Add3.IN52
A.Im[13] => Add5.IN52
A.Im[14] => Add3.IN51
A.Im[14] => Add5.IN51
A.Im[15] => Add3.IN50
A.Im[15] => Add5.IN50
A.Im[16] => Add3.IN49
A.Im[16] => Add5.IN49
A.Im[17] => Add3.IN48
A.Im[17] => Add5.IN48
A.Im[18] => Add3.IN47
A.Im[18] => Add5.IN47
A.Im[19] => Add3.IN46
A.Im[19] => Add5.IN46
A.Im[20] => Add3.IN45
A.Im[20] => Add5.IN45
A.Im[21] => Add3.IN44
A.Im[21] => Add5.IN44
A.Im[22] => Add3.IN43
A.Im[22] => Add5.IN43
A.Im[23] => Add3.IN42
A.Im[23] => Add5.IN42
A.Im[24] => Add3.IN41
A.Im[24] => Add5.IN41
A.Im[25] => Add3.IN40
A.Im[25] => Add5.IN40
A.Im[26] => Add3.IN39
A.Im[26] => Add5.IN39
A.Im[27] => Add3.IN38
A.Im[27] => Add5.IN38
A.Im[28] => Add3.IN37
A.Im[28] => Add5.IN37
A.Im[29] => Add3.IN36
A.Im[29] => Add5.IN36
A.Im[30] => Add3.IN35
A.Im[30] => Add5.IN35
A.Im[31] => Add3.IN33
A.Im[31] => Add5.IN33
A.Im[31] => Add3.IN34
A.Im[31] => Add5.IN34
A.Re[0] => ~NO_FANOUT~
A.Re[1] => Add2.IN64
A.Re[1] => Add4.IN64
A.Re[2] => Add2.IN63
A.Re[2] => Add4.IN63
A.Re[3] => Add2.IN62
A.Re[3] => Add4.IN62
A.Re[4] => Add2.IN61
A.Re[4] => Add4.IN61
A.Re[5] => Add2.IN60
A.Re[5] => Add4.IN60
A.Re[6] => Add2.IN59
A.Re[6] => Add4.IN59
A.Re[7] => Add2.IN58
A.Re[7] => Add4.IN58
A.Re[8] => Add2.IN57
A.Re[8] => Add4.IN57
A.Re[9] => Add2.IN56
A.Re[9] => Add4.IN56
A.Re[10] => Add2.IN55
A.Re[10] => Add4.IN55
A.Re[11] => Add2.IN54
A.Re[11] => Add4.IN54
A.Re[12] => Add2.IN53
A.Re[12] => Add4.IN53
A.Re[13] => Add2.IN52
A.Re[13] => Add4.IN52
A.Re[14] => Add2.IN51
A.Re[14] => Add4.IN51
A.Re[15] => Add2.IN50
A.Re[15] => Add4.IN50
A.Re[16] => Add2.IN49
A.Re[16] => Add4.IN49
A.Re[17] => Add2.IN48
A.Re[17] => Add4.IN48
A.Re[18] => Add2.IN47
A.Re[18] => Add4.IN47
A.Re[19] => Add2.IN46
A.Re[19] => Add4.IN46
A.Re[20] => Add2.IN45
A.Re[20] => Add4.IN45
A.Re[21] => Add2.IN44
A.Re[21] => Add4.IN44
A.Re[22] => Add2.IN43
A.Re[22] => Add4.IN43
A.Re[23] => Add2.IN42
A.Re[23] => Add4.IN42
A.Re[24] => Add2.IN41
A.Re[24] => Add4.IN41
A.Re[25] => Add2.IN40
A.Re[25] => Add4.IN40
A.Re[26] => Add2.IN39
A.Re[26] => Add4.IN39
A.Re[27] => Add2.IN38
A.Re[27] => Add4.IN38
A.Re[28] => Add2.IN37
A.Re[28] => Add4.IN37
A.Re[29] => Add2.IN36
A.Re[29] => Add4.IN36
A.Re[30] => Add2.IN35
A.Re[30] => Add4.IN35
A.Re[31] => Add2.IN33
A.Re[31] => Add4.IN33
A.Re[31] => Add2.IN34
A.Re[31] => Add4.IN34
B.Im[0] => ~NO_FANOUT~
B.Im[1] => ~NO_FANOUT~
B.Im[2] => ~NO_FANOUT~
B.Im[3] => ~NO_FANOUT~
B.Im[4] => ~NO_FANOUT~
B.Im[5] => ~NO_FANOUT~
B.Im[6] => ~NO_FANOUT~
B.Im[7] => ~NO_FANOUT~
B.Im[8] => ~NO_FANOUT~
B.Im[9] => ~NO_FANOUT~
B.Im[10] => ~NO_FANOUT~
B.Im[11] => ~NO_FANOUT~
B.Im[12] => ~NO_FANOUT~
B.Im[13] => ~NO_FANOUT~
B.Im[14] => ~NO_FANOUT~
B.Im[15] => Mult1.IN16
B.Im[15] => Mult2.IN16
B.Im[16] => Mult1.IN15
B.Im[16] => Mult2.IN15
B.Im[17] => Mult1.IN14
B.Im[17] => Mult2.IN14
B.Im[18] => Mult1.IN13
B.Im[18] => Mult2.IN13
B.Im[19] => Mult1.IN12
B.Im[19] => Mult2.IN12
B.Im[20] => Mult1.IN11
B.Im[20] => Mult2.IN11
B.Im[21] => Mult1.IN10
B.Im[21] => Mult2.IN10
B.Im[22] => Mult1.IN9
B.Im[22] => Mult2.IN9
B.Im[23] => Mult1.IN8
B.Im[23] => Mult2.IN8
B.Im[24] => Mult1.IN7
B.Im[24] => Mult2.IN7
B.Im[25] => Mult1.IN6
B.Im[25] => Mult2.IN6
B.Im[26] => Mult1.IN5
B.Im[26] => Mult2.IN5
B.Im[27] => Mult1.IN4
B.Im[27] => Mult2.IN4
B.Im[28] => Mult1.IN3
B.Im[28] => Mult2.IN3
B.Im[29] => Mult1.IN2
B.Im[29] => Mult2.IN2
B.Im[30] => Mult1.IN1
B.Im[30] => Mult2.IN1
B.Im[31] => Mult1.IN0
B.Im[31] => Mult2.IN0
B.Re[0] => ~NO_FANOUT~
B.Re[1] => ~NO_FANOUT~
B.Re[2] => ~NO_FANOUT~
B.Re[3] => ~NO_FANOUT~
B.Re[4] => ~NO_FANOUT~
B.Re[5] => ~NO_FANOUT~
B.Re[6] => ~NO_FANOUT~
B.Re[7] => ~NO_FANOUT~
B.Re[8] => ~NO_FANOUT~
B.Re[9] => ~NO_FANOUT~
B.Re[10] => ~NO_FANOUT~
B.Re[11] => ~NO_FANOUT~
B.Re[12] => ~NO_FANOUT~
B.Re[13] => ~NO_FANOUT~
B.Re[14] => ~NO_FANOUT~
B.Re[15] => Mult0.IN16
B.Re[15] => Mult3.IN16
B.Re[16] => Mult0.IN15
B.Re[16] => Mult3.IN15
B.Re[17] => Mult0.IN14
B.Re[17] => Mult3.IN14
B.Re[18] => Mult0.IN13
B.Re[18] => Mult3.IN13
B.Re[19] => Mult0.IN12
B.Re[19] => Mult3.IN12
B.Re[20] => Mult0.IN11
B.Re[20] => Mult3.IN11
B.Re[21] => Mult0.IN10
B.Re[21] => Mult3.IN10
B.Re[22] => Mult0.IN9
B.Re[22] => Mult3.IN9
B.Re[23] => Mult0.IN8
B.Re[23] => Mult3.IN8
B.Re[24] => Mult0.IN7
B.Re[24] => Mult3.IN7
B.Re[25] => Mult0.IN6
B.Re[25] => Mult3.IN6
B.Re[26] => Mult0.IN5
B.Re[26] => Mult3.IN5
B.Re[27] => Mult0.IN4
B.Re[27] => Mult3.IN4
B.Re[28] => Mult0.IN3
B.Re[28] => Mult3.IN3
B.Re[29] => Mult0.IN2
B.Re[29] => Mult3.IN2
B.Re[30] => Mult0.IN1
B.Re[30] => Mult3.IN1
B.Re[31] => Mult0.IN0
B.Re[31] => Mult3.IN0
w.Im[0] => ~NO_FANOUT~
w.Im[1] => ~NO_FANOUT~
w.Im[2] => ~NO_FANOUT~
w.Im[3] => ~NO_FANOUT~
w.Im[4] => ~NO_FANOUT~
w.Im[5] => ~NO_FANOUT~
w.Im[6] => ~NO_FANOUT~
w.Im[7] => ~NO_FANOUT~
w.Im[8] => ~NO_FANOUT~
w.Im[9] => ~NO_FANOUT~
w.Im[10] => ~NO_FANOUT~
w.Im[11] => ~NO_FANOUT~
w.Im[12] => ~NO_FANOUT~
w.Im[13] => ~NO_FANOUT~
w.Im[14] => ~NO_FANOUT~
w.Im[15] => ~NO_FANOUT~
w.Im[16] => Mult1.IN32
w.Im[16] => Mult3.IN32
w.Im[17] => Mult1.IN31
w.Im[17] => Mult3.IN31
w.Im[18] => Mult1.IN30
w.Im[18] => Mult3.IN30
w.Im[19] => Mult1.IN29
w.Im[19] => Mult3.IN29
w.Im[20] => Mult1.IN28
w.Im[20] => Mult3.IN28
w.Im[21] => Mult1.IN27
w.Im[21] => Mult3.IN27
w.Im[22] => Mult1.IN26
w.Im[22] => Mult3.IN26
w.Im[23] => Mult1.IN25
w.Im[23] => Mult3.IN25
w.Im[24] => Mult1.IN24
w.Im[24] => Mult3.IN24
w.Im[25] => Mult1.IN23
w.Im[25] => Mult3.IN23
w.Im[26] => Mult1.IN22
w.Im[26] => Mult3.IN22
w.Im[27] => Mult1.IN21
w.Im[27] => Mult3.IN21
w.Im[28] => Mult1.IN20
w.Im[28] => Mult3.IN20
w.Im[29] => Mult1.IN19
w.Im[29] => Mult3.IN19
w.Im[30] => Mult1.IN18
w.Im[30] => Mult3.IN18
w.Im[31] => Mult1.IN17
w.Im[31] => Mult3.IN17
w.Re[0] => ~NO_FANOUT~
w.Re[1] => ~NO_FANOUT~
w.Re[2] => ~NO_FANOUT~
w.Re[3] => ~NO_FANOUT~
w.Re[4] => ~NO_FANOUT~
w.Re[5] => ~NO_FANOUT~
w.Re[6] => ~NO_FANOUT~
w.Re[7] => ~NO_FANOUT~
w.Re[8] => ~NO_FANOUT~
w.Re[9] => ~NO_FANOUT~
w.Re[10] => ~NO_FANOUT~
w.Re[11] => ~NO_FANOUT~
w.Re[12] => ~NO_FANOUT~
w.Re[13] => ~NO_FANOUT~
w.Re[14] => ~NO_FANOUT~
w.Re[15] => ~NO_FANOUT~
w.Re[16] => Mult0.IN32
w.Re[16] => Mult2.IN32
w.Re[17] => Mult0.IN31
w.Re[17] => Mult2.IN31
w.Re[18] => Mult0.IN30
w.Re[18] => Mult2.IN30
w.Re[19] => Mult0.IN29
w.Re[19] => Mult2.IN29
w.Re[20] => Mult0.IN28
w.Re[20] => Mult2.IN28
w.Re[21] => Mult0.IN27
w.Re[21] => Mult2.IN27
w.Re[22] => Mult0.IN26
w.Re[22] => Mult2.IN26
w.Re[23] => Mult0.IN25
w.Re[23] => Mult2.IN25
w.Re[24] => Mult0.IN24
w.Re[24] => Mult2.IN24
w.Re[25] => Mult0.IN23
w.Re[25] => Mult2.IN23
w.Re[26] => Mult0.IN22
w.Re[26] => Mult2.IN22
w.Re[27] => Mult0.IN21
w.Re[27] => Mult2.IN21
w.Re[28] => Mult0.IN20
w.Re[28] => Mult2.IN20
w.Re[29] => Mult0.IN19
w.Re[29] => Mult2.IN19
w.Re[30] => Mult0.IN18
w.Re[30] => Mult2.IN18
w.Re[31] => Mult0.IN17
w.Re[31] => Mult2.IN17
C.Im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
D.Im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|fft_core:my_fft|butterfly:fft_1_9
A.Im[0] => ~NO_FANOUT~
A.Im[1] => Add3.IN64
A.Im[1] => Add5.IN64
A.Im[2] => Add3.IN63
A.Im[2] => Add5.IN63
A.Im[3] => Add3.IN62
A.Im[3] => Add5.IN62
A.Im[4] => Add3.IN61
A.Im[4] => Add5.IN61
A.Im[5] => Add3.IN60
A.Im[5] => Add5.IN60
A.Im[6] => Add3.IN59
A.Im[6] => Add5.IN59
A.Im[7] => Add3.IN58
A.Im[7] => Add5.IN58
A.Im[8] => Add3.IN57
A.Im[8] => Add5.IN57
A.Im[9] => Add3.IN56
A.Im[9] => Add5.IN56
A.Im[10] => Add3.IN55
A.Im[10] => Add5.IN55
A.Im[11] => Add3.IN54
A.Im[11] => Add5.IN54
A.Im[12] => Add3.IN53
A.Im[12] => Add5.IN53
A.Im[13] => Add3.IN52
A.Im[13] => Add5.IN52
A.Im[14] => Add3.IN51
A.Im[14] => Add5.IN51
A.Im[15] => Add3.IN50
A.Im[15] => Add5.IN50
A.Im[16] => Add3.IN49
A.Im[16] => Add5.IN49
A.Im[17] => Add3.IN48
A.Im[17] => Add5.IN48
A.Im[18] => Add3.IN47
A.Im[18] => Add5.IN47
A.Im[19] => Add3.IN46
A.Im[19] => Add5.IN46
A.Im[20] => Add3.IN45
A.Im[20] => Add5.IN45
A.Im[21] => Add3.IN44
A.Im[21] => Add5.IN44
A.Im[22] => Add3.IN43
A.Im[22] => Add5.IN43
A.Im[23] => Add3.IN42
A.Im[23] => Add5.IN42
A.Im[24] => Add3.IN41
A.Im[24] => Add5.IN41
A.Im[25] => Add3.IN40
A.Im[25] => Add5.IN40
A.Im[26] => Add3.IN39
A.Im[26] => Add5.IN39
A.Im[27] => Add3.IN38
A.Im[27] => Add5.IN38
A.Im[28] => Add3.IN37
A.Im[28] => Add5.IN37
A.Im[29] => Add3.IN36
A.Im[29] => Add5.IN36
A.Im[30] => Add3.IN35
A.Im[30] => Add5.IN35
A.Im[31] => Add3.IN33
A.Im[31] => Add5.IN33
A.Im[31] => Add3.IN34
A.Im[31] => Add5.IN34
A.Re[0] => ~NO_FANOUT~
A.Re[1] => Add2.IN64
A.Re[1] => Add4.IN64
A.Re[2] => Add2.IN63
A.Re[2] => Add4.IN63
A.Re[3] => Add2.IN62
A.Re[3] => Add4.IN62
A.Re[4] => Add2.IN61
A.Re[4] => Add4.IN61
A.Re[5] => Add2.IN60
A.Re[5] => Add4.IN60
A.Re[6] => Add2.IN59
A.Re[6] => Add4.IN59
A.Re[7] => Add2.IN58
A.Re[7] => Add4.IN58
A.Re[8] => Add2.IN57
A.Re[8] => Add4.IN57
A.Re[9] => Add2.IN56
A.Re[9] => Add4.IN56
A.Re[10] => Add2.IN55
A.Re[10] => Add4.IN55
A.Re[11] => Add2.IN54
A.Re[11] => Add4.IN54
A.Re[12] => Add2.IN53
A.Re[12] => Add4.IN53
A.Re[13] => Add2.IN52
A.Re[13] => Add4.IN52
A.Re[14] => Add2.IN51
A.Re[14] => Add4.IN51
A.Re[15] => Add2.IN50
A.Re[15] => Add4.IN50
A.Re[16] => Add2.IN49
A.Re[16] => Add4.IN49
A.Re[17] => Add2.IN48
A.Re[17] => Add4.IN48
A.Re[18] => Add2.IN47
A.Re[18] => Add4.IN47
A.Re[19] => Add2.IN46
A.Re[19] => Add4.IN46
A.Re[20] => Add2.IN45
A.Re[20] => Add4.IN45
A.Re[21] => Add2.IN44
A.Re[21] => Add4.IN44
A.Re[22] => Add2.IN43
A.Re[22] => Add4.IN43
A.Re[23] => Add2.IN42
A.Re[23] => Add4.IN42
A.Re[24] => Add2.IN41
A.Re[24] => Add4.IN41
A.Re[25] => Add2.IN40
A.Re[25] => Add4.IN40
A.Re[26] => Add2.IN39
A.Re[26] => Add4.IN39
A.Re[27] => Add2.IN38
A.Re[27] => Add4.IN38
A.Re[28] => Add2.IN37
A.Re[28] => Add4.IN37
A.Re[29] => Add2.IN36
A.Re[29] => Add4.IN36
A.Re[30] => Add2.IN35
A.Re[30] => Add4.IN35
A.Re[31] => Add2.IN33
A.Re[31] => Add4.IN33
A.Re[31] => Add2.IN34
A.Re[31] => Add4.IN34
B.Im[0] => ~NO_FANOUT~
B.Im[1] => ~NO_FANOUT~
B.Im[2] => ~NO_FANOUT~
B.Im[3] => ~NO_FANOUT~
B.Im[4] => ~NO_FANOUT~
B.Im[5] => ~NO_FANOUT~
B.Im[6] => ~NO_FANOUT~
B.Im[7] => ~NO_FANOUT~
B.Im[8] => ~NO_FANOUT~
B.Im[9] => ~NO_FANOUT~
B.Im[10] => ~NO_FANOUT~
B.Im[11] => ~NO_FANOUT~
B.Im[12] => ~NO_FANOUT~
B.Im[13] => ~NO_FANOUT~
B.Im[14] => ~NO_FANOUT~
B.Im[15] => Mult1.IN16
B.Im[15] => Mult2.IN16
B.Im[16] => Mult1.IN15
B.Im[16] => Mult2.IN15
B.Im[17] => Mult1.IN14
B.Im[17] => Mult2.IN14
B.Im[18] => Mult1.IN13
B.Im[18] => Mult2.IN13
B.Im[19] => Mult1.IN12
B.Im[19] => Mult2.IN12
B.Im[20] => Mult1.IN11
B.Im[20] => Mult2.IN11
B.Im[21] => Mult1.IN10
B.Im[21] => Mult2.IN10
B.Im[22] => Mult1.IN9
B.Im[22] => Mult2.IN9
B.Im[23] => Mult1.IN8
B.Im[23] => Mult2.IN8
B.Im[24] => Mult1.IN7
B.Im[24] => Mult2.IN7
B.Im[25] => Mult1.IN6
B.Im[25] => Mult2.IN6
B.Im[26] => Mult1.IN5
B.Im[26] => Mult2.IN5
B.Im[27] => Mult1.IN4
B.Im[27] => Mult2.IN4
B.Im[28] => Mult1.IN3
B.Im[28] => Mult2.IN3
B.Im[29] => Mult1.IN2
B.Im[29] => Mult2.IN2
B.Im[30] => Mult1.IN1
B.Im[30] => Mult2.IN1
B.Im[31] => Mult1.IN0
B.Im[31] => Mult2.IN0
B.Re[0] => ~NO_FANOUT~
B.Re[1] => ~NO_FANOUT~
B.Re[2] => ~NO_FANOUT~
B.Re[3] => ~NO_FANOUT~
B.Re[4] => ~NO_FANOUT~
B.Re[5] => ~NO_FANOUT~
B.Re[6] => ~NO_FANOUT~
B.Re[7] => ~NO_FANOUT~
B.Re[8] => ~NO_FANOUT~
B.Re[9] => ~NO_FANOUT~
B.Re[10] => ~NO_FANOUT~
B.Re[11] => ~NO_FANOUT~
B.Re[12] => ~NO_FANOUT~
B.Re[13] => ~NO_FANOUT~
B.Re[14] => ~NO_FANOUT~
B.Re[15] => Mult0.IN16
B.Re[15] => Mult3.IN16
B.Re[16] => Mult0.IN15
B.Re[16] => Mult3.IN15
B.Re[17] => Mult0.IN14
B.Re[17] => Mult3.IN14
B.Re[18] => Mult0.IN13
B.Re[18] => Mult3.IN13
B.Re[19] => Mult0.IN12
B.Re[19] => Mult3.IN12
B.Re[20] => Mult0.IN11
B.Re[20] => Mult3.IN11
B.Re[21] => Mult0.IN10
B.Re[21] => Mult3.IN10
B.Re[22] => Mult0.IN9
B.Re[22] => Mult3.IN9
B.Re[23] => Mult0.IN8
B.Re[23] => Mult3.IN8
B.Re[24] => Mult0.IN7
B.Re[24] => Mult3.IN7
B.Re[25] => Mult0.IN6
B.Re[25] => Mult3.IN6
B.Re[26] => Mult0.IN5
B.Re[26] => Mult3.IN5
B.Re[27] => Mult0.IN4
B.Re[27] => Mult3.IN4
B.Re[28] => Mult0.IN3
B.Re[28] => Mult3.IN3
B.Re[29] => Mult0.IN2
B.Re[29] => Mult3.IN2
B.Re[30] => Mult0.IN1
B.Re[30] => Mult3.IN1
B.Re[31] => Mult0.IN0
B.Re[31] => Mult3.IN0
w.Im[0] => ~NO_FANOUT~
w.Im[1] => ~NO_FANOUT~
w.Im[2] => ~NO_FANOUT~
w.Im[3] => ~NO_FANOUT~
w.Im[4] => ~NO_FANOUT~
w.Im[5] => ~NO_FANOUT~
w.Im[6] => ~NO_FANOUT~
w.Im[7] => ~NO_FANOUT~
w.Im[8] => ~NO_FANOUT~
w.Im[9] => ~NO_FANOUT~
w.Im[10] => ~NO_FANOUT~
w.Im[11] => ~NO_FANOUT~
w.Im[12] => ~NO_FANOUT~
w.Im[13] => ~NO_FANOUT~
w.Im[14] => ~NO_FANOUT~
w.Im[15] => ~NO_FANOUT~
w.Im[16] => Mult1.IN32
w.Im[16] => Mult3.IN32
w.Im[17] => Mult1.IN31
w.Im[17] => Mult3.IN31
w.Im[18] => Mult1.IN30
w.Im[18] => Mult3.IN30
w.Im[19] => Mult1.IN29
w.Im[19] => Mult3.IN29
w.Im[20] => Mult1.IN28
w.Im[20] => Mult3.IN28
w.Im[21] => Mult1.IN27
w.Im[21] => Mult3.IN27
w.Im[22] => Mult1.IN26
w.Im[22] => Mult3.IN26
w.Im[23] => Mult1.IN25
w.Im[23] => Mult3.IN25
w.Im[24] => Mult1.IN24
w.Im[24] => Mult3.IN24
w.Im[25] => Mult1.IN23
w.Im[25] => Mult3.IN23
w.Im[26] => Mult1.IN22
w.Im[26] => Mult3.IN22
w.Im[27] => Mult1.IN21
w.Im[27] => Mult3.IN21
w.Im[28] => Mult1.IN20
w.Im[28] => Mult3.IN20
w.Im[29] => Mult1.IN19
w.Im[29] => Mult3.IN19
w.Im[30] => Mult1.IN18
w.Im[30] => Mult3.IN18
w.Im[31] => Mult1.IN17
w.Im[31] => Mult3.IN17
w.Re[0] => ~NO_FANOUT~
w.Re[1] => ~NO_FANOUT~
w.Re[2] => ~NO_FANOUT~
w.Re[3] => ~NO_FANOUT~
w.Re[4] => ~NO_FANOUT~
w.Re[5] => ~NO_FANOUT~
w.Re[6] => ~NO_FANOUT~
w.Re[7] => ~NO_FANOUT~
w.Re[8] => ~NO_FANOUT~
w.Re[9] => ~NO_FANOUT~
w.Re[10] => ~NO_FANOUT~
w.Re[11] => ~NO_FANOUT~
w.Re[12] => ~NO_FANOUT~
w.Re[13] => ~NO_FANOUT~
w.Re[14] => ~NO_FANOUT~
w.Re[15] => ~NO_FANOUT~
w.Re[16] => Mult0.IN32
w.Re[16] => Mult2.IN32
w.Re[17] => Mult0.IN31
w.Re[17] => Mult2.IN31
w.Re[18] => Mult0.IN30
w.Re[18] => Mult2.IN30
w.Re[19] => Mult0.IN29
w.Re[19] => Mult2.IN29
w.Re[20] => Mult0.IN28
w.Re[20] => Mult2.IN28
w.Re[21] => Mult0.IN27
w.Re[21] => Mult2.IN27
w.Re[22] => Mult0.IN26
w.Re[22] => Mult2.IN26
w.Re[23] => Mult0.IN25
w.Re[23] => Mult2.IN25
w.Re[24] => Mult0.IN24
w.Re[24] => Mult2.IN24
w.Re[25] => Mult0.IN23
w.Re[25] => Mult2.IN23
w.Re[26] => Mult0.IN22
w.Re[26] => Mult2.IN22
w.Re[27] => Mult0.IN21
w.Re[27] => Mult2.IN21
w.Re[28] => Mult0.IN20
w.Re[28] => Mult2.IN20
w.Re[29] => Mult0.IN19
w.Re[29] => Mult2.IN19
w.Re[30] => Mult0.IN18
w.Re[30] => Mult2.IN18
w.Re[31] => Mult0.IN17
w.Re[31] => Mult2.IN17
C.Im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
D.Im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|fft_core:my_fft|butterfly:fft_2_10
A.Im[0] => ~NO_FANOUT~
A.Im[1] => Add3.IN64
A.Im[1] => Add5.IN64
A.Im[2] => Add3.IN63
A.Im[2] => Add5.IN63
A.Im[3] => Add3.IN62
A.Im[3] => Add5.IN62
A.Im[4] => Add3.IN61
A.Im[4] => Add5.IN61
A.Im[5] => Add3.IN60
A.Im[5] => Add5.IN60
A.Im[6] => Add3.IN59
A.Im[6] => Add5.IN59
A.Im[7] => Add3.IN58
A.Im[7] => Add5.IN58
A.Im[8] => Add3.IN57
A.Im[8] => Add5.IN57
A.Im[9] => Add3.IN56
A.Im[9] => Add5.IN56
A.Im[10] => Add3.IN55
A.Im[10] => Add5.IN55
A.Im[11] => Add3.IN54
A.Im[11] => Add5.IN54
A.Im[12] => Add3.IN53
A.Im[12] => Add5.IN53
A.Im[13] => Add3.IN52
A.Im[13] => Add5.IN52
A.Im[14] => Add3.IN51
A.Im[14] => Add5.IN51
A.Im[15] => Add3.IN50
A.Im[15] => Add5.IN50
A.Im[16] => Add3.IN49
A.Im[16] => Add5.IN49
A.Im[17] => Add3.IN48
A.Im[17] => Add5.IN48
A.Im[18] => Add3.IN47
A.Im[18] => Add5.IN47
A.Im[19] => Add3.IN46
A.Im[19] => Add5.IN46
A.Im[20] => Add3.IN45
A.Im[20] => Add5.IN45
A.Im[21] => Add3.IN44
A.Im[21] => Add5.IN44
A.Im[22] => Add3.IN43
A.Im[22] => Add5.IN43
A.Im[23] => Add3.IN42
A.Im[23] => Add5.IN42
A.Im[24] => Add3.IN41
A.Im[24] => Add5.IN41
A.Im[25] => Add3.IN40
A.Im[25] => Add5.IN40
A.Im[26] => Add3.IN39
A.Im[26] => Add5.IN39
A.Im[27] => Add3.IN38
A.Im[27] => Add5.IN38
A.Im[28] => Add3.IN37
A.Im[28] => Add5.IN37
A.Im[29] => Add3.IN36
A.Im[29] => Add5.IN36
A.Im[30] => Add3.IN35
A.Im[30] => Add5.IN35
A.Im[31] => Add3.IN33
A.Im[31] => Add5.IN33
A.Im[31] => Add3.IN34
A.Im[31] => Add5.IN34
A.Re[0] => ~NO_FANOUT~
A.Re[1] => Add2.IN64
A.Re[1] => Add4.IN64
A.Re[2] => Add2.IN63
A.Re[2] => Add4.IN63
A.Re[3] => Add2.IN62
A.Re[3] => Add4.IN62
A.Re[4] => Add2.IN61
A.Re[4] => Add4.IN61
A.Re[5] => Add2.IN60
A.Re[5] => Add4.IN60
A.Re[6] => Add2.IN59
A.Re[6] => Add4.IN59
A.Re[7] => Add2.IN58
A.Re[7] => Add4.IN58
A.Re[8] => Add2.IN57
A.Re[8] => Add4.IN57
A.Re[9] => Add2.IN56
A.Re[9] => Add4.IN56
A.Re[10] => Add2.IN55
A.Re[10] => Add4.IN55
A.Re[11] => Add2.IN54
A.Re[11] => Add4.IN54
A.Re[12] => Add2.IN53
A.Re[12] => Add4.IN53
A.Re[13] => Add2.IN52
A.Re[13] => Add4.IN52
A.Re[14] => Add2.IN51
A.Re[14] => Add4.IN51
A.Re[15] => Add2.IN50
A.Re[15] => Add4.IN50
A.Re[16] => Add2.IN49
A.Re[16] => Add4.IN49
A.Re[17] => Add2.IN48
A.Re[17] => Add4.IN48
A.Re[18] => Add2.IN47
A.Re[18] => Add4.IN47
A.Re[19] => Add2.IN46
A.Re[19] => Add4.IN46
A.Re[20] => Add2.IN45
A.Re[20] => Add4.IN45
A.Re[21] => Add2.IN44
A.Re[21] => Add4.IN44
A.Re[22] => Add2.IN43
A.Re[22] => Add4.IN43
A.Re[23] => Add2.IN42
A.Re[23] => Add4.IN42
A.Re[24] => Add2.IN41
A.Re[24] => Add4.IN41
A.Re[25] => Add2.IN40
A.Re[25] => Add4.IN40
A.Re[26] => Add2.IN39
A.Re[26] => Add4.IN39
A.Re[27] => Add2.IN38
A.Re[27] => Add4.IN38
A.Re[28] => Add2.IN37
A.Re[28] => Add4.IN37
A.Re[29] => Add2.IN36
A.Re[29] => Add4.IN36
A.Re[30] => Add2.IN35
A.Re[30] => Add4.IN35
A.Re[31] => Add2.IN33
A.Re[31] => Add4.IN33
A.Re[31] => Add2.IN34
A.Re[31] => Add4.IN34
B.Im[0] => ~NO_FANOUT~
B.Im[1] => ~NO_FANOUT~
B.Im[2] => ~NO_FANOUT~
B.Im[3] => ~NO_FANOUT~
B.Im[4] => ~NO_FANOUT~
B.Im[5] => ~NO_FANOUT~
B.Im[6] => ~NO_FANOUT~
B.Im[7] => ~NO_FANOUT~
B.Im[8] => ~NO_FANOUT~
B.Im[9] => ~NO_FANOUT~
B.Im[10] => ~NO_FANOUT~
B.Im[11] => ~NO_FANOUT~
B.Im[12] => ~NO_FANOUT~
B.Im[13] => ~NO_FANOUT~
B.Im[14] => ~NO_FANOUT~
B.Im[15] => Mult1.IN16
B.Im[15] => Mult2.IN16
B.Im[16] => Mult1.IN15
B.Im[16] => Mult2.IN15
B.Im[17] => Mult1.IN14
B.Im[17] => Mult2.IN14
B.Im[18] => Mult1.IN13
B.Im[18] => Mult2.IN13
B.Im[19] => Mult1.IN12
B.Im[19] => Mult2.IN12
B.Im[20] => Mult1.IN11
B.Im[20] => Mult2.IN11
B.Im[21] => Mult1.IN10
B.Im[21] => Mult2.IN10
B.Im[22] => Mult1.IN9
B.Im[22] => Mult2.IN9
B.Im[23] => Mult1.IN8
B.Im[23] => Mult2.IN8
B.Im[24] => Mult1.IN7
B.Im[24] => Mult2.IN7
B.Im[25] => Mult1.IN6
B.Im[25] => Mult2.IN6
B.Im[26] => Mult1.IN5
B.Im[26] => Mult2.IN5
B.Im[27] => Mult1.IN4
B.Im[27] => Mult2.IN4
B.Im[28] => Mult1.IN3
B.Im[28] => Mult2.IN3
B.Im[29] => Mult1.IN2
B.Im[29] => Mult2.IN2
B.Im[30] => Mult1.IN1
B.Im[30] => Mult2.IN1
B.Im[31] => Mult1.IN0
B.Im[31] => Mult2.IN0
B.Re[0] => ~NO_FANOUT~
B.Re[1] => ~NO_FANOUT~
B.Re[2] => ~NO_FANOUT~
B.Re[3] => ~NO_FANOUT~
B.Re[4] => ~NO_FANOUT~
B.Re[5] => ~NO_FANOUT~
B.Re[6] => ~NO_FANOUT~
B.Re[7] => ~NO_FANOUT~
B.Re[8] => ~NO_FANOUT~
B.Re[9] => ~NO_FANOUT~
B.Re[10] => ~NO_FANOUT~
B.Re[11] => ~NO_FANOUT~
B.Re[12] => ~NO_FANOUT~
B.Re[13] => ~NO_FANOUT~
B.Re[14] => ~NO_FANOUT~
B.Re[15] => Mult0.IN16
B.Re[15] => Mult3.IN16
B.Re[16] => Mult0.IN15
B.Re[16] => Mult3.IN15
B.Re[17] => Mult0.IN14
B.Re[17] => Mult3.IN14
B.Re[18] => Mult0.IN13
B.Re[18] => Mult3.IN13
B.Re[19] => Mult0.IN12
B.Re[19] => Mult3.IN12
B.Re[20] => Mult0.IN11
B.Re[20] => Mult3.IN11
B.Re[21] => Mult0.IN10
B.Re[21] => Mult3.IN10
B.Re[22] => Mult0.IN9
B.Re[22] => Mult3.IN9
B.Re[23] => Mult0.IN8
B.Re[23] => Mult3.IN8
B.Re[24] => Mult0.IN7
B.Re[24] => Mult3.IN7
B.Re[25] => Mult0.IN6
B.Re[25] => Mult3.IN6
B.Re[26] => Mult0.IN5
B.Re[26] => Mult3.IN5
B.Re[27] => Mult0.IN4
B.Re[27] => Mult3.IN4
B.Re[28] => Mult0.IN3
B.Re[28] => Mult3.IN3
B.Re[29] => Mult0.IN2
B.Re[29] => Mult3.IN2
B.Re[30] => Mult0.IN1
B.Re[30] => Mult3.IN1
B.Re[31] => Mult0.IN0
B.Re[31] => Mult3.IN0
w.Im[0] => ~NO_FANOUT~
w.Im[1] => ~NO_FANOUT~
w.Im[2] => ~NO_FANOUT~
w.Im[3] => ~NO_FANOUT~
w.Im[4] => ~NO_FANOUT~
w.Im[5] => ~NO_FANOUT~
w.Im[6] => ~NO_FANOUT~
w.Im[7] => ~NO_FANOUT~
w.Im[8] => ~NO_FANOUT~
w.Im[9] => ~NO_FANOUT~
w.Im[10] => ~NO_FANOUT~
w.Im[11] => ~NO_FANOUT~
w.Im[12] => ~NO_FANOUT~
w.Im[13] => ~NO_FANOUT~
w.Im[14] => ~NO_FANOUT~
w.Im[15] => ~NO_FANOUT~
w.Im[16] => Mult1.IN32
w.Im[16] => Mult3.IN32
w.Im[17] => Mult1.IN31
w.Im[17] => Mult3.IN31
w.Im[18] => Mult1.IN30
w.Im[18] => Mult3.IN30
w.Im[19] => Mult1.IN29
w.Im[19] => Mult3.IN29
w.Im[20] => Mult1.IN28
w.Im[20] => Mult3.IN28
w.Im[21] => Mult1.IN27
w.Im[21] => Mult3.IN27
w.Im[22] => Mult1.IN26
w.Im[22] => Mult3.IN26
w.Im[23] => Mult1.IN25
w.Im[23] => Mult3.IN25
w.Im[24] => Mult1.IN24
w.Im[24] => Mult3.IN24
w.Im[25] => Mult1.IN23
w.Im[25] => Mult3.IN23
w.Im[26] => Mult1.IN22
w.Im[26] => Mult3.IN22
w.Im[27] => Mult1.IN21
w.Im[27] => Mult3.IN21
w.Im[28] => Mult1.IN20
w.Im[28] => Mult3.IN20
w.Im[29] => Mult1.IN19
w.Im[29] => Mult3.IN19
w.Im[30] => Mult1.IN18
w.Im[30] => Mult3.IN18
w.Im[31] => Mult1.IN17
w.Im[31] => Mult3.IN17
w.Re[0] => ~NO_FANOUT~
w.Re[1] => ~NO_FANOUT~
w.Re[2] => ~NO_FANOUT~
w.Re[3] => ~NO_FANOUT~
w.Re[4] => ~NO_FANOUT~
w.Re[5] => ~NO_FANOUT~
w.Re[6] => ~NO_FANOUT~
w.Re[7] => ~NO_FANOUT~
w.Re[8] => ~NO_FANOUT~
w.Re[9] => ~NO_FANOUT~
w.Re[10] => ~NO_FANOUT~
w.Re[11] => ~NO_FANOUT~
w.Re[12] => ~NO_FANOUT~
w.Re[13] => ~NO_FANOUT~
w.Re[14] => ~NO_FANOUT~
w.Re[15] => ~NO_FANOUT~
w.Re[16] => Mult0.IN32
w.Re[16] => Mult2.IN32
w.Re[17] => Mult0.IN31
w.Re[17] => Mult2.IN31
w.Re[18] => Mult0.IN30
w.Re[18] => Mult2.IN30
w.Re[19] => Mult0.IN29
w.Re[19] => Mult2.IN29
w.Re[20] => Mult0.IN28
w.Re[20] => Mult2.IN28
w.Re[21] => Mult0.IN27
w.Re[21] => Mult2.IN27
w.Re[22] => Mult0.IN26
w.Re[22] => Mult2.IN26
w.Re[23] => Mult0.IN25
w.Re[23] => Mult2.IN25
w.Re[24] => Mult0.IN24
w.Re[24] => Mult2.IN24
w.Re[25] => Mult0.IN23
w.Re[25] => Mult2.IN23
w.Re[26] => Mult0.IN22
w.Re[26] => Mult2.IN22
w.Re[27] => Mult0.IN21
w.Re[27] => Mult2.IN21
w.Re[28] => Mult0.IN20
w.Re[28] => Mult2.IN20
w.Re[29] => Mult0.IN19
w.Re[29] => Mult2.IN19
w.Re[30] => Mult0.IN18
w.Re[30] => Mult2.IN18
w.Re[31] => Mult0.IN17
w.Re[31] => Mult2.IN17
C.Im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
D.Im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|fft_core:my_fft|butterfly:fft_3_11
A.Im[0] => ~NO_FANOUT~
A.Im[1] => Add3.IN64
A.Im[1] => Add5.IN64
A.Im[2] => Add3.IN63
A.Im[2] => Add5.IN63
A.Im[3] => Add3.IN62
A.Im[3] => Add5.IN62
A.Im[4] => Add3.IN61
A.Im[4] => Add5.IN61
A.Im[5] => Add3.IN60
A.Im[5] => Add5.IN60
A.Im[6] => Add3.IN59
A.Im[6] => Add5.IN59
A.Im[7] => Add3.IN58
A.Im[7] => Add5.IN58
A.Im[8] => Add3.IN57
A.Im[8] => Add5.IN57
A.Im[9] => Add3.IN56
A.Im[9] => Add5.IN56
A.Im[10] => Add3.IN55
A.Im[10] => Add5.IN55
A.Im[11] => Add3.IN54
A.Im[11] => Add5.IN54
A.Im[12] => Add3.IN53
A.Im[12] => Add5.IN53
A.Im[13] => Add3.IN52
A.Im[13] => Add5.IN52
A.Im[14] => Add3.IN51
A.Im[14] => Add5.IN51
A.Im[15] => Add3.IN50
A.Im[15] => Add5.IN50
A.Im[16] => Add3.IN49
A.Im[16] => Add5.IN49
A.Im[17] => Add3.IN48
A.Im[17] => Add5.IN48
A.Im[18] => Add3.IN47
A.Im[18] => Add5.IN47
A.Im[19] => Add3.IN46
A.Im[19] => Add5.IN46
A.Im[20] => Add3.IN45
A.Im[20] => Add5.IN45
A.Im[21] => Add3.IN44
A.Im[21] => Add5.IN44
A.Im[22] => Add3.IN43
A.Im[22] => Add5.IN43
A.Im[23] => Add3.IN42
A.Im[23] => Add5.IN42
A.Im[24] => Add3.IN41
A.Im[24] => Add5.IN41
A.Im[25] => Add3.IN40
A.Im[25] => Add5.IN40
A.Im[26] => Add3.IN39
A.Im[26] => Add5.IN39
A.Im[27] => Add3.IN38
A.Im[27] => Add5.IN38
A.Im[28] => Add3.IN37
A.Im[28] => Add5.IN37
A.Im[29] => Add3.IN36
A.Im[29] => Add5.IN36
A.Im[30] => Add3.IN35
A.Im[30] => Add5.IN35
A.Im[31] => Add3.IN33
A.Im[31] => Add5.IN33
A.Im[31] => Add3.IN34
A.Im[31] => Add5.IN34
A.Re[0] => ~NO_FANOUT~
A.Re[1] => Add2.IN64
A.Re[1] => Add4.IN64
A.Re[2] => Add2.IN63
A.Re[2] => Add4.IN63
A.Re[3] => Add2.IN62
A.Re[3] => Add4.IN62
A.Re[4] => Add2.IN61
A.Re[4] => Add4.IN61
A.Re[5] => Add2.IN60
A.Re[5] => Add4.IN60
A.Re[6] => Add2.IN59
A.Re[6] => Add4.IN59
A.Re[7] => Add2.IN58
A.Re[7] => Add4.IN58
A.Re[8] => Add2.IN57
A.Re[8] => Add4.IN57
A.Re[9] => Add2.IN56
A.Re[9] => Add4.IN56
A.Re[10] => Add2.IN55
A.Re[10] => Add4.IN55
A.Re[11] => Add2.IN54
A.Re[11] => Add4.IN54
A.Re[12] => Add2.IN53
A.Re[12] => Add4.IN53
A.Re[13] => Add2.IN52
A.Re[13] => Add4.IN52
A.Re[14] => Add2.IN51
A.Re[14] => Add4.IN51
A.Re[15] => Add2.IN50
A.Re[15] => Add4.IN50
A.Re[16] => Add2.IN49
A.Re[16] => Add4.IN49
A.Re[17] => Add2.IN48
A.Re[17] => Add4.IN48
A.Re[18] => Add2.IN47
A.Re[18] => Add4.IN47
A.Re[19] => Add2.IN46
A.Re[19] => Add4.IN46
A.Re[20] => Add2.IN45
A.Re[20] => Add4.IN45
A.Re[21] => Add2.IN44
A.Re[21] => Add4.IN44
A.Re[22] => Add2.IN43
A.Re[22] => Add4.IN43
A.Re[23] => Add2.IN42
A.Re[23] => Add4.IN42
A.Re[24] => Add2.IN41
A.Re[24] => Add4.IN41
A.Re[25] => Add2.IN40
A.Re[25] => Add4.IN40
A.Re[26] => Add2.IN39
A.Re[26] => Add4.IN39
A.Re[27] => Add2.IN38
A.Re[27] => Add4.IN38
A.Re[28] => Add2.IN37
A.Re[28] => Add4.IN37
A.Re[29] => Add2.IN36
A.Re[29] => Add4.IN36
A.Re[30] => Add2.IN35
A.Re[30] => Add4.IN35
A.Re[31] => Add2.IN33
A.Re[31] => Add4.IN33
A.Re[31] => Add2.IN34
A.Re[31] => Add4.IN34
B.Im[0] => ~NO_FANOUT~
B.Im[1] => ~NO_FANOUT~
B.Im[2] => ~NO_FANOUT~
B.Im[3] => ~NO_FANOUT~
B.Im[4] => ~NO_FANOUT~
B.Im[5] => ~NO_FANOUT~
B.Im[6] => ~NO_FANOUT~
B.Im[7] => ~NO_FANOUT~
B.Im[8] => ~NO_FANOUT~
B.Im[9] => ~NO_FANOUT~
B.Im[10] => ~NO_FANOUT~
B.Im[11] => ~NO_FANOUT~
B.Im[12] => ~NO_FANOUT~
B.Im[13] => ~NO_FANOUT~
B.Im[14] => ~NO_FANOUT~
B.Im[15] => Mult1.IN16
B.Im[15] => Mult2.IN16
B.Im[16] => Mult1.IN15
B.Im[16] => Mult2.IN15
B.Im[17] => Mult1.IN14
B.Im[17] => Mult2.IN14
B.Im[18] => Mult1.IN13
B.Im[18] => Mult2.IN13
B.Im[19] => Mult1.IN12
B.Im[19] => Mult2.IN12
B.Im[20] => Mult1.IN11
B.Im[20] => Mult2.IN11
B.Im[21] => Mult1.IN10
B.Im[21] => Mult2.IN10
B.Im[22] => Mult1.IN9
B.Im[22] => Mult2.IN9
B.Im[23] => Mult1.IN8
B.Im[23] => Mult2.IN8
B.Im[24] => Mult1.IN7
B.Im[24] => Mult2.IN7
B.Im[25] => Mult1.IN6
B.Im[25] => Mult2.IN6
B.Im[26] => Mult1.IN5
B.Im[26] => Mult2.IN5
B.Im[27] => Mult1.IN4
B.Im[27] => Mult2.IN4
B.Im[28] => Mult1.IN3
B.Im[28] => Mult2.IN3
B.Im[29] => Mult1.IN2
B.Im[29] => Mult2.IN2
B.Im[30] => Mult1.IN1
B.Im[30] => Mult2.IN1
B.Im[31] => Mult1.IN0
B.Im[31] => Mult2.IN0
B.Re[0] => ~NO_FANOUT~
B.Re[1] => ~NO_FANOUT~
B.Re[2] => ~NO_FANOUT~
B.Re[3] => ~NO_FANOUT~
B.Re[4] => ~NO_FANOUT~
B.Re[5] => ~NO_FANOUT~
B.Re[6] => ~NO_FANOUT~
B.Re[7] => ~NO_FANOUT~
B.Re[8] => ~NO_FANOUT~
B.Re[9] => ~NO_FANOUT~
B.Re[10] => ~NO_FANOUT~
B.Re[11] => ~NO_FANOUT~
B.Re[12] => ~NO_FANOUT~
B.Re[13] => ~NO_FANOUT~
B.Re[14] => ~NO_FANOUT~
B.Re[15] => Mult0.IN16
B.Re[15] => Mult3.IN16
B.Re[16] => Mult0.IN15
B.Re[16] => Mult3.IN15
B.Re[17] => Mult0.IN14
B.Re[17] => Mult3.IN14
B.Re[18] => Mult0.IN13
B.Re[18] => Mult3.IN13
B.Re[19] => Mult0.IN12
B.Re[19] => Mult3.IN12
B.Re[20] => Mult0.IN11
B.Re[20] => Mult3.IN11
B.Re[21] => Mult0.IN10
B.Re[21] => Mult3.IN10
B.Re[22] => Mult0.IN9
B.Re[22] => Mult3.IN9
B.Re[23] => Mult0.IN8
B.Re[23] => Mult3.IN8
B.Re[24] => Mult0.IN7
B.Re[24] => Mult3.IN7
B.Re[25] => Mult0.IN6
B.Re[25] => Mult3.IN6
B.Re[26] => Mult0.IN5
B.Re[26] => Mult3.IN5
B.Re[27] => Mult0.IN4
B.Re[27] => Mult3.IN4
B.Re[28] => Mult0.IN3
B.Re[28] => Mult3.IN3
B.Re[29] => Mult0.IN2
B.Re[29] => Mult3.IN2
B.Re[30] => Mult0.IN1
B.Re[30] => Mult3.IN1
B.Re[31] => Mult0.IN0
B.Re[31] => Mult3.IN0
w.Im[0] => ~NO_FANOUT~
w.Im[1] => ~NO_FANOUT~
w.Im[2] => ~NO_FANOUT~
w.Im[3] => ~NO_FANOUT~
w.Im[4] => ~NO_FANOUT~
w.Im[5] => ~NO_FANOUT~
w.Im[6] => ~NO_FANOUT~
w.Im[7] => ~NO_FANOUT~
w.Im[8] => ~NO_FANOUT~
w.Im[9] => ~NO_FANOUT~
w.Im[10] => ~NO_FANOUT~
w.Im[11] => ~NO_FANOUT~
w.Im[12] => ~NO_FANOUT~
w.Im[13] => ~NO_FANOUT~
w.Im[14] => ~NO_FANOUT~
w.Im[15] => ~NO_FANOUT~
w.Im[16] => Mult1.IN32
w.Im[16] => Mult3.IN32
w.Im[17] => Mult1.IN31
w.Im[17] => Mult3.IN31
w.Im[18] => Mult1.IN30
w.Im[18] => Mult3.IN30
w.Im[19] => Mult1.IN29
w.Im[19] => Mult3.IN29
w.Im[20] => Mult1.IN28
w.Im[20] => Mult3.IN28
w.Im[21] => Mult1.IN27
w.Im[21] => Mult3.IN27
w.Im[22] => Mult1.IN26
w.Im[22] => Mult3.IN26
w.Im[23] => Mult1.IN25
w.Im[23] => Mult3.IN25
w.Im[24] => Mult1.IN24
w.Im[24] => Mult3.IN24
w.Im[25] => Mult1.IN23
w.Im[25] => Mult3.IN23
w.Im[26] => Mult1.IN22
w.Im[26] => Mult3.IN22
w.Im[27] => Mult1.IN21
w.Im[27] => Mult3.IN21
w.Im[28] => Mult1.IN20
w.Im[28] => Mult3.IN20
w.Im[29] => Mult1.IN19
w.Im[29] => Mult3.IN19
w.Im[30] => Mult1.IN18
w.Im[30] => Mult3.IN18
w.Im[31] => Mult1.IN17
w.Im[31] => Mult3.IN17
w.Re[0] => ~NO_FANOUT~
w.Re[1] => ~NO_FANOUT~
w.Re[2] => ~NO_FANOUT~
w.Re[3] => ~NO_FANOUT~
w.Re[4] => ~NO_FANOUT~
w.Re[5] => ~NO_FANOUT~
w.Re[6] => ~NO_FANOUT~
w.Re[7] => ~NO_FANOUT~
w.Re[8] => ~NO_FANOUT~
w.Re[9] => ~NO_FANOUT~
w.Re[10] => ~NO_FANOUT~
w.Re[11] => ~NO_FANOUT~
w.Re[12] => ~NO_FANOUT~
w.Re[13] => ~NO_FANOUT~
w.Re[14] => ~NO_FANOUT~
w.Re[15] => ~NO_FANOUT~
w.Re[16] => Mult0.IN32
w.Re[16] => Mult2.IN32
w.Re[17] => Mult0.IN31
w.Re[17] => Mult2.IN31
w.Re[18] => Mult0.IN30
w.Re[18] => Mult2.IN30
w.Re[19] => Mult0.IN29
w.Re[19] => Mult2.IN29
w.Re[20] => Mult0.IN28
w.Re[20] => Mult2.IN28
w.Re[21] => Mult0.IN27
w.Re[21] => Mult2.IN27
w.Re[22] => Mult0.IN26
w.Re[22] => Mult2.IN26
w.Re[23] => Mult0.IN25
w.Re[23] => Mult2.IN25
w.Re[24] => Mult0.IN24
w.Re[24] => Mult2.IN24
w.Re[25] => Mult0.IN23
w.Re[25] => Mult2.IN23
w.Re[26] => Mult0.IN22
w.Re[26] => Mult2.IN22
w.Re[27] => Mult0.IN21
w.Re[27] => Mult2.IN21
w.Re[28] => Mult0.IN20
w.Re[28] => Mult2.IN20
w.Re[29] => Mult0.IN19
w.Re[29] => Mult2.IN19
w.Re[30] => Mult0.IN18
w.Re[30] => Mult2.IN18
w.Re[31] => Mult0.IN17
w.Re[31] => Mult2.IN17
C.Im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
D.Im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|fft_core:my_fft|butterfly:fft_4_12
A.Im[0] => ~NO_FANOUT~
A.Im[1] => Add3.IN64
A.Im[1] => Add5.IN64
A.Im[2] => Add3.IN63
A.Im[2] => Add5.IN63
A.Im[3] => Add3.IN62
A.Im[3] => Add5.IN62
A.Im[4] => Add3.IN61
A.Im[4] => Add5.IN61
A.Im[5] => Add3.IN60
A.Im[5] => Add5.IN60
A.Im[6] => Add3.IN59
A.Im[6] => Add5.IN59
A.Im[7] => Add3.IN58
A.Im[7] => Add5.IN58
A.Im[8] => Add3.IN57
A.Im[8] => Add5.IN57
A.Im[9] => Add3.IN56
A.Im[9] => Add5.IN56
A.Im[10] => Add3.IN55
A.Im[10] => Add5.IN55
A.Im[11] => Add3.IN54
A.Im[11] => Add5.IN54
A.Im[12] => Add3.IN53
A.Im[12] => Add5.IN53
A.Im[13] => Add3.IN52
A.Im[13] => Add5.IN52
A.Im[14] => Add3.IN51
A.Im[14] => Add5.IN51
A.Im[15] => Add3.IN50
A.Im[15] => Add5.IN50
A.Im[16] => Add3.IN49
A.Im[16] => Add5.IN49
A.Im[17] => Add3.IN48
A.Im[17] => Add5.IN48
A.Im[18] => Add3.IN47
A.Im[18] => Add5.IN47
A.Im[19] => Add3.IN46
A.Im[19] => Add5.IN46
A.Im[20] => Add3.IN45
A.Im[20] => Add5.IN45
A.Im[21] => Add3.IN44
A.Im[21] => Add5.IN44
A.Im[22] => Add3.IN43
A.Im[22] => Add5.IN43
A.Im[23] => Add3.IN42
A.Im[23] => Add5.IN42
A.Im[24] => Add3.IN41
A.Im[24] => Add5.IN41
A.Im[25] => Add3.IN40
A.Im[25] => Add5.IN40
A.Im[26] => Add3.IN39
A.Im[26] => Add5.IN39
A.Im[27] => Add3.IN38
A.Im[27] => Add5.IN38
A.Im[28] => Add3.IN37
A.Im[28] => Add5.IN37
A.Im[29] => Add3.IN36
A.Im[29] => Add5.IN36
A.Im[30] => Add3.IN35
A.Im[30] => Add5.IN35
A.Im[31] => Add3.IN33
A.Im[31] => Add5.IN33
A.Im[31] => Add3.IN34
A.Im[31] => Add5.IN34
A.Re[0] => ~NO_FANOUT~
A.Re[1] => Add2.IN64
A.Re[1] => Add4.IN64
A.Re[2] => Add2.IN63
A.Re[2] => Add4.IN63
A.Re[3] => Add2.IN62
A.Re[3] => Add4.IN62
A.Re[4] => Add2.IN61
A.Re[4] => Add4.IN61
A.Re[5] => Add2.IN60
A.Re[5] => Add4.IN60
A.Re[6] => Add2.IN59
A.Re[6] => Add4.IN59
A.Re[7] => Add2.IN58
A.Re[7] => Add4.IN58
A.Re[8] => Add2.IN57
A.Re[8] => Add4.IN57
A.Re[9] => Add2.IN56
A.Re[9] => Add4.IN56
A.Re[10] => Add2.IN55
A.Re[10] => Add4.IN55
A.Re[11] => Add2.IN54
A.Re[11] => Add4.IN54
A.Re[12] => Add2.IN53
A.Re[12] => Add4.IN53
A.Re[13] => Add2.IN52
A.Re[13] => Add4.IN52
A.Re[14] => Add2.IN51
A.Re[14] => Add4.IN51
A.Re[15] => Add2.IN50
A.Re[15] => Add4.IN50
A.Re[16] => Add2.IN49
A.Re[16] => Add4.IN49
A.Re[17] => Add2.IN48
A.Re[17] => Add4.IN48
A.Re[18] => Add2.IN47
A.Re[18] => Add4.IN47
A.Re[19] => Add2.IN46
A.Re[19] => Add4.IN46
A.Re[20] => Add2.IN45
A.Re[20] => Add4.IN45
A.Re[21] => Add2.IN44
A.Re[21] => Add4.IN44
A.Re[22] => Add2.IN43
A.Re[22] => Add4.IN43
A.Re[23] => Add2.IN42
A.Re[23] => Add4.IN42
A.Re[24] => Add2.IN41
A.Re[24] => Add4.IN41
A.Re[25] => Add2.IN40
A.Re[25] => Add4.IN40
A.Re[26] => Add2.IN39
A.Re[26] => Add4.IN39
A.Re[27] => Add2.IN38
A.Re[27] => Add4.IN38
A.Re[28] => Add2.IN37
A.Re[28] => Add4.IN37
A.Re[29] => Add2.IN36
A.Re[29] => Add4.IN36
A.Re[30] => Add2.IN35
A.Re[30] => Add4.IN35
A.Re[31] => Add2.IN33
A.Re[31] => Add4.IN33
A.Re[31] => Add2.IN34
A.Re[31] => Add4.IN34
B.Im[0] => ~NO_FANOUT~
B.Im[1] => ~NO_FANOUT~
B.Im[2] => ~NO_FANOUT~
B.Im[3] => ~NO_FANOUT~
B.Im[4] => ~NO_FANOUT~
B.Im[5] => ~NO_FANOUT~
B.Im[6] => ~NO_FANOUT~
B.Im[7] => ~NO_FANOUT~
B.Im[8] => ~NO_FANOUT~
B.Im[9] => ~NO_FANOUT~
B.Im[10] => ~NO_FANOUT~
B.Im[11] => ~NO_FANOUT~
B.Im[12] => ~NO_FANOUT~
B.Im[13] => ~NO_FANOUT~
B.Im[14] => ~NO_FANOUT~
B.Im[15] => Mult1.IN16
B.Im[15] => Mult2.IN16
B.Im[16] => Mult1.IN15
B.Im[16] => Mult2.IN15
B.Im[17] => Mult1.IN14
B.Im[17] => Mult2.IN14
B.Im[18] => Mult1.IN13
B.Im[18] => Mult2.IN13
B.Im[19] => Mult1.IN12
B.Im[19] => Mult2.IN12
B.Im[20] => Mult1.IN11
B.Im[20] => Mult2.IN11
B.Im[21] => Mult1.IN10
B.Im[21] => Mult2.IN10
B.Im[22] => Mult1.IN9
B.Im[22] => Mult2.IN9
B.Im[23] => Mult1.IN8
B.Im[23] => Mult2.IN8
B.Im[24] => Mult1.IN7
B.Im[24] => Mult2.IN7
B.Im[25] => Mult1.IN6
B.Im[25] => Mult2.IN6
B.Im[26] => Mult1.IN5
B.Im[26] => Mult2.IN5
B.Im[27] => Mult1.IN4
B.Im[27] => Mult2.IN4
B.Im[28] => Mult1.IN3
B.Im[28] => Mult2.IN3
B.Im[29] => Mult1.IN2
B.Im[29] => Mult2.IN2
B.Im[30] => Mult1.IN1
B.Im[30] => Mult2.IN1
B.Im[31] => Mult1.IN0
B.Im[31] => Mult2.IN0
B.Re[0] => ~NO_FANOUT~
B.Re[1] => ~NO_FANOUT~
B.Re[2] => ~NO_FANOUT~
B.Re[3] => ~NO_FANOUT~
B.Re[4] => ~NO_FANOUT~
B.Re[5] => ~NO_FANOUT~
B.Re[6] => ~NO_FANOUT~
B.Re[7] => ~NO_FANOUT~
B.Re[8] => ~NO_FANOUT~
B.Re[9] => ~NO_FANOUT~
B.Re[10] => ~NO_FANOUT~
B.Re[11] => ~NO_FANOUT~
B.Re[12] => ~NO_FANOUT~
B.Re[13] => ~NO_FANOUT~
B.Re[14] => ~NO_FANOUT~
B.Re[15] => Mult0.IN16
B.Re[15] => Mult3.IN16
B.Re[16] => Mult0.IN15
B.Re[16] => Mult3.IN15
B.Re[17] => Mult0.IN14
B.Re[17] => Mult3.IN14
B.Re[18] => Mult0.IN13
B.Re[18] => Mult3.IN13
B.Re[19] => Mult0.IN12
B.Re[19] => Mult3.IN12
B.Re[20] => Mult0.IN11
B.Re[20] => Mult3.IN11
B.Re[21] => Mult0.IN10
B.Re[21] => Mult3.IN10
B.Re[22] => Mult0.IN9
B.Re[22] => Mult3.IN9
B.Re[23] => Mult0.IN8
B.Re[23] => Mult3.IN8
B.Re[24] => Mult0.IN7
B.Re[24] => Mult3.IN7
B.Re[25] => Mult0.IN6
B.Re[25] => Mult3.IN6
B.Re[26] => Mult0.IN5
B.Re[26] => Mult3.IN5
B.Re[27] => Mult0.IN4
B.Re[27] => Mult3.IN4
B.Re[28] => Mult0.IN3
B.Re[28] => Mult3.IN3
B.Re[29] => Mult0.IN2
B.Re[29] => Mult3.IN2
B.Re[30] => Mult0.IN1
B.Re[30] => Mult3.IN1
B.Re[31] => Mult0.IN0
B.Re[31] => Mult3.IN0
w.Im[0] => ~NO_FANOUT~
w.Im[1] => ~NO_FANOUT~
w.Im[2] => ~NO_FANOUT~
w.Im[3] => ~NO_FANOUT~
w.Im[4] => ~NO_FANOUT~
w.Im[5] => ~NO_FANOUT~
w.Im[6] => ~NO_FANOUT~
w.Im[7] => ~NO_FANOUT~
w.Im[8] => ~NO_FANOUT~
w.Im[9] => ~NO_FANOUT~
w.Im[10] => ~NO_FANOUT~
w.Im[11] => ~NO_FANOUT~
w.Im[12] => ~NO_FANOUT~
w.Im[13] => ~NO_FANOUT~
w.Im[14] => ~NO_FANOUT~
w.Im[15] => ~NO_FANOUT~
w.Im[16] => Mult1.IN32
w.Im[16] => Mult3.IN32
w.Im[17] => Mult1.IN31
w.Im[17] => Mult3.IN31
w.Im[18] => Mult1.IN30
w.Im[18] => Mult3.IN30
w.Im[19] => Mult1.IN29
w.Im[19] => Mult3.IN29
w.Im[20] => Mult1.IN28
w.Im[20] => Mult3.IN28
w.Im[21] => Mult1.IN27
w.Im[21] => Mult3.IN27
w.Im[22] => Mult1.IN26
w.Im[22] => Mult3.IN26
w.Im[23] => Mult1.IN25
w.Im[23] => Mult3.IN25
w.Im[24] => Mult1.IN24
w.Im[24] => Mult3.IN24
w.Im[25] => Mult1.IN23
w.Im[25] => Mult3.IN23
w.Im[26] => Mult1.IN22
w.Im[26] => Mult3.IN22
w.Im[27] => Mult1.IN21
w.Im[27] => Mult3.IN21
w.Im[28] => Mult1.IN20
w.Im[28] => Mult3.IN20
w.Im[29] => Mult1.IN19
w.Im[29] => Mult3.IN19
w.Im[30] => Mult1.IN18
w.Im[30] => Mult3.IN18
w.Im[31] => Mult1.IN17
w.Im[31] => Mult3.IN17
w.Re[0] => ~NO_FANOUT~
w.Re[1] => ~NO_FANOUT~
w.Re[2] => ~NO_FANOUT~
w.Re[3] => ~NO_FANOUT~
w.Re[4] => ~NO_FANOUT~
w.Re[5] => ~NO_FANOUT~
w.Re[6] => ~NO_FANOUT~
w.Re[7] => ~NO_FANOUT~
w.Re[8] => ~NO_FANOUT~
w.Re[9] => ~NO_FANOUT~
w.Re[10] => ~NO_FANOUT~
w.Re[11] => ~NO_FANOUT~
w.Re[12] => ~NO_FANOUT~
w.Re[13] => ~NO_FANOUT~
w.Re[14] => ~NO_FANOUT~
w.Re[15] => ~NO_FANOUT~
w.Re[16] => Mult0.IN32
w.Re[16] => Mult2.IN32
w.Re[17] => Mult0.IN31
w.Re[17] => Mult2.IN31
w.Re[18] => Mult0.IN30
w.Re[18] => Mult2.IN30
w.Re[19] => Mult0.IN29
w.Re[19] => Mult2.IN29
w.Re[20] => Mult0.IN28
w.Re[20] => Mult2.IN28
w.Re[21] => Mult0.IN27
w.Re[21] => Mult2.IN27
w.Re[22] => Mult0.IN26
w.Re[22] => Mult2.IN26
w.Re[23] => Mult0.IN25
w.Re[23] => Mult2.IN25
w.Re[24] => Mult0.IN24
w.Re[24] => Mult2.IN24
w.Re[25] => Mult0.IN23
w.Re[25] => Mult2.IN23
w.Re[26] => Mult0.IN22
w.Re[26] => Mult2.IN22
w.Re[27] => Mult0.IN21
w.Re[27] => Mult2.IN21
w.Re[28] => Mult0.IN20
w.Re[28] => Mult2.IN20
w.Re[29] => Mult0.IN19
w.Re[29] => Mult2.IN19
w.Re[30] => Mult0.IN18
w.Re[30] => Mult2.IN18
w.Re[31] => Mult0.IN17
w.Re[31] => Mult2.IN17
C.Im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
D.Im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|fft_core:my_fft|butterfly:fft_5_13
A.Im[0] => ~NO_FANOUT~
A.Im[1] => Add3.IN64
A.Im[1] => Add5.IN64
A.Im[2] => Add3.IN63
A.Im[2] => Add5.IN63
A.Im[3] => Add3.IN62
A.Im[3] => Add5.IN62
A.Im[4] => Add3.IN61
A.Im[4] => Add5.IN61
A.Im[5] => Add3.IN60
A.Im[5] => Add5.IN60
A.Im[6] => Add3.IN59
A.Im[6] => Add5.IN59
A.Im[7] => Add3.IN58
A.Im[7] => Add5.IN58
A.Im[8] => Add3.IN57
A.Im[8] => Add5.IN57
A.Im[9] => Add3.IN56
A.Im[9] => Add5.IN56
A.Im[10] => Add3.IN55
A.Im[10] => Add5.IN55
A.Im[11] => Add3.IN54
A.Im[11] => Add5.IN54
A.Im[12] => Add3.IN53
A.Im[12] => Add5.IN53
A.Im[13] => Add3.IN52
A.Im[13] => Add5.IN52
A.Im[14] => Add3.IN51
A.Im[14] => Add5.IN51
A.Im[15] => Add3.IN50
A.Im[15] => Add5.IN50
A.Im[16] => Add3.IN49
A.Im[16] => Add5.IN49
A.Im[17] => Add3.IN48
A.Im[17] => Add5.IN48
A.Im[18] => Add3.IN47
A.Im[18] => Add5.IN47
A.Im[19] => Add3.IN46
A.Im[19] => Add5.IN46
A.Im[20] => Add3.IN45
A.Im[20] => Add5.IN45
A.Im[21] => Add3.IN44
A.Im[21] => Add5.IN44
A.Im[22] => Add3.IN43
A.Im[22] => Add5.IN43
A.Im[23] => Add3.IN42
A.Im[23] => Add5.IN42
A.Im[24] => Add3.IN41
A.Im[24] => Add5.IN41
A.Im[25] => Add3.IN40
A.Im[25] => Add5.IN40
A.Im[26] => Add3.IN39
A.Im[26] => Add5.IN39
A.Im[27] => Add3.IN38
A.Im[27] => Add5.IN38
A.Im[28] => Add3.IN37
A.Im[28] => Add5.IN37
A.Im[29] => Add3.IN36
A.Im[29] => Add5.IN36
A.Im[30] => Add3.IN35
A.Im[30] => Add5.IN35
A.Im[31] => Add3.IN33
A.Im[31] => Add5.IN33
A.Im[31] => Add3.IN34
A.Im[31] => Add5.IN34
A.Re[0] => ~NO_FANOUT~
A.Re[1] => Add2.IN64
A.Re[1] => Add4.IN64
A.Re[2] => Add2.IN63
A.Re[2] => Add4.IN63
A.Re[3] => Add2.IN62
A.Re[3] => Add4.IN62
A.Re[4] => Add2.IN61
A.Re[4] => Add4.IN61
A.Re[5] => Add2.IN60
A.Re[5] => Add4.IN60
A.Re[6] => Add2.IN59
A.Re[6] => Add4.IN59
A.Re[7] => Add2.IN58
A.Re[7] => Add4.IN58
A.Re[8] => Add2.IN57
A.Re[8] => Add4.IN57
A.Re[9] => Add2.IN56
A.Re[9] => Add4.IN56
A.Re[10] => Add2.IN55
A.Re[10] => Add4.IN55
A.Re[11] => Add2.IN54
A.Re[11] => Add4.IN54
A.Re[12] => Add2.IN53
A.Re[12] => Add4.IN53
A.Re[13] => Add2.IN52
A.Re[13] => Add4.IN52
A.Re[14] => Add2.IN51
A.Re[14] => Add4.IN51
A.Re[15] => Add2.IN50
A.Re[15] => Add4.IN50
A.Re[16] => Add2.IN49
A.Re[16] => Add4.IN49
A.Re[17] => Add2.IN48
A.Re[17] => Add4.IN48
A.Re[18] => Add2.IN47
A.Re[18] => Add4.IN47
A.Re[19] => Add2.IN46
A.Re[19] => Add4.IN46
A.Re[20] => Add2.IN45
A.Re[20] => Add4.IN45
A.Re[21] => Add2.IN44
A.Re[21] => Add4.IN44
A.Re[22] => Add2.IN43
A.Re[22] => Add4.IN43
A.Re[23] => Add2.IN42
A.Re[23] => Add4.IN42
A.Re[24] => Add2.IN41
A.Re[24] => Add4.IN41
A.Re[25] => Add2.IN40
A.Re[25] => Add4.IN40
A.Re[26] => Add2.IN39
A.Re[26] => Add4.IN39
A.Re[27] => Add2.IN38
A.Re[27] => Add4.IN38
A.Re[28] => Add2.IN37
A.Re[28] => Add4.IN37
A.Re[29] => Add2.IN36
A.Re[29] => Add4.IN36
A.Re[30] => Add2.IN35
A.Re[30] => Add4.IN35
A.Re[31] => Add2.IN33
A.Re[31] => Add4.IN33
A.Re[31] => Add2.IN34
A.Re[31] => Add4.IN34
B.Im[0] => ~NO_FANOUT~
B.Im[1] => ~NO_FANOUT~
B.Im[2] => ~NO_FANOUT~
B.Im[3] => ~NO_FANOUT~
B.Im[4] => ~NO_FANOUT~
B.Im[5] => ~NO_FANOUT~
B.Im[6] => ~NO_FANOUT~
B.Im[7] => ~NO_FANOUT~
B.Im[8] => ~NO_FANOUT~
B.Im[9] => ~NO_FANOUT~
B.Im[10] => ~NO_FANOUT~
B.Im[11] => ~NO_FANOUT~
B.Im[12] => ~NO_FANOUT~
B.Im[13] => ~NO_FANOUT~
B.Im[14] => ~NO_FANOUT~
B.Im[15] => Mult1.IN16
B.Im[15] => Mult2.IN16
B.Im[16] => Mult1.IN15
B.Im[16] => Mult2.IN15
B.Im[17] => Mult1.IN14
B.Im[17] => Mult2.IN14
B.Im[18] => Mult1.IN13
B.Im[18] => Mult2.IN13
B.Im[19] => Mult1.IN12
B.Im[19] => Mult2.IN12
B.Im[20] => Mult1.IN11
B.Im[20] => Mult2.IN11
B.Im[21] => Mult1.IN10
B.Im[21] => Mult2.IN10
B.Im[22] => Mult1.IN9
B.Im[22] => Mult2.IN9
B.Im[23] => Mult1.IN8
B.Im[23] => Mult2.IN8
B.Im[24] => Mult1.IN7
B.Im[24] => Mult2.IN7
B.Im[25] => Mult1.IN6
B.Im[25] => Mult2.IN6
B.Im[26] => Mult1.IN5
B.Im[26] => Mult2.IN5
B.Im[27] => Mult1.IN4
B.Im[27] => Mult2.IN4
B.Im[28] => Mult1.IN3
B.Im[28] => Mult2.IN3
B.Im[29] => Mult1.IN2
B.Im[29] => Mult2.IN2
B.Im[30] => Mult1.IN1
B.Im[30] => Mult2.IN1
B.Im[31] => Mult1.IN0
B.Im[31] => Mult2.IN0
B.Re[0] => ~NO_FANOUT~
B.Re[1] => ~NO_FANOUT~
B.Re[2] => ~NO_FANOUT~
B.Re[3] => ~NO_FANOUT~
B.Re[4] => ~NO_FANOUT~
B.Re[5] => ~NO_FANOUT~
B.Re[6] => ~NO_FANOUT~
B.Re[7] => ~NO_FANOUT~
B.Re[8] => ~NO_FANOUT~
B.Re[9] => ~NO_FANOUT~
B.Re[10] => ~NO_FANOUT~
B.Re[11] => ~NO_FANOUT~
B.Re[12] => ~NO_FANOUT~
B.Re[13] => ~NO_FANOUT~
B.Re[14] => ~NO_FANOUT~
B.Re[15] => Mult0.IN16
B.Re[15] => Mult3.IN16
B.Re[16] => Mult0.IN15
B.Re[16] => Mult3.IN15
B.Re[17] => Mult0.IN14
B.Re[17] => Mult3.IN14
B.Re[18] => Mult0.IN13
B.Re[18] => Mult3.IN13
B.Re[19] => Mult0.IN12
B.Re[19] => Mult3.IN12
B.Re[20] => Mult0.IN11
B.Re[20] => Mult3.IN11
B.Re[21] => Mult0.IN10
B.Re[21] => Mult3.IN10
B.Re[22] => Mult0.IN9
B.Re[22] => Mult3.IN9
B.Re[23] => Mult0.IN8
B.Re[23] => Mult3.IN8
B.Re[24] => Mult0.IN7
B.Re[24] => Mult3.IN7
B.Re[25] => Mult0.IN6
B.Re[25] => Mult3.IN6
B.Re[26] => Mult0.IN5
B.Re[26] => Mult3.IN5
B.Re[27] => Mult0.IN4
B.Re[27] => Mult3.IN4
B.Re[28] => Mult0.IN3
B.Re[28] => Mult3.IN3
B.Re[29] => Mult0.IN2
B.Re[29] => Mult3.IN2
B.Re[30] => Mult0.IN1
B.Re[30] => Mult3.IN1
B.Re[31] => Mult0.IN0
B.Re[31] => Mult3.IN0
w.Im[0] => ~NO_FANOUT~
w.Im[1] => ~NO_FANOUT~
w.Im[2] => ~NO_FANOUT~
w.Im[3] => ~NO_FANOUT~
w.Im[4] => ~NO_FANOUT~
w.Im[5] => ~NO_FANOUT~
w.Im[6] => ~NO_FANOUT~
w.Im[7] => ~NO_FANOUT~
w.Im[8] => ~NO_FANOUT~
w.Im[9] => ~NO_FANOUT~
w.Im[10] => ~NO_FANOUT~
w.Im[11] => ~NO_FANOUT~
w.Im[12] => ~NO_FANOUT~
w.Im[13] => ~NO_FANOUT~
w.Im[14] => ~NO_FANOUT~
w.Im[15] => ~NO_FANOUT~
w.Im[16] => Mult1.IN32
w.Im[16] => Mult3.IN32
w.Im[17] => Mult1.IN31
w.Im[17] => Mult3.IN31
w.Im[18] => Mult1.IN30
w.Im[18] => Mult3.IN30
w.Im[19] => Mult1.IN29
w.Im[19] => Mult3.IN29
w.Im[20] => Mult1.IN28
w.Im[20] => Mult3.IN28
w.Im[21] => Mult1.IN27
w.Im[21] => Mult3.IN27
w.Im[22] => Mult1.IN26
w.Im[22] => Mult3.IN26
w.Im[23] => Mult1.IN25
w.Im[23] => Mult3.IN25
w.Im[24] => Mult1.IN24
w.Im[24] => Mult3.IN24
w.Im[25] => Mult1.IN23
w.Im[25] => Mult3.IN23
w.Im[26] => Mult1.IN22
w.Im[26] => Mult3.IN22
w.Im[27] => Mult1.IN21
w.Im[27] => Mult3.IN21
w.Im[28] => Mult1.IN20
w.Im[28] => Mult3.IN20
w.Im[29] => Mult1.IN19
w.Im[29] => Mult3.IN19
w.Im[30] => Mult1.IN18
w.Im[30] => Mult3.IN18
w.Im[31] => Mult1.IN17
w.Im[31] => Mult3.IN17
w.Re[0] => ~NO_FANOUT~
w.Re[1] => ~NO_FANOUT~
w.Re[2] => ~NO_FANOUT~
w.Re[3] => ~NO_FANOUT~
w.Re[4] => ~NO_FANOUT~
w.Re[5] => ~NO_FANOUT~
w.Re[6] => ~NO_FANOUT~
w.Re[7] => ~NO_FANOUT~
w.Re[8] => ~NO_FANOUT~
w.Re[9] => ~NO_FANOUT~
w.Re[10] => ~NO_FANOUT~
w.Re[11] => ~NO_FANOUT~
w.Re[12] => ~NO_FANOUT~
w.Re[13] => ~NO_FANOUT~
w.Re[14] => ~NO_FANOUT~
w.Re[15] => ~NO_FANOUT~
w.Re[16] => Mult0.IN32
w.Re[16] => Mult2.IN32
w.Re[17] => Mult0.IN31
w.Re[17] => Mult2.IN31
w.Re[18] => Mult0.IN30
w.Re[18] => Mult2.IN30
w.Re[19] => Mult0.IN29
w.Re[19] => Mult2.IN29
w.Re[20] => Mult0.IN28
w.Re[20] => Mult2.IN28
w.Re[21] => Mult0.IN27
w.Re[21] => Mult2.IN27
w.Re[22] => Mult0.IN26
w.Re[22] => Mult2.IN26
w.Re[23] => Mult0.IN25
w.Re[23] => Mult2.IN25
w.Re[24] => Mult0.IN24
w.Re[24] => Mult2.IN24
w.Re[25] => Mult0.IN23
w.Re[25] => Mult2.IN23
w.Re[26] => Mult0.IN22
w.Re[26] => Mult2.IN22
w.Re[27] => Mult0.IN21
w.Re[27] => Mult2.IN21
w.Re[28] => Mult0.IN20
w.Re[28] => Mult2.IN20
w.Re[29] => Mult0.IN19
w.Re[29] => Mult2.IN19
w.Re[30] => Mult0.IN18
w.Re[30] => Mult2.IN18
w.Re[31] => Mult0.IN17
w.Re[31] => Mult2.IN17
C.Im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
D.Im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|fft_core:my_fft|butterfly:fft_6_14
A.Im[0] => ~NO_FANOUT~
A.Im[1] => Add3.IN64
A.Im[1] => Add5.IN64
A.Im[2] => Add3.IN63
A.Im[2] => Add5.IN63
A.Im[3] => Add3.IN62
A.Im[3] => Add5.IN62
A.Im[4] => Add3.IN61
A.Im[4] => Add5.IN61
A.Im[5] => Add3.IN60
A.Im[5] => Add5.IN60
A.Im[6] => Add3.IN59
A.Im[6] => Add5.IN59
A.Im[7] => Add3.IN58
A.Im[7] => Add5.IN58
A.Im[8] => Add3.IN57
A.Im[8] => Add5.IN57
A.Im[9] => Add3.IN56
A.Im[9] => Add5.IN56
A.Im[10] => Add3.IN55
A.Im[10] => Add5.IN55
A.Im[11] => Add3.IN54
A.Im[11] => Add5.IN54
A.Im[12] => Add3.IN53
A.Im[12] => Add5.IN53
A.Im[13] => Add3.IN52
A.Im[13] => Add5.IN52
A.Im[14] => Add3.IN51
A.Im[14] => Add5.IN51
A.Im[15] => Add3.IN50
A.Im[15] => Add5.IN50
A.Im[16] => Add3.IN49
A.Im[16] => Add5.IN49
A.Im[17] => Add3.IN48
A.Im[17] => Add5.IN48
A.Im[18] => Add3.IN47
A.Im[18] => Add5.IN47
A.Im[19] => Add3.IN46
A.Im[19] => Add5.IN46
A.Im[20] => Add3.IN45
A.Im[20] => Add5.IN45
A.Im[21] => Add3.IN44
A.Im[21] => Add5.IN44
A.Im[22] => Add3.IN43
A.Im[22] => Add5.IN43
A.Im[23] => Add3.IN42
A.Im[23] => Add5.IN42
A.Im[24] => Add3.IN41
A.Im[24] => Add5.IN41
A.Im[25] => Add3.IN40
A.Im[25] => Add5.IN40
A.Im[26] => Add3.IN39
A.Im[26] => Add5.IN39
A.Im[27] => Add3.IN38
A.Im[27] => Add5.IN38
A.Im[28] => Add3.IN37
A.Im[28] => Add5.IN37
A.Im[29] => Add3.IN36
A.Im[29] => Add5.IN36
A.Im[30] => Add3.IN35
A.Im[30] => Add5.IN35
A.Im[31] => Add3.IN33
A.Im[31] => Add5.IN33
A.Im[31] => Add3.IN34
A.Im[31] => Add5.IN34
A.Re[0] => ~NO_FANOUT~
A.Re[1] => Add2.IN64
A.Re[1] => Add4.IN64
A.Re[2] => Add2.IN63
A.Re[2] => Add4.IN63
A.Re[3] => Add2.IN62
A.Re[3] => Add4.IN62
A.Re[4] => Add2.IN61
A.Re[4] => Add4.IN61
A.Re[5] => Add2.IN60
A.Re[5] => Add4.IN60
A.Re[6] => Add2.IN59
A.Re[6] => Add4.IN59
A.Re[7] => Add2.IN58
A.Re[7] => Add4.IN58
A.Re[8] => Add2.IN57
A.Re[8] => Add4.IN57
A.Re[9] => Add2.IN56
A.Re[9] => Add4.IN56
A.Re[10] => Add2.IN55
A.Re[10] => Add4.IN55
A.Re[11] => Add2.IN54
A.Re[11] => Add4.IN54
A.Re[12] => Add2.IN53
A.Re[12] => Add4.IN53
A.Re[13] => Add2.IN52
A.Re[13] => Add4.IN52
A.Re[14] => Add2.IN51
A.Re[14] => Add4.IN51
A.Re[15] => Add2.IN50
A.Re[15] => Add4.IN50
A.Re[16] => Add2.IN49
A.Re[16] => Add4.IN49
A.Re[17] => Add2.IN48
A.Re[17] => Add4.IN48
A.Re[18] => Add2.IN47
A.Re[18] => Add4.IN47
A.Re[19] => Add2.IN46
A.Re[19] => Add4.IN46
A.Re[20] => Add2.IN45
A.Re[20] => Add4.IN45
A.Re[21] => Add2.IN44
A.Re[21] => Add4.IN44
A.Re[22] => Add2.IN43
A.Re[22] => Add4.IN43
A.Re[23] => Add2.IN42
A.Re[23] => Add4.IN42
A.Re[24] => Add2.IN41
A.Re[24] => Add4.IN41
A.Re[25] => Add2.IN40
A.Re[25] => Add4.IN40
A.Re[26] => Add2.IN39
A.Re[26] => Add4.IN39
A.Re[27] => Add2.IN38
A.Re[27] => Add4.IN38
A.Re[28] => Add2.IN37
A.Re[28] => Add4.IN37
A.Re[29] => Add2.IN36
A.Re[29] => Add4.IN36
A.Re[30] => Add2.IN35
A.Re[30] => Add4.IN35
A.Re[31] => Add2.IN33
A.Re[31] => Add4.IN33
A.Re[31] => Add2.IN34
A.Re[31] => Add4.IN34
B.Im[0] => ~NO_FANOUT~
B.Im[1] => ~NO_FANOUT~
B.Im[2] => ~NO_FANOUT~
B.Im[3] => ~NO_FANOUT~
B.Im[4] => ~NO_FANOUT~
B.Im[5] => ~NO_FANOUT~
B.Im[6] => ~NO_FANOUT~
B.Im[7] => ~NO_FANOUT~
B.Im[8] => ~NO_FANOUT~
B.Im[9] => ~NO_FANOUT~
B.Im[10] => ~NO_FANOUT~
B.Im[11] => ~NO_FANOUT~
B.Im[12] => ~NO_FANOUT~
B.Im[13] => ~NO_FANOUT~
B.Im[14] => ~NO_FANOUT~
B.Im[15] => Mult1.IN16
B.Im[15] => Mult2.IN16
B.Im[16] => Mult1.IN15
B.Im[16] => Mult2.IN15
B.Im[17] => Mult1.IN14
B.Im[17] => Mult2.IN14
B.Im[18] => Mult1.IN13
B.Im[18] => Mult2.IN13
B.Im[19] => Mult1.IN12
B.Im[19] => Mult2.IN12
B.Im[20] => Mult1.IN11
B.Im[20] => Mult2.IN11
B.Im[21] => Mult1.IN10
B.Im[21] => Mult2.IN10
B.Im[22] => Mult1.IN9
B.Im[22] => Mult2.IN9
B.Im[23] => Mult1.IN8
B.Im[23] => Mult2.IN8
B.Im[24] => Mult1.IN7
B.Im[24] => Mult2.IN7
B.Im[25] => Mult1.IN6
B.Im[25] => Mult2.IN6
B.Im[26] => Mult1.IN5
B.Im[26] => Mult2.IN5
B.Im[27] => Mult1.IN4
B.Im[27] => Mult2.IN4
B.Im[28] => Mult1.IN3
B.Im[28] => Mult2.IN3
B.Im[29] => Mult1.IN2
B.Im[29] => Mult2.IN2
B.Im[30] => Mult1.IN1
B.Im[30] => Mult2.IN1
B.Im[31] => Mult1.IN0
B.Im[31] => Mult2.IN0
B.Re[0] => ~NO_FANOUT~
B.Re[1] => ~NO_FANOUT~
B.Re[2] => ~NO_FANOUT~
B.Re[3] => ~NO_FANOUT~
B.Re[4] => ~NO_FANOUT~
B.Re[5] => ~NO_FANOUT~
B.Re[6] => ~NO_FANOUT~
B.Re[7] => ~NO_FANOUT~
B.Re[8] => ~NO_FANOUT~
B.Re[9] => ~NO_FANOUT~
B.Re[10] => ~NO_FANOUT~
B.Re[11] => ~NO_FANOUT~
B.Re[12] => ~NO_FANOUT~
B.Re[13] => ~NO_FANOUT~
B.Re[14] => ~NO_FANOUT~
B.Re[15] => Mult0.IN16
B.Re[15] => Mult3.IN16
B.Re[16] => Mult0.IN15
B.Re[16] => Mult3.IN15
B.Re[17] => Mult0.IN14
B.Re[17] => Mult3.IN14
B.Re[18] => Mult0.IN13
B.Re[18] => Mult3.IN13
B.Re[19] => Mult0.IN12
B.Re[19] => Mult3.IN12
B.Re[20] => Mult0.IN11
B.Re[20] => Mult3.IN11
B.Re[21] => Mult0.IN10
B.Re[21] => Mult3.IN10
B.Re[22] => Mult0.IN9
B.Re[22] => Mult3.IN9
B.Re[23] => Mult0.IN8
B.Re[23] => Mult3.IN8
B.Re[24] => Mult0.IN7
B.Re[24] => Mult3.IN7
B.Re[25] => Mult0.IN6
B.Re[25] => Mult3.IN6
B.Re[26] => Mult0.IN5
B.Re[26] => Mult3.IN5
B.Re[27] => Mult0.IN4
B.Re[27] => Mult3.IN4
B.Re[28] => Mult0.IN3
B.Re[28] => Mult3.IN3
B.Re[29] => Mult0.IN2
B.Re[29] => Mult3.IN2
B.Re[30] => Mult0.IN1
B.Re[30] => Mult3.IN1
B.Re[31] => Mult0.IN0
B.Re[31] => Mult3.IN0
w.Im[0] => ~NO_FANOUT~
w.Im[1] => ~NO_FANOUT~
w.Im[2] => ~NO_FANOUT~
w.Im[3] => ~NO_FANOUT~
w.Im[4] => ~NO_FANOUT~
w.Im[5] => ~NO_FANOUT~
w.Im[6] => ~NO_FANOUT~
w.Im[7] => ~NO_FANOUT~
w.Im[8] => ~NO_FANOUT~
w.Im[9] => ~NO_FANOUT~
w.Im[10] => ~NO_FANOUT~
w.Im[11] => ~NO_FANOUT~
w.Im[12] => ~NO_FANOUT~
w.Im[13] => ~NO_FANOUT~
w.Im[14] => ~NO_FANOUT~
w.Im[15] => ~NO_FANOUT~
w.Im[16] => Mult1.IN32
w.Im[16] => Mult3.IN32
w.Im[17] => Mult1.IN31
w.Im[17] => Mult3.IN31
w.Im[18] => Mult1.IN30
w.Im[18] => Mult3.IN30
w.Im[19] => Mult1.IN29
w.Im[19] => Mult3.IN29
w.Im[20] => Mult1.IN28
w.Im[20] => Mult3.IN28
w.Im[21] => Mult1.IN27
w.Im[21] => Mult3.IN27
w.Im[22] => Mult1.IN26
w.Im[22] => Mult3.IN26
w.Im[23] => Mult1.IN25
w.Im[23] => Mult3.IN25
w.Im[24] => Mult1.IN24
w.Im[24] => Mult3.IN24
w.Im[25] => Mult1.IN23
w.Im[25] => Mult3.IN23
w.Im[26] => Mult1.IN22
w.Im[26] => Mult3.IN22
w.Im[27] => Mult1.IN21
w.Im[27] => Mult3.IN21
w.Im[28] => Mult1.IN20
w.Im[28] => Mult3.IN20
w.Im[29] => Mult1.IN19
w.Im[29] => Mult3.IN19
w.Im[30] => Mult1.IN18
w.Im[30] => Mult3.IN18
w.Im[31] => Mult1.IN17
w.Im[31] => Mult3.IN17
w.Re[0] => ~NO_FANOUT~
w.Re[1] => ~NO_FANOUT~
w.Re[2] => ~NO_FANOUT~
w.Re[3] => ~NO_FANOUT~
w.Re[4] => ~NO_FANOUT~
w.Re[5] => ~NO_FANOUT~
w.Re[6] => ~NO_FANOUT~
w.Re[7] => ~NO_FANOUT~
w.Re[8] => ~NO_FANOUT~
w.Re[9] => ~NO_FANOUT~
w.Re[10] => ~NO_FANOUT~
w.Re[11] => ~NO_FANOUT~
w.Re[12] => ~NO_FANOUT~
w.Re[13] => ~NO_FANOUT~
w.Re[14] => ~NO_FANOUT~
w.Re[15] => ~NO_FANOUT~
w.Re[16] => Mult0.IN32
w.Re[16] => Mult2.IN32
w.Re[17] => Mult0.IN31
w.Re[17] => Mult2.IN31
w.Re[18] => Mult0.IN30
w.Re[18] => Mult2.IN30
w.Re[19] => Mult0.IN29
w.Re[19] => Mult2.IN29
w.Re[20] => Mult0.IN28
w.Re[20] => Mult2.IN28
w.Re[21] => Mult0.IN27
w.Re[21] => Mult2.IN27
w.Re[22] => Mult0.IN26
w.Re[22] => Mult2.IN26
w.Re[23] => Mult0.IN25
w.Re[23] => Mult2.IN25
w.Re[24] => Mult0.IN24
w.Re[24] => Mult2.IN24
w.Re[25] => Mult0.IN23
w.Re[25] => Mult2.IN23
w.Re[26] => Mult0.IN22
w.Re[26] => Mult2.IN22
w.Re[27] => Mult0.IN21
w.Re[27] => Mult2.IN21
w.Re[28] => Mult0.IN20
w.Re[28] => Mult2.IN20
w.Re[29] => Mult0.IN19
w.Re[29] => Mult2.IN19
w.Re[30] => Mult0.IN18
w.Re[30] => Mult2.IN18
w.Re[31] => Mult0.IN17
w.Re[31] => Mult2.IN17
C.Im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
D.Im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|fft_core:my_fft|butterfly:fft_7_15
A.Im[0] => ~NO_FANOUT~
A.Im[1] => Add3.IN64
A.Im[1] => Add5.IN64
A.Im[2] => Add3.IN63
A.Im[2] => Add5.IN63
A.Im[3] => Add3.IN62
A.Im[3] => Add5.IN62
A.Im[4] => Add3.IN61
A.Im[4] => Add5.IN61
A.Im[5] => Add3.IN60
A.Im[5] => Add5.IN60
A.Im[6] => Add3.IN59
A.Im[6] => Add5.IN59
A.Im[7] => Add3.IN58
A.Im[7] => Add5.IN58
A.Im[8] => Add3.IN57
A.Im[8] => Add5.IN57
A.Im[9] => Add3.IN56
A.Im[9] => Add5.IN56
A.Im[10] => Add3.IN55
A.Im[10] => Add5.IN55
A.Im[11] => Add3.IN54
A.Im[11] => Add5.IN54
A.Im[12] => Add3.IN53
A.Im[12] => Add5.IN53
A.Im[13] => Add3.IN52
A.Im[13] => Add5.IN52
A.Im[14] => Add3.IN51
A.Im[14] => Add5.IN51
A.Im[15] => Add3.IN50
A.Im[15] => Add5.IN50
A.Im[16] => Add3.IN49
A.Im[16] => Add5.IN49
A.Im[17] => Add3.IN48
A.Im[17] => Add5.IN48
A.Im[18] => Add3.IN47
A.Im[18] => Add5.IN47
A.Im[19] => Add3.IN46
A.Im[19] => Add5.IN46
A.Im[20] => Add3.IN45
A.Im[20] => Add5.IN45
A.Im[21] => Add3.IN44
A.Im[21] => Add5.IN44
A.Im[22] => Add3.IN43
A.Im[22] => Add5.IN43
A.Im[23] => Add3.IN42
A.Im[23] => Add5.IN42
A.Im[24] => Add3.IN41
A.Im[24] => Add5.IN41
A.Im[25] => Add3.IN40
A.Im[25] => Add5.IN40
A.Im[26] => Add3.IN39
A.Im[26] => Add5.IN39
A.Im[27] => Add3.IN38
A.Im[27] => Add5.IN38
A.Im[28] => Add3.IN37
A.Im[28] => Add5.IN37
A.Im[29] => Add3.IN36
A.Im[29] => Add5.IN36
A.Im[30] => Add3.IN35
A.Im[30] => Add5.IN35
A.Im[31] => Add3.IN33
A.Im[31] => Add5.IN33
A.Im[31] => Add3.IN34
A.Im[31] => Add5.IN34
A.Re[0] => ~NO_FANOUT~
A.Re[1] => Add2.IN64
A.Re[1] => Add4.IN64
A.Re[2] => Add2.IN63
A.Re[2] => Add4.IN63
A.Re[3] => Add2.IN62
A.Re[3] => Add4.IN62
A.Re[4] => Add2.IN61
A.Re[4] => Add4.IN61
A.Re[5] => Add2.IN60
A.Re[5] => Add4.IN60
A.Re[6] => Add2.IN59
A.Re[6] => Add4.IN59
A.Re[7] => Add2.IN58
A.Re[7] => Add4.IN58
A.Re[8] => Add2.IN57
A.Re[8] => Add4.IN57
A.Re[9] => Add2.IN56
A.Re[9] => Add4.IN56
A.Re[10] => Add2.IN55
A.Re[10] => Add4.IN55
A.Re[11] => Add2.IN54
A.Re[11] => Add4.IN54
A.Re[12] => Add2.IN53
A.Re[12] => Add4.IN53
A.Re[13] => Add2.IN52
A.Re[13] => Add4.IN52
A.Re[14] => Add2.IN51
A.Re[14] => Add4.IN51
A.Re[15] => Add2.IN50
A.Re[15] => Add4.IN50
A.Re[16] => Add2.IN49
A.Re[16] => Add4.IN49
A.Re[17] => Add2.IN48
A.Re[17] => Add4.IN48
A.Re[18] => Add2.IN47
A.Re[18] => Add4.IN47
A.Re[19] => Add2.IN46
A.Re[19] => Add4.IN46
A.Re[20] => Add2.IN45
A.Re[20] => Add4.IN45
A.Re[21] => Add2.IN44
A.Re[21] => Add4.IN44
A.Re[22] => Add2.IN43
A.Re[22] => Add4.IN43
A.Re[23] => Add2.IN42
A.Re[23] => Add4.IN42
A.Re[24] => Add2.IN41
A.Re[24] => Add4.IN41
A.Re[25] => Add2.IN40
A.Re[25] => Add4.IN40
A.Re[26] => Add2.IN39
A.Re[26] => Add4.IN39
A.Re[27] => Add2.IN38
A.Re[27] => Add4.IN38
A.Re[28] => Add2.IN37
A.Re[28] => Add4.IN37
A.Re[29] => Add2.IN36
A.Re[29] => Add4.IN36
A.Re[30] => Add2.IN35
A.Re[30] => Add4.IN35
A.Re[31] => Add2.IN33
A.Re[31] => Add4.IN33
A.Re[31] => Add2.IN34
A.Re[31] => Add4.IN34
B.Im[0] => ~NO_FANOUT~
B.Im[1] => ~NO_FANOUT~
B.Im[2] => ~NO_FANOUT~
B.Im[3] => ~NO_FANOUT~
B.Im[4] => ~NO_FANOUT~
B.Im[5] => ~NO_FANOUT~
B.Im[6] => ~NO_FANOUT~
B.Im[7] => ~NO_FANOUT~
B.Im[8] => ~NO_FANOUT~
B.Im[9] => ~NO_FANOUT~
B.Im[10] => ~NO_FANOUT~
B.Im[11] => ~NO_FANOUT~
B.Im[12] => ~NO_FANOUT~
B.Im[13] => ~NO_FANOUT~
B.Im[14] => ~NO_FANOUT~
B.Im[15] => Mult1.IN16
B.Im[15] => Mult2.IN16
B.Im[16] => Mult1.IN15
B.Im[16] => Mult2.IN15
B.Im[17] => Mult1.IN14
B.Im[17] => Mult2.IN14
B.Im[18] => Mult1.IN13
B.Im[18] => Mult2.IN13
B.Im[19] => Mult1.IN12
B.Im[19] => Mult2.IN12
B.Im[20] => Mult1.IN11
B.Im[20] => Mult2.IN11
B.Im[21] => Mult1.IN10
B.Im[21] => Mult2.IN10
B.Im[22] => Mult1.IN9
B.Im[22] => Mult2.IN9
B.Im[23] => Mult1.IN8
B.Im[23] => Mult2.IN8
B.Im[24] => Mult1.IN7
B.Im[24] => Mult2.IN7
B.Im[25] => Mult1.IN6
B.Im[25] => Mult2.IN6
B.Im[26] => Mult1.IN5
B.Im[26] => Mult2.IN5
B.Im[27] => Mult1.IN4
B.Im[27] => Mult2.IN4
B.Im[28] => Mult1.IN3
B.Im[28] => Mult2.IN3
B.Im[29] => Mult1.IN2
B.Im[29] => Mult2.IN2
B.Im[30] => Mult1.IN1
B.Im[30] => Mult2.IN1
B.Im[31] => Mult1.IN0
B.Im[31] => Mult2.IN0
B.Re[0] => ~NO_FANOUT~
B.Re[1] => ~NO_FANOUT~
B.Re[2] => ~NO_FANOUT~
B.Re[3] => ~NO_FANOUT~
B.Re[4] => ~NO_FANOUT~
B.Re[5] => ~NO_FANOUT~
B.Re[6] => ~NO_FANOUT~
B.Re[7] => ~NO_FANOUT~
B.Re[8] => ~NO_FANOUT~
B.Re[9] => ~NO_FANOUT~
B.Re[10] => ~NO_FANOUT~
B.Re[11] => ~NO_FANOUT~
B.Re[12] => ~NO_FANOUT~
B.Re[13] => ~NO_FANOUT~
B.Re[14] => ~NO_FANOUT~
B.Re[15] => Mult0.IN16
B.Re[15] => Mult3.IN16
B.Re[16] => Mult0.IN15
B.Re[16] => Mult3.IN15
B.Re[17] => Mult0.IN14
B.Re[17] => Mult3.IN14
B.Re[18] => Mult0.IN13
B.Re[18] => Mult3.IN13
B.Re[19] => Mult0.IN12
B.Re[19] => Mult3.IN12
B.Re[20] => Mult0.IN11
B.Re[20] => Mult3.IN11
B.Re[21] => Mult0.IN10
B.Re[21] => Mult3.IN10
B.Re[22] => Mult0.IN9
B.Re[22] => Mult3.IN9
B.Re[23] => Mult0.IN8
B.Re[23] => Mult3.IN8
B.Re[24] => Mult0.IN7
B.Re[24] => Mult3.IN7
B.Re[25] => Mult0.IN6
B.Re[25] => Mult3.IN6
B.Re[26] => Mult0.IN5
B.Re[26] => Mult3.IN5
B.Re[27] => Mult0.IN4
B.Re[27] => Mult3.IN4
B.Re[28] => Mult0.IN3
B.Re[28] => Mult3.IN3
B.Re[29] => Mult0.IN2
B.Re[29] => Mult3.IN2
B.Re[30] => Mult0.IN1
B.Re[30] => Mult3.IN1
B.Re[31] => Mult0.IN0
B.Re[31] => Mult3.IN0
w.Im[0] => ~NO_FANOUT~
w.Im[1] => ~NO_FANOUT~
w.Im[2] => ~NO_FANOUT~
w.Im[3] => ~NO_FANOUT~
w.Im[4] => ~NO_FANOUT~
w.Im[5] => ~NO_FANOUT~
w.Im[6] => ~NO_FANOUT~
w.Im[7] => ~NO_FANOUT~
w.Im[8] => ~NO_FANOUT~
w.Im[9] => ~NO_FANOUT~
w.Im[10] => ~NO_FANOUT~
w.Im[11] => ~NO_FANOUT~
w.Im[12] => ~NO_FANOUT~
w.Im[13] => ~NO_FANOUT~
w.Im[14] => ~NO_FANOUT~
w.Im[15] => ~NO_FANOUT~
w.Im[16] => Mult1.IN32
w.Im[16] => Mult3.IN32
w.Im[17] => Mult1.IN31
w.Im[17] => Mult3.IN31
w.Im[18] => Mult1.IN30
w.Im[18] => Mult3.IN30
w.Im[19] => Mult1.IN29
w.Im[19] => Mult3.IN29
w.Im[20] => Mult1.IN28
w.Im[20] => Mult3.IN28
w.Im[21] => Mult1.IN27
w.Im[21] => Mult3.IN27
w.Im[22] => Mult1.IN26
w.Im[22] => Mult3.IN26
w.Im[23] => Mult1.IN25
w.Im[23] => Mult3.IN25
w.Im[24] => Mult1.IN24
w.Im[24] => Mult3.IN24
w.Im[25] => Mult1.IN23
w.Im[25] => Mult3.IN23
w.Im[26] => Mult1.IN22
w.Im[26] => Mult3.IN22
w.Im[27] => Mult1.IN21
w.Im[27] => Mult3.IN21
w.Im[28] => Mult1.IN20
w.Im[28] => Mult3.IN20
w.Im[29] => Mult1.IN19
w.Im[29] => Mult3.IN19
w.Im[30] => Mult1.IN18
w.Im[30] => Mult3.IN18
w.Im[31] => Mult1.IN17
w.Im[31] => Mult3.IN17
w.Re[0] => ~NO_FANOUT~
w.Re[1] => ~NO_FANOUT~
w.Re[2] => ~NO_FANOUT~
w.Re[3] => ~NO_FANOUT~
w.Re[4] => ~NO_FANOUT~
w.Re[5] => ~NO_FANOUT~
w.Re[6] => ~NO_FANOUT~
w.Re[7] => ~NO_FANOUT~
w.Re[8] => ~NO_FANOUT~
w.Re[9] => ~NO_FANOUT~
w.Re[10] => ~NO_FANOUT~
w.Re[11] => ~NO_FANOUT~
w.Re[12] => ~NO_FANOUT~
w.Re[13] => ~NO_FANOUT~
w.Re[14] => ~NO_FANOUT~
w.Re[15] => ~NO_FANOUT~
w.Re[16] => Mult0.IN32
w.Re[16] => Mult2.IN32
w.Re[17] => Mult0.IN31
w.Re[17] => Mult2.IN31
w.Re[18] => Mult0.IN30
w.Re[18] => Mult2.IN30
w.Re[19] => Mult0.IN29
w.Re[19] => Mult2.IN29
w.Re[20] => Mult0.IN28
w.Re[20] => Mult2.IN28
w.Re[21] => Mult0.IN27
w.Re[21] => Mult2.IN27
w.Re[22] => Mult0.IN26
w.Re[22] => Mult2.IN26
w.Re[23] => Mult0.IN25
w.Re[23] => Mult2.IN25
w.Re[24] => Mult0.IN24
w.Re[24] => Mult2.IN24
w.Re[25] => Mult0.IN23
w.Re[25] => Mult2.IN23
w.Re[26] => Mult0.IN22
w.Re[26] => Mult2.IN22
w.Re[27] => Mult0.IN21
w.Re[27] => Mult2.IN21
w.Re[28] => Mult0.IN20
w.Re[28] => Mult2.IN20
w.Re[29] => Mult0.IN19
w.Re[29] => Mult2.IN19
w.Re[30] => Mult0.IN18
w.Re[30] => Mult2.IN18
w.Re[31] => Mult0.IN17
w.Re[31] => Mult2.IN17
C.Im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Im[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
C.Re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
C.Re[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
D.Im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Im[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
D.Re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
D.Re[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|altpll:my_pll
inclk[0] => PLL_altpll:auto_generated.inclk[0]
inclk[1] => PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => PLL_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= <GND>
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= PLL_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ensc350_system|altpll:my_pll|PLL_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|ubus:bus1
clk => c2_op.op~1.DATAIN
clk => c2_op.slave~1.DATAIN
clk => c2_op.master~1.DATAIN
reset => c2_op.op~3.DATAIN
reset => c2_op.slave~3.DATAIN
reset => c2_op.master~3.DATAIN
M1_BUSY => c2_BUSY.DATAB
M1_MR => c1_op.master.m1.OUTPUTSELECT
M1_MR => c1_op.master.m2.OUTPUTSELECT
M1_MR => c1_op.master.default.OUTPUTSELECT
M1_MR => c1_op.OUTPUTSELECT
M1_MR => c1_op.OUTPUTSELECT
M1_MR => M1_NREADY.IN0
M1_MW => c1_op.OUTPUTSELECT
M1_MW => c1_op.OUTPUTSELECT
M1_MW => c1_op.OUTPUTSELECT
M1_MW => c1_op.OUTPUTSELECT
M1_MW => c1_op.master.m1.DATAA
M1_MW => M1_NREADY.IN1
M1_NREADY <= M1_NREADY.DB_MAX_OUTPUT_PORT_TYPE
M1_ADDRBUS[0] => c1_addrbus[0].DATAB
M1_ADDRBUS[1] => c1_addrbus[1].DATAB
M1_ADDRBUS[2] => c1_addrbus[2].DATAB
M1_ADDRBUS[3] => c1_addrbus[3].DATAB
M1_ADDRBUS[4] => c1_addrbus[4].DATAB
M1_ADDRBUS[5] => c1_addrbus[5].DATAB
M1_ADDRBUS[6] => c1_addrbus[6].DATAB
M1_ADDRBUS[7] => c1_addrbus[7].DATAB
M1_ADDRBUS[8] => c1_addrbus[8].DATAB
M1_ADDRBUS[9] => c1_addrbus[9].DATAB
M1_ADDRBUS[10] => c1_addrbus[10].DATAB
M1_ADDRBUS[11] => c1_addrbus[11].DATAB
M1_ADDRBUS[12] => c1_addrbus[12].DATAB
M1_ADDRBUS[13] => c1_addrbus[13].DATAB
M1_ADDRBUS[14] => c1_addrbus[14].DATAB
M1_ADDRBUS[15] => c1_addrbus[15].DATAB
M1_RDATABUS[0] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[1] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[2] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[3] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[4] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[5] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[6] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[7] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[8] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[9] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[10] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[11] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[12] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[13] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[14] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[15] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[16] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[17] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[18] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[19] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[20] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[21] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[22] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[23] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[24] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[25] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[26] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[27] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[28] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[29] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[30] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[31] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_WDATABUS[0] => c1_wdatabus[0].DATAB
M1_WDATABUS[1] => c1_wdatabus[1].DATAB
M1_WDATABUS[2] => c1_wdatabus[2].DATAB
M1_WDATABUS[3] => c1_wdatabus[3].DATAB
M1_WDATABUS[4] => c1_wdatabus[4].DATAB
M1_WDATABUS[5] => c1_wdatabus[5].DATAB
M1_WDATABUS[6] => c1_wdatabus[6].DATAB
M1_WDATABUS[7] => c1_wdatabus[7].DATAB
M1_WDATABUS[8] => c1_wdatabus[8].DATAB
M1_WDATABUS[9] => c1_wdatabus[9].DATAB
M1_WDATABUS[10] => c1_wdatabus[10].DATAB
M1_WDATABUS[11] => c1_wdatabus[11].DATAB
M1_WDATABUS[12] => c1_wdatabus[12].DATAB
M1_WDATABUS[13] => c1_wdatabus[13].DATAB
M1_WDATABUS[14] => c1_wdatabus[14].DATAB
M1_WDATABUS[15] => c1_wdatabus[15].DATAB
M1_WDATABUS[16] => c1_wdatabus[16].DATAB
M1_WDATABUS[17] => c1_wdatabus[17].DATAB
M1_WDATABUS[18] => c1_wdatabus[18].DATAB
M1_WDATABUS[19] => c1_wdatabus[19].DATAB
M1_WDATABUS[20] => c1_wdatabus[20].DATAB
M1_WDATABUS[21] => c1_wdatabus[21].DATAB
M1_WDATABUS[22] => c1_wdatabus[22].DATAB
M1_WDATABUS[23] => c1_wdatabus[23].DATAB
M1_WDATABUS[24] => c1_wdatabus[24].DATAB
M1_WDATABUS[25] => c1_wdatabus[25].DATAB
M1_WDATABUS[26] => c1_wdatabus[26].DATAB
M1_WDATABUS[27] => c1_wdatabus[27].DATAB
M1_WDATABUS[28] => c1_wdatabus[28].DATAB
M1_WDATABUS[29] => c1_wdatabus[29].DATAB
M1_WDATABUS[30] => c1_wdatabus[30].DATAB
M1_WDATABUS[31] => c1_wdatabus[31].DATAB
M2_BUSY => c2_BUSY.DATAB
M2_MR => c1_op.OUTPUTSELECT
M2_MR => c1_op.OUTPUTSELECT
M2_MR => c1_op.OUTPUTSELECT
M2_MR => c1_op.DATAA
M2_MR => M2_NREADY.IN0
M2_MW => c1_op.DATAA
M2_MW => c1_op.DATAA
M2_MW => M2_NREADY.IN1
M2_MW => c1_op.DATAA
M2_NREADY <= M2_NREADY.DB_MAX_OUTPUT_PORT_TYPE
M2_ADDRBUS[0] => c1_addrbus.DATAB
M2_ADDRBUS[1] => c1_addrbus.DATAB
M2_ADDRBUS[2] => c1_addrbus.DATAB
M2_ADDRBUS[3] => c1_addrbus.DATAB
M2_ADDRBUS[4] => c1_addrbus.DATAB
M2_ADDRBUS[5] => c1_addrbus.DATAB
M2_ADDRBUS[6] => c1_addrbus.DATAB
M2_ADDRBUS[7] => c1_addrbus.DATAB
M2_ADDRBUS[8] => c1_addrbus.DATAB
M2_ADDRBUS[9] => c1_addrbus.DATAB
M2_ADDRBUS[10] => c1_addrbus.DATAB
M2_ADDRBUS[11] => c1_addrbus.DATAB
M2_ADDRBUS[12] => c1_addrbus.DATAB
M2_ADDRBUS[13] => c1_addrbus.DATAB
M2_ADDRBUS[14] => c1_addrbus.DATAB
M2_ADDRBUS[15] => c1_addrbus.DATAB
M2_RDATABUS[0] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[1] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[2] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[3] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[4] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[5] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[6] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[7] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[8] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[9] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[10] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[11] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[12] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[13] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[14] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[15] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[16] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[17] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[18] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[19] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[20] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[21] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[22] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[23] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[24] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[25] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[26] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[27] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[28] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[29] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[30] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[31] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_WDATABUS[0] => c1_wdatabus.DATAB
M2_WDATABUS[1] => c1_wdatabus.DATAB
M2_WDATABUS[2] => c1_wdatabus.DATAB
M2_WDATABUS[3] => c1_wdatabus.DATAB
M2_WDATABUS[4] => c1_wdatabus.DATAB
M2_WDATABUS[5] => c1_wdatabus.DATAB
M2_WDATABUS[6] => c1_wdatabus.DATAB
M2_WDATABUS[7] => c1_wdatabus.DATAB
M2_WDATABUS[8] => c1_wdatabus.DATAB
M2_WDATABUS[9] => c1_wdatabus.DATAB
M2_WDATABUS[10] => c1_wdatabus.DATAB
M2_WDATABUS[11] => c1_wdatabus.DATAB
M2_WDATABUS[12] => c1_wdatabus.DATAB
M2_WDATABUS[13] => c1_wdatabus.DATAB
M2_WDATABUS[14] => c1_wdatabus.DATAB
M2_WDATABUS[15] => c1_wdatabus.DATAB
M2_WDATABUS[16] => c1_wdatabus.DATAB
M2_WDATABUS[17] => c1_wdatabus.DATAB
M2_WDATABUS[18] => c1_wdatabus.DATAB
M2_WDATABUS[19] => c1_wdatabus.DATAB
M2_WDATABUS[20] => c1_wdatabus.DATAB
M2_WDATABUS[21] => c1_wdatabus.DATAB
M2_WDATABUS[22] => c1_wdatabus.DATAB
M2_WDATABUS[23] => c1_wdatabus.DATAB
M2_WDATABUS[24] => c1_wdatabus.DATAB
M2_WDATABUS[25] => c1_wdatabus.DATAB
M2_WDATABUS[26] => c1_wdatabus.DATAB
M2_WDATABUS[27] => c1_wdatabus.DATAB
M2_WDATABUS[28] => c1_wdatabus.DATAB
M2_WDATABUS[29] => c1_wdatabus.DATAB
M2_WDATABUS[30] => c1_wdatabus.DATAB
M2_WDATABUS[31] => c1_wdatabus.DATAB
S1_BUSY <= S1_BUSY.DB_MAX_OUTPUT_PORT_TYPE
S1_MR <= S1_MR.DB_MAX_OUTPUT_PORT_TYPE
S1_MW <= S1_MW.DB_MAX_OUTPUT_PORT_TYPE
S1_NREADY => c1_nready.DATAB
S1_ADDRBUS[0] <= S1_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S1_ADDRBUS[1] <= S1_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S1_ADDRBUS[2] <= S1_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S1_ADDRBUS[3] <= S1_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S1_ADDRBUS[4] <= S1_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S1_ADDRBUS[5] <= S1_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S1_ADDRBUS[6] <= S1_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S1_ADDRBUS[7] <= S1_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S1_ADDRBUS[8] <= S1_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S1_ADDRBUS[9] <= S1_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S1_ADDRBUS[10] <= S1_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S1_ADDRBUS[11] <= S1_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S1_ADDRBUS[12] <= S1_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S1_ADDRBUS[13] <= S1_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S1_ADDRBUS[14] <= S1_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S1_ADDRBUS[15] <= S1_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S1_RDATABUS[0] => c2_rdatabus[0].DATAB
S1_RDATABUS[1] => c2_rdatabus[1].DATAB
S1_RDATABUS[2] => c2_rdatabus[2].DATAB
S1_RDATABUS[3] => c2_rdatabus[3].DATAB
S1_RDATABUS[4] => c2_rdatabus[4].DATAB
S1_RDATABUS[5] => c2_rdatabus[5].DATAB
S1_RDATABUS[6] => c2_rdatabus[6].DATAB
S1_RDATABUS[7] => c2_rdatabus[7].DATAB
S1_RDATABUS[8] => c2_rdatabus[8].DATAB
S1_RDATABUS[9] => c2_rdatabus[9].DATAB
S1_RDATABUS[10] => c2_rdatabus[10].DATAB
S1_RDATABUS[11] => c2_rdatabus[11].DATAB
S1_RDATABUS[12] => c2_rdatabus[12].DATAB
S1_RDATABUS[13] => c2_rdatabus[13].DATAB
S1_RDATABUS[14] => c2_rdatabus[14].DATAB
S1_RDATABUS[15] => c2_rdatabus[15].DATAB
S1_RDATABUS[16] => c2_rdatabus[16].DATAB
S1_RDATABUS[17] => c2_rdatabus[17].DATAB
S1_RDATABUS[18] => c2_rdatabus[18].DATAB
S1_RDATABUS[19] => c2_rdatabus[19].DATAB
S1_RDATABUS[20] => c2_rdatabus[20].DATAB
S1_RDATABUS[21] => c2_rdatabus[21].DATAB
S1_RDATABUS[22] => c2_rdatabus[22].DATAB
S1_RDATABUS[23] => c2_rdatabus[23].DATAB
S1_RDATABUS[24] => c2_rdatabus[24].DATAB
S1_RDATABUS[25] => c2_rdatabus[25].DATAB
S1_RDATABUS[26] => c2_rdatabus[26].DATAB
S1_RDATABUS[27] => c2_rdatabus[27].DATAB
S1_RDATABUS[28] => c2_rdatabus[28].DATAB
S1_RDATABUS[29] => c2_rdatabus[29].DATAB
S1_RDATABUS[30] => c2_rdatabus[30].DATAB
S1_RDATABUS[31] => c2_rdatabus[31].DATAB
S1_WDATABUS[0] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[1] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[2] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[3] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[4] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[5] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[6] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[7] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[8] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[9] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[10] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[11] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[12] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[13] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[14] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[15] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[16] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[17] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[18] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[19] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[20] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[21] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[22] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[23] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[24] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[25] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[26] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[27] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[28] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[29] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[30] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[31] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_BUSY <= S2_BUSY.DB_MAX_OUTPUT_PORT_TYPE
S2_MR <= S2_MR.DB_MAX_OUTPUT_PORT_TYPE
S2_MW <= S2_MW.DB_MAX_OUTPUT_PORT_TYPE
S2_NREADY => c1_nready.DATAB
S2_ADDRBUS[0] <= S2_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S2_ADDRBUS[1] <= S2_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S2_ADDRBUS[2] <= S2_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S2_ADDRBUS[3] <= S2_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S2_ADDRBUS[4] <= S2_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S2_ADDRBUS[5] <= S2_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S2_ADDRBUS[6] <= S2_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S2_ADDRBUS[7] <= S2_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S2_ADDRBUS[8] <= S2_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S2_ADDRBUS[9] <= S2_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S2_ADDRBUS[10] <= S2_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S2_ADDRBUS[11] <= S2_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S2_ADDRBUS[12] <= S2_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S2_ADDRBUS[13] <= S2_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S2_ADDRBUS[14] <= S2_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S2_ADDRBUS[15] <= S2_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S2_RDATABUS[0] => c2_rdatabus.DATAB
S2_RDATABUS[1] => c2_rdatabus.DATAB
S2_RDATABUS[2] => c2_rdatabus.DATAB
S2_RDATABUS[3] => c2_rdatabus.DATAB
S2_RDATABUS[4] => c2_rdatabus.DATAB
S2_RDATABUS[5] => c2_rdatabus.DATAB
S2_RDATABUS[6] => c2_rdatabus.DATAB
S2_RDATABUS[7] => c2_rdatabus.DATAB
S2_RDATABUS[8] => c2_rdatabus.DATAB
S2_RDATABUS[9] => c2_rdatabus.DATAB
S2_RDATABUS[10] => c2_rdatabus.DATAB
S2_RDATABUS[11] => c2_rdatabus.DATAB
S2_RDATABUS[12] => c2_rdatabus.DATAB
S2_RDATABUS[13] => c2_rdatabus.DATAB
S2_RDATABUS[14] => c2_rdatabus.DATAB
S2_RDATABUS[15] => c2_rdatabus.DATAB
S2_RDATABUS[16] => c2_rdatabus.DATAB
S2_RDATABUS[17] => c2_rdatabus.DATAB
S2_RDATABUS[18] => c2_rdatabus.DATAB
S2_RDATABUS[19] => c2_rdatabus.DATAB
S2_RDATABUS[20] => c2_rdatabus.DATAB
S2_RDATABUS[21] => c2_rdatabus.DATAB
S2_RDATABUS[22] => c2_rdatabus.DATAB
S2_RDATABUS[23] => c2_rdatabus.DATAB
S2_RDATABUS[24] => c2_rdatabus.DATAB
S2_RDATABUS[25] => c2_rdatabus.DATAB
S2_RDATABUS[26] => c2_rdatabus.DATAB
S2_RDATABUS[27] => c2_rdatabus.DATAB
S2_RDATABUS[28] => c2_rdatabus.DATAB
S2_RDATABUS[29] => c2_rdatabus.DATAB
S2_RDATABUS[30] => c2_rdatabus.DATAB
S2_RDATABUS[31] => c2_rdatabus.DATAB
S2_WDATABUS[0] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[1] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[2] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[3] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[4] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[5] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[6] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[7] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[8] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[9] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[10] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[11] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[12] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[13] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[14] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[15] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[16] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[17] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[18] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[19] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[20] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[21] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[22] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[23] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[24] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[25] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[26] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[27] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[28] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[29] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[30] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[31] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_BUSY <= S3_BUSY.DB_MAX_OUTPUT_PORT_TYPE
S3_MR <= S3_MR.DB_MAX_OUTPUT_PORT_TYPE
S3_MW <= S3_MW.DB_MAX_OUTPUT_PORT_TYPE
S3_NREADY => c1_nready.DATAB
S3_ADDRBUS[0] <= S3_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S3_ADDRBUS[1] <= S3_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S3_ADDRBUS[2] <= S3_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S3_ADDRBUS[3] <= S3_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S3_ADDRBUS[4] <= S3_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S3_ADDRBUS[5] <= S3_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S3_ADDRBUS[6] <= S3_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S3_ADDRBUS[7] <= S3_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S3_ADDRBUS[8] <= S3_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S3_ADDRBUS[9] <= S3_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S3_ADDRBUS[10] <= S3_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S3_ADDRBUS[11] <= S3_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S3_ADDRBUS[12] <= S3_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S3_ADDRBUS[13] <= S3_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S3_ADDRBUS[14] <= S3_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S3_ADDRBUS[15] <= S3_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S3_RDATABUS[0] => c2_rdatabus.DATAB
S3_RDATABUS[1] => c2_rdatabus.DATAB
S3_RDATABUS[2] => c2_rdatabus.DATAB
S3_RDATABUS[3] => c2_rdatabus.DATAB
S3_RDATABUS[4] => c2_rdatabus.DATAB
S3_RDATABUS[5] => c2_rdatabus.DATAB
S3_RDATABUS[6] => c2_rdatabus.DATAB
S3_RDATABUS[7] => c2_rdatabus.DATAB
S3_RDATABUS[8] => c2_rdatabus.DATAB
S3_RDATABUS[9] => c2_rdatabus.DATAB
S3_RDATABUS[10] => c2_rdatabus.DATAB
S3_RDATABUS[11] => c2_rdatabus.DATAB
S3_RDATABUS[12] => c2_rdatabus.DATAB
S3_RDATABUS[13] => c2_rdatabus.DATAB
S3_RDATABUS[14] => c2_rdatabus.DATAB
S3_RDATABUS[15] => c2_rdatabus.DATAB
S3_RDATABUS[16] => c2_rdatabus.DATAB
S3_RDATABUS[17] => c2_rdatabus.DATAB
S3_RDATABUS[18] => c2_rdatabus.DATAB
S3_RDATABUS[19] => c2_rdatabus.DATAB
S3_RDATABUS[20] => c2_rdatabus.DATAB
S3_RDATABUS[21] => c2_rdatabus.DATAB
S3_RDATABUS[22] => c2_rdatabus.DATAB
S3_RDATABUS[23] => c2_rdatabus.DATAB
S3_RDATABUS[24] => c2_rdatabus.DATAB
S3_RDATABUS[25] => c2_rdatabus.DATAB
S3_RDATABUS[26] => c2_rdatabus.DATAB
S3_RDATABUS[27] => c2_rdatabus.DATAB
S3_RDATABUS[28] => c2_rdatabus.DATAB
S3_RDATABUS[29] => c2_rdatabus.DATAB
S3_RDATABUS[30] => c2_rdatabus.DATAB
S3_RDATABUS[31] => c2_rdatabus.DATAB
S3_WDATABUS[0] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[1] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[2] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[3] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[4] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[5] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[6] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[7] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[8] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[9] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[10] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[11] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[12] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[13] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[14] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[15] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[16] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[17] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[18] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[19] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[20] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[21] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[22] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[23] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[24] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[25] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[26] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[27] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[28] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[29] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[30] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[31] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_BUSY <= S4_BUSY.DB_MAX_OUTPUT_PORT_TYPE
S4_MR <= S4_MR.DB_MAX_OUTPUT_PORT_TYPE
S4_MW <= S4_MW.DB_MAX_OUTPUT_PORT_TYPE
S4_NREADY => c1_nready.DATAB
S4_ADDRBUS[0] <= S4_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S4_ADDRBUS[1] <= S4_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S4_ADDRBUS[2] <= S4_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S4_ADDRBUS[3] <= S4_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S4_ADDRBUS[4] <= S4_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S4_ADDRBUS[5] <= S4_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S4_ADDRBUS[6] <= S4_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S4_ADDRBUS[7] <= S4_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S4_ADDRBUS[8] <= S4_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S4_ADDRBUS[9] <= S4_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S4_ADDRBUS[10] <= S4_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S4_ADDRBUS[11] <= S4_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S4_ADDRBUS[12] <= S4_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S4_ADDRBUS[13] <= S4_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S4_ADDRBUS[14] <= S4_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S4_ADDRBUS[15] <= S4_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S4_RDATABUS[0] => c2_rdatabus.DATAB
S4_RDATABUS[1] => c2_rdatabus.DATAB
S4_RDATABUS[2] => c2_rdatabus.DATAB
S4_RDATABUS[3] => c2_rdatabus.DATAB
S4_RDATABUS[4] => c2_rdatabus.DATAB
S4_RDATABUS[5] => c2_rdatabus.DATAB
S4_RDATABUS[6] => c2_rdatabus.DATAB
S4_RDATABUS[7] => c2_rdatabus.DATAB
S4_RDATABUS[8] => c2_rdatabus.DATAB
S4_RDATABUS[9] => c2_rdatabus.DATAB
S4_RDATABUS[10] => c2_rdatabus.DATAB
S4_RDATABUS[11] => c2_rdatabus.DATAB
S4_RDATABUS[12] => c2_rdatabus.DATAB
S4_RDATABUS[13] => c2_rdatabus.DATAB
S4_RDATABUS[14] => c2_rdatabus.DATAB
S4_RDATABUS[15] => c2_rdatabus.DATAB
S4_RDATABUS[16] => c2_rdatabus.DATAB
S4_RDATABUS[17] => c2_rdatabus.DATAB
S4_RDATABUS[18] => c2_rdatabus.DATAB
S4_RDATABUS[19] => c2_rdatabus.DATAB
S4_RDATABUS[20] => c2_rdatabus.DATAB
S4_RDATABUS[21] => c2_rdatabus.DATAB
S4_RDATABUS[22] => c2_rdatabus.DATAB
S4_RDATABUS[23] => c2_rdatabus.DATAB
S4_RDATABUS[24] => c2_rdatabus.DATAB
S4_RDATABUS[25] => c2_rdatabus.DATAB
S4_RDATABUS[26] => c2_rdatabus.DATAB
S4_RDATABUS[27] => c2_rdatabus.DATAB
S4_RDATABUS[28] => c2_rdatabus.DATAB
S4_RDATABUS[29] => c2_rdatabus.DATAB
S4_RDATABUS[30] => c2_rdatabus.DATAB
S4_RDATABUS[31] => c2_rdatabus.DATAB
S4_WDATABUS[0] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[1] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[2] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[3] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[4] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[5] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[6] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[7] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[8] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[9] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[10] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[11] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[12] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[13] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[14] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[15] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[16] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[17] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[18] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[19] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[20] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[21] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[22] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[23] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[24] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[25] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[26] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[27] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[28] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[29] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[30] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[31] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|ubus:bus2
clk => c2_op.op~1.DATAIN
clk => c2_op.slave~1.DATAIN
clk => c2_op.master~1.DATAIN
reset => c2_op.op~3.DATAIN
reset => c2_op.slave~3.DATAIN
reset => c2_op.master~3.DATAIN
M1_BUSY => c2_BUSY.DATAB
M1_MR => c1_op.master.m1.OUTPUTSELECT
M1_MR => c1_op.master.m2.OUTPUTSELECT
M1_MR => c1_op.master.default.OUTPUTSELECT
M1_MR => c1_op.OUTPUTSELECT
M1_MR => c1_op.OUTPUTSELECT
M1_MR => M1_NREADY.IN0
M1_MW => c1_op.OUTPUTSELECT
M1_MW => c1_op.OUTPUTSELECT
M1_MW => c1_op.OUTPUTSELECT
M1_MW => c1_op.OUTPUTSELECT
M1_MW => c1_op.master.m1.DATAA
M1_MW => M1_NREADY.IN1
M1_NREADY <= M1_NREADY.DB_MAX_OUTPUT_PORT_TYPE
M1_ADDRBUS[0] => c1_addrbus[0].DATAB
M1_ADDRBUS[1] => c1_addrbus[1].DATAB
M1_ADDRBUS[2] => c1_addrbus[2].DATAB
M1_ADDRBUS[3] => c1_addrbus[3].DATAB
M1_ADDRBUS[4] => c1_addrbus[4].DATAB
M1_ADDRBUS[5] => c1_addrbus[5].DATAB
M1_ADDRBUS[6] => c1_addrbus[6].DATAB
M1_ADDRBUS[7] => c1_addrbus[7].DATAB
M1_ADDRBUS[8] => c1_addrbus[8].DATAB
M1_ADDRBUS[9] => c1_addrbus[9].DATAB
M1_ADDRBUS[10] => c1_addrbus[10].DATAB
M1_ADDRBUS[11] => c1_addrbus[11].DATAB
M1_ADDRBUS[12] => c1_addrbus[12].DATAB
M1_ADDRBUS[13] => c1_addrbus[13].DATAB
M1_ADDRBUS[14] => c1_addrbus[14].DATAB
M1_ADDRBUS[15] => c1_addrbus[15].DATAB
M1_RDATABUS[0] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[1] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[2] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[3] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[4] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[5] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[6] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[7] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[8] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[9] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[10] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[11] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[12] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[13] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[14] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[15] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[16] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[17] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[18] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[19] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[20] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[21] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[22] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[23] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[24] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[25] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[26] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[27] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[28] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[29] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[30] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_RDATABUS[31] <= M1_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M1_WDATABUS[0] => c1_wdatabus[0].DATAB
M1_WDATABUS[1] => c1_wdatabus[1].DATAB
M1_WDATABUS[2] => c1_wdatabus[2].DATAB
M1_WDATABUS[3] => c1_wdatabus[3].DATAB
M1_WDATABUS[4] => c1_wdatabus[4].DATAB
M1_WDATABUS[5] => c1_wdatabus[5].DATAB
M1_WDATABUS[6] => c1_wdatabus[6].DATAB
M1_WDATABUS[7] => c1_wdatabus[7].DATAB
M1_WDATABUS[8] => c1_wdatabus[8].DATAB
M1_WDATABUS[9] => c1_wdatabus[9].DATAB
M1_WDATABUS[10] => c1_wdatabus[10].DATAB
M1_WDATABUS[11] => c1_wdatabus[11].DATAB
M1_WDATABUS[12] => c1_wdatabus[12].DATAB
M1_WDATABUS[13] => c1_wdatabus[13].DATAB
M1_WDATABUS[14] => c1_wdatabus[14].DATAB
M1_WDATABUS[15] => c1_wdatabus[15].DATAB
M1_WDATABUS[16] => c1_wdatabus[16].DATAB
M1_WDATABUS[17] => c1_wdatabus[17].DATAB
M1_WDATABUS[18] => c1_wdatabus[18].DATAB
M1_WDATABUS[19] => c1_wdatabus[19].DATAB
M1_WDATABUS[20] => c1_wdatabus[20].DATAB
M1_WDATABUS[21] => c1_wdatabus[21].DATAB
M1_WDATABUS[22] => c1_wdatabus[22].DATAB
M1_WDATABUS[23] => c1_wdatabus[23].DATAB
M1_WDATABUS[24] => c1_wdatabus[24].DATAB
M1_WDATABUS[25] => c1_wdatabus[25].DATAB
M1_WDATABUS[26] => c1_wdatabus[26].DATAB
M1_WDATABUS[27] => c1_wdatabus[27].DATAB
M1_WDATABUS[28] => c1_wdatabus[28].DATAB
M1_WDATABUS[29] => c1_wdatabus[29].DATAB
M1_WDATABUS[30] => c1_wdatabus[30].DATAB
M1_WDATABUS[31] => c1_wdatabus[31].DATAB
M2_BUSY => c2_BUSY.DATAB
M2_MR => c1_op.OUTPUTSELECT
M2_MR => c1_op.OUTPUTSELECT
M2_MR => c1_op.OUTPUTSELECT
M2_MR => c1_op.DATAA
M2_MR => M2_NREADY.IN0
M2_MW => c1_op.DATAA
M2_MW => c1_op.DATAA
M2_MW => M2_NREADY.IN1
M2_MW => c1_op.DATAA
M2_NREADY <= M2_NREADY.DB_MAX_OUTPUT_PORT_TYPE
M2_ADDRBUS[0] => c1_addrbus.DATAB
M2_ADDRBUS[1] => c1_addrbus.DATAB
M2_ADDRBUS[2] => c1_addrbus.DATAB
M2_ADDRBUS[3] => c1_addrbus.DATAB
M2_ADDRBUS[4] => c1_addrbus.DATAB
M2_ADDRBUS[5] => c1_addrbus.DATAB
M2_ADDRBUS[6] => c1_addrbus.DATAB
M2_ADDRBUS[7] => c1_addrbus.DATAB
M2_ADDRBUS[8] => c1_addrbus.DATAB
M2_ADDRBUS[9] => c1_addrbus.DATAB
M2_ADDRBUS[10] => c1_addrbus.DATAB
M2_ADDRBUS[11] => c1_addrbus.DATAB
M2_ADDRBUS[12] => c1_addrbus.DATAB
M2_ADDRBUS[13] => c1_addrbus.DATAB
M2_ADDRBUS[14] => c1_addrbus.DATAB
M2_ADDRBUS[15] => c1_addrbus.DATAB
M2_RDATABUS[0] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[1] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[2] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[3] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[4] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[5] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[6] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[7] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[8] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[9] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[10] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[11] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[12] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[13] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[14] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[15] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[16] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[17] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[18] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[19] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[20] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[21] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[22] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[23] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[24] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[25] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[26] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[27] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[28] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[29] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[30] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_RDATABUS[31] <= M2_RDATABUS.DB_MAX_OUTPUT_PORT_TYPE
M2_WDATABUS[0] => c1_wdatabus.DATAB
M2_WDATABUS[1] => c1_wdatabus.DATAB
M2_WDATABUS[2] => c1_wdatabus.DATAB
M2_WDATABUS[3] => c1_wdatabus.DATAB
M2_WDATABUS[4] => c1_wdatabus.DATAB
M2_WDATABUS[5] => c1_wdatabus.DATAB
M2_WDATABUS[6] => c1_wdatabus.DATAB
M2_WDATABUS[7] => c1_wdatabus.DATAB
M2_WDATABUS[8] => c1_wdatabus.DATAB
M2_WDATABUS[9] => c1_wdatabus.DATAB
M2_WDATABUS[10] => c1_wdatabus.DATAB
M2_WDATABUS[11] => c1_wdatabus.DATAB
M2_WDATABUS[12] => c1_wdatabus.DATAB
M2_WDATABUS[13] => c1_wdatabus.DATAB
M2_WDATABUS[14] => c1_wdatabus.DATAB
M2_WDATABUS[15] => c1_wdatabus.DATAB
M2_WDATABUS[16] => c1_wdatabus.DATAB
M2_WDATABUS[17] => c1_wdatabus.DATAB
M2_WDATABUS[18] => c1_wdatabus.DATAB
M2_WDATABUS[19] => c1_wdatabus.DATAB
M2_WDATABUS[20] => c1_wdatabus.DATAB
M2_WDATABUS[21] => c1_wdatabus.DATAB
M2_WDATABUS[22] => c1_wdatabus.DATAB
M2_WDATABUS[23] => c1_wdatabus.DATAB
M2_WDATABUS[24] => c1_wdatabus.DATAB
M2_WDATABUS[25] => c1_wdatabus.DATAB
M2_WDATABUS[26] => c1_wdatabus.DATAB
M2_WDATABUS[27] => c1_wdatabus.DATAB
M2_WDATABUS[28] => c1_wdatabus.DATAB
M2_WDATABUS[29] => c1_wdatabus.DATAB
M2_WDATABUS[30] => c1_wdatabus.DATAB
M2_WDATABUS[31] => c1_wdatabus.DATAB
S1_BUSY <= S1_BUSY.DB_MAX_OUTPUT_PORT_TYPE
S1_MR <= S1_MR.DB_MAX_OUTPUT_PORT_TYPE
S1_MW <= S1_MW.DB_MAX_OUTPUT_PORT_TYPE
S1_NREADY => c1_nready.DATAB
S1_ADDRBUS[0] <= S1_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S1_ADDRBUS[1] <= S1_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S1_ADDRBUS[2] <= S1_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S1_ADDRBUS[3] <= S1_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S1_ADDRBUS[4] <= S1_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S1_ADDRBUS[5] <= S1_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S1_ADDRBUS[6] <= S1_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S1_ADDRBUS[7] <= S1_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S1_ADDRBUS[8] <= S1_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S1_ADDRBUS[9] <= S1_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S1_ADDRBUS[10] <= S1_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S1_ADDRBUS[11] <= S1_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S1_ADDRBUS[12] <= S1_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S1_ADDRBUS[13] <= S1_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S1_ADDRBUS[14] <= S1_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S1_ADDRBUS[15] <= S1_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S1_RDATABUS[0] => c2_rdatabus[0].DATAB
S1_RDATABUS[1] => c2_rdatabus[1].DATAB
S1_RDATABUS[2] => c2_rdatabus[2].DATAB
S1_RDATABUS[3] => c2_rdatabus[3].DATAB
S1_RDATABUS[4] => c2_rdatabus[4].DATAB
S1_RDATABUS[5] => c2_rdatabus[5].DATAB
S1_RDATABUS[6] => c2_rdatabus[6].DATAB
S1_RDATABUS[7] => c2_rdatabus[7].DATAB
S1_RDATABUS[8] => c2_rdatabus[8].DATAB
S1_RDATABUS[9] => c2_rdatabus[9].DATAB
S1_RDATABUS[10] => c2_rdatabus[10].DATAB
S1_RDATABUS[11] => c2_rdatabus[11].DATAB
S1_RDATABUS[12] => c2_rdatabus[12].DATAB
S1_RDATABUS[13] => c2_rdatabus[13].DATAB
S1_RDATABUS[14] => c2_rdatabus[14].DATAB
S1_RDATABUS[15] => c2_rdatabus[15].DATAB
S1_RDATABUS[16] => c2_rdatabus[16].DATAB
S1_RDATABUS[17] => c2_rdatabus[17].DATAB
S1_RDATABUS[18] => c2_rdatabus[18].DATAB
S1_RDATABUS[19] => c2_rdatabus[19].DATAB
S1_RDATABUS[20] => c2_rdatabus[20].DATAB
S1_RDATABUS[21] => c2_rdatabus[21].DATAB
S1_RDATABUS[22] => c2_rdatabus[22].DATAB
S1_RDATABUS[23] => c2_rdatabus[23].DATAB
S1_RDATABUS[24] => c2_rdatabus[24].DATAB
S1_RDATABUS[25] => c2_rdatabus[25].DATAB
S1_RDATABUS[26] => c2_rdatabus[26].DATAB
S1_RDATABUS[27] => c2_rdatabus[27].DATAB
S1_RDATABUS[28] => c2_rdatabus[28].DATAB
S1_RDATABUS[29] => c2_rdatabus[29].DATAB
S1_RDATABUS[30] => c2_rdatabus[30].DATAB
S1_RDATABUS[31] => c2_rdatabus[31].DATAB
S1_WDATABUS[0] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[1] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[2] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[3] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[4] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[5] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[6] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[7] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[8] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[9] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[10] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[11] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[12] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[13] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[14] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[15] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[16] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[17] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[18] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[19] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[20] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[21] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[22] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[23] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[24] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[25] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[26] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[27] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[28] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[29] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[30] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S1_WDATABUS[31] <= S1_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_BUSY <= S2_BUSY.DB_MAX_OUTPUT_PORT_TYPE
S2_MR <= S2_MR.DB_MAX_OUTPUT_PORT_TYPE
S2_MW <= S2_MW.DB_MAX_OUTPUT_PORT_TYPE
S2_NREADY => c1_nready.DATAB
S2_ADDRBUS[0] <= S2_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S2_ADDRBUS[1] <= S2_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S2_ADDRBUS[2] <= S2_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S2_ADDRBUS[3] <= S2_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S2_ADDRBUS[4] <= S2_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S2_ADDRBUS[5] <= S2_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S2_ADDRBUS[6] <= S2_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S2_ADDRBUS[7] <= S2_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S2_ADDRBUS[8] <= S2_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S2_ADDRBUS[9] <= S2_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S2_ADDRBUS[10] <= S2_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S2_ADDRBUS[11] <= S2_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S2_ADDRBUS[12] <= S2_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S2_ADDRBUS[13] <= S2_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S2_ADDRBUS[14] <= S2_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S2_ADDRBUS[15] <= S2_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S2_RDATABUS[0] => c2_rdatabus.DATAB
S2_RDATABUS[1] => c2_rdatabus.DATAB
S2_RDATABUS[2] => c2_rdatabus.DATAB
S2_RDATABUS[3] => c2_rdatabus.DATAB
S2_RDATABUS[4] => c2_rdatabus.DATAB
S2_RDATABUS[5] => c2_rdatabus.DATAB
S2_RDATABUS[6] => c2_rdatabus.DATAB
S2_RDATABUS[7] => c2_rdatabus.DATAB
S2_RDATABUS[8] => c2_rdatabus.DATAB
S2_RDATABUS[9] => c2_rdatabus.DATAB
S2_RDATABUS[10] => c2_rdatabus.DATAB
S2_RDATABUS[11] => c2_rdatabus.DATAB
S2_RDATABUS[12] => c2_rdatabus.DATAB
S2_RDATABUS[13] => c2_rdatabus.DATAB
S2_RDATABUS[14] => c2_rdatabus.DATAB
S2_RDATABUS[15] => c2_rdatabus.DATAB
S2_RDATABUS[16] => c2_rdatabus.DATAB
S2_RDATABUS[17] => c2_rdatabus.DATAB
S2_RDATABUS[18] => c2_rdatabus.DATAB
S2_RDATABUS[19] => c2_rdatabus.DATAB
S2_RDATABUS[20] => c2_rdatabus.DATAB
S2_RDATABUS[21] => c2_rdatabus.DATAB
S2_RDATABUS[22] => c2_rdatabus.DATAB
S2_RDATABUS[23] => c2_rdatabus.DATAB
S2_RDATABUS[24] => c2_rdatabus.DATAB
S2_RDATABUS[25] => c2_rdatabus.DATAB
S2_RDATABUS[26] => c2_rdatabus.DATAB
S2_RDATABUS[27] => c2_rdatabus.DATAB
S2_RDATABUS[28] => c2_rdatabus.DATAB
S2_RDATABUS[29] => c2_rdatabus.DATAB
S2_RDATABUS[30] => c2_rdatabus.DATAB
S2_RDATABUS[31] => c2_rdatabus.DATAB
S2_WDATABUS[0] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[1] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[2] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[3] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[4] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[5] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[6] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[7] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[8] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[9] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[10] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[11] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[12] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[13] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[14] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[15] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[16] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[17] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[18] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[19] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[20] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[21] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[22] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[23] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[24] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[25] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[26] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[27] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[28] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[29] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[30] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S2_WDATABUS[31] <= S2_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_BUSY <= S3_BUSY.DB_MAX_OUTPUT_PORT_TYPE
S3_MR <= S3_MR.DB_MAX_OUTPUT_PORT_TYPE
S3_MW <= S3_MW.DB_MAX_OUTPUT_PORT_TYPE
S3_NREADY => c1_nready.DATAB
S3_ADDRBUS[0] <= S3_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S3_ADDRBUS[1] <= S3_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S3_ADDRBUS[2] <= S3_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S3_ADDRBUS[3] <= S3_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S3_ADDRBUS[4] <= S3_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S3_ADDRBUS[5] <= S3_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S3_ADDRBUS[6] <= S3_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S3_ADDRBUS[7] <= S3_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S3_ADDRBUS[8] <= S3_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S3_ADDRBUS[9] <= S3_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S3_ADDRBUS[10] <= S3_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S3_ADDRBUS[11] <= S3_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S3_ADDRBUS[12] <= S3_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S3_ADDRBUS[13] <= S3_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S3_ADDRBUS[14] <= S3_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S3_ADDRBUS[15] <= S3_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S3_RDATABUS[0] => c2_rdatabus.DATAB
S3_RDATABUS[1] => c2_rdatabus.DATAB
S3_RDATABUS[2] => c2_rdatabus.DATAB
S3_RDATABUS[3] => c2_rdatabus.DATAB
S3_RDATABUS[4] => c2_rdatabus.DATAB
S3_RDATABUS[5] => c2_rdatabus.DATAB
S3_RDATABUS[6] => c2_rdatabus.DATAB
S3_RDATABUS[7] => c2_rdatabus.DATAB
S3_RDATABUS[8] => c2_rdatabus.DATAB
S3_RDATABUS[9] => c2_rdatabus.DATAB
S3_RDATABUS[10] => c2_rdatabus.DATAB
S3_RDATABUS[11] => c2_rdatabus.DATAB
S3_RDATABUS[12] => c2_rdatabus.DATAB
S3_RDATABUS[13] => c2_rdatabus.DATAB
S3_RDATABUS[14] => c2_rdatabus.DATAB
S3_RDATABUS[15] => c2_rdatabus.DATAB
S3_RDATABUS[16] => c2_rdatabus.DATAB
S3_RDATABUS[17] => c2_rdatabus.DATAB
S3_RDATABUS[18] => c2_rdatabus.DATAB
S3_RDATABUS[19] => c2_rdatabus.DATAB
S3_RDATABUS[20] => c2_rdatabus.DATAB
S3_RDATABUS[21] => c2_rdatabus.DATAB
S3_RDATABUS[22] => c2_rdatabus.DATAB
S3_RDATABUS[23] => c2_rdatabus.DATAB
S3_RDATABUS[24] => c2_rdatabus.DATAB
S3_RDATABUS[25] => c2_rdatabus.DATAB
S3_RDATABUS[26] => c2_rdatabus.DATAB
S3_RDATABUS[27] => c2_rdatabus.DATAB
S3_RDATABUS[28] => c2_rdatabus.DATAB
S3_RDATABUS[29] => c2_rdatabus.DATAB
S3_RDATABUS[30] => c2_rdatabus.DATAB
S3_RDATABUS[31] => c2_rdatabus.DATAB
S3_WDATABUS[0] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[1] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[2] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[3] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[4] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[5] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[6] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[7] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[8] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[9] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[10] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[11] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[12] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[13] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[14] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[15] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[16] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[17] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[18] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[19] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[20] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[21] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[22] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[23] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[24] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[25] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[26] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[27] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[28] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[29] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[30] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S3_WDATABUS[31] <= S3_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_BUSY <= S4_BUSY.DB_MAX_OUTPUT_PORT_TYPE
S4_MR <= S4_MR.DB_MAX_OUTPUT_PORT_TYPE
S4_MW <= S4_MW.DB_MAX_OUTPUT_PORT_TYPE
S4_NREADY => c1_nready.DATAB
S4_ADDRBUS[0] <= S4_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S4_ADDRBUS[1] <= S4_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S4_ADDRBUS[2] <= S4_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S4_ADDRBUS[3] <= S4_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S4_ADDRBUS[4] <= S4_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S4_ADDRBUS[5] <= S4_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S4_ADDRBUS[6] <= S4_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S4_ADDRBUS[7] <= S4_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S4_ADDRBUS[8] <= S4_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S4_ADDRBUS[9] <= S4_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S4_ADDRBUS[10] <= S4_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S4_ADDRBUS[11] <= S4_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S4_ADDRBUS[12] <= S4_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S4_ADDRBUS[13] <= S4_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S4_ADDRBUS[14] <= S4_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S4_ADDRBUS[15] <= S4_ADDRBUS.DB_MAX_OUTPUT_PORT_TYPE
S4_RDATABUS[0] => c2_rdatabus.DATAB
S4_RDATABUS[1] => c2_rdatabus.DATAB
S4_RDATABUS[2] => c2_rdatabus.DATAB
S4_RDATABUS[3] => c2_rdatabus.DATAB
S4_RDATABUS[4] => c2_rdatabus.DATAB
S4_RDATABUS[5] => c2_rdatabus.DATAB
S4_RDATABUS[6] => c2_rdatabus.DATAB
S4_RDATABUS[7] => c2_rdatabus.DATAB
S4_RDATABUS[8] => c2_rdatabus.DATAB
S4_RDATABUS[9] => c2_rdatabus.DATAB
S4_RDATABUS[10] => c2_rdatabus.DATAB
S4_RDATABUS[11] => c2_rdatabus.DATAB
S4_RDATABUS[12] => c2_rdatabus.DATAB
S4_RDATABUS[13] => c2_rdatabus.DATAB
S4_RDATABUS[14] => c2_rdatabus.DATAB
S4_RDATABUS[15] => c2_rdatabus.DATAB
S4_RDATABUS[16] => c2_rdatabus.DATAB
S4_RDATABUS[17] => c2_rdatabus.DATAB
S4_RDATABUS[18] => c2_rdatabus.DATAB
S4_RDATABUS[19] => c2_rdatabus.DATAB
S4_RDATABUS[20] => c2_rdatabus.DATAB
S4_RDATABUS[21] => c2_rdatabus.DATAB
S4_RDATABUS[22] => c2_rdatabus.DATAB
S4_RDATABUS[23] => c2_rdatabus.DATAB
S4_RDATABUS[24] => c2_rdatabus.DATAB
S4_RDATABUS[25] => c2_rdatabus.DATAB
S4_RDATABUS[26] => c2_rdatabus.DATAB
S4_RDATABUS[27] => c2_rdatabus.DATAB
S4_RDATABUS[28] => c2_rdatabus.DATAB
S4_RDATABUS[29] => c2_rdatabus.DATAB
S4_RDATABUS[30] => c2_rdatabus.DATAB
S4_RDATABUS[31] => c2_rdatabus.DATAB
S4_WDATABUS[0] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[1] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[2] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[3] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[4] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[5] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[6] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[7] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[8] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[9] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[10] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[11] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[12] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[13] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[14] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[15] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[16] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[17] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[18] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[19] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[20] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[21] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[22] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[23] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[24] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[25] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[26] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[27] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[28] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[29] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[30] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE
S4_WDATABUS[31] <= S4_WDATABUS.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|segment7_conv:h0
D[0] => Mux0.IN19
D[0] => Mux1.IN19
D[0] => Mux2.IN19
D[0] => Mux3.IN19
D[0] => Mux4.IN19
D[0] => Mux5.IN19
D[0] => Mux6.IN19
D[1] => Mux0.IN18
D[1] => Mux1.IN18
D[1] => Mux2.IN18
D[1] => Mux3.IN18
D[1] => Mux4.IN18
D[1] => Mux5.IN18
D[1] => Mux6.IN18
D[2] => Mux0.IN17
D[2] => Mux1.IN17
D[2] => Mux2.IN17
D[2] => Mux3.IN17
D[2] => Mux4.IN17
D[2] => Mux5.IN17
D[2] => Mux6.IN17
D[3] => Mux0.IN16
D[3] => Mux1.IN16
D[3] => Mux2.IN16
D[3] => Mux3.IN16
D[3] => Mux4.IN16
D[3] => Mux5.IN16
D[3] => Mux6.IN16
O[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|segment7_conv:h1
D[0] => Mux0.IN19
D[0] => Mux1.IN19
D[0] => Mux2.IN19
D[0] => Mux3.IN19
D[0] => Mux4.IN19
D[0] => Mux5.IN19
D[0] => Mux6.IN19
D[1] => Mux0.IN18
D[1] => Mux1.IN18
D[1] => Mux2.IN18
D[1] => Mux3.IN18
D[1] => Mux4.IN18
D[1] => Mux5.IN18
D[1] => Mux6.IN18
D[2] => Mux0.IN17
D[2] => Mux1.IN17
D[2] => Mux2.IN17
D[2] => Mux3.IN17
D[2] => Mux4.IN17
D[2] => Mux5.IN17
D[2] => Mux6.IN17
D[3] => Mux0.IN16
D[3] => Mux1.IN16
D[3] => Mux2.IN16
D[3] => Mux3.IN16
D[3] => Mux4.IN16
D[3] => Mux5.IN16
D[3] => Mux6.IN16
O[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|segment7_conv:h2
D[0] => Mux0.IN19
D[0] => Mux1.IN19
D[0] => Mux2.IN19
D[0] => Mux3.IN19
D[0] => Mux4.IN19
D[0] => Mux5.IN19
D[0] => Mux6.IN19
D[1] => Mux0.IN18
D[1] => Mux1.IN18
D[1] => Mux2.IN18
D[1] => Mux3.IN18
D[1] => Mux4.IN18
D[1] => Mux5.IN18
D[1] => Mux6.IN18
D[2] => Mux0.IN17
D[2] => Mux1.IN17
D[2] => Mux2.IN17
D[2] => Mux3.IN17
D[2] => Mux4.IN17
D[2] => Mux5.IN17
D[2] => Mux6.IN17
D[3] => Mux0.IN16
D[3] => Mux1.IN16
D[3] => Mux2.IN16
D[3] => Mux3.IN16
D[3] => Mux4.IN16
D[3] => Mux5.IN16
D[3] => Mux6.IN16
O[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|segment7_conv:h3
D[0] => Mux0.IN19
D[0] => Mux1.IN19
D[0] => Mux2.IN19
D[0] => Mux3.IN19
D[0] => Mux4.IN19
D[0] => Mux5.IN19
D[0] => Mux6.IN19
D[1] => Mux0.IN18
D[1] => Mux1.IN18
D[1] => Mux2.IN18
D[1] => Mux3.IN18
D[1] => Mux4.IN18
D[1] => Mux5.IN18
D[1] => Mux6.IN18
D[2] => Mux0.IN17
D[2] => Mux1.IN17
D[2] => Mux2.IN17
D[2] => Mux3.IN17
D[2] => Mux4.IN17
D[2] => Mux5.IN17
D[2] => Mux6.IN17
D[3] => Mux0.IN16
D[3] => Mux1.IN16
D[3] => Mux2.IN16
D[3] => Mux3.IN16
D[3] => Mux4.IN16
D[3] => Mux5.IN16
D[3] => Mux6.IN16
O[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|segment7_conv:h4
D[0] => Mux0.IN19
D[0] => Mux1.IN19
D[0] => Mux2.IN19
D[0] => Mux3.IN19
D[0] => Mux4.IN19
D[0] => Mux5.IN19
D[0] => Mux6.IN19
D[1] => Mux0.IN18
D[1] => Mux1.IN18
D[1] => Mux2.IN18
D[1] => Mux3.IN18
D[1] => Mux4.IN18
D[1] => Mux5.IN18
D[1] => Mux6.IN18
D[2] => Mux0.IN17
D[2] => Mux1.IN17
D[2] => Mux2.IN17
D[2] => Mux3.IN17
D[2] => Mux4.IN17
D[2] => Mux5.IN17
D[2] => Mux6.IN17
D[3] => Mux0.IN16
D[3] => Mux1.IN16
D[3] => Mux2.IN16
D[3] => Mux3.IN16
D[3] => Mux4.IN16
D[3] => Mux5.IN16
D[3] => Mux6.IN16
O[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|segment7_conv:h5
D[0] => Mux0.IN19
D[0] => Mux1.IN19
D[0] => Mux2.IN19
D[0] => Mux3.IN19
D[0] => Mux4.IN19
D[0] => Mux5.IN19
D[0] => Mux6.IN19
D[1] => Mux0.IN18
D[1] => Mux1.IN18
D[1] => Mux2.IN18
D[1] => Mux3.IN18
D[1] => Mux4.IN18
D[1] => Mux5.IN18
D[1] => Mux6.IN18
D[2] => Mux0.IN17
D[2] => Mux1.IN17
D[2] => Mux2.IN17
D[2] => Mux3.IN17
D[2] => Mux4.IN17
D[2] => Mux5.IN17
D[2] => Mux6.IN17
D[3] => Mux0.IN16
D[3] => Mux1.IN16
D[3] => Mux2.IN16
D[3] => Mux3.IN16
D[3] => Mux4.IN16
D[3] => Mux5.IN16
D[3] => Mux6.IN16
O[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|segment7_conv:h6
D[0] => Mux0.IN19
D[0] => Mux1.IN19
D[0] => Mux2.IN19
D[0] => Mux3.IN19
D[0] => Mux4.IN19
D[0] => Mux5.IN19
D[0] => Mux6.IN19
D[1] => Mux0.IN18
D[1] => Mux1.IN18
D[1] => Mux2.IN18
D[1] => Mux3.IN18
D[1] => Mux4.IN18
D[1] => Mux5.IN18
D[1] => Mux6.IN18
D[2] => Mux0.IN17
D[2] => Mux1.IN17
D[2] => Mux2.IN17
D[2] => Mux3.IN17
D[2] => Mux4.IN17
D[2] => Mux5.IN17
D[2] => Mux6.IN17
D[3] => Mux0.IN16
D[3] => Mux1.IN16
D[3] => Mux2.IN16
D[3] => Mux3.IN16
D[3] => Mux4.IN16
D[3] => Mux5.IN16
D[3] => Mux6.IN16
O[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ensc350_system|segment7_conv:h7
D[0] => Mux0.IN19
D[0] => Mux1.IN19
D[0] => Mux2.IN19
D[0] => Mux3.IN19
D[0] => Mux4.IN19
D[0] => Mux5.IN19
D[0] => Mux6.IN19
D[1] => Mux0.IN18
D[1] => Mux1.IN18
D[1] => Mux2.IN18
D[1] => Mux3.IN18
D[1] => Mux4.IN18
D[1] => Mux5.IN18
D[1] => Mux6.IN18
D[2] => Mux0.IN17
D[2] => Mux1.IN17
D[2] => Mux2.IN17
D[2] => Mux3.IN17
D[2] => Mux4.IN17
D[2] => Mux5.IN17
D[2] => Mux6.IN17
D[3] => Mux0.IN16
D[3] => Mux1.IN16
D[3] => Mux2.IN16
D[3] => Mux3.IN16
D[3] => Mux4.IN16
D[3] => Mux5.IN16
D[3] => Mux6.IN16
O[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


