Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 17:19:58 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_7/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.356       -2.427                      9                 1023       -0.029       -0.134                      8                 1023        1.725        0.000                       0                  1024  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.356       -2.427                      9                 1023       -0.029       -0.134                      8                 1023        1.725        0.000                       0                  1024  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :            9  Failing Endpoints,  Worst Slack       -0.356ns,  Total Violation       -2.427ns
Hold  :            8  Failing Endpoints,  Worst Slack       -0.029ns,  Total Violation       -0.134ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.356ns  (required time - arrival time)
  Source:                 demux/sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            demux/sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.733ns (40.434%)  route 2.553ns (59.566%))
  Logic Levels:           17  (CARRY8=9 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.320ns = ( 5.320 - 4.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.781ns (routing 0.000ns, distribution 0.781ns)
  Clock Net Delay (Destination): 0.650ns (routing 0.000ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1023, estimated)     0.781     1.742    demux/CLK
    SLICE_X112Y529       FDRE                                         r  demux/sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y529       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     1.821 r  demux/sel_reg[2]/Q
                         net (fo=37, estimated)       0.381     2.202    demux/sel[2]
    SLICE_X112Y526       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     2.435 r  demux/sel_reg[8]_i_6/O[5]
                         net (fo=41, estimated)       0.357     2.792    p_1_in[6]
    SLICE_X112Y522       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     2.891 r  sel[8]_i_247/O
                         net (fo=1, routed)           0.007     2.898    demux/sel[8]_i_201[0]
    SLICE_X112Y522       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.051 f  demux/sel_reg[8]_i_213/CO[7]
                         net (fo=1, estimated)        0.026     3.077    demux/sel_reg[8]_i_213_n_0
    SLICE_X112Y523       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077     3.154 f  demux/sel_reg[8]_i_195/CO[5]
                         net (fo=30, estimated)       0.290     3.444    demux_n_9
    SLICE_X114Y524       LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.494 r  sel[8]_i_138/O
                         net (fo=2, estimated)        0.183     3.677    sel[8]_i_138_n_0
    SLICE_X113Y526       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.052     3.729 r  sel[8]_i_145/O
                         net (fo=1, routed)           0.014     3.743    demux/sel[8]_i_73_0[3]
    SLICE_X113Y526       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.899 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, estimated)        0.026     3.925    demux/sel_reg[8]_i_81_n_0
    SLICE_X113Y527       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.001 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, estimated)        0.213     4.214    demux_n_89
    SLICE_X114Y529       LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     4.249 r  sel[8]_i_32/O
                         net (fo=2, estimated)        0.090     4.339    sel[8]_i_32_n_0
    SLICE_X114Y527       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.388 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.011     4.399    demux/sel[8]_i_25_0[5]
    SLICE_X114Y527       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.554 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, estimated)        0.026     4.580    demux/sel_reg[8]_i_19_n_0
    SLICE_X114Y528       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.636 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, estimated)        0.254     4.890    demux_n_104
    SLICE_X114Y530       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.063     4.953 r  sel_reg[8]_i_18/O[0]
                         net (fo=1, estimated)        0.221     5.174    sel_reg[8]_i_18_n_15
    SLICE_X113Y529       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     5.211 r  sel[8]_i_12/O
                         net (fo=1, routed)           0.025     5.236    demux/sel_reg[5]_0[2]
    SLICE_X113Y529       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     5.420 r  demux/sel_reg[8]_i_4/O[5]
                         net (fo=7, estimated)        0.279     5.699    demux/sel_reg[8]_i_4_n_10
    SLICE_X112Y530       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     5.789 r  demux/sel[3]_i_2/O
                         net (fo=4, estimated)        0.102     5.891    demux/sel[3]_i_2_n_0
    SLICE_X112Y530       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     5.980 r  demux/sel[0]_i_1/O
                         net (fo=1, routed)           0.048     6.028    demux/sel20_in[0]
    SLICE_X112Y530       FDRE                                         r  demux/sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1023, estimated)     0.650     5.320    demux/CLK
    SLICE_X112Y530       FDRE                                         r  demux/sel_reg[0]/C
                         clock pessimism              0.362     5.682    
                         clock uncertainty           -0.035     5.647    
    SLICE_X112Y530       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     5.672    demux/sel_reg[0]
  -------------------------------------------------------------------
                         required time                          5.672    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                 -0.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.029ns  (arrival time - required time)
  Source:                 demux/genblk1[363].z_reg[363][4]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[363].reg_in/reg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.058ns (40.845%)  route 0.084ns (59.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Net Delay (Source):      0.657ns (routing 0.000ns, distribution 0.657ns)
  Clock Net Delay (Destination): 0.799ns (routing 0.000ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1023, estimated)     0.657     1.327    demux/CLK
    SLICE_X118Y515       FDRE                                         r  demux/genblk1[363].z_reg[363][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y515       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.385 r  demux/genblk1[363].z_reg[363][4]/Q
                         net (fo=1, estimated)        0.084     1.469    genblk1[363].reg_in/D[4]
    SLICE_X119Y515       FDRE                                         r  genblk1[363].reg_in/reg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1023, estimated)     0.799     1.760    genblk1[363].reg_in/CLK
    SLICE_X119Y515       FDRE                                         r  genblk1[363].reg_in/reg_out_reg[4]/C
                         clock pessimism             -0.324     1.436    
    SLICE_X119Y515       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     1.498    genblk1[363].reg_in/reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                 -0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X121Y511  demux/genblk1[377].z_reg[377][5]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X114Y514  demux/genblk1[110].z_reg[110][1]/C



