{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1765992533568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1765992533568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 18 02:28:53 2025 " "Processing started: Thu Dec 18 02:28:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1765992533568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1765992533568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RhythmGame_Top -c RhythmGame_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off RhythmGame_Top -c RhythmGame_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1765992533568 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1765992533877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/piljoo/.git/logic-project/rhythm/sound.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/piljoo/.git/logic-project/rhythm/sound.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sound " "Found entity 1: Sound" {  } { { "../Rhythm/Sound.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/Sound.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765992533952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765992533952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/piljoo/.git/logic-project/rhythm/ui.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/piljoo/.git/logic-project/rhythm/ui.v" { { "Info" "ISGN_ENTITY_NAME" "1 UI " "Found entity 1: UI" {  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765992533955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765992533955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/piljoo/.git/logic-project/rhythm/rhythmgame_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/piljoo/.git/logic-project/rhythm/rhythmgame_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 RhythmGame_Top " "Found entity 1: RhythmGame_Top" {  } { { "../Rhythm/RhythmGame_Top.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/RhythmGame_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765992533957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765992533957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/piljoo/.git/logic-project/rhythm/pushcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/piljoo/.git/logic-project/rhythm/pushcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 PushControl " "Found entity 1: PushControl" {  } { { "../Rhythm/PushControl.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/PushControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765992533959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765992533959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/piljoo/.git/logic-project/rhythm/onepushcontrol2.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/piljoo/.git/logic-project/rhythm/onepushcontrol2.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnePushControl " "Found entity 1: OnePushControl" {  } { { "../Rhythm/OnePushControl2.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/OnePushControl2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765992533961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765992533961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/piljoo/.git/logic-project/rhythm/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/piljoo/.git/logic-project/rhythm/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "../Rhythm/LFSR.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/LFSR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765992533964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765992533964 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "GameLogic.v(57) " "Verilog HDL information at GameLogic.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "../Rhythm/GameLogic.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/GameLogic.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1765992533966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/piljoo/.git/logic-project/rhythm/gamelogic.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/piljoo/.git/logic-project/rhythm/gamelogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 GameLogic " "Found entity 1: GameLogic" {  } { { "../Rhythm/GameLogic.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/GameLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765992533966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765992533966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/piljoo/.git/logic-project/rhythm/fnd.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/piljoo/.git/logic-project/rhythm/fnd.v" { { "Info" "ISGN_ENTITY_NAME" "1 FND " "Found entity 1: FND" {  } { { "../Rhythm/FND.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/FND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765992533968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765992533968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/piljoo/.git/logic-project/rhythm/dotmatrix.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/piljoo/.git/logic-project/rhythm/dotmatrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 DotMatrix " "Found entity 1: DotMatrix" {  } { { "../Rhythm/DotMatrix.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/DotMatrix.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765992533970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765992533970 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RhythmGame_Top " "Elaborating entity \"RhythmGame_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1765992534004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:u_LFSR " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:u_LFSR\"" {  } { { "../Rhythm/RhythmGame_Top.v" "u_LFSR" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/RhythmGame_Top.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765992534006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PushControl PushControl:u_Input " "Elaborating entity \"PushControl\" for hierarchy \"PushControl:u_Input\"" {  } { { "../Rhythm/RhythmGame_Top.v" "u_Input" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/RhythmGame_Top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765992534008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnePushControl PushControl:u_Input\|OnePushControl:u_Btn0 " "Elaborating entity \"OnePushControl\" for hierarchy \"PushControl:u_Input\|OnePushControl:u_Btn0\"" {  } { { "../Rhythm/PushControl.v" "u_Btn0" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/PushControl.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765992534009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameLogic GameLogic:u_GameCore " "Elaborating entity \"GameLogic\" for hierarchy \"GameLogic:u_GameCore\"" {  } { { "../Rhythm/RhythmGame_Top.v" "u_GameCore" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/RhythmGame_Top.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765992534013 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 GameLogic.v(116) " "Verilog HDL assignment warning at GameLogic.v(116): truncated value with size 32 to match size of target (16)" {  } { { "../Rhythm/GameLogic.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/GameLogic.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765992534016 "|RhythmGame_Top|GameLogic:u_GameCore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 GameLogic.v(118) " "Verilog HDL assignment warning at GameLogic.v(118): truncated value with size 32 to match size of target (16)" {  } { { "../Rhythm/GameLogic.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/GameLogic.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765992534016 "|RhythmGame_Top|GameLogic:u_GameCore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 GameLogic.v(122) " "Verilog HDL assignment warning at GameLogic.v(122): truncated value with size 32 to match size of target (8)" {  } { { "../Rhythm/GameLogic.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/GameLogic.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765992534016 "|RhythmGame_Top|GameLogic:u_GameCore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 GameLogic.v(138) " "Verilog HDL assignment warning at GameLogic.v(138): truncated value with size 32 to match size of target (16)" {  } { { "../Rhythm/GameLogic.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/GameLogic.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765992534016 "|RhythmGame_Top|GameLogic:u_GameCore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 GameLogic.v(140) " "Verilog HDL assignment warning at GameLogic.v(140): truncated value with size 32 to match size of target (16)" {  } { { "../Rhythm/GameLogic.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/GameLogic.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765992534016 "|RhythmGame_Top|GameLogic:u_GameCore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 GameLogic.v(143) " "Verilog HDL assignment warning at GameLogic.v(143): truncated value with size 32 to match size of target (8)" {  } { { "../Rhythm/GameLogic.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/GameLogic.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765992534016 "|RhythmGame_Top|GameLogic:u_GameCore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 GameLogic.v(156) " "Verilog HDL assignment warning at GameLogic.v(156): truncated value with size 32 to match size of target (16)" {  } { { "../Rhythm/GameLogic.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/GameLogic.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765992534016 "|RhythmGame_Top|GameLogic:u_GameCore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 GameLogic.v(158) " "Verilog HDL assignment warning at GameLogic.v(158): truncated value with size 32 to match size of target (16)" {  } { { "../Rhythm/GameLogic.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/GameLogic.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765992534016 "|RhythmGame_Top|GameLogic:u_GameCore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 GameLogic.v(161) " "Verilog HDL assignment warning at GameLogic.v(161): truncated value with size 32 to match size of target (8)" {  } { { "../Rhythm/GameLogic.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/GameLogic.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765992534016 "|RhythmGame_Top|GameLogic:u_GameCore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 GameLogic.v(174) " "Verilog HDL assignment warning at GameLogic.v(174): truncated value with size 32 to match size of target (16)" {  } { { "../Rhythm/GameLogic.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/GameLogic.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765992534016 "|RhythmGame_Top|GameLogic:u_GameCore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 GameLogic.v(176) " "Verilog HDL assignment warning at GameLogic.v(176): truncated value with size 32 to match size of target (16)" {  } { { "../Rhythm/GameLogic.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/GameLogic.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765992534016 "|RhythmGame_Top|GameLogic:u_GameCore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 GameLogic.v(179) " "Verilog HDL assignment warning at GameLogic.v(179): truncated value with size 32 to match size of target (8)" {  } { { "../Rhythm/GameLogic.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/GameLogic.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765992534016 "|RhythmGame_Top|GameLogic:u_GameCore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DotMatrix DotMatrix:u_Display " "Elaborating entity \"DotMatrix\" for hierarchy \"DotMatrix:u_Display\"" {  } { { "../Rhythm/RhythmGame_Top.v" "u_Display" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/RhythmGame_Top.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765992534017 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DotMatrix.v(17) " "Verilog HDL assignment warning at DotMatrix.v(17): truncated value with size 32 to match size of target (8)" {  } { { "../Rhythm/DotMatrix.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/DotMatrix.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765992534018 "|RhythmGame_Top|DotMatrix:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 DotMatrix.v(44) " "Verilog HDL assignment warning at DotMatrix.v(44): truncated value with size 32 to match size of target (17)" {  } { { "../Rhythm/DotMatrix.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/DotMatrix.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765992534018 "|RhythmGame_Top|DotMatrix:u_Display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UI UI:u_UI " "Elaborating entity \"UI\" for hierarchy \"UI:u_UI\"" {  } { { "../Rhythm/RhythmGame_Top.v" "u_UI" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/RhythmGame_Top.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765992534019 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UI.v(18) " "Verilog HDL assignment warning at UI.v(18): truncated value with size 32 to match size of target (4)" {  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765992534020 "|RhythmGame_Top|UI:u_UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UI.v(19) " "Verilog HDL assignment warning at UI.v(19): truncated value with size 32 to match size of target (4)" {  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765992534020 "|RhythmGame_Top|UI:u_UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UI.v(20) " "Verilog HDL assignment warning at UI.v(20): truncated value with size 32 to match size of target (4)" {  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765992534020 "|RhythmGame_Top|UI:u_UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UI.v(21) " "Verilog HDL assignment warning at UI.v(21): truncated value with size 32 to match size of target (4)" {  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765992534020 "|RhythmGame_Top|UI:u_UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UI.v(23) " "Verilog HDL assignment warning at UI.v(23): truncated value with size 32 to match size of target (4)" {  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765992534020 "|RhythmGame_Top|UI:u_UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UI.v(24) " "Verilog HDL assignment warning at UI.v(24): truncated value with size 32 to match size of target (4)" {  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765992534020 "|RhythmGame_Top|UI:u_UI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FND UI:u_UI\|FND:u_Score_0 " "Elaborating entity \"FND\" for hierarchy \"UI:u_UI\|FND:u_Score_0\"" {  } { { "../Rhythm/UI.v" "u_Score_0" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765992534021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound UI:u_UI\|Sound:u_Sound " "Elaborating entity \"Sound\" for hierarchy \"UI:u_UI\|Sound:u_Sound\"" {  } { { "../Rhythm/UI.v" "u_Sound" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765992534026 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UI:u_UI\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UI:u_UI\|Mod0\"" {  } { { "../Rhythm/UI.v" "Mod0" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765992534480 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UI:u_UI\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UI:u_UI\|Div0\"" {  } { { "../Rhythm/UI.v" "Div0" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765992534480 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UI:u_UI\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UI:u_UI\|Mod1\"" {  } { { "../Rhythm/UI.v" "Mod1" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765992534480 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UI:u_UI\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UI:u_UI\|Div1\"" {  } { { "../Rhythm/UI.v" "Div1" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765992534480 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UI:u_UI\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UI:u_UI\|Mod2\"" {  } { { "../Rhythm/UI.v" "Mod2" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765992534480 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UI:u_UI\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UI:u_UI\|Div2\"" {  } { { "../Rhythm/UI.v" "Div2" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765992534480 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UI:u_UI\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UI:u_UI\|Mod3\"" {  } { { "../Rhythm/UI.v" "Mod3" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765992534480 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UI:u_UI\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UI:u_UI\|Mod4\"" {  } { { "../Rhythm/UI.v" "Mod4" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765992534480 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UI:u_UI\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UI:u_UI\|Div3\"" {  } { { "../Rhythm/UI.v" "Div3" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765992534480 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UI:u_UI\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UI:u_UI\|Mod5\"" {  } { { "../Rhythm/UI.v" "Mod5" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765992534480 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1765992534480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UI:u_UI\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"UI:u_UI\|lpm_divide:Mod0\"" {  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765992534516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UI:u_UI\|lpm_divide:Mod0 " "Instantiated megafunction \"UI:u_UI\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765992534516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765992534516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765992534516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765992534516 ""}  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1765992534516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_n3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_n3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_n3m " "Found entity 1: lpm_divide_n3m" {  } { { "db/lpm_divide_n3m.tdf" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/db/lpm_divide_n3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765992534550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765992534550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765992534559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765992534559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/db/alt_u_div_qve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765992534572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765992534572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UI:u_UI\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"UI:u_UI\|lpm_divide:Div0\"" {  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765992534579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UI:u_UI\|lpm_divide:Div0 " "Instantiated megafunction \"UI:u_UI\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765992534579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765992534579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765992534579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765992534579 ""}  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1765992534579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kbm " "Found entity 1: lpm_divide_kbm" {  } { { "db/lpm_divide_kbm.tdf" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/db/lpm_divide_kbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765992534615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765992534615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UI:u_UI\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"UI:u_UI\|lpm_divide:Div1\"" {  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765992534627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UI:u_UI\|lpm_divide:Div1 " "Instantiated megafunction \"UI:u_UI\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765992534628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765992534628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765992534628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765992534628 ""}  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1765992534628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nbm " "Found entity 1: lpm_divide_nbm" {  } { { "db/lpm_divide_nbm.tdf" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/db/lpm_divide_nbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765992534663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765992534663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765992534671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765992534671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/db/alt_u_div_00f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765992534685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765992534685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UI:u_UI\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"UI:u_UI\|lpm_divide:Div2\"" {  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765992534697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UI:u_UI\|lpm_divide:Div2 " "Instantiated megafunction \"UI:u_UI\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765992534697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765992534697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765992534697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765992534697 ""}  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1765992534697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1dm " "Found entity 1: lpm_divide_1dm" {  } { { "db/lpm_divide_1dm.tdf" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/db/lpm_divide_1dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765992534734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765992534734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765992534743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765992534743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/db/alt_u_div_k2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765992534762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765992534762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UI:u_UI\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"UI:u_UI\|lpm_divide:Mod4\"" {  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765992534777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UI:u_UI\|lpm_divide:Mod4 " "Instantiated megafunction \"UI:u_UI\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765992534777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765992534777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765992534777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765992534777 ""}  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1765992534777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765992534818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765992534818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765992534828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765992534828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765992534839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765992534839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UI:u_UI\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"UI:u_UI\|lpm_divide:Div3\"" {  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765992534846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UI:u_UI\|lpm_divide:Div3 " "Instantiated megafunction \"UI:u_UI\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765992534846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765992534846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765992534846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765992534846 ""}  } { { "../Rhythm/UI.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/UI.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1765992534846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5am " "Found entity 1: lpm_divide_5am" {  } { { "db/lpm_divide_5am.tdf" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/db/lpm_divide_5am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765992534886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765992534886 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1765992535662 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/output_files/RhythmGame_Top.map.smsg " "Generated suppressed messages file C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/output_files/RhythmGame_Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1765992536052 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1765992536212 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765992536212 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../Rhythm/RhythmGame_Top.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/RhythmGame_Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765992536347 "|RhythmGame_Top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../Rhythm/RhythmGame_Top.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/RhythmGame_Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765992536347 "|RhythmGame_Top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../Rhythm/RhythmGame_Top.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/RhythmGame_Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765992536347 "|RhythmGame_Top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../Rhythm/RhythmGame_Top.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/RhythmGame_Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765992536347 "|RhythmGame_Top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../Rhythm/RhythmGame_Top.v" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm/RhythmGame_Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765992536347 "|RhythmGame_Top|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1765992536347 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1893 " "Implemented 1893 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1765992536352 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1765992536352 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1809 " "Implemented 1809 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1765992536352 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1765992536352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1765992536395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 18 02:28:56 2025 " "Processing ended: Thu Dec 18 02:28:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1765992536395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1765992536395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1765992536395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1765992536395 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1765992537518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1765992537519 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 18 02:28:57 2025 " "Processing started: Thu Dec 18 02:28:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1765992537519 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1765992537519 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RhythmGame_Top -c RhythmGame_Top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RhythmGame_Top -c RhythmGame_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1765992537519 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1765992537577 ""}
{ "Info" "0" "" "Project  = RhythmGame_Top" {  } {  } 0 0 "Project  = RhythmGame_Top" 0 0 "Fitter" 0 0 1765992537578 ""}
{ "Info" "0" "" "Revision = RhythmGame_Top" {  } {  } 0 0 "Revision = RhythmGame_Top" 0 0 "Fitter" 0 0 1765992537578 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1765992537676 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RhythmGame_Top 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"RhythmGame_Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1765992537689 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765992537719 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765992537719 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1765992537862 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1765992537877 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1765992538250 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1765992542231 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1765992542239 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1765992542330 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 384 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 384 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1765992542338 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "SW\[9\]~inputCLKENA0 328 global CLKCTRL_G2 " "SW\[9\]~inputCLKENA0 with 328 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1765992542338 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1765992542338 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1765992542338 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1765992542443 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765992542452 ""}
{ "Info" "ISTA_SDC_FOUND" "RhythmGame_Top.sdc " "Reading SDC File: 'RhythmGame_Top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1765992543012 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 26 i_Clk port " "Ignored filter at RhythmGame_Top.sdc(26): i_Clk could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765992543015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock RhythmGame_Top.sdc 26 Argument <targets> is an empty collection " "Ignored create_clock at RhythmGame_Top.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"CLK\" -period 20.000ns \[get_ports \{i_Clk\}\] -waveform \{0.000 10.000\} " "create_clock -name \"CLK\" -period 20.000ns \[get_ports \{i_Clk\}\] -waveform \{0.000 10.000\}" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1765992543016 ""}  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765992543016 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1765992543016 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 37 CLK clock " "Ignored filter at RhythmGame_Top.sdc(37): CLK could not be matched with a clock" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765992543016 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay RhythmGame_Top.sdc 37 Argument -clock is not an object ID " "Ignored set_input_delay at RhythmGame_Top.sdc(37): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \"CLK\" -max 17ns \[get_ports \{KEY\[0\] KEY\[1\] KEY\[2\] KEY\[3\] SW\[0\] SW\[1\] SW\[2\] SW\[3\] SW\[4\] SW\[5\] SW\[6\] SW\[7\] SW\[8\] SW\[9\]\}\]  " "set_input_delay -clock \"CLK\" -max 17ns \[get_ports \{KEY\[0\] KEY\[1\] KEY\[2\] KEY\[3\] SW\[0\] SW\[1\] SW\[2\] SW\[3\] SW\[4\] SW\[5\] SW\[6\] SW\[7\] SW\[8\] SW\[9\]\}\] " {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1765992543017 ""}  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765992543017 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 42 HEX\[0\] port " "Ignored filter at RhythmGame_Top.sdc(42): HEX\[0\] could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765992543017 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 42 HEX\[1\] port " "Ignored filter at RhythmGame_Top.sdc(42): HEX\[1\] could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765992543017 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 42 HEX\[2\] port " "Ignored filter at RhythmGame_Top.sdc(42): HEX\[2\] could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765992543017 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 42 HEX\[3\] port " "Ignored filter at RhythmGame_Top.sdc(42): HEX\[3\] could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765992543017 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 42 HEX\[4\] port " "Ignored filter at RhythmGame_Top.sdc(42): HEX\[4\] could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765992543017 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 42 HEX\[5\] port " "Ignored filter at RhythmGame_Top.sdc(42): HEX\[5\] could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765992543017 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay RhythmGame_Top.sdc 42 Argument -clock is not an object ID " "Ignored set_output_delay at RhythmGame_Top.sdc(42): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \"CLK\" -max 15ns \[get_ports \{HEX\[0\] HEX\[1\] HEX\[2\] HEX\[3\] HEX\[4\] HEX\[5\] LEDR\[0\] LEDR\[1\] LEDR\[2\] LEDR\[3\] LEDR\[4\] LEDR\[5\] LEDR\[6\] LEDR\[7\] LEDR\[8\] LEDR\[9\] o_DM_Row\[0\] o_DM_Row\[1\] o_DM_Row\[2\] o_DM_Row\[3\] o_DM_Row\[4\] o_DM_Row\[5\] o_DM_Row\[6\] o_DM_Row\[7\] o_DM_Col\[0\] o_DM_Col\[1\] o_DM_Col\[2\] o_DM_Col\[3\] o_DM_Col\[4\] o_DM_Col\[5\] o_DM_Col\[6\] o_DM_Col\[7\]\}\]  " "set_output_delay -clock \"CLK\" -max 15ns \[get_ports \{HEX\[0\] HEX\[1\] HEX\[2\] HEX\[3\] HEX\[4\] HEX\[5\] LEDR\[0\] LEDR\[1\] LEDR\[2\] LEDR\[3\] LEDR\[4\] LEDR\[5\] LEDR\[6\] LEDR\[7\] LEDR\[8\] LEDR\[9\] o_DM_Row\[0\] o_DM_Row\[1\] o_DM_Row\[2\] o_DM_Row\[3\] o_DM_Row\[4\] o_DM_Row\[5\] o_DM_Row\[6\] o_DM_Row\[7\] o_DM_Col\[0\] o_DM_Col\[1\] o_DM_Col\[2\] o_DM_Col\[3\] o_DM_Col\[4\] o_DM_Col\[5\] o_DM_Col\[6\] o_DM_Col\[7\]\}\] " {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1765992543017 ""}  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765992543017 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1765992543018 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1765992543024 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1765992543024 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1765992543038 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765992543039 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765992543041 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1765992543042 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1765992543042 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1765992543043 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1765992543095 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1765992543096 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1765992543096 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765992543260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1765992549742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765992550320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1765992550328 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1765992552726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765992552726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1765992553806 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X22_Y23 X32_Y34 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34" {  } { { "loc" "" { Generic "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34"} 22 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1765992559778 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1765992559778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765992561369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1765992561371 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1765992561371 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.77 " "Total time spent on timing analysis during the Fitter is 0.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1765992563473 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765992563569 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1765992563569 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765992565036 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765992565098 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1765992565098 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765992566512 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765992569849 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/output_files/RhythmGame_Top.fit.smsg " "Generated suppressed messages file C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/output_files/RhythmGame_Top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1765992570412 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5689 " "Peak virtual memory: 5689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1765992570988 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 18 02:29:30 2025 " "Processing ended: Thu Dec 18 02:29:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1765992570988 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1765992570988 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1765992570988 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1765992570988 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1765992572085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1765992572086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 18 02:29:32 2025 " "Processing started: Thu Dec 18 02:29:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1765992572086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1765992572086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RhythmGame_Top -c RhythmGame_Top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RhythmGame_Top -c RhythmGame_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1765992572086 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1765992576895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1765992578620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 18 02:29:38 2025 " "Processing ended: Thu Dec 18 02:29:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1765992578620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1765992578620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1765992578620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1765992578620 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1765992579214 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1765992579764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1765992579765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 18 02:29:39 2025 " "Processing started: Thu Dec 18 02:29:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1765992579765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1765992579765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RhythmGame_Top -c RhythmGame_Top " "Command: quartus_sta RhythmGame_Top -c RhythmGame_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1765992579765 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1765992579826 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1765992580385 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1765992580419 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1765992580419 ""}
{ "Info" "ISTA_SDC_FOUND" "RhythmGame_Top.sdc " "Reading SDC File: 'RhythmGame_Top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1765992581338 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 26 i_Clk port " "Ignored filter at RhythmGame_Top.sdc(26): i_Clk could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1765992581342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock RhythmGame_Top.sdc 26 Argument <targets> is an empty collection " "Ignored create_clock at RhythmGame_Top.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"CLK\" -period 20.000ns \[get_ports \{i_Clk\}\] -waveform \{0.000 10.000\} " "create_clock -name \"CLK\" -period 20.000ns \[get_ports \{i_Clk\}\] -waveform \{0.000 10.000\}" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1765992581342 ""}  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1765992581342 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1765992581343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 37 CLK clock " "Ignored filter at RhythmGame_Top.sdc(37): CLK could not be matched with a clock" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1765992581343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay RhythmGame_Top.sdc 37 Argument -clock is not an object ID " "Ignored set_input_delay at RhythmGame_Top.sdc(37): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \"CLK\" -max 17ns \[get_ports \{KEY\[0\] KEY\[1\] KEY\[2\] KEY\[3\] SW\[0\] SW\[1\] SW\[2\] SW\[3\] SW\[4\] SW\[5\] SW\[6\] SW\[7\] SW\[8\] SW\[9\]\}\]  " "set_input_delay -clock \"CLK\" -max 17ns \[get_ports \{KEY\[0\] KEY\[1\] KEY\[2\] KEY\[3\] SW\[0\] SW\[1\] SW\[2\] SW\[3\] SW\[4\] SW\[5\] SW\[6\] SW\[7\] SW\[8\] SW\[9\]\}\] " {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1765992581343 ""}  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1765992581343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 42 HEX\[0\] port " "Ignored filter at RhythmGame_Top.sdc(42): HEX\[0\] could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1765992581343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 42 HEX\[1\] port " "Ignored filter at RhythmGame_Top.sdc(42): HEX\[1\] could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1765992581343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 42 HEX\[2\] port " "Ignored filter at RhythmGame_Top.sdc(42): HEX\[2\] could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1765992581343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 42 HEX\[3\] port " "Ignored filter at RhythmGame_Top.sdc(42): HEX\[3\] could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1765992581343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 42 HEX\[4\] port " "Ignored filter at RhythmGame_Top.sdc(42): HEX\[4\] could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1765992581343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 42 HEX\[5\] port " "Ignored filter at RhythmGame_Top.sdc(42): HEX\[5\] could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1765992581344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay RhythmGame_Top.sdc 42 Argument -clock is not an object ID " "Ignored set_output_delay at RhythmGame_Top.sdc(42): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \"CLK\" -max 15ns \[get_ports \{HEX\[0\] HEX\[1\] HEX\[2\] HEX\[3\] HEX\[4\] HEX\[5\] LEDR\[0\] LEDR\[1\] LEDR\[2\] LEDR\[3\] LEDR\[4\] LEDR\[5\] LEDR\[6\] LEDR\[7\] LEDR\[8\] LEDR\[9\] o_DM_Row\[0\] o_DM_Row\[1\] o_DM_Row\[2\] o_DM_Row\[3\] o_DM_Row\[4\] o_DM_Row\[5\] o_DM_Row\[6\] o_DM_Row\[7\] o_DM_Col\[0\] o_DM_Col\[1\] o_DM_Col\[2\] o_DM_Col\[3\] o_DM_Col\[4\] o_DM_Col\[5\] o_DM_Col\[6\] o_DM_Col\[7\]\}\]  " "set_output_delay -clock \"CLK\" -max 15ns \[get_ports \{HEX\[0\] HEX\[1\] HEX\[2\] HEX\[3\] HEX\[4\] HEX\[5\] LEDR\[0\] LEDR\[1\] LEDR\[2\] LEDR\[3\] LEDR\[4\] LEDR\[5\] LEDR\[6\] LEDR\[7\] LEDR\[8\] LEDR\[9\] o_DM_Row\[0\] o_DM_Row\[1\] o_DM_Row\[2\] o_DM_Row\[3\] o_DM_Row\[4\] o_DM_Row\[5\] o_DM_Row\[6\] o_DM_Row\[7\] o_DM_Col\[0\] o_DM_Col\[1\] o_DM_Col\[2\] o_DM_Col\[3\] o_DM_Col\[4\] o_DM_Col\[5\] o_DM_Col\[6\] o_DM_Col\[7\]\}\] " {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1765992581344 ""}  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1765992581344 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1765992581346 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1765992581347 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1765992581347 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1765992581352 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1765992581352 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1765992581361 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1765992581417 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1765992581417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.378 " "Worst-case setup slack is -6.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992581421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992581421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.378           -1545.131 CLOCK_50  " "   -6.378           -1545.131 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992581421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1765992581421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.349 " "Worst-case hold slack is 0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992581428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992581428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 CLOCK_50  " "    0.349               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992581428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1765992581428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1765992581432 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1765992581435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992581437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992581437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -211.931 CLOCK_50  " "   -0.394            -211.931 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992581437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1765992581437 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1765992581469 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1765992581501 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1765992581501 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1765992583178 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1765992583279 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1765992583290 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1765992583290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.288 " "Worst-case setup slack is -6.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992583292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992583292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.288           -1502.966 CLOCK_50  " "   -6.288           -1502.966 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992583292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1765992583292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.327 " "Worst-case hold slack is 0.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992583297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992583297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 CLOCK_50  " "    0.327               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992583297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1765992583297 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1765992583299 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1765992583302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992583304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992583304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -231.234 CLOCK_50  " "   -0.394            -231.234 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992583304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1765992583304 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1765992583334 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1765992583422 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1765992583422 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1765992584998 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1765992585086 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1765992585089 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1765992585089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.298 " "Worst-case setup slack is -3.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992585092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992585092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.298            -709.476 CLOCK_50  " "   -3.298            -709.476 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992585092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1765992585092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.176 " "Worst-case hold slack is 0.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992585097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992585097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 CLOCK_50  " "    0.176               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992585097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1765992585097 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1765992585100 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1765992585103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.093 " "Worst-case minimum pulse width slack is -0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992585105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992585105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093             -34.334 CLOCK_50  " "   -0.093             -34.334 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992585105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1765992585105 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1765992585135 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1765992585514 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1765992585517 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1765992585517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.966 " "Worst-case setup slack is -2.966" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992585529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992585529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.966            -625.670 CLOCK_50  " "   -2.966            -625.670 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992585529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1765992585529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.167 " "Worst-case hold slack is 0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992585535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992585535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 CLOCK_50  " "    0.167               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992585535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1765992585535 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1765992585538 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1765992585541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.091 " "Worst-case minimum pulse width slack is -0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992585544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992585544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091             -34.554 CLOCK_50  " "   -0.091             -34.554 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1765992585544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1765992585544 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1765992586735 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1765992586736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4972 " "Peak virtual memory: 4972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1765992586834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 18 02:29:46 2025 " "Processing ended: Thu Dec 18 02:29:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1765992586834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1765992586834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1765992586834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1765992586834 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1765992587952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1765992587952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 18 02:29:47 2025 " "Processing started: Thu Dec 18 02:29:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1765992587952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1765992587952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RhythmGame_Top -c RhythmGame_Top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RhythmGame_Top -c RhythmGame_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1765992587952 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1765992588661 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RhythmGame_Top.vo C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/simulation/modelsim/ simulation " "Generated file RhythmGame_Top.vo in folder \"C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1765992588951 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1765992589020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 18 02:29:49 2025 " "Processing ended: Thu Dec 18 02:29:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1765992589020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1765992589020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1765992589020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1765992589020 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 65 s " "Quartus II Full Compilation was successful. 0 errors, 65 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1765992589627 ""}
