//! MatMul operation - Matrix multiplication
//! Pure WGSL implementation
//!
//! **4-tier kernel router** (absorbed from neuralSpring handoff #11):
//!
//! | Condition                          | Shader                   | Tile | Notes                       |
//! |------------------------------------|--------------------------|------|-----------------------------|
//! | M < 32 or N < 32 (small)          | `matmul.wgsl` (naive)    | n/a  | Low overhead, branch-free   |
//! | CPU device (any size)              | `matmul_cpu_tiled.wgsl`  | 32   | Double-buffered, fma(), BLAS-style |
//! | GPU, M < 256 or N < 256 (medium)  | `matmul_tiled.wgsl`      | 16   | High occupancy              |
//! | GPU, M ≥ 256 and N ≥ 256 (large)  | `matmul_gpu_evolved.wgsl`| 32   | Double-buffered, 2×2 kernel |

use crate::device::pipeline_cache::{BindGroupLayoutSignature, GLOBAL_CACHE};
use crate::device::tensor_context::get_device_context;
use crate::device::DeviceCapabilities;
use crate::error::Result;
use crate::tensor::Tensor;
use wgpu::util::DeviceExt;

/// Large-matrix threshold for activating the evolved GPU shader.
/// Below this, the 16×16 tiled shader maintains higher SM occupancy.
const GPU_EVOLVED_THRESHOLD: usize = 256;

/// Smallest dimension below which the naive shader is used.
/// At these sizes, tile-fill overhead exceeds computation cost.
const SMALL_MATRIX_THRESHOLD: usize = 32;

#[repr(C)]
#[derive(Copy, Clone, Debug, bytemuck::Pod, bytemuck::Zeroable)]
struct MatMulParams {
    m: u32,
    k: u32,
    n: u32,
    _padding: u32,
}

/// Which matmul implementation to dispatch
#[derive(Debug, Clone, Copy, PartialEq)]
enum MatMulTier {
    /// Naive single-output-per-thread, no shared memory (small matrices)
    Naive,
    /// Existing 16×16 tiled with single-buffer shared memory (medium GPU)
    Tiled16,
    /// New 32×32 double-buffered, 2×2 micro-kernel, fma() (CPU / llvmpipe)
    CpuTiled32,
    /// New 32×32 double-buffered, 2×2 micro-kernel (large GPU)
    GpuEvolved32,
}

pub struct MatMul<'a> {
    lhs: &'a Tensor,
    rhs: &'a Tensor,
}

impl<'a> MatMul<'a> {
    pub fn new(lhs: &'a Tensor, rhs: &'a Tensor) -> Self {
        Self { lhs, rhs }
    }

    /// Select the appropriate matmul kernel tier based on device and matrix size.
    fn select_tier(caps: &DeviceCapabilities, m: usize, n: usize) -> MatMulTier {
        if m < SMALL_MATRIX_THRESHOLD || n < SMALL_MATRIX_THRESHOLD {
            return MatMulTier::Naive;
        }
        if caps.device_type == wgpu::DeviceType::Cpu {
            return MatMulTier::CpuTiled32;
        }
        if m >= GPU_EVOLVED_THRESHOLD && n >= GPU_EVOLVED_THRESHOLD {
            MatMulTier::GpuEvolved32
        } else {
            MatMulTier::Tiled16
        }
    }

    fn shader_for_tier(tier: MatMulTier) -> &'static str {
        match tier {
            MatMulTier::Naive => include_str!("../shaders/math/matmul.wgsl"),
            MatMulTier::Tiled16 => include_str!("../shaders/math/matmul_tiled.wgsl"),
            MatMulTier::CpuTiled32 => include_str!("../shaders/math/matmul_cpu_tiled.wgsl"),
            MatMulTier::GpuEvolved32 => include_str!("../shaders/math/matmul_gpu_evolved.wgsl"),
        }
    }

    pub fn execute(self) -> Result<Tensor> {
        let device = self.lhs.device();

        // lhs: [m, k], rhs: [k, n] → output: [m, n]
        let m = self.lhs.shape()[0];
        let k = self.lhs.shape()[1];
        let n = self.rhs.shape()[1];
        let output_size = m * n;

        let caps = DeviceCapabilities::from_device(device);
        let tier = Self::select_tier(&caps, m, n);
        log::debug!(
            "MatMul [{m}×{k}]×[{k}×{n}] → tier {:?} (device: {:?})",
            tier,
            caps.device_type
        );

        let ctx = get_device_context(device);
        // Pooled output — zero allocation in steady state.
        let output_buffer = ctx.acquire_pooled_output(output_size);

        let params_buf = device
            .device
            .create_buffer_init(&wgpu::util::BufferInitDescriptor {
                label: Some("MatMul Params"),
                contents: bytemuck::bytes_of(&MatMulParams {
                    m: m as u32,
                    k: k as u32,
                    n: n as u32,
                    _padding: 0,
                }),
                usage: wgpu::BufferUsages::UNIFORM,
            });

        // matmul() = (2 read-only, 1 read-write, 1 uniform)
        let layout_sig = BindGroupLayoutSignature::matmul();
        let adapter_info = device.adapter_info();
        let bgl = GLOBAL_CACHE.get_or_create_layout(
            device.device(),
            adapter_info,
            layout_sig,
            Some("MatMul BGL"),
        );

        let bind_group =
            std::sync::Arc::new(device.device.create_bind_group(&wgpu::BindGroupDescriptor {
                label: Some("MatMul BG"),
                layout: &bgl,
                entries: &[
                    wgpu::BindGroupEntry {
                        binding: 0,
                        resource: self.lhs.buffer().as_entire_binding(),
                    },
                    wgpu::BindGroupEntry {
                        binding: 1,
                        resource: self.rhs.buffer().as_entire_binding(),
                    },
                    wgpu::BindGroupEntry {
                        binding: 2,
                        resource: output_buffer.as_entire_binding(),
                    },
                    wgpu::BindGroupEntry {
                        binding: 3,
                        resource: params_buf.as_entire_binding(),
                    },
                ],
            }));

        let pipeline = GLOBAL_CACHE.get_or_create_pipeline(
            device.device(),
            adapter_info,
            Self::shader_for_tier(tier),
            layout_sig,
            "main",
            Some(match tier {
                MatMulTier::Naive => "MatMul Naive",
                MatMulTier::Tiled16 => "MatMul Tiled16",
                MatMulTier::CpuTiled32 => "MatMul CpuTiled32",
                MatMulTier::GpuEvolved32 => "MatMul GpuEvolved32",
            }),
        );

        // Dispatch parameters (computed before the closure so they are Copy).
        let (wg_x, wg_y) = match tier {
            MatMulTier::Naive => ((m as u32).div_ceil(16), (n as u32).div_ceil(16)),
            MatMulTier::Tiled16 => ((n as u32).div_ceil(16), (m as u32).div_ceil(16)),
            MatMulTier::CpuTiled32 | MatMulTier::GpuEvolved32 => {
                ((n as u32).div_ceil(32), (m as u32).div_ceil(32))
            }
        };

        ctx.record_operation(move |encoder| {
            let mut pass = encoder.begin_compute_pass(&wgpu::ComputePassDescriptor {
                label: Some("MatMul Pass"),
                timestamp_writes: None,
            });
            pass.set_pipeline(&pipeline);
            pass.set_bind_group(0, &bind_group, &[]);
            pass.dispatch_workgroups(wg_x, wg_y, 1);
            drop(params_buf);
        })?;

        Ok(Tensor::from_pooled_buffer(
            output_buffer,
            vec![m, n],
            device.clone(),
        ))
    }
}

impl Tensor {
    /// Matrix multiplication
    ///
    /// **Phase 3**: Now supports NPU routing!
    ///
    /// Automatically routes to best device:
    /// - NPU if sparse data or energy priority
    /// - GPU/CPU via WGSL otherwise
    ///
    /// # Example
    ///
    /// ```ignore
    /// let a = Tensor::randn(vec![128, 64]).await?;
    /// let b = Tensor::randn(vec![64, 32]).await?;
    /// let c = a.matmul(&b)?;  // Routes to best device!
    /// ```
    pub fn matmul(self, other: &Self) -> Result<Self> {
        // NPU routing: sparse tensors or energy-priority policy route to Akida.
        if self.should_use_npu_for_matmul(other) {
            log::debug!("Routing matmul to NPU (sparse or energy priority)");
            return self.matmul_npu(other);
        }

        // Existing WGSL path (GPU/CPU)
        log::debug!("Routing matmul to WGSL (GPU/CPU)");
        MatMul::new(&self, other).execute()
    }

    /// Check if NPU should be used for this matmul
    ///
    /// **Deep Debt**: Runtime analysis, no hardcoding!
    fn should_use_npu_for_matmul(&self, other: &Self) -> bool {
        use crate::ops::npu_bridge::{is_npu_available, should_use_npu};
        use crate::workload::Priority;

        // First check: Is NPU even available?
        if !is_npu_available() {
            return false;
        }

        // Extract data for sparsity analysis
        let self_data = match self.to_vec() {
            Ok(d) => d,
            Err(_) => return false, // Can't analyze, use WGSL
        };

        let other_data = match other.to_vec() {
            Ok(d) => d,
            Err(_) => return false,
        };

        // Check both matrices - if either is sparse, NPU may help
        // Use Balanced priority by default (configurable via workload hints)
        let priority = Priority::Balanced;
        should_use_npu(&self_data, priority) || should_use_npu(&other_data, priority)
    }

    /// Execute matmul on NPU
    ///
    /// **Phase 3**: Bridge to NPU operations via npu_bridge
    ///
    /// **Deep Debt**:
    /// - Uses npu_bridge for conversion (Tensor ↔ f32)
    /// - Preserves device for future operations
    /// - Graceful fallback on error
    fn matmul_npu(&self, other: &Self) -> Result<Self> {
        use crate::npu::ops::matmul::npu_matmul;
        use crate::ops::npu_bridge::{tensor_to_npu_data, with_npu_backend};

        // Extract dimensions
        let m = self.shape()[0];
        let k = self.shape()[1];
        let n = other.shape()[1];

        // Extract data via bridge
        let a_data = tensor_to_npu_data(self)?;
        let b_data = tensor_to_npu_data(other)?;

        // Execute on NPU via bridge
        let result_data = with_npu_backend(|npu| npu_matmul(&a_data, &b_data, m, k, n, npu))?;

        // Convert NPU result back to a Tensor (sync — no block_on needed).
        let device = self.device().clone();
        Tensor::from_vec_on_sync(result_data, vec![m, n], device)
    }
}

#[cfg(test)]
mod tests {
    use super::*;
    use crate::device::test_pool::get_test_device_if_gpu_available;

    fn matmul_cpu(a: &[f32], b: &[f32], m: usize, k: usize, n: usize) -> Vec<f32> {
        let mut result = vec![0.0; m * n];
        for i in 0..m {
            for j in 0..n {
                let mut sum = 0.0;
                for p in 0..k {
                    sum += a[i * k + p] * b[p * n + j];
                }
                result[i * n + j] = sum;
            }
        }
        result
    }

    #[tokio::test]
    async fn test_matmul_basic() {
        let Some(device) = get_test_device_if_gpu_available().await else {
            return;
        };
        // 2x3 * 3x2 = 2x2
        let a_data = vec![1.0, 2.0, 3.0, 4.0, 5.0, 6.0];
        let b_data = vec![1.0, 2.0, 3.0, 4.0, 5.0, 6.0];

        let a = Tensor::from_vec_on(a_data.clone(), vec![2, 3], device.clone())
            .await
            .unwrap();

        let b = Tensor::from_vec_on(b_data.clone(), vec![3, 2], device.clone())
            .await
            .unwrap();

        let result = a.matmul(&b).unwrap();
        assert_eq!(result.shape(), &[2, 2]);

        let output = result.to_vec().unwrap();
        let expected = matmul_cpu(&a_data, &b_data, 2, 3, 2);

        for (r, e) in output.iter().zip(expected.iter()) {
            assert!((r - e).abs() < 1e-5);
        }
    }

    #[tokio::test]
    async fn test_matmul_edge_cases() {
        let Some(device) = get_test_device_if_gpu_available().await else {
            return;
        };
        // Identity matrix
        let a_data = vec![1.0, 0.0, 0.0, 1.0];
        let b_data = vec![5.0, 6.0, 7.0, 8.0];

        let a = Tensor::from_vec_on(a_data.clone(), vec![2, 2], device.clone())
            .await
            .unwrap();
        let b = Tensor::from_vec_on(b_data.clone(), vec![2, 2], device.clone())
            .await
            .unwrap();

        let result = a.matmul(&b).unwrap();
        let output = result.to_vec().unwrap();
        let expected = matmul_cpu(&a_data, &b_data, 2, 2, 2);

        for (r, e) in output.iter().zip(expected.iter()) {
            assert!((r - e).abs() < 1e-5);
        }

        // Zero matrix
        let a_data = vec![0.0, 0.0, 0.0, 0.0];
        let b_data = vec![1.0, 2.0, 3.0, 4.0];

        let a = Tensor::from_vec_on(a_data.clone(), vec![2, 2], device.clone())
            .await
            .unwrap();
        let b = Tensor::from_vec_on(b_data.clone(), vec![2, 2], device.clone())
            .await
            .unwrap();

        let result = a.matmul(&b).unwrap();
        let output = result.to_vec().unwrap();

        for val in output.iter() {
            assert!(val.abs() < 1e-6);
        }
    }

    #[tokio::test]
    async fn test_matmul_boundary() {
        let Some(device) = get_test_device_if_gpu_available().await else {
            return;
        };
        // 1x1 matrices
        let a_data = vec![5.0];
        let b_data = vec![3.0];

        let a = Tensor::from_vec_on(a_data.clone(), vec![1, 1], device.clone())
            .await
            .unwrap();
        let b = Tensor::from_vec_on(b_data.clone(), vec![1, 1], device.clone())
            .await
            .unwrap();

        let result = a.matmul(&b).unwrap();
        let output = result.to_vec().unwrap();
        assert!((output[0] - 15.0).abs() < 1e-5);

        // Tall matrix: 4x2 * 2x3 = 4x3
        let a_data = vec![1.0, 2.0, 3.0, 4.0, 5.0, 6.0, 7.0, 8.0];
        let b_data = vec![1.0, 0.0, 0.0, 0.0, 1.0, 0.0];

        let a = Tensor::from_vec_on(a_data.clone(), vec![4, 2], device.clone())
            .await
            .unwrap();
        let b = Tensor::from_vec_on(b_data.clone(), vec![2, 3], device.clone())
            .await
            .unwrap();

        let result = a.matmul(&b).unwrap();
        assert_eq!(result.shape(), &[4, 3]);

        let output = result.to_vec().unwrap();
        let expected = matmul_cpu(&a_data, &b_data, 4, 2, 3);

        for (r, e) in output.iter().zip(expected.iter()) {
            assert!((r - e).abs() < 1e-5);
        }
    }

    #[tokio::test]
    async fn test_matmul_large_tensor() {
        let Some(device) = get_test_device_if_gpu_available().await else {
            return;
        };
        // 64x32 * 32x64 = 64x64
        let m = 64;
        let k = 32;
        let n = 64;

        let a_data: Vec<f32> = (0..m * k).map(|i| (i as f32) * 0.01).collect();
        let b_data: Vec<f32> = (0..k * n).map(|i| (i as f32) * 0.01).collect();

        let a = Tensor::from_vec_on(a_data.clone(), vec![m, k], device.clone())
            .await
            .unwrap();
        let b = Tensor::from_vec_on(b_data.clone(), vec![k, n], device.clone())
            .await
            .unwrap();

        let result = a.matmul(&b).unwrap();
        assert_eq!(result.shape(), &[m, n]);

        let output = result.to_vec().unwrap();
        let expected = matmul_cpu(&a_data, &b_data, m, k, n);

        for (r, e) in output.iter().zip(expected.iter()) {
            assert!((r - e).abs() < 1e-3); // Slightly relaxed for large accumulations
        }
    }

    #[tokio::test]
    async fn test_matmul_precision() {
        let Some(device) = get_test_device_if_gpu_available().await else {
            return;
        };
        // Test FP32 precision with typical values
        let a_data = vec![1.234, 2.345, 3.456, 4.567, 5.678, 6.789];
        let b_data = vec![0.111, 0.222, 0.333, 0.444, 0.555, 0.666];

        let a = Tensor::from_vec_on(a_data.clone(), vec![2, 3], device.clone())
            .await
            .unwrap();
        let b = Tensor::from_vec_on(b_data.clone(), vec![3, 2], device.clone())
            .await
            .unwrap();

        let result = a.matmul(&b).unwrap();
        let output = result.to_vec().unwrap();
        let expected = matmul_cpu(&a_data, &b_data, 2, 3, 2);

        // Verify FP32 precision
        let max_error = output
            .iter()
            .zip(expected.iter())
            .map(|(r, e)| (r - e).abs())
            .fold(0.0f32, f32::max);

        assert!(
            max_error < 1e-5,
            "Max error: {} exceeds FP32 threshold",
            max_error
        );
    }
}
