Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: CPLD.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPLD.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPLD"
Output Format                      : NGC
Target Device                      : CoolRunner2 CPLDs

---- Source Options
Top Module Name                    : CPLD
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/work/USB_FPGA/VHDL/USB_FPGA/test_cpld_II/CPLD.vhd" in Library work.
Architecture behavioral of Entity cpld is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <CPLD> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <CPLD> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <FPGA_RDWR> in unit <CPLD> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <CPLD> analyzed. Unit <CPLD> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CPLD>.
    Related source file is "C:/work/USB_FPGA/VHDL/USB_FPGA/test_cpld_II/CPLD.vhd".
    Found 1-bit register for signal <FPGA_cclk>.
    Found 1-bit register for signal <FPGA_prog_B>.
    Found 1-bit tristate buffer for signal <SDA>.
    Found 1-bit register for signal <usb_rd>.
    Found 1-bit tristate buffer for signal <N24>.
    Found 1-bit tristate buffer for signal <I2C<0>>.
    Found 8-bit register for signal <bus_reg>.
    Found 9-bit comparator greater for signal <FPGA_prog_B$cmp_gt0000> created at line 161.
    Found 9-bit comparator less for signal <FPGA_prog_B$cmp_lt0000> created at line 161.
    Found 9-bit up counter for signal <fpga_timing>.
    Found 9-bit comparator less for signal <fpga_timing$cmp_lt0000> created at line 159.
    Found 1-bit register for signal <previous>.
    Found 1-bit register for signal <previous_usb_dry>.
    Found 1-bit register for signal <SW_0_hi>.
    Found 1-bit register for signal <SW_1_hi>.
    Found 1-bit register for signal <SW_2_hi>.
    Found 8-bit tristate buffer for signal <the_bus>.
    Found 1-bit register for signal <usb_dry>.
    Found 9-bit up counter for signal <usb_timing>.
    Found 9-bit comparator less for signal <usb_timing$cmp_lt0000> created at line 186.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  11 Tristate(s).
Unit <CPLD> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 9-bit up counter                                      : 2
# Registers                                            : 10
 1-bit register                                        : 9
 8-bit register                                        : 1
# Comparators                                          : 4
 9-bit comparator greater                              : 1
 9-bit comparator less                                 : 3
# Tristates                                            : 4
 1-bit tristate buffer                                 : 3
 8-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 9-bit up counter                                      : 2
# Registers                                            : 5
 Flip-Flops                                            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <CPLD> ...
  implementation constraint: INIT=r	 : usb_timing_7
  implementation constraint: INIT=r	 : FPGA_cclk
  implementation constraint: INIT=r	 : fpga_timing_8
  implementation constraint: INIT=r	 : fpga_timing_0
  implementation constraint: INIT=r	 : fpga_timing_1
  implementation constraint: INIT=r	 : fpga_timing_2
  implementation constraint: INIT=r	 : fpga_timing_3
  implementation constraint: INIT=r	 : fpga_timing_4
  implementation constraint: INIT=r	 : fpga_timing_5
  implementation constraint: INIT=r	 : fpga_timing_6
  implementation constraint: INIT=r	 : fpga_timing_7
  implementation constraint: INIT=r	 : usb_timing_8
  implementation constraint: INIT=s	 : usb_timing_0
  implementation constraint: INIT=r	 : usb_timing_1
  implementation constraint: INIT=r	 : usb_timing_6
  implementation constraint: INIT=s	 : usb_timing_2
  implementation constraint: INIT=r	 : usb_timing_5
  implementation constraint: INIT=r	 : usb_timing_3
  implementation constraint: INIT=r	 : usb_timing_4

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CPLD.ngr
Top Level Output File Name         : CPLD
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : CoolRunner2 CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 47

Cell Usage :
# BELS                             : 196
#      AND2                        : 69
#      AND3                        : 5
#      AND6                        : 1
#      GND                         : 1
#      INV                         : 80
#      OR2                         : 23
#      VCC                         : 1
#      XOR2                        : 16
# FlipFlops/Latches                : 35
#      FD                          : 16
#      FDCE                        : 19
# IO Buffers                       : 47
#      IBUF                        : 17
#      IOBUFE                      : 11
#      OBUF                        : 19
=========================================================================


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.98 secs
 
--> 

Total memory usage is 273272 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

