$date
	Thu Jul 13 21:46:03 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fifo_tb $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var wire 8 # data_out [7:0] $end
$var wire 8 $ count [7:0] $end
$var reg 1 % clk $end
$var reg 8 & data_in [7:0] $end
$var reg 1 ' rd_en $end
$var reg 1 ( rst $end
$var reg 1 ) wr_en $end
$scope module f $end
$var wire 1 % clk $end
$var wire 8 * data_in [7:0] $end
$var wire 1 ' rd_en $end
$var wire 1 ( rst $end
$var wire 1 ) wr_en $end
$var reg 8 + count [7:0] $end
$var reg 8 , data_out [7:0] $end
$var reg 1 " empty $end
$var reg 1 ! full $end
$var reg 1 - rd_ptr $end
$var reg 1 . wr_ptr $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
0-
b0 ,
b0 +
bx *
x)
1(
x'
bx &
0%
b0 $
b0 #
1"
0!
$end
#5
1%
#7
0(
#10
0%
#12
b11001100 &
b11001100 *
1)
#15
0"
b1 $
b1 +
1.
1%
#17
0)
#20
0%
#22
1'
#25
1"
1-
b11001100 #
b11001100 ,
b0 $
b0 +
1%
#30
0%
#35
1%
#40
0%
#42
