// Seed: 2813825765
module module_0 (
    input  wor  id_0,
    output wire id_1,
    output tri  id_2,
    input  tri  id_3
);
  wire id_5, id_6;
endmodule
module module_1 (
    input wand id_0,
    output tri id_1,
    inout wor id_2,
    output wire id_3,
    output supply0 id_4,
    input supply1 id_5,
    input uwire id_6,
    output uwire id_7,
    input wor void id_8,
    input wor id_9,
    input uwire id_10,
    output uwire id_11,
    input uwire id_12,
    input supply0 id_13
);
  module_0(
      id_8, id_4, id_1, id_9
  );
  assign id_7 = 1 + id_2;
  assign id_3 = id_2;
  tri id_15, id_16, id_17;
  assign id_11 = 1;
  rtran (id_5);
  assign id_16 = 1;
  wand id_18;
  assign id_18 = 1 + 1;
endmodule
