// Copyright (C) 2026 Douglas Quigg (dstroy0) <dquigg123@gmail.com>
// SPDX-License-Identifier: AGPL-3.0-or-later
//
// On-device CCOUNT microbenchmark for EVERY cryptographic primitive the library implements itself
// (its own software / HW-accelerated crypto, not the mbedtls TLS record path). No WiFi, no server -
// it boots, pins a bench task to core 1 at high priority, times each primitive with the Xtensa cycle
// counter (ESP.getCycleCount() reads CCOUNT @ 240 MHz), and prints "CB <op> ..." lines over USB-CDC.
//
// Build/flash (JTAG-capable S3 over its USB-Serial/JTAG port):
//   pio run -e rig_s3_cryptobench -t upload --upload-port COM7
// then capture the "CB " lines (open the port with RTS/DTR de-asserted so the JTAG side is not wedged;
// pulse RTS once to reset and re-run the one-shot bench under capture).
#include <Arduino.h>
#include <Preferences.h>

// --- self-implemented crypto (no PC_ENABLE_* guard: part of src/) ---
#include "crypto/aead/aesgcm.h"
#include "crypto/aead/chachapoly.h"
#include "crypto/asymmetric/bignum.h"
#include "crypto/asymmetric/curve25519.h"
#include "crypto/asymmetric/ecdsa.h"
#include "crypto/asymmetric/ed25519.h"
#include "crypto/asymmetric/fe25519.h"
#include "crypto/cipher/aes256ctr.h"
#include "crypto/cipher/chacha20.h"
#include "crypto/hash/sha256.h"
#include "crypto/hash/sha512.h"
#include "crypto/mac/hmac_sha256.h"
#include "crypto/mac/hmac_sha512.h"
#include "crypto/mac/poly1305.h"
#include "mmgr/secure.h"
#include "network_drivers/tls/ssh_rsa.h"

// --- QUIC / DTLS 1.3 record + KDF crypto (guarded) ---
#if PC_ENABLE_HTTP3 || PC_ENABLE_DTLS
#include "crypto/aead/aes128gcm.h"
#include "crypto/kdf/hkdf.h"
#include "network_drivers/tls/tls13_kdf.h"
#endif
#if PC_ENABLE_DTLS
#include "network_drivers/presentation/security/dtls/dtls_record.h"
#endif
#if PC_ENABLE_PQC_KEX
#include "crypto/pqc/mlkem.h"
#endif

// RSA host-key fixture (PKCS#8 DER, RSA-2048) - provisioned into NVS so ssh_rsa_sign() can read it.
// Found via an -I on the fixture dir (pio: rig_s3_cryptobench build_flags; arduino-cli: build_p4_cryptobench.sh)
// so the one bench source builds unchanged from either toolchain's staging layout.
#include "ssh_test_host_key.h"

#ifdef ARDUINO
#include "mbedtls/gcm.h" // reference AES-GCM (HW AES + mbedtls table GHASH) to set the optimization target
#endif
#include "crypto/crypto_opt.h" // build the bench's inline ops at the crypto opt level under test
#include "device_bench.h"      // DBENCH_CYCLES

static uint8_t tw[4096]; // test-side working bytes for the crypto entry points
PC_CRYPTO_HOT

// CCOUNT ticks at the CPU clock, which differs per die (S3 240 MHz, P4 360 MHz), so the cycle->time
// conversion must read the live frequency - a hardcoded 240 inflates every P4 us/ns/MB/s by 1.5x. Set from
// getCpuFrequencyMhz() at the top of the bench task; the raw cycle counts are frequency-independent.
static double g_mhz = 240.0;

// One-shot op (asymmetric: KEX scalarmult, sign, verify, modexp). Warm once, then N iters, avg cycles.
#define BENCH_OP(label, N, expr)                                                                                       \
    do                                                                                                                 \
    {                                                                                                                  \
        double _cy = 0.0;                                                                                              \
        DBENCH_CYCLES(N, expr, _cy);                                                                                   \
        Serial.printf("CB %-30s cyc=%-11.0f us=%-9.2f ns=%.0f\n", label, _cy, _cy / g_mhz, _cy * 1000.0 / g_mhz);      \
        vTaskDelay(1);                                                                                                 \
    } while (0)

// Bulk op over `bytes` (ciphers, hashes, MACs, AEADs). Reports cyc/op, ns/byte, MB/s.
#define BENCH_BULK(label, N, bytes, expr)                                                                              \
    do                                                                                                                 \
    {                                                                                                                  \
        double _cy = 0.0;                                                                                              \
        DBENCH_CYCLES(N, expr, _cy);                                                                                   \
        double _nspb = (_cy * 1000.0 / g_mhz) / (double)(bytes);                                                       \
        double _mbs = (_nspb > 0.0) ? (1000.0 / _nspb) : 0.0;                                                          \
        Serial.printf("CB %-30s cyc=%-11.0f ns/B=%-8.2f MB/s=%-8.1f (%uB)\n", label, _cy, _nspb, _mbs,                 \
                      (unsigned)(bytes));                                                                              \
        vTaskDelay(1);                                                                                                 \
    } while (0)

static const uint32_t BULK = 1024; // bulk-op payload for MB/s figures

static void crypto_bench_task(void *)
{
    // RSA host key: provision the test key into NVS ONCE (putBytes wears flash - not in the loop).
    {
        Preferences p;
        p.begin("ssh_host_key", false);
        p.putBytes("priv_der", PC_SSH_TEST_HOST_KEY_DER, PC_SSH_TEST_HOST_KEY_DER_LEN);
        p.end();
    }
    bool rsa_loaded = (pc_ssh_rsa_load_pubkey() == 0);

    static uint8_t buf[2048];
    memset(buf, 0xA5, sizeof buf);
    g_mhz = (double)getCpuFrequencyMhz(); // real CPU clock for the cycle->time conversion (240 S3, 360 P4)

    // Loop the timing so a serial capture opened at any time catches a full start..DONE cycle.
    for (;;)
    {
        Serial.println("CB ==== crypto microbench start (CCOUNT, 1 KiB bulk) ====");
        Serial.printf("CB cpu_mhz=%u crypto_opt_level=%d\n", (unsigned)getCpuFrequencyMhz(), (int)PC_CRYPTO_OPT_LEVEL);

        // ================= HASHES (BULK, HW SHA on S3) =================
        {
            uint8_t d256[32], d512[64];
            BENCH_BULK("pc_sha256", 2000, BULK, pc_sha256(tw, buf, BULK, d256));
            BENCH_BULK("pc_sha512", 2000, BULK, pc_sha512(tw, buf, BULK, d512));
        }

        // ================= MACs (BULK) =================
        {
            uint8_t k32[32] = {0}, k64[64] = {0}, mac[64], pkey[32] = {0}, tag[16];
            BENCH_BULK("pc_hmac_sha256", 2000, BULK, pc_hmac_sha256(tw, k32, 32, buf, BULK, mac));
            BENCH_BULK("pc_hmac_sha512", 2000, BULK, pc_hmac_sha512(tw, k64, 64, buf, BULK, mac));
            BENCH_BULK("pc_poly1305", 2000, BULK, pc_poly1305(tag, buf, BULK, pkey));
        }

        // ================= CIPHERS / AEADs (BULK) =================
        {
            uint8_t key32[32] = {0}, ctr16[16] = {0};
            BENCH_BULK("pc_aes256ctr (HW AES)", 2000, BULK, pc_aes256ctr_crypt(key32, ctr16, buf, buf, BULK));
        }
        {
            // Keyed context: built once from the key, sealed per record - what a consumer does now that
            // the raw-key entry point is gone. The context lifecycle this avoids measured 9,221 cycles.
            uint8_t key32[32] = {0}, iv12[12] = {0}, aad[4] = {0};
            static uint8_t gout[BULK + PC_AESGCM_TAG_LEN];
            static uint8_t gws[PC_WORK_AESGCM] __attribute__((aligned(8)));
            pc_aesgcm_key *gk = pc_aesgcm_key_init(gws, key32);
            BENCH_BULK("pc_aesgcm seal (AES-256-GCM)", 300, BULK,
                       pc_aesgcm_seal(gk, iv12, aad, 4, buf, BULK, gout, gout + BULK));
            pc_aesgcm_key_wipe(gk);
        }
#ifdef ARDUINO
        { // reference: mbedtls AES-256-GCM (HW AES block + mbedtls 4-bit-table GHASH) - the toolchain ceiling
            mbedtls_gcm_context g;
            mbedtls_gcm_init(&g);
            uint8_t key32[32] = {0}, iv12[12] = {0}, aad[4] = {0}, tag[16];
            static uint8_t mout[BULK];
            mbedtls_gcm_setkey(&g, MBEDTLS_CIPHER_ID_AES, key32, 256);
            BENCH_BULK("mbedtls_gcm AES256 (ref)", 300, BULK,
                       mbedtls_gcm_crypt_and_tag(&g, MBEDTLS_GCM_ENCRYPT, BULK, iv12, 12, aad, 4, buf, mout, 16, tag));
            mbedtls_gcm_free(&g);
        }
#endif
        {
            uint8_t key32[32] = {0}, iv8[8] = {0};
            BENCH_BULK("pc_chacha20 (SW)", 1000, BULK, pc_chacha20_xor(key32, iv8, 1, buf, buf, BULK));
        }
        {
            uint8_t key64[64] = {0};
            static uint8_t src[4 + BULK], dst[4 + BULK + 16];
            src[0] = (uint8_t)(BULK >> 24);
            src[1] = (uint8_t)(BULK >> 16);
            src[2] = (uint8_t)(BULK >> 8);
            src[3] = (uint8_t)BULK;
            BENCH_BULK("pc_chachapoly enc (SW AEAD)", 1000, BULK, pc_chachapoly_encrypt(key64, 1, dst, src, BULK));
        }
#if PC_ENABLE_HTTP3 || PC_ENABLE_DTLS
        {
            // Keyed context, built once - what QUIC and DTLS do now that the key lives in their per-level
            // key material rather than being handed in raw on every record.
            uint8_t key16[16] = {0}, nonce12[12] = {0}, aad16[16] = {0};
            static uint8_t qout[BULK + PC_AES128GCM_TAG_LEN];
            static uint8_t qws[PC_WORK_AES128GCM] __attribute__((aligned(8)));
            pc_aes128gcm_key *qk = pc_aes128gcm_key_init(qws, key16);
            BENCH_BULK("quic_aes128_gcm seal (QUIC/DTLS)", 300, BULK,
                       pc_aes128gcm_seal(qk, nonce12, aad16, 16, buf, BULK, qout, qout + BULK));
            pc_aes128gcm_key_wipe(qk);
        }
#endif
#if PC_ENABLE_HTTP3 || PC_ENABLE_DTLS
        { // the OTHER per-record context: header/sequence-number protection builds a pc_aes128 each time
            uint8_t hp16[16] = {0}, blk[16] = {0}, mask[16];
            BENCH_BULK(
                "  ^ hp ctx+block per record", 300, BULK, do {
                    size_t _m = pc_secure_mark();
                    pc_aes128 *h = pc_aes128_wants();
                    pc_aes128_init(h, hp16);
                    pc_aes128_encrypt_block(h, blk, mask);
                    pc_aes128_wipe(h);
                    pc_secure_release(_m);
                } while (0));
            // The block alone, against a context already keyed - what the code does now. The difference
            // between these two is what keeping the context actually buys; the block itself is required
            // work and a single HW-AES ECB carries real per-call setup.
            static uint8_t hpws[PC_WORK_AES128] __attribute__((aligned(8)));
            pc_aes128_init(reinterpret_cast<pc_aes128 *>(hpws), hp16);
            BENCH_BULK("  ^ hp block only (keyed)", 300, BULK,
                       pc_aes128_encrypt_block(reinterpret_cast<pc_aes128 *>(hpws), blk, mask));
        }
#endif
#if PC_ENABLE_DTLS
        {
            DtlsRecordKeys keys;
            uint8_t secret[32] = {0};
            pc_dtls_record_keys_derive(&keys, DTLS_CIPHER_AES_128_GCM_SHA256, 1, secret);
            static uint8_t rec[BULK + 64];
            BENCH_BULK(
                "dtls_record protect (DTLS1.3)", 300, BULK,
                pc_dtls_ciphertext_protect(&keys, 0, PC_DTLS_CT_APPLICATION_DATA, buf, BULK, rec, sizeof rec, NULL, 0));
        }
#endif

        // ================= KDFs (one-shot, HMAC-SHA256 bound) =================
#if PC_ENABLE_HTTP3 || PC_ENABLE_DTLS
        {
            uint8_t salt[20] = {0}, ikm[32] = {0}, prk[32], okm[32], secret[32] = {0};
            pc_hkdf_extract(tw, salt, 20, ikm, 32, prk);
            BENCH_OP("quic_hkdf_extract", 2000, pc_hkdf_extract(tw, salt, 20, ikm, 32, prk));
            BENCH_OP("quic_hkdf_expand_label(16)", 2000,
                     pc_hkdf_expand_label(tw, prk, "quic key", okm, 16, PC_HKDF_LABEL_PREFIX));
            BENCH_OP("tls13_kdf_expand_label(16)", 2000,
                     pc_tls13_kdf_expand_label(&TLS13_KDF, tw, secret, "key", okm, 16));
        }
#endif

        // ================= KEX / scalar-mult (one-shot) =================
        {
            uint8_t sk[32], pk[32], peer[32] = {9}, shared[32];
            memset(sk, 0x11, 32);
            BENCH_OP("pc_x25519_base (KEX ephem)", 32, pc_x25519_base(pk, sk));
            BENCH_OP("pc_x25519 (KEX shared)", 32, pc_x25519(shared, sk, peer));
        }
#ifdef PC_FE25519_MPI_HW
        {
            fe x = {1, 0, 0, 0, 0, 0, 0, 0}, y = {2, 0, 0, 0, 0, 0, 0, 0}, z;
            pc_fe_hw_enable();
            BENCH_OP("fe_mul (256b HW MODMULT)", 4000, fe_mul(z, x, y));
            pc_fe_hw_disable();
            (void)z;
        }
#endif
        {
            pc_gf a = {1}, b = {2}, r;
            BENCH_OP("pc_gf_mul (SW field mul)", 4000, pc_gf_mul(r, a, b));
        }
        {
            pc_bignum base, exp, out;
            uint8_t base_be[256] = {0}, exp_be[256];
            base_be[255] = 2; // g = 2
            memset(exp_be, 0x5A, 256);
            exp_be[0] = 0x5A; // < p
            bn_from_bytes(&base, base_be, 256);
            bn_from_bytes(&exp, exp_be, 256);
            BENCH_OP("bn_expmod_group14 (DH-2048)", 8, bn_expmod_group14(&out, &base, &exp));
        }
#if PC_ENABLE_PQC_KEX
        {
            static uint8_t ek[1184] = {0}, m[32] = {0}, ct[1088], ss[32];
            volatile bool ok = pc_mlkem768_encaps(ek, m, ct, ss);
            Serial.printf("CB mlkem768_encaps warm ok=%d\n", (int)ok);
            BENCH_OP("mlkem768_encaps (PQC, SW)", 16, ok = pc_mlkem768_encaps(ek, m, ct, ss));
            (void)ok;
        }
#endif

        // ================= SIGNATURES (one-shot) =================
        {
            // On-device KAT: RFC 8032 sec 7.1 TEST 2. pubkey = a*B and the signature's R = r*B both go
            // through the fixed-base comb, so a byte-exact match proves the comb sign is correct on the HW.
            static const uint8_t K_SEED[32] = {0x4c, 0xcd, 0x08, 0x9b, 0x28, 0xff, 0x96, 0xda, 0x9d, 0xb6, 0xc3,
                                               0x46, 0xec, 0x11, 0x4e, 0x0f, 0x5b, 0x8a, 0x31, 0x9f, 0x35, 0xab,
                                               0xa6, 0x24, 0xda, 0x8c, 0xf6, 0xed, 0x4f, 0xb8, 0xa6, 0xfb};
            static const uint8_t K_MSG[1] = {0x72};
            static const uint8_t K_PUB[32] = {0x3d, 0x40, 0x17, 0xc3, 0xe8, 0x43, 0x89, 0x5a, 0x92, 0xb7, 0x0a,
                                              0xa7, 0x4d, 0x1b, 0x7e, 0xbc, 0x9c, 0x98, 0x2c, 0xcf, 0x2e, 0xc4,
                                              0x96, 0x8c, 0xc0, 0xcd, 0x55, 0xf1, 0x2a, 0xf4, 0x66, 0x0c};
            static const uint8_t K_SIG[64] = {
                0x92, 0xa0, 0x09, 0xa9, 0xf0, 0xd4, 0xca, 0xb8, 0x72, 0x0e, 0x82, 0x0b, 0x5f, 0x64, 0x25, 0x40,
                0xa2, 0xb2, 0x7b, 0x54, 0x16, 0x50, 0x3f, 0x8f, 0xb3, 0x76, 0x22, 0x23, 0xeb, 0xdb, 0x69, 0xda,
                0x08, 0x5a, 0xc1, 0xe4, 0x3e, 0x15, 0x99, 0x6e, 0x45, 0x8f, 0x36, 0x13, 0xd0, 0xf1, 0x1d, 0x8c,
                0x38, 0x7b, 0x2e, 0xae, 0xb4, 0x30, 0x2a, 0xee, 0xb0, 0x0d, 0x29, 0x16, 0x12, 0xbb, 0x0c, 0x00};
            uint8_t kp[32], ks[64];
            pc_ed25519_pubkey(tw, kp, K_SEED);
            pc_ed25519_sign(tw, ks, K_MSG, 1, K_SEED);
            bool pok = memcmp(kp, K_PUB, 32) == 0;
            bool sok = memcmp(ks, K_SIG, 64) == 0;
            bool vok = pc_ed25519_verify(tw, K_PUB, K_MSG, 1, K_SIG); // comb drives the S*B half of verify
            bool selfver = pc_ed25519_verify(tw, kp, K_MSG, 1, ks);   // the comb-signed sig verifies too
            Serial.printf("CB ed25519 KAT: pubkey=%d sign=%d verify=%d selfver=%d %s\n", (int)pok, (int)sok, (int)vok,
                          (int)selfver, (pok && sok && vok && selfver) ? "PASS" : "*** FAIL ***");
        }
        {
            uint8_t seed[32], pub[32], msg[32], sig[64];
            memset(seed, 0x33, 32);
            memset(msg, 0x44, 32);
            pc_ed25519_pubkey(tw, pub, seed);
            pc_ed25519_sign(tw, sig, msg, 32, seed);
            volatile bool ok = false;
            BENCH_OP("pc_ed25519_sign", 8, pc_ed25519_sign(tw, sig, msg, 32, seed));
            BENCH_OP("pc_ed25519_verify", 8, ok = pc_ed25519_verify(tw, pub, msg, 32, sig));
            (void)ok;
        }
        {
            // On-device KAT: proves the S3 HW-MODMULT P-256 path is byte-exact, not just fast.
            // RFC 6979 A.2.5 (P-256/SHA-256), message "sample", + RFC 5903 sec 8.1 ECDH shared secret.
            static const uint8_t KAT_PRIV[32] = {0xC9, 0xAF, 0xA9, 0xD8, 0x45, 0xBA, 0x75, 0x16, 0x6B, 0x5C, 0x21,
                                                 0x57, 0x67, 0xB1, 0xD6, 0x93, 0x4E, 0x50, 0xC3, 0xDB, 0x36, 0xE8,
                                                 0x9B, 0x12, 0x7B, 0x8A, 0x62, 0x2B, 0x12, 0x0F, 0x67, 0x21};
            static const uint8_t KAT_SIG[64] = {
                0xEF, 0xD4, 0x8B, 0x2A, 0xAC, 0xB6, 0xA8, 0xFD, 0x11, 0x40, 0xDD, 0x9C, 0xD4, 0x5E, 0x81, 0xD6,
                0x9D, 0x2C, 0x87, 0x7B, 0x56, 0xAA, 0xF9, 0x91, 0xC3, 0x4D, 0x0E, 0xA8, 0x4E, 0xAF, 0x37, 0x16,
                0xF7, 0xCB, 0x1C, 0x94, 0x2D, 0x65, 0x7C, 0x41, 0xD4, 0x36, 0xC7, 0xA1, 0xB6, 0xE2, 0x9F, 0x65,
                0xF3, 0xE9, 0x00, 0xDB, 0xB9, 0xAF, 0xF4, 0x06, 0x4D, 0xC4, 0xAB, 0x2F, 0x84, 0x3A, 0xCD, 0xA8};
            // RFC 5903 sec 8.1: i's private key, r's public point, and the agreed shared X.
            static const uint8_t ECDH_I_PRIV[32] = {0xC8, 0x8F, 0x01, 0xF5, 0x10, 0xD9, 0xAC, 0x3F, 0x70, 0xA2, 0x92,
                                                    0xDA, 0xA2, 0x31, 0x6D, 0xE5, 0x44, 0xE9, 0xAA, 0xB8, 0xAF, 0xE8,
                                                    0x40, 0x49, 0xC6, 0x2A, 0x9C, 0x57, 0x86, 0x2D, 0x14, 0x33};
            static const uint8_t ECDH_R_PUB[65] = {
                0x04, 0xD1, 0x2D, 0xFB, 0x52, 0x89, 0xC8, 0xD4, 0xF8, 0x12, 0x08, 0xB7, 0x02, 0x70, 0x39, 0x8C, 0x34,
                0x22, 0x96, 0x97, 0x0A, 0x0B, 0xCC, 0xB7, 0x4C, 0x73, 0x6F, 0xC7, 0x55, 0x44, 0x94, 0xBF, 0x63, 0x56,
                0xFB, 0xF3, 0xCA, 0x36, 0x6C, 0xC2, 0x3E, 0x81, 0x57, 0x85, 0x4C, 0x13, 0xC5, 0x8D, 0x6A, 0xAC, 0x23,
                0xF0, 0x46, 0xAD, 0xA3, 0x0F, 0x83, 0x53, 0xE7, 0x4F, 0x33, 0x03, 0x98, 0x72, 0xAB};
            static const uint8_t ECDH_SHARED[32] = {0xD6, 0x84, 0x0F, 0x6B, 0x42, 0xF6, 0xED, 0xAF, 0xD1, 0x31, 0x16,
                                                    0xE0, 0xE1, 0x25, 0x65, 0x20, 0x2F, 0xEF, 0x8E, 0x9E, 0xCE, 0x7D,
                                                    0xCE, 0x03, 0x81, 0x24, 0x64, 0xD0, 0x4B, 0x94, 0x42, 0xDE};
            uint8_t katsig[64], katpub[65], katshared[32];
            bool haspub = pc_ecdsa_p256_pubkey(katpub, KAT_PRIV);
            bool ks = pc_ecdsa_p256_sign(katsig, tw, (const uint8_t *)"sample", 6, KAT_PRIV);
            // The mbedtls signing path (a non-S3 die without PC_ECDSA_MPI_HW, e.g. the P4) uses a random k, so
            // it emits a VALID signature that intentionally will not match the RFC 6979 deterministic vector.
            // Gate PASS on validity (verify the sig we just made); report the deterministic byte-match separately
            // (it holds only on the RFC-6979 MODMULT path - the S3).
            bool ksok = ks && haspub && pc_ecdsa_p256_verify(katpub, tw, (const uint8_t *)"sample", 6, katsig);
            bool det = ks && memcmp(katsig, KAT_SIG, 64) == 0;
            bool kpok = haspub && pc_ecdsa_p256_verify(katpub, tw, (const uint8_t *)"sample", 6, KAT_SIG);
            bool keok =
                pc_ecdsa_p256_ecdh(katshared, ECDH_R_PUB, ECDH_I_PRIV) && memcmp(katshared, ECDH_SHARED, 32) == 0;
            Serial.printf("CB ecdsa_p256 KAT: sign_valid=%d rfc6979_exact=%d verify=%d ecdh=%d %s\n", (int)ksok,
                          (int)det, (int)kpok, (int)keok, (ksok && kpok && keok) ? "PASS" : "*** FAIL ***");
        }
        {
            uint8_t priv[32] = {0}, pub[65], msg[32] = {0}, sig[64], shared[32];
            priv[31] = 0x42;
            pc_ecdsa_p256_pubkey(pub, priv);
            pc_ecdsa_p256_sign(sig, tw, msg, 32, priv);
            volatile bool ok = false;
            BENCH_OP("pc_ecdsa_p256_sign", 8, pc_ecdsa_p256_sign(sig, tw, msg, 32, priv));
            BENCH_OP("pc_ecdsa_p256_verify", 8, ok = pc_ecdsa_p256_verify(pub, tw, msg, 32, sig));
            BENCH_OP("pc_ecdsa_p256_ecdh (KEX)", 8, pc_ecdsa_p256_ecdh(shared, pub, priv));
            (void)ok;
        }
        if (rsa_loaded)
        {
            uint8_t msg[32] = {0}, sig[256];
            int sr = ssh_rsa_sign(tw, msg, 32, PC_RSA_HASH_SHA256, sig);
            if (sr == 0)
            {
                BENCH_OP("ssh_rsa_2048_sign (SHA256)", 4, ssh_rsa_sign(tw, msg, 32, PC_RSA_HASH_SHA256, sig));
                volatile int vr = 0;
                BENCH_OP("ssh_rsa_2048_verify (SHA256)", 8,
                         vr = pc_rsa_verify(ssh_host_pubkey.n, ssh_host_pubkey.e_bytes, tw, msg, 32, sig, 256,
                                            PC_RSA_HASH_SHA256));
                (void)vr;
            }
            else
            {
                Serial.printf("CB rsa sign FAILED sr=%d\n", sr);
            }
        }

        Serial.println("CB ==== crypto microbench DONE ====");
        vTaskDelay(5000 / portTICK_PERIOD_MS);
    }
}

void setup()
{
    Serial.begin(115200);
    delay(2500); // let USB-CDC enumerate so the banner is captured
    Serial.println("\nCB boot: crypto microbench firmware");
    // Pin off the protocol/WiFi core on dual-core dies; single-core dies (C6/C3/H2/C5) only have core 0.
    const BaseType_t bench_core = (portNUM_PROCESSORS > 1) ? 1 : 0;
    xTaskCreatePinnedToCore(crypto_bench_task, "cbench", 32768, nullptr, 24, nullptr, bench_core);
}

void loop()
{
    delay(1000);
}
