library ieee;
use ieee.std_logic_1164.all;

entity pwm is
port(clk: in std_logic;
	  motor: out std_logic);
end entity;

architecture arqpwm of pwm is
signal clkl: std_logic;
signal a1: integer:=1000;

	u1: entity work.divf(arqdivf) generic map(500) port map(clk,clkl);
	u2: entity work.conteo(arqcont) port map(clkl2, a1);
	u3: entity work.senal(arqsenl) port map(clkl,clkl2,a1,led1,a2);
end architecture;