 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : riscv_core
Version: O-2018.06-SP1
Date   : Sun Mar  3 05:23:58 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p6vm40c   Library: saed14rvt_ss0p6vm40c
Wire Load Model Mode: top

  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_24_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)
                                                          0.07       0.07 f
  id_stage_i/alu_operator_ex_o[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_operator_i[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/operator_i[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/U2127/X (SAEDRVT14_INV_3)              0.06       0.13 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_AN2_MM_3)              0.05       0.17 r
  ex_stage_i/alu_i/U2126/X (SAEDRVT14_INV_3)              0.03       0.20 f
  ex_stage_i/alu_i/U2125/X (SAEDRVT14_NR2_MM_3)           0.03       0.24 r
  ex_stage_i/alu_i/U2124/X (SAEDRVT14_EN2_3)              0.06       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U34/X (SAEDRVT14_OR2_MM_4)     0.03       0.92 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.02 f
  ex_stage_i/alu_i/add_168/U39/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.14 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.23 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.31 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.37 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.45 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U37/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AOI22_3)      0.05       1.70 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_ND2_MM_4)     0.04       1.74 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       1.80 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.83 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.89 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.91 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.97 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       1.99 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.05 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.07 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.13 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.16 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.21 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.24 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.30 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.02       2.32 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.38 f
  ex_stage_i/alu_i/add_168/U36/X (SAEDRVT14_OR2_MM_4)     0.03       2.41 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_AOI22_3)      0.04       2.45 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.51 f
  ex_stage_i/alu_i/add_168/U38/X (SAEDRVT14_OR2_MM_4)     0.04       2.55 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_AOI22_3)      0.05       2.60 r
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.63 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.70 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.72 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.78 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.86 f
  ex_stage_i/alu_i/add_168/U58/X (SAEDRVT14_NR2_MM_3)     0.02       2.89 r
  ex_stage_i/alu_i/add_168/U57/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U55/X (SAEDRVT14_NR2_MM_3)     0.02       2.97 r
  ex_stage_i/alu_i/add_168/U54/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.03 f
  ex_stage_i/alu_i/add_168/U53/X (SAEDRVT14_EN3_3)        0.09       3.12 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.15 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.20 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.25 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.25 f
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_AOI222_4)           0.08       3.33 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.04       3.37 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_INV_3)               0.04       3.41 r
  ex_stage_i/alu_i/U21/X (SAEDRVT14_OAI21_V1_4)           0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[33] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U294/X (SAEDRVT14_AOI22_3)     0.06       3.53 r
  ex_stage_i/alu_i/srl_283/U125/X (SAEDRVT14_INV_3)       0.02       3.55 f
  ex_stage_i/alu_i/srl_283/U293/X (SAEDRVT14_AO221_4)     0.05       3.60 f
  ex_stage_i/alu_i/srl_283/U123/X (SAEDRVT14_INV_3)       0.03       3.63 r
  ex_stage_i/alu_i/srl_283/U290/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.68 f
  ex_stage_i/alu_i/srl_283/U289/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U287/X (SAEDRVT14_AO221_4)     0.07       3.80 f
  ex_stage_i/alu_i/srl_283/B[12] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.80 f
  ex_stage_i/alu_i/U1321/X (SAEDRVT14_INV_3)              0.02       3.82 r
  ex_stage_i/alu_i/U1318/X (SAEDRVT14_OAI222_4)           0.08       3.90 f
  ex_stage_i/alu_i/U1316/X (SAEDRVT14_INV_3)              0.02       3.92 r
  ex_stage_i/alu_i/U1314/X (SAEDRVT14_MUXI2_4)            0.05       3.97 f
  ex_stage_i/alu_i/U135/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U98/X (SAEDRVT14_AN2_MM_3)             0.03       4.05 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U143/X (SAEDRVT14_AOI22_3)             0.05       4.13 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_INV_3)               0.02       4.15 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.21 f
  ex_stage_i/alu_i/U984/X (SAEDRVT14_AN3_4)               0.03       4.25 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_INV_3)               0.03       4.28 r
  ex_stage_i/alu_i/U70/X (SAEDRVT14_MUXI2_4)              0.06       4.33 f
  ex_stage_i/alu_i/U980/X (SAEDRVT14_OR3_4)               0.03       4.37 f
  ex_stage_i/alu_i/U979/X (SAEDRVT14_OR3_4)               0.04       4.41 f
  ex_stage_i/alu_i/U166/X (SAEDRVT14_OR2_MM_4)            0.03       4.44 f
  ex_stage_i/alu_i/result_o[0] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.44 f
  ex_stage_i/U21/X (SAEDRVT14_AOI222_4)                   0.08       4.52 r
  ex_stage_i/U102/X (SAEDRVT14_INV_3)                     0.02       4.54 f
  ex_stage_i/regfile_alu_wdata_fw_o[0] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/regfile_alu_wdata_fw_i[0] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/U2027/X (SAEDRVT14_INV_3)                    0.02       4.56 r
  id_stage_i/U1494/X (SAEDRVT14_OAI222_4)                 0.08       4.64 f
  id_stage_i/U1900/X (SAEDRVT14_AOI22_3)                  0.05       4.69 r
  id_stage_i/U1905/X (SAEDRVT14_ND2_CDC_4)                0.04       4.74 f
  id_stage_i/U1067/X (SAEDRVT14_AOI222_4)                 0.07       4.81 r
  id_stage_i/U456/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.87 f
  id_stage_i/mult_dot_op_b_ex_o_reg_24_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.87 f
  data arrival time                                                  4.87

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_24_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_24_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)
                                                          0.07       0.07 f
  id_stage_i/alu_operator_ex_o[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_operator_i[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/operator_i[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/U2127/X (SAEDRVT14_INV_3)              0.06       0.13 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_AN2_MM_3)              0.05       0.17 r
  ex_stage_i/alu_i/U2126/X (SAEDRVT14_INV_3)              0.03       0.20 f
  ex_stage_i/alu_i/U2125/X (SAEDRVT14_NR2_MM_3)           0.03       0.24 r
  ex_stage_i/alu_i/U2124/X (SAEDRVT14_EN2_3)              0.06       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U34/X (SAEDRVT14_OR2_MM_4)     0.03       0.92 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.02 f
  ex_stage_i/alu_i/add_168/U39/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.14 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.23 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.31 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.37 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.45 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U37/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AOI22_3)      0.05       1.70 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_ND2_MM_4)     0.04       1.74 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       1.80 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.83 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.89 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.91 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.97 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       1.99 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.05 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.07 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.13 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.16 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.21 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.24 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.30 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.02       2.32 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.38 f
  ex_stage_i/alu_i/add_168/U36/X (SAEDRVT14_OR2_MM_4)     0.03       2.41 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_AOI22_3)      0.04       2.45 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.51 f
  ex_stage_i/alu_i/add_168/U38/X (SAEDRVT14_OR2_MM_4)     0.04       2.55 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_AOI22_3)      0.05       2.60 r
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.63 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.70 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.72 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.78 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.86 f
  ex_stage_i/alu_i/add_168/U58/X (SAEDRVT14_NR2_MM_3)     0.02       2.89 r
  ex_stage_i/alu_i/add_168/U57/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U55/X (SAEDRVT14_NR2_MM_3)     0.02       2.97 r
  ex_stage_i/alu_i/add_168/U54/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.03 f
  ex_stage_i/alu_i/add_168/U53/X (SAEDRVT14_EN3_3)        0.09       3.12 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.15 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.20 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.25 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.25 f
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_AOI222_4)           0.08       3.33 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.04       3.37 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_INV_3)               0.04       3.41 r
  ex_stage_i/alu_i/U21/X (SAEDRVT14_OAI21_V1_4)           0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[33] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U294/X (SAEDRVT14_AOI22_3)     0.06       3.53 r
  ex_stage_i/alu_i/srl_283/U125/X (SAEDRVT14_INV_3)       0.02       3.55 f
  ex_stage_i/alu_i/srl_283/U293/X (SAEDRVT14_AO221_4)     0.05       3.60 f
  ex_stage_i/alu_i/srl_283/U123/X (SAEDRVT14_INV_3)       0.03       3.63 r
  ex_stage_i/alu_i/srl_283/U290/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.68 f
  ex_stage_i/alu_i/srl_283/U289/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U287/X (SAEDRVT14_AO221_4)     0.07       3.80 f
  ex_stage_i/alu_i/srl_283/B[12] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.80 f
  ex_stage_i/alu_i/U1321/X (SAEDRVT14_INV_3)              0.02       3.82 r
  ex_stage_i/alu_i/U1318/X (SAEDRVT14_OAI222_4)           0.08       3.90 f
  ex_stage_i/alu_i/U1316/X (SAEDRVT14_INV_3)              0.02       3.92 r
  ex_stage_i/alu_i/U1314/X (SAEDRVT14_MUXI2_4)            0.05       3.97 f
  ex_stage_i/alu_i/U135/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U98/X (SAEDRVT14_AN2_MM_3)             0.03       4.05 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U143/X (SAEDRVT14_AOI22_3)             0.05       4.13 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_INV_3)               0.02       4.15 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.21 f
  ex_stage_i/alu_i/U984/X (SAEDRVT14_AN3_4)               0.03       4.25 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_INV_3)               0.03       4.28 r
  ex_stage_i/alu_i/U70/X (SAEDRVT14_MUXI2_4)              0.06       4.33 f
  ex_stage_i/alu_i/U980/X (SAEDRVT14_OR3_4)               0.03       4.37 f
  ex_stage_i/alu_i/U979/X (SAEDRVT14_OR3_4)               0.04       4.41 f
  ex_stage_i/alu_i/U166/X (SAEDRVT14_OR2_MM_4)            0.03       4.44 f
  ex_stage_i/alu_i/result_o[0] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.44 f
  ex_stage_i/U21/X (SAEDRVT14_AOI222_4)                   0.08       4.52 r
  ex_stage_i/U102/X (SAEDRVT14_INV_3)                     0.02       4.54 f
  ex_stage_i/regfile_alu_wdata_fw_o[0] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/regfile_alu_wdata_fw_i[0] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/U2027/X (SAEDRVT14_INV_3)                    0.02       4.56 r
  id_stage_i/U1494/X (SAEDRVT14_OAI222_4)                 0.08       4.64 f
  id_stage_i/U1900/X (SAEDRVT14_AOI22_3)                  0.05       4.69 r
  id_stage_i/U1905/X (SAEDRVT14_ND2_CDC_4)                0.04       4.74 f
  id_stage_i/U1067/X (SAEDRVT14_AOI222_4)                 0.07       4.81 r
  id_stage_i/U266/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.87 f
  id_stage_i/mult_operand_b_ex_o_reg_24_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.87 f
  data arrival time                                                  4.87

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_24_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_24_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)
                                                          0.07       0.07 f
  id_stage_i/alu_operator_ex_o[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_operator_i[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/operator_i[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/U2127/X (SAEDRVT14_INV_3)              0.06       0.13 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_AN2_MM_3)              0.05       0.17 r
  ex_stage_i/alu_i/U2126/X (SAEDRVT14_INV_3)              0.03       0.20 f
  ex_stage_i/alu_i/U2125/X (SAEDRVT14_NR2_MM_3)           0.03       0.24 r
  ex_stage_i/alu_i/U2124/X (SAEDRVT14_EN2_3)              0.06       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U34/X (SAEDRVT14_OR2_MM_4)     0.03       0.92 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.02 f
  ex_stage_i/alu_i/add_168/U39/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.14 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.23 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.31 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.37 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.45 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U37/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AOI22_3)      0.05       1.70 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_ND2_MM_4)     0.04       1.74 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       1.80 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.83 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.89 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.91 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.97 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       1.99 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.05 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.07 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.13 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.16 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.21 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.24 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.30 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.02       2.32 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.38 f
  ex_stage_i/alu_i/add_168/U36/X (SAEDRVT14_OR2_MM_4)     0.03       2.41 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_AOI22_3)      0.04       2.45 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.51 f
  ex_stage_i/alu_i/add_168/U38/X (SAEDRVT14_OR2_MM_4)     0.04       2.55 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_AOI22_3)      0.05       2.60 r
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.63 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.70 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.72 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.78 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.86 f
  ex_stage_i/alu_i/add_168/U58/X (SAEDRVT14_NR2_MM_3)     0.02       2.89 r
  ex_stage_i/alu_i/add_168/U57/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U55/X (SAEDRVT14_NR2_MM_3)     0.02       2.97 r
  ex_stage_i/alu_i/add_168/U54/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.03 f
  ex_stage_i/alu_i/add_168/U53/X (SAEDRVT14_EN3_3)        0.09       3.12 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.15 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.20 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.25 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.25 f
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_AOI222_4)           0.08       3.33 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.04       3.37 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_INV_3)               0.04       3.41 r
  ex_stage_i/alu_i/U21/X (SAEDRVT14_OAI21_V1_4)           0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[33] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U294/X (SAEDRVT14_AOI22_3)     0.06       3.53 r
  ex_stage_i/alu_i/srl_283/U125/X (SAEDRVT14_INV_3)       0.02       3.55 f
  ex_stage_i/alu_i/srl_283/U293/X (SAEDRVT14_AO221_4)     0.05       3.60 f
  ex_stage_i/alu_i/srl_283/U123/X (SAEDRVT14_INV_3)       0.03       3.63 r
  ex_stage_i/alu_i/srl_283/U290/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.68 f
  ex_stage_i/alu_i/srl_283/U289/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U287/X (SAEDRVT14_AO221_4)     0.07       3.80 f
  ex_stage_i/alu_i/srl_283/B[12] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.80 f
  ex_stage_i/alu_i/U1321/X (SAEDRVT14_INV_3)              0.02       3.82 r
  ex_stage_i/alu_i/U1318/X (SAEDRVT14_OAI222_4)           0.08       3.90 f
  ex_stage_i/alu_i/U1316/X (SAEDRVT14_INV_3)              0.02       3.92 r
  ex_stage_i/alu_i/U1314/X (SAEDRVT14_MUXI2_4)            0.05       3.97 f
  ex_stage_i/alu_i/U135/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U98/X (SAEDRVT14_AN2_MM_3)             0.03       4.05 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U143/X (SAEDRVT14_AOI22_3)             0.05       4.13 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_INV_3)               0.02       4.15 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.21 f
  ex_stage_i/alu_i/U984/X (SAEDRVT14_AN3_4)               0.03       4.25 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_INV_3)               0.03       4.28 r
  ex_stage_i/alu_i/U70/X (SAEDRVT14_MUXI2_4)              0.06       4.33 f
  ex_stage_i/alu_i/U980/X (SAEDRVT14_OR3_4)               0.03       4.37 f
  ex_stage_i/alu_i/U979/X (SAEDRVT14_OR3_4)               0.04       4.41 f
  ex_stage_i/alu_i/U166/X (SAEDRVT14_OR2_MM_4)            0.03       4.44 f
  ex_stage_i/alu_i/result_o[0] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.44 f
  ex_stage_i/U21/X (SAEDRVT14_AOI222_4)                   0.08       4.52 r
  ex_stage_i/U102/X (SAEDRVT14_INV_3)                     0.02       4.54 f
  ex_stage_i/regfile_alu_wdata_fw_o[0] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/regfile_alu_wdata_fw_i[0] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/U2027/X (SAEDRVT14_INV_3)                    0.02       4.56 r
  id_stage_i/U1494/X (SAEDRVT14_OAI222_4)                 0.08       4.64 f
  id_stage_i/U1900/X (SAEDRVT14_AOI22_3)                  0.05       4.69 r
  id_stage_i/U1905/X (SAEDRVT14_ND2_CDC_4)                0.04       4.74 f
  id_stage_i/U1067/X (SAEDRVT14_AOI222_4)                 0.07       4.81 r
  id_stage_i/U1066/X (SAEDRVT14_AO2BB2_V1_4)              0.06       4.87 f
  id_stage_i/alu_operand_b_ex_o_reg_24_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.87 f
  data arrival time                                                  4.87

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_24_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_25_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)
                                                          0.07       0.07 f
  id_stage_i/alu_operator_ex_o[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_operator_i[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/operator_i[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/U2127/X (SAEDRVT14_INV_3)              0.06       0.13 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_AN2_MM_3)              0.05       0.17 r
  ex_stage_i/alu_i/U2126/X (SAEDRVT14_INV_3)              0.03       0.20 f
  ex_stage_i/alu_i/U2125/X (SAEDRVT14_NR2_MM_3)           0.03       0.24 r
  ex_stage_i/alu_i/U2124/X (SAEDRVT14_EN2_3)              0.06       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U34/X (SAEDRVT14_OR2_MM_4)     0.03       0.92 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.02 f
  ex_stage_i/alu_i/add_168/U39/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.14 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.23 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.31 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.37 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.45 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U37/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AOI22_3)      0.05       1.70 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_ND2_MM_4)     0.04       1.74 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       1.80 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.83 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.89 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.91 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.97 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       1.99 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.05 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.07 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.13 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.16 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.21 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.24 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.30 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.02       2.32 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.38 f
  ex_stage_i/alu_i/add_168/U36/X (SAEDRVT14_OR2_MM_4)     0.03       2.41 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_AOI22_3)      0.04       2.45 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.51 f
  ex_stage_i/alu_i/add_168/U38/X (SAEDRVT14_OR2_MM_4)     0.04       2.55 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_AOI22_3)      0.05       2.60 r
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.63 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.70 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.72 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.78 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.86 f
  ex_stage_i/alu_i/add_168/U58/X (SAEDRVT14_NR2_MM_3)     0.02       2.89 r
  ex_stage_i/alu_i/add_168/U57/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U55/X (SAEDRVT14_NR2_MM_3)     0.02       2.97 r
  ex_stage_i/alu_i/add_168/U54/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.03 f
  ex_stage_i/alu_i/add_168/U53/X (SAEDRVT14_EN3_3)        0.09       3.12 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.15 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.20 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.25 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.25 f
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_AOI222_4)           0.08       3.33 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.04       3.37 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_INV_3)               0.04       3.41 r
  ex_stage_i/alu_i/U21/X (SAEDRVT14_OAI21_V1_4)           0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[33] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U294/X (SAEDRVT14_AOI22_3)     0.06       3.53 r
  ex_stage_i/alu_i/srl_283/U125/X (SAEDRVT14_INV_3)       0.02       3.55 f
  ex_stage_i/alu_i/srl_283/U293/X (SAEDRVT14_AO221_4)     0.05       3.60 f
  ex_stage_i/alu_i/srl_283/U123/X (SAEDRVT14_INV_3)       0.03       3.63 r
  ex_stage_i/alu_i/srl_283/U290/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.68 f
  ex_stage_i/alu_i/srl_283/U289/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U287/X (SAEDRVT14_AO221_4)     0.07       3.80 f
  ex_stage_i/alu_i/srl_283/B[12] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.80 f
  ex_stage_i/alu_i/U1321/X (SAEDRVT14_INV_3)              0.02       3.82 r
  ex_stage_i/alu_i/U1318/X (SAEDRVT14_OAI222_4)           0.08       3.90 f
  ex_stage_i/alu_i/U1316/X (SAEDRVT14_INV_3)              0.02       3.92 r
  ex_stage_i/alu_i/U1314/X (SAEDRVT14_MUXI2_4)            0.05       3.97 f
  ex_stage_i/alu_i/U135/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U98/X (SAEDRVT14_AN2_MM_3)             0.03       4.05 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U143/X (SAEDRVT14_AOI22_3)             0.05       4.13 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_INV_3)               0.02       4.15 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.21 f
  ex_stage_i/alu_i/U984/X (SAEDRVT14_AN3_4)               0.03       4.25 f
  ex_stage_i/alu_i/U983/X (SAEDRVT14_INV_3)               0.03       4.28 r
  ex_stage_i/alu_i/U72/X (SAEDRVT14_MUXI2_4)              0.06       4.33 f
  ex_stage_i/alu_i/U158/X (SAEDRVT14_OR3_4)               0.03       4.37 f
  ex_stage_i/alu_i/U157/X (SAEDRVT14_OR2_MM_4)            0.03       4.40 f
  ex_stage_i/alu_i/U622/X (SAEDRVT14_OR3_4)               0.04       4.44 f
  ex_stage_i/alu_i/result_o[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.44 f
  ex_stage_i/U23/X (SAEDRVT14_AOI222_4)                   0.08       4.52 r
  ex_stage_i/U99/X (SAEDRVT14_INV_3)                      0.02       4.54 f
  ex_stage_i/regfile_alu_wdata_fw_o[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/regfile_alu_wdata_fw_i[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/U2024/X (SAEDRVT14_INV_3)                    0.02       4.56 r
  id_stage_i/U1347/X (SAEDRVT14_OAI222_4)                 0.08       4.64 f
  id_stage_i/U1906/X (SAEDRVT14_AOI22_3)                  0.05       4.69 r
  id_stage_i/U1908/X (SAEDRVT14_ND2_CDC_4)                0.04       4.74 f
  id_stage_i/U1065/X (SAEDRVT14_AOI222_4)                 0.07       4.81 r
  id_stage_i/U265/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.87 f
  id_stage_i/mult_operand_b_ex_o_reg_25_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.87 f
  data arrival time                                                  4.87

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_25_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_25_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)
                                                          0.07       0.07 f
  id_stage_i/alu_operator_ex_o[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_operator_i[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/operator_i[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/U2127/X (SAEDRVT14_INV_3)              0.06       0.13 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_AN2_MM_3)              0.05       0.17 r
  ex_stage_i/alu_i/U2126/X (SAEDRVT14_INV_3)              0.03       0.20 f
  ex_stage_i/alu_i/U2125/X (SAEDRVT14_NR2_MM_3)           0.03       0.24 r
  ex_stage_i/alu_i/U2124/X (SAEDRVT14_EN2_3)              0.06       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U34/X (SAEDRVT14_OR2_MM_4)     0.03       0.92 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.02 f
  ex_stage_i/alu_i/add_168/U39/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.14 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.23 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.31 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.37 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.45 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U37/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AOI22_3)      0.05       1.70 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_ND2_MM_4)     0.04       1.74 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       1.80 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.83 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.89 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.91 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.97 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       1.99 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.05 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.07 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.13 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.16 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.21 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.24 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.30 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.02       2.32 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.38 f
  ex_stage_i/alu_i/add_168/U36/X (SAEDRVT14_OR2_MM_4)     0.03       2.41 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_AOI22_3)      0.04       2.45 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.51 f
  ex_stage_i/alu_i/add_168/U38/X (SAEDRVT14_OR2_MM_4)     0.04       2.55 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_AOI22_3)      0.05       2.60 r
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.63 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.70 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.72 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.78 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.86 f
  ex_stage_i/alu_i/add_168/U58/X (SAEDRVT14_NR2_MM_3)     0.02       2.89 r
  ex_stage_i/alu_i/add_168/U57/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U55/X (SAEDRVT14_NR2_MM_3)     0.02       2.97 r
  ex_stage_i/alu_i/add_168/U54/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.03 f
  ex_stage_i/alu_i/add_168/U53/X (SAEDRVT14_EN3_3)        0.09       3.12 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.15 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.20 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.25 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.25 f
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_AOI222_4)           0.08       3.33 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.04       3.37 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_INV_3)               0.04       3.41 r
  ex_stage_i/alu_i/U21/X (SAEDRVT14_OAI21_V1_4)           0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[33] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U294/X (SAEDRVT14_AOI22_3)     0.06       3.53 r
  ex_stage_i/alu_i/srl_283/U125/X (SAEDRVT14_INV_3)       0.02       3.55 f
  ex_stage_i/alu_i/srl_283/U293/X (SAEDRVT14_AO221_4)     0.05       3.60 f
  ex_stage_i/alu_i/srl_283/U123/X (SAEDRVT14_INV_3)       0.03       3.63 r
  ex_stage_i/alu_i/srl_283/U290/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.68 f
  ex_stage_i/alu_i/srl_283/U289/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U287/X (SAEDRVT14_AO221_4)     0.07       3.80 f
  ex_stage_i/alu_i/srl_283/B[12] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.80 f
  ex_stage_i/alu_i/U1321/X (SAEDRVT14_INV_3)              0.02       3.82 r
  ex_stage_i/alu_i/U1318/X (SAEDRVT14_OAI222_4)           0.08       3.90 f
  ex_stage_i/alu_i/U1316/X (SAEDRVT14_INV_3)              0.02       3.92 r
  ex_stage_i/alu_i/U1314/X (SAEDRVT14_MUXI2_4)            0.05       3.97 f
  ex_stage_i/alu_i/U135/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U98/X (SAEDRVT14_AN2_MM_3)             0.03       4.05 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U143/X (SAEDRVT14_AOI22_3)             0.05       4.13 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_INV_3)               0.02       4.15 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.21 f
  ex_stage_i/alu_i/U984/X (SAEDRVT14_AN3_4)               0.03       4.25 f
  ex_stage_i/alu_i/U983/X (SAEDRVT14_INV_3)               0.03       4.28 r
  ex_stage_i/alu_i/U72/X (SAEDRVT14_MUXI2_4)              0.06       4.33 f
  ex_stage_i/alu_i/U158/X (SAEDRVT14_OR3_4)               0.03       4.37 f
  ex_stage_i/alu_i/U157/X (SAEDRVT14_OR2_MM_4)            0.03       4.40 f
  ex_stage_i/alu_i/U622/X (SAEDRVT14_OR3_4)               0.04       4.44 f
  ex_stage_i/alu_i/result_o[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.44 f
  ex_stage_i/U23/X (SAEDRVT14_AOI222_4)                   0.08       4.52 r
  ex_stage_i/U99/X (SAEDRVT14_INV_3)                      0.02       4.54 f
  ex_stage_i/regfile_alu_wdata_fw_o[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/regfile_alu_wdata_fw_i[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/U2024/X (SAEDRVT14_INV_3)                    0.02       4.56 r
  id_stage_i/U1347/X (SAEDRVT14_OAI222_4)                 0.08       4.64 f
  id_stage_i/U1906/X (SAEDRVT14_AOI22_3)                  0.05       4.69 r
  id_stage_i/U1908/X (SAEDRVT14_ND2_CDC_4)                0.04       4.74 f
  id_stage_i/U1065/X (SAEDRVT14_AOI222_4)                 0.07       4.81 r
  id_stage_i/U455/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.87 f
  id_stage_i/mult_dot_op_b_ex_o_reg_25_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.87 f
  data arrival time                                                  4.87

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_25_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_25_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)
                                                          0.07       0.07 f
  id_stage_i/alu_operator_ex_o[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_operator_i[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/operator_i[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/U2127/X (SAEDRVT14_INV_3)              0.06       0.13 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_AN2_MM_3)              0.05       0.17 r
  ex_stage_i/alu_i/U2126/X (SAEDRVT14_INV_3)              0.03       0.20 f
  ex_stage_i/alu_i/U2125/X (SAEDRVT14_NR2_MM_3)           0.03       0.24 r
  ex_stage_i/alu_i/U2124/X (SAEDRVT14_EN2_3)              0.06       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U34/X (SAEDRVT14_OR2_MM_4)     0.03       0.92 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.02 f
  ex_stage_i/alu_i/add_168/U39/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.14 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.23 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.31 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.37 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.45 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U37/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AOI22_3)      0.05       1.70 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_ND2_MM_4)     0.04       1.74 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       1.80 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.83 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.89 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.91 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.97 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       1.99 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.05 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.07 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.13 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.16 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.21 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.24 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.30 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.02       2.32 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.38 f
  ex_stage_i/alu_i/add_168/U36/X (SAEDRVT14_OR2_MM_4)     0.03       2.41 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_AOI22_3)      0.04       2.45 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.51 f
  ex_stage_i/alu_i/add_168/U38/X (SAEDRVT14_OR2_MM_4)     0.04       2.55 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_AOI22_3)      0.05       2.60 r
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.63 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.70 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.72 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.78 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.86 f
  ex_stage_i/alu_i/add_168/U58/X (SAEDRVT14_NR2_MM_3)     0.02       2.89 r
  ex_stage_i/alu_i/add_168/U57/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U55/X (SAEDRVT14_NR2_MM_3)     0.02       2.97 r
  ex_stage_i/alu_i/add_168/U54/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.03 f
  ex_stage_i/alu_i/add_168/U53/X (SAEDRVT14_EN3_3)        0.09       3.12 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.15 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.20 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.25 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.25 f
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_AOI222_4)           0.08       3.33 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.04       3.37 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_INV_3)               0.04       3.41 r
  ex_stage_i/alu_i/U21/X (SAEDRVT14_OAI21_V1_4)           0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[33] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U294/X (SAEDRVT14_AOI22_3)     0.06       3.53 r
  ex_stage_i/alu_i/srl_283/U125/X (SAEDRVT14_INV_3)       0.02       3.55 f
  ex_stage_i/alu_i/srl_283/U293/X (SAEDRVT14_AO221_4)     0.05       3.60 f
  ex_stage_i/alu_i/srl_283/U123/X (SAEDRVT14_INV_3)       0.03       3.63 r
  ex_stage_i/alu_i/srl_283/U290/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.68 f
  ex_stage_i/alu_i/srl_283/U289/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U287/X (SAEDRVT14_AO221_4)     0.07       3.80 f
  ex_stage_i/alu_i/srl_283/B[12] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.80 f
  ex_stage_i/alu_i/U1321/X (SAEDRVT14_INV_3)              0.02       3.82 r
  ex_stage_i/alu_i/U1318/X (SAEDRVT14_OAI222_4)           0.08       3.90 f
  ex_stage_i/alu_i/U1316/X (SAEDRVT14_INV_3)              0.02       3.92 r
  ex_stage_i/alu_i/U1314/X (SAEDRVT14_MUXI2_4)            0.05       3.97 f
  ex_stage_i/alu_i/U135/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U98/X (SAEDRVT14_AN2_MM_3)             0.03       4.05 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U143/X (SAEDRVT14_AOI22_3)             0.05       4.13 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_INV_3)               0.02       4.15 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.21 f
  ex_stage_i/alu_i/U984/X (SAEDRVT14_AN3_4)               0.03       4.25 f
  ex_stage_i/alu_i/U983/X (SAEDRVT14_INV_3)               0.03       4.28 r
  ex_stage_i/alu_i/U72/X (SAEDRVT14_MUXI2_4)              0.06       4.33 f
  ex_stage_i/alu_i/U158/X (SAEDRVT14_OR3_4)               0.03       4.37 f
  ex_stage_i/alu_i/U157/X (SAEDRVT14_OR2_MM_4)            0.03       4.40 f
  ex_stage_i/alu_i/U622/X (SAEDRVT14_OR3_4)               0.04       4.44 f
  ex_stage_i/alu_i/result_o[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.44 f
  ex_stage_i/U23/X (SAEDRVT14_AOI222_4)                   0.08       4.52 r
  ex_stage_i/U99/X (SAEDRVT14_INV_3)                      0.02       4.54 f
  ex_stage_i/regfile_alu_wdata_fw_o[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/regfile_alu_wdata_fw_i[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.54 f
  id_stage_i/U2024/X (SAEDRVT14_INV_3)                    0.02       4.56 r
  id_stage_i/U1347/X (SAEDRVT14_OAI222_4)                 0.08       4.64 f
  id_stage_i/U1906/X (SAEDRVT14_AOI22_3)                  0.05       4.69 r
  id_stage_i/U1908/X (SAEDRVT14_ND2_CDC_4)                0.04       4.74 f
  id_stage_i/U1065/X (SAEDRVT14_AOI222_4)                 0.07       4.81 r
  id_stage_i/U1064/X (SAEDRVT14_AO2BB2_V1_4)              0.06       4.87 f
  id_stage_i/alu_operand_b_ex_o_reg_25_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.87 f
  data arrival time                                                  4.87

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_25_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_27_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)
                                                          0.07       0.07 f
  id_stage_i/alu_operator_ex_o[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_operator_i[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/operator_i[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/U2127/X (SAEDRVT14_INV_3)              0.06       0.13 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_AN2_MM_3)              0.05       0.17 r
  ex_stage_i/alu_i/U2126/X (SAEDRVT14_INV_3)              0.03       0.20 f
  ex_stage_i/alu_i/U2125/X (SAEDRVT14_NR2_MM_3)           0.03       0.24 r
  ex_stage_i/alu_i/U2124/X (SAEDRVT14_EN2_3)              0.06       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U34/X (SAEDRVT14_OR2_MM_4)     0.03       0.92 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.02 f
  ex_stage_i/alu_i/add_168/U39/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.14 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.23 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.31 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.37 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.45 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U37/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AOI22_3)      0.05       1.70 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_ND2_MM_4)     0.04       1.74 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       1.80 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.83 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.89 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.91 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.97 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       1.99 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.05 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.07 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.13 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.16 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.21 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.24 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.30 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.02       2.32 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.38 f
  ex_stage_i/alu_i/add_168/U36/X (SAEDRVT14_OR2_MM_4)     0.03       2.41 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_AOI22_3)      0.04       2.45 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.51 f
  ex_stage_i/alu_i/add_168/U38/X (SAEDRVT14_OR2_MM_4)     0.04       2.55 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_AOI22_3)      0.05       2.60 r
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.63 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.70 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.72 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.78 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.86 f
  ex_stage_i/alu_i/add_168/U58/X (SAEDRVT14_NR2_MM_3)     0.02       2.89 r
  ex_stage_i/alu_i/add_168/U57/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U55/X (SAEDRVT14_NR2_MM_3)     0.02       2.97 r
  ex_stage_i/alu_i/add_168/U54/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.03 f
  ex_stage_i/alu_i/add_168/U53/X (SAEDRVT14_EN3_3)        0.09       3.12 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.15 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.20 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.25 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.25 f
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_AOI222_4)           0.08       3.33 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.04       3.37 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_INV_3)               0.04       3.41 r
  ex_stage_i/alu_i/U21/X (SAEDRVT14_OAI21_V1_4)           0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[33] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U294/X (SAEDRVT14_AOI22_3)     0.06       3.53 r
  ex_stage_i/alu_i/srl_283/U125/X (SAEDRVT14_INV_3)       0.02       3.55 f
  ex_stage_i/alu_i/srl_283/U293/X (SAEDRVT14_AO221_4)     0.05       3.60 f
  ex_stage_i/alu_i/srl_283/U123/X (SAEDRVT14_INV_3)       0.03       3.63 r
  ex_stage_i/alu_i/srl_283/U290/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.68 f
  ex_stage_i/alu_i/srl_283/U289/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U287/X (SAEDRVT14_AO221_4)     0.07       3.80 f
  ex_stage_i/alu_i/srl_283/B[12] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.80 f
  ex_stage_i/alu_i/U1321/X (SAEDRVT14_INV_3)              0.02       3.82 r
  ex_stage_i/alu_i/U1318/X (SAEDRVT14_OAI222_4)           0.08       3.90 f
  ex_stage_i/alu_i/U1316/X (SAEDRVT14_INV_3)              0.02       3.92 r
  ex_stage_i/alu_i/U1314/X (SAEDRVT14_MUXI2_4)            0.05       3.97 f
  ex_stage_i/alu_i/U135/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U98/X (SAEDRVT14_AN2_MM_3)             0.03       4.05 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U143/X (SAEDRVT14_AOI22_3)             0.05       4.13 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_INV_3)               0.02       4.15 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.21 f
  ex_stage_i/alu_i/U984/X (SAEDRVT14_AN3_4)               0.03       4.25 f
  ex_stage_i/alu_i/U983/X (SAEDRVT14_INV_3)               0.03       4.28 r
  ex_stage_i/alu_i/U339/X (SAEDRVT14_MUXI2_4)             0.06       4.33 f
  ex_stage_i/alu_i/U156/X (SAEDRVT14_OR3_4)               0.03       4.37 f
  ex_stage_i/alu_i/U155/X (SAEDRVT14_OR2_MM_4)            0.03       4.40 f
  ex_stage_i/alu_i/U336/X (SAEDRVT14_OR3_4)               0.03       4.43 f
  ex_stage_i/alu_i/result_o[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U27/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U100/X (SAEDRVT14_INV_3)                     0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U2023/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1183/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1912/X (SAEDRVT14_AOI22_3)                  0.05       4.68 r
  id_stage_i/U1914/X (SAEDRVT14_ND2_CDC_4)                0.04       4.73 f
  id_stage_i/U1061/X (SAEDRVT14_AOI222_4)                 0.07       4.80 r
  id_stage_i/U453/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.86 f
  id_stage_i/mult_dot_op_b_ex_o_reg_27_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_27_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_27_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)
                                                          0.07       0.07 f
  id_stage_i/alu_operator_ex_o[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_operator_i[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/operator_i[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/U2127/X (SAEDRVT14_INV_3)              0.06       0.13 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_AN2_MM_3)              0.05       0.17 r
  ex_stage_i/alu_i/U2126/X (SAEDRVT14_INV_3)              0.03       0.20 f
  ex_stage_i/alu_i/U2125/X (SAEDRVT14_NR2_MM_3)           0.03       0.24 r
  ex_stage_i/alu_i/U2124/X (SAEDRVT14_EN2_3)              0.06       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U34/X (SAEDRVT14_OR2_MM_4)     0.03       0.92 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.02 f
  ex_stage_i/alu_i/add_168/U39/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.14 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.23 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.31 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.37 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.45 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U37/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AOI22_3)      0.05       1.70 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_ND2_MM_4)     0.04       1.74 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       1.80 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.83 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.89 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.91 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.97 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       1.99 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.05 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.07 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.13 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.16 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.21 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.24 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.30 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.02       2.32 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.38 f
  ex_stage_i/alu_i/add_168/U36/X (SAEDRVT14_OR2_MM_4)     0.03       2.41 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_AOI22_3)      0.04       2.45 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.51 f
  ex_stage_i/alu_i/add_168/U38/X (SAEDRVT14_OR2_MM_4)     0.04       2.55 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_AOI22_3)      0.05       2.60 r
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.63 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.70 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.72 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.78 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.86 f
  ex_stage_i/alu_i/add_168/U58/X (SAEDRVT14_NR2_MM_3)     0.02       2.89 r
  ex_stage_i/alu_i/add_168/U57/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U55/X (SAEDRVT14_NR2_MM_3)     0.02       2.97 r
  ex_stage_i/alu_i/add_168/U54/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.03 f
  ex_stage_i/alu_i/add_168/U53/X (SAEDRVT14_EN3_3)        0.09       3.12 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.15 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.20 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.25 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.25 f
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_AOI222_4)           0.08       3.33 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.04       3.37 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_INV_3)               0.04       3.41 r
  ex_stage_i/alu_i/U21/X (SAEDRVT14_OAI21_V1_4)           0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[33] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U294/X (SAEDRVT14_AOI22_3)     0.06       3.53 r
  ex_stage_i/alu_i/srl_283/U125/X (SAEDRVT14_INV_3)       0.02       3.55 f
  ex_stage_i/alu_i/srl_283/U293/X (SAEDRVT14_AO221_4)     0.05       3.60 f
  ex_stage_i/alu_i/srl_283/U123/X (SAEDRVT14_INV_3)       0.03       3.63 r
  ex_stage_i/alu_i/srl_283/U290/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.68 f
  ex_stage_i/alu_i/srl_283/U289/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U287/X (SAEDRVT14_AO221_4)     0.07       3.80 f
  ex_stage_i/alu_i/srl_283/B[12] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.80 f
  ex_stage_i/alu_i/U1321/X (SAEDRVT14_INV_3)              0.02       3.82 r
  ex_stage_i/alu_i/U1318/X (SAEDRVT14_OAI222_4)           0.08       3.90 f
  ex_stage_i/alu_i/U1316/X (SAEDRVT14_INV_3)              0.02       3.92 r
  ex_stage_i/alu_i/U1314/X (SAEDRVT14_MUXI2_4)            0.05       3.97 f
  ex_stage_i/alu_i/U135/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U98/X (SAEDRVT14_AN2_MM_3)             0.03       4.05 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U143/X (SAEDRVT14_AOI22_3)             0.05       4.13 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_INV_3)               0.02       4.15 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.21 f
  ex_stage_i/alu_i/U984/X (SAEDRVT14_AN3_4)               0.03       4.25 f
  ex_stage_i/alu_i/U983/X (SAEDRVT14_INV_3)               0.03       4.28 r
  ex_stage_i/alu_i/U339/X (SAEDRVT14_MUXI2_4)             0.06       4.33 f
  ex_stage_i/alu_i/U156/X (SAEDRVT14_OR3_4)               0.03       4.37 f
  ex_stage_i/alu_i/U155/X (SAEDRVT14_OR2_MM_4)            0.03       4.40 f
  ex_stage_i/alu_i/U336/X (SAEDRVT14_OR3_4)               0.03       4.43 f
  ex_stage_i/alu_i/result_o[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U27/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U100/X (SAEDRVT14_INV_3)                     0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U2023/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1183/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1912/X (SAEDRVT14_AOI22_3)                  0.05       4.68 r
  id_stage_i/U1914/X (SAEDRVT14_ND2_CDC_4)                0.04       4.73 f
  id_stage_i/U1061/X (SAEDRVT14_AOI222_4)                 0.07       4.80 r
  id_stage_i/U263/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.86 f
  id_stage_i/mult_operand_b_ex_o_reg_27_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_27_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_27_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)
                                                          0.07       0.07 f
  id_stage_i/alu_operator_ex_o[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_operator_i[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/operator_i[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/U2127/X (SAEDRVT14_INV_3)              0.06       0.13 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_AN2_MM_3)              0.05       0.17 r
  ex_stage_i/alu_i/U2126/X (SAEDRVT14_INV_3)              0.03       0.20 f
  ex_stage_i/alu_i/U2125/X (SAEDRVT14_NR2_MM_3)           0.03       0.24 r
  ex_stage_i/alu_i/U2124/X (SAEDRVT14_EN2_3)              0.06       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U34/X (SAEDRVT14_OR2_MM_4)     0.03       0.92 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.02 f
  ex_stage_i/alu_i/add_168/U39/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.14 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.23 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.31 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.37 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.45 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U37/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AOI22_3)      0.05       1.70 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_ND2_MM_4)     0.04       1.74 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       1.80 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.83 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.89 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.91 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.97 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       1.99 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.05 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.07 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.13 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.16 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.21 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.24 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.30 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.02       2.32 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.38 f
  ex_stage_i/alu_i/add_168/U36/X (SAEDRVT14_OR2_MM_4)     0.03       2.41 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_AOI22_3)      0.04       2.45 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.51 f
  ex_stage_i/alu_i/add_168/U38/X (SAEDRVT14_OR2_MM_4)     0.04       2.55 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_AOI22_3)      0.05       2.60 r
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.63 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.70 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.72 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.78 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.86 f
  ex_stage_i/alu_i/add_168/U58/X (SAEDRVT14_NR2_MM_3)     0.02       2.89 r
  ex_stage_i/alu_i/add_168/U57/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U55/X (SAEDRVT14_NR2_MM_3)     0.02       2.97 r
  ex_stage_i/alu_i/add_168/U54/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.03 f
  ex_stage_i/alu_i/add_168/U53/X (SAEDRVT14_EN3_3)        0.09       3.12 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.15 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.20 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.25 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.25 f
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_AOI222_4)           0.08       3.33 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.04       3.37 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_INV_3)               0.04       3.41 r
  ex_stage_i/alu_i/U21/X (SAEDRVT14_OAI21_V1_4)           0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[33] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U294/X (SAEDRVT14_AOI22_3)     0.06       3.53 r
  ex_stage_i/alu_i/srl_283/U125/X (SAEDRVT14_INV_3)       0.02       3.55 f
  ex_stage_i/alu_i/srl_283/U293/X (SAEDRVT14_AO221_4)     0.05       3.60 f
  ex_stage_i/alu_i/srl_283/U123/X (SAEDRVT14_INV_3)       0.03       3.63 r
  ex_stage_i/alu_i/srl_283/U290/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.68 f
  ex_stage_i/alu_i/srl_283/U289/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U287/X (SAEDRVT14_AO221_4)     0.07       3.80 f
  ex_stage_i/alu_i/srl_283/B[12] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.80 f
  ex_stage_i/alu_i/U1321/X (SAEDRVT14_INV_3)              0.02       3.82 r
  ex_stage_i/alu_i/U1318/X (SAEDRVT14_OAI222_4)           0.08       3.90 f
  ex_stage_i/alu_i/U1316/X (SAEDRVT14_INV_3)              0.02       3.92 r
  ex_stage_i/alu_i/U1314/X (SAEDRVT14_MUXI2_4)            0.05       3.97 f
  ex_stage_i/alu_i/U135/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U98/X (SAEDRVT14_AN2_MM_3)             0.03       4.05 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U143/X (SAEDRVT14_AOI22_3)             0.05       4.13 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_INV_3)               0.02       4.15 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.21 f
  ex_stage_i/alu_i/U984/X (SAEDRVT14_AN3_4)               0.03       4.25 f
  ex_stage_i/alu_i/U983/X (SAEDRVT14_INV_3)               0.03       4.28 r
  ex_stage_i/alu_i/U339/X (SAEDRVT14_MUXI2_4)             0.06       4.33 f
  ex_stage_i/alu_i/U156/X (SAEDRVT14_OR3_4)               0.03       4.37 f
  ex_stage_i/alu_i/U155/X (SAEDRVT14_OR2_MM_4)            0.03       4.40 f
  ex_stage_i/alu_i/U336/X (SAEDRVT14_OR3_4)               0.03       4.43 f
  ex_stage_i/alu_i/result_o[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U27/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U100/X (SAEDRVT14_INV_3)                     0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U2023/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1183/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1912/X (SAEDRVT14_AOI22_3)                  0.05       4.68 r
  id_stage_i/U1914/X (SAEDRVT14_ND2_CDC_4)                0.04       4.73 f
  id_stage_i/U1061/X (SAEDRVT14_AOI222_4)                 0.07       4.80 r
  id_stage_i/U1060/X (SAEDRVT14_AO2BB2_V1_4)              0.06       4.86 f
  id_stage_i/alu_operand_b_ex_o_reg_27_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_27_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_26_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)
                                                          0.07       0.07 f
  id_stage_i/alu_operator_ex_o[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_operator_i[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/operator_i[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/U2127/X (SAEDRVT14_INV_3)              0.06       0.13 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_AN2_MM_3)              0.05       0.17 r
  ex_stage_i/alu_i/U2126/X (SAEDRVT14_INV_3)              0.03       0.20 f
  ex_stage_i/alu_i/U2125/X (SAEDRVT14_NR2_MM_3)           0.03       0.24 r
  ex_stage_i/alu_i/U2124/X (SAEDRVT14_EN2_3)              0.06       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U34/X (SAEDRVT14_OR2_MM_4)     0.03       0.92 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.02 f
  ex_stage_i/alu_i/add_168/U39/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.14 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.23 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.31 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.37 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.45 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U37/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AOI22_3)      0.05       1.70 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_ND2_MM_4)     0.04       1.74 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       1.80 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.83 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.89 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.91 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.97 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       1.99 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.05 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.07 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.13 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.16 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.21 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.24 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.30 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.02       2.32 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.38 f
  ex_stage_i/alu_i/add_168/U36/X (SAEDRVT14_OR2_MM_4)     0.03       2.41 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_AOI22_3)      0.04       2.45 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.51 f
  ex_stage_i/alu_i/add_168/U38/X (SAEDRVT14_OR2_MM_4)     0.04       2.55 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_AOI22_3)      0.05       2.60 r
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.63 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.70 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.72 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.78 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.86 f
  ex_stage_i/alu_i/add_168/U58/X (SAEDRVT14_NR2_MM_3)     0.02       2.89 r
  ex_stage_i/alu_i/add_168/U57/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U55/X (SAEDRVT14_NR2_MM_3)     0.02       2.97 r
  ex_stage_i/alu_i/add_168/U54/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.03 f
  ex_stage_i/alu_i/add_168/U53/X (SAEDRVT14_EN3_3)        0.09       3.12 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.15 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.20 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.25 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.25 f
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_AOI222_4)           0.08       3.33 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.04       3.37 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_INV_3)               0.04       3.41 r
  ex_stage_i/alu_i/U21/X (SAEDRVT14_OAI21_V1_4)           0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[33] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U294/X (SAEDRVT14_AOI22_3)     0.06       3.53 r
  ex_stage_i/alu_i/srl_283/U125/X (SAEDRVT14_INV_3)       0.02       3.55 f
  ex_stage_i/alu_i/srl_283/U293/X (SAEDRVT14_AO221_4)     0.05       3.60 f
  ex_stage_i/alu_i/srl_283/U123/X (SAEDRVT14_INV_3)       0.03       3.63 r
  ex_stage_i/alu_i/srl_283/U290/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.68 f
  ex_stage_i/alu_i/srl_283/U289/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U287/X (SAEDRVT14_AO221_4)     0.07       3.80 f
  ex_stage_i/alu_i/srl_283/B[12] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.80 f
  ex_stage_i/alu_i/U1321/X (SAEDRVT14_INV_3)              0.02       3.82 r
  ex_stage_i/alu_i/U1318/X (SAEDRVT14_OAI222_4)           0.08       3.90 f
  ex_stage_i/alu_i/U1316/X (SAEDRVT14_INV_3)              0.02       3.92 r
  ex_stage_i/alu_i/U1314/X (SAEDRVT14_MUXI2_4)            0.05       3.97 f
  ex_stage_i/alu_i/U135/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U98/X (SAEDRVT14_AN2_MM_3)             0.03       4.05 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U143/X (SAEDRVT14_AOI22_3)             0.05       4.13 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_INV_3)               0.02       4.15 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.21 f
  ex_stage_i/alu_i/U984/X (SAEDRVT14_AN3_4)               0.03       4.25 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_INV_3)               0.03       4.28 r
  ex_stage_i/alu_i/U400/X (SAEDRVT14_MUXI2_4)             0.06       4.33 f
  ex_stage_i/alu_i/U154/X (SAEDRVT14_OR3_4)               0.03       4.37 f
  ex_stage_i/alu_i/U153/X (SAEDRVT14_OR2_MM_4)            0.03       4.40 f
  ex_stage_i/alu_i/U396/X (SAEDRVT14_OR3_4)               0.03       4.43 f
  ex_stage_i/alu_i/result_o[2] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U25/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U101/X (SAEDRVT14_INV_3)                     0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[2] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[2] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U2025/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1217/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1909/X (SAEDRVT14_AOI22_3)                  0.05       4.68 r
  id_stage_i/U1911/X (SAEDRVT14_ND2_CDC_4)                0.04       4.73 f
  id_stage_i/U1063/X (SAEDRVT14_AOI222_4)                 0.07       4.80 r
  id_stage_i/U454/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.86 f
  id_stage_i/mult_dot_op_b_ex_o_reg_26_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_26_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_26_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)
                                                          0.07       0.07 f
  id_stage_i/alu_operator_ex_o[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_operator_i[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/operator_i[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/U2127/X (SAEDRVT14_INV_3)              0.06       0.13 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_AN2_MM_3)              0.05       0.17 r
  ex_stage_i/alu_i/U2126/X (SAEDRVT14_INV_3)              0.03       0.20 f
  ex_stage_i/alu_i/U2125/X (SAEDRVT14_NR2_MM_3)           0.03       0.24 r
  ex_stage_i/alu_i/U2124/X (SAEDRVT14_EN2_3)              0.06       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U34/X (SAEDRVT14_OR2_MM_4)     0.03       0.92 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.02 f
  ex_stage_i/alu_i/add_168/U39/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.14 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.23 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.31 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.37 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.45 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U37/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AOI22_3)      0.05       1.70 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_ND2_MM_4)     0.04       1.74 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       1.80 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.83 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.89 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.91 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.97 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       1.99 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.05 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.07 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.13 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.16 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.21 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.24 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.30 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.02       2.32 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.38 f
  ex_stage_i/alu_i/add_168/U36/X (SAEDRVT14_OR2_MM_4)     0.03       2.41 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_AOI22_3)      0.04       2.45 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.51 f
  ex_stage_i/alu_i/add_168/U38/X (SAEDRVT14_OR2_MM_4)     0.04       2.55 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_AOI22_3)      0.05       2.60 r
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.63 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.70 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.72 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.78 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.86 f
  ex_stage_i/alu_i/add_168/U58/X (SAEDRVT14_NR2_MM_3)     0.02       2.89 r
  ex_stage_i/alu_i/add_168/U57/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U55/X (SAEDRVT14_NR2_MM_3)     0.02       2.97 r
  ex_stage_i/alu_i/add_168/U54/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.03 f
  ex_stage_i/alu_i/add_168/U53/X (SAEDRVT14_EN3_3)        0.09       3.12 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.15 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.20 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.25 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.25 f
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_AOI222_4)           0.08       3.33 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.04       3.37 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_INV_3)               0.04       3.41 r
  ex_stage_i/alu_i/U21/X (SAEDRVT14_OAI21_V1_4)           0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[33] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U294/X (SAEDRVT14_AOI22_3)     0.06       3.53 r
  ex_stage_i/alu_i/srl_283/U125/X (SAEDRVT14_INV_3)       0.02       3.55 f
  ex_stage_i/alu_i/srl_283/U293/X (SAEDRVT14_AO221_4)     0.05       3.60 f
  ex_stage_i/alu_i/srl_283/U123/X (SAEDRVT14_INV_3)       0.03       3.63 r
  ex_stage_i/alu_i/srl_283/U290/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.68 f
  ex_stage_i/alu_i/srl_283/U289/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U287/X (SAEDRVT14_AO221_4)     0.07       3.80 f
  ex_stage_i/alu_i/srl_283/B[12] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.80 f
  ex_stage_i/alu_i/U1321/X (SAEDRVT14_INV_3)              0.02       3.82 r
  ex_stage_i/alu_i/U1318/X (SAEDRVT14_OAI222_4)           0.08       3.90 f
  ex_stage_i/alu_i/U1316/X (SAEDRVT14_INV_3)              0.02       3.92 r
  ex_stage_i/alu_i/U1314/X (SAEDRVT14_MUXI2_4)            0.05       3.97 f
  ex_stage_i/alu_i/U135/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U98/X (SAEDRVT14_AN2_MM_3)             0.03       4.05 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U143/X (SAEDRVT14_AOI22_3)             0.05       4.13 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_INV_3)               0.02       4.15 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.21 f
  ex_stage_i/alu_i/U984/X (SAEDRVT14_AN3_4)               0.03       4.25 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_INV_3)               0.03       4.28 r
  ex_stage_i/alu_i/U400/X (SAEDRVT14_MUXI2_4)             0.06       4.33 f
  ex_stage_i/alu_i/U154/X (SAEDRVT14_OR3_4)               0.03       4.37 f
  ex_stage_i/alu_i/U153/X (SAEDRVT14_OR2_MM_4)            0.03       4.40 f
  ex_stage_i/alu_i/U396/X (SAEDRVT14_OR3_4)               0.03       4.43 f
  ex_stage_i/alu_i/result_o[2] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U25/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U101/X (SAEDRVT14_INV_3)                     0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[2] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[2] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U2025/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1217/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1909/X (SAEDRVT14_AOI22_3)                  0.05       4.68 r
  id_stage_i/U1911/X (SAEDRVT14_ND2_CDC_4)                0.04       4.73 f
  id_stage_i/U1063/X (SAEDRVT14_AOI222_4)                 0.07       4.80 r
  id_stage_i/U264/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.86 f
  id_stage_i/mult_operand_b_ex_o_reg_26_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_26_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_26_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)
                                                          0.07       0.07 f
  id_stage_i/alu_operator_ex_o[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_operator_i[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/operator_i[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/U2127/X (SAEDRVT14_INV_3)              0.06       0.13 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_AN2_MM_3)              0.05       0.17 r
  ex_stage_i/alu_i/U2126/X (SAEDRVT14_INV_3)              0.03       0.20 f
  ex_stage_i/alu_i/U2125/X (SAEDRVT14_NR2_MM_3)           0.03       0.24 r
  ex_stage_i/alu_i/U2124/X (SAEDRVT14_EN2_3)              0.06       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U34/X (SAEDRVT14_OR2_MM_4)     0.03       0.92 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.02 f
  ex_stage_i/alu_i/add_168/U39/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.14 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.23 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.31 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.37 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.45 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U37/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AOI22_3)      0.05       1.70 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_ND2_MM_4)     0.04       1.74 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       1.80 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.83 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.89 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.91 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.97 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       1.99 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.05 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.07 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.13 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.16 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.21 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.24 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.30 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.02       2.32 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.38 f
  ex_stage_i/alu_i/add_168/U36/X (SAEDRVT14_OR2_MM_4)     0.03       2.41 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_AOI22_3)      0.04       2.45 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.51 f
  ex_stage_i/alu_i/add_168/U38/X (SAEDRVT14_OR2_MM_4)     0.04       2.55 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_AOI22_3)      0.05       2.60 r
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.63 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.70 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.72 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.78 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.86 f
  ex_stage_i/alu_i/add_168/U58/X (SAEDRVT14_NR2_MM_3)     0.02       2.89 r
  ex_stage_i/alu_i/add_168/U57/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U55/X (SAEDRVT14_NR2_MM_3)     0.02       2.97 r
  ex_stage_i/alu_i/add_168/U54/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.03 f
  ex_stage_i/alu_i/add_168/U53/X (SAEDRVT14_EN3_3)        0.09       3.12 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.15 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.20 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.25 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.25 f
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_AOI222_4)           0.08       3.33 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.04       3.37 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_INV_3)               0.04       3.41 r
  ex_stage_i/alu_i/U21/X (SAEDRVT14_OAI21_V1_4)           0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[33] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U294/X (SAEDRVT14_AOI22_3)     0.06       3.53 r
  ex_stage_i/alu_i/srl_283/U125/X (SAEDRVT14_INV_3)       0.02       3.55 f
  ex_stage_i/alu_i/srl_283/U293/X (SAEDRVT14_AO221_4)     0.05       3.60 f
  ex_stage_i/alu_i/srl_283/U123/X (SAEDRVT14_INV_3)       0.03       3.63 r
  ex_stage_i/alu_i/srl_283/U290/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.68 f
  ex_stage_i/alu_i/srl_283/U289/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U287/X (SAEDRVT14_AO221_4)     0.07       3.80 f
  ex_stage_i/alu_i/srl_283/B[12] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.80 f
  ex_stage_i/alu_i/U1321/X (SAEDRVT14_INV_3)              0.02       3.82 r
  ex_stage_i/alu_i/U1318/X (SAEDRVT14_OAI222_4)           0.08       3.90 f
  ex_stage_i/alu_i/U1316/X (SAEDRVT14_INV_3)              0.02       3.92 r
  ex_stage_i/alu_i/U1314/X (SAEDRVT14_MUXI2_4)            0.05       3.97 f
  ex_stage_i/alu_i/U135/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U98/X (SAEDRVT14_AN2_MM_3)             0.03       4.05 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U143/X (SAEDRVT14_AOI22_3)             0.05       4.13 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_INV_3)               0.02       4.15 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.21 f
  ex_stage_i/alu_i/U984/X (SAEDRVT14_AN3_4)               0.03       4.25 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_INV_3)               0.03       4.28 r
  ex_stage_i/alu_i/U400/X (SAEDRVT14_MUXI2_4)             0.06       4.33 f
  ex_stage_i/alu_i/U154/X (SAEDRVT14_OR3_4)               0.03       4.37 f
  ex_stage_i/alu_i/U153/X (SAEDRVT14_OR2_MM_4)            0.03       4.40 f
  ex_stage_i/alu_i/U396/X (SAEDRVT14_OR3_4)               0.03       4.43 f
  ex_stage_i/alu_i/result_o[2] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U25/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U101/X (SAEDRVT14_INV_3)                     0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[2] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[2] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U2025/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1217/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1909/X (SAEDRVT14_AOI22_3)                  0.05       4.68 r
  id_stage_i/U1911/X (SAEDRVT14_ND2_CDC_4)                0.04       4.73 f
  id_stage_i/U1063/X (SAEDRVT14_AOI222_4)                 0.07       4.80 r
  id_stage_i/U1062/X (SAEDRVT14_AO2BB2_V1_4)              0.06       4.86 f
  id_stage_i/alu_operand_b_ex_o_reg_26_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_26_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_30_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)
                                                          0.07       0.07 f
  id_stage_i/alu_operator_ex_o[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_operator_i[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/operator_i[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/U2127/X (SAEDRVT14_INV_3)              0.06       0.13 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_AN2_MM_3)              0.05       0.17 r
  ex_stage_i/alu_i/U2126/X (SAEDRVT14_INV_3)              0.03       0.20 f
  ex_stage_i/alu_i/U2125/X (SAEDRVT14_NR2_MM_3)           0.03       0.24 r
  ex_stage_i/alu_i/U2124/X (SAEDRVT14_EN2_3)              0.06       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U34/X (SAEDRVT14_OR2_MM_4)     0.03       0.92 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.02 f
  ex_stage_i/alu_i/add_168/U39/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.14 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.23 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.31 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.37 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.45 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U37/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AOI22_3)      0.05       1.70 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_ND2_MM_4)     0.04       1.74 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       1.80 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.83 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.89 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.91 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.97 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       1.99 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.05 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.07 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.13 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.16 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.21 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.24 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.30 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.02       2.32 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.38 f
  ex_stage_i/alu_i/add_168/U36/X (SAEDRVT14_OR2_MM_4)     0.03       2.41 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_AOI22_3)      0.04       2.45 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.51 f
  ex_stage_i/alu_i/add_168/U38/X (SAEDRVT14_OR2_MM_4)     0.04       2.55 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_AOI22_3)      0.05       2.60 r
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.63 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.70 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.72 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.78 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.86 f
  ex_stage_i/alu_i/add_168/U58/X (SAEDRVT14_NR2_MM_3)     0.02       2.89 r
  ex_stage_i/alu_i/add_168/U57/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U55/X (SAEDRVT14_NR2_MM_3)     0.02       2.97 r
  ex_stage_i/alu_i/add_168/U54/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.03 f
  ex_stage_i/alu_i/add_168/U53/X (SAEDRVT14_EN3_3)        0.09       3.12 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.15 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.20 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.25 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.25 f
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_AOI222_4)           0.08       3.33 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.04       3.37 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_INV_3)               0.04       3.41 r
  ex_stage_i/alu_i/U21/X (SAEDRVT14_OAI21_V1_4)           0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[33] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U294/X (SAEDRVT14_AOI22_3)     0.06       3.53 r
  ex_stage_i/alu_i/srl_283/U125/X (SAEDRVT14_INV_3)       0.02       3.55 f
  ex_stage_i/alu_i/srl_283/U293/X (SAEDRVT14_AO221_4)     0.05       3.60 f
  ex_stage_i/alu_i/srl_283/U123/X (SAEDRVT14_INV_3)       0.03       3.63 r
  ex_stage_i/alu_i/srl_283/U290/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.68 f
  ex_stage_i/alu_i/srl_283/U289/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U287/X (SAEDRVT14_AO221_4)     0.07       3.80 f
  ex_stage_i/alu_i/srl_283/B[12] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.80 f
  ex_stage_i/alu_i/U1321/X (SAEDRVT14_INV_3)              0.02       3.82 r
  ex_stage_i/alu_i/U1318/X (SAEDRVT14_OAI222_4)           0.08       3.90 f
  ex_stage_i/alu_i/U1316/X (SAEDRVT14_INV_3)              0.02       3.92 r
  ex_stage_i/alu_i/U1314/X (SAEDRVT14_MUXI2_4)            0.05       3.97 f
  ex_stage_i/alu_i/U135/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U98/X (SAEDRVT14_AN2_MM_3)             0.03       4.05 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U143/X (SAEDRVT14_AOI22_3)             0.05       4.13 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_INV_3)               0.02       4.15 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.21 f
  ex_stage_i/alu_i/U984/X (SAEDRVT14_AN3_4)               0.03       4.25 f
  ex_stage_i/alu_i/U983/X (SAEDRVT14_INV_3)               0.03       4.28 r
  ex_stage_i/alu_i/U385/X (SAEDRVT14_MUXI2_4)             0.06       4.33 f
  ex_stage_i/alu_i/U377/X (SAEDRVT14_OR3_4)               0.03       4.37 f
  ex_stage_i/alu_i/U376/X (SAEDRVT14_OR3_4)               0.04       4.41 f
  ex_stage_i/alu_i/result_o[30] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.41 f
  ex_stage_i/U81/X (SAEDRVT14_AOI222_4)                   0.08       4.49 r
  ex_stage_i/U20/X (SAEDRVT14_INV_3)                      0.02       4.52 f
  ex_stage_i/regfile_alu_wdata_fw_o[30] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.52 f
  id_stage_i/regfile_alu_wdata_fw_i[30] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.52 f
  id_stage_i/U2017/X (SAEDRVT14_INV_3)                    0.02       4.54 r
  id_stage_i/U1205/X (SAEDRVT14_OAI222_4)                 0.08       4.61 f
  id_stage_i/U1994/X (SAEDRVT14_AOI22_3)                  0.05       4.67 r
  id_stage_i/U1996/X (SAEDRVT14_ND2_CDC_4)                0.04       4.71 f
  id_stage_i/U1053/X (SAEDRVT14_AOI222_4)                 0.09       4.79 r
  id_stage_i/U449/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.85 f
  id_stage_i/mult_dot_op_b_ex_o_reg_30_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_30_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_30_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)
                                                          0.07       0.07 f
  id_stage_i/alu_operator_ex_o[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_operator_i[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/operator_i[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/U2127/X (SAEDRVT14_INV_3)              0.06       0.13 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_AN2_MM_3)              0.05       0.17 r
  ex_stage_i/alu_i/U2126/X (SAEDRVT14_INV_3)              0.03       0.20 f
  ex_stage_i/alu_i/U2125/X (SAEDRVT14_NR2_MM_3)           0.03       0.24 r
  ex_stage_i/alu_i/U2124/X (SAEDRVT14_EN2_3)              0.06       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U34/X (SAEDRVT14_OR2_MM_4)     0.03       0.92 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.02 f
  ex_stage_i/alu_i/add_168/U39/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.14 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.23 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.31 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.37 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.45 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U37/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AOI22_3)      0.05       1.70 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_ND2_MM_4)     0.04       1.74 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       1.80 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.83 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.89 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.91 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.97 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       1.99 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.05 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.07 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.13 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.16 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.21 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.24 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.30 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.02       2.32 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.38 f
  ex_stage_i/alu_i/add_168/U36/X (SAEDRVT14_OR2_MM_4)     0.03       2.41 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_AOI22_3)      0.04       2.45 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.51 f
  ex_stage_i/alu_i/add_168/U38/X (SAEDRVT14_OR2_MM_4)     0.04       2.55 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_AOI22_3)      0.05       2.60 r
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.63 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.70 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.72 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.78 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.86 f
  ex_stage_i/alu_i/add_168/U58/X (SAEDRVT14_NR2_MM_3)     0.02       2.89 r
  ex_stage_i/alu_i/add_168/U57/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U55/X (SAEDRVT14_NR2_MM_3)     0.02       2.97 r
  ex_stage_i/alu_i/add_168/U54/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.03 f
  ex_stage_i/alu_i/add_168/U53/X (SAEDRVT14_EN3_3)        0.09       3.12 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.15 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.20 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.25 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.25 f
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_AOI222_4)           0.08       3.33 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.04       3.37 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_INV_3)               0.04       3.41 r
  ex_stage_i/alu_i/U21/X (SAEDRVT14_OAI21_V1_4)           0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[33] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U294/X (SAEDRVT14_AOI22_3)     0.06       3.53 r
  ex_stage_i/alu_i/srl_283/U125/X (SAEDRVT14_INV_3)       0.02       3.55 f
  ex_stage_i/alu_i/srl_283/U293/X (SAEDRVT14_AO221_4)     0.05       3.60 f
  ex_stage_i/alu_i/srl_283/U123/X (SAEDRVT14_INV_3)       0.03       3.63 r
  ex_stage_i/alu_i/srl_283/U290/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.68 f
  ex_stage_i/alu_i/srl_283/U289/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U287/X (SAEDRVT14_AO221_4)     0.07       3.80 f
  ex_stage_i/alu_i/srl_283/B[12] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.80 f
  ex_stage_i/alu_i/U1321/X (SAEDRVT14_INV_3)              0.02       3.82 r
  ex_stage_i/alu_i/U1318/X (SAEDRVT14_OAI222_4)           0.08       3.90 f
  ex_stage_i/alu_i/U1316/X (SAEDRVT14_INV_3)              0.02       3.92 r
  ex_stage_i/alu_i/U1314/X (SAEDRVT14_MUXI2_4)            0.05       3.97 f
  ex_stage_i/alu_i/U135/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U98/X (SAEDRVT14_AN2_MM_3)             0.03       4.05 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U143/X (SAEDRVT14_AOI22_3)             0.05       4.13 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_INV_3)               0.02       4.15 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.21 f
  ex_stage_i/alu_i/U984/X (SAEDRVT14_AN3_4)               0.03       4.25 f
  ex_stage_i/alu_i/U983/X (SAEDRVT14_INV_3)               0.03       4.28 r
  ex_stage_i/alu_i/U385/X (SAEDRVT14_MUXI2_4)             0.06       4.33 f
  ex_stage_i/alu_i/U377/X (SAEDRVT14_OR3_4)               0.03       4.37 f
  ex_stage_i/alu_i/U376/X (SAEDRVT14_OR3_4)               0.04       4.41 f
  ex_stage_i/alu_i/result_o[30] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.41 f
  ex_stage_i/U81/X (SAEDRVT14_AOI222_4)                   0.08       4.49 r
  ex_stage_i/U20/X (SAEDRVT14_INV_3)                      0.02       4.52 f
  ex_stage_i/regfile_alu_wdata_fw_o[30] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.52 f
  id_stage_i/regfile_alu_wdata_fw_i[30] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.52 f
  id_stage_i/U2017/X (SAEDRVT14_INV_3)                    0.02       4.54 r
  id_stage_i/U1205/X (SAEDRVT14_OAI222_4)                 0.08       4.61 f
  id_stage_i/U1994/X (SAEDRVT14_AOI22_3)                  0.05       4.67 r
  id_stage_i/U1996/X (SAEDRVT14_ND2_CDC_4)                0.04       4.71 f
  id_stage_i/U1053/X (SAEDRVT14_AOI222_4)                 0.09       4.79 r
  id_stage_i/U259/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.85 f
  id_stage_i/mult_operand_b_ex_o_reg_30_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_30_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_30_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)
                                                          0.07       0.07 f
  id_stage_i/alu_operator_ex_o[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_operator_i[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/operator_i[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/U2127/X (SAEDRVT14_INV_3)              0.06       0.13 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_AN2_MM_3)              0.05       0.17 r
  ex_stage_i/alu_i/U2126/X (SAEDRVT14_INV_3)              0.03       0.20 f
  ex_stage_i/alu_i/U2125/X (SAEDRVT14_NR2_MM_3)           0.03       0.24 r
  ex_stage_i/alu_i/U2124/X (SAEDRVT14_EN2_3)              0.06       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U34/X (SAEDRVT14_OR2_MM_4)     0.03       0.92 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.02 f
  ex_stage_i/alu_i/add_168/U39/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.14 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.23 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.31 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.37 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.45 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U37/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AOI22_3)      0.05       1.70 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_ND2_MM_4)     0.04       1.74 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       1.80 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.83 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.89 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.91 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.97 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       1.99 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.05 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.07 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.13 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.16 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.21 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.24 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.30 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.02       2.32 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.38 f
  ex_stage_i/alu_i/add_168/U36/X (SAEDRVT14_OR2_MM_4)     0.03       2.41 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_AOI22_3)      0.04       2.45 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.51 f
  ex_stage_i/alu_i/add_168/U38/X (SAEDRVT14_OR2_MM_4)     0.04       2.55 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_AOI22_3)      0.05       2.60 r
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.63 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.70 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.72 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.78 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.86 f
  ex_stage_i/alu_i/add_168/U58/X (SAEDRVT14_NR2_MM_3)     0.02       2.89 r
  ex_stage_i/alu_i/add_168/U57/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U55/X (SAEDRVT14_NR2_MM_3)     0.02       2.97 r
  ex_stage_i/alu_i/add_168/U54/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.03 f
  ex_stage_i/alu_i/add_168/U53/X (SAEDRVT14_EN3_3)        0.09       3.12 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.15 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.20 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.25 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.25 f
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_AOI222_4)           0.08       3.33 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.04       3.37 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_INV_3)               0.04       3.41 r
  ex_stage_i/alu_i/U21/X (SAEDRVT14_OAI21_V1_4)           0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[33] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U294/X (SAEDRVT14_AOI22_3)     0.06       3.53 r
  ex_stage_i/alu_i/srl_283/U125/X (SAEDRVT14_INV_3)       0.02       3.55 f
  ex_stage_i/alu_i/srl_283/U293/X (SAEDRVT14_AO221_4)     0.05       3.60 f
  ex_stage_i/alu_i/srl_283/U123/X (SAEDRVT14_INV_3)       0.03       3.63 r
  ex_stage_i/alu_i/srl_283/U290/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.68 f
  ex_stage_i/alu_i/srl_283/U289/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U287/X (SAEDRVT14_AO221_4)     0.07       3.80 f
  ex_stage_i/alu_i/srl_283/B[12] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.80 f
  ex_stage_i/alu_i/U1321/X (SAEDRVT14_INV_3)              0.02       3.82 r
  ex_stage_i/alu_i/U1318/X (SAEDRVT14_OAI222_4)           0.08       3.90 f
  ex_stage_i/alu_i/U1316/X (SAEDRVT14_INV_3)              0.02       3.92 r
  ex_stage_i/alu_i/U1314/X (SAEDRVT14_MUXI2_4)            0.05       3.97 f
  ex_stage_i/alu_i/U135/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U98/X (SAEDRVT14_AN2_MM_3)             0.03       4.05 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U143/X (SAEDRVT14_AOI22_3)             0.05       4.13 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_INV_3)               0.02       4.15 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.21 f
  ex_stage_i/alu_i/U984/X (SAEDRVT14_AN3_4)               0.03       4.25 f
  ex_stage_i/alu_i/U983/X (SAEDRVT14_INV_3)               0.03       4.28 r
  ex_stage_i/alu_i/U385/X (SAEDRVT14_MUXI2_4)             0.06       4.33 f
  ex_stage_i/alu_i/U377/X (SAEDRVT14_OR3_4)               0.03       4.37 f
  ex_stage_i/alu_i/U376/X (SAEDRVT14_OR3_4)               0.04       4.41 f
  ex_stage_i/alu_i/result_o[30] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.41 f
  ex_stage_i/U81/X (SAEDRVT14_AOI222_4)                   0.08       4.49 r
  ex_stage_i/U20/X (SAEDRVT14_INV_3)                      0.02       4.52 f
  ex_stage_i/regfile_alu_wdata_fw_o[30] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.52 f
  id_stage_i/regfile_alu_wdata_fw_i[30] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.52 f
  id_stage_i/U2017/X (SAEDRVT14_INV_3)                    0.02       4.54 r
  id_stage_i/U1205/X (SAEDRVT14_OAI222_4)                 0.08       4.61 f
  id_stage_i/U1994/X (SAEDRVT14_AOI22_3)                  0.05       4.67 r
  id_stage_i/U1996/X (SAEDRVT14_ND2_CDC_4)                0.04       4.71 f
  id_stage_i/U1053/X (SAEDRVT14_AOI222_4)                 0.09       4.79 r
  id_stage_i/U1052/X (SAEDRVT14_AO2BB2_V1_4)              0.06       4.85 f
  id_stage_i/alu_operand_b_ex_o_reg_30_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_30_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_29_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)
                                                          0.07       0.07 f
  id_stage_i/alu_operator_ex_o[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_operator_i[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/operator_i[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/U2127/X (SAEDRVT14_INV_3)              0.06       0.13 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_AN2_MM_3)              0.05       0.17 r
  ex_stage_i/alu_i/U2126/X (SAEDRVT14_INV_3)              0.03       0.20 f
  ex_stage_i/alu_i/U2125/X (SAEDRVT14_NR2_MM_3)           0.03       0.24 r
  ex_stage_i/alu_i/U2124/X (SAEDRVT14_EN2_3)              0.06       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U34/X (SAEDRVT14_OR2_MM_4)     0.03       0.92 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.02 f
  ex_stage_i/alu_i/add_168/U39/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.14 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.23 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.31 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.37 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.45 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U37/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AOI22_3)      0.05       1.70 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_ND2_MM_4)     0.04       1.74 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       1.80 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.83 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.89 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.91 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.97 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       1.99 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.05 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.07 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.13 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.16 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.21 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.24 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.30 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.02       2.32 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.38 f
  ex_stage_i/alu_i/add_168/U36/X (SAEDRVT14_OR2_MM_4)     0.03       2.41 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_AOI22_3)      0.04       2.45 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.51 f
  ex_stage_i/alu_i/add_168/U38/X (SAEDRVT14_OR2_MM_4)     0.04       2.55 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_AOI22_3)      0.05       2.60 r
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.63 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.70 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.72 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.78 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.86 f
  ex_stage_i/alu_i/add_168/U58/X (SAEDRVT14_NR2_MM_3)     0.02       2.89 r
  ex_stage_i/alu_i/add_168/U57/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U55/X (SAEDRVT14_NR2_MM_3)     0.02       2.97 r
  ex_stage_i/alu_i/add_168/U54/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.03 f
  ex_stage_i/alu_i/add_168/U53/X (SAEDRVT14_EN3_3)        0.09       3.12 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.15 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.20 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.25 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.25 f
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_AOI222_4)           0.08       3.33 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.04       3.37 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_INV_3)               0.04       3.41 r
  ex_stage_i/alu_i/U21/X (SAEDRVT14_OAI21_V1_4)           0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[33] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U294/X (SAEDRVT14_AOI22_3)     0.06       3.53 r
  ex_stage_i/alu_i/srl_283/U125/X (SAEDRVT14_INV_3)       0.02       3.55 f
  ex_stage_i/alu_i/srl_283/U293/X (SAEDRVT14_AO221_4)     0.05       3.60 f
  ex_stage_i/alu_i/srl_283/U123/X (SAEDRVT14_INV_3)       0.03       3.63 r
  ex_stage_i/alu_i/srl_283/U290/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.68 f
  ex_stage_i/alu_i/srl_283/U289/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U287/X (SAEDRVT14_AO221_4)     0.07       3.80 f
  ex_stage_i/alu_i/srl_283/B[12] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.80 f
  ex_stage_i/alu_i/U1321/X (SAEDRVT14_INV_3)              0.02       3.82 r
  ex_stage_i/alu_i/U1318/X (SAEDRVT14_OAI222_4)           0.08       3.90 f
  ex_stage_i/alu_i/U1316/X (SAEDRVT14_INV_3)              0.02       3.92 r
  ex_stage_i/alu_i/U1314/X (SAEDRVT14_MUXI2_4)            0.05       3.97 f
  ex_stage_i/alu_i/U135/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U98/X (SAEDRVT14_AN2_MM_3)             0.03       4.05 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U143/X (SAEDRVT14_AOI22_3)             0.05       4.13 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_INV_3)               0.02       4.15 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.21 f
  ex_stage_i/alu_i/U984/X (SAEDRVT14_AN3_4)               0.03       4.25 f
  ex_stage_i/alu_i/U65/X (SAEDRVT14_BUF_PS_3)             0.03       4.28 f
  ex_stage_i/alu_i/U310/X (SAEDRVT14_MUXI2_4)             0.05       4.33 r
  ex_stage_i/alu_i/U305/X (SAEDRVT14_AN4_4)               0.05       4.38 r
  ex_stage_i/alu_i/U295/X (SAEDRVT14_ND2_CDC_4)           0.04       4.42 f
  ex_stage_i/alu_i/result_o[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.42 f
  ex_stage_i/U31/X (SAEDRVT14_AOI222_4)                   0.08       4.50 r
  ex_stage_i/U11/X (SAEDRVT14_INV_3)                      0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U2011/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1161/X (SAEDRVT14_OAI222_4)                 0.08       4.62 f
  id_stage_i/U1919/X (SAEDRVT14_AOI22_3)                  0.05       4.68 r
  id_stage_i/U1921/X (SAEDRVT14_ND2_CDC_4)                0.04       4.72 f
  id_stage_i/U1057/X (SAEDRVT14_AOI222_4)                 0.07       4.79 r
  id_stage_i/U261/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.85 f
  id_stage_i/mult_operand_b_ex_o_reg_29_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_29_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_29_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)
                                                          0.07       0.07 f
  id_stage_i/alu_operator_ex_o[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_operator_i[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/operator_i[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/U2127/X (SAEDRVT14_INV_3)              0.06       0.13 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_AN2_MM_3)              0.05       0.17 r
  ex_stage_i/alu_i/U2126/X (SAEDRVT14_INV_3)              0.03       0.20 f
  ex_stage_i/alu_i/U2125/X (SAEDRVT14_NR2_MM_3)           0.03       0.24 r
  ex_stage_i/alu_i/U2124/X (SAEDRVT14_EN2_3)              0.06       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U34/X (SAEDRVT14_OR2_MM_4)     0.03       0.92 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.02 f
  ex_stage_i/alu_i/add_168/U39/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.14 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.23 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.31 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.37 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.45 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U37/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AOI22_3)      0.05       1.70 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_ND2_MM_4)     0.04       1.74 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       1.80 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.83 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.89 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.91 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.97 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       1.99 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.05 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.07 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.13 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.16 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.21 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.24 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.30 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.02       2.32 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.38 f
  ex_stage_i/alu_i/add_168/U36/X (SAEDRVT14_OR2_MM_4)     0.03       2.41 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_AOI22_3)      0.04       2.45 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.51 f
  ex_stage_i/alu_i/add_168/U38/X (SAEDRVT14_OR2_MM_4)     0.04       2.55 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_AOI22_3)      0.05       2.60 r
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.63 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.70 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.72 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.78 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.86 f
  ex_stage_i/alu_i/add_168/U58/X (SAEDRVT14_NR2_MM_3)     0.02       2.89 r
  ex_stage_i/alu_i/add_168/U57/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U55/X (SAEDRVT14_NR2_MM_3)     0.02       2.97 r
  ex_stage_i/alu_i/add_168/U54/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.03 f
  ex_stage_i/alu_i/add_168/U53/X (SAEDRVT14_EN3_3)        0.09       3.12 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.15 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.20 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.25 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.25 f
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_AOI222_4)           0.08       3.33 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.04       3.37 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_INV_3)               0.04       3.41 r
  ex_stage_i/alu_i/U21/X (SAEDRVT14_OAI21_V1_4)           0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[33] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U294/X (SAEDRVT14_AOI22_3)     0.06       3.53 r
  ex_stage_i/alu_i/srl_283/U125/X (SAEDRVT14_INV_3)       0.02       3.55 f
  ex_stage_i/alu_i/srl_283/U293/X (SAEDRVT14_AO221_4)     0.05       3.60 f
  ex_stage_i/alu_i/srl_283/U123/X (SAEDRVT14_INV_3)       0.03       3.63 r
  ex_stage_i/alu_i/srl_283/U290/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.68 f
  ex_stage_i/alu_i/srl_283/U289/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U287/X (SAEDRVT14_AO221_4)     0.07       3.80 f
  ex_stage_i/alu_i/srl_283/B[12] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.80 f
  ex_stage_i/alu_i/U1321/X (SAEDRVT14_INV_3)              0.02       3.82 r
  ex_stage_i/alu_i/U1318/X (SAEDRVT14_OAI222_4)           0.08       3.90 f
  ex_stage_i/alu_i/U1316/X (SAEDRVT14_INV_3)              0.02       3.92 r
  ex_stage_i/alu_i/U1314/X (SAEDRVT14_MUXI2_4)            0.05       3.97 f
  ex_stage_i/alu_i/U135/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U98/X (SAEDRVT14_AN2_MM_3)             0.03       4.05 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U143/X (SAEDRVT14_AOI22_3)             0.05       4.13 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_INV_3)               0.02       4.15 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.21 f
  ex_stage_i/alu_i/U984/X (SAEDRVT14_AN3_4)               0.03       4.25 f
  ex_stage_i/alu_i/U65/X (SAEDRVT14_BUF_PS_3)             0.03       4.28 f
  ex_stage_i/alu_i/U310/X (SAEDRVT14_MUXI2_4)             0.05       4.33 r
  ex_stage_i/alu_i/U305/X (SAEDRVT14_AN4_4)               0.05       4.38 r
  ex_stage_i/alu_i/U295/X (SAEDRVT14_ND2_CDC_4)           0.04       4.42 f
  ex_stage_i/alu_i/result_o[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.42 f
  ex_stage_i/U31/X (SAEDRVT14_AOI222_4)                   0.08       4.50 r
  ex_stage_i/U11/X (SAEDRVT14_INV_3)                      0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U2011/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1161/X (SAEDRVT14_OAI222_4)                 0.08       4.62 f
  id_stage_i/U1919/X (SAEDRVT14_AOI22_3)                  0.05       4.68 r
  id_stage_i/U1921/X (SAEDRVT14_ND2_CDC_4)                0.04       4.72 f
  id_stage_i/U1057/X (SAEDRVT14_AOI222_4)                 0.07       4.79 r
  id_stage_i/U451/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.85 f
  id_stage_i/mult_dot_op_b_ex_o_reg_29_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_29_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_29_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)
                                                          0.07       0.07 f
  id_stage_i/alu_operator_ex_o[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_operator_i[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/operator_i[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/U2127/X (SAEDRVT14_INV_3)              0.06       0.13 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_AN2_MM_3)              0.05       0.17 r
  ex_stage_i/alu_i/U2126/X (SAEDRVT14_INV_3)              0.03       0.20 f
  ex_stage_i/alu_i/U2125/X (SAEDRVT14_NR2_MM_3)           0.03       0.24 r
  ex_stage_i/alu_i/U2124/X (SAEDRVT14_EN2_3)              0.06       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U34/X (SAEDRVT14_OR2_MM_4)     0.03       0.92 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.02 f
  ex_stage_i/alu_i/add_168/U39/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.14 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.23 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.31 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.37 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.45 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U37/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AOI22_3)      0.05       1.70 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_ND2_MM_4)     0.04       1.74 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       1.80 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.83 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.89 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.91 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.97 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       1.99 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.05 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.07 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.13 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.16 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.21 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.24 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.30 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.02       2.32 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.38 f
  ex_stage_i/alu_i/add_168/U36/X (SAEDRVT14_OR2_MM_4)     0.03       2.41 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_AOI22_3)      0.04       2.45 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.51 f
  ex_stage_i/alu_i/add_168/U38/X (SAEDRVT14_OR2_MM_4)     0.04       2.55 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_AOI22_3)      0.05       2.60 r
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.63 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.70 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.72 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.78 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.86 f
  ex_stage_i/alu_i/add_168/U58/X (SAEDRVT14_NR2_MM_3)     0.02       2.89 r
  ex_stage_i/alu_i/add_168/U57/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U55/X (SAEDRVT14_NR2_MM_3)     0.02       2.97 r
  ex_stage_i/alu_i/add_168/U54/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.03 f
  ex_stage_i/alu_i/add_168/U53/X (SAEDRVT14_EN3_3)        0.09       3.12 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.15 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.20 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.25 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.25 f
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_AOI222_4)           0.08       3.33 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.04       3.37 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_INV_3)               0.04       3.41 r
  ex_stage_i/alu_i/U21/X (SAEDRVT14_OAI21_V1_4)           0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[33] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U294/X (SAEDRVT14_AOI22_3)     0.06       3.53 r
  ex_stage_i/alu_i/srl_283/U125/X (SAEDRVT14_INV_3)       0.02       3.55 f
  ex_stage_i/alu_i/srl_283/U293/X (SAEDRVT14_AO221_4)     0.05       3.60 f
  ex_stage_i/alu_i/srl_283/U123/X (SAEDRVT14_INV_3)       0.03       3.63 r
  ex_stage_i/alu_i/srl_283/U290/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.68 f
  ex_stage_i/alu_i/srl_283/U289/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U287/X (SAEDRVT14_AO221_4)     0.07       3.80 f
  ex_stage_i/alu_i/srl_283/B[12] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.80 f
  ex_stage_i/alu_i/U1321/X (SAEDRVT14_INV_3)              0.02       3.82 r
  ex_stage_i/alu_i/U1318/X (SAEDRVT14_OAI222_4)           0.08       3.90 f
  ex_stage_i/alu_i/U1316/X (SAEDRVT14_INV_3)              0.02       3.92 r
  ex_stage_i/alu_i/U1314/X (SAEDRVT14_MUXI2_4)            0.05       3.97 f
  ex_stage_i/alu_i/U135/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U98/X (SAEDRVT14_AN2_MM_3)             0.03       4.05 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U143/X (SAEDRVT14_AOI22_3)             0.05       4.13 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_INV_3)               0.02       4.15 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.21 f
  ex_stage_i/alu_i/U984/X (SAEDRVT14_AN3_4)               0.03       4.25 f
  ex_stage_i/alu_i/U65/X (SAEDRVT14_BUF_PS_3)             0.03       4.28 f
  ex_stage_i/alu_i/U310/X (SAEDRVT14_MUXI2_4)             0.05       4.33 r
  ex_stage_i/alu_i/U305/X (SAEDRVT14_AN4_4)               0.05       4.38 r
  ex_stage_i/alu_i/U295/X (SAEDRVT14_ND2_CDC_4)           0.04       4.42 f
  ex_stage_i/alu_i/result_o[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.42 f
  ex_stage_i/U31/X (SAEDRVT14_AOI222_4)                   0.08       4.50 r
  ex_stage_i/U11/X (SAEDRVT14_INV_3)                      0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U2011/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1161/X (SAEDRVT14_OAI222_4)                 0.08       4.62 f
  id_stage_i/U1919/X (SAEDRVT14_AOI22_3)                  0.05       4.68 r
  id_stage_i/U1921/X (SAEDRVT14_ND2_CDC_4)                0.04       4.72 f
  id_stage_i/U1057/X (SAEDRVT14_AOI222_4)                 0.07       4.79 r
  id_stage_i/U1056/X (SAEDRVT14_AO2BB2_V1_4)              0.06       4.85 f
  id_stage_i/alu_operand_b_ex_o_reg_29_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_29_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_28_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)
                                                          0.07       0.07 f
  id_stage_i/alu_operator_ex_o[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_operator_i[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/operator_i[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/U2127/X (SAEDRVT14_INV_3)              0.06       0.13 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_AN2_MM_3)              0.05       0.17 r
  ex_stage_i/alu_i/U2126/X (SAEDRVT14_INV_3)              0.03       0.20 f
  ex_stage_i/alu_i/U2125/X (SAEDRVT14_NR2_MM_3)           0.03       0.24 r
  ex_stage_i/alu_i/U2124/X (SAEDRVT14_EN2_3)              0.06       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U34/X (SAEDRVT14_OR2_MM_4)     0.03       0.92 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.02 f
  ex_stage_i/alu_i/add_168/U39/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.14 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.23 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.31 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.37 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.45 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U37/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AOI22_3)      0.05       1.70 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_ND2_MM_4)     0.04       1.74 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       1.80 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.83 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.89 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.91 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.97 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       1.99 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.05 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.07 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.13 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.16 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.21 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.24 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.30 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.02       2.32 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.38 f
  ex_stage_i/alu_i/add_168/U36/X (SAEDRVT14_OR2_MM_4)     0.03       2.41 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_AOI22_3)      0.04       2.45 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.51 f
  ex_stage_i/alu_i/add_168/U38/X (SAEDRVT14_OR2_MM_4)     0.04       2.55 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_AOI22_3)      0.05       2.60 r
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.63 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.70 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.72 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.78 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.86 f
  ex_stage_i/alu_i/add_168/U58/X (SAEDRVT14_NR2_MM_3)     0.02       2.89 r
  ex_stage_i/alu_i/add_168/U57/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U55/X (SAEDRVT14_NR2_MM_3)     0.02       2.97 r
  ex_stage_i/alu_i/add_168/U54/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.03 f
  ex_stage_i/alu_i/add_168/U53/X (SAEDRVT14_EN3_3)        0.09       3.12 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.15 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.20 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.25 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.25 f
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_AOI222_4)           0.08       3.33 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.04       3.37 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_INV_3)               0.04       3.41 r
  ex_stage_i/alu_i/U21/X (SAEDRVT14_OAI21_V1_4)           0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[33] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U294/X (SAEDRVT14_AOI22_3)     0.06       3.53 r
  ex_stage_i/alu_i/srl_283/U125/X (SAEDRVT14_INV_3)       0.02       3.55 f
  ex_stage_i/alu_i/srl_283/U293/X (SAEDRVT14_AO221_4)     0.05       3.60 f
  ex_stage_i/alu_i/srl_283/U123/X (SAEDRVT14_INV_3)       0.03       3.63 r
  ex_stage_i/alu_i/srl_283/U290/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.68 f
  ex_stage_i/alu_i/srl_283/U289/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U287/X (SAEDRVT14_AO221_4)     0.07       3.80 f
  ex_stage_i/alu_i/srl_283/B[12] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.80 f
  ex_stage_i/alu_i/U1321/X (SAEDRVT14_INV_3)              0.02       3.82 r
  ex_stage_i/alu_i/U1318/X (SAEDRVT14_OAI222_4)           0.08       3.90 f
  ex_stage_i/alu_i/U1316/X (SAEDRVT14_INV_3)              0.02       3.92 r
  ex_stage_i/alu_i/U1314/X (SAEDRVT14_MUXI2_4)            0.05       3.97 f
  ex_stage_i/alu_i/U135/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U98/X (SAEDRVT14_AN2_MM_3)             0.03       4.05 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U143/X (SAEDRVT14_AOI22_3)             0.05       4.13 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_INV_3)               0.02       4.15 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.21 f
  ex_stage_i/alu_i/U984/X (SAEDRVT14_AN3_4)               0.03       4.25 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_INV_3)               0.03       4.28 r
  ex_stage_i/alu_i/U440/X (SAEDRVT14_MUXI2_4)             0.06       4.33 f
  ex_stage_i/alu_i/U435/X (SAEDRVT14_OR3_4)               0.03       4.37 f
  ex_stage_i/alu_i/U434/X (SAEDRVT14_OR3_4)               0.04       4.41 f
  ex_stage_i/alu_i/result_o[28] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.41 f
  ex_stage_i/U77/X (SAEDRVT14_AOI222_4)                   0.08       4.49 r
  ex_stage_i/U98/X (SAEDRVT14_INV_3)                      0.02       4.52 f
  ex_stage_i/regfile_alu_wdata_fw_o[28] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.52 f
  id_stage_i/regfile_alu_wdata_fw_i[28] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.52 f
  id_stage_i/U1367/X (SAEDRVT14_INV_3)                    0.02       4.54 r
  id_stage_i/U1239/X (SAEDRVT14_OAI222_4)                 0.08       4.61 f
  id_stage_i/U1988/X (SAEDRVT14_AOI22_3)                  0.05       4.67 r
  id_stage_i/U1990/X (SAEDRVT14_ND2_CDC_4)                0.04       4.71 f
  id_stage_i/U1059/X (SAEDRVT14_AOI222_4)                 0.09       4.79 r
  id_stage_i/U452/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.85 f
  id_stage_i/mult_dot_op_b_ex_o_reg_28_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_28_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: id_stage_i/alu_operator_ex_o_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_31_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_1_/CK (SAEDRVT14_FDPSBQ_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_1_/Q (SAEDRVT14_FDPSBQ_4)
                                                          0.07       0.07 f
  id_stage_i/alu_operator_ex_o[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_operator_i[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/operator_i[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/U2127/X (SAEDRVT14_INV_3)              0.06       0.13 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_AN2_MM_3)              0.05       0.17 r
  ex_stage_i/alu_i/U2126/X (SAEDRVT14_INV_3)              0.03       0.20 f
  ex_stage_i/alu_i/U2125/X (SAEDRVT14_NR2_MM_3)           0.03       0.24 r
  ex_stage_i/alu_i/U2124/X (SAEDRVT14_EN2_3)              0.06       0.30 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.30 f
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_OR2_MM_4)     0.03       0.33 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AOI22_3)     0.05       0.38 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.42 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.48 f
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.51 r
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.56 f
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.59 r
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.65 f
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.67 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.73 f
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.75 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.81 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.83 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.89 f
  ex_stage_i/alu_i/add_168/U34/X (SAEDRVT14_OR2_MM_4)     0.03       0.92 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.04       0.97 r
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.02 f
  ex_stage_i/alu_i/add_168/U39/X (SAEDRVT14_OR2_MM_4)     0.04       1.06 f
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AOI22_3)     0.05       1.11 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       1.14 f
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.21 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.23 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.29 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.31 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.37 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.45 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.48 r
  ex_stage_i/alu_i/add_168/U103/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.56 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.62 f
  ex_stage_i/alu_i/add_168/U37/X (SAEDRVT14_OR2_MM_4)     0.03       1.65 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AOI22_3)      0.05       1.70 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_ND2_MM_4)     0.04       1.74 f
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       1.80 f
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_NR2_MM_3)     0.02       1.83 r
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.89 f
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_NR2_MM_3)     0.02       1.91 r
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.97 f
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_NR2_MM_3)     0.02       1.99 r
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.05 f
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_NR2_MM_3)     0.02       2.07 r
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.13 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_NR2_MM_3)     0.02       2.16 r
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.21 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_NR2_MM_3)     0.02       2.24 r
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.30 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.02       2.32 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.38 f
  ex_stage_i/alu_i/add_168/U36/X (SAEDRVT14_OR2_MM_4)     0.03       2.41 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_AOI22_3)      0.04       2.45 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.51 f
  ex_stage_i/alu_i/add_168/U38/X (SAEDRVT14_OR2_MM_4)     0.04       2.55 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_AOI22_3)      0.05       2.60 r
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       2.63 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.70 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_NR2_MM_3)     0.02       2.72 r
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.78 f
  ex_stage_i/alu_i/add_168/U61/X (SAEDRVT14_NR2_MM_3)     0.02       2.80 r
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.86 f
  ex_stage_i/alu_i/add_168/U58/X (SAEDRVT14_NR2_MM_3)     0.02       2.89 r
  ex_stage_i/alu_i/add_168/U57/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.94 f
  ex_stage_i/alu_i/add_168/U55/X (SAEDRVT14_NR2_MM_3)     0.02       2.97 r
  ex_stage_i/alu_i/add_168/U54/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.03 f
  ex_stage_i/alu_i/add_168/U53/X (SAEDRVT14_EN3_3)        0.09       3.12 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.12 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.15 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.20 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.25 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.25 f
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_AOI222_4)           0.08       3.33 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)             0.04       3.37 f
  ex_stage_i/alu_i/U149/X (SAEDRVT14_INV_3)               0.04       3.41 r
  ex_stage_i/alu_i/U21/X (SAEDRVT14_OAI21_V1_4)           0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[33] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U294/X (SAEDRVT14_AOI22_3)     0.06       3.53 r
  ex_stage_i/alu_i/srl_283/U125/X (SAEDRVT14_INV_3)       0.02       3.55 f
  ex_stage_i/alu_i/srl_283/U293/X (SAEDRVT14_AO221_4)     0.05       3.60 f
  ex_stage_i/alu_i/srl_283/U123/X (SAEDRVT14_INV_3)       0.03       3.63 r
  ex_stage_i/alu_i/srl_283/U290/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.68 f
  ex_stage_i/alu_i/srl_283/U289/X (SAEDRVT14_AO221_4)     0.05       3.73 f
  ex_stage_i/alu_i/srl_283/U287/X (SAEDRVT14_AO221_4)     0.07       3.80 f
  ex_stage_i/alu_i/srl_283/B[12] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.80 f
  ex_stage_i/alu_i/U1321/X (SAEDRVT14_INV_3)              0.02       3.82 r
  ex_stage_i/alu_i/U1318/X (SAEDRVT14_OAI222_4)           0.08       3.90 f
  ex_stage_i/alu_i/U1316/X (SAEDRVT14_INV_3)              0.02       3.92 r
  ex_stage_i/alu_i/U1314/X (SAEDRVT14_MUXI2_4)            0.05       3.97 f
  ex_stage_i/alu_i/U135/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U98/X (SAEDRVT14_AN2_MM_3)             0.03       4.05 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U143/X (SAEDRVT14_AOI22_3)             0.05       4.13 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_INV_3)               0.02       4.15 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AO2BB2_V1_4)         0.06       4.21 f
  ex_stage_i/alu_i/U984/X (SAEDRVT14_AN3_4)               0.03       4.25 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_INV_3)               0.03       4.28 r
  ex_stage_i/alu_i/U363/X (SAEDRVT14_MUXI2_4)             0.06       4.33 f
  ex_stage_i/alu_i/U356/X (SAEDRVT14_OR3_4)               0.03       4.37 f
  ex_stage_i/alu_i/U355/X (SAEDRVT14_OR3_4)               0.04       4.41 f
  ex_stage_i/alu_i/result_o[31] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.41 f
  ex_stage_i/U83/X (SAEDRVT14_AOI222_4)                   0.08       4.49 r
  ex_stage_i/U24/X (SAEDRVT14_INV_3)                      0.02       4.52 f
  ex_stage_i/regfile_alu_wdata_fw_o[31] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.52 f
  id_stage_i/regfile_alu_wdata_fw_i[31] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.52 f
  id_stage_i/U2016/X (SAEDRVT14_INV_3)                    0.02       4.54 r
  id_stage_i/U1193/X (SAEDRVT14_OAI222_4)                 0.08       4.61 f
  id_stage_i/U1997/X (SAEDRVT14_AOI22_3)                  0.05       4.67 r
  id_stage_i/U1999/X (SAEDRVT14_ND2_CDC_4)                0.04       4.71 f
  id_stage_i/U1051/X (SAEDRVT14_AOI222_4)                 0.09       4.79 r
  id_stage_i/U1050/X (SAEDRVT14_AO2BB2_V1_4)              0.06       4.85 f
  id_stage_i/alu_operand_b_ex_o_reg_31_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.86 f
  data arrival time                                                  4.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_31_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


1
