# Frequency_divider_using_2-n_T-Flip_Flop_with_FPGA
A configurable frequency divider circuit that divides an input clock frequency by 2^N, where N is the number of cascaded T flip-flops. Implemented in VHDL with hardware validation on the Nexys 4 DDR FPGA board.
