("4bit_xor:/\t4bit_xor project extracted" (("open" (nil hierarchy "/{project 4bit_xor extracted }:a"))) (((-59.044 -37.283) (55.41 31.811)) "a" "Layout" 3))("4bit_xor:/\t4bit_xor project layout" (("open" (nil hierarchy "/{project 4bit_xor layout }:a"))) (((-41.483 -6.132) (30.707 28.416)) "a" "Layout" 1))("1b_fullAdder:/\t1b_fullAdder project extracted" (("open" (nil hierarchy "/{project 1b_fullAdder extracted }:a"))) (((-10.835 -13.066) (60.855 30.212)) "a" "Layout" 5))("1b_fullAdder:/\t1b_fullAdder project layout" (("open" (nil hierarchy "/{project 1b_fullAdder layout }:a"))) (((-10.358 -9.691) (51.798 27.831)) "a" "Layout" 3))("nand:/\tnand project schematic" (("open" (nil hierarchy "/{project nand schematic }:r"))) (((-6.86875 -1.55625) (3.24375 2.05625)) "r" "Schematics XL" 42))("nand:/\tnand project layout" (("open" (nil hierarchy "/{project nand layout }:a"))) (((-6.814 -4.643) (11.119 2.951)) "a" "VLS-GXL" 45))("and:/\tand project schematic" (("open" (nil hierarchy "/{project and schematic }:a"))) (((-3.7875 -2.38125) (4.9125 3.19375)) "a" "Schematics" 41))("and:/\tand project extracted" (("open" (nil hierarchy "/{project and extracted }:a"))) (((-5.807 -8.365) (20.423 4.901)) "a" "VLS-GXL" 47))("and:/\tand project layout" (("open" (nil hierarchy "/{project and layout }:a"))) (((-5.42 -5.933) (12.56 3.161)) "a" "VLS-GXL" 36))("and:/\tand project layout_pinless" (("open" (nil hierarchy "/{project and layout_pinless }:a"))) (((-3.431 -4.262) (10.856 1.788)) "a" "VLS-GXL" 34))