Analysis & Synthesis report for pce_top
Fri Feb 17 18:29:10 2012
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |pce_top|bootState
 11. State Machine - |pce_top|sdram_controller:SDRC|chameleon_sdram:sdr|currentState
 12. State Machine - |pce_top|sdram_controller:SDRC|chameleon_sdram:sdr|currentPort
 13. State Machine - |pce_top|sdram_controller:SDRC|chameleon_sdram:sdr|ramState
 14. State Machine - |pce_top|huc6270:VDC|CPU
 15. State Machine - |pce_top|huc6270:VDC|DMAS
 16. State Machine - |pce_top|huc6270:VDC|DMA
 17. State Machine - |pce_top|huc6270:VDC|REN
 18. State Machine - |pce_top|huc6270:VDC|SP2
 19. State Machine - |pce_top|huc6270:VDC|SP1
 20. State Machine - |pce_top|huc6270:VDC|BG2
 21. State Machine - |pce_top|huc6270:VDC|BG1
 22. State Machine - |pce_top|huc6260:VCE|CTRL
 23. State Machine - |pce_top|huc6280:CPU|g00_audio_interface:DAC|state
 24. State Machine - |pce_top|huc6280:CPU|g00_audio_interface:DAC|state2
 25. State Machine - |pce_top|huc6280:CPU|psg:PSG|MIX
 26. State Machine - |pce_top|huc6280:CPU|cpu65xx:CPU|theCpuCycle
 27. Registers Removed During Synthesis
 28. Removed Registers Triggering Further Register Optimizations
 29. General Register Statistics
 30. Inverted Register Statistics
 31. Multiplexer Restructuring Statistics (Restructuring Performed)
 32. Source assignments for huc6280:CPU|psg:PSG|voltab:VT|altsyncram:altsyncram_component|altsyncram_1r71:auto_generated
 33. Source assignments for ram:RAM|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated
 34. Source assignments for huc6260:VCE|colram:ram|altsyncram:altsyncram_component|altsyncram_9q72:auto_generated
 35. Source assignments for huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated
 36. Source assignments for huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated
 37. Source assignments for huc6270:VDC|linebuf:bg_buf|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated
 38. Source assignments for huc6270:VDC|satram:sat|altsyncram:altsyncram_component|altsyncram_0oq1:auto_generated
 39. Source assignments for huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|altsyncram:ram_block1a0|altsyncram_ce73:auto_generated
 40. Source assignments for huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|altsyncram:ram_block1a0|altsyncram_ce73:auto_generated
 41. Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component
 42. Parameter Settings for User Entity Instance: huc6280:CPU|cpu65xx:CPU
 43. Parameter Settings for User Entity Instance: huc6280:CPU|psg:PSG|voltab:VT|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: ram:RAM|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: huc6260:VCE|colram:ram|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: huc6270:VDC|linebuf:bg_buf|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: huc6270:VDC|satram:sat|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: sdram_controller:SDRC|chameleon_sdram:sdr
 51. Parameter Settings for Inferred Entity Instance: huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|altsyncram:ram_block1a0
 52. Parameter Settings for Inferred Entity Instance: huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|altsyncram:ram_block1a0
 53. altpll Parameter Settings by Entity Instance
 54. altsyncram Parameter Settings by Entity Instance
 55. Port Connectivity Checks: "sdram_controller:SDRC|chameleon_sdram:sdr"
 56. Port Connectivity Checks: "sdram_controller:SDRC"
 57. Port Connectivity Checks: "huc6270:VDC|satram:sat"
 58. Port Connectivity Checks: "huc6270:VDC|linebuf:bg_buf"
 59. Port Connectivity Checks: "huc6260:VCE|colram:ram"
 60. Port Connectivity Checks: "huc6260:VCE"
 61. Port Connectivity Checks: "huc6280:CPU|g00_audio_interface:DAC"
 62. Port Connectivity Checks: "huc6280:CPU|cpu65xx:CPU"
 63. Port Connectivity Checks: "huc6280:CPU"
 64. Elapsed Time Per Partition
 65. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Feb 17 18:29:10 2012         ;
; Quartus II 32-bit Version          ; 11.1 Build 259 01/25/2012 SP 2 SJ Web Edition ;
; Revision Name                      ; pce_top                                       ;
; Top-level Entity Name              ; pce_top                                       ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 11,665                                        ;
;     Total combinational functions  ; 10,008                                        ;
;     Dedicated logic registers      ; 5,627                                         ;
; Total registers                    ; 5627                                          ;
; Total pins                         ; 231                                           ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 217,344                                       ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 1                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; pce_top            ; pce_top            ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Timing-Driven Synthesis                                                    ; On                 ; Off                ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+
; ../src/sdram_controller.vhd      ; yes             ; User VHDL File                         ; D:/FPGA/PCE/src/sdram_controller.vhd                                    ;
; ../src/chameleon_old_sdram.vhd   ; yes             ; User VHDL File                         ; D:/FPGA/PCE/src/chameleon_old_sdram.vhd                                 ;
; ../src/g00_audio_interface.vhd   ; yes             ; User VHDL File                         ; D:/FPGA/PCE/src/g00_audio_interface.vhd                                 ;
; ../src/psg.vhd                   ; yes             ; User VHDL File                         ; D:/FPGA/PCE/src/psg.vhd                                                 ;
; ../src/satram.vhd                ; yes             ; User Wizard-Generated File             ; D:/FPGA/PCE/src/satram.vhd                                              ;
; ../src/huc6270.vhd               ; yes             ; User VHDL File                         ; D:/FPGA/PCE/src/huc6270.vhd                                             ;
; ../src/cpu65xx_e.vhd             ; yes             ; User VHDL File                         ; D:/FPGA/PCE/src/cpu65xx_e.vhd                                           ;
; ../src/cpu65xx_fast.vhd          ; yes             ; User VHDL File                         ; D:/FPGA/PCE/src/cpu65xx_fast.vhd                                        ;
; ../src/hex.vhd                   ; yes             ; User VHDL File                         ; D:/FPGA/PCE/src/hex.vhd                                                 ;
; ../src/huc6260.vhd               ; yes             ; User VHDL File                         ; D:/FPGA/PCE/src/huc6260.vhd                                             ;
; ../src/huc6280.vhd               ; yes             ; User VHDL File                         ; D:/FPGA/PCE/src/huc6280.vhd                                             ;
; ../src/pce_top.vhd               ; yes             ; User VHDL File                         ; D:/FPGA/PCE/src/pce_top.vhd                                             ;
; ../src/pll.vhd                   ; yes             ; User Wizard-Generated File             ; D:/FPGA/PCE/src/pll.vhd                                                 ;
; ../src/ram.vhd                   ; yes             ; User Wizard-Generated File             ; D:/FPGA/PCE/src/ram.vhd                                                 ;
; ../src/colram.vhd                ; yes             ; User Wizard-Generated File             ; D:/FPGA/PCE/src/colram.vhd                                              ;
; ../src/scanline.vhd              ; yes             ; User Wizard-Generated File             ; D:/FPGA/PCE/src/scanline.vhd                                            ;
; ../src/linebuf.vhd               ; yes             ; User Wizard-Generated File             ; D:/FPGA/PCE/src/linebuf.vhd                                             ;
; ../src/voltab.vhd                ; yes             ; User Wizard-Generated File             ; D:/FPGA/PCE/src/voltab.vhd                                              ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altpll.tdf            ;
; aglobal111.inc                   ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/aglobal111.inc        ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/stratix_pll.inc       ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/stratixii_pll.inc     ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/cycloneii_pll.inc     ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf        ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/stratix_ram_block.inc ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_mux.inc           ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_decode.inc        ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/a_rdenreg.inc         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altrom.inc            ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altram.inc            ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altdpram.inc          ;
; db/altsyncram_1r71.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/FPGA/PCE/syn/db/altsyncram_1r71.tdf                                  ;
; /fpga/pce/data/voltab.mif        ; yes             ; Auto-Found Memory Initialization File  ; /fpga/pce/data/voltab.mif                                               ;
; db/altsyncram_u7a1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/FPGA/PCE/syn/db/altsyncram_u7a1.tdf                                  ;
; db/decode_1oa.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/FPGA/PCE/syn/db/decode_1oa.tdf                                       ;
; db/mux_hib.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/FPGA/PCE/syn/db/mux_hib.tdf                                          ;
; db/altsyncram_9q72.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/FPGA/PCE/syn/db/altsyncram_9q72.tdf                                  ;
; /fpga/pce/data/vce.mif           ; yes             ; Auto-Found Memory Initialization File  ; /fpga/pce/data/vce.mif                                                  ;
; db/altsyncram_0go1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/FPGA/PCE/syn/db/altsyncram_0go1.tdf                                  ;
; db/altsyncram_5l52.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/FPGA/PCE/syn/db/altsyncram_5l52.tdf                                  ;
; db/altsyncram_0oq1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/FPGA/PCE/syn/db/altsyncram_0oq1.tdf                                  ;
; /fpga/pce/data/sat.mif           ; yes             ; Auto-Found Memory Initialization File  ; /fpga/pce/data/sat.mif                                                  ;
; db/altsyncram_ce73.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/FPGA/PCE/syn/db/altsyncram_ce73.tdf                                  ;
; db/decode_4oa.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/FPGA/PCE/syn/db/decode_4oa.tdf                                       ;
; db/mux_lib.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/FPGA/PCE/syn/db/mux_lib.tdf                                          ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                         ;
+---------------------------------------------+---------------------------------------+
; Resource                                    ; Usage                                 ;
+---------------------------------------------+---------------------------------------+
; Estimated Total logic elements              ; 11,665                                ;
;                                             ;                                       ;
; Total combinational functions               ; 10008                                 ;
; Logic element usage by number of LUT inputs ;                                       ;
;     -- 4 input functions                    ; 6615                                  ;
;     -- 3 input functions                    ; 1762                                  ;
;     -- <=2 input functions                  ; 1631                                  ;
;                                             ;                                       ;
; Logic elements by mode                      ;                                       ;
;     -- normal mode                          ; 8540                                  ;
;     -- arithmetic mode                      ; 1468                                  ;
;                                             ;                                       ;
; Total registers                             ; 5627                                  ;
;     -- Dedicated logic registers            ; 5627                                  ;
;     -- I/O registers                        ; 0                                     ;
;                                             ;                                       ;
; I/O pins                                    ; 231                                   ;
; Total memory bits                           ; 217344                                ;
; Total PLLs                                  ; 1                                     ;
;     -- PLLs                                 ; 1                                     ;
;                                             ;                                       ;
; Maximum fan-out node                        ; pll:pll|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 5772                                  ;
; Total fan-out                               ; 54259                                 ;
; Average fan-out                             ; 3.39                                  ;
+---------------------------------------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                        ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |pce_top                                           ; 10008 (434)       ; 5627 (232)   ; 217344      ; 0            ; 0       ; 0         ; 231  ; 0            ; |pce_top                                                                                                                                                                   ;              ;
;    |hex:hexd0|                                     ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|hex:hexd0                                                                                                                                                         ;              ;
;    |hex:hexd1|                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|hex:hexd1                                                                                                                                                         ;              ;
;    |hex:hexd2|                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|hex:hexd2                                                                                                                                                         ;              ;
;    |hex:hexd3|                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|hex:hexd3                                                                                                                                                         ;              ;
;    |huc6260:VCE|                                   ; 210 (202)         ; 95 (87)      ; 41472       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|huc6260:VCE                                                                                                                                                       ;              ;
;       |colram:ram|                                 ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|huc6260:VCE|colram:ram                                                                                                                                            ;              ;
;          |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|huc6260:VCE|colram:ram|altsyncram:altsyncram_component                                                                                                            ;              ;
;             |altsyncram_9q72:auto_generated|       ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|huc6260:VCE|colram:ram|altsyncram:altsyncram_component|altsyncram_9q72:auto_generated                                                                             ;              ;
;       |scanline:sl0|                               ; 4 (0)             ; 4 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|huc6260:VCE|scanline:sl0                                                                                                                                          ;              ;
;          |altsyncram:altsyncram_component|         ; 4 (0)             ; 4 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component                                                                                                          ;              ;
;             |altsyncram_0go1:auto_generated|       ; 4 (0)             ; 4 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated                                                                           ;              ;
;                |altsyncram:ram_block1a0|           ; 4 (0)             ; 4 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|altsyncram:ram_block1a0                                                   ;              ;
;                   |altsyncram_ce73:auto_generated| ; 4 (0)             ; 4 (4)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|altsyncram:ram_block1a0|altsyncram_ce73:auto_generated                    ;              ;
;                      |decode_4oa:decode2|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|altsyncram:ram_block1a0|altsyncram_ce73:auto_generated|decode_4oa:decode2 ;              ;
;       |scanline:sl1|                               ; 4 (0)             ; 4 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|huc6260:VCE|scanline:sl1                                                                                                                                          ;              ;
;          |altsyncram:altsyncram_component|         ; 4 (0)             ; 4 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component                                                                                                          ;              ;
;             |altsyncram_0go1:auto_generated|       ; 4 (0)             ; 4 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated                                                                           ;              ;
;                |altsyncram:ram_block1a0|           ; 4 (0)             ; 4 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|altsyncram:ram_block1a0                                                   ;              ;
;                   |altsyncram_ce73:auto_generated| ; 4 (0)             ; 4 (4)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|altsyncram:ram_block1a0|altsyncram_ce73:auto_generated                    ;              ;
;                      |decode_4oa:decode2|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|altsyncram:ram_block1a0|altsyncram_ce73:auto_generated|decode_4oa:decode2 ;              ;
;    |huc6270:VDC|                                   ; 4328 (4328)       ; 2768 (2768)  ; 12032       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|huc6270:VDC                                                                                                                                                       ;              ;
;       |linebuf:bg_buf|                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|huc6270:VDC|linebuf:bg_buf                                                                                                                                        ;              ;
;          |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|huc6270:VDC|linebuf:bg_buf|altsyncram:altsyncram_component                                                                                                        ;              ;
;             |altsyncram_5l52:auto_generated|       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|huc6270:VDC|linebuf:bg_buf|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated                                                                         ;              ;
;       |satram:sat|                                 ; 0 (0)             ; 0 (0)        ; 3840        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|huc6270:VDC|satram:sat                                                                                                                                            ;              ;
;          |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 3840        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|huc6270:VDC|satram:sat|altsyncram:altsyncram_component                                                                                                            ;              ;
;             |altsyncram_0oq1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 3840        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|huc6270:VDC|satram:sat|altsyncram:altsyncram_component|altsyncram_0oq1:auto_generated                                                                             ;              ;
;    |huc6280:CPU|                                   ; 4688 (280)        ; 2127 (114)   ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|huc6280:CPU                                                                                                                                                       ;              ;
;       |cpu65xx:CPU|                                ; 1361 (1361)       ; 334 (334)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|huc6280:CPU|cpu65xx:CPU                                                                                                                                           ;              ;
;       |g00_audio_interface:DAC|                    ; 231 (231)         ; 122 (122)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|huc6280:CPU|g00_audio_interface:DAC                                                                                                                               ;              ;
;       |psg:PSG|                                    ; 2816 (2816)       ; 1557 (1557)  ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|huc6280:CPU|psg:PSG                                                                                                                                               ;              ;
;          |voltab:VT|                               ; 0 (0)             ; 0 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|huc6280:CPU|psg:PSG|voltab:VT                                                                                                                                     ;              ;
;             |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|huc6280:CPU|psg:PSG|voltab:VT|altsyncram:altsyncram_component                                                                                                     ;              ;
;                |altsyncram_1r71:auto_generated|    ; 0 (0)             ; 0 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|huc6280:CPU|psg:PSG|voltab:VT|altsyncram:altsyncram_component|altsyncram_1r71:auto_generated                                                                      ;              ;
;    |pll:pll|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|pll:pll                                                                                                                                                           ;              ;
;       |altpll:altpll_component|                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|pll:pll|altpll:altpll_component                                                                                                                                   ;              ;
;    |ram:RAM|                                       ; 2 (0)             ; 2 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|ram:RAM                                                                                                                                                           ;              ;
;       |altsyncram:altsyncram_component|            ; 2 (0)             ; 2 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|ram:RAM|altsyncram:altsyncram_component                                                                                                                           ;              ;
;          |altsyncram_u7a1:auto_generated|          ; 2 (0)             ; 2 (2)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|ram:RAM|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated                                                                                            ;              ;
;             |decode_1oa:decode3|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|ram:RAM|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|decode_1oa:decode3                                                                         ;              ;
;    |sdram_controller:SDRC|                         ; 314 (0)           ; 403 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|sdram_controller:SDRC                                                                                                                                             ;              ;
;       |chameleon_sdram:sdr|                        ; 314 (314)         ; 403 (403)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pce_top|sdram_controller:SDRC|chameleon_sdram:sdr                                                                                                                         ;              ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------+
; Name                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------+
; huc6260:VCE|colram:ram|altsyncram:altsyncram_component|altsyncram_9q72:auto_generated|ALTSYNCRAM                                                          ; AUTO ; True Dual Port   ; 512          ; 9            ; 512          ; 9            ; 4608  ; ../data/vce.mif    ;
; huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|altsyncram:ram_block1a0|altsyncram_ce73:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 9            ; 2048         ; 9            ; 18432 ; None               ;
; huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|altsyncram:ram_block1a0|altsyncram_ce73:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 9            ; 2048         ; 9            ; 18432 ; None               ;
; huc6270:VDC|linebuf:bg_buf|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated|ALTSYNCRAM                                                      ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None               ;
; huc6270:VDC|satram:sat|altsyncram:altsyncram_component|altsyncram_0oq1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096  ; ../data/sat.mif    ;
; huc6280:CPU|psg:PSG|voltab:VT|altsyncram:altsyncram_component|altsyncram_1r71:auto_generated|ALTSYNCRAM                                                   ; AUTO ; ROM              ; 4096         ; 24           ; --           ; --           ; 98304 ; ../data/voltab.mif ;
; ram:RAM|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ALTSYNCRAM                                                                         ; AUTO ; Single Port      ; 8192         ; 8            ; --           ; --           ; 65536 ; None               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------+


The IP Core highlighted in red is outdated. Regenerate the outdated IP with the current version of the Quartus II software and the MegaWizard interface.
+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                        ; IP Include File              ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+------------------------------+
; Altera ; RAM: 2-PORT  ; 9.1     ; N/A          ; N/A          ; |pce_top|huc6260:VCE|colram:ram        ; D:/FPGA/PCE/src/colram.vhd   ;
; Altera ; RAM: 2-PORT  ; 9.1     ; N/A          ; N/A          ; |pce_top|huc6260:VCE|scanline:sl0      ; D:/FPGA/PCE/src/scanline.vhd ;
; Altera ; RAM: 2-PORT  ; 9.1     ; N/A          ; N/A          ; |pce_top|huc6260:VCE|scanline:sl1      ; D:/FPGA/PCE/src/scanline.vhd ;
; Altera ; RAM: 2-PORT  ; 9.1     ; N/A          ; N/A          ; |pce_top|huc6270:VDC|linebuf:bg_buf    ; D:/FPGA/PCE/src/linebuf.vhd  ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |pce_top|huc6270:VDC|satram:sat        ; D:/FPGA/PCE/src/satram.vhd   ;
; Altera ; ROM: 1-PORT  ; 9.1     ; N/A          ; N/A          ; |pce_top|huc6280:CPU|psg:PSG|voltab:VT ; D:/FPGA/PCE/src/voltab.vhd   ;
; Altera ; ALTPLL       ; 11.1    ; N/A          ; N/A          ; |pce_top|pll:pll                       ; D:/FPGA/PCE/src/pll.vhd      ;
; Altera ; RAM: 1-PORT  ; 9.1     ; N/A          ; N/A          ; |pce_top|ram:RAM                       ; D:/FPGA/PCE/src/ram.vhd      ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pce_top|bootState                                                                                                                                  ;
+------------------------+---------------------+--------------------+------------------------+------------------------+-----------------------+-----------------------+
; Name                   ; bootState.BOOT_DONE ; bootState.BOOT_REL ; bootState.BOOT_WRITE_2 ; bootState.BOOT_WRITE_1 ; bootState.BOOT_READ_2 ; bootState.BOOT_READ_1 ;
+------------------------+---------------------+--------------------+------------------------+------------------------+-----------------------+-----------------------+
; bootState.BOOT_READ_1  ; 0                   ; 0                  ; 0                      ; 0                      ; 0                     ; 0                     ;
; bootState.BOOT_READ_2  ; 0                   ; 0                  ; 0                      ; 0                      ; 1                     ; 1                     ;
; bootState.BOOT_WRITE_1 ; 0                   ; 0                  ; 0                      ; 1                      ; 0                     ; 1                     ;
; bootState.BOOT_WRITE_2 ; 0                   ; 0                  ; 1                      ; 0                      ; 0                     ; 1                     ;
; bootState.BOOT_REL     ; 0                   ; 1                  ; 0                      ; 0                      ; 0                     ; 1                     ;
; bootState.BOOT_DONE    ; 1                   ; 0                  ; 0                      ; 0                      ; 0                     ; 1                     ;
+------------------------+---------------------+--------------------+------------------------+------------------------+-----------------------+-----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pce_top|sdram_controller:SDRC|chameleon_sdram:sdr|currentState                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+------------------------------+--------------------------------+----------------------------+----------------------------+------------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-----------------------+--------------------------+----------------------------+----------------------------+---------------------------------+-----------------------+
; Name                            ; currentState.RAM_AUTOREFRESH ; currentState.RAM_PRECHARGE_ALL ; currentState.RAM_PRECHARGE ; currentState.RAM_WRITE_DLY ; currentState.RAM_WRITE_ABORT ; currentState.RAM_WRITE_4 ; currentState.RAM_WRITE_3 ; currentState.RAM_WRITE_2 ; currentState.RAM_WRITE_1 ; currentState.RAM_READ_5 ; currentState.RAM_READ_4 ; currentState.RAM_READ_3 ; currentState.RAM_READ_2 ; currentState.RAM_READ_1 ; currentState.RAM_ACTIVE ; currentState.RAM_IDLE ; currentState.RAM_SETMODE ; currentState.RAM_INITAUTO2 ; currentState.RAM_INITAUTO1 ; currentState.RAM_INIT_PRECHARGE ; currentState.RAM_INIT ;
+---------------------------------+------------------------------+--------------------------------+----------------------------+----------------------------+------------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-----------------------+--------------------------+----------------------------+----------------------------+---------------------------------+-----------------------+
; currentState.RAM_INIT           ; 0                            ; 0                              ; 0                          ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 0                     ;
; currentState.RAM_INIT_PRECHARGE ; 0                            ; 0                              ; 0                          ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 1                               ; 1                     ;
; currentState.RAM_INITAUTO1      ; 0                            ; 0                              ; 0                          ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 1                          ; 0                               ; 1                     ;
; currentState.RAM_INITAUTO2      ; 0                            ; 0                              ; 0                          ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                     ; 0                        ; 1                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_SETMODE        ; 0                            ; 0                              ; 0                          ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                     ; 1                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_IDLE           ; 0                            ; 0                              ; 0                          ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_ACTIVE         ; 0                            ; 0                              ; 0                          ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_READ_1         ; 0                            ; 0                              ; 0                          ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_READ_2         ; 0                            ; 0                              ; 0                          ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_READ_3         ; 0                            ; 0                              ; 0                          ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_READ_4         ; 0                            ; 0                              ; 0                          ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_READ_5         ; 0                            ; 0                              ; 0                          ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_WRITE_1        ; 0                            ; 0                              ; 0                          ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 1                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_WRITE_2        ; 0                            ; 0                              ; 0                          ; 0                          ; 0                            ; 0                        ; 0                        ; 1                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_WRITE_3        ; 0                            ; 0                              ; 0                          ; 0                          ; 0                            ; 0                        ; 1                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_WRITE_4        ; 0                            ; 0                              ; 0                          ; 0                          ; 0                            ; 1                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_WRITE_ABORT    ; 0                            ; 0                              ; 0                          ; 0                          ; 1                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_WRITE_DLY      ; 0                            ; 0                              ; 0                          ; 1                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_PRECHARGE      ; 0                            ; 0                              ; 1                          ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_PRECHARGE_ALL  ; 0                            ; 1                              ; 0                          ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
; currentState.RAM_AUTOREFRESH    ; 1                            ; 0                              ; 0                          ; 0                          ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                     ; 0                        ; 0                          ; 0                          ; 0                               ; 1                     ;
+---------------------------------+------------------------------+--------------------------------+----------------------------+----------------------------+------------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-----------------------+--------------------------+----------------------------+----------------------------+---------------------------------+-----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pce_top|sdram_controller:SDRC|chameleon_sdram:sdr|currentPort                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------+------------------------+------------------------+--------------------------+------------------------+------------------------+-------------------------+-------------------------+---------------------------+----------------------+--------------------------+-------------------------+-----------------------+-----------------------+------------------------+-----------------------+
; Name                      ; currentPort.PORT_ROMWR ; currentPort.PORT_ROMRD ; currentPort.PORT_VDCDMAS ; currentPort.PORT_VDCBG ; currentPort.PORT_VDCSP ; currentPort.PORT_VDCDMA ; currentPort.PORT_VDCCPU ; currentPort.PORT_CPU_1541 ; currentPort.PORT_REU ; currentPort.PORT_CPU6510 ; currentPort.PORT_VICVID ; currentPort.PORT_VID1 ; currentPort.PORT_VID0 ; currentPort.PORT_CACHE ; currentPort.PORT_NONE ;
+---------------------------+------------------------+------------------------+--------------------------+------------------------+------------------------+-------------------------+-------------------------+---------------------------+----------------------+--------------------------+-------------------------+-----------------------+-----------------------+------------------------+-----------------------+
; currentPort.PORT_NONE     ; 0                      ; 0                      ; 0                        ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                    ; 0                        ; 0                       ; 0                     ; 0                     ; 0                      ; 0                     ;
; currentPort.PORT_CACHE    ; 0                      ; 0                      ; 0                        ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                    ; 0                        ; 0                       ; 0                     ; 0                     ; 1                      ; 1                     ;
; currentPort.PORT_VID0     ; 0                      ; 0                      ; 0                        ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                    ; 0                        ; 0                       ; 0                     ; 1                     ; 0                      ; 1                     ;
; currentPort.PORT_VID1     ; 0                      ; 0                      ; 0                        ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                    ; 0                        ; 0                       ; 1                     ; 0                     ; 0                      ; 1                     ;
; currentPort.PORT_VICVID   ; 0                      ; 0                      ; 0                        ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                    ; 0                        ; 1                       ; 0                     ; 0                     ; 0                      ; 1                     ;
; currentPort.PORT_CPU6510  ; 0                      ; 0                      ; 0                        ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                    ; 1                        ; 0                       ; 0                     ; 0                     ; 0                      ; 1                     ;
; currentPort.PORT_REU      ; 0                      ; 0                      ; 0                        ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 1                    ; 0                        ; 0                       ; 0                     ; 0                     ; 0                      ; 1                     ;
; currentPort.PORT_CPU_1541 ; 0                      ; 0                      ; 0                        ; 0                      ; 0                      ; 0                       ; 0                       ; 1                         ; 0                    ; 0                        ; 0                       ; 0                     ; 0                     ; 0                      ; 1                     ;
; currentPort.PORT_VDCCPU   ; 0                      ; 0                      ; 0                        ; 0                      ; 0                      ; 0                       ; 1                       ; 0                         ; 0                    ; 0                        ; 0                       ; 0                     ; 0                     ; 0                      ; 1                     ;
; currentPort.PORT_VDCDMA   ; 0                      ; 0                      ; 0                        ; 0                      ; 0                      ; 1                       ; 0                       ; 0                         ; 0                    ; 0                        ; 0                       ; 0                     ; 0                     ; 0                      ; 1                     ;
; currentPort.PORT_VDCSP    ; 0                      ; 0                      ; 0                        ; 0                      ; 1                      ; 0                       ; 0                       ; 0                         ; 0                    ; 0                        ; 0                       ; 0                     ; 0                     ; 0                      ; 1                     ;
; currentPort.PORT_VDCBG    ; 0                      ; 0                      ; 0                        ; 1                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                    ; 0                        ; 0                       ; 0                     ; 0                     ; 0                      ; 1                     ;
; currentPort.PORT_VDCDMAS  ; 0                      ; 0                      ; 1                        ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                    ; 0                        ; 0                       ; 0                     ; 0                     ; 0                      ; 1                     ;
; currentPort.PORT_ROMRD    ; 0                      ; 1                      ; 0                        ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                    ; 0                        ; 0                       ; 0                     ; 0                     ; 0                      ; 1                     ;
; currentPort.PORT_ROMWR    ; 1                      ; 0                      ; 0                        ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                    ; 0                        ; 0                       ; 0                     ; 0                     ; 0                      ; 1                     ;
+---------------------------+------------------------+------------------------+--------------------------+------------------------+------------------------+-------------------------+-------------------------+---------------------------+----------------------+--------------------------+-------------------------+-----------------------+-----------------------+------------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pce_top|sdram_controller:SDRC|chameleon_sdram:sdr|ramState                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+--------------------------+----------------------------+------------------------+------------------------+--------------------------+----------------------+----------------------+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+-------------------+----------------------+------------------------+------------------------+-----------------------------+-------------------+
; Name                        ; ramState.RAM_AUTOREFRESH ; ramState.RAM_PRECHARGE_ALL ; ramState.RAM_PRECHARGE ; ramState.RAM_WRITE_DLY ; ramState.RAM_WRITE_ABORT ; ramState.RAM_WRITE_4 ; ramState.RAM_WRITE_3 ; ramState.RAM_WRITE_2 ; ramState.RAM_WRITE_1 ; ramState.RAM_READ_5 ; ramState.RAM_READ_4 ; ramState.RAM_READ_3 ; ramState.RAM_READ_2 ; ramState.RAM_READ_1 ; ramState.RAM_ACTIVE ; ramState.RAM_IDLE ; ramState.RAM_SETMODE ; ramState.RAM_INITAUTO2 ; ramState.RAM_INITAUTO1 ; ramState.RAM_INIT_PRECHARGE ; ramState.RAM_INIT ;
+-----------------------------+--------------------------+----------------------------+------------------------+------------------------+--------------------------+----------------------+----------------------+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+-------------------+----------------------+------------------------+------------------------+-----------------------------+-------------------+
; ramState.RAM_INIT           ; 0                        ; 0                          ; 0                      ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 0                 ;
; ramState.RAM_INIT_PRECHARGE ; 0                        ; 0                          ; 0                      ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 1                           ; 1                 ;
; ramState.RAM_INITAUTO1      ; 0                        ; 0                          ; 0                      ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 1                      ; 0                           ; 1                 ;
; ramState.RAM_INITAUTO2      ; 0                        ; 0                          ; 0                      ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                    ; 1                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_SETMODE        ; 0                        ; 0                          ; 0                      ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 1                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_IDLE           ; 0                        ; 0                          ; 0                      ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_ACTIVE         ; 0                        ; 0                          ; 0                      ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_READ_1         ; 0                        ; 0                          ; 0                      ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_READ_2         ; 0                        ; 0                          ; 0                      ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_READ_3         ; 0                        ; 0                          ; 0                      ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_READ_4         ; 0                        ; 0                          ; 0                      ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_READ_5         ; 0                        ; 0                          ; 0                      ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_WRITE_1        ; 0                        ; 0                          ; 0                      ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 1                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_WRITE_2        ; 0                        ; 0                          ; 0                      ; 0                      ; 0                        ; 0                    ; 0                    ; 1                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_WRITE_3        ; 0                        ; 0                          ; 0                      ; 0                      ; 0                        ; 0                    ; 1                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_WRITE_4        ; 0                        ; 0                          ; 0                      ; 0                      ; 0                        ; 1                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_WRITE_ABORT    ; 0                        ; 0                          ; 0                      ; 0                      ; 1                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_WRITE_DLY      ; 0                        ; 0                          ; 0                      ; 1                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_PRECHARGE      ; 0                        ; 0                          ; 1                      ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_PRECHARGE_ALL  ; 0                        ; 1                          ; 0                      ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
; ramState.RAM_AUTOREFRESH    ; 1                        ; 0                          ; 0                      ; 0                      ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                    ; 0                      ; 0                      ; 0                           ; 1                 ;
+-----------------------------+--------------------------+----------------------------+------------------------+------------------------+--------------------------+----------------------+----------------------+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+-------------------+----------------------+------------------------+------------------------+-----------------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pce_top|huc6270:VDC|CPU                                                                                                 ;
+------------------------+--------------+------------------------+--------------------+--------------------+----------------+--------------+
; Name                   ; CPU.CPU_WAIT ; CPU.CPU_RAM_PRE_WR_INC ; CPU.CPU_RAM_WR_INC ; CPU.CPU_RAM_PRE_RD ; CPU.CPU_RAM_RD ; CPU.CPU_IDLE ;
+------------------------+--------------+------------------------+--------------------+--------------------+----------------+--------------+
; CPU.CPU_IDLE           ; 0            ; 0                      ; 0                  ; 0                  ; 0              ; 0            ;
; CPU.CPU_RAM_RD         ; 0            ; 0                      ; 0                  ; 0                  ; 1              ; 1            ;
; CPU.CPU_RAM_PRE_RD     ; 0            ; 0                      ; 0                  ; 1                  ; 0              ; 1            ;
; CPU.CPU_RAM_WR_INC     ; 0            ; 0                      ; 1                  ; 0                  ; 0              ; 1            ;
; CPU.CPU_RAM_PRE_WR_INC ; 0            ; 1                      ; 0                  ; 0                  ; 0              ; 1            ;
; CPU.CPU_WAIT           ; 1            ; 0                      ; 0                  ; 0                  ; 0              ; 1            ;
+------------------------+--------------+------------------------+--------------------+--------------------+----------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pce_top|huc6270:VDC|DMAS                                                                               ;
+-----------------+---------------+-----------------+-----------------+-----------------+----------------+----------------+
; Name            ; DMAS.DMAS_END ; DMAS.DMAS_WRITE ; DMAS.DMAS_READ2 ; DMAS.DMAS_READ1 ; DMAS.DMAS_READ ; DMAS.DMAS_IDLE ;
+-----------------+---------------+-----------------+-----------------+-----------------+----------------+----------------+
; DMAS.DMAS_IDLE  ; 0             ; 0               ; 0               ; 0               ; 0              ; 0              ;
; DMAS.DMAS_READ  ; 0             ; 0               ; 0               ; 0               ; 1              ; 1              ;
; DMAS.DMAS_READ1 ; 0             ; 0               ; 0               ; 1               ; 0              ; 1              ;
; DMAS.DMAS_READ2 ; 0             ; 0               ; 1               ; 0               ; 0              ; 1              ;
; DMAS.DMAS_WRITE ; 0             ; 1               ; 0               ; 0               ; 0              ; 1              ;
; DMAS.DMAS_END   ; 1             ; 0               ; 0               ; 0               ; 0              ; 1              ;
+-----------------+---------------+-----------------+-----------------+-----------------+----------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pce_top|huc6270:VDC|DMA                                                                                                                      ;
+----------------+---------------+--------------+----------------+----------------+---------------+---------------+---------------+--------------+--------------+
; Name           ; DMA.DMA_LOOP2 ; DMA.DMA_LOOP ; DMA.DMA_WRITE2 ; DMA.DMA_WRITE1 ; DMA.DMA_WRITE ; DMA.DMA_READ2 ; DMA.DMA_READ1 ; DMA.DMA_READ ; DMA.DMA_IDLE ;
+----------------+---------------+--------------+----------------+----------------+---------------+---------------+---------------+--------------+--------------+
; DMA.DMA_IDLE   ; 0             ; 0            ; 0              ; 0              ; 0             ; 0             ; 0             ; 0            ; 0            ;
; DMA.DMA_READ   ; 0             ; 0            ; 0              ; 0              ; 0             ; 0             ; 0             ; 1            ; 1            ;
; DMA.DMA_READ1  ; 0             ; 0            ; 0              ; 0              ; 0             ; 0             ; 1             ; 0            ; 1            ;
; DMA.DMA_READ2  ; 0             ; 0            ; 0              ; 0              ; 0             ; 1             ; 0             ; 0            ; 1            ;
; DMA.DMA_WRITE  ; 0             ; 0            ; 0              ; 0              ; 1             ; 0             ; 0             ; 0            ; 1            ;
; DMA.DMA_WRITE1 ; 0             ; 0            ; 0              ; 1              ; 0             ; 0             ; 0             ; 0            ; 1            ;
; DMA.DMA_WRITE2 ; 0             ; 0            ; 1              ; 0              ; 0             ; 0             ; 0             ; 0            ; 1            ;
; DMA.DMA_LOOP   ; 0             ; 1            ; 0              ; 0              ; 0             ; 0             ; 0             ; 0            ; 1            ;
; DMA.DMA_LOOP2  ; 1             ; 0            ; 0              ; 0              ; 0             ; 0             ; 0             ; 0            ; 1            ;
+----------------+---------------+--------------+----------------+----------------+---------------+---------------+---------------+--------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |pce_top|huc6270:VDC|REN                            ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; REN.REN_CLK ; REN.REN_BGW ; REN.REN_INI ; REN.REN_BGR ;
+-------------+-------------+-------------+-------------+-------------+
; REN.REN_BGR ; 0           ; 0           ; 0           ; 0           ;
; REN.REN_INI ; 0           ; 0           ; 1           ; 1           ;
; REN.REN_BGW ; 0           ; 1           ; 0           ; 1           ;
; REN.REN_CLK ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pce_top|huc6270:VDC|SP2                                                                                                                                          ;
+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+
; Name          ; SP2.SP2_END ; SP2.SP2_RD3_W ; SP2.SP2_RD3 ; SP2.SP2_RD2_W ; SP2.SP2_RD2 ; SP2.SP2_RD1_W ; SP2.SP2_RD1 ; SP2.SP2_RD0_W ; SP2.SP2_RD0 ; SP2.SP2_INI_W ; SP2.SP2_INI ;
+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+
; SP2.SP2_INI   ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ;
; SP2.SP2_INI_W ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 1             ; 1           ;
; SP2.SP2_RD0   ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ; 0             ; 1           ;
; SP2.SP2_RD0_W ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 1             ; 0           ; 0             ; 1           ;
; SP2.SP2_RD1   ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ; 0             ; 0           ; 0             ; 1           ;
; SP2.SP2_RD1_W ; 0           ; 0             ; 0           ; 0             ; 0           ; 1             ; 0           ; 0             ; 0           ; 0             ; 1           ;
; SP2.SP2_RD2   ; 0           ; 0             ; 0           ; 0             ; 1           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ;
; SP2.SP2_RD2_W ; 0           ; 0             ; 0           ; 1             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ;
; SP2.SP2_RD3   ; 0           ; 0             ; 1           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ;
; SP2.SP2_RD3_W ; 0           ; 1             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ;
; SP2.SP2_END   ; 1           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ;
+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pce_top|huc6270:VDC|SP1                                                                                                                      ;
+---------------+-------------+--------------+---------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name          ; SP1.SP1_END ; SP1.SP1_LOOP ; SP1.SP1_RIGHT ; SP1.SP1_LEFT ; SP1.SP1_TST ; SP1.SP1_RD3 ; SP1.SP1_RD2 ; SP1.SP1_RD1 ; SP1.SP1_RD0 ; SP1.SP1_INI ;
+---------------+-------------+--------------+---------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+
; SP1.SP1_INI   ; 0           ; 0            ; 0             ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; SP1.SP1_RD0   ; 0           ; 0            ; 0             ; 0            ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; SP1.SP1_RD1   ; 0           ; 0            ; 0             ; 0            ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; SP1.SP1_RD2   ; 0           ; 0            ; 0             ; 0            ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; SP1.SP1_RD3   ; 0           ; 0            ; 0             ; 0            ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; SP1.SP1_TST   ; 0           ; 0            ; 0             ; 0            ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; SP1.SP1_LEFT  ; 0           ; 0            ; 0             ; 1            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; SP1.SP1_RIGHT ; 0           ; 0            ; 1             ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; SP1.SP1_LOOP  ; 0           ; 1            ; 0             ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; SP1.SP1_END   ; 1           ; 0            ; 0             ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+---------------+-------------+--------------+---------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------+
; State Machine - |pce_top|huc6270:VDC|BG2                   ;
+---------------+--------------+---------------+-------------+
; Name          ; BG2.BG2_LOOP ; BG2.BG2_WRITE ; BG2.BG2_INI ;
+---------------+--------------+---------------+-------------+
; BG2.BG2_INI   ; 0            ; 0             ; 0           ;
; BG2.BG2_WRITE ; 0            ; 1             ; 1           ;
; BG2.BG2_LOOP  ; 1            ; 0             ; 1           ;
+---------------+--------------+---------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pce_top|huc6270:VDC|BG1                                                                                                                                                                        ;
+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+
; Name          ; BG1.BG1_END ; BG1.BG1_CG1_W ; BG1.BG1_CG1 ; BG1.BG1_CG0_W ; BG1.BG1_CG0 ; BG1.BG1_NOP_W ; BG1.BG1_NOP ; BG1.BG1_BAT_W ; BG1.BG1_BAT ; BG1.BG1_CPU_W ; BG1.BG1_CPU ; BG1.BG1_INI_W ; BG1.BG1_INI ;
+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+
; BG1.BG1_INI   ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ;
; BG1.BG1_INI_W ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 1             ; 1           ;
; BG1.BG1_CPU   ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ; 0             ; 1           ;
; BG1.BG1_CPU_W ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 1             ; 0           ; 0             ; 1           ;
; BG1.BG1_BAT   ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ; 0             ; 0           ; 0             ; 1           ;
; BG1.BG1_BAT_W ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 1             ; 0           ; 0             ; 0           ; 0             ; 1           ;
; BG1.BG1_NOP   ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ;
; BG1.BG1_NOP_W ; 0           ; 0             ; 0           ; 0             ; 0           ; 1             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ;
; BG1.BG1_CG0   ; 0           ; 0             ; 0           ; 0             ; 1           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ;
; BG1.BG1_CG0_W ; 0           ; 0             ; 0           ; 1             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ;
; BG1.BG1_CG1   ; 0           ; 0             ; 1           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ;
; BG1.BG1_CG1_W ; 0           ; 1             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ;
; BG1.BG1_END   ; 1           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 0           ; 0             ; 1           ;
+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+---------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |pce_top|huc6260:VCE|CTRL                         ;
+----------------+----------------+----------------+----------------+
; Name           ; CTRL.CTRL_INCR ; CTRL.CTRL_WAIT ; CTRL.CTRL_IDLE ;
+----------------+----------------+----------------+----------------+
; CTRL.CTRL_IDLE ; 0              ; 0              ; 0              ;
; CTRL.CTRL_WAIT ; 0              ; 1              ; 1              ;
; CTRL.CTRL_INCR ; 1              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pce_top|huc6280:CPU|g00_audio_interface:DAC|state                                                                                                                                                                                                                                                                                               ;
+----------------+------------+-------------+-------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+----------+----------+----------+----------------+----------------+
; Name           ; state.send ; state.sw2b3 ; state.sw2b2 ; state.sw2b1 ; state.sw1b3 ; state.sw1b2 ; state.sw1b1 ; state.sack33 ; state.sack32 ; state.sack31 ; state.sack23 ; state.sack22 ; state.sack21 ; state.sack13 ; state.sack12 ; state.sack11 ; state.sab3 ; state.sab2 ; state.sab1 ; state.s2 ; state.s1 ; state.s0 ; state.sw_init1 ; state.sw_init0 ;
+----------------+------------+-------------+-------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+----------+----------+----------+----------------+----------------+
; state.sw_init0 ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 0              ;
; state.sw_init1 ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 1              ; 1              ;
; state.s0       ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 1        ; 0              ; 1              ;
; state.s1       ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 1        ; 0        ; 0              ; 1              ;
; state.s2       ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 1        ; 0        ; 0        ; 0              ; 1              ;
; state.sab1     ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 1          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sab2     ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 1          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sab3     ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sack11   ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sack12   ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sack13   ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sack21   ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sack22   ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sack23   ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sack31   ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sack32   ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sack33   ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sw1b1    ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sw1b2    ; 0          ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sw1b3    ; 0          ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sw2b1    ; 0          ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sw2b2    ; 0          ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.sw2b3    ; 0          ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
; state.send     ; 1          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0        ; 0        ; 0        ; 0              ; 1              ;
+----------------+------------+-------------+-------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+------------+------------+------------+----------+----------+----------+----------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |pce_top|huc6280:CPU|g00_audio_interface:DAC|state2                     ;
+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; state2.sw_write ; state2.sw_ready ; state2.sw_init1 ; state2.sw_init0 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+
; state2.sw_init0 ; 0               ; 0               ; 0               ; 0               ;
; state2.sw_init1 ; 0               ; 0               ; 1               ; 1               ;
; state2.sw_ready ; 0               ; 1               ; 0               ; 1               ;
; state2.sw_write ; 1               ; 0               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pce_top|huc6280:CPU|psg:PSG|MIX                                                                                              ;
+----------------+-------------+---------------+----------------+---------------+---------------+----------------+---------------+--------------+
; Name           ; MIX.MIX_END ; MIX.MIX_RNEXT ; MIX.MIX_RREAD2 ; MIX.MIX_RREAD ; MIX.MIX_LNEXT ; MIX.MIX_LREAD2 ; MIX.MIX_LREAD ; MIX.MIX_WAIT ;
+----------------+-------------+---------------+----------------+---------------+---------------+----------------+---------------+--------------+
; MIX.MIX_WAIT   ; 0           ; 0             ; 0              ; 0             ; 0             ; 0              ; 0             ; 0            ;
; MIX.MIX_LREAD  ; 0           ; 0             ; 0              ; 0             ; 0             ; 0              ; 1             ; 1            ;
; MIX.MIX_LREAD2 ; 0           ; 0             ; 0              ; 0             ; 0             ; 1              ; 0             ; 1            ;
; MIX.MIX_LNEXT  ; 0           ; 0             ; 0              ; 0             ; 1             ; 0              ; 0             ; 1            ;
; MIX.MIX_RREAD  ; 0           ; 0             ; 0              ; 1             ; 0             ; 0              ; 0             ; 1            ;
; MIX.MIX_RREAD2 ; 0           ; 0             ; 1              ; 0             ; 0             ; 0              ; 0             ; 1            ;
; MIX.MIX_RNEXT  ; 0           ; 1             ; 0              ; 0             ; 0             ; 0              ; 0             ; 1            ;
; MIX.MIX_END    ; 1           ; 0             ; 0              ; 0             ; 0             ; 0              ; 0             ; 1            ;
+----------------+-------------+---------------+----------------+---------------+---------------+----------------+---------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pce_top|huc6280:CPU|cpu65xx:CPU|theCpuCycle                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-------------------------+-------------------------+-------------------------+---------------------------+------------------------------+------------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------+-------------------------+-------------------------+---------------------------+--------------------------+----------------------+-----------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+----------------------------+------------------------+------------------------+---------------------------+----------------------+------------------------------+--------------------------+-----------------------------+--------------------------+-----------------------------+------------------------+-----------------------+-----------------------------+--------------------------+-----------------------------+------------------------------+---------------------------------+---------------------------+------------------------------+--------------------+-------------------------+--------------------+
; Name                            ; theCpuCycle.cycleBlkSuY ; theCpuCycle.cycleBlkSuA ; theCpuCycle.cycleBlkSuX ; theCpuCycle.cycleBlkPreSu ; theCpuCycle.cycleBlkTrsLoop2 ; theCpuCycle.cycleBlkTrsLoop1 ; theCpuCycle.cycleBlkTrsWr2 ; theCpuCycle.cycleBlkTrsWr1 ; theCpuCycle.cycleBlkTrsRd2 ; theCpuCycle.cycleBlkTrsRd1 ; theCpuCycle.cycleBlkPreTrs ; theCpuCycle.cycleBlkRdLen2 ; theCpuCycle.cycleBlkRdLen1 ; theCpuCycle.cycleBlkRdDstA2 ; theCpuCycle.cycleBlkRdDstA1 ; theCpuCycle.cycleBlkRdSrcA2 ; theCpuCycle.cycleBlkRdSrcA1 ; theCpuCycle.cycleBlkSdX ; theCpuCycle.cycleBlkSdA ; theCpuCycle.cycleBlkSdY ; theCpuCycle.cycleBlkPreSd ; theCpuCycle.cycleEndIncr ; theCpuCycle.cycleEnd ; theCpuCycle.cycleJump ; theCpuCycle.cycleStack4 ; theCpuCycle.cycleStack3 ; theCpuCycle.cycleStack2 ; theCpuCycle.cycleStack1 ; theCpuCycle.cycleTWrite ; theCpuCycle.cycleTPreWrite ; theCpuCycle.cycleTRead ; theCpuCycle.cycleWrite ; theCpuCycle.cyclePreWrite ; theCpuCycle.cycleRmw ; theCpuCycle.cyclePostReadImm ; theCpuCycle.cycleReadImm ; theCpuCycle.cyclePreReadImm ; theCpuCycle.cycleReadRel ; theCpuCycle.cyclePreReadRel ; theCpuCycle.cycleRead2 ; theCpuCycle.cycleRead ; theCpuCycle.cyclePreReadAbs ; theCpuCycle.cyclePreRead ; theCpuCycle.cycleBranchPage ; theCpuCycle.cycleBranchTaken ; theCpuCycle.cyclePreBranchTaken ; theCpuCycle.cycleIndirect ; theCpuCycle.cyclePreIndirect ; theCpuCycle.cycle3 ; theCpuCycle.opcodeFetch ; theCpuCycle.cycle2 ;
+---------------------------------+-------------------------+-------------------------+-------------------------+---------------------------+------------------------------+------------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------+-------------------------+-------------------------+---------------------------+--------------------------+----------------------+-----------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+----------------------------+------------------------+------------------------+---------------------------+----------------------+------------------------------+--------------------------+-----------------------------+--------------------------+-----------------------------+------------------------+-----------------------+-----------------------------+--------------------------+-----------------------------+------------------------------+---------------------------------+---------------------------+------------------------------+--------------------+-------------------------+--------------------+
; theCpuCycle.cycle2              ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 0                  ;
; theCpuCycle.opcodeFetch         ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 1                       ; 1                  ;
; theCpuCycle.cycle3              ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 1                  ; 0                       ; 1                  ;
; theCpuCycle.cyclePreIndirect    ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 1                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleIndirect       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 1                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cyclePreBranchTaken ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 1                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleBranchTaken    ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 1                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleBranchPage     ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 1                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cyclePreRead        ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 1                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cyclePreReadAbs     ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 1                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleRead           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 1                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleRead2          ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 1                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cyclePreReadRel     ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 1                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleReadRel        ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 1                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cyclePreReadImm     ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 1                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleReadImm        ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 1                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cyclePostReadImm    ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 1                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleRmw            ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 1                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cyclePreWrite       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 1                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleWrite          ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 1                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleTRead          ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleTPreWrite      ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleTWrite         ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleStack1         ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleStack2         ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleStack3         ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleStack4         ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleJump           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 1                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleEnd            ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 1                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleEndIncr        ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 1                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleBlkPreSd       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 1                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleBlkSdY         ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 1                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleBlkSdA         ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 1                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleBlkSdX         ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 1                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleBlkRdSrcA1     ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 1                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleBlkRdSrcA2     ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 1                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleBlkRdDstA1     ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 1                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleBlkRdDstA2     ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleBlkRdLen1      ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleBlkRdLen2      ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleBlkPreTrs      ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleBlkTrsRd1      ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleBlkTrsRd2      ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleBlkTrsWr1      ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleBlkTrsWr2      ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleBlkTrsLoop1    ; 0                       ; 0                       ; 0                       ; 0                         ; 0                            ; 1                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleBlkTrsLoop2    ; 0                       ; 0                       ; 0                       ; 0                         ; 1                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleBlkPreSu       ; 0                       ; 0                       ; 0                       ; 1                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleBlkSuX         ; 0                       ; 0                       ; 1                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleBlkSuA         ; 0                       ; 1                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleBlkSuY         ; 1                       ; 0                       ; 0                       ; 0                         ; 0                            ; 0                            ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                           ; 0                           ; 0                           ; 0                           ; 0                       ; 0                       ; 0                       ; 0                         ; 0                        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0                      ; 0                      ; 0                         ; 0                    ; 0                            ; 0                        ; 0                           ; 0                        ; 0                           ; 0                      ; 0                     ; 0                           ; 0                        ; 0                           ; 0                            ; 0                               ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
+---------------------------------+-------------------------+-------------------------+-------------------------+---------------------------+------------------------------+------------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------+-------------------------+-------------------------+---------------------------+--------------------------+----------------------+-----------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+----------------------------+------------------------+------------------------+---------------------------+----------------------+------------------------------+--------------------------+-----------------------------+--------------------------+-----------------------------+------------------------+-----------------------+-----------------------------+--------------------------+-----------------------------+------------------------------+---------------------------------+---------------------------+------------------------------+--------------------+-------------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                        ;
+---------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Register name                                                             ; Reason for Removal                                                            ;
+---------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; sdram_controller:SDRC|chameleon_sdram:sdr|vicvid_buffer[0..63]            ; Stuck at GND due to stuck port clock_enable                                   ;
; sdram_controller:SDRC|chameleon_sdram:sdr|cpu1541_ack_reg                 ; Stuck at GND due to stuck port data_in                                        ;
; sdram_controller:SDRC|chameleon_sdram:sdr|cache_ack_reg                   ; Stuck at GND due to stuck port data_in                                        ;
; huc6280:CPU|cpu65xx:CPU|soReg                                             ; Lost fanout                                                                   ;
; sdram_controller:SDRC|chameleon_sdram:sdr|vdcdmas_qReg[14]                ; Lost fanout                                                                   ;
; huc6270:VDC|DMAS_SAT_DI[14]                                               ; Lost fanout                                                                   ;
; huc6280:CPU|INT_MASK[0]                                                   ; Lost fanout                                                                   ;
; huc6280:CPU|cpu65xx:CPU|nmiEdge                                           ; Lost fanout                                                                   ;
; sdram_controller:SDRC|chameleon_sdram:sdr|vicvid_pending                  ; Stuck at GND due to stuck port data_in                                        ;
; sdram_controller:SDRC|chameleon_sdram:sdr|reu_pending                     ; Stuck at GND due to stuck port data_in                                        ;
; sdram_controller:SDRC|chameleon_sdram:sdr|vid1_pending                    ; Stuck at GND due to stuck port data_in                                        ;
; sdram_controller:SDRC|chameleon_sdram:sdr|ramAlmostDone                   ; Lost fanout                                                                   ;
; huc6280:CPU|INT_DO[0]                                                     ; Stuck at GND due to stuck port data_in                                        ;
; huc6280:CPU|IOP_DO[6]                                                     ; Stuck at GND due to stuck port data_in                                        ;
; huc6280:CPU|g00_audio_interface:DAC|SCI_WORD1[5..7]                       ; Stuck at GND due to stuck port data_in                                        ;
; huc6280:CPU|cpu65xx:CPU|opcInfo[27,32]                                    ; Stuck at GND due to stuck port data_in                                        ;
; huc6280:CPU|cpu65xx:CPU|irq2Reg                                           ; Stuck at VCC due to stuck port data_in                                        ;
; huc6280:CPU|cpu65xx:CPU|nmiReg                                            ; Stuck at VCC due to stuck port data_in                                        ;
; romrd_a[21,22]                                                            ; Merged with romrd_a[20]                                                       ;
; huc6270:VDC|DMA_DESR_SET_REQ                                              ; Merged with huc6270:VDC|DMA_LENR_SET_REQ                                      ;
; huc6270:VDC|DMA_SOUR_SET_REQ                                              ; Merged with huc6270:VDC|DMA_LENR_SET_REQ                                      ;
; huc6270:VDC|X_BG_START[2]                                                 ; Merged with huc6270:VDC|X_REN_START[0]                                        ;
; huc6270:VDC|X_REN_START[1]                                                ; Merged with huc6270:VDC|X_REN_START[0]                                        ;
; huc6270:VDC|X_BG_START[0]                                                 ; Merged with huc6270:VDC|X_REN_START[2]                                        ;
; huc6280:CPU|TMR_CLKEN                                                     ; Merged with huc6280:CPU|PSG_CLKEN                                             ;
; huc6280:CPU|g00_audio_interface:DAC|LRDATA[1]                             ; Merged with huc6280:CPU|g00_audio_interface:DAC|LRDATA[0]                     ;
; sdram_controller:SDRC|chameleon_sdram:sdr|currentWrData[17..62]           ; Merged with sdram_controller:SDRC|chameleon_sdram:sdr|currentWrData[16]       ;
; huc6270:VDC|SP_PREBUF[15].ADDR[5]                                         ; Merged with huc6270:VDC|SP_PREBUF[15].ADDR[4]                                 ;
; huc6270:VDC|SP_PREBUF[14].ADDR[5]                                         ; Merged with huc6270:VDC|SP_PREBUF[14].ADDR[4]                                 ;
; huc6270:VDC|SP_PREBUF[13].ADDR[5]                                         ; Merged with huc6270:VDC|SP_PREBUF[13].ADDR[4]                                 ;
; huc6270:VDC|SP_PREBUF[12].ADDR[5]                                         ; Merged with huc6270:VDC|SP_PREBUF[12].ADDR[4]                                 ;
; huc6270:VDC|SP_PREBUF[11].ADDR[5]                                         ; Merged with huc6270:VDC|SP_PREBUF[11].ADDR[4]                                 ;
; huc6270:VDC|SP_PREBUF[10].ADDR[5]                                         ; Merged with huc6270:VDC|SP_PREBUF[10].ADDR[4]                                 ;
; huc6270:VDC|SP_PREBUF[9].ADDR[5]                                          ; Merged with huc6270:VDC|SP_PREBUF[9].ADDR[4]                                  ;
; huc6270:VDC|SP_PREBUF[8].ADDR[5]                                          ; Merged with huc6270:VDC|SP_PREBUF[8].ADDR[4]                                  ;
; huc6270:VDC|SP_PREBUF[7].ADDR[5]                                          ; Merged with huc6270:VDC|SP_PREBUF[7].ADDR[4]                                  ;
; huc6270:VDC|SP_PREBUF[6].ADDR[5]                                          ; Merged with huc6270:VDC|SP_PREBUF[6].ADDR[4]                                  ;
; huc6270:VDC|SP_PREBUF[5].ADDR[5]                                          ; Merged with huc6270:VDC|SP_PREBUF[5].ADDR[4]                                  ;
; huc6270:VDC|SP_PREBUF[4].ADDR[5]                                          ; Merged with huc6270:VDC|SP_PREBUF[4].ADDR[4]                                  ;
; huc6270:VDC|SP_PREBUF[3].ADDR[5]                                          ; Merged with huc6270:VDC|SP_PREBUF[3].ADDR[4]                                  ;
; huc6270:VDC|SP_PREBUF[2].ADDR[5]                                          ; Merged with huc6270:VDC|SP_PREBUF[2].ADDR[4]                                  ;
; huc6270:VDC|SP_PREBUF[1].ADDR[5]                                          ; Merged with huc6270:VDC|SP_PREBUF[1].ADDR[4]                                  ;
; huc6270:VDC|SP_PREBUF[0].ADDR[5]                                          ; Merged with huc6270:VDC|SP_PREBUF[0].ADDR[4]                                  ;
; huc6270:VDC|Y_DISP_START[0]                                               ; Merged with huc6270:VDC|Y_BGREN_START[0]                                      ;
; huc6270:VDC|X_REN_END[1,2]                                                ; Merged with huc6270:VDC|X_REN_END[0]                                          ;
; huc6270:VDC|X_REN_START[0,2]                                              ; Merged with huc6270:VDC|X_BG_START[1]                                         ;
; huc6280:CPU|IOP_DO[5,7]                                                   ; Merged with huc6280:CPU|IOP_DO[4]                                             ;
; huc6280:CPU|psg:PSG|CH[5].NG_OUT[1..4]                                    ; Merged with huc6280:CPU|psg:PSG|CH[5].NG_OUT[0]                               ;
; huc6280:CPU|cpu65xx:CPU|opcInfo[8]                                        ; Merged with huc6280:CPU|cpu65xx:CPU|opcInfo[4]                                ;
; huc6280:CPU|g00_audio_interface:DAC|SCI_WORD2[6]                          ; Merged with huc6280:CPU|g00_audio_interface:DAC|SCI_WORD2[5]                  ;
; huc6280:CPU|g00_audio_interface:DAC|SCI_WORD2[7]                          ; Merged with huc6280:CPU|g00_audio_interface:DAC|SCI_WORD1[0]                  ;
; huc6280:CPU|psg:PSG|CH[4].NG_OUT[1..4]                                    ; Merged with huc6280:CPU|psg:PSG|CH[4].NG_OUT[0]                               ;
; sdram_controller:SDRC|chameleon_sdram:sdr|currentWrData[16]               ; Stuck at GND due to stuck port data_in                                        ;
; huc6270:VDC|REN_MEM_WE                                                    ; Stuck at GND due to stuck port data_in                                        ;
; huc6280:CPU|g00_audio_interface:DAC|LRDATA[0]                             ; Stuck at GND due to stuck port data_in                                        ;
; sdram_controller:SDRC|chameleon_sdram:sdr|currentWrData[63]               ; Stuck at GND due to stuck port data_in                                        ;
; huc6270:VDC|SP_PREBUF[15].ADDR[4]                                         ; Stuck at GND due to stuck port data_in                                        ;
; huc6270:VDC|SP_PREBUF[14].ADDR[4]                                         ; Stuck at GND due to stuck port data_in                                        ;
; huc6270:VDC|SP_PREBUF[13].ADDR[4]                                         ; Stuck at GND due to stuck port data_in                                        ;
; huc6270:VDC|SP_PREBUF[12].ADDR[4]                                         ; Stuck at GND due to stuck port data_in                                        ;
; huc6270:VDC|SP_PREBUF[11].ADDR[4]                                         ; Stuck at GND due to stuck port data_in                                        ;
; huc6270:VDC|SP_PREBUF[10].ADDR[4]                                         ; Stuck at GND due to stuck port data_in                                        ;
; huc6270:VDC|SP_PREBUF[9].ADDR[4]                                          ; Stuck at GND due to stuck port data_in                                        ;
; huc6270:VDC|SP_PREBUF[8].ADDR[4]                                          ; Stuck at GND due to stuck port data_in                                        ;
; huc6270:VDC|SP_PREBUF[7].ADDR[4]                                          ; Stuck at GND due to stuck port data_in                                        ;
; huc6270:VDC|SP_PREBUF[6].ADDR[4]                                          ; Stuck at GND due to stuck port data_in                                        ;
; huc6270:VDC|SP_PREBUF[5].ADDR[4]                                          ; Stuck at GND due to stuck port data_in                                        ;
; huc6270:VDC|SP_PREBUF[4].ADDR[4]                                          ; Stuck at GND due to stuck port data_in                                        ;
; huc6270:VDC|SP_PREBUF[3].ADDR[4]                                          ; Stuck at GND due to stuck port data_in                                        ;
; huc6270:VDC|SP_PREBUF[2].ADDR[4]                                          ; Stuck at GND due to stuck port data_in                                        ;
; huc6270:VDC|SP_PREBUF[1].ADDR[4]                                          ; Stuck at GND due to stuck port data_in                                        ;
; huc6270:VDC|SP_PREBUF[0].ADDR[4]                                          ; Stuck at GND due to stuck port data_in                                        ;
; huc6270:VDC|X_REN_END[0]                                                  ; Stuck at VCC due to stuck port data_in                                        ;
; romrd_a[20]                                                               ; Stuck at GND due to stuck port data_in                                        ;
; huc6270:VDC|SP_PREBUF[1].ZERO                                             ; Lost fanout                                                                   ;
; huc6270:VDC|SP_PREBUF[2].ZERO                                             ; Lost fanout                                                                   ;
; huc6270:VDC|SP_PREBUF[3].ZERO                                             ; Lost fanout                                                                   ;
; huc6270:VDC|SP_PREBUF[4].ZERO                                             ; Lost fanout                                                                   ;
; huc6270:VDC|SP_PREBUF[5].ZERO                                             ; Lost fanout                                                                   ;
; huc6270:VDC|SP_PREBUF[6].ZERO                                             ; Lost fanout                                                                   ;
; huc6270:VDC|SP_PREBUF[7].ZERO                                             ; Lost fanout                                                                   ;
; huc6270:VDC|SP_PREBUF[8].ZERO                                             ; Lost fanout                                                                   ;
; huc6270:VDC|SP_PREBUF[9].ZERO                                             ; Lost fanout                                                                   ;
; huc6270:VDC|SP_PREBUF[10].ZERO                                            ; Lost fanout                                                                   ;
; huc6270:VDC|SP_PREBUF[11].ZERO                                            ; Lost fanout                                                                   ;
; huc6270:VDC|SP_PREBUF[12].ZERO                                            ; Lost fanout                                                                   ;
; huc6270:VDC|SP_PREBUF[13].ZERO                                            ; Lost fanout                                                                   ;
; huc6270:VDC|SP_PREBUF[14].ZERO                                            ; Lost fanout                                                                   ;
; huc6270:VDC|SP_PREBUF[15].ZERO                                            ; Lost fanout                                                                   ;
; sdram_controller:SDRC|chameleon_sdram:sdr|currentPort.PORT_REU            ; Lost fanout                                                                   ;
; sdram_controller:SDRC|chameleon_sdram:sdr|currentPort.PORT_CPU_1541       ; Lost fanout                                                                   ;
; sdram_controller:SDRC|chameleon_sdram:sdr|ramState.RAM_PRECHARGE_ALL      ; Merged with sdram_controller:SDRC|chameleon_sdram:sdr|ramState.RAM_PRECHARGE  ;
; sdram_controller:SDRC|chameleon_sdram:sdr|currentPort.PORT_VICVID         ; Merged with sdram_controller:SDRC|chameleon_sdram:sdr|currentPort.PORT_CACHE  ;
; sdram_controller:SDRC|chameleon_sdram:sdr|currentPort.PORT_VID1           ; Merged with sdram_controller:SDRC|chameleon_sdram:sdr|currentPort.PORT_CACHE  ;
; sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_AUTOREFRESH    ; Merged with sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_ACTIVE ;
; sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_IDLE           ; Merged with sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_ACTIVE ;
; sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_INITAUTO1      ; Merged with sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_ACTIVE ;
; sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_INITAUTO2      ; Merged with sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_ACTIVE ;
; sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_INIT_PRECHARGE ; Merged with sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_ACTIVE ;
; sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_PRECHARGE      ; Merged with sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_ACTIVE ;
; sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_PRECHARGE_ALL  ; Merged with sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_ACTIVE ;
; sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_READ_2         ; Merged with sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_ACTIVE ;
; sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_READ_3         ; Merged with sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_ACTIVE ;
; sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_READ_4         ; Merged with sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_ACTIVE ;
; sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_READ_5         ; Merged with sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_ACTIVE ;
; sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_SETMODE        ; Merged with sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_ACTIVE ;
; sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_WRITE_2        ; Merged with sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_ACTIVE ;
; sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_WRITE_3        ; Merged with sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_ACTIVE ;
; sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_WRITE_4        ; Merged with sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_ACTIVE ;
; sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_WRITE_ABORT    ; Merged with sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_ACTIVE ;
; sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_WRITE_DLY      ; Merged with sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_ACTIVE ;
; huc6280:CPU|cpu65xx:CPU|theCpuCycle.cycleRead2                            ; Stuck at GND due to stuck port data_in                                        ;
; sdram_controller:SDRC|chameleon_sdram:sdr|currentPort.PORT_CACHE          ; Stuck at GND due to stuck port data_in                                        ;
; sdram_controller:SDRC|chameleon_sdram:sdr|currentState.RAM_ACTIVE         ; Stuck at GND due to stuck port data_in                                        ;
; huc6270:VDC|DMA.DMA_WRITE1                                                ; Stuck at GND due to stuck port data_in                                        ;
; huc6270:VDC|DMA_LENR_SET_REQ                                              ; Stuck at GND due to stuck port data_in                                        ;
; huc6270:VDC|DMA.DMA_WRITE2                                                ; Stuck at GND due to stuck port data_in                                        ;
; huc6270:VDC|DMA.DMA_LOOP                                                  ; Stuck at GND due to stuck port data_in                                        ;
; huc6270:VDC|IRQ_DMA_SET                                                   ; Stuck at GND due to stuck port data_in                                        ;
; huc6270:VDC|DMA_DMA_CLR                                                   ; Stuck at GND due to stuck port data_in                                        ;
; huc6270:VDC|DMA.DMA_LOOP2                                                 ; Stuck at GND due to stuck port data_in                                        ;
; huc6270:VDC|IRQ_DMA                                                       ; Stuck at GND due to stuck port data_in                                        ;
; sdram_controller:SDRC|chameleon_sdram:sdr|ramState.RAM_PRECHARGE          ; Stuck at GND due to stuck port data_in                                        ;
; huc6260:VCE|CTRL.CTRL_INCR                                                ; Lost fanout                                                                   ;
; bootState.BOOT_DONE                                                       ; Merged with ROM_RESET_N                                                       ;
; Total Number of Removed Registers = 246                                   ;                                                                               ;
+---------------------------------------------------------------------------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                  ;
+--------------------------------------------------------+---------------------------+---------------------------------------------------------+
; Register name                                          ; Reason for Removal        ; Registers Removed due to This Register                  ;
+--------------------------------------------------------+---------------------------+---------------------------------------------------------+
; sdram_controller:SDRC|chameleon_sdram:sdr|vid1_pending ; Stuck at GND              ; sdram_controller:SDRC|chameleon_sdram:sdr|ramAlmostDone ;
;                                                        ; due to stuck port data_in ;                                                         ;
+--------------------------------------------------------+---------------------------+---------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5627  ;
; Number of registers using Synchronous Clear  ; 1009  ;
; Number of registers using Synchronous Load   ; 317   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3710  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------+
; Inverted Register Statistics                             ;
+------------------------------------------------+---------+
; Inverted Register                              ; Fan out ;
+------------------------------------------------+---------+
; huc6280:CPU|g00_audio_interface:DAC|BBcount[0] ; 25      ;
; huc6280:CPU|g00_audio_interface:DAC|BBcount[1] ; 16      ;
; huc6280:CPU|g00_audio_interface:DAC|BBcount[2] ; 12      ;
; huc6280:CPU|g00_audio_interface:DAC|BBcount[3] ; 12      ;
; huc6280:CPU|g00_audio_interface:DAC|BBcount[5] ; 5       ;
; huc6280:CPU|g00_audio_interface:DAC|BBcount[4] ; 4       ;
; huc6280:CPU|g00_audio_interface:DAC|BBcount[6] ; 3       ;
; Total number of inverted registers = 7         ;         ;
+------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                               ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------+----------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |pce_top|sdram_controller:SDRC|chameleon_sdram:sdr|sd_addr_reg[11]       ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |pce_top|sdram_controller:SDRC|chameleon_sdram:sdr|sd_ldqm_reg           ;                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; |pce_top|huc6270:VDC|DMAS_SAT_DI[2]                                      ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |pce_top|huc6270:VDC|DMA_RAM_DI_FF[9]                                    ;                            ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; |pce_top|huc6280:CPU|psg:PSG|RDATA_FF[19]                                ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |pce_top|huc6280:CPU|g00_audio_interface:DAC|word_count[0]               ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |pce_top|huc6260:VCE|SL0_WE                                              ;                            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; |pce_top|huc6260:VCE|VGA_H_CNT[8]                                        ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |pce_top|sdram_controller:SDRC|chameleon_sdram:sdr|ramTimer[4]           ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; |pce_top|huc6280:CPU|cpu65xx:CPU|A[5]                                    ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |pce_top|sdram_controller:SDRC|chameleon_sdram:sdr|sd_ba_1_reg           ;                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |pce_top|huc6260:VCE|COLOR_BL[1]                                         ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; |pce_top|huc6270:VDC|SP_PREBUF[15].ADDR[9]                               ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; |pce_top|huc6270:VDC|SP_PREBUF[14].ADDR[2]                               ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; |pce_top|huc6270:VDC|SP_PREBUF[13].PAL[3]                                ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; |pce_top|huc6270:VDC|SP_PREBUF[12].X[3]                                  ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; |pce_top|huc6270:VDC|SP_PREBUF[11].ADDR[9]                               ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; |pce_top|huc6270:VDC|SP_PREBUF[10].ADDR[15]                              ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; |pce_top|huc6270:VDC|SP_PREBUF[9].ADDR[13]                               ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; |pce_top|huc6270:VDC|SP_PREBUF[8].ADDR[0]                                ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; |pce_top|huc6270:VDC|SP_PREBUF[7].ADDR[0]                                ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; |pce_top|huc6270:VDC|SP_PREBUF[6].ADDR[1]                                ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; |pce_top|huc6270:VDC|SP_PREBUF[5].ADDR[10]                               ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; |pce_top|huc6270:VDC|SP_PREBUF[4].X[1]                                   ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; |pce_top|huc6270:VDC|SP_PREBUF[3].X[3]                                   ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; |pce_top|huc6270:VDC|SP_PREBUF[2].PAL[0]                                 ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; |pce_top|huc6270:VDC|SP_PREBUF[1].X[0]                                   ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; |pce_top|huc6270:VDC|SP_PREBUF[0].HF                                     ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |pce_top|bootTimer[2]                                                    ;                            ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; |pce_top|romwr_a[20]                                                     ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |pce_top|huc6280:CPU|cpu65xx:CPU|btSrc[11]                               ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |pce_top|huc6280:CPU|cpu65xx:CPU|btLen[14]                               ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |pce_top|huc6280:CPU|cpu65xx:CPU|btLen[3]                                ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |pce_top|huc6280:CPU|cpu65xx:CPU|btSrc[7]                                ;                            ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |pce_top|bootTimer[14]                                                   ;                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |pce_top|huc6270:VDC|BG2_MEM_DI[2]                                       ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; |pce_top|huc6280:CPU|g00_audio_interface:DAC|SCI_WORD1[3]                ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |pce_top|huc6260:VCE|DOTCLOCK[1]                                         ;                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |pce_top|huc6260:VCE|VGA_V_CNT[0]                                        ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |pce_top|huc6270:VDC|BG_ON                                               ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |pce_top|huc6270:VDC|YOFS[5]                                             ;                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; |pce_top|huc6260:VCE|H_CNT[0]                                            ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |pce_top|huc6270:VDC|LENR[0]                                             ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |pce_top|huc6270:VDC|SOUR[7]                                             ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |pce_top|huc6270:VDC|DESR[6]                                             ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |pce_top|huc6270:VDC|X_BG_START[1]                                       ;                            ;
; 4:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; |pce_top|huc6270:VDC|X_REN_END[5]                                        ;                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |pce_top|huc6270:VDC|X[0]                                                ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |pce_top|huc6280:CPU|psg:PSG|CH[0].GL_OUT[2]                             ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |pce_top|huc6280:CPU|psg:PSG|CH[1].GL_OUT[1]                             ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |pce_top|huc6280:CPU|psg:PSG|CH[2].GL_OUT[1]                             ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |pce_top|huc6280:CPU|psg:PSG|CH[3].GL_OUT[2]                             ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |pce_top|huc6270:VDC|RD_BUF[0]                                           ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; |pce_top|huc6280:CPU|romHCycles[11]                                      ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |pce_top|huc6270:VDC|DMA_RAM_A_FF[10]                                    ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |pce_top|huc6270:VDC|YOFS_REL_REQ                                        ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; |pce_top|huc6270:VDC|PREV_A[1]                                           ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |pce_top|huc6270:VDC|SP_SAT_A[2]                                         ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |pce_top|huc6270:VDC|TPX[2]                                              ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |pce_top|huc6270:VDC|BG_RAM_A_FF[4]                                      ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; |pce_top|huc6260:VCE|PREV_A[1]                                           ;                            ;
; 16:1               ; 8 bits    ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; |pce_top|huc6280:CPU|g00_audio_interface:DAC|SCI_WORD1[1]                ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pce_top|huc6280:CPU|cpu65xx:CPU|MPR[7][4]                               ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; |pce_top|huc6280:CPU|g00_audio_interface:DAC|AUD_DACLRCK                 ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; |pce_top|huc6280:CPU|g00_audio_interface:DAC|Bcount[0]                   ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pce_top|huc6280:CPU|cpu65xx:CPU|X[4]                                    ;                            ;
; 9:1                ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; |pce_top|huc6280:CPU|IOP_DO[0]                                           ;                            ;
; 5:1                ; 52 bits   ; 156 LEs       ; 52 LEs               ; 104 LEs                ; |pce_top|huc6270:VDC|Y_BGREN_START[5]                                    ;                            ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; |pce_top|huc6280:CPU|TMR_VALUE[8]                                        ;                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; |pce_top|huc6280:CPU|TMR_VALUE[10]                                       ;                            ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; |pce_top|huc6270:VDC|RCNT[8]                                             ;                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |pce_top|huc6270:VDC|BG2_MEM_A[8]                                        ;                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; |pce_top|huc6280:CPU|psg:PSG|CH[4].GL_OUT[0]                             ;                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; |pce_top|huc6280:CPU|psg:PSG|CH[5].GL_OUT[4]                             ;                            ;
; 5:1                ; 18 bits   ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; |pce_top|huc6280:CPU|psg:PSG|CH[4].LFSR[9]                               ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; |pce_top|huc6280:CPU|psg:PSG|CH[4].NG_CNT[2]                             ;                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; |pce_top|huc6280:CPU|psg:PSG|CH[4].NG_CNT[9]                             ;                            ;
; 5:1                ; 18 bits   ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; |pce_top|huc6280:CPU|psg:PSG|CH[5].LFSR[15]                              ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; |pce_top|huc6280:CPU|psg:PSG|CH[5].NG_CNT[4]                             ;                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; |pce_top|huc6280:CPU|psg:PSG|CH[5].NG_CNT[10]                            ;                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; |pce_top|huc6280:CPU|TMR_LATCH[0]                                        ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pce_top|huc6270:VDC|DMAS_SAT_A[2]                                       ;                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; |pce_top|huc6270:VDC|DMAS_RAM_A_FF[15]                                   ;                            ;
; 17:1               ; 14 bits   ; 154 LEs       ; 140 LEs              ; 14 LEs                 ; |pce_top|huc6270:VDC|SP_RAM_A_FF[14]                                     ;                            ;
; 6:1                ; 21 bits   ; 84 LEs        ; 42 LEs               ; 42 LEs                 ; |pce_top|boot_a[16]                                                      ;                            ;
; 6:1                ; 48 bits   ; 192 LEs       ; 48 LEs               ; 144 LEs                ; |pce_top|huc6280:CPU|g00_audio_interface:DAC|LRDATA[29]                  ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; |pce_top|huc6280:CPU|cpu65xx:CPU|W[5]                                    ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |pce_top|sdram_controller:SDRC|chameleon_sdram:sdr|sd_addr_reg[1]        ;                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |pce_top|huc6270:VDC|DMAS_DY[3]                                          ;                            ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; |pce_top|huc6270:VDC|Y[0]                                                ;                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; |pce_top|huc6270:VDC|SP_PREBUF[15].ADDR[6]                               ;                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; |pce_top|huc6270:VDC|SP_PREBUF[14].X[4]                                  ;                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; |pce_top|huc6270:VDC|SP_PREBUF[13].ADDR[6]                               ;                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; |pce_top|huc6270:VDC|SP_PREBUF[12].ADDR[6]                               ;                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; |pce_top|huc6270:VDC|SP_PREBUF[11].X[5]                                  ;                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; |pce_top|huc6270:VDC|SP_PREBUF[10].X[8]                                  ;                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; |pce_top|huc6270:VDC|SP_PREBUF[9].X[6]                                   ;                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; |pce_top|huc6270:VDC|SP_PREBUF[8].X[6]                                   ;                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; |pce_top|huc6270:VDC|SP_PREBUF[7].X[4]                                   ;                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; |pce_top|huc6270:VDC|SP_PREBUF[6].X[5]                                   ;                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; |pce_top|huc6270:VDC|SP_PREBUF[5].X[4]                                   ;                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; |pce_top|huc6270:VDC|SP_PREBUF[4].ADDR[6]                                ;                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; |pce_top|huc6270:VDC|SP_PREBUF[3].ADDR[6]                                ;                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; |pce_top|huc6270:VDC|SP_PREBUF[2].X[7]                                   ;                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; |pce_top|huc6270:VDC|SP_PREBUF[1].X[7]                                   ;                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; |pce_top|huc6270:VDC|SP_PREBUF[0].X[5]                                   ;                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; |pce_top|sdram_controller:SDRC|chameleon_sdram:sdr|currentWrData[11]     ;                            ;
; 32:1               ; 5 bits    ; 105 LEs       ; 105 LEs              ; 0 LEs                  ; |pce_top|huc6280:CPU|psg:PSG|CH[0].WF_OUT[2]                             ;                            ;
; 32:1               ; 5 bits    ; 105 LEs       ; 105 LEs              ; 0 LEs                  ; |pce_top|huc6280:CPU|psg:PSG|CH[2].WF_OUT[1]                             ;                            ;
; 32:1               ; 5 bits    ; 105 LEs       ; 105 LEs              ; 0 LEs                  ; |pce_top|huc6280:CPU|psg:PSG|CH[3].WF_OUT[4]                             ;                            ;
; 32:1               ; 5 bits    ; 105 LEs       ; 105 LEs              ; 0 LEs                  ; |pce_top|huc6280:CPU|psg:PSG|CH[4].WF_OUT[4]                             ;                            ;
; 32:1               ; 5 bits    ; 105 LEs       ; 105 LEs              ; 0 LEs                  ; |pce_top|huc6280:CPU|psg:PSG|CH[5].WF_OUT[0]                             ;                            ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; |pce_top|huc6280:CPU|psg:PSG|CH[0].WF_CNT[9]                             ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |pce_top|huc6280:CPU|psg:PSG|LFO_CNT[4]                                  ;                            ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; |pce_top|huc6280:CPU|psg:PSG|CH[2].WF_CNT[5]                             ;                            ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; |pce_top|huc6280:CPU|psg:PSG|CH[3].WF_CNT[3]                             ;                            ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; |pce_top|huc6280:CPU|psg:PSG|CH[4].WF_CNT[9]                             ;                            ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; |pce_top|huc6280:CPU|psg:PSG|CH[5].WF_CNT[3]                             ;                            ;
; 5:1                ; 64 bits   ; 192 LEs       ; 64 LEs               ; 128 LEs                ; |pce_top|romrd_q_cached[43]                                              ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |pce_top|huc6280:CPU|O_FF[0]                                             ;                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; |pce_top|huc6260:VCE|RAM_DI[2]                                           ;                            ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; |pce_top|huc6270:VDC|DO_FF[3]                                            ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |pce_top|sdram_controller:SDRC|chameleon_sdram:sdr|currentLdqm           ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |pce_top|sdram_controller:SDRC|chameleon_sdram:sdr|currentCol[1]         ;                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |pce_top|sdram_controller:SDRC|chameleon_sdram:sdr|currentBank[1]        ;                            ;
; 6:1                ; 21 bits   ; 84 LEs        ; 42 LEs               ; 42 LEs                 ; |pce_top|CPU_A_PREV[20]                                                  ;                            ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |pce_top|huc6270:VDC|BG_RAM_A_FF[7]                                      ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; |pce_top|huc6280:CPU|cpu65xx:CPU|U[7]                                    ;                            ;
; 7:1                ; 17 bits   ; 68 LEs        ; 0 LEs                ; 68 LEs                 ; |pce_top|romrd_a[3]                                                      ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; |pce_top|huc6260:VCE|CLKEN_CNT[2]                                        ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |pce_top|huc6280:CPU|psg:PSG|CH[0].WF_ADDR[0]                            ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |pce_top|huc6280:CPU|psg:PSG|CH[2].WF_ADDR[1]                            ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |pce_top|huc6280:CPU|psg:PSG|CH[3].WF_ADDR[4]                            ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |pce_top|huc6280:CPU|psg:PSG|CH[4].WF_ADDR[0]                            ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |pce_top|huc6280:CPU|psg:PSG|CH[5].WF_ADDR[1]                            ;                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; |pce_top|sdram_controller:SDRC|chameleon_sdram:sdr|currentRow[8]         ;                            ;
; 8:1                ; 14 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; |pce_top|sdram_controller:SDRC|chameleon_sdram:sdr|currentCol[4]         ;                            ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; |pce_top|huc6270:VDC|TX[2]                                               ;                            ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; |pce_top|huc6280:CPU|psg:PSG|VT_ADDR[0]                                  ;                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |pce_top|huc6280:CPU|cpu65xx:CPU|S[3]                                    ;                            ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; |pce_top|huc6270:VDC|BG_P01[10]                                          ;                            ;
; 9:1                ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; |pce_top|huc6270:VDC|CPU_LENR_SET_VAL[8]                                 ;                            ;
; 9:1                ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; |pce_top|huc6270:VDC|CPU_SOUR_SET_VAL[0]                                 ;                            ;
; 9:1                ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; |pce_top|huc6270:VDC|CPU_DESR_SET_VAL[11]                                ;                            ;
; 8:1                ; 18 bits   ; 90 LEs        ; 18 LEs               ; 72 LEs                 ; |pce_top|romrd_a_cached[14]                                              ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; |pce_top|huc6270:VDC|SP1_CNT[1]                                          ;                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; |pce_top|huc6280:CPU|cpu65xx:CPU|btDst[11]                               ;                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; |pce_top|huc6280:CPU|cpu65xx:CPU|btDst[3]                                ;                            ;
; 34:1               ; 5 bits    ; 110 LEs       ; 105 LEs              ; 5 LEs                  ; |pce_top|huc6280:CPU|psg:PSG|CH[1].WF_OUT[1]                             ;                            ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; |pce_top|huc6280:CPU|lateHCycles[0]                                      ;                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; |pce_top|huc6270:VDC|COLNO_FF[6]                                         ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |pce_top|huc6270:VDC|SP_CYC[0]                                           ;                            ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; |pce_top|huc6280:CPU|cpu65xx:CPU|doReg[4]                                ;                            ;
; 9:1                ; 12 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; |pce_top|huc6280:CPU|psg:PSG|CH[1].WF_CNT[8]                             ;                            ;
; 10:1               ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; |pce_top|huc6270:VDC|SP_CUR[3]                                           ;                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; |pce_top|huc6270:VDC|BG_CYC[0]                                           ;                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; |pce_top|huc6280:CPU|g00_audio_interface:DAC|bit_count[0]                ;                            ;
; 11:1               ; 4 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; |pce_top|huc6280:CPU|DATA_BUF[3]                                         ;                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |pce_top|huc6280:CPU|cpu65xx:CPU|PC[5]                                   ;                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[15].P3[2]                                    ;                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[14].P3[5]                                    ;                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[13].P3[12]                                   ;                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[12].P3[9]                                    ;                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[11].P3[1]                                    ;                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[10].P3[13]                                   ;                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[9].P3[11]                                    ;                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[8].P3[5]                                     ;                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[7].P3[11]                                    ;                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[6].P3[3]                                     ;                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[5].P3[11]                                    ;                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[4].P3[11]                                    ;                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[3].P3[2]                                     ;                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[2].P3[1]                                     ;                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[1].P3[2]                                     ;                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[0].P3[1]                                     ;                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; |pce_top|huc6280:CPU|psg:PSG|CH[1].WF_ADDR[0]                            ;                            ;
; 20:1               ; 8 bits    ; 104 LEs       ; 80 LEs               ; 24 LEs                 ; |pce_top|ROM_DO[5]                                                       ;                            ;
; 11:1               ; 5 bits    ; 35 LEs        ; 15 LEs               ; 20 LEs                 ; |pce_top|huc6270:VDC|SP_NB[0]                                            ;                            ;
; 11:1               ; 6 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; |pce_top|huc6280:CPU|cpu65xx:CPU|myAddr[15]                              ;                            ;
; 9:1                ; 10 bits   ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[15].X[4]                                     ;                            ;
; 9:1                ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[15].P0[9]                                    ;                            ;
; 9:1                ; 10 bits   ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[14].X[1]                                     ;                            ;
; 9:1                ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[14].P0[12]                                   ;                            ;
; 9:1                ; 10 bits   ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[13].X[5]                                     ;                            ;
; 9:1                ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[13].P0[8]                                    ;                            ;
; 9:1                ; 10 bits   ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[12].X[4]                                     ;                            ;
; 9:1                ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[12].P0[5]                                    ;                            ;
; 9:1                ; 10 bits   ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[11].X[1]                                     ;                            ;
; 9:1                ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[11].P0[6]                                    ;                            ;
; 9:1                ; 10 bits   ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[10].X[4]                                     ;                            ;
; 9:1                ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[10].P0[2]                                    ;                            ;
; 9:1                ; 10 bits   ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[9].X[9]                                      ;                            ;
; 9:1                ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[9].P0[6]                                     ;                            ;
; 9:1                ; 10 bits   ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[8].X[3]                                      ;                            ;
; 9:1                ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[8].P0[13]                                    ;                            ;
; 9:1                ; 10 bits   ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[7].X[0]                                      ;                            ;
; 9:1                ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[7].P0[1]                                     ;                            ;
; 9:1                ; 10 bits   ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[6].X[9]                                      ;                            ;
; 9:1                ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[6].P0[9]                                     ;                            ;
; 9:1                ; 10 bits   ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[5].X[6]                                      ;                            ;
; 9:1                ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[5].P0[4]                                     ;                            ;
; 9:1                ; 10 bits   ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[4].X[3]                                      ;                            ;
; 9:1                ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[4].P0[8]                                     ;                            ;
; 9:1                ; 10 bits   ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[3].X[3]                                      ;                            ;
; 9:1                ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[3].P0[14]                                    ;                            ;
; 9:1                ; 10 bits   ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[2].X[8]                                      ;                            ;
; 9:1                ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[2].P0[4]                                     ;                            ;
; 9:1                ; 10 bits   ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[1].X[4]                                      ;                            ;
; 9:1                ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[1].P0[6]                                     ;                            ;
; 9:1                ; 10 bits   ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[0].X[7]                                      ;                            ;
; 9:1                ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |pce_top|huc6270:VDC|SP_BUF[0].P0[13]                                    ;                            ;
; 16:1               ; 5 bits    ; 50 LEs        ; 30 LEs               ; 20 LEs                 ; |pce_top|huc6280:CPU|psg:PSG|VT_ADDR[7]                                  ;                            ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; |pce_top|huc6280:CPU|DATA_BUF[1]                                         ;                            ;
; 15:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; |pce_top|huc6280:CPU|cpu65xx:CPU|myAddr[4]                               ;                            ;
; 17:1               ; 9 bits    ; 99 LEs        ; 99 LEs               ; 0 LEs                  ; |pce_top|huc6270:VDC|REN_SP_COL[5]                                       ;                            ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; |pce_top|huc6280:CPU|cpu65xx:CPU|myAddr[2]                               ;                            ;
; 22:1               ; 7 bits    ; 98 LEs        ; 7 LEs                ; 91 LEs                 ; |pce_top|huc6280:CPU|g00_audio_interface:DAC|clk_count[5]                ;                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; |pce_top|huc6280:CPU|g00_audio_interface:DAC|BBcount[4]                  ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |pce_top|sdram_controller:SDRC|chameleon_sdram:sdr|currentPort           ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |pce_top|huc6280:CPU|cpu65xx:CPU|nextAddr.nextAddrIncrH                  ;                            ;
; 3:1                ; 42 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; |pce_top|huc6280:CPU|cpu65xx:CPU|theCpuCycle                             ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |pce_top|huc6280:CPU|cpu65xx:CPU|\processAluInput:temp[0]                ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |pce_top|huc6280:CPU|cpu65xx:CPU|Add25                                   ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |pce_top|huc6280:CPU|cpu65xx:CPU|\calcNextOpcode:myNextOpcode[1]         ;                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |pce_top|huc6270:VDC|Mux1934                                             ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |pce_top|huc6270:VDC|BG_P23                                              ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |pce_top|sdram_controller:SDRC|chameleon_sdram:sdr|ramState              ;                            ;
; 6:1                ; 13 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; |pce_top|huc6280:CPU|psg:PSG|Mux2412                                     ;                            ;
; 6:1                ; 9 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; |pce_top|huc6280:CPU|psg:PSG|Mux2430                                     ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |pce_top|huc6280:CPU|cpu65xx:CPU|Mux42                                   ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; |pce_top|sdram_controller:SDRC|chameleon_sdram:sdr|currentPort           ;                            ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; |pce_top|sdram_controller:SDRC|chameleon_sdram:sdr|currentState          ;                            ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; |pce_top|huc6280:CPU|cpu65xx:CPU|addr[18]                                ;                            ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; |pce_top|huc6270:VDC|Mux100                                              ;                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |pce_top|huc6270:VDC|Mux1337                                             ;                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |pce_top|huc6270:VDC|Mux1343                                             ;                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |pce_top|huc6270:VDC|Mux1348                                             ;                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |pce_top|huc6270:VDC|Mux1349                                             ;                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |pce_top|huc6270:VDC|Mux1356                                             ;                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |pce_top|huc6270:VDC|Mux1357                                             ;                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |pce_top|huc6270:VDC|Mux1362                                             ;                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |pce_top|huc6270:VDC|Mux1367                                             ;                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |pce_top|huc6270:VDC|Mux1371                                             ;                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |pce_top|huc6270:VDC|Mux1376                                             ;                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |pce_top|huc6270:VDC|Mux1378                                             ;                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |pce_top|huc6270:VDC|Mux1384                                             ;                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |pce_top|huc6270:VDC|Mux1387                                             ;                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |pce_top|huc6270:VDC|Mux1392                                             ;                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |pce_top|huc6270:VDC|Mux1396                                             ;                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |pce_top|huc6270:VDC|Mux1398                                             ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |pce_top|huc6270:VDC|REN                                                 ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |pce_top|sdram_controller:SDRC|chameleon_sdram:sdr|ramState              ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; |pce_top|bootState                                                       ;                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; |pce_top|sdram_controller:SDRC|chameleon_sdram:sdr|nextRamState.RAM_IDLE ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; |pce_top|huc6270:VDC|DMA                                                 ;                            ;
; 20:1               ; 2 bits    ; 26 LEs        ; 4 LEs                ; 22 LEs                 ; |pce_top|huc6280:CPU|cpu65xx:CPU|Mux55                                   ;                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |pce_top|huc6270:VDC|DMA                                                 ;                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |pce_top|huc6280:CPU|g00_audio_interface:DAC|state2                      ;                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |pce_top|huc6280:CPU|g00_audio_interface:DAC|state2                      ;                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |pce_top|huc6280:CPU|cpu65xx:CPU|Add21                                   ;                            ;
; 22:1               ; 2 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; |pce_top|huc6280:CPU|cpu65xx:CPU|Mux51                                   ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |pce_top|huc6270:VDC|DMAS                                                ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |pce_top|huc6270:VDC|DMAS                                                ;                            ;
; 10:1               ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; |pce_top|huc6280:CPU|CPU_DI_U[7]                                         ;                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; |pce_top|huc6270:VDC|DMAS                                                ;                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; |pce_top|huc6270:VDC|CPU                                                 ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; |pce_top|huc6280:CPU|cpu65xx:CPU|Add21                                   ;                            ;
; 25:1               ; 2 bits    ; 32 LEs        ; 10 LEs               ; 22 LEs                 ; |pce_top|huc6270:VDC|BG1                                                 ;                            ;
; 27:1               ; 2 bits    ; 36 LEs        ; 14 LEs               ; 22 LEs                 ; |pce_top|huc6270:VDC|BG1                                                 ;                            ;
; 14:1               ; 3 bits    ; 27 LEs        ; 12 LEs               ; 15 LEs                 ; |pce_top|huc6280:CPU|g00_audio_interface:DAC|state                       ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for huc6280:CPU|psg:PSG|voltab:VT|altsyncram:altsyncram_component|altsyncram_1r71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for ram:RAM|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for huc6260:VCE|colram:ram|altsyncram:altsyncram_component|altsyncram_9q72:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for huc6270:VDC|linebuf:bg_buf|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for huc6270:VDC|satram:sat|altsyncram:altsyncram_component|altsyncram_0oq1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|altsyncram:ram_block1a0|altsyncram_ce73:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|altsyncram:ram_block1a0|altsyncram_ce73:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 6                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 7                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; -2000                 ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II            ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_USED             ; Untyped              ;
; PORT_CLK2                     ; PORT_USED             ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; NOTHING               ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 6                     ; Untyped              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone II            ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: huc6280:CPU|cpu65xx:CPU ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; pipelineopcode ; false ; Enumerated                                  ;
; pipelinealumux ; false ; Enumerated                                  ;
; pipelinealuout ; false ; Enumerated                                  ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: huc6280:CPU|psg:PSG|voltab:VT|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                        ;
; WIDTH_A                            ; 24                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; ../data/voltab.mif   ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_1r71      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                  ;
; WIDTH_A                            ; 8                    ; Signed Integer           ;
; WIDTHAD_A                          ; 13                   ; Signed Integer           ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 1                    ; Untyped                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_u7a1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: huc6260:VCE|colram:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                 ;
; WIDTH_A                            ; 9                    ; Signed Integer                          ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                          ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 9                    ; Signed Integer                          ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                          ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                 ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; ../data/vce.mif      ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_9q72      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 9                    ; Signed Integer                            ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 9                    ; Signed Integer                            ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                            ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                   ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_0go1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 9                    ; Signed Integer                            ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 9                    ; Signed Integer                            ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                            ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                   ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_0go1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: huc6270:VDC|linebuf:bg_buf|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                              ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                              ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 8                    ; Signed Integer                              ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                              ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                              ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_5l52      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: huc6270:VDC|satram:sat|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                 ;
; WIDTH_A                            ; 16                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 16                   ; Signed Integer                          ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                          ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                 ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; ../data/sat.mif      ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_0oq1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:SDRC|chameleon_sdram:sdr ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; coladdrbits    ; 8     ; Signed Integer                                                ;
; rowaddrbits    ; 12    ; Signed Integer                                                ;
; inittimeout    ; 10000 ; Signed Integer                                                ;
; caslatency     ; 2     ; Signed Integer                                                ;
; t_refresh_ms   ; 64.0  ; Signed Float                                                  ;
; t_ck_ns        ; 11.7  ; Signed Float                                                  ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|altsyncram:ram_block1a0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                              ;
; WIDTH_A                            ; 9                    ; Untyped                                                                                              ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                              ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 9                    ; Untyped                                                                                              ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                              ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ;                      ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 512                  ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; BYPASS               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; BYPASS               ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_ce73      ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|altsyncram:ram_block1a0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                              ;
; WIDTH_A                            ; 9                    ; Untyped                                                                                              ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                              ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 9                    ; Untyped                                                                                              ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                              ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ;                      ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 512                  ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; BYPASS               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; BYPASS               ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_ce73      ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                            ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                           ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 9                                                                                                               ;
; Entity Instance                           ; huc6280:CPU|psg:PSG|voltab:VT|altsyncram:altsyncram_component                                                   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                             ;
;     -- WIDTH_A                            ; 24                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; ram:RAM|altsyncram:altsyncram_component                                                                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                                               ;
;     -- NUMWORDS_A                         ; 8192                                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; huc6260:VCE|colram:ram|altsyncram:altsyncram_component                                                          ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 9                                                                                                               ;
;     -- NUMWORDS_A                         ; 512                                                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                          ;
;     -- WIDTH_B                            ; 9                                                                                                               ;
;     -- NUMWORDS_B                         ; 512                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 9                                                                                                               ;
;     -- NUMWORDS_A                         ; 2048                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 9                                                                                                               ;
;     -- NUMWORDS_B                         ; 2048                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 9                                                                                                               ;
;     -- NUMWORDS_A                         ; 2048                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 9                                                                                                               ;
;     -- NUMWORDS_B                         ; 2048                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; huc6270:VDC|linebuf:bg_buf|altsyncram:altsyncram_component                                                      ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; huc6270:VDC|satram:sat|altsyncram:altsyncram_component                                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 16                                                                                                              ;
;     -- NUMWORDS_B                         ; 256                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|altsyncram:ram_block1a0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 9                                                                                                               ;
;     -- NUMWORDS_A                         ; 2048                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 9                                                                                                               ;
;     -- NUMWORDS_B                         ; 2048                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|altsyncram:ram_block1a0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 9                                                                                                               ;
;     -- NUMWORDS_A                         ; 2048                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 9                                                                                                               ;
;     -- NUMWORDS_B                         ; 2048                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:SDRC|chameleon_sdram:sdr"                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; reserve           ; Input  ; Info     ; Stuck at GND                                                                        ;
; delay_refresh     ; Input  ; Info     ; Stuck at GND                                                                        ;
; cache_req         ; Input  ; Info     ; Stuck at GND                                                                        ;
; cache_ack         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cache_we          ; Input  ; Info     ; Stuck at GND                                                                        ;
; cache_burst       ; Input  ; Info     ; Stuck at GND                                                                        ;
; cache_a           ; Input  ; Info     ; Stuck at GND                                                                        ;
; cache_d           ; Input  ; Info     ; Stuck at GND                                                                        ;
; cache_q           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vid0_req          ; Input  ; Info     ; Stuck at GND                                                                        ;
; vid0_ack          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vid0_addr         ; Input  ; Info     ; Stuck at GND                                                                        ;
; vid0_do           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vid1_rdstrobe     ; Input  ; Info     ; Stuck at GND                                                                        ;
; vid1_busy         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vid1_addr         ; Input  ; Info     ; Stuck at GND                                                                        ;
; vid1_do           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vicvid_wrstrobe   ; Input  ; Info     ; Stuck at GND                                                                        ;
; vicvid_busy       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vicvid_addr       ; Input  ; Info     ; Stuck at GND                                                                        ;
; vicvid_di         ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpu6510_ack       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cpu6510_request   ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpu6510_we        ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpu6510_a         ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpu6510_d         ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpu6510_q         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reustrobe         ; Input  ; Info     ; Stuck at GND                                                                        ;
; reubusy           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reuwe             ; Input  ; Info     ; Stuck at GND                                                                        ;
; reua              ; Input  ; Info     ; Stuck at GND                                                                        ;
; reud              ; Input  ; Info     ; Stuck at GND                                                                        ;
; reuq              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cpu1541_req       ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpu1541_ack       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cpu1541_we        ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpu1541_a         ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpu1541_d         ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpu1541_q         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vdccpu_a[22..21]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; vdccpu_a[19..17]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; vdccpu_a[20]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; vdcdma_a[22..21]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; vdcdma_a[19..17]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; vdcdma_a[20]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; vdcsp_a[22..21]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; vdcsp_a[19..17]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; vdcsp_a[20]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; vdcbg_a[22..21]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; vdcbg_a[19..17]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; vdcbg_a[20]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; vdcdmas_a[22..21] ; Input  ; Info     ; Stuck at GND                                                                        ;
; vdcdmas_a[19..17] ; Input  ; Info     ; Stuck at GND                                                                        ;
; vdcdmas_a[20]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; debugidle         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debugrefresh      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:SDRC"                                                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; initdone ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "huc6270:VDC|satram:sat"                                                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; q[14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "huc6270:VDC|linebuf:bg_buf"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; data_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "huc6260:VCE|colram:ram" ;
+--------+-------+----------+------------------------+
; Port   ; Type  ; Severity ; Details                ;
+--------+-------+----------+------------------------+
; data_b ; Input ; Info     ; Stuck at GND           ;
; wren_b ; Input ; Info     ; Stuck at GND           ;
+--------+-------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "huc6260:VCE"                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; r    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; g    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; b    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "huc6280:CPU|g00_audio_interface:DAC" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; w_en ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "huc6280:CPU|cpu65xx:CPU"                                                                   ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; so_n        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; debugopcode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debugpc     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debuga      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debugx      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debugy      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debugs      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "huc6280:CPU"                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; nmi_n   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; irq2_n  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; hsm     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; k[5..4] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; k[7]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; k[6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; o[7..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Feb 17 18:27:52 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pce_top -c pce_top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/pce/src/sdram_controller.vhd
    Info (12022): Found design unit 1: sdram_controller-rtl
    Info (12023): Found entity 1: sdram_controller
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/pce/src/chameleon_old_sdram.vhd
    Info (12022): Found design unit 1: chameleon_sdram-rtl
    Info (12023): Found entity 1: chameleon_sdram
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/pce/src/g00_audio_interface.vhd
    Info (12022): Found design unit 1: g00_audio_interface-a
    Info (12023): Found entity 1: g00_audio_interface
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/pce/src/psg.vhd
    Info (12022): Found design unit 1: psg-rtl
    Info (12023): Found entity 1: psg
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/pce/src/satram.vhd
    Info (12022): Found design unit 1: satram-SYN
    Info (12023): Found entity 1: satram
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/pce/src/huc6270.vhd
    Info (12022): Found design unit 1: huc6270-rtl
    Info (12023): Found entity 1: huc6270
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/pce/src/cpu65xx_e.vhd
    Info (12023): Found entity 1: cpu65xx
Info (12021): Found 1 design units, including 0 entities, in source file /fpga/pce/src/cpu65xx_fast.vhd
    Info (12022): Found design unit 1: cpu65xx-fast
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/pce/src/hex.vhd
    Info (12022): Found design unit 1: hex-rtl
    Info (12023): Found entity 1: hex
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/pce/src/huc6260.vhd
    Info (12022): Found design unit 1: huc6260-rtl
    Info (12023): Found entity 1: huc6260
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/pce/src/huc6280.vhd
    Info (12022): Found design unit 1: huc6280-rtl
    Info (12023): Found entity 1: huc6280
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/pce/src/pce_top.vhd
    Info (12022): Found design unit 1: pce_top-rtl
    Info (12023): Found entity 1: pce_top
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/pce/src/pll.vhd
    Info (12022): Found design unit 1: pll-SYN
    Info (12023): Found entity 1: pll
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/pce/src/ram.vhd
    Info (12022): Found design unit 1: ram-SYN
    Info (12023): Found entity 1: ram
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/pce/src/colram.vhd
    Info (12022): Found design unit 1: colram-SYN
    Info (12023): Found entity 1: colram
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/pce/src/scanline.vhd
    Info (12022): Found design unit 1: scanline-SYN
    Info (12023): Found entity 1: scanline
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/pce/src/linebuf.vhd
    Info (12022): Found design unit 1: linebuf-SYN
    Info (12023): Found entity 1: linebuf
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/pce/src/voltab.vhd
    Info (12022): Found design unit 1: voltab-SYN
    Info (12023): Found entity 1: voltab
Info (12127): Elaborating entity "pce_top" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at pce_top.vhd(35): used implicit default value for signal "SRAM_ADDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at pce_top.vhd(36): used implicit default value for signal "SRAM_CE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at pce_top.vhd(38): used implicit default value for signal "SRAM_LB_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at pce_top.vhd(39): used implicit default value for signal "SRAM_OE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at pce_top.vhd(40): used implicit default value for signal "SRAM_UB_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at pce_top.vhd(41): used implicit default value for signal "SRAM_WE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at pce_top.vhd(116): object "CPU_HSM" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pce_top.vhd(152): object "R" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pce_top.vhd(153): object "G" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pce_top.vhd(154): object "B" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pce_top.vhd(193): object "SDR_INIT_DONE" assigned a value but never read
Info (12128): Elaborating entity "hex" for hierarchy "hex:hexd3"
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "7"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "6"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "-2000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "huc6280" for hierarchy "huc6280:CPU"
Warning (10036): Verilog HDL or VHDL warning at huc6280.vhd(68): object "D_OPCODE" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at huc6280.vhd(69): object "D_PC" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at huc6280.vhd(70): object "D_A" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at huc6280.vhd(71): object "D_X" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at huc6280.vhd(72): object "D_Y" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at huc6280.vhd(73): object "D_S" assigned a value but never read
Info (12129): Elaborating entity "cpu65xx" using architecture "A:fast" for hierarchy "huc6280:CPU|cpu65xx:CPU"
Warning (10036): Verilog HDL or VHDL warning at cpu65xx_fast.vhd(793): object "nvtbdizc" assigned a value but never read
Info (12128): Elaborating entity "psg" for hierarchy "huc6280:CPU|psg:PSG"
Info (12128): Elaborating entity "voltab" for hierarchy "huc6280:CPU|psg:PSG|voltab:VT"
Info (12128): Elaborating entity "altsyncram" for hierarchy "huc6280:CPU|psg:PSG|voltab:VT|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "huc6280:CPU|psg:PSG|voltab:VT|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "huc6280:CPU|psg:PSG|voltab:VT|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../data/voltab.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1r71.tdf
    Info (12023): Found entity 1: altsyncram_1r71
Info (12128): Elaborating entity "altsyncram_1r71" for hierarchy "huc6280:CPU|psg:PSG|voltab:VT|altsyncram:altsyncram_component|altsyncram_1r71:auto_generated"
Info (12128): Elaborating entity "g00_audio_interface" for hierarchy "huc6280:CPU|g00_audio_interface:DAC"
Info (12128): Elaborating entity "ram" for hierarchy "ram:RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:RAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram:RAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram:RAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u7a1.tdf
    Info (12023): Found entity 1: altsyncram_u7a1
Info (12128): Elaborating entity "altsyncram_u7a1" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf
    Info (12023): Found entity 1: decode_1oa
Info (12128): Elaborating entity "decode_1oa" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|decode_1oa:decode3"
Info (12128): Elaborating entity "decode_1oa" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|decode_1oa:deep_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hib.tdf
    Info (12023): Found entity 1: mux_hib
Info (12128): Elaborating entity "mux_hib" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|mux_hib:mux2"
Info (12128): Elaborating entity "huc6260" for hierarchy "huc6260:VCE"
Warning (10036): Verilog HDL or VHDL warning at huc6260.vhd(53): object "BW" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at huc6260.vhd(66): object "BL_N" assigned a value but never read
Info (12128): Elaborating entity "colram" for hierarchy "huc6260:VCE|colram:ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "huc6260:VCE|colram:ram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "huc6260:VCE|colram:ram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "huc6260:VCE|colram:ram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "../data/vce.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_b" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9q72.tdf
    Info (12023): Found entity 1: altsyncram_9q72
Info (12128): Elaborating entity "altsyncram_9q72" for hierarchy "huc6260:VCE|colram:ram|altsyncram:altsyncram_component|altsyncram_9q72:auto_generated"
Info (12128): Elaborating entity "scanline" for hierarchy "huc6260:VCE|scanline:sl0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_b" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0go1.tdf
    Info (12023): Found entity 1: altsyncram_0go1
Info (12128): Elaborating entity "altsyncram_0go1" for hierarchy "huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated"
Info (12128): Elaborating entity "huc6270" for hierarchy "huc6270:VDC"
Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(76): object "VRR" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(77): object "VWR" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(103): object "HDS" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(104): object "HSW" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(105): object "HDE" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(108): object "VDS" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(109): object "VSW" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(110): object "VDW" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(111): object "VCR" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(147): object "DBG_VBL" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(229): object "SP_CG" assigned a value but never read
Warning (10873): Using initial value X (don't care) for net "SP_PREBUF[0].CG" at huc6270.vhd(252)
Warning (10873): Using initial value X (don't care) for net "SP_PREBUF[1].CG" at huc6270.vhd(252)
Warning (10873): Using initial value X (don't care) for net "SP_PREBUF[2].CG" at huc6270.vhd(252)
Warning (10873): Using initial value X (don't care) for net "SP_PREBUF[3].CG" at huc6270.vhd(252)
Warning (10873): Using initial value X (don't care) for net "SP_PREBUF[4].CG" at huc6270.vhd(252)
Warning (10873): Using initial value X (don't care) for net "SP_PREBUF[5].CG" at huc6270.vhd(252)
Warning (10873): Using initial value X (don't care) for net "SP_PREBUF[6].CG" at huc6270.vhd(252)
Warning (10873): Using initial value X (don't care) for net "SP_PREBUF[7].CG" at huc6270.vhd(252)
Warning (10873): Using initial value X (don't care) for net "SP_PREBUF[8].CG" at huc6270.vhd(252)
Warning (10873): Using initial value X (don't care) for net "SP_PREBUF[9].CG" at huc6270.vhd(252)
Warning (10873): Using initial value X (don't care) for net "SP_PREBUF[10].CG" at huc6270.vhd(252)
Warning (10873): Using initial value X (don't care) for net "SP_PREBUF[11].CG" at huc6270.vhd(252)
Warning (10873): Using initial value X (don't care) for net "SP_PREBUF[12].CG" at huc6270.vhd(252)
Warning (10873): Using initial value X (don't care) for net "SP_PREBUF[13].CG" at huc6270.vhd(252)
Warning (10873): Using initial value X (don't care) for net "SP_PREBUF[14].CG" at huc6270.vhd(252)
Warning (10873): Using initial value X (don't care) for net "SP_PREBUF[15].CG" at huc6270.vhd(252)
Info (12128): Elaborating entity "linebuf" for hierarchy "huc6270:VDC|linebuf:bg_buf"
Info (12128): Elaborating entity "altsyncram" for hierarchy "huc6270:VDC|linebuf:bg_buf|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "huc6270:VDC|linebuf:bg_buf|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "huc6270:VDC|linebuf:bg_buf|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5l52.tdf
    Info (12023): Found entity 1: altsyncram_5l52
Info (12128): Elaborating entity "altsyncram_5l52" for hierarchy "huc6270:VDC|linebuf:bg_buf|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated"
Info (12128): Elaborating entity "satram" for hierarchy "huc6270:VDC|satram:sat"
Info (12128): Elaborating entity "altsyncram" for hierarchy "huc6270:VDC|satram:sat|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "huc6270:VDC|satram:sat|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "huc6270:VDC|satram:sat|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "../data/sat.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0oq1.tdf
    Info (12023): Found entity 1: altsyncram_0oq1
Info (12128): Elaborating entity "altsyncram_0oq1" for hierarchy "huc6270:VDC|satram:sat|altsyncram:altsyncram_component|altsyncram_0oq1:auto_generated"
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_controller:SDRC"
Info (12128): Elaborating entity "chameleon_sdram" for hierarchy "sdram_controller:SDRC|chameleon_sdram:sdr"
Warning (10036): Verilog HDL or VHDL warning at chameleon_old_sdram.vhd(286): object "bankActive" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at chameleon_old_sdram.vhd(287): object "bankRow" assigned a value but never read
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(344): signal "vdcsp_req" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(344): signal "vdcsp_ackReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(344): signal "currentPort" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(347): signal "vdcsp_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(348): signal "vdcsp_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(349): signal "vdcsp_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(351): signal "vdcbg_req" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(351): signal "vdcbg_ackReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(351): signal "currentPort" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(354): signal "vdcbg_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(355): signal "vdcbg_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(356): signal "vdcbg_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(358): signal "vdcdmas_req" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(358): signal "vdcdmas_ackReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(358): signal "currentPort" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(361): signal "vdcdmas_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(362): signal "vdcdmas_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(363): signal "vdcdmas_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(365): signal "vdcdma_req" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(365): signal "vdcdma_ackReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(365): signal "currentPort" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(367): signal "vdcdma_we" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(371): signal "vdcdma_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(372): signal "vdcdma_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(373): signal "vdcdma_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(375): signal "vdccpu_req" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(375): signal "vdccpu_ackReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(375): signal "currentPort" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(377): signal "vdccpu_we" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(381): signal "vdccpu_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(382): signal "vdccpu_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(383): signal "vdccpu_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(385): signal "romwr_req" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(385): signal "romwr_ackReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(385): signal "currentPort" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(387): signal "romwr_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(388): signal "romwr_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(390): signal "romwr_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(391): signal "romwr_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(392): signal "romwr_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(394): signal "romrd_req" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(394): signal "romrd_ackReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(394): signal "currentPort" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(397): signal "romrd_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(398): signal "romrd_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(399): signal "romrd_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(401): signal "cpu6510_request" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(401): signal "cpu6510_ackLoc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(401): signal "currentPort" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(403): signal "cpu6510_we" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(405): signal "cpu6510_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(406): signal "cpu6510_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(409): signal "cpu6510_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(410): signal "cpu6510_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(411): signal "cpu6510_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(413): signal "cache_req" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(413): signal "cache_ack_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(413): signal "currentPort" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(415): signal "cache_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(416): signal "cache_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(417): signal "cache_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(418): signal "cache_burst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(423): signal "cache_we" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(425): signal "cache_burst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(426): signal "cache_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(427): signal "cache_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(430): signal "reserve" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(431): signal "reu_pending" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(433): signal "reuWe" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(435): signal "reuA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(436): signal "reuA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(439): signal "reuA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(440): signal "reuA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(441): signal "reuA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(442): signal "cpu1541_req" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(442): signal "cpu1541_ack_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(442): signal "currentPort" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(444): signal "cpu1541_we" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(446): signal "cpu1541_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(447): signal "cpu1541_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(450): signal "cpu1541_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(451): signal "cpu1541_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(452): signal "cpu1541_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(453): signal "vicvid_pending" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(456): signal "vicvid_addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(457): signal "vicvid_addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(458): signal "vicvid_addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(459): signal "vid0_req" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(459): signal "vid0_ackReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(459): signal "currentPort" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(462): signal "vid0_addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(463): signal "vid0_addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(464): signal "vid0_addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(465): signal "vid1_pending" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(468): signal "vid1_addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(469): signal "vid1_addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(470): signal "vid1_addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "huc6270:VDC|satram:sat|altsyncram:altsyncram_component|altsyncram_0oq1:auto_generated|q_b[14]"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "CPU_DI[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU_DI[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU_DI[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU_DI[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU_DI[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU_DI[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU_DI[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CPU_DI[7]" feeding internal logic into a wire
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (286030): Timing-Driven Synthesis is running
Info (13005): Duplicate registers merged to single register
Info (270021): Converted the following 2 logical RAM block slices to smaller depth
    Info (270020): Converted the following logical RAM block "huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|ALTSYNCRAM" slices to smaller maximum block depth of 512
        Info (270019): RAM block slice "huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|ram_block1a5"
        Info (270019): RAM block slice "huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|ram_block1a3"
        Info (270019): RAM block slice "huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|ram_block1a4"
        Info (270019): RAM block slice "huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|ram_block1a8"
        Info (270019): RAM block slice "huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|ram_block1a6"
        Info (270019): RAM block slice "huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|ram_block1a7"
        Info (270019): RAM block slice "huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|ram_block1a2"
        Info (270019): RAM block slice "huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|ram_block1a0"
        Info (270019): RAM block slice "huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|ram_block1a1"
    Info (270020): Converted the following logical RAM block "huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|ALTSYNCRAM" slices to smaller maximum block depth of 512
        Info (270019): RAM block slice "huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|ram_block1a5"
        Info (270019): RAM block slice "huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|ram_block1a3"
        Info (270019): RAM block slice "huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|ram_block1a4"
        Info (270019): RAM block slice "huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|ram_block1a8"
        Info (270019): RAM block slice "huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|ram_block1a6"
        Info (270019): RAM block slice "huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|ram_block1a7"
        Info (270019): RAM block slice "huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|ram_block1a2"
        Info (270019): RAM block slice "huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|ram_block1a0"
        Info (270019): RAM block slice "huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|ram_block1a1"
Info (12130): Elaborated megafunction instantiation "huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|altsyncram:ram_block1a0"
Info (12133): Instantiated megafunction "huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated|altsyncram:ram_block1a0" with the following parameter:
    Info (12134): Parameter "LPM_TYPE" = "altsyncram"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "BYTEENA_ACLR_A" = "NONE"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_A" = "NORMAL"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "INDATA_REG_B" = "UNUSED"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "BYTEENA_REG_B" = "UNUSED"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "RDCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "BYTEENA_ACLR_B" = "NONE"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "1"
    Info (12134): Parameter "WIDTH_BYTEENA_B" = "1"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "BYTE_SIZE" = "8"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "DONT_CARE"
    Info (12134): Parameter "INIT_FILE" = ""
    Info (12134): Parameter "INIT_FILE_LAYOUT" = "PORT_B"
    Info (12134): Parameter "MAXIMUM_DEPTH" = "512"
    Info (12134): Parameter "ENABLE_RUNTIME_MOD" = "NO"
    Info (12134): Parameter "INSTANCE_NAME" = "UNUSED"
    Info (12134): Parameter "ENABLE_ECC" = "FALSE"
    Info (12134): Parameter "ECCSTATUS_REG" = "UNREGISTERED"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_B" = "BYPASS"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ce73.tdf
    Info (12023): Found entity 1: altsyncram_ce73
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf
    Info (12023): Found entity 1: decode_4oa
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lib.tdf
    Info (12023): Found entity 1: mux_lib
Info (13005): Duplicate registers merged to single register
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[5]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "SRAM_DQ[0]" has no driver
    Warning (13040): Bidir "SRAM_DQ[1]" has no driver
    Warning (13040): Bidir "SRAM_DQ[2]" has no driver
    Warning (13040): Bidir "SRAM_DQ[3]" has no driver
    Warning (13040): Bidir "SRAM_DQ[4]" has no driver
    Warning (13040): Bidir "SRAM_DQ[5]" has no driver
    Warning (13040): Bidir "SRAM_DQ[6]" has no driver
    Warning (13040): Bidir "SRAM_DQ[7]" has no driver
    Warning (13040): Bidir "SRAM_DQ[8]" has no driver
    Warning (13040): Bidir "SRAM_DQ[9]" has no driver
    Warning (13040): Bidir "SRAM_DQ[10]" has no driver
    Warning (13040): Bidir "SRAM_DQ[11]" has no driver
    Warning (13040): Bidir "SRAM_DQ[12]" has no driver
    Warning (13040): Bidir "SRAM_DQ[13]" has no driver
    Warning (13040): Bidir "SRAM_DQ[14]" has no driver
    Warning (13040): Bidir "SRAM_DQ[15]" has no driver
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_1[5]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at VCC
    Warning (13410): Pin "FL_WE_N" is stuck at VCC
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
Info (17049): 24 registers lost all their fanouts during netlist optimizations. The first 24 are displayed below.
    Info (17050): Register "huc6280:CPU|cpu65xx:CPU|soReg" lost all its fanouts during netlist optimizations.
    Info (17050): Register "sdram_controller:SDRC|chameleon_sdram:sdr|vdcdmas_qReg[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "huc6270:VDC|DMAS_SAT_DI[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "huc6280:CPU|INT_MASK[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "huc6280:CPU|cpu65xx:CPU|nmiEdge" lost all its fanouts during netlist optimizations.
    Info (17050): Register "sdram_controller:SDRC|chameleon_sdram:sdr|ramAlmostDone" lost all its fanouts during netlist optimizations.
    Info (17050): Register "huc6270:VDC|SP_PREBUF[1].ZERO" lost all its fanouts during netlist optimizations.
    Info (17050): Register "huc6270:VDC|SP_PREBUF[2].ZERO" lost all its fanouts during netlist optimizations.
    Info (17050): Register "huc6270:VDC|SP_PREBUF[3].ZERO" lost all its fanouts during netlist optimizations.
    Info (17050): Register "huc6270:VDC|SP_PREBUF[4].ZERO" lost all its fanouts during netlist optimizations.
    Info (17050): Register "huc6270:VDC|SP_PREBUF[5].ZERO" lost all its fanouts during netlist optimizations.
    Info (17050): Register "huc6270:VDC|SP_PREBUF[6].ZERO" lost all its fanouts during netlist optimizations.
    Info (17050): Register "huc6270:VDC|SP_PREBUF[7].ZERO" lost all its fanouts during netlist optimizations.
    Info (17050): Register "huc6270:VDC|SP_PREBUF[8].ZERO" lost all its fanouts during netlist optimizations.
    Info (17050): Register "huc6270:VDC|SP_PREBUF[9].ZERO" lost all its fanouts during netlist optimizations.
    Info (17050): Register "huc6270:VDC|SP_PREBUF[10].ZERO" lost all its fanouts during netlist optimizations.
    Info (17050): Register "huc6270:VDC|SP_PREBUF[11].ZERO" lost all its fanouts during netlist optimizations.
    Info (17050): Register "huc6270:VDC|SP_PREBUF[12].ZERO" lost all its fanouts during netlist optimizations.
    Info (17050): Register "huc6270:VDC|SP_PREBUF[13].ZERO" lost all its fanouts during netlist optimizations.
    Info (17050): Register "huc6270:VDC|SP_PREBUF[14].ZERO" lost all its fanouts during netlist optimizations.
    Info (17050): Register "huc6270:VDC|SP_PREBUF[15].ZERO" lost all its fanouts during netlist optimizations.
    Info (17050): Register "sdram_controller:SDRC|chameleon_sdram:sdr|currentPort.PORT_REU" lost all its fanouts during netlist optimizations.
    Info (17050): Register "sdram_controller:SDRC|chameleon_sdram:sdr|currentPort.PORT_CPU_1541" lost all its fanouts during netlist optimizations.
    Info (17050): Register "huc6260:VCE|CTRL.CTRL_INCR" lost all its fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding node "pll:pll|altpll:altpll_component|pll"
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "CLOCK_24[0]"
    Warning (15610): No output dependent on input pin "CLOCK_24[1]"
    Warning (15610): No output dependent on input pin "CLOCK_27[0]"
    Warning (15610): No output dependent on input pin "CLOCK_27[1]"
Info (21057): Implemented 12220 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 136 output pins
    Info (21060): Implemented 76 bidirectional pins
    Info (21061): Implemented 11844 logic cells
    Info (21064): Implemented 144 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 224 warnings
    Info: Peak virtual memory: 453 megabytes
    Info: Processing ended: Fri Feb 17 18:29:10 2012
    Info: Elapsed time: 00:01:18
    Info: Total CPU time (on all processors): 00:01:18


