/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  reg [5:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  reg [5:0] celloutsig_1_0z;
  wire [13:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = ~(celloutsig_0_0z & celloutsig_0_8z[1]);
  assign celloutsig_1_5z = ~(celloutsig_1_2z & in_data[114]);
  assign celloutsig_0_0z = !(in_data[87] ? in_data[42] : in_data[10]);
  assign celloutsig_1_19z = ~celloutsig_1_4z;
  assign celloutsig_1_1z = ~((celloutsig_1_0z[5] | celloutsig_1_0z[2]) & in_data[114]);
  assign celloutsig_0_9z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z } / { 1'h1, celloutsig_0_7z[3:0] };
  assign celloutsig_0_1z = { in_data[71], celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, celloutsig_0_0z, in_data[0] };
  assign celloutsig_0_6z = { in_data[89:83], celloutsig_0_4z[3:2], celloutsig_0_4z[3], celloutsig_0_4z[0] } == in_data[53:43];
  assign celloutsig_0_15z = { celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_14z } == { celloutsig_0_8z[4:0], celloutsig_0_5z };
  assign celloutsig_1_4z = in_data[108:102] < { celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_14z = celloutsig_0_1z[0] & ~(celloutsig_0_8z[5]);
  assign celloutsig_1_12z = { in_data[103:102], celloutsig_1_7z } % { 1'h1, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_3z = { in_data[85:68], celloutsig_0_0z } != { in_data[58:43], celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_9z[4:3], celloutsig_0_3z, celloutsig_0_10z } !== { celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_7z = ~ in_data[74:68];
  assign celloutsig_0_16z = | { celloutsig_0_1z[1], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_1_2z = | { in_data[144], celloutsig_1_0z };
  assign celloutsig_0_13z = { celloutsig_0_1z[2:1], celloutsig_0_11z } >> { celloutsig_0_4z[3:2], celloutsig_0_2z };
  assign celloutsig_1_3z = { celloutsig_1_0z[2:1], celloutsig_1_1z } >> celloutsig_1_0z[3:1];
  assign celloutsig_1_6z = { in_data[160:154], celloutsig_1_4z, celloutsig_1_4z } - { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_7z = { celloutsig_1_3z[2], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z } - { celloutsig_1_0z[3:0], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_18z = ~((celloutsig_1_7z[5] & celloutsig_1_0z[4]) | celloutsig_1_12z[6]);
  assign celloutsig_0_5z = ~((celloutsig_0_2z & celloutsig_0_3z) | celloutsig_0_4z[3]);
  assign celloutsig_0_2z = ~((celloutsig_0_1z[1] & celloutsig_0_1z[2]) | in_data[63]);
  always_latch
    if (!clkin_data[32]) celloutsig_0_8z = 6'h00;
    else if (!celloutsig_1_4z) celloutsig_0_8z = celloutsig_0_7z[5:0];
  always_latch
    if (clkin_data[64]) celloutsig_1_0z = 6'h00;
    else if (clkin_data[0]) celloutsig_1_0z = in_data[158:153];
  assign { celloutsig_0_4z[0], celloutsig_0_4z[2], celloutsig_0_4z[3] } = ~ { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_4z[1] = celloutsig_0_4z[3];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
