0.6
2019.1
May 24 2019
15:06:07
D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.sim/sim_1/impl/timing/xsim/tdc_delayline_tb_time_impl.v,1578531927,verilog,,,,glbl;tdc_ctrl;tdc_delayline,,,,,,,,
D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sim_1/new/tdc_delayline_tb.vhd,1578530861,vhdl,,,,tdc_delayline_tb,,,,,,,,
