INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Frey/Desktop/Lab1/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Frey/Desktop/Lab1/auxillary/CPUTEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Frey/Desktop/Lab1/auxillary/Code2Inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Code2Inst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Frey/Desktop/Lab1/core/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Frey/Desktop/Lab1/auxillary/Font816.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FONT8_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Frey/Desktop/Lab1/core/HazardDetectionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Frey/Desktop/Lab1/core/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Frey/Desktop/Lab1/common/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Frey/Desktop/Lab1/common/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Frey/Desktop/Lab1/core/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Frey/Desktop/Lab1/common/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Frey/Desktop/Lab1/core/REG_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Frey/Desktop/Lab1/core/REG_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Frey/Desktop/Lab1/core/REG_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Frey/Desktop/Lab1/core/REG_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Frey/Desktop/Lab1/core/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Frey/Desktop/Lab1/core/RV32core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32core
INFO: [VRFC 10-2458] undeclared symbol ALU_out_EXE, assumed default net type wire [C:/Users/Frey/Desktop/Lab1/core/RV32core.v:82]
INFO: [VRFC 10-2458] undeclared symbol ALU_out_MEM, assumed default net type wire [C:/Users/Frey/Desktop/Lab1/core/RV32core.v:82]
INFO: [VRFC 10-2458] undeclared symbol Addr, assumed default net type wire [C:/Users/Frey/Desktop/Lab1/core/RV32core.v:182]
INFO: [VRFC 10-2458] undeclared symbol MWR, assumed default net type wire [C:/Users/Frey/Desktop/Lab1/core/RV32core.v:183]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Frey/Desktop/Lab1/core/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Frey/Desktop/Lab1/auxillary/VGATEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_TESTP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Frey/Desktop/Lab1/common/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Frey/Desktop/Lab1/auxillary/btn_scan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_scan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Frey/Desktop/Lab1/auxillary/clk_diff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_diff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Frey/Desktop/Lab1/common/cmp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmp_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Frey/Desktop/Lab1/auxillary/debug_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Frey/Desktop/Lab1/auxillary/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Frey/Desktop/Lab1/auxillary/my_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_clk_gen
INFO: [VRFC 10-2458] undeclared symbol clkout0, assumed default net type wire [C:/Users/Frey/Desktop/Lab1/auxillary/my_clk_gen.v:137]
INFO: [VRFC 10-2458] undeclared symbol clkout1, assumed default net type wire [C:/Users/Frey/Desktop/Lab1/auxillary/my_clk_gen.v:139]
INFO: [VRFC 10-2458] undeclared symbol clkout2, assumed default net type wire [C:/Users/Frey/Desktop/Lab1/auxillary/my_clk_gen.v:141]
INFO: [VRFC 10-2458] undeclared symbol clkout3, assumed default net type wire [C:/Users/Frey/Desktop/Lab1/auxillary/my_clk_gen.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Frey/Desktop/Lab1/auxillary/parallel2serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel2serial
WARNING: [VRFC 10-756] identifier DATA_BITS is used before its declaration [C:/Users/Frey/Desktop/Lab1/auxillary/parallel2serial.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Frey/Desktop/Lab1/auxillary/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Frey/Desktop/Lab1/auxillary/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Frey/Desktop/Lab1/Lab1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
