
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//nstat_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004021a8 <.init>:
  4021a8:	stp	x29, x30, [sp, #-16]!
  4021ac:	mov	x29, sp
  4021b0:	bl	402930 <ferror@plt+0x60>
  4021b4:	ldp	x29, x30, [sp], #16
  4021b8:	ret

Disassembly of section .plt:

00000000004021c0 <memcpy@plt-0x20>:
  4021c0:	stp	x16, x30, [sp, #-16]!
  4021c4:	adrp	x16, 421000 <ferror@plt+0x1e730>
  4021c8:	ldr	x17, [x16, #4088]
  4021cc:	add	x16, x16, #0xff8
  4021d0:	br	x17
  4021d4:	nop
  4021d8:	nop
  4021dc:	nop

00000000004021e0 <memcpy@plt>:
  4021e0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4021e4:	ldr	x17, [x16]
  4021e8:	add	x16, x16, #0x0
  4021ec:	br	x17

00000000004021f0 <recvmsg@plt>:
  4021f0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4021f4:	ldr	x17, [x16, #8]
  4021f8:	add	x16, x16, #0x8
  4021fc:	br	x17

0000000000402200 <strtoul@plt>:
  402200:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402204:	ldr	x17, [x16, #16]
  402208:	add	x16, x16, #0x10
  40220c:	br	x17

0000000000402210 <strlen@plt>:
  402210:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402214:	ldr	x17, [x16, #24]
  402218:	add	x16, x16, #0x18
  40221c:	br	x17

0000000000402220 <fputs@plt>:
  402220:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402224:	ldr	x17, [x16, #32]
  402228:	add	x16, x16, #0x20
  40222c:	br	x17

0000000000402230 <exit@plt>:
  402230:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402234:	ldr	x17, [x16, #40]
  402238:	add	x16, x16, #0x28
  40223c:	br	x17

0000000000402240 <perror@plt>:
  402240:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402244:	ldr	x17, [x16, #48]
  402248:	add	x16, x16, #0x30
  40224c:	br	x17

0000000000402250 <__cmsg_nxthdr@plt>:
  402250:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402254:	ldr	x17, [x16, #56]
  402258:	add	x16, x16, #0x38
  40225c:	br	x17

0000000000402260 <listen@plt>:
  402260:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402264:	ldr	x17, [x16, #64]
  402268:	add	x16, x16, #0x40
  40226c:	br	x17

0000000000402270 <htonl@plt>:
  402270:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402274:	ldr	x17, [x16, #72]
  402278:	add	x16, x16, #0x48
  40227c:	br	x17

0000000000402280 <strtoll@plt>:
  402280:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402284:	ldr	x17, [x16, #80]
  402288:	add	x16, x16, #0x50
  40228c:	br	x17

0000000000402290 <daemon@plt>:
  402290:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402294:	ldr	x17, [x16, #88]
  402298:	add	x16, x16, #0x58
  40229c:	br	x17

00000000004022a0 <strtod@plt>:
  4022a0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4022a4:	ldr	x17, [x16, #96]
  4022a8:	add	x16, x16, #0x60
  4022ac:	br	x17

00000000004022b0 <geteuid@plt>:
  4022b0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4022b4:	ldr	x17, [x16, #104]
  4022b8:	add	x16, x16, #0x68
  4022bc:	br	x17

00000000004022c0 <sethostent@plt>:
  4022c0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4022c4:	ldr	x17, [x16, #112]
  4022c8:	add	x16, x16, #0x70
  4022cc:	br	x17

00000000004022d0 <bind@plt>:
  4022d0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4022d4:	ldr	x17, [x16, #120]
  4022d8:	add	x16, x16, #0x78
  4022dc:	br	x17

00000000004022e0 <ntohl@plt>:
  4022e0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4022e4:	ldr	x17, [x16, #128]
  4022e8:	add	x16, x16, #0x80
  4022ec:	br	x17

00000000004022f0 <ftell@plt>:
  4022f0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4022f4:	ldr	x17, [x16, #136]
  4022f8:	add	x16, x16, #0x88
  4022fc:	br	x17

0000000000402300 <sprintf@plt>:
  402300:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402304:	ldr	x17, [x16, #144]
  402308:	add	x16, x16, #0x90
  40230c:	br	x17

0000000000402310 <getuid@plt>:
  402310:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402314:	ldr	x17, [x16, #152]
  402318:	add	x16, x16, #0x98
  40231c:	br	x17

0000000000402320 <putc@plt>:
  402320:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402324:	ldr	x17, [x16, #160]
  402328:	add	x16, x16, #0xa0
  40232c:	br	x17

0000000000402330 <strftime@plt>:
  402330:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402334:	ldr	x17, [x16, #168]
  402338:	add	x16, x16, #0xa8
  40233c:	br	x17

0000000000402340 <fork@plt>:
  402340:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402344:	ldr	x17, [x16, #176]
  402348:	add	x16, x16, #0xb0
  40234c:	br	x17

0000000000402350 <snprintf@plt>:
  402350:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402354:	ldr	x17, [x16, #184]
  402358:	add	x16, x16, #0xb8
  40235c:	br	x17

0000000000402360 <fileno@plt>:
  402360:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402364:	ldr	x17, [x16, #192]
  402368:	add	x16, x16, #0xc0
  40236c:	br	x17

0000000000402370 <localtime@plt>:
  402370:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402374:	ldr	x17, [x16, #200]
  402378:	add	x16, x16, #0xc8
  40237c:	br	x17

0000000000402380 <signal@plt>:
  402380:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402384:	ldr	x17, [x16, #208]
  402388:	add	x16, x16, #0xd0
  40238c:	br	x17

0000000000402390 <ftruncate64@plt>:
  402390:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402394:	ldr	x17, [x16, #216]
  402398:	add	x16, x16, #0xd8
  40239c:	br	x17

00000000004023a0 <fclose@plt>:
  4023a0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4023a4:	ldr	x17, [x16, #224]
  4023a8:	add	x16, x16, #0xe0
  4023ac:	br	x17

00000000004023b0 <atoi@plt>:
  4023b0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4023b4:	ldr	x17, [x16, #232]
  4023b8:	add	x16, x16, #0xe8
  4023bc:	br	x17

00000000004023c0 <getpid@plt>:
  4023c0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4023c4:	ldr	x17, [x16, #240]
  4023c8:	add	x16, x16, #0xf0
  4023cc:	br	x17

00000000004023d0 <time@plt>:
  4023d0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4023d4:	ldr	x17, [x16, #248]
  4023d8:	add	x16, x16, #0xf8
  4023dc:	br	x17

00000000004023e0 <ntohs@plt>:
  4023e0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4023e4:	ldr	x17, [x16, #256]
  4023e8:	add	x16, x16, #0x100
  4023ec:	br	x17

00000000004023f0 <malloc@plt>:
  4023f0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4023f4:	ldr	x17, [x16, #264]
  4023f8:	add	x16, x16, #0x108
  4023fc:	br	x17

0000000000402400 <setsockopt@plt>:
  402400:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402404:	ldr	x17, [x16, #272]
  402408:	add	x16, x16, #0x110
  40240c:	br	x17

0000000000402410 <poll@plt>:
  402410:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402414:	ldr	x17, [x16, #280]
  402418:	add	x16, x16, #0x118
  40241c:	br	x17

0000000000402420 <__isoc99_fscanf@plt>:
  402420:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402424:	ldr	x17, [x16, #288]
  402428:	add	x16, x16, #0x120
  40242c:	br	x17

0000000000402430 <__libc_start_main@plt>:
  402430:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402434:	ldr	x17, [x16, #296]
  402438:	add	x16, x16, #0x128
  40243c:	br	x17

0000000000402440 <strcat@plt>:
  402440:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402444:	ldr	x17, [x16, #304]
  402448:	add	x16, x16, #0x130
  40244c:	br	x17

0000000000402450 <flock@plt>:
  402450:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402454:	ldr	x17, [x16, #312]
  402458:	add	x16, x16, #0x138
  40245c:	br	x17

0000000000402460 <if_indextoname@plt>:
  402460:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402464:	ldr	x17, [x16, #320]
  402468:	add	x16, x16, #0x140
  40246c:	br	x17

0000000000402470 <memset@plt>:
  402470:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402474:	ldr	x17, [x16, #328]
  402478:	add	x16, x16, #0x148
  40247c:	br	x17

0000000000402480 <fdopen@plt>:
  402480:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402484:	ldr	x17, [x16, #336]
  402488:	add	x16, x16, #0x150
  40248c:	br	x17

0000000000402490 <gettimeofday@plt>:
  402490:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402494:	ldr	x17, [x16, #344]
  402498:	add	x16, x16, #0x158
  40249c:	br	x17

00000000004024a0 <accept@plt>:
  4024a0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4024a4:	ldr	x17, [x16, #352]
  4024a8:	add	x16, x16, #0x160
  4024ac:	br	x17

00000000004024b0 <log@plt>:
  4024b0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4024b4:	ldr	x17, [x16, #360]
  4024b8:	add	x16, x16, #0x168
  4024bc:	br	x17

00000000004024c0 <random@plt>:
  4024c0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4024c4:	ldr	x17, [x16, #368]
  4024c8:	add	x16, x16, #0x170
  4024cc:	br	x17

00000000004024d0 <sendmsg@plt>:
  4024d0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4024d4:	ldr	x17, [x16, #376]
  4024d8:	add	x16, x16, #0x178
  4024dc:	br	x17

00000000004024e0 <cap_get_flag@plt>:
  4024e0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4024e4:	ldr	x17, [x16, #384]
  4024e8:	add	x16, x16, #0x180
  4024ec:	br	x17

00000000004024f0 <strcasecmp@plt>:
  4024f0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4024f4:	ldr	x17, [x16, #392]
  4024f8:	add	x16, x16, #0x188
  4024fc:	br	x17

0000000000402500 <realloc@plt>:
  402500:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402504:	ldr	x17, [x16, #400]
  402508:	add	x16, x16, #0x190
  40250c:	br	x17

0000000000402510 <htons@plt>:
  402510:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402514:	ldr	x17, [x16, #408]
  402518:	add	x16, x16, #0x198
  40251c:	br	x17

0000000000402520 <rewind@plt>:
  402520:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402524:	ldr	x17, [x16, #416]
  402528:	add	x16, x16, #0x1a0
  40252c:	br	x17

0000000000402530 <cap_set_proc@plt>:
  402530:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402534:	ldr	x17, [x16, #424]
  402538:	add	x16, x16, #0x1a8
  40253c:	br	x17

0000000000402540 <strdup@plt>:
  402540:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402544:	ldr	x17, [x16, #432]
  402548:	add	x16, x16, #0x1b0
  40254c:	br	x17

0000000000402550 <strerror@plt>:
  402550:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402554:	ldr	x17, [x16, #440]
  402558:	add	x16, x16, #0x1b8
  40255c:	br	x17

0000000000402560 <close@plt>:
  402560:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402564:	ldr	x17, [x16, #448]
  402568:	add	x16, x16, #0x1c0
  40256c:	br	x17

0000000000402570 <strrchr@plt>:
  402570:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402574:	ldr	x17, [x16, #456]
  402578:	add	x16, x16, #0x1c8
  40257c:	br	x17

0000000000402580 <recv@plt>:
  402580:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402584:	ldr	x17, [x16, #464]
  402588:	add	x16, x16, #0x1d0
  40258c:	br	x17

0000000000402590 <__gmon_start__@plt>:
  402590:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402594:	ldr	x17, [x16, #472]
  402598:	add	x16, x16, #0x1d8
  40259c:	br	x17

00000000004025a0 <abort@plt>:
  4025a0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4025a4:	ldr	x17, [x16, #480]
  4025a8:	add	x16, x16, #0x1e0
  4025ac:	br	x17

00000000004025b0 <feof@plt>:
  4025b0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4025b4:	ldr	x17, [x16, #488]
  4025b8:	add	x16, x16, #0x1e8
  4025bc:	br	x17

00000000004025c0 <memcmp@plt>:
  4025c0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4025c4:	ldr	x17, [x16, #496]
  4025c8:	add	x16, x16, #0x1f0
  4025cc:	br	x17

00000000004025d0 <getopt_long@plt>:
  4025d0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4025d4:	ldr	x17, [x16, #504]
  4025d8:	add	x16, x16, #0x1f8
  4025dc:	br	x17

00000000004025e0 <strcmp@plt>:
  4025e0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4025e4:	ldr	x17, [x16, #512]
  4025e8:	add	x16, x16, #0x200
  4025ec:	br	x17

00000000004025f0 <__ctype_b_loc@plt>:
  4025f0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4025f4:	ldr	x17, [x16, #520]
  4025f8:	add	x16, x16, #0x208
  4025fc:	br	x17

0000000000402600 <strtol@plt>:
  402600:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402604:	ldr	x17, [x16, #528]
  402608:	add	x16, x16, #0x210
  40260c:	br	x17

0000000000402610 <cap_get_proc@plt>:
  402610:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402614:	ldr	x17, [x16, #536]
  402618:	add	x16, x16, #0x218
  40261c:	br	x17

0000000000402620 <fread@plt>:
  402620:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402624:	ldr	x17, [x16, #544]
  402628:	add	x16, x16, #0x220
  40262c:	br	x17

0000000000402630 <getline@plt>:
  402630:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402634:	ldr	x17, [x16, #552]
  402638:	add	x16, x16, #0x228
  40263c:	br	x17

0000000000402640 <gethostbyaddr@plt>:
  402640:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402644:	ldr	x17, [x16, #560]
  402648:	add	x16, x16, #0x230
  40264c:	br	x17

0000000000402650 <free@plt>:
  402650:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402654:	ldr	x17, [x16, #568]
  402658:	add	x16, x16, #0x238
  40265c:	br	x17

0000000000402660 <inet_pton@plt>:
  402660:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402664:	ldr	x17, [x16, #576]
  402668:	add	x16, x16, #0x240
  40266c:	br	x17

0000000000402670 <__fxstat64@plt>:
  402670:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402674:	ldr	x17, [x16, #584]
  402678:	add	x16, x16, #0x248
  40267c:	br	x17

0000000000402680 <send@plt>:
  402680:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402684:	ldr	x17, [x16, #592]
  402688:	add	x16, x16, #0x250
  40268c:	br	x17

0000000000402690 <connect@plt>:
  402690:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402694:	ldr	x17, [x16, #600]
  402698:	add	x16, x16, #0x258
  40269c:	br	x17

00000000004026a0 <strspn@plt>:
  4026a0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4026a4:	ldr	x17, [x16, #608]
  4026a8:	add	x16, x16, #0x260
  4026ac:	br	x17

00000000004026b0 <strchr@plt>:
  4026b0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4026b4:	ldr	x17, [x16, #616]
  4026b8:	add	x16, x16, #0x268
  4026bc:	br	x17

00000000004026c0 <strtoull@plt>:
  4026c0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4026c4:	ldr	x17, [x16, #624]
  4026c8:	add	x16, x16, #0x270
  4026cc:	br	x17

00000000004026d0 <fwrite@plt>:
  4026d0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4026d4:	ldr	x17, [x16, #632]
  4026d8:	add	x16, x16, #0x278
  4026dc:	br	x17

00000000004026e0 <fnmatch@plt>:
  4026e0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4026e4:	ldr	x17, [x16, #640]
  4026e8:	add	x16, x16, #0x280
  4026ec:	br	x17

00000000004026f0 <socket@plt>:
  4026f0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4026f4:	ldr	x17, [x16, #648]
  4026f8:	add	x16, x16, #0x288
  4026fc:	br	x17

0000000000402700 <fflush@plt>:
  402700:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402704:	ldr	x17, [x16, #656]
  402708:	add	x16, x16, #0x290
  40270c:	br	x17

0000000000402710 <strcpy@plt>:
  402710:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402714:	ldr	x17, [x16, #664]
  402718:	add	x16, x16, #0x298
  40271c:	br	x17

0000000000402720 <strncat@plt>:
  402720:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402724:	ldr	x17, [x16, #672]
  402728:	add	x16, x16, #0x2a0
  40272c:	br	x17

0000000000402730 <fopen64@plt>:
  402730:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402734:	ldr	x17, [x16, #680]
  402738:	add	x16, x16, #0x2a8
  40273c:	br	x17

0000000000402740 <getsockopt@plt>:
  402740:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402744:	ldr	x17, [x16, #688]
  402748:	add	x16, x16, #0x2b0
  40274c:	br	x17

0000000000402750 <cap_clear@plt>:
  402750:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402754:	ldr	x17, [x16, #696]
  402758:	add	x16, x16, #0x2b8
  40275c:	br	x17

0000000000402760 <isatty@plt>:
  402760:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402764:	ldr	x17, [x16, #704]
  402768:	add	x16, x16, #0x2c0
  40276c:	br	x17

0000000000402770 <sysconf@plt>:
  402770:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402774:	ldr	x17, [x16, #712]
  402778:	add	x16, x16, #0x2c8
  40277c:	br	x17

0000000000402780 <open64@plt>:
  402780:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402784:	ldr	x17, [x16, #720]
  402788:	add	x16, x16, #0x2d0
  40278c:	br	x17

0000000000402790 <asctime@plt>:
  402790:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402794:	ldr	x17, [x16, #728]
  402798:	add	x16, x16, #0x2d8
  40279c:	br	x17

00000000004027a0 <cap_free@plt>:
  4027a0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4027a4:	ldr	x17, [x16, #736]
  4027a8:	add	x16, x16, #0x2e0
  4027ac:	br	x17

00000000004027b0 <if_nametoindex@plt>:
  4027b0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4027b4:	ldr	x17, [x16, #744]
  4027b8:	add	x16, x16, #0x2e8
  4027bc:	br	x17

00000000004027c0 <strchrnul@plt>:
  4027c0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4027c4:	ldr	x17, [x16, #752]
  4027c8:	add	x16, x16, #0x2f0
  4027cc:	br	x17

00000000004027d0 <strstr@plt>:
  4027d0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4027d4:	ldr	x17, [x16, #760]
  4027d8:	add	x16, x16, #0x2f8
  4027dc:	br	x17

00000000004027e0 <__isoc99_sscanf@plt>:
  4027e0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4027e4:	ldr	x17, [x16, #768]
  4027e8:	add	x16, x16, #0x300
  4027ec:	br	x17

00000000004027f0 <strncpy@plt>:
  4027f0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4027f4:	ldr	x17, [x16, #776]
  4027f8:	add	x16, x16, #0x308
  4027fc:	br	x17

0000000000402800 <strcspn@plt>:
  402800:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402804:	ldr	x17, [x16, #784]
  402808:	add	x16, x16, #0x310
  40280c:	br	x17

0000000000402810 <vfprintf@plt>:
  402810:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402814:	ldr	x17, [x16, #792]
  402818:	add	x16, x16, #0x318
  40281c:	br	x17

0000000000402820 <printf@plt>:
  402820:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402824:	ldr	x17, [x16, #800]
  402828:	add	x16, x16, #0x320
  40282c:	br	x17

0000000000402830 <__assert_fail@plt>:
  402830:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402834:	ldr	x17, [x16, #808]
  402838:	add	x16, x16, #0x328
  40283c:	br	x17

0000000000402840 <__errno_location@plt>:
  402840:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402844:	ldr	x17, [x16, #816]
  402848:	add	x16, x16, #0x330
  40284c:	br	x17

0000000000402850 <getenv@plt>:
  402850:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402854:	ldr	x17, [x16, #824]
  402858:	add	x16, x16, #0x338
  40285c:	br	x17

0000000000402860 <getsockname@plt>:
  402860:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402864:	ldr	x17, [x16, #832]
  402868:	add	x16, x16, #0x340
  40286c:	br	x17

0000000000402870 <waitpid@plt>:
  402870:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402874:	ldr	x17, [x16, #840]
  402878:	add	x16, x16, #0x348
  40287c:	br	x17

0000000000402880 <unlink@plt>:
  402880:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402884:	ldr	x17, [x16, #848]
  402888:	add	x16, x16, #0x350
  40288c:	br	x17

0000000000402890 <fprintf@plt>:
  402890:	adrp	x16, 422000 <ferror@plt+0x1f730>
  402894:	ldr	x17, [x16, #856]
  402898:	add	x16, x16, #0x358
  40289c:	br	x17

00000000004028a0 <fgets@plt>:
  4028a0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4028a4:	ldr	x17, [x16, #864]
  4028a8:	add	x16, x16, #0x360
  4028ac:	br	x17

00000000004028b0 <exp@plt>:
  4028b0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4028b4:	ldr	x17, [x16, #872]
  4028b8:	add	x16, x16, #0x368
  4028bc:	br	x17

00000000004028c0 <inet_ntop@plt>:
  4028c0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4028c4:	ldr	x17, [x16, #880]
  4028c8:	add	x16, x16, #0x370
  4028cc:	br	x17

00000000004028d0 <ferror@plt>:
  4028d0:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4028d4:	ldr	x17, [x16, #888]
  4028d8:	add	x16, x16, #0x378
  4028dc:	br	x17

Disassembly of section .text:

00000000004028e0 <.text>:
  4028e0:	mov	x29, #0x0                   	// #0
  4028e4:	mov	x30, #0x0                   	// #0
  4028e8:	mov	x5, x0
  4028ec:	ldr	x1, [sp]
  4028f0:	add	x2, sp, #0x8
  4028f4:	mov	x6, sp
  4028f8:	movz	x0, #0x0, lsl #48
  4028fc:	movk	x0, #0x0, lsl #32
  402900:	movk	x0, #0x40, lsl #16
  402904:	movk	x0, #0x29ec
  402908:	movz	x3, #0x0, lsl #48
  40290c:	movk	x3, #0x0, lsl #32
  402910:	movk	x3, #0x40, lsl #16
  402914:	movk	x3, #0xffb8
  402918:	movz	x4, #0x0, lsl #48
  40291c:	movk	x4, #0x0, lsl #32
  402920:	movk	x4, #0x41, lsl #16
  402924:	movk	x4, #0x38
  402928:	bl	402430 <__libc_start_main@plt>
  40292c:	bl	4025a0 <abort@plt>
  402930:	adrp	x0, 421000 <ferror@plt+0x1e730>
  402934:	ldr	x0, [x0, #4040]
  402938:	cbz	x0, 402940 <ferror@plt+0x70>
  40293c:	b	402590 <__gmon_start__@plt>
  402940:	ret
  402944:	nop
  402948:	adrp	x0, 422000 <ferror@plt+0x1f730>
  40294c:	add	x0, x0, #0x410
  402950:	adrp	x1, 422000 <ferror@plt+0x1f730>
  402954:	add	x1, x1, #0x410
  402958:	cmp	x1, x0
  40295c:	b.eq	402974 <ferror@plt+0xa4>  // b.none
  402960:	adrp	x1, 410000 <ferror@plt+0xd730>
  402964:	ldr	x1, [x1, #104]
  402968:	cbz	x1, 402974 <ferror@plt+0xa4>
  40296c:	mov	x16, x1
  402970:	br	x16
  402974:	ret
  402978:	adrp	x0, 422000 <ferror@plt+0x1f730>
  40297c:	add	x0, x0, #0x410
  402980:	adrp	x1, 422000 <ferror@plt+0x1f730>
  402984:	add	x1, x1, #0x410
  402988:	sub	x1, x1, x0
  40298c:	lsr	x2, x1, #63
  402990:	add	x1, x2, x1, asr #3
  402994:	cmp	xzr, x1, asr #1
  402998:	asr	x1, x1, #1
  40299c:	b.eq	4029b4 <ferror@plt+0xe4>  // b.none
  4029a0:	adrp	x2, 410000 <ferror@plt+0xd730>
  4029a4:	ldr	x2, [x2, #112]
  4029a8:	cbz	x2, 4029b4 <ferror@plt+0xe4>
  4029ac:	mov	x16, x2
  4029b0:	br	x16
  4029b4:	ret
  4029b8:	stp	x29, x30, [sp, #-32]!
  4029bc:	mov	x29, sp
  4029c0:	str	x19, [sp, #16]
  4029c4:	adrp	x19, 422000 <ferror@plt+0x1f730>
  4029c8:	ldrb	w0, [x19, #1072]
  4029cc:	cbnz	w0, 4029dc <ferror@plt+0x10c>
  4029d0:	bl	402948 <ferror@plt+0x78>
  4029d4:	mov	w0, #0x1                   	// #1
  4029d8:	strb	w0, [x19, #1072]
  4029dc:	ldr	x19, [sp, #16]
  4029e0:	ldp	x29, x30, [sp], #32
  4029e4:	ret
  4029e8:	b	402978 <ferror@plt+0xa8>
  4029ec:	sub	sp, sp, #0x1f0
  4029f0:	stp	x29, x30, [sp, #464]
  4029f4:	str	x28, [sp, #480]
  4029f8:	add	x29, sp, #0x1d0
  4029fc:	mov	x8, xzr
  402a00:	adrp	x9, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  402a04:	add	x9, x9, #0xf44
  402a08:	adrp	x10, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  402a0c:	add	x10, x10, #0xf40
  402a10:	adrp	x11, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  402a14:	add	x11, x11, #0xe84
  402a18:	adrp	x12, 422000 <ferror@plt+0x1f730>
  402a1c:	add	x12, x12, #0x410
  402a20:	adrp	x13, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  402a24:	add	x13, x13, #0xea0
  402a28:	adrp	x14, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  402a2c:	add	x14, x14, #0xeb0
  402a30:	adrp	x15, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  402a34:	add	x15, x15, #0xea8
  402a38:	stur	wzr, [x29, #-4]
  402a3c:	stur	w0, [x29, #-8]
  402a40:	stur	x1, [x29, #-16]
  402a44:	stur	x8, [x29, #-144]
  402a48:	str	x9, [sp, #128]
  402a4c:	str	x10, [sp, #120]
  402a50:	str	x11, [sp, #112]
  402a54:	str	x12, [sp, #104]
  402a58:	str	x13, [sp, #96]
  402a5c:	str	x14, [sp, #88]
  402a60:	str	x15, [sp, #80]
  402a64:	ldur	w0, [x29, #-8]
  402a68:	ldur	x1, [x29, #-16]
  402a6c:	adrp	x2, 410000 <ferror@plt+0xd730>
  402a70:	add	x2, x2, #0x2ef
  402a74:	adrp	x3, 410000 <ferror@plt+0xd730>
  402a78:	add	x3, x3, #0x168
  402a7c:	mov	x8, xzr
  402a80:	mov	x4, x8
  402a84:	bl	4025d0 <getopt_long@plt>
  402a88:	stur	w0, [x29, #-148]
  402a8c:	mov	w9, #0xffffffff            	// #-1
  402a90:	cmp	w0, w9
  402a94:	b.eq	402bf8 <ferror@plt+0x328>  // b.none
  402a98:	ldur	w8, [x29, #-148]
  402a9c:	subs	w8, w8, #0x3f
  402aa0:	mov	w9, w8
  402aa4:	ubfx	x9, x9, #0, #32
  402aa8:	cmp	x9, #0x3b
  402aac:	str	x9, [sp, #72]
  402ab0:	b.hi	402bf0 <ferror@plt+0x320>  // b.pmore
  402ab4:	adrp	x8, 410000 <ferror@plt+0xd730>
  402ab8:	add	x8, x8, #0x78
  402abc:	ldr	x11, [sp, #72]
  402ac0:	ldrsw	x10, [x8, x11, lsl #2]
  402ac4:	add	x9, x8, x10
  402ac8:	br	x9
  402acc:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  402ad0:	add	x8, x8, #0xe80
  402ad4:	mov	w9, #0x1                   	// #1
  402ad8:	str	w9, [x8]
  402adc:	b	402bf4 <ferror@plt+0x324>
  402ae0:	mov	w8, #0x1                   	// #1
  402ae4:	adrp	x9, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  402ae8:	add	x9, x9, #0xe98
  402aec:	str	w8, [x9]
  402af0:	b	402bf4 <ferror@plt+0x324>
  402af4:	mov	w8, #0x1                   	// #1
  402af8:	ldr	x9, [sp, #120]
  402afc:	str	w8, [x9]
  402b00:	b	402bf4 <ferror@plt+0x324>
  402b04:	mov	w8, #0x1                   	// #1
  402b08:	ldr	x9, [sp, #112]
  402b0c:	str	w8, [x9]
  402b10:	b	402bf4 <ferror@plt+0x324>
  402b14:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  402b18:	add	x8, x8, #0xe90
  402b1c:	mov	w9, #0x1                   	// #1
  402b20:	str	w9, [x8]
  402b24:	b	402bf4 <ferror@plt+0x324>
  402b28:	adrp	x8, 422000 <ferror@plt+0x1f730>
  402b2c:	add	x8, x8, #0x418
  402b30:	ldr	x0, [x8]
  402b34:	bl	4023b0 <atoi@plt>
  402b38:	mov	w9, #0x3e8                 	// #1000
  402b3c:	mul	w9, w9, w0
  402b40:	ldr	x8, [sp, #128]
  402b44:	str	w9, [x8]
  402b48:	b	402bf4 <ferror@plt+0x324>
  402b4c:	adrp	x8, 422000 <ferror@plt+0x1f730>
  402b50:	add	x8, x8, #0x418
  402b54:	ldr	x0, [x8]
  402b58:	adrp	x1, 410000 <ferror@plt+0xd730>
  402b5c:	add	x1, x1, #0x742
  402b60:	ldr	x2, [sp, #80]
  402b64:	bl	4027e0 <__isoc99_sscanf@plt>
  402b68:	cmp	w0, #0x1
  402b6c:	b.ne	402b84 <ferror@plt+0x2b4>  // b.any
  402b70:	ldr	x8, [sp, #80]
  402b74:	ldr	w9, [x8]
  402b78:	cmp	w9, #0x0
  402b7c:	cset	w9, gt
  402b80:	tbnz	w9, #0, 402ba4 <ferror@plt+0x2d4>
  402b84:	ldr	x8, [sp, #104]
  402b88:	ldr	x0, [x8]
  402b8c:	adrp	x1, 410000 <ferror@plt+0xd730>
  402b90:	add	x1, x1, #0x2ff
  402b94:	bl	402890 <fprintf@plt>
  402b98:	mov	w9, #0xffffffff            	// #-1
  402b9c:	mov	w0, w9
  402ba0:	bl	402230 <exit@plt>
  402ba4:	b	402bf4 <ferror@plt+0x324>
  402ba8:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  402bac:	add	x8, x8, #0xe9c
  402bb0:	mov	w9, #0x1                   	// #1
  402bb4:	str	w9, [x8]
  402bb8:	b	402bf4 <ferror@plt+0x324>
  402bbc:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  402bc0:	add	x8, x8, #0xf54
  402bc4:	mov	w9, #0x1                   	// #1
  402bc8:	str	w9, [x8]
  402bcc:	b	402bf4 <ferror@plt+0x324>
  402bd0:	adrp	x0, 410000 <ferror@plt+0xd730>
  402bd4:	add	x0, x0, #0x325
  402bd8:	adrp	x1, 410000 <ferror@plt+0xd730>
  402bdc:	add	x1, x1, #0x2e8
  402be0:	bl	402820 <printf@plt>
  402be4:	mov	w8, wzr
  402be8:	mov	w0, w8
  402bec:	bl	402230 <exit@plt>
  402bf0:	bl	403348 <ferror@plt+0xa78>
  402bf4:	b	402a64 <ferror@plt+0x194>
  402bf8:	adrp	x8, 422000 <ferror@plt+0x1f730>
  402bfc:	add	x8, x8, #0x420
  402c00:	ldr	w9, [x8]
  402c04:	ldur	w10, [x29, #-8]
  402c08:	subs	w9, w10, w9
  402c0c:	stur	w9, [x29, #-8]
  402c10:	ldrsw	x8, [x8]
  402c14:	ldur	x11, [x29, #-16]
  402c18:	mov	x12, #0x8                   	// #8
  402c1c:	mul	x8, x12, x8
  402c20:	add	x8, x11, x8
  402c24:	stur	x8, [x29, #-16]
  402c28:	sub	x8, x29, #0x86
  402c2c:	mov	w9, #0x1                   	// #1
  402c30:	sturh	w9, [x29, #-134]
  402c34:	mov	w9, #0x0                   	// #0
  402c38:	strb	w9, [x8, #2]
  402c3c:	add	x0, x8, #0x3
  402c40:	str	x0, [sp, #64]
  402c44:	bl	402310 <getuid@plt>
  402c48:	ldr	x8, [sp, #64]
  402c4c:	str	w0, [sp, #60]
  402c50:	mov	x0, x8
  402c54:	adrp	x1, 410000 <ferror@plt+0xd730>
  402c58:	add	x1, x1, #0x343
  402c5c:	ldr	w2, [sp, #60]
  402c60:	bl	402300 <sprintf@plt>
  402c64:	ldr	x8, [sp, #128]
  402c68:	ldr	w9, [x8]
  402c6c:	cmp	w9, #0x0
  402c70:	cset	w9, le
  402c74:	tbnz	w9, #0, 402e04 <ferror@plt+0x534>
  402c78:	ldr	x8, [sp, #80]
  402c7c:	ldr	w9, [x8]
  402c80:	cbnz	w9, 402c90 <ferror@plt+0x3c0>
  402c84:	mov	w8, #0x3c                  	// #60
  402c88:	ldr	x9, [sp, #80]
  402c8c:	str	w8, [x9]
  402c90:	ldr	x8, [sp, #80]
  402c94:	ldr	w9, [x8]
  402c98:	mov	w10, #0x3e8                 	// #1000
  402c9c:	mul	w9, w9, w10
  402ca0:	str	w9, [x8]
  402ca4:	fmov	d0, #1.000000000000000000e+01
  402ca8:	bl	4024b0 <log@plt>
  402cac:	ldr	x8, [sp, #128]
  402cb0:	ldr	w9, [x8]
  402cb4:	scvtf	d1, w9
  402cb8:	fmul	d0, d0, d1
  402cbc:	ldr	x11, [sp, #80]
  402cc0:	ldr	w9, [x11]
  402cc4:	scvtf	d1, w9
  402cc8:	fdiv	d0, d0, d1
  402ccc:	bl	4028b0 <exp@plt>
  402cd0:	fmov	d1, #1.000000000000000000e+00
  402cd4:	fdiv	d0, d1, d0
  402cd8:	fsub	d0, d1, d0
  402cdc:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  402ce0:	add	x8, x8, #0xf30
  402ce4:	str	d0, [x8]
  402ce8:	mov	w9, #0x1                   	// #1
  402cec:	mov	w0, w9
  402cf0:	mov	w1, w9
  402cf4:	mov	w9, wzr
  402cf8:	mov	w2, w9
  402cfc:	bl	4026f0 <socket@plt>
  402d00:	stur	w0, [x29, #-152]
  402d04:	cmp	w0, #0x0
  402d08:	cset	w9, ge  // ge = tcont
  402d0c:	tbnz	w9, #0, 402d24 <ferror@plt+0x454>
  402d10:	adrp	x0, 410000 <ferror@plt+0xd730>
  402d14:	add	x0, x0, #0x34b
  402d18:	bl	402240 <perror@plt>
  402d1c:	mov	w0, #0xffffffff            	// #-1
  402d20:	bl	402230 <exit@plt>
  402d24:	ldur	w0, [x29, #-152]
  402d28:	sub	x8, x29, #0x86
  402d2c:	stur	x8, [x29, #-160]
  402d30:	add	x8, x8, #0x3
  402d34:	str	w0, [sp, #56]
  402d38:	mov	x0, x8
  402d3c:	bl	402210 <strlen@plt>
  402d40:	add	x8, x0, #0x3
  402d44:	ldur	x1, [x29, #-160]
  402d48:	ldr	w0, [sp, #56]
  402d4c:	mov	w2, w8
  402d50:	bl	4022d0 <bind@plt>
  402d54:	cmp	w0, #0x0
  402d58:	cset	w8, ge  // ge = tcont
  402d5c:	tbnz	w8, #0, 402d74 <ferror@plt+0x4a4>
  402d60:	adrp	x0, 410000 <ferror@plt+0xd730>
  402d64:	add	x0, x0, #0x359
  402d68:	bl	402240 <perror@plt>
  402d6c:	mov	w0, #0xffffffff            	// #-1
  402d70:	bl	402230 <exit@plt>
  402d74:	ldur	w0, [x29, #-152]
  402d78:	mov	w1, #0x5                   	// #5
  402d7c:	bl	402260 <listen@plt>
  402d80:	cmp	w0, #0x0
  402d84:	cset	w8, ge  // ge = tcont
  402d88:	tbnz	w8, #0, 402da0 <ferror@plt+0x4d0>
  402d8c:	adrp	x0, 410000 <ferror@plt+0xd730>
  402d90:	add	x0, x0, #0x365
  402d94:	bl	402240 <perror@plt>
  402d98:	mov	w0, #0xffffffff            	// #-1
  402d9c:	bl	402230 <exit@plt>
  402da0:	mov	w8, wzr
  402da4:	mov	w0, w8
  402da8:	mov	w1, w8
  402dac:	bl	402290 <daemon@plt>
  402db0:	cbz	w0, 402dc8 <ferror@plt+0x4f8>
  402db4:	adrp	x0, 410000 <ferror@plt+0xd730>
  402db8:	add	x0, x0, #0x373
  402dbc:	bl	402240 <perror@plt>
  402dc0:	mov	w0, #0xffffffff            	// #-1
  402dc4:	bl	402230 <exit@plt>
  402dc8:	mov	w0, #0xd                   	// #13
  402dcc:	mov	x8, #0x1                   	// #1
  402dd0:	mov	x1, x8
  402dd4:	bl	402380 <signal@plt>
  402dd8:	mov	w9, #0x11                  	// #17
  402ddc:	mov	w0, w9
  402de0:	adrp	x1, 403000 <ferror@plt+0x730>
  402de4:	add	x1, x1, #0x384
  402de8:	bl	402380 <signal@plt>
  402dec:	ldur	w9, [x29, #-152]
  402df0:	mov	w0, w9
  402df4:	bl	403394 <ferror@plt+0xac4>
  402df8:	mov	w9, wzr
  402dfc:	mov	w0, w9
  402e00:	bl	402230 <exit@plt>
  402e04:	ldur	x8, [x29, #-16]
  402e08:	adrp	x9, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  402e0c:	add	x9, x9, #0xf38
  402e10:	str	x8, [x9]
  402e14:	ldur	w10, [x29, #-8]
  402e18:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  402e1c:	add	x8, x8, #0xeac
  402e20:	str	w10, [x8]
  402e24:	adrp	x0, 410000 <ferror@plt+0xd730>
  402e28:	add	x0, x0, #0x381
  402e2c:	bl	402850 <getenv@plt>
  402e30:	stur	x0, [x29, #-24]
  402e34:	cbnz	x0, 402e6c <ferror@plt+0x59c>
  402e38:	mov	x0, #0x80                  	// #128
  402e3c:	bl	4023f0 <malloc@plt>
  402e40:	stur	x0, [x29, #-24]
  402e44:	ldur	x0, [x29, #-24]
  402e48:	str	x0, [sp, #48]
  402e4c:	bl	402310 <getuid@plt>
  402e50:	ldr	x8, [sp, #48]
  402e54:	str	w0, [sp, #44]
  402e58:	mov	x0, x8
  402e5c:	adrp	x1, 410000 <ferror@plt+0xd730>
  402e60:	add	x1, x1, #0x38f
  402e64:	ldr	w2, [sp, #44]
  402e68:	bl	402300 <sprintf@plt>
  402e6c:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  402e70:	add	x8, x8, #0xe98
  402e74:	ldr	w9, [x8]
  402e78:	cbz	w9, 402e84 <ferror@plt+0x5b4>
  402e7c:	ldur	x0, [x29, #-24]
  402e80:	bl	402880 <unlink@plt>
  402e84:	ldr	x8, [sp, #120]
  402e88:	ldr	w9, [x8]
  402e8c:	cbz	w9, 402e9c <ferror@plt+0x5cc>
  402e90:	ldr	x8, [sp, #112]
  402e94:	ldr	w9, [x8]
  402e98:	cbnz	w9, 403088 <ferror@plt+0x7b8>
  402e9c:	ldur	x0, [x29, #-24]
  402ea0:	mov	w1, #0x8042                	// #32834
  402ea4:	mov	w2, #0x180                 	// #384
  402ea8:	bl	402780 <open64@plt>
  402eac:	stur	w0, [x29, #-152]
  402eb0:	ldur	w8, [x29, #-152]
  402eb4:	cmp	w8, #0x0
  402eb8:	cset	w8, ge  // ge = tcont
  402ebc:	tbnz	w8, #0, 402ed4 <ferror@plt+0x604>
  402ec0:	adrp	x0, 410000 <ferror@plt+0xd730>
  402ec4:	add	x0, x0, #0x39f
  402ec8:	bl	402240 <perror@plt>
  402ecc:	mov	w0, #0xffffffff            	// #-1
  402ed0:	bl	402230 <exit@plt>
  402ed4:	ldur	w0, [x29, #-152]
  402ed8:	adrp	x1, 410000 <ferror@plt+0xd730>
  402edc:	add	x1, x1, #0x3b8
  402ee0:	bl	402480 <fdopen@plt>
  402ee4:	stur	x0, [x29, #-144]
  402ee8:	cbnz	x0, 402f00 <ferror@plt+0x630>
  402eec:	adrp	x0, 410000 <ferror@plt+0xd730>
  402ef0:	add	x0, x0, #0x3bb
  402ef4:	bl	402240 <perror@plt>
  402ef8:	mov	w0, #0xffffffff            	// #-1
  402efc:	bl	402230 <exit@plt>
  402f00:	ldur	x0, [x29, #-144]
  402f04:	bl	402360 <fileno@plt>
  402f08:	mov	w1, #0x2                   	// #2
  402f0c:	bl	402450 <flock@plt>
  402f10:	cbz	w0, 402f28 <ferror@plt+0x658>
  402f14:	adrp	x0, 410000 <ferror@plt+0xd730>
  402f18:	add	x0, x0, #0x3d6
  402f1c:	bl	402240 <perror@plt>
  402f20:	mov	w0, #0xffffffff            	// #-1
  402f24:	bl	402230 <exit@plt>
  402f28:	ldur	x0, [x29, #-144]
  402f2c:	bl	402360 <fileno@plt>
  402f30:	add	x1, sp, #0xb0
  402f34:	bl	410040 <ferror@plt+0xd770>
  402f38:	cbz	w0, 402f50 <ferror@plt+0x680>
  402f3c:	adrp	x0, 410000 <ferror@plt+0xd730>
  402f40:	add	x0, x0, #0x3f0
  402f44:	bl	402240 <perror@plt>
  402f48:	mov	w0, #0xffffffff            	// #-1
  402f4c:	bl	402230 <exit@plt>
  402f50:	ldr	w8, [sp, #196]
  402f54:	cmp	w8, #0x1
  402f58:	b.ne	402f74 <ferror@plt+0x6a4>  // b.any
  402f5c:	ldr	w8, [sp, #200]
  402f60:	str	w8, [sp, #40]
  402f64:	bl	402310 <getuid@plt>
  402f68:	ldr	w8, [sp, #40]
  402f6c:	cmp	w8, w0
  402f70:	b.eq	402f94 <ferror@plt+0x6c4>  // b.none
  402f74:	ldr	x8, [sp, #104]
  402f78:	ldr	x0, [x8]
  402f7c:	adrp	x1, 410000 <ferror@plt+0xd730>
  402f80:	add	x1, x1, #0x40a
  402f84:	bl	402890 <fprintf@plt>
  402f88:	mov	w9, #0xffffffff            	// #-1
  402f8c:	mov	w0, w9
  402f90:	bl	402230 <exit@plt>
  402f94:	ldr	x8, [sp, #120]
  402f98:	ldr	w9, [x8]
  402f9c:	cbnz	w9, 403064 <ferror@plt+0x794>
  402fa0:	mov	x8, #0xffffffffffffffff    	// #-1
  402fa4:	str	x8, [sp, #160]
  402fa8:	adrp	x0, 410000 <ferror@plt+0xd730>
  402fac:	add	x0, x0, #0x459
  402fb0:	adrp	x1, 410000 <ferror@plt+0xd730>
  402fb4:	add	x1, x1, #0xed0
  402fb8:	bl	402730 <fopen64@plt>
  402fbc:	str	x0, [sp, #168]
  402fc0:	cbz	x0, 402ff0 <ferror@plt+0x720>
  402fc4:	ldr	x0, [sp, #168]
  402fc8:	adrp	x1, 410000 <ferror@plt+0xd730>
  402fcc:	add	x1, x1, #0x466
  402fd0:	add	x2, sp, #0xa0
  402fd4:	bl	402420 <__isoc99_fscanf@plt>
  402fd8:	cmp	w0, #0x1
  402fdc:	b.eq	402fe8 <ferror@plt+0x718>  // b.none
  402fe0:	mov	x8, #0xffffffffffffffff    	// #-1
  402fe4:	str	x8, [sp, #160]
  402fe8:	ldr	x0, [sp, #168]
  402fec:	bl	4023a0 <fclose@plt>
  402ff0:	ldr	x8, [sp, #160]
  402ff4:	cmp	x8, #0x0
  402ff8:	cset	w9, lt  // lt = tstop
  402ffc:	tbnz	w9, #0, 403064 <ferror@plt+0x794>
  403000:	mov	x8, xzr
  403004:	mov	x0, x8
  403008:	bl	4023d0 <time@plt>
  40300c:	ldr	x8, [sp, #264]
  403010:	ldr	x9, [sp, #160]
  403014:	add	x8, x8, x9
  403018:	cmp	x0, x8
  40301c:	b.lt	403064 <ferror@plt+0x794>  // b.tstop
  403020:	ldr	x8, [sp, #104]
  403024:	ldr	x0, [x8]
  403028:	adrp	x1, 410000 <ferror@plt+0xd730>
  40302c:	add	x1, x1, #0x46a
  403030:	bl	402890 <fprintf@plt>
  403034:	ldur	x8, [x29, #-144]
  403038:	mov	x0, x8
  40303c:	bl	402360 <fileno@plt>
  403040:	mov	x8, xzr
  403044:	mov	x1, x8
  403048:	bl	402390 <ftruncate64@plt>
  40304c:	cmp	w0, #0x0
  403050:	cset	w9, ge  // ge = tcont
  403054:	tbnz	w9, #0, 403064 <ferror@plt+0x794>
  403058:	adrp	x0, 410000 <ferror@plt+0xd730>
  40305c:	add	x0, x0, #0x491
  403060:	bl	402240 <perror@plt>
  403064:	ldur	x0, [x29, #-144]
  403068:	bl	403608 <ferror@plt+0xd38>
  40306c:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  403070:	add	x8, x8, #0xe88
  403074:	ldr	x9, [x8]
  403078:	ldr	x10, [sp, #96]
  40307c:	str	x9, [x10]
  403080:	mov	x9, xzr
  403084:	str	x9, [x8]
  403088:	mov	w8, #0x1                   	// #1
  40308c:	mov	w0, w8
  403090:	mov	w1, w8
  403094:	mov	w8, wzr
  403098:	mov	w2, w8
  40309c:	bl	4026f0 <socket@plt>
  4030a0:	stur	w0, [x29, #-152]
  4030a4:	cmp	w0, #0x0
  4030a8:	cset	w8, lt  // lt = tstop
  4030ac:	tbnz	w8, #0, 4031ec <ferror@plt+0x91c>
  4030b0:	ldur	w0, [x29, #-152]
  4030b4:	sub	x8, x29, #0x86
  4030b8:	str	x8, [sp, #152]
  4030bc:	add	x8, x8, #0x3
  4030c0:	str	w0, [sp, #36]
  4030c4:	mov	x0, x8
  4030c8:	bl	402210 <strlen@plt>
  4030cc:	add	x8, x0, #0x3
  4030d0:	ldr	x1, [sp, #152]
  4030d4:	ldr	w0, [sp, #36]
  4030d8:	mov	w2, w8
  4030dc:	bl	402690 <connect@plt>
  4030e0:	cbz	w0, 403130 <ferror@plt+0x860>
  4030e4:	sub	x8, x29, #0x86
  4030e8:	add	x0, x8, #0x3
  4030ec:	adrp	x1, 410000 <ferror@plt+0xd730>
  4030f0:	add	x1, x1, #0x4a2
  4030f4:	str	x8, [sp, #24]
  4030f8:	bl	402710 <strcpy@plt>
  4030fc:	ldur	w9, [x29, #-152]
  403100:	ldr	x8, [sp, #24]
  403104:	str	x8, [sp, #144]
  403108:	add	x10, x8, #0x3
  40310c:	mov	x0, x10
  403110:	str	w9, [sp, #20]
  403114:	bl	402210 <strlen@plt>
  403118:	add	x8, x0, #0x3
  40311c:	ldr	x1, [sp, #144]
  403120:	ldr	w0, [sp, #20]
  403124:	mov	w2, w8
  403128:	bl	402690 <connect@plt>
  40312c:	cbnz	w0, 4031ec <ferror@plt+0x91c>
  403130:	ldur	w0, [x29, #-152]
  403134:	bl	4037e4 <ferror@plt+0xf14>
  403138:	cbnz	w0, 4031ec <ferror@plt+0x91c>
  40313c:	ldur	w0, [x29, #-152]
  403140:	adrp	x1, 410000 <ferror@plt+0xd730>
  403144:	add	x1, x1, #0xed0
  403148:	bl	402480 <fdopen@plt>
  40314c:	str	x0, [sp, #136]
  403150:	ldr	x8, [sp, #136]
  403154:	cbnz	x8, 40319c <ferror@plt+0x8cc>
  403158:	ldr	x8, [sp, #104]
  40315c:	ldr	x0, [x8]
  403160:	str	x0, [sp, #8]
  403164:	bl	402840 <__errno_location@plt>
  403168:	ldr	w0, [x0]
  40316c:	bl	402550 <strerror@plt>
  403170:	ldr	x8, [sp, #8]
  403174:	str	x0, [sp]
  403178:	mov	x0, x8
  40317c:	adrp	x1, 410000 <ferror@plt+0xd730>
  403180:	add	x1, x1, #0x4a9
  403184:	ldr	x2, [sp]
  403188:	bl	402890 <fprintf@plt>
  40318c:	ldur	w9, [x29, #-152]
  403190:	mov	w0, w9
  403194:	bl	402560 <close@plt>
  403198:	b	4031e8 <ferror@plt+0x918>
  40319c:	ldr	x0, [sp, #136]
  4031a0:	bl	403608 <ferror@plt+0xd38>
  4031a4:	ldr	x8, [sp, #96]
  4031a8:	ldr	x9, [x8]
  4031ac:	cbz	x9, 4031e0 <ferror@plt+0x910>
  4031b0:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  4031b4:	add	x8, x8, #0xe94
  4031b8:	ldr	w9, [x8]
  4031bc:	cbz	w9, 4031e0 <ferror@plt+0x910>
  4031c0:	ldr	x8, [sp, #104]
  4031c4:	ldr	x0, [x8]
  4031c8:	adrp	x1, 410000 <ferror@plt+0xd730>
  4031cc:	add	x1, x1, #0x4c3
  4031d0:	bl	402890 <fprintf@plt>
  4031d4:	mov	x8, xzr
  4031d8:	ldr	x9, [sp, #96]
  4031dc:	str	x8, [x9]
  4031e0:	ldr	x0, [sp, #136]
  4031e4:	bl	4023a0 <fclose@plt>
  4031e8:	b	403288 <ferror@plt+0x9b8>
  4031ec:	ldur	w8, [x29, #-152]
  4031f0:	cmp	w8, #0x0
  4031f4:	cset	w8, lt  // lt = tstop
  4031f8:	tbnz	w8, #0, 403204 <ferror@plt+0x934>
  4031fc:	ldur	w0, [x29, #-152]
  403200:	bl	402560 <close@plt>
  403204:	ldr	x8, [sp, #96]
  403208:	ldr	x9, [x8]
  40320c:	cbz	x9, 40325c <ferror@plt+0x98c>
  403210:	ldr	x8, [sp, #88]
  403214:	ldrb	w9, [x8]
  403218:	cbz	w9, 40325c <ferror@plt+0x98c>
  40321c:	ldr	x0, [sp, #88]
  403220:	adrp	x1, 410000 <ferror@plt+0xd730>
  403224:	add	x1, x1, #0x4ea
  403228:	bl	4025e0 <strcmp@plt>
  40322c:	cbz	w0, 40325c <ferror@plt+0x98c>
  403230:	ldr	x8, [sp, #104]
  403234:	ldr	x0, [x8]
  403238:	adrp	x1, 410000 <ferror@plt+0xd730>
  40323c:	add	x1, x1, #0x4c3
  403240:	bl	402890 <fprintf@plt>
  403244:	mov	x8, xzr
  403248:	ldr	x9, [sp, #96]
  40324c:	str	x8, [x9]
  403250:	mov	w10, #0x0                   	// #0
  403254:	ldr	x8, [sp, #88]
  403258:	strb	w10, [x8]
  40325c:	bl	403874 <ferror@plt+0xfa4>
  403260:	bl	4038c0 <ferror@plt+0xff0>
  403264:	bl	40390c <ferror@plt+0x103c>
  403268:	bl	403958 <ferror@plt+0x1088>
  40326c:	ldr	x8, [sp, #88]
  403270:	ldrb	w9, [x8]
  403274:	cbnz	w9, 403288 <ferror@plt+0x9b8>
  403278:	ldr	x0, [sp, #88]
  40327c:	adrp	x1, 410000 <ferror@plt+0xd730>
  403280:	add	x1, x1, #0x4ea
  403284:	bl	402710 <strcpy@plt>
  403288:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  40328c:	add	x8, x8, #0xe90
  403290:	ldr	w9, [x8]
  403294:	cbnz	w9, 4032dc <ferror@plt+0xa0c>
  403298:	ldr	x8, [sp, #120]
  40329c:	ldr	w9, [x8]
  4032a0:	cbnz	w9, 4032b0 <ferror@plt+0x9e0>
  4032a4:	ldr	x8, [sp, #96]
  4032a8:	ldr	x9, [x8]
  4032ac:	cbnz	x9, 4032cc <ferror@plt+0x9fc>
  4032b0:	adrp	x8, 422000 <ferror@plt+0x1f730>
  4032b4:	add	x8, x8, #0x428
  4032b8:	ldr	x0, [x8]
  4032bc:	mov	w9, wzr
  4032c0:	mov	w1, w9
  4032c4:	bl	4039a4 <ferror@plt+0x10d4>
  4032c8:	b	4032dc <ferror@plt+0xa0c>
  4032cc:	adrp	x8, 422000 <ferror@plt+0x1f730>
  4032d0:	add	x8, x8, #0x428
  4032d4:	ldr	x0, [x8]
  4032d8:	bl	403bb0 <ferror@plt+0x12e0>
  4032dc:	ldr	x8, [sp, #112]
  4032e0:	ldr	w9, [x8]
  4032e4:	cbnz	w9, 40333c <ferror@plt+0xa6c>
  4032e8:	ldur	x0, [x29, #-144]
  4032ec:	bl	402360 <fileno@plt>
  4032f0:	mov	x8, xzr
  4032f4:	mov	x1, x8
  4032f8:	bl	402390 <ftruncate64@plt>
  4032fc:	cmp	w0, #0x0
  403300:	cset	w9, ge  // ge = tcont
  403304:	tbnz	w9, #0, 403314 <ferror@plt+0xa44>
  403308:	adrp	x0, 410000 <ferror@plt+0xd730>
  40330c:	add	x0, x0, #0x491
  403310:	bl	402240 <perror@plt>
  403314:	ldur	x0, [x29, #-144]
  403318:	bl	402520 <rewind@plt>
  40331c:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  403320:	add	x8, x8, #0xe9c
  403324:	str	wzr, [x8]
  403328:	ldur	x0, [x29, #-144]
  40332c:	mov	w1, #0x1                   	// #1
  403330:	bl	4039a4 <ferror@plt+0x10d4>
  403334:	ldur	x0, [x29, #-144]
  403338:	bl	4023a0 <fclose@plt>
  40333c:	mov	w8, wzr
  403340:	mov	w0, w8
  403344:	bl	402230 <exit@plt>
  403348:	sub	sp, sp, #0x20
  40334c:	stp	x29, x30, [sp, #16]
  403350:	add	x29, sp, #0x10
  403354:	adrp	x8, 422000 <ferror@plt+0x1f730>
  403358:	add	x8, x8, #0x410
  40335c:	adrp	x1, 410000 <ferror@plt+0xd730>
  403360:	add	x1, x1, #0x53d
  403364:	mov	w0, #0xffffffff            	// #-1
  403368:	ldr	x8, [x8]
  40336c:	stur	w0, [x29, #-4]
  403370:	mov	x0, x8
  403374:	bl	402890 <fprintf@plt>
  403378:	ldur	w9, [x29, #-4]
  40337c:	mov	w0, w9
  403380:	bl	402230 <exit@plt>
  403384:	sub	sp, sp, #0x10
  403388:	str	w0, [sp, #12]
  40338c:	add	sp, sp, #0x10
  403390:	ret
  403394:	sub	sp, sp, #0xc0
  403398:	stp	x29, x30, [sp, #176]
  40339c:	add	x29, sp, #0xb0
  4033a0:	mov	w8, #0x1                   	// #1
  4033a4:	adrp	x9, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  4033a8:	add	x9, x9, #0xf44
  4033ac:	mov	w10, #0x3e8                 	// #1000
  4033b0:	adrp	x11, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  4033b4:	add	x11, x11, #0xea8
  4033b8:	adrp	x12, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  4033bc:	add	x12, x12, #0xeb0
  4033c0:	adrp	x1, 410000 <ferror@plt+0xd730>
  4033c4:	add	x1, x1, #0x71b
  4033c8:	adrp	x13, 422000 <ferror@plt+0x1f730>
  4033cc:	add	x13, x13, #0x434
  4033d0:	sub	x14, x29, #0x28
  4033d4:	stur	w0, [x29, #-4]
  4033d8:	stur	xzr, [x29, #-32]
  4033dc:	stur	xzr, [x29, #-24]
  4033e0:	ldur	w15, [x29, #-4]
  4033e4:	stur	w15, [x29, #-40]
  4033e8:	strh	w8, [x14, #6]
  4033ec:	strh	w8, [x14, #4]
  4033f0:	str	x9, [sp, #64]
  4033f4:	str	w10, [sp, #60]
  4033f8:	str	x11, [sp, #48]
  4033fc:	str	x12, [sp, #40]
  403400:	str	x1, [sp, #32]
  403404:	str	x13, [sp, #24]
  403408:	bl	4023c0 <getpid@plt>
  40340c:	str	w0, [sp, #20]
  403410:	bl	4024c0 <random@plt>
  403414:	ldr	x9, [sp, #64]
  403418:	ldr	w8, [x9]
  40341c:	ldr	w10, [sp, #60]
  403420:	sdiv	w4, w8, w10
  403424:	ldr	x11, [sp, #48]
  403428:	ldr	w8, [x11]
  40342c:	sdiv	w5, w8, w10
  403430:	ldr	x12, [sp, #40]
  403434:	str	x0, [sp, #8]
  403438:	mov	x0, x12
  40343c:	ldr	x1, [sp, #32]
  403440:	ldr	w2, [sp, #20]
  403444:	ldr	x3, [sp, #8]
  403448:	bl	402300 <sprintf@plt>
  40344c:	bl	403874 <ferror@plt+0xfa4>
  403450:	bl	4038c0 <ferror@plt+0xff0>
  403454:	bl	40390c <ferror@plt+0x103c>
  403458:	bl	403958 <ferror@plt+0x1088>
  40345c:	sub	x0, x29, #0x48
  403460:	mov	x8, xzr
  403464:	mov	x1, x8
  403468:	bl	402490 <gettimeofday@plt>
  40346c:	ldur	x8, [x29, #-72]
  403470:	ldur	x9, [x29, #-32]
  403474:	subs	x8, x8, x9
  403478:	mov	x9, #0x3e8                 	// #1000
  40347c:	mul	x8, x8, x9
  403480:	ldur	x10, [x29, #-64]
  403484:	ldur	x11, [x29, #-24]
  403488:	subs	x10, x10, x11
  40348c:	sdiv	x9, x10, x9
  403490:	add	x8, x8, x9
  403494:	stur	x8, [x29, #-56]
  403498:	ldur	x8, [x29, #-56]
  40349c:	ldr	x9, [sp, #64]
  4034a0:	ldrsw	x10, [x9]
  4034a4:	cmp	x8, x10
  4034a8:	b.lt	4034c4 <ferror@plt+0xbf4>  // b.tstop
  4034ac:	ldur	x8, [x29, #-56]
  4034b0:	mov	w0, w8
  4034b4:	bl	403e00 <ferror@plt+0x1530>
  4034b8:	ldur	q0, [x29, #-72]
  4034bc:	stur	q0, [x29, #-32]
  4034c0:	stur	xzr, [x29, #-56]
  4034c4:	ldr	x8, [sp, #64]
  4034c8:	ldrsw	x9, [x8]
  4034cc:	ldur	x10, [x29, #-56]
  4034d0:	subs	x9, x9, x10
  4034d4:	sub	x0, x29, #0x28
  4034d8:	mov	x1, #0x1                   	// #1
  4034dc:	mov	w2, w9
  4034e0:	bl	402410 <poll@plt>
  4034e4:	cmp	w0, #0x0
  4034e8:	cset	w9, le
  4034ec:	tbnz	w9, #0, 4035b4 <ferror@plt+0xce4>
  4034f0:	ldursh	w8, [x29, #-34]
  4034f4:	and	w8, w8, #0x1
  4034f8:	cbz	w8, 4035b4 <ferror@plt+0xce4>
  4034fc:	ldur	w0, [x29, #-4]
  403500:	mov	x8, xzr
  403504:	str	x8, [sp, #88]
  403508:	ldr	x1, [sp, #88]
  40350c:	mov	x2, x8
  403510:	bl	4024a0 <accept@plt>
  403514:	stur	w0, [x29, #-76]
  403518:	ldur	w9, [x29, #-76]
  40351c:	cmp	w9, #0x0
  403520:	cset	w9, lt  // lt = tstop
  403524:	tbnz	w9, #0, 4035b4 <ferror@plt+0xce4>
  403528:	ldr	x8, [sp, #24]
  40352c:	ldr	w9, [x8]
  403530:	cmp	w9, #0x5
  403534:	b.lt	403544 <ferror@plt+0xc74>  // b.tstop
  403538:	ldur	w0, [x29, #-76]
  40353c:	bl	402560 <close@plt>
  403540:	b	4035b4 <ferror@plt+0xce4>
  403544:	bl	402340 <fork@plt>
  403548:	str	w0, [sp, #84]
  40354c:	cbz	w0, 40357c <ferror@plt+0xcac>
  403550:	ldr	w8, [sp, #84]
  403554:	cmp	w8, #0x0
  403558:	cset	w8, le
  40355c:	tbnz	w8, #0, 403570 <ferror@plt+0xca0>
  403560:	ldr	x8, [sp, #24]
  403564:	ldr	w9, [x8]
  403568:	add	w9, w9, #0x1
  40356c:	str	w9, [x8]
  403570:	ldur	w0, [x29, #-76]
  403574:	bl	402560 <close@plt>
  403578:	b	4035b4 <ferror@plt+0xce4>
  40357c:	ldur	w0, [x29, #-76]
  403580:	adrp	x1, 410000 <ferror@plt+0xd730>
  403584:	add	x1, x1, #0x745
  403588:	bl	402480 <fdopen@plt>
  40358c:	str	x0, [sp, #72]
  403590:	ldr	x8, [sp, #72]
  403594:	cbz	x8, 4035a8 <ferror@plt+0xcd8>
  403598:	ldr	x0, [sp, #72]
  40359c:	mov	w8, wzr
  4035a0:	mov	w1, w8
  4035a4:	bl	4039a4 <ferror@plt+0x10d4>
  4035a8:	mov	w8, wzr
  4035ac:	mov	w0, w8
  4035b0:	bl	402230 <exit@plt>
  4035b4:	ldr	x8, [sp, #24]
  4035b8:	ldr	w9, [x8]
  4035bc:	mov	w10, #0x0                   	// #0
  4035c0:	str	w10, [sp, #4]
  4035c4:	cbz	w9, 4035e4 <ferror@plt+0xd14>
  4035c8:	mov	w0, #0xffffffff            	// #-1
  4035cc:	sub	x1, x29, #0x2c
  4035d0:	mov	w2, #0x1                   	// #1
  4035d4:	bl	402870 <waitpid@plt>
  4035d8:	cmp	w0, #0x0
  4035dc:	cset	w8, gt
  4035e0:	str	w8, [sp, #4]
  4035e4:	ldr	w8, [sp, #4]
  4035e8:	tbnz	w8, #0, 4035f0 <ferror@plt+0xd20>
  4035ec:	b	403604 <ferror@plt+0xd34>
  4035f0:	ldr	x8, [sp, #24]
  4035f4:	ldr	w9, [x8]
  4035f8:	subs	w9, w9, #0x1
  4035fc:	str	w9, [x8]
  403600:	b	4035b4 <ferror@plt+0xce4>
  403604:	b	40345c <ferror@plt+0xb8c>
  403608:	stp	x29, x30, [sp, #-32]!
  40360c:	str	x28, [sp, #16]
  403610:	mov	x29, sp
  403614:	sub	sp, sp, #0x2, lsl #12
  403618:	sub	sp, sp, #0x40
  40361c:	mov	x8, xzr
  403620:	adrp	x9, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  403624:	add	x9, x9, #0xeb0
  403628:	stur	x0, [x29, #-8]
  40362c:	str	x8, [sp, #4144]
  403630:	str	x9, [sp, #8]
  403634:	ldur	x2, [x29, #-8]
  403638:	add	x0, sp, #0x1, lsl #12
  40363c:	add	x0, x0, #0x38
  403640:	mov	w1, #0x1000                	// #4096
  403644:	bl	4028a0 <fgets@plt>
  403648:	cbz	x0, 403794 <ferror@plt+0xec4>
  40364c:	add	x8, sp, #0x39
  403650:	ldrb	w8, [x8, #4095]
  403654:	cmp	w8, #0x23
  403658:	b.ne	4036e0 <ferror@plt+0xe10>  // b.any
  40365c:	add	x8, sp, #0x1, lsl #12
  403660:	add	x8, x8, #0x38
  403664:	mov	x0, x8
  403668:	str	x8, [sp]
  40366c:	bl	402210 <strlen@plt>
  403670:	subs	x8, x0, #0x1
  403674:	ldr	x9, [sp]
  403678:	add	x8, x9, x8
  40367c:	mov	w10, #0x0                   	// #0
  403680:	strb	w10, [x8]
  403684:	ldr	x8, [sp, #8]
  403688:	ldrb	w10, [x8]
  40368c:	cbz	w10, 4036b8 <ferror@plt+0xde8>
  403690:	add	x8, sp, #0x1, lsl #12
  403694:	add	x8, x8, #0x38
  403698:	add	x1, x8, #0x1
  40369c:	ldr	x0, [sp, #8]
  4036a0:	bl	4025e0 <strcmp@plt>
  4036a4:	cbz	w0, 4036b8 <ferror@plt+0xde8>
  4036a8:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  4036ac:	add	x8, x8, #0xe94
  4036b0:	mov	w9, #0x1                   	// #1
  4036b4:	str	w9, [x8]
  4036b8:	mov	w8, #0x0                   	// #0
  4036bc:	ldr	x9, [sp, #8]
  4036c0:	strb	w8, [x9]
  4036c4:	add	x10, sp, #0x1, lsl #12
  4036c8:	add	x10, x10, #0x38
  4036cc:	add	x1, x10, #0x1
  4036d0:	mov	x0, x9
  4036d4:	mov	x2, #0x7f                  	// #127
  4036d8:	bl	402720 <strncat@plt>
  4036dc:	b	403634 <ferror@plt+0xd64>
  4036e0:	add	x0, sp, #0x1, lsl #12
  4036e4:	add	x0, x0, #0x38
  4036e8:	adrp	x1, 410000 <ferror@plt+0xd730>
  4036ec:	add	x1, x1, #0x747
  4036f0:	add	x2, sp, #0x10
  4036f4:	add	x3, sp, #0x1, lsl #12
  4036f8:	add	x3, x3, #0x18
  4036fc:	add	x4, sp, #0x1, lsl #12
  403700:	add	x4, x4, #0x10
  403704:	bl	4027e0 <__isoc99_sscanf@plt>
  403708:	str	w0, [sp, #4132]
  40370c:	ldr	w8, [sp, #4132]
  403710:	cmp	w8, #0x2
  403714:	b.ge	40371c <ferror@plt+0xe4c>  // b.tcont
  403718:	bl	4025a0 <abort@plt>
  40371c:	ldr	w8, [sp, #4132]
  403720:	cmp	w8, #0x3
  403724:	b.ge	403730 <ferror@plt+0xe60>  // b.tcont
  403728:	fmov	d0, xzr
  40372c:	str	d0, [sp, #4112]
  403730:	add	x0, sp, #0x10
  403734:	bl	40403c <ferror@plt+0x176c>
  403738:	cbz	w0, 403740 <ferror@plt+0xe70>
  40373c:	b	403634 <ferror@plt+0xd64>
  403740:	mov	x0, #0x20                  	// #32
  403744:	bl	4023f0 <malloc@plt>
  403748:	str	x0, [sp, #4136]
  40374c:	cbnz	x0, 403754 <ferror@plt+0xe84>
  403750:	bl	4025a0 <abort@plt>
  403754:	add	x0, sp, #0x10
  403758:	bl	402540 <strdup@plt>
  40375c:	ldr	x8, [sp, #4136]
  403760:	str	x0, [x8, #8]
  403764:	ldr	x8, [sp, #4120]
  403768:	ldr	x9, [sp, #4136]
  40376c:	str	x8, [x9, #16]
  403770:	ldr	x8, [sp, #4112]
  403774:	ldr	x9, [sp, #4136]
  403778:	str	x8, [x9, #24]
  40377c:	ldr	x8, [sp, #4144]
  403780:	ldr	x9, [sp, #4136]
  403784:	str	x8, [x9]
  403788:	ldr	x8, [sp, #4136]
  40378c:	str	x8, [sp, #4144]
  403790:	b	403634 <ferror@plt+0xd64>
  403794:	ldr	x8, [sp, #4144]
  403798:	cbz	x8, 4037d0 <ferror@plt+0xf00>
  40379c:	ldr	x8, [sp, #4144]
  4037a0:	str	x8, [sp, #4136]
  4037a4:	ldr	x8, [sp, #4144]
  4037a8:	ldr	x8, [x8]
  4037ac:	str	x8, [sp, #4144]
  4037b0:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  4037b4:	add	x8, x8, #0xe88
  4037b8:	ldr	x9, [x8]
  4037bc:	ldr	x10, [sp, #4136]
  4037c0:	str	x9, [x10]
  4037c4:	ldr	x9, [sp, #4136]
  4037c8:	str	x9, [x8]
  4037cc:	b	403794 <ferror@plt+0xec4>
  4037d0:	add	sp, sp, #0x2, lsl #12
  4037d4:	add	sp, sp, #0x40
  4037d8:	ldr	x28, [sp, #16]
  4037dc:	ldp	x29, x30, [sp], #32
  4037e0:	ret
  4037e4:	sub	sp, sp, #0x30
  4037e8:	stp	x29, x30, [sp, #32]
  4037ec:	add	x29, sp, #0x20
  4037f0:	mov	w8, #0xc                   	// #12
  4037f4:	mov	w1, #0x1                   	// #1
  4037f8:	mov	w2, #0x11                  	// #17
  4037fc:	add	x3, sp, #0xc
  403800:	add	x4, sp, #0x8
  403804:	stur	w0, [x29, #-8]
  403808:	str	w8, [sp, #8]
  40380c:	ldur	w0, [x29, #-8]
  403810:	bl	402740 <getsockopt@plt>
  403814:	cbnz	w0, 403828 <ferror@plt+0xf58>
  403818:	ldr	w8, [sp, #8]
  40381c:	mov	w9, w8
  403820:	cmp	x9, #0xc
  403824:	b.cs	403834 <ferror@plt+0xf64>  // b.hs, b.nlast
  403828:	mov	w8, #0xffffffff            	// #-1
  40382c:	stur	w8, [x29, #-4]
  403830:	b	403864 <ferror@plt+0xf94>
  403834:	ldr	w8, [sp, #16]
  403838:	str	w8, [sp, #4]
  40383c:	bl	402310 <getuid@plt>
  403840:	ldr	w8, [sp, #4]
  403844:	cmp	w8, w0
  403848:	b.eq	403854 <ferror@plt+0xf84>  // b.none
  40384c:	ldr	w8, [sp, #16]
  403850:	cbnz	w8, 40385c <ferror@plt+0xf8c>
  403854:	stur	wzr, [x29, #-4]
  403858:	b	403864 <ferror@plt+0xf94>
  40385c:	mov	w8, #0xffffffff            	// #-1
  403860:	stur	w8, [x29, #-4]
  403864:	ldur	w0, [x29, #-4]
  403868:	ldp	x29, x30, [sp, #32]
  40386c:	add	sp, sp, #0x30
  403870:	ret
  403874:	sub	sp, sp, #0x20
  403878:	stp	x29, x30, [sp, #16]
  40387c:	add	x29, sp, #0x10
  403880:	adrp	x1, 410000 <ferror@plt+0xd730>
  403884:	add	x1, x1, #0xed0
  403888:	str	x1, [sp]
  40388c:	bl	4040b4 <ferror@plt+0x17e4>
  403890:	ldr	x1, [sp]
  403894:	bl	402480 <fdopen@plt>
  403898:	str	x0, [sp, #8]
  40389c:	ldr	x8, [sp, #8]
  4038a0:	cbz	x8, 4038b4 <ferror@plt+0xfe4>
  4038a4:	ldr	x0, [sp, #8]
  4038a8:	bl	4040d8 <ferror@plt+0x1808>
  4038ac:	ldr	x0, [sp, #8]
  4038b0:	bl	4023a0 <fclose@plt>
  4038b4:	ldp	x29, x30, [sp, #16]
  4038b8:	add	sp, sp, #0x20
  4038bc:	ret
  4038c0:	sub	sp, sp, #0x20
  4038c4:	stp	x29, x30, [sp, #16]
  4038c8:	add	x29, sp, #0x10
  4038cc:	adrp	x1, 410000 <ferror@plt+0xd730>
  4038d0:	add	x1, x1, #0xed0
  4038d4:	str	x1, [sp]
  4038d8:	bl	4044f8 <ferror@plt+0x1c28>
  4038dc:	ldr	x1, [sp]
  4038e0:	bl	402480 <fdopen@plt>
  4038e4:	str	x0, [sp, #8]
  4038e8:	ldr	x8, [sp, #8]
  4038ec:	cbz	x8, 403900 <ferror@plt+0x1030>
  4038f0:	ldr	x0, [sp, #8]
  4038f4:	bl	403608 <ferror@plt+0xd38>
  4038f8:	ldr	x0, [sp, #8]
  4038fc:	bl	4023a0 <fclose@plt>
  403900:	ldp	x29, x30, [sp, #16]
  403904:	add	sp, sp, #0x20
  403908:	ret
  40390c:	sub	sp, sp, #0x20
  403910:	stp	x29, x30, [sp, #16]
  403914:	add	x29, sp, #0x10
  403918:	adrp	x1, 410000 <ferror@plt+0xd730>
  40391c:	add	x1, x1, #0xed0
  403920:	str	x1, [sp]
  403924:	bl	40451c <ferror@plt+0x1c4c>
  403928:	ldr	x1, [sp]
  40392c:	bl	402480 <fdopen@plt>
  403930:	str	x0, [sp, #8]
  403934:	ldr	x8, [sp, #8]
  403938:	cbz	x8, 40394c <ferror@plt+0x107c>
  40393c:	ldr	x0, [sp, #8]
  403940:	bl	4040d8 <ferror@plt+0x1808>
  403944:	ldr	x0, [sp, #8]
  403948:	bl	4023a0 <fclose@plt>
  40394c:	ldp	x29, x30, [sp, #16]
  403950:	add	sp, sp, #0x20
  403954:	ret
  403958:	sub	sp, sp, #0x20
  40395c:	stp	x29, x30, [sp, #16]
  403960:	add	x29, sp, #0x10
  403964:	adrp	x1, 410000 <ferror@plt+0xd730>
  403968:	add	x1, x1, #0xed0
  40396c:	str	x1, [sp]
  403970:	bl	404540 <ferror@plt+0x1c70>
  403974:	ldr	x1, [sp]
  403978:	bl	402480 <fdopen@plt>
  40397c:	str	x0, [sp, #8]
  403980:	ldr	x8, [sp, #8]
  403984:	cbz	x8, 403998 <ferror@plt+0x10c8>
  403988:	ldr	x0, [sp, #8]
  40398c:	bl	403608 <ferror@plt+0xd38>
  403990:	ldr	x0, [sp, #8]
  403994:	bl	4023a0 <fclose@plt>
  403998:	ldp	x29, x30, [sp, #16]
  40399c:	add	sp, sp, #0x20
  4039a0:	ret
  4039a4:	sub	sp, sp, #0x60
  4039a8:	stp	x29, x30, [sp, #80]
  4039ac:	add	x29, sp, #0x50
  4039b0:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  4039b4:	add	x8, x8, #0xe9c
  4039b8:	stur	x0, [x29, #-8]
  4039bc:	stur	w1, [x29, #-12]
  4039c0:	ldr	w9, [x8]
  4039c4:	cbz	w9, 4039d8 <ferror@plt+0x1108>
  4039c8:	ldur	x0, [x29, #-8]
  4039cc:	bl	409df0 <ferror@plt+0x7520>
  4039d0:	str	x0, [sp, #16]
  4039d4:	b	4039e0 <ferror@plt+0x1110>
  4039d8:	mov	x8, xzr
  4039dc:	str	x8, [sp, #16]
  4039e0:	ldr	x8, [sp, #16]
  4039e4:	stur	x8, [x29, #-24]
  4039e8:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  4039ec:	add	x8, x8, #0xea0
  4039f0:	ldr	x8, [x8]
  4039f4:	str	x8, [sp, #40]
  4039f8:	ldur	x8, [x29, #-24]
  4039fc:	cbz	x8, 403a44 <ferror@plt+0x1174>
  403a00:	ldur	x0, [x29, #-24]
  403a04:	bl	40a2a0 <ferror@plt+0x79d0>
  403a08:	ldur	x0, [x29, #-24]
  403a0c:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  403a10:	add	x8, x8, #0xf54
  403a14:	ldr	w9, [x8]
  403a18:	cmp	w9, #0x0
  403a1c:	cset	w9, ne  // ne = any
  403a20:	and	w1, w9, #0x1
  403a24:	bl	409ee4 <ferror@plt+0x7614>
  403a28:	ldur	x0, [x29, #-24]
  403a2c:	adrp	x1, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  403a30:	add	x1, x1, #0xeb0
  403a34:	bl	409f10 <ferror@plt+0x7640>
  403a38:	ldur	x0, [x29, #-24]
  403a3c:	bl	40a2a0 <ferror@plt+0x79d0>
  403a40:	b	403a5c <ferror@plt+0x118c>
  403a44:	ldur	x0, [x29, #-8]
  403a48:	adrp	x1, 410000 <ferror@plt+0xd730>
  403a4c:	add	x1, x1, #0x82a
  403a50:	adrp	x2, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  403a54:	add	x2, x2, #0xeb0
  403a58:	bl	402890 <fprintf@plt>
  403a5c:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  403a60:	add	x8, x8, #0xe88
  403a64:	ldr	x8, [x8]
  403a68:	stur	x8, [x29, #-32]
  403a6c:	ldur	x8, [x29, #-32]
  403a70:	cbz	x8, 403b78 <ferror@plt+0x12a8>
  403a74:	ldur	x8, [x29, #-32]
  403a78:	ldr	x8, [x8, #16]
  403a7c:	str	x8, [sp, #32]
  403a80:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  403a84:	add	x8, x8, #0xe80
  403a88:	ldr	w9, [x8]
  403a8c:	cbnz	w9, 403ab0 <ferror@plt+0x11e0>
  403a90:	ldr	x8, [sp, #32]
  403a94:	cbnz	x8, 403ab0 <ferror@plt+0x11e0>
  403a98:	ldur	x8, [x29, #-32]
  403a9c:	ldr	d0, [x8, #24]
  403aa0:	fcmp	d0, #0.0
  403aa4:	cset	w9, ne  // ne = any
  403aa8:	tbnz	w9, #0, 403ab0 <ferror@plt+0x11e0>
  403aac:	b	403b68 <ferror@plt+0x1298>
  403ab0:	ldur	x8, [x29, #-32]
  403ab4:	ldr	x0, [x8, #8]
  403ab8:	bl	404564 <ferror@plt+0x1c94>
  403abc:	cbnz	w0, 403b20 <ferror@plt+0x1250>
  403ac0:	ldur	w8, [x29, #-12]
  403ac4:	cbnz	w8, 403acc <ferror@plt+0x11fc>
  403ac8:	b	403b68 <ferror@plt+0x1298>
  403acc:	ldr	x8, [sp, #40]
  403ad0:	str	x8, [sp, #24]
  403ad4:	ldr	x8, [sp, #24]
  403ad8:	cbz	x8, 403b20 <ferror@plt+0x1250>
  403adc:	ldr	x8, [sp, #24]
  403ae0:	ldr	x0, [x8, #8]
  403ae4:	ldur	x8, [x29, #-32]
  403ae8:	ldr	x1, [x8, #8]
  403aec:	bl	4025e0 <strcmp@plt>
  403af0:	cbnz	w0, 403b10 <ferror@plt+0x1240>
  403af4:	ldr	x8, [sp, #24]
  403af8:	ldr	x8, [x8, #16]
  403afc:	str	x8, [sp, #32]
  403b00:	ldr	x8, [sp, #24]
  403b04:	ldr	x8, [x8]
  403b08:	str	x8, [sp, #40]
  403b0c:	b	403b20 <ferror@plt+0x1250>
  403b10:	ldr	x8, [sp, #24]
  403b14:	ldr	x8, [x8]
  403b18:	str	x8, [sp, #24]
  403b1c:	b	403ad4 <ferror@plt+0x1204>
  403b20:	ldur	x8, [x29, #-24]
  403b24:	cbz	x8, 403b44 <ferror@plt+0x1274>
  403b28:	ldur	x0, [x29, #-24]
  403b2c:	ldur	x8, [x29, #-32]
  403b30:	ldr	x1, [x8, #8]
  403b34:	ldr	x8, [sp, #32]
  403b38:	mov	w2, w8
  403b3c:	bl	40a82c <ferror@plt+0x7f5c>
  403b40:	b	403b68 <ferror@plt+0x1298>
  403b44:	ldur	x0, [x29, #-8]
  403b48:	ldur	x8, [x29, #-32]
  403b4c:	ldr	x2, [x8, #8]
  403b50:	ldr	x3, [sp, #32]
  403b54:	ldur	x8, [x29, #-32]
  403b58:	ldr	d0, [x8, #24]
  403b5c:	adrp	x1, 410000 <ferror@plt+0xd730>
  403b60:	add	x1, x1, #0x82f
  403b64:	bl	402890 <fprintf@plt>
  403b68:	ldur	x8, [x29, #-32]
  403b6c:	ldr	x8, [x8]
  403b70:	stur	x8, [x29, #-32]
  403b74:	b	403a6c <ferror@plt+0x119c>
  403b78:	ldur	x8, [x29, #-24]
  403b7c:	cbz	x8, 403ba4 <ferror@plt+0x12d4>
  403b80:	sub	x0, x29, #0x18
  403b84:	ldur	x8, [x29, #-24]
  403b88:	str	x0, [sp, #8]
  403b8c:	mov	x0, x8
  403b90:	bl	40a324 <ferror@plt+0x7a54>
  403b94:	ldur	x0, [x29, #-24]
  403b98:	bl	40a324 <ferror@plt+0x7a54>
  403b9c:	ldr	x0, [sp, #8]
  403ba0:	bl	409e50 <ferror@plt+0x7580>
  403ba4:	ldp	x29, x30, [sp, #80]
  403ba8:	add	sp, sp, #0x60
  403bac:	ret
  403bb0:	sub	sp, sp, #0x60
  403bb4:	stp	x29, x30, [sp, #80]
  403bb8:	add	x29, sp, #0x50
  403bbc:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  403bc0:	add	x8, x8, #0xe9c
  403bc4:	stur	x0, [x29, #-8]
  403bc8:	ldr	w9, [x8]
  403bcc:	cbz	w9, 403be0 <ferror@plt+0x1310>
  403bd0:	ldur	x0, [x29, #-8]
  403bd4:	bl	409df0 <ferror@plt+0x7520>
  403bd8:	str	x0, [sp, #16]
  403bdc:	b	403be8 <ferror@plt+0x1318>
  403be0:	mov	x8, xzr
  403be4:	str	x8, [sp, #16]
  403be8:	ldr	x8, [sp, #16]
  403bec:	stur	x8, [x29, #-16]
  403bf0:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  403bf4:	add	x8, x8, #0xea0
  403bf8:	ldr	x8, [x8]
  403bfc:	stur	x8, [x29, #-32]
  403c00:	ldur	x8, [x29, #-16]
  403c04:	cbz	x8, 403c4c <ferror@plt+0x137c>
  403c08:	ldur	x0, [x29, #-16]
  403c0c:	bl	40a2a0 <ferror@plt+0x79d0>
  403c10:	ldur	x0, [x29, #-16]
  403c14:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  403c18:	add	x8, x8, #0xf54
  403c1c:	ldr	w9, [x8]
  403c20:	cmp	w9, #0x0
  403c24:	cset	w9, ne  // ne = any
  403c28:	and	w1, w9, #0x1
  403c2c:	bl	409ee4 <ferror@plt+0x7614>
  403c30:	ldur	x0, [x29, #-16]
  403c34:	adrp	x1, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  403c38:	add	x1, x1, #0xeb0
  403c3c:	bl	409f10 <ferror@plt+0x7640>
  403c40:	ldur	x0, [x29, #-16]
  403c44:	bl	40a2a0 <ferror@plt+0x79d0>
  403c48:	b	403c64 <ferror@plt+0x1394>
  403c4c:	ldur	x0, [x29, #-8]
  403c50:	adrp	x1, 410000 <ferror@plt+0xd730>
  403c54:	add	x1, x1, #0x82a
  403c58:	adrp	x2, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  403c5c:	add	x2, x2, #0xeb0
  403c60:	bl	402890 <fprintf@plt>
  403c64:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  403c68:	add	x8, x8, #0xe88
  403c6c:	ldr	x8, [x8]
  403c70:	stur	x8, [x29, #-24]
  403c74:	ldur	x8, [x29, #-24]
  403c78:	cbz	x8, 403dc8 <ferror@plt+0x14f8>
  403c7c:	stur	wzr, [x29, #-36]
  403c80:	ldur	x8, [x29, #-24]
  403c84:	ldr	x8, [x8, #16]
  403c88:	str	x8, [sp, #32]
  403c8c:	ldur	x8, [x29, #-32]
  403c90:	str	x8, [sp, #24]
  403c94:	ldr	x8, [sp, #24]
  403c98:	cbz	x8, 403d10 <ferror@plt+0x1440>
  403c9c:	ldr	x8, [sp, #24]
  403ca0:	ldr	x0, [x8, #8]
  403ca4:	ldur	x8, [x29, #-24]
  403ca8:	ldr	x1, [x8, #8]
  403cac:	bl	4025e0 <strcmp@plt>
  403cb0:	cbnz	w0, 403d00 <ferror@plt+0x1430>
  403cb4:	ldr	x8, [sp, #32]
  403cb8:	ldr	x9, [sp, #24]
  403cbc:	ldr	x9, [x9, #16]
  403cc0:	cmp	x8, x9
  403cc4:	b.cs	403cdc <ferror@plt+0x140c>  // b.hs, b.nlast
  403cc8:	mov	w8, #0x1                   	// #1
  403ccc:	stur	w8, [x29, #-36]
  403cd0:	ldr	x9, [sp, #24]
  403cd4:	ldr	x9, [x9, #16]
  403cd8:	str	x9, [sp, #32]
  403cdc:	ldr	x8, [sp, #24]
  403ce0:	ldr	x8, [x8, #16]
  403ce4:	ldr	x9, [sp, #32]
  403ce8:	subs	x8, x9, x8
  403cec:	str	x8, [sp, #32]
  403cf0:	ldr	x8, [sp, #24]
  403cf4:	ldr	x8, [x8]
  403cf8:	stur	x8, [x29, #-32]
  403cfc:	b	403d10 <ferror@plt+0x1440>
  403d00:	ldr	x8, [sp, #24]
  403d04:	ldr	x8, [x8]
  403d08:	str	x8, [sp, #24]
  403d0c:	b	403c94 <ferror@plt+0x13c4>
  403d10:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  403d14:	add	x8, x8, #0xe80
  403d18:	ldr	w9, [x8]
  403d1c:	cbnz	w9, 403d40 <ferror@plt+0x1470>
  403d20:	ldr	x8, [sp, #32]
  403d24:	cbnz	x8, 403d40 <ferror@plt+0x1470>
  403d28:	ldur	x8, [x29, #-24]
  403d2c:	ldr	d0, [x8, #24]
  403d30:	fcmp	d0, #0.0
  403d34:	cset	w9, ne  // ne = any
  403d38:	tbnz	w9, #0, 403d40 <ferror@plt+0x1470>
  403d3c:	b	403db8 <ferror@plt+0x14e8>
  403d40:	ldur	x8, [x29, #-24]
  403d44:	ldr	x0, [x8, #8]
  403d48:	bl	404564 <ferror@plt+0x1c94>
  403d4c:	cbnz	w0, 403d54 <ferror@plt+0x1484>
  403d50:	b	403db8 <ferror@plt+0x14e8>
  403d54:	ldur	x8, [x29, #-16]
  403d58:	cbz	x8, 403d78 <ferror@plt+0x14a8>
  403d5c:	ldur	x0, [x29, #-16]
  403d60:	ldur	x8, [x29, #-24]
  403d64:	ldr	x1, [x8, #8]
  403d68:	ldr	x8, [sp, #32]
  403d6c:	mov	w2, w8
  403d70:	bl	40a82c <ferror@plt+0x7f5c>
  403d74:	b	403db8 <ferror@plt+0x14e8>
  403d78:	ldur	x0, [x29, #-8]
  403d7c:	ldur	x8, [x29, #-24]
  403d80:	ldr	x2, [x8, #8]
  403d84:	ldr	x3, [sp, #32]
  403d88:	ldur	x8, [x29, #-24]
  403d8c:	ldr	d0, [x8, #24]
  403d90:	ldur	w9, [x29, #-36]
  403d94:	adrp	x8, 411000 <ferror@plt+0xe730>
  403d98:	add	x8, x8, #0x357
  403d9c:	adrp	x10, 410000 <ferror@plt+0xd730>
  403da0:	add	x10, x10, #0x857
  403da4:	cmp	w9, #0x0
  403da8:	csel	x4, x10, x8, ne  // ne = any
  403dac:	adrp	x1, 410000 <ferror@plt+0xd730>
  403db0:	add	x1, x1, #0x842
  403db4:	bl	402890 <fprintf@plt>
  403db8:	ldur	x8, [x29, #-24]
  403dbc:	ldr	x8, [x8]
  403dc0:	stur	x8, [x29, #-24]
  403dc4:	b	403c74 <ferror@plt+0x13a4>
  403dc8:	ldur	x8, [x29, #-16]
  403dcc:	cbz	x8, 403df4 <ferror@plt+0x1524>
  403dd0:	sub	x0, x29, #0x10
  403dd4:	ldur	x8, [x29, #-16]
  403dd8:	str	x0, [sp, #8]
  403ddc:	mov	x0, x8
  403de0:	bl	40a324 <ferror@plt+0x7a54>
  403de4:	ldur	x0, [x29, #-16]
  403de8:	bl	40a324 <ferror@plt+0x7a54>
  403dec:	ldr	x0, [sp, #8]
  403df0:	bl	409e50 <ferror@plt+0x7580>
  403df4:	ldp	x29, x30, [sp, #80]
  403df8:	add	sp, sp, #0x60
  403dfc:	ret
  403e00:	sub	sp, sp, #0x60
  403e04:	stp	x29, x30, [sp, #80]
  403e08:	add	x29, sp, #0x50
  403e0c:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  403e10:	add	x8, x8, #0xe88
  403e14:	mov	x9, xzr
  403e18:	stur	w0, [x29, #-4]
  403e1c:	ldr	x10, [x8]
  403e20:	stur	x10, [x29, #-16]
  403e24:	str	x9, [x8]
  403e28:	str	x8, [sp, #8]
  403e2c:	bl	403874 <ferror@plt+0xfa4>
  403e30:	bl	4038c0 <ferror@plt+0xff0>
  403e34:	bl	40390c <ferror@plt+0x103c>
  403e38:	bl	403958 <ferror@plt+0x1088>
  403e3c:	ldr	x8, [sp, #8]
  403e40:	ldr	x9, [x8]
  403e44:	stur	x9, [x29, #-24]
  403e48:	ldur	x9, [x29, #-16]
  403e4c:	str	x9, [x8]
  403e50:	ldr	x9, [x8]
  403e54:	stur	x9, [x29, #-16]
  403e58:	ldur	x8, [x29, #-16]
  403e5c:	cbz	x8, 404030 <ferror@plt+0x1760>
  403e60:	ldur	x8, [x29, #-24]
  403e64:	stur	x8, [x29, #-32]
  403e68:	ldur	x8, [x29, #-32]
  403e6c:	cbz	x8, 404020 <ferror@plt+0x1750>
  403e70:	ldur	x8, [x29, #-32]
  403e74:	ldr	x0, [x8, #8]
  403e78:	ldur	x8, [x29, #-16]
  403e7c:	ldr	x1, [x8, #8]
  403e80:	bl	4025e0 <strcmp@plt>
  403e84:	cbnz	w0, 404010 <ferror@plt+0x1740>
  403e88:	ldur	x8, [x29, #-32]
  403e8c:	ldr	x8, [x8, #16]
  403e90:	ldur	x9, [x29, #-16]
  403e94:	ldr	x9, [x9, #16]
  403e98:	subs	x8, x8, x9
  403e9c:	str	x8, [sp, #32]
  403ea0:	ldur	x8, [x29, #-32]
  403ea4:	ldr	x8, [x8, #16]
  403ea8:	ldur	x9, [x29, #-16]
  403eac:	str	x8, [x9, #16]
  403eb0:	ldr	x8, [sp, #32]
  403eb4:	ucvtf	d0, x8
  403eb8:	mov	x8, #0x400000000000        	// #70368744177664
  403ebc:	movk	x8, #0x408f, lsl #48
  403ec0:	fmov	d1, x8
  403ec4:	fmul	d0, d0, d1
  403ec8:	ldur	w10, [x29, #-4]
  403ecc:	scvtf	d1, w10
  403ed0:	fdiv	d0, d0, d1
  403ed4:	str	d0, [sp, #40]
  403ed8:	ldur	w10, [x29, #-4]
  403edc:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  403ee0:	add	x8, x8, #0xf44
  403ee4:	ldr	w11, [x8]
  403ee8:	cmp	w10, w11
  403eec:	b.lt	403f24 <ferror@plt+0x1654>  // b.tstop
  403ef0:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  403ef4:	add	x8, x8, #0xf30
  403ef8:	ldr	d0, [x8]
  403efc:	ldr	d1, [sp, #40]
  403f00:	ldur	x8, [x29, #-16]
  403f04:	ldr	d2, [x8, #24]
  403f08:	fsub	d1, d1, d2
  403f0c:	fmul	d0, d0, d1
  403f10:	ldur	x8, [x29, #-16]
  403f14:	ldr	d1, [x8, #24]
  403f18:	fadd	d0, d1, d0
  403f1c:	str	d0, [x8, #24]
  403f20:	b	403fb0 <ferror@plt+0x16e0>
  403f24:	ldur	w8, [x29, #-4]
  403f28:	cmp	w8, #0x3e8
  403f2c:	b.lt	403fb0 <ferror@plt+0x16e0>  // b.tstop
  403f30:	ldur	w8, [x29, #-4]
  403f34:	adrp	x9, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  403f38:	add	x9, x9, #0xea8
  403f3c:	ldr	w10, [x9]
  403f40:	cmp	w8, w10
  403f44:	b.lt	403f58 <ferror@plt+0x1688>  // b.tstop
  403f48:	ldr	x8, [sp, #40]
  403f4c:	ldur	x9, [x29, #-16]
  403f50:	str	x8, [x9, #24]
  403f54:	b	403fb0 <ferror@plt+0x16e0>
  403f58:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  403f5c:	add	x8, x8, #0xf30
  403f60:	ldr	d0, [x8]
  403f64:	ldur	w9, [x29, #-4]
  403f68:	scvtf	d1, w9
  403f6c:	fmul	d0, d0, d1
  403f70:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  403f74:	add	x8, x8, #0xf44
  403f78:	ldr	w9, [x8]
  403f7c:	scvtf	d1, w9
  403f80:	fdiv	d0, d0, d1
  403f84:	str	d0, [sp, #24]
  403f88:	ldr	d0, [sp, #24]
  403f8c:	ldr	d1, [sp, #40]
  403f90:	ldur	x8, [x29, #-16]
  403f94:	ldr	d2, [x8, #24]
  403f98:	fsub	d1, d1, d2
  403f9c:	fmul	d0, d0, d1
  403fa0:	ldur	x8, [x29, #-16]
  403fa4:	ldr	d1, [x8, #24]
  403fa8:	fadd	d0, d1, d0
  403fac:	str	d0, [x8, #24]
  403fb0:	ldur	x8, [x29, #-24]
  403fb4:	ldur	x9, [x29, #-32]
  403fb8:	cmp	x8, x9
  403fbc:	b.eq	403fec <ferror@plt+0x171c>  // b.none
  403fc0:	ldur	x8, [x29, #-24]
  403fc4:	str	x8, [sp, #16]
  403fc8:	ldur	x8, [x29, #-24]
  403fcc:	ldr	x8, [x8]
  403fd0:	stur	x8, [x29, #-24]
  403fd4:	ldr	x8, [sp, #16]
  403fd8:	ldr	x0, [x8, #8]
  403fdc:	bl	402650 <free@plt>
  403fe0:	ldr	x0, [sp, #16]
  403fe4:	bl	402650 <free@plt>
  403fe8:	b	403fb0 <ferror@plt+0x16e0>
  403fec:	ldur	x8, [x29, #-32]
  403ff0:	ldr	x8, [x8]
  403ff4:	stur	x8, [x29, #-24]
  403ff8:	ldur	x8, [x29, #-32]
  403ffc:	ldr	x0, [x8, #8]
  404000:	bl	402650 <free@plt>
  404004:	ldur	x0, [x29, #-32]
  404008:	bl	402650 <free@plt>
  40400c:	b	404020 <ferror@plt+0x1750>
  404010:	ldur	x8, [x29, #-32]
  404014:	ldr	x8, [x8]
  404018:	stur	x8, [x29, #-32]
  40401c:	b	403e68 <ferror@plt+0x1598>
  404020:	ldur	x8, [x29, #-16]
  404024:	ldr	x8, [x8]
  404028:	stur	x8, [x29, #-16]
  40402c:	b	403e58 <ferror@plt+0x1588>
  404030:	ldp	x29, x30, [sp, #80]
  404034:	add	sp, sp, #0x60
  404038:	ret
  40403c:	sub	sp, sp, #0x30
  404040:	stp	x29, x30, [sp, #32]
  404044:	add	x29, sp, #0x20
  404048:	str	x0, [sp, #16]
  40404c:	str	wzr, [sp, #12]
  404050:	ldrsw	x8, [sp, #12]
  404054:	cmp	x8, #0x7
  404058:	b.cs	4040a0 <ferror@plt+0x17d0>  // b.hs, b.nlast
  40405c:	ldr	x0, [sp, #16]
  404060:	ldrsw	x8, [sp, #12]
  404064:	mov	x9, #0x8                   	// #8
  404068:	mul	x8, x9, x8
  40406c:	adrp	x9, 422000 <ferror@plt+0x1f730>
  404070:	add	x9, x9, #0x390
  404074:	add	x8, x9, x8
  404078:	ldr	x1, [x8]
  40407c:	bl	4025e0 <strcmp@plt>
  404080:	cbnz	w0, 404090 <ferror@plt+0x17c0>
  404084:	mov	w8, #0x1                   	// #1
  404088:	stur	w8, [x29, #-4]
  40408c:	b	4040a4 <ferror@plt+0x17d4>
  404090:	ldr	w8, [sp, #12]
  404094:	add	w8, w8, #0x1
  404098:	str	w8, [sp, #12]
  40409c:	b	404050 <ferror@plt+0x1780>
  4040a0:	stur	wzr, [x29, #-4]
  4040a4:	ldur	w0, [x29, #-4]
  4040a8:	ldp	x29, x30, [sp, #32]
  4040ac:	add	sp, sp, #0x30
  4040b0:	ret
  4040b4:	stp	x29, x30, [sp, #-16]!
  4040b8:	mov	x29, sp
  4040bc:	adrp	x0, 410000 <ferror@plt+0xd730>
  4040c0:	add	x0, x0, #0x7a7
  4040c4:	adrp	x1, 410000 <ferror@plt+0xd730>
  4040c8:	add	x1, x1, #0x7b8
  4040cc:	bl	4043e8 <ferror@plt+0x1b18>
  4040d0:	ldp	x29, x30, [sp], #16
  4040d4:	ret
  4040d8:	stp	x29, x30, [sp, #-32]!
  4040dc:	str	x28, [sp, #16]
  4040e0:	mov	x29, sp
  4040e4:	sub	sp, sp, #0x1, lsl #12
  4040e8:	sub	sp, sp, #0x60
  4040ec:	mov	x8, xzr
  4040f0:	stur	x0, [x29, #-8]
  4040f4:	stur	x8, [x29, #-16]
  4040f8:	stur	xzr, [x29, #-24]
  4040fc:	stur	x8, [x29, #-40]
  404100:	ldur	x2, [x29, #-8]
  404104:	sub	x0, x29, #0x10
  404108:	sub	x1, x29, #0x18
  40410c:	bl	402630 <getline@plt>
  404110:	stur	x0, [x29, #-32]
  404114:	mov	x8, #0xffffffffffffffff    	// #-1
  404118:	cmp	x0, x8
  40411c:	b.eq	404368 <ferror@plt+0x1a98>  // b.none
  404120:	str	wzr, [sp, #20]
  404124:	ldur	x0, [x29, #-16]
  404128:	mov	w1, #0x3a                  	// #58
  40412c:	bl	4026b0 <strchr@plt>
  404130:	str	x0, [sp, #32]
  404134:	ldr	x8, [sp, #32]
  404138:	cbnz	x8, 404140 <ferror@plt+0x1870>
  40413c:	bl	4025a0 <abort@plt>
  404140:	ldur	x0, [x29, #-16]
  404144:	bl	40448c <ferror@plt+0x1bbc>
  404148:	str	w0, [sp, #28]
  40414c:	ldr	x8, [sp, #32]
  404150:	mov	w9, #0x0                   	// #0
  404154:	strb	w9, [x8]
  404158:	add	x0, sp, #0x30
  40415c:	strb	w9, [sp, #48]
  404160:	ldur	x1, [x29, #-16]
  404164:	mov	x2, #0xfff                 	// #4095
  404168:	bl	402720 <strncat@plt>
  40416c:	ldr	x8, [sp, #32]
  404170:	ldur	x10, [x29, #-16]
  404174:	subs	x8, x8, x10
  404178:	str	w8, [sp, #44]
  40417c:	ldr	x10, [sp, #32]
  404180:	add	x10, x10, #0x2
  404184:	str	x10, [sp, #32]
  404188:	ldr	x8, [sp, #32]
  40418c:	ldrb	w9, [x8]
  404190:	cbz	w9, 404278 <ferror@plt+0x19a8>
  404194:	ldr	x0, [sp, #32]
  404198:	mov	w1, #0x20                  	// #32
  40419c:	bl	4026b0 <strchr@plt>
  4041a0:	str	x0, [sp, #8]
  4041a4:	cbz	x0, 4041c0 <ferror@plt+0x18f0>
  4041a8:	ldr	x8, [sp, #8]
  4041ac:	add	x9, x8, #0x1
  4041b0:	str	x9, [sp, #8]
  4041b4:	mov	w10, #0x0                   	// #0
  4041b8:	strb	w10, [x8]
  4041bc:	b	4041e8 <ferror@plt+0x1918>
  4041c0:	ldr	x0, [sp, #32]
  4041c4:	mov	w1, #0xa                   	// #10
  4041c8:	bl	4026b0 <strchr@plt>
  4041cc:	str	x0, [sp, #8]
  4041d0:	cbz	x0, 4041e8 <ferror@plt+0x1918>
  4041d4:	ldr	x8, [sp, #8]
  4041d8:	add	x9, x8, #0x1
  4041dc:	str	x9, [sp, #8]
  4041e0:	mov	w10, #0x0                   	// #0
  4041e4:	strb	w10, [x8]
  4041e8:	ldrsw	x8, [sp, #44]
  4041ec:	cmp	x8, #0x1, lsl #12
  4041f0:	b.cs	404224 <ferror@plt+0x1954>  // b.hs, b.nlast
  4041f4:	ldrsw	x8, [sp, #44]
  4041f8:	add	x9, sp, #0x30
  4041fc:	add	x8, x9, x8
  404200:	mov	w10, #0x0                   	// #0
  404204:	strb	w10, [x8]
  404208:	ldr	x1, [sp, #32]
  40420c:	ldrsw	x8, [sp, #44]
  404210:	mov	x11, #0x1000                	// #4096
  404214:	subs	x8, x11, x8
  404218:	subs	x2, x8, #0x1
  40421c:	mov	x0, x9
  404220:	bl	402720 <strncat@plt>
  404224:	mov	x0, #0x20                  	// #32
  404228:	bl	4023f0 <malloc@plt>
  40422c:	stur	x0, [x29, #-48]
  404230:	ldur	x8, [x29, #-48]
  404234:	cbnz	x8, 40423c <ferror@plt+0x196c>
  404238:	bl	4025a0 <abort@plt>
  40423c:	add	x0, sp, #0x30
  404240:	bl	402540 <strdup@plt>
  404244:	ldur	x8, [x29, #-48]
  404248:	str	x0, [x8, #8]
  40424c:	ldur	x8, [x29, #-48]
  404250:	fmov	d0, xzr
  404254:	str	d0, [x8, #24]
  404258:	ldur	x8, [x29, #-40]
  40425c:	ldur	x9, [x29, #-48]
  404260:	str	x8, [x9]
  404264:	ldur	x8, [x29, #-48]
  404268:	stur	x8, [x29, #-40]
  40426c:	ldr	x8, [sp, #8]
  404270:	str	x8, [sp, #32]
  404274:	b	404188 <ferror@plt+0x18b8>
  404278:	ldur	x8, [x29, #-40]
  40427c:	stur	x8, [x29, #-48]
  404280:	ldur	x2, [x29, #-8]
  404284:	sub	x0, x29, #0x10
  404288:	sub	x1, x29, #0x18
  40428c:	bl	402630 <getline@plt>
  404290:	stur	x0, [x29, #-32]
  404294:	ldur	x8, [x29, #-32]
  404298:	mov	x9, #0xffffffffffffffff    	// #-1
  40429c:	cmp	x8, x9
  4042a0:	b.ne	4042a8 <ferror@plt+0x19d8>  // b.any
  4042a4:	bl	4025a0 <abort@plt>
  4042a8:	ldur	x0, [x29, #-16]
  4042ac:	bl	40448c <ferror@plt+0x1bbc>
  4042b0:	str	w0, [sp, #24]
  4042b4:	ldr	w8, [sp, #24]
  4042b8:	ldr	w9, [sp, #28]
  4042bc:	cmp	w8, w9
  4042c0:	b.le	4042d4 <ferror@plt+0x1a04>
  4042c4:	ldr	w8, [sp, #24]
  4042c8:	ldr	w9, [sp, #28]
  4042cc:	subs	w8, w8, w9
  4042d0:	str	w8, [sp, #20]
  4042d4:	ldur	x0, [x29, #-16]
  4042d8:	mov	w1, #0x20                  	// #32
  4042dc:	bl	402570 <strrchr@plt>
  4042e0:	str	x0, [sp, #32]
  4042e4:	ldr	x8, [sp, #32]
  4042e8:	cbnz	x8, 4042f0 <ferror@plt+0x1a20>
  4042ec:	bl	4025a0 <abort@plt>
  4042f0:	ldr	x8, [sp, #32]
  4042f4:	mov	w9, #0x0                   	// #0
  4042f8:	strb	w9, [x8]
  4042fc:	ldr	x8, [sp, #32]
  404300:	add	x0, x8, #0x1
  404304:	ldur	x8, [x29, #-48]
  404308:	add	x2, x8, #0x10
  40430c:	adrp	x1, 410000 <ferror@plt+0xd730>
  404310:	add	x1, x1, #0x7d4
  404314:	bl	4027e0 <__isoc99_sscanf@plt>
  404318:	cmp	w0, #0x1
  40431c:	b.eq	404324 <ferror@plt+0x1a54>  // b.none
  404320:	bl	4025a0 <abort@plt>
  404324:	ldr	w8, [sp, #20]
  404328:	cbz	w8, 40433c <ferror@plt+0x1a6c>
  40432c:	ldr	w8, [sp, #20]
  404330:	subs	w8, w8, #0x1
  404334:	str	w8, [sp, #20]
  404338:	b	404348 <ferror@plt+0x1a78>
  40433c:	ldur	x8, [x29, #-48]
  404340:	ldr	x8, [x8]
  404344:	stur	x8, [x29, #-48]
  404348:	ldr	x8, [sp, #32]
  40434c:	ldur	x9, [x29, #-16]
  404350:	ldrsw	x10, [sp, #44]
  404354:	add	x9, x9, x10
  404358:	add	x9, x9, #0x2
  40435c:	cmp	x8, x9
  404360:	b.hi	4042d4 <ferror@plt+0x1a04>  // b.pmore
  404364:	b	404100 <ferror@plt+0x1830>
  404368:	ldur	x0, [x29, #-16]
  40436c:	bl	402650 <free@plt>
  404370:	ldur	x8, [x29, #-40]
  404374:	cbz	x8, 4043d4 <ferror@plt+0x1b04>
  404378:	ldur	x8, [x29, #-40]
  40437c:	stur	x8, [x29, #-48]
  404380:	ldur	x8, [x29, #-40]
  404384:	ldr	x8, [x8]
  404388:	stur	x8, [x29, #-40]
  40438c:	ldur	x8, [x29, #-48]
  404390:	ldr	x0, [x8, #8]
  404394:	bl	40403c <ferror@plt+0x176c>
  404398:	cbz	w0, 4043b4 <ferror@plt+0x1ae4>
  40439c:	ldur	x8, [x29, #-48]
  4043a0:	ldr	x0, [x8, #8]
  4043a4:	bl	402650 <free@plt>
  4043a8:	ldur	x0, [x29, #-48]
  4043ac:	bl	402650 <free@plt>
  4043b0:	b	4043d0 <ferror@plt+0x1b00>
  4043b4:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  4043b8:	add	x8, x8, #0xe88
  4043bc:	ldr	x9, [x8]
  4043c0:	ldur	x10, [x29, #-48]
  4043c4:	str	x9, [x10]
  4043c8:	ldur	x9, [x29, #-48]
  4043cc:	str	x9, [x8]
  4043d0:	b	404370 <ferror@plt+0x1aa0>
  4043d4:	add	sp, sp, #0x1, lsl #12
  4043d8:	add	sp, sp, #0x60
  4043dc:	ldr	x28, [sp, #16]
  4043e0:	ldp	x29, x30, [sp], #32
  4043e4:	ret
  4043e8:	sub	sp, sp, #0xc0
  4043ec:	stp	x29, x30, [sp, #176]
  4043f0:	add	x29, sp, #0xb0
  4043f4:	stur	x0, [x29, #-8]
  4043f8:	stur	x1, [x29, #-16]
  4043fc:	ldur	x0, [x29, #-8]
  404400:	bl	402850 <getenv@plt>
  404404:	str	x0, [sp, #24]
  404408:	ldr	x8, [sp, #24]
  40440c:	cbnz	x8, 404470 <ferror@plt+0x1ba0>
  404410:	adrp	x0, 410000 <ferror@plt+0xd730>
  404414:	add	x0, x0, #0x7c4
  404418:	bl	402850 <getenv@plt>
  40441c:	str	x0, [sp, #16]
  404420:	cbz	x0, 404430 <ferror@plt+0x1b60>
  404424:	ldr	x8, [sp, #16]
  404428:	str	x8, [sp, #8]
  40442c:	b	40443c <ferror@plt+0x1b6c>
  404430:	adrp	x8, 410000 <ferror@plt+0xd730>
  404434:	add	x8, x8, #0x7ce
  404438:	str	x8, [sp, #8]
  40443c:	ldr	x8, [sp, #8]
  404440:	str	x8, [sp, #24]
  404444:	ldr	x3, [sp, #24]
  404448:	ldur	x4, [x29, #-16]
  40444c:	add	x8, sp, #0x20
  404450:	mov	x0, x8
  404454:	mov	x1, #0x7f                  	// #127
  404458:	adrp	x2, 410000 <ferror@plt+0xd730>
  40445c:	add	x2, x2, #0x9a8
  404460:	str	x8, [sp]
  404464:	bl	402350 <snprintf@plt>
  404468:	ldr	x8, [sp]
  40446c:	str	x8, [sp, #24]
  404470:	ldr	x0, [sp, #24]
  404474:	mov	w8, wzr
  404478:	mov	w1, w8
  40447c:	bl	402780 <open64@plt>
  404480:	ldp	x29, x30, [sp, #176]
  404484:	add	sp, sp, #0xc0
  404488:	ret
  40448c:	sub	sp, sp, #0x20
  404490:	str	x0, [sp, #24]
  404494:	str	wzr, [sp, #20]
  404498:	ldr	x8, [sp, #24]
  40449c:	add	x9, x8, #0x1
  4044a0:	str	x9, [sp, #24]
  4044a4:	ldrb	w10, [x8]
  4044a8:	strb	w10, [sp, #19]
  4044ac:	cbz	w10, 4044ec <ferror@plt+0x1c1c>
  4044b0:	ldrb	w8, [sp, #19]
  4044b4:	mov	w9, #0x1                   	// #1
  4044b8:	cmp	w8, #0x20
  4044bc:	str	w9, [sp, #12]
  4044c0:	b.eq	4044d4 <ferror@plt+0x1c04>  // b.none
  4044c4:	ldrb	w8, [sp, #19]
  4044c8:	cmp	w8, #0xa
  4044cc:	cset	w8, eq  // eq = none
  4044d0:	str	w8, [sp, #12]
  4044d4:	ldr	w8, [sp, #12]
  4044d8:	and	w8, w8, #0x1
  4044dc:	ldr	w9, [sp, #20]
  4044e0:	add	w8, w9, w8
  4044e4:	str	w8, [sp, #20]
  4044e8:	b	404498 <ferror@plt+0x1bc8>
  4044ec:	ldr	w0, [sp, #20]
  4044f0:	add	sp, sp, #0x20
  4044f4:	ret
  4044f8:	stp	x29, x30, [sp, #-16]!
  4044fc:	mov	x29, sp
  404500:	adrp	x0, 410000 <ferror@plt+0xd730>
  404504:	add	x0, x0, #0x7d9
  404508:	adrp	x1, 410000 <ferror@plt+0xd730>
  40450c:	add	x1, x1, #0x7e8
  404510:	bl	4043e8 <ferror@plt+0x1b18>
  404514:	ldp	x29, x30, [sp], #16
  404518:	ret
  40451c:	stp	x29, x30, [sp, #-16]!
  404520:	mov	x29, sp
  404524:	adrp	x0, 410000 <ferror@plt+0xd730>
  404528:	add	x0, x0, #0x7f2
  40452c:	adrp	x1, 410000 <ferror@plt+0xd730>
  404530:	add	x1, x1, #0x800
  404534:	bl	4043e8 <ferror@plt+0x1b18>
  404538:	ldp	x29, x30, [sp], #16
  40453c:	ret
  404540:	stp	x29, x30, [sp, #-16]!
  404544:	mov	x29, sp
  404548:	adrp	x0, 410000 <ferror@plt+0xd730>
  40454c:	add	x0, x0, #0x809
  404550:	adrp	x1, 410000 <ferror@plt+0xd730>
  404554:	add	x1, x1, #0x81c
  404558:	bl	4043e8 <ferror@plt+0x1b18>
  40455c:	ldp	x29, x30, [sp], #16
  404560:	ret
  404564:	sub	sp, sp, #0x30
  404568:	stp	x29, x30, [sp, #32]
  40456c:	add	x29, sp, #0x20
  404570:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  404574:	add	x8, x8, #0xeac
  404578:	str	x0, [sp, #16]
  40457c:	ldr	w9, [x8]
  404580:	cbnz	w9, 404590 <ferror@plt+0x1cc0>
  404584:	mov	w8, #0x1                   	// #1
  404588:	stur	w8, [x29, #-4]
  40458c:	b	404600 <ferror@plt+0x1d30>
  404590:	str	wzr, [sp, #12]
  404594:	ldr	w8, [sp, #12]
  404598:	adrp	x9, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  40459c:	add	x9, x9, #0xeac
  4045a0:	ldr	w10, [x9]
  4045a4:	cmp	w8, w10
  4045a8:	b.ge	4045fc <ferror@plt+0x1d2c>  // b.tcont
  4045ac:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  4045b0:	add	x8, x8, #0xf38
  4045b4:	ldr	x8, [x8]
  4045b8:	ldrsw	x9, [sp, #12]
  4045bc:	mov	x10, #0x8                   	// #8
  4045c0:	mul	x9, x10, x9
  4045c4:	add	x8, x8, x9
  4045c8:	ldr	x0, [x8]
  4045cc:	ldr	x1, [sp, #16]
  4045d0:	mov	w11, wzr
  4045d4:	mov	w2, w11
  4045d8:	bl	4026e0 <fnmatch@plt>
  4045dc:	cbnz	w0, 4045ec <ferror@plt+0x1d1c>
  4045e0:	mov	w8, #0x1                   	// #1
  4045e4:	stur	w8, [x29, #-4]
  4045e8:	b	404600 <ferror@plt+0x1d30>
  4045ec:	ldr	w8, [sp, #12]
  4045f0:	add	w8, w8, #0x1
  4045f4:	str	w8, [sp, #12]
  4045f8:	b	404594 <ferror@plt+0x1cc4>
  4045fc:	stur	wzr, [x29, #-4]
  404600:	ldur	w0, [x29, #-4]
  404604:	ldp	x29, x30, [sp, #32]
  404608:	add	sp, sp, #0x30
  40460c:	ret
  404610:	sub	sp, sp, #0x170
  404614:	stp	x29, x30, [sp, #336]
  404618:	str	x28, [sp, #352]
  40461c:	add	x29, sp, #0x150
  404620:	sub	x8, x29, #0x20
  404624:	mov	x9, #0x80                  	// #128
  404628:	adrp	x10, 410000 <ferror@plt+0xd730>
  40462c:	add	x10, x10, #0x999
  404630:	adrp	x11, 421000 <ferror@plt+0x1e730>
  404634:	ldr	x11, [x11, #3992]
  404638:	sub	x12, x29, #0xa0
  40463c:	str	x0, [x8, #16]
  404640:	str	x1, [x8, #8]
  404644:	str	x2, [x8]
  404648:	ldr	x3, [x8, #16]
  40464c:	ldr	x4, [x8, #8]
  404650:	mov	x0, x12
  404654:	mov	x1, x9
  404658:	mov	x2, x10
  40465c:	str	x8, [sp, #48]
  404660:	str	x11, [sp, #40]
  404664:	bl	402350 <snprintf@plt>
  404668:	str	w0, [sp, #60]
  40466c:	ldr	w13, [sp, #60]
  404670:	cmp	w13, #0x0
  404674:	cset	w13, le
  404678:	tbnz	w13, #0, 404688 <ferror@plt+0x1db8>
  40467c:	ldrsw	x8, [sp, #60]
  404680:	cmp	x8, #0x80
  404684:	b.cc	4046a8 <ferror@plt+0x1dd8>  // b.lo, b.ul, b.last
  404688:	ldr	x8, [sp, #40]
  40468c:	ldr	x0, [x8]
  404690:	adrp	x1, 410000 <ferror@plt+0xd730>
  404694:	add	x1, x1, #0x9ae
  404698:	bl	402890 <fprintf@plt>
  40469c:	mov	w9, #0xffffffff            	// #-1
  4046a0:	stur	w9, [x29, #-4]
  4046a4:	b	404874 <ferror@plt+0x1fa4>
  4046a8:	sub	x0, x29, #0xa0
  4046ac:	adrp	x1, 410000 <ferror@plt+0xd730>
  4046b0:	add	x1, x1, #0xed0
  4046b4:	bl	402730 <fopen64@plt>
  4046b8:	str	x0, [sp, #72]
  4046bc:	ldr	x8, [sp, #72]
  4046c0:	cbnz	x8, 404708 <ferror@plt+0x1e38>
  4046c4:	ldr	x8, [sp, #40]
  4046c8:	ldr	x0, [x8]
  4046cc:	str	x0, [sp, #32]
  4046d0:	bl	402840 <__errno_location@plt>
  4046d4:	ldr	w0, [x0]
  4046d8:	bl	402550 <strerror@plt>
  4046dc:	ldr	x8, [sp, #32]
  4046e0:	str	x0, [sp, #24]
  4046e4:	mov	x0, x8
  4046e8:	adrp	x1, 410000 <ferror@plt+0xd730>
  4046ec:	add	x1, x1, #0x9d5
  4046f0:	sub	x2, x29, #0xa0
  4046f4:	ldr	x3, [sp, #24]
  4046f8:	bl	402890 <fprintf@plt>
  4046fc:	mov	w9, #0xffffffff            	// #-1
  404700:	stur	w9, [x29, #-4]
  404704:	b	404874 <ferror@plt+0x1fa4>
  404708:	ldr	x2, [sp, #72]
  40470c:	add	x0, sp, #0x60
  404710:	mov	w1, #0x50                  	// #80
  404714:	bl	4028a0 <fgets@plt>
  404718:	cbnz	x0, 40474c <ferror@plt+0x1e7c>
  40471c:	ldr	x8, [sp, #40]
  404720:	ldr	x0, [x8]
  404724:	ldr	x9, [sp, #48]
  404728:	ldr	x2, [x9, #8]
  40472c:	adrp	x1, 410000 <ferror@plt+0xd730>
  404730:	add	x1, x1, #0x9e3
  404734:	sub	x3, x29, #0xa0
  404738:	bl	402890 <fprintf@plt>
  40473c:	ldr	x8, [sp, #72]
  404740:	mov	x0, x8
  404744:	bl	4023a0 <fclose@plt>
  404748:	b	404854 <ferror@plt+0x1f84>
  40474c:	add	x0, sp, #0x60
  404750:	mov	w1, #0xa                   	// #10
  404754:	bl	4026b0 <strchr@plt>
  404758:	str	x0, [sp, #80]
  40475c:	ldr	x8, [sp, #80]
  404760:	cbz	x8, 404770 <ferror@plt+0x1ea0>
  404764:	ldr	x8, [sp, #80]
  404768:	mov	w9, #0x0                   	// #0
  40476c:	strb	w9, [x8]
  404770:	ldr	x0, [sp, #72]
  404774:	bl	4023a0 <fclose@plt>
  404778:	add	x8, sp, #0x60
  40477c:	mov	x0, x8
  404780:	add	x1, sp, #0x58
  404784:	mov	w9, wzr
  404788:	mov	w2, w9
  40478c:	bl	402600 <strtol@plt>
  404790:	str	x0, [sp, #64]
  404794:	ldr	x8, [sp, #88]
  404798:	ldrb	w9, [x8]
  40479c:	cbnz	w9, 4047b0 <ferror@plt+0x1ee0>
  4047a0:	ldr	x8, [sp, #88]
  4047a4:	add	x9, sp, #0x60
  4047a8:	cmp	x9, x8
  4047ac:	b.ne	4047d0 <ferror@plt+0x1f00>  // b.any
  4047b0:	ldr	x8, [sp, #40]
  4047b4:	ldr	x0, [x8]
  4047b8:	adrp	x1, 410000 <ferror@plt+0xd730>
  4047bc:	add	x1, x1, #0xa12
  4047c0:	add	x2, sp, #0x60
  4047c4:	sub	x3, x29, #0xa0
  4047c8:	bl	402890 <fprintf@plt>
  4047cc:	b	404854 <ferror@plt+0x1f84>
  4047d0:	ldr	x8, [sp, #64]
  4047d4:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4047d8:	cmp	x8, x9
  4047dc:	b.eq	4047f0 <ferror@plt+0x1f20>  // b.none
  4047e0:	ldr	x8, [sp, #64]
  4047e4:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  4047e8:	cmp	x8, x9
  4047ec:	b.ne	40483c <ferror@plt+0x1f6c>  // b.any
  4047f0:	bl	402840 <__errno_location@plt>
  4047f4:	ldr	w8, [x0]
  4047f8:	cmp	w8, #0x22
  4047fc:	b.ne	40483c <ferror@plt+0x1f6c>  // b.any
  404800:	ldr	x8, [sp, #40]
  404804:	ldr	x0, [x8]
  404808:	str	x0, [sp, #16]
  40480c:	bl	402840 <__errno_location@plt>
  404810:	ldr	w0, [x0]
  404814:	bl	402550 <strerror@plt>
  404818:	ldr	x8, [sp, #16]
  40481c:	str	x0, [sp, #8]
  404820:	mov	x0, x8
  404824:	adrp	x1, 410000 <ferror@plt+0xd730>
  404828:	add	x1, x1, #0xa39
  40482c:	sub	x2, x29, #0xa0
  404830:	ldr	x3, [sp, #8]
  404834:	bl	402890 <fprintf@plt>
  404838:	b	404854 <ferror@plt+0x1f84>
  40483c:	ldr	x8, [sp, #64]
  404840:	ldr	x9, [sp, #48]
  404844:	ldr	x10, [x9]
  404848:	str	x8, [x10]
  40484c:	stur	wzr, [x29, #-4]
  404850:	b	404874 <ferror@plt+0x1fa4>
  404854:	ldr	x8, [sp, #40]
  404858:	ldr	x0, [x8]
  40485c:	adrp	x1, 410000 <ferror@plt+0xd730>
  404860:	add	x1, x1, #0xa47
  404864:	sub	x2, x29, #0xa0
  404868:	bl	402890 <fprintf@plt>
  40486c:	mov	w9, #0xffffffff            	// #-1
  404870:	stur	w9, [x29, #-4]
  404874:	ldur	w0, [x29, #-4]
  404878:	ldr	x28, [sp, #352]
  40487c:	ldp	x29, x30, [sp, #336]
  404880:	add	sp, sp, #0x170
  404884:	ret
  404888:	sub	sp, sp, #0x10
  40488c:	strb	w0, [sp, #11]
  404890:	ldrb	w8, [sp, #11]
  404894:	cmp	w8, #0x41
  404898:	b.lt	4048bc <ferror@plt+0x1fec>  // b.tstop
  40489c:	ldrb	w8, [sp, #11]
  4048a0:	cmp	w8, #0x46
  4048a4:	b.gt	4048bc <ferror@plt+0x1fec>
  4048a8:	ldrb	w8, [sp, #11]
  4048ac:	subs	w8, w8, #0x41
  4048b0:	add	w8, w8, #0xa
  4048b4:	str	w8, [sp, #12]
  4048b8:	b	404918 <ferror@plt+0x2048>
  4048bc:	ldrb	w8, [sp, #11]
  4048c0:	cmp	w8, #0x61
  4048c4:	b.lt	4048e8 <ferror@plt+0x2018>  // b.tstop
  4048c8:	ldrb	w8, [sp, #11]
  4048cc:	cmp	w8, #0x66
  4048d0:	b.gt	4048e8 <ferror@plt+0x2018>
  4048d4:	ldrb	w8, [sp, #11]
  4048d8:	subs	w8, w8, #0x61
  4048dc:	add	w8, w8, #0xa
  4048e0:	str	w8, [sp, #12]
  4048e4:	b	404918 <ferror@plt+0x2048>
  4048e8:	ldrb	w8, [sp, #11]
  4048ec:	cmp	w8, #0x30
  4048f0:	b.lt	404910 <ferror@plt+0x2040>  // b.tstop
  4048f4:	ldrb	w8, [sp, #11]
  4048f8:	cmp	w8, #0x39
  4048fc:	b.gt	404910 <ferror@plt+0x2040>
  404900:	ldrb	w8, [sp, #11]
  404904:	subs	w8, w8, #0x30
  404908:	str	w8, [sp, #12]
  40490c:	b	404918 <ferror@plt+0x2048>
  404910:	mov	w8, #0xffffffff            	// #-1
  404914:	str	w8, [sp, #12]
  404918:	ldr	w0, [sp, #12]
  40491c:	add	sp, sp, #0x10
  404920:	ret
  404924:	sub	sp, sp, #0x40
  404928:	stp	x29, x30, [sp, #48]
  40492c:	add	x29, sp, #0x30
  404930:	stur	x0, [x29, #-16]
  404934:	str	x1, [sp, #24]
  404938:	str	w2, [sp, #20]
  40493c:	ldr	x8, [sp, #24]
  404940:	cbz	x8, 404950 <ferror@plt+0x2080>
  404944:	ldr	x8, [sp, #24]
  404948:	ldrb	w9, [x8]
  40494c:	cbnz	w9, 40495c <ferror@plt+0x208c>
  404950:	mov	w8, #0xffffffff            	// #-1
  404954:	stur	w8, [x29, #-4]
  404958:	b	404a18 <ferror@plt+0x2148>
  40495c:	ldr	x0, [sp, #24]
  404960:	ldr	w2, [sp, #20]
  404964:	mov	x1, sp
  404968:	bl	402600 <strtol@plt>
  40496c:	str	x0, [sp, #8]
  404970:	ldr	x8, [sp]
  404974:	cbz	x8, 404994 <ferror@plt+0x20c4>
  404978:	ldr	x8, [sp]
  40497c:	ldr	x9, [sp, #24]
  404980:	cmp	x8, x9
  404984:	b.eq	404994 <ferror@plt+0x20c4>  // b.none
  404988:	ldr	x8, [sp]
  40498c:	ldrb	w9, [x8]
  404990:	cbz	w9, 4049a0 <ferror@plt+0x20d0>
  404994:	mov	w8, #0xffffffff            	// #-1
  404998:	stur	w8, [x29, #-4]
  40499c:	b	404a18 <ferror@plt+0x2148>
  4049a0:	ldr	x8, [sp, #8]
  4049a4:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4049a8:	cmp	x8, x9
  4049ac:	b.eq	4049c0 <ferror@plt+0x20f0>  // b.none
  4049b0:	ldr	x8, [sp, #8]
  4049b4:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  4049b8:	cmp	x8, x9
  4049bc:	b.ne	4049dc <ferror@plt+0x210c>  // b.any
  4049c0:	bl	402840 <__errno_location@plt>
  4049c4:	ldr	w8, [x0]
  4049c8:	cmp	w8, #0x22
  4049cc:	b.ne	4049dc <ferror@plt+0x210c>  // b.any
  4049d0:	mov	w8, #0xffffffff            	// #-1
  4049d4:	stur	w8, [x29, #-4]
  4049d8:	b	404a18 <ferror@plt+0x2148>
  4049dc:	ldr	x8, [sp, #8]
  4049e0:	mov	x9, #0xffffffff80000000    	// #-2147483648
  4049e4:	cmp	x8, x9
  4049e8:	b.lt	4049fc <ferror@plt+0x212c>  // b.tstop
  4049ec:	ldr	x8, [sp, #8]
  4049f0:	mov	x9, #0x7fffffff            	// #2147483647
  4049f4:	cmp	x8, x9
  4049f8:	b.le	404a08 <ferror@plt+0x2138>
  4049fc:	mov	w8, #0xffffffff            	// #-1
  404a00:	stur	w8, [x29, #-4]
  404a04:	b	404a18 <ferror@plt+0x2148>
  404a08:	ldr	x8, [sp, #8]
  404a0c:	ldur	x9, [x29, #-16]
  404a10:	str	w8, [x9]
  404a14:	stur	wzr, [x29, #-4]
  404a18:	ldur	w0, [x29, #-4]
  404a1c:	ldp	x29, x30, [sp, #48]
  404a20:	add	sp, sp, #0x40
  404a24:	ret
  404a28:	sub	sp, sp, #0x30
  404a2c:	stp	x29, x30, [sp, #32]
  404a30:	add	x29, sp, #0x20
  404a34:	stur	w0, [x29, #-8]
  404a38:	stur	wzr, [x29, #-12]
  404a3c:	ldur	w0, [x29, #-8]
  404a40:	bl	4022e0 <ntohl@plt>
  404a44:	str	w0, [sp, #16]
  404a48:	ldr	w8, [sp, #16]
  404a4c:	mvn	w8, w8
  404a50:	str	w8, [sp, #12]
  404a54:	ldr	w8, [sp, #12]
  404a58:	ldr	w9, [sp, #12]
  404a5c:	add	w9, w9, #0x1
  404a60:	and	w8, w8, w9
  404a64:	cbz	w8, 404a74 <ferror@plt+0x21a4>
  404a68:	mov	w8, #0xffffffff            	// #-1
  404a6c:	stur	w8, [x29, #-4]
  404a70:	b	404aa0 <ferror@plt+0x21d0>
  404a74:	ldr	w8, [sp, #16]
  404a78:	cbz	w8, 404a98 <ferror@plt+0x21c8>
  404a7c:	ldur	w8, [x29, #-12]
  404a80:	add	w8, w8, #0x1
  404a84:	stur	w8, [x29, #-12]
  404a88:	ldr	w8, [sp, #16]
  404a8c:	lsl	w8, w8, #1
  404a90:	str	w8, [sp, #16]
  404a94:	b	404a74 <ferror@plt+0x21a4>
  404a98:	ldur	w8, [x29, #-12]
  404a9c:	stur	w8, [x29, #-4]
  404aa0:	ldur	w0, [x29, #-4]
  404aa4:	ldp	x29, x30, [sp, #32]
  404aa8:	add	sp, sp, #0x30
  404aac:	ret
  404ab0:	sub	sp, sp, #0x40
  404ab4:	stp	x29, x30, [sp, #48]
  404ab8:	add	x29, sp, #0x30
  404abc:	stur	x0, [x29, #-16]
  404ac0:	str	x1, [sp, #24]
  404ac4:	str	w2, [sp, #20]
  404ac8:	ldr	x8, [sp, #24]
  404acc:	cbz	x8, 404adc <ferror@plt+0x220c>
  404ad0:	ldr	x8, [sp, #24]
  404ad4:	ldrb	w9, [x8]
  404ad8:	cbnz	w9, 404ae8 <ferror@plt+0x2218>
  404adc:	mov	w8, #0xffffffff            	// #-1
  404ae0:	stur	w8, [x29, #-4]
  404ae4:	b	404b84 <ferror@plt+0x22b4>
  404ae8:	ldr	x0, [sp, #24]
  404aec:	ldr	w2, [sp, #20]
  404af0:	mov	x1, sp
  404af4:	bl	402200 <strtoul@plt>
  404af8:	str	x0, [sp, #8]
  404afc:	ldr	x8, [sp]
  404b00:	cbz	x8, 404b20 <ferror@plt+0x2250>
  404b04:	ldr	x8, [sp]
  404b08:	ldr	x9, [sp, #24]
  404b0c:	cmp	x8, x9
  404b10:	b.eq	404b20 <ferror@plt+0x2250>  // b.none
  404b14:	ldr	x8, [sp]
  404b18:	ldrb	w9, [x8]
  404b1c:	cbz	w9, 404b2c <ferror@plt+0x225c>
  404b20:	mov	w8, #0xffffffff            	// #-1
  404b24:	stur	w8, [x29, #-4]
  404b28:	b	404b84 <ferror@plt+0x22b4>
  404b2c:	ldr	x8, [sp, #8]
  404b30:	mov	x9, #0xffffffffffffffff    	// #-1
  404b34:	cmp	x8, x9
  404b38:	b.ne	404b58 <ferror@plt+0x2288>  // b.any
  404b3c:	bl	402840 <__errno_location@plt>
  404b40:	ldr	w8, [x0]
  404b44:	cmp	w8, #0x22
  404b48:	b.ne	404b58 <ferror@plt+0x2288>  // b.any
  404b4c:	mov	w8, #0xffffffff            	// #-1
  404b50:	stur	w8, [x29, #-4]
  404b54:	b	404b84 <ferror@plt+0x22b4>
  404b58:	ldr	x8, [sp, #8]
  404b5c:	mov	x9, #0xffffffff            	// #4294967295
  404b60:	cmp	x8, x9
  404b64:	b.ls	404b74 <ferror@plt+0x22a4>  // b.plast
  404b68:	mov	w8, #0xffffffff            	// #-1
  404b6c:	stur	w8, [x29, #-4]
  404b70:	b	404b84 <ferror@plt+0x22b4>
  404b74:	ldr	x8, [sp, #8]
  404b78:	ldur	x9, [x29, #-16]
  404b7c:	str	w8, [x9]
  404b80:	stur	wzr, [x29, #-4]
  404b84:	ldur	w0, [x29, #-4]
  404b88:	ldp	x29, x30, [sp, #48]
  404b8c:	add	sp, sp, #0x40
  404b90:	ret
  404b94:	sub	sp, sp, #0x50
  404b98:	stp	x29, x30, [sp, #64]
  404b9c:	add	x29, sp, #0x40
  404ba0:	stur	x0, [x29, #-16]
  404ba4:	stur	x1, [x29, #-24]
  404ba8:	str	x2, [sp, #32]
  404bac:	ldur	x0, [x29, #-24]
  404bb0:	mov	w1, #0x2e                  	// #46
  404bb4:	bl	4026b0 <strchr@plt>
  404bb8:	cbz	x0, 404c70 <ferror@plt+0x23a0>
  404bbc:	b	404bc0 <ferror@plt+0x22f0>
  404bc0:	ldur	x0, [x29, #-24]
  404bc4:	add	x1, sp, #0x8
  404bc8:	bl	4022a0 <strtod@plt>
  404bcc:	str	d0, [sp, #24]
  404bd0:	ldr	d0, [sp, #24]
  404bd4:	fcmp	d0, #0.0
  404bd8:	b.pl	404bec <ferror@plt+0x231c>  // b.nfrst
  404bdc:	b	404be0 <ferror@plt+0x2310>
  404be0:	mov	w8, #0xffffffff            	// #-1
  404be4:	stur	w8, [x29, #-4]
  404be8:	b	404e4c <ferror@plt+0x257c>
  404bec:	ldr	x8, [sp, #8]
  404bf0:	cbz	x8, 404c0c <ferror@plt+0x233c>
  404bf4:	b	404bf8 <ferror@plt+0x2328>
  404bf8:	ldr	x8, [sp, #8]
  404bfc:	ldur	x9, [x29, #-24]
  404c00:	subs	x8, x8, x9
  404c04:	b.ne	404c18 <ferror@plt+0x2348>  // b.any
  404c08:	b	404c0c <ferror@plt+0x233c>
  404c0c:	mov	w8, #0xffffffff            	// #-1
  404c10:	stur	w8, [x29, #-4]
  404c14:	b	404e4c <ferror@plt+0x257c>
  404c18:	ldr	d0, [sp, #24]
  404c1c:	mov	x8, #0x7ff0000000000000    	// #9218868437227405312
  404c20:	fmov	d1, x8
  404c24:	fcmp	d0, d1
  404c28:	b.eq	404c4c <ferror@plt+0x237c>  // b.none
  404c2c:	b	404c30 <ferror@plt+0x2360>
  404c30:	ldr	d0, [sp, #24]
  404c34:	bl	40fdf8 <ferror@plt+0xd528>
  404c38:	adrp	x8, 410000 <ferror@plt+0xd730>
  404c3c:	ldr	q1, [x8, #2160]
  404c40:	bl	40fcf0 <ferror@plt+0xd420>
  404c44:	cbnz	w0, 404c6c <ferror@plt+0x239c>
  404c48:	b	404c4c <ferror@plt+0x237c>
  404c4c:	bl	402840 <__errno_location@plt>
  404c50:	ldr	w8, [x0]
  404c54:	subs	w8, w8, #0x22
  404c58:	b.ne	404c6c <ferror@plt+0x239c>  // b.any
  404c5c:	b	404c60 <ferror@plt+0x2390>
  404c60:	mov	w8, #0xffffffff            	// #-1
  404c64:	stur	w8, [x29, #-4]
  404c68:	b	404e4c <ferror@plt+0x257c>
  404c6c:	b	404cf0 <ferror@plt+0x2420>
  404c70:	ldur	x0, [x29, #-24]
  404c74:	add	x1, sp, #0x8
  404c78:	mov	w2, wzr
  404c7c:	bl	402200 <strtoul@plt>
  404c80:	str	x0, [sp, #16]
  404c84:	ldr	x8, [sp, #8]
  404c88:	cbz	x8, 404ca4 <ferror@plt+0x23d4>
  404c8c:	b	404c90 <ferror@plt+0x23c0>
  404c90:	ldr	x8, [sp, #8]
  404c94:	ldur	x9, [x29, #-24]
  404c98:	subs	x8, x8, x9
  404c9c:	b.ne	404cb0 <ferror@plt+0x23e0>  // b.any
  404ca0:	b	404ca4 <ferror@plt+0x23d4>
  404ca4:	mov	w8, #0xffffffff            	// #-1
  404ca8:	stur	w8, [x29, #-4]
  404cac:	b	404e4c <ferror@plt+0x257c>
  404cb0:	ldr	x8, [sp, #16]
  404cb4:	adds	x8, x8, #0x1
  404cb8:	b.ne	404ce0 <ferror@plt+0x2410>  // b.any
  404cbc:	b	404cc0 <ferror@plt+0x23f0>
  404cc0:	bl	402840 <__errno_location@plt>
  404cc4:	ldr	w8, [x0]
  404cc8:	subs	w8, w8, #0x22
  404ccc:	b.ne	404ce0 <ferror@plt+0x2410>  // b.any
  404cd0:	b	404cd4 <ferror@plt+0x2404>
  404cd4:	mov	w8, #0xffffffff            	// #-1
  404cd8:	stur	w8, [x29, #-4]
  404cdc:	b	404e4c <ferror@plt+0x257c>
  404ce0:	ldr	d0, [sp, #16]
  404ce4:	ucvtf	d0, d0
  404ce8:	str	d0, [sp, #24]
  404cec:	b	404cf0 <ferror@plt+0x2420>
  404cf0:	ldr	x8, [sp, #8]
  404cf4:	ldur	x9, [x29, #-24]
  404cf8:	subs	x8, x8, x9
  404cfc:	b.ne	404d10 <ferror@plt+0x2440>  // b.any
  404d00:	b	404d04 <ferror@plt+0x2434>
  404d04:	mov	w8, #0xffffffff            	// #-1
  404d08:	stur	w8, [x29, #-4]
  404d0c:	b	404e4c <ferror@plt+0x257c>
  404d10:	ldr	x8, [sp, #32]
  404d14:	mov	w9, #0x1                   	// #1
  404d18:	str	w9, [x8]
  404d1c:	ldr	x8, [sp, #8]
  404d20:	ldrb	w9, [x8]
  404d24:	cbz	w9, 404dfc <ferror@plt+0x252c>
  404d28:	b	404d2c <ferror@plt+0x245c>
  404d2c:	ldr	x8, [sp, #32]
  404d30:	mov	w9, wzr
  404d34:	str	w9, [x8]
  404d38:	ldr	x0, [sp, #8]
  404d3c:	adrp	x1, 410000 <ferror@plt+0xd730>
  404d40:	add	x1, x1, #0xa45
  404d44:	bl	4024f0 <strcasecmp@plt>
  404d48:	cbz	w0, 404d80 <ferror@plt+0x24b0>
  404d4c:	b	404d50 <ferror@plt+0x2480>
  404d50:	ldr	x0, [sp, #8]
  404d54:	adrp	x1, 410000 <ferror@plt+0xd730>
  404d58:	add	x1, x1, #0xa5c
  404d5c:	bl	4024f0 <strcasecmp@plt>
  404d60:	cbz	w0, 404d80 <ferror@plt+0x24b0>
  404d64:	b	404d68 <ferror@plt+0x2498>
  404d68:	ldr	x0, [sp, #8]
  404d6c:	adrp	x1, 410000 <ferror@plt+0xd730>
  404d70:	add	x1, x1, #0xa61
  404d74:	bl	4024f0 <strcasecmp@plt>
  404d78:	cbnz	w0, 404d9c <ferror@plt+0x24cc>
  404d7c:	b	404d80 <ferror@plt+0x24b0>
  404d80:	ldr	d0, [sp, #24]
  404d84:	mov	x8, #0x400000000000        	// #70368744177664
  404d88:	movk	x8, #0x408f, lsl #48
  404d8c:	fmov	d1, x8
  404d90:	fmul	d0, d0, d1
  404d94:	str	d0, [sp, #24]
  404d98:	b	404df8 <ferror@plt+0x2528>
  404d9c:	ldr	x0, [sp, #8]
  404da0:	adrp	x1, 410000 <ferror@plt+0xd730>
  404da4:	add	x1, x1, #0xde6
  404da8:	bl	4024f0 <strcasecmp@plt>
  404dac:	cbz	w0, 404de4 <ferror@plt+0x2514>
  404db0:	b	404db4 <ferror@plt+0x24e4>
  404db4:	ldr	x0, [sp, #8]
  404db8:	adrp	x1, 410000 <ferror@plt+0xd730>
  404dbc:	add	x1, x1, #0xa5b
  404dc0:	bl	4024f0 <strcasecmp@plt>
  404dc4:	cbz	w0, 404de4 <ferror@plt+0x2514>
  404dc8:	b	404dcc <ferror@plt+0x24fc>
  404dcc:	ldr	x0, [sp, #8]
  404dd0:	adrp	x1, 410000 <ferror@plt+0xd730>
  404dd4:	add	x1, x1, #0xa60
  404dd8:	bl	4024f0 <strcasecmp@plt>
  404ddc:	cbnz	w0, 404de8 <ferror@plt+0x2518>
  404de0:	b	404de4 <ferror@plt+0x2514>
  404de4:	b	404df4 <ferror@plt+0x2524>
  404de8:	mov	w8, #0xffffffff            	// #-1
  404dec:	stur	w8, [x29, #-4]
  404df0:	b	404e4c <ferror@plt+0x257c>
  404df4:	b	404df8 <ferror@plt+0x2528>
  404df8:	b	404dfc <ferror@plt+0x252c>
  404dfc:	ldr	d0, [sp, #24]
  404e00:	fcvtzu	w8, d0
  404e04:	ldur	x9, [x29, #-16]
  404e08:	str	w8, [x9]
  404e0c:	ldur	x9, [x29, #-16]
  404e10:	ldr	s1, [x9]
  404e14:	mov	v0.16b, v1.16b
  404e18:	ucvtf	d0, d0
  404e1c:	ldr	d2, [sp, #24]
  404e20:	fcmp	d0, d2
  404e24:	b.pl	404e40 <ferror@plt+0x2570>  // b.nfrst
  404e28:	b	404e2c <ferror@plt+0x255c>
  404e2c:	ldur	x8, [x29, #-16]
  404e30:	ldr	w9, [x8]
  404e34:	add	w9, w9, #0x1
  404e38:	str	w9, [x8]
  404e3c:	b	404e40 <ferror@plt+0x2570>
  404e40:	mov	w8, wzr
  404e44:	stur	w8, [x29, #-4]
  404e48:	b	404e4c <ferror@plt+0x257c>
  404e4c:	ldur	w0, [x29, #-4]
  404e50:	ldp	x29, x30, [sp, #64]
  404e54:	add	sp, sp, #0x50
  404e58:	ret
  404e5c:	sub	sp, sp, #0x40
  404e60:	stp	x29, x30, [sp, #48]
  404e64:	add	x29, sp, #0x30
  404e68:	stur	x0, [x29, #-16]
  404e6c:	str	x1, [sp, #24]
  404e70:	str	w2, [sp, #20]
  404e74:	ldr	x8, [sp, #24]
  404e78:	cbz	x8, 404e88 <ferror@plt+0x25b8>
  404e7c:	ldr	x8, [sp, #24]
  404e80:	ldrb	w9, [x8]
  404e84:	cbnz	w9, 404e94 <ferror@plt+0x25c4>
  404e88:	mov	w8, #0xffffffff            	// #-1
  404e8c:	stur	w8, [x29, #-4]
  404e90:	b	404f30 <ferror@plt+0x2660>
  404e94:	ldr	x0, [sp, #24]
  404e98:	ldr	w2, [sp, #20]
  404e9c:	mov	x1, sp
  404ea0:	bl	4026c0 <strtoull@plt>
  404ea4:	str	x0, [sp, #8]
  404ea8:	ldr	x8, [sp]
  404eac:	cbz	x8, 404ecc <ferror@plt+0x25fc>
  404eb0:	ldr	x8, [sp]
  404eb4:	ldr	x9, [sp, #24]
  404eb8:	cmp	x8, x9
  404ebc:	b.eq	404ecc <ferror@plt+0x25fc>  // b.none
  404ec0:	ldr	x8, [sp]
  404ec4:	ldrb	w9, [x8]
  404ec8:	cbz	w9, 404ed8 <ferror@plt+0x2608>
  404ecc:	mov	w8, #0xffffffff            	// #-1
  404ed0:	stur	w8, [x29, #-4]
  404ed4:	b	404f30 <ferror@plt+0x2660>
  404ed8:	ldr	x8, [sp, #8]
  404edc:	mov	x9, #0xffffffffffffffff    	// #-1
  404ee0:	cmp	x8, x9
  404ee4:	b.ne	404f04 <ferror@plt+0x2634>  // b.any
  404ee8:	bl	402840 <__errno_location@plt>
  404eec:	ldr	w8, [x0]
  404ef0:	cmp	w8, #0x22
  404ef4:	b.ne	404f04 <ferror@plt+0x2634>  // b.any
  404ef8:	mov	w8, #0xffffffff            	// #-1
  404efc:	stur	w8, [x29, #-4]
  404f00:	b	404f30 <ferror@plt+0x2660>
  404f04:	ldr	x8, [sp, #8]
  404f08:	mov	x9, #0xffffffffffffffff    	// #-1
  404f0c:	cmp	x8, x9
  404f10:	b.ls	404f20 <ferror@plt+0x2650>  // b.plast
  404f14:	mov	w8, #0xffffffff            	// #-1
  404f18:	stur	w8, [x29, #-4]
  404f1c:	b	404f30 <ferror@plt+0x2660>
  404f20:	ldr	x8, [sp, #8]
  404f24:	ldur	x9, [x29, #-16]
  404f28:	str	x8, [x9]
  404f2c:	stur	wzr, [x29, #-4]
  404f30:	ldur	w0, [x29, #-4]
  404f34:	ldp	x29, x30, [sp, #48]
  404f38:	add	sp, sp, #0x40
  404f3c:	ret
  404f40:	sub	sp, sp, #0x40
  404f44:	stp	x29, x30, [sp, #48]
  404f48:	add	x29, sp, #0x30
  404f4c:	stur	x0, [x29, #-16]
  404f50:	str	x1, [sp, #24]
  404f54:	str	w2, [sp, #20]
  404f58:	ldr	x8, [sp, #24]
  404f5c:	cbz	x8, 404f6c <ferror@plt+0x269c>
  404f60:	ldr	x8, [sp, #24]
  404f64:	ldrb	w9, [x8]
  404f68:	cbnz	w9, 404f78 <ferror@plt+0x26a8>
  404f6c:	mov	w8, #0xffffffff            	// #-1
  404f70:	stur	w8, [x29, #-4]
  404f74:	b	405014 <ferror@plt+0x2744>
  404f78:	ldr	x0, [sp, #24]
  404f7c:	ldr	w2, [sp, #20]
  404f80:	mov	x1, sp
  404f84:	bl	402200 <strtoul@plt>
  404f88:	str	x0, [sp, #8]
  404f8c:	ldr	x8, [sp]
  404f90:	cbz	x8, 404fb0 <ferror@plt+0x26e0>
  404f94:	ldr	x8, [sp]
  404f98:	ldr	x9, [sp, #24]
  404f9c:	cmp	x8, x9
  404fa0:	b.eq	404fb0 <ferror@plt+0x26e0>  // b.none
  404fa4:	ldr	x8, [sp]
  404fa8:	ldrb	w9, [x8]
  404fac:	cbz	w9, 404fbc <ferror@plt+0x26ec>
  404fb0:	mov	w8, #0xffffffff            	// #-1
  404fb4:	stur	w8, [x29, #-4]
  404fb8:	b	405014 <ferror@plt+0x2744>
  404fbc:	ldr	x8, [sp, #8]
  404fc0:	mov	x9, #0xffffffffffffffff    	// #-1
  404fc4:	cmp	x8, x9
  404fc8:	b.ne	404fe8 <ferror@plt+0x2718>  // b.any
  404fcc:	bl	402840 <__errno_location@plt>
  404fd0:	ldr	w8, [x0]
  404fd4:	cmp	w8, #0x22
  404fd8:	b.ne	404fe8 <ferror@plt+0x2718>  // b.any
  404fdc:	mov	w8, #0xffffffff            	// #-1
  404fe0:	stur	w8, [x29, #-4]
  404fe4:	b	405014 <ferror@plt+0x2744>
  404fe8:	ldr	x8, [sp, #8]
  404fec:	mov	x9, #0xffffffff            	// #4294967295
  404ff0:	cmp	x8, x9
  404ff4:	b.ls	405004 <ferror@plt+0x2734>  // b.plast
  404ff8:	mov	w8, #0xffffffff            	// #-1
  404ffc:	stur	w8, [x29, #-4]
  405000:	b	405014 <ferror@plt+0x2744>
  405004:	ldr	x8, [sp, #8]
  405008:	ldur	x9, [x29, #-16]
  40500c:	str	w8, [x9]
  405010:	stur	wzr, [x29, #-4]
  405014:	ldur	w0, [x29, #-4]
  405018:	ldp	x29, x30, [sp, #48]
  40501c:	add	sp, sp, #0x40
  405020:	ret
  405024:	sub	sp, sp, #0x40
  405028:	stp	x29, x30, [sp, #48]
  40502c:	add	x29, sp, #0x30
  405030:	stur	x0, [x29, #-16]
  405034:	str	x1, [sp, #24]
  405038:	str	w2, [sp, #20]
  40503c:	ldr	x8, [sp, #24]
  405040:	cbz	x8, 405050 <ferror@plt+0x2780>
  405044:	ldr	x8, [sp, #24]
  405048:	ldrb	w9, [x8]
  40504c:	cbnz	w9, 40505c <ferror@plt+0x278c>
  405050:	mov	w8, #0xffffffff            	// #-1
  405054:	stur	w8, [x29, #-4]
  405058:	b	4050f8 <ferror@plt+0x2828>
  40505c:	ldr	x0, [sp, #24]
  405060:	ldr	w2, [sp, #20]
  405064:	mov	x1, sp
  405068:	bl	402200 <strtoul@plt>
  40506c:	str	x0, [sp, #8]
  405070:	ldr	x8, [sp]
  405074:	cbz	x8, 405094 <ferror@plt+0x27c4>
  405078:	ldr	x8, [sp]
  40507c:	ldr	x9, [sp, #24]
  405080:	cmp	x8, x9
  405084:	b.eq	405094 <ferror@plt+0x27c4>  // b.none
  405088:	ldr	x8, [sp]
  40508c:	ldrb	w9, [x8]
  405090:	cbz	w9, 4050a0 <ferror@plt+0x27d0>
  405094:	mov	w8, #0xffffffff            	// #-1
  405098:	stur	w8, [x29, #-4]
  40509c:	b	4050f8 <ferror@plt+0x2828>
  4050a0:	ldr	x8, [sp, #8]
  4050a4:	mov	x9, #0xffffffffffffffff    	// #-1
  4050a8:	cmp	x8, x9
  4050ac:	b.ne	4050cc <ferror@plt+0x27fc>  // b.any
  4050b0:	bl	402840 <__errno_location@plt>
  4050b4:	ldr	w8, [x0]
  4050b8:	cmp	w8, #0x22
  4050bc:	b.ne	4050cc <ferror@plt+0x27fc>  // b.any
  4050c0:	mov	w8, #0xffffffff            	// #-1
  4050c4:	stur	w8, [x29, #-4]
  4050c8:	b	4050f8 <ferror@plt+0x2828>
  4050cc:	ldr	x8, [sp, #8]
  4050d0:	mov	x9, #0xffff                	// #65535
  4050d4:	cmp	x8, x9
  4050d8:	b.ls	4050e8 <ferror@plt+0x2818>  // b.plast
  4050dc:	mov	w8, #0xffffffff            	// #-1
  4050e0:	stur	w8, [x29, #-4]
  4050e4:	b	4050f8 <ferror@plt+0x2828>
  4050e8:	ldr	x8, [sp, #8]
  4050ec:	ldur	x9, [x29, #-16]
  4050f0:	strh	w8, [x9]
  4050f4:	stur	wzr, [x29, #-4]
  4050f8:	ldur	w0, [x29, #-4]
  4050fc:	ldp	x29, x30, [sp, #48]
  405100:	add	sp, sp, #0x40
  405104:	ret
  405108:	sub	sp, sp, #0x40
  40510c:	stp	x29, x30, [sp, #48]
  405110:	add	x29, sp, #0x30
  405114:	stur	x0, [x29, #-16]
  405118:	str	x1, [sp, #24]
  40511c:	str	w2, [sp, #20]
  405120:	ldr	x8, [sp, #24]
  405124:	cbz	x8, 405134 <ferror@plt+0x2864>
  405128:	ldr	x8, [sp, #24]
  40512c:	ldrb	w9, [x8]
  405130:	cbnz	w9, 405140 <ferror@plt+0x2870>
  405134:	mov	w8, #0xffffffff            	// #-1
  405138:	stur	w8, [x29, #-4]
  40513c:	b	4051d8 <ferror@plt+0x2908>
  405140:	ldr	x0, [sp, #24]
  405144:	ldr	w2, [sp, #20]
  405148:	mov	x1, sp
  40514c:	bl	402200 <strtoul@plt>
  405150:	str	x0, [sp, #8]
  405154:	ldr	x8, [sp]
  405158:	cbz	x8, 405178 <ferror@plt+0x28a8>
  40515c:	ldr	x8, [sp]
  405160:	ldr	x9, [sp, #24]
  405164:	cmp	x8, x9
  405168:	b.eq	405178 <ferror@plt+0x28a8>  // b.none
  40516c:	ldr	x8, [sp]
  405170:	ldrb	w9, [x8]
  405174:	cbz	w9, 405184 <ferror@plt+0x28b4>
  405178:	mov	w8, #0xffffffff            	// #-1
  40517c:	stur	w8, [x29, #-4]
  405180:	b	4051d8 <ferror@plt+0x2908>
  405184:	ldr	x8, [sp, #8]
  405188:	mov	x9, #0xffffffffffffffff    	// #-1
  40518c:	cmp	x8, x9
  405190:	b.ne	4051b0 <ferror@plt+0x28e0>  // b.any
  405194:	bl	402840 <__errno_location@plt>
  405198:	ldr	w8, [x0]
  40519c:	cmp	w8, #0x22
  4051a0:	b.ne	4051b0 <ferror@plt+0x28e0>  // b.any
  4051a4:	mov	w8, #0xffffffff            	// #-1
  4051a8:	stur	w8, [x29, #-4]
  4051ac:	b	4051d8 <ferror@plt+0x2908>
  4051b0:	ldr	x8, [sp, #8]
  4051b4:	cmp	x8, #0xff
  4051b8:	b.ls	4051c8 <ferror@plt+0x28f8>  // b.plast
  4051bc:	mov	w8, #0xffffffff            	// #-1
  4051c0:	stur	w8, [x29, #-4]
  4051c4:	b	4051d8 <ferror@plt+0x2908>
  4051c8:	ldr	x8, [sp, #8]
  4051cc:	ldur	x9, [x29, #-16]
  4051d0:	strb	w8, [x9]
  4051d4:	stur	wzr, [x29, #-4]
  4051d8:	ldur	w0, [x29, #-4]
  4051dc:	ldp	x29, x30, [sp, #48]
  4051e0:	add	sp, sp, #0x40
  4051e4:	ret
  4051e8:	sub	sp, sp, #0x40
  4051ec:	stp	x29, x30, [sp, #48]
  4051f0:	add	x29, sp, #0x30
  4051f4:	stur	x0, [x29, #-16]
  4051f8:	str	x1, [sp, #24]
  4051fc:	str	w2, [sp, #20]
  405200:	bl	402840 <__errno_location@plt>
  405204:	str	wzr, [x0]
  405208:	ldr	x8, [sp, #24]
  40520c:	cbz	x8, 40521c <ferror@plt+0x294c>
  405210:	ldr	x8, [sp, #24]
  405214:	ldrb	w9, [x8]
  405218:	cbnz	w9, 405228 <ferror@plt+0x2958>
  40521c:	mov	w8, #0xffffffff            	// #-1
  405220:	stur	w8, [x29, #-4]
  405224:	b	4052e4 <ferror@plt+0x2a14>
  405228:	ldr	x0, [sp, #24]
  40522c:	ldr	w2, [sp, #20]
  405230:	mov	x1, sp
  405234:	bl	402280 <strtoll@plt>
  405238:	str	x0, [sp, #8]
  40523c:	ldr	x8, [sp]
  405240:	cbz	x8, 405260 <ferror@plt+0x2990>
  405244:	ldr	x8, [sp]
  405248:	ldr	x9, [sp, #24]
  40524c:	cmp	x8, x9
  405250:	b.eq	405260 <ferror@plt+0x2990>  // b.none
  405254:	ldr	x8, [sp]
  405258:	ldrb	w9, [x8]
  40525c:	cbz	w9, 40526c <ferror@plt+0x299c>
  405260:	mov	w8, #0xffffffff            	// #-1
  405264:	stur	w8, [x29, #-4]
  405268:	b	4052e4 <ferror@plt+0x2a14>
  40526c:	ldr	x8, [sp, #8]
  405270:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  405274:	cmp	x8, x9
  405278:	b.eq	40528c <ferror@plt+0x29bc>  // b.none
  40527c:	ldr	x8, [sp, #8]
  405280:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  405284:	cmp	x8, x9
  405288:	b.ne	4052a8 <ferror@plt+0x29d8>  // b.any
  40528c:	bl	402840 <__errno_location@plt>
  405290:	ldr	w8, [x0]
  405294:	cmp	w8, #0x22
  405298:	b.ne	4052a8 <ferror@plt+0x29d8>  // b.any
  40529c:	mov	w8, #0xffffffff            	// #-1
  4052a0:	stur	w8, [x29, #-4]
  4052a4:	b	4052e4 <ferror@plt+0x2a14>
  4052a8:	ldr	x8, [sp, #8]
  4052ac:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4052b0:	cmp	x8, x9
  4052b4:	b.gt	4052c8 <ferror@plt+0x29f8>
  4052b8:	ldr	x8, [sp, #8]
  4052bc:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  4052c0:	cmp	x8, x9
  4052c4:	b.ge	4052d4 <ferror@plt+0x2a04>  // b.tcont
  4052c8:	mov	w8, #0xffffffff            	// #-1
  4052cc:	stur	w8, [x29, #-4]
  4052d0:	b	4052e4 <ferror@plt+0x2a14>
  4052d4:	ldr	x8, [sp, #8]
  4052d8:	ldur	x9, [x29, #-16]
  4052dc:	str	x8, [x9]
  4052e0:	stur	wzr, [x29, #-4]
  4052e4:	ldur	w0, [x29, #-4]
  4052e8:	ldp	x29, x30, [sp, #48]
  4052ec:	add	sp, sp, #0x40
  4052f0:	ret
  4052f4:	sub	sp, sp, #0x40
  4052f8:	stp	x29, x30, [sp, #48]
  4052fc:	add	x29, sp, #0x30
  405300:	stur	x0, [x29, #-16]
  405304:	str	x1, [sp, #24]
  405308:	str	w2, [sp, #20]
  40530c:	bl	402840 <__errno_location@plt>
  405310:	str	wzr, [x0]
  405314:	ldr	x8, [sp, #24]
  405318:	cbz	x8, 405328 <ferror@plt+0x2a58>
  40531c:	ldr	x8, [sp, #24]
  405320:	ldrb	w9, [x8]
  405324:	cbnz	w9, 405334 <ferror@plt+0x2a64>
  405328:	mov	w8, #0xffffffff            	// #-1
  40532c:	stur	w8, [x29, #-4]
  405330:	b	4053f0 <ferror@plt+0x2b20>
  405334:	ldr	x0, [sp, #24]
  405338:	ldr	w2, [sp, #20]
  40533c:	mov	x1, sp
  405340:	bl	402600 <strtol@plt>
  405344:	str	x0, [sp, #8]
  405348:	ldr	x8, [sp]
  40534c:	cbz	x8, 40536c <ferror@plt+0x2a9c>
  405350:	ldr	x8, [sp]
  405354:	ldr	x9, [sp, #24]
  405358:	cmp	x8, x9
  40535c:	b.eq	40536c <ferror@plt+0x2a9c>  // b.none
  405360:	ldr	x8, [sp]
  405364:	ldrb	w9, [x8]
  405368:	cbz	w9, 405378 <ferror@plt+0x2aa8>
  40536c:	mov	w8, #0xffffffff            	// #-1
  405370:	stur	w8, [x29, #-4]
  405374:	b	4053f0 <ferror@plt+0x2b20>
  405378:	ldr	x8, [sp, #8]
  40537c:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  405380:	cmp	x8, x9
  405384:	b.eq	405398 <ferror@plt+0x2ac8>  // b.none
  405388:	ldr	x8, [sp, #8]
  40538c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  405390:	cmp	x8, x9
  405394:	b.ne	4053b4 <ferror@plt+0x2ae4>  // b.any
  405398:	bl	402840 <__errno_location@plt>
  40539c:	ldr	w8, [x0]
  4053a0:	cmp	w8, #0x22
  4053a4:	b.ne	4053b4 <ferror@plt+0x2ae4>  // b.any
  4053a8:	mov	w8, #0xffffffff            	// #-1
  4053ac:	stur	w8, [x29, #-4]
  4053b0:	b	4053f0 <ferror@plt+0x2b20>
  4053b4:	ldr	x8, [sp, #8]
  4053b8:	mov	x9, #0x7fffffff            	// #2147483647
  4053bc:	cmp	x8, x9
  4053c0:	b.gt	4053d4 <ferror@plt+0x2b04>
  4053c4:	ldr	x8, [sp, #8]
  4053c8:	mov	x9, #0xffffffff80000000    	// #-2147483648
  4053cc:	cmp	x8, x9
  4053d0:	b.ge	4053e0 <ferror@plt+0x2b10>  // b.tcont
  4053d4:	mov	w8, #0xffffffff            	// #-1
  4053d8:	stur	w8, [x29, #-4]
  4053dc:	b	4053f0 <ferror@plt+0x2b20>
  4053e0:	ldr	x8, [sp, #8]
  4053e4:	ldur	x9, [x29, #-16]
  4053e8:	str	w8, [x9]
  4053ec:	stur	wzr, [x29, #-4]
  4053f0:	ldur	w0, [x29, #-4]
  4053f4:	ldp	x29, x30, [sp, #48]
  4053f8:	add	sp, sp, #0x40
  4053fc:	ret
  405400:	sub	sp, sp, #0x50
  405404:	stp	x29, x30, [sp, #64]
  405408:	add	x29, sp, #0x40
  40540c:	add	x8, sp, #0x20
  405410:	stur	x0, [x29, #-8]
  405414:	stur	x1, [x29, #-16]
  405418:	stur	w2, [x29, #-20]
  40541c:	ldur	x1, [x29, #-16]
  405420:	ldur	w2, [x29, #-20]
  405424:	mov	x0, x8
  405428:	bl	404e5c <ferror@plt+0x258c>
  40542c:	str	w0, [sp, #28]
  405430:	ldr	w9, [sp, #28]
  405434:	cbnz	w9, 4054ac <ferror@plt+0x2bdc>
  405438:	mov	w8, #0x1                   	// #1
  40543c:	mov	w0, w8
  405440:	str	w8, [sp, #24]
  405444:	bl	402270 <htonl@plt>
  405448:	ldr	w8, [sp, #24]
  40544c:	cmp	w8, w0
  405450:	b.ne	405460 <ferror@plt+0x2b90>  // b.any
  405454:	ldr	x8, [sp, #32]
  405458:	str	x8, [sp, #16]
  40545c:	b	4054a0 <ferror@plt+0x2bd0>
  405460:	ldr	x8, [sp, #32]
  405464:	and	x8, x8, #0xffffffff
  405468:	mov	w0, w8
  40546c:	bl	402270 <htonl@plt>
  405470:	mov	w9, w0
  405474:	ubfx	x9, x9, #0, #32
  405478:	ldr	x10, [sp, #32]
  40547c:	lsr	x10, x10, #32
  405480:	mov	w0, w10
  405484:	str	x9, [sp, #8]
  405488:	bl	402270 <htonl@plt>
  40548c:	mov	w9, w0
  405490:	ubfx	x9, x9, #0, #32
  405494:	ldr	x11, [sp, #8]
  405498:	orr	x9, x9, x11, lsl #32
  40549c:	str	x9, [sp, #16]
  4054a0:	ldr	x8, [sp, #16]
  4054a4:	ldur	x9, [x29, #-8]
  4054a8:	str	x8, [x9]
  4054ac:	ldr	w0, [sp, #28]
  4054b0:	ldp	x29, x30, [sp, #64]
  4054b4:	add	sp, sp, #0x50
  4054b8:	ret
  4054bc:	sub	sp, sp, #0x30
  4054c0:	stp	x29, x30, [sp, #32]
  4054c4:	add	x29, sp, #0x20
  4054c8:	add	x8, sp, #0x8
  4054cc:	stur	x0, [x29, #-8]
  4054d0:	str	x1, [sp, #16]
  4054d4:	str	w2, [sp, #12]
  4054d8:	ldr	x1, [sp, #16]
  4054dc:	ldr	w2, [sp, #12]
  4054e0:	mov	x0, x8
  4054e4:	bl	404f40 <ferror@plt+0x2670>
  4054e8:	str	w0, [sp, #4]
  4054ec:	ldr	w9, [sp, #4]
  4054f0:	cbnz	w9, 405504 <ferror@plt+0x2c34>
  4054f4:	ldr	w0, [sp, #8]
  4054f8:	bl	402270 <htonl@plt>
  4054fc:	ldur	x8, [x29, #-8]
  405500:	str	w0, [x8]
  405504:	ldr	w0, [sp, #4]
  405508:	ldp	x29, x30, [sp, #32]
  40550c:	add	sp, sp, #0x30
  405510:	ret
  405514:	sub	sp, sp, #0x30
  405518:	stp	x29, x30, [sp, #32]
  40551c:	add	x29, sp, #0x20
  405520:	add	x8, sp, #0xa
  405524:	stur	x0, [x29, #-8]
  405528:	str	x1, [sp, #16]
  40552c:	str	w2, [sp, #12]
  405530:	ldr	x1, [sp, #16]
  405534:	ldr	w2, [sp, #12]
  405538:	mov	x0, x8
  40553c:	bl	405024 <ferror@plt+0x2754>
  405540:	str	w0, [sp, #4]
  405544:	ldr	w9, [sp, #4]
  405548:	cbnz	w9, 40555c <ferror@plt+0x2c8c>
  40554c:	ldrh	w0, [sp, #10]
  405550:	bl	402510 <htons@plt>
  405554:	ldur	x8, [x29, #-8]
  405558:	strh	w0, [x8]
  40555c:	ldr	w0, [sp, #4]
  405560:	ldp	x29, x30, [sp, #32]
  405564:	add	sp, sp, #0x30
  405568:	ret
  40556c:	sub	sp, sp, #0x50
  405570:	stp	x29, x30, [sp, #64]
  405574:	add	x29, sp, #0x40
  405578:	stur	x0, [x29, #-16]
  40557c:	stur	x1, [x29, #-24]
  405580:	stur	wzr, [x29, #-28]
  405584:	ldur	w8, [x29, #-28]
  405588:	cmp	w8, #0x4
  40558c:	b.ge	405654 <ferror@plt+0x2d84>  // b.tcont
  405590:	ldur	x0, [x29, #-24]
  405594:	add	x1, sp, #0x8
  405598:	mov	w2, #0x10                  	// #16
  40559c:	bl	402200 <strtoul@plt>
  4055a0:	str	x0, [sp, #16]
  4055a4:	ldr	x8, [sp, #16]
  4055a8:	mov	x9, #0xffff                	// #65535
  4055ac:	cmp	x8, x9
  4055b0:	b.ls	4055c0 <ferror@plt+0x2cf0>  // b.plast
  4055b4:	mov	w8, #0xffffffff            	// #-1
  4055b8:	stur	w8, [x29, #-4]
  4055bc:	b	405668 <ferror@plt+0x2d98>
  4055c0:	ldr	x8, [sp, #8]
  4055c4:	ldur	x9, [x29, #-24]
  4055c8:	cmp	x8, x9
  4055cc:	b.ne	4055dc <ferror@plt+0x2d0c>  // b.any
  4055d0:	mov	w8, #0xffffffff            	// #-1
  4055d4:	stur	w8, [x29, #-4]
  4055d8:	b	405668 <ferror@plt+0x2d98>
  4055dc:	ldr	x8, [sp, #16]
  4055e0:	mov	w0, w8
  4055e4:	bl	402510 <htons@plt>
  4055e8:	ldursw	x9, [x29, #-28]
  4055ec:	mov	x10, #0x2                   	// #2
  4055f0:	mul	x9, x10, x9
  4055f4:	add	x10, sp, #0x18
  4055f8:	add	x9, x10, x9
  4055fc:	strh	w0, [x9]
  405600:	ldr	x9, [sp, #8]
  405604:	ldrb	w8, [x9]
  405608:	cbnz	w8, 405610 <ferror@plt+0x2d40>
  40560c:	b	405654 <ferror@plt+0x2d84>
  405610:	ldur	w8, [x29, #-28]
  405614:	cmp	w8, #0x3
  405618:	b.eq	40562c <ferror@plt+0x2d5c>  // b.none
  40561c:	ldr	x8, [sp, #8]
  405620:	ldrb	w9, [x8]
  405624:	cmp	w9, #0x3a
  405628:	b.eq	405638 <ferror@plt+0x2d68>  // b.none
  40562c:	mov	w8, #0xffffffff            	// #-1
  405630:	stur	w8, [x29, #-4]
  405634:	b	405668 <ferror@plt+0x2d98>
  405638:	ldr	x8, [sp, #8]
  40563c:	add	x8, x8, #0x1
  405640:	stur	x8, [x29, #-24]
  405644:	ldur	w8, [x29, #-28]
  405648:	add	w8, w8, #0x1
  40564c:	stur	w8, [x29, #-28]
  405650:	b	405584 <ferror@plt+0x2cb4>
  405654:	ldr	x8, [sp, #24]
  405658:	ldur	x9, [x29, #-16]
  40565c:	str	x8, [x9]
  405660:	mov	w10, #0x1                   	// #1
  405664:	stur	w10, [x29, #-4]
  405668:	ldur	w0, [x29, #-4]
  40566c:	ldp	x29, x30, [sp, #64]
  405670:	add	sp, sp, #0x50
  405674:	ret
  405678:	sub	sp, sp, #0x30
  40567c:	stp	x29, x30, [sp, #32]
  405680:	add	x29, sp, #0x20
  405684:	str	x0, [sp, #16]
  405688:	str	x1, [sp, #8]
  40568c:	str	w2, [sp, #4]
  405690:	ldr	x0, [sp, #16]
  405694:	ldr	x1, [sp, #8]
  405698:	ldr	w2, [sp, #4]
  40569c:	bl	4056d4 <ferror@plt+0x2e04>
  4056a0:	str	w0, [sp]
  4056a4:	ldr	w8, [sp]
  4056a8:	cbz	w8, 4056b8 <ferror@plt+0x2de8>
  4056ac:	ldr	w8, [sp]
  4056b0:	stur	w8, [x29, #-4]
  4056b4:	b	4056c4 <ferror@plt+0x2df4>
  4056b8:	ldr	x0, [sp, #16]
  4056bc:	bl	405a48 <ferror@plt+0x3178>
  4056c0:	stur	wzr, [x29, #-4]
  4056c4:	ldur	w0, [x29, #-4]
  4056c8:	ldp	x29, x30, [sp, #32]
  4056cc:	add	sp, sp, #0x30
  4056d0:	ret
  4056d4:	sub	sp, sp, #0x40
  4056d8:	stp	x29, x30, [sp, #48]
  4056dc:	add	x29, sp, #0x30
  4056e0:	mov	x8, #0x108                 	// #264
  4056e4:	adrp	x9, 410000 <ferror@plt+0xd730>
  4056e8:	add	x9, x9, #0xdc2
  4056ec:	mov	w10, wzr
  4056f0:	stur	x0, [x29, #-16]
  4056f4:	str	x1, [sp, #24]
  4056f8:	str	w2, [sp, #20]
  4056fc:	ldur	x0, [x29, #-16]
  405700:	mov	w1, w10
  405704:	mov	x2, x8
  405708:	str	x9, [sp]
  40570c:	bl	402470 <memset@plt>
  405710:	ldr	x0, [sp, #24]
  405714:	ldr	x1, [sp]
  405718:	bl	4025e0 <strcmp@plt>
  40571c:	cbnz	w0, 405788 <ferror@plt+0x2eb8>
  405720:	ldr	w8, [sp, #20]
  405724:	cmp	w8, #0xc
  405728:	b.eq	405738 <ferror@plt+0x2e68>  // b.none
  40572c:	ldr	w8, [sp, #20]
  405730:	cmp	w8, #0x1c
  405734:	b.ne	405744 <ferror@plt+0x2e74>  // b.any
  405738:	mov	w8, #0xffffffff            	// #-1
  40573c:	stur	w8, [x29, #-4]
  405740:	b	405a38 <ferror@plt+0x3168>
  405744:	ldr	w8, [sp, #20]
  405748:	ldur	x9, [x29, #-16]
  40574c:	strh	w8, [x9, #6]
  405750:	ldur	x9, [x29, #-16]
  405754:	ldrh	w0, [x9, #6]
  405758:	bl	406d00 <ferror@plt+0x4430>
  40575c:	ldur	x9, [x29, #-16]
  405760:	strh	w0, [x9, #2]
  405764:	ldur	x9, [x29, #-16]
  405768:	mov	w8, #0xfffe                	// #65534
  40576c:	strh	w8, [x9, #4]
  405770:	ldur	x9, [x29, #-16]
  405774:	ldrh	w8, [x9]
  405778:	orr	w8, w8, #0x1
  40577c:	strh	w8, [x9]
  405780:	stur	wzr, [x29, #-4]
  405784:	b	405a38 <ferror@plt+0x3168>
  405788:	ldr	x0, [sp, #24]
  40578c:	adrp	x1, 410000 <ferror@plt+0xd730>
  405790:	add	x1, x1, #0xdca
  405794:	bl	4025e0 <strcmp@plt>
  405798:	cbz	w0, 4057b0 <ferror@plt+0x2ee0>
  40579c:	ldr	x0, [sp, #24]
  4057a0:	adrp	x1, 410000 <ferror@plt+0xd730>
  4057a4:	add	x1, x1, #0xdce
  4057a8:	bl	4025e0 <strcmp@plt>
  4057ac:	cbnz	w0, 405800 <ferror@plt+0x2f30>
  4057b0:	ldr	w8, [sp, #20]
  4057b4:	cmp	w8, #0xc
  4057b8:	b.eq	4057c8 <ferror@plt+0x2ef8>  // b.none
  4057bc:	ldr	w8, [sp, #20]
  4057c0:	cmp	w8, #0x1c
  4057c4:	b.ne	4057d4 <ferror@plt+0x2f04>  // b.any
  4057c8:	mov	w8, #0xffffffff            	// #-1
  4057cc:	stur	w8, [x29, #-4]
  4057d0:	b	405a38 <ferror@plt+0x3168>
  4057d4:	ldr	w8, [sp, #20]
  4057d8:	ldur	x9, [x29, #-16]
  4057dc:	strh	w8, [x9, #6]
  4057e0:	ldur	x9, [x29, #-16]
  4057e4:	mov	w8, #0x0                   	// #0
  4057e8:	strh	w8, [x9, #2]
  4057ec:	ldur	x9, [x29, #-16]
  4057f0:	mov	w8, #0xfffe                	// #65534
  4057f4:	strh	w8, [x9, #4]
  4057f8:	stur	wzr, [x29, #-4]
  4057fc:	b	405a38 <ferror@plt+0x3168>
  405800:	ldr	w8, [sp, #20]
  405804:	cmp	w8, #0x11
  405808:	b.ne	405874 <ferror@plt+0x2fa4>  // b.any
  40580c:	ldur	x8, [x29, #-16]
  405810:	add	x0, x8, #0x8
  405814:	ldr	x2, [sp, #24]
  405818:	mov	w1, #0x100                 	// #256
  40581c:	bl	409c30 <ferror@plt+0x7360>
  405820:	str	w0, [sp, #16]
  405824:	ldr	w9, [sp, #16]
  405828:	cmp	w9, #0x0
  40582c:	cset	w9, ge  // ge = tcont
  405830:	tbnz	w9, #0, 405840 <ferror@plt+0x2f70>
  405834:	mov	w8, #0xffffffff            	// #-1
  405838:	stur	w8, [x29, #-4]
  40583c:	b	405a38 <ferror@plt+0x3168>
  405840:	ldur	x8, [x29, #-16]
  405844:	mov	w9, #0x11                  	// #17
  405848:	strh	w9, [x8, #6]
  40584c:	ldr	w9, [sp, #16]
  405850:	ldur	x8, [x29, #-16]
  405854:	strh	w9, [x8, #2]
  405858:	ldr	w9, [sp, #16]
  40585c:	mov	w10, #0x8                   	// #8
  405860:	mul	w9, w9, w10
  405864:	ldur	x8, [x29, #-16]
  405868:	strh	w9, [x8, #4]
  40586c:	stur	wzr, [x29, #-4]
  405870:	b	405a38 <ferror@plt+0x3168>
  405874:	ldr	x0, [sp, #24]
  405878:	mov	w1, #0x3a                  	// #58
  40587c:	bl	4026b0 <strchr@plt>
  405880:	cbz	x0, 4058fc <ferror@plt+0x302c>
  405884:	ldur	x8, [x29, #-16]
  405888:	mov	w9, #0xa                   	// #10
  40588c:	strh	w9, [x8, #6]
  405890:	ldr	w9, [sp, #20]
  405894:	cbz	w9, 4058b0 <ferror@plt+0x2fe0>
  405898:	ldr	w8, [sp, #20]
  40589c:	cmp	w8, #0xa
  4058a0:	b.eq	4058b0 <ferror@plt+0x2fe0>  // b.none
  4058a4:	mov	w8, #0xffffffff            	// #-1
  4058a8:	stur	w8, [x29, #-4]
  4058ac:	b	405a38 <ferror@plt+0x3168>
  4058b0:	ldr	x1, [sp, #24]
  4058b4:	ldur	x8, [x29, #-16]
  4058b8:	add	x2, x8, #0x8
  4058bc:	mov	w0, #0xa                   	// #10
  4058c0:	bl	402660 <inet_pton@plt>
  4058c4:	cmp	w0, #0x0
  4058c8:	cset	w9, gt
  4058cc:	tbnz	w9, #0, 4058dc <ferror@plt+0x300c>
  4058d0:	mov	w8, #0xffffffff            	// #-1
  4058d4:	stur	w8, [x29, #-4]
  4058d8:	b	405a38 <ferror@plt+0x3168>
  4058dc:	ldur	x8, [x29, #-16]
  4058e0:	mov	w9, #0x10                  	// #16
  4058e4:	strh	w9, [x8, #2]
  4058e8:	ldur	x8, [x29, #-16]
  4058ec:	mov	w9, #0xffff                	// #65535
  4058f0:	strh	w9, [x8, #4]
  4058f4:	stur	wzr, [x29, #-4]
  4058f8:	b	405a38 <ferror@plt+0x3168>
  4058fc:	ldr	w8, [sp, #20]
  405900:	cmp	w8, #0x1c
  405904:	b.ne	4059c8 <ferror@plt+0x30f8>  // b.any
  405908:	ldur	x8, [x29, #-16]
  40590c:	mov	w9, #0x1c                  	// #28
  405910:	strh	w9, [x8, #6]
  405914:	ldr	x1, [sp, #24]
  405918:	ldur	x8, [x29, #-16]
  40591c:	add	x2, x8, #0x8
  405920:	mov	w0, #0x1c                  	// #28
  405924:	mov	x3, #0x100                 	// #256
  405928:	bl	40c278 <ferror@plt+0x99a8>
  40592c:	cmp	w0, #0x0
  405930:	cset	w9, gt
  405934:	tbnz	w9, #0, 405944 <ferror@plt+0x3074>
  405938:	mov	w8, #0xffffffff            	// #-1
  40593c:	stur	w8, [x29, #-4]
  405940:	b	405a38 <ferror@plt+0x3168>
  405944:	ldur	x8, [x29, #-16]
  405948:	mov	w9, #0x4                   	// #4
  40594c:	strh	w9, [x8, #2]
  405950:	ldur	x8, [x29, #-16]
  405954:	mov	w9, #0x14                  	// #20
  405958:	strh	w9, [x8, #4]
  40595c:	mov	w9, #0x40                  	// #64
  405960:	str	w9, [sp, #12]
  405964:	str	wzr, [sp, #8]
  405968:	ldr	w8, [sp, #8]
  40596c:	ldr	w9, [sp, #12]
  405970:	cmp	w8, w9
  405974:	b.cs	4059c0 <ferror@plt+0x30f0>  // b.hs, b.nlast
  405978:	ldur	x8, [x29, #-16]
  40597c:	add	x8, x8, #0x8
  405980:	ldrsw	x9, [sp, #8]
  405984:	ldr	w0, [x8, x9, lsl #2]
  405988:	bl	4022e0 <ntohl@plt>
  40598c:	and	w10, w0, #0x100
  405990:	cbz	w10, 4059b0 <ferror@plt+0x30e0>
  405994:	ldr	w8, [sp, #8]
  405998:	add	w8, w8, #0x1
  40599c:	mov	w9, #0x4                   	// #4
  4059a0:	mul	w8, w8, w9
  4059a4:	ldur	x10, [x29, #-16]
  4059a8:	strh	w8, [x10, #2]
  4059ac:	b	4059c0 <ferror@plt+0x30f0>
  4059b0:	ldr	w8, [sp, #8]
  4059b4:	add	w8, w8, #0x1
  4059b8:	str	w8, [sp, #8]
  4059bc:	b	405968 <ferror@plt+0x3098>
  4059c0:	stur	wzr, [x29, #-4]
  4059c4:	b	405a38 <ferror@plt+0x3168>
  4059c8:	ldur	x8, [x29, #-16]
  4059cc:	mov	w9, #0x2                   	// #2
  4059d0:	strh	w9, [x8, #6]
  4059d4:	ldr	w9, [sp, #20]
  4059d8:	cbz	w9, 4059f4 <ferror@plt+0x3124>
  4059dc:	ldr	w8, [sp, #20]
  4059e0:	cmp	w8, #0x2
  4059e4:	b.eq	4059f4 <ferror@plt+0x3124>  // b.none
  4059e8:	mov	w8, #0xffffffff            	// #-1
  4059ec:	stur	w8, [x29, #-4]
  4059f0:	b	405a38 <ferror@plt+0x3168>
  4059f4:	ldur	x8, [x29, #-16]
  4059f8:	add	x0, x8, #0x8
  4059fc:	ldr	x1, [sp, #24]
  405a00:	bl	4088a4 <ferror@plt+0x5fd4>
  405a04:	cmp	w0, #0x0
  405a08:	cset	w9, gt
  405a0c:	tbnz	w9, #0, 405a1c <ferror@plt+0x314c>
  405a10:	mov	w8, #0xffffffff            	// #-1
  405a14:	stur	w8, [x29, #-4]
  405a18:	b	405a38 <ferror@plt+0x3168>
  405a1c:	ldur	x8, [x29, #-16]
  405a20:	mov	w9, #0x4                   	// #4
  405a24:	strh	w9, [x8, #2]
  405a28:	ldur	x8, [x29, #-16]
  405a2c:	mov	w9, #0xffff                	// #65535
  405a30:	strh	w9, [x8, #4]
  405a34:	stur	wzr, [x29, #-4]
  405a38:	ldur	w0, [x29, #-4]
  405a3c:	ldp	x29, x30, [sp, #48]
  405a40:	add	sp, sp, #0x40
  405a44:	ret
  405a48:	sub	sp, sp, #0x30
  405a4c:	stp	x29, x30, [sp, #32]
  405a50:	add	x29, sp, #0x20
  405a54:	stur	x0, [x29, #-8]
  405a58:	ldur	x8, [x29, #-8]
  405a5c:	ldrh	w9, [x8, #6]
  405a60:	cmp	w9, #0x2
  405a64:	str	w9, [sp, #8]
  405a68:	b.eq	405a80 <ferror@plt+0x31b0>  // b.none
  405a6c:	b	405a70 <ferror@plt+0x31a0>
  405a70:	ldr	w8, [sp, #8]
  405a74:	cmp	w8, #0xa
  405a78:	b.eq	405ae8 <ferror@plt+0x3218>  // b.none
  405a7c:	b	405ba4 <ferror@plt+0x32d4>
  405a80:	ldur	x8, [x29, #-8]
  405a84:	ldr	w9, [x8, #8]
  405a88:	cbnz	w9, 405aa0 <ferror@plt+0x31d0>
  405a8c:	ldur	x8, [x29, #-8]
  405a90:	ldrh	w9, [x8]
  405a94:	orr	w9, w9, #0x6
  405a98:	strh	w9, [x8]
  405a9c:	b	405ae4 <ferror@plt+0x3214>
  405aa0:	ldur	x8, [x29, #-8]
  405aa4:	ldr	w0, [x8, #8]
  405aa8:	bl	4022e0 <ntohl@plt>
  405aac:	and	w9, w0, #0xf0000000
  405ab0:	mov	w10, #0xe0000000            	// #-536870912
  405ab4:	cmp	w9, w10
  405ab8:	b.ne	405ad4 <ferror@plt+0x3204>  // b.any
  405abc:	ldur	x8, [x29, #-8]
  405ac0:	ldrh	w9, [x8]
  405ac4:	mov	w10, #0xa                   	// #10
  405ac8:	orr	w9, w9, w10
  405acc:	strh	w9, [x8]
  405ad0:	b	405ae4 <ferror@plt+0x3214>
  405ad4:	ldur	x8, [x29, #-8]
  405ad8:	ldrh	w9, [x8]
  405adc:	orr	w9, w9, #0x2
  405ae0:	strh	w9, [x8]
  405ae4:	b	405ba4 <ferror@plt+0x32d4>
  405ae8:	ldur	x8, [x29, #-8]
  405aec:	add	x8, x8, #0x8
  405af0:	str	x8, [sp, #16]
  405af4:	ldr	x8, [sp, #16]
  405af8:	ldr	w9, [x8]
  405afc:	mov	w10, #0x0                   	// #0
  405b00:	str	w10, [sp, #4]
  405b04:	cbnz	w9, 405b44 <ferror@plt+0x3274>
  405b08:	ldr	x8, [sp, #16]
  405b0c:	ldr	w9, [x8, #4]
  405b10:	mov	w10, #0x0                   	// #0
  405b14:	str	w10, [sp, #4]
  405b18:	cbnz	w9, 405b44 <ferror@plt+0x3274>
  405b1c:	ldr	x8, [sp, #16]
  405b20:	ldr	w9, [x8, #8]
  405b24:	mov	w10, #0x0                   	// #0
  405b28:	str	w10, [sp, #4]
  405b2c:	cbnz	w9, 405b44 <ferror@plt+0x3274>
  405b30:	ldr	x8, [sp, #16]
  405b34:	ldr	w9, [x8, #12]
  405b38:	cmp	w9, #0x0
  405b3c:	cset	w9, eq  // eq = none
  405b40:	str	w9, [sp, #4]
  405b44:	ldr	w8, [sp, #4]
  405b48:	and	w8, w8, #0x1
  405b4c:	str	w8, [sp, #12]
  405b50:	ldr	w8, [sp, #12]
  405b54:	cbz	w8, 405b6c <ferror@plt+0x329c>
  405b58:	ldur	x8, [x29, #-8]
  405b5c:	ldrh	w9, [x8]
  405b60:	orr	w9, w9, #0x6
  405b64:	strh	w9, [x8]
  405b68:	b	405ba4 <ferror@plt+0x32d4>
  405b6c:	ldur	x8, [x29, #-8]
  405b70:	ldrb	w9, [x8, #8]
  405b74:	cmp	w9, #0xff
  405b78:	b.ne	405b94 <ferror@plt+0x32c4>  // b.any
  405b7c:	ldur	x8, [x29, #-8]
  405b80:	ldrh	w9, [x8]
  405b84:	mov	w10, #0xa                   	// #10
  405b88:	orr	w9, w9, w10
  405b8c:	strh	w9, [x8]
  405b90:	b	405ba4 <ferror@plt+0x32d4>
  405b94:	ldur	x8, [x29, #-8]
  405b98:	ldrh	w9, [x8]
  405b9c:	orr	w9, w9, #0x2
  405ba0:	strh	w9, [x8]
  405ba4:	ldp	x29, x30, [sp, #32]
  405ba8:	add	sp, sp, #0x30
  405bac:	ret
  405bb0:	sub	sp, sp, #0x10
  405bb4:	str	w0, [sp, #8]
  405bb8:	ldr	w8, [sp, #8]
  405bbc:	subs	w8, w8, #0x2
  405bc0:	mov	w9, w8
  405bc4:	ubfx	x9, x9, #0, #32
  405bc8:	cmp	x9, #0x1a
  405bcc:	str	x9, [sp]
  405bd0:	b.hi	405c28 <ferror@plt+0x3358>  // b.pmore
  405bd4:	adrp	x8, 410000 <ferror@plt+0xd730>
  405bd8:	add	x8, x8, #0x880
  405bdc:	ldr	x11, [sp]
  405be0:	ldrsw	x10, [x8, x11, lsl #2]
  405be4:	add	x9, x8, x10
  405be8:	br	x9
  405bec:	mov	w8, #0x80                  	// #128
  405bf0:	str	w8, [sp, #12]
  405bf4:	b	405c2c <ferror@plt+0x335c>
  405bf8:	mov	w8, #0x20                  	// #32
  405bfc:	str	w8, [sp, #12]
  405c00:	b	405c2c <ferror@plt+0x335c>
  405c04:	mov	w8, #0x10                  	// #16
  405c08:	str	w8, [sp, #12]
  405c0c:	b	405c2c <ferror@plt+0x335c>
  405c10:	mov	w8, #0x50                  	// #80
  405c14:	str	w8, [sp, #12]
  405c18:	b	405c2c <ferror@plt+0x335c>
  405c1c:	mov	w8, #0x14                  	// #20
  405c20:	str	w8, [sp, #12]
  405c24:	b	405c2c <ferror@plt+0x335c>
  405c28:	str	wzr, [sp, #12]
  405c2c:	ldr	w0, [sp, #12]
  405c30:	add	sp, sp, #0x10
  405c34:	ret
  405c38:	sub	sp, sp, #0x50
  405c3c:	stp	x29, x30, [sp, #64]
  405c40:	add	x29, sp, #0x40
  405c44:	mov	w8, #0x2f                  	// #47
  405c48:	stur	x0, [x29, #-16]
  405c4c:	stur	x1, [x29, #-24]
  405c50:	stur	w2, [x29, #-28]
  405c54:	ldur	x0, [x29, #-24]
  405c58:	mov	w1, w8
  405c5c:	bl	4026b0 <strchr@plt>
  405c60:	str	x0, [sp, #24]
  405c64:	ldr	x9, [sp, #24]
  405c68:	cbz	x9, 405c78 <ferror@plt+0x33a8>
  405c6c:	ldr	x8, [sp, #24]
  405c70:	mov	w9, #0x0                   	// #0
  405c74:	strb	w9, [x8]
  405c78:	ldur	x0, [x29, #-16]
  405c7c:	ldur	x1, [x29, #-24]
  405c80:	ldur	w2, [x29, #-28]
  405c84:	bl	405678 <ferror@plt+0x2da8>
  405c88:	str	w0, [sp, #20]
  405c8c:	ldr	x8, [sp, #24]
  405c90:	cbz	x8, 405ca0 <ferror@plt+0x33d0>
  405c94:	ldr	x8, [sp, #24]
  405c98:	mov	w9, #0x2f                  	// #47
  405c9c:	strb	w9, [x8]
  405ca0:	ldr	w8, [sp, #20]
  405ca4:	cbz	w8, 405cb4 <ferror@plt+0x33e4>
  405ca8:	ldr	w8, [sp, #20]
  405cac:	stur	w8, [x29, #-4]
  405cb0:	b	405d88 <ferror@plt+0x34b8>
  405cb4:	ldur	x8, [x29, #-16]
  405cb8:	ldrh	w0, [x8, #6]
  405cbc:	bl	405bb0 <ferror@plt+0x32e0>
  405cc0:	str	w0, [sp, #16]
  405cc4:	str	wzr, [sp, #12]
  405cc8:	ldr	x8, [sp, #24]
  405ccc:	cbz	x8, 405d4c <ferror@plt+0x347c>
  405cd0:	ldur	x8, [x29, #-16]
  405cd4:	ldrsh	w9, [x8, #4]
  405cd8:	mov	w10, #0xfffffffe            	// #-2
  405cdc:	cmp	w9, w10
  405ce0:	b.ne	405cf0 <ferror@plt+0x3420>  // b.any
  405ce4:	mov	w8, #0xffffffff            	// #-1
  405ce8:	stur	w8, [x29, #-4]
  405cec:	b	405d88 <ferror@plt+0x34b8>
  405cf0:	ldr	x8, [sp, #24]
  405cf4:	add	x1, x8, #0x1
  405cf8:	add	x0, sp, #0x8
  405cfc:	mov	w9, wzr
  405d00:	mov	w2, w9
  405d04:	bl	405d98 <ferror@plt+0x34c8>
  405d08:	cbz	w0, 405d18 <ferror@plt+0x3448>
  405d0c:	mov	w8, #0xffffffff            	// #-1
  405d10:	stur	w8, [x29, #-4]
  405d14:	b	405d88 <ferror@plt+0x34b8>
  405d18:	ldr	w8, [sp, #8]
  405d1c:	ldr	w9, [sp, #16]
  405d20:	cmp	w8, w9
  405d24:	b.ls	405d34 <ferror@plt+0x3464>  // b.plast
  405d28:	mov	w8, #0xffffffff            	// #-1
  405d2c:	stur	w8, [x29, #-4]
  405d30:	b	405d88 <ferror@plt+0x34b8>
  405d34:	ldr	w8, [sp, #12]
  405d38:	orr	w8, w8, #0x1
  405d3c:	str	w8, [sp, #12]
  405d40:	ldr	w8, [sp, #8]
  405d44:	str	w8, [sp, #16]
  405d48:	b	405d64 <ferror@plt+0x3494>
  405d4c:	ldur	x8, [x29, #-16]
  405d50:	ldrsh	w9, [x8, #4]
  405d54:	mov	w10, #0xfffffffe            	// #-2
  405d58:	cmp	w9, w10
  405d5c:	b.ne	405d64 <ferror@plt+0x3494>  // b.any
  405d60:	str	wzr, [sp, #16]
  405d64:	ldr	w8, [sp, #12]
  405d68:	ldur	x9, [x29, #-16]
  405d6c:	ldrh	w10, [x9]
  405d70:	orr	w8, w10, w8
  405d74:	strh	w8, [x9]
  405d78:	ldr	w8, [sp, #16]
  405d7c:	ldur	x9, [x29, #-16]
  405d80:	strh	w8, [x9, #4]
  405d84:	stur	wzr, [x29, #-4]
  405d88:	ldur	w0, [x29, #-4]
  405d8c:	ldp	x29, x30, [sp, #64]
  405d90:	add	sp, sp, #0x50
  405d94:	ret
  405d98:	sub	sp, sp, #0x150
  405d9c:	stp	x29, x30, [sp, #304]
  405da0:	str	x28, [sp, #320]
  405da4:	add	x29, sp, #0x130
  405da8:	stur	x0, [x29, #-16]
  405dac:	stur	x1, [x29, #-24]
  405db0:	stur	w2, [x29, #-28]
  405db4:	ldur	x0, [x29, #-16]
  405db8:	ldur	x1, [x29, #-24]
  405dbc:	ldur	w2, [x29, #-28]
  405dc0:	bl	404ab0 <ferror@plt+0x21e0>
  405dc4:	cbnz	w0, 405dd0 <ferror@plt+0x3500>
  405dc8:	stur	wzr, [x29, #-4]
  405dcc:	b	405e28 <ferror@plt+0x3558>
  405dd0:	ldur	x1, [x29, #-24]
  405dd4:	add	x0, sp, #0xc
  405dd8:	mov	w2, #0x2                   	// #2
  405ddc:	bl	405678 <ferror@plt+0x2da8>
  405de0:	cbnz	w0, 405e20 <ferror@plt+0x3550>
  405de4:	ldrh	w8, [sp, #18]
  405de8:	cmp	w8, #0x2
  405dec:	b.ne	405e20 <ferror@plt+0x3550>  // b.any
  405df0:	ldr	w0, [sp, #20]
  405df4:	bl	404a28 <ferror@plt+0x2158>
  405df8:	str	w0, [sp, #8]
  405dfc:	ldr	w8, [sp, #8]
  405e00:	cmp	w8, #0x0
  405e04:	cset	w8, lt  // lt = tstop
  405e08:	tbnz	w8, #0, 405e20 <ferror@plt+0x3550>
  405e0c:	ldr	w8, [sp, #8]
  405e10:	ldur	x9, [x29, #-16]
  405e14:	str	w8, [x9]
  405e18:	stur	wzr, [x29, #-4]
  405e1c:	b	405e28 <ferror@plt+0x3558>
  405e20:	mov	w8, #0xffffffff            	// #-1
  405e24:	stur	w8, [x29, #-4]
  405e28:	ldur	w0, [x29, #-4]
  405e2c:	ldr	x28, [sp, #320]
  405e30:	ldp	x29, x30, [sp, #304]
  405e34:	add	sp, sp, #0x150
  405e38:	ret
  405e3c:	sub	sp, sp, #0x40
  405e40:	stp	x29, x30, [sp, #48]
  405e44:	add	x29, sp, #0x30
  405e48:	stur	x0, [x29, #-8]
  405e4c:	stur	x1, [x29, #-16]
  405e50:	stur	w2, [x29, #-20]
  405e54:	ldur	x0, [x29, #-8]
  405e58:	ldur	x1, [x29, #-16]
  405e5c:	ldur	w2, [x29, #-20]
  405e60:	bl	405678 <ferror@plt+0x2da8>
  405e64:	cbz	w0, 405eb0 <ferror@plt+0x35e0>
  405e68:	adrp	x8, 421000 <ferror@plt+0x1e730>
  405e6c:	ldr	x8, [x8, #3992]
  405e70:	ldr	x0, [x8]
  405e74:	ldur	w9, [x29, #-20]
  405e78:	str	x0, [sp, #16]
  405e7c:	mov	w0, w9
  405e80:	bl	405ec4 <ferror@plt+0x35f4>
  405e84:	ldur	x3, [x29, #-16]
  405e88:	ldr	x8, [sp, #16]
  405e8c:	str	x0, [sp, #8]
  405e90:	mov	x0, x8
  405e94:	adrp	x1, 410000 <ferror@plt+0xd730>
  405e98:	add	x1, x1, #0xa66
  405e9c:	ldr	x2, [sp, #8]
  405ea0:	bl	402890 <fprintf@plt>
  405ea4:	mov	w9, #0x1                   	// #1
  405ea8:	mov	w0, w9
  405eac:	bl	402230 <exit@plt>
  405eb0:	mov	w8, wzr
  405eb4:	mov	w0, w8
  405eb8:	ldp	x29, x30, [sp, #48]
  405ebc:	add	sp, sp, #0x40
  405ec0:	ret
  405ec4:	sub	sp, sp, #0x20
  405ec8:	stp	x29, x30, [sp, #16]
  405ecc:	add	x29, sp, #0x10
  405ed0:	str	w0, [sp, #4]
  405ed4:	ldr	w8, [sp, #4]
  405ed8:	cbnz	w8, 405eec <ferror@plt+0x361c>
  405edc:	adrp	x8, 410000 <ferror@plt+0xd730>
  405ee0:	add	x8, x8, #0xdd2
  405ee4:	str	x8, [sp, #8]
  405ee8:	b	405ef8 <ferror@plt+0x3628>
  405eec:	ldr	w0, [sp, #4]
  405ef0:	bl	406b78 <ferror@plt+0x42a8>
  405ef4:	str	x0, [sp, #8]
  405ef8:	ldr	x0, [sp, #8]
  405efc:	ldp	x29, x30, [sp, #16]
  405f00:	add	sp, sp, #0x20
  405f04:	ret
  405f08:	sub	sp, sp, #0x40
  405f0c:	stp	x29, x30, [sp, #48]
  405f10:	add	x29, sp, #0x30
  405f14:	stur	x0, [x29, #-16]
  405f18:	str	x1, [sp, #24]
  405f1c:	str	w2, [sp, #20]
  405f20:	ldr	x8, [sp, #24]
  405f24:	ldrh	w9, [x8]
  405f28:	mov	w0, w9
  405f2c:	sxtw	x8, w0
  405f30:	subs	x8, x8, #0x4
  405f34:	str	w8, [sp, #16]
  405f38:	ldr	x10, [sp, #24]
  405f3c:	add	x10, x10, #0x4
  405f40:	str	x10, [sp, #8]
  405f44:	ldr	w8, [sp, #16]
  405f48:	subs	w8, w8, #0x2
  405f4c:	mov	w10, w8
  405f50:	ubfx	x10, x10, #0, #32
  405f54:	cmp	x10, #0xe
  405f58:	str	x10, [sp]
  405f5c:	b.hi	406030 <ferror@plt+0x3760>  // b.pmore
  405f60:	adrp	x8, 410000 <ferror@plt+0xd730>
  405f64:	add	x8, x8, #0x8ec
  405f68:	ldr	x11, [sp]
  405f6c:	ldrsw	x10, [x8, x11, lsl #2]
  405f70:	add	x9, x8, x10
  405f74:	br	x9
  405f78:	ldur	x8, [x29, #-16]
  405f7c:	mov	w9, #0x2                   	// #2
  405f80:	strh	w9, [x8, #6]
  405f84:	ldur	x8, [x29, #-16]
  405f88:	mov	w9, #0x4                   	// #4
  405f8c:	strh	w9, [x8, #2]
  405f90:	ldur	x8, [x29, #-16]
  405f94:	ldr	x10, [sp, #8]
  405f98:	ldr	w9, [x10]
  405f9c:	str	w9, [x8, #8]
  405fa0:	b	40603c <ferror@plt+0x376c>
  405fa4:	ldur	x8, [x29, #-16]
  405fa8:	mov	w9, #0xa                   	// #10
  405fac:	strh	w9, [x8, #6]
  405fb0:	ldur	x8, [x29, #-16]
  405fb4:	mov	w9, #0x10                  	// #16
  405fb8:	strh	w9, [x8, #2]
  405fbc:	ldur	x8, [x29, #-16]
  405fc0:	ldr	x10, [sp, #8]
  405fc4:	ldr	q0, [x10]
  405fc8:	stur	q0, [x8, #8]
  405fcc:	b	40603c <ferror@plt+0x376c>
  405fd0:	ldur	x8, [x29, #-16]
  405fd4:	mov	w9, #0xc                   	// #12
  405fd8:	strh	w9, [x8, #6]
  405fdc:	ldur	x8, [x29, #-16]
  405fe0:	mov	w9, #0x2                   	// #2
  405fe4:	strh	w9, [x8, #2]
  405fe8:	ldur	x8, [x29, #-16]
  405fec:	ldr	x10, [sp, #8]
  405ff0:	ldrh	w9, [x10]
  405ff4:	strh	w9, [x8, #8]
  405ff8:	b	40603c <ferror@plt+0x376c>
  405ffc:	ldur	x8, [x29, #-16]
  406000:	mov	w9, #0x4                   	// #4
  406004:	strh	w9, [x8, #6]
  406008:	ldur	x8, [x29, #-16]
  40600c:	mov	w9, #0xa                   	// #10
  406010:	strh	w9, [x8, #2]
  406014:	ldur	x8, [x29, #-16]
  406018:	ldr	x10, [sp, #8]
  40601c:	ldr	x11, [x10]
  406020:	str	x11, [x8, #8]
  406024:	ldrh	w9, [x10, #8]
  406028:	strh	w9, [x8, #16]
  40602c:	b	40603c <ferror@plt+0x376c>
  406030:	mov	w8, #0xffffffff            	// #-1
  406034:	stur	w8, [x29, #-4]
  406038:	b	406088 <ferror@plt+0x37b8>
  40603c:	ldr	w8, [sp, #20]
  406040:	cbz	w8, 406064 <ferror@plt+0x3794>
  406044:	ldr	w8, [sp, #20]
  406048:	ldur	x9, [x29, #-16]
  40604c:	ldrh	w10, [x9, #6]
  406050:	cmp	w8, w10
  406054:	b.eq	406064 <ferror@plt+0x3794>  // b.none
  406058:	mov	w8, #0xfffffffe            	// #-2
  40605c:	stur	w8, [x29, #-4]
  406060:	b	406088 <ferror@plt+0x37b8>
  406064:	ldur	x8, [x29, #-16]
  406068:	mov	w9, #0xffff                	// #65535
  40606c:	strh	w9, [x8, #4]
  406070:	ldur	x8, [x29, #-16]
  406074:	mov	w9, #0x0                   	// #0
  406078:	strh	w9, [x8]
  40607c:	ldur	x0, [x29, #-16]
  406080:	bl	405a48 <ferror@plt+0x3178>
  406084:	stur	wzr, [x29, #-4]
  406088:	ldur	w0, [x29, #-4]
  40608c:	ldp	x29, x30, [sp, #48]
  406090:	add	sp, sp, #0x40
  406094:	ret
  406098:	sub	sp, sp, #0x40
  40609c:	stp	x29, x30, [sp, #48]
  4060a0:	add	x29, sp, #0x30
  4060a4:	stur	x0, [x29, #-8]
  4060a8:	stur	x1, [x29, #-16]
  4060ac:	stur	w2, [x29, #-20]
  4060b0:	ldur	w8, [x29, #-20]
  4060b4:	cmp	w8, #0x11
  4060b8:	b.ne	4060e4 <ferror@plt+0x3814>  // b.any
  4060bc:	adrp	x8, 421000 <ferror@plt+0x1e730>
  4060c0:	ldr	x8, [x8, #3992]
  4060c4:	ldr	x0, [x8]
  4060c8:	ldur	x2, [x29, #-16]
  4060cc:	adrp	x1, 410000 <ferror@plt+0xd730>
  4060d0:	add	x1, x1, #0xa97
  4060d4:	bl	402890 <fprintf@plt>
  4060d8:	mov	w9, #0x1                   	// #1
  4060dc:	mov	w0, w9
  4060e0:	bl	402230 <exit@plt>
  4060e4:	ldur	x0, [x29, #-8]
  4060e8:	ldur	x1, [x29, #-16]
  4060ec:	ldur	w2, [x29, #-20]
  4060f0:	bl	405c38 <ferror@plt+0x3368>
  4060f4:	cbz	w0, 406140 <ferror@plt+0x3870>
  4060f8:	adrp	x8, 421000 <ferror@plt+0x1e730>
  4060fc:	ldr	x8, [x8, #3992]
  406100:	ldr	x0, [x8]
  406104:	ldur	w9, [x29, #-20]
  406108:	str	x0, [sp, #16]
  40610c:	mov	w0, w9
  406110:	bl	405ec4 <ferror@plt+0x35f4>
  406114:	ldur	x3, [x29, #-16]
  406118:	ldr	x8, [sp, #16]
  40611c:	str	x0, [sp, #8]
  406120:	mov	x0, x8
  406124:	adrp	x1, 410000 <ferror@plt+0xd730>
  406128:	add	x1, x1, #0xadf
  40612c:	ldr	x2, [sp, #8]
  406130:	bl	402890 <fprintf@plt>
  406134:	mov	w9, #0x1                   	// #1
  406138:	mov	w0, w9
  40613c:	bl	402230 <exit@plt>
  406140:	mov	w8, wzr
  406144:	mov	w0, w8
  406148:	ldp	x29, x30, [sp, #48]
  40614c:	add	sp, sp, #0x40
  406150:	ret
  406154:	sub	sp, sp, #0x130
  406158:	stp	x29, x30, [sp, #272]
  40615c:	str	x28, [sp, #288]
  406160:	add	x29, sp, #0x110
  406164:	mov	w2, #0x2                   	// #2
  406168:	mov	x8, sp
  40616c:	stur	x0, [x29, #-8]
  406170:	ldur	x1, [x29, #-8]
  406174:	mov	x0, x8
  406178:	bl	405678 <ferror@plt+0x2da8>
  40617c:	cbz	w0, 4061a8 <ferror@plt+0x38d8>
  406180:	adrp	x8, 421000 <ferror@plt+0x1e730>
  406184:	ldr	x8, [x8, #3992]
  406188:	ldr	x0, [x8]
  40618c:	ldur	x2, [x29, #-8]
  406190:	adrp	x1, 410000 <ferror@plt+0xd730>
  406194:	add	x1, x1, #0xb0f
  406198:	bl	402890 <fprintf@plt>
  40619c:	mov	w9, #0x1                   	// #1
  4061a0:	mov	w0, w9
  4061a4:	bl	402230 <exit@plt>
  4061a8:	ldr	w0, [sp, #8]
  4061ac:	ldr	x28, [sp, #288]
  4061b0:	ldp	x29, x30, [sp, #272]
  4061b4:	add	sp, sp, #0x130
  4061b8:	ret
  4061bc:	sub	sp, sp, #0x20
  4061c0:	stp	x29, x30, [sp, #16]
  4061c4:	add	x29, sp, #0x10
  4061c8:	adrp	x8, 421000 <ferror@plt+0x1e730>
  4061cc:	ldr	x8, [x8, #3992]
  4061d0:	adrp	x1, 410000 <ferror@plt+0xd730>
  4061d4:	add	x1, x1, #0xb42
  4061d8:	mov	w0, #0xffffffff            	// #-1
  4061dc:	ldr	x8, [x8]
  4061e0:	stur	w0, [x29, #-4]
  4061e4:	mov	x0, x8
  4061e8:	bl	402890 <fprintf@plt>
  4061ec:	ldur	w9, [x29, #-4]
  4061f0:	mov	w0, w9
  4061f4:	bl	402230 <exit@plt>
  4061f8:	sub	sp, sp, #0x20
  4061fc:	stp	x29, x30, [sp, #16]
  406200:	add	x29, sp, #0x10
  406204:	adrp	x8, 421000 <ferror@plt+0x1e730>
  406208:	ldr	x8, [x8, #3992]
  40620c:	adrp	x1, 410000 <ferror@plt+0xd730>
  406210:	add	x1, x1, #0xb73
  406214:	mov	w9, #0xffffffff            	// #-1
  406218:	str	x0, [sp, #8]
  40621c:	ldr	x0, [x8]
  406220:	ldr	x2, [sp, #8]
  406224:	str	w9, [sp, #4]
  406228:	bl	402890 <fprintf@plt>
  40622c:	ldr	w9, [sp, #4]
  406230:	mov	w0, w9
  406234:	bl	402230 <exit@plt>
  406238:	sub	sp, sp, #0x30
  40623c:	stp	x29, x30, [sp, #32]
  406240:	add	x29, sp, #0x20
  406244:	adrp	x8, 421000 <ferror@plt+0x1e730>
  406248:	ldr	x8, [x8, #3992]
  40624c:	adrp	x9, 410000 <ferror@plt+0xd730>
  406250:	add	x9, x9, #0xb95
  406254:	mov	w10, #0xffffffff            	// #-1
  406258:	stur	x0, [x29, #-8]
  40625c:	str	x1, [sp, #16]
  406260:	ldr	x0, [x8]
  406264:	ldr	x2, [sp, #16]
  406268:	ldur	x3, [x29, #-8]
  40626c:	mov	x1, x9
  406270:	str	w10, [sp, #12]
  406274:	bl	402890 <fprintf@plt>
  406278:	ldr	w10, [sp, #12]
  40627c:	mov	w0, w10
  406280:	bl	402230 <exit@plt>
  406284:	sub	sp, sp, #0x30
  406288:	stp	x29, x30, [sp, #32]
  40628c:	add	x29, sp, #0x20
  406290:	adrp	x8, 421000 <ferror@plt+0x1e730>
  406294:	ldr	x8, [x8, #3992]
  406298:	adrp	x9, 410000 <ferror@plt+0xd730>
  40629c:	add	x9, x9, #0xbb8
  4062a0:	mov	w10, #0xffffffff            	// #-1
  4062a4:	stur	x0, [x29, #-8]
  4062a8:	str	x1, [sp, #16]
  4062ac:	ldr	x0, [x8]
  4062b0:	ldur	x2, [x29, #-8]
  4062b4:	ldr	x3, [sp, #16]
  4062b8:	mov	x1, x9
  4062bc:	str	w10, [sp, #12]
  4062c0:	bl	402890 <fprintf@plt>
  4062c4:	ldr	w10, [sp, #12]
  4062c8:	mov	w0, w10
  4062cc:	bl	402230 <exit@plt>
  4062d0:	sub	sp, sp, #0x30
  4062d4:	stp	x29, x30, [sp, #32]
  4062d8:	add	x29, sp, #0x20
  4062dc:	adrp	x8, 421000 <ferror@plt+0x1e730>
  4062e0:	ldr	x8, [x8, #3992]
  4062e4:	adrp	x9, 410000 <ferror@plt+0xd730>
  4062e8:	add	x9, x9, #0xbea
  4062ec:	mov	w10, #0xffffffff            	// #-1
  4062f0:	stur	x0, [x29, #-8]
  4062f4:	str	x1, [sp, #16]
  4062f8:	ldr	x0, [x8]
  4062fc:	ldur	x2, [x29, #-8]
  406300:	ldr	x3, [sp, #16]
  406304:	mov	x1, x9
  406308:	str	w10, [sp, #12]
  40630c:	bl	402890 <fprintf@plt>
  406310:	ldr	w10, [sp, #12]
  406314:	mov	w0, w10
  406318:	bl	402230 <exit@plt>
  40631c:	sub	sp, sp, #0x20
  406320:	stp	x29, x30, [sp, #16]
  406324:	add	x29, sp, #0x10
  406328:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40632c:	ldr	x8, [x8, #3992]
  406330:	adrp	x1, 410000 <ferror@plt+0xd730>
  406334:	add	x1, x1, #0xc22
  406338:	mov	w9, #0xffffffff            	// #-1
  40633c:	str	x0, [sp, #8]
  406340:	ldr	x0, [x8]
  406344:	ldr	x2, [sp, #8]
  406348:	str	w9, [sp, #4]
  40634c:	bl	402890 <fprintf@plt>
  406350:	ldr	w9, [sp, #4]
  406354:	mov	w0, w9
  406358:	ldp	x29, x30, [sp, #16]
  40635c:	add	sp, sp, #0x20
  406360:	ret
  406364:	sub	sp, sp, #0x20
  406368:	stp	x29, x30, [sp, #16]
  40636c:	add	x29, sp, #0x10
  406370:	str	x0, [sp]
  406374:	ldr	x0, [sp]
  406378:	bl	402210 <strlen@plt>
  40637c:	cmp	x0, #0x10
  406380:	b.cc	406390 <ferror@plt+0x3ac0>  // b.lo, b.ul, b.last
  406384:	mov	w8, #0xffffffff            	// #-1
  406388:	stur	w8, [x29, #-4]
  40638c:	b	40639c <ferror@plt+0x3acc>
  406390:	ldr	x0, [sp]
  406394:	bl	4063ac <ferror@plt+0x3adc>
  406398:	stur	w0, [x29, #-4]
  40639c:	ldur	w0, [x29, #-4]
  4063a0:	ldp	x29, x30, [sp, #16]
  4063a4:	add	sp, sp, #0x20
  4063a8:	ret
  4063ac:	sub	sp, sp, #0x20
  4063b0:	stp	x29, x30, [sp, #16]
  4063b4:	add	x29, sp, #0x10
  4063b8:	str	x0, [sp]
  4063bc:	ldr	x8, [sp]
  4063c0:	ldrb	w9, [x8]
  4063c4:	cbnz	w9, 4063d4 <ferror@plt+0x3b04>
  4063c8:	mov	w8, #0xffffffff            	// #-1
  4063cc:	stur	w8, [x29, #-4]
  4063d0:	b	40642c <ferror@plt+0x3b5c>
  4063d4:	ldr	x8, [sp]
  4063d8:	ldrb	w9, [x8]
  4063dc:	cbz	w9, 406428 <ferror@plt+0x3b58>
  4063e0:	ldr	x8, [sp]
  4063e4:	ldrb	w9, [x8]
  4063e8:	cmp	w9, #0x2f
  4063ec:	b.eq	40640c <ferror@plt+0x3b3c>  // b.none
  4063f0:	bl	4025f0 <__ctype_b_loc@plt>
  4063f4:	ldr	x8, [x0]
  4063f8:	ldr	x9, [sp]
  4063fc:	ldrb	w10, [x9]
  406400:	ldrh	w10, [x8, w10, sxtw #1]
  406404:	and	w10, w10, #0x2000
  406408:	cbz	w10, 406418 <ferror@plt+0x3b48>
  40640c:	mov	w8, #0xffffffff            	// #-1
  406410:	stur	w8, [x29, #-4]
  406414:	b	40642c <ferror@plt+0x3b5c>
  406418:	ldr	x8, [sp]
  40641c:	add	x8, x8, #0x1
  406420:	str	x8, [sp]
  406424:	b	4063d4 <ferror@plt+0x3b04>
  406428:	stur	wzr, [x29, #-4]
  40642c:	ldur	w0, [x29, #-4]
  406430:	ldp	x29, x30, [sp, #16]
  406434:	add	sp, sp, #0x20
  406438:	ret
  40643c:	sub	sp, sp, #0x20
  406440:	stp	x29, x30, [sp, #16]
  406444:	add	x29, sp, #0x10
  406448:	str	x0, [sp, #8]
  40644c:	ldr	x0, [sp, #8]
  406450:	bl	4063ac <ferror@plt+0x3adc>
  406454:	ldp	x29, x30, [sp, #16]
  406458:	add	sp, sp, #0x20
  40645c:	ret
  406460:	sub	sp, sp, #0x30
  406464:	stp	x29, x30, [sp, #32]
  406468:	add	x29, sp, #0x20
  40646c:	stur	x0, [x29, #-8]
  406470:	str	x1, [sp, #16]
  406474:	ldr	x0, [sp, #16]
  406478:	bl	406364 <ferror@plt+0x3a94>
  40647c:	str	w0, [sp, #12]
  406480:	ldr	w8, [sp, #12]
  406484:	cbnz	w8, 406498 <ferror@plt+0x3bc8>
  406488:	ldur	x0, [x29, #-8]
  40648c:	ldr	x1, [sp, #16]
  406490:	mov	x2, #0x10                  	// #16
  406494:	bl	4027f0 <strncpy@plt>
  406498:	ldr	w0, [sp, #12]
  40649c:	ldp	x29, x30, [sp, #32]
  4064a0:	add	sp, sp, #0x30
  4064a4:	ret
  4064a8:	sub	sp, sp, #0x30
  4064ac:	stp	x29, x30, [sp, #32]
  4064b0:	add	x29, sp, #0x20
  4064b4:	stur	w0, [x29, #-12]
  4064b8:	str	x1, [sp, #8]
  4064bc:	ldr	x8, [sp, #8]
  4064c0:	cbz	x8, 4064d4 <ferror@plt+0x3c04>
  4064c4:	ldr	x0, [sp, #8]
  4064c8:	bl	406530 <ferror@plt+0x3c60>
  4064cc:	str	x0, [sp]
  4064d0:	b	406500 <ferror@plt+0x3c30>
  4064d4:	adrp	x8, 421000 <ferror@plt+0x1e730>
  4064d8:	ldr	x8, [x8, #3992]
  4064dc:	ldr	x0, [x8]
  4064e0:	ldur	w2, [x29, #-12]
  4064e4:	adrp	x1, 410000 <ferror@plt+0xd730>
  4064e8:	add	x1, x1, #0xc3b
  4064ec:	bl	402890 <fprintf@plt>
  4064f0:	ldur	w9, [x29, #-12]
  4064f4:	mov	w0, w9
  4064f8:	bl	408cc0 <ferror@plt+0x63f0>
  4064fc:	str	x0, [sp]
  406500:	ldr	x0, [sp]
  406504:	bl	406364 <ferror@plt+0x3a94>
  406508:	cbz	w0, 406518 <ferror@plt+0x3c48>
  40650c:	mov	x8, xzr
  406510:	stur	x8, [x29, #-8]
  406514:	b	406520 <ferror@plt+0x3c50>
  406518:	ldr	x8, [sp]
  40651c:	stur	x8, [x29, #-8]
  406520:	ldur	x0, [x29, #-8]
  406524:	ldp	x29, x30, [sp, #32]
  406528:	add	sp, sp, #0x30
  40652c:	ret
  406530:	sub	sp, sp, #0x10
  406534:	str	x0, [sp, #8]
  406538:	ldr	x8, [sp, #8]
  40653c:	add	x0, x8, #0x4
  406540:	add	sp, sp, #0x10
  406544:	ret
  406548:	sub	sp, sp, #0x20
  40654c:	str	x0, [sp, #16]
  406550:	str	x1, [sp, #8]
  406554:	ldr	x8, [sp, #16]
  406558:	ldrb	w9, [x8]
  40655c:	cbnz	w9, 406570 <ferror@plt+0x3ca0>
  406560:	mov	w8, #0x1                   	// #1
  406564:	and	w8, w8, #0x1
  406568:	strb	w8, [sp, #31]
  40656c:	b	4065ec <ferror@plt+0x3d1c>
  406570:	ldr	x8, [sp, #8]
  406574:	ldrb	w9, [x8]
  406578:	mov	w10, #0x0                   	// #0
  40657c:	str	w10, [sp, #4]
  406580:	cbz	w9, 4065a0 <ferror@plt+0x3cd0>
  406584:	ldr	x8, [sp, #16]
  406588:	ldrb	w9, [x8]
  40658c:	ldr	x8, [sp, #8]
  406590:	ldrb	w10, [x8]
  406594:	cmp	w9, w10
  406598:	cset	w9, eq  // eq = none
  40659c:	str	w9, [sp, #4]
  4065a0:	ldr	w8, [sp, #4]
  4065a4:	tbnz	w8, #0, 4065ac <ferror@plt+0x3cdc>
  4065a8:	b	4065c8 <ferror@plt+0x3cf8>
  4065ac:	ldr	x8, [sp, #16]
  4065b0:	add	x8, x8, #0x1
  4065b4:	str	x8, [sp, #16]
  4065b8:	ldr	x8, [sp, #8]
  4065bc:	add	x8, x8, #0x1
  4065c0:	str	x8, [sp, #8]
  4065c4:	b	406570 <ferror@plt+0x3ca0>
  4065c8:	ldr	x8, [sp, #16]
  4065cc:	ldrb	w9, [x8]
  4065d0:	cmp	w9, #0x0
  4065d4:	cset	w9, ne  // ne = any
  4065d8:	mov	w10, #0x1                   	// #1
  4065dc:	eor	w9, w9, #0x1
  4065e0:	eor	w9, w9, w10
  4065e4:	and	w9, w9, w10
  4065e8:	strb	w9, [sp, #31]
  4065ec:	ldrb	w8, [sp, #31]
  4065f0:	and	w0, w8, #0x1
  4065f4:	add	sp, sp, #0x20
  4065f8:	ret
  4065fc:	sub	sp, sp, #0x50
  406600:	stp	x29, x30, [sp, #64]
  406604:	add	x29, sp, #0x40
  406608:	stur	x0, [x29, #-16]
  40660c:	stur	x1, [x29, #-24]
  406610:	stur	w2, [x29, #-28]
  406614:	ldur	x8, [x29, #-16]
  406618:	add	x8, x8, #0x8
  40661c:	str	x8, [sp, #24]
  406620:	ldur	x8, [x29, #-24]
  406624:	add	x8, x8, #0x8
  406628:	str	x8, [sp, #16]
  40662c:	ldur	w9, [x29, #-28]
  406630:	asr	w9, w9, #5
  406634:	str	w9, [sp, #12]
  406638:	ldur	w9, [x29, #-28]
  40663c:	and	w9, w9, #0x1f
  406640:	stur	w9, [x29, #-28]
  406644:	ldr	w9, [sp, #12]
  406648:	cbz	w9, 406678 <ferror@plt+0x3da8>
  40664c:	ldr	x0, [sp, #24]
  406650:	ldr	x1, [sp, #16]
  406654:	ldr	w8, [sp, #12]
  406658:	lsl	w8, w8, #2
  40665c:	mov	w2, w8
  406660:	sxtw	x2, w2
  406664:	bl	4025c0 <memcmp@plt>
  406668:	cbz	w0, 406678 <ferror@plt+0x3da8>
  40666c:	mov	w8, #0xffffffff            	// #-1
  406670:	stur	w8, [x29, #-4]
  406674:	b	4066e4 <ferror@plt+0x3e14>
  406678:	ldur	w8, [x29, #-28]
  40667c:	cbz	w8, 4066e0 <ferror@plt+0x3e10>
  406680:	ldr	x8, [sp, #24]
  406684:	ldrsw	x9, [sp, #12]
  406688:	ldr	w10, [x8, x9, lsl #2]
  40668c:	str	w10, [sp, #8]
  406690:	ldr	x8, [sp, #16]
  406694:	ldrsw	x9, [sp, #12]
  406698:	ldr	w10, [x8, x9, lsl #2]
  40669c:	str	w10, [sp, #4]
  4066a0:	ldur	w10, [x29, #-28]
  4066a4:	mov	w11, #0x20                  	// #32
  4066a8:	subs	w10, w11, w10
  4066ac:	mov	w11, #0xffffffff            	// #-1
  4066b0:	lsl	w0, w11, w10
  4066b4:	bl	402270 <htonl@plt>
  4066b8:	str	w0, [sp]
  4066bc:	ldr	w10, [sp, #8]
  4066c0:	ldr	w11, [sp, #4]
  4066c4:	eor	w10, w10, w11
  4066c8:	ldr	w11, [sp]
  4066cc:	and	w10, w10, w11
  4066d0:	cbz	w10, 4066e0 <ferror@plt+0x3e10>
  4066d4:	mov	w8, #0x1                   	// #1
  4066d8:	stur	w8, [x29, #-4]
  4066dc:	b	4066e4 <ferror@plt+0x3e14>
  4066e0:	stur	wzr, [x29, #-4]
  4066e4:	ldur	w0, [x29, #-4]
  4066e8:	ldp	x29, x30, [sp, #64]
  4066ec:	add	sp, sp, #0x50
  4066f0:	ret
  4066f4:	sub	sp, sp, #0x140
  4066f8:	stp	x29, x30, [sp, #288]
  4066fc:	str	x28, [sp, #304]
  406700:	add	x29, sp, #0x120
  406704:	stur	x0, [x29, #-16]
  406708:	stur	x1, [x29, #-24]
  40670c:	ldur	x8, [x29, #-24]
  406710:	cbz	x8, 406734 <ferror@plt+0x3e64>
  406714:	ldur	x8, [x29, #-16]
  406718:	ldrh	w9, [x8, #6]
  40671c:	cbz	w9, 406734 <ferror@plt+0x3e64>
  406720:	ldur	x8, [x29, #-16]
  406724:	ldrsh	w9, [x8, #4]
  406728:	cmp	w9, #0x0
  40672c:	cset	w9, gt
  406730:	tbnz	w9, #0, 40673c <ferror@plt+0x3e6c>
  406734:	stur	wzr, [x29, #-4]
  406738:	b	406778 <ferror@plt+0x3ea8>
  40673c:	ldur	x1, [x29, #-24]
  406740:	ldur	x8, [x29, #-16]
  406744:	ldrh	w2, [x8, #6]
  406748:	mov	x0, sp
  40674c:	bl	405f08 <ferror@plt+0x3638>
  406750:	cbz	w0, 406760 <ferror@plt+0x3e90>
  406754:	mov	w8, #0xffffffff            	// #-1
  406758:	stur	w8, [x29, #-4]
  40675c:	b	406778 <ferror@plt+0x3ea8>
  406760:	ldur	x1, [x29, #-16]
  406764:	ldur	x8, [x29, #-16]
  406768:	ldrsh	w2, [x8, #4]
  40676c:	mov	x0, sp
  406770:	bl	4065fc <ferror@plt+0x3d2c>
  406774:	stur	w0, [x29, #-4]
  406778:	ldur	w0, [x29, #-4]
  40677c:	ldr	x28, [sp, #304]
  406780:	ldp	x29, x30, [sp, #288]
  406784:	add	sp, sp, #0x140
  406788:	ret
  40678c:	stp	x29, x30, [sp, #-32]!
  406790:	str	x28, [sp, #16]
  406794:	mov	x29, sp
  406798:	sub	sp, sp, #0x430
  40679c:	adrp	x0, 410000 <ferror@plt+0xd730>
  4067a0:	add	x0, x0, #0xc67
  4067a4:	str	wzr, [sp, #40]
  4067a8:	bl	402850 <getenv@plt>
  4067ac:	cbz	x0, 4067e8 <ferror@plt+0x3f18>
  4067b0:	adrp	x0, 410000 <ferror@plt+0xd730>
  4067b4:	add	x0, x0, #0xc67
  4067b8:	bl	402850 <getenv@plt>
  4067bc:	bl	4023b0 <atoi@plt>
  4067c0:	str	w0, [sp, #20]
  4067c4:	cbz	w0, 4067d4 <ferror@plt+0x3f04>
  4067c8:	ldr	w8, [sp, #20]
  4067cc:	str	w8, [sp, #16]
  4067d0:	b	4067dc <ferror@plt+0x3f0c>
  4067d4:	mov	w8, #0x64                  	// #100
  4067d8:	str	w8, [sp, #16]
  4067dc:	ldr	w8, [sp, #16]
  4067e0:	stur	w8, [x29, #-4]
  4067e4:	b	4068f4 <ferror@plt+0x4024>
  4067e8:	adrp	x0, 410000 <ferror@plt+0xd730>
  4067ec:	add	x0, x0, #0xc6a
  4067f0:	bl	402850 <getenv@plt>
  4067f4:	cbz	x0, 406828 <ferror@plt+0x3f58>
  4067f8:	adrp	x0, 410000 <ferror@plt+0xd730>
  4067fc:	add	x0, x0, #0xc6a
  406800:	bl	402850 <getenv@plt>
  406804:	add	x8, sp, #0x2c
  406808:	str	x0, [sp, #8]
  40680c:	mov	x0, x8
  406810:	mov	x1, #0x3ff                 	// #1023
  406814:	adrp	x2, 410000 <ferror@plt+0xd730>
  406818:	add	x2, x2, #0xa44
  40681c:	ldr	x3, [sp, #8]
  406820:	bl	402350 <snprintf@plt>
  406824:	b	406878 <ferror@plt+0x3fa8>
  406828:	adrp	x0, 410000 <ferror@plt+0xd730>
  40682c:	add	x0, x0, #0x7c4
  406830:	bl	402850 <getenv@plt>
  406834:	cbz	x0, 406868 <ferror@plt+0x3f98>
  406838:	adrp	x0, 410000 <ferror@plt+0xd730>
  40683c:	add	x0, x0, #0x7c4
  406840:	bl	402850 <getenv@plt>
  406844:	add	x8, sp, #0x2c
  406848:	str	x0, [sp]
  40684c:	mov	x0, x8
  406850:	mov	x1, #0x3ff                 	// #1023
  406854:	adrp	x2, 410000 <ferror@plt+0xd730>
  406858:	add	x2, x2, #0xc7a
  40685c:	ldr	x3, [sp]
  406860:	bl	402350 <snprintf@plt>
  406864:	b	406878 <ferror@plt+0x3fa8>
  406868:	add	x0, sp, #0x2c
  40686c:	adrp	x1, 410000 <ferror@plt+0xd730>
  406870:	add	x1, x1, #0xc88
  406874:	bl	402710 <strcpy@plt>
  406878:	add	x0, sp, #0x2c
  40687c:	adrp	x1, 410000 <ferror@plt+0xd730>
  406880:	add	x1, x1, #0xed0
  406884:	bl	402730 <fopen64@plt>
  406888:	str	x0, [sp, #32]
  40688c:	ldr	x8, [sp, #32]
  406890:	cbz	x8, 4068d8 <ferror@plt+0x4008>
  406894:	ldr	x0, [sp, #32]
  406898:	adrp	x1, 410000 <ferror@plt+0xd730>
  40689c:	add	x1, x1, #0xc99
  4068a0:	add	x2, sp, #0x1c
  4068a4:	add	x3, sp, #0x18
  4068a8:	bl	402420 <__isoc99_fscanf@plt>
  4068ac:	cmp	w0, #0x2
  4068b0:	b.ne	4068d0 <ferror@plt+0x4000>  // b.any
  4068b4:	ldr	w8, [sp, #28]
  4068b8:	mov	w9, #0x4240                	// #16960
  4068bc:	movk	w9, #0xf, lsl #16
  4068c0:	cmp	w8, w9
  4068c4:	b.ne	4068d0 <ferror@plt+0x4000>  // b.any
  4068c8:	ldr	w8, [sp, #24]
  4068cc:	str	w8, [sp, #40]
  4068d0:	ldr	x0, [sp, #32]
  4068d4:	bl	4023a0 <fclose@plt>
  4068d8:	ldr	w8, [sp, #40]
  4068dc:	cbz	w8, 4068ec <ferror@plt+0x401c>
  4068e0:	ldr	w8, [sp, #40]
  4068e4:	stur	w8, [x29, #-4]
  4068e8:	b	4068f4 <ferror@plt+0x4024>
  4068ec:	mov	w8, #0x64                  	// #100
  4068f0:	stur	w8, [x29, #-4]
  4068f4:	ldur	w0, [x29, #-4]
  4068f8:	add	sp, sp, #0x430
  4068fc:	ldr	x28, [sp, #16]
  406900:	ldp	x29, x30, [sp], #32
  406904:	ret
  406908:	stp	x29, x30, [sp, #-16]!
  40690c:	mov	x29, sp
  406910:	mov	w0, #0x2                   	// #2
  406914:	bl	402770 <sysconf@plt>
  406918:	ldp	x29, x30, [sp], #16
  40691c:	ret
  406920:	sub	sp, sp, #0x50
  406924:	stp	x29, x30, [sp, #64]
  406928:	add	x29, sp, #0x40
  40692c:	stur	w0, [x29, #-12]
  406930:	stur	w1, [x29, #-16]
  406934:	stur	x2, [x29, #-24]
  406938:	str	x3, [sp, #32]
  40693c:	str	w4, [sp, #28]
  406940:	ldur	w8, [x29, #-12]
  406944:	subs	w8, w8, #0x2
  406948:	mov	w9, w8
  40694c:	ubfx	x9, x9, #0, #32
  406950:	cmp	x9, #0x1a
  406954:	str	x9, [sp, #8]
  406958:	b.hi	406a3c <ferror@plt+0x416c>  // b.pmore
  40695c:	adrp	x8, 410000 <ferror@plt+0xd730>
  406960:	add	x8, x8, #0x928
  406964:	ldr	x11, [sp, #8]
  406968:	ldrsw	x10, [x8, x11, lsl #2]
  40696c:	add	x9, x8, x10
  406970:	br	x9
  406974:	ldur	w0, [x29, #-12]
  406978:	ldur	x1, [x29, #-24]
  40697c:	ldr	x2, [sp, #32]
  406980:	ldr	w3, [sp, #28]
  406984:	bl	4028c0 <inet_ntop@plt>
  406988:	stur	x0, [x29, #-8]
  40698c:	b	406a48 <ferror@plt+0x4178>
  406990:	ldur	w0, [x29, #-12]
  406994:	ldur	x1, [x29, #-24]
  406998:	ldr	x2, [sp, #32]
  40699c:	ldrsw	x3, [sp, #28]
  4069a0:	bl	40c0e8 <ferror@plt+0x9818>
  4069a4:	stur	x0, [x29, #-8]
  4069a8:	b	406a48 <ferror@plt+0x4178>
  4069ac:	ldur	x0, [x29, #-24]
  4069b0:	ldur	w1, [x29, #-16]
  4069b4:	ldr	x3, [sp, #32]
  4069b8:	ldr	w4, [sp, #28]
  4069bc:	mov	w2, #0xffff                	// #65535
  4069c0:	bl	409ab4 <ferror@plt+0x71e4>
  4069c4:	stur	x0, [x29, #-8]
  4069c8:	b	406a48 <ferror@plt+0x4178>
  4069cc:	ldur	x8, [x29, #-24]
  4069d0:	str	x8, [sp, #16]
  4069d4:	ldr	x8, [sp, #16]
  4069d8:	ldrh	w9, [x8]
  4069dc:	cmp	w9, #0x2
  4069e0:	str	w9, [sp, #4]
  4069e4:	b.eq	4069fc <ferror@plt+0x412c>  // b.none
  4069e8:	b	4069ec <ferror@plt+0x411c>
  4069ec:	ldr	w8, [sp, #4]
  4069f0:	cmp	w8, #0xa
  4069f4:	b.eq	406a1c <ferror@plt+0x414c>  // b.none
  4069f8:	b	406a3c <ferror@plt+0x416c>
  4069fc:	ldr	x8, [sp, #16]
  406a00:	add	x1, x8, #0x4
  406a04:	ldr	x2, [sp, #32]
  406a08:	ldr	w3, [sp, #28]
  406a0c:	mov	w0, #0x2                   	// #2
  406a10:	bl	4028c0 <inet_ntop@plt>
  406a14:	stur	x0, [x29, #-8]
  406a18:	b	406a48 <ferror@plt+0x4178>
  406a1c:	ldr	x8, [sp, #16]
  406a20:	add	x1, x8, #0x8
  406a24:	ldr	x2, [sp, #32]
  406a28:	ldr	w3, [sp, #28]
  406a2c:	mov	w0, #0xa                   	// #10
  406a30:	bl	4028c0 <inet_ntop@plt>
  406a34:	stur	x0, [x29, #-8]
  406a38:	b	406a48 <ferror@plt+0x4178>
  406a3c:	adrp	x8, 410000 <ferror@plt+0xd730>
  406a40:	add	x8, x8, #0xcac
  406a44:	stur	x8, [x29, #-8]
  406a48:	ldur	x0, [x29, #-8]
  406a4c:	ldp	x29, x30, [sp, #64]
  406a50:	add	sp, sp, #0x50
  406a54:	ret
  406a58:	sub	sp, sp, #0x20
  406a5c:	stp	x29, x30, [sp, #16]
  406a60:	add	x29, sp, #0x10
  406a64:	adrp	x3, 422000 <ferror@plt+0x1f730>
  406a68:	add	x3, x3, #0x438
  406a6c:	mov	w4, #0x100                 	// #256
  406a70:	stur	w0, [x29, #-4]
  406a74:	str	w1, [sp, #8]
  406a78:	str	x2, [sp]
  406a7c:	ldur	w0, [x29, #-4]
  406a80:	ldr	w1, [sp, #8]
  406a84:	ldr	x2, [sp]
  406a88:	bl	406920 <ferror@plt+0x4050>
  406a8c:	ldp	x29, x30, [sp, #16]
  406a90:	add	sp, sp, #0x20
  406a94:	ret
  406a98:	sub	sp, sp, #0x20
  406a9c:	stp	x29, x30, [sp, #16]
  406aa0:	add	x29, sp, #0x10
  406aa4:	adrp	x1, 410000 <ferror@plt+0xd730>
  406aa8:	add	x1, x1, #0xcb0
  406aac:	str	x0, [sp, #8]
  406ab0:	str	wzr, [sp, #4]
  406ab4:	ldr	x0, [sp, #8]
  406ab8:	bl	4025e0 <strcmp@plt>
  406abc:	cbnz	w0, 406acc <ferror@plt+0x41fc>
  406ac0:	mov	w8, #0x2                   	// #2
  406ac4:	str	w8, [sp, #4]
  406ac8:	b	406b68 <ferror@plt+0x4298>
  406acc:	ldr	x0, [sp, #8]
  406ad0:	adrp	x1, 410000 <ferror@plt+0xd730>
  406ad4:	add	x1, x1, #0xcb5
  406ad8:	bl	4025e0 <strcmp@plt>
  406adc:	cbnz	w0, 406aec <ferror@plt+0x421c>
  406ae0:	mov	w8, #0xa                   	// #10
  406ae4:	str	w8, [sp, #4]
  406ae8:	b	406b68 <ferror@plt+0x4298>
  406aec:	ldr	x0, [sp, #8]
  406af0:	adrp	x1, 411000 <ferror@plt+0xe730>
  406af4:	add	x1, x1, #0x321
  406af8:	bl	4025e0 <strcmp@plt>
  406afc:	cbnz	w0, 406b0c <ferror@plt+0x423c>
  406b00:	mov	w8, #0x11                  	// #17
  406b04:	str	w8, [sp, #4]
  406b08:	b	406b68 <ferror@plt+0x4298>
  406b0c:	ldr	x0, [sp, #8]
  406b10:	adrp	x1, 410000 <ferror@plt+0xd730>
  406b14:	add	x1, x1, #0xcbb
  406b18:	bl	4025e0 <strcmp@plt>
  406b1c:	cbnz	w0, 406b2c <ferror@plt+0x425c>
  406b20:	mov	w8, #0x4                   	// #4
  406b24:	str	w8, [sp, #4]
  406b28:	b	406b68 <ferror@plt+0x4298>
  406b2c:	ldr	x0, [sp, #8]
  406b30:	adrp	x1, 410000 <ferror@plt+0xd730>
  406b34:	add	x1, x1, #0xcbf
  406b38:	bl	4025e0 <strcmp@plt>
  406b3c:	cbnz	w0, 406b4c <ferror@plt+0x427c>
  406b40:	mov	w8, #0x1c                  	// #28
  406b44:	str	w8, [sp, #4]
  406b48:	b	406b68 <ferror@plt+0x4298>
  406b4c:	ldr	x0, [sp, #8]
  406b50:	adrp	x1, 410000 <ferror@plt+0xd730>
  406b54:	add	x1, x1, #0xcc4
  406b58:	bl	4025e0 <strcmp@plt>
  406b5c:	cbnz	w0, 406b68 <ferror@plt+0x4298>
  406b60:	mov	w8, #0x7                   	// #7
  406b64:	str	w8, [sp, #4]
  406b68:	ldr	w0, [sp, #4]
  406b6c:	ldp	x29, x30, [sp, #16]
  406b70:	add	sp, sp, #0x20
  406b74:	ret
  406b78:	sub	sp, sp, #0x10
  406b7c:	str	w0, [sp, #4]
  406b80:	ldr	w8, [sp, #4]
  406b84:	cmp	w8, #0x2
  406b88:	b.ne	406b9c <ferror@plt+0x42cc>  // b.any
  406b8c:	adrp	x8, 410000 <ferror@plt+0xd730>
  406b90:	add	x8, x8, #0xcb0
  406b94:	str	x8, [sp, #8]
  406b98:	b	406c34 <ferror@plt+0x4364>
  406b9c:	ldr	w8, [sp, #4]
  406ba0:	cmp	w8, #0xa
  406ba4:	b.ne	406bb8 <ferror@plt+0x42e8>  // b.any
  406ba8:	adrp	x8, 410000 <ferror@plt+0xd730>
  406bac:	add	x8, x8, #0xcb5
  406bb0:	str	x8, [sp, #8]
  406bb4:	b	406c34 <ferror@plt+0x4364>
  406bb8:	ldr	w8, [sp, #4]
  406bbc:	cmp	w8, #0x11
  406bc0:	b.ne	406bd4 <ferror@plt+0x4304>  // b.any
  406bc4:	adrp	x8, 411000 <ferror@plt+0xe730>
  406bc8:	add	x8, x8, #0x321
  406bcc:	str	x8, [sp, #8]
  406bd0:	b	406c34 <ferror@plt+0x4364>
  406bd4:	ldr	w8, [sp, #4]
  406bd8:	cmp	w8, #0x4
  406bdc:	b.ne	406bf0 <ferror@plt+0x4320>  // b.any
  406be0:	adrp	x8, 410000 <ferror@plt+0xd730>
  406be4:	add	x8, x8, #0xcbb
  406be8:	str	x8, [sp, #8]
  406bec:	b	406c34 <ferror@plt+0x4364>
  406bf0:	ldr	w8, [sp, #4]
  406bf4:	cmp	w8, #0x1c
  406bf8:	b.ne	406c0c <ferror@plt+0x433c>  // b.any
  406bfc:	adrp	x8, 410000 <ferror@plt+0xd730>
  406c00:	add	x8, x8, #0xcbf
  406c04:	str	x8, [sp, #8]
  406c08:	b	406c34 <ferror@plt+0x4364>
  406c0c:	ldr	w8, [sp, #4]
  406c10:	cmp	w8, #0x7
  406c14:	b.ne	406c28 <ferror@plt+0x4358>  // b.any
  406c18:	adrp	x8, 410000 <ferror@plt+0xd730>
  406c1c:	add	x8, x8, #0xcc4
  406c20:	str	x8, [sp, #8]
  406c24:	b	406c34 <ferror@plt+0x4364>
  406c28:	adrp	x8, 410000 <ferror@plt+0xd730>
  406c2c:	add	x8, x8, #0xcac
  406c30:	str	x8, [sp, #8]
  406c34:	ldr	x0, [sp, #8]
  406c38:	add	sp, sp, #0x10
  406c3c:	ret
  406c40:	sub	sp, sp, #0x50
  406c44:	stp	x29, x30, [sp, #64]
  406c48:	add	x29, sp, #0x40
  406c4c:	adrp	x8, 421000 <ferror@plt+0x1e730>
  406c50:	ldr	x8, [x8, #4064]
  406c54:	stur	w0, [x29, #-12]
  406c58:	stur	w1, [x29, #-16]
  406c5c:	stur	x2, [x29, #-24]
  406c60:	str	x3, [sp, #32]
  406c64:	str	w4, [sp, #28]
  406c68:	ldr	w9, [x8]
  406c6c:	cbz	w9, 406cd4 <ferror@plt+0x4404>
  406c70:	ldur	w8, [x29, #-16]
  406c74:	cmp	w8, #0x0
  406c78:	cset	w8, gt
  406c7c:	tbnz	w8, #0, 406c90 <ferror@plt+0x43c0>
  406c80:	ldur	w0, [x29, #-12]
  406c84:	bl	406d00 <ferror@plt+0x4430>
  406c88:	str	w0, [sp, #12]
  406c8c:	b	406c98 <ferror@plt+0x43c8>
  406c90:	ldur	w8, [x29, #-16]
  406c94:	str	w8, [sp, #12]
  406c98:	ldr	w8, [sp, #12]
  406c9c:	stur	w8, [x29, #-16]
  406ca0:	ldur	w8, [x29, #-16]
  406ca4:	cmp	w8, #0x0
  406ca8:	cset	w8, le
  406cac:	tbnz	w8, #0, 406cd4 <ferror@plt+0x4404>
  406cb0:	ldur	x0, [x29, #-24]
  406cb4:	ldur	w1, [x29, #-16]
  406cb8:	ldur	w2, [x29, #-12]
  406cbc:	bl	406d34 <ferror@plt+0x4464>
  406cc0:	str	x0, [sp, #16]
  406cc4:	cbz	x0, 406cd4 <ferror@plt+0x4404>
  406cc8:	ldr	x8, [sp, #16]
  406ccc:	stur	x8, [x29, #-8]
  406cd0:	b	406cf0 <ferror@plt+0x4420>
  406cd4:	ldur	w0, [x29, #-12]
  406cd8:	ldur	w1, [x29, #-16]
  406cdc:	ldur	x2, [x29, #-24]
  406ce0:	ldr	x3, [sp, #32]
  406ce4:	ldr	w4, [sp, #28]
  406ce8:	bl	406920 <ferror@plt+0x4050>
  406cec:	stur	x0, [x29, #-8]
  406cf0:	ldur	x0, [x29, #-8]
  406cf4:	ldp	x29, x30, [sp, #64]
  406cf8:	add	sp, sp, #0x50
  406cfc:	ret
  406d00:	sub	sp, sp, #0x20
  406d04:	stp	x29, x30, [sp, #16]
  406d08:	add	x29, sp, #0x10
  406d0c:	mov	w8, #0x8                   	// #8
  406d10:	stur	w0, [x29, #-4]
  406d14:	ldur	w0, [x29, #-4]
  406d18:	str	w8, [sp, #8]
  406d1c:	bl	405bb0 <ferror@plt+0x32e0>
  406d20:	ldr	w8, [sp, #8]
  406d24:	sdiv	w0, w0, w8
  406d28:	ldp	x29, x30, [sp, #16]
  406d2c:	add	sp, sp, #0x20
  406d30:	ret
  406d34:	sub	sp, sp, #0x60
  406d38:	stp	x29, x30, [sp, #80]
  406d3c:	add	x29, sp, #0x50
  406d40:	adrp	x8, 422000 <ferror@plt+0x1f730>
  406d44:	add	x8, x8, #0x640
  406d48:	stur	x0, [x29, #-16]
  406d4c:	stur	w1, [x29, #-20]
  406d50:	stur	w2, [x29, #-24]
  406d54:	ldur	w9, [x29, #-24]
  406d58:	cmp	w9, #0xa
  406d5c:	str	x8, [sp, #24]
  406d60:	b.ne	406db8 <ferror@plt+0x44e8>  // b.any
  406d64:	ldur	x8, [x29, #-16]
  406d68:	ldr	w9, [x8]
  406d6c:	cbnz	w9, 406db8 <ferror@plt+0x44e8>
  406d70:	ldur	x8, [x29, #-16]
  406d74:	ldr	w9, [x8, #4]
  406d78:	cbnz	w9, 406db8 <ferror@plt+0x44e8>
  406d7c:	ldur	x8, [x29, #-16]
  406d80:	ldr	w9, [x8, #8]
  406d84:	mov	w0, #0xffff                	// #65535
  406d88:	str	w9, [sp, #20]
  406d8c:	bl	402270 <htonl@plt>
  406d90:	ldr	w9, [sp, #20]
  406d94:	cmp	w9, w0
  406d98:	b.ne	406db8 <ferror@plt+0x44e8>  // b.any
  406d9c:	mov	w8, #0x2                   	// #2
  406da0:	stur	w8, [x29, #-24]
  406da4:	ldur	x9, [x29, #-16]
  406da8:	add	x9, x9, #0xc
  406dac:	stur	x9, [x29, #-16]
  406db0:	mov	w8, #0x4                   	// #4
  406db4:	stur	w8, [x29, #-20]
  406db8:	ldur	x8, [x29, #-16]
  406dbc:	ldursw	x9, [x29, #-20]
  406dc0:	add	x8, x8, x9
  406dc4:	ldur	w10, [x8, #-4]
  406dc8:	mov	w11, #0x101                 	// #257
  406dcc:	udiv	w12, w10, w11
  406dd0:	mul	w11, w12, w11
  406dd4:	subs	w10, w10, w11
  406dd8:	str	w10, [sp, #36]
  406ddc:	ldr	w10, [sp, #36]
  406de0:	mov	w8, w10
  406de4:	mov	x9, #0x8                   	// #8
  406de8:	mul	x8, x9, x8
  406dec:	ldr	x9, [sp, #24]
  406df0:	add	x8, x9, x8
  406df4:	ldr	x8, [x8]
  406df8:	stur	x8, [x29, #-32]
  406dfc:	ldur	x8, [x29, #-32]
  406e00:	cbz	x8, 406e64 <ferror@plt+0x4594>
  406e04:	ldur	x8, [x29, #-32]
  406e08:	ldrh	w9, [x8, #22]
  406e0c:	ldur	w10, [x29, #-24]
  406e10:	cmp	w9, w10
  406e14:	b.ne	406e54 <ferror@plt+0x4584>  // b.any
  406e18:	ldur	x8, [x29, #-32]
  406e1c:	ldrh	w9, [x8, #18]
  406e20:	ldur	w10, [x29, #-20]
  406e24:	cmp	w9, w10
  406e28:	b.ne	406e54 <ferror@plt+0x4584>  // b.any
  406e2c:	ldur	x8, [x29, #-32]
  406e30:	add	x0, x8, #0x18
  406e34:	ldur	x1, [x29, #-16]
  406e38:	ldursw	x2, [x29, #-20]
  406e3c:	bl	4025c0 <memcmp@plt>
  406e40:	cbnz	w0, 406e54 <ferror@plt+0x4584>
  406e44:	ldur	x8, [x29, #-32]
  406e48:	ldr	x8, [x8, #8]
  406e4c:	stur	x8, [x29, #-8]
  406e50:	b	406f74 <ferror@plt+0x46a4>
  406e54:	ldur	x8, [x29, #-32]
  406e58:	ldr	x8, [x8]
  406e5c:	stur	x8, [x29, #-32]
  406e60:	b	406dfc <ferror@plt+0x452c>
  406e64:	mov	x0, #0x118                 	// #280
  406e68:	bl	4023f0 <malloc@plt>
  406e6c:	stur	x0, [x29, #-32]
  406e70:	ldur	x8, [x29, #-32]
  406e74:	cbnz	x8, 406e84 <ferror@plt+0x45b4>
  406e78:	mov	x8, xzr
  406e7c:	stur	x8, [x29, #-8]
  406e80:	b	406f74 <ferror@plt+0x46a4>
  406e84:	ldur	w8, [x29, #-24]
  406e88:	ldur	x9, [x29, #-32]
  406e8c:	strh	w8, [x9, #22]
  406e90:	ldur	w8, [x29, #-20]
  406e94:	ldur	x9, [x29, #-32]
  406e98:	strh	w8, [x9, #18]
  406e9c:	ldur	x9, [x29, #-32]
  406ea0:	mov	x10, #0x8                   	// #8
  406ea4:	mov	x11, xzr
  406ea8:	str	x11, [x9, #8]
  406eac:	ldur	x9, [x29, #-32]
  406eb0:	add	x0, x9, #0x18
  406eb4:	ldur	x1, [x29, #-16]
  406eb8:	ldursw	x2, [x29, #-20]
  406ebc:	str	x10, [sp, #8]
  406ec0:	bl	4021e0 <memcpy@plt>
  406ec4:	ldr	w8, [sp, #36]
  406ec8:	mov	w9, w8
  406ecc:	ldr	x10, [sp, #8]
  406ed0:	mul	x9, x10, x9
  406ed4:	ldr	x11, [sp, #24]
  406ed8:	add	x9, x11, x9
  406edc:	ldr	x9, [x9]
  406ee0:	ldur	x12, [x29, #-32]
  406ee4:	str	x9, [x12]
  406ee8:	ldur	x9, [x29, #-32]
  406eec:	ldr	w8, [sp, #36]
  406ef0:	mov	w12, w8
  406ef4:	mul	x12, x10, x12
  406ef8:	add	x12, x11, x12
  406efc:	str	x9, [x12]
  406f00:	adrp	x9, 422000 <ferror@plt+0x1f730>
  406f04:	add	x9, x9, #0x638
  406f08:	ldr	w8, [x9]
  406f0c:	add	w8, w8, #0x1
  406f10:	str	w8, [x9]
  406f14:	cmp	w8, #0x1
  406f18:	b.ne	406f24 <ferror@plt+0x4654>  // b.any
  406f1c:	mov	w0, #0x1                   	// #1
  406f20:	bl	4022c0 <sethostent@plt>
  406f24:	adrp	x8, 421000 <ferror@plt+0x1e730>
  406f28:	ldr	x8, [x8, #4016]
  406f2c:	ldr	x0, [x8]
  406f30:	bl	402700 <fflush@plt>
  406f34:	ldur	x8, [x29, #-16]
  406f38:	ldur	w1, [x29, #-20]
  406f3c:	ldur	w2, [x29, #-24]
  406f40:	mov	x0, x8
  406f44:	bl	402640 <gethostbyaddr@plt>
  406f48:	str	x0, [sp, #40]
  406f4c:	ldr	x8, [sp, #40]
  406f50:	cbz	x8, 406f68 <ferror@plt+0x4698>
  406f54:	ldr	x8, [sp, #40]
  406f58:	ldr	x0, [x8]
  406f5c:	bl	402540 <strdup@plt>
  406f60:	ldur	x8, [x29, #-32]
  406f64:	str	x0, [x8, #8]
  406f68:	ldur	x8, [x29, #-32]
  406f6c:	ldr	x8, [x8, #8]
  406f70:	stur	x8, [x29, #-8]
  406f74:	ldur	x0, [x29, #-8]
  406f78:	ldp	x29, x30, [sp, #80]
  406f7c:	add	sp, sp, #0x60
  406f80:	ret
  406f84:	sub	sp, sp, #0x20
  406f88:	stp	x29, x30, [sp, #16]
  406f8c:	add	x29, sp, #0x10
  406f90:	adrp	x3, 422000 <ferror@plt+0x1f730>
  406f94:	add	x3, x3, #0x538
  406f98:	mov	w4, #0x100                 	// #256
  406f9c:	stur	w0, [x29, #-4]
  406fa0:	str	w1, [sp, #8]
  406fa4:	str	x2, [sp]
  406fa8:	ldur	w0, [x29, #-4]
  406fac:	ldr	w1, [sp, #8]
  406fb0:	ldr	x2, [sp]
  406fb4:	bl	406c40 <ferror@plt+0x4370>
  406fb8:	ldp	x29, x30, [sp, #16]
  406fbc:	add	sp, sp, #0x20
  406fc0:	ret
  406fc4:	sub	sp, sp, #0x40
  406fc8:	stp	x29, x30, [sp, #48]
  406fcc:	add	x29, sp, #0x30
  406fd0:	stur	x0, [x29, #-8]
  406fd4:	stur	w1, [x29, #-12]
  406fd8:	str	x2, [sp, #24]
  406fdc:	str	w3, [sp, #20]
  406fe0:	ldr	x8, [sp, #24]
  406fe4:	str	x8, [sp, #8]
  406fe8:	str	wzr, [sp, #4]
  406fec:	ldr	w8, [sp, #4]
  406ff0:	ldur	w9, [x29, #-12]
  406ff4:	cmp	w8, w9
  406ff8:	b.ge	407050 <ferror@plt+0x4780>  // b.tcont
  406ffc:	ldr	w8, [sp, #20]
  407000:	cmp	w8, #0x3
  407004:	b.ge	40700c <ferror@plt+0x473c>  // b.tcont
  407008:	b	407050 <ferror@plt+0x4780>
  40700c:	ldr	x0, [sp, #8]
  407010:	ldur	x8, [x29, #-8]
  407014:	ldrsw	x9, [sp, #4]
  407018:	ldrb	w2, [x8, x9]
  40701c:	adrp	x1, 410000 <ferror@plt+0xd730>
  407020:	add	x1, x1, #0xe3b
  407024:	bl	402300 <sprintf@plt>
  407028:	ldr	x8, [sp, #8]
  40702c:	add	x8, x8, #0x2
  407030:	str	x8, [sp, #8]
  407034:	ldr	w10, [sp, #20]
  407038:	subs	w10, w10, #0x2
  40703c:	str	w10, [sp, #20]
  407040:	ldr	w8, [sp, #4]
  407044:	add	w8, w8, #0x1
  407048:	str	w8, [sp, #4]
  40704c:	b	406fec <ferror@plt+0x471c>
  407050:	ldr	x0, [sp, #24]
  407054:	ldp	x29, x30, [sp, #48]
  407058:	add	sp, sp, #0x40
  40705c:	ret
  407060:	sub	sp, sp, #0x70
  407064:	stp	x29, x30, [sp, #96]
  407068:	add	x29, sp, #0x60
  40706c:	mov	x8, #0x2                   	// #2
  407070:	stur	x0, [x29, #-16]
  407074:	stur	x1, [x29, #-24]
  407078:	stur	w2, [x29, #-28]
  40707c:	stur	x3, [x29, #-40]
  407080:	stur	wzr, [x29, #-44]
  407084:	ldur	x0, [x29, #-16]
  407088:	str	x8, [sp, #24]
  40708c:	bl	402210 <strlen@plt>
  407090:	ldr	x8, [sp, #24]
  407094:	udiv	x9, x0, x8
  407098:	mul	x9, x9, x8
  40709c:	subs	x9, x0, x9
  4070a0:	cbz	x9, 4070b0 <ferror@plt+0x47e0>
  4070a4:	mov	x8, xzr
  4070a8:	stur	x8, [x29, #-8]
  4070ac:	b	4071a8 <ferror@plt+0x48d8>
  4070b0:	ldur	w8, [x29, #-44]
  4070b4:	ldur	w9, [x29, #-28]
  4070b8:	mov	w10, #0x0                   	// #0
  4070bc:	cmp	w8, w9
  4070c0:	str	w10, [sp, #20]
  4070c4:	b.cs	4070dc <ferror@plt+0x480c>  // b.hs, b.nlast
  4070c8:	ldur	x0, [x29, #-16]
  4070cc:	bl	402210 <strlen@plt>
  4070d0:	cmp	x0, #0x1
  4070d4:	cset	w8, hi  // hi = pmore
  4070d8:	str	w8, [sp, #20]
  4070dc:	ldr	w8, [sp, #20]
  4070e0:	tbnz	w8, #0, 4070e8 <ferror@plt+0x4818>
  4070e4:	b	40718c <ferror@plt+0x48bc>
  4070e8:	ldur	x1, [x29, #-16]
  4070ec:	add	x8, sp, #0x21
  4070f0:	mov	x0, x8
  4070f4:	mov	x2, #0x2                   	// #2
  4070f8:	str	x8, [sp, #8]
  4070fc:	bl	4027f0 <strncpy@plt>
  407100:	mov	w9, #0x0                   	// #0
  407104:	ldr	x8, [sp, #8]
  407108:	strb	w9, [x8, #2]
  40710c:	bl	402840 <__errno_location@plt>
  407110:	str	wzr, [x0]
  407114:	ldr	x0, [sp, #8]
  407118:	add	x1, sp, #0x28
  40711c:	mov	w2, #0x10                  	// #16
  407120:	bl	402200 <strtoul@plt>
  407124:	str	w0, [sp, #36]
  407128:	bl	402840 <__errno_location@plt>
  40712c:	ldr	w9, [x0]
  407130:	cbnz	w9, 40714c <ferror@plt+0x487c>
  407134:	ldr	w8, [sp, #36]
  407138:	cmp	w8, #0xff
  40713c:	b.hi	40714c <ferror@plt+0x487c>  // b.pmore
  407140:	ldr	x8, [sp, #40]
  407144:	ldrb	w9, [x8]
  407148:	cbz	w9, 407158 <ferror@plt+0x4888>
  40714c:	mov	x8, xzr
  407150:	stur	x8, [x29, #-8]
  407154:	b	4071a8 <ferror@plt+0x48d8>
  407158:	ldr	w8, [sp, #36]
  40715c:	ldur	x9, [x29, #-24]
  407160:	ldur	w10, [x29, #-44]
  407164:	mov	w11, w10
  407168:	mov	w10, w11
  40716c:	add	w10, w10, #0x1
  407170:	stur	w10, [x29, #-44]
  407174:	add	x9, x9, x11
  407178:	strb	w8, [x9]
  40717c:	ldur	x9, [x29, #-16]
  407180:	add	x9, x9, #0x2
  407184:	stur	x9, [x29, #-16]
  407188:	b	4070b0 <ferror@plt+0x47e0>
  40718c:	ldur	x8, [x29, #-40]
  407190:	cbz	x8, 4071a0 <ferror@plt+0x48d0>
  407194:	ldur	w8, [x29, #-44]
  407198:	ldur	x9, [x29, #-40]
  40719c:	str	w8, [x9]
  4071a0:	ldur	x8, [x29, #-24]
  4071a4:	stur	x8, [x29, #-8]
  4071a8:	ldur	x0, [x29, #-8]
  4071ac:	ldp	x29, x30, [sp, #96]
  4071b0:	add	sp, sp, #0x70
  4071b4:	ret
  4071b8:	sub	sp, sp, #0x40
  4071bc:	stp	x29, x30, [sp, #48]
  4071c0:	add	x29, sp, #0x30
  4071c4:	stur	x0, [x29, #-16]
  4071c8:	str	x1, [sp, #24]
  4071cc:	str	w2, [sp, #20]
  4071d0:	str	wzr, [sp, #16]
  4071d4:	str	wzr, [sp, #12]
  4071d8:	ldr	w8, [sp, #16]
  4071dc:	ldr	w9, [sp, #20]
  4071e0:	cmp	w8, w9
  4071e4:	b.ge	40729c <ferror@plt+0x49cc>  // b.tcont
  4071e8:	ldur	x8, [x29, #-16]
  4071ec:	ldrsw	x9, [sp, #12]
  4071f0:	ldrb	w0, [x8, x9]
  4071f4:	bl	404888 <ferror@plt+0x1fb8>
  4071f8:	str	w0, [sp, #8]
  4071fc:	ldr	w10, [sp, #8]
  407200:	cmp	w10, #0x0
  407204:	cset	w10, ge  // ge = tcont
  407208:	tbnz	w10, #0, 407218 <ferror@plt+0x4948>
  40720c:	mov	w8, #0xffffffff            	// #-1
  407210:	stur	w8, [x29, #-4]
  407214:	b	4072a0 <ferror@plt+0x49d0>
  407218:	ldr	w8, [sp, #8]
  40721c:	lsl	w8, w8, #4
  407220:	ldr	x9, [sp, #24]
  407224:	ldrsw	x10, [sp, #16]
  407228:	add	x9, x9, x10
  40722c:	strb	w8, [x9]
  407230:	ldur	x9, [x29, #-16]
  407234:	ldr	w8, [sp, #12]
  407238:	add	w8, w8, #0x1
  40723c:	ldrb	w0, [x9, w8, sxtw]
  407240:	bl	404888 <ferror@plt+0x1fb8>
  407244:	str	w0, [sp, #8]
  407248:	ldr	w8, [sp, #8]
  40724c:	cmp	w8, #0x0
  407250:	cset	w8, ge  // ge = tcont
  407254:	tbnz	w8, #0, 407264 <ferror@plt+0x4994>
  407258:	mov	w8, #0xffffffff            	// #-1
  40725c:	stur	w8, [x29, #-4]
  407260:	b	4072a0 <ferror@plt+0x49d0>
  407264:	ldr	w8, [sp, #8]
  407268:	ldr	x9, [sp, #24]
  40726c:	ldrsw	x10, [sp, #16]
  407270:	add	x9, x9, x10
  407274:	ldrb	w11, [x9]
  407278:	orr	w8, w11, w8
  40727c:	strb	w8, [x9]
  407280:	ldr	w8, [sp, #16]
  407284:	add	w8, w8, #0x1
  407288:	str	w8, [sp, #16]
  40728c:	ldr	w8, [sp, #12]
  407290:	add	w8, w8, #0x2
  407294:	str	w8, [sp, #12]
  407298:	b	4071d8 <ferror@plt+0x4908>
  40729c:	stur	wzr, [x29, #-4]
  4072a0:	ldur	w0, [x29, #-4]
  4072a4:	ldp	x29, x30, [sp, #48]
  4072a8:	add	sp, sp, #0x40
  4072ac:	ret
  4072b0:	sub	sp, sp, #0x60
  4072b4:	stp	x29, x30, [sp, #80]
  4072b8:	add	x29, sp, #0x50
  4072bc:	adrp	x8, 410000 <ferror@plt+0xd730>
  4072c0:	add	x8, x8, #0xccb
  4072c4:	sub	x9, x29, #0x10
  4072c8:	stur	x0, [x29, #-16]
  4072cc:	stur	x1, [x29, #-24]
  4072d0:	stur	x2, [x29, #-32]
  4072d4:	str	x9, [sp, #40]
  4072d8:	str	xzr, [sp, #16]
  4072dc:	str	x8, [sp, #8]
  4072e0:	str	wzr, [sp, #32]
  4072e4:	ldr	w8, [sp, #32]
  4072e8:	cmp	w8, #0x4
  4072ec:	b.ge	407388 <ferror@plt+0x4ab8>  // b.tcont
  4072f0:	ldr	x8, [sp, #40]
  4072f4:	ldrsw	x9, [sp, #32]
  4072f8:	ldrh	w0, [x8, x9, lsl #1]
  4072fc:	bl	4023e0 <ntohs@plt>
  407300:	strh	w0, [sp, #38]
  407304:	ldr	w10, [sp, #32]
  407308:	cmp	w10, #0x3
  40730c:	b.ne	40731c <ferror@plt+0x4a4c>  // b.any
  407310:	adrp	x8, 411000 <ferror@plt+0xe730>
  407314:	add	x8, x8, #0x357
  407318:	str	x8, [sp, #8]
  40731c:	ldur	x8, [x29, #-24]
  407320:	ldr	x9, [sp, #16]
  407324:	add	x0, x8, x9
  407328:	ldur	x8, [x29, #-32]
  40732c:	ldr	x9, [sp, #16]
  407330:	subs	x1, x8, x9
  407334:	ldrh	w3, [sp, #38]
  407338:	ldr	x4, [sp, #8]
  40733c:	adrp	x2, 410000 <ferror@plt+0xd730>
  407340:	add	x2, x2, #0xccd
  407344:	bl	402350 <snprintf@plt>
  407348:	str	w0, [sp, #28]
  40734c:	ldr	w10, [sp, #28]
  407350:	cmp	w10, #0x0
  407354:	cset	w10, ge  // ge = tcont
  407358:	tbnz	w10, #0, 407368 <ferror@plt+0x4a98>
  40735c:	ldr	w8, [sp, #28]
  407360:	stur	w8, [x29, #-4]
  407364:	b	407390 <ferror@plt+0x4ac0>
  407368:	ldrsw	x8, [sp, #28]
  40736c:	ldr	x9, [sp, #16]
  407370:	add	x8, x9, x8
  407374:	str	x8, [sp, #16]
  407378:	ldr	w8, [sp, #32]
  40737c:	add	w8, w8, #0x1
  407380:	str	w8, [sp, #32]
  407384:	b	4072e4 <ferror@plt+0x4a14>
  407388:	ldr	x8, [sp, #16]
  40738c:	stur	w8, [x29, #-4]
  407390:	ldur	w0, [x29, #-4]
  407394:	ldp	x29, x30, [sp, #80]
  407398:	add	sp, sp, #0x60
  40739c:	ret
  4073a0:	sub	sp, sp, #0x30
  4073a4:	stp	x29, x30, [sp, #32]
  4073a8:	add	x29, sp, #0x20
  4073ac:	stur	x0, [x29, #-8]
  4073b0:	str	x1, [sp, #16]
  4073b4:	str	x2, [sp, #8]
  4073b8:	str	xzr, [sp]
  4073bc:	ldr	x8, [sp]
  4073c0:	ldr	x9, [sp, #16]
  4073c4:	cmp	x8, x9
  4073c8:	b.cs	40745c <ferror@plt+0x4b8c>  // b.hs, b.nlast
  4073cc:	bl	4025f0 <__ctype_b_loc@plt>
  4073d0:	ldr	x8, [x0]
  4073d4:	ldur	x9, [x29, #-8]
  4073d8:	ldr	x10, [sp]
  4073dc:	ldrb	w11, [x9, x10]
  4073e0:	ldrh	w11, [x8, w11, sxtw #1]
  4073e4:	and	w11, w11, #0x4000
  4073e8:	cbz	w11, 407434 <ferror@plt+0x4b64>
  4073ec:	ldur	x8, [x29, #-8]
  4073f0:	ldr	x9, [sp]
  4073f4:	ldrb	w10, [x8, x9]
  4073f8:	cmp	w10, #0x5c
  4073fc:	b.eq	407434 <ferror@plt+0x4b64>  // b.none
  407400:	ldr	x0, [sp, #8]
  407404:	ldur	x8, [x29, #-8]
  407408:	ldr	x9, [sp]
  40740c:	ldrb	w1, [x8, x9]
  407410:	bl	4026b0 <strchr@plt>
  407414:	cbnz	x0, 407434 <ferror@plt+0x4b64>
  407418:	ldur	x8, [x29, #-8]
  40741c:	ldr	x9, [sp]
  407420:	ldrb	w1, [x8, x9]
  407424:	adrp	x0, 410000 <ferror@plt+0xd730>
  407428:	add	x0, x0, #0xcd2
  40742c:	bl	402820 <printf@plt>
  407430:	b	40744c <ferror@plt+0x4b7c>
  407434:	ldur	x8, [x29, #-8]
  407438:	ldr	x9, [sp]
  40743c:	ldrb	w1, [x8, x9]
  407440:	adrp	x0, 410000 <ferror@plt+0xd730>
  407444:	add	x0, x0, #0xcd5
  407448:	bl	402820 <printf@plt>
  40744c:	ldr	x8, [sp]
  407450:	add	x8, x8, #0x1
  407454:	str	x8, [sp]
  407458:	b	4073bc <ferror@plt+0x4aec>
  40745c:	ldp	x29, x30, [sp, #32]
  407460:	add	sp, sp, #0x30
  407464:	ret
  407468:	sub	sp, sp, #0x80
  40746c:	stp	x29, x30, [sp, #112]
  407470:	add	x29, sp, #0x70
  407474:	mov	x8, xzr
  407478:	adrp	x9, 421000 <ferror@plt+0x1e730>
  40747c:	ldr	x9, [x9, #4032]
  407480:	sub	x10, x29, #0x18
  407484:	stur	x0, [x29, #-8]
  407488:	mov	x0, x10
  40748c:	mov	x1, x8
  407490:	str	x9, [sp, #24]
  407494:	str	x10, [sp, #16]
  407498:	bl	402490 <gettimeofday@plt>
  40749c:	ldr	x8, [sp, #16]
  4074a0:	mov	x0, x8
  4074a4:	bl	402370 <localtime@plt>
  4074a8:	stur	x0, [x29, #-32]
  4074ac:	ldr	x8, [sp, #24]
  4074b0:	ldr	w11, [x8]
  4074b4:	cbz	w11, 4074f8 <ferror@plt+0x4c28>
  4074b8:	ldur	x3, [x29, #-32]
  4074bc:	add	x8, sp, #0x28
  4074c0:	mov	x0, x8
  4074c4:	mov	x1, #0x28                  	// #40
  4074c8:	adrp	x2, 410000 <ferror@plt+0xd730>
  4074cc:	add	x2, x2, #0xcdb
  4074d0:	str	x8, [sp, #8]
  4074d4:	bl	402330 <strftime@plt>
  4074d8:	ldur	x8, [x29, #-8]
  4074dc:	ldur	x3, [x29, #-16]
  4074e0:	mov	x0, x8
  4074e4:	adrp	x1, 410000 <ferror@plt+0xd730>
  4074e8:	add	x1, x1, #0xced
  4074ec:	ldr	x2, [sp, #8]
  4074f0:	bl	402890 <fprintf@plt>
  4074f4:	b	407540 <ferror@plt+0x4c70>
  4074f8:	ldur	x0, [x29, #-32]
  4074fc:	bl	402790 <asctime@plt>
  407500:	str	x0, [sp, #32]
  407504:	ldr	x8, [sp, #32]
  407508:	ldr	x0, [sp, #32]
  40750c:	str	x8, [sp]
  407510:	bl	402210 <strlen@plt>
  407514:	subs	x8, x0, #0x1
  407518:	ldr	x9, [sp]
  40751c:	add	x8, x9, x8
  407520:	mov	w10, #0x0                   	// #0
  407524:	strb	w10, [x8]
  407528:	ldur	x0, [x29, #-8]
  40752c:	ldr	x2, [sp, #32]
  407530:	ldur	x3, [x29, #-16]
  407534:	adrp	x1, 410000 <ferror@plt+0xd730>
  407538:	add	x1, x1, #0xcf9
  40753c:	bl	402890 <fprintf@plt>
  407540:	mov	w8, wzr
  407544:	mov	w0, w8
  407548:	ldp	x29, x30, [sp, #112]
  40754c:	add	sp, sp, #0x80
  407550:	ret
  407554:	sub	sp, sp, #0x90
  407558:	stp	x29, x30, [sp, #128]
  40755c:	add	x29, sp, #0x80
  407560:	mov	x8, xzr
  407564:	stur	x0, [x29, #-8]
  407568:	stur	x1, [x29, #-16]
  40756c:	stur	x2, [x29, #-24]
  407570:	stur	x8, [x29, #-32]
  407574:	stur	wzr, [x29, #-36]
  407578:	ldur	x8, [x29, #-24]
  40757c:	ldr	x8, [x8, #40]
  407580:	cbz	x8, 4076b8 <ferror@plt+0x4de8>
  407584:	ldur	x8, [x29, #-24]
  407588:	ldr	x0, [x8, #40]
  40758c:	bl	4076e8 <ferror@plt+0x4e18>
  407590:	str	w0, [sp, #24]
  407594:	ldr	w9, [sp, #24]
  407598:	cbz	w9, 40764c <ferror@plt+0x4d7c>
  40759c:	ldur	x8, [x29, #-24]
  4075a0:	ldr	x8, [x8, #296]
  4075a4:	cbz	x8, 4075e4 <ferror@plt+0x4d14>
  4075a8:	bl	40ac64 <ferror@plt+0x8394>
  4075ac:	tbnz	w0, #0, 4075b4 <ferror@plt+0x4ce4>
  4075b0:	b	4075d4 <ferror@plt+0x4d04>
  4075b4:	ldr	w3, [sp, #24]
  4075b8:	mov	w0, #0x2                   	// #2
  4075bc:	adrp	x1, 410000 <ferror@plt+0xd730>
  4075c0:	add	x1, x1, #0xd11
  4075c4:	mov	x8, xzr
  4075c8:	mov	x2, x8
  4075cc:	bl	407700 <ferror@plt+0x4e30>
  4075d0:	b	4075e0 <ferror@plt+0x4d10>
  4075d4:	ldr	w0, [sp, #24]
  4075d8:	bl	408cc0 <ferror@plt+0x63f0>
  4075dc:	stur	x0, [x29, #-32]
  4075e0:	b	407648 <ferror@plt+0x4d78>
  4075e4:	ldr	w0, [sp, #24]
  4075e8:	bl	408d08 <ferror@plt+0x6438>
  4075ec:	stur	x0, [x29, #-32]
  4075f0:	bl	40ac64 <ferror@plt+0x8394>
  4075f4:	tbnz	w0, #0, 4075fc <ferror@plt+0x4d2c>
  4075f8:	b	407624 <ferror@plt+0x4d54>
  4075fc:	ldur	x3, [x29, #-32]
  407600:	mov	w0, #0x2                   	// #2
  407604:	adrp	x1, 411000 <ferror@plt+0xe730>
  407608:	add	x1, x1, #0x321
  40760c:	mov	x8, xzr
  407610:	mov	x2, x8
  407614:	str	x8, [sp, #16]
  407618:	bl	407744 <ferror@plt+0x4e74>
  40761c:	ldr	x8, [sp, #16]
  407620:	stur	x8, [x29, #-32]
  407624:	ldr	w0, [sp, #24]
  407628:	bl	409004 <ferror@plt+0x6734>
  40762c:	stur	w0, [x29, #-36]
  407630:	ldur	w8, [x29, #-36]
  407634:	tst	w8, #0x1
  407638:	cset	w8, ne  // ne = any
  40763c:	eor	w8, w8, #0x1
  407640:	and	w8, w8, #0x1
  407644:	stur	w8, [x29, #-36]
  407648:	b	407684 <ferror@plt+0x4db4>
  40764c:	bl	40ac64 <ferror@plt+0x8394>
  407650:	tbnz	w0, #0, 407658 <ferror@plt+0x4d88>
  407654:	b	407678 <ferror@plt+0x4da8>
  407658:	mov	w0, #0x2                   	// #2
  40765c:	adrp	x1, 411000 <ferror@plt+0xe730>
  407660:	add	x1, x1, #0x321
  407664:	mov	x8, xzr
  407668:	mov	x2, x8
  40766c:	mov	x3, x8
  407670:	bl	407788 <ferror@plt+0x4eb8>
  407674:	b	407684 <ferror@plt+0x4db4>
  407678:	adrp	x8, 410000 <ferror@plt+0xd730>
  40767c:	add	x8, x8, #0xd1c
  407680:	stur	x8, [x29, #-32]
  407684:	ldur	x8, [x29, #-32]
  407688:	cbz	x8, 4076b8 <ferror@plt+0x4de8>
  40768c:	ldur	x3, [x29, #-16]
  407690:	ldur	x4, [x29, #-32]
  407694:	add	x8, sp, #0x1c
  407698:	mov	x0, x8
  40769c:	mov	x1, #0x40                  	// #64
  4076a0:	adrp	x2, 410000 <ferror@plt+0xd730>
  4076a4:	add	x2, x2, #0xd21
  4076a8:	str	x8, [sp, #8]
  4076ac:	bl	402350 <snprintf@plt>
  4076b0:	ldr	x8, [sp, #8]
  4076b4:	stur	x8, [x29, #-16]
  4076b8:	ldur	x3, [x29, #-8]
  4076bc:	ldur	x4, [x29, #-16]
  4076c0:	mov	w0, #0x4                   	// #4
  4076c4:	mov	w8, wzr
  4076c8:	mov	w1, w8
  4076cc:	adrp	x2, 410000 <ferror@plt+0xd730>
  4076d0:	add	x2, x2, #0xd27
  4076d4:	bl	40b6f4 <ferror@plt+0x8e24>
  4076d8:	ldur	w0, [x29, #-36]
  4076dc:	ldp	x29, x30, [sp, #128]
  4076e0:	add	sp, sp, #0x90
  4076e4:	ret
  4076e8:	sub	sp, sp, #0x10
  4076ec:	str	x0, [sp, #8]
  4076f0:	ldr	x8, [sp, #8]
  4076f4:	ldr	w0, [x8, #4]
  4076f8:	add	sp, sp, #0x10
  4076fc:	ret
  407700:	sub	sp, sp, #0x30
  407704:	stp	x29, x30, [sp, #32]
  407708:	add	x29, sp, #0x20
  40770c:	mov	w8, #0x6                   	// #6
  407710:	stur	w0, [x29, #-4]
  407714:	str	x1, [sp, #16]
  407718:	str	x2, [sp, #8]
  40771c:	str	w3, [sp, #4]
  407720:	ldur	w0, [x29, #-4]
  407724:	ldr	x2, [sp, #16]
  407728:	ldr	x3, [sp, #8]
  40772c:	ldr	w4, [sp, #4]
  407730:	mov	w1, w8
  407734:	bl	40ae54 <ferror@plt+0x8584>
  407738:	ldp	x29, x30, [sp, #32]
  40773c:	add	sp, sp, #0x30
  407740:	ret
  407744:	sub	sp, sp, #0x30
  407748:	stp	x29, x30, [sp, #32]
  40774c:	add	x29, sp, #0x20
  407750:	mov	w8, #0x6                   	// #6
  407754:	stur	w0, [x29, #-4]
  407758:	str	x1, [sp, #16]
  40775c:	str	x2, [sp, #8]
  407760:	str	x3, [sp]
  407764:	ldur	w0, [x29, #-4]
  407768:	ldr	x2, [sp, #16]
  40776c:	ldr	x3, [sp, #8]
  407770:	ldr	x4, [sp]
  407774:	mov	w1, w8
  407778:	bl	40b6f4 <ferror@plt+0x8e24>
  40777c:	ldp	x29, x30, [sp, #32]
  407780:	add	sp, sp, #0x30
  407784:	ret
  407788:	sub	sp, sp, #0x30
  40778c:	stp	x29, x30, [sp, #32]
  407790:	add	x29, sp, #0x20
  407794:	mov	w8, #0x6                   	// #6
  407798:	stur	w0, [x29, #-4]
  40779c:	str	x1, [sp, #16]
  4077a0:	str	x2, [sp, #8]
  4077a4:	str	x3, [sp]
  4077a8:	ldur	w0, [x29, #-4]
  4077ac:	ldr	x2, [sp, #16]
  4077b0:	ldr	x3, [sp, #8]
  4077b4:	ldr	x4, [sp]
  4077b8:	mov	w1, w8
  4077bc:	bl	40baa8 <ferror@plt+0x91d8>
  4077c0:	ldp	x29, x30, [sp, #32]
  4077c4:	add	sp, sp, #0x30
  4077c8:	ret
  4077cc:	sub	sp, sp, #0x70
  4077d0:	stp	x29, x30, [sp, #96]
  4077d4:	add	x29, sp, #0x60
  4077d8:	adrp	x8, 421000 <ferror@plt+0x1e730>
  4077dc:	ldr	x8, [x8, #4000]
  4077e0:	stur	x0, [x29, #-16]
  4077e4:	stur	x1, [x29, #-24]
  4077e8:	stur	x2, [x29, #-32]
  4077ec:	ldur	x0, [x29, #-16]
  4077f0:	ldur	x1, [x29, #-24]
  4077f4:	ldur	x2, [x29, #-32]
  4077f8:	str	x8, [sp, #16]
  4077fc:	bl	402630 <getline@plt>
  407800:	stur	x0, [x29, #-40]
  407804:	ldur	x8, [x29, #-40]
  407808:	cmp	x8, #0x0
  40780c:	cset	w9, ge  // ge = tcont
  407810:	tbnz	w9, #0, 407820 <ferror@plt+0x4f50>
  407814:	ldur	x8, [x29, #-40]
  407818:	stur	x8, [x29, #-8]
  40781c:	b	4079c8 <ferror@plt+0x50f8>
  407820:	ldr	x8, [sp, #16]
  407824:	ldr	w9, [x8]
  407828:	add	w9, w9, #0x1
  40782c:	str	w9, [x8]
  407830:	ldur	x10, [x29, #-16]
  407834:	ldr	x0, [x10]
  407838:	mov	w1, #0x23                  	// #35
  40783c:	bl	4026b0 <strchr@plt>
  407840:	str	x0, [sp, #48]
  407844:	ldr	x8, [sp, #48]
  407848:	cbz	x8, 407858 <ferror@plt+0x4f88>
  40784c:	ldr	x8, [sp, #48]
  407850:	mov	w9, #0x0                   	// #0
  407854:	strb	w9, [x8]
  407858:	ldur	x8, [x29, #-16]
  40785c:	ldr	x0, [x8]
  407860:	adrp	x1, 410000 <ferror@plt+0xd730>
  407864:	add	x1, x1, #0xd2e
  407868:	bl	4027d0 <strstr@plt>
  40786c:	str	x0, [sp, #48]
  407870:	cbz	x0, 4079c0 <ferror@plt+0x50f0>
  407874:	add	x0, sp, #0x28
  407878:	mov	x8, xzr
  40787c:	str	x8, [sp, #40]
  407880:	add	x1, sp, #0x20
  407884:	str	xzr, [sp, #32]
  407888:	ldur	x2, [x29, #-32]
  40788c:	bl	402630 <getline@plt>
  407890:	str	x0, [sp, #24]
  407894:	ldr	x8, [sp, #24]
  407898:	cmp	x8, #0x0
  40789c:	cset	w9, ge  // ge = tcont
  4078a0:	tbnz	w9, #0, 4078c8 <ferror@plt+0x4ff8>
  4078a4:	adrp	x8, 421000 <ferror@plt+0x1e730>
  4078a8:	ldr	x8, [x8, #3992]
  4078ac:	ldr	x0, [x8]
  4078b0:	adrp	x1, 410000 <ferror@plt+0xd730>
  4078b4:	add	x1, x1, #0xd31
  4078b8:	bl	402890 <fprintf@plt>
  4078bc:	ldr	x8, [sp, #24]
  4078c0:	stur	x8, [x29, #-8]
  4078c4:	b	4079c8 <ferror@plt+0x50f8>
  4078c8:	ldr	x8, [sp, #16]
  4078cc:	ldr	w9, [x8]
  4078d0:	add	w9, w9, #0x1
  4078d4:	str	w9, [x8]
  4078d8:	ldr	x10, [sp, #48]
  4078dc:	mov	w9, #0x0                   	// #0
  4078e0:	strb	w9, [x10]
  4078e4:	ldr	x0, [sp, #40]
  4078e8:	mov	w1, #0x23                  	// #35
  4078ec:	bl	4026b0 <strchr@plt>
  4078f0:	str	x0, [sp, #48]
  4078f4:	ldr	x8, [sp, #48]
  4078f8:	cbz	x8, 407908 <ferror@plt+0x5038>
  4078fc:	ldr	x8, [sp, #48]
  407900:	mov	w9, #0x0                   	// #0
  407904:	strb	w9, [x8]
  407908:	ldur	x8, [x29, #-16]
  40790c:	ldr	x0, [x8]
  407910:	bl	402210 <strlen@plt>
  407914:	ldr	x8, [sp, #40]
  407918:	str	x0, [sp, #8]
  40791c:	mov	x0, x8
  407920:	bl	402210 <strlen@plt>
  407924:	ldr	x8, [sp, #8]
  407928:	add	x9, x8, x0
  40792c:	add	x9, x9, #0x1
  407930:	ldur	x10, [x29, #-24]
  407934:	str	x9, [x10]
  407938:	ldur	x9, [x29, #-16]
  40793c:	ldr	x0, [x9]
  407940:	ldur	x9, [x29, #-24]
  407944:	ldr	x1, [x9]
  407948:	bl	402500 <realloc@plt>
  40794c:	ldur	x8, [x29, #-16]
  407950:	str	x0, [x8]
  407954:	ldur	x8, [x29, #-16]
  407958:	ldr	x8, [x8]
  40795c:	cbnz	x8, 40798c <ferror@plt+0x50bc>
  407960:	adrp	x8, 421000 <ferror@plt+0x1e730>
  407964:	ldr	x8, [x8, #3992]
  407968:	ldr	x0, [x8]
  40796c:	adrp	x1, 410000 <ferror@plt+0xd730>
  407970:	add	x1, x1, #0xd4c
  407974:	bl	402890 <fprintf@plt>
  407978:	ldur	x8, [x29, #-24]
  40797c:	str	xzr, [x8]
  407980:	mov	x8, #0xffffffffffffffff    	// #-1
  407984:	stur	x8, [x29, #-8]
  407988:	b	4079c8 <ferror@plt+0x50f8>
  40798c:	ldr	x8, [sp, #24]
  407990:	subs	x8, x8, #0x2
  407994:	ldur	x9, [x29, #-40]
  407998:	add	x8, x9, x8
  40799c:	stur	x8, [x29, #-40]
  4079a0:	ldur	x8, [x29, #-16]
  4079a4:	ldr	x0, [x8]
  4079a8:	ldr	x1, [sp, #40]
  4079ac:	bl	402440 <strcat@plt>
  4079b0:	ldr	x8, [sp, #40]
  4079b4:	mov	x0, x8
  4079b8:	bl	402650 <free@plt>
  4079bc:	b	407858 <ferror@plt+0x4f88>
  4079c0:	ldur	x8, [x29, #-40]
  4079c4:	stur	x8, [x29, #-8]
  4079c8:	ldur	x0, [x29, #-8]
  4079cc:	ldp	x29, x30, [sp, #96]
  4079d0:	add	sp, sp, #0x70
  4079d4:	ret
  4079d8:	sub	sp, sp, #0x40
  4079dc:	stp	x29, x30, [sp, #48]
  4079e0:	add	x29, sp, #0x30
  4079e4:	stur	x0, [x29, #-8]
  4079e8:	stur	x1, [x29, #-16]
  4079ec:	stur	w2, [x29, #-20]
  4079f0:	ldur	x8, [x29, #-8]
  4079f4:	str	x8, [sp, #16]
  4079f8:	str	wzr, [sp, #12]
  4079fc:	ldr	x8, [sp, #16]
  407a00:	ldrb	w9, [x8]
  407a04:	cbz	w9, 407b74 <ferror@plt+0x52a4>
  407a08:	ldr	x0, [sp, #16]
  407a0c:	adrp	x1, 410000 <ferror@plt+0xd730>
  407a10:	add	x1, x1, #0x994
  407a14:	bl	4026a0 <strspn@plt>
  407a18:	ldr	x8, [sp, #16]
  407a1c:	add	x8, x8, x0
  407a20:	str	x8, [sp, #16]
  407a24:	ldr	x8, [sp, #16]
  407a28:	ldrb	w9, [x8]
  407a2c:	cbnz	w9, 407a34 <ferror@plt+0x5164>
  407a30:	b	407b74 <ferror@plt+0x52a4>
  407a34:	ldr	w8, [sp, #12]
  407a38:	ldur	w9, [x29, #-20]
  407a3c:	subs	w9, w9, #0x1
  407a40:	cmp	w8, w9
  407a44:	b.lt	407a6c <ferror@plt+0x519c>  // b.tstop
  407a48:	adrp	x8, 421000 <ferror@plt+0x1e730>
  407a4c:	ldr	x8, [x8, #3992]
  407a50:	ldr	x0, [x8]
  407a54:	adrp	x1, 410000 <ferror@plt+0xd730>
  407a58:	add	x1, x1, #0xd5b
  407a5c:	bl	402890 <fprintf@plt>
  407a60:	mov	w9, #0x1                   	// #1
  407a64:	mov	w0, w9
  407a68:	bl	402230 <exit@plt>
  407a6c:	ldr	x8, [sp, #16]
  407a70:	ldrb	w9, [x8]
  407a74:	cmp	w9, #0x27
  407a78:	b.eq	407a8c <ferror@plt+0x51bc>  // b.none
  407a7c:	ldr	x8, [sp, #16]
  407a80:	ldrb	w9, [x8]
  407a84:	cmp	w9, #0x22
  407a88:	b.ne	407b08 <ferror@plt+0x5238>  // b.any
  407a8c:	ldr	x8, [sp, #16]
  407a90:	add	x9, x8, #0x1
  407a94:	str	x9, [sp, #16]
  407a98:	ldrb	w10, [x8]
  407a9c:	strb	w10, [sp, #11]
  407aa0:	ldr	x8, [sp, #16]
  407aa4:	ldur	x9, [x29, #-16]
  407aa8:	ldrsw	x11, [sp, #12]
  407aac:	mov	w10, w11
  407ab0:	add	w10, w10, #0x1
  407ab4:	str	w10, [sp, #12]
  407ab8:	mov	x12, #0x8                   	// #8
  407abc:	mul	x11, x12, x11
  407ac0:	add	x9, x9, x11
  407ac4:	str	x8, [x9]
  407ac8:	ldr	x0, [sp, #16]
  407acc:	ldrb	w1, [sp, #11]
  407ad0:	bl	4026b0 <strchr@plt>
  407ad4:	str	x0, [sp, #16]
  407ad8:	ldr	x8, [sp, #16]
  407adc:	cbnz	x8, 407b04 <ferror@plt+0x5234>
  407ae0:	adrp	x8, 421000 <ferror@plt+0x1e730>
  407ae4:	ldr	x8, [x8, #3992]
  407ae8:	ldr	x0, [x8]
  407aec:	adrp	x1, 410000 <ferror@plt+0xd730>
  407af0:	add	x1, x1, #0xd7a
  407af4:	bl	402890 <fprintf@plt>
  407af8:	mov	w9, #0x1                   	// #1
  407afc:	mov	w0, w9
  407b00:	bl	402230 <exit@plt>
  407b04:	b	407b5c <ferror@plt+0x528c>
  407b08:	ldr	x8, [sp, #16]
  407b0c:	ldur	x9, [x29, #-16]
  407b10:	ldrsw	x10, [sp, #12]
  407b14:	mov	w11, w10
  407b18:	add	w11, w11, #0x1
  407b1c:	str	w11, [sp, #12]
  407b20:	mov	x12, #0x8                   	// #8
  407b24:	mul	x10, x12, x10
  407b28:	add	x9, x9, x10
  407b2c:	str	x8, [x9]
  407b30:	ldr	x0, [sp, #16]
  407b34:	adrp	x1, 410000 <ferror@plt+0xd730>
  407b38:	add	x1, x1, #0x994
  407b3c:	bl	402800 <strcspn@plt>
  407b40:	ldr	x8, [sp, #16]
  407b44:	add	x8, x8, x0
  407b48:	str	x8, [sp, #16]
  407b4c:	ldr	x8, [sp, #16]
  407b50:	ldrb	w11, [x8]
  407b54:	cbnz	w11, 407b5c <ferror@plt+0x528c>
  407b58:	b	407b74 <ferror@plt+0x52a4>
  407b5c:	ldr	x8, [sp, #16]
  407b60:	add	x9, x8, #0x1
  407b64:	str	x9, [sp, #16]
  407b68:	mov	w10, #0x0                   	// #0
  407b6c:	strb	w10, [x8]
  407b70:	b	4079fc <ferror@plt+0x512c>
  407b74:	ldur	x8, [x29, #-16]
  407b78:	ldrsw	x9, [sp, #12]
  407b7c:	mov	x10, #0x8                   	// #8
  407b80:	mul	x9, x10, x9
  407b84:	add	x8, x8, x9
  407b88:	mov	x9, xzr
  407b8c:	str	x9, [x8]
  407b90:	ldr	w0, [sp, #12]
  407b94:	ldp	x29, x30, [sp, #48]
  407b98:	add	sp, sp, #0x40
  407b9c:	ret
  407ba0:	sub	sp, sp, #0x50
  407ba4:	stp	x29, x30, [sp, #64]
  407ba8:	add	x29, sp, #0x40
  407bac:	mov	w8, #0x0                   	// #0
  407bb0:	adrp	x9, 410000 <ferror@plt+0xd730>
  407bb4:	add	x9, x9, #0xd96
  407bb8:	add	x10, sp, #0x20
  407bbc:	stur	x0, [x29, #-8]
  407bc0:	stur	x1, [x29, #-16]
  407bc4:	ldur	x11, [x29, #-16]
  407bc8:	ldr	w12, [x11, #16]
  407bcc:	mov	w11, w12
  407bd0:	str	x11, [sp, #32]
  407bd4:	ldur	x11, [x29, #-16]
  407bd8:	ldr	w12, [x11, #20]
  407bdc:	mov	w11, w12
  407be0:	str	x11, [sp, #24]
  407be4:	mov	x0, x10
  407be8:	str	w8, [sp, #20]
  407bec:	str	x9, [sp, #8]
  407bf0:	bl	402370 <localtime@plt>
  407bf4:	bl	402790 <asctime@plt>
  407bf8:	stur	x0, [x29, #-24]
  407bfc:	ldur	x9, [x29, #-24]
  407c00:	ldur	x0, [x29, #-24]
  407c04:	str	x9, [sp]
  407c08:	bl	402210 <strlen@plt>
  407c0c:	subs	x9, x0, #0x1
  407c10:	ldr	x10, [sp]
  407c14:	add	x9, x10, x9
  407c18:	ldr	w8, [sp, #20]
  407c1c:	strb	w8, [x9]
  407c20:	ldur	x0, [x29, #-8]
  407c24:	ldur	x2, [x29, #-24]
  407c28:	ldr	x3, [sp, #24]
  407c2c:	ldr	x1, [sp, #8]
  407c30:	bl	402890 <fprintf@plt>
  407c34:	ldp	x29, x30, [sp, #64]
  407c38:	add	sp, sp, #0x50
  407c3c:	ret
  407c40:	sub	sp, sp, #0x20
  407c44:	stp	x29, x30, [sp, #16]
  407c48:	add	x29, sp, #0x10
  407c4c:	adrp	x8, 410000 <ferror@plt+0xd730>
  407c50:	add	x8, x8, #0x742
  407c54:	stur	w0, [x29, #-4]
  407c58:	str	x1, [sp]
  407c5c:	ldr	x0, [sp]
  407c60:	ldur	w2, [x29, #-4]
  407c64:	mov	x1, x8
  407c68:	bl	402300 <sprintf@plt>
  407c6c:	ldr	x8, [sp]
  407c70:	mov	x0, x8
  407c74:	ldp	x29, x30, [sp, #16]
  407c78:	add	sp, sp, #0x20
  407c7c:	ret
  407c80:	sub	sp, sp, #0x40
  407c84:	stp	x29, x30, [sp, #48]
  407c88:	add	x29, sp, #0x30
  407c8c:	stur	x0, [x29, #-16]
  407c90:	str	x1, [sp, #24]
  407c94:	ldr	x0, [sp, #24]
  407c98:	bl	402210 <strlen@plt>
  407c9c:	cmp	x0, #0x17
  407ca0:	b.eq	407cb0 <ferror@plt+0x53e0>  // b.none
  407ca4:	mov	w8, #0xffffffff            	// #-1
  407ca8:	stur	w8, [x29, #-4]
  407cac:	b	407dd8 <ferror@plt+0x5508>
  407cb0:	str	wzr, [sp, #4]
  407cb4:	ldr	w8, [sp, #4]
  407cb8:	cmp	w8, #0x7
  407cbc:	b.ge	407cfc <ferror@plt+0x542c>  // b.tcont
  407cc0:	ldr	x8, [sp, #24]
  407cc4:	ldr	w9, [sp, #4]
  407cc8:	mov	w10, #0x3                   	// #3
  407ccc:	mul	w9, w9, w10
  407cd0:	add	w9, w9, #0x2
  407cd4:	ldrb	w9, [x8, w9, sxtw]
  407cd8:	cmp	w9, #0x3a
  407cdc:	b.eq	407cec <ferror@plt+0x541c>  // b.none
  407ce0:	mov	w8, #0xffffffff            	// #-1
  407ce4:	stur	w8, [x29, #-4]
  407ce8:	b	407dd8 <ferror@plt+0x5508>
  407cec:	ldr	w8, [sp, #4]
  407cf0:	add	w8, w8, #0x1
  407cf4:	str	w8, [sp, #4]
  407cf8:	b	407cb4 <ferror@plt+0x53e4>
  407cfc:	ldur	x8, [x29, #-16]
  407d00:	str	xzr, [x8]
  407d04:	str	wzr, [sp, #4]
  407d08:	ldr	w8, [sp, #4]
  407d0c:	cmp	w8, #0x8
  407d10:	b.ge	407dd4 <ferror@plt+0x5504>  // b.tcont
  407d14:	ldr	x8, [sp, #24]
  407d18:	ldr	w9, [sp, #4]
  407d1c:	mov	w10, #0x3                   	// #3
  407d20:	mul	w9, w9, w10
  407d24:	mov	w0, w9
  407d28:	sxtw	x11, w0
  407d2c:	add	x0, x8, x11
  407d30:	add	x1, sp, #0x8
  407d34:	mov	w2, #0x10                  	// #16
  407d38:	str	w10, [sp]
  407d3c:	bl	402200 <strtoul@plt>
  407d40:	str	x0, [sp, #16]
  407d44:	ldr	x8, [sp, #8]
  407d48:	ldr	x11, [sp, #24]
  407d4c:	ldr	w9, [sp, #4]
  407d50:	ldr	w10, [sp]
  407d54:	mul	w9, w9, w10
  407d58:	mov	w0, w9
  407d5c:	sxtw	x12, w0
  407d60:	add	x11, x11, x12
  407d64:	add	x11, x11, #0x2
  407d68:	cmp	x8, x11
  407d6c:	b.eq	407d7c <ferror@plt+0x54ac>  // b.none
  407d70:	mov	w8, #0xffffffff            	// #-1
  407d74:	stur	w8, [x29, #-4]
  407d78:	b	407dd8 <ferror@plt+0x5508>
  407d7c:	ldr	x8, [sp, #16]
  407d80:	cmp	x8, #0xff
  407d84:	b.ls	407d94 <ferror@plt+0x54c4>  // b.plast
  407d88:	mov	w8, #0xffffffff            	// #-1
  407d8c:	stur	w8, [x29, #-4]
  407d90:	b	407dd8 <ferror@plt+0x5508>
  407d94:	ldr	x8, [sp, #16]
  407d98:	ldr	w9, [sp, #4]
  407d9c:	mov	w10, #0x8                   	// #8
  407da0:	mul	w9, w10, w9
  407da4:	mov	w10, #0x38                  	// #56
  407da8:	subs	w9, w10, w9
  407dac:	mov	w11, w9
  407db0:	lsl	x8, x8, x11
  407db4:	ldur	x11, [x29, #-16]
  407db8:	ldr	x12, [x11]
  407dbc:	orr	x8, x12, x8
  407dc0:	str	x8, [x11]
  407dc4:	ldr	w8, [sp, #4]
  407dc8:	add	w8, w8, #0x1
  407dcc:	str	w8, [sp, #4]
  407dd0:	b	407d08 <ferror@plt+0x5438>
  407dd4:	stur	wzr, [x29, #-4]
  407dd8:	ldur	w0, [x29, #-4]
  407ddc:	ldp	x29, x30, [sp, #48]
  407de0:	add	sp, sp, #0x40
  407de4:	ret
  407de8:	sub	sp, sp, #0x10
  407dec:	str	w0, [sp, #8]
  407df0:	str	w1, [sp, #4]
  407df4:	ldr	w8, [sp, #8]
  407df8:	cmp	w8, #0x5
  407dfc:	b.eq	407e0c <ferror@plt+0x553c>  // b.none
  407e00:	ldr	w8, [sp, #4]
  407e04:	str	w8, [sp, #12]
  407e08:	b	407e44 <ferror@plt+0x5574>
  407e0c:	ldr	w8, [sp, #4]
  407e10:	cmp	w8, #0x80
  407e14:	b.ne	407e24 <ferror@plt+0x5554>  // b.any
  407e18:	mov	w8, #0x2                   	// #2
  407e1c:	str	w8, [sp, #12]
  407e20:	b	407e44 <ferror@plt+0x5574>
  407e24:	ldr	w8, [sp, #4]
  407e28:	cmp	w8, #0x81
  407e2c:	b.ne	407e3c <ferror@plt+0x556c>  // b.any
  407e30:	mov	w8, #0xa                   	// #10
  407e34:	str	w8, [sp, #12]
  407e38:	b	407e44 <ferror@plt+0x5574>
  407e3c:	ldr	w8, [sp, #4]
  407e40:	str	w8, [sp, #12]
  407e44:	ldr	w0, [sp, #12]
  407e48:	add	sp, sp, #0x10
  407e4c:	ret
  407e50:	stp	x29, x30, [sp, #-32]!
  407e54:	str	x28, [sp, #16]
  407e58:	mov	x29, sp
  407e5c:	sub	sp, sp, #0x9e0
  407e60:	stur	x0, [x29, #-16]
  407e64:	stur	x1, [x29, #-24]
  407e68:	ldur	x8, [x29, #-24]
  407e6c:	ldr	x8, [x8, #184]
  407e70:	cbz	x8, 407e94 <ferror@plt+0x55c4>
  407e74:	ldur	x8, [x29, #-24]
  407e78:	ldr	x8, [x8, #184]
  407e7c:	stur	x8, [x29, #-136]
  407e80:	mov	w9, #0xc0                  	// #192
  407e84:	stur	w9, [x29, #-140]
  407e88:	ldur	x8, [x29, #-16]
  407e8c:	stur	x8, [x29, #-128]
  407e90:	b	407f3c <ferror@plt+0x566c>
  407e94:	ldur	x8, [x29, #-24]
  407e98:	ldr	x8, [x8, #56]
  407e9c:	cbz	x8, 407ec0 <ferror@plt+0x55f0>
  407ea0:	ldur	x8, [x29, #-24]
  407ea4:	ldr	x8, [x8, #56]
  407ea8:	stur	x8, [x29, #-136]
  407eac:	mov	w9, #0x60                  	// #96
  407eb0:	stur	w9, [x29, #-140]
  407eb4:	sub	x8, x29, #0x78
  407eb8:	stur	x8, [x29, #-128]
  407ebc:	b	407f3c <ferror@plt+0x566c>
  407ec0:	ldur	x8, [x29, #-24]
  407ec4:	ldr	x8, [x8, #96]
  407ec8:	cbz	x8, 407f30 <ferror@plt+0x5660>
  407ecc:	ldur	x8, [x29, #-24]
  407ed0:	ldr	x8, [x8, #96]
  407ed4:	add	x2, x8, #0x4
  407ed8:	ldur	x8, [x29, #-24]
  407edc:	ldr	x8, [x8, #96]
  407ee0:	ldrh	w9, [x8]
  407ee4:	mov	w0, w9
  407ee8:	sxtw	x8, w0
  407eec:	subs	x8, x8, #0x4
  407ef0:	add	x10, sp, #0x8
  407ef4:	mov	x0, x10
  407ef8:	mov	w1, #0x128                 	// #296
  407efc:	mov	w3, w8
  407f00:	str	x10, [sp]
  407f04:	bl	40f3f8 <ferror@plt+0xcb28>
  407f08:	ldr	x10, [sp]
  407f0c:	ldr	x11, [x10, #24]
  407f10:	cbz	x11, 407f24 <ferror@plt+0x5654>
  407f14:	ldur	x0, [x29, #-16]
  407f18:	add	x8, sp, #0x8
  407f1c:	ldr	x1, [x8, #24]
  407f20:	bl	407fe8 <ferror@plt+0x5718>
  407f24:	mov	w8, #0xc0                  	// #192
  407f28:	stur	w8, [x29, #-4]
  407f2c:	b	407fd4 <ferror@plt+0x5704>
  407f30:	mov	w8, #0xffffffff            	// #-1
  407f34:	stur	w8, [x29, #-4]
  407f38:	b	407fd4 <ferror@plt+0x5704>
  407f3c:	ldur	x8, [x29, #-136]
  407f40:	ldrh	w9, [x8]
  407f44:	mov	w0, w9
  407f48:	sxtw	x8, w0
  407f4c:	subs	x8, x8, #0x4
  407f50:	stur	w8, [x29, #-144]
  407f54:	ldur	w8, [x29, #-144]
  407f58:	ldur	w9, [x29, #-140]
  407f5c:	cmp	w8, w9
  407f60:	b.ge	407f94 <ferror@plt+0x56c4>  // b.tcont
  407f64:	ldur	x8, [x29, #-128]
  407f68:	ldursw	x9, [x29, #-144]
  407f6c:	add	x0, x8, x9
  407f70:	ldur	w10, [x29, #-140]
  407f74:	ldur	w11, [x29, #-144]
  407f78:	subs	w10, w10, w11
  407f7c:	mov	w1, w10
  407f80:	sxtw	x2, w1
  407f84:	mov	w10, wzr
  407f88:	mov	w1, w10
  407f8c:	bl	402470 <memset@plt>
  407f90:	b	407f9c <ferror@plt+0x56cc>
  407f94:	ldur	w8, [x29, #-140]
  407f98:	stur	w8, [x29, #-144]
  407f9c:	ldur	x0, [x29, #-128]
  407fa0:	ldur	x8, [x29, #-136]
  407fa4:	add	x1, x8, #0x4
  407fa8:	ldursw	x2, [x29, #-144]
  407fac:	bl	4021e0 <memcpy@plt>
  407fb0:	ldur	x8, [x29, #-128]
  407fb4:	ldur	x9, [x29, #-16]
  407fb8:	cmp	x8, x9
  407fbc:	b.eq	407fcc <ferror@plt+0x56fc>  // b.none
  407fc0:	ldur	x0, [x29, #-16]
  407fc4:	ldur	x1, [x29, #-128]
  407fc8:	bl	4080a8 <ferror@plt+0x57d8>
  407fcc:	ldur	w8, [x29, #-140]
  407fd0:	stur	w8, [x29, #-4]
  407fd4:	ldur	w0, [x29, #-4]
  407fd8:	add	sp, sp, #0x9e0
  407fdc:	ldr	x28, [sp, #16]
  407fe0:	ldp	x29, x30, [sp], #32
  407fe4:	ret
  407fe8:	sub	sp, sp, #0x30
  407fec:	stp	x29, x30, [sp, #32]
  407ff0:	add	x29, sp, #0x20
  407ff4:	mov	x2, #0xc0                  	// #192
  407ff8:	stur	x0, [x29, #-8]
  407ffc:	str	x1, [sp, #16]
  408000:	ldr	x8, [sp, #16]
  408004:	add	x8, x8, #0x4
  408008:	str	x8, [sp, #8]
  40800c:	ldur	x0, [x29, #-8]
  408010:	mov	w9, wzr
  408014:	mov	w1, w9
  408018:	bl	402470 <memset@plt>
  40801c:	ldr	x8, [sp, #8]
  408020:	ldr	x8, [x8, #8]
  408024:	ldur	x10, [x29, #-8]
  408028:	str	x8, [x10]
  40802c:	ldr	x8, [sp, #8]
  408030:	ldr	x8, [x8, #16]
  408034:	ldur	x10, [x29, #-8]
  408038:	str	x8, [x10, #16]
  40803c:	ldr	x8, [sp, #8]
  408040:	ldr	x8, [x8, #40]
  408044:	ldur	x10, [x29, #-8]
  408048:	str	x8, [x10, #8]
  40804c:	ldr	x8, [sp, #8]
  408050:	ldr	x8, [x8, #48]
  408054:	ldur	x10, [x29, #-8]
  408058:	str	x8, [x10, #24]
  40805c:	ldr	x8, [sp, #8]
  408060:	ldr	x8, [x8, #104]
  408064:	ldur	x10, [x29, #-8]
  408068:	str	x8, [x10, #32]
  40806c:	ldr	x8, [sp, #8]
  408070:	ldr	x8, [x8, #112]
  408074:	ldur	x10, [x29, #-8]
  408078:	str	x8, [x10, #40]
  40807c:	ldr	x8, [sp, #8]
  408080:	ldr	x8, [x8, #184]
  408084:	ldur	x10, [x29, #-8]
  408088:	str	x8, [x10, #64]
  40808c:	ldr	x8, [sp, #8]
  408090:	ldr	x8, [x8, #248]
  408094:	ldur	x10, [x29, #-8]
  408098:	str	x8, [x10, #104]
  40809c:	ldp	x29, x30, [sp, #32]
  4080a0:	add	sp, sp, #0x30
  4080a4:	ret
  4080a8:	sub	sp, sp, #0x30
  4080ac:	str	x0, [sp, #40]
  4080b0:	str	x1, [sp, #32]
  4080b4:	ldr	x8, [sp, #40]
  4080b8:	str	x8, [sp, #24]
  4080bc:	ldr	x8, [sp, #32]
  4080c0:	str	x8, [sp, #16]
  4080c4:	ldr	x8, [sp, #16]
  4080c8:	add	x8, x8, #0x60
  4080cc:	str	x8, [sp, #8]
  4080d0:	ldr	x8, [sp, #16]
  4080d4:	ldr	x9, [sp, #8]
  4080d8:	cmp	x8, x9
  4080dc:	b.cs	408108 <ferror@plt+0x5838>  // b.hs, b.nlast
  4080e0:	ldr	x8, [sp, #16]
  4080e4:	add	x9, x8, #0x4
  4080e8:	str	x9, [sp, #16]
  4080ec:	ldr	w10, [x8]
  4080f0:	mov	w8, w10
  4080f4:	ldr	x9, [sp, #24]
  4080f8:	add	x11, x9, #0x8
  4080fc:	str	x11, [sp, #24]
  408100:	str	x8, [x9]
  408104:	b	4080d0 <ferror@plt+0x5800>
  408108:	add	sp, sp, #0x30
  40810c:	ret
  408110:	sub	sp, sp, #0x60
  408114:	stp	x29, x30, [sp, #80]
  408118:	add	x29, sp, #0x50
  40811c:	stur	x0, [x29, #-8]
  408120:	stur	x1, [x29, #-16]
  408124:	stur	x2, [x29, #-24]
  408128:	ldur	x0, [x29, #-16]
  40812c:	bl	402210 <strlen@plt>
  408130:	stur	x0, [x29, #-32]
  408134:	ldur	x8, [x29, #-24]
  408138:	cbz	x8, 4081a8 <ferror@plt+0x58d8>
  40813c:	ldur	x8, [x29, #-32]
  408140:	str	x8, [sp, #32]
  408144:	ldur	x8, [x29, #-24]
  408148:	subs	x8, x8, #0x1
  40814c:	str	x8, [sp, #24]
  408150:	ldr	x8, [sp, #32]
  408154:	ldr	x9, [sp, #24]
  408158:	cmp	x8, x9
  40815c:	b.cs	40816c <ferror@plt+0x589c>  // b.hs, b.nlast
  408160:	ldr	x8, [sp, #32]
  408164:	str	x8, [sp, #8]
  408168:	b	408174 <ferror@plt+0x58a4>
  40816c:	ldr	x8, [sp, #24]
  408170:	str	x8, [sp, #8]
  408174:	ldr	x8, [sp, #8]
  408178:	str	x8, [sp, #16]
  40817c:	ldr	x8, [sp, #16]
  408180:	str	x8, [sp, #40]
  408184:	ldur	x0, [x29, #-8]
  408188:	ldur	x1, [x29, #-16]
  40818c:	ldr	x2, [sp, #40]
  408190:	bl	4021e0 <memcpy@plt>
  408194:	ldur	x8, [x29, #-8]
  408198:	ldr	x9, [sp, #40]
  40819c:	add	x8, x8, x9
  4081a0:	mov	w10, #0x0                   	// #0
  4081a4:	strb	w10, [x8]
  4081a8:	ldur	x0, [x29, #-32]
  4081ac:	ldp	x29, x30, [sp, #80]
  4081b0:	add	sp, sp, #0x60
  4081b4:	ret
  4081b8:	sub	sp, sp, #0x50
  4081bc:	stp	x29, x30, [sp, #64]
  4081c0:	add	x29, sp, #0x40
  4081c4:	stur	x0, [x29, #-16]
  4081c8:	stur	x1, [x29, #-24]
  4081cc:	str	x2, [sp, #32]
  4081d0:	ldur	x0, [x29, #-16]
  4081d4:	bl	402210 <strlen@plt>
  4081d8:	str	x0, [sp, #24]
  4081dc:	ldr	x8, [sp, #24]
  4081e0:	ldr	x9, [sp, #32]
  4081e4:	cmp	x8, x9
  4081e8:	b.cc	40820c <ferror@plt+0x593c>  // b.lo, b.ul, b.last
  4081ec:	ldr	x8, [sp, #24]
  4081f0:	ldur	x0, [x29, #-24]
  4081f4:	str	x8, [sp, #16]
  4081f8:	bl	402210 <strlen@plt>
  4081fc:	ldr	x8, [sp, #16]
  408200:	add	x9, x8, x0
  408204:	stur	x9, [x29, #-8]
  408208:	b	408240 <ferror@plt+0x5970>
  40820c:	ldr	x8, [sp, #24]
  408210:	ldur	x9, [x29, #-16]
  408214:	ldr	x10, [sp, #24]
  408218:	add	x0, x9, x10
  40821c:	ldur	x1, [x29, #-24]
  408220:	ldr	x9, [sp, #32]
  408224:	ldr	x10, [sp, #24]
  408228:	subs	x2, x9, x10
  40822c:	str	x8, [sp, #8]
  408230:	bl	408110 <ferror@plt+0x5840>
  408234:	ldr	x8, [sp, #8]
  408238:	add	x9, x8, x0
  40823c:	stur	x9, [x29, #-8]
  408240:	ldur	x0, [x29, #-8]
  408244:	ldp	x29, x30, [sp, #64]
  408248:	add	sp, sp, #0x50
  40824c:	ret
  408250:	sub	sp, sp, #0x30
  408254:	stp	x29, x30, [sp, #32]
  408258:	add	x29, sp, #0x20
  40825c:	bl	402310 <getuid@plt>
  408260:	cbz	w0, 4082ec <ferror@plt+0x5a1c>
  408264:	bl	4022b0 <geteuid@plt>
  408268:	cbz	w0, 4082ec <ferror@plt+0x5a1c>
  40826c:	mov	w8, #0xc                   	// #12
  408270:	stur	w8, [x29, #-12]
  408274:	mov	w8, #0x2                   	// #2
  408278:	str	w8, [sp, #16]
  40827c:	bl	402610 <cap_get_proc@plt>
  408280:	stur	x0, [x29, #-8]
  408284:	ldur	x9, [x29, #-8]
  408288:	cbnz	x9, 408294 <ferror@plt+0x59c4>
  40828c:	mov	w0, #0x1                   	// #1
  408290:	bl	402230 <exit@plt>
  408294:	ldur	x0, [x29, #-8]
  408298:	ldur	w1, [x29, #-12]
  40829c:	ldr	w2, [sp, #16]
  4082a0:	add	x3, sp, #0xc
  4082a4:	bl	4024e0 <cap_get_flag@plt>
  4082a8:	cbz	w0, 4082b4 <ferror@plt+0x59e4>
  4082ac:	mov	w0, #0x1                   	// #1
  4082b0:	bl	402230 <exit@plt>
  4082b4:	ldr	w8, [sp, #12]
  4082b8:	cbnz	w8, 4082e4 <ferror@plt+0x5a14>
  4082bc:	ldur	x0, [x29, #-8]
  4082c0:	bl	402750 <cap_clear@plt>
  4082c4:	cbz	w0, 4082d0 <ferror@plt+0x5a00>
  4082c8:	mov	w0, #0x1                   	// #1
  4082cc:	bl	402230 <exit@plt>
  4082d0:	ldur	x0, [x29, #-8]
  4082d4:	bl	402530 <cap_set_proc@plt>
  4082d8:	cbz	w0, 4082e4 <ferror@plt+0x5a14>
  4082dc:	mov	w0, #0x1                   	// #1
  4082e0:	bl	402230 <exit@plt>
  4082e4:	ldur	x0, [x29, #-8]
  4082e8:	bl	4027a0 <cap_free@plt>
  4082ec:	ldp	x29, x30, [sp, #32]
  4082f0:	add	sp, sp, #0x30
  4082f4:	ret
  4082f8:	sub	sp, sp, #0x40
  4082fc:	stp	x29, x30, [sp, #48]
  408300:	add	x29, sp, #0x30
  408304:	add	x8, sp, #0x8
  408308:	stur	x0, [x29, #-16]
  40830c:	str	x1, [sp, #24]
  408310:	ldr	x0, [sp, #24]
  408314:	mov	x1, x8
  408318:	bl	4022a0 <strtod@plt>
  40831c:	str	d0, [sp, #16]
  408320:	ldr	x8, [sp, #8]
  408324:	ldr	x9, [sp, #24]
  408328:	cmp	x8, x9
  40832c:	b.ne	40833c <ferror@plt+0x5a6c>  // b.any
  408330:	mov	w8, #0xffffffff            	// #-1
  408334:	stur	w8, [x29, #-4]
  408338:	b	408468 <ferror@plt+0x5b98>
  40833c:	ldr	x8, [sp, #8]
  408340:	ldrb	w9, [x8]
  408344:	cbz	w9, 408454 <ferror@plt+0x5b84>
  408348:	ldr	x0, [sp, #8]
  40834c:	adrp	x1, 410000 <ferror@plt+0xd730>
  408350:	add	x1, x1, #0xa45
  408354:	bl	4024f0 <strcasecmp@plt>
  408358:	cbz	w0, 408384 <ferror@plt+0x5ab4>
  40835c:	ldr	x0, [sp, #8]
  408360:	adrp	x1, 410000 <ferror@plt+0xd730>
  408364:	add	x1, x1, #0xa5c
  408368:	bl	4024f0 <strcasecmp@plt>
  40836c:	cbz	w0, 408384 <ferror@plt+0x5ab4>
  408370:	ldr	x0, [sp, #8]
  408374:	adrp	x1, 410000 <ferror@plt+0xd730>
  408378:	add	x1, x1, #0xa61
  40837c:	bl	4024f0 <strcasecmp@plt>
  408380:	cbnz	w0, 4083a0 <ferror@plt+0x5ad0>
  408384:	ldr	d0, [sp, #16]
  408388:	mov	x8, #0x848000000000        	// #145685290680320
  40838c:	movk	x8, #0x412e, lsl #48
  408390:	fmov	d1, x8
  408394:	fmul	d0, d0, d1
  408398:	str	d0, [sp, #16]
  40839c:	b	408454 <ferror@plt+0x5b84>
  4083a0:	ldr	x0, [sp, #8]
  4083a4:	adrp	x1, 410000 <ferror@plt+0xd730>
  4083a8:	add	x1, x1, #0xde6
  4083ac:	bl	4024f0 <strcasecmp@plt>
  4083b0:	cbz	w0, 4083dc <ferror@plt+0x5b0c>
  4083b4:	ldr	x0, [sp, #8]
  4083b8:	adrp	x1, 410000 <ferror@plt+0xd730>
  4083bc:	add	x1, x1, #0xa5b
  4083c0:	bl	4024f0 <strcasecmp@plt>
  4083c4:	cbz	w0, 4083dc <ferror@plt+0x5b0c>
  4083c8:	ldr	x0, [sp, #8]
  4083cc:	adrp	x1, 410000 <ferror@plt+0xd730>
  4083d0:	add	x1, x1, #0xa60
  4083d4:	bl	4024f0 <strcasecmp@plt>
  4083d8:	cbnz	w0, 4083f8 <ferror@plt+0x5b28>
  4083dc:	ldr	d0, [sp, #16]
  4083e0:	mov	x8, #0x400000000000        	// #70368744177664
  4083e4:	movk	x8, #0x408f, lsl #48
  4083e8:	fmov	d1, x8
  4083ec:	fmul	d0, d0, d1
  4083f0:	str	d0, [sp, #16]
  4083f4:	b	408454 <ferror@plt+0x5b84>
  4083f8:	ldr	x0, [sp, #8]
  4083fc:	adrp	x1, 410000 <ferror@plt+0xd730>
  408400:	add	x1, x1, #0xdff
  408404:	bl	4024f0 <strcasecmp@plt>
  408408:	cbz	w0, 408434 <ferror@plt+0x5b64>
  40840c:	ldr	x0, [sp, #8]
  408410:	adrp	x1, 410000 <ferror@plt+0xd730>
  408414:	add	x1, x1, #0xdac
  408418:	bl	4024f0 <strcasecmp@plt>
  40841c:	cbz	w0, 408434 <ferror@plt+0x5b64>
  408420:	ldr	x0, [sp, #8]
  408424:	adrp	x1, 410000 <ferror@plt+0xd730>
  408428:	add	x1, x1, #0xdb1
  40842c:	bl	4024f0 <strcasecmp@plt>
  408430:	cbnz	w0, 408448 <ferror@plt+0x5b78>
  408434:	ldr	d0, [sp, #16]
  408438:	fmov	d1, #1.000000000000000000e+00
  40843c:	fmul	d0, d0, d1
  408440:	str	d0, [sp, #16]
  408444:	b	408454 <ferror@plt+0x5b84>
  408448:	mov	w8, #0xffffffff            	// #-1
  40844c:	stur	w8, [x29, #-4]
  408450:	b	408468 <ferror@plt+0x5b98>
  408454:	ldr	d0, [sp, #16]
  408458:	fcvtzu	w8, d0
  40845c:	ldur	x9, [x29, #-16]
  408460:	str	w8, [x9]
  408464:	stur	wzr, [x29, #-4]
  408468:	ldur	w0, [x29, #-4]
  40846c:	ldp	x29, x30, [sp, #48]
  408470:	add	sp, sp, #0x40
  408474:	ret
  408478:	sub	sp, sp, #0x20
  40847c:	stp	x29, x30, [sp, #16]
  408480:	add	x29, sp, #0x10
  408484:	mov	w8, #0x3f                  	// #63
  408488:	stur	w0, [x29, #-4]
  40848c:	str	x1, [sp]
  408490:	ldr	x0, [sp]
  408494:	ldur	w2, [x29, #-4]
  408498:	mov	w1, w8
  40849c:	bl	4084b0 <ferror@plt+0x5be0>
  4084a0:	ldr	x0, [sp]
  4084a4:	ldp	x29, x30, [sp, #16]
  4084a8:	add	sp, sp, #0x20
  4084ac:	ret
  4084b0:	sub	sp, sp, #0x30
  4084b4:	stp	x29, x30, [sp, #32]
  4084b8:	add	x29, sp, #0x20
  4084bc:	mov	x8, #0x848000000000        	// #145685290680320
  4084c0:	movk	x8, #0x412e, lsl #48
  4084c4:	fmov	d0, x8
  4084c8:	stur	x0, [x29, #-8]
  4084cc:	stur	w1, [x29, #-12]
  4084d0:	str	w2, [sp, #16]
  4084d4:	ldr	s1, [sp, #16]
  4084d8:	mov	v2.16b, v1.16b
  4084dc:	ucvtf	d2, d2
  4084e0:	str	d2, [sp, #8]
  4084e4:	ldr	d2, [sp, #8]
  4084e8:	fcmp	d2, d0
  4084ec:	cset	w9, ge  // ge = tcont
  4084f0:	tbnz	w9, #0, 4084f8 <ferror@plt+0x5c28>
  4084f4:	b	408524 <ferror@plt+0x5c54>
  4084f8:	ldur	x0, [x29, #-8]
  4084fc:	ldursw	x1, [x29, #-12]
  408500:	ldr	d0, [sp, #8]
  408504:	mov	x8, #0x848000000000        	// #145685290680320
  408508:	movk	x8, #0x412e, lsl #48
  40850c:	fmov	d1, x8
  408510:	fdiv	d0, d0, d1
  408514:	adrp	x2, 410000 <ferror@plt+0xd730>
  408518:	add	x2, x2, #0xddc
  40851c:	bl	402350 <snprintf@plt>
  408520:	b	408588 <ferror@plt+0x5cb8>
  408524:	ldr	d0, [sp, #8]
  408528:	mov	x8, #0x400000000000        	// #70368744177664
  40852c:	movk	x8, #0x408f, lsl #48
  408530:	fmov	d1, x8
  408534:	fcmp	d0, d1
  408538:	cset	w9, ge  // ge = tcont
  40853c:	tbnz	w9, #0, 408544 <ferror@plt+0x5c74>
  408540:	b	408570 <ferror@plt+0x5ca0>
  408544:	ldur	x0, [x29, #-8]
  408548:	ldursw	x1, [x29, #-12]
  40854c:	ldr	d0, [sp, #8]
  408550:	mov	x8, #0x400000000000        	// #70368744177664
  408554:	movk	x8, #0x408f, lsl #48
  408558:	fmov	d1, x8
  40855c:	fdiv	d0, d0, d1
  408560:	adrp	x2, 410000 <ferror@plt+0xd730>
  408564:	add	x2, x2, #0xde2
  408568:	bl	402350 <snprintf@plt>
  40856c:	b	408588 <ferror@plt+0x5cb8>
  408570:	ldur	x0, [x29, #-8]
  408574:	ldursw	x1, [x29, #-12]
  408578:	ldr	w3, [sp, #16]
  40857c:	adrp	x2, 410000 <ferror@plt+0xd730>
  408580:	add	x2, x2, #0xde9
  408584:	bl	402350 <snprintf@plt>
  408588:	ldp	x29, x30, [sp, #32]
  40858c:	add	sp, sp, #0x30
  408590:	ret
  408594:	sub	sp, sp, #0x40
  408598:	stp	x29, x30, [sp, #48]
  40859c:	add	x29, sp, #0x30
  4085a0:	add	x8, sp, #0x8
  4085a4:	stur	x0, [x29, #-16]
  4085a8:	str	x1, [sp, #24]
  4085ac:	ldr	x0, [sp, #24]
  4085b0:	mov	x1, x8
  4085b4:	bl	4022a0 <strtod@plt>
  4085b8:	str	d0, [sp, #16]
  4085bc:	ldr	x8, [sp, #8]
  4085c0:	ldr	x9, [sp, #24]
  4085c4:	cmp	x8, x9
  4085c8:	b.ne	4085d8 <ferror@plt+0x5d08>  // b.any
  4085cc:	mov	w8, #0xffffffff            	// #-1
  4085d0:	stur	w8, [x29, #-4]
  4085d4:	b	40875c <ferror@plt+0x5e8c>
  4085d8:	ldr	x8, [sp, #8]
  4085dc:	ldrb	w9, [x8]
  4085e0:	cbz	w9, 408748 <ferror@plt+0x5e78>
  4085e4:	ldr	x0, [sp, #8]
  4085e8:	adrp	x1, 410000 <ferror@plt+0xd730>
  4085ec:	add	x1, x1, #0xa45
  4085f0:	bl	4024f0 <strcasecmp@plt>
  4085f4:	cbz	w0, 408620 <ferror@plt+0x5d50>
  4085f8:	ldr	x0, [sp, #8]
  4085fc:	adrp	x1, 410000 <ferror@plt+0xd730>
  408600:	add	x1, x1, #0xa5c
  408604:	bl	4024f0 <strcasecmp@plt>
  408608:	cbz	w0, 408620 <ferror@plt+0x5d50>
  40860c:	ldr	x0, [sp, #8]
  408610:	adrp	x1, 410000 <ferror@plt+0xd730>
  408614:	add	x1, x1, #0xa61
  408618:	bl	4024f0 <strcasecmp@plt>
  40861c:	cbnz	w0, 40863c <ferror@plt+0x5d6c>
  408620:	ldr	d0, [sp, #16]
  408624:	mov	x8, #0xcd6500000000        	// #225833675390976
  408628:	movk	x8, #0x41cd, lsl #48
  40862c:	fmov	d1, x8
  408630:	fmul	d0, d0, d1
  408634:	str	d0, [sp, #16]
  408638:	b	408748 <ferror@plt+0x5e78>
  40863c:	ldr	x0, [sp, #8]
  408640:	adrp	x1, 410000 <ferror@plt+0xd730>
  408644:	add	x1, x1, #0xde6
  408648:	bl	4024f0 <strcasecmp@plt>
  40864c:	cbz	w0, 408678 <ferror@plt+0x5da8>
  408650:	ldr	x0, [sp, #8]
  408654:	adrp	x1, 410000 <ferror@plt+0xd730>
  408658:	add	x1, x1, #0xa5b
  40865c:	bl	4024f0 <strcasecmp@plt>
  408660:	cbz	w0, 408678 <ferror@plt+0x5da8>
  408664:	ldr	x0, [sp, #8]
  408668:	adrp	x1, 410000 <ferror@plt+0xd730>
  40866c:	add	x1, x1, #0xa60
  408670:	bl	4024f0 <strcasecmp@plt>
  408674:	cbnz	w0, 408694 <ferror@plt+0x5dc4>
  408678:	ldr	d0, [sp, #16]
  40867c:	mov	x8, #0x848000000000        	// #145685290680320
  408680:	movk	x8, #0x412e, lsl #48
  408684:	fmov	d1, x8
  408688:	fmul	d0, d0, d1
  40868c:	str	d0, [sp, #16]
  408690:	b	408748 <ferror@plt+0x5e78>
  408694:	ldr	x0, [sp, #8]
  408698:	adrp	x1, 410000 <ferror@plt+0xd730>
  40869c:	add	x1, x1, #0xdff
  4086a0:	bl	4024f0 <strcasecmp@plt>
  4086a4:	cbz	w0, 4086d0 <ferror@plt+0x5e00>
  4086a8:	ldr	x0, [sp, #8]
  4086ac:	adrp	x1, 410000 <ferror@plt+0xd730>
  4086b0:	add	x1, x1, #0xdac
  4086b4:	bl	4024f0 <strcasecmp@plt>
  4086b8:	cbz	w0, 4086d0 <ferror@plt+0x5e00>
  4086bc:	ldr	x0, [sp, #8]
  4086c0:	adrp	x1, 410000 <ferror@plt+0xd730>
  4086c4:	add	x1, x1, #0xdb1
  4086c8:	bl	4024f0 <strcasecmp@plt>
  4086cc:	cbnz	w0, 4086ec <ferror@plt+0x5e1c>
  4086d0:	ldr	d0, [sp, #16]
  4086d4:	mov	x8, #0x400000000000        	// #70368744177664
  4086d8:	movk	x8, #0x408f, lsl #48
  4086dc:	fmov	d1, x8
  4086e0:	fmul	d0, d0, d1
  4086e4:	str	d0, [sp, #16]
  4086e8:	b	408748 <ferror@plt+0x5e78>
  4086ec:	ldr	x0, [sp, #8]
  4086f0:	adrp	x1, 410000 <ferror@plt+0xd730>
  4086f4:	add	x1, x1, #0xe06
  4086f8:	bl	4024f0 <strcasecmp@plt>
  4086fc:	cbz	w0, 408728 <ferror@plt+0x5e58>
  408700:	ldr	x0, [sp, #8]
  408704:	adrp	x1, 410000 <ferror@plt+0xd730>
  408708:	add	x1, x1, #0xdb7
  40870c:	bl	4024f0 <strcasecmp@plt>
  408710:	cbz	w0, 408728 <ferror@plt+0x5e58>
  408714:	ldr	x0, [sp, #8]
  408718:	adrp	x1, 410000 <ferror@plt+0xd730>
  40871c:	add	x1, x1, #0xdbc
  408720:	bl	4024f0 <strcasecmp@plt>
  408724:	cbnz	w0, 40873c <ferror@plt+0x5e6c>
  408728:	ldr	d0, [sp, #16]
  40872c:	fmov	d1, #1.000000000000000000e+00
  408730:	fmul	d0, d0, d1
  408734:	str	d0, [sp, #16]
  408738:	b	408748 <ferror@plt+0x5e78>
  40873c:	mov	w8, #0xffffffff            	// #-1
  408740:	stur	w8, [x29, #-4]
  408744:	b	40875c <ferror@plt+0x5e8c>
  408748:	ldr	d0, [sp, #16]
  40874c:	fcvtzs	x8, d0
  408750:	ldur	x9, [x29, #-16]
  408754:	str	x8, [x9]
  408758:	stur	wzr, [x29, #-4]
  40875c:	ldur	w0, [x29, #-4]
  408760:	ldp	x29, x30, [sp, #48]
  408764:	add	sp, sp, #0x40
  408768:	ret
  40876c:	sub	sp, sp, #0x20
  408770:	stp	x29, x30, [sp, #16]
  408774:	add	x29, sp, #0x10
  408778:	mov	w8, #0x3f                  	// #63
  40877c:	str	x0, [sp, #8]
  408780:	str	x1, [sp]
  408784:	ldr	x0, [sp]
  408788:	ldr	x2, [sp, #8]
  40878c:	mov	w1, w8
  408790:	bl	4087a4 <ferror@plt+0x5ed4>
  408794:	ldr	x0, [sp]
  408798:	ldp	x29, x30, [sp, #16]
  40879c:	add	sp, sp, #0x20
  4087a0:	ret
  4087a4:	sub	sp, sp, #0x30
  4087a8:	stp	x29, x30, [sp, #32]
  4087ac:	add	x29, sp, #0x20
  4087b0:	mov	x8, #0xca00                	// #51712
  4087b4:	movk	x8, #0x3b9a, lsl #16
  4087b8:	stur	x0, [x29, #-8]
  4087bc:	stur	w1, [x29, #-12]
  4087c0:	str	x2, [sp, #8]
  4087c4:	ldr	x9, [sp, #8]
  4087c8:	scvtf	d0, x9
  4087cc:	str	d0, [sp]
  4087d0:	ldr	x9, [sp, #8]
  4087d4:	cmp	x9, x8
  4087d8:	b.lt	408808 <ferror@plt+0x5f38>  // b.tstop
  4087dc:	ldur	x0, [x29, #-8]
  4087e0:	ldursw	x1, [x29, #-12]
  4087e4:	ldr	d0, [sp]
  4087e8:	mov	x8, #0xcd6500000000        	// #225833675390976
  4087ec:	movk	x8, #0x41cd, lsl #48
  4087f0:	fmov	d1, x8
  4087f4:	fdiv	d0, d0, d1
  4087f8:	adrp	x2, 410000 <ferror@plt+0xd730>
  4087fc:	add	x2, x2, #0xdee
  408800:	bl	402350 <snprintf@plt>
  408804:	b	408898 <ferror@plt+0x5fc8>
  408808:	ldr	x8, [sp, #8]
  40880c:	mov	x9, #0x4240                	// #16960
  408810:	movk	x9, #0xf, lsl #16
  408814:	cmp	x8, x9
  408818:	b.lt	408848 <ferror@plt+0x5f78>  // b.tstop
  40881c:	ldur	x0, [x29, #-8]
  408820:	ldursw	x1, [x29, #-12]
  408824:	ldr	d0, [sp]
  408828:	mov	x8, #0x848000000000        	// #145685290680320
  40882c:	movk	x8, #0x412e, lsl #48
  408830:	fmov	d1, x8
  408834:	fdiv	d0, d0, d1
  408838:	adrp	x2, 410000 <ferror@plt+0xd730>
  40883c:	add	x2, x2, #0xdf4
  408840:	bl	402350 <snprintf@plt>
  408844:	b	408898 <ferror@plt+0x5fc8>
  408848:	ldr	x8, [sp, #8]
  40884c:	cmp	x8, #0x3e8
  408850:	b.lt	408880 <ferror@plt+0x5fb0>  // b.tstop
  408854:	ldur	x0, [x29, #-8]
  408858:	ldursw	x1, [x29, #-12]
  40885c:	ldr	d0, [sp]
  408860:	mov	x8, #0x400000000000        	// #70368744177664
  408864:	movk	x8, #0x408f, lsl #48
  408868:	fmov	d1, x8
  40886c:	fdiv	d0, d0, d1
  408870:	adrp	x2, 410000 <ferror@plt+0xd730>
  408874:	add	x2, x2, #0xdfb
  408878:	bl	402350 <snprintf@plt>
  40887c:	b	408898 <ferror@plt+0x5fc8>
  408880:	ldur	x0, [x29, #-8]
  408884:	ldursw	x1, [x29, #-12]
  408888:	ldr	x3, [sp, #8]
  40888c:	adrp	x2, 410000 <ferror@plt+0xd730>
  408890:	add	x2, x2, #0xe02
  408894:	bl	402350 <snprintf@plt>
  408898:	ldp	x29, x30, [sp, #32]
  40889c:	add	sp, sp, #0x30
  4088a0:	ret
  4088a4:	sub	sp, sp, #0x40
  4088a8:	stp	x29, x30, [sp, #48]
  4088ac:	add	x29, sp, #0x30
  4088b0:	stur	x0, [x29, #-16]
  4088b4:	str	x1, [sp, #24]
  4088b8:	str	wzr, [sp, #20]
  4088bc:	ldr	w8, [sp, #20]
  4088c0:	cmp	w8, #0x4
  4088c4:	b.ge	40897c <ferror@plt+0x60ac>  // b.tcont
  4088c8:	ldr	x0, [sp, #24]
  4088cc:	mov	x1, sp
  4088d0:	mov	w8, wzr
  4088d4:	mov	w2, w8
  4088d8:	bl	402200 <strtoul@plt>
  4088dc:	str	x0, [sp, #8]
  4088e0:	ldr	x9, [sp, #8]
  4088e4:	cmp	x9, #0xff
  4088e8:	b.ls	4088f8 <ferror@plt+0x6028>  // b.plast
  4088ec:	mov	w8, #0xffffffff            	// #-1
  4088f0:	stur	w8, [x29, #-4]
  4088f4:	b	408984 <ferror@plt+0x60b4>
  4088f8:	ldr	x8, [sp]
  4088fc:	ldr	x9, [sp, #24]
  408900:	cmp	x8, x9
  408904:	b.ne	408914 <ferror@plt+0x6044>  // b.any
  408908:	mov	w8, #0xffffffff            	// #-1
  40890c:	stur	w8, [x29, #-4]
  408910:	b	408984 <ferror@plt+0x60b4>
  408914:	ldr	x8, [sp, #8]
  408918:	ldur	x9, [x29, #-16]
  40891c:	ldrsw	x10, [sp, #20]
  408920:	add	x9, x9, x10
  408924:	strb	w8, [x9]
  408928:	ldr	x9, [sp]
  40892c:	ldrb	w8, [x9]
  408930:	cbnz	w8, 408938 <ferror@plt+0x6068>
  408934:	b	40897c <ferror@plt+0x60ac>
  408938:	ldr	w8, [sp, #20]
  40893c:	cmp	w8, #0x3
  408940:	b.eq	408954 <ferror@plt+0x6084>  // b.none
  408944:	ldr	x8, [sp]
  408948:	ldrb	w9, [x8]
  40894c:	cmp	w9, #0x2e
  408950:	b.eq	408960 <ferror@plt+0x6090>  // b.none
  408954:	mov	w8, #0xffffffff            	// #-1
  408958:	stur	w8, [x29, #-4]
  40895c:	b	408984 <ferror@plt+0x60b4>
  408960:	ldr	x8, [sp]
  408964:	add	x8, x8, #0x1
  408968:	str	x8, [sp, #24]
  40896c:	ldr	w8, [sp, #20]
  408970:	add	w8, w8, #0x1
  408974:	str	w8, [sp, #20]
  408978:	b	4088bc <ferror@plt+0x5fec>
  40897c:	mov	w8, #0x1                   	// #1
  408980:	stur	w8, [x29, #-4]
  408984:	ldur	w0, [x29, #-4]
  408988:	ldp	x29, x30, [sp, #48]
  40898c:	add	sp, sp, #0x40
  408990:	ret
  408994:	sub	sp, sp, #0x10
  408998:	mov	w8, #0x1505                	// #5381
  40899c:	str	x0, [sp, #8]
  4089a0:	str	w8, [sp, #4]
  4089a4:	ldr	x8, [sp, #8]
  4089a8:	ldrb	w9, [x8]
  4089ac:	cbz	w9, 4089d8 <ferror@plt+0x6108>
  4089b0:	ldr	w8, [sp, #4]
  4089b4:	ldr	w9, [sp, #4]
  4089b8:	add	w8, w9, w8, lsl #5
  4089bc:	ldr	x10, [sp, #8]
  4089c0:	add	x11, x10, #0x1
  4089c4:	str	x11, [sp, #8]
  4089c8:	ldrb	w9, [x10]
  4089cc:	add	w8, w8, w9
  4089d0:	str	w8, [sp, #4]
  4089d4:	b	4089a4 <ferror@plt+0x60d4>
  4089d8:	ldr	w0, [sp, #4]
  4089dc:	add	sp, sp, #0x10
  4089e0:	ret
  4089e4:	stp	x29, x30, [sp, #-32]!
  4089e8:	str	x28, [sp, #16]
  4089ec:	mov	x29, sp
  4089f0:	sub	sp, sp, #0x1e0
  4089f4:	stur	x0, [x29, #-16]
  4089f8:	stur	x1, [x29, #-24]
  4089fc:	ldur	x8, [x29, #-16]
  408a00:	add	x8, x8, #0x10
  408a04:	stur	x8, [x29, #-32]
  408a08:	ldur	x8, [x29, #-16]
  408a0c:	ldrh	w9, [x8, #4]
  408a10:	cmp	w9, #0x10
  408a14:	b.eq	408a30 <ferror@plt+0x6160>  // b.none
  408a18:	ldur	x8, [x29, #-16]
  408a1c:	ldrh	w9, [x8, #4]
  408a20:	cmp	w9, #0x11
  408a24:	b.eq	408a30 <ferror@plt+0x6160>  // b.none
  408a28:	stur	wzr, [x29, #-4]
  408a2c:	b	408ae0 <ferror@plt+0x6210>
  408a30:	ldur	x8, [x29, #-16]
  408a34:	ldr	w9, [x8]
  408a38:	mov	w8, w9
  408a3c:	cmp	x8, #0x20
  408a40:	b.cs	408a50 <ferror@plt+0x6180>  // b.hs, b.nlast
  408a44:	mov	w8, #0xffffffff            	// #-1
  408a48:	stur	w8, [x29, #-4]
  408a4c:	b	408ae0 <ferror@plt+0x6210>
  408a50:	ldur	x8, [x29, #-32]
  408a54:	ldr	w0, [x8, #4]
  408a58:	bl	408af4 <ferror@plt+0x6224>
  408a5c:	stur	x0, [x29, #-40]
  408a60:	ldur	x8, [x29, #-16]
  408a64:	ldrh	w9, [x8, #4]
  408a68:	cmp	w9, #0x11
  408a6c:	b.ne	408a88 <ferror@plt+0x61b8>  // b.any
  408a70:	ldur	x8, [x29, #-40]
  408a74:	cbz	x8, 408a80 <ferror@plt+0x61b0>
  408a78:	ldur	x0, [x29, #-40]
  408a7c:	bl	408b90 <ferror@plt+0x62c0>
  408a80:	stur	wzr, [x29, #-4]
  408a84:	b	408ae0 <ferror@plt+0x6210>
  408a88:	ldur	x8, [x29, #-32]
  408a8c:	add	x2, x8, #0x10
  408a90:	ldur	x8, [x29, #-16]
  408a94:	ldr	w9, [x8]
  408a98:	mov	w8, w9
  408a9c:	subs	x8, x8, #0x20
  408aa0:	add	x0, sp, #0x8
  408aa4:	mov	w1, #0x35                  	// #53
  408aa8:	mov	w3, w8
  408aac:	mov	w4, #0xffff8000            	// #-32768
  408ab0:	bl	40f43c <ferror@plt+0xcb6c>
  408ab4:	ldur	x10, [x29, #-40]
  408ab8:	cbz	x10, 408ad0 <ferror@plt+0x6200>
  408abc:	ldur	x0, [x29, #-40]
  408ac0:	ldur	x1, [x29, #-32]
  408ac4:	add	x2, sp, #0x8
  408ac8:	bl	408bc4 <ferror@plt+0x62f4>
  408acc:	b	408adc <ferror@plt+0x620c>
  408ad0:	ldur	x0, [x29, #-32]
  408ad4:	add	x1, sp, #0x8
  408ad8:	bl	408c3c <ferror@plt+0x636c>
  408adc:	stur	wzr, [x29, #-4]
  408ae0:	ldur	w0, [x29, #-4]
  408ae4:	add	sp, sp, #0x1e0
  408ae8:	ldr	x28, [sp, #16]
  408aec:	ldp	x29, x30, [sp], #32
  408af0:	ret
  408af4:	sub	sp, sp, #0x40
  408af8:	adrp	x8, 422000 <ferror@plt+0x1f730>
  408afc:	add	x8, x8, #0xe70
  408b00:	str	w0, [sp, #52]
  408b04:	ldr	w9, [sp, #52]
  408b08:	and	w9, w9, #0x3ff
  408b0c:	str	w9, [sp, #36]
  408b10:	ldr	w9, [sp, #36]
  408b14:	mov	w10, w9
  408b18:	mov	x11, #0x8                   	// #8
  408b1c:	mul	x10, x11, x10
  408b20:	add	x8, x8, x10
  408b24:	ldr	x8, [x8]
  408b28:	str	x8, [sp, #40]
  408b2c:	ldr	x8, [sp, #40]
  408b30:	cbz	x8, 408b7c <ferror@plt+0x62ac>
  408b34:	ldr	x8, [sp, #40]
  408b38:	str	x8, [sp, #16]
  408b3c:	ldr	x8, [sp, #16]
  408b40:	str	x8, [sp, #8]
  408b44:	ldr	x8, [sp, #8]
  408b48:	str	x8, [sp, #24]
  408b4c:	ldr	x8, [sp, #24]
  408b50:	ldr	w9, [x8, #36]
  408b54:	ldr	w10, [sp, #52]
  408b58:	cmp	w9, w10
  408b5c:	b.ne	408b6c <ferror@plt+0x629c>  // b.any
  408b60:	ldr	x8, [sp, #24]
  408b64:	str	x8, [sp, #56]
  408b68:	b	408b84 <ferror@plt+0x62b4>
  408b6c:	ldr	x8, [sp, #40]
  408b70:	ldr	x8, [x8]
  408b74:	str	x8, [sp, #40]
  408b78:	b	408b2c <ferror@plt+0x625c>
  408b7c:	mov	x8, xzr
  408b80:	str	x8, [sp, #56]
  408b84:	ldr	x0, [sp, #56]
  408b88:	add	sp, sp, #0x40
  408b8c:	ret
  408b90:	sub	sp, sp, #0x20
  408b94:	stp	x29, x30, [sp, #16]
  408b98:	add	x29, sp, #0x10
  408b9c:	str	x0, [sp, #8]
  408ba0:	ldr	x0, [sp, #8]
  408ba4:	bl	409360 <ferror@plt+0x6a90>
  408ba8:	ldr	x0, [sp, #8]
  408bac:	mov	w8, #0x1                   	// #1
  408bb0:	and	w1, w8, #0x1
  408bb4:	bl	409418 <ferror@plt+0x6b48>
  408bb8:	ldp	x29, x30, [sp, #16]
  408bbc:	add	sp, sp, #0x20
  408bc0:	ret
  408bc4:	sub	sp, sp, #0x40
  408bc8:	stp	x29, x30, [sp, #48]
  408bcc:	add	x29, sp, #0x30
  408bd0:	stur	x0, [x29, #-8]
  408bd4:	stur	x1, [x29, #-16]
  408bd8:	str	x2, [sp, #24]
  408bdc:	ldr	x8, [sp, #24]
  408be0:	ldr	x8, [x8, #24]
  408be4:	cbz	x8, 408c20 <ferror@plt+0x6350>
  408be8:	ldur	x0, [x29, #-8]
  408bec:	ldur	x1, [x29, #-16]
  408bf0:	ldr	x8, [sp, #24]
  408bf4:	ldr	x8, [x8, #24]
  408bf8:	str	x0, [sp, #16]
  408bfc:	mov	x0, x8
  408c00:	str	x1, [sp, #8]
  408c04:	bl	409560 <ferror@plt+0x6c90>
  408c08:	ldr	x8, [sp, #16]
  408c0c:	str	x0, [sp]
  408c10:	mov	x0, x8
  408c14:	ldr	x1, [sp, #8]
  408c18:	ldr	x2, [sp]
  408c1c:	bl	4094d0 <ferror@plt+0x6c00>
  408c20:	ldur	x0, [x29, #-8]
  408c24:	ldur	x1, [x29, #-16]
  408c28:	ldr	x2, [sp, #24]
  408c2c:	bl	409578 <ferror@plt+0x6ca8>
  408c30:	ldp	x29, x30, [sp, #48]
  408c34:	add	sp, sp, #0x40
  408c38:	ret
  408c3c:	sub	sp, sp, #0x40
  408c40:	stp	x29, x30, [sp, #48]
  408c44:	add	x29, sp, #0x30
  408c48:	stur	x0, [x29, #-8]
  408c4c:	stur	x1, [x29, #-16]
  408c50:	ldur	x8, [x29, #-16]
  408c54:	ldr	x8, [x8, #24]
  408c58:	cbnz	x8, 408c60 <ferror@plt+0x6390>
  408c5c:	b	408cb4 <ferror@plt+0x63e4>
  408c60:	ldur	x0, [x29, #-8]
  408c64:	ldur	x8, [x29, #-16]
  408c68:	ldr	x8, [x8, #24]
  408c6c:	str	x0, [sp, #16]
  408c70:	mov	x0, x8
  408c74:	bl	409560 <ferror@plt+0x6c90>
  408c78:	ldr	x8, [sp, #16]
  408c7c:	str	x0, [sp, #8]
  408c80:	mov	x0, x8
  408c84:	ldr	x1, [sp, #8]
  408c88:	mov	x9, xzr
  408c8c:	mov	x2, x9
  408c90:	bl	4098dc <ferror@plt+0x700c>
  408c94:	str	x0, [sp, #24]
  408c98:	ldr	x8, [sp, #24]
  408c9c:	cbnz	x8, 408ca4 <ferror@plt+0x63d4>
  408ca0:	b	408cb4 <ferror@plt+0x63e4>
  408ca4:	ldr	x0, [sp, #24]
  408ca8:	ldur	x1, [x29, #-8]
  408cac:	ldur	x2, [x29, #-16]
  408cb0:	bl	40979c <ferror@plt+0x6ecc>
  408cb4:	ldp	x29, x30, [sp, #48]
  408cb8:	add	sp, sp, #0x40
  408cbc:	ret
  408cc0:	sub	sp, sp, #0x20
  408cc4:	stp	x29, x30, [sp, #16]
  408cc8:	add	x29, sp, #0x10
  408ccc:	adrp	x8, 422000 <ferror@plt+0x1f730>
  408cd0:	add	x8, x8, #0xe48
  408cd4:	mov	x1, #0x10                  	// #16
  408cd8:	adrp	x2, 410000 <ferror@plt+0xd730>
  408cdc:	add	x2, x2, #0xe09
  408ce0:	stur	w0, [x29, #-4]
  408ce4:	ldur	w3, [x29, #-4]
  408ce8:	mov	x0, x8
  408cec:	str	x8, [sp]
  408cf0:	bl	402350 <snprintf@plt>
  408cf4:	ldr	x8, [sp]
  408cf8:	mov	x0, x8
  408cfc:	ldp	x29, x30, [sp, #16]
  408d00:	add	sp, sp, #0x20
  408d04:	ret
  408d08:	sub	sp, sp, #0x30
  408d0c:	stp	x29, x30, [sp, #32]
  408d10:	add	x29, sp, #0x20
  408d14:	adrp	x8, 422000 <ferror@plt+0x1f730>
  408d18:	add	x8, x8, #0xe58
  408d1c:	stur	w0, [x29, #-12]
  408d20:	ldur	w9, [x29, #-12]
  408d24:	str	x8, [sp]
  408d28:	cbnz	w9, 408d3c <ferror@plt+0x646c>
  408d2c:	adrp	x8, 410000 <ferror@plt+0xd730>
  408d30:	add	x8, x8, #0xe0e
  408d34:	stur	x8, [x29, #-8]
  408d38:	b	408dd0 <ferror@plt+0x6500>
  408d3c:	ldur	w0, [x29, #-12]
  408d40:	bl	408af4 <ferror@plt+0x6224>
  408d44:	str	x0, [sp, #8]
  408d48:	ldr	x8, [sp, #8]
  408d4c:	cbz	x8, 408d60 <ferror@plt+0x6490>
  408d50:	ldr	x8, [sp, #8]
  408d54:	add	x8, x8, #0x40
  408d58:	stur	x8, [x29, #-8]
  408d5c:	b	408dd0 <ferror@plt+0x6500>
  408d60:	ldur	w1, [x29, #-12]
  408d64:	mov	x8, xzr
  408d68:	mov	x0, x8
  408d6c:	bl	408de0 <ferror@plt+0x6510>
  408d70:	ldur	w9, [x29, #-12]
  408d74:	cmp	w0, w9
  408d78:	b.ne	408da0 <ferror@plt+0x64d0>  // b.any
  408d7c:	ldur	w0, [x29, #-12]
  408d80:	bl	408af4 <ferror@plt+0x6224>
  408d84:	str	x0, [sp, #8]
  408d88:	ldr	x8, [sp, #8]
  408d8c:	cbz	x8, 408da0 <ferror@plt+0x64d0>
  408d90:	ldr	x8, [sp, #8]
  408d94:	add	x8, x8, #0x40
  408d98:	stur	x8, [x29, #-8]
  408d9c:	b	408dd0 <ferror@plt+0x6500>
  408da0:	ldur	w0, [x29, #-12]
  408da4:	ldr	x1, [sp]
  408da8:	bl	402460 <if_indextoname@plt>
  408dac:	cbnz	x0, 408dc8 <ferror@plt+0x64f8>
  408db0:	ldur	w3, [x29, #-12]
  408db4:	ldr	x0, [sp]
  408db8:	mov	x1, #0x10                  	// #16
  408dbc:	adrp	x2, 410000 <ferror@plt+0xd730>
  408dc0:	add	x2, x2, #0xe09
  408dc4:	bl	402350 <snprintf@plt>
  408dc8:	ldr	x8, [sp]
  408dcc:	stur	x8, [x29, #-8]
  408dd0:	ldur	x0, [x29, #-8]
  408dd4:	ldp	x29, x30, [sp, #32]
  408dd8:	add	sp, sp, #0x30
  408ddc:	ret
  408de0:	stp	x29, x30, [sp, #-32]!
  408de4:	str	x28, [sp, #16]
  408de8:	mov	x29, sp
  408dec:	sub	sp, sp, #0x4d0
  408df0:	mov	x2, #0x420                 	// #1056
  408df4:	mov	w8, #0x20                  	// #32
  408df8:	mov	w9, #0x12                  	// #18
  408dfc:	mov	w10, #0x1                   	// #1
  408e00:	mov	w11, #0x9                   	// #9
  408e04:	mov	x12, #0x38                  	// #56
  408e08:	mov	w13, wzr
  408e0c:	add	x14, sp, #0x9c
  408e10:	add	x15, sp, #0x60
  408e14:	stur	x0, [x29, #-16]
  408e18:	stur	w1, [x29, #-20]
  408e1c:	mov	x0, x14
  408e20:	mov	w1, w13
  408e24:	str	w8, [sp, #68]
  408e28:	str	w9, [sp, #64]
  408e2c:	str	w10, [sp, #60]
  408e30:	str	w11, [sp, #56]
  408e34:	str	x12, [sp, #48]
  408e38:	str	w13, [sp, #44]
  408e3c:	str	x14, [sp, #32]
  408e40:	str	x15, [sp, #24]
  408e44:	bl	402470 <memset@plt>
  408e48:	ldr	w8, [sp, #68]
  408e4c:	str	w8, [sp, #156]
  408e50:	ldr	w9, [sp, #64]
  408e54:	ldr	x12, [sp, #32]
  408e58:	strh	w9, [x12, #4]
  408e5c:	ldr	w10, [sp, #60]
  408e60:	strh	w10, [x12, #6]
  408e64:	ldur	w11, [x29, #-20]
  408e68:	str	w11, [sp, #176]
  408e6c:	ldr	w11, [sp, #56]
  408e70:	str	w11, [sp, #152]
  408e74:	ldr	x0, [sp, #24]
  408e78:	ldr	w13, [sp, #44]
  408e7c:	mov	w1, w13
  408e80:	ldr	x2, [sp, #48]
  408e84:	bl	402470 <memset@plt>
  408e88:	str	wzr, [sp, #84]
  408e8c:	ldr	x0, [sp, #24]
  408e90:	ldr	w1, [sp, #44]
  408e94:	bl	40c7dc <ferror@plt+0x9f0c>
  408e98:	cmp	w0, #0x0
  408e9c:	cset	w8, ge  // ge = tcont
  408ea0:	tbnz	w8, #0, 408eac <ferror@plt+0x65dc>
  408ea4:	stur	wzr, [x29, #-4]
  408ea8:	b	408f88 <ferror@plt+0x66b8>
  408eac:	ldr	w3, [sp, #152]
  408eb0:	add	x0, sp, #0x9c
  408eb4:	mov	w1, #0x420                 	// #1056
  408eb8:	mov	w2, #0x1d                  	// #29
  408ebc:	bl	40ec1c <ferror@plt+0xc34c>
  408ec0:	ldur	x8, [x29, #-16]
  408ec4:	cbz	x8, 408f1c <ferror@plt+0x664c>
  408ec8:	ldur	x0, [x29, #-16]
  408ecc:	bl	406364 <ferror@plt+0x3a94>
  408ed0:	cmp	w0, #0x0
  408ed4:	cset	w8, ne  // ne = any
  408ed8:	eor	w8, w8, #0x1
  408edc:	mov	w9, #0x35                  	// #53
  408ee0:	mov	w10, #0x3                   	// #3
  408ee4:	tst	w8, #0x1
  408ee8:	csel	w2, w10, w9, ne  // ne = any
  408eec:	ldur	x3, [x29, #-16]
  408ef0:	ldur	x0, [x29, #-16]
  408ef4:	str	w2, [sp, #20]
  408ef8:	str	x3, [sp, #8]
  408efc:	bl	402210 <strlen@plt>
  408f00:	add	x11, x0, #0x1
  408f04:	add	x0, sp, #0x9c
  408f08:	mov	w1, #0x420                 	// #1056
  408f0c:	ldr	w2, [sp, #20]
  408f10:	ldr	x3, [sp, #8]
  408f14:	mov	w4, w11
  408f18:	bl	40ea6c <ferror@plt+0xc19c>
  408f1c:	add	x0, sp, #0x60
  408f20:	add	x1, sp, #0x9c
  408f24:	add	x2, sp, #0x58
  408f28:	bl	40e2a8 <ferror@plt+0xb9d8>
  408f2c:	cmp	w0, #0x0
  408f30:	cset	w8, ge  // ge = tcont
  408f34:	tbnz	w8, #0, 408f3c <ferror@plt+0x666c>
  408f38:	b	408f78 <ferror@plt+0x66a8>
  408f3c:	ldr	x0, [sp, #88]
  408f40:	mov	x8, xzr
  408f44:	mov	x1, x8
  408f48:	bl	4089e4 <ferror@plt+0x6114>
  408f4c:	str	w0, [sp, #84]
  408f50:	ldr	w9, [sp, #84]
  408f54:	cbnz	w9, 408f70 <ferror@plt+0x66a0>
  408f58:	ldr	x8, [sp, #88]
  408f5c:	add	x8, x8, #0x10
  408f60:	str	x8, [sp, #72]
  408f64:	ldr	x8, [sp, #72]
  408f68:	ldr	w9, [x8, #4]
  408f6c:	str	w9, [sp, #84]
  408f70:	ldr	x0, [sp, #88]
  408f74:	bl	402650 <free@plt>
  408f78:	add	x0, sp, #0x60
  408f7c:	bl	40c4fc <ferror@plt+0x9c2c>
  408f80:	ldr	w8, [sp, #84]
  408f84:	stur	w8, [x29, #-4]
  408f88:	ldur	w0, [x29, #-4]
  408f8c:	add	sp, sp, #0x4d0
  408f90:	ldr	x28, [sp, #16]
  408f94:	ldp	x29, x30, [sp], #32
  408f98:	ret
  408f9c:	sub	sp, sp, #0x30
  408fa0:	stp	x29, x30, [sp, #32]
  408fa4:	add	x29, sp, #0x20
  408fa8:	stur	w0, [x29, #-8]
  408fac:	ldur	w8, [x29, #-8]
  408fb0:	cbnz	w8, 408fc0 <ferror@plt+0x66f0>
  408fb4:	mov	w8, #0xffffffff            	// #-1
  408fb8:	stur	w8, [x29, #-4]
  408fbc:	b	408ff4 <ferror@plt+0x6724>
  408fc0:	ldur	w0, [x29, #-8]
  408fc4:	bl	408af4 <ferror@plt+0x6224>
  408fc8:	str	x0, [sp, #16]
  408fcc:	ldr	x8, [sp, #16]
  408fd0:	cbz	x8, 408fe4 <ferror@plt+0x6714>
  408fd4:	ldr	x8, [sp, #16]
  408fd8:	ldrh	w9, [x8, #40]
  408fdc:	str	w9, [sp, #12]
  408fe0:	b	408fec <ferror@plt+0x671c>
  408fe4:	mov	w8, #0xffffffff            	// #-1
  408fe8:	str	w8, [sp, #12]
  408fec:	ldr	w8, [sp, #12]
  408ff0:	stur	w8, [x29, #-4]
  408ff4:	ldur	w0, [x29, #-4]
  408ff8:	ldp	x29, x30, [sp, #32]
  408ffc:	add	sp, sp, #0x30
  409000:	ret
  409004:	sub	sp, sp, #0x30
  409008:	stp	x29, x30, [sp, #32]
  40900c:	add	x29, sp, #0x20
  409010:	stur	w0, [x29, #-8]
  409014:	ldur	w8, [x29, #-8]
  409018:	cbnz	w8, 409024 <ferror@plt+0x6754>
  40901c:	stur	wzr, [x29, #-4]
  409020:	b	409058 <ferror@plt+0x6788>
  409024:	ldur	w0, [x29, #-8]
  409028:	bl	408af4 <ferror@plt+0x6224>
  40902c:	str	x0, [sp, #16]
  409030:	ldr	x8, [sp, #16]
  409034:	cbz	x8, 409048 <ferror@plt+0x6778>
  409038:	ldr	x8, [sp, #16]
  40903c:	ldr	w9, [x8, #32]
  409040:	str	w9, [sp, #12]
  409044:	b	409050 <ferror@plt+0x6780>
  409048:	mov	w8, #0xffffffff            	// #-1
  40904c:	str	w8, [sp, #12]
  409050:	ldr	w8, [sp, #12]
  409054:	stur	w8, [x29, #-4]
  409058:	ldur	w0, [x29, #-4]
  40905c:	ldp	x29, x30, [sp, #32]
  409060:	add	sp, sp, #0x30
  409064:	ret
  409068:	sub	sp, sp, #0x30
  40906c:	stp	x29, x30, [sp, #32]
  409070:	add	x29, sp, #0x20
  409074:	str	x0, [sp, #16]
  409078:	ldr	x8, [sp, #16]
  40907c:	cbnz	x8, 409088 <ferror@plt+0x67b8>
  409080:	stur	wzr, [x29, #-4]
  409084:	b	4090f0 <ferror@plt+0x6820>
  409088:	ldr	x0, [sp, #16]
  40908c:	bl	409100 <ferror@plt+0x6830>
  409090:	str	x0, [sp, #8]
  409094:	ldr	x8, [sp, #8]
  409098:	cbz	x8, 4090ac <ferror@plt+0x67dc>
  40909c:	ldr	x8, [sp, #8]
  4090a0:	ldr	w9, [x8, #36]
  4090a4:	stur	w9, [x29, #-4]
  4090a8:	b	4090f0 <ferror@plt+0x6820>
  4090ac:	ldr	x0, [sp, #16]
  4090b0:	mov	w8, wzr
  4090b4:	mov	w1, w8
  4090b8:	bl	408de0 <ferror@plt+0x6510>
  4090bc:	str	w0, [sp, #4]
  4090c0:	ldr	w8, [sp, #4]
  4090c4:	cbnz	w8, 4090d4 <ferror@plt+0x6804>
  4090c8:	ldr	x0, [sp, #16]
  4090cc:	bl	4027b0 <if_nametoindex@plt>
  4090d0:	str	w0, [sp, #4]
  4090d4:	ldr	w8, [sp, #4]
  4090d8:	cbnz	w8, 4090e8 <ferror@plt+0x6818>
  4090dc:	ldr	x0, [sp, #16]
  4090e0:	bl	4091bc <ferror@plt+0x68ec>
  4090e4:	str	w0, [sp, #4]
  4090e8:	ldr	w8, [sp, #4]
  4090ec:	stur	w8, [x29, #-4]
  4090f0:	ldur	w0, [x29, #-4]
  4090f4:	ldp	x29, x30, [sp, #32]
  4090f8:	add	sp, sp, #0x30
  4090fc:	ret
  409100:	sub	sp, sp, #0x50
  409104:	stp	x29, x30, [sp, #64]
  409108:	add	x29, sp, #0x40
  40910c:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x1bd8>
  409110:	add	x8, x8, #0xe70
  409114:	stur	x0, [x29, #-16]
  409118:	ldur	x0, [x29, #-16]
  40911c:	str	x8, [sp]
  409120:	bl	408994 <ferror@plt+0x60c4>
  409124:	and	w9, w0, #0x3ff
  409128:	stur	w9, [x29, #-28]
  40912c:	ldur	w9, [x29, #-28]
  409130:	mov	w8, w9
  409134:	mov	x10, #0x8                   	// #8
  409138:	mul	x8, x10, x8
  40913c:	ldr	x10, [sp]
  409140:	add	x8, x10, x8
  409144:	ldr	x8, [x8]
  409148:	stur	x8, [x29, #-24]
  40914c:	ldur	x8, [x29, #-24]
  409150:	cbz	x8, 4091a4 <ferror@plt+0x68d4>
  409154:	ldur	x8, [x29, #-24]
  409158:	str	x8, [sp, #16]
  40915c:	ldr	x8, [sp, #16]
  409160:	mov	x9, #0xfffffffffffffff0    	// #-16
  409164:	add	x8, x8, x9
  409168:	str	x8, [sp, #8]
  40916c:	ldr	x8, [sp, #8]
  409170:	str	x8, [sp, #24]
  409174:	ldr	x8, [sp, #24]
  409178:	add	x0, x8, #0x40
  40917c:	ldur	x1, [x29, #-16]
  409180:	bl	4025e0 <strcmp@plt>
  409184:	cbnz	w0, 409194 <ferror@plt+0x68c4>
  409188:	ldr	x8, [sp, #24]
  40918c:	stur	x8, [x29, #-8]
  409190:	b	4091ac <ferror@plt+0x68dc>
  409194:	ldur	x8, [x29, #-24]
  409198:	ldr	x8, [x8]
  40919c:	stur	x8, [x29, #-24]
  4091a0:	b	40914c <ferror@plt+0x687c>
  4091a4:	mov	x8, xzr
  4091a8:	stur	x8, [x29, #-8]
  4091ac:	ldur	x0, [x29, #-8]
  4091b0:	ldp	x29, x30, [sp, #64]
  4091b4:	add	sp, sp, #0x50
  4091b8:	ret
  4091bc:	sub	sp, sp, #0x30
  4091c0:	stp	x29, x30, [sp, #32]
  4091c4:	add	x29, sp, #0x20
  4091c8:	adrp	x1, 410000 <ferror@plt+0xd730>
  4091cc:	add	x1, x1, #0xe09
  4091d0:	add	x2, sp, #0xc
  4091d4:	str	x0, [sp, #16]
  4091d8:	ldr	x0, [sp, #16]
  4091dc:	bl	4027e0 <__isoc99_sscanf@plt>
  4091e0:	cmp	w0, #0x1
  4091e4:	b.eq	4091f0 <ferror@plt+0x6920>  // b.none
  4091e8:	stur	wzr, [x29, #-4]
  4091ec:	b	4091f8 <ferror@plt+0x6928>
  4091f0:	ldr	w8, [sp, #12]
  4091f4:	stur	w8, [x29, #-4]
  4091f8:	ldur	w0, [x29, #-4]
  4091fc:	ldp	x29, x30, [sp, #32]
  409200:	add	sp, sp, #0x30
  409204:	ret
  409208:	sub	sp, sp, #0x20
  40920c:	stp	x29, x30, [sp, #16]
  409210:	add	x29, sp, #0x10
  409214:	stur	w0, [x29, #-4]
  409218:	ldur	w0, [x29, #-4]
  40921c:	bl	408af4 <ferror@plt+0x6224>
  409220:	str	x0, [sp]
  409224:	ldr	x8, [sp]
  409228:	cbnz	x8, 409230 <ferror@plt+0x6960>
  40922c:	b	40924c <ferror@plt+0x697c>
  409230:	ldr	x0, [sp]
  409234:	bl	409258 <ferror@plt+0x6988>
  409238:	ldr	x8, [sp]
  40923c:	add	x0, x8, #0x10
  409240:	bl	409258 <ferror@plt+0x6988>
  409244:	ldr	x0, [sp]
  409248:	bl	402650 <free@plt>
  40924c:	ldp	x29, x30, [sp, #16]
  409250:	add	sp, sp, #0x20
  409254:	ret
  409258:	sub	sp, sp, #0x20
  40925c:	str	x0, [sp, #24]
  409260:	ldr	x8, [sp, #24]
  409264:	ldr	x8, [x8]
  409268:	str	x8, [sp, #16]
  40926c:	ldr	x8, [sp, #24]
  409270:	ldr	x8, [x8, #8]
  409274:	str	x8, [sp, #8]
  409278:	ldr	x8, [sp, #16]
  40927c:	ldr	x9, [sp, #8]
  409280:	str	x8, [x9]
  409284:	ldr	x8, [sp, #16]
  409288:	cbz	x8, 409298 <ferror@plt+0x69c8>
  40928c:	ldr	x8, [sp, #8]
  409290:	ldr	x9, [sp, #16]
  409294:	str	x8, [x9, #8]
  409298:	add	sp, sp, #0x20
  40929c:	ret
  4092a0:	sub	sp, sp, #0x20
  4092a4:	stp	x29, x30, [sp, #16]
  4092a8:	add	x29, sp, #0x10
  4092ac:	adrp	x8, 422000 <ferror@plt+0x1f730>
  4092b0:	add	x8, x8, #0xe68
  4092b4:	str	x0, [sp, #8]
  4092b8:	ldr	w9, [x8]
  4092bc:	cbz	w9, 4092c4 <ferror@plt+0x69f4>
  4092c0:	b	409354 <ferror@plt+0x6a84>
  4092c4:	ldr	x0, [sp, #8]
  4092c8:	mov	w8, wzr
  4092cc:	mov	w1, w8
  4092d0:	bl	40cfd8 <ferror@plt+0xa708>
  4092d4:	cmp	w0, #0x0
  4092d8:	cset	w8, ge  // ge = tcont
  4092dc:	tbnz	w8, #0, 4092f4 <ferror@plt+0x6a24>
  4092e0:	adrp	x0, 410000 <ferror@plt+0xd730>
  4092e4:	add	x0, x0, #0xe10
  4092e8:	bl	402240 <perror@plt>
  4092ec:	mov	w0, #0x1                   	// #1
  4092f0:	bl	402230 <exit@plt>
  4092f4:	ldr	x0, [sp, #8]
  4092f8:	adrp	x1, 421000 <ferror@plt+0x1e730>
  4092fc:	ldr	x1, [x1, #4008]
  409300:	mov	x8, xzr
  409304:	mov	x2, x8
  409308:	mov	w9, wzr
  40930c:	mov	w3, w9
  409310:	bl	40d854 <ferror@plt+0xaf84>
  409314:	cmp	w0, #0x0
  409318:	cset	w9, ge  // ge = tcont
  40931c:	tbnz	w9, #0, 409344 <ferror@plt+0x6a74>
  409320:	adrp	x8, 421000 <ferror@plt+0x1e730>
  409324:	ldr	x8, [x8, #3992]
  409328:	ldr	x0, [x8]
  40932c:	adrp	x1, 410000 <ferror@plt+0xd730>
  409330:	add	x1, x1, #0xe29
  409334:	bl	402890 <fprintf@plt>
  409338:	mov	w9, #0x1                   	// #1
  40933c:	mov	w0, w9
  409340:	bl	402230 <exit@plt>
  409344:	mov	w8, #0x1                   	// #1
  409348:	adrp	x9, 422000 <ferror@plt+0x1f730>
  40934c:	add	x9, x9, #0xe68
  409350:	str	w8, [x9]
  409354:	ldp	x29, x30, [sp, #16]
  409358:	add	sp, sp, #0x20
  40935c:	ret
  409360:	sub	sp, sp, #0x60
  409364:	stp	x29, x30, [sp, #80]
  409368:	add	x29, sp, #0x50
  40936c:	stur	x0, [x29, #-8]
  409370:	ldur	x8, [x29, #-8]
  409374:	ldr	x8, [x8, #48]
  409378:	stur	x8, [x29, #-32]
  40937c:	ldur	x8, [x29, #-32]
  409380:	mov	x9, #0xffffffffffffffd0    	// #-48
  409384:	add	x8, x8, x9
  409388:	str	x8, [sp, #40]
  40938c:	ldr	x8, [sp, #40]
  409390:	stur	x8, [x29, #-16]
  409394:	ldur	x8, [x29, #-16]
  409398:	ldr	x8, [x8, #48]
  40939c:	str	x8, [sp, #32]
  4093a0:	ldr	x8, [sp, #32]
  4093a4:	add	x8, x8, x9
  4093a8:	str	x8, [sp, #24]
  4093ac:	ldr	x8, [sp, #24]
  4093b0:	stur	x8, [x29, #-24]
  4093b4:	ldur	x8, [x29, #-16]
  4093b8:	add	x8, x8, #0x30
  4093bc:	ldur	x9, [x29, #-8]
  4093c0:	add	x9, x9, #0x30
  4093c4:	cmp	x8, x9
  4093c8:	b.eq	40940c <ferror@plt+0x6b3c>  // b.none
  4093cc:	ldur	x0, [x29, #-16]
  4093d0:	mov	w8, wzr
  4093d4:	and	w1, w8, #0x1
  4093d8:	bl	409418 <ferror@plt+0x6b48>
  4093dc:	ldur	x8, [x29, #-24]
  4093e0:	stur	x8, [x29, #-16]
  4093e4:	ldur	x8, [x29, #-24]
  4093e8:	ldr	x8, [x8, #48]
  4093ec:	str	x8, [sp, #16]
  4093f0:	ldr	x8, [sp, #16]
  4093f4:	mov	x9, #0xffffffffffffffd0    	// #-48
  4093f8:	add	x8, x8, x9
  4093fc:	str	x8, [sp, #8]
  409400:	ldr	x8, [sp, #8]
  409404:	stur	x8, [x29, #-24]
  409408:	b	4093b4 <ferror@plt+0x6ae4>
  40940c:	ldp	x29, x30, [sp, #80]
  409410:	add	sp, sp, #0x60
  409414:	ret
  409418:	sub	sp, sp, #0x20
  40941c:	stp	x29, x30, [sp, #16]
  409420:	add	x29, sp, #0x10
  409424:	str	x0, [sp, #8]
  409428:	and	w8, w1, #0x1
  40942c:	strb	w8, [sp, #7]
  409430:	ldr	x9, [sp, #8]
  409434:	add	x0, x9, #0x10
  409438:	bl	409258 <ferror@plt+0x6988>
  40943c:	ldrb	w8, [sp, #7]
  409440:	tbnz	w8, #0, 409448 <ferror@plt+0x6b78>
  409444:	b	409454 <ferror@plt+0x6b84>
  409448:	ldr	x0, [sp, #8]
  40944c:	bl	409258 <ferror@plt+0x6988>
  409450:	b	409460 <ferror@plt+0x6b90>
  409454:	ldr	x8, [sp, #8]
  409458:	add	x0, x8, #0x30
  40945c:	bl	409474 <ferror@plt+0x6ba4>
  409460:	ldr	x0, [sp, #8]
  409464:	bl	402650 <free@plt>
  409468:	ldp	x29, x30, [sp, #16]
  40946c:	add	sp, sp, #0x20
  409470:	ret
  409474:	sub	sp, sp, #0x20
  409478:	stp	x29, x30, [sp, #16]
  40947c:	add	x29, sp, #0x10
  409480:	str	x0, [sp, #8]
  409484:	ldr	x8, [sp, #8]
  409488:	ldr	x0, [x8, #8]
  40948c:	ldr	x8, [sp, #8]
  409490:	ldr	x1, [x8]
  409494:	bl	4094a4 <ferror@plt+0x6bd4>
  409498:	ldp	x29, x30, [sp, #16]
  40949c:	add	sp, sp, #0x20
  4094a0:	ret
  4094a4:	sub	sp, sp, #0x10
  4094a8:	str	x0, [sp, #8]
  4094ac:	str	x1, [sp]
  4094b0:	ldr	x8, [sp, #8]
  4094b4:	ldr	x9, [sp]
  4094b8:	str	x8, [x9, #8]
  4094bc:	ldr	x8, [sp]
  4094c0:	ldr	x9, [sp, #8]
  4094c4:	str	x8, [x9]
  4094c8:	add	sp, sp, #0x10
  4094cc:	ret
  4094d0:	sub	sp, sp, #0x30
  4094d4:	stp	x29, x30, [sp, #32]
  4094d8:	add	x29, sp, #0x20
  4094dc:	stur	x0, [x29, #-8]
  4094e0:	str	x1, [sp, #16]
  4094e4:	str	x2, [sp, #8]
  4094e8:	ldr	x8, [sp, #16]
  4094ec:	ldr	w9, [x8, #8]
  4094f0:	ldur	x8, [x29, #-8]
  4094f4:	str	w9, [x8, #32]
  4094f8:	ldur	x8, [x29, #-8]
  4094fc:	add	x0, x8, #0x40
  409500:	ldr	x1, [sp, #8]
  409504:	bl	4025e0 <strcmp@plt>
  409508:	cbnz	w0, 409510 <ferror@plt+0x6c40>
  40950c:	b	409554 <ferror@plt+0x6c84>
  409510:	ldur	x8, [x29, #-8]
  409514:	add	x0, x8, #0x10
  409518:	bl	409258 <ferror@plt+0x6988>
  40951c:	ldr	x0, [sp, #8]
  409520:	bl	408994 <ferror@plt+0x60c4>
  409524:	and	w9, w0, #0x3ff
  409528:	str	w9, [sp, #4]
  40952c:	ldur	x8, [x29, #-8]
  409530:	add	x0, x8, #0x10
  409534:	ldr	w9, [sp, #4]
  409538:	mov	w8, w9
  40953c:	mov	x10, #0x8                   	// #8
  409540:	mul	x8, x10, x8
  409544:	adrp	x10, 424000 <stdout@@GLIBC_2.17+0x1bd8>
  409548:	add	x10, x10, #0xe70
  40954c:	add	x1, x10, x8
  409550:	bl	409744 <ferror@plt+0x6e74>
  409554:	ldp	x29, x30, [sp, #32]
  409558:	add	sp, sp, #0x30
  40955c:	ret
  409560:	sub	sp, sp, #0x10
  409564:	str	x0, [sp, #8]
  409568:	ldr	x8, [sp, #8]
  40956c:	add	x0, x8, #0x4
  409570:	add	sp, sp, #0x10
  409574:	ret
  409578:	sub	sp, sp, #0x80
  40957c:	stp	x29, x30, [sp, #112]
  409580:	add	x29, sp, #0x70
  409584:	stur	x0, [x29, #-8]
  409588:	stur	x1, [x29, #-16]
  40958c:	stur	x2, [x29, #-24]
  409590:	ldur	x8, [x29, #-24]
  409594:	ldr	x8, [x8, #416]
  409598:	stur	x8, [x29, #-40]
  40959c:	ldur	x8, [x29, #-40]
  4095a0:	cbnz	x8, 4095b0 <ferror@plt+0x6ce0>
  4095a4:	ldur	x0, [x29, #-8]
  4095a8:	bl	409360 <ferror@plt+0x6a90>
  4095ac:	b	409738 <ferror@plt+0x6e68>
  4095b0:	ldur	x8, [x29, #-8]
  4095b4:	ldr	x8, [x8, #48]
  4095b8:	str	x8, [sp, #48]
  4095bc:	ldr	x8, [sp, #48]
  4095c0:	mov	x9, #0xffffffffffffffd0    	// #-48
  4095c4:	add	x8, x8, x9
  4095c8:	str	x8, [sp, #40]
  4095cc:	ldr	x8, [sp, #40]
  4095d0:	stur	x8, [x29, #-48]
  4095d4:	ldur	x8, [x29, #-40]
  4095d8:	ldrh	w10, [x8]
  4095dc:	mov	w0, w10
  4095e0:	sxtw	x8, w0
  4095e4:	subs	x8, x8, #0x4
  4095e8:	stur	w8, [x29, #-52]
  4095ec:	ldur	x9, [x29, #-40]
  4095f0:	add	x9, x9, #0x4
  4095f4:	stur	x9, [x29, #-32]
  4095f8:	ldur	w8, [x29, #-52]
  4095fc:	mov	w9, #0x0                   	// #0
  409600:	cmp	w8, #0x4
  409604:	str	w9, [sp, #4]
  409608:	b.lt	409640 <ferror@plt+0x6d70>  // b.tstop
  40960c:	ldur	x8, [x29, #-32]
  409610:	ldrh	w9, [x8]
  409614:	mov	w8, w9
  409618:	mov	w9, #0x0                   	// #0
  40961c:	cmp	x8, #0x4
  409620:	str	w9, [sp, #4]
  409624:	b.cc	409640 <ferror@plt+0x6d70>  // b.lo, b.ul, b.last
  409628:	ldur	x8, [x29, #-32]
  40962c:	ldrh	w9, [x8]
  409630:	ldur	w10, [x29, #-52]
  409634:	cmp	w9, w10
  409638:	cset	w9, le
  40963c:	str	w9, [sp, #4]
  409640:	ldr	w8, [sp, #4]
  409644:	tbnz	w8, #0, 40964c <ferror@plt+0x6d7c>
  409648:	b	4096f4 <ferror@plt+0x6e24>
  40964c:	ldur	x8, [x29, #-32]
  409650:	ldrh	w9, [x8, #2]
  409654:	cmp	w9, #0x35
  409658:	b.eq	409660 <ferror@plt+0x6d90>  // b.none
  40965c:	b	4096a8 <ferror@plt+0x6dd8>
  409660:	ldur	x8, [x29, #-48]
  409664:	cbz	x8, 409680 <ferror@plt+0x6db0>
  409668:	ldur	x0, [x29, #-32]
  40966c:	bl	409560 <ferror@plt+0x6c90>
  409670:	ldur	x8, [x29, #-48]
  409674:	add	x1, x8, #0x40
  409678:	bl	4025e0 <strcmp@plt>
  40967c:	cbz	w0, 409684 <ferror@plt+0x6db4>
  409680:	b	409720 <ferror@plt+0x6e50>
  409684:	ldur	x8, [x29, #-48]
  409688:	ldr	x8, [x8, #48]
  40968c:	str	x8, [sp, #32]
  409690:	ldr	x8, [sp, #32]
  409694:	mov	x9, #0xffffffffffffffd0    	// #-48
  409698:	add	x8, x8, x9
  40969c:	str	x8, [sp, #24]
  4096a0:	ldr	x8, [sp, #24]
  4096a4:	stur	x8, [x29, #-48]
  4096a8:	ldur	x8, [x29, #-32]
  4096ac:	ldrh	w9, [x8]
  4096b0:	add	w9, w9, #0x4
  4096b4:	subs	w9, w9, #0x1
  4096b8:	and	w9, w9, #0xfffffffc
  4096bc:	ldur	w10, [x29, #-52]
  4096c0:	subs	w9, w10, w9
  4096c4:	stur	w9, [x29, #-52]
  4096c8:	ldur	x8, [x29, #-32]
  4096cc:	ldur	x11, [x29, #-32]
  4096d0:	ldrh	w9, [x11]
  4096d4:	add	w9, w9, #0x4
  4096d8:	subs	w9, w9, #0x1
  4096dc:	and	w9, w9, #0xfffffffc
  4096e0:	mov	w11, w9
  4096e4:	ubfx	x11, x11, #0, #32
  4096e8:	add	x8, x8, x11
  4096ec:	stur	x8, [x29, #-32]
  4096f0:	b	4095f8 <ferror@plt+0x6d28>
  4096f4:	ldur	x8, [x29, #-48]
  4096f8:	ldr	x8, [x8, #48]
  4096fc:	str	x8, [sp, #16]
  409700:	ldr	x8, [sp, #16]
  409704:	mov	x9, #0xffffffffffffffd0    	// #-48
  409708:	add	x8, x8, x9
  40970c:	str	x8, [sp, #8]
  409710:	ldr	x8, [sp, #8]
  409714:	cbz	x8, 40971c <ferror@plt+0x6e4c>
  409718:	b	409720 <ferror@plt+0x6e50>
  40971c:	b	409738 <ferror@plt+0x6e68>
  409720:	ldur	x0, [x29, #-8]
  409724:	bl	409360 <ferror@plt+0x6a90>
  409728:	ldur	x0, [x29, #-8]
  40972c:	ldur	x1, [x29, #-16]
  409730:	ldur	x2, [x29, #-24]
  409734:	bl	40979c <ferror@plt+0x6ecc>
  409738:	ldp	x29, x30, [sp, #112]
  40973c:	add	sp, sp, #0x80
  409740:	ret
  409744:	sub	sp, sp, #0x20
  409748:	str	x0, [sp, #24]
  40974c:	str	x1, [sp, #16]
  409750:	ldr	x8, [sp, #16]
  409754:	ldr	x8, [x8]
  409758:	str	x8, [sp, #8]
  40975c:	ldr	x8, [sp, #8]
  409760:	ldr	x9, [sp, #24]
  409764:	str	x8, [x9]
  409768:	ldr	x8, [sp, #8]
  40976c:	cbz	x8, 40977c <ferror@plt+0x6eac>
  409770:	ldr	x8, [sp, #24]
  409774:	ldr	x9, [sp, #8]
  409778:	str	x8, [x9, #8]
  40977c:	ldr	x8, [sp, #24]
  409780:	ldr	x9, [sp, #16]
  409784:	str	x8, [x9]
  409788:	ldr	x8, [sp, #16]
  40978c:	ldr	x9, [sp, #24]
  409790:	str	x8, [x9, #8]
  409794:	add	sp, sp, #0x20
  409798:	ret
  40979c:	sub	sp, sp, #0x50
  4097a0:	stp	x29, x30, [sp, #64]
  4097a4:	add	x29, sp, #0x40
  4097a8:	stur	x0, [x29, #-8]
  4097ac:	stur	x1, [x29, #-16]
  4097b0:	stur	x2, [x29, #-24]
  4097b4:	ldur	x8, [x29, #-24]
  4097b8:	ldr	x8, [x8, #416]
  4097bc:	str	x8, [sp, #24]
  4097c0:	ldr	x8, [sp, #24]
  4097c4:	cbnz	x8, 4097cc <ferror@plt+0x6efc>
  4097c8:	b	4098d0 <ferror@plt+0x7000>
  4097cc:	ldr	x8, [sp, #24]
  4097d0:	ldrh	w9, [x8]
  4097d4:	mov	w0, w9
  4097d8:	sxtw	x8, w0
  4097dc:	subs	x8, x8, #0x4
  4097e0:	str	w8, [sp, #20]
  4097e4:	ldr	x10, [sp, #24]
  4097e8:	add	x10, x10, #0x4
  4097ec:	str	x10, [sp, #32]
  4097f0:	ldr	w8, [sp, #20]
  4097f4:	mov	w9, #0x0                   	// #0
  4097f8:	cmp	w8, #0x4
  4097fc:	str	w9, [sp, #16]
  409800:	b.lt	409838 <ferror@plt+0x6f68>  // b.tstop
  409804:	ldr	x8, [sp, #32]
  409808:	ldrh	w9, [x8]
  40980c:	mov	w8, w9
  409810:	mov	w9, #0x0                   	// #0
  409814:	cmp	x8, #0x4
  409818:	str	w9, [sp, #16]
  40981c:	b.cc	409838 <ferror@plt+0x6f68>  // b.lo, b.ul, b.last
  409820:	ldr	x8, [sp, #32]
  409824:	ldrh	w9, [x8]
  409828:	ldr	w10, [sp, #20]
  40982c:	cmp	w9, w10
  409830:	cset	w9, le
  409834:	str	w9, [sp, #16]
  409838:	ldr	w8, [sp, #16]
  40983c:	tbnz	w8, #0, 409844 <ferror@plt+0x6f74>
  409840:	b	4098d0 <ferror@plt+0x7000>
  409844:	ldr	x8, [sp, #32]
  409848:	ldrh	w9, [x8, #2]
  40984c:	cmp	w9, #0x35
  409850:	b.eq	409858 <ferror@plt+0x6f88>  // b.none
  409854:	b	409884 <ferror@plt+0x6fb4>
  409858:	ldur	x0, [x29, #-16]
  40985c:	ldr	x8, [sp, #32]
  409860:	str	x0, [sp, #8]
  409864:	mov	x0, x8
  409868:	bl	409560 <ferror@plt+0x6c90>
  40986c:	ldur	x2, [x29, #-8]
  409870:	ldr	x8, [sp, #8]
  409874:	str	x0, [sp]
  409878:	mov	x0, x8
  40987c:	ldr	x1, [sp]
  409880:	bl	4098dc <ferror@plt+0x700c>
  409884:	ldr	x8, [sp, #32]
  409888:	ldrh	w9, [x8]
  40988c:	add	w9, w9, #0x4
  409890:	subs	w9, w9, #0x1
  409894:	and	w9, w9, #0xfffffffc
  409898:	ldr	w10, [sp, #20]
  40989c:	subs	w9, w10, w9
  4098a0:	str	w9, [sp, #20]
  4098a4:	ldr	x8, [sp, #32]
  4098a8:	ldr	x11, [sp, #32]
  4098ac:	ldrh	w9, [x11]
  4098b0:	add	w9, w9, #0x4
  4098b4:	subs	w9, w9, #0x1
  4098b8:	and	w9, w9, #0xfffffffc
  4098bc:	mov	w11, w9
  4098c0:	ubfx	x11, x11, #0, #32
  4098c4:	add	x8, x8, x11
  4098c8:	str	x8, [sp, #32]
  4098cc:	b	4097f0 <ferror@plt+0x6f20>
  4098d0:	ldp	x29, x30, [sp, #64]
  4098d4:	add	sp, sp, #0x50
  4098d8:	ret
  4098dc:	sub	sp, sp, #0x40
  4098e0:	stp	x29, x30, [sp, #48]
  4098e4:	add	x29, sp, #0x30
  4098e8:	stur	x0, [x29, #-16]
  4098ec:	str	x1, [sp, #24]
  4098f0:	str	x2, [sp, #16]
  4098f4:	ldr	x0, [sp, #24]
  4098f8:	bl	402210 <strlen@plt>
  4098fc:	add	x8, x0, #0x40
  409900:	add	x0, x8, #0x1
  409904:	bl	4023f0 <malloc@plt>
  409908:	str	x0, [sp, #8]
  40990c:	ldr	x8, [sp, #8]
  409910:	cbnz	x8, 409920 <ferror@plt+0x7050>
  409914:	mov	x8, xzr
  409918:	stur	x8, [x29, #-8]
  40991c:	b	409a00 <ferror@plt+0x7130>
  409920:	ldur	x8, [x29, #-16]
  409924:	ldr	w9, [x8, #4]
  409928:	ldr	x8, [sp, #8]
  40992c:	str	w9, [x8, #36]
  409930:	ldr	x8, [sp, #8]
  409934:	add	x0, x8, #0x40
  409938:	ldr	x1, [sp, #24]
  40993c:	bl	402710 <strcpy@plt>
  409940:	ldur	x8, [x29, #-16]
  409944:	ldrh	w9, [x8, #2]
  409948:	ldr	x8, [sp, #8]
  40994c:	strh	w9, [x8, #40]
  409950:	ldur	x8, [x29, #-16]
  409954:	ldr	w9, [x8, #8]
  409958:	ldr	x8, [sp, #8]
  40995c:	str	w9, [x8, #32]
  409960:	ldr	x8, [sp, #16]
  409964:	cbz	x8, 409980 <ferror@plt+0x70b0>
  409968:	ldr	x8, [sp, #8]
  40996c:	add	x0, x8, #0x30
  409970:	ldr	x8, [sp, #16]
  409974:	add	x1, x8, #0x30
  409978:	bl	409a10 <ferror@plt+0x7140>
  40997c:	b	4099c0 <ferror@plt+0x70f0>
  409980:	ldur	x8, [x29, #-16]
  409984:	ldr	w9, [x8, #4]
  409988:	and	w9, w9, #0x3ff
  40998c:	str	w9, [sp, #4]
  409990:	ldr	x0, [sp, #8]
  409994:	ldr	w9, [sp, #4]
  409998:	mov	w8, w9
  40999c:	mov	x10, #0x8                   	// #8
  4099a0:	mul	x8, x10, x8
  4099a4:	adrp	x10, 422000 <ferror@plt+0x1f730>
  4099a8:	add	x10, x10, #0xe70
  4099ac:	add	x1, x10, x8
  4099b0:	bl	409744 <ferror@plt+0x6e74>
  4099b4:	ldr	x8, [sp, #8]
  4099b8:	add	x0, x8, #0x30
  4099bc:	bl	409a44 <ferror@plt+0x7174>
  4099c0:	ldr	x0, [sp, #24]
  4099c4:	bl	408994 <ferror@plt+0x60c4>
  4099c8:	and	w8, w0, #0x3ff
  4099cc:	str	w8, [sp, #4]
  4099d0:	ldr	x9, [sp, #8]
  4099d4:	add	x0, x9, #0x10
  4099d8:	ldr	w8, [sp, #4]
  4099dc:	mov	w9, w8
  4099e0:	mov	x10, #0x8                   	// #8
  4099e4:	mul	x9, x10, x9
  4099e8:	adrp	x10, 424000 <stdout@@GLIBC_2.17+0x1bd8>
  4099ec:	add	x10, x10, #0xe70
  4099f0:	add	x1, x10, x9
  4099f4:	bl	409744 <ferror@plt+0x6e74>
  4099f8:	ldr	x9, [sp, #8]
  4099fc:	stur	x9, [x29, #-8]
  409a00:	ldur	x0, [x29, #-8]
  409a04:	ldp	x29, x30, [sp, #48]
  409a08:	add	sp, sp, #0x40
  409a0c:	ret
  409a10:	sub	sp, sp, #0x20
  409a14:	stp	x29, x30, [sp, #16]
  409a18:	add	x29, sp, #0x10
  409a1c:	str	x0, [sp, #8]
  409a20:	str	x1, [sp]
  409a24:	ldr	x0, [sp, #8]
  409a28:	ldr	x8, [sp]
  409a2c:	ldr	x1, [x8, #8]
  409a30:	ldr	x2, [sp]
  409a34:	bl	409a6c <ferror@plt+0x719c>
  409a38:	ldp	x29, x30, [sp, #16]
  409a3c:	add	sp, sp, #0x20
  409a40:	ret
  409a44:	sub	sp, sp, #0x10
  409a48:	str	x0, [sp, #8]
  409a4c:	ldr	x8, [sp, #8]
  409a50:	ldr	x9, [sp, #8]
  409a54:	str	x8, [x9]
  409a58:	ldr	x8, [sp, #8]
  409a5c:	ldr	x9, [sp, #8]
  409a60:	str	x8, [x9, #8]
  409a64:	add	sp, sp, #0x10
  409a68:	ret
  409a6c:	sub	sp, sp, #0x20
  409a70:	str	x0, [sp, #24]
  409a74:	str	x1, [sp, #16]
  409a78:	str	x2, [sp, #8]
  409a7c:	ldr	x8, [sp, #24]
  409a80:	ldr	x9, [sp, #8]
  409a84:	str	x8, [x9, #8]
  409a88:	ldr	x8, [sp, #8]
  409a8c:	ldr	x9, [sp, #24]
  409a90:	str	x8, [x9]
  409a94:	ldr	x8, [sp, #16]
  409a98:	ldr	x9, [sp, #24]
  409a9c:	str	x8, [x9, #8]
  409aa0:	ldr	x8, [sp, #24]
  409aa4:	ldr	x9, [sp, #16]
  409aa8:	str	x8, [x9]
  409aac:	add	sp, sp, #0x20
  409ab0:	ret
  409ab4:	sub	sp, sp, #0x40
  409ab8:	stp	x29, x30, [sp, #48]
  409abc:	add	x29, sp, #0x30
  409ac0:	stur	x0, [x29, #-16]
  409ac4:	stur	w1, [x29, #-20]
  409ac8:	str	w2, [sp, #24]
  409acc:	str	x3, [sp, #16]
  409ad0:	str	w4, [sp, #12]
  409ad4:	ldur	w8, [x29, #-20]
  409ad8:	cmp	w8, #0x4
  409adc:	b.ne	409b20 <ferror@plt+0x7250>  // b.any
  409ae0:	ldr	w8, [sp, #24]
  409ae4:	cmp	w8, #0x300
  409ae8:	b.eq	409b04 <ferror@plt+0x7234>  // b.none
  409aec:	ldr	w8, [sp, #24]
  409af0:	cmp	w8, #0x308
  409af4:	b.eq	409b04 <ferror@plt+0x7234>  // b.none
  409af8:	ldr	w8, [sp, #24]
  409afc:	cmp	w8, #0x30a
  409b00:	b.ne	409b20 <ferror@plt+0x7250>  // b.any
  409b04:	ldur	x1, [x29, #-16]
  409b08:	ldr	x2, [sp, #16]
  409b0c:	ldr	w3, [sp, #12]
  409b10:	mov	w0, #0x2                   	// #2
  409b14:	bl	4028c0 <inet_ntop@plt>
  409b18:	stur	x0, [x29, #-8]
  409b1c:	b	409c20 <ferror@plt+0x7350>
  409b20:	ldur	w8, [x29, #-20]
  409b24:	cmp	w8, #0x10
  409b28:	b.ne	409b60 <ferror@plt+0x7290>  // b.any
  409b2c:	ldr	w8, [sp, #24]
  409b30:	cmp	w8, #0x301
  409b34:	b.eq	409b44 <ferror@plt+0x7274>  // b.none
  409b38:	ldr	w8, [sp, #24]
  409b3c:	cmp	w8, #0x337
  409b40:	b.ne	409b60 <ferror@plt+0x7290>  // b.any
  409b44:	ldur	x1, [x29, #-16]
  409b48:	ldr	x2, [sp, #16]
  409b4c:	ldr	w3, [sp, #12]
  409b50:	mov	w0, #0xa                   	// #10
  409b54:	bl	4028c0 <inet_ntop@plt>
  409b58:	stur	x0, [x29, #-8]
  409b5c:	b	409c20 <ferror@plt+0x7350>
  409b60:	ldr	x0, [sp, #16]
  409b64:	ldrsw	x1, [sp, #12]
  409b68:	ldur	x8, [x29, #-16]
  409b6c:	ldrb	w3, [x8]
  409b70:	adrp	x2, 410000 <ferror@plt+0xd730>
  409b74:	add	x2, x2, #0xe3b
  409b78:	bl	402350 <snprintf@plt>
  409b7c:	mov	w9, #0x1                   	// #1
  409b80:	str	w9, [sp, #8]
  409b84:	mov	w9, #0x2                   	// #2
  409b88:	str	w9, [sp, #4]
  409b8c:	ldr	w8, [sp, #8]
  409b90:	ldur	w9, [x29, #-20]
  409b94:	mov	w10, #0x0                   	// #0
  409b98:	cmp	w8, w9
  409b9c:	str	w10, [sp]
  409ba0:	b.ge	409bb8 <ferror@plt+0x72e8>  // b.tcont
  409ba4:	ldr	w8, [sp, #4]
  409ba8:	ldr	w9, [sp, #12]
  409bac:	cmp	w8, w9
  409bb0:	cset	w8, lt  // lt = tstop
  409bb4:	str	w8, [sp]
  409bb8:	ldr	w8, [sp]
  409bbc:	tbnz	w8, #0, 409bc4 <ferror@plt+0x72f4>
  409bc0:	b	409c18 <ferror@plt+0x7348>
  409bc4:	ldr	x8, [sp, #16]
  409bc8:	ldrsw	x9, [sp, #4]
  409bcc:	add	x0, x8, x9
  409bd0:	ldr	w10, [sp, #12]
  409bd4:	ldr	w11, [sp, #4]
  409bd8:	subs	w10, w10, w11
  409bdc:	mov	w1, w10
  409be0:	sxtw	x1, w1
  409be4:	ldur	x8, [x29, #-16]
  409be8:	ldrsw	x9, [sp, #8]
  409bec:	ldrb	w3, [x8, x9]
  409bf0:	adrp	x2, 410000 <ferror@plt+0xd730>
  409bf4:	add	x2, x2, #0xe3a
  409bf8:	bl	402350 <snprintf@plt>
  409bfc:	ldr	w8, [sp, #8]
  409c00:	add	w8, w8, #0x1
  409c04:	str	w8, [sp, #8]
  409c08:	ldr	w8, [sp, #4]
  409c0c:	add	w8, w8, #0x3
  409c10:	str	w8, [sp, #4]
  409c14:	b	409b8c <ferror@plt+0x72bc>
  409c18:	ldr	x8, [sp, #16]
  409c1c:	stur	x8, [x29, #-8]
  409c20:	ldur	x0, [x29, #-8]
  409c24:	ldp	x29, x30, [sp, #48]
  409c28:	add	sp, sp, #0x40
  409c2c:	ret
  409c30:	sub	sp, sp, #0x170
  409c34:	stp	x29, x30, [sp, #336]
  409c38:	str	x28, [sp, #352]
  409c3c:	add	x29, sp, #0x150
  409c40:	mov	w8, #0x2e                  	// #46
  409c44:	adrp	x9, 421000 <ferror@plt+0x1e730>
  409c48:	ldr	x9, [x9, #3992]
  409c4c:	adrp	x10, 410000 <ferror@plt+0xd730>
  409c50:	add	x10, x10, #0xe40
  409c54:	stur	x0, [x29, #-16]
  409c58:	stur	w1, [x29, #-20]
  409c5c:	stur	x2, [x29, #-32]
  409c60:	ldur	x0, [x29, #-32]
  409c64:	mov	w1, w8
  409c68:	str	x9, [sp, #16]
  409c6c:	str	x10, [sp, #8]
  409c70:	bl	4026b0 <strchr@plt>
  409c74:	cbz	x0, 409cdc <ferror@plt+0x740c>
  409c78:	ldur	x1, [x29, #-32]
  409c7c:	add	x0, sp, #0x28
  409c80:	mov	w2, #0x2                   	// #2
  409c84:	bl	405678 <ferror@plt+0x2da8>
  409c88:	cbz	w0, 409cac <ferror@plt+0x73dc>
  409c8c:	ldr	x8, [sp, #16]
  409c90:	ldr	x0, [x8]
  409c94:	ldur	x2, [x29, #-32]
  409c98:	ldr	x1, [sp, #8]
  409c9c:	bl	402890 <fprintf@plt>
  409ca0:	mov	w9, #0xffffffff            	// #-1
  409ca4:	stur	w9, [x29, #-4]
  409ca8:	b	409ddc <ferror@plt+0x750c>
  409cac:	ldur	w8, [x29, #-20]
  409cb0:	cmp	w8, #0x4
  409cb4:	b.ge	409cc4 <ferror@plt+0x73f4>  // b.tcont
  409cb8:	mov	w8, #0xffffffff            	// #-1
  409cbc:	stur	w8, [x29, #-4]
  409cc0:	b	409ddc <ferror@plt+0x750c>
  409cc4:	ldur	x8, [x29, #-16]
  409cc8:	ldr	w9, [sp, #48]
  409ccc:	str	w9, [x8]
  409cd0:	mov	w9, #0x4                   	// #4
  409cd4:	stur	w9, [x29, #-4]
  409cd8:	b	409ddc <ferror@plt+0x750c>
  409cdc:	str	wzr, [sp, #36]
  409ce0:	ldr	w8, [sp, #36]
  409ce4:	ldur	w9, [x29, #-20]
  409ce8:	cmp	w8, w9
  409cec:	b.ge	409dd0 <ferror@plt+0x7500>  // b.tcont
  409cf0:	ldur	x0, [x29, #-32]
  409cf4:	mov	w1, #0x3a                  	// #58
  409cf8:	bl	4026b0 <strchr@plt>
  409cfc:	str	x0, [sp, #24]
  409d00:	ldr	x8, [sp, #24]
  409d04:	cbz	x8, 409d20 <ferror@plt+0x7450>
  409d08:	ldr	x8, [sp, #24]
  409d0c:	mov	w9, #0x0                   	// #0
  409d10:	strb	w9, [x8]
  409d14:	ldr	x8, [sp, #24]
  409d18:	add	x8, x8, #0x1
  409d1c:	str	x8, [sp, #24]
  409d20:	ldur	x0, [x29, #-32]
  409d24:	adrp	x1, 410000 <ferror@plt+0xd730>
  409d28:	add	x1, x1, #0xe59
  409d2c:	add	x2, sp, #0x20
  409d30:	bl	4027e0 <__isoc99_sscanf@plt>
  409d34:	cmp	w0, #0x1
  409d38:	b.eq	409d5c <ferror@plt+0x748c>  // b.none
  409d3c:	ldr	x8, [sp, #16]
  409d40:	ldr	x0, [x8]
  409d44:	ldur	x2, [x29, #-32]
  409d48:	ldr	x1, [sp, #8]
  409d4c:	bl	402890 <fprintf@plt>
  409d50:	mov	w9, #0xffffffff            	// #-1
  409d54:	stur	w9, [x29, #-4]
  409d58:	b	409ddc <ferror@plt+0x750c>
  409d5c:	ldr	w8, [sp, #32]
  409d60:	cmp	w8, #0x0
  409d64:	cset	w8, lt  // lt = tstop
  409d68:	tbnz	w8, #0, 409d78 <ferror@plt+0x74a8>
  409d6c:	ldr	w8, [sp, #32]
  409d70:	cmp	w8, #0xff
  409d74:	b.le	409d98 <ferror@plt+0x74c8>
  409d78:	ldr	x8, [sp, #16]
  409d7c:	ldr	x0, [x8]
  409d80:	ldur	x2, [x29, #-32]
  409d84:	ldr	x1, [sp, #8]
  409d88:	bl	402890 <fprintf@plt>
  409d8c:	mov	w9, #0xffffffff            	// #-1
  409d90:	stur	w9, [x29, #-4]
  409d94:	b	409ddc <ferror@plt+0x750c>
  409d98:	ldr	w8, [sp, #32]
  409d9c:	ldur	x9, [x29, #-16]
  409da0:	ldrsw	x10, [sp, #36]
  409da4:	add	x9, x9, x10
  409da8:	strb	w8, [x9]
  409dac:	ldr	x9, [sp, #24]
  409db0:	cbnz	x9, 409db8 <ferror@plt+0x74e8>
  409db4:	b	409dd0 <ferror@plt+0x7500>
  409db8:	ldr	x8, [sp, #24]
  409dbc:	stur	x8, [x29, #-32]
  409dc0:	ldr	w8, [sp, #36]
  409dc4:	add	w8, w8, #0x1
  409dc8:	str	w8, [sp, #36]
  409dcc:	b	409ce0 <ferror@plt+0x7410>
  409dd0:	ldr	w8, [sp, #36]
  409dd4:	add	w8, w8, #0x1
  409dd8:	stur	w8, [x29, #-4]
  409ddc:	ldur	w0, [x29, #-4]
  409de0:	ldr	x28, [sp, #352]
  409de4:	ldp	x29, x30, [sp, #336]
  409de8:	add	sp, sp, #0x170
  409dec:	ret
  409df0:	sub	sp, sp, #0x20
  409df4:	stp	x29, x30, [sp, #16]
  409df8:	add	x29, sp, #0x10
  409dfc:	mov	x8, #0x10                  	// #16
  409e00:	str	x0, [sp, #8]
  409e04:	mov	x0, x8
  409e08:	bl	4023f0 <malloc@plt>
  409e0c:	str	x0, [sp]
  409e10:	ldr	x8, [sp]
  409e14:	cbz	x8, 409e40 <ferror@plt+0x7570>
  409e18:	ldr	x8, [sp, #8]
  409e1c:	ldr	x9, [sp]
  409e20:	str	x8, [x9]
  409e24:	ldr	x8, [sp]
  409e28:	str	wzr, [x8, #8]
  409e2c:	ldr	x8, [sp]
  409e30:	mov	w10, #0x0                   	// #0
  409e34:	strb	w10, [x8, #12]
  409e38:	ldr	x8, [sp]
  409e3c:	strb	w10, [x8, #13]
  409e40:	ldr	x0, [sp]
  409e44:	ldp	x29, x30, [sp, #16]
  409e48:	add	sp, sp, #0x20
  409e4c:	ret
  409e50:	sub	sp, sp, #0x20
  409e54:	stp	x29, x30, [sp, #16]
  409e58:	add	x29, sp, #0x10
  409e5c:	str	x0, [sp, #8]
  409e60:	ldr	x8, [sp, #8]
  409e64:	ldr	x8, [x8]
  409e68:	str	x8, [sp]
  409e6c:	ldr	x8, [sp]
  409e70:	ldr	w9, [x8, #8]
  409e74:	cbnz	w9, 409e7c <ferror@plt+0x75ac>
  409e78:	b	409e9c <ferror@plt+0x75cc>
  409e7c:	adrp	x0, 410000 <ferror@plt+0xd730>
  409e80:	add	x0, x0, #0xe5c
  409e84:	adrp	x1, 410000 <ferror@plt+0xd730>
  409e88:	add	x1, x1, #0xe6d
  409e8c:	mov	w2, #0x6e                  	// #110
  409e90:	adrp	x3, 410000 <ferror@plt+0xd730>
  409e94:	add	x3, x3, #0xe7b
  409e98:	bl	402830 <__assert_fail@plt>
  409e9c:	ldr	x8, [sp]
  409ea0:	ldr	x1, [x8]
  409ea4:	adrp	x0, 411000 <ferror@plt+0xe730>
  409ea8:	add	x0, x0, #0x356
  409eac:	bl	402220 <fputs@plt>
  409eb0:	ldr	x8, [sp]
  409eb4:	ldr	x8, [x8]
  409eb8:	mov	x0, x8
  409ebc:	bl	402700 <fflush@plt>
  409ec0:	ldr	x8, [sp]
  409ec4:	mov	x0, x8
  409ec8:	bl	402650 <free@plt>
  409ecc:	ldr	x8, [sp, #8]
  409ed0:	mov	x9, xzr
  409ed4:	str	x9, [x8]
  409ed8:	ldp	x29, x30, [sp, #16]
  409edc:	add	sp, sp, #0x20
  409ee0:	ret
  409ee4:	sub	sp, sp, #0x10
  409ee8:	str	x0, [sp, #8]
  409eec:	mov	w8, #0x1                   	// #1
  409ef0:	and	w8, w1, w8
  409ef4:	strb	w8, [sp, #7]
  409ef8:	ldrb	w8, [sp, #7]
  409efc:	ldr	x9, [sp, #8]
  409f00:	and	w8, w8, #0x1
  409f04:	strb	w8, [x9, #12]
  409f08:	add	sp, sp, #0x10
  409f0c:	ret
  409f10:	sub	sp, sp, #0x30
  409f14:	stp	x29, x30, [sp, #32]
  409f18:	add	x29, sp, #0x20
  409f1c:	mov	w8, #0x0                   	// #0
  409f20:	mov	w9, #0x3a                  	// #58
  409f24:	stur	x0, [x29, #-8]
  409f28:	str	x1, [sp, #16]
  409f2c:	ldur	x0, [x29, #-8]
  409f30:	str	w8, [sp, #12]
  409f34:	str	w9, [sp, #8]
  409f38:	bl	409f98 <ferror@plt+0x76c8>
  409f3c:	ldur	x0, [x29, #-8]
  409f40:	bl	409fe0 <ferror@plt+0x7710>
  409f44:	ldur	x10, [x29, #-8]
  409f48:	ldr	w8, [sp, #12]
  409f4c:	strb	w8, [x10, #13]
  409f50:	ldur	x0, [x29, #-8]
  409f54:	ldr	x1, [sp, #16]
  409f58:	bl	40a028 <ferror@plt+0x7758>
  409f5c:	ldur	x10, [x29, #-8]
  409f60:	ldr	x1, [x10]
  409f64:	ldr	w0, [sp, #8]
  409f68:	bl	402320 <putc@plt>
  409f6c:	ldur	x10, [x29, #-8]
  409f70:	ldrb	w8, [x10, #12]
  409f74:	tbnz	w8, #0, 409f7c <ferror@plt+0x76ac>
  409f78:	b	409f8c <ferror@plt+0x76bc>
  409f7c:	ldur	x8, [x29, #-8]
  409f80:	ldr	x1, [x8]
  409f84:	mov	w0, #0x20                  	// #32
  409f88:	bl	402320 <putc@plt>
  409f8c:	ldp	x29, x30, [sp, #32]
  409f90:	add	sp, sp, #0x30
  409f94:	ret
  409f98:	sub	sp, sp, #0x20
  409f9c:	stp	x29, x30, [sp, #16]
  409fa0:	add	x29, sp, #0x10
  409fa4:	str	x0, [sp, #8]
  409fa8:	ldr	x8, [sp, #8]
  409fac:	ldrb	w9, [x8, #13]
  409fb0:	cbz	w9, 409fc8 <ferror@plt+0x76f8>
  409fb4:	ldr	x8, [sp, #8]
  409fb8:	ldrb	w0, [x8, #13]
  409fbc:	ldr	x8, [sp, #8]
  409fc0:	ldr	x1, [x8]
  409fc4:	bl	402320 <putc@plt>
  409fc8:	ldr	x8, [sp, #8]
  409fcc:	mov	w9, #0x2c                  	// #44
  409fd0:	strb	w9, [x8, #13]
  409fd4:	ldp	x29, x30, [sp, #16]
  409fd8:	add	sp, sp, #0x20
  409fdc:	ret
  409fe0:	sub	sp, sp, #0x20
  409fe4:	stp	x29, x30, [sp, #16]
  409fe8:	add	x29, sp, #0x10
  409fec:	str	x0, [sp, #8]
  409ff0:	ldr	x8, [sp, #8]
  409ff4:	ldrb	w9, [x8, #12]
  409ff8:	tbnz	w9, #0, 40a000 <ferror@plt+0x7730>
  409ffc:	b	40a01c <ferror@plt+0x774c>
  40a000:	ldr	x8, [sp, #8]
  40a004:	ldr	x1, [x8]
  40a008:	mov	w0, #0xa                   	// #10
  40a00c:	bl	402320 <putc@plt>
  40a010:	ldr	x8, [sp, #8]
  40a014:	mov	x0, x8
  40a018:	bl	40aa7c <ferror@plt+0x81ac>
  40a01c:	ldp	x29, x30, [sp, #16]
  40a020:	add	sp, sp, #0x20
  40a024:	ret
  40a028:	sub	sp, sp, #0x30
  40a02c:	stp	x29, x30, [sp, #32]
  40a030:	add	x29, sp, #0x20
  40a034:	mov	w8, #0x22                  	// #34
  40a038:	stur	x0, [x29, #-8]
  40a03c:	str	x1, [sp, #16]
  40a040:	ldur	x9, [x29, #-8]
  40a044:	ldr	x1, [x9]
  40a048:	mov	w0, w8
  40a04c:	bl	402320 <putc@plt>
  40a050:	ldr	x8, [sp, #16]
  40a054:	ldrb	w9, [x8]
  40a058:	cbz	w9, 40a1c8 <ferror@plt+0x78f8>
  40a05c:	ldr	x8, [sp, #16]
  40a060:	ldrb	w9, [x8]
  40a064:	cmp	w9, #0x8
  40a068:	str	w9, [sp, #12]
  40a06c:	b.eq	40a144 <ferror@plt+0x7874>  // b.none
  40a070:	b	40a074 <ferror@plt+0x77a4>
  40a074:	ldr	w8, [sp, #12]
  40a078:	cmp	w8, #0x9
  40a07c:	b.eq	40a0e4 <ferror@plt+0x7814>  // b.none
  40a080:	b	40a084 <ferror@plt+0x77b4>
  40a084:	ldr	w8, [sp, #12]
  40a088:	cmp	w8, #0xa
  40a08c:	b.eq	40a0fc <ferror@plt+0x782c>  // b.none
  40a090:	b	40a094 <ferror@plt+0x77c4>
  40a094:	ldr	w8, [sp, #12]
  40a098:	cmp	w8, #0xc
  40a09c:	b.eq	40a12c <ferror@plt+0x785c>  // b.none
  40a0a0:	b	40a0a4 <ferror@plt+0x77d4>
  40a0a4:	ldr	w8, [sp, #12]
  40a0a8:	cmp	w8, #0xd
  40a0ac:	b.eq	40a114 <ferror@plt+0x7844>  // b.none
  40a0b0:	b	40a0b4 <ferror@plt+0x77e4>
  40a0b4:	ldr	w8, [sp, #12]
  40a0b8:	cmp	w8, #0x22
  40a0bc:	b.eq	40a174 <ferror@plt+0x78a4>  // b.none
  40a0c0:	b	40a0c4 <ferror@plt+0x77f4>
  40a0c4:	ldr	w8, [sp, #12]
  40a0c8:	cmp	w8, #0x27
  40a0cc:	b.eq	40a18c <ferror@plt+0x78bc>  // b.none
  40a0d0:	b	40a0d4 <ferror@plt+0x7804>
  40a0d4:	ldr	w8, [sp, #12]
  40a0d8:	cmp	w8, #0x5c
  40a0dc:	b.eq	40a15c <ferror@plt+0x788c>  // b.none
  40a0e0:	b	40a1a4 <ferror@plt+0x78d4>
  40a0e4:	ldur	x8, [x29, #-8]
  40a0e8:	ldr	x1, [x8]
  40a0ec:	adrp	x0, 410000 <ferror@plt+0xd730>
  40a0f0:	add	x0, x0, #0xec9
  40a0f4:	bl	402220 <fputs@plt>
  40a0f8:	b	40a1b8 <ferror@plt+0x78e8>
  40a0fc:	ldur	x8, [x29, #-8]
  40a100:	ldr	x1, [x8]
  40a104:	adrp	x0, 410000 <ferror@plt+0xd730>
  40a108:	add	x0, x0, #0xecc
  40a10c:	bl	402220 <fputs@plt>
  40a110:	b	40a1b8 <ferror@plt+0x78e8>
  40a114:	ldur	x8, [x29, #-8]
  40a118:	ldr	x1, [x8]
  40a11c:	adrp	x0, 410000 <ferror@plt+0xd730>
  40a120:	add	x0, x0, #0xecf
  40a124:	bl	402220 <fputs@plt>
  40a128:	b	40a1b8 <ferror@plt+0x78e8>
  40a12c:	ldur	x8, [x29, #-8]
  40a130:	ldr	x1, [x8]
  40a134:	adrp	x0, 410000 <ferror@plt+0xd730>
  40a138:	add	x0, x0, #0xed2
  40a13c:	bl	402220 <fputs@plt>
  40a140:	b	40a1b8 <ferror@plt+0x78e8>
  40a144:	ldur	x8, [x29, #-8]
  40a148:	ldr	x1, [x8]
  40a14c:	adrp	x0, 410000 <ferror@plt+0xd730>
  40a150:	add	x0, x0, #0xed5
  40a154:	bl	402220 <fputs@plt>
  40a158:	b	40a1b8 <ferror@plt+0x78e8>
  40a15c:	ldur	x8, [x29, #-8]
  40a160:	ldr	x1, [x8]
  40a164:	adrp	x0, 410000 <ferror@plt+0xd730>
  40a168:	add	x0, x0, #0xed8
  40a16c:	bl	402220 <fputs@plt>
  40a170:	b	40a1b8 <ferror@plt+0x78e8>
  40a174:	ldur	x8, [x29, #-8]
  40a178:	ldr	x1, [x8]
  40a17c:	adrp	x0, 410000 <ferror@plt+0xd730>
  40a180:	add	x0, x0, #0xedb
  40a184:	bl	402220 <fputs@plt>
  40a188:	b	40a1b8 <ferror@plt+0x78e8>
  40a18c:	ldur	x8, [x29, #-8]
  40a190:	ldr	x1, [x8]
  40a194:	adrp	x0, 410000 <ferror@plt+0xd730>
  40a198:	add	x0, x0, #0xede
  40a19c:	bl	402220 <fputs@plt>
  40a1a0:	b	40a1b8 <ferror@plt+0x78e8>
  40a1a4:	ldr	x8, [sp, #16]
  40a1a8:	ldrb	w0, [x8]
  40a1ac:	ldur	x8, [x29, #-8]
  40a1b0:	ldr	x1, [x8]
  40a1b4:	bl	402320 <putc@plt>
  40a1b8:	ldr	x8, [sp, #16]
  40a1bc:	add	x8, x8, #0x1
  40a1c0:	str	x8, [sp, #16]
  40a1c4:	b	40a050 <ferror@plt+0x7780>
  40a1c8:	ldur	x8, [x29, #-8]
  40a1cc:	ldr	x1, [x8]
  40a1d0:	mov	w0, #0x22                  	// #34
  40a1d4:	bl	402320 <putc@plt>
  40a1d8:	ldp	x29, x30, [sp, #32]
  40a1dc:	add	sp, sp, #0x30
  40a1e0:	ret
  40a1e4:	sub	sp, sp, #0x120
  40a1e8:	stp	x29, x30, [sp, #256]
  40a1ec:	str	x28, [sp, #272]
  40a1f0:	add	x29, sp, #0x100
  40a1f4:	str	q7, [sp, #112]
  40a1f8:	str	q6, [sp, #96]
  40a1fc:	str	q5, [sp, #80]
  40a200:	str	q4, [sp, #64]
  40a204:	str	q3, [sp, #48]
  40a208:	str	q2, [sp, #32]
  40a20c:	str	q1, [sp, #16]
  40a210:	str	q0, [sp]
  40a214:	str	x7, [sp, #168]
  40a218:	str	x6, [sp, #160]
  40a21c:	str	x5, [sp, #152]
  40a220:	str	x4, [sp, #144]
  40a224:	str	x3, [sp, #136]
  40a228:	str	x2, [sp, #128]
  40a22c:	stur	x0, [x29, #-8]
  40a230:	stur	x1, [x29, #-16]
  40a234:	mov	w8, #0xffffff80            	// #-128
  40a238:	stur	w8, [x29, #-20]
  40a23c:	mov	w8, #0xffffffd0            	// #-48
  40a240:	stur	w8, [x29, #-24]
  40a244:	mov	x9, sp
  40a248:	add	x9, x9, #0x80
  40a24c:	stur	x9, [x29, #-32]
  40a250:	add	x9, sp, #0x80
  40a254:	add	x9, x9, #0x30
  40a258:	stur	x9, [x29, #-40]
  40a25c:	add	x9, x29, #0x20
  40a260:	stur	x9, [x29, #-48]
  40a264:	ldur	x0, [x29, #-8]
  40a268:	bl	409f98 <ferror@plt+0x76c8>
  40a26c:	ldur	x9, [x29, #-8]
  40a270:	ldr	x0, [x9]
  40a274:	ldur	x1, [x29, #-16]
  40a278:	ldur	q0, [x29, #-48]
  40a27c:	ldur	q1, [x29, #-32]
  40a280:	stur	q1, [x29, #-64]
  40a284:	stur	q0, [x29, #-80]
  40a288:	sub	x2, x29, #0x50
  40a28c:	bl	402810 <vfprintf@plt>
  40a290:	ldr	x28, [sp, #272]
  40a294:	ldp	x29, x30, [sp, #256]
  40a298:	add	sp, sp, #0x120
  40a29c:	ret
  40a2a0:	sub	sp, sp, #0x20
  40a2a4:	stp	x29, x30, [sp, #16]
  40a2a8:	add	x29, sp, #0x10
  40a2ac:	mov	w1, #0x7b                  	// #123
  40a2b0:	str	x0, [sp, #8]
  40a2b4:	ldr	x0, [sp, #8]
  40a2b8:	bl	40a2c8 <ferror@plt+0x79f8>
  40a2bc:	ldp	x29, x30, [sp, #16]
  40a2c0:	add	sp, sp, #0x20
  40a2c4:	ret
  40a2c8:	sub	sp, sp, #0x20
  40a2cc:	stp	x29, x30, [sp, #16]
  40a2d0:	add	x29, sp, #0x10
  40a2d4:	mov	w8, #0x0                   	// #0
  40a2d8:	str	x0, [sp, #8]
  40a2dc:	str	w1, [sp, #4]
  40a2e0:	ldr	x0, [sp, #8]
  40a2e4:	str	w8, [sp]
  40a2e8:	bl	409f98 <ferror@plt+0x76c8>
  40a2ec:	ldr	w0, [sp, #4]
  40a2f0:	ldr	x9, [sp, #8]
  40a2f4:	ldr	x1, [x9]
  40a2f8:	bl	402320 <putc@plt>
  40a2fc:	ldr	x9, [sp, #8]
  40a300:	ldr	w8, [x9, #8]
  40a304:	add	w8, w8, #0x1
  40a308:	str	w8, [x9, #8]
  40a30c:	ldr	x9, [sp, #8]
  40a310:	ldr	w8, [sp]
  40a314:	strb	w8, [x9, #13]
  40a318:	ldp	x29, x30, [sp, #16]
  40a31c:	add	sp, sp, #0x20
  40a320:	ret
  40a324:	sub	sp, sp, #0x20
  40a328:	stp	x29, x30, [sp, #16]
  40a32c:	add	x29, sp, #0x10
  40a330:	mov	w1, #0x7d                  	// #125
  40a334:	str	x0, [sp, #8]
  40a338:	ldr	x0, [sp, #8]
  40a33c:	bl	40a34c <ferror@plt+0x7a7c>
  40a340:	ldp	x29, x30, [sp, #16]
  40a344:	add	sp, sp, #0x20
  40a348:	ret
  40a34c:	sub	sp, sp, #0x20
  40a350:	stp	x29, x30, [sp, #16]
  40a354:	add	x29, sp, #0x10
  40a358:	str	x0, [sp, #8]
  40a35c:	str	w1, [sp, #4]
  40a360:	ldr	x8, [sp, #8]
  40a364:	ldr	w9, [x8, #8]
  40a368:	cmp	w9, #0x0
  40a36c:	cset	w9, ls  // ls = plast
  40a370:	tbnz	w9, #0, 40a378 <ferror@plt+0x7aa8>
  40a374:	b	40a398 <ferror@plt+0x7ac8>
  40a378:	adrp	x0, 410000 <ferror@plt+0xd730>
  40a37c:	add	x0, x0, #0xee1
  40a380:	adrp	x1, 410000 <ferror@plt+0xd730>
  40a384:	add	x1, x1, #0xe6d
  40a388:	mov	w2, #0x85                  	// #133
  40a38c:	adrp	x3, 410000 <ferror@plt+0xd730>
  40a390:	add	x3, x3, #0xef1
  40a394:	bl	402830 <__assert_fail@plt>
  40a398:	ldr	x8, [sp, #8]
  40a39c:	ldr	w9, [x8, #8]
  40a3a0:	subs	w9, w9, #0x1
  40a3a4:	str	w9, [x8, #8]
  40a3a8:	ldr	x8, [sp, #8]
  40a3ac:	ldrb	w9, [x8, #13]
  40a3b0:	cbz	w9, 40a3bc <ferror@plt+0x7aec>
  40a3b4:	ldr	x0, [sp, #8]
  40a3b8:	bl	409fe0 <ferror@plt+0x7710>
  40a3bc:	ldr	w0, [sp, #4]
  40a3c0:	ldr	x8, [sp, #8]
  40a3c4:	ldr	x1, [x8]
  40a3c8:	bl	402320 <putc@plt>
  40a3cc:	ldr	x8, [sp, #8]
  40a3d0:	mov	w9, #0x2c                  	// #44
  40a3d4:	strb	w9, [x8, #13]
  40a3d8:	ldp	x29, x30, [sp, #16]
  40a3dc:	add	sp, sp, #0x20
  40a3e0:	ret
  40a3e4:	sub	sp, sp, #0x20
  40a3e8:	stp	x29, x30, [sp, #16]
  40a3ec:	add	x29, sp, #0x10
  40a3f0:	mov	w1, #0x5b                  	// #91
  40a3f4:	str	x0, [sp, #8]
  40a3f8:	ldr	x0, [sp, #8]
  40a3fc:	bl	40a2c8 <ferror@plt+0x79f8>
  40a400:	ldr	x8, [sp, #8]
  40a404:	ldrb	w9, [x8, #12]
  40a408:	tbnz	w9, #0, 40a410 <ferror@plt+0x7b40>
  40a40c:	b	40a420 <ferror@plt+0x7b50>
  40a410:	ldr	x8, [sp, #8]
  40a414:	ldr	x1, [x8]
  40a418:	mov	w0, #0x20                  	// #32
  40a41c:	bl	402320 <putc@plt>
  40a420:	ldp	x29, x30, [sp, #16]
  40a424:	add	sp, sp, #0x20
  40a428:	ret
  40a42c:	sub	sp, sp, #0x20
  40a430:	stp	x29, x30, [sp, #16]
  40a434:	add	x29, sp, #0x10
  40a438:	str	x0, [sp, #8]
  40a43c:	ldr	x8, [sp, #8]
  40a440:	ldrb	w9, [x8, #12]
  40a444:	tbnz	w9, #0, 40a44c <ferror@plt+0x7b7c>
  40a448:	b	40a468 <ferror@plt+0x7b98>
  40a44c:	ldr	x8, [sp, #8]
  40a450:	ldrb	w9, [x8, #13]
  40a454:	cbz	w9, 40a468 <ferror@plt+0x7b98>
  40a458:	ldr	x8, [sp, #8]
  40a45c:	ldr	x1, [x8]
  40a460:	mov	w0, #0x20                  	// #32
  40a464:	bl	402320 <putc@plt>
  40a468:	ldr	x8, [sp, #8]
  40a46c:	mov	w9, #0x0                   	// #0
  40a470:	strb	w9, [x8, #13]
  40a474:	ldr	x0, [sp, #8]
  40a478:	mov	w1, #0x5d                  	// #93
  40a47c:	bl	40a34c <ferror@plt+0x7a7c>
  40a480:	ldp	x29, x30, [sp, #16]
  40a484:	add	sp, sp, #0x20
  40a488:	ret
  40a48c:	sub	sp, sp, #0x20
  40a490:	stp	x29, x30, [sp, #16]
  40a494:	add	x29, sp, #0x10
  40a498:	str	x0, [sp, #8]
  40a49c:	str	x1, [sp]
  40a4a0:	ldr	x0, [sp, #8]
  40a4a4:	bl	409f98 <ferror@plt+0x76c8>
  40a4a8:	ldr	x0, [sp, #8]
  40a4ac:	ldr	x1, [sp]
  40a4b0:	bl	40a028 <ferror@plt+0x7758>
  40a4b4:	ldp	x29, x30, [sp, #16]
  40a4b8:	add	sp, sp, #0x20
  40a4bc:	ret
  40a4c0:	sub	sp, sp, #0x20
  40a4c4:	stp	x29, x30, [sp, #16]
  40a4c8:	add	x29, sp, #0x10
  40a4cc:	adrp	x8, 410000 <ferror@plt+0xd730>
  40a4d0:	add	x8, x8, #0xea0
  40a4d4:	adrp	x9, 410000 <ferror@plt+0xd730>
  40a4d8:	add	x9, x9, #0xea5
  40a4dc:	adrp	x10, 410000 <ferror@plt+0xd730>
  40a4e0:	add	x10, x10, #0xa44
  40a4e4:	str	x0, [sp, #8]
  40a4e8:	and	w11, w1, #0x1
  40a4ec:	strb	w11, [sp, #7]
  40a4f0:	ldr	x0, [sp, #8]
  40a4f4:	ldrb	w11, [sp, #7]
  40a4f8:	tst	w11, #0x1
  40a4fc:	csel	x2, x8, x9, ne  // ne = any
  40a500:	mov	x1, x10
  40a504:	bl	40a1e4 <ferror@plt+0x7914>
  40a508:	ldp	x29, x30, [sp, #16]
  40a50c:	add	sp, sp, #0x20
  40a510:	ret
  40a514:	sub	sp, sp, #0x20
  40a518:	stp	x29, x30, [sp, #16]
  40a51c:	add	x29, sp, #0x10
  40a520:	adrp	x1, 410000 <ferror@plt+0xd730>
  40a524:	add	x1, x1, #0xeab
  40a528:	str	x0, [sp, #8]
  40a52c:	ldr	x0, [sp, #8]
  40a530:	bl	40a1e4 <ferror@plt+0x7914>
  40a534:	ldp	x29, x30, [sp, #16]
  40a538:	add	sp, sp, #0x20
  40a53c:	ret
  40a540:	sub	sp, sp, #0x20
  40a544:	stp	x29, x30, [sp, #16]
  40a548:	add	x29, sp, #0x10
  40a54c:	adrp	x1, 410000 <ferror@plt+0xd730>
  40a550:	add	x1, x1, #0xeb0
  40a554:	str	x0, [sp, #8]
  40a558:	str	d0, [sp]
  40a55c:	ldr	x0, [sp, #8]
  40a560:	ldr	d0, [sp]
  40a564:	bl	40a1e4 <ferror@plt+0x7914>
  40a568:	ldp	x29, x30, [sp, #16]
  40a56c:	add	sp, sp, #0x20
  40a570:	ret
  40a574:	sub	sp, sp, #0x20
  40a578:	stp	x29, x30, [sp, #16]
  40a57c:	add	x29, sp, #0x10
  40a580:	adrp	x8, 410000 <ferror@plt+0xd730>
  40a584:	add	x8, x8, #0xeb3
  40a588:	str	x0, [sp, #8]
  40a58c:	strb	w1, [sp, #7]
  40a590:	ldr	x0, [sp, #8]
  40a594:	ldrb	w2, [sp, #7]
  40a598:	mov	x1, x8
  40a59c:	bl	40a1e4 <ferror@plt+0x7914>
  40a5a0:	ldp	x29, x30, [sp, #16]
  40a5a4:	add	sp, sp, #0x20
  40a5a8:	ret
  40a5ac:	sub	sp, sp, #0x20
  40a5b0:	stp	x29, x30, [sp, #16]
  40a5b4:	add	x29, sp, #0x10
  40a5b8:	adrp	x8, 410000 <ferror@plt+0xd730>
  40a5bc:	add	x8, x8, #0xeb8
  40a5c0:	str	x0, [sp, #8]
  40a5c4:	strh	w1, [sp, #6]
  40a5c8:	ldr	x0, [sp, #8]
  40a5cc:	ldrh	w2, [sp, #6]
  40a5d0:	mov	x1, x8
  40a5d4:	bl	40a1e4 <ferror@plt+0x7914>
  40a5d8:	ldp	x29, x30, [sp, #16]
  40a5dc:	add	sp, sp, #0x20
  40a5e0:	ret
  40a5e4:	sub	sp, sp, #0x20
  40a5e8:	stp	x29, x30, [sp, #16]
  40a5ec:	add	x29, sp, #0x10
  40a5f0:	adrp	x8, 410000 <ferror@plt+0xd730>
  40a5f4:	add	x8, x8, #0xf1a
  40a5f8:	str	x0, [sp, #8]
  40a5fc:	str	w1, [sp, #4]
  40a600:	ldr	x0, [sp, #8]
  40a604:	ldr	w2, [sp, #4]
  40a608:	mov	x1, x8
  40a60c:	bl	40a1e4 <ferror@plt+0x7914>
  40a610:	ldp	x29, x30, [sp, #16]
  40a614:	add	sp, sp, #0x20
  40a618:	ret
  40a61c:	sub	sp, sp, #0x20
  40a620:	stp	x29, x30, [sp, #16]
  40a624:	add	x29, sp, #0x10
  40a628:	adrp	x8, 410000 <ferror@plt+0xd730>
  40a62c:	add	x8, x8, #0xebc
  40a630:	str	x0, [sp, #8]
  40a634:	str	x1, [sp]
  40a638:	ldr	x0, [sp, #8]
  40a63c:	ldr	x2, [sp]
  40a640:	mov	x1, x8
  40a644:	bl	40a1e4 <ferror@plt+0x7914>
  40a648:	ldp	x29, x30, [sp, #16]
  40a64c:	add	sp, sp, #0x20
  40a650:	ret
  40a654:	sub	sp, sp, #0x20
  40a658:	stp	x29, x30, [sp, #16]
  40a65c:	add	x29, sp, #0x10
  40a660:	adrp	x8, 410000 <ferror@plt+0xd730>
  40a664:	add	x8, x8, #0xec0
  40a668:	str	x0, [sp, #8]
  40a66c:	str	x1, [sp]
  40a670:	ldr	x0, [sp, #8]
  40a674:	ldr	x2, [sp]
  40a678:	mov	x1, x8
  40a67c:	bl	40a1e4 <ferror@plt+0x7914>
  40a680:	ldp	x29, x30, [sp, #16]
  40a684:	add	sp, sp, #0x20
  40a688:	ret
  40a68c:	sub	sp, sp, #0x20
  40a690:	stp	x29, x30, [sp, #16]
  40a694:	add	x29, sp, #0x10
  40a698:	adrp	x8, 410000 <ferror@plt+0xd730>
  40a69c:	add	x8, x8, #0xebc
  40a6a0:	str	x0, [sp, #8]
  40a6a4:	str	x1, [sp]
  40a6a8:	ldr	x0, [sp, #8]
  40a6ac:	ldr	x2, [sp]
  40a6b0:	mov	x1, x8
  40a6b4:	bl	40a1e4 <ferror@plt+0x7914>
  40a6b8:	ldp	x29, x30, [sp, #16]
  40a6bc:	add	sp, sp, #0x20
  40a6c0:	ret
  40a6c4:	sub	sp, sp, #0x20
  40a6c8:	stp	x29, x30, [sp, #16]
  40a6cc:	add	x29, sp, #0x10
  40a6d0:	adrp	x8, 410000 <ferror@plt+0xd730>
  40a6d4:	add	x8, x8, #0x7d4
  40a6d8:	str	x0, [sp, #8]
  40a6dc:	str	x1, [sp]
  40a6e0:	ldr	x0, [sp, #8]
  40a6e4:	ldr	x2, [sp]
  40a6e8:	mov	x1, x8
  40a6ec:	bl	40a1e4 <ferror@plt+0x7914>
  40a6f0:	ldp	x29, x30, [sp, #16]
  40a6f4:	add	sp, sp, #0x20
  40a6f8:	ret
  40a6fc:	sub	sp, sp, #0x20
  40a700:	stp	x29, x30, [sp, #16]
  40a704:	add	x29, sp, #0x10
  40a708:	adrp	x8, 410000 <ferror@plt+0xd730>
  40a70c:	add	x8, x8, #0x742
  40a710:	str	x0, [sp, #8]
  40a714:	str	w1, [sp, #4]
  40a718:	ldr	x0, [sp, #8]
  40a71c:	ldr	w2, [sp, #4]
  40a720:	mov	x1, x8
  40a724:	bl	40a1e4 <ferror@plt+0x7914>
  40a728:	ldp	x29, x30, [sp, #16]
  40a72c:	add	sp, sp, #0x20
  40a730:	ret
  40a734:	sub	sp, sp, #0x20
  40a738:	stp	x29, x30, [sp, #16]
  40a73c:	add	x29, sp, #0x10
  40a740:	adrp	x8, 410000 <ferror@plt+0xd730>
  40a744:	add	x8, x8, #0x466
  40a748:	str	x0, [sp, #8]
  40a74c:	str	x1, [sp]
  40a750:	ldr	x0, [sp, #8]
  40a754:	ldr	x2, [sp]
  40a758:	mov	x1, x8
  40a75c:	bl	40a1e4 <ferror@plt+0x7914>
  40a760:	ldp	x29, x30, [sp, #16]
  40a764:	add	sp, sp, #0x20
  40a768:	ret
  40a76c:	sub	sp, sp, #0x30
  40a770:	stp	x29, x30, [sp, #32]
  40a774:	add	x29, sp, #0x20
  40a778:	stur	x0, [x29, #-8]
  40a77c:	str	x1, [sp, #16]
  40a780:	str	x2, [sp, #8]
  40a784:	ldur	x0, [x29, #-8]
  40a788:	ldr	x1, [sp, #16]
  40a78c:	bl	409f10 <ferror@plt+0x7640>
  40a790:	ldur	x0, [x29, #-8]
  40a794:	ldr	x1, [sp, #8]
  40a798:	bl	40a48c <ferror@plt+0x7bbc>
  40a79c:	ldp	x29, x30, [sp, #32]
  40a7a0:	add	sp, sp, #0x30
  40a7a4:	ret
  40a7a8:	sub	sp, sp, #0x30
  40a7ac:	stp	x29, x30, [sp, #32]
  40a7b0:	add	x29, sp, #0x20
  40a7b4:	stur	x0, [x29, #-8]
  40a7b8:	str	x1, [sp, #16]
  40a7bc:	mov	w8, #0x1                   	// #1
  40a7c0:	and	w8, w2, w8
  40a7c4:	strb	w8, [sp, #15]
  40a7c8:	ldur	x0, [x29, #-8]
  40a7cc:	ldr	x1, [sp, #16]
  40a7d0:	bl	409f10 <ferror@plt+0x7640>
  40a7d4:	ldur	x0, [x29, #-8]
  40a7d8:	ldrb	w8, [sp, #15]
  40a7dc:	and	w1, w8, #0x1
  40a7e0:	bl	40a4c0 <ferror@plt+0x7bf0>
  40a7e4:	ldp	x29, x30, [sp, #32]
  40a7e8:	add	sp, sp, #0x30
  40a7ec:	ret
  40a7f0:	sub	sp, sp, #0x30
  40a7f4:	stp	x29, x30, [sp, #32]
  40a7f8:	add	x29, sp, #0x20
  40a7fc:	stur	x0, [x29, #-8]
  40a800:	str	x1, [sp, #16]
  40a804:	str	d0, [sp, #8]
  40a808:	ldur	x0, [x29, #-8]
  40a80c:	ldr	x1, [sp, #16]
  40a810:	bl	409f10 <ferror@plt+0x7640>
  40a814:	ldur	x0, [x29, #-8]
  40a818:	ldr	d0, [sp, #8]
  40a81c:	bl	40a540 <ferror@plt+0x7c70>
  40a820:	ldp	x29, x30, [sp, #32]
  40a824:	add	sp, sp, #0x30
  40a828:	ret
  40a82c:	sub	sp, sp, #0x30
  40a830:	stp	x29, x30, [sp, #32]
  40a834:	add	x29, sp, #0x20
  40a838:	stur	x0, [x29, #-8]
  40a83c:	str	x1, [sp, #16]
  40a840:	str	w2, [sp, #12]
  40a844:	ldur	x0, [x29, #-8]
  40a848:	ldr	x1, [sp, #16]
  40a84c:	bl	409f10 <ferror@plt+0x7640>
  40a850:	ldur	x0, [x29, #-8]
  40a854:	ldr	w1, [sp, #12]
  40a858:	bl	40a5e4 <ferror@plt+0x7d14>
  40a85c:	ldp	x29, x30, [sp, #32]
  40a860:	add	sp, sp, #0x30
  40a864:	ret
  40a868:	sub	sp, sp, #0x30
  40a86c:	stp	x29, x30, [sp, #32]
  40a870:	add	x29, sp, #0x20
  40a874:	stur	x0, [x29, #-8]
  40a878:	str	x1, [sp, #16]
  40a87c:	str	x2, [sp, #8]
  40a880:	ldur	x0, [x29, #-8]
  40a884:	ldr	x1, [sp, #16]
  40a888:	bl	409f10 <ferror@plt+0x7640>
  40a88c:	ldur	x0, [x29, #-8]
  40a890:	ldr	x1, [sp, #8]
  40a894:	bl	40a61c <ferror@plt+0x7d4c>
  40a898:	ldp	x29, x30, [sp, #32]
  40a89c:	add	sp, sp, #0x30
  40a8a0:	ret
  40a8a4:	sub	sp, sp, #0x30
  40a8a8:	stp	x29, x30, [sp, #32]
  40a8ac:	add	x29, sp, #0x20
  40a8b0:	stur	x0, [x29, #-8]
  40a8b4:	str	x1, [sp, #16]
  40a8b8:	str	x2, [sp, #8]
  40a8bc:	ldur	x0, [x29, #-8]
  40a8c0:	ldr	x1, [sp, #16]
  40a8c4:	bl	409f10 <ferror@plt+0x7640>
  40a8c8:	ldur	x0, [x29, #-8]
  40a8cc:	ldr	x1, [sp, #8]
  40a8d0:	bl	40a654 <ferror@plt+0x7d84>
  40a8d4:	ldp	x29, x30, [sp, #32]
  40a8d8:	add	sp, sp, #0x30
  40a8dc:	ret
  40a8e0:	sub	sp, sp, #0x30
  40a8e4:	stp	x29, x30, [sp, #32]
  40a8e8:	add	x29, sp, #0x20
  40a8ec:	stur	x0, [x29, #-8]
  40a8f0:	str	x1, [sp, #16]
  40a8f4:	strb	w2, [sp, #15]
  40a8f8:	ldur	x0, [x29, #-8]
  40a8fc:	ldr	x1, [sp, #16]
  40a900:	bl	409f10 <ferror@plt+0x7640>
  40a904:	ldur	x0, [x29, #-8]
  40a908:	ldrb	w1, [sp, #15]
  40a90c:	bl	40a574 <ferror@plt+0x7ca4>
  40a910:	ldp	x29, x30, [sp, #32]
  40a914:	add	sp, sp, #0x30
  40a918:	ret
  40a91c:	sub	sp, sp, #0x30
  40a920:	stp	x29, x30, [sp, #32]
  40a924:	add	x29, sp, #0x20
  40a928:	stur	x0, [x29, #-8]
  40a92c:	str	x1, [sp, #16]
  40a930:	strh	w2, [sp, #14]
  40a934:	ldur	x0, [x29, #-8]
  40a938:	ldr	x1, [sp, #16]
  40a93c:	bl	409f10 <ferror@plt+0x7640>
  40a940:	ldur	x0, [x29, #-8]
  40a944:	ldrh	w1, [sp, #14]
  40a948:	bl	40a5ac <ferror@plt+0x7cdc>
  40a94c:	ldp	x29, x30, [sp, #32]
  40a950:	add	sp, sp, #0x30
  40a954:	ret
  40a958:	sub	sp, sp, #0x30
  40a95c:	stp	x29, x30, [sp, #32]
  40a960:	add	x29, sp, #0x20
  40a964:	stur	x0, [x29, #-8]
  40a968:	str	x1, [sp, #16]
  40a96c:	str	x2, [sp, #8]
  40a970:	ldur	x0, [x29, #-8]
  40a974:	ldr	x1, [sp, #16]
  40a978:	bl	409f10 <ferror@plt+0x7640>
  40a97c:	ldur	x0, [x29, #-8]
  40a980:	ldr	x1, [sp, #8]
  40a984:	bl	40a68c <ferror@plt+0x7dbc>
  40a988:	ldp	x29, x30, [sp, #32]
  40a98c:	add	sp, sp, #0x30
  40a990:	ret
  40a994:	sub	sp, sp, #0x30
  40a998:	stp	x29, x30, [sp, #32]
  40a99c:	add	x29, sp, #0x20
  40a9a0:	stur	x0, [x29, #-8]
  40a9a4:	str	x1, [sp, #16]
  40a9a8:	str	x2, [sp, #8]
  40a9ac:	ldur	x0, [x29, #-8]
  40a9b0:	ldr	x1, [sp, #16]
  40a9b4:	bl	409f10 <ferror@plt+0x7640>
  40a9b8:	ldur	x0, [x29, #-8]
  40a9bc:	ldr	x1, [sp, #8]
  40a9c0:	bl	40a6c4 <ferror@plt+0x7df4>
  40a9c4:	ldp	x29, x30, [sp, #32]
  40a9c8:	add	sp, sp, #0x30
  40a9cc:	ret
  40a9d0:	sub	sp, sp, #0x30
  40a9d4:	stp	x29, x30, [sp, #32]
  40a9d8:	add	x29, sp, #0x20
  40a9dc:	stur	x0, [x29, #-8]
  40a9e0:	str	x1, [sp, #16]
  40a9e4:	str	w2, [sp, #12]
  40a9e8:	ldur	x0, [x29, #-8]
  40a9ec:	ldr	x1, [sp, #16]
  40a9f0:	bl	409f10 <ferror@plt+0x7640>
  40a9f4:	ldur	x0, [x29, #-8]
  40a9f8:	ldr	w1, [sp, #12]
  40a9fc:	bl	40a6fc <ferror@plt+0x7e2c>
  40aa00:	ldp	x29, x30, [sp, #32]
  40aa04:	add	sp, sp, #0x30
  40aa08:	ret
  40aa0c:	sub	sp, sp, #0x30
  40aa10:	stp	x29, x30, [sp, #32]
  40aa14:	add	x29, sp, #0x20
  40aa18:	stur	x0, [x29, #-8]
  40aa1c:	str	x1, [sp, #16]
  40aa20:	str	x2, [sp, #8]
  40aa24:	ldur	x0, [x29, #-8]
  40aa28:	ldr	x1, [sp, #16]
  40aa2c:	bl	409f10 <ferror@plt+0x7640>
  40aa30:	ldur	x0, [x29, #-8]
  40aa34:	ldr	x1, [sp, #8]
  40aa38:	bl	40a734 <ferror@plt+0x7e64>
  40aa3c:	ldp	x29, x30, [sp, #32]
  40aa40:	add	sp, sp, #0x30
  40aa44:	ret
  40aa48:	sub	sp, sp, #0x20
  40aa4c:	stp	x29, x30, [sp, #16]
  40aa50:	add	x29, sp, #0x10
  40aa54:	str	x0, [sp, #8]
  40aa58:	str	x1, [sp]
  40aa5c:	ldr	x0, [sp, #8]
  40aa60:	ldr	x1, [sp]
  40aa64:	bl	409f10 <ferror@plt+0x7640>
  40aa68:	ldr	x0, [sp, #8]
  40aa6c:	bl	40a514 <ferror@plt+0x7c44>
  40aa70:	ldp	x29, x30, [sp, #16]
  40aa74:	add	sp, sp, #0x20
  40aa78:	ret
  40aa7c:	sub	sp, sp, #0x20
  40aa80:	stp	x29, x30, [sp, #16]
  40aa84:	add	x29, sp, #0x10
  40aa88:	str	x0, [sp, #8]
  40aa8c:	str	wzr, [sp, #4]
  40aa90:	ldr	w8, [sp, #4]
  40aa94:	ldr	x9, [sp, #8]
  40aa98:	ldr	w10, [x9, #8]
  40aa9c:	cmp	w8, w10
  40aaa0:	b.cs	40aac8 <ferror@plt+0x81f8>  // b.hs, b.nlast
  40aaa4:	ldr	x8, [sp, #8]
  40aaa8:	ldr	x1, [x8]
  40aaac:	adrp	x0, 410000 <ferror@plt+0xd730>
  40aab0:	add	x0, x0, #0xec4
  40aab4:	bl	402220 <fputs@plt>
  40aab8:	ldr	w8, [sp, #4]
  40aabc:	add	w8, w8, #0x1
  40aac0:	str	w8, [sp, #4]
  40aac4:	b	40aa90 <ferror@plt+0x81c0>
  40aac8:	ldp	x29, x30, [sp, #16]
  40aacc:	add	sp, sp, #0x20
  40aad0:	ret
  40aad4:	sub	sp, sp, #0x20
  40aad8:	stp	x29, x30, [sp, #16]
  40aadc:	add	x29, sp, #0x10
  40aae0:	stur	w0, [x29, #-4]
  40aae4:	ldur	w0, [x29, #-4]
  40aae8:	mov	w8, #0x1                   	// #1
  40aaec:	and	w1, w8, #0x1
  40aaf0:	bl	40ab00 <ferror@plt+0x8230>
  40aaf4:	ldp	x29, x30, [sp, #16]
  40aaf8:	add	sp, sp, #0x20
  40aafc:	ret
  40ab00:	sub	sp, sp, #0x20
  40ab04:	stp	x29, x30, [sp, #16]
  40ab08:	add	x29, sp, #0x10
  40ab0c:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  40ab10:	add	x8, x8, #0xe70
  40ab14:	mov	w9, #0x1                   	// #1
  40ab18:	stur	w0, [x29, #-4]
  40ab1c:	and	w9, w1, w9
  40ab20:	sturb	w9, [x29, #-5]
  40ab24:	ldur	w9, [x29, #-4]
  40ab28:	str	x8, [sp]
  40ab2c:	cbz	w9, 40aba0 <ferror@plt+0x82d0>
  40ab30:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40ab34:	ldr	x8, [x8, #4016]
  40ab38:	ldr	x0, [x8]
  40ab3c:	bl	409df0 <ferror@plt+0x7520>
  40ab40:	ldr	x8, [sp]
  40ab44:	str	x0, [x8]
  40ab48:	ldr	x9, [x8]
  40ab4c:	cbnz	x9, 40ab64 <ferror@plt+0x8294>
  40ab50:	adrp	x0, 410000 <ferror@plt+0xd730>
  40ab54:	add	x0, x0, #0xf2a
  40ab58:	bl	402240 <perror@plt>
  40ab5c:	mov	w0, #0x1                   	// #1
  40ab60:	bl	402230 <exit@plt>
  40ab64:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40ab68:	ldr	x8, [x8, #4056]
  40ab6c:	ldr	w9, [x8]
  40ab70:	cbz	w9, 40ab88 <ferror@plt+0x82b8>
  40ab74:	ldr	x8, [sp]
  40ab78:	ldr	x0, [x8]
  40ab7c:	mov	w9, #0x1                   	// #1
  40ab80:	and	w1, w9, #0x1
  40ab84:	bl	409ee4 <ferror@plt+0x7614>
  40ab88:	ldurb	w8, [x29, #-5]
  40ab8c:	tbnz	w8, #0, 40ab94 <ferror@plt+0x82c4>
  40ab90:	b	40aba0 <ferror@plt+0x82d0>
  40ab94:	ldr	x8, [sp]
  40ab98:	ldr	x0, [x8]
  40ab9c:	bl	40a3e4 <ferror@plt+0x7b14>
  40aba0:	ldp	x29, x30, [sp, #16]
  40aba4:	add	sp, sp, #0x20
  40aba8:	ret
  40abac:	stp	x29, x30, [sp, #-16]!
  40abb0:	mov	x29, sp
  40abb4:	mov	w8, #0x1                   	// #1
  40abb8:	and	w0, w8, #0x1
  40abbc:	bl	40abc8 <ferror@plt+0x82f8>
  40abc0:	ldp	x29, x30, [sp], #16
  40abc4:	ret
  40abc8:	sub	sp, sp, #0x20
  40abcc:	stp	x29, x30, [sp, #16]
  40abd0:	add	x29, sp, #0x10
  40abd4:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  40abd8:	add	x8, x8, #0xe70
  40abdc:	and	w9, w0, #0x1
  40abe0:	sturb	w9, [x29, #-1]
  40abe4:	ldr	x10, [x8]
  40abe8:	str	x8, [sp]
  40abec:	cbz	x10, 40ac10 <ferror@plt+0x8340>
  40abf0:	ldurb	w8, [x29, #-1]
  40abf4:	tbnz	w8, #0, 40abfc <ferror@plt+0x832c>
  40abf8:	b	40ac08 <ferror@plt+0x8338>
  40abfc:	ldr	x8, [sp]
  40ac00:	ldr	x0, [x8]
  40ac04:	bl	40a42c <ferror@plt+0x7b5c>
  40ac08:	ldr	x0, [sp]
  40ac0c:	bl	409e50 <ferror@plt+0x7580>
  40ac10:	ldp	x29, x30, [sp, #16]
  40ac14:	add	sp, sp, #0x20
  40ac18:	ret
  40ac1c:	sub	sp, sp, #0x20
  40ac20:	stp	x29, x30, [sp, #16]
  40ac24:	add	x29, sp, #0x10
  40ac28:	stur	w0, [x29, #-4]
  40ac2c:	ldur	w0, [x29, #-4]
  40ac30:	mov	w8, wzr
  40ac34:	and	w1, w8, #0x1
  40ac38:	bl	40ab00 <ferror@plt+0x8230>
  40ac3c:	ldp	x29, x30, [sp, #16]
  40ac40:	add	sp, sp, #0x20
  40ac44:	ret
  40ac48:	stp	x29, x30, [sp, #-16]!
  40ac4c:	mov	x29, sp
  40ac50:	mov	w8, wzr
  40ac54:	and	w0, w8, #0x1
  40ac58:	bl	40abc8 <ferror@plt+0x82f8>
  40ac5c:	ldp	x29, x30, [sp], #16
  40ac60:	ret
  40ac64:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  40ac68:	add	x8, x8, #0xe70
  40ac6c:	ldr	x8, [x8]
  40ac70:	cmp	x8, #0x0
  40ac74:	cset	w9, ne  // ne = any
  40ac78:	and	w0, w9, #0x1
  40ac7c:	ret
  40ac80:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  40ac84:	add	x8, x8, #0xe70
  40ac88:	ldr	x0, [x8]
  40ac8c:	ret
  40ac90:	sub	sp, sp, #0x20
  40ac94:	stp	x29, x30, [sp, #16]
  40ac98:	add	x29, sp, #0x10
  40ac9c:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  40aca0:	add	x8, x8, #0xe70
  40aca4:	str	x0, [sp, #8]
  40aca8:	ldr	x9, [x8]
  40acac:	str	x8, [sp]
  40acb0:	cbz	x9, 40acd8 <ferror@plt+0x8408>
  40acb4:	ldr	x8, [sp, #8]
  40acb8:	cbz	x8, 40accc <ferror@plt+0x83fc>
  40acbc:	ldr	x8, [sp]
  40acc0:	ldr	x0, [x8]
  40acc4:	ldr	x1, [sp, #8]
  40acc8:	bl	409f10 <ferror@plt+0x7640>
  40accc:	ldr	x8, [sp]
  40acd0:	ldr	x0, [x8]
  40acd4:	bl	40a2a0 <ferror@plt+0x79d0>
  40acd8:	ldp	x29, x30, [sp, #16]
  40acdc:	add	sp, sp, #0x20
  40ace0:	ret
  40ace4:	stp	x29, x30, [sp, #-16]!
  40ace8:	mov	x29, sp
  40acec:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  40acf0:	add	x8, x8, #0xe70
  40acf4:	ldr	x8, [x8]
  40acf8:	cbz	x8, 40ad0c <ferror@plt+0x843c>
  40acfc:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  40ad00:	add	x8, x8, #0xe70
  40ad04:	ldr	x0, [x8]
  40ad08:	bl	40a324 <ferror@plt+0x7a54>
  40ad0c:	ldp	x29, x30, [sp], #16
  40ad10:	ret
  40ad14:	sub	sp, sp, #0x30
  40ad18:	stp	x29, x30, [sp, #32]
  40ad1c:	add	x29, sp, #0x20
  40ad20:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  40ad24:	add	x8, x8, #0xe70
  40ad28:	stur	w0, [x29, #-4]
  40ad2c:	str	x1, [sp, #16]
  40ad30:	ldur	w9, [x29, #-4]
  40ad34:	and	w9, w9, #0x2
  40ad38:	str	x8, [sp, #8]
  40ad3c:	cbnz	w9, 40ad4c <ferror@plt+0x847c>
  40ad40:	ldur	w8, [x29, #-4]
  40ad44:	and	w8, w8, #0x4
  40ad48:	cbz	w8, 40ad80 <ferror@plt+0x84b0>
  40ad4c:	ldr	x8, [sp, #8]
  40ad50:	ldr	x9, [x8]
  40ad54:	cbz	x9, 40ad80 <ferror@plt+0x84b0>
  40ad58:	ldr	x8, [sp, #16]
  40ad5c:	cbz	x8, 40ad70 <ferror@plt+0x84a0>
  40ad60:	ldr	x8, [sp, #8]
  40ad64:	ldr	x0, [x8]
  40ad68:	ldr	x1, [sp, #16]
  40ad6c:	bl	409f10 <ferror@plt+0x7640>
  40ad70:	ldr	x8, [sp, #8]
  40ad74:	ldr	x0, [x8]
  40ad78:	bl	40a3e4 <ferror@plt+0x7b14>
  40ad7c:	b	40adb4 <ferror@plt+0x84e4>
  40ad80:	ldr	x8, [sp, #8]
  40ad84:	ldr	x9, [x8]
  40ad88:	cbnz	x9, 40adb4 <ferror@plt+0x84e4>
  40ad8c:	ldur	w8, [x29, #-4]
  40ad90:	and	w8, w8, #0x1
  40ad94:	cbnz	w8, 40ada4 <ferror@plt+0x84d4>
  40ad98:	ldur	w8, [x29, #-4]
  40ad9c:	and	w8, w8, #0x4
  40ada0:	cbz	w8, 40adb4 <ferror@plt+0x84e4>
  40ada4:	ldr	x1, [sp, #16]
  40ada8:	adrp	x0, 410000 <ferror@plt+0xd730>
  40adac:	add	x0, x0, #0xa44
  40adb0:	bl	402820 <printf@plt>
  40adb4:	ldp	x29, x30, [sp, #32]
  40adb8:	add	sp, sp, #0x30
  40adbc:	ret
  40adc0:	sub	sp, sp, #0x30
  40adc4:	stp	x29, x30, [sp, #32]
  40adc8:	add	x29, sp, #0x20
  40adcc:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  40add0:	add	x8, x8, #0xe70
  40add4:	stur	w0, [x29, #-4]
  40add8:	str	x1, [sp, #16]
  40addc:	ldur	w9, [x29, #-4]
  40ade0:	and	w9, w9, #0x2
  40ade4:	str	x8, [sp, #8]
  40ade8:	cbnz	w9, 40adf8 <ferror@plt+0x8528>
  40adec:	ldur	w8, [x29, #-4]
  40adf0:	and	w8, w8, #0x4
  40adf4:	cbz	w8, 40ae14 <ferror@plt+0x8544>
  40adf8:	ldr	x8, [sp, #8]
  40adfc:	ldr	x9, [x8]
  40ae00:	cbz	x9, 40ae14 <ferror@plt+0x8544>
  40ae04:	ldr	x8, [sp, #8]
  40ae08:	ldr	x0, [x8]
  40ae0c:	bl	40a42c <ferror@plt+0x7b5c>
  40ae10:	b	40ae48 <ferror@plt+0x8578>
  40ae14:	ldr	x8, [sp, #8]
  40ae18:	ldr	x9, [x8]
  40ae1c:	cbnz	x9, 40ae48 <ferror@plt+0x8578>
  40ae20:	ldur	w8, [x29, #-4]
  40ae24:	and	w8, w8, #0x1
  40ae28:	cbnz	w8, 40ae38 <ferror@plt+0x8568>
  40ae2c:	ldur	w8, [x29, #-4]
  40ae30:	and	w8, w8, #0x4
  40ae34:	cbz	w8, 40ae48 <ferror@plt+0x8578>
  40ae38:	ldr	x1, [sp, #16]
  40ae3c:	adrp	x0, 410000 <ferror@plt+0xd730>
  40ae40:	add	x0, x0, #0xa44
  40ae44:	bl	402820 <printf@plt>
  40ae48:	ldp	x29, x30, [sp, #32]
  40ae4c:	add	sp, sp, #0x30
  40ae50:	ret
  40ae54:	sub	sp, sp, #0x40
  40ae58:	stp	x29, x30, [sp, #48]
  40ae5c:	add	x29, sp, #0x30
  40ae60:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  40ae64:	add	x8, x8, #0xe70
  40ae68:	stur	w0, [x29, #-4]
  40ae6c:	stur	w1, [x29, #-8]
  40ae70:	stur	x2, [x29, #-16]
  40ae74:	str	x3, [sp, #24]
  40ae78:	str	w4, [sp, #20]
  40ae7c:	ldur	w9, [x29, #-4]
  40ae80:	and	w9, w9, #0x2
  40ae84:	str	x8, [sp, #8]
  40ae88:	cbnz	w9, 40ae98 <ferror@plt+0x85c8>
  40ae8c:	ldur	w8, [x29, #-4]
  40ae90:	and	w8, w8, #0x4
  40ae94:	cbz	w8, 40aed8 <ferror@plt+0x8608>
  40ae98:	ldr	x8, [sp, #8]
  40ae9c:	ldr	x9, [x8]
  40aea0:	cbz	x9, 40aed8 <ferror@plt+0x8608>
  40aea4:	ldur	x8, [x29, #-16]
  40aea8:	cbnz	x8, 40aec0 <ferror@plt+0x85f0>
  40aeac:	ldr	x8, [sp, #8]
  40aeb0:	ldr	x0, [x8]
  40aeb4:	ldr	w1, [sp, #20]
  40aeb8:	bl	40a6fc <ferror@plt+0x7e2c>
  40aebc:	b	40aed4 <ferror@plt+0x8604>
  40aec0:	ldr	x8, [sp, #8]
  40aec4:	ldr	x0, [x8]
  40aec8:	ldur	x1, [x29, #-16]
  40aecc:	ldr	w2, [sp, #20]
  40aed0:	bl	40a9d0 <ferror@plt+0x8100>
  40aed4:	b	40af18 <ferror@plt+0x8648>
  40aed8:	ldr	x8, [sp, #8]
  40aedc:	ldr	x9, [x8]
  40aee0:	cbnz	x9, 40af18 <ferror@plt+0x8648>
  40aee4:	ldur	w8, [x29, #-4]
  40aee8:	and	w8, w8, #0x1
  40aeec:	cbnz	w8, 40aefc <ferror@plt+0x862c>
  40aef0:	ldur	w8, [x29, #-4]
  40aef4:	and	w8, w8, #0x4
  40aef8:	cbz	w8, 40af18 <ferror@plt+0x8648>
  40aefc:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40af00:	ldr	x8, [x8, #4016]
  40af04:	ldr	x0, [x8]
  40af08:	ldur	w1, [x29, #-8]
  40af0c:	ldr	x2, [sp, #24]
  40af10:	ldr	w3, [sp, #20]
  40af14:	bl	40bde4 <ferror@plt+0x9514>
  40af18:	ldp	x29, x30, [sp, #48]
  40af1c:	add	sp, sp, #0x40
  40af20:	ret
  40af24:	sub	sp, sp, #0x40
  40af28:	stp	x29, x30, [sp, #48]
  40af2c:	add	x29, sp, #0x30
  40af30:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  40af34:	add	x8, x8, #0xe70
  40af38:	stur	w0, [x29, #-4]
  40af3c:	stur	w1, [x29, #-8]
  40af40:	stur	x2, [x29, #-16]
  40af44:	str	x3, [sp, #24]
  40af48:	str	x4, [sp, #16]
  40af4c:	ldur	w9, [x29, #-4]
  40af50:	and	w9, w9, #0x2
  40af54:	str	x8, [sp, #8]
  40af58:	cbnz	w9, 40af68 <ferror@plt+0x8698>
  40af5c:	ldur	w8, [x29, #-4]
  40af60:	and	w8, w8, #0x4
  40af64:	cbz	w8, 40afa8 <ferror@plt+0x86d8>
  40af68:	ldr	x8, [sp, #8]
  40af6c:	ldr	x9, [x8]
  40af70:	cbz	x9, 40afa8 <ferror@plt+0x86d8>
  40af74:	ldur	x8, [x29, #-16]
  40af78:	cbnz	x8, 40af90 <ferror@plt+0x86c0>
  40af7c:	ldr	x8, [sp, #8]
  40af80:	ldr	x0, [x8]
  40af84:	ldr	x1, [sp, #16]
  40af88:	bl	40a734 <ferror@plt+0x7e64>
  40af8c:	b	40afa4 <ferror@plt+0x86d4>
  40af90:	ldr	x8, [sp, #8]
  40af94:	ldr	x0, [x8]
  40af98:	ldur	x1, [x29, #-16]
  40af9c:	ldr	x2, [sp, #16]
  40afa0:	bl	40aa0c <ferror@plt+0x813c>
  40afa4:	b	40afe8 <ferror@plt+0x8718>
  40afa8:	ldr	x8, [sp, #8]
  40afac:	ldr	x9, [x8]
  40afb0:	cbnz	x9, 40afe8 <ferror@plt+0x8718>
  40afb4:	ldur	w8, [x29, #-4]
  40afb8:	and	w8, w8, #0x1
  40afbc:	cbnz	w8, 40afcc <ferror@plt+0x86fc>
  40afc0:	ldur	w8, [x29, #-4]
  40afc4:	and	w8, w8, #0x4
  40afc8:	cbz	w8, 40afe8 <ferror@plt+0x8718>
  40afcc:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40afd0:	ldr	x8, [x8, #4016]
  40afd4:	ldr	x0, [x8]
  40afd8:	ldur	w1, [x29, #-8]
  40afdc:	ldr	x2, [sp, #24]
  40afe0:	ldr	x3, [sp, #16]
  40afe4:	bl	40bde4 <ferror@plt+0x9514>
  40afe8:	ldp	x29, x30, [sp, #48]
  40afec:	add	sp, sp, #0x40
  40aff0:	ret
  40aff4:	sub	sp, sp, #0x40
  40aff8:	stp	x29, x30, [sp, #48]
  40affc:	add	x29, sp, #0x30
  40b000:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  40b004:	add	x8, x8, #0xe70
  40b008:	stur	w0, [x29, #-4]
  40b00c:	stur	w1, [x29, #-8]
  40b010:	stur	x2, [x29, #-16]
  40b014:	str	x3, [sp, #24]
  40b018:	strb	w4, [sp, #23]
  40b01c:	ldur	w9, [x29, #-4]
  40b020:	and	w9, w9, #0x2
  40b024:	str	x8, [sp, #8]
  40b028:	cbnz	w9, 40b038 <ferror@plt+0x8768>
  40b02c:	ldur	w8, [x29, #-4]
  40b030:	and	w8, w8, #0x4
  40b034:	cbz	w8, 40b078 <ferror@plt+0x87a8>
  40b038:	ldr	x8, [sp, #8]
  40b03c:	ldr	x9, [x8]
  40b040:	cbz	x9, 40b078 <ferror@plt+0x87a8>
  40b044:	ldur	x8, [x29, #-16]
  40b048:	cbnz	x8, 40b060 <ferror@plt+0x8790>
  40b04c:	ldr	x8, [sp, #8]
  40b050:	ldr	x0, [x8]
  40b054:	ldrb	w1, [sp, #23]
  40b058:	bl	40a574 <ferror@plt+0x7ca4>
  40b05c:	b	40b074 <ferror@plt+0x87a4>
  40b060:	ldr	x8, [sp, #8]
  40b064:	ldr	x0, [x8]
  40b068:	ldur	x1, [x29, #-16]
  40b06c:	ldrb	w2, [sp, #23]
  40b070:	bl	40a8e0 <ferror@plt+0x8010>
  40b074:	b	40b0b8 <ferror@plt+0x87e8>
  40b078:	ldr	x8, [sp, #8]
  40b07c:	ldr	x9, [x8]
  40b080:	cbnz	x9, 40b0b8 <ferror@plt+0x87e8>
  40b084:	ldur	w8, [x29, #-4]
  40b088:	and	w8, w8, #0x1
  40b08c:	cbnz	w8, 40b09c <ferror@plt+0x87cc>
  40b090:	ldur	w8, [x29, #-4]
  40b094:	and	w8, w8, #0x4
  40b098:	cbz	w8, 40b0b8 <ferror@plt+0x87e8>
  40b09c:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40b0a0:	ldr	x8, [x8, #4016]
  40b0a4:	ldr	x0, [x8]
  40b0a8:	ldur	w1, [x29, #-8]
  40b0ac:	ldr	x2, [sp, #24]
  40b0b0:	ldrb	w3, [sp, #23]
  40b0b4:	bl	40bde4 <ferror@plt+0x9514>
  40b0b8:	ldp	x29, x30, [sp, #48]
  40b0bc:	add	sp, sp, #0x40
  40b0c0:	ret
  40b0c4:	sub	sp, sp, #0x40
  40b0c8:	stp	x29, x30, [sp, #48]
  40b0cc:	add	x29, sp, #0x30
  40b0d0:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  40b0d4:	add	x8, x8, #0xe70
  40b0d8:	stur	w0, [x29, #-4]
  40b0dc:	stur	w1, [x29, #-8]
  40b0e0:	stur	x2, [x29, #-16]
  40b0e4:	str	x3, [sp, #24]
  40b0e8:	strh	w4, [sp, #22]
  40b0ec:	ldur	w9, [x29, #-4]
  40b0f0:	and	w9, w9, #0x2
  40b0f4:	str	x8, [sp, #8]
  40b0f8:	cbnz	w9, 40b108 <ferror@plt+0x8838>
  40b0fc:	ldur	w8, [x29, #-4]
  40b100:	and	w8, w8, #0x4
  40b104:	cbz	w8, 40b148 <ferror@plt+0x8878>
  40b108:	ldr	x8, [sp, #8]
  40b10c:	ldr	x9, [x8]
  40b110:	cbz	x9, 40b148 <ferror@plt+0x8878>
  40b114:	ldur	x8, [x29, #-16]
  40b118:	cbnz	x8, 40b130 <ferror@plt+0x8860>
  40b11c:	ldr	x8, [sp, #8]
  40b120:	ldr	x0, [x8]
  40b124:	ldrh	w1, [sp, #22]
  40b128:	bl	40a5ac <ferror@plt+0x7cdc>
  40b12c:	b	40b144 <ferror@plt+0x8874>
  40b130:	ldr	x8, [sp, #8]
  40b134:	ldr	x0, [x8]
  40b138:	ldur	x1, [x29, #-16]
  40b13c:	ldrh	w2, [sp, #22]
  40b140:	bl	40a91c <ferror@plt+0x804c>
  40b144:	b	40b188 <ferror@plt+0x88b8>
  40b148:	ldr	x8, [sp, #8]
  40b14c:	ldr	x9, [x8]
  40b150:	cbnz	x9, 40b188 <ferror@plt+0x88b8>
  40b154:	ldur	w8, [x29, #-4]
  40b158:	and	w8, w8, #0x1
  40b15c:	cbnz	w8, 40b16c <ferror@plt+0x889c>
  40b160:	ldur	w8, [x29, #-4]
  40b164:	and	w8, w8, #0x4
  40b168:	cbz	w8, 40b188 <ferror@plt+0x88b8>
  40b16c:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40b170:	ldr	x8, [x8, #4016]
  40b174:	ldr	x0, [x8]
  40b178:	ldur	w1, [x29, #-8]
  40b17c:	ldr	x2, [sp, #24]
  40b180:	ldrh	w3, [sp, #22]
  40b184:	bl	40bde4 <ferror@plt+0x9514>
  40b188:	ldp	x29, x30, [sp, #48]
  40b18c:	add	sp, sp, #0x40
  40b190:	ret
  40b194:	sub	sp, sp, #0x40
  40b198:	stp	x29, x30, [sp, #48]
  40b19c:	add	x29, sp, #0x30
  40b1a0:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  40b1a4:	add	x8, x8, #0xe70
  40b1a8:	stur	w0, [x29, #-4]
  40b1ac:	stur	w1, [x29, #-8]
  40b1b0:	stur	x2, [x29, #-16]
  40b1b4:	str	x3, [sp, #24]
  40b1b8:	str	w4, [sp, #20]
  40b1bc:	ldur	w9, [x29, #-4]
  40b1c0:	and	w9, w9, #0x2
  40b1c4:	str	x8, [sp, #8]
  40b1c8:	cbnz	w9, 40b1d8 <ferror@plt+0x8908>
  40b1cc:	ldur	w8, [x29, #-4]
  40b1d0:	and	w8, w8, #0x4
  40b1d4:	cbz	w8, 40b218 <ferror@plt+0x8948>
  40b1d8:	ldr	x8, [sp, #8]
  40b1dc:	ldr	x9, [x8]
  40b1e0:	cbz	x9, 40b218 <ferror@plt+0x8948>
  40b1e4:	ldur	x8, [x29, #-16]
  40b1e8:	cbnz	x8, 40b200 <ferror@plt+0x8930>
  40b1ec:	ldr	x8, [sp, #8]
  40b1f0:	ldr	x0, [x8]
  40b1f4:	ldr	w1, [sp, #20]
  40b1f8:	bl	40a5e4 <ferror@plt+0x7d14>
  40b1fc:	b	40b214 <ferror@plt+0x8944>
  40b200:	ldr	x8, [sp, #8]
  40b204:	ldr	x0, [x8]
  40b208:	ldur	x1, [x29, #-16]
  40b20c:	ldr	w2, [sp, #20]
  40b210:	bl	40a82c <ferror@plt+0x7f5c>
  40b214:	b	40b258 <ferror@plt+0x8988>
  40b218:	ldr	x8, [sp, #8]
  40b21c:	ldr	x9, [x8]
  40b220:	cbnz	x9, 40b258 <ferror@plt+0x8988>
  40b224:	ldur	w8, [x29, #-4]
  40b228:	and	w8, w8, #0x1
  40b22c:	cbnz	w8, 40b23c <ferror@plt+0x896c>
  40b230:	ldur	w8, [x29, #-4]
  40b234:	and	w8, w8, #0x4
  40b238:	cbz	w8, 40b258 <ferror@plt+0x8988>
  40b23c:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40b240:	ldr	x8, [x8, #4016]
  40b244:	ldr	x0, [x8]
  40b248:	ldur	w1, [x29, #-8]
  40b24c:	ldr	x2, [sp, #24]
  40b250:	ldr	w3, [sp, #20]
  40b254:	bl	40bde4 <ferror@plt+0x9514>
  40b258:	ldp	x29, x30, [sp, #48]
  40b25c:	add	sp, sp, #0x40
  40b260:	ret
  40b264:	sub	sp, sp, #0x40
  40b268:	stp	x29, x30, [sp, #48]
  40b26c:	add	x29, sp, #0x30
  40b270:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  40b274:	add	x8, x8, #0xe70
  40b278:	stur	w0, [x29, #-4]
  40b27c:	stur	w1, [x29, #-8]
  40b280:	stur	x2, [x29, #-16]
  40b284:	str	x3, [sp, #24]
  40b288:	str	x4, [sp, #16]
  40b28c:	ldur	w9, [x29, #-4]
  40b290:	and	w9, w9, #0x2
  40b294:	str	x8, [sp, #8]
  40b298:	cbnz	w9, 40b2a8 <ferror@plt+0x89d8>
  40b29c:	ldur	w8, [x29, #-4]
  40b2a0:	and	w8, w8, #0x4
  40b2a4:	cbz	w8, 40b2e8 <ferror@plt+0x8a18>
  40b2a8:	ldr	x8, [sp, #8]
  40b2ac:	ldr	x9, [x8]
  40b2b0:	cbz	x9, 40b2e8 <ferror@plt+0x8a18>
  40b2b4:	ldur	x8, [x29, #-16]
  40b2b8:	cbnz	x8, 40b2d0 <ferror@plt+0x8a00>
  40b2bc:	ldr	x8, [sp, #8]
  40b2c0:	ldr	x0, [x8]
  40b2c4:	ldr	x1, [sp, #16]
  40b2c8:	bl	40a61c <ferror@plt+0x7d4c>
  40b2cc:	b	40b2e4 <ferror@plt+0x8a14>
  40b2d0:	ldr	x8, [sp, #8]
  40b2d4:	ldr	x0, [x8]
  40b2d8:	ldur	x1, [x29, #-16]
  40b2dc:	ldr	x2, [sp, #16]
  40b2e0:	bl	40a868 <ferror@plt+0x7f98>
  40b2e4:	b	40b328 <ferror@plt+0x8a58>
  40b2e8:	ldr	x8, [sp, #8]
  40b2ec:	ldr	x9, [x8]
  40b2f0:	cbnz	x9, 40b328 <ferror@plt+0x8a58>
  40b2f4:	ldur	w8, [x29, #-4]
  40b2f8:	and	w8, w8, #0x1
  40b2fc:	cbnz	w8, 40b30c <ferror@plt+0x8a3c>
  40b300:	ldur	w8, [x29, #-4]
  40b304:	and	w8, w8, #0x4
  40b308:	cbz	w8, 40b328 <ferror@plt+0x8a58>
  40b30c:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40b310:	ldr	x8, [x8, #4016]
  40b314:	ldr	x0, [x8]
  40b318:	ldur	w1, [x29, #-8]
  40b31c:	ldr	x2, [sp, #24]
  40b320:	ldr	x3, [sp, #16]
  40b324:	bl	40bde4 <ferror@plt+0x9514>
  40b328:	ldp	x29, x30, [sp, #48]
  40b32c:	add	sp, sp, #0x40
  40b330:	ret
  40b334:	sub	sp, sp, #0x40
  40b338:	stp	x29, x30, [sp, #48]
  40b33c:	add	x29, sp, #0x30
  40b340:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  40b344:	add	x8, x8, #0xe70
  40b348:	stur	w0, [x29, #-4]
  40b34c:	stur	w1, [x29, #-8]
  40b350:	stur	x2, [x29, #-16]
  40b354:	str	x3, [sp, #24]
  40b358:	str	x4, [sp, #16]
  40b35c:	ldur	w9, [x29, #-4]
  40b360:	and	w9, w9, #0x2
  40b364:	str	x8, [sp, #8]
  40b368:	cbnz	w9, 40b378 <ferror@plt+0x8aa8>
  40b36c:	ldur	w8, [x29, #-4]
  40b370:	and	w8, w8, #0x4
  40b374:	cbz	w8, 40b3b8 <ferror@plt+0x8ae8>
  40b378:	ldr	x8, [sp, #8]
  40b37c:	ldr	x9, [x8]
  40b380:	cbz	x9, 40b3b8 <ferror@plt+0x8ae8>
  40b384:	ldur	x8, [x29, #-16]
  40b388:	cbnz	x8, 40b3a0 <ferror@plt+0x8ad0>
  40b38c:	ldr	x8, [sp, #8]
  40b390:	ldr	x0, [x8]
  40b394:	ldr	x1, [sp, #16]
  40b398:	bl	40a68c <ferror@plt+0x7dbc>
  40b39c:	b	40b3b4 <ferror@plt+0x8ae4>
  40b3a0:	ldr	x8, [sp, #8]
  40b3a4:	ldr	x0, [x8]
  40b3a8:	ldur	x1, [x29, #-16]
  40b3ac:	ldr	x2, [sp, #16]
  40b3b0:	bl	40a958 <ferror@plt+0x8088>
  40b3b4:	b	40b3f8 <ferror@plt+0x8b28>
  40b3b8:	ldr	x8, [sp, #8]
  40b3bc:	ldr	x9, [x8]
  40b3c0:	cbnz	x9, 40b3f8 <ferror@plt+0x8b28>
  40b3c4:	ldur	w8, [x29, #-4]
  40b3c8:	and	w8, w8, #0x1
  40b3cc:	cbnz	w8, 40b3dc <ferror@plt+0x8b0c>
  40b3d0:	ldur	w8, [x29, #-4]
  40b3d4:	and	w8, w8, #0x4
  40b3d8:	cbz	w8, 40b3f8 <ferror@plt+0x8b28>
  40b3dc:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40b3e0:	ldr	x8, [x8, #4016]
  40b3e4:	ldr	x0, [x8]
  40b3e8:	ldur	w1, [x29, #-8]
  40b3ec:	ldr	x2, [sp, #24]
  40b3f0:	ldr	x3, [sp, #16]
  40b3f4:	bl	40bde4 <ferror@plt+0x9514>
  40b3f8:	ldp	x29, x30, [sp, #48]
  40b3fc:	add	sp, sp, #0x40
  40b400:	ret
  40b404:	sub	sp, sp, #0x40
  40b408:	stp	x29, x30, [sp, #48]
  40b40c:	add	x29, sp, #0x30
  40b410:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  40b414:	add	x8, x8, #0xe70
  40b418:	stur	w0, [x29, #-4]
  40b41c:	stur	w1, [x29, #-8]
  40b420:	stur	x2, [x29, #-16]
  40b424:	str	x3, [sp, #24]
  40b428:	str	x4, [sp, #16]
  40b42c:	ldur	w9, [x29, #-4]
  40b430:	and	w9, w9, #0x2
  40b434:	str	x8, [sp, #8]
  40b438:	cbnz	w9, 40b448 <ferror@plt+0x8b78>
  40b43c:	ldur	w8, [x29, #-4]
  40b440:	and	w8, w8, #0x4
  40b444:	cbz	w8, 40b488 <ferror@plt+0x8bb8>
  40b448:	ldr	x8, [sp, #8]
  40b44c:	ldr	x9, [x8]
  40b450:	cbz	x9, 40b488 <ferror@plt+0x8bb8>
  40b454:	ldur	x8, [x29, #-16]
  40b458:	cbnz	x8, 40b470 <ferror@plt+0x8ba0>
  40b45c:	ldr	x8, [sp, #8]
  40b460:	ldr	x0, [x8]
  40b464:	ldr	x1, [sp, #16]
  40b468:	bl	40a6c4 <ferror@plt+0x7df4>
  40b46c:	b	40b484 <ferror@plt+0x8bb4>
  40b470:	ldr	x8, [sp, #8]
  40b474:	ldr	x0, [x8]
  40b478:	ldur	x1, [x29, #-16]
  40b47c:	ldr	x2, [sp, #16]
  40b480:	bl	40a994 <ferror@plt+0x80c4>
  40b484:	b	40b4c8 <ferror@plt+0x8bf8>
  40b488:	ldr	x8, [sp, #8]
  40b48c:	ldr	x9, [x8]
  40b490:	cbnz	x9, 40b4c8 <ferror@plt+0x8bf8>
  40b494:	ldur	w8, [x29, #-4]
  40b498:	and	w8, w8, #0x1
  40b49c:	cbnz	w8, 40b4ac <ferror@plt+0x8bdc>
  40b4a0:	ldur	w8, [x29, #-4]
  40b4a4:	and	w8, w8, #0x4
  40b4a8:	cbz	w8, 40b4c8 <ferror@plt+0x8bf8>
  40b4ac:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40b4b0:	ldr	x8, [x8, #4016]
  40b4b4:	ldr	x0, [x8]
  40b4b8:	ldur	w1, [x29, #-8]
  40b4bc:	ldr	x2, [sp, #24]
  40b4c0:	ldr	x3, [sp, #16]
  40b4c4:	bl	40bde4 <ferror@plt+0x9514>
  40b4c8:	ldp	x29, x30, [sp, #48]
  40b4cc:	add	sp, sp, #0x40
  40b4d0:	ret
  40b4d4:	sub	sp, sp, #0x40
  40b4d8:	stp	x29, x30, [sp, #48]
  40b4dc:	add	x29, sp, #0x30
  40b4e0:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  40b4e4:	add	x8, x8, #0xe70
  40b4e8:	stur	w0, [x29, #-4]
  40b4ec:	stur	w1, [x29, #-8]
  40b4f0:	stur	x2, [x29, #-16]
  40b4f4:	str	x3, [sp, #24]
  40b4f8:	str	d0, [sp, #16]
  40b4fc:	ldur	w9, [x29, #-4]
  40b500:	and	w9, w9, #0x2
  40b504:	str	x8, [sp, #8]
  40b508:	cbnz	w9, 40b518 <ferror@plt+0x8c48>
  40b50c:	ldur	w8, [x29, #-4]
  40b510:	and	w8, w8, #0x4
  40b514:	cbz	w8, 40b558 <ferror@plt+0x8c88>
  40b518:	ldr	x8, [sp, #8]
  40b51c:	ldr	x9, [x8]
  40b520:	cbz	x9, 40b558 <ferror@plt+0x8c88>
  40b524:	ldur	x8, [x29, #-16]
  40b528:	cbnz	x8, 40b540 <ferror@plt+0x8c70>
  40b52c:	ldr	x8, [sp, #8]
  40b530:	ldr	x0, [x8]
  40b534:	ldr	d0, [sp, #16]
  40b538:	bl	40a540 <ferror@plt+0x7c70>
  40b53c:	b	40b554 <ferror@plt+0x8c84>
  40b540:	ldr	x8, [sp, #8]
  40b544:	ldr	x0, [x8]
  40b548:	ldur	x1, [x29, #-16]
  40b54c:	ldr	d0, [sp, #16]
  40b550:	bl	40a7f0 <ferror@plt+0x7f20>
  40b554:	b	40b598 <ferror@plt+0x8cc8>
  40b558:	ldr	x8, [sp, #8]
  40b55c:	ldr	x9, [x8]
  40b560:	cbnz	x9, 40b598 <ferror@plt+0x8cc8>
  40b564:	ldur	w8, [x29, #-4]
  40b568:	and	w8, w8, #0x1
  40b56c:	cbnz	w8, 40b57c <ferror@plt+0x8cac>
  40b570:	ldur	w8, [x29, #-4]
  40b574:	and	w8, w8, #0x4
  40b578:	cbz	w8, 40b598 <ferror@plt+0x8cc8>
  40b57c:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40b580:	ldr	x8, [x8, #4016]
  40b584:	ldr	x0, [x8]
  40b588:	ldur	w1, [x29, #-8]
  40b58c:	ldr	x2, [sp, #24]
  40b590:	ldr	d0, [sp, #16]
  40b594:	bl	40bde4 <ferror@plt+0x9514>
  40b598:	ldp	x29, x30, [sp, #48]
  40b59c:	add	sp, sp, #0x40
  40b5a0:	ret
  40b5a4:	sub	sp, sp, #0x70
  40b5a8:	stp	x29, x30, [sp, #96]
  40b5ac:	add	x29, sp, #0x60
  40b5b0:	mov	x8, #0x40                  	// #64
  40b5b4:	adrp	x2, 410000 <ferror@plt+0xd730>
  40b5b8:	add	x2, x2, #0xf16
  40b5bc:	mov	w9, #0x4                   	// #4
  40b5c0:	add	x10, sp, #0x14
  40b5c4:	stur	x0, [x29, #-8]
  40b5c8:	stur	w1, [x29, #-12]
  40b5cc:	ldur	x3, [x29, #-8]
  40b5d0:	mov	x0, x10
  40b5d4:	mov	x1, x8
  40b5d8:	str	w9, [sp, #16]
  40b5dc:	str	x10, [sp, #8]
  40b5e0:	bl	402350 <snprintf@plt>
  40b5e4:	ldur	x1, [x29, #-8]
  40b5e8:	ldur	w3, [x29, #-12]
  40b5ec:	ldr	w9, [sp, #16]
  40b5f0:	mov	w0, w9
  40b5f4:	ldr	x2, [sp, #8]
  40b5f8:	bl	40b608 <ferror@plt+0x8d38>
  40b5fc:	ldp	x29, x30, [sp, #96]
  40b600:	add	sp, sp, #0x70
  40b604:	ret
  40b608:	sub	sp, sp, #0x30
  40b60c:	stp	x29, x30, [sp, #32]
  40b610:	add	x29, sp, #0x20
  40b614:	mov	w8, #0x6                   	// #6
  40b618:	stur	w0, [x29, #-4]
  40b61c:	str	x1, [sp, #16]
  40b620:	str	x2, [sp, #8]
  40b624:	str	w3, [sp, #4]
  40b628:	ldur	w0, [x29, #-4]
  40b62c:	ldr	x2, [sp, #16]
  40b630:	ldr	x3, [sp, #8]
  40b634:	ldr	w4, [sp, #4]
  40b638:	mov	w1, w8
  40b63c:	bl	40b194 <ferror@plt+0x88c4>
  40b640:	ldp	x29, x30, [sp, #32]
  40b644:	add	sp, sp, #0x30
  40b648:	ret
  40b64c:	sub	sp, sp, #0x70
  40b650:	stp	x29, x30, [sp, #96]
  40b654:	add	x29, sp, #0x60
  40b658:	mov	x8, #0x40                  	// #64
  40b65c:	adrp	x2, 410000 <ferror@plt+0xd730>
  40b660:	add	x2, x2, #0xf1d
  40b664:	mov	w9, #0x4                   	// #4
  40b668:	add	x10, sp, #0x10
  40b66c:	stur	x0, [x29, #-8]
  40b670:	stur	x1, [x29, #-16]
  40b674:	ldur	x3, [x29, #-8]
  40b678:	mov	x0, x10
  40b67c:	mov	x1, x8
  40b680:	str	w9, [sp, #12]
  40b684:	str	x10, [sp]
  40b688:	bl	402350 <snprintf@plt>
  40b68c:	ldur	x1, [x29, #-8]
  40b690:	ldur	x3, [x29, #-16]
  40b694:	ldr	w9, [sp, #12]
  40b698:	mov	w0, w9
  40b69c:	ldr	x2, [sp]
  40b6a0:	bl	40b6b0 <ferror@plt+0x8de0>
  40b6a4:	ldp	x29, x30, [sp, #96]
  40b6a8:	add	sp, sp, #0x70
  40b6ac:	ret
  40b6b0:	sub	sp, sp, #0x30
  40b6b4:	stp	x29, x30, [sp, #32]
  40b6b8:	add	x29, sp, #0x20
  40b6bc:	mov	w8, #0x6                   	// #6
  40b6c0:	stur	w0, [x29, #-4]
  40b6c4:	str	x1, [sp, #16]
  40b6c8:	str	x2, [sp, #8]
  40b6cc:	str	x3, [sp]
  40b6d0:	ldur	w0, [x29, #-4]
  40b6d4:	ldr	x2, [sp, #16]
  40b6d8:	ldr	x3, [sp, #8]
  40b6dc:	ldr	x4, [sp]
  40b6e0:	mov	w1, w8
  40b6e4:	bl	40b6f4 <ferror@plt+0x8e24>
  40b6e8:	ldp	x29, x30, [sp, #32]
  40b6ec:	add	sp, sp, #0x30
  40b6f0:	ret
  40b6f4:	sub	sp, sp, #0x40
  40b6f8:	stp	x29, x30, [sp, #48]
  40b6fc:	add	x29, sp, #0x30
  40b700:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  40b704:	add	x8, x8, #0xe70
  40b708:	stur	w0, [x29, #-4]
  40b70c:	stur	w1, [x29, #-8]
  40b710:	stur	x2, [x29, #-16]
  40b714:	str	x3, [sp, #24]
  40b718:	str	x4, [sp, #16]
  40b71c:	ldur	w9, [x29, #-4]
  40b720:	and	w9, w9, #0x2
  40b724:	str	x8, [sp, #8]
  40b728:	cbnz	w9, 40b738 <ferror@plt+0x8e68>
  40b72c:	ldur	w8, [x29, #-4]
  40b730:	and	w8, w8, #0x4
  40b734:	cbz	w8, 40b7a4 <ferror@plt+0x8ed4>
  40b738:	ldr	x8, [sp, #8]
  40b73c:	ldr	x9, [x8]
  40b740:	cbz	x9, 40b7a4 <ferror@plt+0x8ed4>
  40b744:	ldur	x8, [x29, #-16]
  40b748:	cbz	x8, 40b768 <ferror@plt+0x8e98>
  40b74c:	ldr	x8, [sp, #16]
  40b750:	cbnz	x8, 40b768 <ferror@plt+0x8e98>
  40b754:	ldr	x8, [sp, #8]
  40b758:	ldr	x0, [x8]
  40b75c:	ldur	x1, [x29, #-16]
  40b760:	bl	409f10 <ferror@plt+0x7640>
  40b764:	b	40b7a0 <ferror@plt+0x8ed0>
  40b768:	ldur	x8, [x29, #-16]
  40b76c:	cbnz	x8, 40b78c <ferror@plt+0x8ebc>
  40b770:	ldr	x8, [sp, #16]
  40b774:	cbz	x8, 40b78c <ferror@plt+0x8ebc>
  40b778:	ldr	x8, [sp, #8]
  40b77c:	ldr	x0, [x8]
  40b780:	ldr	x1, [sp, #16]
  40b784:	bl	40a48c <ferror@plt+0x7bbc>
  40b788:	b	40b7a0 <ferror@plt+0x8ed0>
  40b78c:	ldr	x8, [sp, #8]
  40b790:	ldr	x0, [x8]
  40b794:	ldur	x1, [x29, #-16]
  40b798:	ldr	x2, [sp, #16]
  40b79c:	bl	40a76c <ferror@plt+0x7e9c>
  40b7a0:	b	40b7e4 <ferror@plt+0x8f14>
  40b7a4:	ldr	x8, [sp, #8]
  40b7a8:	ldr	x9, [x8]
  40b7ac:	cbnz	x9, 40b7e4 <ferror@plt+0x8f14>
  40b7b0:	ldur	w8, [x29, #-4]
  40b7b4:	and	w8, w8, #0x1
  40b7b8:	cbnz	w8, 40b7c8 <ferror@plt+0x8ef8>
  40b7bc:	ldur	w8, [x29, #-4]
  40b7c0:	and	w8, w8, #0x4
  40b7c4:	cbz	w8, 40b7e4 <ferror@plt+0x8f14>
  40b7c8:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40b7cc:	ldr	x8, [x8, #4016]
  40b7d0:	ldr	x0, [x8]
  40b7d4:	ldur	w1, [x29, #-8]
  40b7d8:	ldr	x2, [sp, #24]
  40b7dc:	ldr	x3, [sp, #16]
  40b7e0:	bl	40bde4 <ferror@plt+0x9514>
  40b7e4:	ldp	x29, x30, [sp, #48]
  40b7e8:	add	sp, sp, #0x40
  40b7ec:	ret
  40b7f0:	sub	sp, sp, #0x40
  40b7f4:	stp	x29, x30, [sp, #48]
  40b7f8:	add	x29, sp, #0x30
  40b7fc:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  40b800:	add	x8, x8, #0xe70
  40b804:	mov	w9, #0x1                   	// #1
  40b808:	stur	w0, [x29, #-4]
  40b80c:	stur	w1, [x29, #-8]
  40b810:	stur	x2, [x29, #-16]
  40b814:	str	x3, [sp, #24]
  40b818:	and	w9, w4, w9
  40b81c:	strb	w9, [sp, #23]
  40b820:	ldur	w9, [x29, #-4]
  40b824:	and	w9, w9, #0x2
  40b828:	str	x8, [sp, #8]
  40b82c:	cbnz	w9, 40b83c <ferror@plt+0x8f6c>
  40b830:	ldur	w8, [x29, #-4]
  40b834:	and	w8, w8, #0x4
  40b838:	cbz	w8, 40b884 <ferror@plt+0x8fb4>
  40b83c:	ldr	x8, [sp, #8]
  40b840:	ldr	x9, [x8]
  40b844:	cbz	x9, 40b884 <ferror@plt+0x8fb4>
  40b848:	ldur	x8, [x29, #-16]
  40b84c:	cbz	x8, 40b86c <ferror@plt+0x8f9c>
  40b850:	ldr	x8, [sp, #8]
  40b854:	ldr	x0, [x8]
  40b858:	ldur	x1, [x29, #-16]
  40b85c:	ldrb	w9, [sp, #23]
  40b860:	and	w2, w9, #0x1
  40b864:	bl	40a7a8 <ferror@plt+0x7ed8>
  40b868:	b	40b880 <ferror@plt+0x8fb0>
  40b86c:	ldr	x8, [sp, #8]
  40b870:	ldr	x0, [x8]
  40b874:	ldrb	w9, [sp, #23]
  40b878:	and	w1, w9, #0x1
  40b87c:	bl	40a4c0 <ferror@plt+0x7bf0>
  40b880:	b	40b8dc <ferror@plt+0x900c>
  40b884:	ldr	x8, [sp, #8]
  40b888:	ldr	x9, [x8]
  40b88c:	cbnz	x9, 40b8dc <ferror@plt+0x900c>
  40b890:	ldur	w8, [x29, #-4]
  40b894:	and	w8, w8, #0x1
  40b898:	cbnz	w8, 40b8a8 <ferror@plt+0x8fd8>
  40b89c:	ldur	w8, [x29, #-4]
  40b8a0:	and	w8, w8, #0x4
  40b8a4:	cbz	w8, 40b8dc <ferror@plt+0x900c>
  40b8a8:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40b8ac:	ldr	x8, [x8, #4016]
  40b8b0:	ldr	x0, [x8]
  40b8b4:	ldur	w1, [x29, #-8]
  40b8b8:	ldr	x2, [sp, #24]
  40b8bc:	ldrb	w9, [sp, #23]
  40b8c0:	adrp	x8, 410000 <ferror@plt+0xd730>
  40b8c4:	add	x8, x8, #0xea5
  40b8c8:	adrp	x10, 410000 <ferror@plt+0xd730>
  40b8cc:	add	x10, x10, #0xea0
  40b8d0:	tst	w9, #0x1
  40b8d4:	csel	x3, x10, x8, ne  // ne = any
  40b8d8:	bl	40bde4 <ferror@plt+0x9514>
  40b8dc:	ldp	x29, x30, [sp, #48]
  40b8e0:	add	sp, sp, #0x40
  40b8e4:	ret
  40b8e8:	sub	sp, sp, #0x80
  40b8ec:	stp	x29, x30, [sp, #112]
  40b8f0:	add	x29, sp, #0x70
  40b8f4:	stur	w0, [x29, #-4]
  40b8f8:	stur	w1, [x29, #-8]
  40b8fc:	stur	x2, [x29, #-16]
  40b900:	stur	x3, [x29, #-24]
  40b904:	stur	x4, [x29, #-32]
  40b908:	ldur	w8, [x29, #-4]
  40b90c:	and	w8, w8, #0x2
  40b910:	cbnz	w8, 40b920 <ferror@plt+0x9050>
  40b914:	ldur	w8, [x29, #-4]
  40b918:	and	w8, w8, #0x4
  40b91c:	cbz	w8, 40b970 <ferror@plt+0x90a0>
  40b920:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  40b924:	add	x8, x8, #0xe70
  40b928:	ldr	x8, [x8]
  40b92c:	cbz	x8, 40b970 <ferror@plt+0x90a0>
  40b930:	ldur	x3, [x29, #-32]
  40b934:	add	x8, sp, #0x10
  40b938:	mov	x0, x8
  40b93c:	mov	x1, #0x40                  	// #64
  40b940:	adrp	x2, 410000 <ferror@plt+0xd730>
  40b944:	add	x2, x2, #0xf24
  40b948:	str	x8, [sp, #8]
  40b94c:	bl	402350 <snprintf@plt>
  40b950:	ldur	x1, [x29, #-16]
  40b954:	mov	w9, #0x2                   	// #2
  40b958:	mov	w0, w9
  40b95c:	mov	x8, xzr
  40b960:	mov	x2, x8
  40b964:	ldr	x3, [sp, #8]
  40b968:	bl	40b6b0 <ferror@plt+0x8de0>
  40b96c:	b	40b9b4 <ferror@plt+0x90e4>
  40b970:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  40b974:	add	x8, x8, #0xe70
  40b978:	ldr	x8, [x8]
  40b97c:	cbnz	x8, 40b9b4 <ferror@plt+0x90e4>
  40b980:	ldur	w8, [x29, #-4]
  40b984:	and	w8, w8, #0x1
  40b988:	cbnz	w8, 40b998 <ferror@plt+0x90c8>
  40b98c:	ldur	w8, [x29, #-4]
  40b990:	and	w8, w8, #0x4
  40b994:	cbz	w8, 40b9b4 <ferror@plt+0x90e4>
  40b998:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40b99c:	ldr	x8, [x8, #4016]
  40b9a0:	ldr	x0, [x8]
  40b9a4:	ldur	w1, [x29, #-8]
  40b9a8:	ldur	x2, [x29, #-24]
  40b9ac:	ldur	x3, [x29, #-32]
  40b9b0:	bl	40bde4 <ferror@plt+0x9514>
  40b9b4:	ldp	x29, x30, [sp, #112]
  40b9b8:	add	sp, sp, #0x80
  40b9bc:	ret
  40b9c0:	sub	sp, sp, #0x80
  40b9c4:	stp	x29, x30, [sp, #112]
  40b9c8:	add	x29, sp, #0x70
  40b9cc:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  40b9d0:	add	x8, x8, #0xe70
  40b9d4:	stur	w0, [x29, #-4]
  40b9d8:	stur	w1, [x29, #-8]
  40b9dc:	stur	x2, [x29, #-16]
  40b9e0:	stur	x3, [x29, #-24]
  40b9e4:	stur	w4, [x29, #-28]
  40b9e8:	ldur	w9, [x29, #-4]
  40b9ec:	and	w9, w9, #0x2
  40b9f0:	str	x8, [sp, #8]
  40b9f4:	cbnz	w9, 40ba04 <ferror@plt+0x9134>
  40b9f8:	ldur	w8, [x29, #-4]
  40b9fc:	and	w8, w8, #0x4
  40ba00:	cbz	w8, 40ba5c <ferror@plt+0x918c>
  40ba04:	ldr	x8, [sp, #8]
  40ba08:	ldr	x9, [x8]
  40ba0c:	cbz	x9, 40ba5c <ferror@plt+0x918c>
  40ba10:	ldur	w3, [x29, #-28]
  40ba14:	add	x0, sp, #0x14
  40ba18:	mov	x1, #0x40                  	// #64
  40ba1c:	adrp	x2, 410000 <ferror@plt+0xd730>
  40ba20:	add	x2, x2, #0xe59
  40ba24:	bl	402350 <snprintf@plt>
  40ba28:	ldur	x8, [x29, #-16]
  40ba2c:	cbz	x8, 40ba48 <ferror@plt+0x9178>
  40ba30:	ldr	x8, [sp, #8]
  40ba34:	ldr	x0, [x8]
  40ba38:	ldur	x1, [x29, #-16]
  40ba3c:	add	x2, sp, #0x14
  40ba40:	bl	40a76c <ferror@plt+0x7e9c>
  40ba44:	b	40ba58 <ferror@plt+0x9188>
  40ba48:	ldr	x8, [sp, #8]
  40ba4c:	ldr	x0, [x8]
  40ba50:	add	x1, sp, #0x14
  40ba54:	bl	40a48c <ferror@plt+0x7bbc>
  40ba58:	b	40ba9c <ferror@plt+0x91cc>
  40ba5c:	ldr	x8, [sp, #8]
  40ba60:	ldr	x9, [x8]
  40ba64:	cbnz	x9, 40ba9c <ferror@plt+0x91cc>
  40ba68:	ldur	w8, [x29, #-4]
  40ba6c:	and	w8, w8, #0x1
  40ba70:	cbnz	w8, 40ba80 <ferror@plt+0x91b0>
  40ba74:	ldur	w8, [x29, #-4]
  40ba78:	and	w8, w8, #0x4
  40ba7c:	cbz	w8, 40ba9c <ferror@plt+0x91cc>
  40ba80:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40ba84:	ldr	x8, [x8, #4016]
  40ba88:	ldr	x0, [x8]
  40ba8c:	ldur	w1, [x29, #-8]
  40ba90:	ldur	x2, [x29, #-24]
  40ba94:	ldur	w3, [x29, #-28]
  40ba98:	bl	40bde4 <ferror@plt+0x9514>
  40ba9c:	ldp	x29, x30, [sp, #112]
  40baa0:	add	sp, sp, #0x80
  40baa4:	ret
  40baa8:	sub	sp, sp, #0x40
  40baac:	stp	x29, x30, [sp, #48]
  40bab0:	add	x29, sp, #0x30
  40bab4:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  40bab8:	add	x8, x8, #0xe70
  40babc:	stur	w0, [x29, #-4]
  40bac0:	stur	w1, [x29, #-8]
  40bac4:	stur	x2, [x29, #-16]
  40bac8:	str	x3, [sp, #24]
  40bacc:	str	x4, [sp, #16]
  40bad0:	ldur	w9, [x29, #-4]
  40bad4:	and	w9, w9, #0x2
  40bad8:	str	x8, [sp, #8]
  40badc:	cbnz	w9, 40baec <ferror@plt+0x921c>
  40bae0:	ldur	w8, [x29, #-4]
  40bae4:	and	w8, w8, #0x4
  40bae8:	cbz	w8, 40bb24 <ferror@plt+0x9254>
  40baec:	ldr	x8, [sp, #8]
  40baf0:	ldr	x9, [x8]
  40baf4:	cbz	x9, 40bb24 <ferror@plt+0x9254>
  40baf8:	ldur	x8, [x29, #-16]
  40bafc:	cbz	x8, 40bb14 <ferror@plt+0x9244>
  40bb00:	ldr	x8, [sp, #8]
  40bb04:	ldr	x0, [x8]
  40bb08:	ldur	x1, [x29, #-16]
  40bb0c:	bl	40aa48 <ferror@plt+0x8178>
  40bb10:	b	40bb20 <ferror@plt+0x9250>
  40bb14:	ldr	x8, [sp, #8]
  40bb18:	ldr	x0, [x8]
  40bb1c:	bl	40a514 <ferror@plt+0x7c44>
  40bb20:	b	40bb64 <ferror@plt+0x9294>
  40bb24:	ldr	x8, [sp, #8]
  40bb28:	ldr	x9, [x8]
  40bb2c:	cbnz	x9, 40bb64 <ferror@plt+0x9294>
  40bb30:	ldur	w8, [x29, #-4]
  40bb34:	and	w8, w8, #0x1
  40bb38:	cbnz	w8, 40bb48 <ferror@plt+0x9278>
  40bb3c:	ldur	w8, [x29, #-4]
  40bb40:	and	w8, w8, #0x4
  40bb44:	cbz	w8, 40bb64 <ferror@plt+0x9294>
  40bb48:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40bb4c:	ldr	x8, [x8, #4016]
  40bb50:	ldr	x0, [x8]
  40bb54:	ldur	w1, [x29, #-8]
  40bb58:	ldr	x2, [sp, #24]
  40bb5c:	ldr	x3, [sp, #16]
  40bb60:	bl	40bde4 <ferror@plt+0x9514>
  40bb64:	ldp	x29, x30, [sp, #48]
  40bb68:	add	sp, sp, #0x40
  40bb6c:	ret
  40bb70:	stp	x29, x30, [sp, #-16]!
  40bb74:	mov	x29, sp
  40bb78:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  40bb7c:	add	x8, x8, #0xe70
  40bb80:	ldr	x8, [x8]
  40bb84:	cbnz	x8, 40bba0 <ferror@plt+0x92d0>
  40bb88:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40bb8c:	ldr	x8, [x8, #4048]
  40bb90:	ldr	x1, [x8]
  40bb94:	adrp	x0, 410000 <ferror@plt+0xd730>
  40bb98:	add	x0, x0, #0xa44
  40bb9c:	bl	402820 <printf@plt>
  40bba0:	ldp	x29, x30, [sp], #16
  40bba4:	ret
  40bba8:	sub	sp, sp, #0x20
  40bbac:	stp	x29, x30, [sp, #16]
  40bbb0:	add	x29, sp, #0x10
  40bbb4:	str	w0, [sp, #8]
  40bbb8:	str	w1, [sp, #4]
  40bbbc:	ldr	w8, [sp, #4]
  40bbc0:	cbnz	w8, 40bbcc <ferror@plt+0x92fc>
  40bbc4:	ldr	w8, [sp, #8]
  40bbc8:	cbnz	w8, 40bbdc <ferror@plt+0x930c>
  40bbcc:	mov	w8, wzr
  40bbd0:	and	w8, w8, #0x1
  40bbd4:	sturb	w8, [x29, #-1]
  40bbd8:	b	40bc20 <ferror@plt+0x9350>
  40bbdc:	ldr	w8, [sp, #8]
  40bbe0:	cmp	w8, #0x2
  40bbe4:	b.eq	40bc00 <ferror@plt+0x9330>  // b.none
  40bbe8:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40bbec:	ldr	x8, [x8, #4016]
  40bbf0:	ldr	x0, [x8]
  40bbf4:	bl	402360 <fileno@plt>
  40bbf8:	bl	402760 <isatty@plt>
  40bbfc:	cbz	w0, 40bc14 <ferror@plt+0x9344>
  40bc00:	bl	40bc34 <ferror@plt+0x9364>
  40bc04:	mov	w8, #0x1                   	// #1
  40bc08:	and	w8, w8, #0x1
  40bc0c:	sturb	w8, [x29, #-1]
  40bc10:	b	40bc20 <ferror@plt+0x9350>
  40bc14:	mov	w8, wzr
  40bc18:	and	w8, w8, #0x1
  40bc1c:	sturb	w8, [x29, #-1]
  40bc20:	ldurb	w8, [x29, #-1]
  40bc24:	and	w0, w8, #0x1
  40bc28:	ldp	x29, x30, [sp, #16]
  40bc2c:	add	sp, sp, #0x20
  40bc30:	ret
  40bc34:	stp	x29, x30, [sp, #-16]!
  40bc38:	mov	x29, sp
  40bc3c:	mov	w8, #0x1                   	// #1
  40bc40:	adrp	x9, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  40bc44:	add	x9, x9, #0xe78
  40bc48:	str	w8, [x9]
  40bc4c:	bl	40c058 <ferror@plt+0x9788>
  40bc50:	ldp	x29, x30, [sp], #16
  40bc54:	ret
  40bc58:	stp	x29, x30, [sp, #-16]!
  40bc5c:	mov	x29, sp
  40bc60:	sub	sp, sp, #0x50
  40bc64:	stur	x0, [x29, #-16]
  40bc68:	stur	x1, [x29, #-24]
  40bc6c:	ldur	x8, [x29, #-24]
  40bc70:	cbnz	x8, 40bc84 <ferror@plt+0x93b4>
  40bc74:	mov	w8, wzr
  40bc78:	and	w8, w8, #0x1
  40bc7c:	sturb	w8, [x29, #-1]
  40bc80:	b	40bdd0 <ferror@plt+0x9500>
  40bc84:	ldur	x8, [x29, #-16]
  40bc88:	stur	x8, [x29, #-48]
  40bc8c:	ldur	x0, [x29, #-48]
  40bc90:	bl	402210 <strlen@plt>
  40bc94:	mov	x8, #0x1                   	// #1
  40bc98:	add	x9, x0, #0x1
  40bc9c:	stur	x9, [x29, #-56]
  40bca0:	ldur	x9, [x29, #-56]
  40bca4:	mul	x8, x9, x8
  40bca8:	add	x8, x8, #0xf
  40bcac:	and	x8, x8, #0xfffffffffffffff0
  40bcb0:	mov	x9, sp
  40bcb4:	subs	x8, x9, x8
  40bcb8:	mov	sp, x8
  40bcbc:	stur	x8, [x29, #-64]
  40bcc0:	ldur	x8, [x29, #-64]
  40bcc4:	ldur	x1, [x29, #-48]
  40bcc8:	ldur	x2, [x29, #-56]
  40bccc:	mov	x0, x8
  40bcd0:	stur	x8, [x29, #-80]
  40bcd4:	bl	4021e0 <memcpy@plt>
  40bcd8:	ldur	x8, [x29, #-80]
  40bcdc:	stur	x8, [x29, #-72]
  40bce0:	ldur	x9, [x29, #-72]
  40bce4:	stur	x9, [x29, #-32]
  40bce8:	ldur	x0, [x29, #-32]
  40bcec:	mov	w1, #0x3d                  	// #61
  40bcf0:	bl	4027c0 <strchrnul@plt>
  40bcf4:	stur	x0, [x29, #-40]
  40bcf8:	ldur	x8, [x29, #-40]
  40bcfc:	ldrb	w10, [x8]
  40bd00:	cbz	w10, 40bd18 <ferror@plt+0x9448>
  40bd04:	ldur	x8, [x29, #-40]
  40bd08:	add	x9, x8, #0x1
  40bd0c:	stur	x9, [x29, #-40]
  40bd10:	mov	w10, #0x0                   	// #0
  40bd14:	strb	w10, [x8]
  40bd18:	ldur	x0, [x29, #-32]
  40bd1c:	adrp	x1, 410000 <ferror@plt+0xd730>
  40bd20:	add	x1, x1, #0xf36
  40bd24:	bl	406548 <ferror@plt+0x3c78>
  40bd28:	tbnz	w0, #0, 40bd30 <ferror@plt+0x9460>
  40bd2c:	b	40bd40 <ferror@plt+0x9470>
  40bd30:	mov	w8, wzr
  40bd34:	and	w8, w8, #0x1
  40bd38:	sturb	w8, [x29, #-1]
  40bd3c:	b	40bdd0 <ferror@plt+0x9500>
  40bd40:	ldur	x8, [x29, #-40]
  40bd44:	ldrb	w9, [x8]
  40bd48:	cbz	w9, 40bd60 <ferror@plt+0x9490>
  40bd4c:	ldur	x0, [x29, #-40]
  40bd50:	adrp	x1, 410000 <ferror@plt+0xd730>
  40bd54:	add	x1, x1, #0xf3d
  40bd58:	bl	4025e0 <strcmp@plt>
  40bd5c:	cbnz	w0, 40bd70 <ferror@plt+0x94a0>
  40bd60:	ldur	x8, [x29, #-24]
  40bd64:	mov	w9, #0x2                   	// #2
  40bd68:	str	w9, [x8]
  40bd6c:	b	40bdc4 <ferror@plt+0x94f4>
  40bd70:	ldur	x0, [x29, #-40]
  40bd74:	adrp	x1, 410000 <ferror@plt+0xd730>
  40bd78:	add	x1, x1, #0xf44
  40bd7c:	bl	4025e0 <strcmp@plt>
  40bd80:	cbnz	w0, 40bd94 <ferror@plt+0x94c4>
  40bd84:	ldur	x8, [x29, #-24]
  40bd88:	mov	w9, #0x1                   	// #1
  40bd8c:	str	w9, [x8]
  40bd90:	b	40bdc4 <ferror@plt+0x94f4>
  40bd94:	ldur	x0, [x29, #-40]
  40bd98:	adrp	x1, 410000 <ferror@plt+0xd730>
  40bd9c:	add	x1, x1, #0xf49
  40bda0:	bl	4025e0 <strcmp@plt>
  40bda4:	cbnz	w0, 40bdb4 <ferror@plt+0x94e4>
  40bda8:	ldur	x8, [x29, #-24]
  40bdac:	str	wzr, [x8]
  40bdb0:	b	40bdc4 <ferror@plt+0x94f4>
  40bdb4:	mov	w8, wzr
  40bdb8:	and	w8, w8, #0x1
  40bdbc:	sturb	w8, [x29, #-1]
  40bdc0:	b	40bdd0 <ferror@plt+0x9500>
  40bdc4:	mov	w8, #0x1                   	// #1
  40bdc8:	and	w8, w8, #0x1
  40bdcc:	sturb	w8, [x29, #-1]
  40bdd0:	ldurb	w8, [x29, #-1]
  40bdd4:	and	w0, w8, #0x1
  40bdd8:	mov	sp, x29
  40bddc:	ldp	x29, x30, [sp], #16
  40bde0:	ret
  40bde4:	sub	sp, sp, #0x170
  40bde8:	stp	x29, x30, [sp, #336]
  40bdec:	str	x28, [sp, #352]
  40bdf0:	add	x29, sp, #0x150
  40bdf4:	str	q7, [sp, #144]
  40bdf8:	str	q6, [sp, #128]
  40bdfc:	str	q5, [sp, #112]
  40be00:	str	q4, [sp, #96]
  40be04:	str	q3, [sp, #80]
  40be08:	str	q2, [sp, #64]
  40be0c:	str	q1, [sp, #48]
  40be10:	str	q0, [sp, #32]
  40be14:	str	x7, [sp, #200]
  40be18:	str	x6, [sp, #192]
  40be1c:	str	x5, [sp, #184]
  40be20:	str	x4, [sp, #176]
  40be24:	str	x3, [sp, #168]
  40be28:	stur	x0, [x29, #-8]
  40be2c:	stur	w1, [x29, #-12]
  40be30:	stur	x2, [x29, #-24]
  40be34:	mov	w8, wzr
  40be38:	stur	w8, [x29, #-28]
  40be3c:	mov	w8, #0xffffff80            	// #-128
  40be40:	stur	w8, [x29, #-36]
  40be44:	mov	w8, #0xffffffd8            	// #-40
  40be48:	stur	w8, [x29, #-40]
  40be4c:	add	x9, sp, #0x20
  40be50:	add	x9, x9, #0x80
  40be54:	stur	x9, [x29, #-48]
  40be58:	add	x9, sp, #0xa8
  40be5c:	add	x9, x9, #0x28
  40be60:	stur	x9, [x29, #-56]
  40be64:	add	x9, x29, #0x20
  40be68:	stur	x9, [x29, #-64]
  40be6c:	adrp	x9, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  40be70:	ldr	w8, [x9, #3704]
  40be74:	cbz	w8, 40be8c <ferror@plt+0x95bc>
  40be78:	b	40be7c <ferror@plt+0x95ac>
  40be7c:	ldur	w8, [x29, #-12]
  40be80:	subs	w8, w8, #0x6
  40be84:	b.ne	40beb4 <ferror@plt+0x95e4>  // b.any
  40be88:	b	40be8c <ferror@plt+0x95bc>
  40be8c:	ldur	x0, [x29, #-8]
  40be90:	ldur	x1, [x29, #-24]
  40be94:	ldur	q0, [x29, #-64]
  40be98:	ldur	q1, [x29, #-48]
  40be9c:	stur	q1, [x29, #-80]
  40bea0:	stur	q0, [x29, #-96]
  40bea4:	sub	x2, x29, #0x60
  40bea8:	bl	402810 <vfprintf@plt>
  40beac:	stur	w0, [x29, #-28]
  40beb0:	b	40bf8c <ferror@plt+0x96bc>
  40beb4:	ldur	x8, [x29, #-8]
  40beb8:	adrp	x9, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  40bebc:	ldr	w10, [x9, #3708]
  40bec0:	str	x8, [sp, #24]
  40bec4:	cbz	w10, 40bee8 <ferror@plt+0x9618>
  40bec8:	b	40becc <ferror@plt+0x95fc>
  40becc:	ldur	w8, [x29, #-12]
  40bed0:	mov	w9, w8
  40bed4:	adrp	x10, 422000 <ferror@plt+0x1f730>
  40bed8:	add	x10, x10, #0x3d0
  40bedc:	ldr	w8, [x10, x9, lsl #2]
  40bee0:	str	w8, [sp, #20]
  40bee4:	b	40bf04 <ferror@plt+0x9634>
  40bee8:	ldur	w8, [x29, #-12]
  40beec:	mov	w9, w8
  40bef0:	adrp	x10, 422000 <ferror@plt+0x1f730>
  40bef4:	add	x10, x10, #0x3ec
  40bef8:	ldr	w8, [x10, x9, lsl #2]
  40befc:	str	w8, [sp, #20]
  40bf00:	b	40bf04 <ferror@plt+0x9634>
  40bf04:	ldr	w8, [sp, #20]
  40bf08:	adrp	x9, 421000 <ferror@plt+0x1e730>
  40bf0c:	add	x9, x9, #0xd10
  40bf10:	ldr	x2, [x9, w8, uxtw #3]
  40bf14:	adrp	x10, 410000 <ferror@plt+0xd730>
  40bf18:	add	x10, x10, #0xa44
  40bf1c:	ldr	x0, [sp, #24]
  40bf20:	mov	x1, x10
  40bf24:	str	x9, [sp, #8]
  40bf28:	str	x10, [sp]
  40bf2c:	bl	402890 <fprintf@plt>
  40bf30:	ldur	w8, [x29, #-28]
  40bf34:	add	w8, w8, w0
  40bf38:	stur	w8, [x29, #-28]
  40bf3c:	ldur	x0, [x29, #-8]
  40bf40:	ldur	x1, [x29, #-24]
  40bf44:	ldur	q0, [x29, #-64]
  40bf48:	ldur	q1, [x29, #-48]
  40bf4c:	stur	q1, [x29, #-112]
  40bf50:	stur	q0, [x29, #-128]
  40bf54:	sub	x2, x29, #0x80
  40bf58:	bl	402810 <vfprintf@plt>
  40bf5c:	ldur	w8, [x29, #-28]
  40bf60:	add	w8, w8, w0
  40bf64:	stur	w8, [x29, #-28]
  40bf68:	ldur	x0, [x29, #-8]
  40bf6c:	ldr	x9, [sp, #8]
  40bf70:	ldr	x2, [x9, #112]
  40bf74:	ldr	x1, [sp]
  40bf78:	bl	402890 <fprintf@plt>
  40bf7c:	ldur	w8, [x29, #-28]
  40bf80:	add	w8, w8, w0
  40bf84:	stur	w8, [x29, #-28]
  40bf88:	b	40bf8c <ferror@plt+0x96bc>
  40bf8c:	ldur	w0, [x29, #-28]
  40bf90:	ldr	x28, [sp, #352]
  40bf94:	ldp	x29, x30, [sp, #336]
  40bf98:	add	sp, sp, #0x170
  40bf9c:	ret
  40bfa0:	sub	sp, sp, #0x10
  40bfa4:	strb	w0, [sp, #11]
  40bfa8:	ldrb	w8, [sp, #11]
  40bfac:	cmp	w8, #0x2
  40bfb0:	str	w8, [sp, #4]
  40bfb4:	b.eq	40bfcc <ferror@plt+0x96fc>  // b.none
  40bfb8:	b	40bfbc <ferror@plt+0x96ec>
  40bfbc:	ldr	w8, [sp, #4]
  40bfc0:	cmp	w8, #0xa
  40bfc4:	b.eq	40bfd8 <ferror@plt+0x9708>  // b.none
  40bfc8:	b	40bfe4 <ferror@plt+0x9714>
  40bfcc:	mov	w8, #0x2                   	// #2
  40bfd0:	str	w8, [sp, #12]
  40bfd4:	b	40bfec <ferror@plt+0x971c>
  40bfd8:	mov	w8, #0x3                   	// #3
  40bfdc:	str	w8, [sp, #12]
  40bfe0:	b	40bfec <ferror@plt+0x971c>
  40bfe4:	mov	w8, #0x6                   	// #6
  40bfe8:	str	w8, [sp, #12]
  40bfec:	ldr	w0, [sp, #12]
  40bff0:	add	sp, sp, #0x10
  40bff4:	ret
  40bff8:	sub	sp, sp, #0x10
  40bffc:	strb	w0, [sp, #11]
  40c000:	ldrb	w8, [sp, #11]
  40c004:	cmp	w8, #0x2
  40c008:	str	w8, [sp, #4]
  40c00c:	b.eq	40c038 <ferror@plt+0x9768>  // b.none
  40c010:	b	40c014 <ferror@plt+0x9744>
  40c014:	ldr	w8, [sp, #4]
  40c018:	cmp	w8, #0x6
  40c01c:	cset	w9, eq  // eq = none
  40c020:	eor	w9, w9, #0x1
  40c024:	tbnz	w9, #0, 40c044 <ferror@plt+0x9774>
  40c028:	b	40c02c <ferror@plt+0x975c>
  40c02c:	mov	w8, #0x4                   	// #4
  40c030:	str	w8, [sp, #12]
  40c034:	b	40c04c <ferror@plt+0x977c>
  40c038:	mov	w8, #0x5                   	// #5
  40c03c:	str	w8, [sp, #12]
  40c040:	b	40c04c <ferror@plt+0x977c>
  40c044:	mov	w8, #0x6                   	// #6
  40c048:	str	w8, [sp, #12]
  40c04c:	ldr	w0, [sp, #12]
  40c050:	add	sp, sp, #0x10
  40c054:	ret
  40c058:	sub	sp, sp, #0x20
  40c05c:	stp	x29, x30, [sp, #16]
  40c060:	add	x29, sp, #0x10
  40c064:	adrp	x0, 410000 <ferror@plt+0xd730>
  40c068:	add	x0, x0, #0xf4f
  40c06c:	bl	402850 <getenv@plt>
  40c070:	str	x0, [sp, #8]
  40c074:	ldr	x8, [sp, #8]
  40c078:	cbz	x8, 40c0dc <ferror@plt+0x980c>
  40c07c:	ldr	x0, [sp, #8]
  40c080:	mov	w1, #0x3b                  	// #59
  40c084:	bl	402570 <strrchr@plt>
  40c088:	str	x0, [sp, #8]
  40c08c:	cbz	x0, 40c0dc <ferror@plt+0x980c>
  40c090:	ldr	x8, [sp, #8]
  40c094:	ldrb	w9, [x8, #1]
  40c098:	cmp	w9, #0x30
  40c09c:	b.lt	40c0b0 <ferror@plt+0x97e0>  // b.tstop
  40c0a0:	ldr	x8, [sp, #8]
  40c0a4:	ldrb	w9, [x8, #1]
  40c0a8:	cmp	w9, #0x36
  40c0ac:	b.le	40c0c0 <ferror@plt+0x97f0>
  40c0b0:	ldr	x8, [sp, #8]
  40c0b4:	ldrb	w9, [x8, #1]
  40c0b8:	cmp	w9, #0x38
  40c0bc:	b.ne	40c0dc <ferror@plt+0x980c>  // b.any
  40c0c0:	ldr	x8, [sp, #8]
  40c0c4:	ldrb	w9, [x8, #2]
  40c0c8:	cbnz	w9, 40c0dc <ferror@plt+0x980c>
  40c0cc:	adrp	x8, 426000 <stdout@@GLIBC_2.17+0x3bd8>
  40c0d0:	add	x8, x8, #0xe7c
  40c0d4:	mov	w9, #0x1                   	// #1
  40c0d8:	str	w9, [x8]
  40c0dc:	ldp	x29, x30, [sp, #16]
  40c0e0:	add	sp, sp, #0x20
  40c0e4:	ret
  40c0e8:	sub	sp, sp, #0x40
  40c0ec:	stp	x29, x30, [sp, #48]
  40c0f0:	add	x29, sp, #0x30
  40c0f4:	stur	w0, [x29, #-12]
  40c0f8:	str	x1, [sp, #24]
  40c0fc:	str	x2, [sp, #16]
  40c100:	str	x3, [sp, #8]
  40c104:	ldur	w8, [x29, #-12]
  40c108:	cmp	w8, #0x1c
  40c10c:	cset	w8, eq  // eq = none
  40c110:	eor	w8, w8, #0x1
  40c114:	tbnz	w8, #0, 40c13c <ferror@plt+0x986c>
  40c118:	b	40c11c <ferror@plt+0x984c>
  40c11c:	bl	402840 <__errno_location@plt>
  40c120:	str	wzr, [x0]
  40c124:	ldr	x0, [sp, #24]
  40c128:	ldr	x1, [sp, #16]
  40c12c:	ldr	x2, [sp, #8]
  40c130:	bl	40c160 <ferror@plt+0x9890>
  40c134:	stur	x0, [x29, #-8]
  40c138:	b	40c150 <ferror@plt+0x9880>
  40c13c:	bl	402840 <__errno_location@plt>
  40c140:	mov	w8, #0x61                  	// #97
  40c144:	str	w8, [x0]
  40c148:	mov	x8, xzr
  40c14c:	stur	x8, [x29, #-8]
  40c150:	ldur	x0, [x29, #-8]
  40c154:	ldp	x29, x30, [sp, #48]
  40c158:	add	sp, sp, #0x40
  40c15c:	ret
  40c160:	sub	sp, sp, #0x50
  40c164:	stp	x29, x30, [sp, #64]
  40c168:	add	x29, sp, #0x40
  40c16c:	stur	x0, [x29, #-16]
  40c170:	stur	x1, [x29, #-24]
  40c174:	str	x2, [sp, #32]
  40c178:	ldr	x8, [sp, #32]
  40c17c:	str	x8, [sp, #24]
  40c180:	ldur	x8, [x29, #-24]
  40c184:	str	x8, [sp, #16]
  40c188:	str	wzr, [sp, #12]
  40c18c:	ldur	x8, [x29, #-16]
  40c190:	ldrsw	x9, [sp, #12]
  40c194:	mov	w10, w9
  40c198:	add	w10, w10, #0x1
  40c19c:	str	w10, [sp, #12]
  40c1a0:	ldr	w0, [x8, x9, lsl #2]
  40c1a4:	bl	4022e0 <ntohl@plt>
  40c1a8:	str	w0, [sp, #8]
  40c1ac:	ldr	w10, [sp, #8]
  40c1b0:	and	w10, w10, #0xfffff000
  40c1b4:	lsr	w10, w10, #12
  40c1b8:	str	w10, [sp, #4]
  40c1bc:	ldr	x0, [sp, #16]
  40c1c0:	ldr	x1, [sp, #24]
  40c1c4:	ldr	w3, [sp, #4]
  40c1c8:	adrp	x2, 410000 <ferror@plt+0xd730>
  40c1cc:	add	x2, x2, #0xf1a
  40c1d0:	bl	402350 <snprintf@plt>
  40c1d4:	str	w0, [sp]
  40c1d8:	ldrsw	x8, [sp]
  40c1dc:	ldr	x9, [sp, #24]
  40c1e0:	cmp	x8, x9
  40c1e4:	b.cc	40c1ec <ferror@plt+0x991c>  // b.lo, b.ul, b.last
  40c1e8:	b	40c254 <ferror@plt+0x9984>
  40c1ec:	ldr	w8, [sp, #8]
  40c1f0:	and	w8, w8, #0x100
  40c1f4:	cbz	w8, 40c204 <ferror@plt+0x9934>
  40c1f8:	ldur	x8, [x29, #-24]
  40c1fc:	stur	x8, [x29, #-8]
  40c200:	b	40c268 <ferror@plt+0x9998>
  40c204:	ldrsw	x8, [sp]
  40c208:	ldr	x9, [sp, #16]
  40c20c:	add	x8, x9, x8
  40c210:	str	x8, [sp, #16]
  40c214:	ldrsw	x8, [sp]
  40c218:	ldr	x9, [sp, #24]
  40c21c:	subs	x8, x9, x8
  40c220:	str	x8, [sp, #24]
  40c224:	ldr	x8, [sp, #24]
  40c228:	cbz	x8, 40c250 <ferror@plt+0x9980>
  40c22c:	ldr	x8, [sp, #16]
  40c230:	mov	w9, #0x2f                  	// #47
  40c234:	strb	w9, [x8]
  40c238:	ldr	x8, [sp, #16]
  40c23c:	add	x8, x8, #0x1
  40c240:	str	x8, [sp, #16]
  40c244:	ldr	x8, [sp, #24]
  40c248:	subs	x8, x8, #0x1
  40c24c:	str	x8, [sp, #24]
  40c250:	b	40c18c <ferror@plt+0x98bc>
  40c254:	bl	402840 <__errno_location@plt>
  40c258:	mov	w8, #0xfffffff9            	// #-7
  40c25c:	str	w8, [x0]
  40c260:	mov	x9, xzr
  40c264:	stur	x9, [x29, #-8]
  40c268:	ldur	x0, [x29, #-8]
  40c26c:	ldp	x29, x30, [sp, #64]
  40c270:	add	sp, sp, #0x50
  40c274:	ret
  40c278:	sub	sp, sp, #0x40
  40c27c:	stp	x29, x30, [sp, #48]
  40c280:	add	x29, sp, #0x30
  40c284:	mov	x8, #0x4                   	// #4
  40c288:	stur	w0, [x29, #-4]
  40c28c:	stur	x1, [x29, #-16]
  40c290:	str	x2, [sp, #24]
  40c294:	str	x3, [sp, #16]
  40c298:	ldr	x9, [sp, #16]
  40c29c:	udiv	x8, x9, x8
  40c2a0:	str	w8, [sp, #12]
  40c2a4:	ldur	w8, [x29, #-4]
  40c2a8:	cmp	w8, #0x1c
  40c2ac:	cset	w8, eq  // eq = none
  40c2b0:	eor	w8, w8, #0x1
  40c2b4:	tbnz	w8, #0, 40c2dc <ferror@plt+0x9a0c>
  40c2b8:	b	40c2bc <ferror@plt+0x99ec>
  40c2bc:	bl	402840 <__errno_location@plt>
  40c2c0:	str	wzr, [x0]
  40c2c4:	ldur	x0, [x29, #-16]
  40c2c8:	ldr	x1, [sp, #24]
  40c2cc:	ldr	w2, [sp, #12]
  40c2d0:	bl	40c300 <ferror@plt+0x9a30>
  40c2d4:	str	w0, [sp, #8]
  40c2d8:	b	40c2f0 <ferror@plt+0x9a20>
  40c2dc:	bl	402840 <__errno_location@plt>
  40c2e0:	mov	w8, #0x61                  	// #97
  40c2e4:	str	w8, [x0]
  40c2e8:	mov	w8, #0xffffffff            	// #-1
  40c2ec:	str	w8, [sp, #8]
  40c2f0:	ldr	w0, [sp, #8]
  40c2f4:	ldp	x29, x30, [sp, #48]
  40c2f8:	add	sp, sp, #0x40
  40c2fc:	ret
  40c300:	sub	sp, sp, #0x50
  40c304:	stp	x29, x30, [sp, #64]
  40c308:	add	x29, sp, #0x40
  40c30c:	stur	x0, [x29, #-16]
  40c310:	stur	x1, [x29, #-24]
  40c314:	stur	w2, [x29, #-28]
  40c318:	str	wzr, [sp, #20]
  40c31c:	ldr	w8, [sp, #20]
  40c320:	ldur	w9, [x29, #-28]
  40c324:	cmp	w8, w9
  40c328:	b.cs	40c3f8 <ferror@plt+0x9b28>  // b.hs, b.nlast
  40c32c:	ldur	x0, [x29, #-16]
  40c330:	add	x1, sp, #0x18
  40c334:	mov	w8, wzr
  40c338:	mov	w2, w8
  40c33c:	bl	402200 <strtoul@plt>
  40c340:	str	x0, [sp, #8]
  40c344:	ldr	x9, [sp, #8]
  40c348:	cmp	x9, #0x100, lsl #12
  40c34c:	b.cc	40c358 <ferror@plt+0x9a88>  // b.lo, b.ul, b.last
  40c350:	stur	wzr, [x29, #-4]
  40c354:	b	40c414 <ferror@plt+0x9b44>
  40c358:	ldr	x8, [sp, #24]
  40c35c:	ldur	x9, [x29, #-16]
  40c360:	cmp	x8, x9
  40c364:	b.ne	40c370 <ferror@plt+0x9aa0>  // b.any
  40c368:	stur	wzr, [x29, #-4]
  40c36c:	b	40c414 <ferror@plt+0x9b44>
  40c370:	ldr	x8, [sp, #8]
  40c374:	lsl	x8, x8, #12
  40c378:	mov	w0, w8
  40c37c:	bl	402270 <htonl@plt>
  40c380:	ldur	x9, [x29, #-24]
  40c384:	str	w0, [x9]
  40c388:	ldr	x9, [sp, #24]
  40c38c:	ldrb	w8, [x9]
  40c390:	cbnz	w8, 40c3b8 <ferror@plt+0x9ae8>
  40c394:	mov	w0, #0x100                 	// #256
  40c398:	bl	402270 <htonl@plt>
  40c39c:	ldur	x8, [x29, #-24]
  40c3a0:	ldr	w9, [x8]
  40c3a4:	orr	w9, w9, w0
  40c3a8:	str	w9, [x8]
  40c3ac:	mov	w9, #0x1                   	// #1
  40c3b0:	stur	w9, [x29, #-4]
  40c3b4:	b	40c414 <ferror@plt+0x9b44>
  40c3b8:	ldr	x8, [sp, #24]
  40c3bc:	ldrb	w9, [x8]
  40c3c0:	cmp	w9, #0x2f
  40c3c4:	b.eq	40c3d0 <ferror@plt+0x9b00>  // b.none
  40c3c8:	stur	wzr, [x29, #-4]
  40c3cc:	b	40c414 <ferror@plt+0x9b44>
  40c3d0:	ldr	x8, [sp, #24]
  40c3d4:	add	x8, x8, #0x1
  40c3d8:	stur	x8, [x29, #-16]
  40c3dc:	ldur	x8, [x29, #-24]
  40c3e0:	add	x8, x8, #0x4
  40c3e4:	stur	x8, [x29, #-24]
  40c3e8:	ldr	w8, [sp, #20]
  40c3ec:	add	w8, w8, #0x1
  40c3f0:	str	w8, [sp, #20]
  40c3f4:	b	40c31c <ferror@plt+0x9a4c>
  40c3f8:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40c3fc:	ldr	x8, [x8, #3992]
  40c400:	ldr	x0, [x8]
  40c404:	adrp	x1, 410000 <ferror@plt+0xd730>
  40c408:	add	x1, x1, #0xfc0
  40c40c:	bl	402890 <fprintf@plt>
  40c410:	stur	wzr, [x29, #-4]
  40c414:	ldur	w0, [x29, #-4]
  40c418:	ldp	x29, x30, [sp, #64]
  40c41c:	add	sp, sp, #0x50
  40c420:	ret
  40c424:	sub	sp, sp, #0x10
  40c428:	mov	w8, wzr
  40c42c:	str	x0, [sp, #8]
  40c430:	str	x1, [sp]
  40c434:	mov	w0, w8
  40c438:	add	sp, sp, #0x10
  40c43c:	ret
  40c440:	sub	sp, sp, #0x10
  40c444:	mov	w8, wzr
  40c448:	str	x0, [sp, #8]
  40c44c:	str	w1, [sp, #4]
  40c450:	mov	w0, w8
  40c454:	add	sp, sp, #0x10
  40c458:	ret
  40c45c:	sub	sp, sp, #0x20
  40c460:	stp	x29, x30, [sp, #16]
  40c464:	add	x29, sp, #0x10
  40c468:	mov	w8, #0x1                   	// #1
  40c46c:	mov	w1, #0x10e                 	// #270
  40c470:	mov	w2, #0xc                   	// #12
  40c474:	mov	w4, #0x4                   	// #4
  40c478:	add	x3, sp, #0x4
  40c47c:	str	x0, [sp, #8]
  40c480:	str	w8, [sp, #4]
  40c484:	ldr	x9, [sp, #8]
  40c488:	ldr	w0, [x9]
  40c48c:	bl	402400 <setsockopt@plt>
  40c490:	cmp	w0, #0x0
  40c494:	cset	w8, ge  // ge = tcont
  40c498:	tbnz	w8, #0, 40c4a0 <ferror@plt+0x9bd0>
  40c49c:	b	40c4b0 <ferror@plt+0x9be0>
  40c4a0:	ldr	x8, [sp, #8]
  40c4a4:	ldr	w9, [x8, #48]
  40c4a8:	orr	w9, w9, #0x4
  40c4ac:	str	w9, [x8, #48]
  40c4b0:	ldp	x29, x30, [sp, #16]
  40c4b4:	add	sp, sp, #0x20
  40c4b8:	ret
  40c4bc:	sub	sp, sp, #0x20
  40c4c0:	stp	x29, x30, [sp, #16]
  40c4c4:	add	x29, sp, #0x10
  40c4c8:	mov	w8, #0x10e                 	// #270
  40c4cc:	mov	w2, #0x1                   	// #1
  40c4d0:	mov	w4, #0x4                   	// #4
  40c4d4:	add	x3, sp, #0x4
  40c4d8:	str	x0, [sp, #8]
  40c4dc:	str	w1, [sp, #4]
  40c4e0:	ldr	x9, [sp, #8]
  40c4e4:	ldr	w0, [x9]
  40c4e8:	mov	w1, w8
  40c4ec:	bl	402400 <setsockopt@plt>
  40c4f0:	ldp	x29, x30, [sp, #16]
  40c4f4:	add	sp, sp, #0x20
  40c4f8:	ret
  40c4fc:	sub	sp, sp, #0x20
  40c500:	stp	x29, x30, [sp, #16]
  40c504:	add	x29, sp, #0x10
  40c508:	str	x0, [sp, #8]
  40c50c:	ldr	x8, [sp, #8]
  40c510:	ldr	w9, [x8]
  40c514:	cmp	w9, #0x0
  40c518:	cset	w9, lt  // lt = tstop
  40c51c:	tbnz	w9, #0, 40c538 <ferror@plt+0x9c68>
  40c520:	ldr	x8, [sp, #8]
  40c524:	ldr	w0, [x8]
  40c528:	bl	402560 <close@plt>
  40c52c:	ldr	x8, [sp, #8]
  40c530:	mov	w9, #0xffffffff            	// #-1
  40c534:	str	w9, [x8]
  40c538:	ldp	x29, x30, [sp, #16]
  40c53c:	add	sp, sp, #0x20
  40c540:	ret
  40c544:	sub	sp, sp, #0x50
  40c548:	stp	x29, x30, [sp, #64]
  40c54c:	add	x29, sp, #0x40
  40c550:	mov	w8, #0x8000                	// #32768
  40c554:	mov	w9, #0x1                   	// #1
  40c558:	mov	x10, #0x38                  	// #56
  40c55c:	mov	w11, #0x10                  	// #16
  40c560:	mov	w12, #0x3                   	// #3
  40c564:	movk	w12, #0x8, lsl #16
  40c568:	mov	w13, wzr
  40c56c:	stur	x0, [x29, #-16]
  40c570:	stur	w1, [x29, #-20]
  40c574:	stur	w2, [x29, #-24]
  40c578:	str	w8, [sp, #32]
  40c57c:	str	w9, [sp, #28]
  40c580:	ldur	x0, [x29, #-16]
  40c584:	mov	w1, w13
  40c588:	mov	x2, x10
  40c58c:	str	w11, [sp, #4]
  40c590:	str	w12, [sp]
  40c594:	bl	402470 <memset@plt>
  40c598:	ldur	w8, [x29, #-24]
  40c59c:	ldur	x10, [x29, #-16]
  40c5a0:	str	w8, [x10, #36]
  40c5a4:	ldur	w2, [x29, #-24]
  40c5a8:	ldr	w0, [sp, #4]
  40c5ac:	ldr	w1, [sp]
  40c5b0:	bl	4026f0 <socket@plt>
  40c5b4:	ldur	x10, [x29, #-16]
  40c5b8:	str	w0, [x10]
  40c5bc:	ldur	x10, [x29, #-16]
  40c5c0:	ldr	w8, [x10]
  40c5c4:	cmp	w8, #0x0
  40c5c8:	cset	w8, ge  // ge = tcont
  40c5cc:	tbnz	w8, #0, 40c5e8 <ferror@plt+0x9d18>
  40c5d0:	adrp	x0, 410000 <ferror@plt+0xd730>
  40c5d4:	add	x0, x0, #0xfd9
  40c5d8:	bl	402240 <perror@plt>
  40c5dc:	mov	w8, #0xffffffff            	// #-1
  40c5e0:	stur	w8, [x29, #-4]
  40c5e4:	b	40c7cc <ferror@plt+0x9efc>
  40c5e8:	ldur	x8, [x29, #-16]
  40c5ec:	ldr	w0, [x8]
  40c5f0:	mov	w1, #0x1                   	// #1
  40c5f4:	mov	w2, #0x7                   	// #7
  40c5f8:	add	x3, sp, #0x20
  40c5fc:	mov	w4, #0x4                   	// #4
  40c600:	bl	402400 <setsockopt@plt>
  40c604:	cmp	w0, #0x0
  40c608:	cset	w9, ge  // ge = tcont
  40c60c:	tbnz	w9, #0, 40c628 <ferror@plt+0x9d58>
  40c610:	adrp	x0, 410000 <ferror@plt+0xd730>
  40c614:	add	x0, x0, #0xff4
  40c618:	bl	402240 <perror@plt>
  40c61c:	mov	w8, #0xffffffff            	// #-1
  40c620:	stur	w8, [x29, #-4]
  40c624:	b	40c7cc <ferror@plt+0x9efc>
  40c628:	ldur	x8, [x29, #-16]
  40c62c:	ldr	w0, [x8]
  40c630:	mov	w1, #0x1                   	// #1
  40c634:	mov	w2, #0x8                   	// #8
  40c638:	adrp	x3, 421000 <ferror@plt+0x1e730>
  40c63c:	ldr	x3, [x3, #4024]
  40c640:	mov	w4, #0x4                   	// #4
  40c644:	bl	402400 <setsockopt@plt>
  40c648:	cmp	w0, #0x0
  40c64c:	cset	w9, ge  // ge = tcont
  40c650:	tbnz	w9, #0, 40c66c <ferror@plt+0x9d9c>
  40c654:	adrp	x0, 410000 <ferror@plt+0xd730>
  40c658:	add	x0, x0, #0xffe
  40c65c:	bl	402240 <perror@plt>
  40c660:	mov	w8, #0xffffffff            	// #-1
  40c664:	stur	w8, [x29, #-4]
  40c668:	b	40c7cc <ferror@plt+0x9efc>
  40c66c:	ldur	x8, [x29, #-16]
  40c670:	ldr	w0, [x8]
  40c674:	mov	w1, #0x10e                 	// #270
  40c678:	mov	w2, #0xb                   	// #11
  40c67c:	add	x3, sp, #0x1c
  40c680:	mov	w4, #0x4                   	// #4
  40c684:	bl	402400 <setsockopt@plt>
  40c688:	ldur	x8, [x29, #-16]
  40c68c:	stur	xzr, [x8, #4]
  40c690:	str	wzr, [x8, #12]
  40c694:	ldur	x8, [x29, #-16]
  40c698:	mov	w9, #0x10                  	// #16
  40c69c:	strh	w9, [x8, #4]
  40c6a0:	ldur	w9, [x29, #-20]
  40c6a4:	ldur	x8, [x29, #-16]
  40c6a8:	str	w9, [x8, #12]
  40c6ac:	ldur	x8, [x29, #-16]
  40c6b0:	ldr	w9, [x8]
  40c6b4:	ldur	x8, [x29, #-16]
  40c6b8:	add	x8, x8, #0x4
  40c6bc:	str	x8, [sp, #16]
  40c6c0:	ldr	x1, [sp, #16]
  40c6c4:	mov	w0, w9
  40c6c8:	mov	w2, #0xc                   	// #12
  40c6cc:	bl	4022d0 <bind@plt>
  40c6d0:	cmp	w0, #0x0
  40c6d4:	cset	w9, ge  // ge = tcont
  40c6d8:	tbnz	w9, #0, 40c6f4 <ferror@plt+0x9e24>
  40c6dc:	adrp	x0, 411000 <ferror@plt+0xe730>
  40c6e0:	add	x0, x0, #0x8
  40c6e4:	bl	402240 <perror@plt>
  40c6e8:	mov	w8, #0xffffffff            	// #-1
  40c6ec:	stur	w8, [x29, #-4]
  40c6f0:	b	40c7cc <ferror@plt+0x9efc>
  40c6f4:	sub	x2, x29, #0x1c
  40c6f8:	mov	w8, #0xc                   	// #12
  40c6fc:	stur	w8, [x29, #-28]
  40c700:	ldur	x9, [x29, #-16]
  40c704:	ldr	w0, [x9]
  40c708:	ldur	x9, [x29, #-16]
  40c70c:	add	x9, x9, #0x4
  40c710:	str	x9, [sp, #8]
  40c714:	ldr	x1, [sp, #8]
  40c718:	bl	402860 <getsockname@plt>
  40c71c:	cmp	w0, #0x0
  40c720:	cset	w8, ge  // ge = tcont
  40c724:	tbnz	w8, #0, 40c740 <ferror@plt+0x9e70>
  40c728:	adrp	x0, 411000 <ferror@plt+0xe730>
  40c72c:	add	x0, x0, #0x23
  40c730:	bl	402240 <perror@plt>
  40c734:	mov	w8, #0xffffffff            	// #-1
  40c738:	stur	w8, [x29, #-4]
  40c73c:	b	40c7cc <ferror@plt+0x9efc>
  40c740:	ldur	w8, [x29, #-28]
  40c744:	mov	w9, w8
  40c748:	cmp	x9, #0xc
  40c74c:	b.eq	40c778 <ferror@plt+0x9ea8>  // b.none
  40c750:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40c754:	ldr	x8, [x8, #3992]
  40c758:	ldr	x0, [x8]
  40c75c:	ldur	w2, [x29, #-28]
  40c760:	adrp	x1, 411000 <ferror@plt+0xe730>
  40c764:	add	x1, x1, #0x36
  40c768:	bl	402890 <fprintf@plt>
  40c76c:	mov	w9, #0xffffffff            	// #-1
  40c770:	stur	w9, [x29, #-4]
  40c774:	b	40c7cc <ferror@plt+0x9efc>
  40c778:	ldur	x8, [x29, #-16]
  40c77c:	ldrh	w9, [x8, #4]
  40c780:	cmp	w9, #0x10
  40c784:	b.eq	40c7b4 <ferror@plt+0x9ee4>  // b.none
  40c788:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40c78c:	ldr	x8, [x8, #3992]
  40c790:	ldr	x0, [x8]
  40c794:	ldur	x8, [x29, #-16]
  40c798:	ldrh	w2, [x8, #4]
  40c79c:	adrp	x1, 411000 <ferror@plt+0xe730>
  40c7a0:	add	x1, x1, #0x4f
  40c7a4:	bl	402890 <fprintf@plt>
  40c7a8:	mov	w9, #0xffffffff            	// #-1
  40c7ac:	stur	w9, [x29, #-4]
  40c7b0:	b	40c7cc <ferror@plt+0x9efc>
  40c7b4:	mov	x8, xzr
  40c7b8:	mov	x0, x8
  40c7bc:	bl	4023d0 <time@plt>
  40c7c0:	ldur	x8, [x29, #-16]
  40c7c4:	str	w0, [x8, #28]
  40c7c8:	stur	wzr, [x29, #-4]
  40c7cc:	ldur	w0, [x29, #-4]
  40c7d0:	ldp	x29, x30, [sp, #64]
  40c7d4:	add	sp, sp, #0x50
  40c7d8:	ret
  40c7dc:	sub	sp, sp, #0x20
  40c7e0:	stp	x29, x30, [sp, #16]
  40c7e4:	add	x29, sp, #0x10
  40c7e8:	mov	w8, wzr
  40c7ec:	str	x0, [sp, #8]
  40c7f0:	str	w1, [sp, #4]
  40c7f4:	ldr	x0, [sp, #8]
  40c7f8:	ldr	w1, [sp, #4]
  40c7fc:	mov	w2, w8
  40c800:	bl	40c544 <ferror@plt+0x9c74>
  40c804:	ldp	x29, x30, [sp, #16]
  40c808:	add	sp, sp, #0x20
  40c80c:	ret
  40c810:	sub	sp, sp, #0xf0
  40c814:	stp	x29, x30, [sp, #224]
  40c818:	add	x29, sp, #0xe0
  40c81c:	sub	x8, x29, #0x20
  40c820:	mov	x9, #0x98                  	// #152
  40c824:	mov	w10, #0x18                  	// #24
  40c828:	mov	w11, #0x6a                  	// #106
  40c82c:	mov	w12, #0x301                 	// #769
  40c830:	mov	w13, wzr
  40c834:	add	x14, sp, #0x28
  40c838:	str	x0, [x8, #16]
  40c83c:	stur	w1, [x29, #-20]
  40c840:	str	x2, [x8]
  40c844:	mov	x0, x14
  40c848:	mov	w1, w13
  40c84c:	mov	x2, x9
  40c850:	str	x8, [sp, #24]
  40c854:	str	w10, [sp, #20]
  40c858:	str	w11, [sp, #16]
  40c85c:	str	w12, [sp, #12]
  40c860:	str	x14, [sp]
  40c864:	bl	402470 <memset@plt>
  40c868:	ldr	w10, [sp, #20]
  40c86c:	str	w10, [sp, #40]
  40c870:	ldr	w11, [sp, #16]
  40c874:	ldr	x8, [sp]
  40c878:	strh	w11, [x8, #4]
  40c87c:	ldr	w12, [sp, #12]
  40c880:	strh	w12, [x8, #6]
  40c884:	ldr	x9, [sp, #24]
  40c888:	ldr	x14, [x9, #16]
  40c88c:	ldr	w13, [x14, #28]
  40c890:	add	w13, w13, #0x1
  40c894:	str	w13, [x14, #28]
  40c898:	ldr	x14, [x9, #16]
  40c89c:	str	w13, [x14, #32]
  40c8a0:	str	w13, [sp, #48]
  40c8a4:	ldur	w13, [x29, #-20]
  40c8a8:	strb	w13, [x8, #16]
  40c8ac:	ldr	x14, [x9]
  40c8b0:	cbz	x14, 40c8e0 <ferror@plt+0xa010>
  40c8b4:	ldr	x8, [sp, #24]
  40c8b8:	ldr	x9, [x8]
  40c8bc:	add	x0, sp, #0x28
  40c8c0:	mov	w1, #0x98                  	// #152
  40c8c4:	blr	x9
  40c8c8:	str	w0, [sp, #36]
  40c8cc:	ldr	w10, [sp, #36]
  40c8d0:	cbz	w10, 40c8e0 <ferror@plt+0xa010>
  40c8d4:	ldr	w8, [sp, #36]
  40c8d8:	stur	w8, [x29, #-4]
  40c8dc:	b	40c904 <ferror@plt+0xa034>
  40c8e0:	ldr	x8, [sp, #24]
  40c8e4:	ldr	x9, [x8, #16]
  40c8e8:	ldr	w0, [x9]
  40c8ec:	add	x1, sp, #0x28
  40c8f0:	mov	x2, #0x98                  	// #152
  40c8f4:	mov	w10, wzr
  40c8f8:	mov	w3, w10
  40c8fc:	bl	402680 <send@plt>
  40c900:	stur	w0, [x29, #-4]
  40c904:	ldur	w0, [x29, #-4]
  40c908:	ldp	x29, x30, [sp, #224]
  40c90c:	add	sp, sp, #0xf0
  40c910:	ret
  40c914:	sub	sp, sp, #0xf0
  40c918:	stp	x29, x30, [sp, #224]
  40c91c:	add	x29, sp, #0xe0
  40c920:	sub	x8, x29, #0x20
  40c924:	mov	x9, #0x98                  	// #152
  40c928:	mov	w10, #0x18                  	// #24
  40c92c:	mov	w11, #0x16                  	// #22
  40c930:	mov	w12, #0x301                 	// #769
  40c934:	mov	w13, wzr
  40c938:	add	x14, sp, #0x28
  40c93c:	str	x0, [x8, #16]
  40c940:	stur	w1, [x29, #-20]
  40c944:	str	x2, [x8]
  40c948:	mov	x0, x14
  40c94c:	mov	w1, w13
  40c950:	mov	x2, x9
  40c954:	str	x8, [sp, #24]
  40c958:	str	w10, [sp, #20]
  40c95c:	str	w11, [sp, #16]
  40c960:	str	w12, [sp, #12]
  40c964:	str	x14, [sp]
  40c968:	bl	402470 <memset@plt>
  40c96c:	ldr	w10, [sp, #20]
  40c970:	str	w10, [sp, #40]
  40c974:	ldr	w11, [sp, #16]
  40c978:	ldr	x8, [sp]
  40c97c:	strh	w11, [x8, #4]
  40c980:	ldr	w12, [sp, #12]
  40c984:	strh	w12, [x8, #6]
  40c988:	ldr	x9, [sp, #24]
  40c98c:	ldr	x14, [x9, #16]
  40c990:	ldr	w13, [x14, #28]
  40c994:	add	w13, w13, #0x1
  40c998:	str	w13, [x14, #28]
  40c99c:	ldr	x14, [x9, #16]
  40c9a0:	str	w13, [x14, #32]
  40c9a4:	str	w13, [sp, #48]
  40c9a8:	ldur	w13, [x29, #-20]
  40c9ac:	strb	w13, [x8, #16]
  40c9b0:	ldr	x14, [x9]
  40c9b4:	cbz	x14, 40c9e4 <ferror@plt+0xa114>
  40c9b8:	ldr	x8, [sp, #24]
  40c9bc:	ldr	x9, [x8]
  40c9c0:	add	x0, sp, #0x28
  40c9c4:	mov	w1, #0x98                  	// #152
  40c9c8:	blr	x9
  40c9cc:	str	w0, [sp, #36]
  40c9d0:	ldr	w10, [sp, #36]
  40c9d4:	cbz	w10, 40c9e4 <ferror@plt+0xa114>
  40c9d8:	ldr	w8, [sp, #36]
  40c9dc:	stur	w8, [x29, #-4]
  40c9e0:	b	40ca08 <ferror@plt+0xa138>
  40c9e4:	ldr	x8, [sp, #24]
  40c9e8:	ldr	x9, [x8, #16]
  40c9ec:	ldr	w0, [x9]
  40c9f0:	add	x1, sp, #0x28
  40c9f4:	mov	x2, #0x98                  	// #152
  40c9f8:	mov	w10, wzr
  40c9fc:	mov	w3, w10
  40ca00:	bl	402680 <send@plt>
  40ca04:	stur	w0, [x29, #-4]
  40ca08:	ldur	w0, [x29, #-4]
  40ca0c:	ldp	x29, x30, [sp, #224]
  40ca10:	add	sp, sp, #0xf0
  40ca14:	ret
  40ca18:	sub	sp, sp, #0x40
  40ca1c:	stp	x29, x30, [sp, #48]
  40ca20:	add	x29, sp, #0x30
  40ca24:	mov	w8, #0x1c                  	// #28
  40ca28:	mov	w9, #0x4a                  	// #74
  40ca2c:	mov	w10, #0x301                 	// #769
  40ca30:	mov	w11, wzr
  40ca34:	mov	w12, #0x0                   	// #0
  40ca38:	mov	x2, #0x1c                  	// #28
  40ca3c:	add	x13, sp, #0x8
  40ca40:	stur	x0, [x29, #-8]
  40ca44:	stur	w1, [x29, #-12]
  40ca48:	str	w8, [sp, #8]
  40ca4c:	strh	w9, [x13, #4]
  40ca50:	strh	w10, [x13, #6]
  40ca54:	ldur	x14, [x29, #-8]
  40ca58:	ldr	w8, [x14, #28]
  40ca5c:	add	w8, w8, #0x1
  40ca60:	str	w8, [x14, #28]
  40ca64:	ldur	x14, [x29, #-8]
  40ca68:	str	w8, [x14, #32]
  40ca6c:	str	w8, [sp, #16]
  40ca70:	str	wzr, [sp, #20]
  40ca74:	ldur	w8, [x29, #-12]
  40ca78:	strb	w8, [x13, #16]
  40ca7c:	strb	w12, [x13, #17]
  40ca80:	strb	w12, [x13, #18]
  40ca84:	strb	w12, [x13, #19]
  40ca88:	str	wzr, [sp, #28]
  40ca8c:	str	wzr, [sp, #32]
  40ca90:	ldur	x14, [x29, #-8]
  40ca94:	ldr	w0, [x14]
  40ca98:	mov	x1, x13
  40ca9c:	mov	w3, w11
  40caa0:	bl	402680 <send@plt>
  40caa4:	ldp	x29, x30, [sp, #48]
  40caa8:	add	sp, sp, #0x40
  40caac:	ret
  40cab0:	sub	sp, sp, #0xf0
  40cab4:	stp	x29, x30, [sp, #224]
  40cab8:	add	x29, sp, #0xe0
  40cabc:	mov	x8, #0x9c                  	// #156
  40cac0:	mov	w9, #0x1c                  	// #28
  40cac4:	mov	w10, #0x1a                  	// #26
  40cac8:	mov	w11, #0x301                 	// #769
  40cacc:	mov	w12, wzr
  40cad0:	add	x13, sp, #0x24
  40cad4:	stur	x0, [x29, #-16]
  40cad8:	stur	w1, [x29, #-20]
  40cadc:	stur	x2, [x29, #-32]
  40cae0:	mov	x0, x13
  40cae4:	mov	w1, w12
  40cae8:	mov	x2, x8
  40caec:	str	w9, [sp, #28]
  40caf0:	str	w10, [sp, #24]
  40caf4:	str	w11, [sp, #20]
  40caf8:	str	x13, [sp, #8]
  40cafc:	bl	402470 <memset@plt>
  40cb00:	ldr	w9, [sp, #28]
  40cb04:	str	w9, [sp, #36]
  40cb08:	ldr	w10, [sp, #24]
  40cb0c:	ldr	x8, [sp, #8]
  40cb10:	strh	w10, [x8, #4]
  40cb14:	ldr	w11, [sp, #20]
  40cb18:	strh	w11, [x8, #6]
  40cb1c:	ldur	x13, [x29, #-16]
  40cb20:	ldr	w12, [x13, #28]
  40cb24:	add	w12, w12, #0x1
  40cb28:	str	w12, [x13, #28]
  40cb2c:	ldur	x13, [x29, #-16]
  40cb30:	str	w12, [x13, #32]
  40cb34:	str	w12, [sp, #44]
  40cb38:	ldur	w12, [x29, #-20]
  40cb3c:	strb	w12, [x8, #16]
  40cb40:	ldur	x13, [x29, #-32]
  40cb44:	cbz	x13, 40cb70 <ferror@plt+0xa2a0>
  40cb48:	ldur	x8, [x29, #-32]
  40cb4c:	add	x0, sp, #0x24
  40cb50:	mov	w1, #0x9c                  	// #156
  40cb54:	blr	x8
  40cb58:	str	w0, [sp, #32]
  40cb5c:	ldr	w9, [sp, #32]
  40cb60:	cbz	w9, 40cb70 <ferror@plt+0xa2a0>
  40cb64:	ldr	w8, [sp, #32]
  40cb68:	stur	w8, [x29, #-4]
  40cb6c:	b	40cb90 <ferror@plt+0xa2c0>
  40cb70:	ldur	x8, [x29, #-16]
  40cb74:	ldr	w0, [x8]
  40cb78:	add	x1, sp, #0x24
  40cb7c:	mov	x2, #0x9c                  	// #156
  40cb80:	mov	w9, wzr
  40cb84:	mov	w3, w9
  40cb88:	bl	402680 <send@plt>
  40cb8c:	stur	w0, [x29, #-4]
  40cb90:	ldur	w0, [x29, #-4]
  40cb94:	ldp	x29, x30, [sp, #224]
  40cb98:	add	sp, sp, #0xf0
  40cb9c:	ret
  40cba0:	sub	sp, sp, #0x40
  40cba4:	stp	x29, x30, [sp, #48]
  40cba8:	add	x29, sp, #0x30
  40cbac:	mov	w8, #0x1c                  	// #28
  40cbb0:	mov	w9, #0x22                  	// #34
  40cbb4:	mov	w10, #0x301                 	// #769
  40cbb8:	mov	w11, wzr
  40cbbc:	mov	w12, #0x0                   	// #0
  40cbc0:	mov	x2, #0x1c                  	// #28
  40cbc4:	add	x13, sp, #0x8
  40cbc8:	stur	x0, [x29, #-8]
  40cbcc:	stur	w1, [x29, #-12]
  40cbd0:	str	w8, [sp, #8]
  40cbd4:	strh	w9, [x13, #4]
  40cbd8:	strh	w10, [x13, #6]
  40cbdc:	ldur	x14, [x29, #-8]
  40cbe0:	ldr	w8, [x14, #28]
  40cbe4:	add	w8, w8, #0x1
  40cbe8:	str	w8, [x14, #28]
  40cbec:	ldur	x14, [x29, #-8]
  40cbf0:	str	w8, [x14, #32]
  40cbf4:	str	w8, [sp, #16]
  40cbf8:	str	wzr, [sp, #20]
  40cbfc:	ldur	w8, [x29, #-12]
  40cc00:	strb	w8, [x13, #16]
  40cc04:	strb	w12, [x13, #17]
  40cc08:	strb	w12, [x13, #18]
  40cc0c:	strb	w12, [x13, #19]
  40cc10:	strb	w12, [x13, #20]
  40cc14:	strb	w12, [x13, #21]
  40cc18:	strb	w12, [x13, #22]
  40cc1c:	strb	w12, [x13, #23]
  40cc20:	str	wzr, [sp, #32]
  40cc24:	ldur	x14, [x29, #-8]
  40cc28:	ldr	w0, [x14]
  40cc2c:	mov	x1, x13
  40cc30:	mov	w3, w11
  40cc34:	bl	402680 <send@plt>
  40cc38:	ldp	x29, x30, [sp, #48]
  40cc3c:	add	sp, sp, #0x40
  40cc40:	ret
  40cc44:	sub	sp, sp, #0x180
  40cc48:	stp	x29, x30, [sp, #352]
  40cc4c:	str	x28, [sp, #368]
  40cc50:	add	x29, sp, #0x160
  40cc54:	mov	x8, #0x11c                 	// #284
  40cc58:	mov	w9, #0x1c                  	// #28
  40cc5c:	mov	w10, #0x1e                  	// #30
  40cc60:	mov	w11, #0x301                 	// #769
  40cc64:	mov	w12, wzr
  40cc68:	add	x13, sp, #0x24
  40cc6c:	stur	x0, [x29, #-16]
  40cc70:	stur	w1, [x29, #-20]
  40cc74:	stur	x2, [x29, #-32]
  40cc78:	mov	x0, x13
  40cc7c:	mov	w1, w12
  40cc80:	mov	x2, x8
  40cc84:	str	w9, [sp, #28]
  40cc88:	str	w10, [sp, #24]
  40cc8c:	str	w11, [sp, #20]
  40cc90:	str	x13, [sp, #8]
  40cc94:	bl	402470 <memset@plt>
  40cc98:	ldr	w9, [sp, #28]
  40cc9c:	str	w9, [sp, #36]
  40cca0:	ldr	w10, [sp, #24]
  40cca4:	ldr	x8, [sp, #8]
  40cca8:	strh	w10, [x8, #4]
  40ccac:	ldr	w11, [sp, #20]
  40ccb0:	strh	w11, [x8, #6]
  40ccb4:	ldur	x13, [x29, #-16]
  40ccb8:	ldr	w12, [x13, #28]
  40ccbc:	add	w12, w12, #0x1
  40ccc0:	str	w12, [x13, #28]
  40ccc4:	ldur	x13, [x29, #-16]
  40ccc8:	str	w12, [x13, #32]
  40cccc:	str	w12, [sp, #44]
  40ccd0:	ldur	w12, [x29, #-20]
  40ccd4:	strb	w12, [x8, #16]
  40ccd8:	ldur	x13, [x29, #-32]
  40ccdc:	cbz	x13, 40cd08 <ferror@plt+0xa438>
  40cce0:	ldur	x8, [x29, #-32]
  40cce4:	add	x0, sp, #0x24
  40cce8:	mov	w1, #0x11c                 	// #284
  40ccec:	blr	x8
  40ccf0:	str	w0, [sp, #32]
  40ccf4:	ldr	w9, [sp, #32]
  40ccf8:	cbz	w9, 40cd08 <ferror@plt+0xa438>
  40ccfc:	ldr	w8, [sp, #32]
  40cd00:	stur	w8, [x29, #-4]
  40cd04:	b	40cd28 <ferror@plt+0xa458>
  40cd08:	ldur	x8, [x29, #-16]
  40cd0c:	ldr	w0, [x8]
  40cd10:	add	x1, sp, #0x24
  40cd14:	mov	x2, #0x11c                 	// #284
  40cd18:	mov	w9, wzr
  40cd1c:	mov	w3, w9
  40cd20:	bl	402680 <send@plt>
  40cd24:	stur	w0, [x29, #-4]
  40cd28:	ldur	w0, [x29, #-4]
  40cd2c:	ldr	x28, [sp, #368]
  40cd30:	ldp	x29, x30, [sp, #352]
  40cd34:	add	sp, sp, #0x180
  40cd38:	ret
  40cd3c:	sub	sp, sp, #0x30
  40cd40:	stp	x29, x30, [sp, #32]
  40cd44:	add	x29, sp, #0x20
  40cd48:	mov	w8, #0x14                  	// #20
  40cd4c:	mov	w9, #0x42                  	// #66
  40cd50:	mov	w10, #0x301                 	// #769
  40cd54:	mov	w11, wzr
  40cd58:	mov	w12, #0x0                   	// #0
  40cd5c:	mov	w13, #0x0                   	// #0
  40cd60:	mov	x2, #0x14                  	// #20
  40cd64:	mov	x14, sp
  40cd68:	stur	x0, [x29, #-8]
  40cd6c:	stur	w1, [x29, #-12]
  40cd70:	str	w8, [sp]
  40cd74:	strh	w9, [x14, #4]
  40cd78:	strh	w10, [x14, #6]
  40cd7c:	ldur	x15, [x29, #-8]
  40cd80:	ldr	w8, [x15, #28]
  40cd84:	add	w8, w8, #0x1
  40cd88:	str	w8, [x15, #28]
  40cd8c:	ldur	x15, [x29, #-8]
  40cd90:	str	w8, [x15, #32]
  40cd94:	str	w8, [sp, #8]
  40cd98:	str	wzr, [sp, #12]
  40cd9c:	ldur	w8, [x29, #-12]
  40cda0:	strb	w8, [x14, #16]
  40cda4:	strb	w12, [x14, #17]
  40cda8:	strh	w13, [x14, #18]
  40cdac:	ldur	x15, [x29, #-8]
  40cdb0:	ldr	w0, [x15]
  40cdb4:	mov	x1, x14
  40cdb8:	mov	w3, w11
  40cdbc:	bl	402680 <send@plt>
  40cdc0:	ldp	x29, x30, [sp, #32]
  40cdc4:	add	sp, sp, #0x30
  40cdc8:	ret
  40cdcc:	sub	sp, sp, #0x40
  40cdd0:	stp	x29, x30, [sp, #48]
  40cdd4:	add	x29, sp, #0x30
  40cdd8:	mov	w8, #0x18                  	// #24
  40cddc:	mov	w9, #0x56                  	// #86
  40cde0:	mov	w10, #0x301                 	// #769
  40cde4:	mov	w11, wzr
  40cde8:	mov	x2, #0x18                  	// #24
  40cdec:	add	x12, sp, #0xc
  40cdf0:	stur	x0, [x29, #-8]
  40cdf4:	stur	w1, [x29, #-12]
  40cdf8:	str	w8, [sp, #12]
  40cdfc:	strh	w9, [x12, #4]
  40ce00:	strh	w10, [x12, #6]
  40ce04:	ldur	x13, [x29, #-8]
  40ce08:	ldr	w8, [x13, #28]
  40ce0c:	add	w8, w8, #0x1
  40ce10:	str	w8, [x13, #28]
  40ce14:	ldur	x13, [x29, #-8]
  40ce18:	str	w8, [x13, #32]
  40ce1c:	str	w8, [sp, #20]
  40ce20:	str	wzr, [sp, #24]
  40ce24:	ldur	w8, [x29, #-12]
  40ce28:	strb	w8, [x12, #16]
  40ce2c:	str	wzr, [sp, #32]
  40ce30:	ldur	x13, [x29, #-8]
  40ce34:	ldr	w0, [x13]
  40ce38:	mov	x1, x12
  40ce3c:	mov	w3, w11
  40ce40:	bl	402680 <send@plt>
  40ce44:	ldp	x29, x30, [sp, #48]
  40ce48:	add	sp, sp, #0x40
  40ce4c:	ret
  40ce50:	sub	sp, sp, #0x30
  40ce54:	stp	x29, x30, [sp, #32]
  40ce58:	add	x29, sp, #0x20
  40ce5c:	mov	w8, #0x14                  	// #20
  40ce60:	mov	w9, #0x52                  	// #82
  40ce64:	mov	w10, #0x301                 	// #769
  40ce68:	mov	w11, wzr
  40ce6c:	mov	x2, #0x14                  	// #20
  40ce70:	mov	x12, sp
  40ce74:	stur	x0, [x29, #-8]
  40ce78:	stur	w1, [x29, #-12]
  40ce7c:	str	w8, [sp]
  40ce80:	strh	w9, [x12, #4]
  40ce84:	strh	w10, [x12, #6]
  40ce88:	ldur	x13, [x29, #-8]
  40ce8c:	ldr	w8, [x13, #28]
  40ce90:	add	w8, w8, #0x1
  40ce94:	str	w8, [x13, #28]
  40ce98:	ldur	x13, [x29, #-8]
  40ce9c:	str	w8, [x13, #32]
  40cea0:	str	w8, [sp, #8]
  40cea4:	str	wzr, [sp, #12]
  40cea8:	ldur	w8, [x29, #-12]
  40ceac:	strb	w8, [x12, #16]
  40ceb0:	ldur	x13, [x29, #-8]
  40ceb4:	ldr	w0, [x13]
  40ceb8:	mov	x1, x12
  40cebc:	mov	w3, w11
  40cec0:	bl	402680 <send@plt>
  40cec4:	ldp	x29, x30, [sp, #32]
  40cec8:	add	sp, sp, #0x30
  40cecc:	ret
  40ced0:	stp	x29, x30, [sp, #-32]!
  40ced4:	str	x28, [sp, #16]
  40ced8:	mov	x29, sp
  40cedc:	sub	sp, sp, #0x450
  40cee0:	mov	x8, #0x414                 	// #1044
  40cee4:	mov	w9, #0x14                  	// #20
  40cee8:	mov	w10, #0x5a                  	// #90
  40ceec:	mov	w11, #0x301                 	// #769
  40cef0:	mov	w12, wzr
  40cef4:	add	x13, sp, #0x1c
  40cef8:	stur	x0, [x29, #-16]
  40cefc:	stur	w1, [x29, #-20]
  40cf00:	stur	x2, [x29, #-32]
  40cf04:	mov	x0, x13
  40cf08:	mov	w1, w12
  40cf0c:	mov	x2, x8
  40cf10:	str	w9, [sp, #20]
  40cf14:	str	w10, [sp, #16]
  40cf18:	str	w11, [sp, #12]
  40cf1c:	str	x13, [sp]
  40cf20:	bl	402470 <memset@plt>
  40cf24:	ldr	w9, [sp, #20]
  40cf28:	str	w9, [sp, #28]
  40cf2c:	ldr	w10, [sp, #16]
  40cf30:	ldr	x8, [sp]
  40cf34:	strh	w10, [x8, #4]
  40cf38:	ldr	w11, [sp, #12]
  40cf3c:	strh	w11, [x8, #6]
  40cf40:	ldur	x13, [x29, #-16]
  40cf44:	ldr	w12, [x13, #28]
  40cf48:	add	w12, w12, #0x1
  40cf4c:	str	w12, [x13, #28]
  40cf50:	ldur	x13, [x29, #-16]
  40cf54:	str	w12, [x13, #32]
  40cf58:	str	w12, [sp, #36]
  40cf5c:	ldur	w12, [x29, #-20]
  40cf60:	strb	w12, [x8, #16]
  40cf64:	ldur	x13, [x29, #-32]
  40cf68:	cbnz	x13, 40cf78 <ferror@plt+0xa6a8>
  40cf6c:	mov	w8, #0xffffffea            	// #-22
  40cf70:	stur	w8, [x29, #-4]
  40cf74:	b	40cfc4 <ferror@plt+0xa6f4>
  40cf78:	ldur	x8, [x29, #-32]
  40cf7c:	add	x0, sp, #0x1c
  40cf80:	mov	w1, #0x414                 	// #1044
  40cf84:	blr	x8
  40cf88:	str	w0, [sp, #24]
  40cf8c:	ldr	w9, [sp, #24]
  40cf90:	cbz	w9, 40cfa0 <ferror@plt+0xa6d0>
  40cf94:	ldr	w8, [sp, #24]
  40cf98:	stur	w8, [x29, #-4]
  40cf9c:	b	40cfc4 <ferror@plt+0xa6f4>
  40cfa0:	ldur	x8, [x29, #-16]
  40cfa4:	ldr	w0, [x8]
  40cfa8:	add	x1, sp, #0x1c
  40cfac:	ldr	w9, [sp, #28]
  40cfb0:	mov	w2, w9
  40cfb4:	mov	w9, wzr
  40cfb8:	mov	w3, w9
  40cfbc:	bl	402680 <send@plt>
  40cfc0:	stur	w0, [x29, #-4]
  40cfc4:	ldur	w0, [x29, #-4]
  40cfc8:	add	sp, sp, #0x450
  40cfcc:	ldr	x28, [sp, #16]
  40cfd0:	ldp	x29, x30, [sp], #32
  40cfd4:	ret
  40cfd8:	sub	sp, sp, #0x30
  40cfdc:	stp	x29, x30, [sp, #32]
  40cfe0:	add	x29, sp, #0x20
  40cfe4:	str	x0, [sp, #16]
  40cfe8:	str	w1, [sp, #12]
  40cfec:	ldr	w8, [sp, #12]
  40cff0:	cbnz	w8, 40d00c <ferror@plt+0xa73c>
  40cff4:	ldr	x0, [sp, #16]
  40cff8:	ldr	w1, [sp, #12]
  40cffc:	mov	w2, #0x1                   	// #1
  40d000:	bl	40d02c <ferror@plt+0xa75c>
  40d004:	stur	w0, [x29, #-4]
  40d008:	b	40d01c <ferror@plt+0xa74c>
  40d00c:	ldr	x0, [sp, #16]
  40d010:	ldr	w1, [sp, #12]
  40d014:	bl	40d114 <ferror@plt+0xa844>
  40d018:	stur	w0, [x29, #-4]
  40d01c:	ldur	w0, [x29, #-4]
  40d020:	ldp	x29, x30, [sp, #32]
  40d024:	add	sp, sp, #0x30
  40d028:	ret
  40d02c:	sub	sp, sp, #0x50
  40d030:	stp	x29, x30, [sp, #64]
  40d034:	add	x29, sp, #0x40
  40d038:	stur	x0, [x29, #-16]
  40d03c:	stur	w1, [x29, #-20]
  40d040:	stur	w2, [x29, #-24]
  40d044:	ldur	w8, [x29, #-20]
  40d048:	cbz	w8, 40d058 <ferror@plt+0xa788>
  40d04c:	ldur	w8, [x29, #-20]
  40d050:	cmp	w8, #0x7
  40d054:	b.ne	40d0f4 <ferror@plt+0xa824>  // b.any
  40d058:	mov	x8, sp
  40d05c:	mov	w9, #0x28                  	// #40
  40d060:	str	w9, [sp]
  40d064:	mov	w9, #0x12                  	// #18
  40d068:	strh	w9, [x8, #4]
  40d06c:	mov	w9, #0x301                 	// #769
  40d070:	strh	w9, [x8, #6]
  40d074:	ldur	x10, [x29, #-16]
  40d078:	ldr	w9, [x10, #28]
  40d07c:	add	w9, w9, #0x1
  40d080:	str	w9, [x10, #28]
  40d084:	ldur	x10, [x29, #-16]
  40d088:	str	w9, [x10, #32]
  40d08c:	str	w9, [sp, #8]
  40d090:	mov	w9, wzr
  40d094:	str	wzr, [sp, #12]
  40d098:	ldur	w11, [x29, #-20]
  40d09c:	strb	w11, [x8, #16]
  40d0a0:	mov	w11, #0x0                   	// #0
  40d0a4:	strb	w11, [x8, #17]
  40d0a8:	mov	w11, #0x0                   	// #0
  40d0ac:	strh	w11, [x8, #18]
  40d0b0:	str	wzr, [sp, #20]
  40d0b4:	str	wzr, [sp, #24]
  40d0b8:	str	wzr, [sp, #28]
  40d0bc:	mov	w11, #0x8                   	// #8
  40d0c0:	strh	w11, [x8, #32]
  40d0c4:	mov	w11, #0x1d                  	// #29
  40d0c8:	strh	w11, [x8, #34]
  40d0cc:	ldur	w11, [x29, #-24]
  40d0d0:	str	w11, [sp, #36]
  40d0d4:	ldur	x10, [x29, #-16]
  40d0d8:	ldr	w0, [x10]
  40d0dc:	mov	x1, x8
  40d0e0:	mov	x2, #0x28                  	// #40
  40d0e4:	mov	w3, w9
  40d0e8:	bl	402680 <send@plt>
  40d0ec:	stur	w0, [x29, #-4]
  40d0f0:	b	40d104 <ferror@plt+0xa834>
  40d0f4:	ldur	x0, [x29, #-16]
  40d0f8:	ldur	w1, [x29, #-20]
  40d0fc:	bl	40d114 <ferror@plt+0xa844>
  40d100:	stur	w0, [x29, #-4]
  40d104:	ldur	w0, [x29, #-4]
  40d108:	ldp	x29, x30, [sp, #64]
  40d10c:	add	sp, sp, #0x50
  40d110:	ret
  40d114:	sub	sp, sp, #0x40
  40d118:	stp	x29, x30, [sp, #48]
  40d11c:	add	x29, sp, #0x30
  40d120:	mov	w8, #0x20                  	// #32
  40d124:	mov	w9, #0x12                  	// #18
  40d128:	mov	w10, #0x301                 	// #769
  40d12c:	mov	w11, wzr
  40d130:	mov	w12, #0x0                   	// #0
  40d134:	mov	w13, #0x0                   	// #0
  40d138:	mov	x2, #0x20                  	// #32
  40d13c:	add	x14, sp, #0x4
  40d140:	stur	x0, [x29, #-8]
  40d144:	stur	w1, [x29, #-12]
  40d148:	str	w8, [sp, #4]
  40d14c:	strh	w9, [x14, #4]
  40d150:	strh	w10, [x14, #6]
  40d154:	ldur	x15, [x29, #-8]
  40d158:	ldr	w8, [x15, #28]
  40d15c:	add	w8, w8, #0x1
  40d160:	str	w8, [x15, #28]
  40d164:	ldur	x15, [x29, #-8]
  40d168:	str	w8, [x15, #32]
  40d16c:	str	w8, [sp, #12]
  40d170:	str	wzr, [sp, #16]
  40d174:	ldur	w8, [x29, #-12]
  40d178:	strb	w8, [x14, #16]
  40d17c:	strb	w12, [x14, #17]
  40d180:	strh	w13, [x14, #18]
  40d184:	str	wzr, [sp, #24]
  40d188:	str	wzr, [sp, #28]
  40d18c:	str	wzr, [sp, #32]
  40d190:	ldur	x15, [x29, #-8]
  40d194:	ldr	w0, [x15]
  40d198:	mov	x1, x14
  40d19c:	mov	w3, w11
  40d1a0:	bl	402680 <send@plt>
  40d1a4:	ldp	x29, x30, [sp, #48]
  40d1a8:	add	sp, sp, #0x40
  40d1ac:	ret
  40d1b0:	stp	x29, x30, [sp, #-32]!
  40d1b4:	str	x28, [sp, #16]
  40d1b8:	mov	x29, sp
  40d1bc:	sub	sp, sp, #0x460
  40d1c0:	sub	x8, x29, #0x20
  40d1c4:	str	x0, [x8, #16]
  40d1c8:	stur	w1, [x29, #-20]
  40d1cc:	str	x2, [x8]
  40d1d0:	ldur	w9, [x29, #-20]
  40d1d4:	str	x8, [sp, #16]
  40d1d8:	cbz	w9, 40d1e8 <ferror@plt+0xa918>
  40d1dc:	ldur	w8, [x29, #-20]
  40d1e0:	cmp	w8, #0x11
  40d1e4:	b.ne	40d2b4 <ferror@plt+0xa9e4>  // b.any
  40d1e8:	add	x8, sp, #0x20
  40d1ec:	mov	x0, x8
  40d1f0:	mov	w9, wzr
  40d1f4:	mov	w1, w9
  40d1f8:	mov	x2, #0x420                 	// #1056
  40d1fc:	str	x8, [sp, #8]
  40d200:	bl	402470 <memset@plt>
  40d204:	mov	w9, #0x20                  	// #32
  40d208:	str	w9, [sp, #32]
  40d20c:	mov	w9, #0x12                  	// #18
  40d210:	ldr	x8, [sp, #8]
  40d214:	strh	w9, [x8, #4]
  40d218:	mov	w9, #0x301                 	// #769
  40d21c:	strh	w9, [x8, #6]
  40d220:	ldr	x10, [sp, #16]
  40d224:	ldr	x11, [x10, #16]
  40d228:	ldr	w9, [x11, #28]
  40d22c:	add	w9, w9, #0x1
  40d230:	str	w9, [x11, #28]
  40d234:	ldr	x11, [x10, #16]
  40d238:	str	w9, [x11, #32]
  40d23c:	str	w9, [sp, #40]
  40d240:	ldur	w9, [x29, #-20]
  40d244:	strb	w9, [x8, #16]
  40d248:	ldr	x11, [x10]
  40d24c:	cbnz	x11, 40d25c <ferror@plt+0xa98c>
  40d250:	mov	w8, #0xffffffea            	// #-22
  40d254:	stur	w8, [x29, #-4]
  40d258:	b	40d2c8 <ferror@plt+0xa9f8>
  40d25c:	ldr	x8, [sp, #16]
  40d260:	ldr	x9, [x8]
  40d264:	add	x0, sp, #0x20
  40d268:	mov	w1, #0x420                 	// #1056
  40d26c:	blr	x9
  40d270:	str	w0, [sp, #28]
  40d274:	ldr	w10, [sp, #28]
  40d278:	cbz	w10, 40d288 <ferror@plt+0xa9b8>
  40d27c:	ldr	w8, [sp, #28]
  40d280:	stur	w8, [x29, #-4]
  40d284:	b	40d2c8 <ferror@plt+0xa9f8>
  40d288:	ldr	x8, [sp, #16]
  40d28c:	ldr	x9, [x8, #16]
  40d290:	ldr	w0, [x9]
  40d294:	add	x1, sp, #0x20
  40d298:	ldr	w10, [sp, #32]
  40d29c:	mov	w2, w10
  40d2a0:	mov	w10, wzr
  40d2a4:	mov	w3, w10
  40d2a8:	bl	402680 <send@plt>
  40d2ac:	stur	w0, [x29, #-4]
  40d2b0:	b	40d2c8 <ferror@plt+0xa9f8>
  40d2b4:	ldr	x8, [sp, #16]
  40d2b8:	ldr	x0, [x8, #16]
  40d2bc:	ldur	w1, [x29, #-20]
  40d2c0:	bl	40d114 <ferror@plt+0xa844>
  40d2c4:	stur	w0, [x29, #-4]
  40d2c8:	ldur	w0, [x29, #-4]
  40d2cc:	add	sp, sp, #0x460
  40d2d0:	ldr	x28, [sp, #16]
  40d2d4:	ldp	x29, x30, [sp], #32
  40d2d8:	ret
  40d2dc:	sub	sp, sp, #0x100
  40d2e0:	stp	x29, x30, [sp, #240]
  40d2e4:	add	x29, sp, #0xf0
  40d2e8:	sub	x8, x29, #0x18
  40d2ec:	mov	x2, #0xa0                  	// #160
  40d2f0:	mov	w9, #0x20                  	// #32
  40d2f4:	mov	w10, #0x1e                  	// #30
  40d2f8:	mov	w11, #0x301                 	// #769
  40d2fc:	mov	w12, #0x7                   	// #7
  40d300:	mov	w13, #0xa0                  	// #160
  40d304:	mov	w14, wzr
  40d308:	add	x15, sp, #0x38
  40d30c:	str	x0, [x8, #8]
  40d310:	str	x1, [x8]
  40d314:	mov	x0, x15
  40d318:	mov	w1, w14
  40d31c:	str	x8, [sp, #40]
  40d320:	str	w9, [sp, #36]
  40d324:	str	w10, [sp, #32]
  40d328:	str	w11, [sp, #28]
  40d32c:	str	w12, [sp, #24]
  40d330:	str	w13, [sp, #20]
  40d334:	str	x15, [sp, #8]
  40d338:	bl	402470 <memset@plt>
  40d33c:	ldr	w9, [sp, #36]
  40d340:	str	w9, [sp, #56]
  40d344:	ldr	w10, [sp, #32]
  40d348:	ldr	x8, [sp, #8]
  40d34c:	strh	w10, [x8, #4]
  40d350:	ldr	w11, [sp, #28]
  40d354:	strh	w11, [x8, #6]
  40d358:	ldr	x15, [sp, #40]
  40d35c:	ldr	x16, [x15, #8]
  40d360:	ldr	w12, [x16, #28]
  40d364:	add	w12, w12, #0x1
  40d368:	str	w12, [x16, #28]
  40d36c:	ldr	x16, [x15, #8]
  40d370:	str	w12, [x16, #32]
  40d374:	str	w12, [sp, #64]
  40d378:	ldr	w12, [sp, #24]
  40d37c:	strb	w12, [x8, #16]
  40d380:	ldr	x16, [x15]
  40d384:	mov	x0, x8
  40d388:	ldr	w1, [sp, #20]
  40d38c:	blr	x16
  40d390:	str	w0, [sp, #52]
  40d394:	ldr	w9, [sp, #52]
  40d398:	cbz	w9, 40d3a8 <ferror@plt+0xaad8>
  40d39c:	ldr	w8, [sp, #52]
  40d3a0:	stur	w8, [x29, #-4]
  40d3a4:	b	40d3cc <ferror@plt+0xaafc>
  40d3a8:	ldr	x8, [sp, #40]
  40d3ac:	ldr	x9, [x8, #8]
  40d3b0:	ldr	w0, [x9]
  40d3b4:	add	x1, sp, #0x38
  40d3b8:	mov	x2, #0xa0                  	// #160
  40d3bc:	mov	w10, wzr
  40d3c0:	mov	w3, w10
  40d3c4:	bl	402680 <send@plt>
  40d3c8:	stur	w0, [x29, #-4]
  40d3cc:	ldur	w0, [x29, #-4]
  40d3d0:	ldp	x29, x30, [sp, #240]
  40d3d4:	add	sp, sp, #0x100
  40d3d8:	ret
  40d3dc:	sub	sp, sp, #0x40
  40d3e0:	stp	x29, x30, [sp, #48]
  40d3e4:	add	x29, sp, #0x30
  40d3e8:	mov	x8, #0x1c                  	// #28
  40d3ec:	mov	w9, #0x1c                  	// #28
  40d3f0:	mov	w10, #0x5e                  	// #94
  40d3f4:	mov	w11, #0x301                 	// #769
  40d3f8:	mov	w12, wzr
  40d3fc:	mov	x13, sp
  40d400:	stur	x0, [x29, #-8]
  40d404:	stur	w1, [x29, #-12]
  40d408:	stur	w2, [x29, #-16]
  40d40c:	str	xzr, [sp]
  40d410:	str	xzr, [sp, #8]
  40d414:	str	xzr, [sp, #16]
  40d418:	str	wzr, [sp, #24]
  40d41c:	str	w9, [sp]
  40d420:	strh	w10, [x13, #4]
  40d424:	strh	w11, [x13, #6]
  40d428:	str	wzr, [sp, #12]
  40d42c:	ldur	x14, [x29, #-8]
  40d430:	ldr	w9, [x14, #28]
  40d434:	add	w9, w9, #0x1
  40d438:	str	w9, [x14, #28]
  40d43c:	ldur	x14, [x29, #-8]
  40d440:	str	w9, [x14, #32]
  40d444:	str	w9, [sp, #8]
  40d448:	ldur	w9, [x29, #-12]
  40d44c:	strb	w9, [x13, #16]
  40d450:	ldur	w9, [x29, #-16]
  40d454:	str	w9, [sp, #24]
  40d458:	ldur	x14, [x29, #-8]
  40d45c:	ldr	w0, [x14]
  40d460:	mov	x1, x13
  40d464:	mov	x2, x8
  40d468:	mov	w3, w12
  40d46c:	bl	402680 <send@plt>
  40d470:	ldp	x29, x30, [sp, #48]
  40d474:	add	sp, sp, #0x40
  40d478:	ret
  40d47c:	sub	sp, sp, #0x30
  40d480:	stp	x29, x30, [sp, #32]
  40d484:	add	x29, sp, #0x20
  40d488:	mov	w8, wzr
  40d48c:	stur	x0, [x29, #-8]
  40d490:	str	x1, [sp, #16]
  40d494:	str	w2, [sp, #12]
  40d498:	ldur	x9, [x29, #-8]
  40d49c:	ldr	w0, [x9]
  40d4a0:	ldr	x1, [sp, #16]
  40d4a4:	ldrsw	x2, [sp, #12]
  40d4a8:	mov	w3, w8
  40d4ac:	bl	402680 <send@plt>
  40d4b0:	ldp	x29, x30, [sp, #32]
  40d4b4:	add	sp, sp, #0x30
  40d4b8:	ret
  40d4bc:	stp	x29, x30, [sp, #-32]!
  40d4c0:	str	x28, [sp, #16]
  40d4c4:	mov	x29, sp
  40d4c8:	sub	sp, sp, #0x440
  40d4cc:	mov	w8, wzr
  40d4d0:	stur	x0, [x29, #-16]
  40d4d4:	stur	x1, [x29, #-24]
  40d4d8:	stur	w2, [x29, #-28]
  40d4dc:	ldur	x9, [x29, #-16]
  40d4e0:	ldr	w0, [x9]
  40d4e4:	ldur	x1, [x29, #-24]
  40d4e8:	ldursw	x2, [x29, #-28]
  40d4ec:	mov	w3, w8
  40d4f0:	bl	402680 <send@plt>
  40d4f4:	stur	w0, [x29, #-44]
  40d4f8:	ldur	w8, [x29, #-44]
  40d4fc:	cmp	w8, #0x0
  40d500:	cset	w8, ge  // ge = tcont
  40d504:	tbnz	w8, #0, 40d514 <ferror@plt+0xac44>
  40d508:	ldur	w8, [x29, #-44]
  40d50c:	stur	w8, [x29, #-4]
  40d510:	b	40d688 <ferror@plt+0xadb8>
  40d514:	ldur	x8, [x29, #-16]
  40d518:	ldr	w0, [x8]
  40d51c:	add	x1, sp, #0x14
  40d520:	mov	x2, #0x400                 	// #1024
  40d524:	mov	w3, #0x42                  	// #66
  40d528:	bl	402580 <recv@plt>
  40d52c:	stur	w0, [x29, #-44]
  40d530:	ldur	w9, [x29, #-44]
  40d534:	cmp	w9, #0x0
  40d538:	cset	w9, ge  // ge = tcont
  40d53c:	tbnz	w9, #0, 40d564 <ferror@plt+0xac94>
  40d540:	bl	402840 <__errno_location@plt>
  40d544:	ldr	w8, [x0]
  40d548:	cmp	w8, #0xb
  40d54c:	b.ne	40d558 <ferror@plt+0xac88>  // b.any
  40d550:	stur	wzr, [x29, #-4]
  40d554:	b	40d688 <ferror@plt+0xadb8>
  40d558:	mov	w8, #0xffffffff            	// #-1
  40d55c:	stur	w8, [x29, #-4]
  40d560:	b	40d688 <ferror@plt+0xadb8>
  40d564:	add	x8, sp, #0x14
  40d568:	stur	x8, [x29, #-40]
  40d56c:	ldur	w8, [x29, #-44]
  40d570:	mov	w9, #0x0                   	// #0
  40d574:	cmp	w8, #0x10
  40d578:	str	w9, [sp, #4]
  40d57c:	b.lt	40d5b4 <ferror@plt+0xace4>  // b.tstop
  40d580:	ldur	x8, [x29, #-40]
  40d584:	ldr	w9, [x8]
  40d588:	mov	w8, w9
  40d58c:	mov	w9, #0x0                   	// #0
  40d590:	cmp	x8, #0x10
  40d594:	str	w9, [sp, #4]
  40d598:	b.cc	40d5b4 <ferror@plt+0xace4>  // b.lo, b.ul, b.last
  40d59c:	ldur	x8, [x29, #-40]
  40d5a0:	ldr	w9, [x8]
  40d5a4:	ldur	w10, [x29, #-44]
  40d5a8:	cmp	w9, w10
  40d5ac:	cset	w9, ls  // ls = plast
  40d5b0:	str	w9, [sp, #4]
  40d5b4:	ldr	w8, [sp, #4]
  40d5b8:	tbnz	w8, #0, 40d5c0 <ferror@plt+0xacf0>
  40d5bc:	b	40d684 <ferror@plt+0xadb4>
  40d5c0:	ldur	x8, [x29, #-40]
  40d5c4:	ldrh	w9, [x8, #4]
  40d5c8:	cmp	w9, #0x2
  40d5cc:	b.ne	40d638 <ferror@plt+0xad68>  // b.any
  40d5d0:	ldur	x8, [x29, #-40]
  40d5d4:	add	x8, x8, #0x10
  40d5d8:	str	x8, [sp, #8]
  40d5dc:	ldur	x8, [x29, #-40]
  40d5e0:	ldr	w9, [x8]
  40d5e4:	mov	w8, w9
  40d5e8:	cmp	x8, #0x24
  40d5ec:	b.cs	40d60c <ferror@plt+0xad3c>  // b.hs, b.nlast
  40d5f0:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40d5f4:	ldr	x8, [x8, #3992]
  40d5f8:	ldr	x0, [x8]
  40d5fc:	adrp	x1, 411000 <ferror@plt+0xe730>
  40d600:	add	x1, x1, #0x68
  40d604:	bl	402890 <fprintf@plt>
  40d608:	b	40d62c <ferror@plt+0xad5c>
  40d60c:	ldr	x8, [sp, #8]
  40d610:	ldr	w9, [x8]
  40d614:	mov	w10, wzr
  40d618:	subs	w9, w10, w9
  40d61c:	str	w9, [sp]
  40d620:	bl	402840 <__errno_location@plt>
  40d624:	ldr	w9, [sp]
  40d628:	str	w9, [x0]
  40d62c:	mov	w8, #0xffffffff            	// #-1
  40d630:	stur	w8, [x29, #-4]
  40d634:	b	40d688 <ferror@plt+0xadb8>
  40d638:	ldur	x8, [x29, #-40]
  40d63c:	ldr	w9, [x8]
  40d640:	add	w9, w9, #0x4
  40d644:	subs	w9, w9, #0x1
  40d648:	and	w9, w9, #0xfffffffc
  40d64c:	ldur	w10, [x29, #-44]
  40d650:	subs	w9, w10, w9
  40d654:	stur	w9, [x29, #-44]
  40d658:	ldur	x8, [x29, #-40]
  40d65c:	ldur	x11, [x29, #-40]
  40d660:	ldr	w9, [x11]
  40d664:	add	w9, w9, #0x4
  40d668:	subs	w9, w9, #0x1
  40d66c:	and	w9, w9, #0xfffffffc
  40d670:	mov	w11, w9
  40d674:	ubfx	x11, x11, #0, #32
  40d678:	add	x8, x8, x11
  40d67c:	stur	x8, [x29, #-40]
  40d680:	b	40d56c <ferror@plt+0xac9c>
  40d684:	stur	wzr, [x29, #-4]
  40d688:	ldur	w0, [x29, #-4]
  40d68c:	add	sp, sp, #0x440
  40d690:	ldr	x28, [sp, #16]
  40d694:	ldp	x29, x30, [sp], #32
  40d698:	ret
  40d69c:	sub	sp, sp, #0xa0
  40d6a0:	stp	x29, x30, [sp, #144]
  40d6a4:	add	x29, sp, #0x90
  40d6a8:	mov	w8, #0x301                 	// #769
  40d6ac:	mov	w9, wzr
  40d6b0:	adrp	x10, 411000 <ferror@plt+0xe730>
  40d6b4:	add	x10, x10, #0x370
  40d6b8:	mov	x11, #0x10                  	// #16
  40d6bc:	mov	w12, #0xc                   	// #12
  40d6c0:	mov	x13, #0x2                   	// #2
  40d6c4:	mov	x14, xzr
  40d6c8:	sub	x15, x29, #0x2c
  40d6cc:	sub	x16, x29, #0x38
  40d6d0:	add	x17, sp, #0x38
  40d6d4:	mov	x18, sp
  40d6d8:	stur	x0, [x29, #-8]
  40d6dc:	stur	w1, [x29, #-12]
  40d6e0:	stur	x2, [x29, #-24]
  40d6e4:	stur	w3, [x29, #-28]
  40d6e8:	ldur	w1, [x29, #-28]
  40d6ec:	add	w1, w1, #0x10
  40d6f0:	stur	w1, [x29, #-44]
  40d6f4:	ldur	w1, [x29, #-12]
  40d6f8:	strh	w1, [x15, #4]
  40d6fc:	strh	w8, [x15, #6]
  40d700:	ldur	x0, [x29, #-8]
  40d704:	ldr	w8, [x0, #28]
  40d708:	add	w8, w8, #0x1
  40d70c:	str	w8, [x0, #28]
  40d710:	ldur	x0, [x29, #-8]
  40d714:	str	w8, [x0, #32]
  40d718:	stur	w8, [x29, #-36]
  40d71c:	stur	wzr, [x29, #-32]
  40d720:	ldr	x0, [x10]
  40d724:	stur	x0, [x29, #-56]
  40d728:	ldr	w8, [x10, #8]
  40d72c:	stur	w8, [x29, #-48]
  40d730:	str	x15, [sp, #56]
  40d734:	str	x11, [sp, #64]
  40d738:	ldur	x10, [x29, #-24]
  40d73c:	str	x10, [x17, #16]
  40d740:	ldursw	x10, [x29, #-28]
  40d744:	str	x10, [sp, #80]
  40d748:	str	x16, [sp]
  40d74c:	str	w12, [sp, #8]
  40d750:	str	x17, [x18, #16]
  40d754:	str	x13, [sp, #24]
  40d758:	str	x14, [x18, #32]
  40d75c:	str	xzr, [sp, #40]
  40d760:	str	wzr, [sp, #48]
  40d764:	ldur	x10, [x29, #-8]
  40d768:	ldr	w0, [x10]
  40d76c:	mov	x1, x18
  40d770:	mov	w2, w9
  40d774:	bl	4024d0 <sendmsg@plt>
  40d778:	ldp	x29, x30, [sp, #144]
  40d77c:	add	sp, sp, #0xa0
  40d780:	ret
  40d784:	sub	sp, sp, #0x80
  40d788:	stp	x29, x30, [sp, #112]
  40d78c:	add	x29, sp, #0x70
  40d790:	adrp	x8, 411000 <ferror@plt+0xe730>
  40d794:	add	x8, x8, #0x37c
  40d798:	mov	w9, #0xc                   	// #12
  40d79c:	mov	x10, #0x1                   	// #1
  40d7a0:	mov	x11, xzr
  40d7a4:	mov	w12, wzr
  40d7a8:	mov	w13, #0x301                 	// #769
  40d7ac:	sub	x14, x29, #0x20
  40d7b0:	sub	x15, x29, #0x30
  40d7b4:	add	x16, sp, #0x8
  40d7b8:	stur	x0, [x29, #-8]
  40d7bc:	stur	x1, [x29, #-16]
  40d7c0:	ldr	x17, [x8]
  40d7c4:	stur	x17, [x29, #-32]
  40d7c8:	ldr	w18, [x8, #8]
  40d7cc:	stur	w18, [x29, #-24]
  40d7d0:	ldur	x8, [x29, #-16]
  40d7d4:	stur	x8, [x29, #-48]
  40d7d8:	ldur	x8, [x29, #-16]
  40d7dc:	ldr	w18, [x8]
  40d7e0:	mov	w8, w18
  40d7e4:	stur	x8, [x29, #-40]
  40d7e8:	str	x14, [sp, #8]
  40d7ec:	str	w9, [sp, #16]
  40d7f0:	str	x15, [x16, #16]
  40d7f4:	str	x10, [sp, #32]
  40d7f8:	str	x11, [x16, #32]
  40d7fc:	str	xzr, [sp, #48]
  40d800:	str	wzr, [sp, #56]
  40d804:	ldur	x8, [x29, #-16]
  40d808:	strh	w13, [x8, #6]
  40d80c:	ldur	x8, [x29, #-16]
  40d810:	str	wzr, [x8, #12]
  40d814:	ldur	x8, [x29, #-8]
  40d818:	ldr	w9, [x8, #28]
  40d81c:	add	w9, w9, #0x1
  40d820:	str	w9, [x8, #28]
  40d824:	ldur	x8, [x29, #-8]
  40d828:	str	w9, [x8, #32]
  40d82c:	ldur	x8, [x29, #-16]
  40d830:	str	w9, [x8, #8]
  40d834:	ldur	x8, [x29, #-8]
  40d838:	ldr	w0, [x8]
  40d83c:	mov	x1, x16
  40d840:	mov	w2, w12
  40d844:	bl	4024d0 <sendmsg@plt>
  40d848:	ldp	x29, x30, [sp, #112]
  40d84c:	add	sp, sp, #0x80
  40d850:	ret
  40d854:	sub	sp, sp, #0x60
  40d858:	stp	x29, x30, [sp, #80]
  40d85c:	add	x29, sp, #0x50
  40d860:	mov	w8, #0x0                   	// #0
  40d864:	mov	x9, sp
  40d868:	stur	x0, [x29, #-8]
  40d86c:	stur	x1, [x29, #-16]
  40d870:	stur	x2, [x29, #-24]
  40d874:	sturh	w3, [x29, #-26]
  40d878:	ldur	x10, [x29, #-16]
  40d87c:	str	x10, [sp]
  40d880:	ldur	x10, [x29, #-24]
  40d884:	str	x10, [x9, #8]
  40d888:	ldurh	w11, [x29, #-26]
  40d88c:	strh	w11, [x9, #16]
  40d890:	str	xzr, [sp, #24]
  40d894:	str	xzr, [sp, #32]
  40d898:	str	xzr, [sp, #40]
  40d89c:	strh	w8, [x9, #40]
  40d8a0:	ldur	x0, [x29, #-8]
  40d8a4:	mov	x1, x9
  40d8a8:	bl	40d8b8 <ferror@plt+0xafe8>
  40d8ac:	ldp	x29, x30, [sp, #80]
  40d8b0:	add	sp, sp, #0x60
  40d8b4:	ret
  40d8b8:	sub	sp, sp, #0xd0
  40d8bc:	stp	x29, x30, [sp, #192]
  40d8c0:	add	x29, sp, #0xc0
  40d8c4:	sub	x8, x29, #0x18
  40d8c8:	mov	w9, #0xc                   	// #12
  40d8cc:	mov	x10, #0x1                   	// #1
  40d8d0:	mov	x11, xzr
  40d8d4:	adrp	x12, 421000 <ferror@plt+0x1e730>
  40d8d8:	ldr	x12, [x12, #3992]
  40d8dc:	sub	x13, x29, #0x24
  40d8e0:	sub	x14, x29, #0x38
  40d8e4:	add	x15, sp, #0x50
  40d8e8:	str	x0, [x8, #8]
  40d8ec:	str	x1, [x8]
  40d8f0:	str	x13, [sp, #80]
  40d8f4:	str	w9, [sp, #88]
  40d8f8:	str	x14, [x15, #16]
  40d8fc:	str	x10, [sp, #104]
  40d900:	str	x11, [x15, #32]
  40d904:	str	xzr, [sp, #120]
  40d908:	str	wzr, [sp, #128]
  40d90c:	str	wzr, [sp, #68]
  40d910:	str	x8, [sp, #24]
  40d914:	str	x12, [sp, #16]
  40d918:	str	wzr, [sp, #52]
  40d91c:	str	wzr, [sp, #48]
  40d920:	ldr	x8, [sp, #24]
  40d924:	ldr	x9, [x8, #8]
  40d928:	ldr	w0, [x9]
  40d92c:	add	x1, sp, #0x50
  40d930:	add	x2, sp, #0x48
  40d934:	bl	40f7fc <ferror@plt+0xcf2c>
  40d938:	str	w0, [sp, #64]
  40d93c:	ldr	w10, [sp, #64]
  40d940:	cmp	w10, #0x0
  40d944:	cset	w10, ge  // ge = tcont
  40d948:	tbnz	w10, #0, 40d958 <ferror@plt+0xb088>
  40d94c:	ldr	w8, [sp, #64]
  40d950:	stur	w8, [x29, #-4]
  40d954:	b	40dc40 <ferror@plt+0xb370>
  40d958:	ldr	x8, [sp, #24]
  40d95c:	ldr	x9, [x8, #8]
  40d960:	ldr	x9, [x9, #40]
  40d964:	cbz	x9, 40d998 <ferror@plt+0xb0c8>
  40d968:	ldr	x0, [sp, #72]
  40d96c:	ldr	w8, [sp, #64]
  40d970:	add	w8, w8, #0x4
  40d974:	subs	w8, w8, #0x1
  40d978:	and	w8, w8, #0xfffffffc
  40d97c:	mov	w9, w8
  40d980:	ubfx	x2, x9, #0, #32
  40d984:	ldr	x9, [sp, #24]
  40d988:	ldr	x10, [x9, #8]
  40d98c:	ldr	x3, [x10, #40]
  40d990:	mov	x1, #0x1                   	// #1
  40d994:	bl	4026d0 <fwrite@plt>
  40d998:	ldr	x8, [sp, #24]
  40d99c:	ldr	x9, [x8]
  40d9a0:	str	x9, [sp, #56]
  40d9a4:	ldr	x8, [sp, #56]
  40d9a8:	ldr	x8, [x8]
  40d9ac:	cbz	x8, 40dbb8 <ferror@plt+0xb2e8>
  40d9b0:	ldr	x8, [sp, #72]
  40d9b4:	str	x8, [sp, #40]
  40d9b8:	ldr	w9, [sp, #64]
  40d9bc:	str	w9, [sp, #48]
  40d9c0:	ldr	w8, [sp, #48]
  40d9c4:	mov	w9, #0x0                   	// #0
  40d9c8:	cmp	w8, #0x10
  40d9cc:	str	w9, [sp, #12]
  40d9d0:	b.lt	40da08 <ferror@plt+0xb138>  // b.tstop
  40d9d4:	ldr	x8, [sp, #40]
  40d9d8:	ldr	w9, [x8]
  40d9dc:	mov	w8, w9
  40d9e0:	mov	w9, #0x0                   	// #0
  40d9e4:	cmp	x8, #0x10
  40d9e8:	str	w9, [sp, #12]
  40d9ec:	b.cc	40da08 <ferror@plt+0xb138>  // b.lo, b.ul, b.last
  40d9f0:	ldr	x8, [sp, #40]
  40d9f4:	ldr	w9, [x8]
  40d9f8:	ldr	w10, [sp, #48]
  40d9fc:	cmp	w9, w10
  40da00:	cset	w9, ls  // ls = plast
  40da04:	str	w9, [sp, #12]
  40da08:	ldr	w8, [sp, #12]
  40da0c:	tbnz	w8, #0, 40da14 <ferror@plt+0xb144>
  40da10:	b	40dba8 <ferror@plt+0xb2d8>
  40da14:	str	wzr, [sp, #36]
  40da18:	ldr	x8, [sp, #56]
  40da1c:	ldrh	w9, [x8, #16]
  40da20:	ldr	x8, [sp, #40]
  40da24:	ldrh	w10, [x8, #6]
  40da28:	bic	w9, w10, w9
  40da2c:	strh	w9, [x8, #6]
  40da30:	ldur	w9, [x29, #-32]
  40da34:	cbnz	w9, 40da70 <ferror@plt+0xb1a0>
  40da38:	ldr	x8, [sp, #40]
  40da3c:	ldr	w9, [x8, #12]
  40da40:	ldr	x8, [sp, #24]
  40da44:	ldr	x10, [x8, #8]
  40da48:	ldr	w11, [x10, #8]
  40da4c:	cmp	w9, w11
  40da50:	b.ne	40da70 <ferror@plt+0xb1a0>  // b.any
  40da54:	ldr	x8, [sp, #40]
  40da58:	ldr	w9, [x8, #8]
  40da5c:	ldr	x8, [sp, #24]
  40da60:	ldr	x10, [x8, #8]
  40da64:	ldr	w11, [x10, #32]
  40da68:	cmp	w9, w11
  40da6c:	b.eq	40da74 <ferror@plt+0xb1a4>  // b.none
  40da70:	b	40db5c <ferror@plt+0xb28c>
  40da74:	ldr	x8, [sp, #40]
  40da78:	ldrh	w9, [x8, #6]
  40da7c:	and	w9, w9, #0x10
  40da80:	cbz	w9, 40da8c <ferror@plt+0xb1bc>
  40da84:	mov	w8, #0x1                   	// #1
  40da88:	str	w8, [sp, #68]
  40da8c:	ldr	x8, [sp, #40]
  40da90:	ldrh	w9, [x8, #4]
  40da94:	cmp	w9, #0x3
  40da98:	b.ne	40dad8 <ferror@plt+0xb208>  // b.any
  40da9c:	ldr	x0, [sp, #40]
  40daa0:	bl	40f940 <ferror@plt+0xd070>
  40daa4:	str	w0, [sp, #36]
  40daa8:	ldr	w8, [sp, #36]
  40daac:	cmp	w8, #0x0
  40dab0:	cset	w8, ge  // ge = tcont
  40dab4:	tbnz	w8, #0, 40dacc <ferror@plt+0xb1fc>
  40dab8:	ldr	x0, [sp, #72]
  40dabc:	bl	402650 <free@plt>
  40dac0:	mov	w8, #0xffffffff            	// #-1
  40dac4:	stur	w8, [x29, #-4]
  40dac8:	b	40dc40 <ferror@plt+0xb370>
  40dacc:	mov	w8, #0x1                   	// #1
  40dad0:	str	w8, [sp, #52]
  40dad4:	b	40dba8 <ferror@plt+0xb2d8>
  40dad8:	ldr	x8, [sp, #40]
  40dadc:	ldrh	w9, [x8, #4]
  40dae0:	cmp	w9, #0x2
  40dae4:	b.ne	40db0c <ferror@plt+0xb23c>  // b.any
  40dae8:	ldr	x8, [sp, #24]
  40daec:	ldr	x0, [x8, #8]
  40daf0:	ldr	x1, [sp, #40]
  40daf4:	bl	40fa80 <ferror@plt+0xd1b0>
  40daf8:	ldr	x0, [sp, #72]
  40dafc:	bl	402650 <free@plt>
  40db00:	mov	w9, #0xffffffff            	// #-1
  40db04:	stur	w9, [x29, #-4]
  40db08:	b	40dc40 <ferror@plt+0xb370>
  40db0c:	ldr	x8, [sp, #24]
  40db10:	ldr	x9, [x8, #8]
  40db14:	ldr	x9, [x9, #40]
  40db18:	cbnz	x9, 40db5c <ferror@plt+0xb28c>
  40db1c:	ldr	x8, [sp, #56]
  40db20:	ldr	x8, [x8]
  40db24:	ldr	x0, [sp, #40]
  40db28:	ldr	x9, [sp, #56]
  40db2c:	ldr	x1, [x9, #8]
  40db30:	blr	x8
  40db34:	str	w0, [sp, #36]
  40db38:	ldr	w10, [sp, #36]
  40db3c:	cmp	w10, #0x0
  40db40:	cset	w10, ge  // ge = tcont
  40db44:	tbnz	w10, #0, 40db5c <ferror@plt+0xb28c>
  40db48:	ldr	x0, [sp, #72]
  40db4c:	bl	402650 <free@plt>
  40db50:	ldr	w8, [sp, #36]
  40db54:	stur	w8, [x29, #-4]
  40db58:	b	40dc40 <ferror@plt+0xb370>
  40db5c:	ldr	x8, [sp, #40]
  40db60:	ldr	w9, [x8]
  40db64:	add	w9, w9, #0x4
  40db68:	subs	w9, w9, #0x1
  40db6c:	and	w9, w9, #0xfffffffc
  40db70:	ldr	w10, [sp, #48]
  40db74:	subs	w9, w10, w9
  40db78:	str	w9, [sp, #48]
  40db7c:	ldr	x8, [sp, #40]
  40db80:	ldr	x11, [sp, #40]
  40db84:	ldr	w9, [x11]
  40db88:	add	w9, w9, #0x4
  40db8c:	subs	w9, w9, #0x1
  40db90:	and	w9, w9, #0xfffffffc
  40db94:	mov	w11, w9
  40db98:	ubfx	x11, x11, #0, #32
  40db9c:	add	x8, x8, x11
  40dba0:	str	x8, [sp, #40]
  40dba4:	b	40d9c0 <ferror@plt+0xb0f0>
  40dba8:	ldr	x8, [sp, #56]
  40dbac:	add	x8, x8, #0x18
  40dbb0:	str	x8, [sp, #56]
  40dbb4:	b	40d9a4 <ferror@plt+0xb0d4>
  40dbb8:	ldr	x0, [sp, #72]
  40dbbc:	bl	402650 <free@plt>
  40dbc0:	ldr	w8, [sp, #52]
  40dbc4:	cbz	w8, 40dbec <ferror@plt+0xb31c>
  40dbc8:	ldr	w8, [sp, #68]
  40dbcc:	cbz	w8, 40dbe4 <ferror@plt+0xb314>
  40dbd0:	ldr	x8, [sp, #16]
  40dbd4:	ldr	x0, [x8]
  40dbd8:	adrp	x1, 411000 <ferror@plt+0xe730>
  40dbdc:	add	x1, x1, #0x276
  40dbe0:	bl	402890 <fprintf@plt>
  40dbe4:	stur	wzr, [x29, #-4]
  40dbe8:	b	40dc40 <ferror@plt+0xb370>
  40dbec:	ldr	w8, [sp, #128]
  40dbf0:	and	w8, w8, #0x20
  40dbf4:	cbz	w8, 40dc10 <ferror@plt+0xb340>
  40dbf8:	ldr	x8, [sp, #16]
  40dbfc:	ldr	x0, [x8]
  40dc00:	adrp	x1, 411000 <ferror@plt+0xe730>
  40dc04:	add	x1, x1, #0x10e
  40dc08:	bl	402890 <fprintf@plt>
  40dc0c:	b	40d918 <ferror@plt+0xb048>
  40dc10:	ldr	w8, [sp, #48]
  40dc14:	cbz	w8, 40dc3c <ferror@plt+0xb36c>
  40dc18:	ldr	x8, [sp, #16]
  40dc1c:	ldr	x0, [x8]
  40dc20:	ldr	w2, [sp, #48]
  40dc24:	adrp	x1, 411000 <ferror@plt+0xe730>
  40dc28:	add	x1, x1, #0x121
  40dc2c:	bl	402890 <fprintf@plt>
  40dc30:	mov	w9, #0x1                   	// #1
  40dc34:	mov	w0, w9
  40dc38:	bl	402230 <exit@plt>
  40dc3c:	b	40d918 <ferror@plt+0xb048>
  40dc40:	ldur	w0, [x29, #-4]
  40dc44:	ldp	x29, x30, [sp, #192]
  40dc48:	add	sp, sp, #0xd0
  40dc4c:	ret
  40dc50:	sub	sp, sp, #0x30
  40dc54:	stp	x29, x30, [sp, #32]
  40dc58:	add	x29, sp, #0x20
  40dc5c:	mov	x8, xzr
  40dc60:	stur	x0, [x29, #-8]
  40dc64:	str	x1, [sp, #16]
  40dc68:	str	x2, [sp, #8]
  40dc6c:	ldur	x0, [x29, #-8]
  40dc70:	ldr	x1, [sp, #16]
  40dc74:	ldr	x2, [sp, #8]
  40dc78:	mov	w9, #0x1                   	// #1
  40dc7c:	and	w3, w9, #0x1
  40dc80:	mov	x4, x8
  40dc84:	bl	40dc94 <ferror@plt+0xb3c4>
  40dc88:	ldp	x29, x30, [sp, #32]
  40dc8c:	add	sp, sp, #0x30
  40dc90:	ret
  40dc94:	sub	sp, sp, #0x50
  40dc98:	stp	x29, x30, [sp, #64]
  40dc9c:	add	x29, sp, #0x40
  40dca0:	mov	x8, #0x1                   	// #1
  40dca4:	add	x9, sp, #0x8
  40dca8:	stur	x0, [x29, #-8]
  40dcac:	stur	x1, [x29, #-16]
  40dcb0:	stur	x2, [x29, #-24]
  40dcb4:	mov	w10, #0x1                   	// #1
  40dcb8:	and	w10, w3, w10
  40dcbc:	sturb	w10, [x29, #-25]
  40dcc0:	str	x4, [sp, #24]
  40dcc4:	ldur	x11, [x29, #-16]
  40dcc8:	str	x11, [sp, #8]
  40dccc:	ldur	x11, [x29, #-16]
  40dcd0:	ldr	w10, [x11]
  40dcd4:	mov	w11, w10
  40dcd8:	str	x11, [sp, #16]
  40dcdc:	ldur	x0, [x29, #-8]
  40dce0:	ldur	x3, [x29, #-24]
  40dce4:	ldurb	w10, [x29, #-25]
  40dce8:	ldr	x5, [sp, #24]
  40dcec:	mov	x1, x9
  40dcf0:	mov	x2, x8
  40dcf4:	and	w4, w10, #0x1
  40dcf8:	bl	40dd54 <ferror@plt+0xb484>
  40dcfc:	ldp	x29, x30, [sp, #64]
  40dd00:	add	sp, sp, #0x50
  40dd04:	ret
  40dd08:	sub	sp, sp, #0x30
  40dd0c:	stp	x29, x30, [sp, #32]
  40dd10:	add	x29, sp, #0x20
  40dd14:	mov	x8, xzr
  40dd18:	stur	x0, [x29, #-8]
  40dd1c:	str	x1, [sp, #16]
  40dd20:	str	x2, [sp, #8]
  40dd24:	str	x3, [sp]
  40dd28:	ldur	x0, [x29, #-8]
  40dd2c:	ldr	x1, [sp, #16]
  40dd30:	ldr	x2, [sp, #8]
  40dd34:	ldr	x3, [sp]
  40dd38:	mov	w9, #0x1                   	// #1
  40dd3c:	and	w4, w9, #0x1
  40dd40:	mov	x5, x8
  40dd44:	bl	40dd54 <ferror@plt+0xb484>
  40dd48:	ldp	x29, x30, [sp, #32]
  40dd4c:	add	sp, sp, #0x30
  40dd50:	ret
  40dd54:	sub	sp, sp, #0xf0
  40dd58:	stp	x29, x30, [sp, #224]
  40dd5c:	add	x29, sp, #0xe0
  40dd60:	sub	x8, x29, #0x38
  40dd64:	adrp	x9, 411000 <ferror@plt+0xe730>
  40dd68:	add	x9, x9, #0x394
  40dd6c:	mov	w10, #0xc                   	// #12
  40dd70:	mov	x11, xzr
  40dd74:	mov	w12, #0x1                   	// #1
  40dd78:	adrp	x13, 421000 <ferror@plt+0x1e730>
  40dd7c:	ldr	x13, [x13, #3992]
  40dd80:	sub	x14, x29, #0x48
  40dd84:	add	x15, sp, #0x50
  40dd88:	str	x0, [x8, #40]
  40dd8c:	str	x1, [x8, #32]
  40dd90:	str	x2, [x8, #24]
  40dd94:	str	x3, [x8, #16]
  40dd98:	and	w12, w4, w12
  40dd9c:	sturb	w12, [x29, #-41]
  40dda0:	str	x5, [x8]
  40dda4:	ldr	x16, [x9]
  40dda8:	stur	x16, [x29, #-72]
  40ddac:	ldr	w12, [x9, #8]
  40ddb0:	stur	w12, [x29, #-64]
  40ddb4:	str	x14, [sp, #80]
  40ddb8:	str	w10, [sp, #88]
  40ddbc:	ldr	x9, [x8, #32]
  40ddc0:	str	x9, [x15, #16]
  40ddc4:	ldr	x9, [x8, #24]
  40ddc8:	str	x9, [sp, #104]
  40ddcc:	str	x11, [x15, #32]
  40ddd0:	str	xzr, [sp, #120]
  40ddd4:	str	wzr, [sp, #128]
  40ddd8:	str	wzr, [sp, #76]
  40dddc:	str	wzr, [sp, #60]
  40dde0:	str	x8, [sp, #16]
  40dde4:	str	x13, [sp, #8]
  40dde8:	ldrsw	x8, [sp, #60]
  40ddec:	ldr	x9, [sp, #16]
  40ddf0:	ldr	x10, [x9, #24]
  40ddf4:	cmp	x8, x10
  40ddf8:	b.cs	40de60 <ferror@plt+0xb590>  // b.hs, b.nlast
  40ddfc:	ldr	x8, [sp, #16]
  40de00:	ldr	x9, [x8, #32]
  40de04:	ldrsw	x10, [sp, #60]
  40de08:	mov	x11, #0x10                  	// #16
  40de0c:	mul	x10, x11, x10
  40de10:	add	x9, x9, x10
  40de14:	ldr	x9, [x9]
  40de18:	str	x9, [sp, #64]
  40de1c:	ldr	x9, [x8, #40]
  40de20:	ldr	w12, [x9, #28]
  40de24:	add	w12, w12, #0x1
  40de28:	str	w12, [x9, #28]
  40de2c:	str	w12, [sp, #76]
  40de30:	ldr	x9, [sp, #64]
  40de34:	str	w12, [x9, #8]
  40de38:	ldr	x9, [x8, #16]
  40de3c:	cbnz	x9, 40de50 <ferror@plt+0xb580>
  40de40:	ldr	x8, [sp, #64]
  40de44:	ldrh	w9, [x8, #6]
  40de48:	orr	w9, w9, #0x4
  40de4c:	strh	w9, [x8, #6]
  40de50:	ldr	w8, [sp, #60]
  40de54:	add	w8, w8, #0x1
  40de58:	str	w8, [sp, #60]
  40de5c:	b	40dde8 <ferror@plt+0xb518>
  40de60:	ldr	x8, [sp, #16]
  40de64:	ldr	x9, [x8, #40]
  40de68:	ldr	w0, [x9]
  40de6c:	add	x1, sp, #0x50
  40de70:	mov	w10, wzr
  40de74:	mov	w2, w10
  40de78:	bl	4024d0 <sendmsg@plt>
  40de7c:	str	w0, [sp, #56]
  40de80:	ldr	w10, [sp, #56]
  40de84:	cmp	w10, #0x0
  40de88:	cset	w10, ge  // ge = tcont
  40de8c:	tbnz	w10, #0, 40dea8 <ferror@plt+0xb5d8>
  40de90:	adrp	x0, 411000 <ferror@plt+0xe730>
  40de94:	add	x0, x0, #0x30d
  40de98:	bl	402240 <perror@plt>
  40de9c:	mov	w8, #0xffffffff            	// #-1
  40dea0:	stur	w8, [x29, #-4]
  40dea4:	b	40e298 <ferror@plt+0xb9c8>
  40dea8:	add	x8, sp, #0x50
  40deac:	sub	x9, x29, #0x58
  40deb0:	str	x9, [x8, #16]
  40deb4:	mov	x8, #0x1                   	// #1
  40deb8:	str	x8, [sp, #104]
  40debc:	str	wzr, [sp, #60]
  40dec0:	ldr	x8, [sp, #16]
  40dec4:	ldr	x9, [x8, #40]
  40dec8:	ldr	w0, [x9]
  40decc:	add	x1, sp, #0x50
  40ded0:	add	x2, sp, #0x30
  40ded4:	bl	40f7fc <ferror@plt+0xcf2c>
  40ded8:	str	w0, [sp, #56]
  40dedc:	ldr	w10, [sp, #60]
  40dee0:	add	w10, w10, #0x1
  40dee4:	str	w10, [sp, #60]
  40dee8:	ldr	w10, [sp, #56]
  40deec:	cmp	w10, #0x0
  40def0:	cset	w10, ge  // ge = tcont
  40def4:	tbnz	w10, #0, 40df04 <ferror@plt+0xb634>
  40def8:	ldr	w8, [sp, #56]
  40defc:	stur	w8, [x29, #-4]
  40df00:	b	40e298 <ferror@plt+0xb9c8>
  40df04:	ldr	w8, [sp, #88]
  40df08:	mov	w9, w8
  40df0c:	cmp	x9, #0xc
  40df10:	b.eq	40df38 <ferror@plt+0xb668>  // b.none
  40df14:	ldr	x8, [sp, #8]
  40df18:	ldr	x0, [x8]
  40df1c:	ldr	w2, [sp, #88]
  40df20:	adrp	x1, 411000 <ferror@plt+0xe730>
  40df24:	add	x1, x1, #0x326
  40df28:	bl	402890 <fprintf@plt>
  40df2c:	mov	w9, #0x1                   	// #1
  40df30:	mov	w0, w9
  40df34:	bl	402230 <exit@plt>
  40df38:	ldr	x8, [sp, #48]
  40df3c:	str	x8, [sp, #64]
  40df40:	ldrsw	x8, [sp, #56]
  40df44:	cmp	x8, #0x10
  40df48:	b.cc	40e23c <ferror@plt+0xb96c>  // b.lo, b.ul, b.last
  40df4c:	ldr	x8, [sp, #64]
  40df50:	ldr	w9, [x8]
  40df54:	str	w9, [sp, #44]
  40df58:	ldrsw	x8, [sp, #44]
  40df5c:	subs	x8, x8, #0x10
  40df60:	str	w8, [sp, #40]
  40df64:	ldr	w8, [sp, #40]
  40df68:	cmp	w8, #0x0
  40df6c:	cset	w8, lt  // lt = tstop
  40df70:	tbnz	w8, #0, 40df84 <ferror@plt+0xb6b4>
  40df74:	ldr	w8, [sp, #44]
  40df78:	ldr	w9, [sp, #56]
  40df7c:	cmp	w8, w9
  40df80:	b.le	40dfe0 <ferror@plt+0xb710>
  40df84:	ldr	w8, [sp, #128]
  40df88:	and	w8, w8, #0x20
  40df8c:	cbz	w8, 40dfbc <ferror@plt+0xb6ec>
  40df90:	ldr	x8, [sp, #8]
  40df94:	ldr	x0, [x8]
  40df98:	adrp	x1, 411000 <ferror@plt+0xe730>
  40df9c:	add	x1, x1, #0xdd
  40dfa0:	bl	402890 <fprintf@plt>
  40dfa4:	ldr	x8, [sp, #48]
  40dfa8:	mov	x0, x8
  40dfac:	bl	402650 <free@plt>
  40dfb0:	mov	w9, #0xffffffff            	// #-1
  40dfb4:	stur	w9, [x29, #-4]
  40dfb8:	b	40e298 <ferror@plt+0xb9c8>
  40dfbc:	ldr	x8, [sp, #8]
  40dfc0:	ldr	x0, [x8]
  40dfc4:	ldr	w2, [sp, #44]
  40dfc8:	adrp	x1, 411000 <ferror@plt+0xe730>
  40dfcc:	add	x1, x1, #0xf0
  40dfd0:	bl	402890 <fprintf@plt>
  40dfd4:	mov	w9, #0x1                   	// #1
  40dfd8:	mov	w0, w9
  40dfdc:	bl	402230 <exit@plt>
  40dfe0:	ldur	w8, [x29, #-68]
  40dfe4:	cbnz	w8, 40e040 <ferror@plt+0xb770>
  40dfe8:	ldr	x8, [sp, #64]
  40dfec:	ldr	w9, [x8, #12]
  40dff0:	ldr	x8, [sp, #16]
  40dff4:	ldr	x10, [x8, #40]
  40dff8:	ldr	w11, [x10, #8]
  40dffc:	cmp	w9, w11
  40e000:	b.ne	40e040 <ferror@plt+0xb770>  // b.any
  40e004:	ldr	x8, [sp, #64]
  40e008:	ldr	w9, [x8, #8]
  40e00c:	ldr	w10, [sp, #76]
  40e010:	cmp	w9, w10
  40e014:	b.hi	40e040 <ferror@plt+0xb770>  // b.pmore
  40e018:	ldr	x8, [sp, #64]
  40e01c:	ldr	w9, [x8, #8]
  40e020:	mov	w8, w9
  40e024:	ldr	w9, [sp, #76]
  40e028:	mov	w10, w9
  40e02c:	ldr	x11, [sp, #16]
  40e030:	ldr	x12, [x11, #24]
  40e034:	subs	x10, x10, x12
  40e038:	cmp	x8, x10
  40e03c:	b.cs	40e084 <ferror@plt+0xb7b4>  // b.hs, b.nlast
  40e040:	ldr	w8, [sp, #44]
  40e044:	add	w8, w8, #0x4
  40e048:	subs	w8, w8, #0x1
  40e04c:	and	w8, w8, #0xfffffffc
  40e050:	ldr	w9, [sp, #56]
  40e054:	subs	w8, w9, w8
  40e058:	str	w8, [sp, #56]
  40e05c:	ldr	x10, [sp, #64]
  40e060:	ldr	w8, [sp, #44]
  40e064:	add	w8, w8, #0x4
  40e068:	subs	w8, w8, #0x1
  40e06c:	and	w8, w8, #0xfffffffc
  40e070:	mov	w11, w8
  40e074:	ubfx	x11, x11, #0, #32
  40e078:	add	x10, x10, x11
  40e07c:	str	x10, [sp, #64]
  40e080:	b	40df40 <ferror@plt+0xb670>
  40e084:	ldr	x8, [sp, #64]
  40e088:	ldrh	w9, [x8, #4]
  40e08c:	cmp	w9, #0x2
  40e090:	b.ne	40e1c0 <ferror@plt+0xb8f0>  // b.any
  40e094:	ldr	x8, [sp, #64]
  40e098:	add	x8, x8, #0x10
  40e09c:	str	x8, [sp, #32]
  40e0a0:	ldr	x8, [sp, #32]
  40e0a4:	ldr	w9, [x8]
  40e0a8:	str	w9, [sp, #28]
  40e0ac:	ldrsw	x8, [sp, #40]
  40e0b0:	cmp	x8, #0x14
  40e0b4:	b.cs	40e0e4 <ferror@plt+0xb814>  // b.hs, b.nlast
  40e0b8:	ldr	x8, [sp, #8]
  40e0bc:	ldr	x0, [x8]
  40e0c0:	adrp	x1, 411000 <ferror@plt+0xe730>
  40e0c4:	add	x1, x1, #0x68
  40e0c8:	bl	402890 <fprintf@plt>
  40e0cc:	ldr	x8, [sp, #48]
  40e0d0:	mov	x0, x8
  40e0d4:	bl	402650 <free@plt>
  40e0d8:	mov	w9, #0xffffffff            	// #-1
  40e0dc:	stur	w9, [x29, #-4]
  40e0e0:	b	40e298 <ferror@plt+0xb9c8>
  40e0e4:	ldr	w8, [sp, #28]
  40e0e8:	cbnz	w8, 40e100 <ferror@plt+0xb830>
  40e0ec:	ldr	x0, [sp, #64]
  40e0f0:	ldr	x8, [sp, #16]
  40e0f4:	ldr	x1, [x8]
  40e0f8:	bl	40c424 <ferror@plt+0x9b54>
  40e0fc:	b	40e150 <ferror@plt+0xb880>
  40e100:	ldr	w8, [sp, #28]
  40e104:	mov	w9, wzr
  40e108:	subs	w8, w9, w8
  40e10c:	str	w8, [sp, #4]
  40e110:	bl	402840 <__errno_location@plt>
  40e114:	ldr	w8, [sp, #4]
  40e118:	str	w8, [x0]
  40e11c:	ldr	x10, [sp, #16]
  40e120:	ldr	x11, [x10, #40]
  40e124:	ldr	w9, [x11, #36]
  40e128:	cmp	w9, #0x4
  40e12c:	b.eq	40e150 <ferror@plt+0xb880>  // b.none
  40e130:	ldurb	w8, [x29, #-41]
  40e134:	tbnz	w8, #0, 40e13c <ferror@plt+0xb86c>
  40e138:	b	40e150 <ferror@plt+0xb880>
  40e13c:	ldr	x0, [sp, #64]
  40e140:	ldr	x1, [sp, #32]
  40e144:	ldr	x8, [sp, #16]
  40e148:	ldr	x2, [x8]
  40e14c:	bl	40fc74 <ferror@plt+0xd3a4>
  40e150:	ldr	x8, [sp, #16]
  40e154:	ldr	x9, [x8, #16]
  40e158:	cbz	x9, 40e170 <ferror@plt+0xb8a0>
  40e15c:	ldr	x8, [sp, #48]
  40e160:	ldr	x9, [sp, #16]
  40e164:	ldr	x10, [x9, #16]
  40e168:	str	x8, [x10]
  40e16c:	b	40e178 <ferror@plt+0xb8a8>
  40e170:	ldr	x0, [sp, #48]
  40e174:	bl	402650 <free@plt>
  40e178:	ldrsw	x8, [sp, #60]
  40e17c:	ldr	x9, [sp, #16]
  40e180:	ldr	x10, [x9, #24]
  40e184:	cmp	x8, x10
  40e188:	b.cs	40e190 <ferror@plt+0xb8c0>  // b.hs, b.nlast
  40e18c:	b	40dec0 <ferror@plt+0xb5f0>
  40e190:	ldr	w8, [sp, #28]
  40e194:	cbz	w8, 40e1ac <ferror@plt+0xb8dc>
  40e198:	ldr	w8, [sp, #60]
  40e19c:	mov	w9, wzr
  40e1a0:	subs	w8, w9, w8
  40e1a4:	str	w8, [sp]
  40e1a8:	b	40e1b4 <ferror@plt+0xb8e4>
  40e1ac:	mov	w8, wzr
  40e1b0:	str	w8, [sp]
  40e1b4:	ldr	w8, [sp]
  40e1b8:	stur	w8, [x29, #-4]
  40e1bc:	b	40e298 <ferror@plt+0xb9c8>
  40e1c0:	ldr	x8, [sp, #16]
  40e1c4:	ldr	x9, [x8, #16]
  40e1c8:	cbz	x9, 40e1e4 <ferror@plt+0xb914>
  40e1cc:	ldr	x8, [sp, #48]
  40e1d0:	ldr	x9, [sp, #16]
  40e1d4:	ldr	x10, [x9, #16]
  40e1d8:	str	x8, [x10]
  40e1dc:	stur	wzr, [x29, #-4]
  40e1e0:	b	40e298 <ferror@plt+0xb9c8>
  40e1e4:	ldr	x8, [sp, #8]
  40e1e8:	ldr	x0, [x8]
  40e1ec:	adrp	x1, 411000 <ferror@plt+0xe730>
  40e1f0:	add	x1, x1, #0x343
  40e1f4:	bl	402890 <fprintf@plt>
  40e1f8:	ldr	w9, [sp, #44]
  40e1fc:	add	w9, w9, #0x4
  40e200:	subs	w9, w9, #0x1
  40e204:	and	w9, w9, #0xfffffffc
  40e208:	ldr	w10, [sp, #56]
  40e20c:	subs	w9, w10, w9
  40e210:	str	w9, [sp, #56]
  40e214:	ldr	x8, [sp, #64]
  40e218:	ldr	w9, [sp, #44]
  40e21c:	add	w9, w9, #0x4
  40e220:	subs	w9, w9, #0x1
  40e224:	and	w9, w9, #0xfffffffc
  40e228:	mov	w11, w9
  40e22c:	ubfx	x11, x11, #0, #32
  40e230:	add	x8, x8, x11
  40e234:	str	x8, [sp, #64]
  40e238:	b	40df40 <ferror@plt+0xb670>
  40e23c:	ldr	x0, [sp, #48]
  40e240:	bl	402650 <free@plt>
  40e244:	ldr	w8, [sp, #128]
  40e248:	and	w8, w8, #0x20
  40e24c:	cbz	w8, 40e268 <ferror@plt+0xb998>
  40e250:	ldr	x8, [sp, #8]
  40e254:	ldr	x0, [x8]
  40e258:	adrp	x1, 411000 <ferror@plt+0xe730>
  40e25c:	add	x1, x1, #0x10e
  40e260:	bl	402890 <fprintf@plt>
  40e264:	b	40dec0 <ferror@plt+0xb5f0>
  40e268:	ldr	w8, [sp, #56]
  40e26c:	cbz	w8, 40e294 <ferror@plt+0xb9c4>
  40e270:	ldr	x8, [sp, #8]
  40e274:	ldr	x0, [x8]
  40e278:	ldr	w2, [sp, #56]
  40e27c:	adrp	x1, 411000 <ferror@plt+0xe730>
  40e280:	add	x1, x1, #0x121
  40e284:	bl	402890 <fprintf@plt>
  40e288:	mov	w9, #0x1                   	// #1
  40e28c:	mov	w0, w9
  40e290:	bl	402230 <exit@plt>
  40e294:	b	40dec0 <ferror@plt+0xb5f0>
  40e298:	ldur	w0, [x29, #-4]
  40e29c:	ldp	x29, x30, [sp, #224]
  40e2a0:	add	sp, sp, #0xf0
  40e2a4:	ret
  40e2a8:	sub	sp, sp, #0x30
  40e2ac:	stp	x29, x30, [sp, #32]
  40e2b0:	add	x29, sp, #0x20
  40e2b4:	mov	x8, xzr
  40e2b8:	stur	x0, [x29, #-8]
  40e2bc:	str	x1, [sp, #16]
  40e2c0:	str	x2, [sp, #8]
  40e2c4:	ldur	x0, [x29, #-8]
  40e2c8:	ldr	x1, [sp, #16]
  40e2cc:	ldr	x2, [sp, #8]
  40e2d0:	mov	w9, wzr
  40e2d4:	and	w3, w9, #0x1
  40e2d8:	mov	x4, x8
  40e2dc:	bl	40dc94 <ferror@plt+0xb3c4>
  40e2e0:	ldp	x29, x30, [sp, #32]
  40e2e4:	add	sp, sp, #0x30
  40e2e8:	ret
  40e2ec:	sub	sp, sp, #0x30
  40e2f0:	stp	x29, x30, [sp, #32]
  40e2f4:	add	x29, sp, #0x20
  40e2f8:	mov	w8, #0x1                   	// #1
  40e2fc:	mov	w1, #0x10e                 	// #270
  40e300:	mov	w2, #0x8                   	// #8
  40e304:	mov	w4, #0x4                   	// #4
  40e308:	add	x3, sp, #0xc
  40e30c:	str	x0, [sp, #16]
  40e310:	str	w8, [sp, #12]
  40e314:	ldr	x9, [sp, #16]
  40e318:	ldr	w0, [x9]
  40e31c:	bl	402400 <setsockopt@plt>
  40e320:	cmp	w0, #0x0
  40e324:	cset	w8, ge  // ge = tcont
  40e328:	tbnz	w8, #0, 40e344 <ferror@plt+0xba74>
  40e32c:	adrp	x0, 411000 <ferror@plt+0xe730>
  40e330:	add	x0, x0, #0x79
  40e334:	bl	402240 <perror@plt>
  40e338:	mov	w8, #0xffffffff            	// #-1
  40e33c:	stur	w8, [x29, #-4]
  40e340:	b	40e358 <ferror@plt+0xba88>
  40e344:	ldr	x8, [sp, #16]
  40e348:	ldr	w9, [x8, #48]
  40e34c:	orr	w9, w9, #0x1
  40e350:	str	w9, [x8, #48]
  40e354:	stur	wzr, [x29, #-4]
  40e358:	ldur	w0, [x29, #-4]
  40e35c:	ldp	x29, x30, [sp, #32]
  40e360:	add	sp, sp, #0x30
  40e364:	ret
  40e368:	stp	x29, x30, [sp, #-32]!
  40e36c:	str	x28, [sp, #16]
  40e370:	mov	x29, sp
  40e374:	sub	sp, sp, #0x6, lsl #12
  40e378:	sub	sp, sp, #0xe0
  40e37c:	sub	x8, x29, #0x88
  40e380:	adrp	x9, 411000 <ferror@plt+0xe730>
  40e384:	add	x9, x9, #0x388
  40e388:	mov	w10, #0xc                   	// #12
  40e38c:	mov	x11, #0x1                   	// #1
  40e390:	mov	x12, xzr
  40e394:	adrp	x13, 421000 <ferror@plt+0x1e730>
  40e398:	ldr	x13, [x13, #3992]
  40e39c:	sub	x14, x29, #0x40
  40e3a0:	sub	x15, x29, #0x50
  40e3a4:	sub	x16, x29, #0x88
  40e3a8:	str	x0, [x8, #120]
  40e3ac:	str	x1, [x8, #112]
  40e3b0:	str	x2, [x8, #104]
  40e3b4:	ldr	x17, [x9]
  40e3b8:	str	x17, [x8, #72]
  40e3bc:	ldr	w18, [x9, #8]
  40e3c0:	str	w18, [x8, #80]
  40e3c4:	str	x14, [x8]
  40e3c8:	str	w10, [x8, #8]
  40e3cc:	str	x15, [x16, #16]
  40e3d0:	str	x11, [x8, #24]
  40e3d4:	str	x12, [x16, #32]
  40e3d8:	str	xzr, [x8, #40]
  40e3dc:	str	wzr, [x8, #48]
  40e3e0:	ldr	x9, [x8, #120]
  40e3e4:	ldr	w10, [x9, #48]
  40e3e8:	and	w10, w10, #0x1
  40e3ec:	str	x8, [sp, #40]
  40e3f0:	str	x13, [sp, #32]
  40e3f4:	cbz	w10, 40e410 <ferror@plt+0xbb40>
  40e3f8:	sub	x8, x29, #0x88
  40e3fc:	add	x9, sp, #0x58
  40e400:	str	x9, [x8, #32]
  40e404:	mov	x8, #0x2000                	// #8192
  40e408:	ldr	x9, [sp, #40]
  40e40c:	str	x8, [x9, #40]
  40e410:	add	x8, sp, #0x2, lsl #12
  40e414:	add	x8, x8, #0x58
  40e418:	ldr	x9, [sp, #40]
  40e41c:	str	x8, [x9, #56]
  40e420:	mov	x8, #0x4000                	// #16384
  40e424:	ldr	x9, [sp, #40]
  40e428:	str	x8, [x9, #64]
  40e42c:	ldr	x8, [x9, #120]
  40e430:	ldr	w0, [x8]
  40e434:	sub	x1, x29, #0x88
  40e438:	mov	w10, wzr
  40e43c:	mov	w2, w10
  40e440:	bl	4021f0 <recvmsg@plt>
  40e444:	ldr	x8, [sp, #40]
  40e448:	str	w0, [x8, #100]
  40e44c:	ldr	w10, [x8, #100]
  40e450:	cmp	w10, #0x0
  40e454:	cset	w10, ge  // ge = tcont
  40e458:	tbnz	w10, #0, 40e4dc <ferror@plt+0xbc0c>
  40e45c:	bl	402840 <__errno_location@plt>
  40e460:	ldr	w8, [x0]
  40e464:	cmp	w8, #0x4
  40e468:	b.eq	40e47c <ferror@plt+0xbbac>  // b.none
  40e46c:	bl	402840 <__errno_location@plt>
  40e470:	ldr	w8, [x0]
  40e474:	cmp	w8, #0xb
  40e478:	b.ne	40e480 <ferror@plt+0xbbb0>  // b.any
  40e47c:	b	40e420 <ferror@plt+0xbb50>
  40e480:	ldr	x8, [sp, #32]
  40e484:	ldr	x0, [x8]
  40e488:	str	x0, [sp, #24]
  40e48c:	bl	402840 <__errno_location@plt>
  40e490:	ldr	w0, [x0]
  40e494:	bl	402550 <strerror@plt>
  40e498:	str	x0, [sp, #16]
  40e49c:	bl	402840 <__errno_location@plt>
  40e4a0:	ldr	w3, [x0]
  40e4a4:	ldr	x0, [sp, #24]
  40e4a8:	adrp	x1, 411000 <ferror@plt+0xe730>
  40e4ac:	add	x1, x1, #0x91
  40e4b0:	ldr	x2, [sp, #16]
  40e4b4:	bl	402890 <fprintf@plt>
  40e4b8:	bl	402840 <__errno_location@plt>
  40e4bc:	ldr	w9, [x0]
  40e4c0:	cmp	w9, #0x69
  40e4c4:	b.ne	40e4cc <ferror@plt+0xbbfc>  // b.any
  40e4c8:	b	40e420 <ferror@plt+0xbb50>
  40e4cc:	mov	w8, #0xffffffff            	// #-1
  40e4d0:	ldr	x9, [sp, #40]
  40e4d4:	str	w8, [x9, #132]
  40e4d8:	b	40e798 <ferror@plt+0xbec8>
  40e4dc:	ldr	x8, [sp, #40]
  40e4e0:	ldr	w9, [x8, #100]
  40e4e4:	cbnz	w9, 40e50c <ferror@plt+0xbc3c>
  40e4e8:	ldr	x8, [sp, #32]
  40e4ec:	ldr	x0, [x8]
  40e4f0:	adrp	x1, 411000 <ferror@plt+0xe730>
  40e4f4:	add	x1, x1, #0xb0
  40e4f8:	bl	402890 <fprintf@plt>
  40e4fc:	mov	w9, #0xffffffff            	// #-1
  40e500:	ldr	x8, [sp, #40]
  40e504:	str	w9, [x8, #132]
  40e508:	b	40e798 <ferror@plt+0xbec8>
  40e50c:	ldr	x8, [sp, #40]
  40e510:	ldr	w9, [x8, #8]
  40e514:	mov	w10, w9
  40e518:	cmp	x10, #0xc
  40e51c:	b.eq	40e548 <ferror@plt+0xbc78>  // b.none
  40e520:	ldr	x8, [sp, #32]
  40e524:	ldr	x0, [x8]
  40e528:	ldr	x9, [sp, #40]
  40e52c:	ldr	w2, [x9, #8]
  40e530:	adrp	x1, 411000 <ferror@plt+0xe730>
  40e534:	add	x1, x1, #0xc0
  40e538:	bl	402890 <fprintf@plt>
  40e53c:	mov	w10, #0x1                   	// #1
  40e540:	mov	w0, w10
  40e544:	bl	402230 <exit@plt>
  40e548:	ldr	x8, [sp, #40]
  40e54c:	ldr	x9, [x8, #120]
  40e550:	ldr	w10, [x9, #48]
  40e554:	and	w10, w10, #0x1
  40e558:	cbz	w10, 40e5fc <ferror@plt+0xbd2c>
  40e55c:	str	wzr, [sp, #84]
  40e560:	mov	w8, #0xffffffff            	// #-1
  40e564:	str	w8, [sp, #84]
  40e568:	ldr	x9, [sp, #40]
  40e56c:	ldr	x10, [x9, #40]
  40e570:	cmp	x10, #0x10
  40e574:	b.cc	40e588 <ferror@plt+0xbcb8>  // b.lo, b.ul, b.last
  40e578:	sub	x8, x29, #0x88
  40e57c:	ldr	x8, [x8, #32]
  40e580:	str	x8, [sp, #8]
  40e584:	b	40e590 <ferror@plt+0xbcc0>
  40e588:	mov	x8, xzr
  40e58c:	str	x8, [sp, #8]
  40e590:	ldr	x8, [sp, #8]
  40e594:	str	x8, [sp, #72]
  40e598:	ldr	x8, [sp, #72]
  40e59c:	cbz	x8, 40e5fc <ferror@plt+0xbd2c>
  40e5a0:	ldr	x8, [sp, #72]
  40e5a4:	ldr	w9, [x8, #8]
  40e5a8:	cmp	w9, #0x10e
  40e5ac:	b.ne	40e5e8 <ferror@plt+0xbd18>  // b.any
  40e5b0:	ldr	x8, [sp, #72]
  40e5b4:	ldr	w9, [x8, #12]
  40e5b8:	cmp	w9, #0x8
  40e5bc:	b.ne	40e5e8 <ferror@plt+0xbd18>  // b.any
  40e5c0:	ldr	x8, [sp, #72]
  40e5c4:	ldr	x8, [x8]
  40e5c8:	cmp	x8, #0x14
  40e5cc:	b.ne	40e5e8 <ferror@plt+0xbd18>  // b.any
  40e5d0:	ldr	x8, [sp, #72]
  40e5d4:	add	x8, x8, #0x10
  40e5d8:	str	x8, [sp, #64]
  40e5dc:	ldr	x8, [sp, #64]
  40e5e0:	ldr	w9, [x8]
  40e5e4:	str	w9, [sp, #84]
  40e5e8:	ldr	x1, [sp, #72]
  40e5ec:	sub	x0, x29, #0x88
  40e5f0:	bl	402250 <__cmsg_nxthdr@plt>
  40e5f4:	str	x0, [sp, #72]
  40e5f8:	b	40e598 <ferror@plt+0xbcc8>
  40e5fc:	add	x8, sp, #0x2, lsl #12
  40e600:	add	x8, x8, #0x58
  40e604:	ldr	x9, [sp, #40]
  40e608:	str	x8, [x9, #88]
  40e60c:	ldr	x8, [sp, #40]
  40e610:	ldrsw	x9, [x8, #100]
  40e614:	cmp	x9, #0x10
  40e618:	b.cc	40e738 <ferror@plt+0xbe68>  // b.lo, b.ul, b.last
  40e61c:	ldr	x8, [sp, #40]
  40e620:	ldr	x9, [x8, #88]
  40e624:	ldr	w10, [x9]
  40e628:	str	w10, [sp, #56]
  40e62c:	ldrsw	x9, [sp, #56]
  40e630:	subs	x9, x9, #0x10
  40e634:	str	w9, [sp, #52]
  40e638:	ldr	w9, [sp, #52]
  40e63c:	cmp	w9, #0x0
  40e640:	cset	w9, lt  // lt = tstop
  40e644:	tbnz	w9, #0, 40e65c <ferror@plt+0xbd8c>
  40e648:	ldr	w8, [sp, #56]
  40e64c:	ldr	x9, [sp, #40]
  40e650:	ldr	w10, [x9, #100]
  40e654:	cmp	w8, w10
  40e658:	b.le	40e6b4 <ferror@plt+0xbde4>
  40e65c:	ldr	x8, [sp, #40]
  40e660:	ldr	w9, [x8, #48]
  40e664:	and	w9, w9, #0x20
  40e668:	cbz	w9, 40e690 <ferror@plt+0xbdc0>
  40e66c:	ldr	x8, [sp, #32]
  40e670:	ldr	x0, [x8]
  40e674:	adrp	x1, 411000 <ferror@plt+0xe730>
  40e678:	add	x1, x1, #0xdd
  40e67c:	bl	402890 <fprintf@plt>
  40e680:	mov	w9, #0xffffffff            	// #-1
  40e684:	ldr	x8, [sp, #40]
  40e688:	str	w9, [x8, #132]
  40e68c:	b	40e798 <ferror@plt+0xbec8>
  40e690:	ldr	x8, [sp, #32]
  40e694:	ldr	x0, [x8]
  40e698:	ldr	w2, [sp, #56]
  40e69c:	adrp	x1, 411000 <ferror@plt+0xe730>
  40e6a0:	add	x1, x1, #0xf0
  40e6a4:	bl	402890 <fprintf@plt>
  40e6a8:	mov	w9, #0x1                   	// #1
  40e6ac:	mov	w0, w9
  40e6b0:	bl	402230 <exit@plt>
  40e6b4:	ldr	x8, [sp, #40]
  40e6b8:	ldr	x9, [x8, #112]
  40e6bc:	ldr	x1, [x8, #88]
  40e6c0:	ldr	x2, [x8, #104]
  40e6c4:	add	x0, sp, #0x54
  40e6c8:	blr	x9
  40e6cc:	str	w0, [sp, #60]
  40e6d0:	ldr	w10, [sp, #60]
  40e6d4:	cmp	w10, #0x0
  40e6d8:	cset	w10, ge  // ge = tcont
  40e6dc:	tbnz	w10, #0, 40e6f0 <ferror@plt+0xbe20>
  40e6e0:	ldr	w8, [sp, #60]
  40e6e4:	ldr	x9, [sp, #40]
  40e6e8:	str	w8, [x9, #132]
  40e6ec:	b	40e798 <ferror@plt+0xbec8>
  40e6f0:	ldr	w8, [sp, #56]
  40e6f4:	add	w8, w8, #0x4
  40e6f8:	subs	w8, w8, #0x1
  40e6fc:	and	w8, w8, #0xfffffffc
  40e700:	ldr	x9, [sp, #40]
  40e704:	ldr	w10, [x9, #100]
  40e708:	subs	w8, w10, w8
  40e70c:	str	w8, [x9, #100]
  40e710:	ldr	x11, [x9, #88]
  40e714:	ldr	w8, [sp, #56]
  40e718:	add	w8, w8, #0x4
  40e71c:	subs	w8, w8, #0x1
  40e720:	and	w8, w8, #0xfffffffc
  40e724:	mov	w12, w8
  40e728:	ubfx	x12, x12, #0, #32
  40e72c:	add	x11, x11, x12
  40e730:	str	x11, [x9, #88]
  40e734:	b	40e60c <ferror@plt+0xbd3c>
  40e738:	ldr	x8, [sp, #40]
  40e73c:	ldr	w9, [x8, #48]
  40e740:	and	w9, w9, #0x20
  40e744:	cbz	w9, 40e760 <ferror@plt+0xbe90>
  40e748:	ldr	x8, [sp, #32]
  40e74c:	ldr	x0, [x8]
  40e750:	adrp	x1, 411000 <ferror@plt+0xe730>
  40e754:	add	x1, x1, #0x10e
  40e758:	bl	402890 <fprintf@plt>
  40e75c:	b	40e420 <ferror@plt+0xbb50>
  40e760:	ldr	x8, [sp, #40]
  40e764:	ldr	w9, [x8, #100]
  40e768:	cbz	w9, 40e794 <ferror@plt+0xbec4>
  40e76c:	ldr	x8, [sp, #32]
  40e770:	ldr	x0, [x8]
  40e774:	ldr	x9, [sp, #40]
  40e778:	ldr	w2, [x9, #100]
  40e77c:	adrp	x1, 411000 <ferror@plt+0xe730>
  40e780:	add	x1, x1, #0x121
  40e784:	bl	402890 <fprintf@plt>
  40e788:	mov	w10, #0x1                   	// #1
  40e78c:	mov	w0, w10
  40e790:	bl	402230 <exit@plt>
  40e794:	b	40e420 <ferror@plt+0xbb50>
  40e798:	ldr	x8, [sp, #40]
  40e79c:	ldr	w0, [x8, #132]
  40e7a0:	add	sp, sp, #0x6, lsl #12
  40e7a4:	add	sp, sp, #0xe0
  40e7a8:	ldr	x28, [sp, #16]
  40e7ac:	ldp	x29, x30, [sp], #32
  40e7b0:	ret
  40e7b4:	stp	x29, x30, [sp, #-32]!
  40e7b8:	str	x28, [sp, #16]
  40e7bc:	mov	x29, sp
  40e7c0:	sub	sp, sp, #0x4, lsl #12
  40e7c4:	sub	sp, sp, #0x70
  40e7c8:	sub	x8, x29, #0x28
  40e7cc:	adrp	x9, 421000 <ferror@plt+0x1e730>
  40e7d0:	ldr	x9, [x9, #3992]
  40e7d4:	add	x10, sp, #0x48
  40e7d8:	str	x0, [x8, #24]
  40e7dc:	str	x1, [x8, #16]
  40e7e0:	str	x2, [x8, #8]
  40e7e4:	str	x10, [sp, #64]
  40e7e8:	str	x8, [sp, #40]
  40e7ec:	str	x9, [sp, #32]
  40e7f0:	ldr	x8, [sp, #40]
  40e7f4:	ldr	x3, [x8, #24]
  40e7f8:	add	x0, sp, #0x48
  40e7fc:	mov	x1, #0x1                   	// #1
  40e800:	mov	x2, #0x10                  	// #16
  40e804:	bl	402620 <fread@plt>
  40e808:	ldr	x8, [sp, #40]
  40e80c:	str	x0, [x8]
  40e810:	ldr	x9, [x8]
  40e814:	cbnz	x9, 40e834 <ferror@plt+0xbf64>
  40e818:	ldr	x8, [sp, #40]
  40e81c:	ldr	x0, [x8, #24]
  40e820:	bl	4025b0 <feof@plt>
  40e824:	cbz	w0, 40e834 <ferror@plt+0xbf64>
  40e828:	ldr	x8, [sp, #40]
  40e82c:	str	wzr, [x8, #36]
  40e830:	b	40ea0c <ferror@plt+0xc13c>
  40e834:	ldr	x8, [sp, #40]
  40e838:	ldr	x9, [x8]
  40e83c:	cmp	x9, #0x10
  40e840:	b.eq	40e894 <ferror@plt+0xbfc4>  // b.none
  40e844:	ldr	x8, [sp, #40]
  40e848:	ldr	x0, [x8, #24]
  40e84c:	bl	4028d0 <ferror@plt>
  40e850:	cbz	w0, 40e860 <ferror@plt+0xbf90>
  40e854:	adrp	x0, 411000 <ferror@plt+0xe730>
  40e858:	add	x0, x0, #0x138
  40e85c:	bl	402240 <perror@plt>
  40e860:	ldr	x8, [sp, #40]
  40e864:	ldr	x0, [x8, #24]
  40e868:	bl	4025b0 <feof@plt>
  40e86c:	cbz	w0, 40e884 <ferror@plt+0xbfb4>
  40e870:	ldr	x8, [sp, #32]
  40e874:	ldr	x0, [x8]
  40e878:	adrp	x1, 411000 <ferror@plt+0xe730>
  40e87c:	add	x1, x1, #0x14e
  40e880:	bl	402890 <fprintf@plt>
  40e884:	mov	w8, #0xffffffff            	// #-1
  40e888:	ldr	x9, [sp, #40]
  40e88c:	str	w8, [x9, #36]
  40e890:	b	40ea0c <ferror@plt+0xc13c>
  40e894:	ldr	x8, [sp, #64]
  40e898:	ldr	w9, [x8]
  40e89c:	str	w9, [sp, #56]
  40e8a0:	ldrsw	x8, [sp, #56]
  40e8a4:	subs	x8, x8, #0x10
  40e8a8:	str	w8, [sp, #52]
  40e8ac:	ldr	w8, [sp, #52]
  40e8b0:	cmp	w8, #0x0
  40e8b4:	cset	w8, lt  // lt = tstop
  40e8b8:	tbnz	w8, #0, 40e8c8 <ferror@plt+0xbff8>
  40e8bc:	ldrsw	x8, [sp, #56]
  40e8c0:	cmp	x8, #0x4, lsl #12
  40e8c4:	b.ls	40e91c <ferror@plt+0xc04c>  // b.plast
  40e8c8:	ldr	x8, [sp, #32]
  40e8cc:	ldr	x0, [x8]
  40e8d0:	ldr	w2, [sp, #56]
  40e8d4:	ldr	x9, [sp, #40]
  40e8d8:	ldr	x10, [x9, #24]
  40e8dc:	str	x0, [sp, #24]
  40e8e0:	mov	x0, x10
  40e8e4:	str	w2, [sp, #20]
  40e8e8:	bl	4022f0 <ftell@plt>
  40e8ec:	ldr	x8, [sp, #24]
  40e8f0:	str	x0, [sp, #8]
  40e8f4:	mov	x0, x8
  40e8f8:	adrp	x1, 411000 <ferror@plt+0xe730>
  40e8fc:	add	x1, x1, #0x171
  40e900:	ldr	w2, [sp, #20]
  40e904:	ldr	x3, [sp, #8]
  40e908:	bl	402890 <fprintf@plt>
  40e90c:	mov	w11, #0xffffffff            	// #-1
  40e910:	ldr	x8, [sp, #40]
  40e914:	str	w11, [x8, #36]
  40e918:	b	40ea0c <ferror@plt+0xc13c>
  40e91c:	ldr	x8, [sp, #64]
  40e920:	add	x0, x8, #0x10
  40e924:	ldr	w9, [sp, #52]
  40e928:	add	w9, w9, #0x4
  40e92c:	subs	w9, w9, #0x1
  40e930:	and	w9, w9, #0xfffffffc
  40e934:	mov	w8, w9
  40e938:	ubfx	x2, x8, #0, #32
  40e93c:	ldr	x8, [sp, #40]
  40e940:	ldr	x3, [x8, #24]
  40e944:	mov	x1, #0x1                   	// #1
  40e948:	bl	402620 <fread@plt>
  40e94c:	ldr	x8, [sp, #40]
  40e950:	str	x0, [x8]
  40e954:	ldr	x10, [x8]
  40e958:	ldr	w9, [sp, #52]
  40e95c:	add	w9, w9, #0x4
  40e960:	subs	w9, w9, #0x1
  40e964:	and	w9, w9, #0xfffffffc
  40e968:	mov	w11, w9
  40e96c:	ubfx	x11, x11, #0, #32
  40e970:	cmp	x10, x11
  40e974:	b.eq	40e9c8 <ferror@plt+0xc0f8>  // b.none
  40e978:	ldr	x8, [sp, #40]
  40e97c:	ldr	x0, [x8, #24]
  40e980:	bl	4028d0 <ferror@plt>
  40e984:	cbz	w0, 40e994 <ferror@plt+0xc0c4>
  40e988:	adrp	x0, 411000 <ferror@plt+0xe730>
  40e98c:	add	x0, x0, #0x138
  40e990:	bl	402240 <perror@plt>
  40e994:	ldr	x8, [sp, #40]
  40e998:	ldr	x0, [x8, #24]
  40e99c:	bl	4025b0 <feof@plt>
  40e9a0:	cbz	w0, 40e9b8 <ferror@plt+0xc0e8>
  40e9a4:	ldr	x8, [sp, #32]
  40e9a8:	ldr	x0, [x8]
  40e9ac:	adrp	x1, 411000 <ferror@plt+0xe730>
  40e9b0:	add	x1, x1, #0x14e
  40e9b4:	bl	402890 <fprintf@plt>
  40e9b8:	mov	w8, #0xffffffff            	// #-1
  40e9bc:	ldr	x9, [sp, #40]
  40e9c0:	str	w8, [x9, #36]
  40e9c4:	b	40ea0c <ferror@plt+0xc13c>
  40e9c8:	ldr	x8, [sp, #40]
  40e9cc:	ldr	x9, [x8, #16]
  40e9d0:	ldr	x1, [sp, #64]
  40e9d4:	ldr	x2, [x8, #8]
  40e9d8:	mov	x10, xzr
  40e9dc:	mov	x0, x10
  40e9e0:	blr	x9
  40e9e4:	str	w0, [sp, #60]
  40e9e8:	ldr	w11, [sp, #60]
  40e9ec:	cmp	w11, #0x0
  40e9f0:	cset	w11, ge  // ge = tcont
  40e9f4:	tbnz	w11, #0, 40ea08 <ferror@plt+0xc138>
  40e9f8:	ldr	w8, [sp, #60]
  40e9fc:	ldr	x9, [sp, #40]
  40ea00:	str	w8, [x9, #36]
  40ea04:	b	40ea0c <ferror@plt+0xc13c>
  40ea08:	b	40e7f0 <ferror@plt+0xbf20>
  40ea0c:	ldr	x8, [sp, #40]
  40ea10:	ldr	w0, [x8, #36]
  40ea14:	add	sp, sp, #0x4, lsl #12
  40ea18:	add	sp, sp, #0x70
  40ea1c:	ldr	x28, [sp, #16]
  40ea20:	ldp	x29, x30, [sp], #32
  40ea24:	ret
  40ea28:	sub	sp, sp, #0x20
  40ea2c:	stp	x29, x30, [sp, #16]
  40ea30:	add	x29, sp, #0x10
  40ea34:	mov	x8, xzr
  40ea38:	mov	w9, wzr
  40ea3c:	str	x0, [sp, #8]
  40ea40:	str	w1, [sp, #4]
  40ea44:	str	w2, [sp]
  40ea48:	ldr	x0, [sp, #8]
  40ea4c:	ldr	w1, [sp, #4]
  40ea50:	ldr	w2, [sp]
  40ea54:	mov	x3, x8
  40ea58:	mov	w4, w9
  40ea5c:	bl	40ea6c <ferror@plt+0xc19c>
  40ea60:	ldp	x29, x30, [sp, #16]
  40ea64:	add	sp, sp, #0x20
  40ea68:	ret
  40ea6c:	sub	sp, sp, #0x40
  40ea70:	stp	x29, x30, [sp, #48]
  40ea74:	add	x29, sp, #0x30
  40ea78:	stur	x0, [x29, #-16]
  40ea7c:	stur	w1, [x29, #-20]
  40ea80:	str	w2, [sp, #24]
  40ea84:	str	x3, [sp, #16]
  40ea88:	str	w4, [sp, #12]
  40ea8c:	ldrsw	x8, [sp, #12]
  40ea90:	add	x8, x8, #0x4
  40ea94:	str	w8, [sp, #8]
  40ea98:	ldur	x9, [x29, #-16]
  40ea9c:	ldr	w8, [x9]
  40eaa0:	add	w8, w8, #0x4
  40eaa4:	subs	w8, w8, #0x1
  40eaa8:	and	w8, w8, #0xfffffffc
  40eaac:	ldr	w10, [sp, #8]
  40eab0:	add	w10, w10, #0x4
  40eab4:	subs	w10, w10, #0x1
  40eab8:	and	w10, w10, #0xfffffffc
  40eabc:	add	w8, w8, w10
  40eac0:	ldur	w10, [x29, #-20]
  40eac4:	cmp	w8, w10
  40eac8:	b.ls	40eaf4 <ferror@plt+0xc224>  // b.plast
  40eacc:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40ead0:	ldr	x8, [x8, #3992]
  40ead4:	ldr	x0, [x8]
  40ead8:	ldur	w2, [x29, #-20]
  40eadc:	adrp	x1, 411000 <ferror@plt+0xe730>
  40eae0:	add	x1, x1, #0x194
  40eae4:	bl	402890 <fprintf@plt>
  40eae8:	mov	w9, #0xffffffff            	// #-1
  40eaec:	stur	w9, [x29, #-4]
  40eaf0:	b	40eb84 <ferror@plt+0xc2b4>
  40eaf4:	ldur	x8, [x29, #-16]
  40eaf8:	ldur	x9, [x29, #-16]
  40eafc:	ldr	w10, [x9]
  40eb00:	add	w10, w10, #0x4
  40eb04:	subs	w10, w10, #0x1
  40eb08:	and	w10, w10, #0xfffffffc
  40eb0c:	mov	w9, w10
  40eb10:	ubfx	x9, x9, #0, #32
  40eb14:	add	x8, x8, x9
  40eb18:	str	x8, [sp]
  40eb1c:	ldr	w10, [sp, #24]
  40eb20:	ldr	x8, [sp]
  40eb24:	strh	w10, [x8, #2]
  40eb28:	ldr	w10, [sp, #8]
  40eb2c:	ldr	x8, [sp]
  40eb30:	strh	w10, [x8]
  40eb34:	ldr	w10, [sp, #12]
  40eb38:	cbz	w10, 40eb50 <ferror@plt+0xc280>
  40eb3c:	ldr	x8, [sp]
  40eb40:	add	x0, x8, #0x4
  40eb44:	ldr	x1, [sp, #16]
  40eb48:	ldrsw	x2, [sp, #12]
  40eb4c:	bl	4021e0 <memcpy@plt>
  40eb50:	ldur	x8, [x29, #-16]
  40eb54:	ldr	w9, [x8]
  40eb58:	add	w9, w9, #0x4
  40eb5c:	subs	w9, w9, #0x1
  40eb60:	and	w9, w9, #0xfffffffc
  40eb64:	ldr	w10, [sp, #8]
  40eb68:	add	w10, w10, #0x4
  40eb6c:	subs	w10, w10, #0x1
  40eb70:	and	w10, w10, #0xfffffffc
  40eb74:	add	w9, w9, w10
  40eb78:	ldur	x8, [x29, #-16]
  40eb7c:	str	w9, [x8]
  40eb80:	stur	wzr, [x29, #-4]
  40eb84:	ldur	w0, [x29, #-4]
  40eb88:	ldp	x29, x30, [sp, #48]
  40eb8c:	add	sp, sp, #0x40
  40eb90:	ret
  40eb94:	sub	sp, sp, #0x30
  40eb98:	stp	x29, x30, [sp, #32]
  40eb9c:	add	x29, sp, #0x20
  40eba0:	mov	w4, #0x1                   	// #1
  40eba4:	add	x8, sp, #0xf
  40eba8:	stur	x0, [x29, #-8]
  40ebac:	stur	w1, [x29, #-12]
  40ebb0:	str	w2, [sp, #16]
  40ebb4:	strb	w3, [sp, #15]
  40ebb8:	ldur	x0, [x29, #-8]
  40ebbc:	ldur	w1, [x29, #-12]
  40ebc0:	ldr	w2, [sp, #16]
  40ebc4:	mov	x3, x8
  40ebc8:	bl	40ea6c <ferror@plt+0xc19c>
  40ebcc:	ldp	x29, x30, [sp, #32]
  40ebd0:	add	sp, sp, #0x30
  40ebd4:	ret
  40ebd8:	sub	sp, sp, #0x30
  40ebdc:	stp	x29, x30, [sp, #32]
  40ebe0:	add	x29, sp, #0x20
  40ebe4:	mov	w4, #0x2                   	// #2
  40ebe8:	add	x8, sp, #0xe
  40ebec:	stur	x0, [x29, #-8]
  40ebf0:	stur	w1, [x29, #-12]
  40ebf4:	str	w2, [sp, #16]
  40ebf8:	strh	w3, [sp, #14]
  40ebfc:	ldur	x0, [x29, #-8]
  40ec00:	ldur	w1, [x29, #-12]
  40ec04:	ldr	w2, [sp, #16]
  40ec08:	mov	x3, x8
  40ec0c:	bl	40ea6c <ferror@plt+0xc19c>
  40ec10:	ldp	x29, x30, [sp, #32]
  40ec14:	add	sp, sp, #0x30
  40ec18:	ret
  40ec1c:	sub	sp, sp, #0x30
  40ec20:	stp	x29, x30, [sp, #32]
  40ec24:	add	x29, sp, #0x20
  40ec28:	mov	w4, #0x4                   	// #4
  40ec2c:	add	x8, sp, #0xc
  40ec30:	stur	x0, [x29, #-8]
  40ec34:	stur	w1, [x29, #-12]
  40ec38:	str	w2, [sp, #16]
  40ec3c:	str	w3, [sp, #12]
  40ec40:	ldur	x0, [x29, #-8]
  40ec44:	ldur	w1, [x29, #-12]
  40ec48:	ldr	w2, [sp, #16]
  40ec4c:	mov	x3, x8
  40ec50:	bl	40ea6c <ferror@plt+0xc19c>
  40ec54:	ldp	x29, x30, [sp, #32]
  40ec58:	add	sp, sp, #0x30
  40ec5c:	ret
  40ec60:	sub	sp, sp, #0x30
  40ec64:	stp	x29, x30, [sp, #32]
  40ec68:	add	x29, sp, #0x20
  40ec6c:	mov	w4, #0x8                   	// #8
  40ec70:	add	x8, sp, #0x8
  40ec74:	stur	x0, [x29, #-8]
  40ec78:	stur	w1, [x29, #-12]
  40ec7c:	str	w2, [sp, #16]
  40ec80:	str	x3, [sp, #8]
  40ec84:	ldur	x0, [x29, #-8]
  40ec88:	ldur	w1, [x29, #-12]
  40ec8c:	ldr	w2, [sp, #16]
  40ec90:	mov	x3, x8
  40ec94:	bl	40ea6c <ferror@plt+0xc19c>
  40ec98:	ldp	x29, x30, [sp, #32]
  40ec9c:	add	sp, sp, #0x30
  40eca0:	ret
  40eca4:	sub	sp, sp, #0x40
  40eca8:	stp	x29, x30, [sp, #48]
  40ecac:	add	x29, sp, #0x30
  40ecb0:	stur	x0, [x29, #-8]
  40ecb4:	stur	w1, [x29, #-12]
  40ecb8:	stur	w2, [x29, #-16]
  40ecbc:	str	x3, [sp, #24]
  40ecc0:	ldur	x0, [x29, #-8]
  40ecc4:	ldur	w1, [x29, #-12]
  40ecc8:	ldur	w2, [x29, #-16]
  40eccc:	ldr	x3, [sp, #24]
  40ecd0:	ldr	x8, [sp, #24]
  40ecd4:	str	x0, [sp, #16]
  40ecd8:	mov	x0, x8
  40ecdc:	str	w1, [sp, #12]
  40ece0:	str	w2, [sp, #8]
  40ece4:	str	x3, [sp]
  40ece8:	bl	402210 <strlen@plt>
  40ecec:	add	x8, x0, #0x1
  40ecf0:	ldr	x0, [sp, #16]
  40ecf4:	ldr	w1, [sp, #12]
  40ecf8:	ldr	w2, [sp, #8]
  40ecfc:	ldr	x3, [sp]
  40ed00:	mov	w4, w8
  40ed04:	bl	40ea6c <ferror@plt+0xc19c>
  40ed08:	ldp	x29, x30, [sp, #48]
  40ed0c:	add	sp, sp, #0x40
  40ed10:	ret
  40ed14:	sub	sp, sp, #0x40
  40ed18:	stp	x29, x30, [sp, #48]
  40ed1c:	add	x29, sp, #0x30
  40ed20:	stur	x0, [x29, #-16]
  40ed24:	stur	w1, [x29, #-20]
  40ed28:	str	x2, [sp, #16]
  40ed2c:	str	w3, [sp, #12]
  40ed30:	ldur	x8, [x29, #-16]
  40ed34:	ldr	w9, [x8]
  40ed38:	add	w9, w9, #0x4
  40ed3c:	subs	w9, w9, #0x1
  40ed40:	and	w9, w9, #0xfffffffc
  40ed44:	ldr	w10, [sp, #12]
  40ed48:	add	w10, w10, #0x4
  40ed4c:	subs	w10, w10, #0x1
  40ed50:	and	w10, w10, #0xfffffffc
  40ed54:	add	w9, w9, w10
  40ed58:	ldur	w10, [x29, #-20]
  40ed5c:	cmp	w9, w10
  40ed60:	b.ls	40ed8c <ferror@plt+0xc4bc>  // b.plast
  40ed64:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40ed68:	ldr	x8, [x8, #3992]
  40ed6c:	ldr	x0, [x8]
  40ed70:	ldur	w2, [x29, #-20]
  40ed74:	adrp	x1, 411000 <ferror@plt+0xe730>
  40ed78:	add	x1, x1, #0x1c3
  40ed7c:	bl	402890 <fprintf@plt>
  40ed80:	mov	w9, #0xffffffff            	// #-1
  40ed84:	stur	w9, [x29, #-4]
  40ed88:	b	40ee48 <ferror@plt+0xc578>
  40ed8c:	ldur	x8, [x29, #-16]
  40ed90:	ldur	x9, [x29, #-16]
  40ed94:	ldr	w10, [x9]
  40ed98:	add	w10, w10, #0x4
  40ed9c:	subs	w10, w10, #0x1
  40eda0:	and	w10, w10, #0xfffffffc
  40eda4:	mov	w9, w10
  40eda8:	ubfx	x9, x9, #0, #32
  40edac:	add	x0, x8, x9
  40edb0:	ldr	x1, [sp, #16]
  40edb4:	ldrsw	x2, [sp, #12]
  40edb8:	bl	4021e0 <memcpy@plt>
  40edbc:	ldur	x8, [x29, #-16]
  40edc0:	ldur	x9, [x29, #-16]
  40edc4:	ldr	w10, [x9]
  40edc8:	add	w10, w10, #0x4
  40edcc:	subs	w10, w10, #0x1
  40edd0:	and	w10, w10, #0xfffffffc
  40edd4:	mov	w9, w10
  40edd8:	ubfx	x9, x9, #0, #32
  40eddc:	add	x8, x8, x9
  40ede0:	ldrsw	x9, [sp, #12]
  40ede4:	add	x0, x8, x9
  40ede8:	ldr	w10, [sp, #12]
  40edec:	add	w10, w10, #0x4
  40edf0:	subs	w10, w10, #0x1
  40edf4:	and	w10, w10, #0xfffffffc
  40edf8:	ldr	w11, [sp, #12]
  40edfc:	subs	w10, w10, w11
  40ee00:	mov	w8, w10
  40ee04:	ubfx	x2, x8, #0, #32
  40ee08:	mov	w10, wzr
  40ee0c:	mov	w1, w10
  40ee10:	bl	402470 <memset@plt>
  40ee14:	ldur	x8, [x29, #-16]
  40ee18:	ldr	w10, [x8]
  40ee1c:	add	w10, w10, #0x4
  40ee20:	subs	w10, w10, #0x1
  40ee24:	and	w10, w10, #0xfffffffc
  40ee28:	ldr	w11, [sp, #12]
  40ee2c:	add	w11, w11, #0x4
  40ee30:	subs	w11, w11, #0x1
  40ee34:	and	w11, w11, #0xfffffffc
  40ee38:	add	w10, w10, w11
  40ee3c:	ldur	x8, [x29, #-16]
  40ee40:	str	w10, [x8]
  40ee44:	stur	wzr, [x29, #-4]
  40ee48:	ldur	w0, [x29, #-4]
  40ee4c:	ldp	x29, x30, [sp, #48]
  40ee50:	add	sp, sp, #0x40
  40ee54:	ret
  40ee58:	sub	sp, sp, #0x30
  40ee5c:	stp	x29, x30, [sp, #32]
  40ee60:	add	x29, sp, #0x20
  40ee64:	mov	x8, xzr
  40ee68:	mov	w9, wzr
  40ee6c:	stur	x0, [x29, #-8]
  40ee70:	stur	w1, [x29, #-12]
  40ee74:	str	w2, [sp, #16]
  40ee78:	ldur	x10, [x29, #-8]
  40ee7c:	ldur	x11, [x29, #-8]
  40ee80:	ldr	w12, [x11]
  40ee84:	add	w12, w12, #0x4
  40ee88:	subs	w12, w12, #0x1
  40ee8c:	and	w12, w12, #0xfffffffc
  40ee90:	mov	w11, w12
  40ee94:	ubfx	x11, x11, #0, #32
  40ee98:	add	x10, x10, x11
  40ee9c:	str	x10, [sp, #8]
  40eea0:	ldur	x0, [x29, #-8]
  40eea4:	ldur	w1, [x29, #-12]
  40eea8:	ldr	w2, [sp, #16]
  40eeac:	mov	x3, x8
  40eeb0:	mov	w4, w9
  40eeb4:	bl	40ea6c <ferror@plt+0xc19c>
  40eeb8:	ldr	x8, [sp, #8]
  40eebc:	mov	x0, x8
  40eec0:	ldp	x29, x30, [sp, #32]
  40eec4:	add	sp, sp, #0x30
  40eec8:	ret
  40eecc:	sub	sp, sp, #0x10
  40eed0:	str	x0, [sp, #8]
  40eed4:	str	x1, [sp]
  40eed8:	ldr	x8, [sp, #8]
  40eedc:	ldr	x9, [sp, #8]
  40eee0:	ldr	w10, [x9]
  40eee4:	add	w10, w10, #0x4
  40eee8:	subs	w10, w10, #0x1
  40eeec:	and	w10, w10, #0xfffffffc
  40eef0:	mov	w9, w10
  40eef4:	ubfx	x9, x9, #0, #32
  40eef8:	add	x8, x8, x9
  40eefc:	ldr	x9, [sp]
  40ef00:	subs	x8, x8, x9
  40ef04:	ldr	x9, [sp]
  40ef08:	strh	w8, [x9]
  40ef0c:	ldr	x9, [sp, #8]
  40ef10:	ldr	w0, [x9]
  40ef14:	add	sp, sp, #0x10
  40ef18:	ret
  40ef1c:	sub	sp, sp, #0x40
  40ef20:	stp	x29, x30, [sp, #48]
  40ef24:	add	x29, sp, #0x30
  40ef28:	stur	x0, [x29, #-8]
  40ef2c:	stur	w1, [x29, #-12]
  40ef30:	stur	w2, [x29, #-16]
  40ef34:	str	x3, [sp, #24]
  40ef38:	str	w4, [sp, #20]
  40ef3c:	ldur	x8, [x29, #-8]
  40ef40:	ldur	x9, [x29, #-8]
  40ef44:	ldr	w10, [x9]
  40ef48:	add	w10, w10, #0x4
  40ef4c:	subs	w10, w10, #0x1
  40ef50:	and	w10, w10, #0xfffffffc
  40ef54:	mov	w9, w10
  40ef58:	ubfx	x9, x9, #0, #32
  40ef5c:	add	x8, x8, x9
  40ef60:	str	x8, [sp, #8]
  40ef64:	ldur	x0, [x29, #-8]
  40ef68:	ldur	w1, [x29, #-12]
  40ef6c:	ldur	w2, [x29, #-16]
  40ef70:	ldr	x3, [sp, #24]
  40ef74:	ldr	w4, [sp, #20]
  40ef78:	bl	40ea6c <ferror@plt+0xc19c>
  40ef7c:	ldur	x8, [x29, #-8]
  40ef80:	ldur	w1, [x29, #-12]
  40ef84:	ldur	w2, [x29, #-16]
  40ef88:	mov	x0, x8
  40ef8c:	bl	40ee58 <ferror@plt+0xc588>
  40ef90:	ldr	x8, [sp, #8]
  40ef94:	mov	x0, x8
  40ef98:	ldp	x29, x30, [sp, #48]
  40ef9c:	add	sp, sp, #0x40
  40efa0:	ret
  40efa4:	sub	sp, sp, #0x30
  40efa8:	stp	x29, x30, [sp, #32]
  40efac:	add	x29, sp, #0x20
  40efb0:	stur	x0, [x29, #-8]
  40efb4:	str	x1, [sp, #16]
  40efb8:	ldr	x8, [sp, #16]
  40efbc:	ldr	x9, [sp, #16]
  40efc0:	ldrh	w10, [x9]
  40efc4:	add	w10, w10, #0x4
  40efc8:	subs	w10, w10, #0x1
  40efcc:	and	w10, w10, #0xfffffffc
  40efd0:	mov	w9, w10
  40efd4:	ubfx	x9, x9, #0, #32
  40efd8:	add	x8, x8, x9
  40efdc:	str	x8, [sp, #8]
  40efe0:	ldur	x8, [x29, #-8]
  40efe4:	ldur	x9, [x29, #-8]
  40efe8:	ldr	w10, [x9]
  40efec:	add	w10, w10, #0x4
  40eff0:	subs	w10, w10, #0x1
  40eff4:	and	w10, w10, #0xfffffffc
  40eff8:	mov	w9, w10
  40effc:	ubfx	x9, x9, #0, #32
  40f000:	add	x8, x8, x9
  40f004:	ldr	x9, [sp, #16]
  40f008:	subs	x8, x8, x9
  40f00c:	ldr	x9, [sp, #16]
  40f010:	strh	w8, [x9]
  40f014:	ldur	x0, [x29, #-8]
  40f018:	ldr	x1, [sp, #8]
  40f01c:	bl	40eecc <ferror@plt+0xc5fc>
  40f020:	ldur	x9, [x29, #-8]
  40f024:	ldr	w8, [x9]
  40f028:	mov	w0, w8
  40f02c:	ldp	x29, x30, [sp, #32]
  40f030:	add	sp, sp, #0x30
  40f034:	ret
  40f038:	sub	sp, sp, #0x40
  40f03c:	stp	x29, x30, [sp, #48]
  40f040:	add	x29, sp, #0x30
  40f044:	mov	w8, #0x8                   	// #8
  40f048:	stur	x0, [x29, #-16]
  40f04c:	stur	w1, [x29, #-20]
  40f050:	str	w2, [sp, #24]
  40f054:	str	w3, [sp, #20]
  40f058:	str	w8, [sp, #16]
  40f05c:	ldur	x9, [x29, #-16]
  40f060:	ldrh	w8, [x9]
  40f064:	add	w8, w8, #0x4
  40f068:	subs	w8, w8, #0x1
  40f06c:	and	w8, w8, #0xfffffffc
  40f070:	ldr	w10, [sp, #16]
  40f074:	add	w8, w8, w10
  40f078:	ldur	w10, [x29, #-20]
  40f07c:	cmp	w8, w10
  40f080:	b.ls	40f0ac <ferror@plt+0xc7dc>  // b.plast
  40f084:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40f088:	ldr	x8, [x8, #3992]
  40f08c:	ldr	x0, [x8]
  40f090:	ldur	w2, [x29, #-20]
  40f094:	adrp	x1, 411000 <ferror@plt+0xe730>
  40f098:	add	x1, x1, #0x1f1
  40f09c:	bl	402890 <fprintf@plt>
  40f0a0:	mov	w9, #0xffffffff            	// #-1
  40f0a4:	stur	w9, [x29, #-4]
  40f0a8:	b	40f120 <ferror@plt+0xc850>
  40f0ac:	ldur	x8, [x29, #-16]
  40f0b0:	ldur	x9, [x29, #-16]
  40f0b4:	ldrh	w10, [x9]
  40f0b8:	add	w10, w10, #0x4
  40f0bc:	subs	w10, w10, #0x1
  40f0c0:	and	w10, w10, #0xfffffffc
  40f0c4:	mov	w9, w10
  40f0c8:	ubfx	x9, x9, #0, #32
  40f0cc:	add	x8, x8, x9
  40f0d0:	str	x8, [sp, #8]
  40f0d4:	ldr	w10, [sp, #24]
  40f0d8:	ldr	x8, [sp, #8]
  40f0dc:	strh	w10, [x8, #2]
  40f0e0:	ldr	w10, [sp, #16]
  40f0e4:	ldr	x8, [sp, #8]
  40f0e8:	strh	w10, [x8]
  40f0ec:	ldr	x8, [sp, #8]
  40f0f0:	ldr	w10, [sp, #20]
  40f0f4:	str	w10, [x8, #4]
  40f0f8:	ldur	x8, [x29, #-16]
  40f0fc:	ldrh	w10, [x8]
  40f100:	add	w10, w10, #0x4
  40f104:	subs	w10, w10, #0x1
  40f108:	and	w10, w10, #0xfffffffc
  40f10c:	ldr	w11, [sp, #16]
  40f110:	add	w10, w10, w11
  40f114:	ldur	x8, [x29, #-16]
  40f118:	strh	w10, [x8]
  40f11c:	stur	wzr, [x29, #-4]
  40f120:	ldur	w0, [x29, #-4]
  40f124:	ldp	x29, x30, [sp, #48]
  40f128:	add	sp, sp, #0x40
  40f12c:	ret
  40f130:	sub	sp, sp, #0x50
  40f134:	stp	x29, x30, [sp, #64]
  40f138:	add	x29, sp, #0x40
  40f13c:	stur	x0, [x29, #-16]
  40f140:	stur	w1, [x29, #-20]
  40f144:	stur	w2, [x29, #-24]
  40f148:	str	x3, [sp, #32]
  40f14c:	str	w4, [sp, #28]
  40f150:	ldrsw	x8, [sp, #28]
  40f154:	add	x8, x8, #0x4
  40f158:	str	w8, [sp, #12]
  40f15c:	ldur	x9, [x29, #-16]
  40f160:	ldrh	w8, [x9]
  40f164:	add	w8, w8, #0x4
  40f168:	subs	w8, w8, #0x1
  40f16c:	and	w8, w8, #0xfffffffc
  40f170:	ldr	w10, [sp, #12]
  40f174:	add	w10, w10, #0x4
  40f178:	subs	w10, w10, #0x1
  40f17c:	and	w10, w10, #0xfffffffc
  40f180:	add	w8, w8, w10
  40f184:	ldur	w10, [x29, #-20]
  40f188:	cmp	w8, w10
  40f18c:	b.ls	40f1b8 <ferror@plt+0xc8e8>  // b.plast
  40f190:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40f194:	ldr	x8, [x8, #3992]
  40f198:	ldr	x0, [x8]
  40f19c:	ldur	w2, [x29, #-20]
  40f1a0:	adrp	x1, 411000 <ferror@plt+0xe730>
  40f1a4:	add	x1, x1, #0x226
  40f1a8:	bl	402890 <fprintf@plt>
  40f1ac:	mov	w9, #0xffffffff            	// #-1
  40f1b0:	stur	w9, [x29, #-4]
  40f1b4:	b	40f248 <ferror@plt+0xc978>
  40f1b8:	ldur	x8, [x29, #-16]
  40f1bc:	ldur	x9, [x29, #-16]
  40f1c0:	ldrh	w10, [x9]
  40f1c4:	add	w10, w10, #0x4
  40f1c8:	subs	w10, w10, #0x1
  40f1cc:	and	w10, w10, #0xfffffffc
  40f1d0:	mov	w9, w10
  40f1d4:	ubfx	x9, x9, #0, #32
  40f1d8:	add	x8, x8, x9
  40f1dc:	str	x8, [sp, #16]
  40f1e0:	ldur	w10, [x29, #-24]
  40f1e4:	ldr	x8, [sp, #16]
  40f1e8:	strh	w10, [x8, #2]
  40f1ec:	ldr	w10, [sp, #12]
  40f1f0:	ldr	x8, [sp, #16]
  40f1f4:	strh	w10, [x8]
  40f1f8:	ldr	w10, [sp, #28]
  40f1fc:	cbz	w10, 40f214 <ferror@plt+0xc944>
  40f200:	ldr	x8, [sp, #16]
  40f204:	add	x0, x8, #0x4
  40f208:	ldr	x1, [sp, #32]
  40f20c:	ldrsw	x2, [sp, #28]
  40f210:	bl	4021e0 <memcpy@plt>
  40f214:	ldur	x8, [x29, #-16]
  40f218:	ldrh	w9, [x8]
  40f21c:	add	w9, w9, #0x4
  40f220:	subs	w9, w9, #0x1
  40f224:	and	w9, w9, #0xfffffffc
  40f228:	ldr	w10, [sp, #12]
  40f22c:	add	w10, w10, #0x4
  40f230:	subs	w10, w10, #0x1
  40f234:	and	w10, w10, #0xfffffffc
  40f238:	add	w9, w9, w10
  40f23c:	ldur	x8, [x29, #-16]
  40f240:	strh	w9, [x8]
  40f244:	stur	wzr, [x29, #-4]
  40f248:	ldur	w0, [x29, #-4]
  40f24c:	ldp	x29, x30, [sp, #64]
  40f250:	add	sp, sp, #0x50
  40f254:	ret
  40f258:	sub	sp, sp, #0x30
  40f25c:	stp	x29, x30, [sp, #32]
  40f260:	add	x29, sp, #0x20
  40f264:	mov	w4, #0x1                   	// #1
  40f268:	add	x8, sp, #0xf
  40f26c:	stur	x0, [x29, #-8]
  40f270:	stur	w1, [x29, #-12]
  40f274:	str	w2, [sp, #16]
  40f278:	strb	w3, [sp, #15]
  40f27c:	ldur	x0, [x29, #-8]
  40f280:	ldur	w1, [x29, #-12]
  40f284:	ldr	w2, [sp, #16]
  40f288:	mov	x3, x8
  40f28c:	bl	40f130 <ferror@plt+0xc860>
  40f290:	ldp	x29, x30, [sp, #32]
  40f294:	add	sp, sp, #0x30
  40f298:	ret
  40f29c:	sub	sp, sp, #0x30
  40f2a0:	stp	x29, x30, [sp, #32]
  40f2a4:	add	x29, sp, #0x20
  40f2a8:	mov	w4, #0x2                   	// #2
  40f2ac:	add	x8, sp, #0xe
  40f2b0:	stur	x0, [x29, #-8]
  40f2b4:	stur	w1, [x29, #-12]
  40f2b8:	str	w2, [sp, #16]
  40f2bc:	strh	w3, [sp, #14]
  40f2c0:	ldur	x0, [x29, #-8]
  40f2c4:	ldur	w1, [x29, #-12]
  40f2c8:	ldr	w2, [sp, #16]
  40f2cc:	mov	x3, x8
  40f2d0:	bl	40f130 <ferror@plt+0xc860>
  40f2d4:	ldp	x29, x30, [sp, #32]
  40f2d8:	add	sp, sp, #0x30
  40f2dc:	ret
  40f2e0:	sub	sp, sp, #0x30
  40f2e4:	stp	x29, x30, [sp, #32]
  40f2e8:	add	x29, sp, #0x20
  40f2ec:	mov	w4, #0x8                   	// #8
  40f2f0:	add	x8, sp, #0x8
  40f2f4:	stur	x0, [x29, #-8]
  40f2f8:	stur	w1, [x29, #-12]
  40f2fc:	str	w2, [sp, #16]
  40f300:	str	x3, [sp, #8]
  40f304:	ldur	x0, [x29, #-8]
  40f308:	ldur	w1, [x29, #-12]
  40f30c:	ldr	w2, [sp, #16]
  40f310:	mov	x3, x8
  40f314:	bl	40f130 <ferror@plt+0xc860>
  40f318:	ldp	x29, x30, [sp, #32]
  40f31c:	add	sp, sp, #0x30
  40f320:	ret
  40f324:	sub	sp, sp, #0x30
  40f328:	stp	x29, x30, [sp, #32]
  40f32c:	add	x29, sp, #0x20
  40f330:	mov	x8, xzr
  40f334:	mov	w9, wzr
  40f338:	stur	x0, [x29, #-8]
  40f33c:	stur	w1, [x29, #-12]
  40f340:	str	w2, [sp, #16]
  40f344:	ldur	x10, [x29, #-8]
  40f348:	ldur	x11, [x29, #-8]
  40f34c:	ldrh	w12, [x11]
  40f350:	add	w12, w12, #0x4
  40f354:	subs	w12, w12, #0x1
  40f358:	and	w12, w12, #0xfffffffc
  40f35c:	mov	w11, w12
  40f360:	ubfx	x11, x11, #0, #32
  40f364:	add	x10, x10, x11
  40f368:	str	x10, [sp, #8]
  40f36c:	ldur	x0, [x29, #-8]
  40f370:	ldur	w1, [x29, #-12]
  40f374:	ldr	w2, [sp, #16]
  40f378:	mov	x3, x8
  40f37c:	mov	w4, w9
  40f380:	bl	40f130 <ferror@plt+0xc860>
  40f384:	ldr	x8, [sp, #8]
  40f388:	ldrh	w9, [x8, #2]
  40f38c:	orr	w9, w9, #0x8000
  40f390:	strh	w9, [x8, #2]
  40f394:	ldr	x8, [sp, #8]
  40f398:	mov	x0, x8
  40f39c:	ldp	x29, x30, [sp, #32]
  40f3a0:	add	sp, sp, #0x30
  40f3a4:	ret
  40f3a8:	sub	sp, sp, #0x10
  40f3ac:	str	x0, [sp, #8]
  40f3b0:	str	x1, [sp]
  40f3b4:	ldr	x8, [sp, #8]
  40f3b8:	ldr	x9, [sp, #8]
  40f3bc:	ldrh	w10, [x9]
  40f3c0:	add	w10, w10, #0x4
  40f3c4:	subs	w10, w10, #0x1
  40f3c8:	and	w10, w10, #0xfffffffc
  40f3cc:	mov	w9, w10
  40f3d0:	ubfx	x9, x9, #0, #32
  40f3d4:	add	x8, x8, x9
  40f3d8:	ldr	x9, [sp]
  40f3dc:	subs	x8, x8, x9
  40f3e0:	ldr	x9, [sp]
  40f3e4:	strh	w8, [x9]
  40f3e8:	ldr	x9, [sp, #8]
  40f3ec:	ldrh	w0, [x9]
  40f3f0:	add	sp, sp, #0x10
  40f3f4:	ret
  40f3f8:	sub	sp, sp, #0x30
  40f3fc:	stp	x29, x30, [sp, #32]
  40f400:	add	x29, sp, #0x20
  40f404:	stur	x0, [x29, #-8]
  40f408:	stur	w1, [x29, #-12]
  40f40c:	str	x2, [sp, #8]
  40f410:	str	w3, [sp, #4]
  40f414:	ldur	x0, [x29, #-8]
  40f418:	ldur	w1, [x29, #-12]
  40f41c:	ldr	x2, [sp, #8]
  40f420:	ldr	w3, [sp, #4]
  40f424:	mov	w8, wzr
  40f428:	mov	w4, w8
  40f42c:	bl	40f43c <ferror@plt+0xcb6c>
  40f430:	ldp	x29, x30, [sp, #32]
  40f434:	add	sp, sp, #0x30
  40f438:	ret
  40f43c:	sub	sp, sp, #0x40
  40f440:	stp	x29, x30, [sp, #48]
  40f444:	add	x29, sp, #0x30
  40f448:	mov	x8, #0x8                   	// #8
  40f44c:	mov	w9, wzr
  40f450:	stur	x0, [x29, #-8]
  40f454:	stur	w1, [x29, #-12]
  40f458:	str	x2, [sp, #24]
  40f45c:	str	w3, [sp, #20]
  40f460:	strh	w4, [sp, #18]
  40f464:	ldur	x0, [x29, #-8]
  40f468:	ldur	w10, [x29, #-12]
  40f46c:	add	w10, w10, #0x1
  40f470:	mov	w2, w10
  40f474:	sxtw	x11, w2
  40f478:	mul	x2, x8, x11
  40f47c:	mov	w1, w9
  40f480:	bl	402470 <memset@plt>
  40f484:	ldr	w8, [sp, #20]
  40f488:	mov	w9, #0x0                   	// #0
  40f48c:	cmp	w8, #0x4
  40f490:	str	w9, [sp, #12]
  40f494:	b.lt	40f4cc <ferror@plt+0xcbfc>  // b.tstop
  40f498:	ldr	x8, [sp, #24]
  40f49c:	ldrh	w9, [x8]
  40f4a0:	mov	w8, w9
  40f4a4:	mov	w9, #0x0                   	// #0
  40f4a8:	cmp	x8, #0x4
  40f4ac:	str	w9, [sp, #12]
  40f4b0:	b.cc	40f4cc <ferror@plt+0xcbfc>  // b.lo, b.ul, b.last
  40f4b4:	ldr	x8, [sp, #24]
  40f4b8:	ldrh	w9, [x8]
  40f4bc:	ldr	w10, [sp, #20]
  40f4c0:	cmp	w9, w10
  40f4c4:	cset	w9, le
  40f4c8:	str	w9, [sp, #12]
  40f4cc:	ldr	w8, [sp, #12]
  40f4d0:	tbnz	w8, #0, 40f4d8 <ferror@plt+0xcc08>
  40f4d4:	b	40f588 <ferror@plt+0xccb8>
  40f4d8:	ldr	x8, [sp, #24]
  40f4dc:	ldrh	w9, [x8, #2]
  40f4e0:	ldrh	w10, [sp, #18]
  40f4e4:	bic	w9, w9, w10
  40f4e8:	strh	w9, [sp, #16]
  40f4ec:	ldrh	w9, [sp, #16]
  40f4f0:	ldur	w10, [x29, #-12]
  40f4f4:	cmp	w9, w10
  40f4f8:	b.gt	40f53c <ferror@plt+0xcc6c>
  40f4fc:	ldur	x8, [x29, #-8]
  40f500:	ldrh	w9, [sp, #16]
  40f504:	mov	w10, w9
  40f508:	mov	x11, #0x8                   	// #8
  40f50c:	mul	x10, x11, x10
  40f510:	add	x8, x8, x10
  40f514:	ldr	x8, [x8]
  40f518:	cbnz	x8, 40f53c <ferror@plt+0xcc6c>
  40f51c:	ldr	x8, [sp, #24]
  40f520:	ldur	x9, [x29, #-8]
  40f524:	ldrh	w10, [sp, #16]
  40f528:	mov	w11, w10
  40f52c:	mov	x12, #0x8                   	// #8
  40f530:	mul	x11, x12, x11
  40f534:	add	x9, x9, x11
  40f538:	str	x8, [x9]
  40f53c:	ldr	x8, [sp, #24]
  40f540:	ldrh	w9, [x8]
  40f544:	add	w9, w9, #0x4
  40f548:	subs	w9, w9, #0x1
  40f54c:	and	w9, w9, #0xfffffffc
  40f550:	ldr	w10, [sp, #20]
  40f554:	subs	w9, w10, w9
  40f558:	str	w9, [sp, #20]
  40f55c:	ldr	x8, [sp, #24]
  40f560:	ldr	x11, [sp, #24]
  40f564:	ldrh	w9, [x11]
  40f568:	add	w9, w9, #0x4
  40f56c:	subs	w9, w9, #0x1
  40f570:	and	w9, w9, #0xfffffffc
  40f574:	mov	w11, w9
  40f578:	ubfx	x11, x11, #0, #32
  40f57c:	add	x8, x8, x11
  40f580:	str	x8, [sp, #24]
  40f584:	b	40f484 <ferror@plt+0xcbb4>
  40f588:	ldr	w8, [sp, #20]
  40f58c:	cbz	w8, 40f5b4 <ferror@plt+0xcce4>
  40f590:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40f594:	ldr	x8, [x8, #3992]
  40f598:	ldr	x0, [x8]
  40f59c:	ldr	w2, [sp, #20]
  40f5a0:	ldr	x8, [sp, #24]
  40f5a4:	ldrh	w3, [x8]
  40f5a8:	adrp	x1, 411000 <ferror@plt+0xe730>
  40f5ac:	add	x1, x1, #0x25b
  40f5b0:	bl	402890 <fprintf@plt>
  40f5b4:	mov	w8, wzr
  40f5b8:	mov	w0, w8
  40f5bc:	ldp	x29, x30, [sp, #48]
  40f5c0:	add	sp, sp, #0x40
  40f5c4:	ret
  40f5c8:	sub	sp, sp, #0x30
  40f5cc:	stp	x29, x30, [sp, #32]
  40f5d0:	add	x29, sp, #0x20
  40f5d4:	stur	w0, [x29, #-12]
  40f5d8:	str	x1, [sp, #8]
  40f5dc:	str	w2, [sp, #4]
  40f5e0:	ldr	w8, [sp, #4]
  40f5e4:	mov	w9, #0x0                   	// #0
  40f5e8:	cmp	w8, #0x4
  40f5ec:	str	w9, [sp]
  40f5f0:	b.lt	40f628 <ferror@plt+0xcd58>  // b.tstop
  40f5f4:	ldr	x8, [sp, #8]
  40f5f8:	ldrh	w9, [x8]
  40f5fc:	mov	w8, w9
  40f600:	mov	w9, #0x0                   	// #0
  40f604:	cmp	x8, #0x4
  40f608:	str	w9, [sp]
  40f60c:	b.cc	40f628 <ferror@plt+0xcd58>  // b.lo, b.ul, b.last
  40f610:	ldr	x8, [sp, #8]
  40f614:	ldrh	w9, [x8]
  40f618:	ldr	w10, [sp, #4]
  40f61c:	cmp	w9, w10
  40f620:	cset	w9, le
  40f624:	str	w9, [sp]
  40f628:	ldr	w8, [sp]
  40f62c:	tbnz	w8, #0, 40f634 <ferror@plt+0xcd64>
  40f630:	b	40f6a0 <ferror@plt+0xcdd0>
  40f634:	ldr	x8, [sp, #8]
  40f638:	ldrh	w9, [x8, #2]
  40f63c:	ldur	w10, [x29, #-12]
  40f640:	cmp	w9, w10
  40f644:	b.ne	40f654 <ferror@plt+0xcd84>  // b.any
  40f648:	ldr	x8, [sp, #8]
  40f64c:	stur	x8, [x29, #-8]
  40f650:	b	40f6d4 <ferror@plt+0xce04>
  40f654:	ldr	x8, [sp, #8]
  40f658:	ldrh	w9, [x8]
  40f65c:	add	w9, w9, #0x4
  40f660:	subs	w9, w9, #0x1
  40f664:	and	w9, w9, #0xfffffffc
  40f668:	ldr	w10, [sp, #4]
  40f66c:	subs	w9, w10, w9
  40f670:	str	w9, [sp, #4]
  40f674:	ldr	x8, [sp, #8]
  40f678:	ldr	x11, [sp, #8]
  40f67c:	ldrh	w9, [x11]
  40f680:	add	w9, w9, #0x4
  40f684:	subs	w9, w9, #0x1
  40f688:	and	w9, w9, #0xfffffffc
  40f68c:	mov	w11, w9
  40f690:	ubfx	x11, x11, #0, #32
  40f694:	add	x8, x8, x11
  40f698:	str	x8, [sp, #8]
  40f69c:	b	40f5e0 <ferror@plt+0xcd10>
  40f6a0:	ldr	w8, [sp, #4]
  40f6a4:	cbz	w8, 40f6cc <ferror@plt+0xcdfc>
  40f6a8:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40f6ac:	ldr	x8, [x8, #3992]
  40f6b0:	ldr	x0, [x8]
  40f6b4:	ldr	w2, [sp, #4]
  40f6b8:	ldr	x8, [sp, #8]
  40f6bc:	ldrh	w3, [x8]
  40f6c0:	adrp	x1, 411000 <ferror@plt+0xe730>
  40f6c4:	add	x1, x1, #0x25b
  40f6c8:	bl	402890 <fprintf@plt>
  40f6cc:	mov	x8, xzr
  40f6d0:	stur	x8, [x29, #-8]
  40f6d4:	ldur	x0, [x29, #-8]
  40f6d8:	ldp	x29, x30, [sp, #32]
  40f6dc:	add	sp, sp, #0x30
  40f6e0:	ret
  40f6e4:	sub	sp, sp, #0x40
  40f6e8:	stp	x29, x30, [sp, #48]
  40f6ec:	add	x29, sp, #0x30
  40f6f0:	stur	x0, [x29, #-16]
  40f6f4:	stur	w1, [x29, #-20]
  40f6f8:	str	x2, [sp, #16]
  40f6fc:	str	w3, [sp, #12]
  40f700:	ldr	x8, [sp, #16]
  40f704:	ldrh	w9, [x8]
  40f708:	mov	w0, w9
  40f70c:	sxtw	x8, w0
  40f710:	subs	x8, x8, #0x4
  40f714:	ldrsw	x10, [sp, #12]
  40f718:	cmp	x8, x10
  40f71c:	b.cs	40f72c <ferror@plt+0xce5c>  // b.hs, b.nlast
  40f720:	mov	w8, #0xffffffff            	// #-1
  40f724:	stur	w8, [x29, #-4]
  40f728:	b	40f7ec <ferror@plt+0xcf1c>
  40f72c:	ldr	x8, [sp, #16]
  40f730:	ldrh	w9, [x8]
  40f734:	mov	w0, w9
  40f738:	sxtw	x8, w0
  40f73c:	subs	x8, x8, #0x4
  40f740:	ldr	w9, [sp, #12]
  40f744:	add	w9, w9, #0x4
  40f748:	subs	w9, w9, #0x1
  40f74c:	and	w9, w9, #0xfffffffc
  40f750:	mov	w10, w9
  40f754:	ubfx	x10, x10, #0, #32
  40f758:	add	x10, x10, #0x4
  40f75c:	cmp	x8, x10
  40f760:	b.cc	40f7c0 <ferror@plt+0xcef0>  // b.lo, b.ul, b.last
  40f764:	ldr	x8, [sp, #16]
  40f768:	add	x8, x8, #0x4
  40f76c:	ldr	w9, [sp, #12]
  40f770:	add	w9, w9, #0x4
  40f774:	subs	w9, w9, #0x1
  40f778:	and	w9, w9, #0xfffffffc
  40f77c:	mov	w10, w9
  40f780:	ubfx	x10, x10, #0, #32
  40f784:	add	x8, x8, x10
  40f788:	str	x8, [sp, #16]
  40f78c:	ldur	x0, [x29, #-16]
  40f790:	ldur	w1, [x29, #-20]
  40f794:	ldr	x8, [sp, #16]
  40f798:	add	x2, x8, #0x4
  40f79c:	ldr	x8, [sp, #16]
  40f7a0:	ldrh	w9, [x8]
  40f7a4:	mov	w3, w9
  40f7a8:	sxtw	x8, w3
  40f7ac:	subs	x8, x8, #0x4
  40f7b0:	mov	w3, w8
  40f7b4:	bl	40f3f8 <ferror@plt+0xcb28>
  40f7b8:	stur	w0, [x29, #-4]
  40f7bc:	b	40f7ec <ferror@plt+0xcf1c>
  40f7c0:	ldur	x0, [x29, #-16]
  40f7c4:	ldur	w8, [x29, #-20]
  40f7c8:	add	w8, w8, #0x1
  40f7cc:	mov	w1, w8
  40f7d0:	sxtw	x9, w1
  40f7d4:	mov	x10, #0x8                   	// #8
  40f7d8:	mul	x2, x10, x9
  40f7dc:	mov	w8, wzr
  40f7e0:	mov	w1, w8
  40f7e4:	bl	402470 <memset@plt>
  40f7e8:	stur	wzr, [x29, #-4]
  40f7ec:	ldur	w0, [x29, #-4]
  40f7f0:	ldp	x29, x30, [sp, #48]
  40f7f4:	add	sp, sp, #0x40
  40f7f8:	ret
  40f7fc:	sub	sp, sp, #0x40
  40f800:	stp	x29, x30, [sp, #48]
  40f804:	add	x29, sp, #0x30
  40f808:	mov	x8, xzr
  40f80c:	mov	w9, #0x22                  	// #34
  40f810:	stur	w0, [x29, #-8]
  40f814:	stur	x1, [x29, #-16]
  40f818:	str	x2, [sp, #24]
  40f81c:	ldur	x10, [x29, #-16]
  40f820:	ldr	x10, [x10, #16]
  40f824:	str	x10, [sp, #16]
  40f828:	ldr	x10, [sp, #16]
  40f82c:	str	x8, [x10]
  40f830:	ldr	x8, [sp, #16]
  40f834:	str	xzr, [x8, #8]
  40f838:	ldur	w0, [x29, #-8]
  40f83c:	ldur	x1, [x29, #-16]
  40f840:	mov	w2, w9
  40f844:	bl	40fb4c <ferror@plt+0xd27c>
  40f848:	str	w0, [sp, #4]
  40f84c:	ldr	w9, [sp, #4]
  40f850:	cmp	w9, #0x0
  40f854:	cset	w9, ge  // ge = tcont
  40f858:	tbnz	w9, #0, 40f868 <ferror@plt+0xcf98>
  40f85c:	ldr	w8, [sp, #4]
  40f860:	stur	w8, [x29, #-4]
  40f864:	b	40f930 <ferror@plt+0xd060>
  40f868:	ldr	w8, [sp, #4]
  40f86c:	cmp	w8, #0x8, lsl #12
  40f870:	b.ge	40f87c <ferror@plt+0xcfac>  // b.tcont
  40f874:	mov	w8, #0x8000                	// #32768
  40f878:	str	w8, [sp, #4]
  40f87c:	ldrsw	x0, [sp, #4]
  40f880:	bl	4023f0 <malloc@plt>
  40f884:	str	x0, [sp, #8]
  40f888:	ldr	x8, [sp, #8]
  40f88c:	cbnz	x8, 40f8b4 <ferror@plt+0xcfe4>
  40f890:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40f894:	ldr	x8, [x8, #3992]
  40f898:	ldr	x0, [x8]
  40f89c:	adrp	x1, 411000 <ferror@plt+0xe730>
  40f8a0:	add	x1, x1, #0x2a5
  40f8a4:	bl	402890 <fprintf@plt>
  40f8a8:	mov	w9, #0xfffffff4            	// #-12
  40f8ac:	stur	w9, [x29, #-4]
  40f8b0:	b	40f930 <ferror@plt+0xd060>
  40f8b4:	ldr	x8, [sp, #8]
  40f8b8:	ldr	x9, [sp, #16]
  40f8bc:	str	x8, [x9]
  40f8c0:	ldrsw	x8, [sp, #4]
  40f8c4:	ldr	x9, [sp, #16]
  40f8c8:	str	x8, [x9, #8]
  40f8cc:	ldur	w0, [x29, #-8]
  40f8d0:	ldur	x1, [x29, #-16]
  40f8d4:	mov	w10, wzr
  40f8d8:	mov	w2, w10
  40f8dc:	bl	40fb4c <ferror@plt+0xd27c>
  40f8e0:	str	w0, [sp, #4]
  40f8e4:	ldr	w10, [sp, #4]
  40f8e8:	cmp	w10, #0x0
  40f8ec:	cset	w10, ge  // ge = tcont
  40f8f0:	tbnz	w10, #0, 40f908 <ferror@plt+0xd038>
  40f8f4:	ldr	x0, [sp, #8]
  40f8f8:	bl	402650 <free@plt>
  40f8fc:	ldr	w8, [sp, #4]
  40f900:	stur	w8, [x29, #-4]
  40f904:	b	40f930 <ferror@plt+0xd060>
  40f908:	ldr	x8, [sp, #24]
  40f90c:	cbz	x8, 40f920 <ferror@plt+0xd050>
  40f910:	ldr	x8, [sp, #8]
  40f914:	ldr	x9, [sp, #24]
  40f918:	str	x8, [x9]
  40f91c:	b	40f928 <ferror@plt+0xd058>
  40f920:	ldr	x0, [sp, #8]
  40f924:	bl	402650 <free@plt>
  40f928:	ldr	w8, [sp, #4]
  40f92c:	stur	w8, [x29, #-4]
  40f930:	ldur	w0, [x29, #-4]
  40f934:	ldp	x29, x30, [sp, #48]
  40f938:	add	sp, sp, #0x40
  40f93c:	ret
  40f940:	sub	sp, sp, #0x30
  40f944:	stp	x29, x30, [sp, #32]
  40f948:	add	x29, sp, #0x20
  40f94c:	str	x0, [sp, #16]
  40f950:	ldr	x8, [sp, #16]
  40f954:	ldr	w9, [x8, #16]
  40f958:	str	w9, [sp, #12]
  40f95c:	ldr	x8, [sp, #16]
  40f960:	ldr	w9, [x8]
  40f964:	mov	w8, w9
  40f968:	cmp	x8, #0x14
  40f96c:	b.cs	40f994 <ferror@plt+0xd0c4>  // b.hs, b.nlast
  40f970:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40f974:	ldr	x8, [x8, #3992]
  40f978:	ldr	x0, [x8]
  40f97c:	adrp	x1, 411000 <ferror@plt+0xe730>
  40f980:	add	x1, x1, #0x2c6
  40f984:	bl	402890 <fprintf@plt>
  40f988:	mov	w9, #0xffffffff            	// #-1
  40f98c:	stur	w9, [x29, #-4]
  40f990:	b	40fa70 <ferror@plt+0xd1a0>
  40f994:	ldr	w8, [sp, #12]
  40f998:	cmp	w8, #0x0
  40f99c:	cset	w8, ge  // ge = tcont
  40f9a0:	tbnz	w8, #0, 40fa5c <ferror@plt+0xd18c>
  40f9a4:	ldr	x0, [sp, #16]
  40f9a8:	ldr	w1, [sp, #12]
  40f9ac:	bl	40c440 <ferror@plt+0x9b70>
  40f9b0:	cbz	w0, 40f9c0 <ferror@plt+0xd0f0>
  40f9b4:	ldr	w8, [sp, #12]
  40f9b8:	stur	w8, [x29, #-4]
  40f9bc:	b	40fa70 <ferror@plt+0xd1a0>
  40f9c0:	ldr	w8, [sp, #12]
  40f9c4:	mov	w9, wzr
  40f9c8:	subs	w8, w9, w8
  40f9cc:	str	w8, [sp, #8]
  40f9d0:	bl	402840 <__errno_location@plt>
  40f9d4:	ldr	w8, [sp, #8]
  40f9d8:	str	w8, [x0]
  40f9dc:	bl	402840 <__errno_location@plt>
  40f9e0:	ldr	w8, [x0]
  40f9e4:	cmp	w8, #0x2
  40f9e8:	str	w8, [sp, #4]
  40f9ec:	b.eq	40fa1c <ferror@plt+0xd14c>  // b.none
  40f9f0:	b	40f9f4 <ferror@plt+0xd124>
  40f9f4:	ldr	w8, [sp, #4]
  40f9f8:	cmp	w8, #0x5a
  40f9fc:	b.eq	40fa28 <ferror@plt+0xd158>  // b.none
  40fa00:	b	40fa04 <ferror@plt+0xd134>
  40fa04:	ldr	w8, [sp, #4]
  40fa08:	cmp	w8, #0x5f
  40fa0c:	cset	w9, eq  // eq = none
  40fa10:	eor	w9, w9, #0x1
  40fa14:	tbnz	w9, #0, 40fa44 <ferror@plt+0xd174>
  40fa18:	b	40fa1c <ferror@plt+0xd14c>
  40fa1c:	mov	w8, #0xffffffff            	// #-1
  40fa20:	stur	w8, [x29, #-4]
  40fa24:	b	40fa70 <ferror@plt+0xd1a0>
  40fa28:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40fa2c:	ldr	x8, [x8, #3992]
  40fa30:	ldr	x0, [x8]
  40fa34:	adrp	x1, 411000 <ferror@plt+0xe730>
  40fa38:	add	x1, x1, #0x2d6
  40fa3c:	bl	402890 <fprintf@plt>
  40fa40:	b	40fa50 <ferror@plt+0xd180>
  40fa44:	adrp	x0, 411000 <ferror@plt+0xe730>
  40fa48:	add	x0, x0, #0x2fb
  40fa4c:	bl	402240 <perror@plt>
  40fa50:	ldr	w8, [sp, #12]
  40fa54:	stur	w8, [x29, #-4]
  40fa58:	b	40fa70 <ferror@plt+0xd1a0>
  40fa5c:	ldr	x0, [sp, #16]
  40fa60:	mov	x8, xzr
  40fa64:	mov	x1, x8
  40fa68:	bl	40c424 <ferror@plt+0x9b54>
  40fa6c:	stur	wzr, [x29, #-4]
  40fa70:	ldur	w0, [x29, #-4]
  40fa74:	ldp	x29, x30, [sp, #32]
  40fa78:	add	sp, sp, #0x30
  40fa7c:	ret
  40fa80:	sub	sp, sp, #0x30
  40fa84:	stp	x29, x30, [sp, #32]
  40fa88:	add	x29, sp, #0x20
  40fa8c:	stur	x0, [x29, #-8]
  40fa90:	str	x1, [sp, #16]
  40fa94:	ldr	x8, [sp, #16]
  40fa98:	ldr	w9, [x8]
  40fa9c:	mov	w8, w9
  40faa0:	cmp	x8, #0x24
  40faa4:	b.cs	40fac4 <ferror@plt+0xd1f4>  // b.hs, b.nlast
  40faa8:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40faac:	ldr	x8, [x8, #3992]
  40fab0:	ldr	x0, [x8]
  40fab4:	adrp	x1, 411000 <ferror@plt+0xe730>
  40fab8:	add	x1, x1, #0x68
  40fabc:	bl	402890 <fprintf@plt>
  40fac0:	b	40fb40 <ferror@plt+0xd270>
  40fac4:	ldr	x8, [sp, #16]
  40fac8:	add	x8, x8, #0x10
  40facc:	str	x8, [sp, #8]
  40fad0:	ldr	x8, [sp, #8]
  40fad4:	ldr	w9, [x8]
  40fad8:	mov	w10, wzr
  40fadc:	subs	w9, w10, w9
  40fae0:	str	w9, [sp, #4]
  40fae4:	bl	402840 <__errno_location@plt>
  40fae8:	ldr	w9, [sp, #4]
  40faec:	str	w9, [x0]
  40faf0:	ldur	x8, [x29, #-8]
  40faf4:	ldr	w10, [x8, #36]
  40faf8:	cmp	w10, #0x4
  40fafc:	b.ne	40fb24 <ferror@plt+0xd254>  // b.any
  40fb00:	bl	402840 <__errno_location@plt>
  40fb04:	ldr	w8, [x0]
  40fb08:	cmp	w8, #0x2
  40fb0c:	b.eq	40fb20 <ferror@plt+0xd250>  // b.none
  40fb10:	bl	402840 <__errno_location@plt>
  40fb14:	ldr	w8, [x0]
  40fb18:	cmp	w8, #0x5f
  40fb1c:	b.ne	40fb24 <ferror@plt+0xd254>  // b.any
  40fb20:	b	40fb40 <ferror@plt+0xd270>
  40fb24:	ldur	x8, [x29, #-8]
  40fb28:	ldr	w9, [x8, #48]
  40fb2c:	and	w9, w9, #0x2
  40fb30:	cbnz	w9, 40fb40 <ferror@plt+0xd270>
  40fb34:	adrp	x0, 411000 <ferror@plt+0xe730>
  40fb38:	add	x0, x0, #0x2fb
  40fb3c:	bl	402240 <perror@plt>
  40fb40:	ldp	x29, x30, [sp, #32]
  40fb44:	add	sp, sp, #0x30
  40fb48:	ret
  40fb4c:	sub	sp, sp, #0x40
  40fb50:	stp	x29, x30, [sp, #48]
  40fb54:	add	x29, sp, #0x30
  40fb58:	stur	w0, [x29, #-8]
  40fb5c:	stur	x1, [x29, #-16]
  40fb60:	stur	w2, [x29, #-20]
  40fb64:	ldur	w0, [x29, #-8]
  40fb68:	ldur	x1, [x29, #-16]
  40fb6c:	ldur	w2, [x29, #-20]
  40fb70:	bl	4021f0 <recvmsg@plt>
  40fb74:	str	w0, [sp, #24]
  40fb78:	ldr	w8, [sp, #24]
  40fb7c:	cmp	w8, #0x0
  40fb80:	cset	w8, ge  // ge = tcont
  40fb84:	mov	w9, #0x0                   	// #0
  40fb88:	str	w9, [sp, #20]
  40fb8c:	tbnz	w8, #0, 40fbc4 <ferror@plt+0xd2f4>
  40fb90:	bl	402840 <__errno_location@plt>
  40fb94:	ldr	w8, [x0]
  40fb98:	mov	w9, #0x1                   	// #1
  40fb9c:	cmp	w8, #0x4
  40fba0:	str	w9, [sp, #16]
  40fba4:	b.eq	40fbbc <ferror@plt+0xd2ec>  // b.none
  40fba8:	bl	402840 <__errno_location@plt>
  40fbac:	ldr	w8, [x0]
  40fbb0:	cmp	w8, #0xb
  40fbb4:	cset	w8, eq  // eq = none
  40fbb8:	str	w8, [sp, #16]
  40fbbc:	ldr	w8, [sp, #16]
  40fbc0:	str	w8, [sp, #20]
  40fbc4:	ldr	w8, [sp, #20]
  40fbc8:	tbnz	w8, #0, 40fb64 <ferror@plt+0xd294>
  40fbcc:	ldr	w8, [sp, #24]
  40fbd0:	cmp	w8, #0x0
  40fbd4:	cset	w8, ge  // ge = tcont
  40fbd8:	tbnz	w8, #0, 40fc30 <ferror@plt+0xd360>
  40fbdc:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40fbe0:	ldr	x8, [x8, #3992]
  40fbe4:	ldr	x0, [x8]
  40fbe8:	str	x0, [sp, #8]
  40fbec:	bl	402840 <__errno_location@plt>
  40fbf0:	ldr	w0, [x0]
  40fbf4:	bl	402550 <strerror@plt>
  40fbf8:	str	x0, [sp]
  40fbfc:	bl	402840 <__errno_location@plt>
  40fc00:	ldr	w3, [x0]
  40fc04:	ldr	x0, [sp, #8]
  40fc08:	adrp	x1, 411000 <ferror@plt+0xe730>
  40fc0c:	add	x1, x1, #0x91
  40fc10:	ldr	x2, [sp]
  40fc14:	bl	402890 <fprintf@plt>
  40fc18:	bl	402840 <__errno_location@plt>
  40fc1c:	ldr	w9, [x0]
  40fc20:	mov	w10, wzr
  40fc24:	subs	w9, w10, w9
  40fc28:	stur	w9, [x29, #-4]
  40fc2c:	b	40fc64 <ferror@plt+0xd394>
  40fc30:	ldr	w8, [sp, #24]
  40fc34:	cbnz	w8, 40fc5c <ferror@plt+0xd38c>
  40fc38:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40fc3c:	ldr	x8, [x8, #3992]
  40fc40:	ldr	x0, [x8]
  40fc44:	adrp	x1, 411000 <ferror@plt+0xe730>
  40fc48:	add	x1, x1, #0xb0
  40fc4c:	bl	402890 <fprintf@plt>
  40fc50:	mov	w9, #0xffffffc3            	// #-61
  40fc54:	stur	w9, [x29, #-4]
  40fc58:	b	40fc64 <ferror@plt+0xd394>
  40fc5c:	ldr	w8, [sp, #24]
  40fc60:	stur	w8, [x29, #-4]
  40fc64:	ldur	w0, [x29, #-4]
  40fc68:	ldp	x29, x30, [sp, #48]
  40fc6c:	add	sp, sp, #0x40
  40fc70:	ret
  40fc74:	sub	sp, sp, #0x40
  40fc78:	stp	x29, x30, [sp, #48]
  40fc7c:	add	x29, sp, #0x30
  40fc80:	stur	x0, [x29, #-8]
  40fc84:	stur	x1, [x29, #-16]
  40fc88:	str	x2, [sp, #24]
  40fc8c:	ldur	x0, [x29, #-8]
  40fc90:	ldr	x1, [sp, #24]
  40fc94:	bl	40c424 <ferror@plt+0x9b54>
  40fc98:	cbz	w0, 40fca0 <ferror@plt+0xd3d0>
  40fc9c:	b	40fce4 <ferror@plt+0xd414>
  40fca0:	adrp	x8, 421000 <ferror@plt+0x1e730>
  40fca4:	ldr	x8, [x8, #3992]
  40fca8:	ldr	x0, [x8]
  40fcac:	ldur	x8, [x29, #-16]
  40fcb0:	ldr	w9, [x8]
  40fcb4:	mov	w10, wzr
  40fcb8:	subs	w9, w10, w9
  40fcbc:	str	x0, [sp, #16]
  40fcc0:	mov	w0, w9
  40fcc4:	bl	402550 <strerror@plt>
  40fcc8:	ldr	x8, [sp, #16]
  40fccc:	str	x0, [sp, #8]
  40fcd0:	mov	x0, x8
  40fcd4:	adrp	x1, 411000 <ferror@plt+0xe730>
  40fcd8:	add	x1, x1, #0x358
  40fcdc:	ldr	x2, [sp, #8]
  40fce0:	bl	402890 <fprintf@plt>
  40fce4:	ldp	x29, x30, [sp, #48]
  40fce8:	add	sp, sp, #0x40
  40fcec:	ret
  40fcf0:	stp	x29, x30, [sp, #-48]!
  40fcf4:	mov	x29, sp
  40fcf8:	str	q0, [sp, #16]
  40fcfc:	str	q1, [sp, #32]
  40fd00:	ldp	x6, x1, [sp, #16]
  40fd04:	ldp	x7, x0, [sp, #32]
  40fd08:	mrs	x2, fpcr
  40fd0c:	ubfx	x4, x1, #48, #15
  40fd10:	lsr	x2, x1, #63
  40fd14:	lsr	x3, x0, #63
  40fd18:	ubfx	x9, x0, #0, #48
  40fd1c:	mov	x5, #0x7fff                	// #32767
  40fd20:	mov	x10, x6
  40fd24:	cmp	x4, x5
  40fd28:	and	w2, w2, #0xff
  40fd2c:	ubfx	x1, x1, #0, #48
  40fd30:	and	w3, w3, #0xff
  40fd34:	ubfx	x0, x0, #48, #15
  40fd38:	b.eq	40fd6c <ferror@plt+0xd49c>  // b.none
  40fd3c:	cmp	x0, x5
  40fd40:	b.eq	40fd58 <ferror@plt+0xd488>  // b.none
  40fd44:	cmp	x4, x0
  40fd48:	mov	w0, #0x1                   	// #1
  40fd4c:	b.eq	40fd84 <ferror@plt+0xd4b4>  // b.none
  40fd50:	ldp	x29, x30, [sp], #48
  40fd54:	ret
  40fd58:	orr	x8, x9, x7
  40fd5c:	cbnz	x8, 40fde8 <ferror@plt+0xd518>
  40fd60:	mov	w0, #0x1                   	// #1
  40fd64:	ldp	x29, x30, [sp], #48
  40fd68:	ret
  40fd6c:	orr	x5, x1, x6
  40fd70:	cbnz	x5, 40fdb8 <ferror@plt+0xd4e8>
  40fd74:	cmp	x0, x4
  40fd78:	b.ne	40fd60 <ferror@plt+0xd490>  // b.any
  40fd7c:	orr	x8, x9, x7
  40fd80:	cbnz	x8, 40fde8 <ferror@plt+0xd518>
  40fd84:	cmp	x1, x9
  40fd88:	mov	w0, #0x1                   	// #1
  40fd8c:	ccmp	x6, x7, #0x0, eq  // eq = none
  40fd90:	b.ne	40fd50 <ferror@plt+0xd480>  // b.any
  40fd94:	cmp	w2, w3
  40fd98:	mov	w0, #0x0                   	// #0
  40fd9c:	b.eq	40fd50 <ferror@plt+0xd480>  // b.none
  40fda0:	mov	w0, #0x1                   	// #1
  40fda4:	cbnz	x4, 40fd50 <ferror@plt+0xd480>
  40fda8:	orr	x1, x1, x10
  40fdac:	cmp	x1, #0x0
  40fdb0:	cset	w0, ne  // ne = any
  40fdb4:	b	40fd50 <ferror@plt+0xd480>
  40fdb8:	tst	x1, #0x800000000000
  40fdbc:	b.ne	40fdd4 <ferror@plt+0xd504>  // b.any
  40fdc0:	mov	w0, #0x1                   	// #1
  40fdc4:	bl	40ff48 <ferror@plt+0xd678>
  40fdc8:	mov	w0, #0x1                   	// #1
  40fdcc:	ldp	x29, x30, [sp], #48
  40fdd0:	ret
  40fdd4:	cmp	x0, x4
  40fdd8:	mov	w0, #0x1                   	// #1
  40fddc:	b.ne	40fd50 <ferror@plt+0xd480>  // b.any
  40fde0:	orr	x8, x9, x7
  40fde4:	cbz	x8, 40fd50 <ferror@plt+0xd480>
  40fde8:	tst	x9, #0x800000000000
  40fdec:	b.eq	40fdc0 <ferror@plt+0xd4f0>  // b.none
  40fdf0:	b	40fd60 <ferror@plt+0xd490>
  40fdf4:	nop
  40fdf8:	mrs	x0, fpcr
  40fdfc:	fmov	x0, d0
  40fe00:	ubfx	x1, x0, #52, #11
  40fe04:	lsr	x4, x0, #63
  40fe08:	add	x2, x1, #0x1
  40fe0c:	and	w4, w4, #0xff
  40fe10:	tst	x2, #0x7fe
  40fe14:	ubfx	x0, x0, #0, #52
  40fe18:	b.eq	40fe4c <ferror@plt+0xd57c>  // b.none
  40fe1c:	lsr	x5, x0, #4
  40fe20:	mov	x3, #0x0                   	// #0
  40fe24:	and	x5, x5, #0xffffffffffff
  40fe28:	mov	w2, #0x3c00                	// #15360
  40fe2c:	add	w1, w1, w2
  40fe30:	lsl	x0, x0, #60
  40fe34:	bfxil	x3, x5, #0, #48
  40fe38:	fmov	d0, x0
  40fe3c:	bfi	x3, x1, #48, #15
  40fe40:	bfi	x3, x4, #63, #1
  40fe44:	fmov	v0.d[1], x3
  40fe48:	ret
  40fe4c:	cbnz	x1, 40fea0 <ferror@plt+0xd5d0>
  40fe50:	cbz	x0, 40feec <ferror@plt+0xd61c>
  40fe54:	clz	x2, x0
  40fe58:	cmp	w2, #0xe
  40fe5c:	b.gt	40ff38 <ferror@plt+0xd668>
  40fe60:	add	w1, w2, #0x31
  40fe64:	mov	w5, #0xf                   	// #15
  40fe68:	sub	w5, w5, w2
  40fe6c:	lsr	x5, x0, x5
  40fe70:	lsl	x0, x0, x1
  40fe74:	and	x5, x5, #0xffffffffffff
  40fe78:	mov	w1, #0x3c0c                	// #15372
  40fe7c:	mov	x3, #0x0                   	// #0
  40fe80:	sub	w1, w1, w2
  40fe84:	and	w1, w1, #0x7fff
  40fe88:	bfxil	x3, x5, #0, #48
  40fe8c:	fmov	d0, x0
  40fe90:	bfi	x3, x1, #48, #15
  40fe94:	bfi	x3, x4, #63, #1
  40fe98:	fmov	v0.d[1], x3
  40fe9c:	ret
  40fea0:	cbz	x0, 40ff10 <ferror@plt+0xd640>
  40fea4:	lsr	x1, x0, #4
  40fea8:	mov	x3, #0x0                   	// #0
  40feac:	orr	x1, x1, #0x800000000000
  40feb0:	lsl	x2, x0, #60
  40feb4:	fmov	d0, x2
  40feb8:	bfxil	x3, x1, #0, #48
  40febc:	orr	x3, x3, #0x7fff000000000000
  40fec0:	bfi	x3, x4, #63, #1
  40fec4:	fmov	v0.d[1], x3
  40fec8:	tbnz	x0, #51, 40ff34 <ferror@plt+0xd664>
  40fecc:	stp	x29, x30, [sp, #-32]!
  40fed0:	mov	w0, #0x1                   	// #1
  40fed4:	mov	x29, sp
  40fed8:	str	q0, [sp, #16]
  40fedc:	bl	40ff48 <ferror@plt+0xd678>
  40fee0:	ldr	q0, [sp, #16]
  40fee4:	ldp	x29, x30, [sp], #32
  40fee8:	ret
  40feec:	mov	x5, #0x0                   	// #0
  40fef0:	mov	x3, #0x0                   	// #0
  40fef4:	bfxil	x3, x5, #0, #48
  40fef8:	mov	w1, #0x0                   	// #0
  40fefc:	fmov	d0, x0
  40ff00:	bfi	x3, x1, #48, #15
  40ff04:	bfi	x3, x4, #63, #1
  40ff08:	fmov	v0.d[1], x3
  40ff0c:	ret
  40ff10:	mov	x5, #0x0                   	// #0
  40ff14:	mov	x3, #0x0                   	// #0
  40ff18:	bfxil	x3, x5, #0, #48
  40ff1c:	mov	w1, #0x7fff                	// #32767
  40ff20:	fmov	d0, x0
  40ff24:	bfi	x3, x1, #48, #15
  40ff28:	bfi	x3, x4, #63, #1
  40ff2c:	fmov	v0.d[1], x3
  40ff30:	ret
  40ff34:	ret
  40ff38:	sub	w5, w2, #0xf
  40ff3c:	lsl	x5, x0, x5
  40ff40:	mov	x0, #0x0                   	// #0
  40ff44:	b	40fe74 <ferror@plt+0xd5a4>
  40ff48:	tbz	w0, #0, 40ff58 <ferror@plt+0xd688>
  40ff4c:	movi	v1.2s, #0x0
  40ff50:	fdiv	s0, s1, s1
  40ff54:	mrs	x1, fpsr
  40ff58:	tbz	w0, #1, 40ff6c <ferror@plt+0xd69c>
  40ff5c:	fmov	s1, #1.000000000000000000e+00
  40ff60:	movi	v2.2s, #0x0
  40ff64:	fdiv	s0, s1, s2
  40ff68:	mrs	x1, fpsr
  40ff6c:	tbz	w0, #2, 40ff8c <ferror@plt+0xd6bc>
  40ff70:	mov	w2, #0xc5ae                	// #50606
  40ff74:	mov	w1, #0x7f7fffff            	// #2139095039
  40ff78:	movk	w2, #0x749d, lsl #16
  40ff7c:	fmov	s1, w1
  40ff80:	fmov	s2, w2
  40ff84:	fadd	s0, s1, s2
  40ff88:	mrs	x1, fpsr
  40ff8c:	tbz	w0, #3, 40ff9c <ferror@plt+0xd6cc>
  40ff90:	movi	v1.2s, #0x80, lsl #16
  40ff94:	fmul	s0, s1, s1
  40ff98:	mrs	x1, fpsr
  40ff9c:	tbz	w0, #4, 40ffb4 <ferror@plt+0xd6e4>
  40ffa0:	mov	w0, #0x7f7fffff            	// #2139095039
  40ffa4:	fmov	s2, #1.000000000000000000e+00
  40ffa8:	fmov	s1, w0
  40ffac:	fsub	s0, s1, s2
  40ffb0:	mrs	x0, fpsr
  40ffb4:	ret
  40ffb8:	stp	x29, x30, [sp, #-64]!
  40ffbc:	mov	x29, sp
  40ffc0:	stp	x19, x20, [sp, #16]
  40ffc4:	adrp	x20, 421000 <ferror@plt+0x1e730>
  40ffc8:	add	x20, x20, #0xd08
  40ffcc:	stp	x21, x22, [sp, #32]
  40ffd0:	adrp	x21, 421000 <ferror@plt+0x1e730>
  40ffd4:	add	x21, x21, #0xd00
  40ffd8:	sub	x20, x20, x21
  40ffdc:	mov	w22, w0
  40ffe0:	stp	x23, x24, [sp, #48]
  40ffe4:	mov	x23, x1
  40ffe8:	mov	x24, x2
  40ffec:	bl	4021a8 <memcpy@plt-0x38>
  40fff0:	cmp	xzr, x20, asr #3
  40fff4:	b.eq	410020 <ferror@plt+0xd750>  // b.none
  40fff8:	asr	x20, x20, #3
  40fffc:	mov	x19, #0x0                   	// #0
  410000:	ldr	x3, [x21, x19, lsl #3]
  410004:	mov	x2, x24
  410008:	add	x19, x19, #0x1
  41000c:	mov	x1, x23
  410010:	mov	w0, w22
  410014:	blr	x3
  410018:	cmp	x20, x19
  41001c:	b.ne	410000 <ferror@plt+0xd730>  // b.any
  410020:	ldp	x19, x20, [sp, #16]
  410024:	ldp	x21, x22, [sp, #32]
  410028:	ldp	x23, x24, [sp, #48]
  41002c:	ldp	x29, x30, [sp], #64
  410030:	ret
  410034:	nop
  410038:	ret
  41003c:	nop
  410040:	mov	x2, x1
  410044:	mov	w1, w0
  410048:	mov	w0, #0x0                   	// #0
  41004c:	b	402670 <__fxstat64@plt>

Disassembly of section .fini:

0000000000410050 <.fini>:
  410050:	stp	x29, x30, [sp, #-16]!
  410054:	mov	x29, sp
  410058:	ldp	x29, x30, [sp], #16
  41005c:	ret
