{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613604972872 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613604972872 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 17 15:36:12 2021 " "Processing started: Wed Feb 17 15:36:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613604972872 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613604972872 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab22 -c Lab22 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab22 -c Lab22" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613604972872 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613604973188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613604973188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab22.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab22.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab22 " "Found entity 1: Lab22" {  } { { "Lab22.bdf" "" { Schematic "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/Lab2.2/Lab22.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613604979886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613604979886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDto7Seg-a " "Found design unit 1: BCDto7Seg-a" {  } { { "decoder.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/Lab2.2/decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613604980315 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDto7Seg " "Found entity 1: BCDto7Seg" {  } { { "decoder.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/Lab2.2/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613604980315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613604980315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_addsub-a " "Found design unit 1: bcd_addsub-a" {  } { { "adder.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/Lab2.2/adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613604980317 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_addsub " "Found entity 1: bcd_addsub" {  } { { "adder.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/Lab2.2/adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613604980317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613604980317 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab22 " "Elaborating entity \"Lab22\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613604980343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_addsub bcd_addsub:inst3 " "Elaborating entity \"bcd_addsub\" for hierarchy \"bcd_addsub:inst3\"" {  } { { "Lab22.bdf" "inst3" { Schematic "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/Lab2.2/Lab22.bdf" { { 320 896 1072 432 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613604980368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74374b 74374b:inst4 " "Elaborating entity \"74374b\" for hierarchy \"74374b:inst4\"" {  } { { "Lab22.bdf" "inst4" { Schematic "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/Lab2.2/Lab22.bdf" { { 24 424 560 104 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613604980404 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74374b:inst4 " "Elaborated megafunction instantiation \"74374b:inst4\"" {  } { { "Lab22.bdf" "" { Schematic "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/Lab2.2/Lab22.bdf" { { 24 424 560 104 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613604980427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDto7Seg BCDto7Seg:inst7 " "Elaborating entity \"BCDto7Seg\" for hierarchy \"BCDto7Seg:inst7\"" {  } { { "Lab22.bdf" "inst7" { Schematic "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/Lab2.2/Lab22.bdf" { { 456 888 1096 536 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613604980428 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst5\|49 " "Converted tri-state buffer \"74374b:inst5\|49\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 712 352 400 744 "49" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613604980851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst5\|48 " "Converted tri-state buffer \"74374b:inst5\|48\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 624 352 400 656 "48" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613604980851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst5\|47 " "Converted tri-state buffer \"74374b:inst5\|47\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 536 352 400 568 "47" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613604980851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst5\|46 " "Converted tri-state buffer \"74374b:inst5\|46\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 448 352 400 480 "46" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613604980851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst5\|45 " "Converted tri-state buffer \"74374b:inst5\|45\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 360 352 400 392 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613604980851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst5\|44 " "Converted tri-state buffer \"74374b:inst5\|44\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 272 352 400 304 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613604980851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst5\|43 " "Converted tri-state buffer \"74374b:inst5\|43\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 184 352 400 216 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613604980851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst5\|41 " "Converted tri-state buffer \"74374b:inst5\|41\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 96 352 400 128 "41" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613604980851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst4\|49 " "Converted tri-state buffer \"74374b:inst4\|49\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 712 352 400 744 "49" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613604980851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst4\|48 " "Converted tri-state buffer \"74374b:inst4\|48\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 624 352 400 656 "48" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613604980851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst4\|47 " "Converted tri-state buffer \"74374b:inst4\|47\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 536 352 400 568 "47" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613604980851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst4\|46 " "Converted tri-state buffer \"74374b:inst4\|46\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 448 352 400 480 "46" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613604980851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst4\|45 " "Converted tri-state buffer \"74374b:inst4\|45\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 360 352 400 392 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613604980851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst4\|44 " "Converted tri-state buffer \"74374b:inst4\|44\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 272 352 400 304 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613604980851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst4\|43 " "Converted tri-state buffer \"74374b:inst4\|43\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 184 352 400 216 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613604980851 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst4\|41 " "Converted tri-state buffer \"74374b:inst4\|41\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 96 352 400 128 "41" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613604980851 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1613604980851 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1613604981112 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1613604981383 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613604981383 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1613604981469 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1613604981469 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1613604981469 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1613604981469 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613604981504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 17 15:36:21 2021 " "Processing ended: Wed Feb 17 15:36:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613604981504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613604981504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613604981504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613604981504 ""}
