# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1770 3.2e-05 512 0.15 340 739328 30.8157 16.683 286.657 523.471 857.824 857.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1770 3.2e-05 512 0.15 340 739584 30.8633 16.72 336.743 523.93 908.448 908.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1770 3.2e-05 512 0.15 340 739840 30.7785 16.7055 351.328 524.144 923.145 923.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1770 3.2e-05 512 0.15 340 737280 30.8916 16.683 326.768 523.296 897.841 898.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1770 3.2e-05 512 0.15 340 739200 30.8942 16.7283 330.507 523.757 902.087 902.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1770 3.2e-05 512 0.15 340 734720 30.7765 16.6565 339.139 522.154 908.913 909.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1770 3.2e-05 512 0.15 340 737280 30.8867 16.6986 341.498 522.915 912.194 912.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1770 3.2e-05 512 0.15 340 737280 30.6097 16.6564 329.711 522.557 899.732 899.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1770 3.2e-05 512 0.15 340 737280 30.8538 16.673 334.056 523.855 905.63 905.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1770 3.2e-05 512 0.15 340 736000 31.0508 16.7125 358.592 524.319 930.867 931.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1770 3.2e-05 512 0.15 340 737280 30.598 16.6564 419.513 522.152 989.116 989.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1770 3.2e-05 512 0.15 345 737280 30.9323 16.6748 289.14 523.812 860.76 860.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1770 3.2e-05 512 0.15 345 738560 31.0006 16.7137 293.096 524.159 865.159 865.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1770 3.2e-05 512 0.15 345 737280 30.9792 16.7017 291.234 523.384 862.5 862.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1770 3.2e-05 512 0.15 345 736512 30.9729 16.7114 298.221 523.366 869.47 869.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1770 3.2e-05 512 0.15 345 737280 30.9277 16.6681 296.668 523.375 867.837 867.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1770 3.2e-05 512 0.15 345 737280 30.9585 16.7263 346.443 523.939 918.263 918.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1770 3.2e-05 512 0.15 345 737280 30.8918 16.6928 338.215 524.266 910.255 910.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1770 3.2e-05 512 0.15 345 737280 30.8332 16.6772 363.524 523.916 935.144 935.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1770 3.2e-05 512 0.15 345 736000 31.077 16.7277 359.612 524.254 931.88 932.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1770 3.2e-05 512 0.15 345 734720 30.7645 16.6664 360.957 522.104 930.684 930.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1770 3.2e-05 512 0.15 345 737280 30.8637 16.7102 354.898 523.293 925.961 926.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1770 3.2e-05 512 0.15 345 733184 30.8658 16.6523 337.786 522.064 907.562 907.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1770 3.2e-05 512 0.15 345 737280 30.8369 16.671 398.778 523.469 969.956 970.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1770 3.2e-05 512 0.15 345 736000 31.0319 16.7182 401.858 523.828 973.632 973.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1770 3.2e-05 512 0.15 345 729088 31.1041 16.6663 359.372 522.536 929.879 930.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1770 3.2e-05 512 0.15 340 737280 30.933 16.9211 274.065 523.382 845.5 845.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1770 3.2e-05 512 0.15 340 737280 31.026 16.7199 308.054 528.748 884.744 884.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1770 3.2e-05 512 0.15 340 737280 30.9455 16.6911 286.551 523.466 857.854 858.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1770 3.2e-05 512 0.15 340 736512 30.9368 16.7082 293.255 523.307 864.404 864.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1770 3.2e-05 512 0.15 340 737280 30.8911 16.6725 286.331 523.465 857.552 857.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1770 3.2e-05 512 0.15 340 737280 30.9705 16.7201 365.422 524.409 937.714 937.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1770 3.2e-05 512 0.15 340 732672 30.9913 16.6792 253.493 522.795 824.152 824.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1770 3.2e-05 512 0.15 340 737280 30.8828 16.7074 351.144 524.389 923.319 923.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1770 3.2e-05 512 0.15 340 732160 30.907 16.6487 245.58 521.995 815.325 815.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1770 3.2e-05 512 0.15 340 737280 30.8132 16.6794 329.122 524.089 900.893 901.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1770 3.2e-05 512 0.15 340 737280 30.8377 16.6707 237.537 523.56 808.806 808.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1770 3.2e-05 512 0.15 340 736000 31.0528 16.7295 342.823 524.267 915.063 915.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1770 3.2e-05 512 0.15 340 736000 31.0265 16.726 242.887 523.908 814.743 814.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1770 3.2e-05 512 0.15 340 734720 30.7469 16.6598 437.298 522.154 1007.05 1007.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1770 3.2e-05 512 0.15 340 731136 30.6381 16.6113 286.816 519.811 854.065 854.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1770 3.2e-05 512 0.15 340 733440 31.1101 16.7076 419.461 523.355 990.826 990.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1770 3.2e-05 512 0.15 340 729600 30.8553 16.658 282.279 520.86 850.84 850.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1770 3.2e-05 512 0.15 340 733184 30.8527 16.6482 406.123 522.075 975.897 976.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1770 3.2e-05 512 0.15 340 729088 31.0965 16.6461 271.634 522.644 842.216 842.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1770 3.2e-05 512 0.15 340 737280 30.8672 16.6771 355.237 523.482 926.466 926.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1770 3.2e-05 512 0.15 340 724992 30.9703 16.6031 247.792 519.407 814.967 815.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1770 3.2e-05 512 0.15 340 736000 31.0442 16.714 372.586 523.833 944.371 944.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1770 3.2e-05 512 0.15 340 729600 31.3448 16.708 264.871 524.453 837.573 837.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1770 3.2e-05 512 0.15 336 738304 30.829 16.6666 270.536 524.047 842.275 842.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1770 3.2e-05 512 0.15 336 738560 30.9505 16.7114 286.418 524.23 858.499 858.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1770 3.2e-05 512 0.15 336 737280 30.9101 16.6919 283.926 523.394 855.12 855.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1770 3.2e-05 512 0.15 336 737280 30.8143 16.675 182.89 523.505 754.087 754.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1770 3.2e-05 512 0.15 336 736512 30.8972 16.7074 328.447 522.959 899.203 899.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1770 3.2e-05 512 0.15 336 734720 30.738 16.6646 208.438 521.662 777.7 777.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1770 3.2e-05 512 0.15 336 737280 30.8486 16.6732 305.948 523.893 877.559 877.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1770 3.2e-05 512 0.15 336 733184 30.8315 16.6482 201.841 522.064 771.571 771.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1770 3.2e-05 512 0.15 336 737280 30.9593 16.724 348.351 523.919 920.146 920.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1770 3.2e-05 512 0.15 336 732672 31.0044 16.6767 243.896 522.909 814.683 814.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1770 3.2e-05 512 0.15 336 737280 30.8988 16.7014 330.563 524.124 902.485 902.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1770 3.2e-05 512 0.15 336 732160 30.8976 16.6542 236.998 522.522 807.261 807.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1770 3.2e-05 512 0.15 336 737280 30.81 16.683 424.478 523.367 995.545 995.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1770 3.2e-05 512 0.15 336 737280 30.8472 16.683 276.351 523.359 847.434 847.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1770 3.2e-05 512 0.15 336 736000 31.0379 16.7238 418.335 523.776 990.058 990.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1770 3.2e-05 512 0.15 336 736000 31.0394 16.7176 282.667 524.261 854.885 855.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1770 3.2e-05 512 0.15 336 734720 30.7735 16.6728 408.261 521.959 977.861 978.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1770 3.2e-05 512 0.15 336 731136 30.6236 16.6195 269.215 519.37 836.018 836.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1770 3.2e-05 512 0.15 336 737280 30.8799 16.7055 396.957 523.008 967.746 967.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1770 3.2e-05 512 0.15 336 729600 30.8638 16.6454 257.16 520.508 825.374 825.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1770 3.2e-05 512 0.15 336 733184 30.8636 16.6529 379.431 522.165 949.303 949.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1770 3.2e-05 512 0.15 336 729088 31.0907 16.6506 255.62 522.136 825.689 825.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1770 3.2e-05 512 0.15 350 737280 30.8713 16.6704 307.189 523.889 879.053 879.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1770 3.2e-05 512 0.15 350 737280 31.0397 16.7097 276.907 524.126 848.985 849.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1770 3.2e-05 512 0.15 350 737280 30.9173 16.705 179.33 524.12 751.268 751.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1770 3.2e-05 512 0.15 350 737280 30.9043 16.7032 294.439 523.894 866.134 866.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1770 3.2e-05 512 0.15 350 737280 30.8429 16.6819 190.692 523.398 761.817 761.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1770 3.2e-05 512 0.15 350 736512 30.8822 16.7068 316.959 522.86 887.602 887.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1770 3.2e-05 512 0.15 350 734720 30.7532 16.667 201.486 522.205 771.301 771.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1770 3.2e-05 512 0.15 350 737280 30.8745 16.6724 320.074 523.78 891.587 891.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1770 3.2e-05 512 0.15 350 733184 30.8593 16.646 209.516 522.454 779.665 779.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1770 3.2e-05 512 0.15 350 737280 30.9596 16.721 349.731 524.349 921.959 922.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1770 3.2e-05 512 0.15 350 732672 30.9881 16.6871 251.083 522.895 821.843 822.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1770 3.2e-05 512 0.15 350 737280 30.8848 16.6994 339.739 523.75 911.265 911.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1770 3.2e-05 512 0.15 350 732160 30.9007 16.6497 238.884 522.529 809.149 809.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1770 3.2e-05 512 0.15 350 737280 30.8452 16.6754 417.845 523.484 989.047 989.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1770 3.2e-05 512 0.15 350 737280 30.8597 16.6744 279.989 523.473 851.191 851.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1770 3.2e-05 512 0.15 350 736000 31.0652 16.7275 416.519 524.19 988.686 988.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1770 3.2e-05 512 0.15 350 736000 31.0303 16.7199 278.558 524.317 850.821 850.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1770 3.2e-05 512 0.15 350 734720 30.776 16.6646 400.446 521.667 969.745 969.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1770 3.2e-05 512 0.15 350 731136 30.628 16.6149 264.157 519.381 830.976 831.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1770 3.2e-05 512 0.15 350 733440 31.1339 16.707 391.117 523.361 962.509 962.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1770 3.2e-05 512 0.15 350 729600 30.8513 16.6416 259.148 520.86 827.692 827.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1770 3.2e-05 512 0.15 350 733184 30.8796 16.6501 372.962 522.139 942.827 942.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1770 3.2e-05 512 0.15 350 729088 31.1072 16.6544 262.211 522.143 832.315 832.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1770 3.2e-05 512 0.15 352 732160 31.1834 16.6655 270.394 523.364 841.805 841.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1770 3.2e-05 512 0.15 352 731136 31.2381 16.6769 174.695 523.389 746.197 746.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1770 3.2e-05 512 0.15 352 733440 31.2279 16.7176 277.362 524.211 849.711 849.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1770 3.2e-05 512 0.15 352 732160 31.2346 16.7024 178.951 523.758 750.842 751.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1770 3.2e-05 512 0.15 352 732672 31.1164 16.7003 298.837 523.824 870.673 870.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1770 3.2e-05 512 0.15 352 731136 31.1856 16.6724 194.854 523.489 766.394 766.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1770 3.2e-05 512 0.15 352 731136 31.2433 16.7133 295.536 523.316 867.013 867.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1770 3.2e-05 512 0.15 352 727552 31.1487 16.6662 189.337 522.169 759.513 759.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1770 3.2e-05 512 0.15 352 731136 31.2245 16.706 157.286 523.446 728.858 729.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1770 3.2e-05 512 0.15 352 731136 31.223 16.6728 291.625 524.035 863.748 863.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1770 3.2e-05 512 0.15 352 729088 31.0973 16.6541 192.391 522.13 762.466 762.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1770 3.2e-05 512 0.15 352 731136 31.2048 16.6799 161.509 523.867 733.454 733.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1770 3.2e-05 512 0.15 352 732672 31.2573 16.7233 427.368 523.914 999.466 999.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1770 3.2e-05 512 0.15 352 728064 31.2563 16.6845 274.125 522.493 844.761 844.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1770 3.2e-05 512 0.15 352 725760 31.0069 16.6443 225.979 519.271 793.099 793.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1770 3.2e-05 512 0.15 352 732160 31.2188 16.702 402.924 523.824 974.869 975.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1770 3.2e-05 512 0.15 352 727040 31.1941 16.6538 267.215 522.464 837.718 837.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1770 3.2e-05 512 0.15 352 721920 31.2963 16.6507 223.962 520.858 792.962 793.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1770 3.2e-05 512 0.15 352 731136 31.201 16.6686 378.262 523.411 949.737 949.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1770 3.2e-05 512 0.15 352 731136 31.2285 16.6732 250.55 523.978 822.623 822.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1770 3.2e-05 512 0.15 352 718848 31.3174 16.6124 212.04 519.409 779.568 779.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1770 3.2e-05 512 0.15 352 732800 31.2686 16.724 376.867 523.843 948.9 949.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1770 3.2e-05 512 0.15 352 729600 31.3909 16.7178 262.077 523.834 834.215 834.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1770 3.2e-05 512 0.15 352 729600 31.1321 16.698 217.063 521.626 786.715 786.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1770 3.2e-05 512 0.15 352 727552 31.1728 16.6646 362.355 522.149 932.538 932.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1770 3.2e-05 512 0.15 352 723968 31.0124 16.6132 252.122 519.466 819.409 819.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1770 3.2e-05 512 0.15 352 720384 31.2743 16.6318 207.868 519.959 775.927 776.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1770 3.2e-05 512 0.15 352 729600 31.3217 16.7033 351.937 523.413 923.57 923.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1770 3.2e-05 512 0.15 352 721920 31.3116 16.646 252.45 520.926 821.529 821.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1770 3.2e-05 512 0.15 352 714240 31.5878 16.6655 207.762 518.36 774.574 774.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1770 3.2e-05 512 0.15 352 729088 31.1122 16.6502 357.388 521.958 927.3 927.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1770 3.2e-05 512 0.15 352 729088 31.1177 16.6569 244.207 522.215 814.388 814.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1770 3.2e-05 512 0.15 352 724992 30.9798 16.6234 216.045 519.571 783.411 783.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1770 3.2e-05 512 0.15 360 735232 30.9913 16.6748 285.51 523.381 856.757 856.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1770 3.2e-05 512 0.15 360 735232 30.9758 16.6809 184.115 523.455 755.426 755.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1770 3.2e-05 512 0.15 360 736000 31.0699 16.718 319.735 523.817 891.541 891.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1770 3.2e-05 512 0.15 360 734720 31.0363 16.6981 208.735 524.129 780.796 780.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1770 3.2e-05 512 0.15 360 733440 31.1088 16.7034 171.73 522.807 742.547 742.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1770 3.2e-05 512 0.15 360 735744 30.9963 16.6932 298.28 523.749 869.916 870.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1770 3.2e-05 512 0.15 360 734208 31.0093 16.6789 195.883 523.847 767.614 767.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1770 3.2e-05 512 0.15 360 732672 31.0063 16.681 162.804 522.493 733.177 733.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1770 3.2e-05 512 0.15 360 734720 30.9862 16.7072 425.038 522.883 995.805 995.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1770 3.2e-05 512 0.15 360 731136 30.9326 16.6625 272.049 521.72 841.562 841.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1770 3.2e-05 512 0.15 360 731136 31.1813 16.7037 222.612 523.394 794.089 794.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1770 3.2e-05 512 0.15 360 735232 30.9664 16.6788 398.654 523.378 969.877 970.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1770 3.2e-05 512 0.15 360 733184 30.8694 16.6518 251.221 522.149 821.09 821.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1770 3.2e-05 512 0.15 360 731136 31.2148 16.6784 203.181 523.485 774.761 774.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1770 3.2e-05 512 0.15 360 734976 31.1239 16.7233 411.423 524.275 983.75 983.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1770 3.2e-05 512 0.15 360 732672 30.9957 16.6907 268.226 522.416 838.521 838.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1770 3.2e-05 512 0.15 360 725760 31.0126 16.6544 233.024 519.643 800.525 800.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1770 3.2e-05 512 0.15 360 728064 30.8132 16.8196 208.929 519.503 776.254 776.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1770 3.2e-05 512 0.15 360 734720 31.0962 16.7035 387.005 524.158 959.156 959.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1770 3.2e-05 512 0.15 360 732160 30.9144 16.6627 264.93 522.476 835.177 835.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1770 3.2e-05 512 0.15 360 729600 30.8682 16.6543 221.599 520.786 790.1 790.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1770 3.2e-05 512 0.15 360 727040 31.2114 16.6537 211.292 522.678 782.034 782.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1770 3.2e-05 512 0.15 360 734208 31.0423 16.6791 362.084 523.408 933.407 933.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1770 3.2e-05 512 0.15 360 731136 31.2241 16.6707 257.681 523.477 829.249 829.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1770 3.2e-05 512 0.15 360 728064 30.8265 16.6201 213.918 519.809 781.369 781.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1770 3.2e-05 512 0.15 360 724992 30.9755 16.6117 199.016 519.471 766.262 766.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1770 3.2e-05 512 0.15 360 736000 31.0829 16.7268 378.688 524.134 950.823 950.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1770 3.2e-05 512 0.15 360 736000 31.0676 16.7234 259.011 524.264 831.262 831.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1770 3.2e-05 512 0.15 360 729600 31.1269 16.6994 222.262 521.74 792.022 792.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1770 3.2e-05 512 0.15 360 729600 31.3297 16.7052 203.632 524.398 776.254 776.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1770 3.2e-05 512 0.15 336 732160 31.1307 16.6793 302.299 523.858 874.164 874.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1770 3.2e-05 512 0.15 336 731136 31.1954 16.6732 194.578 523.474 766.112 766.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1770 3.2e-05 512 0.15 336 731136 31.1911 16.6823 160.641 523.387 732.097 732.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1770 3.2e-05 512 0.15 336 733440 31.1816 16.7175 290.148 523.726 861.967 862.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1770 3.2e-05 512 0.15 336 732160 31.1804 16.6996 190.768 523.747 762.595 762.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1770 3.2e-05 512 0.15 336 729600 31.2882 16.7078 157.976 523.39 729.548 729.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1770 3.2e-05 512 0.15 336 732672 31.1485 16.6993 401.028 523.388 972.46 972.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1770 3.2e-05 512 0.15 336 731136 31.1967 16.6789 258.638 523.35 830.054 830.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1770 3.2e-05 512 0.15 336 728064 31.2365 16.683 209.845 522.385 780.341 780.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1770 3.2e-05 512 0.15 336 731136 31.2047 16.6769 177.884 523.477 749.43 749.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1770 3.2e-05 512 0.15 336 731136 31.209 16.7059 373.778 523.382 945.264 945.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1770 3.2e-05 512 0.15 336 727552 31.1638 16.6666 244.499 522.211 814.733 814.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1770 3.2e-05 512 0.15 336 731136 31.1982 16.7021 199.476 522.902 770.472 770.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1770 3.2e-05 512 0.15 336 723968 31.0065 16.6113 177.99 519.752 745.557 745.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1770 3.2e-05 512 0.15 336 731136 31.2203 16.6669 364.852 523.413 936.343 936.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1770 3.2e-05 512 0.15 336 729088 31.0954 16.6536 233.948 522.565 804.454 804.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1770 3.2e-05 512 0.15 336 731136 31.2226 16.6787 192.021 523.975 764.087 764.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1770 3.2e-05 512 0.15 336 729088 31.1097 16.6504 168.389 522.237 738.584 738.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1770 3.2e-05 512 0.15 336 732672 31.2541 16.7284 359.616 524.346 932.139 932.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1770 3.2e-05 512 0.15 336 728064 31.2552 16.6817 249.772 522.854 820.756 820.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1770 3.2e-05 512 0.15 336 725760 31.0175 16.6543 210.993 519.722 778.582 778.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1770 3.2e-05 512 0.15 336 718848 31.3405 16.6156 206.239 519.422 773.814 773.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1770 3.2e-05 512 0.15 336 732160 31.2085 16.7046 352.62 524.239 924.967 925.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1770 3.2e-05 512 0.15 336 727040 31.1786 16.658 251.925 522.575 822.53 822.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1770 3.2e-05 512 0.15 336 721920 31.2789 16.6561 208.251 520.42 776.799 776.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1770 3.2e-05 512 0.15 336 727040 31.2301 16.6569 195.794 522.623 766.502 766.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1770 3.2e-05 512 0.15 350 732160 31.1146 16.6781 308.969 523.348 880.301 880.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1770 3.2e-05 512 0.15 350 731136 31.1965 16.6762 201.588 523.395 773.05 773.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1770 3.2e-05 512 0.15 350 731136 31.1956 16.6835 166.339 523.433 737.846 738.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1770 3.2e-05 512 0.15 350 732160 31.2766 16.7178 291.135 523.715 863.038 863.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1770 3.2e-05 512 0.15 350 732160 31.207 16.7039 188.348 524.186 760.641 760.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1770 3.2e-05 512 0.15 350 729600 31.2903 16.7075 157.987 523.286 729.465 729.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1770 3.2e-05 512 0.15 350 727040 31.1977 16.6467 135.14 521.945 705.122 705.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1770 3.2e-05 512 0.15 350 732672 31.1241 16.6997 393.065 523.382 964.464 964.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1770 3.2e-05 512 0.15 350 731136 31.195 16.6776 251.118 523.866 823.048 823.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1770 3.2e-05 512 0.15 350 728064 31.242 16.6875 204.124 522.78 775.028 775.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1770 3.2e-05 512 0.15 350 731136 31.2146 16.6825 175.259 523.54 746.892 747.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1770 3.2e-05 512 0.15 350 731136 31.2208 16.7117 361.462 523.378 932.968 933.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1770 3.2e-05 512 0.15 350 727552 31.1605 16.6649 239.394 521.588 809.006 809.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1770 3.2e-05 512 0.15 350 731136 31.2038 16.7044 194.072 523.33 765.5 765.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1770 3.2e-05 512 0.15 350 723968 30.9984 16.6152 172.902 519.45 740.157 740.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1770 3.2e-05 512 0.15 350 731136 31.2434 16.669 363.992 523.306 935.411 935.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1770 3.2e-05 512 0.15 350 729088 31.085 16.6557 233.733 522.429 804.096 804.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1770 3.2e-05 512 0.15 350 731136 31.2184 16.683 195.944 523.408 767.448 767.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1770 3.2e-05 512 0.15 350 729088 31.1069 16.6531 171.929 522.529 742.408 742.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1770 3.2e-05 512 0.15 350 732672 31.2749 16.7199 372.987 523.841 945.021 945.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1770 3.2e-05 512 0.15 350 728064 31.2389 16.683 263.309 522.863 834.287 834.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1770 3.2e-05 512 0.15 350 725760 31.0232 16.6503 218.69 519.378 785.933 786.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1770 3.2e-05 512 0.15 350 718848 31.3329 16.6115 204.737 520.06 772.935 773.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1770 3.2e-05 512 0.15 350 714240 31.6069 16.648 186.122 517.929 752.499 752.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1770 3.2e-05 512 0.15 350 732160 31.2123 16.6963 362.943 524.405 935.454 935.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1770 3.2e-05 512 0.15 350 727040 31.1866 16.6529 248.367 522.526 818.927 819.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1770 3.2e-05 512 0.15 350 721920 31.2766 16.6482 209.978 520.506 778.605 778.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1770 3.2e-05 512 0.15 350 727040 31.2006 16.6534 194.836 522.134 765.018 765.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1770 3.2e-05 512 0.15 350 729600 31.3262 16.7002 186.875 523.95 759.046 759.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1770 3.2e-05 512 0.15 360 727040 31.4225 16.6778 296.822 523.812 868.932 869.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1770 3.2e-05 512 0.15 360 727040 31.4156 16.6728 196.196 523.834 768.313 768.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1770 3.2e-05 512 0.15 360 724992 31.5583 16.6765 161.8 523.924 734.153 734.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1770 3.2e-05 512 0.15 360 724992 31.5669 16.6905 285.581 522.547 856.582 856.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1770 3.2e-05 512 0.15 360 727040 31.5538 16.7219 403.951 524.164 976.584 976.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1770 3.2e-05 512 0.15 360 727040 31.4649 16.703 259.765 523.742 831.864 832.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1770 3.2e-05 512 0.15 360 725760 31.4854 16.7028 212.802 522.924 784.111 784.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1770 3.2e-05 512 0.15 360 721920 31.481 16.644 179.83 522.088 750.242 750.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1770 3.2e-05 512 0.15 360 726528 31.4997 16.6918 369.573 523.816 941.772 941.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1770 3.2e-05 512 0.15 360 724992 31.5568 17.1681 246.444 523.91 819.27 819.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1770 3.2e-05 512 0.15 360 723456 31.4973 16.6839 198.891 522.918 770.185 770.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1770 3.2e-05 512 0.15 360 724992 31.6044 16.6735 177.565 524.066 750.108 750.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1770 3.2e-05 512 0.15 360 721920 31.2766 16.6487 154.282 520.862 723.269 723.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1770 3.2e-05 512 0.15 360 725760 31.4902 16.7076 365.207 522.867 936.47 936.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1770 3.2e-05 512 0.15 360 723968 31.3481 16.6621 232.738 521.719 802.657 802.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1770 3.2e-05 512 0.15 360 725760 31.4691 16.7076 197.245 522.972 768.587 768.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1770 3.2e-05 512 0.15 360 716800 31.5016 16.621 169.824 519.385 737.523 737.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1770 3.2e-05 512 0.15 360 725760 31.5015 16.7091 152.913 523.53 724.856 725.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1770 3.2e-05 512 0.15 360 727040 31.4118 16.6772 345.851 523.432 917.561 917.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1770 3.2e-05 512 0.15 360 724992 31.3132 16.6551 229.209 522.499 799.866 800.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1770 3.2e-05 512 0.15 360 724992 31.588 16.6871 189.493 523.876 761.84 762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1770 3.2e-05 512 0.15 360 720896 31.6021 16.6553 170.411 522.528 741.39 741.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1770 3.2e-05 512 0.15 360 716800 31.8306 16.651 155.618 522.688 737.644 737.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1770 3.2e-05 512 0.15 384 723968 31.6709 16.6687 296.837 523.445 868.82 868.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1770 3.2e-05 512 0.15 384 722944 31.7011 16.6712 192.088 523.407 764.059 764.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1770 3.2e-05 512 0.15 384 721920 31.7193 16.6666 160.752 523.8 733.125 733.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1770 3.2e-05 512 0.15 384 720896 31.6099 16.6523 137.745 522.135 708.333 708.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1770 3.2e-05 512 0.15 384 724480 31.7187 16.7182 391.914 524.153 964.694 964.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1770 3.2e-05 512 0.15 384 724480 31.663 16.6994 251.784 524.216 824.56 824.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1770 3.2e-05 512 0.15 384 721920 31.7399 16.7076 204.549 523.414 776.604 776.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1770 3.2e-05 512 0.15 384 721920 31.4973 16.6523 177.546 522.078 747.971 748.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1770 3.2e-05 512 0.15 384 723200 31.7835 16.7198 161.59 524.264 734.55 734.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1770 3.2e-05 512 0.15 384 723456 31.7204 16.7014 361.111 523.817 933.546 933.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1770 3.2e-05 512 0.15 384 721920 31.6947 16.6719 239.987 524.004 812.55 812.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1770 3.2e-05 512 0.15 384 718848 31.7667 16.6864 192.539 522.846 764.036 764.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1770 3.2e-05 512 0.15 384 718848 31.8965 16.6749 169.708 523.502 741.979 742.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1770 3.2e-05 512 0.15 384 714240 31.751 16.6462 149.244 520.793 718.621 718.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1770 3.2e-05 512 0.15 384 722176 31.7749 16.6994 350.619 523.256 922.538 922.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1770 3.2e-05 512 0.15 384 720384 31.6217 16.6646 225.455 522.147 796.078 796.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1770 3.2e-05 512 0.15 384 720384 31.8156 16.9713 190.215 522.954 762.151 762.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1770 3.2e-05 512 0.15 384 716800 31.4758 16.6083 165.919 519.811 734.009 734.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1770 3.2e-05 512 0.15 384 716800 32.0435 16.7055 147.245 523.466 719.652 719.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1770 3.2e-05 512 0.15 384 722944 31.7007 16.679 344.633 523.836 917.042 917.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1770 3.2e-05 512 0.15 384 720896 31.6052 16.6517 225.815 522.052 796.316 796.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1770 3.2e-05 512 0.15 384 718848 31.8936 16.678 185.213 523.554 757.53 757.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1770 3.2e-05 512 0.15 384 720896 31.6105 19.2462 168.541 522.163 741.753 741.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1770 3.2e-05 512 0.15 384 716800 31.8403 16.6513 154.392 522.57 725.652 725.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1770 3.2e-05 512 0.15 384 712704 31.7311 16.6228 143.122 519.566 711.249 711.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1770 3.2e-05 512 0.15 384 721920 32.0169 16.6952 401.446 524.134 974.483 974.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1770 3.2e-05 512 0.15 384 720896 31.7724 16.6677 328.707 523.313 900.646 900.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1770 3.2e-05 512 0.15 384 720896 31.7989 16.6738 224.715 523.878 797.267 797.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1770 3.2e-05 512 0.15 384 718848 31.8794 16.6785 183.135 523.428 755.327 755.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1770 3.2e-05 512 0.15 384 716800 31.8156 16.6502 162.414 522.498 733.573 733.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1770 3.2e-05 512 0.15 384 716800 31.7777 16.6526 149.458 527.111 725.188 725.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1770 3.2e-05 512 0.15 384 718848 31.9423 16.6789 138.084 523.477 710.372 710.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1770 3.2e-05 512 0.15 384 709632 31.8679 16.614 128.305 519.819 696.8 696.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1770 3.2e-05 512 0.15 384 712704 32.2006 16.6561 282.457 522.228 853.736 853.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1770 3.2e-05 512 0.15 360 716800 31.6899 16.6099 276.445 519.868 844.808 844.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1770 3.2e-05 512 0.15 384 716800 31.709 16.6118 282.933 519.316 850.767 850.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1770 3.2e-05 512 0.15 350 725760 31.7057 16.7069 276.63 523.029 848.268 848.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1770 3.2e-05 512 0.15 336 725760 31.7028 16.7076 271.215 523.459 843.278 843.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1770 3.2e-05 512 0.15 352 729088 31.319 16.6519 281.516 522.437 852.124 852.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1770 3.2e-05 512 0.15 352 706560 31.6463 16.5648 364.737 515.864 929.01 929.171
