set ::env(PROJECT_NAME) e1_framer
set ::env(DESIGN_TOP) e1_defrm
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/e1_framer/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/e1_framer/rtl/e1_defrm.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
