INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle Campit/Documents/GitHub/LBYCPD3-FinalProject/final-project/final-project.srcs/sources_1/new/DIG_COUNTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIG_COUNTER_SIX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle Campit/Documents/GitHub/LBYCPD3-FinalProject/final-project/final-project.srcs/sim_1/new/DIG_COUNTER_SIX_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIG_COUNTER_SIX_TB
