/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [33:0] celloutsig_0_18z;
  reg [17:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [12:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_5z;
  wire [16:0] celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire [23:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = celloutsig_1_11z ? celloutsig_1_12z : celloutsig_1_9z[2];
  assign celloutsig_0_8z = celloutsig_0_1z ? celloutsig_0_7z[0] : celloutsig_0_3z;
  assign celloutsig_1_0z = in_data[154] ? in_data[191] : in_data[105];
  assign celloutsig_0_0z = !(in_data[82] ? in_data[47] : in_data[94]);
  assign celloutsig_0_12z = ~((celloutsig_0_1z | celloutsig_0_5z[7]) & celloutsig_0_6z[14]);
  assign celloutsig_1_10z = celloutsig_1_2z & { celloutsig_1_7z[19:16], celloutsig_1_9z, celloutsig_1_8z };
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z } & { celloutsig_0_5z[1:0], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_2z = { in_data[57:50], celloutsig_0_0z } & { in_data[16:9], celloutsig_0_0z };
  assign celloutsig_1_7z = { celloutsig_1_6z[8:5], celloutsig_1_6z, celloutsig_1_2z } & { in_data[171:156], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_22z = { celloutsig_0_19z[13:10], celloutsig_0_2z } / { 1'h1, celloutsig_0_19z[10:8], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_0_18z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_10z } / { 1'h1, celloutsig_0_6z[8:1], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_11z = { celloutsig_0_2z[3:0], celloutsig_0_1z } == { in_data[50:47], celloutsig_0_8z };
  assign celloutsig_0_1z = in_data[83:56] == { in_data[76:50], celloutsig_0_0z };
  assign celloutsig_0_16z = { in_data[33:32], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_8z } == { celloutsig_0_9z[3:1], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_10z = { celloutsig_0_2z[2], celloutsig_0_7z } && in_data[79:67];
  assign celloutsig_0_13z = celloutsig_0_6z[13:1] && { celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_3z = { celloutsig_0_2z[0], celloutsig_0_1z, celloutsig_0_0z } < in_data[36:34];
  assign celloutsig_1_12z = celloutsig_1_6z[0] & ~(celloutsig_1_6z[10]);
  assign celloutsig_1_1z = in_data[187] & ~(in_data[100]);
  assign celloutsig_0_9z = { in_data[32:28], celloutsig_0_1z } * celloutsig_0_5z[8:3];
  assign celloutsig_1_6z = { in_data[124:115], celloutsig_1_1z } * { celloutsig_1_3z[3:0], celloutsig_1_5z };
  assign celloutsig_1_11z = { celloutsig_1_10z[7:1], celloutsig_1_3z } != celloutsig_1_7z[16:4];
  assign celloutsig_0_17z = celloutsig_0_9z != celloutsig_0_6z[15:10];
  assign celloutsig_1_8z = & { celloutsig_1_6z[2:0], celloutsig_1_3z };
  assign celloutsig_1_19z = ^ celloutsig_1_10z[8:6];
  assign celloutsig_0_21z = ^ celloutsig_0_19z[6:2];
  assign celloutsig_1_2z = { in_data[188:183], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } <<< { in_data[114:108], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_9z = celloutsig_1_7z[22:19] ~^ celloutsig_1_7z[5:2];
  assign celloutsig_1_18z = celloutsig_1_9z ~^ { celloutsig_1_3z[5:4], celloutsig_1_0z, celloutsig_1_16z };
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z } ~^ in_data[58:47];
  assign celloutsig_1_5z = in_data[148:142] ~^ { celloutsig_1_3z[4:0], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_7z = celloutsig_0_6z[15:4] ^ { celloutsig_0_5z[11:9], celloutsig_0_2z };
  assign celloutsig_1_3z = { in_data[177:174], celloutsig_1_0z, celloutsig_1_0z } ^ celloutsig_1_2z[5:0];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_19z = 18'h00000;
    else if (!clkin_data[32]) celloutsig_0_19z = { celloutsig_0_18z[2], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_3z };
  assign { out_data[131:128], out_data[96], out_data[32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
