#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffe0ce55b0 .scope module, "tb" "tb" 2 7;
 .timescale 0 0;
v0x7fffe0d35580_0 .var "clock", 0 0;
v0x7fffe0d35620_0 .var "reset", 0 0;
S_0x7fffe0ce3630 .scope module, "main_circuit" "main" 2 14, 3 1 0, S_0x7fffe0ce55b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0x7fffe0d34e60_0 .net "clk", 0 0, v0x7fffe0d35580_0;  1 drivers
v0x7fffe0d34fb0_0 .net "dmem_addr", 31 0, L_0x7fffe0d4c860;  1 drivers
v0x7fffe0d35070_0 .net "dmem_rdata", 31 0, v0x7fffe0ceb820_0;  1 drivers
v0x7fffe0d35110_0 .net "dmem_wdata", 31 0, L_0x7fffe0d4ca20;  1 drivers
v0x7fffe0d351d0_0 .net "dmem_we", 0 0, L_0x7fffe0d374b0;  1 drivers
v0x7fffe0d35300_0 .net "imem_addr", 31 0, v0x7fffe0d32d40_0;  1 drivers
v0x7fffe0d353c0_0 .net "imem_data", 31 0, v0x7fffe0d28a50_0;  1 drivers
v0x7fffe0d35480_0 .net "reset", 0 0, v0x7fffe0d35620_0;  1 drivers
L_0x7fffe0d356e0 .part v0x7fffe0d32d40_0, 0, 8;
S_0x7fffe0ce3e10 .scope module, "dmem_inst" "dmem" 3 29, 4 1 0, S_0x7fffe0ce3630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 32 "addr"
    .port_info 3 /INPUT 32 "wdata"
    .port_info 4 /OUTPUT 32 "rdata"
v0x7fffe0d0ca60_0 .net *"_s1", 31 0, L_0x7fffe0d49c70;  1 drivers
v0x7fffe0d095c0_0 .net "addr", 31 0, L_0x7fffe0d4c860;  alias, 1 drivers
v0x7fffe0d07830_0 .net "clk", 0 0, v0x7fffe0d35580_0;  alias, 1 drivers
v0x7fffe0cf7180 .array "memdata", 0 63, 31 0;
v0x7fffe0ceb820_0 .var "rdata", 31 0;
v0x7fffe0d286b0_0 .net "wdata", 31 0, L_0x7fffe0d4ca20;  alias, 1 drivers
v0x7fffe0d28790_0 .net "we", 0 0, L_0x7fffe0d374b0;  alias, 1 drivers
E_0x7fffe0c8e340 .event negedge, v0x7fffe0d07830_0;
E_0x7fffe0c8dd40 .event edge, L_0x7fffe0d49c70;
L_0x7fffe0d49c70 .array/port v0x7fffe0cf7180, L_0x7fffe0d4c860;
S_0x7fffe0ce45f0 .scope module, "imem_inst" "imem" 3 13, 5 1 0, S_0x7fffe0ce3630;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "addr"
    .port_info 1 /OUTPUT 32 "data"
v0x7fffe0d28950_0 .net "addr", 7 0, L_0x7fffe0d356e0;  1 drivers
v0x7fffe0d28a50_0 .var "data", 31 0;
E_0x7fffe0d0f200 .event edge, v0x7fffe0d28950_0;
S_0x7fffe0ce4dd0 .scope module, "mips_inst" "mips" 3 18, 6 1 0, S_0x7fffe0ce3630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "imem_data"
    .port_info 3 /OUTPUT 32 "imem_addr"
    .port_info 4 /INPUT 32 "dmem_rdata"
    .port_info 5 /OUTPUT 1 "dmem_we"
    .port_info 6 /OUTPUT 32 "dmem_addr"
    .port_info 7 /OUTPUT 32 "dmem_wdata"
v0x7fffe0d340b0_0 .net "alu_src", 0 0, L_0x7fffe0d38150;  1 drivers
v0x7fffe0d34170_0 .net "alucontrol", 2 0, v0x7fffe0d29190_0;  1 drivers
v0x7fffe0d342c0_0 .net "branch", 0 0, L_0x7fffe0d367e0;  1 drivers
v0x7fffe0d34390_0 .net "clk", 0 0, v0x7fffe0d35580_0;  alias, 1 drivers
v0x7fffe0d34430_0 .net "dmem_addr", 31 0, L_0x7fffe0d4c860;  alias, 1 drivers
v0x7fffe0d34520_0 .net "dmem_rdata", 31 0, v0x7fffe0ceb820_0;  alias, 1 drivers
v0x7fffe0d34630_0 .net "dmem_wdata", 31 0, L_0x7fffe0d4ca20;  alias, 1 drivers
v0x7fffe0d34740_0 .net "dmem_we", 0 0, L_0x7fffe0d374b0;  alias, 1 drivers
v0x7fffe0d347e0_0 .net "imem_addr", 31 0, v0x7fffe0d32d40_0;  alias, 1 drivers
v0x7fffe0d34930_0 .net "imem_data", 31 0, v0x7fffe0d28a50_0;  alias, 1 drivers
v0x7fffe0d349d0_0 .net "jump", 0 0, L_0x7fffe0d372f0;  1 drivers
v0x7fffe0d34a70_0 .net "mem_to_reg", 0 0, L_0x7fffe0d37360;  1 drivers
v0x7fffe0d34b10_0 .net "reg_dst", 0 0, L_0x7fffe0d37920;  1 drivers
v0x7fffe0d34bb0_0 .net "reg_write", 0 0, L_0x7fffe0d37f70;  1 drivers
v0x7fffe0d34ce0_0 .net "rst", 0 0, v0x7fffe0d35620_0;  alias, 1 drivers
S_0x7fffe0d28d00 .scope module, "controller_inst" "controller" 6 22, 7 1 0, S_0x7fffe0ce4dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 1 "branch"
    .port_info 2 /OUTPUT 1 "jump"
    .port_info 3 /OUTPUT 1 "mem_to_reg"
    .port_info 4 /OUTPUT 1 "mem_write"
    .port_info 5 /OUTPUT 1 "reg_dst"
    .port_info 6 /OUTPUT 1 "reg_write"
    .port_info 7 /OUTPUT 3 "alucontrol"
    .port_info 8 /OUTPUT 1 "alu_src"
v0x7fffe0d2c5a0_0 .net "alu_src", 0 0, L_0x7fffe0d38150;  alias, 1 drivers
v0x7fffe0d2c660_0 .net "alucontrol", 2 0, v0x7fffe0d29190_0;  alias, 1 drivers
v0x7fffe0d2c700_0 .net "branch", 0 0, L_0x7fffe0d367e0;  alias, 1 drivers
v0x7fffe0d2c800_0 .net "instr", 31 0, v0x7fffe0d28a50_0;  alias, 1 drivers
v0x7fffe0d2c8a0_0 .net "jump", 0 0, L_0x7fffe0d372f0;  alias, 1 drivers
v0x7fffe0d2c940_0 .net "mem_to_reg", 0 0, L_0x7fffe0d37360;  alias, 1 drivers
v0x7fffe0d2ca10_0 .net "mem_write", 0 0, L_0x7fffe0d374b0;  alias, 1 drivers
v0x7fffe0d2cb00_0 .net "reg_dst", 0 0, L_0x7fffe0d37920;  alias, 1 drivers
v0x7fffe0d2cba0_0 .net "reg_write", 0 0, L_0x7fffe0d37f70;  alias, 1 drivers
S_0x7fffe0d28f20 .scope module, "aludec_inst" "aludec" 7 26, 8 1 0, S_0x7fffe0d28d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 3 "alucontrol"
v0x7fffe0d29190_0 .var "alucontrol", 2 0;
v0x7fffe0d29290_0 .net "instr", 31 0, v0x7fffe0d28a50_0;  alias, 1 drivers
E_0x7fffe0d29110 .event edge, v0x7fffe0d28a50_0;
S_0x7fffe0d29390 .scope module, "maindec_inst" "maindec" 7 15, 9 1 0, S_0x7fffe0d28d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 1 "branch"
    .port_info 2 /OUTPUT 1 "jump"
    .port_info 3 /OUTPUT 1 "mem_to_reg"
    .port_info 4 /OUTPUT 1 "mem_write"
    .port_info 5 /OUTPUT 1 "reg_dst"
    .port_info 6 /OUTPUT 1 "reg_write"
    .port_info 7 /OUTPUT 1 "alu_src"
L_0x7fffe0d05880 .functor AND 1, L_0x7fffe0d359b0, L_0x7fffe0d35b30, C4<1>, C4<1>;
L_0x7fffe0d058f0 .functor AND 1, L_0x7fffe0d35d40, L_0x7fffe0d35e70, C4<1>, C4<1>;
L_0x7fffe0d36270 .functor AND 1, L_0x7fffe0d36000, L_0x7fffe0d36140, C4<1>, C4<1>;
L_0x7fffe0d36600 .functor AND 1, L_0x7fffe0d36380, L_0x7fffe0d36560, C4<1>, C4<1>;
L_0x7fffe0d36970 .functor AND 1, L_0x7fffe0d366f0, L_0x7fffe0d36850, C4<1>, C4<1>;
L_0x7fffe0d367e0 .functor BUFZ 1, L_0x7fffe0d36e20, C4<0>, C4<0>, C4<0>;
L_0x7fffe0d372f0 .functor BUFZ 1, L_0x7fffe0d370f0, C4<0>, C4<0>, C4<0>;
L_0x7fffe0d37360 .functor BUFZ 1, L_0x7fffe0d36a80, C4<0>, C4<0>, C4<0>;
L_0x7fffe0d374b0 .functor BUFZ 1, L_0x7fffe0d36d00, C4<0>, C4<0>, C4<0>;
L_0x7fffe0d37570 .functor OR 1, L_0x7fffe0d05880, L_0x7fffe0d058f0, C4<0>, C4<0>;
L_0x7fffe0d376e0 .functor OR 1, L_0x7fffe0d37570, L_0x7fffe0d36270, C4<0>, C4<0>;
L_0x7fffe0d377a0 .functor OR 1, L_0x7fffe0d376e0, L_0x7fffe0d36600, C4<0>, C4<0>;
L_0x7fffe0d37920 .functor OR 1, L_0x7fffe0d377a0, L_0x7fffe0d36970, C4<0>, C4<0>;
L_0x7fffe0d37a70 .functor OR 1, L_0x7fffe0d05880, L_0x7fffe0d058f0, C4<0>, C4<0>;
L_0x7fffe0d378b0 .functor OR 1, L_0x7fffe0d37a70, L_0x7fffe0d36270, C4<0>, C4<0>;
L_0x7fffe0d37bb0 .functor OR 1, L_0x7fffe0d378b0, L_0x7fffe0d36600, C4<0>, C4<0>;
L_0x7fffe0d37d00 .functor OR 1, L_0x7fffe0d37bb0, L_0x7fffe0d36970, C4<0>, C4<0>;
L_0x7fffe0d37dc0 .functor OR 1, L_0x7fffe0d37d00, L_0x7fffe0d36fd0, C4<0>, C4<0>;
L_0x7fffe0d37f70 .functor OR 1, L_0x7fffe0d37dc0, L_0x7fffe0d36a80, C4<0>, C4<0>;
L_0x7fffe0d38030 .functor OR 1, L_0x7fffe0d36fd0, L_0x7fffe0d36a80, C4<0>, C4<0>;
L_0x7fffe0d38150 .functor OR 1, L_0x7fffe0d38030, L_0x7fffe0d36d00, C4<0>, C4<0>;
L_0x7fdee11d0018 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0x7fffe0d296e0_0 .net/2u *"_s0", 5 0, L_0x7fdee11d0018;  1 drivers
v0x7fffe0d297e0_0 .net *"_s10", 0 0, L_0x7fffe0d359b0;  1 drivers
v0x7fffe0d298a0_0 .net *"_s100", 0 0, L_0x7fffe0d37d00;  1 drivers
v0x7fffe0d29960_0 .net *"_s102", 0 0, L_0x7fffe0d37dc0;  1 drivers
v0x7fffe0d29a40_0 .net *"_s106", 0 0, L_0x7fffe0d38030;  1 drivers
L_0x7fdee11d00a8 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x7fffe0d29b70_0 .net/2u *"_s12", 5 0, L_0x7fdee11d00a8;  1 drivers
v0x7fffe0d29c50_0 .net *"_s14", 0 0, L_0x7fffe0d35b30;  1 drivers
L_0x7fdee11d00f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe0d29d10_0 .net/2u *"_s18", 5 0, L_0x7fdee11d00f0;  1 drivers
v0x7fffe0d29df0_0 .net *"_s20", 0 0, L_0x7fffe0d35d40;  1 drivers
L_0x7fdee11d0138 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x7fffe0d29eb0_0 .net/2u *"_s22", 5 0, L_0x7fdee11d0138;  1 drivers
v0x7fffe0d29f90_0 .net *"_s24", 0 0, L_0x7fffe0d35e70;  1 drivers
L_0x7fdee11d0180 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe0d2a050_0 .net/2u *"_s28", 5 0, L_0x7fdee11d0180;  1 drivers
v0x7fffe0d2a130_0 .net *"_s30", 0 0, L_0x7fffe0d36000;  1 drivers
L_0x7fdee11d01c8 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0x7fffe0d2a1f0_0 .net/2u *"_s32", 5 0, L_0x7fdee11d01c8;  1 drivers
v0x7fffe0d2a2d0_0 .net *"_s34", 0 0, L_0x7fffe0d36140;  1 drivers
L_0x7fdee11d0210 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe0d2a390_0 .net/2u *"_s38", 5 0, L_0x7fdee11d0210;  1 drivers
v0x7fffe0d2a470_0 .net *"_s40", 0 0, L_0x7fffe0d36380;  1 drivers
L_0x7fdee11d0258 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0x7fffe0d2a530_0 .net/2u *"_s42", 5 0, L_0x7fdee11d0258;  1 drivers
v0x7fffe0d2a610_0 .net *"_s44", 0 0, L_0x7fffe0d36560;  1 drivers
L_0x7fdee11d02a0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe0d2a6d0_0 .net/2u *"_s48", 5 0, L_0x7fdee11d02a0;  1 drivers
v0x7fffe0d2a7b0_0 .net *"_s50", 0 0, L_0x7fffe0d366f0;  1 drivers
L_0x7fdee11d02e8 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v0x7fffe0d2a870_0 .net/2u *"_s52", 5 0, L_0x7fdee11d02e8;  1 drivers
v0x7fffe0d2a950_0 .net *"_s54", 0 0, L_0x7fffe0d36850;  1 drivers
L_0x7fdee11d0330 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7fffe0d2aa10_0 .net/2u *"_s58", 5 0, L_0x7fdee11d0330;  1 drivers
L_0x7fdee11d0378 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x7fffe0d2aaf0_0 .net/2u *"_s62", 5 0, L_0x7fdee11d0378;  1 drivers
L_0x7fdee11d03c0 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x7fffe0d2abd0_0 .net/2u *"_s66", 5 0, L_0x7fdee11d03c0;  1 drivers
L_0x7fdee11d0408 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x7fffe0d2acb0_0 .net/2u *"_s70", 5 0, L_0x7fdee11d0408;  1 drivers
L_0x7fdee11d0450 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x7fffe0d2ad90_0 .net/2u *"_s74", 5 0, L_0x7fdee11d0450;  1 drivers
L_0x7fdee11d0060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe0d2ae70_0 .net/2u *"_s8", 5 0, L_0x7fdee11d0060;  1 drivers
v0x7fffe0d2af50_0 .net *"_s86", 0 0, L_0x7fffe0d37570;  1 drivers
v0x7fffe0d2b030_0 .net *"_s88", 0 0, L_0x7fffe0d376e0;  1 drivers
v0x7fffe0d2b110_0 .net *"_s90", 0 0, L_0x7fffe0d377a0;  1 drivers
v0x7fffe0d2b1f0_0 .net *"_s94", 0 0, L_0x7fffe0d37a70;  1 drivers
v0x7fffe0d2b2d0_0 .net *"_s96", 0 0, L_0x7fffe0d378b0;  1 drivers
v0x7fffe0d2b3b0_0 .net *"_s98", 0 0, L_0x7fffe0d37bb0;  1 drivers
v0x7fffe0d2b490_0 .net "alu_src", 0 0, L_0x7fffe0d38150;  alias, 1 drivers
v0x7fffe0d2b550_0 .net "branch", 0 0, L_0x7fffe0d367e0;  alias, 1 drivers
v0x7fffe0d2b610_0 .net "func", 5 0, L_0x7fffe0d35910;  1 drivers
v0x7fffe0d2b6f0_0 .net "instr", 31 0, v0x7fffe0d28a50_0;  alias, 1 drivers
v0x7fffe0d2b7b0_0 .net "is_add", 0 0, L_0x7fffe0d05880;  1 drivers
v0x7fffe0d2b870_0 .net "is_addi", 0 0, L_0x7fffe0d36fd0;  1 drivers
v0x7fffe0d2b930_0 .net "is_and", 0 0, L_0x7fffe0d36270;  1 drivers
v0x7fffe0d2b9f0_0 .net "is_beq", 0 0, L_0x7fffe0d36e20;  1 drivers
v0x7fffe0d2bab0_0 .net "is_j", 0 0, L_0x7fffe0d370f0;  1 drivers
v0x7fffe0d2bb70_0 .net "is_lw", 0 0, L_0x7fffe0d36a80;  1 drivers
v0x7fffe0d2bc30_0 .net "is_or", 0 0, L_0x7fffe0d36600;  1 drivers
v0x7fffe0d2bcf0_0 .net "is_slt", 0 0, L_0x7fffe0d36970;  1 drivers
v0x7fffe0d2bdb0_0 .net "is_sub", 0 0, L_0x7fffe0d058f0;  1 drivers
v0x7fffe0d2be70_0 .net "is_sw", 0 0, L_0x7fffe0d36d00;  1 drivers
v0x7fffe0d2bf30_0 .net "is_syscall", 0 0, L_0x7fffe0d35780;  1 drivers
v0x7fffe0d2bff0_0 .net "jump", 0 0, L_0x7fffe0d372f0;  alias, 1 drivers
v0x7fffe0d2c0b0_0 .net "mem_to_reg", 0 0, L_0x7fffe0d37360;  alias, 1 drivers
v0x7fffe0d2c170_0 .net "mem_write", 0 0, L_0x7fffe0d374b0;  alias, 1 drivers
v0x7fffe0d2c210_0 .net "opcode", 5 0, L_0x7fffe0d35820;  1 drivers
v0x7fffe0d2c2d0_0 .net "reg_dst", 0 0, L_0x7fffe0d37920;  alias, 1 drivers
v0x7fffe0d2c390_0 .net "reg_write", 0 0, L_0x7fffe0d37f70;  alias, 1 drivers
E_0x7fffe0d29680 .event edge, v0x7fffe0d2c210_0;
L_0x7fffe0d35780 .cmp/eq 6, L_0x7fffe0d35820, L_0x7fdee11d0018;
L_0x7fffe0d35820 .part v0x7fffe0d28a50_0, 26, 6;
L_0x7fffe0d35910 .part v0x7fffe0d28a50_0, 0, 6;
L_0x7fffe0d359b0 .cmp/eq 6, L_0x7fffe0d35820, L_0x7fdee11d0060;
L_0x7fffe0d35b30 .cmp/eq 6, L_0x7fffe0d35910, L_0x7fdee11d00a8;
L_0x7fffe0d35d40 .cmp/eq 6, L_0x7fffe0d35820, L_0x7fdee11d00f0;
L_0x7fffe0d35e70 .cmp/eq 6, L_0x7fffe0d35910, L_0x7fdee11d0138;
L_0x7fffe0d36000 .cmp/eq 6, L_0x7fffe0d35820, L_0x7fdee11d0180;
L_0x7fffe0d36140 .cmp/eq 6, L_0x7fffe0d35910, L_0x7fdee11d01c8;
L_0x7fffe0d36380 .cmp/eq 6, L_0x7fffe0d35820, L_0x7fdee11d0210;
L_0x7fffe0d36560 .cmp/eq 6, L_0x7fffe0d35910, L_0x7fdee11d0258;
L_0x7fffe0d366f0 .cmp/eq 6, L_0x7fffe0d35820, L_0x7fdee11d02a0;
L_0x7fffe0d36850 .cmp/eq 6, L_0x7fffe0d35910, L_0x7fdee11d02e8;
L_0x7fffe0d36a80 .cmp/eq 6, L_0x7fffe0d35820, L_0x7fdee11d0330;
L_0x7fffe0d36d00 .cmp/eq 6, L_0x7fffe0d35820, L_0x7fdee11d0378;
L_0x7fffe0d36e20 .cmp/eq 6, L_0x7fffe0d35820, L_0x7fdee11d03c0;
L_0x7fffe0d36fd0 .cmp/eq 6, L_0x7fffe0d35820, L_0x7fdee11d0408;
L_0x7fffe0d370f0 .cmp/eq 6, L_0x7fffe0d35820, L_0x7fdee11d0450;
S_0x7fffe0d2ccd0 .scope module, "datapath_inst" "datapath" 6 34, 10 1 0, S_0x7fffe0ce4dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 3 "alucontrol"
    .port_info 3 /INPUT 1 "alu_src"
    .port_info 4 /INPUT 1 "branch"
    .port_info 5 /INPUT 1 "jump"
    .port_info 6 /INPUT 1 "mem_to_reg"
    .port_info 7 /INPUT 1 "reg_dst"
    .port_info 8 /INPUT 1 "reg_write"
    .port_info 9 /INPUT 32 "instr"
    .port_info 10 /OUTPUT 32 "pc"
    .port_info 11 /INPUT 32 "read_data"
    .port_info 12 /OUTPUT 32 "alu_result"
    .port_info 13 /OUTPUT 32 "write_data"
L_0x7fffe0d48370 .functor AND 1, L_0x7fffe0d367e0, L_0x7fffe0d4b8f0, C4<1>, C4<1>;
L_0x7fffe0d49020 .functor BUFZ 32, v0x7fffe0d30c60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffe0d4c860 .functor BUFZ 32, L_0x7fffe0d4c5e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffe0d4ca20 .functor BUFZ 32, v0x7fffe0d30d20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fdee11d0498 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffe0d31900_0 .net/2u *"_s0", 31 0, L_0x7fdee11d0498;  1 drivers
v0x7fffe0d319e0_0 .net *"_s15", 29 0, L_0x7fffe0d486b0;  1 drivers
L_0x7fdee11d0528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe0d31ac0_0 .net/2u *"_s16", 1 0, L_0x7fdee11d0528;  1 drivers
v0x7fffe0d31b80_0 .net *"_s18", 31 0, L_0x7fffe0d487a0;  1 drivers
v0x7fffe0d31c60_0 .net *"_s22", 31 0, L_0x7fffe0d48a80;  1 drivers
v0x7fffe0d31d90_0 .net *"_s27", 4 0, L_0x7fffe0d48d90;  1 drivers
L_0x7fdee11d0570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffe0d31e70_0 .net *"_s31", 0 0, L_0x7fdee11d0570;  1 drivers
v0x7fffe0d31f50_0 .net *"_s33", 4 0, L_0x7fffe0d48f80;  1 drivers
L_0x7fdee11d05b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffe0d32030_0 .net *"_s37", 0 0, L_0x7fdee11d05b8;  1 drivers
v0x7fffe0d321a0_0 .net *"_s38", 5 0, L_0x7fffe0d491d0;  1 drivers
v0x7fffe0d32280_0 .net *"_s5", 3 0, L_0x7fffe0d483e0;  1 drivers
v0x7fffe0d32360_0 .net *"_s7", 25 0, L_0x7fffe0d48480;  1 drivers
L_0x7fdee11d04e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe0d32440_0 .net/2u *"_s8", 1 0, L_0x7fdee11d04e0;  1 drivers
v0x7fffe0d32520_0 .net "alu_out", 31 0, L_0x7fffe0d4c5e0;  1 drivers
v0x7fffe0d325e0_0 .net "alu_result", 31 0, L_0x7fffe0d4c860;  alias, 1 drivers
v0x7fffe0d326b0_0 .net "alu_src", 0 0, L_0x7fffe0d38150;  alias, 1 drivers
v0x7fffe0d32750_0 .net "alucontrol", 2 0, v0x7fffe0d29190_0;  alias, 1 drivers
v0x7fffe0d327f0_0 .net "branch", 0 0, L_0x7fffe0d367e0;  alias, 1 drivers
v0x7fffe0d328e0_0 .net "c_out", 0 0, L_0x7fffe0d4a350;  1 drivers
v0x7fffe0d32980_0 .net "clk", 0 0, v0x7fffe0d35580_0;  alias, 1 drivers
v0x7fffe0d32a70_0 .net "imm_ext", 31 0, v0x7fffe0d317c0_0;  1 drivers
v0x7fffe0d32b10_0 .net "instr", 31 0, v0x7fffe0d28a50_0;  alias, 1 drivers
v0x7fffe0d32bb0_0 .net "jump", 0 0, L_0x7fffe0d372f0;  alias, 1 drivers
v0x7fffe0d32c50_0 .net "mem_to_reg", 0 0, L_0x7fffe0d37360;  alias, 1 drivers
v0x7fffe0d32d40_0 .var "pc", 31 0;
v0x7fffe0d32e20_0 .net "pc_branch", 31 0, L_0x7fffe0d48920;  1 drivers
v0x7fffe0d32f00_0 .net "pc_jump", 31 0, L_0x7fffe0d48520;  1 drivers
v0x7fffe0d32fe0_0 .net "pc_next", 31 0, L_0x7fffe0d48c50;  1 drivers
v0x7fffe0d330c0_0 .net "pc_plus_4", 31 0, L_0x7fffe0d37ed0;  1 drivers
v0x7fffe0d331a0_0 .net "pc_src", 0 0, L_0x7fffe0d48370;  1 drivers
v0x7fffe0d33260_0 .net "rd", 5 0, L_0x7fffe0d49090;  1 drivers
v0x7fffe0d33340_0 .net "read_data", 31 0, v0x7fffe0ceb820_0;  alias, 1 drivers
v0x7fffe0d33400_0 .net "reg_data1", 31 0, v0x7fffe0d30c60_0;  1 drivers
v0x7fffe0d336b0_0 .net "reg_data2", 31 0, v0x7fffe0d30d20_0;  1 drivers
v0x7fffe0d33750_0 .net "reg_dst", 0 0, L_0x7fffe0d37920;  alias, 1 drivers
v0x7fffe0d33840_0 .net "reg_write", 0 0, L_0x7fffe0d37f70;  alias, 1 drivers
v0x7fffe0d338e0_0 .net "result", 31 0, L_0x7fffe0d494d0;  1 drivers
v0x7fffe0d33980_0 .net "rst", 0 0, v0x7fffe0d35620_0;  alias, 1 drivers
v0x7fffe0d33a20_0 .net "rt", 5 0, L_0x7fffe0d48e90;  1 drivers
v0x7fffe0d33b00_0 .net "src_a", 31 0, L_0x7fffe0d49020;  1 drivers
v0x7fffe0d33bf0_0 .net "src_b", 31 0, L_0x7fffe0d49db0;  1 drivers
v0x7fffe0d33cc0_0 .net "write_data", 31 0, L_0x7fffe0d4ca20;  alias, 1 drivers
v0x7fffe0d33d90_0 .net "write_reg", 4 0, L_0x7fffe0d49390;  1 drivers
v0x7fffe0d33e60_0 .net "zero", 0 0, L_0x7fffe0d4b8f0;  1 drivers
E_0x7fffe0d2cfd0 .event edge, v0x7fffe0d32d40_0;
L_0x7fffe0d37ed0 .arith/sum 32, v0x7fffe0d32d40_0, L_0x7fdee11d0498;
L_0x7fffe0d483e0 .part L_0x7fffe0d37ed0, 28, 4;
L_0x7fffe0d48480 .part v0x7fffe0d28a50_0, 0, 26;
L_0x7fffe0d48520 .concat [ 2 26 4 0], L_0x7fdee11d04e0, L_0x7fffe0d48480, L_0x7fffe0d483e0;
L_0x7fffe0d486b0 .part v0x7fffe0d317c0_0, 0, 30;
L_0x7fffe0d487a0 .concat [ 2 30 0 0], L_0x7fdee11d0528, L_0x7fffe0d486b0;
L_0x7fffe0d48920 .arith/sum 32, L_0x7fffe0d37ed0, L_0x7fffe0d487a0;
L_0x7fffe0d48a80 .functor MUXZ 32, L_0x7fffe0d37ed0, L_0x7fffe0d48920, L_0x7fffe0d48370, C4<>;
L_0x7fffe0d48c50 .functor MUXZ 32, L_0x7fffe0d48a80, L_0x7fffe0d48520, L_0x7fffe0d372f0, C4<>;
L_0x7fffe0d48d90 .part v0x7fffe0d28a50_0, 16, 5;
L_0x7fffe0d48e90 .concat [ 5 1 0 0], L_0x7fffe0d48d90, L_0x7fdee11d0570;
L_0x7fffe0d48f80 .part v0x7fffe0d28a50_0, 11, 5;
L_0x7fffe0d49090 .concat [ 5 1 0 0], L_0x7fffe0d48f80, L_0x7fdee11d05b8;
L_0x7fffe0d491d0 .functor MUXZ 6, L_0x7fffe0d48e90, L_0x7fffe0d49090, L_0x7fffe0d37920, C4<>;
L_0x7fffe0d49390 .part L_0x7fffe0d491d0, 0, 5;
L_0x7fffe0d494d0 .functor MUXZ 32, L_0x7fffe0d4c860, v0x7fffe0ceb820_0, L_0x7fffe0d37360, C4<>;
L_0x7fffe0d49a90 .part v0x7fffe0d28a50_0, 21, 5;
L_0x7fffe0d49b80 .part v0x7fffe0d28a50_0, 16, 5;
L_0x7fffe0d49db0 .functor MUXZ 32, v0x7fffe0d30d20_0, v0x7fffe0d317c0_0, L_0x7fffe0d38150, C4<>;
L_0x7fffe0d4c8d0 .part v0x7fffe0d28a50_0, 0, 16;
S_0x7fffe0d2d030 .scope module, "alu_inst" "alu" 10 87, 11 1 0, S_0x7fffe0d2ccd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in"
    .port_info 1 /INPUT 32 "b_in"
    .port_info 2 /INPUT 3 "f_in"
    .port_info 3 /OUTPUT 1 "zero"
    .port_info 4 /OUTPUT 1 "c_out"
    .port_info 5 /OUTPUT 32 "y_out"
L_0x7fffe0d489c0 .functor NOT 32, L_0x7fffe0d49db0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fdee11d0690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffe0d49f90 .functor XNOR 1, L_0x7fdee11d0690, L_0x7fffe0d49ef0, C4<0>, C4<0>;
L_0x7fffe0d4a1e0 .functor AND 32, L_0x7fffe0d49020, L_0x7fffe0d4a0a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7fffe0d4a250 .functor OR 32, L_0x7fffe0d49020, L_0x7fffe0d4a0a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffe0d4a7e0 .functor XNOR 1, L_0x7fffe0d4ac60, L_0x7fffe0d4ad00, C4<0>, C4<0>;
L_0x7fffe0d4ada0 .functor XOR 1, L_0x7fffe0d4ae60, L_0x7fffe0d4af50, C4<0>, C4<0>;
L_0x7fffe0d4b150 .functor AND 1, L_0x7fffe0d4a7e0, L_0x7fffe0d4ada0, C4<1>, C4<1>;
L_0x7fffe0d4b300 .functor NOT 1, L_0x7fffe0d4b260, C4<0>, C4<0>, C4<0>;
v0x7fffe0d2d380_0 .net *"_s17", 32 0, L_0x7fffe0d4a4e0;  1 drivers
v0x7fffe0d2d480_0 .net/2u *"_s2", 0 0, L_0x7fdee11d0690;  1 drivers
L_0x7fdee11d06d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffe0d2d560_0 .net *"_s20", 0 0, L_0x7fdee11d06d8;  1 drivers
v0x7fffe0d2d650_0 .net *"_s21", 32 0, L_0x7fffe0d4a5d0;  1 drivers
L_0x7fdee11d0720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffe0d2d730_0 .net *"_s24", 0 0, L_0x7fdee11d0720;  1 drivers
v0x7fffe0d2d860_0 .net *"_s25", 32 0, L_0x7fffe0d4a740;  1 drivers
v0x7fffe0d2d940_0 .net *"_s28", 0 0, L_0x7fffe0d4a8f0;  1 drivers
v0x7fffe0d2da20_0 .net *"_s29", 32 0, L_0x7fffe0d4a9e0;  1 drivers
L_0x7fdee11d0768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe0d2db00_0 .net *"_s32", 31 0, L_0x7fdee11d0768;  1 drivers
v0x7fffe0d2dc70_0 .net *"_s33", 32 0, L_0x7fffe0d4ab20;  1 drivers
L_0x7fdee11d07b0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe0d2dd50_0 .net/2u *"_s35", 30 0, L_0x7fdee11d07b0;  1 drivers
v0x7fffe0d2de30_0 .net *"_s38", 0 0, L_0x7fffe0d4ac60;  1 drivers
v0x7fffe0d2df10_0 .net *"_s40", 0 0, L_0x7fffe0d4ad00;  1 drivers
v0x7fffe0d2dff0_0 .net *"_s41", 0 0, L_0x7fffe0d4a7e0;  1 drivers
v0x7fffe0d2e0b0_0 .net *"_s44", 0 0, L_0x7fffe0d4ae60;  1 drivers
v0x7fffe0d2e190_0 .net *"_s46", 0 0, L_0x7fffe0d4af50;  1 drivers
v0x7fffe0d2e270_0 .net *"_s47", 0 0, L_0x7fffe0d4ada0;  1 drivers
v0x7fffe0d2e330_0 .net *"_s49", 0 0, L_0x7fffe0d4b150;  1 drivers
v0x7fffe0d2e3f0_0 .net *"_s5", 0 0, L_0x7fffe0d49ef0;  1 drivers
v0x7fffe0d2e4d0_0 .net *"_s52", 0 0, L_0x7fffe0d4b260;  1 drivers
v0x7fffe0d2e5b0_0 .net *"_s53", 0 0, L_0x7fffe0d4b300;  1 drivers
v0x7fffe0d2e690_0 .net *"_s56", 0 0, L_0x7fffe0d4b410;  1 drivers
v0x7fffe0d2e770_0 .net *"_s57", 0 0, L_0x7fffe0d4b5d0;  1 drivers
v0x7fffe0d2e850_0 .net *"_s6", 0 0, L_0x7fffe0d49f90;  1 drivers
L_0x7fdee11d07f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe0d2e910_0 .net/2u *"_s63", 1 0, L_0x7fdee11d07f8;  1 drivers
v0x7fffe0d2e9f0_0 .net *"_s66", 1 0, L_0x7fffe0d4b9e0;  1 drivers
v0x7fffe0d2ead0_0 .net *"_s67", 0 0, L_0x7fffe0d4b850;  1 drivers
L_0x7fdee11d0840 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fffe0d2eb90_0 .net/2u *"_s69", 1 0, L_0x7fdee11d0840;  1 drivers
v0x7fffe0d2ec70_0 .net *"_s72", 1 0, L_0x7fffe0d4bbd0;  1 drivers
v0x7fffe0d2ed50_0 .net *"_s73", 0 0, L_0x7fffe0d4be40;  1 drivers
L_0x7fdee11d0888 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fffe0d2ee10_0 .net/2u *"_s75", 1 0, L_0x7fdee11d0888;  1 drivers
v0x7fffe0d2eef0_0 .net *"_s78", 1 0, L_0x7fffe0d4bf80;  1 drivers
v0x7fffe0d2efd0_0 .net *"_s79", 0 0, L_0x7fffe0d4c0f0;  1 drivers
v0x7fffe0d2f090_0 .net *"_s81", 31 0, L_0x7fffe0d4c230;  1 drivers
v0x7fffe0d2f170_0 .net *"_s83", 31 0, L_0x7fffe0d4c450;  1 drivers
v0x7fffe0d2f250_0 .net "a_in", 31 0, L_0x7fffe0d49020;  alias, 1 drivers
v0x7fffe0d2f330_0 .net "b_in", 31 0, L_0x7fffe0d49db0;  alias, 1 drivers
v0x7fffe0d2f410_0 .net "b_mux_not_b", 31 0, L_0x7fffe0d4a0a0;  1 drivers
v0x7fffe0d2f4f0_0 .net "c_out", 0 0, L_0x7fffe0d4a350;  alias, 1 drivers
v0x7fffe0d2f5b0_0 .net "f_in", 2 0, v0x7fffe0d29190_0;  alias, 1 drivers
v0x7fffe0d2f670_0 .net "fx00", 31 0, L_0x7fffe0d4a1e0;  1 drivers
v0x7fffe0d2f750_0 .net "fx01", 31 0, L_0x7fffe0d4a250;  1 drivers
v0x7fffe0d2f830_0 .net "fx10", 31 0, L_0x7fffe0d4a3f0;  1 drivers
v0x7fffe0d2f910_0 .net "fx11", 31 0, L_0x7fffe0d4b710;  1 drivers
v0x7fffe0d2f9f0_0 .net "not_b_in", 31 0, L_0x7fffe0d489c0;  1 drivers
v0x7fffe0d2fad0_0 .net "y_out", 31 0, L_0x7fffe0d4c5e0;  alias, 1 drivers
v0x7fffe0d2fbb0_0 .net "zero", 0 0, L_0x7fffe0d4b8f0;  alias, 1 drivers
E_0x7fffe0d2d300 .event edge, v0x7fffe0d29190_0, v0x7fffe0d2f330_0, v0x7fffe0d2f250_0;
L_0x7fffe0d49ef0 .part v0x7fffe0d29190_0, 2, 1;
L_0x7fffe0d4a0a0 .functor MUXZ 32, L_0x7fffe0d489c0, L_0x7fffe0d49db0, L_0x7fffe0d49f90, C4<>;
L_0x7fffe0d4a350 .part L_0x7fffe0d4ab20, 32, 1;
L_0x7fffe0d4a3f0 .part L_0x7fffe0d4ab20, 0, 32;
L_0x7fffe0d4a4e0 .concat [ 32 1 0 0], L_0x7fffe0d49020, L_0x7fdee11d06d8;
L_0x7fffe0d4a5d0 .concat [ 32 1 0 0], L_0x7fffe0d4a0a0, L_0x7fdee11d0720;
L_0x7fffe0d4a740 .arith/sum 33, L_0x7fffe0d4a4e0, L_0x7fffe0d4a5d0;
L_0x7fffe0d4a8f0 .part v0x7fffe0d29190_0, 2, 1;
L_0x7fffe0d4a9e0 .concat [ 1 32 0 0], L_0x7fffe0d4a8f0, L_0x7fdee11d0768;
L_0x7fffe0d4ab20 .arith/sum 33, L_0x7fffe0d4a740, L_0x7fffe0d4a9e0;
L_0x7fffe0d4ac60 .part L_0x7fffe0d49020, 31, 1;
L_0x7fffe0d4ad00 .part L_0x7fffe0d489c0, 31, 1;
L_0x7fffe0d4ae60 .part L_0x7fffe0d4a3f0, 31, 1;
L_0x7fffe0d4af50 .part L_0x7fffe0d49020, 31, 1;
L_0x7fffe0d4b260 .part L_0x7fffe0d4a3f0, 31, 1;
L_0x7fffe0d4b410 .part L_0x7fffe0d4a3f0, 31, 1;
L_0x7fffe0d4b5d0 .functor MUXZ 1, L_0x7fffe0d4b410, L_0x7fffe0d4b300, L_0x7fffe0d4b150, C4<>;
L_0x7fffe0d4b710 .concat [ 1 31 0 0], L_0x7fffe0d4b5d0, L_0x7fdee11d07b0;
L_0x7fffe0d4b8f0 .reduce/nor L_0x7fffe0d4c5e0;
L_0x7fffe0d4b9e0 .part v0x7fffe0d29190_0, 0, 2;
L_0x7fffe0d4b850 .cmp/eq 2, L_0x7fdee11d07f8, L_0x7fffe0d4b9e0;
L_0x7fffe0d4bbd0 .part v0x7fffe0d29190_0, 0, 2;
L_0x7fffe0d4be40 .cmp/eq 2, L_0x7fdee11d0840, L_0x7fffe0d4bbd0;
L_0x7fffe0d4bf80 .part v0x7fffe0d29190_0, 0, 2;
L_0x7fffe0d4c0f0 .cmp/eq 2, L_0x7fdee11d0888, L_0x7fffe0d4bf80;
L_0x7fffe0d4c230 .functor MUXZ 32, L_0x7fffe0d4b710, L_0x7fffe0d4a3f0, L_0x7fffe0d4c0f0, C4<>;
L_0x7fffe0d4c450 .functor MUXZ 32, L_0x7fffe0d4c230, L_0x7fffe0d4a250, L_0x7fffe0d4be40, C4<>;
L_0x7fffe0d4c5e0 .functor MUXZ 32, L_0x7fffe0d4c450, L_0x7fffe0d4a1e0, L_0x7fffe0d4b850, C4<>;
S_0x7fffe0d2fd70 .scope begin, "proc_pc" "proc_pc" 10 37, 10 37 0, S_0x7fffe0d2ccd0;
 .timescale 0 0;
S_0x7fffe0d2ff60 .scope module, "regfile_inst" "regfile" 10 68, 12 1 0, S_0x7fffe0d2ccd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "addr1"
    .port_info 2 /INPUT 5 "addr2"
    .port_info 3 /INPUT 1 "reg_write"
    .port_info 4 /INPUT 5 "addr3"
    .port_info 5 /INPUT 32 "wdata"
    .port_info 6 /OUTPUT 32 "data1"
    .port_info 7 /OUTPUT 32 "data2"
v0x7fffe0d303d0_0 .net *"_s11", 31 0, L_0x7fffe0d498b0;  1 drivers
v0x7fffe0d30490_0 .net *"_s13", 6 0, L_0x7fffe0d49950;  1 drivers
L_0x7fdee11d0648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe0d30570_0 .net *"_s16", 1 0, L_0x7fdee11d0648;  1 drivers
v0x7fffe0d30630_0 .net *"_s2", 31 0, L_0x7fffe0d49770;  1 drivers
v0x7fffe0d30710_0 .net *"_s4", 6 0, L_0x7fffe0d49810;  1 drivers
L_0x7fdee11d0600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe0d30840_0 .net *"_s7", 1 0, L_0x7fdee11d0600;  1 drivers
v0x7fffe0d30920_0 .net "addr1", 4 0, L_0x7fffe0d49a90;  1 drivers
v0x7fffe0d30a00_0 .net "addr2", 4 0, L_0x7fffe0d49b80;  1 drivers
v0x7fffe0d30ae0_0 .net "addr3", 4 0, L_0x7fffe0d49390;  alias, 1 drivers
v0x7fffe0d30bc0_0 .net "clk", 0 0, v0x7fffe0d35580_0;  alias, 1 drivers
v0x7fffe0d30c60_0 .var "data1", 31 0;
v0x7fffe0d30d20_0 .var "data2", 31 0;
v0x7fffe0d30e00_0 .var/i "i", 31 0;
v0x7fffe0d30ee0_0 .net "reg_write", 0 0, L_0x7fffe0d37f70;  alias, 1 drivers
v0x7fffe0d30f80 .array "regmem", 0 31, 31 0;
v0x7fffe0d31040_0 .net "wdata", 31 0, L_0x7fffe0d494d0;  alias, 1 drivers
E_0x7fffe0d2d220 .event posedge, v0x7fffe0d07830_0;
E_0x7fffe0d30270/0 .event edge, v0x7fffe0d31040_0, v0x7fffe0d30ae0_0, v0x7fffe0d2c390_0, v0x7fffe0d30a00_0;
E_0x7fffe0d30270/1 .event edge, v0x7fffe0d30920_0;
E_0x7fffe0d30270 .event/or E_0x7fffe0d30270/0, E_0x7fffe0d30270/1;
E_0x7fffe0d302e0 .event edge, L_0x7fffe0d498b0, v0x7fffe0d30a00_0;
E_0x7fffe0d30340 .event edge, L_0x7fffe0d49770, v0x7fffe0d30920_0;
L_0x7fffe0d49770 .array/port v0x7fffe0d30f80, L_0x7fffe0d49810;
L_0x7fffe0d49810 .concat [ 5 2 0 0], L_0x7fffe0d49a90, L_0x7fdee11d0600;
L_0x7fffe0d498b0 .array/port v0x7fffe0d30f80, L_0x7fffe0d49950;
L_0x7fffe0d49950 .concat [ 5 2 0 0], L_0x7fffe0d49b80, L_0x7fdee11d0648;
S_0x7fffe0d31270 .scope module, "sign_extend_inst" "sign_extend" 10 98, 13 1 0, S_0x7fffe0d2ccd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "idata"
    .port_info 1 /OUTPUT 32 "odata"
v0x7fffe0d316c0_0 .net "idata", 15 0, L_0x7fffe0d4c8d0;  1 drivers
v0x7fffe0d317c0_0 .var "odata", 31 0;
E_0x7fffe0d31450 .event edge, v0x7fffe0d316c0_0;
S_0x7fffe0d314d0 .scope begin, "proc_sign_extend" "proc_sign_extend" 13 8, 13 8 0, S_0x7fffe0d31270;
 .timescale 0 0;
    .scope S_0x7fffe0ce45f0;
T_0 ;
    %wait E_0x7fffe0d0f200;
    %load/vec4 v0x7fffe0d28950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 8;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 8;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 8;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 8;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 8;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %jmp T_0.15;
T_0.0 ;
    %pushi/vec4 536936448, 0, 32;
    %store/vec4 v0x7fffe0d28a50_0, 0, 32;
    %jmp T_0.15;
T_0.1 ;
    %pushi/vec4 537001984, 0, 32;
    %store/vec4 v0x7fffe0d28a50_0, 0, 32;
    %jmp T_0.15;
T_0.2 ;
    %pushi/vec4 587464704, 0, 32;
    %store/vec4 v0x7fffe0d28a50_0, 0, 32;
    %jmp T_0.15;
T_0.3 ;
    %pushi/vec4 2357395456, 0, 32;
    %store/vec4 v0x7fffe0d28a50_0, 0, 32;
    %jmp T_0.15;
T_0.4 ;
    %pushi/vec4 587530248, 0, 32;
    %store/vec4 v0x7fffe0d28a50_0, 0, 32;
    %jmp T_0.15;
T_0.5 ;
    %pushi/vec4 587857924, 0, 32;
    %store/vec4 v0x7fffe0d28a50_0, 0, 32;
    %jmp T_0.15;
T_0.6 ;
    %pushi/vec4 270729221, 0, 32;
    %store/vec4 v0x7fffe0d28a50_0, 0, 32;
    %jmp T_0.15;
T_0.7 ;
    %pushi/vec4 2359689216, 0, 32;
    %store/vec4 v0x7fffe0d28a50_0, 0, 32;
    %jmp T_0.15;
T_0.8 ;
    %pushi/vec4 4337696, 0, 32;
    %store/vec4 v0x7fffe0d28a50_0, 0, 32;
    %jmp T_0.15;
T_0.9 ;
    %pushi/vec4 547684356, 0, 32;
    %store/vec4 v0x7fffe0d28a50_0, 0, 32;
    %jmp T_0.15;
T_0.10 ;
    %pushi/vec4 539033601, 0, 32;
    %store/vec4 v0x7fffe0d28a50_0, 0, 32;
    %jmp T_0.15;
T_0.11 ;
    %pushi/vec4 134217734, 0, 32;
    %store/vec4 v0x7fffe0d28a50_0, 0, 32;
    %jmp T_0.15;
T_0.12 ;
    %pushi/vec4 2907045892, 0, 32;
    %store/vec4 v0x7fffe0d28a50_0, 0, 32;
    %jmp T_0.15;
T_0.13 ;
    %pushi/vec4 537133066, 0, 32;
    %store/vec4 v0x7fffe0d28a50_0, 0, 32;
    %jmp T_0.15;
T_0.14 ;
    %pushi/vec4 805306368, 0, 32;
    %store/vec4 v0x7fffe0d28a50_0, 0, 32;
    %jmp T_0.15;
T_0.15 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffe0d29390;
T_1 ;
    %wait E_0x7fffe0d29680;
    %load/vec4 v0x7fffe0d2c210_0;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_1.0, 4;
    %vpi_call 9 46 "$finish" {0 0 0};
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffe0d28f20;
T_2 ;
    %wait E_0x7fffe0d29110;
    %load/vec4 v0x7fffe0d29290_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0x7fffe0d29290_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 319, 63, 12;
    %cmp/x;
    %jmp/1 T_2.0, 4;
    %dup/vec4;
    %pushi/vec4 703, 63, 12;
    %cmp/x;
    %jmp/1 T_2.1, 4;
    %dup/vec4;
    %pushi/vec4 575, 63, 12;
    %cmp/x;
    %jmp/1 T_2.2, 4;
    %dup/vec4;
    %pushi/vec4 4064, 4032, 12;
    %cmp/x;
    %jmp/1 T_2.3, 4;
    %dup/vec4;
    %pushi/vec4 4066, 4032, 12;
    %cmp/x;
    %jmp/1 T_2.4, 4;
    %dup/vec4;
    %pushi/vec4 4068, 4032, 12;
    %cmp/x;
    %jmp/1 T_2.5, 4;
    %dup/vec4;
    %pushi/vec4 4069, 4032, 12;
    %cmp/x;
    %jmp/1 T_2.6, 4;
    %dup/vec4;
    %pushi/vec4 4074, 4032, 12;
    %cmp/x;
    %jmp/1 T_2.7, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffe0d29190_0, 0, 3;
    %jmp T_2.9;
T_2.0 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fffe0d29190_0, 0, 3;
    %jmp T_2.9;
T_2.1 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fffe0d29190_0, 0, 3;
    %jmp T_2.9;
T_2.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffe0d29190_0, 0, 3;
    %jmp T_2.9;
T_2.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffe0d29190_0, 0, 3;
    %jmp T_2.9;
T_2.4 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fffe0d29190_0, 0, 3;
    %jmp T_2.9;
T_2.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffe0d29190_0, 0, 3;
    %jmp T_2.9;
T_2.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffe0d29190_0, 0, 3;
    %jmp T_2.9;
T_2.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fffe0d29190_0, 0, 3;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffe0d28d00;
T_3 ;
    %wait E_0x7fffe0d29110;
    %vpi_call 7 33 "$display", "New instruction in controller: instr:%b", v0x7fffe0d2c800_0 {0 0 0};
    %delay 2, 0;
    %vpi_call 7 34 "$display", "Output of the new instruction in controller: branch:%d, jump:%d, mem_to_reg:%d, mem_write:%d, reg_dst:%d, reg_write:%d, alucontrol:%b, alu_src:%d", v0x7fffe0d2c700_0, v0x7fffe0d2c8a0_0, v0x7fffe0d2c940_0, v0x7fffe0d2ca10_0, v0x7fffe0d2cb00_0, v0x7fffe0d2cba0_0, v0x7fffe0d2c660_0, v0x7fffe0d2c5a0_0 {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fffe0d2ff60;
T_4 ;
    %wait E_0x7fffe0d30340;
    %load/vec4 v0x7fffe0d30920_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe0d30c60_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fffe0d30920_0;
    %pad/u 32;
    %cmpi/e 24, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe0d30c60_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7fffe0d30920_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffe0d30f80, 4;
    %store/vec4 v0x7fffe0d30c60_0, 0, 32;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffe0d2ff60;
T_5 ;
    %wait E_0x7fffe0d302e0;
    %load/vec4 v0x7fffe0d30a00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe0d30d20_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fffe0d30a00_0;
    %pad/u 32;
    %cmpi/e 24, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe0d30d20_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fffe0d30a00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffe0d30f80, 4;
    %store/vec4 v0x7fffe0d30d20_0, 0, 32;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffe0d2ff60;
T_6 ;
    %wait E_0x7fffe0c8e340;
    %load/vec4 v0x7fffe0d30ee0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7fffe0d31040_0;
    %load/vec4 v0x7fffe0d30ae0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fffe0d30f80, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fffe0d2ff60;
T_7 ;
    %wait E_0x7fffe0d30270;
    %vpi_call 12 52 "$display", "Change in reg file input: addr1:%d, addr2:%d, addr3:%d, reg_write:%d, wdata:%d", v0x7fffe0d30920_0, v0x7fffe0d30a00_0, v0x7fffe0d30ae0_0, v0x7fffe0d30ee0_0, v0x7fffe0d31040_0 {0 0 0};
    %delay 1, 0;
    %vpi_call 12 53 "$display", "Output of the register file: data1:%d, data2:%d", v0x7fffe0d30c60_0, v0x7fffe0d30d20_0 {0 0 0};
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fffe0d2ff60;
T_8 ;
    %wait E_0x7fffe0d2d220;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe0d30e00_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fffe0d30e00_0;
    %cmpi/s 11, 0, 32;
    %jmp/0xz T_8.1, 5;
    %vpi_call 12 61 "$display", "reg %d: %d", v0x7fffe0d30e00_0, &A<v0x7fffe0d30f80, v0x7fffe0d30e00_0 > {0 0 0};
    %load/vec4 v0x7fffe0d30e00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffe0d30e00_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffe0d2d030;
T_9 ;
    %wait E_0x7fffe0d2d300;
    %vpi_call 11 32 "$display", "Change in alu input: a_in:%d, b_in: %d, f_in:%d", v0x7fffe0d2f250_0, v0x7fffe0d2f330_0, v0x7fffe0d2f5b0_0 {0 0 0};
    %delay 1, 0;
    %vpi_call 11 33 "$display", "Change in Result of alu: zero:%d, c_out:%d, y_out:%d", v0x7fffe0d2fbb0_0, v0x7fffe0d2f4f0_0, v0x7fffe0d2fad0_0 {0 0 0};
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffe0d31270;
T_10 ;
    %wait E_0x7fffe0d31450;
    %fork t_1, S_0x7fffe0d314d0;
    %jmp t_0;
    .scope S_0x7fffe0d314d0;
t_1 ;
    %load/vec4 v0x7fffe0d316c0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7fffe0d316c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffe0d317c0_0, 0, 32;
    %end;
    .scope S_0x7fffe0d31270;
t_0 %join;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fffe0d31270;
T_11 ;
    %wait E_0x7fffe0d31450;
    %vpi_call 13 14 "$display", "Sign extend input: %b", v0x7fffe0d316c0_0 {0 0 0};
    %delay 1, 0;
    %vpi_call 13 15 "$display", "Sign extend output: %b", v0x7fffe0d317c0_0 {0 0 0};
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fffe0d2ccd0;
T_12 ;
    %wait E_0x7fffe0d2d220;
    %fork t_3, S_0x7fffe0d2fd70;
    %jmp t_2;
    .scope S_0x7fffe0d2fd70;
t_3 ;
    %load/vec4 v0x7fffe0d33980_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7fffe0d32fe0_0;
    %store/vec4 v0x7fffe0d32d40_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe0d32d40_0, 0, 32;
T_12.1 ;
    %end;
    .scope S_0x7fffe0d2ccd0;
t_2 %join;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fffe0d2ccd0;
T_13 ;
    %wait E_0x7fffe0d2cfd0;
    %vpi_call 10 50 "$display", "PC Changed to %d , time:%t", v0x7fffe0d32d40_0, $time {0 0 0};
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fffe0ce3e10;
T_14 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffe0cf7180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffe0cf7180, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffe0cf7180, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffe0cf7180, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffe0cf7180, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffe0cf7180, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffe0cf7180, 4, 0;
    %end;
    .thread T_14;
    .scope S_0x7fffe0ce3e10;
T_15 ;
    %wait E_0x7fffe0c8dd40;
    %ix/getv 4, v0x7fffe0d095c0_0;
    %load/vec4a v0x7fffe0cf7180, 4;
    %store/vec4 v0x7fffe0ceb820_0, 0, 32;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fffe0ce3e10;
T_16 ;
    %wait E_0x7fffe0c8e340;
    %load/vec4 v0x7fffe0d28790_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %vpi_call 4 32 "$display", "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx %d", v0x7fffe0d095c0_0 {0 0 0};
    %load/vec4 v0x7fffe0d286b0_0;
    %ix/getv 4, v0x7fffe0d095c0_0;
    %store/vec4a v0x7fffe0cf7180, 4, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fffe0ce3e10;
T_17 ;
    %vpi_call 4 39 "$monitor", "Data: n:%d, sum:%d, a[0]:%d, a[1]:%d, a[2]:%d, a[3]:%d, a[4]:%d", &A<v0x7fffe0cf7180, 0>, &A<v0x7fffe0cf7180, 1>, &A<v0x7fffe0cf7180, 2>, &A<v0x7fffe0cf7180, 3>, &A<v0x7fffe0cf7180, 4>, &A<v0x7fffe0cf7180, 5>, &A<v0x7fffe0cf7180, 6> {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x7fffe0ce55b0;
T_18 ;
    %delay 5, 0;
    %load/vec4 v0x7fffe0d35580_0;
    %inv;
    %store/vec4 v0x7fffe0d35580_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fffe0ce55b0;
T_19 ;
    %vpi_call 2 22 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffe0ce3630 {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x7fffe0ce55b0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe0d35580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe0d35620_0, 0, 1;
    %wait E_0x7fffe0c8e340;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe0d35620_0, 0, 1;
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "tb.v";
    "main.v";
    "dmem.v";
    "imem.v";
    "mips.v";
    "controller.v";
    "aludec.v";
    "maindec.v";
    "datapath.v";
    "alu.v";
    "regfile.v";
    "sign_extend.v";
