
BRICK6_CUBE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ade4  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000033c  0800b084  0800b084  0000c084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800b3c0  0800b3c0  0000c3c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800b3c8  0800b3c8  0000c3c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800b3cc  0800b3cc  0000c3cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000060  24000000  0800b3d0  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00002388  24000060  0800b430  0000d060  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  240023e8  0800b430  0000d3e8  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000d060  2**0
                  CONTENTS, READONLY
 10 .debug_info   00019163  00000000  00000000  0000d08e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000031f1  00000000  00000000  000261f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001068  00000000  00000000  000293e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000cbc  00000000  00000000  0002a450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00038029  00000000  00000000  0002b10c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001aa70  00000000  00000000  00063135  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015b886  00000000  00000000  0007dba5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001d942b  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004850  00000000  00000000  001d9470  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000064  00000000  00000000  001ddcc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000060 	.word	0x24000060
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800b06c 	.word	0x0800b06c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000064 	.word	0x24000064
 80002dc:	0800b06c 	.word	0x0800b06c

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006c2:	2003      	movs	r0, #3
 80006c4:	f000 f98c 	bl	80009e0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80006c8:	f004 f9ec 	bl	8004aa4 <HAL_RCC_GetSysClockFreq>
 80006cc:	4602      	mov	r2, r0
 80006ce:	4b15      	ldr	r3, [pc, #84]	@ (8000724 <HAL_Init+0x68>)
 80006d0:	699b      	ldr	r3, [r3, #24]
 80006d2:	0a1b      	lsrs	r3, r3, #8
 80006d4:	f003 030f 	and.w	r3, r3, #15
 80006d8:	4913      	ldr	r1, [pc, #76]	@ (8000728 <HAL_Init+0x6c>)
 80006da:	5ccb      	ldrb	r3, [r1, r3]
 80006dc:	f003 031f 	and.w	r3, r3, #31
 80006e0:	fa22 f303 	lsr.w	r3, r2, r3
 80006e4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80006e6:	4b0f      	ldr	r3, [pc, #60]	@ (8000724 <HAL_Init+0x68>)
 80006e8:	699b      	ldr	r3, [r3, #24]
 80006ea:	f003 030f 	and.w	r3, r3, #15
 80006ee:	4a0e      	ldr	r2, [pc, #56]	@ (8000728 <HAL_Init+0x6c>)
 80006f0:	5cd3      	ldrb	r3, [r2, r3]
 80006f2:	f003 031f 	and.w	r3, r3, #31
 80006f6:	687a      	ldr	r2, [r7, #4]
 80006f8:	fa22 f303 	lsr.w	r3, r2, r3
 80006fc:	4a0b      	ldr	r2, [pc, #44]	@ (800072c <HAL_Init+0x70>)
 80006fe:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000700:	4a0b      	ldr	r2, [pc, #44]	@ (8000730 <HAL_Init+0x74>)
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000706:	200f      	movs	r0, #15
 8000708:	f000 f814 	bl	8000734 <HAL_InitTick>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000712:	2301      	movs	r3, #1
 8000714:	e002      	b.n	800071c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000716:	f009 fdc7 	bl	800a2a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800071a:	2300      	movs	r3, #0
}
 800071c:	4618      	mov	r0, r3
 800071e:	3708      	adds	r7, #8
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	58024400 	.word	0x58024400
 8000728:	0800b37c 	.word	0x0800b37c
 800072c:	2400000c 	.word	0x2400000c
 8000730:	24000008 	.word	0x24000008

08000734 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800073c:	4b15      	ldr	r3, [pc, #84]	@ (8000794 <HAL_InitTick+0x60>)
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	2b00      	cmp	r3, #0
 8000742:	d101      	bne.n	8000748 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000744:	2301      	movs	r3, #1
 8000746:	e021      	b.n	800078c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000748:	4b13      	ldr	r3, [pc, #76]	@ (8000798 <HAL_InitTick+0x64>)
 800074a:	681a      	ldr	r2, [r3, #0]
 800074c:	4b11      	ldr	r3, [pc, #68]	@ (8000794 <HAL_InitTick+0x60>)
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	4619      	mov	r1, r3
 8000752:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000756:	fbb3 f3f1 	udiv	r3, r3, r1
 800075a:	fbb2 f3f3 	udiv	r3, r2, r3
 800075e:	4618      	mov	r0, r3
 8000760:	f000 f971 	bl	8000a46 <HAL_SYSTICK_Config>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800076a:	2301      	movs	r3, #1
 800076c:	e00e      	b.n	800078c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	2b0f      	cmp	r3, #15
 8000772:	d80a      	bhi.n	800078a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000774:	2200      	movs	r2, #0
 8000776:	6879      	ldr	r1, [r7, #4]
 8000778:	f04f 30ff 	mov.w	r0, #4294967295
 800077c:	f000 f93b 	bl	80009f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000780:	4a06      	ldr	r2, [pc, #24]	@ (800079c <HAL_InitTick+0x68>)
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000786:	2300      	movs	r3, #0
 8000788:	e000      	b.n	800078c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800078a:	2301      	movs	r3, #1
}
 800078c:	4618      	mov	r0, r3
 800078e:	3708      	adds	r7, #8
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	24000004 	.word	0x24000004
 8000798:	24000008 	.word	0x24000008
 800079c:	24000000 	.word	0x24000000

080007a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80007a4:	4b06      	ldr	r3, [pc, #24]	@ (80007c0 <HAL_IncTick+0x20>)
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	461a      	mov	r2, r3
 80007aa:	4b06      	ldr	r3, [pc, #24]	@ (80007c4 <HAL_IncTick+0x24>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	4413      	add	r3, r2
 80007b0:	4a04      	ldr	r2, [pc, #16]	@ (80007c4 <HAL_IncTick+0x24>)
 80007b2:	6013      	str	r3, [r2, #0]
}
 80007b4:	bf00      	nop
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	24000004 	.word	0x24000004
 80007c4:	2400007c 	.word	0x2400007c

080007c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  return uwTick;
 80007cc:	4b03      	ldr	r3, [pc, #12]	@ (80007dc <HAL_GetTick+0x14>)
 80007ce:	681b      	ldr	r3, [r3, #0]
}
 80007d0:	4618      	mov	r0, r3
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	2400007c 	.word	0x2400007c

080007e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b084      	sub	sp, #16
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80007e8:	f7ff ffee 	bl	80007c8 <HAL_GetTick>
 80007ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007f8:	d005      	beq.n	8000806 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80007fa:	4b0a      	ldr	r3, [pc, #40]	@ (8000824 <HAL_Delay+0x44>)
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	461a      	mov	r2, r3
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	4413      	add	r3, r2
 8000804:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000806:	bf00      	nop
 8000808:	f7ff ffde 	bl	80007c8 <HAL_GetTick>
 800080c:	4602      	mov	r2, r0
 800080e:	68bb      	ldr	r3, [r7, #8]
 8000810:	1ad3      	subs	r3, r2, r3
 8000812:	68fa      	ldr	r2, [r7, #12]
 8000814:	429a      	cmp	r2, r3
 8000816:	d8f7      	bhi.n	8000808 <HAL_Delay+0x28>
  {
  }
}
 8000818:	bf00      	nop
 800081a:	bf00      	nop
 800081c:	3710      	adds	r7, #16
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	24000004 	.word	0x24000004

08000828 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800082c:	4b03      	ldr	r3, [pc, #12]	@ (800083c <HAL_GetREVID+0x14>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	0c1b      	lsrs	r3, r3, #16
}
 8000832:	4618      	mov	r0, r3
 8000834:	46bd      	mov	sp, r7
 8000836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083a:	4770      	bx	lr
 800083c:	5c001000 	.word	0x5c001000

08000840 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000840:	b480      	push	{r7}
 8000842:	b085      	sub	sp, #20
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	f003 0307 	and.w	r3, r3, #7
 800084e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000850:	4b0b      	ldr	r3, [pc, #44]	@ (8000880 <__NVIC_SetPriorityGrouping+0x40>)
 8000852:	68db      	ldr	r3, [r3, #12]
 8000854:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000856:	68ba      	ldr	r2, [r7, #8]
 8000858:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800085c:	4013      	ands	r3, r2
 800085e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000864:	68bb      	ldr	r3, [r7, #8]
 8000866:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000868:	4b06      	ldr	r3, [pc, #24]	@ (8000884 <__NVIC_SetPriorityGrouping+0x44>)
 800086a:	4313      	orrs	r3, r2
 800086c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800086e:	4a04      	ldr	r2, [pc, #16]	@ (8000880 <__NVIC_SetPriorityGrouping+0x40>)
 8000870:	68bb      	ldr	r3, [r7, #8]
 8000872:	60d3      	str	r3, [r2, #12]
}
 8000874:	bf00      	nop
 8000876:	3714      	adds	r7, #20
 8000878:	46bd      	mov	sp, r7
 800087a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087e:	4770      	bx	lr
 8000880:	e000ed00 	.word	0xe000ed00
 8000884:	05fa0000 	.word	0x05fa0000

08000888 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800088c:	4b04      	ldr	r3, [pc, #16]	@ (80008a0 <__NVIC_GetPriorityGrouping+0x18>)
 800088e:	68db      	ldr	r3, [r3, #12]
 8000890:	0a1b      	lsrs	r3, r3, #8
 8000892:	f003 0307 	and.w	r3, r3, #7
}
 8000896:	4618      	mov	r0, r3
 8000898:	46bd      	mov	sp, r7
 800089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089e:	4770      	bx	lr
 80008a0:	e000ed00 	.word	0xe000ed00

080008a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008a4:	b480      	push	{r7}
 80008a6:	b083      	sub	sp, #12
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	4603      	mov	r3, r0
 80008ac:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80008ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	db0b      	blt.n	80008ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008b6:	88fb      	ldrh	r3, [r7, #6]
 80008b8:	f003 021f 	and.w	r2, r3, #31
 80008bc:	4907      	ldr	r1, [pc, #28]	@ (80008dc <__NVIC_EnableIRQ+0x38>)
 80008be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008c2:	095b      	lsrs	r3, r3, #5
 80008c4:	2001      	movs	r0, #1
 80008c6:	fa00 f202 	lsl.w	r2, r0, r2
 80008ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80008ce:	bf00      	nop
 80008d0:	370c      	adds	r7, #12
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr
 80008da:	bf00      	nop
 80008dc:	e000e100 	.word	0xe000e100

080008e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	4603      	mov	r3, r0
 80008e8:	6039      	str	r1, [r7, #0]
 80008ea:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80008ec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	db0a      	blt.n	800090a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008f4:	683b      	ldr	r3, [r7, #0]
 80008f6:	b2da      	uxtb	r2, r3
 80008f8:	490c      	ldr	r1, [pc, #48]	@ (800092c <__NVIC_SetPriority+0x4c>)
 80008fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008fe:	0112      	lsls	r2, r2, #4
 8000900:	b2d2      	uxtb	r2, r2
 8000902:	440b      	add	r3, r1
 8000904:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000908:	e00a      	b.n	8000920 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800090a:	683b      	ldr	r3, [r7, #0]
 800090c:	b2da      	uxtb	r2, r3
 800090e:	4908      	ldr	r1, [pc, #32]	@ (8000930 <__NVIC_SetPriority+0x50>)
 8000910:	88fb      	ldrh	r3, [r7, #6]
 8000912:	f003 030f 	and.w	r3, r3, #15
 8000916:	3b04      	subs	r3, #4
 8000918:	0112      	lsls	r2, r2, #4
 800091a:	b2d2      	uxtb	r2, r2
 800091c:	440b      	add	r3, r1
 800091e:	761a      	strb	r2, [r3, #24]
}
 8000920:	bf00      	nop
 8000922:	370c      	adds	r7, #12
 8000924:	46bd      	mov	sp, r7
 8000926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092a:	4770      	bx	lr
 800092c:	e000e100 	.word	0xe000e100
 8000930:	e000ed00 	.word	0xe000ed00

08000934 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000934:	b480      	push	{r7}
 8000936:	b089      	sub	sp, #36	@ 0x24
 8000938:	af00      	add	r7, sp, #0
 800093a:	60f8      	str	r0, [r7, #12]
 800093c:	60b9      	str	r1, [r7, #8]
 800093e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	f003 0307 	and.w	r3, r3, #7
 8000946:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000948:	69fb      	ldr	r3, [r7, #28]
 800094a:	f1c3 0307 	rsb	r3, r3, #7
 800094e:	2b04      	cmp	r3, #4
 8000950:	bf28      	it	cs
 8000952:	2304      	movcs	r3, #4
 8000954:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000956:	69fb      	ldr	r3, [r7, #28]
 8000958:	3304      	adds	r3, #4
 800095a:	2b06      	cmp	r3, #6
 800095c:	d902      	bls.n	8000964 <NVIC_EncodePriority+0x30>
 800095e:	69fb      	ldr	r3, [r7, #28]
 8000960:	3b03      	subs	r3, #3
 8000962:	e000      	b.n	8000966 <NVIC_EncodePriority+0x32>
 8000964:	2300      	movs	r3, #0
 8000966:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000968:	f04f 32ff 	mov.w	r2, #4294967295
 800096c:	69bb      	ldr	r3, [r7, #24]
 800096e:	fa02 f303 	lsl.w	r3, r2, r3
 8000972:	43da      	mvns	r2, r3
 8000974:	68bb      	ldr	r3, [r7, #8]
 8000976:	401a      	ands	r2, r3
 8000978:	697b      	ldr	r3, [r7, #20]
 800097a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800097c:	f04f 31ff 	mov.w	r1, #4294967295
 8000980:	697b      	ldr	r3, [r7, #20]
 8000982:	fa01 f303 	lsl.w	r3, r1, r3
 8000986:	43d9      	mvns	r1, r3
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800098c:	4313      	orrs	r3, r2
         );
}
 800098e:	4618      	mov	r0, r3
 8000990:	3724      	adds	r7, #36	@ 0x24
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr
	...

0800099c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b082      	sub	sp, #8
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	3b01      	subs	r3, #1
 80009a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80009ac:	d301      	bcc.n	80009b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009ae:	2301      	movs	r3, #1
 80009b0:	e00f      	b.n	80009d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009b2:	4a0a      	ldr	r2, [pc, #40]	@ (80009dc <SysTick_Config+0x40>)
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	3b01      	subs	r3, #1
 80009b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009ba:	210f      	movs	r1, #15
 80009bc:	f04f 30ff 	mov.w	r0, #4294967295
 80009c0:	f7ff ff8e 	bl	80008e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009c4:	4b05      	ldr	r3, [pc, #20]	@ (80009dc <SysTick_Config+0x40>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009ca:	4b04      	ldr	r3, [pc, #16]	@ (80009dc <SysTick_Config+0x40>)
 80009cc:	2207      	movs	r2, #7
 80009ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009d0:	2300      	movs	r3, #0
}
 80009d2:	4618      	mov	r0, r3
 80009d4:	3708      	adds	r7, #8
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	e000e010 	.word	0xe000e010

080009e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009e8:	6878      	ldr	r0, [r7, #4]
 80009ea:	f7ff ff29 	bl	8000840 <__NVIC_SetPriorityGrouping>
}
 80009ee:	bf00      	nop
 80009f0:	3708      	adds	r7, #8
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}

080009f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009f6:	b580      	push	{r7, lr}
 80009f8:	b086      	sub	sp, #24
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	4603      	mov	r3, r0
 80009fe:	60b9      	str	r1, [r7, #8]
 8000a00:	607a      	str	r2, [r7, #4]
 8000a02:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000a04:	f7ff ff40 	bl	8000888 <__NVIC_GetPriorityGrouping>
 8000a08:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a0a:	687a      	ldr	r2, [r7, #4]
 8000a0c:	68b9      	ldr	r1, [r7, #8]
 8000a0e:	6978      	ldr	r0, [r7, #20]
 8000a10:	f7ff ff90 	bl	8000934 <NVIC_EncodePriority>
 8000a14:	4602      	mov	r2, r0
 8000a16:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000a1a:	4611      	mov	r1, r2
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f7ff ff5f 	bl	80008e0 <__NVIC_SetPriority>
}
 8000a22:	bf00      	nop
 8000a24:	3718      	adds	r7, #24
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}

08000a2a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a2a:	b580      	push	{r7, lr}
 8000a2c:	b082      	sub	sp, #8
 8000a2e:	af00      	add	r7, sp, #0
 8000a30:	4603      	mov	r3, r0
 8000a32:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a34:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f7ff ff33 	bl	80008a4 <__NVIC_EnableIRQ>
}
 8000a3e:	bf00      	nop
 8000a40:	3708      	adds	r7, #8
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}

08000a46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a46:	b580      	push	{r7, lr}
 8000a48:	b082      	sub	sp, #8
 8000a4a:	af00      	add	r7, sp, #0
 8000a4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a4e:	6878      	ldr	r0, [r7, #4]
 8000a50:	f7ff ffa4 	bl	800099c <SysTick_Config>
 8000a54:	4603      	mov	r3, r0
}
 8000a56:	4618      	mov	r0, r3
 8000a58:	3708      	adds	r7, #8
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
	...

08000a60 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000a64:	f3bf 8f5f 	dmb	sy
}
 8000a68:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000a6a:	4b07      	ldr	r3, [pc, #28]	@ (8000a88 <HAL_MPU_Disable+0x28>)
 8000a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a6e:	4a06      	ldr	r2, [pc, #24]	@ (8000a88 <HAL_MPU_Disable+0x28>)
 8000a70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000a74:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000a76:	4b05      	ldr	r3, [pc, #20]	@ (8000a8c <HAL_MPU_Disable+0x2c>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	605a      	str	r2, [r3, #4]
}
 8000a7c:	bf00      	nop
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop
 8000a88:	e000ed00 	.word	0xe000ed00
 8000a8c:	e000ed90 	.word	0xe000ed90

08000a90 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8000a90:	b480      	push	{r7}
 8000a92:	b083      	sub	sp, #12
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000a98:	4a0b      	ldr	r2, [pc, #44]	@ (8000ac8 <HAL_MPU_Enable+0x38>)
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	f043 0301 	orr.w	r3, r3, #1
 8000aa0:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000aa2:	4b0a      	ldr	r3, [pc, #40]	@ (8000acc <HAL_MPU_Enable+0x3c>)
 8000aa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000aa6:	4a09      	ldr	r2, [pc, #36]	@ (8000acc <HAL_MPU_Enable+0x3c>)
 8000aa8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000aac:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000aae:	f3bf 8f4f 	dsb	sy
}
 8000ab2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000ab4:	f3bf 8f6f 	isb	sy
}
 8000ab8:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000aba:	bf00      	nop
 8000abc:	370c      	adds	r7, #12
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop
 8000ac8:	e000ed90 	.word	0xe000ed90
 8000acc:	e000ed00 	.word	0xe000ed00

08000ad0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	b083      	sub	sp, #12
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	785a      	ldrb	r2, [r3, #1]
 8000adc:	4b1b      	ldr	r3, [pc, #108]	@ (8000b4c <HAL_MPU_ConfigRegion+0x7c>)
 8000ade:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8000ae0:	4b1a      	ldr	r3, [pc, #104]	@ (8000b4c <HAL_MPU_ConfigRegion+0x7c>)
 8000ae2:	691b      	ldr	r3, [r3, #16]
 8000ae4:	4a19      	ldr	r2, [pc, #100]	@ (8000b4c <HAL_MPU_ConfigRegion+0x7c>)
 8000ae6:	f023 0301 	bic.w	r3, r3, #1
 8000aea:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8000aec:	4a17      	ldr	r2, [pc, #92]	@ (8000b4c <HAL_MPU_ConfigRegion+0x7c>)
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	685b      	ldr	r3, [r3, #4]
 8000af2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	7b1b      	ldrb	r3, [r3, #12]
 8000af8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	7adb      	ldrb	r3, [r3, #11]
 8000afe:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000b00:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	7a9b      	ldrb	r3, [r3, #10]
 8000b06:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000b08:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	7b5b      	ldrb	r3, [r3, #13]
 8000b0e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000b10:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	7b9b      	ldrb	r3, [r3, #14]
 8000b16:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000b18:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	7bdb      	ldrb	r3, [r3, #15]
 8000b1e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000b20:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	7a5b      	ldrb	r3, [r3, #9]
 8000b26:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000b28:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	7a1b      	ldrb	r3, [r3, #8]
 8000b2e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000b30:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000b32:	687a      	ldr	r2, [r7, #4]
 8000b34:	7812      	ldrb	r2, [r2, #0]
 8000b36:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000b38:	4a04      	ldr	r2, [pc, #16]	@ (8000b4c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000b3a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000b3c:	6113      	str	r3, [r2, #16]
}
 8000b3e:	bf00      	nop
 8000b40:	370c      	adds	r7, #12
 8000b42:	46bd      	mov	sp, r7
 8000b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b48:	4770      	bx	lr
 8000b4a:	bf00      	nop
 8000b4c:	e000ed90 	.word	0xe000ed90

08000b50 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b086      	sub	sp, #24
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8000b58:	f7ff fe36 	bl	80007c8 <HAL_GetTick>
 8000b5c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d101      	bne.n	8000b68 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8000b64:	2301      	movs	r3, #1
 8000b66:	e316      	b.n	8001196 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a66      	ldr	r2, [pc, #408]	@ (8000d08 <HAL_DMA_Init+0x1b8>)
 8000b6e:	4293      	cmp	r3, r2
 8000b70:	d04a      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	4a65      	ldr	r2, [pc, #404]	@ (8000d0c <HAL_DMA_Init+0x1bc>)
 8000b78:	4293      	cmp	r3, r2
 8000b7a:	d045      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a63      	ldr	r2, [pc, #396]	@ (8000d10 <HAL_DMA_Init+0x1c0>)
 8000b82:	4293      	cmp	r3, r2
 8000b84:	d040      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	4a62      	ldr	r2, [pc, #392]	@ (8000d14 <HAL_DMA_Init+0x1c4>)
 8000b8c:	4293      	cmp	r3, r2
 8000b8e:	d03b      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	4a60      	ldr	r2, [pc, #384]	@ (8000d18 <HAL_DMA_Init+0x1c8>)
 8000b96:	4293      	cmp	r3, r2
 8000b98:	d036      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	4a5f      	ldr	r2, [pc, #380]	@ (8000d1c <HAL_DMA_Init+0x1cc>)
 8000ba0:	4293      	cmp	r3, r2
 8000ba2:	d031      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	4a5d      	ldr	r2, [pc, #372]	@ (8000d20 <HAL_DMA_Init+0x1d0>)
 8000baa:	4293      	cmp	r3, r2
 8000bac:	d02c      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4a5c      	ldr	r2, [pc, #368]	@ (8000d24 <HAL_DMA_Init+0x1d4>)
 8000bb4:	4293      	cmp	r3, r2
 8000bb6:	d027      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4a5a      	ldr	r2, [pc, #360]	@ (8000d28 <HAL_DMA_Init+0x1d8>)
 8000bbe:	4293      	cmp	r3, r2
 8000bc0:	d022      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	4a59      	ldr	r2, [pc, #356]	@ (8000d2c <HAL_DMA_Init+0x1dc>)
 8000bc8:	4293      	cmp	r3, r2
 8000bca:	d01d      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4a57      	ldr	r2, [pc, #348]	@ (8000d30 <HAL_DMA_Init+0x1e0>)
 8000bd2:	4293      	cmp	r3, r2
 8000bd4:	d018      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	4a56      	ldr	r2, [pc, #344]	@ (8000d34 <HAL_DMA_Init+0x1e4>)
 8000bdc:	4293      	cmp	r3, r2
 8000bde:	d013      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4a54      	ldr	r2, [pc, #336]	@ (8000d38 <HAL_DMA_Init+0x1e8>)
 8000be6:	4293      	cmp	r3, r2
 8000be8:	d00e      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	4a53      	ldr	r2, [pc, #332]	@ (8000d3c <HAL_DMA_Init+0x1ec>)
 8000bf0:	4293      	cmp	r3, r2
 8000bf2:	d009      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a51      	ldr	r2, [pc, #324]	@ (8000d40 <HAL_DMA_Init+0x1f0>)
 8000bfa:	4293      	cmp	r3, r2
 8000bfc:	d004      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	4a50      	ldr	r2, [pc, #320]	@ (8000d44 <HAL_DMA_Init+0x1f4>)
 8000c04:	4293      	cmp	r3, r2
 8000c06:	d101      	bne.n	8000c0c <HAL_DMA_Init+0xbc>
 8000c08:	2301      	movs	r3, #1
 8000c0a:	e000      	b.n	8000c0e <HAL_DMA_Init+0xbe>
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	f000 813b 	beq.w	8000e8a <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	2202      	movs	r2, #2
 8000c18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	2200      	movs	r2, #0
 8000c20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	4a37      	ldr	r2, [pc, #220]	@ (8000d08 <HAL_DMA_Init+0x1b8>)
 8000c2a:	4293      	cmp	r3, r2
 8000c2c:	d04a      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	4a36      	ldr	r2, [pc, #216]	@ (8000d0c <HAL_DMA_Init+0x1bc>)
 8000c34:	4293      	cmp	r3, r2
 8000c36:	d045      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	4a34      	ldr	r2, [pc, #208]	@ (8000d10 <HAL_DMA_Init+0x1c0>)
 8000c3e:	4293      	cmp	r3, r2
 8000c40:	d040      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	4a33      	ldr	r2, [pc, #204]	@ (8000d14 <HAL_DMA_Init+0x1c4>)
 8000c48:	4293      	cmp	r3, r2
 8000c4a:	d03b      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	4a31      	ldr	r2, [pc, #196]	@ (8000d18 <HAL_DMA_Init+0x1c8>)
 8000c52:	4293      	cmp	r3, r2
 8000c54:	d036      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	4a30      	ldr	r2, [pc, #192]	@ (8000d1c <HAL_DMA_Init+0x1cc>)
 8000c5c:	4293      	cmp	r3, r2
 8000c5e:	d031      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4a2e      	ldr	r2, [pc, #184]	@ (8000d20 <HAL_DMA_Init+0x1d0>)
 8000c66:	4293      	cmp	r3, r2
 8000c68:	d02c      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	4a2d      	ldr	r2, [pc, #180]	@ (8000d24 <HAL_DMA_Init+0x1d4>)
 8000c70:	4293      	cmp	r3, r2
 8000c72:	d027      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a2b      	ldr	r2, [pc, #172]	@ (8000d28 <HAL_DMA_Init+0x1d8>)
 8000c7a:	4293      	cmp	r3, r2
 8000c7c:	d022      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	4a2a      	ldr	r2, [pc, #168]	@ (8000d2c <HAL_DMA_Init+0x1dc>)
 8000c84:	4293      	cmp	r3, r2
 8000c86:	d01d      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	4a28      	ldr	r2, [pc, #160]	@ (8000d30 <HAL_DMA_Init+0x1e0>)
 8000c8e:	4293      	cmp	r3, r2
 8000c90:	d018      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	4a27      	ldr	r2, [pc, #156]	@ (8000d34 <HAL_DMA_Init+0x1e4>)
 8000c98:	4293      	cmp	r3, r2
 8000c9a:	d013      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4a25      	ldr	r2, [pc, #148]	@ (8000d38 <HAL_DMA_Init+0x1e8>)
 8000ca2:	4293      	cmp	r3, r2
 8000ca4:	d00e      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	4a24      	ldr	r2, [pc, #144]	@ (8000d3c <HAL_DMA_Init+0x1ec>)
 8000cac:	4293      	cmp	r3, r2
 8000cae:	d009      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4a22      	ldr	r2, [pc, #136]	@ (8000d40 <HAL_DMA_Init+0x1f0>)
 8000cb6:	4293      	cmp	r3, r2
 8000cb8:	d004      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	4a21      	ldr	r2, [pc, #132]	@ (8000d44 <HAL_DMA_Init+0x1f4>)
 8000cc0:	4293      	cmp	r3, r2
 8000cc2:	d108      	bne.n	8000cd6 <HAL_DMA_Init+0x186>
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	681a      	ldr	r2, [r3, #0]
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	f022 0201 	bic.w	r2, r2, #1
 8000cd2:	601a      	str	r2, [r3, #0]
 8000cd4:	e007      	b.n	8000ce6 <HAL_DMA_Init+0x196>
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	681a      	ldr	r2, [r3, #0]
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	f022 0201 	bic.w	r2, r2, #1
 8000ce4:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8000ce6:	e02f      	b.n	8000d48 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000ce8:	f7ff fd6e 	bl	80007c8 <HAL_GetTick>
 8000cec:	4602      	mov	r2, r0
 8000cee:	693b      	ldr	r3, [r7, #16]
 8000cf0:	1ad3      	subs	r3, r2, r3
 8000cf2:	2b05      	cmp	r3, #5
 8000cf4:	d928      	bls.n	8000d48 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	2220      	movs	r2, #32
 8000cfa:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	2203      	movs	r2, #3
 8000d00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8000d04:	2301      	movs	r3, #1
 8000d06:	e246      	b.n	8001196 <HAL_DMA_Init+0x646>
 8000d08:	40020010 	.word	0x40020010
 8000d0c:	40020028 	.word	0x40020028
 8000d10:	40020040 	.word	0x40020040
 8000d14:	40020058 	.word	0x40020058
 8000d18:	40020070 	.word	0x40020070
 8000d1c:	40020088 	.word	0x40020088
 8000d20:	400200a0 	.word	0x400200a0
 8000d24:	400200b8 	.word	0x400200b8
 8000d28:	40020410 	.word	0x40020410
 8000d2c:	40020428 	.word	0x40020428
 8000d30:	40020440 	.word	0x40020440
 8000d34:	40020458 	.word	0x40020458
 8000d38:	40020470 	.word	0x40020470
 8000d3c:	40020488 	.word	0x40020488
 8000d40:	400204a0 	.word	0x400204a0
 8000d44:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	f003 0301 	and.w	r3, r3, #1
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d1c8      	bne.n	8000ce8 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000d5e:	697a      	ldr	r2, [r7, #20]
 8000d60:	4b83      	ldr	r3, [pc, #524]	@ (8000f70 <HAL_DMA_Init+0x420>)
 8000d62:	4013      	ands	r3, r2
 8000d64:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8000d6e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	691b      	ldr	r3, [r3, #16]
 8000d74:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d7a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	699b      	ldr	r3, [r3, #24]
 8000d80:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d86:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	6a1b      	ldr	r3, [r3, #32]
 8000d8c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8000d8e:	697a      	ldr	r2, [r7, #20]
 8000d90:	4313      	orrs	r3, r2
 8000d92:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d98:	2b04      	cmp	r3, #4
 8000d9a:	d107      	bne.n	8000dac <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000da4:	4313      	orrs	r3, r2
 8000da6:	697a      	ldr	r2, [r7, #20]
 8000da8:	4313      	orrs	r3, r2
 8000daa:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8000dac:	4b71      	ldr	r3, [pc, #452]	@ (8000f74 <HAL_DMA_Init+0x424>)
 8000dae:	681a      	ldr	r2, [r3, #0]
 8000db0:	4b71      	ldr	r3, [pc, #452]	@ (8000f78 <HAL_DMA_Init+0x428>)
 8000db2:	4013      	ands	r3, r2
 8000db4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000db8:	d328      	bcc.n	8000e0c <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	685b      	ldr	r3, [r3, #4]
 8000dbe:	2b28      	cmp	r3, #40	@ 0x28
 8000dc0:	d903      	bls.n	8000dca <HAL_DMA_Init+0x27a>
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	2b2e      	cmp	r3, #46	@ 0x2e
 8000dc8:	d917      	bls.n	8000dfa <HAL_DMA_Init+0x2aa>
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	685b      	ldr	r3, [r3, #4]
 8000dce:	2b3e      	cmp	r3, #62	@ 0x3e
 8000dd0:	d903      	bls.n	8000dda <HAL_DMA_Init+0x28a>
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	685b      	ldr	r3, [r3, #4]
 8000dd6:	2b42      	cmp	r3, #66	@ 0x42
 8000dd8:	d90f      	bls.n	8000dfa <HAL_DMA_Init+0x2aa>
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	685b      	ldr	r3, [r3, #4]
 8000dde:	2b46      	cmp	r3, #70	@ 0x46
 8000de0:	d903      	bls.n	8000dea <HAL_DMA_Init+0x29a>
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	685b      	ldr	r3, [r3, #4]
 8000de6:	2b48      	cmp	r3, #72	@ 0x48
 8000de8:	d907      	bls.n	8000dfa <HAL_DMA_Init+0x2aa>
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	685b      	ldr	r3, [r3, #4]
 8000dee:	2b4e      	cmp	r3, #78	@ 0x4e
 8000df0:	d905      	bls.n	8000dfe <HAL_DMA_Init+0x2ae>
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	685b      	ldr	r3, [r3, #4]
 8000df6:	2b52      	cmp	r3, #82	@ 0x52
 8000df8:	d801      	bhi.n	8000dfe <HAL_DMA_Init+0x2ae>
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	e000      	b.n	8000e00 <HAL_DMA_Init+0x2b0>
 8000dfe:	2300      	movs	r3, #0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d003      	beq.n	8000e0c <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000e0a:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	697a      	ldr	r2, [r7, #20]
 8000e12:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	695b      	ldr	r3, [r3, #20]
 8000e1a:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000e1c:	697b      	ldr	r3, [r7, #20]
 8000e1e:	f023 0307 	bic.w	r3, r3, #7
 8000e22:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e28:	697a      	ldr	r2, [r7, #20]
 8000e2a:	4313      	orrs	r3, r2
 8000e2c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e32:	2b04      	cmp	r3, #4
 8000e34:	d117      	bne.n	8000e66 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e3a:	697a      	ldr	r2, [r7, #20]
 8000e3c:	4313      	orrs	r3, r2
 8000e3e:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d00e      	beq.n	8000e66 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8000e48:	6878      	ldr	r0, [r7, #4]
 8000e4a:	f002 fb3f 	bl	80034cc <DMA_CheckFifoParam>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d008      	beq.n	8000e66 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	2240      	movs	r2, #64	@ 0x40
 8000e58:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8000e62:	2301      	movs	r3, #1
 8000e64:	e197      	b.n	8001196 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	697a      	ldr	r2, [r7, #20]
 8000e6c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000e6e:	6878      	ldr	r0, [r7, #4]
 8000e70:	f002 fa7a 	bl	8003368 <DMA_CalcBaseAndBitshift>
 8000e74:	4603      	mov	r3, r0
 8000e76:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000e7c:	f003 031f 	and.w	r3, r3, #31
 8000e80:	223f      	movs	r2, #63	@ 0x3f
 8000e82:	409a      	lsls	r2, r3
 8000e84:	68bb      	ldr	r3, [r7, #8]
 8000e86:	609a      	str	r2, [r3, #8]
 8000e88:	e0cd      	b.n	8001026 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	4a3b      	ldr	r2, [pc, #236]	@ (8000f7c <HAL_DMA_Init+0x42c>)
 8000e90:	4293      	cmp	r3, r2
 8000e92:	d022      	beq.n	8000eda <HAL_DMA_Init+0x38a>
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4a39      	ldr	r2, [pc, #228]	@ (8000f80 <HAL_DMA_Init+0x430>)
 8000e9a:	4293      	cmp	r3, r2
 8000e9c:	d01d      	beq.n	8000eda <HAL_DMA_Init+0x38a>
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	4a38      	ldr	r2, [pc, #224]	@ (8000f84 <HAL_DMA_Init+0x434>)
 8000ea4:	4293      	cmp	r3, r2
 8000ea6:	d018      	beq.n	8000eda <HAL_DMA_Init+0x38a>
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	4a36      	ldr	r2, [pc, #216]	@ (8000f88 <HAL_DMA_Init+0x438>)
 8000eae:	4293      	cmp	r3, r2
 8000eb0:	d013      	beq.n	8000eda <HAL_DMA_Init+0x38a>
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	4a35      	ldr	r2, [pc, #212]	@ (8000f8c <HAL_DMA_Init+0x43c>)
 8000eb8:	4293      	cmp	r3, r2
 8000eba:	d00e      	beq.n	8000eda <HAL_DMA_Init+0x38a>
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a33      	ldr	r2, [pc, #204]	@ (8000f90 <HAL_DMA_Init+0x440>)
 8000ec2:	4293      	cmp	r3, r2
 8000ec4:	d009      	beq.n	8000eda <HAL_DMA_Init+0x38a>
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	4a32      	ldr	r2, [pc, #200]	@ (8000f94 <HAL_DMA_Init+0x444>)
 8000ecc:	4293      	cmp	r3, r2
 8000ece:	d004      	beq.n	8000eda <HAL_DMA_Init+0x38a>
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a30      	ldr	r2, [pc, #192]	@ (8000f98 <HAL_DMA_Init+0x448>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d101      	bne.n	8000ede <HAL_DMA_Init+0x38e>
 8000eda:	2301      	movs	r3, #1
 8000edc:	e000      	b.n	8000ee0 <HAL_DMA_Init+0x390>
 8000ede:	2300      	movs	r3, #0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	f000 8097 	beq.w	8001014 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	4a24      	ldr	r2, [pc, #144]	@ (8000f7c <HAL_DMA_Init+0x42c>)
 8000eec:	4293      	cmp	r3, r2
 8000eee:	d021      	beq.n	8000f34 <HAL_DMA_Init+0x3e4>
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4a22      	ldr	r2, [pc, #136]	@ (8000f80 <HAL_DMA_Init+0x430>)
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d01c      	beq.n	8000f34 <HAL_DMA_Init+0x3e4>
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	4a21      	ldr	r2, [pc, #132]	@ (8000f84 <HAL_DMA_Init+0x434>)
 8000f00:	4293      	cmp	r3, r2
 8000f02:	d017      	beq.n	8000f34 <HAL_DMA_Init+0x3e4>
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a1f      	ldr	r2, [pc, #124]	@ (8000f88 <HAL_DMA_Init+0x438>)
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d012      	beq.n	8000f34 <HAL_DMA_Init+0x3e4>
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	4a1e      	ldr	r2, [pc, #120]	@ (8000f8c <HAL_DMA_Init+0x43c>)
 8000f14:	4293      	cmp	r3, r2
 8000f16:	d00d      	beq.n	8000f34 <HAL_DMA_Init+0x3e4>
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4a1c      	ldr	r2, [pc, #112]	@ (8000f90 <HAL_DMA_Init+0x440>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d008      	beq.n	8000f34 <HAL_DMA_Init+0x3e4>
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	4a1b      	ldr	r2, [pc, #108]	@ (8000f94 <HAL_DMA_Init+0x444>)
 8000f28:	4293      	cmp	r3, r2
 8000f2a:	d003      	beq.n	8000f34 <HAL_DMA_Init+0x3e4>
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a19      	ldr	r2, [pc, #100]	@ (8000f98 <HAL_DMA_Init+0x448>)
 8000f32:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	2202      	movs	r2, #2
 8000f38:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	2200      	movs	r2, #0
 8000f40:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8000f4c:	697a      	ldr	r2, [r7, #20]
 8000f4e:	4b13      	ldr	r3, [pc, #76]	@ (8000f9c <HAL_DMA_Init+0x44c>)
 8000f50:	4013      	ands	r3, r2
 8000f52:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	689b      	ldr	r3, [r3, #8]
 8000f58:	2b40      	cmp	r3, #64	@ 0x40
 8000f5a:	d021      	beq.n	8000fa0 <HAL_DMA_Init+0x450>
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	689b      	ldr	r3, [r3, #8]
 8000f60:	2b80      	cmp	r3, #128	@ 0x80
 8000f62:	d102      	bne.n	8000f6a <HAL_DMA_Init+0x41a>
 8000f64:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000f68:	e01b      	b.n	8000fa2 <HAL_DMA_Init+0x452>
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	e019      	b.n	8000fa2 <HAL_DMA_Init+0x452>
 8000f6e:	bf00      	nop
 8000f70:	fe10803f 	.word	0xfe10803f
 8000f74:	5c001000 	.word	0x5c001000
 8000f78:	ffff0000 	.word	0xffff0000
 8000f7c:	58025408 	.word	0x58025408
 8000f80:	5802541c 	.word	0x5802541c
 8000f84:	58025430 	.word	0x58025430
 8000f88:	58025444 	.word	0x58025444
 8000f8c:	58025458 	.word	0x58025458
 8000f90:	5802546c 	.word	0x5802546c
 8000f94:	58025480 	.word	0x58025480
 8000f98:	58025494 	.word	0x58025494
 8000f9c:	fffe000f 	.word	0xfffe000f
 8000fa0:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8000fa2:	687a      	ldr	r2, [r7, #4]
 8000fa4:	68d2      	ldr	r2, [r2, #12]
 8000fa6:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000fa8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	691b      	ldr	r3, [r3, #16]
 8000fae:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8000fb0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	695b      	ldr	r3, [r3, #20]
 8000fb6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8000fb8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	699b      	ldr	r3, [r3, #24]
 8000fbe:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8000fc0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	69db      	ldr	r3, [r3, #28]
 8000fc6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8000fc8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	6a1b      	ldr	r3, [r3, #32]
 8000fce:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8000fd0:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000fd2:	697a      	ldr	r2, [r7, #20]
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	697a      	ldr	r2, [r7, #20]
 8000fde:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	4b6e      	ldr	r3, [pc, #440]	@ (80011a0 <HAL_DMA_Init+0x650>)
 8000fe8:	4413      	add	r3, r2
 8000fea:	4a6e      	ldr	r2, [pc, #440]	@ (80011a4 <HAL_DMA_Init+0x654>)
 8000fec:	fba2 2303 	umull	r2, r3, r2, r3
 8000ff0:	091b      	lsrs	r3, r3, #4
 8000ff2:	009a      	lsls	r2, r3, #2
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000ff8:	6878      	ldr	r0, [r7, #4]
 8000ffa:	f002 f9b5 	bl	8003368 <DMA_CalcBaseAndBitshift>
 8000ffe:	4603      	mov	r3, r0
 8001000:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001006:	f003 031f 	and.w	r3, r3, #31
 800100a:	2201      	movs	r2, #1
 800100c:	409a      	lsls	r2, r3
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	605a      	str	r2, [r3, #4]
 8001012:	e008      	b.n	8001026 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	2240      	movs	r2, #64	@ 0x40
 8001018:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	2203      	movs	r2, #3
 800101e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8001022:	2301      	movs	r3, #1
 8001024:	e0b7      	b.n	8001196 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	4a5f      	ldr	r2, [pc, #380]	@ (80011a8 <HAL_DMA_Init+0x658>)
 800102c:	4293      	cmp	r3, r2
 800102e:	d072      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4a5d      	ldr	r2, [pc, #372]	@ (80011ac <HAL_DMA_Init+0x65c>)
 8001036:	4293      	cmp	r3, r2
 8001038:	d06d      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	4a5c      	ldr	r2, [pc, #368]	@ (80011b0 <HAL_DMA_Init+0x660>)
 8001040:	4293      	cmp	r3, r2
 8001042:	d068      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a5a      	ldr	r2, [pc, #360]	@ (80011b4 <HAL_DMA_Init+0x664>)
 800104a:	4293      	cmp	r3, r2
 800104c:	d063      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	4a59      	ldr	r2, [pc, #356]	@ (80011b8 <HAL_DMA_Init+0x668>)
 8001054:	4293      	cmp	r3, r2
 8001056:	d05e      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a57      	ldr	r2, [pc, #348]	@ (80011bc <HAL_DMA_Init+0x66c>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d059      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	4a56      	ldr	r2, [pc, #344]	@ (80011c0 <HAL_DMA_Init+0x670>)
 8001068:	4293      	cmp	r3, r2
 800106a:	d054      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a54      	ldr	r2, [pc, #336]	@ (80011c4 <HAL_DMA_Init+0x674>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d04f      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4a53      	ldr	r2, [pc, #332]	@ (80011c8 <HAL_DMA_Init+0x678>)
 800107c:	4293      	cmp	r3, r2
 800107e:	d04a      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4a51      	ldr	r2, [pc, #324]	@ (80011cc <HAL_DMA_Init+0x67c>)
 8001086:	4293      	cmp	r3, r2
 8001088:	d045      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4a50      	ldr	r2, [pc, #320]	@ (80011d0 <HAL_DMA_Init+0x680>)
 8001090:	4293      	cmp	r3, r2
 8001092:	d040      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a4e      	ldr	r2, [pc, #312]	@ (80011d4 <HAL_DMA_Init+0x684>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d03b      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	4a4d      	ldr	r2, [pc, #308]	@ (80011d8 <HAL_DMA_Init+0x688>)
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d036      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4a4b      	ldr	r2, [pc, #300]	@ (80011dc <HAL_DMA_Init+0x68c>)
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d031      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	4a4a      	ldr	r2, [pc, #296]	@ (80011e0 <HAL_DMA_Init+0x690>)
 80010b8:	4293      	cmp	r3, r2
 80010ba:	d02c      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4a48      	ldr	r2, [pc, #288]	@ (80011e4 <HAL_DMA_Init+0x694>)
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d027      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	4a47      	ldr	r2, [pc, #284]	@ (80011e8 <HAL_DMA_Init+0x698>)
 80010cc:	4293      	cmp	r3, r2
 80010ce:	d022      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	4a45      	ldr	r2, [pc, #276]	@ (80011ec <HAL_DMA_Init+0x69c>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d01d      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	4a44      	ldr	r2, [pc, #272]	@ (80011f0 <HAL_DMA_Init+0x6a0>)
 80010e0:	4293      	cmp	r3, r2
 80010e2:	d018      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	4a42      	ldr	r2, [pc, #264]	@ (80011f4 <HAL_DMA_Init+0x6a4>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d013      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	4a41      	ldr	r2, [pc, #260]	@ (80011f8 <HAL_DMA_Init+0x6a8>)
 80010f4:	4293      	cmp	r3, r2
 80010f6:	d00e      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4a3f      	ldr	r2, [pc, #252]	@ (80011fc <HAL_DMA_Init+0x6ac>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	d009      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	4a3e      	ldr	r2, [pc, #248]	@ (8001200 <HAL_DMA_Init+0x6b0>)
 8001108:	4293      	cmp	r3, r2
 800110a:	d004      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a3c      	ldr	r2, [pc, #240]	@ (8001204 <HAL_DMA_Init+0x6b4>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d101      	bne.n	800111a <HAL_DMA_Init+0x5ca>
 8001116:	2301      	movs	r3, #1
 8001118:	e000      	b.n	800111c <HAL_DMA_Init+0x5cc>
 800111a:	2300      	movs	r3, #0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d032      	beq.n	8001186 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001120:	6878      	ldr	r0, [r7, #4]
 8001122:	f002 fa4f 	bl	80035c4 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	689b      	ldr	r3, [r3, #8]
 800112a:	2b80      	cmp	r3, #128	@ 0x80
 800112c:	d102      	bne.n	8001134 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	2200      	movs	r2, #0
 8001132:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	685a      	ldr	r2, [r3, #4]
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800113c:	b2d2      	uxtb	r2, r2
 800113e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001144:	687a      	ldr	r2, [r7, #4]
 8001146:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001148:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	685b      	ldr	r3, [r3, #4]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d010      	beq.n	8001174 <HAL_DMA_Init+0x624>
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	2b08      	cmp	r3, #8
 8001158:	d80c      	bhi.n	8001174 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800115a:	6878      	ldr	r0, [r7, #4]
 800115c:	f002 facc 	bl	80036f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001164:	2200      	movs	r2, #0
 8001166:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800116c:	687a      	ldr	r2, [r7, #4]
 800116e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001170:	605a      	str	r2, [r3, #4]
 8001172:	e008      	b.n	8001186 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2200      	movs	r2, #0
 8001178:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	2200      	movs	r2, #0
 800117e:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	2200      	movs	r2, #0
 8001184:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	2200      	movs	r2, #0
 800118a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2201      	movs	r2, #1
 8001190:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001194:	2300      	movs	r3, #0
}
 8001196:	4618      	mov	r0, r3
 8001198:	3718      	adds	r7, #24
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	a7fdabf8 	.word	0xa7fdabf8
 80011a4:	cccccccd 	.word	0xcccccccd
 80011a8:	40020010 	.word	0x40020010
 80011ac:	40020028 	.word	0x40020028
 80011b0:	40020040 	.word	0x40020040
 80011b4:	40020058 	.word	0x40020058
 80011b8:	40020070 	.word	0x40020070
 80011bc:	40020088 	.word	0x40020088
 80011c0:	400200a0 	.word	0x400200a0
 80011c4:	400200b8 	.word	0x400200b8
 80011c8:	40020410 	.word	0x40020410
 80011cc:	40020428 	.word	0x40020428
 80011d0:	40020440 	.word	0x40020440
 80011d4:	40020458 	.word	0x40020458
 80011d8:	40020470 	.word	0x40020470
 80011dc:	40020488 	.word	0x40020488
 80011e0:	400204a0 	.word	0x400204a0
 80011e4:	400204b8 	.word	0x400204b8
 80011e8:	58025408 	.word	0x58025408
 80011ec:	5802541c 	.word	0x5802541c
 80011f0:	58025430 	.word	0x58025430
 80011f4:	58025444 	.word	0x58025444
 80011f8:	58025458 	.word	0x58025458
 80011fc:	5802546c 	.word	0x5802546c
 8001200:	58025480 	.word	0x58025480
 8001204:	58025494 	.word	0x58025494

08001208 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b086      	sub	sp, #24
 800120c:	af00      	add	r7, sp, #0
 800120e:	60f8      	str	r0, [r7, #12]
 8001210:	60b9      	str	r1, [r7, #8]
 8001212:	607a      	str	r2, [r7, #4]
 8001214:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001216:	2300      	movs	r3, #0
 8001218:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d101      	bne.n	8001224 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8001220:	2301      	movs	r3, #1
 8001222:	e226      	b.n	8001672 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800122a:	2b01      	cmp	r3, #1
 800122c:	d101      	bne.n	8001232 <HAL_DMA_Start_IT+0x2a>
 800122e:	2302      	movs	r3, #2
 8001230:	e21f      	b.n	8001672 <HAL_DMA_Start_IT+0x46a>
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	2201      	movs	r2, #1
 8001236:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001240:	b2db      	uxtb	r3, r3
 8001242:	2b01      	cmp	r3, #1
 8001244:	f040 820a 	bne.w	800165c <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	2202      	movs	r2, #2
 800124c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	2200      	movs	r2, #0
 8001254:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4a68      	ldr	r2, [pc, #416]	@ (80013fc <HAL_DMA_Start_IT+0x1f4>)
 800125c:	4293      	cmp	r3, r2
 800125e:	d04a      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a66      	ldr	r2, [pc, #408]	@ (8001400 <HAL_DMA_Start_IT+0x1f8>)
 8001266:	4293      	cmp	r3, r2
 8001268:	d045      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4a65      	ldr	r2, [pc, #404]	@ (8001404 <HAL_DMA_Start_IT+0x1fc>)
 8001270:	4293      	cmp	r3, r2
 8001272:	d040      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4a63      	ldr	r2, [pc, #396]	@ (8001408 <HAL_DMA_Start_IT+0x200>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d03b      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4a62      	ldr	r2, [pc, #392]	@ (800140c <HAL_DMA_Start_IT+0x204>)
 8001284:	4293      	cmp	r3, r2
 8001286:	d036      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a60      	ldr	r2, [pc, #384]	@ (8001410 <HAL_DMA_Start_IT+0x208>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d031      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4a5f      	ldr	r2, [pc, #380]	@ (8001414 <HAL_DMA_Start_IT+0x20c>)
 8001298:	4293      	cmp	r3, r2
 800129a:	d02c      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a5d      	ldr	r2, [pc, #372]	@ (8001418 <HAL_DMA_Start_IT+0x210>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d027      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4a5c      	ldr	r2, [pc, #368]	@ (800141c <HAL_DMA_Start_IT+0x214>)
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d022      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4a5a      	ldr	r2, [pc, #360]	@ (8001420 <HAL_DMA_Start_IT+0x218>)
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d01d      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4a59      	ldr	r2, [pc, #356]	@ (8001424 <HAL_DMA_Start_IT+0x21c>)
 80012c0:	4293      	cmp	r3, r2
 80012c2:	d018      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a57      	ldr	r2, [pc, #348]	@ (8001428 <HAL_DMA_Start_IT+0x220>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d013      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4a56      	ldr	r2, [pc, #344]	@ (800142c <HAL_DMA_Start_IT+0x224>)
 80012d4:	4293      	cmp	r3, r2
 80012d6:	d00e      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4a54      	ldr	r2, [pc, #336]	@ (8001430 <HAL_DMA_Start_IT+0x228>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d009      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4a53      	ldr	r2, [pc, #332]	@ (8001434 <HAL_DMA_Start_IT+0x22c>)
 80012e8:	4293      	cmp	r3, r2
 80012ea:	d004      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a51      	ldr	r2, [pc, #324]	@ (8001438 <HAL_DMA_Start_IT+0x230>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d108      	bne.n	8001308 <HAL_DMA_Start_IT+0x100>
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	681a      	ldr	r2, [r3, #0]
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f022 0201 	bic.w	r2, r2, #1
 8001304:	601a      	str	r2, [r3, #0]
 8001306:	e007      	b.n	8001318 <HAL_DMA_Start_IT+0x110>
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f022 0201 	bic.w	r2, r2, #1
 8001316:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	687a      	ldr	r2, [r7, #4]
 800131c:	68b9      	ldr	r1, [r7, #8]
 800131e:	68f8      	ldr	r0, [r7, #12]
 8001320:	f001 fe76 	bl	8003010 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a34      	ldr	r2, [pc, #208]	@ (80013fc <HAL_DMA_Start_IT+0x1f4>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d04a      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4a33      	ldr	r2, [pc, #204]	@ (8001400 <HAL_DMA_Start_IT+0x1f8>)
 8001334:	4293      	cmp	r3, r2
 8001336:	d045      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	4a31      	ldr	r2, [pc, #196]	@ (8001404 <HAL_DMA_Start_IT+0x1fc>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d040      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	4a30      	ldr	r2, [pc, #192]	@ (8001408 <HAL_DMA_Start_IT+0x200>)
 8001348:	4293      	cmp	r3, r2
 800134a:	d03b      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4a2e      	ldr	r2, [pc, #184]	@ (800140c <HAL_DMA_Start_IT+0x204>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d036      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	4a2d      	ldr	r2, [pc, #180]	@ (8001410 <HAL_DMA_Start_IT+0x208>)
 800135c:	4293      	cmp	r3, r2
 800135e:	d031      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a2b      	ldr	r2, [pc, #172]	@ (8001414 <HAL_DMA_Start_IT+0x20c>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d02c      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4a2a      	ldr	r2, [pc, #168]	@ (8001418 <HAL_DMA_Start_IT+0x210>)
 8001370:	4293      	cmp	r3, r2
 8001372:	d027      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a28      	ldr	r2, [pc, #160]	@ (800141c <HAL_DMA_Start_IT+0x214>)
 800137a:	4293      	cmp	r3, r2
 800137c:	d022      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4a27      	ldr	r2, [pc, #156]	@ (8001420 <HAL_DMA_Start_IT+0x218>)
 8001384:	4293      	cmp	r3, r2
 8001386:	d01d      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a25      	ldr	r2, [pc, #148]	@ (8001424 <HAL_DMA_Start_IT+0x21c>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d018      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4a24      	ldr	r2, [pc, #144]	@ (8001428 <HAL_DMA_Start_IT+0x220>)
 8001398:	4293      	cmp	r3, r2
 800139a:	d013      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a22      	ldr	r2, [pc, #136]	@ (800142c <HAL_DMA_Start_IT+0x224>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d00e      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4a21      	ldr	r2, [pc, #132]	@ (8001430 <HAL_DMA_Start_IT+0x228>)
 80013ac:	4293      	cmp	r3, r2
 80013ae:	d009      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a1f      	ldr	r2, [pc, #124]	@ (8001434 <HAL_DMA_Start_IT+0x22c>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d004      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4a1e      	ldr	r2, [pc, #120]	@ (8001438 <HAL_DMA_Start_IT+0x230>)
 80013c0:	4293      	cmp	r3, r2
 80013c2:	d101      	bne.n	80013c8 <HAL_DMA_Start_IT+0x1c0>
 80013c4:	2301      	movs	r3, #1
 80013c6:	e000      	b.n	80013ca <HAL_DMA_Start_IT+0x1c2>
 80013c8:	2300      	movs	r3, #0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d036      	beq.n	800143c <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f023 021e 	bic.w	r2, r3, #30
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f042 0216 	orr.w	r2, r2, #22
 80013e0:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d03e      	beq.n	8001468 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f042 0208 	orr.w	r2, r2, #8
 80013f8:	601a      	str	r2, [r3, #0]
 80013fa:	e035      	b.n	8001468 <HAL_DMA_Start_IT+0x260>
 80013fc:	40020010 	.word	0x40020010
 8001400:	40020028 	.word	0x40020028
 8001404:	40020040 	.word	0x40020040
 8001408:	40020058 	.word	0x40020058
 800140c:	40020070 	.word	0x40020070
 8001410:	40020088 	.word	0x40020088
 8001414:	400200a0 	.word	0x400200a0
 8001418:	400200b8 	.word	0x400200b8
 800141c:	40020410 	.word	0x40020410
 8001420:	40020428 	.word	0x40020428
 8001424:	40020440 	.word	0x40020440
 8001428:	40020458 	.word	0x40020458
 800142c:	40020470 	.word	0x40020470
 8001430:	40020488 	.word	0x40020488
 8001434:	400204a0 	.word	0x400204a0
 8001438:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f023 020e 	bic.w	r2, r3, #14
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f042 020a 	orr.w	r2, r2, #10
 800144e:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001454:	2b00      	cmp	r3, #0
 8001456:	d007      	beq.n	8001468 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	681a      	ldr	r2, [r3, #0]
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f042 0204 	orr.w	r2, r2, #4
 8001466:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a83      	ldr	r2, [pc, #524]	@ (800167c <HAL_DMA_Start_IT+0x474>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d072      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4a82      	ldr	r2, [pc, #520]	@ (8001680 <HAL_DMA_Start_IT+0x478>)
 8001478:	4293      	cmp	r3, r2
 800147a:	d06d      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a80      	ldr	r2, [pc, #512]	@ (8001684 <HAL_DMA_Start_IT+0x47c>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d068      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4a7f      	ldr	r2, [pc, #508]	@ (8001688 <HAL_DMA_Start_IT+0x480>)
 800148c:	4293      	cmp	r3, r2
 800148e:	d063      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a7d      	ldr	r2, [pc, #500]	@ (800168c <HAL_DMA_Start_IT+0x484>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d05e      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a7c      	ldr	r2, [pc, #496]	@ (8001690 <HAL_DMA_Start_IT+0x488>)
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d059      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a7a      	ldr	r2, [pc, #488]	@ (8001694 <HAL_DMA_Start_IT+0x48c>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d054      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4a79      	ldr	r2, [pc, #484]	@ (8001698 <HAL_DMA_Start_IT+0x490>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d04f      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a77      	ldr	r2, [pc, #476]	@ (800169c <HAL_DMA_Start_IT+0x494>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d04a      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	4a76      	ldr	r2, [pc, #472]	@ (80016a0 <HAL_DMA_Start_IT+0x498>)
 80014c8:	4293      	cmp	r3, r2
 80014ca:	d045      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a74      	ldr	r2, [pc, #464]	@ (80016a4 <HAL_DMA_Start_IT+0x49c>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d040      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	4a73      	ldr	r2, [pc, #460]	@ (80016a8 <HAL_DMA_Start_IT+0x4a0>)
 80014dc:	4293      	cmp	r3, r2
 80014de:	d03b      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a71      	ldr	r2, [pc, #452]	@ (80016ac <HAL_DMA_Start_IT+0x4a4>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d036      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4a70      	ldr	r2, [pc, #448]	@ (80016b0 <HAL_DMA_Start_IT+0x4a8>)
 80014f0:	4293      	cmp	r3, r2
 80014f2:	d031      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a6e      	ldr	r2, [pc, #440]	@ (80016b4 <HAL_DMA_Start_IT+0x4ac>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d02c      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4a6d      	ldr	r2, [pc, #436]	@ (80016b8 <HAL_DMA_Start_IT+0x4b0>)
 8001504:	4293      	cmp	r3, r2
 8001506:	d027      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4a6b      	ldr	r2, [pc, #428]	@ (80016bc <HAL_DMA_Start_IT+0x4b4>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d022      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4a6a      	ldr	r2, [pc, #424]	@ (80016c0 <HAL_DMA_Start_IT+0x4b8>)
 8001518:	4293      	cmp	r3, r2
 800151a:	d01d      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a68      	ldr	r2, [pc, #416]	@ (80016c4 <HAL_DMA_Start_IT+0x4bc>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d018      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4a67      	ldr	r2, [pc, #412]	@ (80016c8 <HAL_DMA_Start_IT+0x4c0>)
 800152c:	4293      	cmp	r3, r2
 800152e:	d013      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a65      	ldr	r2, [pc, #404]	@ (80016cc <HAL_DMA_Start_IT+0x4c4>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d00e      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a64      	ldr	r2, [pc, #400]	@ (80016d0 <HAL_DMA_Start_IT+0x4c8>)
 8001540:	4293      	cmp	r3, r2
 8001542:	d009      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a62      	ldr	r2, [pc, #392]	@ (80016d4 <HAL_DMA_Start_IT+0x4cc>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d004      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4a61      	ldr	r2, [pc, #388]	@ (80016d8 <HAL_DMA_Start_IT+0x4d0>)
 8001554:	4293      	cmp	r3, r2
 8001556:	d101      	bne.n	800155c <HAL_DMA_Start_IT+0x354>
 8001558:	2301      	movs	r3, #1
 800155a:	e000      	b.n	800155e <HAL_DMA_Start_IT+0x356>
 800155c:	2300      	movs	r3, #0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d01a      	beq.n	8001598 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800156c:	2b00      	cmp	r3, #0
 800156e:	d007      	beq.n	8001580 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001574:	681a      	ldr	r2, [r3, #0]
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800157a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800157e:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001584:	2b00      	cmp	r3, #0
 8001586:	d007      	beq.n	8001598 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001592:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001596:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4a37      	ldr	r2, [pc, #220]	@ (800167c <HAL_DMA_Start_IT+0x474>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d04a      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a36      	ldr	r2, [pc, #216]	@ (8001680 <HAL_DMA_Start_IT+0x478>)
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d045      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a34      	ldr	r2, [pc, #208]	@ (8001684 <HAL_DMA_Start_IT+0x47c>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d040      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	4a33      	ldr	r2, [pc, #204]	@ (8001688 <HAL_DMA_Start_IT+0x480>)
 80015bc:	4293      	cmp	r3, r2
 80015be:	d03b      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a31      	ldr	r2, [pc, #196]	@ (800168c <HAL_DMA_Start_IT+0x484>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d036      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4a30      	ldr	r2, [pc, #192]	@ (8001690 <HAL_DMA_Start_IT+0x488>)
 80015d0:	4293      	cmp	r3, r2
 80015d2:	d031      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4a2e      	ldr	r2, [pc, #184]	@ (8001694 <HAL_DMA_Start_IT+0x48c>)
 80015da:	4293      	cmp	r3, r2
 80015dc:	d02c      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4a2d      	ldr	r2, [pc, #180]	@ (8001698 <HAL_DMA_Start_IT+0x490>)
 80015e4:	4293      	cmp	r3, r2
 80015e6:	d027      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a2b      	ldr	r2, [pc, #172]	@ (800169c <HAL_DMA_Start_IT+0x494>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d022      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4a2a      	ldr	r2, [pc, #168]	@ (80016a0 <HAL_DMA_Start_IT+0x498>)
 80015f8:	4293      	cmp	r3, r2
 80015fa:	d01d      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a28      	ldr	r2, [pc, #160]	@ (80016a4 <HAL_DMA_Start_IT+0x49c>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d018      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4a27      	ldr	r2, [pc, #156]	@ (80016a8 <HAL_DMA_Start_IT+0x4a0>)
 800160c:	4293      	cmp	r3, r2
 800160e:	d013      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a25      	ldr	r2, [pc, #148]	@ (80016ac <HAL_DMA_Start_IT+0x4a4>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d00e      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	4a24      	ldr	r2, [pc, #144]	@ (80016b0 <HAL_DMA_Start_IT+0x4a8>)
 8001620:	4293      	cmp	r3, r2
 8001622:	d009      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a22      	ldr	r2, [pc, #136]	@ (80016b4 <HAL_DMA_Start_IT+0x4ac>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d004      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4a21      	ldr	r2, [pc, #132]	@ (80016b8 <HAL_DMA_Start_IT+0x4b0>)
 8001634:	4293      	cmp	r3, r2
 8001636:	d108      	bne.n	800164a <HAL_DMA_Start_IT+0x442>
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f042 0201 	orr.w	r2, r2, #1
 8001646:	601a      	str	r2, [r3, #0]
 8001648:	e012      	b.n	8001670 <HAL_DMA_Start_IT+0x468>
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	681a      	ldr	r2, [r3, #0]
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f042 0201 	orr.w	r2, r2, #1
 8001658:	601a      	str	r2, [r3, #0]
 800165a:	e009      	b.n	8001670 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001662:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	2200      	movs	r2, #0
 8001668:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 800166c:	2301      	movs	r3, #1
 800166e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8001670:	7dfb      	ldrb	r3, [r7, #23]
}
 8001672:	4618      	mov	r0, r3
 8001674:	3718      	adds	r7, #24
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	40020010 	.word	0x40020010
 8001680:	40020028 	.word	0x40020028
 8001684:	40020040 	.word	0x40020040
 8001688:	40020058 	.word	0x40020058
 800168c:	40020070 	.word	0x40020070
 8001690:	40020088 	.word	0x40020088
 8001694:	400200a0 	.word	0x400200a0
 8001698:	400200b8 	.word	0x400200b8
 800169c:	40020410 	.word	0x40020410
 80016a0:	40020428 	.word	0x40020428
 80016a4:	40020440 	.word	0x40020440
 80016a8:	40020458 	.word	0x40020458
 80016ac:	40020470 	.word	0x40020470
 80016b0:	40020488 	.word	0x40020488
 80016b4:	400204a0 	.word	0x400204a0
 80016b8:	400204b8 	.word	0x400204b8
 80016bc:	58025408 	.word	0x58025408
 80016c0:	5802541c 	.word	0x5802541c
 80016c4:	58025430 	.word	0x58025430
 80016c8:	58025444 	.word	0x58025444
 80016cc:	58025458 	.word	0x58025458
 80016d0:	5802546c 	.word	0x5802546c
 80016d4:	58025480 	.word	0x58025480
 80016d8:	58025494 	.word	0x58025494

080016dc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b086      	sub	sp, #24
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80016e4:	f7ff f870 	bl	80007c8 <HAL_GetTick>
 80016e8:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d101      	bne.n	80016f4 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80016f0:	2301      	movs	r3, #1
 80016f2:	e2dc      	b.n	8001cae <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80016fa:	b2db      	uxtb	r3, r3
 80016fc:	2b02      	cmp	r3, #2
 80016fe:	d008      	beq.n	8001712 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2280      	movs	r2, #128	@ 0x80
 8001704:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2200      	movs	r2, #0
 800170a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800170e:	2301      	movs	r3, #1
 8001710:	e2cd      	b.n	8001cae <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4a76      	ldr	r2, [pc, #472]	@ (80018f0 <HAL_DMA_Abort+0x214>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d04a      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a74      	ldr	r2, [pc, #464]	@ (80018f4 <HAL_DMA_Abort+0x218>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d045      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4a73      	ldr	r2, [pc, #460]	@ (80018f8 <HAL_DMA_Abort+0x21c>)
 800172c:	4293      	cmp	r3, r2
 800172e:	d040      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a71      	ldr	r2, [pc, #452]	@ (80018fc <HAL_DMA_Abort+0x220>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d03b      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4a70      	ldr	r2, [pc, #448]	@ (8001900 <HAL_DMA_Abort+0x224>)
 8001740:	4293      	cmp	r3, r2
 8001742:	d036      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a6e      	ldr	r2, [pc, #440]	@ (8001904 <HAL_DMA_Abort+0x228>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d031      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4a6d      	ldr	r2, [pc, #436]	@ (8001908 <HAL_DMA_Abort+0x22c>)
 8001754:	4293      	cmp	r3, r2
 8001756:	d02c      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a6b      	ldr	r2, [pc, #428]	@ (800190c <HAL_DMA_Abort+0x230>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d027      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4a6a      	ldr	r2, [pc, #424]	@ (8001910 <HAL_DMA_Abort+0x234>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d022      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a68      	ldr	r2, [pc, #416]	@ (8001914 <HAL_DMA_Abort+0x238>)
 8001772:	4293      	cmp	r3, r2
 8001774:	d01d      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a67      	ldr	r2, [pc, #412]	@ (8001918 <HAL_DMA_Abort+0x23c>)
 800177c:	4293      	cmp	r3, r2
 800177e:	d018      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a65      	ldr	r2, [pc, #404]	@ (800191c <HAL_DMA_Abort+0x240>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d013      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4a64      	ldr	r2, [pc, #400]	@ (8001920 <HAL_DMA_Abort+0x244>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d00e      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a62      	ldr	r2, [pc, #392]	@ (8001924 <HAL_DMA_Abort+0x248>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d009      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4a61      	ldr	r2, [pc, #388]	@ (8001928 <HAL_DMA_Abort+0x24c>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d004      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a5f      	ldr	r2, [pc, #380]	@ (800192c <HAL_DMA_Abort+0x250>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d101      	bne.n	80017b6 <HAL_DMA_Abort+0xda>
 80017b2:	2301      	movs	r3, #1
 80017b4:	e000      	b.n	80017b8 <HAL_DMA_Abort+0xdc>
 80017b6:	2300      	movs	r3, #0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d013      	beq.n	80017e4 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f022 021e 	bic.w	r2, r2, #30
 80017ca:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	695a      	ldr	r2, [r3, #20]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80017da:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	617b      	str	r3, [r7, #20]
 80017e2:	e00a      	b.n	80017fa <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f022 020e 	bic.w	r2, r2, #14
 80017f2:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4a3c      	ldr	r2, [pc, #240]	@ (80018f0 <HAL_DMA_Abort+0x214>)
 8001800:	4293      	cmp	r3, r2
 8001802:	d072      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a3a      	ldr	r2, [pc, #232]	@ (80018f4 <HAL_DMA_Abort+0x218>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d06d      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4a39      	ldr	r2, [pc, #228]	@ (80018f8 <HAL_DMA_Abort+0x21c>)
 8001814:	4293      	cmp	r3, r2
 8001816:	d068      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a37      	ldr	r2, [pc, #220]	@ (80018fc <HAL_DMA_Abort+0x220>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d063      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a36      	ldr	r2, [pc, #216]	@ (8001900 <HAL_DMA_Abort+0x224>)
 8001828:	4293      	cmp	r3, r2
 800182a:	d05e      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a34      	ldr	r2, [pc, #208]	@ (8001904 <HAL_DMA_Abort+0x228>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d059      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4a33      	ldr	r2, [pc, #204]	@ (8001908 <HAL_DMA_Abort+0x22c>)
 800183c:	4293      	cmp	r3, r2
 800183e:	d054      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a31      	ldr	r2, [pc, #196]	@ (800190c <HAL_DMA_Abort+0x230>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d04f      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4a30      	ldr	r2, [pc, #192]	@ (8001910 <HAL_DMA_Abort+0x234>)
 8001850:	4293      	cmp	r3, r2
 8001852:	d04a      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a2e      	ldr	r2, [pc, #184]	@ (8001914 <HAL_DMA_Abort+0x238>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d045      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a2d      	ldr	r2, [pc, #180]	@ (8001918 <HAL_DMA_Abort+0x23c>)
 8001864:	4293      	cmp	r3, r2
 8001866:	d040      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a2b      	ldr	r2, [pc, #172]	@ (800191c <HAL_DMA_Abort+0x240>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d03b      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a2a      	ldr	r2, [pc, #168]	@ (8001920 <HAL_DMA_Abort+0x244>)
 8001878:	4293      	cmp	r3, r2
 800187a:	d036      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a28      	ldr	r2, [pc, #160]	@ (8001924 <HAL_DMA_Abort+0x248>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d031      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4a27      	ldr	r2, [pc, #156]	@ (8001928 <HAL_DMA_Abort+0x24c>)
 800188c:	4293      	cmp	r3, r2
 800188e:	d02c      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a25      	ldr	r2, [pc, #148]	@ (800192c <HAL_DMA_Abort+0x250>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d027      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a24      	ldr	r2, [pc, #144]	@ (8001930 <HAL_DMA_Abort+0x254>)
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d022      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a22      	ldr	r2, [pc, #136]	@ (8001934 <HAL_DMA_Abort+0x258>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d01d      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a21      	ldr	r2, [pc, #132]	@ (8001938 <HAL_DMA_Abort+0x25c>)
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d018      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a1f      	ldr	r2, [pc, #124]	@ (800193c <HAL_DMA_Abort+0x260>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d013      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4a1e      	ldr	r2, [pc, #120]	@ (8001940 <HAL_DMA_Abort+0x264>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d00e      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a1c      	ldr	r2, [pc, #112]	@ (8001944 <HAL_DMA_Abort+0x268>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d009      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4a1b      	ldr	r2, [pc, #108]	@ (8001948 <HAL_DMA_Abort+0x26c>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d004      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a19      	ldr	r2, [pc, #100]	@ (800194c <HAL_DMA_Abort+0x270>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d132      	bne.n	8001950 <HAL_DMA_Abort+0x274>
 80018ea:	2301      	movs	r3, #1
 80018ec:	e031      	b.n	8001952 <HAL_DMA_Abort+0x276>
 80018ee:	bf00      	nop
 80018f0:	40020010 	.word	0x40020010
 80018f4:	40020028 	.word	0x40020028
 80018f8:	40020040 	.word	0x40020040
 80018fc:	40020058 	.word	0x40020058
 8001900:	40020070 	.word	0x40020070
 8001904:	40020088 	.word	0x40020088
 8001908:	400200a0 	.word	0x400200a0
 800190c:	400200b8 	.word	0x400200b8
 8001910:	40020410 	.word	0x40020410
 8001914:	40020428 	.word	0x40020428
 8001918:	40020440 	.word	0x40020440
 800191c:	40020458 	.word	0x40020458
 8001920:	40020470 	.word	0x40020470
 8001924:	40020488 	.word	0x40020488
 8001928:	400204a0 	.word	0x400204a0
 800192c:	400204b8 	.word	0x400204b8
 8001930:	58025408 	.word	0x58025408
 8001934:	5802541c 	.word	0x5802541c
 8001938:	58025430 	.word	0x58025430
 800193c:	58025444 	.word	0x58025444
 8001940:	58025458 	.word	0x58025458
 8001944:	5802546c 	.word	0x5802546c
 8001948:	58025480 	.word	0x58025480
 800194c:	58025494 	.word	0x58025494
 8001950:	2300      	movs	r3, #0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d007      	beq.n	8001966 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800195a:	681a      	ldr	r2, [r3, #0]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001960:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001964:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a6d      	ldr	r2, [pc, #436]	@ (8001b20 <HAL_DMA_Abort+0x444>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d04a      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a6b      	ldr	r2, [pc, #428]	@ (8001b24 <HAL_DMA_Abort+0x448>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d045      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4a6a      	ldr	r2, [pc, #424]	@ (8001b28 <HAL_DMA_Abort+0x44c>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d040      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a68      	ldr	r2, [pc, #416]	@ (8001b2c <HAL_DMA_Abort+0x450>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d03b      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4a67      	ldr	r2, [pc, #412]	@ (8001b30 <HAL_DMA_Abort+0x454>)
 8001994:	4293      	cmp	r3, r2
 8001996:	d036      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a65      	ldr	r2, [pc, #404]	@ (8001b34 <HAL_DMA_Abort+0x458>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d031      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4a64      	ldr	r2, [pc, #400]	@ (8001b38 <HAL_DMA_Abort+0x45c>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d02c      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a62      	ldr	r2, [pc, #392]	@ (8001b3c <HAL_DMA_Abort+0x460>)
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d027      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a61      	ldr	r2, [pc, #388]	@ (8001b40 <HAL_DMA_Abort+0x464>)
 80019bc:	4293      	cmp	r3, r2
 80019be:	d022      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a5f      	ldr	r2, [pc, #380]	@ (8001b44 <HAL_DMA_Abort+0x468>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d01d      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4a5e      	ldr	r2, [pc, #376]	@ (8001b48 <HAL_DMA_Abort+0x46c>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d018      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a5c      	ldr	r2, [pc, #368]	@ (8001b4c <HAL_DMA_Abort+0x470>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d013      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4a5b      	ldr	r2, [pc, #364]	@ (8001b50 <HAL_DMA_Abort+0x474>)
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d00e      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a59      	ldr	r2, [pc, #356]	@ (8001b54 <HAL_DMA_Abort+0x478>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d009      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4a58      	ldr	r2, [pc, #352]	@ (8001b58 <HAL_DMA_Abort+0x47c>)
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d004      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a56      	ldr	r2, [pc, #344]	@ (8001b5c <HAL_DMA_Abort+0x480>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d108      	bne.n	8001a18 <HAL_DMA_Abort+0x33c>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f022 0201 	bic.w	r2, r2, #1
 8001a14:	601a      	str	r2, [r3, #0]
 8001a16:	e007      	b.n	8001a28 <HAL_DMA_Abort+0x34c>
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f022 0201 	bic.w	r2, r2, #1
 8001a26:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001a28:	e013      	b.n	8001a52 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a2a:	f7fe fecd 	bl	80007c8 <HAL_GetTick>
 8001a2e:	4602      	mov	r2, r0
 8001a30:	693b      	ldr	r3, [r7, #16]
 8001a32:	1ad3      	subs	r3, r2, r3
 8001a34:	2b05      	cmp	r3, #5
 8001a36:	d90c      	bls.n	8001a52 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2220      	movs	r2, #32
 8001a3c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2203      	movs	r2, #3
 8001a42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2200      	movs	r2, #0
 8001a4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e12d      	b.n	8001cae <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f003 0301 	and.w	r3, r3, #1
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d1e5      	bne.n	8001a2a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4a2f      	ldr	r2, [pc, #188]	@ (8001b20 <HAL_DMA_Abort+0x444>)
 8001a64:	4293      	cmp	r3, r2
 8001a66:	d04a      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a2d      	ldr	r2, [pc, #180]	@ (8001b24 <HAL_DMA_Abort+0x448>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d045      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a2c      	ldr	r2, [pc, #176]	@ (8001b28 <HAL_DMA_Abort+0x44c>)
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d040      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a2a      	ldr	r2, [pc, #168]	@ (8001b2c <HAL_DMA_Abort+0x450>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d03b      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a29      	ldr	r2, [pc, #164]	@ (8001b30 <HAL_DMA_Abort+0x454>)
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d036      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a27      	ldr	r2, [pc, #156]	@ (8001b34 <HAL_DMA_Abort+0x458>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d031      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a26      	ldr	r2, [pc, #152]	@ (8001b38 <HAL_DMA_Abort+0x45c>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d02c      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a24      	ldr	r2, [pc, #144]	@ (8001b3c <HAL_DMA_Abort+0x460>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d027      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4a23      	ldr	r2, [pc, #140]	@ (8001b40 <HAL_DMA_Abort+0x464>)
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d022      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a21      	ldr	r2, [pc, #132]	@ (8001b44 <HAL_DMA_Abort+0x468>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d01d      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a20      	ldr	r2, [pc, #128]	@ (8001b48 <HAL_DMA_Abort+0x46c>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d018      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a1e      	ldr	r2, [pc, #120]	@ (8001b4c <HAL_DMA_Abort+0x470>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d013      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4a1d      	ldr	r2, [pc, #116]	@ (8001b50 <HAL_DMA_Abort+0x474>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d00e      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a1b      	ldr	r2, [pc, #108]	@ (8001b54 <HAL_DMA_Abort+0x478>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d009      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a1a      	ldr	r2, [pc, #104]	@ (8001b58 <HAL_DMA_Abort+0x47c>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d004      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a18      	ldr	r2, [pc, #96]	@ (8001b5c <HAL_DMA_Abort+0x480>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d101      	bne.n	8001b02 <HAL_DMA_Abort+0x426>
 8001afe:	2301      	movs	r3, #1
 8001b00:	e000      	b.n	8001b04 <HAL_DMA_Abort+0x428>
 8001b02:	2300      	movs	r3, #0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d02b      	beq.n	8001b60 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b0c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b12:	f003 031f 	and.w	r3, r3, #31
 8001b16:	223f      	movs	r2, #63	@ 0x3f
 8001b18:	409a      	lsls	r2, r3
 8001b1a:	68bb      	ldr	r3, [r7, #8]
 8001b1c:	609a      	str	r2, [r3, #8]
 8001b1e:	e02a      	b.n	8001b76 <HAL_DMA_Abort+0x49a>
 8001b20:	40020010 	.word	0x40020010
 8001b24:	40020028 	.word	0x40020028
 8001b28:	40020040 	.word	0x40020040
 8001b2c:	40020058 	.word	0x40020058
 8001b30:	40020070 	.word	0x40020070
 8001b34:	40020088 	.word	0x40020088
 8001b38:	400200a0 	.word	0x400200a0
 8001b3c:	400200b8 	.word	0x400200b8
 8001b40:	40020410 	.word	0x40020410
 8001b44:	40020428 	.word	0x40020428
 8001b48:	40020440 	.word	0x40020440
 8001b4c:	40020458 	.word	0x40020458
 8001b50:	40020470 	.word	0x40020470
 8001b54:	40020488 	.word	0x40020488
 8001b58:	400204a0 	.word	0x400204a0
 8001b5c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b64:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b6a:	f003 031f 	and.w	r3, r3, #31
 8001b6e:	2201      	movs	r2, #1
 8001b70:	409a      	lsls	r2, r3
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a4f      	ldr	r2, [pc, #316]	@ (8001cb8 <HAL_DMA_Abort+0x5dc>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d072      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a4d      	ldr	r2, [pc, #308]	@ (8001cbc <HAL_DMA_Abort+0x5e0>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d06d      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a4c      	ldr	r2, [pc, #304]	@ (8001cc0 <HAL_DMA_Abort+0x5e4>)
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d068      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a4a      	ldr	r2, [pc, #296]	@ (8001cc4 <HAL_DMA_Abort+0x5e8>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d063      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a49      	ldr	r2, [pc, #292]	@ (8001cc8 <HAL_DMA_Abort+0x5ec>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d05e      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a47      	ldr	r2, [pc, #284]	@ (8001ccc <HAL_DMA_Abort+0x5f0>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d059      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4a46      	ldr	r2, [pc, #280]	@ (8001cd0 <HAL_DMA_Abort+0x5f4>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d054      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a44      	ldr	r2, [pc, #272]	@ (8001cd4 <HAL_DMA_Abort+0x5f8>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d04f      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a43      	ldr	r2, [pc, #268]	@ (8001cd8 <HAL_DMA_Abort+0x5fc>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d04a      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a41      	ldr	r2, [pc, #260]	@ (8001cdc <HAL_DMA_Abort+0x600>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d045      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a40      	ldr	r2, [pc, #256]	@ (8001ce0 <HAL_DMA_Abort+0x604>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d040      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a3e      	ldr	r2, [pc, #248]	@ (8001ce4 <HAL_DMA_Abort+0x608>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d03b      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a3d      	ldr	r2, [pc, #244]	@ (8001ce8 <HAL_DMA_Abort+0x60c>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d036      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a3b      	ldr	r2, [pc, #236]	@ (8001cec <HAL_DMA_Abort+0x610>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d031      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4a3a      	ldr	r2, [pc, #232]	@ (8001cf0 <HAL_DMA_Abort+0x614>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d02c      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a38      	ldr	r2, [pc, #224]	@ (8001cf4 <HAL_DMA_Abort+0x618>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d027      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a37      	ldr	r2, [pc, #220]	@ (8001cf8 <HAL_DMA_Abort+0x61c>)
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d022      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a35      	ldr	r2, [pc, #212]	@ (8001cfc <HAL_DMA_Abort+0x620>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d01d      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4a34      	ldr	r2, [pc, #208]	@ (8001d00 <HAL_DMA_Abort+0x624>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d018      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a32      	ldr	r2, [pc, #200]	@ (8001d04 <HAL_DMA_Abort+0x628>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d013      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4a31      	ldr	r2, [pc, #196]	@ (8001d08 <HAL_DMA_Abort+0x62c>)
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d00e      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a2f      	ldr	r2, [pc, #188]	@ (8001d0c <HAL_DMA_Abort+0x630>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d009      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a2e      	ldr	r2, [pc, #184]	@ (8001d10 <HAL_DMA_Abort+0x634>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d004      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a2c      	ldr	r2, [pc, #176]	@ (8001d14 <HAL_DMA_Abort+0x638>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d101      	bne.n	8001c6a <HAL_DMA_Abort+0x58e>
 8001c66:	2301      	movs	r3, #1
 8001c68:	e000      	b.n	8001c6c <HAL_DMA_Abort+0x590>
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d015      	beq.n	8001c9c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001c74:	687a      	ldr	r2, [r7, #4]
 8001c76:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001c78:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d00c      	beq.n	8001c9c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001c8c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001c90:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001c9a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8001cac:	2300      	movs	r3, #0
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	3718      	adds	r7, #24
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	40020010 	.word	0x40020010
 8001cbc:	40020028 	.word	0x40020028
 8001cc0:	40020040 	.word	0x40020040
 8001cc4:	40020058 	.word	0x40020058
 8001cc8:	40020070 	.word	0x40020070
 8001ccc:	40020088 	.word	0x40020088
 8001cd0:	400200a0 	.word	0x400200a0
 8001cd4:	400200b8 	.word	0x400200b8
 8001cd8:	40020410 	.word	0x40020410
 8001cdc:	40020428 	.word	0x40020428
 8001ce0:	40020440 	.word	0x40020440
 8001ce4:	40020458 	.word	0x40020458
 8001ce8:	40020470 	.word	0x40020470
 8001cec:	40020488 	.word	0x40020488
 8001cf0:	400204a0 	.word	0x400204a0
 8001cf4:	400204b8 	.word	0x400204b8
 8001cf8:	58025408 	.word	0x58025408
 8001cfc:	5802541c 	.word	0x5802541c
 8001d00:	58025430 	.word	0x58025430
 8001d04:	58025444 	.word	0x58025444
 8001d08:	58025458 	.word	0x58025458
 8001d0c:	5802546c 	.word	0x5802546c
 8001d10:	58025480 	.word	0x58025480
 8001d14:	58025494 	.word	0x58025494

08001d18 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d101      	bne.n	8001d2a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8001d26:	2301      	movs	r3, #1
 8001d28:	e237      	b.n	800219a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	2b02      	cmp	r3, #2
 8001d34:	d004      	beq.n	8001d40 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2280      	movs	r2, #128	@ 0x80
 8001d3a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	e22c      	b.n	800219a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a5c      	ldr	r2, [pc, #368]	@ (8001eb8 <HAL_DMA_Abort_IT+0x1a0>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d04a      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a5b      	ldr	r2, [pc, #364]	@ (8001ebc <HAL_DMA_Abort_IT+0x1a4>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d045      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a59      	ldr	r2, [pc, #356]	@ (8001ec0 <HAL_DMA_Abort_IT+0x1a8>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d040      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a58      	ldr	r2, [pc, #352]	@ (8001ec4 <HAL_DMA_Abort_IT+0x1ac>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d03b      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a56      	ldr	r2, [pc, #344]	@ (8001ec8 <HAL_DMA_Abort_IT+0x1b0>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d036      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a55      	ldr	r2, [pc, #340]	@ (8001ecc <HAL_DMA_Abort_IT+0x1b4>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d031      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a53      	ldr	r2, [pc, #332]	@ (8001ed0 <HAL_DMA_Abort_IT+0x1b8>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d02c      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a52      	ldr	r2, [pc, #328]	@ (8001ed4 <HAL_DMA_Abort_IT+0x1bc>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d027      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a50      	ldr	r2, [pc, #320]	@ (8001ed8 <HAL_DMA_Abort_IT+0x1c0>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d022      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a4f      	ldr	r2, [pc, #316]	@ (8001edc <HAL_DMA_Abort_IT+0x1c4>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d01d      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a4d      	ldr	r2, [pc, #308]	@ (8001ee0 <HAL_DMA_Abort_IT+0x1c8>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d018      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a4c      	ldr	r2, [pc, #304]	@ (8001ee4 <HAL_DMA_Abort_IT+0x1cc>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d013      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a4a      	ldr	r2, [pc, #296]	@ (8001ee8 <HAL_DMA_Abort_IT+0x1d0>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d00e      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a49      	ldr	r2, [pc, #292]	@ (8001eec <HAL_DMA_Abort_IT+0x1d4>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d009      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a47      	ldr	r2, [pc, #284]	@ (8001ef0 <HAL_DMA_Abort_IT+0x1d8>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d004      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a46      	ldr	r2, [pc, #280]	@ (8001ef4 <HAL_DMA_Abort_IT+0x1dc>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d101      	bne.n	8001de4 <HAL_DMA_Abort_IT+0xcc>
 8001de0:	2301      	movs	r3, #1
 8001de2:	e000      	b.n	8001de6 <HAL_DMA_Abort_IT+0xce>
 8001de4:	2300      	movs	r3, #0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	f000 8086 	beq.w	8001ef8 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2204      	movs	r2, #4
 8001df0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a2f      	ldr	r2, [pc, #188]	@ (8001eb8 <HAL_DMA_Abort_IT+0x1a0>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d04a      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a2e      	ldr	r2, [pc, #184]	@ (8001ebc <HAL_DMA_Abort_IT+0x1a4>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d045      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a2c      	ldr	r2, [pc, #176]	@ (8001ec0 <HAL_DMA_Abort_IT+0x1a8>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d040      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a2b      	ldr	r2, [pc, #172]	@ (8001ec4 <HAL_DMA_Abort_IT+0x1ac>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d03b      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a29      	ldr	r2, [pc, #164]	@ (8001ec8 <HAL_DMA_Abort_IT+0x1b0>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d036      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a28      	ldr	r2, [pc, #160]	@ (8001ecc <HAL_DMA_Abort_IT+0x1b4>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d031      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a26      	ldr	r2, [pc, #152]	@ (8001ed0 <HAL_DMA_Abort_IT+0x1b8>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d02c      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a25      	ldr	r2, [pc, #148]	@ (8001ed4 <HAL_DMA_Abort_IT+0x1bc>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d027      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a23      	ldr	r2, [pc, #140]	@ (8001ed8 <HAL_DMA_Abort_IT+0x1c0>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d022      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4a22      	ldr	r2, [pc, #136]	@ (8001edc <HAL_DMA_Abort_IT+0x1c4>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d01d      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a20      	ldr	r2, [pc, #128]	@ (8001ee0 <HAL_DMA_Abort_IT+0x1c8>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d018      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a1f      	ldr	r2, [pc, #124]	@ (8001ee4 <HAL_DMA_Abort_IT+0x1cc>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d013      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a1d      	ldr	r2, [pc, #116]	@ (8001ee8 <HAL_DMA_Abort_IT+0x1d0>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d00e      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4a1c      	ldr	r2, [pc, #112]	@ (8001eec <HAL_DMA_Abort_IT+0x1d4>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d009      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a1a      	ldr	r2, [pc, #104]	@ (8001ef0 <HAL_DMA_Abort_IT+0x1d8>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d004      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a19      	ldr	r2, [pc, #100]	@ (8001ef4 <HAL_DMA_Abort_IT+0x1dc>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d108      	bne.n	8001ea6 <HAL_DMA_Abort_IT+0x18e>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f022 0201 	bic.w	r2, r2, #1
 8001ea2:	601a      	str	r2, [r3, #0]
 8001ea4:	e178      	b.n	8002198 <HAL_DMA_Abort_IT+0x480>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f022 0201 	bic.w	r2, r2, #1
 8001eb4:	601a      	str	r2, [r3, #0]
 8001eb6:	e16f      	b.n	8002198 <HAL_DMA_Abort_IT+0x480>
 8001eb8:	40020010 	.word	0x40020010
 8001ebc:	40020028 	.word	0x40020028
 8001ec0:	40020040 	.word	0x40020040
 8001ec4:	40020058 	.word	0x40020058
 8001ec8:	40020070 	.word	0x40020070
 8001ecc:	40020088 	.word	0x40020088
 8001ed0:	400200a0 	.word	0x400200a0
 8001ed4:	400200b8 	.word	0x400200b8
 8001ed8:	40020410 	.word	0x40020410
 8001edc:	40020428 	.word	0x40020428
 8001ee0:	40020440 	.word	0x40020440
 8001ee4:	40020458 	.word	0x40020458
 8001ee8:	40020470 	.word	0x40020470
 8001eec:	40020488 	.word	0x40020488
 8001ef0:	400204a0 	.word	0x400204a0
 8001ef4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f022 020e 	bic.w	r2, r2, #14
 8001f06:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a6c      	ldr	r2, [pc, #432]	@ (80020c0 <HAL_DMA_Abort_IT+0x3a8>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d04a      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a6b      	ldr	r2, [pc, #428]	@ (80020c4 <HAL_DMA_Abort_IT+0x3ac>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d045      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a69      	ldr	r2, [pc, #420]	@ (80020c8 <HAL_DMA_Abort_IT+0x3b0>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d040      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a68      	ldr	r2, [pc, #416]	@ (80020cc <HAL_DMA_Abort_IT+0x3b4>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d03b      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a66      	ldr	r2, [pc, #408]	@ (80020d0 <HAL_DMA_Abort_IT+0x3b8>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d036      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4a65      	ldr	r2, [pc, #404]	@ (80020d4 <HAL_DMA_Abort_IT+0x3bc>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d031      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a63      	ldr	r2, [pc, #396]	@ (80020d8 <HAL_DMA_Abort_IT+0x3c0>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d02c      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4a62      	ldr	r2, [pc, #392]	@ (80020dc <HAL_DMA_Abort_IT+0x3c4>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d027      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a60      	ldr	r2, [pc, #384]	@ (80020e0 <HAL_DMA_Abort_IT+0x3c8>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d022      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a5f      	ldr	r2, [pc, #380]	@ (80020e4 <HAL_DMA_Abort_IT+0x3cc>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d01d      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a5d      	ldr	r2, [pc, #372]	@ (80020e8 <HAL_DMA_Abort_IT+0x3d0>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d018      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a5c      	ldr	r2, [pc, #368]	@ (80020ec <HAL_DMA_Abort_IT+0x3d4>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d013      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a5a      	ldr	r2, [pc, #360]	@ (80020f0 <HAL_DMA_Abort_IT+0x3d8>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d00e      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a59      	ldr	r2, [pc, #356]	@ (80020f4 <HAL_DMA_Abort_IT+0x3dc>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d009      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a57      	ldr	r2, [pc, #348]	@ (80020f8 <HAL_DMA_Abort_IT+0x3e0>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d004      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a56      	ldr	r2, [pc, #344]	@ (80020fc <HAL_DMA_Abort_IT+0x3e4>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d108      	bne.n	8001fba <HAL_DMA_Abort_IT+0x2a2>
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f022 0201 	bic.w	r2, r2, #1
 8001fb6:	601a      	str	r2, [r3, #0]
 8001fb8:	e007      	b.n	8001fca <HAL_DMA_Abort_IT+0x2b2>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f022 0201 	bic.w	r2, r2, #1
 8001fc8:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4a3c      	ldr	r2, [pc, #240]	@ (80020c0 <HAL_DMA_Abort_IT+0x3a8>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d072      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a3a      	ldr	r2, [pc, #232]	@ (80020c4 <HAL_DMA_Abort_IT+0x3ac>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d06d      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4a39      	ldr	r2, [pc, #228]	@ (80020c8 <HAL_DMA_Abort_IT+0x3b0>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d068      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a37      	ldr	r2, [pc, #220]	@ (80020cc <HAL_DMA_Abort_IT+0x3b4>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d063      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a36      	ldr	r2, [pc, #216]	@ (80020d0 <HAL_DMA_Abort_IT+0x3b8>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d05e      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a34      	ldr	r2, [pc, #208]	@ (80020d4 <HAL_DMA_Abort_IT+0x3bc>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d059      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a33      	ldr	r2, [pc, #204]	@ (80020d8 <HAL_DMA_Abort_IT+0x3c0>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d054      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a31      	ldr	r2, [pc, #196]	@ (80020dc <HAL_DMA_Abort_IT+0x3c4>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d04f      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a30      	ldr	r2, [pc, #192]	@ (80020e0 <HAL_DMA_Abort_IT+0x3c8>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d04a      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a2e      	ldr	r2, [pc, #184]	@ (80020e4 <HAL_DMA_Abort_IT+0x3cc>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d045      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a2d      	ldr	r2, [pc, #180]	@ (80020e8 <HAL_DMA_Abort_IT+0x3d0>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d040      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a2b      	ldr	r2, [pc, #172]	@ (80020ec <HAL_DMA_Abort_IT+0x3d4>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d03b      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a2a      	ldr	r2, [pc, #168]	@ (80020f0 <HAL_DMA_Abort_IT+0x3d8>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d036      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a28      	ldr	r2, [pc, #160]	@ (80020f4 <HAL_DMA_Abort_IT+0x3dc>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d031      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a27      	ldr	r2, [pc, #156]	@ (80020f8 <HAL_DMA_Abort_IT+0x3e0>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d02c      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a25      	ldr	r2, [pc, #148]	@ (80020fc <HAL_DMA_Abort_IT+0x3e4>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d027      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a24      	ldr	r2, [pc, #144]	@ (8002100 <HAL_DMA_Abort_IT+0x3e8>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d022      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a22      	ldr	r2, [pc, #136]	@ (8002104 <HAL_DMA_Abort_IT+0x3ec>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d01d      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a21      	ldr	r2, [pc, #132]	@ (8002108 <HAL_DMA_Abort_IT+0x3f0>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d018      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a1f      	ldr	r2, [pc, #124]	@ (800210c <HAL_DMA_Abort_IT+0x3f4>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d013      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4a1e      	ldr	r2, [pc, #120]	@ (8002110 <HAL_DMA_Abort_IT+0x3f8>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d00e      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a1c      	ldr	r2, [pc, #112]	@ (8002114 <HAL_DMA_Abort_IT+0x3fc>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d009      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4a1b      	ldr	r2, [pc, #108]	@ (8002118 <HAL_DMA_Abort_IT+0x400>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d004      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a19      	ldr	r2, [pc, #100]	@ (800211c <HAL_DMA_Abort_IT+0x404>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d132      	bne.n	8002120 <HAL_DMA_Abort_IT+0x408>
 80020ba:	2301      	movs	r3, #1
 80020bc:	e031      	b.n	8002122 <HAL_DMA_Abort_IT+0x40a>
 80020be:	bf00      	nop
 80020c0:	40020010 	.word	0x40020010
 80020c4:	40020028 	.word	0x40020028
 80020c8:	40020040 	.word	0x40020040
 80020cc:	40020058 	.word	0x40020058
 80020d0:	40020070 	.word	0x40020070
 80020d4:	40020088 	.word	0x40020088
 80020d8:	400200a0 	.word	0x400200a0
 80020dc:	400200b8 	.word	0x400200b8
 80020e0:	40020410 	.word	0x40020410
 80020e4:	40020428 	.word	0x40020428
 80020e8:	40020440 	.word	0x40020440
 80020ec:	40020458 	.word	0x40020458
 80020f0:	40020470 	.word	0x40020470
 80020f4:	40020488 	.word	0x40020488
 80020f8:	400204a0 	.word	0x400204a0
 80020fc:	400204b8 	.word	0x400204b8
 8002100:	58025408 	.word	0x58025408
 8002104:	5802541c 	.word	0x5802541c
 8002108:	58025430 	.word	0x58025430
 800210c:	58025444 	.word	0x58025444
 8002110:	58025458 	.word	0x58025458
 8002114:	5802546c 	.word	0x5802546c
 8002118:	58025480 	.word	0x58025480
 800211c:	58025494 	.word	0x58025494
 8002120:	2300      	movs	r3, #0
 8002122:	2b00      	cmp	r3, #0
 8002124:	d028      	beq.n	8002178 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002130:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002134:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800213a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002140:	f003 031f 	and.w	r3, r3, #31
 8002144:	2201      	movs	r2, #1
 8002146:	409a      	lsls	r2, r3
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002150:	687a      	ldr	r2, [r7, #4]
 8002152:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002154:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800215a:	2b00      	cmp	r3, #0
 800215c:	d00c      	beq.n	8002178 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002162:	681a      	ldr	r2, [r3, #0]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002168:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800216c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002172:	687a      	ldr	r2, [r7, #4]
 8002174:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002176:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2201      	movs	r2, #1
 800217c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2200      	movs	r2, #0
 8002184:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800218c:	2b00      	cmp	r3, #0
 800218e:	d003      	beq.n	8002198 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002194:	6878      	ldr	r0, [r7, #4]
 8002196:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002198:	2300      	movs	r3, #0
}
 800219a:	4618      	mov	r0, r3
 800219c:	3710      	adds	r7, #16
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop

080021a4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b08a      	sub	sp, #40	@ 0x28
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80021ac:	2300      	movs	r3, #0
 80021ae:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80021b0:	4b67      	ldr	r3, [pc, #412]	@ (8002350 <HAL_DMA_IRQHandler+0x1ac>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a67      	ldr	r2, [pc, #412]	@ (8002354 <HAL_DMA_IRQHandler+0x1b0>)
 80021b6:	fba2 2303 	umull	r2, r3, r2, r3
 80021ba:	0a9b      	lsrs	r3, r3, #10
 80021bc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021c2:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021c8:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80021ca:	6a3b      	ldr	r3, [r7, #32]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80021d0:	69fb      	ldr	r3, [r7, #28]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a5f      	ldr	r2, [pc, #380]	@ (8002358 <HAL_DMA_IRQHandler+0x1b4>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d04a      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a5d      	ldr	r2, [pc, #372]	@ (800235c <HAL_DMA_IRQHandler+0x1b8>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d045      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a5c      	ldr	r2, [pc, #368]	@ (8002360 <HAL_DMA_IRQHandler+0x1bc>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d040      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a5a      	ldr	r2, [pc, #360]	@ (8002364 <HAL_DMA_IRQHandler+0x1c0>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d03b      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a59      	ldr	r2, [pc, #356]	@ (8002368 <HAL_DMA_IRQHandler+0x1c4>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d036      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a57      	ldr	r2, [pc, #348]	@ (800236c <HAL_DMA_IRQHandler+0x1c8>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d031      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a56      	ldr	r2, [pc, #344]	@ (8002370 <HAL_DMA_IRQHandler+0x1cc>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d02c      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a54      	ldr	r2, [pc, #336]	@ (8002374 <HAL_DMA_IRQHandler+0x1d0>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d027      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a53      	ldr	r2, [pc, #332]	@ (8002378 <HAL_DMA_IRQHandler+0x1d4>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d022      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a51      	ldr	r2, [pc, #324]	@ (800237c <HAL_DMA_IRQHandler+0x1d8>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d01d      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a50      	ldr	r2, [pc, #320]	@ (8002380 <HAL_DMA_IRQHandler+0x1dc>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d018      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a4e      	ldr	r2, [pc, #312]	@ (8002384 <HAL_DMA_IRQHandler+0x1e0>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d013      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a4d      	ldr	r2, [pc, #308]	@ (8002388 <HAL_DMA_IRQHandler+0x1e4>)
 8002254:	4293      	cmp	r3, r2
 8002256:	d00e      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a4b      	ldr	r2, [pc, #300]	@ (800238c <HAL_DMA_IRQHandler+0x1e8>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d009      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a4a      	ldr	r2, [pc, #296]	@ (8002390 <HAL_DMA_IRQHandler+0x1ec>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d004      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a48      	ldr	r2, [pc, #288]	@ (8002394 <HAL_DMA_IRQHandler+0x1f0>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d101      	bne.n	800227a <HAL_DMA_IRQHandler+0xd6>
 8002276:	2301      	movs	r3, #1
 8002278:	e000      	b.n	800227c <HAL_DMA_IRQHandler+0xd8>
 800227a:	2300      	movs	r3, #0
 800227c:	2b00      	cmp	r3, #0
 800227e:	f000 842b 	beq.w	8002ad8 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002286:	f003 031f 	and.w	r3, r3, #31
 800228a:	2208      	movs	r2, #8
 800228c:	409a      	lsls	r2, r3
 800228e:	69bb      	ldr	r3, [r7, #24]
 8002290:	4013      	ands	r3, r2
 8002292:	2b00      	cmp	r3, #0
 8002294:	f000 80a2 	beq.w	80023dc <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a2e      	ldr	r2, [pc, #184]	@ (8002358 <HAL_DMA_IRQHandler+0x1b4>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d04a      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a2d      	ldr	r2, [pc, #180]	@ (800235c <HAL_DMA_IRQHandler+0x1b8>)
 80022a8:	4293      	cmp	r3, r2
 80022aa:	d045      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a2b      	ldr	r2, [pc, #172]	@ (8002360 <HAL_DMA_IRQHandler+0x1bc>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d040      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a2a      	ldr	r2, [pc, #168]	@ (8002364 <HAL_DMA_IRQHandler+0x1c0>)
 80022bc:	4293      	cmp	r3, r2
 80022be:	d03b      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a28      	ldr	r2, [pc, #160]	@ (8002368 <HAL_DMA_IRQHandler+0x1c4>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d036      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a27      	ldr	r2, [pc, #156]	@ (800236c <HAL_DMA_IRQHandler+0x1c8>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d031      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a25      	ldr	r2, [pc, #148]	@ (8002370 <HAL_DMA_IRQHandler+0x1cc>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d02c      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a24      	ldr	r2, [pc, #144]	@ (8002374 <HAL_DMA_IRQHandler+0x1d0>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d027      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a22      	ldr	r2, [pc, #136]	@ (8002378 <HAL_DMA_IRQHandler+0x1d4>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d022      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4a21      	ldr	r2, [pc, #132]	@ (800237c <HAL_DMA_IRQHandler+0x1d8>)
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d01d      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a1f      	ldr	r2, [pc, #124]	@ (8002380 <HAL_DMA_IRQHandler+0x1dc>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d018      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4a1e      	ldr	r2, [pc, #120]	@ (8002384 <HAL_DMA_IRQHandler+0x1e0>)
 800230c:	4293      	cmp	r3, r2
 800230e:	d013      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a1c      	ldr	r2, [pc, #112]	@ (8002388 <HAL_DMA_IRQHandler+0x1e4>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d00e      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a1b      	ldr	r2, [pc, #108]	@ (800238c <HAL_DMA_IRQHandler+0x1e8>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d009      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a19      	ldr	r2, [pc, #100]	@ (8002390 <HAL_DMA_IRQHandler+0x1ec>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d004      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4a18      	ldr	r2, [pc, #96]	@ (8002394 <HAL_DMA_IRQHandler+0x1f0>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d12f      	bne.n	8002398 <HAL_DMA_IRQHandler+0x1f4>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f003 0304 	and.w	r3, r3, #4
 8002342:	2b00      	cmp	r3, #0
 8002344:	bf14      	ite	ne
 8002346:	2301      	movne	r3, #1
 8002348:	2300      	moveq	r3, #0
 800234a:	b2db      	uxtb	r3, r3
 800234c:	e02e      	b.n	80023ac <HAL_DMA_IRQHandler+0x208>
 800234e:	bf00      	nop
 8002350:	24000008 	.word	0x24000008
 8002354:	1b4e81b5 	.word	0x1b4e81b5
 8002358:	40020010 	.word	0x40020010
 800235c:	40020028 	.word	0x40020028
 8002360:	40020040 	.word	0x40020040
 8002364:	40020058 	.word	0x40020058
 8002368:	40020070 	.word	0x40020070
 800236c:	40020088 	.word	0x40020088
 8002370:	400200a0 	.word	0x400200a0
 8002374:	400200b8 	.word	0x400200b8
 8002378:	40020410 	.word	0x40020410
 800237c:	40020428 	.word	0x40020428
 8002380:	40020440 	.word	0x40020440
 8002384:	40020458 	.word	0x40020458
 8002388:	40020470 	.word	0x40020470
 800238c:	40020488 	.word	0x40020488
 8002390:	400204a0 	.word	0x400204a0
 8002394:	400204b8 	.word	0x400204b8
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 0308 	and.w	r3, r3, #8
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	bf14      	ite	ne
 80023a6:	2301      	movne	r3, #1
 80023a8:	2300      	moveq	r3, #0
 80023aa:	b2db      	uxtb	r3, r3
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d015      	beq.n	80023dc <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f022 0204 	bic.w	r2, r2, #4
 80023be:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023c4:	f003 031f 	and.w	r3, r3, #31
 80023c8:	2208      	movs	r2, #8
 80023ca:	409a      	lsls	r2, r3
 80023cc:	6a3b      	ldr	r3, [r7, #32]
 80023ce:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023d4:	f043 0201 	orr.w	r2, r3, #1
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023e0:	f003 031f 	and.w	r3, r3, #31
 80023e4:	69ba      	ldr	r2, [r7, #24]
 80023e6:	fa22 f303 	lsr.w	r3, r2, r3
 80023ea:	f003 0301 	and.w	r3, r3, #1
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d06e      	beq.n	80024d0 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a69      	ldr	r2, [pc, #420]	@ (800259c <HAL_DMA_IRQHandler+0x3f8>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d04a      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a67      	ldr	r2, [pc, #412]	@ (80025a0 <HAL_DMA_IRQHandler+0x3fc>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d045      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a66      	ldr	r2, [pc, #408]	@ (80025a4 <HAL_DMA_IRQHandler+0x400>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d040      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a64      	ldr	r2, [pc, #400]	@ (80025a8 <HAL_DMA_IRQHandler+0x404>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d03b      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a63      	ldr	r2, [pc, #396]	@ (80025ac <HAL_DMA_IRQHandler+0x408>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d036      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a61      	ldr	r2, [pc, #388]	@ (80025b0 <HAL_DMA_IRQHandler+0x40c>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d031      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4a60      	ldr	r2, [pc, #384]	@ (80025b4 <HAL_DMA_IRQHandler+0x410>)
 8002434:	4293      	cmp	r3, r2
 8002436:	d02c      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a5e      	ldr	r2, [pc, #376]	@ (80025b8 <HAL_DMA_IRQHandler+0x414>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d027      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a5d      	ldr	r2, [pc, #372]	@ (80025bc <HAL_DMA_IRQHandler+0x418>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d022      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a5b      	ldr	r2, [pc, #364]	@ (80025c0 <HAL_DMA_IRQHandler+0x41c>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d01d      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a5a      	ldr	r2, [pc, #360]	@ (80025c4 <HAL_DMA_IRQHandler+0x420>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d018      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a58      	ldr	r2, [pc, #352]	@ (80025c8 <HAL_DMA_IRQHandler+0x424>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d013      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a57      	ldr	r2, [pc, #348]	@ (80025cc <HAL_DMA_IRQHandler+0x428>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d00e      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a55      	ldr	r2, [pc, #340]	@ (80025d0 <HAL_DMA_IRQHandler+0x42c>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d009      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a54      	ldr	r2, [pc, #336]	@ (80025d4 <HAL_DMA_IRQHandler+0x430>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d004      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a52      	ldr	r2, [pc, #328]	@ (80025d8 <HAL_DMA_IRQHandler+0x434>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d10a      	bne.n	80024a8 <HAL_DMA_IRQHandler+0x304>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	695b      	ldr	r3, [r3, #20]
 8002498:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800249c:	2b00      	cmp	r3, #0
 800249e:	bf14      	ite	ne
 80024a0:	2301      	movne	r3, #1
 80024a2:	2300      	moveq	r3, #0
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	e003      	b.n	80024b0 <HAL_DMA_IRQHandler+0x30c>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	2300      	movs	r3, #0
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d00d      	beq.n	80024d0 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024b8:	f003 031f 	and.w	r3, r3, #31
 80024bc:	2201      	movs	r2, #1
 80024be:	409a      	lsls	r2, r3
 80024c0:	6a3b      	ldr	r3, [r7, #32]
 80024c2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024c8:	f043 0202 	orr.w	r2, r3, #2
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024d4:	f003 031f 	and.w	r3, r3, #31
 80024d8:	2204      	movs	r2, #4
 80024da:	409a      	lsls	r2, r3
 80024dc:	69bb      	ldr	r3, [r7, #24]
 80024de:	4013      	ands	r3, r2
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	f000 808f 	beq.w	8002604 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a2c      	ldr	r2, [pc, #176]	@ (800259c <HAL_DMA_IRQHandler+0x3f8>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d04a      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a2a      	ldr	r2, [pc, #168]	@ (80025a0 <HAL_DMA_IRQHandler+0x3fc>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d045      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a29      	ldr	r2, [pc, #164]	@ (80025a4 <HAL_DMA_IRQHandler+0x400>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d040      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a27      	ldr	r2, [pc, #156]	@ (80025a8 <HAL_DMA_IRQHandler+0x404>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d03b      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a26      	ldr	r2, [pc, #152]	@ (80025ac <HAL_DMA_IRQHandler+0x408>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d036      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a24      	ldr	r2, [pc, #144]	@ (80025b0 <HAL_DMA_IRQHandler+0x40c>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d031      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a23      	ldr	r2, [pc, #140]	@ (80025b4 <HAL_DMA_IRQHandler+0x410>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d02c      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a21      	ldr	r2, [pc, #132]	@ (80025b8 <HAL_DMA_IRQHandler+0x414>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d027      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a20      	ldr	r2, [pc, #128]	@ (80025bc <HAL_DMA_IRQHandler+0x418>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d022      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a1e      	ldr	r2, [pc, #120]	@ (80025c0 <HAL_DMA_IRQHandler+0x41c>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d01d      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a1d      	ldr	r2, [pc, #116]	@ (80025c4 <HAL_DMA_IRQHandler+0x420>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d018      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a1b      	ldr	r2, [pc, #108]	@ (80025c8 <HAL_DMA_IRQHandler+0x424>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d013      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a1a      	ldr	r2, [pc, #104]	@ (80025cc <HAL_DMA_IRQHandler+0x428>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d00e      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a18      	ldr	r2, [pc, #96]	@ (80025d0 <HAL_DMA_IRQHandler+0x42c>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d009      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a17      	ldr	r2, [pc, #92]	@ (80025d4 <HAL_DMA_IRQHandler+0x430>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d004      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a15      	ldr	r2, [pc, #84]	@ (80025d8 <HAL_DMA_IRQHandler+0x434>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d12a      	bne.n	80025dc <HAL_DMA_IRQHandler+0x438>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f003 0302 	and.w	r3, r3, #2
 8002590:	2b00      	cmp	r3, #0
 8002592:	bf14      	ite	ne
 8002594:	2301      	movne	r3, #1
 8002596:	2300      	moveq	r3, #0
 8002598:	b2db      	uxtb	r3, r3
 800259a:	e023      	b.n	80025e4 <HAL_DMA_IRQHandler+0x440>
 800259c:	40020010 	.word	0x40020010
 80025a0:	40020028 	.word	0x40020028
 80025a4:	40020040 	.word	0x40020040
 80025a8:	40020058 	.word	0x40020058
 80025ac:	40020070 	.word	0x40020070
 80025b0:	40020088 	.word	0x40020088
 80025b4:	400200a0 	.word	0x400200a0
 80025b8:	400200b8 	.word	0x400200b8
 80025bc:	40020410 	.word	0x40020410
 80025c0:	40020428 	.word	0x40020428
 80025c4:	40020440 	.word	0x40020440
 80025c8:	40020458 	.word	0x40020458
 80025cc:	40020470 	.word	0x40020470
 80025d0:	40020488 	.word	0x40020488
 80025d4:	400204a0 	.word	0x400204a0
 80025d8:	400204b8 	.word	0x400204b8
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	2300      	movs	r3, #0
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d00d      	beq.n	8002604 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025ec:	f003 031f 	and.w	r3, r3, #31
 80025f0:	2204      	movs	r2, #4
 80025f2:	409a      	lsls	r2, r3
 80025f4:	6a3b      	ldr	r3, [r7, #32]
 80025f6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025fc:	f043 0204 	orr.w	r2, r3, #4
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002608:	f003 031f 	and.w	r3, r3, #31
 800260c:	2210      	movs	r2, #16
 800260e:	409a      	lsls	r2, r3
 8002610:	69bb      	ldr	r3, [r7, #24]
 8002612:	4013      	ands	r3, r2
 8002614:	2b00      	cmp	r3, #0
 8002616:	f000 80a6 	beq.w	8002766 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a85      	ldr	r2, [pc, #532]	@ (8002834 <HAL_DMA_IRQHandler+0x690>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d04a      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a83      	ldr	r2, [pc, #524]	@ (8002838 <HAL_DMA_IRQHandler+0x694>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d045      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a82      	ldr	r2, [pc, #520]	@ (800283c <HAL_DMA_IRQHandler+0x698>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d040      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a80      	ldr	r2, [pc, #512]	@ (8002840 <HAL_DMA_IRQHandler+0x69c>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d03b      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a7f      	ldr	r2, [pc, #508]	@ (8002844 <HAL_DMA_IRQHandler+0x6a0>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d036      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a7d      	ldr	r2, [pc, #500]	@ (8002848 <HAL_DMA_IRQHandler+0x6a4>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d031      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a7c      	ldr	r2, [pc, #496]	@ (800284c <HAL_DMA_IRQHandler+0x6a8>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d02c      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a7a      	ldr	r2, [pc, #488]	@ (8002850 <HAL_DMA_IRQHandler+0x6ac>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d027      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a79      	ldr	r2, [pc, #484]	@ (8002854 <HAL_DMA_IRQHandler+0x6b0>)
 8002670:	4293      	cmp	r3, r2
 8002672:	d022      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a77      	ldr	r2, [pc, #476]	@ (8002858 <HAL_DMA_IRQHandler+0x6b4>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d01d      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4a76      	ldr	r2, [pc, #472]	@ (800285c <HAL_DMA_IRQHandler+0x6b8>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d018      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a74      	ldr	r2, [pc, #464]	@ (8002860 <HAL_DMA_IRQHandler+0x6bc>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d013      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a73      	ldr	r2, [pc, #460]	@ (8002864 <HAL_DMA_IRQHandler+0x6c0>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d00e      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a71      	ldr	r2, [pc, #452]	@ (8002868 <HAL_DMA_IRQHandler+0x6c4>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d009      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a70      	ldr	r2, [pc, #448]	@ (800286c <HAL_DMA_IRQHandler+0x6c8>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d004      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a6e      	ldr	r2, [pc, #440]	@ (8002870 <HAL_DMA_IRQHandler+0x6cc>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d10a      	bne.n	80026d0 <HAL_DMA_IRQHandler+0x52c>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f003 0308 	and.w	r3, r3, #8
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	bf14      	ite	ne
 80026c8:	2301      	movne	r3, #1
 80026ca:	2300      	moveq	r3, #0
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	e009      	b.n	80026e4 <HAL_DMA_IRQHandler+0x540>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f003 0304 	and.w	r3, r3, #4
 80026da:	2b00      	cmp	r3, #0
 80026dc:	bf14      	ite	ne
 80026de:	2301      	movne	r3, #1
 80026e0:	2300      	moveq	r3, #0
 80026e2:	b2db      	uxtb	r3, r3
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d03e      	beq.n	8002766 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026ec:	f003 031f 	and.w	r3, r3, #31
 80026f0:	2210      	movs	r2, #16
 80026f2:	409a      	lsls	r2, r3
 80026f4:	6a3b      	ldr	r3, [r7, #32]
 80026f6:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002702:	2b00      	cmp	r3, #0
 8002704:	d018      	beq.n	8002738 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002710:	2b00      	cmp	r3, #0
 8002712:	d108      	bne.n	8002726 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002718:	2b00      	cmp	r3, #0
 800271a:	d024      	beq.n	8002766 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002720:	6878      	ldr	r0, [r7, #4]
 8002722:	4798      	blx	r3
 8002724:	e01f      	b.n	8002766 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800272a:	2b00      	cmp	r3, #0
 800272c:	d01b      	beq.n	8002766 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	4798      	blx	r3
 8002736:	e016      	b.n	8002766 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002742:	2b00      	cmp	r3, #0
 8002744:	d107      	bne.n	8002756 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f022 0208 	bic.w	r2, r2, #8
 8002754:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800275a:	2b00      	cmp	r3, #0
 800275c:	d003      	beq.n	8002766 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002762:	6878      	ldr	r0, [r7, #4]
 8002764:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800276a:	f003 031f 	and.w	r3, r3, #31
 800276e:	2220      	movs	r2, #32
 8002770:	409a      	lsls	r2, r3
 8002772:	69bb      	ldr	r3, [r7, #24]
 8002774:	4013      	ands	r3, r2
 8002776:	2b00      	cmp	r3, #0
 8002778:	f000 8110 	beq.w	800299c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a2c      	ldr	r2, [pc, #176]	@ (8002834 <HAL_DMA_IRQHandler+0x690>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d04a      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a2b      	ldr	r2, [pc, #172]	@ (8002838 <HAL_DMA_IRQHandler+0x694>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d045      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a29      	ldr	r2, [pc, #164]	@ (800283c <HAL_DMA_IRQHandler+0x698>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d040      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4a28      	ldr	r2, [pc, #160]	@ (8002840 <HAL_DMA_IRQHandler+0x69c>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d03b      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a26      	ldr	r2, [pc, #152]	@ (8002844 <HAL_DMA_IRQHandler+0x6a0>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d036      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a25      	ldr	r2, [pc, #148]	@ (8002848 <HAL_DMA_IRQHandler+0x6a4>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d031      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a23      	ldr	r2, [pc, #140]	@ (800284c <HAL_DMA_IRQHandler+0x6a8>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d02c      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a22      	ldr	r2, [pc, #136]	@ (8002850 <HAL_DMA_IRQHandler+0x6ac>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d027      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a20      	ldr	r2, [pc, #128]	@ (8002854 <HAL_DMA_IRQHandler+0x6b0>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d022      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a1f      	ldr	r2, [pc, #124]	@ (8002858 <HAL_DMA_IRQHandler+0x6b4>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d01d      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a1d      	ldr	r2, [pc, #116]	@ (800285c <HAL_DMA_IRQHandler+0x6b8>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d018      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a1c      	ldr	r2, [pc, #112]	@ (8002860 <HAL_DMA_IRQHandler+0x6bc>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d013      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a1a      	ldr	r2, [pc, #104]	@ (8002864 <HAL_DMA_IRQHandler+0x6c0>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d00e      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a19      	ldr	r2, [pc, #100]	@ (8002868 <HAL_DMA_IRQHandler+0x6c4>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d009      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a17      	ldr	r2, [pc, #92]	@ (800286c <HAL_DMA_IRQHandler+0x6c8>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d004      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a16      	ldr	r2, [pc, #88]	@ (8002870 <HAL_DMA_IRQHandler+0x6cc>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d12b      	bne.n	8002874 <HAL_DMA_IRQHandler+0x6d0>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f003 0310 	and.w	r3, r3, #16
 8002826:	2b00      	cmp	r3, #0
 8002828:	bf14      	ite	ne
 800282a:	2301      	movne	r3, #1
 800282c:	2300      	moveq	r3, #0
 800282e:	b2db      	uxtb	r3, r3
 8002830:	e02a      	b.n	8002888 <HAL_DMA_IRQHandler+0x6e4>
 8002832:	bf00      	nop
 8002834:	40020010 	.word	0x40020010
 8002838:	40020028 	.word	0x40020028
 800283c:	40020040 	.word	0x40020040
 8002840:	40020058 	.word	0x40020058
 8002844:	40020070 	.word	0x40020070
 8002848:	40020088 	.word	0x40020088
 800284c:	400200a0 	.word	0x400200a0
 8002850:	400200b8 	.word	0x400200b8
 8002854:	40020410 	.word	0x40020410
 8002858:	40020428 	.word	0x40020428
 800285c:	40020440 	.word	0x40020440
 8002860:	40020458 	.word	0x40020458
 8002864:	40020470 	.word	0x40020470
 8002868:	40020488 	.word	0x40020488
 800286c:	400204a0 	.word	0x400204a0
 8002870:	400204b8 	.word	0x400204b8
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f003 0302 	and.w	r3, r3, #2
 800287e:	2b00      	cmp	r3, #0
 8002880:	bf14      	ite	ne
 8002882:	2301      	movne	r3, #1
 8002884:	2300      	moveq	r3, #0
 8002886:	b2db      	uxtb	r3, r3
 8002888:	2b00      	cmp	r3, #0
 800288a:	f000 8087 	beq.w	800299c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002892:	f003 031f 	and.w	r3, r3, #31
 8002896:	2220      	movs	r2, #32
 8002898:	409a      	lsls	r2, r3
 800289a:	6a3b      	ldr	r3, [r7, #32]
 800289c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028a4:	b2db      	uxtb	r3, r3
 80028a6:	2b04      	cmp	r3, #4
 80028a8:	d139      	bne.n	800291e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f022 0216 	bic.w	r2, r2, #22
 80028b8:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	695a      	ldr	r2, [r3, #20]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80028c8:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d103      	bne.n	80028da <HAL_DMA_IRQHandler+0x736>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d007      	beq.n	80028ea <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f022 0208 	bic.w	r2, r2, #8
 80028e8:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028ee:	f003 031f 	and.w	r3, r3, #31
 80028f2:	223f      	movs	r2, #63	@ 0x3f
 80028f4:	409a      	lsls	r2, r3
 80028f6:	6a3b      	ldr	r3, [r7, #32]
 80028f8:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2201      	movs	r2, #1
 80028fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2200      	movs	r2, #0
 8002906:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800290e:	2b00      	cmp	r3, #0
 8002910:	f000 834a 	beq.w	8002fa8 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002918:	6878      	ldr	r0, [r7, #4]
 800291a:	4798      	blx	r3
          }
          return;
 800291c:	e344      	b.n	8002fa8 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002928:	2b00      	cmp	r3, #0
 800292a:	d018      	beq.n	800295e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002936:	2b00      	cmp	r3, #0
 8002938:	d108      	bne.n	800294c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800293e:	2b00      	cmp	r3, #0
 8002940:	d02c      	beq.n	800299c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	4798      	blx	r3
 800294a:	e027      	b.n	800299c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002950:	2b00      	cmp	r3, #0
 8002952:	d023      	beq.n	800299c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002958:	6878      	ldr	r0, [r7, #4]
 800295a:	4798      	blx	r3
 800295c:	e01e      	b.n	800299c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002968:	2b00      	cmp	r3, #0
 800296a:	d10f      	bne.n	800298c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f022 0210 	bic.w	r2, r2, #16
 800297a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2201      	movs	r2, #1
 8002980:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2200      	movs	r2, #0
 8002988:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002990:	2b00      	cmp	r3, #0
 8002992:	d003      	beq.n	800299c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	f000 8306 	beq.w	8002fb2 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029aa:	f003 0301 	and.w	r3, r3, #1
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	f000 8088 	beq.w	8002ac4 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2204      	movs	r2, #4
 80029b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a7a      	ldr	r2, [pc, #488]	@ (8002bac <HAL_DMA_IRQHandler+0xa08>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d04a      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a79      	ldr	r2, [pc, #484]	@ (8002bb0 <HAL_DMA_IRQHandler+0xa0c>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d045      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a77      	ldr	r2, [pc, #476]	@ (8002bb4 <HAL_DMA_IRQHandler+0xa10>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d040      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a76      	ldr	r2, [pc, #472]	@ (8002bb8 <HAL_DMA_IRQHandler+0xa14>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d03b      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a74      	ldr	r2, [pc, #464]	@ (8002bbc <HAL_DMA_IRQHandler+0xa18>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d036      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a73      	ldr	r2, [pc, #460]	@ (8002bc0 <HAL_DMA_IRQHandler+0xa1c>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d031      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a71      	ldr	r2, [pc, #452]	@ (8002bc4 <HAL_DMA_IRQHandler+0xa20>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d02c      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a70      	ldr	r2, [pc, #448]	@ (8002bc8 <HAL_DMA_IRQHandler+0xa24>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d027      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a6e      	ldr	r2, [pc, #440]	@ (8002bcc <HAL_DMA_IRQHandler+0xa28>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d022      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a6d      	ldr	r2, [pc, #436]	@ (8002bd0 <HAL_DMA_IRQHandler+0xa2c>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d01d      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a6b      	ldr	r2, [pc, #428]	@ (8002bd4 <HAL_DMA_IRQHandler+0xa30>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d018      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a6a      	ldr	r2, [pc, #424]	@ (8002bd8 <HAL_DMA_IRQHandler+0xa34>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d013      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a68      	ldr	r2, [pc, #416]	@ (8002bdc <HAL_DMA_IRQHandler+0xa38>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d00e      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a67      	ldr	r2, [pc, #412]	@ (8002be0 <HAL_DMA_IRQHandler+0xa3c>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d009      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a65      	ldr	r2, [pc, #404]	@ (8002be4 <HAL_DMA_IRQHandler+0xa40>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d004      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a64      	ldr	r2, [pc, #400]	@ (8002be8 <HAL_DMA_IRQHandler+0xa44>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d108      	bne.n	8002a6e <HAL_DMA_IRQHandler+0x8ca>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f022 0201 	bic.w	r2, r2, #1
 8002a6a:	601a      	str	r2, [r3, #0]
 8002a6c:	e007      	b.n	8002a7e <HAL_DMA_IRQHandler+0x8da>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f022 0201 	bic.w	r2, r2, #1
 8002a7c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	3301      	adds	r3, #1
 8002a82:	60fb      	str	r3, [r7, #12]
 8002a84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a86:	429a      	cmp	r2, r3
 8002a88:	d307      	bcc.n	8002a9a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 0301 	and.w	r3, r3, #1
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d1f2      	bne.n	8002a7e <HAL_DMA_IRQHandler+0x8da>
 8002a98:	e000      	b.n	8002a9c <HAL_DMA_IRQHandler+0x8f8>
            break;
 8002a9a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 0301 	and.w	r3, r3, #1
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d004      	beq.n	8002ab4 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2203      	movs	r2, #3
 8002aae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8002ab2:	e003      	b.n	8002abc <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	f000 8272 	beq.w	8002fb2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	4798      	blx	r3
 8002ad6:	e26c      	b.n	8002fb2 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a43      	ldr	r2, [pc, #268]	@ (8002bec <HAL_DMA_IRQHandler+0xa48>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d022      	beq.n	8002b28 <HAL_DMA_IRQHandler+0x984>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a42      	ldr	r2, [pc, #264]	@ (8002bf0 <HAL_DMA_IRQHandler+0xa4c>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d01d      	beq.n	8002b28 <HAL_DMA_IRQHandler+0x984>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a40      	ldr	r2, [pc, #256]	@ (8002bf4 <HAL_DMA_IRQHandler+0xa50>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d018      	beq.n	8002b28 <HAL_DMA_IRQHandler+0x984>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a3f      	ldr	r2, [pc, #252]	@ (8002bf8 <HAL_DMA_IRQHandler+0xa54>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d013      	beq.n	8002b28 <HAL_DMA_IRQHandler+0x984>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a3d      	ldr	r2, [pc, #244]	@ (8002bfc <HAL_DMA_IRQHandler+0xa58>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d00e      	beq.n	8002b28 <HAL_DMA_IRQHandler+0x984>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a3c      	ldr	r2, [pc, #240]	@ (8002c00 <HAL_DMA_IRQHandler+0xa5c>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d009      	beq.n	8002b28 <HAL_DMA_IRQHandler+0x984>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a3a      	ldr	r2, [pc, #232]	@ (8002c04 <HAL_DMA_IRQHandler+0xa60>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d004      	beq.n	8002b28 <HAL_DMA_IRQHandler+0x984>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a39      	ldr	r2, [pc, #228]	@ (8002c08 <HAL_DMA_IRQHandler+0xa64>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d101      	bne.n	8002b2c <HAL_DMA_IRQHandler+0x988>
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e000      	b.n	8002b2e <HAL_DMA_IRQHandler+0x98a>
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	f000 823f 	beq.w	8002fb2 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b40:	f003 031f 	and.w	r3, r3, #31
 8002b44:	2204      	movs	r2, #4
 8002b46:	409a      	lsls	r2, r3
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	f000 80cd 	beq.w	8002cec <HAL_DMA_IRQHandler+0xb48>
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	f003 0304 	and.w	r3, r3, #4
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	f000 80c7 	beq.w	8002cec <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b62:	f003 031f 	and.w	r3, r3, #31
 8002b66:	2204      	movs	r2, #4
 8002b68:	409a      	lsls	r2, r3
 8002b6a:	69fb      	ldr	r3, [r7, #28]
 8002b6c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d049      	beq.n	8002c0c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d109      	bne.n	8002b96 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	f000 8210 	beq.w	8002fac <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b90:	6878      	ldr	r0, [r7, #4]
 8002b92:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002b94:	e20a      	b.n	8002fac <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	f000 8206 	beq.w	8002fac <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ba4:	6878      	ldr	r0, [r7, #4]
 8002ba6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002ba8:	e200      	b.n	8002fac <HAL_DMA_IRQHandler+0xe08>
 8002baa:	bf00      	nop
 8002bac:	40020010 	.word	0x40020010
 8002bb0:	40020028 	.word	0x40020028
 8002bb4:	40020040 	.word	0x40020040
 8002bb8:	40020058 	.word	0x40020058
 8002bbc:	40020070 	.word	0x40020070
 8002bc0:	40020088 	.word	0x40020088
 8002bc4:	400200a0 	.word	0x400200a0
 8002bc8:	400200b8 	.word	0x400200b8
 8002bcc:	40020410 	.word	0x40020410
 8002bd0:	40020428 	.word	0x40020428
 8002bd4:	40020440 	.word	0x40020440
 8002bd8:	40020458 	.word	0x40020458
 8002bdc:	40020470 	.word	0x40020470
 8002be0:	40020488 	.word	0x40020488
 8002be4:	400204a0 	.word	0x400204a0
 8002be8:	400204b8 	.word	0x400204b8
 8002bec:	58025408 	.word	0x58025408
 8002bf0:	5802541c 	.word	0x5802541c
 8002bf4:	58025430 	.word	0x58025430
 8002bf8:	58025444 	.word	0x58025444
 8002bfc:	58025458 	.word	0x58025458
 8002c00:	5802546c 	.word	0x5802546c
 8002c04:	58025480 	.word	0x58025480
 8002c08:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002c0c:	693b      	ldr	r3, [r7, #16]
 8002c0e:	f003 0320 	and.w	r3, r3, #32
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d160      	bne.n	8002cd8 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a7f      	ldr	r2, [pc, #508]	@ (8002e18 <HAL_DMA_IRQHandler+0xc74>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d04a      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a7d      	ldr	r2, [pc, #500]	@ (8002e1c <HAL_DMA_IRQHandler+0xc78>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d045      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a7c      	ldr	r2, [pc, #496]	@ (8002e20 <HAL_DMA_IRQHandler+0xc7c>)
 8002c30:	4293      	cmp	r3, r2
 8002c32:	d040      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a7a      	ldr	r2, [pc, #488]	@ (8002e24 <HAL_DMA_IRQHandler+0xc80>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d03b      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a79      	ldr	r2, [pc, #484]	@ (8002e28 <HAL_DMA_IRQHandler+0xc84>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d036      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a77      	ldr	r2, [pc, #476]	@ (8002e2c <HAL_DMA_IRQHandler+0xc88>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d031      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4a76      	ldr	r2, [pc, #472]	@ (8002e30 <HAL_DMA_IRQHandler+0xc8c>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d02c      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a74      	ldr	r2, [pc, #464]	@ (8002e34 <HAL_DMA_IRQHandler+0xc90>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d027      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a73      	ldr	r2, [pc, #460]	@ (8002e38 <HAL_DMA_IRQHandler+0xc94>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d022      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a71      	ldr	r2, [pc, #452]	@ (8002e3c <HAL_DMA_IRQHandler+0xc98>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d01d      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4a70      	ldr	r2, [pc, #448]	@ (8002e40 <HAL_DMA_IRQHandler+0xc9c>)
 8002c80:	4293      	cmp	r3, r2
 8002c82:	d018      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a6e      	ldr	r2, [pc, #440]	@ (8002e44 <HAL_DMA_IRQHandler+0xca0>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d013      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a6d      	ldr	r2, [pc, #436]	@ (8002e48 <HAL_DMA_IRQHandler+0xca4>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d00e      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a6b      	ldr	r2, [pc, #428]	@ (8002e4c <HAL_DMA_IRQHandler+0xca8>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d009      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a6a      	ldr	r2, [pc, #424]	@ (8002e50 <HAL_DMA_IRQHandler+0xcac>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d004      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a68      	ldr	r2, [pc, #416]	@ (8002e54 <HAL_DMA_IRQHandler+0xcb0>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d108      	bne.n	8002cc8 <HAL_DMA_IRQHandler+0xb24>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f022 0208 	bic.w	r2, r2, #8
 8002cc4:	601a      	str	r2, [r3, #0]
 8002cc6:	e007      	b.n	8002cd8 <HAL_DMA_IRQHandler+0xb34>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f022 0204 	bic.w	r2, r2, #4
 8002cd6:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	f000 8165 	beq.w	8002fac <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002cea:	e15f      	b.n	8002fac <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cf0:	f003 031f 	and.w	r3, r3, #31
 8002cf4:	2202      	movs	r2, #2
 8002cf6:	409a      	lsls	r2, r3
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	f000 80c5 	beq.w	8002e8c <HAL_DMA_IRQHandler+0xce8>
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	f003 0302 	and.w	r3, r3, #2
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	f000 80bf 	beq.w	8002e8c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d12:	f003 031f 	and.w	r3, r3, #31
 8002d16:	2202      	movs	r2, #2
 8002d18:	409a      	lsls	r2, r3
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d018      	beq.n	8002d5a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d109      	bne.n	8002d46 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	f000 813a 	beq.w	8002fb0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002d44:	e134      	b.n	8002fb0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	f000 8130 	beq.w	8002fb0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d54:	6878      	ldr	r0, [r7, #4]
 8002d56:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002d58:	e12a      	b.n	8002fb0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	f003 0320 	and.w	r3, r3, #32
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	f040 8089 	bne.w	8002e78 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a2b      	ldr	r2, [pc, #172]	@ (8002e18 <HAL_DMA_IRQHandler+0xc74>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d04a      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a29      	ldr	r2, [pc, #164]	@ (8002e1c <HAL_DMA_IRQHandler+0xc78>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d045      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a28      	ldr	r2, [pc, #160]	@ (8002e20 <HAL_DMA_IRQHandler+0xc7c>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d040      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a26      	ldr	r2, [pc, #152]	@ (8002e24 <HAL_DMA_IRQHandler+0xc80>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d03b      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a25      	ldr	r2, [pc, #148]	@ (8002e28 <HAL_DMA_IRQHandler+0xc84>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d036      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a23      	ldr	r2, [pc, #140]	@ (8002e2c <HAL_DMA_IRQHandler+0xc88>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d031      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4a22      	ldr	r2, [pc, #136]	@ (8002e30 <HAL_DMA_IRQHandler+0xc8c>)
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d02c      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a20      	ldr	r2, [pc, #128]	@ (8002e34 <HAL_DMA_IRQHandler+0xc90>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d027      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a1f      	ldr	r2, [pc, #124]	@ (8002e38 <HAL_DMA_IRQHandler+0xc94>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d022      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a1d      	ldr	r2, [pc, #116]	@ (8002e3c <HAL_DMA_IRQHandler+0xc98>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d01d      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a1c      	ldr	r2, [pc, #112]	@ (8002e40 <HAL_DMA_IRQHandler+0xc9c>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d018      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a1a      	ldr	r2, [pc, #104]	@ (8002e44 <HAL_DMA_IRQHandler+0xca0>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d013      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a19      	ldr	r2, [pc, #100]	@ (8002e48 <HAL_DMA_IRQHandler+0xca4>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d00e      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a17      	ldr	r2, [pc, #92]	@ (8002e4c <HAL_DMA_IRQHandler+0xca8>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d009      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4a16      	ldr	r2, [pc, #88]	@ (8002e50 <HAL_DMA_IRQHandler+0xcac>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d004      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a14      	ldr	r2, [pc, #80]	@ (8002e54 <HAL_DMA_IRQHandler+0xcb0>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d128      	bne.n	8002e58 <HAL_DMA_IRQHandler+0xcb4>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f022 0214 	bic.w	r2, r2, #20
 8002e14:	601a      	str	r2, [r3, #0]
 8002e16:	e027      	b.n	8002e68 <HAL_DMA_IRQHandler+0xcc4>
 8002e18:	40020010 	.word	0x40020010
 8002e1c:	40020028 	.word	0x40020028
 8002e20:	40020040 	.word	0x40020040
 8002e24:	40020058 	.word	0x40020058
 8002e28:	40020070 	.word	0x40020070
 8002e2c:	40020088 	.word	0x40020088
 8002e30:	400200a0 	.word	0x400200a0
 8002e34:	400200b8 	.word	0x400200b8
 8002e38:	40020410 	.word	0x40020410
 8002e3c:	40020428 	.word	0x40020428
 8002e40:	40020440 	.word	0x40020440
 8002e44:	40020458 	.word	0x40020458
 8002e48:	40020470 	.word	0x40020470
 8002e4c:	40020488 	.word	0x40020488
 8002e50:	400204a0 	.word	0x400204a0
 8002e54:	400204b8 	.word	0x400204b8
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f022 020a 	bic.w	r2, r2, #10
 8002e66:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2200      	movs	r2, #0
 8002e74:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	f000 8097 	beq.w	8002fb0 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e86:	6878      	ldr	r0, [r7, #4]
 8002e88:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002e8a:	e091      	b.n	8002fb0 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e90:	f003 031f 	and.w	r3, r3, #31
 8002e94:	2208      	movs	r2, #8
 8002e96:	409a      	lsls	r2, r3
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	f000 8088 	beq.w	8002fb2 <HAL_DMA_IRQHandler+0xe0e>
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	f003 0308 	and.w	r3, r3, #8
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	f000 8082 	beq.w	8002fb2 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a41      	ldr	r2, [pc, #260]	@ (8002fb8 <HAL_DMA_IRQHandler+0xe14>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d04a      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a3f      	ldr	r2, [pc, #252]	@ (8002fbc <HAL_DMA_IRQHandler+0xe18>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d045      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a3e      	ldr	r2, [pc, #248]	@ (8002fc0 <HAL_DMA_IRQHandler+0xe1c>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d040      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a3c      	ldr	r2, [pc, #240]	@ (8002fc4 <HAL_DMA_IRQHandler+0xe20>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d03b      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4a3b      	ldr	r2, [pc, #236]	@ (8002fc8 <HAL_DMA_IRQHandler+0xe24>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d036      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a39      	ldr	r2, [pc, #228]	@ (8002fcc <HAL_DMA_IRQHandler+0xe28>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d031      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a38      	ldr	r2, [pc, #224]	@ (8002fd0 <HAL_DMA_IRQHandler+0xe2c>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d02c      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a36      	ldr	r2, [pc, #216]	@ (8002fd4 <HAL_DMA_IRQHandler+0xe30>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d027      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a35      	ldr	r2, [pc, #212]	@ (8002fd8 <HAL_DMA_IRQHandler+0xe34>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d022      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a33      	ldr	r2, [pc, #204]	@ (8002fdc <HAL_DMA_IRQHandler+0xe38>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d01d      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4a32      	ldr	r2, [pc, #200]	@ (8002fe0 <HAL_DMA_IRQHandler+0xe3c>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d018      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a30      	ldr	r2, [pc, #192]	@ (8002fe4 <HAL_DMA_IRQHandler+0xe40>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d013      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4a2f      	ldr	r2, [pc, #188]	@ (8002fe8 <HAL_DMA_IRQHandler+0xe44>)
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d00e      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a2d      	ldr	r2, [pc, #180]	@ (8002fec <HAL_DMA_IRQHandler+0xe48>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d009      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a2c      	ldr	r2, [pc, #176]	@ (8002ff0 <HAL_DMA_IRQHandler+0xe4c>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d004      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a2a      	ldr	r2, [pc, #168]	@ (8002ff4 <HAL_DMA_IRQHandler+0xe50>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d108      	bne.n	8002f60 <HAL_DMA_IRQHandler+0xdbc>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f022 021c 	bic.w	r2, r2, #28
 8002f5c:	601a      	str	r2, [r3, #0]
 8002f5e:	e007      	b.n	8002f70 <HAL_DMA_IRQHandler+0xdcc>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f022 020e 	bic.w	r2, r2, #14
 8002f6e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f74:	f003 031f 	and.w	r3, r3, #31
 8002f78:	2201      	movs	r2, #1
 8002f7a:	409a      	lsls	r2, r3
 8002f7c:	69fb      	ldr	r3, [r7, #28]
 8002f7e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2201      	movs	r2, #1
 8002f84:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2201      	movs	r2, #1
 8002f8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2200      	movs	r2, #0
 8002f92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d009      	beq.n	8002fb2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	4798      	blx	r3
 8002fa6:	e004      	b.n	8002fb2 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8002fa8:	bf00      	nop
 8002faa:	e002      	b.n	8002fb2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002fac:	bf00      	nop
 8002fae:	e000      	b.n	8002fb2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002fb0:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8002fb2:	3728      	adds	r7, #40	@ 0x28
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	40020010 	.word	0x40020010
 8002fbc:	40020028 	.word	0x40020028
 8002fc0:	40020040 	.word	0x40020040
 8002fc4:	40020058 	.word	0x40020058
 8002fc8:	40020070 	.word	0x40020070
 8002fcc:	40020088 	.word	0x40020088
 8002fd0:	400200a0 	.word	0x400200a0
 8002fd4:	400200b8 	.word	0x400200b8
 8002fd8:	40020410 	.word	0x40020410
 8002fdc:	40020428 	.word	0x40020428
 8002fe0:	40020440 	.word	0x40020440
 8002fe4:	40020458 	.word	0x40020458
 8002fe8:	40020470 	.word	0x40020470
 8002fec:	40020488 	.word	0x40020488
 8002ff0:	400204a0 	.word	0x400204a0
 8002ff4:	400204b8 	.word	0x400204b8

08002ff8 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b083      	sub	sp, #12
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8003004:	4618      	mov	r0, r3
 8003006:	370c      	adds	r7, #12
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr

08003010 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003010:	b480      	push	{r7}
 8003012:	b087      	sub	sp, #28
 8003014:	af00      	add	r7, sp, #0
 8003016:	60f8      	str	r0, [r7, #12]
 8003018:	60b9      	str	r1, [r7, #8]
 800301a:	607a      	str	r2, [r7, #4]
 800301c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003022:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003028:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4a7f      	ldr	r2, [pc, #508]	@ (800322c <DMA_SetConfig+0x21c>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d072      	beq.n	800311a <DMA_SetConfig+0x10a>
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4a7d      	ldr	r2, [pc, #500]	@ (8003230 <DMA_SetConfig+0x220>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d06d      	beq.n	800311a <DMA_SetConfig+0x10a>
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a7c      	ldr	r2, [pc, #496]	@ (8003234 <DMA_SetConfig+0x224>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d068      	beq.n	800311a <DMA_SetConfig+0x10a>
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a7a      	ldr	r2, [pc, #488]	@ (8003238 <DMA_SetConfig+0x228>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d063      	beq.n	800311a <DMA_SetConfig+0x10a>
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a79      	ldr	r2, [pc, #484]	@ (800323c <DMA_SetConfig+0x22c>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d05e      	beq.n	800311a <DMA_SetConfig+0x10a>
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a77      	ldr	r2, [pc, #476]	@ (8003240 <DMA_SetConfig+0x230>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d059      	beq.n	800311a <DMA_SetConfig+0x10a>
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a76      	ldr	r2, [pc, #472]	@ (8003244 <DMA_SetConfig+0x234>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d054      	beq.n	800311a <DMA_SetConfig+0x10a>
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a74      	ldr	r2, [pc, #464]	@ (8003248 <DMA_SetConfig+0x238>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d04f      	beq.n	800311a <DMA_SetConfig+0x10a>
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a73      	ldr	r2, [pc, #460]	@ (800324c <DMA_SetConfig+0x23c>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d04a      	beq.n	800311a <DMA_SetConfig+0x10a>
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a71      	ldr	r2, [pc, #452]	@ (8003250 <DMA_SetConfig+0x240>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d045      	beq.n	800311a <DMA_SetConfig+0x10a>
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4a70      	ldr	r2, [pc, #448]	@ (8003254 <DMA_SetConfig+0x244>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d040      	beq.n	800311a <DMA_SetConfig+0x10a>
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a6e      	ldr	r2, [pc, #440]	@ (8003258 <DMA_SetConfig+0x248>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d03b      	beq.n	800311a <DMA_SetConfig+0x10a>
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a6d      	ldr	r2, [pc, #436]	@ (800325c <DMA_SetConfig+0x24c>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d036      	beq.n	800311a <DMA_SetConfig+0x10a>
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a6b      	ldr	r2, [pc, #428]	@ (8003260 <DMA_SetConfig+0x250>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d031      	beq.n	800311a <DMA_SetConfig+0x10a>
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a6a      	ldr	r2, [pc, #424]	@ (8003264 <DMA_SetConfig+0x254>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d02c      	beq.n	800311a <DMA_SetConfig+0x10a>
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a68      	ldr	r2, [pc, #416]	@ (8003268 <DMA_SetConfig+0x258>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d027      	beq.n	800311a <DMA_SetConfig+0x10a>
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a67      	ldr	r2, [pc, #412]	@ (800326c <DMA_SetConfig+0x25c>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d022      	beq.n	800311a <DMA_SetConfig+0x10a>
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a65      	ldr	r2, [pc, #404]	@ (8003270 <DMA_SetConfig+0x260>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d01d      	beq.n	800311a <DMA_SetConfig+0x10a>
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a64      	ldr	r2, [pc, #400]	@ (8003274 <DMA_SetConfig+0x264>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d018      	beq.n	800311a <DMA_SetConfig+0x10a>
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a62      	ldr	r2, [pc, #392]	@ (8003278 <DMA_SetConfig+0x268>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d013      	beq.n	800311a <DMA_SetConfig+0x10a>
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a61      	ldr	r2, [pc, #388]	@ (800327c <DMA_SetConfig+0x26c>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d00e      	beq.n	800311a <DMA_SetConfig+0x10a>
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a5f      	ldr	r2, [pc, #380]	@ (8003280 <DMA_SetConfig+0x270>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d009      	beq.n	800311a <DMA_SetConfig+0x10a>
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a5e      	ldr	r2, [pc, #376]	@ (8003284 <DMA_SetConfig+0x274>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d004      	beq.n	800311a <DMA_SetConfig+0x10a>
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a5c      	ldr	r2, [pc, #368]	@ (8003288 <DMA_SetConfig+0x278>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d101      	bne.n	800311e <DMA_SetConfig+0x10e>
 800311a:	2301      	movs	r3, #1
 800311c:	e000      	b.n	8003120 <DMA_SetConfig+0x110>
 800311e:	2300      	movs	r3, #0
 8003120:	2b00      	cmp	r3, #0
 8003122:	d00d      	beq.n	8003140 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003128:	68fa      	ldr	r2, [r7, #12]
 800312a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800312c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003132:	2b00      	cmp	r3, #0
 8003134:	d004      	beq.n	8003140 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800313a:	68fa      	ldr	r2, [r7, #12]
 800313c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800313e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a39      	ldr	r2, [pc, #228]	@ (800322c <DMA_SetConfig+0x21c>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d04a      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a38      	ldr	r2, [pc, #224]	@ (8003230 <DMA_SetConfig+0x220>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d045      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a36      	ldr	r2, [pc, #216]	@ (8003234 <DMA_SetConfig+0x224>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d040      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a35      	ldr	r2, [pc, #212]	@ (8003238 <DMA_SetConfig+0x228>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d03b      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a33      	ldr	r2, [pc, #204]	@ (800323c <DMA_SetConfig+0x22c>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d036      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a32      	ldr	r2, [pc, #200]	@ (8003240 <DMA_SetConfig+0x230>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d031      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a30      	ldr	r2, [pc, #192]	@ (8003244 <DMA_SetConfig+0x234>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d02c      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a2f      	ldr	r2, [pc, #188]	@ (8003248 <DMA_SetConfig+0x238>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d027      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a2d      	ldr	r2, [pc, #180]	@ (800324c <DMA_SetConfig+0x23c>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d022      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a2c      	ldr	r2, [pc, #176]	@ (8003250 <DMA_SetConfig+0x240>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d01d      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a2a      	ldr	r2, [pc, #168]	@ (8003254 <DMA_SetConfig+0x244>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d018      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a29      	ldr	r2, [pc, #164]	@ (8003258 <DMA_SetConfig+0x248>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d013      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a27      	ldr	r2, [pc, #156]	@ (800325c <DMA_SetConfig+0x24c>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d00e      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a26      	ldr	r2, [pc, #152]	@ (8003260 <DMA_SetConfig+0x250>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d009      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a24      	ldr	r2, [pc, #144]	@ (8003264 <DMA_SetConfig+0x254>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d004      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a23      	ldr	r2, [pc, #140]	@ (8003268 <DMA_SetConfig+0x258>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d101      	bne.n	80031e4 <DMA_SetConfig+0x1d4>
 80031e0:	2301      	movs	r3, #1
 80031e2:	e000      	b.n	80031e6 <DMA_SetConfig+0x1d6>
 80031e4:	2300      	movs	r3, #0
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d059      	beq.n	800329e <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031ee:	f003 031f 	and.w	r3, r3, #31
 80031f2:	223f      	movs	r2, #63	@ 0x3f
 80031f4:	409a      	lsls	r2, r3
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003208:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	683a      	ldr	r2, [r7, #0]
 8003210:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	2b40      	cmp	r3, #64	@ 0x40
 8003218:	d138      	bne.n	800328c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	687a      	ldr	r2, [r7, #4]
 8003220:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	68ba      	ldr	r2, [r7, #8]
 8003228:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800322a:	e086      	b.n	800333a <DMA_SetConfig+0x32a>
 800322c:	40020010 	.word	0x40020010
 8003230:	40020028 	.word	0x40020028
 8003234:	40020040 	.word	0x40020040
 8003238:	40020058 	.word	0x40020058
 800323c:	40020070 	.word	0x40020070
 8003240:	40020088 	.word	0x40020088
 8003244:	400200a0 	.word	0x400200a0
 8003248:	400200b8 	.word	0x400200b8
 800324c:	40020410 	.word	0x40020410
 8003250:	40020428 	.word	0x40020428
 8003254:	40020440 	.word	0x40020440
 8003258:	40020458 	.word	0x40020458
 800325c:	40020470 	.word	0x40020470
 8003260:	40020488 	.word	0x40020488
 8003264:	400204a0 	.word	0x400204a0
 8003268:	400204b8 	.word	0x400204b8
 800326c:	58025408 	.word	0x58025408
 8003270:	5802541c 	.word	0x5802541c
 8003274:	58025430 	.word	0x58025430
 8003278:	58025444 	.word	0x58025444
 800327c:	58025458 	.word	0x58025458
 8003280:	5802546c 	.word	0x5802546c
 8003284:	58025480 	.word	0x58025480
 8003288:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	68ba      	ldr	r2, [r7, #8]
 8003292:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	687a      	ldr	r2, [r7, #4]
 800329a:	60da      	str	r2, [r3, #12]
}
 800329c:	e04d      	b.n	800333a <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a29      	ldr	r2, [pc, #164]	@ (8003348 <DMA_SetConfig+0x338>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d022      	beq.n	80032ee <DMA_SetConfig+0x2de>
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a27      	ldr	r2, [pc, #156]	@ (800334c <DMA_SetConfig+0x33c>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d01d      	beq.n	80032ee <DMA_SetConfig+0x2de>
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a26      	ldr	r2, [pc, #152]	@ (8003350 <DMA_SetConfig+0x340>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d018      	beq.n	80032ee <DMA_SetConfig+0x2de>
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a24      	ldr	r2, [pc, #144]	@ (8003354 <DMA_SetConfig+0x344>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d013      	beq.n	80032ee <DMA_SetConfig+0x2de>
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a23      	ldr	r2, [pc, #140]	@ (8003358 <DMA_SetConfig+0x348>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d00e      	beq.n	80032ee <DMA_SetConfig+0x2de>
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a21      	ldr	r2, [pc, #132]	@ (800335c <DMA_SetConfig+0x34c>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d009      	beq.n	80032ee <DMA_SetConfig+0x2de>
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a20      	ldr	r2, [pc, #128]	@ (8003360 <DMA_SetConfig+0x350>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d004      	beq.n	80032ee <DMA_SetConfig+0x2de>
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a1e      	ldr	r2, [pc, #120]	@ (8003364 <DMA_SetConfig+0x354>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d101      	bne.n	80032f2 <DMA_SetConfig+0x2e2>
 80032ee:	2301      	movs	r3, #1
 80032f0:	e000      	b.n	80032f4 <DMA_SetConfig+0x2e4>
 80032f2:	2300      	movs	r3, #0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d020      	beq.n	800333a <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032fc:	f003 031f 	and.w	r3, r3, #31
 8003300:	2201      	movs	r2, #1
 8003302:	409a      	lsls	r2, r3
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	683a      	ldr	r2, [r7, #0]
 800330e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	2b40      	cmp	r3, #64	@ 0x40
 8003316:	d108      	bne.n	800332a <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	687a      	ldr	r2, [r7, #4]
 800331e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	68ba      	ldr	r2, [r7, #8]
 8003326:	60da      	str	r2, [r3, #12]
}
 8003328:	e007      	b.n	800333a <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	68ba      	ldr	r2, [r7, #8]
 8003330:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	687a      	ldr	r2, [r7, #4]
 8003338:	60da      	str	r2, [r3, #12]
}
 800333a:	bf00      	nop
 800333c:	371c      	adds	r7, #28
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	58025408 	.word	0x58025408
 800334c:	5802541c 	.word	0x5802541c
 8003350:	58025430 	.word	0x58025430
 8003354:	58025444 	.word	0x58025444
 8003358:	58025458 	.word	0x58025458
 800335c:	5802546c 	.word	0x5802546c
 8003360:	58025480 	.word	0x58025480
 8003364:	58025494 	.word	0x58025494

08003368 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003368:	b480      	push	{r7}
 800336a:	b085      	sub	sp, #20
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a42      	ldr	r2, [pc, #264]	@ (8003480 <DMA_CalcBaseAndBitshift+0x118>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d04a      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4a41      	ldr	r2, [pc, #260]	@ (8003484 <DMA_CalcBaseAndBitshift+0x11c>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d045      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a3f      	ldr	r2, [pc, #252]	@ (8003488 <DMA_CalcBaseAndBitshift+0x120>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d040      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a3e      	ldr	r2, [pc, #248]	@ (800348c <DMA_CalcBaseAndBitshift+0x124>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d03b      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a3c      	ldr	r2, [pc, #240]	@ (8003490 <DMA_CalcBaseAndBitshift+0x128>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d036      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a3b      	ldr	r2, [pc, #236]	@ (8003494 <DMA_CalcBaseAndBitshift+0x12c>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d031      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a39      	ldr	r2, [pc, #228]	@ (8003498 <DMA_CalcBaseAndBitshift+0x130>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d02c      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a38      	ldr	r2, [pc, #224]	@ (800349c <DMA_CalcBaseAndBitshift+0x134>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d027      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a36      	ldr	r2, [pc, #216]	@ (80034a0 <DMA_CalcBaseAndBitshift+0x138>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d022      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a35      	ldr	r2, [pc, #212]	@ (80034a4 <DMA_CalcBaseAndBitshift+0x13c>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d01d      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a33      	ldr	r2, [pc, #204]	@ (80034a8 <DMA_CalcBaseAndBitshift+0x140>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d018      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a32      	ldr	r2, [pc, #200]	@ (80034ac <DMA_CalcBaseAndBitshift+0x144>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d013      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a30      	ldr	r2, [pc, #192]	@ (80034b0 <DMA_CalcBaseAndBitshift+0x148>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d00e      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a2f      	ldr	r2, [pc, #188]	@ (80034b4 <DMA_CalcBaseAndBitshift+0x14c>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d009      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a2d      	ldr	r2, [pc, #180]	@ (80034b8 <DMA_CalcBaseAndBitshift+0x150>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d004      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a2c      	ldr	r2, [pc, #176]	@ (80034bc <DMA_CalcBaseAndBitshift+0x154>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d101      	bne.n	8003414 <DMA_CalcBaseAndBitshift+0xac>
 8003410:	2301      	movs	r3, #1
 8003412:	e000      	b.n	8003416 <DMA_CalcBaseAndBitshift+0xae>
 8003414:	2300      	movs	r3, #0
 8003416:	2b00      	cmp	r3, #0
 8003418:	d024      	beq.n	8003464 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	b2db      	uxtb	r3, r3
 8003420:	3b10      	subs	r3, #16
 8003422:	4a27      	ldr	r2, [pc, #156]	@ (80034c0 <DMA_CalcBaseAndBitshift+0x158>)
 8003424:	fba2 2303 	umull	r2, r3, r2, r3
 8003428:	091b      	lsrs	r3, r3, #4
 800342a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	f003 0307 	and.w	r3, r3, #7
 8003432:	4a24      	ldr	r2, [pc, #144]	@ (80034c4 <DMA_CalcBaseAndBitshift+0x15c>)
 8003434:	5cd3      	ldrb	r3, [r2, r3]
 8003436:	461a      	mov	r2, r3
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2b03      	cmp	r3, #3
 8003440:	d908      	bls.n	8003454 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	461a      	mov	r2, r3
 8003448:	4b1f      	ldr	r3, [pc, #124]	@ (80034c8 <DMA_CalcBaseAndBitshift+0x160>)
 800344a:	4013      	ands	r3, r2
 800344c:	1d1a      	adds	r2, r3, #4
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	659a      	str	r2, [r3, #88]	@ 0x58
 8003452:	e00d      	b.n	8003470 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	461a      	mov	r2, r3
 800345a:	4b1b      	ldr	r3, [pc, #108]	@ (80034c8 <DMA_CalcBaseAndBitshift+0x160>)
 800345c:	4013      	ands	r3, r2
 800345e:	687a      	ldr	r2, [r7, #4]
 8003460:	6593      	str	r3, [r2, #88]	@ 0x58
 8003462:	e005      	b.n	8003470 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003474:	4618      	mov	r0, r3
 8003476:	3714      	adds	r7, #20
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr
 8003480:	40020010 	.word	0x40020010
 8003484:	40020028 	.word	0x40020028
 8003488:	40020040 	.word	0x40020040
 800348c:	40020058 	.word	0x40020058
 8003490:	40020070 	.word	0x40020070
 8003494:	40020088 	.word	0x40020088
 8003498:	400200a0 	.word	0x400200a0
 800349c:	400200b8 	.word	0x400200b8
 80034a0:	40020410 	.word	0x40020410
 80034a4:	40020428 	.word	0x40020428
 80034a8:	40020440 	.word	0x40020440
 80034ac:	40020458 	.word	0x40020458
 80034b0:	40020470 	.word	0x40020470
 80034b4:	40020488 	.word	0x40020488
 80034b8:	400204a0 	.word	0x400204a0
 80034bc:	400204b8 	.word	0x400204b8
 80034c0:	aaaaaaab 	.word	0xaaaaaaab
 80034c4:	0800b14c 	.word	0x0800b14c
 80034c8:	fffffc00 	.word	0xfffffc00

080034cc <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b085      	sub	sp, #20
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034d4:	2300      	movs	r3, #0
 80034d6:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	699b      	ldr	r3, [r3, #24]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d120      	bne.n	8003522 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034e4:	2b03      	cmp	r3, #3
 80034e6:	d858      	bhi.n	800359a <DMA_CheckFifoParam+0xce>
 80034e8:	a201      	add	r2, pc, #4	@ (adr r2, 80034f0 <DMA_CheckFifoParam+0x24>)
 80034ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034ee:	bf00      	nop
 80034f0:	08003501 	.word	0x08003501
 80034f4:	08003513 	.word	0x08003513
 80034f8:	08003501 	.word	0x08003501
 80034fc:	0800359b 	.word	0x0800359b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003504:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003508:	2b00      	cmp	r3, #0
 800350a:	d048      	beq.n	800359e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800350c:	2301      	movs	r3, #1
 800350e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003510:	e045      	b.n	800359e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003516:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800351a:	d142      	bne.n	80035a2 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800351c:	2301      	movs	r3, #1
 800351e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003520:	e03f      	b.n	80035a2 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	699b      	ldr	r3, [r3, #24]
 8003526:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800352a:	d123      	bne.n	8003574 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003530:	2b03      	cmp	r3, #3
 8003532:	d838      	bhi.n	80035a6 <DMA_CheckFifoParam+0xda>
 8003534:	a201      	add	r2, pc, #4	@ (adr r2, 800353c <DMA_CheckFifoParam+0x70>)
 8003536:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800353a:	bf00      	nop
 800353c:	0800354d 	.word	0x0800354d
 8003540:	08003553 	.word	0x08003553
 8003544:	0800354d 	.word	0x0800354d
 8003548:	08003565 	.word	0x08003565
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800354c:	2301      	movs	r3, #1
 800354e:	73fb      	strb	r3, [r7, #15]
        break;
 8003550:	e030      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003556:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d025      	beq.n	80035aa <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003562:	e022      	b.n	80035aa <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003568:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800356c:	d11f      	bne.n	80035ae <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003572:	e01c      	b.n	80035ae <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003578:	2b02      	cmp	r3, #2
 800357a:	d902      	bls.n	8003582 <DMA_CheckFifoParam+0xb6>
 800357c:	2b03      	cmp	r3, #3
 800357e:	d003      	beq.n	8003588 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8003580:	e018      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	73fb      	strb	r3, [r7, #15]
        break;
 8003586:	e015      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800358c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003590:	2b00      	cmp	r3, #0
 8003592:	d00e      	beq.n	80035b2 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	73fb      	strb	r3, [r7, #15]
    break;
 8003598:	e00b      	b.n	80035b2 <DMA_CheckFifoParam+0xe6>
        break;
 800359a:	bf00      	nop
 800359c:	e00a      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>
        break;
 800359e:	bf00      	nop
 80035a0:	e008      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>
        break;
 80035a2:	bf00      	nop
 80035a4:	e006      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>
        break;
 80035a6:	bf00      	nop
 80035a8:	e004      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>
        break;
 80035aa:	bf00      	nop
 80035ac:	e002      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>
        break;
 80035ae:	bf00      	nop
 80035b0:	e000      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>
    break;
 80035b2:	bf00      	nop
    }
  }

  return status;
 80035b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3714      	adds	r7, #20
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr
 80035c2:	bf00      	nop

080035c4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80035c4:	b480      	push	{r7}
 80035c6:	b085      	sub	sp, #20
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a38      	ldr	r2, [pc, #224]	@ (80036b8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d022      	beq.n	8003622 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a36      	ldr	r2, [pc, #216]	@ (80036bc <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d01d      	beq.n	8003622 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a35      	ldr	r2, [pc, #212]	@ (80036c0 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d018      	beq.n	8003622 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a33      	ldr	r2, [pc, #204]	@ (80036c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d013      	beq.n	8003622 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a32      	ldr	r2, [pc, #200]	@ (80036c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d00e      	beq.n	8003622 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a30      	ldr	r2, [pc, #192]	@ (80036cc <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d009      	beq.n	8003622 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a2f      	ldr	r2, [pc, #188]	@ (80036d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d004      	beq.n	8003622 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a2d      	ldr	r2, [pc, #180]	@ (80036d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d101      	bne.n	8003626 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8003622:	2301      	movs	r3, #1
 8003624:	e000      	b.n	8003628 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8003626:	2300      	movs	r3, #0
 8003628:	2b00      	cmp	r3, #0
 800362a:	d01a      	beq.n	8003662 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	b2db      	uxtb	r3, r3
 8003632:	3b08      	subs	r3, #8
 8003634:	4a28      	ldr	r2, [pc, #160]	@ (80036d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8003636:	fba2 2303 	umull	r2, r3, r2, r3
 800363a:	091b      	lsrs	r3, r3, #4
 800363c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800363e:	68fa      	ldr	r2, [r7, #12]
 8003640:	4b26      	ldr	r3, [pc, #152]	@ (80036dc <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8003642:	4413      	add	r3, r2
 8003644:	009b      	lsls	r3, r3, #2
 8003646:	461a      	mov	r2, r3
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	4a24      	ldr	r2, [pc, #144]	@ (80036e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8003650:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	f003 031f 	and.w	r3, r3, #31
 8003658:	2201      	movs	r2, #1
 800365a:	409a      	lsls	r2, r3
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8003660:	e024      	b.n	80036ac <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	b2db      	uxtb	r3, r3
 8003668:	3b10      	subs	r3, #16
 800366a:	4a1e      	ldr	r2, [pc, #120]	@ (80036e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800366c:	fba2 2303 	umull	r2, r3, r2, r3
 8003670:	091b      	lsrs	r3, r3, #4
 8003672:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	4a1c      	ldr	r2, [pc, #112]	@ (80036e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d806      	bhi.n	800368a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	4a1b      	ldr	r2, [pc, #108]	@ (80036ec <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d902      	bls.n	800368a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	3308      	adds	r3, #8
 8003688:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800368a:	68fa      	ldr	r2, [r7, #12]
 800368c:	4b18      	ldr	r3, [pc, #96]	@ (80036f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800368e:	4413      	add	r3, r2
 8003690:	009b      	lsls	r3, r3, #2
 8003692:	461a      	mov	r2, r3
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	4a16      	ldr	r2, [pc, #88]	@ (80036f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800369c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	f003 031f 	and.w	r3, r3, #31
 80036a4:	2201      	movs	r2, #1
 80036a6:	409a      	lsls	r2, r3
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80036ac:	bf00      	nop
 80036ae:	3714      	adds	r7, #20
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr
 80036b8:	58025408 	.word	0x58025408
 80036bc:	5802541c 	.word	0x5802541c
 80036c0:	58025430 	.word	0x58025430
 80036c4:	58025444 	.word	0x58025444
 80036c8:	58025458 	.word	0x58025458
 80036cc:	5802546c 	.word	0x5802546c
 80036d0:	58025480 	.word	0x58025480
 80036d4:	58025494 	.word	0x58025494
 80036d8:	cccccccd 	.word	0xcccccccd
 80036dc:	16009600 	.word	0x16009600
 80036e0:	58025880 	.word	0x58025880
 80036e4:	aaaaaaab 	.word	0xaaaaaaab
 80036e8:	400204b8 	.word	0x400204b8
 80036ec:	4002040f 	.word	0x4002040f
 80036f0:	10008200 	.word	0x10008200
 80036f4:	40020880 	.word	0x40020880

080036f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b085      	sub	sp, #20
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	b2db      	uxtb	r3, r3
 8003706:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d04a      	beq.n	80037a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	2b08      	cmp	r3, #8
 8003712:	d847      	bhi.n	80037a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a25      	ldr	r2, [pc, #148]	@ (80037b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d022      	beq.n	8003764 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4a24      	ldr	r2, [pc, #144]	@ (80037b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d01d      	beq.n	8003764 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a22      	ldr	r2, [pc, #136]	@ (80037b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d018      	beq.n	8003764 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a21      	ldr	r2, [pc, #132]	@ (80037bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d013      	beq.n	8003764 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a1f      	ldr	r2, [pc, #124]	@ (80037c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d00e      	beq.n	8003764 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a1e      	ldr	r2, [pc, #120]	@ (80037c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d009      	beq.n	8003764 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a1c      	ldr	r2, [pc, #112]	@ (80037c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d004      	beq.n	8003764 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a1b      	ldr	r2, [pc, #108]	@ (80037cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d101      	bne.n	8003768 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8003764:	2301      	movs	r3, #1
 8003766:	e000      	b.n	800376a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8003768:	2300      	movs	r3, #0
 800376a:	2b00      	cmp	r3, #0
 800376c:	d00a      	beq.n	8003784 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800376e:	68fa      	ldr	r2, [r7, #12]
 8003770:	4b17      	ldr	r3, [pc, #92]	@ (80037d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8003772:	4413      	add	r3, r2
 8003774:	009b      	lsls	r3, r3, #2
 8003776:	461a      	mov	r2, r3
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	4a15      	ldr	r2, [pc, #84]	@ (80037d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8003780:	671a      	str	r2, [r3, #112]	@ 0x70
 8003782:	e009      	b.n	8003798 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003784:	68fa      	ldr	r2, [r7, #12]
 8003786:	4b14      	ldr	r3, [pc, #80]	@ (80037d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8003788:	4413      	add	r3, r2
 800378a:	009b      	lsls	r3, r3, #2
 800378c:	461a      	mov	r2, r3
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	4a11      	ldr	r2, [pc, #68]	@ (80037dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8003796:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	3b01      	subs	r3, #1
 800379c:	2201      	movs	r2, #1
 800379e:	409a      	lsls	r2, r3
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80037a4:	bf00      	nop
 80037a6:	3714      	adds	r7, #20
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr
 80037b0:	58025408 	.word	0x58025408
 80037b4:	5802541c 	.word	0x5802541c
 80037b8:	58025430 	.word	0x58025430
 80037bc:	58025444 	.word	0x58025444
 80037c0:	58025458 	.word	0x58025458
 80037c4:	5802546c 	.word	0x5802546c
 80037c8:	58025480 	.word	0x58025480
 80037cc:	58025494 	.word	0x58025494
 80037d0:	1600963f 	.word	0x1600963f
 80037d4:	58025940 	.word	0x58025940
 80037d8:	1000823f 	.word	0x1000823f
 80037dc:	40020940 	.word	0x40020940

080037e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b089      	sub	sp, #36	@ 0x24
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
 80037e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80037ea:	2300      	movs	r3, #0
 80037ec:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80037ee:	4b89      	ldr	r3, [pc, #548]	@ (8003a14 <HAL_GPIO_Init+0x234>)
 80037f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80037f2:	e194      	b.n	8003b1e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	2101      	movs	r1, #1
 80037fa:	69fb      	ldr	r3, [r7, #28]
 80037fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003800:	4013      	ands	r3, r2
 8003802:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	2b00      	cmp	r3, #0
 8003808:	f000 8186 	beq.w	8003b18 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	f003 0303 	and.w	r3, r3, #3
 8003814:	2b01      	cmp	r3, #1
 8003816:	d005      	beq.n	8003824 <HAL_GPIO_Init+0x44>
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	f003 0303 	and.w	r3, r3, #3
 8003820:	2b02      	cmp	r3, #2
 8003822:	d130      	bne.n	8003886 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800382a:	69fb      	ldr	r3, [r7, #28]
 800382c:	005b      	lsls	r3, r3, #1
 800382e:	2203      	movs	r2, #3
 8003830:	fa02 f303 	lsl.w	r3, r2, r3
 8003834:	43db      	mvns	r3, r3
 8003836:	69ba      	ldr	r2, [r7, #24]
 8003838:	4013      	ands	r3, r2
 800383a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	68da      	ldr	r2, [r3, #12]
 8003840:	69fb      	ldr	r3, [r7, #28]
 8003842:	005b      	lsls	r3, r3, #1
 8003844:	fa02 f303 	lsl.w	r3, r2, r3
 8003848:	69ba      	ldr	r2, [r7, #24]
 800384a:	4313      	orrs	r3, r2
 800384c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	69ba      	ldr	r2, [r7, #24]
 8003852:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800385a:	2201      	movs	r2, #1
 800385c:	69fb      	ldr	r3, [r7, #28]
 800385e:	fa02 f303 	lsl.w	r3, r2, r3
 8003862:	43db      	mvns	r3, r3
 8003864:	69ba      	ldr	r2, [r7, #24]
 8003866:	4013      	ands	r3, r2
 8003868:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	091b      	lsrs	r3, r3, #4
 8003870:	f003 0201 	and.w	r2, r3, #1
 8003874:	69fb      	ldr	r3, [r7, #28]
 8003876:	fa02 f303 	lsl.w	r3, r2, r3
 800387a:	69ba      	ldr	r2, [r7, #24]
 800387c:	4313      	orrs	r3, r2
 800387e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	69ba      	ldr	r2, [r7, #24]
 8003884:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	f003 0303 	and.w	r3, r3, #3
 800388e:	2b03      	cmp	r3, #3
 8003890:	d017      	beq.n	80038c2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	68db      	ldr	r3, [r3, #12]
 8003896:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003898:	69fb      	ldr	r3, [r7, #28]
 800389a:	005b      	lsls	r3, r3, #1
 800389c:	2203      	movs	r2, #3
 800389e:	fa02 f303 	lsl.w	r3, r2, r3
 80038a2:	43db      	mvns	r3, r3
 80038a4:	69ba      	ldr	r2, [r7, #24]
 80038a6:	4013      	ands	r3, r2
 80038a8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	689a      	ldr	r2, [r3, #8]
 80038ae:	69fb      	ldr	r3, [r7, #28]
 80038b0:	005b      	lsls	r3, r3, #1
 80038b2:	fa02 f303 	lsl.w	r3, r2, r3
 80038b6:	69ba      	ldr	r2, [r7, #24]
 80038b8:	4313      	orrs	r3, r2
 80038ba:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	69ba      	ldr	r2, [r7, #24]
 80038c0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	f003 0303 	and.w	r3, r3, #3
 80038ca:	2b02      	cmp	r3, #2
 80038cc:	d123      	bne.n	8003916 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80038ce:	69fb      	ldr	r3, [r7, #28]
 80038d0:	08da      	lsrs	r2, r3, #3
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	3208      	adds	r2, #8
 80038d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80038dc:	69fb      	ldr	r3, [r7, #28]
 80038de:	f003 0307 	and.w	r3, r3, #7
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	220f      	movs	r2, #15
 80038e6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ea:	43db      	mvns	r3, r3
 80038ec:	69ba      	ldr	r2, [r7, #24]
 80038ee:	4013      	ands	r3, r2
 80038f0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	691a      	ldr	r2, [r3, #16]
 80038f6:	69fb      	ldr	r3, [r7, #28]
 80038f8:	f003 0307 	and.w	r3, r3, #7
 80038fc:	009b      	lsls	r3, r3, #2
 80038fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003902:	69ba      	ldr	r2, [r7, #24]
 8003904:	4313      	orrs	r3, r2
 8003906:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003908:	69fb      	ldr	r3, [r7, #28]
 800390a:	08da      	lsrs	r2, r3, #3
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	3208      	adds	r2, #8
 8003910:	69b9      	ldr	r1, [r7, #24]
 8003912:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800391c:	69fb      	ldr	r3, [r7, #28]
 800391e:	005b      	lsls	r3, r3, #1
 8003920:	2203      	movs	r2, #3
 8003922:	fa02 f303 	lsl.w	r3, r2, r3
 8003926:	43db      	mvns	r3, r3
 8003928:	69ba      	ldr	r2, [r7, #24]
 800392a:	4013      	ands	r3, r2
 800392c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	f003 0203 	and.w	r2, r3, #3
 8003936:	69fb      	ldr	r3, [r7, #28]
 8003938:	005b      	lsls	r3, r3, #1
 800393a:	fa02 f303 	lsl.w	r3, r2, r3
 800393e:	69ba      	ldr	r2, [r7, #24]
 8003940:	4313      	orrs	r3, r2
 8003942:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	69ba      	ldr	r2, [r7, #24]
 8003948:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003952:	2b00      	cmp	r3, #0
 8003954:	f000 80e0 	beq.w	8003b18 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003958:	4b2f      	ldr	r3, [pc, #188]	@ (8003a18 <HAL_GPIO_Init+0x238>)
 800395a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800395e:	4a2e      	ldr	r2, [pc, #184]	@ (8003a18 <HAL_GPIO_Init+0x238>)
 8003960:	f043 0302 	orr.w	r3, r3, #2
 8003964:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003968:	4b2b      	ldr	r3, [pc, #172]	@ (8003a18 <HAL_GPIO_Init+0x238>)
 800396a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800396e:	f003 0302 	and.w	r3, r3, #2
 8003972:	60fb      	str	r3, [r7, #12]
 8003974:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003976:	4a29      	ldr	r2, [pc, #164]	@ (8003a1c <HAL_GPIO_Init+0x23c>)
 8003978:	69fb      	ldr	r3, [r7, #28]
 800397a:	089b      	lsrs	r3, r3, #2
 800397c:	3302      	adds	r3, #2
 800397e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003982:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003984:	69fb      	ldr	r3, [r7, #28]
 8003986:	f003 0303 	and.w	r3, r3, #3
 800398a:	009b      	lsls	r3, r3, #2
 800398c:	220f      	movs	r2, #15
 800398e:	fa02 f303 	lsl.w	r3, r2, r3
 8003992:	43db      	mvns	r3, r3
 8003994:	69ba      	ldr	r2, [r7, #24]
 8003996:	4013      	ands	r3, r2
 8003998:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	4a20      	ldr	r2, [pc, #128]	@ (8003a20 <HAL_GPIO_Init+0x240>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d052      	beq.n	8003a48 <HAL_GPIO_Init+0x268>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	4a1f      	ldr	r2, [pc, #124]	@ (8003a24 <HAL_GPIO_Init+0x244>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d031      	beq.n	8003a0e <HAL_GPIO_Init+0x22e>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	4a1e      	ldr	r2, [pc, #120]	@ (8003a28 <HAL_GPIO_Init+0x248>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d02b      	beq.n	8003a0a <HAL_GPIO_Init+0x22a>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4a1d      	ldr	r2, [pc, #116]	@ (8003a2c <HAL_GPIO_Init+0x24c>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d025      	beq.n	8003a06 <HAL_GPIO_Init+0x226>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4a1c      	ldr	r2, [pc, #112]	@ (8003a30 <HAL_GPIO_Init+0x250>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d01f      	beq.n	8003a02 <HAL_GPIO_Init+0x222>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	4a1b      	ldr	r2, [pc, #108]	@ (8003a34 <HAL_GPIO_Init+0x254>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d019      	beq.n	80039fe <HAL_GPIO_Init+0x21e>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	4a1a      	ldr	r2, [pc, #104]	@ (8003a38 <HAL_GPIO_Init+0x258>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d013      	beq.n	80039fa <HAL_GPIO_Init+0x21a>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	4a19      	ldr	r2, [pc, #100]	@ (8003a3c <HAL_GPIO_Init+0x25c>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d00d      	beq.n	80039f6 <HAL_GPIO_Init+0x216>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	4a18      	ldr	r2, [pc, #96]	@ (8003a40 <HAL_GPIO_Init+0x260>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d007      	beq.n	80039f2 <HAL_GPIO_Init+0x212>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	4a17      	ldr	r2, [pc, #92]	@ (8003a44 <HAL_GPIO_Init+0x264>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d101      	bne.n	80039ee <HAL_GPIO_Init+0x20e>
 80039ea:	2309      	movs	r3, #9
 80039ec:	e02d      	b.n	8003a4a <HAL_GPIO_Init+0x26a>
 80039ee:	230a      	movs	r3, #10
 80039f0:	e02b      	b.n	8003a4a <HAL_GPIO_Init+0x26a>
 80039f2:	2308      	movs	r3, #8
 80039f4:	e029      	b.n	8003a4a <HAL_GPIO_Init+0x26a>
 80039f6:	2307      	movs	r3, #7
 80039f8:	e027      	b.n	8003a4a <HAL_GPIO_Init+0x26a>
 80039fa:	2306      	movs	r3, #6
 80039fc:	e025      	b.n	8003a4a <HAL_GPIO_Init+0x26a>
 80039fe:	2305      	movs	r3, #5
 8003a00:	e023      	b.n	8003a4a <HAL_GPIO_Init+0x26a>
 8003a02:	2304      	movs	r3, #4
 8003a04:	e021      	b.n	8003a4a <HAL_GPIO_Init+0x26a>
 8003a06:	2303      	movs	r3, #3
 8003a08:	e01f      	b.n	8003a4a <HAL_GPIO_Init+0x26a>
 8003a0a:	2302      	movs	r3, #2
 8003a0c:	e01d      	b.n	8003a4a <HAL_GPIO_Init+0x26a>
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e01b      	b.n	8003a4a <HAL_GPIO_Init+0x26a>
 8003a12:	bf00      	nop
 8003a14:	58000080 	.word	0x58000080
 8003a18:	58024400 	.word	0x58024400
 8003a1c:	58000400 	.word	0x58000400
 8003a20:	58020000 	.word	0x58020000
 8003a24:	58020400 	.word	0x58020400
 8003a28:	58020800 	.word	0x58020800
 8003a2c:	58020c00 	.word	0x58020c00
 8003a30:	58021000 	.word	0x58021000
 8003a34:	58021400 	.word	0x58021400
 8003a38:	58021800 	.word	0x58021800
 8003a3c:	58021c00 	.word	0x58021c00
 8003a40:	58022000 	.word	0x58022000
 8003a44:	58022400 	.word	0x58022400
 8003a48:	2300      	movs	r3, #0
 8003a4a:	69fa      	ldr	r2, [r7, #28]
 8003a4c:	f002 0203 	and.w	r2, r2, #3
 8003a50:	0092      	lsls	r2, r2, #2
 8003a52:	4093      	lsls	r3, r2
 8003a54:	69ba      	ldr	r2, [r7, #24]
 8003a56:	4313      	orrs	r3, r2
 8003a58:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a5a:	4938      	ldr	r1, [pc, #224]	@ (8003b3c <HAL_GPIO_Init+0x35c>)
 8003a5c:	69fb      	ldr	r3, [r7, #28]
 8003a5e:	089b      	lsrs	r3, r3, #2
 8003a60:	3302      	adds	r3, #2
 8003a62:	69ba      	ldr	r2, [r7, #24]
 8003a64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003a68:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	43db      	mvns	r3, r3
 8003a74:	69ba      	ldr	r2, [r7, #24]
 8003a76:	4013      	ands	r3, r2
 8003a78:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d003      	beq.n	8003a8e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003a86:	69ba      	ldr	r2, [r7, #24]
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003a8e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003a92:	69bb      	ldr	r3, [r7, #24]
 8003a94:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003a96:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	43db      	mvns	r3, r3
 8003aa2:	69ba      	ldr	r2, [r7, #24]
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d003      	beq.n	8003abc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003ab4:	69ba      	ldr	r2, [r7, #24]
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003abc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003ac0:	69bb      	ldr	r3, [r7, #24]
 8003ac2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	43db      	mvns	r3, r3
 8003ace:	69ba      	ldr	r2, [r7, #24]
 8003ad0:	4013      	ands	r3, r2
 8003ad2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d003      	beq.n	8003ae8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003ae0:	69ba      	ldr	r2, [r7, #24]
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	69ba      	ldr	r2, [r7, #24]
 8003aec:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003aee:	697b      	ldr	r3, [r7, #20]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	43db      	mvns	r3, r3
 8003af8:	69ba      	ldr	r2, [r7, #24]
 8003afa:	4013      	ands	r3, r2
 8003afc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d003      	beq.n	8003b12 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003b0a:	69ba      	ldr	r2, [r7, #24]
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	69ba      	ldr	r2, [r7, #24]
 8003b16:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	3301      	adds	r3, #1
 8003b1c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	69fb      	ldr	r3, [r7, #28]
 8003b24:	fa22 f303 	lsr.w	r3, r2, r3
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	f47f ae63 	bne.w	80037f4 <HAL_GPIO_Init+0x14>
  }
}
 8003b2e:	bf00      	nop
 8003b30:	bf00      	nop
 8003b32:	3724      	adds	r7, #36	@ 0x24
 8003b34:	46bd      	mov	sp, r7
 8003b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3a:	4770      	bx	lr
 8003b3c:	58000400 	.word	0x58000400

08003b40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b083      	sub	sp, #12
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
 8003b48:	460b      	mov	r3, r1
 8003b4a:	807b      	strh	r3, [r7, #2]
 8003b4c:	4613      	mov	r3, r2
 8003b4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003b50:	787b      	ldrb	r3, [r7, #1]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d003      	beq.n	8003b5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b56:	887a      	ldrh	r2, [r7, #2]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003b5c:	e003      	b.n	8003b66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003b5e:	887b      	ldrh	r3, [r7, #2]
 8003b60:	041a      	lsls	r2, r3, #16
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	619a      	str	r2, [r3, #24]
}
 8003b66:	bf00      	nop
 8003b68:	370c      	adds	r7, #12
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b70:	4770      	bx	lr

08003b72 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003b72:	b480      	push	{r7}
 8003b74:	b085      	sub	sp, #20
 8003b76:	af00      	add	r7, sp, #0
 8003b78:	6078      	str	r0, [r7, #4]
 8003b7a:	460b      	mov	r3, r1
 8003b7c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	695b      	ldr	r3, [r3, #20]
 8003b82:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003b84:	887a      	ldrh	r2, [r7, #2]
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	4013      	ands	r3, r2
 8003b8a:	041a      	lsls	r2, r3, #16
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	43d9      	mvns	r1, r3
 8003b90:	887b      	ldrh	r3, [r7, #2]
 8003b92:	400b      	ands	r3, r1
 8003b94:	431a      	orrs	r2, r3
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	619a      	str	r2, [r3, #24]
}
 8003b9a:	bf00      	nop
 8003b9c:	3714      	adds	r7, #20
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba4:	4770      	bx	lr
	...

08003ba8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b082      	sub	sp, #8
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d101      	bne.n	8003bba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	e08b      	b.n	8003cd2 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d106      	bne.n	8003bd4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2200      	movs	r2, #0
 8003bca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f006 f85a 	bl	8009c88 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2224      	movs	r2, #36	@ 0x24
 8003bd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	681a      	ldr	r2, [r3, #0]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f022 0201 	bic.w	r2, r2, #1
 8003bea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	685a      	ldr	r2, [r3, #4]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003bf8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	689a      	ldr	r2, [r3, #8]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003c08:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	68db      	ldr	r3, [r3, #12]
 8003c0e:	2b01      	cmp	r3, #1
 8003c10:	d107      	bne.n	8003c22 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	689a      	ldr	r2, [r3, #8]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003c1e:	609a      	str	r2, [r3, #8]
 8003c20:	e006      	b.n	8003c30 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	689a      	ldr	r2, [r3, #8]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003c2e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	68db      	ldr	r3, [r3, #12]
 8003c34:	2b02      	cmp	r3, #2
 8003c36:	d108      	bne.n	8003c4a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	685a      	ldr	r2, [r3, #4]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c46:	605a      	str	r2, [r3, #4]
 8003c48:	e007      	b.n	8003c5a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	685a      	ldr	r2, [r3, #4]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c58:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	6859      	ldr	r1, [r3, #4]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681a      	ldr	r2, [r3, #0]
 8003c64:	4b1d      	ldr	r3, [pc, #116]	@ (8003cdc <HAL_I2C_Init+0x134>)
 8003c66:	430b      	orrs	r3, r1
 8003c68:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	68da      	ldr	r2, [r3, #12]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003c78:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	691a      	ldr	r2, [r3, #16]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	695b      	ldr	r3, [r3, #20]
 8003c82:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	699b      	ldr	r3, [r3, #24]
 8003c8a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	430a      	orrs	r2, r1
 8003c92:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	69d9      	ldr	r1, [r3, #28]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6a1a      	ldr	r2, [r3, #32]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	430a      	orrs	r2, r1
 8003ca2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f042 0201 	orr.w	r2, r2, #1
 8003cb2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2220      	movs	r2, #32
 8003cbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003cd0:	2300      	movs	r3, #0
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	3708      	adds	r7, #8
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}
 8003cda:	bf00      	nop
 8003cdc:	02008000 	.word	0x02008000

08003ce0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b083      	sub	sp, #12
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
 8003ce8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	2b20      	cmp	r3, #32
 8003cf4:	d138      	bne.n	8003d68 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003cfc:	2b01      	cmp	r3, #1
 8003cfe:	d101      	bne.n	8003d04 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003d00:	2302      	movs	r3, #2
 8003d02:	e032      	b.n	8003d6a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2201      	movs	r2, #1
 8003d08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2224      	movs	r2, #36	@ 0x24
 8003d10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	681a      	ldr	r2, [r3, #0]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f022 0201 	bic.w	r2, r2, #1
 8003d22:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003d32:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	6819      	ldr	r1, [r3, #0]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	683a      	ldr	r2, [r7, #0]
 8003d40:	430a      	orrs	r2, r1
 8003d42:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f042 0201 	orr.w	r2, r2, #1
 8003d52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2220      	movs	r2, #32
 8003d58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003d64:	2300      	movs	r3, #0
 8003d66:	e000      	b.n	8003d6a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003d68:	2302      	movs	r3, #2
  }
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	370c      	adds	r7, #12
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d74:	4770      	bx	lr

08003d76 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003d76:	b480      	push	{r7}
 8003d78:	b085      	sub	sp, #20
 8003d7a:	af00      	add	r7, sp, #0
 8003d7c:	6078      	str	r0, [r7, #4]
 8003d7e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d86:	b2db      	uxtb	r3, r3
 8003d88:	2b20      	cmp	r3, #32
 8003d8a:	d139      	bne.n	8003e00 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d101      	bne.n	8003d9a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003d96:	2302      	movs	r3, #2
 8003d98:	e033      	b.n	8003e02 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2224      	movs	r2, #36	@ 0x24
 8003da6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	681a      	ldr	r2, [r3, #0]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f022 0201 	bic.w	r2, r2, #1
 8003db8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003dc8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	021b      	lsls	r3, r3, #8
 8003dce:	68fa      	ldr	r2, [r7, #12]
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	68fa      	ldr	r2, [r7, #12]
 8003dda:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f042 0201 	orr.w	r2, r2, #1
 8003dea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2220      	movs	r2, #32
 8003df0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2200      	movs	r2, #0
 8003df8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	e000      	b.n	8003e02 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003e00:	2302      	movs	r3, #2
  }
}
 8003e02:	4618      	mov	r0, r3
 8003e04:	3714      	adds	r7, #20
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr
	...

08003e10 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b084      	sub	sp, #16
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003e18:	4b19      	ldr	r3, [pc, #100]	@ (8003e80 <HAL_PWREx_ConfigSupply+0x70>)
 8003e1a:	68db      	ldr	r3, [r3, #12]
 8003e1c:	f003 0304 	and.w	r3, r3, #4
 8003e20:	2b04      	cmp	r3, #4
 8003e22:	d00a      	beq.n	8003e3a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003e24:	4b16      	ldr	r3, [pc, #88]	@ (8003e80 <HAL_PWREx_ConfigSupply+0x70>)
 8003e26:	68db      	ldr	r3, [r3, #12]
 8003e28:	f003 0307 	and.w	r3, r3, #7
 8003e2c:	687a      	ldr	r2, [r7, #4]
 8003e2e:	429a      	cmp	r2, r3
 8003e30:	d001      	beq.n	8003e36 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	e01f      	b.n	8003e76 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003e36:	2300      	movs	r3, #0
 8003e38:	e01d      	b.n	8003e76 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003e3a:	4b11      	ldr	r3, [pc, #68]	@ (8003e80 <HAL_PWREx_ConfigSupply+0x70>)
 8003e3c:	68db      	ldr	r3, [r3, #12]
 8003e3e:	f023 0207 	bic.w	r2, r3, #7
 8003e42:	490f      	ldr	r1, [pc, #60]	@ (8003e80 <HAL_PWREx_ConfigSupply+0x70>)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	4313      	orrs	r3, r2
 8003e48:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003e4a:	f7fc fcbd 	bl	80007c8 <HAL_GetTick>
 8003e4e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003e50:	e009      	b.n	8003e66 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003e52:	f7fc fcb9 	bl	80007c8 <HAL_GetTick>
 8003e56:	4602      	mov	r2, r0
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	1ad3      	subs	r3, r2, r3
 8003e5c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003e60:	d901      	bls.n	8003e66 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e007      	b.n	8003e76 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003e66:	4b06      	ldr	r3, [pc, #24]	@ (8003e80 <HAL_PWREx_ConfigSupply+0x70>)
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003e6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e72:	d1ee      	bne.n	8003e52 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003e74:	2300      	movs	r3, #0
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	3710      	adds	r7, #16
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}
 8003e7e:	bf00      	nop
 8003e80:	58024800 	.word	0x58024800

08003e84 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b08c      	sub	sp, #48	@ 0x30
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d102      	bne.n	8003e98 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	f000 bc48 	b.w	8004728 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f003 0301 	and.w	r3, r3, #1
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	f000 8088 	beq.w	8003fb6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ea6:	4b99      	ldr	r3, [pc, #612]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 8003ea8:	691b      	ldr	r3, [r3, #16]
 8003eaa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003eae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003eb0:	4b96      	ldr	r3, [pc, #600]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 8003eb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eb4:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003eb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003eb8:	2b10      	cmp	r3, #16
 8003eba:	d007      	beq.n	8003ecc <HAL_RCC_OscConfig+0x48>
 8003ebc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ebe:	2b18      	cmp	r3, #24
 8003ec0:	d111      	bne.n	8003ee6 <HAL_RCC_OscConfig+0x62>
 8003ec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ec4:	f003 0303 	and.w	r3, r3, #3
 8003ec8:	2b02      	cmp	r3, #2
 8003eca:	d10c      	bne.n	8003ee6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ecc:	4b8f      	ldr	r3, [pc, #572]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d06d      	beq.n	8003fb4 <HAL_RCC_OscConfig+0x130>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d169      	bne.n	8003fb4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	f000 bc21 	b.w	8004728 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003eee:	d106      	bne.n	8003efe <HAL_RCC_OscConfig+0x7a>
 8003ef0:	4b86      	ldr	r3, [pc, #536]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a85      	ldr	r2, [pc, #532]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 8003ef6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003efa:	6013      	str	r3, [r2, #0]
 8003efc:	e02e      	b.n	8003f5c <HAL_RCC_OscConfig+0xd8>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d10c      	bne.n	8003f20 <HAL_RCC_OscConfig+0x9c>
 8003f06:	4b81      	ldr	r3, [pc, #516]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a80      	ldr	r2, [pc, #512]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 8003f0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f10:	6013      	str	r3, [r2, #0]
 8003f12:	4b7e      	ldr	r3, [pc, #504]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4a7d      	ldr	r2, [pc, #500]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 8003f18:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f1c:	6013      	str	r3, [r2, #0]
 8003f1e:	e01d      	b.n	8003f5c <HAL_RCC_OscConfig+0xd8>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003f28:	d10c      	bne.n	8003f44 <HAL_RCC_OscConfig+0xc0>
 8003f2a:	4b78      	ldr	r3, [pc, #480]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a77      	ldr	r2, [pc, #476]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 8003f30:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f34:	6013      	str	r3, [r2, #0]
 8003f36:	4b75      	ldr	r3, [pc, #468]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a74      	ldr	r2, [pc, #464]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 8003f3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f40:	6013      	str	r3, [r2, #0]
 8003f42:	e00b      	b.n	8003f5c <HAL_RCC_OscConfig+0xd8>
 8003f44:	4b71      	ldr	r3, [pc, #452]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a70      	ldr	r2, [pc, #448]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 8003f4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f4e:	6013      	str	r3, [r2, #0]
 8003f50:	4b6e      	ldr	r3, [pc, #440]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	4a6d      	ldr	r2, [pc, #436]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 8003f56:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d013      	beq.n	8003f8c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f64:	f7fc fc30 	bl	80007c8 <HAL_GetTick>
 8003f68:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003f6a:	e008      	b.n	8003f7e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f6c:	f7fc fc2c 	bl	80007c8 <HAL_GetTick>
 8003f70:	4602      	mov	r2, r0
 8003f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f74:	1ad3      	subs	r3, r2, r3
 8003f76:	2b64      	cmp	r3, #100	@ 0x64
 8003f78:	d901      	bls.n	8003f7e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003f7a:	2303      	movs	r3, #3
 8003f7c:	e3d4      	b.n	8004728 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003f7e:	4b63      	ldr	r3, [pc, #396]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d0f0      	beq.n	8003f6c <HAL_RCC_OscConfig+0xe8>
 8003f8a:	e014      	b.n	8003fb6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f8c:	f7fc fc1c 	bl	80007c8 <HAL_GetTick>
 8003f90:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003f92:	e008      	b.n	8003fa6 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f94:	f7fc fc18 	bl	80007c8 <HAL_GetTick>
 8003f98:	4602      	mov	r2, r0
 8003f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f9c:	1ad3      	subs	r3, r2, r3
 8003f9e:	2b64      	cmp	r3, #100	@ 0x64
 8003fa0:	d901      	bls.n	8003fa6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003fa2:	2303      	movs	r3, #3
 8003fa4:	e3c0      	b.n	8004728 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003fa6:	4b59      	ldr	r3, [pc, #356]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d1f0      	bne.n	8003f94 <HAL_RCC_OscConfig+0x110>
 8003fb2:	e000      	b.n	8003fb6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fb4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 0302 	and.w	r3, r3, #2
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	f000 80ca 	beq.w	8004158 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003fc4:	4b51      	ldr	r3, [pc, #324]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 8003fc6:	691b      	ldr	r3, [r3, #16]
 8003fc8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003fcc:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003fce:	4b4f      	ldr	r3, [pc, #316]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 8003fd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fd2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003fd4:	6a3b      	ldr	r3, [r7, #32]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d007      	beq.n	8003fea <HAL_RCC_OscConfig+0x166>
 8003fda:	6a3b      	ldr	r3, [r7, #32]
 8003fdc:	2b18      	cmp	r3, #24
 8003fde:	d156      	bne.n	800408e <HAL_RCC_OscConfig+0x20a>
 8003fe0:	69fb      	ldr	r3, [r7, #28]
 8003fe2:	f003 0303 	and.w	r3, r3, #3
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d151      	bne.n	800408e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003fea:	4b48      	ldr	r3, [pc, #288]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f003 0304 	and.w	r3, r3, #4
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d005      	beq.n	8004002 <HAL_RCC_OscConfig+0x17e>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	68db      	ldr	r3, [r3, #12]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d101      	bne.n	8004002 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
 8004000:	e392      	b.n	8004728 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004002:	4b42      	ldr	r3, [pc, #264]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f023 0219 	bic.w	r2, r3, #25
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	68db      	ldr	r3, [r3, #12]
 800400e:	493f      	ldr	r1, [pc, #252]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 8004010:	4313      	orrs	r3, r2
 8004012:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004014:	f7fc fbd8 	bl	80007c8 <HAL_GetTick>
 8004018:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800401a:	e008      	b.n	800402e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800401c:	f7fc fbd4 	bl	80007c8 <HAL_GetTick>
 8004020:	4602      	mov	r2, r0
 8004022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004024:	1ad3      	subs	r3, r2, r3
 8004026:	2b02      	cmp	r3, #2
 8004028:	d901      	bls.n	800402e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800402a:	2303      	movs	r3, #3
 800402c:	e37c      	b.n	8004728 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800402e:	4b37      	ldr	r3, [pc, #220]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f003 0304 	and.w	r3, r3, #4
 8004036:	2b00      	cmp	r3, #0
 8004038:	d0f0      	beq.n	800401c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800403a:	f7fc fbf5 	bl	8000828 <HAL_GetREVID>
 800403e:	4603      	mov	r3, r0
 8004040:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004044:	4293      	cmp	r3, r2
 8004046:	d817      	bhi.n	8004078 <HAL_RCC_OscConfig+0x1f4>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	691b      	ldr	r3, [r3, #16]
 800404c:	2b40      	cmp	r3, #64	@ 0x40
 800404e:	d108      	bne.n	8004062 <HAL_RCC_OscConfig+0x1de>
 8004050:	4b2e      	ldr	r3, [pc, #184]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004058:	4a2c      	ldr	r2, [pc, #176]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 800405a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800405e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004060:	e07a      	b.n	8004158 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004062:	4b2a      	ldr	r3, [pc, #168]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	691b      	ldr	r3, [r3, #16]
 800406e:	031b      	lsls	r3, r3, #12
 8004070:	4926      	ldr	r1, [pc, #152]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 8004072:	4313      	orrs	r3, r2
 8004074:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004076:	e06f      	b.n	8004158 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004078:	4b24      	ldr	r3, [pc, #144]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	691b      	ldr	r3, [r3, #16]
 8004084:	061b      	lsls	r3, r3, #24
 8004086:	4921      	ldr	r1, [pc, #132]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 8004088:	4313      	orrs	r3, r2
 800408a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800408c:	e064      	b.n	8004158 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	68db      	ldr	r3, [r3, #12]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d047      	beq.n	8004126 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004096:	4b1d      	ldr	r3, [pc, #116]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f023 0219 	bic.w	r2, r3, #25
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	68db      	ldr	r3, [r3, #12]
 80040a2:	491a      	ldr	r1, [pc, #104]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 80040a4:	4313      	orrs	r3, r2
 80040a6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040a8:	f7fc fb8e 	bl	80007c8 <HAL_GetTick>
 80040ac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80040ae:	e008      	b.n	80040c2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040b0:	f7fc fb8a 	bl	80007c8 <HAL_GetTick>
 80040b4:	4602      	mov	r2, r0
 80040b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040b8:	1ad3      	subs	r3, r2, r3
 80040ba:	2b02      	cmp	r3, #2
 80040bc:	d901      	bls.n	80040c2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80040be:	2303      	movs	r3, #3
 80040c0:	e332      	b.n	8004728 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80040c2:	4b12      	ldr	r3, [pc, #72]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f003 0304 	and.w	r3, r3, #4
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d0f0      	beq.n	80040b0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040ce:	f7fc fbab 	bl	8000828 <HAL_GetREVID>
 80040d2:	4603      	mov	r3, r0
 80040d4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80040d8:	4293      	cmp	r3, r2
 80040da:	d819      	bhi.n	8004110 <HAL_RCC_OscConfig+0x28c>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	691b      	ldr	r3, [r3, #16]
 80040e0:	2b40      	cmp	r3, #64	@ 0x40
 80040e2:	d108      	bne.n	80040f6 <HAL_RCC_OscConfig+0x272>
 80040e4:	4b09      	ldr	r3, [pc, #36]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80040ec:	4a07      	ldr	r2, [pc, #28]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 80040ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040f2:	6053      	str	r3, [r2, #4]
 80040f4:	e030      	b.n	8004158 <HAL_RCC_OscConfig+0x2d4>
 80040f6:	4b05      	ldr	r3, [pc, #20]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	691b      	ldr	r3, [r3, #16]
 8004102:	031b      	lsls	r3, r3, #12
 8004104:	4901      	ldr	r1, [pc, #4]	@ (800410c <HAL_RCC_OscConfig+0x288>)
 8004106:	4313      	orrs	r3, r2
 8004108:	604b      	str	r3, [r1, #4]
 800410a:	e025      	b.n	8004158 <HAL_RCC_OscConfig+0x2d4>
 800410c:	58024400 	.word	0x58024400
 8004110:	4b9a      	ldr	r3, [pc, #616]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	691b      	ldr	r3, [r3, #16]
 800411c:	061b      	lsls	r3, r3, #24
 800411e:	4997      	ldr	r1, [pc, #604]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 8004120:	4313      	orrs	r3, r2
 8004122:	604b      	str	r3, [r1, #4]
 8004124:	e018      	b.n	8004158 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004126:	4b95      	ldr	r3, [pc, #596]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a94      	ldr	r2, [pc, #592]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 800412c:	f023 0301 	bic.w	r3, r3, #1
 8004130:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004132:	f7fc fb49 	bl	80007c8 <HAL_GetTick>
 8004136:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004138:	e008      	b.n	800414c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800413a:	f7fc fb45 	bl	80007c8 <HAL_GetTick>
 800413e:	4602      	mov	r2, r0
 8004140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004142:	1ad3      	subs	r3, r2, r3
 8004144:	2b02      	cmp	r3, #2
 8004146:	d901      	bls.n	800414c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8004148:	2303      	movs	r3, #3
 800414a:	e2ed      	b.n	8004728 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800414c:	4b8b      	ldr	r3, [pc, #556]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f003 0304 	and.w	r3, r3, #4
 8004154:	2b00      	cmp	r3, #0
 8004156:	d1f0      	bne.n	800413a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f003 0310 	and.w	r3, r3, #16
 8004160:	2b00      	cmp	r3, #0
 8004162:	f000 80a9 	beq.w	80042b8 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004166:	4b85      	ldr	r3, [pc, #532]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 8004168:	691b      	ldr	r3, [r3, #16]
 800416a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800416e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004170:	4b82      	ldr	r3, [pc, #520]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 8004172:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004174:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004176:	69bb      	ldr	r3, [r7, #24]
 8004178:	2b08      	cmp	r3, #8
 800417a:	d007      	beq.n	800418c <HAL_RCC_OscConfig+0x308>
 800417c:	69bb      	ldr	r3, [r7, #24]
 800417e:	2b18      	cmp	r3, #24
 8004180:	d13a      	bne.n	80041f8 <HAL_RCC_OscConfig+0x374>
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	f003 0303 	and.w	r3, r3, #3
 8004188:	2b01      	cmp	r3, #1
 800418a:	d135      	bne.n	80041f8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800418c:	4b7b      	ldr	r3, [pc, #492]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004194:	2b00      	cmp	r3, #0
 8004196:	d005      	beq.n	80041a4 <HAL_RCC_OscConfig+0x320>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	69db      	ldr	r3, [r3, #28]
 800419c:	2b80      	cmp	r3, #128	@ 0x80
 800419e:	d001      	beq.n	80041a4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	e2c1      	b.n	8004728 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80041a4:	f7fc fb40 	bl	8000828 <HAL_GetREVID>
 80041a8:	4603      	mov	r3, r0
 80041aa:	f241 0203 	movw	r2, #4099	@ 0x1003
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d817      	bhi.n	80041e2 <HAL_RCC_OscConfig+0x35e>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6a1b      	ldr	r3, [r3, #32]
 80041b6:	2b20      	cmp	r3, #32
 80041b8:	d108      	bne.n	80041cc <HAL_RCC_OscConfig+0x348>
 80041ba:	4b70      	ldr	r3, [pc, #448]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80041c2:	4a6e      	ldr	r2, [pc, #440]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 80041c4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80041c8:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80041ca:	e075      	b.n	80042b8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80041cc:	4b6b      	ldr	r3, [pc, #428]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6a1b      	ldr	r3, [r3, #32]
 80041d8:	069b      	lsls	r3, r3, #26
 80041da:	4968      	ldr	r1, [pc, #416]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 80041dc:	4313      	orrs	r3, r2
 80041de:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80041e0:	e06a      	b.n	80042b8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80041e2:	4b66      	ldr	r3, [pc, #408]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 80041e4:	68db      	ldr	r3, [r3, #12]
 80041e6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6a1b      	ldr	r3, [r3, #32]
 80041ee:	061b      	lsls	r3, r3, #24
 80041f0:	4962      	ldr	r1, [pc, #392]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 80041f2:	4313      	orrs	r3, r2
 80041f4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80041f6:	e05f      	b.n	80042b8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	69db      	ldr	r3, [r3, #28]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d042      	beq.n	8004286 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004200:	4b5e      	ldr	r3, [pc, #376]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a5d      	ldr	r2, [pc, #372]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 8004206:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800420a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800420c:	f7fc fadc 	bl	80007c8 <HAL_GetTick>
 8004210:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004212:	e008      	b.n	8004226 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004214:	f7fc fad8 	bl	80007c8 <HAL_GetTick>
 8004218:	4602      	mov	r2, r0
 800421a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800421c:	1ad3      	subs	r3, r2, r3
 800421e:	2b02      	cmp	r3, #2
 8004220:	d901      	bls.n	8004226 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8004222:	2303      	movs	r3, #3
 8004224:	e280      	b.n	8004728 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004226:	4b55      	ldr	r3, [pc, #340]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800422e:	2b00      	cmp	r3, #0
 8004230:	d0f0      	beq.n	8004214 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004232:	f7fc faf9 	bl	8000828 <HAL_GetREVID>
 8004236:	4603      	mov	r3, r0
 8004238:	f241 0203 	movw	r2, #4099	@ 0x1003
 800423c:	4293      	cmp	r3, r2
 800423e:	d817      	bhi.n	8004270 <HAL_RCC_OscConfig+0x3ec>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6a1b      	ldr	r3, [r3, #32]
 8004244:	2b20      	cmp	r3, #32
 8004246:	d108      	bne.n	800425a <HAL_RCC_OscConfig+0x3d6>
 8004248:	4b4c      	ldr	r3, [pc, #304]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004250:	4a4a      	ldr	r2, [pc, #296]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 8004252:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004256:	6053      	str	r3, [r2, #4]
 8004258:	e02e      	b.n	80042b8 <HAL_RCC_OscConfig+0x434>
 800425a:	4b48      	ldr	r3, [pc, #288]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6a1b      	ldr	r3, [r3, #32]
 8004266:	069b      	lsls	r3, r3, #26
 8004268:	4944      	ldr	r1, [pc, #272]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 800426a:	4313      	orrs	r3, r2
 800426c:	604b      	str	r3, [r1, #4]
 800426e:	e023      	b.n	80042b8 <HAL_RCC_OscConfig+0x434>
 8004270:	4b42      	ldr	r3, [pc, #264]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 8004272:	68db      	ldr	r3, [r3, #12]
 8004274:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6a1b      	ldr	r3, [r3, #32]
 800427c:	061b      	lsls	r3, r3, #24
 800427e:	493f      	ldr	r1, [pc, #252]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 8004280:	4313      	orrs	r3, r2
 8004282:	60cb      	str	r3, [r1, #12]
 8004284:	e018      	b.n	80042b8 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004286:	4b3d      	ldr	r3, [pc, #244]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a3c      	ldr	r2, [pc, #240]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 800428c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004290:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004292:	f7fc fa99 	bl	80007c8 <HAL_GetTick>
 8004296:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004298:	e008      	b.n	80042ac <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800429a:	f7fc fa95 	bl	80007c8 <HAL_GetTick>
 800429e:	4602      	mov	r2, r0
 80042a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042a2:	1ad3      	subs	r3, r2, r3
 80042a4:	2b02      	cmp	r3, #2
 80042a6:	d901      	bls.n	80042ac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80042a8:	2303      	movs	r3, #3
 80042aa:	e23d      	b.n	8004728 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80042ac:	4b33      	ldr	r3, [pc, #204]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d1f0      	bne.n	800429a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f003 0308 	and.w	r3, r3, #8
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d036      	beq.n	8004332 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	695b      	ldr	r3, [r3, #20]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d019      	beq.n	8004300 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80042cc:	4b2b      	ldr	r3, [pc, #172]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 80042ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042d0:	4a2a      	ldr	r2, [pc, #168]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 80042d2:	f043 0301 	orr.w	r3, r3, #1
 80042d6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042d8:	f7fc fa76 	bl	80007c8 <HAL_GetTick>
 80042dc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80042de:	e008      	b.n	80042f2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042e0:	f7fc fa72 	bl	80007c8 <HAL_GetTick>
 80042e4:	4602      	mov	r2, r0
 80042e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042e8:	1ad3      	subs	r3, r2, r3
 80042ea:	2b02      	cmp	r3, #2
 80042ec:	d901      	bls.n	80042f2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80042ee:	2303      	movs	r3, #3
 80042f0:	e21a      	b.n	8004728 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80042f2:	4b22      	ldr	r3, [pc, #136]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 80042f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042f6:	f003 0302 	and.w	r3, r3, #2
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d0f0      	beq.n	80042e0 <HAL_RCC_OscConfig+0x45c>
 80042fe:	e018      	b.n	8004332 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004300:	4b1e      	ldr	r3, [pc, #120]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 8004302:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004304:	4a1d      	ldr	r2, [pc, #116]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 8004306:	f023 0301 	bic.w	r3, r3, #1
 800430a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800430c:	f7fc fa5c 	bl	80007c8 <HAL_GetTick>
 8004310:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004312:	e008      	b.n	8004326 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004314:	f7fc fa58 	bl	80007c8 <HAL_GetTick>
 8004318:	4602      	mov	r2, r0
 800431a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800431c:	1ad3      	subs	r3, r2, r3
 800431e:	2b02      	cmp	r3, #2
 8004320:	d901      	bls.n	8004326 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8004322:	2303      	movs	r3, #3
 8004324:	e200      	b.n	8004728 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004326:	4b15      	ldr	r3, [pc, #84]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 8004328:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800432a:	f003 0302 	and.w	r3, r3, #2
 800432e:	2b00      	cmp	r3, #0
 8004330:	d1f0      	bne.n	8004314 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f003 0320 	and.w	r3, r3, #32
 800433a:	2b00      	cmp	r3, #0
 800433c:	d039      	beq.n	80043b2 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	699b      	ldr	r3, [r3, #24]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d01c      	beq.n	8004380 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004346:	4b0d      	ldr	r3, [pc, #52]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a0c      	ldr	r2, [pc, #48]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 800434c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004350:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004352:	f7fc fa39 	bl	80007c8 <HAL_GetTick>
 8004356:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004358:	e008      	b.n	800436c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800435a:	f7fc fa35 	bl	80007c8 <HAL_GetTick>
 800435e:	4602      	mov	r2, r0
 8004360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004362:	1ad3      	subs	r3, r2, r3
 8004364:	2b02      	cmp	r3, #2
 8004366:	d901      	bls.n	800436c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8004368:	2303      	movs	r3, #3
 800436a:	e1dd      	b.n	8004728 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800436c:	4b03      	ldr	r3, [pc, #12]	@ (800437c <HAL_RCC_OscConfig+0x4f8>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004374:	2b00      	cmp	r3, #0
 8004376:	d0f0      	beq.n	800435a <HAL_RCC_OscConfig+0x4d6>
 8004378:	e01b      	b.n	80043b2 <HAL_RCC_OscConfig+0x52e>
 800437a:	bf00      	nop
 800437c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004380:	4b9b      	ldr	r3, [pc, #620]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a9a      	ldr	r2, [pc, #616]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 8004386:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800438a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800438c:	f7fc fa1c 	bl	80007c8 <HAL_GetTick>
 8004390:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004392:	e008      	b.n	80043a6 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004394:	f7fc fa18 	bl	80007c8 <HAL_GetTick>
 8004398:	4602      	mov	r2, r0
 800439a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800439c:	1ad3      	subs	r3, r2, r3
 800439e:	2b02      	cmp	r3, #2
 80043a0:	d901      	bls.n	80043a6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80043a2:	2303      	movs	r3, #3
 80043a4:	e1c0      	b.n	8004728 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80043a6:	4b92      	ldr	r3, [pc, #584]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d1f0      	bne.n	8004394 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f003 0304 	and.w	r3, r3, #4
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	f000 8081 	beq.w	80044c2 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80043c0:	4b8c      	ldr	r3, [pc, #560]	@ (80045f4 <HAL_RCC_OscConfig+0x770>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a8b      	ldr	r2, [pc, #556]	@ (80045f4 <HAL_RCC_OscConfig+0x770>)
 80043c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043ca:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80043cc:	f7fc f9fc 	bl	80007c8 <HAL_GetTick>
 80043d0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80043d2:	e008      	b.n	80043e6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043d4:	f7fc f9f8 	bl	80007c8 <HAL_GetTick>
 80043d8:	4602      	mov	r2, r0
 80043da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043dc:	1ad3      	subs	r3, r2, r3
 80043de:	2b64      	cmp	r3, #100	@ 0x64
 80043e0:	d901      	bls.n	80043e6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80043e2:	2303      	movs	r3, #3
 80043e4:	e1a0      	b.n	8004728 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80043e6:	4b83      	ldr	r3, [pc, #524]	@ (80045f4 <HAL_RCC_OscConfig+0x770>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d0f0      	beq.n	80043d4 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	689b      	ldr	r3, [r3, #8]
 80043f6:	2b01      	cmp	r3, #1
 80043f8:	d106      	bne.n	8004408 <HAL_RCC_OscConfig+0x584>
 80043fa:	4b7d      	ldr	r3, [pc, #500]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 80043fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043fe:	4a7c      	ldr	r2, [pc, #496]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 8004400:	f043 0301 	orr.w	r3, r3, #1
 8004404:	6713      	str	r3, [r2, #112]	@ 0x70
 8004406:	e02d      	b.n	8004464 <HAL_RCC_OscConfig+0x5e0>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	689b      	ldr	r3, [r3, #8]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d10c      	bne.n	800442a <HAL_RCC_OscConfig+0x5a6>
 8004410:	4b77      	ldr	r3, [pc, #476]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 8004412:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004414:	4a76      	ldr	r2, [pc, #472]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 8004416:	f023 0301 	bic.w	r3, r3, #1
 800441a:	6713      	str	r3, [r2, #112]	@ 0x70
 800441c:	4b74      	ldr	r3, [pc, #464]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 800441e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004420:	4a73      	ldr	r2, [pc, #460]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 8004422:	f023 0304 	bic.w	r3, r3, #4
 8004426:	6713      	str	r3, [r2, #112]	@ 0x70
 8004428:	e01c      	b.n	8004464 <HAL_RCC_OscConfig+0x5e0>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	2b05      	cmp	r3, #5
 8004430:	d10c      	bne.n	800444c <HAL_RCC_OscConfig+0x5c8>
 8004432:	4b6f      	ldr	r3, [pc, #444]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 8004434:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004436:	4a6e      	ldr	r2, [pc, #440]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 8004438:	f043 0304 	orr.w	r3, r3, #4
 800443c:	6713      	str	r3, [r2, #112]	@ 0x70
 800443e:	4b6c      	ldr	r3, [pc, #432]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 8004440:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004442:	4a6b      	ldr	r2, [pc, #428]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 8004444:	f043 0301 	orr.w	r3, r3, #1
 8004448:	6713      	str	r3, [r2, #112]	@ 0x70
 800444a:	e00b      	b.n	8004464 <HAL_RCC_OscConfig+0x5e0>
 800444c:	4b68      	ldr	r3, [pc, #416]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 800444e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004450:	4a67      	ldr	r2, [pc, #412]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 8004452:	f023 0301 	bic.w	r3, r3, #1
 8004456:	6713      	str	r3, [r2, #112]	@ 0x70
 8004458:	4b65      	ldr	r3, [pc, #404]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 800445a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800445c:	4a64      	ldr	r2, [pc, #400]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 800445e:	f023 0304 	bic.w	r3, r3, #4
 8004462:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	689b      	ldr	r3, [r3, #8]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d015      	beq.n	8004498 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800446c:	f7fc f9ac 	bl	80007c8 <HAL_GetTick>
 8004470:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004472:	e00a      	b.n	800448a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004474:	f7fc f9a8 	bl	80007c8 <HAL_GetTick>
 8004478:	4602      	mov	r2, r0
 800447a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800447c:	1ad3      	subs	r3, r2, r3
 800447e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004482:	4293      	cmp	r3, r2
 8004484:	d901      	bls.n	800448a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8004486:	2303      	movs	r3, #3
 8004488:	e14e      	b.n	8004728 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800448a:	4b59      	ldr	r3, [pc, #356]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 800448c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800448e:	f003 0302 	and.w	r3, r3, #2
 8004492:	2b00      	cmp	r3, #0
 8004494:	d0ee      	beq.n	8004474 <HAL_RCC_OscConfig+0x5f0>
 8004496:	e014      	b.n	80044c2 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004498:	f7fc f996 	bl	80007c8 <HAL_GetTick>
 800449c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800449e:	e00a      	b.n	80044b6 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044a0:	f7fc f992 	bl	80007c8 <HAL_GetTick>
 80044a4:	4602      	mov	r2, r0
 80044a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044a8:	1ad3      	subs	r3, r2, r3
 80044aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d901      	bls.n	80044b6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80044b2:	2303      	movs	r3, #3
 80044b4:	e138      	b.n	8004728 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80044b6:	4b4e      	ldr	r3, [pc, #312]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 80044b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044ba:	f003 0302 	and.w	r3, r3, #2
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d1ee      	bne.n	80044a0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	f000 812d 	beq.w	8004726 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80044cc:	4b48      	ldr	r3, [pc, #288]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 80044ce:	691b      	ldr	r3, [r3, #16]
 80044d0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80044d4:	2b18      	cmp	r3, #24
 80044d6:	f000 80bd 	beq.w	8004654 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044de:	2b02      	cmp	r3, #2
 80044e0:	f040 809e 	bne.w	8004620 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044e4:	4b42      	ldr	r3, [pc, #264]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a41      	ldr	r2, [pc, #260]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 80044ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80044ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044f0:	f7fc f96a 	bl	80007c8 <HAL_GetTick>
 80044f4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80044f6:	e008      	b.n	800450a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044f8:	f7fc f966 	bl	80007c8 <HAL_GetTick>
 80044fc:	4602      	mov	r2, r0
 80044fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004500:	1ad3      	subs	r3, r2, r3
 8004502:	2b02      	cmp	r3, #2
 8004504:	d901      	bls.n	800450a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8004506:	2303      	movs	r3, #3
 8004508:	e10e      	b.n	8004728 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800450a:	4b39      	ldr	r3, [pc, #228]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004512:	2b00      	cmp	r3, #0
 8004514:	d1f0      	bne.n	80044f8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004516:	4b36      	ldr	r3, [pc, #216]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 8004518:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800451a:	4b37      	ldr	r3, [pc, #220]	@ (80045f8 <HAL_RCC_OscConfig+0x774>)
 800451c:	4013      	ands	r3, r2
 800451e:	687a      	ldr	r2, [r7, #4]
 8004520:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004522:	687a      	ldr	r2, [r7, #4]
 8004524:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004526:	0112      	lsls	r2, r2, #4
 8004528:	430a      	orrs	r2, r1
 800452a:	4931      	ldr	r1, [pc, #196]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 800452c:	4313      	orrs	r3, r2
 800452e:	628b      	str	r3, [r1, #40]	@ 0x28
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004534:	3b01      	subs	r3, #1
 8004536:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800453e:	3b01      	subs	r3, #1
 8004540:	025b      	lsls	r3, r3, #9
 8004542:	b29b      	uxth	r3, r3
 8004544:	431a      	orrs	r2, r3
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800454a:	3b01      	subs	r3, #1
 800454c:	041b      	lsls	r3, r3, #16
 800454e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004552:	431a      	orrs	r2, r3
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004558:	3b01      	subs	r3, #1
 800455a:	061b      	lsls	r3, r3, #24
 800455c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004560:	4923      	ldr	r1, [pc, #140]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 8004562:	4313      	orrs	r3, r2
 8004564:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8004566:	4b22      	ldr	r3, [pc, #136]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 8004568:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800456a:	4a21      	ldr	r2, [pc, #132]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 800456c:	f023 0301 	bic.w	r3, r3, #1
 8004570:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004572:	4b1f      	ldr	r3, [pc, #124]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 8004574:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004576:	4b21      	ldr	r3, [pc, #132]	@ (80045fc <HAL_RCC_OscConfig+0x778>)
 8004578:	4013      	ands	r3, r2
 800457a:	687a      	ldr	r2, [r7, #4]
 800457c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800457e:	00d2      	lsls	r2, r2, #3
 8004580:	491b      	ldr	r1, [pc, #108]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 8004582:	4313      	orrs	r3, r2
 8004584:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004586:	4b1a      	ldr	r3, [pc, #104]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 8004588:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800458a:	f023 020c 	bic.w	r2, r3, #12
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004592:	4917      	ldr	r1, [pc, #92]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 8004594:	4313      	orrs	r3, r2
 8004596:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004598:	4b15      	ldr	r3, [pc, #84]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 800459a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800459c:	f023 0202 	bic.w	r2, r3, #2
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045a4:	4912      	ldr	r1, [pc, #72]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 80045a6:	4313      	orrs	r3, r2
 80045a8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80045aa:	4b11      	ldr	r3, [pc, #68]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 80045ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045ae:	4a10      	ldr	r2, [pc, #64]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 80045b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045b6:	4b0e      	ldr	r3, [pc, #56]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 80045b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045ba:	4a0d      	ldr	r2, [pc, #52]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 80045bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80045c2:	4b0b      	ldr	r3, [pc, #44]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 80045c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045c6:	4a0a      	ldr	r2, [pc, #40]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 80045c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80045cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80045ce:	4b08      	ldr	r3, [pc, #32]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 80045d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045d2:	4a07      	ldr	r2, [pc, #28]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 80045d4:	f043 0301 	orr.w	r3, r3, #1
 80045d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80045da:	4b05      	ldr	r3, [pc, #20]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a04      	ldr	r2, [pc, #16]	@ (80045f0 <HAL_RCC_OscConfig+0x76c>)
 80045e0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80045e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045e6:	f7fc f8ef 	bl	80007c8 <HAL_GetTick>
 80045ea:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80045ec:	e011      	b.n	8004612 <HAL_RCC_OscConfig+0x78e>
 80045ee:	bf00      	nop
 80045f0:	58024400 	.word	0x58024400
 80045f4:	58024800 	.word	0x58024800
 80045f8:	fffffc0c 	.word	0xfffffc0c
 80045fc:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004600:	f7fc f8e2 	bl	80007c8 <HAL_GetTick>
 8004604:	4602      	mov	r2, r0
 8004606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004608:	1ad3      	subs	r3, r2, r3
 800460a:	2b02      	cmp	r3, #2
 800460c:	d901      	bls.n	8004612 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800460e:	2303      	movs	r3, #3
 8004610:	e08a      	b.n	8004728 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004612:	4b47      	ldr	r3, [pc, #284]	@ (8004730 <HAL_RCC_OscConfig+0x8ac>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800461a:	2b00      	cmp	r3, #0
 800461c:	d0f0      	beq.n	8004600 <HAL_RCC_OscConfig+0x77c>
 800461e:	e082      	b.n	8004726 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004620:	4b43      	ldr	r3, [pc, #268]	@ (8004730 <HAL_RCC_OscConfig+0x8ac>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a42      	ldr	r2, [pc, #264]	@ (8004730 <HAL_RCC_OscConfig+0x8ac>)
 8004626:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800462a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800462c:	f7fc f8cc 	bl	80007c8 <HAL_GetTick>
 8004630:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004632:	e008      	b.n	8004646 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004634:	f7fc f8c8 	bl	80007c8 <HAL_GetTick>
 8004638:	4602      	mov	r2, r0
 800463a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800463c:	1ad3      	subs	r3, r2, r3
 800463e:	2b02      	cmp	r3, #2
 8004640:	d901      	bls.n	8004646 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8004642:	2303      	movs	r3, #3
 8004644:	e070      	b.n	8004728 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004646:	4b3a      	ldr	r3, [pc, #232]	@ (8004730 <HAL_RCC_OscConfig+0x8ac>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800464e:	2b00      	cmp	r3, #0
 8004650:	d1f0      	bne.n	8004634 <HAL_RCC_OscConfig+0x7b0>
 8004652:	e068      	b.n	8004726 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004654:	4b36      	ldr	r3, [pc, #216]	@ (8004730 <HAL_RCC_OscConfig+0x8ac>)
 8004656:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004658:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800465a:	4b35      	ldr	r3, [pc, #212]	@ (8004730 <HAL_RCC_OscConfig+0x8ac>)
 800465c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800465e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004664:	2b01      	cmp	r3, #1
 8004666:	d031      	beq.n	80046cc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004668:	693b      	ldr	r3, [r7, #16]
 800466a:	f003 0203 	and.w	r2, r3, #3
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004672:	429a      	cmp	r2, r3
 8004674:	d12a      	bne.n	80046cc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	091b      	lsrs	r3, r3, #4
 800467a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004682:	429a      	cmp	r2, r3
 8004684:	d122      	bne.n	80046cc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004690:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004692:	429a      	cmp	r2, r3
 8004694:	d11a      	bne.n	80046cc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	0a5b      	lsrs	r3, r3, #9
 800469a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046a2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80046a4:	429a      	cmp	r2, r3
 80046a6:	d111      	bne.n	80046cc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	0c1b      	lsrs	r3, r3, #16
 80046ac:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046b4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80046b6:	429a      	cmp	r2, r3
 80046b8:	d108      	bne.n	80046cc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	0e1b      	lsrs	r3, r3, #24
 80046be:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046c6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80046c8:	429a      	cmp	r2, r3
 80046ca:	d001      	beq.n	80046d0 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80046cc:	2301      	movs	r3, #1
 80046ce:	e02b      	b.n	8004728 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80046d0:	4b17      	ldr	r3, [pc, #92]	@ (8004730 <HAL_RCC_OscConfig+0x8ac>)
 80046d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046d4:	08db      	lsrs	r3, r3, #3
 80046d6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80046da:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046e0:	693a      	ldr	r2, [r7, #16]
 80046e2:	429a      	cmp	r2, r3
 80046e4:	d01f      	beq.n	8004726 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80046e6:	4b12      	ldr	r3, [pc, #72]	@ (8004730 <HAL_RCC_OscConfig+0x8ac>)
 80046e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046ea:	4a11      	ldr	r2, [pc, #68]	@ (8004730 <HAL_RCC_OscConfig+0x8ac>)
 80046ec:	f023 0301 	bic.w	r3, r3, #1
 80046f0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80046f2:	f7fc f869 	bl	80007c8 <HAL_GetTick>
 80046f6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80046f8:	bf00      	nop
 80046fa:	f7fc f865 	bl	80007c8 <HAL_GetTick>
 80046fe:	4602      	mov	r2, r0
 8004700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004702:	4293      	cmp	r3, r2
 8004704:	d0f9      	beq.n	80046fa <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004706:	4b0a      	ldr	r3, [pc, #40]	@ (8004730 <HAL_RCC_OscConfig+0x8ac>)
 8004708:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800470a:	4b0a      	ldr	r3, [pc, #40]	@ (8004734 <HAL_RCC_OscConfig+0x8b0>)
 800470c:	4013      	ands	r3, r2
 800470e:	687a      	ldr	r2, [r7, #4]
 8004710:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004712:	00d2      	lsls	r2, r2, #3
 8004714:	4906      	ldr	r1, [pc, #24]	@ (8004730 <HAL_RCC_OscConfig+0x8ac>)
 8004716:	4313      	orrs	r3, r2
 8004718:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800471a:	4b05      	ldr	r3, [pc, #20]	@ (8004730 <HAL_RCC_OscConfig+0x8ac>)
 800471c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800471e:	4a04      	ldr	r2, [pc, #16]	@ (8004730 <HAL_RCC_OscConfig+0x8ac>)
 8004720:	f043 0301 	orr.w	r3, r3, #1
 8004724:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8004726:	2300      	movs	r3, #0
}
 8004728:	4618      	mov	r0, r3
 800472a:	3730      	adds	r7, #48	@ 0x30
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}
 8004730:	58024400 	.word	0x58024400
 8004734:	ffff0007 	.word	0xffff0007

08004738 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b086      	sub	sp, #24
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
 8004740:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d101      	bne.n	800474c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	e19c      	b.n	8004a86 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800474c:	4b8a      	ldr	r3, [pc, #552]	@ (8004978 <HAL_RCC_ClockConfig+0x240>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f003 030f 	and.w	r3, r3, #15
 8004754:	683a      	ldr	r2, [r7, #0]
 8004756:	429a      	cmp	r2, r3
 8004758:	d910      	bls.n	800477c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800475a:	4b87      	ldr	r3, [pc, #540]	@ (8004978 <HAL_RCC_ClockConfig+0x240>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f023 020f 	bic.w	r2, r3, #15
 8004762:	4985      	ldr	r1, [pc, #532]	@ (8004978 <HAL_RCC_ClockConfig+0x240>)
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	4313      	orrs	r3, r2
 8004768:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800476a:	4b83      	ldr	r3, [pc, #524]	@ (8004978 <HAL_RCC_ClockConfig+0x240>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f003 030f 	and.w	r3, r3, #15
 8004772:	683a      	ldr	r2, [r7, #0]
 8004774:	429a      	cmp	r2, r3
 8004776:	d001      	beq.n	800477c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004778:	2301      	movs	r3, #1
 800477a:	e184      	b.n	8004a86 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f003 0304 	and.w	r3, r3, #4
 8004784:	2b00      	cmp	r3, #0
 8004786:	d010      	beq.n	80047aa <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	691a      	ldr	r2, [r3, #16]
 800478c:	4b7b      	ldr	r3, [pc, #492]	@ (800497c <HAL_RCC_ClockConfig+0x244>)
 800478e:	699b      	ldr	r3, [r3, #24]
 8004790:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004794:	429a      	cmp	r2, r3
 8004796:	d908      	bls.n	80047aa <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004798:	4b78      	ldr	r3, [pc, #480]	@ (800497c <HAL_RCC_ClockConfig+0x244>)
 800479a:	699b      	ldr	r3, [r3, #24]
 800479c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	691b      	ldr	r3, [r3, #16]
 80047a4:	4975      	ldr	r1, [pc, #468]	@ (800497c <HAL_RCC_ClockConfig+0x244>)
 80047a6:	4313      	orrs	r3, r2
 80047a8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 0308 	and.w	r3, r3, #8
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d010      	beq.n	80047d8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	695a      	ldr	r2, [r3, #20]
 80047ba:	4b70      	ldr	r3, [pc, #448]	@ (800497c <HAL_RCC_ClockConfig+0x244>)
 80047bc:	69db      	ldr	r3, [r3, #28]
 80047be:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80047c2:	429a      	cmp	r2, r3
 80047c4:	d908      	bls.n	80047d8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80047c6:	4b6d      	ldr	r3, [pc, #436]	@ (800497c <HAL_RCC_ClockConfig+0x244>)
 80047c8:	69db      	ldr	r3, [r3, #28]
 80047ca:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	695b      	ldr	r3, [r3, #20]
 80047d2:	496a      	ldr	r1, [pc, #424]	@ (800497c <HAL_RCC_ClockConfig+0x244>)
 80047d4:	4313      	orrs	r3, r2
 80047d6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f003 0310 	and.w	r3, r3, #16
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d010      	beq.n	8004806 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	699a      	ldr	r2, [r3, #24]
 80047e8:	4b64      	ldr	r3, [pc, #400]	@ (800497c <HAL_RCC_ClockConfig+0x244>)
 80047ea:	69db      	ldr	r3, [r3, #28]
 80047ec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80047f0:	429a      	cmp	r2, r3
 80047f2:	d908      	bls.n	8004806 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80047f4:	4b61      	ldr	r3, [pc, #388]	@ (800497c <HAL_RCC_ClockConfig+0x244>)
 80047f6:	69db      	ldr	r3, [r3, #28]
 80047f8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	699b      	ldr	r3, [r3, #24]
 8004800:	495e      	ldr	r1, [pc, #376]	@ (800497c <HAL_RCC_ClockConfig+0x244>)
 8004802:	4313      	orrs	r3, r2
 8004804:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f003 0320 	and.w	r3, r3, #32
 800480e:	2b00      	cmp	r3, #0
 8004810:	d010      	beq.n	8004834 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	69da      	ldr	r2, [r3, #28]
 8004816:	4b59      	ldr	r3, [pc, #356]	@ (800497c <HAL_RCC_ClockConfig+0x244>)
 8004818:	6a1b      	ldr	r3, [r3, #32]
 800481a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800481e:	429a      	cmp	r2, r3
 8004820:	d908      	bls.n	8004834 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004822:	4b56      	ldr	r3, [pc, #344]	@ (800497c <HAL_RCC_ClockConfig+0x244>)
 8004824:	6a1b      	ldr	r3, [r3, #32]
 8004826:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	69db      	ldr	r3, [r3, #28]
 800482e:	4953      	ldr	r1, [pc, #332]	@ (800497c <HAL_RCC_ClockConfig+0x244>)
 8004830:	4313      	orrs	r3, r2
 8004832:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f003 0302 	and.w	r3, r3, #2
 800483c:	2b00      	cmp	r3, #0
 800483e:	d010      	beq.n	8004862 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	68da      	ldr	r2, [r3, #12]
 8004844:	4b4d      	ldr	r3, [pc, #308]	@ (800497c <HAL_RCC_ClockConfig+0x244>)
 8004846:	699b      	ldr	r3, [r3, #24]
 8004848:	f003 030f 	and.w	r3, r3, #15
 800484c:	429a      	cmp	r2, r3
 800484e:	d908      	bls.n	8004862 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004850:	4b4a      	ldr	r3, [pc, #296]	@ (800497c <HAL_RCC_ClockConfig+0x244>)
 8004852:	699b      	ldr	r3, [r3, #24]
 8004854:	f023 020f 	bic.w	r2, r3, #15
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	68db      	ldr	r3, [r3, #12]
 800485c:	4947      	ldr	r1, [pc, #284]	@ (800497c <HAL_RCC_ClockConfig+0x244>)
 800485e:	4313      	orrs	r3, r2
 8004860:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f003 0301 	and.w	r3, r3, #1
 800486a:	2b00      	cmp	r3, #0
 800486c:	d055      	beq.n	800491a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800486e:	4b43      	ldr	r3, [pc, #268]	@ (800497c <HAL_RCC_ClockConfig+0x244>)
 8004870:	699b      	ldr	r3, [r3, #24]
 8004872:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	689b      	ldr	r3, [r3, #8]
 800487a:	4940      	ldr	r1, [pc, #256]	@ (800497c <HAL_RCC_ClockConfig+0x244>)
 800487c:	4313      	orrs	r3, r2
 800487e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	2b02      	cmp	r3, #2
 8004886:	d107      	bne.n	8004898 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004888:	4b3c      	ldr	r3, [pc, #240]	@ (800497c <HAL_RCC_ClockConfig+0x244>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004890:	2b00      	cmp	r3, #0
 8004892:	d121      	bne.n	80048d8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004894:	2301      	movs	r3, #1
 8004896:	e0f6      	b.n	8004a86 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	2b03      	cmp	r3, #3
 800489e:	d107      	bne.n	80048b0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80048a0:	4b36      	ldr	r3, [pc, #216]	@ (800497c <HAL_RCC_ClockConfig+0x244>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d115      	bne.n	80048d8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80048ac:	2301      	movs	r3, #1
 80048ae:	e0ea      	b.n	8004a86 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	d107      	bne.n	80048c8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80048b8:	4b30      	ldr	r3, [pc, #192]	@ (800497c <HAL_RCC_ClockConfig+0x244>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d109      	bne.n	80048d8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80048c4:	2301      	movs	r3, #1
 80048c6:	e0de      	b.n	8004a86 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80048c8:	4b2c      	ldr	r3, [pc, #176]	@ (800497c <HAL_RCC_ClockConfig+0x244>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f003 0304 	and.w	r3, r3, #4
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d101      	bne.n	80048d8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80048d4:	2301      	movs	r3, #1
 80048d6:	e0d6      	b.n	8004a86 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80048d8:	4b28      	ldr	r3, [pc, #160]	@ (800497c <HAL_RCC_ClockConfig+0x244>)
 80048da:	691b      	ldr	r3, [r3, #16]
 80048dc:	f023 0207 	bic.w	r2, r3, #7
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	4925      	ldr	r1, [pc, #148]	@ (800497c <HAL_RCC_ClockConfig+0x244>)
 80048e6:	4313      	orrs	r3, r2
 80048e8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048ea:	f7fb ff6d 	bl	80007c8 <HAL_GetTick>
 80048ee:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048f0:	e00a      	b.n	8004908 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048f2:	f7fb ff69 	bl	80007c8 <HAL_GetTick>
 80048f6:	4602      	mov	r2, r0
 80048f8:	697b      	ldr	r3, [r7, #20]
 80048fa:	1ad3      	subs	r3, r2, r3
 80048fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004900:	4293      	cmp	r3, r2
 8004902:	d901      	bls.n	8004908 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004904:	2303      	movs	r3, #3
 8004906:	e0be      	b.n	8004a86 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004908:	4b1c      	ldr	r3, [pc, #112]	@ (800497c <HAL_RCC_ClockConfig+0x244>)
 800490a:	691b      	ldr	r3, [r3, #16]
 800490c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	00db      	lsls	r3, r3, #3
 8004916:	429a      	cmp	r2, r3
 8004918:	d1eb      	bne.n	80048f2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f003 0302 	and.w	r3, r3, #2
 8004922:	2b00      	cmp	r3, #0
 8004924:	d010      	beq.n	8004948 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	68da      	ldr	r2, [r3, #12]
 800492a:	4b14      	ldr	r3, [pc, #80]	@ (800497c <HAL_RCC_ClockConfig+0x244>)
 800492c:	699b      	ldr	r3, [r3, #24]
 800492e:	f003 030f 	and.w	r3, r3, #15
 8004932:	429a      	cmp	r2, r3
 8004934:	d208      	bcs.n	8004948 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004936:	4b11      	ldr	r3, [pc, #68]	@ (800497c <HAL_RCC_ClockConfig+0x244>)
 8004938:	699b      	ldr	r3, [r3, #24]
 800493a:	f023 020f 	bic.w	r2, r3, #15
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	68db      	ldr	r3, [r3, #12]
 8004942:	490e      	ldr	r1, [pc, #56]	@ (800497c <HAL_RCC_ClockConfig+0x244>)
 8004944:	4313      	orrs	r3, r2
 8004946:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004948:	4b0b      	ldr	r3, [pc, #44]	@ (8004978 <HAL_RCC_ClockConfig+0x240>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f003 030f 	and.w	r3, r3, #15
 8004950:	683a      	ldr	r2, [r7, #0]
 8004952:	429a      	cmp	r2, r3
 8004954:	d214      	bcs.n	8004980 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004956:	4b08      	ldr	r3, [pc, #32]	@ (8004978 <HAL_RCC_ClockConfig+0x240>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f023 020f 	bic.w	r2, r3, #15
 800495e:	4906      	ldr	r1, [pc, #24]	@ (8004978 <HAL_RCC_ClockConfig+0x240>)
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	4313      	orrs	r3, r2
 8004964:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004966:	4b04      	ldr	r3, [pc, #16]	@ (8004978 <HAL_RCC_ClockConfig+0x240>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f003 030f 	and.w	r3, r3, #15
 800496e:	683a      	ldr	r2, [r7, #0]
 8004970:	429a      	cmp	r2, r3
 8004972:	d005      	beq.n	8004980 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004974:	2301      	movs	r3, #1
 8004976:	e086      	b.n	8004a86 <HAL_RCC_ClockConfig+0x34e>
 8004978:	52002000 	.word	0x52002000
 800497c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f003 0304 	and.w	r3, r3, #4
 8004988:	2b00      	cmp	r3, #0
 800498a:	d010      	beq.n	80049ae <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	691a      	ldr	r2, [r3, #16]
 8004990:	4b3f      	ldr	r3, [pc, #252]	@ (8004a90 <HAL_RCC_ClockConfig+0x358>)
 8004992:	699b      	ldr	r3, [r3, #24]
 8004994:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004998:	429a      	cmp	r2, r3
 800499a:	d208      	bcs.n	80049ae <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800499c:	4b3c      	ldr	r3, [pc, #240]	@ (8004a90 <HAL_RCC_ClockConfig+0x358>)
 800499e:	699b      	ldr	r3, [r3, #24]
 80049a0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	691b      	ldr	r3, [r3, #16]
 80049a8:	4939      	ldr	r1, [pc, #228]	@ (8004a90 <HAL_RCC_ClockConfig+0x358>)
 80049aa:	4313      	orrs	r3, r2
 80049ac:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f003 0308 	and.w	r3, r3, #8
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d010      	beq.n	80049dc <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	695a      	ldr	r2, [r3, #20]
 80049be:	4b34      	ldr	r3, [pc, #208]	@ (8004a90 <HAL_RCC_ClockConfig+0x358>)
 80049c0:	69db      	ldr	r3, [r3, #28]
 80049c2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80049c6:	429a      	cmp	r2, r3
 80049c8:	d208      	bcs.n	80049dc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80049ca:	4b31      	ldr	r3, [pc, #196]	@ (8004a90 <HAL_RCC_ClockConfig+0x358>)
 80049cc:	69db      	ldr	r3, [r3, #28]
 80049ce:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	695b      	ldr	r3, [r3, #20]
 80049d6:	492e      	ldr	r1, [pc, #184]	@ (8004a90 <HAL_RCC_ClockConfig+0x358>)
 80049d8:	4313      	orrs	r3, r2
 80049da:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f003 0310 	and.w	r3, r3, #16
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d010      	beq.n	8004a0a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	699a      	ldr	r2, [r3, #24]
 80049ec:	4b28      	ldr	r3, [pc, #160]	@ (8004a90 <HAL_RCC_ClockConfig+0x358>)
 80049ee:	69db      	ldr	r3, [r3, #28]
 80049f0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80049f4:	429a      	cmp	r2, r3
 80049f6:	d208      	bcs.n	8004a0a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80049f8:	4b25      	ldr	r3, [pc, #148]	@ (8004a90 <HAL_RCC_ClockConfig+0x358>)
 80049fa:	69db      	ldr	r3, [r3, #28]
 80049fc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	699b      	ldr	r3, [r3, #24]
 8004a04:	4922      	ldr	r1, [pc, #136]	@ (8004a90 <HAL_RCC_ClockConfig+0x358>)
 8004a06:	4313      	orrs	r3, r2
 8004a08:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f003 0320 	and.w	r3, r3, #32
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d010      	beq.n	8004a38 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	69da      	ldr	r2, [r3, #28]
 8004a1a:	4b1d      	ldr	r3, [pc, #116]	@ (8004a90 <HAL_RCC_ClockConfig+0x358>)
 8004a1c:	6a1b      	ldr	r3, [r3, #32]
 8004a1e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004a22:	429a      	cmp	r2, r3
 8004a24:	d208      	bcs.n	8004a38 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004a26:	4b1a      	ldr	r3, [pc, #104]	@ (8004a90 <HAL_RCC_ClockConfig+0x358>)
 8004a28:	6a1b      	ldr	r3, [r3, #32]
 8004a2a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	69db      	ldr	r3, [r3, #28]
 8004a32:	4917      	ldr	r1, [pc, #92]	@ (8004a90 <HAL_RCC_ClockConfig+0x358>)
 8004a34:	4313      	orrs	r3, r2
 8004a36:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004a38:	f000 f834 	bl	8004aa4 <HAL_RCC_GetSysClockFreq>
 8004a3c:	4602      	mov	r2, r0
 8004a3e:	4b14      	ldr	r3, [pc, #80]	@ (8004a90 <HAL_RCC_ClockConfig+0x358>)
 8004a40:	699b      	ldr	r3, [r3, #24]
 8004a42:	0a1b      	lsrs	r3, r3, #8
 8004a44:	f003 030f 	and.w	r3, r3, #15
 8004a48:	4912      	ldr	r1, [pc, #72]	@ (8004a94 <HAL_RCC_ClockConfig+0x35c>)
 8004a4a:	5ccb      	ldrb	r3, [r1, r3]
 8004a4c:	f003 031f 	and.w	r3, r3, #31
 8004a50:	fa22 f303 	lsr.w	r3, r2, r3
 8004a54:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004a56:	4b0e      	ldr	r3, [pc, #56]	@ (8004a90 <HAL_RCC_ClockConfig+0x358>)
 8004a58:	699b      	ldr	r3, [r3, #24]
 8004a5a:	f003 030f 	and.w	r3, r3, #15
 8004a5e:	4a0d      	ldr	r2, [pc, #52]	@ (8004a94 <HAL_RCC_ClockConfig+0x35c>)
 8004a60:	5cd3      	ldrb	r3, [r2, r3]
 8004a62:	f003 031f 	and.w	r3, r3, #31
 8004a66:	693a      	ldr	r2, [r7, #16]
 8004a68:	fa22 f303 	lsr.w	r3, r2, r3
 8004a6c:	4a0a      	ldr	r2, [pc, #40]	@ (8004a98 <HAL_RCC_ClockConfig+0x360>)
 8004a6e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004a70:	4a0a      	ldr	r2, [pc, #40]	@ (8004a9c <HAL_RCC_ClockConfig+0x364>)
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004a76:	4b0a      	ldr	r3, [pc, #40]	@ (8004aa0 <HAL_RCC_ClockConfig+0x368>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f7fb fe5a 	bl	8000734 <HAL_InitTick>
 8004a80:	4603      	mov	r3, r0
 8004a82:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004a84:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	3718      	adds	r7, #24
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}
 8004a8e:	bf00      	nop
 8004a90:	58024400 	.word	0x58024400
 8004a94:	0800b37c 	.word	0x0800b37c
 8004a98:	2400000c 	.word	0x2400000c
 8004a9c:	24000008 	.word	0x24000008
 8004aa0:	24000000 	.word	0x24000000

08004aa4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b089      	sub	sp, #36	@ 0x24
 8004aa8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004aaa:	4bb3      	ldr	r3, [pc, #716]	@ (8004d78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004aac:	691b      	ldr	r3, [r3, #16]
 8004aae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004ab2:	2b18      	cmp	r3, #24
 8004ab4:	f200 8155 	bhi.w	8004d62 <HAL_RCC_GetSysClockFreq+0x2be>
 8004ab8:	a201      	add	r2, pc, #4	@ (adr r2, 8004ac0 <HAL_RCC_GetSysClockFreq+0x1c>)
 8004aba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004abe:	bf00      	nop
 8004ac0:	08004b25 	.word	0x08004b25
 8004ac4:	08004d63 	.word	0x08004d63
 8004ac8:	08004d63 	.word	0x08004d63
 8004acc:	08004d63 	.word	0x08004d63
 8004ad0:	08004d63 	.word	0x08004d63
 8004ad4:	08004d63 	.word	0x08004d63
 8004ad8:	08004d63 	.word	0x08004d63
 8004adc:	08004d63 	.word	0x08004d63
 8004ae0:	08004b4b 	.word	0x08004b4b
 8004ae4:	08004d63 	.word	0x08004d63
 8004ae8:	08004d63 	.word	0x08004d63
 8004aec:	08004d63 	.word	0x08004d63
 8004af0:	08004d63 	.word	0x08004d63
 8004af4:	08004d63 	.word	0x08004d63
 8004af8:	08004d63 	.word	0x08004d63
 8004afc:	08004d63 	.word	0x08004d63
 8004b00:	08004b51 	.word	0x08004b51
 8004b04:	08004d63 	.word	0x08004d63
 8004b08:	08004d63 	.word	0x08004d63
 8004b0c:	08004d63 	.word	0x08004d63
 8004b10:	08004d63 	.word	0x08004d63
 8004b14:	08004d63 	.word	0x08004d63
 8004b18:	08004d63 	.word	0x08004d63
 8004b1c:	08004d63 	.word	0x08004d63
 8004b20:	08004b57 	.word	0x08004b57
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004b24:	4b94      	ldr	r3, [pc, #592]	@ (8004d78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f003 0320 	and.w	r3, r3, #32
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d009      	beq.n	8004b44 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004b30:	4b91      	ldr	r3, [pc, #580]	@ (8004d78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	08db      	lsrs	r3, r3, #3
 8004b36:	f003 0303 	and.w	r3, r3, #3
 8004b3a:	4a90      	ldr	r2, [pc, #576]	@ (8004d7c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004b3c:	fa22 f303 	lsr.w	r3, r2, r3
 8004b40:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004b42:	e111      	b.n	8004d68 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004b44:	4b8d      	ldr	r3, [pc, #564]	@ (8004d7c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004b46:	61bb      	str	r3, [r7, #24]
      break;
 8004b48:	e10e      	b.n	8004d68 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8004b4a:	4b8d      	ldr	r3, [pc, #564]	@ (8004d80 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004b4c:	61bb      	str	r3, [r7, #24]
      break;
 8004b4e:	e10b      	b.n	8004d68 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004b50:	4b8c      	ldr	r3, [pc, #560]	@ (8004d84 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004b52:	61bb      	str	r3, [r7, #24]
      break;
 8004b54:	e108      	b.n	8004d68 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004b56:	4b88      	ldr	r3, [pc, #544]	@ (8004d78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b5a:	f003 0303 	and.w	r3, r3, #3
 8004b5e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004b60:	4b85      	ldr	r3, [pc, #532]	@ (8004d78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b64:	091b      	lsrs	r3, r3, #4
 8004b66:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b6a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004b6c:	4b82      	ldr	r3, [pc, #520]	@ (8004d78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b70:	f003 0301 	and.w	r3, r3, #1
 8004b74:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004b76:	4b80      	ldr	r3, [pc, #512]	@ (8004d78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b7a:	08db      	lsrs	r3, r3, #3
 8004b7c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004b80:	68fa      	ldr	r2, [r7, #12]
 8004b82:	fb02 f303 	mul.w	r3, r2, r3
 8004b86:	ee07 3a90 	vmov	s15, r3
 8004b8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b8e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	f000 80e1 	beq.w	8004d5c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	2b02      	cmp	r3, #2
 8004b9e:	f000 8083 	beq.w	8004ca8 <HAL_RCC_GetSysClockFreq+0x204>
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	2b02      	cmp	r3, #2
 8004ba6:	f200 80a1 	bhi.w	8004cec <HAL_RCC_GetSysClockFreq+0x248>
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d003      	beq.n	8004bb8 <HAL_RCC_GetSysClockFreq+0x114>
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	2b01      	cmp	r3, #1
 8004bb4:	d056      	beq.n	8004c64 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004bb6:	e099      	b.n	8004cec <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004bb8:	4b6f      	ldr	r3, [pc, #444]	@ (8004d78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f003 0320 	and.w	r3, r3, #32
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d02d      	beq.n	8004c20 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004bc4:	4b6c      	ldr	r3, [pc, #432]	@ (8004d78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	08db      	lsrs	r3, r3, #3
 8004bca:	f003 0303 	and.w	r3, r3, #3
 8004bce:	4a6b      	ldr	r2, [pc, #428]	@ (8004d7c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004bd0:	fa22 f303 	lsr.w	r3, r2, r3
 8004bd4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	ee07 3a90 	vmov	s15, r3
 8004bdc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	ee07 3a90 	vmov	s15, r3
 8004be6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004bee:	4b62      	ldr	r3, [pc, #392]	@ (8004d78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bf6:	ee07 3a90 	vmov	s15, r3
 8004bfa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bfe:	ed97 6a02 	vldr	s12, [r7, #8]
 8004c02:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004d88 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004c06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c1a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004c1e:	e087      	b.n	8004d30 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	ee07 3a90 	vmov	s15, r3
 8004c26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c2a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004d8c <HAL_RCC_GetSysClockFreq+0x2e8>
 8004c2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c32:	4b51      	ldr	r3, [pc, #324]	@ (8004d78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c3a:	ee07 3a90 	vmov	s15, r3
 8004c3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c42:	ed97 6a02 	vldr	s12, [r7, #8]
 8004c46:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004d88 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004c4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c5e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004c62:	e065      	b.n	8004d30 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004c64:	693b      	ldr	r3, [r7, #16]
 8004c66:	ee07 3a90 	vmov	s15, r3
 8004c6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c6e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004d90 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004c72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c76:	4b40      	ldr	r3, [pc, #256]	@ (8004d78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c7e:	ee07 3a90 	vmov	s15, r3
 8004c82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c86:	ed97 6a02 	vldr	s12, [r7, #8]
 8004c8a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004d88 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004c8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ca2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004ca6:	e043      	b.n	8004d30 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	ee07 3a90 	vmov	s15, r3
 8004cae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cb2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004d94 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004cb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004cba:	4b2f      	ldr	r3, [pc, #188]	@ (8004d78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cc2:	ee07 3a90 	vmov	s15, r3
 8004cc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004cca:	ed97 6a02 	vldr	s12, [r7, #8]
 8004cce:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004d88 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004cd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004cd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004cda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004cde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ce2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ce6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004cea:	e021      	b.n	8004d30 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004cec:	693b      	ldr	r3, [r7, #16]
 8004cee:	ee07 3a90 	vmov	s15, r3
 8004cf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cf6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004d90 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004cfa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004cfe:	4b1e      	ldr	r3, [pc, #120]	@ (8004d78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d06:	ee07 3a90 	vmov	s15, r3
 8004d0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d0e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004d12:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004d88 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004d16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d2a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004d2e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004d30:	4b11      	ldr	r3, [pc, #68]	@ (8004d78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d34:	0a5b      	lsrs	r3, r3, #9
 8004d36:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d3a:	3301      	adds	r3, #1
 8004d3c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	ee07 3a90 	vmov	s15, r3
 8004d44:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004d48:	edd7 6a07 	vldr	s13, [r7, #28]
 8004d4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d54:	ee17 3a90 	vmov	r3, s15
 8004d58:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004d5a:	e005      	b.n	8004d68 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	61bb      	str	r3, [r7, #24]
      break;
 8004d60:	e002      	b.n	8004d68 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004d62:	4b07      	ldr	r3, [pc, #28]	@ (8004d80 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004d64:	61bb      	str	r3, [r7, #24]
      break;
 8004d66:	bf00      	nop
  }

  return sysclockfreq;
 8004d68:	69bb      	ldr	r3, [r7, #24]
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	3724      	adds	r7, #36	@ 0x24
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d74:	4770      	bx	lr
 8004d76:	bf00      	nop
 8004d78:	58024400 	.word	0x58024400
 8004d7c:	03d09000 	.word	0x03d09000
 8004d80:	003d0900 	.word	0x003d0900
 8004d84:	017d7840 	.word	0x017d7840
 8004d88:	46000000 	.word	0x46000000
 8004d8c:	4c742400 	.word	0x4c742400
 8004d90:	4a742400 	.word	0x4a742400
 8004d94:	4bbebc20 	.word	0x4bbebc20

08004d98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b082      	sub	sp, #8
 8004d9c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004d9e:	f7ff fe81 	bl	8004aa4 <HAL_RCC_GetSysClockFreq>
 8004da2:	4602      	mov	r2, r0
 8004da4:	4b10      	ldr	r3, [pc, #64]	@ (8004de8 <HAL_RCC_GetHCLKFreq+0x50>)
 8004da6:	699b      	ldr	r3, [r3, #24]
 8004da8:	0a1b      	lsrs	r3, r3, #8
 8004daa:	f003 030f 	and.w	r3, r3, #15
 8004dae:	490f      	ldr	r1, [pc, #60]	@ (8004dec <HAL_RCC_GetHCLKFreq+0x54>)
 8004db0:	5ccb      	ldrb	r3, [r1, r3]
 8004db2:	f003 031f 	and.w	r3, r3, #31
 8004db6:	fa22 f303 	lsr.w	r3, r2, r3
 8004dba:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004dbc:	4b0a      	ldr	r3, [pc, #40]	@ (8004de8 <HAL_RCC_GetHCLKFreq+0x50>)
 8004dbe:	699b      	ldr	r3, [r3, #24]
 8004dc0:	f003 030f 	and.w	r3, r3, #15
 8004dc4:	4a09      	ldr	r2, [pc, #36]	@ (8004dec <HAL_RCC_GetHCLKFreq+0x54>)
 8004dc6:	5cd3      	ldrb	r3, [r2, r3]
 8004dc8:	f003 031f 	and.w	r3, r3, #31
 8004dcc:	687a      	ldr	r2, [r7, #4]
 8004dce:	fa22 f303 	lsr.w	r3, r2, r3
 8004dd2:	4a07      	ldr	r2, [pc, #28]	@ (8004df0 <HAL_RCC_GetHCLKFreq+0x58>)
 8004dd4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004dd6:	4a07      	ldr	r2, [pc, #28]	@ (8004df4 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004ddc:	4b04      	ldr	r3, [pc, #16]	@ (8004df0 <HAL_RCC_GetHCLKFreq+0x58>)
 8004dde:	681b      	ldr	r3, [r3, #0]
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	3708      	adds	r7, #8
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd80      	pop	{r7, pc}
 8004de8:	58024400 	.word	0x58024400
 8004dec:	0800b37c 	.word	0x0800b37c
 8004df0:	2400000c 	.word	0x2400000c
 8004df4:	24000008 	.word	0x24000008

08004df8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004dfc:	f7ff ffcc 	bl	8004d98 <HAL_RCC_GetHCLKFreq>
 8004e00:	4602      	mov	r2, r0
 8004e02:	4b06      	ldr	r3, [pc, #24]	@ (8004e1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e04:	69db      	ldr	r3, [r3, #28]
 8004e06:	091b      	lsrs	r3, r3, #4
 8004e08:	f003 0307 	and.w	r3, r3, #7
 8004e0c:	4904      	ldr	r1, [pc, #16]	@ (8004e20 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004e0e:	5ccb      	ldrb	r3, [r1, r3]
 8004e10:	f003 031f 	and.w	r3, r3, #31
 8004e14:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004e18:	4618      	mov	r0, r3
 8004e1a:	bd80      	pop	{r7, pc}
 8004e1c:	58024400 	.word	0x58024400
 8004e20:	0800b37c 	.word	0x0800b37c

08004e24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004e28:	f7ff ffb6 	bl	8004d98 <HAL_RCC_GetHCLKFreq>
 8004e2c:	4602      	mov	r2, r0
 8004e2e:	4b06      	ldr	r3, [pc, #24]	@ (8004e48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e30:	69db      	ldr	r3, [r3, #28]
 8004e32:	0a1b      	lsrs	r3, r3, #8
 8004e34:	f003 0307 	and.w	r3, r3, #7
 8004e38:	4904      	ldr	r1, [pc, #16]	@ (8004e4c <HAL_RCC_GetPCLK2Freq+0x28>)
 8004e3a:	5ccb      	ldrb	r3, [r1, r3]
 8004e3c:	f003 031f 	and.w	r3, r3, #31
 8004e40:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004e44:	4618      	mov	r0, r3
 8004e46:	bd80      	pop	{r7, pc}
 8004e48:	58024400 	.word	0x58024400
 8004e4c:	0800b37c 	.word	0x0800b37c

08004e50 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e54:	b0ca      	sub	sp, #296	@ 0x128
 8004e56:	af00      	add	r7, sp, #0
 8004e58:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004e62:	2300      	movs	r3, #0
 8004e64:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004e68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e70:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004e74:	2500      	movs	r5, #0
 8004e76:	ea54 0305 	orrs.w	r3, r4, r5
 8004e7a:	d049      	beq.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004e7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e80:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004e82:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004e86:	d02f      	beq.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004e88:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004e8c:	d828      	bhi.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004e8e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004e92:	d01a      	beq.n	8004eca <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004e94:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004e98:	d822      	bhi.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d003      	beq.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004e9e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ea2:	d007      	beq.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004ea4:	e01c      	b.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ea6:	4bb8      	ldr	r3, [pc, #736]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ea8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eaa:	4ab7      	ldr	r2, [pc, #732]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004eac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004eb0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004eb2:	e01a      	b.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004eb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eb8:	3308      	adds	r3, #8
 8004eba:	2102      	movs	r1, #2
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	f002 fb61 	bl	8007584 <RCCEx_PLL2_Config>
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004ec8:	e00f      	b.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004eca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ece:	3328      	adds	r3, #40	@ 0x28
 8004ed0:	2102      	movs	r1, #2
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	f002 fc08 	bl	80076e8 <RCCEx_PLL3_Config>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004ede:	e004      	b.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ee6:	e000      	b.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004ee8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004eea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d10a      	bne.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004ef2:	4ba5      	ldr	r3, [pc, #660]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ef4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ef6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004efa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004efe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004f00:	4aa1      	ldr	r2, [pc, #644]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f02:	430b      	orrs	r3, r1
 8004f04:	6513      	str	r3, [r2, #80]	@ 0x50
 8004f06:	e003      	b.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f0c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004f10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f18:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004f1c:	f04f 0900 	mov.w	r9, #0
 8004f20:	ea58 0309 	orrs.w	r3, r8, r9
 8004f24:	d047      	beq.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004f26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f2c:	2b04      	cmp	r3, #4
 8004f2e:	d82a      	bhi.n	8004f86 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004f30:	a201      	add	r2, pc, #4	@ (adr r2, 8004f38 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004f32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f36:	bf00      	nop
 8004f38:	08004f4d 	.word	0x08004f4d
 8004f3c:	08004f5b 	.word	0x08004f5b
 8004f40:	08004f71 	.word	0x08004f71
 8004f44:	08004f8f 	.word	0x08004f8f
 8004f48:	08004f8f 	.word	0x08004f8f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f4c:	4b8e      	ldr	r3, [pc, #568]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f50:	4a8d      	ldr	r2, [pc, #564]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f52:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f56:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004f58:	e01a      	b.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004f5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f5e:	3308      	adds	r3, #8
 8004f60:	2100      	movs	r1, #0
 8004f62:	4618      	mov	r0, r3
 8004f64:	f002 fb0e 	bl	8007584 <RCCEx_PLL2_Config>
 8004f68:	4603      	mov	r3, r0
 8004f6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004f6e:	e00f      	b.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004f70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f74:	3328      	adds	r3, #40	@ 0x28
 8004f76:	2100      	movs	r1, #0
 8004f78:	4618      	mov	r0, r3
 8004f7a:	f002 fbb5 	bl	80076e8 <RCCEx_PLL3_Config>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004f84:	e004      	b.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f8c:	e000      	b.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004f8e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d10a      	bne.n	8004fae <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004f98:	4b7b      	ldr	r3, [pc, #492]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f9c:	f023 0107 	bic.w	r1, r3, #7
 8004fa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fa6:	4a78      	ldr	r2, [pc, #480]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004fa8:	430b      	orrs	r3, r1
 8004faa:	6513      	str	r3, [r2, #80]	@ 0x50
 8004fac:	e003      	b.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fb2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004fb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fbe:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8004fc2:	f04f 0b00 	mov.w	fp, #0
 8004fc6:	ea5a 030b 	orrs.w	r3, sl, fp
 8004fca:	d04c      	beq.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004fcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fd2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004fd6:	d030      	beq.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004fd8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004fdc:	d829      	bhi.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004fde:	2bc0      	cmp	r3, #192	@ 0xc0
 8004fe0:	d02d      	beq.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004fe2:	2bc0      	cmp	r3, #192	@ 0xc0
 8004fe4:	d825      	bhi.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004fe6:	2b80      	cmp	r3, #128	@ 0x80
 8004fe8:	d018      	beq.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004fea:	2b80      	cmp	r3, #128	@ 0x80
 8004fec:	d821      	bhi.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d002      	beq.n	8004ff8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8004ff2:	2b40      	cmp	r3, #64	@ 0x40
 8004ff4:	d007      	beq.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8004ff6:	e01c      	b.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ff8:	4b63      	ldr	r3, [pc, #396]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ffa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ffc:	4a62      	ldr	r2, [pc, #392]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ffe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005002:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005004:	e01c      	b.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005006:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800500a:	3308      	adds	r3, #8
 800500c:	2100      	movs	r1, #0
 800500e:	4618      	mov	r0, r3
 8005010:	f002 fab8 	bl	8007584 <RCCEx_PLL2_Config>
 8005014:	4603      	mov	r3, r0
 8005016:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800501a:	e011      	b.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800501c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005020:	3328      	adds	r3, #40	@ 0x28
 8005022:	2100      	movs	r1, #0
 8005024:	4618      	mov	r0, r3
 8005026:	f002 fb5f 	bl	80076e8 <RCCEx_PLL3_Config>
 800502a:	4603      	mov	r3, r0
 800502c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005030:	e006      	b.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005038:	e002      	b.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800503a:	bf00      	nop
 800503c:	e000      	b.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800503e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005040:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005044:	2b00      	cmp	r3, #0
 8005046:	d10a      	bne.n	800505e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8005048:	4b4f      	ldr	r3, [pc, #316]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800504a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800504c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005050:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005054:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005056:	4a4c      	ldr	r2, [pc, #304]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005058:	430b      	orrs	r3, r1
 800505a:	6513      	str	r3, [r2, #80]	@ 0x50
 800505c:	e003      	b.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800505e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005062:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005066:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800506a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800506e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8005072:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8005076:	2300      	movs	r3, #0
 8005078:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800507c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8005080:	460b      	mov	r3, r1
 8005082:	4313      	orrs	r3, r2
 8005084:	d053      	beq.n	800512e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8005086:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800508a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800508e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005092:	d035      	beq.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8005094:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005098:	d82e      	bhi.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800509a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800509e:	d031      	beq.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80050a0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80050a4:	d828      	bhi.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80050a6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80050aa:	d01a      	beq.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80050ac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80050b0:	d822      	bhi.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d003      	beq.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80050b6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80050ba:	d007      	beq.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80050bc:	e01c      	b.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80050be:	4b32      	ldr	r3, [pc, #200]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80050c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050c2:	4a31      	ldr	r2, [pc, #196]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80050c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80050c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80050ca:	e01c      	b.n	8005106 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80050cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050d0:	3308      	adds	r3, #8
 80050d2:	2100      	movs	r1, #0
 80050d4:	4618      	mov	r0, r3
 80050d6:	f002 fa55 	bl	8007584 <RCCEx_PLL2_Config>
 80050da:	4603      	mov	r3, r0
 80050dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80050e0:	e011      	b.n	8005106 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80050e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050e6:	3328      	adds	r3, #40	@ 0x28
 80050e8:	2100      	movs	r1, #0
 80050ea:	4618      	mov	r0, r3
 80050ec:	f002 fafc 	bl	80076e8 <RCCEx_PLL3_Config>
 80050f0:	4603      	mov	r3, r0
 80050f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80050f6:	e006      	b.n	8005106 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80050f8:	2301      	movs	r3, #1
 80050fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80050fe:	e002      	b.n	8005106 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005100:	bf00      	nop
 8005102:	e000      	b.n	8005106 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005104:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005106:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800510a:	2b00      	cmp	r3, #0
 800510c:	d10b      	bne.n	8005126 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800510e:	4b1e      	ldr	r3, [pc, #120]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005110:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005112:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8005116:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800511a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800511e:	4a1a      	ldr	r2, [pc, #104]	@ (8005188 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005120:	430b      	orrs	r3, r1
 8005122:	6593      	str	r3, [r2, #88]	@ 0x58
 8005124:	e003      	b.n	800512e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005126:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800512a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800512e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005136:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800513a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800513e:	2300      	movs	r3, #0
 8005140:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005144:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8005148:	460b      	mov	r3, r1
 800514a:	4313      	orrs	r3, r2
 800514c:	d056      	beq.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800514e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005152:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005156:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800515a:	d038      	beq.n	80051ce <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800515c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005160:	d831      	bhi.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005162:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005166:	d034      	beq.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8005168:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800516c:	d82b      	bhi.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800516e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005172:	d01d      	beq.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8005174:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005178:	d825      	bhi.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800517a:	2b00      	cmp	r3, #0
 800517c:	d006      	beq.n	800518c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800517e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005182:	d00a      	beq.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005184:	e01f      	b.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005186:	bf00      	nop
 8005188:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800518c:	4ba2      	ldr	r3, [pc, #648]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800518e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005190:	4aa1      	ldr	r2, [pc, #644]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005192:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005196:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005198:	e01c      	b.n	80051d4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800519a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800519e:	3308      	adds	r3, #8
 80051a0:	2100      	movs	r1, #0
 80051a2:	4618      	mov	r0, r3
 80051a4:	f002 f9ee 	bl	8007584 <RCCEx_PLL2_Config>
 80051a8:	4603      	mov	r3, r0
 80051aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80051ae:	e011      	b.n	80051d4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80051b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051b4:	3328      	adds	r3, #40	@ 0x28
 80051b6:	2100      	movs	r1, #0
 80051b8:	4618      	mov	r0, r3
 80051ba:	f002 fa95 	bl	80076e8 <RCCEx_PLL3_Config>
 80051be:	4603      	mov	r3, r0
 80051c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80051c4:	e006      	b.n	80051d4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80051c6:	2301      	movs	r3, #1
 80051c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80051cc:	e002      	b.n	80051d4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80051ce:	bf00      	nop
 80051d0:	e000      	b.n	80051d4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80051d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d10b      	bne.n	80051f4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80051dc:	4b8e      	ldr	r3, [pc, #568]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80051de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051e0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80051e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051e8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80051ec:	4a8a      	ldr	r2, [pc, #552]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80051ee:	430b      	orrs	r3, r1
 80051f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80051f2:	e003      	b.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051f8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80051fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005204:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005208:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800520c:	2300      	movs	r3, #0
 800520e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005212:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8005216:	460b      	mov	r3, r1
 8005218:	4313      	orrs	r3, r2
 800521a:	d03a      	beq.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800521c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005220:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005222:	2b30      	cmp	r3, #48	@ 0x30
 8005224:	d01f      	beq.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8005226:	2b30      	cmp	r3, #48	@ 0x30
 8005228:	d819      	bhi.n	800525e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800522a:	2b20      	cmp	r3, #32
 800522c:	d00c      	beq.n	8005248 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800522e:	2b20      	cmp	r3, #32
 8005230:	d815      	bhi.n	800525e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005232:	2b00      	cmp	r3, #0
 8005234:	d019      	beq.n	800526a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8005236:	2b10      	cmp	r3, #16
 8005238:	d111      	bne.n	800525e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800523a:	4b77      	ldr	r3, [pc, #476]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800523c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800523e:	4a76      	ldr	r2, [pc, #472]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005240:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005244:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005246:	e011      	b.n	800526c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005248:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800524c:	3308      	adds	r3, #8
 800524e:	2102      	movs	r1, #2
 8005250:	4618      	mov	r0, r3
 8005252:	f002 f997 	bl	8007584 <RCCEx_PLL2_Config>
 8005256:	4603      	mov	r3, r0
 8005258:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800525c:	e006      	b.n	800526c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800525e:	2301      	movs	r3, #1
 8005260:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005264:	e002      	b.n	800526c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005266:	bf00      	nop
 8005268:	e000      	b.n	800526c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800526a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800526c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005270:	2b00      	cmp	r3, #0
 8005272:	d10a      	bne.n	800528a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005274:	4b68      	ldr	r3, [pc, #416]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005276:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005278:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800527c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005280:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005282:	4a65      	ldr	r2, [pc, #404]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005284:	430b      	orrs	r3, r1
 8005286:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005288:	e003      	b.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800528a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800528e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005292:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800529a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800529e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80052a2:	2300      	movs	r3, #0
 80052a4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80052a8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80052ac:	460b      	mov	r3, r1
 80052ae:	4313      	orrs	r3, r2
 80052b0:	d051      	beq.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80052b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052b8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80052bc:	d035      	beq.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80052be:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80052c2:	d82e      	bhi.n	8005322 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80052c4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80052c8:	d031      	beq.n	800532e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80052ca:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80052ce:	d828      	bhi.n	8005322 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80052d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80052d4:	d01a      	beq.n	800530c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80052d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80052da:	d822      	bhi.n	8005322 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d003      	beq.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80052e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052e4:	d007      	beq.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80052e6:	e01c      	b.n	8005322 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80052e8:	4b4b      	ldr	r3, [pc, #300]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80052ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052ec:	4a4a      	ldr	r2, [pc, #296]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80052ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80052f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80052f4:	e01c      	b.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80052f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052fa:	3308      	adds	r3, #8
 80052fc:	2100      	movs	r1, #0
 80052fe:	4618      	mov	r0, r3
 8005300:	f002 f940 	bl	8007584 <RCCEx_PLL2_Config>
 8005304:	4603      	mov	r3, r0
 8005306:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800530a:	e011      	b.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800530c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005310:	3328      	adds	r3, #40	@ 0x28
 8005312:	2100      	movs	r1, #0
 8005314:	4618      	mov	r0, r3
 8005316:	f002 f9e7 	bl	80076e8 <RCCEx_PLL3_Config>
 800531a:	4603      	mov	r3, r0
 800531c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005320:	e006      	b.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005322:	2301      	movs	r3, #1
 8005324:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005328:	e002      	b.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800532a:	bf00      	nop
 800532c:	e000      	b.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800532e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005330:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005334:	2b00      	cmp	r3, #0
 8005336:	d10a      	bne.n	800534e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005338:	4b37      	ldr	r3, [pc, #220]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800533a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800533c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005340:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005344:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005346:	4a34      	ldr	r2, [pc, #208]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005348:	430b      	orrs	r3, r1
 800534a:	6513      	str	r3, [r2, #80]	@ 0x50
 800534c:	e003      	b.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800534e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005352:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005356:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800535a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800535e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005362:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005366:	2300      	movs	r3, #0
 8005368:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800536c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8005370:	460b      	mov	r3, r1
 8005372:	4313      	orrs	r3, r2
 8005374:	d056      	beq.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8005376:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800537a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800537c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005380:	d033      	beq.n	80053ea <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8005382:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005386:	d82c      	bhi.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005388:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800538c:	d02f      	beq.n	80053ee <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800538e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005392:	d826      	bhi.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005394:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005398:	d02b      	beq.n	80053f2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800539a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800539e:	d820      	bhi.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80053a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80053a4:	d012      	beq.n	80053cc <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80053a6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80053aa:	d81a      	bhi.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d022      	beq.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80053b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053b4:	d115      	bne.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80053b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053ba:	3308      	adds	r3, #8
 80053bc:	2101      	movs	r1, #1
 80053be:	4618      	mov	r0, r3
 80053c0:	f002 f8e0 	bl	8007584 <RCCEx_PLL2_Config>
 80053c4:	4603      	mov	r3, r0
 80053c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80053ca:	e015      	b.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80053cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053d0:	3328      	adds	r3, #40	@ 0x28
 80053d2:	2101      	movs	r1, #1
 80053d4:	4618      	mov	r0, r3
 80053d6:	f002 f987 	bl	80076e8 <RCCEx_PLL3_Config>
 80053da:	4603      	mov	r3, r0
 80053dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80053e0:	e00a      	b.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80053e2:	2301      	movs	r3, #1
 80053e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80053e8:	e006      	b.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80053ea:	bf00      	nop
 80053ec:	e004      	b.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80053ee:	bf00      	nop
 80053f0:	e002      	b.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80053f2:	bf00      	nop
 80053f4:	e000      	b.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80053f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d10d      	bne.n	800541c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005400:	4b05      	ldr	r3, [pc, #20]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005402:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005404:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005408:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800540c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800540e:	4a02      	ldr	r2, [pc, #8]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005410:	430b      	orrs	r3, r1
 8005412:	6513      	str	r3, [r2, #80]	@ 0x50
 8005414:	e006      	b.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8005416:	bf00      	nop
 8005418:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800541c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005420:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005424:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005428:	e9d3 2300 	ldrd	r2, r3, [r3]
 800542c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005430:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005434:	2300      	movs	r3, #0
 8005436:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800543a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800543e:	460b      	mov	r3, r1
 8005440:	4313      	orrs	r3, r2
 8005442:	d055      	beq.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005444:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005448:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800544c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005450:	d033      	beq.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8005452:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005456:	d82c      	bhi.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005458:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800545c:	d02f      	beq.n	80054be <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800545e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005462:	d826      	bhi.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005464:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005468:	d02b      	beq.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800546a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800546e:	d820      	bhi.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005470:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005474:	d012      	beq.n	800549c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8005476:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800547a:	d81a      	bhi.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800547c:	2b00      	cmp	r3, #0
 800547e:	d022      	beq.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8005480:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005484:	d115      	bne.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005486:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800548a:	3308      	adds	r3, #8
 800548c:	2101      	movs	r1, #1
 800548e:	4618      	mov	r0, r3
 8005490:	f002 f878 	bl	8007584 <RCCEx_PLL2_Config>
 8005494:	4603      	mov	r3, r0
 8005496:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800549a:	e015      	b.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800549c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054a0:	3328      	adds	r3, #40	@ 0x28
 80054a2:	2101      	movs	r1, #1
 80054a4:	4618      	mov	r0, r3
 80054a6:	f002 f91f 	bl	80076e8 <RCCEx_PLL3_Config>
 80054aa:	4603      	mov	r3, r0
 80054ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80054b0:	e00a      	b.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80054b2:	2301      	movs	r3, #1
 80054b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80054b8:	e006      	b.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80054ba:	bf00      	nop
 80054bc:	e004      	b.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80054be:	bf00      	nop
 80054c0:	e002      	b.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80054c2:	bf00      	nop
 80054c4:	e000      	b.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80054c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d10b      	bne.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80054d0:	4ba3      	ldr	r3, [pc, #652]	@ (8005760 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80054d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054d4:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80054d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054dc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80054e0:	4a9f      	ldr	r2, [pc, #636]	@ (8005760 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80054e2:	430b      	orrs	r3, r1
 80054e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80054e6:	e003      	b.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80054f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054f8:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80054fc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005500:	2300      	movs	r3, #0
 8005502:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005506:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800550a:	460b      	mov	r3, r1
 800550c:	4313      	orrs	r3, r2
 800550e:	d037      	beq.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005510:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005514:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005516:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800551a:	d00e      	beq.n	800553a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800551c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005520:	d816      	bhi.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8005522:	2b00      	cmp	r3, #0
 8005524:	d018      	beq.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8005526:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800552a:	d111      	bne.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800552c:	4b8c      	ldr	r3, [pc, #560]	@ (8005760 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800552e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005530:	4a8b      	ldr	r2, [pc, #556]	@ (8005760 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005532:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005536:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005538:	e00f      	b.n	800555a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800553a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800553e:	3308      	adds	r3, #8
 8005540:	2101      	movs	r1, #1
 8005542:	4618      	mov	r0, r3
 8005544:	f002 f81e 	bl	8007584 <RCCEx_PLL2_Config>
 8005548:	4603      	mov	r3, r0
 800554a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800554e:	e004      	b.n	800555a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005550:	2301      	movs	r3, #1
 8005552:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005556:	e000      	b.n	800555a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8005558:	bf00      	nop
    }

    if (ret == HAL_OK)
 800555a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800555e:	2b00      	cmp	r3, #0
 8005560:	d10a      	bne.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005562:	4b7f      	ldr	r3, [pc, #508]	@ (8005760 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005564:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005566:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800556a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800556e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005570:	4a7b      	ldr	r2, [pc, #492]	@ (8005760 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005572:	430b      	orrs	r3, r1
 8005574:	6513      	str	r3, [r2, #80]	@ 0x50
 8005576:	e003      	b.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005578:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800557c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005580:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005584:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005588:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800558c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005590:	2300      	movs	r3, #0
 8005592:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005596:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800559a:	460b      	mov	r3, r1
 800559c:	4313      	orrs	r3, r2
 800559e:	d039      	beq.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80055a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055a6:	2b03      	cmp	r3, #3
 80055a8:	d81c      	bhi.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80055aa:	a201      	add	r2, pc, #4	@ (adr r2, 80055b0 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80055ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055b0:	080055ed 	.word	0x080055ed
 80055b4:	080055c1 	.word	0x080055c1
 80055b8:	080055cf 	.word	0x080055cf
 80055bc:	080055ed 	.word	0x080055ed
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80055c0:	4b67      	ldr	r3, [pc, #412]	@ (8005760 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055c4:	4a66      	ldr	r2, [pc, #408]	@ (8005760 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80055ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80055cc:	e00f      	b.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80055ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055d2:	3308      	adds	r3, #8
 80055d4:	2102      	movs	r1, #2
 80055d6:	4618      	mov	r0, r3
 80055d8:	f001 ffd4 	bl	8007584 <RCCEx_PLL2_Config>
 80055dc:	4603      	mov	r3, r0
 80055de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80055e2:	e004      	b.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80055e4:	2301      	movs	r3, #1
 80055e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80055ea:	e000      	b.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80055ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d10a      	bne.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80055f6:	4b5a      	ldr	r3, [pc, #360]	@ (8005760 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055fa:	f023 0103 	bic.w	r1, r3, #3
 80055fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005602:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005604:	4a56      	ldr	r2, [pc, #344]	@ (8005760 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005606:	430b      	orrs	r3, r1
 8005608:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800560a:	e003      	b.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800560c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005610:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005614:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800561c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005620:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005624:	2300      	movs	r3, #0
 8005626:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800562a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800562e:	460b      	mov	r3, r1
 8005630:	4313      	orrs	r3, r2
 8005632:	f000 809f 	beq.w	8005774 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005636:	4b4b      	ldr	r3, [pc, #300]	@ (8005764 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4a4a      	ldr	r2, [pc, #296]	@ (8005764 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800563c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005640:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005642:	f7fb f8c1 	bl	80007c8 <HAL_GetTick>
 8005646:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800564a:	e00b      	b.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800564c:	f7fb f8bc 	bl	80007c8 <HAL_GetTick>
 8005650:	4602      	mov	r2, r0
 8005652:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005656:	1ad3      	subs	r3, r2, r3
 8005658:	2b64      	cmp	r3, #100	@ 0x64
 800565a:	d903      	bls.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800565c:	2303      	movs	r3, #3
 800565e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005662:	e005      	b.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005664:	4b3f      	ldr	r3, [pc, #252]	@ (8005764 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800566c:	2b00      	cmp	r3, #0
 800566e:	d0ed      	beq.n	800564c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8005670:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005674:	2b00      	cmp	r3, #0
 8005676:	d179      	bne.n	800576c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005678:	4b39      	ldr	r3, [pc, #228]	@ (8005760 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800567a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800567c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005680:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005684:	4053      	eors	r3, r2
 8005686:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800568a:	2b00      	cmp	r3, #0
 800568c:	d015      	beq.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800568e:	4b34      	ldr	r3, [pc, #208]	@ (8005760 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005690:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005692:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005696:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800569a:	4b31      	ldr	r3, [pc, #196]	@ (8005760 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800569c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800569e:	4a30      	ldr	r2, [pc, #192]	@ (8005760 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056a4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80056a6:	4b2e      	ldr	r3, [pc, #184]	@ (8005760 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056aa:	4a2d      	ldr	r2, [pc, #180]	@ (8005760 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056b0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80056b2:	4a2b      	ldr	r2, [pc, #172]	@ (8005760 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056b4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80056b8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80056ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056be:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80056c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056c6:	d118      	bne.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056c8:	f7fb f87e 	bl	80007c8 <HAL_GetTick>
 80056cc:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80056d0:	e00d      	b.n	80056ee <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056d2:	f7fb f879 	bl	80007c8 <HAL_GetTick>
 80056d6:	4602      	mov	r2, r0
 80056d8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80056dc:	1ad2      	subs	r2, r2, r3
 80056de:	f241 3388 	movw	r3, #5000	@ 0x1388
 80056e2:	429a      	cmp	r2, r3
 80056e4:	d903      	bls.n	80056ee <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80056e6:	2303      	movs	r3, #3
 80056e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80056ec:	e005      	b.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80056ee:	4b1c      	ldr	r3, [pc, #112]	@ (8005760 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056f2:	f003 0302 	and.w	r3, r3, #2
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d0eb      	beq.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80056fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d129      	bne.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005702:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005706:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800570a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800570e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005712:	d10e      	bne.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8005714:	4b12      	ldr	r3, [pc, #72]	@ (8005760 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005716:	691b      	ldr	r3, [r3, #16]
 8005718:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800571c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005720:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005724:	091a      	lsrs	r2, r3, #4
 8005726:	4b10      	ldr	r3, [pc, #64]	@ (8005768 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8005728:	4013      	ands	r3, r2
 800572a:	4a0d      	ldr	r2, [pc, #52]	@ (8005760 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800572c:	430b      	orrs	r3, r1
 800572e:	6113      	str	r3, [r2, #16]
 8005730:	e005      	b.n	800573e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8005732:	4b0b      	ldr	r3, [pc, #44]	@ (8005760 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005734:	691b      	ldr	r3, [r3, #16]
 8005736:	4a0a      	ldr	r2, [pc, #40]	@ (8005760 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005738:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800573c:	6113      	str	r3, [r2, #16]
 800573e:	4b08      	ldr	r3, [pc, #32]	@ (8005760 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005740:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005742:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005746:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800574a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800574e:	4a04      	ldr	r2, [pc, #16]	@ (8005760 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005750:	430b      	orrs	r3, r1
 8005752:	6713      	str	r3, [r2, #112]	@ 0x70
 8005754:	e00e      	b.n	8005774 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005756:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800575a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800575e:	e009      	b.n	8005774 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8005760:	58024400 	.word	0x58024400
 8005764:	58024800 	.word	0x58024800
 8005768:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800576c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005770:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005774:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005778:	e9d3 2300 	ldrd	r2, r3, [r3]
 800577c:	f002 0301 	and.w	r3, r2, #1
 8005780:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005784:	2300      	movs	r3, #0
 8005786:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800578a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800578e:	460b      	mov	r3, r1
 8005790:	4313      	orrs	r3, r2
 8005792:	f000 8089 	beq.w	80058a8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8005796:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800579a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800579c:	2b28      	cmp	r3, #40	@ 0x28
 800579e:	d86b      	bhi.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80057a0:	a201      	add	r2, pc, #4	@ (adr r2, 80057a8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80057a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057a6:	bf00      	nop
 80057a8:	08005881 	.word	0x08005881
 80057ac:	08005879 	.word	0x08005879
 80057b0:	08005879 	.word	0x08005879
 80057b4:	08005879 	.word	0x08005879
 80057b8:	08005879 	.word	0x08005879
 80057bc:	08005879 	.word	0x08005879
 80057c0:	08005879 	.word	0x08005879
 80057c4:	08005879 	.word	0x08005879
 80057c8:	0800584d 	.word	0x0800584d
 80057cc:	08005879 	.word	0x08005879
 80057d0:	08005879 	.word	0x08005879
 80057d4:	08005879 	.word	0x08005879
 80057d8:	08005879 	.word	0x08005879
 80057dc:	08005879 	.word	0x08005879
 80057e0:	08005879 	.word	0x08005879
 80057e4:	08005879 	.word	0x08005879
 80057e8:	08005863 	.word	0x08005863
 80057ec:	08005879 	.word	0x08005879
 80057f0:	08005879 	.word	0x08005879
 80057f4:	08005879 	.word	0x08005879
 80057f8:	08005879 	.word	0x08005879
 80057fc:	08005879 	.word	0x08005879
 8005800:	08005879 	.word	0x08005879
 8005804:	08005879 	.word	0x08005879
 8005808:	08005881 	.word	0x08005881
 800580c:	08005879 	.word	0x08005879
 8005810:	08005879 	.word	0x08005879
 8005814:	08005879 	.word	0x08005879
 8005818:	08005879 	.word	0x08005879
 800581c:	08005879 	.word	0x08005879
 8005820:	08005879 	.word	0x08005879
 8005824:	08005879 	.word	0x08005879
 8005828:	08005881 	.word	0x08005881
 800582c:	08005879 	.word	0x08005879
 8005830:	08005879 	.word	0x08005879
 8005834:	08005879 	.word	0x08005879
 8005838:	08005879 	.word	0x08005879
 800583c:	08005879 	.word	0x08005879
 8005840:	08005879 	.word	0x08005879
 8005844:	08005879 	.word	0x08005879
 8005848:	08005881 	.word	0x08005881
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800584c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005850:	3308      	adds	r3, #8
 8005852:	2101      	movs	r1, #1
 8005854:	4618      	mov	r0, r3
 8005856:	f001 fe95 	bl	8007584 <RCCEx_PLL2_Config>
 800585a:	4603      	mov	r3, r0
 800585c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005860:	e00f      	b.n	8005882 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005862:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005866:	3328      	adds	r3, #40	@ 0x28
 8005868:	2101      	movs	r1, #1
 800586a:	4618      	mov	r0, r3
 800586c:	f001 ff3c 	bl	80076e8 <RCCEx_PLL3_Config>
 8005870:	4603      	mov	r3, r0
 8005872:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005876:	e004      	b.n	8005882 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005878:	2301      	movs	r3, #1
 800587a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800587e:	e000      	b.n	8005882 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8005880:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005882:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005886:	2b00      	cmp	r3, #0
 8005888:	d10a      	bne.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800588a:	4bbf      	ldr	r3, [pc, #764]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800588c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800588e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005892:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005896:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005898:	4abb      	ldr	r2, [pc, #748]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800589a:	430b      	orrs	r3, r1
 800589c:	6553      	str	r3, [r2, #84]	@ 0x54
 800589e:	e003      	b.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80058a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058b0:	f002 0302 	and.w	r3, r2, #2
 80058b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80058b8:	2300      	movs	r3, #0
 80058ba:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80058be:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80058c2:	460b      	mov	r3, r1
 80058c4:	4313      	orrs	r3, r2
 80058c6:	d041      	beq.n	800594c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80058c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80058ce:	2b05      	cmp	r3, #5
 80058d0:	d824      	bhi.n	800591c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80058d2:	a201      	add	r2, pc, #4	@ (adr r2, 80058d8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80058d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058d8:	08005925 	.word	0x08005925
 80058dc:	080058f1 	.word	0x080058f1
 80058e0:	08005907 	.word	0x08005907
 80058e4:	08005925 	.word	0x08005925
 80058e8:	08005925 	.word	0x08005925
 80058ec:	08005925 	.word	0x08005925
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80058f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058f4:	3308      	adds	r3, #8
 80058f6:	2101      	movs	r1, #1
 80058f8:	4618      	mov	r0, r3
 80058fa:	f001 fe43 	bl	8007584 <RCCEx_PLL2_Config>
 80058fe:	4603      	mov	r3, r0
 8005900:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005904:	e00f      	b.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005906:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800590a:	3328      	adds	r3, #40	@ 0x28
 800590c:	2101      	movs	r1, #1
 800590e:	4618      	mov	r0, r3
 8005910:	f001 feea 	bl	80076e8 <RCCEx_PLL3_Config>
 8005914:	4603      	mov	r3, r0
 8005916:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800591a:	e004      	b.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800591c:	2301      	movs	r3, #1
 800591e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005922:	e000      	b.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8005924:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005926:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800592a:	2b00      	cmp	r3, #0
 800592c:	d10a      	bne.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800592e:	4b96      	ldr	r3, [pc, #600]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005930:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005932:	f023 0107 	bic.w	r1, r3, #7
 8005936:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800593a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800593c:	4a92      	ldr	r2, [pc, #584]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800593e:	430b      	orrs	r3, r1
 8005940:	6553      	str	r3, [r2, #84]	@ 0x54
 8005942:	e003      	b.n	800594c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005944:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005948:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800594c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005954:	f002 0304 	and.w	r3, r2, #4
 8005958:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800595c:	2300      	movs	r3, #0
 800595e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005962:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005966:	460b      	mov	r3, r1
 8005968:	4313      	orrs	r3, r2
 800596a:	d044      	beq.n	80059f6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800596c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005970:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005974:	2b05      	cmp	r3, #5
 8005976:	d825      	bhi.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8005978:	a201      	add	r2, pc, #4	@ (adr r2, 8005980 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800597a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800597e:	bf00      	nop
 8005980:	080059cd 	.word	0x080059cd
 8005984:	08005999 	.word	0x08005999
 8005988:	080059af 	.word	0x080059af
 800598c:	080059cd 	.word	0x080059cd
 8005990:	080059cd 	.word	0x080059cd
 8005994:	080059cd 	.word	0x080059cd
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005998:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800599c:	3308      	adds	r3, #8
 800599e:	2101      	movs	r1, #1
 80059a0:	4618      	mov	r0, r3
 80059a2:	f001 fdef 	bl	8007584 <RCCEx_PLL2_Config>
 80059a6:	4603      	mov	r3, r0
 80059a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80059ac:	e00f      	b.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80059ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059b2:	3328      	adds	r3, #40	@ 0x28
 80059b4:	2101      	movs	r1, #1
 80059b6:	4618      	mov	r0, r3
 80059b8:	f001 fe96 	bl	80076e8 <RCCEx_PLL3_Config>
 80059bc:	4603      	mov	r3, r0
 80059be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80059c2:	e004      	b.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80059c4:	2301      	movs	r3, #1
 80059c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80059ca:	e000      	b.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80059cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d10b      	bne.n	80059ee <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80059d6:	4b6c      	ldr	r3, [pc, #432]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80059d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059da:	f023 0107 	bic.w	r1, r3, #7
 80059de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059e6:	4a68      	ldr	r2, [pc, #416]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80059e8:	430b      	orrs	r3, r1
 80059ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80059ec:	e003      	b.n	80059f6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80059f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059fe:	f002 0320 	and.w	r3, r2, #32
 8005a02:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005a06:	2300      	movs	r3, #0
 8005a08:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005a0c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005a10:	460b      	mov	r3, r1
 8005a12:	4313      	orrs	r3, r2
 8005a14:	d055      	beq.n	8005ac2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005a16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005a22:	d033      	beq.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8005a24:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005a28:	d82c      	bhi.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005a2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a2e:	d02f      	beq.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8005a30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a34:	d826      	bhi.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005a36:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005a3a:	d02b      	beq.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8005a3c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005a40:	d820      	bhi.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005a42:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a46:	d012      	beq.n	8005a6e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8005a48:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a4c:	d81a      	bhi.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d022      	beq.n	8005a98 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8005a52:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005a56:	d115      	bne.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005a58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a5c:	3308      	adds	r3, #8
 8005a5e:	2100      	movs	r1, #0
 8005a60:	4618      	mov	r0, r3
 8005a62:	f001 fd8f 	bl	8007584 <RCCEx_PLL2_Config>
 8005a66:	4603      	mov	r3, r0
 8005a68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005a6c:	e015      	b.n	8005a9a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005a6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a72:	3328      	adds	r3, #40	@ 0x28
 8005a74:	2102      	movs	r1, #2
 8005a76:	4618      	mov	r0, r3
 8005a78:	f001 fe36 	bl	80076e8 <RCCEx_PLL3_Config>
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005a82:	e00a      	b.n	8005a9a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a84:	2301      	movs	r3, #1
 8005a86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a8a:	e006      	b.n	8005a9a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005a8c:	bf00      	nop
 8005a8e:	e004      	b.n	8005a9a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005a90:	bf00      	nop
 8005a92:	e002      	b.n	8005a9a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005a94:	bf00      	nop
 8005a96:	e000      	b.n	8005a9a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005a98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d10b      	bne.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005aa2:	4b39      	ldr	r3, [pc, #228]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005aa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005aa6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005aaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ab2:	4a35      	ldr	r2, [pc, #212]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005ab4:	430b      	orrs	r3, r1
 8005ab6:	6553      	str	r3, [r2, #84]	@ 0x54
 8005ab8:	e003      	b.n	8005ac2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005aba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005abe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005ac2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aca:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005ace:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005ad8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005adc:	460b      	mov	r3, r1
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	d058      	beq.n	8005b94 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005ae2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ae6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005aea:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005aee:	d033      	beq.n	8005b58 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8005af0:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005af4:	d82c      	bhi.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005af6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005afa:	d02f      	beq.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8005afc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b00:	d826      	bhi.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005b02:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005b06:	d02b      	beq.n	8005b60 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005b08:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005b0c:	d820      	bhi.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005b0e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b12:	d012      	beq.n	8005b3a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005b14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b18:	d81a      	bhi.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d022      	beq.n	8005b64 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8005b1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b22:	d115      	bne.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005b24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b28:	3308      	adds	r3, #8
 8005b2a:	2100      	movs	r1, #0
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	f001 fd29 	bl	8007584 <RCCEx_PLL2_Config>
 8005b32:	4603      	mov	r3, r0
 8005b34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005b38:	e015      	b.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005b3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b3e:	3328      	adds	r3, #40	@ 0x28
 8005b40:	2102      	movs	r1, #2
 8005b42:	4618      	mov	r0, r3
 8005b44:	f001 fdd0 	bl	80076e8 <RCCEx_PLL3_Config>
 8005b48:	4603      	mov	r3, r0
 8005b4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005b4e:	e00a      	b.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b50:	2301      	movs	r3, #1
 8005b52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b56:	e006      	b.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005b58:	bf00      	nop
 8005b5a:	e004      	b.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005b5c:	bf00      	nop
 8005b5e:	e002      	b.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005b60:	bf00      	nop
 8005b62:	e000      	b.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005b64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d10e      	bne.n	8005b8c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005b6e:	4b06      	ldr	r3, [pc, #24]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005b70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b72:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005b76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b7a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005b7e:	4a02      	ldr	r2, [pc, #8]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005b80:	430b      	orrs	r3, r1
 8005b82:	6593      	str	r3, [r2, #88]	@ 0x58
 8005b84:	e006      	b.n	8005b94 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8005b86:	bf00      	nop
 8005b88:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b90:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005b94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b9c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005ba0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005baa:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005bae:	460b      	mov	r3, r1
 8005bb0:	4313      	orrs	r3, r2
 8005bb2:	d055      	beq.n	8005c60 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005bb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bb8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005bbc:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005bc0:	d033      	beq.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8005bc2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005bc6:	d82c      	bhi.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005bc8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005bcc:	d02f      	beq.n	8005c2e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8005bce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005bd2:	d826      	bhi.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005bd4:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005bd8:	d02b      	beq.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8005bda:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005bde:	d820      	bhi.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005be0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005be4:	d012      	beq.n	8005c0c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8005be6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005bea:	d81a      	bhi.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d022      	beq.n	8005c36 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005bf0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005bf4:	d115      	bne.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005bf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bfa:	3308      	adds	r3, #8
 8005bfc:	2100      	movs	r1, #0
 8005bfe:	4618      	mov	r0, r3
 8005c00:	f001 fcc0 	bl	8007584 <RCCEx_PLL2_Config>
 8005c04:	4603      	mov	r3, r0
 8005c06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005c0a:	e015      	b.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005c0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c10:	3328      	adds	r3, #40	@ 0x28
 8005c12:	2102      	movs	r1, #2
 8005c14:	4618      	mov	r0, r3
 8005c16:	f001 fd67 	bl	80076e8 <RCCEx_PLL3_Config>
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005c20:	e00a      	b.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c22:	2301      	movs	r3, #1
 8005c24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005c28:	e006      	b.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005c2a:	bf00      	nop
 8005c2c:	e004      	b.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005c2e:	bf00      	nop
 8005c30:	e002      	b.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005c32:	bf00      	nop
 8005c34:	e000      	b.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005c36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d10b      	bne.n	8005c58 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005c40:	4ba1      	ldr	r3, [pc, #644]	@ (8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005c42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c44:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005c48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c4c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005c50:	4a9d      	ldr	r2, [pc, #628]	@ (8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005c52:	430b      	orrs	r3, r1
 8005c54:	6593      	str	r3, [r2, #88]	@ 0x58
 8005c56:	e003      	b.n	8005c60 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c5c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005c60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c68:	f002 0308 	and.w	r3, r2, #8
 8005c6c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005c70:	2300      	movs	r3, #0
 8005c72:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005c76:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005c7a:	460b      	mov	r3, r1
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	d01e      	beq.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8005c80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c84:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c8c:	d10c      	bne.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005c8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c92:	3328      	adds	r3, #40	@ 0x28
 8005c94:	2102      	movs	r1, #2
 8005c96:	4618      	mov	r0, r3
 8005c98:	f001 fd26 	bl	80076e8 <RCCEx_PLL3_Config>
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d002      	beq.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005ca8:	4b87      	ldr	r3, [pc, #540]	@ (8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005caa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cac:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005cb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cb4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005cb8:	4a83      	ldr	r2, [pc, #524]	@ (8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005cba:	430b      	orrs	r3, r1
 8005cbc:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005cbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cc6:	f002 0310 	and.w	r3, r2, #16
 8005cca:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005cce:	2300      	movs	r3, #0
 8005cd0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005cd4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005cd8:	460b      	mov	r3, r1
 8005cda:	4313      	orrs	r3, r2
 8005cdc:	d01e      	beq.n	8005d1c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005cde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ce2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005ce6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005cea:	d10c      	bne.n	8005d06 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005cec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cf0:	3328      	adds	r3, #40	@ 0x28
 8005cf2:	2102      	movs	r1, #2
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	f001 fcf7 	bl	80076e8 <RCCEx_PLL3_Config>
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d002      	beq.n	8005d06 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8005d00:	2301      	movs	r3, #1
 8005d02:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005d06:	4b70      	ldr	r3, [pc, #448]	@ (8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d0a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005d0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d12:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005d16:	4a6c      	ldr	r2, [pc, #432]	@ (8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d18:	430b      	orrs	r3, r1
 8005d1a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005d1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d24:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005d28:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005d32:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005d36:	460b      	mov	r3, r1
 8005d38:	4313      	orrs	r3, r2
 8005d3a:	d03e      	beq.n	8005dba <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005d3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d40:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005d44:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d48:	d022      	beq.n	8005d90 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8005d4a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d4e:	d81b      	bhi.n	8005d88 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d003      	beq.n	8005d5c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005d54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d58:	d00b      	beq.n	8005d72 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8005d5a:	e015      	b.n	8005d88 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005d5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d60:	3308      	adds	r3, #8
 8005d62:	2100      	movs	r1, #0
 8005d64:	4618      	mov	r0, r3
 8005d66:	f001 fc0d 	bl	8007584 <RCCEx_PLL2_Config>
 8005d6a:	4603      	mov	r3, r0
 8005d6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005d70:	e00f      	b.n	8005d92 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005d72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d76:	3328      	adds	r3, #40	@ 0x28
 8005d78:	2102      	movs	r1, #2
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	f001 fcb4 	bl	80076e8 <RCCEx_PLL3_Config>
 8005d80:	4603      	mov	r3, r0
 8005d82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005d86:	e004      	b.n	8005d92 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d88:	2301      	movs	r3, #1
 8005d8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005d8e:	e000      	b.n	8005d92 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8005d90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d10b      	bne.n	8005db2 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005d9a:	4b4b      	ldr	r3, [pc, #300]	@ (8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d9e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005da2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005da6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005daa:	4a47      	ldr	r2, [pc, #284]	@ (8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005dac:	430b      	orrs	r3, r1
 8005dae:	6593      	str	r3, [r2, #88]	@ 0x58
 8005db0:	e003      	b.n	8005dba <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005db2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005db6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005dba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dc2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005dc6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005dc8:	2300      	movs	r3, #0
 8005dca:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005dcc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005dd0:	460b      	mov	r3, r1
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	d03b      	beq.n	8005e4e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005dd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dde:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005de2:	d01f      	beq.n	8005e24 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005de4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005de8:	d818      	bhi.n	8005e1c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8005dea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005dee:	d003      	beq.n	8005df8 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8005df0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005df4:	d007      	beq.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8005df6:	e011      	b.n	8005e1c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005df8:	4b33      	ldr	r3, [pc, #204]	@ (8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005dfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dfc:	4a32      	ldr	r2, [pc, #200]	@ (8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005dfe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e02:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005e04:	e00f      	b.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005e06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e0a:	3328      	adds	r3, #40	@ 0x28
 8005e0c:	2101      	movs	r1, #1
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f001 fc6a 	bl	80076e8 <RCCEx_PLL3_Config>
 8005e14:	4603      	mov	r3, r0
 8005e16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8005e1a:	e004      	b.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e1c:	2301      	movs	r3, #1
 8005e1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005e22:	e000      	b.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005e24:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d10b      	bne.n	8005e46 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005e2e:	4b26      	ldr	r3, [pc, #152]	@ (8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e32:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005e36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e3e:	4a22      	ldr	r2, [pc, #136]	@ (8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e40:	430b      	orrs	r3, r1
 8005e42:	6553      	str	r3, [r2, #84]	@ 0x54
 8005e44:	e003      	b.n	8005e4e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e4a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005e4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e56:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005e5a:	673b      	str	r3, [r7, #112]	@ 0x70
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	677b      	str	r3, [r7, #116]	@ 0x74
 8005e60:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005e64:	460b      	mov	r3, r1
 8005e66:	4313      	orrs	r3, r2
 8005e68:	d034      	beq.n	8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005e6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d003      	beq.n	8005e7c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005e74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e78:	d007      	beq.n	8005e8a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8005e7a:	e011      	b.n	8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e7c:	4b12      	ldr	r3, [pc, #72]	@ (8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e80:	4a11      	ldr	r2, [pc, #68]	@ (8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e86:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005e88:	e00e      	b.n	8005ea8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005e8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e8e:	3308      	adds	r3, #8
 8005e90:	2102      	movs	r1, #2
 8005e92:	4618      	mov	r0, r3
 8005e94:	f001 fb76 	bl	8007584 <RCCEx_PLL2_Config>
 8005e98:	4603      	mov	r3, r0
 8005e9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005e9e:	e003      	b.n	8005ea8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005ea6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ea8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d10d      	bne.n	8005ecc <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005eb0:	4b05      	ldr	r3, [pc, #20]	@ (8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005eb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005eb4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005eb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ebc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ebe:	4a02      	ldr	r2, [pc, #8]	@ (8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005ec0:	430b      	orrs	r3, r1
 8005ec2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005ec4:	e006      	b.n	8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8005ec6:	bf00      	nop
 8005ec8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ecc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ed0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005ed4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005edc:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005ee0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005ee6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005eea:	460b      	mov	r3, r1
 8005eec:	4313      	orrs	r3, r2
 8005eee:	d00c      	beq.n	8005f0a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005ef0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ef4:	3328      	adds	r3, #40	@ 0x28
 8005ef6:	2102      	movs	r1, #2
 8005ef8:	4618      	mov	r0, r3
 8005efa:	f001 fbf5 	bl	80076e8 <RCCEx_PLL3_Config>
 8005efe:	4603      	mov	r3, r0
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d002      	beq.n	8005f0a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005f04:	2301      	movs	r3, #1
 8005f06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005f0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f12:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005f16:	663b      	str	r3, [r7, #96]	@ 0x60
 8005f18:	2300      	movs	r3, #0
 8005f1a:	667b      	str	r3, [r7, #100]	@ 0x64
 8005f1c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005f20:	460b      	mov	r3, r1
 8005f22:	4313      	orrs	r3, r2
 8005f24:	d038      	beq.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005f26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f2e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005f32:	d018      	beq.n	8005f66 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005f34:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005f38:	d811      	bhi.n	8005f5e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005f3a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f3e:	d014      	beq.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005f40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f44:	d80b      	bhi.n	8005f5e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d011      	beq.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8005f4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f4e:	d106      	bne.n	8005f5e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005f50:	4bc3      	ldr	r3, [pc, #780]	@ (8006260 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f54:	4ac2      	ldr	r2, [pc, #776]	@ (8006260 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005f5a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005f5c:	e008      	b.n	8005f70 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f5e:	2301      	movs	r3, #1
 8005f60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005f64:	e004      	b.n	8005f70 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005f66:	bf00      	nop
 8005f68:	e002      	b.n	8005f70 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005f6a:	bf00      	nop
 8005f6c:	e000      	b.n	8005f70 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005f6e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d10b      	bne.n	8005f90 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005f78:	4bb9      	ldr	r3, [pc, #740]	@ (8006260 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f7c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005f80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f88:	4ab5      	ldr	r2, [pc, #724]	@ (8006260 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f8a:	430b      	orrs	r3, r1
 8005f8c:	6553      	str	r3, [r2, #84]	@ 0x54
 8005f8e:	e003      	b.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f94:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005f98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fa0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005fa4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005faa:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005fae:	460b      	mov	r3, r1
 8005fb0:	4313      	orrs	r3, r2
 8005fb2:	d009      	beq.n	8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005fb4:	4baa      	ldr	r3, [pc, #680]	@ (8006260 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005fb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fb8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005fbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005fc2:	4aa7      	ldr	r2, [pc, #668]	@ (8006260 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005fc4:	430b      	orrs	r3, r1
 8005fc6:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005fc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fd0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005fd4:	653b      	str	r3, [r7, #80]	@ 0x50
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	657b      	str	r3, [r7, #84]	@ 0x54
 8005fda:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005fde:	460b      	mov	r3, r1
 8005fe0:	4313      	orrs	r3, r2
 8005fe2:	d00a      	beq.n	8005ffa <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005fe4:	4b9e      	ldr	r3, [pc, #632]	@ (8006260 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005fe6:	691b      	ldr	r3, [r3, #16]
 8005fe8:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005fec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ff0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005ff4:	4a9a      	ldr	r2, [pc, #616]	@ (8006260 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005ff6:	430b      	orrs	r3, r1
 8005ff8:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005ffa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006002:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8006006:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006008:	2300      	movs	r3, #0
 800600a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800600c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006010:	460b      	mov	r3, r1
 8006012:	4313      	orrs	r3, r2
 8006014:	d009      	beq.n	800602a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006016:	4b92      	ldr	r3, [pc, #584]	@ (8006260 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006018:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800601a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800601e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006022:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006024:	4a8e      	ldr	r2, [pc, #568]	@ (8006260 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006026:	430b      	orrs	r3, r1
 8006028:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800602a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800602e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006032:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8006036:	643b      	str	r3, [r7, #64]	@ 0x40
 8006038:	2300      	movs	r3, #0
 800603a:	647b      	str	r3, [r7, #68]	@ 0x44
 800603c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006040:	460b      	mov	r3, r1
 8006042:	4313      	orrs	r3, r2
 8006044:	d00e      	beq.n	8006064 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006046:	4b86      	ldr	r3, [pc, #536]	@ (8006260 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006048:	691b      	ldr	r3, [r3, #16]
 800604a:	4a85      	ldr	r2, [pc, #532]	@ (8006260 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800604c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006050:	6113      	str	r3, [r2, #16]
 8006052:	4b83      	ldr	r3, [pc, #524]	@ (8006260 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006054:	6919      	ldr	r1, [r3, #16]
 8006056:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800605a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800605e:	4a80      	ldr	r2, [pc, #512]	@ (8006260 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006060:	430b      	orrs	r3, r1
 8006062:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006064:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800606c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8006070:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006072:	2300      	movs	r3, #0
 8006074:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006076:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800607a:	460b      	mov	r3, r1
 800607c:	4313      	orrs	r3, r2
 800607e:	d009      	beq.n	8006094 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006080:	4b77      	ldr	r3, [pc, #476]	@ (8006260 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006082:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006084:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006088:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800608c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800608e:	4a74      	ldr	r2, [pc, #464]	@ (8006260 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006090:	430b      	orrs	r3, r1
 8006092:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006094:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800609c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80060a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80060a2:	2300      	movs	r3, #0
 80060a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80060a6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80060aa:	460b      	mov	r3, r1
 80060ac:	4313      	orrs	r3, r2
 80060ae:	d00a      	beq.n	80060c6 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80060b0:	4b6b      	ldr	r3, [pc, #428]	@ (8006260 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80060b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060b4:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80060b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80060c0:	4a67      	ldr	r2, [pc, #412]	@ (8006260 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80060c2:	430b      	orrs	r3, r1
 80060c4:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80060c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060ce:	2100      	movs	r1, #0
 80060d0:	62b9      	str	r1, [r7, #40]	@ 0x28
 80060d2:	f003 0301 	and.w	r3, r3, #1
 80060d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80060d8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80060dc:	460b      	mov	r3, r1
 80060de:	4313      	orrs	r3, r2
 80060e0:	d011      	beq.n	8006106 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80060e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060e6:	3308      	adds	r3, #8
 80060e8:	2100      	movs	r1, #0
 80060ea:	4618      	mov	r0, r3
 80060ec:	f001 fa4a 	bl	8007584 <RCCEx_PLL2_Config>
 80060f0:	4603      	mov	r3, r0
 80060f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80060f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d003      	beq.n	8006106 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006102:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8006106:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800610a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800610e:	2100      	movs	r1, #0
 8006110:	6239      	str	r1, [r7, #32]
 8006112:	f003 0302 	and.w	r3, r3, #2
 8006116:	627b      	str	r3, [r7, #36]	@ 0x24
 8006118:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800611c:	460b      	mov	r3, r1
 800611e:	4313      	orrs	r3, r2
 8006120:	d011      	beq.n	8006146 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006122:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006126:	3308      	adds	r3, #8
 8006128:	2101      	movs	r1, #1
 800612a:	4618      	mov	r0, r3
 800612c:	f001 fa2a 	bl	8007584 <RCCEx_PLL2_Config>
 8006130:	4603      	mov	r3, r0
 8006132:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006136:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800613a:	2b00      	cmp	r3, #0
 800613c:	d003      	beq.n	8006146 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800613e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006142:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8006146:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800614a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800614e:	2100      	movs	r1, #0
 8006150:	61b9      	str	r1, [r7, #24]
 8006152:	f003 0304 	and.w	r3, r3, #4
 8006156:	61fb      	str	r3, [r7, #28]
 8006158:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800615c:	460b      	mov	r3, r1
 800615e:	4313      	orrs	r3, r2
 8006160:	d011      	beq.n	8006186 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006162:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006166:	3308      	adds	r3, #8
 8006168:	2102      	movs	r1, #2
 800616a:	4618      	mov	r0, r3
 800616c:	f001 fa0a 	bl	8007584 <RCCEx_PLL2_Config>
 8006170:	4603      	mov	r3, r0
 8006172:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006176:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800617a:	2b00      	cmp	r3, #0
 800617c:	d003      	beq.n	8006186 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800617e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006182:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8006186:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800618a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800618e:	2100      	movs	r1, #0
 8006190:	6139      	str	r1, [r7, #16]
 8006192:	f003 0308 	and.w	r3, r3, #8
 8006196:	617b      	str	r3, [r7, #20]
 8006198:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800619c:	460b      	mov	r3, r1
 800619e:	4313      	orrs	r3, r2
 80061a0:	d011      	beq.n	80061c6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80061a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061a6:	3328      	adds	r3, #40	@ 0x28
 80061a8:	2100      	movs	r1, #0
 80061aa:	4618      	mov	r0, r3
 80061ac:	f001 fa9c 	bl	80076e8 <RCCEx_PLL3_Config>
 80061b0:	4603      	mov	r3, r0
 80061b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80061b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d003      	beq.n	80061c6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80061c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ce:	2100      	movs	r1, #0
 80061d0:	60b9      	str	r1, [r7, #8]
 80061d2:	f003 0310 	and.w	r3, r3, #16
 80061d6:	60fb      	str	r3, [r7, #12]
 80061d8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80061dc:	460b      	mov	r3, r1
 80061de:	4313      	orrs	r3, r2
 80061e0:	d011      	beq.n	8006206 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80061e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061e6:	3328      	adds	r3, #40	@ 0x28
 80061e8:	2101      	movs	r1, #1
 80061ea:	4618      	mov	r0, r3
 80061ec:	f001 fa7c 	bl	80076e8 <RCCEx_PLL3_Config>
 80061f0:	4603      	mov	r3, r0
 80061f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80061f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d003      	beq.n	8006206 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006202:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8006206:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800620a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800620e:	2100      	movs	r1, #0
 8006210:	6039      	str	r1, [r7, #0]
 8006212:	f003 0320 	and.w	r3, r3, #32
 8006216:	607b      	str	r3, [r7, #4]
 8006218:	e9d7 1200 	ldrd	r1, r2, [r7]
 800621c:	460b      	mov	r3, r1
 800621e:	4313      	orrs	r3, r2
 8006220:	d011      	beq.n	8006246 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006222:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006226:	3328      	adds	r3, #40	@ 0x28
 8006228:	2102      	movs	r1, #2
 800622a:	4618      	mov	r0, r3
 800622c:	f001 fa5c 	bl	80076e8 <RCCEx_PLL3_Config>
 8006230:	4603      	mov	r3, r0
 8006232:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006236:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800623a:	2b00      	cmp	r3, #0
 800623c:	d003      	beq.n	8006246 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800623e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006242:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8006246:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800624a:	2b00      	cmp	r3, #0
 800624c:	d101      	bne.n	8006252 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800624e:	2300      	movs	r3, #0
 8006250:	e000      	b.n	8006254 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8006252:	2301      	movs	r3, #1
}
 8006254:	4618      	mov	r0, r3
 8006256:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800625a:	46bd      	mov	sp, r7
 800625c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006260:	58024400 	.word	0x58024400

08006264 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b090      	sub	sp, #64	@ 0x40
 8006268:	af00      	add	r7, sp, #0
 800626a:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800626e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006272:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8006276:	430b      	orrs	r3, r1
 8006278:	f040 8094 	bne.w	80063a4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800627c:	4b9e      	ldr	r3, [pc, #632]	@ (80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800627e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006280:	f003 0307 	and.w	r3, r3, #7
 8006284:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006288:	2b04      	cmp	r3, #4
 800628a:	f200 8087 	bhi.w	800639c <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800628e:	a201      	add	r2, pc, #4	@ (adr r2, 8006294 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8006290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006294:	080062a9 	.word	0x080062a9
 8006298:	080062d1 	.word	0x080062d1
 800629c:	080062f9 	.word	0x080062f9
 80062a0:	08006395 	.word	0x08006395
 80062a4:	08006321 	.word	0x08006321
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80062a8:	4b93      	ldr	r3, [pc, #588]	@ (80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80062b0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80062b4:	d108      	bne.n	80062c8 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80062b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80062ba:	4618      	mov	r0, r3
 80062bc:	f001 f810 	bl	80072e0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80062c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80062c4:	f000 bd45 	b.w	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80062c8:	2300      	movs	r3, #0
 80062ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80062cc:	f000 bd41 	b.w	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80062d0:	4b89      	ldr	r3, [pc, #548]	@ (80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80062d8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80062dc:	d108      	bne.n	80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80062de:	f107 0318 	add.w	r3, r7, #24
 80062e2:	4618      	mov	r0, r3
 80062e4:	f000 fd54 	bl	8006d90 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80062e8:	69bb      	ldr	r3, [r7, #24]
 80062ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80062ec:	f000 bd31 	b.w	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80062f0:	2300      	movs	r3, #0
 80062f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80062f4:	f000 bd2d 	b.w	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80062f8:	4b7f      	ldr	r3, [pc, #508]	@ (80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006300:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006304:	d108      	bne.n	8006318 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006306:	f107 030c 	add.w	r3, r7, #12
 800630a:	4618      	mov	r0, r3
 800630c:	f000 fe94 	bl	8007038 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006314:	f000 bd1d 	b.w	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006318:	2300      	movs	r3, #0
 800631a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800631c:	f000 bd19 	b.w	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006320:	4b75      	ldr	r3, [pc, #468]	@ (80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006322:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006324:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006328:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800632a:	4b73      	ldr	r3, [pc, #460]	@ (80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f003 0304 	and.w	r3, r3, #4
 8006332:	2b04      	cmp	r3, #4
 8006334:	d10c      	bne.n	8006350 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8006336:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006338:	2b00      	cmp	r3, #0
 800633a:	d109      	bne.n	8006350 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800633c:	4b6e      	ldr	r3, [pc, #440]	@ (80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	08db      	lsrs	r3, r3, #3
 8006342:	f003 0303 	and.w	r3, r3, #3
 8006346:	4a6d      	ldr	r2, [pc, #436]	@ (80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006348:	fa22 f303 	lsr.w	r3, r2, r3
 800634c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800634e:	e01f      	b.n	8006390 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006350:	4b69      	ldr	r3, [pc, #420]	@ (80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006358:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800635c:	d106      	bne.n	800636c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800635e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006360:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006364:	d102      	bne.n	800636c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006366:	4b66      	ldr	r3, [pc, #408]	@ (8006500 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8006368:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800636a:	e011      	b.n	8006390 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800636c:	4b62      	ldr	r3, [pc, #392]	@ (80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006374:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006378:	d106      	bne.n	8006388 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800637a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800637c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006380:	d102      	bne.n	8006388 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006382:	4b60      	ldr	r3, [pc, #384]	@ (8006504 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8006384:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006386:	e003      	b.n	8006390 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006388:	2300      	movs	r3, #0
 800638a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800638c:	f000 bce1 	b.w	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006390:	f000 bcdf 	b.w	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006394:	4b5c      	ldr	r3, [pc, #368]	@ (8006508 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8006396:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006398:	f000 bcdb 	b.w	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800639c:	2300      	movs	r3, #0
 800639e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80063a0:	f000 bcd7 	b.w	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80063a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80063a8:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 80063ac:	430b      	orrs	r3, r1
 80063ae:	f040 80ad 	bne.w	800650c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 80063b2:	4b51      	ldr	r3, [pc, #324]	@ (80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80063b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063b6:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 80063ba:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80063bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063c2:	d056      	beq.n	8006472 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 80063c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063ca:	f200 8090 	bhi.w	80064ee <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80063ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063d0:	2bc0      	cmp	r3, #192	@ 0xc0
 80063d2:	f000 8088 	beq.w	80064e6 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 80063d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063d8:	2bc0      	cmp	r3, #192	@ 0xc0
 80063da:	f200 8088 	bhi.w	80064ee <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80063de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063e0:	2b80      	cmp	r3, #128	@ 0x80
 80063e2:	d032      	beq.n	800644a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 80063e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063e6:	2b80      	cmp	r3, #128	@ 0x80
 80063e8:	f200 8081 	bhi.w	80064ee <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80063ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d003      	beq.n	80063fa <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 80063f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063f4:	2b40      	cmp	r3, #64	@ 0x40
 80063f6:	d014      	beq.n	8006422 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 80063f8:	e079      	b.n	80064ee <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80063fa:	4b3f      	ldr	r3, [pc, #252]	@ (80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006402:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006406:	d108      	bne.n	800641a <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006408:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800640c:	4618      	mov	r0, r3
 800640e:	f000 ff67 	bl	80072e0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006414:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006416:	f000 bc9c 	b.w	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800641a:	2300      	movs	r3, #0
 800641c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800641e:	f000 bc98 	b.w	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006422:	4b35      	ldr	r3, [pc, #212]	@ (80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800642a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800642e:	d108      	bne.n	8006442 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006430:	f107 0318 	add.w	r3, r7, #24
 8006434:	4618      	mov	r0, r3
 8006436:	f000 fcab 	bl	8006d90 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800643a:	69bb      	ldr	r3, [r7, #24]
 800643c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800643e:	f000 bc88 	b.w	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006442:	2300      	movs	r3, #0
 8006444:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006446:	f000 bc84 	b.w	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800644a:	4b2b      	ldr	r3, [pc, #172]	@ (80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006452:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006456:	d108      	bne.n	800646a <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006458:	f107 030c 	add.w	r3, r7, #12
 800645c:	4618      	mov	r0, r3
 800645e:	f000 fdeb 	bl	8007038 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006466:	f000 bc74 	b.w	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800646a:	2300      	movs	r3, #0
 800646c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800646e:	f000 bc70 	b.w	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006472:	4b21      	ldr	r3, [pc, #132]	@ (80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006474:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006476:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800647a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800647c:	4b1e      	ldr	r3, [pc, #120]	@ (80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f003 0304 	and.w	r3, r3, #4
 8006484:	2b04      	cmp	r3, #4
 8006486:	d10c      	bne.n	80064a2 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8006488:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800648a:	2b00      	cmp	r3, #0
 800648c:	d109      	bne.n	80064a2 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800648e:	4b1a      	ldr	r3, [pc, #104]	@ (80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	08db      	lsrs	r3, r3, #3
 8006494:	f003 0303 	and.w	r3, r3, #3
 8006498:	4a18      	ldr	r2, [pc, #96]	@ (80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800649a:	fa22 f303 	lsr.w	r3, r2, r3
 800649e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80064a0:	e01f      	b.n	80064e2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80064a2:	4b15      	ldr	r3, [pc, #84]	@ (80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80064ae:	d106      	bne.n	80064be <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 80064b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80064b6:	d102      	bne.n	80064be <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80064b8:	4b11      	ldr	r3, [pc, #68]	@ (8006500 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80064ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80064bc:	e011      	b.n	80064e2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80064be:	4b0e      	ldr	r3, [pc, #56]	@ (80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064c6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80064ca:	d106      	bne.n	80064da <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 80064cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80064d2:	d102      	bne.n	80064da <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80064d4:	4b0b      	ldr	r3, [pc, #44]	@ (8006504 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80064d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80064d8:	e003      	b.n	80064e2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80064da:	2300      	movs	r3, #0
 80064dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80064de:	f000 bc38 	b.w	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80064e2:	f000 bc36 	b.w	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80064e6:	4b08      	ldr	r3, [pc, #32]	@ (8006508 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80064e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064ea:	f000 bc32 	b.w	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80064ee:	2300      	movs	r3, #0
 80064f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064f2:	f000 bc2e 	b.w	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80064f6:	bf00      	nop
 80064f8:	58024400 	.word	0x58024400
 80064fc:	03d09000 	.word	0x03d09000
 8006500:	003d0900 	.word	0x003d0900
 8006504:	017d7840 	.word	0x017d7840
 8006508:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800650c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006510:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8006514:	430b      	orrs	r3, r1
 8006516:	f040 809c 	bne.w	8006652 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800651a:	4b9e      	ldr	r3, [pc, #632]	@ (8006794 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800651c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800651e:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8006522:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006524:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006526:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800652a:	d054      	beq.n	80065d6 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800652c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800652e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006532:	f200 808b 	bhi.w	800664c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006538:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800653c:	f000 8083 	beq.w	8006646 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8006540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006542:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006546:	f200 8081 	bhi.w	800664c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800654a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800654c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006550:	d02f      	beq.n	80065b2 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8006552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006554:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006558:	d878      	bhi.n	800664c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800655a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800655c:	2b00      	cmp	r3, #0
 800655e:	d004      	beq.n	800656a <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8006560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006562:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006566:	d012      	beq.n	800658e <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8006568:	e070      	b.n	800664c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800656a:	4b8a      	ldr	r3, [pc, #552]	@ (8006794 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006572:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006576:	d107      	bne.n	8006588 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006578:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800657c:	4618      	mov	r0, r3
 800657e:	f000 feaf 	bl	80072e0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006582:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006584:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006586:	e3e4      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006588:	2300      	movs	r3, #0
 800658a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800658c:	e3e1      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800658e:	4b81      	ldr	r3, [pc, #516]	@ (8006794 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006596:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800659a:	d107      	bne.n	80065ac <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800659c:	f107 0318 	add.w	r3, r7, #24
 80065a0:	4618      	mov	r0, r3
 80065a2:	f000 fbf5 	bl	8006d90 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80065a6:	69bb      	ldr	r3, [r7, #24]
 80065a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80065aa:	e3d2      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80065ac:	2300      	movs	r3, #0
 80065ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065b0:	e3cf      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80065b2:	4b78      	ldr	r3, [pc, #480]	@ (8006794 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80065ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80065be:	d107      	bne.n	80065d0 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80065c0:	f107 030c 	add.w	r3, r7, #12
 80065c4:	4618      	mov	r0, r3
 80065c6:	f000 fd37 	bl	8007038 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80065ce:	e3c0      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80065d0:	2300      	movs	r3, #0
 80065d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065d4:	e3bd      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80065d6:	4b6f      	ldr	r3, [pc, #444]	@ (8006794 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80065d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80065da:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80065de:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80065e0:	4b6c      	ldr	r3, [pc, #432]	@ (8006794 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f003 0304 	and.w	r3, r3, #4
 80065e8:	2b04      	cmp	r3, #4
 80065ea:	d10c      	bne.n	8006606 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 80065ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d109      	bne.n	8006606 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80065f2:	4b68      	ldr	r3, [pc, #416]	@ (8006794 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	08db      	lsrs	r3, r3, #3
 80065f8:	f003 0303 	and.w	r3, r3, #3
 80065fc:	4a66      	ldr	r2, [pc, #408]	@ (8006798 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80065fe:	fa22 f303 	lsr.w	r3, r2, r3
 8006602:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006604:	e01e      	b.n	8006644 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006606:	4b63      	ldr	r3, [pc, #396]	@ (8006794 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800660e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006612:	d106      	bne.n	8006622 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8006614:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006616:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800661a:	d102      	bne.n	8006622 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800661c:	4b5f      	ldr	r3, [pc, #380]	@ (800679c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800661e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006620:	e010      	b.n	8006644 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006622:	4b5c      	ldr	r3, [pc, #368]	@ (8006794 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800662a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800662e:	d106      	bne.n	800663e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8006630:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006632:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006636:	d102      	bne.n	800663e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006638:	4b59      	ldr	r3, [pc, #356]	@ (80067a0 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800663a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800663c:	e002      	b.n	8006644 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800663e:	2300      	movs	r3, #0
 8006640:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006642:	e386      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006644:	e385      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006646:	4b57      	ldr	r3, [pc, #348]	@ (80067a4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8006648:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800664a:	e382      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800664c:	2300      	movs	r3, #0
 800664e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006650:	e37f      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8006652:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006656:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800665a:	430b      	orrs	r3, r1
 800665c:	f040 80a7 	bne.w	80067ae <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8006660:	4b4c      	ldr	r3, [pc, #304]	@ (8006794 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006662:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006664:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8006668:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800666a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800666c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006670:	d055      	beq.n	800671e <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8006672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006674:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006678:	f200 8096 	bhi.w	80067a8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800667c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800667e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006682:	f000 8084 	beq.w	800678e <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8006686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006688:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800668c:	f200 808c 	bhi.w	80067a8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8006690:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006692:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006696:	d030      	beq.n	80066fa <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8006698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800669a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800669e:	f200 8083 	bhi.w	80067a8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80066a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d004      	beq.n	80066b2 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 80066a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066aa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80066ae:	d012      	beq.n	80066d6 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 80066b0:	e07a      	b.n	80067a8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80066b2:	4b38      	ldr	r3, [pc, #224]	@ (8006794 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066ba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80066be:	d107      	bne.n	80066d0 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80066c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80066c4:	4618      	mov	r0, r3
 80066c6:	f000 fe0b 	bl	80072e0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80066ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80066ce:	e340      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80066d0:	2300      	movs	r3, #0
 80066d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066d4:	e33d      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80066d6:	4b2f      	ldr	r3, [pc, #188]	@ (8006794 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80066de:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80066e2:	d107      	bne.n	80066f4 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80066e4:	f107 0318 	add.w	r3, r7, #24
 80066e8:	4618      	mov	r0, r3
 80066ea:	f000 fb51 	bl	8006d90 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80066ee:	69bb      	ldr	r3, [r7, #24]
 80066f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80066f2:	e32e      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80066f4:	2300      	movs	r3, #0
 80066f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066f8:	e32b      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80066fa:	4b26      	ldr	r3, [pc, #152]	@ (8006794 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006702:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006706:	d107      	bne.n	8006718 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006708:	f107 030c 	add.w	r3, r7, #12
 800670c:	4618      	mov	r0, r3
 800670e:	f000 fc93 	bl	8007038 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006716:	e31c      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006718:	2300      	movs	r3, #0
 800671a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800671c:	e319      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800671e:	4b1d      	ldr	r3, [pc, #116]	@ (8006794 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006720:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006722:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006726:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006728:	4b1a      	ldr	r3, [pc, #104]	@ (8006794 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f003 0304 	and.w	r3, r3, #4
 8006730:	2b04      	cmp	r3, #4
 8006732:	d10c      	bne.n	800674e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8006734:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006736:	2b00      	cmp	r3, #0
 8006738:	d109      	bne.n	800674e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800673a:	4b16      	ldr	r3, [pc, #88]	@ (8006794 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	08db      	lsrs	r3, r3, #3
 8006740:	f003 0303 	and.w	r3, r3, #3
 8006744:	4a14      	ldr	r2, [pc, #80]	@ (8006798 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8006746:	fa22 f303 	lsr.w	r3, r2, r3
 800674a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800674c:	e01e      	b.n	800678c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800674e:	4b11      	ldr	r3, [pc, #68]	@ (8006794 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006756:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800675a:	d106      	bne.n	800676a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800675c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800675e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006762:	d102      	bne.n	800676a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006764:	4b0d      	ldr	r3, [pc, #52]	@ (800679c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8006766:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006768:	e010      	b.n	800678c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800676a:	4b0a      	ldr	r3, [pc, #40]	@ (8006794 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006772:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006776:	d106      	bne.n	8006786 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8006778:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800677a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800677e:	d102      	bne.n	8006786 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006780:	4b07      	ldr	r3, [pc, #28]	@ (80067a0 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8006782:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006784:	e002      	b.n	800678c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006786:	2300      	movs	r3, #0
 8006788:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800678a:	e2e2      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800678c:	e2e1      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800678e:	4b05      	ldr	r3, [pc, #20]	@ (80067a4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8006790:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006792:	e2de      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006794:	58024400 	.word	0x58024400
 8006798:	03d09000 	.word	0x03d09000
 800679c:	003d0900 	.word	0x003d0900
 80067a0:	017d7840 	.word	0x017d7840
 80067a4:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 80067a8:	2300      	movs	r3, #0
 80067aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067ac:	e2d1      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80067ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80067b2:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80067b6:	430b      	orrs	r3, r1
 80067b8:	f040 809c 	bne.w	80068f4 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80067bc:	4b93      	ldr	r3, [pc, #588]	@ (8006a0c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80067be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067c0:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80067c4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80067c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067c8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80067cc:	d054      	beq.n	8006878 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80067ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067d0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80067d4:	f200 808b 	bhi.w	80068ee <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80067d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067da:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80067de:	f000 8083 	beq.w	80068e8 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 80067e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067e4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80067e8:	f200 8081 	bhi.w	80068ee <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80067ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067f2:	d02f      	beq.n	8006854 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 80067f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067fa:	d878      	bhi.n	80068ee <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80067fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d004      	beq.n	800680c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8006802:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006804:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006808:	d012      	beq.n	8006830 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800680a:	e070      	b.n	80068ee <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800680c:	4b7f      	ldr	r3, [pc, #508]	@ (8006a0c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006814:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006818:	d107      	bne.n	800682a <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800681a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800681e:	4618      	mov	r0, r3
 8006820:	f000 fd5e 	bl	80072e0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006824:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006826:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006828:	e293      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800682a:	2300      	movs	r3, #0
 800682c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800682e:	e290      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006830:	4b76      	ldr	r3, [pc, #472]	@ (8006a0c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006838:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800683c:	d107      	bne.n	800684e <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800683e:	f107 0318 	add.w	r3, r7, #24
 8006842:	4618      	mov	r0, r3
 8006844:	f000 faa4 	bl	8006d90 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006848:	69bb      	ldr	r3, [r7, #24]
 800684a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800684c:	e281      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800684e:	2300      	movs	r3, #0
 8006850:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006852:	e27e      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006854:	4b6d      	ldr	r3, [pc, #436]	@ (8006a0c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800685c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006860:	d107      	bne.n	8006872 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006862:	f107 030c 	add.w	r3, r7, #12
 8006866:	4618      	mov	r0, r3
 8006868:	f000 fbe6 	bl	8007038 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006870:	e26f      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006872:	2300      	movs	r3, #0
 8006874:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006876:	e26c      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006878:	4b64      	ldr	r3, [pc, #400]	@ (8006a0c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800687a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800687c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006880:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006882:	4b62      	ldr	r3, [pc, #392]	@ (8006a0c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f003 0304 	and.w	r3, r3, #4
 800688a:	2b04      	cmp	r3, #4
 800688c:	d10c      	bne.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800688e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006890:	2b00      	cmp	r3, #0
 8006892:	d109      	bne.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006894:	4b5d      	ldr	r3, [pc, #372]	@ (8006a0c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	08db      	lsrs	r3, r3, #3
 800689a:	f003 0303 	and.w	r3, r3, #3
 800689e:	4a5c      	ldr	r2, [pc, #368]	@ (8006a10 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80068a0:	fa22 f303 	lsr.w	r3, r2, r3
 80068a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80068a6:	e01e      	b.n	80068e6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80068a8:	4b58      	ldr	r3, [pc, #352]	@ (8006a0c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80068b4:	d106      	bne.n	80068c4 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 80068b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80068bc:	d102      	bne.n	80068c4 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80068be:	4b55      	ldr	r3, [pc, #340]	@ (8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80068c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80068c2:	e010      	b.n	80068e6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80068c4:	4b51      	ldr	r3, [pc, #324]	@ (8006a0c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068cc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80068d0:	d106      	bne.n	80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 80068d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80068d8:	d102      	bne.n	80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80068da:	4b4f      	ldr	r3, [pc, #316]	@ (8006a18 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80068dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80068de:	e002      	b.n	80068e6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80068e0:	2300      	movs	r3, #0
 80068e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80068e4:	e235      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80068e6:	e234      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80068e8:	4b4c      	ldr	r3, [pc, #304]	@ (8006a1c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 80068ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068ec:	e231      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80068ee:	2300      	movs	r3, #0
 80068f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068f2:	e22e      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 80068f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068f8:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80068fc:	430b      	orrs	r3, r1
 80068fe:	f040 808f 	bne.w	8006a20 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8006902:	4b42      	ldr	r3, [pc, #264]	@ (8006a0c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006904:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006906:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800690a:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800690c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800690e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006912:	d06b      	beq.n	80069ec <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8006914:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006916:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800691a:	d874      	bhi.n	8006a06 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800691c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800691e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006922:	d056      	beq.n	80069d2 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8006924:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006926:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800692a:	d86c      	bhi.n	8006a06 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800692c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800692e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006932:	d03b      	beq.n	80069ac <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8006934:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006936:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800693a:	d864      	bhi.n	8006a06 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800693c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800693e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006942:	d021      	beq.n	8006988 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8006944:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006946:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800694a:	d85c      	bhi.n	8006a06 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800694c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800694e:	2b00      	cmp	r3, #0
 8006950:	d004      	beq.n	800695c <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8006952:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006954:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006958:	d004      	beq.n	8006964 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800695a:	e054      	b.n	8006a06 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800695c:	f7fe fa4c 	bl	8004df8 <HAL_RCC_GetPCLK1Freq>
 8006960:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006962:	e1f6      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006964:	4b29      	ldr	r3, [pc, #164]	@ (8006a0c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800696c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006970:	d107      	bne.n	8006982 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006972:	f107 0318 	add.w	r3, r7, #24
 8006976:	4618      	mov	r0, r3
 8006978:	f000 fa0a 	bl	8006d90 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800697c:	69fb      	ldr	r3, [r7, #28]
 800697e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006980:	e1e7      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006982:	2300      	movs	r3, #0
 8006984:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006986:	e1e4      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006988:	4b20      	ldr	r3, [pc, #128]	@ (8006a0c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006990:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006994:	d107      	bne.n	80069a6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006996:	f107 030c 	add.w	r3, r7, #12
 800699a:	4618      	mov	r0, r3
 800699c:	f000 fb4c 	bl	8007038 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80069a0:	693b      	ldr	r3, [r7, #16]
 80069a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80069a4:	e1d5      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80069a6:	2300      	movs	r3, #0
 80069a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80069aa:	e1d2      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80069ac:	4b17      	ldr	r3, [pc, #92]	@ (8006a0c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f003 0304 	and.w	r3, r3, #4
 80069b4:	2b04      	cmp	r3, #4
 80069b6:	d109      	bne.n	80069cc <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80069b8:	4b14      	ldr	r3, [pc, #80]	@ (8006a0c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	08db      	lsrs	r3, r3, #3
 80069be:	f003 0303 	and.w	r3, r3, #3
 80069c2:	4a13      	ldr	r2, [pc, #76]	@ (8006a10 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80069c4:	fa22 f303 	lsr.w	r3, r2, r3
 80069c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80069ca:	e1c2      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80069cc:	2300      	movs	r3, #0
 80069ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80069d0:	e1bf      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80069d2:	4b0e      	ldr	r3, [pc, #56]	@ (8006a0c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069de:	d102      	bne.n	80069e6 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 80069e0:	4b0c      	ldr	r3, [pc, #48]	@ (8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80069e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80069e4:	e1b5      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80069e6:	2300      	movs	r3, #0
 80069e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80069ea:	e1b2      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80069ec:	4b07      	ldr	r3, [pc, #28]	@ (8006a0c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80069f8:	d102      	bne.n	8006a00 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 80069fa:	4b07      	ldr	r3, [pc, #28]	@ (8006a18 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80069fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80069fe:	e1a8      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006a00:	2300      	movs	r3, #0
 8006a02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a04:	e1a5      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006a06:	2300      	movs	r3, #0
 8006a08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a0a:	e1a2      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006a0c:	58024400 	.word	0x58024400
 8006a10:	03d09000 	.word	0x03d09000
 8006a14:	003d0900 	.word	0x003d0900
 8006a18:	017d7840 	.word	0x017d7840
 8006a1c:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8006a20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a24:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8006a28:	430b      	orrs	r3, r1
 8006a2a:	d173      	bne.n	8006b14 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8006a2c:	4b9c      	ldr	r3, [pc, #624]	@ (8006ca0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006a2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a30:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006a34:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006a36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a38:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006a3c:	d02f      	beq.n	8006a9e <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8006a3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a40:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006a44:	d863      	bhi.n	8006b0e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8006a46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d004      	beq.n	8006a56 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8006a4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a52:	d012      	beq.n	8006a7a <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8006a54:	e05b      	b.n	8006b0e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006a56:	4b92      	ldr	r3, [pc, #584]	@ (8006ca0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006a5e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006a62:	d107      	bne.n	8006a74 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006a64:	f107 0318 	add.w	r3, r7, #24
 8006a68:	4618      	mov	r0, r3
 8006a6a:	f000 f991 	bl	8006d90 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006a6e:	69bb      	ldr	r3, [r7, #24]
 8006a70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006a72:	e16e      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006a74:	2300      	movs	r3, #0
 8006a76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a78:	e16b      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006a7a:	4b89      	ldr	r3, [pc, #548]	@ (8006ca0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006a82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a86:	d107      	bne.n	8006a98 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006a88:	f107 030c 	add.w	r3, r7, #12
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	f000 fad3 	bl	8007038 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006a96:	e15c      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a9c:	e159      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006a9e:	4b80      	ldr	r3, [pc, #512]	@ (8006ca0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006aa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006aa2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006aa6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006aa8:	4b7d      	ldr	r3, [pc, #500]	@ (8006ca0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f003 0304 	and.w	r3, r3, #4
 8006ab0:	2b04      	cmp	r3, #4
 8006ab2:	d10c      	bne.n	8006ace <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8006ab4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d109      	bne.n	8006ace <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006aba:	4b79      	ldr	r3, [pc, #484]	@ (8006ca0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	08db      	lsrs	r3, r3, #3
 8006ac0:	f003 0303 	and.w	r3, r3, #3
 8006ac4:	4a77      	ldr	r2, [pc, #476]	@ (8006ca4 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8006ac6:	fa22 f303 	lsr.w	r3, r2, r3
 8006aca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006acc:	e01e      	b.n	8006b0c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006ace:	4b74      	ldr	r3, [pc, #464]	@ (8006ca0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ad6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ada:	d106      	bne.n	8006aea <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8006adc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ade:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006ae2:	d102      	bne.n	8006aea <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006ae4:	4b70      	ldr	r3, [pc, #448]	@ (8006ca8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8006ae6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ae8:	e010      	b.n	8006b0c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006aea:	4b6d      	ldr	r3, [pc, #436]	@ (8006ca0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006af2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006af6:	d106      	bne.n	8006b06 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8006af8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006afa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006afe:	d102      	bne.n	8006b06 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006b00:	4b6a      	ldr	r3, [pc, #424]	@ (8006cac <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8006b02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b04:	e002      	b.n	8006b0c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006b06:	2300      	movs	r3, #0
 8006b08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006b0a:	e122      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006b0c:	e121      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8006b0e:	2300      	movs	r3, #0
 8006b10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b12:	e11e      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8006b14:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b18:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8006b1c:	430b      	orrs	r3, r1
 8006b1e:	d133      	bne.n	8006b88 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8006b20:	4b5f      	ldr	r3, [pc, #380]	@ (8006ca0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006b22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006b28:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006b2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d004      	beq.n	8006b3a <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8006b30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b36:	d012      	beq.n	8006b5e <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8006b38:	e023      	b.n	8006b82 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006b3a:	4b59      	ldr	r3, [pc, #356]	@ (8006ca0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b42:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006b46:	d107      	bne.n	8006b58 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006b48:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	f000 fbc7 	bl	80072e0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006b52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006b56:	e0fc      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006b58:	2300      	movs	r3, #0
 8006b5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b5c:	e0f9      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006b5e:	4b50      	ldr	r3, [pc, #320]	@ (8006ca0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b66:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006b6a:	d107      	bne.n	8006b7c <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006b6c:	f107 0318 	add.w	r3, r7, #24
 8006b70:	4618      	mov	r0, r3
 8006b72:	f000 f90d 	bl	8006d90 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8006b76:	6a3b      	ldr	r3, [r7, #32]
 8006b78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006b7a:	e0ea      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b80:	e0e7      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8006b82:	2300      	movs	r3, #0
 8006b84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b86:	e0e4      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8006b88:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b8c:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8006b90:	430b      	orrs	r3, r1
 8006b92:	f040 808d 	bne.w	8006cb0 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8006b96:	4b42      	ldr	r3, [pc, #264]	@ (8006ca0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006b98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b9a:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8006b9e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006ba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ba2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006ba6:	d06b      	beq.n	8006c80 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8006ba8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006baa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006bae:	d874      	bhi.n	8006c9a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006bb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bb6:	d056      	beq.n	8006c66 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8006bb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bbe:	d86c      	bhi.n	8006c9a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006bc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bc2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006bc6:	d03b      	beq.n	8006c40 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8006bc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bca:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006bce:	d864      	bhi.n	8006c9a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006bd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bd2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006bd6:	d021      	beq.n	8006c1c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8006bd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bda:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006bde:	d85c      	bhi.n	8006c9a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006be0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d004      	beq.n	8006bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8006be6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006be8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006bec:	d004      	beq.n	8006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8006bee:	e054      	b.n	8006c9a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8006bf0:	f000 f8b8 	bl	8006d64 <HAL_RCCEx_GetD3PCLK1Freq>
 8006bf4:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006bf6:	e0ac      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006bf8:	4b29      	ldr	r3, [pc, #164]	@ (8006ca0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c00:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006c04:	d107      	bne.n	8006c16 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006c06:	f107 0318 	add.w	r3, r7, #24
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	f000 f8c0 	bl	8006d90 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006c10:	69fb      	ldr	r3, [r7, #28]
 8006c12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006c14:	e09d      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006c16:	2300      	movs	r3, #0
 8006c18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c1a:	e09a      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006c1c:	4b20      	ldr	r3, [pc, #128]	@ (8006ca0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006c24:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006c28:	d107      	bne.n	8006c3a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006c2a:	f107 030c 	add.w	r3, r7, #12
 8006c2e:	4618      	mov	r0, r3
 8006c30:	f000 fa02 	bl	8007038 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006c34:	693b      	ldr	r3, [r7, #16]
 8006c36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006c38:	e08b      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c3e:	e088      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006c40:	4b17      	ldr	r3, [pc, #92]	@ (8006ca0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f003 0304 	and.w	r3, r3, #4
 8006c48:	2b04      	cmp	r3, #4
 8006c4a:	d109      	bne.n	8006c60 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006c4c:	4b14      	ldr	r3, [pc, #80]	@ (8006ca0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	08db      	lsrs	r3, r3, #3
 8006c52:	f003 0303 	and.w	r3, r3, #3
 8006c56:	4a13      	ldr	r2, [pc, #76]	@ (8006ca4 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8006c58:	fa22 f303 	lsr.w	r3, r2, r3
 8006c5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006c5e:	e078      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006c60:	2300      	movs	r3, #0
 8006c62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c64:	e075      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8006c66:	4b0e      	ldr	r3, [pc, #56]	@ (8006ca0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c72:	d102      	bne.n	8006c7a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8006c74:	4b0c      	ldr	r3, [pc, #48]	@ (8006ca8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8006c76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006c78:	e06b      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c7e:	e068      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006c80:	4b07      	ldr	r3, [pc, #28]	@ (8006ca0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c88:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006c8c:	d102      	bne.n	8006c94 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8006c8e:	4b07      	ldr	r3, [pc, #28]	@ (8006cac <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8006c90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006c92:	e05e      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006c94:	2300      	movs	r3, #0
 8006c96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c98:	e05b      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c9e:	e058      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006ca0:	58024400 	.word	0x58024400
 8006ca4:	03d09000 	.word	0x03d09000
 8006ca8:	003d0900 	.word	0x003d0900
 8006cac:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8006cb0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006cb4:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8006cb8:	430b      	orrs	r3, r1
 8006cba:	d148      	bne.n	8006d4e <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8006cbc:	4b27      	ldr	r3, [pc, #156]	@ (8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006cbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006cc0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006cc4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006cc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cc8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ccc:	d02a      	beq.n	8006d24 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8006cce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cd0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006cd4:	d838      	bhi.n	8006d48 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8006cd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d004      	beq.n	8006ce6 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8006cdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cde:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006ce2:	d00d      	beq.n	8006d00 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8006ce4:	e030      	b.n	8006d48 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006ce6:	4b1d      	ldr	r3, [pc, #116]	@ (8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006cf2:	d102      	bne.n	8006cfa <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8006cf4:	4b1a      	ldr	r3, [pc, #104]	@ (8006d60 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8006cf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006cf8:	e02b      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006cfe:	e028      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006d00:	4b16      	ldr	r3, [pc, #88]	@ (8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d08:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006d0c:	d107      	bne.n	8006d1e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006d0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006d12:	4618      	mov	r0, r3
 8006d14:	f000 fae4 	bl	80072e0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006d18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006d1c:	e019      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006d1e:	2300      	movs	r3, #0
 8006d20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d22:	e016      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006d24:	4b0d      	ldr	r3, [pc, #52]	@ (8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006d2c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006d30:	d107      	bne.n	8006d42 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006d32:	f107 0318 	add.w	r3, r7, #24
 8006d36:	4618      	mov	r0, r3
 8006d38:	f000 f82a 	bl	8006d90 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006d3c:	69fb      	ldr	r3, [r7, #28]
 8006d3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006d40:	e007      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006d42:	2300      	movs	r3, #0
 8006d44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d46:	e004      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006d48:	2300      	movs	r3, #0
 8006d4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d4c:	e001      	b.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8006d4e:	2300      	movs	r3, #0
 8006d50:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8006d52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006d54:	4618      	mov	r0, r3
 8006d56:	3740      	adds	r7, #64	@ 0x40
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	bd80      	pop	{r7, pc}
 8006d5c:	58024400 	.word	0x58024400
 8006d60:	017d7840 	.word	0x017d7840

08006d64 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006d68:	f7fe f816 	bl	8004d98 <HAL_RCC_GetHCLKFreq>
 8006d6c:	4602      	mov	r2, r0
 8006d6e:	4b06      	ldr	r3, [pc, #24]	@ (8006d88 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006d70:	6a1b      	ldr	r3, [r3, #32]
 8006d72:	091b      	lsrs	r3, r3, #4
 8006d74:	f003 0307 	and.w	r3, r3, #7
 8006d78:	4904      	ldr	r1, [pc, #16]	@ (8006d8c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006d7a:	5ccb      	ldrb	r3, [r1, r3]
 8006d7c:	f003 031f 	and.w	r3, r3, #31
 8006d80:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006d84:	4618      	mov	r0, r3
 8006d86:	bd80      	pop	{r7, pc}
 8006d88:	58024400 	.word	0x58024400
 8006d8c:	0800b37c 	.word	0x0800b37c

08006d90 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8006d90:	b480      	push	{r7}
 8006d92:	b089      	sub	sp, #36	@ 0x24
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006d98:	4ba1      	ldr	r3, [pc, #644]	@ (8007020 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006d9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d9c:	f003 0303 	and.w	r3, r3, #3
 8006da0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8006da2:	4b9f      	ldr	r3, [pc, #636]	@ (8007020 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006da4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006da6:	0b1b      	lsrs	r3, r3, #12
 8006da8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006dac:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006dae:	4b9c      	ldr	r3, [pc, #624]	@ (8007020 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006db2:	091b      	lsrs	r3, r3, #4
 8006db4:	f003 0301 	and.w	r3, r3, #1
 8006db8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006dba:	4b99      	ldr	r3, [pc, #612]	@ (8007020 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006dbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dbe:	08db      	lsrs	r3, r3, #3
 8006dc0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006dc4:	693a      	ldr	r2, [r7, #16]
 8006dc6:	fb02 f303 	mul.w	r3, r2, r3
 8006dca:	ee07 3a90 	vmov	s15, r3
 8006dce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006dd2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006dd6:	697b      	ldr	r3, [r7, #20]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	f000 8111 	beq.w	8007000 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8006dde:	69bb      	ldr	r3, [r7, #24]
 8006de0:	2b02      	cmp	r3, #2
 8006de2:	f000 8083 	beq.w	8006eec <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006de6:	69bb      	ldr	r3, [r7, #24]
 8006de8:	2b02      	cmp	r3, #2
 8006dea:	f200 80a1 	bhi.w	8006f30 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8006dee:	69bb      	ldr	r3, [r7, #24]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d003      	beq.n	8006dfc <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006df4:	69bb      	ldr	r3, [r7, #24]
 8006df6:	2b01      	cmp	r3, #1
 8006df8:	d056      	beq.n	8006ea8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8006dfa:	e099      	b.n	8006f30 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006dfc:	4b88      	ldr	r3, [pc, #544]	@ (8007020 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f003 0320 	and.w	r3, r3, #32
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d02d      	beq.n	8006e64 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006e08:	4b85      	ldr	r3, [pc, #532]	@ (8007020 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	08db      	lsrs	r3, r3, #3
 8006e0e:	f003 0303 	and.w	r3, r3, #3
 8006e12:	4a84      	ldr	r2, [pc, #528]	@ (8007024 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006e14:	fa22 f303 	lsr.w	r3, r2, r3
 8006e18:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006e1a:	68bb      	ldr	r3, [r7, #8]
 8006e1c:	ee07 3a90 	vmov	s15, r3
 8006e20:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e24:	697b      	ldr	r3, [r7, #20]
 8006e26:	ee07 3a90 	vmov	s15, r3
 8006e2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e32:	4b7b      	ldr	r3, [pc, #492]	@ (8007020 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006e34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e3a:	ee07 3a90 	vmov	s15, r3
 8006e3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e42:	ed97 6a03 	vldr	s12, [r7, #12]
 8006e46:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007028 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006e4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e5e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006e62:	e087      	b.n	8006f74 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	ee07 3a90 	vmov	s15, r3
 8006e6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e6e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800702c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8006e72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e76:	4b6a      	ldr	r3, [pc, #424]	@ (8007020 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006e78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e7e:	ee07 3a90 	vmov	s15, r3
 8006e82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e86:	ed97 6a03 	vldr	s12, [r7, #12]
 8006e8a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007028 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006e8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ea2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006ea6:	e065      	b.n	8006f74 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006ea8:	697b      	ldr	r3, [r7, #20]
 8006eaa:	ee07 3a90 	vmov	s15, r3
 8006eae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006eb2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007030 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006eb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006eba:	4b59      	ldr	r3, [pc, #356]	@ (8007020 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006ebc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ebe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ec2:	ee07 3a90 	vmov	s15, r3
 8006ec6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006eca:	ed97 6a03 	vldr	s12, [r7, #12]
 8006ece:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007028 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006ed2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ed6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006eda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ede:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ee2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ee6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006eea:	e043      	b.n	8006f74 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006eec:	697b      	ldr	r3, [r7, #20]
 8006eee:	ee07 3a90 	vmov	s15, r3
 8006ef2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ef6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007034 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8006efa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006efe:	4b48      	ldr	r3, [pc, #288]	@ (8007020 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006f00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f06:	ee07 3a90 	vmov	s15, r3
 8006f0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f0e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006f12:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007028 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006f16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f2a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006f2e:	e021      	b.n	8006f74 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006f30:	697b      	ldr	r3, [r7, #20]
 8006f32:	ee07 3a90 	vmov	s15, r3
 8006f36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f3a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007030 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006f3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f42:	4b37      	ldr	r3, [pc, #220]	@ (8007020 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006f44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f4a:	ee07 3a90 	vmov	s15, r3
 8006f4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f52:	ed97 6a03 	vldr	s12, [r7, #12]
 8006f56:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007028 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006f5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f6e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006f72:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006f74:	4b2a      	ldr	r3, [pc, #168]	@ (8007020 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006f76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f78:	0a5b      	lsrs	r3, r3, #9
 8006f7a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006f7e:	ee07 3a90 	vmov	s15, r3
 8006f82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f86:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006f8a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006f8e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006f92:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006f96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006f9a:	ee17 2a90 	vmov	r2, s15
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8006fa2:	4b1f      	ldr	r3, [pc, #124]	@ (8007020 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006fa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fa6:	0c1b      	lsrs	r3, r3, #16
 8006fa8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006fac:	ee07 3a90 	vmov	s15, r3
 8006fb0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fb4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006fb8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006fbc:	edd7 6a07 	vldr	s13, [r7, #28]
 8006fc0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006fc4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006fc8:	ee17 2a90 	vmov	r2, s15
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006fd0:	4b13      	ldr	r3, [pc, #76]	@ (8007020 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006fd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fd4:	0e1b      	lsrs	r3, r3, #24
 8006fd6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006fda:	ee07 3a90 	vmov	s15, r3
 8006fde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fe2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006fe6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006fea:	edd7 6a07 	vldr	s13, [r7, #28]
 8006fee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ff2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006ff6:	ee17 2a90 	vmov	r2, s15
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006ffe:	e008      	b.n	8007012 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2200      	movs	r2, #0
 8007004:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2200      	movs	r2, #0
 800700a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2200      	movs	r2, #0
 8007010:	609a      	str	r2, [r3, #8]
}
 8007012:	bf00      	nop
 8007014:	3724      	adds	r7, #36	@ 0x24
 8007016:	46bd      	mov	sp, r7
 8007018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701c:	4770      	bx	lr
 800701e:	bf00      	nop
 8007020:	58024400 	.word	0x58024400
 8007024:	03d09000 	.word	0x03d09000
 8007028:	46000000 	.word	0x46000000
 800702c:	4c742400 	.word	0x4c742400
 8007030:	4a742400 	.word	0x4a742400
 8007034:	4bbebc20 	.word	0x4bbebc20

08007038 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007038:	b480      	push	{r7}
 800703a:	b089      	sub	sp, #36	@ 0x24
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007040:	4ba1      	ldr	r3, [pc, #644]	@ (80072c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007042:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007044:	f003 0303 	and.w	r3, r3, #3
 8007048:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800704a:	4b9f      	ldr	r3, [pc, #636]	@ (80072c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800704c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800704e:	0d1b      	lsrs	r3, r3, #20
 8007050:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007054:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007056:	4b9c      	ldr	r3, [pc, #624]	@ (80072c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007058:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800705a:	0a1b      	lsrs	r3, r3, #8
 800705c:	f003 0301 	and.w	r3, r3, #1
 8007060:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8007062:	4b99      	ldr	r3, [pc, #612]	@ (80072c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007066:	08db      	lsrs	r3, r3, #3
 8007068:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800706c:	693a      	ldr	r2, [r7, #16]
 800706e:	fb02 f303 	mul.w	r3, r2, r3
 8007072:	ee07 3a90 	vmov	s15, r3
 8007076:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800707a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800707e:	697b      	ldr	r3, [r7, #20]
 8007080:	2b00      	cmp	r3, #0
 8007082:	f000 8111 	beq.w	80072a8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007086:	69bb      	ldr	r3, [r7, #24]
 8007088:	2b02      	cmp	r3, #2
 800708a:	f000 8083 	beq.w	8007194 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800708e:	69bb      	ldr	r3, [r7, #24]
 8007090:	2b02      	cmp	r3, #2
 8007092:	f200 80a1 	bhi.w	80071d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007096:	69bb      	ldr	r3, [r7, #24]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d003      	beq.n	80070a4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800709c:	69bb      	ldr	r3, [r7, #24]
 800709e:	2b01      	cmp	r3, #1
 80070a0:	d056      	beq.n	8007150 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80070a2:	e099      	b.n	80071d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80070a4:	4b88      	ldr	r3, [pc, #544]	@ (80072c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f003 0320 	and.w	r3, r3, #32
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d02d      	beq.n	800710c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80070b0:	4b85      	ldr	r3, [pc, #532]	@ (80072c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	08db      	lsrs	r3, r3, #3
 80070b6:	f003 0303 	and.w	r3, r3, #3
 80070ba:	4a84      	ldr	r2, [pc, #528]	@ (80072cc <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80070bc:	fa22 f303 	lsr.w	r3, r2, r3
 80070c0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80070c2:	68bb      	ldr	r3, [r7, #8]
 80070c4:	ee07 3a90 	vmov	s15, r3
 80070c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070cc:	697b      	ldr	r3, [r7, #20]
 80070ce:	ee07 3a90 	vmov	s15, r3
 80070d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80070da:	4b7b      	ldr	r3, [pc, #492]	@ (80072c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80070dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070e2:	ee07 3a90 	vmov	s15, r3
 80070e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80070ee:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80072d0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80070f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80070f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80070fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80070fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007102:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007106:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800710a:	e087      	b.n	800721c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800710c:	697b      	ldr	r3, [r7, #20]
 800710e:	ee07 3a90 	vmov	s15, r3
 8007112:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007116:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80072d4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800711a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800711e:	4b6a      	ldr	r3, [pc, #424]	@ (80072c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007122:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007126:	ee07 3a90 	vmov	s15, r3
 800712a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800712e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007132:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80072d0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007136:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800713a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800713e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007142:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007146:	ee67 7a27 	vmul.f32	s15, s14, s15
 800714a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800714e:	e065      	b.n	800721c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007150:	697b      	ldr	r3, [r7, #20]
 8007152:	ee07 3a90 	vmov	s15, r3
 8007156:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800715a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80072d8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800715e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007162:	4b59      	ldr	r3, [pc, #356]	@ (80072c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007166:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800716a:	ee07 3a90 	vmov	s15, r3
 800716e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007172:	ed97 6a03 	vldr	s12, [r7, #12]
 8007176:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80072d0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800717a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800717e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007182:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007186:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800718a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800718e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007192:	e043      	b.n	800721c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007194:	697b      	ldr	r3, [r7, #20]
 8007196:	ee07 3a90 	vmov	s15, r3
 800719a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800719e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80072dc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80071a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80071a6:	4b48      	ldr	r3, [pc, #288]	@ (80072c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80071a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071ae:	ee07 3a90 	vmov	s15, r3
 80071b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80071b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80071ba:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80072d0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80071be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80071c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80071c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80071ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80071ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80071d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80071d6:	e021      	b.n	800721c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80071d8:	697b      	ldr	r3, [r7, #20]
 80071da:	ee07 3a90 	vmov	s15, r3
 80071de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071e2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80072d8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80071e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80071ea:	4b37      	ldr	r3, [pc, #220]	@ (80072c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80071ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071f2:	ee07 3a90 	vmov	s15, r3
 80071f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80071fa:	ed97 6a03 	vldr	s12, [r7, #12]
 80071fe:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80072d0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007202:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007206:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800720a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800720e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007212:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007216:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800721a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800721c:	4b2a      	ldr	r3, [pc, #168]	@ (80072c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800721e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007220:	0a5b      	lsrs	r3, r3, #9
 8007222:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007226:	ee07 3a90 	vmov	s15, r3
 800722a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800722e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007232:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007236:	edd7 6a07 	vldr	s13, [r7, #28]
 800723a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800723e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007242:	ee17 2a90 	vmov	r2, s15
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800724a:	4b1f      	ldr	r3, [pc, #124]	@ (80072c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800724c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800724e:	0c1b      	lsrs	r3, r3, #16
 8007250:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007254:	ee07 3a90 	vmov	s15, r3
 8007258:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800725c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007260:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007264:	edd7 6a07 	vldr	s13, [r7, #28]
 8007268:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800726c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007270:	ee17 2a90 	vmov	r2, s15
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8007278:	4b13      	ldr	r3, [pc, #76]	@ (80072c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800727a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800727c:	0e1b      	lsrs	r3, r3, #24
 800727e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007282:	ee07 3a90 	vmov	s15, r3
 8007286:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800728a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800728e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007292:	edd7 6a07 	vldr	s13, [r7, #28]
 8007296:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800729a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800729e:	ee17 2a90 	vmov	r2, s15
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80072a6:	e008      	b.n	80072ba <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2200      	movs	r2, #0
 80072ac:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2200      	movs	r2, #0
 80072b2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2200      	movs	r2, #0
 80072b8:	609a      	str	r2, [r3, #8]
}
 80072ba:	bf00      	nop
 80072bc:	3724      	adds	r7, #36	@ 0x24
 80072be:	46bd      	mov	sp, r7
 80072c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c4:	4770      	bx	lr
 80072c6:	bf00      	nop
 80072c8:	58024400 	.word	0x58024400
 80072cc:	03d09000 	.word	0x03d09000
 80072d0:	46000000 	.word	0x46000000
 80072d4:	4c742400 	.word	0x4c742400
 80072d8:	4a742400 	.word	0x4a742400
 80072dc:	4bbebc20 	.word	0x4bbebc20

080072e0 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 80072e0:	b480      	push	{r7}
 80072e2:	b089      	sub	sp, #36	@ 0x24
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80072e8:	4ba0      	ldr	r3, [pc, #640]	@ (800756c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80072ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072ec:	f003 0303 	and.w	r3, r3, #3
 80072f0:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 80072f2:	4b9e      	ldr	r3, [pc, #632]	@ (800756c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80072f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072f6:	091b      	lsrs	r3, r3, #4
 80072f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80072fc:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80072fe:	4b9b      	ldr	r3, [pc, #620]	@ (800756c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007300:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007302:	f003 0301 	and.w	r3, r3, #1
 8007306:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8007308:	4b98      	ldr	r3, [pc, #608]	@ (800756c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800730a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800730c:	08db      	lsrs	r3, r3, #3
 800730e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007312:	693a      	ldr	r2, [r7, #16]
 8007314:	fb02 f303 	mul.w	r3, r2, r3
 8007318:	ee07 3a90 	vmov	s15, r3
 800731c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007320:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8007324:	697b      	ldr	r3, [r7, #20]
 8007326:	2b00      	cmp	r3, #0
 8007328:	f000 8111 	beq.w	800754e <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800732c:	69bb      	ldr	r3, [r7, #24]
 800732e:	2b02      	cmp	r3, #2
 8007330:	f000 8083 	beq.w	800743a <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8007334:	69bb      	ldr	r3, [r7, #24]
 8007336:	2b02      	cmp	r3, #2
 8007338:	f200 80a1 	bhi.w	800747e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800733c:	69bb      	ldr	r3, [r7, #24]
 800733e:	2b00      	cmp	r3, #0
 8007340:	d003      	beq.n	800734a <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8007342:	69bb      	ldr	r3, [r7, #24]
 8007344:	2b01      	cmp	r3, #1
 8007346:	d056      	beq.n	80073f6 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8007348:	e099      	b.n	800747e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800734a:	4b88      	ldr	r3, [pc, #544]	@ (800756c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f003 0320 	and.w	r3, r3, #32
 8007352:	2b00      	cmp	r3, #0
 8007354:	d02d      	beq.n	80073b2 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007356:	4b85      	ldr	r3, [pc, #532]	@ (800756c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	08db      	lsrs	r3, r3, #3
 800735c:	f003 0303 	and.w	r3, r3, #3
 8007360:	4a83      	ldr	r2, [pc, #524]	@ (8007570 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8007362:	fa22 f303 	lsr.w	r3, r2, r3
 8007366:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007368:	68bb      	ldr	r3, [r7, #8]
 800736a:	ee07 3a90 	vmov	s15, r3
 800736e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007372:	697b      	ldr	r3, [r7, #20]
 8007374:	ee07 3a90 	vmov	s15, r3
 8007378:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800737c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007380:	4b7a      	ldr	r3, [pc, #488]	@ (800756c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007384:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007388:	ee07 3a90 	vmov	s15, r3
 800738c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007390:	ed97 6a03 	vldr	s12, [r7, #12]
 8007394:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8007574 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007398:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800739c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80073a0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80073a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80073a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80073ac:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80073b0:	e087      	b.n	80074c2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80073b2:	697b      	ldr	r3, [r7, #20]
 80073b4:	ee07 3a90 	vmov	s15, r3
 80073b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073bc:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8007578 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80073c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80073c4:	4b69      	ldr	r3, [pc, #420]	@ (800756c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80073c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80073cc:	ee07 3a90 	vmov	s15, r3
 80073d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80073d4:	ed97 6a03 	vldr	s12, [r7, #12]
 80073d8:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8007574 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80073dc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80073e0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80073e4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80073e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80073ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80073f0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80073f4:	e065      	b.n	80074c2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80073f6:	697b      	ldr	r3, [r7, #20]
 80073f8:	ee07 3a90 	vmov	s15, r3
 80073fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007400:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800757c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8007404:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007408:	4b58      	ldr	r3, [pc, #352]	@ (800756c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800740a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800740c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007410:	ee07 3a90 	vmov	s15, r3
 8007414:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007418:	ed97 6a03 	vldr	s12, [r7, #12]
 800741c:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8007574 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007420:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007424:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007428:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800742c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007430:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007434:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007438:	e043      	b.n	80074c2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800743a:	697b      	ldr	r3, [r7, #20]
 800743c:	ee07 3a90 	vmov	s15, r3
 8007440:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007444:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8007580 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8007448:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800744c:	4b47      	ldr	r3, [pc, #284]	@ (800756c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800744e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007450:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007454:	ee07 3a90 	vmov	s15, r3
 8007458:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800745c:	ed97 6a03 	vldr	s12, [r7, #12]
 8007460:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8007574 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007464:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007468:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800746c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007470:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007474:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007478:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800747c:	e021      	b.n	80074c2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800747e:	697b      	ldr	r3, [r7, #20]
 8007480:	ee07 3a90 	vmov	s15, r3
 8007484:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007488:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8007578 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800748c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007490:	4b36      	ldr	r3, [pc, #216]	@ (800756c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007494:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007498:	ee07 3a90 	vmov	s15, r3
 800749c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80074a0:	ed97 6a03 	vldr	s12, [r7, #12]
 80074a4:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8007574 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80074a8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80074ac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80074b0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80074b4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80074b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074bc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80074c0:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 80074c2:	4b2a      	ldr	r3, [pc, #168]	@ (800756c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80074c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074c6:	0a5b      	lsrs	r3, r3, #9
 80074c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80074cc:	ee07 3a90 	vmov	s15, r3
 80074d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074d4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80074d8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80074dc:	edd7 6a07 	vldr	s13, [r7, #28]
 80074e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80074e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80074e8:	ee17 2a90 	vmov	r2, s15
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 80074f0:	4b1e      	ldr	r3, [pc, #120]	@ (800756c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80074f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074f4:	0c1b      	lsrs	r3, r3, #16
 80074f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80074fa:	ee07 3a90 	vmov	s15, r3
 80074fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007502:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007506:	ee37 7a87 	vadd.f32	s14, s15, s14
 800750a:	edd7 6a07 	vldr	s13, [r7, #28]
 800750e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007512:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007516:	ee17 2a90 	vmov	r2, s15
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800751e:	4b13      	ldr	r3, [pc, #76]	@ (800756c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007522:	0e1b      	lsrs	r3, r3, #24
 8007524:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007528:	ee07 3a90 	vmov	s15, r3
 800752c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007530:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007534:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007538:	edd7 6a07 	vldr	s13, [r7, #28]
 800753c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007540:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007544:	ee17 2a90 	vmov	r2, s15
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800754c:	e008      	b.n	8007560 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2200      	movs	r2, #0
 8007552:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2200      	movs	r2, #0
 8007558:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2200      	movs	r2, #0
 800755e:	609a      	str	r2, [r3, #8]
}
 8007560:	bf00      	nop
 8007562:	3724      	adds	r7, #36	@ 0x24
 8007564:	46bd      	mov	sp, r7
 8007566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756a:	4770      	bx	lr
 800756c:	58024400 	.word	0x58024400
 8007570:	03d09000 	.word	0x03d09000
 8007574:	46000000 	.word	0x46000000
 8007578:	4c742400 	.word	0x4c742400
 800757c:	4a742400 	.word	0x4a742400
 8007580:	4bbebc20 	.word	0x4bbebc20

08007584 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007584:	b580      	push	{r7, lr}
 8007586:	b084      	sub	sp, #16
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
 800758c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800758e:	2300      	movs	r3, #0
 8007590:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007592:	4b53      	ldr	r3, [pc, #332]	@ (80076e0 <RCCEx_PLL2_Config+0x15c>)
 8007594:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007596:	f003 0303 	and.w	r3, r3, #3
 800759a:	2b03      	cmp	r3, #3
 800759c:	d101      	bne.n	80075a2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800759e:	2301      	movs	r3, #1
 80075a0:	e099      	b.n	80076d6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80075a2:	4b4f      	ldr	r3, [pc, #316]	@ (80076e0 <RCCEx_PLL2_Config+0x15c>)
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	4a4e      	ldr	r2, [pc, #312]	@ (80076e0 <RCCEx_PLL2_Config+0x15c>)
 80075a8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80075ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80075ae:	f7f9 f90b 	bl	80007c8 <HAL_GetTick>
 80075b2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80075b4:	e008      	b.n	80075c8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80075b6:	f7f9 f907 	bl	80007c8 <HAL_GetTick>
 80075ba:	4602      	mov	r2, r0
 80075bc:	68bb      	ldr	r3, [r7, #8]
 80075be:	1ad3      	subs	r3, r2, r3
 80075c0:	2b02      	cmp	r3, #2
 80075c2:	d901      	bls.n	80075c8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80075c4:	2303      	movs	r3, #3
 80075c6:	e086      	b.n	80076d6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80075c8:	4b45      	ldr	r3, [pc, #276]	@ (80076e0 <RCCEx_PLL2_Config+0x15c>)
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d1f0      	bne.n	80075b6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80075d4:	4b42      	ldr	r3, [pc, #264]	@ (80076e0 <RCCEx_PLL2_Config+0x15c>)
 80075d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075d8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	031b      	lsls	r3, r3, #12
 80075e2:	493f      	ldr	r1, [pc, #252]	@ (80076e0 <RCCEx_PLL2_Config+0x15c>)
 80075e4:	4313      	orrs	r3, r2
 80075e6:	628b      	str	r3, [r1, #40]	@ 0x28
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	685b      	ldr	r3, [r3, #4]
 80075ec:	3b01      	subs	r3, #1
 80075ee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	689b      	ldr	r3, [r3, #8]
 80075f6:	3b01      	subs	r3, #1
 80075f8:	025b      	lsls	r3, r3, #9
 80075fa:	b29b      	uxth	r3, r3
 80075fc:	431a      	orrs	r2, r3
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	68db      	ldr	r3, [r3, #12]
 8007602:	3b01      	subs	r3, #1
 8007604:	041b      	lsls	r3, r3, #16
 8007606:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800760a:	431a      	orrs	r2, r3
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	691b      	ldr	r3, [r3, #16]
 8007610:	3b01      	subs	r3, #1
 8007612:	061b      	lsls	r3, r3, #24
 8007614:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007618:	4931      	ldr	r1, [pc, #196]	@ (80076e0 <RCCEx_PLL2_Config+0x15c>)
 800761a:	4313      	orrs	r3, r2
 800761c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800761e:	4b30      	ldr	r3, [pc, #192]	@ (80076e0 <RCCEx_PLL2_Config+0x15c>)
 8007620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007622:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	695b      	ldr	r3, [r3, #20]
 800762a:	492d      	ldr	r1, [pc, #180]	@ (80076e0 <RCCEx_PLL2_Config+0x15c>)
 800762c:	4313      	orrs	r3, r2
 800762e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007630:	4b2b      	ldr	r3, [pc, #172]	@ (80076e0 <RCCEx_PLL2_Config+0x15c>)
 8007632:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007634:	f023 0220 	bic.w	r2, r3, #32
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	699b      	ldr	r3, [r3, #24]
 800763c:	4928      	ldr	r1, [pc, #160]	@ (80076e0 <RCCEx_PLL2_Config+0x15c>)
 800763e:	4313      	orrs	r3, r2
 8007640:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007642:	4b27      	ldr	r3, [pc, #156]	@ (80076e0 <RCCEx_PLL2_Config+0x15c>)
 8007644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007646:	4a26      	ldr	r2, [pc, #152]	@ (80076e0 <RCCEx_PLL2_Config+0x15c>)
 8007648:	f023 0310 	bic.w	r3, r3, #16
 800764c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800764e:	4b24      	ldr	r3, [pc, #144]	@ (80076e0 <RCCEx_PLL2_Config+0x15c>)
 8007650:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007652:	4b24      	ldr	r3, [pc, #144]	@ (80076e4 <RCCEx_PLL2_Config+0x160>)
 8007654:	4013      	ands	r3, r2
 8007656:	687a      	ldr	r2, [r7, #4]
 8007658:	69d2      	ldr	r2, [r2, #28]
 800765a:	00d2      	lsls	r2, r2, #3
 800765c:	4920      	ldr	r1, [pc, #128]	@ (80076e0 <RCCEx_PLL2_Config+0x15c>)
 800765e:	4313      	orrs	r3, r2
 8007660:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007662:	4b1f      	ldr	r3, [pc, #124]	@ (80076e0 <RCCEx_PLL2_Config+0x15c>)
 8007664:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007666:	4a1e      	ldr	r2, [pc, #120]	@ (80076e0 <RCCEx_PLL2_Config+0x15c>)
 8007668:	f043 0310 	orr.w	r3, r3, #16
 800766c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	2b00      	cmp	r3, #0
 8007672:	d106      	bne.n	8007682 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007674:	4b1a      	ldr	r3, [pc, #104]	@ (80076e0 <RCCEx_PLL2_Config+0x15c>)
 8007676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007678:	4a19      	ldr	r2, [pc, #100]	@ (80076e0 <RCCEx_PLL2_Config+0x15c>)
 800767a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800767e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007680:	e00f      	b.n	80076a2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	2b01      	cmp	r3, #1
 8007686:	d106      	bne.n	8007696 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007688:	4b15      	ldr	r3, [pc, #84]	@ (80076e0 <RCCEx_PLL2_Config+0x15c>)
 800768a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800768c:	4a14      	ldr	r2, [pc, #80]	@ (80076e0 <RCCEx_PLL2_Config+0x15c>)
 800768e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007692:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007694:	e005      	b.n	80076a2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007696:	4b12      	ldr	r3, [pc, #72]	@ (80076e0 <RCCEx_PLL2_Config+0x15c>)
 8007698:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800769a:	4a11      	ldr	r2, [pc, #68]	@ (80076e0 <RCCEx_PLL2_Config+0x15c>)
 800769c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80076a0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80076a2:	4b0f      	ldr	r3, [pc, #60]	@ (80076e0 <RCCEx_PLL2_Config+0x15c>)
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	4a0e      	ldr	r2, [pc, #56]	@ (80076e0 <RCCEx_PLL2_Config+0x15c>)
 80076a8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80076ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80076ae:	f7f9 f88b 	bl	80007c8 <HAL_GetTick>
 80076b2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80076b4:	e008      	b.n	80076c8 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80076b6:	f7f9 f887 	bl	80007c8 <HAL_GetTick>
 80076ba:	4602      	mov	r2, r0
 80076bc:	68bb      	ldr	r3, [r7, #8]
 80076be:	1ad3      	subs	r3, r2, r3
 80076c0:	2b02      	cmp	r3, #2
 80076c2:	d901      	bls.n	80076c8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80076c4:	2303      	movs	r3, #3
 80076c6:	e006      	b.n	80076d6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80076c8:	4b05      	ldr	r3, [pc, #20]	@ (80076e0 <RCCEx_PLL2_Config+0x15c>)
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d0f0      	beq.n	80076b6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80076d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80076d6:	4618      	mov	r0, r3
 80076d8:	3710      	adds	r7, #16
 80076da:	46bd      	mov	sp, r7
 80076dc:	bd80      	pop	{r7, pc}
 80076de:	bf00      	nop
 80076e0:	58024400 	.word	0x58024400
 80076e4:	ffff0007 	.word	0xffff0007

080076e8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80076e8:	b580      	push	{r7, lr}
 80076ea:	b084      	sub	sp, #16
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
 80076f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80076f2:	2300      	movs	r3, #0
 80076f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80076f6:	4b53      	ldr	r3, [pc, #332]	@ (8007844 <RCCEx_PLL3_Config+0x15c>)
 80076f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076fa:	f003 0303 	and.w	r3, r3, #3
 80076fe:	2b03      	cmp	r3, #3
 8007700:	d101      	bne.n	8007706 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8007702:	2301      	movs	r3, #1
 8007704:	e099      	b.n	800783a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007706:	4b4f      	ldr	r3, [pc, #316]	@ (8007844 <RCCEx_PLL3_Config+0x15c>)
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	4a4e      	ldr	r2, [pc, #312]	@ (8007844 <RCCEx_PLL3_Config+0x15c>)
 800770c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007710:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007712:	f7f9 f859 	bl	80007c8 <HAL_GetTick>
 8007716:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007718:	e008      	b.n	800772c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800771a:	f7f9 f855 	bl	80007c8 <HAL_GetTick>
 800771e:	4602      	mov	r2, r0
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	1ad3      	subs	r3, r2, r3
 8007724:	2b02      	cmp	r3, #2
 8007726:	d901      	bls.n	800772c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007728:	2303      	movs	r3, #3
 800772a:	e086      	b.n	800783a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800772c:	4b45      	ldr	r3, [pc, #276]	@ (8007844 <RCCEx_PLL3_Config+0x15c>)
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007734:	2b00      	cmp	r3, #0
 8007736:	d1f0      	bne.n	800771a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007738:	4b42      	ldr	r3, [pc, #264]	@ (8007844 <RCCEx_PLL3_Config+0x15c>)
 800773a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800773c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	051b      	lsls	r3, r3, #20
 8007746:	493f      	ldr	r1, [pc, #252]	@ (8007844 <RCCEx_PLL3_Config+0x15c>)
 8007748:	4313      	orrs	r3, r2
 800774a:	628b      	str	r3, [r1, #40]	@ 0x28
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	685b      	ldr	r3, [r3, #4]
 8007750:	3b01      	subs	r3, #1
 8007752:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	689b      	ldr	r3, [r3, #8]
 800775a:	3b01      	subs	r3, #1
 800775c:	025b      	lsls	r3, r3, #9
 800775e:	b29b      	uxth	r3, r3
 8007760:	431a      	orrs	r2, r3
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	68db      	ldr	r3, [r3, #12]
 8007766:	3b01      	subs	r3, #1
 8007768:	041b      	lsls	r3, r3, #16
 800776a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800776e:	431a      	orrs	r2, r3
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	691b      	ldr	r3, [r3, #16]
 8007774:	3b01      	subs	r3, #1
 8007776:	061b      	lsls	r3, r3, #24
 8007778:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800777c:	4931      	ldr	r1, [pc, #196]	@ (8007844 <RCCEx_PLL3_Config+0x15c>)
 800777e:	4313      	orrs	r3, r2
 8007780:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007782:	4b30      	ldr	r3, [pc, #192]	@ (8007844 <RCCEx_PLL3_Config+0x15c>)
 8007784:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007786:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	695b      	ldr	r3, [r3, #20]
 800778e:	492d      	ldr	r1, [pc, #180]	@ (8007844 <RCCEx_PLL3_Config+0x15c>)
 8007790:	4313      	orrs	r3, r2
 8007792:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007794:	4b2b      	ldr	r3, [pc, #172]	@ (8007844 <RCCEx_PLL3_Config+0x15c>)
 8007796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007798:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	699b      	ldr	r3, [r3, #24]
 80077a0:	4928      	ldr	r1, [pc, #160]	@ (8007844 <RCCEx_PLL3_Config+0x15c>)
 80077a2:	4313      	orrs	r3, r2
 80077a4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80077a6:	4b27      	ldr	r3, [pc, #156]	@ (8007844 <RCCEx_PLL3_Config+0x15c>)
 80077a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077aa:	4a26      	ldr	r2, [pc, #152]	@ (8007844 <RCCEx_PLL3_Config+0x15c>)
 80077ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80077b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80077b2:	4b24      	ldr	r3, [pc, #144]	@ (8007844 <RCCEx_PLL3_Config+0x15c>)
 80077b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80077b6:	4b24      	ldr	r3, [pc, #144]	@ (8007848 <RCCEx_PLL3_Config+0x160>)
 80077b8:	4013      	ands	r3, r2
 80077ba:	687a      	ldr	r2, [r7, #4]
 80077bc:	69d2      	ldr	r2, [r2, #28]
 80077be:	00d2      	lsls	r2, r2, #3
 80077c0:	4920      	ldr	r1, [pc, #128]	@ (8007844 <RCCEx_PLL3_Config+0x15c>)
 80077c2:	4313      	orrs	r3, r2
 80077c4:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80077c6:	4b1f      	ldr	r3, [pc, #124]	@ (8007844 <RCCEx_PLL3_Config+0x15c>)
 80077c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077ca:	4a1e      	ldr	r2, [pc, #120]	@ (8007844 <RCCEx_PLL3_Config+0x15c>)
 80077cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80077d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80077d2:	683b      	ldr	r3, [r7, #0]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d106      	bne.n	80077e6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80077d8:	4b1a      	ldr	r3, [pc, #104]	@ (8007844 <RCCEx_PLL3_Config+0x15c>)
 80077da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077dc:	4a19      	ldr	r2, [pc, #100]	@ (8007844 <RCCEx_PLL3_Config+0x15c>)
 80077de:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80077e2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80077e4:	e00f      	b.n	8007806 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80077e6:	683b      	ldr	r3, [r7, #0]
 80077e8:	2b01      	cmp	r3, #1
 80077ea:	d106      	bne.n	80077fa <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80077ec:	4b15      	ldr	r3, [pc, #84]	@ (8007844 <RCCEx_PLL3_Config+0x15c>)
 80077ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077f0:	4a14      	ldr	r2, [pc, #80]	@ (8007844 <RCCEx_PLL3_Config+0x15c>)
 80077f2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80077f6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80077f8:	e005      	b.n	8007806 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80077fa:	4b12      	ldr	r3, [pc, #72]	@ (8007844 <RCCEx_PLL3_Config+0x15c>)
 80077fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077fe:	4a11      	ldr	r2, [pc, #68]	@ (8007844 <RCCEx_PLL3_Config+0x15c>)
 8007800:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007804:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8007806:	4b0f      	ldr	r3, [pc, #60]	@ (8007844 <RCCEx_PLL3_Config+0x15c>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	4a0e      	ldr	r2, [pc, #56]	@ (8007844 <RCCEx_PLL3_Config+0x15c>)
 800780c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007810:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007812:	f7f8 ffd9 	bl	80007c8 <HAL_GetTick>
 8007816:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007818:	e008      	b.n	800782c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800781a:	f7f8 ffd5 	bl	80007c8 <HAL_GetTick>
 800781e:	4602      	mov	r2, r0
 8007820:	68bb      	ldr	r3, [r7, #8]
 8007822:	1ad3      	subs	r3, r2, r3
 8007824:	2b02      	cmp	r3, #2
 8007826:	d901      	bls.n	800782c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007828:	2303      	movs	r3, #3
 800782a:	e006      	b.n	800783a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800782c:	4b05      	ldr	r3, [pc, #20]	@ (8007844 <RCCEx_PLL3_Config+0x15c>)
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007834:	2b00      	cmp	r3, #0
 8007836:	d0f0      	beq.n	800781a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007838:	7bfb      	ldrb	r3, [r7, #15]
}
 800783a:	4618      	mov	r0, r3
 800783c:	3710      	adds	r7, #16
 800783e:	46bd      	mov	sp, r7
 8007840:	bd80      	pop	{r7, pc}
 8007842:	bf00      	nop
 8007844:	58024400 	.word	0x58024400
 8007848:	ffff0007 	.word	0xffff0007

0800784c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b08a      	sub	sp, #40	@ 0x28
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2b00      	cmp	r3, #0
 8007858:	d101      	bne.n	800785e <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800785a:	2301      	movs	r3, #1
 800785c:	e28e      	b.n	8007d7c <HAL_SAI_Init+0x530>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X)
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 800785e:	f7f8 ffe3 	bl	8000828 <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007868:	2b01      	cmp	r3, #1
 800786a:	d113      	bne.n	8007894 <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	4a96      	ldr	r2, [pc, #600]	@ (8007acc <HAL_SAI_Init+0x280>)
 8007872:	4293      	cmp	r3, r2
 8007874:	d004      	beq.n	8007880 <HAL_SAI_Init+0x34>
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	4a95      	ldr	r2, [pc, #596]	@ (8007ad0 <HAL_SAI_Init+0x284>)
 800787c:	4293      	cmp	r3, r2
 800787e:	d107      	bne.n	8007890 <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8007884:	2b01      	cmp	r3, #1
 8007886:	d103      	bne.n	8007890 <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800788c:	2b00      	cmp	r3, #0
 800788e:	d001      	beq.n	8007894 <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 8007890:	2301      	movs	r3, #1
 8007892:	e273      	b.n	8007d7c <HAL_SAI_Init+0x530>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	4a8c      	ldr	r2, [pc, #560]	@ (8007acc <HAL_SAI_Init+0x280>)
 800789a:	4293      	cmp	r3, r2
 800789c:	d004      	beq.n	80078a8 <HAL_SAI_Init+0x5c>
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	4a8c      	ldr	r2, [pc, #560]	@ (8007ad4 <HAL_SAI_Init+0x288>)
 80078a4:	4293      	cmp	r3, r2
 80078a6:	d102      	bne.n	80078ae <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 80078a8:	4b8b      	ldr	r3, [pc, #556]	@ (8007ad8 <HAL_SAI_Init+0x28c>)
 80078aa:	61bb      	str	r3, [r7, #24]
 80078ac:	e028      	b.n	8007900 <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	4a8a      	ldr	r2, [pc, #552]	@ (8007adc <HAL_SAI_Init+0x290>)
 80078b4:	4293      	cmp	r3, r2
 80078b6:	d004      	beq.n	80078c2 <HAL_SAI_Init+0x76>
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	4a88      	ldr	r2, [pc, #544]	@ (8007ae0 <HAL_SAI_Init+0x294>)
 80078be:	4293      	cmp	r3, r2
 80078c0:	d102      	bne.n	80078c8 <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 80078c2:	4b88      	ldr	r3, [pc, #544]	@ (8007ae4 <HAL_SAI_Init+0x298>)
 80078c4:	61bb      	str	r3, [r7, #24]
 80078c6:	e01b      	b.n	8007900 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	4a86      	ldr	r2, [pc, #536]	@ (8007ae8 <HAL_SAI_Init+0x29c>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d004      	beq.n	80078dc <HAL_SAI_Init+0x90>
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	4a85      	ldr	r2, [pc, #532]	@ (8007aec <HAL_SAI_Init+0x2a0>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d102      	bne.n	80078e2 <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 80078dc:	4b84      	ldr	r3, [pc, #528]	@ (8007af0 <HAL_SAI_Init+0x2a4>)
 80078de:	61bb      	str	r3, [r7, #24]
 80078e0:	e00e      	b.n	8007900 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	4a7a      	ldr	r2, [pc, #488]	@ (8007ad0 <HAL_SAI_Init+0x284>)
 80078e8:	4293      	cmp	r3, r2
 80078ea:	d004      	beq.n	80078f6 <HAL_SAI_Init+0xaa>
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	4a80      	ldr	r2, [pc, #512]	@ (8007af4 <HAL_SAI_Init+0x2a8>)
 80078f2:	4293      	cmp	r3, r2
 80078f4:	d102      	bne.n	80078fc <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 80078f6:	4b80      	ldr	r3, [pc, #512]	@ (8007af8 <HAL_SAI_Init+0x2ac>)
 80078f8:	61bb      	str	r3, [r7, #24]
 80078fa:	e001      	b.n	8007900 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 80078fc:	2301      	movs	r3, #1
 80078fe:	e23d      	b.n	8007d7c <HAL_SAI_Init+0x530>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8007906:	b2db      	uxtb	r3, r3
 8007908:	2b00      	cmp	r3, #0
 800790a:	d106      	bne.n	800791a <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2200      	movs	r2, #0
 8007910:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8007914:	6878      	ldr	r0, [r7, #4]
 8007916:	f002 fc0b 	bl	800a130 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 800791a:	6878      	ldr	r0, [r7, #4]
 800791c:	f000 fd8c 	bl	8008438 <SAI_Disable>
 8007920:	4603      	mov	r3, r0
 8007922:	2b00      	cmp	r3, #0
 8007924:	d001      	beq.n	800792a <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 8007926:	2301      	movs	r3, #1
 8007928:	e228      	b.n	8007d7c <HAL_SAI_Init+0x530>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2202      	movs	r2, #2
 800792e:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	68db      	ldr	r3, [r3, #12]
 8007936:	2b02      	cmp	r3, #2
 8007938:	d00c      	beq.n	8007954 <HAL_SAI_Init+0x108>
 800793a:	2b02      	cmp	r3, #2
 800793c:	d80d      	bhi.n	800795a <HAL_SAI_Init+0x10e>
 800793e:	2b00      	cmp	r3, #0
 8007940:	d002      	beq.n	8007948 <HAL_SAI_Init+0xfc>
 8007942:	2b01      	cmp	r3, #1
 8007944:	d003      	beq.n	800794e <HAL_SAI_Init+0x102>
 8007946:	e008      	b.n	800795a <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8007948:	2300      	movs	r3, #0
 800794a:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800794c:	e008      	b.n	8007960 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800794e:	2310      	movs	r3, #16
 8007950:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8007952:	e005      	b.n	8007960 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8007954:	2320      	movs	r3, #32
 8007956:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8007958:	e002      	b.n	8007960 <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 800795a:	2300      	movs	r3, #0
 800795c:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800795e:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	689b      	ldr	r3, [r3, #8]
 8007964:	2b05      	cmp	r3, #5
 8007966:	d832      	bhi.n	80079ce <HAL_SAI_Init+0x182>
 8007968:	a201      	add	r2, pc, #4	@ (adr r2, 8007970 <HAL_SAI_Init+0x124>)
 800796a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800796e:	bf00      	nop
 8007970:	08007989 	.word	0x08007989
 8007974:	0800798f 	.word	0x0800798f
 8007978:	08007997 	.word	0x08007997
 800797c:	0800799f 	.word	0x0800799f
 8007980:	080079af 	.word	0x080079af
 8007984:	080079bf 	.word	0x080079bf
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8007988:	2300      	movs	r3, #0
 800798a:	61fb      	str	r3, [r7, #28]
      break;
 800798c:	e022      	b.n	80079d4 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800798e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007992:	61fb      	str	r3, [r7, #28]
      break;
 8007994:	e01e      	b.n	80079d4 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8007996:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800799a:	61fb      	str	r3, [r7, #28]
      break;
 800799c:	e01a      	b.n	80079d4 <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800799e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80079a2:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 80079a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079a6:	f043 0301 	orr.w	r3, r3, #1
 80079aa:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80079ac:	e012      	b.n	80079d4 <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80079ae:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80079b2:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 80079b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079b6:	f043 0302 	orr.w	r3, r3, #2
 80079ba:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80079bc:	e00a      	b.n	80079d4 <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80079be:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80079c2:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 80079c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079c6:	f043 0303 	orr.w	r3, r3, #3
 80079ca:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80079cc:	e002      	b.n	80079d4 <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 80079ce:	2300      	movs	r3, #0
 80079d0:	61fb      	str	r3, [r7, #28]
      break;
 80079d2:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 80079d4:	69bb      	ldr	r3, [r7, #24]
 80079d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80079d8:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	6a1b      	ldr	r3, [r3, #32]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	f000 80c5 	beq.w	8007b6e <HAL_SAI_Init+0x322>
  {
    uint32_t freq = 0;
 80079e4:	2300      	movs	r3, #0
 80079e6:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	4a37      	ldr	r2, [pc, #220]	@ (8007acc <HAL_SAI_Init+0x280>)
 80079ee:	4293      	cmp	r3, r2
 80079f0:	d004      	beq.n	80079fc <HAL_SAI_Init+0x1b0>
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	4a37      	ldr	r2, [pc, #220]	@ (8007ad4 <HAL_SAI_Init+0x288>)
 80079f8:	4293      	cmp	r3, r2
 80079fa:	d106      	bne.n	8007a0a <HAL_SAI_Init+0x1be>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 80079fc:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8007a00:	f04f 0100 	mov.w	r1, #0
 8007a04:	f7fe fc2e 	bl	8006264 <HAL_RCCEx_GetPeriphCLKFreq>
 8007a08:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	4a33      	ldr	r2, [pc, #204]	@ (8007adc <HAL_SAI_Init+0x290>)
 8007a10:	4293      	cmp	r3, r2
 8007a12:	d004      	beq.n	8007a1e <HAL_SAI_Init+0x1d2>
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	4a31      	ldr	r2, [pc, #196]	@ (8007ae0 <HAL_SAI_Init+0x294>)
 8007a1a:	4293      	cmp	r3, r2
 8007a1c:	d106      	bne.n	8007a2c <HAL_SAI_Init+0x1e0>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8007a1e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8007a22:	f04f 0100 	mov.w	r1, #0
 8007a26:	f7fe fc1d 	bl	8006264 <HAL_RCCEx_GetPeriphCLKFreq>
 8007a2a:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	4a2d      	ldr	r2, [pc, #180]	@ (8007ae8 <HAL_SAI_Init+0x29c>)
 8007a32:	4293      	cmp	r3, r2
 8007a34:	d004      	beq.n	8007a40 <HAL_SAI_Init+0x1f4>
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	4a2c      	ldr	r2, [pc, #176]	@ (8007aec <HAL_SAI_Init+0x2a0>)
 8007a3c:	4293      	cmp	r3, r2
 8007a3e:	d106      	bne.n	8007a4e <HAL_SAI_Init+0x202>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 8007a40:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8007a44:	f04f 0100 	mov.w	r1, #0
 8007a48:	f7fe fc0c 	bl	8006264 <HAL_RCCEx_GetPeriphCLKFreq>
 8007a4c:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	4a1f      	ldr	r2, [pc, #124]	@ (8007ad0 <HAL_SAI_Init+0x284>)
 8007a54:	4293      	cmp	r3, r2
 8007a56:	d106      	bne.n	8007a66 <HAL_SAI_Init+0x21a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 8007a58:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8007a5c:	f04f 0100 	mov.w	r1, #0
 8007a60:	f7fe fc00 	bl	8006264 <HAL_RCCEx_GetPeriphCLKFreq>
 8007a64:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	4a22      	ldr	r2, [pc, #136]	@ (8007af4 <HAL_SAI_Init+0x2a8>)
 8007a6c:	4293      	cmp	r3, r2
 8007a6e:	d106      	bne.n	8007a7e <HAL_SAI_Init+0x232>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 8007a70:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8007a74:	f04f 0100 	mov.w	r1, #0
 8007a78:	f7fe fbf4 	bl	8006264 <HAL_RCCEx_GetPeriphCLKFreq>
 8007a7c:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	699b      	ldr	r3, [r3, #24]
 8007a82:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007a86:	d139      	bne.n	8007afc <HAL_SAI_Init+0x2b0>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a8c:	2b04      	cmp	r3, #4
 8007a8e:	d102      	bne.n	8007a96 <HAL_SAI_Init+0x24a>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 8007a90:	2340      	movs	r3, #64	@ 0x40
 8007a92:	60fb      	str	r3, [r7, #12]
 8007a94:	e00a      	b.n	8007aac <HAL_SAI_Init+0x260>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a9a:	2b08      	cmp	r3, #8
 8007a9c:	d103      	bne.n	8007aa6 <HAL_SAI_Init+0x25a>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 8007a9e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007aa2:	60fb      	str	r3, [r7, #12]
 8007aa4:	e002      	b.n	8007aac <HAL_SAI_Init+0x260>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007aaa:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 8007aac:	697a      	ldr	r2, [r7, #20]
 8007aae:	4613      	mov	r3, r2
 8007ab0:	009b      	lsls	r3, r3, #2
 8007ab2:	4413      	add	r3, r2
 8007ab4:	005b      	lsls	r3, r3, #1
 8007ab6:	4619      	mov	r1, r3
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	6a1b      	ldr	r3, [r3, #32]
 8007abc:	68fa      	ldr	r2, [r7, #12]
 8007abe:	fb02 f303 	mul.w	r3, r2, r3
 8007ac2:	fbb1 f3f3 	udiv	r3, r1, r3
 8007ac6:	613b      	str	r3, [r7, #16]
 8007ac8:	e030      	b.n	8007b2c <HAL_SAI_Init+0x2e0>
 8007aca:	bf00      	nop
 8007acc:	40015804 	.word	0x40015804
 8007ad0:	58005404 	.word	0x58005404
 8007ad4:	40015824 	.word	0x40015824
 8007ad8:	40015800 	.word	0x40015800
 8007adc:	40015c04 	.word	0x40015c04
 8007ae0:	40015c24 	.word	0x40015c24
 8007ae4:	40015c00 	.word	0x40015c00
 8007ae8:	40016004 	.word	0x40016004
 8007aec:	40016024 	.word	0x40016024
 8007af0:	40016000 	.word	0x40016000
 8007af4:	58005424 	.word	0x58005424
 8007af8:	58005400 	.word	0x58005400
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b00:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007b04:	d101      	bne.n	8007b0a <HAL_SAI_Init+0x2be>
 8007b06:	2302      	movs	r3, #2
 8007b08:	e000      	b.n	8007b0c <HAL_SAI_Init+0x2c0>
 8007b0a:	2301      	movs	r3, #1
 8007b0c:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8007b0e:	697a      	ldr	r2, [r7, #20]
 8007b10:	4613      	mov	r3, r2
 8007b12:	009b      	lsls	r3, r3, #2
 8007b14:	4413      	add	r3, r2
 8007b16:	005b      	lsls	r3, r3, #1
 8007b18:	4619      	mov	r1, r3
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6a1b      	ldr	r3, [r3, #32]
 8007b1e:	68ba      	ldr	r2, [r7, #8]
 8007b20:	fb02 f303 	mul.w	r3, r2, r3
 8007b24:	021b      	lsls	r3, r3, #8
 8007b26:	fbb1 f3f3 	udiv	r3, r1, r3
 8007b2a:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 8007b2c:	693b      	ldr	r3, [r7, #16]
 8007b2e:	4a95      	ldr	r2, [pc, #596]	@ (8007d84 <HAL_SAI_Init+0x538>)
 8007b30:	fba2 2303 	umull	r2, r3, r2, r3
 8007b34:	08da      	lsrs	r2, r3, #3
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8007b3a:	6939      	ldr	r1, [r7, #16]
 8007b3c:	4b91      	ldr	r3, [pc, #580]	@ (8007d84 <HAL_SAI_Init+0x538>)
 8007b3e:	fba3 2301 	umull	r2, r3, r3, r1
 8007b42:	08da      	lsrs	r2, r3, #3
 8007b44:	4613      	mov	r3, r2
 8007b46:	009b      	lsls	r3, r3, #2
 8007b48:	4413      	add	r3, r2
 8007b4a:	005b      	lsls	r3, r3, #1
 8007b4c:	1aca      	subs	r2, r1, r3
 8007b4e:	2a08      	cmp	r2, #8
 8007b50:	d904      	bls.n	8007b5c <HAL_SAI_Init+0x310>
    {
      hsai->Init.Mckdiv += 1U;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b56:	1c5a      	adds	r2, r3, #1
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b60:	2b04      	cmp	r3, #4
 8007b62:	d104      	bne.n	8007b6e <HAL_SAI_Init+0x322>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b68:	085a      	lsrs	r2, r3, #1
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	685b      	ldr	r3, [r3, #4]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d003      	beq.n	8007b7e <HAL_SAI_Init+0x332>
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	685b      	ldr	r3, [r3, #4]
 8007b7a:	2b02      	cmp	r3, #2
 8007b7c:	d109      	bne.n	8007b92 <HAL_SAI_Init+0x346>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b82:	2b01      	cmp	r3, #1
 8007b84:	d101      	bne.n	8007b8a <HAL_SAI_Init+0x33e>
 8007b86:	2300      	movs	r3, #0
 8007b88:	e001      	b.n	8007b8e <HAL_SAI_Init+0x342>
 8007b8a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007b8e:	623b      	str	r3, [r7, #32]
 8007b90:	e008      	b.n	8007ba4 <HAL_SAI_Init+0x358>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b96:	2b01      	cmp	r3, #1
 8007b98:	d102      	bne.n	8007ba0 <HAL_SAI_Init+0x354>
 8007b9a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007b9e:	e000      	b.n	8007ba2 <HAL_SAI_Init+0x356>
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 8007ba4:	f7f8 fe40 	bl	8000828 <HAL_GetREVID>
 8007ba8:	4603      	mov	r3, r0
 8007baa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007bae:	d331      	bcc.n	8007c14 <HAL_SAI_Init+0x3c8>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	6819      	ldr	r1, [r3, #0]
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681a      	ldr	r2, [r3, #0]
 8007bba:	4b73      	ldr	r3, [pc, #460]	@ (8007d88 <HAL_SAI_Init+0x53c>)
 8007bbc:	400b      	ands	r3, r1
 8007bbe:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	6819      	ldr	r1, [r3, #0]
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	685a      	ldr	r2, [r3, #4]
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007bce:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007bd4:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007bda:	431a      	orrs	r2, r3
 8007bdc:	6a3b      	ldr	r3, [r7, #32]
 8007bde:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 8007be0:	69fb      	ldr	r3, [r7, #28]
 8007be2:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 8007be8:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	695b      	ldr	r3, [r3, #20]
 8007bee:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007bf4:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bfa:	051b      	lsls	r3, r3, #20
 8007bfc:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8007c02:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	691b      	ldr	r3, [r3, #16]
 8007c08:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	430a      	orrs	r2, r1
 8007c10:	601a      	str	r2, [r3, #0]
 8007c12:	e02d      	b.n	8007c70 <HAL_SAI_Init+0x424>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	6819      	ldr	r1, [r3, #0]
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681a      	ldr	r2, [r3, #0]
 8007c1e:	4b5b      	ldr	r3, [pc, #364]	@ (8007d8c <HAL_SAI_Init+0x540>)
 8007c20:	400b      	ands	r3, r1
 8007c22:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	6819      	ldr	r1, [r3, #0]
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	685a      	ldr	r2, [r3, #4]
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c32:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007c38:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c3e:	431a      	orrs	r2, r3
 8007c40:	6a3b      	ldr	r3, [r7, #32]
 8007c42:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 8007c44:	69fb      	ldr	r3, [r7, #28]
 8007c46:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 8007c4c:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	695b      	ldr	r3, [r3, #20]
 8007c52:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007c58:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c5e:	051b      	lsls	r3, r3, #20
 8007c60:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8007c66:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	430a      	orrs	r2, r1
 8007c6e:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	6859      	ldr	r1, [r3, #4]
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681a      	ldr	r2, [r3, #0]
 8007c7a:	4b45      	ldr	r3, [pc, #276]	@ (8007d90 <HAL_SAI_Init+0x544>)
 8007c7c:	400b      	ands	r3, r1
 8007c7e:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	6859      	ldr	r1, [r3, #4]
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	69da      	ldr	r2, [r3, #28]
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c8e:	431a      	orrs	r2, r3
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c94:	431a      	orrs	r2, r3
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	430a      	orrs	r2, r1
 8007c9c:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	6899      	ldr	r1, [r3, #8]
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681a      	ldr	r2, [r3, #0]
 8007ca8:	4b3a      	ldr	r3, [pc, #232]	@ (8007d94 <HAL_SAI_Init+0x548>)
 8007caa:	400b      	ands	r3, r1
 8007cac:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	6899      	ldr	r1, [r3, #8]
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007cb8:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8007cbe:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 8007cc4:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 8007cca:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007cd0:	3b01      	subs	r3, #1
 8007cd2:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8007cd4:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	430a      	orrs	r2, r1
 8007cdc:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	68d9      	ldr	r1, [r3, #12]
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681a      	ldr	r2, [r3, #0]
 8007ce8:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8007cec:	400b      	ands	r3, r1
 8007cee:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	68d9      	ldr	r1, [r3, #12]
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007cfe:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d04:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8007d06:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d0c:	3b01      	subs	r3, #1
 8007d0e:	021b      	lsls	r3, r3, #8
 8007d10:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	430a      	orrs	r2, r1
 8007d18:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	4a1e      	ldr	r2, [pc, #120]	@ (8007d98 <HAL_SAI_Init+0x54c>)
 8007d20:	4293      	cmp	r3, r2
 8007d22:	d004      	beq.n	8007d2e <HAL_SAI_Init+0x4e2>
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	4a1c      	ldr	r2, [pc, #112]	@ (8007d9c <HAL_SAI_Init+0x550>)
 8007d2a:	4293      	cmp	r3, r2
 8007d2c:	d119      	bne.n	8007d62 <HAL_SAI_Init+0x516>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 8007d2e:	69bb      	ldr	r3, [r7, #24]
 8007d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d32:	f023 0201 	bic.w	r2, r3, #1
 8007d36:	69bb      	ldr	r3, [r7, #24]
 8007d38:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007d40:	2b01      	cmp	r3, #1
 8007d42:	d10e      	bne.n	8007d62 <HAL_SAI_Init+0x516>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d4c:	3b01      	subs	r3, #1
 8007d4e:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8007d50:	431a      	orrs	r2, r3
 8007d52:	69bb      	ldr	r3, [r7, #24]
 8007d54:	645a      	str	r2, [r3, #68]	@ 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 8007d56:	69bb      	ldr	r3, [r7, #24]
 8007d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d5a:	f043 0201 	orr.w	r2, r3, #1
 8007d5e:	69bb      	ldr	r3, [r7, #24]
 8007d60:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2200      	movs	r2, #0
 8007d66:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2201      	movs	r2, #1
 8007d6e:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	2200      	movs	r2, #0
 8007d76:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 8007d7a:	2300      	movs	r3, #0
}
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	3728      	adds	r7, #40	@ 0x28
 8007d80:	46bd      	mov	sp, r7
 8007d82:	bd80      	pop	{r7, pc}
 8007d84:	cccccccd 	.word	0xcccccccd
 8007d88:	f005c010 	.word	0xf005c010
 8007d8c:	f805c010 	.word	0xf805c010
 8007d90:	ffff1ff0 	.word	0xffff1ff0
 8007d94:	fff88000 	.word	0xfff88000
 8007d98:	40015804 	.word	0x40015804
 8007d9c:	58005404 	.word	0x58005404

08007da0 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b084      	sub	sp, #16
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007da8:	2300      	movs	r3, #0
 8007daa:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 8007db2:	2b01      	cmp	r3, #1
 8007db4:	d101      	bne.n	8007dba <HAL_SAI_Abort+0x1a>
 8007db6:	2302      	movs	r3, #2
 8007db8:	e07d      	b.n	8007eb6 <HAL_SAI_Abort+0x116>
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	2201      	movs	r2, #1
 8007dbe:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8007dc2:	6878      	ldr	r0, [r7, #4]
 8007dc4:	f000 fb38 	bl	8008438 <SAI_Disable>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d001      	beq.n	8007dd2 <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 8007dce:	2301      	movs	r3, #1
 8007dd0:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ddc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007de0:	d14f      	bne.n	8007e82 <HAL_SAI_Abort+0xe2>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	681a      	ldr	r2, [r3, #0]
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8007df0:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX)&& (hsai->hdmatx != NULL))
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8007df8:	b2db      	uxtb	r3, r3
 8007dfa:	2b12      	cmp	r3, #18
 8007dfc:	d11d      	bne.n	8007e3a <HAL_SAI_Abort+0x9a>
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d018      	beq.n	8007e3a <HAL_SAI_Abort+0x9a>
    {
      if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e0e:	4618      	mov	r0, r3
 8007e10:	f7f9 fc64 	bl	80016dc <HAL_DMA_Abort>
 8007e14:	4603      	mov	r3, r0
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d00f      	beq.n	8007e3a <HAL_SAI_Abort+0x9a>
      {
        /* If the DMA Tx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e22:	2b80      	cmp	r3, #128	@ 0x80
 8007e24:	d009      	beq.n	8007e3a <HAL_SAI_Abort+0x9a>
        {
          status = HAL_ERROR;
 8007e26:	2301      	movs	r3, #1
 8007e28:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e30:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        }
      }
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8007e40:	b2db      	uxtb	r3, r3
 8007e42:	2b22      	cmp	r3, #34	@ 0x22
 8007e44:	d11d      	bne.n	8007e82 <HAL_SAI_Abort+0xe2>
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d018      	beq.n	8007e82 <HAL_SAI_Abort+0xe2>
    {
      if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007e56:	4618      	mov	r0, r3
 8007e58:	f7f9 fc40 	bl	80016dc <HAL_DMA_Abort>
 8007e5c:	4603      	mov	r3, r0
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d00f      	beq.n	8007e82 <HAL_SAI_Abort+0xe2>
      {
        /* If the DMA Rx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007e68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e6a:	2b80      	cmp	r3, #128	@ 0x80
 8007e6c:	d009      	beq.n	8007e82 <HAL_SAI_Abort+0xe2>
        {
          status = HAL_ERROR;
 8007e6e:	2301      	movs	r3, #1
 8007e70:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e78:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      }
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	2200      	movs	r2, #0
 8007e88:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f04f 32ff 	mov.w	r2, #4294967295
 8007e92:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	685a      	ldr	r2, [r3, #4]
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f042 0208 	orr.w	r2, r2, #8
 8007ea2:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2201      	movs	r2, #1
 8007ea8:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return status;
 8007eb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	3710      	adds	r7, #16
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	bd80      	pop	{r7, pc}
	...

08007ec0 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b086      	sub	sp, #24
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	60f8      	str	r0, [r7, #12]
 8007ec8:	60b9      	str	r1, [r7, #8]
 8007eca:	4613      	mov	r3, r2
 8007ecc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8007ece:	f7f8 fc7b 	bl	80007c8 <HAL_GetTick>
 8007ed2:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d002      	beq.n	8007ee0 <HAL_SAI_Transmit_DMA+0x20>
 8007eda:	88fb      	ldrh	r3, [r7, #6]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d101      	bne.n	8007ee4 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8007ee0:	2301      	movs	r3, #1
 8007ee2:	e098      	b.n	8008016 <HAL_SAI_Transmit_DMA+0x156>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8007eea:	b2db      	uxtb	r3, r3
 8007eec:	2b01      	cmp	r3, #1
 8007eee:	f040 8091 	bne.w	8008014 <HAL_SAI_Transmit_DMA+0x154>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 8007ef8:	2b01      	cmp	r3, #1
 8007efa:	d101      	bne.n	8007f00 <HAL_SAI_Transmit_DMA+0x40>
 8007efc:	2302      	movs	r3, #2
 8007efe:	e08a      	b.n	8008016 <HAL_SAI_Transmit_DMA+0x156>
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	2201      	movs	r2, #1
 8007f04:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    hsai->pBuffPtr = pData;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	68ba      	ldr	r2, [r7, #8]
 8007f0c:	679a      	str	r2, [r3, #120]	@ 0x78
    hsai->XferSize = Size;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	88fa      	ldrh	r2, [r7, #6]
 8007f12:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
    hsai->XferCount = Size;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	88fa      	ldrh	r2, [r7, #6]
 8007f1a:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	2200      	movs	r2, #0
 8007f22:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	2212      	movs	r2, #18
 8007f2a:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007f34:	4a3a      	ldr	r2, [pc, #232]	@ (8008020 <HAL_SAI_Transmit_DMA+0x160>)
 8007f36:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007f3e:	4a39      	ldr	r2, [pc, #228]	@ (8008024 <HAL_SAI_Transmit_DMA+0x164>)
 8007f40:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007f48:	4a37      	ldr	r2, [pc, #220]	@ (8008028 <HAL_SAI_Transmit_DMA+0x168>)
 8007f4a:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007f52:	2200      	movs	r2, #0
 8007f54:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007f60:	4619      	mov	r1, r3
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	331c      	adds	r3, #28
 8007f68:	461a      	mov	r2, r3
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 8007f70:	f7f9 f94a 	bl	8001208 <HAL_DMA_Start_IT>
 8007f74:	4603      	mov	r3, r0
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d005      	beq.n	8007f86 <HAL_SAI_Transmit_DMA+0xc6>
    {
      __HAL_UNLOCK(hsai);
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      return  HAL_ERROR;
 8007f82:	2301      	movs	r3, #1
 8007f84:	e047      	b.n	8008016 <HAL_SAI_Transmit_DMA+0x156>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8007f86:	2100      	movs	r1, #0
 8007f88:	68f8      	ldr	r0, [r7, #12]
 8007f8a:	f000 fa1e 	bl	80083ca <SAI_InterruptFlag>
 8007f8e:	4601      	mov	r1, r0
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	691a      	ldr	r2, [r3, #16]
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	430a      	orrs	r2, r1
 8007f9c:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	681a      	ldr	r2, [r3, #0]
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8007fac:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8007fae:	e015      	b.n	8007fdc <HAL_SAI_Transmit_DMA+0x11c>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 8007fb0:	f7f8 fc0a 	bl	80007c8 <HAL_GetTick>
 8007fb4:	4602      	mov	r2, r0
 8007fb6:	697b      	ldr	r3, [r7, #20]
 8007fb8:	1ad3      	subs	r3, r2, r3
 8007fba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007fbe:	d90d      	bls.n	8007fdc <HAL_SAI_Transmit_DMA+0x11c>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007fc6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

        return HAL_TIMEOUT;
 8007fd8:	2303      	movs	r3, #3
 8007fda:	e01c      	b.n	8008016 <HAL_SAI_Transmit_DMA+0x156>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	695b      	ldr	r3, [r3, #20]
 8007fe2:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d0e2      	beq.n	8007fb0 <HAL_SAI_Transmit_DMA+0xf0>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d107      	bne.n	8008008 <HAL_SAI_Transmit_DMA+0x148>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	681a      	ldr	r2, [r3, #0]
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8008006:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	2200      	movs	r2, #0
 800800c:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return HAL_OK;
 8008010:	2300      	movs	r3, #0
 8008012:	e000      	b.n	8008016 <HAL_SAI_Transmit_DMA+0x156>
  }
  else
  {
    return HAL_BUSY;
 8008014:	2302      	movs	r3, #2
  }
}
 8008016:	4618      	mov	r0, r3
 8008018:	3718      	adds	r7, #24
 800801a:	46bd      	mov	sp, r7
 800801c:	bd80      	pop	{r7, pc}
 800801e:	bf00      	nop
 8008020:	0800850d 	.word	0x0800850d
 8008024:	080084ad 	.word	0x080084ad
 8008028:	08008529 	.word	0x08008529

0800802c <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 800802c:	b580      	push	{r7, lr}
 800802e:	b086      	sub	sp, #24
 8008030:	af00      	add	r7, sp, #0
 8008032:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800803a:	b2db      	uxtb	r3, r3
 800803c:	2b00      	cmp	r3, #0
 800803e:	f000 81a7 	beq.w	8008390 <HAL_SAI_IRQHandler+0x364>
  {
    uint32_t itflags = hsai->Instance->SR;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	695b      	ldr	r3, [r3, #20]
 8008048:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	691b      	ldr	r3, [r3, #16]
 8008050:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred ------------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 800805a:	697b      	ldr	r3, [r7, #20]
 800805c:	f003 0308 	and.w	r3, r3, #8
 8008060:	2b00      	cmp	r3, #0
 8008062:	d00a      	beq.n	800807a <HAL_SAI_IRQHandler+0x4e>
 8008064:	693b      	ldr	r3, [r7, #16]
 8008066:	f003 0308 	and.w	r3, r3, #8
 800806a:	2b00      	cmp	r3, #0
 800806c:	d005      	beq.n	800807a <HAL_SAI_IRQHandler+0x4e>
    {
      hsai->InterruptServiceRoutine(hsai);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008074:	6878      	ldr	r0, [r7, #4]
 8008076:	4798      	blx	r3
 8008078:	e18a      	b.n	8008390 <HAL_SAI_IRQHandler+0x364>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 800807a:	697b      	ldr	r3, [r7, #20]
 800807c:	f003 0301 	and.w	r3, r3, #1
 8008080:	2b00      	cmp	r3, #0
 8008082:	d01e      	beq.n	80080c2 <HAL_SAI_IRQHandler+0x96>
 8008084:	693b      	ldr	r3, [r7, #16]
 8008086:	f003 0301 	and.w	r3, r3, #1
 800808a:	2b00      	cmp	r3, #0
 800808c:	d019      	beq.n	80080c2 <HAL_SAI_IRQHandler+0x96>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	2201      	movs	r2, #1
 8008094:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800809c:	b2db      	uxtb	r3, r3
 800809e:	2b22      	cmp	r3, #34	@ 0x22
 80080a0:	d101      	bne.n	80080a6 <HAL_SAI_IRQHandler+0x7a>
 80080a2:	2301      	movs	r3, #1
 80080a4:	e000      	b.n	80080a8 <HAL_SAI_IRQHandler+0x7c>
 80080a6:	2302      	movs	r3, #2
 80080a8:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 80080b0:	68bb      	ldr	r3, [r7, #8]
 80080b2:	431a      	orrs	r2, r3
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 80080ba:	6878      	ldr	r0, [r7, #4]
 80080bc:	f000 f96e 	bl	800839c <HAL_SAI_ErrorCallback>
 80080c0:	e166      	b.n	8008390 <HAL_SAI_IRQHandler+0x364>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 80080c2:	697b      	ldr	r3, [r7, #20]
 80080c4:	f003 0302 	and.w	r3, r3, #2
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d013      	beq.n	80080f4 <HAL_SAI_IRQHandler+0xc8>
 80080cc:	693b      	ldr	r3, [r7, #16]
 80080ce:	f003 0302 	and.w	r3, r3, #2
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d00e      	beq.n	80080f4 <HAL_SAI_IRQHandler+0xc8>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	2202      	movs	r2, #2
 80080dc:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	f000 8153 	beq.w	8008390 <HAL_SAI_IRQHandler+0x364>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080f0:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 80080f2:	e14d      	b.n	8008390 <HAL_SAI_IRQHandler+0x364>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 80080f4:	697b      	ldr	r3, [r7, #20]
 80080f6:	f003 0320 	and.w	r3, r3, #32
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d05b      	beq.n	80081b6 <HAL_SAI_IRQHandler+0x18a>
 80080fe:	693b      	ldr	r3, [r7, #16]
 8008100:	f003 0320 	and.w	r3, r3, #32
 8008104:	2b00      	cmp	r3, #0
 8008106:	d056      	beq.n	80081b6 <HAL_SAI_IRQHandler+0x18a>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	2220      	movs	r2, #32
 800810e:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008116:	f043 0204 	orr.w	r2, r3, #4
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008126:	2b00      	cmp	r3, #0
 8008128:	d03e      	beq.n	80081a8 <HAL_SAI_IRQHandler+0x17c>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008130:	2b00      	cmp	r3, #0
 8008132:	d018      	beq.n	8008166 <HAL_SAI_IRQHandler+0x13a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800813a:	4a97      	ldr	r2, [pc, #604]	@ (8008398 <HAL_SAI_IRQHandler+0x36c>)
 800813c:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008144:	4618      	mov	r0, r3
 8008146:	f7f9 fde7 	bl	8001d18 <HAL_DMA_Abort_IT>
 800814a:	4603      	mov	r3, r0
 800814c:	2b00      	cmp	r3, #0
 800814e:	d00a      	beq.n	8008166 <HAL_SAI_IRQHandler+0x13a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008156:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8008160:	6878      	ldr	r0, [r7, #4]
 8008162:	f000 f91b 	bl	800839c <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800816c:	2b00      	cmp	r3, #0
 800816e:	f000 810a 	beq.w	8008386 <HAL_SAI_IRQHandler+0x35a>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008178:	4a87      	ldr	r2, [pc, #540]	@ (8008398 <HAL_SAI_IRQHandler+0x36c>)
 800817a:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008182:	4618      	mov	r0, r3
 8008184:	f7f9 fdc8 	bl	8001d18 <HAL_DMA_Abort_IT>
 8008188:	4603      	mov	r3, r0
 800818a:	2b00      	cmp	r3, #0
 800818c:	f000 80fb 	beq.w	8008386 <HAL_SAI_IRQHandler+0x35a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008196:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80081a0:	6878      	ldr	r0, [r7, #4]
 80081a2:	f000 f8fb 	bl	800839c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80081a6:	e0ee      	b.n	8008386 <HAL_SAI_IRQHandler+0x35a>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 80081a8:	6878      	ldr	r0, [r7, #4]
 80081aa:	f7ff fdf9 	bl	8007da0 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 80081ae:	6878      	ldr	r0, [r7, #4]
 80081b0:	f000 f8f4 	bl	800839c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80081b4:	e0e7      	b.n	8008386 <HAL_SAI_IRQHandler+0x35a>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 80081b6:	697b      	ldr	r3, [r7, #20]
 80081b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d05b      	beq.n	8008278 <HAL_SAI_IRQHandler+0x24c>
 80081c0:	693b      	ldr	r3, [r7, #16]
 80081c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d056      	beq.n	8008278 <HAL_SAI_IRQHandler+0x24c>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	2240      	movs	r2, #64	@ 0x40
 80081d0:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80081d8:	f043 0208 	orr.w	r2, r3, #8
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d03e      	beq.n	800826a <HAL_SAI_IRQHandler+0x23e>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d018      	beq.n	8008228 <HAL_SAI_IRQHandler+0x1fc>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80081fc:	4a66      	ldr	r2, [pc, #408]	@ (8008398 <HAL_SAI_IRQHandler+0x36c>)
 80081fe:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008206:	4618      	mov	r0, r3
 8008208:	f7f9 fd86 	bl	8001d18 <HAL_DMA_Abort_IT>
 800820c:	4603      	mov	r3, r0
 800820e:	2b00      	cmp	r3, #0
 8008210:	d00a      	beq.n	8008228 <HAL_SAI_IRQHandler+0x1fc>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008218:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8008222:	6878      	ldr	r0, [r7, #4]
 8008224:	f000 f8ba 	bl	800839c <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800822e:	2b00      	cmp	r3, #0
 8008230:	f000 80ab 	beq.w	800838a <HAL_SAI_IRQHandler+0x35e>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800823a:	4a57      	ldr	r2, [pc, #348]	@ (8008398 <HAL_SAI_IRQHandler+0x36c>)
 800823c:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008244:	4618      	mov	r0, r3
 8008246:	f7f9 fd67 	bl	8001d18 <HAL_DMA_Abort_IT>
 800824a:	4603      	mov	r3, r0
 800824c:	2b00      	cmp	r3, #0
 800824e:	f000 809c 	beq.w	800838a <HAL_SAI_IRQHandler+0x35e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008258:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8008262:	6878      	ldr	r0, [r7, #4]
 8008264:	f000 f89a 	bl	800839c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8008268:	e08f      	b.n	800838a <HAL_SAI_IRQHandler+0x35e>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800826a:	6878      	ldr	r0, [r7, #4]
 800826c:	f7ff fd98 	bl	8007da0 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8008270:	6878      	ldr	r0, [r7, #4]
 8008272:	f000 f893 	bl	800839c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8008276:	e088      	b.n	800838a <HAL_SAI_IRQHandler+0x35e>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 8008278:	697b      	ldr	r3, [r7, #20]
 800827a:	f003 0304 	and.w	r3, r3, #4
 800827e:	2b00      	cmp	r3, #0
 8008280:	d067      	beq.n	8008352 <HAL_SAI_IRQHandler+0x326>
 8008282:	693b      	ldr	r3, [r7, #16]
 8008284:	f003 0304 	and.w	r3, r3, #4
 8008288:	2b00      	cmp	r3, #0
 800828a:	d062      	beq.n	8008352 <HAL_SAI_IRQHandler+0x326>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	2204      	movs	r2, #4
 8008292:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800829a:	f043 0220 	orr.w	r2, r3, #32
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d03c      	beq.n	8008328 <HAL_SAI_IRQHandler+0x2fc>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d018      	beq.n	80082ea <HAL_SAI_IRQHandler+0x2be>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082be:	4a36      	ldr	r2, [pc, #216]	@ (8008398 <HAL_SAI_IRQHandler+0x36c>)
 80082c0:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082c8:	4618      	mov	r0, r3
 80082ca:	f7f9 fd25 	bl	8001d18 <HAL_DMA_Abort_IT>
 80082ce:	4603      	mov	r3, r0
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d00a      	beq.n	80082ea <HAL_SAI_IRQHandler+0x2be>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80082da:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80082e4:	6878      	ldr	r0, [r7, #4]
 80082e6:	f000 f859 	bl	800839c <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d04c      	beq.n	800838e <HAL_SAI_IRQHandler+0x362>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80082fa:	4a27      	ldr	r2, [pc, #156]	@ (8008398 <HAL_SAI_IRQHandler+0x36c>)
 80082fc:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008304:	4618      	mov	r0, r3
 8008306:	f7f9 fd07 	bl	8001d18 <HAL_DMA_Abort_IT>
 800830a:	4603      	mov	r3, r0
 800830c:	2b00      	cmp	r3, #0
 800830e:	d03e      	beq.n	800838e <HAL_SAI_IRQHandler+0x362>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008316:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8008320:	6878      	ldr	r0, [r7, #4]
 8008322:	f000 f83b 	bl	800839c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8008326:	e032      	b.n	800838e <HAL_SAI_IRQHandler+0x362>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	2200      	movs	r2, #0
 800832e:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	f04f 32ff 	mov.w	r2, #4294967295
 8008338:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	2201      	movs	r2, #1
 800833e:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	2200      	movs	r2, #0
 8008346:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800834a:	6878      	ldr	r0, [r7, #4]
 800834c:	f000 f826 	bl	800839c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8008350:	e01d      	b.n	800838e <HAL_SAI_IRQHandler+0x362>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 8008352:	697b      	ldr	r3, [r7, #20]
 8008354:	f003 0310 	and.w	r3, r3, #16
 8008358:	2b00      	cmp	r3, #0
 800835a:	d019      	beq.n	8008390 <HAL_SAI_IRQHandler+0x364>
 800835c:	693b      	ldr	r3, [r7, #16]
 800835e:	f003 0310 	and.w	r3, r3, #16
 8008362:	2b00      	cmp	r3, #0
 8008364:	d014      	beq.n	8008390 <HAL_SAI_IRQHandler+0x364>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	2210      	movs	r2, #16
 800836c:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008374:	f043 0210 	orr.w	r2, r3, #16
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 800837e:	6878      	ldr	r0, [r7, #4]
 8008380:	f000 f80c 	bl	800839c <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 8008384:	e004      	b.n	8008390 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8008386:	bf00      	nop
 8008388:	e002      	b.n	8008390 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800838a:	bf00      	nop
 800838c:	e000      	b.n	8008390 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800838e:	bf00      	nop
}
 8008390:	bf00      	nop
 8008392:	3718      	adds	r7, #24
 8008394:	46bd      	mov	sp, r7
 8008396:	bd80      	pop	{r7, pc}
 8008398:	08008587 	.word	0x08008587

0800839c <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 800839c:	b480      	push	{r7}
 800839e:	b083      	sub	sp, #12
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 80083a4:	bf00      	nop
 80083a6:	370c      	adds	r7, #12
 80083a8:	46bd      	mov	sp, r7
 80083aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ae:	4770      	bx	lr

080083b0 <HAL_SAI_GetError>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for the specified SAI Block.
  * @retval SAI Error Code
  */
uint32_t HAL_SAI_GetError(const SAI_HandleTypeDef *hsai)
{
 80083b0:	b480      	push	{r7}
 80083b2:	b083      	sub	sp, #12
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
  return hsai->ErrorCode;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
}
 80083be:	4618      	mov	r0, r3
 80083c0:	370c      	adds	r7, #12
 80083c2:	46bd      	mov	sp, r7
 80083c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c8:	4770      	bx	lr

080083ca <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 80083ca:	b480      	push	{r7}
 80083cc:	b085      	sub	sp, #20
 80083ce:	af00      	add	r7, sp, #0
 80083d0:	6078      	str	r0, [r7, #4]
 80083d2:	460b      	mov	r3, r1
 80083d4:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 80083d6:	2301      	movs	r3, #1
 80083d8:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 80083da:	78fb      	ldrb	r3, [r7, #3]
 80083dc:	2b01      	cmp	r3, #1
 80083de:	d103      	bne.n	80083e8 <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	f043 0308 	orr.w	r3, r3, #8
 80083e6:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083ec:	2b08      	cmp	r3, #8
 80083ee:	d10b      	bne.n	8008408 <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 80083f4:	2b03      	cmp	r3, #3
 80083f6:	d003      	beq.n	8008400 <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	685b      	ldr	r3, [r3, #4]
 80083fc:	2b01      	cmp	r3, #1
 80083fe:	d103      	bne.n	8008408 <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	f043 0310 	orr.w	r3, r3, #16
 8008406:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	685b      	ldr	r3, [r3, #4]
 800840c:	2b03      	cmp	r3, #3
 800840e:	d003      	beq.n	8008418 <SAI_InterruptFlag+0x4e>
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	685b      	ldr	r3, [r3, #4]
 8008414:	2b02      	cmp	r3, #2
 8008416:	d104      	bne.n	8008422 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800841e:	60fb      	str	r3, [r7, #12]
 8008420:	e003      	b.n	800842a <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	f043 0304 	orr.w	r3, r3, #4
 8008428:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800842a:	68fb      	ldr	r3, [r7, #12]
}
 800842c:	4618      	mov	r0, r3
 800842e:	3714      	adds	r7, #20
 8008430:	46bd      	mov	sp, r7
 8008432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008436:	4770      	bx	lr

08008438 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8008438:	b480      	push	{r7}
 800843a:	b085      	sub	sp, #20
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8008440:	4b18      	ldr	r3, [pc, #96]	@ (80084a4 <SAI_Disable+0x6c>)
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	4a18      	ldr	r2, [pc, #96]	@ (80084a8 <SAI_Disable+0x70>)
 8008446:	fba2 2303 	umull	r2, r3, r2, r3
 800844a:	0b1b      	lsrs	r3, r3, #12
 800844c:	009b      	lsls	r3, r3, #2
 800844e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8008450:	2300      	movs	r3, #0
 8008452:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	681a      	ldr	r2, [r3, #0]
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8008462:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d10a      	bne.n	8008480 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008470:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 800847a:	2303      	movs	r3, #3
 800847c:	72fb      	strb	r3, [r7, #11]
      break;
 800847e:	e009      	b.n	8008494 <SAI_Disable+0x5c>
    }
    count--;
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	3b01      	subs	r3, #1
 8008484:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008490:	2b00      	cmp	r3, #0
 8008492:	d1e7      	bne.n	8008464 <SAI_Disable+0x2c>

  return status;
 8008494:	7afb      	ldrb	r3, [r7, #11]
}
 8008496:	4618      	mov	r0, r3
 8008498:	3714      	adds	r7, #20
 800849a:	46bd      	mov	sp, r7
 800849c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a0:	4770      	bx	lr
 80084a2:	bf00      	nop
 80084a4:	24000008 	.word	0x24000008
 80084a8:	95cbec1b 	.word	0x95cbec1b

080084ac <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 80084ac:	b580      	push	{r7, lr}
 80084ae:	b084      	sub	sp, #16
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084b8:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	69db      	ldr	r3, [r3, #28]
 80084be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80084c2:	d01c      	beq.n	80084fe <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	2200      	movs	r2, #0
 80084c8:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	681a      	ldr	r2, [r3, #0]
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80084da:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80084dc:	2100      	movs	r1, #0
 80084de:	68f8      	ldr	r0, [r7, #12]
 80084e0:	f7ff ff73 	bl	80083ca <SAI_InterruptFlag>
 80084e4:	4603      	mov	r3, r0
 80084e6:	43d9      	mvns	r1, r3
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	691a      	ldr	r2, [r3, #16]
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	400a      	ands	r2, r1
 80084f4:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	2201      	movs	r2, #1
 80084fa:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 80084fe:	68f8      	ldr	r0, [r7, #12]
 8008500:	f001 fd6a 	bl	8009fd8 <HAL_SAI_TxCpltCallback>
#endif
}
 8008504:	bf00      	nop
 8008506:	3710      	adds	r7, #16
 8008508:	46bd      	mov	sp, r7
 800850a:	bd80      	pop	{r7, pc}

0800850c <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800850c:	b580      	push	{r7, lr}
 800850e:	b084      	sub	sp, #16
 8008510:	af00      	add	r7, sp, #0
 8008512:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008518:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 800851a:	68f8      	ldr	r0, [r7, #12]
 800851c:	f001 fd4a 	bl	8009fb4 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 8008520:	bf00      	nop
 8008522:	3710      	adds	r7, #16
 8008524:	46bd      	mov	sp, r7
 8008526:	bd80      	pop	{r7, pc}

08008528 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8008528:	b580      	push	{r7, lr}
 800852a:	b084      	sub	sp, #16
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008534:	60fb      	str	r3, [r7, #12]

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8008536:	6878      	ldr	r0, [r7, #4]
 8008538:	f7fa fd5e 	bl	8002ff8 <HAL_DMA_GetError>
 800853c:	4603      	mov	r3, r0
 800853e:	2b02      	cmp	r3, #2
 8008540:	d01d      	beq.n	800857e <SAI_DMAError+0x56>
  {
    /* Set SAI error code */
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008548:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	681a      	ldr	r2, [r3, #0]
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8008560:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 8008562:	68f8      	ldr	r0, [r7, #12]
 8008564:	f7ff ff68 	bl	8008438 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	2201      	movs	r2, #1
 800856c:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	2200      	movs	r2, #0
 8008574:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
    hsai->ErrorCallback(hsai);
#else
    HAL_SAI_ErrorCallback(hsai);
 8008578:	68f8      	ldr	r0, [r7, #12]
 800857a:	f7ff ff0f 	bl	800839c <HAL_SAI_ErrorCallback>
#endif
  }
}
 800857e:	bf00      	nop
 8008580:	3710      	adds	r7, #16
 8008582:	46bd      	mov	sp, r7
 8008584:	bd80      	pop	{r7, pc}

08008586 <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8008586:	b580      	push	{r7, lr}
 8008588:	b084      	sub	sp, #16
 800858a:	af00      	add	r7, sp, #0
 800858c:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008592:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	681a      	ldr	r2, [r3, #0]
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80085a2:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	2200      	movs	r2, #0
 80085aa:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	f04f 32ff 	mov.w	r2, #4294967295
 80085b4:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80085bc:	2b20      	cmp	r3, #32
 80085be:	d00a      	beq.n	80085d6 <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 80085c0:	68f8      	ldr	r0, [r7, #12]
 80085c2:	f7ff ff39 	bl	8008438 <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	685a      	ldr	r2, [r3, #4]
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	f042 0208 	orr.w	r2, r2, #8
 80085d4:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	2201      	movs	r2, #1
 80085da:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	2200      	movs	r2, #0
 80085e2:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 80085e6:	68f8      	ldr	r0, [r7, #12]
 80085e8:	f7ff fed8 	bl	800839c <HAL_SAI_ErrorCallback>
#endif
}
 80085ec:	bf00      	nop
 80085ee:	3710      	adds	r7, #16
 80085f0:	46bd      	mov	sp, r7
 80085f2:	bd80      	pop	{r7, pc}

080085f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b082      	sub	sp, #8
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d101      	bne.n	8008606 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008602:	2301      	movs	r3, #1
 8008604:	e042      	b.n	800868c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800860c:	2b00      	cmp	r3, #0
 800860e:	d106      	bne.n	800861e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2200      	movs	r2, #0
 8008614:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008618:	6878      	ldr	r0, [r7, #4]
 800861a:	f001 ffdd 	bl	800a5d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	2224      	movs	r2, #36	@ 0x24
 8008622:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	681a      	ldr	r2, [r3, #0]
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	f022 0201 	bic.w	r2, r2, #1
 8008634:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800863a:	2b00      	cmp	r3, #0
 800863c:	d002      	beq.n	8008644 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800863e:	6878      	ldr	r0, [r7, #4]
 8008640:	f000 fe1e 	bl	8009280 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008644:	6878      	ldr	r0, [r7, #4]
 8008646:	f000 f8b3 	bl	80087b0 <UART_SetConfig>
 800864a:	4603      	mov	r3, r0
 800864c:	2b01      	cmp	r3, #1
 800864e:	d101      	bne.n	8008654 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008650:	2301      	movs	r3, #1
 8008652:	e01b      	b.n	800868c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	685a      	ldr	r2, [r3, #4]
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008662:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	689a      	ldr	r2, [r3, #8]
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008672:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	681a      	ldr	r2, [r3, #0]
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	f042 0201 	orr.w	r2, r2, #1
 8008682:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008684:	6878      	ldr	r0, [r7, #4]
 8008686:	f000 fe9d 	bl	80093c4 <UART_CheckIdleState>
 800868a:	4603      	mov	r3, r0
}
 800868c:	4618      	mov	r0, r3
 800868e:	3708      	adds	r7, #8
 8008690:	46bd      	mov	sp, r7
 8008692:	bd80      	pop	{r7, pc}

08008694 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b08a      	sub	sp, #40	@ 0x28
 8008698:	af02      	add	r7, sp, #8
 800869a:	60f8      	str	r0, [r7, #12]
 800869c:	60b9      	str	r1, [r7, #8]
 800869e:	603b      	str	r3, [r7, #0]
 80086a0:	4613      	mov	r3, r2
 80086a2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80086aa:	2b20      	cmp	r3, #32
 80086ac:	d17b      	bne.n	80087a6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d002      	beq.n	80086ba <HAL_UART_Transmit+0x26>
 80086b4:	88fb      	ldrh	r3, [r7, #6]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d101      	bne.n	80086be <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80086ba:	2301      	movs	r3, #1
 80086bc:	e074      	b.n	80087a8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	2200      	movs	r2, #0
 80086c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	2221      	movs	r2, #33	@ 0x21
 80086ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80086ce:	f7f8 f87b 	bl	80007c8 <HAL_GetTick>
 80086d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	88fa      	ldrh	r2, [r7, #6]
 80086d8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	88fa      	ldrh	r2, [r7, #6]
 80086e0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	689b      	ldr	r3, [r3, #8]
 80086e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80086ec:	d108      	bne.n	8008700 <HAL_UART_Transmit+0x6c>
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	691b      	ldr	r3, [r3, #16]
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d104      	bne.n	8008700 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80086f6:	2300      	movs	r3, #0
 80086f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80086fa:	68bb      	ldr	r3, [r7, #8]
 80086fc:	61bb      	str	r3, [r7, #24]
 80086fe:	e003      	b.n	8008708 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008700:	68bb      	ldr	r3, [r7, #8]
 8008702:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008704:	2300      	movs	r3, #0
 8008706:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008708:	e030      	b.n	800876c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800870a:	683b      	ldr	r3, [r7, #0]
 800870c:	9300      	str	r3, [sp, #0]
 800870e:	697b      	ldr	r3, [r7, #20]
 8008710:	2200      	movs	r2, #0
 8008712:	2180      	movs	r1, #128	@ 0x80
 8008714:	68f8      	ldr	r0, [r7, #12]
 8008716:	f000 feff 	bl	8009518 <UART_WaitOnFlagUntilTimeout>
 800871a:	4603      	mov	r3, r0
 800871c:	2b00      	cmp	r3, #0
 800871e:	d005      	beq.n	800872c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	2220      	movs	r2, #32
 8008724:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008728:	2303      	movs	r3, #3
 800872a:	e03d      	b.n	80087a8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800872c:	69fb      	ldr	r3, [r7, #28]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d10b      	bne.n	800874a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008732:	69bb      	ldr	r3, [r7, #24]
 8008734:	881b      	ldrh	r3, [r3, #0]
 8008736:	461a      	mov	r2, r3
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008740:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008742:	69bb      	ldr	r3, [r7, #24]
 8008744:	3302      	adds	r3, #2
 8008746:	61bb      	str	r3, [r7, #24]
 8008748:	e007      	b.n	800875a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800874a:	69fb      	ldr	r3, [r7, #28]
 800874c:	781a      	ldrb	r2, [r3, #0]
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008754:	69fb      	ldr	r3, [r7, #28]
 8008756:	3301      	adds	r3, #1
 8008758:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008760:	b29b      	uxth	r3, r3
 8008762:	3b01      	subs	r3, #1
 8008764:	b29a      	uxth	r2, r3
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008772:	b29b      	uxth	r3, r3
 8008774:	2b00      	cmp	r3, #0
 8008776:	d1c8      	bne.n	800870a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	9300      	str	r3, [sp, #0]
 800877c:	697b      	ldr	r3, [r7, #20]
 800877e:	2200      	movs	r2, #0
 8008780:	2140      	movs	r1, #64	@ 0x40
 8008782:	68f8      	ldr	r0, [r7, #12]
 8008784:	f000 fec8 	bl	8009518 <UART_WaitOnFlagUntilTimeout>
 8008788:	4603      	mov	r3, r0
 800878a:	2b00      	cmp	r3, #0
 800878c:	d005      	beq.n	800879a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	2220      	movs	r2, #32
 8008792:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008796:	2303      	movs	r3, #3
 8008798:	e006      	b.n	80087a8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	2220      	movs	r2, #32
 800879e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80087a2:	2300      	movs	r3, #0
 80087a4:	e000      	b.n	80087a8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80087a6:	2302      	movs	r3, #2
  }
}
 80087a8:	4618      	mov	r0, r3
 80087aa:	3720      	adds	r7, #32
 80087ac:	46bd      	mov	sp, r7
 80087ae:	bd80      	pop	{r7, pc}

080087b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80087b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80087b4:	b092      	sub	sp, #72	@ 0x48
 80087b6:	af00      	add	r7, sp, #0
 80087b8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80087ba:	2300      	movs	r3, #0
 80087bc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80087c0:	697b      	ldr	r3, [r7, #20]
 80087c2:	689a      	ldr	r2, [r3, #8]
 80087c4:	697b      	ldr	r3, [r7, #20]
 80087c6:	691b      	ldr	r3, [r3, #16]
 80087c8:	431a      	orrs	r2, r3
 80087ca:	697b      	ldr	r3, [r7, #20]
 80087cc:	695b      	ldr	r3, [r3, #20]
 80087ce:	431a      	orrs	r2, r3
 80087d0:	697b      	ldr	r3, [r7, #20]
 80087d2:	69db      	ldr	r3, [r3, #28]
 80087d4:	4313      	orrs	r3, r2
 80087d6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80087d8:	697b      	ldr	r3, [r7, #20]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	681a      	ldr	r2, [r3, #0]
 80087de:	4bbe      	ldr	r3, [pc, #760]	@ (8008ad8 <UART_SetConfig+0x328>)
 80087e0:	4013      	ands	r3, r2
 80087e2:	697a      	ldr	r2, [r7, #20]
 80087e4:	6812      	ldr	r2, [r2, #0]
 80087e6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80087e8:	430b      	orrs	r3, r1
 80087ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80087ec:	697b      	ldr	r3, [r7, #20]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	685b      	ldr	r3, [r3, #4]
 80087f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80087f6:	697b      	ldr	r3, [r7, #20]
 80087f8:	68da      	ldr	r2, [r3, #12]
 80087fa:	697b      	ldr	r3, [r7, #20]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	430a      	orrs	r2, r1
 8008800:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008802:	697b      	ldr	r3, [r7, #20]
 8008804:	699b      	ldr	r3, [r3, #24]
 8008806:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008808:	697b      	ldr	r3, [r7, #20]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	4ab3      	ldr	r2, [pc, #716]	@ (8008adc <UART_SetConfig+0x32c>)
 800880e:	4293      	cmp	r3, r2
 8008810:	d004      	beq.n	800881c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008812:	697b      	ldr	r3, [r7, #20]
 8008814:	6a1b      	ldr	r3, [r3, #32]
 8008816:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008818:	4313      	orrs	r3, r2
 800881a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800881c:	697b      	ldr	r3, [r7, #20]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	689a      	ldr	r2, [r3, #8]
 8008822:	4baf      	ldr	r3, [pc, #700]	@ (8008ae0 <UART_SetConfig+0x330>)
 8008824:	4013      	ands	r3, r2
 8008826:	697a      	ldr	r2, [r7, #20]
 8008828:	6812      	ldr	r2, [r2, #0]
 800882a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800882c:	430b      	orrs	r3, r1
 800882e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008830:	697b      	ldr	r3, [r7, #20]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008836:	f023 010f 	bic.w	r1, r3, #15
 800883a:	697b      	ldr	r3, [r7, #20]
 800883c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800883e:	697b      	ldr	r3, [r7, #20]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	430a      	orrs	r2, r1
 8008844:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008846:	697b      	ldr	r3, [r7, #20]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	4aa6      	ldr	r2, [pc, #664]	@ (8008ae4 <UART_SetConfig+0x334>)
 800884c:	4293      	cmp	r3, r2
 800884e:	d177      	bne.n	8008940 <UART_SetConfig+0x190>
 8008850:	4ba5      	ldr	r3, [pc, #660]	@ (8008ae8 <UART_SetConfig+0x338>)
 8008852:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008854:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008858:	2b28      	cmp	r3, #40	@ 0x28
 800885a:	d86d      	bhi.n	8008938 <UART_SetConfig+0x188>
 800885c:	a201      	add	r2, pc, #4	@ (adr r2, 8008864 <UART_SetConfig+0xb4>)
 800885e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008862:	bf00      	nop
 8008864:	08008909 	.word	0x08008909
 8008868:	08008939 	.word	0x08008939
 800886c:	08008939 	.word	0x08008939
 8008870:	08008939 	.word	0x08008939
 8008874:	08008939 	.word	0x08008939
 8008878:	08008939 	.word	0x08008939
 800887c:	08008939 	.word	0x08008939
 8008880:	08008939 	.word	0x08008939
 8008884:	08008911 	.word	0x08008911
 8008888:	08008939 	.word	0x08008939
 800888c:	08008939 	.word	0x08008939
 8008890:	08008939 	.word	0x08008939
 8008894:	08008939 	.word	0x08008939
 8008898:	08008939 	.word	0x08008939
 800889c:	08008939 	.word	0x08008939
 80088a0:	08008939 	.word	0x08008939
 80088a4:	08008919 	.word	0x08008919
 80088a8:	08008939 	.word	0x08008939
 80088ac:	08008939 	.word	0x08008939
 80088b0:	08008939 	.word	0x08008939
 80088b4:	08008939 	.word	0x08008939
 80088b8:	08008939 	.word	0x08008939
 80088bc:	08008939 	.word	0x08008939
 80088c0:	08008939 	.word	0x08008939
 80088c4:	08008921 	.word	0x08008921
 80088c8:	08008939 	.word	0x08008939
 80088cc:	08008939 	.word	0x08008939
 80088d0:	08008939 	.word	0x08008939
 80088d4:	08008939 	.word	0x08008939
 80088d8:	08008939 	.word	0x08008939
 80088dc:	08008939 	.word	0x08008939
 80088e0:	08008939 	.word	0x08008939
 80088e4:	08008929 	.word	0x08008929
 80088e8:	08008939 	.word	0x08008939
 80088ec:	08008939 	.word	0x08008939
 80088f0:	08008939 	.word	0x08008939
 80088f4:	08008939 	.word	0x08008939
 80088f8:	08008939 	.word	0x08008939
 80088fc:	08008939 	.word	0x08008939
 8008900:	08008939 	.word	0x08008939
 8008904:	08008931 	.word	0x08008931
 8008908:	2301      	movs	r3, #1
 800890a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800890e:	e222      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008910:	2304      	movs	r3, #4
 8008912:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008916:	e21e      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008918:	2308      	movs	r3, #8
 800891a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800891e:	e21a      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008920:	2310      	movs	r3, #16
 8008922:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008926:	e216      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008928:	2320      	movs	r3, #32
 800892a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800892e:	e212      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008930:	2340      	movs	r3, #64	@ 0x40
 8008932:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008936:	e20e      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008938:	2380      	movs	r3, #128	@ 0x80
 800893a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800893e:	e20a      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008940:	697b      	ldr	r3, [r7, #20]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	4a69      	ldr	r2, [pc, #420]	@ (8008aec <UART_SetConfig+0x33c>)
 8008946:	4293      	cmp	r3, r2
 8008948:	d130      	bne.n	80089ac <UART_SetConfig+0x1fc>
 800894a:	4b67      	ldr	r3, [pc, #412]	@ (8008ae8 <UART_SetConfig+0x338>)
 800894c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800894e:	f003 0307 	and.w	r3, r3, #7
 8008952:	2b05      	cmp	r3, #5
 8008954:	d826      	bhi.n	80089a4 <UART_SetConfig+0x1f4>
 8008956:	a201      	add	r2, pc, #4	@ (adr r2, 800895c <UART_SetConfig+0x1ac>)
 8008958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800895c:	08008975 	.word	0x08008975
 8008960:	0800897d 	.word	0x0800897d
 8008964:	08008985 	.word	0x08008985
 8008968:	0800898d 	.word	0x0800898d
 800896c:	08008995 	.word	0x08008995
 8008970:	0800899d 	.word	0x0800899d
 8008974:	2300      	movs	r3, #0
 8008976:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800897a:	e1ec      	b.n	8008d56 <UART_SetConfig+0x5a6>
 800897c:	2304      	movs	r3, #4
 800897e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008982:	e1e8      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008984:	2308      	movs	r3, #8
 8008986:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800898a:	e1e4      	b.n	8008d56 <UART_SetConfig+0x5a6>
 800898c:	2310      	movs	r3, #16
 800898e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008992:	e1e0      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008994:	2320      	movs	r3, #32
 8008996:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800899a:	e1dc      	b.n	8008d56 <UART_SetConfig+0x5a6>
 800899c:	2340      	movs	r3, #64	@ 0x40
 800899e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089a2:	e1d8      	b.n	8008d56 <UART_SetConfig+0x5a6>
 80089a4:	2380      	movs	r3, #128	@ 0x80
 80089a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089aa:	e1d4      	b.n	8008d56 <UART_SetConfig+0x5a6>
 80089ac:	697b      	ldr	r3, [r7, #20]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	4a4f      	ldr	r2, [pc, #316]	@ (8008af0 <UART_SetConfig+0x340>)
 80089b2:	4293      	cmp	r3, r2
 80089b4:	d130      	bne.n	8008a18 <UART_SetConfig+0x268>
 80089b6:	4b4c      	ldr	r3, [pc, #304]	@ (8008ae8 <UART_SetConfig+0x338>)
 80089b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089ba:	f003 0307 	and.w	r3, r3, #7
 80089be:	2b05      	cmp	r3, #5
 80089c0:	d826      	bhi.n	8008a10 <UART_SetConfig+0x260>
 80089c2:	a201      	add	r2, pc, #4	@ (adr r2, 80089c8 <UART_SetConfig+0x218>)
 80089c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089c8:	080089e1 	.word	0x080089e1
 80089cc:	080089e9 	.word	0x080089e9
 80089d0:	080089f1 	.word	0x080089f1
 80089d4:	080089f9 	.word	0x080089f9
 80089d8:	08008a01 	.word	0x08008a01
 80089dc:	08008a09 	.word	0x08008a09
 80089e0:	2300      	movs	r3, #0
 80089e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089e6:	e1b6      	b.n	8008d56 <UART_SetConfig+0x5a6>
 80089e8:	2304      	movs	r3, #4
 80089ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089ee:	e1b2      	b.n	8008d56 <UART_SetConfig+0x5a6>
 80089f0:	2308      	movs	r3, #8
 80089f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089f6:	e1ae      	b.n	8008d56 <UART_SetConfig+0x5a6>
 80089f8:	2310      	movs	r3, #16
 80089fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089fe:	e1aa      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008a00:	2320      	movs	r3, #32
 8008a02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a06:	e1a6      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008a08:	2340      	movs	r3, #64	@ 0x40
 8008a0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a0e:	e1a2      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008a10:	2380      	movs	r3, #128	@ 0x80
 8008a12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a16:	e19e      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008a18:	697b      	ldr	r3, [r7, #20]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	4a35      	ldr	r2, [pc, #212]	@ (8008af4 <UART_SetConfig+0x344>)
 8008a1e:	4293      	cmp	r3, r2
 8008a20:	d130      	bne.n	8008a84 <UART_SetConfig+0x2d4>
 8008a22:	4b31      	ldr	r3, [pc, #196]	@ (8008ae8 <UART_SetConfig+0x338>)
 8008a24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a26:	f003 0307 	and.w	r3, r3, #7
 8008a2a:	2b05      	cmp	r3, #5
 8008a2c:	d826      	bhi.n	8008a7c <UART_SetConfig+0x2cc>
 8008a2e:	a201      	add	r2, pc, #4	@ (adr r2, 8008a34 <UART_SetConfig+0x284>)
 8008a30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a34:	08008a4d 	.word	0x08008a4d
 8008a38:	08008a55 	.word	0x08008a55
 8008a3c:	08008a5d 	.word	0x08008a5d
 8008a40:	08008a65 	.word	0x08008a65
 8008a44:	08008a6d 	.word	0x08008a6d
 8008a48:	08008a75 	.word	0x08008a75
 8008a4c:	2300      	movs	r3, #0
 8008a4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a52:	e180      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008a54:	2304      	movs	r3, #4
 8008a56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a5a:	e17c      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008a5c:	2308      	movs	r3, #8
 8008a5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a62:	e178      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008a64:	2310      	movs	r3, #16
 8008a66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a6a:	e174      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008a6c:	2320      	movs	r3, #32
 8008a6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a72:	e170      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008a74:	2340      	movs	r3, #64	@ 0x40
 8008a76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a7a:	e16c      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008a7c:	2380      	movs	r3, #128	@ 0x80
 8008a7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a82:	e168      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008a84:	697b      	ldr	r3, [r7, #20]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	4a1b      	ldr	r2, [pc, #108]	@ (8008af8 <UART_SetConfig+0x348>)
 8008a8a:	4293      	cmp	r3, r2
 8008a8c:	d142      	bne.n	8008b14 <UART_SetConfig+0x364>
 8008a8e:	4b16      	ldr	r3, [pc, #88]	@ (8008ae8 <UART_SetConfig+0x338>)
 8008a90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a92:	f003 0307 	and.w	r3, r3, #7
 8008a96:	2b05      	cmp	r3, #5
 8008a98:	d838      	bhi.n	8008b0c <UART_SetConfig+0x35c>
 8008a9a:	a201      	add	r2, pc, #4	@ (adr r2, 8008aa0 <UART_SetConfig+0x2f0>)
 8008a9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008aa0:	08008ab9 	.word	0x08008ab9
 8008aa4:	08008ac1 	.word	0x08008ac1
 8008aa8:	08008ac9 	.word	0x08008ac9
 8008aac:	08008ad1 	.word	0x08008ad1
 8008ab0:	08008afd 	.word	0x08008afd
 8008ab4:	08008b05 	.word	0x08008b05
 8008ab8:	2300      	movs	r3, #0
 8008aba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008abe:	e14a      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008ac0:	2304      	movs	r3, #4
 8008ac2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ac6:	e146      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008ac8:	2308      	movs	r3, #8
 8008aca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ace:	e142      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008ad0:	2310      	movs	r3, #16
 8008ad2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ad6:	e13e      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008ad8:	cfff69f3 	.word	0xcfff69f3
 8008adc:	58000c00 	.word	0x58000c00
 8008ae0:	11fff4ff 	.word	0x11fff4ff
 8008ae4:	40011000 	.word	0x40011000
 8008ae8:	58024400 	.word	0x58024400
 8008aec:	40004400 	.word	0x40004400
 8008af0:	40004800 	.word	0x40004800
 8008af4:	40004c00 	.word	0x40004c00
 8008af8:	40005000 	.word	0x40005000
 8008afc:	2320      	movs	r3, #32
 8008afe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b02:	e128      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008b04:	2340      	movs	r3, #64	@ 0x40
 8008b06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b0a:	e124      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008b0c:	2380      	movs	r3, #128	@ 0x80
 8008b0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b12:	e120      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008b14:	697b      	ldr	r3, [r7, #20]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	4acb      	ldr	r2, [pc, #812]	@ (8008e48 <UART_SetConfig+0x698>)
 8008b1a:	4293      	cmp	r3, r2
 8008b1c:	d176      	bne.n	8008c0c <UART_SetConfig+0x45c>
 8008b1e:	4bcb      	ldr	r3, [pc, #812]	@ (8008e4c <UART_SetConfig+0x69c>)
 8008b20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b22:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008b26:	2b28      	cmp	r3, #40	@ 0x28
 8008b28:	d86c      	bhi.n	8008c04 <UART_SetConfig+0x454>
 8008b2a:	a201      	add	r2, pc, #4	@ (adr r2, 8008b30 <UART_SetConfig+0x380>)
 8008b2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b30:	08008bd5 	.word	0x08008bd5
 8008b34:	08008c05 	.word	0x08008c05
 8008b38:	08008c05 	.word	0x08008c05
 8008b3c:	08008c05 	.word	0x08008c05
 8008b40:	08008c05 	.word	0x08008c05
 8008b44:	08008c05 	.word	0x08008c05
 8008b48:	08008c05 	.word	0x08008c05
 8008b4c:	08008c05 	.word	0x08008c05
 8008b50:	08008bdd 	.word	0x08008bdd
 8008b54:	08008c05 	.word	0x08008c05
 8008b58:	08008c05 	.word	0x08008c05
 8008b5c:	08008c05 	.word	0x08008c05
 8008b60:	08008c05 	.word	0x08008c05
 8008b64:	08008c05 	.word	0x08008c05
 8008b68:	08008c05 	.word	0x08008c05
 8008b6c:	08008c05 	.word	0x08008c05
 8008b70:	08008be5 	.word	0x08008be5
 8008b74:	08008c05 	.word	0x08008c05
 8008b78:	08008c05 	.word	0x08008c05
 8008b7c:	08008c05 	.word	0x08008c05
 8008b80:	08008c05 	.word	0x08008c05
 8008b84:	08008c05 	.word	0x08008c05
 8008b88:	08008c05 	.word	0x08008c05
 8008b8c:	08008c05 	.word	0x08008c05
 8008b90:	08008bed 	.word	0x08008bed
 8008b94:	08008c05 	.word	0x08008c05
 8008b98:	08008c05 	.word	0x08008c05
 8008b9c:	08008c05 	.word	0x08008c05
 8008ba0:	08008c05 	.word	0x08008c05
 8008ba4:	08008c05 	.word	0x08008c05
 8008ba8:	08008c05 	.word	0x08008c05
 8008bac:	08008c05 	.word	0x08008c05
 8008bb0:	08008bf5 	.word	0x08008bf5
 8008bb4:	08008c05 	.word	0x08008c05
 8008bb8:	08008c05 	.word	0x08008c05
 8008bbc:	08008c05 	.word	0x08008c05
 8008bc0:	08008c05 	.word	0x08008c05
 8008bc4:	08008c05 	.word	0x08008c05
 8008bc8:	08008c05 	.word	0x08008c05
 8008bcc:	08008c05 	.word	0x08008c05
 8008bd0:	08008bfd 	.word	0x08008bfd
 8008bd4:	2301      	movs	r3, #1
 8008bd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008bda:	e0bc      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008bdc:	2304      	movs	r3, #4
 8008bde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008be2:	e0b8      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008be4:	2308      	movs	r3, #8
 8008be6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008bea:	e0b4      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008bec:	2310      	movs	r3, #16
 8008bee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008bf2:	e0b0      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008bf4:	2320      	movs	r3, #32
 8008bf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008bfa:	e0ac      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008bfc:	2340      	movs	r3, #64	@ 0x40
 8008bfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c02:	e0a8      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008c04:	2380      	movs	r3, #128	@ 0x80
 8008c06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c0a:	e0a4      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008c0c:	697b      	ldr	r3, [r7, #20]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	4a8f      	ldr	r2, [pc, #572]	@ (8008e50 <UART_SetConfig+0x6a0>)
 8008c12:	4293      	cmp	r3, r2
 8008c14:	d130      	bne.n	8008c78 <UART_SetConfig+0x4c8>
 8008c16:	4b8d      	ldr	r3, [pc, #564]	@ (8008e4c <UART_SetConfig+0x69c>)
 8008c18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c1a:	f003 0307 	and.w	r3, r3, #7
 8008c1e:	2b05      	cmp	r3, #5
 8008c20:	d826      	bhi.n	8008c70 <UART_SetConfig+0x4c0>
 8008c22:	a201      	add	r2, pc, #4	@ (adr r2, 8008c28 <UART_SetConfig+0x478>)
 8008c24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c28:	08008c41 	.word	0x08008c41
 8008c2c:	08008c49 	.word	0x08008c49
 8008c30:	08008c51 	.word	0x08008c51
 8008c34:	08008c59 	.word	0x08008c59
 8008c38:	08008c61 	.word	0x08008c61
 8008c3c:	08008c69 	.word	0x08008c69
 8008c40:	2300      	movs	r3, #0
 8008c42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c46:	e086      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008c48:	2304      	movs	r3, #4
 8008c4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c4e:	e082      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008c50:	2308      	movs	r3, #8
 8008c52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c56:	e07e      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008c58:	2310      	movs	r3, #16
 8008c5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c5e:	e07a      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008c60:	2320      	movs	r3, #32
 8008c62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c66:	e076      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008c68:	2340      	movs	r3, #64	@ 0x40
 8008c6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c6e:	e072      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008c70:	2380      	movs	r3, #128	@ 0x80
 8008c72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c76:	e06e      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008c78:	697b      	ldr	r3, [r7, #20]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	4a75      	ldr	r2, [pc, #468]	@ (8008e54 <UART_SetConfig+0x6a4>)
 8008c7e:	4293      	cmp	r3, r2
 8008c80:	d130      	bne.n	8008ce4 <UART_SetConfig+0x534>
 8008c82:	4b72      	ldr	r3, [pc, #456]	@ (8008e4c <UART_SetConfig+0x69c>)
 8008c84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c86:	f003 0307 	and.w	r3, r3, #7
 8008c8a:	2b05      	cmp	r3, #5
 8008c8c:	d826      	bhi.n	8008cdc <UART_SetConfig+0x52c>
 8008c8e:	a201      	add	r2, pc, #4	@ (adr r2, 8008c94 <UART_SetConfig+0x4e4>)
 8008c90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c94:	08008cad 	.word	0x08008cad
 8008c98:	08008cb5 	.word	0x08008cb5
 8008c9c:	08008cbd 	.word	0x08008cbd
 8008ca0:	08008cc5 	.word	0x08008cc5
 8008ca4:	08008ccd 	.word	0x08008ccd
 8008ca8:	08008cd5 	.word	0x08008cd5
 8008cac:	2300      	movs	r3, #0
 8008cae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cb2:	e050      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008cb4:	2304      	movs	r3, #4
 8008cb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cba:	e04c      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008cbc:	2308      	movs	r3, #8
 8008cbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cc2:	e048      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008cc4:	2310      	movs	r3, #16
 8008cc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cca:	e044      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008ccc:	2320      	movs	r3, #32
 8008cce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cd2:	e040      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008cd4:	2340      	movs	r3, #64	@ 0x40
 8008cd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cda:	e03c      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008cdc:	2380      	movs	r3, #128	@ 0x80
 8008cde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ce2:	e038      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008ce4:	697b      	ldr	r3, [r7, #20]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	4a5b      	ldr	r2, [pc, #364]	@ (8008e58 <UART_SetConfig+0x6a8>)
 8008cea:	4293      	cmp	r3, r2
 8008cec:	d130      	bne.n	8008d50 <UART_SetConfig+0x5a0>
 8008cee:	4b57      	ldr	r3, [pc, #348]	@ (8008e4c <UART_SetConfig+0x69c>)
 8008cf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008cf2:	f003 0307 	and.w	r3, r3, #7
 8008cf6:	2b05      	cmp	r3, #5
 8008cf8:	d826      	bhi.n	8008d48 <UART_SetConfig+0x598>
 8008cfa:	a201      	add	r2, pc, #4	@ (adr r2, 8008d00 <UART_SetConfig+0x550>)
 8008cfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d00:	08008d19 	.word	0x08008d19
 8008d04:	08008d21 	.word	0x08008d21
 8008d08:	08008d29 	.word	0x08008d29
 8008d0c:	08008d31 	.word	0x08008d31
 8008d10:	08008d39 	.word	0x08008d39
 8008d14:	08008d41 	.word	0x08008d41
 8008d18:	2302      	movs	r3, #2
 8008d1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d1e:	e01a      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008d20:	2304      	movs	r3, #4
 8008d22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d26:	e016      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008d28:	2308      	movs	r3, #8
 8008d2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d2e:	e012      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008d30:	2310      	movs	r3, #16
 8008d32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d36:	e00e      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008d38:	2320      	movs	r3, #32
 8008d3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d3e:	e00a      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008d40:	2340      	movs	r3, #64	@ 0x40
 8008d42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d46:	e006      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008d48:	2380      	movs	r3, #128	@ 0x80
 8008d4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d4e:	e002      	b.n	8008d56 <UART_SetConfig+0x5a6>
 8008d50:	2380      	movs	r3, #128	@ 0x80
 8008d52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008d56:	697b      	ldr	r3, [r7, #20]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	4a3f      	ldr	r2, [pc, #252]	@ (8008e58 <UART_SetConfig+0x6a8>)
 8008d5c:	4293      	cmp	r3, r2
 8008d5e:	f040 80f8 	bne.w	8008f52 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008d62:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008d66:	2b20      	cmp	r3, #32
 8008d68:	dc46      	bgt.n	8008df8 <UART_SetConfig+0x648>
 8008d6a:	2b02      	cmp	r3, #2
 8008d6c:	f2c0 8082 	blt.w	8008e74 <UART_SetConfig+0x6c4>
 8008d70:	3b02      	subs	r3, #2
 8008d72:	2b1e      	cmp	r3, #30
 8008d74:	d87e      	bhi.n	8008e74 <UART_SetConfig+0x6c4>
 8008d76:	a201      	add	r2, pc, #4	@ (adr r2, 8008d7c <UART_SetConfig+0x5cc>)
 8008d78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d7c:	08008dff 	.word	0x08008dff
 8008d80:	08008e75 	.word	0x08008e75
 8008d84:	08008e07 	.word	0x08008e07
 8008d88:	08008e75 	.word	0x08008e75
 8008d8c:	08008e75 	.word	0x08008e75
 8008d90:	08008e75 	.word	0x08008e75
 8008d94:	08008e17 	.word	0x08008e17
 8008d98:	08008e75 	.word	0x08008e75
 8008d9c:	08008e75 	.word	0x08008e75
 8008da0:	08008e75 	.word	0x08008e75
 8008da4:	08008e75 	.word	0x08008e75
 8008da8:	08008e75 	.word	0x08008e75
 8008dac:	08008e75 	.word	0x08008e75
 8008db0:	08008e75 	.word	0x08008e75
 8008db4:	08008e27 	.word	0x08008e27
 8008db8:	08008e75 	.word	0x08008e75
 8008dbc:	08008e75 	.word	0x08008e75
 8008dc0:	08008e75 	.word	0x08008e75
 8008dc4:	08008e75 	.word	0x08008e75
 8008dc8:	08008e75 	.word	0x08008e75
 8008dcc:	08008e75 	.word	0x08008e75
 8008dd0:	08008e75 	.word	0x08008e75
 8008dd4:	08008e75 	.word	0x08008e75
 8008dd8:	08008e75 	.word	0x08008e75
 8008ddc:	08008e75 	.word	0x08008e75
 8008de0:	08008e75 	.word	0x08008e75
 8008de4:	08008e75 	.word	0x08008e75
 8008de8:	08008e75 	.word	0x08008e75
 8008dec:	08008e75 	.word	0x08008e75
 8008df0:	08008e75 	.word	0x08008e75
 8008df4:	08008e67 	.word	0x08008e67
 8008df8:	2b40      	cmp	r3, #64	@ 0x40
 8008dfa:	d037      	beq.n	8008e6c <UART_SetConfig+0x6bc>
 8008dfc:	e03a      	b.n	8008e74 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8008dfe:	f7fd ffb1 	bl	8006d64 <HAL_RCCEx_GetD3PCLK1Freq>
 8008e02:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008e04:	e03c      	b.n	8008e80 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008e06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	f7fd ffc0 	bl	8006d90 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e14:	e034      	b.n	8008e80 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008e16:	f107 0318 	add.w	r3, r7, #24
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	f7fe f90c 	bl	8007038 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008e20:	69fb      	ldr	r3, [r7, #28]
 8008e22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e24:	e02c      	b.n	8008e80 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008e26:	4b09      	ldr	r3, [pc, #36]	@ (8008e4c <UART_SetConfig+0x69c>)
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	f003 0320 	and.w	r3, r3, #32
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d016      	beq.n	8008e60 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008e32:	4b06      	ldr	r3, [pc, #24]	@ (8008e4c <UART_SetConfig+0x69c>)
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	08db      	lsrs	r3, r3, #3
 8008e38:	f003 0303 	and.w	r3, r3, #3
 8008e3c:	4a07      	ldr	r2, [pc, #28]	@ (8008e5c <UART_SetConfig+0x6ac>)
 8008e3e:	fa22 f303 	lsr.w	r3, r2, r3
 8008e42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008e44:	e01c      	b.n	8008e80 <UART_SetConfig+0x6d0>
 8008e46:	bf00      	nop
 8008e48:	40011400 	.word	0x40011400
 8008e4c:	58024400 	.word	0x58024400
 8008e50:	40007800 	.word	0x40007800
 8008e54:	40007c00 	.word	0x40007c00
 8008e58:	58000c00 	.word	0x58000c00
 8008e5c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8008e60:	4b9d      	ldr	r3, [pc, #628]	@ (80090d8 <UART_SetConfig+0x928>)
 8008e62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e64:	e00c      	b.n	8008e80 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008e66:	4b9d      	ldr	r3, [pc, #628]	@ (80090dc <UART_SetConfig+0x92c>)
 8008e68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e6a:	e009      	b.n	8008e80 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008e6c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008e70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e72:	e005      	b.n	8008e80 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8008e74:	2300      	movs	r3, #0
 8008e76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008e78:	2301      	movs	r3, #1
 8008e7a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008e7e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008e80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	f000 81de 	beq.w	8009244 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008e88:	697b      	ldr	r3, [r7, #20]
 8008e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e8c:	4a94      	ldr	r2, [pc, #592]	@ (80090e0 <UART_SetConfig+0x930>)
 8008e8e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008e92:	461a      	mov	r2, r3
 8008e94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e96:	fbb3 f3f2 	udiv	r3, r3, r2
 8008e9a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008e9c:	697b      	ldr	r3, [r7, #20]
 8008e9e:	685a      	ldr	r2, [r3, #4]
 8008ea0:	4613      	mov	r3, r2
 8008ea2:	005b      	lsls	r3, r3, #1
 8008ea4:	4413      	add	r3, r2
 8008ea6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ea8:	429a      	cmp	r2, r3
 8008eaa:	d305      	bcc.n	8008eb8 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008eac:	697b      	ldr	r3, [r7, #20]
 8008eae:	685b      	ldr	r3, [r3, #4]
 8008eb0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008eb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008eb4:	429a      	cmp	r2, r3
 8008eb6:	d903      	bls.n	8008ec0 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8008eb8:	2301      	movs	r3, #1
 8008eba:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008ebe:	e1c1      	b.n	8009244 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008ec0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ec2:	2200      	movs	r2, #0
 8008ec4:	60bb      	str	r3, [r7, #8]
 8008ec6:	60fa      	str	r2, [r7, #12]
 8008ec8:	697b      	ldr	r3, [r7, #20]
 8008eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ecc:	4a84      	ldr	r2, [pc, #528]	@ (80090e0 <UART_SetConfig+0x930>)
 8008ece:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008ed2:	b29b      	uxth	r3, r3
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	603b      	str	r3, [r7, #0]
 8008ed8:	607a      	str	r2, [r7, #4]
 8008eda:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ede:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008ee2:	f7f7 fa55 	bl	8000390 <__aeabi_uldivmod>
 8008ee6:	4602      	mov	r2, r0
 8008ee8:	460b      	mov	r3, r1
 8008eea:	4610      	mov	r0, r2
 8008eec:	4619      	mov	r1, r3
 8008eee:	f04f 0200 	mov.w	r2, #0
 8008ef2:	f04f 0300 	mov.w	r3, #0
 8008ef6:	020b      	lsls	r3, r1, #8
 8008ef8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008efc:	0202      	lsls	r2, r0, #8
 8008efe:	6979      	ldr	r1, [r7, #20]
 8008f00:	6849      	ldr	r1, [r1, #4]
 8008f02:	0849      	lsrs	r1, r1, #1
 8008f04:	2000      	movs	r0, #0
 8008f06:	460c      	mov	r4, r1
 8008f08:	4605      	mov	r5, r0
 8008f0a:	eb12 0804 	adds.w	r8, r2, r4
 8008f0e:	eb43 0905 	adc.w	r9, r3, r5
 8008f12:	697b      	ldr	r3, [r7, #20]
 8008f14:	685b      	ldr	r3, [r3, #4]
 8008f16:	2200      	movs	r2, #0
 8008f18:	469a      	mov	sl, r3
 8008f1a:	4693      	mov	fp, r2
 8008f1c:	4652      	mov	r2, sl
 8008f1e:	465b      	mov	r3, fp
 8008f20:	4640      	mov	r0, r8
 8008f22:	4649      	mov	r1, r9
 8008f24:	f7f7 fa34 	bl	8000390 <__aeabi_uldivmod>
 8008f28:	4602      	mov	r2, r0
 8008f2a:	460b      	mov	r3, r1
 8008f2c:	4613      	mov	r3, r2
 8008f2e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008f30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f32:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008f36:	d308      	bcc.n	8008f4a <UART_SetConfig+0x79a>
 8008f38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f3a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008f3e:	d204      	bcs.n	8008f4a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8008f40:	697b      	ldr	r3, [r7, #20]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008f46:	60da      	str	r2, [r3, #12]
 8008f48:	e17c      	b.n	8009244 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8008f4a:	2301      	movs	r3, #1
 8008f4c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008f50:	e178      	b.n	8009244 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008f52:	697b      	ldr	r3, [r7, #20]
 8008f54:	69db      	ldr	r3, [r3, #28]
 8008f56:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008f5a:	f040 80c5 	bne.w	80090e8 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8008f5e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008f62:	2b20      	cmp	r3, #32
 8008f64:	dc48      	bgt.n	8008ff8 <UART_SetConfig+0x848>
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	db7b      	blt.n	8009062 <UART_SetConfig+0x8b2>
 8008f6a:	2b20      	cmp	r3, #32
 8008f6c:	d879      	bhi.n	8009062 <UART_SetConfig+0x8b2>
 8008f6e:	a201      	add	r2, pc, #4	@ (adr r2, 8008f74 <UART_SetConfig+0x7c4>)
 8008f70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f74:	08008fff 	.word	0x08008fff
 8008f78:	08009007 	.word	0x08009007
 8008f7c:	08009063 	.word	0x08009063
 8008f80:	08009063 	.word	0x08009063
 8008f84:	0800900f 	.word	0x0800900f
 8008f88:	08009063 	.word	0x08009063
 8008f8c:	08009063 	.word	0x08009063
 8008f90:	08009063 	.word	0x08009063
 8008f94:	0800901f 	.word	0x0800901f
 8008f98:	08009063 	.word	0x08009063
 8008f9c:	08009063 	.word	0x08009063
 8008fa0:	08009063 	.word	0x08009063
 8008fa4:	08009063 	.word	0x08009063
 8008fa8:	08009063 	.word	0x08009063
 8008fac:	08009063 	.word	0x08009063
 8008fb0:	08009063 	.word	0x08009063
 8008fb4:	0800902f 	.word	0x0800902f
 8008fb8:	08009063 	.word	0x08009063
 8008fbc:	08009063 	.word	0x08009063
 8008fc0:	08009063 	.word	0x08009063
 8008fc4:	08009063 	.word	0x08009063
 8008fc8:	08009063 	.word	0x08009063
 8008fcc:	08009063 	.word	0x08009063
 8008fd0:	08009063 	.word	0x08009063
 8008fd4:	08009063 	.word	0x08009063
 8008fd8:	08009063 	.word	0x08009063
 8008fdc:	08009063 	.word	0x08009063
 8008fe0:	08009063 	.word	0x08009063
 8008fe4:	08009063 	.word	0x08009063
 8008fe8:	08009063 	.word	0x08009063
 8008fec:	08009063 	.word	0x08009063
 8008ff0:	08009063 	.word	0x08009063
 8008ff4:	08009055 	.word	0x08009055
 8008ff8:	2b40      	cmp	r3, #64	@ 0x40
 8008ffa:	d02e      	beq.n	800905a <UART_SetConfig+0x8aa>
 8008ffc:	e031      	b.n	8009062 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008ffe:	f7fb fefb 	bl	8004df8 <HAL_RCC_GetPCLK1Freq>
 8009002:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009004:	e033      	b.n	800906e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009006:	f7fb ff0d 	bl	8004e24 <HAL_RCC_GetPCLK2Freq>
 800900a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800900c:	e02f      	b.n	800906e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800900e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009012:	4618      	mov	r0, r3
 8009014:	f7fd febc 	bl	8006d90 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800901a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800901c:	e027      	b.n	800906e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800901e:	f107 0318 	add.w	r3, r7, #24
 8009022:	4618      	mov	r0, r3
 8009024:	f7fe f808 	bl	8007038 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009028:	69fb      	ldr	r3, [r7, #28]
 800902a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800902c:	e01f      	b.n	800906e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800902e:	4b2d      	ldr	r3, [pc, #180]	@ (80090e4 <UART_SetConfig+0x934>)
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	f003 0320 	and.w	r3, r3, #32
 8009036:	2b00      	cmp	r3, #0
 8009038:	d009      	beq.n	800904e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800903a:	4b2a      	ldr	r3, [pc, #168]	@ (80090e4 <UART_SetConfig+0x934>)
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	08db      	lsrs	r3, r3, #3
 8009040:	f003 0303 	and.w	r3, r3, #3
 8009044:	4a24      	ldr	r2, [pc, #144]	@ (80090d8 <UART_SetConfig+0x928>)
 8009046:	fa22 f303 	lsr.w	r3, r2, r3
 800904a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800904c:	e00f      	b.n	800906e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800904e:	4b22      	ldr	r3, [pc, #136]	@ (80090d8 <UART_SetConfig+0x928>)
 8009050:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009052:	e00c      	b.n	800906e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009054:	4b21      	ldr	r3, [pc, #132]	@ (80090dc <UART_SetConfig+0x92c>)
 8009056:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009058:	e009      	b.n	800906e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800905a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800905e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009060:	e005      	b.n	800906e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8009062:	2300      	movs	r3, #0
 8009064:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009066:	2301      	movs	r3, #1
 8009068:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800906c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800906e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009070:	2b00      	cmp	r3, #0
 8009072:	f000 80e7 	beq.w	8009244 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009076:	697b      	ldr	r3, [r7, #20]
 8009078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800907a:	4a19      	ldr	r2, [pc, #100]	@ (80090e0 <UART_SetConfig+0x930>)
 800907c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009080:	461a      	mov	r2, r3
 8009082:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009084:	fbb3 f3f2 	udiv	r3, r3, r2
 8009088:	005a      	lsls	r2, r3, #1
 800908a:	697b      	ldr	r3, [r7, #20]
 800908c:	685b      	ldr	r3, [r3, #4]
 800908e:	085b      	lsrs	r3, r3, #1
 8009090:	441a      	add	r2, r3
 8009092:	697b      	ldr	r3, [r7, #20]
 8009094:	685b      	ldr	r3, [r3, #4]
 8009096:	fbb2 f3f3 	udiv	r3, r2, r3
 800909a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800909c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800909e:	2b0f      	cmp	r3, #15
 80090a0:	d916      	bls.n	80090d0 <UART_SetConfig+0x920>
 80090a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80090a8:	d212      	bcs.n	80090d0 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80090aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090ac:	b29b      	uxth	r3, r3
 80090ae:	f023 030f 	bic.w	r3, r3, #15
 80090b2:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80090b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090b6:	085b      	lsrs	r3, r3, #1
 80090b8:	b29b      	uxth	r3, r3
 80090ba:	f003 0307 	and.w	r3, r3, #7
 80090be:	b29a      	uxth	r2, r3
 80090c0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80090c2:	4313      	orrs	r3, r2
 80090c4:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80090c6:	697b      	ldr	r3, [r7, #20]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80090cc:	60da      	str	r2, [r3, #12]
 80090ce:	e0b9      	b.n	8009244 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80090d0:	2301      	movs	r3, #1
 80090d2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80090d6:	e0b5      	b.n	8009244 <UART_SetConfig+0xa94>
 80090d8:	03d09000 	.word	0x03d09000
 80090dc:	003d0900 	.word	0x003d0900
 80090e0:	0800b154 	.word	0x0800b154
 80090e4:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80090e8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80090ec:	2b20      	cmp	r3, #32
 80090ee:	dc49      	bgt.n	8009184 <UART_SetConfig+0x9d4>
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	db7c      	blt.n	80091ee <UART_SetConfig+0xa3e>
 80090f4:	2b20      	cmp	r3, #32
 80090f6:	d87a      	bhi.n	80091ee <UART_SetConfig+0xa3e>
 80090f8:	a201      	add	r2, pc, #4	@ (adr r2, 8009100 <UART_SetConfig+0x950>)
 80090fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090fe:	bf00      	nop
 8009100:	0800918b 	.word	0x0800918b
 8009104:	08009193 	.word	0x08009193
 8009108:	080091ef 	.word	0x080091ef
 800910c:	080091ef 	.word	0x080091ef
 8009110:	0800919b 	.word	0x0800919b
 8009114:	080091ef 	.word	0x080091ef
 8009118:	080091ef 	.word	0x080091ef
 800911c:	080091ef 	.word	0x080091ef
 8009120:	080091ab 	.word	0x080091ab
 8009124:	080091ef 	.word	0x080091ef
 8009128:	080091ef 	.word	0x080091ef
 800912c:	080091ef 	.word	0x080091ef
 8009130:	080091ef 	.word	0x080091ef
 8009134:	080091ef 	.word	0x080091ef
 8009138:	080091ef 	.word	0x080091ef
 800913c:	080091ef 	.word	0x080091ef
 8009140:	080091bb 	.word	0x080091bb
 8009144:	080091ef 	.word	0x080091ef
 8009148:	080091ef 	.word	0x080091ef
 800914c:	080091ef 	.word	0x080091ef
 8009150:	080091ef 	.word	0x080091ef
 8009154:	080091ef 	.word	0x080091ef
 8009158:	080091ef 	.word	0x080091ef
 800915c:	080091ef 	.word	0x080091ef
 8009160:	080091ef 	.word	0x080091ef
 8009164:	080091ef 	.word	0x080091ef
 8009168:	080091ef 	.word	0x080091ef
 800916c:	080091ef 	.word	0x080091ef
 8009170:	080091ef 	.word	0x080091ef
 8009174:	080091ef 	.word	0x080091ef
 8009178:	080091ef 	.word	0x080091ef
 800917c:	080091ef 	.word	0x080091ef
 8009180:	080091e1 	.word	0x080091e1
 8009184:	2b40      	cmp	r3, #64	@ 0x40
 8009186:	d02e      	beq.n	80091e6 <UART_SetConfig+0xa36>
 8009188:	e031      	b.n	80091ee <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800918a:	f7fb fe35 	bl	8004df8 <HAL_RCC_GetPCLK1Freq>
 800918e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009190:	e033      	b.n	80091fa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009192:	f7fb fe47 	bl	8004e24 <HAL_RCC_GetPCLK2Freq>
 8009196:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009198:	e02f      	b.n	80091fa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800919a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800919e:	4618      	mov	r0, r3
 80091a0:	f7fd fdf6 	bl	8006d90 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80091a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80091a8:	e027      	b.n	80091fa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80091aa:	f107 0318 	add.w	r3, r7, #24
 80091ae:	4618      	mov	r0, r3
 80091b0:	f7fd ff42 	bl	8007038 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80091b4:	69fb      	ldr	r3, [r7, #28]
 80091b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80091b8:	e01f      	b.n	80091fa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80091ba:	4b2d      	ldr	r3, [pc, #180]	@ (8009270 <UART_SetConfig+0xac0>)
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	f003 0320 	and.w	r3, r3, #32
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d009      	beq.n	80091da <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80091c6:	4b2a      	ldr	r3, [pc, #168]	@ (8009270 <UART_SetConfig+0xac0>)
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	08db      	lsrs	r3, r3, #3
 80091cc:	f003 0303 	and.w	r3, r3, #3
 80091d0:	4a28      	ldr	r2, [pc, #160]	@ (8009274 <UART_SetConfig+0xac4>)
 80091d2:	fa22 f303 	lsr.w	r3, r2, r3
 80091d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80091d8:	e00f      	b.n	80091fa <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80091da:	4b26      	ldr	r3, [pc, #152]	@ (8009274 <UART_SetConfig+0xac4>)
 80091dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80091de:	e00c      	b.n	80091fa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80091e0:	4b25      	ldr	r3, [pc, #148]	@ (8009278 <UART_SetConfig+0xac8>)
 80091e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80091e4:	e009      	b.n	80091fa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80091e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80091ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80091ec:	e005      	b.n	80091fa <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80091ee:	2300      	movs	r3, #0
 80091f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80091f2:	2301      	movs	r3, #1
 80091f4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80091f8:	bf00      	nop
    }

    if (pclk != 0U)
 80091fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d021      	beq.n	8009244 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009200:	697b      	ldr	r3, [r7, #20]
 8009202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009204:	4a1d      	ldr	r2, [pc, #116]	@ (800927c <UART_SetConfig+0xacc>)
 8009206:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800920a:	461a      	mov	r2, r3
 800920c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800920e:	fbb3 f2f2 	udiv	r2, r3, r2
 8009212:	697b      	ldr	r3, [r7, #20]
 8009214:	685b      	ldr	r3, [r3, #4]
 8009216:	085b      	lsrs	r3, r3, #1
 8009218:	441a      	add	r2, r3
 800921a:	697b      	ldr	r3, [r7, #20]
 800921c:	685b      	ldr	r3, [r3, #4]
 800921e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009222:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009224:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009226:	2b0f      	cmp	r3, #15
 8009228:	d909      	bls.n	800923e <UART_SetConfig+0xa8e>
 800922a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800922c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009230:	d205      	bcs.n	800923e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009232:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009234:	b29a      	uxth	r2, r3
 8009236:	697b      	ldr	r3, [r7, #20]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	60da      	str	r2, [r3, #12]
 800923c:	e002      	b.n	8009244 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800923e:	2301      	movs	r3, #1
 8009240:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009244:	697b      	ldr	r3, [r7, #20]
 8009246:	2201      	movs	r2, #1
 8009248:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800924c:	697b      	ldr	r3, [r7, #20]
 800924e:	2201      	movs	r2, #1
 8009250:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009254:	697b      	ldr	r3, [r7, #20]
 8009256:	2200      	movs	r2, #0
 8009258:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800925a:	697b      	ldr	r3, [r7, #20]
 800925c:	2200      	movs	r2, #0
 800925e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009260:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8009264:	4618      	mov	r0, r3
 8009266:	3748      	adds	r7, #72	@ 0x48
 8009268:	46bd      	mov	sp, r7
 800926a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800926e:	bf00      	nop
 8009270:	58024400 	.word	0x58024400
 8009274:	03d09000 	.word	0x03d09000
 8009278:	003d0900 	.word	0x003d0900
 800927c:	0800b154 	.word	0x0800b154

08009280 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009280:	b480      	push	{r7}
 8009282:	b083      	sub	sp, #12
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800928c:	f003 0308 	and.w	r3, r3, #8
 8009290:	2b00      	cmp	r3, #0
 8009292:	d00a      	beq.n	80092aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	685b      	ldr	r3, [r3, #4]
 800929a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	430a      	orrs	r2, r1
 80092a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092ae:	f003 0301 	and.w	r3, r3, #1
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d00a      	beq.n	80092cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	685b      	ldr	r3, [r3, #4]
 80092bc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	430a      	orrs	r2, r1
 80092ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092d0:	f003 0302 	and.w	r3, r3, #2
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d00a      	beq.n	80092ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	685b      	ldr	r3, [r3, #4]
 80092de:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	430a      	orrs	r2, r1
 80092ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092f2:	f003 0304 	and.w	r3, r3, #4
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d00a      	beq.n	8009310 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	685b      	ldr	r3, [r3, #4]
 8009300:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	430a      	orrs	r2, r1
 800930e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009314:	f003 0310 	and.w	r3, r3, #16
 8009318:	2b00      	cmp	r3, #0
 800931a:	d00a      	beq.n	8009332 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	689b      	ldr	r3, [r3, #8]
 8009322:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	430a      	orrs	r2, r1
 8009330:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009336:	f003 0320 	and.w	r3, r3, #32
 800933a:	2b00      	cmp	r3, #0
 800933c:	d00a      	beq.n	8009354 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	689b      	ldr	r3, [r3, #8]
 8009344:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	430a      	orrs	r2, r1
 8009352:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009358:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800935c:	2b00      	cmp	r3, #0
 800935e:	d01a      	beq.n	8009396 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	685b      	ldr	r3, [r3, #4]
 8009366:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	430a      	orrs	r2, r1
 8009374:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800937a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800937e:	d10a      	bne.n	8009396 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	685b      	ldr	r3, [r3, #4]
 8009386:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	430a      	orrs	r2, r1
 8009394:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800939a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d00a      	beq.n	80093b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	685b      	ldr	r3, [r3, #4]
 80093a8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	430a      	orrs	r2, r1
 80093b6:	605a      	str	r2, [r3, #4]
  }
}
 80093b8:	bf00      	nop
 80093ba:	370c      	adds	r7, #12
 80093bc:	46bd      	mov	sp, r7
 80093be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c2:	4770      	bx	lr

080093c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80093c4:	b580      	push	{r7, lr}
 80093c6:	b098      	sub	sp, #96	@ 0x60
 80093c8:	af02      	add	r7, sp, #8
 80093ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	2200      	movs	r2, #0
 80093d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80093d4:	f7f7 f9f8 	bl	80007c8 <HAL_GetTick>
 80093d8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	f003 0308 	and.w	r3, r3, #8
 80093e4:	2b08      	cmp	r3, #8
 80093e6:	d12f      	bne.n	8009448 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80093e8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80093ec:	9300      	str	r3, [sp, #0]
 80093ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80093f0:	2200      	movs	r2, #0
 80093f2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80093f6:	6878      	ldr	r0, [r7, #4]
 80093f8:	f000 f88e 	bl	8009518 <UART_WaitOnFlagUntilTimeout>
 80093fc:	4603      	mov	r3, r0
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d022      	beq.n	8009448 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009408:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800940a:	e853 3f00 	ldrex	r3, [r3]
 800940e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009410:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009412:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009416:	653b      	str	r3, [r7, #80]	@ 0x50
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	461a      	mov	r2, r3
 800941e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009420:	647b      	str	r3, [r7, #68]	@ 0x44
 8009422:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009424:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009426:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009428:	e841 2300 	strex	r3, r2, [r1]
 800942c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800942e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009430:	2b00      	cmp	r3, #0
 8009432:	d1e6      	bne.n	8009402 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	2220      	movs	r2, #32
 8009438:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	2200      	movs	r2, #0
 8009440:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009444:	2303      	movs	r3, #3
 8009446:	e063      	b.n	8009510 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	f003 0304 	and.w	r3, r3, #4
 8009452:	2b04      	cmp	r3, #4
 8009454:	d149      	bne.n	80094ea <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009456:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800945a:	9300      	str	r3, [sp, #0]
 800945c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800945e:	2200      	movs	r2, #0
 8009460:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009464:	6878      	ldr	r0, [r7, #4]
 8009466:	f000 f857 	bl	8009518 <UART_WaitOnFlagUntilTimeout>
 800946a:	4603      	mov	r3, r0
 800946c:	2b00      	cmp	r3, #0
 800946e:	d03c      	beq.n	80094ea <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009478:	e853 3f00 	ldrex	r3, [r3]
 800947c:	623b      	str	r3, [r7, #32]
   return(result);
 800947e:	6a3b      	ldr	r3, [r7, #32]
 8009480:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009484:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	461a      	mov	r2, r3
 800948c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800948e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009490:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009492:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009494:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009496:	e841 2300 	strex	r3, r2, [r1]
 800949a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800949c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d1e6      	bne.n	8009470 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	3308      	adds	r3, #8
 80094a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094aa:	693b      	ldr	r3, [r7, #16]
 80094ac:	e853 3f00 	ldrex	r3, [r3]
 80094b0:	60fb      	str	r3, [r7, #12]
   return(result);
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	f023 0301 	bic.w	r3, r3, #1
 80094b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	3308      	adds	r3, #8
 80094c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80094c2:	61fa      	str	r2, [r7, #28]
 80094c4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094c6:	69b9      	ldr	r1, [r7, #24]
 80094c8:	69fa      	ldr	r2, [r7, #28]
 80094ca:	e841 2300 	strex	r3, r2, [r1]
 80094ce:	617b      	str	r3, [r7, #20]
   return(result);
 80094d0:	697b      	ldr	r3, [r7, #20]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d1e5      	bne.n	80094a2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	2220      	movs	r2, #32
 80094da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	2200      	movs	r2, #0
 80094e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80094e6:	2303      	movs	r3, #3
 80094e8:	e012      	b.n	8009510 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	2220      	movs	r2, #32
 80094ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	2220      	movs	r2, #32
 80094f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	2200      	movs	r2, #0
 80094fe:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	2200      	movs	r2, #0
 8009504:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	2200      	movs	r2, #0
 800950a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800950e:	2300      	movs	r3, #0
}
 8009510:	4618      	mov	r0, r3
 8009512:	3758      	adds	r7, #88	@ 0x58
 8009514:	46bd      	mov	sp, r7
 8009516:	bd80      	pop	{r7, pc}

08009518 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009518:	b580      	push	{r7, lr}
 800951a:	b084      	sub	sp, #16
 800951c:	af00      	add	r7, sp, #0
 800951e:	60f8      	str	r0, [r7, #12]
 8009520:	60b9      	str	r1, [r7, #8]
 8009522:	603b      	str	r3, [r7, #0]
 8009524:	4613      	mov	r3, r2
 8009526:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009528:	e04f      	b.n	80095ca <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800952a:	69bb      	ldr	r3, [r7, #24]
 800952c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009530:	d04b      	beq.n	80095ca <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009532:	f7f7 f949 	bl	80007c8 <HAL_GetTick>
 8009536:	4602      	mov	r2, r0
 8009538:	683b      	ldr	r3, [r7, #0]
 800953a:	1ad3      	subs	r3, r2, r3
 800953c:	69ba      	ldr	r2, [r7, #24]
 800953e:	429a      	cmp	r2, r3
 8009540:	d302      	bcc.n	8009548 <UART_WaitOnFlagUntilTimeout+0x30>
 8009542:	69bb      	ldr	r3, [r7, #24]
 8009544:	2b00      	cmp	r3, #0
 8009546:	d101      	bne.n	800954c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009548:	2303      	movs	r3, #3
 800954a:	e04e      	b.n	80095ea <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	f003 0304 	and.w	r3, r3, #4
 8009556:	2b00      	cmp	r3, #0
 8009558:	d037      	beq.n	80095ca <UART_WaitOnFlagUntilTimeout+0xb2>
 800955a:	68bb      	ldr	r3, [r7, #8]
 800955c:	2b80      	cmp	r3, #128	@ 0x80
 800955e:	d034      	beq.n	80095ca <UART_WaitOnFlagUntilTimeout+0xb2>
 8009560:	68bb      	ldr	r3, [r7, #8]
 8009562:	2b40      	cmp	r3, #64	@ 0x40
 8009564:	d031      	beq.n	80095ca <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	69db      	ldr	r3, [r3, #28]
 800956c:	f003 0308 	and.w	r3, r3, #8
 8009570:	2b08      	cmp	r3, #8
 8009572:	d110      	bne.n	8009596 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	2208      	movs	r2, #8
 800957a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800957c:	68f8      	ldr	r0, [r7, #12]
 800957e:	f000 f839 	bl	80095f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	2208      	movs	r2, #8
 8009586:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	2200      	movs	r2, #0
 800958e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009592:	2301      	movs	r3, #1
 8009594:	e029      	b.n	80095ea <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	69db      	ldr	r3, [r3, #28]
 800959c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80095a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80095a4:	d111      	bne.n	80095ca <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80095ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80095b0:	68f8      	ldr	r0, [r7, #12]
 80095b2:	f000 f81f 	bl	80095f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	2220      	movs	r2, #32
 80095ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	2200      	movs	r2, #0
 80095c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80095c6:	2303      	movs	r3, #3
 80095c8:	e00f      	b.n	80095ea <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	69da      	ldr	r2, [r3, #28]
 80095d0:	68bb      	ldr	r3, [r7, #8]
 80095d2:	4013      	ands	r3, r2
 80095d4:	68ba      	ldr	r2, [r7, #8]
 80095d6:	429a      	cmp	r2, r3
 80095d8:	bf0c      	ite	eq
 80095da:	2301      	moveq	r3, #1
 80095dc:	2300      	movne	r3, #0
 80095de:	b2db      	uxtb	r3, r3
 80095e0:	461a      	mov	r2, r3
 80095e2:	79fb      	ldrb	r3, [r7, #7]
 80095e4:	429a      	cmp	r2, r3
 80095e6:	d0a0      	beq.n	800952a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80095e8:	2300      	movs	r3, #0
}
 80095ea:	4618      	mov	r0, r3
 80095ec:	3710      	adds	r7, #16
 80095ee:	46bd      	mov	sp, r7
 80095f0:	bd80      	pop	{r7, pc}
	...

080095f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80095f4:	b480      	push	{r7}
 80095f6:	b095      	sub	sp, #84	@ 0x54
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009602:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009604:	e853 3f00 	ldrex	r3, [r3]
 8009608:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800960a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800960c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009610:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	461a      	mov	r2, r3
 8009618:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800961a:	643b      	str	r3, [r7, #64]	@ 0x40
 800961c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800961e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009620:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009622:	e841 2300 	strex	r3, r2, [r1]
 8009626:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800962a:	2b00      	cmp	r3, #0
 800962c:	d1e6      	bne.n	80095fc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	3308      	adds	r3, #8
 8009634:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009636:	6a3b      	ldr	r3, [r7, #32]
 8009638:	e853 3f00 	ldrex	r3, [r3]
 800963c:	61fb      	str	r3, [r7, #28]
   return(result);
 800963e:	69fa      	ldr	r2, [r7, #28]
 8009640:	4b1e      	ldr	r3, [pc, #120]	@ (80096bc <UART_EndRxTransfer+0xc8>)
 8009642:	4013      	ands	r3, r2
 8009644:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	3308      	adds	r3, #8
 800964c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800964e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009650:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009652:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009654:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009656:	e841 2300 	strex	r3, r2, [r1]
 800965a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800965c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800965e:	2b00      	cmp	r3, #0
 8009660:	d1e5      	bne.n	800962e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009666:	2b01      	cmp	r3, #1
 8009668:	d118      	bne.n	800969c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	e853 3f00 	ldrex	r3, [r3]
 8009676:	60bb      	str	r3, [r7, #8]
   return(result);
 8009678:	68bb      	ldr	r3, [r7, #8]
 800967a:	f023 0310 	bic.w	r3, r3, #16
 800967e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	461a      	mov	r2, r3
 8009686:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009688:	61bb      	str	r3, [r7, #24]
 800968a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800968c:	6979      	ldr	r1, [r7, #20]
 800968e:	69ba      	ldr	r2, [r7, #24]
 8009690:	e841 2300 	strex	r3, r2, [r1]
 8009694:	613b      	str	r3, [r7, #16]
   return(result);
 8009696:	693b      	ldr	r3, [r7, #16]
 8009698:	2b00      	cmp	r3, #0
 800969a:	d1e6      	bne.n	800966a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	2220      	movs	r2, #32
 80096a0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	2200      	movs	r2, #0
 80096a8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2200      	movs	r2, #0
 80096ae:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80096b0:	bf00      	nop
 80096b2:	3754      	adds	r7, #84	@ 0x54
 80096b4:	46bd      	mov	sp, r7
 80096b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ba:	4770      	bx	lr
 80096bc:	effffffe 	.word	0xeffffffe

080096c0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80096c0:	b480      	push	{r7}
 80096c2:	b085      	sub	sp, #20
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80096ce:	2b01      	cmp	r3, #1
 80096d0:	d101      	bne.n	80096d6 <HAL_UARTEx_DisableFifoMode+0x16>
 80096d2:	2302      	movs	r3, #2
 80096d4:	e027      	b.n	8009726 <HAL_UARTEx_DisableFifoMode+0x66>
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	2201      	movs	r2, #1
 80096da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	2224      	movs	r2, #36	@ 0x24
 80096e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	681a      	ldr	r2, [r3, #0]
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	f022 0201 	bic.w	r2, r2, #1
 80096fc:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009704:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	2200      	movs	r2, #0
 800970a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	68fa      	ldr	r2, [r7, #12]
 8009712:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	2220      	movs	r2, #32
 8009718:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	2200      	movs	r2, #0
 8009720:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009724:	2300      	movs	r3, #0
}
 8009726:	4618      	mov	r0, r3
 8009728:	3714      	adds	r7, #20
 800972a:	46bd      	mov	sp, r7
 800972c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009730:	4770      	bx	lr

08009732 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009732:	b580      	push	{r7, lr}
 8009734:	b084      	sub	sp, #16
 8009736:	af00      	add	r7, sp, #0
 8009738:	6078      	str	r0, [r7, #4]
 800973a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009742:	2b01      	cmp	r3, #1
 8009744:	d101      	bne.n	800974a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009746:	2302      	movs	r3, #2
 8009748:	e02d      	b.n	80097a6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	2201      	movs	r2, #1
 800974e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	2224      	movs	r2, #36	@ 0x24
 8009756:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	681a      	ldr	r2, [r3, #0]
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	f022 0201 	bic.w	r2, r2, #1
 8009770:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	689b      	ldr	r3, [r3, #8]
 8009778:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	683a      	ldr	r2, [r7, #0]
 8009782:	430a      	orrs	r2, r1
 8009784:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009786:	6878      	ldr	r0, [r7, #4]
 8009788:	f000 f850 	bl	800982c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	68fa      	ldr	r2, [r7, #12]
 8009792:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	2220      	movs	r2, #32
 8009798:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	2200      	movs	r2, #0
 80097a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80097a4:	2300      	movs	r3, #0
}
 80097a6:	4618      	mov	r0, r3
 80097a8:	3710      	adds	r7, #16
 80097aa:	46bd      	mov	sp, r7
 80097ac:	bd80      	pop	{r7, pc}

080097ae <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80097ae:	b580      	push	{r7, lr}
 80097b0:	b084      	sub	sp, #16
 80097b2:	af00      	add	r7, sp, #0
 80097b4:	6078      	str	r0, [r7, #4]
 80097b6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80097be:	2b01      	cmp	r3, #1
 80097c0:	d101      	bne.n	80097c6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80097c2:	2302      	movs	r3, #2
 80097c4:	e02d      	b.n	8009822 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	2201      	movs	r2, #1
 80097ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	2224      	movs	r2, #36	@ 0x24
 80097d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	681a      	ldr	r2, [r3, #0]
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	f022 0201 	bic.w	r2, r2, #1
 80097ec:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	689b      	ldr	r3, [r3, #8]
 80097f4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	683a      	ldr	r2, [r7, #0]
 80097fe:	430a      	orrs	r2, r1
 8009800:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009802:	6878      	ldr	r0, [r7, #4]
 8009804:	f000 f812 	bl	800982c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	68fa      	ldr	r2, [r7, #12]
 800980e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	2220      	movs	r2, #32
 8009814:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	2200      	movs	r2, #0
 800981c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009820:	2300      	movs	r3, #0
}
 8009822:	4618      	mov	r0, r3
 8009824:	3710      	adds	r7, #16
 8009826:	46bd      	mov	sp, r7
 8009828:	bd80      	pop	{r7, pc}
	...

0800982c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800982c:	b480      	push	{r7}
 800982e:	b085      	sub	sp, #20
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009838:	2b00      	cmp	r3, #0
 800983a:	d108      	bne.n	800984e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	2201      	movs	r2, #1
 8009840:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	2201      	movs	r2, #1
 8009848:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800984c:	e031      	b.n	80098b2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800984e:	2310      	movs	r3, #16
 8009850:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009852:	2310      	movs	r3, #16
 8009854:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	689b      	ldr	r3, [r3, #8]
 800985c:	0e5b      	lsrs	r3, r3, #25
 800985e:	b2db      	uxtb	r3, r3
 8009860:	f003 0307 	and.w	r3, r3, #7
 8009864:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	689b      	ldr	r3, [r3, #8]
 800986c:	0f5b      	lsrs	r3, r3, #29
 800986e:	b2db      	uxtb	r3, r3
 8009870:	f003 0307 	and.w	r3, r3, #7
 8009874:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009876:	7bbb      	ldrb	r3, [r7, #14]
 8009878:	7b3a      	ldrb	r2, [r7, #12]
 800987a:	4911      	ldr	r1, [pc, #68]	@ (80098c0 <UARTEx_SetNbDataToProcess+0x94>)
 800987c:	5c8a      	ldrb	r2, [r1, r2]
 800987e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009882:	7b3a      	ldrb	r2, [r7, #12]
 8009884:	490f      	ldr	r1, [pc, #60]	@ (80098c4 <UARTEx_SetNbDataToProcess+0x98>)
 8009886:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009888:	fb93 f3f2 	sdiv	r3, r3, r2
 800988c:	b29a      	uxth	r2, r3
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009894:	7bfb      	ldrb	r3, [r7, #15]
 8009896:	7b7a      	ldrb	r2, [r7, #13]
 8009898:	4909      	ldr	r1, [pc, #36]	@ (80098c0 <UARTEx_SetNbDataToProcess+0x94>)
 800989a:	5c8a      	ldrb	r2, [r1, r2]
 800989c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80098a0:	7b7a      	ldrb	r2, [r7, #13]
 80098a2:	4908      	ldr	r1, [pc, #32]	@ (80098c4 <UARTEx_SetNbDataToProcess+0x98>)
 80098a4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80098a6:	fb93 f3f2 	sdiv	r3, r3, r2
 80098aa:	b29a      	uxth	r2, r3
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80098b2:	bf00      	nop
 80098b4:	3714      	adds	r7, #20
 80098b6:	46bd      	mov	sp, r7
 80098b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098bc:	4770      	bx	lr
 80098be:	bf00      	nop
 80098c0:	0800b16c 	.word	0x0800b16c
 80098c4:	0800b174 	.word	0x0800b174

080098c8 <audio_fill_samples>:
  -14732, -14010, -13279, -12539, -11793, -11039, -10278, -9512, -8739,
  -7962, -7179, -6393, -5602, -4808, -4011, -3212, -2410, -1608, -804
};

static void audio_fill_samples(uint32_t frame_offset, uint32_t frame_count)
{
 80098c8:	b480      	push	{r7}
 80098ca:	b087      	sub	sp, #28
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	6078      	str	r0, [r7, #4]
 80098d0:	6039      	str	r1, [r7, #0]
  uint32_t index = frame_offset * AUDIO_CHANNELS;
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	009b      	lsls	r3, r3, #2
 80098d6:	617b      	str	r3, [r7, #20]

  for (uint32_t frame = 0; frame < frame_count; ++frame)
 80098d8:	2300      	movs	r3, #0
 80098da:	613b      	str	r3, [r7, #16]
 80098dc:	e02e      	b.n	800993c <audio_fill_samples+0x74>
  {
    uint32_t table_index = (audio_phase >> 16) & (AUDIO_TABLE_SIZE - 1U);
 80098de:	4b1d      	ldr	r3, [pc, #116]	@ (8009954 <audio_fill_samples+0x8c>)
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	0c1b      	lsrs	r3, r3, #16
 80098e4:	b2db      	uxtb	r3, r3
 80098e6:	60fb      	str	r3, [r7, #12]
    int32_t sample24 = ((int32_t)audio_sine_table[table_index]) << 8;
 80098e8:	4a1b      	ldr	r2, [pc, #108]	@ (8009958 <audio_fill_samples+0x90>)
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80098f0:	021b      	lsls	r3, r3, #8
 80098f2:	60bb      	str	r3, [r7, #8]

    audio_buffer[index + 0] = sample24;
 80098f4:	4919      	ldr	r1, [pc, #100]	@ (800995c <audio_fill_samples+0x94>)
 80098f6:	697b      	ldr	r3, [r7, #20]
 80098f8:	68ba      	ldr	r2, [r7, #8]
 80098fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    audio_buffer[index + 1] = sample24;
 80098fe:	697b      	ldr	r3, [r7, #20]
 8009900:	3301      	adds	r3, #1
 8009902:	4916      	ldr	r1, [pc, #88]	@ (800995c <audio_fill_samples+0x94>)
 8009904:	68ba      	ldr	r2, [r7, #8]
 8009906:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    audio_buffer[index + 2] = sample24;
 800990a:	697b      	ldr	r3, [r7, #20]
 800990c:	3302      	adds	r3, #2
 800990e:	4913      	ldr	r1, [pc, #76]	@ (800995c <audio_fill_samples+0x94>)
 8009910:	68ba      	ldr	r2, [r7, #8]
 8009912:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    audio_buffer[index + 3] = sample24;
 8009916:	697b      	ldr	r3, [r7, #20]
 8009918:	3303      	adds	r3, #3
 800991a:	4910      	ldr	r1, [pc, #64]	@ (800995c <audio_fill_samples+0x94>)
 800991c:	68ba      	ldr	r2, [r7, #8]
 800991e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    index += AUDIO_CHANNELS;
 8009922:	697b      	ldr	r3, [r7, #20]
 8009924:	3304      	adds	r3, #4
 8009926:	617b      	str	r3, [r7, #20]
    audio_phase += audio_phase_inc;
 8009928:	4b0a      	ldr	r3, [pc, #40]	@ (8009954 <audio_fill_samples+0x8c>)
 800992a:	681a      	ldr	r2, [r3, #0]
 800992c:	4b0c      	ldr	r3, [pc, #48]	@ (8009960 <audio_fill_samples+0x98>)
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	4413      	add	r3, r2
 8009932:	4a08      	ldr	r2, [pc, #32]	@ (8009954 <audio_fill_samples+0x8c>)
 8009934:	6013      	str	r3, [r2, #0]
  for (uint32_t frame = 0; frame < frame_count; ++frame)
 8009936:	693b      	ldr	r3, [r7, #16]
 8009938:	3301      	adds	r3, #1
 800993a:	613b      	str	r3, [r7, #16]
 800993c:	693a      	ldr	r2, [r7, #16]
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	429a      	cmp	r2, r3
 8009942:	d3cc      	bcc.n	80098de <audio_fill_samples+0x16>
  }
}
 8009944:	bf00      	nop
 8009946:	bf00      	nop
 8009948:	371c      	adds	r7, #28
 800994a:	46bd      	mov	sp, r7
 800994c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009950:	4770      	bx	lr
 8009952:	bf00      	nop
 8009954:	24002088 	.word	0x24002088
 8009958:	0800b17c 	.word	0x0800b17c
 800995c:	24000080 	.word	0x24000080
 8009960:	2400208c 	.word	0x2400208c

08009964 <Audio_DebugDump>:

void Audio_DebugDump(void)
{
 8009964:	b5b0      	push	{r4, r5, r7, lr}
 8009966:	b0a6      	sub	sp, #152	@ 0x98
 8009968:	af04      	add	r7, sp, #16
    char buf[128];

    HAL_UART_Transmit(&huart1, (uint8_t*)"\r\n--- TDM DUMP ---\r\n", 18, 100);
 800996a:	2364      	movs	r3, #100	@ 0x64
 800996c:	2212      	movs	r2, #18
 800996e:	4925      	ldr	r1, [pc, #148]	@ (8009a04 <Audio_DebugDump+0xa0>)
 8009970:	4825      	ldr	r0, [pc, #148]	@ (8009a08 <Audio_DebugDump+0xa4>)
 8009972:	f7fe fe8f 	bl	8008694 <HAL_UART_Transmit>

    for (int i = 0; i < 8; i++)
 8009976:	2300      	movs	r3, #0
 8009978:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800997c:	e039      	b.n	80099f2 <Audio_DebugDump+0x8e>
    {
        int idx = i * 4;
 800997e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009982:	009b      	lsls	r3, r3, #2
 8009984:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        snprintf(buf, sizeof(buf),
                 "F%02d: %08lX %08lX %08lX %08lX\r\n",
                 i,
                 (unsigned long)audio_buffer[idx + 0],
 8009988:	4a20      	ldr	r2, [pc, #128]	@ (8009a0c <Audio_DebugDump+0xa8>)
 800998a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800998e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
        snprintf(buf, sizeof(buf),
 8009992:	4619      	mov	r1, r3
                 (unsigned long)audio_buffer[idx + 1],
 8009994:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009998:	3301      	adds	r3, #1
 800999a:	4a1c      	ldr	r2, [pc, #112]	@ (8009a0c <Audio_DebugDump+0xa8>)
 800999c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
        snprintf(buf, sizeof(buf),
 80099a0:	461c      	mov	r4, r3
                 (unsigned long)audio_buffer[idx + 2],
 80099a2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80099a6:	3302      	adds	r3, #2
 80099a8:	4a18      	ldr	r2, [pc, #96]	@ (8009a0c <Audio_DebugDump+0xa8>)
 80099aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
        snprintf(buf, sizeof(buf),
 80099ae:	461d      	mov	r5, r3
                 (unsigned long)audio_buffer[idx + 3]);
 80099b0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80099b4:	3303      	adds	r3, #3
 80099b6:	4a15      	ldr	r2, [pc, #84]	@ (8009a0c <Audio_DebugDump+0xa8>)
 80099b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
        snprintf(buf, sizeof(buf),
 80099bc:	4638      	mov	r0, r7
 80099be:	9303      	str	r3, [sp, #12]
 80099c0:	9502      	str	r5, [sp, #8]
 80099c2:	9401      	str	r4, [sp, #4]
 80099c4:	9100      	str	r1, [sp, #0]
 80099c6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80099ca:	4a11      	ldr	r2, [pc, #68]	@ (8009a10 <Audio_DebugDump+0xac>)
 80099cc:	2180      	movs	r1, #128	@ 0x80
 80099ce:	f000 fe99 	bl	800a704 <sniprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*)buf, strlen(buf), 100);
 80099d2:	463b      	mov	r3, r7
 80099d4:	4618      	mov	r0, r3
 80099d6:	f7f6 fc83 	bl	80002e0 <strlen>
 80099da:	4603      	mov	r3, r0
 80099dc:	b29a      	uxth	r2, r3
 80099de:	4639      	mov	r1, r7
 80099e0:	2364      	movs	r3, #100	@ 0x64
 80099e2:	4809      	ldr	r0, [pc, #36]	@ (8009a08 <Audio_DebugDump+0xa4>)
 80099e4:	f7fe fe56 	bl	8008694 <HAL_UART_Transmit>
    for (int i = 0; i < 8; i++)
 80099e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80099ec:	3301      	adds	r3, #1
 80099ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80099f2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80099f6:	2b07      	cmp	r3, #7
 80099f8:	ddc1      	ble.n	800997e <Audio_DebugDump+0x1a>
    }
}
 80099fa:	bf00      	nop
 80099fc:	bf00      	nop
 80099fe:	3788      	adds	r7, #136	@ 0x88
 8009a00:	46bd      	mov	sp, r7
 8009a02:	bdb0      	pop	{r4, r5, r7, pc}
 8009a04:	0800b084 	.word	0x0800b084
 8009a08:	2400220c 	.word	0x2400220c
 8009a0c:	24000080 	.word	0x24000080
 8009a10:	0800b09c 	.word	0x0800b09c

08009a14 <Audio_Init>:

void Audio_Init(SAI_HandleTypeDef *hsai)
{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b082      	sub	sp, #8
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]
  audio_sai = hsai;
 8009a1c:	4a0c      	ldr	r2, [pc, #48]	@ (8009a50 <Audio_Init+0x3c>)
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	6013      	str	r3, [r2, #0]
  audio_phase = 0;
 8009a22:	4b0c      	ldr	r3, [pc, #48]	@ (8009a54 <Audio_Init+0x40>)
 8009a24:	2200      	movs	r2, #0
 8009a26:	601a      	str	r2, [r3, #0]
  audio_phase_inc = (AUDIO_TONE_HZ * AUDIO_TABLE_SIZE * 65536U) / AUDIO_SAMPLE_RATE;
 8009a28:	4b0b      	ldr	r3, [pc, #44]	@ (8009a58 <Audio_Init+0x44>)
 8009a2a:	f648 0288 	movw	r2, #34952	@ 0x8888
 8009a2e:	601a      	str	r2, [r3, #0]
  audio_half_events = 0;
 8009a30:	4b0a      	ldr	r3, [pc, #40]	@ (8009a5c <Audio_Init+0x48>)
 8009a32:	2200      	movs	r2, #0
 8009a34:	601a      	str	r2, [r3, #0]
  audio_full_events = 0;
 8009a36:	4b0a      	ldr	r3, [pc, #40]	@ (8009a60 <Audio_Init+0x4c>)
 8009a38:	2200      	movs	r2, #0
 8009a3a:	601a      	str	r2, [r3, #0]

  audio_fill_samples(0U, AUDIO_BUFFER_FRAMES);
 8009a3c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009a40:	2000      	movs	r0, #0
 8009a42:	f7ff ff41 	bl	80098c8 <audio_fill_samples>
}
 8009a46:	bf00      	nop
 8009a48:	3708      	adds	r7, #8
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	bd80      	pop	{r7, pc}
 8009a4e:	bf00      	nop
 8009a50:	24002090 	.word	0x24002090
 8009a54:	24002088 	.word	0x24002088
 8009a58:	2400208c 	.word	0x2400208c
 8009a5c:	24002080 	.word	0x24002080
 8009a60:	24002084 	.word	0x24002084

08009a64 <Audio_Start>:

void Audio_Start(void)
{
 8009a64:	b580      	push	{r7, lr}
 8009a66:	af00      	add	r7, sp, #0
  if (audio_sai == NULL)
 8009a68:	4b07      	ldr	r3, [pc, #28]	@ (8009a88 <Audio_Start+0x24>)
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d008      	beq.n	8009a82 <Audio_Start+0x1e>
  {
    return;
  }

  (void)HAL_SAI_Transmit_DMA(audio_sai, (uint8_t *)audio_buffer, AUDIO_BUFFER_SAMPLES);
 8009a70:	4b05      	ldr	r3, [pc, #20]	@ (8009a88 <Audio_Start+0x24>)
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009a78:	4904      	ldr	r1, [pc, #16]	@ (8009a8c <Audio_Start+0x28>)
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	f7fe fa20 	bl	8007ec0 <HAL_SAI_Transmit_DMA>
 8009a80:	e000      	b.n	8009a84 <Audio_Start+0x20>
    return;
 8009a82:	bf00      	nop
}
 8009a84:	bd80      	pop	{r7, pc}
 8009a86:	bf00      	nop
 8009a88:	24002090 	.word	0x24002090
 8009a8c:	24000080 	.word	0x24000080

08009a90 <Audio_Process_Half>:

void Audio_Process_Half(void)
{
 8009a90:	b580      	push	{r7, lr}
 8009a92:	af00      	add	r7, sp, #0
  audio_fill_samples(0U, AUDIO_FRAMES_PER_HALF);
 8009a94:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8009a98:	2000      	movs	r0, #0
 8009a9a:	f7ff ff15 	bl	80098c8 <audio_fill_samples>
  audio_half_events++;
 8009a9e:	4b03      	ldr	r3, [pc, #12]	@ (8009aac <Audio_Process_Half+0x1c>)
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	3301      	adds	r3, #1
 8009aa4:	4a01      	ldr	r2, [pc, #4]	@ (8009aac <Audio_Process_Half+0x1c>)
 8009aa6:	6013      	str	r3, [r2, #0]
}
 8009aa8:	bf00      	nop
 8009aaa:	bd80      	pop	{r7, pc}
 8009aac:	24002080 	.word	0x24002080

08009ab0 <Audio_Process_Full>:

void Audio_Process_Full(void)
{
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	af00      	add	r7, sp, #0
  audio_fill_samples(AUDIO_FRAMES_PER_HALF, AUDIO_FRAMES_PER_HALF);
 8009ab4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8009ab8:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8009abc:	f7ff ff04 	bl	80098c8 <audio_fill_samples>
  audio_full_events++;
 8009ac0:	4b03      	ldr	r3, [pc, #12]	@ (8009ad0 <Audio_Process_Full+0x20>)
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	3301      	adds	r3, #1
 8009ac6:	4a02      	ldr	r2, [pc, #8]	@ (8009ad0 <Audio_Process_Full+0x20>)
 8009ac8:	6013      	str	r3, [r2, #0]
}
 8009aca:	bf00      	nop
 8009acc:	bd80      	pop	{r7, pc}
 8009ace:	bf00      	nop
 8009ad0:	24002084 	.word	0x24002084

08009ad4 <Audio_GetHalfEvents>:

uint32_t Audio_GetHalfEvents(void)
{
 8009ad4:	b480      	push	{r7}
 8009ad6:	af00      	add	r7, sp, #0
  return audio_half_events;
 8009ad8:	4b03      	ldr	r3, [pc, #12]	@ (8009ae8 <Audio_GetHalfEvents+0x14>)
 8009ada:	681b      	ldr	r3, [r3, #0]
}
 8009adc:	4618      	mov	r0, r3
 8009ade:	46bd      	mov	sp, r7
 8009ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae4:	4770      	bx	lr
 8009ae6:	bf00      	nop
 8009ae8:	24002080 	.word	0x24002080

08009aec <Audio_GetFullEvents>:

uint32_t Audio_GetFullEvents(void)
{
 8009aec:	b480      	push	{r7}
 8009aee:	af00      	add	r7, sp, #0
  return audio_full_events;
 8009af0:	4b03      	ldr	r3, [pc, #12]	@ (8009b00 <Audio_GetFullEvents+0x14>)
 8009af2:	681b      	ldr	r3, [r3, #0]
}
 8009af4:	4618      	mov	r0, r3
 8009af6:	46bd      	mov	sp, r7
 8009af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009afc:	4770      	bx	lr
 8009afe:	bf00      	nop
 8009b00:	24002084 	.word	0x24002084

08009b04 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8009b04:	b580      	push	{r7, lr}
 8009b06:	b082      	sub	sp, #8
 8009b08:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8009b0a:	4b0d      	ldr	r3, [pc, #52]	@ (8009b40 <MX_DMA_Init+0x3c>)
 8009b0c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009b10:	4a0b      	ldr	r2, [pc, #44]	@ (8009b40 <MX_DMA_Init+0x3c>)
 8009b12:	f043 0301 	orr.w	r3, r3, #1
 8009b16:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8009b1a:	4b09      	ldr	r3, [pc, #36]	@ (8009b40 <MX_DMA_Init+0x3c>)
 8009b1c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009b20:	f003 0301 	and.w	r3, r3, #1
 8009b24:	607b      	str	r3, [r7, #4]
 8009b26:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8009b28:	2200      	movs	r2, #0
 8009b2a:	2100      	movs	r1, #0
 8009b2c:	200b      	movs	r0, #11
 8009b2e:	f7f6 ff62 	bl	80009f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8009b32:	200b      	movs	r0, #11
 8009b34:	f7f6 ff79 	bl	8000a2a <HAL_NVIC_EnableIRQ>

}
 8009b38:	bf00      	nop
 8009b3a:	3708      	adds	r7, #8
 8009b3c:	46bd      	mov	sp, r7
 8009b3e:	bd80      	pop	{r7, pc}
 8009b40:	58024400 	.word	0x58024400

08009b44 <MX_GPIO_Init>:
/** Configure pins
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 8009b44:	b580      	push	{r7, lr}
 8009b46:	b08a      	sub	sp, #40	@ 0x28
 8009b48:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009b4a:	f107 0314 	add.w	r3, r7, #20
 8009b4e:	2200      	movs	r2, #0
 8009b50:	601a      	str	r2, [r3, #0]
 8009b52:	605a      	str	r2, [r3, #4]
 8009b54:	609a      	str	r2, [r3, #8]
 8009b56:	60da      	str	r2, [r3, #12]
 8009b58:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8009b5a:	4b29      	ldr	r3, [pc, #164]	@ (8009c00 <MX_GPIO_Init+0xbc>)
 8009b5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009b60:	4a27      	ldr	r2, [pc, #156]	@ (8009c00 <MX_GPIO_Init+0xbc>)
 8009b62:	f043 0310 	orr.w	r3, r3, #16
 8009b66:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8009b6a:	4b25      	ldr	r3, [pc, #148]	@ (8009c00 <MX_GPIO_Init+0xbc>)
 8009b6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009b70:	f003 0310 	and.w	r3, r3, #16
 8009b74:	613b      	str	r3, [r7, #16]
 8009b76:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8009b78:	4b21      	ldr	r3, [pc, #132]	@ (8009c00 <MX_GPIO_Init+0xbc>)
 8009b7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009b7e:	4a20      	ldr	r2, [pc, #128]	@ (8009c00 <MX_GPIO_Init+0xbc>)
 8009b80:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b84:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8009b88:	4b1d      	ldr	r3, [pc, #116]	@ (8009c00 <MX_GPIO_Init+0xbc>)
 8009b8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009b8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b92:	60fb      	str	r3, [r7, #12]
 8009b94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8009b96:	4b1a      	ldr	r3, [pc, #104]	@ (8009c00 <MX_GPIO_Init+0xbc>)
 8009b98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009b9c:	4a18      	ldr	r2, [pc, #96]	@ (8009c00 <MX_GPIO_Init+0xbc>)
 8009b9e:	f043 0301 	orr.w	r3, r3, #1
 8009ba2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8009ba6:	4b16      	ldr	r3, [pc, #88]	@ (8009c00 <MX_GPIO_Init+0xbc>)
 8009ba8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009bac:	f003 0301 	and.w	r3, r3, #1
 8009bb0:	60bb      	str	r3, [r7, #8]
 8009bb2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8009bb4:	4b12      	ldr	r3, [pc, #72]	@ (8009c00 <MX_GPIO_Init+0xbc>)
 8009bb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009bba:	4a11      	ldr	r2, [pc, #68]	@ (8009c00 <MX_GPIO_Init+0xbc>)
 8009bbc:	f043 0302 	orr.w	r3, r3, #2
 8009bc0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8009bc4:	4b0e      	ldr	r3, [pc, #56]	@ (8009c00 <MX_GPIO_Init+0xbc>)
 8009bc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009bca:	f003 0302 	and.w	r3, r3, #2
 8009bce:	607b      	str	r3, [r7, #4]
 8009bd0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin, GPIO_PIN_RESET);
 8009bd2:	2200      	movs	r2, #0
 8009bd4:	2180      	movs	r1, #128	@ 0x80
 8009bd6:	480b      	ldr	r0, [pc, #44]	@ (8009c04 <MX_GPIO_Init+0xc0>)
 8009bd8:	f7f9 ffb2 	bl	8003b40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_DEBUG_Pin */
  GPIO_InitStruct.Pin = LED_DEBUG_Pin;
 8009bdc:	2380      	movs	r3, #128	@ 0x80
 8009bde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009be0:	2301      	movs	r3, #1
 8009be2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009be4:	2300      	movs	r3, #0
 8009be6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009be8:	2300      	movs	r3, #0
 8009bea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_DEBUG_GPIO_Port, &GPIO_InitStruct);
 8009bec:	f107 0314 	add.w	r3, r7, #20
 8009bf0:	4619      	mov	r1, r3
 8009bf2:	4804      	ldr	r0, [pc, #16]	@ (8009c04 <MX_GPIO_Init+0xc0>)
 8009bf4:	f7f9 fdf4 	bl	80037e0 <HAL_GPIO_Init>

}
 8009bf8:	bf00      	nop
 8009bfa:	3728      	adds	r7, #40	@ 0x28
 8009bfc:	46bd      	mov	sp, r7
 8009bfe:	bd80      	pop	{r7, pc}
 8009c00:	58024400 	.word	0x58024400
 8009c04:	58021c00 	.word	0x58021c00

08009c08 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8009c08:	b580      	push	{r7, lr}
 8009c0a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8009c0c:	4b1b      	ldr	r3, [pc, #108]	@ (8009c7c <MX_I2C1_Init+0x74>)
 8009c0e:	4a1c      	ldr	r2, [pc, #112]	@ (8009c80 <MX_I2C1_Init+0x78>)
 8009c10:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10C0ECFF;
 8009c12:	4b1a      	ldr	r3, [pc, #104]	@ (8009c7c <MX_I2C1_Init+0x74>)
 8009c14:	4a1b      	ldr	r2, [pc, #108]	@ (8009c84 <MX_I2C1_Init+0x7c>)
 8009c16:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8009c18:	4b18      	ldr	r3, [pc, #96]	@ (8009c7c <MX_I2C1_Init+0x74>)
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8009c1e:	4b17      	ldr	r3, [pc, #92]	@ (8009c7c <MX_I2C1_Init+0x74>)
 8009c20:	2201      	movs	r2, #1
 8009c22:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8009c24:	4b15      	ldr	r3, [pc, #84]	@ (8009c7c <MX_I2C1_Init+0x74>)
 8009c26:	2200      	movs	r2, #0
 8009c28:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8009c2a:	4b14      	ldr	r3, [pc, #80]	@ (8009c7c <MX_I2C1_Init+0x74>)
 8009c2c:	2200      	movs	r2, #0
 8009c2e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8009c30:	4b12      	ldr	r3, [pc, #72]	@ (8009c7c <MX_I2C1_Init+0x74>)
 8009c32:	2200      	movs	r2, #0
 8009c34:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8009c36:	4b11      	ldr	r3, [pc, #68]	@ (8009c7c <MX_I2C1_Init+0x74>)
 8009c38:	2200      	movs	r2, #0
 8009c3a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8009c3c:	4b0f      	ldr	r3, [pc, #60]	@ (8009c7c <MX_I2C1_Init+0x74>)
 8009c3e:	2200      	movs	r2, #0
 8009c40:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8009c42:	480e      	ldr	r0, [pc, #56]	@ (8009c7c <MX_I2C1_Init+0x74>)
 8009c44:	f7f9 ffb0 	bl	8003ba8 <HAL_I2C_Init>
 8009c48:	4603      	mov	r3, r0
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d001      	beq.n	8009c52 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8009c4e:	f000 fa01 	bl	800a054 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8009c52:	2100      	movs	r1, #0
 8009c54:	4809      	ldr	r0, [pc, #36]	@ (8009c7c <MX_I2C1_Init+0x74>)
 8009c56:	f7fa f843 	bl	8003ce0 <HAL_I2CEx_ConfigAnalogFilter>
 8009c5a:	4603      	mov	r3, r0
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d001      	beq.n	8009c64 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8009c60:	f000 f9f8 	bl	800a054 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8009c64:	2100      	movs	r1, #0
 8009c66:	4805      	ldr	r0, [pc, #20]	@ (8009c7c <MX_I2C1_Init+0x74>)
 8009c68:	f7fa f885 	bl	8003d76 <HAL_I2CEx_ConfigDigitalFilter>
 8009c6c:	4603      	mov	r3, r0
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d001      	beq.n	8009c76 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8009c72:	f000 f9ef 	bl	800a054 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8009c76:	bf00      	nop
 8009c78:	bd80      	pop	{r7, pc}
 8009c7a:	bf00      	nop
 8009c7c:	24002094 	.word	0x24002094
 8009c80:	40005400 	.word	0x40005400
 8009c84:	10c0ecff 	.word	0x10c0ecff

08009c88 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8009c88:	b580      	push	{r7, lr}
 8009c8a:	b0ba      	sub	sp, #232	@ 0xe8
 8009c8c:	af00      	add	r7, sp, #0
 8009c8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009c90:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8009c94:	2200      	movs	r2, #0
 8009c96:	601a      	str	r2, [r3, #0]
 8009c98:	605a      	str	r2, [r3, #4]
 8009c9a:	609a      	str	r2, [r3, #8]
 8009c9c:	60da      	str	r2, [r3, #12]
 8009c9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8009ca0:	f107 0310 	add.w	r3, r7, #16
 8009ca4:	22c0      	movs	r2, #192	@ 0xc0
 8009ca6:	2100      	movs	r1, #0
 8009ca8:	4618      	mov	r0, r3
 8009caa:	f000 fd61 	bl	800a770 <memset>
  if(i2cHandle->Instance==I2C1)
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	4a26      	ldr	r2, [pc, #152]	@ (8009d4c <HAL_I2C_MspInit+0xc4>)
 8009cb4:	4293      	cmp	r3, r2
 8009cb6:	d145      	bne.n	8009d44 <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8009cb8:	f04f 0208 	mov.w	r2, #8
 8009cbc:	f04f 0300 	mov.w	r3, #0
 8009cc0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8009cca:	f107 0310 	add.w	r3, r7, #16
 8009cce:	4618      	mov	r0, r3
 8009cd0:	f7fb f8be 	bl	8004e50 <HAL_RCCEx_PeriphCLKConfig>
 8009cd4:	4603      	mov	r3, r0
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d001      	beq.n	8009cde <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8009cda:	f000 f9bb 	bl	800a054 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009cde:	4b1c      	ldr	r3, [pc, #112]	@ (8009d50 <HAL_I2C_MspInit+0xc8>)
 8009ce0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009ce4:	4a1a      	ldr	r2, [pc, #104]	@ (8009d50 <HAL_I2C_MspInit+0xc8>)
 8009ce6:	f043 0302 	orr.w	r3, r3, #2
 8009cea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8009cee:	4b18      	ldr	r3, [pc, #96]	@ (8009d50 <HAL_I2C_MspInit+0xc8>)
 8009cf0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009cf4:	f003 0302 	and.w	r3, r3, #2
 8009cf8:	60fb      	str	r3, [r7, #12]
 8009cfa:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8009cfc:	23c0      	movs	r3, #192	@ 0xc0
 8009cfe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8009d02:	2312      	movs	r3, #18
 8009d04:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009d08:	2300      	movs	r3, #0
 8009d0a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009d0e:	2300      	movs	r3, #0
 8009d10:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8009d14:	2304      	movs	r3, #4
 8009d16:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009d1a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8009d1e:	4619      	mov	r1, r3
 8009d20:	480c      	ldr	r0, [pc, #48]	@ (8009d54 <HAL_I2C_MspInit+0xcc>)
 8009d22:	f7f9 fd5d 	bl	80037e0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8009d26:	4b0a      	ldr	r3, [pc, #40]	@ (8009d50 <HAL_I2C_MspInit+0xc8>)
 8009d28:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009d2c:	4a08      	ldr	r2, [pc, #32]	@ (8009d50 <HAL_I2C_MspInit+0xc8>)
 8009d2e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009d32:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8009d36:	4b06      	ldr	r3, [pc, #24]	@ (8009d50 <HAL_I2C_MspInit+0xc8>)
 8009d38:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009d3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009d40:	60bb      	str	r3, [r7, #8]
 8009d42:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8009d44:	bf00      	nop
 8009d46:	37e8      	adds	r7, #232	@ 0xe8
 8009d48:	46bd      	mov	sp, r7
 8009d4a:	bd80      	pop	{r7, pc}
 8009d4c:	40005400 	.word	0x40005400
 8009d50:	58024400 	.word	0x58024400
 8009d54:	58020400 	.word	0x58020400

08009d58 <uart_log>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static void uart_log(const char *message)
{
 8009d58:	b580      	push	{r7, lr}
 8009d5a:	b082      	sub	sp, #8
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&huart1, (uint8_t *)message, (uint16_t)strlen(message), 10);
 8009d60:	6878      	ldr	r0, [r7, #4]
 8009d62:	f7f6 fabd 	bl	80002e0 <strlen>
 8009d66:	4603      	mov	r3, r0
 8009d68:	b29a      	uxth	r2, r3
 8009d6a:	230a      	movs	r3, #10
 8009d6c:	6879      	ldr	r1, [r7, #4]
 8009d6e:	4803      	ldr	r0, [pc, #12]	@ (8009d7c <uart_log+0x24>)
 8009d70:	f7fe fc90 	bl	8008694 <HAL_UART_Transmit>
}
 8009d74:	bf00      	nop
 8009d76:	3708      	adds	r7, #8
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	bd80      	pop	{r7, pc}
 8009d7c:	2400220c 	.word	0x2400220c

08009d80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b0aa      	sub	sp, #168	@ 0xa8
 8009d84:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8009d86:	f000 f939 	bl	8009ffc <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8009d8a:	f7f6 fc97 	bl	80006bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8009d8e:	f000 f897 	bl	8009ec0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8009d92:	f7ff fed7 	bl	8009b44 <MX_GPIO_Init>
  MX_DMA_Init();
 8009d96:	f7ff feb5 	bl	8009b04 <MX_DMA_Init>
  MX_SAI1_Init();
 8009d9a:	f000 f961 	bl	800a060 <MX_SAI1_Init>
  MX_USART1_UART_Init();
 8009d9e:	f000 fbcf 	bl	800a540 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8009da2:	f7ff ff31 	bl	8009c08 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  char log_buffer[128];
  Audio_Init(&hsai_BlockA1);
 8009da6:	483d      	ldr	r0, [pc, #244]	@ (8009e9c <main+0x11c>)
 8009da8:	f7ff fe34 	bl	8009a14 <Audio_Init>

  uart_log("SAI1 PCM5100A audio start\r\n");
 8009dac:	483c      	ldr	r0, [pc, #240]	@ (8009ea0 <main+0x120>)
 8009dae:	f7ff ffd3 	bl	8009d58 <uart_log>
  Audio_Start();
 8009db2:	f7ff fe57 	bl	8009a64 <Audio_Start>
  uart_log("SAI1 DMA started\r\n");
 8009db6:	483b      	ldr	r0, [pc, #236]	@ (8009ea4 <main+0x124>)
 8009db8:	f7ff ffce 	bl	8009d58 <uart_log>

  HAL_Delay(200);        // on laisse le DMA dmarrer
 8009dbc:	20c8      	movs	r0, #200	@ 0xc8
 8009dbe:	f7f6 fd0f 	bl	80007e0 <HAL_Delay>
  Audio_DebugDump();     // <<< AJOUTE CETTE LIGNE
 8009dc2:	f7ff fdcf 	bl	8009964 <Audio_DebugDump>

    /* USER CODE BEGIN 3 */
    static uint32_t last_led_tick = 0;
    static uint32_t last_log_tick = 0;
    static uint32_t last_error = 0;
    uint32_t now = HAL_GetTick();
 8009dc6:	f7f6 fcff 	bl	80007c8 <HAL_GetTick>
 8009dca:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94

    if ((now - last_led_tick) >= 500U)
 8009dce:	4b36      	ldr	r3, [pc, #216]	@ (8009ea8 <main+0x128>)
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009dd6:	1ad3      	subs	r3, r2, r3
 8009dd8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8009ddc:	d307      	bcc.n	8009dee <main+0x6e>
    {
      HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 8009dde:	2180      	movs	r1, #128	@ 0x80
 8009de0:	4832      	ldr	r0, [pc, #200]	@ (8009eac <main+0x12c>)
 8009de2:	f7f9 fec6 	bl	8003b72 <HAL_GPIO_TogglePin>
      last_led_tick = now;
 8009de6:	4a30      	ldr	r2, [pc, #192]	@ (8009ea8 <main+0x128>)
 8009de8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009dec:	6013      	str	r3, [r2, #0]
    }

    if ((now - last_log_tick) >= 1000U)
 8009dee:	4b30      	ldr	r3, [pc, #192]	@ (8009eb0 <main+0x130>)
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009df6:	1ad3      	subs	r3, r2, r3
 8009df8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009dfc:	d3e3      	bcc.n	8009dc6 <main+0x46>
    {
      uint32_t error = HAL_SAI_GetError(&hsai_BlockA1);
 8009dfe:	4827      	ldr	r0, [pc, #156]	@ (8009e9c <main+0x11c>)
 8009e00:	f7fe fad6 	bl	80083b0 <HAL_SAI_GetError>
 8009e04:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
      uint32_t half = Audio_GetHalfEvents();
 8009e08:	f7ff fe64 	bl	8009ad4 <Audio_GetHalfEvents>
 8009e0c:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
      uint32_t full = Audio_GetFullEvents();
 8009e10:	f7ff fe6c 	bl	8009aec <Audio_GetFullEvents>
 8009e14:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88

      uint32_t frames_per_sec = full * 512;  // 512 = AUDIO_BUFFER_FRAMES
 8009e18:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009e1c:	025b      	lsls	r3, r3, #9
 8009e1e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      snprintf(log_buffer, sizeof(log_buffer),
               "SAI state=%lu err=0x%08lX half=%lu full=%lu frames/s=%lu\r\n",
               (unsigned long)hsai_BlockA1.State,
 8009e22:	4b1e      	ldr	r3, [pc, #120]	@ (8009e9c <main+0x11c>)
 8009e24:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8009e28:	b2db      	uxtb	r3, r3
      snprintf(log_buffer, sizeof(log_buffer),
 8009e2a:	461a      	mov	r2, r3
 8009e2c:	1d38      	adds	r0, r7, #4
 8009e2e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009e32:	9303      	str	r3, [sp, #12]
 8009e34:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009e38:	9302      	str	r3, [sp, #8]
 8009e3a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009e3e:	9301      	str	r3, [sp, #4]
 8009e40:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009e44:	9300      	str	r3, [sp, #0]
 8009e46:	4613      	mov	r3, r2
 8009e48:	4a1a      	ldr	r2, [pc, #104]	@ (8009eb4 <main+0x134>)
 8009e4a:	2180      	movs	r1, #128	@ 0x80
 8009e4c:	f000 fc5a 	bl	800a704 <sniprintf>
               (unsigned long)error,
               (unsigned long)half,
               (unsigned long)full,
               (unsigned long)frames_per_sec);

      uart_log(log_buffer);
 8009e50:	1d3b      	adds	r3, r7, #4
 8009e52:	4618      	mov	r0, r3
 8009e54:	f7ff ff80 	bl	8009d58 <uart_log>

      uart_log(log_buffer);
 8009e58:	1d3b      	adds	r3, r7, #4
 8009e5a:	4618      	mov	r0, r3
 8009e5c:	f7ff ff7c 	bl	8009d58 <uart_log>

      if (error != 0U && error != last_error)
 8009e60:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d014      	beq.n	8009e92 <main+0x112>
 8009e68:	4b13      	ldr	r3, [pc, #76]	@ (8009eb8 <main+0x138>)
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8009e70:	429a      	cmp	r2, r3
 8009e72:	d00e      	beq.n	8009e92 <main+0x112>
      {
        snprintf(log_buffer, sizeof(log_buffer),
 8009e74:	1d38      	adds	r0, r7, #4
 8009e76:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009e7a:	4a10      	ldr	r2, [pc, #64]	@ (8009ebc <main+0x13c>)
 8009e7c:	2180      	movs	r1, #128	@ 0x80
 8009e7e:	f000 fc41 	bl	800a704 <sniprintf>
                 "SAI error detected: 0x%08lX\r\n", (unsigned long)error);
        uart_log(log_buffer);
 8009e82:	1d3b      	adds	r3, r7, #4
 8009e84:	4618      	mov	r0, r3
 8009e86:	f7ff ff67 	bl	8009d58 <uart_log>
        last_error = error;
 8009e8a:	4a0b      	ldr	r2, [pc, #44]	@ (8009eb8 <main+0x138>)
 8009e8c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009e90:	6013      	str	r3, [r2, #0]
      }

      last_log_tick = now;
 8009e92:	4a07      	ldr	r2, [pc, #28]	@ (8009eb0 <main+0x130>)
 8009e94:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009e98:	6013      	str	r3, [r2, #0]
  {
 8009e9a:	e794      	b.n	8009dc6 <main+0x46>
 8009e9c:	240020f4 	.word	0x240020f4
 8009ea0:	0800b0c0 	.word	0x0800b0c0
 8009ea4:	0800b0dc 	.word	0x0800b0dc
 8009ea8:	240020e8 	.word	0x240020e8
 8009eac:	58021c00 	.word	0x58021c00
 8009eb0:	240020ec 	.word	0x240020ec
 8009eb4:	0800b0f0 	.word	0x0800b0f0
 8009eb8:	240020f0 	.word	0x240020f0
 8009ebc:	0800b12c 	.word	0x0800b12c

08009ec0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8009ec0:	b580      	push	{r7, lr}
 8009ec2:	b09c      	sub	sp, #112	@ 0x70
 8009ec4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8009ec6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009eca:	224c      	movs	r2, #76	@ 0x4c
 8009ecc:	2100      	movs	r1, #0
 8009ece:	4618      	mov	r0, r3
 8009ed0:	f000 fc4e 	bl	800a770 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8009ed4:	1d3b      	adds	r3, r7, #4
 8009ed6:	2220      	movs	r2, #32
 8009ed8:	2100      	movs	r1, #0
 8009eda:	4618      	mov	r0, r3
 8009edc:	f000 fc48 	bl	800a770 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8009ee0:	2002      	movs	r0, #2
 8009ee2:	f7f9 ff95 	bl	8003e10 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8009ee6:	2300      	movs	r3, #0
 8009ee8:	603b      	str	r3, [r7, #0]
 8009eea:	4b30      	ldr	r3, [pc, #192]	@ (8009fac <SystemClock_Config+0xec>)
 8009eec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009eee:	4a2f      	ldr	r2, [pc, #188]	@ (8009fac <SystemClock_Config+0xec>)
 8009ef0:	f023 0301 	bic.w	r3, r3, #1
 8009ef4:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009ef6:	4b2d      	ldr	r3, [pc, #180]	@ (8009fac <SystemClock_Config+0xec>)
 8009ef8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009efa:	f003 0301 	and.w	r3, r3, #1
 8009efe:	603b      	str	r3, [r7, #0]
 8009f00:	4b2b      	ldr	r3, [pc, #172]	@ (8009fb0 <SystemClock_Config+0xf0>)
 8009f02:	699b      	ldr	r3, [r3, #24]
 8009f04:	4a2a      	ldr	r2, [pc, #168]	@ (8009fb0 <SystemClock_Config+0xf0>)
 8009f06:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009f0a:	6193      	str	r3, [r2, #24]
 8009f0c:	4b28      	ldr	r3, [pc, #160]	@ (8009fb0 <SystemClock_Config+0xf0>)
 8009f0e:	699b      	ldr	r3, [r3, #24]
 8009f10:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8009f14:	603b      	str	r3, [r7, #0]
 8009f16:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8009f18:	bf00      	nop
 8009f1a:	4b25      	ldr	r3, [pc, #148]	@ (8009fb0 <SystemClock_Config+0xf0>)
 8009f1c:	699b      	ldr	r3, [r3, #24]
 8009f1e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009f22:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009f26:	d1f8      	bne.n	8009f1a <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8009f28:	2301      	movs	r3, #1
 8009f2a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8009f2c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8009f30:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8009f32:	2302      	movs	r3, #2
 8009f34:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8009f36:	2302      	movs	r3, #2
 8009f38:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8009f3a:	2305      	movs	r3, #5
 8009f3c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 160;
 8009f3e:	23a0      	movs	r3, #160	@ 0xa0
 8009f40:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8009f42:	2302      	movs	r3, #2
 8009f44:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8009f46:	2304      	movs	r3, #4
 8009f48:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8009f4a:	2302      	movs	r3, #2
 8009f4c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8009f4e:	2308      	movs	r3, #8
 8009f50:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8009f52:	2300      	movs	r3, #0
 8009f54:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8009f56:	2300      	movs	r3, #0
 8009f58:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8009f5a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009f5e:	4618      	mov	r0, r3
 8009f60:	f7f9 ff90 	bl	8003e84 <HAL_RCC_OscConfig>
 8009f64:	4603      	mov	r3, r0
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d001      	beq.n	8009f6e <SystemClock_Config+0xae>
  {
    Error_Handler();
 8009f6a:	f000 f873 	bl	800a054 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8009f6e:	233f      	movs	r3, #63	@ 0x3f
 8009f70:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8009f72:	2303      	movs	r3, #3
 8009f74:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8009f76:	2300      	movs	r3, #0
 8009f78:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8009f7a:	2308      	movs	r3, #8
 8009f7c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8009f7e:	2340      	movs	r3, #64	@ 0x40
 8009f80:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8009f82:	2340      	movs	r3, #64	@ 0x40
 8009f84:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8009f86:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009f8a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8009f8c:	2340      	movs	r3, #64	@ 0x40
 8009f8e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8009f90:	1d3b      	adds	r3, r7, #4
 8009f92:	2102      	movs	r1, #2
 8009f94:	4618      	mov	r0, r3
 8009f96:	f7fa fbcf 	bl	8004738 <HAL_RCC_ClockConfig>
 8009f9a:	4603      	mov	r3, r0
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d001      	beq.n	8009fa4 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8009fa0:	f000 f858 	bl	800a054 <Error_Handler>
  }
}
 8009fa4:	bf00      	nop
 8009fa6:	3770      	adds	r7, #112	@ 0x70
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	bd80      	pop	{r7, pc}
 8009fac:	58000400 	.word	0x58000400
 8009fb0:	58024800 	.word	0x58024800

08009fb4 <HAL_SAI_TxHalfCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8009fb4:	b580      	push	{r7, lr}
 8009fb6:	b082      	sub	sp, #8
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A)
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	4a04      	ldr	r2, [pc, #16]	@ (8009fd4 <HAL_SAI_TxHalfCpltCallback+0x20>)
 8009fc2:	4293      	cmp	r3, r2
 8009fc4:	d101      	bne.n	8009fca <HAL_SAI_TxHalfCpltCallback+0x16>
  {
    Audio_Process_Half();
 8009fc6:	f7ff fd63 	bl	8009a90 <Audio_Process_Half>
  }
}
 8009fca:	bf00      	nop
 8009fcc:	3708      	adds	r7, #8
 8009fce:	46bd      	mov	sp, r7
 8009fd0:	bd80      	pop	{r7, pc}
 8009fd2:	bf00      	nop
 8009fd4:	40015804 	.word	0x40015804

08009fd8 <HAL_SAI_TxCpltCallback>:

void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8009fd8:	b580      	push	{r7, lr}
 8009fda:	b082      	sub	sp, #8
 8009fdc:	af00      	add	r7, sp, #0
 8009fde:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A)
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	4a04      	ldr	r2, [pc, #16]	@ (8009ff8 <HAL_SAI_TxCpltCallback+0x20>)
 8009fe6:	4293      	cmp	r3, r2
 8009fe8:	d101      	bne.n	8009fee <HAL_SAI_TxCpltCallback+0x16>
  {
    Audio_Process_Full();
 8009fea:	f7ff fd61 	bl	8009ab0 <Audio_Process_Full>
  }
}
 8009fee:	bf00      	nop
 8009ff0:	3708      	adds	r7, #8
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	bd80      	pop	{r7, pc}
 8009ff6:	bf00      	nop
 8009ff8:	40015804 	.word	0x40015804

08009ffc <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b084      	sub	sp, #16
 800a000:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800a002:	463b      	mov	r3, r7
 800a004:	2200      	movs	r2, #0
 800a006:	601a      	str	r2, [r3, #0]
 800a008:	605a      	str	r2, [r3, #4]
 800a00a:	609a      	str	r2, [r3, #8]
 800a00c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800a00e:	f7f6 fd27 	bl	8000a60 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800a012:	2301      	movs	r3, #1
 800a014:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800a016:	2300      	movs	r3, #0
 800a018:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800a01a:	2300      	movs	r3, #0
 800a01c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800a01e:	231f      	movs	r3, #31
 800a020:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800a022:	2387      	movs	r3, #135	@ 0x87
 800a024:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800a026:	2300      	movs	r3, #0
 800a028:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800a02a:	2300      	movs	r3, #0
 800a02c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800a02e:	2301      	movs	r3, #1
 800a030:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800a032:	2301      	movs	r3, #1
 800a034:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800a036:	2300      	movs	r3, #0
 800a038:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800a03a:	2300      	movs	r3, #0
 800a03c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800a03e:	463b      	mov	r3, r7
 800a040:	4618      	mov	r0, r3
 800a042:	f7f6 fd45 	bl	8000ad0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800a046:	2004      	movs	r0, #4
 800a048:	f7f6 fd22 	bl	8000a90 <HAL_MPU_Enable>

}
 800a04c:	bf00      	nop
 800a04e:	3710      	adds	r7, #16
 800a050:	46bd      	mov	sp, r7
 800a052:	bd80      	pop	{r7, pc}

0800a054 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800a054:	b480      	push	{r7}
 800a056:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800a058:	b672      	cpsid	i
}
 800a05a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800a05c:	bf00      	nop
 800a05e:	e7fd      	b.n	800a05c <Error_Handler+0x8>

0800a060 <MX_SAI1_Init>:
SAI_HandleTypeDef hsai_BlockA1;
DMA_HandleTypeDef hdma_sai1_a;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 800a060:	b580      	push	{r7, lr}
 800a062:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 800a064:	4b30      	ldr	r3, [pc, #192]	@ (800a128 <MX_SAI1_Init+0xc8>)
 800a066:	4a31      	ldr	r2, [pc, #196]	@ (800a12c <MX_SAI1_Init+0xcc>)
 800a068:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 800a06a:	4b2f      	ldr	r3, [pc, #188]	@ (800a128 <MX_SAI1_Init+0xc8>)
 800a06c:	2200      	movs	r2, #0
 800a06e:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 800a070:	4b2d      	ldr	r3, [pc, #180]	@ (800a128 <MX_SAI1_Init+0xc8>)
 800a072:	2200      	movs	r2, #0
 800a074:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_24;
 800a076:	4b2c      	ldr	r3, [pc, #176]	@ (800a128 <MX_SAI1_Init+0xc8>)
 800a078:	22c0      	movs	r2, #192	@ 0xc0
 800a07a:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 800a07c:	4b2a      	ldr	r3, [pc, #168]	@ (800a128 <MX_SAI1_Init+0xc8>)
 800a07e:	2200      	movs	r2, #0
 800a080:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 800a082:	4b29      	ldr	r3, [pc, #164]	@ (800a128 <MX_SAI1_Init+0xc8>)
 800a084:	2200      	movs	r2, #0
 800a086:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 800a088:	4b27      	ldr	r3, [pc, #156]	@ (800a128 <MX_SAI1_Init+0xc8>)
 800a08a:	2200      	movs	r2, #0
 800a08c:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800a08e:	4b26      	ldr	r3, [pc, #152]	@ (800a128 <MX_SAI1_Init+0xc8>)
 800a090:	2200      	movs	r2, #0
 800a092:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MCK_OVERSAMPLING_DISABLE;
 800a094:	4b24      	ldr	r3, [pc, #144]	@ (800a128 <MX_SAI1_Init+0xc8>)
 800a096:	2200      	movs	r2, #0
 800a098:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 800a09a:	4b23      	ldr	r3, [pc, #140]	@ (800a128 <MX_SAI1_Init+0xc8>)
 800a09c:	2200      	movs	r2, #0
 800a09e:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_FULL;
 800a0a0:	4b21      	ldr	r3, [pc, #132]	@ (800a128 <MX_SAI1_Init+0xc8>)
 800a0a2:	2204      	movs	r2, #4
 800a0a4:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 800a0a6:	4b20      	ldr	r3, [pc, #128]	@ (800a128 <MX_SAI1_Init+0xc8>)
 800a0a8:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 800a0ac:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_OUTBLOCKA_ENABLE;
 800a0ae:	4b1e      	ldr	r3, [pc, #120]	@ (800a128 <MX_SAI1_Init+0xc8>)
 800a0b0:	2201      	movs	r2, #1
 800a0b2:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 800a0b4:	4b1c      	ldr	r3, [pc, #112]	@ (800a128 <MX_SAI1_Init+0xc8>)
 800a0b6:	2200      	movs	r2, #0
 800a0b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 800a0ba:	4b1b      	ldr	r3, [pc, #108]	@ (800a128 <MX_SAI1_Init+0xc8>)
 800a0bc:	2200      	movs	r2, #0
 800a0be:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800a0c0:	4b19      	ldr	r3, [pc, #100]	@ (800a128 <MX_SAI1_Init+0xc8>)
 800a0c2:	2200      	movs	r2, #0
 800a0c4:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.PdmInit.Activation = DISABLE;
 800a0c6:	4b18      	ldr	r3, [pc, #96]	@ (800a128 <MX_SAI1_Init+0xc8>)
 800a0c8:	2200      	movs	r2, #0
 800a0ca:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 1;
 800a0ce:	4b16      	ldr	r3, [pc, #88]	@ (800a128 <MX_SAI1_Init+0xc8>)
 800a0d0:	2201      	movs	r2, #1
 800a0d2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 800a0d4:	4b14      	ldr	r3, [pc, #80]	@ (800a128 <MX_SAI1_Init+0xc8>)
 800a0d6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a0da:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.FrameLength = 128;
 800a0dc:	4b12      	ldr	r3, [pc, #72]	@ (800a128 <MX_SAI1_Init+0xc8>)
 800a0de:	2280      	movs	r2, #128	@ 0x80
 800a0e0:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 800a0e2:	4b11      	ldr	r3, [pc, #68]	@ (800a128 <MX_SAI1_Init+0xc8>)
 800a0e4:	2201      	movs	r2, #1
 800a0e6:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 800a0e8:	4b0f      	ldr	r3, [pc, #60]	@ (800a128 <MX_SAI1_Init+0xc8>)
 800a0ea:	2200      	movs	r2, #0
 800a0ec:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800a0ee:	4b0e      	ldr	r3, [pc, #56]	@ (800a128 <MX_SAI1_Init+0xc8>)
 800a0f0:	2200      	movs	r2, #0
 800a0f2:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 800a0f4:	4b0c      	ldr	r3, [pc, #48]	@ (800a128 <MX_SAI1_Init+0xc8>)
 800a0f6:	2200      	movs	r2, #0
 800a0f8:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 800a0fa:	4b0b      	ldr	r3, [pc, #44]	@ (800a128 <MX_SAI1_Init+0xc8>)
 800a0fc:	2200      	movs	r2, #0
 800a0fe:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800a100:	4b09      	ldr	r3, [pc, #36]	@ (800a128 <MX_SAI1_Init+0xc8>)
 800a102:	2280      	movs	r2, #128	@ 0x80
 800a104:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockA1.SlotInit.SlotNumber = 4;
 800a106:	4b08      	ldr	r3, [pc, #32]	@ (800a128 <MX_SAI1_Init+0xc8>)
 800a108:	2204      	movs	r2, #4
 800a10a:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockA1.SlotInit.SlotActive = 0x0000FFFF;
 800a10c:	4b06      	ldr	r3, [pc, #24]	@ (800a128 <MX_SAI1_Init+0xc8>)
 800a10e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a112:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 800a114:	4804      	ldr	r0, [pc, #16]	@ (800a128 <MX_SAI1_Init+0xc8>)
 800a116:	f7fd fb99 	bl	800784c <HAL_SAI_Init>
 800a11a:	4603      	mov	r3, r0
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d001      	beq.n	800a124 <MX_SAI1_Init+0xc4>
  {
    Error_Handler();
 800a120:	f7ff ff98 	bl	800a054 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 800a124:	bf00      	nop
 800a126:	bd80      	pop	{r7, pc}
 800a128:	240020f4 	.word	0x240020f4
 800a12c:	40015804 	.word	0x40015804

0800a130 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 800a130:	b580      	push	{r7, lr}
 800a132:	b0ba      	sub	sp, #232	@ 0xe8
 800a134:	af00      	add	r7, sp, #0
 800a136:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800a138:	f107 0310 	add.w	r3, r7, #16
 800a13c:	22c0      	movs	r2, #192	@ 0xc0
 800a13e:	2100      	movs	r1, #0
 800a140:	4618      	mov	r0, r3
 800a142:	f000 fb15 	bl	800a770 <memset>
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	4a51      	ldr	r2, [pc, #324]	@ (800a290 <HAL_SAI_MspInit+0x160>)
 800a14c:	4293      	cmp	r3, r2
 800a14e:	f040 809b 	bne.w	800a288 <HAL_SAI_MspInit+0x158>
    {
    /* SAI1 clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 800a152:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a156:	f04f 0300 	mov.w	r3, #0
 800a15a:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL3.PLL3M = 25;
 800a15e:	2319      	movs	r3, #25
 800a160:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL3.PLL3N = 491;
 800a162:	f240 13eb 	movw	r3, #491	@ 0x1eb
 800a166:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLL3.PLL3P = 40;
 800a168:	2328      	movs	r3, #40	@ 0x28
 800a16a:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInitStruct.PLL3.PLL3Q = 2;
 800a16c:	2302      	movs	r3, #2
 800a16e:	647b      	str	r3, [r7, #68]	@ 0x44
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 800a170:	2302      	movs	r3, #2
 800a172:	64bb      	str	r3, [r7, #72]	@ 0x48
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_0;
 800a174:	2300      	movs	r3, #0
 800a176:	64fb      	str	r3, [r7, #76]	@ 0x4c
    PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 800a178:	2300      	movs	r3, #0
 800a17a:	653b      	str	r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.PLL3.PLL3FRACN = 4260.0;
 800a17c:	f241 03a4 	movw	r3, #4260	@ 0x10a4
 800a180:	657b      	str	r3, [r7, #84]	@ 0x54
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL3;
 800a182:	2302      	movs	r3, #2
 800a184:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800a186:	f107 0310 	add.w	r3, r7, #16
 800a18a:	4618      	mov	r0, r3
 800a18c:	f7fa fe60 	bl	8004e50 <HAL_RCCEx_PeriphCLKConfig>
 800a190:	4603      	mov	r3, r0
 800a192:	2b00      	cmp	r3, #0
 800a194:	d001      	beq.n	800a19a <HAL_SAI_MspInit+0x6a>
    {
      Error_Handler();
 800a196:	f7ff ff5d 	bl	800a054 <Error_Handler>
    }

    if (SAI1_client == 0)
 800a19a:	4b3e      	ldr	r3, [pc, #248]	@ (800a294 <HAL_SAI_MspInit+0x164>)
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d116      	bne.n	800a1d0 <HAL_SAI_MspInit+0xa0>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 800a1a2:	4b3d      	ldr	r3, [pc, #244]	@ (800a298 <HAL_SAI_MspInit+0x168>)
 800a1a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a1a8:	4a3b      	ldr	r2, [pc, #236]	@ (800a298 <HAL_SAI_MspInit+0x168>)
 800a1aa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800a1ae:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800a1b2:	4b39      	ldr	r3, [pc, #228]	@ (800a298 <HAL_SAI_MspInit+0x168>)
 800a1b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a1b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a1bc:	60fb      	str	r3, [r7, #12]
 800a1be:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI1_IRQn, 5, 0);
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	2105      	movs	r1, #5
 800a1c4:	2057      	movs	r0, #87	@ 0x57
 800a1c6:	f7f6 fc16 	bl	80009f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 800a1ca:	2057      	movs	r0, #87	@ 0x57
 800a1cc:	f7f6 fc2d 	bl	8000a2a <HAL_NVIC_EnableIRQ>
    }
    SAI1_client ++;
 800a1d0:	4b30      	ldr	r3, [pc, #192]	@ (800a294 <HAL_SAI_MspInit+0x164>)
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	3301      	adds	r3, #1
 800a1d6:	4a2f      	ldr	r2, [pc, #188]	@ (800a294 <HAL_SAI_MspInit+0x164>)
 800a1d8:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800a1da:	2374      	movs	r3, #116	@ 0x74
 800a1dc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a1e0:	2302      	movs	r3, #2
 800a1e2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 800a1f2:	2306      	movs	r3, #6
 800a1f4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800a1f8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800a1fc:	4619      	mov	r1, r3
 800a1fe:	4827      	ldr	r0, [pc, #156]	@ (800a29c <HAL_SAI_MspInit+0x16c>)
 800a200:	f7f9 faee 	bl	80037e0 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA1_Stream0;
 800a204:	4b26      	ldr	r3, [pc, #152]	@ (800a2a0 <HAL_SAI_MspInit+0x170>)
 800a206:	4a27      	ldr	r2, [pc, #156]	@ (800a2a4 <HAL_SAI_MspInit+0x174>)
 800a208:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_SAI1_A;
 800a20a:	4b25      	ldr	r3, [pc, #148]	@ (800a2a0 <HAL_SAI_MspInit+0x170>)
 800a20c:	2257      	movs	r2, #87	@ 0x57
 800a20e:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800a210:	4b23      	ldr	r3, [pc, #140]	@ (800a2a0 <HAL_SAI_MspInit+0x170>)
 800a212:	2240      	movs	r2, #64	@ 0x40
 800a214:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 800a216:	4b22      	ldr	r3, [pc, #136]	@ (800a2a0 <HAL_SAI_MspInit+0x170>)
 800a218:	2200      	movs	r2, #0
 800a21a:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 800a21c:	4b20      	ldr	r3, [pc, #128]	@ (800a2a0 <HAL_SAI_MspInit+0x170>)
 800a21e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a222:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800a224:	4b1e      	ldr	r3, [pc, #120]	@ (800a2a0 <HAL_SAI_MspInit+0x170>)
 800a226:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800a22a:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800a22c:	4b1c      	ldr	r3, [pc, #112]	@ (800a2a0 <HAL_SAI_MspInit+0x170>)
 800a22e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800a232:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 800a234:	4b1a      	ldr	r3, [pc, #104]	@ (800a2a0 <HAL_SAI_MspInit+0x170>)
 800a236:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a23a:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_HIGH;
 800a23c:	4b18      	ldr	r3, [pc, #96]	@ (800a2a0 <HAL_SAI_MspInit+0x170>)
 800a23e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800a242:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800a244:	4b16      	ldr	r3, [pc, #88]	@ (800a2a0 <HAL_SAI_MspInit+0x170>)
 800a246:	2204      	movs	r2, #4
 800a248:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai1_a.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800a24a:	4b15      	ldr	r3, [pc, #84]	@ (800a2a0 <HAL_SAI_MspInit+0x170>)
 800a24c:	2203      	movs	r2, #3
 800a24e:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai1_a.Init.MemBurst = DMA_MBURST_SINGLE;
 800a250:	4b13      	ldr	r3, [pc, #76]	@ (800a2a0 <HAL_SAI_MspInit+0x170>)
 800a252:	2200      	movs	r2, #0
 800a254:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai1_a.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800a256:	4b12      	ldr	r3, [pc, #72]	@ (800a2a0 <HAL_SAI_MspInit+0x170>)
 800a258:	2200      	movs	r2, #0
 800a25a:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 800a25c:	4810      	ldr	r0, [pc, #64]	@ (800a2a0 <HAL_SAI_MspInit+0x170>)
 800a25e:	f7f6 fc77 	bl	8000b50 <HAL_DMA_Init>
 800a262:	4603      	mov	r3, r0
 800a264:	2b00      	cmp	r3, #0
 800a266:	d001      	beq.n	800a26c <HAL_SAI_MspInit+0x13c>
    {
      Error_Handler();
 800a268:	f7ff fef4 	bl	800a054 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_a);
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	4a0c      	ldr	r2, [pc, #48]	@ (800a2a0 <HAL_SAI_MspInit+0x170>)
 800a270:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 800a274:	4a0a      	ldr	r2, [pc, #40]	@ (800a2a0 <HAL_SAI_MspInit+0x170>)
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_a);
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	4a08      	ldr	r2, [pc, #32]	@ (800a2a0 <HAL_SAI_MspInit+0x170>)
 800a27e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800a282:	4a07      	ldr	r2, [pc, #28]	@ (800a2a0 <HAL_SAI_MspInit+0x170>)
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 800a288:	bf00      	nop
 800a28a:	37e8      	adds	r7, #232	@ 0xe8
 800a28c:	46bd      	mov	sp, r7
 800a28e:	bd80      	pop	{r7, pc}
 800a290:	40015804 	.word	0x40015804
 800a294:	24002204 	.word	0x24002204
 800a298:	58024400 	.word	0x58024400
 800a29c:	58021000 	.word	0x58021000
 800a2a0:	2400218c 	.word	0x2400218c
 800a2a4:	40020010 	.word	0x40020010

0800a2a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800a2a8:	b480      	push	{r7}
 800a2aa:	b083      	sub	sp, #12
 800a2ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a2ae:	4b0a      	ldr	r3, [pc, #40]	@ (800a2d8 <HAL_MspInit+0x30>)
 800a2b0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a2b4:	4a08      	ldr	r2, [pc, #32]	@ (800a2d8 <HAL_MspInit+0x30>)
 800a2b6:	f043 0302 	orr.w	r3, r3, #2
 800a2ba:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800a2be:	4b06      	ldr	r3, [pc, #24]	@ (800a2d8 <HAL_MspInit+0x30>)
 800a2c0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a2c4:	f003 0302 	and.w	r3, r3, #2
 800a2c8:	607b      	str	r3, [r7, #4]
 800a2ca:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800a2cc:	bf00      	nop
 800a2ce:	370c      	adds	r7, #12
 800a2d0:	46bd      	mov	sp, r7
 800a2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d6:	4770      	bx	lr
 800a2d8:	58024400 	.word	0x58024400

0800a2dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800a2dc:	b480      	push	{r7}
 800a2de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800a2e0:	bf00      	nop
 800a2e2:	e7fd      	b.n	800a2e0 <NMI_Handler+0x4>

0800a2e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800a2e4:	b480      	push	{r7}
 800a2e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800a2e8:	bf00      	nop
 800a2ea:	e7fd      	b.n	800a2e8 <HardFault_Handler+0x4>

0800a2ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800a2ec:	b480      	push	{r7}
 800a2ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800a2f0:	bf00      	nop
 800a2f2:	e7fd      	b.n	800a2f0 <MemManage_Handler+0x4>

0800a2f4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800a2f4:	b480      	push	{r7}
 800a2f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800a2f8:	bf00      	nop
 800a2fa:	e7fd      	b.n	800a2f8 <BusFault_Handler+0x4>

0800a2fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800a2fc:	b480      	push	{r7}
 800a2fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800a300:	bf00      	nop
 800a302:	e7fd      	b.n	800a300 <UsageFault_Handler+0x4>

0800a304 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800a304:	b480      	push	{r7}
 800a306:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800a308:	bf00      	nop
 800a30a:	46bd      	mov	sp, r7
 800a30c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a310:	4770      	bx	lr

0800a312 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800a312:	b480      	push	{r7}
 800a314:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800a316:	bf00      	nop
 800a318:	46bd      	mov	sp, r7
 800a31a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a31e:	4770      	bx	lr

0800a320 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800a320:	b480      	push	{r7}
 800a322:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800a324:	bf00      	nop
 800a326:	46bd      	mov	sp, r7
 800a328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32c:	4770      	bx	lr

0800a32e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800a32e:	b580      	push	{r7, lr}
 800a330:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800a332:	f7f6 fa35 	bl	80007a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800a336:	bf00      	nop
 800a338:	bd80      	pop	{r7, pc}
	...

0800a33c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800a33c:	b580      	push	{r7, lr}
 800a33e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 800a340:	4802      	ldr	r0, [pc, #8]	@ (800a34c <DMA1_Stream0_IRQHandler+0x10>)
 800a342:	f7f7 ff2f 	bl	80021a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800a346:	bf00      	nop
 800a348:	bd80      	pop	{r7, pc}
 800a34a:	bf00      	nop
 800a34c:	2400218c 	.word	0x2400218c

0800a350 <SAI1_IRQHandler>:

/**
  * @brief This function handles SAI1 global interrupt.
  */
void SAI1_IRQHandler(void)
{
 800a350:	b580      	push	{r7, lr}
 800a352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI1_IRQn 0 */

  /* USER CODE END SAI1_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA1);
 800a354:	4802      	ldr	r0, [pc, #8]	@ (800a360 <SAI1_IRQHandler+0x10>)
 800a356:	f7fd fe69 	bl	800802c <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 800a35a:	bf00      	nop
 800a35c:	bd80      	pop	{r7, pc}
 800a35e:	bf00      	nop
 800a360:	240020f4 	.word	0x240020f4

0800a364 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800a364:	b580      	push	{r7, lr}
 800a366:	b086      	sub	sp, #24
 800a368:	af00      	add	r7, sp, #0
 800a36a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800a36c:	4a14      	ldr	r2, [pc, #80]	@ (800a3c0 <_sbrk+0x5c>)
 800a36e:	4b15      	ldr	r3, [pc, #84]	@ (800a3c4 <_sbrk+0x60>)
 800a370:	1ad3      	subs	r3, r2, r3
 800a372:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800a374:	697b      	ldr	r3, [r7, #20]
 800a376:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800a378:	4b13      	ldr	r3, [pc, #76]	@ (800a3c8 <_sbrk+0x64>)
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d102      	bne.n	800a386 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800a380:	4b11      	ldr	r3, [pc, #68]	@ (800a3c8 <_sbrk+0x64>)
 800a382:	4a12      	ldr	r2, [pc, #72]	@ (800a3cc <_sbrk+0x68>)
 800a384:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800a386:	4b10      	ldr	r3, [pc, #64]	@ (800a3c8 <_sbrk+0x64>)
 800a388:	681a      	ldr	r2, [r3, #0]
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	4413      	add	r3, r2
 800a38e:	693a      	ldr	r2, [r7, #16]
 800a390:	429a      	cmp	r2, r3
 800a392:	d207      	bcs.n	800a3a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800a394:	f000 f9f4 	bl	800a780 <__errno>
 800a398:	4603      	mov	r3, r0
 800a39a:	220c      	movs	r2, #12
 800a39c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800a39e:	f04f 33ff 	mov.w	r3, #4294967295
 800a3a2:	e009      	b.n	800a3b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800a3a4:	4b08      	ldr	r3, [pc, #32]	@ (800a3c8 <_sbrk+0x64>)
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800a3aa:	4b07      	ldr	r3, [pc, #28]	@ (800a3c8 <_sbrk+0x64>)
 800a3ac:	681a      	ldr	r2, [r3, #0]
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	4413      	add	r3, r2
 800a3b2:	4a05      	ldr	r2, [pc, #20]	@ (800a3c8 <_sbrk+0x64>)
 800a3b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800a3b6:	68fb      	ldr	r3, [r7, #12]
}
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	3718      	adds	r7, #24
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	bd80      	pop	{r7, pc}
 800a3c0:	24080000 	.word	0x24080000
 800a3c4:	00000400 	.word	0x00000400
 800a3c8:	24002208 	.word	0x24002208
 800a3cc:	240023e8 	.word	0x240023e8

0800a3d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800a3d0:	b480      	push	{r7}
 800a3d2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800a3d4:	4b43      	ldr	r3, [pc, #268]	@ (800a4e4 <SystemInit+0x114>)
 800a3d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a3da:	4a42      	ldr	r2, [pc, #264]	@ (800a4e4 <SystemInit+0x114>)
 800a3dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a3e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800a3e4:	4b40      	ldr	r3, [pc, #256]	@ (800a4e8 <SystemInit+0x118>)
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	f003 030f 	and.w	r3, r3, #15
 800a3ec:	2b06      	cmp	r3, #6
 800a3ee:	d807      	bhi.n	800a400 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800a3f0:	4b3d      	ldr	r3, [pc, #244]	@ (800a4e8 <SystemInit+0x118>)
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	f023 030f 	bic.w	r3, r3, #15
 800a3f8:	4a3b      	ldr	r2, [pc, #236]	@ (800a4e8 <SystemInit+0x118>)
 800a3fa:	f043 0307 	orr.w	r3, r3, #7
 800a3fe:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800a400:	4b3a      	ldr	r3, [pc, #232]	@ (800a4ec <SystemInit+0x11c>)
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	4a39      	ldr	r2, [pc, #228]	@ (800a4ec <SystemInit+0x11c>)
 800a406:	f043 0301 	orr.w	r3, r3, #1
 800a40a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800a40c:	4b37      	ldr	r3, [pc, #220]	@ (800a4ec <SystemInit+0x11c>)
 800a40e:	2200      	movs	r2, #0
 800a410:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800a412:	4b36      	ldr	r3, [pc, #216]	@ (800a4ec <SystemInit+0x11c>)
 800a414:	681a      	ldr	r2, [r3, #0]
 800a416:	4935      	ldr	r1, [pc, #212]	@ (800a4ec <SystemInit+0x11c>)
 800a418:	4b35      	ldr	r3, [pc, #212]	@ (800a4f0 <SystemInit+0x120>)
 800a41a:	4013      	ands	r3, r2
 800a41c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800a41e:	4b32      	ldr	r3, [pc, #200]	@ (800a4e8 <SystemInit+0x118>)
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	f003 0308 	and.w	r3, r3, #8
 800a426:	2b00      	cmp	r3, #0
 800a428:	d007      	beq.n	800a43a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800a42a:	4b2f      	ldr	r3, [pc, #188]	@ (800a4e8 <SystemInit+0x118>)
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	f023 030f 	bic.w	r3, r3, #15
 800a432:	4a2d      	ldr	r2, [pc, #180]	@ (800a4e8 <SystemInit+0x118>)
 800a434:	f043 0307 	orr.w	r3, r3, #7
 800a438:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800a43a:	4b2c      	ldr	r3, [pc, #176]	@ (800a4ec <SystemInit+0x11c>)
 800a43c:	2200      	movs	r2, #0
 800a43e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800a440:	4b2a      	ldr	r3, [pc, #168]	@ (800a4ec <SystemInit+0x11c>)
 800a442:	2200      	movs	r2, #0
 800a444:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800a446:	4b29      	ldr	r3, [pc, #164]	@ (800a4ec <SystemInit+0x11c>)
 800a448:	2200      	movs	r2, #0
 800a44a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800a44c:	4b27      	ldr	r3, [pc, #156]	@ (800a4ec <SystemInit+0x11c>)
 800a44e:	4a29      	ldr	r2, [pc, #164]	@ (800a4f4 <SystemInit+0x124>)
 800a450:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800a452:	4b26      	ldr	r3, [pc, #152]	@ (800a4ec <SystemInit+0x11c>)
 800a454:	4a28      	ldr	r2, [pc, #160]	@ (800a4f8 <SystemInit+0x128>)
 800a456:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800a458:	4b24      	ldr	r3, [pc, #144]	@ (800a4ec <SystemInit+0x11c>)
 800a45a:	4a28      	ldr	r2, [pc, #160]	@ (800a4fc <SystemInit+0x12c>)
 800a45c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800a45e:	4b23      	ldr	r3, [pc, #140]	@ (800a4ec <SystemInit+0x11c>)
 800a460:	2200      	movs	r2, #0
 800a462:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800a464:	4b21      	ldr	r3, [pc, #132]	@ (800a4ec <SystemInit+0x11c>)
 800a466:	4a25      	ldr	r2, [pc, #148]	@ (800a4fc <SystemInit+0x12c>)
 800a468:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800a46a:	4b20      	ldr	r3, [pc, #128]	@ (800a4ec <SystemInit+0x11c>)
 800a46c:	2200      	movs	r2, #0
 800a46e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800a470:	4b1e      	ldr	r3, [pc, #120]	@ (800a4ec <SystemInit+0x11c>)
 800a472:	4a22      	ldr	r2, [pc, #136]	@ (800a4fc <SystemInit+0x12c>)
 800a474:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800a476:	4b1d      	ldr	r3, [pc, #116]	@ (800a4ec <SystemInit+0x11c>)
 800a478:	2200      	movs	r2, #0
 800a47a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800a47c:	4b1b      	ldr	r3, [pc, #108]	@ (800a4ec <SystemInit+0x11c>)
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	4a1a      	ldr	r2, [pc, #104]	@ (800a4ec <SystemInit+0x11c>)
 800a482:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a486:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800a488:	4b18      	ldr	r3, [pc, #96]	@ (800a4ec <SystemInit+0x11c>)
 800a48a:	2200      	movs	r2, #0
 800a48c:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800a48e:	4b1c      	ldr	r3, [pc, #112]	@ (800a500 <SystemInit+0x130>)
 800a490:	681a      	ldr	r2, [r3, #0]
 800a492:	4b1c      	ldr	r3, [pc, #112]	@ (800a504 <SystemInit+0x134>)
 800a494:	4013      	ands	r3, r2
 800a496:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a49a:	d202      	bcs.n	800a4a2 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800a49c:	4b1a      	ldr	r3, [pc, #104]	@ (800a508 <SystemInit+0x138>)
 800a49e:	2201      	movs	r2, #1
 800a4a0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800a4a2:	4b12      	ldr	r3, [pc, #72]	@ (800a4ec <SystemInit+0x11c>)
 800a4a4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800a4a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d113      	bne.n	800a4d8 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800a4b0:	4b0e      	ldr	r3, [pc, #56]	@ (800a4ec <SystemInit+0x11c>)
 800a4b2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800a4b6:	4a0d      	ldr	r2, [pc, #52]	@ (800a4ec <SystemInit+0x11c>)
 800a4b8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a4bc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800a4c0:	4b12      	ldr	r3, [pc, #72]	@ (800a50c <SystemInit+0x13c>)
 800a4c2:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800a4c6:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800a4c8:	4b08      	ldr	r3, [pc, #32]	@ (800a4ec <SystemInit+0x11c>)
 800a4ca:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800a4ce:	4a07      	ldr	r2, [pc, #28]	@ (800a4ec <SystemInit+0x11c>)
 800a4d0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a4d4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800a4d8:	bf00      	nop
 800a4da:	46bd      	mov	sp, r7
 800a4dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e0:	4770      	bx	lr
 800a4e2:	bf00      	nop
 800a4e4:	e000ed00 	.word	0xe000ed00
 800a4e8:	52002000 	.word	0x52002000
 800a4ec:	58024400 	.word	0x58024400
 800a4f0:	eaf6ed7f 	.word	0xeaf6ed7f
 800a4f4:	02020200 	.word	0x02020200
 800a4f8:	01ff0000 	.word	0x01ff0000
 800a4fc:	01010280 	.word	0x01010280
 800a500:	5c001000 	.word	0x5c001000
 800a504:	ffff0000 	.word	0xffff0000
 800a508:	51008108 	.word	0x51008108
 800a50c:	52004000 	.word	0x52004000

0800a510 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 800a510:	b480      	push	{r7}
 800a512:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 800a514:	4b09      	ldr	r3, [pc, #36]	@ (800a53c <ExitRun0Mode+0x2c>)
 800a516:	68db      	ldr	r3, [r3, #12]
 800a518:	4a08      	ldr	r2, [pc, #32]	@ (800a53c <ExitRun0Mode+0x2c>)
 800a51a:	f043 0302 	orr.w	r3, r3, #2
 800a51e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 800a520:	bf00      	nop
 800a522:	4b06      	ldr	r3, [pc, #24]	@ (800a53c <ExitRun0Mode+0x2c>)
 800a524:	685b      	ldr	r3, [r3, #4]
 800a526:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d0f9      	beq.n	800a522 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800a52e:	bf00      	nop
 800a530:	bf00      	nop
 800a532:	46bd      	mov	sp, r7
 800a534:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a538:	4770      	bx	lr
 800a53a:	bf00      	nop
 800a53c:	58024800 	.word	0x58024800

0800a540 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800a540:	b580      	push	{r7, lr}
 800a542:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800a544:	4b22      	ldr	r3, [pc, #136]	@ (800a5d0 <MX_USART1_UART_Init+0x90>)
 800a546:	4a23      	ldr	r2, [pc, #140]	@ (800a5d4 <MX_USART1_UART_Init+0x94>)
 800a548:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800a54a:	4b21      	ldr	r3, [pc, #132]	@ (800a5d0 <MX_USART1_UART_Init+0x90>)
 800a54c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800a550:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800a552:	4b1f      	ldr	r3, [pc, #124]	@ (800a5d0 <MX_USART1_UART_Init+0x90>)
 800a554:	2200      	movs	r2, #0
 800a556:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800a558:	4b1d      	ldr	r3, [pc, #116]	@ (800a5d0 <MX_USART1_UART_Init+0x90>)
 800a55a:	2200      	movs	r2, #0
 800a55c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800a55e:	4b1c      	ldr	r3, [pc, #112]	@ (800a5d0 <MX_USART1_UART_Init+0x90>)
 800a560:	2200      	movs	r2, #0
 800a562:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800a564:	4b1a      	ldr	r3, [pc, #104]	@ (800a5d0 <MX_USART1_UART_Init+0x90>)
 800a566:	220c      	movs	r2, #12
 800a568:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a56a:	4b19      	ldr	r3, [pc, #100]	@ (800a5d0 <MX_USART1_UART_Init+0x90>)
 800a56c:	2200      	movs	r2, #0
 800a56e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800a570:	4b17      	ldr	r3, [pc, #92]	@ (800a5d0 <MX_USART1_UART_Init+0x90>)
 800a572:	2200      	movs	r2, #0
 800a574:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a576:	4b16      	ldr	r3, [pc, #88]	@ (800a5d0 <MX_USART1_UART_Init+0x90>)
 800a578:	2200      	movs	r2, #0
 800a57a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800a57c:	4b14      	ldr	r3, [pc, #80]	@ (800a5d0 <MX_USART1_UART_Init+0x90>)
 800a57e:	2200      	movs	r2, #0
 800a580:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a582:	4b13      	ldr	r3, [pc, #76]	@ (800a5d0 <MX_USART1_UART_Init+0x90>)
 800a584:	2200      	movs	r2, #0
 800a586:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800a588:	4811      	ldr	r0, [pc, #68]	@ (800a5d0 <MX_USART1_UART_Init+0x90>)
 800a58a:	f7fe f833 	bl	80085f4 <HAL_UART_Init>
 800a58e:	4603      	mov	r3, r0
 800a590:	2b00      	cmp	r3, #0
 800a592:	d001      	beq.n	800a598 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800a594:	f7ff fd5e 	bl	800a054 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a598:	2100      	movs	r1, #0
 800a59a:	480d      	ldr	r0, [pc, #52]	@ (800a5d0 <MX_USART1_UART_Init+0x90>)
 800a59c:	f7ff f8c9 	bl	8009732 <HAL_UARTEx_SetTxFifoThreshold>
 800a5a0:	4603      	mov	r3, r0
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d001      	beq.n	800a5aa <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800a5a6:	f7ff fd55 	bl	800a054 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a5aa:	2100      	movs	r1, #0
 800a5ac:	4808      	ldr	r0, [pc, #32]	@ (800a5d0 <MX_USART1_UART_Init+0x90>)
 800a5ae:	f7ff f8fe 	bl	80097ae <HAL_UARTEx_SetRxFifoThreshold>
 800a5b2:	4603      	mov	r3, r0
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d001      	beq.n	800a5bc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800a5b8:	f7ff fd4c 	bl	800a054 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800a5bc:	4804      	ldr	r0, [pc, #16]	@ (800a5d0 <MX_USART1_UART_Init+0x90>)
 800a5be:	f7ff f87f 	bl	80096c0 <HAL_UARTEx_DisableFifoMode>
 800a5c2:	4603      	mov	r3, r0
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d001      	beq.n	800a5cc <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800a5c8:	f7ff fd44 	bl	800a054 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800a5cc:	bf00      	nop
 800a5ce:	bd80      	pop	{r7, pc}
 800a5d0:	2400220c 	.word	0x2400220c
 800a5d4:	40011000 	.word	0x40011000

0800a5d8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800a5d8:	b580      	push	{r7, lr}
 800a5da:	b0ba      	sub	sp, #232	@ 0xe8
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a5e0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800a5e4:	2200      	movs	r2, #0
 800a5e6:	601a      	str	r2, [r3, #0]
 800a5e8:	605a      	str	r2, [r3, #4]
 800a5ea:	609a      	str	r2, [r3, #8]
 800a5ec:	60da      	str	r2, [r3, #12]
 800a5ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800a5f0:	f107 0310 	add.w	r3, r7, #16
 800a5f4:	22c0      	movs	r2, #192	@ 0xc0
 800a5f6:	2100      	movs	r1, #0
 800a5f8:	4618      	mov	r0, r3
 800a5fa:	f000 f8b9 	bl	800a770 <memset>
  if(uartHandle->Instance==USART1)
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	4a27      	ldr	r2, [pc, #156]	@ (800a6a0 <HAL_UART_MspInit+0xc8>)
 800a604:	4293      	cmp	r3, r2
 800a606:	d146      	bne.n	800a696 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800a608:	f04f 0201 	mov.w	r2, #1
 800a60c:	f04f 0300 	mov.w	r3, #0
 800a610:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 800a614:	2300      	movs	r3, #0
 800a616:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800a61a:	f107 0310 	add.w	r3, r7, #16
 800a61e:	4618      	mov	r0, r3
 800a620:	f7fa fc16 	bl	8004e50 <HAL_RCCEx_PeriphCLKConfig>
 800a624:	4603      	mov	r3, r0
 800a626:	2b00      	cmp	r3, #0
 800a628:	d001      	beq.n	800a62e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800a62a:	f7ff fd13 	bl	800a054 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800a62e:	4b1d      	ldr	r3, [pc, #116]	@ (800a6a4 <HAL_UART_MspInit+0xcc>)
 800a630:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a634:	4a1b      	ldr	r2, [pc, #108]	@ (800a6a4 <HAL_UART_MspInit+0xcc>)
 800a636:	f043 0310 	orr.w	r3, r3, #16
 800a63a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800a63e:	4b19      	ldr	r3, [pc, #100]	@ (800a6a4 <HAL_UART_MspInit+0xcc>)
 800a640:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a644:	f003 0310 	and.w	r3, r3, #16
 800a648:	60fb      	str	r3, [r7, #12]
 800a64a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a64c:	4b15      	ldr	r3, [pc, #84]	@ (800a6a4 <HAL_UART_MspInit+0xcc>)
 800a64e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a652:	4a14      	ldr	r2, [pc, #80]	@ (800a6a4 <HAL_UART_MspInit+0xcc>)
 800a654:	f043 0301 	orr.w	r3, r3, #1
 800a658:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800a65c:	4b11      	ldr	r3, [pc, #68]	@ (800a6a4 <HAL_UART_MspInit+0xcc>)
 800a65e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a662:	f003 0301 	and.w	r3, r3, #1
 800a666:	60bb      	str	r3, [r7, #8]
 800a668:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800a66a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800a66e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a672:	2302      	movs	r3, #2
 800a674:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a678:	2300      	movs	r3, #0
 800a67a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a67e:	2300      	movs	r3, #0
 800a680:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800a684:	2307      	movs	r3, #7
 800a686:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a68a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800a68e:	4619      	mov	r1, r3
 800a690:	4805      	ldr	r0, [pc, #20]	@ (800a6a8 <HAL_UART_MspInit+0xd0>)
 800a692:	f7f9 f8a5 	bl	80037e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800a696:	bf00      	nop
 800a698:	37e8      	adds	r7, #232	@ 0xe8
 800a69a:	46bd      	mov	sp, r7
 800a69c:	bd80      	pop	{r7, pc}
 800a69e:	bf00      	nop
 800a6a0:	40011000 	.word	0x40011000
 800a6a4:	58024400 	.word	0x58024400
 800a6a8:	58020000 	.word	0x58020000

0800a6ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800a6ac:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800a6e8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800a6b0:	f7ff ff2e 	bl	800a510 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 800a6b4:	f7ff fe8c 	bl	800a3d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800a6b8:	480c      	ldr	r0, [pc, #48]	@ (800a6ec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800a6ba:	490d      	ldr	r1, [pc, #52]	@ (800a6f0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800a6bc:	4a0d      	ldr	r2, [pc, #52]	@ (800a6f4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800a6be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800a6c0:	e002      	b.n	800a6c8 <LoopCopyDataInit>

0800a6c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800a6c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800a6c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800a6c6:	3304      	adds	r3, #4

0800a6c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800a6c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800a6ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800a6cc:	d3f9      	bcc.n	800a6c2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800a6ce:	4a0a      	ldr	r2, [pc, #40]	@ (800a6f8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800a6d0:	4c0a      	ldr	r4, [pc, #40]	@ (800a6fc <LoopFillZerobss+0x22>)
  movs r3, #0
 800a6d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 800a6d4:	e001      	b.n	800a6da <LoopFillZerobss>

0800a6d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800a6d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800a6d8:	3204      	adds	r2, #4

0800a6da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800a6da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800a6dc:	d3fb      	bcc.n	800a6d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800a6de:	f000 f855 	bl	800a78c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800a6e2:	f7ff fb4d 	bl	8009d80 <main>
  bx  lr
 800a6e6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800a6e8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800a6ec:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800a6f0:	24000060 	.word	0x24000060
  ldr r2, =_sidata
 800a6f4:	0800b3d0 	.word	0x0800b3d0
  ldr r2, =_sbss
 800a6f8:	24000060 	.word	0x24000060
  ldr r4, =_ebss
 800a6fc:	240023e8 	.word	0x240023e8

0800a700 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800a700:	e7fe      	b.n	800a700 <ADC3_IRQHandler>
	...

0800a704 <sniprintf>:
 800a704:	b40c      	push	{r2, r3}
 800a706:	b530      	push	{r4, r5, lr}
 800a708:	4b18      	ldr	r3, [pc, #96]	@ (800a76c <sniprintf+0x68>)
 800a70a:	1e0c      	subs	r4, r1, #0
 800a70c:	681d      	ldr	r5, [r3, #0]
 800a70e:	b09d      	sub	sp, #116	@ 0x74
 800a710:	da08      	bge.n	800a724 <sniprintf+0x20>
 800a712:	238b      	movs	r3, #139	@ 0x8b
 800a714:	602b      	str	r3, [r5, #0]
 800a716:	f04f 30ff 	mov.w	r0, #4294967295
 800a71a:	b01d      	add	sp, #116	@ 0x74
 800a71c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a720:	b002      	add	sp, #8
 800a722:	4770      	bx	lr
 800a724:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a728:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a72c:	f04f 0300 	mov.w	r3, #0
 800a730:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a732:	bf14      	ite	ne
 800a734:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a738:	4623      	moveq	r3, r4
 800a73a:	9304      	str	r3, [sp, #16]
 800a73c:	9307      	str	r3, [sp, #28]
 800a73e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a742:	9002      	str	r0, [sp, #8]
 800a744:	9006      	str	r0, [sp, #24]
 800a746:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a74a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a74c:	ab21      	add	r3, sp, #132	@ 0x84
 800a74e:	a902      	add	r1, sp, #8
 800a750:	4628      	mov	r0, r5
 800a752:	9301      	str	r3, [sp, #4]
 800a754:	f000 f994 	bl	800aa80 <_svfiprintf_r>
 800a758:	1c43      	adds	r3, r0, #1
 800a75a:	bfbc      	itt	lt
 800a75c:	238b      	movlt	r3, #139	@ 0x8b
 800a75e:	602b      	strlt	r3, [r5, #0]
 800a760:	2c00      	cmp	r4, #0
 800a762:	d0da      	beq.n	800a71a <sniprintf+0x16>
 800a764:	9b02      	ldr	r3, [sp, #8]
 800a766:	2200      	movs	r2, #0
 800a768:	701a      	strb	r2, [r3, #0]
 800a76a:	e7d6      	b.n	800a71a <sniprintf+0x16>
 800a76c:	24000010 	.word	0x24000010

0800a770 <memset>:
 800a770:	4402      	add	r2, r0
 800a772:	4603      	mov	r3, r0
 800a774:	4293      	cmp	r3, r2
 800a776:	d100      	bne.n	800a77a <memset+0xa>
 800a778:	4770      	bx	lr
 800a77a:	f803 1b01 	strb.w	r1, [r3], #1
 800a77e:	e7f9      	b.n	800a774 <memset+0x4>

0800a780 <__errno>:
 800a780:	4b01      	ldr	r3, [pc, #4]	@ (800a788 <__errno+0x8>)
 800a782:	6818      	ldr	r0, [r3, #0]
 800a784:	4770      	bx	lr
 800a786:	bf00      	nop
 800a788:	24000010 	.word	0x24000010

0800a78c <__libc_init_array>:
 800a78c:	b570      	push	{r4, r5, r6, lr}
 800a78e:	4d0d      	ldr	r5, [pc, #52]	@ (800a7c4 <__libc_init_array+0x38>)
 800a790:	4c0d      	ldr	r4, [pc, #52]	@ (800a7c8 <__libc_init_array+0x3c>)
 800a792:	1b64      	subs	r4, r4, r5
 800a794:	10a4      	asrs	r4, r4, #2
 800a796:	2600      	movs	r6, #0
 800a798:	42a6      	cmp	r6, r4
 800a79a:	d109      	bne.n	800a7b0 <__libc_init_array+0x24>
 800a79c:	4d0b      	ldr	r5, [pc, #44]	@ (800a7cc <__libc_init_array+0x40>)
 800a79e:	4c0c      	ldr	r4, [pc, #48]	@ (800a7d0 <__libc_init_array+0x44>)
 800a7a0:	f000 fc64 	bl	800b06c <_init>
 800a7a4:	1b64      	subs	r4, r4, r5
 800a7a6:	10a4      	asrs	r4, r4, #2
 800a7a8:	2600      	movs	r6, #0
 800a7aa:	42a6      	cmp	r6, r4
 800a7ac:	d105      	bne.n	800a7ba <__libc_init_array+0x2e>
 800a7ae:	bd70      	pop	{r4, r5, r6, pc}
 800a7b0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a7b4:	4798      	blx	r3
 800a7b6:	3601      	adds	r6, #1
 800a7b8:	e7ee      	b.n	800a798 <__libc_init_array+0xc>
 800a7ba:	f855 3b04 	ldr.w	r3, [r5], #4
 800a7be:	4798      	blx	r3
 800a7c0:	3601      	adds	r6, #1
 800a7c2:	e7f2      	b.n	800a7aa <__libc_init_array+0x1e>
 800a7c4:	0800b3c8 	.word	0x0800b3c8
 800a7c8:	0800b3c8 	.word	0x0800b3c8
 800a7cc:	0800b3c8 	.word	0x0800b3c8
 800a7d0:	0800b3cc 	.word	0x0800b3cc

0800a7d4 <__retarget_lock_acquire_recursive>:
 800a7d4:	4770      	bx	lr

0800a7d6 <__retarget_lock_release_recursive>:
 800a7d6:	4770      	bx	lr

0800a7d8 <_free_r>:
 800a7d8:	b538      	push	{r3, r4, r5, lr}
 800a7da:	4605      	mov	r5, r0
 800a7dc:	2900      	cmp	r1, #0
 800a7de:	d041      	beq.n	800a864 <_free_r+0x8c>
 800a7e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a7e4:	1f0c      	subs	r4, r1, #4
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	bfb8      	it	lt
 800a7ea:	18e4      	addlt	r4, r4, r3
 800a7ec:	f000 f8e0 	bl	800a9b0 <__malloc_lock>
 800a7f0:	4a1d      	ldr	r2, [pc, #116]	@ (800a868 <_free_r+0x90>)
 800a7f2:	6813      	ldr	r3, [r2, #0]
 800a7f4:	b933      	cbnz	r3, 800a804 <_free_r+0x2c>
 800a7f6:	6063      	str	r3, [r4, #4]
 800a7f8:	6014      	str	r4, [r2, #0]
 800a7fa:	4628      	mov	r0, r5
 800a7fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a800:	f000 b8dc 	b.w	800a9bc <__malloc_unlock>
 800a804:	42a3      	cmp	r3, r4
 800a806:	d908      	bls.n	800a81a <_free_r+0x42>
 800a808:	6820      	ldr	r0, [r4, #0]
 800a80a:	1821      	adds	r1, r4, r0
 800a80c:	428b      	cmp	r3, r1
 800a80e:	bf01      	itttt	eq
 800a810:	6819      	ldreq	r1, [r3, #0]
 800a812:	685b      	ldreq	r3, [r3, #4]
 800a814:	1809      	addeq	r1, r1, r0
 800a816:	6021      	streq	r1, [r4, #0]
 800a818:	e7ed      	b.n	800a7f6 <_free_r+0x1e>
 800a81a:	461a      	mov	r2, r3
 800a81c:	685b      	ldr	r3, [r3, #4]
 800a81e:	b10b      	cbz	r3, 800a824 <_free_r+0x4c>
 800a820:	42a3      	cmp	r3, r4
 800a822:	d9fa      	bls.n	800a81a <_free_r+0x42>
 800a824:	6811      	ldr	r1, [r2, #0]
 800a826:	1850      	adds	r0, r2, r1
 800a828:	42a0      	cmp	r0, r4
 800a82a:	d10b      	bne.n	800a844 <_free_r+0x6c>
 800a82c:	6820      	ldr	r0, [r4, #0]
 800a82e:	4401      	add	r1, r0
 800a830:	1850      	adds	r0, r2, r1
 800a832:	4283      	cmp	r3, r0
 800a834:	6011      	str	r1, [r2, #0]
 800a836:	d1e0      	bne.n	800a7fa <_free_r+0x22>
 800a838:	6818      	ldr	r0, [r3, #0]
 800a83a:	685b      	ldr	r3, [r3, #4]
 800a83c:	6053      	str	r3, [r2, #4]
 800a83e:	4408      	add	r0, r1
 800a840:	6010      	str	r0, [r2, #0]
 800a842:	e7da      	b.n	800a7fa <_free_r+0x22>
 800a844:	d902      	bls.n	800a84c <_free_r+0x74>
 800a846:	230c      	movs	r3, #12
 800a848:	602b      	str	r3, [r5, #0]
 800a84a:	e7d6      	b.n	800a7fa <_free_r+0x22>
 800a84c:	6820      	ldr	r0, [r4, #0]
 800a84e:	1821      	adds	r1, r4, r0
 800a850:	428b      	cmp	r3, r1
 800a852:	bf04      	itt	eq
 800a854:	6819      	ldreq	r1, [r3, #0]
 800a856:	685b      	ldreq	r3, [r3, #4]
 800a858:	6063      	str	r3, [r4, #4]
 800a85a:	bf04      	itt	eq
 800a85c:	1809      	addeq	r1, r1, r0
 800a85e:	6021      	streq	r1, [r4, #0]
 800a860:	6054      	str	r4, [r2, #4]
 800a862:	e7ca      	b.n	800a7fa <_free_r+0x22>
 800a864:	bd38      	pop	{r3, r4, r5, pc}
 800a866:	bf00      	nop
 800a868:	240023e4 	.word	0x240023e4

0800a86c <sbrk_aligned>:
 800a86c:	b570      	push	{r4, r5, r6, lr}
 800a86e:	4e0f      	ldr	r6, [pc, #60]	@ (800a8ac <sbrk_aligned+0x40>)
 800a870:	460c      	mov	r4, r1
 800a872:	6831      	ldr	r1, [r6, #0]
 800a874:	4605      	mov	r5, r0
 800a876:	b911      	cbnz	r1, 800a87e <sbrk_aligned+0x12>
 800a878:	f000 fba4 	bl	800afc4 <_sbrk_r>
 800a87c:	6030      	str	r0, [r6, #0]
 800a87e:	4621      	mov	r1, r4
 800a880:	4628      	mov	r0, r5
 800a882:	f000 fb9f 	bl	800afc4 <_sbrk_r>
 800a886:	1c43      	adds	r3, r0, #1
 800a888:	d103      	bne.n	800a892 <sbrk_aligned+0x26>
 800a88a:	f04f 34ff 	mov.w	r4, #4294967295
 800a88e:	4620      	mov	r0, r4
 800a890:	bd70      	pop	{r4, r5, r6, pc}
 800a892:	1cc4      	adds	r4, r0, #3
 800a894:	f024 0403 	bic.w	r4, r4, #3
 800a898:	42a0      	cmp	r0, r4
 800a89a:	d0f8      	beq.n	800a88e <sbrk_aligned+0x22>
 800a89c:	1a21      	subs	r1, r4, r0
 800a89e:	4628      	mov	r0, r5
 800a8a0:	f000 fb90 	bl	800afc4 <_sbrk_r>
 800a8a4:	3001      	adds	r0, #1
 800a8a6:	d1f2      	bne.n	800a88e <sbrk_aligned+0x22>
 800a8a8:	e7ef      	b.n	800a88a <sbrk_aligned+0x1e>
 800a8aa:	bf00      	nop
 800a8ac:	240023e0 	.word	0x240023e0

0800a8b0 <_malloc_r>:
 800a8b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a8b4:	1ccd      	adds	r5, r1, #3
 800a8b6:	f025 0503 	bic.w	r5, r5, #3
 800a8ba:	3508      	adds	r5, #8
 800a8bc:	2d0c      	cmp	r5, #12
 800a8be:	bf38      	it	cc
 800a8c0:	250c      	movcc	r5, #12
 800a8c2:	2d00      	cmp	r5, #0
 800a8c4:	4606      	mov	r6, r0
 800a8c6:	db01      	blt.n	800a8cc <_malloc_r+0x1c>
 800a8c8:	42a9      	cmp	r1, r5
 800a8ca:	d904      	bls.n	800a8d6 <_malloc_r+0x26>
 800a8cc:	230c      	movs	r3, #12
 800a8ce:	6033      	str	r3, [r6, #0]
 800a8d0:	2000      	movs	r0, #0
 800a8d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a8d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a9ac <_malloc_r+0xfc>
 800a8da:	f000 f869 	bl	800a9b0 <__malloc_lock>
 800a8de:	f8d8 3000 	ldr.w	r3, [r8]
 800a8e2:	461c      	mov	r4, r3
 800a8e4:	bb44      	cbnz	r4, 800a938 <_malloc_r+0x88>
 800a8e6:	4629      	mov	r1, r5
 800a8e8:	4630      	mov	r0, r6
 800a8ea:	f7ff ffbf 	bl	800a86c <sbrk_aligned>
 800a8ee:	1c43      	adds	r3, r0, #1
 800a8f0:	4604      	mov	r4, r0
 800a8f2:	d158      	bne.n	800a9a6 <_malloc_r+0xf6>
 800a8f4:	f8d8 4000 	ldr.w	r4, [r8]
 800a8f8:	4627      	mov	r7, r4
 800a8fa:	2f00      	cmp	r7, #0
 800a8fc:	d143      	bne.n	800a986 <_malloc_r+0xd6>
 800a8fe:	2c00      	cmp	r4, #0
 800a900:	d04b      	beq.n	800a99a <_malloc_r+0xea>
 800a902:	6823      	ldr	r3, [r4, #0]
 800a904:	4639      	mov	r1, r7
 800a906:	4630      	mov	r0, r6
 800a908:	eb04 0903 	add.w	r9, r4, r3
 800a90c:	f000 fb5a 	bl	800afc4 <_sbrk_r>
 800a910:	4581      	cmp	r9, r0
 800a912:	d142      	bne.n	800a99a <_malloc_r+0xea>
 800a914:	6821      	ldr	r1, [r4, #0]
 800a916:	1a6d      	subs	r5, r5, r1
 800a918:	4629      	mov	r1, r5
 800a91a:	4630      	mov	r0, r6
 800a91c:	f7ff ffa6 	bl	800a86c <sbrk_aligned>
 800a920:	3001      	adds	r0, #1
 800a922:	d03a      	beq.n	800a99a <_malloc_r+0xea>
 800a924:	6823      	ldr	r3, [r4, #0]
 800a926:	442b      	add	r3, r5
 800a928:	6023      	str	r3, [r4, #0]
 800a92a:	f8d8 3000 	ldr.w	r3, [r8]
 800a92e:	685a      	ldr	r2, [r3, #4]
 800a930:	bb62      	cbnz	r2, 800a98c <_malloc_r+0xdc>
 800a932:	f8c8 7000 	str.w	r7, [r8]
 800a936:	e00f      	b.n	800a958 <_malloc_r+0xa8>
 800a938:	6822      	ldr	r2, [r4, #0]
 800a93a:	1b52      	subs	r2, r2, r5
 800a93c:	d420      	bmi.n	800a980 <_malloc_r+0xd0>
 800a93e:	2a0b      	cmp	r2, #11
 800a940:	d917      	bls.n	800a972 <_malloc_r+0xc2>
 800a942:	1961      	adds	r1, r4, r5
 800a944:	42a3      	cmp	r3, r4
 800a946:	6025      	str	r5, [r4, #0]
 800a948:	bf18      	it	ne
 800a94a:	6059      	strne	r1, [r3, #4]
 800a94c:	6863      	ldr	r3, [r4, #4]
 800a94e:	bf08      	it	eq
 800a950:	f8c8 1000 	streq.w	r1, [r8]
 800a954:	5162      	str	r2, [r4, r5]
 800a956:	604b      	str	r3, [r1, #4]
 800a958:	4630      	mov	r0, r6
 800a95a:	f000 f82f 	bl	800a9bc <__malloc_unlock>
 800a95e:	f104 000b 	add.w	r0, r4, #11
 800a962:	1d23      	adds	r3, r4, #4
 800a964:	f020 0007 	bic.w	r0, r0, #7
 800a968:	1ac2      	subs	r2, r0, r3
 800a96a:	bf1c      	itt	ne
 800a96c:	1a1b      	subne	r3, r3, r0
 800a96e:	50a3      	strne	r3, [r4, r2]
 800a970:	e7af      	b.n	800a8d2 <_malloc_r+0x22>
 800a972:	6862      	ldr	r2, [r4, #4]
 800a974:	42a3      	cmp	r3, r4
 800a976:	bf0c      	ite	eq
 800a978:	f8c8 2000 	streq.w	r2, [r8]
 800a97c:	605a      	strne	r2, [r3, #4]
 800a97e:	e7eb      	b.n	800a958 <_malloc_r+0xa8>
 800a980:	4623      	mov	r3, r4
 800a982:	6864      	ldr	r4, [r4, #4]
 800a984:	e7ae      	b.n	800a8e4 <_malloc_r+0x34>
 800a986:	463c      	mov	r4, r7
 800a988:	687f      	ldr	r7, [r7, #4]
 800a98a:	e7b6      	b.n	800a8fa <_malloc_r+0x4a>
 800a98c:	461a      	mov	r2, r3
 800a98e:	685b      	ldr	r3, [r3, #4]
 800a990:	42a3      	cmp	r3, r4
 800a992:	d1fb      	bne.n	800a98c <_malloc_r+0xdc>
 800a994:	2300      	movs	r3, #0
 800a996:	6053      	str	r3, [r2, #4]
 800a998:	e7de      	b.n	800a958 <_malloc_r+0xa8>
 800a99a:	230c      	movs	r3, #12
 800a99c:	6033      	str	r3, [r6, #0]
 800a99e:	4630      	mov	r0, r6
 800a9a0:	f000 f80c 	bl	800a9bc <__malloc_unlock>
 800a9a4:	e794      	b.n	800a8d0 <_malloc_r+0x20>
 800a9a6:	6005      	str	r5, [r0, #0]
 800a9a8:	e7d6      	b.n	800a958 <_malloc_r+0xa8>
 800a9aa:	bf00      	nop
 800a9ac:	240023e4 	.word	0x240023e4

0800a9b0 <__malloc_lock>:
 800a9b0:	4801      	ldr	r0, [pc, #4]	@ (800a9b8 <__malloc_lock+0x8>)
 800a9b2:	f7ff bf0f 	b.w	800a7d4 <__retarget_lock_acquire_recursive>
 800a9b6:	bf00      	nop
 800a9b8:	240023dc 	.word	0x240023dc

0800a9bc <__malloc_unlock>:
 800a9bc:	4801      	ldr	r0, [pc, #4]	@ (800a9c4 <__malloc_unlock+0x8>)
 800a9be:	f7ff bf0a 	b.w	800a7d6 <__retarget_lock_release_recursive>
 800a9c2:	bf00      	nop
 800a9c4:	240023dc 	.word	0x240023dc

0800a9c8 <__ssputs_r>:
 800a9c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a9cc:	688e      	ldr	r6, [r1, #8]
 800a9ce:	461f      	mov	r7, r3
 800a9d0:	42be      	cmp	r6, r7
 800a9d2:	680b      	ldr	r3, [r1, #0]
 800a9d4:	4682      	mov	sl, r0
 800a9d6:	460c      	mov	r4, r1
 800a9d8:	4690      	mov	r8, r2
 800a9da:	d82d      	bhi.n	800aa38 <__ssputs_r+0x70>
 800a9dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a9e0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a9e4:	d026      	beq.n	800aa34 <__ssputs_r+0x6c>
 800a9e6:	6965      	ldr	r5, [r4, #20]
 800a9e8:	6909      	ldr	r1, [r1, #16]
 800a9ea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a9ee:	eba3 0901 	sub.w	r9, r3, r1
 800a9f2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a9f6:	1c7b      	adds	r3, r7, #1
 800a9f8:	444b      	add	r3, r9
 800a9fa:	106d      	asrs	r5, r5, #1
 800a9fc:	429d      	cmp	r5, r3
 800a9fe:	bf38      	it	cc
 800aa00:	461d      	movcc	r5, r3
 800aa02:	0553      	lsls	r3, r2, #21
 800aa04:	d527      	bpl.n	800aa56 <__ssputs_r+0x8e>
 800aa06:	4629      	mov	r1, r5
 800aa08:	f7ff ff52 	bl	800a8b0 <_malloc_r>
 800aa0c:	4606      	mov	r6, r0
 800aa0e:	b360      	cbz	r0, 800aa6a <__ssputs_r+0xa2>
 800aa10:	6921      	ldr	r1, [r4, #16]
 800aa12:	464a      	mov	r2, r9
 800aa14:	f000 fae6 	bl	800afe4 <memcpy>
 800aa18:	89a3      	ldrh	r3, [r4, #12]
 800aa1a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800aa1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa22:	81a3      	strh	r3, [r4, #12]
 800aa24:	6126      	str	r6, [r4, #16]
 800aa26:	6165      	str	r5, [r4, #20]
 800aa28:	444e      	add	r6, r9
 800aa2a:	eba5 0509 	sub.w	r5, r5, r9
 800aa2e:	6026      	str	r6, [r4, #0]
 800aa30:	60a5      	str	r5, [r4, #8]
 800aa32:	463e      	mov	r6, r7
 800aa34:	42be      	cmp	r6, r7
 800aa36:	d900      	bls.n	800aa3a <__ssputs_r+0x72>
 800aa38:	463e      	mov	r6, r7
 800aa3a:	6820      	ldr	r0, [r4, #0]
 800aa3c:	4632      	mov	r2, r6
 800aa3e:	4641      	mov	r1, r8
 800aa40:	f000 faa6 	bl	800af90 <memmove>
 800aa44:	68a3      	ldr	r3, [r4, #8]
 800aa46:	1b9b      	subs	r3, r3, r6
 800aa48:	60a3      	str	r3, [r4, #8]
 800aa4a:	6823      	ldr	r3, [r4, #0]
 800aa4c:	4433      	add	r3, r6
 800aa4e:	6023      	str	r3, [r4, #0]
 800aa50:	2000      	movs	r0, #0
 800aa52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa56:	462a      	mov	r2, r5
 800aa58:	f000 fad2 	bl	800b000 <_realloc_r>
 800aa5c:	4606      	mov	r6, r0
 800aa5e:	2800      	cmp	r0, #0
 800aa60:	d1e0      	bne.n	800aa24 <__ssputs_r+0x5c>
 800aa62:	6921      	ldr	r1, [r4, #16]
 800aa64:	4650      	mov	r0, sl
 800aa66:	f7ff feb7 	bl	800a7d8 <_free_r>
 800aa6a:	230c      	movs	r3, #12
 800aa6c:	f8ca 3000 	str.w	r3, [sl]
 800aa70:	89a3      	ldrh	r3, [r4, #12]
 800aa72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aa76:	81a3      	strh	r3, [r4, #12]
 800aa78:	f04f 30ff 	mov.w	r0, #4294967295
 800aa7c:	e7e9      	b.n	800aa52 <__ssputs_r+0x8a>
	...

0800aa80 <_svfiprintf_r>:
 800aa80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa84:	4698      	mov	r8, r3
 800aa86:	898b      	ldrh	r3, [r1, #12]
 800aa88:	061b      	lsls	r3, r3, #24
 800aa8a:	b09d      	sub	sp, #116	@ 0x74
 800aa8c:	4607      	mov	r7, r0
 800aa8e:	460d      	mov	r5, r1
 800aa90:	4614      	mov	r4, r2
 800aa92:	d510      	bpl.n	800aab6 <_svfiprintf_r+0x36>
 800aa94:	690b      	ldr	r3, [r1, #16]
 800aa96:	b973      	cbnz	r3, 800aab6 <_svfiprintf_r+0x36>
 800aa98:	2140      	movs	r1, #64	@ 0x40
 800aa9a:	f7ff ff09 	bl	800a8b0 <_malloc_r>
 800aa9e:	6028      	str	r0, [r5, #0]
 800aaa0:	6128      	str	r0, [r5, #16]
 800aaa2:	b930      	cbnz	r0, 800aab2 <_svfiprintf_r+0x32>
 800aaa4:	230c      	movs	r3, #12
 800aaa6:	603b      	str	r3, [r7, #0]
 800aaa8:	f04f 30ff 	mov.w	r0, #4294967295
 800aaac:	b01d      	add	sp, #116	@ 0x74
 800aaae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aab2:	2340      	movs	r3, #64	@ 0x40
 800aab4:	616b      	str	r3, [r5, #20]
 800aab6:	2300      	movs	r3, #0
 800aab8:	9309      	str	r3, [sp, #36]	@ 0x24
 800aaba:	2320      	movs	r3, #32
 800aabc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800aac0:	f8cd 800c 	str.w	r8, [sp, #12]
 800aac4:	2330      	movs	r3, #48	@ 0x30
 800aac6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ac64 <_svfiprintf_r+0x1e4>
 800aaca:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800aace:	f04f 0901 	mov.w	r9, #1
 800aad2:	4623      	mov	r3, r4
 800aad4:	469a      	mov	sl, r3
 800aad6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aada:	b10a      	cbz	r2, 800aae0 <_svfiprintf_r+0x60>
 800aadc:	2a25      	cmp	r2, #37	@ 0x25
 800aade:	d1f9      	bne.n	800aad4 <_svfiprintf_r+0x54>
 800aae0:	ebba 0b04 	subs.w	fp, sl, r4
 800aae4:	d00b      	beq.n	800aafe <_svfiprintf_r+0x7e>
 800aae6:	465b      	mov	r3, fp
 800aae8:	4622      	mov	r2, r4
 800aaea:	4629      	mov	r1, r5
 800aaec:	4638      	mov	r0, r7
 800aaee:	f7ff ff6b 	bl	800a9c8 <__ssputs_r>
 800aaf2:	3001      	adds	r0, #1
 800aaf4:	f000 80a7 	beq.w	800ac46 <_svfiprintf_r+0x1c6>
 800aaf8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aafa:	445a      	add	r2, fp
 800aafc:	9209      	str	r2, [sp, #36]	@ 0x24
 800aafe:	f89a 3000 	ldrb.w	r3, [sl]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	f000 809f 	beq.w	800ac46 <_svfiprintf_r+0x1c6>
 800ab08:	2300      	movs	r3, #0
 800ab0a:	f04f 32ff 	mov.w	r2, #4294967295
 800ab0e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ab12:	f10a 0a01 	add.w	sl, sl, #1
 800ab16:	9304      	str	r3, [sp, #16]
 800ab18:	9307      	str	r3, [sp, #28]
 800ab1a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ab1e:	931a      	str	r3, [sp, #104]	@ 0x68
 800ab20:	4654      	mov	r4, sl
 800ab22:	2205      	movs	r2, #5
 800ab24:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab28:	484e      	ldr	r0, [pc, #312]	@ (800ac64 <_svfiprintf_r+0x1e4>)
 800ab2a:	f7f5 fbe1 	bl	80002f0 <memchr>
 800ab2e:	9a04      	ldr	r2, [sp, #16]
 800ab30:	b9d8      	cbnz	r0, 800ab6a <_svfiprintf_r+0xea>
 800ab32:	06d0      	lsls	r0, r2, #27
 800ab34:	bf44      	itt	mi
 800ab36:	2320      	movmi	r3, #32
 800ab38:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ab3c:	0711      	lsls	r1, r2, #28
 800ab3e:	bf44      	itt	mi
 800ab40:	232b      	movmi	r3, #43	@ 0x2b
 800ab42:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ab46:	f89a 3000 	ldrb.w	r3, [sl]
 800ab4a:	2b2a      	cmp	r3, #42	@ 0x2a
 800ab4c:	d015      	beq.n	800ab7a <_svfiprintf_r+0xfa>
 800ab4e:	9a07      	ldr	r2, [sp, #28]
 800ab50:	4654      	mov	r4, sl
 800ab52:	2000      	movs	r0, #0
 800ab54:	f04f 0c0a 	mov.w	ip, #10
 800ab58:	4621      	mov	r1, r4
 800ab5a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ab5e:	3b30      	subs	r3, #48	@ 0x30
 800ab60:	2b09      	cmp	r3, #9
 800ab62:	d94b      	bls.n	800abfc <_svfiprintf_r+0x17c>
 800ab64:	b1b0      	cbz	r0, 800ab94 <_svfiprintf_r+0x114>
 800ab66:	9207      	str	r2, [sp, #28]
 800ab68:	e014      	b.n	800ab94 <_svfiprintf_r+0x114>
 800ab6a:	eba0 0308 	sub.w	r3, r0, r8
 800ab6e:	fa09 f303 	lsl.w	r3, r9, r3
 800ab72:	4313      	orrs	r3, r2
 800ab74:	9304      	str	r3, [sp, #16]
 800ab76:	46a2      	mov	sl, r4
 800ab78:	e7d2      	b.n	800ab20 <_svfiprintf_r+0xa0>
 800ab7a:	9b03      	ldr	r3, [sp, #12]
 800ab7c:	1d19      	adds	r1, r3, #4
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	9103      	str	r1, [sp, #12]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	bfbb      	ittet	lt
 800ab86:	425b      	neglt	r3, r3
 800ab88:	f042 0202 	orrlt.w	r2, r2, #2
 800ab8c:	9307      	strge	r3, [sp, #28]
 800ab8e:	9307      	strlt	r3, [sp, #28]
 800ab90:	bfb8      	it	lt
 800ab92:	9204      	strlt	r2, [sp, #16]
 800ab94:	7823      	ldrb	r3, [r4, #0]
 800ab96:	2b2e      	cmp	r3, #46	@ 0x2e
 800ab98:	d10a      	bne.n	800abb0 <_svfiprintf_r+0x130>
 800ab9a:	7863      	ldrb	r3, [r4, #1]
 800ab9c:	2b2a      	cmp	r3, #42	@ 0x2a
 800ab9e:	d132      	bne.n	800ac06 <_svfiprintf_r+0x186>
 800aba0:	9b03      	ldr	r3, [sp, #12]
 800aba2:	1d1a      	adds	r2, r3, #4
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	9203      	str	r2, [sp, #12]
 800aba8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800abac:	3402      	adds	r4, #2
 800abae:	9305      	str	r3, [sp, #20]
 800abb0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ac74 <_svfiprintf_r+0x1f4>
 800abb4:	7821      	ldrb	r1, [r4, #0]
 800abb6:	2203      	movs	r2, #3
 800abb8:	4650      	mov	r0, sl
 800abba:	f7f5 fb99 	bl	80002f0 <memchr>
 800abbe:	b138      	cbz	r0, 800abd0 <_svfiprintf_r+0x150>
 800abc0:	9b04      	ldr	r3, [sp, #16]
 800abc2:	eba0 000a 	sub.w	r0, r0, sl
 800abc6:	2240      	movs	r2, #64	@ 0x40
 800abc8:	4082      	lsls	r2, r0
 800abca:	4313      	orrs	r3, r2
 800abcc:	3401      	adds	r4, #1
 800abce:	9304      	str	r3, [sp, #16]
 800abd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abd4:	4824      	ldr	r0, [pc, #144]	@ (800ac68 <_svfiprintf_r+0x1e8>)
 800abd6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800abda:	2206      	movs	r2, #6
 800abdc:	f7f5 fb88 	bl	80002f0 <memchr>
 800abe0:	2800      	cmp	r0, #0
 800abe2:	d036      	beq.n	800ac52 <_svfiprintf_r+0x1d2>
 800abe4:	4b21      	ldr	r3, [pc, #132]	@ (800ac6c <_svfiprintf_r+0x1ec>)
 800abe6:	bb1b      	cbnz	r3, 800ac30 <_svfiprintf_r+0x1b0>
 800abe8:	9b03      	ldr	r3, [sp, #12]
 800abea:	3307      	adds	r3, #7
 800abec:	f023 0307 	bic.w	r3, r3, #7
 800abf0:	3308      	adds	r3, #8
 800abf2:	9303      	str	r3, [sp, #12]
 800abf4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abf6:	4433      	add	r3, r6
 800abf8:	9309      	str	r3, [sp, #36]	@ 0x24
 800abfa:	e76a      	b.n	800aad2 <_svfiprintf_r+0x52>
 800abfc:	fb0c 3202 	mla	r2, ip, r2, r3
 800ac00:	460c      	mov	r4, r1
 800ac02:	2001      	movs	r0, #1
 800ac04:	e7a8      	b.n	800ab58 <_svfiprintf_r+0xd8>
 800ac06:	2300      	movs	r3, #0
 800ac08:	3401      	adds	r4, #1
 800ac0a:	9305      	str	r3, [sp, #20]
 800ac0c:	4619      	mov	r1, r3
 800ac0e:	f04f 0c0a 	mov.w	ip, #10
 800ac12:	4620      	mov	r0, r4
 800ac14:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ac18:	3a30      	subs	r2, #48	@ 0x30
 800ac1a:	2a09      	cmp	r2, #9
 800ac1c:	d903      	bls.n	800ac26 <_svfiprintf_r+0x1a6>
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d0c6      	beq.n	800abb0 <_svfiprintf_r+0x130>
 800ac22:	9105      	str	r1, [sp, #20]
 800ac24:	e7c4      	b.n	800abb0 <_svfiprintf_r+0x130>
 800ac26:	fb0c 2101 	mla	r1, ip, r1, r2
 800ac2a:	4604      	mov	r4, r0
 800ac2c:	2301      	movs	r3, #1
 800ac2e:	e7f0      	b.n	800ac12 <_svfiprintf_r+0x192>
 800ac30:	ab03      	add	r3, sp, #12
 800ac32:	9300      	str	r3, [sp, #0]
 800ac34:	462a      	mov	r2, r5
 800ac36:	4b0e      	ldr	r3, [pc, #56]	@ (800ac70 <_svfiprintf_r+0x1f0>)
 800ac38:	a904      	add	r1, sp, #16
 800ac3a:	4638      	mov	r0, r7
 800ac3c:	f3af 8000 	nop.w
 800ac40:	1c42      	adds	r2, r0, #1
 800ac42:	4606      	mov	r6, r0
 800ac44:	d1d6      	bne.n	800abf4 <_svfiprintf_r+0x174>
 800ac46:	89ab      	ldrh	r3, [r5, #12]
 800ac48:	065b      	lsls	r3, r3, #25
 800ac4a:	f53f af2d 	bmi.w	800aaa8 <_svfiprintf_r+0x28>
 800ac4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ac50:	e72c      	b.n	800aaac <_svfiprintf_r+0x2c>
 800ac52:	ab03      	add	r3, sp, #12
 800ac54:	9300      	str	r3, [sp, #0]
 800ac56:	462a      	mov	r2, r5
 800ac58:	4b05      	ldr	r3, [pc, #20]	@ (800ac70 <_svfiprintf_r+0x1f0>)
 800ac5a:	a904      	add	r1, sp, #16
 800ac5c:	4638      	mov	r0, r7
 800ac5e:	f000 f879 	bl	800ad54 <_printf_i>
 800ac62:	e7ed      	b.n	800ac40 <_svfiprintf_r+0x1c0>
 800ac64:	0800b38c 	.word	0x0800b38c
 800ac68:	0800b396 	.word	0x0800b396
 800ac6c:	00000000 	.word	0x00000000
 800ac70:	0800a9c9 	.word	0x0800a9c9
 800ac74:	0800b392 	.word	0x0800b392

0800ac78 <_printf_common>:
 800ac78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac7c:	4616      	mov	r6, r2
 800ac7e:	4698      	mov	r8, r3
 800ac80:	688a      	ldr	r2, [r1, #8]
 800ac82:	690b      	ldr	r3, [r1, #16]
 800ac84:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ac88:	4293      	cmp	r3, r2
 800ac8a:	bfb8      	it	lt
 800ac8c:	4613      	movlt	r3, r2
 800ac8e:	6033      	str	r3, [r6, #0]
 800ac90:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ac94:	4607      	mov	r7, r0
 800ac96:	460c      	mov	r4, r1
 800ac98:	b10a      	cbz	r2, 800ac9e <_printf_common+0x26>
 800ac9a:	3301      	adds	r3, #1
 800ac9c:	6033      	str	r3, [r6, #0]
 800ac9e:	6823      	ldr	r3, [r4, #0]
 800aca0:	0699      	lsls	r1, r3, #26
 800aca2:	bf42      	ittt	mi
 800aca4:	6833      	ldrmi	r3, [r6, #0]
 800aca6:	3302      	addmi	r3, #2
 800aca8:	6033      	strmi	r3, [r6, #0]
 800acaa:	6825      	ldr	r5, [r4, #0]
 800acac:	f015 0506 	ands.w	r5, r5, #6
 800acb0:	d106      	bne.n	800acc0 <_printf_common+0x48>
 800acb2:	f104 0a19 	add.w	sl, r4, #25
 800acb6:	68e3      	ldr	r3, [r4, #12]
 800acb8:	6832      	ldr	r2, [r6, #0]
 800acba:	1a9b      	subs	r3, r3, r2
 800acbc:	42ab      	cmp	r3, r5
 800acbe:	dc26      	bgt.n	800ad0e <_printf_common+0x96>
 800acc0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800acc4:	6822      	ldr	r2, [r4, #0]
 800acc6:	3b00      	subs	r3, #0
 800acc8:	bf18      	it	ne
 800acca:	2301      	movne	r3, #1
 800accc:	0692      	lsls	r2, r2, #26
 800acce:	d42b      	bmi.n	800ad28 <_printf_common+0xb0>
 800acd0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800acd4:	4641      	mov	r1, r8
 800acd6:	4638      	mov	r0, r7
 800acd8:	47c8      	blx	r9
 800acda:	3001      	adds	r0, #1
 800acdc:	d01e      	beq.n	800ad1c <_printf_common+0xa4>
 800acde:	6823      	ldr	r3, [r4, #0]
 800ace0:	6922      	ldr	r2, [r4, #16]
 800ace2:	f003 0306 	and.w	r3, r3, #6
 800ace6:	2b04      	cmp	r3, #4
 800ace8:	bf02      	ittt	eq
 800acea:	68e5      	ldreq	r5, [r4, #12]
 800acec:	6833      	ldreq	r3, [r6, #0]
 800acee:	1aed      	subeq	r5, r5, r3
 800acf0:	68a3      	ldr	r3, [r4, #8]
 800acf2:	bf0c      	ite	eq
 800acf4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800acf8:	2500      	movne	r5, #0
 800acfa:	4293      	cmp	r3, r2
 800acfc:	bfc4      	itt	gt
 800acfe:	1a9b      	subgt	r3, r3, r2
 800ad00:	18ed      	addgt	r5, r5, r3
 800ad02:	2600      	movs	r6, #0
 800ad04:	341a      	adds	r4, #26
 800ad06:	42b5      	cmp	r5, r6
 800ad08:	d11a      	bne.n	800ad40 <_printf_common+0xc8>
 800ad0a:	2000      	movs	r0, #0
 800ad0c:	e008      	b.n	800ad20 <_printf_common+0xa8>
 800ad0e:	2301      	movs	r3, #1
 800ad10:	4652      	mov	r2, sl
 800ad12:	4641      	mov	r1, r8
 800ad14:	4638      	mov	r0, r7
 800ad16:	47c8      	blx	r9
 800ad18:	3001      	adds	r0, #1
 800ad1a:	d103      	bne.n	800ad24 <_printf_common+0xac>
 800ad1c:	f04f 30ff 	mov.w	r0, #4294967295
 800ad20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad24:	3501      	adds	r5, #1
 800ad26:	e7c6      	b.n	800acb6 <_printf_common+0x3e>
 800ad28:	18e1      	adds	r1, r4, r3
 800ad2a:	1c5a      	adds	r2, r3, #1
 800ad2c:	2030      	movs	r0, #48	@ 0x30
 800ad2e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ad32:	4422      	add	r2, r4
 800ad34:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ad38:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ad3c:	3302      	adds	r3, #2
 800ad3e:	e7c7      	b.n	800acd0 <_printf_common+0x58>
 800ad40:	2301      	movs	r3, #1
 800ad42:	4622      	mov	r2, r4
 800ad44:	4641      	mov	r1, r8
 800ad46:	4638      	mov	r0, r7
 800ad48:	47c8      	blx	r9
 800ad4a:	3001      	adds	r0, #1
 800ad4c:	d0e6      	beq.n	800ad1c <_printf_common+0xa4>
 800ad4e:	3601      	adds	r6, #1
 800ad50:	e7d9      	b.n	800ad06 <_printf_common+0x8e>
	...

0800ad54 <_printf_i>:
 800ad54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ad58:	7e0f      	ldrb	r7, [r1, #24]
 800ad5a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ad5c:	2f78      	cmp	r7, #120	@ 0x78
 800ad5e:	4691      	mov	r9, r2
 800ad60:	4680      	mov	r8, r0
 800ad62:	460c      	mov	r4, r1
 800ad64:	469a      	mov	sl, r3
 800ad66:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ad6a:	d807      	bhi.n	800ad7c <_printf_i+0x28>
 800ad6c:	2f62      	cmp	r7, #98	@ 0x62
 800ad6e:	d80a      	bhi.n	800ad86 <_printf_i+0x32>
 800ad70:	2f00      	cmp	r7, #0
 800ad72:	f000 80d1 	beq.w	800af18 <_printf_i+0x1c4>
 800ad76:	2f58      	cmp	r7, #88	@ 0x58
 800ad78:	f000 80b8 	beq.w	800aeec <_printf_i+0x198>
 800ad7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ad80:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ad84:	e03a      	b.n	800adfc <_printf_i+0xa8>
 800ad86:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ad8a:	2b15      	cmp	r3, #21
 800ad8c:	d8f6      	bhi.n	800ad7c <_printf_i+0x28>
 800ad8e:	a101      	add	r1, pc, #4	@ (adr r1, 800ad94 <_printf_i+0x40>)
 800ad90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ad94:	0800aded 	.word	0x0800aded
 800ad98:	0800ae01 	.word	0x0800ae01
 800ad9c:	0800ad7d 	.word	0x0800ad7d
 800ada0:	0800ad7d 	.word	0x0800ad7d
 800ada4:	0800ad7d 	.word	0x0800ad7d
 800ada8:	0800ad7d 	.word	0x0800ad7d
 800adac:	0800ae01 	.word	0x0800ae01
 800adb0:	0800ad7d 	.word	0x0800ad7d
 800adb4:	0800ad7d 	.word	0x0800ad7d
 800adb8:	0800ad7d 	.word	0x0800ad7d
 800adbc:	0800ad7d 	.word	0x0800ad7d
 800adc0:	0800aeff 	.word	0x0800aeff
 800adc4:	0800ae2b 	.word	0x0800ae2b
 800adc8:	0800aeb9 	.word	0x0800aeb9
 800adcc:	0800ad7d 	.word	0x0800ad7d
 800add0:	0800ad7d 	.word	0x0800ad7d
 800add4:	0800af21 	.word	0x0800af21
 800add8:	0800ad7d 	.word	0x0800ad7d
 800addc:	0800ae2b 	.word	0x0800ae2b
 800ade0:	0800ad7d 	.word	0x0800ad7d
 800ade4:	0800ad7d 	.word	0x0800ad7d
 800ade8:	0800aec1 	.word	0x0800aec1
 800adec:	6833      	ldr	r3, [r6, #0]
 800adee:	1d1a      	adds	r2, r3, #4
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	6032      	str	r2, [r6, #0]
 800adf4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800adf8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800adfc:	2301      	movs	r3, #1
 800adfe:	e09c      	b.n	800af3a <_printf_i+0x1e6>
 800ae00:	6833      	ldr	r3, [r6, #0]
 800ae02:	6820      	ldr	r0, [r4, #0]
 800ae04:	1d19      	adds	r1, r3, #4
 800ae06:	6031      	str	r1, [r6, #0]
 800ae08:	0606      	lsls	r6, r0, #24
 800ae0a:	d501      	bpl.n	800ae10 <_printf_i+0xbc>
 800ae0c:	681d      	ldr	r5, [r3, #0]
 800ae0e:	e003      	b.n	800ae18 <_printf_i+0xc4>
 800ae10:	0645      	lsls	r5, r0, #25
 800ae12:	d5fb      	bpl.n	800ae0c <_printf_i+0xb8>
 800ae14:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ae18:	2d00      	cmp	r5, #0
 800ae1a:	da03      	bge.n	800ae24 <_printf_i+0xd0>
 800ae1c:	232d      	movs	r3, #45	@ 0x2d
 800ae1e:	426d      	negs	r5, r5
 800ae20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ae24:	4858      	ldr	r0, [pc, #352]	@ (800af88 <_printf_i+0x234>)
 800ae26:	230a      	movs	r3, #10
 800ae28:	e011      	b.n	800ae4e <_printf_i+0xfa>
 800ae2a:	6821      	ldr	r1, [r4, #0]
 800ae2c:	6833      	ldr	r3, [r6, #0]
 800ae2e:	0608      	lsls	r0, r1, #24
 800ae30:	f853 5b04 	ldr.w	r5, [r3], #4
 800ae34:	d402      	bmi.n	800ae3c <_printf_i+0xe8>
 800ae36:	0649      	lsls	r1, r1, #25
 800ae38:	bf48      	it	mi
 800ae3a:	b2ad      	uxthmi	r5, r5
 800ae3c:	2f6f      	cmp	r7, #111	@ 0x6f
 800ae3e:	4852      	ldr	r0, [pc, #328]	@ (800af88 <_printf_i+0x234>)
 800ae40:	6033      	str	r3, [r6, #0]
 800ae42:	bf14      	ite	ne
 800ae44:	230a      	movne	r3, #10
 800ae46:	2308      	moveq	r3, #8
 800ae48:	2100      	movs	r1, #0
 800ae4a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ae4e:	6866      	ldr	r6, [r4, #4]
 800ae50:	60a6      	str	r6, [r4, #8]
 800ae52:	2e00      	cmp	r6, #0
 800ae54:	db05      	blt.n	800ae62 <_printf_i+0x10e>
 800ae56:	6821      	ldr	r1, [r4, #0]
 800ae58:	432e      	orrs	r6, r5
 800ae5a:	f021 0104 	bic.w	r1, r1, #4
 800ae5e:	6021      	str	r1, [r4, #0]
 800ae60:	d04b      	beq.n	800aefa <_printf_i+0x1a6>
 800ae62:	4616      	mov	r6, r2
 800ae64:	fbb5 f1f3 	udiv	r1, r5, r3
 800ae68:	fb03 5711 	mls	r7, r3, r1, r5
 800ae6c:	5dc7      	ldrb	r7, [r0, r7]
 800ae6e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ae72:	462f      	mov	r7, r5
 800ae74:	42bb      	cmp	r3, r7
 800ae76:	460d      	mov	r5, r1
 800ae78:	d9f4      	bls.n	800ae64 <_printf_i+0x110>
 800ae7a:	2b08      	cmp	r3, #8
 800ae7c:	d10b      	bne.n	800ae96 <_printf_i+0x142>
 800ae7e:	6823      	ldr	r3, [r4, #0]
 800ae80:	07df      	lsls	r7, r3, #31
 800ae82:	d508      	bpl.n	800ae96 <_printf_i+0x142>
 800ae84:	6923      	ldr	r3, [r4, #16]
 800ae86:	6861      	ldr	r1, [r4, #4]
 800ae88:	4299      	cmp	r1, r3
 800ae8a:	bfde      	ittt	le
 800ae8c:	2330      	movle	r3, #48	@ 0x30
 800ae8e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ae92:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ae96:	1b92      	subs	r2, r2, r6
 800ae98:	6122      	str	r2, [r4, #16]
 800ae9a:	f8cd a000 	str.w	sl, [sp]
 800ae9e:	464b      	mov	r3, r9
 800aea0:	aa03      	add	r2, sp, #12
 800aea2:	4621      	mov	r1, r4
 800aea4:	4640      	mov	r0, r8
 800aea6:	f7ff fee7 	bl	800ac78 <_printf_common>
 800aeaa:	3001      	adds	r0, #1
 800aeac:	d14a      	bne.n	800af44 <_printf_i+0x1f0>
 800aeae:	f04f 30ff 	mov.w	r0, #4294967295
 800aeb2:	b004      	add	sp, #16
 800aeb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aeb8:	6823      	ldr	r3, [r4, #0]
 800aeba:	f043 0320 	orr.w	r3, r3, #32
 800aebe:	6023      	str	r3, [r4, #0]
 800aec0:	4832      	ldr	r0, [pc, #200]	@ (800af8c <_printf_i+0x238>)
 800aec2:	2778      	movs	r7, #120	@ 0x78
 800aec4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800aec8:	6823      	ldr	r3, [r4, #0]
 800aeca:	6831      	ldr	r1, [r6, #0]
 800aecc:	061f      	lsls	r7, r3, #24
 800aece:	f851 5b04 	ldr.w	r5, [r1], #4
 800aed2:	d402      	bmi.n	800aeda <_printf_i+0x186>
 800aed4:	065f      	lsls	r7, r3, #25
 800aed6:	bf48      	it	mi
 800aed8:	b2ad      	uxthmi	r5, r5
 800aeda:	6031      	str	r1, [r6, #0]
 800aedc:	07d9      	lsls	r1, r3, #31
 800aede:	bf44      	itt	mi
 800aee0:	f043 0320 	orrmi.w	r3, r3, #32
 800aee4:	6023      	strmi	r3, [r4, #0]
 800aee6:	b11d      	cbz	r5, 800aef0 <_printf_i+0x19c>
 800aee8:	2310      	movs	r3, #16
 800aeea:	e7ad      	b.n	800ae48 <_printf_i+0xf4>
 800aeec:	4826      	ldr	r0, [pc, #152]	@ (800af88 <_printf_i+0x234>)
 800aeee:	e7e9      	b.n	800aec4 <_printf_i+0x170>
 800aef0:	6823      	ldr	r3, [r4, #0]
 800aef2:	f023 0320 	bic.w	r3, r3, #32
 800aef6:	6023      	str	r3, [r4, #0]
 800aef8:	e7f6      	b.n	800aee8 <_printf_i+0x194>
 800aefa:	4616      	mov	r6, r2
 800aefc:	e7bd      	b.n	800ae7a <_printf_i+0x126>
 800aefe:	6833      	ldr	r3, [r6, #0]
 800af00:	6825      	ldr	r5, [r4, #0]
 800af02:	6961      	ldr	r1, [r4, #20]
 800af04:	1d18      	adds	r0, r3, #4
 800af06:	6030      	str	r0, [r6, #0]
 800af08:	062e      	lsls	r6, r5, #24
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	d501      	bpl.n	800af12 <_printf_i+0x1be>
 800af0e:	6019      	str	r1, [r3, #0]
 800af10:	e002      	b.n	800af18 <_printf_i+0x1c4>
 800af12:	0668      	lsls	r0, r5, #25
 800af14:	d5fb      	bpl.n	800af0e <_printf_i+0x1ba>
 800af16:	8019      	strh	r1, [r3, #0]
 800af18:	2300      	movs	r3, #0
 800af1a:	6123      	str	r3, [r4, #16]
 800af1c:	4616      	mov	r6, r2
 800af1e:	e7bc      	b.n	800ae9a <_printf_i+0x146>
 800af20:	6833      	ldr	r3, [r6, #0]
 800af22:	1d1a      	adds	r2, r3, #4
 800af24:	6032      	str	r2, [r6, #0]
 800af26:	681e      	ldr	r6, [r3, #0]
 800af28:	6862      	ldr	r2, [r4, #4]
 800af2a:	2100      	movs	r1, #0
 800af2c:	4630      	mov	r0, r6
 800af2e:	f7f5 f9df 	bl	80002f0 <memchr>
 800af32:	b108      	cbz	r0, 800af38 <_printf_i+0x1e4>
 800af34:	1b80      	subs	r0, r0, r6
 800af36:	6060      	str	r0, [r4, #4]
 800af38:	6863      	ldr	r3, [r4, #4]
 800af3a:	6123      	str	r3, [r4, #16]
 800af3c:	2300      	movs	r3, #0
 800af3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800af42:	e7aa      	b.n	800ae9a <_printf_i+0x146>
 800af44:	6923      	ldr	r3, [r4, #16]
 800af46:	4632      	mov	r2, r6
 800af48:	4649      	mov	r1, r9
 800af4a:	4640      	mov	r0, r8
 800af4c:	47d0      	blx	sl
 800af4e:	3001      	adds	r0, #1
 800af50:	d0ad      	beq.n	800aeae <_printf_i+0x15a>
 800af52:	6823      	ldr	r3, [r4, #0]
 800af54:	079b      	lsls	r3, r3, #30
 800af56:	d413      	bmi.n	800af80 <_printf_i+0x22c>
 800af58:	68e0      	ldr	r0, [r4, #12]
 800af5a:	9b03      	ldr	r3, [sp, #12]
 800af5c:	4298      	cmp	r0, r3
 800af5e:	bfb8      	it	lt
 800af60:	4618      	movlt	r0, r3
 800af62:	e7a6      	b.n	800aeb2 <_printf_i+0x15e>
 800af64:	2301      	movs	r3, #1
 800af66:	4632      	mov	r2, r6
 800af68:	4649      	mov	r1, r9
 800af6a:	4640      	mov	r0, r8
 800af6c:	47d0      	blx	sl
 800af6e:	3001      	adds	r0, #1
 800af70:	d09d      	beq.n	800aeae <_printf_i+0x15a>
 800af72:	3501      	adds	r5, #1
 800af74:	68e3      	ldr	r3, [r4, #12]
 800af76:	9903      	ldr	r1, [sp, #12]
 800af78:	1a5b      	subs	r3, r3, r1
 800af7a:	42ab      	cmp	r3, r5
 800af7c:	dcf2      	bgt.n	800af64 <_printf_i+0x210>
 800af7e:	e7eb      	b.n	800af58 <_printf_i+0x204>
 800af80:	2500      	movs	r5, #0
 800af82:	f104 0619 	add.w	r6, r4, #25
 800af86:	e7f5      	b.n	800af74 <_printf_i+0x220>
 800af88:	0800b39d 	.word	0x0800b39d
 800af8c:	0800b3ae 	.word	0x0800b3ae

0800af90 <memmove>:
 800af90:	4288      	cmp	r0, r1
 800af92:	b510      	push	{r4, lr}
 800af94:	eb01 0402 	add.w	r4, r1, r2
 800af98:	d902      	bls.n	800afa0 <memmove+0x10>
 800af9a:	4284      	cmp	r4, r0
 800af9c:	4623      	mov	r3, r4
 800af9e:	d807      	bhi.n	800afb0 <memmove+0x20>
 800afa0:	1e43      	subs	r3, r0, #1
 800afa2:	42a1      	cmp	r1, r4
 800afa4:	d008      	beq.n	800afb8 <memmove+0x28>
 800afa6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800afaa:	f803 2f01 	strb.w	r2, [r3, #1]!
 800afae:	e7f8      	b.n	800afa2 <memmove+0x12>
 800afb0:	4402      	add	r2, r0
 800afb2:	4601      	mov	r1, r0
 800afb4:	428a      	cmp	r2, r1
 800afb6:	d100      	bne.n	800afba <memmove+0x2a>
 800afb8:	bd10      	pop	{r4, pc}
 800afba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800afbe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800afc2:	e7f7      	b.n	800afb4 <memmove+0x24>

0800afc4 <_sbrk_r>:
 800afc4:	b538      	push	{r3, r4, r5, lr}
 800afc6:	4d06      	ldr	r5, [pc, #24]	@ (800afe0 <_sbrk_r+0x1c>)
 800afc8:	2300      	movs	r3, #0
 800afca:	4604      	mov	r4, r0
 800afcc:	4608      	mov	r0, r1
 800afce:	602b      	str	r3, [r5, #0]
 800afd0:	f7ff f9c8 	bl	800a364 <_sbrk>
 800afd4:	1c43      	adds	r3, r0, #1
 800afd6:	d102      	bne.n	800afde <_sbrk_r+0x1a>
 800afd8:	682b      	ldr	r3, [r5, #0]
 800afda:	b103      	cbz	r3, 800afde <_sbrk_r+0x1a>
 800afdc:	6023      	str	r3, [r4, #0]
 800afde:	bd38      	pop	{r3, r4, r5, pc}
 800afe0:	240023d8 	.word	0x240023d8

0800afe4 <memcpy>:
 800afe4:	440a      	add	r2, r1
 800afe6:	4291      	cmp	r1, r2
 800afe8:	f100 33ff 	add.w	r3, r0, #4294967295
 800afec:	d100      	bne.n	800aff0 <memcpy+0xc>
 800afee:	4770      	bx	lr
 800aff0:	b510      	push	{r4, lr}
 800aff2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aff6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800affa:	4291      	cmp	r1, r2
 800affc:	d1f9      	bne.n	800aff2 <memcpy+0xe>
 800affe:	bd10      	pop	{r4, pc}

0800b000 <_realloc_r>:
 800b000:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b004:	4607      	mov	r7, r0
 800b006:	4614      	mov	r4, r2
 800b008:	460d      	mov	r5, r1
 800b00a:	b921      	cbnz	r1, 800b016 <_realloc_r+0x16>
 800b00c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b010:	4611      	mov	r1, r2
 800b012:	f7ff bc4d 	b.w	800a8b0 <_malloc_r>
 800b016:	b92a      	cbnz	r2, 800b024 <_realloc_r+0x24>
 800b018:	f7ff fbde 	bl	800a7d8 <_free_r>
 800b01c:	4625      	mov	r5, r4
 800b01e:	4628      	mov	r0, r5
 800b020:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b024:	f000 f81a 	bl	800b05c <_malloc_usable_size_r>
 800b028:	4284      	cmp	r4, r0
 800b02a:	4606      	mov	r6, r0
 800b02c:	d802      	bhi.n	800b034 <_realloc_r+0x34>
 800b02e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b032:	d8f4      	bhi.n	800b01e <_realloc_r+0x1e>
 800b034:	4621      	mov	r1, r4
 800b036:	4638      	mov	r0, r7
 800b038:	f7ff fc3a 	bl	800a8b0 <_malloc_r>
 800b03c:	4680      	mov	r8, r0
 800b03e:	b908      	cbnz	r0, 800b044 <_realloc_r+0x44>
 800b040:	4645      	mov	r5, r8
 800b042:	e7ec      	b.n	800b01e <_realloc_r+0x1e>
 800b044:	42b4      	cmp	r4, r6
 800b046:	4622      	mov	r2, r4
 800b048:	4629      	mov	r1, r5
 800b04a:	bf28      	it	cs
 800b04c:	4632      	movcs	r2, r6
 800b04e:	f7ff ffc9 	bl	800afe4 <memcpy>
 800b052:	4629      	mov	r1, r5
 800b054:	4638      	mov	r0, r7
 800b056:	f7ff fbbf 	bl	800a7d8 <_free_r>
 800b05a:	e7f1      	b.n	800b040 <_realloc_r+0x40>

0800b05c <_malloc_usable_size_r>:
 800b05c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b060:	1f18      	subs	r0, r3, #4
 800b062:	2b00      	cmp	r3, #0
 800b064:	bfbc      	itt	lt
 800b066:	580b      	ldrlt	r3, [r1, r0]
 800b068:	18c0      	addlt	r0, r0, r3
 800b06a:	4770      	bx	lr

0800b06c <_init>:
 800b06c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b06e:	bf00      	nop
 800b070:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b072:	bc08      	pop	{r3}
 800b074:	469e      	mov	lr, r3
 800b076:	4770      	bx	lr

0800b078 <_fini>:
 800b078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b07a:	bf00      	nop
 800b07c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b07e:	bc08      	pop	{r3}
 800b080:	469e      	mov	lr, r3
 800b082:	4770      	bx	lr
