ARM GAS  /tmp/ccdJbJwh.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 2
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"gpio.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.MX_GPIO_Init,"ax",%progbits
  17              		.align	1
  18              		.p2align 2,,3
  19              		.global	MX_GPIO_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv5-d16
  26              	MX_GPIO_Init:
  27              	.LFB141:
  28              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /**
   2:Core/Src/gpio.c ****   ******************************************************************************
   3:Core/Src/gpio.c ****   * File Name          : gpio.c
   4:Core/Src/gpio.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/gpio.c ****   *                      of all used GPIO pins.
   6:Core/Src/gpio.c ****   ******************************************************************************
   7:Core/Src/gpio.c ****   * @attention
   8:Core/Src/gpio.c ****   *
   9:Core/Src/gpio.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Core/Src/gpio.c ****   * All rights reserved.</center></h2>
  11:Core/Src/gpio.c ****   *
  12:Core/Src/gpio.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/gpio.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/gpio.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/gpio.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** 
  20:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/gpio.c **** #include "gpio.h"
  22:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE END 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  27:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  30:Core/Src/gpio.c **** 
ARM GAS  /tmp/ccdJbJwh.s 			page 2


  31:Core/Src/gpio.c **** /* USER CODE END 1 */
  32:Core/Src/gpio.c **** 
  33:Core/Src/gpio.c **** /** Configure pins
  34:Core/Src/gpio.c ****      PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
  35:Core/Src/gpio.c ****      PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
  36:Core/Src/gpio.c ****      PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
  37:Core/Src/gpio.c ****      PB3 (JTDO/TRACESWO)   ------> DEBUG_JTDO-SWO
  38:Core/Src/gpio.c **** */
  39:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  40:Core/Src/gpio.c **** {
  29              		.loc 1 40 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 40
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  41:Core/Src/gpio.c **** 
  42:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  33              		.loc 1 42 3 view .LVU1
  40:Core/Src/gpio.c **** 
  34              		.loc 1 40 1 is_stmt 0 view .LVU2
  35 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 20
  38              		.cfi_offset 4, -20
  39              		.cfi_offset 5, -16
  40              		.cfi_offset 6, -12
  41              		.cfi_offset 7, -8
  42              		.cfi_offset 14, -4
  43              	.LBB2:
  43:Core/Src/gpio.c **** 
  44:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  45:Core/Src/gpio.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  44              		.loc 1 45 3 view .LVU3
  45 0002 2D4B     		ldr	r3, .L4
  46              	.LBE2:
  40:Core/Src/gpio.c **** 
  47              		.loc 1 40 1 view .LVU4
  48 0004 8BB0     		sub	sp, sp, #44
  49              	.LCFI1:
  50              		.cfi_def_cfa_offset 64
  42:Core/Src/gpio.c **** 
  51              		.loc 1 42 20 view .LVU5
  52 0006 0024     		movs	r4, #0
  46:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  47:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  49:Core/Src/gpio.c **** 
  50:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  51:Core/Src/gpio.c ****   HAL_GPIO_WritePin(OSC_OE_GPIO_Port, OSC_OE_Pin, GPIO_PIN_RESET);
  52:Core/Src/gpio.c **** 
  53:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  54:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOD, DEBUG_LED1_Pin|DEBUG_LED2_Pin|DEBUG_LED3_Pin|DEBUG_LED4_Pin, GPIO_PIN_RE
  55:Core/Src/gpio.c **** 
  56:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  57:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = OSC_OE_Pin;
  58:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  53              		.loc 1 58 24 view .LVU6
  54 0008 0125     		movs	r5, #1
ARM GAS  /tmp/ccdJbJwh.s 			page 3


  51:Core/Src/gpio.c **** 
  55              		.loc 1 51 3 view .LVU7
  56 000a 2C4F     		ldr	r7, .L4+4
  57 000c 4FF48051 		mov	r1, #4096
  42:Core/Src/gpio.c **** 
  58              		.loc 1 42 20 view .LVU8
  59 0010 0694     		str	r4, [sp, #24]
  51:Core/Src/gpio.c **** 
  60              		.loc 1 51 3 view .LVU9
  61 0012 2246     		mov	r2, r4
  42:Core/Src/gpio.c **** 
  62              		.loc 1 42 20 view .LVU10
  63 0014 0594     		str	r4, [sp, #20]
  64 0016 0994     		str	r4, [sp, #36]
  45:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  65              		.loc 1 45 3 is_stmt 1 view .LVU11
  66              	.LBB3:
  45:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  67              		.loc 1 45 3 view .LVU12
  45:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  68              		.loc 1 45 3 view .LVU13
  69              	.LBE3:
  54:Core/Src/gpio.c **** 
  70              		.loc 1 54 3 is_stmt 0 view .LVU14
  71 0018 294E     		ldr	r6, .L4+8
  42:Core/Src/gpio.c **** 
  72              		.loc 1 42 20 view .LVU15
  73 001a CDE90744 		strd	r4, r4, [sp, #28]
  74              	.LBB4:
  45:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  75              		.loc 1 45 3 view .LVU16
  76 001e D3F8E000 		ldr	r0, [r3, #224]
  77 0022 40F08000 		orr	r0, r0, #128
  78 0026 C3F8E000 		str	r0, [r3, #224]
  45:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  79              		.loc 1 45 3 is_stmt 1 view .LVU17
  80 002a D3F8E000 		ldr	r0, [r3, #224]
  81 002e 00F08000 		and	r0, r0, #128
  82 0032 0190     		str	r0, [sp, #4]
  45:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  83              		.loc 1 45 3 view .LVU18
  84 0034 0198     		ldr	r0, [sp, #4]
  85              	.LBE4:
  45:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  86              		.loc 1 45 3 view .LVU19
  46:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  87              		.loc 1 46 3 view .LVU20
  88              	.LBB5:
  46:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  89              		.loc 1 46 3 view .LVU21
  46:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  90              		.loc 1 46 3 view .LVU22
  91 0036 D3F8E000 		ldr	r0, [r3, #224]
  92 003a 40F00200 		orr	r0, r0, #2
  93 003e C3F8E000 		str	r0, [r3, #224]
  46:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  94              		.loc 1 46 3 view .LVU23
ARM GAS  /tmp/ccdJbJwh.s 			page 4


  95 0042 D3F8E000 		ldr	r0, [r3, #224]
  96 0046 00F00200 		and	r0, r0, #2
  97 004a 0290     		str	r0, [sp, #8]
  46:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  98              		.loc 1 46 3 view .LVU24
  99 004c 0298     		ldr	r0, [sp, #8]
 100              	.LBE5:
  46:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 101              		.loc 1 46 3 view .LVU25
  47:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 102              		.loc 1 47 3 view .LVU26
 103              	.LBB6:
  47:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 104              		.loc 1 47 3 view .LVU27
  47:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 105              		.loc 1 47 3 view .LVU28
 106 004e D3F8E000 		ldr	r0, [r3, #224]
 107 0052 40F00800 		orr	r0, r0, #8
 108 0056 C3F8E000 		str	r0, [r3, #224]
  47:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 109              		.loc 1 47 3 view .LVU29
 110 005a D3F8E000 		ldr	r0, [r3, #224]
 111 005e 00F00800 		and	r0, r0, #8
 112 0062 0390     		str	r0, [sp, #12]
  47:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 113              		.loc 1 47 3 view .LVU30
 114 0064 0398     		ldr	r0, [sp, #12]
 115              	.LBE6:
  47:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 116              		.loc 1 47 3 view .LVU31
  48:Core/Src/gpio.c **** 
 117              		.loc 1 48 3 view .LVU32
 118              	.LBB7:
  48:Core/Src/gpio.c **** 
 119              		.loc 1 48 3 view .LVU33
  48:Core/Src/gpio.c **** 
 120              		.loc 1 48 3 view .LVU34
 121 0066 D3F8E000 		ldr	r0, [r3, #224]
 122 006a 2843     		orrs	r0, r0, r5
 123 006c C3F8E000 		str	r0, [r3, #224]
  48:Core/Src/gpio.c **** 
 124              		.loc 1 48 3 view .LVU35
 125              	.LBE7:
  51:Core/Src/gpio.c **** 
 126              		.loc 1 51 3 is_stmt 0 view .LVU36
 127 0070 3846     		mov	r0, r7
 128              	.LBB8:
  48:Core/Src/gpio.c **** 
 129              		.loc 1 48 3 view .LVU37
 130 0072 D3F8E030 		ldr	r3, [r3, #224]
 131 0076 2B40     		ands	r3, r3, r5
 132 0078 0493     		str	r3, [sp, #16]
  48:Core/Src/gpio.c **** 
 133              		.loc 1 48 3 is_stmt 1 view .LVU38
 134 007a 049B     		ldr	r3, [sp, #16]
 135              	.LBE8:
  48:Core/Src/gpio.c **** 
ARM GAS  /tmp/ccdJbJwh.s 			page 5


 136              		.loc 1 48 3 view .LVU39
  51:Core/Src/gpio.c **** 
 137              		.loc 1 51 3 view .LVU40
 138 007c FFF7FEFF 		bl	HAL_GPIO_WritePin
 139              	.LVL0:
  54:Core/Src/gpio.c **** 
 140              		.loc 1 54 3 view .LVU41
 141 0080 2246     		mov	r2, r4
 142 0082 3046     		mov	r0, r6
 143 0084 4FF47041 		mov	r1, #61440
 144 0088 FFF7FEFF 		bl	HAL_GPIO_WritePin
 145              	.LVL1:
  57:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 146              		.loc 1 57 3 view .LVU42
  57:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 147              		.loc 1 57 23 is_stmt 0 view .LVU43
 148 008c 4FF48053 		mov	r3, #4096
  59:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  60:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  61:Core/Src/gpio.c ****   HAL_GPIO_Init(OSC_OE_GPIO_Port, &GPIO_InitStruct);
 149              		.loc 1 61 3 view .LVU44
 150 0090 3846     		mov	r0, r7
 151 0092 05A9     		add	r1, sp, #20
  58:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 152              		.loc 1 58 24 view .LVU45
 153 0094 CDE90535 		strd	r3, r5, [sp, #20]
  59:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 154              		.loc 1 59 3 is_stmt 1 view .LVU46
  60:Core/Src/gpio.c ****   HAL_GPIO_Init(OSC_OE_GPIO_Port, &GPIO_InitStruct);
 155              		.loc 1 60 3 view .LVU47
 156              		.loc 1 61 3 view .LVU48
  60:Core/Src/gpio.c ****   HAL_GPIO_Init(OSC_OE_GPIO_Port, &GPIO_InitStruct);
 157              		.loc 1 60 25 is_stmt 0 view .LVU49
 158 0098 CDE90744 		strd	r4, r4, [sp, #28]
 159              		.loc 1 61 3 view .LVU50
 160 009c FFF7FEFF 		bl	HAL_GPIO_Init
 161              	.LVL2:
  62:Core/Src/gpio.c **** 
  63:Core/Src/gpio.c ****   /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  64:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = DEBUG_LED1_Pin|DEBUG_LED2_Pin|DEBUG_LED3_Pin|DEBUG_LED4_Pin;
 162              		.loc 1 64 3 is_stmt 1 view .LVU51
 163              		.loc 1 64 23 is_stmt 0 view .LVU52
 164 00a0 4FF47043 		mov	r3, #61440
  65:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  66:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  67:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  68:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 165              		.loc 1 68 3 view .LVU53
 166 00a4 05A9     		add	r1, sp, #20
 167 00a6 3046     		mov	r0, r6
  67:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 168              		.loc 1 67 25 view .LVU54
 169 00a8 0894     		str	r4, [sp, #32]
  64:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 170              		.loc 1 64 23 view .LVU55
 171 00aa 0593     		str	r3, [sp, #20]
  65:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
ARM GAS  /tmp/ccdJbJwh.s 			page 6


 172              		.loc 1 65 3 is_stmt 1 view .LVU56
  66:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 173              		.loc 1 66 3 view .LVU57
  67:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 174              		.loc 1 67 3 view .LVU58
 175              		.loc 1 68 3 view .LVU59
  66:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 176              		.loc 1 66 24 is_stmt 0 view .LVU60
 177 00ac CDE90654 		strd	r5, r4, [sp, #24]
 178              		.loc 1 68 3 view .LVU61
 179 00b0 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL3:
  69:Core/Src/gpio.c **** 
  70:Core/Src/gpio.c **** }
 181              		.loc 1 70 1 view .LVU62
 182 00b4 0BB0     		add	sp, sp, #44
 183              	.LCFI2:
 184              		.cfi_def_cfa_offset 20
 185              		@ sp needed
 186 00b6 F0BD     		pop	{r4, r5, r6, r7, pc}
 187              	.L5:
 188              		.align	2
 189              	.L4:
 190 00b8 00440258 		.word	1476543488
 191 00bc 00040258 		.word	1476527104
 192 00c0 000C0258 		.word	1476529152
 193              		.cfi_endproc
 194              	.LFE141:
 196              		.text
 197              	.Letext0:
 198              		.file 2 "/opt/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 199              		.file 3 "/opt/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 200              		.file 4 "Drivers/CMSIS/Include/core_cm7.h"
 201              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 202              		.file 6 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h750xx.h"
 203              		.file 7 "/opt/gcc-arm-none-eabi/lib/gcc/arm-none-eabi/9.3.1/include/stddef.h"
 204              		.file 8 "/opt/gcc-arm-none-eabi/arm-none-eabi/include/sys/_types.h"
 205              		.file 9 "/opt/gcc-arm-none-eabi/arm-none-eabi/include/sys/reent.h"
 206              		.file 10 "/opt/gcc-arm-none-eabi/arm-none-eabi/include/sys/lock.h"
 207              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 208              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 209              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h"
 210              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
ARM GAS  /tmp/ccdJbJwh.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/ccdJbJwh.s:17     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccdJbJwh.s:26     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccdJbJwh.s:190    .text.MX_GPIO_Init:00000000000000b8 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
