
 add_fsm_encoding \
       {KeyExpansion.estado} \
       { }  \
       {{0000 00000000000010} {0001 00000000000100} {0010 00000000001000} {0011 00000000010000} {0100 00000000100000} {0101 00000001000000} {0110 00000010000000} {0111 00000100000000} {1000 00001000000000} {1001 00010000000000} {1010 00100000000000} {1011 01000000000000} {1100 10000000000000} }

 add_fsm_encoding \
       {SubBytes.estado} \
       { }  \
       {{00000 000000000000000000010} {00001 000000000000000001000} {00010 000000000000000010000} {00011 000000000000000100000} {00100 000000000000000000100} {00101 000000000000001000000} {00110 000000000000010000000} {00111 000000000000100000000} {01000 000000000001000000000} {01001 000000000010000000000} {01010 000000000100000000000} {01011 000000001000000000000} {01100 000000010000000000000} {01101 000000100000000000000} {01110 000001000000000000000} {01111 000010000000000000000} {10000 000100000000000000000} {10001 001000000000000000000} {10010 010000000000000000000} {10011 100000000000000000000} }

 add_fsm_encoding \
       {Control.state} \
       { }  \
       {{0000 00000000000010} {0001 00000000000100} {0010 00000000001000} {0011 00000000010000} {0100 00000000100000} {0101 00000001000000} {0110 00000010000000} {0111 00000100000000} {1000 00001000000000} {1001 00010000000000} {1010 00100000000000} {1011 01000000000000} {1100 10000000000000} }

 add_fsm_encoding \
       {InvSubBytes.estado} \
       { }  \
       {{0000 0000000000000001} {0001 0000000000000010} {0010 0000000000000100} {0011 0000000000001000} {0100 0000000000010000} {0101 0000000000100000} {0110 0000000001000000} {0111 0000000010000000} {1000 0000000100000000} {1001 0000001000000000} {1010 0000010000000000} {1011 0000100000000000} {1100 0001000000000000} {1101 0010000000000000} {1110 0100000000000000} {1111 1000000000000000} }

 add_fsm_encoding \
       {mig_7series_v2_1_ddr_phy_oclkdelay_cal.ocal_state_r} \
       { }  \
       {{00000 0000000000000000000010} {00001 0000000000000000000100} {00010 0000000000000000010000} {00011 0000000000000001000000} {00100 0000000000000010000000} {00101 0000000000001000000000} {00110 0000000001000000000000} {00111 0000000000000000100000} {01000 0000000000000100000000} {01001 0100000000000000000000} {01010 0000000010000000000000} {01011 0000000100000000000000} {01100 0000100000000000000000} {01101 0000001000000000000000} {01110 0001000000000000000000} {01111 0000010000000000000000} {10000 0000000000000000001000} {10001 0010000000000000000000} {10010 0000000000100000000000} {10011 0000000000010000000000} {10100 1000000000000000000000} }

 add_fsm_encoding \
       {mig_7series_v2_1_ddr_phy_dqs_found_cal.fine_adj_state_r} \
       { }  \
       {{0000 0000000000000001} {0001 0000000000010000} {0010 0000000000100000} {0011 0000000000000010} {0100 0000000001000000} {0101 0000000010000000} {0110 0000000100000000} {0111 0000001000000000} {1000 0000010000000000} {1001 0000100000000000} {1010 0010000000000000} {1011 0001000000000000} {1100 0100000000000000} {1101 0000000000000100} {1110 1000000000000000} {1111 0000000000001000} }

 add_fsm_encoding \
       {mig_7series_v2_1_axi_mc_r_channel.state} \
       { }  \
       {{00 011} {01 010} {10 000} {11 001} }

 add_fsm_encoding \
       {mdio_if.mdio_state} \
       { }  \
       {{0000 00000000000010} {0001 00000000000100} {0010 00000000001000} {0011 00000000010000} {0100 00000000100000} {0101 00000001000000} {0110 00001000000000} {0111 00010000000000} {1000 00000010000000} {1001 00000100000000} {1010 00100000000000} {1011 01000000000000} {1100 10000000000000} }

 add_fsm_encoding \
       {axi_datamover_pcc.sig_pcc_sm_state} \
       { }  \
       {{000 00000001} {001 00000010} {010 00000100} {011 00001000} {100 00010000} {101 00100000} {110 01000000} {111 10000000} }

 add_fsm_encoding \
       {axi_vdma_sm.dmacntrl_cs} \
       { }  \
       {{000 0000010} {001 0000100} {010 0001000} {011 0100000} {100 0010000} {101 1000000} }

 add_fsm_encoding \
       {iic_control.state} \
       { }  \
       {{000 00000010} {001 00000100} {010 00001000} {011 00010000} {100 01000000} {101 00100000} {110 10000000} }

 add_fsm_encoding \
       {iic_control.scl_state} \
       { }  \
       {{0000 0000000010} {0001 0000000100} {0010 0000001000} {0011 0000010000} {0100 0000100000} {0101 0001000000} {0110 0010000000} {0111 0100000000} {1000 1000000000} }

 add_fsm_encoding \
       {axi_emc_native_interface.emc_addr_ps} \
       { }  \
       {{000 00000010} {001 00001000} {010 00000100} {011 00100000} {100 01000000} {110 00010000} {111 10000000} }

 add_fsm_encoding \
       {mem_state_machine.crnt_state} \
       { }  \
       {{0000 000000000010} {0001 000000000100} {0010 000000100000} {0011 000010000000} {0100 000001000000} {0101 000100000000} {0110 001000000000} {0111 000000010000} {1000 000000001000} {1001 100000000000} {1010 010000000000} }

 add_fsm_encoding \
       {axi_dwidth_converter_v2_1_w_upsizer_pktfifo.mi_state} \
       { }  \
       {{000 00000001} {001 00000010} {010 00001000} {011 00000100} {100 10000000} {101 01000000} {110 00010000} {111 00100000} }

 add_fsm_encoding \
       {axi_dwidth_converter_v2_1_w_upsizer_pktfifo__parameterized0.mi_state} \
       { }  \
       {{000 00000001} {001 00000010} {010 00001000} {011 00000100} {100 10000000} {101 01000000} {110 00010000} {111 00100000} }

 add_fsm_encoding \
       {axi_data_fifo_v2_1_axic_reg_srl_fifo.state} \
       { }  \
       {{00 010} {01 011} {10 000} {11 001} }

 add_fsm_encoding \
       {axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0.state} \
       { }  \
       {{00 010} {01 011} {10 000} {11 001} }

 add_fsm_encoding \
       {axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1.state} \
       { }  \
       {{00 010} {01 011} {10 000} {11 001} }

 add_fsm_encoding \
       {axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2.state} \
       { }  \
       {{00 010} {01 011} {10 000} {11 001} }

 add_fsm_encoding \
       {tx_encoder__parameterized0.bufctrl} \
       { }  \
       {{000 000010} {001 000100} {010 010000} {011 001000} {100 100000} }

 add_fsm_encoding \
       {axi_dma_mm2s_sm.mm2s_cs} \
       { }  \
       {{00 000} {01 001} {10 011} {11 010} }

 add_fsm_encoding \
       {axi_datamover_pcc__parameterized0.sig_pcc_sm_state} \
       { }  \
       {{000 00000001} {001 00000010} {010 00000100} {011 00001000} {100 00010000} {101 00100000} {110 01000000} {111 10000000} }

 add_fsm_encoding \
       {MMU_UTLB__parameterized0.State} \
       { }  \
       {{0000 00000000000000010} {0001 00000000100000000} {0010 00000000000000100} {0011 00000000010000000} {0100 00000010000000000} {0101 00000001000000000} {0110 00000000000010000} {0111 00000100000000000} {1000 00010000000000000} {1001 00001000000000000} {1010 00100000000000000} {1011 01000000000000000} {1100 00000000000001000} {1101 00000000000100000} {1110 00000000001000000} {1111 10000000000000000} }

 add_fsm_encoding \
       {Icache.cache_state} \
       { }  \
       {{0000 00000000010} {0001 00000000100} {0010 00000001000} {0011 00000010000} {0100 00000100000} {0101 00001000000} {0110 00010000000} {0111 01000000000} {1000 00100000000} {1001 10000000000} }
