{"Source Block": ["oh/gpio/dv/dut_gpio.v@54:64@HdlStmAssign", "   //DUT\n   //######################################################################\n\n   assign gpio_in[AW-1:0] = 32'h87654321;\n   assign wait_out[N-1:0] = 'b0;\n   assign dut_active      = 1'b1;\n   \n   always @ (posedge clk)\n     access_out[0] <= access_in[0] & ~packet_in[0];\n\n   emesh2packet e2p (// Outputs\n"], "Clone Blocks": [["oh/gpio/dv/dut_gpio.v@52:62", "\n   //######################################################################\n   //DUT\n   //######################################################################\n\n   assign gpio_in[AW-1:0] = 32'h87654321;\n   assign wait_out[N-1:0] = 'b0;\n   assign dut_active      = 1'b1;\n   \n   always @ (posedge clk)\n     access_out[0] <= access_in[0] & ~packet_in[0];\n"], ["oh/spi/dv/dut_spi.v@55:65", "   //DUT\n   //######################################################################\n\n   assign gpio_in[AW-1:0] = 32'h87654321;\n   assign wait_out[N-1:0] = 'b0;\n   assign dut_active      = 1'b1;\n   \n   always @ (posedge clk)\n     access_out[0] <= access_in[0] & ~packet_in[0];\n\n   emesh2packet e2p (// Outputs\n"], ["oh/gpio/dv/dut_gpio.v@53:63", "   //######################################################################\n   //DUT\n   //######################################################################\n\n   assign gpio_in[AW-1:0] = 32'h87654321;\n   assign wait_out[N-1:0] = 'b0;\n   assign dut_active      = 1'b1;\n   \n   always @ (posedge clk)\n     access_out[0] <= access_in[0] & ~packet_in[0];\n\n"], ["oh/spi/dv/dut_spi.v@54:64", "   //######################################################################\n   //DUT\n   //######################################################################\n\n   assign gpio_in[AW-1:0] = 32'h87654321;\n   assign wait_out[N-1:0] = 'b0;\n   assign dut_active      = 1'b1;\n   \n   always @ (posedge clk)\n     access_out[0] <= access_in[0] & ~packet_in[0];\n\n"], ["oh/spi/dv/dut_spi.v@53:63", "\n   //######################################################################\n   //DUT\n   //######################################################################\n\n   assign gpio_in[AW-1:0] = 32'h87654321;\n   assign wait_out[N-1:0] = 'b0;\n   assign dut_active      = 1'b1;\n   \n   always @ (posedge clk)\n     access_out[0] <= access_in[0] & ~packet_in[0];\n"], ["oh/gpio/dv/dut_gpio.v@56:67", "\n   assign gpio_in[AW-1:0] = 32'h87654321;\n   assign wait_out[N-1:0] = 'b0;\n   assign dut_active      = 1'b1;\n   \n   always @ (posedge clk)\n     access_out[0] <= access_in[0] & ~packet_in[0];\n\n   emesh2packet e2p (// Outputs\n\t\t     .packet_out\t(packet_out[PW-1:0]),\n\t\t     // Inputs\n\t\t     .write_out\t\t(1'b0),\n"], ["oh/spi/dv/dut_spi.v@57:68", "\n   assign gpio_in[AW-1:0] = 32'h87654321;\n   assign wait_out[N-1:0] = 'b0;\n   assign dut_active      = 1'b1;\n   \n   always @ (posedge clk)\n     access_out[0] <= access_in[0] & ~packet_in[0];\n\n   emesh2packet e2p (// Outputs\n\t\t     .packet_out\t(packet_out[PW-1:0]),\n\t\t     // Inputs\n\t\t     .write_out\t\t(1'b0),\n"]], "Diff Content": {"Delete": [], "Add": [[59, "   assign clkout          = clk1;\n"], [59, "   assign clk             = clk1;\n"]]}}