$date
	Mon Jan  6 23:08:34 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module halfadder_test $end
$var wire 1 ! out $end
$var wire 1 " carryout $end
$var reg 1 # input1 $end
$var reg 1 $ input2 $end
$scope module uut $end
$var wire 1 ! A $end
$var wire 1 " cout $end
$var wire 1 # x $end
$var wire 1 $ y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#5
1!
1$
#10
1"
0!
1#
#20
0"
1!
0$
#25
1"
0!
1$
#30
0"
1!
0#
#35
0$
1#
#50
1"
0!
1$
#55
0"
1!
0#
#60
0!
0$
#65
1!
1$
#75
1"
0!
1#
#80
0"
1!
0$
#85
0!
0#
#90
1!
1$
#100
