
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework2/traces/calculix_2655B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000003 cycles: 2503575 heartbeat IPC: 3.99429 cumulative IPC: 3.99429 (Simulation time: 0 hr 0 min 36 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2503575 (Simulation time: 0 hr 0 min 36 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 5948493 heartbeat IPC: 2.90283 cumulative IPC: 2.90283 (Simulation time: 0 hr 1 min 15 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 9717108 heartbeat IPC: 2.6535 cumulative IPC: 2.77257 (Simulation time: 0 hr 1 min 58 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 13340175 heartbeat IPC: 2.76009 cumulative IPC: 2.7684 (Simulation time: 0 hr 2 min 41 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 17114382 heartbeat IPC: 2.64956 cumulative IPC: 2.7377 (Simulation time: 0 hr 3 min 20 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 21109458 heartbeat IPC: 2.50308 cumulative IPC: 2.68732 (Simulation time: 0 hr 3 min 58 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 25160642 heartbeat IPC: 2.46841 cumulative IPC: 2.64818 (Simulation time: 0 hr 4 min 42 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 29081125 heartbeat IPC: 2.55071 cumulative IPC: 2.6338 (Simulation time: 0 hr 5 min 23 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 32861291 heartbeat IPC: 2.64539 cumulative IPC: 2.63524 (Simulation time: 0 hr 6 min 0 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 36388149 heartbeat IPC: 2.83539 cumulative IPC: 2.65608 (Simulation time: 0 hr 6 min 37 sec) 
Heartbeat CPU 0 instructions: 110000004 cycles: 39851697 heartbeat IPC: 2.88721 cumulative IPC: 2.67751 (Simulation time: 0 hr 7 min 11 sec) 
Finished CPU 0 instructions: 100000001 cycles: 37348122 cumulative IPC: 2.67751 (Simulation time: 0 hr 7 min 11 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.67751 instructions: 100000001 cycles: 37348122
cpu0_DTLB TOTAL     ACCESS:   12574174  HIT:   12558629  MISS:      15545
cpu0_DTLB LOAD      ACCESS:   11987909  HIT:   11972412  MISS:      15497
cpu0_DTLB RFO       ACCESS:     586265  HIT:     586217  MISS:         48
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 33.9733 cycles
cpu0_ITLB TOTAL     ACCESS:    6307074  HIT:    6307074  MISS:          0
cpu0_ITLB LOAD      ACCESS:    6307074  HIT:    6307074  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: nan cycles
cpu0_L1I TOTAL     ACCESS:       2882  HIT:       2882  MISS:          0
cpu0_L1I LOAD      ACCESS:       2882  HIT:       2882  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: nan cycles
cpu0_STLB TOTAL     ACCESS:      15545  HIT:      13635  MISS:       1910
cpu0_STLB LOAD      ACCESS:      15497  HIT:      13589  MISS:       1908
cpu0_STLB RFO       ACCESS:         48  HIT:         46  MISS:          2
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 203.116 cycles
cpu0_L1D TOTAL     ACCESS:   14132983  HIT:   12919490  MISS:    1213493
cpu0_L1D LOAD      ACCESS:   12573641  HIT:   11361459  MISS:    1212182
cpu0_L1D RFO       ACCESS:    1557458  HIT:    1556214  MISS:       1244
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       1884  HIT:       1817  MISS:         67
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 26.951 cycles
cpu0_L2C TOTAL     ACCESS:    1327973  HIT:    1098477  MISS:     229496
cpu0_L2C LOAD      ACCESS:    1212182  HIT:     982857  MISS:     229325
cpu0_L2C RFO       ACCESS:       1244  HIT:       1191  MISS:         53
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     114480  HIT:     114373  MISS:        107
cpu0_L2C TRANSLATION ACCESS:         67  HIT:         56  MISS:         11
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 84.0411 cycles
LLC TOTAL     ACCESS:     294376  HIT:     164360  MISS:     130016
LLC LOAD      ACCESS:     229325  HIT:      99707  MISS:     129618
LLC RFO       ACCESS:         53  HIT:         50  MISS:          3
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      64987  HIT:      64592  MISS:        395
LLC TRANSLATION ACCESS:         11  HIT:         11  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 111.292 cycles
Insertion Distribution: 
	LOAD 12288 0 30482 106813 
	RFO 0 0 11 0 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 395 
	 0 0 11 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      93248  ROW_BUFFER_MISS:      36372
 DBUS AVG_CONGESTED_CYCLE:     3.8093
 WQ ROW_BUFFER_HIT:        428  ROW_BUFFER_MISS:        578  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.352% MPKI: 1.49459 Average ROB Occupancy at Mispredict: 218.963
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.49459
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

