entity circuit_f is

  port(signal a	     : in  bit;
       signal b      : in  bit;
       signal c      : in  bit;
       signal d      : in  bit;
       signal output : out bit
  );

end circuit_f;

architecture fun_f of circuit_f is
  
begin
  
  output <= a and((not b) or (c and (not d)));

end fun_f;
