The MIPS CPU (until you use the new vectored interrupt facilities) has a simple minded approach to interrupt priority: <FONT class=clozed>all interrupts are equal</FONT>.</SPAN>