<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file modulator_impl1.ncd.
Design name: Modulator
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Wed Jul 20 15:32:16 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Modulator_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1.ncd Modulator_impl1.prf 
Design file:     modulator_impl1.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:  105.652MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 10.535ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_10  (to ipClk_c +)

   Delay:               9.388ns  (17.0% logic, 83.0% route), 6 logic levels.

 Constraint Details:

      9.388ns physical path delay NCO1/Sine/SLICE_166 to NCO1/Sine/SLICE_231 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.535ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_166 to NCO1/Sine/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R17C12C.CLK to     R17C12C.Q0 NCO1/Sine/SLICE_166 (from ipClk_c)
ROUTE       642     6.602     R17C12C.Q0 to     R25C24D.D1 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399     R25C24D.D1 to   R25C24D.OFX0 NCO1/Sine/SLICE_776
ROUTE         1     0.000   R25C24D.OFX0 to    R25C24D.FXA NCO1/Sine/triglut_1_3_10_1_0_0_f5a
FXTOOFX_DE  ---     0.145    R25C24D.FXA to   R25C24D.OFX1 NCO1/Sine/SLICE_776
ROUTE         1     0.000   R25C24D.OFX1 to    R25C24C.FXA NCO1/Sine/triglut_1_3_10_1_0_f5a
FXTOOFX_DE  ---     0.145    R25C24C.FXA to   R25C24C.OFX1 NCO1/Sine/SLICE_777
ROUTE         1     0.000   R25C24C.OFX1 to    R25C24A.FXB NCO1/Sine/triglut_1_3_10_1_f5b
FXTOOFX_DE  ---     0.145    R25C24A.FXB to   R25C24A.OFX1 NCO1/Sine/SLICE_779
ROUTE         1     1.190   R25C24A.OFX1 to     R23C24B.B1 NCO1/Sine/mdL0_25_3
CTOOFX_DEL  ---     0.399     R23C24B.B1 to   R23C24B.OFX0 NCO1/Sine/SLICE_231
ROUTE         1     0.000   R23C24B.OFX0 to    R23C24B.DI0 NCO1/Sine/Cosine_10_ffin (to ipClk_c)
                  --------
                    9.388   (17.0% logic, 83.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_166:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.059       21.PADDI to    R17C12C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.059       21.PADDI to    R23C24B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.535ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_10  (to ipClk_c +)

   Delay:               9.388ns  (17.0% logic, 83.0% route), 6 logic levels.

 Constraint Details:

      9.388ns physical path delay NCO1/Sine/SLICE_166 to NCO1/Sine/SLICE_231 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.535ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_166 to NCO1/Sine/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R17C12C.CLK to     R17C12C.Q0 NCO1/Sine/SLICE_166 (from ipClk_c)
ROUTE       642     6.602     R17C12C.Q0 to     R25C24D.D0 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399     R25C24D.D0 to   R25C24D.OFX0 NCO1/Sine/SLICE_776
ROUTE         1     0.000   R25C24D.OFX0 to    R25C24D.FXA NCO1/Sine/triglut_1_3_10_1_0_0_f5a
FXTOOFX_DE  ---     0.145    R25C24D.FXA to   R25C24D.OFX1 NCO1/Sine/SLICE_776
ROUTE         1     0.000   R25C24D.OFX1 to    R25C24C.FXA NCO1/Sine/triglut_1_3_10_1_0_f5a
FXTOOFX_DE  ---     0.145    R25C24C.FXA to   R25C24C.OFX1 NCO1/Sine/SLICE_777
ROUTE         1     0.000   R25C24C.OFX1 to    R25C24A.FXB NCO1/Sine/triglut_1_3_10_1_f5b
FXTOOFX_DE  ---     0.145    R25C24A.FXB to   R25C24A.OFX1 NCO1/Sine/SLICE_779
ROUTE         1     1.190   R25C24A.OFX1 to     R23C24B.B1 NCO1/Sine/mdL0_25_3
CTOOFX_DEL  ---     0.399     R23C24B.B1 to   R23C24B.OFX0 NCO1/Sine/SLICE_231
ROUTE         1     0.000   R23C24B.OFX0 to    R23C24B.DI0 NCO1/Sine/Cosine_10_ffin (to ipClk_c)
                  --------
                    9.388   (17.0% logic, 83.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_166:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.059       21.PADDI to    R17C12C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.059       21.PADDI to    R23C24B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.718ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_10  (to ipClk_c +)

   Delay:               9.205ns  (17.3% logic, 82.7% route), 6 logic levels.

 Constraint Details:

      9.205ns physical path delay NCO1/Sine/SLICE_166 to NCO1/Sine/SLICE_231 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.718ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_166 to NCO1/Sine/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R17C12C.CLK to     R17C12C.Q0 NCO1/Sine/SLICE_166 (from ipClk_c)
ROUTE       642     6.419     R17C12C.Q0 to     R25C25D.B1 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399     R25C25D.B1 to   R25C25D.OFX0 NCO1/Sine/SLICE_772
ROUTE         1     0.000   R25C25D.OFX0 to    R25C25D.FXA NCO1/Sine/triglut_1_3_10_0_0_0_f5a
FXTOOFX_DE  ---     0.145    R25C25D.FXA to   R25C25D.OFX1 NCO1/Sine/SLICE_772
ROUTE         1     0.000   R25C25D.OFX1 to    R25C25C.FXA NCO1/Sine/triglut_1_3_10_0_0_f5a
FXTOOFX_DE  ---     0.145    R25C25C.FXA to   R25C25C.OFX1 NCO1/Sine/SLICE_773
ROUTE         1     0.000   R25C25C.OFX1 to    R25C24A.FXA NCO1/Sine/triglut_1_3_10_0_f5a
FXTOOFX_DE  ---     0.145    R25C24A.FXA to   R25C24A.OFX1 NCO1/Sine/SLICE_779
ROUTE         1     1.190   R25C24A.OFX1 to     R23C24B.B1 NCO1/Sine/mdL0_25_3
CTOOFX_DEL  ---     0.399     R23C24B.B1 to   R23C24B.OFX0 NCO1/Sine/SLICE_231
ROUTE         1     0.000   R23C24B.OFX0 to    R23C24B.DI0 NCO1/Sine/Cosine_10_ffin (to ipClk_c)
                  --------
                    9.205   (17.3% logic, 82.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_166:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.059       21.PADDI to    R17C12C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.059       21.PADDI to    R23C24B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.718ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_10  (to ipClk_c +)

   Delay:               9.205ns  (17.3% logic, 82.7% route), 6 logic levels.

 Constraint Details:

      9.205ns physical path delay NCO1/Sine/SLICE_166 to NCO1/Sine/SLICE_231 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.718ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_166 to NCO1/Sine/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R17C12C.CLK to     R17C12C.Q0 NCO1/Sine/SLICE_166 (from ipClk_c)
ROUTE       642     6.419     R17C12C.Q0 to     R25C25C.B1 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399     R25C25C.B1 to   R25C25C.OFX0 NCO1/Sine/SLICE_773
ROUTE         1     0.000   R25C25C.OFX0 to    R25C25D.FXB NCO1/Sine/triglut_1_3_10_0_0_1_f5b
FXTOOFX_DE  ---     0.145    R25C25D.FXB to   R25C25D.OFX1 NCO1/Sine/SLICE_772
ROUTE         1     0.000   R25C25D.OFX1 to    R25C25C.FXA NCO1/Sine/triglut_1_3_10_0_0_f5a
FXTOOFX_DE  ---     0.145    R25C25C.FXA to   R25C25C.OFX1 NCO1/Sine/SLICE_773
ROUTE         1     0.000   R25C25C.OFX1 to    R25C24A.FXA NCO1/Sine/triglut_1_3_10_0_f5a
FXTOOFX_DE  ---     0.145    R25C24A.FXA to   R25C24A.OFX1 NCO1/Sine/SLICE_779
ROUTE         1     1.190   R25C24A.OFX1 to     R23C24B.B1 NCO1/Sine/mdL0_25_3
CTOOFX_DEL  ---     0.399     R23C24B.B1 to   R23C24B.OFX0 NCO1/Sine/SLICE_231
ROUTE         1     0.000   R23C24B.OFX0 to    R23C24B.DI0 NCO1/Sine/Cosine_10_ffin (to ipClk_c)
                  --------
                    9.205   (17.3% logic, 82.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_166:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.059       21.PADDI to    R17C12C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.059       21.PADDI to    R23C24B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.718ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_10  (to ipClk_c +)

   Delay:               9.205ns  (17.3% logic, 82.7% route), 6 logic levels.

 Constraint Details:

      9.205ns physical path delay NCO1/Sine/SLICE_166 to NCO1/Sine/SLICE_231 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.718ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_166 to NCO1/Sine/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R17C12C.CLK to     R17C12C.Q0 NCO1/Sine/SLICE_166 (from ipClk_c)
ROUTE       642     6.419     R17C12C.Q0 to     R25C25D.B0 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399     R25C25D.B0 to   R25C25D.OFX0 NCO1/Sine/SLICE_772
ROUTE         1     0.000   R25C25D.OFX0 to    R25C25D.FXA NCO1/Sine/triglut_1_3_10_0_0_0_f5a
FXTOOFX_DE  ---     0.145    R25C25D.FXA to   R25C25D.OFX1 NCO1/Sine/SLICE_772
ROUTE         1     0.000   R25C25D.OFX1 to    R25C25C.FXA NCO1/Sine/triglut_1_3_10_0_0_f5a
FXTOOFX_DE  ---     0.145    R25C25C.FXA to   R25C25C.OFX1 NCO1/Sine/SLICE_773
ROUTE         1     0.000   R25C25C.OFX1 to    R25C24A.FXA NCO1/Sine/triglut_1_3_10_0_f5a
FXTOOFX_DE  ---     0.145    R25C24A.FXA to   R25C24A.OFX1 NCO1/Sine/SLICE_779
ROUTE         1     1.190   R25C24A.OFX1 to     R23C24B.B1 NCO1/Sine/mdL0_25_3
CTOOFX_DEL  ---     0.399     R23C24B.B1 to   R23C24B.OFX0 NCO1/Sine/SLICE_231
ROUTE         1     0.000   R23C24B.OFX0 to    R23C24B.DI0 NCO1/Sine/Cosine_10_ffin (to ipClk_c)
                  --------
                    9.205   (17.3% logic, 82.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_166:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.059       21.PADDI to    R17C12C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.059       21.PADDI to    R23C24B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.718ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_10  (to ipClk_c +)

   Delay:               9.205ns  (17.3% logic, 82.7% route), 6 logic levels.

 Constraint Details:

      9.205ns physical path delay NCO1/Sine/SLICE_166 to NCO1/Sine/SLICE_231 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.718ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_166 to NCO1/Sine/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R17C12C.CLK to     R17C12C.Q0 NCO1/Sine/SLICE_166 (from ipClk_c)
ROUTE       642     6.419     R17C12C.Q0 to     R25C25C.B0 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399     R25C25C.B0 to   R25C25C.OFX0 NCO1/Sine/SLICE_773
ROUTE         1     0.000   R25C25C.OFX0 to    R25C25D.FXB NCO1/Sine/triglut_1_3_10_0_0_1_f5b
FXTOOFX_DE  ---     0.145    R25C25D.FXB to   R25C25D.OFX1 NCO1/Sine/SLICE_772
ROUTE         1     0.000   R25C25D.OFX1 to    R25C25C.FXA NCO1/Sine/triglut_1_3_10_0_0_f5a
FXTOOFX_DE  ---     0.145    R25C25C.FXA to   R25C25C.OFX1 NCO1/Sine/SLICE_773
ROUTE         1     0.000   R25C25C.OFX1 to    R25C24A.FXA NCO1/Sine/triglut_1_3_10_0_f5a
FXTOOFX_DE  ---     0.145    R25C24A.FXA to   R25C24A.OFX1 NCO1/Sine/SLICE_779
ROUTE         1     1.190   R25C24A.OFX1 to     R23C24B.B1 NCO1/Sine/mdL0_25_3
CTOOFX_DEL  ---     0.399     R23C24B.B1 to   R23C24B.OFX0 NCO1/Sine/SLICE_231
ROUTE         1     0.000   R23C24B.OFX0 to    R23C24B.DI0 NCO1/Sine/Cosine_10_ffin (to ipClk_c)
                  --------
                    9.205   (17.3% logic, 82.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_166:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.059       21.PADDI to    R17C12C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.059       21.PADDI to    R23C24B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.803ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_10  (to ipClk_c +)

   Delay:               9.120ns  (17.5% logic, 82.5% route), 6 logic levels.

 Constraint Details:

      9.120ns physical path delay NCO1/Sine/SLICE_166 to NCO1/Sine/SLICE_231 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.803ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_166 to NCO1/Sine/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R17C12C.CLK to     R17C12C.Q0 NCO1/Sine/SLICE_166 (from ipClk_c)
ROUTE       642     6.334     R17C12C.Q0 to     R25C25B.A1 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399     R25C25B.A1 to   R25C25B.OFX0 NCO1/Sine/SLICE_774
ROUTE         1     0.000   R25C25B.OFX0 to    R25C25B.FXA NCO1/Sine/triglut_1_3_10_0_1_0_f5a
FXTOOFX_DE  ---     0.145    R25C25B.FXA to   R25C25B.OFX1 NCO1/Sine/SLICE_774
ROUTE         1     0.000   R25C25B.OFX1 to    R25C25C.FXB NCO1/Sine/triglut_1_3_10_0_1_f5b
FXTOOFX_DE  ---     0.145    R25C25C.FXB to   R25C25C.OFX1 NCO1/Sine/SLICE_773
ROUTE         1     0.000   R25C25C.OFX1 to    R25C24A.FXA NCO1/Sine/triglut_1_3_10_0_f5a
FXTOOFX_DE  ---     0.145    R25C24A.FXA to   R25C24A.OFX1 NCO1/Sine/SLICE_779
ROUTE         1     1.190   R25C24A.OFX1 to     R23C24B.B1 NCO1/Sine/mdL0_25_3
CTOOFX_DEL  ---     0.399     R23C24B.B1 to   R23C24B.OFX0 NCO1/Sine/SLICE_231
ROUTE         1     0.000   R23C24B.OFX0 to    R23C24B.DI0 NCO1/Sine/Cosine_10_ffin (to ipClk_c)
                  --------
                    9.120   (17.5% logic, 82.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_166:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.059       21.PADDI to    R17C12C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.059       21.PADDI to    R23C24B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.803ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_10  (to ipClk_c +)

   Delay:               9.120ns  (17.5% logic, 82.5% route), 6 logic levels.

 Constraint Details:

      9.120ns physical path delay NCO1/Sine/SLICE_166 to NCO1/Sine/SLICE_231 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.803ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_166 to NCO1/Sine/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R17C12C.CLK to     R17C12C.Q0 NCO1/Sine/SLICE_166 (from ipClk_c)
ROUTE       642     6.334     R17C12C.Q0 to     R25C25A.A1 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399     R25C25A.A1 to   R25C25A.OFX0 NCO1/Sine/SLICE_775
ROUTE         1     0.000   R25C25A.OFX0 to    R25C25B.FXB NCO1/Sine/triglut_1_3_10_0_1_1_f5b
FXTOOFX_DE  ---     0.145    R25C25B.FXB to   R25C25B.OFX1 NCO1/Sine/SLICE_774
ROUTE         1     0.000   R25C25B.OFX1 to    R25C25C.FXB NCO1/Sine/triglut_1_3_10_0_1_f5b
FXTOOFX_DE  ---     0.145    R25C25C.FXB to   R25C25C.OFX1 NCO1/Sine/SLICE_773
ROUTE         1     0.000   R25C25C.OFX1 to    R25C24A.FXA NCO1/Sine/triglut_1_3_10_0_f5a
FXTOOFX_DE  ---     0.145    R25C24A.FXA to   R25C24A.OFX1 NCO1/Sine/SLICE_779
ROUTE         1     1.190   R25C24A.OFX1 to     R23C24B.B1 NCO1/Sine/mdL0_25_3
CTOOFX_DEL  ---     0.399     R23C24B.B1 to   R23C24B.OFX0 NCO1/Sine/SLICE_231
ROUTE         1     0.000   R23C24B.OFX0 to    R23C24B.DI0 NCO1/Sine/Cosine_10_ffin (to ipClk_c)
                  --------
                    9.120   (17.5% logic, 82.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_166:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.059       21.PADDI to    R17C12C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.059       21.PADDI to    R23C24B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.803ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_10  (to ipClk_c +)

   Delay:               9.120ns  (17.5% logic, 82.5% route), 6 logic levels.

 Constraint Details:

      9.120ns physical path delay NCO1/Sine/SLICE_166 to NCO1/Sine/SLICE_231 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.803ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_166 to NCO1/Sine/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R17C12C.CLK to     R17C12C.Q0 NCO1/Sine/SLICE_166 (from ipClk_c)
ROUTE       642     6.334     R17C12C.Q0 to     R25C25A.A0 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399     R25C25A.A0 to   R25C25A.OFX0 NCO1/Sine/SLICE_775
ROUTE         1     0.000   R25C25A.OFX0 to    R25C25B.FXB NCO1/Sine/triglut_1_3_10_0_1_1_f5b
FXTOOFX_DE  ---     0.145    R25C25B.FXB to   R25C25B.OFX1 NCO1/Sine/SLICE_774
ROUTE         1     0.000   R25C25B.OFX1 to    R25C25C.FXB NCO1/Sine/triglut_1_3_10_0_1_f5b
FXTOOFX_DE  ---     0.145    R25C25C.FXB to   R25C25C.OFX1 NCO1/Sine/SLICE_773
ROUTE         1     0.000   R25C25C.OFX1 to    R25C24A.FXA NCO1/Sine/triglut_1_3_10_0_f5a
FXTOOFX_DE  ---     0.145    R25C24A.FXA to   R25C24A.OFX1 NCO1/Sine/SLICE_779
ROUTE         1     1.190   R25C24A.OFX1 to     R23C24B.B1 NCO1/Sine/mdL0_25_3
CTOOFX_DEL  ---     0.399     R23C24B.B1 to   R23C24B.OFX0 NCO1/Sine/SLICE_231
ROUTE         1     0.000   R23C24B.OFX0 to    R23C24B.DI0 NCO1/Sine/Cosine_10_ffin (to ipClk_c)
                  --------
                    9.120   (17.5% logic, 82.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_166:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.059       21.PADDI to    R17C12C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.059       21.PADDI to    R23C24B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.803ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_10  (to ipClk_c +)

   Delay:               9.120ns  (17.5% logic, 82.5% route), 6 logic levels.

 Constraint Details:

      9.120ns physical path delay NCO1/Sine/SLICE_166 to NCO1/Sine/SLICE_231 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.803ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_166 to NCO1/Sine/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R17C12C.CLK to     R17C12C.Q0 NCO1/Sine/SLICE_166 (from ipClk_c)
ROUTE       642     6.334     R17C12C.Q0 to     R25C25B.A0 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399     R25C25B.A0 to   R25C25B.OFX0 NCO1/Sine/SLICE_774
ROUTE         1     0.000   R25C25B.OFX0 to    R25C25B.FXA NCO1/Sine/triglut_1_3_10_0_1_0_f5a
FXTOOFX_DE  ---     0.145    R25C25B.FXA to   R25C25B.OFX1 NCO1/Sine/SLICE_774
ROUTE         1     0.000   R25C25B.OFX1 to    R25C25C.FXB NCO1/Sine/triglut_1_3_10_0_1_f5b
FXTOOFX_DE  ---     0.145    R25C25C.FXB to   R25C25C.OFX1 NCO1/Sine/SLICE_773
ROUTE         1     0.000   R25C25C.OFX1 to    R25C24A.FXA NCO1/Sine/triglut_1_3_10_0_f5a
FXTOOFX_DE  ---     0.145    R25C24A.FXA to   R25C24A.OFX1 NCO1/Sine/SLICE_779
ROUTE         1     1.190   R25C24A.OFX1 to     R23C24B.B1 NCO1/Sine/mdL0_25_3
CTOOFX_DEL  ---     0.399     R23C24B.B1 to   R23C24B.OFX0 NCO1/Sine/SLICE_231
ROUTE         1     0.000   R23C24B.OFX0 to    R23C24B.DI0 NCO1/Sine/Cosine_10_ffin (to ipClk_c)
                  --------
                    9.120   (17.5% logic, 82.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_166:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.059       21.PADDI to    R17C12C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.059       21.PADDI to    R23C24B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

Report:  105.652MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  105.652 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 266
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 7465 paths, 1 nets, and 6474 connections (96.63% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Wed Jul 20 15:32:16 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Modulator_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1.ncd Modulator_impl1.prf 
Design file:     modulator_impl1.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[19]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[11]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_147 to Control/SLICE_143 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_147 to Control/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C13B.CLK to     R12C13B.Q1 Control/SLICE_147 (from ipClk_c)
ROUTE         1     0.041     R12C13B.Q1 to     R12C13C.M1 Control/opWrData[19] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_147:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.300       21.PADDI to    R12C13B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.300       21.PADDI to    R12C13C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[30]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[22]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_153 to Control/SLICE_149 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_153 to Control/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C16B.CLK to     R12C16B.Q0 Control/SLICE_153 (from ipClk_c)
ROUTE         1     0.041     R12C16B.Q0 to     R12C16C.M0 Control/opWrData[30] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_153:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.300       21.PADDI to    R12C16B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.300       21.PADDI to    R12C16C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/rxData[0]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/opRxData[0]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Packetiser/UART_Inst/SLICE_198 to Packetiser/UART_Inst/SLICE_213 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_198 to Packetiser/UART_Inst/SLICE_213:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120      R9C6B.CLK to       R9C6B.Q0 Packetiser/UART_Inst/SLICE_198 (from ipClk_c)
ROUTE         1     0.041       R9C6B.Q0 to       R9C6A.M0 Packetiser/UART_Inst/rxData[0] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/UART_Inst/SLICE_198:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.300       21.PADDI to      R9C6B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/UART_Inst/SLICE_213:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.300       21.PADDI to      R9C6A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[24]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[16]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_150 to Control/SLICE_146 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_150 to Control/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R10C15B.CLK to     R10C15B.Q0 Control/SLICE_150 (from ipClk_c)
ROUTE         1     0.041     R10C15B.Q0 to     R10C15A.M0 Control/opWrData[24] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_150:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.300       21.PADDI to    R10C15B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.300       21.PADDI to    R10C15A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opTxStream.Data[6]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/txBuffer.Data[6]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_303 to Packetiser/SLICE_175 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_303 to Packetiser/SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R7C15C.CLK to      R7C15C.Q0 Control/SLICE_303 (from ipClk_c)
ROUTE         1     0.041      R7C15C.Q0 to      R7C15B.M0 un1_Control[7] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_303:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.300       21.PADDI to     R7C15C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.300       21.PADDI to     R7C15B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/opRxStream.Source[6]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opTxStream.Destination[6]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Packetiser/SLICE_288 to Control/SLICE_293 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Packetiser/SLICE_288 to Control/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R9C11B.CLK to      R9C11B.Q0 Packetiser/SLICE_288 (from ipClk_c)
ROUTE         1     0.041      R9C11B.Q0 to      R9C11A.M0 opRxStream.Source_Q[6] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/SLICE_288:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.300       21.PADDI to     R9C11B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.300       21.PADDI to     R9C11A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[20]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[12]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_148 to Control/SLICE_144 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_148 to Control/SLICE_144:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R11C13C.CLK to     R11C13C.Q0 Control/SLICE_148 (from ipClk_c)
ROUTE         1     0.041     R11C13C.Q0 to     R11C13B.M0 Control/opWrData[20] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.300       21.PADDI to    R11C13C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_144:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.300       21.PADDI to    R11C13B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[18]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[10]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_147 to Control/SLICE_143 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_147 to Control/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C13B.CLK to     R12C13B.Q0 Control/SLICE_147 (from ipClk_c)
ROUTE         1     0.041     R12C13B.Q0 to     R12C13C.M0 Control/opWrData[18] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_147:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.300       21.PADDI to    R12C13B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.300       21.PADDI to    R12C13C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opTxStream.Destination[5]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/txBuffer.Destination[5]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_292 to Packetiser/SLICE_178 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_292 to Packetiser/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R8C12B.CLK to      R8C12B.Q1 Control/SLICE_292 (from ipClk_c)
ROUTE         1     0.041      R8C12B.Q1 to      R8C12C.M1 opTxStream.Destination_Q[5] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_292:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.300       21.PADDI to     R8C12B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.300       21.PADDI to     R8C12C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opTxStream.Destination[4]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/txBuffer.Destination[4]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_292 to Packetiser/SLICE_178 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_292 to Packetiser/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R8C12B.CLK to      R8C12B.Q0 Control/SLICE_292 (from ipClk_c)
ROUTE         1     0.041      R8C12B.Q0 to      R8C12C.M0 opTxStream.Destination_Q[4] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_292:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.300       21.PADDI to     R8C12B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     0.300       21.PADDI to     R8C12C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 266
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 7465 paths, 1 nets, and 6474 connections (96.63% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
