
LoRa_E5_Tx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00019100  08000138  08000138  00010138  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000adc  08019238  08019238  00029238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08019d14  08019d14  000300e4  2**0
                  CONTENTS
  4 .ARM          00000008  08019d14  08019d14  00029d14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08019d1c  08019d1c  000300e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08019d1c  08019d1c  00029d1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08019d20  08019d20  00029d20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000e4  20000000  08019d24  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001504  200000e4  08019e08  000300e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200015e8  08019e08  000315e8  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  000300e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00057e5a  00000000  00000000  0003010e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000a3f1  00000000  00000000  00087f68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002ee0  00000000  00000000  00092360  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002b38  00000000  00000000  00095240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002664f  00000000  00000000  00097d78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003659a  00000000  00000000  000be3c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c771f  00000000  00000000  000f4961  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001bc080  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000c004  00000000  00000000  001bc0d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000138 <__do_global_dtors_aux>:
 8000138:	b510      	push	{r4, lr}
 800013a:	4c05      	ldr	r4, [pc, #20]	; (8000150 <__do_global_dtors_aux+0x18>)
 800013c:	7823      	ldrb	r3, [r4, #0]
 800013e:	b933      	cbnz	r3, 800014e <__do_global_dtors_aux+0x16>
 8000140:	4b04      	ldr	r3, [pc, #16]	; (8000154 <__do_global_dtors_aux+0x1c>)
 8000142:	b113      	cbz	r3, 800014a <__do_global_dtors_aux+0x12>
 8000144:	4804      	ldr	r0, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x20>)
 8000146:	f3af 8000 	nop.w
 800014a:	2301      	movs	r3, #1
 800014c:	7023      	strb	r3, [r4, #0]
 800014e:	bd10      	pop	{r4, pc}
 8000150:	200000e4 	.word	0x200000e4
 8000154:	00000000 	.word	0x00000000
 8000158:	08019220 	.word	0x08019220

0800015c <frame_dummy>:
 800015c:	b508      	push	{r3, lr}
 800015e:	4b03      	ldr	r3, [pc, #12]	; (800016c <frame_dummy+0x10>)
 8000160:	b11b      	cbz	r3, 800016a <frame_dummy+0xe>
 8000162:	4903      	ldr	r1, [pc, #12]	; (8000170 <frame_dummy+0x14>)
 8000164:	4803      	ldr	r0, [pc, #12]	; (8000174 <frame_dummy+0x18>)
 8000166:	f3af 8000 	nop.w
 800016a:	bd08      	pop	{r3, pc}
 800016c:	00000000 	.word	0x00000000
 8000170:	200000e8 	.word	0x200000e8
 8000174:	08019220 	.word	0x08019220

08000178 <strlen>:
 8000178:	4603      	mov	r3, r0
 800017a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800017e:	2a00      	cmp	r2, #0
 8000180:	d1fb      	bne.n	800017a <strlen+0x2>
 8000182:	1a18      	subs	r0, r3, r0
 8000184:	3801      	subs	r0, #1
 8000186:	4770      	bx	lr

08000188 <__aeabi_drsub>:
 8000188:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800018c:	e002      	b.n	8000194 <__adddf3>
 800018e:	bf00      	nop

08000190 <__aeabi_dsub>:
 8000190:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000194 <__adddf3>:
 8000194:	b530      	push	{r4, r5, lr}
 8000196:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800019a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800019e:	ea94 0f05 	teq	r4, r5
 80001a2:	bf08      	it	eq
 80001a4:	ea90 0f02 	teqeq	r0, r2
 80001a8:	bf1f      	itttt	ne
 80001aa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ae:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001ba:	f000 80e2 	beq.w	8000382 <__adddf3+0x1ee>
 80001be:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001c6:	bfb8      	it	lt
 80001c8:	426d      	neglt	r5, r5
 80001ca:	dd0c      	ble.n	80001e6 <__adddf3+0x52>
 80001cc:	442c      	add	r4, r5
 80001ce:	ea80 0202 	eor.w	r2, r0, r2
 80001d2:	ea81 0303 	eor.w	r3, r1, r3
 80001d6:	ea82 0000 	eor.w	r0, r2, r0
 80001da:	ea83 0101 	eor.w	r1, r3, r1
 80001de:	ea80 0202 	eor.w	r2, r0, r2
 80001e2:	ea81 0303 	eor.w	r3, r1, r3
 80001e6:	2d36      	cmp	r5, #54	; 0x36
 80001e8:	bf88      	it	hi
 80001ea:	bd30      	pophi	{r4, r5, pc}
 80001ec:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001f4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x70>
 80001fe:	4240      	negs	r0, r0
 8000200:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000204:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000208:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800020c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000210:	d002      	beq.n	8000218 <__adddf3+0x84>
 8000212:	4252      	negs	r2, r2
 8000214:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000218:	ea94 0f05 	teq	r4, r5
 800021c:	f000 80a7 	beq.w	800036e <__adddf3+0x1da>
 8000220:	f1a4 0401 	sub.w	r4, r4, #1
 8000224:	f1d5 0e20 	rsbs	lr, r5, #32
 8000228:	db0d      	blt.n	8000246 <__adddf3+0xb2>
 800022a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800022e:	fa22 f205 	lsr.w	r2, r2, r5
 8000232:	1880      	adds	r0, r0, r2
 8000234:	f141 0100 	adc.w	r1, r1, #0
 8000238:	fa03 f20e 	lsl.w	r2, r3, lr
 800023c:	1880      	adds	r0, r0, r2
 800023e:	fa43 f305 	asr.w	r3, r3, r5
 8000242:	4159      	adcs	r1, r3
 8000244:	e00e      	b.n	8000264 <__adddf3+0xd0>
 8000246:	f1a5 0520 	sub.w	r5, r5, #32
 800024a:	f10e 0e20 	add.w	lr, lr, #32
 800024e:	2a01      	cmp	r2, #1
 8000250:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000254:	bf28      	it	cs
 8000256:	f04c 0c02 	orrcs.w	ip, ip, #2
 800025a:	fa43 f305 	asr.w	r3, r3, r5
 800025e:	18c0      	adds	r0, r0, r3
 8000260:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000264:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000268:	d507      	bpl.n	800027a <__adddf3+0xe6>
 800026a:	f04f 0e00 	mov.w	lr, #0
 800026e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000272:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000276:	eb6e 0101 	sbc.w	r1, lr, r1
 800027a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800027e:	d31b      	bcc.n	80002b8 <__adddf3+0x124>
 8000280:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000284:	d30c      	bcc.n	80002a0 <__adddf3+0x10c>
 8000286:	0849      	lsrs	r1, r1, #1
 8000288:	ea5f 0030 	movs.w	r0, r0, rrx
 800028c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000290:	f104 0401 	add.w	r4, r4, #1
 8000294:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000298:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800029c:	f080 809a 	bcs.w	80003d4 <__adddf3+0x240>
 80002a0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002a4:	bf08      	it	eq
 80002a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002aa:	f150 0000 	adcs.w	r0, r0, #0
 80002ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002b2:	ea41 0105 	orr.w	r1, r1, r5
 80002b6:	bd30      	pop	{r4, r5, pc}
 80002b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002bc:	4140      	adcs	r0, r0
 80002be:	eb41 0101 	adc.w	r1, r1, r1
 80002c2:	3c01      	subs	r4, #1
 80002c4:	bf28      	it	cs
 80002c6:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002ca:	d2e9      	bcs.n	80002a0 <__adddf3+0x10c>
 80002cc:	f091 0f00 	teq	r1, #0
 80002d0:	bf04      	itt	eq
 80002d2:	4601      	moveq	r1, r0
 80002d4:	2000      	moveq	r0, #0
 80002d6:	fab1 f381 	clz	r3, r1
 80002da:	bf08      	it	eq
 80002dc:	3320      	addeq	r3, #32
 80002de:	f1a3 030b 	sub.w	r3, r3, #11
 80002e2:	f1b3 0220 	subs.w	r2, r3, #32
 80002e6:	da0c      	bge.n	8000302 <__adddf3+0x16e>
 80002e8:	320c      	adds	r2, #12
 80002ea:	dd08      	ble.n	80002fe <__adddf3+0x16a>
 80002ec:	f102 0c14 	add.w	ip, r2, #20
 80002f0:	f1c2 020c 	rsb	r2, r2, #12
 80002f4:	fa01 f00c 	lsl.w	r0, r1, ip
 80002f8:	fa21 f102 	lsr.w	r1, r1, r2
 80002fc:	e00c      	b.n	8000318 <__adddf3+0x184>
 80002fe:	f102 0214 	add.w	r2, r2, #20
 8000302:	bfd8      	it	le
 8000304:	f1c2 0c20 	rsble	ip, r2, #32
 8000308:	fa01 f102 	lsl.w	r1, r1, r2
 800030c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000310:	bfdc      	itt	le
 8000312:	ea41 010c 	orrle.w	r1, r1, ip
 8000316:	4090      	lslle	r0, r2
 8000318:	1ae4      	subs	r4, r4, r3
 800031a:	bfa2      	ittt	ge
 800031c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000320:	4329      	orrge	r1, r5
 8000322:	bd30      	popge	{r4, r5, pc}
 8000324:	ea6f 0404 	mvn.w	r4, r4
 8000328:	3c1f      	subs	r4, #31
 800032a:	da1c      	bge.n	8000366 <__adddf3+0x1d2>
 800032c:	340c      	adds	r4, #12
 800032e:	dc0e      	bgt.n	800034e <__adddf3+0x1ba>
 8000330:	f104 0414 	add.w	r4, r4, #20
 8000334:	f1c4 0220 	rsb	r2, r4, #32
 8000338:	fa20 f004 	lsr.w	r0, r0, r4
 800033c:	fa01 f302 	lsl.w	r3, r1, r2
 8000340:	ea40 0003 	orr.w	r0, r0, r3
 8000344:	fa21 f304 	lsr.w	r3, r1, r4
 8000348:	ea45 0103 	orr.w	r1, r5, r3
 800034c:	bd30      	pop	{r4, r5, pc}
 800034e:	f1c4 040c 	rsb	r4, r4, #12
 8000352:	f1c4 0220 	rsb	r2, r4, #32
 8000356:	fa20 f002 	lsr.w	r0, r0, r2
 800035a:	fa01 f304 	lsl.w	r3, r1, r4
 800035e:	ea40 0003 	orr.w	r0, r0, r3
 8000362:	4629      	mov	r1, r5
 8000364:	bd30      	pop	{r4, r5, pc}
 8000366:	fa21 f004 	lsr.w	r0, r1, r4
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	f094 0f00 	teq	r4, #0
 8000372:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000376:	bf06      	itte	eq
 8000378:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800037c:	3401      	addeq	r4, #1
 800037e:	3d01      	subne	r5, #1
 8000380:	e74e      	b.n	8000220 <__adddf3+0x8c>
 8000382:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000386:	bf18      	it	ne
 8000388:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800038c:	d029      	beq.n	80003e2 <__adddf3+0x24e>
 800038e:	ea94 0f05 	teq	r4, r5
 8000392:	bf08      	it	eq
 8000394:	ea90 0f02 	teqeq	r0, r2
 8000398:	d005      	beq.n	80003a6 <__adddf3+0x212>
 800039a:	ea54 0c00 	orrs.w	ip, r4, r0
 800039e:	bf04      	itt	eq
 80003a0:	4619      	moveq	r1, r3
 80003a2:	4610      	moveq	r0, r2
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	ea91 0f03 	teq	r1, r3
 80003aa:	bf1e      	ittt	ne
 80003ac:	2100      	movne	r1, #0
 80003ae:	2000      	movne	r0, #0
 80003b0:	bd30      	popne	{r4, r5, pc}
 80003b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003b6:	d105      	bne.n	80003c4 <__adddf3+0x230>
 80003b8:	0040      	lsls	r0, r0, #1
 80003ba:	4149      	adcs	r1, r1
 80003bc:	bf28      	it	cs
 80003be:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003c2:	bd30      	pop	{r4, r5, pc}
 80003c4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003c8:	bf3c      	itt	cc
 80003ca:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ce:	bd30      	popcc	{r4, r5, pc}
 80003d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003dc:	f04f 0000 	mov.w	r0, #0
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003e6:	bf1a      	itte	ne
 80003e8:	4619      	movne	r1, r3
 80003ea:	4610      	movne	r0, r2
 80003ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f0:	bf1c      	itt	ne
 80003f2:	460b      	movne	r3, r1
 80003f4:	4602      	movne	r2, r0
 80003f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003fa:	bf06      	itte	eq
 80003fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000400:	ea91 0f03 	teqeq	r1, r3
 8000404:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	bf00      	nop

0800040c <__aeabi_ui2d>:
 800040c:	f090 0f00 	teq	r0, #0
 8000410:	bf04      	itt	eq
 8000412:	2100      	moveq	r1, #0
 8000414:	4770      	bxeq	lr
 8000416:	b530      	push	{r4, r5, lr}
 8000418:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800041c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000420:	f04f 0500 	mov.w	r5, #0
 8000424:	f04f 0100 	mov.w	r1, #0
 8000428:	e750      	b.n	80002cc <__adddf3+0x138>
 800042a:	bf00      	nop

0800042c <__aeabi_i2d>:
 800042c:	f090 0f00 	teq	r0, #0
 8000430:	bf04      	itt	eq
 8000432:	2100      	moveq	r1, #0
 8000434:	4770      	bxeq	lr
 8000436:	b530      	push	{r4, r5, lr}
 8000438:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800043c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000440:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000444:	bf48      	it	mi
 8000446:	4240      	negmi	r0, r0
 8000448:	f04f 0100 	mov.w	r1, #0
 800044c:	e73e      	b.n	80002cc <__adddf3+0x138>
 800044e:	bf00      	nop

08000450 <__aeabi_f2d>:
 8000450:	0042      	lsls	r2, r0, #1
 8000452:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000456:	ea4f 0131 	mov.w	r1, r1, rrx
 800045a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800045e:	bf1f      	itttt	ne
 8000460:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000464:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000468:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800046c:	4770      	bxne	lr
 800046e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000472:	bf08      	it	eq
 8000474:	4770      	bxeq	lr
 8000476:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800047a:	bf04      	itt	eq
 800047c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000480:	4770      	bxeq	lr
 8000482:	b530      	push	{r4, r5, lr}
 8000484:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000490:	e71c      	b.n	80002cc <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_ul2d>:
 8000494:	ea50 0201 	orrs.w	r2, r0, r1
 8000498:	bf08      	it	eq
 800049a:	4770      	bxeq	lr
 800049c:	b530      	push	{r4, r5, lr}
 800049e:	f04f 0500 	mov.w	r5, #0
 80004a2:	e00a      	b.n	80004ba <__aeabi_l2d+0x16>

080004a4 <__aeabi_l2d>:
 80004a4:	ea50 0201 	orrs.w	r2, r0, r1
 80004a8:	bf08      	it	eq
 80004aa:	4770      	bxeq	lr
 80004ac:	b530      	push	{r4, r5, lr}
 80004ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004b2:	d502      	bpl.n	80004ba <__aeabi_l2d+0x16>
 80004b4:	4240      	negs	r0, r0
 80004b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004c6:	f43f aed8 	beq.w	800027a <__adddf3+0xe6>
 80004ca:	f04f 0203 	mov.w	r2, #3
 80004ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004d2:	bf18      	it	ne
 80004d4:	3203      	addne	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004e2:	f1c2 0320 	rsb	r3, r2, #32
 80004e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ea:	fa20 f002 	lsr.w	r0, r0, r2
 80004ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80004f2:	ea40 000e 	orr.w	r0, r0, lr
 80004f6:	fa21 f102 	lsr.w	r1, r1, r2
 80004fa:	4414      	add	r4, r2
 80004fc:	e6bd      	b.n	800027a <__adddf3+0xe6>
 80004fe:	bf00      	nop

08000500 <__gedf2>:
 8000500:	f04f 3cff 	mov.w	ip, #4294967295
 8000504:	e006      	b.n	8000514 <__cmpdf2+0x4>
 8000506:	bf00      	nop

08000508 <__ledf2>:
 8000508:	f04f 0c01 	mov.w	ip, #1
 800050c:	e002      	b.n	8000514 <__cmpdf2+0x4>
 800050e:	bf00      	nop

08000510 <__cmpdf2>:
 8000510:	f04f 0c01 	mov.w	ip, #1
 8000514:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000518:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800051c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000520:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000524:	bf18      	it	ne
 8000526:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800052a:	d01b      	beq.n	8000564 <__cmpdf2+0x54>
 800052c:	b001      	add	sp, #4
 800052e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000532:	bf0c      	ite	eq
 8000534:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000538:	ea91 0f03 	teqne	r1, r3
 800053c:	bf02      	ittt	eq
 800053e:	ea90 0f02 	teqeq	r0, r2
 8000542:	2000      	moveq	r0, #0
 8000544:	4770      	bxeq	lr
 8000546:	f110 0f00 	cmn.w	r0, #0
 800054a:	ea91 0f03 	teq	r1, r3
 800054e:	bf58      	it	pl
 8000550:	4299      	cmppl	r1, r3
 8000552:	bf08      	it	eq
 8000554:	4290      	cmpeq	r0, r2
 8000556:	bf2c      	ite	cs
 8000558:	17d8      	asrcs	r0, r3, #31
 800055a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800055e:	f040 0001 	orr.w	r0, r0, #1
 8000562:	4770      	bx	lr
 8000564:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000568:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800056c:	d102      	bne.n	8000574 <__cmpdf2+0x64>
 800056e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000572:	d107      	bne.n	8000584 <__cmpdf2+0x74>
 8000574:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000578:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800057c:	d1d6      	bne.n	800052c <__cmpdf2+0x1c>
 800057e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000582:	d0d3      	beq.n	800052c <__cmpdf2+0x1c>
 8000584:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <__aeabi_cdrcmple>:
 800058c:	4684      	mov	ip, r0
 800058e:	4610      	mov	r0, r2
 8000590:	4662      	mov	r2, ip
 8000592:	468c      	mov	ip, r1
 8000594:	4619      	mov	r1, r3
 8000596:	4663      	mov	r3, ip
 8000598:	e000      	b.n	800059c <__aeabi_cdcmpeq>
 800059a:	bf00      	nop

0800059c <__aeabi_cdcmpeq>:
 800059c:	b501      	push	{r0, lr}
 800059e:	f7ff ffb7 	bl	8000510 <__cmpdf2>
 80005a2:	2800      	cmp	r0, #0
 80005a4:	bf48      	it	mi
 80005a6:	f110 0f00 	cmnmi.w	r0, #0
 80005aa:	bd01      	pop	{r0, pc}

080005ac <__aeabi_dcmpeq>:
 80005ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005b0:	f7ff fff4 	bl	800059c <__aeabi_cdcmpeq>
 80005b4:	bf0c      	ite	eq
 80005b6:	2001      	moveq	r0, #1
 80005b8:	2000      	movne	r0, #0
 80005ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80005be:	bf00      	nop

080005c0 <__aeabi_dcmplt>:
 80005c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005c4:	f7ff ffea 	bl	800059c <__aeabi_cdcmpeq>
 80005c8:	bf34      	ite	cc
 80005ca:	2001      	movcc	r0, #1
 80005cc:	2000      	movcs	r0, #0
 80005ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80005d2:	bf00      	nop

080005d4 <__aeabi_dcmple>:
 80005d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005d8:	f7ff ffe0 	bl	800059c <__aeabi_cdcmpeq>
 80005dc:	bf94      	ite	ls
 80005de:	2001      	movls	r0, #1
 80005e0:	2000      	movhi	r0, #0
 80005e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80005e6:	bf00      	nop

080005e8 <__aeabi_dcmpge>:
 80005e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005ec:	f7ff ffce 	bl	800058c <__aeabi_cdrcmple>
 80005f0:	bf94      	ite	ls
 80005f2:	2001      	movls	r0, #1
 80005f4:	2000      	movhi	r0, #0
 80005f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80005fa:	bf00      	nop

080005fc <__aeabi_dcmpgt>:
 80005fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000600:	f7ff ffc4 	bl	800058c <__aeabi_cdrcmple>
 8000604:	bf34      	ite	cc
 8000606:	2001      	movcc	r0, #1
 8000608:	2000      	movcs	r0, #0
 800060a:	f85d fb08 	ldr.w	pc, [sp], #8
 800060e:	bf00      	nop

08000610 <__aeabi_d2iz>:
 8000610:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000614:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000618:	d215      	bcs.n	8000646 <__aeabi_d2iz+0x36>
 800061a:	d511      	bpl.n	8000640 <__aeabi_d2iz+0x30>
 800061c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000620:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000624:	d912      	bls.n	800064c <__aeabi_d2iz+0x3c>
 8000626:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800062a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800062e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000632:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000636:	fa23 f002 	lsr.w	r0, r3, r2
 800063a:	bf18      	it	ne
 800063c:	4240      	negne	r0, r0
 800063e:	4770      	bx	lr
 8000640:	f04f 0000 	mov.w	r0, #0
 8000644:	4770      	bx	lr
 8000646:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800064a:	d105      	bne.n	8000658 <__aeabi_d2iz+0x48>
 800064c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000650:	bf08      	it	eq
 8000652:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000656:	4770      	bx	lr
 8000658:	f04f 0000 	mov.w	r0, #0
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop

08000660 <__aeabi_frsub>:
 8000660:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000664:	e002      	b.n	800066c <__addsf3>
 8000666:	bf00      	nop

08000668 <__aeabi_fsub>:
 8000668:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800066c <__addsf3>:
 800066c:	0042      	lsls	r2, r0, #1
 800066e:	bf1f      	itttt	ne
 8000670:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000674:	ea92 0f03 	teqne	r2, r3
 8000678:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800067c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000680:	d06a      	beq.n	8000758 <__addsf3+0xec>
 8000682:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000686:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800068a:	bfc1      	itttt	gt
 800068c:	18d2      	addgt	r2, r2, r3
 800068e:	4041      	eorgt	r1, r0
 8000690:	4048      	eorgt	r0, r1
 8000692:	4041      	eorgt	r1, r0
 8000694:	bfb8      	it	lt
 8000696:	425b      	neglt	r3, r3
 8000698:	2b19      	cmp	r3, #25
 800069a:	bf88      	it	hi
 800069c:	4770      	bxhi	lr
 800069e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80006a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80006a6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80006aa:	bf18      	it	ne
 80006ac:	4240      	negne	r0, r0
 80006ae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80006b2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80006b6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80006ba:	bf18      	it	ne
 80006bc:	4249      	negne	r1, r1
 80006be:	ea92 0f03 	teq	r2, r3
 80006c2:	d03f      	beq.n	8000744 <__addsf3+0xd8>
 80006c4:	f1a2 0201 	sub.w	r2, r2, #1
 80006c8:	fa41 fc03 	asr.w	ip, r1, r3
 80006cc:	eb10 000c 	adds.w	r0, r0, ip
 80006d0:	f1c3 0320 	rsb	r3, r3, #32
 80006d4:	fa01 f103 	lsl.w	r1, r1, r3
 80006d8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80006dc:	d502      	bpl.n	80006e4 <__addsf3+0x78>
 80006de:	4249      	negs	r1, r1
 80006e0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80006e4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80006e8:	d313      	bcc.n	8000712 <__addsf3+0xa6>
 80006ea:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80006ee:	d306      	bcc.n	80006fe <__addsf3+0x92>
 80006f0:	0840      	lsrs	r0, r0, #1
 80006f2:	ea4f 0131 	mov.w	r1, r1, rrx
 80006f6:	f102 0201 	add.w	r2, r2, #1
 80006fa:	2afe      	cmp	r2, #254	; 0xfe
 80006fc:	d251      	bcs.n	80007a2 <__addsf3+0x136>
 80006fe:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000702:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000706:	bf08      	it	eq
 8000708:	f020 0001 	biceq.w	r0, r0, #1
 800070c:	ea40 0003 	orr.w	r0, r0, r3
 8000710:	4770      	bx	lr
 8000712:	0049      	lsls	r1, r1, #1
 8000714:	eb40 0000 	adc.w	r0, r0, r0
 8000718:	3a01      	subs	r2, #1
 800071a:	bf28      	it	cs
 800071c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000720:	d2ed      	bcs.n	80006fe <__addsf3+0x92>
 8000722:	fab0 fc80 	clz	ip, r0
 8000726:	f1ac 0c08 	sub.w	ip, ip, #8
 800072a:	ebb2 020c 	subs.w	r2, r2, ip
 800072e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000732:	bfaa      	itet	ge
 8000734:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000738:	4252      	neglt	r2, r2
 800073a:	4318      	orrge	r0, r3
 800073c:	bfbc      	itt	lt
 800073e:	40d0      	lsrlt	r0, r2
 8000740:	4318      	orrlt	r0, r3
 8000742:	4770      	bx	lr
 8000744:	f092 0f00 	teq	r2, #0
 8000748:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 800074c:	bf06      	itte	eq
 800074e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000752:	3201      	addeq	r2, #1
 8000754:	3b01      	subne	r3, #1
 8000756:	e7b5      	b.n	80006c4 <__addsf3+0x58>
 8000758:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800075c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000760:	bf18      	it	ne
 8000762:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000766:	d021      	beq.n	80007ac <__addsf3+0x140>
 8000768:	ea92 0f03 	teq	r2, r3
 800076c:	d004      	beq.n	8000778 <__addsf3+0x10c>
 800076e:	f092 0f00 	teq	r2, #0
 8000772:	bf08      	it	eq
 8000774:	4608      	moveq	r0, r1
 8000776:	4770      	bx	lr
 8000778:	ea90 0f01 	teq	r0, r1
 800077c:	bf1c      	itt	ne
 800077e:	2000      	movne	r0, #0
 8000780:	4770      	bxne	lr
 8000782:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000786:	d104      	bne.n	8000792 <__addsf3+0x126>
 8000788:	0040      	lsls	r0, r0, #1
 800078a:	bf28      	it	cs
 800078c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000790:	4770      	bx	lr
 8000792:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000796:	bf3c      	itt	cc
 8000798:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 800079c:	4770      	bxcc	lr
 800079e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80007a2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80007a6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80007aa:	4770      	bx	lr
 80007ac:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80007b0:	bf16      	itet	ne
 80007b2:	4608      	movne	r0, r1
 80007b4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80007b8:	4601      	movne	r1, r0
 80007ba:	0242      	lsls	r2, r0, #9
 80007bc:	bf06      	itte	eq
 80007be:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80007c2:	ea90 0f01 	teqeq	r0, r1
 80007c6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80007ca:	4770      	bx	lr

080007cc <__aeabi_ui2f>:
 80007cc:	f04f 0300 	mov.w	r3, #0
 80007d0:	e004      	b.n	80007dc <__aeabi_i2f+0x8>
 80007d2:	bf00      	nop

080007d4 <__aeabi_i2f>:
 80007d4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80007d8:	bf48      	it	mi
 80007da:	4240      	negmi	r0, r0
 80007dc:	ea5f 0c00 	movs.w	ip, r0
 80007e0:	bf08      	it	eq
 80007e2:	4770      	bxeq	lr
 80007e4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80007e8:	4601      	mov	r1, r0
 80007ea:	f04f 0000 	mov.w	r0, #0
 80007ee:	e01c      	b.n	800082a <__aeabi_l2f+0x2a>

080007f0 <__aeabi_ul2f>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	f04f 0300 	mov.w	r3, #0
 80007fc:	e00a      	b.n	8000814 <__aeabi_l2f+0x14>
 80007fe:	bf00      	nop

08000800 <__aeabi_l2f>:
 8000800:	ea50 0201 	orrs.w	r2, r0, r1
 8000804:	bf08      	it	eq
 8000806:	4770      	bxeq	lr
 8000808:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 800080c:	d502      	bpl.n	8000814 <__aeabi_l2f+0x14>
 800080e:	4240      	negs	r0, r0
 8000810:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000814:	ea5f 0c01 	movs.w	ip, r1
 8000818:	bf02      	ittt	eq
 800081a:	4684      	moveq	ip, r0
 800081c:	4601      	moveq	r1, r0
 800081e:	2000      	moveq	r0, #0
 8000820:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000824:	bf08      	it	eq
 8000826:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800082a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800082e:	fabc f28c 	clz	r2, ip
 8000832:	3a08      	subs	r2, #8
 8000834:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000838:	db10      	blt.n	800085c <__aeabi_l2f+0x5c>
 800083a:	fa01 fc02 	lsl.w	ip, r1, r2
 800083e:	4463      	add	r3, ip
 8000840:	fa00 fc02 	lsl.w	ip, r0, r2
 8000844:	f1c2 0220 	rsb	r2, r2, #32
 8000848:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800084c:	fa20 f202 	lsr.w	r2, r0, r2
 8000850:	eb43 0002 	adc.w	r0, r3, r2
 8000854:	bf08      	it	eq
 8000856:	f020 0001 	biceq.w	r0, r0, #1
 800085a:	4770      	bx	lr
 800085c:	f102 0220 	add.w	r2, r2, #32
 8000860:	fa01 fc02 	lsl.w	ip, r1, r2
 8000864:	f1c2 0220 	rsb	r2, r2, #32
 8000868:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800086c:	fa21 f202 	lsr.w	r2, r1, r2
 8000870:	eb43 0002 	adc.w	r0, r3, r2
 8000874:	bf08      	it	eq
 8000876:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800087a:	4770      	bx	lr

0800087c <__aeabi_uldivmod>:
 800087c:	b953      	cbnz	r3, 8000894 <__aeabi_uldivmod+0x18>
 800087e:	b94a      	cbnz	r2, 8000894 <__aeabi_uldivmod+0x18>
 8000880:	2900      	cmp	r1, #0
 8000882:	bf08      	it	eq
 8000884:	2800      	cmpeq	r0, #0
 8000886:	bf1c      	itt	ne
 8000888:	f04f 31ff 	movne.w	r1, #4294967295
 800088c:	f04f 30ff 	movne.w	r0, #4294967295
 8000890:	f000 b96c 	b.w	8000b6c <__aeabi_idiv0>
 8000894:	f1ad 0c08 	sub.w	ip, sp, #8
 8000898:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800089c:	f000 f806 	bl	80008ac <__udivmoddi4>
 80008a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008a8:	b004      	add	sp, #16
 80008aa:	4770      	bx	lr

080008ac <__udivmoddi4>:
 80008ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008b0:	9e08      	ldr	r6, [sp, #32]
 80008b2:	460d      	mov	r5, r1
 80008b4:	4604      	mov	r4, r0
 80008b6:	468e      	mov	lr, r1
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	f040 8082 	bne.w	80009c2 <__udivmoddi4+0x116>
 80008be:	428a      	cmp	r2, r1
 80008c0:	4617      	mov	r7, r2
 80008c2:	d946      	bls.n	8000952 <__udivmoddi4+0xa6>
 80008c4:	fab2 f282 	clz	r2, r2
 80008c8:	b14a      	cbz	r2, 80008de <__udivmoddi4+0x32>
 80008ca:	f1c2 0120 	rsb	r1, r2, #32
 80008ce:	fa05 f302 	lsl.w	r3, r5, r2
 80008d2:	fa20 f101 	lsr.w	r1, r0, r1
 80008d6:	4097      	lsls	r7, r2
 80008d8:	ea41 0e03 	orr.w	lr, r1, r3
 80008dc:	4094      	lsls	r4, r2
 80008de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80008e2:	0c23      	lsrs	r3, r4, #16
 80008e4:	fbbe fcf8 	udiv	ip, lr, r8
 80008e8:	b2b9      	uxth	r1, r7
 80008ea:	fb08 ee1c 	mls	lr, r8, ip, lr
 80008ee:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 80008f2:	fb0c f001 	mul.w	r0, ip, r1
 80008f6:	4298      	cmp	r0, r3
 80008f8:	d90a      	bls.n	8000910 <__udivmoddi4+0x64>
 80008fa:	18fb      	adds	r3, r7, r3
 80008fc:	f10c 35ff 	add.w	r5, ip, #4294967295
 8000900:	f080 8116 	bcs.w	8000b30 <__udivmoddi4+0x284>
 8000904:	4298      	cmp	r0, r3
 8000906:	f240 8113 	bls.w	8000b30 <__udivmoddi4+0x284>
 800090a:	f1ac 0c02 	sub.w	ip, ip, #2
 800090e:	443b      	add	r3, r7
 8000910:	1a1b      	subs	r3, r3, r0
 8000912:	b2a4      	uxth	r4, r4
 8000914:	fbb3 f0f8 	udiv	r0, r3, r8
 8000918:	fb08 3310 	mls	r3, r8, r0, r3
 800091c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000920:	fb00 f101 	mul.w	r1, r0, r1
 8000924:	42a1      	cmp	r1, r4
 8000926:	d909      	bls.n	800093c <__udivmoddi4+0x90>
 8000928:	193c      	adds	r4, r7, r4
 800092a:	f100 33ff 	add.w	r3, r0, #4294967295
 800092e:	f080 8101 	bcs.w	8000b34 <__udivmoddi4+0x288>
 8000932:	42a1      	cmp	r1, r4
 8000934:	f240 80fe 	bls.w	8000b34 <__udivmoddi4+0x288>
 8000938:	3802      	subs	r0, #2
 800093a:	443c      	add	r4, r7
 800093c:	1a64      	subs	r4, r4, r1
 800093e:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000942:	2100      	movs	r1, #0
 8000944:	b11e      	cbz	r6, 800094e <__udivmoddi4+0xa2>
 8000946:	40d4      	lsrs	r4, r2
 8000948:	2300      	movs	r3, #0
 800094a:	e9c6 4300 	strd	r4, r3, [r6]
 800094e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000952:	b902      	cbnz	r2, 8000956 <__udivmoddi4+0xaa>
 8000954:	deff      	udf	#255	; 0xff
 8000956:	fab2 f282 	clz	r2, r2
 800095a:	2a00      	cmp	r2, #0
 800095c:	d14f      	bne.n	80009fe <__udivmoddi4+0x152>
 800095e:	1bcb      	subs	r3, r1, r7
 8000960:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000964:	fa1f f887 	uxth.w	r8, r7
 8000968:	2101      	movs	r1, #1
 800096a:	fbb3 fcfe 	udiv	ip, r3, lr
 800096e:	0c25      	lsrs	r5, r4, #16
 8000970:	fb0e 331c 	mls	r3, lr, ip, r3
 8000974:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000978:	fb08 f30c 	mul.w	r3, r8, ip
 800097c:	42ab      	cmp	r3, r5
 800097e:	d907      	bls.n	8000990 <__udivmoddi4+0xe4>
 8000980:	197d      	adds	r5, r7, r5
 8000982:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000986:	d202      	bcs.n	800098e <__udivmoddi4+0xe2>
 8000988:	42ab      	cmp	r3, r5
 800098a:	f200 80e7 	bhi.w	8000b5c <__udivmoddi4+0x2b0>
 800098e:	4684      	mov	ip, r0
 8000990:	1aed      	subs	r5, r5, r3
 8000992:	b2a3      	uxth	r3, r4
 8000994:	fbb5 f0fe 	udiv	r0, r5, lr
 8000998:	fb0e 5510 	mls	r5, lr, r0, r5
 800099c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80009a0:	fb08 f800 	mul.w	r8, r8, r0
 80009a4:	45a0      	cmp	r8, r4
 80009a6:	d907      	bls.n	80009b8 <__udivmoddi4+0x10c>
 80009a8:	193c      	adds	r4, r7, r4
 80009aa:	f100 33ff 	add.w	r3, r0, #4294967295
 80009ae:	d202      	bcs.n	80009b6 <__udivmoddi4+0x10a>
 80009b0:	45a0      	cmp	r8, r4
 80009b2:	f200 80d7 	bhi.w	8000b64 <__udivmoddi4+0x2b8>
 80009b6:	4618      	mov	r0, r3
 80009b8:	eba4 0408 	sub.w	r4, r4, r8
 80009bc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80009c0:	e7c0      	b.n	8000944 <__udivmoddi4+0x98>
 80009c2:	428b      	cmp	r3, r1
 80009c4:	d908      	bls.n	80009d8 <__udivmoddi4+0x12c>
 80009c6:	2e00      	cmp	r6, #0
 80009c8:	f000 80af 	beq.w	8000b2a <__udivmoddi4+0x27e>
 80009cc:	2100      	movs	r1, #0
 80009ce:	e9c6 0500 	strd	r0, r5, [r6]
 80009d2:	4608      	mov	r0, r1
 80009d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009d8:	fab3 f183 	clz	r1, r3
 80009dc:	2900      	cmp	r1, #0
 80009de:	d14b      	bne.n	8000a78 <__udivmoddi4+0x1cc>
 80009e0:	42ab      	cmp	r3, r5
 80009e2:	d302      	bcc.n	80009ea <__udivmoddi4+0x13e>
 80009e4:	4282      	cmp	r2, r0
 80009e6:	f200 80b7 	bhi.w	8000b58 <__udivmoddi4+0x2ac>
 80009ea:	1a84      	subs	r4, r0, r2
 80009ec:	eb65 0303 	sbc.w	r3, r5, r3
 80009f0:	2001      	movs	r0, #1
 80009f2:	469e      	mov	lr, r3
 80009f4:	2e00      	cmp	r6, #0
 80009f6:	d0aa      	beq.n	800094e <__udivmoddi4+0xa2>
 80009f8:	e9c6 4e00 	strd	r4, lr, [r6]
 80009fc:	e7a7      	b.n	800094e <__udivmoddi4+0xa2>
 80009fe:	f1c2 0c20 	rsb	ip, r2, #32
 8000a02:	fa01 f302 	lsl.w	r3, r1, r2
 8000a06:	4097      	lsls	r7, r2
 8000a08:	fa20 f00c 	lsr.w	r0, r0, ip
 8000a0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a10:	fa21 fc0c 	lsr.w	ip, r1, ip
 8000a14:	4318      	orrs	r0, r3
 8000a16:	fbbc f1fe 	udiv	r1, ip, lr
 8000a1a:	0c05      	lsrs	r5, r0, #16
 8000a1c:	fb0e cc11 	mls	ip, lr, r1, ip
 8000a20:	fa1f f887 	uxth.w	r8, r7
 8000a24:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000a28:	fb01 f308 	mul.w	r3, r1, r8
 8000a2c:	42ab      	cmp	r3, r5
 8000a2e:	fa04 f402 	lsl.w	r4, r4, r2
 8000a32:	d909      	bls.n	8000a48 <__udivmoddi4+0x19c>
 8000a34:	197d      	adds	r5, r7, r5
 8000a36:	f101 3cff 	add.w	ip, r1, #4294967295
 8000a3a:	f080 808b 	bcs.w	8000b54 <__udivmoddi4+0x2a8>
 8000a3e:	42ab      	cmp	r3, r5
 8000a40:	f240 8088 	bls.w	8000b54 <__udivmoddi4+0x2a8>
 8000a44:	3902      	subs	r1, #2
 8000a46:	443d      	add	r5, r7
 8000a48:	1aeb      	subs	r3, r5, r3
 8000a4a:	b285      	uxth	r5, r0
 8000a4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000a50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000a54:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000a58:	fb00 f308 	mul.w	r3, r0, r8
 8000a5c:	42ab      	cmp	r3, r5
 8000a5e:	d907      	bls.n	8000a70 <__udivmoddi4+0x1c4>
 8000a60:	197d      	adds	r5, r7, r5
 8000a62:	f100 3cff 	add.w	ip, r0, #4294967295
 8000a66:	d271      	bcs.n	8000b4c <__udivmoddi4+0x2a0>
 8000a68:	42ab      	cmp	r3, r5
 8000a6a:	d96f      	bls.n	8000b4c <__udivmoddi4+0x2a0>
 8000a6c:	3802      	subs	r0, #2
 8000a6e:	443d      	add	r5, r7
 8000a70:	1aeb      	subs	r3, r5, r3
 8000a72:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000a76:	e778      	b.n	800096a <__udivmoddi4+0xbe>
 8000a78:	f1c1 0c20 	rsb	ip, r1, #32
 8000a7c:	408b      	lsls	r3, r1
 8000a7e:	fa22 f70c 	lsr.w	r7, r2, ip
 8000a82:	431f      	orrs	r7, r3
 8000a84:	fa20 f40c 	lsr.w	r4, r0, ip
 8000a88:	fa05 f301 	lsl.w	r3, r5, r1
 8000a8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a90:	fa25 f50c 	lsr.w	r5, r5, ip
 8000a94:	431c      	orrs	r4, r3
 8000a96:	0c23      	lsrs	r3, r4, #16
 8000a98:	fbb5 f9fe 	udiv	r9, r5, lr
 8000a9c:	fa1f f887 	uxth.w	r8, r7
 8000aa0:	fb0e 5519 	mls	r5, lr, r9, r5
 8000aa4:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
 8000aa8:	fb09 fa08 	mul.w	sl, r9, r8
 8000aac:	45aa      	cmp	sl, r5
 8000aae:	fa02 f201 	lsl.w	r2, r2, r1
 8000ab2:	fa00 f301 	lsl.w	r3, r0, r1
 8000ab6:	d908      	bls.n	8000aca <__udivmoddi4+0x21e>
 8000ab8:	197d      	adds	r5, r7, r5
 8000aba:	f109 30ff 	add.w	r0, r9, #4294967295
 8000abe:	d247      	bcs.n	8000b50 <__udivmoddi4+0x2a4>
 8000ac0:	45aa      	cmp	sl, r5
 8000ac2:	d945      	bls.n	8000b50 <__udivmoddi4+0x2a4>
 8000ac4:	f1a9 0902 	sub.w	r9, r9, #2
 8000ac8:	443d      	add	r5, r7
 8000aca:	eba5 050a 	sub.w	r5, r5, sl
 8000ace:	b2a4      	uxth	r4, r4
 8000ad0:	fbb5 f0fe 	udiv	r0, r5, lr
 8000ad4:	fb0e 5510 	mls	r5, lr, r0, r5
 8000ad8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000adc:	fb00 f808 	mul.w	r8, r0, r8
 8000ae0:	45a0      	cmp	r8, r4
 8000ae2:	d907      	bls.n	8000af4 <__udivmoddi4+0x248>
 8000ae4:	193c      	adds	r4, r7, r4
 8000ae6:	f100 35ff 	add.w	r5, r0, #4294967295
 8000aea:	d22d      	bcs.n	8000b48 <__udivmoddi4+0x29c>
 8000aec:	45a0      	cmp	r8, r4
 8000aee:	d92b      	bls.n	8000b48 <__udivmoddi4+0x29c>
 8000af0:	3802      	subs	r0, #2
 8000af2:	443c      	add	r4, r7
 8000af4:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000af8:	eba4 0408 	sub.w	r4, r4, r8
 8000afc:	fba0 8902 	umull	r8, r9, r0, r2
 8000b00:	454c      	cmp	r4, r9
 8000b02:	46c6      	mov	lr, r8
 8000b04:	464d      	mov	r5, r9
 8000b06:	d319      	bcc.n	8000b3c <__udivmoddi4+0x290>
 8000b08:	d016      	beq.n	8000b38 <__udivmoddi4+0x28c>
 8000b0a:	b15e      	cbz	r6, 8000b24 <__udivmoddi4+0x278>
 8000b0c:	ebb3 020e 	subs.w	r2, r3, lr
 8000b10:	eb64 0405 	sbc.w	r4, r4, r5
 8000b14:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000b18:	40ca      	lsrs	r2, r1
 8000b1a:	ea4c 0202 	orr.w	r2, ip, r2
 8000b1e:	40cc      	lsrs	r4, r1
 8000b20:	e9c6 2400 	strd	r2, r4, [r6]
 8000b24:	2100      	movs	r1, #0
 8000b26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b2a:	4631      	mov	r1, r6
 8000b2c:	4630      	mov	r0, r6
 8000b2e:	e70e      	b.n	800094e <__udivmoddi4+0xa2>
 8000b30:	46ac      	mov	ip, r5
 8000b32:	e6ed      	b.n	8000910 <__udivmoddi4+0x64>
 8000b34:	4618      	mov	r0, r3
 8000b36:	e701      	b.n	800093c <__udivmoddi4+0x90>
 8000b38:	4543      	cmp	r3, r8
 8000b3a:	d2e6      	bcs.n	8000b0a <__udivmoddi4+0x25e>
 8000b3c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000b40:	eb69 0507 	sbc.w	r5, r9, r7
 8000b44:	3801      	subs	r0, #1
 8000b46:	e7e0      	b.n	8000b0a <__udivmoddi4+0x25e>
 8000b48:	4628      	mov	r0, r5
 8000b4a:	e7d3      	b.n	8000af4 <__udivmoddi4+0x248>
 8000b4c:	4660      	mov	r0, ip
 8000b4e:	e78f      	b.n	8000a70 <__udivmoddi4+0x1c4>
 8000b50:	4681      	mov	r9, r0
 8000b52:	e7ba      	b.n	8000aca <__udivmoddi4+0x21e>
 8000b54:	4661      	mov	r1, ip
 8000b56:	e777      	b.n	8000a48 <__udivmoddi4+0x19c>
 8000b58:	4608      	mov	r0, r1
 8000b5a:	e74b      	b.n	80009f4 <__udivmoddi4+0x148>
 8000b5c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000b60:	443d      	add	r5, r7
 8000b62:	e715      	b.n	8000990 <__udivmoddi4+0xe4>
 8000b64:	3802      	subs	r0, #2
 8000b66:	443c      	add	r4, r7
 8000b68:	e726      	b.n	80009b8 <__udivmoddi4+0x10c>
 8000b6a:	bf00      	nop

08000b6c <__aeabi_idiv0>:
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop

08000b70 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000b70:	b480      	push	{r7}
 8000b72:	b085      	sub	sp, #20
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000b78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000b7c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000b7e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	4313      	orrs	r3, r2
 8000b86:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000b88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000b8c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	4013      	ands	r3, r2
 8000b92:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b94:	68fb      	ldr	r3, [r7, #12]
}
 8000b96:	bf00      	nop
 8000b98:	3714      	adds	r7, #20
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bc80      	pop	{r7}
 8000b9e:	4770      	bx	lr

08000ba0 <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b083      	sub	sp, #12
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8000ba8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000bac:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	43db      	mvns	r3, r3
 8000bb2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000bb6:	4013      	ands	r3, r2
 8000bb8:	660b      	str	r3, [r1, #96]	; 0x60
}
 8000bba:	bf00      	nop
 8000bbc:	370c      	adds	r7, #12
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bc80      	pop	{r7}
 8000bc2:	4770      	bx	lr

08000bc4 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 8000bc8:	4b23      	ldr	r3, [pc, #140]	; (8000c58 <MX_ADC_Init+0x94>)
 8000bca:	4a24      	ldr	r2, [pc, #144]	; (8000c5c <MX_ADC_Init+0x98>)
 8000bcc:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8000bce:	4b22      	ldr	r3, [pc, #136]	; (8000c58 <MX_ADC_Init+0x94>)
 8000bd0:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
 8000bd4:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000bd6:	4b20      	ldr	r3, [pc, #128]	; (8000c58 <MX_ADC_Init+0x94>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000bdc:	4b1e      	ldr	r3, [pc, #120]	; (8000c58 <MX_ADC_Init+0x94>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000be2:	4b1d      	ldr	r3, [pc, #116]	; (8000c58 <MX_ADC_Init+0x94>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000be8:	4b1b      	ldr	r3, [pc, #108]	; (8000c58 <MX_ADC_Init+0x94>)
 8000bea:	2204      	movs	r2, #4
 8000bec:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000bee:	4b1a      	ldr	r3, [pc, #104]	; (8000c58 <MX_ADC_Init+0x94>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000bf4:	4b18      	ldr	r3, [pc, #96]	; (8000c58 <MX_ADC_Init+0x94>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000bfa:	4b17      	ldr	r3, [pc, #92]	; (8000c58 <MX_ADC_Init+0x94>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 8000c00:	4b15      	ldr	r3, [pc, #84]	; (8000c58 <MX_ADC_Init+0x94>)
 8000c02:	2201      	movs	r2, #1
 8000c04:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000c06:	4b14      	ldr	r3, [pc, #80]	; (8000c58 <MX_ADC_Init+0x94>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c0e:	4b12      	ldr	r3, [pc, #72]	; (8000c58 <MX_ADC_Init+0x94>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c14:	4b10      	ldr	r3, [pc, #64]	; (8000c58 <MX_ADC_Init+0x94>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000c1a:	4b0f      	ldr	r3, [pc, #60]	; (8000c58 <MX_ADC_Init+0x94>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000c22:	4b0d      	ldr	r3, [pc, #52]	; (8000c58 <MX_ADC_Init+0x94>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8000c28:	4b0b      	ldr	r3, [pc, #44]	; (8000c58 <MX_ADC_Init+0x94>)
 8000c2a:	2207      	movs	r2, #7
 8000c2c:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8000c2e:	4b0a      	ldr	r3, [pc, #40]	; (8000c58 <MX_ADC_Init+0x94>)
 8000c30:	2207      	movs	r2, #7
 8000c32:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.OversamplingMode = DISABLE;
 8000c34:	4b08      	ldr	r3, [pc, #32]	; (8000c58 <MX_ADC_Init+0x94>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000c3c:	4b06      	ldr	r3, [pc, #24]	; (8000c58 <MX_ADC_Init+0x94>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000c42:	4805      	ldr	r0, [pc, #20]	; (8000c58 <MX_ADC_Init+0x94>)
 8000c44:	f001 fcd4 	bl	80025f0 <HAL_ADC_Init>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d001      	beq.n	8000c52 <MX_ADC_Init+0x8e>
  {
    Error_Handler();
 8000c4e:	f000 fa2f 	bl	80010b0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000c52:	bf00      	nop
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	200013ac 	.word	0x200013ac
 8000c5c:	40012400 	.word	0x40012400

08000c60 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a05      	ldr	r2, [pc, #20]	; (8000c84 <HAL_ADC_MspInit+0x24>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d103      	bne.n	8000c7a <HAL_ADC_MspInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* ADC clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000c72:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000c76:	f7ff ff7b 	bl	8000b70 <LL_APB2_GRP1_EnableClock>
  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 8000c7a:	bf00      	nop
 8000c7c:	3708      	adds	r7, #8
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	40012400 	.word	0x40012400

08000c88 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	4a05      	ldr	r2, [pc, #20]	; (8000cac <HAL_ADC_MspDeInit+0x24>)
 8000c96:	4293      	cmp	r3, r2
 8000c98:	d103      	bne.n	8000ca2 <HAL_ADC_MspDeInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspDeInit 0 */

  /* USER CODE END ADC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 8000c9a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000c9e:	f7ff ff7f 	bl	8000ba0 <LL_APB2_GRP1_DisableClock>
  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 8000ca2:	bf00      	nop
 8000ca4:	3708      	adds	r7, #8
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	bf00      	nop
 8000cac:	40012400 	.word	0x40012400

08000cb0 <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 8000cb4:	4b03      	ldr	r3, [pc, #12]	; (8000cc4 <SYS_InitMeasurement+0x14>)
 8000cb6:	4a04      	ldr	r2, [pc, #16]	; (8000cc8 <SYS_InitMeasurement+0x18>)
 8000cb8:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 8000cba:	bf00      	nop
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bc80      	pop	{r7}
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop
 8000cc4:	200013ac 	.word	0x200013ac
 8000cc8:	40012400 	.word	0x40012400

08000ccc <SYS_GetTemperatureLevel>:

  /* USER CODE END SYS_DeInitMeasurement_1 */
}

int16_t SYS_GetTemperatureLevel(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b086      	sub	sp, #24
 8000cd0:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN SYS_GetTemperatureLevel_1 */

  /* USER CODE END SYS_GetTemperatureLevel_1 */
  int16_t temperatureDegreeC = 0;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	81fb      	strh	r3, [r7, #14]
  uint32_t measuredLevel = 0;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	60bb      	str	r3, [r7, #8]
  uint16_t batteryLevelmV = SYS_GetBatteryLevel();
 8000cda:	f000 f871 	bl	8000dc0 <SYS_GetBatteryLevel>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	80fb      	strh	r3, [r7, #6]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_TEMPSENSOR);
 8000ce2:	4830      	ldr	r0, [pc, #192]	; (8000da4 <SYS_GetTemperatureLevel+0xd8>)
 8000ce4:	f000 f8a0 	bl	8000e28 <ADC_ReadChannels>
 8000ce8:	60b8      	str	r0, [r7, #8]

  /* convert ADC level to temperature */
  /* check whether device has temperature sensor calibrated in production */
  if (((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) != 0)
 8000cea:	4b2f      	ldr	r3, [pc, #188]	; (8000da8 <SYS_GetTemperatureLevel+0xdc>)
 8000cec:	881a      	ldrh	r2, [r3, #0]
 8000cee:	4b2f      	ldr	r3, [pc, #188]	; (8000dac <SYS_GetTemperatureLevel+0xe0>)
 8000cf0:	881b      	ldrh	r3, [r3, #0]
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d026      	beq.n	8000d44 <SYS_GetTemperatureLevel+0x78>
  {
    /* Device with temperature sensor calibrated in production:
       use device optimized parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE(batteryLevelmV,
 8000cf6:	4b2c      	ldr	r3, [pc, #176]	; (8000da8 <SYS_GetTemperatureLevel+0xdc>)
 8000cf8:	881a      	ldrh	r2, [r3, #0]
 8000cfa:	4b2c      	ldr	r3, [pc, #176]	; (8000dac <SYS_GetTemperatureLevel+0xe0>)
 8000cfc:	881b      	ldrh	r3, [r3, #0]
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	d01c      	beq.n	8000d3c <SYS_GetTemperatureLevel+0x70>
 8000d02:	88fb      	ldrh	r3, [r7, #6]
 8000d04:	68ba      	ldr	r2, [r7, #8]
 8000d06:	fb02 f303 	mul.w	r3, r2, r3
 8000d0a:	089b      	lsrs	r3, r3, #2
 8000d0c:	4a28      	ldr	r2, [pc, #160]	; (8000db0 <SYS_GetTemperatureLevel+0xe4>)
 8000d0e:	fba2 2303 	umull	r2, r3, r2, r3
 8000d12:	095b      	lsrs	r3, r3, #5
 8000d14:	461a      	mov	r2, r3
 8000d16:	4b25      	ldr	r3, [pc, #148]	; (8000dac <SYS_GetTemperatureLevel+0xe0>)
 8000d18:	881b      	ldrh	r3, [r3, #0]
 8000d1a:	1ad3      	subs	r3, r2, r3
 8000d1c:	2264      	movs	r2, #100	; 0x64
 8000d1e:	fb02 f203 	mul.w	r2, r2, r3
 8000d22:	4b21      	ldr	r3, [pc, #132]	; (8000da8 <SYS_GetTemperatureLevel+0xdc>)
 8000d24:	881b      	ldrh	r3, [r3, #0]
 8000d26:	4619      	mov	r1, r3
 8000d28:	4b20      	ldr	r3, [pc, #128]	; (8000dac <SYS_GetTemperatureLevel+0xe0>)
 8000d2a:	881b      	ldrh	r3, [r3, #0]
 8000d2c:	1acb      	subs	r3, r1, r3
 8000d2e:	fb92 f3f3 	sdiv	r3, r2, r3
 8000d32:	b29b      	uxth	r3, r3
 8000d34:	331e      	adds	r3, #30
 8000d36:	b29b      	uxth	r3, r3
 8000d38:	b21b      	sxth	r3, r3
 8000d3a:	e001      	b.n	8000d40 <SYS_GetTemperatureLevel+0x74>
 8000d3c:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8000d40:	81fb      	strh	r3, [r7, #14]
 8000d42:	e01c      	b.n	8000d7e <SYS_GetTemperatureLevel+0xb2>
  }
  else
  {
    /* Device with temperature sensor not calibrated in production:
       use generic parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(TEMPSENSOR_TYP_AVGSLOPE,
 8000d44:	88fb      	ldrh	r3, [r7, #6]
 8000d46:	68ba      	ldr	r2, [r7, #8]
 8000d48:	fb02 f203 	mul.w	r2, r2, r3
 8000d4c:	4b19      	ldr	r3, [pc, #100]	; (8000db4 <SYS_GetTemperatureLevel+0xe8>)
 8000d4e:	fba3 1302 	umull	r1, r3, r3, r2
 8000d52:	1ad2      	subs	r2, r2, r3
 8000d54:	0852      	lsrs	r2, r2, #1
 8000d56:	4413      	add	r3, r2
 8000d58:	0adb      	lsrs	r3, r3, #11
 8000d5a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000d5e:	fb02 f303 	mul.w	r3, r2, r3
 8000d62:	f5a3 2339 	sub.w	r3, r3, #757760	; 0xb9000
 8000d66:	f5a3 630c 	sub.w	r3, r3, #2240	; 0x8c0
 8000d6a:	4a13      	ldr	r2, [pc, #76]	; (8000db8 <SYS_GetTemperatureLevel+0xec>)
 8000d6c:	fb82 1203 	smull	r1, r2, r2, r3
 8000d70:	1292      	asrs	r2, r2, #10
 8000d72:	17db      	asrs	r3, r3, #31
 8000d74:	1ad3      	subs	r3, r2, r3
 8000d76:	b29b      	uxth	r3, r3
 8000d78:	331e      	adds	r3, #30
 8000d7a:	b29b      	uxth	r3, r3
 8000d7c:	81fb      	strh	r3, [r7, #14]
                                                              batteryLevelmV,
                                                              measuredLevel,
                                                              LL_ADC_RESOLUTION_12B);
  }

  APP_LOG(TS_ON, VLEVEL_L, "temp= %d\n\r", temperatureDegreeC);
 8000d7e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000d82:	9300      	str	r3, [sp, #0]
 8000d84:	4b0d      	ldr	r3, [pc, #52]	; (8000dbc <SYS_GetTemperatureLevel+0xf0>)
 8000d86:	2201      	movs	r2, #1
 8000d88:	2100      	movs	r1, #0
 8000d8a:	2001      	movs	r0, #1
 8000d8c:	f017 ff20 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>

  /* from int16 to q8.7*/
  temperatureDegreeC <<= 8;
 8000d90:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000d94:	021b      	lsls	r3, r3, #8
 8000d96:	81fb      	strh	r3, [r7, #14]

  return (int16_t) temperatureDegreeC;
 8000d98:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
  /* USER CODE BEGIN SYS_GetTemperatureLevel_2 */

  /* USER CODE END SYS_GetTemperatureLevel_2 */
}
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	3710      	adds	r7, #16
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	b0001000 	.word	0xb0001000
 8000da8:	1fff75c8 	.word	0x1fff75c8
 8000dac:	1fff75a8 	.word	0x1fff75a8
 8000db0:	09ee009f 	.word	0x09ee009f
 8000db4:	00100101 	.word	0x00100101
 8000db8:	68db8bad 	.word	0x68db8bad
 8000dbc:	08019238 	.word	0x08019238

08000dc0 <SYS_GetBatteryLevel>:

uint16_t SYS_GetBatteryLevel(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_GetBatteryLevel_1 */

  /* USER CODE END SYS_GetBatteryLevel_1 */
  uint16_t batteryLevelmV = 0;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	80fb      	strh	r3, [r7, #6]
  uint32_t measuredLevel = 0;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	603b      	str	r3, [r7, #0]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 8000dce:	4813      	ldr	r0, [pc, #76]	; (8000e1c <SYS_GetBatteryLevel+0x5c>)
 8000dd0:	f000 f82a 	bl	8000e28 <ADC_ReadChannels>
 8000dd4:	6038      	str	r0, [r7, #0]

  if (measuredLevel == 0)
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d102      	bne.n	8000de2 <SYS_GetBatteryLevel+0x22>
  {
    batteryLevelmV = 0;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	80fb      	strh	r3, [r7, #6]
 8000de0:	e016      	b.n	8000e10 <SYS_GetBatteryLevel+0x50>
  }
  else
  {
    if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 8000de2:	4b0f      	ldr	r3, [pc, #60]	; (8000e20 <SYS_GetBatteryLevel+0x60>)
 8000de4:	881b      	ldrh	r3, [r3, #0]
 8000de6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000dea:	4293      	cmp	r3, r2
 8000dec:	d00b      	beq.n	8000e06 <SYS_GetBatteryLevel+0x46>
    {
      /* Device with Reference voltage calibrated in production:
         use device optimized parameters */
      batteryLevelmV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measuredLevel,
 8000dee:	4b0c      	ldr	r3, [pc, #48]	; (8000e20 <SYS_GetBatteryLevel+0x60>)
 8000df0:	881b      	ldrh	r3, [r3, #0]
 8000df2:	461a      	mov	r2, r3
 8000df4:	f640 43e4 	movw	r3, #3300	; 0xce4
 8000df8:	fb03 f202 	mul.w	r2, r3, r2
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e02:	80fb      	strh	r3, [r7, #6]
 8000e04:	e004      	b.n	8000e10 <SYS_GetBatteryLevel+0x50>
    }
    else
    {
      /* Device with Reference voltage not calibrated in production:
         use generic parameters */
      batteryLevelmV = (VREFINT_CAL_VREF * 1510) / measuredLevel;
 8000e06:	4a07      	ldr	r2, [pc, #28]	; (8000e24 <SYS_GetBatteryLevel+0x64>)
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e0e:	80fb      	strh	r3, [r7, #6]
    }
  }

  return batteryLevelmV;
 8000e10:	88fb      	ldrh	r3, [r7, #6]
  /* USER CODE BEGIN SYS_GetBatteryLevel_2 */

  /* USER CODE END SYS_GetBatteryLevel_2 */
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	3708      	adds	r7, #8
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	b4002000 	.word	0xb4002000
 8000e20:	1fff75aa 	.word	0x1fff75aa
 8000e24:	004c08d8 	.word	0x004c08d8

08000e28 <ADC_ReadChannels>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b086      	sub	sp, #24
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
 8000e30:	2300      	movs	r3, #0
 8000e32:	617b      	str	r3, [r7, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000e34:	f107 0308 	add.w	r3, r7, #8
 8000e38:	2200      	movs	r2, #0
 8000e3a:	601a      	str	r2, [r3, #0]
 8000e3c:	605a      	str	r2, [r3, #4]
 8000e3e:	609a      	str	r2, [r3, #8]

  MX_ADC_Init();
 8000e40:	f7ff fec0 	bl	8000bc4 <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 8000e44:	481a      	ldr	r0, [pc, #104]	; (8000eb0 <ADC_ReadChannels+0x88>)
 8000e46:	f002 f9b9 	bl	80031bc <HAL_ADCEx_Calibration_Start>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d001      	beq.n	8000e54 <ADC_ReadChannels+0x2c>
  {
    Error_Handler();
 8000e50:	f000 f92e 	bl	80010b0 <Error_Handler>
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000e60:	f107 0308 	add.w	r3, r7, #8
 8000e64:	4619      	mov	r1, r3
 8000e66:	4812      	ldr	r0, [pc, #72]	; (8000eb0 <ADC_ReadChannels+0x88>)
 8000e68:	f001 ff20 	bl	8002cac <HAL_ADC_ConfigChannel>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <ADC_ReadChannels+0x4e>
  {
    Error_Handler();
 8000e72:	f000 f91d 	bl	80010b0 <Error_Handler>
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 8000e76:	480e      	ldr	r0, [pc, #56]	; (8000eb0 <ADC_ReadChannels+0x88>)
 8000e78:	f001 fdfc 	bl	8002a74 <HAL_ADC_Start>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <ADC_ReadChannels+0x5e>
  {
    /* Start Error */
    Error_Handler();
 8000e82:	f000 f915 	bl	80010b0 <Error_Handler>
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 8000e86:	f04f 31ff 	mov.w	r1, #4294967295
 8000e8a:	4809      	ldr	r0, [pc, #36]	; (8000eb0 <ADC_ReadChannels+0x88>)
 8000e8c:	f001 fe6a 	bl	8002b64 <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc) ;   /* it calls also ADC_Disable() */
 8000e90:	4807      	ldr	r0, [pc, #28]	; (8000eb0 <ADC_ReadChannels+0x88>)
 8000e92:	f001 fe35 	bl	8002b00 <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 8000e96:	4806      	ldr	r0, [pc, #24]	; (8000eb0 <ADC_ReadChannels+0x88>)
 8000e98:	f001 fefb 	bl	8002c92 <HAL_ADC_GetValue>
 8000e9c:	6178      	str	r0, [r7, #20]

  HAL_ADC_DeInit(&hadc);
 8000e9e:	4804      	ldr	r0, [pc, #16]	; (8000eb0 <ADC_ReadChannels+0x88>)
 8000ea0:	f001 fd6c 	bl	800297c <HAL_ADC_DeInit>

  return ADCxConvertedValues;
 8000ea4:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	3718      	adds	r7, #24
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	200013ac 	.word	0x200013ac

08000eb4 <LL_AHB1_GRP1_EnableClock>:
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b085      	sub	sp, #20
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000ebc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000ec0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000ec2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	4313      	orrs	r3, r2
 8000eca:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000ecc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000ed0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	4013      	ands	r3, r2
 8000ed6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ed8:	68fb      	ldr	r3, [r7, #12]
}
 8000eda:	bf00      	nop
 8000edc:	3714      	adds	r7, #20
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bc80      	pop	{r7}
 8000ee2:	4770      	bx	lr

08000ee4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000ee8:	2004      	movs	r0, #4
 8000eea:	f7ff ffe3 	bl	8000eb4 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000eee:	2001      	movs	r0, #1
 8000ef0:	f7ff ffe0 	bl	8000eb4 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	200f      	movs	r0, #15
 8000efa:	f002 fad4 	bl	80034a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000efe:	200f      	movs	r0, #15
 8000f00:	f002 faeb 	bl	80034da <HAL_NVIC_EnableIRQ>

}
 8000f04:	bf00      	nop
 8000f06:	bd80      	pop	{r7, pc}

08000f08 <LL_AHB2_GRP1_EnableClock>:
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b085      	sub	sp, #20
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000f10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000f14:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000f16:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	4313      	orrs	r3, r2
 8000f1e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000f20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000f24:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	4013      	ands	r3, r2
 8000f2a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f2c:	68fb      	ldr	r3, [r7, #12]
}
 8000f2e:	bf00      	nop
 8000f30:	3714      	adds	r7, #20
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bc80      	pop	{r7}
 8000f36:	4770      	bx	lr

08000f38 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b086      	sub	sp, #24
 8000f3c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f3e:	1d3b      	adds	r3, r7, #4
 8000f40:	2200      	movs	r2, #0
 8000f42:	601a      	str	r2, [r3, #0]
 8000f44:	605a      	str	r2, [r3, #4]
 8000f46:	609a      	str	r2, [r3, #8]
 8000f48:	60da      	str	r2, [r3, #12]
 8000f4a:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f4c:	2004      	movs	r0, #4
 8000f4e:	f7ff ffdb 	bl	8000f08 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f52:	2002      	movs	r0, #2
 8000f54:	f7ff ffd8 	bl	8000f08 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f58:	2001      	movs	r0, #1
 8000f5a:	f7ff ffd5 	bl	8000f08 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000f5e:	2200      	movs	r2, #0
 8000f60:	2120      	movs	r1, #32
 8000f62:	4814      	ldr	r0, [pc, #80]	; (8000fb4 <MX_GPIO_Init+0x7c>)
 8000f64:	f003 f8fa 	bl	800415c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000f68:	2320      	movs	r3, #32
 8000f6a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f70:	2300      	movs	r3, #0
 8000f72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f74:	2300      	movs	r3, #0
 8000f76:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000f78:	1d3b      	adds	r3, r7, #4
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	480d      	ldr	r0, [pc, #52]	; (8000fb4 <MX_GPIO_Init+0x7c>)
 8000f7e:	f002 febf 	bl	8003d00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Button_Pin;
 8000f82:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f86:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f88:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000f8c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 8000f92:	1d3b      	adds	r3, r7, #4
 8000f94:	4619      	mov	r1, r3
 8000f96:	4807      	ldr	r0, [pc, #28]	; (8000fb4 <MX_GPIO_Init+0x7c>)
 8000f98:	f002 feb2 	bl	8003d00 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	2100      	movs	r1, #0
 8000fa0:	2029      	movs	r0, #41	; 0x29
 8000fa2:	f002 fa80 	bl	80034a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000fa6:	2029      	movs	r0, #41	; 0x29
 8000fa8:	f002 fa97 	bl	80034da <HAL_NVIC_EnableIRQ>

}
 8000fac:	bf00      	nop
 8000fae:	3718      	adds	r7, #24
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	48000400 	.word	0x48000400

08000fb8 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b083      	sub	sp, #12
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8000fc0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000fc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000fc8:	f023 0218 	bic.w	r2, r3, #24
 8000fcc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8000fd8:	bf00      	nop
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bc80      	pop	{r7}
 8000fe0:	4770      	bx	lr

08000fe2 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fe2:	b580      	push	{r7, lr}
 8000fe4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fe6:	f001 f8cf 	bl	8002188 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fea:	f000 f807 	bl	8000ffc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fee:	f7ff ffa3 	bl	8000f38 <MX_GPIO_Init>
  MX_LoRaWAN_Init();
 8000ff2:	f007 fe09 	bl	8008c08 <MX_LoRaWAN_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_LoRaWAN_Process();
 8000ff6:	f007 fe0f 	bl	8008c18 <MX_LoRaWAN_Process>
 8000ffa:	e7fc      	b.n	8000ff6 <main+0x14>

08000ffc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b09a      	sub	sp, #104	; 0x68
 8001000:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001002:	f107 0320 	add.w	r3, r7, #32
 8001006:	2248      	movs	r2, #72	; 0x48
 8001008:	2100      	movs	r1, #0
 800100a:	4618      	mov	r0, r3
 800100c:	f018 f900 	bl	8019210 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001010:	f107 0308 	add.w	r3, r7, #8
 8001014:	2200      	movs	r2, #0
 8001016:	601a      	str	r2, [r3, #0]
 8001018:	605a      	str	r2, [r3, #4]
 800101a:	609a      	str	r2, [r3, #8]
 800101c:	60da      	str	r2, [r3, #12]
 800101e:	611a      	str	r2, [r3, #16]
 8001020:	615a      	str	r2, [r3, #20]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001022:	f003 f8d5 	bl	80041d0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001026:	2000      	movs	r0, #0
 8001028:	f7ff ffc6 	bl	8000fb8 <LL_RCC_LSE_SetDriveCapability>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800102c:	4b1f      	ldr	r3, [pc, #124]	; (80010ac <SystemClock_Config+0xb0>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001034:	4a1d      	ldr	r2, [pc, #116]	; (80010ac <SystemClock_Config+0xb0>)
 8001036:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800103a:	6013      	str	r3, [r2, #0]
 800103c:	4b1b      	ldr	r3, [pc, #108]	; (80010ac <SystemClock_Config+0xb0>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001044:	607b      	str	r3, [r7, #4]
 8001046:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001048:	2324      	movs	r3, #36	; 0x24
 800104a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800104c:	2381      	movs	r3, #129	; 0x81
 800104e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001050:	2301      	movs	r3, #1
 8001052:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001054:	2300      	movs	r3, #0
 8001056:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 8001058:	23a0      	movs	r3, #160	; 0xa0
 800105a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800105c:	2300      	movs	r3, #0
 800105e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001060:	f107 0320 	add.w	r3, r7, #32
 8001064:	4618      	mov	r0, r3
 8001066:	f003 fbff 	bl	8004868 <HAL_RCC_OscConfig>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001070:	f000 f81e 	bl	80010b0 <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8001074:	234f      	movs	r3, #79	; 0x4f
 8001076:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001078:	2300      	movs	r3, #0
 800107a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800107c:	2300      	movs	r3, #0
 800107e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001080:	2300      	movs	r3, #0
 8001082:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001084:	2300      	movs	r3, #0
 8001086:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8001088:	2300      	movs	r3, #0
 800108a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800108c:	f107 0308 	add.w	r3, r7, #8
 8001090:	2102      	movs	r1, #2
 8001092:	4618      	mov	r0, r3
 8001094:	f003 ff82 	bl	8004f9c <HAL_RCC_ClockConfig>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800109e:	f000 f807 	bl	80010b0 <Error_Handler>
  }
}
 80010a2:	bf00      	nop
 80010a4:	3768      	adds	r7, #104	; 0x68
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	58000400 	.word	0x58000400

080010b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010b4:	b672      	cpsid	i
}
 80010b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010b8:	e7fe      	b.n	80010b8 <Error_Handler+0x8>

080010ba <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 80010ba:	b480      	push	{r7}
 80010bc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80010be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80010c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80010c6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80010ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80010ce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80010d2:	bf00      	nop
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bc80      	pop	{r7}
 80010d8:	4770      	bx	lr

080010da <LL_APB1_GRP1_EnableClock>:
{
 80010da:	b480      	push	{r7}
 80010dc:	b085      	sub	sp, #20
 80010de:	af00      	add	r7, sp, #0
 80010e0:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80010e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80010e6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80010e8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	4313      	orrs	r3, r2
 80010f0:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80010f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80010f6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	4013      	ands	r3, r2
 80010fc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80010fe:	68fb      	ldr	r3, [r7, #12]
}
 8001100:	bf00      	nop
 8001102:	3714      	adds	r7, #20
 8001104:	46bd      	mov	sp, r7
 8001106:	bc80      	pop	{r7}
 8001108:	4770      	bx	lr
	...

0800110c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b08c      	sub	sp, #48	; 0x30
 8001110:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 8001112:	1d3b      	adds	r3, r7, #4
 8001114:	222c      	movs	r2, #44	; 0x2c
 8001116:	2100      	movs	r1, #0
 8001118:	4618      	mov	r0, r3
 800111a:	f018 f879 	bl	8019210 <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800111e:	4b23      	ldr	r3, [pc, #140]	; (80011ac <MX_RTC_Init+0xa0>)
 8001120:	4a23      	ldr	r2, [pc, #140]	; (80011b0 <MX_RTC_Init+0xa4>)
 8001122:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8001124:	4b21      	ldr	r3, [pc, #132]	; (80011ac <MX_RTC_Init+0xa0>)
 8001126:	221f      	movs	r2, #31
 8001128:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800112a:	4b20      	ldr	r3, [pc, #128]	; (80011ac <MX_RTC_Init+0xa0>)
 800112c:	2200      	movs	r2, #0
 800112e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001130:	4b1e      	ldr	r3, [pc, #120]	; (80011ac <MX_RTC_Init+0xa0>)
 8001132:	2200      	movs	r2, #0
 8001134:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001136:	4b1d      	ldr	r3, [pc, #116]	; (80011ac <MX_RTC_Init+0xa0>)
 8001138:	2200      	movs	r2, #0
 800113a:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800113c:	4b1b      	ldr	r3, [pc, #108]	; (80011ac <MX_RTC_Init+0xa0>)
 800113e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001142:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001144:	4b19      	ldr	r3, [pc, #100]	; (80011ac <MX_RTC_Init+0xa0>)
 8001146:	2200      	movs	r2, #0
 8001148:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 800114a:	4b18      	ldr	r3, [pc, #96]	; (80011ac <MX_RTC_Init+0xa0>)
 800114c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001150:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001152:	4816      	ldr	r0, [pc, #88]	; (80011ac <MX_RTC_Init+0xa0>)
 8001154:	f004 fbe2 	bl	800591c <HAL_RTC_Init>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d001      	beq.n	8001162 <MX_RTC_Init+0x56>
  {
    Error_Handler();
 800115e:	f7ff ffa7 	bl	80010b0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8001162:	4812      	ldr	r0, [pc, #72]	; (80011ac <MX_RTC_Init+0xa0>)
 8001164:	f004 fed0 	bl	8005f08 <HAL_RTCEx_SetSSRU_IT>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 800116e:	f7ff ff9f 	bl	80010b0 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_YES;
 8001172:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001176:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001178:	2300      	movs	r3, #0
 800117a:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800117c:	2300      	movs	r3, #0
 800117e:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8001180:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001184:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8001186:	f44f 7380 	mov.w	r3, #256	; 0x100
 800118a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 800118c:	1d3b      	adds	r3, r7, #4
 800118e:	2200      	movs	r2, #0
 8001190:	4619      	mov	r1, r3
 8001192:	4806      	ldr	r0, [pc, #24]	; (80011ac <MX_RTC_Init+0xa0>)
 8001194:	f004 fc3c 	bl	8005a10 <HAL_RTC_SetAlarm_IT>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <MX_RTC_Init+0x96>
  {
    Error_Handler();
 800119e:	f7ff ff87 	bl	80010b0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80011a2:	bf00      	nop
 80011a4:	3730      	adds	r7, #48	; 0x30
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	20001410 	.word	0x20001410
 80011b0:	40002800 	.word	0x40002800

080011b4 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b090      	sub	sp, #64	; 0x40
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80011bc:	f107 0308 	add.w	r3, r7, #8
 80011c0:	2238      	movs	r2, #56	; 0x38
 80011c2:	2100      	movs	r1, #0
 80011c4:	4618      	mov	r0, r3
 80011c6:	f018 f823 	bl	8019210 <memset>
  if(rtcHandle->Instance==RTC)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a16      	ldr	r2, [pc, #88]	; (8001228 <HAL_RTC_MspInit+0x74>)
 80011d0:	4293      	cmp	r3, r2
 80011d2:	d125      	bne.n	8001220 <HAL_RTC_MspInit+0x6c>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80011d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80011d8:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80011da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011de:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011e0:	f107 0308 	add.w	r3, r7, #8
 80011e4:	4618      	mov	r0, r3
 80011e6:	f004 fa7f 	bl	80056e8 <HAL_RCCEx_PeriphCLKConfig>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d001      	beq.n	80011f4 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 80011f0:	f7ff ff5e 	bl	80010b0 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80011f4:	f7ff ff61 	bl	80010ba <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80011f8:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80011fc:	f7ff ff6d 	bl	80010da <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8001200:	2200      	movs	r2, #0
 8001202:	2100      	movs	r1, #0
 8001204:	2002      	movs	r0, #2
 8001206:	f002 f94e 	bl	80034a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 800120a:	2002      	movs	r0, #2
 800120c:	f002 f965 	bl	80034da <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001210:	2200      	movs	r2, #0
 8001212:	2100      	movs	r1, #0
 8001214:	202a      	movs	r0, #42	; 0x2a
 8001216:	f002 f946 	bl	80034a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 800121a:	202a      	movs	r0, #42	; 0x2a
 800121c:	f002 f95d 	bl	80034da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001220:	bf00      	nop
 8001222:	3740      	adds	r7, #64	; 0x40
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	40002800 	.word	0x40002800

0800122c <LL_PWR_ClearFlag_C1STOP_C1STB>:
  * @brief  Clear standby and stop flags for CPU1
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 8001230:	4b03      	ldr	r3, [pc, #12]	; (8001240 <LL_PWR_ClearFlag_C1STOP_C1STB+0x14>)
 8001232:	2201      	movs	r2, #1
 8001234:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 8001238:	bf00      	nop
 800123a:	46bd      	mov	sp, r7
 800123c:	bc80      	pop	{r7}
 800123e:	4770      	bx	lr
 8001240:	58000400 	.word	0x58000400

08001244 <PWR_EnterOffMode>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void PWR_EnterOffMode(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 8001248:	bf00      	nop
 800124a:	46bd      	mov	sp, r7
 800124c:	bc80      	pop	{r7}
 800124e:	4770      	bx	lr

08001250 <PWR_ExitOffMode>:

void PWR_ExitOffMode(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 8001254:	bf00      	nop
 8001256:	46bd      	mov	sp, r7
 8001258:	bc80      	pop	{r7}
 800125a:	4770      	bx	lr

0800125c <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  HAL_SuspendTick();
 8001260:	f000 fffe 	bl	8002260 <HAL_SuspendTick>
  /* Clear Status Flag before entering STOP/STANDBY Mode */
  LL_PWR_ClearFlag_C1STOP_C1STB();
 8001264:	f7ff ffe2 	bl	800122c <LL_PWR_ClearFlag_C1STOP_C1STB>

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8001268:	2001      	movs	r0, #1
 800126a:	f003 f843 	bl	80042f4 <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 800126e:	bf00      	nop
 8001270:	bd80      	pop	{r7, pc}

08001272 <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 8001272:	b580      	push	{r7, lr}
 8001274:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitStopMode_1 */

  /* USER CODE END ExitStopMode_1 */
  /* Resume sysTick : work around for debugger problem in dual core */
  HAL_ResumeTick();
 8001276:	f001 f801 	bl	800227c <HAL_ResumeTick>
    ADC interface
    DAC interface USARTx, TIMx, i2Cx, SPIx
    SRAM ctrls, DMAx, DMAMux, AES, RNG, HSEM  */

  /* Resume not retained USARTx and DMA */
  vcom_Resume();
 800127a:	f000 fec1 	bl	8002000 <vcom_Resume>
  /* USER CODE BEGIN ExitStopMode_2 */

  /* USER CODE END ExitStopMode_2 */
}
 800127e:	bf00      	nop
 8001280:	bd80      	pop	{r7, pc}

08001282 <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 8001282:	b580      	push	{r7, lr}
 8001284:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterSleepMode_1 */

  /* USER CODE END EnterSleepMode_1 */
  /* Suspend sysTick */
  HAL_SuspendTick();
 8001286:	f000 ffeb 	bl	8002260 <HAL_SuspendTick>
  /* USER CODE BEGIN EnterSleepMode_2 */

  /* USER CODE END EnterSleepMode_2 */
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 800128a:	2101      	movs	r1, #1
 800128c:	2000      	movs	r0, #0
 800128e:	f002 ffad 	bl	80041ec <HAL_PWR_EnterSLEEPMode>
  /* USER CODE BEGIN EnterSleepMode_3 */

  /* USER CODE END EnterSleepMode_3 */
}
 8001292:	bf00      	nop
 8001294:	bd80      	pop	{r7, pc}

08001296 <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
{
 8001296:	b580      	push	{r7, lr}
 8001298:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Suspend sysTick */
  HAL_ResumeTick();
 800129a:	f000 ffef 	bl	800227c <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 800129e:	bf00      	nop
 80012a0:	bd80      	pop	{r7, pc}

080012a2 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012a2:	b480      	push	{r7}
 80012a4:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012a6:	bf00      	nop
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bc80      	pop	{r7}
 80012ac:	4770      	bx	lr

080012ae <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012ae:	b480      	push	{r7}
 80012b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012b2:	e7fe      	b.n	80012b2 <NMI_Handler+0x4>

080012b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012b8:	e7fe      	b.n	80012b8 <HardFault_Handler+0x4>

080012ba <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012ba:	b480      	push	{r7}
 80012bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012be:	e7fe      	b.n	80012be <MemManage_Handler+0x4>

080012c0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012c4:	e7fe      	b.n	80012c4 <BusFault_Handler+0x4>

080012c6 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012c6:	b480      	push	{r7}
 80012c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012ca:	e7fe      	b.n	80012ca <UsageFault_Handler+0x4>

080012cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012d0:	bf00      	nop
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bc80      	pop	{r7}
 80012d6:	4770      	bx	lr

080012d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012dc:	bf00      	nop
 80012de:	46bd      	mov	sp, r7
 80012e0:	bc80      	pop	{r7}
 80012e2:	4770      	bx	lr

080012e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012e8:	bf00      	nop
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bc80      	pop	{r7}
 80012ee:	4770      	bx	lr

080012f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012f4:	f000 ffa2 	bl	800223c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012f8:	bf00      	nop
 80012fa:	bd80      	pop	{r7, pc}

080012fc <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8001300:	4802      	ldr	r0, [pc, #8]	; (800130c <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 8001302:	f004 fe3d 	bl	8005f80 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8001306:	bf00      	nop
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	20001410 	.word	0x20001410

08001310 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 5 Interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001314:	4802      	ldr	r0, [pc, #8]	; (8001320 <DMA1_Channel5_IRQHandler+0x10>)
 8001316:	f002 fb83 	bl	8003a20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800131a:	bf00      	nop
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	20001454 	.word	0x20001454

08001324 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001328:	4802      	ldr	r0, [pc, #8]	; (8001334 <USART2_IRQHandler+0x10>)
 800132a:	f005 fc89 	bl	8006c40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800132e:	bf00      	nop
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	200014b4 	.word	0x200014b4

08001338 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Lines [15:10] Interrupt.
  */
void EXTI15_10_IRQHandler(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_Pin);
 800133c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001340:	f002 ff24 	bl	800418c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001344:	bf00      	nop
 8001346:	bd80      	pop	{r7, pc}

08001348 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 800134c:	4802      	ldr	r0, [pc, #8]	; (8001358 <RTC_Alarm_IRQHandler+0x10>)
 800134e:	f004 fcc7 	bl	8005ce0 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001352:	bf00      	nop
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	20001410 	.word	0x20001410

0800135c <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8001360:	4802      	ldr	r0, [pc, #8]	; (800136c <SUBGHZ_Radio_IRQHandler+0x10>)
 8001362:	f005 f975 	bl	8006650 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8001366:	bf00      	nop
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	20001448 	.word	0x20001448

08001370 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8001370:	b480      	push	{r7}
 8001372:	b085      	sub	sp, #20
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8001378:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800137c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800137e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	4313      	orrs	r3, r2
 8001386:	664b      	str	r3, [r1, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8001388:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800138c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	4013      	ands	r3, r2
 8001392:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001394:	68fb      	ldr	r3, [r7, #12]
}
 8001396:	bf00      	nop
 8001398:	3714      	adds	r7, #20
 800139a:	46bd      	mov	sp, r7
 800139c:	bc80      	pop	{r7}
 800139e:	4770      	bx	lr

080013a0 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 80013a4:	4b06      	ldr	r3, [pc, #24]	; (80013c0 <MX_SUBGHZ_Init+0x20>)
 80013a6:	2208      	movs	r2, #8
 80013a8:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 80013aa:	4805      	ldr	r0, [pc, #20]	; (80013c0 <MX_SUBGHZ_Init+0x20>)
 80013ac:	f004 fed4 	bl	8006158 <HAL_SUBGHZ_Init>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 80013b6:	f7ff fe7b 	bl	80010b0 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 80013ba:	bf00      	nop
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	20001448 	.word	0x20001448

080013c4 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 80013cc:	2001      	movs	r0, #1
 80013ce:	f7ff ffcf 	bl	8001370 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 80013d2:	2200      	movs	r2, #0
 80013d4:	2100      	movs	r1, #0
 80013d6:	2032      	movs	r0, #50	; 0x32
 80013d8:	f002 f865 	bl	80034a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 80013dc:	2032      	movs	r0, #50	; 0x32
 80013de:	f002 f87c 	bl	80034da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 80013e2:	bf00      	nop
 80013e4:	3708      	adds	r7, #8
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}

080013ea <LL_RCC_SetClkAfterWakeFromStop>:
{
 80013ea:	b480      	push	{r7}
 80013ec:	b083      	sub	sp, #12
 80013ee:	af00      	add	r7, sp, #0
 80013f0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 80013f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013f6:	689b      	ldr	r3, [r3, #8]
 80013f8:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80013fc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	4313      	orrs	r3, r2
 8001404:	608b      	str	r3, [r1, #8]
}
 8001406:	bf00      	nop
 8001408:	370c      	adds	r7, #12
 800140a:	46bd      	mov	sp, r7
 800140c:	bc80      	pop	{r7}
 800140e:	4770      	bx	lr

08001410 <LL_FLASH_GetUDN>:
/**
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 8001414:	4b02      	ldr	r3, [pc, #8]	; (8001420 <LL_FLASH_GetUDN+0x10>)
 8001416:	681b      	ldr	r3, [r3, #0]
}
 8001418:	4618      	mov	r0, r3
 800141a:	46bd      	mov	sp, r7
 800141c:	bc80      	pop	{r7}
 800141e:	4770      	bx	lr
 8001420:	1fff7580 	.word	0x1fff7580

08001424 <LL_FLASH_GetDeviceID>:
  * @brief  Return the Device ID
  *         For STM32WLxxxx devices, the device ID is 0x15
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x15)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8001424:	b480      	push	{r7}
 8001426:	af00      	add	r7, sp, #0
  return ((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8001428:	4b03      	ldr	r3, [pc, #12]	; (8001438 <LL_FLASH_GetDeviceID+0x14>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	b2db      	uxtb	r3, r3
}
 800142e:	4618      	mov	r0, r3
 8001430:	46bd      	mov	sp, r7
 8001432:	bc80      	pop	{r7}
 8001434:	4770      	bx	lr
 8001436:	bf00      	nop
 8001438:	1fff7584 	.word	0x1fff7584

0800143c <LL_FLASH_GetSTCompanyID>:
  * @brief  Return the ST Company ID
  * @note   For STM32WLxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0
  return (((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8001440:	4b03      	ldr	r3, [pc, #12]	; (8001450 <LL_FLASH_GetSTCompanyID+0x14>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	0a1b      	lsrs	r3, r3, #8
}
 8001446:	4618      	mov	r0, r3
 8001448:	46bd      	mov	sp, r7
 800144a:	bc80      	pop	{r7}
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop
 8001450:	1fff7584 	.word	0x1fff7584

08001454 <SystemApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SystemApp_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 8001458:	2000      	movs	r0, #0
 800145a:	f7ff ffc6 	bl	80013ea <LL_RCC_SetClkAfterWakeFromStop>

  /*Initialize timer and RTC*/
  UTIL_TIMER_Init();
 800145e:	f017 f8f9 	bl	8018654 <UTIL_TIMER_Init>

  /* Debug config : disable serial wires and DbgMcu pins settings */
  DBG_Disable();
 8001462:	f000 f974 	bl	800174e <DBG_Disable>

  /* Initializes the SW probes pins and the monitor RF pins via Alternate Function */
  DBG_ProbesInit();
 8001466:	f000 f9b0 	bl	80017ca <DBG_ProbesInit>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 800146a:	f017 fb83 	bl	8018b74 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 800146e:	4809      	ldr	r0, [pc, #36]	; (8001494 <SystemApp_Init+0x40>)
 8001470:	f017 fc30 	bl	8018cd4 <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 8001474:	2002      	movs	r0, #2
 8001476:	f017 fc3b 	bl	8018cf0 <UTIL_ADV_TRACE_SetVerboseLevel>

  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 800147a:	f7ff fc19 	bl	8000cb0 <SYS_InitMeasurement>

  /*Initialize the Sensors */
  EnvSensors_Init();
 800147e:	f000 f9aa 	bl	80017d6 <EnvSensors_Init>

  /*Init low power manager*/
  UTIL_LPM_Init();
 8001482:	f016 fac7 	bl	8017a14 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8001486:	2101      	movs	r1, #1
 8001488:	2001      	movs	r0, #1
 800148a:	f016 fb03 	bl	8017a94 <UTIL_LPM_SetOffMode>
#endif /* LOW_POWER_DISABLE */

  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 800148e:	bf00      	nop
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	0800166d 	.word	0x0800166d

08001498 <UTIL_SEQ_Idle>:

/**
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  */
void UTIL_SEQ_Idle(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_SEQ_Idle_1 */

  /* USER CODE END UTIL_SEQ_Idle_1 */
  UTIL_LPM_EnterLowPower();
 800149c:	f016 fb2a 	bl	8017af4 <UTIL_LPM_EnterLowPower>
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 80014a0:	bf00      	nop
 80014a2:	bd80      	pop	{r7, pc}

080014a4 <GetBatteryLevel>:

uint8_t GetBatteryLevel(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b084      	sub	sp, #16
 80014a8:	af02      	add	r7, sp, #8
  uint8_t batteryLevel = 0;
 80014aa:	2300      	movs	r3, #0
 80014ac:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_0 */

  /* USER CODE END GetBatteryLevel_0 */

  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 80014ae:	f7ff fc87 	bl	8000dc0 <SYS_GetBatteryLevel>
 80014b2:	4603      	mov	r3, r0
 80014b4:	80bb      	strh	r3, [r7, #4]

  /* Convert battery level from mV to linear scale: 1 (very low) to 254 (fully charged) */
  if (batteryLevelmV > VDD_BAT)
 80014b6:	88bb      	ldrh	r3, [r7, #4]
 80014b8:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80014bc:	4293      	cmp	r3, r2
 80014be:	d902      	bls.n	80014c6 <GetBatteryLevel+0x22>
  {
    batteryLevel = LORAWAN_MAX_BAT;
 80014c0:	23fe      	movs	r3, #254	; 0xfe
 80014c2:	71fb      	strb	r3, [r7, #7]
 80014c4:	e014      	b.n	80014f0 <GetBatteryLevel+0x4c>
  }
  else if (batteryLevelmV < VDD_MIN)
 80014c6:	88bb      	ldrh	r3, [r7, #4]
 80014c8:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 80014cc:	d202      	bcs.n	80014d4 <GetBatteryLevel+0x30>
  {
    batteryLevel = 0;
 80014ce:	2300      	movs	r3, #0
 80014d0:	71fb      	strb	r3, [r7, #7]
 80014d2:	e00d      	b.n	80014f0 <GetBatteryLevel+0x4c>
  }
  else
  {
    batteryLevel = (((uint32_t)(batteryLevelmV - VDD_MIN) * LORAWAN_MAX_BAT) / (VDD_BAT - VDD_MIN));
 80014d4:	88bb      	ldrh	r3, [r7, #4]
 80014d6:	f5a3 63e1 	sub.w	r3, r3, #1800	; 0x708
 80014da:	461a      	mov	r2, r3
 80014dc:	4613      	mov	r3, r2
 80014de:	01db      	lsls	r3, r3, #7
 80014e0:	1a9b      	subs	r3, r3, r2
 80014e2:	005b      	lsls	r3, r3, #1
 80014e4:	461a      	mov	r2, r3
 80014e6:	4b09      	ldr	r3, [pc, #36]	; (800150c <GetBatteryLevel+0x68>)
 80014e8:	fba3 2302 	umull	r2, r3, r3, r2
 80014ec:	09db      	lsrs	r3, r3, #7
 80014ee:	71fb      	strb	r3, [r7, #7]
  }

  APP_LOG(TS_ON, VLEVEL_M, "VDDA= %d\r\n", batteryLevel);
 80014f0:	79fb      	ldrb	r3, [r7, #7]
 80014f2:	9300      	str	r3, [sp, #0]
 80014f4:	4b06      	ldr	r3, [pc, #24]	; (8001510 <GetBatteryLevel+0x6c>)
 80014f6:	2201      	movs	r2, #1
 80014f8:	2100      	movs	r1, #0
 80014fa:	2002      	movs	r0, #2
 80014fc:	f017 fb68 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>

  /* USER CODE BEGIN GetBatteryLevel_2 */

  /* USER CODE END GetBatteryLevel_2 */

  return batteryLevel;  /* 1 (very low) to 254 (fully charged) */
 8001500:	79fb      	ldrb	r3, [r7, #7]
}
 8001502:	4618      	mov	r0, r3
 8001504:	3708      	adds	r7, #8
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	1b4e81b5 	.word	0x1b4e81b5
 8001510:	08019244 	.word	0x08019244

08001514 <GetTemperatureLevel>:

uint16_t GetTemperatureLevel(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
  uint16_t temperatureLevel = 0;
 800151a:	2300      	movs	r3, #0
 800151c:	80fb      	strh	r3, [r7, #6]

  temperatureLevel = (uint16_t)(SYS_GetTemperatureLevel() / 256);
 800151e:	f7ff fbd5 	bl	8000ccc <SYS_GetTemperatureLevel>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	da00      	bge.n	800152a <GetTemperatureLevel+0x16>
 8001528:	33ff      	adds	r3, #255	; 0xff
 800152a:	121b      	asrs	r3, r3, #8
 800152c:	b21b      	sxth	r3, r3
 800152e:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN GetTemperatureLevel */

  /* USER CODE END GetTemperatureLevel */
  return temperatureLevel;
 8001530:	88fb      	ldrh	r3, [r7, #6]
}
 8001532:	4618      	mov	r0, r3
 8001534:	3708      	adds	r7, #8
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}

0800153a <GetUniqueId>:

void GetUniqueId(uint8_t *id)
{
 800153a:	b590      	push	{r4, r7, lr}
 800153c:	b087      	sub	sp, #28
 800153e:	af00      	add	r7, sp, #0
 8001540:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetUniqueId_1 */

  /* USER CODE END GetUniqueId_1 */
  uint32_t val = 0;
 8001542:	2300      	movs	r3, #0
 8001544:	617b      	str	r3, [r7, #20]
  val = LL_FLASH_GetUDN();
 8001546:	f7ff ff63 	bl	8001410 <LL_FLASH_GetUDN>
 800154a:	6178      	str	r0, [r7, #20]
  if (val == 0xFFFFFFFF)  /* Normally this should not happen */
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001552:	d138      	bne.n	80015c6 <GetUniqueId+0x8c>
  {
    uint32_t ID_1_3_val = HAL_GetUIDw0() + HAL_GetUIDw2();
 8001554:	f000 fea0 	bl	8002298 <HAL_GetUIDw0>
 8001558:	4604      	mov	r4, r0
 800155a:	f000 feb1 	bl	80022c0 <HAL_GetUIDw2>
 800155e:	4603      	mov	r3, r0
 8001560:	4423      	add	r3, r4
 8001562:	613b      	str	r3, [r7, #16]
    uint32_t ID_2_val = HAL_GetUIDw1();
 8001564:	f000 fea2 	bl	80022ac <HAL_GetUIDw1>
 8001568:	60f8      	str	r0, [r7, #12]

    id[7] = (ID_1_3_val) >> 24;
 800156a:	693b      	ldr	r3, [r7, #16]
 800156c:	0e1a      	lsrs	r2, r3, #24
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	3307      	adds	r3, #7
 8001572:	b2d2      	uxtb	r2, r2
 8001574:	701a      	strb	r2, [r3, #0]
    id[6] = (ID_1_3_val) >> 16;
 8001576:	693b      	ldr	r3, [r7, #16]
 8001578:	0c1a      	lsrs	r2, r3, #16
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	3306      	adds	r3, #6
 800157e:	b2d2      	uxtb	r2, r2
 8001580:	701a      	strb	r2, [r3, #0]
    id[5] = (ID_1_3_val) >> 8;
 8001582:	693b      	ldr	r3, [r7, #16]
 8001584:	0a1a      	lsrs	r2, r3, #8
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	3305      	adds	r3, #5
 800158a:	b2d2      	uxtb	r2, r2
 800158c:	701a      	strb	r2, [r3, #0]
    id[4] = (ID_1_3_val);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	3304      	adds	r3, #4
 8001592:	693a      	ldr	r2, [r7, #16]
 8001594:	b2d2      	uxtb	r2, r2
 8001596:	701a      	strb	r2, [r3, #0]
    id[3] = (ID_2_val) >> 24;
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	0e1a      	lsrs	r2, r3, #24
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	3303      	adds	r3, #3
 80015a0:	b2d2      	uxtb	r2, r2
 80015a2:	701a      	strb	r2, [r3, #0]
    id[2] = (ID_2_val) >> 16;
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	0c1a      	lsrs	r2, r3, #16
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	3302      	adds	r3, #2
 80015ac:	b2d2      	uxtb	r2, r2
 80015ae:	701a      	strb	r2, [r3, #0]
    id[1] = (ID_2_val) >> 8;
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	0a1a      	lsrs	r2, r3, #8
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	3301      	adds	r3, #1
 80015b8:	b2d2      	uxtb	r2, r2
 80015ba:	701a      	strb	r2, [r3, #0]
    id[0] = (ID_2_val);
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	b2da      	uxtb	r2, r3
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetUniqueId_2 */

  /* USER CODE END GetUniqueId_2 */
}
 80015c4:	e031      	b.n	800162a <GetUniqueId+0xf0>
    id[7] = val & 0xFF;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	3307      	adds	r3, #7
 80015ca:	697a      	ldr	r2, [r7, #20]
 80015cc:	b2d2      	uxtb	r2, r2
 80015ce:	701a      	strb	r2, [r3, #0]
    id[6] = (val >> 8) & 0xFF;
 80015d0:	697b      	ldr	r3, [r7, #20]
 80015d2:	0a1a      	lsrs	r2, r3, #8
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	3306      	adds	r3, #6
 80015d8:	b2d2      	uxtb	r2, r2
 80015da:	701a      	strb	r2, [r3, #0]
    id[5] = (val >> 16) & 0xFF;
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	0c1a      	lsrs	r2, r3, #16
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	3305      	adds	r3, #5
 80015e4:	b2d2      	uxtb	r2, r2
 80015e6:	701a      	strb	r2, [r3, #0]
    id[4] = (val >> 24) & 0xFF;
 80015e8:	697b      	ldr	r3, [r7, #20]
 80015ea:	0e1a      	lsrs	r2, r3, #24
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	3304      	adds	r3, #4
 80015f0:	b2d2      	uxtb	r2, r2
 80015f2:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetDeviceID();
 80015f4:	f7ff ff16 	bl	8001424 <LL_FLASH_GetDeviceID>
 80015f8:	6178      	str	r0, [r7, #20]
    id[3] = val & 0xFF;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	3303      	adds	r3, #3
 80015fe:	697a      	ldr	r2, [r7, #20]
 8001600:	b2d2      	uxtb	r2, r2
 8001602:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetSTCompanyID();
 8001604:	f7ff ff1a 	bl	800143c <LL_FLASH_GetSTCompanyID>
 8001608:	6178      	str	r0, [r7, #20]
    id[2] = val & 0xFF;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	3302      	adds	r3, #2
 800160e:	697a      	ldr	r2, [r7, #20]
 8001610:	b2d2      	uxtb	r2, r2
 8001612:	701a      	strb	r2, [r3, #0]
    id[1] = (val >> 8) & 0xFF;
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	0a1a      	lsrs	r2, r3, #8
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	3301      	adds	r3, #1
 800161c:	b2d2      	uxtb	r2, r2
 800161e:	701a      	strb	r2, [r3, #0]
    id[0] = (val >> 16) & 0xFF;
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	0c1b      	lsrs	r3, r3, #16
 8001624:	b2da      	uxtb	r2, r3
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	701a      	strb	r2, [r3, #0]
}
 800162a:	bf00      	nop
 800162c:	371c      	adds	r7, #28
 800162e:	46bd      	mov	sp, r7
 8001630:	bd90      	pop	{r4, r7, pc}

08001632 <GetDevAddr>:

uint32_t GetDevAddr(void)
{
 8001632:	b590      	push	{r4, r7, lr}
 8001634:	b083      	sub	sp, #12
 8001636:	af00      	add	r7, sp, #0
  uint32_t val = 0;
 8001638:	2300      	movs	r3, #0
 800163a:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN GetDevAddr_1 */

  /* USER CODE END GetDevAddr_1 */

  val = LL_FLASH_GetUDN();
 800163c:	f7ff fee8 	bl	8001410 <LL_FLASH_GetUDN>
 8001640:	6078      	str	r0, [r7, #4]
  if (val == 0xFFFFFFFF)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001648:	d10b      	bne.n	8001662 <GetDevAddr+0x30>
  {
    val = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 800164a:	f000 fe25 	bl	8002298 <HAL_GetUIDw0>
 800164e:	4604      	mov	r4, r0
 8001650:	f000 fe2c 	bl	80022ac <HAL_GetUIDw1>
 8001654:	4603      	mov	r3, r0
 8001656:	405c      	eors	r4, r3
 8001658:	f000 fe32 	bl	80022c0 <HAL_GetUIDw2>
 800165c:	4603      	mov	r3, r0
 800165e:	4063      	eors	r3, r4
 8001660:	607b      	str	r3, [r7, #4]
  }

  /* USER CODE BEGIN GetDevAddr_2 */

  /* USER CODE END GetDevAddr_2 */
  return val;
 8001662:	687b      	ldr	r3, [r7, #4]

}
 8001664:	4618      	mov	r0, r3
 8001666:	370c      	adds	r7, #12
 8001668:	46bd      	mov	sp, r7
 800166a:	bd90      	pop	{r4, r7, pc}

0800166c <TimestampNow>:
/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/

static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b086      	sub	sp, #24
 8001670:	af02      	add	r7, sp, #8
 8001672:	6078      	str	r0, [r7, #4]
 8001674:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 8001676:	f107 0308 	add.w	r3, r7, #8
 800167a:	4618      	mov	r0, r3
 800167c:	f016 fb4a 	bl	8017d14 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8001680:	68bb      	ldr	r3, [r7, #8]
 8001682:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001686:	9200      	str	r2, [sp, #0]
 8001688:	4a07      	ldr	r2, [pc, #28]	; (80016a8 <TimestampNow+0x3c>)
 800168a:	2110      	movs	r1, #16
 800168c:	6878      	ldr	r0, [r7, #4]
 800168e:	f000 f81d 	bl	80016cc <tiny_snprintf_like>
  *size = strlen((char *)buff);
 8001692:	6878      	ldr	r0, [r7, #4]
 8001694:	f7fe fd70 	bl	8000178 <strlen>
 8001698:	4603      	mov	r3, r0
 800169a:	b29a      	uxth	r2, r3
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 80016a0:	bf00      	nop
 80016a2:	3710      	adds	r7, #16
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	08019250 	.word	0x08019250

080016ac <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 80016b0:	2101      	movs	r1, #1
 80016b2:	2002      	movs	r0, #2
 80016b4:	f016 f9be 	bl	8017a34 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 80016b8:	bf00      	nop
 80016ba:	bd80      	pop	{r7, pc}

080016bc <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 80016c0:	2100      	movs	r1, #0
 80016c2:	2002      	movs	r0, #2
 80016c4:	f016 f9b6 	bl	8017a34 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 80016c8:	bf00      	nop
 80016ca:	bd80      	pop	{r7, pc}

080016cc <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 80016cc:	b40c      	push	{r2, r3}
 80016ce:	b580      	push	{r7, lr}
 80016d0:	b084      	sub	sp, #16
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	6078      	str	r0, [r7, #4]
 80016d6:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 80016d8:	f107 031c 	add.w	r3, r7, #28
 80016dc:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 80016de:	6839      	ldr	r1, [r7, #0]
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	69ba      	ldr	r2, [r7, #24]
 80016e4:	6878      	ldr	r0, [r7, #4]
 80016e6:	f016 fce9 	bl	80180bc <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 80016ea:	bf00      	nop
 80016ec:	3710      	adds	r7, #16
 80016ee:	46bd      	mov	sp, r7
 80016f0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80016f4:	b002      	add	sp, #8
 80016f6:	4770      	bx	lr

080016f8 <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	af00      	add	r7, sp, #0
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  return TIMER_IF_GetTimerValue();
 80016fc:	f000 f934 	bl	8001968 <TIMER_IF_GetTimerValue>
 8001700:	4603      	mov	r3, r0
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
}
 8001702:	4618      	mov	r0, r3
 8001704:	bd80      	pop	{r7, pc}

08001706 <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 8001706:	b580      	push	{r7, lr}
 8001708:	b082      	sub	sp, #8
 800170a:	af00      	add	r7, sp, #0
 800170c:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	4618      	mov	r0, r3
 8001712:	f000 f9a9 	bl	8001a68 <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 8001716:	bf00      	nop
 8001718:	3708      	adds	r7, #8
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}

0800171e <LL_AHB2_GRP1_EnableClock>:
{
 800171e:	b480      	push	{r7}
 8001720:	b085      	sub	sp, #20
 8001722:	af00      	add	r7, sp, #0
 8001724:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001726:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800172a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800172c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	4313      	orrs	r3, r2
 8001734:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001736:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800173a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	4013      	ands	r3, r2
 8001740:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001742:	68fb      	ldr	r3, [r7, #12]
}
 8001744:	bf00      	nop
 8001746:	3714      	adds	r7, #20
 8001748:	46bd      	mov	sp, r7
 800174a:	bc80      	pop	{r7}
 800174c:	4770      	bx	lr

0800174e <DBG_Disable>:

/**
  * @brief Disable debugger (serial wires pins)
  */
void DBG_Disable(void)
{
 800174e:	b580      	push	{r7, lr}
 8001750:	b086      	sub	sp, #24
 8001752:	af00      	add	r7, sp, #0

  /* USER CODE END DBG_Init_1 */

#if defined (DEBUGGER_ENABLED) && ( DEBUGGER_ENABLED == 0 ) /* DEBUGGER_DISABLED */
  /* Put the debugger pin PA13 and P14 in analog for LowPower*/
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001754:	1d3b      	adds	r3, r7, #4
 8001756:	2200      	movs	r2, #0
 8001758:	601a      	str	r2, [r3, #0]
 800175a:	605a      	str	r2, [r3, #4]
 800175c:	609a      	str	r2, [r3, #8]
 800175e:	60da      	str	r2, [r3, #12]
 8001760:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Mode   = GPIO_MODE_ANALOG;
 8001762:	2303      	movs	r3, #3
 8001764:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
 8001766:	2300      	movs	r3, #0
 8001768:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pin    = (GPIO_PIN_13 | GPIO_PIN_14);
 800176a:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800176e:	607b      	str	r3, [r7, #4]
  /* make sure clock is enabled before setting the pins with HAL_GPIO_Init() */
  __HAL_RCC_GPIOA_CLK_ENABLE() ;
 8001770:	2001      	movs	r0, #1
 8001772:	f7ff ffd4 	bl	800171e <LL_AHB2_GRP1_EnableClock>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001776:	1d3b      	adds	r3, r7, #4
 8001778:	4619      	mov	r1, r3
 800177a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800177e:	f002 fabf 	bl	8003d00 <HAL_GPIO_Init>
#elif !defined (DEBUGGER_ENABLED)
#error "DEBUGGER_ENABLED not defined or out of range <0,1>"
#endif /* DEBUGGER_OFF */

  /* Disabled HAL_DBGMCU_  */
  DBG_ConfigForLpm(0);
 8001782:	2000      	movs	r0, #0
 8001784:	f000 f804 	bl	8001790 <DBG_ConfigForLpm>

  /* USER CODE BEGIN DBG_Init_Last */

  /* USER CODE END DBG_Init_Last */
}
 8001788:	bf00      	nop
 800178a:	3718      	adds	r7, #24
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}

08001790 <DBG_ConfigForLpm>:
/**
  * @brief Config debugger when working in Low Power Mode
  * @note  When in Dual Core DbgMcu pins should be better disable only after Cm0 is started
  */
void DBG_ConfigForLpm(uint8_t enableDbg)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b084      	sub	sp, #16
 8001794:	af00      	add	r7, sp, #0
 8001796:	4603      	mov	r3, r0
 8001798:	71fb      	strb	r3, [r7, #7]
  uint8_t enable_dbg = enableDbg;
 800179a:	79fb      	ldrb	r3, [r7, #7]
 800179c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN DBG_ConfigForLpm_1 */

  /* USER CODE END DBG_ConfigForLpm_1 */

#if defined (DEBUGGER_ENABLED) && ( DEBUGGER_ENABLED == 0 )
  enable_dbg = 0;
 800179e:	2300      	movs	r3, #0
 80017a0:	73fb      	strb	r3, [r7, #15]
#elif !defined (DEBUGGER_ENABLED)
#error "DEBUGGER_ENABLED not defined or out of range <0,1>"
#endif /* DEBUGGER_OFF */

  if (enable_dbg == 1)
 80017a2:	7bfb      	ldrb	r3, [r7, #15]
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d106      	bne.n	80017b6 <DBG_ConfigForLpm+0x26>
  {
    HAL_DBGMCU_EnableDBGSleepMode();
 80017a8:	f000 fd94 	bl	80022d4 <HAL_DBGMCU_EnableDBGSleepMode>
    HAL_DBGMCU_EnableDBGStopMode();
 80017ac:	f000 fd9e 	bl	80022ec <HAL_DBGMCU_EnableDBGStopMode>
    HAL_DBGMCU_EnableDBGStandbyMode();
 80017b0:	f000 fda8 	bl	8002304 <HAL_DBGMCU_EnableDBGStandbyMode>
  }

  /* USER CODE BEGIN DBG_ConfigForLpm_Last */

  /* USER CODE END DBG_ConfigForLpm_Last */
}
 80017b4:	e005      	b.n	80017c2 <DBG_ConfigForLpm+0x32>
    HAL_DBGMCU_DisableDBGSleepMode();
 80017b6:	f000 fd93 	bl	80022e0 <HAL_DBGMCU_DisableDBGSleepMode>
    HAL_DBGMCU_DisableDBGStopMode();
 80017ba:	f000 fd9d 	bl	80022f8 <HAL_DBGMCU_DisableDBGStopMode>
    HAL_DBGMCU_DisableDBGStandbyMode();
 80017be:	f000 fda7 	bl	8002310 <HAL_DBGMCU_DisableDBGStandbyMode>
}
 80017c2:	bf00      	nop
 80017c4:	3710      	adds	r7, #16
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}

080017ca <DBG_ProbesInit>:

/* USER CODE END EF */

/* Private Functions Definition -----------------------------------------------*/
void DBG_ProbesInit(void)
{
 80017ca:	b480      	push	{r7}
 80017cc:	af00      	add	r7, sp, #0
#endif /* CORE_CM4 */

  /* USER CODE BEGIN DBG_ProbesInit_Last */

  /* USER CODE END DBG_ProbesInit_Last */
}
 80017ce:	bf00      	nop
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bc80      	pop	{r7}
 80017d4:	4770      	bx	lr

080017d6 <EnvSensors_Init>:
  return 0;
  /* USER CODE END EnvSensors_Read */
}

int32_t  EnvSensors_Init(void)
{
 80017d6:	b480      	push	{r7}
 80017d8:	af00      	add	r7, sp, #0
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */

#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif /* SENSOR_ENABLED  */
  return 0;
 80017da:	2300      	movs	r3, #0
  /* USER CODE END EnvSensors_Init */
}
 80017dc:	4618      	mov	r0, r3
 80017de:	46bd      	mov	sp, r7
 80017e0:	bc80      	pop	{r7}
 80017e2:	4770      	bx	lr

080017e4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017e4:	b480      	push	{r7}
 80017e6:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 80017e8:	bf00      	nop
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bc80      	pop	{r7}
 80017ee:	4770      	bx	lr

080017f0 <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b083      	sub	sp, #12
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	689b      	ldr	r3, [r3, #8]
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	bc80      	pop	{r7}
 8001804:	4770      	bx	lr
	...

08001808 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 800180e:	2300      	movs	r3, #0
 8001810:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init */

  /* USER CODE END TIMER_IF_Init */
  if (RTC_Initialized == false)
 8001812:	4b14      	ldr	r3, [pc, #80]	; (8001864 <TIMER_IF_Init+0x5c>)
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	f083 0301 	eor.w	r3, r3, #1
 800181a:	b2db      	uxtb	r3, r3
 800181c:	2b00      	cmp	r3, #0
 800181e:	d01b      	beq.n	8001858 <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8001820:	4b11      	ldr	r3, [pc, #68]	; (8001868 <TIMER_IF_Init+0x60>)
 8001822:	f04f 32ff 	mov.w	r2, #4294967295
 8001826:	631a      	str	r2, [r3, #48]	; 0x30
    /*Init RTC*/
    MX_RTC_Init();
 8001828:	f7ff fc70 	bl	800110c <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 800182c:	f000 f856 	bl	80018dc <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by STM32CubeMX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8001830:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001834:	480c      	ldr	r0, [pc, #48]	; (8001868 <TIMER_IF_Init+0x60>)
 8001836:	f004 f9f7 	bl	8005c28 <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 800183a:	4b0b      	ldr	r3, [pc, #44]	; (8001868 <TIMER_IF_Init+0x60>)
 800183c:	f04f 32ff 	mov.w	r2, #4294967295
 8001840:	631a      	str	r2, [r3, #48]	; 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 8001842:	4809      	ldr	r0, [pc, #36]	; (8001868 <TIMER_IF_Init+0x60>)
 8001844:	f004 fb2e 	bl	8005ea4 <HAL_RTCEx_EnableBypassShadow>
    /*Initialize MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 8001848:	2000      	movs	r0, #0
 800184a:	f000 f9cf 	bl	8001bec <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 800184e:	f000 f85f 	bl	8001910 <TIMER_IF_SetTimerContext>

    /* Register a task to associate to UTIL_TIMER_Irq() interrupt */
    UTIL_TIMER_IRQ_MAP_INIT();

    RTC_Initialized = true;
 8001852:	4b04      	ldr	r3, [pc, #16]	; (8001864 <TIMER_IF_Init+0x5c>)
 8001854:	2201      	movs	r2, #1
 8001856:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 8001858:	79fb      	ldrb	r3, [r7, #7]
}
 800185a:	4618      	mov	r0, r3
 800185c:	3708      	adds	r7, #8
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	20000100 	.word	0x20000100
 8001868:	20001410 	.word	0x20001410

0800186c <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b08e      	sub	sp, #56	; 0x38
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8001874:	2300      	movs	r3, #0
 8001876:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 800187a:	f107 0308 	add.w	r3, r7, #8
 800187e:	222c      	movs	r2, #44	; 0x2c
 8001880:	2100      	movs	r1, #0
 8001882:	4618      	mov	r0, r3
 8001884:	f017 fcc4 	bl	8019210 <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 8001888:	f000 f828 	bl	80018dc <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 800188c:	4b11      	ldr	r3, [pc, #68]	; (80018d4 <TIMER_IF_StartTimer+0x68>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	687a      	ldr	r2, [r7, #4]
 8001892:	4413      	add	r3, r2
 8001894:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8001896:	2300      	movs	r3, #0
 8001898:	627b      	str	r3, [r7, #36]	; 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	43db      	mvns	r3, r3
 800189e:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80018a0:	2300      	movs	r3, #0
 80018a2:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 80018a4:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80018a8:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 80018aa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018ae:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80018b0:	f107 0308 	add.w	r3, r7, #8
 80018b4:	2201      	movs	r2, #1
 80018b6:	4619      	mov	r1, r3
 80018b8:	4807      	ldr	r0, [pc, #28]	; (80018d8 <TIMER_IF_StartTimer+0x6c>)
 80018ba:	f004 f8a9 	bl	8005a10 <HAL_RTC_SetAlarm_IT>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 80018c4:	f7ff fbf4 	bl	80010b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 80018c8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	3738      	adds	r7, #56	; 0x38
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	20000104 	.word	0x20000104
 80018d8:	20001410 	.word	0x20001410

080018dc <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80018e2:	2300      	movs	r3, #0
 80018e4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 80018e6:	4b08      	ldr	r3, [pc, #32]	; (8001908 <TIMER_IF_StopTimer+0x2c>)
 80018e8:	2201      	movs	r2, #1
 80018ea:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 80018ec:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018f0:	4806      	ldr	r0, [pc, #24]	; (800190c <TIMER_IF_StopTimer+0x30>)
 80018f2:	f004 f999 	bl	8005c28 <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 80018f6:	4b05      	ldr	r3, [pc, #20]	; (800190c <TIMER_IF_StopTimer+0x30>)
 80018f8:	f04f 32ff 	mov.w	r2, #4294967295
 80018fc:	631a      	str	r2, [r3, #48]	; 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 80018fe:	79fb      	ldrb	r3, [r7, #7]
}
 8001900:	4618      	mov	r0, r3
 8001902:	3708      	adds	r7, #8
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	40002800 	.word	0x40002800
 800190c:	20001410 	.word	0x20001410

08001910 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 8001914:	f000 f98a 	bl	8001c2c <GetTimerTicks>
 8001918:	4603      	mov	r3, r0
 800191a:	4a03      	ldr	r2, [pc, #12]	; (8001928 <TIMER_IF_SetTimerContext+0x18>)
 800191c:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 800191e:	4b02      	ldr	r3, [pc, #8]	; (8001928 <TIMER_IF_SetTimerContext+0x18>)
 8001920:	681b      	ldr	r3, [r3, #0]
}
 8001922:	4618      	mov	r0, r3
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	20000104 	.word	0x20000104

0800192c <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8001930:	4b02      	ldr	r3, [pc, #8]	; (800193c <TIMER_IF_GetTimerContext+0x10>)
 8001932:	681b      	ldr	r3, [r3, #0]
}
 8001934:	4618      	mov	r0, r3
 8001936:	46bd      	mov	sp, r7
 8001938:	bc80      	pop	{r7}
 800193a:	4770      	bx	lr
 800193c:	20000104 	.word	0x20000104

08001940 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8001946:	2300      	movs	r3, #0
 8001948:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 800194a:	f000 f96f 	bl	8001c2c <GetTimerTicks>
 800194e:	4602      	mov	r2, r0
 8001950:	4b04      	ldr	r3, [pc, #16]	; (8001964 <TIMER_IF_GetTimerElapsedTime+0x24>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	1ad3      	subs	r3, r2, r3
 8001956:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
  return ret;
 8001958:	687b      	ldr	r3, [r7, #4]
}
 800195a:	4618      	mov	r0, r3
 800195c:	3708      	adds	r7, #8
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	20000104 	.word	0x20000104

08001968 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800196e:	2300      	movs	r3, #0
 8001970:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 8001972:	4b06      	ldr	r3, [pc, #24]	; (800198c <TIMER_IF_GetTimerValue+0x24>)
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d002      	beq.n	8001980 <TIMER_IF_GetTimerValue+0x18>
  {
    ret = GetTimerTicks();
 800197a:	f000 f957 	bl	8001c2c <GetTimerTicks>
 800197e:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
  return ret;
 8001980:	687b      	ldr	r3, [r7, #4]
}
 8001982:	4618      	mov	r0, r3
 8001984:	3708      	adds	r7, #8
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	20000100 	.word	0x20000100

08001990 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8001996:	2300      	movs	r3, #0
 8001998:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout */

  /* USER CODE END TIMER_IF_GetMinimumTimeout */
  ret = (MIN_ALARM_DELAY);
 800199a:	2303      	movs	r3, #3
 800199c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout_Last */

  /* USER CODE END TIMER_IF_GetMinimumTimeout_Last */
  return ret;
 800199e:	687b      	ldr	r3, [r7, #4]
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	370c      	adds	r7, #12
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bc80      	pop	{r7}
 80019a8:	4770      	bx	lr

080019aa <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 80019aa:	b5b0      	push	{r4, r5, r7, lr}
 80019ac:	b084      	sub	sp, #16
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 80019b2:	2300      	movs	r3, #0
 80019b4:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	461a      	mov	r2, r3
 80019ba:	f04f 0300 	mov.w	r3, #0
 80019be:	0d95      	lsrs	r5, r2, #22
 80019c0:	0294      	lsls	r4, r2, #10
 80019c2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80019c6:	f04f 0300 	mov.w	r3, #0
 80019ca:	4620      	mov	r0, r4
 80019cc:	4629      	mov	r1, r5
 80019ce:	f7fe ff55 	bl	800087c <__aeabi_uldivmod>
 80019d2:	4602      	mov	r2, r0
 80019d4:	460b      	mov	r3, r1
 80019d6:	4613      	mov	r3, r2
 80019d8:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
  return ret;
 80019da:	68fb      	ldr	r3, [r7, #12]
}
 80019dc:	4618      	mov	r0, r3
 80019de:	3710      	adds	r7, #16
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bdb0      	pop	{r4, r5, r7, pc}

080019e4 <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 80019e4:	b4b0      	push	{r4, r5, r7}
 80019e6:	b085      	sub	sp, #20
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 80019ec:	2300      	movs	r3, #0
 80019ee:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms */

  /* USER CODE END TIMER_IF_Convert_Tick2ms */
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	4618      	mov	r0, r3
 80019f4:	f04f 0100 	mov.w	r1, #0
 80019f8:	4602      	mov	r2, r0
 80019fa:	460b      	mov	r3, r1
 80019fc:	f04f 0400 	mov.w	r4, #0
 8001a00:	f04f 0500 	mov.w	r5, #0
 8001a04:	015d      	lsls	r5, r3, #5
 8001a06:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8001a0a:	0154      	lsls	r4, r2, #5
 8001a0c:	4622      	mov	r2, r4
 8001a0e:	462b      	mov	r3, r5
 8001a10:	1a12      	subs	r2, r2, r0
 8001a12:	eb63 0301 	sbc.w	r3, r3, r1
 8001a16:	f04f 0400 	mov.w	r4, #0
 8001a1a:	f04f 0500 	mov.w	r5, #0
 8001a1e:	009d      	lsls	r5, r3, #2
 8001a20:	ea45 7592 	orr.w	r5, r5, r2, lsr #30
 8001a24:	0094      	lsls	r4, r2, #2
 8001a26:	4622      	mov	r2, r4
 8001a28:	462b      	mov	r3, r5
 8001a2a:	1812      	adds	r2, r2, r0
 8001a2c:	eb41 0303 	adc.w	r3, r1, r3
 8001a30:	f04f 0000 	mov.w	r0, #0
 8001a34:	f04f 0100 	mov.w	r1, #0
 8001a38:	00d9      	lsls	r1, r3, #3
 8001a3a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001a3e:	00d0      	lsls	r0, r2, #3
 8001a40:	4602      	mov	r2, r0
 8001a42:	460b      	mov	r3, r1
 8001a44:	4610      	mov	r0, r2
 8001a46:	4619      	mov	r1, r3
 8001a48:	f04f 0200 	mov.w	r2, #0
 8001a4c:	f04f 0300 	mov.w	r3, #0
 8001a50:	0a82      	lsrs	r2, r0, #10
 8001a52:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8001a56:	0a8b      	lsrs	r3, r1, #10
 8001a58:	4613      	mov	r3, r2
 8001a5a:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms_Last */

  /* USER CODE END TIMER_IF_Convert_Tick2ms_Last */
  return ret;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	3714      	adds	r7, #20
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bcb0      	pop	{r4, r5, r7}
 8001a66:	4770      	bx	lr

08001a68 <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b084      	sub	sp, #16
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 8001a70:	6878      	ldr	r0, [r7, #4]
 8001a72:	f7ff ff9a 	bl	80019aa <TIMER_IF_Convert_ms2Tick>
 8001a76:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 8001a78:	f000 f8d8 	bl	8001c2c <GetTimerTicks>
 8001a7c:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8001a7e:	e000      	b.n	8001a82 <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 8001a80:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8001a82:	f000 f8d3 	bl	8001c2c <GetTimerTicks>
 8001a86:	4602      	mov	r2, r0
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	1ad3      	subs	r3, r2, r3
 8001a8c:	68fa      	ldr	r2, [r7, #12]
 8001a8e:	429a      	cmp	r2, r3
 8001a90:	d8f6      	bhi.n	8001a80 <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 8001a92:	bf00      	nop
 8001a94:	bf00      	nop
 8001a96:	3710      	adds	r7, #16
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}

08001a9c <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_MAP_PROCESS();
 8001aa4:	f016 ff24 	bl	80188f0 <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 8001aa8:	bf00      	nop
 8001aaa:	3708      	adds	r7, #8
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}

08001ab0 <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 8001ab8:	f000 f8a8 	bl	8001c0c <TIMER_IF_BkUp_Read_MSBticks>
 8001abc:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	3301      	adds	r3, #1
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f000 f892 	bl	8001bec <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 8001ac8:	bf00      	nop
 8001aca:	3710      	adds	r7, #16
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}

08001ad0 <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 8001ad0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001ad4:	b088      	sub	sp, #32
 8001ad6:	af00      	add	r7, sp, #0
 8001ad8:	6078      	str	r0, [r7, #4]
  uint32_t seconds = 0;
 8001ada:	2300      	movs	r3, #0
 8001adc:	61fb      	str	r3, [r7, #28]
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 8001ade:	f000 f8a5 	bl	8001c2c <GetTimerTicks>
 8001ae2:	61b8      	str	r0, [r7, #24]
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 8001ae4:	f000 f892 	bl	8001c0c <TIMER_IF_BkUp_Read_MSBticks>
 8001ae8:	6178      	str	r0, [r7, #20]

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	4618      	mov	r0, r3
 8001aee:	f04f 0100 	mov.w	r1, #0
 8001af2:	f04f 0200 	mov.w	r2, #0
 8001af6:	f04f 0300 	mov.w	r3, #0
 8001afa:	0003      	movs	r3, r0
 8001afc:	2200      	movs	r2, #0
 8001afe:	69b9      	ldr	r1, [r7, #24]
 8001b00:	4608      	mov	r0, r1
 8001b02:	f04f 0100 	mov.w	r1, #0
 8001b06:	eb12 0800 	adds.w	r8, r2, r0
 8001b0a:	eb43 0901 	adc.w	r9, r3, r1
 8001b0e:	e9c7 8902 	strd	r8, r9, [r7, #8]

  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 8001b12:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001b16:	f04f 0200 	mov.w	r2, #0
 8001b1a:	f04f 0300 	mov.w	r3, #0
 8001b1e:	0a82      	lsrs	r2, r0, #10
 8001b20:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8001b24:	0a8b      	lsrs	r3, r1, #10
 8001b26:	4613      	mov	r3, r2
 8001b28:	61fb      	str	r3, [r7, #28]

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 8001b2a:	68bb      	ldr	r3, [r7, #8]
 8001b2c:	461a      	mov	r2, r3
 8001b2e:	f04f 0300 	mov.w	r3, #0
 8001b32:	f240 30ff 	movw	r0, #1023	; 0x3ff
 8001b36:	f04f 0100 	mov.w	r1, #0
 8001b3a:	ea02 0400 	and.w	r4, r2, r0
 8001b3e:	ea03 0501 	and.w	r5, r3, r1
 8001b42:	e9c7 4502 	strd	r4, r5, [r7, #8]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8001b46:	68bb      	ldr	r3, [r7, #8]
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f7ff ff4b 	bl	80019e4 <TIMER_IF_Convert_Tick2ms>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	b29a      	uxth	r2, r3
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	801a      	strh	r2, [r3, #0]

  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
  return seconds;
 8001b56:	69fb      	ldr	r3, [r7, #28]
}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	3720      	adds	r7, #32
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

08001b64 <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8001b6c:	687a      	ldr	r2, [r7, #4]
 8001b6e:	2100      	movs	r1, #0
 8001b70:	4803      	ldr	r0, [pc, #12]	; (8001b80 <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 8001b72:	f004 fa29 	bl	8005fc8 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 8001b76:	bf00      	nop
 8001b78:	3708      	adds	r7, #8
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	20001410 	.word	0x20001410

08001b84 <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b082      	sub	sp, #8
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8001b8c:	687a      	ldr	r2, [r7, #4]
 8001b8e:	2101      	movs	r1, #1
 8001b90:	4803      	ldr	r0, [pc, #12]	; (8001ba0 <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 8001b92:	f004 fa19 	bl	8005fc8 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 8001b96:	bf00      	nop
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	20001410 	.word	0x20001410

08001ba4 <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8001baa:	2300      	movs	r3, #0
 8001bac:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 8001bae:	2100      	movs	r1, #0
 8001bb0:	4804      	ldr	r0, [pc, #16]	; (8001bc4 <TIMER_IF_BkUp_Read_Seconds+0x20>)
 8001bb2:	f004 fa21 	bl	8005ff8 <HAL_RTCEx_BKUPRead>
 8001bb6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
  return ret;
 8001bb8:	687b      	ldr	r3, [r7, #4]
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	3708      	adds	r7, #8
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	20001410 	.word	0x20001410

08001bc8 <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 8001bd2:	2101      	movs	r1, #1
 8001bd4:	4804      	ldr	r0, [pc, #16]	; (8001be8 <TIMER_IF_BkUp_Read_SubSeconds+0x20>)
 8001bd6:	f004 fa0f 	bl	8005ff8 <HAL_RTCEx_BKUPRead>
 8001bda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
  return ret;
 8001bdc:	687b      	ldr	r3, [r7, #4]
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	3708      	adds	r7, #8
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	20001410 	.word	0x20001410

08001bec <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8001bf4:	687a      	ldr	r2, [r7, #4]
 8001bf6:	2102      	movs	r1, #2
 8001bf8:	4803      	ldr	r0, [pc, #12]	; (8001c08 <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 8001bfa:	f004 f9e5 	bl	8005fc8 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 8001bfe:	bf00      	nop
 8001c00:	3708      	adds	r7, #8
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	20001410 	.word	0x20001410

08001c0c <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 8001c12:	2102      	movs	r1, #2
 8001c14:	4804      	ldr	r0, [pc, #16]	; (8001c28 <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 8001c16:	f004 f9ef 	bl	8005ff8 <HAL_RTCEx_BKUPRead>
 8001c1a:	6078      	str	r0, [r7, #4]
  return MSBticks;
 8001c1c:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	3708      	adds	r7, #8
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	20001410 	.word	0x20001410

08001c2c <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  return (UINT32_MAX - LL_RTC_TIME_GetSubSecond(RTC));
 8001c30:	4803      	ldr	r0, [pc, #12]	; (8001c40 <GetTimerTicks+0x14>)
 8001c32:	f7ff fddd 	bl	80017f0 <LL_RTC_TIME_GetSubSecond>
 8001c36:	4603      	mov	r3, r0
 8001c38:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	40002800 	.word	0x40002800

08001c44 <LL_AHB2_GRP1_EnableClock>:
{
 8001c44:	b480      	push	{r7}
 8001c46:	b085      	sub	sp, #20
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001c4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c50:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c52:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001c5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c60:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	4013      	ands	r3, r2
 8001c66:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001c68:	68fb      	ldr	r3, [r7, #12]
}
 8001c6a:	bf00      	nop
 8001c6c:	3714      	adds	r7, #20
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bc80      	pop	{r7}
 8001c72:	4770      	bx	lr

08001c74 <LL_APB1_GRP1_EnableClock>:
{
 8001c74:	b480      	push	{r7}
 8001c76:	b085      	sub	sp, #20
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001c7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c80:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001c82:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001c8c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c90:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	4013      	ands	r3, r2
 8001c96:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001c98:	68fb      	ldr	r3, [r7, #12]
}
 8001c9a:	bf00      	nop
 8001c9c:	3714      	adds	r7, #20
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bc80      	pop	{r7}
 8001ca2:	4770      	bx	lr

08001ca4 <LL_APB1_GRP1_DisableClock>:
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8001cac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cb0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	43db      	mvns	r3, r3
 8001cb6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001cba:	4013      	ands	r3, r2
 8001cbc:	658b      	str	r3, [r1, #88]	; 0x58
}
 8001cbe:	bf00      	nop
 8001cc0:	370c      	adds	r7, #12
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bc80      	pop	{r7}
 8001cc6:	4770      	bx	lr

08001cc8 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ccc:	4b22      	ldr	r3, [pc, #136]	; (8001d58 <MX_USART2_UART_Init+0x90>)
 8001cce:	4a23      	ldr	r2, [pc, #140]	; (8001d5c <MX_USART2_UART_Init+0x94>)
 8001cd0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = USART_BAUDRATE;
 8001cd2:	4b21      	ldr	r3, [pc, #132]	; (8001d58 <MX_USART2_UART_Init+0x90>)
 8001cd4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001cd8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001cda:	4b1f      	ldr	r3, [pc, #124]	; (8001d58 <MX_USART2_UART_Init+0x90>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ce0:	4b1d      	ldr	r3, [pc, #116]	; (8001d58 <MX_USART2_UART_Init+0x90>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ce6:	4b1c      	ldr	r3, [pc, #112]	; (8001d58 <MX_USART2_UART_Init+0x90>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001cec:	4b1a      	ldr	r3, [pc, #104]	; (8001d58 <MX_USART2_UART_Init+0x90>)
 8001cee:	220c      	movs	r2, #12
 8001cf0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cf2:	4b19      	ldr	r3, [pc, #100]	; (8001d58 <MX_USART2_UART_Init+0x90>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cf8:	4b17      	ldr	r3, [pc, #92]	; (8001d58 <MX_USART2_UART_Init+0x90>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001cfe:	4b16      	ldr	r3, [pc, #88]	; (8001d58 <MX_USART2_UART_Init+0x90>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001d04:	4b14      	ldr	r3, [pc, #80]	; (8001d58 <MX_USART2_UART_Init+0x90>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d0a:	4b13      	ldr	r3, [pc, #76]	; (8001d58 <MX_USART2_UART_Init+0x90>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d10:	4811      	ldr	r0, [pc, #68]	; (8001d58 <MX_USART2_UART_Init+0x90>)
 8001d12:	f004 fe5c 	bl	80069ce <HAL_UART_Init>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d001      	beq.n	8001d20 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001d1c:	f7ff f9c8 	bl	80010b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d20:	2100      	movs	r1, #0
 8001d22:	480d      	ldr	r0, [pc, #52]	; (8001d58 <MX_USART2_UART_Init+0x90>)
 8001d24:	f006 fe86 	bl	8008a34 <HAL_UARTEx_SetTxFifoThreshold>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d001      	beq.n	8001d32 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001d2e:	f7ff f9bf 	bl	80010b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d32:	2100      	movs	r1, #0
 8001d34:	4808      	ldr	r0, [pc, #32]	; (8001d58 <MX_USART2_UART_Init+0x90>)
 8001d36:	f006 febb 	bl	8008ab0 <HAL_UARTEx_SetRxFifoThreshold>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001d40:	f7ff f9b6 	bl	80010b0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001d44:	4804      	ldr	r0, [pc, #16]	; (8001d58 <MX_USART2_UART_Init+0x90>)
 8001d46:	f006 fe3d 	bl	80089c4 <HAL_UARTEx_DisableFifoMode>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d001      	beq.n	8001d54 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001d50:	f7ff f9ae 	bl	80010b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d54:	bf00      	nop
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	200014b4 	.word	0x200014b4
 8001d5c:	40004400 	.word	0x40004400

08001d60 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b096      	sub	sp, #88	; 0x58
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d68:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]
 8001d70:	605a      	str	r2, [r3, #4]
 8001d72:	609a      	str	r2, [r3, #8]
 8001d74:	60da      	str	r2, [r3, #12]
 8001d76:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d78:	f107 030c 	add.w	r3, r7, #12
 8001d7c:	2238      	movs	r2, #56	; 0x38
 8001d7e:	2100      	movs	r1, #0
 8001d80:	4618      	mov	r0, r3
 8001d82:	f017 fa45 	bl	8019210 <memset>
  if(uartHandle->Instance==USART2)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a2f      	ldr	r2, [pc, #188]	; (8001e48 <HAL_UART_MspInit+0xe8>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d157      	bne.n	8001e40 <HAL_UART_MspInit+0xe0>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001d90:	2302      	movs	r3, #2
 8001d92:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001d94:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 8001d98:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d9a:	f107 030c 	add.w	r3, r7, #12
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f003 fca2 	bl	80056e8 <HAL_RCCEx_PeriphCLKConfig>
 8001da4:	4603      	mov	r3, r0
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d001      	beq.n	8001dae <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001daa:	f7ff f981 	bl	80010b0 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001dae:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001db2:	f7ff ff5f 	bl	8001c74 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001db6:	2001      	movs	r0, #1
 8001db8:	f7ff ff44 	bl	8001c44 <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = USARTx_RX_Pin|USARTx_TX_Pin;
 8001dbc:	230c      	movs	r3, #12
 8001dbe:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001dcc:	2307      	movs	r3, #7
 8001dce:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dd0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001dda:	f001 ff91 	bl	8003d00 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel5;
 8001dde:	4b1b      	ldr	r3, [pc, #108]	; (8001e4c <HAL_UART_MspInit+0xec>)
 8001de0:	4a1b      	ldr	r2, [pc, #108]	; (8001e50 <HAL_UART_MspInit+0xf0>)
 8001de2:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8001de4:	4b19      	ldr	r3, [pc, #100]	; (8001e4c <HAL_UART_MspInit+0xec>)
 8001de6:	2214      	movs	r2, #20
 8001de8:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001dea:	4b18      	ldr	r3, [pc, #96]	; (8001e4c <HAL_UART_MspInit+0xec>)
 8001dec:	2210      	movs	r2, #16
 8001dee:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001df0:	4b16      	ldr	r3, [pc, #88]	; (8001e4c <HAL_UART_MspInit+0xec>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001df6:	4b15      	ldr	r3, [pc, #84]	; (8001e4c <HAL_UART_MspInit+0xec>)
 8001df8:	2280      	movs	r2, #128	; 0x80
 8001dfa:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001dfc:	4b13      	ldr	r3, [pc, #76]	; (8001e4c <HAL_UART_MspInit+0xec>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e02:	4b12      	ldr	r3, [pc, #72]	; (8001e4c <HAL_UART_MspInit+0xec>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001e08:	4b10      	ldr	r3, [pc, #64]	; (8001e4c <HAL_UART_MspInit+0xec>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001e0e:	4b0f      	ldr	r3, [pc, #60]	; (8001e4c <HAL_UART_MspInit+0xec>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001e14:	480d      	ldr	r0, [pc, #52]	; (8001e4c <HAL_UART_MspInit+0xec>)
 8001e16:	f001 fb89 	bl	800352c <HAL_DMA_Init>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d001      	beq.n	8001e24 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8001e20:	f7ff f946 	bl	80010b0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	4a09      	ldr	r2, [pc, #36]	; (8001e4c <HAL_UART_MspInit+0xec>)
 8001e28:	679a      	str	r2, [r3, #120]	; 0x78
 8001e2a:	4a08      	ldr	r2, [pc, #32]	; (8001e4c <HAL_UART_MspInit+0xec>)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001e30:	2200      	movs	r2, #0
 8001e32:	2100      	movs	r1, #0
 8001e34:	2025      	movs	r0, #37	; 0x25
 8001e36:	f001 fb36 	bl	80034a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001e3a:	2025      	movs	r0, #37	; 0x25
 8001e3c:	f001 fb4d 	bl	80034da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001e40:	bf00      	nop
 8001e42:	3758      	adds	r7, #88	; 0x58
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	40004400 	.word	0x40004400
 8001e4c:	20001454 	.word	0x20001454
 8001e50:	40020058 	.word	0x40020058

08001e54 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART2)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a0b      	ldr	r2, [pc, #44]	; (8001e90 <HAL_UART_MspDeInit+0x3c>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d110      	bne.n	8001e88 <HAL_UART_MspDeInit+0x34>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 8001e66:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001e6a:	f7ff ff1b 	bl	8001ca4 <LL_APB1_GRP1_DisableClock>

    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    HAL_GPIO_DeInit(GPIOA, USARTx_RX_Pin|USARTx_TX_Pin);
 8001e6e:	210c      	movs	r1, #12
 8001e70:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e74:	f002 f8a4 	bl	8003fc0 <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f001 fbfd 	bl	800367c <HAL_DMA_DeInit>

    /* USART2 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8001e82:	2025      	movs	r0, #37	; 0x25
 8001e84:	f001 fb37 	bl	80034f6 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 8001e88:	bf00      	nop
 8001e8a:	3708      	adds	r7, #8
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	40004400 	.word	0x40004400

08001e94 <LL_APB1_GRP1_ForceReset>:
{
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 8001e9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ea0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001ea2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	638b      	str	r3, [r1, #56]	; 0x38
}
 8001eac:	bf00      	nop
 8001eae:	370c      	adds	r7, #12
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bc80      	pop	{r7}
 8001eb4:	4770      	bx	lr

08001eb6 <LL_APB1_GRP1_ReleaseReset>:
{
 8001eb6:	b480      	push	{r7}
 8001eb8:	b083      	sub	sp, #12
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 8001ebe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ec2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	43db      	mvns	r3, r3
 8001ec8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001ecc:	4013      	ands	r3, r2
 8001ece:	638b      	str	r3, [r1, #56]	; 0x38
}
 8001ed0:	bf00      	nop
 8001ed2:	370c      	adds	r7, #12
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bc80      	pop	{r7}
 8001ed8:	4770      	bx	lr
	...

08001edc <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b083      	sub	sp, #12
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001ee4:	4b06      	ldr	r3, [pc, #24]	; (8001f00 <LL_EXTI_EnableIT_0_31+0x24>)
 8001ee6:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001eea:	4905      	ldr	r1, [pc, #20]	; (8001f00 <LL_EXTI_EnableIT_0_31+0x24>)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8001ef4:	bf00      	nop
 8001ef6:	370c      	adds	r7, #12
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bc80      	pop	{r7}
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop
 8001f00:	58000800 	.word	0x58000800

08001f04 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b082      	sub	sp, #8
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 8001f0c:	4a07      	ldr	r2, [pc, #28]	; (8001f2c <vcom_Init+0x28>)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 8001f12:	f7fe ffe7 	bl	8000ee4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001f16:	f7ff fed7 	bl	8001cc8 <MX_USART2_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_27);
 8001f1a:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8001f1e:	f7ff ffdd 	bl	8001edc <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 8001f22:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	3708      	adds	r7, #8
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	20000108 	.word	0x20000108

08001f30 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART2_FORCE_RESET();
 8001f34:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001f38:	f7ff ffac 	bl	8001e94 <LL_APB1_GRP1_ForceReset>
  __HAL_RCC_USART2_RELEASE_RESET();
 8001f3c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001f40:	f7ff ffb9 	bl	8001eb6 <LL_APB1_GRP1_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart2);
 8001f44:	4804      	ldr	r0, [pc, #16]	; (8001f58 <vcom_DeInit+0x28>)
 8001f46:	f7ff ff85 	bl	8001e54 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 8001f4a:	200f      	movs	r0, #15
 8001f4c:	f001 fad3 	bl	80034f6 <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 8001f50:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	200014b4 	.word	0x200014b4

08001f5c <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b082      	sub	sp, #8
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
 8001f64:	460b      	mov	r3, r1
 8001f66:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart2, p_data, size);
 8001f68:	887b      	ldrh	r3, [r7, #2]
 8001f6a:	461a      	mov	r2, r3
 8001f6c:	6879      	ldr	r1, [r7, #4]
 8001f6e:	4804      	ldr	r0, [pc, #16]	; (8001f80 <vcom_Trace_DMA+0x24>)
 8001f70:	f004 fdd4 	bl	8006b1c <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 8001f74:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	3708      	adds	r7, #8
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	200014b4 	.word	0x200014b4

08001f84 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b084      	sub	sp, #16
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8001f8c:	4a19      	ldr	r2, [pc, #100]	; (8001ff4 <vcom_ReceiveInit+0x70>)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8001f92:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001f96:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 8001f98:	f107 0308 	add.w	r3, r7, #8
 8001f9c:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001fa0:	4815      	ldr	r0, [pc, #84]	; (8001ff8 <vcom_ReceiveInit+0x74>)
 8001fa2:	f006 fc82 	bl	80088aa <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_BUSY) == SET);
 8001fa6:	bf00      	nop
 8001fa8:	4b13      	ldr	r3, [pc, #76]	; (8001ff8 <vcom_ReceiveInit+0x74>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	69db      	ldr	r3, [r3, #28]
 8001fae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fb2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fb6:	d0f7      	beq.n	8001fa8 <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_REACK) == RESET);
 8001fb8:	bf00      	nop
 8001fba:	4b0f      	ldr	r3, [pc, #60]	; (8001ff8 <vcom_ReceiveInit+0x74>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	69db      	ldr	r3, [r3, #28]
 8001fc0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fc4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001fc8:	d1f7      	bne.n	8001fba <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_WUF);
 8001fca:	4b0b      	ldr	r3, [pc, #44]	; (8001ff8 <vcom_ReceiveInit+0x74>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	689a      	ldr	r2, [r3, #8]
 8001fd0:	4b09      	ldr	r3, [pc, #36]	; (8001ff8 <vcom_ReceiveInit+0x74>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8001fd8:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart2);
 8001fda:	4807      	ldr	r0, [pc, #28]	; (8001ff8 <vcom_ReceiveInit+0x74>)
 8001fdc:	f006 fcc0 	bl	8008960 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart2, &charRx, 1);
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	4906      	ldr	r1, [pc, #24]	; (8001ffc <vcom_ReceiveInit+0x78>)
 8001fe4:	4804      	ldr	r0, [pc, #16]	; (8001ff8 <vcom_ReceiveInit+0x74>)
 8001fe6:	f004 fd43 	bl	8006a70 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 8001fea:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	3710      	adds	r7, #16
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	2000010c 	.word	0x2000010c
 8001ff8:	200014b4 	.word	0x200014b4
 8001ffc:	20001544 	.word	0x20001544

08002000 <vcom_Resume>:

void vcom_Resume(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost UART settings*/
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002004:	4808      	ldr	r0, [pc, #32]	; (8002028 <vcom_Resume+0x28>)
 8002006:	f004 fce2 	bl	80069ce <HAL_UART_Init>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	d001      	beq.n	8002014 <vcom_Resume+0x14>
  {
    Error_Handler();
 8002010:	f7ff f84e 	bl	80010b0 <Error_Handler>
  }

  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002014:	4805      	ldr	r0, [pc, #20]	; (800202c <vcom_Resume+0x2c>)
 8002016:	f001 fa89 	bl	800352c <HAL_DMA_Init>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d001      	beq.n	8002024 <vcom_Resume+0x24>
  {
    Error_Handler();
 8002020:	f7ff f846 	bl	80010b0 <Error_Handler>
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 8002024:	bf00      	nop
 8002026:	bd80      	pop	{r7, pc}
 8002028:	200014b4 	.word	0x200014b4
 800202c:	20001454 	.word	0x20001454

08002030 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart2)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  TxCpltCallback(NULL);
 8002038:	4b03      	ldr	r3, [pc, #12]	; (8002048 <HAL_UART_TxCpltCallback+0x18>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	2000      	movs	r0, #0
 800203e:	4798      	blx	r3
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 8002040:	bf00      	nop
 8002042:	3708      	adds	r7, #8
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}
 8002048:	20000108 	.word	0x20000108

0800204c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart2)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b082      	sub	sp, #8
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart2->ErrorCode))
 8002054:	4b0b      	ldr	r3, [pc, #44]	; (8002084 <HAL_UART_RxCpltCallback+0x38>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d00a      	beq.n	8002072 <HAL_UART_RxCpltCallback+0x26>
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002062:	2b00      	cmp	r3, #0
 8002064:	d105      	bne.n	8002072 <HAL_UART_RxCpltCallback+0x26>
  {
    RxCpltCallback(&charRx, 1, 0);
 8002066:	4b07      	ldr	r3, [pc, #28]	; (8002084 <HAL_UART_RxCpltCallback+0x38>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	2200      	movs	r2, #0
 800206c:	2101      	movs	r1, #1
 800206e:	4806      	ldr	r0, [pc, #24]	; (8002088 <HAL_UART_RxCpltCallback+0x3c>)
 8002070:	4798      	blx	r3
  }
  HAL_UART_Receive_IT(huart2, &charRx, 1);
 8002072:	2201      	movs	r2, #1
 8002074:	4904      	ldr	r1, [pc, #16]	; (8002088 <HAL_UART_RxCpltCallback+0x3c>)
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	f004 fcfa 	bl	8006a70 <HAL_UART_Receive_IT>
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 800207c:	bf00      	nop
 800207e:	3708      	adds	r7, #8
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}
 8002084:	2000010c 	.word	0x2000010c
 8002088:	20001544 	.word	0x20001544

0800208c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800208c:	480d      	ldr	r0, [pc, #52]	; (80020c4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800208e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002090:	f7ff fba8 	bl	80017e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002094:	480c      	ldr	r0, [pc, #48]	; (80020c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002096:	490d      	ldr	r1, [pc, #52]	; (80020cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8002098:	4a0d      	ldr	r2, [pc, #52]	; (80020d0 <LoopForever+0xe>)
  movs r3, #0
 800209a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800209c:	e002      	b.n	80020a4 <LoopCopyDataInit>

0800209e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800209e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020a2:	3304      	adds	r3, #4

080020a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020a8:	d3f9      	bcc.n	800209e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020aa:	4a0a      	ldr	r2, [pc, #40]	; (80020d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80020ac:	4c0a      	ldr	r4, [pc, #40]	; (80020d8 <LoopForever+0x16>)
  movs r3, #0
 80020ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020b0:	e001      	b.n	80020b6 <LoopFillZerobss>

080020b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020b4:	3204      	adds	r2, #4

080020b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020b8:	d3fb      	bcc.n	80020b2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80020ba:	f017 f885 	bl	80191c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80020be:	f7fe ff90 	bl	8000fe2 <main>

080020c2 <LoopForever>:

LoopForever:
    b LoopForever
 80020c2:	e7fe      	b.n	80020c2 <LoopForever>
  ldr   r0, =_estack
 80020c4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80020c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020cc:	200000e4 	.word	0x200000e4
  ldr r2, =_sidata
 80020d0:	08019d24 	.word	0x08019d24
  ldr r2, =_sbss
 80020d4:	200000e4 	.word	0x200000e4
  ldr r4, =_ebss
 80020d8:	200015e8 	.word	0x200015e8

080020dc <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80020dc:	e7fe      	b.n	80020dc <ADC_IRQHandler>
	...

080020e0 <LL_DBGMCU_EnableDBGSleepMode>:
{
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 80020e4:	4b04      	ldr	r3, [pc, #16]	; (80020f8 <LL_DBGMCU_EnableDBGSleepMode+0x18>)
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	4a03      	ldr	r2, [pc, #12]	; (80020f8 <LL_DBGMCU_EnableDBGSleepMode+0x18>)
 80020ea:	f043 0301 	orr.w	r3, r3, #1
 80020ee:	6053      	str	r3, [r2, #4]
}
 80020f0:	bf00      	nop
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bc80      	pop	{r7}
 80020f6:	4770      	bx	lr
 80020f8:	e0042000 	.word	0xe0042000

080020fc <LL_DBGMCU_DisableDBGSleepMode>:
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8002100:	4b04      	ldr	r3, [pc, #16]	; (8002114 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	4a03      	ldr	r2, [pc, #12]	; (8002114 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 8002106:	f023 0301 	bic.w	r3, r3, #1
 800210a:	6053      	str	r3, [r2, #4]
}
 800210c:	bf00      	nop
 800210e:	46bd      	mov	sp, r7
 8002110:	bc80      	pop	{r7}
 8002112:	4770      	bx	lr
 8002114:	e0042000 	.word	0xe0042000

08002118 <LL_DBGMCU_EnableDBGStopMode>:
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 800211c:	4b04      	ldr	r3, [pc, #16]	; (8002130 <LL_DBGMCU_EnableDBGStopMode+0x18>)
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	4a03      	ldr	r2, [pc, #12]	; (8002130 <LL_DBGMCU_EnableDBGStopMode+0x18>)
 8002122:	f043 0302 	orr.w	r3, r3, #2
 8002126:	6053      	str	r3, [r2, #4]
}
 8002128:	bf00      	nop
 800212a:	46bd      	mov	sp, r7
 800212c:	bc80      	pop	{r7}
 800212e:	4770      	bx	lr
 8002130:	e0042000 	.word	0xe0042000

08002134 <LL_DBGMCU_DisableDBGStopMode>:
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8002138:	4b04      	ldr	r3, [pc, #16]	; (800214c <LL_DBGMCU_DisableDBGStopMode+0x18>)
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	4a03      	ldr	r2, [pc, #12]	; (800214c <LL_DBGMCU_DisableDBGStopMode+0x18>)
 800213e:	f023 0302 	bic.w	r3, r3, #2
 8002142:	6053      	str	r3, [r2, #4]
}
 8002144:	bf00      	nop
 8002146:	46bd      	mov	sp, r7
 8002148:	bc80      	pop	{r7}
 800214a:	4770      	bx	lr
 800214c:	e0042000 	.word	0xe0042000

08002150 <LL_DBGMCU_EnableDBGStandbyMode>:
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8002154:	4b04      	ldr	r3, [pc, #16]	; (8002168 <LL_DBGMCU_EnableDBGStandbyMode+0x18>)
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	4a03      	ldr	r2, [pc, #12]	; (8002168 <LL_DBGMCU_EnableDBGStandbyMode+0x18>)
 800215a:	f043 0304 	orr.w	r3, r3, #4
 800215e:	6053      	str	r3, [r2, #4]
}
 8002160:	bf00      	nop
 8002162:	46bd      	mov	sp, r7
 8002164:	bc80      	pop	{r7}
 8002166:	4770      	bx	lr
 8002168:	e0042000 	.word	0xe0042000

0800216c <LL_DBGMCU_DisableDBGStandbyMode>:
{
 800216c:	b480      	push	{r7}
 800216e:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8002170:	4b04      	ldr	r3, [pc, #16]	; (8002184 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	4a03      	ldr	r2, [pc, #12]	; (8002184 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8002176:	f023 0304 	bic.w	r3, r3, #4
 800217a:	6053      	str	r3, [r2, #4]
}
 800217c:	bf00      	nop
 800217e:	46bd      	mov	sp, r7
 8002180:	bc80      	pop	{r7}
 8002182:	4770      	bx	lr
 8002184:	e0042000 	.word	0xe0042000

08002188 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800218e:	2300      	movs	r3, #0
 8002190:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002192:	2003      	movs	r0, #3
 8002194:	f001 f97c 	bl	8003490 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002198:	f003 f8c4 	bl	8005324 <HAL_RCC_GetHCLKFreq>
 800219c:	4603      	mov	r3, r0
 800219e:	4a09      	ldr	r2, [pc, #36]	; (80021c4 <HAL_Init+0x3c>)
 80021a0:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80021a2:	200f      	movs	r0, #15
 80021a4:	f000 f810 	bl	80021c8 <HAL_InitTick>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d002      	beq.n	80021b4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80021ae:	2301      	movs	r3, #1
 80021b0:	71fb      	strb	r3, [r7, #7]
 80021b2:	e001      	b.n	80021b8 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80021b4:	f7ff f875 	bl	80012a2 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80021b8:	79fb      	ldrb	r3, [r7, #7]
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	3708      	adds	r7, #8
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	20000000 	.word	0x20000000

080021c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b084      	sub	sp, #16
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80021d0:	2300      	movs	r3, #0
 80021d2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80021d4:	4b17      	ldr	r3, [pc, #92]	; (8002234 <HAL_InitTick+0x6c>)
 80021d6:	781b      	ldrb	r3, [r3, #0]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d024      	beq.n	8002226 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
#ifdef CORE_CM0PLUS
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLK2Freq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
#else
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80021dc:	f003 f8a2 	bl	8005324 <HAL_RCC_GetHCLKFreq>
 80021e0:	4602      	mov	r2, r0
 80021e2:	4b14      	ldr	r3, [pc, #80]	; (8002234 <HAL_InitTick+0x6c>)
 80021e4:	781b      	ldrb	r3, [r3, #0]
 80021e6:	4619      	mov	r1, r3
 80021e8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021ec:	fbb3 f3f1 	udiv	r3, r3, r1
 80021f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80021f4:	4618      	mov	r0, r3
 80021f6:	f001 f98c 	bl	8003512 <HAL_SYSTICK_Config>
 80021fa:	4603      	mov	r3, r0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d10f      	bne.n	8002220 <HAL_InitTick+0x58>
#endif
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2b0f      	cmp	r3, #15
 8002204:	d809      	bhi.n	800221a <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002206:	2200      	movs	r2, #0
 8002208:	6879      	ldr	r1, [r7, #4]
 800220a:	f04f 30ff 	mov.w	r0, #4294967295
 800220e:	f001 f94a 	bl	80034a6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002212:	4a09      	ldr	r2, [pc, #36]	; (8002238 <HAL_InitTick+0x70>)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6013      	str	r3, [r2, #0]
 8002218:	e007      	b.n	800222a <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	73fb      	strb	r3, [r7, #15]
 800221e:	e004      	b.n	800222a <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002220:	2301      	movs	r3, #1
 8002222:	73fb      	strb	r3, [r7, #15]
 8002224:	e001      	b.n	800222a <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800222a:	7bfb      	ldrb	r3, [r7, #15]
}
 800222c:	4618      	mov	r0, r3
 800222e:	3710      	adds	r7, #16
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}
 8002234:	20000008 	.word	0x20000008
 8002238:	20000004 	.word	0x20000004

0800223c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800223c:	b480      	push	{r7}
 800223e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002240:	4b05      	ldr	r3, [pc, #20]	; (8002258 <HAL_IncTick+0x1c>)
 8002242:	781b      	ldrb	r3, [r3, #0]
 8002244:	461a      	mov	r2, r3
 8002246:	4b05      	ldr	r3, [pc, #20]	; (800225c <HAL_IncTick+0x20>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4413      	add	r3, r2
 800224c:	4a03      	ldr	r2, [pc, #12]	; (800225c <HAL_IncTick+0x20>)
 800224e:	6013      	str	r3, [r2, #0]
}
 8002250:	bf00      	nop
 8002252:	46bd      	mov	sp, r7
 8002254:	bc80      	pop	{r7}
 8002256:	4770      	bx	lr
 8002258:	20000008 	.word	0x20000008
 800225c:	20001548 	.word	0x20001548

08002260 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002264:	4b04      	ldr	r3, [pc, #16]	; (8002278 <HAL_SuspendTick+0x18>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a03      	ldr	r2, [pc, #12]	; (8002278 <HAL_SuspendTick+0x18>)
 800226a:	f023 0302 	bic.w	r3, r3, #2
 800226e:	6013      	str	r3, [r2, #0]
}
 8002270:	bf00      	nop
 8002272:	46bd      	mov	sp, r7
 8002274:	bc80      	pop	{r7}
 8002276:	4770      	bx	lr
 8002278:	e000e010 	.word	0xe000e010

0800227c <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002280:	4b04      	ldr	r3, [pc, #16]	; (8002294 <HAL_ResumeTick+0x18>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a03      	ldr	r2, [pc, #12]	; (8002294 <HAL_ResumeTick+0x18>)
 8002286:	f043 0302 	orr.w	r3, r3, #2
 800228a:	6013      	str	r3, [r2, #0]
}
 800228c:	bf00      	nop
 800228e:	46bd      	mov	sp, r7
 8002290:	bc80      	pop	{r7}
 8002292:	4770      	bx	lr
 8002294:	e000e010 	.word	0xe000e010

08002298 <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 800229c:	4b02      	ldr	r3, [pc, #8]	; (80022a8 <HAL_GetUIDw0+0x10>)
 800229e:	681b      	ldr	r3, [r3, #0]
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bc80      	pop	{r7}
 80022a6:	4770      	bx	lr
 80022a8:	1fff7590 	.word	0x1fff7590

080022ac <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 80022ac:	b480      	push	{r7}
 80022ae:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 80022b0:	4b02      	ldr	r3, [pc, #8]	; (80022bc <HAL_GetUIDw1+0x10>)
 80022b2:	681b      	ldr	r3, [r3, #0]
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bc80      	pop	{r7}
 80022ba:	4770      	bx	lr
 80022bc:	1fff7594 	.word	0x1fff7594

080022c0 <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 80022c0:	b480      	push	{r7}
 80022c2:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 80022c4:	4b02      	ldr	r3, [pc, #8]	; (80022d0 <HAL_GetUIDw2+0x10>)
 80022c6:	681b      	ldr	r3, [r3, #0]
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bc80      	pop	{r7}
 80022ce:	4770      	bx	lr
 80022d0:	1fff7598 	.word	0x1fff7598

080022d4 <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 80022d8:	f7ff ff02 	bl	80020e0 <LL_DBGMCU_EnableDBGSleepMode>
}
 80022dc:	bf00      	nop
 80022de:	bd80      	pop	{r7, pc}

080022e0 <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGSleepMode();
 80022e4:	f7ff ff0a 	bl	80020fc <LL_DBGMCU_DisableDBGSleepMode>
}
 80022e8:	bf00      	nop
 80022ea:	bd80      	pop	{r7, pc}

080022ec <HAL_DBGMCU_EnableDBGStopMode>:
  * @note  This functionality does not influence CPU2 operation, CPU2 cannot be debugged
  *        in Stop mode even when this bit is enabled
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 80022f0:	f7ff ff12 	bl	8002118 <LL_DBGMCU_EnableDBGStopMode>
}
 80022f4:	bf00      	nop
 80022f6:	bd80      	pop	{r7, pc}

080022f8 <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStopMode();
 80022fc:	f7ff ff1a 	bl	8002134 <LL_DBGMCU_DisableDBGStopMode>
}
 8002300:	bf00      	nop
 8002302:	bd80      	pop	{r7, pc}

08002304 <HAL_DBGMCU_EnableDBGStandbyMode>:
  * @note  This functionality does not influence CPU2 operation, CPU2 cannot be debugged
  *        in Standby mode even when this bit is enabled
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStandbyMode();
 8002308:	f7ff ff22 	bl	8002150 <LL_DBGMCU_EnableDBGStandbyMode>
}
 800230c:	bf00      	nop
 800230e:	bd80      	pop	{r7, pc}

08002310 <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStandbyMode();
 8002314:	f7ff ff2a 	bl	800216c <LL_DBGMCU_DisableDBGStandbyMode>
}
 8002318:	bf00      	nop
 800231a:	bd80      	pop	{r7, pc}

0800231c <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800231c:	b480      	push	{r7}
 800231e:	b083      	sub	sp, #12
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
 8002324:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	431a      	orrs	r2, r3
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	601a      	str	r2, [r3, #0]
}
 8002336:	bf00      	nop
 8002338:	370c      	adds	r7, #12
 800233a:	46bd      	mov	sp, r7
 800233c:	bc80      	pop	{r7}
 800233e:	4770      	bx	lr

08002340 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002340:	b480      	push	{r7}
 8002342:	b083      	sub	sp, #12
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002350:	4618      	mov	r0, r3
 8002352:	370c      	adds	r7, #12
 8002354:	46bd      	mov	sp, r7
 8002356:	bc80      	pop	{r7}
 8002358:	4770      	bx	lr

0800235a <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800235a:	b480      	push	{r7}
 800235c:	b085      	sub	sp, #20
 800235e:	af00      	add	r7, sp, #0
 8002360:	60f8      	str	r0, [r7, #12]
 8002362:	60b9      	str	r1, [r7, #8]
 8002364:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	695a      	ldr	r2, [r3, #20]
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	f003 0304 	and.w	r3, r3, #4
 8002370:	2107      	movs	r1, #7
 8002372:	fa01 f303 	lsl.w	r3, r1, r3
 8002376:	43db      	mvns	r3, r3
 8002378:	401a      	ands	r2, r3
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	f003 0304 	and.w	r3, r3, #4
 8002380:	6879      	ldr	r1, [r7, #4]
 8002382:	fa01 f303 	lsl.w	r3, r1, r3
 8002386:	431a      	orrs	r2, r3
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 800238c:	bf00      	nop
 800238e:	3714      	adds	r7, #20
 8002390:	46bd      	mov	sp, r7
 8002392:	bc80      	pop	{r7}
 8002394:	4770      	bx	lr

08002396 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002396:	b480      	push	{r7}
 8002398:	b083      	sub	sp, #12
 800239a:	af00      	add	r7, sp, #0
 800239c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	68db      	ldr	r3, [r3, #12]
 80023a2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d101      	bne.n	80023ae <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80023aa:	2301      	movs	r3, #1
 80023ac:	e000      	b.n	80023b0 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80023ae:	2300      	movs	r3, #0
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	370c      	adds	r7, #12
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bc80      	pop	{r7}
 80023b8:	4770      	bx	lr

080023ba <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80023ba:	b480      	push	{r7}
 80023bc:	b085      	sub	sp, #20
 80023be:	af00      	add	r7, sp, #0
 80023c0:	60f8      	str	r0, [r7, #12]
 80023c2:	60b9      	str	r1, [r7, #8]
 80023c4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	f003 031f 	and.w	r3, r3, #31
 80023d0:	210f      	movs	r1, #15
 80023d2:	fa01 f303 	lsl.w	r3, r1, r3
 80023d6:	43db      	mvns	r3, r3
 80023d8:	401a      	ands	r2, r3
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	0e9b      	lsrs	r3, r3, #26
 80023de:	f003 010f 	and.w	r1, r3, #15
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	f003 031f 	and.w	r3, r3, #31
 80023e8:	fa01 f303 	lsl.w	r3, r1, r3
 80023ec:	431a      	orrs	r2, r3
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80023f2:	bf00      	nop
 80023f4:	3714      	adds	r7, #20
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bc80      	pop	{r7}
 80023fa:	4770      	bx	lr

080023fc <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b083      	sub	sp, #12
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
 8002404:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8002410:	431a      	orrs	r2, r3
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002416:	bf00      	nop
 8002418:	370c      	adds	r7, #12
 800241a:	46bd      	mov	sp, r7
 800241c:	bc80      	pop	{r7}
 800241e:	4770      	bx	lr

08002420 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002420:	b480      	push	{r7}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
 8002428:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8002434:	43db      	mvns	r3, r3
 8002436:	401a      	ands	r2, r3
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800243c:	bf00      	nop
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	bc80      	pop	{r7}
 8002444:	4770      	bx	lr

08002446 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8002446:	b480      	push	{r7}
 8002448:	b085      	sub	sp, #20
 800244a:	af00      	add	r7, sp, #0
 800244c:	60f8      	str	r0, [r7, #12]
 800244e:	60b9      	str	r1, [r7, #8]
 8002450:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	695a      	ldr	r2, [r3, #20]
 8002456:	68bb      	ldr	r3, [r7, #8]
 8002458:	021b      	lsls	r3, r3, #8
 800245a:	43db      	mvns	r3, r3
 800245c:	401a      	ands	r2, r3
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	0219      	lsls	r1, r3, #8
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	400b      	ands	r3, r1
 8002466:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 800246a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800246e:	431a      	orrs	r2, r3
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8002474:	bf00      	nop
 8002476:	3714      	adds	r7, #20
 8002478:	46bd      	mov	sp, r7
 800247a:	bc80      	pop	{r7}
 800247c:	4770      	bx	lr

0800247e <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800247e:	b480      	push	{r7}
 8002480:	b083      	sub	sp, #12
 8002482:	af00      	add	r7, sp, #0
 8002484:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	689b      	ldr	r3, [r3, #8]
 800248a:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800248e:	f023 0317 	bic.w	r3, r3, #23
 8002492:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800249a:	bf00      	nop
 800249c:	370c      	adds	r7, #12
 800249e:	46bd      	mov	sp, r7
 80024a0:	bc80      	pop	{r7}
 80024a2:	4770      	bx	lr

080024a4 <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b083      	sub	sp, #12
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80024b4:	f023 0317 	bic.w	r3, r3, #23
 80024b8:	687a      	ldr	r2, [r7, #4]
 80024ba:	6093      	str	r3, [r2, #8]
}
 80024bc:	bf00      	nop
 80024be:	370c      	adds	r7, #12
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bc80      	pop	{r7}
 80024c4:	4770      	bx	lr

080024c6 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80024c6:	b480      	push	{r7}
 80024c8:	b083      	sub	sp, #12
 80024ca:	af00      	add	r7, sp, #0
 80024cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	689b      	ldr	r3, [r3, #8]
 80024d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024d6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80024da:	d101      	bne.n	80024e0 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80024dc:	2301      	movs	r3, #1
 80024de:	e000      	b.n	80024e2 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80024e0:	2300      	movs	r3, #0
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	370c      	adds	r7, #12
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bc80      	pop	{r7}
 80024ea:	4770      	bx	lr

080024ec <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80024fc:	f023 0317 	bic.w	r3, r3, #23
 8002500:	f043 0201 	orr.w	r2, r3, #1
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002508:	bf00      	nop
 800250a:	370c      	adds	r7, #12
 800250c:	46bd      	mov	sp, r7
 800250e:	bc80      	pop	{r7}
 8002510:	4770      	bx	lr

08002512 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002512:	b480      	push	{r7}
 8002514:	b083      	sub	sp, #12
 8002516:	af00      	add	r7, sp, #0
 8002518:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	689b      	ldr	r3, [r3, #8]
 800251e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002522:	f023 0317 	bic.w	r3, r3, #23
 8002526:	f043 0202 	orr.w	r2, r3, #2
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800252e:	bf00      	nop
 8002530:	370c      	adds	r7, #12
 8002532:	46bd      	mov	sp, r7
 8002534:	bc80      	pop	{r7}
 8002536:	4770      	bx	lr

08002538 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	f003 0301 	and.w	r3, r3, #1
 8002548:	2b01      	cmp	r3, #1
 800254a:	d101      	bne.n	8002550 <LL_ADC_IsEnabled+0x18>
 800254c:	2301      	movs	r3, #1
 800254e:	e000      	b.n	8002552 <LL_ADC_IsEnabled+0x1a>
 8002550:	2300      	movs	r3, #0
}
 8002552:	4618      	mov	r0, r3
 8002554:	370c      	adds	r7, #12
 8002556:	46bd      	mov	sp, r7
 8002558:	bc80      	pop	{r7}
 800255a:	4770      	bx	lr

0800255c <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800255c:	b480      	push	{r7}
 800255e:	b083      	sub	sp, #12
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	f003 0302 	and.w	r3, r3, #2
 800256c:	2b02      	cmp	r3, #2
 800256e:	d101      	bne.n	8002574 <LL_ADC_IsDisableOngoing+0x18>
 8002570:	2301      	movs	r3, #1
 8002572:	e000      	b.n	8002576 <LL_ADC_IsDisableOngoing+0x1a>
 8002574:	2300      	movs	r3, #0
}
 8002576:	4618      	mov	r0, r3
 8002578:	370c      	adds	r7, #12
 800257a:	46bd      	mov	sp, r7
 800257c:	bc80      	pop	{r7}
 800257e:	4770      	bx	lr

08002580 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002580:	b480      	push	{r7}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002590:	f023 0317 	bic.w	r3, r3, #23
 8002594:	f043 0204 	orr.w	r2, r3, #4
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800259c:	bf00      	nop
 800259e:	370c      	adds	r7, #12
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bc80      	pop	{r7}
 80025a4:	4770      	bx	lr

080025a6 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80025a6:	b480      	push	{r7}
 80025a8:	b083      	sub	sp, #12
 80025aa:	af00      	add	r7, sp, #0
 80025ac:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80025b6:	f023 0317 	bic.w	r3, r3, #23
 80025ba:	f043 0210 	orr.w	r2, r3, #16
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80025c2:	bf00      	nop
 80025c4:	370c      	adds	r7, #12
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bc80      	pop	{r7}
 80025ca:	4770      	bx	lr

080025cc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b083      	sub	sp, #12
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	f003 0304 	and.w	r3, r3, #4
 80025dc:	2b04      	cmp	r3, #4
 80025de:	d101      	bne.n	80025e4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80025e0:	2301      	movs	r3, #1
 80025e2:	e000      	b.n	80025e6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80025e4:	2300      	movs	r3, #0
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	370c      	adds	r7, #12
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bc80      	pop	{r7}
 80025ee:	4770      	bx	lr

080025f0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b088      	sub	sp, #32
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025f8:	2300      	movs	r3, #0
 80025fa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR1 = 0UL;
 80025fc:	2300      	movs	r3, #0
 80025fe:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8002600:	2300      	movs	r3, #0
 8002602:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002604:	2300      	movs	r3, #0
 8002606:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if (hadc == NULL)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d101      	bne.n	8002612 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	e1ae      	b.n	8002970 <HAL_ADC_Init+0x380>
    assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
    assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
  }
  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	691b      	ldr	r3, [r3, #16]
 8002616:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800261c:	2b00      	cmp	r3, #0
 800261e:	d109      	bne.n	8002634 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	f7fe fb1d 	bl	8000c60 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2200      	movs	r2, #0
 800262a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2200      	movs	r2, #0
 8002630:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4618      	mov	r0, r3
 800263a:	f7ff ff44 	bl	80024c6 <LL_ADC_IsInternalRegulatorEnabled>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d115      	bne.n	8002670 <HAL_ADC_Init+0x80>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4618      	mov	r0, r3
 800264a:	f7ff ff18 	bl	800247e <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800264e:	4b9b      	ldr	r3, [pc, #620]	; (80028bc <HAL_ADC_Init+0x2cc>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	099b      	lsrs	r3, r3, #6
 8002654:	4a9a      	ldr	r2, [pc, #616]	; (80028c0 <HAL_ADC_Init+0x2d0>)
 8002656:	fba2 2303 	umull	r2, r3, r2, r3
 800265a:	099b      	lsrs	r3, r3, #6
 800265c:	3301      	adds	r3, #1
 800265e:	005b      	lsls	r3, r3, #1
 8002660:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002662:	e002      	b.n	800266a <HAL_ADC_Init+0x7a>
    {
      wait_loop_index--;
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	3b01      	subs	r3, #1
 8002668:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800266a:	68bb      	ldr	r3, [r7, #8]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d1f9      	bne.n	8002664 <HAL_ADC_Init+0x74>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4618      	mov	r0, r3
 8002676:	f7ff ff26 	bl	80024c6 <LL_ADC_IsInternalRegulatorEnabled>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d10d      	bne.n	800269c <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002684:	f043 0210 	orr.w	r2, r3, #16
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002690:	f043 0201 	orr.w	r2, r3, #1
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4618      	mov	r0, r3
 80026a2:	f7ff ff93 	bl	80025cc <LL_ADC_REG_IsConversionOngoing>
 80026a6:	60f8      	str	r0, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026ac:	f003 0310 	and.w	r3, r3, #16
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	f040 8154 	bne.w	800295e <HAL_ADC_Init+0x36e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	f040 8150 	bne.w	800295e <HAL_ADC_Init+0x36e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026c2:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80026c6:	f043 0202 	orr.w	r2, r3, #2
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - Oversampling                                                        */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4618      	mov	r0, r3
 80026d4:	f7ff ff30 	bl	8002538 <LL_ADC_IsEnabled>
 80026d8:	4603      	mov	r3, r0
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d14f      	bne.n	800277e <HAL_ADC_Init+0x18e>
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	68db      	ldr	r3, [r3, #12]
 80026e4:	f023 0118 	bic.w	r1, r3, #24
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	689a      	ldr	r2, [r3, #8]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	430a      	orrs	r2, r1
 80026f2:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES,
                 hadc->Init.Resolution);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                   hadc->Init.TriggerFrequencyMode
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002700:	4313      	orrs	r3, r2
 8002702:	697a      	ldr	r2, [r7, #20]
 8002704:	4313      	orrs	r3, r2
 8002706:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800270e:	2b01      	cmp	r3, #1
 8002710:	d111      	bne.n	8002736 <HAL_ADC_Init+0x146>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                     hadc->Init.Oversampling.Ratio         |
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800271e:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8002724:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 800272a:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	4313      	orrs	r3, r2
 8002730:	f043 0301 	orr.w	r3, r3, #1
 8002734:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	691a      	ldr	r2, [r3, #16]
 800273c:	4b61      	ldr	r3, [pc, #388]	; (80028c4 <HAL_ADC_Init+0x2d4>)
 800273e:	4013      	ands	r3, r2
 8002740:	687a      	ldr	r2, [r7, #4]
 8002742:	6812      	ldr	r2, [r2, #0]
 8002744:	6979      	ldr	r1, [r7, #20]
 8002746:	430b      	orrs	r3, r1
 8002748:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8002752:	d014      	beq.n	800277e <HAL_ADC_Init+0x18e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002758:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800275c:	d00f      	beq.n	800277e <HAL_ADC_Init+0x18e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002762:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002766:	d00a      	beq.n	800277e <HAL_ADC_Init+0x18e>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 8002768:	4b57      	ldr	r3, [pc, #348]	; (80028c8 <HAL_ADC_Init+0x2d8>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f423 1270 	bic.w	r2, r3, #3932160	; 0x3c0000
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002778:	4953      	ldr	r1, [pc, #332]	; (80028c8 <HAL_ADC_Init+0x2d8>)
 800277a:	4313      	orrs	r3, r2
 800277c:	600b      	str	r3, [r1, #0]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	7e1b      	ldrb	r3, [r3, #24]
 8002782:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	7e5b      	ldrb	r3, [r3, #25]
 8002788:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800278a:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	7e9b      	ldrb	r3, [r3, #26]
 8002790:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002792:	4313      	orrs	r3, r2
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002794:	687a      	ldr	r2, [r7, #4]
 8002796:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002798:	2a00      	cmp	r2, #0
 800279a:	d002      	beq.n	80027a2 <HAL_ADC_Init+0x1b2>
 800279c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80027a0:	e000      	b.n	80027a4 <HAL_ADC_Init+0x1b4>
 80027a2:	2200      	movs	r2, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80027a4:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                           |
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80027aa:	431a      	orrs	r2, r3
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	691b      	ldr	r3, [r3, #16]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	da04      	bge.n	80027be <HAL_ADC_Init+0x1ce>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	691b      	ldr	r3, [r3, #16]
 80027b8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80027bc:	e001      	b.n	80027c2 <HAL_ADC_Init+0x1d2>
 80027be:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
                 hadc->Init.DataAlign                                           |
 80027c2:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80027ca:	005b      	lsls	r3, r3, #1
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80027cc:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80027ce:	69ba      	ldr	r2, [r7, #24]
 80027d0:	4313      	orrs	r3, r2
 80027d2:	61bb      	str	r3, [r7, #24]

    /* Update setting of discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027da:	2b01      	cmp	r3, #1
 80027dc:	d114      	bne.n	8002808 <HAL_ADC_Init+0x218>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	7e9b      	ldrb	r3, [r3, #26]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d104      	bne.n	80027f0 <HAL_ADC_Init+0x200>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80027e6:	69bb      	ldr	r3, [r7, #24]
 80027e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027ec:	61bb      	str	r3, [r7, #24]
 80027ee:	e00b      	b.n	8002808 <HAL_ADC_Init+0x218>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */

        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027f4:	f043 0220 	orr.w	r2, r3, #32
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002800:	f043 0201 	orr.w	r2, r3, #1
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800280c:	2b00      	cmp	r3, #0
 800280e:	d009      	beq.n	8002824 <HAL_ADC_Init+0x234>
    {
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002814:	f403 72e0 	and.w	r2, r3, #448	; 0x1c0
                   hadc->Init.ExternalTrigConvEdge);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800281c:	4313      	orrs	r3, r2
 800281e:	69ba      	ldr	r2, [r7, #24]
 8002820:	4313      	orrs	r3, r2
 8002822:	61bb      	str	r3, [r7, #24]
    }

    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR1,
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	68db      	ldr	r3, [r3, #12]
 800282a:	f423 33fe 	bic.w	r3, r3, #130048	; 0x1fc00
 800282e:	f423 73f3 	bic.w	r3, r3, #486	; 0x1e6
 8002832:	687a      	ldr	r2, [r7, #4]
 8002834:	6812      	ldr	r2, [r2, #0]
 8002836:	69b9      	ldr	r1, [r7, #24]
 8002838:	430b      	orrs	r3, r1
 800283a:	60d3      	str	r3, [r2, #12]
               ADC_CFGR1_ALIGN   |
               ADC_CFGR1_SCANDIR |
               ADC_CFGR1_DMACFG,
               tmpCFGR1);

    MODIFY_REG(hadc->Instance->CFGR2,
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	691a      	ldr	r2, [r3, #16]
 8002842:	4b22      	ldr	r3, [pc, #136]	; (80028cc <HAL_ADC_Init+0x2dc>)
 8002844:	4013      	ands	r3, r2
 8002846:	687a      	ldr	r2, [r7, #4]
 8002848:	6812      	ldr	r2, [r2, #0]
 800284a:	6979      	ldr	r1, [r7, #20]
 800284c:	430b      	orrs	r3, r1
 800284e:	6113      	str	r3, [r2, #16]
               ADC_CFGR2_OVSS   |
               ADC_CFGR2_TOVS,
               tmpCFGR2);

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6818      	ldr	r0, [r3, #0]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002858:	461a      	mov	r2, r3
 800285a:	2100      	movs	r1, #0
 800285c:	f7ff fd7d 	bl	800235a <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6818      	ldr	r0, [r3, #0]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002868:	461a      	mov	r2, r3
 800286a:	4919      	ldr	r1, [pc, #100]	; (80028d0 <HAL_ADC_Init+0x2e0>)
 800286c:	f7ff fd75 	bl	800235a <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	691b      	ldr	r3, [r3, #16]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d108      	bne.n	800288a <HAL_ADC_Init+0x29a>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f062 020f 	orn	r2, r2, #15
 8002886:	629a      	str	r2, [r3, #40]	; 0x28
 8002888:	e044      	b.n	8002914 <HAL_ADC_Init+0x324>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	691b      	ldr	r3, [r3, #16]
 800288e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002892:	d13f      	bne.n	8002914 <HAL_ADC_Init+0x324>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;

      /* Parse all ranks from 1 to 8 */
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8002894:	2300      	movs	r3, #0
 8002896:	613b      	str	r3, [r7, #16]
 8002898:	e00c      	b.n	80028b4 <HAL_ADC_Init+0x2c4>
      {
        /* Check each sequencer rank until value of end of sequence */
        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	009b      	lsls	r3, r3, #2
 80028a2:	fa22 f303 	lsr.w	r3, r2, r3
 80028a6:	f003 030f 	and.w	r3, r3, #15
 80028aa:	2b0f      	cmp	r3, #15
 80028ac:	d012      	beq.n	80028d4 <HAL_ADC_Init+0x2e4>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	3301      	adds	r3, #1
 80028b2:	613b      	str	r3, [r7, #16]
 80028b4:	693b      	ldr	r3, [r7, #16]
 80028b6:	2b07      	cmp	r3, #7
 80028b8:	d9ef      	bls.n	800289a <HAL_ADC_Init+0x2aa>
 80028ba:	e00c      	b.n	80028d6 <HAL_ADC_Init+0x2e6>
 80028bc:	20000000 	.word	0x20000000
 80028c0:	053e2d63 	.word	0x053e2d63
 80028c4:	1ffffc02 	.word	0x1ffffc02
 80028c8:	40012708 	.word	0x40012708
 80028cc:	dffffc02 	.word	0xdffffc02
 80028d0:	03ffff04 	.word	0x03ffff04
            ADC_CHSELR_SQ1)
        {
          break;
 80028d4:	bf00      	nop
        }
      }

      if (ADCGroupRegularSequencerRanksCount == 1UL)
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	2b01      	cmp	r3, #1
 80028da:	d108      	bne.n	80028ee <HAL_ADC_Init+0x2fe>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f062 020f 	orn	r2, r2, #15
 80028ea:	629a      	str	r2, [r3, #40]	; 0x28
 80028ec:	e012      	b.n	8002914 <HAL_ADC_Init+0x324>
        /*          therefore after the first call of "HAL_ADC_Init()",       */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	69db      	ldr	r3, [r3, #28]
 80028f8:	3b01      	subs	r3, #1
 80028fa:	009b      	lsls	r3, r3, #2
 80028fc:	f003 031c 	and.w	r3, r3, #28
 8002900:	f06f 020f 	mvn.w	r2, #15
 8002904:	fa02 f103 	lsl.w	r1, r2, r3
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	430a      	orrs	r2, r1
 8002912:	629a      	str	r2, [r3, #40]	; 0x28
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	68da      	ldr	r2, [r3, #12]
 800291a:	4b17      	ldr	r3, [pc, #92]	; (8002978 <HAL_ADC_Init+0x388>)
 800291c:	4013      	ands	r3, r2
 800291e:	69ba      	ldr	r2, [r7, #24]
 8002920:	429a      	cmp	r2, r3
 8002922:	d10b      	bne.n	800293c <HAL_ADC_Init+0x34c>
        == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2200      	movs	r2, #0
 8002928:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800292e:	f023 0303 	bic.w	r3, r3, #3
 8002932:	f043 0201 	orr.w	r2, r3, #1
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	659a      	str	r2, [r3, #88]	; 0x58
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 800293a:	e018      	b.n	800296e <HAL_ADC_Init+0x37e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002940:	f023 0312 	bic.w	r3, r3, #18
 8002944:	f043 0210 	orr.w	r2, r3, #16
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002950:	f043 0201 	orr.w	r2, r3, #1
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8002958:	2301      	movs	r3, #1
 800295a:	77fb      	strb	r3, [r7, #31]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 800295c:	e007      	b.n	800296e <HAL_ADC_Init+0x37e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002962:	f043 0210 	orr.w	r2, r3, #16
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	77fb      	strb	r3, [r7, #31]
  }

  return tmp_hal_status;
 800296e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002970:	4618      	mov	r0, r3
 8002972:	3720      	adds	r7, #32
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}
 8002978:	833fffe7 	.word	0x833fffe7

0800297c <HAL_ADC_DeInit>:
  *         common group is still running.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b084      	sub	sp, #16
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d101      	bne.n	800298e <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e06a      	b.n	8002a64 <HAL_ADC_DeInit+0xe8>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002992:	f043 0202 	orr.w	r2, r3, #2
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	659a      	str	r2, [r3, #88]	; 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800299a:	6878      	ldr	r0, [r7, #4]
 800299c:	f000 fabe 	bl	8002f1c <ADC_ConversionStop>
 80029a0:	4603      	mov	r3, r0
 80029a2:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80029a4:	7bfb      	ldrb	r3, [r7, #15]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d10f      	bne.n	80029ca <HAL_ADC_DeInit+0x4e>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80029aa:	6878      	ldr	r0, [r7, #4]
 80029ac:	f000 fb82 	bl	80030b4 <ADC_Disable>
 80029b0:	4603      	mov	r3, r0
 80029b2:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80029b4:	7bfb      	ldrb	r3, [r7, #15]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d102      	bne.n	80029c0 <HAL_ADC_DeInit+0x44>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2201      	movs	r2, #1
 80029be:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4618      	mov	r0, r3
 80029c6:	f7ff fd6d 	bl	80024a4 <LL_ADC_DisableInternalRegulator>
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	687a      	ldr	r2, [r7, #4]
 80029d2:	6812      	ldr	r2, [r2, #0]
 80029d4:	f423 7367 	bic.w	r3, r3, #924	; 0x39c
 80029d8:	f023 0303 	bic.w	r3, r3, #3
 80029dc:	6053      	str	r3, [r2, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f240 329f 	movw	r2, #927	; 0x39f
 80029e6:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	68d9      	ldr	r1, [r3, #12]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	4b1e      	ldr	r3, [pc, #120]	; (8002a6c <HAL_ADC_DeInit+0xf0>)
 80029f4:	400b      	ands	r3, r1
 80029f6:	60d3      	str	r3, [r2, #12]
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register CFGR2 */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	691a      	ldr	r2, [r3, #16]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 8002a06:	611a      	str	r2, [r3, #16]

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	695a      	ldr	r2, [r3, #20]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f022 0207 	bic.w	r2, r2, #7
 8002a16:	615a      	str	r2, [r3, #20]

  /* Reset register TR1 */
  hadc->Instance->TR1 &= ~(ADC_TR1_HT1 | ADC_TR1_LT1);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	6a1a      	ldr	r2, [r3, #32]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f002 22f0 	and.w	r2, r2, #4026593280	; 0xf000f000
 8002a26:	621a      	str	r2, [r3, #32]

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	2200      	movs	r2, #0
 8002a34:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset register CCR */
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 8002a36:	4b0e      	ldr	r3, [pc, #56]	; (8002a70 <HAL_ADC_DeInit+0xf4>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4a0d      	ldr	r2, [pc, #52]	; (8002a70 <HAL_ADC_DeInit+0xf4>)
 8002a3c:	f023 73fe 	bic.w	r3, r3, #33292288	; 0x1fc0000
 8002a40:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 8002a42:	6878      	ldr	r0, [r7, #4]
 8002a44:	f7fe f920 	bl	8000c88 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2200      	movs	r2, #0
 8002a52:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2200      	movs	r2, #0
 8002a58:	659a      	str	r2, [r3, #88]	; 0x58

  __HAL_UNLOCK(hadc);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return tmp_hal_status;
 8002a62:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	3710      	adds	r7, #16
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	833e0200 	.word	0x833e0200
 8002a70:	40012708 	.word	0x40012708

08002a74 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b084      	sub	sp, #16
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4618      	mov	r0, r3
 8002a82:	f7ff fda3 	bl	80025cc <LL_ADC_REG_IsConversionOngoing>
 8002a86:	4603      	mov	r3, r0
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d132      	bne.n	8002af2 <HAL_ADC_Start+0x7e>
  {
    __HAL_LOCK(hadc);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d101      	bne.n	8002a9a <HAL_ADC_Start+0x26>
 8002a96:	2302      	movs	r3, #2
 8002a98:	e02e      	b.n	8002af8 <HAL_ADC_Start+0x84>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002aa2:	6878      	ldr	r0, [r7, #4]
 8002aa4:	f000 fa80 	bl	8002fa8 <ADC_Enable>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002aac:	7bfb      	ldrb	r3, [r7, #15]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d11a      	bne.n	8002ae8 <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ab6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002aba:	f023 0301 	bic.w	r3, r3, #1
 8002abe:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	221c      	movs	r2, #28
 8002ad2:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f7ff fd4d 	bl	8002580 <LL_ADC_REG_StartConversion>
 8002ae6:	e006      	b.n	8002af6 <HAL_ADC_Start+0x82>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2200      	movs	r2, #0
 8002aec:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8002af0:	e001      	b.n	8002af6 <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002af2:	2302      	movs	r3, #2
 8002af4:	73fb      	strb	r3, [r7, #15]
  }

  return tmp_hal_status;
 8002af6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	3710      	adds	r7, #16
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}

08002b00 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b084      	sub	sp, #16
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002b0e:	2b01      	cmp	r3, #1
 8002b10:	d101      	bne.n	8002b16 <HAL_ADC_Stop+0x16>
 8002b12:	2302      	movs	r3, #2
 8002b14:	e022      	b.n	8002b5c <HAL_ADC_Stop+0x5c>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2201      	movs	r2, #1
 8002b1a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	f000 f9fc 	bl	8002f1c <ADC_ConversionStop>
 8002b24:	4603      	mov	r3, r0
 8002b26:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002b28:	7bfb      	ldrb	r3, [r7, #15]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d111      	bne.n	8002b52 <HAL_ADC_Stop+0x52>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002b2e:	6878      	ldr	r0, [r7, #4]
 8002b30:	f000 fac0 	bl	80030b4 <ADC_Disable>
 8002b34:	4603      	mov	r3, r0
 8002b36:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002b38:	7bfb      	ldrb	r3, [r7, #15]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d109      	bne.n	8002b52 <HAL_ADC_Stop+0x52>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b42:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b46:	f023 0301 	bic.w	r3, r3, #1
 8002b4a:	f043 0201 	orr.w	r2, r3, #1
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2200      	movs	r2, #0
 8002b56:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return tmp_hal_status;
 8002b5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3710      	adds	r7, #16
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}

08002b64 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b084      	sub	sp, #16
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
 8002b6c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	695b      	ldr	r3, [r3, #20]
 8002b72:	2b08      	cmp	r3, #8
 8002b74:	d102      	bne.n	8002b7c <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 8002b76:	2308      	movs	r3, #8
 8002b78:	60fb      	str	r3, [r7, #12]
 8002b7a:	e010      	b.n	8002b9e <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	68db      	ldr	r3, [r3, #12]
 8002b82:	f003 0301 	and.w	r3, r3, #1
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d007      	beq.n	8002b9a <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b8e:	f043 0220 	orr.w	r2, r3, #32
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	e077      	b.n	8002c8a <HAL_ADC_PollForConversion+0x126>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8002b9a:	2304      	movs	r3, #4
 8002b9c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002b9e:	f7fe fdab 	bl	80016f8 <HAL_GetTick>
 8002ba2:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8002ba4:	e021      	b.n	8002bea <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bac:	d01d      	beq.n	8002bea <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002bae:	f7fe fda3 	bl	80016f8 <HAL_GetTick>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	1ad3      	subs	r3, r2, r3
 8002bb8:	683a      	ldr	r2, [r7, #0]
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d302      	bcc.n	8002bc4 <HAL_ADC_PollForConversion+0x60>
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d112      	bne.n	8002bea <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	4013      	ands	r3, r2
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d10b      	bne.n	8002bea <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bd6:	f043 0204 	orr.w	r2, r3, #4
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	659a      	str	r2, [r3, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2200      	movs	r2, #0
 8002be2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

          return HAL_TIMEOUT;
 8002be6:	2303      	movs	r3, #3
 8002be8:	e04f      	b.n	8002c8a <HAL_ADC_PollForConversion+0x126>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	681a      	ldr	r2, [r3, #0]
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	4013      	ands	r3, r2
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d0d6      	beq.n	8002ba6 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bfc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f7ff fbc4 	bl	8002396 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d031      	beq.n	8002c78 <HAL_ADC_PollForConversion+0x114>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	7e9b      	ldrb	r3, [r3, #26]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d12d      	bne.n	8002c78 <HAL_ADC_PollForConversion+0x114>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0308 	and.w	r3, r3, #8
 8002c26:	2b08      	cmp	r3, #8
 8002c28:	d126      	bne.n	8002c78 <HAL_ADC_PollForConversion+0x114>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f7ff fccc 	bl	80025cc <LL_ADC_REG_IsConversionOngoing>
 8002c34:	4603      	mov	r3, r0
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d112      	bne.n	8002c60 <HAL_ADC_PollForConversion+0xfc>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	685a      	ldr	r2, [r3, #4]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f022 020c 	bic.w	r2, r2, #12
 8002c48:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c4e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002c52:	f023 0301 	bic.w	r3, r3, #1
 8002c56:	f043 0201 	orr.w	r2, r3, #1
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	659a      	str	r2, [r3, #88]	; 0x58
 8002c5e:	e00b      	b.n	8002c78 <HAL_ADC_PollForConversion+0x114>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c64:	f043 0220 	orr.w	r2, r3, #32
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c70:	f043 0201 	orr.w	r2, r3, #1
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	7e1b      	ldrb	r3, [r3, #24]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d103      	bne.n	8002c88 <HAL_ADC_PollForConversion+0x124>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	220c      	movs	r2, #12
 8002c86:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c88:	2300      	movs	r3, #0
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3710      	adds	r7, #16
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}

08002c92 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002c92:	b480      	push	{r7}
 8002c94:	b083      	sub	sp, #12
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	370c      	adds	r7, #12
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bc80      	pop	{r7}
 8002ca8:	4770      	bx	lr
	...

08002cac <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b088      	sub	sp, #32
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
 8002cb4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(pConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(pConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	691b      	ldr	r3, [r3, #16]
 8002cc2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	d101      	bne.n	8002cd4 <HAL_ADC_ConfigChannel+0x28>
 8002cd0:	2302      	movs	r3, #2
 8002cd2:	e110      	b.n	8002ef6 <HAL_ADC_ConfigChannel+0x24a>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f7ff fc73 	bl	80025cc <LL_ADC_REG_IsConversionOngoing>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	f040 80f7 	bne.w	8002edc <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	2b02      	cmp	r3, #2
 8002cf4:	f000 80b1 	beq.w	8002e5a <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	691b      	ldr	r3, [r3, #16]
 8002cfc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002d00:	d004      	beq.n	8002d0c <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002d06:	4a7e      	ldr	r2, [pc, #504]	; (8002f00 <HAL_ADC_ConfigChannel+0x254>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d108      	bne.n	8002d1e <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681a      	ldr	r2, [r3, #0]
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4619      	mov	r1, r3
 8002d16:	4610      	mov	r0, r2
 8002d18:	f7ff fb70 	bl	80023fc <LL_ADC_REG_SetSequencerChAdd>
 8002d1c:	e041      	b.n	8002da2 <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	f003 031f 	and.w	r3, r3, #31
 8002d2a:	210f      	movs	r1, #15
 8002d2c:	fa01 f303 	lsl.w	r3, r1, r3
 8002d30:	43db      	mvns	r3, r3
 8002d32:	401a      	ands	r2, r3
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d105      	bne.n	8002d4c <HAL_ADC_ConfigChannel+0xa0>
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	0e9b      	lsrs	r3, r3, #26
 8002d46:	f003 031f 	and.w	r3, r3, #31
 8002d4a:	e011      	b.n	8002d70 <HAL_ADC_ConfigChannel+0xc4>
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	fa93 f3a3 	rbit	r3, r3
 8002d58:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d101      	bne.n	8002d68 <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 8002d64:	2320      	movs	r3, #32
 8002d66:	e003      	b.n	8002d70 <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	fab3 f383 	clz	r3, r3
 8002d6e:	b2db      	uxtb	r3, r3
 8002d70:	6839      	ldr	r1, [r7, #0]
 8002d72:	6849      	ldr	r1, [r1, #4]
 8002d74:	f001 011f 	and.w	r1, r1, #31
 8002d78:	408b      	lsls	r3, r1
 8002d7a:	431a      	orrs	r2, r3
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	089b      	lsrs	r3, r3, #2
 8002d86:	1c5a      	adds	r2, r3, #1
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	69db      	ldr	r3, [r3, #28]
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d808      	bhi.n	8002da2 <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6818      	ldr	r0, [r3, #0]
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	6859      	ldr	r1, [r3, #4]
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	461a      	mov	r2, r3
 8002d9e:	f7ff fb0c 	bl	80023ba <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6818      	ldr	r0, [r3, #0]
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	6819      	ldr	r1, [r3, #0]
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	461a      	mov	r2, r3
 8002db0:	f7ff fb49 	bl	8002446 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	f280 8097 	bge.w	8002eec <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002dbe:	4851      	ldr	r0, [pc, #324]	; (8002f04 <HAL_ADC_ConfigChannel+0x258>)
 8002dc0:	f7ff fabe 	bl	8002340 <LL_ADC_GetCommonPathInternalCh>
 8002dc4:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a4f      	ldr	r2, [pc, #316]	; (8002f08 <HAL_ADC_ConfigChannel+0x25c>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d120      	bne.n	8002e12 <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002dd0:	69bb      	ldr	r3, [r7, #24]
 8002dd2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d11b      	bne.n	8002e12 <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002dda:	69bb      	ldr	r3, [r7, #24]
 8002ddc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002de0:	4619      	mov	r1, r3
 8002de2:	4848      	ldr	r0, [pc, #288]	; (8002f04 <HAL_ADC_ConfigChannel+0x258>)
 8002de4:	f7ff fa9a 	bl	800231c <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002de8:	4b48      	ldr	r3, [pc, #288]	; (8002f0c <HAL_ADC_ConfigChannel+0x260>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	099b      	lsrs	r3, r3, #6
 8002dee:	4a48      	ldr	r2, [pc, #288]	; (8002f10 <HAL_ADC_ConfigChannel+0x264>)
 8002df0:	fba2 2303 	umull	r2, r3, r2, r3
 8002df4:	099b      	lsrs	r3, r3, #6
 8002df6:	1c5a      	adds	r2, r3, #1
 8002df8:	4613      	mov	r3, r2
 8002dfa:	005b      	lsls	r3, r3, #1
 8002dfc:	4413      	add	r3, r2
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002e02:	e002      	b.n	8002e0a <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	3b01      	subs	r3, #1
 8002e08:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d1f9      	bne.n	8002e04 <HAL_ADC_ConfigChannel+0x158>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002e10:	e06c      	b.n	8002eec <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a3f      	ldr	r2, [pc, #252]	; (8002f14 <HAL_ADC_ConfigChannel+0x268>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d10c      	bne.n	8002e36 <HAL_ADC_ConfigChannel+0x18a>
 8002e1c:	69bb      	ldr	r3, [r7, #24]
 8002e1e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d107      	bne.n	8002e36 <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002e26:	69bb      	ldr	r3, [r7, #24]
 8002e28:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e2c:	4619      	mov	r1, r3
 8002e2e:	4835      	ldr	r0, [pc, #212]	; (8002f04 <HAL_ADC_ConfigChannel+0x258>)
 8002e30:	f7ff fa74 	bl	800231c <LL_ADC_SetCommonPathInternalCh>
 8002e34:	e05a      	b.n	8002eec <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a37      	ldr	r2, [pc, #220]	; (8002f18 <HAL_ADC_ConfigChannel+0x26c>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d155      	bne.n	8002eec <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002e40:	69bb      	ldr	r3, [r7, #24]
 8002e42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d150      	bne.n	8002eec <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002e4a:	69bb      	ldr	r3, [r7, #24]
 8002e4c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002e50:	4619      	mov	r1, r3
 8002e52:	482c      	ldr	r0, [pc, #176]	; (8002f04 <HAL_ADC_ConfigChannel+0x258>)
 8002e54:	f7ff fa62 	bl	800231c <LL_ADC_SetCommonPathInternalCh>
 8002e58:	e048      	b.n	8002eec <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	691b      	ldr	r3, [r3, #16]
 8002e5e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002e62:	d004      	beq.n	8002e6e <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002e68:	4a25      	ldr	r2, [pc, #148]	; (8002f00 <HAL_ADC_ConfigChannel+0x254>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d107      	bne.n	8002e7e <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4619      	mov	r1, r3
 8002e78:	4610      	mov	r0, r2
 8002e7a:	f7ff fad1 	bl	8002420 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	da32      	bge.n	8002eec <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002e86:	481f      	ldr	r0, [pc, #124]	; (8002f04 <HAL_ADC_ConfigChannel+0x258>)
 8002e88:	f7ff fa5a 	bl	8002340 <LL_ADC_GetCommonPathInternalCh>
 8002e8c:	61b8      	str	r0, [r7, #24]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a1d      	ldr	r2, [pc, #116]	; (8002f08 <HAL_ADC_ConfigChannel+0x25c>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d107      	bne.n	8002ea8 <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002e98:	69bb      	ldr	r3, [r7, #24]
 8002e9a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002e9e:	4619      	mov	r1, r3
 8002ea0:	4818      	ldr	r0, [pc, #96]	; (8002f04 <HAL_ADC_ConfigChannel+0x258>)
 8002ea2:	f7ff fa3b 	bl	800231c <LL_ADC_SetCommonPathInternalCh>
 8002ea6:	e021      	b.n	8002eec <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a19      	ldr	r2, [pc, #100]	; (8002f14 <HAL_ADC_ConfigChannel+0x268>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d107      	bne.n	8002ec2 <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002eb2:	69bb      	ldr	r3, [r7, #24]
 8002eb4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002eb8:	4619      	mov	r1, r3
 8002eba:	4812      	ldr	r0, [pc, #72]	; (8002f04 <HAL_ADC_ConfigChannel+0x258>)
 8002ebc:	f7ff fa2e 	bl	800231c <LL_ADC_SetCommonPathInternalCh>
 8002ec0:	e014      	b.n	8002eec <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a14      	ldr	r2, [pc, #80]	; (8002f18 <HAL_ADC_ConfigChannel+0x26c>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d10f      	bne.n	8002eec <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ecc:	69bb      	ldr	r3, [r7, #24]
 8002ece:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002ed2:	4619      	mov	r1, r3
 8002ed4:	480b      	ldr	r0, [pc, #44]	; (8002f04 <HAL_ADC_ConfigChannel+0x258>)
 8002ed6:	f7ff fa21 	bl	800231c <LL_ADC_SetCommonPathInternalCh>
 8002eda:	e007      	b.n	8002eec <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ee0:	f043 0220 	orr.w	r2, r3, #32
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	77fb      	strb	r3, [r7, #31]
  }

  __HAL_UNLOCK(hadc);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return tmp_hal_status;
 8002ef4:	7ffb      	ldrb	r3, [r7, #31]
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3720      	adds	r7, #32
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	bf00      	nop
 8002f00:	80000004 	.word	0x80000004
 8002f04:	40012708 	.word	0x40012708
 8002f08:	b0001000 	.word	0xb0001000
 8002f0c:	20000000 	.word	0x20000000
 8002f10:	053e2d63 	.word	0x053e2d63
 8002f14:	b8004000 	.word	0xb8004000
 8002f18:	b4002000 	.word	0xb4002000

08002f1c <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b084      	sub	sp, #16
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f7ff fb4f 	bl	80025cc <LL_ADC_REG_IsConversionOngoing>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d033      	beq.n	8002f9c <ADC_ConversionStop+0x80>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f7ff fb0f 	bl	800255c <LL_ADC_IsDisableOngoing>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d104      	bne.n	8002f4e <ADC_ConversionStop+0x32>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4618      	mov	r0, r3
 8002f4a:	f7ff fb2c 	bl	80025a6 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002f4e:	f7fe fbd3 	bl	80016f8 <HAL_GetTick>
 8002f52:	60f8      	str	r0, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8002f54:	e01b      	b.n	8002f8e <ADC_ConversionStop+0x72>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002f56:	f7fe fbcf 	bl	80016f8 <HAL_GetTick>
 8002f5a:	4602      	mov	r2, r0
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	1ad3      	subs	r3, r2, r3
 8002f60:	2b02      	cmp	r3, #2
 8002f62:	d914      	bls.n	8002f8e <ADC_ConversionStop+0x72>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	f003 0304 	and.w	r3, r3, #4
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d00d      	beq.n	8002f8e <ADC_ConversionStop+0x72>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f76:	f043 0210 	orr.w	r2, r3, #16
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f82:	f043 0201 	orr.w	r2, r3, #1
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e007      	b.n	8002f9e <ADC_ConversionStop+0x82>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	689b      	ldr	r3, [r3, #8]
 8002f94:	f003 0304 	and.w	r3, r3, #4
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d1dc      	bne.n	8002f56 <ADC_ConversionStop+0x3a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8002f9c:	2300      	movs	r3, #0
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	3710      	adds	r7, #16
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}
	...

08002fa8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b084      	sub	sp, #16
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4618      	mov	r0, r3
 8002fba:	f7ff fabd 	bl	8002538 <LL_ADC_IsEnabled>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d169      	bne.n	8003098 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	689a      	ldr	r2, [r3, #8]
 8002fca:	4b36      	ldr	r3, [pc, #216]	; (80030a4 <ADC_Enable+0xfc>)
 8002fcc:	4013      	ands	r3, r2
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d00d      	beq.n	8002fee <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fd6:	f043 0210 	orr.w	r2, r3, #16
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fe2:	f043 0201 	orr.w	r2, r3, #1
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e055      	b.n	800309a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f7ff fa7a 	bl	80024ec <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002ff8:	482b      	ldr	r0, [pc, #172]	; (80030a8 <ADC_Enable+0x100>)
 8002ffa:	f7ff f9a1 	bl	8002340 <LL_ADC_GetCommonPathInternalCh>
 8002ffe:	4603      	mov	r3, r0
 8003000:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003004:	2b00      	cmp	r3, #0
 8003006:	d00f      	beq.n	8003028 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003008:	4b28      	ldr	r3, [pc, #160]	; (80030ac <ADC_Enable+0x104>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	099b      	lsrs	r3, r3, #6
 800300e:	4a28      	ldr	r2, [pc, #160]	; (80030b0 <ADC_Enable+0x108>)
 8003010:	fba2 2303 	umull	r2, r3, r2, r3
 8003014:	099b      	lsrs	r3, r3, #6
 8003016:	3301      	adds	r3, #1
 8003018:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800301a:	e002      	b.n	8003022 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	3b01      	subs	r3, #1
 8003020:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d1f9      	bne.n	800301c <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	7e5b      	ldrb	r3, [r3, #25]
 800302c:	2b01      	cmp	r3, #1
 800302e:	d033      	beq.n	8003098 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8003030:	f7fe fb62 	bl	80016f8 <HAL_GetTick>
 8003034:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003036:	e028      	b.n	800308a <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4618      	mov	r0, r3
 800303e:	f7ff fa7b 	bl	8002538 <LL_ADC_IsEnabled>
 8003042:	4603      	mov	r3, r0
 8003044:	2b00      	cmp	r3, #0
 8003046:	d104      	bne.n	8003052 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4618      	mov	r0, r3
 800304e:	f7ff fa4d 	bl	80024ec <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003052:	f7fe fb51 	bl	80016f8 <HAL_GetTick>
 8003056:	4602      	mov	r2, r0
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	1ad3      	subs	r3, r2, r3
 800305c:	2b02      	cmp	r3, #2
 800305e:	d914      	bls.n	800308a <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 0301 	and.w	r3, r3, #1
 800306a:	2b01      	cmp	r3, #1
 800306c:	d00d      	beq.n	800308a <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003072:	f043 0210 	orr.w	r2, r3, #16
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800307e:	f043 0201 	orr.w	r2, r3, #1
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e007      	b.n	800309a <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f003 0301 	and.w	r3, r3, #1
 8003094:	2b01      	cmp	r3, #1
 8003096:	d1cf      	bne.n	8003038 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003098:	2300      	movs	r3, #0
}
 800309a:	4618      	mov	r0, r3
 800309c:	3710      	adds	r7, #16
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	80000017 	.word	0x80000017
 80030a8:	40012708 	.word	0x40012708
 80030ac:	20000000 	.word	0x20000000
 80030b0:	053e2d63 	.word	0x053e2d63

080030b4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b084      	sub	sp, #16
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4618      	mov	r0, r3
 80030c2:	f7ff fa4b 	bl	800255c <LL_ADC_IsDisableOngoing>
 80030c6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4618      	mov	r0, r3
 80030ce:	f7ff fa33 	bl	8002538 <LL_ADC_IsEnabled>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d047      	beq.n	8003168 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d144      	bne.n	8003168 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	f003 0305 	and.w	r3, r3, #5
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d10c      	bne.n	8003106 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4618      	mov	r0, r3
 80030f2:	f7ff fa0e 	bl	8002512 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	2203      	movs	r2, #3
 80030fc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80030fe:	f7fe fafb 	bl	80016f8 <HAL_GetTick>
 8003102:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003104:	e029      	b.n	800315a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800310a:	f043 0210 	orr.w	r2, r3, #16
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003116:	f043 0201 	orr.w	r2, r3, #1
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 800311e:	2301      	movs	r3, #1
 8003120:	e023      	b.n	800316a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003122:	f7fe fae9 	bl	80016f8 <HAL_GetTick>
 8003126:	4602      	mov	r2, r0
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	1ad3      	subs	r3, r2, r3
 800312c:	2b02      	cmp	r3, #2
 800312e:	d914      	bls.n	800315a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	f003 0301 	and.w	r3, r3, #1
 800313a:	2b00      	cmp	r3, #0
 800313c:	d00d      	beq.n	800315a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003142:	f043 0210 	orr.w	r2, r3, #16
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800314e:	f043 0201 	orr.w	r2, r3, #1
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e007      	b.n	800316a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	f003 0301 	and.w	r3, r3, #1
 8003164:	2b00      	cmp	r3, #0
 8003166:	d1dc      	bne.n	8003122 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003168:	2300      	movs	r3, #0
}
 800316a:	4618      	mov	r0, r3
 800316c:	3710      	adds	r7, #16
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}

08003172 <LL_ADC_IsEnabled>:
{
 8003172:	b480      	push	{r7}
 8003174:	b083      	sub	sp, #12
 8003176:	af00      	add	r7, sp, #0
 8003178:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	f003 0301 	and.w	r3, r3, #1
 8003182:	2b01      	cmp	r3, #1
 8003184:	d101      	bne.n	800318a <LL_ADC_IsEnabled+0x18>
 8003186:	2301      	movs	r3, #1
 8003188:	e000      	b.n	800318c <LL_ADC_IsEnabled+0x1a>
 800318a:	2300      	movs	r3, #0
}
 800318c:	4618      	mov	r0, r3
 800318e:	370c      	adds	r7, #12
 8003190:	46bd      	mov	sp, r7
 8003192:	bc80      	pop	{r7}
 8003194:	4770      	bx	lr

08003196 <LL_ADC_IsCalibrationOnGoing>:
{
 8003196:	b480      	push	{r7}
 8003198:	b083      	sub	sp, #12
 800319a:	af00      	add	r7, sp, #0
 800319c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80031a6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80031aa:	d101      	bne.n	80031b0 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80031ac:	2301      	movs	r3, #1
 80031ae:	e000      	b.n	80031b2 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80031b0:	2300      	movs	r3, #0
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	370c      	adds	r7, #12
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bc80      	pop	{r7}
 80031ba:	4770      	bx	lr

080031bc <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b086      	sub	sp, #24
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80031c4:	2300      	movs	r3, #0
 80031c6:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_adc_dma_transfer; /* Note: Variable not declared as volatile because register read is already declared as volatile */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80031ce:	2b01      	cmp	r3, #1
 80031d0:	d101      	bne.n	80031d6 <HAL_ADCEx_Calibration_Start+0x1a>
 80031d2:	2302      	movs	r3, #2
 80031d4:	e068      	b.n	80032a8 <HAL_ADCEx_Calibration_Start+0xec>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2201      	movs	r2, #1
 80031da:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	f7ff ff68 	bl	80030b4 <ADC_Disable>
 80031e4:	4603      	mov	r3, r0
 80031e6:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4618      	mov	r0, r3
 80031ee:	f7ff ffc0 	bl	8003172 <LL_ADC_IsEnabled>
 80031f2:	4603      	mov	r3, r0
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d14c      	bne.n	8003292 <HAL_ADCEx_Calibration_Start+0xd6>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031fc:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003200:	f043 0202 	orr.w	r2, r3, #2
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	68db      	ldr	r3, [r3, #12]
 800320e:	f003 0303 	and.w	r3, r3, #3
 8003212:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	68da      	ldr	r2, [r3, #12]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f022 0203 	bic.w	r2, r2, #3
 8003222:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    SET_BIT(hadc->Instance->CR, ADC_CR_ADCAL);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	689a      	ldr	r2, [r3, #8]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003232:	609a      	str	r2, [r3, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003234:	e014      	b.n	8003260 <HAL_ADCEx_Calibration_Start+0xa4>
    {
      wait_loop_index++;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	3301      	adds	r3, #1
 800323a:	60fb      	str	r3, [r7, #12]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	f5b3 3f2e 	cmp.w	r3, #178176	; 0x2b800
 8003242:	d30d      	bcc.n	8003260 <HAL_ADCEx_Calibration_Start+0xa4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003248:	f023 0312 	bic.w	r3, r3, #18
 800324c:	f043 0210 	orr.w	r2, r3, #16
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        __HAL_UNLOCK(hadc);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2200      	movs	r2, #0
 8003258:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_ERROR;
 800325c:	2301      	movs	r3, #1
 800325e:	e023      	b.n	80032a8 <HAL_ADCEx_Calibration_Start+0xec>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4618      	mov	r0, r3
 8003266:	f7ff ff96 	bl	8003196 <LL_ADC_IsCalibrationOnGoing>
 800326a:	4603      	mov	r3, r0
 800326c:	2b00      	cmp	r3, #0
 800326e:	d1e2      	bne.n	8003236 <HAL_ADCEx_Calibration_Start+0x7a>
      }
    }

    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	68d9      	ldr	r1, [r3, #12]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	693a      	ldr	r2, [r7, #16]
 800327c:	430a      	orrs	r2, r1
 800327e:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003284:	f023 0303 	bic.w	r3, r3, #3
 8003288:	f043 0201 	orr.w	r2, r3, #1
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	659a      	str	r2, [r3, #88]	; 0x58
 8003290:	e005      	b.n	800329e <HAL_ADCEx_Calibration_Start+0xe2>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003296:	f043 0210 	orr.w	r2, r3, #16
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2200      	movs	r2, #0
 80032a2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return tmp_hal_status;
 80032a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	3718      	adds	r7, #24
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}

080032b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b085      	sub	sp, #20
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	f003 0307 	and.w	r3, r3, #7
 80032be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032c0:	4b0c      	ldr	r3, [pc, #48]	; (80032f4 <__NVIC_SetPriorityGrouping+0x44>)
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032c6:	68ba      	ldr	r2, [r7, #8]
 80032c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80032cc:	4013      	ands	r3, r2
 80032ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80032dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032e2:	4a04      	ldr	r2, [pc, #16]	; (80032f4 <__NVIC_SetPriorityGrouping+0x44>)
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	60d3      	str	r3, [r2, #12]
}
 80032e8:	bf00      	nop
 80032ea:	3714      	adds	r7, #20
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bc80      	pop	{r7}
 80032f0:	4770      	bx	lr
 80032f2:	bf00      	nop
 80032f4:	e000ed00 	.word	0xe000ed00

080032f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032f8:	b480      	push	{r7}
 80032fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032fc:	4b04      	ldr	r3, [pc, #16]	; (8003310 <__NVIC_GetPriorityGrouping+0x18>)
 80032fe:	68db      	ldr	r3, [r3, #12]
 8003300:	0a1b      	lsrs	r3, r3, #8
 8003302:	f003 0307 	and.w	r3, r3, #7
}
 8003306:	4618      	mov	r0, r3
 8003308:	46bd      	mov	sp, r7
 800330a:	bc80      	pop	{r7}
 800330c:	4770      	bx	lr
 800330e:	bf00      	nop
 8003310:	e000ed00 	.word	0xe000ed00

08003314 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003314:	b480      	push	{r7}
 8003316:	b083      	sub	sp, #12
 8003318:	af00      	add	r7, sp, #0
 800331a:	4603      	mov	r3, r0
 800331c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800331e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003322:	2b00      	cmp	r3, #0
 8003324:	db0b      	blt.n	800333e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003326:	79fb      	ldrb	r3, [r7, #7]
 8003328:	f003 021f 	and.w	r2, r3, #31
 800332c:	4906      	ldr	r1, [pc, #24]	; (8003348 <__NVIC_EnableIRQ+0x34>)
 800332e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003332:	095b      	lsrs	r3, r3, #5
 8003334:	2001      	movs	r0, #1
 8003336:	fa00 f202 	lsl.w	r2, r0, r2
 800333a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800333e:	bf00      	nop
 8003340:	370c      	adds	r7, #12
 8003342:	46bd      	mov	sp, r7
 8003344:	bc80      	pop	{r7}
 8003346:	4770      	bx	lr
 8003348:	e000e100 	.word	0xe000e100

0800334c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800334c:	b480      	push	{r7}
 800334e:	b083      	sub	sp, #12
 8003350:	af00      	add	r7, sp, #0
 8003352:	4603      	mov	r3, r0
 8003354:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800335a:	2b00      	cmp	r3, #0
 800335c:	db12      	blt.n	8003384 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800335e:	79fb      	ldrb	r3, [r7, #7]
 8003360:	f003 021f 	and.w	r2, r3, #31
 8003364:	490a      	ldr	r1, [pc, #40]	; (8003390 <__NVIC_DisableIRQ+0x44>)
 8003366:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800336a:	095b      	lsrs	r3, r3, #5
 800336c:	2001      	movs	r0, #1
 800336e:	fa00 f202 	lsl.w	r2, r0, r2
 8003372:	3320      	adds	r3, #32
 8003374:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003378:	f3bf 8f4f 	dsb	sy
}
 800337c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800337e:	f3bf 8f6f 	isb	sy
}
 8003382:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003384:	bf00      	nop
 8003386:	370c      	adds	r7, #12
 8003388:	46bd      	mov	sp, r7
 800338a:	bc80      	pop	{r7}
 800338c:	4770      	bx	lr
 800338e:	bf00      	nop
 8003390:	e000e100 	.word	0xe000e100

08003394 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003394:	b480      	push	{r7}
 8003396:	b083      	sub	sp, #12
 8003398:	af00      	add	r7, sp, #0
 800339a:	4603      	mov	r3, r0
 800339c:	6039      	str	r1, [r7, #0]
 800339e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	db0a      	blt.n	80033be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	b2da      	uxtb	r2, r3
 80033ac:	490c      	ldr	r1, [pc, #48]	; (80033e0 <__NVIC_SetPriority+0x4c>)
 80033ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033b2:	0112      	lsls	r2, r2, #4
 80033b4:	b2d2      	uxtb	r2, r2
 80033b6:	440b      	add	r3, r1
 80033b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80033bc:	e00a      	b.n	80033d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	b2da      	uxtb	r2, r3
 80033c2:	4908      	ldr	r1, [pc, #32]	; (80033e4 <__NVIC_SetPriority+0x50>)
 80033c4:	79fb      	ldrb	r3, [r7, #7]
 80033c6:	f003 030f 	and.w	r3, r3, #15
 80033ca:	3b04      	subs	r3, #4
 80033cc:	0112      	lsls	r2, r2, #4
 80033ce:	b2d2      	uxtb	r2, r2
 80033d0:	440b      	add	r3, r1
 80033d2:	761a      	strb	r2, [r3, #24]
}
 80033d4:	bf00      	nop
 80033d6:	370c      	adds	r7, #12
 80033d8:	46bd      	mov	sp, r7
 80033da:	bc80      	pop	{r7}
 80033dc:	4770      	bx	lr
 80033de:	bf00      	nop
 80033e0:	e000e100 	.word	0xe000e100
 80033e4:	e000ed00 	.word	0xe000ed00

080033e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b089      	sub	sp, #36	; 0x24
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	60f8      	str	r0, [r7, #12]
 80033f0:	60b9      	str	r1, [r7, #8]
 80033f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	f003 0307 	and.w	r3, r3, #7
 80033fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80033fc:	69fb      	ldr	r3, [r7, #28]
 80033fe:	f1c3 0307 	rsb	r3, r3, #7
 8003402:	2b04      	cmp	r3, #4
 8003404:	bf28      	it	cs
 8003406:	2304      	movcs	r3, #4
 8003408:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800340a:	69fb      	ldr	r3, [r7, #28]
 800340c:	3304      	adds	r3, #4
 800340e:	2b06      	cmp	r3, #6
 8003410:	d902      	bls.n	8003418 <NVIC_EncodePriority+0x30>
 8003412:	69fb      	ldr	r3, [r7, #28]
 8003414:	3b03      	subs	r3, #3
 8003416:	e000      	b.n	800341a <NVIC_EncodePriority+0x32>
 8003418:	2300      	movs	r3, #0
 800341a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800341c:	f04f 32ff 	mov.w	r2, #4294967295
 8003420:	69bb      	ldr	r3, [r7, #24]
 8003422:	fa02 f303 	lsl.w	r3, r2, r3
 8003426:	43da      	mvns	r2, r3
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	401a      	ands	r2, r3
 800342c:	697b      	ldr	r3, [r7, #20]
 800342e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003430:	f04f 31ff 	mov.w	r1, #4294967295
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	fa01 f303 	lsl.w	r3, r1, r3
 800343a:	43d9      	mvns	r1, r3
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003440:	4313      	orrs	r3, r2
         );
}
 8003442:	4618      	mov	r0, r3
 8003444:	3724      	adds	r7, #36	; 0x24
 8003446:	46bd      	mov	sp, r7
 8003448:	bc80      	pop	{r7}
 800344a:	4770      	bx	lr

0800344c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b082      	sub	sp, #8
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	3b01      	subs	r3, #1
 8003458:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800345c:	d301      	bcc.n	8003462 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800345e:	2301      	movs	r3, #1
 8003460:	e00f      	b.n	8003482 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003462:	4a0a      	ldr	r2, [pc, #40]	; (800348c <SysTick_Config+0x40>)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	3b01      	subs	r3, #1
 8003468:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800346a:	210f      	movs	r1, #15
 800346c:	f04f 30ff 	mov.w	r0, #4294967295
 8003470:	f7ff ff90 	bl	8003394 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003474:	4b05      	ldr	r3, [pc, #20]	; (800348c <SysTick_Config+0x40>)
 8003476:	2200      	movs	r2, #0
 8003478:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800347a:	4b04      	ldr	r3, [pc, #16]	; (800348c <SysTick_Config+0x40>)
 800347c:	2207      	movs	r2, #7
 800347e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003480:	2300      	movs	r3, #0
}
 8003482:	4618      	mov	r0, r3
 8003484:	3708      	adds	r7, #8
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}
 800348a:	bf00      	nop
 800348c:	e000e010 	.word	0xe000e010

08003490 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b082      	sub	sp, #8
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003498:	6878      	ldr	r0, [r7, #4]
 800349a:	f7ff ff09 	bl	80032b0 <__NVIC_SetPriorityGrouping>
}
 800349e:	bf00      	nop
 80034a0:	3708      	adds	r7, #8
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}

080034a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034a6:	b580      	push	{r7, lr}
 80034a8:	b086      	sub	sp, #24
 80034aa:	af00      	add	r7, sp, #0
 80034ac:	4603      	mov	r3, r0
 80034ae:	60b9      	str	r1, [r7, #8]
 80034b0:	607a      	str	r2, [r7, #4]
 80034b2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80034b4:	f7ff ff20 	bl	80032f8 <__NVIC_GetPriorityGrouping>
 80034b8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80034ba:	687a      	ldr	r2, [r7, #4]
 80034bc:	68b9      	ldr	r1, [r7, #8]
 80034be:	6978      	ldr	r0, [r7, #20]
 80034c0:	f7ff ff92 	bl	80033e8 <NVIC_EncodePriority>
 80034c4:	4602      	mov	r2, r0
 80034c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034ca:	4611      	mov	r1, r2
 80034cc:	4618      	mov	r0, r3
 80034ce:	f7ff ff61 	bl	8003394 <__NVIC_SetPriority>
}
 80034d2:	bf00      	nop
 80034d4:	3718      	adds	r7, #24
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}

080034da <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034da:	b580      	push	{r7, lr}
 80034dc:	b082      	sub	sp, #8
 80034de:	af00      	add	r7, sp, #0
 80034e0:	4603      	mov	r3, r0
 80034e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80034e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034e8:	4618      	mov	r0, r3
 80034ea:	f7ff ff13 	bl	8003314 <__NVIC_EnableIRQ>
}
 80034ee:	bf00      	nop
 80034f0:	3708      	adds	r7, #8
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}

080034f6 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80034f6:	b580      	push	{r7, lr}
 80034f8:	b082      	sub	sp, #8
 80034fa:	af00      	add	r7, sp, #0
 80034fc:	4603      	mov	r3, r0
 80034fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003500:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003504:	4618      	mov	r0, r3
 8003506:	f7ff ff21 	bl	800334c <__NVIC_DisableIRQ>
}
 800350a:	bf00      	nop
 800350c:	3708      	adds	r7, #8
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}

08003512 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003512:	b580      	push	{r7, lr}
 8003514:	b082      	sub	sp, #8
 8003516:	af00      	add	r7, sp, #0
 8003518:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800351a:	6878      	ldr	r0, [r7, #4]
 800351c:	f7ff ff96 	bl	800344c <SysTick_Config>
 8003520:	4603      	mov	r3, r0
}
 8003522:	4618      	mov	r0, r3
 8003524:	3708      	adds	r7, #8
 8003526:	46bd      	mov	sp, r7
 8003528:	bd80      	pop	{r7, pc}
	...

0800352c <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b082      	sub	sp, #8
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d101      	bne.n	800353e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e08e      	b.n	800365c <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	461a      	mov	r2, r3
 8003544:	4b47      	ldr	r3, [pc, #284]	; (8003664 <HAL_DMA_Init+0x138>)
 8003546:	429a      	cmp	r2, r3
 8003548:	d80f      	bhi.n	800356a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	461a      	mov	r2, r3
 8003550:	4b45      	ldr	r3, [pc, #276]	; (8003668 <HAL_DMA_Init+0x13c>)
 8003552:	4413      	add	r3, r2
 8003554:	4a45      	ldr	r2, [pc, #276]	; (800366c <HAL_DMA_Init+0x140>)
 8003556:	fba2 2303 	umull	r2, r3, r2, r3
 800355a:	091b      	lsrs	r3, r3, #4
 800355c:	009a      	lsls	r2, r3, #2
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	4a42      	ldr	r2, [pc, #264]	; (8003670 <HAL_DMA_Init+0x144>)
 8003566:	641a      	str	r2, [r3, #64]	; 0x40
 8003568:	e00e      	b.n	8003588 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	461a      	mov	r2, r3
 8003570:	4b40      	ldr	r3, [pc, #256]	; (8003674 <HAL_DMA_Init+0x148>)
 8003572:	4413      	add	r3, r2
 8003574:	4a3d      	ldr	r2, [pc, #244]	; (800366c <HAL_DMA_Init+0x140>)
 8003576:	fba2 2303 	umull	r2, r3, r2, r3
 800357a:	091b      	lsrs	r3, r3, #4
 800357c:	009a      	lsls	r2, r3, #2
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	4a3c      	ldr	r2, [pc, #240]	; (8003678 <HAL_DMA_Init+0x14c>)
 8003586:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2202      	movs	r2, #2
 800358c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	687a      	ldr	r2, [r7, #4]
 8003598:	6812      	ldr	r2, [r2, #0]
 800359a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800359e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035a2:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	6819      	ldr	r1, [r3, #0]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	689a      	ldr	r2, [r3, #8]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	68db      	ldr	r3, [r3, #12]
 80035b2:	431a      	orrs	r2, r3
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	691b      	ldr	r3, [r3, #16]
 80035b8:	431a      	orrs	r2, r3
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	695b      	ldr	r3, [r3, #20]
 80035be:	431a      	orrs	r2, r3
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	699b      	ldr	r3, [r3, #24]
 80035c4:	431a      	orrs	r2, r3
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	69db      	ldr	r3, [r3, #28]
 80035ca:	431a      	orrs	r2, r3
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6a1b      	ldr	r3, [r3, #32]
 80035d0:	431a      	orrs	r2, r3
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	430a      	orrs	r2, r1
 80035d8:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	f000 fb24 	bl	8003c28 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	689b      	ldr	r3, [r3, #8]
 80035e4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80035e8:	d102      	bne.n	80035f0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2200      	movs	r2, #0
 80035ee:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	685a      	ldr	r2, [r3, #4]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035f8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80035fc:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003602:	687a      	ldr	r2, [r7, #4]
 8003604:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003606:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d010      	beq.n	8003632 <HAL_DMA_Init+0x106>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	2b04      	cmp	r3, #4
 8003616:	d80c      	bhi.n	8003632 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003618:	6878      	ldr	r0, [r7, #4]
 800361a:	f000 fb4d 	bl	8003cb8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003622:	2200      	movs	r2, #0
 8003624:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800362a:	687a      	ldr	r2, [r7, #4]
 800362c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800362e:	605a      	str	r2, [r3, #4]
 8003630:	e008      	b.n	8003644 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2200      	movs	r2, #0
 8003636:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2200      	movs	r2, #0
 800363c:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2200      	movs	r2, #0
 8003642:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2200      	movs	r2, #0
 8003648:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2201      	movs	r2, #1
 800364e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2200      	movs	r2, #0
 8003656:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800365a:	2300      	movs	r3, #0
}
 800365c:	4618      	mov	r0, r3
 800365e:	3708      	adds	r7, #8
 8003660:	46bd      	mov	sp, r7
 8003662:	bd80      	pop	{r7, pc}
 8003664:	40020407 	.word	0x40020407
 8003668:	bffdfff8 	.word	0xbffdfff8
 800366c:	cccccccd 	.word	0xcccccccd
 8003670:	40020000 	.word	0x40020000
 8003674:	bffdfbf8 	.word	0xbffdfbf8
 8003678:	40020400 	.word	0x40020400

0800367c <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b082      	sub	sp, #8
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d101      	bne.n	800368e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	e07b      	b.n	8003786 <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	681a      	ldr	r2, [r3, #0]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f022 0201 	bic.w	r2, r2, #1
 800369c:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	461a      	mov	r2, r3
 80036a4:	4b3a      	ldr	r3, [pc, #232]	; (8003790 <HAL_DMA_DeInit+0x114>)
 80036a6:	429a      	cmp	r2, r3
 80036a8:	d80f      	bhi.n	80036ca <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	461a      	mov	r2, r3
 80036b0:	4b38      	ldr	r3, [pc, #224]	; (8003794 <HAL_DMA_DeInit+0x118>)
 80036b2:	4413      	add	r3, r2
 80036b4:	4a38      	ldr	r2, [pc, #224]	; (8003798 <HAL_DMA_DeInit+0x11c>)
 80036b6:	fba2 2303 	umull	r2, r3, r2, r3
 80036ba:	091b      	lsrs	r3, r3, #4
 80036bc:	009a      	lsls	r2, r3, #2
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	4a35      	ldr	r2, [pc, #212]	; (800379c <HAL_DMA_DeInit+0x120>)
 80036c6:	641a      	str	r2, [r3, #64]	; 0x40
 80036c8:	e00e      	b.n	80036e8 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	461a      	mov	r2, r3
 80036d0:	4b33      	ldr	r3, [pc, #204]	; (80037a0 <HAL_DMA_DeInit+0x124>)
 80036d2:	4413      	add	r3, r2
 80036d4:	4a30      	ldr	r2, [pc, #192]	; (8003798 <HAL_DMA_DeInit+0x11c>)
 80036d6:	fba2 2303 	umull	r2, r3, r2, r3
 80036da:	091b      	lsrs	r3, r3, #4
 80036dc:	009a      	lsls	r2, r3, #2
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	4a2f      	ldr	r2, [pc, #188]	; (80037a4 <HAL_DMA_DeInit+0x128>)
 80036e6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	2200      	movs	r2, #0
 80036ee:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036f4:	f003 021c 	and.w	r2, r3, #28
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036fc:	2101      	movs	r1, #1
 80036fe:	fa01 f202 	lsl.w	r2, r1, r2
 8003702:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003704:	6878      	ldr	r0, [r7, #4]
 8003706:	f000 fa8f 	bl	8003c28 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800370e:	2200      	movs	r2, #0
 8003710:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003716:	687a      	ldr	r2, [r7, #4]
 8003718:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800371a:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d00f      	beq.n	8003744 <HAL_DMA_DeInit+0xc8>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	2b04      	cmp	r3, #4
 800372a:	d80b      	bhi.n	8003744 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800372c:	6878      	ldr	r0, [r7, #4]
 800372e:	f000 fac3 	bl	8003cb8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003736:	2200      	movs	r2, #0
 8003738:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800373e:	687a      	ldr	r2, [r7, #4]
 8003740:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003742:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2200      	movs	r2, #0
 8003748:	655a      	str	r2, [r3, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2200      	movs	r2, #0
 800374e:	659a      	str	r2, [r3, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2200      	movs	r2, #0
 8003754:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2200      	movs	r2, #0
 800375a:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2200      	movs	r2, #0
 8003760:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2200      	movs	r2, #0
 8003766:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2200      	movs	r2, #0
 800376c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2200      	movs	r2, #0
 8003772:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2200      	movs	r2, #0
 8003778:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2200      	movs	r2, #0
 8003780:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003784:	2300      	movs	r3, #0
}
 8003786:	4618      	mov	r0, r3
 8003788:	3708      	adds	r7, #8
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop
 8003790:	40020407 	.word	0x40020407
 8003794:	bffdfff8 	.word	0xbffdfff8
 8003798:	cccccccd 	.word	0xcccccccd
 800379c:	40020000 	.word	0x40020000
 80037a0:	bffdfbf8 	.word	0xbffdfbf8
 80037a4:	40020400 	.word	0x40020400

080037a8 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b086      	sub	sp, #24
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	60f8      	str	r0, [r7, #12]
 80037b0:	60b9      	str	r1, [r7, #8]
 80037b2:	607a      	str	r2, [r7, #4]
 80037b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80037b6:	2300      	movs	r3, #0
 80037b8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	d101      	bne.n	80037c8 <HAL_DMA_Start_IT+0x20>
 80037c4:	2302      	movs	r3, #2
 80037c6:	e069      	b.n	800389c <HAL_DMA_Start_IT+0xf4>
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	2201      	movs	r2, #1
 80037cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80037d6:	b2db      	uxtb	r3, r3
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d155      	bne.n	8003888 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2202      	movs	r2, #2
 80037e0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	2200      	movs	r2, #0
 80037e8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f022 0201 	bic.w	r2, r2, #1
 80037f8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	687a      	ldr	r2, [r7, #4]
 80037fe:	68b9      	ldr	r1, [r7, #8]
 8003800:	68f8      	ldr	r0, [r7, #12]
 8003802:	f000 f9d3 	bl	8003bac <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800380a:	2b00      	cmp	r3, #0
 800380c:	d008      	beq.n	8003820 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f042 020e 	orr.w	r2, r2, #14
 800381c:	601a      	str	r2, [r3, #0]
 800381e:	e00f      	b.n	8003840 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	681a      	ldr	r2, [r3, #0]
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f022 0204 	bic.w	r2, r2, #4
 800382e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f042 020a 	orr.w	r2, r2, #10
 800383e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800384a:	2b00      	cmp	r3, #0
 800384c:	d007      	beq.n	800385e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003852:	681a      	ldr	r2, [r3, #0]
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003858:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800385c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003862:	2b00      	cmp	r3, #0
 8003864:	d007      	beq.n	8003876 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003870:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003874:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	681a      	ldr	r2, [r3, #0]
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f042 0201 	orr.w	r2, r2, #1
 8003884:	601a      	str	r2, [r3, #0]
 8003886:	e008      	b.n	800389a <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2280      	movs	r2, #128	; 0x80
 800388c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2200      	movs	r2, #0
 8003892:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Return error status */
    status = HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800389a:	7dfb      	ldrb	r3, [r7, #23]
}
 800389c:	4618      	mov	r0, r3
 800389e:	3718      	adds	r7, #24
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}

080038a4 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80038a4:	b480      	push	{r7}
 80038a6:	b083      	sub	sp, #12
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d101      	bne.n	80038b6 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	e04f      	b.n	8003956 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80038bc:	b2db      	uxtb	r3, r3
 80038be:	2b02      	cmp	r3, #2
 80038c0:	d008      	beq.n	80038d4 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2204      	movs	r2, #4
 80038c6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2200      	movs	r2, #0
 80038cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80038d0:	2301      	movs	r3, #1
 80038d2:	e040      	b.n	8003956 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f022 020e 	bic.w	r2, r2, #14
 80038e2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038ee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80038f2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f022 0201 	bic.w	r2, r2, #1
 8003902:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003908:	f003 021c 	and.w	r2, r3, #28
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003910:	2101      	movs	r1, #1
 8003912:	fa01 f202 	lsl.w	r2, r1, r2
 8003916:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800391c:	687a      	ldr	r2, [r7, #4]
 800391e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003920:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003926:	2b00      	cmp	r3, #0
 8003928:	d00c      	beq.n	8003944 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800392e:	681a      	ldr	r2, [r3, #0]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003934:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003938:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800393e:	687a      	ldr	r2, [r7, #4]
 8003940:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003942:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2201      	movs	r2, #1
 8003948:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2200      	movs	r2, #0
 8003950:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 8003954:	2300      	movs	r3, #0
}
 8003956:	4618      	mov	r0, r3
 8003958:	370c      	adds	r7, #12
 800395a:	46bd      	mov	sp, r7
 800395c:	bc80      	pop	{r7}
 800395e:	4770      	bx	lr

08003960 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b084      	sub	sp, #16
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003968:	2300      	movs	r3, #0
 800396a:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003972:	b2db      	uxtb	r3, r3
 8003974:	2b02      	cmp	r3, #2
 8003976:	d005      	beq.n	8003984 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2204      	movs	r2, #4
 800397c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	73fb      	strb	r3, [r7, #15]
 8003982:	e047      	b.n	8003a14 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	681a      	ldr	r2, [r3, #0]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f022 020e 	bic.w	r2, r2, #14
 8003992:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f022 0201 	bic.w	r2, r2, #1
 80039a2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039ae:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80039b2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039b8:	f003 021c 	and.w	r2, r3, #28
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c0:	2101      	movs	r1, #1
 80039c2:	fa01 f202 	lsl.w	r2, r1, r2
 80039c6:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039cc:	687a      	ldr	r2, [r7, #4]
 80039ce:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80039d0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d00c      	beq.n	80039f4 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039de:	681a      	ldr	r2, [r3, #0]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039e4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80039e8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039ee:	687a      	ldr	r2, [r7, #4]
 80039f0:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80039f2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2201      	movs	r2, #1
 80039f8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2200      	movs	r2, #0
 8003a00:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d003      	beq.n	8003a14 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a10:	6878      	ldr	r0, [r7, #4]
 8003a12:	4798      	blx	r3
    }
  }
  return status;
 8003a14:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a16:	4618      	mov	r0, r3
 8003a18:	3710      	adds	r7, #16
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}
	...

08003a20 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b084      	sub	sp, #16
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a3c:	f003 031c 	and.w	r3, r3, #28
 8003a40:	2204      	movs	r2, #4
 8003a42:	409a      	lsls	r2, r3
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	4013      	ands	r3, r2
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d027      	beq.n	8003a9c <HAL_DMA_IRQHandler+0x7c>
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	f003 0304 	and.w	r3, r3, #4
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d022      	beq.n	8003a9c <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f003 0320 	and.w	r3, r3, #32
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d107      	bne.n	8003a74 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	681a      	ldr	r2, [r3, #0]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f022 0204 	bic.w	r2, r2, #4
 8003a72:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a78:	f003 021c 	and.w	r2, r3, #28
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a80:	2104      	movs	r1, #4
 8003a82:	fa01 f202 	lsl.w	r2, r1, r2
 8003a86:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	f000 8081 	beq.w	8003b94 <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8003a9a:	e07b      	b.n	8003b94 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aa0:	f003 031c 	and.w	r3, r3, #28
 8003aa4:	2202      	movs	r2, #2
 8003aa6:	409a      	lsls	r2, r3
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	4013      	ands	r3, r2
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d03d      	beq.n	8003b2c <HAL_DMA_IRQHandler+0x10c>
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	f003 0302 	and.w	r3, r3, #2
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d038      	beq.n	8003b2c <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f003 0320 	and.w	r3, r3, #32
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d10b      	bne.n	8003ae0 <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f022 020a 	bic.w	r2, r2, #10
 8003ad6:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2201      	movs	r2, #1
 8003adc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	4b2e      	ldr	r3, [pc, #184]	; (8003ba0 <HAL_DMA_IRQHandler+0x180>)
 8003ae8:	429a      	cmp	r2, r3
 8003aea:	d909      	bls.n	8003b00 <HAL_DMA_IRQHandler+0xe0>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003af0:	f003 031c 	and.w	r3, r3, #28
 8003af4:	4a2b      	ldr	r2, [pc, #172]	; (8003ba4 <HAL_DMA_IRQHandler+0x184>)
 8003af6:	2102      	movs	r1, #2
 8003af8:	fa01 f303 	lsl.w	r3, r1, r3
 8003afc:	6053      	str	r3, [r2, #4]
 8003afe:	e008      	b.n	8003b12 <HAL_DMA_IRQHandler+0xf2>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b04:	f003 031c 	and.w	r3, r3, #28
 8003b08:	4a27      	ldr	r2, [pc, #156]	; (8003ba8 <HAL_DMA_IRQHandler+0x188>)
 8003b0a:	2102      	movs	r1, #2
 8003b0c:	fa01 f303 	lsl.w	r3, r1, r3
 8003b10:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2200      	movs	r2, #0
 8003b16:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      if (hdma->XferCpltCallback != NULL)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d038      	beq.n	8003b94 <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8003b2a:	e033      	b.n	8003b94 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b30:	f003 031c 	and.w	r3, r3, #28
 8003b34:	2208      	movs	r2, #8
 8003b36:	409a      	lsls	r2, r3
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	4013      	ands	r3, r2
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d02a      	beq.n	8003b96 <HAL_DMA_IRQHandler+0x176>
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	f003 0308 	and.w	r3, r3, #8
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d025      	beq.n	8003b96 <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	681a      	ldr	r2, [r3, #0]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f022 020e 	bic.w	r2, r2, #14
 8003b58:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b5e:	f003 021c 	and.w	r2, r3, #28
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b66:	2101      	movs	r1, #1
 8003b68:	fa01 f202 	lsl.w	r2, r1, r2
 8003b6c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2201      	movs	r2, #1
 8003b72:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2201      	movs	r2, #1
 8003b78:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d004      	beq.n	8003b96 <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b90:	6878      	ldr	r0, [r7, #4]
 8003b92:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003b94:	bf00      	nop
 8003b96:	bf00      	nop
}
 8003b98:	3710      	adds	r7, #16
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}
 8003b9e:	bf00      	nop
 8003ba0:	40020080 	.word	0x40020080
 8003ba4:	40020400 	.word	0x40020400
 8003ba8:	40020000 	.word	0x40020000

08003bac <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003bac:	b480      	push	{r7}
 8003bae:	b085      	sub	sp, #20
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	60f8      	str	r0, [r7, #12]
 8003bb4:	60b9      	str	r1, [r7, #8]
 8003bb6:	607a      	str	r2, [r7, #4]
 8003bb8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bbe:	68fa      	ldr	r2, [r7, #12]
 8003bc0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003bc2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d004      	beq.n	8003bd6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bd0:	68fa      	ldr	r2, [r7, #12]
 8003bd2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003bd4:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bda:	f003 021c 	and.w	r2, r3, #28
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be2:	2101      	movs	r1, #1
 8003be4:	fa01 f202 	lsl.w	r2, r1, r2
 8003be8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	683a      	ldr	r2, [r7, #0]
 8003bf0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	2b10      	cmp	r3, #16
 8003bf8:	d108      	bne.n	8003c0c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	687a      	ldr	r2, [r7, #4]
 8003c00:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	68ba      	ldr	r2, [r7, #8]
 8003c08:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003c0a:	e007      	b.n	8003c1c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	68ba      	ldr	r2, [r7, #8]
 8003c12:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	687a      	ldr	r2, [r7, #4]
 8003c1a:	60da      	str	r2, [r3, #12]
}
 8003c1c:	bf00      	nop
 8003c1e:	3714      	adds	r7, #20
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bc80      	pop	{r7}
 8003c24:	4770      	bx	lr
	...

08003c28 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b085      	sub	sp, #20
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	461a      	mov	r2, r3
 8003c36:	4b1c      	ldr	r3, [pc, #112]	; (8003ca8 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 8003c38:	429a      	cmp	r2, r3
 8003c3a:	d813      	bhi.n	8003c64 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c40:	089b      	lsrs	r3, r3, #2
 8003c42:	009b      	lsls	r3, r3, #2
 8003c44:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003c48:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8003c4c:	687a      	ldr	r2, [r7, #4]
 8003c4e:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	b2db      	uxtb	r3, r3
 8003c56:	3b08      	subs	r3, #8
 8003c58:	4a14      	ldr	r2, [pc, #80]	; (8003cac <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8003c5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c5e:	091b      	lsrs	r3, r3, #4
 8003c60:	60fb      	str	r3, [r7, #12]
 8003c62:	e011      	b.n	8003c88 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c68:	089b      	lsrs	r3, r3, #2
 8003c6a:	009a      	lsls	r2, r3, #2
 8003c6c:	4b10      	ldr	r3, [pc, #64]	; (8003cb0 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8003c6e:	4413      	add	r3, r2
 8003c70:	687a      	ldr	r2, [r7, #4]
 8003c72:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	b2db      	uxtb	r3, r3
 8003c7a:	3b08      	subs	r3, #8
 8003c7c:	4a0b      	ldr	r2, [pc, #44]	; (8003cac <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8003c7e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c82:	091b      	lsrs	r3, r3, #4
 8003c84:	3307      	adds	r3, #7
 8003c86:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	4a0a      	ldr	r2, [pc, #40]	; (8003cb4 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8003c8c:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	f003 031f 	and.w	r3, r3, #31
 8003c94:	2201      	movs	r2, #1
 8003c96:	409a      	lsls	r2, r3
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003c9c:	bf00      	nop
 8003c9e:	3714      	adds	r7, #20
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bc80      	pop	{r7}
 8003ca4:	4770      	bx	lr
 8003ca6:	bf00      	nop
 8003ca8:	40020407 	.word	0x40020407
 8003cac:	cccccccd 	.word	0xcccccccd
 8003cb0:	4002081c 	.word	0x4002081c
 8003cb4:	40020880 	.word	0x40020880

08003cb8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b085      	sub	sp, #20
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003cc8:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003cca:	68fa      	ldr	r2, [r7, #12]
 8003ccc:	4b0a      	ldr	r3, [pc, #40]	; (8003cf8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003cce:	4413      	add	r3, r2
 8003cd0:	009b      	lsls	r3, r3, #2
 8003cd2:	461a      	mov	r2, r3
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	4a08      	ldr	r2, [pc, #32]	; (8003cfc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003cdc:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	3b01      	subs	r3, #1
 8003ce2:	f003 0303 	and.w	r3, r3, #3
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	409a      	lsls	r2, r3
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8003cee:	bf00      	nop
 8003cf0:	3714      	adds	r7, #20
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bc80      	pop	{r7}
 8003cf6:	4770      	bx	lr
 8003cf8:	1000823f 	.word	0x1000823f
 8003cfc:	40020940 	.word	0x40020940

08003d00 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b087      	sub	sp, #28
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
 8003d08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d0e:	e140      	b.n	8003f92 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	681a      	ldr	r2, [r3, #0]
 8003d14:	2101      	movs	r1, #1
 8003d16:	697b      	ldr	r3, [r7, #20]
 8003d18:	fa01 f303 	lsl.w	r3, r1, r3
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	f000 8132 	beq.w	8003f8c <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	f003 0303 	and.w	r3, r3, #3
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	d005      	beq.n	8003d40 <HAL_GPIO_Init+0x40>
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	f003 0303 	and.w	r3, r3, #3
 8003d3c:	2b02      	cmp	r3, #2
 8003d3e:	d130      	bne.n	8003da2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	689b      	ldr	r3, [r3, #8]
 8003d44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	005b      	lsls	r3, r3, #1
 8003d4a:	2203      	movs	r2, #3
 8003d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d50:	43db      	mvns	r3, r3
 8003d52:	693a      	ldr	r2, [r7, #16]
 8003d54:	4013      	ands	r3, r2
 8003d56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	68da      	ldr	r2, [r3, #12]
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	005b      	lsls	r3, r3, #1
 8003d60:	fa02 f303 	lsl.w	r3, r2, r3
 8003d64:	693a      	ldr	r2, [r7, #16]
 8003d66:	4313      	orrs	r3, r2
 8003d68:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	693a      	ldr	r2, [r7, #16]
 8003d6e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003d76:	2201      	movs	r2, #1
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d7e:	43db      	mvns	r3, r3
 8003d80:	693a      	ldr	r2, [r7, #16]
 8003d82:	4013      	ands	r3, r2
 8003d84:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	091b      	lsrs	r3, r3, #4
 8003d8c:	f003 0201 	and.w	r2, r3, #1
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	fa02 f303 	lsl.w	r3, r2, r3
 8003d96:	693a      	ldr	r2, [r7, #16]
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	693a      	ldr	r2, [r7, #16]
 8003da0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	f003 0303 	and.w	r3, r3, #3
 8003daa:	2b03      	cmp	r3, #3
 8003dac:	d017      	beq.n	8003dde <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	68db      	ldr	r3, [r3, #12]
 8003db2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003db4:	697b      	ldr	r3, [r7, #20]
 8003db6:	005b      	lsls	r3, r3, #1
 8003db8:	2203      	movs	r2, #3
 8003dba:	fa02 f303 	lsl.w	r3, r2, r3
 8003dbe:	43db      	mvns	r3, r3
 8003dc0:	693a      	ldr	r2, [r7, #16]
 8003dc2:	4013      	ands	r3, r2
 8003dc4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	689a      	ldr	r2, [r3, #8]
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	005b      	lsls	r3, r3, #1
 8003dce:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd2:	693a      	ldr	r2, [r7, #16]
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	693a      	ldr	r2, [r7, #16]
 8003ddc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	f003 0303 	and.w	r3, r3, #3
 8003de6:	2b02      	cmp	r3, #2
 8003de8:	d123      	bne.n	8003e32 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	08da      	lsrs	r2, r3, #3
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	3208      	adds	r2, #8
 8003df2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003df6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	f003 0307 	and.w	r3, r3, #7
 8003dfe:	009b      	lsls	r3, r3, #2
 8003e00:	220f      	movs	r2, #15
 8003e02:	fa02 f303 	lsl.w	r3, r2, r3
 8003e06:	43db      	mvns	r3, r3
 8003e08:	693a      	ldr	r2, [r7, #16]
 8003e0a:	4013      	ands	r3, r2
 8003e0c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	691a      	ldr	r2, [r3, #16]
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	f003 0307 	and.w	r3, r3, #7
 8003e18:	009b      	lsls	r3, r3, #2
 8003e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e1e:	693a      	ldr	r2, [r7, #16]
 8003e20:	4313      	orrs	r3, r2
 8003e22:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	08da      	lsrs	r2, r3, #3
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	3208      	adds	r2, #8
 8003e2c:	6939      	ldr	r1, [r7, #16]
 8003e2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	005b      	lsls	r3, r3, #1
 8003e3c:	2203      	movs	r2, #3
 8003e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e42:	43db      	mvns	r3, r3
 8003e44:	693a      	ldr	r2, [r7, #16]
 8003e46:	4013      	ands	r3, r2
 8003e48:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	f003 0203 	and.w	r2, r3, #3
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	005b      	lsls	r3, r3, #1
 8003e56:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5a:	693a      	ldr	r2, [r7, #16]
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	693a      	ldr	r2, [r7, #16]
 8003e64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	f000 808c 	beq.w	8003f8c <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8003e74:	4a4e      	ldr	r2, [pc, #312]	; (8003fb0 <HAL_GPIO_Init+0x2b0>)
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	089b      	lsrs	r3, r3, #2
 8003e7a:	3302      	adds	r3, #2
 8003e7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e80:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	f003 0303 	and.w	r3, r3, #3
 8003e88:	009b      	lsls	r3, r3, #2
 8003e8a:	2207      	movs	r2, #7
 8003e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e90:	43db      	mvns	r3, r3
 8003e92:	693a      	ldr	r2, [r7, #16]
 8003e94:	4013      	ands	r3, r2
 8003e96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003e9e:	d00d      	beq.n	8003ebc <HAL_GPIO_Init+0x1bc>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	4a44      	ldr	r2, [pc, #272]	; (8003fb4 <HAL_GPIO_Init+0x2b4>)
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d007      	beq.n	8003eb8 <HAL_GPIO_Init+0x1b8>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	4a43      	ldr	r2, [pc, #268]	; (8003fb8 <HAL_GPIO_Init+0x2b8>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d101      	bne.n	8003eb4 <HAL_GPIO_Init+0x1b4>
 8003eb0:	2302      	movs	r3, #2
 8003eb2:	e004      	b.n	8003ebe <HAL_GPIO_Init+0x1be>
 8003eb4:	2307      	movs	r3, #7
 8003eb6:	e002      	b.n	8003ebe <HAL_GPIO_Init+0x1be>
 8003eb8:	2301      	movs	r3, #1
 8003eba:	e000      	b.n	8003ebe <HAL_GPIO_Init+0x1be>
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	697a      	ldr	r2, [r7, #20]
 8003ec0:	f002 0203 	and.w	r2, r2, #3
 8003ec4:	0092      	lsls	r2, r2, #2
 8003ec6:	4093      	lsls	r3, r2
 8003ec8:	693a      	ldr	r2, [r7, #16]
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003ece:	4938      	ldr	r1, [pc, #224]	; (8003fb0 <HAL_GPIO_Init+0x2b0>)
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	089b      	lsrs	r3, r3, #2
 8003ed4:	3302      	adds	r3, #2
 8003ed6:	693a      	ldr	r2, [r7, #16]
 8003ed8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8003edc:	4b37      	ldr	r3, [pc, #220]	; (8003fbc <HAL_GPIO_Init+0x2bc>)
 8003ede:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003ee2:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	43db      	mvns	r3, r3
 8003ee8:	693a      	ldr	r2, [r7, #16]
 8003eea:	4013      	ands	r3, r2
 8003eec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d003      	beq.n	8003f02 <HAL_GPIO_Init+0x202>
        {
          temp |= iocurrent;
 8003efa:	693a      	ldr	r2, [r7, #16]
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	4313      	orrs	r3, r2
 8003f00:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8003f02:	4a2e      	ldr	r2, [pc, #184]	; (8003fbc <HAL_GPIO_Init+0x2bc>)
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8003f0a:	4b2c      	ldr	r3, [pc, #176]	; (8003fbc <HAL_GPIO_Init+0x2bc>)
 8003f0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f10:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	43db      	mvns	r3, r3
 8003f16:	693a      	ldr	r2, [r7, #16]
 8003f18:	4013      	ands	r3, r2
 8003f1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d003      	beq.n	8003f30 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8003f28:	693a      	ldr	r2, [r7, #16]
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8003f30:	4a22      	ldr	r2, [pc, #136]	; (8003fbc <HAL_GPIO_Init+0x2bc>)
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003f38:	4b20      	ldr	r3, [pc, #128]	; (8003fbc <HAL_GPIO_Init+0x2bc>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	43db      	mvns	r3, r3
 8003f42:	693a      	ldr	r2, [r7, #16]
 8003f44:	4013      	ands	r3, r2
 8003f46:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d003      	beq.n	8003f5c <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8003f54:	693a      	ldr	r2, [r7, #16]
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003f5c:	4a17      	ldr	r2, [pc, #92]	; (8003fbc <HAL_GPIO_Init+0x2bc>)
 8003f5e:	693b      	ldr	r3, [r7, #16]
 8003f60:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003f62:	4b16      	ldr	r3, [pc, #88]	; (8003fbc <HAL_GPIO_Init+0x2bc>)
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	43db      	mvns	r3, r3
 8003f6c:	693a      	ldr	r2, [r7, #16]
 8003f6e:	4013      	ands	r3, r2
 8003f70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d003      	beq.n	8003f86 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003f7e:	693a      	ldr	r2, [r7, #16]
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	4313      	orrs	r3, r2
 8003f84:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003f86:	4a0d      	ldr	r2, [pc, #52]	; (8003fbc <HAL_GPIO_Init+0x2bc>)
 8003f88:	693b      	ldr	r3, [r7, #16]
 8003f8a:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8003f8c:	697b      	ldr	r3, [r7, #20]
 8003f8e:	3301      	adds	r3, #1
 8003f90:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	681a      	ldr	r2, [r3, #0]
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	fa22 f303 	lsr.w	r3, r2, r3
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	f47f aeb7 	bne.w	8003d10 <HAL_GPIO_Init+0x10>
  }
}
 8003fa2:	bf00      	nop
 8003fa4:	bf00      	nop
 8003fa6:	371c      	adds	r7, #28
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bc80      	pop	{r7}
 8003fac:	4770      	bx	lr
 8003fae:	bf00      	nop
 8003fb0:	40010000 	.word	0x40010000
 8003fb4:	48000400 	.word	0x48000400
 8003fb8:	48000800 	.word	0x48000800
 8003fbc:	58000800 	.word	0x58000800

08003fc0 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b087      	sub	sp, #28
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
 8003fc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8003fce:	e0af      	b.n	8004130 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003fd0:	2201      	movs	r2, #1
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd8:	683a      	ldr	r2, [r7, #0]
 8003fda:	4013      	ands	r3, r2
 8003fdc:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	f000 80a2 	beq.w	800412a <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8003fe6:	4a59      	ldr	r2, [pc, #356]	; (800414c <HAL_GPIO_DeInit+0x18c>)
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	089b      	lsrs	r3, r3, #2
 8003fec:	3302      	adds	r3, #2
 8003fee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ff2:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	f003 0303 	and.w	r3, r3, #3
 8003ffa:	009b      	lsls	r3, r3, #2
 8003ffc:	2207      	movs	r2, #7
 8003ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8004002:	68fa      	ldr	r2, [r7, #12]
 8004004:	4013      	ands	r3, r2
 8004006:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800400e:	d00d      	beq.n	800402c <HAL_GPIO_DeInit+0x6c>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	4a4f      	ldr	r2, [pc, #316]	; (8004150 <HAL_GPIO_DeInit+0x190>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d007      	beq.n	8004028 <HAL_GPIO_DeInit+0x68>
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	4a4e      	ldr	r2, [pc, #312]	; (8004154 <HAL_GPIO_DeInit+0x194>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d101      	bne.n	8004024 <HAL_GPIO_DeInit+0x64>
 8004020:	2302      	movs	r3, #2
 8004022:	e004      	b.n	800402e <HAL_GPIO_DeInit+0x6e>
 8004024:	2307      	movs	r3, #7
 8004026:	e002      	b.n	800402e <HAL_GPIO_DeInit+0x6e>
 8004028:	2301      	movs	r3, #1
 800402a:	e000      	b.n	800402e <HAL_GPIO_DeInit+0x6e>
 800402c:	2300      	movs	r3, #0
 800402e:	697a      	ldr	r2, [r7, #20]
 8004030:	f002 0203 	and.w	r2, r2, #3
 8004034:	0092      	lsls	r2, r2, #2
 8004036:	4093      	lsls	r3, r2
 8004038:	68fa      	ldr	r2, [r7, #12]
 800403a:	429a      	cmp	r2, r3
 800403c:	d136      	bne.n	80040ac <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 800403e:	4b46      	ldr	r3, [pc, #280]	; (8004158 <HAL_GPIO_DeInit+0x198>)
 8004040:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	43db      	mvns	r3, r3
 8004048:	4943      	ldr	r1, [pc, #268]	; (8004158 <HAL_GPIO_DeInit+0x198>)
 800404a:	4013      	ands	r3, r2
 800404c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8004050:	4b41      	ldr	r3, [pc, #260]	; (8004158 <HAL_GPIO_DeInit+0x198>)
 8004052:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	43db      	mvns	r3, r3
 800405a:	493f      	ldr	r1, [pc, #252]	; (8004158 <HAL_GPIO_DeInit+0x198>)
 800405c:	4013      	ands	r3, r2
 800405e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8004062:	4b3d      	ldr	r3, [pc, #244]	; (8004158 <HAL_GPIO_DeInit+0x198>)
 8004064:	681a      	ldr	r2, [r3, #0]
 8004066:	693b      	ldr	r3, [r7, #16]
 8004068:	43db      	mvns	r3, r3
 800406a:	493b      	ldr	r1, [pc, #236]	; (8004158 <HAL_GPIO_DeInit+0x198>)
 800406c:	4013      	ands	r3, r2
 800406e:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8004070:	4b39      	ldr	r3, [pc, #228]	; (8004158 <HAL_GPIO_DeInit+0x198>)
 8004072:	685a      	ldr	r2, [r3, #4]
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	43db      	mvns	r3, r3
 8004078:	4937      	ldr	r1, [pc, #220]	; (8004158 <HAL_GPIO_DeInit+0x198>)
 800407a:	4013      	ands	r3, r2
 800407c:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 800407e:	697b      	ldr	r3, [r7, #20]
 8004080:	f003 0303 	and.w	r3, r3, #3
 8004084:	009b      	lsls	r3, r3, #2
 8004086:	2207      	movs	r2, #7
 8004088:	fa02 f303 	lsl.w	r3, r2, r3
 800408c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800408e:	4a2f      	ldr	r2, [pc, #188]	; (800414c <HAL_GPIO_DeInit+0x18c>)
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	089b      	lsrs	r3, r3, #2
 8004094:	3302      	adds	r3, #2
 8004096:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	43da      	mvns	r2, r3
 800409e:	482b      	ldr	r0, [pc, #172]	; (800414c <HAL_GPIO_DeInit+0x18c>)
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	089b      	lsrs	r3, r3, #2
 80040a4:	400a      	ands	r2, r1
 80040a6:	3302      	adds	r3, #2
 80040a8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	005b      	lsls	r3, r3, #1
 80040b4:	2103      	movs	r1, #3
 80040b6:	fa01 f303 	lsl.w	r3, r1, r3
 80040ba:	431a      	orrs	r2, r3
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 80040c0:	697b      	ldr	r3, [r7, #20]
 80040c2:	08da      	lsrs	r2, r3, #3
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	3208      	adds	r2, #8
 80040c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80040cc:	697b      	ldr	r3, [r7, #20]
 80040ce:	f003 0307 	and.w	r3, r3, #7
 80040d2:	009b      	lsls	r3, r3, #2
 80040d4:	220f      	movs	r2, #15
 80040d6:	fa02 f303 	lsl.w	r3, r2, r3
 80040da:	43db      	mvns	r3, r3
 80040dc:	697a      	ldr	r2, [r7, #20]
 80040de:	08d2      	lsrs	r2, r2, #3
 80040e0:	4019      	ands	r1, r3
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	3208      	adds	r2, #8
 80040e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	689a      	ldr	r2, [r3, #8]
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	005b      	lsls	r3, r3, #1
 80040f2:	2103      	movs	r1, #3
 80040f4:	fa01 f303 	lsl.w	r3, r1, r3
 80040f8:	43db      	mvns	r3, r3
 80040fa:	401a      	ands	r2, r3
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	685a      	ldr	r2, [r3, #4]
 8004104:	2101      	movs	r1, #1
 8004106:	697b      	ldr	r3, [r7, #20]
 8004108:	fa01 f303 	lsl.w	r3, r1, r3
 800410c:	43db      	mvns	r3, r3
 800410e:	401a      	ands	r2, r3
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	68da      	ldr	r2, [r3, #12]
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	005b      	lsls	r3, r3, #1
 800411c:	2103      	movs	r1, #3
 800411e:	fa01 f303 	lsl.w	r3, r1, r3
 8004122:	43db      	mvns	r3, r3
 8004124:	401a      	ands	r2, r3
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	60da      	str	r2, [r3, #12]
    }

    position++;
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	3301      	adds	r3, #1
 800412e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8004130:	683a      	ldr	r2, [r7, #0]
 8004132:	697b      	ldr	r3, [r7, #20]
 8004134:	fa22 f303 	lsr.w	r3, r2, r3
 8004138:	2b00      	cmp	r3, #0
 800413a:	f47f af49 	bne.w	8003fd0 <HAL_GPIO_DeInit+0x10>
  }
}
 800413e:	bf00      	nop
 8004140:	bf00      	nop
 8004142:	371c      	adds	r7, #28
 8004144:	46bd      	mov	sp, r7
 8004146:	bc80      	pop	{r7}
 8004148:	4770      	bx	lr
 800414a:	bf00      	nop
 800414c:	40010000 	.word	0x40010000
 8004150:	48000400 	.word	0x48000400
 8004154:	48000800 	.word	0x48000800
 8004158:	58000800 	.word	0x58000800

0800415c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800415c:	b480      	push	{r7}
 800415e:	b083      	sub	sp, #12
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
 8004164:	460b      	mov	r3, r1
 8004166:	807b      	strh	r3, [r7, #2]
 8004168:	4613      	mov	r3, r2
 800416a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800416c:	787b      	ldrb	r3, [r7, #1]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d003      	beq.n	800417a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004172:	887a      	ldrh	r2, [r7, #2]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004178:	e002      	b.n	8004180 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800417a:	887a      	ldrh	r2, [r7, #2]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004180:	bf00      	nop
 8004182:	370c      	adds	r7, #12
 8004184:	46bd      	mov	sp, r7
 8004186:	bc80      	pop	{r7}
 8004188:	4770      	bx	lr
	...

0800418c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b082      	sub	sp, #8
 8004190:	af00      	add	r7, sp, #0
 8004192:	4603      	mov	r3, r0
 8004194:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004196:	4b08      	ldr	r3, [pc, #32]	; (80041b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004198:	68da      	ldr	r2, [r3, #12]
 800419a:	88fb      	ldrh	r3, [r7, #6]
 800419c:	4013      	ands	r3, r2
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d006      	beq.n	80041b0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80041a2:	4a05      	ldr	r2, [pc, #20]	; (80041b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80041a4:	88fb      	ldrh	r3, [r7, #6]
 80041a6:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80041a8:	88fb      	ldrh	r3, [r7, #6]
 80041aa:	4618      	mov	r0, r3
 80041ac:	f000 f806 	bl	80041bc <HAL_GPIO_EXTI_Callback>
  }
}
 80041b0:	bf00      	nop
 80041b2:	3708      	adds	r7, #8
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd80      	pop	{r7, pc}
 80041b8:	58000800 	.word	0x58000800

080041bc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80041bc:	b480      	push	{r7}
 80041be:	b083      	sub	sp, #12
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	4603      	mov	r3, r0
 80041c4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80041c6:	bf00      	nop
 80041c8:	370c      	adds	r7, #12
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bc80      	pop	{r7}
 80041ce:	4770      	bx	lr

080041d0 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80041d0:	b480      	push	{r7}
 80041d2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80041d4:	4b04      	ldr	r3, [pc, #16]	; (80041e8 <HAL_PWR_EnableBkUpAccess+0x18>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4a03      	ldr	r2, [pc, #12]	; (80041e8 <HAL_PWR_EnableBkUpAccess+0x18>)
 80041da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041de:	6013      	str	r3, [r2, #0]
}
 80041e0:	bf00      	nop
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bc80      	pop	{r7}
 80041e6:	4770      	bx	lr
 80041e8:	58000400 	.word	0x58000400

080041ec <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b082      	sub	sp, #8
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
 80041f4:	460b      	mov	r3, r1
 80041f6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d10c      	bne.n	8004218 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 80041fe:	4b13      	ldr	r3, [pc, #76]	; (800424c <HAL_PWR_EnterSLEEPMode+0x60>)
 8004200:	695b      	ldr	r3, [r3, #20]
 8004202:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004206:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800420a:	d10d      	bne.n	8004228 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 800420c:	f000 f83c 	bl	8004288 <HAL_PWREx_DisableLowPowerRunMode>
 8004210:	4603      	mov	r3, r0
 8004212:	2b00      	cmp	r3, #0
 8004214:	d008      	beq.n	8004228 <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 8004216:	e015      	b.n	8004244 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 8004218:	4b0c      	ldr	r3, [pc, #48]	; (800424c <HAL_PWR_EnterSLEEPMode+0x60>)
 800421a:	695b      	ldr	r3, [r3, #20]
 800421c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004220:	2b00      	cmp	r3, #0
 8004222:	d101      	bne.n	8004228 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8004224:	f000 f822 	bl	800426c <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004228:	4b09      	ldr	r3, [pc, #36]	; (8004250 <HAL_PWR_EnterSLEEPMode+0x64>)
 800422a:	691b      	ldr	r3, [r3, #16]
 800422c:	4a08      	ldr	r2, [pc, #32]	; (8004250 <HAL_PWR_EnterSLEEPMode+0x64>)
 800422e:	f023 0304 	bic.w	r3, r3, #4
 8004232:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8004234:	78fb      	ldrb	r3, [r7, #3]
 8004236:	2b01      	cmp	r3, #1
 8004238:	d101      	bne.n	800423e <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800423a:	bf30      	wfi
 800423c:	e002      	b.n	8004244 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800423e:	bf40      	sev
    __WFE();
 8004240:	bf20      	wfe
    __WFE();
 8004242:	bf20      	wfe
  }
}
 8004244:	3708      	adds	r7, #8
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}
 800424a:	bf00      	nop
 800424c:	58000400 	.word	0x58000400
 8004250:	e000ed00 	.word	0xe000ed00

08004254 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004254:	b480      	push	{r7}
 8004256:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8004258:	4b03      	ldr	r3, [pc, #12]	; (8004268 <HAL_PWREx_GetVoltageRange+0x14>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8004260:	4618      	mov	r0, r3
 8004262:	46bd      	mov	sp, r7
 8004264:	bc80      	pop	{r7}
 8004266:	4770      	bx	lr
 8004268:	58000400 	.word	0x58000400

0800426c <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 800426c:	b480      	push	{r7}
 800426e:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8004270:	4b04      	ldr	r3, [pc, #16]	; (8004284 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a03      	ldr	r2, [pc, #12]	; (8004284 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8004276:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800427a:	6013      	str	r3, [r2, #0]
}
 800427c:	bf00      	nop
 800427e:	46bd      	mov	sp, r7
 8004280:	bc80      	pop	{r7}
 8004282:	4770      	bx	lr
 8004284:	58000400 	.word	0x58000400

08004288 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8004288:	b480      	push	{r7}
 800428a:	b083      	sub	sp, #12
 800428c:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 800428e:	4b16      	ldr	r3, [pc, #88]	; (80042e8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a15      	ldr	r2, [pc, #84]	; (80042e8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8004294:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004298:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 800429a:	4b14      	ldr	r3, [pc, #80]	; (80042ec <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	2232      	movs	r2, #50	; 0x32
 80042a0:	fb02 f303 	mul.w	r3, r2, r3
 80042a4:	4a12      	ldr	r2, [pc, #72]	; (80042f0 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 80042a6:	fba2 2303 	umull	r2, r3, r2, r3
 80042aa:	0c9b      	lsrs	r3, r3, #18
 80042ac:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 80042ae:	e002      	b.n	80042b6 <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	3b01      	subs	r3, #1
 80042b4:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 80042b6:	4b0c      	ldr	r3, [pc, #48]	; (80042e8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 80042b8:	695b      	ldr	r3, [r3, #20]
 80042ba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80042be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80042c2:	d102      	bne.n	80042ca <HAL_PWREx_DisableLowPowerRunMode+0x42>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d1f2      	bne.n	80042b0 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 80042ca:	4b07      	ldr	r3, [pc, #28]	; (80042e8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 80042cc:	695b      	ldr	r3, [r3, #20]
 80042ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80042d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80042d6:	d101      	bne.n	80042dc <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 80042d8:	2303      	movs	r3, #3
 80042da:	e000      	b.n	80042de <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 80042dc:	2300      	movs	r3, #0
}
 80042de:	4618      	mov	r0, r3
 80042e0:	370c      	adds	r7, #12
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bc80      	pop	{r7}
 80042e6:	4770      	bx	lr
 80042e8:	58000400 	.word	0x58000400
 80042ec:	20000000 	.word	0x20000000
 80042f0:	431bde83 	.word	0x431bde83

080042f4 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 80042f4:	b480      	push	{r7}
 80042f6:	b083      	sub	sp, #12
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	4603      	mov	r3, r0
 80042fc:	71fb      	strb	r3, [r7, #7]
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 80042fe:	4b10      	ldr	r3, [pc, #64]	; (8004340 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f023 0307 	bic.w	r3, r3, #7
 8004306:	4a0e      	ldr	r2, [pc, #56]	; (8004340 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8004308:	f043 0302 	orr.w	r3, r3, #2
 800430c:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800430e:	4b0d      	ldr	r3, [pc, #52]	; (8004344 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8004310:	691b      	ldr	r3, [r3, #16]
 8004312:	4a0c      	ldr	r2, [pc, #48]	; (8004344 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8004314:	f043 0304 	orr.w	r3, r3, #4
 8004318:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 800431a:	79fb      	ldrb	r3, [r7, #7]
 800431c:	2b01      	cmp	r3, #1
 800431e:	d101      	bne.n	8004324 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8004320:	bf30      	wfi
 8004322:	e002      	b.n	800432a <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8004324:	bf40      	sev
    __WFE();
 8004326:	bf20      	wfe
    __WFE();
 8004328:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800432a:	4b06      	ldr	r3, [pc, #24]	; (8004344 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 800432c:	691b      	ldr	r3, [r3, #16]
 800432e:	4a05      	ldr	r2, [pc, #20]	; (8004344 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8004330:	f023 0304 	bic.w	r3, r3, #4
 8004334:	6113      	str	r3, [r2, #16]
}
 8004336:	bf00      	nop
 8004338:	370c      	adds	r7, #12
 800433a:	46bd      	mov	sp, r7
 800433c:	bc80      	pop	{r7}
 800433e:	4770      	bx	lr
 8004340:	58000400 	.word	0x58000400
 8004344:	e000ed00 	.word	0xe000ed00

08004348 <LL_PWR_IsEnabledBkUpAccess>:
{
 8004348:	b480      	push	{r7}
 800434a:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 800434c:	4b06      	ldr	r3, [pc, #24]	; (8004368 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004354:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004358:	d101      	bne.n	800435e <LL_PWR_IsEnabledBkUpAccess+0x16>
 800435a:	2301      	movs	r3, #1
 800435c:	e000      	b.n	8004360 <LL_PWR_IsEnabledBkUpAccess+0x18>
 800435e:	2300      	movs	r3, #0
}
 8004360:	4618      	mov	r0, r3
 8004362:	46bd      	mov	sp, r7
 8004364:	bc80      	pop	{r7}
 8004366:	4770      	bx	lr
 8004368:	58000400 	.word	0x58000400

0800436c <LL_RCC_HSE_EnableTcxo>:
{
 800436c:	b480      	push	{r7}
 800436e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8004370:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800437a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800437e:	6013      	str	r3, [r2, #0]
}
 8004380:	bf00      	nop
 8004382:	46bd      	mov	sp, r7
 8004384:	bc80      	pop	{r7}
 8004386:	4770      	bx	lr

08004388 <LL_RCC_HSE_DisableTcxo>:
{
 8004388:	b480      	push	{r7}
 800438a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 800438c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004396:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800439a:	6013      	str	r3, [r2, #0]
}
 800439c:	bf00      	nop
 800439e:	46bd      	mov	sp, r7
 80043a0:	bc80      	pop	{r7}
 80043a2:	4770      	bx	lr

080043a4 <LL_RCC_HSE_IsEnabledDiv2>:
{
 80043a4:	b480      	push	{r7}
 80043a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80043a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80043b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80043b6:	d101      	bne.n	80043bc <LL_RCC_HSE_IsEnabledDiv2+0x18>
 80043b8:	2301      	movs	r3, #1
 80043ba:	e000      	b.n	80043be <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80043bc:	2300      	movs	r3, #0
}
 80043be:	4618      	mov	r0, r3
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bc80      	pop	{r7}
 80043c4:	4770      	bx	lr

080043c6 <LL_RCC_HSE_Enable>:
{
 80043c6:	b480      	push	{r7}
 80043c8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80043ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80043d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043d8:	6013      	str	r3, [r2, #0]
}
 80043da:	bf00      	nop
 80043dc:	46bd      	mov	sp, r7
 80043de:	bc80      	pop	{r7}
 80043e0:	4770      	bx	lr

080043e2 <LL_RCC_HSE_Disable>:
{
 80043e2:	b480      	push	{r7}
 80043e4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80043e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80043f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043f4:	6013      	str	r3, [r2, #0]
}
 80043f6:	bf00      	nop
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bc80      	pop	{r7}
 80043fc:	4770      	bx	lr

080043fe <LL_RCC_HSE_IsReady>:
{
 80043fe:	b480      	push	{r7}
 8004400:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8004402:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800440c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004410:	d101      	bne.n	8004416 <LL_RCC_HSE_IsReady+0x18>
 8004412:	2301      	movs	r3, #1
 8004414:	e000      	b.n	8004418 <LL_RCC_HSE_IsReady+0x1a>
 8004416:	2300      	movs	r3, #0
}
 8004418:	4618      	mov	r0, r3
 800441a:	46bd      	mov	sp, r7
 800441c:	bc80      	pop	{r7}
 800441e:	4770      	bx	lr

08004420 <LL_RCC_HSI_Enable>:
{
 8004420:	b480      	push	{r7}
 8004422:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8004424:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800442e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004432:	6013      	str	r3, [r2, #0]
}
 8004434:	bf00      	nop
 8004436:	46bd      	mov	sp, r7
 8004438:	bc80      	pop	{r7}
 800443a:	4770      	bx	lr

0800443c <LL_RCC_HSI_Disable>:
{
 800443c:	b480      	push	{r7}
 800443e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8004440:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800444a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800444e:	6013      	str	r3, [r2, #0]
}
 8004450:	bf00      	nop
 8004452:	46bd      	mov	sp, r7
 8004454:	bc80      	pop	{r7}
 8004456:	4770      	bx	lr

08004458 <LL_RCC_HSI_IsReady>:
{
 8004458:	b480      	push	{r7}
 800445a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800445c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004466:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800446a:	d101      	bne.n	8004470 <LL_RCC_HSI_IsReady+0x18>
 800446c:	2301      	movs	r3, #1
 800446e:	e000      	b.n	8004472 <LL_RCC_HSI_IsReady+0x1a>
 8004470:	2300      	movs	r3, #0
}
 8004472:	4618      	mov	r0, r3
 8004474:	46bd      	mov	sp, r7
 8004476:	bc80      	pop	{r7}
 8004478:	4770      	bx	lr

0800447a <LL_RCC_HSI_SetCalibTrimming>:
{
 800447a:	b480      	push	{r7}
 800447c:	b083      	sub	sp, #12
 800447e:	af00      	add	r7, sp, #0
 8004480:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8004482:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	061b      	lsls	r3, r3, #24
 8004490:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004494:	4313      	orrs	r3, r2
 8004496:	604b      	str	r3, [r1, #4]
}
 8004498:	bf00      	nop
 800449a:	370c      	adds	r7, #12
 800449c:	46bd      	mov	sp, r7
 800449e:	bc80      	pop	{r7}
 80044a0:	4770      	bx	lr

080044a2 <LL_RCC_LSE_IsReady>:
{
 80044a2:	b480      	push	{r7}
 80044a4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80044a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80044aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044ae:	f003 0302 	and.w	r3, r3, #2
 80044b2:	2b02      	cmp	r3, #2
 80044b4:	d101      	bne.n	80044ba <LL_RCC_LSE_IsReady+0x18>
 80044b6:	2301      	movs	r3, #1
 80044b8:	e000      	b.n	80044bc <LL_RCC_LSE_IsReady+0x1a>
 80044ba:	2300      	movs	r3, #0
}
 80044bc:	4618      	mov	r0, r3
 80044be:	46bd      	mov	sp, r7
 80044c0:	bc80      	pop	{r7}
 80044c2:	4770      	bx	lr

080044c4 <LL_RCC_LSI_Enable>:
{
 80044c4:	b480      	push	{r7}
 80044c6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 80044c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80044cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80044d0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80044d4:	f043 0301 	orr.w	r3, r3, #1
 80044d8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80044dc:	bf00      	nop
 80044de:	46bd      	mov	sp, r7
 80044e0:	bc80      	pop	{r7}
 80044e2:	4770      	bx	lr

080044e4 <LL_RCC_LSI_Disable>:
{
 80044e4:	b480      	push	{r7}
 80044e6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 80044e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80044ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80044f0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80044f4:	f023 0301 	bic.w	r3, r3, #1
 80044f8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80044fc:	bf00      	nop
 80044fe:	46bd      	mov	sp, r7
 8004500:	bc80      	pop	{r7}
 8004502:	4770      	bx	lr

08004504 <LL_RCC_LSI_IsReady>:
{
 8004504:	b480      	push	{r7}
 8004506:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8004508:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800450c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004510:	f003 0302 	and.w	r3, r3, #2
 8004514:	2b02      	cmp	r3, #2
 8004516:	d101      	bne.n	800451c <LL_RCC_LSI_IsReady+0x18>
 8004518:	2301      	movs	r3, #1
 800451a:	e000      	b.n	800451e <LL_RCC_LSI_IsReady+0x1a>
 800451c:	2300      	movs	r3, #0
}
 800451e:	4618      	mov	r0, r3
 8004520:	46bd      	mov	sp, r7
 8004522:	bc80      	pop	{r7}
 8004524:	4770      	bx	lr

08004526 <LL_RCC_MSI_Enable>:
{
 8004526:	b480      	push	{r7}
 8004528:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800452a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004534:	f043 0301 	orr.w	r3, r3, #1
 8004538:	6013      	str	r3, [r2, #0]
}
 800453a:	bf00      	nop
 800453c:	46bd      	mov	sp, r7
 800453e:	bc80      	pop	{r7}
 8004540:	4770      	bx	lr

08004542 <LL_RCC_MSI_Disable>:
{
 8004542:	b480      	push	{r7}
 8004544:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8004546:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004550:	f023 0301 	bic.w	r3, r3, #1
 8004554:	6013      	str	r3, [r2, #0]
}
 8004556:	bf00      	nop
 8004558:	46bd      	mov	sp, r7
 800455a:	bc80      	pop	{r7}
 800455c:	4770      	bx	lr

0800455e <LL_RCC_MSI_IsReady>:
{
 800455e:	b480      	push	{r7}
 8004560:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8004562:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f003 0302 	and.w	r3, r3, #2
 800456c:	2b02      	cmp	r3, #2
 800456e:	d101      	bne.n	8004574 <LL_RCC_MSI_IsReady+0x16>
 8004570:	2301      	movs	r3, #1
 8004572:	e000      	b.n	8004576 <LL_RCC_MSI_IsReady+0x18>
 8004574:	2300      	movs	r3, #0
}
 8004576:	4618      	mov	r0, r3
 8004578:	46bd      	mov	sp, r7
 800457a:	bc80      	pop	{r7}
 800457c:	4770      	bx	lr

0800457e <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 800457e:	b480      	push	{r7}
 8004580:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8004582:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f003 0308 	and.w	r3, r3, #8
 800458c:	2b08      	cmp	r3, #8
 800458e:	d101      	bne.n	8004594 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8004590:	2301      	movs	r3, #1
 8004592:	e000      	b.n	8004596 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8004594:	2300      	movs	r3, #0
}
 8004596:	4618      	mov	r0, r3
 8004598:	46bd      	mov	sp, r7
 800459a:	bc80      	pop	{r7}
 800459c:	4770      	bx	lr

0800459e <LL_RCC_MSI_GetRange>:
{
 800459e:	b480      	push	{r7}
 80045a0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 80045a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bc80      	pop	{r7}
 80045b2:	4770      	bx	lr

080045b4 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 80045b4:	b480      	push	{r7}
 80045b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 80045b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80045bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80045c0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bc80      	pop	{r7}
 80045ca:	4770      	bx	lr

080045cc <LL_RCC_MSI_SetCalibTrimming>:
{
 80045cc:	b480      	push	{r7}
 80045ce:	b083      	sub	sp, #12
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80045d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	021b      	lsls	r3, r3, #8
 80045e2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80045e6:	4313      	orrs	r3, r2
 80045e8:	604b      	str	r3, [r1, #4]
}
 80045ea:	bf00      	nop
 80045ec:	370c      	adds	r7, #12
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bc80      	pop	{r7}
 80045f2:	4770      	bx	lr

080045f4 <LL_RCC_SetSysClkSource>:
{
 80045f4:	b480      	push	{r7}
 80045f6:	b083      	sub	sp, #12
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80045fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	f023 0203 	bic.w	r2, r3, #3
 8004606:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	4313      	orrs	r3, r2
 800460e:	608b      	str	r3, [r1, #8]
}
 8004610:	bf00      	nop
 8004612:	370c      	adds	r7, #12
 8004614:	46bd      	mov	sp, r7
 8004616:	bc80      	pop	{r7}
 8004618:	4770      	bx	lr

0800461a <LL_RCC_GetSysClkSource>:
{
 800461a:	b480      	push	{r7}
 800461c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800461e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004622:	689b      	ldr	r3, [r3, #8]
 8004624:	f003 030c 	and.w	r3, r3, #12
}
 8004628:	4618      	mov	r0, r3
 800462a:	46bd      	mov	sp, r7
 800462c:	bc80      	pop	{r7}
 800462e:	4770      	bx	lr

08004630 <LL_RCC_SetAHBPrescaler>:
{
 8004630:	b480      	push	{r7}
 8004632:	b083      	sub	sp, #12
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8004638:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800463c:	689b      	ldr	r3, [r3, #8]
 800463e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004642:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	4313      	orrs	r3, r2
 800464a:	608b      	str	r3, [r1, #8]
}
 800464c:	bf00      	nop
 800464e:	370c      	adds	r7, #12
 8004650:	46bd      	mov	sp, r7
 8004652:	bc80      	pop	{r7}
 8004654:	4770      	bx	lr

08004656 <LL_RCC_SetAHB3Prescaler>:
{
 8004656:	b480      	push	{r7}
 8004658:	b083      	sub	sp, #12
 800465a:	af00      	add	r7, sp, #0
 800465c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800465e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004662:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004666:	f023 020f 	bic.w	r2, r3, #15
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	091b      	lsrs	r3, r3, #4
 800466e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004672:	4313      	orrs	r3, r2
 8004674:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8004678:	bf00      	nop
 800467a:	370c      	adds	r7, #12
 800467c:	46bd      	mov	sp, r7
 800467e:	bc80      	pop	{r7}
 8004680:	4770      	bx	lr

08004682 <LL_RCC_SetAPB1Prescaler>:
{
 8004682:	b480      	push	{r7}
 8004684:	b083      	sub	sp, #12
 8004686:	af00      	add	r7, sp, #0
 8004688:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800468a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004694:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	4313      	orrs	r3, r2
 800469c:	608b      	str	r3, [r1, #8]
}
 800469e:	bf00      	nop
 80046a0:	370c      	adds	r7, #12
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bc80      	pop	{r7}
 80046a6:	4770      	bx	lr

080046a8 <LL_RCC_SetAPB2Prescaler>:
{
 80046a8:	b480      	push	{r7}
 80046aa:	b083      	sub	sp, #12
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80046b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80046ba:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	4313      	orrs	r3, r2
 80046c2:	608b      	str	r3, [r1, #8]
}
 80046c4:	bf00      	nop
 80046c6:	370c      	adds	r7, #12
 80046c8:	46bd      	mov	sp, r7
 80046ca:	bc80      	pop	{r7}
 80046cc:	4770      	bx	lr

080046ce <LL_RCC_GetAHBPrescaler>:
{
 80046ce:	b480      	push	{r7}
 80046d0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80046d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80046d6:	689b      	ldr	r3, [r3, #8]
 80046d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80046dc:	4618      	mov	r0, r3
 80046de:	46bd      	mov	sp, r7
 80046e0:	bc80      	pop	{r7}
 80046e2:	4770      	bx	lr

080046e4 <LL_RCC_GetAHB3Prescaler>:
{
 80046e4:	b480      	push	{r7}
 80046e6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80046e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80046ec:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80046f0:	011b      	lsls	r3, r3, #4
 80046f2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bc80      	pop	{r7}
 80046fc:	4770      	bx	lr

080046fe <LL_RCC_GetAPB1Prescaler>:
{
 80046fe:	b480      	push	{r7}
 8004700:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8004702:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 800470c:	4618      	mov	r0, r3
 800470e:	46bd      	mov	sp, r7
 8004710:	bc80      	pop	{r7}
 8004712:	4770      	bx	lr

08004714 <LL_RCC_GetAPB2Prescaler>:
{
 8004714:	b480      	push	{r7}
 8004716:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8004718:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800471c:	689b      	ldr	r3, [r3, #8]
 800471e:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8004722:	4618      	mov	r0, r3
 8004724:	46bd      	mov	sp, r7
 8004726:	bc80      	pop	{r7}
 8004728:	4770      	bx	lr

0800472a <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800472a:	b480      	push	{r7}
 800472c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800472e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004738:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800473c:	6013      	str	r3, [r2, #0]
}
 800473e:	bf00      	nop
 8004740:	46bd      	mov	sp, r7
 8004742:	bc80      	pop	{r7}
 8004744:	4770      	bx	lr

08004746 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8004746:	b480      	push	{r7}
 8004748:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800474a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004754:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004758:	6013      	str	r3, [r2, #0]
}
 800475a:	bf00      	nop
 800475c:	46bd      	mov	sp, r7
 800475e:	bc80      	pop	{r7}
 8004760:	4770      	bx	lr

08004762 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8004762:	b480      	push	{r7}
 8004764:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8004766:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004770:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004774:	d101      	bne.n	800477a <LL_RCC_PLL_IsReady+0x18>
 8004776:	2301      	movs	r3, #1
 8004778:	e000      	b.n	800477c <LL_RCC_PLL_IsReady+0x1a>
 800477a:	2300      	movs	r3, #0
}
 800477c:	4618      	mov	r0, r3
 800477e:	46bd      	mov	sp, r7
 8004780:	bc80      	pop	{r7}
 8004782:	4770      	bx	lr

08004784 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8004784:	b480      	push	{r7}
 8004786:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8004788:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800478c:	68db      	ldr	r3, [r3, #12]
 800478e:	0a1b      	lsrs	r3, r3, #8
 8004790:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8004794:	4618      	mov	r0, r3
 8004796:	46bd      	mov	sp, r7
 8004798:	bc80      	pop	{r7}
 800479a:	4770      	bx	lr

0800479c <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800479c:	b480      	push	{r7}
 800479e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80047a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80047a4:	68db      	ldr	r3, [r3, #12]
 80047a6:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 80047aa:	4618      	mov	r0, r3
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bc80      	pop	{r7}
 80047b0:	4770      	bx	lr

080047b2 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80047b2:	b480      	push	{r7}
 80047b4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80047b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80047ba:	68db      	ldr	r3, [r3, #12]
 80047bc:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bc80      	pop	{r7}
 80047c6:	4770      	bx	lr

080047c8 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80047c8:	b480      	push	{r7}
 80047ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80047cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80047d0:	68db      	ldr	r3, [r3, #12]
 80047d2:	f003 0303 	and.w	r3, r3, #3
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	46bd      	mov	sp, r7
 80047da:	bc80      	pop	{r7}
 80047dc:	4770      	bx	lr

080047de <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80047de:	b480      	push	{r7}
 80047e0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80047e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047f0:	d101      	bne.n	80047f6 <LL_RCC_IsActiveFlag_HPRE+0x18>
 80047f2:	2301      	movs	r3, #1
 80047f4:	e000      	b.n	80047f8 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80047f6:	2300      	movs	r3, #0
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bc80      	pop	{r7}
 80047fe:	4770      	bx	lr

08004800 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8004800:	b480      	push	{r7}
 8004802:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8004804:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004808:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800480c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004810:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004814:	d101      	bne.n	800481a <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8004816:	2301      	movs	r3, #1
 8004818:	e000      	b.n	800481c <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800481a:	2300      	movs	r3, #0
}
 800481c:	4618      	mov	r0, r3
 800481e:	46bd      	mov	sp, r7
 8004820:	bc80      	pop	{r7}
 8004822:	4770      	bx	lr

08004824 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8004824:	b480      	push	{r7}
 8004826:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8004828:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004832:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004836:	d101      	bne.n	800483c <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8004838:	2301      	movs	r3, #1
 800483a:	e000      	b.n	800483e <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800483c:	2300      	movs	r3, #0
}
 800483e:	4618      	mov	r0, r3
 8004840:	46bd      	mov	sp, r7
 8004842:	bc80      	pop	{r7}
 8004844:	4770      	bx	lr

08004846 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8004846:	b480      	push	{r7}
 8004848:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800484a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004854:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004858:	d101      	bne.n	800485e <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800485a:	2301      	movs	r3, #1
 800485c:	e000      	b.n	8004860 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800485e:	2300      	movs	r3, #0
}
 8004860:	4618      	mov	r0, r3
 8004862:	46bd      	mov	sp, r7
 8004864:	bc80      	pop	{r7}
 8004866:	4770      	bx	lr

08004868 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b088      	sub	sp, #32
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d101      	bne.n	800487a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004876:	2301      	movs	r3, #1
 8004878:	e38a      	b.n	8004f90 <HAL_RCC_OscConfig+0x728>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800487a:	f7ff fece 	bl	800461a <LL_RCC_GetSysClkSource>
 800487e:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004880:	f7ff ffa2 	bl	80047c8 <LL_RCC_PLL_GetMainSource>
 8004884:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f003 0320 	and.w	r3, r3, #32
 800488e:	2b00      	cmp	r3, #0
 8004890:	f000 80c9 	beq.w	8004a26 <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004894:	69fb      	ldr	r3, [r7, #28]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d005      	beq.n	80048a6 <HAL_RCC_OscConfig+0x3e>
 800489a:	69fb      	ldr	r3, [r7, #28]
 800489c:	2b0c      	cmp	r3, #12
 800489e:	d17b      	bne.n	8004998 <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80048a0:	69bb      	ldr	r3, [r7, #24]
 80048a2:	2b01      	cmp	r3, #1
 80048a4:	d178      	bne.n	8004998 <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80048a6:	f7ff fe5a 	bl	800455e <LL_RCC_MSI_IsReady>
 80048aa:	4603      	mov	r3, r0
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d005      	beq.n	80048bc <HAL_RCC_OscConfig+0x54>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6a1b      	ldr	r3, [r3, #32]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d101      	bne.n	80048bc <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80048b8:	2301      	movs	r3, #1
 80048ba:	e369      	b.n	8004f90 <HAL_RCC_OscConfig+0x728>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80048c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f003 0308 	and.w	r3, r3, #8
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d005      	beq.n	80048da <HAL_RCC_OscConfig+0x72>
 80048ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80048d8:	e006      	b.n	80048e8 <HAL_RCC_OscConfig+0x80>
 80048da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80048de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80048e2:	091b      	lsrs	r3, r3, #4
 80048e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d222      	bcs.n	8004932 <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048f0:	4618      	mov	r0, r3
 80048f2:	f000 fd4f 	bl	8005394 <RCC_SetFlashLatencyFromMSIRange>
 80048f6:	4603      	mov	r3, r0
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d001      	beq.n	8004900 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 80048fc:	2301      	movs	r3, #1
 80048fe:	e347      	b.n	8004f90 <HAL_RCC_OscConfig+0x728>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004900:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800490a:	f043 0308 	orr.w	r3, r3, #8
 800490e:	6013      	str	r3, [r2, #0]
 8004910:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800491e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004922:	4313      	orrs	r3, r2
 8004924:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800492a:	4618      	mov	r0, r3
 800492c:	f7ff fe4e 	bl	80045cc <LL_RCC_MSI_SetCalibTrimming>
 8004930:	e021      	b.n	8004976 <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004932:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800493c:	f043 0308 	orr.w	r3, r3, #8
 8004940:	6013      	str	r3, [r2, #0]
 8004942:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004950:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004954:	4313      	orrs	r3, r2
 8004956:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800495c:	4618      	mov	r0, r3
 800495e:	f7ff fe35 	bl	80045cc <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004966:	4618      	mov	r0, r3
 8004968:	f000 fd14 	bl	8005394 <RCC_SetFlashLatencyFromMSIRange>
 800496c:	4603      	mov	r3, r0
 800496e:	2b00      	cmp	r3, #0
 8004970:	d001      	beq.n	8004976 <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	e30c      	b.n	8004f90 <HAL_RCC_OscConfig+0x728>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8004976:	f000 fcd5 	bl	8005324 <HAL_RCC_GetHCLKFreq>
 800497a:	4603      	mov	r3, r0
 800497c:	4ab4      	ldr	r2, [pc, #720]	; (8004c50 <HAL_RCC_OscConfig+0x3e8>)
 800497e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004980:	4bb4      	ldr	r3, [pc, #720]	; (8004c54 <HAL_RCC_OscConfig+0x3ec>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4618      	mov	r0, r3
 8004986:	f7fd fc1f 	bl	80021c8 <HAL_InitTick>
 800498a:	4603      	mov	r3, r0
 800498c:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 800498e:	7cfb      	ldrb	r3, [r7, #19]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d047      	beq.n	8004a24 <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 8004994:	7cfb      	ldrb	r3, [r7, #19]
 8004996:	e2fb      	b.n	8004f90 <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6a1b      	ldr	r3, [r3, #32]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d02c      	beq.n	80049fa <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80049a0:	f7ff fdc1 	bl	8004526 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80049a4:	f7fc fea8 	bl	80016f8 <HAL_GetTick>
 80049a8:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80049aa:	e008      	b.n	80049be <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80049ac:	f7fc fea4 	bl	80016f8 <HAL_GetTick>
 80049b0:	4602      	mov	r2, r0
 80049b2:	697b      	ldr	r3, [r7, #20]
 80049b4:	1ad3      	subs	r3, r2, r3
 80049b6:	2b02      	cmp	r3, #2
 80049b8:	d901      	bls.n	80049be <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 80049ba:	2303      	movs	r3, #3
 80049bc:	e2e8      	b.n	8004f90 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() == 0U)
 80049be:	f7ff fdce 	bl	800455e <LL_RCC_MSI_IsReady>
 80049c2:	4603      	mov	r3, r0
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d0f1      	beq.n	80049ac <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80049c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80049d2:	f043 0308 	orr.w	r3, r3, #8
 80049d6:	6013      	str	r3, [r2, #0]
 80049d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049e6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80049ea:	4313      	orrs	r3, r2
 80049ec:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f2:	4618      	mov	r0, r3
 80049f4:	f7ff fdea 	bl	80045cc <LL_RCC_MSI_SetCalibTrimming>
 80049f8:	e015      	b.n	8004a26 <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80049fa:	f7ff fda2 	bl	8004542 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80049fe:	f7fc fe7b 	bl	80016f8 <HAL_GetTick>
 8004a02:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8004a04:	e008      	b.n	8004a18 <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004a06:	f7fc fe77 	bl	80016f8 <HAL_GetTick>
 8004a0a:	4602      	mov	r2, r0
 8004a0c:	697b      	ldr	r3, [r7, #20]
 8004a0e:	1ad3      	subs	r3, r2, r3
 8004a10:	2b02      	cmp	r3, #2
 8004a12:	d901      	bls.n	8004a18 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8004a14:	2303      	movs	r3, #3
 8004a16:	e2bb      	b.n	8004f90 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() != 0U)
 8004a18:	f7ff fda1 	bl	800455e <LL_RCC_MSI_IsReady>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d1f1      	bne.n	8004a06 <HAL_RCC_OscConfig+0x19e>
 8004a22:	e000      	b.n	8004a26 <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004a24:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f003 0301 	and.w	r3, r3, #1
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d05f      	beq.n	8004af2 <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8004a32:	69fb      	ldr	r3, [r7, #28]
 8004a34:	2b08      	cmp	r3, #8
 8004a36:	d005      	beq.n	8004a44 <HAL_RCC_OscConfig+0x1dc>
 8004a38:	69fb      	ldr	r3, [r7, #28]
 8004a3a:	2b0c      	cmp	r3, #12
 8004a3c:	d10d      	bne.n	8004a5a <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004a3e:	69bb      	ldr	r3, [r7, #24]
 8004a40:	2b03      	cmp	r3, #3
 8004a42:	d10a      	bne.n	8004a5a <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a44:	f7ff fcdb 	bl	80043fe <LL_RCC_HSE_IsReady>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d050      	beq.n	8004af0 <HAL_RCC_OscConfig+0x288>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d14c      	bne.n	8004af0 <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 8004a56:	2301      	movs	r3, #1
 8004a58:	e29a      	b.n	8004f90 <HAL_RCC_OscConfig+0x728>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8004a5a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004a6c:	4313      	orrs	r3, r2
 8004a6e:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a78:	d102      	bne.n	8004a80 <HAL_RCC_OscConfig+0x218>
 8004a7a:	f7ff fca4 	bl	80043c6 <LL_RCC_HSE_Enable>
 8004a7e:	e00d      	b.n	8004a9c <HAL_RCC_OscConfig+0x234>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8004a88:	d104      	bne.n	8004a94 <HAL_RCC_OscConfig+0x22c>
 8004a8a:	f7ff fc6f 	bl	800436c <LL_RCC_HSE_EnableTcxo>
 8004a8e:	f7ff fc9a 	bl	80043c6 <LL_RCC_HSE_Enable>
 8004a92:	e003      	b.n	8004a9c <HAL_RCC_OscConfig+0x234>
 8004a94:	f7ff fca5 	bl	80043e2 <LL_RCC_HSE_Disable>
 8004a98:	f7ff fc76 	bl	8004388 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d012      	beq.n	8004aca <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004aa4:	f7fc fe28 	bl	80016f8 <HAL_GetTick>
 8004aa8:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8004aaa:	e008      	b.n	8004abe <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004aac:	f7fc fe24 	bl	80016f8 <HAL_GetTick>
 8004ab0:	4602      	mov	r2, r0
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	1ad3      	subs	r3, r2, r3
 8004ab6:	2b64      	cmp	r3, #100	; 0x64
 8004ab8:	d901      	bls.n	8004abe <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 8004aba:	2303      	movs	r3, #3
 8004abc:	e268      	b.n	8004f90 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() == 0U)
 8004abe:	f7ff fc9e 	bl	80043fe <LL_RCC_HSE_IsReady>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d0f1      	beq.n	8004aac <HAL_RCC_OscConfig+0x244>
 8004ac8:	e013      	b.n	8004af2 <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004aca:	f7fc fe15 	bl	80016f8 <HAL_GetTick>
 8004ace:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8004ad0:	e008      	b.n	8004ae4 <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ad2:	f7fc fe11 	bl	80016f8 <HAL_GetTick>
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	697b      	ldr	r3, [r7, #20]
 8004ada:	1ad3      	subs	r3, r2, r3
 8004adc:	2b64      	cmp	r3, #100	; 0x64
 8004ade:	d901      	bls.n	8004ae4 <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 8004ae0:	2303      	movs	r3, #3
 8004ae2:	e255      	b.n	8004f90 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() != 0U)
 8004ae4:	f7ff fc8b 	bl	80043fe <LL_RCC_HSE_IsReady>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d1f1      	bne.n	8004ad2 <HAL_RCC_OscConfig+0x26a>
 8004aee:	e000      	b.n	8004af2 <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004af0:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f003 0302 	and.w	r3, r3, #2
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d04b      	beq.n	8004b96 <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8004afe:	69fb      	ldr	r3, [r7, #28]
 8004b00:	2b04      	cmp	r3, #4
 8004b02:	d005      	beq.n	8004b10 <HAL_RCC_OscConfig+0x2a8>
 8004b04:	69fb      	ldr	r3, [r7, #28]
 8004b06:	2b0c      	cmp	r3, #12
 8004b08:	d113      	bne.n	8004b32 <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004b0a:	69bb      	ldr	r3, [r7, #24]
 8004b0c:	2b02      	cmp	r3, #2
 8004b0e:	d110      	bne.n	8004b32 <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b10:	f7ff fca2 	bl	8004458 <LL_RCC_HSI_IsReady>
 8004b14:	4603      	mov	r3, r0
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d005      	beq.n	8004b26 <HAL_RCC_OscConfig+0x2be>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	691b      	ldr	r3, [r3, #16]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d101      	bne.n	8004b26 <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 8004b22:	2301      	movs	r3, #1
 8004b24:	e234      	b.n	8004f90 <HAL_RCC_OscConfig+0x728>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	695b      	ldr	r3, [r3, #20]
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f7ff fca5 	bl	800447a <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b30:	e031      	b.n	8004b96 <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	691b      	ldr	r3, [r3, #16]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d019      	beq.n	8004b6e <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b3a:	f7ff fc71 	bl	8004420 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b3e:	f7fc fddb 	bl	80016f8 <HAL_GetTick>
 8004b42:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8004b44:	e008      	b.n	8004b58 <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b46:	f7fc fdd7 	bl	80016f8 <HAL_GetTick>
 8004b4a:	4602      	mov	r2, r0
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	1ad3      	subs	r3, r2, r3
 8004b50:	2b02      	cmp	r3, #2
 8004b52:	d901      	bls.n	8004b58 <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 8004b54:	2303      	movs	r3, #3
 8004b56:	e21b      	b.n	8004f90 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() == 0U)
 8004b58:	f7ff fc7e 	bl	8004458 <LL_RCC_HSI_IsReady>
 8004b5c:	4603      	mov	r3, r0
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d0f1      	beq.n	8004b46 <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	695b      	ldr	r3, [r3, #20]
 8004b66:	4618      	mov	r0, r3
 8004b68:	f7ff fc87 	bl	800447a <LL_RCC_HSI_SetCalibTrimming>
 8004b6c:	e013      	b.n	8004b96 <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b6e:	f7ff fc65 	bl	800443c <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b72:	f7fc fdc1 	bl	80016f8 <HAL_GetTick>
 8004b76:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8004b78:	e008      	b.n	8004b8c <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b7a:	f7fc fdbd 	bl	80016f8 <HAL_GetTick>
 8004b7e:	4602      	mov	r2, r0
 8004b80:	697b      	ldr	r3, [r7, #20]
 8004b82:	1ad3      	subs	r3, r2, r3
 8004b84:	2b02      	cmp	r3, #2
 8004b86:	d901      	bls.n	8004b8c <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 8004b88:	2303      	movs	r3, #3
 8004b8a:	e201      	b.n	8004f90 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() != 0U)
 8004b8c:	f7ff fc64 	bl	8004458 <LL_RCC_HSI_IsReady>
 8004b90:	4603      	mov	r3, r0
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d1f1      	bne.n	8004b7a <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f003 0308 	and.w	r3, r3, #8
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d06e      	beq.n	8004c80 <HAL_RCC_OscConfig+0x418>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	699b      	ldr	r3, [r3, #24]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d056      	beq.n	8004c58 <HAL_RCC_OscConfig+0x3f0>
    {
      uint32_t csr_temp = RCC->CSR;
 8004baa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004bae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004bb2:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	69da      	ldr	r2, [r3, #28]
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	f003 0310 	and.w	r3, r3, #16
 8004bbe:	429a      	cmp	r2, r3
 8004bc0:	d031      	beq.n	8004c26 <HAL_RCC_OscConfig+0x3be>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	f003 0302 	and.w	r3, r3, #2
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d006      	beq.n	8004bda <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d101      	bne.n	8004bda <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	e1da      	b.n	8004f90 <HAL_RCC_OscConfig+0x728>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	f003 0301 	and.w	r3, r3, #1
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d013      	beq.n	8004c0c <HAL_RCC_OscConfig+0x3a4>
        {
          __HAL_RCC_LSI_DISABLE();
 8004be4:	f7ff fc7e 	bl	80044e4 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004be8:	f7fc fd86 	bl	80016f8 <HAL_GetTick>
 8004bec:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8004bee:	e008      	b.n	8004c02 <HAL_RCC_OscConfig+0x39a>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bf0:	f7fc fd82 	bl	80016f8 <HAL_GetTick>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	697b      	ldr	r3, [r7, #20]
 8004bf8:	1ad3      	subs	r3, r2, r3
 8004bfa:	2b11      	cmp	r3, #17
 8004bfc:	d901      	bls.n	8004c02 <HAL_RCC_OscConfig+0x39a>
            {
              return HAL_TIMEOUT;
 8004bfe:	2303      	movs	r3, #3
 8004c00:	e1c6      	b.n	8004f90 <HAL_RCC_OscConfig+0x728>
          while (LL_RCC_LSI_IsReady() != 0U)
 8004c02:	f7ff fc7f 	bl	8004504 <LL_RCC_LSI_IsReady>
 8004c06:	4603      	mov	r3, r0
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d1f1      	bne.n	8004bf0 <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8004c0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c10:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c14:	f023 0210 	bic.w	r2, r3, #16
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	69db      	ldr	r3, [r3, #28]
 8004c1c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004c20:	4313      	orrs	r3, r2
 8004c22:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c26:	f7ff fc4d 	bl	80044c4 <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c2a:	f7fc fd65 	bl	80016f8 <HAL_GetTick>
 8004c2e:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8004c30:	e008      	b.n	8004c44 <HAL_RCC_OscConfig+0x3dc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c32:	f7fc fd61 	bl	80016f8 <HAL_GetTick>
 8004c36:	4602      	mov	r2, r0
 8004c38:	697b      	ldr	r3, [r7, #20]
 8004c3a:	1ad3      	subs	r3, r2, r3
 8004c3c:	2b11      	cmp	r3, #17
 8004c3e:	d901      	bls.n	8004c44 <HAL_RCC_OscConfig+0x3dc>
        {
          return HAL_TIMEOUT;
 8004c40:	2303      	movs	r3, #3
 8004c42:	e1a5      	b.n	8004f90 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() == 0U)
 8004c44:	f7ff fc5e 	bl	8004504 <LL_RCC_LSI_IsReady>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d0f1      	beq.n	8004c32 <HAL_RCC_OscConfig+0x3ca>
 8004c4e:	e017      	b.n	8004c80 <HAL_RCC_OscConfig+0x418>
 8004c50:	20000000 	.word	0x20000000
 8004c54:	20000004 	.word	0x20000004
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c58:	f7ff fc44 	bl	80044e4 <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c5c:	f7fc fd4c 	bl	80016f8 <HAL_GetTick>
 8004c60:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8004c62:	e008      	b.n	8004c76 <HAL_RCC_OscConfig+0x40e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c64:	f7fc fd48 	bl	80016f8 <HAL_GetTick>
 8004c68:	4602      	mov	r2, r0
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	1ad3      	subs	r3, r2, r3
 8004c6e:	2b11      	cmp	r3, #17
 8004c70:	d901      	bls.n	8004c76 <HAL_RCC_OscConfig+0x40e>
        {
          return HAL_TIMEOUT;
 8004c72:	2303      	movs	r3, #3
 8004c74:	e18c      	b.n	8004f90 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() != 0U)
 8004c76:	f7ff fc45 	bl	8004504 <LL_RCC_LSI_IsReady>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d1f1      	bne.n	8004c64 <HAL_RCC_OscConfig+0x3fc>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f003 0304 	and.w	r3, r3, #4
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	f000 80d8 	beq.w	8004e3e <HAL_RCC_OscConfig+0x5d6>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8004c8e:	f7ff fb5b 	bl	8004348 <LL_PWR_IsEnabledBkUpAccess>
 8004c92:	4603      	mov	r3, r0
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d113      	bne.n	8004cc0 <HAL_RCC_OscConfig+0x458>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8004c98:	f7ff fa9a 	bl	80041d0 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c9c:	f7fc fd2c 	bl	80016f8 <HAL_GetTick>
 8004ca0:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8004ca2:	e008      	b.n	8004cb6 <HAL_RCC_OscConfig+0x44e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ca4:	f7fc fd28 	bl	80016f8 <HAL_GetTick>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	1ad3      	subs	r3, r2, r3
 8004cae:	2b02      	cmp	r3, #2
 8004cb0:	d901      	bls.n	8004cb6 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8004cb2:	2303      	movs	r3, #3
 8004cb4:	e16c      	b.n	8004f90 <HAL_RCC_OscConfig+0x728>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8004cb6:	f7ff fb47 	bl	8004348 <LL_PWR_IsEnabledBkUpAccess>
 8004cba:	4603      	mov	r3, r0
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d0f1      	beq.n	8004ca4 <HAL_RCC_OscConfig+0x43c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	68db      	ldr	r3, [r3, #12]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d07b      	beq.n	8004dc0 <HAL_RCC_OscConfig+0x558>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	68db      	ldr	r3, [r3, #12]
 8004ccc:	2b85      	cmp	r3, #133	; 0x85
 8004cce:	d003      	beq.n	8004cd8 <HAL_RCC_OscConfig+0x470>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	68db      	ldr	r3, [r3, #12]
 8004cd4:	2b05      	cmp	r3, #5
 8004cd6:	d109      	bne.n	8004cec <HAL_RCC_OscConfig+0x484>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004cd8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004cdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ce0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004ce4:	f043 0304 	orr.w	r3, r3, #4
 8004ce8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cec:	f7fc fd04 	bl	80016f8 <HAL_GetTick>
 8004cf0:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004cf2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004cf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cfa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004cfe:	f043 0301 	orr.w	r3, r3, #1
 8004d02:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8004d06:	e00a      	b.n	8004d1e <HAL_RCC_OscConfig+0x4b6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d08:	f7fc fcf6 	bl	80016f8 <HAL_GetTick>
 8004d0c:	4602      	mov	r2, r0
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	1ad3      	subs	r3, r2, r3
 8004d12:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d901      	bls.n	8004d1e <HAL_RCC_OscConfig+0x4b6>
        {
          return HAL_TIMEOUT;
 8004d1a:	2303      	movs	r3, #3
 8004d1c:	e138      	b.n	8004f90 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() == 0U)
 8004d1e:	f7ff fbc0 	bl	80044a2 <LL_RCC_LSE_IsReady>
 8004d22:	4603      	mov	r3, r0
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d0ef      	beq.n	8004d08 <HAL_RCC_OscConfig+0x4a0>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	68db      	ldr	r3, [r3, #12]
 8004d2c:	2b81      	cmp	r3, #129	; 0x81
 8004d2e:	d003      	beq.n	8004d38 <HAL_RCC_OscConfig+0x4d0>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	68db      	ldr	r3, [r3, #12]
 8004d34:	2b85      	cmp	r3, #133	; 0x85
 8004d36:	d121      	bne.n	8004d7c <HAL_RCC_OscConfig+0x514>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d38:	f7fc fcde 	bl	80016f8 <HAL_GetTick>
 8004d3c:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8004d3e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d46:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004d4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d4e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8004d52:	e00a      	b.n	8004d6a <HAL_RCC_OscConfig+0x502>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d54:	f7fc fcd0 	bl	80016f8 <HAL_GetTick>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	697b      	ldr	r3, [r7, #20]
 8004d5c:	1ad3      	subs	r3, r2, r3
 8004d5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d901      	bls.n	8004d6a <HAL_RCC_OscConfig+0x502>
          {
            return HAL_TIMEOUT;
 8004d66:	2303      	movs	r3, #3
 8004d68:	e112      	b.n	8004f90 <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8004d6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d72:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d0ec      	beq.n	8004d54 <HAL_RCC_OscConfig+0x4ec>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8004d7a:	e060      	b.n	8004e3e <HAL_RCC_OscConfig+0x5d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d7c:	f7fc fcbc 	bl	80016f8 <HAL_GetTick>
 8004d80:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8004d82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d8a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004d8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d92:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004d96:	e00a      	b.n	8004dae <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d98:	f7fc fcae 	bl	80016f8 <HAL_GetTick>
 8004d9c:	4602      	mov	r2, r0
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	1ad3      	subs	r3, r2, r3
 8004da2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d901      	bls.n	8004dae <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8004daa:	2303      	movs	r3, #3
 8004dac:	e0f0      	b.n	8004f90 <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004dae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004db2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004db6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d1ec      	bne.n	8004d98 <HAL_RCC_OscConfig+0x530>
 8004dbe:	e03e      	b.n	8004e3e <HAL_RCC_OscConfig+0x5d6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dc0:	f7fc fc9a 	bl	80016f8 <HAL_GetTick>
 8004dc4:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8004dc6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004dca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dce:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004dd2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004dd6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004dda:	e00a      	b.n	8004df2 <HAL_RCC_OscConfig+0x58a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ddc:	f7fc fc8c 	bl	80016f8 <HAL_GetTick>
 8004de0:	4602      	mov	r2, r0
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	1ad3      	subs	r3, r2, r3
 8004de6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d901      	bls.n	8004df2 <HAL_RCC_OscConfig+0x58a>
        {
          return HAL_TIMEOUT;
 8004dee:	2303      	movs	r3, #3
 8004df0:	e0ce      	b.n	8004f90 <HAL_RCC_OscConfig+0x728>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004df2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004df6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dfa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d1ec      	bne.n	8004ddc <HAL_RCC_OscConfig+0x574>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e02:	f7fc fc79 	bl	80016f8 <HAL_GetTick>
 8004e06:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004e08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e10:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004e14:	f023 0301 	bic.w	r3, r3, #1
 8004e18:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8004e1c:	e00a      	b.n	8004e34 <HAL_RCC_OscConfig+0x5cc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e1e:	f7fc fc6b 	bl	80016f8 <HAL_GetTick>
 8004e22:	4602      	mov	r2, r0
 8004e24:	697b      	ldr	r3, [r7, #20]
 8004e26:	1ad3      	subs	r3, r2, r3
 8004e28:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d901      	bls.n	8004e34 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8004e30:	2303      	movs	r3, #3
 8004e32:	e0ad      	b.n	8004f90 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() != 0U)
 8004e34:	f7ff fb35 	bl	80044a2 <LL_RCC_LSE_IsReady>
 8004e38:	4603      	mov	r3, r0
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d1ef      	bne.n	8004e1e <HAL_RCC_OscConfig+0x5b6>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	f000 80a3 	beq.w	8004f8e <HAL_RCC_OscConfig+0x726>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004e48:	69fb      	ldr	r3, [r7, #28]
 8004e4a:	2b0c      	cmp	r3, #12
 8004e4c:	d076      	beq.n	8004f3c <HAL_RCC_OscConfig+0x6d4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e52:	2b02      	cmp	r3, #2
 8004e54:	d14b      	bne.n	8004eee <HAL_RCC_OscConfig+0x686>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e56:	f7ff fc76 	bl	8004746 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e5a:	f7fc fc4d 	bl	80016f8 <HAL_GetTick>
 8004e5e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8004e60:	e008      	b.n	8004e74 <HAL_RCC_OscConfig+0x60c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e62:	f7fc fc49 	bl	80016f8 <HAL_GetTick>
 8004e66:	4602      	mov	r2, r0
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	1ad3      	subs	r3, r2, r3
 8004e6c:	2b0a      	cmp	r3, #10
 8004e6e:	d901      	bls.n	8004e74 <HAL_RCC_OscConfig+0x60c>
          {
            return HAL_TIMEOUT;
 8004e70:	2303      	movs	r3, #3
 8004e72:	e08d      	b.n	8004f90 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 8004e74:	f7ff fc75 	bl	8004762 <LL_RCC_PLL_IsReady>
 8004e78:	4603      	mov	r3, r0
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d1f1      	bne.n	8004e62 <HAL_RCC_OscConfig+0x5fa>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004e7e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e82:	68da      	ldr	r2, [r3, #12]
 8004e84:	4b44      	ldr	r3, [pc, #272]	; (8004f98 <HAL_RCC_OscConfig+0x730>)
 8004e86:	4013      	ands	r3, r2
 8004e88:	687a      	ldr	r2, [r7, #4]
 8004e8a:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8004e8c:	687a      	ldr	r2, [r7, #4]
 8004e8e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004e90:	4311      	orrs	r1, r2
 8004e92:	687a      	ldr	r2, [r7, #4]
 8004e94:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004e96:	0212      	lsls	r2, r2, #8
 8004e98:	4311      	orrs	r1, r2
 8004e9a:	687a      	ldr	r2, [r7, #4]
 8004e9c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004e9e:	4311      	orrs	r1, r2
 8004ea0:	687a      	ldr	r2, [r7, #4]
 8004ea2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004ea4:	4311      	orrs	r1, r2
 8004ea6:	687a      	ldr	r2, [r7, #4]
 8004ea8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004eaa:	430a      	orrs	r2, r1
 8004eac:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004eb4:	f7ff fc39 	bl	800472a <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004eb8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ebc:	68db      	ldr	r3, [r3, #12]
 8004ebe:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004ec2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ec6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ec8:	f7fc fc16 	bl	80016f8 <HAL_GetTick>
 8004ecc:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8004ece:	e008      	b.n	8004ee2 <HAL_RCC_OscConfig+0x67a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ed0:	f7fc fc12 	bl	80016f8 <HAL_GetTick>
 8004ed4:	4602      	mov	r2, r0
 8004ed6:	697b      	ldr	r3, [r7, #20]
 8004ed8:	1ad3      	subs	r3, r2, r3
 8004eda:	2b0a      	cmp	r3, #10
 8004edc:	d901      	bls.n	8004ee2 <HAL_RCC_OscConfig+0x67a>
          {
            return HAL_TIMEOUT;
 8004ede:	2303      	movs	r3, #3
 8004ee0:	e056      	b.n	8004f90 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() == 0U)
 8004ee2:	f7ff fc3e 	bl	8004762 <LL_RCC_PLL_IsReady>
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d0f1      	beq.n	8004ed0 <HAL_RCC_OscConfig+0x668>
 8004eec:	e04f      	b.n	8004f8e <HAL_RCC_OscConfig+0x726>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004eee:	f7ff fc2a 	bl	8004746 <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8004ef2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ef6:	68db      	ldr	r3, [r3, #12]
 8004ef8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004efc:	f023 0303 	bic.w	r3, r3, #3
 8004f00:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 8004f02:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f06:	68db      	ldr	r3, [r3, #12]
 8004f08:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004f0c:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8004f10:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f14:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f16:	f7fc fbef 	bl	80016f8 <HAL_GetTick>
 8004f1a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8004f1c:	e008      	b.n	8004f30 <HAL_RCC_OscConfig+0x6c8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f1e:	f7fc fbeb 	bl	80016f8 <HAL_GetTick>
 8004f22:	4602      	mov	r2, r0
 8004f24:	697b      	ldr	r3, [r7, #20]
 8004f26:	1ad3      	subs	r3, r2, r3
 8004f28:	2b0a      	cmp	r3, #10
 8004f2a:	d901      	bls.n	8004f30 <HAL_RCC_OscConfig+0x6c8>
          {
            return HAL_TIMEOUT;
 8004f2c:	2303      	movs	r3, #3
 8004f2e:	e02f      	b.n	8004f90 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 8004f30:	f7ff fc17 	bl	8004762 <LL_RCC_PLL_IsReady>
 8004f34:	4603      	mov	r3, r0
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d1f1      	bne.n	8004f1e <HAL_RCC_OscConfig+0x6b6>
 8004f3a:	e028      	b.n	8004f8e <HAL_RCC_OscConfig+0x726>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f40:	2b01      	cmp	r3, #1
 8004f42:	d101      	bne.n	8004f48 <HAL_RCC_OscConfig+0x6e0>
      {
        return HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	e023      	b.n	8004f90 <HAL_RCC_OscConfig+0x728>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004f48:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f4c:	68db      	ldr	r3, [r3, #12]
 8004f4e:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8004f50:	69bb      	ldr	r3, [r7, #24]
 8004f52:	f003 0203 	and.w	r2, r3, #3
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f5a:	429a      	cmp	r2, r3
 8004f5c:	d115      	bne.n	8004f8a <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8004f5e:	69bb      	ldr	r3, [r7, #24]
 8004f60:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f68:	429a      	cmp	r2, r3
 8004f6a:	d10e      	bne.n	8004f8a <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8004f6c:	69bb      	ldr	r3, [r7, #24]
 8004f6e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f76:	021b      	lsls	r3, r3, #8
 8004f78:	429a      	cmp	r2, r3
 8004f7a:	d106      	bne.n	8004f8a <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8004f7c:	69bb      	ldr	r3, [r7, #24]
 8004f7e:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f86:	429a      	cmp	r2, r3
 8004f88:	d001      	beq.n	8004f8e <HAL_RCC_OscConfig+0x726>
        {
          return HAL_ERROR;
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	e000      	b.n	8004f90 <HAL_RCC_OscConfig+0x728>
        }
      }
    }
  }
  return HAL_OK;
 8004f8e:	2300      	movs	r3, #0
}
 8004f90:	4618      	mov	r0, r3
 8004f92:	3720      	adds	r7, #32
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bd80      	pop	{r7, pc}
 8004f98:	11c1808c 	.word	0x11c1808c

08004f9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b084      	sub	sp, #16
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
 8004fa4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d101      	bne.n	8004fb0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004fac:	2301      	movs	r3, #1
 8004fae:	e10f      	b.n	80051d0 <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004fb0:	4b89      	ldr	r3, [pc, #548]	; (80051d8 <HAL_RCC_ClockConfig+0x23c>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f003 0307 	and.w	r3, r3, #7
 8004fb8:	683a      	ldr	r2, [r7, #0]
 8004fba:	429a      	cmp	r2, r3
 8004fbc:	d91b      	bls.n	8004ff6 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fbe:	4b86      	ldr	r3, [pc, #536]	; (80051d8 <HAL_RCC_ClockConfig+0x23c>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f023 0207 	bic.w	r2, r3, #7
 8004fc6:	4984      	ldr	r1, [pc, #528]	; (80051d8 <HAL_RCC_ClockConfig+0x23c>)
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	4313      	orrs	r3, r2
 8004fcc:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fce:	f7fc fb93 	bl	80016f8 <HAL_GetTick>
 8004fd2:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fd4:	e008      	b.n	8004fe8 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8004fd6:	f7fc fb8f 	bl	80016f8 <HAL_GetTick>
 8004fda:	4602      	mov	r2, r0
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	1ad3      	subs	r3, r2, r3
 8004fe0:	2b02      	cmp	r3, #2
 8004fe2:	d901      	bls.n	8004fe8 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8004fe4:	2303      	movs	r3, #3
 8004fe6:	e0f3      	b.n	80051d0 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fe8:	4b7b      	ldr	r3, [pc, #492]	; (80051d8 <HAL_RCC_ClockConfig+0x23c>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f003 0307 	and.w	r3, r3, #7
 8004ff0:	683a      	ldr	r2, [r7, #0]
 8004ff2:	429a      	cmp	r2, r3
 8004ff4:	d1ef      	bne.n	8004fd6 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f003 0302 	and.w	r3, r3, #2
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d016      	beq.n	8005030 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	4618      	mov	r0, r3
 8005008:	f7ff fb12 	bl	8004630 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800500c:	f7fc fb74 	bl	80016f8 <HAL_GetTick>
 8005010:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8005012:	e008      	b.n	8005026 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005014:	f7fc fb70 	bl	80016f8 <HAL_GetTick>
 8005018:	4602      	mov	r2, r0
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	1ad3      	subs	r3, r2, r3
 800501e:	2b02      	cmp	r3, #2
 8005020:	d901      	bls.n	8005026 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8005022:	2303      	movs	r3, #3
 8005024:	e0d4      	b.n	80051d0 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8005026:	f7ff fbda 	bl	80047de <LL_RCC_IsActiveFlag_HPRE>
 800502a:	4603      	mov	r3, r0
 800502c:	2b00      	cmp	r3, #0
 800502e:	d0f1      	beq.n	8005014 <HAL_RCC_ClockConfig+0x78>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005038:	2b00      	cmp	r3, #0
 800503a:	d016      	beq.n	800506a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	695b      	ldr	r3, [r3, #20]
 8005040:	4618      	mov	r0, r3
 8005042:	f7ff fb08 	bl	8004656 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005046:	f7fc fb57 	bl	80016f8 <HAL_GetTick>
 800504a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800504c:	e008      	b.n	8005060 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800504e:	f7fc fb53 	bl	80016f8 <HAL_GetTick>
 8005052:	4602      	mov	r2, r0
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	1ad3      	subs	r3, r2, r3
 8005058:	2b02      	cmp	r3, #2
 800505a:	d901      	bls.n	8005060 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800505c:	2303      	movs	r3, #3
 800505e:	e0b7      	b.n	80051d0 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8005060:	f7ff fbce 	bl	8004800 <LL_RCC_IsActiveFlag_SHDHPRE>
 8005064:	4603      	mov	r3, r0
 8005066:	2b00      	cmp	r3, #0
 8005068:	d0f1      	beq.n	800504e <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f003 0304 	and.w	r3, r3, #4
 8005072:	2b00      	cmp	r3, #0
 8005074:	d016      	beq.n	80050a4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	68db      	ldr	r3, [r3, #12]
 800507a:	4618      	mov	r0, r3
 800507c:	f7ff fb01 	bl	8004682 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005080:	f7fc fb3a 	bl	80016f8 <HAL_GetTick>
 8005084:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8005086:	e008      	b.n	800509a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005088:	f7fc fb36 	bl	80016f8 <HAL_GetTick>
 800508c:	4602      	mov	r2, r0
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	1ad3      	subs	r3, r2, r3
 8005092:	2b02      	cmp	r3, #2
 8005094:	d901      	bls.n	800509a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8005096:	2303      	movs	r3, #3
 8005098:	e09a      	b.n	80051d0 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800509a:	f7ff fbc3 	bl	8004824 <LL_RCC_IsActiveFlag_PPRE1>
 800509e:	4603      	mov	r3, r0
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d0f1      	beq.n	8005088 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f003 0308 	and.w	r3, r3, #8
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d017      	beq.n	80050e0 <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	691b      	ldr	r3, [r3, #16]
 80050b4:	00db      	lsls	r3, r3, #3
 80050b6:	4618      	mov	r0, r3
 80050b8:	f7ff faf6 	bl	80046a8 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80050bc:	f7fc fb1c 	bl	80016f8 <HAL_GetTick>
 80050c0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80050c2:	e008      	b.n	80050d6 <HAL_RCC_ClockConfig+0x13a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80050c4:	f7fc fb18 	bl	80016f8 <HAL_GetTick>
 80050c8:	4602      	mov	r2, r0
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	1ad3      	subs	r3, r2, r3
 80050ce:	2b02      	cmp	r3, #2
 80050d0:	d901      	bls.n	80050d6 <HAL_RCC_ClockConfig+0x13a>
      {
        return HAL_TIMEOUT;
 80050d2:	2303      	movs	r3, #3
 80050d4:	e07c      	b.n	80051d0 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80050d6:	f7ff fbb6 	bl	8004846 <LL_RCC_IsActiveFlag_PPRE2>
 80050da:	4603      	mov	r3, r0
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d0f1      	beq.n	80050c4 <HAL_RCC_ClockConfig+0x128>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f003 0301 	and.w	r3, r3, #1
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d043      	beq.n	8005174 <HAL_RCC_ClockConfig+0x1d8>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	685b      	ldr	r3, [r3, #4]
 80050f0:	2b02      	cmp	r3, #2
 80050f2:	d106      	bne.n	8005102 <HAL_RCC_ClockConfig+0x166>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80050f4:	f7ff f983 	bl	80043fe <LL_RCC_HSE_IsReady>
 80050f8:	4603      	mov	r3, r0
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d11e      	bne.n	800513c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80050fe:	2301      	movs	r3, #1
 8005100:	e066      	b.n	80051d0 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	2b03      	cmp	r3, #3
 8005108:	d106      	bne.n	8005118 <HAL_RCC_ClockConfig+0x17c>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800510a:	f7ff fb2a 	bl	8004762 <LL_RCC_PLL_IsReady>
 800510e:	4603      	mov	r3, r0
 8005110:	2b00      	cmp	r3, #0
 8005112:	d113      	bne.n	800513c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005114:	2301      	movs	r3, #1
 8005116:	e05b      	b.n	80051d0 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d106      	bne.n	800512e <HAL_RCC_ClockConfig+0x192>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8005120:	f7ff fa1d 	bl	800455e <LL_RCC_MSI_IsReady>
 8005124:	4603      	mov	r3, r0
 8005126:	2b00      	cmp	r3, #0
 8005128:	d108      	bne.n	800513c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800512a:	2301      	movs	r3, #1
 800512c:	e050      	b.n	80051d0 <HAL_RCC_ClockConfig+0x234>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800512e:	f7ff f993 	bl	8004458 <LL_RCC_HSI_IsReady>
 8005132:	4603      	mov	r3, r0
 8005134:	2b00      	cmp	r3, #0
 8005136:	d101      	bne.n	800513c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005138:	2301      	movs	r3, #1
 800513a:	e049      	b.n	80051d0 <HAL_RCC_ClockConfig+0x234>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	4618      	mov	r0, r3
 8005142:	f7ff fa57 	bl	80045f4 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005146:	f7fc fad7 	bl	80016f8 <HAL_GetTick>
 800514a:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800514c:	e00a      	b.n	8005164 <HAL_RCC_ClockConfig+0x1c8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800514e:	f7fc fad3 	bl	80016f8 <HAL_GetTick>
 8005152:	4602      	mov	r2, r0
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	1ad3      	subs	r3, r2, r3
 8005158:	f241 3288 	movw	r2, #5000	; 0x1388
 800515c:	4293      	cmp	r3, r2
 800515e:	d901      	bls.n	8005164 <HAL_RCC_ClockConfig+0x1c8>
      {
        return HAL_TIMEOUT;
 8005160:	2303      	movs	r3, #3
 8005162:	e035      	b.n	80051d0 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005164:	f7ff fa59 	bl	800461a <LL_RCC_GetSysClkSource>
 8005168:	4602      	mov	r2, r0
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	009b      	lsls	r3, r3, #2
 8005170:	429a      	cmp	r2, r3
 8005172:	d1ec      	bne.n	800514e <HAL_RCC_ClockConfig+0x1b2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005174:	4b18      	ldr	r3, [pc, #96]	; (80051d8 <HAL_RCC_ClockConfig+0x23c>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f003 0307 	and.w	r3, r3, #7
 800517c:	683a      	ldr	r2, [r7, #0]
 800517e:	429a      	cmp	r2, r3
 8005180:	d21b      	bcs.n	80051ba <HAL_RCC_ClockConfig+0x21e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005182:	4b15      	ldr	r3, [pc, #84]	; (80051d8 <HAL_RCC_ClockConfig+0x23c>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f023 0207 	bic.w	r2, r3, #7
 800518a:	4913      	ldr	r1, [pc, #76]	; (80051d8 <HAL_RCC_ClockConfig+0x23c>)
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	4313      	orrs	r3, r2
 8005190:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005192:	f7fc fab1 	bl	80016f8 <HAL_GetTick>
 8005196:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005198:	e008      	b.n	80051ac <HAL_RCC_ClockConfig+0x210>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800519a:	f7fc faad 	bl	80016f8 <HAL_GetTick>
 800519e:	4602      	mov	r2, r0
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	1ad3      	subs	r3, r2, r3
 80051a4:	2b02      	cmp	r3, #2
 80051a6:	d901      	bls.n	80051ac <HAL_RCC_ClockConfig+0x210>
      {
        return HAL_TIMEOUT;
 80051a8:	2303      	movs	r3, #3
 80051aa:	e011      	b.n	80051d0 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051ac:	4b0a      	ldr	r3, [pc, #40]	; (80051d8 <HAL_RCC_ClockConfig+0x23c>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f003 0307 	and.w	r3, r3, #7
 80051b4:	683a      	ldr	r2, [r7, #0]
 80051b6:	429a      	cmp	r2, r3
 80051b8:	d1ef      	bne.n	800519a <HAL_RCC_ClockConfig+0x1fe>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80051ba:	f000 f8b3 	bl	8005324 <HAL_RCC_GetHCLKFreq>
 80051be:	4603      	mov	r3, r0
 80051c0:	4a06      	ldr	r2, [pc, #24]	; (80051dc <HAL_RCC_ClockConfig+0x240>)
 80051c2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80051c4:	4b06      	ldr	r3, [pc, #24]	; (80051e0 <HAL_RCC_ClockConfig+0x244>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4618      	mov	r0, r3
 80051ca:	f7fc fffd 	bl	80021c8 <HAL_InitTick>
 80051ce:	4603      	mov	r3, r0
}
 80051d0:	4618      	mov	r0, r3
 80051d2:	3710      	adds	r7, #16
 80051d4:	46bd      	mov	sp, r7
 80051d6:	bd80      	pop	{r7, pc}
 80051d8:	58004000 	.word	0x58004000
 80051dc:	20000000 	.word	0x20000000
 80051e0:	20000004 	.word	0x20000004

080051e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80051e4:	b590      	push	{r4, r7, lr}
 80051e6:	b087      	sub	sp, #28
 80051e8:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 80051ea:	2300      	movs	r3, #0
 80051ec:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 80051ee:	2300      	movs	r3, #0
 80051f0:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80051f2:	f7ff fa12 	bl	800461a <LL_RCC_GetSysClkSource>
 80051f6:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80051f8:	f7ff fae6 	bl	80047c8 <LL_RCC_PLL_GetMainSource>
 80051fc:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d005      	beq.n	8005210 <HAL_RCC_GetSysClockFreq+0x2c>
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	2b0c      	cmp	r3, #12
 8005208:	d139      	bne.n	800527e <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2b01      	cmp	r3, #1
 800520e:	d136      	bne.n	800527e <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8005210:	f7ff f9b5 	bl	800457e <LL_RCC_MSI_IsEnabledRangeSelect>
 8005214:	4603      	mov	r3, r0
 8005216:	2b00      	cmp	r3, #0
 8005218:	d115      	bne.n	8005246 <HAL_RCC_GetSysClockFreq+0x62>
 800521a:	f7ff f9b0 	bl	800457e <LL_RCC_MSI_IsEnabledRangeSelect>
 800521e:	4603      	mov	r3, r0
 8005220:	2b01      	cmp	r3, #1
 8005222:	d106      	bne.n	8005232 <HAL_RCC_GetSysClockFreq+0x4e>
 8005224:	f7ff f9bb 	bl	800459e <LL_RCC_MSI_GetRange>
 8005228:	4603      	mov	r3, r0
 800522a:	0a1b      	lsrs	r3, r3, #8
 800522c:	f003 030f 	and.w	r3, r3, #15
 8005230:	e005      	b.n	800523e <HAL_RCC_GetSysClockFreq+0x5a>
 8005232:	f7ff f9bf 	bl	80045b4 <LL_RCC_MSI_GetRangeAfterStandby>
 8005236:	4603      	mov	r3, r0
 8005238:	0a1b      	lsrs	r3, r3, #8
 800523a:	f003 030f 	and.w	r3, r3, #15
 800523e:	4a36      	ldr	r2, [pc, #216]	; (8005318 <HAL_RCC_GetSysClockFreq+0x134>)
 8005240:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005244:	e014      	b.n	8005270 <HAL_RCC_GetSysClockFreq+0x8c>
 8005246:	f7ff f99a 	bl	800457e <LL_RCC_MSI_IsEnabledRangeSelect>
 800524a:	4603      	mov	r3, r0
 800524c:	2b01      	cmp	r3, #1
 800524e:	d106      	bne.n	800525e <HAL_RCC_GetSysClockFreq+0x7a>
 8005250:	f7ff f9a5 	bl	800459e <LL_RCC_MSI_GetRange>
 8005254:	4603      	mov	r3, r0
 8005256:	091b      	lsrs	r3, r3, #4
 8005258:	f003 030f 	and.w	r3, r3, #15
 800525c:	e005      	b.n	800526a <HAL_RCC_GetSysClockFreq+0x86>
 800525e:	f7ff f9a9 	bl	80045b4 <LL_RCC_MSI_GetRangeAfterStandby>
 8005262:	4603      	mov	r3, r0
 8005264:	091b      	lsrs	r3, r3, #4
 8005266:	f003 030f 	and.w	r3, r3, #15
 800526a:	4a2b      	ldr	r2, [pc, #172]	; (8005318 <HAL_RCC_GetSysClockFreq+0x134>)
 800526c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005270:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d115      	bne.n	80052a4 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8005278:	693b      	ldr	r3, [r7, #16]
 800527a:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800527c:	e012      	b.n	80052a4 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	2b04      	cmp	r3, #4
 8005282:	d102      	bne.n	800528a <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005284:	4b25      	ldr	r3, [pc, #148]	; (800531c <HAL_RCC_GetSysClockFreq+0x138>)
 8005286:	617b      	str	r3, [r7, #20]
 8005288:	e00c      	b.n	80052a4 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	2b08      	cmp	r3, #8
 800528e:	d109      	bne.n	80052a4 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8005290:	f7ff f888 	bl	80043a4 <LL_RCC_HSE_IsEnabledDiv2>
 8005294:	4603      	mov	r3, r0
 8005296:	2b01      	cmp	r3, #1
 8005298:	d102      	bne.n	80052a0 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800529a:	4b20      	ldr	r3, [pc, #128]	; (800531c <HAL_RCC_GetSysClockFreq+0x138>)
 800529c:	617b      	str	r3, [r7, #20]
 800529e:	e001      	b.n	80052a4 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80052a0:	4b1f      	ldr	r3, [pc, #124]	; (8005320 <HAL_RCC_GetSysClockFreq+0x13c>)
 80052a2:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80052a4:	f7ff f9b9 	bl	800461a <LL_RCC_GetSysClkSource>
 80052a8:	4603      	mov	r3, r0
 80052aa:	2b0c      	cmp	r3, #12
 80052ac:	d12f      	bne.n	800530e <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80052ae:	f7ff fa8b 	bl	80047c8 <LL_RCC_PLL_GetMainSource>
 80052b2:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2b02      	cmp	r3, #2
 80052b8:	d003      	beq.n	80052c2 <HAL_RCC_GetSysClockFreq+0xde>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2b03      	cmp	r3, #3
 80052be:	d003      	beq.n	80052c8 <HAL_RCC_GetSysClockFreq+0xe4>
 80052c0:	e00d      	b.n	80052de <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 80052c2:	4b16      	ldr	r3, [pc, #88]	; (800531c <HAL_RCC_GetSysClockFreq+0x138>)
 80052c4:	60fb      	str	r3, [r7, #12]
        break;
 80052c6:	e00d      	b.n	80052e4 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80052c8:	f7ff f86c 	bl	80043a4 <LL_RCC_HSE_IsEnabledDiv2>
 80052cc:	4603      	mov	r3, r0
 80052ce:	2b01      	cmp	r3, #1
 80052d0:	d102      	bne.n	80052d8 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 80052d2:	4b12      	ldr	r3, [pc, #72]	; (800531c <HAL_RCC_GetSysClockFreq+0x138>)
 80052d4:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 80052d6:	e005      	b.n	80052e4 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 80052d8:	4b11      	ldr	r3, [pc, #68]	; (8005320 <HAL_RCC_GetSysClockFreq+0x13c>)
 80052da:	60fb      	str	r3, [r7, #12]
        break;
 80052dc:	e002      	b.n	80052e4 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 80052de:	693b      	ldr	r3, [r7, #16]
 80052e0:	60fb      	str	r3, [r7, #12]
        break;
 80052e2:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80052e4:	f7ff fa4e 	bl	8004784 <LL_RCC_PLL_GetN>
 80052e8:	4602      	mov	r2, r0
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	fb03 f402 	mul.w	r4, r3, r2
 80052f0:	f7ff fa5f 	bl	80047b2 <LL_RCC_PLL_GetDivider>
 80052f4:	4603      	mov	r3, r0
 80052f6:	091b      	lsrs	r3, r3, #4
 80052f8:	3301      	adds	r3, #1
 80052fa:	fbb4 f4f3 	udiv	r4, r4, r3
 80052fe:	f7ff fa4d 	bl	800479c <LL_RCC_PLL_GetR>
 8005302:	4603      	mov	r3, r0
 8005304:	0f5b      	lsrs	r3, r3, #29
 8005306:	3301      	adds	r3, #1
 8005308:	fbb4 f3f3 	udiv	r3, r4, r3
 800530c:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800530e:	697b      	ldr	r3, [r7, #20]
}
 8005310:	4618      	mov	r0, r3
 8005312:	371c      	adds	r7, #28
 8005314:	46bd      	mov	sp, r7
 8005316:	bd90      	pop	{r4, r7, pc}
 8005318:	080197c4 	.word	0x080197c4
 800531c:	00f42400 	.word	0x00f42400
 8005320:	01e84800 	.word	0x01e84800

08005324 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005324:	b598      	push	{r3, r4, r7, lr}
 8005326:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8005328:	f7ff ff5c 	bl	80051e4 <HAL_RCC_GetSysClockFreq>
 800532c:	4604      	mov	r4, r0
 800532e:	f7ff f9ce 	bl	80046ce <LL_RCC_GetAHBPrescaler>
 8005332:	4603      	mov	r3, r0
 8005334:	091b      	lsrs	r3, r3, #4
 8005336:	f003 030f 	and.w	r3, r3, #15
 800533a:	4a03      	ldr	r2, [pc, #12]	; (8005348 <HAL_RCC_GetHCLKFreq+0x24>)
 800533c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005340:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8005344:	4618      	mov	r0, r3
 8005346:	bd98      	pop	{r3, r4, r7, pc}
 8005348:	08019764 	.word	0x08019764

0800534c <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800534c:	b598      	push	{r3, r4, r7, lr}
 800534e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005350:	f7ff ffe8 	bl	8005324 <HAL_RCC_GetHCLKFreq>
 8005354:	4604      	mov	r4, r0
 8005356:	f7ff f9d2 	bl	80046fe <LL_RCC_GetAPB1Prescaler>
 800535a:	4603      	mov	r3, r0
 800535c:	0a1b      	lsrs	r3, r3, #8
 800535e:	4a03      	ldr	r2, [pc, #12]	; (800536c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005360:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005364:	fa24 f303 	lsr.w	r3, r4, r3
}
 8005368:	4618      	mov	r0, r3
 800536a:	bd98      	pop	{r3, r4, r7, pc}
 800536c:	080197a4 	.word	0x080197a4

08005370 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005370:	b598      	push	{r3, r4, r7, lr}
 8005372:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8005374:	f7ff ffd6 	bl	8005324 <HAL_RCC_GetHCLKFreq>
 8005378:	4604      	mov	r4, r0
 800537a:	f7ff f9cb 	bl	8004714 <LL_RCC_GetAPB2Prescaler>
 800537e:	4603      	mov	r3, r0
 8005380:	0adb      	lsrs	r3, r3, #11
 8005382:	4a03      	ldr	r2, [pc, #12]	; (8005390 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005384:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005388:	fa24 f303 	lsr.w	r3, r4, r3
}
 800538c:	4618      	mov	r0, r3
 800538e:	bd98      	pop	{r3, r4, r7, pc}
 8005390:	080197a4 	.word	0x080197a4

08005394 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8005394:	b590      	push	{r4, r7, lr}
 8005396:	b085      	sub	sp, #20
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	091b      	lsrs	r3, r3, #4
 80053a0:	f003 030f 	and.w	r3, r3, #15
 80053a4:	4a10      	ldr	r2, [pc, #64]	; (80053e8 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 80053a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053aa:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 80053ac:	f7ff f99a 	bl	80046e4 <LL_RCC_GetAHB3Prescaler>
 80053b0:	4603      	mov	r3, r0
 80053b2:	091b      	lsrs	r3, r3, #4
 80053b4:	f003 030f 	and.w	r3, r3, #15
 80053b8:	4a0c      	ldr	r2, [pc, #48]	; (80053ec <RCC_SetFlashLatencyFromMSIRange+0x58>)
 80053ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053be:	68fa      	ldr	r2, [r7, #12]
 80053c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80053c4:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80053c6:	68bb      	ldr	r3, [r7, #8]
 80053c8:	4a09      	ldr	r2, [pc, #36]	; (80053f0 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 80053ca:	fba2 2303 	umull	r2, r3, r2, r3
 80053ce:	0c9c      	lsrs	r4, r3, #18
 80053d0:	f7fe ff40 	bl	8004254 <HAL_PWREx_GetVoltageRange>
 80053d4:	4603      	mov	r3, r0
 80053d6:	4619      	mov	r1, r3
 80053d8:	4620      	mov	r0, r4
 80053da:	f000 f80b 	bl	80053f4 <RCC_SetFlashLatency>
 80053de:	4603      	mov	r3, r0
}
 80053e0:	4618      	mov	r0, r3
 80053e2:	3714      	adds	r7, #20
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bd90      	pop	{r4, r7, pc}
 80053e8:	080197c4 	.word	0x080197c4
 80053ec:	08019764 	.word	0x08019764
 80053f0:	431bde83 	.word	0x431bde83

080053f4 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b08e      	sub	sp, #56	; 0x38
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
 80053fc:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 80053fe:	4a3c      	ldr	r2, [pc, #240]	; (80054f0 <RCC_SetFlashLatency+0xfc>)
 8005400:	f107 0320 	add.w	r3, r7, #32
 8005404:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005408:	6018      	str	r0, [r3, #0]
 800540a:	3304      	adds	r3, #4
 800540c:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 800540e:	4a39      	ldr	r2, [pc, #228]	; (80054f4 <RCC_SetFlashLatency+0x100>)
 8005410:	f107 0318 	add.w	r3, r7, #24
 8005414:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005418:	6018      	str	r0, [r3, #0]
 800541a:	3304      	adds	r3, #4
 800541c:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 800541e:	4a36      	ldr	r2, [pc, #216]	; (80054f8 <RCC_SetFlashLatency+0x104>)
 8005420:	f107 030c 	add.w	r3, r7, #12
 8005424:	ca07      	ldmia	r2, {r0, r1, r2}
 8005426:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800542a:	2300      	movs	r3, #0
 800542c:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005434:	d11d      	bne.n	8005472 <RCC_SetFlashLatency+0x7e>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8005436:	2300      	movs	r3, #0
 8005438:	633b      	str	r3, [r7, #48]	; 0x30
 800543a:	e016      	b.n	800546a <RCC_SetFlashLatency+0x76>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800543c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800543e:	005b      	lsls	r3, r3, #1
 8005440:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005444:	4413      	add	r3, r2
 8005446:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 800544a:	461a      	mov	r2, r3
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	4293      	cmp	r3, r2
 8005450:	d808      	bhi.n	8005464 <RCC_SetFlashLatency+0x70>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8005452:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005454:	009b      	lsls	r3, r3, #2
 8005456:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800545a:	4413      	add	r3, r2
 800545c:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8005460:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005462:	e023      	b.n	80054ac <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8005464:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005466:	3301      	adds	r3, #1
 8005468:	633b      	str	r3, [r7, #48]	; 0x30
 800546a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800546c:	2b02      	cmp	r3, #2
 800546e:	d9e5      	bls.n	800543c <RCC_SetFlashLatency+0x48>
 8005470:	e01c      	b.n	80054ac <RCC_SetFlashLatency+0xb8>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8005472:	2300      	movs	r3, #0
 8005474:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005476:	e016      	b.n	80054a6 <RCC_SetFlashLatency+0xb2>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8005478:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800547a:	005b      	lsls	r3, r3, #1
 800547c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005480:	4413      	add	r3, r2
 8005482:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8005486:	461a      	mov	r2, r3
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	4293      	cmp	r3, r2
 800548c:	d808      	bhi.n	80054a0 <RCC_SetFlashLatency+0xac>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800548e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005490:	009b      	lsls	r3, r3, #2
 8005492:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005496:	4413      	add	r3, r2
 8005498:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800549c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800549e:	e005      	b.n	80054ac <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80054a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054a2:	3301      	adds	r3, #1
 80054a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80054a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054a8:	2b02      	cmp	r3, #2
 80054aa:	d9e5      	bls.n	8005478 <RCC_SetFlashLatency+0x84>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80054ac:	4b13      	ldr	r3, [pc, #76]	; (80054fc <RCC_SetFlashLatency+0x108>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f023 0207 	bic.w	r2, r3, #7
 80054b4:	4911      	ldr	r1, [pc, #68]	; (80054fc <RCC_SetFlashLatency+0x108>)
 80054b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054b8:	4313      	orrs	r3, r2
 80054ba:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80054bc:	f7fc f91c 	bl	80016f8 <HAL_GetTick>
 80054c0:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80054c2:	e008      	b.n	80054d6 <RCC_SetFlashLatency+0xe2>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80054c4:	f7fc f918 	bl	80016f8 <HAL_GetTick>
 80054c8:	4602      	mov	r2, r0
 80054ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054cc:	1ad3      	subs	r3, r2, r3
 80054ce:	2b02      	cmp	r3, #2
 80054d0:	d901      	bls.n	80054d6 <RCC_SetFlashLatency+0xe2>
    {
      return HAL_TIMEOUT;
 80054d2:	2303      	movs	r3, #3
 80054d4:	e007      	b.n	80054e6 <RCC_SetFlashLatency+0xf2>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80054d6:	4b09      	ldr	r3, [pc, #36]	; (80054fc <RCC_SetFlashLatency+0x108>)
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f003 0307 	and.w	r3, r3, #7
 80054de:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80054e0:	429a      	cmp	r2, r3
 80054e2:	d1ef      	bne.n	80054c4 <RCC_SetFlashLatency+0xd0>
    }
  }
  return HAL_OK;
 80054e4:	2300      	movs	r3, #0
}
 80054e6:	4618      	mov	r0, r3
 80054e8:	3738      	adds	r7, #56	; 0x38
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}
 80054ee:	bf00      	nop
 80054f0:	0801925c 	.word	0x0801925c
 80054f4:	08019264 	.word	0x08019264
 80054f8:	0801926c 	.word	0x0801926c
 80054fc:	58004000 	.word	0x58004000

08005500 <LL_RCC_LSE_IsReady>:
{
 8005500:	b480      	push	{r7}
 8005502:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005504:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005508:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800550c:	f003 0302 	and.w	r3, r3, #2
 8005510:	2b02      	cmp	r3, #2
 8005512:	d101      	bne.n	8005518 <LL_RCC_LSE_IsReady+0x18>
 8005514:	2301      	movs	r3, #1
 8005516:	e000      	b.n	800551a <LL_RCC_LSE_IsReady+0x1a>
 8005518:	2300      	movs	r3, #0
}
 800551a:	4618      	mov	r0, r3
 800551c:	46bd      	mov	sp, r7
 800551e:	bc80      	pop	{r7}
 8005520:	4770      	bx	lr

08005522 <LL_RCC_SetUSARTClockSource>:
{
 8005522:	b480      	push	{r7}
 8005524:	b083      	sub	sp, #12
 8005526:	af00      	add	r7, sp, #0
 8005528:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 800552a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800552e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	0c1b      	lsrs	r3, r3, #16
 8005536:	43db      	mvns	r3, r3
 8005538:	401a      	ands	r2, r3
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	b29b      	uxth	r3, r3
 800553e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005542:	4313      	orrs	r3, r2
 8005544:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005548:	bf00      	nop
 800554a:	370c      	adds	r7, #12
 800554c:	46bd      	mov	sp, r7
 800554e:	bc80      	pop	{r7}
 8005550:	4770      	bx	lr

08005552 <LL_RCC_SetI2SClockSource>:
{
 8005552:	b480      	push	{r7}
 8005554:	b083      	sub	sp, #12
 8005556:	af00      	add	r7, sp, #0
 8005558:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 800555a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800555e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005562:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005566:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	4313      	orrs	r3, r2
 800556e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005572:	bf00      	nop
 8005574:	370c      	adds	r7, #12
 8005576:	46bd      	mov	sp, r7
 8005578:	bc80      	pop	{r7}
 800557a:	4770      	bx	lr

0800557c <LL_RCC_SetLPUARTClockSource>:
{
 800557c:	b480      	push	{r7}
 800557e:	b083      	sub	sp, #12
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8005584:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005588:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800558c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005590:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	4313      	orrs	r3, r2
 8005598:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800559c:	bf00      	nop
 800559e:	370c      	adds	r7, #12
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bc80      	pop	{r7}
 80055a4:	4770      	bx	lr

080055a6 <LL_RCC_SetI2CClockSource>:
{
 80055a6:	b480      	push	{r7}
 80055a8:	b083      	sub	sp, #12
 80055aa:	af00      	add	r7, sp, #0
 80055ac:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 80055ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80055b2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	091b      	lsrs	r3, r3, #4
 80055ba:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 80055be:	43db      	mvns	r3, r3
 80055c0:	401a      	ands	r2, r3
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	011b      	lsls	r3, r3, #4
 80055c6:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 80055ca:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80055ce:	4313      	orrs	r3, r2
 80055d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80055d4:	bf00      	nop
 80055d6:	370c      	adds	r7, #12
 80055d8:	46bd      	mov	sp, r7
 80055da:	bc80      	pop	{r7}
 80055dc:	4770      	bx	lr

080055de <LL_RCC_SetLPTIMClockSource>:
{
 80055de:	b480      	push	{r7}
 80055e0:	b083      	sub	sp, #12
 80055e2:	af00      	add	r7, sp, #0
 80055e4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80055e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80055ea:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	0c1b      	lsrs	r3, r3, #16
 80055f2:	041b      	lsls	r3, r3, #16
 80055f4:	43db      	mvns	r3, r3
 80055f6:	401a      	ands	r2, r3
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	041b      	lsls	r3, r3, #16
 80055fc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005600:	4313      	orrs	r3, r2
 8005602:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005606:	bf00      	nop
 8005608:	370c      	adds	r7, #12
 800560a:	46bd      	mov	sp, r7
 800560c:	bc80      	pop	{r7}
 800560e:	4770      	bx	lr

08005610 <LL_RCC_SetRNGClockSource>:
{
 8005610:	b480      	push	{r7}
 8005612:	b083      	sub	sp, #12
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8005618:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800561c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005620:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8005624:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	4313      	orrs	r3, r2
 800562c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005630:	bf00      	nop
 8005632:	370c      	adds	r7, #12
 8005634:	46bd      	mov	sp, r7
 8005636:	bc80      	pop	{r7}
 8005638:	4770      	bx	lr

0800563a <LL_RCC_SetADCClockSource>:
{
 800563a:	b480      	push	{r7}
 800563c:	b083      	sub	sp, #12
 800563e:	af00      	add	r7, sp, #0
 8005640:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8005642:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005646:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800564a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800564e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	4313      	orrs	r3, r2
 8005656:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800565a:	bf00      	nop
 800565c:	370c      	adds	r7, #12
 800565e:	46bd      	mov	sp, r7
 8005660:	bc80      	pop	{r7}
 8005662:	4770      	bx	lr

08005664 <LL_RCC_SetRTCClockSource>:
{
 8005664:	b480      	push	{r7}
 8005666:	b083      	sub	sp, #12
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800566c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005670:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005674:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005678:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	4313      	orrs	r3, r2
 8005680:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8005684:	bf00      	nop
 8005686:	370c      	adds	r7, #12
 8005688:	46bd      	mov	sp, r7
 800568a:	bc80      	pop	{r7}
 800568c:	4770      	bx	lr

0800568e <LL_RCC_GetRTCClockSource>:
{
 800568e:	b480      	push	{r7}
 8005690:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8005692:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005696:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800569a:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 800569e:	4618      	mov	r0, r3
 80056a0:	46bd      	mov	sp, r7
 80056a2:	bc80      	pop	{r7}
 80056a4:	4770      	bx	lr

080056a6 <LL_RCC_ForceBackupDomainReset>:
{
 80056a6:	b480      	push	{r7}
 80056a8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80056aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80056ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056b2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80056b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056ba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80056be:	bf00      	nop
 80056c0:	46bd      	mov	sp, r7
 80056c2:	bc80      	pop	{r7}
 80056c4:	4770      	bx	lr

080056c6 <LL_RCC_ReleaseBackupDomainReset>:
{
 80056c6:	b480      	push	{r7}
 80056c8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80056ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80056ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056d2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80056d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80056da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80056de:	bf00      	nop
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bc80      	pop	{r7}
 80056e4:	4770      	bx	lr
	...

080056e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b086      	sub	sp, #24
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 80056f0:	2300      	movs	r3, #0
 80056f2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 80056f4:	2300      	movs	r3, #0
 80056f6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80056f8:	2300      	movs	r3, #0
 80056fa:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005704:	2b00      	cmp	r3, #0
 8005706:	d058      	beq.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 8005708:	f7fe fd62 	bl	80041d0 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800570c:	f7fb fff4 	bl	80016f8 <HAL_GetTick>
 8005710:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8005712:	e009      	b.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005714:	f7fb fff0 	bl	80016f8 <HAL_GetTick>
 8005718:	4602      	mov	r2, r0
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	1ad3      	subs	r3, r2, r3
 800571e:	2b02      	cmp	r3, #2
 8005720:	d902      	bls.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 8005722:	2303      	movs	r3, #3
 8005724:	74fb      	strb	r3, [r7, #19]
        break;
 8005726:	e006      	b.n	8005736 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8005728:	4b7b      	ldr	r3, [pc, #492]	; (8005918 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005730:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005734:	d1ee      	bne.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 8005736:	7cfb      	ldrb	r3, [r7, #19]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d13c      	bne.n	80057b6 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 800573c:	f7ff ffa7 	bl	800568e <LL_RCC_GetRTCClockSource>
 8005740:	4602      	mov	r2, r0
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005746:	429a      	cmp	r2, r3
 8005748:	d00f      	beq.n	800576a <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800574a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800574e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005752:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005756:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005758:	f7ff ffa5 	bl	80056a6 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 800575c:	f7ff ffb3 	bl	80056c6 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005760:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 800576a:	697b      	ldr	r3, [r7, #20]
 800576c:	f003 0302 	and.w	r3, r3, #2
 8005770:	2b00      	cmp	r3, #0
 8005772:	d014      	beq.n	800579e <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005774:	f7fb ffc0 	bl	80016f8 <HAL_GetTick>
 8005778:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 800577a:	e00b      	b.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800577c:	f7fb ffbc 	bl	80016f8 <HAL_GetTick>
 8005780:	4602      	mov	r2, r0
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	1ad3      	subs	r3, r2, r3
 8005786:	f241 3288 	movw	r2, #5000	; 0x1388
 800578a:	4293      	cmp	r3, r2
 800578c:	d902      	bls.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 800578e:	2303      	movs	r3, #3
 8005790:	74fb      	strb	r3, [r7, #19]
            break;
 8005792:	e004      	b.n	800579e <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8005794:	f7ff feb4 	bl	8005500 <LL_RCC_LSE_IsReady>
 8005798:	4603      	mov	r3, r0
 800579a:	2b01      	cmp	r3, #1
 800579c:	d1ee      	bne.n	800577c <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 800579e:	7cfb      	ldrb	r3, [r7, #19]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d105      	bne.n	80057b0 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057a8:	4618      	mov	r0, r3
 80057aa:	f7ff ff5b 	bl	8005664 <LL_RCC_SetRTCClockSource>
 80057ae:	e004      	b.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80057b0:	7cfb      	ldrb	r3, [r7, #19]
 80057b2:	74bb      	strb	r3, [r7, #18]
 80057b4:	e001      	b.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057b6:	7cfb      	ldrb	r3, [r7, #19]
 80057b8:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f003 0301 	and.w	r3, r3, #1
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d004      	beq.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	4618      	mov	r0, r3
 80057cc:	f7ff fea9 	bl	8005522 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f003 0302 	and.w	r3, r3, #2
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d004      	beq.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	689b      	ldr	r3, [r3, #8]
 80057e0:	4618      	mov	r0, r3
 80057e2:	f7ff fe9e 	bl	8005522 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f003 0320 	and.w	r3, r3, #32
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d004      	beq.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	691b      	ldr	r3, [r3, #16]
 80057f6:	4618      	mov	r0, r3
 80057f8:	f7ff fec0 	bl	800557c <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005804:	2b00      	cmp	r3, #0
 8005806:	d004      	beq.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6a1b      	ldr	r3, [r3, #32]
 800580c:	4618      	mov	r0, r3
 800580e:	f7ff fee6 	bl	80055de <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800581a:	2b00      	cmp	r3, #0
 800581c:	d004      	beq.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005822:	4618      	mov	r0, r3
 8005824:	f7ff fedb 	bl	80055de <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005830:	2b00      	cmp	r3, #0
 8005832:	d004      	beq.n	800583e <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005838:	4618      	mov	r0, r3
 800583a:	f7ff fed0 	bl	80055de <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005846:	2b00      	cmp	r3, #0
 8005848:	d004      	beq.n	8005854 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	695b      	ldr	r3, [r3, #20]
 800584e:	4618      	mov	r0, r3
 8005850:	f7ff fea9 	bl	80055a6 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800585c:	2b00      	cmp	r3, #0
 800585e:	d004      	beq.n	800586a <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	699b      	ldr	r3, [r3, #24]
 8005864:	4618      	mov	r0, r3
 8005866:	f7ff fe9e 	bl	80055a6 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005872:	2b00      	cmp	r3, #0
 8005874:	d004      	beq.n	8005880 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	69db      	ldr	r3, [r3, #28]
 800587a:	4618      	mov	r0, r3
 800587c:	f7ff fe93 	bl	80055a6 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f003 0310 	and.w	r3, r3, #16
 8005888:	2b00      	cmp	r3, #0
 800588a:	d011      	beq.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	68db      	ldr	r3, [r3, #12]
 8005890:	4618      	mov	r0, r3
 8005892:	f7ff fe5e 	bl	8005552 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	68db      	ldr	r3, [r3, #12]
 800589a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800589e:	d107      	bne.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 80058a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80058a4:	68db      	ldr	r3, [r3, #12]
 80058a6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80058aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80058ae:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d010      	beq.n	80058de <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058c0:	4618      	mov	r0, r3
 80058c2:	f7ff fea5 	bl	8005610 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d107      	bne.n	80058de <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80058ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80058d2:	68db      	ldr	r3, [r3, #12]
 80058d4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80058d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80058dc:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d011      	beq.n	800590e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058ee:	4618      	mov	r0, r3
 80058f0:	f7ff fea3 	bl	800563a <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80058fc:	d107      	bne.n	800590e <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80058fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005902:	68db      	ldr	r3, [r3, #12]
 8005904:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005908:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800590c:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 800590e:	7cbb      	ldrb	r3, [r7, #18]
}
 8005910:	4618      	mov	r0, r3
 8005912:	3718      	adds	r7, #24
 8005914:	46bd      	mov	sp, r7
 8005916:	bd80      	pop	{r7, pc}
 8005918:	58000400 	.word	0x58000400

0800591c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b084      	sub	sp, #16
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005924:	2301      	movs	r3, #1
 8005926:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d068      	beq.n	8005a00 <HAL_RTC_Init+0xe4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8005934:	b2db      	uxtb	r3, r3
 8005936:	2b00      	cmp	r3, #0
 8005938:	d106      	bne.n	8005948 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2200      	movs	r2, #0
 800593e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	f7fb fc36 	bl	80011b4 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2202      	movs	r2, #2
 800594c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005950:	4b2e      	ldr	r3, [pc, #184]	; (8005a0c <HAL_RTC_Init+0xf0>)
 8005952:	22ca      	movs	r2, #202	; 0xca
 8005954:	625a      	str	r2, [r3, #36]	; 0x24
 8005956:	4b2d      	ldr	r3, [pc, #180]	; (8005a0c <HAL_RTC_Init+0xf0>)
 8005958:	2253      	movs	r2, #83	; 0x53
 800595a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800595c:	6878      	ldr	r0, [r7, #4]
 800595e:	f000 fa0f 	bl	8005d80 <RTC_EnterInitMode>
 8005962:	4603      	mov	r3, r0
 8005964:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 8005966:	7bfb      	ldrb	r3, [r7, #15]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d13f      	bne.n	80059ec <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 800596c:	4b27      	ldr	r3, [pc, #156]	; (8005a0c <HAL_RTC_Init+0xf0>)
 800596e:	699b      	ldr	r3, [r3, #24]
 8005970:	4a26      	ldr	r2, [pc, #152]	; (8005a0c <HAL_RTC_Init+0xf0>)
 8005972:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 8005976:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800597a:	6193      	str	r3, [r2, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 800597c:	4b23      	ldr	r3, [pc, #140]	; (8005a0c <HAL_RTC_Init+0xf0>)
 800597e:	699a      	ldr	r2, [r3, #24]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6859      	ldr	r1, [r3, #4]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	691b      	ldr	r3, [r3, #16]
 8005988:	4319      	orrs	r1, r3
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	699b      	ldr	r3, [r3, #24]
 800598e:	430b      	orrs	r3, r1
 8005990:	491e      	ldr	r1, [pc, #120]	; (8005a0c <HAL_RTC_Init+0xf0>)
 8005992:	4313      	orrs	r3, r2
 8005994:	618b      	str	r3, [r1, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	68da      	ldr	r2, [r3, #12]
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	689b      	ldr	r3, [r3, #8]
 800599e:	041b      	lsls	r3, r3, #16
 80059a0:	491a      	ldr	r1, [pc, #104]	; (8005a0c <HAL_RTC_Init+0xf0>)
 80059a2:	4313      	orrs	r3, r2
 80059a4:	610b      	str	r3, [r1, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 80059a6:	4b19      	ldr	r3, [pc, #100]	; (8005a0c <HAL_RTC_Init+0xf0>)
 80059a8:	68db      	ldr	r3, [r3, #12]
 80059aa:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059b6:	430b      	orrs	r3, r1
 80059b8:	4914      	ldr	r1, [pc, #80]	; (8005a0c <HAL_RTC_Init+0xf0>)
 80059ba:	4313      	orrs	r3, r2
 80059bc:	60cb      	str	r3, [r1, #12]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80059be:	6878      	ldr	r0, [r7, #4]
 80059c0:	f000 fa12 	bl	8005de8 <RTC_ExitInitMode>
 80059c4:	4603      	mov	r3, r0
 80059c6:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 80059c8:	7bfb      	ldrb	r3, [r7, #15]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d10e      	bne.n	80059ec <HAL_RTC_Init+0xd0>
      {
        MODIFY_REG(RTC->CR, \
 80059ce:	4b0f      	ldr	r3, [pc, #60]	; (8005a0c <HAL_RTC_Init+0xf0>)
 80059d0:	699b      	ldr	r3, [r3, #24]
 80059d2:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6a19      	ldr	r1, [r3, #32]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	69db      	ldr	r3, [r3, #28]
 80059de:	4319      	orrs	r1, r3
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	695b      	ldr	r3, [r3, #20]
 80059e4:	430b      	orrs	r3, r1
 80059e6:	4909      	ldr	r1, [pc, #36]	; (8005a0c <HAL_RTC_Init+0xf0>)
 80059e8:	4313      	orrs	r3, r2
 80059ea:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80059ec:	4b07      	ldr	r3, [pc, #28]	; (8005a0c <HAL_RTC_Init+0xf0>)
 80059ee:	22ff      	movs	r2, #255	; 0xff
 80059f0:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 80059f2:	7bfb      	ldrb	r3, [r7, #15]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d103      	bne.n	8005a00 <HAL_RTC_Init+0xe4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2201      	movs	r2, #1
 80059fc:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    }
  }

  return status;
 8005a00:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a02:	4618      	mov	r0, r3
 8005a04:	3710      	adds	r7, #16
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bd80      	pop	{r7, pc}
 8005a0a:	bf00      	nop
 8005a0c:	40002800 	.word	0x40002800

08005a10 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8005a10:	b590      	push	{r4, r7, lr}
 8005a12:	b087      	sub	sp, #28
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	60f8      	str	r0, [r7, #12]
 8005a18:	60b9      	str	r1, [r7, #8]
 8005a1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8005a26:	2b01      	cmp	r3, #1
 8005a28:	d101      	bne.n	8005a2e <HAL_RTC_SetAlarm_IT+0x1e>
 8005a2a:	2302      	movs	r3, #2
 8005a2c:	e0f3      	b.n	8005c16 <HAL_RTC_SetAlarm_IT+0x206>
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2201      	movs	r2, #1
 8005a32:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	2202      	movs	r2, #2
 8005a3a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 8005a3e:	4b78      	ldr	r3, [pc, #480]	; (8005c20 <HAL_RTC_SetAlarm_IT+0x210>)
 8005a40:	68db      	ldr	r3, [r3, #12]
 8005a42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a46:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 8005a48:	693b      	ldr	r3, [r7, #16]
 8005a4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a4e:	d06a      	beq.n	8005b26 <HAL_RTC_SetAlarm_IT+0x116>
  {
    if (Format == RTC_FORMAT_BIN)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d13a      	bne.n	8005acc <HAL_RTC_SetAlarm_IT+0xbc>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8005a56:	4b72      	ldr	r3, [pc, #456]	; (8005c20 <HAL_RTC_SetAlarm_IT+0x210>)
 8005a58:	699b      	ldr	r3, [r3, #24]
 8005a5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d102      	bne.n	8005a68 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	2200      	movs	r2, #0
 8005a66:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
      }
      assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
      assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	695b      	ldr	r3, [r3, #20]
 8005a6c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
        }
      }

      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	781b      	ldrb	r3, [r3, #0]
 8005a74:	4618      	mov	r0, r3
 8005a76:	f000 f9f5 	bl	8005e64 <RTC_ByteToBcd2>
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005a7e:	68bb      	ldr	r3, [r7, #8]
 8005a80:	785b      	ldrb	r3, [r3, #1]
 8005a82:	4618      	mov	r0, r3
 8005a84:	f000 f9ee 	bl	8005e64 <RTC_ByteToBcd2>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005a8c:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	789b      	ldrb	r3, [r3, #2]
 8005a92:	4618      	mov	r0, r3
 8005a94:	f000 f9e6 	bl	8005e64 <RTC_ByteToBcd2>
 8005a98:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005a9a:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005a9e:	68bb      	ldr	r3, [r7, #8]
 8005aa0:	78db      	ldrb	r3, [r3, #3]
 8005aa2:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005aa4:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005aae:	4618      	mov	r0, r3
 8005ab0:	f000 f9d8 	bl	8005e64 <RTC_ByteToBcd2>
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005ab8:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005abc:	68bb      	ldr	r3, [r7, #8]
 8005abe:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005ac0:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8005ac2:	68bb      	ldr	r3, [r7, #8]
 8005ac4:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	617b      	str	r3, [r7, #20]
 8005aca:	e02c      	b.n	8005b26 <HAL_RTC_SetAlarm_IT+0x116>
    }
    else /* Format BCD */
    {
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	695b      	ldr	r3, [r3, #20]
 8005ad0:	f1b3 3f80 	cmp.w	r3, #2155905152	; 0x80808080
 8005ad4:	d00d      	beq.n	8005af2 <HAL_RTC_SetAlarm_IT+0xe2>
      {
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	695b      	ldr	r3, [r3, #20]
 8005ada:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005ade:	d008      	beq.n	8005af2 <HAL_RTC_SetAlarm_IT+0xe2>
        {
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8005ae0:	4b4f      	ldr	r3, [pc, #316]	; (8005c20 <HAL_RTC_SetAlarm_IT+0x210>)
 8005ae2:	699b      	ldr	r3, [r3, #24]
 8005ae4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d102      	bne.n	8005af2 <HAL_RTC_SetAlarm_IT+0xe2>
            assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
            assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
          }
          else
          {
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	2200      	movs	r2, #0
 8005af0:	70da      	strb	r2, [r3, #3]
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
        }
      }
#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	781b      	ldrb	r3, [r3, #0]
 8005af6:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	785b      	ldrb	r3, [r3, #1]
 8005afc:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005afe:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005b00:	68ba      	ldr	r2, [r7, #8]
 8005b02:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005b04:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	78db      	ldrb	r3, [r3, #3]
 8005b0a:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005b0c:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005b0e:	68bb      	ldr	r3, [r7, #8]
 8005b10:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005b14:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005b16:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005b1c:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005b22:	4313      	orrs	r3, r2
 8005b24:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005b26:	4b3e      	ldr	r3, [pc, #248]	; (8005c20 <HAL_RTC_SetAlarm_IT+0x210>)
 8005b28:	22ca      	movs	r2, #202	; 0xca
 8005b2a:	625a      	str	r2, [r3, #36]	; 0x24
 8005b2c:	4b3c      	ldr	r3, [pc, #240]	; (8005c20 <HAL_RTC_SetAlarm_IT+0x210>)
 8005b2e:	2253      	movs	r2, #83	; 0x53
 8005b30:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8005b32:	68bb      	ldr	r3, [r7, #8]
 8005b34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b3a:	d12c      	bne.n	8005b96 <HAL_RTC_SetAlarm_IT+0x186>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8005b3c:	4b38      	ldr	r3, [pc, #224]	; (8005c20 <HAL_RTC_SetAlarm_IT+0x210>)
 8005b3e:	699b      	ldr	r3, [r3, #24]
 8005b40:	4a37      	ldr	r2, [pc, #220]	; (8005c20 <HAL_RTC_SetAlarm_IT+0x210>)
 8005b42:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005b46:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8005b48:	4b35      	ldr	r3, [pc, #212]	; (8005c20 <HAL_RTC_SetAlarm_IT+0x210>)
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8005b4e:	693b      	ldr	r3, [r7, #16]
 8005b50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b54:	d107      	bne.n	8005b66 <HAL_RTC_SetAlarm_IT+0x156>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	699a      	ldr	r2, [r3, #24]
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	69db      	ldr	r3, [r3, #28]
 8005b5e:	4930      	ldr	r1, [pc, #192]	; (8005c20 <HAL_RTC_SetAlarm_IT+0x210>)
 8005b60:	4313      	orrs	r3, r2
 8005b62:	644b      	str	r3, [r1, #68]	; 0x44
 8005b64:	e006      	b.n	8005b74 <HAL_RTC_SetAlarm_IT+0x164>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 8005b66:	4a2e      	ldr	r2, [pc, #184]	; (8005c20 <HAL_RTC_SetAlarm_IT+0x210>)
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	6413      	str	r3, [r2, #64]	; 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 8005b6c:	4a2c      	ldr	r2, [pc, #176]	; (8005c20 <HAL_RTC_SetAlarm_IT+0x210>)
 8005b6e:	68bb      	ldr	r3, [r7, #8]
 8005b70:	699b      	ldr	r3, [r3, #24]
 8005b72:	6453      	str	r3, [r2, #68]	; 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 8005b74:	4a2a      	ldr	r2, [pc, #168]	; (8005c20 <HAL_RTC_SetAlarm_IT+0x210>)
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	6713      	str	r3, [r2, #112]	; 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b80:	f043 0201 	orr.w	r2, r3, #1
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8005b88:	4b25      	ldr	r3, [pc, #148]	; (8005c20 <HAL_RTC_SetAlarm_IT+0x210>)
 8005b8a:	699b      	ldr	r3, [r3, #24]
 8005b8c:	4a24      	ldr	r2, [pc, #144]	; (8005c20 <HAL_RTC_SetAlarm_IT+0x210>)
 8005b8e:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
 8005b92:	6193      	str	r3, [r2, #24]
 8005b94:	e02b      	b.n	8005bee <HAL_RTC_SetAlarm_IT+0x1de>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8005b96:	4b22      	ldr	r3, [pc, #136]	; (8005c20 <HAL_RTC_SetAlarm_IT+0x210>)
 8005b98:	699b      	ldr	r3, [r3, #24]
 8005b9a:	4a21      	ldr	r2, [pc, #132]	; (8005c20 <HAL_RTC_SetAlarm_IT+0x210>)
 8005b9c:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 8005ba0:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8005ba2:	4b1f      	ldr	r3, [pc, #124]	; (8005c20 <HAL_RTC_SetAlarm_IT+0x210>)
 8005ba4:	2202      	movs	r2, #2
 8005ba6:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8005ba8:	693b      	ldr	r3, [r7, #16]
 8005baa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005bae:	d107      	bne.n	8005bc0 <HAL_RTC_SetAlarm_IT+0x1b0>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	699a      	ldr	r2, [r3, #24]
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	69db      	ldr	r3, [r3, #28]
 8005bb8:	4919      	ldr	r1, [pc, #100]	; (8005c20 <HAL_RTC_SetAlarm_IT+0x210>)
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005bbe:	e006      	b.n	8005bce <HAL_RTC_SetAlarm_IT+0x1be>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 8005bc0:	4a17      	ldr	r2, [pc, #92]	; (8005c20 <HAL_RTC_SetAlarm_IT+0x210>)
 8005bc2:	697b      	ldr	r3, [r7, #20]
 8005bc4:	6493      	str	r3, [r2, #72]	; 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 8005bc6:	4a16      	ldr	r2, [pc, #88]	; (8005c20 <HAL_RTC_SetAlarm_IT+0x210>)
 8005bc8:	68bb      	ldr	r3, [r7, #8]
 8005bca:	699b      	ldr	r3, [r3, #24]
 8005bcc:	64d3      	str	r3, [r2, #76]	; 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 8005bce:	4a14      	ldr	r2, [pc, #80]	; (8005c20 <HAL_RTC_SetAlarm_IT+0x210>)
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	685b      	ldr	r3, [r3, #4]
 8005bd4:	6753      	str	r3, [r2, #116]	; 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bda:	f043 0202 	orr.w	r2, r3, #2
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8005be2:	4b0f      	ldr	r3, [pc, #60]	; (8005c20 <HAL_RTC_SetAlarm_IT+0x210>)
 8005be4:	699b      	ldr	r3, [r3, #24]
 8005be6:	4a0e      	ldr	r2, [pc, #56]	; (8005c20 <HAL_RTC_SetAlarm_IT+0x210>)
 8005be8:	f443 5308 	orr.w	r3, r3, #8704	; 0x2200
 8005bec:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8005bee:	4b0d      	ldr	r3, [pc, #52]	; (8005c24 <HAL_RTC_SetAlarm_IT+0x214>)
 8005bf0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005bf4:	4a0b      	ldr	r2, [pc, #44]	; (8005c24 <HAL_RTC_SetAlarm_IT+0x214>)
 8005bf6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005bfa:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005bfe:	4b08      	ldr	r3, [pc, #32]	; (8005c20 <HAL_RTC_SetAlarm_IT+0x210>)
 8005c00:	22ff      	movs	r2, #255	; 0xff
 8005c02:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	2201      	movs	r2, #1
 8005c08:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8005c14:	2300      	movs	r3, #0
}
 8005c16:	4618      	mov	r0, r3
 8005c18:	371c      	adds	r7, #28
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bd90      	pop	{r4, r7, pc}
 8005c1e:	bf00      	nop
 8005c20:	40002800 	.word	0x40002800
 8005c24:	58000800 	.word	0x58000800

08005c28 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8005c28:	b480      	push	{r7}
 8005c2a:	b083      	sub	sp, #12
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
 8005c30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	d101      	bne.n	8005c40 <HAL_RTC_DeactivateAlarm+0x18>
 8005c3c:	2302      	movs	r3, #2
 8005c3e:	e048      	b.n	8005cd2 <HAL_RTC_DeactivateAlarm+0xaa>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2201      	movs	r2, #1
 8005c44:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2202      	movs	r2, #2
 8005c4c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005c50:	4b22      	ldr	r3, [pc, #136]	; (8005cdc <HAL_RTC_DeactivateAlarm+0xb4>)
 8005c52:	22ca      	movs	r2, #202	; 0xca
 8005c54:	625a      	str	r2, [r3, #36]	; 0x24
 8005c56:	4b21      	ldr	r3, [pc, #132]	; (8005cdc <HAL_RTC_DeactivateAlarm+0xb4>)
 8005c58:	2253      	movs	r2, #83	; 0x53
 8005c5a:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c62:	d115      	bne.n	8005c90 <HAL_RTC_DeactivateAlarm+0x68>
  {
    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8005c64:	4b1d      	ldr	r3, [pc, #116]	; (8005cdc <HAL_RTC_DeactivateAlarm+0xb4>)
 8005c66:	699b      	ldr	r3, [r3, #24]
 8005c68:	4a1c      	ldr	r2, [pc, #112]	; (8005cdc <HAL_RTC_DeactivateAlarm+0xb4>)
 8005c6a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005c6e:	6193      	str	r3, [r2, #24]

    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 8005c70:	4b1a      	ldr	r3, [pc, #104]	; (8005cdc <HAL_RTC_DeactivateAlarm+0xb4>)
 8005c72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c74:	4a19      	ldr	r2, [pc, #100]	; (8005cdc <HAL_RTC_DeactivateAlarm+0xb4>)
 8005c76:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005c7a:	6453      	str	r3, [r2, #68]	; 0x44

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c80:	f023 0201 	bic.w	r2, r3, #1
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	631a      	str	r2, [r3, #48]	; 0x30

    /* Clear AlarmA flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8005c88:	4b14      	ldr	r3, [pc, #80]	; (8005cdc <HAL_RTC_DeactivateAlarm+0xb4>)
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	65da      	str	r2, [r3, #92]	; 0x5c
 8005c8e:	e014      	b.n	8005cba <HAL_RTC_DeactivateAlarm+0x92>
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8005c90:	4b12      	ldr	r3, [pc, #72]	; (8005cdc <HAL_RTC_DeactivateAlarm+0xb4>)
 8005c92:	699b      	ldr	r3, [r3, #24]
 8005c94:	4a11      	ldr	r2, [pc, #68]	; (8005cdc <HAL_RTC_DeactivateAlarm+0xb4>)
 8005c96:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 8005c9a:	6193      	str	r3, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 8005c9c:	4b0f      	ldr	r3, [pc, #60]	; (8005cdc <HAL_RTC_DeactivateAlarm+0xb4>)
 8005c9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ca0:	4a0e      	ldr	r2, [pc, #56]	; (8005cdc <HAL_RTC_DeactivateAlarm+0xb4>)
 8005ca2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005ca6:	64d3      	str	r3, [r2, #76]	; 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cac:	f023 0202 	bic.w	r2, r3, #2
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8005cb4:	4b09      	ldr	r3, [pc, #36]	; (8005cdc <HAL_RTC_DeactivateAlarm+0xb4>)
 8005cb6:	2202      	movs	r2, #2
 8005cb8:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005cba:	4b08      	ldr	r3, [pc, #32]	; (8005cdc <HAL_RTC_DeactivateAlarm+0xb4>)
 8005cbc:	22ff      	movs	r2, #255	; 0xff
 8005cbe:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8005cd0:	2300      	movs	r3, #0
}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	370c      	adds	r7, #12
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	bc80      	pop	{r7}
 8005cda:	4770      	bx	lr
 8005cdc:	40002800 	.word	0x40002800

08005ce0 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b084      	sub	sp, #16
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 8005ce8:	4b11      	ldr	r3, [pc, #68]	; (8005d30 <HAL_RTC_AlarmIRQHandler+0x50>)
 8005cea:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cf0:	4013      	ands	r3, r2
 8005cf2:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	f003 0301 	and.w	r3, r3, #1
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d005      	beq.n	8005d0a <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8005cfe:	4b0c      	ldr	r3, [pc, #48]	; (8005d30 <HAL_RTC_AlarmIRQHandler+0x50>)
 8005d00:	2201      	movs	r2, #1
 8005d02:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 8005d04:	6878      	ldr	r0, [r7, #4]
 8005d06:	f7fb fec9 	bl	8001a9c <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	f003 0302 	and.w	r3, r3, #2
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d005      	beq.n	8005d20 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8005d14:	4b06      	ldr	r3, [pc, #24]	; (8005d30 <HAL_RTC_AlarmIRQHandler+0x50>)
 8005d16:	2202      	movs	r2, #2
 8005d18:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 8005d1a:	6878      	ldr	r0, [r7, #4]
 8005d1c:	f000 f94a 	bl	8005fb4 <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2201      	movs	r2, #1
 8005d24:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 8005d28:	bf00      	nop
 8005d2a:	3710      	adds	r7, #16
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	bd80      	pop	{r7, pc}
 8005d30:	40002800 	.word	0x40002800

08005d34 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b084      	sub	sp, #16
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8005d3c:	4b0f      	ldr	r3, [pc, #60]	; (8005d7c <HAL_RTC_WaitForSynchro+0x48>)
 8005d3e:	68db      	ldr	r3, [r3, #12]
 8005d40:	4a0e      	ldr	r2, [pc, #56]	; (8005d7c <HAL_RTC_WaitForSynchro+0x48>)
 8005d42:	f023 0320 	bic.w	r3, r3, #32
 8005d46:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 8005d48:	f7fb fcd6 	bl	80016f8 <HAL_GetTick>
 8005d4c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8005d4e:	e009      	b.n	8005d64 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005d50:	f7fb fcd2 	bl	80016f8 <HAL_GetTick>
 8005d54:	4602      	mov	r2, r0
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	1ad3      	subs	r3, r2, r3
 8005d5a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005d5e:	d901      	bls.n	8005d64 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8005d60:	2303      	movs	r3, #3
 8005d62:	e006      	b.n	8005d72 <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8005d64:	4b05      	ldr	r3, [pc, #20]	; (8005d7c <HAL_RTC_WaitForSynchro+0x48>)
 8005d66:	68db      	ldr	r3, [r3, #12]
 8005d68:	f003 0320 	and.w	r3, r3, #32
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d0ef      	beq.n	8005d50 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8005d70:	2300      	movs	r3, #0
}
 8005d72:	4618      	mov	r0, r3
 8005d74:	3710      	adds	r7, #16
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bd80      	pop	{r7, pc}
 8005d7a:	bf00      	nop
 8005d7c:	40002800 	.word	0x40002800

08005d80 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b084      	sub	sp, #16
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005d88:	2300      	movs	r3, #0
 8005d8a:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8005d8c:	4b15      	ldr	r3, [pc, #84]	; (8005de4 <RTC_EnterInitMode+0x64>)
 8005d8e:	68db      	ldr	r3, [r3, #12]
 8005d90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d120      	bne.n	8005dda <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8005d98:	4b12      	ldr	r3, [pc, #72]	; (8005de4 <RTC_EnterInitMode+0x64>)
 8005d9a:	68db      	ldr	r3, [r3, #12]
 8005d9c:	4a11      	ldr	r2, [pc, #68]	; (8005de4 <RTC_EnterInitMode+0x64>)
 8005d9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005da2:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 8005da4:	f7fb fca8 	bl	80016f8 <HAL_GetTick>
 8005da8:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005daa:	e00d      	b.n	8005dc8 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8005dac:	f7fb fca4 	bl	80016f8 <HAL_GetTick>
 8005db0:	4602      	mov	r2, r0
 8005db2:	68bb      	ldr	r3, [r7, #8]
 8005db4:	1ad3      	subs	r3, r2, r3
 8005db6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005dba:	d905      	bls.n	8005dc8 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8005dbc:	2303      	movs	r3, #3
 8005dbe:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2203      	movs	r2, #3
 8005dc4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005dc8:	4b06      	ldr	r3, [pc, #24]	; (8005de4 <RTC_EnterInitMode+0x64>)
 8005dca:	68db      	ldr	r3, [r3, #12]
 8005dcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d102      	bne.n	8005dda <RTC_EnterInitMode+0x5a>
 8005dd4:	7bfb      	ldrb	r3, [r7, #15]
 8005dd6:	2b03      	cmp	r3, #3
 8005dd8:	d1e8      	bne.n	8005dac <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 8005dda:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ddc:	4618      	mov	r0, r3
 8005dde:	3710      	adds	r7, #16
 8005de0:	46bd      	mov	sp, r7
 8005de2:	bd80      	pop	{r7, pc}
 8005de4:	40002800 	.word	0x40002800

08005de8 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b084      	sub	sp, #16
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005df0:	2300      	movs	r3, #0
 8005df2:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8005df4:	4b1a      	ldr	r3, [pc, #104]	; (8005e60 <RTC_ExitInitMode+0x78>)
 8005df6:	68db      	ldr	r3, [r3, #12]
 8005df8:	4a19      	ldr	r2, [pc, #100]	; (8005e60 <RTC_ExitInitMode+0x78>)
 8005dfa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005dfe:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8005e00:	4b17      	ldr	r3, [pc, #92]	; (8005e60 <RTC_ExitInitMode+0x78>)
 8005e02:	699b      	ldr	r3, [r3, #24]
 8005e04:	f003 0320 	and.w	r3, r3, #32
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d10c      	bne.n	8005e26 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005e0c:	6878      	ldr	r0, [r7, #4]
 8005e0e:	f7ff ff91 	bl	8005d34 <HAL_RTC_WaitForSynchro>
 8005e12:	4603      	mov	r3, r0
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d01e      	beq.n	8005e56 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2203      	movs	r2, #3
 8005e1c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 8005e20:	2303      	movs	r3, #3
 8005e22:	73fb      	strb	r3, [r7, #15]
 8005e24:	e017      	b.n	8005e56 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005e26:	4b0e      	ldr	r3, [pc, #56]	; (8005e60 <RTC_ExitInitMode+0x78>)
 8005e28:	699b      	ldr	r3, [r3, #24]
 8005e2a:	4a0d      	ldr	r2, [pc, #52]	; (8005e60 <RTC_ExitInitMode+0x78>)
 8005e2c:	f023 0320 	bic.w	r3, r3, #32
 8005e30:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f7ff ff7e 	bl	8005d34 <HAL_RTC_WaitForSynchro>
 8005e38:	4603      	mov	r3, r0
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d005      	beq.n	8005e4a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2203      	movs	r2, #3
 8005e42:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 8005e46:	2303      	movs	r3, #3
 8005e48:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005e4a:	4b05      	ldr	r3, [pc, #20]	; (8005e60 <RTC_ExitInitMode+0x78>)
 8005e4c:	699b      	ldr	r3, [r3, #24]
 8005e4e:	4a04      	ldr	r2, [pc, #16]	; (8005e60 <RTC_ExitInitMode+0x78>)
 8005e50:	f043 0320 	orr.w	r3, r3, #32
 8005e54:	6193      	str	r3, [r2, #24]
  }

  return status;
 8005e56:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	3710      	adds	r7, #16
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bd80      	pop	{r7, pc}
 8005e60:	40002800 	.word	0x40002800

08005e64 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005e64:	b480      	push	{r7}
 8005e66:	b085      	sub	sp, #20
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005e6e:	2300      	movs	r3, #0
 8005e70:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 8005e72:	79fb      	ldrb	r3, [r7, #7]
 8005e74:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 8005e76:	e005      	b.n	8005e84 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	3301      	adds	r3, #1
 8005e7c:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 8005e7e:	7afb      	ldrb	r3, [r7, #11]
 8005e80:	3b0a      	subs	r3, #10
 8005e82:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 8005e84:	7afb      	ldrb	r3, [r7, #11]
 8005e86:	2b09      	cmp	r3, #9
 8005e88:	d8f6      	bhi.n	8005e78 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	b2db      	uxtb	r3, r3
 8005e8e:	011b      	lsls	r3, r3, #4
 8005e90:	b2da      	uxtb	r2, r3
 8005e92:	7afb      	ldrb	r3, [r7, #11]
 8005e94:	4313      	orrs	r3, r2
 8005e96:	b2db      	uxtb	r3, r3
}
 8005e98:	4618      	mov	r0, r3
 8005e9a:	3714      	adds	r7, #20
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	bc80      	pop	{r7}
 8005ea0:	4770      	bx	lr
	...

08005ea4 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b083      	sub	sp, #12
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8005eb2:	2b01      	cmp	r3, #1
 8005eb4:	d101      	bne.n	8005eba <HAL_RTCEx_EnableBypassShadow+0x16>
 8005eb6:	2302      	movs	r3, #2
 8005eb8:	e01f      	b.n	8005efa <HAL_RTCEx_EnableBypassShadow+0x56>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2201      	movs	r2, #1
 8005ebe:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2202      	movs	r2, #2
 8005ec6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005eca:	4b0e      	ldr	r3, [pc, #56]	; (8005f04 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8005ecc:	22ca      	movs	r2, #202	; 0xca
 8005ece:	625a      	str	r2, [r3, #36]	; 0x24
 8005ed0:	4b0c      	ldr	r3, [pc, #48]	; (8005f04 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8005ed2:	2253      	movs	r2, #83	; 0x53
 8005ed4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005ed6:	4b0b      	ldr	r3, [pc, #44]	; (8005f04 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8005ed8:	699b      	ldr	r3, [r3, #24]
 8005eda:	4a0a      	ldr	r2, [pc, #40]	; (8005f04 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8005edc:	f043 0320 	orr.w	r3, r3, #32
 8005ee0:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005ee2:	4b08      	ldr	r3, [pc, #32]	; (8005f04 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8005ee4:	22ff      	movs	r2, #255	; 0xff
 8005ee6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2201      	movs	r2, #1
 8005eec:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8005ef8:	2300      	movs	r3, #0
}
 8005efa:	4618      	mov	r0, r3
 8005efc:	370c      	adds	r7, #12
 8005efe:	46bd      	mov	sp, r7
 8005f00:	bc80      	pop	{r7}
 8005f02:	4770      	bx	lr
 8005f04:	40002800 	.word	0x40002800

08005f08 <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 8005f08:	b480      	push	{r7}
 8005f0a:	b083      	sub	sp, #12
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8005f16:	2b01      	cmp	r3, #1
 8005f18:	d101      	bne.n	8005f1e <HAL_RTCEx_SetSSRU_IT+0x16>
 8005f1a:	2302      	movs	r3, #2
 8005f1c:	e027      	b.n	8005f6e <HAL_RTCEx_SetSSRU_IT+0x66>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2201      	movs	r2, #1
 8005f22:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2202      	movs	r2, #2
 8005f2a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005f2e:	4b12      	ldr	r3, [pc, #72]	; (8005f78 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8005f30:	22ca      	movs	r2, #202	; 0xca
 8005f32:	625a      	str	r2, [r3, #36]	; 0x24
 8005f34:	4b10      	ldr	r3, [pc, #64]	; (8005f78 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8005f36:	2253      	movs	r2, #83	; 0x53
 8005f38:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 8005f3a:	4b0f      	ldr	r3, [pc, #60]	; (8005f78 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8005f3c:	699b      	ldr	r3, [r3, #24]
 8005f3e:	4a0e      	ldr	r2, [pc, #56]	; (8005f78 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8005f40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f44:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 8005f46:	4b0d      	ldr	r3, [pc, #52]	; (8005f7c <HAL_RTCEx_SetSSRU_IT+0x74>)
 8005f48:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005f4c:	4a0b      	ldr	r2, [pc, #44]	; (8005f7c <HAL_RTCEx_SetSSRU_IT+0x74>)
 8005f4e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005f52:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005f56:	4b08      	ldr	r3, [pc, #32]	; (8005f78 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8005f58:	22ff      	movs	r2, #255	; 0xff
 8005f5a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2201      	movs	r2, #1
 8005f60:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2200      	movs	r2, #0
 8005f68:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8005f6c:	2300      	movs	r3, #0
}
 8005f6e:	4618      	mov	r0, r3
 8005f70:	370c      	adds	r7, #12
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bc80      	pop	{r7}
 8005f76:	4770      	bx	lr
 8005f78:	40002800 	.word	0x40002800
 8005f7c:	58000800 	.word	0x58000800

08005f80 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b082      	sub	sp, #8
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 8005f88:	4b09      	ldr	r3, [pc, #36]	; (8005fb0 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8005f8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d005      	beq.n	8005fa0 <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 8005f94:	4b06      	ldr	r3, [pc, #24]	; (8005fb0 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8005f96:	2240      	movs	r2, #64	; 0x40
 8005f98:	65da      	str	r2, [r3, #92]	; 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 8005f9a:	6878      	ldr	r0, [r7, #4]
 8005f9c:	f7fb fd88 	bl	8001ab0 <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2201      	movs	r2, #1
 8005fa4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 8005fa8:	bf00      	nop
 8005faa:	3708      	adds	r7, #8
 8005fac:	46bd      	mov	sp, r7
 8005fae:	bd80      	pop	{r7, pc}
 8005fb0:	40002800 	.word	0x40002800

08005fb4 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b083      	sub	sp, #12
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8005fbc:	bf00      	nop
 8005fbe:	370c      	adds	r7, #12
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	bc80      	pop	{r7}
 8005fc4:	4770      	bx	lr
	...

08005fc8 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b087      	sub	sp, #28
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	60f8      	str	r0, [r7, #12]
 8005fd0:	60b9      	str	r1, [r7, #8]
 8005fd2:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8005fd4:	4b07      	ldr	r3, [pc, #28]	; (8005ff4 <HAL_RTCEx_BKUPWrite+0x2c>)
 8005fd6:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	009b      	lsls	r3, r3, #2
 8005fdc:	697a      	ldr	r2, [r7, #20]
 8005fde:	4413      	add	r3, r2
 8005fe0:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	687a      	ldr	r2, [r7, #4]
 8005fe6:	601a      	str	r2, [r3, #0]
}
 8005fe8:	bf00      	nop
 8005fea:	371c      	adds	r7, #28
 8005fec:	46bd      	mov	sp, r7
 8005fee:	bc80      	pop	{r7}
 8005ff0:	4770      	bx	lr
 8005ff2:	bf00      	nop
 8005ff4:	4000b100 	.word	0x4000b100

08005ff8 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8005ff8:	b480      	push	{r7}
 8005ffa:	b085      	sub	sp, #20
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
 8006000:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8006002:	4b07      	ldr	r3, [pc, #28]	; (8006020 <HAL_RTCEx_BKUPRead+0x28>)
 8006004:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	009b      	lsls	r3, r3, #2
 800600a:	68fa      	ldr	r2, [r7, #12]
 800600c:	4413      	add	r3, r2
 800600e:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
}
 8006014:	4618      	mov	r0, r3
 8006016:	3714      	adds	r7, #20
 8006018:	46bd      	mov	sp, r7
 800601a:	bc80      	pop	{r7}
 800601c:	4770      	bx	lr
 800601e:	bf00      	nop
 8006020:	4000b100 	.word	0x4000b100

08006024 <LL_PWR_SetRadioBusyTrigger>:
{
 8006024:	b480      	push	{r7}
 8006026:	b083      	sub	sp, #12
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 800602c:	4b06      	ldr	r3, [pc, #24]	; (8006048 <LL_PWR_SetRadioBusyTrigger+0x24>)
 800602e:	689b      	ldr	r3, [r3, #8]
 8006030:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006034:	4904      	ldr	r1, [pc, #16]	; (8006048 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	4313      	orrs	r3, r2
 800603a:	608b      	str	r3, [r1, #8]
}
 800603c:	bf00      	nop
 800603e:	370c      	adds	r7, #12
 8006040:	46bd      	mov	sp, r7
 8006042:	bc80      	pop	{r7}
 8006044:	4770      	bx	lr
 8006046:	bf00      	nop
 8006048:	58000400 	.word	0x58000400

0800604c <LL_PWR_UnselectSUBGHZSPI_NSS>:
{
 800604c:	b480      	push	{r7}
 800604e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006050:	4b05      	ldr	r3, [pc, #20]	; (8006068 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8006052:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006056:	4a04      	ldr	r2, [pc, #16]	; (8006068 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8006058:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800605c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006060:	bf00      	nop
 8006062:	46bd      	mov	sp, r7
 8006064:	bc80      	pop	{r7}
 8006066:	4770      	bx	lr
 8006068:	58000400 	.word	0x58000400

0800606c <LL_PWR_SelectSUBGHZSPI_NSS>:
{
 800606c:	b480      	push	{r7}
 800606e:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006070:	4b05      	ldr	r3, [pc, #20]	; (8006088 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8006072:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006076:	4a04      	ldr	r2, [pc, #16]	; (8006088 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8006078:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800607c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006080:	bf00      	nop
 8006082:	46bd      	mov	sp, r7
 8006084:	bc80      	pop	{r7}
 8006086:	4770      	bx	lr
 8006088:	58000400 	.word	0x58000400

0800608c <LL_PWR_ClearFlag_RFBUSY>:
{
 800608c:	b480      	push	{r7}
 800608e:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8006090:	4b03      	ldr	r3, [pc, #12]	; (80060a0 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 8006092:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006096:	619a      	str	r2, [r3, #24]
}
 8006098:	bf00      	nop
 800609a:	46bd      	mov	sp, r7
 800609c:	bc80      	pop	{r7}
 800609e:	4770      	bx	lr
 80060a0:	58000400 	.word	0x58000400

080060a4 <LL_PWR_IsActiveFlag_RFBUSYS>:
{
 80060a4:	b480      	push	{r7}
 80060a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 80060a8:	4b06      	ldr	r3, [pc, #24]	; (80060c4 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 80060aa:	695b      	ldr	r3, [r3, #20]
 80060ac:	f003 0302 	and.w	r3, r3, #2
 80060b0:	2b02      	cmp	r3, #2
 80060b2:	d101      	bne.n	80060b8 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 80060b4:	2301      	movs	r3, #1
 80060b6:	e000      	b.n	80060ba <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 80060b8:	2300      	movs	r3, #0
}
 80060ba:	4618      	mov	r0, r3
 80060bc:	46bd      	mov	sp, r7
 80060be:	bc80      	pop	{r7}
 80060c0:	4770      	bx	lr
 80060c2:	bf00      	nop
 80060c4:	58000400 	.word	0x58000400

080060c8 <LL_PWR_IsActiveFlag_RFBUSYMS>:
{
 80060c8:	b480      	push	{r7}
 80060ca:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 80060cc:	4b06      	ldr	r3, [pc, #24]	; (80060e8 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 80060ce:	695b      	ldr	r3, [r3, #20]
 80060d0:	f003 0304 	and.w	r3, r3, #4
 80060d4:	2b04      	cmp	r3, #4
 80060d6:	d101      	bne.n	80060dc <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 80060d8:	2301      	movs	r3, #1
 80060da:	e000      	b.n	80060de <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 80060dc:	2300      	movs	r3, #0
}
 80060de:	4618      	mov	r0, r3
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bc80      	pop	{r7}
 80060e4:	4770      	bx	lr
 80060e6:	bf00      	nop
 80060e8:	58000400 	.word	0x58000400

080060ec <LL_RCC_RF_DisableReset>:
{
 80060ec:	b480      	push	{r7}
 80060ee:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 80060f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80060f8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80060fc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006100:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8006104:	bf00      	nop
 8006106:	46bd      	mov	sp, r7
 8006108:	bc80      	pop	{r7}
 800610a:	4770      	bx	lr

0800610c <LL_RCC_IsRFUnderReset>:
{
 800610c:	b480      	push	{r7}
 800610e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8006110:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006114:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006118:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800611c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006120:	d101      	bne.n	8006126 <LL_RCC_IsRFUnderReset+0x1a>
 8006122:	2301      	movs	r3, #1
 8006124:	e000      	b.n	8006128 <LL_RCC_IsRFUnderReset+0x1c>
 8006126:	2300      	movs	r3, #0
}
 8006128:	4618      	mov	r0, r3
 800612a:	46bd      	mov	sp, r7
 800612c:	bc80      	pop	{r7}
 800612e:	4770      	bx	lr

08006130 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8006130:	b480      	push	{r7}
 8006132:	b083      	sub	sp, #12
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8006138:	4b06      	ldr	r3, [pc, #24]	; (8006154 <LL_EXTI_EnableIT_32_63+0x24>)
 800613a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800613e:	4905      	ldr	r1, [pc, #20]	; (8006154 <LL_EXTI_EnableIT_32_63+0x24>)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	4313      	orrs	r3, r2
 8006144:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8006148:	bf00      	nop
 800614a:	370c      	adds	r7, #12
 800614c:	46bd      	mov	sp, r7
 800614e:	bc80      	pop	{r7}
 8006150:	4770      	bx	lr
 8006152:	bf00      	nop
 8006154:	58000800 	.word	0x58000800

08006158 <HAL_SUBGHZ_Init>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b084      	sub	sp, #16
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d103      	bne.n	800616e <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 8006166:	2301      	movs	r3, #1
 8006168:	73fb      	strb	r3, [r7, #15]
    return status;
 800616a:	7bfb      	ldrb	r3, [r7, #15]
 800616c:	e04b      	b.n	8006206 <HAL_SUBGHZ_Init+0xae>
  }
  else
  {
    status = HAL_OK;
 800616e:	2300      	movs	r3, #0
 8006170:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  if (hsubghz->State == HAL_SUBGHZ_STATE_RESET)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	799b      	ldrb	r3, [r3, #6]
 8006176:	b2db      	uxtb	r3, r3
 8006178:	2b00      	cmp	r3, #0
 800617a:	d105      	bne.n	8006188 <HAL_SUBGHZ_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2200      	movs	r2, #0
 8006180:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 8006182:	6878      	ldr	r0, [r7, #4]
 8006184:	f7fb f91e 	bl	80013c4 <HAL_SUBGHZ_MspInit>
#endif /* USE_HAL_ SUBGHZ_REGISTER_CALLBACKS */
  }

  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2202      	movs	r2, #2
 800618c:	719a      	strb	r2, [r3, #6]

  /* De-asserts the reset signal of the Radio peripheral */
  LL_RCC_RF_DisableReset();
 800618e:	f7ff ffad 	bl	80060ec <LL_RCC_RF_DisableReset>

  /* Verify that Radio in reset status flag is set */
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8006192:	4b1f      	ldr	r3, [pc, #124]	; (8006210 <HAL_SUBGHZ_Init+0xb8>)
 8006194:	681a      	ldr	r2, [r3, #0]
 8006196:	4613      	mov	r3, r2
 8006198:	00db      	lsls	r3, r3, #3
 800619a:	1a9b      	subs	r3, r3, r2
 800619c:	009b      	lsls	r3, r3, #2
 800619e:	0cdb      	lsrs	r3, r3, #19
 80061a0:	2264      	movs	r2, #100	; 0x64
 80061a2:	fb02 f303 	mul.w	r3, r2, r3
 80061a6:	60bb      	str	r3, [r7, #8]

  do
  {
    if (count == 0U)
 80061a8:	68bb      	ldr	r3, [r7, #8]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d105      	bne.n	80061ba <HAL_SUBGHZ_Init+0x62>
    {
      status  = HAL_ERROR;
 80061ae:	2301      	movs	r3, #1
 80061b0:	73fb      	strb	r3, [r7, #15]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2201      	movs	r2, #1
 80061b6:	609a      	str	r2, [r3, #8]
      break;
 80061b8:	e007      	b.n	80061ca <HAL_SUBGHZ_Init+0x72>
    }
    count--;
 80061ba:	68bb      	ldr	r3, [r7, #8]
 80061bc:	3b01      	subs	r3, #1
 80061be:	60bb      	str	r3, [r7, #8]
  } while (LL_RCC_IsRFUnderReset() != 0UL);
 80061c0:	f7ff ffa4 	bl	800610c <LL_RCC_IsRFUnderReset>
 80061c4:	4603      	mov	r3, r0
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d1ee      	bne.n	80061a8 <HAL_SUBGHZ_Init+0x50>

  /* Asserts the reset signal of the Radio peripheral */
  LL_PWR_UnselectSUBGHZSPI_NSS();
 80061ca:	f7ff ff3f 	bl	800604c <LL_PWR_UnselectSUBGHZSPI_NSS>

  /* Enable wakeup signal of the Radio peripheral */
  LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
  /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 80061ce:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80061d2:	f7ff ffad 	bl	8006130 <LL_EXTI_EnableIT_32_63>

  /* Enable wakeup signal of the Radio peripheral */
  LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 80061d6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80061da:	f7ff ff23 	bl	8006024 <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 80061de:	f7ff ff55 	bl	800608c <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 80061e2:	7bfb      	ldrb	r3, [r7, #15]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d10a      	bne.n	80061fe <HAL_SUBGHZ_Init+0xa6>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4618      	mov	r0, r3
 80061ee:	f000 faad 	bl	800674c <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2201      	movs	r2, #1
 80061f6:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2200      	movs	r2, #0
 80061fc:	609a      	str	r2, [r3, #8]
  }
  hsubghz->State     = HAL_SUBGHZ_STATE_READY;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2201      	movs	r2, #1
 8006202:	719a      	strb	r2, [r3, #6]

  return status;
 8006204:	7bfb      	ldrb	r3, [r7, #15]
}
 8006206:	4618      	mov	r0, r3
 8006208:	3710      	adds	r7, #16
 800620a:	46bd      	mov	sp, r7
 800620c:	bd80      	pop	{r7, pc}
 800620e:	bf00      	nop
 8006210:	20000000 	.word	0x20000000

08006214 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b086      	sub	sp, #24
 8006218:	af00      	add	r7, sp, #0
 800621a:	60f8      	str	r0, [r7, #12]
 800621c:	607a      	str	r2, [r7, #4]
 800621e:	461a      	mov	r2, r3
 8006220:	460b      	mov	r3, r1
 8006222:	817b      	strh	r3, [r7, #10]
 8006224:	4613      	mov	r3, r2
 8006226:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	799b      	ldrb	r3, [r3, #6]
 800622c:	b2db      	uxtb	r3, r3
 800622e:	2b01      	cmp	r3, #1
 8006230:	d14a      	bne.n	80062c8 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	795b      	ldrb	r3, [r3, #5]
 8006236:	2b01      	cmp	r3, #1
 8006238:	d101      	bne.n	800623e <HAL_SUBGHZ_WriteRegisters+0x2a>
 800623a:	2302      	movs	r3, #2
 800623c:	e045      	b.n	80062ca <HAL_SUBGHZ_WriteRegisters+0xb6>
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	2201      	movs	r2, #1
 8006242:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	2202      	movs	r2, #2
 8006248:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800624a:	68f8      	ldr	r0, [r7, #12]
 800624c:	f000 fb4c 	bl	80068e8 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006250:	f7ff ff0c 	bl	800606c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8006254:	210d      	movs	r1, #13
 8006256:	68f8      	ldr	r0, [r7, #12]
 8006258:	f000 fa98 	bl	800678c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 800625c:	897b      	ldrh	r3, [r7, #10]
 800625e:	0a1b      	lsrs	r3, r3, #8
 8006260:	b29b      	uxth	r3, r3
 8006262:	b2db      	uxtb	r3, r3
 8006264:	4619      	mov	r1, r3
 8006266:	68f8      	ldr	r0, [r7, #12]
 8006268:	f000 fa90 	bl	800678c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 800626c:	897b      	ldrh	r3, [r7, #10]
 800626e:	b2db      	uxtb	r3, r3
 8006270:	4619      	mov	r1, r3
 8006272:	68f8      	ldr	r0, [r7, #12]
 8006274:	f000 fa8a 	bl	800678c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8006278:	2300      	movs	r3, #0
 800627a:	82bb      	strh	r3, [r7, #20]
 800627c:	e00a      	b.n	8006294 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800627e:	8abb      	ldrh	r3, [r7, #20]
 8006280:	687a      	ldr	r2, [r7, #4]
 8006282:	4413      	add	r3, r2
 8006284:	781b      	ldrb	r3, [r3, #0]
 8006286:	4619      	mov	r1, r3
 8006288:	68f8      	ldr	r0, [r7, #12]
 800628a:	f000 fa7f 	bl	800678c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800628e:	8abb      	ldrh	r3, [r7, #20]
 8006290:	3301      	adds	r3, #1
 8006292:	82bb      	strh	r3, [r7, #20]
 8006294:	8aba      	ldrh	r2, [r7, #20]
 8006296:	893b      	ldrh	r3, [r7, #8]
 8006298:	429a      	cmp	r2, r3
 800629a:	d3f0      	bcc.n	800627e <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800629c:	f7ff fed6 	bl	800604c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80062a0:	68f8      	ldr	r0, [r7, #12]
 80062a2:	f000 fb45 	bl	8006930 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	689b      	ldr	r3, [r3, #8]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d002      	beq.n	80062b4 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 80062ae:	2301      	movs	r3, #1
 80062b0:	75fb      	strb	r3, [r7, #23]
 80062b2:	e001      	b.n	80062b8 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 80062b4:	2300      	movs	r3, #0
 80062b6:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	2201      	movs	r2, #1
 80062bc:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	2200      	movs	r2, #0
 80062c2:	715a      	strb	r2, [r3, #5]

    return status;
 80062c4:	7dfb      	ldrb	r3, [r7, #23]
 80062c6:	e000      	b.n	80062ca <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 80062c8:	2302      	movs	r3, #2
  }
}
 80062ca:	4618      	mov	r0, r3
 80062cc:	3718      	adds	r7, #24
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bd80      	pop	{r7, pc}

080062d2 <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 80062d2:	b580      	push	{r7, lr}
 80062d4:	b088      	sub	sp, #32
 80062d6:	af00      	add	r7, sp, #0
 80062d8:	60f8      	str	r0, [r7, #12]
 80062da:	607a      	str	r2, [r7, #4]
 80062dc:	461a      	mov	r2, r3
 80062de:	460b      	mov	r3, r1
 80062e0:	817b      	strh	r3, [r7, #10]
 80062e2:	4613      	mov	r3, r2
 80062e4:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	799b      	ldrb	r3, [r3, #6]
 80062ee:	b2db      	uxtb	r3, r3
 80062f0:	2b01      	cmp	r3, #1
 80062f2:	d14a      	bne.n	800638a <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	795b      	ldrb	r3, [r3, #5]
 80062f8:	2b01      	cmp	r3, #1
 80062fa:	d101      	bne.n	8006300 <HAL_SUBGHZ_ReadRegisters+0x2e>
 80062fc:	2302      	movs	r3, #2
 80062fe:	e045      	b.n	800638c <HAL_SUBGHZ_ReadRegisters+0xba>
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	2201      	movs	r2, #1
 8006304:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006306:	68f8      	ldr	r0, [r7, #12]
 8006308:	f000 faee 	bl	80068e8 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800630c:	f7ff feae 	bl	800606c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8006310:	211d      	movs	r1, #29
 8006312:	68f8      	ldr	r0, [r7, #12]
 8006314:	f000 fa3a 	bl	800678c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8006318:	897b      	ldrh	r3, [r7, #10]
 800631a:	0a1b      	lsrs	r3, r3, #8
 800631c:	b29b      	uxth	r3, r3
 800631e:	b2db      	uxtb	r3, r3
 8006320:	4619      	mov	r1, r3
 8006322:	68f8      	ldr	r0, [r7, #12]
 8006324:	f000 fa32 	bl	800678c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8006328:	897b      	ldrh	r3, [r7, #10]
 800632a:	b2db      	uxtb	r3, r3
 800632c:	4619      	mov	r1, r3
 800632e:	68f8      	ldr	r0, [r7, #12]
 8006330:	f000 fa2c 	bl	800678c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8006334:	2100      	movs	r1, #0
 8006336:	68f8      	ldr	r0, [r7, #12]
 8006338:	f000 fa28 	bl	800678c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800633c:	2300      	movs	r3, #0
 800633e:	82fb      	strh	r3, [r7, #22]
 8006340:	e009      	b.n	8006356 <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8006342:	69b9      	ldr	r1, [r7, #24]
 8006344:	68f8      	ldr	r0, [r7, #12]
 8006346:	f000 fa77 	bl	8006838 <SUBGHZSPI_Receive>
      pData++;
 800634a:	69bb      	ldr	r3, [r7, #24]
 800634c:	3301      	adds	r3, #1
 800634e:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8006350:	8afb      	ldrh	r3, [r7, #22]
 8006352:	3301      	adds	r3, #1
 8006354:	82fb      	strh	r3, [r7, #22]
 8006356:	8afa      	ldrh	r2, [r7, #22]
 8006358:	893b      	ldrh	r3, [r7, #8]
 800635a:	429a      	cmp	r2, r3
 800635c:	d3f1      	bcc.n	8006342 <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800635e:	f7ff fe75 	bl	800604c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006362:	68f8      	ldr	r0, [r7, #12]
 8006364:	f000 fae4 	bl	8006930 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	689b      	ldr	r3, [r3, #8]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d002      	beq.n	8006376 <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8006370:	2301      	movs	r3, #1
 8006372:	77fb      	strb	r3, [r7, #31]
 8006374:	e001      	b.n	800637a <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 8006376:	2300      	movs	r3, #0
 8006378:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	2201      	movs	r2, #1
 800637e:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2200      	movs	r2, #0
 8006384:	715a      	strb	r2, [r3, #5]

    return status;
 8006386:	7ffb      	ldrb	r3, [r7, #31]
 8006388:	e000      	b.n	800638c <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 800638a:	2302      	movs	r3, #2
  }
}
 800638c:	4618      	mov	r0, r3
 800638e:	3720      	adds	r7, #32
 8006390:	46bd      	mov	sp, r7
 8006392:	bd80      	pop	{r7, pc}

08006394 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b086      	sub	sp, #24
 8006398:	af00      	add	r7, sp, #0
 800639a:	60f8      	str	r0, [r7, #12]
 800639c:	607a      	str	r2, [r7, #4]
 800639e:	461a      	mov	r2, r3
 80063a0:	460b      	mov	r3, r1
 80063a2:	72fb      	strb	r3, [r7, #11]
 80063a4:	4613      	mov	r3, r2
 80063a6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	799b      	ldrb	r3, [r3, #6]
 80063ac:	b2db      	uxtb	r3, r3
 80063ae:	2b01      	cmp	r3, #1
 80063b0:	d14a      	bne.n	8006448 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	795b      	ldrb	r3, [r3, #5]
 80063b6:	2b01      	cmp	r3, #1
 80063b8:	d101      	bne.n	80063be <HAL_SUBGHZ_ExecSetCmd+0x2a>
 80063ba:	2302      	movs	r3, #2
 80063bc:	e045      	b.n	800644a <HAL_SUBGHZ_ExecSetCmd+0xb6>
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	2201      	movs	r2, #1
 80063c2:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80063c4:	68f8      	ldr	r0, [r7, #12]
 80063c6:	f000 fa8f 	bl	80068e8 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 80063ca:	7afb      	ldrb	r3, [r7, #11]
 80063cc:	2b84      	cmp	r3, #132	; 0x84
 80063ce:	d002      	beq.n	80063d6 <HAL_SUBGHZ_ExecSetCmd+0x42>
 80063d0:	7afb      	ldrb	r3, [r7, #11]
 80063d2:	2b94      	cmp	r3, #148	; 0x94
 80063d4:	d103      	bne.n	80063de <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	2201      	movs	r2, #1
 80063da:	711a      	strb	r2, [r3, #4]
 80063dc:	e002      	b.n	80063e4 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2200      	movs	r2, #0
 80063e2:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80063e4:	f7ff fe42 	bl	800606c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 80063e8:	7afb      	ldrb	r3, [r7, #11]
 80063ea:	4619      	mov	r1, r3
 80063ec:	68f8      	ldr	r0, [r7, #12]
 80063ee:	f000 f9cd 	bl	800678c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80063f2:	2300      	movs	r3, #0
 80063f4:	82bb      	strh	r3, [r7, #20]
 80063f6:	e00a      	b.n	800640e <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 80063f8:	8abb      	ldrh	r3, [r7, #20]
 80063fa:	687a      	ldr	r2, [r7, #4]
 80063fc:	4413      	add	r3, r2
 80063fe:	781b      	ldrb	r3, [r3, #0]
 8006400:	4619      	mov	r1, r3
 8006402:	68f8      	ldr	r0, [r7, #12]
 8006404:	f000 f9c2 	bl	800678c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8006408:	8abb      	ldrh	r3, [r7, #20]
 800640a:	3301      	adds	r3, #1
 800640c:	82bb      	strh	r3, [r7, #20]
 800640e:	8aba      	ldrh	r2, [r7, #20]
 8006410:	893b      	ldrh	r3, [r7, #8]
 8006412:	429a      	cmp	r2, r3
 8006414:	d3f0      	bcc.n	80063f8 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8006416:	f7ff fe19 	bl	800604c <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 800641a:	7afb      	ldrb	r3, [r7, #11]
 800641c:	2b84      	cmp	r3, #132	; 0x84
 800641e:	d002      	beq.n	8006426 <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006420:	68f8      	ldr	r0, [r7, #12]
 8006422:	f000 fa85 	bl	8006930 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	689b      	ldr	r3, [r3, #8]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d002      	beq.n	8006434 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 800642e:	2301      	movs	r3, #1
 8006430:	75fb      	strb	r3, [r7, #23]
 8006432:	e001      	b.n	8006438 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8006434:	2300      	movs	r3, #0
 8006436:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	2201      	movs	r2, #1
 800643c:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	2200      	movs	r2, #0
 8006442:	715a      	strb	r2, [r3, #5]

    return status;
 8006444:	7dfb      	ldrb	r3, [r7, #23]
 8006446:	e000      	b.n	800644a <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8006448:	2302      	movs	r3, #2
  }
}
 800644a:	4618      	mov	r0, r3
 800644c:	3718      	adds	r7, #24
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}

08006452 <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8006452:	b580      	push	{r7, lr}
 8006454:	b088      	sub	sp, #32
 8006456:	af00      	add	r7, sp, #0
 8006458:	60f8      	str	r0, [r7, #12]
 800645a:	607a      	str	r2, [r7, #4]
 800645c:	461a      	mov	r2, r3
 800645e:	460b      	mov	r3, r1
 8006460:	72fb      	strb	r3, [r7, #11]
 8006462:	4613      	mov	r3, r2
 8006464:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	799b      	ldrb	r3, [r3, #6]
 800646e:	b2db      	uxtb	r3, r3
 8006470:	2b01      	cmp	r3, #1
 8006472:	d13d      	bne.n	80064f0 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	795b      	ldrb	r3, [r3, #5]
 8006478:	2b01      	cmp	r3, #1
 800647a:	d101      	bne.n	8006480 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 800647c:	2302      	movs	r3, #2
 800647e:	e038      	b.n	80064f2 <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	2201      	movs	r2, #1
 8006484:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006486:	68f8      	ldr	r0, [r7, #12]
 8006488:	f000 fa2e 	bl	80068e8 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800648c:	f7ff fdee 	bl	800606c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8006490:	7afb      	ldrb	r3, [r7, #11]
 8006492:	4619      	mov	r1, r3
 8006494:	68f8      	ldr	r0, [r7, #12]
 8006496:	f000 f979 	bl	800678c <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 800649a:	2100      	movs	r1, #0
 800649c:	68f8      	ldr	r0, [r7, #12]
 800649e:	f000 f975 	bl	800678c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80064a2:	2300      	movs	r3, #0
 80064a4:	82fb      	strh	r3, [r7, #22]
 80064a6:	e009      	b.n	80064bc <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 80064a8:	69b9      	ldr	r1, [r7, #24]
 80064aa:	68f8      	ldr	r0, [r7, #12]
 80064ac:	f000 f9c4 	bl	8006838 <SUBGHZSPI_Receive>
      pData++;
 80064b0:	69bb      	ldr	r3, [r7, #24]
 80064b2:	3301      	adds	r3, #1
 80064b4:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 80064b6:	8afb      	ldrh	r3, [r7, #22]
 80064b8:	3301      	adds	r3, #1
 80064ba:	82fb      	strh	r3, [r7, #22]
 80064bc:	8afa      	ldrh	r2, [r7, #22]
 80064be:	893b      	ldrh	r3, [r7, #8]
 80064c0:	429a      	cmp	r2, r3
 80064c2:	d3f1      	bcc.n	80064a8 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80064c4:	f7ff fdc2 	bl	800604c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80064c8:	68f8      	ldr	r0, [r7, #12]
 80064ca:	f000 fa31 	bl	8006930 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	689b      	ldr	r3, [r3, #8]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d002      	beq.n	80064dc <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 80064d6:	2301      	movs	r3, #1
 80064d8:	77fb      	strb	r3, [r7, #31]
 80064da:	e001      	b.n	80064e0 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 80064dc:	2300      	movs	r3, #0
 80064de:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	2201      	movs	r2, #1
 80064e4:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	2200      	movs	r2, #0
 80064ea:	715a      	strb	r2, [r3, #5]

    return status;
 80064ec:	7ffb      	ldrb	r3, [r7, #31]
 80064ee:	e000      	b.n	80064f2 <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80064f0:	2302      	movs	r3, #2
  }
}
 80064f2:	4618      	mov	r0, r3
 80064f4:	3720      	adds	r7, #32
 80064f6:	46bd      	mov	sp, r7
 80064f8:	bd80      	pop	{r7, pc}

080064fa <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 80064fa:	b580      	push	{r7, lr}
 80064fc:	b086      	sub	sp, #24
 80064fe:	af00      	add	r7, sp, #0
 8006500:	60f8      	str	r0, [r7, #12]
 8006502:	607a      	str	r2, [r7, #4]
 8006504:	461a      	mov	r2, r3
 8006506:	460b      	mov	r3, r1
 8006508:	72fb      	strb	r3, [r7, #11]
 800650a:	4613      	mov	r3, r2
 800650c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	799b      	ldrb	r3, [r3, #6]
 8006512:	b2db      	uxtb	r3, r3
 8006514:	2b01      	cmp	r3, #1
 8006516:	d13e      	bne.n	8006596 <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	795b      	ldrb	r3, [r3, #5]
 800651c:	2b01      	cmp	r3, #1
 800651e:	d101      	bne.n	8006524 <HAL_SUBGHZ_WriteBuffer+0x2a>
 8006520:	2302      	movs	r3, #2
 8006522:	e039      	b.n	8006598 <HAL_SUBGHZ_WriteBuffer+0x9e>
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	2201      	movs	r2, #1
 8006528:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800652a:	68f8      	ldr	r0, [r7, #12]
 800652c:	f000 f9dc 	bl	80068e8 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006530:	f7ff fd9c 	bl	800606c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8006534:	210e      	movs	r1, #14
 8006536:	68f8      	ldr	r0, [r7, #12]
 8006538:	f000 f928 	bl	800678c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 800653c:	7afb      	ldrb	r3, [r7, #11]
 800653e:	4619      	mov	r1, r3
 8006540:	68f8      	ldr	r0, [r7, #12]
 8006542:	f000 f923 	bl	800678c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8006546:	2300      	movs	r3, #0
 8006548:	82bb      	strh	r3, [r7, #20]
 800654a:	e00a      	b.n	8006562 <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800654c:	8abb      	ldrh	r3, [r7, #20]
 800654e:	687a      	ldr	r2, [r7, #4]
 8006550:	4413      	add	r3, r2
 8006552:	781b      	ldrb	r3, [r3, #0]
 8006554:	4619      	mov	r1, r3
 8006556:	68f8      	ldr	r0, [r7, #12]
 8006558:	f000 f918 	bl	800678c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800655c:	8abb      	ldrh	r3, [r7, #20]
 800655e:	3301      	adds	r3, #1
 8006560:	82bb      	strh	r3, [r7, #20]
 8006562:	8aba      	ldrh	r2, [r7, #20]
 8006564:	893b      	ldrh	r3, [r7, #8]
 8006566:	429a      	cmp	r2, r3
 8006568:	d3f0      	bcc.n	800654c <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800656a:	f7ff fd6f 	bl	800604c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800656e:	68f8      	ldr	r0, [r7, #12]
 8006570:	f000 f9de 	bl	8006930 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	689b      	ldr	r3, [r3, #8]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d002      	beq.n	8006582 <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 800657c:	2301      	movs	r3, #1
 800657e:	75fb      	strb	r3, [r7, #23]
 8006580:	e001      	b.n	8006586 <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 8006582:	2300      	movs	r3, #0
 8006584:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	2201      	movs	r2, #1
 800658a:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	2200      	movs	r2, #0
 8006590:	715a      	strb	r2, [r3, #5]

    return status;
 8006592:	7dfb      	ldrb	r3, [r7, #23]
 8006594:	e000      	b.n	8006598 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8006596:	2302      	movs	r3, #2
  }
}
 8006598:	4618      	mov	r0, r3
 800659a:	3718      	adds	r7, #24
 800659c:	46bd      	mov	sp, r7
 800659e:	bd80      	pop	{r7, pc}

080065a0 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b088      	sub	sp, #32
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	60f8      	str	r0, [r7, #12]
 80065a8:	607a      	str	r2, [r7, #4]
 80065aa:	461a      	mov	r2, r3
 80065ac:	460b      	mov	r3, r1
 80065ae:	72fb      	strb	r3, [r7, #11]
 80065b0:	4613      	mov	r3, r2
 80065b2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	799b      	ldrb	r3, [r3, #6]
 80065bc:	b2db      	uxtb	r3, r3
 80065be:	2b01      	cmp	r3, #1
 80065c0:	d141      	bne.n	8006646 <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	795b      	ldrb	r3, [r3, #5]
 80065c6:	2b01      	cmp	r3, #1
 80065c8:	d101      	bne.n	80065ce <HAL_SUBGHZ_ReadBuffer+0x2e>
 80065ca:	2302      	movs	r3, #2
 80065cc:	e03c      	b.n	8006648 <HAL_SUBGHZ_ReadBuffer+0xa8>
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2201      	movs	r2, #1
 80065d2:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80065d4:	68f8      	ldr	r0, [r7, #12]
 80065d6:	f000 f987 	bl	80068e8 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80065da:	f7ff fd47 	bl	800606c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 80065de:	211e      	movs	r1, #30
 80065e0:	68f8      	ldr	r0, [r7, #12]
 80065e2:	f000 f8d3 	bl	800678c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 80065e6:	7afb      	ldrb	r3, [r7, #11]
 80065e8:	4619      	mov	r1, r3
 80065ea:	68f8      	ldr	r0, [r7, #12]
 80065ec:	f000 f8ce 	bl	800678c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 80065f0:	2100      	movs	r1, #0
 80065f2:	68f8      	ldr	r0, [r7, #12]
 80065f4:	f000 f8ca 	bl	800678c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80065f8:	2300      	movs	r3, #0
 80065fa:	82fb      	strh	r3, [r7, #22]
 80065fc:	e009      	b.n	8006612 <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 80065fe:	69b9      	ldr	r1, [r7, #24]
 8006600:	68f8      	ldr	r0, [r7, #12]
 8006602:	f000 f919 	bl	8006838 <SUBGHZSPI_Receive>
      pData++;
 8006606:	69bb      	ldr	r3, [r7, #24]
 8006608:	3301      	adds	r3, #1
 800660a:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800660c:	8afb      	ldrh	r3, [r7, #22]
 800660e:	3301      	adds	r3, #1
 8006610:	82fb      	strh	r3, [r7, #22]
 8006612:	8afa      	ldrh	r2, [r7, #22]
 8006614:	893b      	ldrh	r3, [r7, #8]
 8006616:	429a      	cmp	r2, r3
 8006618:	d3f1      	bcc.n	80065fe <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800661a:	f7ff fd17 	bl	800604c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800661e:	68f8      	ldr	r0, [r7, #12]
 8006620:	f000 f986 	bl	8006930 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	689b      	ldr	r3, [r3, #8]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d002      	beq.n	8006632 <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 800662c:	2301      	movs	r3, #1
 800662e:	77fb      	strb	r3, [r7, #31]
 8006630:	e001      	b.n	8006636 <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8006632:	2300      	movs	r3, #0
 8006634:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	2201      	movs	r2, #1
 800663a:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	2200      	movs	r2, #0
 8006640:	715a      	strb	r2, [r3, #5]

    return status;
 8006642:	7ffb      	ldrb	r3, [r7, #31]
 8006644:	e000      	b.n	8006648 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8006646:	2302      	movs	r3, #2
  }
}
 8006648:	4618      	mov	r0, r3
 800664a:	3720      	adds	r7, #32
 800664c:	46bd      	mov	sp, r7
 800664e:	bd80      	pop	{r7, pc}

08006650 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b084      	sub	sp, #16
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2] = {0};
 8006658:	2300      	movs	r3, #0
 800665a:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2);
 800665c:	f107 020c 	add.w	r2, r7, #12
 8006660:	2302      	movs	r3, #2
 8006662:	2112      	movs	r1, #18
 8006664:	6878      	ldr	r0, [r7, #4]
 8006666:	f7ff fef4 	bl	8006452 <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0];
 800666a:	7b3b      	ldrb	r3, [r7, #12]
 800666c:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8) | tmpisr[1];
 800666e:	89fb      	ldrh	r3, [r7, #14]
 8006670:	021b      	lsls	r3, r3, #8
 8006672:	b21a      	sxth	r2, r3
 8006674:	7b7b      	ldrb	r3, [r7, #13]
 8006676:	b21b      	sxth	r3, r3
 8006678:	4313      	orrs	r3, r2
 800667a:	b21b      	sxth	r3, r3
 800667c:	81fb      	strh	r3, [r7, #14]

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 800667e:	89fb      	ldrh	r3, [r7, #14]
 8006680:	f003 0301 	and.w	r3, r3, #1
 8006684:	2b00      	cmp	r3, #0
 8006686:	d002      	beq.n	800668e <HAL_SUBGHZ_IRQHandler+0x3e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8006688:	6878      	ldr	r0, [r7, #4]
 800668a:	f010 fff5 	bl	8017678 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 800668e:	89fb      	ldrh	r3, [r7, #14]
 8006690:	085b      	lsrs	r3, r3, #1
 8006692:	f003 0301 	and.w	r3, r3, #1
 8006696:	2b00      	cmp	r3, #0
 8006698:	d002      	beq.n	80066a0 <HAL_SUBGHZ_IRQHandler+0x50>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 800669a:	6878      	ldr	r0, [r7, #4]
 800669c:	f010 fffa 	bl	8017694 <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 80066a0:	89fb      	ldrh	r3, [r7, #14]
 80066a2:	089b      	lsrs	r3, r3, #2
 80066a4:	f003 0301 	and.w	r3, r3, #1
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d002      	beq.n	80066b2 <HAL_SUBGHZ_IRQHandler+0x62>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 80066ac:	6878      	ldr	r0, [r7, #4]
 80066ae:	f011 f849 	bl	8017744 <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 80066b2:	89fb      	ldrh	r3, [r7, #14]
 80066b4:	08db      	lsrs	r3, r3, #3
 80066b6:	f003 0301 	and.w	r3, r3, #1
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d002      	beq.n	80066c4 <HAL_SUBGHZ_IRQHandler+0x74>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 80066be:	6878      	ldr	r0, [r7, #4]
 80066c0:	f011 f84e 	bl	8017760 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 80066c4:	89fb      	ldrh	r3, [r7, #14]
 80066c6:	091b      	lsrs	r3, r3, #4
 80066c8:	f003 0301 	and.w	r3, r3, #1
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d002      	beq.n	80066d6 <HAL_SUBGHZ_IRQHandler+0x86>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 80066d0:	6878      	ldr	r0, [r7, #4]
 80066d2:	f011 f853 	bl	801777c <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 80066d6:	89fb      	ldrh	r3, [r7, #14]
 80066d8:	095b      	lsrs	r3, r3, #5
 80066da:	f003 0301 	and.w	r3, r3, #1
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d002      	beq.n	80066e8 <HAL_SUBGHZ_IRQHandler+0x98>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 80066e2:	6878      	ldr	r0, [r7, #4]
 80066e4:	f011 f820 	bl	8017728 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 80066e8:	89fb      	ldrh	r3, [r7, #14]
 80066ea:	099b      	lsrs	r3, r3, #6
 80066ec:	f003 0301 	and.w	r3, r3, #1
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d002      	beq.n	80066fa <HAL_SUBGHZ_IRQHandler+0xaa>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 80066f4:	6878      	ldr	r0, [r7, #4]
 80066f6:	f010 ffdb 	bl	80176b0 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 80066fa:	89fb      	ldrh	r3, [r7, #14]
 80066fc:	09db      	lsrs	r3, r3, #7
 80066fe:	f003 0301 	and.w	r3, r3, #1
 8006702:	2b00      	cmp	r3, #0
 8006704:	d00e      	beq.n	8006724 <HAL_SUBGHZ_IRQHandler+0xd4>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8006706:	89fb      	ldrh	r3, [r7, #14]
 8006708:	0a1b      	lsrs	r3, r3, #8
 800670a:	f003 0301 	and.w	r3, r3, #1
 800670e:	2b00      	cmp	r3, #0
 8006710:	d004      	beq.n	800671c <HAL_SUBGHZ_IRQHandler+0xcc>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8006712:	2101      	movs	r1, #1
 8006714:	6878      	ldr	r0, [r7, #4]
 8006716:	f010 ffd9 	bl	80176cc <HAL_SUBGHZ_CADStatusCallback>
 800671a:	e003      	b.n	8006724 <HAL_SUBGHZ_IRQHandler+0xd4>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 800671c:	2100      	movs	r1, #0
 800671e:	6878      	ldr	r0, [r7, #4]
 8006720:	f010 ffd4 	bl	80176cc <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8006724:	89fb      	ldrh	r3, [r7, #14]
 8006726:	0a5b      	lsrs	r3, r3, #9
 8006728:	f003 0301 	and.w	r3, r3, #1
 800672c:	2b00      	cmp	r3, #0
 800672e:	d002      	beq.n	8006736 <HAL_SUBGHZ_IRQHandler+0xe6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8006730:	6878      	ldr	r0, [r7, #4]
 8006732:	f010 ffe9 	bl	8017708 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2);
 8006736:	f107 020c 	add.w	r2, r7, #12
 800673a:	2302      	movs	r3, #2
 800673c:	2102      	movs	r1, #2
 800673e:	6878      	ldr	r0, [r7, #4]
 8006740:	f7ff fe28 	bl	8006394 <HAL_SUBGHZ_ExecSetCmd>
}
 8006744:	bf00      	nop
 8006746:	3710      	adds	r7, #16
 8006748:	46bd      	mov	sp, r7
 800674a:	bd80      	pop	{r7, pc}

0800674c <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 800674c:	b480      	push	{r7}
 800674e:	b083      	sub	sp, #12
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8006754:	4b0c      	ldr	r3, [pc, #48]	; (8006788 <SUBGHZSPI_Init+0x3c>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	4a0b      	ldr	r2, [pc, #44]	; (8006788 <SUBGHZSPI_Init+0x3c>)
 800675a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800675e:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8006760:	4a09      	ldr	r2, [pc, #36]	; (8006788 <SUBGHZSPI_Init+0x3c>)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	f443 7341 	orr.w	r3, r3, #772	; 0x304
 8006768:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 800676a:	4b07      	ldr	r3, [pc, #28]	; (8006788 <SUBGHZSPI_Init+0x3c>)
 800676c:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 8006770:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8006772:	4b05      	ldr	r3, [pc, #20]	; (8006788 <SUBGHZSPI_Init+0x3c>)
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	4a04      	ldr	r2, [pc, #16]	; (8006788 <SUBGHZSPI_Init+0x3c>)
 8006778:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800677c:	6013      	str	r3, [r2, #0]
}
 800677e:	bf00      	nop
 8006780:	370c      	adds	r7, #12
 8006782:	46bd      	mov	sp, r7
 8006784:	bc80      	pop	{r7}
 8006786:	4770      	bx	lr
 8006788:	58010000 	.word	0x58010000

0800678c <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 800678c:	b480      	push	{r7}
 800678e:	b087      	sub	sp, #28
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
 8006794:	460b      	mov	r3, r1
 8006796:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8006798:	2300      	movs	r3, #0
 800679a:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800679c:	4b23      	ldr	r3, [pc, #140]	; (800682c <SUBGHZSPI_Transmit+0xa0>)
 800679e:	681a      	ldr	r2, [r3, #0]
 80067a0:	4613      	mov	r3, r2
 80067a2:	00db      	lsls	r3, r3, #3
 80067a4:	1a9b      	subs	r3, r3, r2
 80067a6:	009b      	lsls	r3, r3, #2
 80067a8:	0cdb      	lsrs	r3, r3, #19
 80067aa:	2264      	movs	r2, #100	; 0x64
 80067ac:	fb02 f303 	mul.w	r3, r2, r3
 80067b0:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d105      	bne.n	80067c4 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 80067b8:	2301      	movs	r3, #1
 80067ba:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2201      	movs	r2, #1
 80067c0:	609a      	str	r2, [r3, #8]
      break;
 80067c2:	e008      	b.n	80067d6 <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	3b01      	subs	r3, #1
 80067c8:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 80067ca:	4b19      	ldr	r3, [pc, #100]	; (8006830 <SUBGHZSPI_Transmit+0xa4>)
 80067cc:	689b      	ldr	r3, [r3, #8]
 80067ce:	f003 0302 	and.w	r3, r3, #2
 80067d2:	2b02      	cmp	r3, #2
 80067d4:	d1ed      	bne.n	80067b2 <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 80067d6:	4b17      	ldr	r3, [pc, #92]	; (8006834 <SUBGHZSPI_Transmit+0xa8>)
 80067d8:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 80067da:	693b      	ldr	r3, [r7, #16]
 80067dc:	78fa      	ldrb	r2, [r7, #3]
 80067de:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80067e0:	4b12      	ldr	r3, [pc, #72]	; (800682c <SUBGHZSPI_Transmit+0xa0>)
 80067e2:	681a      	ldr	r2, [r3, #0]
 80067e4:	4613      	mov	r3, r2
 80067e6:	00db      	lsls	r3, r3, #3
 80067e8:	1a9b      	subs	r3, r3, r2
 80067ea:	009b      	lsls	r3, r3, #2
 80067ec:	0cdb      	lsrs	r3, r3, #19
 80067ee:	2264      	movs	r2, #100	; 0x64
 80067f0:	fb02 f303 	mul.w	r3, r2, r3
 80067f4:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d105      	bne.n	8006808 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 80067fc:	2301      	movs	r3, #1
 80067fe:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2201      	movs	r2, #1
 8006804:	609a      	str	r2, [r3, #8]
      break;
 8006806:	e008      	b.n	800681a <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	3b01      	subs	r3, #1
 800680c:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 800680e:	4b08      	ldr	r3, [pc, #32]	; (8006830 <SUBGHZSPI_Transmit+0xa4>)
 8006810:	689b      	ldr	r3, [r3, #8]
 8006812:	f003 0301 	and.w	r3, r3, #1
 8006816:	2b01      	cmp	r3, #1
 8006818:	d1ed      	bne.n	80067f6 <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 800681a:	4b05      	ldr	r3, [pc, #20]	; (8006830 <SUBGHZSPI_Transmit+0xa4>)
 800681c:	68db      	ldr	r3, [r3, #12]

  return status;
 800681e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006820:	4618      	mov	r0, r3
 8006822:	371c      	adds	r7, #28
 8006824:	46bd      	mov	sp, r7
 8006826:	bc80      	pop	{r7}
 8006828:	4770      	bx	lr
 800682a:	bf00      	nop
 800682c:	20000000 	.word	0x20000000
 8006830:	58010000 	.word	0x58010000
 8006834:	5801000c 	.word	0x5801000c

08006838 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8006838:	b480      	push	{r7}
 800683a:	b087      	sub	sp, #28
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
 8006840:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006842:	2300      	movs	r3, #0
 8006844:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8006846:	4b25      	ldr	r3, [pc, #148]	; (80068dc <SUBGHZSPI_Receive+0xa4>)
 8006848:	681a      	ldr	r2, [r3, #0]
 800684a:	4613      	mov	r3, r2
 800684c:	00db      	lsls	r3, r3, #3
 800684e:	1a9b      	subs	r3, r3, r2
 8006850:	009b      	lsls	r3, r3, #2
 8006852:	0cdb      	lsrs	r3, r3, #19
 8006854:	2264      	movs	r2, #100	; 0x64
 8006856:	fb02 f303 	mul.w	r3, r2, r3
 800685a:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d105      	bne.n	800686e <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8006862:	2301      	movs	r3, #1
 8006864:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	2201      	movs	r2, #1
 800686a:	609a      	str	r2, [r3, #8]
      break;
 800686c:	e008      	b.n	8006880 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	3b01      	subs	r3, #1
 8006872:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8006874:	4b1a      	ldr	r3, [pc, #104]	; (80068e0 <SUBGHZSPI_Receive+0xa8>)
 8006876:	689b      	ldr	r3, [r3, #8]
 8006878:	f003 0302 	and.w	r3, r3, #2
 800687c:	2b02      	cmp	r3, #2
 800687e:	d1ed      	bne.n	800685c <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8006880:	4b18      	ldr	r3, [pc, #96]	; (80068e4 <SUBGHZSPI_Receive+0xac>)
 8006882:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8006884:	693b      	ldr	r3, [r7, #16]
 8006886:	22ff      	movs	r2, #255	; 0xff
 8006888:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800688a:	4b14      	ldr	r3, [pc, #80]	; (80068dc <SUBGHZSPI_Receive+0xa4>)
 800688c:	681a      	ldr	r2, [r3, #0]
 800688e:	4613      	mov	r3, r2
 8006890:	00db      	lsls	r3, r3, #3
 8006892:	1a9b      	subs	r3, r3, r2
 8006894:	009b      	lsls	r3, r3, #2
 8006896:	0cdb      	lsrs	r3, r3, #19
 8006898:	2264      	movs	r2, #100	; 0x64
 800689a:	fb02 f303 	mul.w	r3, r2, r3
 800689e:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d105      	bne.n	80068b2 <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 80068a6:	2301      	movs	r3, #1
 80068a8:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	2201      	movs	r2, #1
 80068ae:	609a      	str	r2, [r3, #8]
      break;
 80068b0:	e008      	b.n	80068c4 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	3b01      	subs	r3, #1
 80068b6:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 80068b8:	4b09      	ldr	r3, [pc, #36]	; (80068e0 <SUBGHZSPI_Receive+0xa8>)
 80068ba:	689b      	ldr	r3, [r3, #8]
 80068bc:	f003 0301 	and.w	r3, r3, #1
 80068c0:	2b01      	cmp	r3, #1
 80068c2:	d1ed      	bne.n	80068a0 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 80068c4:	4b06      	ldr	r3, [pc, #24]	; (80068e0 <SUBGHZSPI_Receive+0xa8>)
 80068c6:	68db      	ldr	r3, [r3, #12]
 80068c8:	b2da      	uxtb	r2, r3
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	701a      	strb	r2, [r3, #0]

  return status;
 80068ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80068d0:	4618      	mov	r0, r3
 80068d2:	371c      	adds	r7, #28
 80068d4:	46bd      	mov	sp, r7
 80068d6:	bc80      	pop	{r7}
 80068d8:	4770      	bx	lr
 80068da:	bf00      	nop
 80068dc:	20000000 	.word	0x20000000
 80068e0:	58010000 	.word	0x58010000
 80068e4:	5801000c 	.word	0x5801000c

080068e8 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b084      	sub	sp, #16
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	791b      	ldrb	r3, [r3, #4]
 80068f4:	2b01      	cmp	r3, #1
 80068f6:	d111      	bne.n	800691c <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 80068f8:	4b0c      	ldr	r3, [pc, #48]	; (800692c <SUBGHZ_CheckDeviceReady+0x44>)
 80068fa:	681a      	ldr	r2, [r3, #0]
 80068fc:	4613      	mov	r3, r2
 80068fe:	005b      	lsls	r3, r3, #1
 8006900:	4413      	add	r3, r2
 8006902:	00db      	lsls	r3, r3, #3
 8006904:	0c1b      	lsrs	r3, r3, #16
 8006906:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006908:	f7ff fbb0 	bl	800606c <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	3b01      	subs	r3, #1
 8006910:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d1f9      	bne.n	800690c <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8006918:	f7ff fb98 	bl	800604c <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 800691c:	6878      	ldr	r0, [r7, #4]
 800691e:	f000 f807 	bl	8006930 <SUBGHZ_WaitOnBusy>
 8006922:	4603      	mov	r3, r0
}
 8006924:	4618      	mov	r0, r3
 8006926:	3710      	adds	r7, #16
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}
 800692c:	20000000 	.word	0x20000000

08006930 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b086      	sub	sp, #24
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 8006938:	2300      	movs	r3, #0
 800693a:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 800693c:	4b12      	ldr	r3, [pc, #72]	; (8006988 <SUBGHZ_WaitOnBusy+0x58>)
 800693e:	681a      	ldr	r2, [r3, #0]
 8006940:	4613      	mov	r3, r2
 8006942:	005b      	lsls	r3, r3, #1
 8006944:	4413      	add	r3, r2
 8006946:	00db      	lsls	r3, r3, #3
 8006948:	0d1b      	lsrs	r3, r3, #20
 800694a:	2264      	movs	r2, #100	; 0x64
 800694c:	fb02 f303 	mul.w	r3, r2, r3
 8006950:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 8006952:	f7ff fbb9 	bl	80060c8 <LL_PWR_IsActiveFlag_RFBUSYMS>
 8006956:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d105      	bne.n	800696a <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 800695e:	2301      	movs	r3, #1
 8006960:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2202      	movs	r2, #2
 8006966:	609a      	str	r2, [r3, #8]
      break;
 8006968:	e009      	b.n	800697e <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	3b01      	subs	r3, #1
 800696e:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8006970:	f7ff fb98 	bl	80060a4 <LL_PWR_IsActiveFlag_RFBUSYS>
 8006974:	4602      	mov	r2, r0
 8006976:	693b      	ldr	r3, [r7, #16]
 8006978:	4013      	ands	r3, r2
 800697a:	2b01      	cmp	r3, #1
 800697c:	d0e9      	beq.n	8006952 <SUBGHZ_WaitOnBusy+0x22>

  return status;
 800697e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006980:	4618      	mov	r0, r3
 8006982:	3718      	adds	r7, #24
 8006984:	46bd      	mov	sp, r7
 8006986:	bd80      	pop	{r7, pc}
 8006988:	20000000 	.word	0x20000000

0800698c <LL_RCC_GetUSARTClockSource>:
{
 800698c:	b480      	push	{r7}
 800698e:	b083      	sub	sp, #12
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8006994:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006998:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	401a      	ands	r2, r3
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	041b      	lsls	r3, r3, #16
 80069a4:	4313      	orrs	r3, r2
}
 80069a6:	4618      	mov	r0, r3
 80069a8:	370c      	adds	r7, #12
 80069aa:	46bd      	mov	sp, r7
 80069ac:	bc80      	pop	{r7}
 80069ae:	4770      	bx	lr

080069b0 <LL_RCC_GetLPUARTClockSource>:
{
 80069b0:	b480      	push	{r7}
 80069b2:	b083      	sub	sp, #12
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80069b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80069bc:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	4013      	ands	r3, r2
}
 80069c4:	4618      	mov	r0, r3
 80069c6:	370c      	adds	r7, #12
 80069c8:	46bd      	mov	sp, r7
 80069ca:	bc80      	pop	{r7}
 80069cc:	4770      	bx	lr

080069ce <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80069ce:	b580      	push	{r7, lr}
 80069d0:	b082      	sub	sp, #8
 80069d2:	af00      	add	r7, sp, #0
 80069d4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d101      	bne.n	80069e0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80069dc:	2301      	movs	r3, #1
 80069de:	e042      	b.n	8006a66 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d106      	bne.n	80069f8 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2200      	movs	r2, #0
 80069ee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80069f2:	6878      	ldr	r0, [r7, #4]
 80069f4:	f7fb f9b4 	bl	8001d60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2224      	movs	r2, #36	; 0x24
 80069fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	681a      	ldr	r2, [r3, #0]
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f022 0201 	bic.w	r2, r2, #1
 8006a0e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006a10:	6878      	ldr	r0, [r7, #4]
 8006a12:	f000 fc4b 	bl	80072ac <UART_SetConfig>
 8006a16:	4603      	mov	r3, r0
 8006a18:	2b01      	cmp	r3, #1
 8006a1a:	d101      	bne.n	8006a20 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006a1c:	2301      	movs	r3, #1
 8006a1e:	e022      	b.n	8006a66 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d002      	beq.n	8006a2e <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8006a28:	6878      	ldr	r0, [r7, #4]
 8006a2a:	f000 fe8f 	bl	800774c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	685a      	ldr	r2, [r3, #4]
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006a3c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	689a      	ldr	r2, [r3, #8]
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006a4c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	681a      	ldr	r2, [r3, #0]
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f042 0201 	orr.w	r2, r2, #1
 8006a5c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006a5e:	6878      	ldr	r0, [r7, #4]
 8006a60:	f000 ff15 	bl	800788e <UART_CheckIdleState>
 8006a64:	4603      	mov	r3, r0
}
 8006a66:	4618      	mov	r0, r3
 8006a68:	3708      	adds	r7, #8
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bd80      	pop	{r7, pc}
	...

08006a70 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b08a      	sub	sp, #40	; 0x28
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	60f8      	str	r0, [r7, #12]
 8006a78:	60b9      	str	r1, [r7, #8]
 8006a7a:	4613      	mov	r3, r2
 8006a7c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a84:	2b20      	cmp	r3, #32
 8006a86:	d142      	bne.n	8006b0e <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a88:	68bb      	ldr	r3, [r7, #8]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d002      	beq.n	8006a94 <HAL_UART_Receive_IT+0x24>
 8006a8e:	88fb      	ldrh	r3, [r7, #6]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d101      	bne.n	8006a98 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006a94:	2301      	movs	r3, #1
 8006a96:	e03b      	b.n	8006b10 <HAL_UART_Receive_IT+0xa0>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006a9e:	2b01      	cmp	r3, #1
 8006aa0:	d101      	bne.n	8006aa6 <HAL_UART_Receive_IT+0x36>
 8006aa2:	2302      	movs	r3, #2
 8006aa4:	e034      	b.n	8006b10 <HAL_UART_Receive_IT+0xa0>
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	2201      	movs	r2, #1
 8006aaa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	4a17      	ldr	r2, [pc, #92]	; (8006b18 <HAL_UART_Receive_IT+0xa8>)
 8006aba:	4293      	cmp	r3, r2
 8006abc:	d01f      	beq.n	8006afe <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	685b      	ldr	r3, [r3, #4]
 8006ac4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d018      	beq.n	8006afe <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ad2:	697b      	ldr	r3, [r7, #20]
 8006ad4:	e853 3f00 	ldrex	r3, [r3]
 8006ad8:	613b      	str	r3, [r7, #16]
   return(result);
 8006ada:	693b      	ldr	r3, [r7, #16]
 8006adc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006ae0:	627b      	str	r3, [r7, #36]	; 0x24
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	461a      	mov	r2, r3
 8006ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aea:	623b      	str	r3, [r7, #32]
 8006aec:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aee:	69f9      	ldr	r1, [r7, #28]
 8006af0:	6a3a      	ldr	r2, [r7, #32]
 8006af2:	e841 2300 	strex	r3, r2, [r1]
 8006af6:	61bb      	str	r3, [r7, #24]
   return(result);
 8006af8:	69bb      	ldr	r3, [r7, #24]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d1e6      	bne.n	8006acc <HAL_UART_Receive_IT+0x5c>
      }
    }

    return(UART_Start_Receive_IT(huart, pData, Size));
 8006afe:	88fb      	ldrh	r3, [r7, #6]
 8006b00:	461a      	mov	r2, r3
 8006b02:	68b9      	ldr	r1, [r7, #8]
 8006b04:	68f8      	ldr	r0, [r7, #12]
 8006b06:	f000 ffd5 	bl	8007ab4 <UART_Start_Receive_IT>
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	e000      	b.n	8006b10 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006b0e:	2302      	movs	r3, #2
  }
}
 8006b10:	4618      	mov	r0, r3
 8006b12:	3728      	adds	r7, #40	; 0x28
 8006b14:	46bd      	mov	sp, r7
 8006b16:	bd80      	pop	{r7, pc}
 8006b18:	40008000 	.word	0x40008000

08006b1c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b08a      	sub	sp, #40	; 0x28
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	60f8      	str	r0, [r7, #12]
 8006b24:	60b9      	str	r1, [r7, #8]
 8006b26:	4613      	mov	r3, r2
 8006b28:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006b30:	2b20      	cmp	r3, #32
 8006b32:	d17a      	bne.n	8006c2a <HAL_UART_Transmit_DMA+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d002      	beq.n	8006b40 <HAL_UART_Transmit_DMA+0x24>
 8006b3a:	88fb      	ldrh	r3, [r7, #6]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d101      	bne.n	8006b44 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8006b40:	2301      	movs	r3, #1
 8006b42:	e073      	b.n	8006c2c <HAL_UART_Transmit_DMA+0x110>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006b4a:	2b01      	cmp	r3, #1
 8006b4c:	d101      	bne.n	8006b52 <HAL_UART_Transmit_DMA+0x36>
 8006b4e:	2302      	movs	r3, #2
 8006b50:	e06c      	b.n	8006c2c <HAL_UART_Transmit_DMA+0x110>
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	2201      	movs	r2, #1
 8006b56:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	68ba      	ldr	r2, [r7, #8]
 8006b5e:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	88fa      	ldrh	r2, [r7, #6]
 8006b64:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	88fa      	ldrh	r2, [r7, #6]
 8006b6c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	2200      	movs	r2, #0
 8006b74:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	2221      	movs	r2, #33	; 0x21
 8006b7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d02c      	beq.n	8006be2 <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006b8c:	4a29      	ldr	r2, [pc, #164]	; (8006c34 <HAL_UART_Transmit_DMA+0x118>)
 8006b8e:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006b94:	4a28      	ldr	r2, [pc, #160]	; (8006c38 <HAL_UART_Transmit_DMA+0x11c>)
 8006b96:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006b9c:	4a27      	ldr	r2, [pc, #156]	; (8006c3c <HAL_UART_Transmit_DMA+0x120>)
 8006b9e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	6f98      	ldr	r0, [r3, #120]	; 0x78
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006bb0:	4619      	mov	r1, r3
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	3328      	adds	r3, #40	; 0x28
 8006bb8:	461a      	mov	r2, r3
 8006bba:	88fb      	ldrh	r3, [r7, #6]
 8006bbc:	f7fc fdf4 	bl	80037a8 <HAL_DMA_Start_IT>
 8006bc0:	4603      	mov	r3, r0
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d00d      	beq.n	8006be2 <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	2210      	movs	r2, #16
 8006bca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	2220      	movs	r2, #32
 8006bda:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 8006bde:	2301      	movs	r3, #1
 8006be0:	e024      	b.n	8006c2c <HAL_UART_Transmit_DMA+0x110>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	2240      	movs	r2, #64	; 0x40
 8006be8:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	2200      	movs	r2, #0
 8006bee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	3308      	adds	r3, #8
 8006bf8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bfa:	697b      	ldr	r3, [r7, #20]
 8006bfc:	e853 3f00 	ldrex	r3, [r3]
 8006c00:	613b      	str	r3, [r7, #16]
   return(result);
 8006c02:	693b      	ldr	r3, [r7, #16]
 8006c04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c08:	627b      	str	r3, [r7, #36]	; 0x24
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	3308      	adds	r3, #8
 8006c10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c12:	623a      	str	r2, [r7, #32]
 8006c14:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c16:	69f9      	ldr	r1, [r7, #28]
 8006c18:	6a3a      	ldr	r2, [r7, #32]
 8006c1a:	e841 2300 	strex	r3, r2, [r1]
 8006c1e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006c20:	69bb      	ldr	r3, [r7, #24]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d1e5      	bne.n	8006bf2 <HAL_UART_Transmit_DMA+0xd6>

    return HAL_OK;
 8006c26:	2300      	movs	r3, #0
 8006c28:	e000      	b.n	8006c2c <HAL_UART_Transmit_DMA+0x110>
  }
  else
  {
    return HAL_BUSY;
 8006c2a:	2302      	movs	r3, #2
  }
}
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	3728      	adds	r7, #40	; 0x28
 8006c30:	46bd      	mov	sp, r7
 8006c32:	bd80      	pop	{r7, pc}
 8006c34:	08007e03 	.word	0x08007e03
 8006c38:	08007e9d 	.word	0x08007e9d
 8006c3c:	08007eb9 	.word	0x08007eb9

08006c40 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b0ba      	sub	sp, #232	; 0xe8
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	69db      	ldr	r3, [r3, #28]
 8006c4e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	689b      	ldr	r3, [r3, #8]
 8006c62:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006c66:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8006c6a:	f640 030f 	movw	r3, #2063	; 0x80f
 8006c6e:	4013      	ands	r3, r2
 8006c70:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006c74:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d11b      	bne.n	8006cb4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006c7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c80:	f003 0320 	and.w	r3, r3, #32
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d015      	beq.n	8006cb4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006c88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c8c:	f003 0320 	and.w	r3, r3, #32
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d105      	bne.n	8006ca0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006c94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006c98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d009      	beq.n	8006cb4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	f000 82d6 	beq.w	8007256 <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cae:	6878      	ldr	r0, [r7, #4]
 8006cb0:	4798      	blx	r3
      }
      return;
 8006cb2:	e2d0      	b.n	8007256 <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006cb4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	f000 811f 	beq.w	8006efc <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006cbe:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8006cc2:	4b8b      	ldr	r3, [pc, #556]	; (8006ef0 <HAL_UART_IRQHandler+0x2b0>)
 8006cc4:	4013      	ands	r3, r2
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d106      	bne.n	8006cd8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006cca:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006cce:	4b89      	ldr	r3, [pc, #548]	; (8006ef4 <HAL_UART_IRQHandler+0x2b4>)
 8006cd0:	4013      	ands	r3, r2
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	f000 8112 	beq.w	8006efc <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006cd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006cdc:	f003 0301 	and.w	r3, r3, #1
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d011      	beq.n	8006d08 <HAL_UART_IRQHandler+0xc8>
 8006ce4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ce8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d00b      	beq.n	8006d08 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	2201      	movs	r2, #1
 8006cf6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006cfe:	f043 0201 	orr.w	r2, r3, #1
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006d08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d0c:	f003 0302 	and.w	r3, r3, #2
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d011      	beq.n	8006d38 <HAL_UART_IRQHandler+0xf8>
 8006d14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006d18:	f003 0301 	and.w	r3, r3, #1
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d00b      	beq.n	8006d38 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	2202      	movs	r2, #2
 8006d26:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006d2e:	f043 0204 	orr.w	r2, r3, #4
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006d38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d3c:	f003 0304 	and.w	r3, r3, #4
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d011      	beq.n	8006d68 <HAL_UART_IRQHandler+0x128>
 8006d44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006d48:	f003 0301 	and.w	r3, r3, #1
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d00b      	beq.n	8006d68 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	2204      	movs	r2, #4
 8006d56:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006d5e:	f043 0202 	orr.w	r2, r3, #2
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006d68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d6c:	f003 0308 	and.w	r3, r3, #8
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d017      	beq.n	8006da4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006d74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d78:	f003 0320 	and.w	r3, r3, #32
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d105      	bne.n	8006d8c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006d80:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8006d84:	4b5a      	ldr	r3, [pc, #360]	; (8006ef0 <HAL_UART_IRQHandler+0x2b0>)
 8006d86:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d00b      	beq.n	8006da4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	2208      	movs	r2, #8
 8006d92:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006d9a:	f043 0208 	orr.w	r2, r3, #8
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006da4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006da8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d012      	beq.n	8006dd6 <HAL_UART_IRQHandler+0x196>
 8006db0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006db4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d00c      	beq.n	8006dd6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006dc4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006dcc:	f043 0220 	orr.w	r2, r3, #32
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	f000 823c 	beq.w	800725a <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006de2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006de6:	f003 0320 	and.w	r3, r3, #32
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d013      	beq.n	8006e16 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006dee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006df2:	f003 0320 	and.w	r3, r3, #32
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d105      	bne.n	8006e06 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006dfa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006dfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d007      	beq.n	8006e16 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d003      	beq.n	8006e16 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e12:	6878      	ldr	r0, [r7, #4]
 8006e14:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006e1c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	689b      	ldr	r3, [r3, #8]
 8006e26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e2a:	2b40      	cmp	r3, #64	; 0x40
 8006e2c:	d005      	beq.n	8006e3a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006e2e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006e32:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d04f      	beq.n	8006eda <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006e3a:	6878      	ldr	r0, [r7, #4]
 8006e3c:	f000 ff7c 	bl	8007d38 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	689b      	ldr	r3, [r3, #8]
 8006e46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e4a:	2b40      	cmp	r3, #64	; 0x40
 8006e4c:	d141      	bne.n	8006ed2 <HAL_UART_IRQHandler+0x292>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	3308      	adds	r3, #8
 8006e54:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e58:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006e5c:	e853 3f00 	ldrex	r3, [r3]
 8006e60:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006e64:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006e68:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e6c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	3308      	adds	r3, #8
 8006e76:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006e7a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006e7e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e82:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006e86:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006e8a:	e841 2300 	strex	r3, r2, [r1]
 8006e8e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006e92:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d1d9      	bne.n	8006e4e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d013      	beq.n	8006eca <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006ea6:	4a14      	ldr	r2, [pc, #80]	; (8006ef8 <HAL_UART_IRQHandler+0x2b8>)
 8006ea8:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006eae:	4618      	mov	r0, r3
 8006eb0:	f7fc fd56 	bl	8003960 <HAL_DMA_Abort_IT>
 8006eb4:	4603      	mov	r3, r0
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d017      	beq.n	8006eea <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006ebe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ec0:	687a      	ldr	r2, [r7, #4]
 8006ec2:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8006ec4:	4610      	mov	r0, r2
 8006ec6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ec8:	e00f      	b.n	8006eea <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006eca:	6878      	ldr	r0, [r7, #4]
 8006ecc:	f000 f9d9 	bl	8007282 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ed0:	e00b      	b.n	8006eea <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006ed2:	6878      	ldr	r0, [r7, #4]
 8006ed4:	f000 f9d5 	bl	8007282 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ed8:	e007      	b.n	8006eea <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006eda:	6878      	ldr	r0, [r7, #4]
 8006edc:	f000 f9d1 	bl	8007282 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8006ee8:	e1b7      	b.n	800725a <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006eea:	bf00      	nop
    return;
 8006eec:	e1b5      	b.n	800725a <HAL_UART_IRQHandler+0x61a>
 8006eee:	bf00      	nop
 8006ef0:	10000001 	.word	0x10000001
 8006ef4:	04000120 	.word	0x04000120
 8006ef8:	08007f39 	.word	0x08007f39

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006f00:	2b01      	cmp	r3, #1
 8006f02:	f040 814a 	bne.w	800719a <HAL_UART_IRQHandler+0x55a>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 8006f06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f0a:	f003 0310 	and.w	r3, r3, #16
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	f000 8143 	beq.w	800719a <HAL_UART_IRQHandler+0x55a>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 8006f14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f18:	f003 0310 	and.w	r3, r3, #16
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	f000 813c 	beq.w	800719a <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	2210      	movs	r2, #16
 8006f28:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	689b      	ldr	r3, [r3, #8]
 8006f30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f34:	2b40      	cmp	r3, #64	; 0x40
 8006f36:	f040 80b5 	bne.w	80070a4 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	685b      	ldr	r3, [r3, #4]
 8006f42:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if (  (nb_remaining_rx_data > 0U)
 8006f46:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	f000 8187 	beq.w	800725e <HAL_UART_IRQHandler+0x61e>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006f56:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006f5a:	429a      	cmp	r2, r3
 8006f5c:	f080 817f 	bcs.w	800725e <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006f66:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f003 0320 	and.w	r3, r3, #32
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	f040 8086 	bne.w	8007088 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f84:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006f88:	e853 3f00 	ldrex	r3, [r3]
 8006f8c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006f90:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006f94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006f98:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	461a      	mov	r2, r3
 8006fa2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006fa6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006faa:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fae:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006fb2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006fb6:	e841 2300 	strex	r3, r2, [r1]
 8006fba:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006fbe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d1da      	bne.n	8006f7c <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	3308      	adds	r3, #8
 8006fcc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006fd0:	e853 3f00 	ldrex	r3, [r3]
 8006fd4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006fd6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006fd8:	f023 0301 	bic.w	r3, r3, #1
 8006fdc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	3308      	adds	r3, #8
 8006fe6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006fea:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006fee:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ff0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006ff2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006ff6:	e841 2300 	strex	r3, r2, [r1]
 8006ffa:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006ffc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d1e1      	bne.n	8006fc6 <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	3308      	adds	r3, #8
 8007008:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800700a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800700c:	e853 3f00 	ldrex	r3, [r3]
 8007010:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007012:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007014:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007018:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	3308      	adds	r3, #8
 8007022:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007026:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007028:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800702a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800702c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800702e:	e841 2300 	strex	r3, r2, [r1]
 8007032:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007034:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007036:	2b00      	cmp	r3, #0
 8007038:	d1e3      	bne.n	8007002 <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2220      	movs	r2, #32
 800703e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2200      	movs	r2, #0
 8007046:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800704e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007050:	e853 3f00 	ldrex	r3, [r3]
 8007054:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007056:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007058:	f023 0310 	bic.w	r3, r3, #16
 800705c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	461a      	mov	r2, r3
 8007066:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800706a:	65bb      	str	r3, [r7, #88]	; 0x58
 800706c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800706e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007070:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007072:	e841 2300 	strex	r3, r2, [r1]
 8007076:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007078:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800707a:	2b00      	cmp	r3, #0
 800707c:	d1e4      	bne.n	8007048 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007082:	4618      	mov	r0, r3
 8007084:	f7fc fc0e 	bl	80038a4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007094:	b29b      	uxth	r3, r3
 8007096:	1ad3      	subs	r3, r2, r3
 8007098:	b29b      	uxth	r3, r3
 800709a:	4619      	mov	r1, r3
 800709c:	6878      	ldr	r0, [r7, #4]
 800709e:	f000 f8f9 	bl	8007294 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80070a2:	e0dc      	b.n	800725e <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80070b0:	b29b      	uxth	r3, r3
 80070b2:	1ad3      	subs	r3, r2, r3
 80070b4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if (  (huart->RxXferCount > 0U)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80070be:	b29b      	uxth	r3, r3
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	f000 80ce 	beq.w	8007262 <HAL_UART_IRQHandler+0x622>
          &&(nb_rx_data > 0U) )
 80070c6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	f000 80c9 	beq.w	8007262 <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070d8:	e853 3f00 	ldrex	r3, [r3]
 80070dc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80070de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070e0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80070e4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	461a      	mov	r2, r3
 80070ee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80070f2:	647b      	str	r3, [r7, #68]	; 0x44
 80070f4:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070f6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80070f8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80070fa:	e841 2300 	strex	r3, r2, [r1]
 80070fe:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007100:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007102:	2b00      	cmp	r3, #0
 8007104:	d1e4      	bne.n	80070d0 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	3308      	adds	r3, #8
 800710c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800710e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007110:	e853 3f00 	ldrex	r3, [r3]
 8007114:	623b      	str	r3, [r7, #32]
   return(result);
 8007116:	6a3b      	ldr	r3, [r7, #32]
 8007118:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800711c:	f023 0301 	bic.w	r3, r3, #1
 8007120:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	3308      	adds	r3, #8
 800712a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800712e:	633a      	str	r2, [r7, #48]	; 0x30
 8007130:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007132:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007134:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007136:	e841 2300 	strex	r3, r2, [r1]
 800713a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800713c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800713e:	2b00      	cmp	r3, #0
 8007140:	d1e1      	bne.n	8007106 <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2220      	movs	r2, #32
 8007146:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	2200      	movs	r2, #0
 800714e:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2200      	movs	r2, #0
 8007154:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800715c:	693b      	ldr	r3, [r7, #16]
 800715e:	e853 3f00 	ldrex	r3, [r3]
 8007162:	60fb      	str	r3, [r7, #12]
   return(result);
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	f023 0310 	bic.w	r3, r3, #16
 800716a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	461a      	mov	r2, r3
 8007174:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007178:	61fb      	str	r3, [r7, #28]
 800717a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800717c:	69b9      	ldr	r1, [r7, #24]
 800717e:	69fa      	ldr	r2, [r7, #28]
 8007180:	e841 2300 	strex	r3, r2, [r1]
 8007184:	617b      	str	r3, [r7, #20]
   return(result);
 8007186:	697b      	ldr	r3, [r7, #20]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d1e4      	bne.n	8007156 <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800718c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007190:	4619      	mov	r1, r3
 8007192:	6878      	ldr	r0, [r7, #4]
 8007194:	f000 f87e 	bl	8007294 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007198:	e063      	b.n	8007262 <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800719a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800719e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d00e      	beq.n	80071c4 <HAL_UART_IRQHandler+0x584>
 80071a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80071aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d008      	beq.n	80071c4 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80071ba:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80071bc:	6878      	ldr	r0, [r7, #4]
 80071be:	f001 fb59 	bl	8008874 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80071c2:	e051      	b.n	8007268 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80071c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d014      	beq.n	80071fa <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80071d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80071d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d105      	bne.n	80071e8 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80071dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80071e0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d008      	beq.n	80071fa <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d03a      	beq.n	8007266 <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071f4:	6878      	ldr	r0, [r7, #4]
 80071f6:	4798      	blx	r3
    }
    return;
 80071f8:	e035      	b.n	8007266 <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80071fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007202:	2b00      	cmp	r3, #0
 8007204:	d009      	beq.n	800721a <HAL_UART_IRQHandler+0x5da>
 8007206:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800720a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800720e:	2b00      	cmp	r3, #0
 8007210:	d003      	beq.n	800721a <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 8007212:	6878      	ldr	r0, [r7, #4]
 8007214:	f000 fea6 	bl	8007f64 <UART_EndTransmit_IT>
    return;
 8007218:	e026      	b.n	8007268 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800721a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800721e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007222:	2b00      	cmp	r3, #0
 8007224:	d009      	beq.n	800723a <HAL_UART_IRQHandler+0x5fa>
 8007226:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800722a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800722e:	2b00      	cmp	r3, #0
 8007230:	d003      	beq.n	800723a <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007232:	6878      	ldr	r0, [r7, #4]
 8007234:	f001 fb30 	bl	8008898 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007238:	e016      	b.n	8007268 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800723a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800723e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007242:	2b00      	cmp	r3, #0
 8007244:	d010      	beq.n	8007268 <HAL_UART_IRQHandler+0x628>
 8007246:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800724a:	2b00      	cmp	r3, #0
 800724c:	da0c      	bge.n	8007268 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800724e:	6878      	ldr	r0, [r7, #4]
 8007250:	f001 fb19 	bl	8008886 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007254:	e008      	b.n	8007268 <HAL_UART_IRQHandler+0x628>
      return;
 8007256:	bf00      	nop
 8007258:	e006      	b.n	8007268 <HAL_UART_IRQHandler+0x628>
    return;
 800725a:	bf00      	nop
 800725c:	e004      	b.n	8007268 <HAL_UART_IRQHandler+0x628>
      return;
 800725e:	bf00      	nop
 8007260:	e002      	b.n	8007268 <HAL_UART_IRQHandler+0x628>
      return;
 8007262:	bf00      	nop
 8007264:	e000      	b.n	8007268 <HAL_UART_IRQHandler+0x628>
    return;
 8007266:	bf00      	nop
  }
}
 8007268:	37e8      	adds	r7, #232	; 0xe8
 800726a:	46bd      	mov	sp, r7
 800726c:	bd80      	pop	{r7, pc}
 800726e:	bf00      	nop

08007270 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007270:	b480      	push	{r7}
 8007272:	b083      	sub	sp, #12
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007278:	bf00      	nop
 800727a:	370c      	adds	r7, #12
 800727c:	46bd      	mov	sp, r7
 800727e:	bc80      	pop	{r7}
 8007280:	4770      	bx	lr

08007282 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007282:	b480      	push	{r7}
 8007284:	b083      	sub	sp, #12
 8007286:	af00      	add	r7, sp, #0
 8007288:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800728a:	bf00      	nop
 800728c:	370c      	adds	r7, #12
 800728e:	46bd      	mov	sp, r7
 8007290:	bc80      	pop	{r7}
 8007292:	4770      	bx	lr

08007294 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007294:	b480      	push	{r7}
 8007296:	b083      	sub	sp, #12
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
 800729c:	460b      	mov	r3, r1
 800729e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80072a0:	bf00      	nop
 80072a2:	370c      	adds	r7, #12
 80072a4:	46bd      	mov	sp, r7
 80072a6:	bc80      	pop	{r7}
 80072a8:	4770      	bx	lr
	...

080072ac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80072ac:	b5b0      	push	{r4, r5, r7, lr}
 80072ae:	b088      	sub	sp, #32
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80072b4:	2300      	movs	r3, #0
 80072b6:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	689a      	ldr	r2, [r3, #8]
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	691b      	ldr	r3, [r3, #16]
 80072c0:	431a      	orrs	r2, r3
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	695b      	ldr	r3, [r3, #20]
 80072c6:	431a      	orrs	r2, r3
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	69db      	ldr	r3, [r3, #28]
 80072cc:	4313      	orrs	r3, r2
 80072ce:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	681a      	ldr	r2, [r3, #0]
 80072d6:	4bab      	ldr	r3, [pc, #684]	; (8007584 <UART_SetConfig+0x2d8>)
 80072d8:	4013      	ands	r3, r2
 80072da:	687a      	ldr	r2, [r7, #4]
 80072dc:	6812      	ldr	r2, [r2, #0]
 80072de:	69f9      	ldr	r1, [r7, #28]
 80072e0:	430b      	orrs	r3, r1
 80072e2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	685b      	ldr	r3, [r3, #4]
 80072ea:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	68da      	ldr	r2, [r3, #12]
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	430a      	orrs	r2, r1
 80072f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	699b      	ldr	r3, [r3, #24]
 80072fe:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	4aa0      	ldr	r2, [pc, #640]	; (8007588 <UART_SetConfig+0x2dc>)
 8007306:	4293      	cmp	r3, r2
 8007308:	d004      	beq.n	8007314 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6a1b      	ldr	r3, [r3, #32]
 800730e:	69fa      	ldr	r2, [r7, #28]
 8007310:	4313      	orrs	r3, r2
 8007312:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	689b      	ldr	r3, [r3, #8]
 800731a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800731e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8007322:	687a      	ldr	r2, [r7, #4]
 8007324:	6812      	ldr	r2, [r2, #0]
 8007326:	69f9      	ldr	r1, [r7, #28]
 8007328:	430b      	orrs	r3, r1
 800732a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007332:	f023 010f 	bic.w	r1, r3, #15
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	430a      	orrs	r2, r1
 8007340:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	4a91      	ldr	r2, [pc, #580]	; (800758c <UART_SetConfig+0x2e0>)
 8007348:	4293      	cmp	r3, r2
 800734a:	d122      	bne.n	8007392 <UART_SetConfig+0xe6>
 800734c:	2003      	movs	r0, #3
 800734e:	f7ff fb1d 	bl	800698c <LL_RCC_GetUSARTClockSource>
 8007352:	4603      	mov	r3, r0
 8007354:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 8007358:	2b03      	cmp	r3, #3
 800735a:	d817      	bhi.n	800738c <UART_SetConfig+0xe0>
 800735c:	a201      	add	r2, pc, #4	; (adr r2, 8007364 <UART_SetConfig+0xb8>)
 800735e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007362:	bf00      	nop
 8007364:	08007375 	.word	0x08007375
 8007368:	08007381 	.word	0x08007381
 800736c:	0800737b 	.word	0x0800737b
 8007370:	08007387 	.word	0x08007387
 8007374:	2301      	movs	r3, #1
 8007376:	76fb      	strb	r3, [r7, #27]
 8007378:	e072      	b.n	8007460 <UART_SetConfig+0x1b4>
 800737a:	2302      	movs	r3, #2
 800737c:	76fb      	strb	r3, [r7, #27]
 800737e:	e06f      	b.n	8007460 <UART_SetConfig+0x1b4>
 8007380:	2304      	movs	r3, #4
 8007382:	76fb      	strb	r3, [r7, #27]
 8007384:	e06c      	b.n	8007460 <UART_SetConfig+0x1b4>
 8007386:	2308      	movs	r3, #8
 8007388:	76fb      	strb	r3, [r7, #27]
 800738a:	e069      	b.n	8007460 <UART_SetConfig+0x1b4>
 800738c:	2310      	movs	r3, #16
 800738e:	76fb      	strb	r3, [r7, #27]
 8007390:	e066      	b.n	8007460 <UART_SetConfig+0x1b4>
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	4a7e      	ldr	r2, [pc, #504]	; (8007590 <UART_SetConfig+0x2e4>)
 8007398:	4293      	cmp	r3, r2
 800739a:	d134      	bne.n	8007406 <UART_SetConfig+0x15a>
 800739c:	200c      	movs	r0, #12
 800739e:	f7ff faf5 	bl	800698c <LL_RCC_GetUSARTClockSource>
 80073a2:	4603      	mov	r3, r0
 80073a4:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 80073a8:	2b0c      	cmp	r3, #12
 80073aa:	d829      	bhi.n	8007400 <UART_SetConfig+0x154>
 80073ac:	a201      	add	r2, pc, #4	; (adr r2, 80073b4 <UART_SetConfig+0x108>)
 80073ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073b2:	bf00      	nop
 80073b4:	080073e9 	.word	0x080073e9
 80073b8:	08007401 	.word	0x08007401
 80073bc:	08007401 	.word	0x08007401
 80073c0:	08007401 	.word	0x08007401
 80073c4:	080073f5 	.word	0x080073f5
 80073c8:	08007401 	.word	0x08007401
 80073cc:	08007401 	.word	0x08007401
 80073d0:	08007401 	.word	0x08007401
 80073d4:	080073ef 	.word	0x080073ef
 80073d8:	08007401 	.word	0x08007401
 80073dc:	08007401 	.word	0x08007401
 80073e0:	08007401 	.word	0x08007401
 80073e4:	080073fb 	.word	0x080073fb
 80073e8:	2300      	movs	r3, #0
 80073ea:	76fb      	strb	r3, [r7, #27]
 80073ec:	e038      	b.n	8007460 <UART_SetConfig+0x1b4>
 80073ee:	2302      	movs	r3, #2
 80073f0:	76fb      	strb	r3, [r7, #27]
 80073f2:	e035      	b.n	8007460 <UART_SetConfig+0x1b4>
 80073f4:	2304      	movs	r3, #4
 80073f6:	76fb      	strb	r3, [r7, #27]
 80073f8:	e032      	b.n	8007460 <UART_SetConfig+0x1b4>
 80073fa:	2308      	movs	r3, #8
 80073fc:	76fb      	strb	r3, [r7, #27]
 80073fe:	e02f      	b.n	8007460 <UART_SetConfig+0x1b4>
 8007400:	2310      	movs	r3, #16
 8007402:	76fb      	strb	r3, [r7, #27]
 8007404:	e02c      	b.n	8007460 <UART_SetConfig+0x1b4>
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	4a5f      	ldr	r2, [pc, #380]	; (8007588 <UART_SetConfig+0x2dc>)
 800740c:	4293      	cmp	r3, r2
 800740e:	d125      	bne.n	800745c <UART_SetConfig+0x1b0>
 8007410:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8007414:	f7ff facc 	bl	80069b0 <LL_RCC_GetLPUARTClockSource>
 8007418:	4603      	mov	r3, r0
 800741a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800741e:	d017      	beq.n	8007450 <UART_SetConfig+0x1a4>
 8007420:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007424:	d817      	bhi.n	8007456 <UART_SetConfig+0x1aa>
 8007426:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800742a:	d00b      	beq.n	8007444 <UART_SetConfig+0x198>
 800742c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007430:	d811      	bhi.n	8007456 <UART_SetConfig+0x1aa>
 8007432:	2b00      	cmp	r3, #0
 8007434:	d003      	beq.n	800743e <UART_SetConfig+0x192>
 8007436:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800743a:	d006      	beq.n	800744a <UART_SetConfig+0x19e>
 800743c:	e00b      	b.n	8007456 <UART_SetConfig+0x1aa>
 800743e:	2300      	movs	r3, #0
 8007440:	76fb      	strb	r3, [r7, #27]
 8007442:	e00d      	b.n	8007460 <UART_SetConfig+0x1b4>
 8007444:	2302      	movs	r3, #2
 8007446:	76fb      	strb	r3, [r7, #27]
 8007448:	e00a      	b.n	8007460 <UART_SetConfig+0x1b4>
 800744a:	2304      	movs	r3, #4
 800744c:	76fb      	strb	r3, [r7, #27]
 800744e:	e007      	b.n	8007460 <UART_SetConfig+0x1b4>
 8007450:	2308      	movs	r3, #8
 8007452:	76fb      	strb	r3, [r7, #27]
 8007454:	e004      	b.n	8007460 <UART_SetConfig+0x1b4>
 8007456:	2310      	movs	r3, #16
 8007458:	76fb      	strb	r3, [r7, #27]
 800745a:	e001      	b.n	8007460 <UART_SetConfig+0x1b4>
 800745c:	2310      	movs	r3, #16
 800745e:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	4a48      	ldr	r2, [pc, #288]	; (8007588 <UART_SetConfig+0x2dc>)
 8007466:	4293      	cmp	r3, r2
 8007468:	f040 8098 	bne.w	800759c <UART_SetConfig+0x2f0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800746c:	7efb      	ldrb	r3, [r7, #27]
 800746e:	2b08      	cmp	r3, #8
 8007470:	d823      	bhi.n	80074ba <UART_SetConfig+0x20e>
 8007472:	a201      	add	r2, pc, #4	; (adr r2, 8007478 <UART_SetConfig+0x1cc>)
 8007474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007478:	0800749d 	.word	0x0800749d
 800747c:	080074bb 	.word	0x080074bb
 8007480:	080074a5 	.word	0x080074a5
 8007484:	080074bb 	.word	0x080074bb
 8007488:	080074ab 	.word	0x080074ab
 800748c:	080074bb 	.word	0x080074bb
 8007490:	080074bb 	.word	0x080074bb
 8007494:	080074bb 	.word	0x080074bb
 8007498:	080074b3 	.word	0x080074b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800749c:	f7fd ff56 	bl	800534c <HAL_RCC_GetPCLK1Freq>
 80074a0:	6178      	str	r0, [r7, #20]
        break;
 80074a2:	e00f      	b.n	80074c4 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80074a4:	4b3b      	ldr	r3, [pc, #236]	; (8007594 <UART_SetConfig+0x2e8>)
 80074a6:	617b      	str	r3, [r7, #20]
        break;
 80074a8:	e00c      	b.n	80074c4 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80074aa:	f7fd fe9b 	bl	80051e4 <HAL_RCC_GetSysClockFreq>
 80074ae:	6178      	str	r0, [r7, #20]
        break;
 80074b0:	e008      	b.n	80074c4 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80074b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80074b6:	617b      	str	r3, [r7, #20]
        break;
 80074b8:	e004      	b.n	80074c4 <UART_SetConfig+0x218>
      default:
        pclk = 0U;
 80074ba:	2300      	movs	r3, #0
 80074bc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80074be:	2301      	movs	r3, #1
 80074c0:	76bb      	strb	r3, [r7, #26]
        break;
 80074c2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80074c4:	697b      	ldr	r3, [r7, #20]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	f000 8128 	beq.w	800771c <UART_SetConfig+0x470>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074d0:	4a31      	ldr	r2, [pc, #196]	; (8007598 <UART_SetConfig+0x2ec>)
 80074d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80074d6:	461a      	mov	r2, r3
 80074d8:	697b      	ldr	r3, [r7, #20]
 80074da:	fbb3 f3f2 	udiv	r3, r3, r2
 80074de:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	685a      	ldr	r2, [r3, #4]
 80074e4:	4613      	mov	r3, r2
 80074e6:	005b      	lsls	r3, r3, #1
 80074e8:	4413      	add	r3, r2
 80074ea:	68ba      	ldr	r2, [r7, #8]
 80074ec:	429a      	cmp	r2, r3
 80074ee:	d305      	bcc.n	80074fc <UART_SetConfig+0x250>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	685b      	ldr	r3, [r3, #4]
 80074f4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80074f6:	68ba      	ldr	r2, [r7, #8]
 80074f8:	429a      	cmp	r2, r3
 80074fa:	d902      	bls.n	8007502 <UART_SetConfig+0x256>
      {
        ret = HAL_ERROR;
 80074fc:	2301      	movs	r3, #1
 80074fe:	76bb      	strb	r3, [r7, #26]
 8007500:	e10c      	b.n	800771c <UART_SetConfig+0x470>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007502:	697b      	ldr	r3, [r7, #20]
 8007504:	4618      	mov	r0, r3
 8007506:	f04f 0100 	mov.w	r1, #0
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800750e:	4a22      	ldr	r2, [pc, #136]	; (8007598 <UART_SetConfig+0x2ec>)
 8007510:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007514:	b29a      	uxth	r2, r3
 8007516:	f04f 0300 	mov.w	r3, #0
 800751a:	f7f9 f9af 	bl	800087c <__aeabi_uldivmod>
 800751e:	4602      	mov	r2, r0
 8007520:	460b      	mov	r3, r1
 8007522:	4610      	mov	r0, r2
 8007524:	4619      	mov	r1, r3
 8007526:	f04f 0200 	mov.w	r2, #0
 800752a:	f04f 0300 	mov.w	r3, #0
 800752e:	020b      	lsls	r3, r1, #8
 8007530:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007534:	0202      	lsls	r2, r0, #8
 8007536:	6879      	ldr	r1, [r7, #4]
 8007538:	6849      	ldr	r1, [r1, #4]
 800753a:	0849      	lsrs	r1, r1, #1
 800753c:	4608      	mov	r0, r1
 800753e:	f04f 0100 	mov.w	r1, #0
 8007542:	1814      	adds	r4, r2, r0
 8007544:	eb43 0501 	adc.w	r5, r3, r1
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	685b      	ldr	r3, [r3, #4]
 800754c:	461a      	mov	r2, r3
 800754e:	f04f 0300 	mov.w	r3, #0
 8007552:	4620      	mov	r0, r4
 8007554:	4629      	mov	r1, r5
 8007556:	f7f9 f991 	bl	800087c <__aeabi_uldivmod>
 800755a:	4602      	mov	r2, r0
 800755c:	460b      	mov	r3, r1
 800755e:	4613      	mov	r3, r2
 8007560:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007562:	693b      	ldr	r3, [r7, #16]
 8007564:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007568:	d308      	bcc.n	800757c <UART_SetConfig+0x2d0>
 800756a:	693b      	ldr	r3, [r7, #16]
 800756c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007570:	d204      	bcs.n	800757c <UART_SetConfig+0x2d0>
        {
          huart->Instance->BRR = usartdiv;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	693a      	ldr	r2, [r7, #16]
 8007578:	60da      	str	r2, [r3, #12]
 800757a:	e0cf      	b.n	800771c <UART_SetConfig+0x470>
        }
        else
        {
          ret = HAL_ERROR;
 800757c:	2301      	movs	r3, #1
 800757e:	76bb      	strb	r3, [r7, #26]
 8007580:	e0cc      	b.n	800771c <UART_SetConfig+0x470>
 8007582:	bf00      	nop
 8007584:	cfff69f3 	.word	0xcfff69f3
 8007588:	40008000 	.word	0x40008000
 800758c:	40013800 	.word	0x40013800
 8007590:	40004400 	.word	0x40004400
 8007594:	00f42400 	.word	0x00f42400
 8007598:	08019854 	.word	0x08019854
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	69db      	ldr	r3, [r3, #28]
 80075a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80075a4:	d165      	bne.n	8007672 <UART_SetConfig+0x3c6>
  {
    switch (clocksource)
 80075a6:	7efb      	ldrb	r3, [r7, #27]
 80075a8:	2b08      	cmp	r3, #8
 80075aa:	d828      	bhi.n	80075fe <UART_SetConfig+0x352>
 80075ac:	a201      	add	r2, pc, #4	; (adr r2, 80075b4 <UART_SetConfig+0x308>)
 80075ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075b2:	bf00      	nop
 80075b4:	080075d9 	.word	0x080075d9
 80075b8:	080075e1 	.word	0x080075e1
 80075bc:	080075e9 	.word	0x080075e9
 80075c0:	080075ff 	.word	0x080075ff
 80075c4:	080075ef 	.word	0x080075ef
 80075c8:	080075ff 	.word	0x080075ff
 80075cc:	080075ff 	.word	0x080075ff
 80075d0:	080075ff 	.word	0x080075ff
 80075d4:	080075f7 	.word	0x080075f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80075d8:	f7fd feb8 	bl	800534c <HAL_RCC_GetPCLK1Freq>
 80075dc:	6178      	str	r0, [r7, #20]
        break;
 80075de:	e013      	b.n	8007608 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80075e0:	f7fd fec6 	bl	8005370 <HAL_RCC_GetPCLK2Freq>
 80075e4:	6178      	str	r0, [r7, #20]
        break;
 80075e6:	e00f      	b.n	8007608 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80075e8:	4b56      	ldr	r3, [pc, #344]	; (8007744 <UART_SetConfig+0x498>)
 80075ea:	617b      	str	r3, [r7, #20]
        break;
 80075ec:	e00c      	b.n	8007608 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80075ee:	f7fd fdf9 	bl	80051e4 <HAL_RCC_GetSysClockFreq>
 80075f2:	6178      	str	r0, [r7, #20]
        break;
 80075f4:	e008      	b.n	8007608 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80075f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80075fa:	617b      	str	r3, [r7, #20]
        break;
 80075fc:	e004      	b.n	8007608 <UART_SetConfig+0x35c>
      default:
        pclk = 0U;
 80075fe:	2300      	movs	r3, #0
 8007600:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007602:	2301      	movs	r3, #1
 8007604:	76bb      	strb	r3, [r7, #26]
        break;
 8007606:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007608:	697b      	ldr	r3, [r7, #20]
 800760a:	2b00      	cmp	r3, #0
 800760c:	f000 8086 	beq.w	800771c <UART_SetConfig+0x470>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007614:	4a4c      	ldr	r2, [pc, #304]	; (8007748 <UART_SetConfig+0x49c>)
 8007616:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800761a:	461a      	mov	r2, r3
 800761c:	697b      	ldr	r3, [r7, #20]
 800761e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007622:	005a      	lsls	r2, r3, #1
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	685b      	ldr	r3, [r3, #4]
 8007628:	085b      	lsrs	r3, r3, #1
 800762a:	441a      	add	r2, r3
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	685b      	ldr	r3, [r3, #4]
 8007630:	fbb2 f3f3 	udiv	r3, r2, r3
 8007634:	b29b      	uxth	r3, r3
 8007636:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007638:	693b      	ldr	r3, [r7, #16]
 800763a:	2b0f      	cmp	r3, #15
 800763c:	d916      	bls.n	800766c <UART_SetConfig+0x3c0>
 800763e:	693b      	ldr	r3, [r7, #16]
 8007640:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007644:	d212      	bcs.n	800766c <UART_SetConfig+0x3c0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007646:	693b      	ldr	r3, [r7, #16]
 8007648:	b29b      	uxth	r3, r3
 800764a:	f023 030f 	bic.w	r3, r3, #15
 800764e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007650:	693b      	ldr	r3, [r7, #16]
 8007652:	085b      	lsrs	r3, r3, #1
 8007654:	b29b      	uxth	r3, r3
 8007656:	f003 0307 	and.w	r3, r3, #7
 800765a:	b29a      	uxth	r2, r3
 800765c:	89fb      	ldrh	r3, [r7, #14]
 800765e:	4313      	orrs	r3, r2
 8007660:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	89fa      	ldrh	r2, [r7, #14]
 8007668:	60da      	str	r2, [r3, #12]
 800766a:	e057      	b.n	800771c <UART_SetConfig+0x470>
      }
      else
      {
        ret = HAL_ERROR;
 800766c:	2301      	movs	r3, #1
 800766e:	76bb      	strb	r3, [r7, #26]
 8007670:	e054      	b.n	800771c <UART_SetConfig+0x470>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007672:	7efb      	ldrb	r3, [r7, #27]
 8007674:	2b08      	cmp	r3, #8
 8007676:	d828      	bhi.n	80076ca <UART_SetConfig+0x41e>
 8007678:	a201      	add	r2, pc, #4	; (adr r2, 8007680 <UART_SetConfig+0x3d4>)
 800767a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800767e:	bf00      	nop
 8007680:	080076a5 	.word	0x080076a5
 8007684:	080076ad 	.word	0x080076ad
 8007688:	080076b5 	.word	0x080076b5
 800768c:	080076cb 	.word	0x080076cb
 8007690:	080076bb 	.word	0x080076bb
 8007694:	080076cb 	.word	0x080076cb
 8007698:	080076cb 	.word	0x080076cb
 800769c:	080076cb 	.word	0x080076cb
 80076a0:	080076c3 	.word	0x080076c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80076a4:	f7fd fe52 	bl	800534c <HAL_RCC_GetPCLK1Freq>
 80076a8:	6178      	str	r0, [r7, #20]
        break;
 80076aa:	e013      	b.n	80076d4 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80076ac:	f7fd fe60 	bl	8005370 <HAL_RCC_GetPCLK2Freq>
 80076b0:	6178      	str	r0, [r7, #20]
        break;
 80076b2:	e00f      	b.n	80076d4 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80076b4:	4b23      	ldr	r3, [pc, #140]	; (8007744 <UART_SetConfig+0x498>)
 80076b6:	617b      	str	r3, [r7, #20]
        break;
 80076b8:	e00c      	b.n	80076d4 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80076ba:	f7fd fd93 	bl	80051e4 <HAL_RCC_GetSysClockFreq>
 80076be:	6178      	str	r0, [r7, #20]
        break;
 80076c0:	e008      	b.n	80076d4 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80076c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80076c6:	617b      	str	r3, [r7, #20]
        break;
 80076c8:	e004      	b.n	80076d4 <UART_SetConfig+0x428>
      default:
        pclk = 0U;
 80076ca:	2300      	movs	r3, #0
 80076cc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80076ce:	2301      	movs	r3, #1
 80076d0:	76bb      	strb	r3, [r7, #26]
        break;
 80076d2:	bf00      	nop
    }

    if (pclk != 0U)
 80076d4:	697b      	ldr	r3, [r7, #20]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d020      	beq.n	800771c <UART_SetConfig+0x470>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076de:	4a1a      	ldr	r2, [pc, #104]	; (8007748 <UART_SetConfig+0x49c>)
 80076e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80076e4:	461a      	mov	r2, r3
 80076e6:	697b      	ldr	r3, [r7, #20]
 80076e8:	fbb3 f2f2 	udiv	r2, r3, r2
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	685b      	ldr	r3, [r3, #4]
 80076f0:	085b      	lsrs	r3, r3, #1
 80076f2:	441a      	add	r2, r3
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	685b      	ldr	r3, [r3, #4]
 80076f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80076fc:	b29b      	uxth	r3, r3
 80076fe:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007700:	693b      	ldr	r3, [r7, #16]
 8007702:	2b0f      	cmp	r3, #15
 8007704:	d908      	bls.n	8007718 <UART_SetConfig+0x46c>
 8007706:	693b      	ldr	r3, [r7, #16]
 8007708:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800770c:	d204      	bcs.n	8007718 <UART_SetConfig+0x46c>
      {
        huart->Instance->BRR = usartdiv;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	693a      	ldr	r2, [r7, #16]
 8007714:	60da      	str	r2, [r3, #12]
 8007716:	e001      	b.n	800771c <UART_SetConfig+0x470>
      }
      else
      {
        ret = HAL_ERROR;
 8007718:	2301      	movs	r3, #1
 800771a:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2201      	movs	r2, #1
 8007720:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2201      	movs	r2, #1
 8007728:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2200      	movs	r2, #0
 8007730:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2200      	movs	r2, #0
 8007736:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8007738:	7ebb      	ldrb	r3, [r7, #26]
}
 800773a:	4618      	mov	r0, r3
 800773c:	3720      	adds	r7, #32
 800773e:	46bd      	mov	sp, r7
 8007740:	bdb0      	pop	{r4, r5, r7, pc}
 8007742:	bf00      	nop
 8007744:	00f42400 	.word	0x00f42400
 8007748:	08019854 	.word	0x08019854

0800774c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800774c:	b480      	push	{r7}
 800774e:	b083      	sub	sp, #12
 8007750:	af00      	add	r7, sp, #0
 8007752:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007758:	f003 0301 	and.w	r3, r3, #1
 800775c:	2b00      	cmp	r3, #0
 800775e:	d00a      	beq.n	8007776 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	685b      	ldr	r3, [r3, #4]
 8007766:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	430a      	orrs	r2, r1
 8007774:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800777a:	f003 0302 	and.w	r3, r3, #2
 800777e:	2b00      	cmp	r3, #0
 8007780:	d00a      	beq.n	8007798 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	685b      	ldr	r3, [r3, #4]
 8007788:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	430a      	orrs	r2, r1
 8007796:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800779c:	f003 0304 	and.w	r3, r3, #4
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d00a      	beq.n	80077ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	685b      	ldr	r3, [r3, #4]
 80077aa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	430a      	orrs	r2, r1
 80077b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077be:	f003 0308 	and.w	r3, r3, #8
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d00a      	beq.n	80077dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	685b      	ldr	r3, [r3, #4]
 80077cc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	430a      	orrs	r2, r1
 80077da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077e0:	f003 0310 	and.w	r3, r3, #16
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d00a      	beq.n	80077fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	689b      	ldr	r3, [r3, #8]
 80077ee:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	430a      	orrs	r2, r1
 80077fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007802:	f003 0320 	and.w	r3, r3, #32
 8007806:	2b00      	cmp	r3, #0
 8007808:	d00a      	beq.n	8007820 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	689b      	ldr	r3, [r3, #8]
 8007810:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	430a      	orrs	r2, r1
 800781e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007824:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007828:	2b00      	cmp	r3, #0
 800782a:	d01a      	beq.n	8007862 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	685b      	ldr	r3, [r3, #4]
 8007832:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	430a      	orrs	r2, r1
 8007840:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007846:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800784a:	d10a      	bne.n	8007862 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	685b      	ldr	r3, [r3, #4]
 8007852:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	430a      	orrs	r2, r1
 8007860:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007866:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800786a:	2b00      	cmp	r3, #0
 800786c:	d00a      	beq.n	8007884 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	685b      	ldr	r3, [r3, #4]
 8007874:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	430a      	orrs	r2, r1
 8007882:	605a      	str	r2, [r3, #4]
  }
}
 8007884:	bf00      	nop
 8007886:	370c      	adds	r7, #12
 8007888:	46bd      	mov	sp, r7
 800788a:	bc80      	pop	{r7}
 800788c:	4770      	bx	lr

0800788e <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800788e:	b580      	push	{r7, lr}
 8007890:	b086      	sub	sp, #24
 8007892:	af02      	add	r7, sp, #8
 8007894:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2200      	movs	r2, #0
 800789a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800789e:	f7f9 ff2b 	bl	80016f8 <HAL_GetTick>
 80078a2:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f003 0308 	and.w	r3, r3, #8
 80078ae:	2b08      	cmp	r3, #8
 80078b0:	d10e      	bne.n	80078d0 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80078b2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80078b6:	9300      	str	r3, [sp, #0]
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	2200      	movs	r2, #0
 80078bc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80078c0:	6878      	ldr	r0, [r7, #4]
 80078c2:	f000 f82f 	bl	8007924 <UART_WaitOnFlagUntilTimeout>
 80078c6:	4603      	mov	r3, r0
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d001      	beq.n	80078d0 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80078cc:	2303      	movs	r3, #3
 80078ce:	e025      	b.n	800791c <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	f003 0304 	and.w	r3, r3, #4
 80078da:	2b04      	cmp	r3, #4
 80078dc:	d10e      	bne.n	80078fc <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80078de:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80078e2:	9300      	str	r3, [sp, #0]
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	2200      	movs	r2, #0
 80078e8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80078ec:	6878      	ldr	r0, [r7, #4]
 80078ee:	f000 f819 	bl	8007924 <UART_WaitOnFlagUntilTimeout>
 80078f2:	4603      	mov	r3, r0
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d001      	beq.n	80078fc <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80078f8:	2303      	movs	r3, #3
 80078fa:	e00f      	b.n	800791c <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2220      	movs	r2, #32
 8007900:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2220      	movs	r2, #32
 8007908:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2200      	movs	r2, #0
 8007910:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2200      	movs	r2, #0
 8007916:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800791a:	2300      	movs	r3, #0
}
 800791c:	4618      	mov	r0, r3
 800791e:	3710      	adds	r7, #16
 8007920:	46bd      	mov	sp, r7
 8007922:	bd80      	pop	{r7, pc}

08007924 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007924:	b580      	push	{r7, lr}
 8007926:	b09c      	sub	sp, #112	; 0x70
 8007928:	af00      	add	r7, sp, #0
 800792a:	60f8      	str	r0, [r7, #12]
 800792c:	60b9      	str	r1, [r7, #8]
 800792e:	603b      	str	r3, [r7, #0]
 8007930:	4613      	mov	r3, r2
 8007932:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007934:	e0a9      	b.n	8007a8a <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007936:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007938:	f1b3 3fff 	cmp.w	r3, #4294967295
 800793c:	f000 80a5 	beq.w	8007a8a <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007940:	f7f9 feda 	bl	80016f8 <HAL_GetTick>
 8007944:	4602      	mov	r2, r0
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	1ad3      	subs	r3, r2, r3
 800794a:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800794c:	429a      	cmp	r2, r3
 800794e:	d302      	bcc.n	8007956 <UART_WaitOnFlagUntilTimeout+0x32>
 8007950:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007952:	2b00      	cmp	r3, #0
 8007954:	d140      	bne.n	80079d8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800795c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800795e:	e853 3f00 	ldrex	r3, [r3]
 8007962:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007964:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007966:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800796a:	667b      	str	r3, [r7, #100]	; 0x64
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	461a      	mov	r2, r3
 8007972:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007974:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007976:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007978:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800797a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800797c:	e841 2300 	strex	r3, r2, [r1]
 8007980:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007982:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007984:	2b00      	cmp	r3, #0
 8007986:	d1e6      	bne.n	8007956 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	3308      	adds	r3, #8
 800798e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007990:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007992:	e853 3f00 	ldrex	r3, [r3]
 8007996:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007998:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800799a:	f023 0301 	bic.w	r3, r3, #1
 800799e:	663b      	str	r3, [r7, #96]	; 0x60
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	3308      	adds	r3, #8
 80079a6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80079a8:	64ba      	str	r2, [r7, #72]	; 0x48
 80079aa:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079ac:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80079ae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80079b0:	e841 2300 	strex	r3, r2, [r1]
 80079b4:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80079b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d1e5      	bne.n	8007988 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	2220      	movs	r2, #32
 80079c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	2220      	movs	r2, #32
 80079c8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	2200      	movs	r2, #0
 80079d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80079d4:	2303      	movs	r3, #3
 80079d6:	e069      	b.n	8007aac <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f003 0304 	and.w	r3, r3, #4
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d051      	beq.n	8007a8a <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	69db      	ldr	r3, [r3, #28]
 80079ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80079f0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80079f4:	d149      	bne.n	8007a8a <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80079fe:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a08:	e853 3f00 	ldrex	r3, [r3]
 8007a0c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a10:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007a14:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	461a      	mov	r2, r3
 8007a1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a1e:	637b      	str	r3, [r7, #52]	; 0x34
 8007a20:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a22:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007a24:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007a26:	e841 2300 	strex	r3, r2, [r1]
 8007a2a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007a2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d1e6      	bne.n	8007a00 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	3308      	adds	r3, #8
 8007a38:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a3a:	697b      	ldr	r3, [r7, #20]
 8007a3c:	e853 3f00 	ldrex	r3, [r3]
 8007a40:	613b      	str	r3, [r7, #16]
   return(result);
 8007a42:	693b      	ldr	r3, [r7, #16]
 8007a44:	f023 0301 	bic.w	r3, r3, #1
 8007a48:	66bb      	str	r3, [r7, #104]	; 0x68
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	3308      	adds	r3, #8
 8007a50:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007a52:	623a      	str	r2, [r7, #32]
 8007a54:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a56:	69f9      	ldr	r1, [r7, #28]
 8007a58:	6a3a      	ldr	r2, [r7, #32]
 8007a5a:	e841 2300 	strex	r3, r2, [r1]
 8007a5e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007a60:	69bb      	ldr	r3, [r7, #24]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d1e5      	bne.n	8007a32 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	2220      	movs	r2, #32
 8007a6a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	2220      	movs	r2, #32
 8007a72:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	2220      	movs	r2, #32
 8007a7a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	2200      	movs	r2, #0
 8007a82:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8007a86:	2303      	movs	r3, #3
 8007a88:	e010      	b.n	8007aac <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	69da      	ldr	r2, [r3, #28]
 8007a90:	68bb      	ldr	r3, [r7, #8]
 8007a92:	4013      	ands	r3, r2
 8007a94:	68ba      	ldr	r2, [r7, #8]
 8007a96:	429a      	cmp	r2, r3
 8007a98:	bf0c      	ite	eq
 8007a9a:	2301      	moveq	r3, #1
 8007a9c:	2300      	movne	r3, #0
 8007a9e:	b2db      	uxtb	r3, r3
 8007aa0:	461a      	mov	r2, r3
 8007aa2:	79fb      	ldrb	r3, [r7, #7]
 8007aa4:	429a      	cmp	r2, r3
 8007aa6:	f43f af46 	beq.w	8007936 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007aaa:	2300      	movs	r3, #0
}
 8007aac:	4618      	mov	r0, r3
 8007aae:	3770      	adds	r7, #112	; 0x70
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	bd80      	pop	{r7, pc}

08007ab4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007ab4:	b480      	push	{r7}
 8007ab6:	b09d      	sub	sp, #116	; 0x74
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	60f8      	str	r0, [r7, #12]
 8007abc:	60b9      	str	r1, [r7, #8]
 8007abe:	4613      	mov	r3, r2
 8007ac0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	68ba      	ldr	r2, [r7, #8]
 8007ac6:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	88fa      	ldrh	r2, [r7, #6]
 8007acc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	88fa      	ldrh	r2, [r7, #6]
 8007ad4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	2200      	movs	r2, #0
 8007adc:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	689b      	ldr	r3, [r3, #8]
 8007ae2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ae6:	d10e      	bne.n	8007b06 <UART_Start_Receive_IT+0x52>
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	691b      	ldr	r3, [r3, #16]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d105      	bne.n	8007afc <UART_Start_Receive_IT+0x48>
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007af6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007afa:	e02d      	b.n	8007b58 <UART_Start_Receive_IT+0xa4>
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	22ff      	movs	r2, #255	; 0xff
 8007b00:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007b04:	e028      	b.n	8007b58 <UART_Start_Receive_IT+0xa4>
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	689b      	ldr	r3, [r3, #8]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d10d      	bne.n	8007b2a <UART_Start_Receive_IT+0x76>
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	691b      	ldr	r3, [r3, #16]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d104      	bne.n	8007b20 <UART_Start_Receive_IT+0x6c>
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	22ff      	movs	r2, #255	; 0xff
 8007b1a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007b1e:	e01b      	b.n	8007b58 <UART_Start_Receive_IT+0xa4>
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	227f      	movs	r2, #127	; 0x7f
 8007b24:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007b28:	e016      	b.n	8007b58 <UART_Start_Receive_IT+0xa4>
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	689b      	ldr	r3, [r3, #8]
 8007b2e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007b32:	d10d      	bne.n	8007b50 <UART_Start_Receive_IT+0x9c>
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	691b      	ldr	r3, [r3, #16]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d104      	bne.n	8007b46 <UART_Start_Receive_IT+0x92>
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	227f      	movs	r2, #127	; 0x7f
 8007b40:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007b44:	e008      	b.n	8007b58 <UART_Start_Receive_IT+0xa4>
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	223f      	movs	r2, #63	; 0x3f
 8007b4a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007b4e:	e003      	b.n	8007b58 <UART_Start_Receive_IT+0xa4>
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	2200      	movs	r2, #0
 8007b54:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	2222      	movs	r2, #34	; 0x22
 8007b64:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	3308      	adds	r3, #8
 8007b6e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b72:	e853 3f00 	ldrex	r3, [r3]
 8007b76:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007b78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b7a:	f043 0301 	orr.w	r3, r3, #1
 8007b7e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	3308      	adds	r3, #8
 8007b86:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007b88:	65fa      	str	r2, [r7, #92]	; 0x5c
 8007b8a:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b8c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007b8e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007b90:	e841 2300 	strex	r3, r2, [r1]
 8007b94:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007b96:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d1e5      	bne.n	8007b68 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007ba0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007ba4:	d14d      	bne.n	8007c42 <UART_Start_Receive_IT+0x18e>
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007bac:	88fa      	ldrh	r2, [r7, #6]
 8007bae:	429a      	cmp	r2, r3
 8007bb0:	d347      	bcc.n	8007c42 <UART_Start_Receive_IT+0x18e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	689b      	ldr	r3, [r3, #8]
 8007bb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007bba:	d107      	bne.n	8007bcc <UART_Start_Receive_IT+0x118>
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	691b      	ldr	r3, [r3, #16]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d103      	bne.n	8007bcc <UART_Start_Receive_IT+0x118>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	4a38      	ldr	r2, [pc, #224]	; (8007ca8 <UART_Start_Receive_IT+0x1f4>)
 8007bc8:	671a      	str	r2, [r3, #112]	; 0x70
 8007bca:	e002      	b.n	8007bd2 <UART_Start_Receive_IT+0x11e>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	4a37      	ldr	r2, [pc, #220]	; (8007cac <UART_Start_Receive_IT+0x1f8>)
 8007bd0:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007be0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007be2:	e853 3f00 	ldrex	r3, [r3]
 8007be6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007be8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007bee:	66bb      	str	r3, [r7, #104]	; 0x68
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	461a      	mov	r2, r3
 8007bf6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007bf8:	64bb      	str	r3, [r7, #72]	; 0x48
 8007bfa:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bfc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007bfe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007c00:	e841 2300 	strex	r3, r2, [r1]
 8007c04:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007c06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d1e6      	bne.n	8007bda <UART_Start_Receive_IT+0x126>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	3308      	adds	r3, #8
 8007c12:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c16:	e853 3f00 	ldrex	r3, [r3]
 8007c1a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c22:	667b      	str	r3, [r7, #100]	; 0x64
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	3308      	adds	r3, #8
 8007c2a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007c2c:	637a      	str	r2, [r7, #52]	; 0x34
 8007c2e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c30:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007c32:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007c34:	e841 2300 	strex	r3, r2, [r1]
 8007c38:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007c3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d1e5      	bne.n	8007c0c <UART_Start_Receive_IT+0x158>
 8007c40:	e02c      	b.n	8007c9c <UART_Start_Receive_IT+0x1e8>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	689b      	ldr	r3, [r3, #8]
 8007c46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c4a:	d107      	bne.n	8007c5c <UART_Start_Receive_IT+0x1a8>
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	691b      	ldr	r3, [r3, #16]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d103      	bne.n	8007c5c <UART_Start_Receive_IT+0x1a8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	4a16      	ldr	r2, [pc, #88]	; (8007cb0 <UART_Start_Receive_IT+0x1fc>)
 8007c58:	671a      	str	r2, [r3, #112]	; 0x70
 8007c5a:	e002      	b.n	8007c62 <UART_Start_Receive_IT+0x1ae>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	4a15      	ldr	r2, [pc, #84]	; (8007cb4 <UART_Start_Receive_IT+0x200>)
 8007c60:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	2200      	movs	r2, #0
 8007c66:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c70:	697b      	ldr	r3, [r7, #20]
 8007c72:	e853 3f00 	ldrex	r3, [r3]
 8007c76:	613b      	str	r3, [r7, #16]
   return(result);
 8007c78:	693b      	ldr	r3, [r7, #16]
 8007c7a:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8007c7e:	663b      	str	r3, [r7, #96]	; 0x60
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	461a      	mov	r2, r3
 8007c86:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007c88:	623b      	str	r3, [r7, #32]
 8007c8a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c8c:	69f9      	ldr	r1, [r7, #28]
 8007c8e:	6a3a      	ldr	r2, [r7, #32]
 8007c90:	e841 2300 	strex	r3, r2, [r1]
 8007c94:	61bb      	str	r3, [r7, #24]
   return(result);
 8007c96:	69bb      	ldr	r3, [r7, #24]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d1e6      	bne.n	8007c6a <UART_Start_Receive_IT+0x1b6>
  }
  return HAL_OK;
 8007c9c:	2300      	movs	r3, #0
}
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	3774      	adds	r7, #116	; 0x74
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	bc80      	pop	{r7}
 8007ca6:	4770      	bx	lr
 8007ca8:	08008575 	.word	0x08008575
 8007cac:	0800827d 	.word	0x0800827d
 8007cb0:	0800811b 	.word	0x0800811b
 8007cb4:	08007fbb 	.word	0x08007fbb

08007cb8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b08f      	sub	sp, #60	; 0x3c
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cc6:	6a3b      	ldr	r3, [r7, #32]
 8007cc8:	e853 3f00 	ldrex	r3, [r3]
 8007ccc:	61fb      	str	r3, [r7, #28]
   return(result);
 8007cce:	69fb      	ldr	r3, [r7, #28]
 8007cd0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007cd4:	637b      	str	r3, [r7, #52]	; 0x34
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	461a      	mov	r2, r3
 8007cdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007cde:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007ce0:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ce2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007ce4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007ce6:	e841 2300 	strex	r3, r2, [r1]
 8007cea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d1e6      	bne.n	8007cc0 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	3308      	adds	r3, #8
 8007cf8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	e853 3f00 	ldrex	r3, [r3]
 8007d00:	60bb      	str	r3, [r7, #8]
   return(result);
 8007d02:	68bb      	ldr	r3, [r7, #8]
 8007d04:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8007d08:	633b      	str	r3, [r7, #48]	; 0x30
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	3308      	adds	r3, #8
 8007d10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007d12:	61ba      	str	r2, [r7, #24]
 8007d14:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d16:	6979      	ldr	r1, [r7, #20]
 8007d18:	69ba      	ldr	r2, [r7, #24]
 8007d1a:	e841 2300 	strex	r3, r2, [r1]
 8007d1e:	613b      	str	r3, [r7, #16]
   return(result);
 8007d20:	693b      	ldr	r3, [r7, #16]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d1e5      	bne.n	8007cf2 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	2220      	movs	r2, #32
 8007d2a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8007d2e:	bf00      	nop
 8007d30:	373c      	adds	r7, #60	; 0x3c
 8007d32:	46bd      	mov	sp, r7
 8007d34:	bc80      	pop	{r7}
 8007d36:	4770      	bx	lr

08007d38 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007d38:	b480      	push	{r7}
 8007d3a:	b095      	sub	sp, #84	; 0x54
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d48:	e853 3f00 	ldrex	r3, [r3]
 8007d4c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007d4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d50:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007d54:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	461a      	mov	r2, r3
 8007d5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d5e:	643b      	str	r3, [r7, #64]	; 0x40
 8007d60:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d62:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007d64:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007d66:	e841 2300 	strex	r3, r2, [r1]
 8007d6a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007d6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d1e6      	bne.n	8007d40 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	3308      	adds	r3, #8
 8007d78:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d7a:	6a3b      	ldr	r3, [r7, #32]
 8007d7c:	e853 3f00 	ldrex	r3, [r3]
 8007d80:	61fb      	str	r3, [r7, #28]
   return(result);
 8007d82:	69fb      	ldr	r3, [r7, #28]
 8007d84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007d88:	f023 0301 	bic.w	r3, r3, #1
 8007d8c:	64bb      	str	r3, [r7, #72]	; 0x48
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	3308      	adds	r3, #8
 8007d94:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007d96:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007d98:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d9a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007d9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007d9e:	e841 2300 	strex	r3, r2, [r1]
 8007da2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d1e3      	bne.n	8007d72 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007dae:	2b01      	cmp	r3, #1
 8007db0:	d118      	bne.n	8007de4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	e853 3f00 	ldrex	r3, [r3]
 8007dbe:	60bb      	str	r3, [r7, #8]
   return(result);
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	f023 0310 	bic.w	r3, r3, #16
 8007dc6:	647b      	str	r3, [r7, #68]	; 0x44
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	461a      	mov	r2, r3
 8007dce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007dd0:	61bb      	str	r3, [r7, #24]
 8007dd2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dd4:	6979      	ldr	r1, [r7, #20]
 8007dd6:	69ba      	ldr	r2, [r7, #24]
 8007dd8:	e841 2300 	strex	r3, r2, [r1]
 8007ddc:	613b      	str	r3, [r7, #16]
   return(result);
 8007dde:	693b      	ldr	r3, [r7, #16]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d1e6      	bne.n	8007db2 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2220      	movs	r2, #32
 8007de8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2200      	movs	r2, #0
 8007df0:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2200      	movs	r2, #0
 8007df6:	671a      	str	r2, [r3, #112]	; 0x70
}
 8007df8:	bf00      	nop
 8007dfa:	3754      	adds	r7, #84	; 0x54
 8007dfc:	46bd      	mov	sp, r7
 8007dfe:	bc80      	pop	{r7}
 8007e00:	4770      	bx	lr

08007e02 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007e02:	b580      	push	{r7, lr}
 8007e04:	b090      	sub	sp, #64	; 0x40
 8007e06:	af00      	add	r7, sp, #0
 8007e08:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e0e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f003 0320 	and.w	r3, r3, #32
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d137      	bne.n	8007e8e <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8007e1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e20:	2200      	movs	r2, #0
 8007e22:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007e26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	3308      	adds	r3, #8
 8007e2c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e30:	e853 3f00 	ldrex	r3, [r3]
 8007e34:	623b      	str	r3, [r7, #32]
   return(result);
 8007e36:	6a3b      	ldr	r3, [r7, #32]
 8007e38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007e3c:	63bb      	str	r3, [r7, #56]	; 0x38
 8007e3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	3308      	adds	r3, #8
 8007e44:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007e46:	633a      	str	r2, [r7, #48]	; 0x30
 8007e48:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e4a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007e4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007e4e:	e841 2300 	strex	r3, r2, [r1]
 8007e52:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007e54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d1e5      	bne.n	8007e26 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007e5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e60:	693b      	ldr	r3, [r7, #16]
 8007e62:	e853 3f00 	ldrex	r3, [r3]
 8007e66:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e6e:	637b      	str	r3, [r7, #52]	; 0x34
 8007e70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	461a      	mov	r2, r3
 8007e76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e78:	61fb      	str	r3, [r7, #28]
 8007e7a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e7c:	69b9      	ldr	r1, [r7, #24]
 8007e7e:	69fa      	ldr	r2, [r7, #28]
 8007e80:	e841 2300 	strex	r3, r2, [r1]
 8007e84:	617b      	str	r3, [r7, #20]
   return(result);
 8007e86:	697b      	ldr	r3, [r7, #20]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d1e6      	bne.n	8007e5a <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007e8c:	e002      	b.n	8007e94 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007e8e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8007e90:	f7fa f8ce 	bl	8002030 <HAL_UART_TxCpltCallback>
}
 8007e94:	bf00      	nop
 8007e96:	3740      	adds	r7, #64	; 0x40
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	bd80      	pop	{r7, pc}

08007e9c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b084      	sub	sp, #16
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ea8:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007eaa:	68f8      	ldr	r0, [r7, #12]
 8007eac:	f7ff f9e0 	bl	8007270 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007eb0:	bf00      	nop
 8007eb2:	3710      	adds	r7, #16
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	bd80      	pop	{r7, pc}

08007eb8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007eb8:	b580      	push	{r7, lr}
 8007eba:	b086      	sub	sp, #24
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ec4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007ecc:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007ece:	697b      	ldr	r3, [r7, #20]
 8007ed0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ed4:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007ed6:	697b      	ldr	r3, [r7, #20]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	689b      	ldr	r3, [r3, #8]
 8007edc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ee0:	2b80      	cmp	r3, #128	; 0x80
 8007ee2:	d109      	bne.n	8007ef8 <UART_DMAError+0x40>
 8007ee4:	693b      	ldr	r3, [r7, #16]
 8007ee6:	2b21      	cmp	r3, #33	; 0x21
 8007ee8:	d106      	bne.n	8007ef8 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8007eea:	697b      	ldr	r3, [r7, #20]
 8007eec:	2200      	movs	r2, #0
 8007eee:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 8007ef2:	6978      	ldr	r0, [r7, #20]
 8007ef4:	f7ff fee0 	bl	8007cb8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007ef8:	697b      	ldr	r3, [r7, #20]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	689b      	ldr	r3, [r3, #8]
 8007efe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f02:	2b40      	cmp	r3, #64	; 0x40
 8007f04:	d109      	bne.n	8007f1a <UART_DMAError+0x62>
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	2b22      	cmp	r3, #34	; 0x22
 8007f0a:	d106      	bne.n	8007f1a <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007f0c:	697b      	ldr	r3, [r7, #20]
 8007f0e:	2200      	movs	r2, #0
 8007f10:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8007f14:	6978      	ldr	r0, [r7, #20]
 8007f16:	f7ff ff0f 	bl	8007d38 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007f1a:	697b      	ldr	r3, [r7, #20]
 8007f1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007f20:	f043 0210 	orr.w	r2, r3, #16
 8007f24:	697b      	ldr	r3, [r7, #20]
 8007f26:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007f2a:	6978      	ldr	r0, [r7, #20]
 8007f2c:	f7ff f9a9 	bl	8007282 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f30:	bf00      	nop
 8007f32:	3718      	adds	r7, #24
 8007f34:	46bd      	mov	sp, r7
 8007f36:	bd80      	pop	{r7, pc}

08007f38 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	b084      	sub	sp, #16
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f44:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	2200      	movs	r2, #0
 8007f4a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	2200      	movs	r2, #0
 8007f52:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007f56:	68f8      	ldr	r0, [r7, #12]
 8007f58:	f7ff f993 	bl	8007282 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f5c:	bf00      	nop
 8007f5e:	3710      	adds	r7, #16
 8007f60:	46bd      	mov	sp, r7
 8007f62:	bd80      	pop	{r7, pc}

08007f64 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b088      	sub	sp, #32
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	e853 3f00 	ldrex	r3, [r3]
 8007f78:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f7a:	68bb      	ldr	r3, [r7, #8]
 8007f7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007f80:	61fb      	str	r3, [r7, #28]
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	461a      	mov	r2, r3
 8007f88:	69fb      	ldr	r3, [r7, #28]
 8007f8a:	61bb      	str	r3, [r7, #24]
 8007f8c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f8e:	6979      	ldr	r1, [r7, #20]
 8007f90:	69ba      	ldr	r2, [r7, #24]
 8007f92:	e841 2300 	strex	r3, r2, [r1]
 8007f96:	613b      	str	r3, [r7, #16]
   return(result);
 8007f98:	693b      	ldr	r3, [r7, #16]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d1e6      	bne.n	8007f6c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	2220      	movs	r2, #32
 8007fa2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	2200      	movs	r2, #0
 8007faa:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007fac:	6878      	ldr	r0, [r7, #4]
 8007fae:	f7fa f83f 	bl	8002030 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007fb2:	bf00      	nop
 8007fb4:	3720      	adds	r7, #32
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	bd80      	pop	{r7, pc}

08007fba <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007fba:	b580      	push	{r7, lr}
 8007fbc:	b096      	sub	sp, #88	; 0x58
 8007fbe:	af00      	add	r7, sp, #0
 8007fc0:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8007fc8:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fd2:	2b22      	cmp	r3, #34	; 0x22
 8007fd4:	f040 8095 	bne.w	8008102 <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fde:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007fe2:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8007fe6:	b2d9      	uxtb	r1, r3
 8007fe8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8007fec:	b2da      	uxtb	r2, r3
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ff2:	400a      	ands	r2, r1
 8007ff4:	b2d2      	uxtb	r2, r2
 8007ff6:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ffc:	1c5a      	adds	r2, r3, #1
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008008:	b29b      	uxth	r3, r3
 800800a:	3b01      	subs	r3, #1
 800800c:	b29a      	uxth	r2, r3
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800801a:	b29b      	uxth	r3, r3
 800801c:	2b00      	cmp	r3, #0
 800801e:	d178      	bne.n	8008112 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008026:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008028:	e853 3f00 	ldrex	r3, [r3]
 800802c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800802e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008030:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008034:	653b      	str	r3, [r7, #80]	; 0x50
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	461a      	mov	r2, r3
 800803c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800803e:	647b      	str	r3, [r7, #68]	; 0x44
 8008040:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008042:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008044:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008046:	e841 2300 	strex	r3, r2, [r1]
 800804a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800804c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800804e:	2b00      	cmp	r3, #0
 8008050:	d1e6      	bne.n	8008020 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	3308      	adds	r3, #8
 8008058:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800805a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800805c:	e853 3f00 	ldrex	r3, [r3]
 8008060:	623b      	str	r3, [r7, #32]
   return(result);
 8008062:	6a3b      	ldr	r3, [r7, #32]
 8008064:	f023 0301 	bic.w	r3, r3, #1
 8008068:	64fb      	str	r3, [r7, #76]	; 0x4c
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	3308      	adds	r3, #8
 8008070:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008072:	633a      	str	r2, [r7, #48]	; 0x30
 8008074:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008076:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008078:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800807a:	e841 2300 	strex	r3, r2, [r1]
 800807e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008080:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008082:	2b00      	cmp	r3, #0
 8008084:	d1e5      	bne.n	8008052 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	2220      	movs	r2, #32
 800808a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	2200      	movs	r2, #0
 8008092:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008098:	2b01      	cmp	r3, #1
 800809a:	d12e      	bne.n	80080fa <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2200      	movs	r2, #0
 80080a0:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080a8:	693b      	ldr	r3, [r7, #16]
 80080aa:	e853 3f00 	ldrex	r3, [r3]
 80080ae:	60fb      	str	r3, [r7, #12]
   return(result);
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	f023 0310 	bic.w	r3, r3, #16
 80080b6:	64bb      	str	r3, [r7, #72]	; 0x48
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	461a      	mov	r2, r3
 80080be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80080c0:	61fb      	str	r3, [r7, #28]
 80080c2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080c4:	69b9      	ldr	r1, [r7, #24]
 80080c6:	69fa      	ldr	r2, [r7, #28]
 80080c8:	e841 2300 	strex	r3, r2, [r1]
 80080cc:	617b      	str	r3, [r7, #20]
   return(result);
 80080ce:	697b      	ldr	r3, [r7, #20]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d1e6      	bne.n	80080a2 <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	69db      	ldr	r3, [r3, #28]
 80080da:	f003 0310 	and.w	r3, r3, #16
 80080de:	2b10      	cmp	r3, #16
 80080e0:	d103      	bne.n	80080ea <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	2210      	movs	r2, #16
 80080e8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80080f0:	4619      	mov	r1, r3
 80080f2:	6878      	ldr	r0, [r7, #4]
 80080f4:	f7ff f8ce 	bl	8007294 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80080f8:	e00b      	b.n	8008112 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 80080fa:	6878      	ldr	r0, [r7, #4]
 80080fc:	f7f9 ffa6 	bl	800204c <HAL_UART_RxCpltCallback>
}
 8008100:	e007      	b.n	8008112 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	699a      	ldr	r2, [r3, #24]
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	f042 0208 	orr.w	r2, r2, #8
 8008110:	619a      	str	r2, [r3, #24]
}
 8008112:	bf00      	nop
 8008114:	3758      	adds	r7, #88	; 0x58
 8008116:	46bd      	mov	sp, r7
 8008118:	bd80      	pop	{r7, pc}

0800811a <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800811a:	b580      	push	{r7, lr}
 800811c:	b096      	sub	sp, #88	; 0x58
 800811e:	af00      	add	r7, sp, #0
 8008120:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008128:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008132:	2b22      	cmp	r3, #34	; 0x22
 8008134:	f040 8095 	bne.w	8008262 <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800813e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008146:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8008148:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800814c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8008150:	4013      	ands	r3, r2
 8008152:	b29a      	uxth	r2, r3
 8008154:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008156:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800815c:	1c9a      	adds	r2, r3, #2
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008168:	b29b      	uxth	r3, r3
 800816a:	3b01      	subs	r3, #1
 800816c:	b29a      	uxth	r2, r3
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800817a:	b29b      	uxth	r3, r3
 800817c:	2b00      	cmp	r3, #0
 800817e:	d178      	bne.n	8008272 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008186:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008188:	e853 3f00 	ldrex	r3, [r3]
 800818c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800818e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008190:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008194:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	461a      	mov	r2, r3
 800819c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800819e:	643b      	str	r3, [r7, #64]	; 0x40
 80081a0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081a2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80081a4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80081a6:	e841 2300 	strex	r3, r2, [r1]
 80081aa:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80081ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d1e6      	bne.n	8008180 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	3308      	adds	r3, #8
 80081b8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081ba:	6a3b      	ldr	r3, [r7, #32]
 80081bc:	e853 3f00 	ldrex	r3, [r3]
 80081c0:	61fb      	str	r3, [r7, #28]
   return(result);
 80081c2:	69fb      	ldr	r3, [r7, #28]
 80081c4:	f023 0301 	bic.w	r3, r3, #1
 80081c8:	64bb      	str	r3, [r7, #72]	; 0x48
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	3308      	adds	r3, #8
 80081d0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80081d2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80081d4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081d6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80081d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80081da:	e841 2300 	strex	r3, r2, [r1]
 80081de:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80081e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d1e5      	bne.n	80081b2 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2220      	movs	r2, #32
 80081ea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2200      	movs	r2, #0
 80081f2:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80081f8:	2b01      	cmp	r3, #1
 80081fa:	d12e      	bne.n	800825a <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2200      	movs	r2, #0
 8008200:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	e853 3f00 	ldrex	r3, [r3]
 800820e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008210:	68bb      	ldr	r3, [r7, #8]
 8008212:	f023 0310 	bic.w	r3, r3, #16
 8008216:	647b      	str	r3, [r7, #68]	; 0x44
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	461a      	mov	r2, r3
 800821e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008220:	61bb      	str	r3, [r7, #24]
 8008222:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008224:	6979      	ldr	r1, [r7, #20]
 8008226:	69ba      	ldr	r2, [r7, #24]
 8008228:	e841 2300 	strex	r3, r2, [r1]
 800822c:	613b      	str	r3, [r7, #16]
   return(result);
 800822e:	693b      	ldr	r3, [r7, #16]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d1e6      	bne.n	8008202 <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	69db      	ldr	r3, [r3, #28]
 800823a:	f003 0310 	and.w	r3, r3, #16
 800823e:	2b10      	cmp	r3, #16
 8008240:	d103      	bne.n	800824a <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	2210      	movs	r2, #16
 8008248:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008250:	4619      	mov	r1, r3
 8008252:	6878      	ldr	r0, [r7, #4]
 8008254:	f7ff f81e 	bl	8007294 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008258:	e00b      	b.n	8008272 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800825a:	6878      	ldr	r0, [r7, #4]
 800825c:	f7f9 fef6 	bl	800204c <HAL_UART_RxCpltCallback>
}
 8008260:	e007      	b.n	8008272 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	699a      	ldr	r2, [r3, #24]
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f042 0208 	orr.w	r2, r2, #8
 8008270:	619a      	str	r2, [r3, #24]
}
 8008272:	bf00      	nop
 8008274:	3758      	adds	r7, #88	; 0x58
 8008276:	46bd      	mov	sp, r7
 8008278:	bd80      	pop	{r7, pc}
	...

0800827c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800827c:	b580      	push	{r7, lr}
 800827e:	b0a6      	sub	sp, #152	; 0x98
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800828a:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	69db      	ldr	r3, [r3, #28]
 8008294:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	689b      	ldr	r3, [r3, #8]
 80082a8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80082b2:	2b22      	cmp	r3, #34	; 0x22
 80082b4:	f040 814f 	bne.w	8008556 <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80082be:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80082c2:	e0f6      	b.n	80084b2 <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082ca:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80082ce:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 80082d2:	b2d9      	uxtb	r1, r3
 80082d4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 80082d8:	b2da      	uxtb	r2, r3
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80082de:	400a      	ands	r2, r1
 80082e0:	b2d2      	uxtb	r2, r2
 80082e2:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80082e8:	1c5a      	adds	r2, r3, #1
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80082f4:	b29b      	uxth	r3, r3
 80082f6:	3b01      	subs	r3, #1
 80082f8:	b29a      	uxth	r2, r3
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	69db      	ldr	r3, [r3, #28]
 8008306:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800830a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800830e:	f003 0307 	and.w	r3, r3, #7
 8008312:	2b00      	cmp	r3, #0
 8008314:	d053      	beq.n	80083be <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008316:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800831a:	f003 0301 	and.w	r3, r3, #1
 800831e:	2b00      	cmp	r3, #0
 8008320:	d011      	beq.n	8008346 <UART_RxISR_8BIT_FIFOEN+0xca>
 8008322:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008326:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800832a:	2b00      	cmp	r3, #0
 800832c:	d00b      	beq.n	8008346 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	2201      	movs	r2, #1
 8008334:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800833c:	f043 0201 	orr.w	r2, r3, #1
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008346:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800834a:	f003 0302 	and.w	r3, r3, #2
 800834e:	2b00      	cmp	r3, #0
 8008350:	d011      	beq.n	8008376 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8008352:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008356:	f003 0301 	and.w	r3, r3, #1
 800835a:	2b00      	cmp	r3, #0
 800835c:	d00b      	beq.n	8008376 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	2202      	movs	r2, #2
 8008364:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800836c:	f043 0204 	orr.w	r2, r3, #4
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008376:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800837a:	f003 0304 	and.w	r3, r3, #4
 800837e:	2b00      	cmp	r3, #0
 8008380:	d011      	beq.n	80083a6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8008382:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008386:	f003 0301 	and.w	r3, r3, #1
 800838a:	2b00      	cmp	r3, #0
 800838c:	d00b      	beq.n	80083a6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	2204      	movs	r2, #4
 8008394:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800839c:	f043 0202 	orr.w	r2, r3, #2
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d006      	beq.n	80083be <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80083b0:	6878      	ldr	r0, [r7, #4]
 80083b2:	f7fe ff66 	bl	8007282 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2200      	movs	r2, #0
 80083ba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80083c4:	b29b      	uxth	r3, r3
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d173      	bne.n	80084b2 <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80083d2:	e853 3f00 	ldrex	r3, [r3]
 80083d6:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 80083d8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80083da:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80083de:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	461a      	mov	r2, r3
 80083e8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80083ec:	66bb      	str	r3, [r7, #104]	; 0x68
 80083ee:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083f0:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80083f2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80083f4:	e841 2300 	strex	r3, r2, [r1]
 80083f8:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 80083fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d1e4      	bne.n	80083ca <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	3308      	adds	r3, #8
 8008406:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008408:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800840a:	e853 3f00 	ldrex	r3, [r3]
 800840e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8008410:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008412:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008416:	f023 0301 	bic.w	r3, r3, #1
 800841a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	3308      	adds	r3, #8
 8008422:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8008424:	657a      	str	r2, [r7, #84]	; 0x54
 8008426:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008428:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800842a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800842c:	e841 2300 	strex	r3, r2, [r1]
 8008430:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008432:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008434:	2b00      	cmp	r3, #0
 8008436:	d1e3      	bne.n	8008400 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2220      	movs	r2, #32
 800843c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2200      	movs	r2, #0
 8008444:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800844a:	2b01      	cmp	r3, #1
 800844c:	d12e      	bne.n	80084ac <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	2200      	movs	r2, #0
 8008452:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800845a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800845c:	e853 3f00 	ldrex	r3, [r3]
 8008460:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008462:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008464:	f023 0310 	bic.w	r3, r3, #16
 8008468:	67bb      	str	r3, [r7, #120]	; 0x78
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	461a      	mov	r2, r3
 8008470:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008472:	643b      	str	r3, [r7, #64]	; 0x40
 8008474:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008476:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008478:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800847a:	e841 2300 	strex	r3, r2, [r1]
 800847e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008480:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008482:	2b00      	cmp	r3, #0
 8008484:	d1e6      	bne.n	8008454 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	69db      	ldr	r3, [r3, #28]
 800848c:	f003 0310 	and.w	r3, r3, #16
 8008490:	2b10      	cmp	r3, #16
 8008492:	d103      	bne.n	800849c <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	2210      	movs	r2, #16
 800849a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80084a2:	4619      	mov	r1, r3
 80084a4:	6878      	ldr	r0, [r7, #4]
 80084a6:	f7fe fef5 	bl	8007294 <HAL_UARTEx_RxEventCallback>
 80084aa:	e002      	b.n	80084b2 <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80084ac:	6878      	ldr	r0, [r7, #4]
 80084ae:	f7f9 fdcd 	bl	800204c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80084b2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d006      	beq.n	80084c8 <UART_RxISR_8BIT_FIFOEN+0x24c>
 80084ba:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80084be:	f003 0320 	and.w	r3, r3, #32
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	f47f aefe 	bne.w	80082c4 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80084ce:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80084d2:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d045      	beq.n	8008566 <UART_RxISR_8BIT_FIFOEN+0x2ea>
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80084e0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80084e4:	429a      	cmp	r2, r3
 80084e6:	d23e      	bcs.n	8008566 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	3308      	adds	r3, #8
 80084ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084f0:	6a3b      	ldr	r3, [r7, #32]
 80084f2:	e853 3f00 	ldrex	r3, [r3]
 80084f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80084f8:	69fb      	ldr	r3, [r7, #28]
 80084fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80084fe:	673b      	str	r3, [r7, #112]	; 0x70
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	3308      	adds	r3, #8
 8008506:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8008508:	62fa      	str	r2, [r7, #44]	; 0x2c
 800850a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800850c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800850e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008510:	e841 2300 	strex	r3, r2, [r1]
 8008514:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008518:	2b00      	cmp	r3, #0
 800851a:	d1e5      	bne.n	80084e8 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	4a14      	ldr	r2, [pc, #80]	; (8008570 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 8008520:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	e853 3f00 	ldrex	r3, [r3]
 800852e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008530:	68bb      	ldr	r3, [r7, #8]
 8008532:	f043 0320 	orr.w	r3, r3, #32
 8008536:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	461a      	mov	r2, r3
 800853e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008540:	61bb      	str	r3, [r7, #24]
 8008542:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008544:	6979      	ldr	r1, [r7, #20]
 8008546:	69ba      	ldr	r2, [r7, #24]
 8008548:	e841 2300 	strex	r3, r2, [r1]
 800854c:	613b      	str	r3, [r7, #16]
   return(result);
 800854e:	693b      	ldr	r3, [r7, #16]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d1e6      	bne.n	8008522 <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008554:	e007      	b.n	8008566 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	699a      	ldr	r2, [r3, #24]
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f042 0208 	orr.w	r2, r2, #8
 8008564:	619a      	str	r2, [r3, #24]
}
 8008566:	bf00      	nop
 8008568:	3798      	adds	r7, #152	; 0x98
 800856a:	46bd      	mov	sp, r7
 800856c:	bd80      	pop	{r7, pc}
 800856e:	bf00      	nop
 8008570:	08007fbb 	.word	0x08007fbb

08008574 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008574:	b580      	push	{r7, lr}
 8008576:	b0a8      	sub	sp, #160	; 0xa0
 8008578:	af00      	add	r7, sp, #0
 800857a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008582:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	69db      	ldr	r3, [r3, #28]
 800858c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	689b      	ldr	r3, [r3, #8]
 80085a0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80085aa:	2b22      	cmp	r3, #34	; 0x22
 80085ac:	f040 8153 	bne.w	8008856 <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80085b6:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80085ba:	e0fa      	b.n	80087b2 <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085c2:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80085ca:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 80085ce:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 80085d2:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80085d6:	4013      	ands	r3, r2
 80085d8:	b29a      	uxth	r2, r3
 80085da:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80085de:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80085e4:	1c9a      	adds	r2, r3, #2
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80085f0:	b29b      	uxth	r3, r3
 80085f2:	3b01      	subs	r3, #1
 80085f4:	b29a      	uxth	r2, r3
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	69db      	ldr	r3, [r3, #28]
 8008602:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008606:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800860a:	f003 0307 	and.w	r3, r3, #7
 800860e:	2b00      	cmp	r3, #0
 8008610:	d053      	beq.n	80086ba <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008612:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008616:	f003 0301 	and.w	r3, r3, #1
 800861a:	2b00      	cmp	r3, #0
 800861c:	d011      	beq.n	8008642 <UART_RxISR_16BIT_FIFOEN+0xce>
 800861e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8008622:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008626:	2b00      	cmp	r3, #0
 8008628:	d00b      	beq.n	8008642 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	2201      	movs	r2, #1
 8008630:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008638:	f043 0201 	orr.w	r2, r3, #1
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008642:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008646:	f003 0302 	and.w	r3, r3, #2
 800864a:	2b00      	cmp	r3, #0
 800864c:	d011      	beq.n	8008672 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800864e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008652:	f003 0301 	and.w	r3, r3, #1
 8008656:	2b00      	cmp	r3, #0
 8008658:	d00b      	beq.n	8008672 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	2202      	movs	r2, #2
 8008660:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008668:	f043 0204 	orr.w	r2, r3, #4
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008672:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008676:	f003 0304 	and.w	r3, r3, #4
 800867a:	2b00      	cmp	r3, #0
 800867c:	d011      	beq.n	80086a2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800867e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008682:	f003 0301 	and.w	r3, r3, #1
 8008686:	2b00      	cmp	r3, #0
 8008688:	d00b      	beq.n	80086a2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	2204      	movs	r2, #4
 8008690:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008698:	f043 0202 	orr.w	r2, r3, #2
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d006      	beq.n	80086ba <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80086ac:	6878      	ldr	r0, [r7, #4]
 80086ae:	f7fe fde8 	bl	8007282 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2200      	movs	r2, #0
 80086b6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80086c0:	b29b      	uxth	r3, r3
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d175      	bne.n	80087b2 <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086cc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80086ce:	e853 3f00 	ldrex	r3, [r3]
 80086d2:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80086d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80086d6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80086da:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	461a      	mov	r2, r3
 80086e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80086e8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80086ea:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086ec:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80086ee:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80086f0:	e841 2300 	strex	r3, r2, [r1]
 80086f4:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80086f6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d1e4      	bne.n	80086c6 <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	3308      	adds	r3, #8
 8008702:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008704:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008706:	e853 3f00 	ldrex	r3, [r3]
 800870a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800870c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800870e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008712:	f023 0301 	bic.w	r3, r3, #1
 8008716:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	3308      	adds	r3, #8
 8008720:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008724:	65ba      	str	r2, [r7, #88]	; 0x58
 8008726:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008728:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800872a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800872c:	e841 2300 	strex	r3, r2, [r1]
 8008730:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008732:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008734:	2b00      	cmp	r3, #0
 8008736:	d1e1      	bne.n	80086fc <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2220      	movs	r2, #32
 800873c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2200      	movs	r2, #0
 8008744:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800874a:	2b01      	cmp	r3, #1
 800874c:	d12e      	bne.n	80087ac <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2200      	movs	r2, #0
 8008752:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800875a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800875c:	e853 3f00 	ldrex	r3, [r3]
 8008760:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008762:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008764:	f023 0310 	bic.w	r3, r3, #16
 8008768:	67fb      	str	r3, [r7, #124]	; 0x7c
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	461a      	mov	r2, r3
 8008770:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008772:	647b      	str	r3, [r7, #68]	; 0x44
 8008774:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008776:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008778:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800877a:	e841 2300 	strex	r3, r2, [r1]
 800877e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008780:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008782:	2b00      	cmp	r3, #0
 8008784:	d1e6      	bne.n	8008754 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	69db      	ldr	r3, [r3, #28]
 800878c:	f003 0310 	and.w	r3, r3, #16
 8008790:	2b10      	cmp	r3, #16
 8008792:	d103      	bne.n	800879c <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	2210      	movs	r2, #16
 800879a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80087a2:	4619      	mov	r1, r3
 80087a4:	6878      	ldr	r0, [r7, #4]
 80087a6:	f7fe fd75 	bl	8007294 <HAL_UARTEx_RxEventCallback>
 80087aa:	e002      	b.n	80087b2 <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80087ac:	6878      	ldr	r0, [r7, #4]
 80087ae:	f7f9 fc4d 	bl	800204c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80087b2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d006      	beq.n	80087c8 <UART_RxISR_16BIT_FIFOEN+0x254>
 80087ba:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80087be:	f003 0320 	and.w	r3, r3, #32
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	f47f aefa 	bne.w	80085bc <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80087ce:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80087d2:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d045      	beq.n	8008866 <UART_RxISR_16BIT_FIFOEN+0x2f2>
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80087e0:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 80087e4:	429a      	cmp	r2, r3
 80087e6:	d23e      	bcs.n	8008866 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	3308      	adds	r3, #8
 80087ee:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087f2:	e853 3f00 	ldrex	r3, [r3]
 80087f6:	623b      	str	r3, [r7, #32]
   return(result);
 80087f8:	6a3b      	ldr	r3, [r7, #32]
 80087fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80087fe:	677b      	str	r3, [r7, #116]	; 0x74
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	3308      	adds	r3, #8
 8008806:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8008808:	633a      	str	r2, [r7, #48]	; 0x30
 800880a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800880c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800880e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008810:	e841 2300 	strex	r3, r2, [r1]
 8008814:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008816:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008818:	2b00      	cmp	r3, #0
 800881a:	d1e5      	bne.n	80087e8 <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	4a14      	ldr	r2, [pc, #80]	; (8008870 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 8008820:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008828:	693b      	ldr	r3, [r7, #16]
 800882a:	e853 3f00 	ldrex	r3, [r3]
 800882e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	f043 0320 	orr.w	r3, r3, #32
 8008836:	673b      	str	r3, [r7, #112]	; 0x70
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	461a      	mov	r2, r3
 800883e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008840:	61fb      	str	r3, [r7, #28]
 8008842:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008844:	69b9      	ldr	r1, [r7, #24]
 8008846:	69fa      	ldr	r2, [r7, #28]
 8008848:	e841 2300 	strex	r3, r2, [r1]
 800884c:	617b      	str	r3, [r7, #20]
   return(result);
 800884e:	697b      	ldr	r3, [r7, #20]
 8008850:	2b00      	cmp	r3, #0
 8008852:	d1e6      	bne.n	8008822 <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008854:	e007      	b.n	8008866 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	699a      	ldr	r2, [r3, #24]
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	f042 0208 	orr.w	r2, r2, #8
 8008864:	619a      	str	r2, [r3, #24]
}
 8008866:	bf00      	nop
 8008868:	37a0      	adds	r7, #160	; 0xa0
 800886a:	46bd      	mov	sp, r7
 800886c:	bd80      	pop	{r7, pc}
 800886e:	bf00      	nop
 8008870:	0800811b 	.word	0x0800811b

08008874 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008874:	b480      	push	{r7}
 8008876:	b083      	sub	sp, #12
 8008878:	af00      	add	r7, sp, #0
 800887a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800887c:	bf00      	nop
 800887e:	370c      	adds	r7, #12
 8008880:	46bd      	mov	sp, r7
 8008882:	bc80      	pop	{r7}
 8008884:	4770      	bx	lr

08008886 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008886:	b480      	push	{r7}
 8008888:	b083      	sub	sp, #12
 800888a:	af00      	add	r7, sp, #0
 800888c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800888e:	bf00      	nop
 8008890:	370c      	adds	r7, #12
 8008892:	46bd      	mov	sp, r7
 8008894:	bc80      	pop	{r7}
 8008896:	4770      	bx	lr

08008898 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008898:	b480      	push	{r7}
 800889a:	b083      	sub	sp, #12
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80088a0:	bf00      	nop
 80088a2:	370c      	adds	r7, #12
 80088a4:	46bd      	mov	sp, r7
 80088a6:	bc80      	pop	{r7}
 80088a8:	4770      	bx	lr

080088aa <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 80088aa:	b580      	push	{r7, lr}
 80088ac:	b088      	sub	sp, #32
 80088ae:	af02      	add	r7, sp, #8
 80088b0:	60f8      	str	r0, [r7, #12]
 80088b2:	1d3b      	adds	r3, r7, #4
 80088b4:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 80088b8:	2300      	movs	r3, #0
 80088ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80088c2:	2b01      	cmp	r3, #1
 80088c4:	d101      	bne.n	80088ca <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 80088c6:	2302      	movs	r3, #2
 80088c8:	e046      	b.n	8008958 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	2201      	movs	r2, #1
 80088ce:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	2224      	movs	r2, #36	; 0x24
 80088d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	681a      	ldr	r2, [r3, #0]
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	f022 0201 	bic.w	r2, r2, #1
 80088e8:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	689b      	ldr	r3, [r3, #8]
 80088f0:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 80088f4:	687a      	ldr	r2, [r7, #4]
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	430a      	orrs	r2, r1
 80088fc:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	2b00      	cmp	r3, #0
 8008902:	d105      	bne.n	8008910 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 8008904:	1d3b      	adds	r3, r7, #4
 8008906:	e893 0006 	ldmia.w	r3, {r1, r2}
 800890a:	68f8      	ldr	r0, [r7, #12]
 800890c:	f000 f90e 	bl	8008b2c <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	681a      	ldr	r2, [r3, #0]
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	f042 0201 	orr.w	r2, r2, #1
 800891e:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008920:	f7f8 feea 	bl	80016f8 <HAL_GetTick>
 8008924:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008926:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800892a:	9300      	str	r3, [sp, #0]
 800892c:	693b      	ldr	r3, [r7, #16]
 800892e:	2200      	movs	r2, #0
 8008930:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008934:	68f8      	ldr	r0, [r7, #12]
 8008936:	f7fe fff5 	bl	8007924 <UART_WaitOnFlagUntilTimeout>
 800893a:	4603      	mov	r3, r0
 800893c:	2b00      	cmp	r3, #0
 800893e:	d002      	beq.n	8008946 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 8008940:	2303      	movs	r3, #3
 8008942:	75fb      	strb	r3, [r7, #23]
 8008944:	e003      	b.n	800894e <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	2220      	movs	r2, #32
 800894a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	2200      	movs	r2, #0
 8008952:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return status;
 8008956:	7dfb      	ldrb	r3, [r7, #23]
}
 8008958:	4618      	mov	r0, r3
 800895a:	3718      	adds	r7, #24
 800895c:	46bd      	mov	sp, r7
 800895e:	bd80      	pop	{r7, pc}

08008960 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 8008960:	b480      	push	{r7}
 8008962:	b089      	sub	sp, #36	; 0x24
 8008964:	af00      	add	r7, sp, #0
 8008966:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800896e:	2b01      	cmp	r3, #1
 8008970:	d101      	bne.n	8008976 <HAL_UARTEx_EnableStopMode+0x16>
 8008972:	2302      	movs	r3, #2
 8008974:	e021      	b.n	80089ba <HAL_UARTEx_EnableStopMode+0x5a>
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	2201      	movs	r2, #1
 800897a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	e853 3f00 	ldrex	r3, [r3]
 800898a:	60bb      	str	r3, [r7, #8]
   return(result);
 800898c:	68bb      	ldr	r3, [r7, #8]
 800898e:	f043 0302 	orr.w	r3, r3, #2
 8008992:	61fb      	str	r3, [r7, #28]
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	461a      	mov	r2, r3
 800899a:	69fb      	ldr	r3, [r7, #28]
 800899c:	61bb      	str	r3, [r7, #24]
 800899e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089a0:	6979      	ldr	r1, [r7, #20]
 80089a2:	69ba      	ldr	r2, [r7, #24]
 80089a4:	e841 2300 	strex	r3, r2, [r1]
 80089a8:	613b      	str	r3, [r7, #16]
   return(result);
 80089aa:	693b      	ldr	r3, [r7, #16]
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d1e6      	bne.n	800897e <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	2200      	movs	r2, #0
 80089b4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80089b8:	2300      	movs	r3, #0
}
 80089ba:	4618      	mov	r0, r3
 80089bc:	3724      	adds	r7, #36	; 0x24
 80089be:	46bd      	mov	sp, r7
 80089c0:	bc80      	pop	{r7}
 80089c2:	4770      	bx	lr

080089c4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80089c4:	b480      	push	{r7}
 80089c6:	b085      	sub	sp, #20
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80089d2:	2b01      	cmp	r3, #1
 80089d4:	d101      	bne.n	80089da <HAL_UARTEx_DisableFifoMode+0x16>
 80089d6:	2302      	movs	r3, #2
 80089d8:	e027      	b.n	8008a2a <HAL_UARTEx_DisableFifoMode+0x66>
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	2201      	movs	r2, #1
 80089de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	2224      	movs	r2, #36	; 0x24
 80089e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	681a      	ldr	r2, [r3, #0]
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	f022 0201 	bic.w	r2, r2, #1
 8008a00:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008a08:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	68fa      	ldr	r2, [r7, #12]
 8008a16:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	2220      	movs	r2, #32
 8008a1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2200      	movs	r2, #0
 8008a24:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008a28:	2300      	movs	r3, #0
}
 8008a2a:	4618      	mov	r0, r3
 8008a2c:	3714      	adds	r7, #20
 8008a2e:	46bd      	mov	sp, r7
 8008a30:	bc80      	pop	{r7}
 8008a32:	4770      	bx	lr

08008a34 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008a34:	b580      	push	{r7, lr}
 8008a36:	b084      	sub	sp, #16
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
 8008a3c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008a44:	2b01      	cmp	r3, #1
 8008a46:	d101      	bne.n	8008a4c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008a48:	2302      	movs	r3, #2
 8008a4a:	e02d      	b.n	8008aa8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	2201      	movs	r2, #1
 8008a50:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	2224      	movs	r2, #36	; 0x24
 8008a58:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	681a      	ldr	r2, [r3, #0]
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	f022 0201 	bic.w	r2, r2, #1
 8008a72:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	689b      	ldr	r3, [r3, #8]
 8008a7a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	683a      	ldr	r2, [r7, #0]
 8008a84:	430a      	orrs	r2, r1
 8008a86:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008a88:	6878      	ldr	r0, [r7, #4]
 8008a8a:	f000 f871 	bl	8008b70 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	68fa      	ldr	r2, [r7, #12]
 8008a94:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	2220      	movs	r2, #32
 8008a9a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	2200      	movs	r2, #0
 8008aa2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008aa6:	2300      	movs	r3, #0
}
 8008aa8:	4618      	mov	r0, r3
 8008aaa:	3710      	adds	r7, #16
 8008aac:	46bd      	mov	sp, r7
 8008aae:	bd80      	pop	{r7, pc}

08008ab0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b084      	sub	sp, #16
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	6078      	str	r0, [r7, #4]
 8008ab8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008ac0:	2b01      	cmp	r3, #1
 8008ac2:	d101      	bne.n	8008ac8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008ac4:	2302      	movs	r3, #2
 8008ac6:	e02d      	b.n	8008b24 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2201      	movs	r2, #1
 8008acc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	2224      	movs	r2, #36	; 0x24
 8008ad4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	681a      	ldr	r2, [r3, #0]
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	f022 0201 	bic.w	r2, r2, #1
 8008aee:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	689b      	ldr	r3, [r3, #8]
 8008af6:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	683a      	ldr	r2, [r7, #0]
 8008b00:	430a      	orrs	r2, r1
 8008b02:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008b04:	6878      	ldr	r0, [r7, #4]
 8008b06:	f000 f833 	bl	8008b70 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	68fa      	ldr	r2, [r7, #12]
 8008b10:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	2220      	movs	r2, #32
 8008b16:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008b22:	2300      	movs	r3, #0
}
 8008b24:	4618      	mov	r0, r3
 8008b26:	3710      	adds	r7, #16
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	bd80      	pop	{r7, pc}

08008b2c <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8008b2c:	b480      	push	{r7}
 8008b2e:	b085      	sub	sp, #20
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	60f8      	str	r0, [r7, #12]
 8008b34:	1d3b      	adds	r3, r7, #4
 8008b36:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	685b      	ldr	r3, [r3, #4]
 8008b40:	f023 0210 	bic.w	r2, r3, #16
 8008b44:	893b      	ldrh	r3, [r7, #8]
 8008b46:	4619      	mov	r1, r3
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	430a      	orrs	r2, r1
 8008b4e:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	685b      	ldr	r3, [r3, #4]
 8008b56:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 8008b5a:	7abb      	ldrb	r3, [r7, #10]
 8008b5c:	061a      	lsls	r2, r3, #24
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	430a      	orrs	r2, r1
 8008b64:	605a      	str	r2, [r3, #4]
}
 8008b66:	bf00      	nop
 8008b68:	3714      	adds	r7, #20
 8008b6a:	46bd      	mov	sp, r7
 8008b6c:	bc80      	pop	{r7}
 8008b6e:	4770      	bx	lr

08008b70 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008b70:	b480      	push	{r7}
 8008b72:	b085      	sub	sp, #20
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d108      	bne.n	8008b92 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	2201      	movs	r2, #1
 8008b84:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	2201      	movs	r2, #1
 8008b8c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008b90:	e031      	b.n	8008bf6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008b92:	2308      	movs	r3, #8
 8008b94:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008b96:	2308      	movs	r3, #8
 8008b98:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	689b      	ldr	r3, [r3, #8]
 8008ba0:	0e5b      	lsrs	r3, r3, #25
 8008ba2:	b2db      	uxtb	r3, r3
 8008ba4:	f003 0307 	and.w	r3, r3, #7
 8008ba8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	689b      	ldr	r3, [r3, #8]
 8008bb0:	0f5b      	lsrs	r3, r3, #29
 8008bb2:	b2db      	uxtb	r3, r3
 8008bb4:	f003 0307 	and.w	r3, r3, #7
 8008bb8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008bba:	7bbb      	ldrb	r3, [r7, #14]
 8008bbc:	7b3a      	ldrb	r2, [r7, #12]
 8008bbe:	4910      	ldr	r1, [pc, #64]	; (8008c00 <UARTEx_SetNbDataToProcess+0x90>)
 8008bc0:	5c8a      	ldrb	r2, [r1, r2]
 8008bc2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008bc6:	7b3a      	ldrb	r2, [r7, #12]
 8008bc8:	490e      	ldr	r1, [pc, #56]	; (8008c04 <UARTEx_SetNbDataToProcess+0x94>)
 8008bca:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008bcc:	fb93 f3f2 	sdiv	r3, r3, r2
 8008bd0:	b29a      	uxth	r2, r3
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008bd8:	7bfb      	ldrb	r3, [r7, #15]
 8008bda:	7b7a      	ldrb	r2, [r7, #13]
 8008bdc:	4908      	ldr	r1, [pc, #32]	; (8008c00 <UARTEx_SetNbDataToProcess+0x90>)
 8008bde:	5c8a      	ldrb	r2, [r1, r2]
 8008be0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008be4:	7b7a      	ldrb	r2, [r7, #13]
 8008be6:	4907      	ldr	r1, [pc, #28]	; (8008c04 <UARTEx_SetNbDataToProcess+0x94>)
 8008be8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008bea:	fb93 f3f2 	sdiv	r3, r3, r2
 8008bee:	b29a      	uxth	r2, r3
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8008bf6:	bf00      	nop
 8008bf8:	3714      	adds	r7, #20
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	bc80      	pop	{r7}
 8008bfe:	4770      	bx	lr
 8008c00:	0801986c 	.word	0x0801986c
 8008c04:	08019874 	.word	0x08019874

08008c08 <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 8008c08:	b580      	push	{r7, lr}
 8008c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */

  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 8008c0c:	f7f8 fc22 	bl	8001454 <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */

  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 8008c10:	f000 f80a 	bl	8008c28 <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */

  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 8008c14:	bf00      	nop
 8008c16:	bd80      	pop	{r7, pc}

08008c18 <MX_LoRaWAN_Process>:

void MX_LoRaWAN_Process(void)
{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Process_1 */

  /* USER CODE END MX_LoRaWAN_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8008c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8008c20:	f00f fba2 	bl	8018368 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_LoRaWAN_Process_2 */

  /* USER CODE END MX_LoRaWAN_Process_2 */
}
 8008c24:	bf00      	nop
 8008c26:	bd80      	pop	{r7, pc}

08008c28 <LoRaWAN_Init>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void LoRaWAN_Init(void)
{
 8008c28:	b580      	push	{r7, lr}
 8008c2a:	b082      	sub	sp, #8
 8008c2c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN LoRaWAN_Init_1 */

  /* USER CODE END LoRaWAN_Init_1 */

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LmHandlerProcess), UTIL_SEQ_RFU, LmHandlerProcess);
 8008c2e:	4a17      	ldr	r2, [pc, #92]	; (8008c8c <LoRaWAN_Init+0x64>)
 8008c30:	2100      	movs	r1, #0
 8008c32:	2001      	movs	r0, #1
 8008c34:	f00f fc7c 	bl	8018530 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), UTIL_SEQ_RFU, SendTxData);
 8008c38:	4a15      	ldr	r2, [pc, #84]	; (8008c90 <LoRaWAN_Init+0x68>)
 8008c3a:	2100      	movs	r1, #0
 8008c3c:	2002      	movs	r0, #2
 8008c3e:	f00f fc77 	bl	8018530 <UTIL_SEQ_RegTask>
  /* Init Info table used by LmHandler*/
  LoraInfo_Init();
 8008c42:	f000 f86f 	bl	8008d24 <LoraInfo_Init>

  /* Init the Lora Stack*/
  LmHandlerInit(&LmHandlerCallbacks);
 8008c46:	4813      	ldr	r0, [pc, #76]	; (8008c94 <LoRaWAN_Init+0x6c>)
 8008c48:	f001 fcf8 	bl	800a63c <LmHandlerInit>

  LmHandlerConfigure(&LmHandlerParams);
 8008c4c:	4812      	ldr	r0, [pc, #72]	; (8008c98 <LoRaWAN_Init+0x70>)
 8008c4e:	f001 fd41 	bl	800a6d4 <LmHandlerConfigure>

  /* USER CODE BEGIN LoRaWAN_Init_2 */
  /* USER CODE END LoRaWAN_Init_2 */

  LmHandlerJoin(ActivationType);
 8008c52:	4b12      	ldr	r3, [pc, #72]	; (8008c9c <LoRaWAN_Init+0x74>)
 8008c54:	781b      	ldrb	r3, [r3, #0]
 8008c56:	4618      	mov	r0, r3
 8008c58:	f001 fe72 	bl	800a940 <LmHandlerJoin>

  if (EventType == TX_ON_TIMER)
 8008c5c:	4b10      	ldr	r3, [pc, #64]	; (8008ca0 <LoRaWAN_Init+0x78>)
 8008c5e:	781b      	ldrb	r3, [r3, #0]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d110      	bne.n	8008c86 <LoRaWAN_Init+0x5e>
  {
    /* send every time timer elapses */
    UTIL_TIMER_Create(&TxTimer,  0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnTxTimerEvent, NULL);
 8008c64:	2300      	movs	r3, #0
 8008c66:	9300      	str	r3, [sp, #0]
 8008c68:	4b0e      	ldr	r3, [pc, #56]	; (8008ca4 <LoRaWAN_Init+0x7c>)
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	f04f 31ff 	mov.w	r1, #4294967295
 8008c70:	480d      	ldr	r0, [pc, #52]	; (8008ca8 <LoRaWAN_Init+0x80>)
 8008c72:	f00f fcff 	bl	8018674 <UTIL_TIMER_Create>
    UTIL_TIMER_SetPeriod(&TxTimer,  APP_TX_DUTYCYCLE);
 8008c76:	f242 7110 	movw	r1, #10000	; 0x2710
 8008c7a:	480b      	ldr	r0, [pc, #44]	; (8008ca8 <LoRaWAN_Init+0x80>)
 8008c7c:	f00f fe0e 	bl	801889c <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&TxTimer);
 8008c80:	4809      	ldr	r0, [pc, #36]	; (8008ca8 <LoRaWAN_Init+0x80>)
 8008c82:	f00f fd2d 	bl	80186e0 <UTIL_TIMER_Start>
  }

  /* USER CODE BEGIN LoRaWAN_Init_Last */

  /* USER CODE END LoRaWAN_Init_Last */
}
 8008c86:	bf00      	nop
 8008c88:	46bd      	mov	sp, r7
 8008c8a:	bd80      	pop	{r7, pc}
 8008c8c:	0800a92d 	.word	0x0800a92d
 8008c90:	08008cc1 	.word	0x08008cc1
 8008c94:	2000000c 	.word	0x2000000c
 8008c98:	20000040 	.word	0x20000040
 8008c9c:	20000009 	.word	0x20000009
 8008ca0:	20000110 	.word	0x20000110
 8008ca4:	08008ccd 	.word	0x08008ccd
 8008ca8:	20000114 	.word	0x20000114

08008cac <OnRxData>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static void OnRxData(LmHandlerAppData_t *appData, LmHandlerRxParams_t *params)
{
 8008cac:	b480      	push	{r7}
 8008cae:	b083      	sub	sp, #12
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	6078      	str	r0, [r7, #4]
 8008cb4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRxData_1 */
  /* USER CODE END OnRxData_1 */
}
 8008cb6:	bf00      	nop
 8008cb8:	370c      	adds	r7, #12
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	bc80      	pop	{r7}
 8008cbe:	4770      	bx	lr

08008cc0 <SendTxData>:

static void SendTxData(void)
{
 8008cc0:	b480      	push	{r7}
 8008cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SendTxData_1 */

  /* USER CODE END SendTxData_1 */
}
 8008cc4:	bf00      	nop
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	bc80      	pop	{r7}
 8008cca:	4770      	bx	lr

08008ccc <OnTxTimerEvent>:

static void OnTxTimerEvent(void *context)
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b082      	sub	sp, #8
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerEvent_1 */

  /* USER CODE END OnTxTimerEvent_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 8008cd4:	2100      	movs	r1, #0
 8008cd6:	2002      	movs	r0, #2
 8008cd8:	f00f fc4c 	bl	8018574 <UTIL_SEQ_SetTask>

  /*Wait for next tx slot*/
  UTIL_TIMER_Start(&TxTimer);
 8008cdc:	4803      	ldr	r0, [pc, #12]	; (8008cec <OnTxTimerEvent+0x20>)
 8008cde:	f00f fcff 	bl	80186e0 <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxTimerEvent_2 */

  /* USER CODE END OnTxTimerEvent_2 */
}
 8008ce2:	bf00      	nop
 8008ce4:	3708      	adds	r7, #8
 8008ce6:	46bd      	mov	sp, r7
 8008ce8:	bd80      	pop	{r7, pc}
 8008cea:	bf00      	nop
 8008cec:	20000114 	.word	0x20000114

08008cf0 <OnTxData>:
/* USER CODE BEGIN PrFD_LedEvents */

/* USER CODE END PrFD_LedEvents */

static void OnTxData(LmHandlerTxParams_t *params)
{
 8008cf0:	b480      	push	{r7}
 8008cf2:	b083      	sub	sp, #12
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxData_1 */
  /* USER CODE END OnTxData_1 */
}
 8008cf8:	bf00      	nop
 8008cfa:	370c      	adds	r7, #12
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	bc80      	pop	{r7}
 8008d00:	4770      	bx	lr

08008d02 <OnJoinRequest>:

static void OnJoinRequest(LmHandlerJoinParams_t *joinParams)
{
 8008d02:	b480      	push	{r7}
 8008d04:	b083      	sub	sp, #12
 8008d06:	af00      	add	r7, sp, #0
 8008d08:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinRequest_1 */
  /* USER CODE END OnJoinRequest_1 */
}
 8008d0a:	bf00      	nop
 8008d0c:	370c      	adds	r7, #12
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	bc80      	pop	{r7}
 8008d12:	4770      	bx	lr

08008d14 <OnMacProcessNotify>:

static void OnMacProcessNotify(void)
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnMacProcessNotify_1 */

  /* USER CODE END OnMacProcessNotify_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LmHandlerProcess), CFG_SEQ_Prio_0);
 8008d18:	2100      	movs	r1, #0
 8008d1a:	2001      	movs	r0, #1
 8008d1c:	f00f fc2a 	bl	8018574 <UTIL_SEQ_SetTask>

  /* USER CODE BEGIN OnMacProcessNotify_2 */

  /* USER CODE END OnMacProcessNotify_2 */
}
 8008d20:	bf00      	nop
 8008d22:	bd80      	pop	{r7, pc}

08008d24 <LoraInfo_Init>:

/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
 8008d24:	b580      	push	{r7, lr}
 8008d26:	af00      	add	r7, sp, #0
  loraInfo.ActivationMode = 0;
 8008d28:	4b15      	ldr	r3, [pc, #84]	; (8008d80 <LoraInfo_Init+0x5c>)
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
 8008d2e:	4b14      	ldr	r3, [pc, #80]	; (8008d80 <LoraInfo_Init+0x5c>)
 8008d30:	2200      	movs	r2, #0
 8008d32:	605a      	str	r2, [r3, #4]
  loraInfo.ClassB = 0;
 8008d34:	4b12      	ldr	r3, [pc, #72]	; (8008d80 <LoraInfo_Init+0x5c>)
 8008d36:	2200      	movs	r2, #0
 8008d38:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 8008d3a:	4b11      	ldr	r3, [pc, #68]	; (8008d80 <LoraInfo_Init+0x5c>)
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	60da      	str	r2, [r3, #12]
#endif /* REGION_EU868 */
#ifdef  REGION_KR920
  loraInfo.Region |= (1 << LORAMAC_REGION_KR920) ;
#endif /* REGION_KR920 */
#ifdef  REGION_IN865
  loraInfo.Region |= (1 << LORAMAC_REGION_IN865) ;
 8008d40:	4b0f      	ldr	r3, [pc, #60]	; (8008d80 <LoraInfo_Init+0x5c>)
 8008d42:	685b      	ldr	r3, [r3, #4]
 8008d44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d48:	4a0d      	ldr	r2, [pc, #52]	; (8008d80 <LoraInfo_Init+0x5c>)
 8008d4a:	6053      	str	r3, [r2, #4]
#endif /* REGION_US915 */
#ifdef  REGION_RU864
  loraInfo.Region |= (1 << LORAMAC_REGION_RU864) ;
#endif /* REGION_RU864 */

  if (loraInfo.Region == 0)
 8008d4c:	4b0c      	ldr	r3, [pc, #48]	; (8008d80 <LoraInfo_Init+0x5c>)
 8008d4e:	685b      	ldr	r3, [r3, #4]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d10c      	bne.n	8008d6e <LoraInfo_Init+0x4a>
  {
    APP_PRINTF("error: At least one region shall be defined in the MW: check lorawan_conf.h \r\n");
 8008d54:	4b0b      	ldr	r3, [pc, #44]	; (8008d84 <LoraInfo_Init+0x60>)
 8008d56:	2200      	movs	r2, #0
 8008d58:	2100      	movs	r1, #0
 8008d5a:	2000      	movs	r0, #0
 8008d5c:	f00f ff38 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>
    while (1 != UTIL_ADV_TRACE_IsBufferEmpty())
 8008d60:	bf00      	nop
 8008d62:	f00f ff23 	bl	8018bac <UTIL_ADV_TRACE_IsBufferEmpty>
 8008d66:	4603      	mov	r3, r0
 8008d68:	2b01      	cmp	r3, #1
 8008d6a:	d1fa      	bne.n	8008d62 <LoraInfo_Init+0x3e>
    {
      /* Wait that all printfs are completed*/
    }
    while (1) {} /* At least one region shall be defined */
 8008d6c:	e7fe      	b.n	8008d6c <LoraInfo_Init+0x48>
#elif !defined (LORAMAC_CLASSB_ENABLED)
#error LORAMAC_CLASSB_ENABLED not defined ( shall be <0 or 1> )
#endif /* LORAMAC_CLASSB_ENABLED */

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  loraInfo.Kms = 0;
 8008d6e:	4b04      	ldr	r3, [pc, #16]	; (8008d80 <LoraInfo_Init+0x5c>)
 8008d70:	2200      	movs	r2, #0
 8008d72:	60da      	str	r2, [r3, #12]
  loraInfo.ActivationMode = 3;
 8008d74:	4b02      	ldr	r3, [pc, #8]	; (8008d80 <LoraInfo_Init+0x5c>)
 8008d76:	2203      	movs	r2, #3
 8008d78:	601a      	str	r2, [r3, #0]
  loraInfo.ActivationMode = ACTIVATION_BY_PERSONALIZATION + (OVER_THE_AIR_ACTIVATION << 1);
#endif /* LORAWAN_KMS */
  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 8008d7a:	bf00      	nop
 8008d7c:	bd80      	pop	{r7, pc}
 8008d7e:	bf00      	nop
 8008d80:	2000012c 	.word	0x2000012c
 8008d84:	08019278 	.word	0x08019278

08008d88 <LoraInfo_GetPtr>:

LoraInfo_t *LoraInfo_GetPtr(void)
{
 8008d88:	b480      	push	{r7}
 8008d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
 8008d8c:	4b02      	ldr	r3, [pc, #8]	; (8008d98 <LoraInfo_GetPtr+0x10>)
}
 8008d8e:	4618      	mov	r0, r3
 8008d90:	46bd      	mov	sp, r7
 8008d92:	bc80      	pop	{r7}
 8008d94:	4770      	bx	lr
 8008d96:	bf00      	nop
 8008d98:	2000012c 	.word	0x2000012c

08008d9c <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 8008d9c:	b480      	push	{r7}
 8008d9e:	b083      	sub	sp, #12
 8008da0:	af00      	add	r7, sp, #0
   *       on TCXO configuration
   *       on DC/DC configuration */
  return BSP_RADIO_Init();
#else
  /* 2/ Or implement RBI_Init here */
  int32_t retcode = 0;
 8008da2:	2300      	movs	r3, #0
 8008da4:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
 8008da6:	687b      	ldr	r3, [r7, #4]
#endif  /* USE_BSP_DRIVER  */
}
 8008da8:	4618      	mov	r0, r3
 8008daa:	370c      	adds	r7, #12
 8008dac:	46bd      	mov	sp, r7
 8008dae:	bc80      	pop	{r7}
 8008db0:	4770      	bx	lr

08008db2 <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 8008db2:	b480      	push	{r7}
 8008db4:	b085      	sub	sp, #20
 8008db6:	af00      	add	r7, sp, #0
 8008db8:	4603      	mov	r3, r0
 8008dba:	71fb      	strb	r3, [r7, #7]
   *       on TCXO configuration
   *       on DC/DC configuration */
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
#else
  /* 2/ Or implement RBI_ConfigRFSwitch here */
  int32_t retcode = 0;
 8008dbc:	2300      	movs	r3, #0
 8008dbe:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
 8008dc0:	68fb      	ldr	r3, [r7, #12]
#endif  /* USE_BSP_DRIVER */
}
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	3714      	adds	r7, #20
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	bc80      	pop	{r7}
 8008dca:	4770      	bx	lr

08008dcc <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 8008dcc:	b480      	push	{r7}
 8008dce:	b083      	sub	sp, #12
 8008dd0:	af00      	add	r7, sp, #0
   *       on TCXO configuration
   *       on DC/DC configuration */
  return BSP_RADIO_GetTxConfig();
#else
  /* 2/ Or implement RBI_GetTxConfig here */
  int32_t retcode = RBI_CONF_RFO;
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
 8008dd6:	687b      	ldr	r3, [r7, #4]
#endif  /* USE_BSP_DRIVER */
}
 8008dd8:	4618      	mov	r0, r3
 8008dda:	370c      	adds	r7, #12
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	bc80      	pop	{r7}
 8008de0:	4770      	bx	lr

08008de2 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 8008de2:	b480      	push	{r7}
 8008de4:	b083      	sub	sp, #12
 8008de6:	af00      	add	r7, sp, #0
   *       on TCXO configuration
   *       on DC/DC configuration */
  return BSP_RADIO_IsTCXO();
#else
  /* 2/ Or implement RBI_IsTCXO here */
  int32_t retcode = IS_TCXO_SUPPORTED;
 8008de8:	2301      	movs	r3, #1
 8008dea:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
 8008dec:	687b      	ldr	r3, [r7, #4]
#endif  /* USE_BSP_DRIVER  */
}
 8008dee:	4618      	mov	r0, r3
 8008df0:	370c      	adds	r7, #12
 8008df2:	46bd      	mov	sp, r7
 8008df4:	bc80      	pop	{r7}
 8008df6:	4770      	bx	lr

08008df8 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 8008df8:	b480      	push	{r7}
 8008dfa:	b083      	sub	sp, #12
 8008dfc:	af00      	add	r7, sp, #0
   *       on TCXO configuration
   *       on DC/DC configuration */
  return BSP_RADIO_IsDCDC();
#else
  /* 2/ Or implement RBI_IsDCDC here */
  int32_t retcode = IS_DCDC_SUPPORTED;
 8008dfe:	2301      	movs	r3, #1
 8008e00:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
 8008e02:	687b      	ldr	r3, [r7, #4]
#endif  /* USE_BSP_DRIVER  */
}
 8008e04:	4618      	mov	r0, r3
 8008e06:	370c      	adds	r7, #12
 8008e08:	46bd      	mov	sp, r7
 8008e0a:	bc80      	pop	{r7}
 8008e0c:	4770      	bx	lr

08008e0e <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 8008e0e:	b580      	push	{r7, lr}
 8008e10:	b082      	sub	sp, #8
 8008e12:	af00      	add	r7, sp, #0
 8008e14:	6078      	str	r0, [r7, #4]
    memset1( ctx->X, 0, sizeof ctx->X );
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	33f1      	adds	r3, #241	; 0xf1
 8008e1a:	2210      	movs	r2, #16
 8008e1c:	2100      	movs	r1, #0
 8008e1e:	4618      	mov	r0, r3
 8008e20:	f00b fd16 	bl	8014850 <memset1>
    ctx->M_n = 0;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2200      	movs	r2, #0
 8008e28:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	22f0      	movs	r2, #240	; 0xf0
 8008e30:	2100      	movs	r1, #0
 8008e32:	4618      	mov	r0, r3
 8008e34:	f00b fd0c 	bl	8014850 <memset1>
}
 8008e38:	bf00      	nop
 8008e3a:	3708      	adds	r7, #8
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	bd80      	pop	{r7, pc}

08008e40 <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	b082      	sub	sp, #8
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	6078      	str	r0, [r7, #4]
 8008e48:	6039      	str	r1, [r7, #0]
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	461a      	mov	r2, r3
 8008e4e:	2110      	movs	r1, #16
 8008e50:	6838      	ldr	r0, [r7, #0]
 8008e52:	f000 fe61 	bl	8009b18 <lorawan_aes_set_key>
}
 8008e56:	bf00      	nop
 8008e58:	3708      	adds	r7, #8
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	bd80      	pop	{r7, pc}

08008e5e <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 8008e5e:	b580      	push	{r7, lr}
 8008e60:	b08c      	sub	sp, #48	; 0x30
 8008e62:	af00      	add	r7, sp, #0
 8008e64:	60f8      	str	r0, [r7, #12]
 8008e66:	60b9      	str	r1, [r7, #8]
 8008e68:	607a      	str	r2, [r7, #4]
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	f000 80a1 	beq.w	8008fb8 <AES_CMAC_Update+0x15a>
    {
        mlen = MIN( 16 - ctx->M_n, len );
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8008e7c:	f1c3 0310 	rsb	r3, r3, #16
 8008e80:	687a      	ldr	r2, [r7, #4]
 8008e82:	4293      	cmp	r3, r2
 8008e84:	bf28      	it	cs
 8008e86:	4613      	movcs	r3, r2
 8008e88:	627b      	str	r3, [r7, #36]	; 0x24
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	f203 1201 	addw	r2, r3, #257	; 0x101
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8008e96:	4413      	add	r3, r2
 8008e98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e9a:	b292      	uxth	r2, r2
 8008e9c:	68b9      	ldr	r1, [r7, #8]
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	f00b fc9b 	bl	80147da <memcpy1>
        ctx->M_n += mlen;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
 8008eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008eac:	441a      	add	r2, r3
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
        if( ctx->M_n < 16 || len == mlen )
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8008eba:	2b0f      	cmp	r3, #15
 8008ebc:	f240 808d 	bls.w	8008fda <AES_CMAC_Update+0x17c>
 8008ec0:	687a      	ldr	r2, [r7, #4]
 8008ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ec4:	429a      	cmp	r2, r3
 8008ec6:	f000 8088 	beq.w	8008fda <AES_CMAC_Update+0x17c>
            return;
        XOR( ctx->M_last, ctx->X );
 8008eca:	2300      	movs	r3, #0
 8008ecc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008ece:	e015      	b.n	8008efc <AES_CMAC_Update+0x9e>
 8008ed0:	68fa      	ldr	r2, [r7, #12]
 8008ed2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ed4:	4413      	add	r3, r2
 8008ed6:	33f1      	adds	r3, #241	; 0xf1
 8008ed8:	781a      	ldrb	r2, [r3, #0]
 8008eda:	68f9      	ldr	r1, [r7, #12]
 8008edc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ede:	440b      	add	r3, r1
 8008ee0:	f203 1301 	addw	r3, r3, #257	; 0x101
 8008ee4:	781b      	ldrb	r3, [r3, #0]
 8008ee6:	4053      	eors	r3, r2
 8008ee8:	b2d9      	uxtb	r1, r3
 8008eea:	68fa      	ldr	r2, [r7, #12]
 8008eec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008eee:	4413      	add	r3, r2
 8008ef0:	33f1      	adds	r3, #241	; 0xf1
 8008ef2:	460a      	mov	r2, r1
 8008ef4:	701a      	strb	r2, [r3, #0]
 8008ef6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ef8:	3301      	adds	r3, #1
 8008efa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008efc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008efe:	2b0f      	cmp	r3, #15
 8008f00:	dde6      	ble.n	8008ed0 <AES_CMAC_Update+0x72>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 8008f08:	f107 0314 	add.w	r3, r7, #20
 8008f0c:	2210      	movs	r2, #16
 8008f0e:	4618      	mov	r0, r3
 8008f10:	f00b fc63 	bl	80147da <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 8008f14:	68fa      	ldr	r2, [r7, #12]
 8008f16:	f107 0114 	add.w	r1, r7, #20
 8008f1a:	f107 0314 	add.w	r3, r7, #20
 8008f1e:	4618      	mov	r0, r3
 8008f20:	f000 fed8 	bl	8009cd4 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	33f1      	adds	r3, #241	; 0xf1
 8008f28:	f107 0114 	add.w	r1, r7, #20
 8008f2c:	2210      	movs	r2, #16
 8008f2e:	4618      	mov	r0, r3
 8008f30:	f00b fc53 	bl	80147da <memcpy1>

        data += mlen;
 8008f34:	68ba      	ldr	r2, [r7, #8]
 8008f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f38:	4413      	add	r3, r2
 8008f3a:	60bb      	str	r3, [r7, #8]
        len -= mlen;
 8008f3c:	687a      	ldr	r2, [r7, #4]
 8008f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f40:	1ad3      	subs	r3, r2, r3
 8008f42:	607b      	str	r3, [r7, #4]
    }
    while( len > 16 )
 8008f44:	e038      	b.n	8008fb8 <AES_CMAC_Update+0x15a>
    { /* not last block */

        XOR( data, ctx->X );
 8008f46:	2300      	movs	r3, #0
 8008f48:	62bb      	str	r3, [r7, #40]	; 0x28
 8008f4a:	e013      	b.n	8008f74 <AES_CMAC_Update+0x116>
 8008f4c:	68fa      	ldr	r2, [r7, #12]
 8008f4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f50:	4413      	add	r3, r2
 8008f52:	33f1      	adds	r3, #241	; 0xf1
 8008f54:	781a      	ldrb	r2, [r3, #0]
 8008f56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f58:	68b9      	ldr	r1, [r7, #8]
 8008f5a:	440b      	add	r3, r1
 8008f5c:	781b      	ldrb	r3, [r3, #0]
 8008f5e:	4053      	eors	r3, r2
 8008f60:	b2d9      	uxtb	r1, r3
 8008f62:	68fa      	ldr	r2, [r7, #12]
 8008f64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f66:	4413      	add	r3, r2
 8008f68:	33f1      	adds	r3, #241	; 0xf1
 8008f6a:	460a      	mov	r2, r1
 8008f6c:	701a      	strb	r2, [r3, #0]
 8008f6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f70:	3301      	adds	r3, #1
 8008f72:	62bb      	str	r3, [r7, #40]	; 0x28
 8008f74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f76:	2b0f      	cmp	r3, #15
 8008f78:	dde8      	ble.n	8008f4c <AES_CMAC_Update+0xee>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 8008f80:	f107 0314 	add.w	r3, r7, #20
 8008f84:	2210      	movs	r2, #16
 8008f86:	4618      	mov	r0, r3
 8008f88:	f00b fc27 	bl	80147da <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 8008f8c:	68fa      	ldr	r2, [r7, #12]
 8008f8e:	f107 0114 	add.w	r1, r7, #20
 8008f92:	f107 0314 	add.w	r3, r7, #20
 8008f96:	4618      	mov	r0, r3
 8008f98:	f000 fe9c 	bl	8009cd4 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	33f1      	adds	r3, #241	; 0xf1
 8008fa0:	f107 0114 	add.w	r1, r7, #20
 8008fa4:	2210      	movs	r2, #16
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	f00b fc17 	bl	80147da <memcpy1>

        data += 16;
 8008fac:	68bb      	ldr	r3, [r7, #8]
 8008fae:	3310      	adds	r3, #16
 8008fb0:	60bb      	str	r3, [r7, #8]
        len -= 16;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	3b10      	subs	r3, #16
 8008fb6:	607b      	str	r3, [r7, #4]
    while( len > 16 )
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	2b10      	cmp	r3, #16
 8008fbc:	d8c3      	bhi.n	8008f46 <AES_CMAC_Update+0xe8>
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	f203 1301 	addw	r3, r3, #257	; 0x101
 8008fc4:	687a      	ldr	r2, [r7, #4]
 8008fc6:	b292      	uxth	r2, r2
 8008fc8:	68b9      	ldr	r1, [r7, #8]
 8008fca:	4618      	mov	r0, r3
 8008fcc:	f00b fc05 	bl	80147da <memcpy1>
    ctx->M_n = len;
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	687a      	ldr	r2, [r7, #4]
 8008fd4:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 8008fd8:	e000      	b.n	8008fdc <AES_CMAC_Update+0x17e>
            return;
 8008fda:	bf00      	nop
}
 8008fdc:	3730      	adds	r7, #48	; 0x30
 8008fde:	46bd      	mov	sp, r7
 8008fe0:	bd80      	pop	{r7, pc}

08008fe2 <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 8008fe2:	b580      	push	{r7, lr}
 8008fe4:	b092      	sub	sp, #72	; 0x48
 8008fe6:	af00      	add	r7, sp, #0
 8008fe8:	6078      	str	r0, [r7, #4]
 8008fea:	6039      	str	r1, [r7, #0]
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 8008fec:	f107 031c 	add.w	r3, r7, #28
 8008ff0:	2210      	movs	r2, #16
 8008ff2:	2100      	movs	r1, #0
 8008ff4:	4618      	mov	r0, r3
 8008ff6:	f00b fc2b 	bl	8014850 <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 8008ffa:	683a      	ldr	r2, [r7, #0]
 8008ffc:	f107 011c 	add.w	r1, r7, #28
 8009000:	f107 031c 	add.w	r3, r7, #28
 8009004:	4618      	mov	r0, r3
 8009006:	f000 fe65 	bl	8009cd4 <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 800900a:	7f3b      	ldrb	r3, [r7, #28]
 800900c:	b25b      	sxtb	r3, r3
 800900e:	2b00      	cmp	r3, #0
 8009010:	da31      	bge.n	8009076 <AES_CMAC_Final+0x94>
    {
        LSHIFT( K, K );
 8009012:	2300      	movs	r3, #0
 8009014:	647b      	str	r3, [r7, #68]	; 0x44
 8009016:	e01c      	b.n	8009052 <AES_CMAC_Final+0x70>
 8009018:	f107 021c 	add.w	r2, r7, #28
 800901c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800901e:	4413      	add	r3, r2
 8009020:	781b      	ldrb	r3, [r3, #0]
 8009022:	005b      	lsls	r3, r3, #1
 8009024:	b25a      	sxtb	r2, r3
 8009026:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009028:	3301      	adds	r3, #1
 800902a:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800902e:	440b      	add	r3, r1
 8009030:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8009034:	09db      	lsrs	r3, r3, #7
 8009036:	b2db      	uxtb	r3, r3
 8009038:	b25b      	sxtb	r3, r3
 800903a:	4313      	orrs	r3, r2
 800903c:	b25b      	sxtb	r3, r3
 800903e:	b2d9      	uxtb	r1, r3
 8009040:	f107 021c 	add.w	r2, r7, #28
 8009044:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009046:	4413      	add	r3, r2
 8009048:	460a      	mov	r2, r1
 800904a:	701a      	strb	r2, [r3, #0]
 800904c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800904e:	3301      	adds	r3, #1
 8009050:	647b      	str	r3, [r7, #68]	; 0x44
 8009052:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009054:	2b0e      	cmp	r3, #14
 8009056:	dddf      	ble.n	8009018 <AES_CMAC_Final+0x36>
 8009058:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800905c:	005b      	lsls	r3, r3, #1
 800905e:	b2db      	uxtb	r3, r3
 8009060:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        K[15] ^= 0x87;
 8009064:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009068:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 800906c:	43db      	mvns	r3, r3
 800906e:	b2db      	uxtb	r3, r3
 8009070:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009074:	e028      	b.n	80090c8 <AES_CMAC_Final+0xe6>
    }
    else
        LSHIFT( K, K );
 8009076:	2300      	movs	r3, #0
 8009078:	643b      	str	r3, [r7, #64]	; 0x40
 800907a:	e01c      	b.n	80090b6 <AES_CMAC_Final+0xd4>
 800907c:	f107 021c 	add.w	r2, r7, #28
 8009080:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009082:	4413      	add	r3, r2
 8009084:	781b      	ldrb	r3, [r3, #0]
 8009086:	005b      	lsls	r3, r3, #1
 8009088:	b25a      	sxtb	r2, r3
 800908a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800908c:	3301      	adds	r3, #1
 800908e:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8009092:	440b      	add	r3, r1
 8009094:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8009098:	09db      	lsrs	r3, r3, #7
 800909a:	b2db      	uxtb	r3, r3
 800909c:	b25b      	sxtb	r3, r3
 800909e:	4313      	orrs	r3, r2
 80090a0:	b25b      	sxtb	r3, r3
 80090a2:	b2d9      	uxtb	r1, r3
 80090a4:	f107 021c 	add.w	r2, r7, #28
 80090a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80090aa:	4413      	add	r3, r2
 80090ac:	460a      	mov	r2, r1
 80090ae:	701a      	strb	r2, [r3, #0]
 80090b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80090b2:	3301      	adds	r3, #1
 80090b4:	643b      	str	r3, [r7, #64]	; 0x40
 80090b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80090b8:	2b0e      	cmp	r3, #14
 80090ba:	dddf      	ble.n	800907c <AES_CMAC_Final+0x9a>
 80090bc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80090c0:	005b      	lsls	r3, r3, #1
 80090c2:	b2db      	uxtb	r3, r3
 80090c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

    if( ctx->M_n == 16 )
 80090c8:	683b      	ldr	r3, [r7, #0]
 80090ca:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80090ce:	2b10      	cmp	r3, #16
 80090d0:	d11d      	bne.n	800910e <AES_CMAC_Final+0x12c>
    {
        /* last block was a complete block */
        XOR( K, ctx->M_last );
 80090d2:	2300      	movs	r3, #0
 80090d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80090d6:	e016      	b.n	8009106 <AES_CMAC_Final+0x124>
 80090d8:	683a      	ldr	r2, [r7, #0]
 80090da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80090dc:	4413      	add	r3, r2
 80090de:	f203 1301 	addw	r3, r3, #257	; 0x101
 80090e2:	781a      	ldrb	r2, [r3, #0]
 80090e4:	f107 011c 	add.w	r1, r7, #28
 80090e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80090ea:	440b      	add	r3, r1
 80090ec:	781b      	ldrb	r3, [r3, #0]
 80090ee:	4053      	eors	r3, r2
 80090f0:	b2d9      	uxtb	r1, r3
 80090f2:	683a      	ldr	r2, [r7, #0]
 80090f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80090f6:	4413      	add	r3, r2
 80090f8:	f203 1301 	addw	r3, r3, #257	; 0x101
 80090fc:	460a      	mov	r2, r1
 80090fe:	701a      	strb	r2, [r3, #0]
 8009100:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009102:	3301      	adds	r3, #1
 8009104:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009106:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009108:	2b0f      	cmp	r3, #15
 800910a:	dde5      	ble.n	80090d8 <AES_CMAC_Final+0xf6>
 800910c:	e098      	b.n	8009240 <AES_CMAC_Final+0x25e>
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 800910e:	7f3b      	ldrb	r3, [r7, #28]
 8009110:	b25b      	sxtb	r3, r3
 8009112:	2b00      	cmp	r3, #0
 8009114:	da31      	bge.n	800917a <AES_CMAC_Final+0x198>
        {
            LSHIFT( K, K );
 8009116:	2300      	movs	r3, #0
 8009118:	63bb      	str	r3, [r7, #56]	; 0x38
 800911a:	e01c      	b.n	8009156 <AES_CMAC_Final+0x174>
 800911c:	f107 021c 	add.w	r2, r7, #28
 8009120:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009122:	4413      	add	r3, r2
 8009124:	781b      	ldrb	r3, [r3, #0]
 8009126:	005b      	lsls	r3, r3, #1
 8009128:	b25a      	sxtb	r2, r3
 800912a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800912c:	3301      	adds	r3, #1
 800912e:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8009132:	440b      	add	r3, r1
 8009134:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8009138:	09db      	lsrs	r3, r3, #7
 800913a:	b2db      	uxtb	r3, r3
 800913c:	b25b      	sxtb	r3, r3
 800913e:	4313      	orrs	r3, r2
 8009140:	b25b      	sxtb	r3, r3
 8009142:	b2d9      	uxtb	r1, r3
 8009144:	f107 021c 	add.w	r2, r7, #28
 8009148:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800914a:	4413      	add	r3, r2
 800914c:	460a      	mov	r2, r1
 800914e:	701a      	strb	r2, [r3, #0]
 8009150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009152:	3301      	adds	r3, #1
 8009154:	63bb      	str	r3, [r7, #56]	; 0x38
 8009156:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009158:	2b0e      	cmp	r3, #14
 800915a:	dddf      	ble.n	800911c <AES_CMAC_Final+0x13a>
 800915c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009160:	005b      	lsls	r3, r3, #1
 8009162:	b2db      	uxtb	r3, r3
 8009164:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
            K[15] ^= 0x87;
 8009168:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800916c:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 8009170:	43db      	mvns	r3, r3
 8009172:	b2db      	uxtb	r3, r3
 8009174:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009178:	e028      	b.n	80091cc <AES_CMAC_Final+0x1ea>
        }
        else
            LSHIFT( K, K );
 800917a:	2300      	movs	r3, #0
 800917c:	637b      	str	r3, [r7, #52]	; 0x34
 800917e:	e01c      	b.n	80091ba <AES_CMAC_Final+0x1d8>
 8009180:	f107 021c 	add.w	r2, r7, #28
 8009184:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009186:	4413      	add	r3, r2
 8009188:	781b      	ldrb	r3, [r3, #0]
 800918a:	005b      	lsls	r3, r3, #1
 800918c:	b25a      	sxtb	r2, r3
 800918e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009190:	3301      	adds	r3, #1
 8009192:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8009196:	440b      	add	r3, r1
 8009198:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800919c:	09db      	lsrs	r3, r3, #7
 800919e:	b2db      	uxtb	r3, r3
 80091a0:	b25b      	sxtb	r3, r3
 80091a2:	4313      	orrs	r3, r2
 80091a4:	b25b      	sxtb	r3, r3
 80091a6:	b2d9      	uxtb	r1, r3
 80091a8:	f107 021c 	add.w	r2, r7, #28
 80091ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80091ae:	4413      	add	r3, r2
 80091b0:	460a      	mov	r2, r1
 80091b2:	701a      	strb	r2, [r3, #0]
 80091b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80091b6:	3301      	adds	r3, #1
 80091b8:	637b      	str	r3, [r7, #52]	; 0x34
 80091ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80091bc:	2b0e      	cmp	r3, #14
 80091be:	dddf      	ble.n	8009180 <AES_CMAC_Final+0x19e>
 80091c0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80091c4:	005b      	lsls	r3, r3, #1
 80091c6:	b2db      	uxtb	r3, r3
 80091c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 80091cc:	683b      	ldr	r3, [r7, #0]
 80091ce:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80091d2:	683a      	ldr	r2, [r7, #0]
 80091d4:	4413      	add	r3, r2
 80091d6:	2280      	movs	r2, #128	; 0x80
 80091d8:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 80091dc:	e007      	b.n	80091ee <AES_CMAC_Final+0x20c>
            ctx->M_last[ctx->M_n] = 0;
 80091de:	683b      	ldr	r3, [r7, #0]
 80091e0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80091e4:	683a      	ldr	r2, [r7, #0]
 80091e6:	4413      	add	r3, r2
 80091e8:	2200      	movs	r2, #0
 80091ea:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 80091ee:	683b      	ldr	r3, [r7, #0]
 80091f0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80091f4:	1c5a      	adds	r2, r3, #1
 80091f6:	683b      	ldr	r3, [r7, #0]
 80091f8:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 80091fc:	683b      	ldr	r3, [r7, #0]
 80091fe:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8009202:	2b0f      	cmp	r3, #15
 8009204:	d9eb      	bls.n	80091de <AES_CMAC_Final+0x1fc>

        XOR( K, ctx->M_last );
 8009206:	2300      	movs	r3, #0
 8009208:	633b      	str	r3, [r7, #48]	; 0x30
 800920a:	e016      	b.n	800923a <AES_CMAC_Final+0x258>
 800920c:	683a      	ldr	r2, [r7, #0]
 800920e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009210:	4413      	add	r3, r2
 8009212:	f203 1301 	addw	r3, r3, #257	; 0x101
 8009216:	781a      	ldrb	r2, [r3, #0]
 8009218:	f107 011c 	add.w	r1, r7, #28
 800921c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800921e:	440b      	add	r3, r1
 8009220:	781b      	ldrb	r3, [r3, #0]
 8009222:	4053      	eors	r3, r2
 8009224:	b2d9      	uxtb	r1, r3
 8009226:	683a      	ldr	r2, [r7, #0]
 8009228:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800922a:	4413      	add	r3, r2
 800922c:	f203 1301 	addw	r3, r3, #257	; 0x101
 8009230:	460a      	mov	r2, r1
 8009232:	701a      	strb	r2, [r3, #0]
 8009234:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009236:	3301      	adds	r3, #1
 8009238:	633b      	str	r3, [r7, #48]	; 0x30
 800923a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800923c:	2b0f      	cmp	r3, #15
 800923e:	dde5      	ble.n	800920c <AES_CMAC_Final+0x22a>
    }
    XOR( ctx->M_last, ctx->X );
 8009240:	2300      	movs	r3, #0
 8009242:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009244:	e015      	b.n	8009272 <AES_CMAC_Final+0x290>
 8009246:	683a      	ldr	r2, [r7, #0]
 8009248:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800924a:	4413      	add	r3, r2
 800924c:	33f1      	adds	r3, #241	; 0xf1
 800924e:	781a      	ldrb	r2, [r3, #0]
 8009250:	6839      	ldr	r1, [r7, #0]
 8009252:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009254:	440b      	add	r3, r1
 8009256:	f203 1301 	addw	r3, r3, #257	; 0x101
 800925a:	781b      	ldrb	r3, [r3, #0]
 800925c:	4053      	eors	r3, r2
 800925e:	b2d9      	uxtb	r1, r3
 8009260:	683a      	ldr	r2, [r7, #0]
 8009262:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009264:	4413      	add	r3, r2
 8009266:	33f1      	adds	r3, #241	; 0xf1
 8009268:	460a      	mov	r2, r1
 800926a:	701a      	strb	r2, [r3, #0]
 800926c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800926e:	3301      	adds	r3, #1
 8009270:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009272:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009274:	2b0f      	cmp	r3, #15
 8009276:	dde6      	ble.n	8009246 <AES_CMAC_Final+0x264>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 8009278:	683b      	ldr	r3, [r7, #0]
 800927a:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 800927e:	f107 030c 	add.w	r3, r7, #12
 8009282:	2210      	movs	r2, #16
 8009284:	4618      	mov	r0, r3
 8009286:	f00b faa8 	bl	80147da <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 800928a:	683a      	ldr	r2, [r7, #0]
 800928c:	f107 030c 	add.w	r3, r7, #12
 8009290:	6879      	ldr	r1, [r7, #4]
 8009292:	4618      	mov	r0, r3
 8009294:	f000 fd1e 	bl	8009cd4 <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 8009298:	f107 031c 	add.w	r3, r7, #28
 800929c:	2210      	movs	r2, #16
 800929e:	2100      	movs	r1, #0
 80092a0:	4618      	mov	r0, r3
 80092a2:	f00b fad5 	bl	8014850 <memset1>
}
 80092a6:	bf00      	nop
 80092a8:	3748      	adds	r7, #72	; 0x48
 80092aa:	46bd      	mov	sp, r7
 80092ac:	bd80      	pop	{r7, pc}

080092ae <copy_block>:
#  define block_copy_nn(d, s, l)    copy_block_nn(d, s, l)
#  define block_copy(d, s)          copy_block(d, s)
#endif

static void copy_block( void *d, const void *s )
{
 80092ae:	b480      	push	{r7}
 80092b0:	b083      	sub	sp, #12
 80092b2:	af00      	add	r7, sp, #0
 80092b4:	6078      	str	r0, [r7, #4]
 80092b6:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 80092b8:	683b      	ldr	r3, [r7, #0]
 80092ba:	781a      	ldrb	r2, [r3, #0]
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	3301      	adds	r3, #1
 80092c4:	683a      	ldr	r2, [r7, #0]
 80092c6:	7852      	ldrb	r2, [r2, #1]
 80092c8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	3302      	adds	r3, #2
 80092ce:	683a      	ldr	r2, [r7, #0]
 80092d0:	7892      	ldrb	r2, [r2, #2]
 80092d2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	3303      	adds	r3, #3
 80092d8:	683a      	ldr	r2, [r7, #0]
 80092da:	78d2      	ldrb	r2, [r2, #3]
 80092dc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	3304      	adds	r3, #4
 80092e2:	683a      	ldr	r2, [r7, #0]
 80092e4:	7912      	ldrb	r2, [r2, #4]
 80092e6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	3305      	adds	r3, #5
 80092ec:	683a      	ldr	r2, [r7, #0]
 80092ee:	7952      	ldrb	r2, [r2, #5]
 80092f0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	3306      	adds	r3, #6
 80092f6:	683a      	ldr	r2, [r7, #0]
 80092f8:	7992      	ldrb	r2, [r2, #6]
 80092fa:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	3307      	adds	r3, #7
 8009300:	683a      	ldr	r2, [r7, #0]
 8009302:	79d2      	ldrb	r2, [r2, #7]
 8009304:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	3308      	adds	r3, #8
 800930a:	683a      	ldr	r2, [r7, #0]
 800930c:	7a12      	ldrb	r2, [r2, #8]
 800930e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	3309      	adds	r3, #9
 8009314:	683a      	ldr	r2, [r7, #0]
 8009316:	7a52      	ldrb	r2, [r2, #9]
 8009318:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	330a      	adds	r3, #10
 800931e:	683a      	ldr	r2, [r7, #0]
 8009320:	7a92      	ldrb	r2, [r2, #10]
 8009322:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	330b      	adds	r3, #11
 8009328:	683a      	ldr	r2, [r7, #0]
 800932a:	7ad2      	ldrb	r2, [r2, #11]
 800932c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	330c      	adds	r3, #12
 8009332:	683a      	ldr	r2, [r7, #0]
 8009334:	7b12      	ldrb	r2, [r2, #12]
 8009336:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	330d      	adds	r3, #13
 800933c:	683a      	ldr	r2, [r7, #0]
 800933e:	7b52      	ldrb	r2, [r2, #13]
 8009340:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	330e      	adds	r3, #14
 8009346:	683a      	ldr	r2, [r7, #0]
 8009348:	7b92      	ldrb	r2, [r2, #14]
 800934a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	330f      	adds	r3, #15
 8009350:	683a      	ldr	r2, [r7, #0]
 8009352:	7bd2      	ldrb	r2, [r2, #15]
 8009354:	701a      	strb	r2, [r3, #0]
#endif
}
 8009356:	bf00      	nop
 8009358:	370c      	adds	r7, #12
 800935a:	46bd      	mov	sp, r7
 800935c:	bc80      	pop	{r7}
 800935e:	4770      	bx	lr

08009360 <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
 8009360:	b480      	push	{r7}
 8009362:	b085      	sub	sp, #20
 8009364:	af00      	add	r7, sp, #0
 8009366:	60f8      	str	r0, [r7, #12]
 8009368:	60b9      	str	r1, [r7, #8]
 800936a:	4613      	mov	r3, r2
 800936c:	71fb      	strb	r3, [r7, #7]
    while( nn-- )
 800936e:	e007      	b.n	8009380 <copy_block_nn+0x20>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 8009370:	68ba      	ldr	r2, [r7, #8]
 8009372:	1c53      	adds	r3, r2, #1
 8009374:	60bb      	str	r3, [r7, #8]
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	1c59      	adds	r1, r3, #1
 800937a:	60f9      	str	r1, [r7, #12]
 800937c:	7812      	ldrb	r2, [r2, #0]
 800937e:	701a      	strb	r2, [r3, #0]
    while( nn-- )
 8009380:	79fb      	ldrb	r3, [r7, #7]
 8009382:	1e5a      	subs	r2, r3, #1
 8009384:	71fa      	strb	r2, [r7, #7]
 8009386:	2b00      	cmp	r3, #0
 8009388:	d1f2      	bne.n	8009370 <copy_block_nn+0x10>
}
 800938a:	bf00      	nop
 800938c:	bf00      	nop
 800938e:	3714      	adds	r7, #20
 8009390:	46bd      	mov	sp, r7
 8009392:	bc80      	pop	{r7}
 8009394:	4770      	bx	lr

08009396 <xor_block>:

static void xor_block( void *d, const void *s )
{
 8009396:	b480      	push	{r7}
 8009398:	b083      	sub	sp, #12
 800939a:	af00      	add	r7, sp, #0
 800939c:	6078      	str	r0, [r7, #4]
 800939e:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	781a      	ldrb	r2, [r3, #0]
 80093a4:	683b      	ldr	r3, [r7, #0]
 80093a6:	781b      	ldrb	r3, [r3, #0]
 80093a8:	4053      	eors	r3, r2
 80093aa:	b2da      	uxtb	r2, r3
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	3301      	adds	r3, #1
 80093b4:	7819      	ldrb	r1, [r3, #0]
 80093b6:	683b      	ldr	r3, [r7, #0]
 80093b8:	3301      	adds	r3, #1
 80093ba:	781a      	ldrb	r2, [r3, #0]
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	3301      	adds	r3, #1
 80093c0:	404a      	eors	r2, r1
 80093c2:	b2d2      	uxtb	r2, r2
 80093c4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	3302      	adds	r3, #2
 80093ca:	7819      	ldrb	r1, [r3, #0]
 80093cc:	683b      	ldr	r3, [r7, #0]
 80093ce:	3302      	adds	r3, #2
 80093d0:	781a      	ldrb	r2, [r3, #0]
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	3302      	adds	r3, #2
 80093d6:	404a      	eors	r2, r1
 80093d8:	b2d2      	uxtb	r2, r2
 80093da:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	3303      	adds	r3, #3
 80093e0:	7819      	ldrb	r1, [r3, #0]
 80093e2:	683b      	ldr	r3, [r7, #0]
 80093e4:	3303      	adds	r3, #3
 80093e6:	781a      	ldrb	r2, [r3, #0]
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	3303      	adds	r3, #3
 80093ec:	404a      	eors	r2, r1
 80093ee:	b2d2      	uxtb	r2, r2
 80093f0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	3304      	adds	r3, #4
 80093f6:	7819      	ldrb	r1, [r3, #0]
 80093f8:	683b      	ldr	r3, [r7, #0]
 80093fa:	3304      	adds	r3, #4
 80093fc:	781a      	ldrb	r2, [r3, #0]
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	3304      	adds	r3, #4
 8009402:	404a      	eors	r2, r1
 8009404:	b2d2      	uxtb	r2, r2
 8009406:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	3305      	adds	r3, #5
 800940c:	7819      	ldrb	r1, [r3, #0]
 800940e:	683b      	ldr	r3, [r7, #0]
 8009410:	3305      	adds	r3, #5
 8009412:	781a      	ldrb	r2, [r3, #0]
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	3305      	adds	r3, #5
 8009418:	404a      	eors	r2, r1
 800941a:	b2d2      	uxtb	r2, r2
 800941c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	3306      	adds	r3, #6
 8009422:	7819      	ldrb	r1, [r3, #0]
 8009424:	683b      	ldr	r3, [r7, #0]
 8009426:	3306      	adds	r3, #6
 8009428:	781a      	ldrb	r2, [r3, #0]
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	3306      	adds	r3, #6
 800942e:	404a      	eors	r2, r1
 8009430:	b2d2      	uxtb	r2, r2
 8009432:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	3307      	adds	r3, #7
 8009438:	7819      	ldrb	r1, [r3, #0]
 800943a:	683b      	ldr	r3, [r7, #0]
 800943c:	3307      	adds	r3, #7
 800943e:	781a      	ldrb	r2, [r3, #0]
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	3307      	adds	r3, #7
 8009444:	404a      	eors	r2, r1
 8009446:	b2d2      	uxtb	r2, r2
 8009448:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	3308      	adds	r3, #8
 800944e:	7819      	ldrb	r1, [r3, #0]
 8009450:	683b      	ldr	r3, [r7, #0]
 8009452:	3308      	adds	r3, #8
 8009454:	781a      	ldrb	r2, [r3, #0]
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	3308      	adds	r3, #8
 800945a:	404a      	eors	r2, r1
 800945c:	b2d2      	uxtb	r2, r2
 800945e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	3309      	adds	r3, #9
 8009464:	7819      	ldrb	r1, [r3, #0]
 8009466:	683b      	ldr	r3, [r7, #0]
 8009468:	3309      	adds	r3, #9
 800946a:	781a      	ldrb	r2, [r3, #0]
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	3309      	adds	r3, #9
 8009470:	404a      	eors	r2, r1
 8009472:	b2d2      	uxtb	r2, r2
 8009474:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	330a      	adds	r3, #10
 800947a:	7819      	ldrb	r1, [r3, #0]
 800947c:	683b      	ldr	r3, [r7, #0]
 800947e:	330a      	adds	r3, #10
 8009480:	781a      	ldrb	r2, [r3, #0]
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	330a      	adds	r3, #10
 8009486:	404a      	eors	r2, r1
 8009488:	b2d2      	uxtb	r2, r2
 800948a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	330b      	adds	r3, #11
 8009490:	7819      	ldrb	r1, [r3, #0]
 8009492:	683b      	ldr	r3, [r7, #0]
 8009494:	330b      	adds	r3, #11
 8009496:	781a      	ldrb	r2, [r3, #0]
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	330b      	adds	r3, #11
 800949c:	404a      	eors	r2, r1
 800949e:	b2d2      	uxtb	r2, r2
 80094a0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	330c      	adds	r3, #12
 80094a6:	7819      	ldrb	r1, [r3, #0]
 80094a8:	683b      	ldr	r3, [r7, #0]
 80094aa:	330c      	adds	r3, #12
 80094ac:	781a      	ldrb	r2, [r3, #0]
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	330c      	adds	r3, #12
 80094b2:	404a      	eors	r2, r1
 80094b4:	b2d2      	uxtb	r2, r2
 80094b6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	330d      	adds	r3, #13
 80094bc:	7819      	ldrb	r1, [r3, #0]
 80094be:	683b      	ldr	r3, [r7, #0]
 80094c0:	330d      	adds	r3, #13
 80094c2:	781a      	ldrb	r2, [r3, #0]
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	330d      	adds	r3, #13
 80094c8:	404a      	eors	r2, r1
 80094ca:	b2d2      	uxtb	r2, r2
 80094cc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	330e      	adds	r3, #14
 80094d2:	7819      	ldrb	r1, [r3, #0]
 80094d4:	683b      	ldr	r3, [r7, #0]
 80094d6:	330e      	adds	r3, #14
 80094d8:	781a      	ldrb	r2, [r3, #0]
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	330e      	adds	r3, #14
 80094de:	404a      	eors	r2, r1
 80094e0:	b2d2      	uxtb	r2, r2
 80094e2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	330f      	adds	r3, #15
 80094e8:	7819      	ldrb	r1, [r3, #0]
 80094ea:	683b      	ldr	r3, [r7, #0]
 80094ec:	330f      	adds	r3, #15
 80094ee:	781a      	ldrb	r2, [r3, #0]
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	330f      	adds	r3, #15
 80094f4:	404a      	eors	r2, r1
 80094f6:	b2d2      	uxtb	r2, r2
 80094f8:	701a      	strb	r2, [r3, #0]
#endif
}
 80094fa:	bf00      	nop
 80094fc:	370c      	adds	r7, #12
 80094fe:	46bd      	mov	sp, r7
 8009500:	bc80      	pop	{r7}
 8009502:	4770      	bx	lr

08009504 <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 8009504:	b480      	push	{r7}
 8009506:	b085      	sub	sp, #20
 8009508:	af00      	add	r7, sp, #0
 800950a:	60f8      	str	r0, [r7, #12]
 800950c:	60b9      	str	r1, [r7, #8]
 800950e:	607a      	str	r2, [r7, #4]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 8009510:	68bb      	ldr	r3, [r7, #8]
 8009512:	781a      	ldrb	r2, [r3, #0]
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	781b      	ldrb	r3, [r3, #0]
 8009518:	4053      	eors	r3, r2
 800951a:	b2da      	uxtb	r2, r3
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 8009520:	68bb      	ldr	r3, [r7, #8]
 8009522:	3301      	adds	r3, #1
 8009524:	7819      	ldrb	r1, [r3, #0]
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	3301      	adds	r3, #1
 800952a:	781a      	ldrb	r2, [r3, #0]
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	3301      	adds	r3, #1
 8009530:	404a      	eors	r2, r1
 8009532:	b2d2      	uxtb	r2, r2
 8009534:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 8009536:	68bb      	ldr	r3, [r7, #8]
 8009538:	3302      	adds	r3, #2
 800953a:	7819      	ldrb	r1, [r3, #0]
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	3302      	adds	r3, #2
 8009540:	781a      	ldrb	r2, [r3, #0]
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	3302      	adds	r3, #2
 8009546:	404a      	eors	r2, r1
 8009548:	b2d2      	uxtb	r2, r2
 800954a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 800954c:	68bb      	ldr	r3, [r7, #8]
 800954e:	3303      	adds	r3, #3
 8009550:	7819      	ldrb	r1, [r3, #0]
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	3303      	adds	r3, #3
 8009556:	781a      	ldrb	r2, [r3, #0]
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	3303      	adds	r3, #3
 800955c:	404a      	eors	r2, r1
 800955e:	b2d2      	uxtb	r2, r2
 8009560:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 8009562:	68bb      	ldr	r3, [r7, #8]
 8009564:	3304      	adds	r3, #4
 8009566:	7819      	ldrb	r1, [r3, #0]
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	3304      	adds	r3, #4
 800956c:	781a      	ldrb	r2, [r3, #0]
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	3304      	adds	r3, #4
 8009572:	404a      	eors	r2, r1
 8009574:	b2d2      	uxtb	r2, r2
 8009576:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 8009578:	68bb      	ldr	r3, [r7, #8]
 800957a:	3305      	adds	r3, #5
 800957c:	7819      	ldrb	r1, [r3, #0]
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	3305      	adds	r3, #5
 8009582:	781a      	ldrb	r2, [r3, #0]
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	3305      	adds	r3, #5
 8009588:	404a      	eors	r2, r1
 800958a:	b2d2      	uxtb	r2, r2
 800958c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 800958e:	68bb      	ldr	r3, [r7, #8]
 8009590:	3306      	adds	r3, #6
 8009592:	7819      	ldrb	r1, [r3, #0]
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	3306      	adds	r3, #6
 8009598:	781a      	ldrb	r2, [r3, #0]
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	3306      	adds	r3, #6
 800959e:	404a      	eors	r2, r1
 80095a0:	b2d2      	uxtb	r2, r2
 80095a2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 80095a4:	68bb      	ldr	r3, [r7, #8]
 80095a6:	3307      	adds	r3, #7
 80095a8:	7819      	ldrb	r1, [r3, #0]
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	3307      	adds	r3, #7
 80095ae:	781a      	ldrb	r2, [r3, #0]
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	3307      	adds	r3, #7
 80095b4:	404a      	eors	r2, r1
 80095b6:	b2d2      	uxtb	r2, r2
 80095b8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 80095ba:	68bb      	ldr	r3, [r7, #8]
 80095bc:	3308      	adds	r3, #8
 80095be:	7819      	ldrb	r1, [r3, #0]
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	3308      	adds	r3, #8
 80095c4:	781a      	ldrb	r2, [r3, #0]
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	3308      	adds	r3, #8
 80095ca:	404a      	eors	r2, r1
 80095cc:	b2d2      	uxtb	r2, r2
 80095ce:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 80095d0:	68bb      	ldr	r3, [r7, #8]
 80095d2:	3309      	adds	r3, #9
 80095d4:	7819      	ldrb	r1, [r3, #0]
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	3309      	adds	r3, #9
 80095da:	781a      	ldrb	r2, [r3, #0]
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	3309      	adds	r3, #9
 80095e0:	404a      	eors	r2, r1
 80095e2:	b2d2      	uxtb	r2, r2
 80095e4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 80095e6:	68bb      	ldr	r3, [r7, #8]
 80095e8:	330a      	adds	r3, #10
 80095ea:	7819      	ldrb	r1, [r3, #0]
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	330a      	adds	r3, #10
 80095f0:	781a      	ldrb	r2, [r3, #0]
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	330a      	adds	r3, #10
 80095f6:	404a      	eors	r2, r1
 80095f8:	b2d2      	uxtb	r2, r2
 80095fa:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 80095fc:	68bb      	ldr	r3, [r7, #8]
 80095fe:	330b      	adds	r3, #11
 8009600:	7819      	ldrb	r1, [r3, #0]
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	330b      	adds	r3, #11
 8009606:	781a      	ldrb	r2, [r3, #0]
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	330b      	adds	r3, #11
 800960c:	404a      	eors	r2, r1
 800960e:	b2d2      	uxtb	r2, r2
 8009610:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 8009612:	68bb      	ldr	r3, [r7, #8]
 8009614:	330c      	adds	r3, #12
 8009616:	7819      	ldrb	r1, [r3, #0]
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	330c      	adds	r3, #12
 800961c:	781a      	ldrb	r2, [r3, #0]
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	330c      	adds	r3, #12
 8009622:	404a      	eors	r2, r1
 8009624:	b2d2      	uxtb	r2, r2
 8009626:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 8009628:	68bb      	ldr	r3, [r7, #8]
 800962a:	330d      	adds	r3, #13
 800962c:	7819      	ldrb	r1, [r3, #0]
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	330d      	adds	r3, #13
 8009632:	781a      	ldrb	r2, [r3, #0]
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	330d      	adds	r3, #13
 8009638:	404a      	eors	r2, r1
 800963a:	b2d2      	uxtb	r2, r2
 800963c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 800963e:	68bb      	ldr	r3, [r7, #8]
 8009640:	330e      	adds	r3, #14
 8009642:	7819      	ldrb	r1, [r3, #0]
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	330e      	adds	r3, #14
 8009648:	781a      	ldrb	r2, [r3, #0]
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	330e      	adds	r3, #14
 800964e:	404a      	eors	r2, r1
 8009650:	b2d2      	uxtb	r2, r2
 8009652:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 8009654:	68bb      	ldr	r3, [r7, #8]
 8009656:	330f      	adds	r3, #15
 8009658:	7819      	ldrb	r1, [r3, #0]
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	330f      	adds	r3, #15
 800965e:	781a      	ldrb	r2, [r3, #0]
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	330f      	adds	r3, #15
 8009664:	404a      	eors	r2, r1
 8009666:	b2d2      	uxtb	r2, r2
 8009668:	701a      	strb	r2, [r3, #0]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 800966a:	bf00      	nop
 800966c:	3714      	adds	r7, #20
 800966e:	46bd      	mov	sp, r7
 8009670:	bc80      	pop	{r7}
 8009672:	4770      	bx	lr

08009674 <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b082      	sub	sp, #8
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
 800967c:	6039      	str	r1, [r7, #0]
    xor_block(d, k);
 800967e:	6839      	ldr	r1, [r7, #0]
 8009680:	6878      	ldr	r0, [r7, #4]
 8009682:	f7ff fe88 	bl	8009396 <xor_block>
}
 8009686:	bf00      	nop
 8009688:	3708      	adds	r7, #8
 800968a:	46bd      	mov	sp, r7
 800968c:	bd80      	pop	{r7, pc}
	...

08009690 <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;
 8009690:	b480      	push	{r7}
 8009692:	b085      	sub	sp, #20
 8009694:	af00      	add	r7, sp, #0
 8009696:	6078      	str	r0, [r7, #4]

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	781b      	ldrb	r3, [r3, #0]
 800969c:	461a      	mov	r2, r3
 800969e:	4b48      	ldr	r3, [pc, #288]	; (80097c0 <shift_sub_rows+0x130>)
 80096a0:	5c9a      	ldrb	r2, [r3, r2]
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	701a      	strb	r2, [r3, #0]
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	3304      	adds	r3, #4
 80096aa:	781b      	ldrb	r3, [r3, #0]
 80096ac:	4619      	mov	r1, r3
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	3304      	adds	r3, #4
 80096b2:	4a43      	ldr	r2, [pc, #268]	; (80097c0 <shift_sub_rows+0x130>)
 80096b4:	5c52      	ldrb	r2, [r2, r1]
 80096b6:	701a      	strb	r2, [r3, #0]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	3308      	adds	r3, #8
 80096bc:	781b      	ldrb	r3, [r3, #0]
 80096be:	4619      	mov	r1, r3
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	3308      	adds	r3, #8
 80096c4:	4a3e      	ldr	r2, [pc, #248]	; (80097c0 <shift_sub_rows+0x130>)
 80096c6:	5c52      	ldrb	r2, [r2, r1]
 80096c8:	701a      	strb	r2, [r3, #0]
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	330c      	adds	r3, #12
 80096ce:	781b      	ldrb	r3, [r3, #0]
 80096d0:	4619      	mov	r1, r3
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	330c      	adds	r3, #12
 80096d6:	4a3a      	ldr	r2, [pc, #232]	; (80097c0 <shift_sub_rows+0x130>)
 80096d8:	5c52      	ldrb	r2, [r2, r1]
 80096da:	701a      	strb	r2, [r3, #0]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	785b      	ldrb	r3, [r3, #1]
 80096e0:	73fb      	strb	r3, [r7, #15]
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	3305      	adds	r3, #5
 80096e6:	781b      	ldrb	r3, [r3, #0]
 80096e8:	4619      	mov	r1, r3
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	3301      	adds	r3, #1
 80096ee:	4a34      	ldr	r2, [pc, #208]	; (80097c0 <shift_sub_rows+0x130>)
 80096f0:	5c52      	ldrb	r2, [r2, r1]
 80096f2:	701a      	strb	r2, [r3, #0]
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	3309      	adds	r3, #9
 80096f8:	781b      	ldrb	r3, [r3, #0]
 80096fa:	4619      	mov	r1, r3
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	3305      	adds	r3, #5
 8009700:	4a2f      	ldr	r2, [pc, #188]	; (80097c0 <shift_sub_rows+0x130>)
 8009702:	5c52      	ldrb	r2, [r2, r1]
 8009704:	701a      	strb	r2, [r3, #0]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	330d      	adds	r3, #13
 800970a:	781b      	ldrb	r3, [r3, #0]
 800970c:	4619      	mov	r1, r3
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	3309      	adds	r3, #9
 8009712:	4a2b      	ldr	r2, [pc, #172]	; (80097c0 <shift_sub_rows+0x130>)
 8009714:	5c52      	ldrb	r2, [r2, r1]
 8009716:	701a      	strb	r2, [r3, #0]
 8009718:	7bfa      	ldrb	r2, [r7, #15]
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	330d      	adds	r3, #13
 800971e:	4928      	ldr	r1, [pc, #160]	; (80097c0 <shift_sub_rows+0x130>)
 8009720:	5c8a      	ldrb	r2, [r1, r2]
 8009722:	701a      	strb	r2, [r3, #0]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	789b      	ldrb	r3, [r3, #2]
 8009728:	73fb      	strb	r3, [r7, #15]
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	330a      	adds	r3, #10
 800972e:	781b      	ldrb	r3, [r3, #0]
 8009730:	4619      	mov	r1, r3
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	3302      	adds	r3, #2
 8009736:	4a22      	ldr	r2, [pc, #136]	; (80097c0 <shift_sub_rows+0x130>)
 8009738:	5c52      	ldrb	r2, [r2, r1]
 800973a:	701a      	strb	r2, [r3, #0]
 800973c:	7bfa      	ldrb	r2, [r7, #15]
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	330a      	adds	r3, #10
 8009742:	491f      	ldr	r1, [pc, #124]	; (80097c0 <shift_sub_rows+0x130>)
 8009744:	5c8a      	ldrb	r2, [r1, r2]
 8009746:	701a      	strb	r2, [r3, #0]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	799b      	ldrb	r3, [r3, #6]
 800974c:	73fb      	strb	r3, [r7, #15]
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	330e      	adds	r3, #14
 8009752:	781b      	ldrb	r3, [r3, #0]
 8009754:	4619      	mov	r1, r3
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	3306      	adds	r3, #6
 800975a:	4a19      	ldr	r2, [pc, #100]	; (80097c0 <shift_sub_rows+0x130>)
 800975c:	5c52      	ldrb	r2, [r2, r1]
 800975e:	701a      	strb	r2, [r3, #0]
 8009760:	7bfa      	ldrb	r2, [r7, #15]
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	330e      	adds	r3, #14
 8009766:	4916      	ldr	r1, [pc, #88]	; (80097c0 <shift_sub_rows+0x130>)
 8009768:	5c8a      	ldrb	r2, [r1, r2]
 800976a:	701a      	strb	r2, [r3, #0]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	7bdb      	ldrb	r3, [r3, #15]
 8009770:	73fb      	strb	r3, [r7, #15]
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	330b      	adds	r3, #11
 8009776:	781b      	ldrb	r3, [r3, #0]
 8009778:	4619      	mov	r1, r3
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	330f      	adds	r3, #15
 800977e:	4a10      	ldr	r2, [pc, #64]	; (80097c0 <shift_sub_rows+0x130>)
 8009780:	5c52      	ldrb	r2, [r2, r1]
 8009782:	701a      	strb	r2, [r3, #0]
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	3307      	adds	r3, #7
 8009788:	781b      	ldrb	r3, [r3, #0]
 800978a:	4619      	mov	r1, r3
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	330b      	adds	r3, #11
 8009790:	4a0b      	ldr	r2, [pc, #44]	; (80097c0 <shift_sub_rows+0x130>)
 8009792:	5c52      	ldrb	r2, [r2, r1]
 8009794:	701a      	strb	r2, [r3, #0]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	3303      	adds	r3, #3
 800979a:	781b      	ldrb	r3, [r3, #0]
 800979c:	4619      	mov	r1, r3
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	3307      	adds	r3, #7
 80097a2:	4a07      	ldr	r2, [pc, #28]	; (80097c0 <shift_sub_rows+0x130>)
 80097a4:	5c52      	ldrb	r2, [r2, r1]
 80097a6:	701a      	strb	r2, [r3, #0]
 80097a8:	7bfa      	ldrb	r2, [r7, #15]
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	3303      	adds	r3, #3
 80097ae:	4904      	ldr	r1, [pc, #16]	; (80097c0 <shift_sub_rows+0x130>)
 80097b0:	5c8a      	ldrb	r2, [r1, r2]
 80097b2:	701a      	strb	r2, [r3, #0]
}
 80097b4:	bf00      	nop
 80097b6:	3714      	adds	r7, #20
 80097b8:	46bd      	mov	sp, r7
 80097ba:	bc80      	pop	{r7}
 80097bc:	4770      	bx	lr
 80097be:	bf00      	nop
 80097c0:	0801987c 	.word	0x0801987c

080097c4 <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 80097c4:	b580      	push	{r7, lr}
 80097c6:	b086      	sub	sp, #24
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	6078      	str	r0, [r7, #4]
    block_copy(st, dt);
 80097cc:	f107 0308 	add.w	r3, r7, #8
 80097d0:	6879      	ldr	r1, [r7, #4]
 80097d2:	4618      	mov	r0, r3
 80097d4:	f7ff fd6b 	bl	80092ae <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 80097d8:	7a3b      	ldrb	r3, [r7, #8]
 80097da:	461a      	mov	r2, r3
 80097dc:	4b9a      	ldr	r3, [pc, #616]	; (8009a48 <mix_sub_columns+0x284>)
 80097de:	5c9a      	ldrb	r2, [r3, r2]
 80097e0:	7b7b      	ldrb	r3, [r7, #13]
 80097e2:	4619      	mov	r1, r3
 80097e4:	4b99      	ldr	r3, [pc, #612]	; (8009a4c <mix_sub_columns+0x288>)
 80097e6:	5c5b      	ldrb	r3, [r3, r1]
 80097e8:	4053      	eors	r3, r2
 80097ea:	b2da      	uxtb	r2, r3
 80097ec:	7cbb      	ldrb	r3, [r7, #18]
 80097ee:	4619      	mov	r1, r3
 80097f0:	4b97      	ldr	r3, [pc, #604]	; (8009a50 <mix_sub_columns+0x28c>)
 80097f2:	5c5b      	ldrb	r3, [r3, r1]
 80097f4:	4053      	eors	r3, r2
 80097f6:	b2da      	uxtb	r2, r3
 80097f8:	7dfb      	ldrb	r3, [r7, #23]
 80097fa:	4619      	mov	r1, r3
 80097fc:	4b94      	ldr	r3, [pc, #592]	; (8009a50 <mix_sub_columns+0x28c>)
 80097fe:	5c5b      	ldrb	r3, [r3, r1]
 8009800:	4053      	eors	r3, r2
 8009802:	b2da      	uxtb	r2, r3
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	701a      	strb	r2, [r3, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 8009808:	7a3b      	ldrb	r3, [r7, #8]
 800980a:	461a      	mov	r2, r3
 800980c:	4b90      	ldr	r3, [pc, #576]	; (8009a50 <mix_sub_columns+0x28c>)
 800980e:	5c9a      	ldrb	r2, [r3, r2]
 8009810:	7b7b      	ldrb	r3, [r7, #13]
 8009812:	4619      	mov	r1, r3
 8009814:	4b8c      	ldr	r3, [pc, #560]	; (8009a48 <mix_sub_columns+0x284>)
 8009816:	5c5b      	ldrb	r3, [r3, r1]
 8009818:	4053      	eors	r3, r2
 800981a:	b2da      	uxtb	r2, r3
 800981c:	7cbb      	ldrb	r3, [r7, #18]
 800981e:	4619      	mov	r1, r3
 8009820:	4b8a      	ldr	r3, [pc, #552]	; (8009a4c <mix_sub_columns+0x288>)
 8009822:	5c5b      	ldrb	r3, [r3, r1]
 8009824:	4053      	eors	r3, r2
 8009826:	b2d9      	uxtb	r1, r3
 8009828:	7dfb      	ldrb	r3, [r7, #23]
 800982a:	461a      	mov	r2, r3
 800982c:	4b88      	ldr	r3, [pc, #544]	; (8009a50 <mix_sub_columns+0x28c>)
 800982e:	5c9a      	ldrb	r2, [r3, r2]
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	3301      	adds	r3, #1
 8009834:	404a      	eors	r2, r1
 8009836:	b2d2      	uxtb	r2, r2
 8009838:	701a      	strb	r2, [r3, #0]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 800983a:	7a3b      	ldrb	r3, [r7, #8]
 800983c:	461a      	mov	r2, r3
 800983e:	4b84      	ldr	r3, [pc, #528]	; (8009a50 <mix_sub_columns+0x28c>)
 8009840:	5c9a      	ldrb	r2, [r3, r2]
 8009842:	7b7b      	ldrb	r3, [r7, #13]
 8009844:	4619      	mov	r1, r3
 8009846:	4b82      	ldr	r3, [pc, #520]	; (8009a50 <mix_sub_columns+0x28c>)
 8009848:	5c5b      	ldrb	r3, [r3, r1]
 800984a:	4053      	eors	r3, r2
 800984c:	b2da      	uxtb	r2, r3
 800984e:	7cbb      	ldrb	r3, [r7, #18]
 8009850:	4619      	mov	r1, r3
 8009852:	4b7d      	ldr	r3, [pc, #500]	; (8009a48 <mix_sub_columns+0x284>)
 8009854:	5c5b      	ldrb	r3, [r3, r1]
 8009856:	4053      	eors	r3, r2
 8009858:	b2d9      	uxtb	r1, r3
 800985a:	7dfb      	ldrb	r3, [r7, #23]
 800985c:	461a      	mov	r2, r3
 800985e:	4b7b      	ldr	r3, [pc, #492]	; (8009a4c <mix_sub_columns+0x288>)
 8009860:	5c9a      	ldrb	r2, [r3, r2]
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	3302      	adds	r3, #2
 8009866:	404a      	eors	r2, r1
 8009868:	b2d2      	uxtb	r2, r2
 800986a:	701a      	strb	r2, [r3, #0]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 800986c:	7a3b      	ldrb	r3, [r7, #8]
 800986e:	461a      	mov	r2, r3
 8009870:	4b76      	ldr	r3, [pc, #472]	; (8009a4c <mix_sub_columns+0x288>)
 8009872:	5c9a      	ldrb	r2, [r3, r2]
 8009874:	7b7b      	ldrb	r3, [r7, #13]
 8009876:	4619      	mov	r1, r3
 8009878:	4b75      	ldr	r3, [pc, #468]	; (8009a50 <mix_sub_columns+0x28c>)
 800987a:	5c5b      	ldrb	r3, [r3, r1]
 800987c:	4053      	eors	r3, r2
 800987e:	b2da      	uxtb	r2, r3
 8009880:	7cbb      	ldrb	r3, [r7, #18]
 8009882:	4619      	mov	r1, r3
 8009884:	4b72      	ldr	r3, [pc, #456]	; (8009a50 <mix_sub_columns+0x28c>)
 8009886:	5c5b      	ldrb	r3, [r3, r1]
 8009888:	4053      	eors	r3, r2
 800988a:	b2d9      	uxtb	r1, r3
 800988c:	7dfb      	ldrb	r3, [r7, #23]
 800988e:	461a      	mov	r2, r3
 8009890:	4b6d      	ldr	r3, [pc, #436]	; (8009a48 <mix_sub_columns+0x284>)
 8009892:	5c9a      	ldrb	r2, [r3, r2]
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	3303      	adds	r3, #3
 8009898:	404a      	eors	r2, r1
 800989a:	b2d2      	uxtb	r2, r2
 800989c:	701a      	strb	r2, [r3, #0]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 800989e:	7b3b      	ldrb	r3, [r7, #12]
 80098a0:	461a      	mov	r2, r3
 80098a2:	4b69      	ldr	r3, [pc, #420]	; (8009a48 <mix_sub_columns+0x284>)
 80098a4:	5c9a      	ldrb	r2, [r3, r2]
 80098a6:	7c7b      	ldrb	r3, [r7, #17]
 80098a8:	4619      	mov	r1, r3
 80098aa:	4b68      	ldr	r3, [pc, #416]	; (8009a4c <mix_sub_columns+0x288>)
 80098ac:	5c5b      	ldrb	r3, [r3, r1]
 80098ae:	4053      	eors	r3, r2
 80098b0:	b2da      	uxtb	r2, r3
 80098b2:	7dbb      	ldrb	r3, [r7, #22]
 80098b4:	4619      	mov	r1, r3
 80098b6:	4b66      	ldr	r3, [pc, #408]	; (8009a50 <mix_sub_columns+0x28c>)
 80098b8:	5c5b      	ldrb	r3, [r3, r1]
 80098ba:	4053      	eors	r3, r2
 80098bc:	b2d9      	uxtb	r1, r3
 80098be:	7afb      	ldrb	r3, [r7, #11]
 80098c0:	461a      	mov	r2, r3
 80098c2:	4b63      	ldr	r3, [pc, #396]	; (8009a50 <mix_sub_columns+0x28c>)
 80098c4:	5c9a      	ldrb	r2, [r3, r2]
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	3304      	adds	r3, #4
 80098ca:	404a      	eors	r2, r1
 80098cc:	b2d2      	uxtb	r2, r2
 80098ce:	701a      	strb	r2, [r3, #0]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 80098d0:	7b3b      	ldrb	r3, [r7, #12]
 80098d2:	461a      	mov	r2, r3
 80098d4:	4b5e      	ldr	r3, [pc, #376]	; (8009a50 <mix_sub_columns+0x28c>)
 80098d6:	5c9a      	ldrb	r2, [r3, r2]
 80098d8:	7c7b      	ldrb	r3, [r7, #17]
 80098da:	4619      	mov	r1, r3
 80098dc:	4b5a      	ldr	r3, [pc, #360]	; (8009a48 <mix_sub_columns+0x284>)
 80098de:	5c5b      	ldrb	r3, [r3, r1]
 80098e0:	4053      	eors	r3, r2
 80098e2:	b2da      	uxtb	r2, r3
 80098e4:	7dbb      	ldrb	r3, [r7, #22]
 80098e6:	4619      	mov	r1, r3
 80098e8:	4b58      	ldr	r3, [pc, #352]	; (8009a4c <mix_sub_columns+0x288>)
 80098ea:	5c5b      	ldrb	r3, [r3, r1]
 80098ec:	4053      	eors	r3, r2
 80098ee:	b2d9      	uxtb	r1, r3
 80098f0:	7afb      	ldrb	r3, [r7, #11]
 80098f2:	461a      	mov	r2, r3
 80098f4:	4b56      	ldr	r3, [pc, #344]	; (8009a50 <mix_sub_columns+0x28c>)
 80098f6:	5c9a      	ldrb	r2, [r3, r2]
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	3305      	adds	r3, #5
 80098fc:	404a      	eors	r2, r1
 80098fe:	b2d2      	uxtb	r2, r2
 8009900:	701a      	strb	r2, [r3, #0]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 8009902:	7b3b      	ldrb	r3, [r7, #12]
 8009904:	461a      	mov	r2, r3
 8009906:	4b52      	ldr	r3, [pc, #328]	; (8009a50 <mix_sub_columns+0x28c>)
 8009908:	5c9a      	ldrb	r2, [r3, r2]
 800990a:	7c7b      	ldrb	r3, [r7, #17]
 800990c:	4619      	mov	r1, r3
 800990e:	4b50      	ldr	r3, [pc, #320]	; (8009a50 <mix_sub_columns+0x28c>)
 8009910:	5c5b      	ldrb	r3, [r3, r1]
 8009912:	4053      	eors	r3, r2
 8009914:	b2da      	uxtb	r2, r3
 8009916:	7dbb      	ldrb	r3, [r7, #22]
 8009918:	4619      	mov	r1, r3
 800991a:	4b4b      	ldr	r3, [pc, #300]	; (8009a48 <mix_sub_columns+0x284>)
 800991c:	5c5b      	ldrb	r3, [r3, r1]
 800991e:	4053      	eors	r3, r2
 8009920:	b2d9      	uxtb	r1, r3
 8009922:	7afb      	ldrb	r3, [r7, #11]
 8009924:	461a      	mov	r2, r3
 8009926:	4b49      	ldr	r3, [pc, #292]	; (8009a4c <mix_sub_columns+0x288>)
 8009928:	5c9a      	ldrb	r2, [r3, r2]
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	3306      	adds	r3, #6
 800992e:	404a      	eors	r2, r1
 8009930:	b2d2      	uxtb	r2, r2
 8009932:	701a      	strb	r2, [r3, #0]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 8009934:	7b3b      	ldrb	r3, [r7, #12]
 8009936:	461a      	mov	r2, r3
 8009938:	4b44      	ldr	r3, [pc, #272]	; (8009a4c <mix_sub_columns+0x288>)
 800993a:	5c9a      	ldrb	r2, [r3, r2]
 800993c:	7c7b      	ldrb	r3, [r7, #17]
 800993e:	4619      	mov	r1, r3
 8009940:	4b43      	ldr	r3, [pc, #268]	; (8009a50 <mix_sub_columns+0x28c>)
 8009942:	5c5b      	ldrb	r3, [r3, r1]
 8009944:	4053      	eors	r3, r2
 8009946:	b2da      	uxtb	r2, r3
 8009948:	7dbb      	ldrb	r3, [r7, #22]
 800994a:	4619      	mov	r1, r3
 800994c:	4b40      	ldr	r3, [pc, #256]	; (8009a50 <mix_sub_columns+0x28c>)
 800994e:	5c5b      	ldrb	r3, [r3, r1]
 8009950:	4053      	eors	r3, r2
 8009952:	b2d9      	uxtb	r1, r3
 8009954:	7afb      	ldrb	r3, [r7, #11]
 8009956:	461a      	mov	r2, r3
 8009958:	4b3b      	ldr	r3, [pc, #236]	; (8009a48 <mix_sub_columns+0x284>)
 800995a:	5c9a      	ldrb	r2, [r3, r2]
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	3307      	adds	r3, #7
 8009960:	404a      	eors	r2, r1
 8009962:	b2d2      	uxtb	r2, r2
 8009964:	701a      	strb	r2, [r3, #0]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 8009966:	7c3b      	ldrb	r3, [r7, #16]
 8009968:	461a      	mov	r2, r3
 800996a:	4b37      	ldr	r3, [pc, #220]	; (8009a48 <mix_sub_columns+0x284>)
 800996c:	5c9a      	ldrb	r2, [r3, r2]
 800996e:	7d7b      	ldrb	r3, [r7, #21]
 8009970:	4619      	mov	r1, r3
 8009972:	4b36      	ldr	r3, [pc, #216]	; (8009a4c <mix_sub_columns+0x288>)
 8009974:	5c5b      	ldrb	r3, [r3, r1]
 8009976:	4053      	eors	r3, r2
 8009978:	b2da      	uxtb	r2, r3
 800997a:	7abb      	ldrb	r3, [r7, #10]
 800997c:	4619      	mov	r1, r3
 800997e:	4b34      	ldr	r3, [pc, #208]	; (8009a50 <mix_sub_columns+0x28c>)
 8009980:	5c5b      	ldrb	r3, [r3, r1]
 8009982:	4053      	eors	r3, r2
 8009984:	b2d9      	uxtb	r1, r3
 8009986:	7bfb      	ldrb	r3, [r7, #15]
 8009988:	461a      	mov	r2, r3
 800998a:	4b31      	ldr	r3, [pc, #196]	; (8009a50 <mix_sub_columns+0x28c>)
 800998c:	5c9a      	ldrb	r2, [r3, r2]
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	3308      	adds	r3, #8
 8009992:	404a      	eors	r2, r1
 8009994:	b2d2      	uxtb	r2, r2
 8009996:	701a      	strb	r2, [r3, #0]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 8009998:	7c3b      	ldrb	r3, [r7, #16]
 800999a:	461a      	mov	r2, r3
 800999c:	4b2c      	ldr	r3, [pc, #176]	; (8009a50 <mix_sub_columns+0x28c>)
 800999e:	5c9a      	ldrb	r2, [r3, r2]
 80099a0:	7d7b      	ldrb	r3, [r7, #21]
 80099a2:	4619      	mov	r1, r3
 80099a4:	4b28      	ldr	r3, [pc, #160]	; (8009a48 <mix_sub_columns+0x284>)
 80099a6:	5c5b      	ldrb	r3, [r3, r1]
 80099a8:	4053      	eors	r3, r2
 80099aa:	b2da      	uxtb	r2, r3
 80099ac:	7abb      	ldrb	r3, [r7, #10]
 80099ae:	4619      	mov	r1, r3
 80099b0:	4b26      	ldr	r3, [pc, #152]	; (8009a4c <mix_sub_columns+0x288>)
 80099b2:	5c5b      	ldrb	r3, [r3, r1]
 80099b4:	4053      	eors	r3, r2
 80099b6:	b2d9      	uxtb	r1, r3
 80099b8:	7bfb      	ldrb	r3, [r7, #15]
 80099ba:	461a      	mov	r2, r3
 80099bc:	4b24      	ldr	r3, [pc, #144]	; (8009a50 <mix_sub_columns+0x28c>)
 80099be:	5c9a      	ldrb	r2, [r3, r2]
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	3309      	adds	r3, #9
 80099c4:	404a      	eors	r2, r1
 80099c6:	b2d2      	uxtb	r2, r2
 80099c8:	701a      	strb	r2, [r3, #0]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 80099ca:	7c3b      	ldrb	r3, [r7, #16]
 80099cc:	461a      	mov	r2, r3
 80099ce:	4b20      	ldr	r3, [pc, #128]	; (8009a50 <mix_sub_columns+0x28c>)
 80099d0:	5c9a      	ldrb	r2, [r3, r2]
 80099d2:	7d7b      	ldrb	r3, [r7, #21]
 80099d4:	4619      	mov	r1, r3
 80099d6:	4b1e      	ldr	r3, [pc, #120]	; (8009a50 <mix_sub_columns+0x28c>)
 80099d8:	5c5b      	ldrb	r3, [r3, r1]
 80099da:	4053      	eors	r3, r2
 80099dc:	b2da      	uxtb	r2, r3
 80099de:	7abb      	ldrb	r3, [r7, #10]
 80099e0:	4619      	mov	r1, r3
 80099e2:	4b19      	ldr	r3, [pc, #100]	; (8009a48 <mix_sub_columns+0x284>)
 80099e4:	5c5b      	ldrb	r3, [r3, r1]
 80099e6:	4053      	eors	r3, r2
 80099e8:	b2d9      	uxtb	r1, r3
 80099ea:	7bfb      	ldrb	r3, [r7, #15]
 80099ec:	461a      	mov	r2, r3
 80099ee:	4b17      	ldr	r3, [pc, #92]	; (8009a4c <mix_sub_columns+0x288>)
 80099f0:	5c9a      	ldrb	r2, [r3, r2]
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	330a      	adds	r3, #10
 80099f6:	404a      	eors	r2, r1
 80099f8:	b2d2      	uxtb	r2, r2
 80099fa:	701a      	strb	r2, [r3, #0]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 80099fc:	7c3b      	ldrb	r3, [r7, #16]
 80099fe:	461a      	mov	r2, r3
 8009a00:	4b12      	ldr	r3, [pc, #72]	; (8009a4c <mix_sub_columns+0x288>)
 8009a02:	5c9a      	ldrb	r2, [r3, r2]
 8009a04:	7d7b      	ldrb	r3, [r7, #21]
 8009a06:	4619      	mov	r1, r3
 8009a08:	4b11      	ldr	r3, [pc, #68]	; (8009a50 <mix_sub_columns+0x28c>)
 8009a0a:	5c5b      	ldrb	r3, [r3, r1]
 8009a0c:	4053      	eors	r3, r2
 8009a0e:	b2da      	uxtb	r2, r3
 8009a10:	7abb      	ldrb	r3, [r7, #10]
 8009a12:	4619      	mov	r1, r3
 8009a14:	4b0e      	ldr	r3, [pc, #56]	; (8009a50 <mix_sub_columns+0x28c>)
 8009a16:	5c5b      	ldrb	r3, [r3, r1]
 8009a18:	4053      	eors	r3, r2
 8009a1a:	b2d9      	uxtb	r1, r3
 8009a1c:	7bfb      	ldrb	r3, [r7, #15]
 8009a1e:	461a      	mov	r2, r3
 8009a20:	4b09      	ldr	r3, [pc, #36]	; (8009a48 <mix_sub_columns+0x284>)
 8009a22:	5c9a      	ldrb	r2, [r3, r2]
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	330b      	adds	r3, #11
 8009a28:	404a      	eors	r2, r1
 8009a2a:	b2d2      	uxtb	r2, r2
 8009a2c:	701a      	strb	r2, [r3, #0]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 8009a2e:	7d3b      	ldrb	r3, [r7, #20]
 8009a30:	461a      	mov	r2, r3
 8009a32:	4b05      	ldr	r3, [pc, #20]	; (8009a48 <mix_sub_columns+0x284>)
 8009a34:	5c9a      	ldrb	r2, [r3, r2]
 8009a36:	7a7b      	ldrb	r3, [r7, #9]
 8009a38:	4619      	mov	r1, r3
 8009a3a:	4b04      	ldr	r3, [pc, #16]	; (8009a4c <mix_sub_columns+0x288>)
 8009a3c:	5c5b      	ldrb	r3, [r3, r1]
 8009a3e:	4053      	eors	r3, r2
 8009a40:	b2da      	uxtb	r2, r3
 8009a42:	7bbb      	ldrb	r3, [r7, #14]
 8009a44:	4619      	mov	r1, r3
 8009a46:	e005      	b.n	8009a54 <mix_sub_columns+0x290>
 8009a48:	0801997c 	.word	0x0801997c
 8009a4c:	08019a7c 	.word	0x08019a7c
 8009a50:	0801987c 	.word	0x0801987c
 8009a54:	4b2d      	ldr	r3, [pc, #180]	; (8009b0c <mix_sub_columns+0x348>)
 8009a56:	5c5b      	ldrb	r3, [r3, r1]
 8009a58:	4053      	eors	r3, r2
 8009a5a:	b2d9      	uxtb	r1, r3
 8009a5c:	7cfb      	ldrb	r3, [r7, #19]
 8009a5e:	461a      	mov	r2, r3
 8009a60:	4b2a      	ldr	r3, [pc, #168]	; (8009b0c <mix_sub_columns+0x348>)
 8009a62:	5c9a      	ldrb	r2, [r3, r2]
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	330c      	adds	r3, #12
 8009a68:	404a      	eors	r2, r1
 8009a6a:	b2d2      	uxtb	r2, r2
 8009a6c:	701a      	strb	r2, [r3, #0]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 8009a6e:	7d3b      	ldrb	r3, [r7, #20]
 8009a70:	461a      	mov	r2, r3
 8009a72:	4b26      	ldr	r3, [pc, #152]	; (8009b0c <mix_sub_columns+0x348>)
 8009a74:	5c9a      	ldrb	r2, [r3, r2]
 8009a76:	7a7b      	ldrb	r3, [r7, #9]
 8009a78:	4619      	mov	r1, r3
 8009a7a:	4b25      	ldr	r3, [pc, #148]	; (8009b10 <mix_sub_columns+0x34c>)
 8009a7c:	5c5b      	ldrb	r3, [r3, r1]
 8009a7e:	4053      	eors	r3, r2
 8009a80:	b2da      	uxtb	r2, r3
 8009a82:	7bbb      	ldrb	r3, [r7, #14]
 8009a84:	4619      	mov	r1, r3
 8009a86:	4b23      	ldr	r3, [pc, #140]	; (8009b14 <mix_sub_columns+0x350>)
 8009a88:	5c5b      	ldrb	r3, [r3, r1]
 8009a8a:	4053      	eors	r3, r2
 8009a8c:	b2d9      	uxtb	r1, r3
 8009a8e:	7cfb      	ldrb	r3, [r7, #19]
 8009a90:	461a      	mov	r2, r3
 8009a92:	4b1e      	ldr	r3, [pc, #120]	; (8009b0c <mix_sub_columns+0x348>)
 8009a94:	5c9a      	ldrb	r2, [r3, r2]
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	330d      	adds	r3, #13
 8009a9a:	404a      	eors	r2, r1
 8009a9c:	b2d2      	uxtb	r2, r2
 8009a9e:	701a      	strb	r2, [r3, #0]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 8009aa0:	7d3b      	ldrb	r3, [r7, #20]
 8009aa2:	461a      	mov	r2, r3
 8009aa4:	4b19      	ldr	r3, [pc, #100]	; (8009b0c <mix_sub_columns+0x348>)
 8009aa6:	5c9a      	ldrb	r2, [r3, r2]
 8009aa8:	7a7b      	ldrb	r3, [r7, #9]
 8009aaa:	4619      	mov	r1, r3
 8009aac:	4b17      	ldr	r3, [pc, #92]	; (8009b0c <mix_sub_columns+0x348>)
 8009aae:	5c5b      	ldrb	r3, [r3, r1]
 8009ab0:	4053      	eors	r3, r2
 8009ab2:	b2da      	uxtb	r2, r3
 8009ab4:	7bbb      	ldrb	r3, [r7, #14]
 8009ab6:	4619      	mov	r1, r3
 8009ab8:	4b15      	ldr	r3, [pc, #84]	; (8009b10 <mix_sub_columns+0x34c>)
 8009aba:	5c5b      	ldrb	r3, [r3, r1]
 8009abc:	4053      	eors	r3, r2
 8009abe:	b2d9      	uxtb	r1, r3
 8009ac0:	7cfb      	ldrb	r3, [r7, #19]
 8009ac2:	461a      	mov	r2, r3
 8009ac4:	4b13      	ldr	r3, [pc, #76]	; (8009b14 <mix_sub_columns+0x350>)
 8009ac6:	5c9a      	ldrb	r2, [r3, r2]
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	330e      	adds	r3, #14
 8009acc:	404a      	eors	r2, r1
 8009ace:	b2d2      	uxtb	r2, r2
 8009ad0:	701a      	strb	r2, [r3, #0]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 8009ad2:	7d3b      	ldrb	r3, [r7, #20]
 8009ad4:	461a      	mov	r2, r3
 8009ad6:	4b0f      	ldr	r3, [pc, #60]	; (8009b14 <mix_sub_columns+0x350>)
 8009ad8:	5c9a      	ldrb	r2, [r3, r2]
 8009ada:	7a7b      	ldrb	r3, [r7, #9]
 8009adc:	4619      	mov	r1, r3
 8009ade:	4b0b      	ldr	r3, [pc, #44]	; (8009b0c <mix_sub_columns+0x348>)
 8009ae0:	5c5b      	ldrb	r3, [r3, r1]
 8009ae2:	4053      	eors	r3, r2
 8009ae4:	b2da      	uxtb	r2, r3
 8009ae6:	7bbb      	ldrb	r3, [r7, #14]
 8009ae8:	4619      	mov	r1, r3
 8009aea:	4b08      	ldr	r3, [pc, #32]	; (8009b0c <mix_sub_columns+0x348>)
 8009aec:	5c5b      	ldrb	r3, [r3, r1]
 8009aee:	4053      	eors	r3, r2
 8009af0:	b2d9      	uxtb	r1, r3
 8009af2:	7cfb      	ldrb	r3, [r7, #19]
 8009af4:	461a      	mov	r2, r3
 8009af6:	4b06      	ldr	r3, [pc, #24]	; (8009b10 <mix_sub_columns+0x34c>)
 8009af8:	5c9a      	ldrb	r2, [r3, r2]
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	330f      	adds	r3, #15
 8009afe:	404a      	eors	r2, r1
 8009b00:	b2d2      	uxtb	r2, r2
 8009b02:	701a      	strb	r2, [r3, #0]
  }
 8009b04:	bf00      	nop
 8009b06:	3718      	adds	r7, #24
 8009b08:	46bd      	mov	sp, r7
 8009b0a:	bd80      	pop	{r7, pc}
 8009b0c:	0801987c 	.word	0x0801987c
 8009b10:	0801997c 	.word	0x0801997c
 8009b14:	08019a7c 	.word	0x08019a7c

08009b18 <lorawan_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
 8009b18:	b580      	push	{r7, lr}
 8009b1a:	b086      	sub	sp, #24
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	60f8      	str	r0, [r7, #12]
 8009b20:	460b      	mov	r3, r1
 8009b22:	607a      	str	r2, [r7, #4]
 8009b24:	72fb      	strb	r3, [r7, #11]
    uint8_t cc, rc, hi;

    switch( keylen )
 8009b26:	7afb      	ldrb	r3, [r7, #11]
 8009b28:	3b10      	subs	r3, #16
 8009b2a:	2b10      	cmp	r3, #16
 8009b2c:	bf8c      	ite	hi
 8009b2e:	2201      	movhi	r2, #1
 8009b30:	2200      	movls	r2, #0
 8009b32:	b2d2      	uxtb	r2, r2
 8009b34:	2a00      	cmp	r2, #0
 8009b36:	d10d      	bne.n	8009b54 <lorawan_aes_set_key+0x3c>
 8009b38:	2201      	movs	r2, #1
 8009b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8009b3e:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8009b42:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	bf14      	ite	ne
 8009b4a:	2301      	movne	r3, #1
 8009b4c:	2300      	moveq	r3, #0
 8009b4e:	b2db      	uxtb	r3, r3
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d105      	bne.n	8009b60 <lorawan_aes_set_key+0x48>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	2200      	movs	r2, #0
 8009b58:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
        return ( uint8_t )-1;
 8009b5c:	23ff      	movs	r3, #255	; 0xff
 8009b5e:	e0b2      	b.n	8009cc6 <lorawan_aes_set_key+0x1ae>
        break;
 8009b60:	bf00      	nop
    }
    block_copy_nn(ctx->ksch, key, keylen);
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	7afa      	ldrb	r2, [r7, #11]
 8009b66:	68f9      	ldr	r1, [r7, #12]
 8009b68:	4618      	mov	r0, r3
 8009b6a:	f7ff fbf9 	bl	8009360 <copy_block_nn>
    hi = (keylen + 28) << 2;
 8009b6e:	7afb      	ldrb	r3, [r7, #11]
 8009b70:	331c      	adds	r3, #28
 8009b72:	b2db      	uxtb	r3, r3
 8009b74:	009b      	lsls	r3, r3, #2
 8009b76:	747b      	strb	r3, [r7, #17]
    ctx->rnd = (hi >> 4) - 1;
 8009b78:	7c7b      	ldrb	r3, [r7, #17]
 8009b7a:	091b      	lsrs	r3, r3, #4
 8009b7c:	b2db      	uxtb	r3, r3
 8009b7e:	3b01      	subs	r3, #1
 8009b80:	b2da      	uxtb	r2, r3
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8009b88:	7afb      	ldrb	r3, [r7, #11]
 8009b8a:	75fb      	strb	r3, [r7, #23]
 8009b8c:	2301      	movs	r3, #1
 8009b8e:	75bb      	strb	r3, [r7, #22]
 8009b90:	e093      	b.n	8009cba <lorawan_aes_set_key+0x1a2>
    {   uint8_t tt, t0, t1, t2, t3;

        t0 = ctx->ksch[cc - 4];
 8009b92:	7dfb      	ldrb	r3, [r7, #23]
 8009b94:	3b04      	subs	r3, #4
 8009b96:	687a      	ldr	r2, [r7, #4]
 8009b98:	5cd3      	ldrb	r3, [r2, r3]
 8009b9a:	757b      	strb	r3, [r7, #21]
        t1 = ctx->ksch[cc - 3];
 8009b9c:	7dfb      	ldrb	r3, [r7, #23]
 8009b9e:	3b03      	subs	r3, #3
 8009ba0:	687a      	ldr	r2, [r7, #4]
 8009ba2:	5cd3      	ldrb	r3, [r2, r3]
 8009ba4:	753b      	strb	r3, [r7, #20]
        t2 = ctx->ksch[cc - 2];
 8009ba6:	7dfb      	ldrb	r3, [r7, #23]
 8009ba8:	3b02      	subs	r3, #2
 8009baa:	687a      	ldr	r2, [r7, #4]
 8009bac:	5cd3      	ldrb	r3, [r2, r3]
 8009bae:	74fb      	strb	r3, [r7, #19]
        t3 = ctx->ksch[cc - 1];
 8009bb0:	7dfb      	ldrb	r3, [r7, #23]
 8009bb2:	3b01      	subs	r3, #1
 8009bb4:	687a      	ldr	r2, [r7, #4]
 8009bb6:	5cd3      	ldrb	r3, [r2, r3]
 8009bb8:	74bb      	strb	r3, [r7, #18]
        if( cc % keylen == 0 )
 8009bba:	7dfb      	ldrb	r3, [r7, #23]
 8009bbc:	7afa      	ldrb	r2, [r7, #11]
 8009bbe:	fbb3 f1f2 	udiv	r1, r3, r2
 8009bc2:	fb02 f201 	mul.w	r2, r2, r1
 8009bc6:	1a9b      	subs	r3, r3, r2
 8009bc8:	b2db      	uxtb	r3, r3
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d127      	bne.n	8009c1e <lorawan_aes_set_key+0x106>
        {
            tt = t0;
 8009bce:	7d7b      	ldrb	r3, [r7, #21]
 8009bd0:	743b      	strb	r3, [r7, #16]
            t0 = s_box(t1) ^ rc;
 8009bd2:	7d3b      	ldrb	r3, [r7, #20]
 8009bd4:	4a3e      	ldr	r2, [pc, #248]	; (8009cd0 <lorawan_aes_set_key+0x1b8>)
 8009bd6:	5cd2      	ldrb	r2, [r2, r3]
 8009bd8:	7dbb      	ldrb	r3, [r7, #22]
 8009bda:	4053      	eors	r3, r2
 8009bdc:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t2);
 8009bde:	7cfb      	ldrb	r3, [r7, #19]
 8009be0:	4a3b      	ldr	r2, [pc, #236]	; (8009cd0 <lorawan_aes_set_key+0x1b8>)
 8009be2:	5cd3      	ldrb	r3, [r2, r3]
 8009be4:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t3);
 8009be6:	7cbb      	ldrb	r3, [r7, #18]
 8009be8:	4a39      	ldr	r2, [pc, #228]	; (8009cd0 <lorawan_aes_set_key+0x1b8>)
 8009bea:	5cd3      	ldrb	r3, [r2, r3]
 8009bec:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(tt);
 8009bee:	7c3b      	ldrb	r3, [r7, #16]
 8009bf0:	4a37      	ldr	r2, [pc, #220]	; (8009cd0 <lorawan_aes_set_key+0x1b8>)
 8009bf2:	5cd3      	ldrb	r3, [r2, r3]
 8009bf4:	74bb      	strb	r3, [r7, #18]
            rc = f2(rc);
 8009bf6:	7dbb      	ldrb	r3, [r7, #22]
 8009bf8:	005b      	lsls	r3, r3, #1
 8009bfa:	b25a      	sxtb	r2, r3
 8009bfc:	7dbb      	ldrb	r3, [r7, #22]
 8009bfe:	09db      	lsrs	r3, r3, #7
 8009c00:	b2db      	uxtb	r3, r3
 8009c02:	4619      	mov	r1, r3
 8009c04:	0049      	lsls	r1, r1, #1
 8009c06:	440b      	add	r3, r1
 8009c08:	4619      	mov	r1, r3
 8009c0a:	00c8      	lsls	r0, r1, #3
 8009c0c:	4619      	mov	r1, r3
 8009c0e:	4603      	mov	r3, r0
 8009c10:	440b      	add	r3, r1
 8009c12:	b2db      	uxtb	r3, r3
 8009c14:	b25b      	sxtb	r3, r3
 8009c16:	4053      	eors	r3, r2
 8009c18:	b25b      	sxtb	r3, r3
 8009c1a:	75bb      	strb	r3, [r7, #22]
 8009c1c:	e01c      	b.n	8009c58 <lorawan_aes_set_key+0x140>
        }
        else if( keylen > 24 && cc % keylen == 16 )
 8009c1e:	7afb      	ldrb	r3, [r7, #11]
 8009c20:	2b18      	cmp	r3, #24
 8009c22:	d919      	bls.n	8009c58 <lorawan_aes_set_key+0x140>
 8009c24:	7dfb      	ldrb	r3, [r7, #23]
 8009c26:	7afa      	ldrb	r2, [r7, #11]
 8009c28:	fbb3 f1f2 	udiv	r1, r3, r2
 8009c2c:	fb02 f201 	mul.w	r2, r2, r1
 8009c30:	1a9b      	subs	r3, r3, r2
 8009c32:	b2db      	uxtb	r3, r3
 8009c34:	2b10      	cmp	r3, #16
 8009c36:	d10f      	bne.n	8009c58 <lorawan_aes_set_key+0x140>
        {
            t0 = s_box(t0);
 8009c38:	7d7b      	ldrb	r3, [r7, #21]
 8009c3a:	4a25      	ldr	r2, [pc, #148]	; (8009cd0 <lorawan_aes_set_key+0x1b8>)
 8009c3c:	5cd3      	ldrb	r3, [r2, r3]
 8009c3e:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t1);
 8009c40:	7d3b      	ldrb	r3, [r7, #20]
 8009c42:	4a23      	ldr	r2, [pc, #140]	; (8009cd0 <lorawan_aes_set_key+0x1b8>)
 8009c44:	5cd3      	ldrb	r3, [r2, r3]
 8009c46:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t2);
 8009c48:	7cfb      	ldrb	r3, [r7, #19]
 8009c4a:	4a21      	ldr	r2, [pc, #132]	; (8009cd0 <lorawan_aes_set_key+0x1b8>)
 8009c4c:	5cd3      	ldrb	r3, [r2, r3]
 8009c4e:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(t3);
 8009c50:	7cbb      	ldrb	r3, [r7, #18]
 8009c52:	4a1f      	ldr	r2, [pc, #124]	; (8009cd0 <lorawan_aes_set_key+0x1b8>)
 8009c54:	5cd3      	ldrb	r3, [r2, r3]
 8009c56:	74bb      	strb	r3, [r7, #18]
        }
        tt = cc - keylen;
 8009c58:	7dfa      	ldrb	r2, [r7, #23]
 8009c5a:	7afb      	ldrb	r3, [r7, #11]
 8009c5c:	1ad3      	subs	r3, r2, r3
 8009c5e:	743b      	strb	r3, [r7, #16]
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 8009c60:	7c3b      	ldrb	r3, [r7, #16]
 8009c62:	687a      	ldr	r2, [r7, #4]
 8009c64:	5cd1      	ldrb	r1, [r2, r3]
 8009c66:	7dfb      	ldrb	r3, [r7, #23]
 8009c68:	7d7a      	ldrb	r2, [r7, #21]
 8009c6a:	404a      	eors	r2, r1
 8009c6c:	b2d1      	uxtb	r1, r2
 8009c6e:	687a      	ldr	r2, [r7, #4]
 8009c70:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 8009c72:	7c3b      	ldrb	r3, [r7, #16]
 8009c74:	3301      	adds	r3, #1
 8009c76:	687a      	ldr	r2, [r7, #4]
 8009c78:	5cd1      	ldrb	r1, [r2, r3]
 8009c7a:	7dfb      	ldrb	r3, [r7, #23]
 8009c7c:	3301      	adds	r3, #1
 8009c7e:	7d3a      	ldrb	r2, [r7, #20]
 8009c80:	404a      	eors	r2, r1
 8009c82:	b2d1      	uxtb	r1, r2
 8009c84:	687a      	ldr	r2, [r7, #4]
 8009c86:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 8009c88:	7c3b      	ldrb	r3, [r7, #16]
 8009c8a:	3302      	adds	r3, #2
 8009c8c:	687a      	ldr	r2, [r7, #4]
 8009c8e:	5cd1      	ldrb	r1, [r2, r3]
 8009c90:	7dfb      	ldrb	r3, [r7, #23]
 8009c92:	3302      	adds	r3, #2
 8009c94:	7cfa      	ldrb	r2, [r7, #19]
 8009c96:	404a      	eors	r2, r1
 8009c98:	b2d1      	uxtb	r1, r2
 8009c9a:	687a      	ldr	r2, [r7, #4]
 8009c9c:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 8009c9e:	7c3b      	ldrb	r3, [r7, #16]
 8009ca0:	3303      	adds	r3, #3
 8009ca2:	687a      	ldr	r2, [r7, #4]
 8009ca4:	5cd1      	ldrb	r1, [r2, r3]
 8009ca6:	7dfb      	ldrb	r3, [r7, #23]
 8009ca8:	3303      	adds	r3, #3
 8009caa:	7cba      	ldrb	r2, [r7, #18]
 8009cac:	404a      	eors	r2, r1
 8009cae:	b2d1      	uxtb	r1, r2
 8009cb0:	687a      	ldr	r2, [r7, #4]
 8009cb2:	54d1      	strb	r1, [r2, r3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8009cb4:	7dfb      	ldrb	r3, [r7, #23]
 8009cb6:	3304      	adds	r3, #4
 8009cb8:	75fb      	strb	r3, [r7, #23]
 8009cba:	7dfa      	ldrb	r2, [r7, #23]
 8009cbc:	7c7b      	ldrb	r3, [r7, #17]
 8009cbe:	429a      	cmp	r2, r3
 8009cc0:	f4ff af67 	bcc.w	8009b92 <lorawan_aes_set_key+0x7a>
    }
    return 0;
 8009cc4:	2300      	movs	r3, #0
}
 8009cc6:	4618      	mov	r0, r3
 8009cc8:	3718      	adds	r7, #24
 8009cca:	46bd      	mov	sp, r7
 8009ccc:	bd80      	pop	{r7, pc}
 8009cce:	bf00      	nop
 8009cd0:	0801987c 	.word	0x0801987c

08009cd4 <lorawan_aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
 8009cd4:	b580      	push	{r7, lr}
 8009cd6:	b08a      	sub	sp, #40	; 0x28
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	60f8      	str	r0, [r7, #12]
 8009cdc:	60b9      	str	r1, [r7, #8]
 8009cde:	607a      	str	r2, [r7, #4]
    if( ctx->rnd )
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d038      	beq.n	8009d5c <lorawan_aes_encrypt+0x88>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 8009cea:	687a      	ldr	r2, [r7, #4]
 8009cec:	f107 0314 	add.w	r3, r7, #20
 8009cf0:	68f9      	ldr	r1, [r7, #12]
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	f7ff fc06 	bl	8009504 <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 8009cf8:	2301      	movs	r3, #1
 8009cfa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009cfe:	e014      	b.n	8009d2a <lorawan_aes_encrypt+0x56>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 8009d00:	f107 0314 	add.w	r3, r7, #20
 8009d04:	4618      	mov	r0, r3
 8009d06:	f7ff fd5d 	bl	80097c4 <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8009d10:	0112      	lsls	r2, r2, #4
 8009d12:	441a      	add	r2, r3
 8009d14:	f107 0314 	add.w	r3, r7, #20
 8009d18:	4611      	mov	r1, r2
 8009d1a:	4618      	mov	r0, r3
 8009d1c:	f7ff fcaa 	bl	8009674 <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 8009d20:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009d24:	3301      	adds	r3, #1
 8009d26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8009d30:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8009d34:	429a      	cmp	r2, r3
 8009d36:	d3e3      	bcc.n	8009d00 <lorawan_aes_encrypt+0x2c>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 8009d38:	f107 0314 	add.w	r3, r7, #20
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	f7ff fca7 	bl	8009690 <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8009d48:	0112      	lsls	r2, r2, #4
 8009d4a:	441a      	add	r2, r3
 8009d4c:	f107 0314 	add.w	r3, r7, #20
 8009d50:	4619      	mov	r1, r3
 8009d52:	68b8      	ldr	r0, [r7, #8]
 8009d54:	f7ff fbd6 	bl	8009504 <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 8009d58:	2300      	movs	r3, #0
 8009d5a:	e000      	b.n	8009d5e <lorawan_aes_encrypt+0x8a>
        return ( uint8_t )-1;
 8009d5c:	23ff      	movs	r3, #255	; 0xff
}
 8009d5e:	4618      	mov	r0, r3
 8009d60:	3728      	adds	r7, #40	; 0x28
 8009d62:	46bd      	mov	sp, r7
 8009d64:	bd80      	pop	{r7, pc}
	...

08009d68 <PrintKey>:


/* Private functions ---------------------------------------------------------*/
#if (defined (KEY_EXTRACTABLE) && (KEY_EXTRACTABLE == 1))
static void PrintKey( KeyIdentifier_t key )
{
 8009d68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009d6a:	b09d      	sub	sp, #116	; 0x74
 8009d6c:	af10      	add	r7, sp, #64	; 0x40
 8009d6e:	4603      	mov	r3, r0
 8009d70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8009d74:	2306      	movs	r3, #6
 8009d76:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    Key_t *keyItem;
    retval = SecureElementGetKeyByID(key, &keyItem);
 8009d7a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8009d7e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009d82:	4611      	mov	r1, r2
 8009d84:	4618      	mov	r0, r3
 8009d86:	f000 fa07 	bl	800a198 <SecureElementGetKeyByID>
 8009d8a:	4603      	mov	r3, r0
 8009d8c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (retval == SECURE_ELEMENT_SUCCESS)
 8009d90:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	f040 80b0 	bne.w	8009efa <PrintKey+0x192>
    {
        if (key == APP_KEY)
 8009d9a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d106      	bne.n	8009db0 <PrintKey+0x48>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### AppKey:      ");
 8009da2:	4b58      	ldr	r3, [pc, #352]	; (8009f04 <PrintKey+0x19c>)
 8009da4:	2200      	movs	r2, #0
 8009da6:	2100      	movs	r1, #0
 8009da8:	2002      	movs	r0, #2
 8009daa:	f00e ff11 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>
 8009dae:	e056      	b.n	8009e5e <PrintKey+0xf6>
        }
        else if (key == NWK_KEY)
 8009db0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009db4:	2b01      	cmp	r3, #1
 8009db6:	d106      	bne.n	8009dc6 <PrintKey+0x5e>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### NwkKey:      ");
 8009db8:	4b53      	ldr	r3, [pc, #332]	; (8009f08 <PrintKey+0x1a0>)
 8009dba:	2200      	movs	r2, #0
 8009dbc:	2100      	movs	r1, #0
 8009dbe:	2002      	movs	r0, #2
 8009dc0:	f00e ff06 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>
 8009dc4:	e04b      	b.n	8009e5e <PrintKey+0xf6>
        }
        else if (key == APP_S_KEY)
 8009dc6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009dca:	2b03      	cmp	r3, #3
 8009dcc:	d106      	bne.n	8009ddc <PrintKey+0x74>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### AppSKey:     ");
 8009dce:	4b4f      	ldr	r3, [pc, #316]	; (8009f0c <PrintKey+0x1a4>)
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	2100      	movs	r1, #0
 8009dd4:	2002      	movs	r0, #2
 8009dd6:	f00e fefb 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>
 8009dda:	e040      	b.n	8009e5e <PrintKey+0xf6>
        }
        else if (key == NWK_S_KEY)
 8009ddc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009de0:	2b02      	cmp	r3, #2
 8009de2:	d106      	bne.n	8009df2 <PrintKey+0x8a>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### NwkSKey:     ");
 8009de4:	4b4a      	ldr	r3, [pc, #296]	; (8009f10 <PrintKey+0x1a8>)
 8009de6:	2200      	movs	r2, #0
 8009de8:	2100      	movs	r1, #0
 8009dea:	2002      	movs	r0, #2
 8009dec:	f00e fef0 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>
 8009df0:	e035      	b.n	8009e5e <PrintKey+0xf6>
        }
        else if (key == MC_ROOT_KEY)
 8009df2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009df6:	2b04      	cmp	r3, #4
 8009df8:	d106      	bne.n	8009e08 <PrintKey+0xa0>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCRootKey:   ");
 8009dfa:	4b46      	ldr	r3, [pc, #280]	; (8009f14 <PrintKey+0x1ac>)
 8009dfc:	2200      	movs	r2, #0
 8009dfe:	2100      	movs	r1, #0
 8009e00:	2002      	movs	r0, #2
 8009e02:	f00e fee5 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>
 8009e06:	e02a      	b.n	8009e5e <PrintKey+0xf6>
        }
        else if (key == MC_KE_KEY)
 8009e08:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009e0c:	2b7f      	cmp	r3, #127	; 0x7f
 8009e0e:	d106      	bne.n	8009e1e <PrintKey+0xb6>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCKEKey:     ");
 8009e10:	4b41      	ldr	r3, [pc, #260]	; (8009f18 <PrintKey+0x1b0>)
 8009e12:	2200      	movs	r2, #0
 8009e14:	2100      	movs	r1, #0
 8009e16:	2002      	movs	r0, #2
 8009e18:	f00e feda 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>
 8009e1c:	e01f      	b.n	8009e5e <PrintKey+0xf6>
        }
        else if (key == MC_KEY_0)
 8009e1e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009e22:	2b80      	cmp	r3, #128	; 0x80
 8009e24:	d106      	bne.n	8009e34 <PrintKey+0xcc>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCKey_0:     ");
 8009e26:	4b3d      	ldr	r3, [pc, #244]	; (8009f1c <PrintKey+0x1b4>)
 8009e28:	2200      	movs	r2, #0
 8009e2a:	2100      	movs	r1, #0
 8009e2c:	2002      	movs	r0, #2
 8009e2e:	f00e fecf 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>
 8009e32:	e014      	b.n	8009e5e <PrintKey+0xf6>
        }
        else if (key == MC_APP_S_KEY_0)
 8009e34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009e38:	2b81      	cmp	r3, #129	; 0x81
 8009e3a:	d106      	bne.n	8009e4a <PrintKey+0xe2>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCAppSKey_0: ");
 8009e3c:	4b38      	ldr	r3, [pc, #224]	; (8009f20 <PrintKey+0x1b8>)
 8009e3e:	2200      	movs	r2, #0
 8009e40:	2100      	movs	r1, #0
 8009e42:	2002      	movs	r0, #2
 8009e44:	f00e fec4 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>
 8009e48:	e009      	b.n	8009e5e <PrintKey+0xf6>
        }
        else if (key == MC_NWK_S_KEY_0)
 8009e4a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009e4e:	2b82      	cmp	r3, #130	; 0x82
 8009e50:	d105      	bne.n	8009e5e <PrintKey+0xf6>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCNwkSKey_0: ");
 8009e52:	4b34      	ldr	r3, [pc, #208]	; (8009f24 <PrintKey+0x1bc>)
 8009e54:	2200      	movs	r2, #0
 8009e56:	2100      	movs	r1, #0
 8009e58:	2002      	movs	r0, #2
 8009e5a:	f00e feb9 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>
        }
        MW_LOG(TS_OFF, VLEVEL_M, "%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8009e5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e60:	785b      	ldrb	r3, [r3, #1]
 8009e62:	4618      	mov	r0, r3
 8009e64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e66:	789b      	ldrb	r3, [r3, #2]
 8009e68:	461c      	mov	r4, r3
 8009e6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e6c:	78db      	ldrb	r3, [r3, #3]
 8009e6e:	461d      	mov	r5, r3
 8009e70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e72:	791b      	ldrb	r3, [r3, #4]
 8009e74:	461e      	mov	r6, r3
 8009e76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e78:	795b      	ldrb	r3, [r3, #5]
 8009e7a:	623b      	str	r3, [r7, #32]
 8009e7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e7e:	799b      	ldrb	r3, [r3, #6]
 8009e80:	61fb      	str	r3, [r7, #28]
 8009e82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e84:	79db      	ldrb	r3, [r3, #7]
 8009e86:	61bb      	str	r3, [r7, #24]
 8009e88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e8a:	7a1b      	ldrb	r3, [r3, #8]
 8009e8c:	617b      	str	r3, [r7, #20]
 8009e8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e90:	7a5b      	ldrb	r3, [r3, #9]
 8009e92:	613b      	str	r3, [r7, #16]
 8009e94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e96:	7a9b      	ldrb	r3, [r3, #10]
 8009e98:	60fb      	str	r3, [r7, #12]
 8009e9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e9c:	7adb      	ldrb	r3, [r3, #11]
 8009e9e:	60bb      	str	r3, [r7, #8]
 8009ea0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ea2:	7b1b      	ldrb	r3, [r3, #12]
 8009ea4:	607b      	str	r3, [r7, #4]
 8009ea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ea8:	7b5b      	ldrb	r3, [r3, #13]
 8009eaa:	603b      	str	r3, [r7, #0]
 8009eac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009eae:	7b9b      	ldrb	r3, [r3, #14]
 8009eb0:	4619      	mov	r1, r3
 8009eb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009eb4:	7bdb      	ldrb	r3, [r3, #15]
 8009eb6:	461a      	mov	r2, r3
 8009eb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009eba:	7c1b      	ldrb	r3, [r3, #16]
 8009ebc:	930f      	str	r3, [sp, #60]	; 0x3c
 8009ebe:	920e      	str	r2, [sp, #56]	; 0x38
 8009ec0:	910d      	str	r1, [sp, #52]	; 0x34
 8009ec2:	683a      	ldr	r2, [r7, #0]
 8009ec4:	920c      	str	r2, [sp, #48]	; 0x30
 8009ec6:	687a      	ldr	r2, [r7, #4]
 8009ec8:	920b      	str	r2, [sp, #44]	; 0x2c
 8009eca:	68ba      	ldr	r2, [r7, #8]
 8009ecc:	920a      	str	r2, [sp, #40]	; 0x28
 8009ece:	68fa      	ldr	r2, [r7, #12]
 8009ed0:	9209      	str	r2, [sp, #36]	; 0x24
 8009ed2:	693a      	ldr	r2, [r7, #16]
 8009ed4:	9208      	str	r2, [sp, #32]
 8009ed6:	697a      	ldr	r2, [r7, #20]
 8009ed8:	9207      	str	r2, [sp, #28]
 8009eda:	69ba      	ldr	r2, [r7, #24]
 8009edc:	9206      	str	r2, [sp, #24]
 8009ede:	69fa      	ldr	r2, [r7, #28]
 8009ee0:	9205      	str	r2, [sp, #20]
 8009ee2:	6a3b      	ldr	r3, [r7, #32]
 8009ee4:	9304      	str	r3, [sp, #16]
 8009ee6:	9603      	str	r6, [sp, #12]
 8009ee8:	9502      	str	r5, [sp, #8]
 8009eea:	9401      	str	r4, [sp, #4]
 8009eec:	9000      	str	r0, [sp, #0]
 8009eee:	4b0e      	ldr	r3, [pc, #56]	; (8009f28 <PrintKey+0x1c0>)
 8009ef0:	2200      	movs	r2, #0
 8009ef2:	2100      	movs	r1, #0
 8009ef4:	2002      	movs	r0, #2
 8009ef6:	f00e fe6b 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>
               HEX16(keyItem->KeyValue));
    }
}
 8009efa:	bf00      	nop
 8009efc:	3734      	adds	r7, #52	; 0x34
 8009efe:	46bd      	mov	sp, r7
 8009f00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f02:	bf00      	nop
 8009f04:	080192c8 	.word	0x080192c8
 8009f08:	080192e0 	.word	0x080192e0
 8009f0c:	080192f8 	.word	0x080192f8
 8009f10:	08019310 	.word	0x08019310
 8009f14:	08019328 	.word	0x08019328
 8009f18:	08019340 	.word	0x08019340
 8009f1c:	08019358 	.word	0x08019358
 8009f20:	08019370 	.word	0x08019370
 8009f24:	08019388 	.word	0x08019388
 8009f28:	080193a0 	.word	0x080193a0

08009f2c <GetKeyByID>:
 * \param[IN]  keyID          - Key identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t GetKeyByID( KeyIdentifier_t keyID, Key_t** keyItem )
{
 8009f2c:	b480      	push	{r7}
 8009f2e:	b085      	sub	sp, #20
 8009f30:	af00      	add	r7, sp, #0
 8009f32:	4603      	mov	r3, r0
 8009f34:	6039      	str	r1, [r7, #0]
 8009f36:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 8009f38:	2300      	movs	r3, #0
 8009f3a:	73fb      	strb	r3, [r7, #15]
 8009f3c:	e01a      	b.n	8009f74 <GetKeyByID+0x48>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 8009f3e:	4b12      	ldr	r3, [pc, #72]	; (8009f88 <GetKeyByID+0x5c>)
 8009f40:	6819      	ldr	r1, [r3, #0]
 8009f42:	7bfa      	ldrb	r2, [r7, #15]
 8009f44:	4613      	mov	r3, r2
 8009f46:	011b      	lsls	r3, r3, #4
 8009f48:	4413      	add	r3, r2
 8009f4a:	440b      	add	r3, r1
 8009f4c:	3310      	adds	r3, #16
 8009f4e:	781b      	ldrb	r3, [r3, #0]
 8009f50:	79fa      	ldrb	r2, [r7, #7]
 8009f52:	429a      	cmp	r2, r3
 8009f54:	d10b      	bne.n	8009f6e <GetKeyByID+0x42>
        {
            *keyItem = &( SeNvm->KeyList[i] );
 8009f56:	4b0c      	ldr	r3, [pc, #48]	; (8009f88 <GetKeyByID+0x5c>)
 8009f58:	6819      	ldr	r1, [r3, #0]
 8009f5a:	7bfa      	ldrb	r2, [r7, #15]
 8009f5c:	4613      	mov	r3, r2
 8009f5e:	011b      	lsls	r3, r3, #4
 8009f60:	4413      	add	r3, r2
 8009f62:	3310      	adds	r3, #16
 8009f64:	18ca      	adds	r2, r1, r3
 8009f66:	683b      	ldr	r3, [r7, #0]
 8009f68:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 8009f6a:	2300      	movs	r3, #0
 8009f6c:	e006      	b.n	8009f7c <GetKeyByID+0x50>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 8009f6e:	7bfb      	ldrb	r3, [r7, #15]
 8009f70:	3301      	adds	r3, #1
 8009f72:	73fb      	strb	r3, [r7, #15]
 8009f74:	7bfb      	ldrb	r3, [r7, #15]
 8009f76:	2b09      	cmp	r3, #9
 8009f78:	d9e1      	bls.n	8009f3e <GetKeyByID+0x12>
        }
    }
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8009f7a:	2303      	movs	r3, #3
}
 8009f7c:	4618      	mov	r0, r3
 8009f7e:	3714      	adds	r7, #20
 8009f80:	46bd      	mov	sp, r7
 8009f82:	bc80      	pop	{r7}
 8009f84:	4770      	bx	lr
 8009f86:	bf00      	nop
 8009f88:	2000013c 	.word	0x2000013c

08009f8c <ComputeCmac>:
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t ComputeCmac( uint8_t* micBxBuffer, uint8_t* buffer, uint16_t size, KeyIdentifier_t keyID,
                                          uint32_t* cmac )
{
 8009f8c:	b590      	push	{r4, r7, lr}
 8009f8e:	b0d1      	sub	sp, #324	; 0x144
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	f107 040c 	add.w	r4, r7, #12
 8009f96:	6020      	str	r0, [r4, #0]
 8009f98:	f107 0008 	add.w	r0, r7, #8
 8009f9c:	6001      	str	r1, [r0, #0]
 8009f9e:	4619      	mov	r1, r3
 8009fa0:	1dbb      	adds	r3, r7, #6
 8009fa2:	801a      	strh	r2, [r3, #0]
 8009fa4:	1d7b      	adds	r3, r7, #5
 8009fa6:	460a      	mov	r2, r1
 8009fa8:	701a      	strb	r2, [r3, #0]
    if( ( buffer == NULL ) || ( cmac == NULL ) )
 8009faa:	f107 0308 	add.w	r3, r7, #8
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d003      	beq.n	8009fbc <ComputeCmac+0x30>
 8009fb4:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d101      	bne.n	8009fc0 <ComputeCmac+0x34>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 8009fbc:	2302      	movs	r3, #2
 8009fbe:	e04e      	b.n	800a05e <ComputeCmac+0xd2>

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    uint8_t Cmac[16];
    AES_CMAC_CTX aesCmacCtx[1];

    AES_CMAC_Init( aesCmacCtx );
 8009fc0:	f107 0314 	add.w	r3, r7, #20
 8009fc4:	4618      	mov	r0, r3
 8009fc6:	f7fe ff22 	bl	8008e0e <AES_CMAC_Init>

    Key_t*                keyItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &keyItem );
 8009fca:	f107 0210 	add.w	r2, r7, #16
 8009fce:	1d7b      	adds	r3, r7, #5
 8009fd0:	781b      	ldrb	r3, [r3, #0]
 8009fd2:	4611      	mov	r1, r2
 8009fd4:	4618      	mov	r0, r3
 8009fd6:	f7ff ffa9 	bl	8009f2c <GetKeyByID>
 8009fda:	4603      	mov	r3, r0
 8009fdc:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

    if( retval == SECURE_ELEMENT_SUCCESS )
 8009fe0:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d138      	bne.n	800a05a <ComputeCmac+0xce>
    {
        AES_CMAC_SetKey( aesCmacCtx, keyItem->KeyValue );
 8009fe8:	f107 0310 	add.w	r3, r7, #16
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	1c5a      	adds	r2, r3, #1
 8009ff0:	f107 0314 	add.w	r3, r7, #20
 8009ff4:	4611      	mov	r1, r2
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	f7fe ff22 	bl	8008e40 <AES_CMAC_SetKey>

        if( micBxBuffer != NULL )
 8009ffc:	f107 030c 	add.w	r3, r7, #12
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	2b00      	cmp	r3, #0
 800a004:	d007      	beq.n	800a016 <ComputeCmac+0x8a>
        {
            AES_CMAC_Update( aesCmacCtx, micBxBuffer, 16 );
 800a006:	f107 030c 	add.w	r3, r7, #12
 800a00a:	f107 0014 	add.w	r0, r7, #20
 800a00e:	2210      	movs	r2, #16
 800a010:	6819      	ldr	r1, [r3, #0]
 800a012:	f7fe ff24 	bl	8008e5e <AES_CMAC_Update>
        }

        AES_CMAC_Update( aesCmacCtx, buffer, size );
 800a016:	1dbb      	adds	r3, r7, #6
 800a018:	881a      	ldrh	r2, [r3, #0]
 800a01a:	f107 0308 	add.w	r3, r7, #8
 800a01e:	f107 0014 	add.w	r0, r7, #20
 800a022:	6819      	ldr	r1, [r3, #0]
 800a024:	f7fe ff1b 	bl	8008e5e <AES_CMAC_Update>

        AES_CMAC_Final( Cmac, aesCmacCtx );
 800a028:	f107 0214 	add.w	r2, r7, #20
 800a02c:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 800a030:	4611      	mov	r1, r2
 800a032:	4618      	mov	r0, r3
 800a034:	f7fe ffd5 	bl	8008fe2 <AES_CMAC_Final>

        // Bring into the required format
        *cmac = ( uint32_t )( ( uint32_t ) Cmac[3] << 24 | ( uint32_t ) Cmac[2] << 16 | ( uint32_t ) Cmac[1] << 8 |
 800a038:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800a03c:	061a      	lsls	r2, r3, #24
 800a03e:	f897 312e 	ldrb.w	r3, [r7, #302]	; 0x12e
 800a042:	041b      	lsls	r3, r3, #16
 800a044:	431a      	orrs	r2, r3
 800a046:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 800a04a:	021b      	lsls	r3, r3, #8
 800a04c:	4313      	orrs	r3, r2
                              ( uint32_t ) Cmac[0] );
 800a04e:	f897 212c 	ldrb.w	r2, [r7, #300]	; 0x12c
        *cmac = ( uint32_t )( ( uint32_t ) Cmac[3] << 24 | ( uint32_t ) Cmac[2] << 16 | ( uint32_t ) Cmac[1] << 8 |
 800a052:	431a      	orrs	r2, r3
 800a054:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800a058:	601a      	str	r2, [r3, #0]
    if (rv != CKR_OK)
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */
    return retval;
 800a05a:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
}
 800a05e:	4618      	mov	r0, r3
 800a060:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 800a064:	46bd      	mov	sp, r7
 800a066:	bd90      	pop	{r4, r7, pc}

0800a068 <SecureElementInit>:
/*
 * API functions
 */
/* ST_WORKAROUND: Add unique ID callback as input parameter */
SecureElementStatus_t SecureElementInit( SecureElementNvmData_t *nvm, SecureElementGetUniqueId seGetUniqueId )
{
 800a068:	b5b0      	push	{r4, r5, r7, lr}
 800a06a:	b0b2      	sub	sp, #200	; 0xc8
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	6078      	str	r0, [r7, #4]
 800a070:	6039      	str	r1, [r7, #0]
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    SecureElementNvmData_t seNvmInit =
 800a072:	f107 0308 	add.w	r3, r7, #8
 800a076:	22c0      	movs	r2, #192	; 0xc0
 800a078:	2100      	movs	r1, #0
 800a07a:	4618      	mov	r0, r3
 800a07c:	f00f f8c8 	bl	8019210 <memset>
 800a080:	4a3f      	ldr	r2, [pc, #252]	; (800a180 <SecureElementInit+0x118>)
 800a082:	f107 0308 	add.w	r3, r7, #8
 800a086:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a08a:	e883 0003 	stmia.w	r3, {r0, r1}
 800a08e:	4a3d      	ldr	r2, [pc, #244]	; (800a184 <SecureElementInit+0x11c>)
 800a090:	f107 0310 	add.w	r3, r7, #16
 800a094:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a098:	e883 0003 	stmia.w	r3, {r0, r1}
 800a09c:	4b3a      	ldr	r3, [pc, #232]	; (800a188 <SecureElementInit+0x120>)
 800a09e:	f107 0419 	add.w	r4, r7, #25
 800a0a2:	461d      	mov	r5, r3
 800a0a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a0a6:	6020      	str	r0, [r4, #0]
 800a0a8:	6061      	str	r1, [r4, #4]
 800a0aa:	60a2      	str	r2, [r4, #8]
 800a0ac:	60e3      	str	r3, [r4, #12]
 800a0ae:	2301      	movs	r3, #1
 800a0b0:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 800a0b4:	4b34      	ldr	r3, [pc, #208]	; (800a188 <SecureElementInit+0x120>)
 800a0b6:	f107 042a 	add.w	r4, r7, #42	; 0x2a
 800a0ba:	461d      	mov	r5, r3
 800a0bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a0be:	6020      	str	r0, [r4, #0]
 800a0c0:	6061      	str	r1, [r4, #4]
 800a0c2:	60a2      	str	r2, [r4, #8]
 800a0c4:	60e3      	str	r3, [r4, #12]
 800a0c6:	2302      	movs	r3, #2
 800a0c8:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
 800a0cc:	4b2e      	ldr	r3, [pc, #184]	; (800a188 <SecureElementInit+0x120>)
 800a0ce:	f107 043b 	add.w	r4, r7, #59	; 0x3b
 800a0d2:	461d      	mov	r5, r3
 800a0d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a0d6:	6020      	str	r0, [r4, #0]
 800a0d8:	6061      	str	r1, [r4, #4]
 800a0da:	60a2      	str	r2, [r4, #8]
 800a0dc:	60e3      	str	r3, [r4, #12]
 800a0de:	2303      	movs	r3, #3
 800a0e0:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
 800a0e4:	4b28      	ldr	r3, [pc, #160]	; (800a188 <SecureElementInit+0x120>)
 800a0e6:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 800a0ea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a0ec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800a0f0:	2304      	movs	r3, #4
 800a0f2:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
 800a0f6:	237f      	movs	r3, #127	; 0x7f
 800a0f8:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
 800a0fc:	2380      	movs	r3, #128	; 0x80
 800a0fe:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
 800a102:	2381      	movs	r3, #129	; 0x81
 800a104:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
 800a108:	2382      	movs	r3, #130	; 0x82
 800a10a:	f887 30a0 	strb.w	r3, [r7, #160]	; 0xa0
 800a10e:	2383      	movs	r3, #131	; 0x83
 800a110:	f887 30b1 	strb.w	r3, [r7, #177]	; 0xb1
        */
        .KeyList = SOFT_SE_KEY_LIST
    };


    if( nvm == NULL )
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	2b00      	cmp	r3, #0
 800a118:	d101      	bne.n	800a11e <SecureElementInit+0xb6>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800a11a:	2302      	movs	r3, #2
 800a11c:	e02c      	b.n	800a178 <SecureElementInit+0x110>
    }

    // Initialize nvm pointer
    SeNvm = nvm;
 800a11e:	4a1b      	ldr	r2, [pc, #108]	; (800a18c <SecureElementInit+0x124>)
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	6013      	str	r3, [r2, #0]

    // Initialize data
    memcpy1( ( uint8_t* )SeNvm, ( uint8_t* )&seNvmInit, sizeof( seNvmInit ) );
 800a124:	4b19      	ldr	r3, [pc, #100]	; (800a18c <SecureElementInit+0x124>)
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	f107 0108 	add.w	r1, r7, #8
 800a12c:	22c0      	movs	r2, #192	; 0xc0
 800a12e:	4618      	mov	r0, r3
 800a130:	f00a fb53 	bl	80147da <memcpy1>
    SecureElementSetObjHandler(SLOT_RAND_ZERO_KEY, KMS_ZERO_KEY_OBJECT_HANDLE);
#endif /* LORAMAC_CLASSB_ENABLED */
#endif /* LORAWAN_KMS */

#if (defined (KEY_EXTRACTABLE) && (KEY_EXTRACTABLE == 1))
    MW_LOG(TS_OFF, VLEVEL_M, "###### OTAA ######\r\n");
 800a134:	4b16      	ldr	r3, [pc, #88]	; (800a190 <SecureElementInit+0x128>)
 800a136:	2200      	movs	r2, #0
 800a138:	2100      	movs	r1, #0
 800a13a:	2002      	movs	r0, #2
 800a13c:	f00e fd48 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>
    PrintKey(APP_KEY);
 800a140:	2000      	movs	r0, #0
 800a142:	f7ff fe11 	bl	8009d68 <PrintKey>
    PrintKey(NWK_KEY);
 800a146:	2001      	movs	r0, #1
 800a148:	f7ff fe0e 	bl	8009d68 <PrintKey>
    MW_LOG(TS_OFF, VLEVEL_M, "###### ABP  ######\r\n");
 800a14c:	4b11      	ldr	r3, [pc, #68]	; (800a194 <SecureElementInit+0x12c>)
 800a14e:	2200      	movs	r2, #0
 800a150:	2100      	movs	r1, #0
 800a152:	2002      	movs	r0, #2
 800a154:	f00e fd3c 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>
    PrintKey(APP_S_KEY);
 800a158:	2003      	movs	r0, #3
 800a15a:	f7ff fe05 	bl	8009d68 <PrintKey>
    PrintKey(NWK_S_KEY);
 800a15e:	2002      	movs	r0, #2
 800a160:	f7ff fe02 	bl	8009d68 <PrintKey>
#endif /* KEY_EXTRACTABLE */

#if !defined( SECURE_ELEMENT_PRE_PROVISIONED )
#if( STATIC_DEVICE_EUI == 0 )
    if (seGetUniqueId != NULL)
 800a164:	683b      	ldr	r3, [r7, #0]
 800a166:	2b00      	cmp	r3, #0
 800a168:	d005      	beq.n	800a176 <SecureElementInit+0x10e>
    {
        // Get a DevEUI from MCU unique ID
        seGetUniqueId(SeNvm->DevEui);
 800a16a:	4b08      	ldr	r3, [pc, #32]	; (800a18c <SecureElementInit+0x124>)
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	461a      	mov	r2, r3
 800a170:	683b      	ldr	r3, [r7, #0]
 800a172:	4610      	mov	r0, r2
 800a174:	4798      	blx	r3
    }
#endif /* STATIC_DEVICE_EUI */
#endif /* !SECURE_ELEMENT_PRE_PROVISIONED */
    return SECURE_ELEMENT_SUCCESS;
 800a176:	2300      	movs	r3, #0
}
 800a178:	4618      	mov	r0, r3
 800a17a:	37c8      	adds	r7, #200	; 0xc8
 800a17c:	46bd      	mov	sp, r7
 800a17e:	bdb0      	pop	{r4, r5, r7, pc}
 800a180:	08019424 	.word	0x08019424
 800a184:	0801942c 	.word	0x0801942c
 800a188:	08019434 	.word	0x08019434
 800a18c:	2000013c 	.word	0x2000013c
 800a190:	080193f4 	.word	0x080193f4
 800a194:	0801940c 	.word	0x0801940c

0800a198 <SecureElementGetKeyByID>:

/* ST_WORKAROUND_BEGIN: Add KMS specific functions */
SecureElementStatus_t SecureElementGetKeyByID( KeyIdentifier_t keyID, Key_t **keyItem )
{
 800a198:	b480      	push	{r7}
 800a19a:	b085      	sub	sp, #20
 800a19c:	af00      	add	r7, sp, #0
 800a19e:	4603      	mov	r3, r0
 800a1a0:	6039      	str	r1, [r7, #0]
 800a1a2:	71fb      	strb	r3, [r7, #7]
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
#if (defined (KEY_EXTRACTABLE) && (KEY_EXTRACTABLE == 1))
    for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	73fb      	strb	r3, [r7, #15]
 800a1a8:	e01a      	b.n	800a1e0 <SecureElementGetKeyByID+0x48>
    {
        if (SeNvm->KeyList[i].KeyID == keyID)
 800a1aa:	4b12      	ldr	r3, [pc, #72]	; (800a1f4 <SecureElementGetKeyByID+0x5c>)
 800a1ac:	6819      	ldr	r1, [r3, #0]
 800a1ae:	7bfa      	ldrb	r2, [r7, #15]
 800a1b0:	4613      	mov	r3, r2
 800a1b2:	011b      	lsls	r3, r3, #4
 800a1b4:	4413      	add	r3, r2
 800a1b6:	440b      	add	r3, r1
 800a1b8:	3310      	adds	r3, #16
 800a1ba:	781b      	ldrb	r3, [r3, #0]
 800a1bc:	79fa      	ldrb	r2, [r7, #7]
 800a1be:	429a      	cmp	r2, r3
 800a1c0:	d10b      	bne.n	800a1da <SecureElementGetKeyByID+0x42>
        {
            *keyItem = &(SeNvm->KeyList[i]);
 800a1c2:	4b0c      	ldr	r3, [pc, #48]	; (800a1f4 <SecureElementGetKeyByID+0x5c>)
 800a1c4:	6819      	ldr	r1, [r3, #0]
 800a1c6:	7bfa      	ldrb	r2, [r7, #15]
 800a1c8:	4613      	mov	r3, r2
 800a1ca:	011b      	lsls	r3, r3, #4
 800a1cc:	4413      	add	r3, r2
 800a1ce:	3310      	adds	r3, #16
 800a1d0:	18ca      	adds	r2, r1, r3
 800a1d2:	683b      	ldr	r3, [r7, #0]
 800a1d4:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	e006      	b.n	800a1e8 <SecureElementGetKeyByID+0x50>
    for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800a1da:	7bfb      	ldrb	r3, [r7, #15]
 800a1dc:	3301      	adds	r3, #1
 800a1de:	73fb      	strb	r3, [r7, #15]
 800a1e0:	7bfb      	ldrb	r3, [r7, #15]
 800a1e2:	2b09      	cmp	r3, #9
 800a1e4:	d9e1      	bls.n	800a1aa <SecureElementGetKeyByID+0x12>
        }
    }
#endif /* KEY_EXTRACTABLE */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800a1e6:	2303      	movs	r3, #3
        return SECURE_ELEMENT_ERROR;
    }
    return SECURE_ELEMENT_SUCCESS;

#endif /* LORAWAN_KMS == 1 */
}
 800a1e8:	4618      	mov	r0, r3
 800a1ea:	3714      	adds	r7, #20
 800a1ec:	46bd      	mov	sp, r7
 800a1ee:	bc80      	pop	{r7}
 800a1f0:	4770      	bx	lr
 800a1f2:	bf00      	nop
 800a1f4:	2000013c 	.word	0x2000013c

0800a1f8 <SecureElementSetKey>:
#endif /* LORAWAN_KMS */
}
/* ST_WORKAROUND_END */

SecureElementStatus_t SecureElementSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b088      	sub	sp, #32
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	4603      	mov	r3, r0
 800a200:	6039      	str	r1, [r7, #0]
 800a202:	71fb      	strb	r3, [r7, #7]
    if( key == NULL )
 800a204:	683b      	ldr	r3, [r7, #0]
 800a206:	2b00      	cmp	r3, #0
 800a208:	d101      	bne.n	800a20e <SecureElementSetKey+0x16>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800a20a:	2302      	movs	r3, #2
 800a20c:	e04c      	b.n	800a2a8 <SecureElementSetKey+0xb0>
    }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800a20e:	2300      	movs	r3, #0
 800a210:	77fb      	strb	r3, [r7, #31]
 800a212:	e045      	b.n	800a2a0 <SecureElementSetKey+0xa8>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800a214:	4b26      	ldr	r3, [pc, #152]	; (800a2b0 <SecureElementSetKey+0xb8>)
 800a216:	6819      	ldr	r1, [r3, #0]
 800a218:	7ffa      	ldrb	r2, [r7, #31]
 800a21a:	4613      	mov	r3, r2
 800a21c:	011b      	lsls	r3, r3, #4
 800a21e:	4413      	add	r3, r2
 800a220:	440b      	add	r3, r1
 800a222:	3310      	adds	r3, #16
 800a224:	781b      	ldrb	r3, [r3, #0]
 800a226:	79fa      	ldrb	r2, [r7, #7]
 800a228:	429a      	cmp	r2, r3
 800a22a:	d136      	bne.n	800a29a <SecureElementSetKey+0xa2>
        {
            /* ST_WORKAROUND_BEGIN: reduced LORAMAC_MAX_MC_CTX */
#if ( LORAMAC_MAX_MC_CTX == 1 )
            if ( keyID == MC_KEY_0 )
 800a22c:	79fb      	ldrb	r3, [r7, #7]
 800a22e:	2b80      	cmp	r3, #128	; 0x80
 800a230:	d123      	bne.n	800a27a <SecureElementSetKey+0x82>
#else /* LORAMAC_MAX_MC_CTX > 1 */
            if( ( keyID == MC_KEY_0 ) || ( keyID == MC_KEY_1 ) || ( keyID == MC_KEY_2 ) || ( keyID == MC_KEY_3 ) )
#endif /* LORAMAC_MAX_MC_CTX */
            /* ST_WORKAROUND_END */
            {  // Decrypt the key if its a Mckey
                SecureElementStatus_t retval           = SECURE_ELEMENT_ERROR;
 800a232:	2306      	movs	r3, #6
 800a234:	77bb      	strb	r3, [r7, #30]
                uint8_t               decryptedKey[16] = { 0 };
 800a236:	2300      	movs	r3, #0
 800a238:	60fb      	str	r3, [r7, #12]
 800a23a:	f107 0310 	add.w	r3, r7, #16
 800a23e:	2200      	movs	r2, #0
 800a240:	601a      	str	r2, [r3, #0]
 800a242:	605a      	str	r2, [r3, #4]
 800a244:	609a      	str	r2, [r3, #8]

                retval = SecureElementAesEncrypt( key, 16, MC_KE_KEY, decryptedKey );
 800a246:	f107 030c 	add.w	r3, r7, #12
 800a24a:	227f      	movs	r2, #127	; 0x7f
 800a24c:	2110      	movs	r1, #16
 800a24e:	6838      	ldr	r0, [r7, #0]
 800a250:	f000 f87d 	bl	800a34e <SecureElementAesEncrypt>
 800a254:	4603      	mov	r3, r0
 800a256:	77bb      	strb	r3, [r7, #30]

                memcpy1( SeNvm->KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE );
 800a258:	4b15      	ldr	r3, [pc, #84]	; (800a2b0 <SecureElementSetKey+0xb8>)
 800a25a:	6819      	ldr	r1, [r3, #0]
 800a25c:	7ffa      	ldrb	r2, [r7, #31]
 800a25e:	4613      	mov	r3, r2
 800a260:	011b      	lsls	r3, r3, #4
 800a262:	4413      	add	r3, r2
 800a264:	3310      	adds	r3, #16
 800a266:	440b      	add	r3, r1
 800a268:	3301      	adds	r3, #1
 800a26a:	f107 010c 	add.w	r1, r7, #12
 800a26e:	2210      	movs	r2, #16
 800a270:	4618      	mov	r0, r3
 800a272:	f00a fab2 	bl	80147da <memcpy1>
                return retval;
 800a276:	7fbb      	ldrb	r3, [r7, #30]
 800a278:	e016      	b.n	800a2a8 <SecureElementSetKey+0xb0>
            }
            else
            {
                memcpy1( SeNvm->KeyList[i].KeyValue, key, SE_KEY_SIZE );
 800a27a:	4b0d      	ldr	r3, [pc, #52]	; (800a2b0 <SecureElementSetKey+0xb8>)
 800a27c:	6819      	ldr	r1, [r3, #0]
 800a27e:	7ffa      	ldrb	r2, [r7, #31]
 800a280:	4613      	mov	r3, r2
 800a282:	011b      	lsls	r3, r3, #4
 800a284:	4413      	add	r3, r2
 800a286:	3310      	adds	r3, #16
 800a288:	440b      	add	r3, r1
 800a28a:	3301      	adds	r3, #1
 800a28c:	2210      	movs	r2, #16
 800a28e:	6839      	ldr	r1, [r7, #0]
 800a290:	4618      	mov	r0, r3
 800a292:	f00a faa2 	bl	80147da <memcpy1>
                return SECURE_ELEMENT_SUCCESS;
 800a296:	2300      	movs	r3, #0
 800a298:	e006      	b.n	800a2a8 <SecureElementSetKey+0xb0>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800a29a:	7ffb      	ldrb	r3, [r7, #31]
 800a29c:	3301      	adds	r3, #1
 800a29e:	77fb      	strb	r3, [r7, #31]
 800a2a0:	7ffb      	ldrb	r3, [r7, #31]
 800a2a2:	2b09      	cmp	r3, #9
 800a2a4:	d9b6      	bls.n	800a214 <SecureElementSetKey+0x1c>
            }
        }
    }

    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800a2a6:	2303      	movs	r3, #3
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800a2a8:	4618      	mov	r0, r3
 800a2aa:	3720      	adds	r7, #32
 800a2ac:	46bd      	mov	sp, r7
 800a2ae:	bd80      	pop	{r7, pc}
 800a2b0:	2000013c 	.word	0x2000013c

0800a2b4 <SecureElementComputeAesCmac>:

SecureElementStatus_t SecureElementComputeAesCmac( uint8_t* micBxBuffer, uint8_t* buffer, uint16_t size,
                                                   KeyIdentifier_t keyID, uint32_t* cmac )
{
 800a2b4:	b580      	push	{r7, lr}
 800a2b6:	b086      	sub	sp, #24
 800a2b8:	af02      	add	r7, sp, #8
 800a2ba:	60f8      	str	r0, [r7, #12]
 800a2bc:	60b9      	str	r1, [r7, #8]
 800a2be:	4611      	mov	r1, r2
 800a2c0:	461a      	mov	r2, r3
 800a2c2:	460b      	mov	r3, r1
 800a2c4:	80fb      	strh	r3, [r7, #6]
 800a2c6:	4613      	mov	r3, r2
 800a2c8:	717b      	strb	r3, [r7, #5]
    if( keyID >= LORAMAC_CRYPTO_MULTICAST_KEYS )
 800a2ca:	797b      	ldrb	r3, [r7, #5]
 800a2cc:	2b7e      	cmp	r3, #126	; 0x7e
 800a2ce:	d901      	bls.n	800a2d4 <SecureElementComputeAesCmac+0x20>
    {
        // Never accept multicast key identifier for cmac computation
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800a2d0:	2303      	movs	r3, #3
 800a2d2:	e009      	b.n	800a2e8 <SecureElementComputeAesCmac+0x34>
    }

    return ComputeCmac( micBxBuffer, buffer, size, keyID, cmac );
 800a2d4:	7979      	ldrb	r1, [r7, #5]
 800a2d6:	88fa      	ldrh	r2, [r7, #6]
 800a2d8:	69bb      	ldr	r3, [r7, #24]
 800a2da:	9300      	str	r3, [sp, #0]
 800a2dc:	460b      	mov	r3, r1
 800a2de:	68b9      	ldr	r1, [r7, #8]
 800a2e0:	68f8      	ldr	r0, [r7, #12]
 800a2e2:	f7ff fe53 	bl	8009f8c <ComputeCmac>
 800a2e6:	4603      	mov	r3, r0
}
 800a2e8:	4618      	mov	r0, r3
 800a2ea:	3710      	adds	r7, #16
 800a2ec:	46bd      	mov	sp, r7
 800a2ee:	bd80      	pop	{r7, pc}

0800a2f0 <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac( uint8_t* buffer, uint16_t size, uint32_t expectedCmac,
                                                  KeyIdentifier_t keyID )
{
 800a2f0:	b580      	push	{r7, lr}
 800a2f2:	b088      	sub	sp, #32
 800a2f4:	af02      	add	r7, sp, #8
 800a2f6:	60f8      	str	r0, [r7, #12]
 800a2f8:	607a      	str	r2, [r7, #4]
 800a2fa:	461a      	mov	r2, r3
 800a2fc:	460b      	mov	r3, r1
 800a2fe:	817b      	strh	r3, [r7, #10]
 800a300:	4613      	mov	r3, r2
 800a302:	727b      	strb	r3, [r7, #9]
    if( buffer == NULL )
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	2b00      	cmp	r3, #0
 800a308:	d101      	bne.n	800a30e <SecureElementVerifyAesCmac+0x1e>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800a30a:	2302      	movs	r3, #2
 800a30c:	e01b      	b.n	800a346 <SecureElementVerifyAesCmac+0x56>
    }

    SecureElementStatus_t retval   = SECURE_ELEMENT_ERROR;
 800a30e:	2306      	movs	r3, #6
 800a310:	75fb      	strb	r3, [r7, #23]
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    uint32_t              compCmac = 0;
 800a312:	2300      	movs	r3, #0
 800a314:	613b      	str	r3, [r7, #16]
    retval                         = ComputeCmac( NULL, buffer, size, keyID, &compCmac );
 800a316:	7a79      	ldrb	r1, [r7, #9]
 800a318:	897a      	ldrh	r2, [r7, #10]
 800a31a:	f107 0310 	add.w	r3, r7, #16
 800a31e:	9300      	str	r3, [sp, #0]
 800a320:	460b      	mov	r3, r1
 800a322:	68f9      	ldr	r1, [r7, #12]
 800a324:	2000      	movs	r0, #0
 800a326:	f7ff fe31 	bl	8009f8c <ComputeCmac>
 800a32a:	4603      	mov	r3, r0
 800a32c:	75fb      	strb	r3, [r7, #23]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800a32e:	7dfb      	ldrb	r3, [r7, #23]
 800a330:	2b00      	cmp	r3, #0
 800a332:	d001      	beq.n	800a338 <SecureElementVerifyAesCmac+0x48>
    {
        return retval;
 800a334:	7dfb      	ldrb	r3, [r7, #23]
 800a336:	e006      	b.n	800a346 <SecureElementVerifyAesCmac+0x56>
    }

    if( expectedCmac != compCmac )
 800a338:	693b      	ldr	r3, [r7, #16]
 800a33a:	687a      	ldr	r2, [r7, #4]
 800a33c:	429a      	cmp	r2, r3
 800a33e:	d001      	beq.n	800a344 <SecureElementVerifyAesCmac+0x54>
    {
        retval = SECURE_ELEMENT_FAIL_CMAC;
 800a340:	2301      	movs	r3, #1
 800a342:	75fb      	strb	r3, [r7, #23]
        retval = SECURE_ELEMENT_ERROR;
    }

#endif /* LORAWAN_KMS */

    return retval;
 800a344:	7dfb      	ldrb	r3, [r7, #23]
}
 800a346:	4618      	mov	r0, r3
 800a348:	3718      	adds	r7, #24
 800a34a:	46bd      	mov	sp, r7
 800a34c:	bd80      	pop	{r7, pc}

0800a34e <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt( uint8_t* buffer, uint16_t size, KeyIdentifier_t keyID,
                                               uint8_t* encBuffer )
{
 800a34e:	b580      	push	{r7, lr}
 800a350:	b0c2      	sub	sp, #264	; 0x108
 800a352:	af00      	add	r7, sp, #0
 800a354:	60f8      	str	r0, [r7, #12]
 800a356:	4608      	mov	r0, r1
 800a358:	4611      	mov	r1, r2
 800a35a:	1d3a      	adds	r2, r7, #4
 800a35c:	6013      	str	r3, [r2, #0]
 800a35e:	4603      	mov	r3, r0
 800a360:	817b      	strh	r3, [r7, #10]
 800a362:	460b      	mov	r3, r1
 800a364:	727b      	strb	r3, [r7, #9]
    if( buffer == NULL || encBuffer == NULL )
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d003      	beq.n	800a374 <SecureElementAesEncrypt+0x26>
 800a36c:	1d3b      	adds	r3, r7, #4
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	2b00      	cmp	r3, #0
 800a372:	d101      	bne.n	800a378 <SecureElementAesEncrypt+0x2a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800a374:	2302      	movs	r3, #2
 800a376:	e043      	b.n	800a400 <SecureElementAesEncrypt+0xb2>
    }

    // Check if the size is divisible by 16,
    if( ( size % 16 ) != 0 )
 800a378:	897b      	ldrh	r3, [r7, #10]
 800a37a:	f003 030f 	and.w	r3, r3, #15
 800a37e:	b29b      	uxth	r3, r3
 800a380:	2b00      	cmp	r3, #0
 800a382:	d001      	beq.n	800a388 <SecureElementAesEncrypt+0x3a>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800a384:	2305      	movs	r3, #5
 800a386:	e03b      	b.n	800a400 <SecureElementAesEncrypt+0xb2>
    }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    lorawan_aes_context aesContext;
    memset1( aesContext.ksch, '\0', 240 );
 800a388:	f107 0314 	add.w	r3, r7, #20
 800a38c:	22f0      	movs	r2, #240	; 0xf0
 800a38e:	2100      	movs	r1, #0
 800a390:	4618      	mov	r0, r3
 800a392:	f00a fa5d 	bl	8014850 <memset1>

    Key_t*                pItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &pItem );
 800a396:	f107 0210 	add.w	r2, r7, #16
 800a39a:	7a7b      	ldrb	r3, [r7, #9]
 800a39c:	4611      	mov	r1, r2
 800a39e:	4618      	mov	r0, r3
 800a3a0:	f7ff fdc4 	bl	8009f2c <GetKeyByID>
 800a3a4:	4603      	mov	r3, r0
 800a3a6:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106

    if( retval == SECURE_ELEMENT_SUCCESS )
 800a3aa:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d124      	bne.n	800a3fc <SecureElementAesEncrypt+0xae>
    {
        lorawan_aes_set_key(pItem->KeyValue, 16, &aesContext);
 800a3b2:	693b      	ldr	r3, [r7, #16]
 800a3b4:	3301      	adds	r3, #1
 800a3b6:	f107 0214 	add.w	r2, r7, #20
 800a3ba:	2110      	movs	r1, #16
 800a3bc:	4618      	mov	r0, r3
 800a3be:	f7ff fbab 	bl	8009b18 <lorawan_aes_set_key>

        uint8_t block = 0;
 800a3c2:	2300      	movs	r3, #0
 800a3c4:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107

        while( size != 0 )
 800a3c8:	e015      	b.n	800a3f6 <SecureElementAesEncrypt+0xa8>
        {
            lorawan_aes_encrypt(&buffer[block], &encBuffer[block], &aesContext);
 800a3ca:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800a3ce:	68fa      	ldr	r2, [r7, #12]
 800a3d0:	18d0      	adds	r0, r2, r3
 800a3d2:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800a3d6:	1d3a      	adds	r2, r7, #4
 800a3d8:	6812      	ldr	r2, [r2, #0]
 800a3da:	4413      	add	r3, r2
 800a3dc:	f107 0214 	add.w	r2, r7, #20
 800a3e0:	4619      	mov	r1, r3
 800a3e2:	f7ff fc77 	bl	8009cd4 <lorawan_aes_encrypt>
            block = block + 16;
 800a3e6:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800a3ea:	3310      	adds	r3, #16
 800a3ec:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
            size  = size - 16;
 800a3f0:	897b      	ldrh	r3, [r7, #10]
 800a3f2:	3b10      	subs	r3, #16
 800a3f4:	817b      	strh	r3, [r7, #10]
        while( size != 0 )
 800a3f6:	897b      	ldrh	r3, [r7, #10]
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d1e6      	bne.n	800a3ca <SecureElementAesEncrypt+0x7c>
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */

    return retval;
 800a3fc:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
}
 800a400:	4618      	mov	r0, r3
 800a402:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800a406:	46bd      	mov	sp, r7
 800a408:	bd80      	pop	{r7, pc}

0800a40a <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey( uint8_t* input, KeyIdentifier_t rootKeyID,
                                                      KeyIdentifier_t targetKeyID )
{
 800a40a:	b580      	push	{r7, lr}
 800a40c:	b088      	sub	sp, #32
 800a40e:	af00      	add	r7, sp, #0
 800a410:	6078      	str	r0, [r7, #4]
 800a412:	460b      	mov	r3, r1
 800a414:	70fb      	strb	r3, [r7, #3]
 800a416:	4613      	mov	r3, r2
 800a418:	70bb      	strb	r3, [r7, #2]
    if( input == NULL )
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d101      	bne.n	800a424 <SecureElementDeriveAndStoreKey+0x1a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800a420:	2302      	movs	r3, #2
 800a422:	e02e      	b.n	800a482 <SecureElementDeriveAndStoreKey+0x78>
    }

    SecureElementStatus_t retval  = SECURE_ELEMENT_ERROR;
 800a424:	2306      	movs	r3, #6
 800a426:	77fb      	strb	r3, [r7, #31]

    // In case of MC_KE_KEY, only McRootKey can be used as root key
    if( targetKeyID == MC_KE_KEY )
 800a428:	78bb      	ldrb	r3, [r7, #2]
 800a42a:	2b7f      	cmp	r3, #127	; 0x7f
 800a42c:	d104      	bne.n	800a438 <SecureElementDeriveAndStoreKey+0x2e>
    {
        if( rootKeyID != MC_ROOT_KEY )
 800a42e:	78fb      	ldrb	r3, [r7, #3]
 800a430:	2b04      	cmp	r3, #4
 800a432:	d001      	beq.n	800a438 <SecureElementDeriveAndStoreKey+0x2e>
        {
            return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800a434:	2303      	movs	r3, #3
 800a436:	e024      	b.n	800a482 <SecureElementDeriveAndStoreKey+0x78>
        }
    }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    uint8_t key[16] = { 0 };
 800a438:	2300      	movs	r3, #0
 800a43a:	60fb      	str	r3, [r7, #12]
 800a43c:	f107 0310 	add.w	r3, r7, #16
 800a440:	2200      	movs	r2, #0
 800a442:	601a      	str	r2, [r3, #0]
 800a444:	605a      	str	r2, [r3, #4]
 800a446:	609a      	str	r2, [r3, #8]
    // Derive key
    retval = SecureElementAesEncrypt( input, 16, rootKeyID, key );
 800a448:	f107 030c 	add.w	r3, r7, #12
 800a44c:	78fa      	ldrb	r2, [r7, #3]
 800a44e:	2110      	movs	r1, #16
 800a450:	6878      	ldr	r0, [r7, #4]
 800a452:	f7ff ff7c 	bl	800a34e <SecureElementAesEncrypt>
 800a456:	4603      	mov	r3, r0
 800a458:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800a45a:	7ffb      	ldrb	r3, [r7, #31]
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d001      	beq.n	800a464 <SecureElementDeriveAndStoreKey+0x5a>
    {
        return retval;
 800a460:	7ffb      	ldrb	r3, [r7, #31]
 800a462:	e00e      	b.n	800a482 <SecureElementDeriveAndStoreKey+0x78>
    }

    // Store key
    retval = SecureElementSetKey( targetKeyID, key );
 800a464:	f107 020c 	add.w	r2, r7, #12
 800a468:	78bb      	ldrb	r3, [r7, #2]
 800a46a:	4611      	mov	r1, r2
 800a46c:	4618      	mov	r0, r3
 800a46e:	f7ff fec3 	bl	800a1f8 <SecureElementSetKey>
 800a472:	4603      	mov	r3, r0
 800a474:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800a476:	7ffb      	ldrb	r3, [r7, #31]
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d001      	beq.n	800a480 <SecureElementDeriveAndStoreKey+0x76>
    {
        return retval;
 800a47c:	7ffb      	ldrb	r3, [r7, #31]
 800a47e:	e000      	b.n	800a482 <SecureElementDeriveAndStoreKey+0x78>
    }

    return SECURE_ELEMENT_SUCCESS;
 800a480:	2300      	movs	r3, #0
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800a482:	4618      	mov	r0, r3
 800a484:	3720      	adds	r7, #32
 800a486:	46bd      	mov	sp, r7
 800a488:	bd80      	pop	{r7, pc}

0800a48a <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEui,
                                                      uint16_t devNonce, uint8_t* encJoinAccept,
                                                      uint8_t encJoinAcceptSize, uint8_t* decJoinAccept,
                                                      uint8_t* versionMinor )
{
 800a48a:	b580      	push	{r7, lr}
 800a48c:	b086      	sub	sp, #24
 800a48e:	af00      	add	r7, sp, #0
 800a490:	60b9      	str	r1, [r7, #8]
 800a492:	607b      	str	r3, [r7, #4]
 800a494:	4603      	mov	r3, r0
 800a496:	73fb      	strb	r3, [r7, #15]
 800a498:	4613      	mov	r3, r2
 800a49a:	81bb      	strh	r3, [r7, #12]
    if( ( encJoinAccept == NULL ) || ( decJoinAccept == NULL ) || ( versionMinor == NULL ) )
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d005      	beq.n	800a4ae <SecureElementProcessJoinAccept+0x24>
 800a4a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d002      	beq.n	800a4ae <SecureElementProcessJoinAccept+0x24>
 800a4a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d101      	bne.n	800a4b2 <SecureElementProcessJoinAccept+0x28>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800a4ae:	2302      	movs	r3, #2
 800a4b0:	e064      	b.n	800a57c <SecureElementProcessJoinAccept+0xf2>
    }

    // Check that frame size isn't bigger than a JoinAccept with CFList size
    if( encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE )
 800a4b2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a4b6:	2b21      	cmp	r3, #33	; 0x21
 800a4b8:	d901      	bls.n	800a4be <SecureElementProcessJoinAccept+0x34>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800a4ba:	2305      	movs	r3, #5
 800a4bc:	e05e      	b.n	800a57c <SecureElementProcessJoinAccept+0xf2>
    }

    // Determine decryption key
    KeyIdentifier_t encKeyID = NWK_KEY;
 800a4be:	2301      	movs	r3, #1
 800a4c0:	75fb      	strb	r3, [r7, #23]
    {
        encKeyID = J_S_ENC_KEY;
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

    memcpy1( decJoinAccept, encJoinAccept, encJoinAcceptSize );
 800a4c2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a4c6:	b29b      	uxth	r3, r3
 800a4c8:	461a      	mov	r2, r3
 800a4ca:	6879      	ldr	r1, [r7, #4]
 800a4cc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a4ce:	f00a f984 	bl	80147da <memcpy1>

    // Decrypt JoinAccept, skip MHDR
    if( SecureElementAesEncrypt( encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	1c58      	adds	r0, r3, #1
 800a4d6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a4da:	b29b      	uxth	r3, r3
 800a4dc:	3b01      	subs	r3, #1
 800a4de:	b299      	uxth	r1, r3
 800a4e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4e2:	3301      	adds	r3, #1
 800a4e4:	7dfa      	ldrb	r2, [r7, #23]
 800a4e6:	f7ff ff32 	bl	800a34e <SecureElementAesEncrypt>
 800a4ea:	4603      	mov	r3, r0
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d001      	beq.n	800a4f4 <SecureElementProcessJoinAccept+0x6a>
                                 encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE ) != SECURE_ELEMENT_SUCCESS )
    {
        return SECURE_ELEMENT_FAIL_ENCRYPT;
 800a4f0:	2307      	movs	r3, #7
 800a4f2:	e043      	b.n	800a57c <SecureElementProcessJoinAccept+0xf2>
    }

    *versionMinor = ( ( decJoinAccept[11] & 0x80 ) == 0x80 ) ? 1 : 0;
 800a4f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4f6:	330b      	adds	r3, #11
 800a4f8:	781b      	ldrb	r3, [r3, #0]
 800a4fa:	09db      	lsrs	r3, r3, #7
 800a4fc:	b2da      	uxtb	r2, r3
 800a4fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a500:	701a      	strb	r2, [r3, #0]

    uint32_t mic = 0;
 800a502:	2300      	movs	r3, #0
 800a504:	613b      	str	r3, [r7, #16]

    mic = ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE] << 0 );
 800a506:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a50a:	3b04      	subs	r3, #4
 800a50c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a50e:	4413      	add	r3, r2
 800a510:	781b      	ldrb	r3, [r3, #0]
 800a512:	613b      	str	r3, [r7, #16]
    mic |= ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 1] << 8 );
 800a514:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a518:	3b03      	subs	r3, #3
 800a51a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a51c:	4413      	add	r3, r2
 800a51e:	781b      	ldrb	r3, [r3, #0]
 800a520:	021b      	lsls	r3, r3, #8
 800a522:	693a      	ldr	r2, [r7, #16]
 800a524:	4313      	orrs	r3, r2
 800a526:	613b      	str	r3, [r7, #16]
    mic |= ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 2] << 16 );
 800a528:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a52c:	3b02      	subs	r3, #2
 800a52e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a530:	4413      	add	r3, r2
 800a532:	781b      	ldrb	r3, [r3, #0]
 800a534:	041b      	lsls	r3, r3, #16
 800a536:	693a      	ldr	r2, [r7, #16]
 800a538:	4313      	orrs	r3, r2
 800a53a:	613b      	str	r3, [r7, #16]
    mic |= ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 3] << 24 );
 800a53c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a540:	3b01      	subs	r3, #1
 800a542:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a544:	4413      	add	r3, r2
 800a546:	781b      	ldrb	r3, [r3, #0]
 800a548:	061b      	lsls	r3, r3, #24
 800a54a:	693a      	ldr	r2, [r7, #16]
 800a54c:	4313      	orrs	r3, r2
 800a54e:	613b      	str	r3, [r7, #16]
    //  - Header buffer to be used for MIC computation
    //        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
    //        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)]

    // Verify mic
    if( *versionMinor == 0 )
 800a550:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a552:	781b      	ldrb	r3, [r3, #0]
 800a554:	2b00      	cmp	r3, #0
 800a556:	d10e      	bne.n	800a576 <SecureElementProcessJoinAccept+0xec>
    {
        // For LoRaWAN 1.0.x
        //   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
        //   CFListType)
        if( SecureElementVerifyAesCmac( decJoinAccept, ( encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE ), mic, NWK_KEY ) !=
 800a558:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a55c:	b29b      	uxth	r3, r3
 800a55e:	3b04      	subs	r3, #4
 800a560:	b299      	uxth	r1, r3
 800a562:	2301      	movs	r3, #1
 800a564:	693a      	ldr	r2, [r7, #16]
 800a566:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a568:	f7ff fec2 	bl	800a2f0 <SecureElementVerifyAesCmac>
 800a56c:	4603      	mov	r3, r0
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d003      	beq.n	800a57a <SecureElementProcessJoinAccept+0xf0>
            SECURE_ELEMENT_SUCCESS )
        {
            return SECURE_ELEMENT_FAIL_CMAC;
 800a572:	2301      	movs	r3, #1
 800a574:	e002      	b.n	800a57c <SecureElementProcessJoinAccept+0xf2>
        }
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
    else
    {
        return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 800a576:	2304      	movs	r3, #4
 800a578:	e000      	b.n	800a57c <SecureElementProcessJoinAccept+0xf2>
    }

    return SECURE_ELEMENT_SUCCESS;
 800a57a:	2300      	movs	r3, #0
}
 800a57c:	4618      	mov	r0, r3
 800a57e:	3718      	adds	r7, #24
 800a580:	46bd      	mov	sp, r7
 800a582:	bd80      	pop	{r7, pc}

0800a584 <SecureElementRandomNumber>:

SecureElementStatus_t SecureElementRandomNumber( uint32_t* randomNum )
{
 800a584:	b580      	push	{r7, lr}
 800a586:	b082      	sub	sp, #8
 800a588:	af00      	add	r7, sp, #0
 800a58a:	6078      	str	r0, [r7, #4]
    if( randomNum == NULL )
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d101      	bne.n	800a596 <SecureElementRandomNumber+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800a592:	2302      	movs	r3, #2
 800a594:	e006      	b.n	800a5a4 <SecureElementRandomNumber+0x20>
    }
    *randomNum = Radio.Random();
 800a596:	4b05      	ldr	r3, [pc, #20]	; (800a5ac <SecureElementRandomNumber+0x28>)
 800a598:	695b      	ldr	r3, [r3, #20]
 800a59a:	4798      	blx	r3
 800a59c:	4602      	mov	r2, r0
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	601a      	str	r2, [r3, #0]
    return SECURE_ELEMENT_SUCCESS;
 800a5a2:	2300      	movs	r3, #0
}
 800a5a4:	4618      	mov	r0, r3
 800a5a6:	3708      	adds	r7, #8
 800a5a8:	46bd      	mov	sp, r7
 800a5aa:	bd80      	pop	{r7, pc}
 800a5ac:	08019bcc 	.word	0x08019bcc

0800a5b0 <SecureElementSetDevEui>:

SecureElementStatus_t SecureElementSetDevEui( uint8_t* devEui )
{
 800a5b0:	b580      	push	{r7, lr}
 800a5b2:	b082      	sub	sp, #8
 800a5b4:	af00      	add	r7, sp, #0
 800a5b6:	6078      	str	r0, [r7, #4]
    if( devEui == NULL )
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d101      	bne.n	800a5c2 <SecureElementSetDevEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800a5be:	2302      	movs	r3, #2
 800a5c0:	e007      	b.n	800a5d2 <SecureElementSetDevEui+0x22>
    }
    memcpy1( SeNvm->DevEui, devEui, SE_EUI_SIZE );
 800a5c2:	4b06      	ldr	r3, [pc, #24]	; (800a5dc <SecureElementSetDevEui+0x2c>)
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	2208      	movs	r2, #8
 800a5c8:	6879      	ldr	r1, [r7, #4]
 800a5ca:	4618      	mov	r0, r3
 800a5cc:	f00a f905 	bl	80147da <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800a5d0:	2300      	movs	r3, #0
}
 800a5d2:	4618      	mov	r0, r3
 800a5d4:	3708      	adds	r7, #8
 800a5d6:	46bd      	mov	sp, r7
 800a5d8:	bd80      	pop	{r7, pc}
 800a5da:	bf00      	nop
 800a5dc:	2000013c 	.word	0x2000013c

0800a5e0 <SecureElementGetDevEui>:

uint8_t* SecureElementGetDevEui( void )
{
 800a5e0:	b480      	push	{r7}
 800a5e2:	af00      	add	r7, sp, #0
    return SeNvm->DevEui;
 800a5e4:	4b02      	ldr	r3, [pc, #8]	; (800a5f0 <SecureElementGetDevEui+0x10>)
 800a5e6:	681b      	ldr	r3, [r3, #0]
}
 800a5e8:	4618      	mov	r0, r3
 800a5ea:	46bd      	mov	sp, r7
 800a5ec:	bc80      	pop	{r7}
 800a5ee:	4770      	bx	lr
 800a5f0:	2000013c 	.word	0x2000013c

0800a5f4 <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui( uint8_t* joinEui )
{
 800a5f4:	b580      	push	{r7, lr}
 800a5f6:	b082      	sub	sp, #8
 800a5f8:	af00      	add	r7, sp, #0
 800a5fa:	6078      	str	r0, [r7, #4]
    if( joinEui == NULL )
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d101      	bne.n	800a606 <SecureElementSetJoinEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800a602:	2302      	movs	r3, #2
 800a604:	e008      	b.n	800a618 <SecureElementSetJoinEui+0x24>
    }
    memcpy1( SeNvm->JoinEui, joinEui, SE_EUI_SIZE );
 800a606:	4b06      	ldr	r3, [pc, #24]	; (800a620 <SecureElementSetJoinEui+0x2c>)
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	3308      	adds	r3, #8
 800a60c:	2208      	movs	r2, #8
 800a60e:	6879      	ldr	r1, [r7, #4]
 800a610:	4618      	mov	r0, r3
 800a612:	f00a f8e2 	bl	80147da <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800a616:	2300      	movs	r3, #0
}
 800a618:	4618      	mov	r0, r3
 800a61a:	3708      	adds	r7, #8
 800a61c:	46bd      	mov	sp, r7
 800a61e:	bd80      	pop	{r7, pc}
 800a620:	2000013c 	.word	0x2000013c

0800a624 <SecureElementGetJoinEui>:

uint8_t* SecureElementGetJoinEui( void )
{
 800a624:	b480      	push	{r7}
 800a626:	af00      	add	r7, sp, #0
    return SeNvm->JoinEui;
 800a628:	4b03      	ldr	r3, [pc, #12]	; (800a638 <SecureElementGetJoinEui+0x14>)
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	3308      	adds	r3, #8
}
 800a62e:	4618      	mov	r0, r3
 800a630:	46bd      	mov	sp, r7
 800a632:	bc80      	pop	{r7}
 800a634:	4770      	bx	lr
 800a636:	bf00      	nop
 800a638:	2000013c 	.word	0x2000013c

0800a63c <LmHandlerInit>:

static LmHandlerErrorStatus_t LmHandlerSetSystemMaxRxError( uint32_t maxErrorInMs );

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmHandlerInit( LmHandlerCallbacks_t *handlerCallbacks )
{
 800a63c:	b580      	push	{r7, lr}
 800a63e:	b082      	sub	sp, #8
 800a640:	af00      	add	r7, sp, #0
 800a642:	6078      	str	r0, [r7, #4]
    LmHandlerCallbacks = handlerCallbacks;
 800a644:	4a1a      	ldr	r2, [pc, #104]	; (800a6b0 <LmHandlerInit+0x74>)
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	6013      	str	r3, [r2, #0]

    LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 800a64a:	4b1a      	ldr	r3, [pc, #104]	; (800a6b4 <LmHandlerInit+0x78>)
 800a64c:	4a1a      	ldr	r2, [pc, #104]	; (800a6b8 <LmHandlerInit+0x7c>)
 800a64e:	601a      	str	r2, [r3, #0]
    LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 800a650:	4b18      	ldr	r3, [pc, #96]	; (800a6b4 <LmHandlerInit+0x78>)
 800a652:	4a1a      	ldr	r2, [pc, #104]	; (800a6bc <LmHandlerInit+0x80>)
 800a654:	605a      	str	r2, [r3, #4]
    LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 800a656:	4b17      	ldr	r3, [pc, #92]	; (800a6b4 <LmHandlerInit+0x78>)
 800a658:	4a19      	ldr	r2, [pc, #100]	; (800a6c0 <LmHandlerInit+0x84>)
 800a65a:	609a      	str	r2, [r3, #8]
    LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 800a65c:	4b15      	ldr	r3, [pc, #84]	; (800a6b4 <LmHandlerInit+0x78>)
 800a65e:	4a19      	ldr	r2, [pc, #100]	; (800a6c4 <LmHandlerInit+0x88>)
 800a660:	60da      	str	r2, [r3, #12]
    LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks->GetBatteryLevel;
 800a662:	4b13      	ldr	r3, [pc, #76]	; (800a6b0 <LmHandlerInit+0x74>)
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	4a17      	ldr	r2, [pc, #92]	; (800a6c8 <LmHandlerInit+0x8c>)
 800a66a:	6013      	str	r3, [r2, #0]
    LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks->GetTemperature;
 800a66c:	4b10      	ldr	r3, [pc, #64]	; (800a6b0 <LmHandlerInit+0x74>)
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	685b      	ldr	r3, [r3, #4]
 800a672:	4a15      	ldr	r2, [pc, #84]	; (800a6c8 <LmHandlerInit+0x8c>)
 800a674:	6053      	str	r3, [r2, #4]
    LoRaMacCallbacks.GetUniqueId = LmHandlerCallbacks->GetUniqueId;
 800a676:	4b0e      	ldr	r3, [pc, #56]	; (800a6b0 <LmHandlerInit+0x74>)
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	689b      	ldr	r3, [r3, #8]
 800a67c:	4a12      	ldr	r2, [pc, #72]	; (800a6c8 <LmHandlerInit+0x8c>)
 800a67e:	6093      	str	r3, [r2, #8]
    LoRaMacCallbacks.NvmDataChange  = NvmDataMgmtEvent;
 800a680:	4b11      	ldr	r3, [pc, #68]	; (800a6c8 <LmHandlerInit+0x8c>)
 800a682:	4a12      	ldr	r2, [pc, #72]	; (800a6cc <LmHandlerInit+0x90>)
 800a684:	60da      	str	r2, [r3, #12]
    LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks->OnMacProcess;
 800a686:	4b0a      	ldr	r3, [pc, #40]	; (800a6b0 <LmHandlerInit+0x74>)
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	691b      	ldr	r3, [r3, #16]
 800a68c:	4a0e      	ldr	r2, [pc, #56]	; (800a6c8 <LmHandlerInit+0x8c>)
 800a68e:	6113      	str	r3, [r2, #16]

    /*The LoRa-Alliance Compliance protocol package should always be initialized and activated.*/
    if (LmHandlerPackageRegister(PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams) != LORAMAC_HANDLER_SUCCESS)
 800a690:	490f      	ldr	r1, [pc, #60]	; (800a6d0 <LmHandlerInit+0x94>)
 800a692:	2000      	movs	r0, #0
 800a694:	f000 fcfe 	bl	800b094 <LmHandlerPackageRegister>
 800a698:	4603      	mov	r3, r0
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d002      	beq.n	800a6a4 <LmHandlerInit+0x68>
    {
        return LORAMAC_HANDLER_ERROR;
 800a69e:	f04f 33ff 	mov.w	r3, #4294967295
 800a6a2:	e000      	b.n	800a6a6 <LmHandlerInit+0x6a>
    if (LmhpPackagesRegistrationInit() != LORAMAC_HANDLER_SUCCESS)
    {
        return LORAMAC_HANDLER_ERROR;
    }
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
    return LORAMAC_HANDLER_SUCCESS;
 800a6a4:	2300      	movs	r3, #0
}
 800a6a6:	4618      	mov	r0, r3
 800a6a8:	3708      	adds	r7, #8
 800a6aa:	46bd      	mov	sp, r7
 800a6ac:	bd80      	pop	{r7, pc}
 800a6ae:	bf00      	nop
 800a6b0:	20000164 	.word	0x20000164
 800a6b4:	20000168 	.word	0x20000168
 800a6b8:	0800ade9 	.word	0x0800ade9
 800a6bc:	0800ae51 	.word	0x0800ae51
 800a6c0:	0800af31 	.word	0x0800af31
 800a6c4:	0800aff5 	.word	0x0800aff5
 800a6c8:	20000178 	.word	0x20000178
 800a6cc:	0800b305 	.word	0x0800b305
 800a6d0:	20000068 	.word	0x20000068

0800a6d4 <LmHandlerConfigure>:

LmHandlerErrorStatus_t LmHandlerConfigure( LmHandlerParams_t *handlerParams )
{
 800a6d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a6d6:	b099      	sub	sp, #100	; 0x64
 800a6d8:	af08      	add	r7, sp, #32
 800a6da:	6078      	str	r0, [r7, #4]
    uint16_t nbNvmData = 0;
 800a6dc:	2300      	movs	r3, #0
 800a6de:	87fb      	strh	r3, [r7, #62]	; 0x3e
    MibRequestConfirm_t mibReq;
    LoraInfo_t *loraInfo;

    UTIL_MEM_cpy_8((void *)&LmHandlerParams, (const void *)handlerParams, sizeof(LmHandlerParams_t));
 800a6e0:	2210      	movs	r2, #16
 800a6e2:	6879      	ldr	r1, [r7, #4]
 800a6e4:	4882      	ldr	r0, [pc, #520]	; (800a8f0 <LmHandlerConfigure+0x21c>)
 800a6e6:	f00d fa3b 	bl	8017b60 <UTIL_MEM_cpy_8>

#if ( LORAMAC_CLASSB_ENABLED == 1 )
    IsClassBSwitchPending = false;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

    loraInfo = LoraInfo_GetPtr();
 800a6ea:	f7fe fb4d 	bl	8008d88 <LoraInfo_GetPtr>
 800a6ee:	63b8      	str	r0, [r7, #56]	; 0x38

    if (0U != ((1 << (LmHandlerParams.ActiveRegion)) & (loraInfo->Region)))
 800a6f0:	4b7f      	ldr	r3, [pc, #508]	; (800a8f0 <LmHandlerConfigure+0x21c>)
 800a6f2:	781b      	ldrb	r3, [r3, #0]
 800a6f4:	461a      	mov	r2, r3
 800a6f6:	2301      	movs	r3, #1
 800a6f8:	4093      	lsls	r3, r2
 800a6fa:	461a      	mov	r2, r3
 800a6fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6fe:	685b      	ldr	r3, [r3, #4]
 800a700:	4013      	ands	r3, r2
 800a702:	2b00      	cmp	r3, #0
 800a704:	d00c      	beq.n	800a720 <LmHandlerConfigure+0x4c>
    {
        if (LoRaMacInitialization(&LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion) != LORAMAC_STATUS_OK)
 800a706:	4b7a      	ldr	r3, [pc, #488]	; (800a8f0 <LmHandlerConfigure+0x21c>)
 800a708:	781b      	ldrb	r3, [r3, #0]
 800a70a:	461a      	mov	r2, r3
 800a70c:	4979      	ldr	r1, [pc, #484]	; (800a8f4 <LmHandlerConfigure+0x220>)
 800a70e:	487a      	ldr	r0, [pc, #488]	; (800a8f8 <LmHandlerConfigure+0x224>)
 800a710:	f004 fb1a 	bl	800ed48 <LoRaMacInitialization>
 800a714:	4603      	mov	r3, r0
 800a716:	2b00      	cmp	r3, #0
 800a718:	d009      	beq.n	800a72e <LmHandlerConfigure+0x5a>
        {
            return LORAMAC_HANDLER_ERROR;
 800a71a:	f04f 33ff 	mov.w	r3, #4294967295
 800a71e:	e0e2      	b.n	800a8e6 <LmHandlerConfigure+0x212>
        }
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n");
 800a720:	4b76      	ldr	r3, [pc, #472]	; (800a8fc <LmHandlerConfigure+0x228>)
 800a722:	2201      	movs	r2, #1
 800a724:	2100      	movs	r1, #0
 800a726:	2000      	movs	r0, #0
 800a728:	f00e fa52 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>
        while (1) {}  /* error: Region is not defined in the MW */
 800a72c:	e7fe      	b.n	800a72c <LmHandlerConfigure+0x58>
    }

    // Restore data if required
    nbNvmData = NvmDataMgmtRestore( );
 800a72e:	f000 fdfa 	bl	800b326 <NvmDataMgmtRestore>
 800a732:	4603      	mov	r3, r0
 800a734:	87fb      	strh	r3, [r7, #62]	; 0x3e

    // Try to restore from NVM and query the mac if possible.
    if( nbNvmData > 0 )
 800a736:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d003      	beq.n	800a744 <LmHandlerConfigure+0x70>
    {
        CtxRestoreDone = true;
 800a73c:	4b70      	ldr	r3, [pc, #448]	; (800a900 <LmHandlerConfigure+0x22c>)
 800a73e:	2201      	movs	r2, #1
 800a740:	701a      	strb	r2, [r3, #0]
 800a742:	e002      	b.n	800a74a <LmHandlerConfigure+0x76>
    }
    else
    {
        CtxRestoreDone = false;
 800a744:	4b6e      	ldr	r3, [pc, #440]	; (800a900 <LmHandlerConfigure+0x22c>)
 800a746:	2200      	movs	r2, #0
 800a748:	701a      	strb	r2, [r3, #0]
    }

    // Read secure-element DEV_EUI and JOIN_EUI values.
    mibReq.Type = MIB_DEV_EUI;
 800a74a:	2302      	movs	r3, #2
 800a74c:	753b      	strb	r3, [r7, #20]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800a74e:	f107 0314 	add.w	r3, r7, #20
 800a752:	4618      	mov	r0, r3
 800a754:	f004 fe42 	bl	800f3dc <LoRaMacMibGetRequestConfirm>
    memcpy1( CommissioningParams.DevEui, mibReq.Param.DevEui, 8 );
 800a758:	69bb      	ldr	r3, [r7, #24]
 800a75a:	2208      	movs	r2, #8
 800a75c:	4619      	mov	r1, r3
 800a75e:	4869      	ldr	r0, [pc, #420]	; (800a904 <LmHandlerConfigure+0x230>)
 800a760:	f00a f83b 	bl	80147da <memcpy1>

    mibReq.Type = MIB_JOIN_EUI;
 800a764:	2303      	movs	r3, #3
 800a766:	753b      	strb	r3, [r7, #20]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800a768:	f107 0314 	add.w	r3, r7, #20
 800a76c:	4618      	mov	r0, r3
 800a76e:	f004 fe35 	bl	800f3dc <LoRaMacMibGetRequestConfirm>
    memcpy1( CommissioningParams.JoinEui, mibReq.Param.JoinEui, 8 );
 800a772:	69bb      	ldr	r3, [r7, #24]
 800a774:	2208      	movs	r2, #8
 800a776:	4619      	mov	r1, r3
 800a778:	4863      	ldr	r0, [pc, #396]	; (800a908 <LmHandlerConfigure+0x234>)
 800a77a:	f00a f82e 	bl	80147da <memcpy1>

#if ( STATIC_DEVICE_ADDRESS != 1 )
    CommissioningParams.DevAddr = LmHandlerCallbacks->GetDevAddr();
 800a77e:	4b63      	ldr	r3, [pc, #396]	; (800a90c <LmHandlerConfigure+0x238>)
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	68db      	ldr	r3, [r3, #12]
 800a784:	4798      	blx	r3
 800a786:	4603      	mov	r3, r0
 800a788:	4a5e      	ldr	r2, [pc, #376]	; (800a904 <LmHandlerConfigure+0x230>)
 800a78a:	6153      	str	r3, [r2, #20]
#endif /* STATIC_DEVICE_ADDRESS != 1 */

    mibReq.Type = MIB_DEV_ADDR;
 800a78c:	2306      	movs	r3, #6
 800a78e:	753b      	strb	r3, [r7, #20]
    mibReq.Param.DevAddr = CommissioningParams.DevAddr;
 800a790:	4b5c      	ldr	r3, [pc, #368]	; (800a904 <LmHandlerConfigure+0x230>)
 800a792:	695b      	ldr	r3, [r3, #20]
 800a794:	61bb      	str	r3, [r7, #24]
    LoRaMacMibSetRequestConfirm(&mibReq);
 800a796:	f107 0314 	add.w	r3, r7, #20
 800a79a:	4618      	mov	r0, r3
 800a79c:	f004 ff7c 	bl	800f698 <LoRaMacMibSetRequestConfirm>

    MW_LOG(TS_OFF, VLEVEL_M, "###### DevEui:  %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 800a7a0:	4b58      	ldr	r3, [pc, #352]	; (800a904 <LmHandlerConfigure+0x230>)
 800a7a2:	781b      	ldrb	r3, [r3, #0]
 800a7a4:	461a      	mov	r2, r3
 800a7a6:	4b57      	ldr	r3, [pc, #348]	; (800a904 <LmHandlerConfigure+0x230>)
 800a7a8:	785b      	ldrb	r3, [r3, #1]
 800a7aa:	4619      	mov	r1, r3
 800a7ac:	4b55      	ldr	r3, [pc, #340]	; (800a904 <LmHandlerConfigure+0x230>)
 800a7ae:	789b      	ldrb	r3, [r3, #2]
 800a7b0:	4618      	mov	r0, r3
 800a7b2:	4b54      	ldr	r3, [pc, #336]	; (800a904 <LmHandlerConfigure+0x230>)
 800a7b4:	78db      	ldrb	r3, [r3, #3]
 800a7b6:	461c      	mov	r4, r3
 800a7b8:	4b52      	ldr	r3, [pc, #328]	; (800a904 <LmHandlerConfigure+0x230>)
 800a7ba:	791b      	ldrb	r3, [r3, #4]
 800a7bc:	461d      	mov	r5, r3
 800a7be:	4b51      	ldr	r3, [pc, #324]	; (800a904 <LmHandlerConfigure+0x230>)
 800a7c0:	795b      	ldrb	r3, [r3, #5]
 800a7c2:	461e      	mov	r6, r3
 800a7c4:	4b4f      	ldr	r3, [pc, #316]	; (800a904 <LmHandlerConfigure+0x230>)
 800a7c6:	799b      	ldrb	r3, [r3, #6]
 800a7c8:	603b      	str	r3, [r7, #0]
 800a7ca:	4b4e      	ldr	r3, [pc, #312]	; (800a904 <LmHandlerConfigure+0x230>)
 800a7cc:	79db      	ldrb	r3, [r3, #7]
 800a7ce:	9307      	str	r3, [sp, #28]
 800a7d0:	683b      	ldr	r3, [r7, #0]
 800a7d2:	9306      	str	r3, [sp, #24]
 800a7d4:	9605      	str	r6, [sp, #20]
 800a7d6:	9504      	str	r5, [sp, #16]
 800a7d8:	9403      	str	r4, [sp, #12]
 800a7da:	9002      	str	r0, [sp, #8]
 800a7dc:	9101      	str	r1, [sp, #4]
 800a7de:	9200      	str	r2, [sp, #0]
 800a7e0:	4b4b      	ldr	r3, [pc, #300]	; (800a910 <LmHandlerConfigure+0x23c>)
 800a7e2:	2200      	movs	r2, #0
 800a7e4:	2100      	movs	r1, #0
 800a7e6:	2002      	movs	r0, #2
 800a7e8:	f00e f9f2 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>
           HEX8(CommissioningParams.DevEui));
    MW_LOG(TS_OFF, VLEVEL_M, "###### AppEui:  %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 800a7ec:	4b45      	ldr	r3, [pc, #276]	; (800a904 <LmHandlerConfigure+0x230>)
 800a7ee:	7a1b      	ldrb	r3, [r3, #8]
 800a7f0:	461a      	mov	r2, r3
 800a7f2:	4b44      	ldr	r3, [pc, #272]	; (800a904 <LmHandlerConfigure+0x230>)
 800a7f4:	7a5b      	ldrb	r3, [r3, #9]
 800a7f6:	4619      	mov	r1, r3
 800a7f8:	4b42      	ldr	r3, [pc, #264]	; (800a904 <LmHandlerConfigure+0x230>)
 800a7fa:	7a9b      	ldrb	r3, [r3, #10]
 800a7fc:	4618      	mov	r0, r3
 800a7fe:	4b41      	ldr	r3, [pc, #260]	; (800a904 <LmHandlerConfigure+0x230>)
 800a800:	7adb      	ldrb	r3, [r3, #11]
 800a802:	461c      	mov	r4, r3
 800a804:	4b3f      	ldr	r3, [pc, #252]	; (800a904 <LmHandlerConfigure+0x230>)
 800a806:	7b1b      	ldrb	r3, [r3, #12]
 800a808:	461d      	mov	r5, r3
 800a80a:	4b3e      	ldr	r3, [pc, #248]	; (800a904 <LmHandlerConfigure+0x230>)
 800a80c:	7b5b      	ldrb	r3, [r3, #13]
 800a80e:	461e      	mov	r6, r3
 800a810:	4b3c      	ldr	r3, [pc, #240]	; (800a904 <LmHandlerConfigure+0x230>)
 800a812:	7b9b      	ldrb	r3, [r3, #14]
 800a814:	603b      	str	r3, [r7, #0]
 800a816:	4b3b      	ldr	r3, [pc, #236]	; (800a904 <LmHandlerConfigure+0x230>)
 800a818:	7bdb      	ldrb	r3, [r3, #15]
 800a81a:	9307      	str	r3, [sp, #28]
 800a81c:	683b      	ldr	r3, [r7, #0]
 800a81e:	9306      	str	r3, [sp, #24]
 800a820:	9605      	str	r6, [sp, #20]
 800a822:	9504      	str	r5, [sp, #16]
 800a824:	9403      	str	r4, [sp, #12]
 800a826:	9002      	str	r0, [sp, #8]
 800a828:	9101      	str	r1, [sp, #4]
 800a82a:	9200      	str	r2, [sp, #0]
 800a82c:	4b39      	ldr	r3, [pc, #228]	; (800a914 <LmHandlerConfigure+0x240>)
 800a82e:	2200      	movs	r2, #0
 800a830:	2100      	movs	r1, #0
 800a832:	2002      	movs	r0, #2
 800a834:	f00e f9cc 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>
           HEX8(CommissioningParams.JoinEui));
    MW_LOG(TS_OFF, VLEVEL_M, "###### DevAddr: %02X:%02X:%02X:%02X\r\n",
 800a838:	4b37      	ldr	r3, [pc, #220]	; (800a918 <LmHandlerConfigure+0x244>)
 800a83a:	781b      	ldrb	r3, [r3, #0]
 800a83c:	461a      	mov	r2, r3
 800a83e:	4b37      	ldr	r3, [pc, #220]	; (800a91c <LmHandlerConfigure+0x248>)
 800a840:	781b      	ldrb	r3, [r3, #0]
 800a842:	4619      	mov	r1, r3
 800a844:	4b36      	ldr	r3, [pc, #216]	; (800a920 <LmHandlerConfigure+0x24c>)
 800a846:	781b      	ldrb	r3, [r3, #0]
 800a848:	4618      	mov	r0, r3
 800a84a:	4b36      	ldr	r3, [pc, #216]	; (800a924 <LmHandlerConfigure+0x250>)
 800a84c:	781b      	ldrb	r3, [r3, #0]
 800a84e:	9303      	str	r3, [sp, #12]
 800a850:	9002      	str	r0, [sp, #8]
 800a852:	9101      	str	r1, [sp, #4]
 800a854:	9200      	str	r2, [sp, #0]
 800a856:	4b34      	ldr	r3, [pc, #208]	; (800a928 <LmHandlerConfigure+0x254>)
 800a858:	2200      	movs	r2, #0
 800a85a:	2100      	movs	r1, #0
 800a85c:	2002      	movs	r0, #2
 800a85e:	f00e f9b7 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>

#if (defined (LORAWAN_KMS) && (LORAWAN_KMS == 1))
    MW_LOG(TS_OFF, VLEVEL_L, "###### KMS ENABLED \r\n");
#endif /* LORAWAN_KMS == 1 */

    mibReq.Type = MIB_PUBLIC_NETWORK;
 800a862:	230f      	movs	r3, #15
 800a864:	753b      	strb	r3, [r7, #20]
    mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 800a866:	2301      	movs	r3, #1
 800a868:	763b      	strb	r3, [r7, #24]
    LoRaMacMibSetRequestConfirm(&mibReq);
 800a86a:	f107 0314 	add.w	r3, r7, #20
 800a86e:	4618      	mov	r0, r3
 800a870:	f004 ff12 	bl	800f698 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_NET_ID;
 800a874:	2305      	movs	r3, #5
 800a876:	753b      	strb	r3, [r7, #20]
    mibReq.Param.NetID = LORAWAN_NETWORK_ID;
 800a878:	2300      	movs	r3, #0
 800a87a:	61bb      	str	r3, [r7, #24]
    LoRaMacMibSetRequestConfirm(&mibReq);
 800a87c:	f107 0314 	add.w	r3, r7, #20
 800a880:	4618      	mov	r0, r3
 800a882:	f004 ff09 	bl	800f698 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_REPEATER_SUPPORT;
 800a886:	2310      	movs	r3, #16
 800a888:	753b      	strb	r3, [r7, #20]
    mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 800a88a:	2300      	movs	r3, #0
 800a88c:	763b      	strb	r3, [r7, #24]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800a88e:	f107 0314 	add.w	r3, r7, #20
 800a892:	4618      	mov	r0, r3
 800a894:	f004 ff00 	bl	800f698 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_ADR;
 800a898:	2304      	movs	r3, #4
 800a89a:	753b      	strb	r3, [r7, #20]
    mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 800a89c:	4b14      	ldr	r3, [pc, #80]	; (800a8f0 <LmHandlerConfigure+0x21c>)
 800a89e:	789b      	ldrb	r3, [r3, #2]
 800a8a0:	763b      	strb	r3, [r7, #24]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800a8a2:	f107 0314 	add.w	r3, r7, #20
 800a8a6:	4618      	mov	r0, r3
 800a8a8:	f004 fef6 	bl	800f698 <LoRaMacMibSetRequestConfirm>

    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    getPhy.Attribute = PHY_DUTY_CYCLE;
 800a8ac:	230f      	movs	r3, #15
 800a8ae:	733b      	strb	r3, [r7, #12]
    phyParam = RegionGetPhyParam( LmHandlerParams.ActiveRegion, &getPhy );
 800a8b0:	4b0f      	ldr	r3, [pc, #60]	; (800a8f0 <LmHandlerConfigure+0x21c>)
 800a8b2:	781b      	ldrb	r3, [r3, #0]
 800a8b4:	f107 020c 	add.w	r2, r7, #12
 800a8b8:	4611      	mov	r1, r2
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	f007 fcc6 	bl	801224c <RegionGetPhyParam>
 800a8c0:	4603      	mov	r3, r0
 800a8c2:	60bb      	str	r3, [r7, #8]
    LmHandlerParams.DutyCycleEnabled = (bool) phyParam.Value;
 800a8c4:	68bb      	ldr	r3, [r7, #8]
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	bf14      	ite	ne
 800a8ca:	2301      	movne	r3, #1
 800a8cc:	2300      	moveq	r3, #0
 800a8ce:	b2da      	uxtb	r2, r3
 800a8d0:	4b07      	ldr	r3, [pc, #28]	; (800a8f0 <LmHandlerConfigure+0x21c>)
 800a8d2:	715a      	strb	r2, [r3, #5]

    LmHandlerSetSystemMaxRxError( 20 );
 800a8d4:	2014      	movs	r0, #20
 800a8d6:	f000 fa6f 	bl	800adb8 <LmHandlerSetSystemMaxRxError>

    /* override previous value if reconfigure new region */
    LoRaMacTestSetDutyCycleOn( LmHandlerParams.DutyCycleEnabled );
 800a8da:	4b05      	ldr	r3, [pc, #20]	; (800a8f0 <LmHandlerConfigure+0x21c>)
 800a8dc:	795b      	ldrb	r3, [r3, #5]
 800a8de:	4618      	mov	r0, r3
 800a8e0:	f005 fc4e 	bl	8010180 <LoRaMacTestSetDutyCycleOn>

    return LORAMAC_HANDLER_SUCCESS;
 800a8e4:	2300      	movs	r3, #0
}
 800a8e6:	4618      	mov	r0, r3
 800a8e8:	3744      	adds	r7, #68	; 0x44
 800a8ea:	46bd      	mov	sp, r7
 800a8ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a8ee:	bf00      	nop
 800a8f0:	20000154 	.word	0x20000154
 800a8f4:	20000178 	.word	0x20000178
 800a8f8:	20000168 	.word	0x20000168
 800a8fc:	08019444 	.word	0x08019444
 800a900:	20000296 	.word	0x20000296
 800a904:	20000050 	.word	0x20000050
 800a908:	20000058 	.word	0x20000058
 800a90c:	20000164 	.word	0x20000164
 800a910:	08019490 	.word	0x08019490
 800a914:	080194cc 	.word	0x080194cc
 800a918:	20000067 	.word	0x20000067
 800a91c:	20000066 	.word	0x20000066
 800a920:	20000065 	.word	0x20000065
 800a924:	20000064 	.word	0x20000064
 800a928:	08019508 	.word	0x08019508

0800a92c <LmHandlerProcess>:
    }
    return false;
}

void LmHandlerProcess( void )
{
 800a92c:	b580      	push	{r7, lr}
 800a92e:	af00      	add	r7, sp, #0
    /* Call at first the LoRaMAC process before to run all package process features */
    // Processes the LoRaMac events
    LoRaMacProcess( );
 800a930:	f002 f9b8 	bl	800cca4 <LoRaMacProcess>

    // Call all packages process functions
    LmHandlerPackagesProcess( );
 800a934:	f000 fc9a 	bl	800b26c <LmHandlerPackagesProcess>

    // Store to NVM if required
    NvmDataMgmtStore( );
 800a938:	f000 fcee 	bl	800b318 <NvmDataMgmtStore>
}
 800a93c:	bf00      	nop
 800a93e:	bd80      	pop	{r7, pc}

0800a940 <LmHandlerJoin>:

void LmHandlerJoin( ActivationType_t mode )
{
 800a940:	b580      	push	{r7, lr}
 800a942:	b090      	sub	sp, #64	; 0x40
 800a944:	af00      	add	r7, sp, #0
 800a946:	4603      	mov	r3, r0
 800a948:	71fb      	strb	r3, [r7, #7]
        while (1);
    }
#endif /* ACTIVATION_BY_PERSONALIZATION */
#endif /* LORAWAN_KMS */

    if ( mode == ACTIVATION_TYPE_OTAA )
 800a94a:	79fb      	ldrb	r3, [r7, #7]
 800a94c:	2b02      	cmp	r3, #2
 800a94e:	d111      	bne.n	800a974 <LmHandlerJoin+0x34>
    {
        MlmeReq_t mlmeReq;
        JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 800a950:	4b23      	ldr	r3, [pc, #140]	; (800a9e0 <LmHandlerJoin+0xa0>)
 800a952:	2202      	movs	r2, #2
 800a954:	709a      	strb	r2, [r3, #2]

        LoRaMacStart();
 800a956:	f004 fcab 	bl	800f2b0 <LoRaMacStart>

        mlmeReq.Type = MLME_JOIN;
 800a95a:	2301      	movs	r3, #1
 800a95c:	723b      	strb	r3, [r7, #8]
        mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 800a95e:	4b21      	ldr	r3, [pc, #132]	; (800a9e4 <LmHandlerJoin+0xa4>)
 800a960:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800a964:	b2db      	uxtb	r3, r3
 800a966:	733b      	strb	r3, [r7, #12]

        // Starts the OTAA join procedure
        LoRaMacMlmeRequest( &mlmeReq );
 800a968:	f107 0308 	add.w	r3, r7, #8
 800a96c:	4618      	mov	r0, r3
 800a96e:	f005 f9d1 	bl	800fd14 <LoRaMacMlmeRequest>

        // Notify upper layer
        LmHandlerCallbacks->OnJoinRequest( &JoinParams );
        LmHandlerRequestClass(LmHandlerParams.DefaultClass);
    }
}
 800a972:	e030      	b.n	800a9d6 <LmHandlerJoin+0x96>
        JoinParams.Mode = ACTIVATION_TYPE_ABP;
 800a974:	4b1a      	ldr	r3, [pc, #104]	; (800a9e0 <LmHandlerJoin+0xa0>)
 800a976:	2201      	movs	r2, #1
 800a978:	709a      	strb	r2, [r3, #2]
        JoinParams.Datarate = LmHandlerParams.TxDatarate;
 800a97a:	4b1a      	ldr	r3, [pc, #104]	; (800a9e4 <LmHandlerJoin+0xa4>)
 800a97c:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800a980:	4b17      	ldr	r3, [pc, #92]	; (800a9e0 <LmHandlerJoin+0xa0>)
 800a982:	701a      	strb	r2, [r3, #0]
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800a984:	4b16      	ldr	r3, [pc, #88]	; (800a9e0 <LmHandlerJoin+0xa0>)
 800a986:	2200      	movs	r2, #0
 800a988:	705a      	strb	r2, [r3, #1]
        if (CtxRestoreDone == false)
 800a98a:	4b17      	ldr	r3, [pc, #92]	; (800a9e8 <LmHandlerJoin+0xa8>)
 800a98c:	781b      	ldrb	r3, [r3, #0]
 800a98e:	f083 0301 	eor.w	r3, r3, #1
 800a992:	b2db      	uxtb	r3, r3
 800a994:	2b00      	cmp	r3, #0
 800a996:	d008      	beq.n	800a9aa <LmHandlerJoin+0x6a>
            mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 800a998:	2327      	movs	r3, #39	; 0x27
 800a99a:	773b      	strb	r3, [r7, #28]
            mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 800a99c:	4b13      	ldr	r3, [pc, #76]	; (800a9ec <LmHandlerJoin+0xac>)
 800a99e:	623b      	str	r3, [r7, #32]
            LoRaMacMibSetRequestConfirm(&mibReq);
 800a9a0:	f107 031c 	add.w	r3, r7, #28
 800a9a4:	4618      	mov	r0, r3
 800a9a6:	f004 fe77 	bl	800f698 <LoRaMacMibSetRequestConfirm>
        LoRaMacStart();
 800a9aa:	f004 fc81 	bl	800f2b0 <LoRaMacStart>
        mibReq.Type = MIB_NETWORK_ACTIVATION;
 800a9ae:	2301      	movs	r3, #1
 800a9b0:	773b      	strb	r3, [r7, #28]
        mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 800a9b2:	2301      	movs	r3, #1
 800a9b4:	f887 3020 	strb.w	r3, [r7, #32]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800a9b8:	f107 031c 	add.w	r3, r7, #28
 800a9bc:	4618      	mov	r0, r3
 800a9be:	f004 fe6b 	bl	800f698 <LoRaMacMibSetRequestConfirm>
        LmHandlerCallbacks->OnJoinRequest( &JoinParams );
 800a9c2:	4b0b      	ldr	r3, [pc, #44]	; (800a9f0 <LmHandlerJoin+0xb0>)
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	69db      	ldr	r3, [r3, #28]
 800a9c8:	4805      	ldr	r0, [pc, #20]	; (800a9e0 <LmHandlerJoin+0xa0>)
 800a9ca:	4798      	blx	r3
        LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 800a9cc:	4b05      	ldr	r3, [pc, #20]	; (800a9e4 <LmHandlerJoin+0xa4>)
 800a9ce:	785b      	ldrb	r3, [r3, #1]
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	f000 f917 	bl	800ac04 <LmHandlerRequestClass>
}
 800a9d6:	bf00      	nop
 800a9d8:	3740      	adds	r7, #64	; 0x40
 800a9da:	46bd      	mov	sp, r7
 800a9dc:	bd80      	pop	{r7, pc}
 800a9de:	bf00      	nop
 800a9e0:	20000074 	.word	0x20000074
 800a9e4:	20000154 	.word	0x20000154
 800a9e8:	20000296 	.word	0x20000296
 800a9ec:	01000300 	.word	0x01000300
 800a9f0:	20000164 	.word	0x20000164

0800a9f4 <LmHandlerJoinStatus>:

LmHandlerFlagStatus_t LmHandlerJoinStatus( void )
{
 800a9f4:	b580      	push	{r7, lr}
 800a9f6:	b08a      	sub	sp, #40	; 0x28
 800a9f8:	af00      	add	r7, sp, #0
    MibRequestConfirm_t mibReq;
    LoRaMacStatus_t status;

    mibReq.Type = MIB_NETWORK_ACTIVATION;
 800a9fa:	2301      	movs	r3, #1
 800a9fc:	703b      	strb	r3, [r7, #0]
    status = LoRaMacMibGetRequestConfirm( &mibReq );
 800a9fe:	463b      	mov	r3, r7
 800aa00:	4618      	mov	r0, r3
 800aa02:	f004 fceb 	bl	800f3dc <LoRaMacMibGetRequestConfirm>
 800aa06:	4603      	mov	r3, r0
 800aa08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if( status == LORAMAC_STATUS_OK )
 800aa0c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d106      	bne.n	800aa22 <LmHandlerJoinStatus+0x2e>
    {
        if( mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE )
 800aa14:	793b      	ldrb	r3, [r7, #4]
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d101      	bne.n	800aa1e <LmHandlerJoinStatus+0x2a>
        {
            return LORAMAC_HANDLER_RESET;
 800aa1a:	2300      	movs	r3, #0
 800aa1c:	e002      	b.n	800aa24 <LmHandlerJoinStatus+0x30>
        }
        else
        {
            return LORAMAC_HANDLER_SET;
 800aa1e:	2301      	movs	r3, #1
 800aa20:	e000      	b.n	800aa24 <LmHandlerJoinStatus+0x30>
        }
    }
    else
    {
        return LORAMAC_HANDLER_RESET;
 800aa22:	2300      	movs	r3, #0
    }
}
 800aa24:	4618      	mov	r0, r3
 800aa26:	3728      	adds	r7, #40	; 0x28
 800aa28:	46bd      	mov	sp, r7
 800aa2a:	bd80      	pop	{r7, pc}

0800aa2c <LmHandlerSend>:
    }
}

LmHandlerErrorStatus_t LmHandlerSend( LmHandlerAppData_t *appData, LmHandlerMsgTypes_t isTxConfirmed,
                                      TimerTime_t *nextTxIn, bool allowDelayedTx )
{
 800aa2c:	b580      	push	{r7, lr}
 800aa2e:	b08c      	sub	sp, #48	; 0x30
 800aa30:	af00      	add	r7, sp, #0
 800aa32:	60f8      	str	r0, [r7, #12]
 800aa34:	607a      	str	r2, [r7, #4]
 800aa36:	461a      	mov	r2, r3
 800aa38:	460b      	mov	r3, r1
 800aa3a:	72fb      	strb	r3, [r7, #11]
 800aa3c:	4613      	mov	r3, r2
 800aa3e:	72bb      	strb	r3, [r7, #10]
    LoRaMacStatus_t status;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800aa40:	23ff      	movs	r3, #255	; 0xff
 800aa42:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    McpsReq_t mcpsReq;
    LoRaMacTxInfo_t txInfo;

    if (LoRaMacIsBusy() == true)
 800aa46:	f001 fe97 	bl	800c778 <LoRaMacIsBusy>
 800aa4a:	4603      	mov	r3, r0
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d002      	beq.n	800aa56 <LmHandlerSend+0x2a>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800aa50:	f06f 0301 	mvn.w	r3, #1
 800aa54:	e0b4      	b.n	800abc0 <LmHandlerSend+0x194>
    }

    if( LmHandlerJoinStatus( ) != LORAMAC_HANDLER_SET )
 800aa56:	f7ff ffcd 	bl	800a9f4 <LmHandlerJoinStatus>
 800aa5a:	4603      	mov	r3, r0
 800aa5c:	2b01      	cmp	r3, #1
 800aa5e:	d007      	beq.n	800aa70 <LmHandlerSend+0x44>
    {
        // The network isn't joined, try again.
        LmHandlerJoin(JoinParams.Mode);
 800aa60:	4b59      	ldr	r3, [pc, #356]	; (800abc8 <LmHandlerSend+0x19c>)
 800aa62:	789b      	ldrb	r3, [r3, #2]
 800aa64:	4618      	mov	r0, r3
 800aa66:	f7ff ff6b 	bl	800a940 <LmHandlerJoin>
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800aa6a:	f06f 0302 	mvn.w	r3, #2
 800aa6e:	e0a7      	b.n	800abc0 <LmHandlerSend+0x194>
    }

    if( ( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning( ) == true ) && ( appData->Port != LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->Port ) && ( appData->Port != 0 ) )
 800aa70:	4b56      	ldr	r3, [pc, #344]	; (800abcc <LmHandlerSend+0x1a0>)
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	68db      	ldr	r3, [r3, #12]
 800aa76:	4798      	blx	r3
 800aa78:	4603      	mov	r3, r0
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d00d      	beq.n	800aa9a <LmHandlerSend+0x6e>
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	781a      	ldrb	r2, [r3, #0]
 800aa82:	4b52      	ldr	r3, [pc, #328]	; (800abcc <LmHandlerSend+0x1a0>)
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	781b      	ldrb	r3, [r3, #0]
 800aa88:	429a      	cmp	r2, r3
 800aa8a:	d006      	beq.n	800aa9a <LmHandlerSend+0x6e>
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	781b      	ldrb	r3, [r3, #0]
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d002      	beq.n	800aa9a <LmHandlerSend+0x6e>
    {
        return LORAMAC_HANDLER_COMPLIANCE_RUNNING;
 800aa94:	f06f 0303 	mvn.w	r3, #3
 800aa98:	e092      	b.n	800abc0 <LmHandlerSend+0x194>
    }

    mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 800aa9a:	4b4d      	ldr	r3, [pc, #308]	; (800abd0 <LmHandlerSend+0x1a4>)
 800aa9c:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800aaa0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    if( LoRaMacQueryTxPossible( appData->BufferSize, &txInfo ) != LORAMAC_STATUS_OK )
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	785b      	ldrb	r3, [r3, #1]
 800aaa8:	f107 0214 	add.w	r2, r7, #20
 800aaac:	4611      	mov	r1, r2
 800aaae:	4618      	mov	r0, r3
 800aab0:	f004 fc0c 	bl	800f2cc <LoRaMacQueryTxPossible>
 800aab4:	4603      	mov	r3, r0
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d009      	beq.n	800aace <LmHandlerSend+0xa2>
    {
        // Send empty frame in order to flush MAC commands
        TxParams.MsgType = LORAMAC_HANDLER_UNCONFIRMED_MSG;
 800aaba:	4b46      	ldr	r3, [pc, #280]	; (800abd4 <LmHandlerSend+0x1a8>)
 800aabc:	2200      	movs	r2, #0
 800aabe:	709a      	strb	r2, [r3, #2]
        mcpsReq.Type = MCPS_UNCONFIRMED;
 800aac0:	2300      	movs	r3, #0
 800aac2:	763b      	strb	r3, [r7, #24]
        mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 800aac4:	2300      	movs	r3, #0
 800aac6:	623b      	str	r3, [r7, #32]
        mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 800aac8:	2300      	movs	r3, #0
 800aaca:	84bb      	strh	r3, [r7, #36]	; 0x24
 800aacc:	e017      	b.n	800aafe <LmHandlerSend+0xd2>
    }
    else
    {
        TxParams.MsgType = isTxConfirmed;
 800aace:	4a41      	ldr	r2, [pc, #260]	; (800abd4 <LmHandlerSend+0x1a8>)
 800aad0:	7afb      	ldrb	r3, [r7, #11]
 800aad2:	7093      	strb	r3, [r2, #2]
        mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	781b      	ldrb	r3, [r3, #0]
 800aad8:	773b      	strb	r3, [r7, #28]
        mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	785b      	ldrb	r3, [r3, #1]
 800aade:	b29b      	uxth	r3, r3
 800aae0:	84bb      	strh	r3, [r7, #36]	; 0x24
        mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	685b      	ldr	r3, [r3, #4]
 800aae6:	623b      	str	r3, [r7, #32]
        if( isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG )
 800aae8:	7afb      	ldrb	r3, [r7, #11]
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d102      	bne.n	800aaf4 <LmHandlerSend+0xc8>
        {
            mcpsReq.Type = MCPS_UNCONFIRMED;
 800aaee:	2300      	movs	r3, #0
 800aaf0:	763b      	strb	r3, [r7, #24]
 800aaf2:	e004      	b.n	800aafe <LmHandlerSend+0xd2>
        }
        else
        {
            mcpsReq.Type = MCPS_CONFIRMED;
 800aaf4:	2301      	movs	r3, #1
 800aaf6:	763b      	strb	r3, [r7, #24]
            mcpsReq.Req.Confirmed.NbTrials = 8;
 800aaf8:	2308      	movs	r3, #8
 800aafa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
    }

    TxParams.AppData = *appData;
 800aafe:	4b35      	ldr	r3, [pc, #212]	; (800abd4 <LmHandlerSend+0x1a8>)
 800ab00:	68fa      	ldr	r2, [r7, #12]
 800ab02:	330c      	adds	r3, #12
 800ab04:	e892 0003 	ldmia.w	r2, {r0, r1}
 800ab08:	e883 0003 	stmia.w	r3, {r0, r1}
    TxParams.Datarate = LmHandlerParams.TxDatarate;
 800ab0c:	4b30      	ldr	r3, [pc, #192]	; (800abd0 <LmHandlerSend+0x1a4>)
 800ab0e:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800ab12:	4b30      	ldr	r3, [pc, #192]	; (800abd4 <LmHandlerSend+0x1a8>)
 800ab14:	711a      	strb	r2, [r3, #4]

    status = LoRaMacMcpsRequest(&mcpsReq, allowDelayedTx);
 800ab16:	7aba      	ldrb	r2, [r7, #10]
 800ab18:	f107 0318 	add.w	r3, r7, #24
 800ab1c:	4611      	mov	r1, r2
 800ab1e:	4618      	mov	r0, r3
 800ab20:	f005 fa38 	bl	800ff94 <LoRaMacMcpsRequest>
 800ab24:	4603      	mov	r3, r0
 800ab26:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    if (nextTxIn != NULL)
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d002      	beq.n	800ab36 <LmHandlerSend+0x10a>
    {
        *nextTxIn = mcpsReq.ReqReturn.DutyCycleWaitTime;
 800ab30:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	601a      	str	r2, [r3, #0]
    }

    switch (status)
 800ab36:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800ab3a:	2b11      	cmp	r3, #17
 800ab3c:	d83a      	bhi.n	800abb4 <LmHandlerSend+0x188>
 800ab3e:	a201      	add	r2, pc, #4	; (adr r2, 800ab44 <LmHandlerSend+0x118>)
 800ab40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab44:	0800ab8d 	.word	0x0800ab8d
 800ab48:	0800ab95 	.word	0x0800ab95
 800ab4c:	0800abb5 	.word	0x0800abb5
 800ab50:	0800abb5 	.word	0x0800abb5
 800ab54:	0800abb5 	.word	0x0800abb5
 800ab58:	0800abb5 	.word	0x0800abb5
 800ab5c:	0800abb5 	.word	0x0800abb5
 800ab60:	0800ab9d 	.word	0x0800ab9d
 800ab64:	0800abb5 	.word	0x0800abb5
 800ab68:	0800abb5 	.word	0x0800abb5
 800ab6c:	0800abb5 	.word	0x0800abb5
 800ab70:	0800abad 	.word	0x0800abad
 800ab74:	0800abb5 	.word	0x0800abb5
 800ab78:	0800abb5 	.word	0x0800abb5
 800ab7c:	0800ab95 	.word	0x0800ab95
 800ab80:	0800ab95 	.word	0x0800ab95
 800ab84:	0800ab95 	.word	0x0800ab95
 800ab88:	0800aba5 	.word	0x0800aba5
    {
        case LORAMAC_STATUS_OK:
            lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800ab8c:	2300      	movs	r3, #0
 800ab8e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800ab92:	e013      	b.n	800abbc <LmHandlerSend+0x190>
        case LORAMAC_STATUS_BUSY:
        case LORAMAC_STATUS_BUSY_UPLINK_COLLISION:
        case LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME:
        case LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME:
            lmhStatus = LORAMAC_HANDLER_BUSY_ERROR;
 800ab94:	23fe      	movs	r3, #254	; 0xfe
 800ab96:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800ab9a:	e00f      	b.n	800abbc <LmHandlerSend+0x190>
        case LORAMAC_STATUS_NO_NETWORK_JOINED:
            lmhStatus = LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800ab9c:	23fd      	movs	r3, #253	; 0xfd
 800ab9e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800aba2:	e00b      	b.n	800abbc <LmHandlerSend+0x190>
        case LORAMAC_STATUS_CRYPTO_ERROR:
            lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 800aba4:	23fb      	movs	r3, #251	; 0xfb
 800aba6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800abaa:	e007      	b.n	800abbc <LmHandlerSend+0x190>
        case LORAMAC_STATUS_DUTYCYCLE_RESTRICTED:
            lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 800abac:	23fa      	movs	r3, #250	; 0xfa
 800abae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800abb2:	e003      	b.n	800abbc <LmHandlerSend+0x190>
        case LORAMAC_STATUS_REGION_NOT_SUPPORTED:
        case LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND:
        case LORAMAC_STATUS_NO_CHANNEL_FOUND:
        case LORAMAC_STATUS_LENGTH_ERROR:
        default:
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800abb4:	23ff      	movs	r3, #255	; 0xff
 800abb6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800abba:	bf00      	nop
    }

    return lmhStatus;
 800abbc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800abc0:	4618      	mov	r0, r3
 800abc2:	3730      	adds	r7, #48	; 0x30
 800abc4:	46bd      	mov	sp, r7
 800abc6:	bd80      	pop	{r7, pc}
 800abc8:	20000074 	.word	0x20000074
 800abcc:	20000140 	.word	0x20000140
 800abd0:	20000154 	.word	0x20000154
 800abd4:	2000018c 	.word	0x2000018c

0800abd8 <LmHandlerDeviceTimeReq>:
        return LORAMAC_HANDLER_ERROR;
    }
}

LmHandlerErrorStatus_t LmHandlerDeviceTimeReq( void )
{
 800abd8:	b580      	push	{r7, lr}
 800abda:	b086      	sub	sp, #24
 800abdc:	af00      	add	r7, sp, #0
    LoRaMacStatus_t status;
    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_DEVICE_TIME;
 800abde:	230a      	movs	r3, #10
 800abe0:	703b      	strb	r3, [r7, #0]

    status = LoRaMacMlmeRequest( &mlmeReq );
 800abe2:	463b      	mov	r3, r7
 800abe4:	4618      	mov	r0, r3
 800abe6:	f005 f895 	bl	800fd14 <LoRaMacMlmeRequest>
 800abea:	4603      	mov	r3, r0
 800abec:	75fb      	strb	r3, [r7, #23]

    if( status == LORAMAC_STATUS_OK )
 800abee:	7dfb      	ldrb	r3, [r7, #23]
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d101      	bne.n	800abf8 <LmHandlerDeviceTimeReq+0x20>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800abf4:	2300      	movs	r3, #0
 800abf6:	e001      	b.n	800abfc <LmHandlerDeviceTimeReq+0x24>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800abf8:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800abfc:	4618      	mov	r0, r3
 800abfe:	3718      	adds	r7, #24
 800ac00:	46bd      	mov	sp, r7
 800ac02:	bd80      	pop	{r7, pc}

0800ac04 <LmHandlerRequestClass>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

LmHandlerErrorStatus_t LmHandlerRequestClass( DeviceClass_t newClass )
{
 800ac04:	b580      	push	{r7, lr}
 800ac06:	b08c      	sub	sp, #48	; 0x30
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	4603      	mov	r3, r0
 800ac0c:	71fb      	strb	r3, [r7, #7]
    MibRequestConfirm_t mibReq;
    DeviceClass_t currentClass;
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800ac0e:	2300      	movs	r3, #0
 800ac10:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    if (LoRaMacIsBusy() == true)
 800ac14:	f001 fdb0 	bl	800c778 <LoRaMacIsBusy>
 800ac18:	4603      	mov	r3, r0
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d002      	beq.n	800ac24 <LmHandlerRequestClass+0x20>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800ac1e:	f06f 0301 	mvn.w	r3, #1
 800ac22:	e07b      	b.n	800ad1c <LmHandlerRequestClass+0x118>
    }

    if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 800ac24:	f7ff fee6 	bl	800a9f4 <LmHandlerJoinStatus>
 800ac28:	4603      	mov	r3, r0
 800ac2a:	2b01      	cmp	r3, #1
 800ac2c:	d002      	beq.n	800ac34 <LmHandlerRequestClass+0x30>
    {
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800ac2e:	f06f 0302 	mvn.w	r3, #2
 800ac32:	e073      	b.n	800ad1c <LmHandlerRequestClass+0x118>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800ac34:	2300      	movs	r3, #0
 800ac36:	723b      	strb	r3, [r7, #8]
    if ( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800ac38:	f107 0308 	add.w	r3, r7, #8
 800ac3c:	4618      	mov	r0, r3
 800ac3e:	f004 fbcd 	bl	800f3dc <LoRaMacMibGetRequestConfirm>
 800ac42:	4603      	mov	r3, r0
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d002      	beq.n	800ac4e <LmHandlerRequestClass+0x4a>
    {
        return LORAMAC_HANDLER_ERROR;
 800ac48:	f04f 33ff 	mov.w	r3, #4294967295
 800ac4c:	e066      	b.n	800ad1c <LmHandlerRequestClass+0x118>
    }
    currentClass = mibReq.Param.Class;
 800ac4e:	7b3b      	ldrb	r3, [r7, #12]
 800ac50:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

    // Attempt to switch only if class update
    if( currentClass != newClass )
 800ac54:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800ac58:	79fb      	ldrb	r3, [r7, #7]
 800ac5a:	429a      	cmp	r2, r3
 800ac5c:	d055      	beq.n	800ad0a <LmHandlerRequestClass+0x106>
    {
        switch( newClass )
 800ac5e:	79fb      	ldrb	r3, [r7, #7]
 800ac60:	2b02      	cmp	r3, #2
 800ac62:	d02c      	beq.n	800acbe <LmHandlerRequestClass+0xba>
 800ac64:	2b02      	cmp	r3, #2
 800ac66:	dc52      	bgt.n	800ad0e <LmHandlerRequestClass+0x10a>
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d002      	beq.n	800ac72 <LmHandlerRequestClass+0x6e>
 800ac6c:	2b01      	cmp	r3, #1
 800ac6e:	d022      	beq.n	800acb6 <LmHandlerRequestClass+0xb2>
                    }
                }
            }
            break;
        default:
            break;
 800ac70:	e04d      	b.n	800ad0e <LmHandlerRequestClass+0x10a>
                if( currentClass != CLASS_A )
 800ac72:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d04b      	beq.n	800ad12 <LmHandlerRequestClass+0x10e>
                    mibReq.Param.Class = newClass;
 800ac7a:	79fb      	ldrb	r3, [r7, #7]
 800ac7c:	733b      	strb	r3, [r7, #12]
                    if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800ac7e:	f107 0308 	add.w	r3, r7, #8
 800ac82:	4618      	mov	r0, r3
 800ac84:	f004 fd08 	bl	800f698 <LoRaMacMibSetRequestConfirm>
 800ac88:	4603      	mov	r3, r0
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d10f      	bne.n	800acae <LmHandlerRequestClass+0xaa>
                        DisplayClassUpdate(newClass);
 800ac8e:	79fb      	ldrb	r3, [r7, #7]
 800ac90:	4618      	mov	r0, r3
 800ac92:	f000 fb1f 	bl	800b2d4 <DisplayClassUpdate>
                        if (LmHandlerCallbacks->OnClassChange != NULL)
 800ac96:	4b23      	ldr	r3, [pc, #140]	; (800ad24 <LmHandlerRequestClass+0x120>)
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d038      	beq.n	800ad12 <LmHandlerRequestClass+0x10e>
                            LmHandlerCallbacks->OnClassChange( newClass );
 800aca0:	4b20      	ldr	r3, [pc, #128]	; (800ad24 <LmHandlerRequestClass+0x120>)
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aca6:	79fa      	ldrb	r2, [r7, #7]
 800aca8:	4610      	mov	r0, r2
 800acaa:	4798      	blx	r3
            break;
 800acac:	e031      	b.n	800ad12 <LmHandlerRequestClass+0x10e>
                        errorStatus = LORAMAC_HANDLER_ERROR;
 800acae:	23ff      	movs	r3, #255	; 0xff
 800acb0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800acb4:	e02d      	b.n	800ad12 <LmHandlerRequestClass+0x10e>
                errorStatus = LORAMAC_HANDLER_ERROR;
 800acb6:	23ff      	movs	r3, #255	; 0xff
 800acb8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800acbc:	e02c      	b.n	800ad18 <LmHandlerRequestClass+0x114>
                if( currentClass != CLASS_A )
 800acbe:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d003      	beq.n	800acce <LmHandlerRequestClass+0xca>
                    errorStatus = LORAMAC_HANDLER_ERROR;
 800acc6:	23ff      	movs	r3, #255	; 0xff
 800acc8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800accc:	e023      	b.n	800ad16 <LmHandlerRequestClass+0x112>
                    mibReq.Param.Class = newClass;
 800acce:	79fb      	ldrb	r3, [r7, #7]
 800acd0:	733b      	strb	r3, [r7, #12]
                    if (LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK)
 800acd2:	f107 0308 	add.w	r3, r7, #8
 800acd6:	4618      	mov	r0, r3
 800acd8:	f004 fcde 	bl	800f698 <LoRaMacMibSetRequestConfirm>
 800acdc:	4603      	mov	r3, r0
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d10f      	bne.n	800ad02 <LmHandlerRequestClass+0xfe>
                        DisplayClassUpdate(newClass);
 800ace2:	79fb      	ldrb	r3, [r7, #7]
 800ace4:	4618      	mov	r0, r3
 800ace6:	f000 faf5 	bl	800b2d4 <DisplayClassUpdate>
                        if (LmHandlerCallbacks->OnClassChange != NULL)
 800acea:	4b0e      	ldr	r3, [pc, #56]	; (800ad24 <LmHandlerRequestClass+0x120>)
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d010      	beq.n	800ad16 <LmHandlerRequestClass+0x112>
                            LmHandlerCallbacks->OnClassChange( newClass );
 800acf4:	4b0b      	ldr	r3, [pc, #44]	; (800ad24 <LmHandlerRequestClass+0x120>)
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800acfa:	79fa      	ldrb	r2, [r7, #7]
 800acfc:	4610      	mov	r0, r2
 800acfe:	4798      	blx	r3
            break;
 800ad00:	e009      	b.n	800ad16 <LmHandlerRequestClass+0x112>
                        errorStatus = LORAMAC_HANDLER_ERROR;
 800ad02:	23ff      	movs	r3, #255	; 0xff
 800ad04:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800ad08:	e005      	b.n	800ad16 <LmHandlerRequestClass+0x112>
        }
    }
 800ad0a:	bf00      	nop
 800ad0c:	e004      	b.n	800ad18 <LmHandlerRequestClass+0x114>
            break;
 800ad0e:	bf00      	nop
 800ad10:	e002      	b.n	800ad18 <LmHandlerRequestClass+0x114>
            break;
 800ad12:	bf00      	nop
 800ad14:	e000      	b.n	800ad18 <LmHandlerRequestClass+0x114>
            break;
 800ad16:	bf00      	nop
    return errorStatus;
 800ad18:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800ad1c:	4618      	mov	r0, r3
 800ad1e:	3730      	adds	r7, #48	; 0x30
 800ad20:	46bd      	mov	sp, r7
 800ad22:	bd80      	pop	{r7, pc}
 800ad24:	20000164 	.word	0x20000164

0800ad28 <LmHandlerGetCurrentClass>:

LmHandlerErrorStatus_t LmHandlerGetCurrentClass( DeviceClass_t *deviceClass )
{
 800ad28:	b580      	push	{r7, lr}
 800ad2a:	b08c      	sub	sp, #48	; 0x30
 800ad2c:	af00      	add	r7, sp, #0
 800ad2e:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if (deviceClass == NULL)
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d102      	bne.n	800ad3c <LmHandlerGetCurrentClass+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800ad36:	f04f 33ff 	mov.w	r3, #4294967295
 800ad3a:	e010      	b.n	800ad5e <LmHandlerGetCurrentClass+0x36>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800ad3c:	2300      	movs	r3, #0
 800ad3e:	733b      	strb	r3, [r7, #12]
    if (LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK)
 800ad40:	f107 030c 	add.w	r3, r7, #12
 800ad44:	4618      	mov	r0, r3
 800ad46:	f004 fb49 	bl	800f3dc <LoRaMacMibGetRequestConfirm>
 800ad4a:	4603      	mov	r3, r0
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d002      	beq.n	800ad56 <LmHandlerGetCurrentClass+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800ad50:	f04f 33ff 	mov.w	r3, #4294967295
 800ad54:	e003      	b.n	800ad5e <LmHandlerGetCurrentClass+0x36>
    }

    *deviceClass = mibReq.Param.Class;
 800ad56:	7c3a      	ldrb	r2, [r7, #16]
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	701a      	strb	r2, [r3, #0]
    return LORAMAC_HANDLER_SUCCESS;
 800ad5c:	2300      	movs	r3, #0
}
 800ad5e:	4618      	mov	r0, r3
 800ad60:	3730      	adds	r7, #48	; 0x30
 800ad62:	46bd      	mov	sp, r7
 800ad64:	bd80      	pop	{r7, pc}
	...

0800ad68 <LmHandlerGetTxDatarate>:

LmHandlerErrorStatus_t LmHandlerGetTxDatarate( int8_t *txDatarate )
{
 800ad68:	b580      	push	{r7, lr}
 800ad6a:	b08c      	sub	sp, #48	; 0x30
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibGet;
    if (txDatarate == NULL)
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d102      	bne.n	800ad7c <LmHandlerGetTxDatarate+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800ad76:	f04f 33ff 	mov.w	r3, #4294967295
 800ad7a:	e016      	b.n	800adaa <LmHandlerGetTxDatarate+0x42>
    }

    mibGet.Type = MIB_CHANNELS_DATARATE;
 800ad7c:	231f      	movs	r3, #31
 800ad7e:	733b      	strb	r3, [r7, #12]
    if (LoRaMacMibGetRequestConfirm( &mibGet ) != LORAMAC_STATUS_OK)
 800ad80:	f107 030c 	add.w	r3, r7, #12
 800ad84:	4618      	mov	r0, r3
 800ad86:	f004 fb29 	bl	800f3dc <LoRaMacMibGetRequestConfirm>
 800ad8a:	4603      	mov	r3, r0
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d002      	beq.n	800ad96 <LmHandlerGetTxDatarate+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800ad90:	f04f 33ff 	mov.w	r3, #4294967295
 800ad94:	e009      	b.n	800adaa <LmHandlerGetTxDatarate+0x42>
    }

    *txDatarate = mibGet.Param.ChannelsDatarate;
 800ad96:	f997 2010 	ldrsb.w	r2, [r7, #16]
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	701a      	strb	r2, [r3, #0]
    LmHandlerParams.TxDatarate = *txDatarate;
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	f993 2000 	ldrsb.w	r2, [r3]
 800ada4:	4b03      	ldr	r3, [pc, #12]	; (800adb4 <LmHandlerGetTxDatarate+0x4c>)
 800ada6:	70da      	strb	r2, [r3, #3]
    return LORAMAC_HANDLER_SUCCESS;
 800ada8:	2300      	movs	r3, #0
}
 800adaa:	4618      	mov	r0, r3
 800adac:	3730      	adds	r7, #48	; 0x30
 800adae:	46bd      	mov	sp, r7
 800adb0:	bd80      	pop	{r7, pc}
 800adb2:	bf00      	nop
 800adb4:	20000154 	.word	0x20000154

0800adb8 <LmHandlerSetSystemMaxRxError>:
    *region = LmHandlerParams.ActiveRegion;
    return LORAMAC_HANDLER_SUCCESS;
}

static LmHandlerErrorStatus_t LmHandlerSetSystemMaxRxError( uint32_t maxErrorInMs )
{
 800adb8:	b580      	push	{r7, lr}
 800adba:	b08c      	sub	sp, #48	; 0x30
 800adbc:	af00      	add	r7, sp, #0
 800adbe:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;

    mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 800adc0:	2322      	movs	r3, #34	; 0x22
 800adc2:	733b      	strb	r3, [r7, #12]
    mibReq.Param.SystemMaxRxError = maxErrorInMs;
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	613b      	str	r3, [r7, #16]
    if( LoRaMacMibSetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800adc8:	f107 030c 	add.w	r3, r7, #12
 800adcc:	4618      	mov	r0, r3
 800adce:	f004 fc63 	bl	800f698 <LoRaMacMibSetRequestConfirm>
 800add2:	4603      	mov	r3, r0
 800add4:	2b00      	cmp	r3, #0
 800add6:	d002      	beq.n	800adde <LmHandlerSetSystemMaxRxError+0x26>
    {
        return LORAMAC_HANDLER_ERROR;
 800add8:	f04f 33ff 	mov.w	r3, #4294967295
 800addc:	e000      	b.n	800ade0 <LmHandlerSetSystemMaxRxError+0x28>
    }
    return LORAMAC_HANDLER_SUCCESS;
 800adde:	2300      	movs	r3, #0
}
 800ade0:	4618      	mov	r0, r3
 800ade2:	3730      	adds	r7, #48	; 0x30
 800ade4:	46bd      	mov	sp, r7
 800ade6:	bd80      	pop	{r7, pc}

0800ade8 <McpsConfirm>:
 * LORAMAC NOTIFICATIONS HANDLING
 *=============================================================================
 */

static void McpsConfirm( McpsConfirm_t *mcpsConfirm )
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b082      	sub	sp, #8
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 1;
 800adf0:	4b15      	ldr	r3, [pc, #84]	; (800ae48 <McpsConfirm+0x60>)
 800adf2:	2201      	movs	r2, #1
 800adf4:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mcpsConfirm->Status;
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	785a      	ldrb	r2, [r3, #1]
 800adfa:	4b13      	ldr	r3, [pc, #76]	; (800ae48 <McpsConfirm+0x60>)
 800adfc:	705a      	strb	r2, [r3, #1]
    TxParams.Datarate = mcpsConfirm->Datarate;
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	789b      	ldrb	r3, [r3, #2]
 800ae02:	b25a      	sxtb	r2, r3
 800ae04:	4b10      	ldr	r3, [pc, #64]	; (800ae48 <McpsConfirm+0x60>)
 800ae06:	711a      	strb	r2, [r3, #4]
    TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	68db      	ldr	r3, [r3, #12]
 800ae0c:	4a0e      	ldr	r2, [pc, #56]	; (800ae48 <McpsConfirm+0x60>)
 800ae0e:	6093      	str	r3, [r2, #8]
    TxParams.TxPower = mcpsConfirm->TxPower;
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800ae16:	4b0c      	ldr	r3, [pc, #48]	; (800ae48 <McpsConfirm+0x60>)
 800ae18:	751a      	strb	r2, [r3, #20]
    TxParams.Channel = mcpsConfirm->Channel;
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	691b      	ldr	r3, [r3, #16]
 800ae1e:	b2da      	uxtb	r2, r3
 800ae20:	4b09      	ldr	r3, [pc, #36]	; (800ae48 <McpsConfirm+0x60>)
 800ae22:	755a      	strb	r2, [r3, #21]
    TxParams.AckReceived = mcpsConfirm->AckReceived;
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	791b      	ldrb	r3, [r3, #4]
 800ae28:	461a      	mov	r2, r3
 800ae2a:	4b07      	ldr	r3, [pc, #28]	; (800ae48 <McpsConfirm+0x60>)
 800ae2c:	70da      	strb	r2, [r3, #3]

    LmHandlerCallbacks->OnTxData( &TxParams );
 800ae2e:	4b07      	ldr	r3, [pc, #28]	; (800ae4c <McpsConfirm+0x64>)
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	6a1b      	ldr	r3, [r3, #32]
 800ae34:	4804      	ldr	r0, [pc, #16]	; (800ae48 <McpsConfirm+0x60>)
 800ae36:	4798      	blx	r3

    LmHandlerPackagesNotify( PACKAGE_MCPS_CONFIRM, mcpsConfirm );
 800ae38:	6879      	ldr	r1, [r7, #4]
 800ae3a:	2000      	movs	r0, #0
 800ae3c:	f000 f99a 	bl	800b174 <LmHandlerPackagesNotify>
}
 800ae40:	bf00      	nop
 800ae42:	3708      	adds	r7, #8
 800ae44:	46bd      	mov	sp, r7
 800ae46:	bd80      	pop	{r7, pc}
 800ae48:	2000018c 	.word	0x2000018c
 800ae4c:	20000164 	.word	0x20000164

0800ae50 <McpsIndication>:

static void McpsIndication( McpsIndication_t *mcpsIndication, LoRaMacRxStatus_t *RxStatus )
{
 800ae50:	b580      	push	{r7, lr}
 800ae52:	b088      	sub	sp, #32
 800ae54:	af00      	add	r7, sp, #0
 800ae56:	6078      	str	r0, [r7, #4]
 800ae58:	6039      	str	r1, [r7, #0]
    LmHandlerAppData_t appData;
    DeviceClass_t deviceClass = CLASS_A;
 800ae5a:	2300      	movs	r3, #0
 800ae5c:	75fb      	strb	r3, [r7, #23]
    RxParams.IsMcpsIndication = 1;
 800ae5e:	4b32      	ldr	r3, [pc, #200]	; (800af28 <McpsIndication+0xd8>)
 800ae60:	2201      	movs	r2, #1
 800ae62:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mcpsIndication->Status;
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	785a      	ldrb	r2, [r3, #1]
 800ae68:	4b2f      	ldr	r3, [pc, #188]	; (800af28 <McpsIndication+0xd8>)
 800ae6a:	705a      	strb	r2, [r3, #1]

    if( RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK )
 800ae6c:	4b2e      	ldr	r3, [pc, #184]	; (800af28 <McpsIndication+0xd8>)
 800ae6e:	785b      	ldrb	r3, [r3, #1]
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d154      	bne.n	800af1e <McpsIndication+0xce>
    {
        return;
    }

    RxParams.Datarate = mcpsIndication->RxDatarate;
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	791b      	ldrb	r3, [r3, #4]
 800ae78:	b25a      	sxtb	r2, r3
 800ae7a:	4b2b      	ldr	r3, [pc, #172]	; (800af28 <McpsIndication+0xd8>)
 800ae7c:	709a      	strb	r2, [r3, #2]
    RxParams.Rssi = RxStatus->Rssi;
 800ae7e:	683b      	ldr	r3, [r7, #0]
 800ae80:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ae84:	b25a      	sxtb	r2, r3
 800ae86:	4b28      	ldr	r3, [pc, #160]	; (800af28 <McpsIndication+0xd8>)
 800ae88:	70da      	strb	r2, [r3, #3]
    RxParams.Snr = RxStatus->Snr;
 800ae8a:	683b      	ldr	r3, [r7, #0]
 800ae8c:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800ae90:	4b25      	ldr	r3, [pc, #148]	; (800af28 <McpsIndication+0xd8>)
 800ae92:	711a      	strb	r2, [r3, #4]
    RxParams.RxSlot = RxStatus->RxSlot;
 800ae94:	683b      	ldr	r3, [r7, #0]
 800ae96:	78db      	ldrb	r3, [r3, #3]
 800ae98:	b25a      	sxtb	r2, r3
 800ae9a:	4b23      	ldr	r3, [pc, #140]	; (800af28 <McpsIndication+0xd8>)
 800ae9c:	731a      	strb	r2, [r3, #12]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	691b      	ldr	r3, [r3, #16]
 800aea2:	4a21      	ldr	r2, [pc, #132]	; (800af28 <McpsIndication+0xd8>)
 800aea4:	6093      	str	r3, [r2, #8]

    appData.Port = mcpsIndication->Port;
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	78db      	ldrb	r3, [r3, #3]
 800aeaa:	763b      	strb	r3, [r7, #24]
    appData.BufferSize = mcpsIndication->BufferSize;
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	7b1b      	ldrb	r3, [r3, #12]
 800aeb0:	767b      	strb	r3, [r7, #25]
    appData.Buffer = mcpsIndication->Buffer;
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	689b      	ldr	r3, [r3, #8]
 800aeb6:	61fb      	str	r3, [r7, #28]

    LmHandlerCallbacks->OnRxData(&appData, &RxParams);
 800aeb8:	4b1c      	ldr	r3, [pc, #112]	; (800af2c <McpsIndication+0xdc>)
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aebe:	f107 0218 	add.w	r2, r7, #24
 800aec2:	4919      	ldr	r1, [pc, #100]	; (800af28 <McpsIndication+0xd8>)
 800aec4:	4610      	mov	r0, r2
 800aec6:	4798      	blx	r3

    if ((LmHandlerCallbacks->OnSysTimeUpdate != NULL) && (mcpsIndication->DeviceTimeAnsReceived == true))
 800aec8:	4b18      	ldr	r3, [pc, #96]	; (800af2c <McpsIndication+0xdc>)
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d007      	beq.n	800aee2 <McpsIndication+0x92>
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	7e1b      	ldrb	r3, [r3, #24]
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d003      	beq.n	800aee2 <McpsIndication+0x92>
    {
        LmHandlerCallbacks->OnSysTimeUpdate( );
 800aeda:	4b14      	ldr	r3, [pc, #80]	; (800af2c <McpsIndication+0xdc>)
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aee0:	4798      	blx	r3
    }

    // Call packages RxProcess function
    LmHandlerPackagesNotify( PACKAGE_MCPS_INDICATION, mcpsIndication );
 800aee2:	6879      	ldr	r1, [r7, #4]
 800aee4:	2001      	movs	r0, #1
 800aee6:	f000 f945 	bl	800b174 <LmHandlerPackagesNotify>

    LmHandlerGetCurrentClass(&deviceClass);
 800aeea:	f107 0317 	add.w	r3, r7, #23
 800aeee:	4618      	mov	r0, r3
 800aef0:	f7ff ff1a 	bl	800ad28 <LmHandlerGetCurrentClass>
    if ((mcpsIndication->FramePending == true) && (deviceClass == CLASS_A))
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	795b      	ldrb	r3, [r3, #5]
 800aef8:	2b01      	cmp	r3, #1
 800aefa:	d111      	bne.n	800af20 <McpsIndication+0xd0>
 800aefc:	7dfb      	ldrb	r3, [r7, #23]
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d10e      	bne.n	800af20 <McpsIndication+0xd0>
    {
        // The server signals that it has pending data to be sent.
        // We schedule an uplink as soon as possible to flush the server.

        // Send an empty message
        LmHandlerAppData_t appData =
 800af02:	2300      	movs	r3, #0
 800af04:	733b      	strb	r3, [r7, #12]
 800af06:	2300      	movs	r3, #0
 800af08:	737b      	strb	r3, [r7, #13]
 800af0a:	2300      	movs	r3, #0
 800af0c:	613b      	str	r3, [r7, #16]
        {
            .Buffer = NULL,
            .BufferSize = 0,
            .Port = 0
        };
        LmHandlerSend(&appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, NULL, true);
 800af0e:	f107 000c 	add.w	r0, r7, #12
 800af12:	2301      	movs	r3, #1
 800af14:	2200      	movs	r2, #0
 800af16:	2100      	movs	r1, #0
 800af18:	f7ff fd88 	bl	800aa2c <LmHandlerSend>
 800af1c:	e000      	b.n	800af20 <McpsIndication+0xd0>
        return;
 800af1e:	bf00      	nop
    }
}
 800af20:	3720      	adds	r7, #32
 800af22:	46bd      	mov	sp, r7
 800af24:	bd80      	pop	{r7, pc}
 800af26:	bf00      	nop
 800af28:	20000078 	.word	0x20000078
 800af2c:	20000164 	.word	0x20000164

0800af30 <MlmeConfirm>:

static void MlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800af30:	b580      	push	{r7, lr}
 800af32:	b08c      	sub	sp, #48	; 0x30
 800af34:	af00      	add	r7, sp, #0
 800af36:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 0;
 800af38:	4b28      	ldr	r3, [pc, #160]	; (800afdc <MlmeConfirm+0xac>)
 800af3a:	2200      	movs	r2, #0
 800af3c:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mlmeConfirm->Status;
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	785a      	ldrb	r2, [r3, #1]
 800af42:	4b26      	ldr	r3, [pc, #152]	; (800afdc <MlmeConfirm+0xac>)
 800af44:	705a      	strb	r2, [r3, #1]
    LmHandlerCallbacks->OnTxData( &TxParams );
 800af46:	4b26      	ldr	r3, [pc, #152]	; (800afe0 <MlmeConfirm+0xb0>)
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	6a1b      	ldr	r3, [r3, #32]
 800af4c:	4823      	ldr	r0, [pc, #140]	; (800afdc <MlmeConfirm+0xac>)
 800af4e:	4798      	blx	r3

    LmHandlerPackagesNotify( PACKAGE_MLME_CONFIRM, mlmeConfirm );
 800af50:	6879      	ldr	r1, [r7, #4]
 800af52:	2002      	movs	r0, #2
 800af54:	f000 f90e 	bl	800b174 <LmHandlerPackagesNotify>

    switch( mlmeConfirm->MlmeRequest )
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	781b      	ldrb	r3, [r3, #0]
 800af5c:	2b0a      	cmp	r3, #10
 800af5e:	d035      	beq.n	800afcc <MlmeConfirm+0x9c>
 800af60:	2b0a      	cmp	r3, #10
 800af62:	dc35      	bgt.n	800afd0 <MlmeConfirm+0xa0>
 800af64:	2b01      	cmp	r3, #1
 800af66:	d002      	beq.n	800af6e <MlmeConfirm+0x3e>
 800af68:	2b04      	cmp	r3, #4
 800af6a:	d023      	beq.n	800afb4 <MlmeConfirm+0x84>
            }
        }
        break;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    default:
        break;
 800af6c:	e030      	b.n	800afd0 <MlmeConfirm+0xa0>
            mibReq.Type = MIB_DEV_ADDR;
 800af6e:	2306      	movs	r3, #6
 800af70:	733b      	strb	r3, [r7, #12]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800af72:	f107 030c 	add.w	r3, r7, #12
 800af76:	4618      	mov	r0, r3
 800af78:	f004 fa30 	bl	800f3dc <LoRaMacMibGetRequestConfirm>
            CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800af7c:	693b      	ldr	r3, [r7, #16]
 800af7e:	4a19      	ldr	r2, [pc, #100]	; (800afe4 <MlmeConfirm+0xb4>)
 800af80:	6153      	str	r3, [r2, #20]
            LmHandlerGetTxDatarate( &JoinParams.Datarate );
 800af82:	4819      	ldr	r0, [pc, #100]	; (800afe8 <MlmeConfirm+0xb8>)
 800af84:	f7ff fef0 	bl	800ad68 <LmHandlerGetTxDatarate>
            if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	785b      	ldrb	r3, [r3, #1]
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d108      	bne.n	800afa2 <MlmeConfirm+0x72>
                JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800af90:	4b15      	ldr	r3, [pc, #84]	; (800afe8 <MlmeConfirm+0xb8>)
 800af92:	2200      	movs	r2, #0
 800af94:	705a      	strb	r2, [r3, #1]
                LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 800af96:	4b15      	ldr	r3, [pc, #84]	; (800afec <MlmeConfirm+0xbc>)
 800af98:	785b      	ldrb	r3, [r3, #1]
 800af9a:	4618      	mov	r0, r3
 800af9c:	f7ff fe32 	bl	800ac04 <LmHandlerRequestClass>
 800afa0:	e002      	b.n	800afa8 <MlmeConfirm+0x78>
                JoinParams.Status = LORAMAC_HANDLER_ERROR;
 800afa2:	4b11      	ldr	r3, [pc, #68]	; (800afe8 <MlmeConfirm+0xb8>)
 800afa4:	22ff      	movs	r2, #255	; 0xff
 800afa6:	705a      	strb	r2, [r3, #1]
            LmHandlerCallbacks->OnJoinRequest( &JoinParams );
 800afa8:	4b0d      	ldr	r3, [pc, #52]	; (800afe0 <MlmeConfirm+0xb0>)
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	69db      	ldr	r3, [r3, #28]
 800afae:	480e      	ldr	r0, [pc, #56]	; (800afe8 <MlmeConfirm+0xb8>)
 800afb0:	4798      	blx	r3
        break;
 800afb2:	e00e      	b.n	800afd2 <MlmeConfirm+0xa2>
            RxParams.LinkCheck = true;
 800afb4:	4b0e      	ldr	r3, [pc, #56]	; (800aff0 <MlmeConfirm+0xc0>)
 800afb6:	2201      	movs	r2, #1
 800afb8:	735a      	strb	r2, [r3, #13]
            RxParams.DemodMargin = mlmeConfirm->DemodMargin;
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	7a1a      	ldrb	r2, [r3, #8]
 800afbe:	4b0c      	ldr	r3, [pc, #48]	; (800aff0 <MlmeConfirm+0xc0>)
 800afc0:	739a      	strb	r2, [r3, #14]
            RxParams.NbGateways = mlmeConfirm->NbGateways;
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	7a5a      	ldrb	r2, [r3, #9]
 800afc6:	4b0a      	ldr	r3, [pc, #40]	; (800aff0 <MlmeConfirm+0xc0>)
 800afc8:	73da      	strb	r2, [r3, #15]
        break;
 800afca:	e002      	b.n	800afd2 <MlmeConfirm+0xa2>
        break;
 800afcc:	bf00      	nop
 800afce:	e000      	b.n	800afd2 <MlmeConfirm+0xa2>
        break;
 800afd0:	bf00      	nop
    }
}
 800afd2:	bf00      	nop
 800afd4:	3730      	adds	r7, #48	; 0x30
 800afd6:	46bd      	mov	sp, r7
 800afd8:	bd80      	pop	{r7, pc}
 800afda:	bf00      	nop
 800afdc:	2000018c 	.word	0x2000018c
 800afe0:	20000164 	.word	0x20000164
 800afe4:	20000050 	.word	0x20000050
 800afe8:	20000074 	.word	0x20000074
 800afec:	20000154 	.word	0x20000154
 800aff0:	20000078 	.word	0x20000078

0800aff4 <MlmeIndication>:

static void MlmeIndication( MlmeIndication_t *mlmeIndication, LoRaMacRxStatus_t *RxStatus )
{
 800aff4:	b580      	push	{r7, lr}
 800aff6:	b084      	sub	sp, #16
 800aff8:	af00      	add	r7, sp, #0
 800affa:	6078      	str	r0, [r7, #4]
 800affc:	6039      	str	r1, [r7, #0]
    RxParams.IsMcpsIndication = 0;
 800affe:	4b22      	ldr	r3, [pc, #136]	; (800b088 <MlmeIndication+0x94>)
 800b000:	2200      	movs	r2, #0
 800b002:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mlmeIndication->Status;
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	785a      	ldrb	r2, [r3, #1]
 800b008:	4b1f      	ldr	r3, [pc, #124]	; (800b088 <MlmeIndication+0x94>)
 800b00a:	705a      	strb	r2, [r3, #1]
    RxParams.Rssi = RxStatus->Rssi;
 800b00c:	683b      	ldr	r3, [r7, #0]
 800b00e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b012:	b25a      	sxtb	r2, r3
 800b014:	4b1c      	ldr	r3, [pc, #112]	; (800b088 <MlmeIndication+0x94>)
 800b016:	70da      	strb	r2, [r3, #3]
    RxParams.Snr = RxStatus->Snr;
 800b018:	683b      	ldr	r3, [r7, #0]
 800b01a:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800b01e:	4b1a      	ldr	r3, [pc, #104]	; (800b088 <MlmeIndication+0x94>)
 800b020:	711a      	strb	r2, [r3, #4]
    RxParams.RxSlot = RxStatus->RxSlot;
 800b022:	683b      	ldr	r3, [r7, #0]
 800b024:	78db      	ldrb	r3, [r3, #3]
 800b026:	b25a      	sxtb	r2, r3
 800b028:	4b17      	ldr	r3, [pc, #92]	; (800b088 <MlmeIndication+0x94>)
 800b02a:	731a      	strb	r2, [r3, #12]
    if( RxParams.Status != LORAMAC_EVENT_INFO_STATUS_BEACON_LOCKED )
 800b02c:	4b16      	ldr	r3, [pc, #88]	; (800b088 <MlmeIndication+0x94>)
 800b02e:	785b      	ldrb	r3, [r3, #1]
 800b030:	2b0e      	cmp	r3, #14
 800b032:	d005      	beq.n	800b040 <MlmeIndication+0x4c>
    {
        LmHandlerCallbacks->OnRxData( NULL, &RxParams );
 800b034:	4b15      	ldr	r3, [pc, #84]	; (800b08c <MlmeIndication+0x98>)
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b03a:	4913      	ldr	r1, [pc, #76]	; (800b088 <MlmeIndication+0x94>)
 800b03c:	2000      	movs	r0, #0
 800b03e:	4798      	blx	r3
    }

    switch( mlmeIndication->MlmeIndication )
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	781b      	ldrb	r3, [r3, #0]
 800b044:	2b07      	cmp	r3, #7
 800b046:	d117      	bne.n	800b078 <MlmeIndication+0x84>
    {
    case MLME_SCHEDULE_UPLINK:
        {// The MAC signals that we shall provide an uplink as soon as possible
            // Send an empty message
            LmHandlerAppData_t appData =
 800b048:	2300      	movs	r3, #0
 800b04a:	723b      	strb	r3, [r7, #8]
 800b04c:	2300      	movs	r3, #0
 800b04e:	727b      	strb	r3, [r7, #9]
 800b050:	2300      	movs	r3, #0
 800b052:	60fb      	str	r3, [r7, #12]
                .Buffer = NULL,
                .BufferSize = 0,
                .Port = 0
            };

            if( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning( ) == false )
 800b054:	4b0e      	ldr	r3, [pc, #56]	; (800b090 <MlmeIndication+0x9c>)
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	68db      	ldr	r3, [r3, #12]
 800b05a:	4798      	blx	r3
 800b05c:	4603      	mov	r3, r0
 800b05e:	f083 0301 	eor.w	r3, r3, #1
 800b062:	b2db      	uxtb	r3, r3
 800b064:	2b00      	cmp	r3, #0
 800b066:	d009      	beq.n	800b07c <MlmeIndication+0x88>
            {
                LmHandlerSend( &appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, NULL, true );
 800b068:	f107 0008 	add.w	r0, r7, #8
 800b06c:	2301      	movs	r3, #1
 800b06e:	2200      	movs	r2, #0
 800b070:	2100      	movs	r1, #0
 800b072:	f7ff fcdb 	bl	800aa2c <LmHandlerSend>
            }
        }
        break;
 800b076:	e001      	b.n	800b07c <MlmeIndication+0x88>
            }
        }
        break;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    default:
        break;
 800b078:	bf00      	nop
 800b07a:	e000      	b.n	800b07e <MlmeIndication+0x8a>
        break;
 800b07c:	bf00      	nop
    }
}
 800b07e:	bf00      	nop
 800b080:	3710      	adds	r7, #16
 800b082:	46bd      	mov	sp, r7
 800b084:	bd80      	pop	{r7, pc}
 800b086:	bf00      	nop
 800b088:	20000078 	.word	0x20000078
 800b08c:	20000164 	.word	0x20000164
 800b090:	20000140 	.word	0x20000140

0800b094 <LmHandlerPackageRegister>:
 * PACKAGES HANDLING
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerPackageRegister( uint8_t id, void *params )
{
 800b094:	b580      	push	{r7, lr}
 800b096:	b084      	sub	sp, #16
 800b098:	af00      	add	r7, sp, #0
 800b09a:	4603      	mov	r3, r0
 800b09c:	6039      	str	r1, [r7, #0]
 800b09e:	71fb      	strb	r3, [r7, #7]
    LmhPackage_t *package = NULL;
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	60fb      	str	r3, [r7, #12]
    switch( id )
 800b0a4:	79fb      	ldrb	r3, [r7, #7]
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d103      	bne.n	800b0b2 <LmHandlerPackageRegister+0x1e>
    {
        case PACKAGE_ID_COMPLIANCE:
        {
            package = LmhpCompliancePackageFactory( );
 800b0aa:	f000 f943 	bl	800b334 <LmhpCompliancePackageFactory>
 800b0ae:	60f8      	str	r0, [r7, #12]
            break;
 800b0b0:	e000      	b.n	800b0b4 <LmHandlerPackageRegister+0x20>
        {
#if (!defined (LORAWAN_DATA_DISTRIB_MGT) || (LORAWAN_DATA_DISTRIB_MGT == 0))
#else /*LORAWAN_DATA_DISTRIB_MGT == 1*/
            LmhpPackagesRegister(id, &package);
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
            break;
 800b0b2:	bf00      	nop
        }
    }
    if( package != NULL )
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d02b      	beq.n	800b112 <LmHandlerPackageRegister+0x7e>
    {
        LmHandlerPackages[id] = package;
 800b0ba:	79fb      	ldrb	r3, [r7, #7]
 800b0bc:	4918      	ldr	r1, [pc, #96]	; (800b120 <LmHandlerPackageRegister+0x8c>)
 800b0be:	68fa      	ldr	r2, [r7, #12]
 800b0c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 800b0c4:	79fb      	ldrb	r3, [r7, #7]
 800b0c6:	4a16      	ldr	r2, [pc, #88]	; (800b120 <LmHandlerPackageRegister+0x8c>)
 800b0c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b0cc:	4a15      	ldr	r2, [pc, #84]	; (800b124 <LmHandlerPackageRegister+0x90>)
 800b0ce:	625a      	str	r2, [r3, #36]	; 0x24
        LmHandlerPackages[id]->OnSendRequest = LmHandlerSend;
 800b0d0:	79fb      	ldrb	r3, [r7, #7]
 800b0d2:	4a13      	ldr	r2, [pc, #76]	; (800b120 <LmHandlerPackageRegister+0x8c>)
 800b0d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b0d8:	4a13      	ldr	r2, [pc, #76]	; (800b128 <LmHandlerPackageRegister+0x94>)
 800b0da:	629a      	str	r2, [r3, #40]	; 0x28
        LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 800b0dc:	79fb      	ldrb	r3, [r7, #7]
 800b0de:	4a10      	ldr	r2, [pc, #64]	; (800b120 <LmHandlerPackageRegister+0x8c>)
 800b0e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b0e4:	4a11      	ldr	r2, [pc, #68]	; (800b12c <LmHandlerPackageRegister+0x98>)
 800b0e6:	62da      	str	r2, [r3, #44]	; 0x2c
        LmHandlerPackages[id]->OnPackageProcessEvent = LmHandlerCallbacks->OnMacProcess;
 800b0e8:	4b11      	ldr	r3, [pc, #68]	; (800b130 <LmHandlerPackageRegister+0x9c>)
 800b0ea:	681a      	ldr	r2, [r3, #0]
 800b0ec:	79fb      	ldrb	r3, [r7, #7]
 800b0ee:	490c      	ldr	r1, [pc, #48]	; (800b120 <LmHandlerPackageRegister+0x8c>)
 800b0f0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800b0f4:	6912      	ldr	r2, [r2, #16]
 800b0f6:	615a      	str	r2, [r3, #20]
        LmHandlerPackages[id]->Init( params, AppData.Buffer, AppData.BufferSize );
 800b0f8:	79fb      	ldrb	r3, [r7, #7]
 800b0fa:	4a09      	ldr	r2, [pc, #36]	; (800b120 <LmHandlerPackageRegister+0x8c>)
 800b0fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b100:	685b      	ldr	r3, [r3, #4]
 800b102:	4a0c      	ldr	r2, [pc, #48]	; (800b134 <LmHandlerPackageRegister+0xa0>)
 800b104:	6851      	ldr	r1, [r2, #4]
 800b106:	4a0b      	ldr	r2, [pc, #44]	; (800b134 <LmHandlerPackageRegister+0xa0>)
 800b108:	7852      	ldrb	r2, [r2, #1]
 800b10a:	6838      	ldr	r0, [r7, #0]
 800b10c:	4798      	blx	r3

        return LORAMAC_HANDLER_SUCCESS;
 800b10e:	2300      	movs	r3, #0
 800b110:	e001      	b.n	800b116 <LmHandlerPackageRegister+0x82>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800b112:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800b116:	4618      	mov	r0, r3
 800b118:	3710      	adds	r7, #16
 800b11a:	46bd      	mov	sp, r7
 800b11c:	bd80      	pop	{r7, pc}
 800b11e:	bf00      	nop
 800b120:	20000140 	.word	0x20000140
 800b124:	0800a941 	.word	0x0800a941
 800b128:	0800aa2d 	.word	0x0800aa2d
 800b12c:	0800abd9 	.word	0x0800abd9
 800b130:	20000164 	.word	0x20000164
 800b134:	20000088 	.word	0x20000088

0800b138 <LmHandlerPackageIsInitialized>:

static bool LmHandlerPackageIsInitialized( uint8_t id )
{
 800b138:	b580      	push	{r7, lr}
 800b13a:	b082      	sub	sp, #8
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	4603      	mov	r3, r0
 800b140:	71fb      	strb	r3, [r7, #7]
    if (( id < PKG_MAX_NUMBER ) && ( LmHandlerPackages[id]->IsInitialized != NULL ))
 800b142:	79fb      	ldrb	r3, [r7, #7]
 800b144:	2b04      	cmp	r3, #4
 800b146:	d80e      	bhi.n	800b166 <LmHandlerPackageIsInitialized+0x2e>
 800b148:	79fb      	ldrb	r3, [r7, #7]
 800b14a:	4a09      	ldr	r2, [pc, #36]	; (800b170 <LmHandlerPackageIsInitialized+0x38>)
 800b14c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b150:	689b      	ldr	r3, [r3, #8]
 800b152:	2b00      	cmp	r3, #0
 800b154:	d007      	beq.n	800b166 <LmHandlerPackageIsInitialized+0x2e>
    {
        return LmHandlerPackages[id]->IsInitialized( );
 800b156:	79fb      	ldrb	r3, [r7, #7]
 800b158:	4a05      	ldr	r2, [pc, #20]	; (800b170 <LmHandlerPackageIsInitialized+0x38>)
 800b15a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b15e:	689b      	ldr	r3, [r3, #8]
 800b160:	4798      	blx	r3
 800b162:	4603      	mov	r3, r0
 800b164:	e000      	b.n	800b168 <LmHandlerPackageIsInitialized+0x30>
    }
    else
    {
        return false;
 800b166:	2300      	movs	r3, #0
    }
}
 800b168:	4618      	mov	r0, r3
 800b16a:	3708      	adds	r7, #8
 800b16c:	46bd      	mov	sp, r7
 800b16e:	bd80      	pop	{r7, pc}
 800b170:	20000140 	.word	0x20000140

0800b174 <LmHandlerPackagesNotify>:

static void LmHandlerPackagesNotify( PackageNotifyTypes_t notifyType, void *params )
{
 800b174:	b580      	push	{r7, lr}
 800b176:	b084      	sub	sp, #16
 800b178:	af00      	add	r7, sp, #0
 800b17a:	4603      	mov	r3, r0
 800b17c:	6039      	str	r1, [r7, #0]
 800b17e:	71fb      	strb	r3, [r7, #7]
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800b180:	2300      	movs	r3, #0
 800b182:	73fb      	strb	r3, [r7, #15]
 800b184:	e067      	b.n	800b256 <LmHandlerPackagesNotify+0xe2>
    {
        if( LmHandlerPackages[i] != NULL )
 800b186:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b18a:	4a37      	ldr	r2, [pc, #220]	; (800b268 <LmHandlerPackagesNotify+0xf4>)
 800b18c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b190:	2b00      	cmp	r3, #0
 800b192:	d051      	beq.n	800b238 <LmHandlerPackagesNotify+0xc4>
        {
            switch( notifyType )
 800b194:	79fb      	ldrb	r3, [r7, #7]
 800b196:	2b02      	cmp	r3, #2
 800b198:	d03d      	beq.n	800b216 <LmHandlerPackagesNotify+0xa2>
 800b19a:	2b02      	cmp	r3, #2
 800b19c:	dc4e      	bgt.n	800b23c <LmHandlerPackagesNotify+0xc8>
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d002      	beq.n	800b1a8 <LmHandlerPackagesNotify+0x34>
 800b1a2:	2b01      	cmp	r3, #1
 800b1a4:	d011      	beq.n	800b1ca <LmHandlerPackagesNotify+0x56>
                    }
                    break;
                }
                default:
                {
                    break;
 800b1a6:	e049      	b.n	800b23c <LmHandlerPackagesNotify+0xc8>
                    if( LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL )
 800b1a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b1ac:	4a2e      	ldr	r2, [pc, #184]	; (800b268 <LmHandlerPackagesNotify+0xf4>)
 800b1ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b1b2:	699b      	ldr	r3, [r3, #24]
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d043      	beq.n	800b240 <LmHandlerPackagesNotify+0xcc>
                        LmHandlerPackages[i]->OnMcpsConfirmProcess( ( McpsConfirm_t* ) params );
 800b1b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b1bc:	4a2a      	ldr	r2, [pc, #168]	; (800b268 <LmHandlerPackagesNotify+0xf4>)
 800b1be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b1c2:	699b      	ldr	r3, [r3, #24]
 800b1c4:	6838      	ldr	r0, [r7, #0]
 800b1c6:	4798      	blx	r3
                    break;
 800b1c8:	e03a      	b.n	800b240 <LmHandlerPackagesNotify+0xcc>
                    if( ( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL ) &&
 800b1ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b1ce:	4a26      	ldr	r2, [pc, #152]	; (800b268 <LmHandlerPackagesNotify+0xf4>)
 800b1d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b1d4:	69db      	ldr	r3, [r3, #28]
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d034      	beq.n	800b244 <LmHandlerPackagesNotify+0xd0>
                        ( ( LmHandlerPackages[i]->Port == ((McpsIndication_t* )params)->Port ) ||
 800b1da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b1de:	4a22      	ldr	r2, [pc, #136]	; (800b268 <LmHandlerPackagesNotify+0xf4>)
 800b1e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b1e4:	781a      	ldrb	r2, [r3, #0]
 800b1e6:	683b      	ldr	r3, [r7, #0]
 800b1e8:	78db      	ldrb	r3, [r3, #3]
                    if( ( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL ) &&
 800b1ea:	429a      	cmp	r2, r3
 800b1ec:	d00a      	beq.n	800b204 <LmHandlerPackagesNotify+0x90>
                        ( ( LmHandlerPackages[i]->Port == ((McpsIndication_t* )params)->Port ) ||
 800b1ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d126      	bne.n	800b244 <LmHandlerPackagesNotify+0xd0>
                          ( ( i == PACKAGE_ID_COMPLIANCE ) && ( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() ))))
 800b1f6:	4b1c      	ldr	r3, [pc, #112]	; (800b268 <LmHandlerPackagesNotify+0xf4>)
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	68db      	ldr	r3, [r3, #12]
 800b1fc:	4798      	blx	r3
 800b1fe:	4603      	mov	r3, r0
 800b200:	2b00      	cmp	r3, #0
 800b202:	d01f      	beq.n	800b244 <LmHandlerPackagesNotify+0xd0>
                        LmHandlerPackages[i]->OnMcpsIndicationProcess( ( McpsIndication_t* )params );
 800b204:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b208:	4a17      	ldr	r2, [pc, #92]	; (800b268 <LmHandlerPackagesNotify+0xf4>)
 800b20a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b20e:	69db      	ldr	r3, [r3, #28]
 800b210:	6838      	ldr	r0, [r7, #0]
 800b212:	4798      	blx	r3
                    break;
 800b214:	e016      	b.n	800b244 <LmHandlerPackagesNotify+0xd0>
                    if( LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL )
 800b216:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b21a:	4a13      	ldr	r2, [pc, #76]	; (800b268 <LmHandlerPackagesNotify+0xf4>)
 800b21c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b220:	6a1b      	ldr	r3, [r3, #32]
 800b222:	2b00      	cmp	r3, #0
 800b224:	d010      	beq.n	800b248 <LmHandlerPackagesNotify+0xd4>
                        LmHandlerPackages[i]->OnMlmeConfirmProcess( ( MlmeConfirm_t* )params );
 800b226:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b22a:	4a0f      	ldr	r2, [pc, #60]	; (800b268 <LmHandlerPackagesNotify+0xf4>)
 800b22c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b230:	6a1b      	ldr	r3, [r3, #32]
 800b232:	6838      	ldr	r0, [r7, #0]
 800b234:	4798      	blx	r3
                    break;
 800b236:	e007      	b.n	800b248 <LmHandlerPackagesNotify+0xd4>
                }
            }
        }
 800b238:	bf00      	nop
 800b23a:	e006      	b.n	800b24a <LmHandlerPackagesNotify+0xd6>
                    break;
 800b23c:	bf00      	nop
 800b23e:	e004      	b.n	800b24a <LmHandlerPackagesNotify+0xd6>
                    break;
 800b240:	bf00      	nop
 800b242:	e002      	b.n	800b24a <LmHandlerPackagesNotify+0xd6>
                    break;
 800b244:	bf00      	nop
 800b246:	e000      	b.n	800b24a <LmHandlerPackagesNotify+0xd6>
                    break;
 800b248:	bf00      	nop
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800b24a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b24e:	b2db      	uxtb	r3, r3
 800b250:	3301      	adds	r3, #1
 800b252:	b2db      	uxtb	r3, r3
 800b254:	73fb      	strb	r3, [r7, #15]
 800b256:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b25a:	2b04      	cmp	r3, #4
 800b25c:	dd93      	ble.n	800b186 <LmHandlerPackagesNotify+0x12>
    }
}
 800b25e:	bf00      	nop
 800b260:	bf00      	nop
 800b262:	3710      	adds	r7, #16
 800b264:	46bd      	mov	sp, r7
 800b266:	bd80      	pop	{r7, pc}
 800b268:	20000140 	.word	0x20000140

0800b26c <LmHandlerPackagesProcess>:

static void LmHandlerPackagesProcess( void )
{
 800b26c:	b580      	push	{r7, lr}
 800b26e:	b082      	sub	sp, #8
 800b270:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800b272:	2300      	movs	r3, #0
 800b274:	71fb      	strb	r3, [r7, #7]
 800b276:	e022      	b.n	800b2be <LmHandlerPackagesProcess+0x52>
    {
        if( ( LmHandlerPackages[i] != NULL ) &&
 800b278:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b27c:	4a14      	ldr	r2, [pc, #80]	; (800b2d0 <LmHandlerPackagesProcess+0x64>)
 800b27e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b282:	2b00      	cmp	r3, #0
 800b284:	d015      	beq.n	800b2b2 <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800b286:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b28a:	4a11      	ldr	r2, [pc, #68]	; (800b2d0 <LmHandlerPackagesProcess+0x64>)
 800b28c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b290:	691b      	ldr	r3, [r3, #16]
        if( ( LmHandlerPackages[i] != NULL ) &&
 800b292:	2b00      	cmp	r3, #0
 800b294:	d00d      	beq.n	800b2b2 <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackageIsInitialized( i ) != false ) )
 800b296:	79fb      	ldrb	r3, [r7, #7]
 800b298:	4618      	mov	r0, r3
 800b29a:	f7ff ff4d 	bl	800b138 <LmHandlerPackageIsInitialized>
 800b29e:	4603      	mov	r3, r0
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d006      	beq.n	800b2b2 <LmHandlerPackagesProcess+0x46>
        {
            LmHandlerPackages[i]->Process( );
 800b2a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b2a8:	4a09      	ldr	r2, [pc, #36]	; (800b2d0 <LmHandlerPackagesProcess+0x64>)
 800b2aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b2ae:	691b      	ldr	r3, [r3, #16]
 800b2b0:	4798      	blx	r3
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800b2b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b2b6:	b2db      	uxtb	r3, r3
 800b2b8:	3301      	adds	r3, #1
 800b2ba:	b2db      	uxtb	r3, r3
 800b2bc:	71fb      	strb	r3, [r7, #7]
 800b2be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b2c2:	2b04      	cmp	r3, #4
 800b2c4:	ddd8      	ble.n	800b278 <LmHandlerPackagesProcess+0xc>
        }
    }
}
 800b2c6:	bf00      	nop
 800b2c8:	bf00      	nop
 800b2ca:	3708      	adds	r7, #8
 800b2cc:	46bd      	mov	sp, r7
 800b2ce:	bd80      	pop	{r7, pc}
 800b2d0:	20000140 	.word	0x20000140

0800b2d4 <DisplayClassUpdate>:
        return LORAMAC_HANDLER_ERROR;
    }
}

static void DisplayClassUpdate(DeviceClass_t deviceClass)
{
 800b2d4:	b580      	push	{r7, lr}
 800b2d6:	b084      	sub	sp, #16
 800b2d8:	af02      	add	r7, sp, #8
 800b2da:	4603      	mov	r3, r0
 800b2dc:	71fb      	strb	r3, [r7, #7]
    MW_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 800b2de:	79fb      	ldrb	r3, [r7, #7]
 800b2e0:	4a06      	ldr	r2, [pc, #24]	; (800b2fc <DisplayClassUpdate+0x28>)
 800b2e2:	5cd3      	ldrb	r3, [r2, r3]
 800b2e4:	9300      	str	r3, [sp, #0]
 800b2e6:	4b06      	ldr	r3, [pc, #24]	; (800b300 <DisplayClassUpdate+0x2c>)
 800b2e8:	2200      	movs	r2, #0
 800b2ea:	2100      	movs	r1, #0
 800b2ec:	2002      	movs	r0, #2
 800b2ee:	f00d fc6f 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>
}
 800b2f2:	bf00      	nop
 800b2f4:	3708      	adds	r7, #8
 800b2f6:	46bd      	mov	sp, r7
 800b2f8:	bd80      	pop	{r7, pc}
 800b2fa:	bf00      	nop
 800b2fc:	0801954c 	.word	0x0801954c
 800b300:	08019530 	.word	0x08019530

0800b304 <NvmDataMgmtEvent>:

static uint16_t NvmNotifyFlags = 0;
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

void NvmDataMgmtEvent( uint16_t notifyFlags )
{
 800b304:	b480      	push	{r7}
 800b306:	b083      	sub	sp, #12
 800b308:	af00      	add	r7, sp, #0
 800b30a:	4603      	mov	r3, r0
 800b30c:	80fb      	strh	r3, [r7, #6]
#if( CONTEXT_MANAGEMENT_ENABLED == 1 )
    NvmNotifyFlags = notifyFlags;
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 800b30e:	bf00      	nop
 800b310:	370c      	adds	r7, #12
 800b312:	46bd      	mov	sp, r7
 800b314:	bc80      	pop	{r7}
 800b316:	4770      	bx	lr

0800b318 <NvmDataMgmtStore>:

uint16_t NvmDataMgmtStore( void )
{
 800b318:	b480      	push	{r7}
 800b31a:	af00      	add	r7, sp, #0

    // Resume LoRaMac
    LoRaMacStart( );
    return dataSize;
#else
    return 0;
 800b31c:	2300      	movs	r3, #0
#endif
}
 800b31e:	4618      	mov	r0, r3
 800b320:	46bd      	mov	sp, r7
 800b322:	bc80      	pop	{r7}
 800b324:	4770      	bx	lr

0800b326 <NvmDataMgmtRestore>:

uint16_t NvmDataMgmtRestore( void )
{
 800b326:	b480      	push	{r7}
 800b328:	af00      	add	r7, sp, #0
                  sizeof( LoRaMacNvmData_t ) )
    {
        return sizeof( LoRaMacNvmData_t );
    }
#endif
    return 0;
 800b32a:	2300      	movs	r3, #0
}
 800b32c:	4618      	mov	r0, r3
 800b32e:	46bd      	mov	sp, r7
 800b330:	bc80      	pop	{r7}
 800b332:	4770      	bx	lr

0800b334 <LmhpCompliancePackageFactory>:
    .OnSysTimeUpdate = NULL,                                   // To be initialized by LmHandler
    .OnPackageProcessEvent = NULL,                             // To be initialized by LmHandler
};

LmhPackage_t *LmhpCompliancePackageFactory( void )
{
 800b334:	b480      	push	{r7}
 800b336:	af00      	add	r7, sp, #0
    return &LmhpCompliancePackage;
 800b338:	4b02      	ldr	r3, [pc, #8]	; (800b344 <LmhpCompliancePackageFactory+0x10>)
}
 800b33a:	4618      	mov	r0, r3
 800b33c:	46bd      	mov	sp, r7
 800b33e:	bc80      	pop	{r7}
 800b340:	4770      	bx	lr
 800b342:	bf00      	nop
 800b344:	20000090 	.word	0x20000090

0800b348 <LmhpComplianceInit>:

static void LmhpComplianceInit( void *params, uint8_t *dataBuffer, uint8_t dataBufferMaxSize )
{
 800b348:	b480      	push	{r7}
 800b34a:	b085      	sub	sp, #20
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	60f8      	str	r0, [r7, #12]
 800b350:	60b9      	str	r1, [r7, #8]
 800b352:	4613      	mov	r3, r2
 800b354:	71fb      	strb	r3, [r7, #7]
    if( ( params != NULL ) && ( dataBuffer != NULL ) )
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d00f      	beq.n	800b37c <LmhpComplianceInit+0x34>
 800b35c:	68bb      	ldr	r3, [r7, #8]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d00c      	beq.n	800b37c <LmhpComplianceInit+0x34>
    {
        LmhpComplianceParams = ( LmhpComplianceParams_t* )params;
 800b362:	4a0c      	ldr	r2, [pc, #48]	; (800b394 <LmhpComplianceInit+0x4c>)
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	6013      	str	r3, [r2, #0]
        ComplianceTestState.DataBuffer = dataBuffer;
 800b368:	4a0b      	ldr	r2, [pc, #44]	; (800b398 <LmhpComplianceInit+0x50>)
 800b36a:	68bb      	ldr	r3, [r7, #8]
 800b36c:	6093      	str	r3, [r2, #8]
        ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 800b36e:	4a0a      	ldr	r2, [pc, #40]	; (800b398 <LmhpComplianceInit+0x50>)
 800b370:	79fb      	ldrb	r3, [r7, #7]
 800b372:	7153      	strb	r3, [r2, #5]
        ComplianceTestState.Initialized = true;
 800b374:	4b08      	ldr	r3, [pc, #32]	; (800b398 <LmhpComplianceInit+0x50>)
 800b376:	2201      	movs	r2, #1
 800b378:	701a      	strb	r2, [r3, #0]
 800b37a:	e006      	b.n	800b38a <LmhpComplianceInit+0x42>
    }
    else
    {
        LmhpComplianceParams = NULL;
 800b37c:	4b05      	ldr	r3, [pc, #20]	; (800b394 <LmhpComplianceInit+0x4c>)
 800b37e:	2200      	movs	r2, #0
 800b380:	601a      	str	r2, [r3, #0]
        ComplianceTestState.Initialized = false;
 800b382:	4b05      	ldr	r3, [pc, #20]	; (800b398 <LmhpComplianceInit+0x50>)
 800b384:	2200      	movs	r2, #0
 800b386:	701a      	strb	r2, [r3, #0]
    }
}
 800b388:	bf00      	nop
 800b38a:	bf00      	nop
 800b38c:	3714      	adds	r7, #20
 800b38e:	46bd      	mov	sp, r7
 800b390:	bc80      	pop	{r7}
 800b392:	4770      	bx	lr
 800b394:	200002c4 	.word	0x200002c4
 800b398:	200002b0 	.word	0x200002b0

0800b39c <LmhpComplianceIsInitialized>:

static bool LmhpComplianceIsInitialized( void )
{
 800b39c:	b480      	push	{r7}
 800b39e:	af00      	add	r7, sp, #0
    return ComplianceTestState.Initialized;
 800b3a0:	4b02      	ldr	r3, [pc, #8]	; (800b3ac <LmhpComplianceIsInitialized+0x10>)
 800b3a2:	781b      	ldrb	r3, [r3, #0]
}
 800b3a4:	4618      	mov	r0, r3
 800b3a6:	46bd      	mov	sp, r7
 800b3a8:	bc80      	pop	{r7}
 800b3aa:	4770      	bx	lr
 800b3ac:	200002b0 	.word	0x200002b0

0800b3b0 <LmhpComplianceIsRunning>:

static bool LmhpComplianceIsRunning( void )
{
 800b3b0:	b480      	push	{r7}
 800b3b2:	af00      	add	r7, sp, #0
    if( ComplianceTestState.Initialized == false )
 800b3b4:	4b07      	ldr	r3, [pc, #28]	; (800b3d4 <LmhpComplianceIsRunning+0x24>)
 800b3b6:	781b      	ldrb	r3, [r3, #0]
 800b3b8:	f083 0301 	eor.w	r3, r3, #1
 800b3bc:	b2db      	uxtb	r3, r3
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d001      	beq.n	800b3c6 <LmhpComplianceIsRunning+0x16>
    {
        return false;
 800b3c2:	2300      	movs	r3, #0
 800b3c4:	e001      	b.n	800b3ca <LmhpComplianceIsRunning+0x1a>
    }

    return ComplianceTestState.IsRunning;
 800b3c6:	4b03      	ldr	r3, [pc, #12]	; (800b3d4 <LmhpComplianceIsRunning+0x24>)
 800b3c8:	785b      	ldrb	r3, [r3, #1]
}
 800b3ca:	4618      	mov	r0, r3
 800b3cc:	46bd      	mov	sp, r7
 800b3ce:	bc80      	pop	{r7}
 800b3d0:	4770      	bx	lr
 800b3d2:	bf00      	nop
 800b3d4:	200002b0 	.word	0x200002b0

0800b3d8 <LmhpComplianceOnMcpsConfirm>:

static void LmhpComplianceOnMcpsConfirm(McpsConfirm_t *mcpsConfirm)
{
 800b3d8:	b480      	push	{r7}
 800b3da:	b083      	sub	sp, #12
 800b3dc:	af00      	add	r7, sp, #0
 800b3de:	6078      	str	r0, [r7, #4]
    if (ComplianceTestState.Initialized == false)
 800b3e0:	4b0f      	ldr	r3, [pc, #60]	; (800b420 <LmhpComplianceOnMcpsConfirm+0x48>)
 800b3e2:	781b      	ldrb	r3, [r3, #0]
 800b3e4:	f083 0301 	eor.w	r3, r3, #1
 800b3e8:	b2db      	uxtb	r3, r3
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d112      	bne.n	800b414 <LmhpComplianceOnMcpsConfirm+0x3c>
    {
        return;
    }

    if ((ComplianceTestState.IsRunning == true) &&
 800b3ee:	4b0c      	ldr	r3, [pc, #48]	; (800b420 <LmhpComplianceOnMcpsConfirm+0x48>)
 800b3f0:	785b      	ldrb	r3, [r3, #1]
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d00f      	beq.n	800b416 <LmhpComplianceOnMcpsConfirm+0x3e>
        (mcpsConfirm->McpsRequest == MCPS_CONFIRMED) &&
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	781b      	ldrb	r3, [r3, #0]
    if ((ComplianceTestState.IsRunning == true) &&
 800b3fa:	2b01      	cmp	r3, #1
 800b3fc:	d10b      	bne.n	800b416 <LmhpComplianceOnMcpsConfirm+0x3e>
        (mcpsConfirm->AckReceived != 0))
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	791b      	ldrb	r3, [r3, #4]
        (mcpsConfirm->McpsRequest == MCPS_CONFIRMED) &&
 800b402:	2b00      	cmp	r3, #0
 800b404:	d007      	beq.n	800b416 <LmhpComplianceOnMcpsConfirm+0x3e>
    {
        /* Increment the compliance certification protocol downlink counter */
        ComplianceTestState.DownLinkCounter++;
 800b406:	4b06      	ldr	r3, [pc, #24]	; (800b420 <LmhpComplianceOnMcpsConfirm+0x48>)
 800b408:	899b      	ldrh	r3, [r3, #12]
 800b40a:	3301      	adds	r3, #1
 800b40c:	b29a      	uxth	r2, r3
 800b40e:	4b04      	ldr	r3, [pc, #16]	; (800b420 <LmhpComplianceOnMcpsConfirm+0x48>)
 800b410:	819a      	strh	r2, [r3, #12]
 800b412:	e000      	b.n	800b416 <LmhpComplianceOnMcpsConfirm+0x3e>
        return;
 800b414:	bf00      	nop
    }
}
 800b416:	370c      	adds	r7, #12
 800b418:	46bd      	mov	sp, r7
 800b41a:	bc80      	pop	{r7}
 800b41c:	4770      	bx	lr
 800b41e:	bf00      	nop
 800b420:	200002b0 	.word	0x200002b0

0800b424 <LmhpComplianceOnMlmeConfirm>:

static void LmhpComplianceOnMlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800b424:	b480      	push	{r7}
 800b426:	b083      	sub	sp, #12
 800b428:	af00      	add	r7, sp, #0
 800b42a:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.Initialized == false )
 800b42c:	4b12      	ldr	r3, [pc, #72]	; (800b478 <LmhpComplianceOnMlmeConfirm+0x54>)
 800b42e:	781b      	ldrb	r3, [r3, #0]
 800b430:	f083 0301 	eor.w	r3, r3, #1
 800b434:	b2db      	uxtb	r3, r3
 800b436:	2b00      	cmp	r3, #0
 800b438:	d116      	bne.n	800b468 <LmhpComplianceOnMlmeConfirm+0x44>
    {
        return;
    }

    if( ComplianceTestState.IsRunning == false )
 800b43a:	4b0f      	ldr	r3, [pc, #60]	; (800b478 <LmhpComplianceOnMlmeConfirm+0x54>)
 800b43c:	785b      	ldrb	r3, [r3, #1]
 800b43e:	f083 0301 	eor.w	r3, r3, #1
 800b442:	b2db      	uxtb	r3, r3
 800b444:	2b00      	cmp	r3, #0
 800b446:	d111      	bne.n	800b46c <LmhpComplianceOnMlmeConfirm+0x48>
    {
        return;
    }

    if( mlmeConfirm->MlmeRequest == MLME_LINK_CHECK )
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	781b      	ldrb	r3, [r3, #0]
 800b44c:	2b04      	cmp	r3, #4
 800b44e:	d10e      	bne.n	800b46e <LmhpComplianceOnMlmeConfirm+0x4a>
    {
        ComplianceTestState.LinkCheck = true;
 800b450:	4b09      	ldr	r3, [pc, #36]	; (800b478 <LmhpComplianceOnMlmeConfirm+0x54>)
 800b452:	2201      	movs	r2, #1
 800b454:	739a      	strb	r2, [r3, #14]
        ComplianceTestState.DemodMargin = mlmeConfirm->DemodMargin;
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	7a1a      	ldrb	r2, [r3, #8]
 800b45a:	4b07      	ldr	r3, [pc, #28]	; (800b478 <LmhpComplianceOnMlmeConfirm+0x54>)
 800b45c:	73da      	strb	r2, [r3, #15]
        ComplianceTestState.NbGateways = mlmeConfirm->NbGateways;
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	7a5a      	ldrb	r2, [r3, #9]
 800b462:	4b05      	ldr	r3, [pc, #20]	; (800b478 <LmhpComplianceOnMlmeConfirm+0x54>)
 800b464:	741a      	strb	r2, [r3, #16]
 800b466:	e002      	b.n	800b46e <LmhpComplianceOnMlmeConfirm+0x4a>
        return;
 800b468:	bf00      	nop
 800b46a:	e000      	b.n	800b46e <LmhpComplianceOnMlmeConfirm+0x4a>
        return;
 800b46c:	bf00      	nop
    }
}
 800b46e:	370c      	adds	r7, #12
 800b470:	46bd      	mov	sp, r7
 800b472:	bc80      	pop	{r7}
 800b474:	4770      	bx	lr
 800b476:	bf00      	nop
 800b478:	200002b0 	.word	0x200002b0

0800b47c <LmhpComplianceTxProcess>:

static LmHandlerErrorStatus_t LmhpComplianceTxProcess( void )
{
 800b47c:	b590      	push	{r4, r7, lr}
 800b47e:	b083      	sub	sp, #12
 800b480:	af00      	add	r7, sp, #0
    if( ComplianceTestState.Initialized == false )
 800b482:	4b33      	ldr	r3, [pc, #204]	; (800b550 <LmhpComplianceTxProcess+0xd4>)
 800b484:	781b      	ldrb	r3, [r3, #0]
 800b486:	f083 0301 	eor.w	r3, r3, #1
 800b48a:	b2db      	uxtb	r3, r3
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	d002      	beq.n	800b496 <LmhpComplianceTxProcess+0x1a>
    {
        return LORAMAC_HANDLER_ERROR;
 800b490:	f04f 33ff 	mov.w	r3, #4294967295
 800b494:	e058      	b.n	800b548 <LmhpComplianceTxProcess+0xcc>
    }

    if( ComplianceTestState.IsRunning == false )
 800b496:	4b2e      	ldr	r3, [pc, #184]	; (800b550 <LmhpComplianceTxProcess+0xd4>)
 800b498:	785b      	ldrb	r3, [r3, #1]
 800b49a:	f083 0301 	eor.w	r3, r3, #1
 800b49e:	b2db      	uxtb	r3, r3
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d001      	beq.n	800b4a8 <LmhpComplianceTxProcess+0x2c>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800b4a4:	2300      	movs	r3, #0
 800b4a6:	e04f      	b.n	800b548 <LmhpComplianceTxProcess+0xcc>
    }

    if( ComplianceTestState.LinkCheck == true )
 800b4a8:	4b29      	ldr	r3, [pc, #164]	; (800b550 <LmhpComplianceTxProcess+0xd4>)
 800b4aa:	7b9b      	ldrb	r3, [r3, #14]
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d019      	beq.n	800b4e4 <LmhpComplianceTxProcess+0x68>
    {
        ComplianceTestState.LinkCheck = false;
 800b4b0:	4b27      	ldr	r3, [pc, #156]	; (800b550 <LmhpComplianceTxProcess+0xd4>)
 800b4b2:	2200      	movs	r2, #0
 800b4b4:	739a      	strb	r2, [r3, #14]
        ComplianceTestState.DataBufferSize = 3;
 800b4b6:	4b26      	ldr	r3, [pc, #152]	; (800b550 <LmhpComplianceTxProcess+0xd4>)
 800b4b8:	2203      	movs	r2, #3
 800b4ba:	719a      	strb	r2, [r3, #6]
        ComplianceTestState.DataBuffer[0] = 5;
 800b4bc:	4b24      	ldr	r3, [pc, #144]	; (800b550 <LmhpComplianceTxProcess+0xd4>)
 800b4be:	689b      	ldr	r3, [r3, #8]
 800b4c0:	2205      	movs	r2, #5
 800b4c2:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[1] = ComplianceTestState.DemodMargin;
 800b4c4:	4b22      	ldr	r3, [pc, #136]	; (800b550 <LmhpComplianceTxProcess+0xd4>)
 800b4c6:	689b      	ldr	r3, [r3, #8]
 800b4c8:	3301      	adds	r3, #1
 800b4ca:	4a21      	ldr	r2, [pc, #132]	; (800b550 <LmhpComplianceTxProcess+0xd4>)
 800b4cc:	7bd2      	ldrb	r2, [r2, #15]
 800b4ce:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[2] = ComplianceTestState.NbGateways;
 800b4d0:	4b1f      	ldr	r3, [pc, #124]	; (800b550 <LmhpComplianceTxProcess+0xd4>)
 800b4d2:	689b      	ldr	r3, [r3, #8]
 800b4d4:	3302      	adds	r3, #2
 800b4d6:	4a1e      	ldr	r2, [pc, #120]	; (800b550 <LmhpComplianceTxProcess+0xd4>)
 800b4d8:	7c12      	ldrb	r2, [r2, #16]
 800b4da:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.State = 1;
 800b4dc:	4b1c      	ldr	r3, [pc, #112]	; (800b550 <LmhpComplianceTxProcess+0xd4>)
 800b4de:	2201      	movs	r2, #1
 800b4e0:	709a      	strb	r2, [r3, #2]
 800b4e2:	e01c      	b.n	800b51e <LmhpComplianceTxProcess+0xa2>
    }
    else
    {
        switch( ComplianceTestState.State )
 800b4e4:	4b1a      	ldr	r3, [pc, #104]	; (800b550 <LmhpComplianceTxProcess+0xd4>)
 800b4e6:	789b      	ldrb	r3, [r3, #2]
 800b4e8:	2b01      	cmp	r3, #1
 800b4ea:	d005      	beq.n	800b4f8 <LmhpComplianceTxProcess+0x7c>
 800b4ec:	2b04      	cmp	r3, #4
 800b4ee:	d116      	bne.n	800b51e <LmhpComplianceTxProcess+0xa2>
        {
        case 4:
            ComplianceTestState.State = 1;
 800b4f0:	4b17      	ldr	r3, [pc, #92]	; (800b550 <LmhpComplianceTxProcess+0xd4>)
 800b4f2:	2201      	movs	r2, #1
 800b4f4:	709a      	strb	r2, [r3, #2]
            break;
 800b4f6:	e012      	b.n	800b51e <LmhpComplianceTxProcess+0xa2>
        case 1:
            ComplianceTestState.DataBufferSize = 2;
 800b4f8:	4b15      	ldr	r3, [pc, #84]	; (800b550 <LmhpComplianceTxProcess+0xd4>)
 800b4fa:	2202      	movs	r2, #2
 800b4fc:	719a      	strb	r2, [r3, #6]
            ComplianceTestState.DataBuffer[0] = ComplianceTestState.DownLinkCounter >> 8;
 800b4fe:	4b14      	ldr	r3, [pc, #80]	; (800b550 <LmhpComplianceTxProcess+0xd4>)
 800b500:	899b      	ldrh	r3, [r3, #12]
 800b502:	0a1b      	lsrs	r3, r3, #8
 800b504:	b29a      	uxth	r2, r3
 800b506:	4b12      	ldr	r3, [pc, #72]	; (800b550 <LmhpComplianceTxProcess+0xd4>)
 800b508:	689b      	ldr	r3, [r3, #8]
 800b50a:	b2d2      	uxtb	r2, r2
 800b50c:	701a      	strb	r2, [r3, #0]
            ComplianceTestState.DataBuffer[1] = ComplianceTestState.DownLinkCounter;
 800b50e:	4b10      	ldr	r3, [pc, #64]	; (800b550 <LmhpComplianceTxProcess+0xd4>)
 800b510:	899a      	ldrh	r2, [r3, #12]
 800b512:	4b0f      	ldr	r3, [pc, #60]	; (800b550 <LmhpComplianceTxProcess+0xd4>)
 800b514:	689b      	ldr	r3, [r3, #8]
 800b516:	3301      	adds	r3, #1
 800b518:	b2d2      	uxtb	r2, r2
 800b51a:	701a      	strb	r2, [r3, #0]
            break;
 800b51c:	bf00      	nop
        }
    }

    LmHandlerAppData_t appData =
 800b51e:	23e0      	movs	r3, #224	; 0xe0
 800b520:	703b      	strb	r3, [r7, #0]
    {
        .Buffer = ComplianceTestState.DataBuffer,
        .BufferSize = ComplianceTestState.DataBufferSize,
 800b522:	4b0b      	ldr	r3, [pc, #44]	; (800b550 <LmhpComplianceTxProcess+0xd4>)
 800b524:	799b      	ldrb	r3, [r3, #6]
    LmHandlerAppData_t appData =
 800b526:	707b      	strb	r3, [r7, #1]
        .Buffer = ComplianceTestState.DataBuffer,
 800b528:	4b09      	ldr	r3, [pc, #36]	; (800b550 <LmhpComplianceTxProcess+0xd4>)
 800b52a:	689b      	ldr	r3, [r3, #8]
    LmHandlerAppData_t appData =
 800b52c:	607b      	str	r3, [r7, #4]
        .Port = COMPLIANCE_PORT
    };

    // Schedule next transmission
    TimerStart( &ComplianceTxNextPacketTimer );
 800b52e:	4809      	ldr	r0, [pc, #36]	; (800b554 <LmhpComplianceTxProcess+0xd8>)
 800b530:	f00d f8d6 	bl	80186e0 <UTIL_TIMER_Start>

    return LmhpCompliancePackage.OnSendRequest( &appData, ( LmHandlerMsgTypes_t )ComplianceTestState.IsTxConfirmed, NULL, true );
 800b534:	4b08      	ldr	r3, [pc, #32]	; (800b558 <LmhpComplianceTxProcess+0xdc>)
 800b536:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 800b538:	4b05      	ldr	r3, [pc, #20]	; (800b550 <LmhpComplianceTxProcess+0xd4>)
 800b53a:	78db      	ldrb	r3, [r3, #3]
 800b53c:	4619      	mov	r1, r3
 800b53e:	4638      	mov	r0, r7
 800b540:	2301      	movs	r3, #1
 800b542:	2200      	movs	r2, #0
 800b544:	47a0      	blx	r4
 800b546:	4603      	mov	r3, r0
}
 800b548:	4618      	mov	r0, r3
 800b54a:	370c      	adds	r7, #12
 800b54c:	46bd      	mov	sp, r7
 800b54e:	bd90      	pop	{r4, r7, pc}
 800b550:	200002b0 	.word	0x200002b0
 800b554:	20000298 	.word	0x20000298
 800b558:	20000090 	.word	0x20000090

0800b55c <LmhpComplianceOnMcpsIndication>:

static void LmhpComplianceOnMcpsIndication( McpsIndication_t* mcpsIndication )
{
 800b55c:	b580      	push	{r7, lr}
 800b55e:	b0a2      	sub	sp, #136	; 0x88
 800b560:	af02      	add	r7, sp, #8
 800b562:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.Initialized == false )
 800b564:	4bae      	ldr	r3, [pc, #696]	; (800b820 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b566:	781b      	ldrb	r3, [r3, #0]
 800b568:	f083 0301 	eor.w	r3, r3, #1
 800b56c:	b2db      	uxtb	r3, r3
 800b56e:	2b00      	cmp	r3, #0
 800b570:	f040 81c0 	bne.w	800b8f4 <LmhpComplianceOnMcpsIndication+0x398>
    {
        return;
    }

    if( mcpsIndication->RxData == false )
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	7b5b      	ldrb	r3, [r3, #13]
 800b578:	f083 0301 	eor.w	r3, r3, #1
 800b57c:	b2db      	uxtb	r3, r3
 800b57e:	2b00      	cmp	r3, #0
 800b580:	f040 81ba 	bne.w	800b8f8 <LmhpComplianceOnMcpsIndication+0x39c>
    {
        return;
    }

    if ((ComplianceTestState.IsRunning == true) &&
 800b584:	4ba6      	ldr	r3, [pc, #664]	; (800b820 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b586:	785b      	ldrb	r3, [r3, #1]
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d00c      	beq.n	800b5a6 <LmhpComplianceOnMcpsIndication+0x4a>
        (mcpsIndication->AckReceived == 0))
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	7b9b      	ldrb	r3, [r3, #14]
 800b590:	f083 0301 	eor.w	r3, r3, #1
 800b594:	b2db      	uxtb	r3, r3
    if ((ComplianceTestState.IsRunning == true) &&
 800b596:	2b00      	cmp	r3, #0
 800b598:	d005      	beq.n	800b5a6 <LmhpComplianceOnMcpsIndication+0x4a>
    {
        /* Increment the compliance certification protocol downlink counter */
        ComplianceTestState.DownLinkCounter++;
 800b59a:	4ba1      	ldr	r3, [pc, #644]	; (800b820 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b59c:	899b      	ldrh	r3, [r3, #12]
 800b59e:	3301      	adds	r3, #1
 800b5a0:	b29a      	uxth	r2, r3
 800b5a2:	4b9f      	ldr	r3, [pc, #636]	; (800b820 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b5a4:	819a      	strh	r2, [r3, #12]
    }

    if( mcpsIndication->Port != COMPLIANCE_PORT )
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	78db      	ldrb	r3, [r3, #3]
 800b5aa:	2be0      	cmp	r3, #224	; 0xe0
 800b5ac:	f040 81a6 	bne.w	800b8fc <LmhpComplianceOnMcpsIndication+0x3a0>
    {
        return;
    }

    if( ComplianceTestState.IsRunning == false )
 800b5b0:	4b9b      	ldr	r3, [pc, #620]	; (800b820 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b5b2:	785b      	ldrb	r3, [r3, #1]
 800b5b4:	f083 0301 	eor.w	r3, r3, #1
 800b5b8:	b2db      	uxtb	r3, r3
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	d060      	beq.n	800b680 <LmhpComplianceOnMcpsIndication+0x124>
    {
        // Check compliance test enable command (i)
        if( ( mcpsIndication->BufferSize == 4 ) &&
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	7b1b      	ldrb	r3, [r3, #12]
 800b5c2:	2b04      	cmp	r3, #4
 800b5c4:	f040 819f 	bne.w	800b906 <LmhpComplianceOnMcpsIndication+0x3aa>
            ( mcpsIndication->Buffer[0] == 0x01 ) &&
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	689b      	ldr	r3, [r3, #8]
 800b5cc:	781b      	ldrb	r3, [r3, #0]
        if( ( mcpsIndication->BufferSize == 4 ) &&
 800b5ce:	2b01      	cmp	r3, #1
 800b5d0:	f040 8199 	bne.w	800b906 <LmhpComplianceOnMcpsIndication+0x3aa>
            ( mcpsIndication->Buffer[1] == 0x01 ) &&
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	689b      	ldr	r3, [r3, #8]
 800b5d8:	3301      	adds	r3, #1
 800b5da:	781b      	ldrb	r3, [r3, #0]
            ( mcpsIndication->Buffer[0] == 0x01 ) &&
 800b5dc:	2b01      	cmp	r3, #1
 800b5de:	f040 8192 	bne.w	800b906 <LmhpComplianceOnMcpsIndication+0x3aa>
            ( mcpsIndication->Buffer[2] == 0x01 ) &&
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	689b      	ldr	r3, [r3, #8]
 800b5e6:	3302      	adds	r3, #2
 800b5e8:	781b      	ldrb	r3, [r3, #0]
            ( mcpsIndication->Buffer[1] == 0x01 ) &&
 800b5ea:	2b01      	cmp	r3, #1
 800b5ec:	f040 818b 	bne.w	800b906 <LmhpComplianceOnMcpsIndication+0x3aa>
            ( mcpsIndication->Buffer[3] == 0x01 ) )
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	689b      	ldr	r3, [r3, #8]
 800b5f4:	3303      	adds	r3, #3
 800b5f6:	781b      	ldrb	r3, [r3, #0]
            ( mcpsIndication->Buffer[2] == 0x01 ) &&
 800b5f8:	2b01      	cmp	r3, #1
 800b5fa:	f040 8184 	bne.w	800b906 <LmhpComplianceOnMcpsIndication+0x3aa>
        {
            MibRequestConfirm_t mibReq;

            // Initialize compliance test mode context
            ComplianceTestState.IsTxConfirmed = false;
 800b5fe:	4b88      	ldr	r3, [pc, #544]	; (800b820 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b600:	2200      	movs	r2, #0
 800b602:	70da      	strb	r2, [r3, #3]
            ComplianceTestState.Port = 224;
 800b604:	4b86      	ldr	r3, [pc, #536]	; (800b820 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b606:	22e0      	movs	r2, #224	; 0xe0
 800b608:	711a      	strb	r2, [r3, #4]
            ComplianceTestState.DataBufferSize = 2;
 800b60a:	4b85      	ldr	r3, [pc, #532]	; (800b820 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b60c:	2202      	movs	r2, #2
 800b60e:	719a      	strb	r2, [r3, #6]
            ComplianceTestState.DownLinkCounter = 0;
 800b610:	4b83      	ldr	r3, [pc, #524]	; (800b820 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b612:	2200      	movs	r2, #0
 800b614:	819a      	strh	r2, [r3, #12]
            ComplianceTestState.LinkCheck = false;
 800b616:	4b82      	ldr	r3, [pc, #520]	; (800b820 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b618:	2200      	movs	r2, #0
 800b61a:	739a      	strb	r2, [r3, #14]
            ComplianceTestState.DemodMargin = 0;
 800b61c:	4b80      	ldr	r3, [pc, #512]	; (800b820 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b61e:	2200      	movs	r2, #0
 800b620:	73da      	strb	r2, [r3, #15]
            ComplianceTestState.NbGateways = 0;
 800b622:	4b7f      	ldr	r3, [pc, #508]	; (800b820 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b624:	2200      	movs	r2, #0
 800b626:	741a      	strb	r2, [r3, #16]
            ComplianceTestState.IsRunning = true;
 800b628:	4b7d      	ldr	r3, [pc, #500]	; (800b820 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b62a:	2201      	movs	r2, #1
 800b62c:	705a      	strb	r2, [r3, #1]
            ComplianceTestState.State = 1;
 800b62e:	4b7c      	ldr	r3, [pc, #496]	; (800b820 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b630:	2201      	movs	r2, #1
 800b632:	709a      	strb	r2, [r3, #2]

            // Enable ADR while in compliance test mode
            mibReq.Type = MIB_ADR;
 800b634:	2304      	movs	r3, #4
 800b636:	723b      	strb	r3, [r7, #8]
            mibReq.Param.AdrEnable = true;
 800b638:	2301      	movs	r3, #1
 800b63a:	733b      	strb	r3, [r7, #12]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800b63c:	f107 0308 	add.w	r3, r7, #8
 800b640:	4618      	mov	r0, r3
 800b642:	f004 f829 	bl	800f698 <LoRaMacMibSetRequestConfirm>

            // Disable duty cycle enforcement while in compliance test mode
            LoRaMacTestSetDutyCycleOn( false );
 800b646:	2000      	movs	r0, #0
 800b648:	f004 fd9a 	bl	8010180 <LoRaMacTestSetDutyCycleOn>

            // Stop peripherals
            if( LmhpComplianceParams->StopPeripherals != NULL )
 800b64c:	4b75      	ldr	r3, [pc, #468]	; (800b824 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	685b      	ldr	r3, [r3, #4]
 800b652:	2b00      	cmp	r3, #0
 800b654:	d003      	beq.n	800b65e <LmhpComplianceOnMcpsIndication+0x102>
            {
                LmhpComplianceParams->StopPeripherals( );
 800b656:	4b73      	ldr	r3, [pc, #460]	; (800b824 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	685b      	ldr	r3, [r3, #4]
 800b65c:	4798      	blx	r3
            }
            // Initialize compliance protocol transmission timer
            TimerInit( &ComplianceTxNextPacketTimer, OnComplianceTxNextPacketTimerEvent );
 800b65e:	2300      	movs	r3, #0
 800b660:	9300      	str	r3, [sp, #0]
 800b662:	4b71      	ldr	r3, [pc, #452]	; (800b828 <LmhpComplianceOnMcpsIndication+0x2cc>)
 800b664:	2200      	movs	r2, #0
 800b666:	f04f 31ff 	mov.w	r1, #4294967295
 800b66a:	4870      	ldr	r0, [pc, #448]	; (800b82c <LmhpComplianceOnMcpsIndication+0x2d0>)
 800b66c:	f00d f802 	bl	8018674 <UTIL_TIMER_Create>
            TimerSetValue( &ComplianceTxNextPacketTimer, COMPLIANCE_TX_DUTYCYCLE );
 800b670:	f241 3188 	movw	r1, #5000	; 0x1388
 800b674:	486d      	ldr	r0, [pc, #436]	; (800b82c <LmhpComplianceOnMcpsIndication+0x2d0>)
 800b676:	f00d f911 	bl	801889c <UTIL_TIMER_SetPeriod>

            // Confirm compliance test protocol activation
            LmhpComplianceTxProcess( );
 800b67a:	f7ff feff 	bl	800b47c <LmhpComplianceTxProcess>
 800b67e:	e142      	b.n	800b906 <LmhpComplianceOnMcpsIndication+0x3aa>
    }
    else
    {

        // Parse compliance test protocol
        ComplianceTestState.State = mcpsIndication->Buffer[0];
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	689b      	ldr	r3, [r3, #8]
 800b684:	781a      	ldrb	r2, [r3, #0]
 800b686:	4b66      	ldr	r3, [pc, #408]	; (800b820 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b688:	709a      	strb	r2, [r3, #2]
        switch( ComplianceTestState.State )
 800b68a:	4b65      	ldr	r3, [pc, #404]	; (800b820 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b68c:	789b      	ldrb	r3, [r3, #2]
 800b68e:	2b0a      	cmp	r3, #10
 800b690:	f200 8136 	bhi.w	800b900 <LmhpComplianceOnMcpsIndication+0x3a4>
 800b694:	a201      	add	r2, pc, #4	; (adr r2, 800b69c <LmhpComplianceOnMcpsIndication+0x140>)
 800b696:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b69a:	bf00      	nop
 800b69c:	0800b6c9 	.word	0x0800b6c9
 800b6a0:	0800b713 	.word	0x0800b713
 800b6a4:	0800b71b 	.word	0x0800b71b
 800b6a8:	0800b729 	.word	0x0800b729
 800b6ac:	0800b737 	.word	0x0800b737
 800b6b0:	0800b78f 	.word	0x0800b78f
 800b6b4:	0800b7a1 	.word	0x0800b7a1
 800b6b8:	0800b7f1 	.word	0x0800b7f1
 800b6bc:	0800b8ad 	.word	0x0800b8ad
 800b6c0:	0800b8bf 	.word	0x0800b8bf
 800b6c4:	0800b8d9 	.word	0x0800b8d9
        {
        case 0: // Check compliance test disable command (ii)
            {
                MibRequestConfirm_t mibReq;

                TimerStop( &ComplianceTxNextPacketTimer );
 800b6c8:	4858      	ldr	r0, [pc, #352]	; (800b82c <LmhpComplianceOnMcpsIndication+0x2d0>)
 800b6ca:	f00d f877 	bl	80187bc <UTIL_TIMER_Stop>

                // Disable compliance test mode and reset the downlink counter.
                ComplianceTestState.DownLinkCounter = 0;
 800b6ce:	4b54      	ldr	r3, [pc, #336]	; (800b820 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b6d0:	2200      	movs	r2, #0
 800b6d2:	819a      	strh	r2, [r3, #12]
                ComplianceTestState.IsRunning = false;
 800b6d4:	4b52      	ldr	r3, [pc, #328]	; (800b820 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b6d6:	2200      	movs	r2, #0
 800b6d8:	705a      	strb	r2, [r3, #1]

                // Restore previous ADR seeting
                mibReq.Type = MIB_ADR;
 800b6da:	2304      	movs	r3, #4
 800b6dc:	723b      	strb	r3, [r7, #8]
                mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 800b6de:	4b51      	ldr	r3, [pc, #324]	; (800b824 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	781b      	ldrb	r3, [r3, #0]
 800b6e4:	733b      	strb	r3, [r7, #12]
                LoRaMacMibSetRequestConfirm( &mibReq );
 800b6e6:	f107 0308 	add.w	r3, r7, #8
 800b6ea:	4618      	mov	r0, r3
 800b6ec:	f003 ffd4 	bl	800f698 <LoRaMacMibSetRequestConfirm>

                // Enable duty cycle enforcement
                LoRaMacTestSetDutyCycleOn( LmhpComplianceParams->DutyCycleEnabled );
 800b6f0:	4b4c      	ldr	r3, [pc, #304]	; (800b824 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	785b      	ldrb	r3, [r3, #1]
 800b6f6:	4618      	mov	r0, r3
 800b6f8:	f004 fd42 	bl	8010180 <LoRaMacTestSetDutyCycleOn>

                // Restart peripherals
                if( LmhpComplianceParams->StartPeripherals != NULL )
 800b6fc:	4b49      	ldr	r3, [pc, #292]	; (800b824 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	689b      	ldr	r3, [r3, #8]
 800b702:	2b00      	cmp	r3, #0
 800b704:	f000 80fe 	beq.w	800b904 <LmhpComplianceOnMcpsIndication+0x3a8>
                {
                    LmhpComplianceParams->StartPeripherals( );
 800b708:	4b46      	ldr	r3, [pc, #280]	; (800b824 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	689b      	ldr	r3, [r3, #8]
 800b70e:	4798      	blx	r3
                }
            }
            break;
 800b710:	e0f8      	b.n	800b904 <LmhpComplianceOnMcpsIndication+0x3a8>
        case 1: // (iii, iv)
            ComplianceTestState.DataBufferSize = 2;
 800b712:	4b43      	ldr	r3, [pc, #268]	; (800b820 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b714:	2202      	movs	r2, #2
 800b716:	719a      	strb	r2, [r3, #6]
            break;
 800b718:	e0f5      	b.n	800b906 <LmhpComplianceOnMcpsIndication+0x3aa>
        case 2: // Enable confirmed messages (v)
            ComplianceTestState.IsTxConfirmed = true;
 800b71a:	4b41      	ldr	r3, [pc, #260]	; (800b820 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b71c:	2201      	movs	r2, #1
 800b71e:	70da      	strb	r2, [r3, #3]
            ComplianceTestState.State = 1;
 800b720:	4b3f      	ldr	r3, [pc, #252]	; (800b820 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b722:	2201      	movs	r2, #1
 800b724:	709a      	strb	r2, [r3, #2]
            break;
 800b726:	e0ee      	b.n	800b906 <LmhpComplianceOnMcpsIndication+0x3aa>
        case 3:  // Disable confirmed messages (vi)
            ComplianceTestState.IsTxConfirmed = false;
 800b728:	4b3d      	ldr	r3, [pc, #244]	; (800b820 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b72a:	2200      	movs	r2, #0
 800b72c:	70da      	strb	r2, [r3, #3]
            ComplianceTestState.State = 1;
 800b72e:	4b3c      	ldr	r3, [pc, #240]	; (800b820 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b730:	2201      	movs	r2, #1
 800b732:	709a      	strb	r2, [r3, #2]
            break;
 800b734:	e0e7      	b.n	800b906 <LmhpComplianceOnMcpsIndication+0x3aa>
        case 4: // (vii)
            ComplianceTestState.DataBufferSize = mcpsIndication->BufferSize;
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	7b1a      	ldrb	r2, [r3, #12]
 800b73a:	4b39      	ldr	r3, [pc, #228]	; (800b820 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b73c:	719a      	strb	r2, [r3, #6]

            ComplianceTestState.DataBuffer[0] = 4;
 800b73e:	4b38      	ldr	r3, [pc, #224]	; (800b820 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b740:	689b      	ldr	r3, [r3, #8]
 800b742:	2204      	movs	r2, #4
 800b744:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 1; i < MIN( ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize ); i++ )
 800b746:	2301      	movs	r3, #1
 800b748:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800b74c:	e012      	b.n	800b774 <LmhpComplianceOnMcpsIndication+0x218>
            {
                ComplianceTestState.DataBuffer[i] = mcpsIndication->Buffer[i] + 1;
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	689a      	ldr	r2, [r3, #8]
 800b752:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800b756:	4413      	add	r3, r2
 800b758:	781a      	ldrb	r2, [r3, #0]
 800b75a:	4b31      	ldr	r3, [pc, #196]	; (800b820 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b75c:	6899      	ldr	r1, [r3, #8]
 800b75e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800b762:	440b      	add	r3, r1
 800b764:	3201      	adds	r2, #1
 800b766:	b2d2      	uxtb	r2, r2
 800b768:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 1; i < MIN( ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize ); i++ )
 800b76a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800b76e:	3301      	adds	r3, #1
 800b770:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800b774:	4b2a      	ldr	r3, [pc, #168]	; (800b820 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b776:	795a      	ldrb	r2, [r3, #5]
 800b778:	4b29      	ldr	r3, [pc, #164]	; (800b820 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b77a:	799b      	ldrb	r3, [r3, #6]
 800b77c:	4293      	cmp	r3, r2
 800b77e:	bf28      	it	cs
 800b780:	4613      	movcs	r3, r2
 800b782:	b2db      	uxtb	r3, r3
 800b784:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 800b788:	429a      	cmp	r2, r3
 800b78a:	d3e0      	bcc.n	800b74e <LmhpComplianceOnMcpsIndication+0x1f2>
            }
            break;
 800b78c:	e0bb      	b.n	800b906 <LmhpComplianceOnMcpsIndication+0x3aa>
        case 5: // (viii)
            {
                MlmeReq_t mlmeReq;

                mlmeReq.Type = MLME_LINK_CHECK;
 800b78e:	2304      	movs	r3, #4
 800b790:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68

                LoRaMacMlmeRequest( &mlmeReq );
 800b794:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800b798:	4618      	mov	r0, r3
 800b79a:	f004 fabb 	bl	800fd14 <LoRaMacMlmeRequest>
            }
            break;
 800b79e:	e0b2      	b.n	800b906 <LmhpComplianceOnMcpsIndication+0x3aa>
        case 6: // (ix)
            {
                MibRequestConfirm_t mibReq;

                TimerStop(&ComplianceTxNextPacketTimer);
 800b7a0:	4822      	ldr	r0, [pc, #136]	; (800b82c <LmhpComplianceOnMcpsIndication+0x2d0>)
 800b7a2:	f00d f80b 	bl	80187bc <UTIL_TIMER_Stop>

                // Disable TestMode and revert back to normal operation
                // Disable compliance test mode and reset the downlink counter.
                ComplianceTestState.DownLinkCounter = 0;
 800b7a6:	4b1e      	ldr	r3, [pc, #120]	; (800b820 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b7a8:	2200      	movs	r2, #0
 800b7aa:	819a      	strh	r2, [r3, #12]
                ComplianceTestState.IsRunning = false;
 800b7ac:	4b1c      	ldr	r3, [pc, #112]	; (800b820 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b7ae:	2200      	movs	r2, #0
 800b7b0:	705a      	strb	r2, [r3, #1]

                // Restore previous ADR seeting
                mibReq.Type = MIB_ADR;
 800b7b2:	2304      	movs	r3, #4
 800b7b4:	723b      	strb	r3, [r7, #8]
                mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 800b7b6:	4b1b      	ldr	r3, [pc, #108]	; (800b824 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	781b      	ldrb	r3, [r3, #0]
 800b7bc:	733b      	strb	r3, [r7, #12]
                LoRaMacMibSetRequestConfirm( &mibReq );
 800b7be:	f107 0308 	add.w	r3, r7, #8
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	f003 ff68 	bl	800f698 <LoRaMacMibSetRequestConfirm>

                // Enable duty cycle enforcement
                LoRaMacTestSetDutyCycleOn( LmhpComplianceParams->DutyCycleEnabled );
 800b7c8:	4b16      	ldr	r3, [pc, #88]	; (800b824 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	785b      	ldrb	r3, [r3, #1]
 800b7ce:	4618      	mov	r0, r3
 800b7d0:	f004 fcd6 	bl	8010180 <LoRaMacTestSetDutyCycleOn>

                // Restart peripherals
                if( LmhpComplianceParams->StartPeripherals != NULL )
 800b7d4:	4b13      	ldr	r3, [pc, #76]	; (800b824 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	689b      	ldr	r3, [r3, #8]
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d003      	beq.n	800b7e6 <LmhpComplianceOnMcpsIndication+0x28a>
                {
                    LmhpComplianceParams->StartPeripherals( );
 800b7de:	4b11      	ldr	r3, [pc, #68]	; (800b824 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	689b      	ldr	r3, [r3, #8]
 800b7e4:	4798      	blx	r3
                }

                LmhpCompliancePackage.OnJoinRequest( ACTIVATION_TYPE_OTAA );
 800b7e6:	4b12      	ldr	r3, [pc, #72]	; (800b830 <LmhpComplianceOnMcpsIndication+0x2d4>)
 800b7e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7ea:	2002      	movs	r0, #2
 800b7ec:	4798      	blx	r3
            }
            break;
 800b7ee:	e08a      	b.n	800b906 <LmhpComplianceOnMcpsIndication+0x3aa>
        case 7: // (x)
            {
                MlmeReq_t mlmeReq;
                if( mcpsIndication->BufferSize == 3 )
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	7b1b      	ldrb	r3, [r3, #12]
 800b7f4:	2b03      	cmp	r3, #3
 800b7f6:	d11d      	bne.n	800b834 <LmhpComplianceOnMcpsIndication+0x2d8>
                {
                    mlmeReq.Type = MLME_TXCW;
 800b7f8:	2305      	movs	r3, #5
 800b7fa:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
                    mlmeReq.Req.TxCw.Timeout = ( uint16_t )( ( mcpsIndication->Buffer[1] << 8 ) | mcpsIndication->Buffer[2] );
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	689b      	ldr	r3, [r3, #8]
 800b802:	3301      	adds	r3, #1
 800b804:	781b      	ldrb	r3, [r3, #0]
 800b806:	021b      	lsls	r3, r3, #8
 800b808:	b21a      	sxth	r2, r3
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	689b      	ldr	r3, [r3, #8]
 800b80e:	3302      	adds	r3, #2
 800b810:	781b      	ldrb	r3, [r3, #0]
 800b812:	b21b      	sxth	r3, r3
 800b814:	4313      	orrs	r3, r2
 800b816:	b21b      	sxth	r3, r3
 800b818:	b29b      	uxth	r3, r3
 800b81a:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 800b81e:	e03c      	b.n	800b89a <LmhpComplianceOnMcpsIndication+0x33e>
 800b820:	200002b0 	.word	0x200002b0
 800b824:	200002c4 	.word	0x200002c4
 800b828:	0800b91d 	.word	0x0800b91d
 800b82c:	20000298 	.word	0x20000298
 800b830:	20000090 	.word	0x20000090
                }
                else if( mcpsIndication->BufferSize == 7 )
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	7b1b      	ldrb	r3, [r3, #12]
 800b838:	2b07      	cmp	r3, #7
 800b83a:	d12e      	bne.n	800b89a <LmhpComplianceOnMcpsIndication+0x33e>
                {
                    mlmeReq.Type = MLME_TXCW_1;
 800b83c:	2306      	movs	r3, #6
 800b83e:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
                    mlmeReq.Req.TxCw.Timeout = ( uint16_t )( ( mcpsIndication->Buffer[1] << 8 ) | mcpsIndication->Buffer[2] );
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	689b      	ldr	r3, [r3, #8]
 800b846:	3301      	adds	r3, #1
 800b848:	781b      	ldrb	r3, [r3, #0]
 800b84a:	021b      	lsls	r3, r3, #8
 800b84c:	b21a      	sxth	r2, r3
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	689b      	ldr	r3, [r3, #8]
 800b852:	3302      	adds	r3, #2
 800b854:	781b      	ldrb	r3, [r3, #0]
 800b856:	b21b      	sxth	r3, r3
 800b858:	4313      	orrs	r3, r2
 800b85a:	b21b      	sxth	r3, r3
 800b85c:	b29b      	uxth	r3, r3
 800b85e:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
                    mlmeReq.Req.TxCw.Frequency = ( uint32_t )( ( mcpsIndication->Buffer[3] << 16 ) | ( mcpsIndication->Buffer[4] << 8 ) | mcpsIndication->Buffer[5] ) * 100;
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	689b      	ldr	r3, [r3, #8]
 800b866:	3303      	adds	r3, #3
 800b868:	781b      	ldrb	r3, [r3, #0]
 800b86a:	041a      	lsls	r2, r3, #16
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	689b      	ldr	r3, [r3, #8]
 800b870:	3304      	adds	r3, #4
 800b872:	781b      	ldrb	r3, [r3, #0]
 800b874:	021b      	lsls	r3, r3, #8
 800b876:	4313      	orrs	r3, r2
 800b878:	687a      	ldr	r2, [r7, #4]
 800b87a:	6892      	ldr	r2, [r2, #8]
 800b87c:	3205      	adds	r2, #5
 800b87e:	7812      	ldrb	r2, [r2, #0]
 800b880:	4313      	orrs	r3, r2
 800b882:	461a      	mov	r2, r3
 800b884:	2364      	movs	r3, #100	; 0x64
 800b886:	fb03 f302 	mul.w	r3, r3, r2
 800b88a:	65fb      	str	r3, [r7, #92]	; 0x5c
                    mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[6];
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	689b      	ldr	r3, [r3, #8]
 800b890:	3306      	adds	r3, #6
 800b892:	781b      	ldrb	r3, [r3, #0]
 800b894:	b25b      	sxtb	r3, r3
 800b896:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
                }
                LoRaMacMlmeRequest( &mlmeReq );
 800b89a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800b89e:	4618      	mov	r0, r3
 800b8a0:	f004 fa38 	bl	800fd14 <LoRaMacMlmeRequest>
                ComplianceTestState.State = 1;
 800b8a4:	4b19      	ldr	r3, [pc, #100]	; (800b90c <LmhpComplianceOnMcpsIndication+0x3b0>)
 800b8a6:	2201      	movs	r2, #1
 800b8a8:	709a      	strb	r2, [r3, #2]
            }
            break;
 800b8aa:	e02c      	b.n	800b906 <LmhpComplianceOnMcpsIndication+0x3aa>
        case 8: // Send DeviceTimeReq
            {
                MlmeReq_t mlmeReq;

                mlmeReq.Type = MLME_DEVICE_TIME;
 800b8ac:	230a      	movs	r3, #10
 800b8ae:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

                LoRaMacMlmeRequest( &mlmeReq );
 800b8b2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800b8b6:	4618      	mov	r0, r3
 800b8b8:	f004 fa2c 	bl	800fd14 <LoRaMacMlmeRequest>
            }
            break;
 800b8bc:	e023      	b.n	800b906 <LmhpComplianceOnMcpsIndication+0x3aa>
        case 9: // Switch end device Class
            {
                MibRequestConfirm_t mibReq;

                mibReq.Type = MIB_DEVICE_CLASS;
 800b8be:	2300      	movs	r3, #0
 800b8c0:	723b      	strb	r3, [r7, #8]
                // CLASS_A = 0, CLASS_B = 1, CLASS_C = 2
                mibReq.Param.Class = ( DeviceClass_t )mcpsIndication->Buffer[1];;
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	689b      	ldr	r3, [r3, #8]
 800b8c6:	3301      	adds	r3, #1
 800b8c8:	781b      	ldrb	r3, [r3, #0]
 800b8ca:	733b      	strb	r3, [r7, #12]
                LoRaMacMibSetRequestConfirm( &mibReq );
 800b8cc:	f107 0308 	add.w	r3, r7, #8
 800b8d0:	4618      	mov	r0, r3
 800b8d2:	f003 fee1 	bl	800f698 <LoRaMacMibSetRequestConfirm>
            }
            break;
 800b8d6:	e016      	b.n	800b906 <LmhpComplianceOnMcpsIndication+0x3aa>
        case 10: // Send PingSlotInfoReq
            {
                MlmeReq_t mlmeReq;

                mlmeReq.Type = MLME_PING_SLOT_INFO;
 800b8d8:	230d      	movs	r3, #13
 800b8da:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                mlmeReq.Req.PingSlotInfo.PingSlot.Value = mcpsIndication->Buffer[1];
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	689b      	ldr	r3, [r3, #8]
 800b8e2:	785b      	ldrb	r3, [r3, #1]
 800b8e4:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30

                LoRaMacMlmeRequest( &mlmeReq );
 800b8e8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b8ec:	4618      	mov	r0, r3
 800b8ee:	f004 fa11 	bl	800fd14 <LoRaMacMlmeRequest>
            }
            break;
 800b8f2:	e008      	b.n	800b906 <LmhpComplianceOnMcpsIndication+0x3aa>
        return;
 800b8f4:	bf00      	nop
 800b8f6:	e006      	b.n	800b906 <LmhpComplianceOnMcpsIndication+0x3aa>
        return;
 800b8f8:	bf00      	nop
 800b8fa:	e004      	b.n	800b906 <LmhpComplianceOnMcpsIndication+0x3aa>
        return;
 800b8fc:	bf00      	nop
 800b8fe:	e002      	b.n	800b906 <LmhpComplianceOnMcpsIndication+0x3aa>
        default:
            break;
 800b900:	bf00      	nop
 800b902:	e000      	b.n	800b906 <LmhpComplianceOnMcpsIndication+0x3aa>
            break;
 800b904:	bf00      	nop
        }
    }
}
 800b906:	3780      	adds	r7, #128	; 0x80
 800b908:	46bd      	mov	sp, r7
 800b90a:	bd80      	pop	{r7, pc}
 800b90c:	200002b0 	.word	0x200002b0

0800b910 <LmhpComplianceProcess>:

static void LmhpComplianceProcess( void )
{
 800b910:	b480      	push	{r7}
 800b912:	af00      	add	r7, sp, #0
    /* Nothing to process */
}
 800b914:	bf00      	nop
 800b916:	46bd      	mov	sp, r7
 800b918:	bc80      	pop	{r7}
 800b91a:	4770      	bx	lr

0800b91c <OnComplianceTxNextPacketTimerEvent>:

static void OnComplianceTxNextPacketTimerEvent( void* context )
{
 800b91c:	b580      	push	{r7, lr}
 800b91e:	b082      	sub	sp, #8
 800b920:	af00      	add	r7, sp, #0
 800b922:	6078      	str	r0, [r7, #4]
    LmhpComplianceTxProcess( );
 800b924:	f7ff fdaa 	bl	800b47c <LmhpComplianceTxProcess>
}
 800b928:	bf00      	nop
 800b92a:	3708      	adds	r7, #8
 800b92c:	46bd      	mov	sp, r7
 800b92e:	bd80      	pop	{r7, pc}

0800b930 <OnRadioTxDone>:
    int16_t Rssi;
    int8_t Snr;
}RxDoneParams;

static void OnRadioTxDone( void )
{
 800b930:	b590      	push	{r4, r7, lr}
 800b932:	b083      	sub	sp, #12
 800b934:	af00      	add	r7, sp, #0
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 800b936:	f00d f85b 	bl	80189f0 <UTIL_TIMER_GetCurrentTime>
 800b93a:	4603      	mov	r3, r0
 800b93c:	4a16      	ldr	r2, [pc, #88]	; (800b998 <OnRadioTxDone+0x68>)
 800b93e:	6013      	str	r3, [r2, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 800b940:	4c16      	ldr	r4, [pc, #88]	; (800b99c <OnRadioTxDone+0x6c>)
 800b942:	463b      	mov	r3, r7
 800b944:	4618      	mov	r0, r3
 800b946:	f00c f9e5 	bl	8017d14 <SysTimeGet>
 800b94a:	f504 734e 	add.w	r3, r4, #824	; 0x338
 800b94e:	463a      	mov	r2, r7
 800b950:	e892 0003 	ldmia.w	r2, {r0, r1}
 800b954:	e883 0003 	stmia.w	r3, {r0, r1}

    LoRaMacRadioEvents.Events.TxDone = 1;
 800b958:	4a11      	ldr	r2, [pc, #68]	; (800b9a0 <OnRadioTxDone+0x70>)
 800b95a:	7813      	ldrb	r3, [r2, #0]
 800b95c:	f043 0310 	orr.w	r3, r3, #16
 800b960:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800b962:	4b0e      	ldr	r3, [pc, #56]	; (800b99c <OnRadioTxDone+0x6c>)
 800b964:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d00a      	beq.n	800b982 <OnRadioTxDone+0x52>
 800b96c:	4b0b      	ldr	r3, [pc, #44]	; (800b99c <OnRadioTxDone+0x6c>)
 800b96e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800b972:	691b      	ldr	r3, [r3, #16]
 800b974:	2b00      	cmp	r3, #0
 800b976:	d004      	beq.n	800b982 <OnRadioTxDone+0x52>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800b978:	4b08      	ldr	r3, [pc, #32]	; (800b99c <OnRadioTxDone+0x6c>)
 800b97a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800b97e:	691b      	ldr	r3, [r3, #16]
 800b980:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 800b982:	4b08      	ldr	r3, [pc, #32]	; (800b9a4 <OnRadioTxDone+0x74>)
 800b984:	2201      	movs	r2, #1
 800b986:	2100      	movs	r1, #0
 800b988:	2002      	movs	r0, #2
 800b98a:	f00d f921 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>
}
 800b98e:	bf00      	nop
 800b990:	370c      	adds	r7, #12
 800b992:	46bd      	mov	sp, r7
 800b994:	bd90      	pop	{r4, r7, pc}
 800b996:	bf00      	nop
 800b998:	2000154c 	.word	0x2000154c
 800b99c:	200002c8 	.word	0x200002c8
 800b9a0:	20000aa4 	.word	0x20000aa4
 800b9a4:	08019550 	.word	0x08019550

0800b9a8 <OnRadioRxDone>:

static void OnRadioRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 800b9a8:	b580      	push	{r7, lr}
 800b9aa:	b084      	sub	sp, #16
 800b9ac:	af00      	add	r7, sp, #0
 800b9ae:	60f8      	str	r0, [r7, #12]
 800b9b0:	4608      	mov	r0, r1
 800b9b2:	4611      	mov	r1, r2
 800b9b4:	461a      	mov	r2, r3
 800b9b6:	4603      	mov	r3, r0
 800b9b8:	817b      	strh	r3, [r7, #10]
 800b9ba:	460b      	mov	r3, r1
 800b9bc:	813b      	strh	r3, [r7, #8]
 800b9be:	4613      	mov	r3, r2
 800b9c0:	71fb      	strb	r3, [r7, #7]
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 800b9c2:	f00d f815 	bl	80189f0 <UTIL_TIMER_GetCurrentTime>
 800b9c6:	4603      	mov	r3, r0
 800b9c8:	4a16      	ldr	r2, [pc, #88]	; (800ba24 <OnRadioRxDone+0x7c>)
 800b9ca:	6013      	str	r3, [r2, #0]
    RxDoneParams.Payload = payload;
 800b9cc:	4a15      	ldr	r2, [pc, #84]	; (800ba24 <OnRadioRxDone+0x7c>)
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	6053      	str	r3, [r2, #4]
    RxDoneParams.Size = size;
 800b9d2:	4a14      	ldr	r2, [pc, #80]	; (800ba24 <OnRadioRxDone+0x7c>)
 800b9d4:	897b      	ldrh	r3, [r7, #10]
 800b9d6:	8113      	strh	r3, [r2, #8]
    RxDoneParams.Rssi = rssi;
 800b9d8:	4a12      	ldr	r2, [pc, #72]	; (800ba24 <OnRadioRxDone+0x7c>)
 800b9da:	893b      	ldrh	r3, [r7, #8]
 800b9dc:	8153      	strh	r3, [r2, #10]
    RxDoneParams.Snr = snr;
 800b9de:	4a11      	ldr	r2, [pc, #68]	; (800ba24 <OnRadioRxDone+0x7c>)
 800b9e0:	79fb      	ldrb	r3, [r7, #7]
 800b9e2:	7313      	strb	r3, [r2, #12]

    LoRaMacRadioEvents.Events.RxDone = 1;
 800b9e4:	4a10      	ldr	r2, [pc, #64]	; (800ba28 <OnRadioRxDone+0x80>)
 800b9e6:	7813      	ldrb	r3, [r2, #0]
 800b9e8:	f043 0308 	orr.w	r3, r3, #8
 800b9ec:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800b9ee:	4b0f      	ldr	r3, [pc, #60]	; (800ba2c <OnRadioRxDone+0x84>)
 800b9f0:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d00a      	beq.n	800ba0e <OnRadioRxDone+0x66>
 800b9f8:	4b0c      	ldr	r3, [pc, #48]	; (800ba2c <OnRadioRxDone+0x84>)
 800b9fa:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800b9fe:	691b      	ldr	r3, [r3, #16]
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d004      	beq.n	800ba0e <OnRadioRxDone+0x66>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800ba04:	4b09      	ldr	r3, [pc, #36]	; (800ba2c <OnRadioRxDone+0x84>)
 800ba06:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ba0a:	691b      	ldr	r3, [r3, #16]
 800ba0c:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 800ba0e:	4b08      	ldr	r3, [pc, #32]	; (800ba30 <OnRadioRxDone+0x88>)
 800ba10:	2201      	movs	r2, #1
 800ba12:	2100      	movs	r1, #0
 800ba14:	2002      	movs	r0, #2
 800ba16:	f00d f8db 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>
}
 800ba1a:	bf00      	nop
 800ba1c:	3710      	adds	r7, #16
 800ba1e:	46bd      	mov	sp, r7
 800ba20:	bd80      	pop	{r7, pc}
 800ba22:	bf00      	nop
 800ba24:	20001550 	.word	0x20001550
 800ba28:	20000aa4 	.word	0x20000aa4
 800ba2c:	200002c8 	.word	0x200002c8
 800ba30:	08019560 	.word	0x08019560

0800ba34 <OnRadioTxTimeout>:

static void OnRadioTxTimeout( void )
{
 800ba34:	b580      	push	{r7, lr}
 800ba36:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 800ba38:	4a0e      	ldr	r2, [pc, #56]	; (800ba74 <OnRadioTxTimeout+0x40>)
 800ba3a:	7813      	ldrb	r3, [r2, #0]
 800ba3c:	f043 0304 	orr.w	r3, r3, #4
 800ba40:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800ba42:	4b0d      	ldr	r3, [pc, #52]	; (800ba78 <OnRadioTxTimeout+0x44>)
 800ba44:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d00a      	beq.n	800ba62 <OnRadioTxTimeout+0x2e>
 800ba4c:	4b0a      	ldr	r3, [pc, #40]	; (800ba78 <OnRadioTxTimeout+0x44>)
 800ba4e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ba52:	691b      	ldr	r3, [r3, #16]
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d004      	beq.n	800ba62 <OnRadioTxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800ba58:	4b07      	ldr	r3, [pc, #28]	; (800ba78 <OnRadioTxTimeout+0x44>)
 800ba5a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ba5e:	691b      	ldr	r3, [r3, #16]
 800ba60:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 800ba62:	4b06      	ldr	r3, [pc, #24]	; (800ba7c <OnRadioTxTimeout+0x48>)
 800ba64:	2201      	movs	r2, #1
 800ba66:	2100      	movs	r1, #0
 800ba68:	2002      	movs	r0, #2
 800ba6a:	f00d f8b1 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>
}
 800ba6e:	bf00      	nop
 800ba70:	bd80      	pop	{r7, pc}
 800ba72:	bf00      	nop
 800ba74:	20000aa4 	.word	0x20000aa4
 800ba78:	200002c8 	.word	0x200002c8
 800ba7c:	08019570 	.word	0x08019570

0800ba80 <OnRadioRxError>:

static void OnRadioRxError( void )
{
 800ba80:	b580      	push	{r7, lr}
 800ba82:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxError = 1;
 800ba84:	4a0b      	ldr	r2, [pc, #44]	; (800bab4 <OnRadioRxError+0x34>)
 800ba86:	7813      	ldrb	r3, [r2, #0]
 800ba88:	f043 0302 	orr.w	r3, r3, #2
 800ba8c:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800ba8e:	4b0a      	ldr	r3, [pc, #40]	; (800bab8 <OnRadioRxError+0x38>)
 800ba90:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d00a      	beq.n	800baae <OnRadioRxError+0x2e>
 800ba98:	4b07      	ldr	r3, [pc, #28]	; (800bab8 <OnRadioRxError+0x38>)
 800ba9a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ba9e:	691b      	ldr	r3, [r3, #16]
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d004      	beq.n	800baae <OnRadioRxError+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800baa4:	4b04      	ldr	r3, [pc, #16]	; (800bab8 <OnRadioRxError+0x38>)
 800baa6:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800baaa:	691b      	ldr	r3, [r3, #16]
 800baac:	4798      	blx	r3
    }
}
 800baae:	bf00      	nop
 800bab0:	bd80      	pop	{r7, pc}
 800bab2:	bf00      	nop
 800bab4:	20000aa4 	.word	0x20000aa4
 800bab8:	200002c8 	.word	0x200002c8

0800babc <OnRadioRxTimeout>:

static void OnRadioRxTimeout( void )
{
 800babc:	b580      	push	{r7, lr}
 800babe:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 800bac0:	4a0e      	ldr	r2, [pc, #56]	; (800bafc <OnRadioRxTimeout+0x40>)
 800bac2:	7813      	ldrb	r3, [r2, #0]
 800bac4:	f043 0301 	orr.w	r3, r3, #1
 800bac8:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800baca:	4b0d      	ldr	r3, [pc, #52]	; (800bb00 <OnRadioRxTimeout+0x44>)
 800bacc:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	d00a      	beq.n	800baea <OnRadioRxTimeout+0x2e>
 800bad4:	4b0a      	ldr	r3, [pc, #40]	; (800bb00 <OnRadioRxTimeout+0x44>)
 800bad6:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bada:	691b      	ldr	r3, [r3, #16]
 800badc:	2b00      	cmp	r3, #0
 800bade:	d004      	beq.n	800baea <OnRadioRxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800bae0:	4b07      	ldr	r3, [pc, #28]	; (800bb00 <OnRadioRxTimeout+0x44>)
 800bae2:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bae6:	691b      	ldr	r3, [r3, #16]
 800bae8:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 800baea:	4b06      	ldr	r3, [pc, #24]	; (800bb04 <OnRadioRxTimeout+0x48>)
 800baec:	2201      	movs	r2, #1
 800baee:	2100      	movs	r1, #0
 800baf0:	2002      	movs	r0, #2
 800baf2:	f00d f86d 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>
}
 800baf6:	bf00      	nop
 800baf8:	bd80      	pop	{r7, pc}
 800bafa:	bf00      	nop
 800bafc:	20000aa4 	.word	0x20000aa4
 800bb00:	200002c8 	.word	0x200002c8
 800bb04:	08019580 	.word	0x08019580

0800bb08 <UpdateRxSlotIdleState>:

static void UpdateRxSlotIdleState( void )
{
 800bb08:	b480      	push	{r7}
 800bb0a:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800bb0c:	4b08      	ldr	r3, [pc, #32]	; (800bb30 <UpdateRxSlotIdleState+0x28>)
 800bb0e:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800bb12:	2b02      	cmp	r3, #2
 800bb14:	d004      	beq.n	800bb20 <UpdateRxSlotIdleState+0x18>
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 800bb16:	4b07      	ldr	r3, [pc, #28]	; (800bb34 <UpdateRxSlotIdleState+0x2c>)
 800bb18:	2206      	movs	r2, #6
 800bb1a:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
    }
}
 800bb1e:	e003      	b.n	800bb28 <UpdateRxSlotIdleState+0x20>
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 800bb20:	4b04      	ldr	r3, [pc, #16]	; (800bb34 <UpdateRxSlotIdleState+0x2c>)
 800bb22:	2202      	movs	r2, #2
 800bb24:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
}
 800bb28:	bf00      	nop
 800bb2a:	46bd      	mov	sp, r7
 800bb2c:	bc80      	pop	{r7}
 800bb2e:	4770      	bx	lr
 800bb30:	200007d0 	.word	0x200007d0
 800bb34:	200002c8 	.word	0x200002c8

0800bb38 <ProcessRadioTxDone>:

static void ProcessRadioTxDone( void )
{
 800bb38:	b580      	push	{r7, lr}
 800bb3a:	b08e      	sub	sp, #56	; 0x38
 800bb3c:	af02      	add	r7, sp, #8
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    SetBandTxDoneParams_t txDone;

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800bb3e:	4b44      	ldr	r3, [pc, #272]	; (800bc50 <ProcessRadioTxDone+0x118>)
 800bb40:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800bb44:	2b02      	cmp	r3, #2
 800bb46:	d002      	beq.n	800bb4e <ProcessRadioTxDone+0x16>
    {
        Radio.Sleep( );
 800bb48:	4b42      	ldr	r3, [pc, #264]	; (800bc54 <ProcessRadioTxDone+0x11c>)
 800bb4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb4c:	4798      	blx	r3
    }
    // Setup timers
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay );
 800bb4e:	4b42      	ldr	r3, [pc, #264]	; (800bc58 <ProcessRadioTxDone+0x120>)
 800bb50:	f8d3 33b0 	ldr.w	r3, [r3, #944]	; 0x3b0
 800bb54:	4619      	mov	r1, r3
 800bb56:	4841      	ldr	r0, [pc, #260]	; (800bc5c <ProcessRadioTxDone+0x124>)
 800bb58:	f00c fea0 	bl	801889c <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 800bb5c:	483f      	ldr	r0, [pc, #252]	; (800bc5c <ProcessRadioTxDone+0x124>)
 800bb5e:	f00c fdbf 	bl	80186e0 <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay );
 800bb62:	4b3d      	ldr	r3, [pc, #244]	; (800bc58 <ProcessRadioTxDone+0x120>)
 800bb64:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 800bb68:	4619      	mov	r1, r3
 800bb6a:	483d      	ldr	r0, [pc, #244]	; (800bc60 <ProcessRadioTxDone+0x128>)
 800bb6c:	f00c fe96 	bl	801889c <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 800bb70:	483b      	ldr	r0, [pc, #236]	; (800bc60 <ProcessRadioTxDone+0x128>)
 800bb72:	f00c fdb5 	bl	80186e0 <UTIL_TIMER_Start>

    if( ( Nvm.MacGroup2.DeviceClass == CLASS_C ) || ( MacCtx.NodeAckRequested == true ) )
 800bb76:	4b36      	ldr	r3, [pc, #216]	; (800bc50 <ProcessRadioTxDone+0x118>)
 800bb78:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800bb7c:	2b02      	cmp	r3, #2
 800bb7e:	d004      	beq.n	800bb8a <ProcessRadioTxDone+0x52>
 800bb80:	4b35      	ldr	r3, [pc, #212]	; (800bc58 <ProcessRadioTxDone+0x120>)
 800bb82:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d019      	beq.n	800bbbe <ProcessRadioTxDone+0x86>
    {
        getPhy.Attribute = PHY_ACK_TIMEOUT;
 800bb8a:	2316      	movs	r3, #22
 800bb8c:	f887 3020 	strb.w	r3, [r7, #32]
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800bb90:	4b2f      	ldr	r3, [pc, #188]	; (800bc50 <ProcessRadioTxDone+0x118>)
 800bb92:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800bb96:	f107 0220 	add.w	r2, r7, #32
 800bb9a:	4611      	mov	r1, r2
 800bb9c:	4618      	mov	r0, r3
 800bb9e:	f006 fb55 	bl	801224c <RegionGetPhyParam>
 800bba2:	4603      	mov	r3, r0
 800bba4:	61fb      	str	r3, [r7, #28]
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 800bba6:	4b2c      	ldr	r3, [pc, #176]	; (800bc58 <ProcessRadioTxDone+0x120>)
 800bba8:	f8d3 23b4 	ldr.w	r2, [r3, #948]	; 0x3b4
 800bbac:	69fb      	ldr	r3, [r7, #28]
 800bbae:	4413      	add	r3, r2
 800bbb0:	4619      	mov	r1, r3
 800bbb2:	482c      	ldr	r0, [pc, #176]	; (800bc64 <ProcessRadioTxDone+0x12c>)
 800bbb4:	f00c fe72 	bl	801889c <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.AckTimeoutTimer );
 800bbb8:	482a      	ldr	r0, [pc, #168]	; (800bc64 <ProcessRadioTxDone+0x12c>)
 800bbba:	f00c fd91 	bl	80186e0 <UTIL_TIMER_Start>
    }

    // Update Aggregated last tx done time
    Nvm.MacGroup1.LastTxDoneTime = TxDoneParams.CurTime;
 800bbbe:	4b2a      	ldr	r3, [pc, #168]	; (800bc68 <ProcessRadioTxDone+0x130>)
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	4a23      	ldr	r2, [pc, #140]	; (800bc50 <ProcessRadioTxDone+0x118>)
 800bbc4:	62d3      	str	r3, [r2, #44]	; 0x2c

    // Update last tx done time for the current channel
    txDone.Channel = MacCtx.Channel;
 800bbc6:	4b24      	ldr	r3, [pc, #144]	; (800bc58 <ProcessRadioTxDone+0x120>)
 800bbc8:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 800bbcc:	723b      	strb	r3, [r7, #8]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 800bbce:	4b26      	ldr	r3, [pc, #152]	; (800bc68 <ProcessRadioTxDone+0x130>)
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	60fb      	str	r3, [r7, #12]
    txDone.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 800bbd4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800bbd8:	4618      	mov	r0, r3
 800bbda:	f00c f8d3 	bl	8017d84 <SysTimeGetMcuTime>
 800bbde:	4638      	mov	r0, r7
 800bbe0:	4b1b      	ldr	r3, [pc, #108]	; (800bc50 <ProcessRadioTxDone+0x118>)
 800bbe2:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 800bbe6:	9200      	str	r2, [sp, #0]
 800bbe8:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800bbec:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800bbf0:	ca06      	ldmia	r2, {r1, r2}
 800bbf2:	f00c f828 	bl	8017c46 <SysTimeSub>
 800bbf6:	f107 0314 	add.w	r3, r7, #20
 800bbfa:	463a      	mov	r2, r7
 800bbfc:	e892 0003 	ldmia.w	r2, {r0, r1}
 800bc00:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 800bc04:	4b14      	ldr	r3, [pc, #80]	; (800bc58 <ProcessRadioTxDone+0x120>)
 800bc06:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 800bc0a:	613b      	str	r3, [r7, #16]
    txDone.Joined  = true;
 800bc0c:	2301      	movs	r3, #1
 800bc0e:	727b      	strb	r3, [r7, #9]
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 800bc10:	4b0f      	ldr	r3, [pc, #60]	; (800bc50 <ProcessRadioTxDone+0x118>)
 800bc12:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d101      	bne.n	800bc1e <ProcessRadioTxDone+0xe6>
    {
        txDone.Joined  = false;
 800bc1a:	2300      	movs	r3, #0
 800bc1c:	727b      	strb	r3, [r7, #9]
    }

    RegionSetBandTxDone( Nvm.MacGroup2.Region, &txDone );
 800bc1e:	4b0c      	ldr	r3, [pc, #48]	; (800bc50 <ProcessRadioTxDone+0x118>)
 800bc20:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800bc24:	f107 0208 	add.w	r2, r7, #8
 800bc28:	4611      	mov	r1, r2
 800bc2a:	4618      	mov	r0, r3
 800bc2c:	f006 fb27 	bl	801227e <RegionSetBandTxDone>

    if( MacCtx.NodeAckRequested == false )
 800bc30:	4b09      	ldr	r3, [pc, #36]	; (800bc58 <ProcessRadioTxDone+0x120>)
 800bc32:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800bc36:	f083 0301 	eor.w	r3, r3, #1
 800bc3a:	b2db      	uxtb	r3, r3
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d003      	beq.n	800bc48 <ProcessRadioTxDone+0x110>
    {
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800bc40:	4b05      	ldr	r3, [pc, #20]	; (800bc58 <ProcessRadioTxDone+0x120>)
 800bc42:	2200      	movs	r2, #0
 800bc44:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439
    }
}
 800bc48:	bf00      	nop
 800bc4a:	3730      	adds	r7, #48	; 0x30
 800bc4c:	46bd      	mov	sp, r7
 800bc4e:	bd80      	pop	{r7, pc}
 800bc50:	200007d0 	.word	0x200007d0
 800bc54:	08019bcc 	.word	0x08019bcc
 800bc58:	200002c8 	.word	0x200002c8
 800bc5c:	20000648 	.word	0x20000648
 800bc60:	20000660 	.word	0x20000660
 800bc64:	200006c0 	.word	0x200006c0
 800bc68:	2000154c 	.word	0x2000154c

0800bc6c <PrepareRxDoneAbort>:

static void PrepareRxDoneAbort( void )
{
 800bc6c:	b580      	push	{r7, lr}
 800bc6e:	af00      	add	r7, sp, #0
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 800bc70:	4b10      	ldr	r3, [pc, #64]	; (800bcb4 <PrepareRxDoneAbort+0x48>)
 800bc72:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800bc76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bc7a:	4a0e      	ldr	r2, [pc, #56]	; (800bcb4 <PrepareRxDoneAbort+0x48>)
 800bc7c:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    if( MacCtx.NodeAckRequested == true )
 800bc80:	4b0c      	ldr	r3, [pc, #48]	; (800bcb4 <PrepareRxDoneAbort+0x48>)
 800bc82:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d002      	beq.n	800bc90 <PrepareRxDoneAbort+0x24>
    {
        OnAckTimeoutTimerEvent( NULL );
 800bc8a:	2000      	movs	r0, #0
 800bc8c:	f001 f8f8 	bl	800ce80 <OnAckTimeoutTimerEvent>
    }

    MacCtx.MacFlags.Bits.McpsInd = 1;
 800bc90:	4a08      	ldr	r2, [pc, #32]	; (800bcb4 <PrepareRxDoneAbort+0x48>)
 800bc92:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800bc96:	f043 0302 	orr.w	r3, r3, #2
 800bc9a:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    MacCtx.MacFlags.Bits.MacDone = 1;
 800bc9e:	4a05      	ldr	r2, [pc, #20]	; (800bcb4 <PrepareRxDoneAbort+0x48>)
 800bca0:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800bca4:	f043 0320 	orr.w	r3, r3, #32
 800bca8:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

    UpdateRxSlotIdleState( );
 800bcac:	f7ff ff2c 	bl	800bb08 <UpdateRxSlotIdleState>
}
 800bcb0:	bf00      	nop
 800bcb2:	bd80      	pop	{r7, pc}
 800bcb4:	200002c8 	.word	0x200002c8

0800bcb8 <ProcessRadioRxDone>:

static void ProcessRadioRxDone( void )
{
 800bcb8:	b5b0      	push	{r4, r5, r7, lr}
 800bcba:	b0a6      	sub	sp, #152	; 0x98
 800bcbc:	af04      	add	r7, sp, #16
    LoRaMacHeader_t macHdr;
    ApplyCFListParams_t applyCFList;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 800bcbe:	2313      	movs	r3, #19
 800bcc0:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80

    LoRaMacMessageData_t macMsgData;
    LoRaMacMessageJoinAccept_t macMsgJoinAccept;
    uint8_t *payload = RxDoneParams.Payload;
 800bcc4:	4bb9      	ldr	r3, [pc, #740]	; (800bfac <ProcessRadioRxDone+0x2f4>)
 800bcc6:	685b      	ldr	r3, [r3, #4]
 800bcc8:	67fb      	str	r3, [r7, #124]	; 0x7c
    uint16_t size = RxDoneParams.Size;
 800bcca:	4bb8      	ldr	r3, [pc, #736]	; (800bfac <ProcessRadioRxDone+0x2f4>)
 800bccc:	891b      	ldrh	r3, [r3, #8]
 800bcce:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    int16_t rssi = RxDoneParams.Rssi;
 800bcd2:	4bb6      	ldr	r3, [pc, #728]	; (800bfac <ProcessRadioRxDone+0x2f4>)
 800bcd4:	895b      	ldrh	r3, [r3, #10]
 800bcd6:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
    int8_t snr = RxDoneParams.Snr;
 800bcda:	4bb4      	ldr	r3, [pc, #720]	; (800bfac <ProcessRadioRxDone+0x2f4>)
 800bcdc:	7b1b      	ldrb	r3, [r3, #12]
 800bcde:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

    uint8_t pktHeaderLen = 0;
 800bce2:	2300      	movs	r3, #0
 800bce4:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

    uint32_t downLinkCounter = 0;
 800bce8:	2300      	movs	r3, #0
 800bcea:	607b      	str	r3, [r7, #4]
    uint32_t address = Nvm.MacGroup2.DevAddr;
 800bcec:	4bb0      	ldr	r3, [pc, #704]	; (800bfb0 <ProcessRadioRxDone+0x2f8>)
 800bcee:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800bcf2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    uint8_t multicast = 0;
 800bcf6:	2300      	movs	r3, #0
 800bcf8:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
    AddressIdentifier_t addrID = UNICAST_DEV_ADDR;
 800bcfc:	2301      	movs	r3, #1
 800bcfe:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
    FCntIdentifier_t fCntID;

    MacCtx.McpsConfirm.AckReceived = false;
 800bd02:	4bac      	ldr	r3, [pc, #688]	; (800bfb4 <ProcessRadioRxDone+0x2fc>)
 800bd04:	2200      	movs	r2, #0
 800bd06:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
    MacCtx.RxStatus.Rssi = rssi;
 800bd0a:	4aaa      	ldr	r2, [pc, #680]	; (800bfb4 <ProcessRadioRxDone+0x2fc>)
 800bd0c:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800bd10:	f8a2 347c 	strh.w	r3, [r2, #1148]	; 0x47c
    MacCtx.RxStatus.Snr = snr;
 800bd14:	4aa7      	ldr	r2, [pc, #668]	; (800bfb4 <ProcessRadioRxDone+0x2fc>)
 800bd16:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800bd1a:	f882 347e 	strb.w	r3, [r2, #1150]	; 0x47e
    MacCtx.RxStatus.RxSlot = MacCtx.RxSlot;
 800bd1e:	4ba5      	ldr	r3, [pc, #660]	; (800bfb4 <ProcessRadioRxDone+0x2fc>)
 800bd20:	f893 2480 	ldrb.w	r2, [r3, #1152]	; 0x480
 800bd24:	4ba3      	ldr	r3, [pc, #652]	; (800bfb4 <ProcessRadioRxDone+0x2fc>)
 800bd26:	f883 247f 	strb.w	r2, [r3, #1151]	; 0x47f
    MacCtx.McpsIndication.Port = 0;
 800bd2a:	4ba2      	ldr	r3, [pc, #648]	; (800bfb4 <ProcessRadioRxDone+0x2fc>)
 800bd2c:	2200      	movs	r2, #0
 800bd2e:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
    MacCtx.McpsIndication.Multicast = 0;
 800bd32:	4ba0      	ldr	r3, [pc, #640]	; (800bfb4 <ProcessRadioRxDone+0x2fc>)
 800bd34:	2200      	movs	r2, #0
 800bd36:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
    MacCtx.McpsIndication.FramePending = 0;
 800bd3a:	4b9e      	ldr	r3, [pc, #632]	; (800bfb4 <ProcessRadioRxDone+0x2fc>)
 800bd3c:	2200      	movs	r2, #0
 800bd3e:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
    MacCtx.McpsIndication.Buffer = NULL;
 800bd42:	4b9c      	ldr	r3, [pc, #624]	; (800bfb4 <ProcessRadioRxDone+0x2fc>)
 800bd44:	2200      	movs	r2, #0
 800bd46:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
    MacCtx.McpsIndication.BufferSize = 0;
 800bd4a:	4b9a      	ldr	r3, [pc, #616]	; (800bfb4 <ProcessRadioRxDone+0x2fc>)
 800bd4c:	2200      	movs	r2, #0
 800bd4e:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
    MacCtx.McpsIndication.RxData = false;
 800bd52:	4b98      	ldr	r3, [pc, #608]	; (800bfb4 <ProcessRadioRxDone+0x2fc>)
 800bd54:	2200      	movs	r2, #0
 800bd56:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
    MacCtx.McpsIndication.AckReceived = false;
 800bd5a:	4b96      	ldr	r3, [pc, #600]	; (800bfb4 <ProcessRadioRxDone+0x2fc>)
 800bd5c:	2200      	movs	r2, #0
 800bd5e:	f883 242a 	strb.w	r2, [r3, #1066]	; 0x42a
    MacCtx.McpsIndication.DownLinkCounter = 0;
 800bd62:	4b94      	ldr	r3, [pc, #592]	; (800bfb4 <ProcessRadioRxDone+0x2fc>)
 800bd64:	2200      	movs	r2, #0
 800bd66:	f8c3 242c 	str.w	r2, [r3, #1068]	; 0x42c
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800bd6a:	4b92      	ldr	r3, [pc, #584]	; (800bfb4 <ProcessRadioRxDone+0x2fc>)
 800bd6c:	2200      	movs	r2, #0
 800bd6e:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
    MacCtx.McpsIndication.DevAddress = 0;
 800bd72:	4b90      	ldr	r3, [pc, #576]	; (800bfb4 <ProcessRadioRxDone+0x2fc>)
 800bd74:	2200      	movs	r2, #0
 800bd76:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 800bd7a:	4b8e      	ldr	r3, [pc, #568]	; (800bfb4 <ProcessRadioRxDone+0x2fc>)
 800bd7c:	2200      	movs	r2, #0
 800bd7e:	f883 2434 	strb.w	r2, [r3, #1076]	; 0x434

    Radio.Sleep( );
 800bd82:	4b8d      	ldr	r3, [pc, #564]	; (800bfb8 <ProcessRadioRxDone+0x300>)
 800bd84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd86:	4798      	blx	r3
    TimerStop( &MacCtx.RxWindowTimer2 );
 800bd88:	488c      	ldr	r0, [pc, #560]	; (800bfbc <ProcessRadioRxDone+0x304>)
 800bd8a:	f00c fd17 	bl	80187bc <UTIL_TIMER_Stop>

    // This function must be called even if we are not in class b mode yet.
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 800bd8e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800bd92:	4619      	mov	r1, r3
 800bd94:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800bd96:	f004 fb28 	bl	80103ea <LoRaMacClassBRxBeacon>
 800bd9a:	4603      	mov	r3, r0
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d00a      	beq.n	800bdb6 <ProcessRadioRxDone+0xfe>
    {
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 800bda0:	4a84      	ldr	r2, [pc, #528]	; (800bfb4 <ProcessRadioRxDone+0x2fc>)
 800bda2:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800bda6:	f8a2 3472 	strh.w	r3, [r2, #1138]	; 0x472
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 800bdaa:	4a82      	ldr	r2, [pc, #520]	; (800bfb4 <ProcessRadioRxDone+0x2fc>)
 800bdac:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800bdb0:	f882 3474 	strb.w	r3, [r2, #1140]	; 0x474
        return;
 800bdb4:	e3bf      	b.n	800c536 <ProcessRadioRxDone+0x87e>
    }
    // Check if we expect a ping or a multicast slot.
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800bdb6:	4b7e      	ldr	r3, [pc, #504]	; (800bfb0 <ProcessRadioRxDone+0x2f8>)
 800bdb8:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800bdbc:	2b01      	cmp	r3, #1
 800bdbe:	d11e      	bne.n	800bdfe <ProcessRadioRxDone+0x146>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800bdc0:	f004 fb26 	bl	8010410 <LoRaMacClassBIsPingExpected>
 800bdc4:	4603      	mov	r3, r0
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d00a      	beq.n	800bde0 <ProcessRadioRxDone+0x128>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800bdca:	2000      	movs	r0, #0
 800bdcc:	f004 fad7 	bl	801037e <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800bdd0:	2000      	movs	r0, #0
 800bdd2:	f004 faf8 	bl	80103c6 <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800bdd6:	4b77      	ldr	r3, [pc, #476]	; (800bfb4 <ProcessRadioRxDone+0x2fc>)
 800bdd8:	2204      	movs	r2, #4
 800bdda:	f883 247f 	strb.w	r2, [r3, #1151]	; 0x47f
 800bdde:	e00e      	b.n	800bdfe <ProcessRadioRxDone+0x146>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800bde0:	f004 fb1d 	bl	801041e <LoRaMacClassBIsMulticastExpected>
 800bde4:	4603      	mov	r3, r0
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d009      	beq.n	800bdfe <ProcessRadioRxDone+0x146>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800bdea:	2000      	movs	r0, #0
 800bdec:	f004 fad1 	bl	8010392 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800bdf0:	2000      	movs	r0, #0
 800bdf2:	f004 faf1 	bl	80103d8 <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800bdf6:	4b6f      	ldr	r3, [pc, #444]	; (800bfb4 <ProcessRadioRxDone+0x2fc>)
 800bdf8:	2205      	movs	r2, #5
 800bdfa:	f883 247f 	strb.w	r2, [r3, #1151]	; 0x47f
        }
    }

    macHdr.Value = payload[pktHeaderLen++];
 800bdfe:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800be02:	1c5a      	adds	r2, r3, #1
 800be04:	f887 2076 	strb.w	r2, [r7, #118]	; 0x76
 800be08:	461a      	mov	r2, r3
 800be0a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800be0c:	4413      	add	r3, r2
 800be0e:	781b      	ldrb	r3, [r3, #0]
 800be10:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74

    switch( macHdr.Bits.MType )
 800be14:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 800be18:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800be1c:	b2db      	uxtb	r3, r3
 800be1e:	3b01      	subs	r3, #1
 800be20:	2b06      	cmp	r3, #6
 800be22:	f200 8362 	bhi.w	800c4ea <ProcessRadioRxDone+0x832>
 800be26:	a201      	add	r2, pc, #4	; (adr r2, 800be2c <ProcessRadioRxDone+0x174>)
 800be28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be2c:	0800be49 	.word	0x0800be49
 800be30:	0800c4eb 	.word	0x0800c4eb
 800be34:	0800bfc9 	.word	0x0800bfc9
 800be38:	0800c4eb 	.word	0x0800c4eb
 800be3c:	0800bfc1 	.word	0x0800bfc1
 800be40:	0800c4eb 	.word	0x0800c4eb
 800be44:	0800c491 	.word	0x0800c491
    {
        case FRAME_TYPE_JOIN_ACCEPT:
            // Check if the received frame size is valid
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 800be48:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800be4c:	2b10      	cmp	r3, #16
 800be4e:	d806      	bhi.n	800be5e <ProcessRadioRxDone+0x1a6>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800be50:	4b58      	ldr	r3, [pc, #352]	; (800bfb4 <ProcessRadioRxDone+0x2fc>)
 800be52:	2201      	movs	r2, #1
 800be54:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800be58:	f7ff ff08 	bl	800bc6c <PrepareRxDoneAbort>
                return;
 800be5c:	e36b      	b.n	800c536 <ProcessRadioRxDone+0x87e>
            }
            macMsgJoinAccept.Buffer = payload;
 800be5e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800be60:	60bb      	str	r3, [r7, #8]
            macMsgJoinAccept.BufSize = size;
 800be62:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800be66:	b2db      	uxtb	r3, r3
 800be68:	733b      	strb	r3, [r7, #12]

            // Abort in case if the device isn't joined yet and no rejoin request is ongoing.
            if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 800be6a:	4b51      	ldr	r3, [pc, #324]	; (800bfb0 <ProcessRadioRxDone+0x2f8>)
 800be6c:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 800be70:	2b00      	cmp	r3, #0
 800be72:	d006      	beq.n	800be82 <ProcessRadioRxDone+0x1ca>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800be74:	4b4f      	ldr	r3, [pc, #316]	; (800bfb4 <ProcessRadioRxDone+0x2fc>)
 800be76:	2201      	movs	r2, #1
 800be78:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800be7c:	f7ff fef6 	bl	800bc6c <PrepareRxDoneAbort>
                return;
 800be80:	e359      	b.n	800c536 <ProcessRadioRxDone+0x87e>
            }
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, SecureElementGetJoinEui( ), &macMsgJoinAccept );
 800be82:	f7fe fbcf 	bl	800a624 <SecureElementGetJoinEui>
 800be86:	4601      	mov	r1, r0
 800be88:	f107 0308 	add.w	r3, r7, #8
 800be8c:	461a      	mov	r2, r3
 800be8e:	20ff      	movs	r0, #255	; 0xff
 800be90:	f005 fc60 	bl	8011754 <LoRaMacCryptoHandleJoinAccept>
 800be94:	4603      	mov	r3, r0
 800be96:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80

            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 800be9a:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d172      	bne.n	800bf88 <ProcessRadioRxDone+0x2d0>
            {
                // Network ID
                Nvm.MacGroup2.NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 800bea2:	7c7b      	ldrb	r3, [r7, #17]
 800bea4:	461a      	mov	r2, r3
 800bea6:	4b42      	ldr	r3, [pc, #264]	; (800bfb0 <ProcessRadioRxDone+0x2f8>)
 800bea8:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 800beac:	4b40      	ldr	r3, [pc, #256]	; (800bfb0 <ProcessRadioRxDone+0x2f8>)
 800beae:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 800beb2:	7cbb      	ldrb	r3, [r7, #18]
 800beb4:	021b      	lsls	r3, r3, #8
 800beb6:	4313      	orrs	r3, r2
 800beb8:	4a3d      	ldr	r2, [pc, #244]	; (800bfb0 <ProcessRadioRxDone+0x2f8>)
 800beba:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 800bebe:	4b3c      	ldr	r3, [pc, #240]	; (800bfb0 <ProcessRadioRxDone+0x2f8>)
 800bec0:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 800bec4:	7cfb      	ldrb	r3, [r7, #19]
 800bec6:	041b      	lsls	r3, r3, #16
 800bec8:	4313      	orrs	r3, r2
 800beca:	4a39      	ldr	r2, [pc, #228]	; (800bfb0 <ProcessRadioRxDone+0x2f8>)
 800becc:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

                // Device Address
                Nvm.MacGroup2.DevAddr = macMsgJoinAccept.DevAddr;
 800bed0:	697b      	ldr	r3, [r7, #20]
 800bed2:	4a37      	ldr	r2, [pc, #220]	; (800bfb0 <ProcessRadioRxDone+0x2f8>)
 800bed4:	f8c2 30cc 	str.w	r3, [r2, #204]	; 0xcc

                // DLSettings
                Nvm.MacGroup2.MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 800bed8:	7e3b      	ldrb	r3, [r7, #24]
 800beda:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800bede:	b2db      	uxtb	r3, r3
 800bee0:	461a      	mov	r2, r3
 800bee2:	4b33      	ldr	r3, [pc, #204]	; (800bfb0 <ProcessRadioRxDone+0x2f8>)
 800bee4:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
                Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800bee8:	7e3b      	ldrb	r3, [r7, #24]
 800beea:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800beee:	b2db      	uxtb	r3, r3
 800bef0:	461a      	mov	r2, r3
 800bef2:	4b2f      	ldr	r3, [pc, #188]	; (800bfb0 <ProcessRadioRxDone+0x2f8>)
 800bef4:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                Nvm.MacGroup2.MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800bef8:	7e3b      	ldrb	r3, [r7, #24]
 800befa:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800befe:	b2db      	uxtb	r3, r3
 800bf00:	461a      	mov	r2, r3
 800bf02:	4b2b      	ldr	r3, [pc, #172]	; (800bfb0 <ProcessRadioRxDone+0x2f8>)
 800bf04:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

                // RxDelay
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 800bf08:	7e7b      	ldrb	r3, [r7, #25]
 800bf0a:	461a      	mov	r2, r3
 800bf0c:	4b28      	ldr	r3, [pc, #160]	; (800bfb0 <ProcessRadioRxDone+0x2f8>)
 800bf0e:	651a      	str	r2, [r3, #80]	; 0x50
                if( Nvm.MacGroup2.MacParams.ReceiveDelay1 == 0 )
 800bf10:	4b27      	ldr	r3, [pc, #156]	; (800bfb0 <ProcessRadioRxDone+0x2f8>)
 800bf12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d102      	bne.n	800bf1e <ProcessRadioRxDone+0x266>
                {
                    Nvm.MacGroup2.MacParams.ReceiveDelay1 = 1;
 800bf18:	4b25      	ldr	r3, [pc, #148]	; (800bfb0 <ProcessRadioRxDone+0x2f8>)
 800bf1a:	2201      	movs	r2, #1
 800bf1c:	651a      	str	r2, [r3, #80]	; 0x50
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 *= 1000;
 800bf1e:	4b24      	ldr	r3, [pc, #144]	; (800bfb0 <ProcessRadioRxDone+0x2f8>)
 800bf20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bf22:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800bf26:	fb02 f303 	mul.w	r3, r2, r3
 800bf2a:	4a21      	ldr	r2, [pc, #132]	; (800bfb0 <ProcessRadioRxDone+0x2f8>)
 800bf2c:	6513      	str	r3, [r2, #80]	; 0x50
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 800bf2e:	4b20      	ldr	r3, [pc, #128]	; (800bfb0 <ProcessRadioRxDone+0x2f8>)
 800bf30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bf32:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800bf36:	4a1e      	ldr	r2, [pc, #120]	; (800bfb0 <ProcessRadioRxDone+0x2f8>)
 800bf38:	6553      	str	r3, [r2, #84]	; 0x54

                Nvm.MacGroup2.Version.Fields.Minor = 0;
 800bf3a:	4b1d      	ldr	r3, [pc, #116]	; (800bfb0 <ProcessRadioRxDone+0x2f8>)
 800bf3c:	2200      	movs	r2, #0
 800bf3e:	f883 210e 	strb.w	r2, [r3, #270]	; 0x10e

                // Apply CF list
                applyCFList.Payload = macMsgJoinAccept.CFList;
 800bf42:	f107 0308 	add.w	r3, r7, #8
 800bf46:	3312      	adds	r3, #18
 800bf48:	66fb      	str	r3, [r7, #108]	; 0x6c
                // Size of the regular payload is 12. Plus 1 byte MHDR and 4 bytes MIC
                applyCFList.Size = size - 17;
 800bf4a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800bf4e:	b2db      	uxtb	r3, r3
 800bf50:	3b11      	subs	r3, #17
 800bf52:	b2db      	uxtb	r3, r3
 800bf54:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70

                RegionApplyCFList( Nvm.MacGroup2.Region, &applyCFList );
 800bf58:	4b15      	ldr	r3, [pc, #84]	; (800bfb0 <ProcessRadioRxDone+0x2f8>)
 800bf5a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800bf5e:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 800bf62:	4611      	mov	r1, r2
 800bf64:	4618      	mov	r0, r3
 800bf66:	f006 f9c4 	bl	80122f2 <RegionApplyCFList>

                Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800bf6a:	4b11      	ldr	r3, [pc, #68]	; (800bfb0 <ProcessRadioRxDone+0x2f8>)
 800bf6c:	2202      	movs	r2, #2
 800bf6e:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110

                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800bf72:	2001      	movs	r0, #1
 800bf74:	f004 ff18 	bl	8010da8 <LoRaMacConfirmQueueIsCmdActive>
 800bf78:	4603      	mov	r3, r0
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d00e      	beq.n	800bf9c <ProcessRadioRxDone+0x2e4>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_JOIN );
 800bf7e:	2101      	movs	r1, #1
 800bf80:	2000      	movs	r0, #0
 800bf82:	f004 fe85 	bl	8010c90 <LoRaMacConfirmQueueSetStatus>
 800bf86:	e009      	b.n	800bf9c <ProcessRadioRxDone+0x2e4>
                }
            }
            else
            {
                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800bf88:	2001      	movs	r0, #1
 800bf8a:	f004 ff0d 	bl	8010da8 <LoRaMacConfirmQueueIsCmdActive>
 800bf8e:	4603      	mov	r3, r0
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d003      	beq.n	800bf9c <ProcessRadioRxDone+0x2e4>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800bf94:	2101      	movs	r1, #1
 800bf96:	2007      	movs	r0, #7
 800bf98:	f004 fe7a 	bl	8010c90 <LoRaMacConfirmQueueSetStatus>
                }
            }
            MacCtx.MacFlags.Bits.MlmeInd = 1;
 800bf9c:	4a05      	ldr	r2, [pc, #20]	; (800bfb4 <ProcessRadioRxDone+0x2fc>)
 800bf9e:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800bfa2:	f043 0308 	orr.w	r3, r3, #8
 800bfa6:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            break;
 800bfaa:	e2a5      	b.n	800c4f8 <ProcessRadioRxDone+0x840>
 800bfac:	20001550 	.word	0x20001550
 800bfb0:	200007d0 	.word	0x200007d0
 800bfb4:	200002c8 	.word	0x200002c8
 800bfb8:	08019bcc 	.word	0x08019bcc
 800bfbc:	20000660 	.word	0x20000660
        case FRAME_TYPE_DATA_CONFIRMED_DOWN:
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800bfc0:	4bae      	ldr	r3, [pc, #696]	; (800c27c <ProcessRadioRxDone+0x5c4>)
 800bfc2:	2201      	movs	r2, #1
 800bfc4:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_DOWN:
            // Check if the received payload size is valid
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800bfc8:	4bad      	ldr	r3, [pc, #692]	; (800c280 <ProcessRadioRxDone+0x5c8>)
 800bfca:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 800bfce:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 800bfd2:	4baa      	ldr	r3, [pc, #680]	; (800c27c <ProcessRadioRxDone+0x5c4>)
 800bfd4:	f893 3420 	ldrb.w	r3, [r3, #1056]	; 0x420
 800bfd8:	b25b      	sxtb	r3, r3
 800bfda:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 800bfde:	230d      	movs	r3, #13
 800bfe0:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64

            /* ST_WORKAROUND_BEGIN: Keep repeater feature */
            // Get the maximum payload length
            if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 800bfe4:	4ba6      	ldr	r3, [pc, #664]	; (800c280 <ProcessRadioRxDone+0x5c8>)
 800bfe6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d002      	beq.n	800bff4 <ProcessRadioRxDone+0x33c>
            {
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800bfee:	230e      	movs	r3, #14
 800bff0:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
            }
            /* ST_WORKAROUND_END */

            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800bff4:	4ba2      	ldr	r3, [pc, #648]	; (800c280 <ProcessRadioRxDone+0x5c8>)
 800bff6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800bffa:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800bffe:	4611      	mov	r1, r2
 800c000:	4618      	mov	r0, r3
 800c002:	f006 f923 	bl	801224c <RegionGetPhyParam>
 800c006:	4603      	mov	r3, r0
 800c008:	663b      	str	r3, [r7, #96]	; 0x60
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 800c00a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c00e:	3b0d      	subs	r3, #13
 800c010:	b29b      	uxth	r3, r3
 800c012:	b21b      	sxth	r3, r3
 800c014:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c018:	b21a      	sxth	r2, r3
 800c01a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c01c:	b21b      	sxth	r3, r3
 800c01e:	429a      	cmp	r2, r3
 800c020:	dc03      	bgt.n	800c02a <ProcessRadioRxDone+0x372>
 800c022:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c026:	2b0b      	cmp	r3, #11
 800c028:	d806      	bhi.n	800c038 <ProcessRadioRxDone+0x380>
                ( size < LORAMAC_FRAME_PAYLOAD_MIN_SIZE ) )
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c02a:	4b94      	ldr	r3, [pc, #592]	; (800c27c <ProcessRadioRxDone+0x5c4>)
 800c02c:	2201      	movs	r2, #1
 800c02e:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800c032:	f7ff fe1b 	bl	800bc6c <PrepareRxDoneAbort>
                return;
 800c036:	e27e      	b.n	800c536 <ProcessRadioRxDone+0x87e>
            }
            macMsgData.Buffer = payload;
 800c038:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c03a:	633b      	str	r3, [r7, #48]	; 0x30
            macMsgData.BufSize = size;
 800c03c:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c040:	b2db      	uxtb	r3, r3
 800c042:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
            macMsgData.FRMPayload = MacCtx.RxPayload;
 800c046:	4b8f      	ldr	r3, [pc, #572]	; (800c284 <ProcessRadioRxDone+0x5cc>)
 800c048:	657b      	str	r3, [r7, #84]	; 0x54
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 800c04a:	23ff      	movs	r3, #255	; 0xff
 800c04c:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58

            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 800c050:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c054:	4618      	mov	r0, r3
 800c056:	f005 fe7c 	bl	8011d52 <LoRaMacParserData>
 800c05a:	4603      	mov	r3, r0
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	d006      	beq.n	800c06e <ProcessRadioRxDone+0x3b6>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c060:	4b86      	ldr	r3, [pc, #536]	; (800c27c <ProcessRadioRxDone+0x5c4>)
 800c062:	2201      	movs	r2, #1
 800c064:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800c068:	f7ff fe00 	bl	800bc6c <PrepareRxDoneAbort>
                return;
 800c06c:	e263      	b.n	800c536 <ProcessRadioRxDone+0x87e>
            }

            // Store device address
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 800c06e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c070:	4a82      	ldr	r2, [pc, #520]	; (800c27c <ProcessRadioRxDone+0x5c4>)
 800c072:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430

            FType_t fType;
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 800c076:	1cba      	adds	r2, r7, #2
 800c078:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c07c:	4611      	mov	r1, r2
 800c07e:	4618      	mov	r0, r3
 800c080:	f002 fcde 	bl	800ea40 <DetermineFrameType>
 800c084:	4603      	mov	r3, r0
 800c086:	2b00      	cmp	r3, #0
 800c088:	d006      	beq.n	800c098 <ProcessRadioRxDone+0x3e0>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c08a:	4b7c      	ldr	r3, [pc, #496]	; (800c27c <ProcessRadioRxDone+0x5c4>)
 800c08c:	2201      	movs	r2, #1
 800c08e:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800c092:	f7ff fdeb 	bl	800bc6c <PrepareRxDoneAbort>
                return;
 800c096:	e24e      	b.n	800c536 <ProcessRadioRxDone+0x87e>
            }

            //Check if it is a multicast message
            multicast = 0;
 800c098:	2300      	movs	r3, #0
 800c09a:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
            downLinkCounter = 0;
 800c09e:	2300      	movs	r3, #0
 800c0a0:	607b      	str	r3, [r7, #4]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800c0a2:	2300      	movs	r3, #0
 800c0a4:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
 800c0a8:	e049      	b.n	800c13e <ProcessRadioRxDone+0x486>
            {
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800c0aa:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c0ae:	4a74      	ldr	r2, [pc, #464]	; (800c280 <ProcessRadioRxDone+0x5c8>)
 800c0b0:	212c      	movs	r1, #44	; 0x2c
 800c0b2:	fb01 f303 	mul.w	r3, r1, r3
 800c0b6:	4413      	add	r3, r2
 800c0b8:	33d4      	adds	r3, #212	; 0xd4
 800c0ba:	681a      	ldr	r2, [r3, #0]
 800c0bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0be:	429a      	cmp	r2, r3
 800c0c0:	d138      	bne.n	800c134 <ProcessRadioRxDone+0x47c>
                    ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 800c0c2:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c0c6:	4a6e      	ldr	r2, [pc, #440]	; (800c280 <ProcessRadioRxDone+0x5c8>)
 800c0c8:	212c      	movs	r1, #44	; 0x2c
 800c0ca:	fb01 f303 	mul.w	r3, r1, r3
 800c0ce:	4413      	add	r3, r2
 800c0d0:	33d2      	adds	r3, #210	; 0xd2
 800c0d2:	781b      	ldrb	r3, [r3, #0]
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d02d      	beq.n	800c134 <ProcessRadioRxDone+0x47c>
                {
                    multicast = 1;
 800c0d8:	2301      	movs	r3, #1
 800c0da:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
                    addrID = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.GroupID;
 800c0de:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c0e2:	4a67      	ldr	r2, [pc, #412]	; (800c280 <ProcessRadioRxDone+0x5c8>)
 800c0e4:	212c      	movs	r1, #44	; 0x2c
 800c0e6:	fb01 f303 	mul.w	r3, r1, r3
 800c0ea:	4413      	add	r3, r2
 800c0ec:	33d3      	adds	r3, #211	; 0xd3
 800c0ee:	781b      	ldrb	r3, [r3, #0]
 800c0f0:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
                    downLinkCounter = *( Nvm.MacGroup2.MulticastChannelList[i].DownLinkCounter );
 800c0f4:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c0f8:	4a61      	ldr	r2, [pc, #388]	; (800c280 <ProcessRadioRxDone+0x5c8>)
 800c0fa:	212c      	movs	r1, #44	; 0x2c
 800c0fc:	fb01 f303 	mul.w	r3, r1, r3
 800c100:	4413      	add	r3, r2
 800c102:	33f0      	adds	r3, #240	; 0xf0
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	607b      	str	r3, [r7, #4]
                    address = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address;
 800c10a:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c10e:	4a5c      	ldr	r2, [pc, #368]	; (800c280 <ProcessRadioRxDone+0x5c8>)
 800c110:	212c      	movs	r1, #44	; 0x2c
 800c112:	fb01 f303 	mul.w	r3, r1, r3
 800c116:	4413      	add	r3, r2
 800c118:	33d4      	adds	r3, #212	; 0xd4
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
                    if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 800c120:	4b57      	ldr	r3, [pc, #348]	; (800c280 <ProcessRadioRxDone+0x5c8>)
 800c122:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800c126:	2b02      	cmp	r3, #2
 800c128:	d10e      	bne.n	800c148 <ProcessRadioRxDone+0x490>
                    {
                        MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800c12a:	4b54      	ldr	r3, [pc, #336]	; (800c27c <ProcessRadioRxDone+0x5c4>)
 800c12c:	2203      	movs	r2, #3
 800c12e:	f883 247f 	strb.w	r2, [r3, #1151]	; 0x47f
                    }
                    break;
 800c132:	e009      	b.n	800c148 <ProcessRadioRxDone+0x490>
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800c134:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c138:	3301      	adds	r3, #1
 800c13a:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
 800c13e:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c142:	2b00      	cmp	r3, #0
 800c144:	d0b1      	beq.n	800c0aa <ProcessRadioRxDone+0x3f2>
 800c146:	e000      	b.n	800c14a <ProcessRadioRxDone+0x492>
                    break;
 800c148:	bf00      	nop
                }
            }

            // Filter messages according to multicast downlink exceptions
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800c14a:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800c14e:	2b01      	cmp	r3, #1
 800c150:	d117      	bne.n	800c182 <ProcessRadioRxDone+0x4ca>
 800c152:	78bb      	ldrb	r3, [r7, #2]
 800c154:	2b03      	cmp	r3, #3
 800c156:	d10d      	bne.n	800c174 <ProcessRadioRxDone+0x4bc>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800c158:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c15c:	f003 0320 	and.w	r3, r3, #32
 800c160:	b2db      	uxtb	r3, r3
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800c162:	2b00      	cmp	r3, #0
 800c164:	d106      	bne.n	800c174 <ProcessRadioRxDone+0x4bc>
                                        ( macMsgData.FHDR.FCtrl.Bits.AdrAckReq != 0 ) ) )
 800c166:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c16a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c16e:	b2db      	uxtb	r3, r3
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800c170:	2b00      	cmp	r3, #0
 800c172:	d006      	beq.n	800c182 <ProcessRadioRxDone+0x4ca>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c174:	4b41      	ldr	r3, [pc, #260]	; (800c27c <ProcessRadioRxDone+0x5c4>)
 800c176:	2201      	movs	r2, #1
 800c178:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800c17c:	f7ff fd76 	bl	800bc6c <PrepareRxDoneAbort>
                return;
 800c180:	e1d9      	b.n	800c536 <ProcessRadioRxDone+0x87e>
            }

            // Get maximum allowed counter difference
            getPhy.Attribute = PHY_MAX_FCNT_GAP;
 800c182:	2315      	movs	r3, #21
 800c184:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800c188:	4b3d      	ldr	r3, [pc, #244]	; (800c280 <ProcessRadioRxDone+0x5c8>)
 800c18a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c18e:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800c192:	4611      	mov	r1, r2
 800c194:	4618      	mov	r0, r3
 800c196:	f006 f859 	bl	801224c <RegionGetPhyParam>
 800c19a:	4603      	mov	r3, r0
 800c19c:	663b      	str	r3, [r7, #96]	; 0x60

            // Get downlink frame counter value
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, Nvm.MacGroup2.Version, phyParam.Value, &fCntID, &downLinkCounter );
 800c19e:	78b9      	ldrb	r1, [r7, #2]
 800c1a0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c1a2:	b29b      	uxth	r3, r3
 800c1a4:	4d36      	ldr	r5, [pc, #216]	; (800c280 <ProcessRadioRxDone+0x5c8>)
 800c1a6:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800c1aa:	f897 0082 	ldrb.w	r0, [r7, #130]	; 0x82
 800c1ae:	1d3a      	adds	r2, r7, #4
 800c1b0:	9202      	str	r2, [sp, #8]
 800c1b2:	1cfa      	adds	r2, r7, #3
 800c1b4:	9201      	str	r2, [sp, #4]
 800c1b6:	9300      	str	r3, [sp, #0]
 800c1b8:	f8d5 310c 	ldr.w	r3, [r5, #268]	; 0x10c
 800c1bc:	4622      	mov	r2, r4
 800c1be:	f000 fe95 	bl	800ceec <GetFCntDown>
 800c1c2:	4603      	mov	r3, r0
 800c1c4:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800c1c8:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d031      	beq.n	800c234 <ProcessRadioRxDone+0x57c>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 800c1d0:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800c1d4:	2b07      	cmp	r3, #7
 800c1d6:	d119      	bne.n	800c20c <ProcessRadioRxDone+0x554>
                {
                    // Catch the case of repeated downlink frame counter
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 800c1d8:	4b28      	ldr	r3, [pc, #160]	; (800c27c <ProcessRadioRxDone+0x5c4>)
 800c1da:	2208      	movs	r2, #8
 800c1dc:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                    if( ( Nvm.MacGroup2.Version.Fields.Minor == 0 ) && ( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN ) && ( Nvm.MacGroup1.LastRxMic == macMsgData.MIC ) )
 800c1e0:	4b27      	ldr	r3, [pc, #156]	; (800c280 <ProcessRadioRxDone+0x5c8>)
 800c1e2:	f893 310e 	ldrb.w	r3, [r3, #270]	; 0x10e
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d11d      	bne.n	800c226 <ProcessRadioRxDone+0x56e>
 800c1ea:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 800c1ee:	f023 031f 	bic.w	r3, r3, #31
 800c1f2:	b2db      	uxtb	r3, r3
 800c1f4:	2ba0      	cmp	r3, #160	; 0xa0
 800c1f6:	d116      	bne.n	800c226 <ProcessRadioRxDone+0x56e>
 800c1f8:	4b21      	ldr	r3, [pc, #132]	; (800c280 <ProcessRadioRxDone+0x5c8>)
 800c1fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c1fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c1fe:	429a      	cmp	r2, r3
 800c200:	d111      	bne.n	800c226 <ProcessRadioRxDone+0x56e>
                    {
                        Nvm.MacGroup1.SrvAckRequested = true;
 800c202:	4b1f      	ldr	r3, [pc, #124]	; (800c280 <ProcessRadioRxDone+0x5c8>)
 800c204:	2201      	movs	r2, #1
 800c206:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 800c20a:	e00c      	b.n	800c226 <ProcessRadioRxDone+0x56e>
                    }
                }
                else if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT )
 800c20c:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800c210:	2b08      	cmp	r3, #8
 800c212:	d104      	bne.n	800c21e <ProcessRadioRxDone+0x566>
                {
                    // Lost too many frames
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_TOO_MANY_FRAMES_LOSS;
 800c214:	4b19      	ldr	r3, [pc, #100]	; (800c27c <ProcessRadioRxDone+0x5c4>)
 800c216:	220a      	movs	r2, #10
 800c218:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
 800c21c:	e003      	b.n	800c226 <ProcessRadioRxDone+0x56e>
                }
                else
                {
                    // Other errors
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c21e:	4b17      	ldr	r3, [pc, #92]	; (800c27c <ProcessRadioRxDone+0x5c4>)
 800c220:	2201      	movs	r2, #1
 800c222:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                }
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	4a14      	ldr	r2, [pc, #80]	; (800c27c <ProcessRadioRxDone+0x5c4>)
 800c22a:	f8c2 342c 	str.w	r3, [r2, #1068]	; 0x42c
                PrepareRxDoneAbort( );
 800c22e:	f7ff fd1d 	bl	800bc6c <PrepareRxDoneAbort>
                return;
 800c232:	e180      	b.n	800c536 <ProcessRadioRxDone+0x87e>
            }

            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 800c234:	78fa      	ldrb	r2, [r7, #3]
 800c236:	6879      	ldr	r1, [r7, #4]
 800c238:	f897 0082 	ldrb.w	r0, [r7, #130]	; 0x82
 800c23c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c240:	9300      	str	r3, [sp, #0]
 800c242:	460b      	mov	r3, r1
 800c244:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800c248:	f005 fbd0 	bl	80119ec <LoRaMacCryptoUnsecureMessage>
 800c24c:	4603      	mov	r3, r0
 800c24e:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800c252:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800c256:	2b00      	cmp	r3, #0
 800c258:	d016      	beq.n	800c288 <ProcessRadioRxDone+0x5d0>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 800c25a:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800c25e:	2b02      	cmp	r3, #2
 800c260:	d104      	bne.n	800c26c <ProcessRadioRxDone+0x5b4>
                {
                    // We are not the destination of this frame.
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 800c262:	4b06      	ldr	r3, [pc, #24]	; (800c27c <ProcessRadioRxDone+0x5c4>)
 800c264:	220b      	movs	r2, #11
 800c266:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
 800c26a:	e003      	b.n	800c274 <ProcessRadioRxDone+0x5bc>
                }
                else
                {
                    // MIC calculation fail
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 800c26c:	4b03      	ldr	r3, [pc, #12]	; (800c27c <ProcessRadioRxDone+0x5c4>)
 800c26e:	220c      	movs	r2, #12
 800c270:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                }
                PrepareRxDoneAbort( );
 800c274:	f7ff fcfa 	bl	800bc6c <PrepareRxDoneAbort>
                return;
 800c278:	e15d      	b.n	800c536 <ProcessRadioRxDone+0x87e>
 800c27a:	bf00      	nop
 800c27c:	200002c8 	.word	0x200002c8
 800c280:	200007d0 	.word	0x200007d0
 800c284:	20000500 	.word	0x20000500
            }

            // Frame is valid
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800c288:	4bac      	ldr	r3, [pc, #688]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c28a:	2200      	movs	r2, #0
 800c28c:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            MacCtx.McpsIndication.Multicast = multicast;
 800c290:	4aaa      	ldr	r2, [pc, #680]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c292:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800c296:	f882 341e 	strb.w	r3, [r2, #1054]	; 0x41e
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 800c29a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c29e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800c2a2:	b2db      	uxtb	r3, r3
 800c2a4:	461a      	mov	r2, r3
 800c2a6:	4ba5      	ldr	r3, [pc, #660]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c2a8:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
            MacCtx.McpsIndication.Buffer = NULL;
 800c2ac:	4ba3      	ldr	r3, [pc, #652]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c2ae:	2200      	movs	r2, #0
 800c2b0:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.BufferSize = 0;
 800c2b4:	4ba1      	ldr	r3, [pc, #644]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c2b6:	2200      	movs	r2, #0
 800c2b8:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	4a9f      	ldr	r2, [pc, #636]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c2c0:	f8c2 342c 	str.w	r3, [r2, #1068]	; 0x42c
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800c2c4:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c2c8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800c2cc:	b2db      	uxtb	r3, r3
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	bf14      	ite	ne
 800c2d2:	2301      	movne	r3, #1
 800c2d4:	2300      	moveq	r3, #0
 800c2d6:	b2da      	uxtb	r2, r3
 800c2d8:	4b98      	ldr	r3, [pc, #608]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c2da:	f883 242a 	strb.w	r2, [r3, #1066]	; 0x42a

            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800c2de:	4b97      	ldr	r3, [pc, #604]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c2e0:	2200      	movs	r2, #0
 800c2e2:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800c2e6:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c2ea:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800c2ee:	b2db      	uxtb	r3, r3
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	bf14      	ite	ne
 800c2f4:	2301      	movne	r3, #1
 800c2f6:	2300      	moveq	r3, #0
 800c2f8:	b2da      	uxtb	r2, r3
 800c2fa:	4b90      	ldr	r3, [pc, #576]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c2fc:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c

            // Reset ADR ACK Counter only, when RX1 or RX2 slot
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800c300:	4b8e      	ldr	r3, [pc, #568]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c302:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
 800c306:	2b00      	cmp	r3, #0
 800c308:	d004      	beq.n	800c314 <ProcessRadioRxDone+0x65c>
                ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 800c30a:	4b8c      	ldr	r3, [pc, #560]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c30c:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800c310:	2b01      	cmp	r3, #1
 800c312:	d102      	bne.n	800c31a <ProcessRadioRxDone+0x662>
            {
                Nvm.MacGroup1.AdrAckCounter = 0;
 800c314:	4b8a      	ldr	r3, [pc, #552]	; (800c540 <ProcessRadioRxDone+0x888>)
 800c316:	2200      	movs	r2, #0
 800c318:	629a      	str	r2, [r3, #40]	; 0x28
            }

            // MCPS Indication and ack requested handling
            if( multicast == 1 )
 800c31a:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800c31e:	2b01      	cmp	r3, #1
 800c320:	d104      	bne.n	800c32c <ProcessRadioRxDone+0x674>
            {
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 800c322:	4b86      	ldr	r3, [pc, #536]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c324:	2202      	movs	r2, #2
 800c326:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 800c32a:	e01f      	b.n	800c36c <ProcessRadioRxDone+0x6b4>
            }
            else
            {
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 800c32c:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 800c330:	f023 031f 	bic.w	r3, r3, #31
 800c334:	b2db      	uxtb	r3, r3
 800c336:	2ba0      	cmp	r3, #160	; 0xa0
 800c338:	d110      	bne.n	800c35c <ProcessRadioRxDone+0x6a4>
                {
                    Nvm.MacGroup1.SrvAckRequested = true;
 800c33a:	4b81      	ldr	r3, [pc, #516]	; (800c540 <ProcessRadioRxDone+0x888>)
 800c33c:	2201      	movs	r2, #1
 800c33e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
                    if( Nvm.MacGroup2.Version.Fields.Minor == 0 )
 800c342:	4b7f      	ldr	r3, [pc, #508]	; (800c540 <ProcessRadioRxDone+0x888>)
 800c344:	f893 310e 	ldrb.w	r3, [r3, #270]	; 0x10e
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d102      	bne.n	800c352 <ProcessRadioRxDone+0x69a>
                    {
                        Nvm.MacGroup1.LastRxMic = macMsgData.MIC;
 800c34c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c34e:	4a7c      	ldr	r2, [pc, #496]	; (800c540 <ProcessRadioRxDone+0x888>)
 800c350:	6353      	str	r3, [r2, #52]	; 0x34
                    }
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800c352:	4b7a      	ldr	r3, [pc, #488]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c354:	2201      	movs	r2, #1
 800c356:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 800c35a:	e007      	b.n	800c36c <ProcessRadioRxDone+0x6b4>
                }
                else
                {
                    Nvm.MacGroup1.SrvAckRequested = false;
 800c35c:	4b78      	ldr	r3, [pc, #480]	; (800c540 <ProcessRadioRxDone+0x888>)
 800c35e:	2200      	movs	r2, #0
 800c360:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800c364:	4b75      	ldr	r3, [pc, #468]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c366:	2200      	movs	r2, #0
 800c368:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
                }
            }

            RemoveMacCommands( MacCtx.RxStatus.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 800c36c:	4b73      	ldr	r3, [pc, #460]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c36e:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
 800c372:	4a72      	ldr	r2, [pc, #456]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c374:	f892 2438 	ldrb.w	r2, [r2, #1080]	; 0x438
 800c378:	f897 103c 	ldrb.w	r1, [r7, #60]	; 0x3c
 800c37c:	4618      	mov	r0, r3
 800c37e:	f001 ff0d 	bl	800e19c <RemoveMacCommands>

            switch( fType )
 800c382:	78bb      	ldrb	r3, [r7, #2]
 800c384:	2b03      	cmp	r3, #3
 800c386:	d874      	bhi.n	800c472 <ProcessRadioRxDone+0x7ba>
 800c388:	a201      	add	r2, pc, #4	; (adr r2, 800c390 <ProcessRadioRxDone+0x6d8>)
 800c38a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c38e:	bf00      	nop
 800c390:	0800c3a1 	.word	0x0800c3a1
 800c394:	0800c3f1 	.word	0x0800c3f1
 800c398:	0800c427 	.word	0x0800c427
 800c39c:	0800c44d 	.word	0x0800c44d
                    * |    > 0   |   X  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800c3a0:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c3a4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800c3a8:	b2db      	uxtb	r3, r3
 800c3aa:	461c      	mov	r4, r3
 800c3ac:	4b63      	ldr	r3, [pc, #396]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c3ae:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
 800c3b2:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 800c3b6:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800c3ba:	f102 0010 	add.w	r0, r2, #16
 800c3be:	9300      	str	r3, [sp, #0]
 800c3c0:	460b      	mov	r3, r1
 800c3c2:	4622      	mov	r2, r4
 800c3c4:	2100      	movs	r1, #0
 800c3c6:	f000 ff03 	bl	800d1d0 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800c3ca:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800c3ce:	4b5b      	ldr	r3, [pc, #364]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c3d0:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800c3d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c3d6:	4a59      	ldr	r2, [pc, #356]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c3d8:	f8c2 3424 	str.w	r3, [r2, #1060]	; 0x424
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800c3dc:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 800c3e0:	4b56      	ldr	r3, [pc, #344]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c3e2:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
                    MacCtx.McpsIndication.RxData = true;
 800c3e6:	4b55      	ldr	r3, [pc, #340]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c3e8:	2201      	movs	r2, #1
 800c3ea:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
                    break;
 800c3ee:	e047      	b.n	800c480 <ProcessRadioRxDone+0x7c8>
                    * |    > 0   |   X  |   -   |       -      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800c3f0:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c3f4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800c3f8:	b2db      	uxtb	r3, r3
 800c3fa:	461c      	mov	r4, r3
 800c3fc:	4b4f      	ldr	r3, [pc, #316]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c3fe:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
 800c402:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 800c406:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800c40a:	f102 0010 	add.w	r0, r2, #16
 800c40e:	9300      	str	r3, [sp, #0]
 800c410:	460b      	mov	r3, r1
 800c412:	4622      	mov	r2, r4
 800c414:	2100      	movs	r1, #0
 800c416:	f000 fedb 	bl	800d1d0 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800c41a:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800c41e:	4b47      	ldr	r3, [pc, #284]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c420:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    break;
 800c424:	e02c      	b.n	800c480 <ProcessRadioRxDone+0x7c8>
                    * |    = 0   |   -  |  = 0  | MAC commands |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FRMPayload
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.RxStatus.RxSlot );
 800c426:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800c428:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 800c42c:	4b43      	ldr	r3, [pc, #268]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c42e:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
 800c432:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 800c436:	9300      	str	r3, [sp, #0]
 800c438:	460b      	mov	r3, r1
 800c43a:	2100      	movs	r1, #0
 800c43c:	f000 fec8 	bl	800d1d0 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800c440:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800c444:	4b3d      	ldr	r3, [pc, #244]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c446:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    break;
 800c44a:	e019      	b.n	800c480 <ProcessRadioRxDone+0x7c8>
                    * |    = 0   |   -  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // No MAC commands just application payload
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800c44c:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800c450:	4b3a      	ldr	r3, [pc, #232]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c452:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800c456:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c458:	4a38      	ldr	r2, [pc, #224]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c45a:	f8c2 3424 	str.w	r3, [r2, #1060]	; 0x424
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800c45e:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 800c462:	4b36      	ldr	r3, [pc, #216]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c464:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
                    MacCtx.McpsIndication.RxData = true;
 800c468:	4b34      	ldr	r3, [pc, #208]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c46a:	2201      	movs	r2, #1
 800c46c:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
                    break;
 800c470:	e006      	b.n	800c480 <ProcessRadioRxDone+0x7c8>
                }
                default:
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c472:	4b32      	ldr	r3, [pc, #200]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c474:	2201      	movs	r2, #1
 800c476:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                    PrepareRxDoneAbort( );
 800c47a:	f7ff fbf7 	bl	800bc6c <PrepareRxDoneAbort>
                    break;
 800c47e:	bf00      	nop
            }

            // Provide always an indication, skip the callback to the user application,
            // in case of a confirmed downlink retransmission.
            MacCtx.MacFlags.Bits.McpsInd = 1;
 800c480:	4a2e      	ldr	r2, [pc, #184]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c482:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c486:	f043 0302 	orr.w	r3, r3, #2
 800c48a:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

            break;
 800c48e:	e033      	b.n	800c4f8 <ProcessRadioRxDone+0x840>
        case FRAME_TYPE_PROPRIETARY:
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 800c490:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800c494:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800c496:	18d1      	adds	r1, r2, r3
 800c498:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800c49c:	b29b      	uxth	r3, r3
 800c49e:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 800c4a2:	1ad3      	subs	r3, r2, r3
 800c4a4:	b29b      	uxth	r3, r3
 800c4a6:	461a      	mov	r2, r3
 800c4a8:	4826      	ldr	r0, [pc, #152]	; (800c544 <ProcessRadioRxDone+0x88c>)
 800c4aa:	f008 f996 	bl	80147da <memcpy1>

            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 800c4ae:	4b23      	ldr	r3, [pc, #140]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c4b0:	2203      	movs	r2, #3
 800c4b2:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800c4b6:	4b21      	ldr	r3, [pc, #132]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c4b8:	2200      	movs	r2, #0
 800c4ba:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 800c4be:	4b1f      	ldr	r3, [pc, #124]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c4c0:	4a20      	ldr	r2, [pc, #128]	; (800c544 <ProcessRadioRxDone+0x88c>)
 800c4c2:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 800c4c6:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c4ca:	b2da      	uxtb	r2, r3
 800c4cc:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800c4d0:	1ad3      	subs	r3, r2, r3
 800c4d2:	b2da      	uxtb	r2, r3
 800c4d4:	4b19      	ldr	r3, [pc, #100]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c4d6:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428

            MacCtx.MacFlags.Bits.McpsInd = 1;
 800c4da:	4a18      	ldr	r2, [pc, #96]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c4dc:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c4e0:	f043 0302 	orr.w	r3, r3, #2
 800c4e4:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            break;
 800c4e8:	e006      	b.n	800c4f8 <ProcessRadioRxDone+0x840>
        default:
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c4ea:	4b14      	ldr	r3, [pc, #80]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c4ec:	2201      	movs	r2, #1
 800c4ee:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            PrepareRxDoneAbort( );
 800c4f2:	f7ff fbbb 	bl	800bc6c <PrepareRxDoneAbort>
            break;
 800c4f6:	bf00      	nop
    }

    // Verify if we need to disable the AckTimeoutTimer
    if( MacCtx.NodeAckRequested == true )
 800c4f8:	4b10      	ldr	r3, [pc, #64]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c4fa:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	d008      	beq.n	800c514 <ProcessRadioRxDone+0x85c>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 800c502:	4b0e      	ldr	r3, [pc, #56]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c504:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d00b      	beq.n	800c524 <ProcessRadioRxDone+0x86c>
        {
            OnAckTimeoutTimerEvent( NULL );
 800c50c:	2000      	movs	r0, #0
 800c50e:	f000 fcb7 	bl	800ce80 <OnAckTimeoutTimerEvent>
 800c512:	e007      	b.n	800c524 <ProcessRadioRxDone+0x86c>
        }
    }
    else
    {
        if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 800c514:	4b0a      	ldr	r3, [pc, #40]	; (800c540 <ProcessRadioRxDone+0x888>)
 800c516:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800c51a:	2b02      	cmp	r3, #2
 800c51c:	d102      	bne.n	800c524 <ProcessRadioRxDone+0x86c>
        {
            OnAckTimeoutTimerEvent( NULL );
 800c51e:	2000      	movs	r0, #0
 800c520:	f000 fcae 	bl	800ce80 <OnAckTimeoutTimerEvent>
        }
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 800c524:	4a05      	ldr	r2, [pc, #20]	; (800c53c <ProcessRadioRxDone+0x884>)
 800c526:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c52a:	f043 0320 	orr.w	r3, r3, #32
 800c52e:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

    UpdateRxSlotIdleState( );
 800c532:	f7ff fae9 	bl	800bb08 <UpdateRxSlotIdleState>
}
 800c536:	3788      	adds	r7, #136	; 0x88
 800c538:	46bd      	mov	sp, r7
 800c53a:	bdb0      	pop	{r4, r5, r7, pc}
 800c53c:	200002c8 	.word	0x200002c8
 800c540:	200007d0 	.word	0x200007d0
 800c544:	20000500 	.word	0x20000500

0800c548 <ProcessRadioTxTimeout>:

static void ProcessRadioTxTimeout( void )
{
 800c548:	b580      	push	{r7, lr}
 800c54a:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800c54c:	4b11      	ldr	r3, [pc, #68]	; (800c594 <ProcessRadioTxTimeout+0x4c>)
 800c54e:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800c552:	2b02      	cmp	r3, #2
 800c554:	d002      	beq.n	800c55c <ProcessRadioTxTimeout+0x14>
    {
        Radio.Sleep( );
 800c556:	4b10      	ldr	r3, [pc, #64]	; (800c598 <ProcessRadioTxTimeout+0x50>)
 800c558:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c55a:	4798      	blx	r3
    }
    UpdateRxSlotIdleState( );
 800c55c:	f7ff fad4 	bl	800bb08 <UpdateRxSlotIdleState>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 800c560:	4b0e      	ldr	r3, [pc, #56]	; (800c59c <ProcessRadioTxTimeout+0x54>)
 800c562:	2202      	movs	r2, #2
 800c564:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 800c568:	2002      	movs	r0, #2
 800c56a:	f004 fbe9 	bl	8010d40 <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 800c56e:	4b0b      	ldr	r3, [pc, #44]	; (800c59c <ProcessRadioTxTimeout+0x54>)
 800c570:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c574:	2b00      	cmp	r3, #0
 800c576:	d003      	beq.n	800c580 <ProcessRadioTxTimeout+0x38>
    {
        MacCtx.AckTimeoutRetry = true;
 800c578:	4b08      	ldr	r3, [pc, #32]	; (800c59c <ProcessRadioTxTimeout+0x54>)
 800c57a:	2201      	movs	r2, #1
 800c57c:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 800c580:	4a06      	ldr	r2, [pc, #24]	; (800c59c <ProcessRadioTxTimeout+0x54>)
 800c582:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c586:	f043 0320 	orr.w	r3, r3, #32
 800c58a:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
}
 800c58e:	bf00      	nop
 800c590:	bd80      	pop	{r7, pc}
 800c592:	bf00      	nop
 800c594:	200007d0 	.word	0x200007d0
 800c598:	08019bcc 	.word	0x08019bcc
 800c59c:	200002c8 	.word	0x200002c8

0800c5a0 <HandleRadioRxErrorTimeout>:

static void HandleRadioRxErrorTimeout( LoRaMacEventInfoStatus_t rx1EventInfoStatus, LoRaMacEventInfoStatus_t rx2EventInfoStatus )
{
 800c5a0:	b580      	push	{r7, lr}
 800c5a2:	b084      	sub	sp, #16
 800c5a4:	af00      	add	r7, sp, #0
 800c5a6:	4603      	mov	r3, r0
 800c5a8:	460a      	mov	r2, r1
 800c5aa:	71fb      	strb	r3, [r7, #7]
 800c5ac:	4613      	mov	r3, r2
 800c5ae:	71bb      	strb	r3, [r7, #6]
    bool classBRx = false;
 800c5b0:	2300      	movs	r3, #0
 800c5b2:	73fb      	strb	r3, [r7, #15]

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800c5b4:	4b40      	ldr	r3, [pc, #256]	; (800c6b8 <HandleRadioRxErrorTimeout+0x118>)
 800c5b6:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800c5ba:	2b02      	cmp	r3, #2
 800c5bc:	d002      	beq.n	800c5c4 <HandleRadioRxErrorTimeout+0x24>
    {
        Radio.Sleep( );
 800c5be:	4b3f      	ldr	r3, [pc, #252]	; (800c6bc <HandleRadioRxErrorTimeout+0x11c>)
 800c5c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5c2:	4798      	blx	r3
    }

    if( LoRaMacClassBIsBeaconExpected( ) == true )
 800c5c4:	f003 ff1d 	bl	8010402 <LoRaMacClassBIsBeaconExpected>
 800c5c8:	4603      	mov	r3, r0
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d007      	beq.n	800c5de <HandleRadioRxErrorTimeout+0x3e>
    {
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 800c5ce:	2002      	movs	r0, #2
 800c5d0:	f003 fecb 	bl	801036a <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 800c5d4:	2000      	movs	r0, #0
 800c5d6:	f003 feed 	bl	80103b4 <LoRaMacClassBBeaconTimerEvent>
        classBRx = true;
 800c5da:	2301      	movs	r3, #1
 800c5dc:	73fb      	strb	r3, [r7, #15]
    }
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800c5de:	4b36      	ldr	r3, [pc, #216]	; (800c6b8 <HandleRadioRxErrorTimeout+0x118>)
 800c5e0:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800c5e4:	2b01      	cmp	r3, #1
 800c5e6:	d119      	bne.n	800c61c <HandleRadioRxErrorTimeout+0x7c>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800c5e8:	f003 ff12 	bl	8010410 <LoRaMacClassBIsPingExpected>
 800c5ec:	4603      	mov	r3, r0
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d007      	beq.n	800c602 <HandleRadioRxErrorTimeout+0x62>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800c5f2:	2000      	movs	r0, #0
 800c5f4:	f003 fec3 	bl	801037e <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800c5f8:	2000      	movs	r0, #0
 800c5fa:	f003 fee4 	bl	80103c6 <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 800c5fe:	2301      	movs	r3, #1
 800c600:	73fb      	strb	r3, [r7, #15]
        }
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 800c602:	f003 ff0c 	bl	801041e <LoRaMacClassBIsMulticastExpected>
 800c606:	4603      	mov	r3, r0
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d007      	beq.n	800c61c <HandleRadioRxErrorTimeout+0x7c>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800c60c:	2000      	movs	r0, #0
 800c60e:	f003 fec0 	bl	8010392 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800c612:	2000      	movs	r0, #0
 800c614:	f003 fee0 	bl	80103d8 <LoRaMacClassBMulticastSlotTimerEvent>
            classBRx = true;
 800c618:	2301      	movs	r3, #1
 800c61a:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( classBRx == false )
 800c61c:	7bfb      	ldrb	r3, [r7, #15]
 800c61e:	f083 0301 	eor.w	r3, r3, #1
 800c622:	b2db      	uxtb	r3, r3
 800c624:	2b00      	cmp	r3, #0
 800c626:	d040      	beq.n	800c6aa <HandleRadioRxErrorTimeout+0x10a>
    {
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800c628:	4b25      	ldr	r3, [pc, #148]	; (800c6c0 <HandleRadioRxErrorTimeout+0x120>)
 800c62a:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d122      	bne.n	800c678 <HandleRadioRxErrorTimeout+0xd8>
        {
            if( MacCtx.NodeAckRequested == true )
 800c632:	4b23      	ldr	r3, [pc, #140]	; (800c6c0 <HandleRadioRxErrorTimeout+0x120>)
 800c634:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c638:	2b00      	cmp	r3, #0
 800c63a:	d003      	beq.n	800c644 <HandleRadioRxErrorTimeout+0xa4>
            {
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 800c63c:	4a20      	ldr	r2, [pc, #128]	; (800c6c0 <HandleRadioRxErrorTimeout+0x120>)
 800c63e:	79fb      	ldrb	r3, [r7, #7]
 800c640:	f882 3439 	strb.w	r3, [r2, #1081]	; 0x439
            }
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 800c644:	79fb      	ldrb	r3, [r7, #7]
 800c646:	4618      	mov	r0, r3
 800c648:	f004 fb7a 	bl	8010d40 <LoRaMacConfirmQueueSetStatusCmn>

            if( TimerGetElapsedTime( Nvm.MacGroup1.LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 800c64c:	4b1a      	ldr	r3, [pc, #104]	; (800c6b8 <HandleRadioRxErrorTimeout+0x118>)
 800c64e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c650:	4618      	mov	r0, r3
 800c652:	f00c f9df 	bl	8018a14 <UTIL_TIMER_GetElapsedTime>
 800c656:	4602      	mov	r2, r0
 800c658:	4b19      	ldr	r3, [pc, #100]	; (800c6c0 <HandleRadioRxErrorTimeout+0x120>)
 800c65a:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 800c65e:	429a      	cmp	r2, r3
 800c660:	d323      	bcc.n	800c6aa <HandleRadioRxErrorTimeout+0x10a>
            {
                TimerStop( &MacCtx.RxWindowTimer2 );
 800c662:	4818      	ldr	r0, [pc, #96]	; (800c6c4 <HandleRadioRxErrorTimeout+0x124>)
 800c664:	f00c f8aa 	bl	80187bc <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 800c668:	4a15      	ldr	r2, [pc, #84]	; (800c6c0 <HandleRadioRxErrorTimeout+0x120>)
 800c66a:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c66e:	f043 0320 	orr.w	r3, r3, #32
 800c672:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 800c676:	e018      	b.n	800c6aa <HandleRadioRxErrorTimeout+0x10a>
            }
        }
        else
        {
            if( MacCtx.NodeAckRequested == true )
 800c678:	4b11      	ldr	r3, [pc, #68]	; (800c6c0 <HandleRadioRxErrorTimeout+0x120>)
 800c67a:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d003      	beq.n	800c68a <HandleRadioRxErrorTimeout+0xea>
            {
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 800c682:	4a0f      	ldr	r2, [pc, #60]	; (800c6c0 <HandleRadioRxErrorTimeout+0x120>)
 800c684:	79bb      	ldrb	r3, [r7, #6]
 800c686:	f882 3439 	strb.w	r3, [r2, #1081]	; 0x439
            }
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 800c68a:	79bb      	ldrb	r3, [r7, #6]
 800c68c:	4618      	mov	r0, r3
 800c68e:	f004 fb57 	bl	8010d40 <LoRaMacConfirmQueueSetStatusCmn>

            if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800c692:	4b09      	ldr	r3, [pc, #36]	; (800c6b8 <HandleRadioRxErrorTimeout+0x118>)
 800c694:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800c698:	2b02      	cmp	r3, #2
 800c69a:	d006      	beq.n	800c6aa <HandleRadioRxErrorTimeout+0x10a>
            {
                MacCtx.MacFlags.Bits.MacDone = 1;
 800c69c:	4a08      	ldr	r2, [pc, #32]	; (800c6c0 <HandleRadioRxErrorTimeout+0x120>)
 800c69e:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c6a2:	f043 0320 	orr.w	r3, r3, #32
 800c6a6:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            }
        }
    }

    UpdateRxSlotIdleState( );
 800c6aa:	f7ff fa2d 	bl	800bb08 <UpdateRxSlotIdleState>
}
 800c6ae:	bf00      	nop
 800c6b0:	3710      	adds	r7, #16
 800c6b2:	46bd      	mov	sp, r7
 800c6b4:	bd80      	pop	{r7, pc}
 800c6b6:	bf00      	nop
 800c6b8:	200007d0 	.word	0x200007d0
 800c6bc:	08019bcc 	.word	0x08019bcc
 800c6c0:	200002c8 	.word	0x200002c8
 800c6c4:	20000660 	.word	0x20000660

0800c6c8 <ProcessRadioRxError>:

static void ProcessRadioRxError( void )
{
 800c6c8:	b580      	push	{r7, lr}
 800c6ca:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 800c6cc:	2106      	movs	r1, #6
 800c6ce:	2005      	movs	r0, #5
 800c6d0:	f7ff ff66 	bl	800c5a0 <HandleRadioRxErrorTimeout>
}
 800c6d4:	bf00      	nop
 800c6d6:	bd80      	pop	{r7, pc}

0800c6d8 <ProcessRadioRxTimeout>:

static void ProcessRadioRxTimeout( void )
{
 800c6d8:	b580      	push	{r7, lr}
 800c6da:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 800c6dc:	2104      	movs	r1, #4
 800c6de:	2003      	movs	r0, #3
 800c6e0:	f7ff ff5e 	bl	800c5a0 <HandleRadioRxErrorTimeout>
}
 800c6e4:	bf00      	nop
 800c6e6:	bd80      	pop	{r7, pc}

0800c6e8 <LoRaMacHandleIrqEvents>:

static void LoRaMacHandleIrqEvents( void )
{
 800c6e8:	b580      	push	{r7, lr}
 800c6ea:	b084      	sub	sp, #16
 800c6ec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c6ee:	f3ef 8310 	mrs	r3, PRIMASK
 800c6f2:	607b      	str	r3, [r7, #4]
  return(result);
 800c6f4:	687b      	ldr	r3, [r7, #4]
    LoRaMacRadioEvents_t events;

    CRITICAL_SECTION_BEGIN( );
 800c6f6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800c6f8:	b672      	cpsid	i
}
 800c6fa:	bf00      	nop
    events = LoRaMacRadioEvents;
 800c6fc:	4b1d      	ldr	r3, [pc, #116]	; (800c774 <LoRaMacHandleIrqEvents+0x8c>)
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	603b      	str	r3, [r7, #0]
    LoRaMacRadioEvents.Value = 0;
 800c702:	4b1c      	ldr	r3, [pc, #112]	; (800c774 <LoRaMacHandleIrqEvents+0x8c>)
 800c704:	2200      	movs	r2, #0
 800c706:	601a      	str	r2, [r3, #0]
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c70c:	68bb      	ldr	r3, [r7, #8]
 800c70e:	f383 8810 	msr	PRIMASK, r3
}
 800c712:	bf00      	nop
    CRITICAL_SECTION_END( );

    if( events.Value != 0 )
 800c714:	683b      	ldr	r3, [r7, #0]
 800c716:	2b00      	cmp	r3, #0
 800c718:	d027      	beq.n	800c76a <LoRaMacHandleIrqEvents+0x82>
    {
        if( events.Events.TxDone == 1 )
 800c71a:	783b      	ldrb	r3, [r7, #0]
 800c71c:	f003 0310 	and.w	r3, r3, #16
 800c720:	b2db      	uxtb	r3, r3
 800c722:	2b00      	cmp	r3, #0
 800c724:	d001      	beq.n	800c72a <LoRaMacHandleIrqEvents+0x42>
        {
            ProcessRadioTxDone( );
 800c726:	f7ff fa07 	bl	800bb38 <ProcessRadioTxDone>
        }
        if( events.Events.RxDone == 1 )
 800c72a:	783b      	ldrb	r3, [r7, #0]
 800c72c:	f003 0308 	and.w	r3, r3, #8
 800c730:	b2db      	uxtb	r3, r3
 800c732:	2b00      	cmp	r3, #0
 800c734:	d001      	beq.n	800c73a <LoRaMacHandleIrqEvents+0x52>
        {
            ProcessRadioRxDone( );
 800c736:	f7ff fabf 	bl	800bcb8 <ProcessRadioRxDone>
        }
        if( events.Events.TxTimeout == 1 )
 800c73a:	783b      	ldrb	r3, [r7, #0]
 800c73c:	f003 0304 	and.w	r3, r3, #4
 800c740:	b2db      	uxtb	r3, r3
 800c742:	2b00      	cmp	r3, #0
 800c744:	d001      	beq.n	800c74a <LoRaMacHandleIrqEvents+0x62>
        {
            ProcessRadioTxTimeout( );
 800c746:	f7ff feff 	bl	800c548 <ProcessRadioTxTimeout>
        }
        if( events.Events.RxError == 1 )
 800c74a:	783b      	ldrb	r3, [r7, #0]
 800c74c:	f003 0302 	and.w	r3, r3, #2
 800c750:	b2db      	uxtb	r3, r3
 800c752:	2b00      	cmp	r3, #0
 800c754:	d001      	beq.n	800c75a <LoRaMacHandleIrqEvents+0x72>
        {
            ProcessRadioRxError( );
 800c756:	f7ff ffb7 	bl	800c6c8 <ProcessRadioRxError>
        }
        if( events.Events.RxTimeout == 1 )
 800c75a:	783b      	ldrb	r3, [r7, #0]
 800c75c:	f003 0301 	and.w	r3, r3, #1
 800c760:	b2db      	uxtb	r3, r3
 800c762:	2b00      	cmp	r3, #0
 800c764:	d001      	beq.n	800c76a <LoRaMacHandleIrqEvents+0x82>
        {
            ProcessRadioRxTimeout( );
 800c766:	f7ff ffb7 	bl	800c6d8 <ProcessRadioRxTimeout>
        }
    }
}
 800c76a:	bf00      	nop
 800c76c:	3710      	adds	r7, #16
 800c76e:	46bd      	mov	sp, r7
 800c770:	bd80      	pop	{r7, pc}
 800c772:	bf00      	nop
 800c774:	20000aa4 	.word	0x20000aa4

0800c778 <LoRaMacIsBusy>:

bool LoRaMacIsBusy( void )
{
 800c778:	b480      	push	{r7}
 800c77a:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800c77c:	4b08      	ldr	r3, [pc, #32]	; (800c7a0 <LoRaMacIsBusy+0x28>)
 800c77e:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800c782:	2b00      	cmp	r3, #0
 800c784:	d106      	bne.n	800c794 <LoRaMacIsBusy+0x1c>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 800c786:	4b06      	ldr	r3, [pc, #24]	; (800c7a0 <LoRaMacIsBusy+0x28>)
 800c788:	f893 3482 	ldrb.w	r3, [r3, #1154]	; 0x482
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800c78c:	2b01      	cmp	r3, #1
 800c78e:	d101      	bne.n	800c794 <LoRaMacIsBusy+0x1c>
    {
        return false;
 800c790:	2300      	movs	r3, #0
 800c792:	e000      	b.n	800c796 <LoRaMacIsBusy+0x1e>
    }
    return true;
 800c794:	2301      	movs	r3, #1
}
 800c796:	4618      	mov	r0, r3
 800c798:	46bd      	mov	sp, r7
 800c79a:	bc80      	pop	{r7}
 800c79c:	4770      	bx	lr
 800c79e:	bf00      	nop
 800c7a0:	200002c8 	.word	0x200002c8

0800c7a4 <LoRaMacEnableRequests>:


static void LoRaMacEnableRequests( LoRaMacRequestHandling_t requestState )
{
 800c7a4:	b480      	push	{r7}
 800c7a6:	b083      	sub	sp, #12
 800c7a8:	af00      	add	r7, sp, #0
 800c7aa:	4603      	mov	r3, r0
 800c7ac:	71fb      	strb	r3, [r7, #7]
    MacCtx.AllowRequests = requestState;
 800c7ae:	4a04      	ldr	r2, [pc, #16]	; (800c7c0 <LoRaMacEnableRequests+0x1c>)
 800c7b0:	79fb      	ldrb	r3, [r7, #7]
 800c7b2:	f882 3482 	strb.w	r3, [r2, #1154]	; 0x482
}
 800c7b6:	bf00      	nop
 800c7b8:	370c      	adds	r7, #12
 800c7ba:	46bd      	mov	sp, r7
 800c7bc:	bc80      	pop	{r7}
 800c7be:	4770      	bx	lr
 800c7c0:	200002c8 	.word	0x200002c8

0800c7c4 <LoRaMacHandleRequestEvents>:

static void LoRaMacHandleRequestEvents( void )
{
 800c7c4:	b580      	push	{r7, lr}
 800c7c6:	b082      	sub	sp, #8
 800c7c8:	af00      	add	r7, sp, #0
    // Handle events
    LoRaMacFlags_t reqEvents = MacCtx.MacFlags;
 800c7ca:	4b2c      	ldr	r3, [pc, #176]	; (800c87c <LoRaMacHandleRequestEvents+0xb8>)
 800c7cc:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800c7d0:	713b      	strb	r3, [r7, #4]

    if( MacCtx.MacState == LORAMAC_IDLE )
 800c7d2:	4b2a      	ldr	r3, [pc, #168]	; (800c87c <LoRaMacHandleRequestEvents+0xb8>)
 800c7d4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	d14a      	bne.n	800c872 <LoRaMacHandleRequestEvents+0xae>
    {
        // Update event bits
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800c7dc:	4b27      	ldr	r3, [pc, #156]	; (800c87c <LoRaMacHandleRequestEvents+0xb8>)
 800c7de:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800c7e2:	f003 0301 	and.w	r3, r3, #1
 800c7e6:	b2db      	uxtb	r3, r3
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	d006      	beq.n	800c7fa <LoRaMacHandleRequestEvents+0x36>
        {
            MacCtx.MacFlags.Bits.McpsReq = 0;
 800c7ec:	4a23      	ldr	r2, [pc, #140]	; (800c87c <LoRaMacHandleRequestEvents+0xb8>)
 800c7ee:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c7f2:	f36f 0300 	bfc	r3, #0, #1
 800c7f6:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        }

        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800c7fa:	4b20      	ldr	r3, [pc, #128]	; (800c87c <LoRaMacHandleRequestEvents+0xb8>)
 800c7fc:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800c800:	f003 0304 	and.w	r3, r3, #4
 800c804:	b2db      	uxtb	r3, r3
 800c806:	2b00      	cmp	r3, #0
 800c808:	d006      	beq.n	800c818 <LoRaMacHandleRequestEvents+0x54>
        {
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 800c80a:	4a1c      	ldr	r2, [pc, #112]	; (800c87c <LoRaMacHandleRequestEvents+0xb8>)
 800c80c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c810:	f36f 0382 	bfc	r3, #2, #1
 800c814:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        }

        // Allow requests again
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800c818:	2001      	movs	r0, #1
 800c81a:	f7ff ffc3 	bl	800c7a4 <LoRaMacEnableRequests>

        // Handle callbacks
        if( reqEvents.Bits.McpsReq == 1 )
 800c81e:	793b      	ldrb	r3, [r7, #4]
 800c820:	f003 0301 	and.w	r3, r3, #1
 800c824:	b2db      	uxtb	r3, r3
 800c826:	2b00      	cmp	r3, #0
 800c828:	d005      	beq.n	800c836 <LoRaMacHandleRequestEvents+0x72>
        {
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 800c82a:	4b14      	ldr	r3, [pc, #80]	; (800c87c <LoRaMacHandleRequestEvents+0xb8>)
 800c82c:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	4813      	ldr	r0, [pc, #76]	; (800c880 <LoRaMacHandleRequestEvents+0xbc>)
 800c834:	4798      	blx	r3
        }

        if( reqEvents.Bits.MlmeReq == 1 )
 800c836:	793b      	ldrb	r3, [r7, #4]
 800c838:	f003 0304 	and.w	r3, r3, #4
 800c83c:	b2db      	uxtb	r3, r3
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d00e      	beq.n	800c860 <LoRaMacHandleRequestEvents+0x9c>
        {
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 800c842:	4810      	ldr	r0, [pc, #64]	; (800c884 <LoRaMacHandleRequestEvents+0xc0>)
 800c844:	f004 faca 	bl	8010ddc <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 800c848:	f004 fb14 	bl	8010e74 <LoRaMacConfirmQueueGetCnt>
 800c84c:	4603      	mov	r3, r0
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d006      	beq.n	800c860 <LoRaMacHandleRequestEvents+0x9c>
            {
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 800c852:	4a0a      	ldr	r2, [pc, #40]	; (800c87c <LoRaMacHandleRequestEvents+0xb8>)
 800c854:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c858:	f043 0304 	orr.w	r3, r3, #4
 800c85c:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            }
        }

        // Start beaconing again
        LoRaMacClassBResumeBeaconing( );
 800c860:	f003 fdfb 	bl	801045a <LoRaMacClassBResumeBeaconing>

        // Procedure done. Reset variables.
        MacCtx.MacFlags.Bits.MacDone = 0;
 800c864:	4a05      	ldr	r2, [pc, #20]	; (800c87c <LoRaMacHandleRequestEvents+0xb8>)
 800c866:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c86a:	f36f 1345 	bfc	r3, #5, #1
 800c86e:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }
}
 800c872:	bf00      	nop
 800c874:	3708      	adds	r7, #8
 800c876:	46bd      	mov	sp, r7
 800c878:	bd80      	pop	{r7, pc}
 800c87a:	bf00      	nop
 800c87c:	200002c8 	.word	0x200002c8
 800c880:	20000700 	.word	0x20000700
 800c884:	20000714 	.word	0x20000714

0800c888 <LoRaMacHandleScheduleUplinkEvent>:

static void LoRaMacHandleScheduleUplinkEvent( void )
{
 800c888:	b580      	push	{r7, lr}
 800c88a:	b082      	sub	sp, #8
 800c88c:	af00      	add	r7, sp, #0
    // Handle events
    if( MacCtx.MacState == LORAMAC_IDLE )
 800c88e:	4b0a      	ldr	r3, [pc, #40]	; (800c8b8 <LoRaMacHandleScheduleUplinkEvent+0x30>)
 800c890:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800c894:	2b00      	cmp	r3, #0
 800c896:	d10a      	bne.n	800c8ae <LoRaMacHandleScheduleUplinkEvent+0x26>
    {
        // Verify if sticky MAC commands are pending or not
        bool isStickyMacCommandPending = false;
 800c898:	2300      	movs	r3, #0
 800c89a:	71fb      	strb	r3, [r7, #7]
        LoRaMacCommandsStickyCmdsPending( &isStickyMacCommandPending );
 800c89c:	1dfb      	adds	r3, r7, #7
 800c89e:	4618      	mov	r0, r3
 800c8a0:	f004 f882 	bl	80109a8 <LoRaMacCommandsStickyCmdsPending>
        if( isStickyMacCommandPending == true )
 800c8a4:	79fb      	ldrb	r3, [r7, #7]
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d001      	beq.n	800c8ae <LoRaMacHandleScheduleUplinkEvent+0x26>
        {// Setup MLME indication
            SetMlmeScheduleUplinkIndication( );
 800c8aa:	f000 fc81 	bl	800d1b0 <SetMlmeScheduleUplinkIndication>
        }
    }
}
 800c8ae:	bf00      	nop
 800c8b0:	3708      	adds	r7, #8
 800c8b2:	46bd      	mov	sp, r7
 800c8b4:	bd80      	pop	{r7, pc}
 800c8b6:	bf00      	nop
 800c8b8:	200002c8 	.word	0x200002c8

0800c8bc <LoRaMacHandleIndicationEvents>:

static void LoRaMacHandleIndicationEvents( void )
{
 800c8bc:	b580      	push	{r7, lr}
 800c8be:	b088      	sub	sp, #32
 800c8c0:	af00      	add	r7, sp, #0
    // Handle MLME indication
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 800c8c2:	4b25      	ldr	r3, [pc, #148]	; (800c958 <LoRaMacHandleIndicationEvents+0x9c>)
 800c8c4:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800c8c8:	f003 0308 	and.w	r3, r3, #8
 800c8cc:	b2db      	uxtb	r3, r3
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d00d      	beq.n	800c8ee <LoRaMacHandleIndicationEvents+0x32>
    {
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 800c8d2:	4a21      	ldr	r2, [pc, #132]	; (800c958 <LoRaMacHandleIndicationEvents+0x9c>)
 800c8d4:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c8d8:	f36f 03c3 	bfc	r3, #3, #1
 800c8dc:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication, &MacCtx.RxStatus );
 800c8e0:	4b1d      	ldr	r3, [pc, #116]	; (800c958 <LoRaMacHandleIndicationEvents+0x9c>)
 800c8e2:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800c8e6:	68db      	ldr	r3, [r3, #12]
 800c8e8:	491c      	ldr	r1, [pc, #112]	; (800c95c <LoRaMacHandleIndicationEvents+0xa0>)
 800c8ea:	481d      	ldr	r0, [pc, #116]	; (800c960 <LoRaMacHandleIndicationEvents+0xa4>)
 800c8ec:	4798      	blx	r3
    }

    if( MacCtx.MacFlags.Bits.MlmeSchedUplinkInd == 1 )
 800c8ee:	4b1a      	ldr	r3, [pc, #104]	; (800c958 <LoRaMacHandleIndicationEvents+0x9c>)
 800c8f0:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800c8f4:	f003 0310 	and.w	r3, r3, #16
 800c8f8:	b2db      	uxtb	r3, r3
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d012      	beq.n	800c924 <LoRaMacHandleIndicationEvents+0x68>
    {
        MlmeIndication_t schduleUplinkIndication;
        schduleUplinkIndication.MlmeIndication = MLME_SCHEDULE_UPLINK;
 800c8fe:	2307      	movs	r3, #7
 800c900:	713b      	strb	r3, [r7, #4]
        schduleUplinkIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800c902:	2300      	movs	r3, #0
 800c904:	717b      	strb	r3, [r7, #5]

        MacCtx.MacPrimitives->MacMlmeIndication( &schduleUplinkIndication, &MacCtx.RxStatus );
 800c906:	4b14      	ldr	r3, [pc, #80]	; (800c958 <LoRaMacHandleIndicationEvents+0x9c>)
 800c908:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800c90c:	68db      	ldr	r3, [r3, #12]
 800c90e:	1d3a      	adds	r2, r7, #4
 800c910:	4912      	ldr	r1, [pc, #72]	; (800c95c <LoRaMacHandleIndicationEvents+0xa0>)
 800c912:	4610      	mov	r0, r2
 800c914:	4798      	blx	r3
        MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 0;
 800c916:	4a10      	ldr	r2, [pc, #64]	; (800c958 <LoRaMacHandleIndicationEvents+0x9c>)
 800c918:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c91c:	f36f 1304 	bfc	r3, #4, #1
 800c920:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }

    // Handle MCPS indication
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800c924:	4b0c      	ldr	r3, [pc, #48]	; (800c958 <LoRaMacHandleIndicationEvents+0x9c>)
 800c926:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800c92a:	f003 0302 	and.w	r3, r3, #2
 800c92e:	b2db      	uxtb	r3, r3
 800c930:	2b00      	cmp	r3, #0
 800c932:	d00d      	beq.n	800c950 <LoRaMacHandleIndicationEvents+0x94>
    {
        MacCtx.MacFlags.Bits.McpsInd = 0;
 800c934:	4a08      	ldr	r2, [pc, #32]	; (800c958 <LoRaMacHandleIndicationEvents+0x9c>)
 800c936:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c93a:	f36f 0341 	bfc	r3, #1, #1
 800c93e:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication, &MacCtx.RxStatus );
 800c942:	4b05      	ldr	r3, [pc, #20]	; (800c958 <LoRaMacHandleIndicationEvents+0x9c>)
 800c944:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800c948:	685b      	ldr	r3, [r3, #4]
 800c94a:	4904      	ldr	r1, [pc, #16]	; (800c95c <LoRaMacHandleIndicationEvents+0xa0>)
 800c94c:	4805      	ldr	r0, [pc, #20]	; (800c964 <LoRaMacHandleIndicationEvents+0xa8>)
 800c94e:	4798      	blx	r3
    }
}
 800c950:	bf00      	nop
 800c952:	3720      	adds	r7, #32
 800c954:	46bd      	mov	sp, r7
 800c956:	bd80      	pop	{r7, pc}
 800c958:	200002c8 	.word	0x200002c8
 800c95c:	20000744 	.word	0x20000744
 800c960:	20000728 	.word	0x20000728
 800c964:	200006e4 	.word	0x200006e4

0800c968 <LoRaMacHandleMcpsRequest>:

static void LoRaMacHandleMcpsRequest( void )
{
 800c968:	b580      	push	{r7, lr}
 800c96a:	b082      	sub	sp, #8
 800c96c:	af00      	add	r7, sp, #0
    // Handle MCPS uplinks
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800c96e:	4b32      	ldr	r3, [pc, #200]	; (800ca38 <LoRaMacHandleMcpsRequest+0xd0>)
 800c970:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800c974:	f003 0301 	and.w	r3, r3, #1
 800c978:	b2db      	uxtb	r3, r3
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	d058      	beq.n	800ca30 <LoRaMacHandleMcpsRequest+0xc8>
    {
        bool stopRetransmission = false;
 800c97e:	2300      	movs	r3, #0
 800c980:	71fb      	strb	r3, [r7, #7]
        bool waitForRetransmission = false;
 800c982:	2300      	movs	r3, #0
 800c984:	71bb      	strb	r3, [r7, #6]

        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800c986:	4b2c      	ldr	r3, [pc, #176]	; (800ca38 <LoRaMacHandleMcpsRequest+0xd0>)
 800c988:	f893 3438 	ldrb.w	r3, [r3, #1080]	; 0x438
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d004      	beq.n	800c99a <LoRaMacHandleMcpsRequest+0x32>
            ( MacCtx.McpsConfirm.McpsRequest == MCPS_PROPRIETARY ) )
 800c990:	4b29      	ldr	r3, [pc, #164]	; (800ca38 <LoRaMacHandleMcpsRequest+0xd0>)
 800c992:	f893 3438 	ldrb.w	r3, [r3, #1080]	; 0x438
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800c996:	2b03      	cmp	r3, #3
 800c998:	d104      	bne.n	800c9a4 <LoRaMacHandleMcpsRequest+0x3c>
        {
            stopRetransmission = CheckRetransUnconfirmedUplink( );
 800c99a:	f002 f89f 	bl	800eadc <CheckRetransUnconfirmedUplink>
 800c99e:	4603      	mov	r3, r0
 800c9a0:	71fb      	strb	r3, [r7, #7]
 800c9a2:	e020      	b.n	800c9e6 <LoRaMacHandleMcpsRequest+0x7e>
        }
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 800c9a4:	4b24      	ldr	r3, [pc, #144]	; (800ca38 <LoRaMacHandleMcpsRequest+0xd0>)
 800c9a6:	f893 3438 	ldrb.w	r3, [r3, #1080]	; 0x438
 800c9aa:	2b01      	cmp	r3, #1
 800c9ac:	d11b      	bne.n	800c9e6 <LoRaMacHandleMcpsRequest+0x7e>
        {
            if( MacCtx.AckTimeoutRetry == true )
 800c9ae:	4b22      	ldr	r3, [pc, #136]	; (800ca38 <LoRaMacHandleMcpsRequest+0xd0>)
 800c9b0:	f893 3413 	ldrb.w	r3, [r3, #1043]	; 0x413
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	d014      	beq.n	800c9e2 <LoRaMacHandleMcpsRequest+0x7a>
            {
                stopRetransmission = CheckRetransConfirmedUplink( );
 800c9b8:	f002 f8bc 	bl	800eb34 <CheckRetransConfirmedUplink>
 800c9bc:	4603      	mov	r3, r0
 800c9be:	71fb      	strb	r3, [r7, #7]

                if( Nvm.MacGroup2.Version.Fields.Minor == 0 )
 800c9c0:	4b1e      	ldr	r3, [pc, #120]	; (800ca3c <LoRaMacHandleMcpsRequest+0xd4>)
 800c9c2:	f893 310e 	ldrb.w	r3, [r3, #270]	; 0x10e
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d10d      	bne.n	800c9e6 <LoRaMacHandleMcpsRequest+0x7e>
                {
                    if( stopRetransmission == false )
 800c9ca:	79fb      	ldrb	r3, [r7, #7]
 800c9cc:	f083 0301 	eor.w	r3, r3, #1
 800c9d0:	b2db      	uxtb	r3, r3
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	d002      	beq.n	800c9dc <LoRaMacHandleMcpsRequest+0x74>
                    {
                        AckTimeoutRetriesProcess( );
 800c9d6:	f002 f929 	bl	800ec2c <AckTimeoutRetriesProcess>
 800c9da:	e004      	b.n	800c9e6 <LoRaMacHandleMcpsRequest+0x7e>
                    }
                    else
                    {
                        AckTimeoutRetriesFinalize( );
 800c9dc:	f002 f964 	bl	800eca8 <AckTimeoutRetriesFinalize>
 800c9e0:	e001      	b.n	800c9e6 <LoRaMacHandleMcpsRequest+0x7e>
                    }
                }
            }
            else
            {
                waitForRetransmission = true;
 800c9e2:	2301      	movs	r3, #1
 800c9e4:	71bb      	strb	r3, [r7, #6]
            }
        }

        if( stopRetransmission == true )
 800c9e6:	79fb      	ldrb	r3, [r7, #7]
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d00d      	beq.n	800ca08 <LoRaMacHandleMcpsRequest+0xa0>
        {// Stop retransmission
            TimerStop( &MacCtx.TxDelayedTimer );
 800c9ec:	4814      	ldr	r0, [pc, #80]	; (800ca40 <LoRaMacHandleMcpsRequest+0xd8>)
 800c9ee:	f00b fee5 	bl	80187bc <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800c9f2:	4b11      	ldr	r3, [pc, #68]	; (800ca38 <LoRaMacHandleMcpsRequest+0xd0>)
 800c9f4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800c9f8:	f023 0320 	bic.w	r3, r3, #32
 800c9fc:	4a0e      	ldr	r2, [pc, #56]	; (800ca38 <LoRaMacHandleMcpsRequest+0xd0>)
 800c9fe:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            StopRetransmission( );
 800ca02:	f002 f8b9 	bl	800eb78 <StopRetransmission>
            MacCtx.AckTimeoutRetry = false;
            // Sends the same frame again
            OnTxDelayedTimerEvent( NULL );
        }
    }
}
 800ca06:	e013      	b.n	800ca30 <LoRaMacHandleMcpsRequest+0xc8>
        else if( waitForRetransmission == false )
 800ca08:	79bb      	ldrb	r3, [r7, #6]
 800ca0a:	f083 0301 	eor.w	r3, r3, #1
 800ca0e:	b2db      	uxtb	r3, r3
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	d00d      	beq.n	800ca30 <LoRaMacHandleMcpsRequest+0xc8>
            MacCtx.MacFlags.Bits.MacDone = 0;
 800ca14:	4a08      	ldr	r2, [pc, #32]	; (800ca38 <LoRaMacHandleMcpsRequest+0xd0>)
 800ca16:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800ca1a:	f36f 1345 	bfc	r3, #5, #1
 800ca1e:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            MacCtx.AckTimeoutRetry = false;
 800ca22:	4b05      	ldr	r3, [pc, #20]	; (800ca38 <LoRaMacHandleMcpsRequest+0xd0>)
 800ca24:	2200      	movs	r2, #0
 800ca26:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
            OnTxDelayedTimerEvent( NULL );
 800ca2a:	2000      	movs	r0, #0
 800ca2c:	f000 f97e 	bl	800cd2c <OnTxDelayedTimerEvent>
}
 800ca30:	bf00      	nop
 800ca32:	3708      	adds	r7, #8
 800ca34:	46bd      	mov	sp, r7
 800ca36:	bd80      	pop	{r7, pc}
 800ca38:	200002c8 	.word	0x200002c8
 800ca3c:	200007d0 	.word	0x200007d0
 800ca40:	20000630 	.word	0x20000630

0800ca44 <LoRaMacHandleMlmeRequest>:

static void LoRaMacHandleMlmeRequest( void )
{
 800ca44:	b580      	push	{r7, lr}
 800ca46:	af00      	add	r7, sp, #0
    // Handle join request
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800ca48:	4b1b      	ldr	r3, [pc, #108]	; (800cab8 <LoRaMacHandleMlmeRequest+0x74>)
 800ca4a:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800ca4e:	f003 0304 	and.w	r3, r3, #4
 800ca52:	b2db      	uxtb	r3, r3
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	d02c      	beq.n	800cab2 <LoRaMacHandleMlmeRequest+0x6e>
    {
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800ca58:	2001      	movs	r0, #1
 800ca5a:	f004 f9a5 	bl	8010da8 <LoRaMacConfirmQueueIsCmdActive>
 800ca5e:	4603      	mov	r3, r0
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	d012      	beq.n	800ca8a <LoRaMacHandleMlmeRequest+0x46>
        {
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 800ca64:	2001      	movs	r0, #1
 800ca66:	f004 f941 	bl	8010cec <LoRaMacConfirmQueueGetStatus>
 800ca6a:	4603      	mov	r3, r0
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d103      	bne.n	800ca78 <LoRaMacHandleMlmeRequest+0x34>
            {// Node joined successfully
                MacCtx.ChannelsNbTransCounter = 0;
 800ca70:	4b11      	ldr	r3, [pc, #68]	; (800cab8 <LoRaMacHandleMlmeRequest+0x74>)
 800ca72:	2200      	movs	r2, #0
 800ca74:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
            }
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800ca78:	4b0f      	ldr	r3, [pc, #60]	; (800cab8 <LoRaMacHandleMlmeRequest+0x74>)
 800ca7a:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800ca7e:	f023 0302 	bic.w	r3, r3, #2
 800ca82:	4a0d      	ldr	r2, [pc, #52]	; (800cab8 <LoRaMacHandleMlmeRequest+0x74>)
 800ca84:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
        }
    }
}
 800ca88:	e013      	b.n	800cab2 <LoRaMacHandleMlmeRequest+0x6e>
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 800ca8a:	2005      	movs	r0, #5
 800ca8c:	f004 f98c 	bl	8010da8 <LoRaMacConfirmQueueIsCmdActive>
 800ca90:	4603      	mov	r3, r0
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d105      	bne.n	800caa2 <LoRaMacHandleMlmeRequest+0x5e>
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
 800ca96:	2006      	movs	r0, #6
 800ca98:	f004 f986 	bl	8010da8 <LoRaMacConfirmQueueIsCmdActive>
 800ca9c:	4603      	mov	r3, r0
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d007      	beq.n	800cab2 <LoRaMacHandleMlmeRequest+0x6e>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800caa2:	4b05      	ldr	r3, [pc, #20]	; (800cab8 <LoRaMacHandleMlmeRequest+0x74>)
 800caa4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800caa8:	f023 0302 	bic.w	r3, r3, #2
 800caac:	4a02      	ldr	r2, [pc, #8]	; (800cab8 <LoRaMacHandleMlmeRequest+0x74>)
 800caae:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
}
 800cab2:	bf00      	nop
 800cab4:	bd80      	pop	{r7, pc}
 800cab6:	bf00      	nop
 800cab8:	200002c8 	.word	0x200002c8

0800cabc <LoRaMacCheckForBeaconAcquisition>:

static uint8_t LoRaMacCheckForBeaconAcquisition( void )
{
 800cabc:	b580      	push	{r7, lr}
 800cabe:	af00      	add	r7, sp, #0
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800cac0:	200c      	movs	r0, #12
 800cac2:	f004 f971 	bl	8010da8 <LoRaMacConfirmQueueIsCmdActive>
 800cac6:	4603      	mov	r3, r0
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d019      	beq.n	800cb00 <LoRaMacCheckForBeaconAcquisition+0x44>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 800cacc:	4b0e      	ldr	r3, [pc, #56]	; (800cb08 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800cace:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800cad2:	f003 0301 	and.w	r3, r3, #1
 800cad6:	b2db      	uxtb	r3, r3
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800cad8:	2b00      	cmp	r3, #0
 800cada:	d111      	bne.n	800cb00 <LoRaMacCheckForBeaconAcquisition+0x44>
    {
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800cadc:	4b0a      	ldr	r3, [pc, #40]	; (800cb08 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800cade:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800cae2:	f003 0304 	and.w	r3, r3, #4
 800cae6:	b2db      	uxtb	r3, r3
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d009      	beq.n	800cb00 <LoRaMacCheckForBeaconAcquisition+0x44>
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800caec:	4b06      	ldr	r3, [pc, #24]	; (800cb08 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800caee:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800caf2:	f023 0302 	bic.w	r3, r3, #2
 800caf6:	4a04      	ldr	r2, [pc, #16]	; (800cb08 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800caf8:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            return 0x01;
 800cafc:	2301      	movs	r3, #1
 800cafe:	e000      	b.n	800cb02 <LoRaMacCheckForBeaconAcquisition+0x46>
        }
    }
    return 0x00;
 800cb00:	2300      	movs	r3, #0
}
 800cb02:	4618      	mov	r0, r3
 800cb04:	bd80      	pop	{r7, pc}
 800cb06:	bf00      	nop
 800cb08:	200002c8 	.word	0x200002c8

0800cb0c <LoRaMacCheckForRxAbort>:

static void LoRaMacCheckForRxAbort( void )
{
 800cb0c:	b480      	push	{r7}
 800cb0e:	af00      	add	r7, sp, #0
    // A error occurs during receiving
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 800cb10:	4b0d      	ldr	r3, [pc, #52]	; (800cb48 <LoRaMacCheckForRxAbort+0x3c>)
 800cb12:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cb16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	d00f      	beq.n	800cb3e <LoRaMacCheckForRxAbort+0x32>
    {
        MacCtx.MacState &= ~LORAMAC_RX_ABORT;
 800cb1e:	4b0a      	ldr	r3, [pc, #40]	; (800cb48 <LoRaMacCheckForRxAbort+0x3c>)
 800cb20:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cb24:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cb28:	4a07      	ldr	r2, [pc, #28]	; (800cb48 <LoRaMacCheckForRxAbort+0x3c>)
 800cb2a:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800cb2e:	4b06      	ldr	r3, [pc, #24]	; (800cb48 <LoRaMacCheckForRxAbort+0x3c>)
 800cb30:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cb34:	f023 0302 	bic.w	r3, r3, #2
 800cb38:	4a03      	ldr	r2, [pc, #12]	; (800cb48 <LoRaMacCheckForRxAbort+0x3c>)
 800cb3a:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    }
}
 800cb3e:	bf00      	nop
 800cb40:	46bd      	mov	sp, r7
 800cb42:	bc80      	pop	{r7}
 800cb44:	4770      	bx	lr
 800cb46:	bf00      	nop
 800cb48:	200002c8 	.word	0x200002c8

0800cb4c <LoRaMacHandleNvm>:

static void LoRaMacHandleNvm( LoRaMacNvmData_t* nvmData )
{
 800cb4c:	b580      	push	{r7, lr}
 800cb4e:	b084      	sub	sp, #16
 800cb50:	af00      	add	r7, sp, #0
 800cb52:	6078      	str	r0, [r7, #4]
    uint32_t crc = 0;
 800cb54:	2300      	movs	r3, #0
 800cb56:	60bb      	str	r3, [r7, #8]
    uint16_t notifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 800cb58:	2300      	movs	r3, #0
 800cb5a:	81fb      	strh	r3, [r7, #14]

    if( MacCtx.MacState != LORAMAC_IDLE )
 800cb5c:	4b50      	ldr	r3, [pc, #320]	; (800cca0 <LoRaMacHandleNvm+0x154>)
 800cb5e:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	f040 8097 	bne.w	800cc96 <LoRaMacHandleNvm+0x14a>
    {
        return;
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &nvmData->Crypto, sizeof( nvmData->Crypto ) -
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	2124      	movs	r1, #36	; 0x24
 800cb6c:	4618      	mov	r0, r3
 800cb6e:	f007 fe89 	bl	8014884 <Crc32>
 800cb72:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->Crypto.Crc32 ) );
    if( crc != nvmData->Crypto.Crc32 )
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb78:	68ba      	ldr	r2, [r7, #8]
 800cb7a:	429a      	cmp	r2, r3
 800cb7c:	d006      	beq.n	800cb8c <LoRaMacHandleNvm+0x40>
    {
        nvmData->Crypto.Crc32 = crc;
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	68ba      	ldr	r2, [r7, #8]
 800cb82:	625a      	str	r2, [r3, #36]	; 0x24
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CRYPTO;
 800cb84:	89fb      	ldrh	r3, [r7, #14]
 800cb86:	f043 0301 	orr.w	r3, r3, #1
 800cb8a:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup1, sizeof( nvmData->MacGroup1 ) -
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	3328      	adds	r3, #40	; 0x28
 800cb90:	2114      	movs	r1, #20
 800cb92:	4618      	mov	r0, r3
 800cb94:	f007 fe76 	bl	8014884 <Crc32>
 800cb98:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup1.Crc32 ) );
    if( crc != nvmData->MacGroup1.Crc32 )
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cb9e:	68ba      	ldr	r2, [r7, #8]
 800cba0:	429a      	cmp	r2, r3
 800cba2:	d006      	beq.n	800cbb2 <LoRaMacHandleNvm+0x66>
    {
        nvmData->MacGroup1.Crc32 = crc;
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	68ba      	ldr	r2, [r7, #8]
 800cba8:	63da      	str	r2, [r3, #60]	; 0x3c
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP1;
 800cbaa:	89fb      	ldrh	r3, [r7, #14]
 800cbac:	f043 0302 	orr.w	r3, r3, #2
 800cbb0:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup2, sizeof( nvmData->MacGroup2 ) -
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	3340      	adds	r3, #64	; 0x40
 800cbb6:	21d4      	movs	r1, #212	; 0xd4
 800cbb8:	4618      	mov	r0, r3
 800cbba:	f007 fe63 	bl	8014884 <Crc32>
 800cbbe:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup2.Crc32 ) );
    if( crc != nvmData->MacGroup2.Crc32 )
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800cbc6:	68ba      	ldr	r2, [r7, #8]
 800cbc8:	429a      	cmp	r2, r3
 800cbca:	d007      	beq.n	800cbdc <LoRaMacHandleNvm+0x90>
    {
        nvmData->MacGroup2.Crc32 = crc;
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	68ba      	ldr	r2, [r7, #8]
 800cbd0:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP2;
 800cbd4:	89fb      	ldrh	r3, [r7, #14]
 800cbd6:	f043 0304 	orr.w	r3, r3, #4
 800cbda:	81fb      	strh	r3, [r7, #14]
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &nvmData->SecureElement, sizeof( nvmData->SecureElement ) -
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	f503 738c 	add.w	r3, r3, #280	; 0x118
 800cbe2:	21bc      	movs	r1, #188	; 0xbc
 800cbe4:	4618      	mov	r0, r3
 800cbe6:	f007 fe4d 	bl	8014884 <Crc32>
 800cbea:	60b8      	str	r0, [r7, #8]
                                                       sizeof( nvmData->SecureElement.Crc32 ) );
    if( crc != nvmData->SecureElement.Crc32 )
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	f8d3 31d4 	ldr.w	r3, [r3, #468]	; 0x1d4
 800cbf2:	68ba      	ldr	r2, [r7, #8]
 800cbf4:	429a      	cmp	r2, r3
 800cbf6:	d007      	beq.n	800cc08 <LoRaMacHandleNvm+0xbc>
    {
        nvmData->SecureElement.Crc32 = crc;
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	68ba      	ldr	r2, [r7, #8]
 800cbfc:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_SECURE_ELEMENT;
 800cc00:	89fb      	ldrh	r3, [r7, #14]
 800cc02:	f043 0308 	orr.w	r3, r3, #8
 800cc06:	81fb      	strh	r3, [r7, #14]
    }

    // Region
    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup1, sizeof( nvmData->RegionGroup1 ) -
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 800cc0e:	2118      	movs	r1, #24
 800cc10:	4618      	mov	r0, r3
 800cc12:	f007 fe37 	bl	8014884 <Crc32>
 800cc16:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup1.Crc32 ) );
    if( crc != nvmData->RegionGroup1.Crc32 )
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 800cc1e:	68ba      	ldr	r2, [r7, #8]
 800cc20:	429a      	cmp	r2, r3
 800cc22:	d007      	beq.n	800cc34 <LoRaMacHandleNvm+0xe8>
    {
        nvmData->RegionGroup1.Crc32 = crc;
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	68ba      	ldr	r2, [r7, #8]
 800cc28:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP1;
 800cc2c:	89fb      	ldrh	r3, [r7, #14]
 800cc2e:	f043 0310 	orr.w	r3, r3, #16
 800cc32:	81fb      	strh	r3, [r7, #14]
    }

    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup2, sizeof( nvmData->RegionGroup2 ) -
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800cc3a:	21c4      	movs	r1, #196	; 0xc4
 800cc3c:	4618      	mov	r0, r3
 800cc3e:	f007 fe21 	bl	8014884 <Crc32>
 800cc42:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup2.Crc32 ) );
    if( crc != nvmData->RegionGroup2.Crc32 )
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cc4a:	68ba      	ldr	r2, [r7, #8]
 800cc4c:	429a      	cmp	r2, r3
 800cc4e:	d007      	beq.n	800cc60 <LoRaMacHandleNvm+0x114>
    {
        nvmData->RegionGroup2.Crc32 = crc;
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	68ba      	ldr	r2, [r7, #8]
 800cc54:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP2;
 800cc58:	89fb      	ldrh	r3, [r7, #14]
 800cc5a:	f043 0320 	orr.w	r3, r3, #32
 800cc5e:	81fb      	strh	r3, [r7, #14]
    }

    // ClassB
    crc = Crc32( ( uint8_t* ) &nvmData->ClassB, sizeof( nvmData->ClassB ) -
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 800cc66:	2114      	movs	r1, #20
 800cc68:	4618      	mov	r0, r3
 800cc6a:	f007 fe0b 	bl	8014884 <Crc32>
 800cc6e:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->ClassB.Crc32 ) );
    if( crc != nvmData->ClassB.Crc32 )
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	f8d3 32d0 	ldr.w	r3, [r3, #720]	; 0x2d0
 800cc76:	68ba      	ldr	r2, [r7, #8]
 800cc78:	429a      	cmp	r2, r3
 800cc7a:	d007      	beq.n	800cc8c <LoRaMacHandleNvm+0x140>
    {
        nvmData->ClassB.Crc32 = crc;
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	68ba      	ldr	r2, [r7, #8]
 800cc80:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CLASS_B;
 800cc84:	89fb      	ldrh	r3, [r7, #14]
 800cc86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cc8a:	81fb      	strh	r3, [r7, #14]
    }

    CallNvmDataChangeCallback( notifyFlags );
 800cc8c:	89fb      	ldrh	r3, [r7, #14]
 800cc8e:	4618      	mov	r0, r3
 800cc90:	f001 ffae 	bl	800ebf0 <CallNvmDataChangeCallback>
 800cc94:	e000      	b.n	800cc98 <LoRaMacHandleNvm+0x14c>
        return;
 800cc96:	bf00      	nop
}
 800cc98:	3710      	adds	r7, #16
 800cc9a:	46bd      	mov	sp, r7
 800cc9c:	bd80      	pop	{r7, pc}
 800cc9e:	bf00      	nop
 800cca0:	200002c8 	.word	0x200002c8

0800cca4 <LoRaMacProcess>:


void LoRaMacProcess( void )
{
 800cca4:	b580      	push	{r7, lr}
 800cca6:	b082      	sub	sp, #8
 800cca8:	af00      	add	r7, sp, #0
    uint8_t noTx = false;
 800ccaa:	2300      	movs	r3, #0
 800ccac:	71fb      	strb	r3, [r7, #7]

    LoRaMacHandleIrqEvents( );
 800ccae:	f7ff fd1b 	bl	800c6e8 <LoRaMacHandleIrqEvents>
    LoRaMacClassBProcess( );
 800ccb2:	f003 fc36 	bl	8010522 <LoRaMacClassBProcess>

    // MAC proceeded a state and is ready to check
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 800ccb6:	4b1b      	ldr	r3, [pc, #108]	; (800cd24 <LoRaMacProcess+0x80>)
 800ccb8:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800ccbc:	f003 0320 	and.w	r3, r3, #32
 800ccc0:	b2db      	uxtb	r3, r3
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d021      	beq.n	800cd0a <LoRaMacProcess+0x66>
    {
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_OFF );
 800ccc6:	2000      	movs	r0, #0
 800ccc8:	f7ff fd6c 	bl	800c7a4 <LoRaMacEnableRequests>
        LoRaMacCheckForRxAbort( );
 800cccc:	f7ff ff1e 	bl	800cb0c <LoRaMacCheckForRxAbort>

        // An error occurs during transmitting
        if( IsRequestPending( ) > 0 )
 800ccd0:	f002 f81e 	bl	800ed10 <IsRequestPending>
 800ccd4:	4603      	mov	r3, r0
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	d006      	beq.n	800cce8 <LoRaMacProcess+0x44>
        {
            noTx |= LoRaMacCheckForBeaconAcquisition( );
 800ccda:	f7ff feef 	bl	800cabc <LoRaMacCheckForBeaconAcquisition>
 800ccde:	4603      	mov	r3, r0
 800cce0:	461a      	mov	r2, r3
 800cce2:	79fb      	ldrb	r3, [r7, #7]
 800cce4:	4313      	orrs	r3, r2
 800cce6:	71fb      	strb	r3, [r7, #7]
        }

        if( noTx == 0x00 )
 800cce8:	79fb      	ldrb	r3, [r7, #7]
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	d103      	bne.n	800ccf6 <LoRaMacProcess+0x52>
        {
            LoRaMacHandleMlmeRequest( );
 800ccee:	f7ff fea9 	bl	800ca44 <LoRaMacHandleMlmeRequest>
            LoRaMacHandleMcpsRequest( );
 800ccf2:	f7ff fe39 	bl	800c968 <LoRaMacHandleMcpsRequest>
        }
        LoRaMacHandleRequestEvents( );
 800ccf6:	f7ff fd65 	bl	800c7c4 <LoRaMacHandleRequestEvents>
        LoRaMacHandleScheduleUplinkEvent( );
 800ccfa:	f7ff fdc5 	bl	800c888 <LoRaMacHandleScheduleUplinkEvent>
        LoRaMacHandleNvm( &Nvm );
 800ccfe:	480a      	ldr	r0, [pc, #40]	; (800cd28 <LoRaMacProcess+0x84>)
 800cd00:	f7ff ff24 	bl	800cb4c <LoRaMacHandleNvm>
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800cd04:	2001      	movs	r0, #1
 800cd06:	f7ff fd4d 	bl	800c7a4 <LoRaMacEnableRequests>
    }
    LoRaMacHandleIndicationEvents( );
 800cd0a:	f7ff fdd7 	bl	800c8bc <LoRaMacHandleIndicationEvents>
    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 800cd0e:	4b05      	ldr	r3, [pc, #20]	; (800cd24 <LoRaMacProcess+0x80>)
 800cd10:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800cd14:	2b02      	cmp	r3, #2
 800cd16:	d101      	bne.n	800cd1c <LoRaMacProcess+0x78>
    {
        OpenContinuousRxCWindow( );
 800cd18:	f001 fb7c 	bl	800e414 <OpenContinuousRxCWindow>
    }
}
 800cd1c:	bf00      	nop
 800cd1e:	3708      	adds	r7, #8
 800cd20:	46bd      	mov	sp, r7
 800cd22:	bd80      	pop	{r7, pc}
 800cd24:	200002c8 	.word	0x200002c8
 800cd28:	200007d0 	.word	0x200007d0

0800cd2c <OnTxDelayedTimerEvent>:

static void OnTxDelayedTimerEvent( void* context )
{
 800cd2c:	b580      	push	{r7, lr}
 800cd2e:	b082      	sub	sp, #8
 800cd30:	af00      	add	r7, sp, #0
 800cd32:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.TxDelayedTimer );
 800cd34:	4817      	ldr	r0, [pc, #92]	; (800cd94 <OnTxDelayedTimerEvent+0x68>)
 800cd36:	f00b fd41 	bl	80187bc <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800cd3a:	4b17      	ldr	r3, [pc, #92]	; (800cd98 <OnTxDelayedTimerEvent+0x6c>)
 800cd3c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cd40:	f023 0320 	bic.w	r3, r3, #32
 800cd44:	4a14      	ldr	r2, [pc, #80]	; (800cd98 <OnTxDelayedTimerEvent+0x6c>)
 800cd46:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    // Schedule frame, allow delayed frame transmissions
    switch( ScheduleTx( true ) )
 800cd4a:	2001      	movs	r0, #1
 800cd4c:	f001 f8fc 	bl	800df48 <ScheduleTx>
 800cd50:	4603      	mov	r3, r0
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d018      	beq.n	800cd88 <OnTxDelayedTimerEvent+0x5c>
 800cd56:	2b0b      	cmp	r3, #11
 800cd58:	d016      	beq.n	800cd88 <OnTxDelayedTimerEvent+0x5c>
            break;
        }
        default:
        {
            // Stop retransmission attempt
            MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800cd5a:	4b10      	ldr	r3, [pc, #64]	; (800cd9c <OnTxDelayedTimerEvent+0x70>)
 800cd5c:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 800cd60:	b2da      	uxtb	r2, r3
 800cd62:	4b0d      	ldr	r3, [pc, #52]	; (800cd98 <OnTxDelayedTimerEvent+0x6c>)
 800cd64:	f883 243a 	strb.w	r2, [r3, #1082]	; 0x43a
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 800cd68:	4b0b      	ldr	r3, [pc, #44]	; (800cd98 <OnTxDelayedTimerEvent+0x6c>)
 800cd6a:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 800cd6e:	4b0a      	ldr	r3, [pc, #40]	; (800cd98 <OnTxDelayedTimerEvent+0x6c>)
 800cd70:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 800cd74:	4b08      	ldr	r3, [pc, #32]	; (800cd98 <OnTxDelayedTimerEvent+0x6c>)
 800cd76:	2209      	movs	r2, #9
 800cd78:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 800cd7c:	2009      	movs	r0, #9
 800cd7e:	f003 ffdf 	bl	8010d40 <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 800cd82:	f001 fef9 	bl	800eb78 <StopRetransmission>
            break;
 800cd86:	e000      	b.n	800cd8a <OnTxDelayedTimerEvent+0x5e>
            break;
 800cd88:	bf00      	nop
        }
    }
}
 800cd8a:	bf00      	nop
 800cd8c:	3708      	adds	r7, #8
 800cd8e:	46bd      	mov	sp, r7
 800cd90:	bd80      	pop	{r7, pc}
 800cd92:	bf00      	nop
 800cd94:	20000630 	.word	0x20000630
 800cd98:	200002c8 	.word	0x200002c8
 800cd9c:	200007d0 	.word	0x200007d0

0800cda0 <OnRxWindow1TimerEvent>:

static void OnRxWindow1TimerEvent( void* context )
{
 800cda0:	b580      	push	{r7, lr}
 800cda2:	b082      	sub	sp, #8
 800cda4:	af00      	add	r7, sp, #0
 800cda6:	6078      	str	r0, [r7, #4]
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 800cda8:	4b14      	ldr	r3, [pc, #80]	; (800cdfc <OnRxWindow1TimerEvent+0x5c>)
 800cdaa:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800cdae:	4b13      	ldr	r3, [pc, #76]	; (800cdfc <OnRxWindow1TimerEvent+0x5c>)
 800cdb0:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
    MacCtx.RxWindow1Config.DrOffset = Nvm.MacGroup2.MacParams.Rx1DrOffset;
 800cdb4:	4b12      	ldr	r3, [pc, #72]	; (800ce00 <OnRxWindow1TimerEvent+0x60>)
 800cdb6:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800cdba:	b25a      	sxtb	r2, r3
 800cdbc:	4b0f      	ldr	r3, [pc, #60]	; (800cdfc <OnRxWindow1TimerEvent+0x5c>)
 800cdbe:	f883 23bb 	strb.w	r2, [r3, #955]	; 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800cdc2:	4b0f      	ldr	r3, [pc, #60]	; (800ce00 <OnRxWindow1TimerEvent+0x60>)
 800cdc4:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 800cdc8:	4b0c      	ldr	r3, [pc, #48]	; (800cdfc <OnRxWindow1TimerEvent+0x5c>)
 800cdca:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 800cdce:	4b0c      	ldr	r3, [pc, #48]	; (800ce00 <OnRxWindow1TimerEvent+0x60>)
 800cdd0:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 800cdd4:	4b09      	ldr	r3, [pc, #36]	; (800cdfc <OnRxWindow1TimerEvent+0x5c>)
 800cdd6:	f883 23c9 	strb.w	r2, [r3, #969]	; 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 800cdda:	4b08      	ldr	r3, [pc, #32]	; (800cdfc <OnRxWindow1TimerEvent+0x5c>)
 800cddc:	2200      	movs	r2, #0
 800cdde:	f883 23ca 	strb.w	r2, [r3, #970]	; 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 800cde2:	4b06      	ldr	r3, [pc, #24]	; (800cdfc <OnRxWindow1TimerEvent+0x5c>)
 800cde4:	2200      	movs	r2, #0
 800cde6:	f883 23cb 	strb.w	r2, [r3, #971]	; 0x3cb

    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 800cdea:	4906      	ldr	r1, [pc, #24]	; (800ce04 <OnRxWindow1TimerEvent+0x64>)
 800cdec:	4806      	ldr	r0, [pc, #24]	; (800ce08 <OnRxWindow1TimerEvent+0x68>)
 800cdee:	f001 fae3 	bl	800e3b8 <RxWindowSetup>
}
 800cdf2:	bf00      	nop
 800cdf4:	3708      	adds	r7, #8
 800cdf6:	46bd      	mov	sp, r7
 800cdf8:	bd80      	pop	{r7, pc}
 800cdfa:	bf00      	nop
 800cdfc:	200002c8 	.word	0x200002c8
 800ce00:	200007d0 	.word	0x200007d0
 800ce04:	20000680 	.word	0x20000680
 800ce08:	20000648 	.word	0x20000648

0800ce0c <OnRxWindow2TimerEvent>:

static void OnRxWindow2TimerEvent( void* context )
{
 800ce0c:	b580      	push	{r7, lr}
 800ce0e:	b082      	sub	sp, #8
 800ce10:	af00      	add	r7, sp, #0
 800ce12:	6078      	str	r0, [r7, #4]
    // Check if we are processing Rx1 window.
    // If yes, we don't setup the Rx2 window.
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800ce14:	4b16      	ldr	r3, [pc, #88]	; (800ce70 <OnRxWindow2TimerEvent+0x64>)
 800ce16:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800ce1a:	2b00      	cmp	r3, #0
 800ce1c:	d023      	beq.n	800ce66 <OnRxWindow2TimerEvent+0x5a>
    {
        return;
    }
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 800ce1e:	4b14      	ldr	r3, [pc, #80]	; (800ce70 <OnRxWindow2TimerEvent+0x64>)
 800ce20:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800ce24:	4b12      	ldr	r3, [pc, #72]	; (800ce70 <OnRxWindow2TimerEvent+0x64>)
 800ce26:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 800ce2a:	4b12      	ldr	r3, [pc, #72]	; (800ce74 <OnRxWindow2TimerEvent+0x68>)
 800ce2c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ce2e:	4a10      	ldr	r2, [pc, #64]	; (800ce70 <OnRxWindow2TimerEvent+0x64>)
 800ce30:	f8c2 33d0 	str.w	r3, [r2, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800ce34:	4b0f      	ldr	r3, [pc, #60]	; (800ce74 <OnRxWindow2TimerEvent+0x68>)
 800ce36:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 800ce3a:	4b0d      	ldr	r3, [pc, #52]	; (800ce70 <OnRxWindow2TimerEvent+0x64>)
 800ce3c:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 800ce40:	4b0c      	ldr	r3, [pc, #48]	; (800ce74 <OnRxWindow2TimerEvent+0x68>)
 800ce42:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 800ce46:	4b0a      	ldr	r3, [pc, #40]	; (800ce70 <OnRxWindow2TimerEvent+0x64>)
 800ce48:	f883 23dd 	strb.w	r2, [r3, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 800ce4c:	4b08      	ldr	r3, [pc, #32]	; (800ce70 <OnRxWindow2TimerEvent+0x64>)
 800ce4e:	2200      	movs	r2, #0
 800ce50:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 800ce54:	4b06      	ldr	r3, [pc, #24]	; (800ce70 <OnRxWindow2TimerEvent+0x64>)
 800ce56:	2201      	movs	r2, #1
 800ce58:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df

    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 800ce5c:	4906      	ldr	r1, [pc, #24]	; (800ce78 <OnRxWindow2TimerEvent+0x6c>)
 800ce5e:	4807      	ldr	r0, [pc, #28]	; (800ce7c <OnRxWindow2TimerEvent+0x70>)
 800ce60:	f001 faaa 	bl	800e3b8 <RxWindowSetup>
 800ce64:	e000      	b.n	800ce68 <OnRxWindow2TimerEvent+0x5c>
        return;
 800ce66:	bf00      	nop
}
 800ce68:	3708      	adds	r7, #8
 800ce6a:	46bd      	mov	sp, r7
 800ce6c:	bd80      	pop	{r7, pc}
 800ce6e:	bf00      	nop
 800ce70:	200002c8 	.word	0x200002c8
 800ce74:	200007d0 	.word	0x200007d0
 800ce78:	20000694 	.word	0x20000694
 800ce7c:	20000660 	.word	0x20000660

0800ce80 <OnAckTimeoutTimerEvent>:

static void OnAckTimeoutTimerEvent( void* context )
{
 800ce80:	b580      	push	{r7, lr}
 800ce82:	b082      	sub	sp, #8
 800ce84:	af00      	add	r7, sp, #0
 800ce86:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.AckTimeoutTimer );
 800ce88:	4815      	ldr	r0, [pc, #84]	; (800cee0 <OnAckTimeoutTimerEvent+0x60>)
 800ce8a:	f00b fc97 	bl	80187bc <UTIL_TIMER_Stop>

    if( MacCtx.NodeAckRequested == true )
 800ce8e:	4b15      	ldr	r3, [pc, #84]	; (800cee4 <OnAckTimeoutTimerEvent+0x64>)
 800ce90:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d003      	beq.n	800cea0 <OnAckTimeoutTimerEvent+0x20>
    {
        MacCtx.AckTimeoutRetry = true;
 800ce98:	4b12      	ldr	r3, [pc, #72]	; (800cee4 <OnAckTimeoutTimerEvent+0x64>)
 800ce9a:	2201      	movs	r2, #1
 800ce9c:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    }
    if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 800cea0:	4b11      	ldr	r3, [pc, #68]	; (800cee8 <OnAckTimeoutTimerEvent+0x68>)
 800cea2:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800cea6:	2b02      	cmp	r3, #2
 800cea8:	d106      	bne.n	800ceb8 <OnAckTimeoutTimerEvent+0x38>
    {
        MacCtx.MacFlags.Bits.MacDone = 1;
 800ceaa:	4a0e      	ldr	r2, [pc, #56]	; (800cee4 <OnAckTimeoutTimerEvent+0x64>)
 800ceac:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800ceb0:	f043 0320 	orr.w	r3, r3, #32
 800ceb4:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800ceb8:	4b0a      	ldr	r3, [pc, #40]	; (800cee4 <OnAckTimeoutTimerEvent+0x64>)
 800ceba:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	d00a      	beq.n	800ced8 <OnAckTimeoutTimerEvent+0x58>
 800cec2:	4b08      	ldr	r3, [pc, #32]	; (800cee4 <OnAckTimeoutTimerEvent+0x64>)
 800cec4:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800cec8:	691b      	ldr	r3, [r3, #16]
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d004      	beq.n	800ced8 <OnAckTimeoutTimerEvent+0x58>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800cece:	4b05      	ldr	r3, [pc, #20]	; (800cee4 <OnAckTimeoutTimerEvent+0x64>)
 800ced0:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ced4:	691b      	ldr	r3, [r3, #16]
 800ced6:	4798      	blx	r3
    }
}
 800ced8:	bf00      	nop
 800ceda:	3708      	adds	r7, #8
 800cedc:	46bd      	mov	sp, r7
 800cede:	bd80      	pop	{r7, pc}
 800cee0:	200006c0 	.word	0x200006c0
 800cee4:	200002c8 	.word	0x200002c8
 800cee8:	200007d0 	.word	0x200007d0

0800ceec <GetFCntDown>:

static LoRaMacCryptoStatus_t GetFCntDown( AddressIdentifier_t addrID, FType_t fType, LoRaMacMessageData_t* macMsg, Version_t lrWanVersion,
                                          uint16_t maxFCntGap, FCntIdentifier_t* fCntID, uint32_t* currentDown )
{
 800ceec:	b580      	push	{r7, lr}
 800ceee:	b084      	sub	sp, #16
 800cef0:	af00      	add	r7, sp, #0
 800cef2:	60ba      	str	r2, [r7, #8]
 800cef4:	607b      	str	r3, [r7, #4]
 800cef6:	4603      	mov	r3, r0
 800cef8:	73fb      	strb	r3, [r7, #15]
 800cefa:	460b      	mov	r3, r1
 800cefc:	73bb      	strb	r3, [r7, #14]
    if( ( macMsg == NULL ) || ( fCntID == NULL ) ||
 800cefe:	68bb      	ldr	r3, [r7, #8]
 800cf00:	2b00      	cmp	r3, #0
 800cf02:	d005      	beq.n	800cf10 <GetFCntDown+0x24>
 800cf04:	69fb      	ldr	r3, [r7, #28]
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	d002      	beq.n	800cf10 <GetFCntDown+0x24>
 800cf0a:	6a3b      	ldr	r3, [r7, #32]
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	d101      	bne.n	800cf14 <GetFCntDown+0x28>
        ( currentDown == NULL ) )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 800cf10:	230a      	movs	r3, #10
 800cf12:	e029      	b.n	800cf68 <GetFCntDown+0x7c>
    }

    // Determine the frame counter identifier and choose counter from FCntList
    switch( addrID )
 800cf14:	7bfb      	ldrb	r3, [r7, #15]
 800cf16:	2b00      	cmp	r3, #0
 800cf18:	d016      	beq.n	800cf48 <GetFCntDown+0x5c>
 800cf1a:	2b01      	cmp	r3, #1
 800cf1c:	d118      	bne.n	800cf50 <GetFCntDown+0x64>
    {
        case UNICAST_DEV_ADDR:
            if( lrWanVersion.Fields.Minor == 1 )
 800cf1e:	79bb      	ldrb	r3, [r7, #6]
 800cf20:	2b01      	cmp	r3, #1
 800cf22:	d10d      	bne.n	800cf40 <GetFCntDown+0x54>
            {
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 800cf24:	7bbb      	ldrb	r3, [r7, #14]
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	d002      	beq.n	800cf30 <GetFCntDown+0x44>
 800cf2a:	7bbb      	ldrb	r3, [r7, #14]
 800cf2c:	2b03      	cmp	r3, #3
 800cf2e:	d103      	bne.n	800cf38 <GetFCntDown+0x4c>
                {
                    *fCntID = A_FCNT_DOWN;
 800cf30:	69fb      	ldr	r3, [r7, #28]
 800cf32:	2202      	movs	r2, #2
 800cf34:	701a      	strb	r2, [r3, #0]
            }
            else
            { // For LoRaWAN 1.0.X
                *fCntID = FCNT_DOWN;
            }
            break;
 800cf36:	e00d      	b.n	800cf54 <GetFCntDown+0x68>
                    *fCntID = N_FCNT_DOWN;
 800cf38:	69fb      	ldr	r3, [r7, #28]
 800cf3a:	2201      	movs	r2, #1
 800cf3c:	701a      	strb	r2, [r3, #0]
            break;
 800cf3e:	e009      	b.n	800cf54 <GetFCntDown+0x68>
                *fCntID = FCNT_DOWN;
 800cf40:	69fb      	ldr	r3, [r7, #28]
 800cf42:	2203      	movs	r2, #3
 800cf44:	701a      	strb	r2, [r3, #0]
            break;
 800cf46:	e005      	b.n	800cf54 <GetFCntDown+0x68>
        /* ST_WORKAROUND_BEGIN: reduced LORAMAC_MAX_MC_CTX */
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MULTICAST_0_ADDR:
            *fCntID = MC_FCNT_DOWN_0;
 800cf48:	69fb      	ldr	r3, [r7, #28]
 800cf4a:	2204      	movs	r2, #4
 800cf4c:	701a      	strb	r2, [r3, #0]
            break;
 800cf4e:	e001      	b.n	800cf54 <GetFCntDown+0x68>
            *fCntID = MC_FCNT_DOWN_3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        /* ST_WORKAROUND_END */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 800cf50:	2305      	movs	r3, #5
 800cf52:	e009      	b.n	800cf68 <GetFCntDown+0x7c>
    }

    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
 800cf54:	69fb      	ldr	r3, [r7, #28]
 800cf56:	7818      	ldrb	r0, [r3, #0]
 800cf58:	68bb      	ldr	r3, [r7, #8]
 800cf5a:	89db      	ldrh	r3, [r3, #14]
 800cf5c:	461a      	mov	r2, r3
 800cf5e:	8b39      	ldrh	r1, [r7, #24]
 800cf60:	6a3b      	ldr	r3, [r7, #32]
 800cf62:	f004 faf1 	bl	8011548 <LoRaMacCryptoGetFCntDown>
 800cf66:	4603      	mov	r3, r0
}
 800cf68:	4618      	mov	r0, r3
 800cf6a:	3710      	adds	r7, #16
 800cf6c:	46bd      	mov	sp, r7
 800cf6e:	bd80      	pop	{r7, pc}

0800cf70 <SwitchClass>:

static LoRaMacStatus_t SwitchClass( DeviceClass_t deviceClass )
{
 800cf70:	b5b0      	push	{r4, r5, r7, lr}
 800cf72:	b084      	sub	sp, #16
 800cf74:	af00      	add	r7, sp, #0
 800cf76:	4603      	mov	r3, r0
 800cf78:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800cf7a:	2303      	movs	r3, #3
 800cf7c:	73fb      	strb	r3, [r7, #15]

    switch( Nvm.MacGroup2.DeviceClass )
 800cf7e:	4b61      	ldr	r3, [pc, #388]	; (800d104 <SwitchClass+0x194>)
 800cf80:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800cf84:	2b02      	cmp	r3, #2
 800cf86:	f000 80a5 	beq.w	800d0d4 <SwitchClass+0x164>
 800cf8a:	2b02      	cmp	r3, #2
 800cf8c:	f300 80b4 	bgt.w	800d0f8 <SwitchClass+0x188>
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	d003      	beq.n	800cf9c <SwitchClass+0x2c>
 800cf94:	2b01      	cmp	r3, #1
 800cf96:	f000 808f 	beq.w	800d0b8 <SwitchClass+0x148>
 800cf9a:	e0ad      	b.n	800d0f8 <SwitchClass+0x188>
    {
        case CLASS_A:
        {
            if( deviceClass == CLASS_A )
 800cf9c:	79fb      	ldrb	r3, [r7, #7]
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	d107      	bne.n	800cfb2 <SwitchClass+0x42>
            {
                // Revert back RxC parameters
                Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParams.Rx2Channel;
 800cfa2:	4b58      	ldr	r3, [pc, #352]	; (800d104 <SwitchClass+0x194>)
 800cfa4:	4a57      	ldr	r2, [pc, #348]	; (800d104 <SwitchClass+0x194>)
 800cfa6:	336c      	adds	r3, #108	; 0x6c
 800cfa8:	3264      	adds	r2, #100	; 0x64
 800cfaa:	e892 0003 	ldmia.w	r2, {r0, r1}
 800cfae:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            if( deviceClass == CLASS_B )
 800cfb2:	79fb      	ldrb	r3, [r7, #7]
 800cfb4:	2b01      	cmp	r3, #1
 800cfb6:	d10c      	bne.n	800cfd2 <SwitchClass+0x62>
            {
                status = LoRaMacClassBSwitchClass( deviceClass );
 800cfb8:	79fb      	ldrb	r3, [r7, #7]
 800cfba:	4618      	mov	r0, r3
 800cfbc:	f003 fa53 	bl	8010466 <LoRaMacClassBSwitchClass>
 800cfc0:	4603      	mov	r3, r0
 800cfc2:	73fb      	strb	r3, [r7, #15]
                if( status == LORAMAC_STATUS_OK )
 800cfc4:	7bfb      	ldrb	r3, [r7, #15]
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d103      	bne.n	800cfd2 <SwitchClass+0x62>
                {
                    Nvm.MacGroup2.DeviceClass = deviceClass;
 800cfca:	4a4e      	ldr	r2, [pc, #312]	; (800d104 <SwitchClass+0x194>)
 800cfcc:	79fb      	ldrb	r3, [r7, #7]
 800cfce:	f882 30fc 	strb.w	r3, [r2, #252]	; 0xfc
                }
            }

            if( deviceClass == CLASS_C )
 800cfd2:	79fb      	ldrb	r3, [r7, #7]
 800cfd4:	2b02      	cmp	r3, #2
 800cfd6:	f040 808a 	bne.w	800d0ee <SwitchClass+0x17e>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800cfda:	4a4a      	ldr	r2, [pc, #296]	; (800d104 <SwitchClass+0x194>)
 800cfdc:	79fb      	ldrb	r3, [r7, #7]
 800cfde:	f882 30fc 	strb.w	r3, [r2, #252]	; 0xfc

                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 800cfe2:	4a49      	ldr	r2, [pc, #292]	; (800d108 <SwitchClass+0x198>)
 800cfe4:	4b48      	ldr	r3, [pc, #288]	; (800d108 <SwitchClass+0x198>)
 800cfe6:	f502 7478 	add.w	r4, r2, #992	; 0x3e0
 800cfea:	f503 7573 	add.w	r5, r3, #972	; 0x3cc
 800cfee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800cff0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800cff2:	682b      	ldr	r3, [r5, #0]
 800cff4:	6023      	str	r3, [r4, #0]
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800cff6:	4b44      	ldr	r3, [pc, #272]	; (800d108 <SwitchClass+0x198>)
 800cff8:	2202      	movs	r2, #2
 800cffa:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800cffe:	2300      	movs	r3, #0
 800d000:	73bb      	strb	r3, [r7, #14]
 800d002:	e049      	b.n	800d098 <SwitchClass+0x128>
                {
                    if( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true )
 800d004:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d008:	4a3e      	ldr	r2, [pc, #248]	; (800d104 <SwitchClass+0x194>)
 800d00a:	212c      	movs	r1, #44	; 0x2c
 800d00c:	fb01 f303 	mul.w	r3, r1, r3
 800d010:	4413      	add	r3, r2
 800d012:	33d2      	adds	r3, #210	; 0xd2
 800d014:	781b      	ldrb	r3, [r3, #0]
 800d016:	2b00      	cmp	r3, #0
 800d018:	d038      	beq.n	800d08c <SwitchClass+0x11c>
                    // TODO: Check multicast channel device class.
                    {
                        Nvm.MacGroup2.MacParams.RxCChannel.Frequency = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.ClassC.Frequency;
 800d01a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d01e:	4a39      	ldr	r2, [pc, #228]	; (800d104 <SwitchClass+0x194>)
 800d020:	212c      	movs	r1, #44	; 0x2c
 800d022:	fb01 f303 	mul.w	r3, r1, r3
 800d026:	4413      	add	r3, r2
 800d028:	33e8      	adds	r3, #232	; 0xe8
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	4a35      	ldr	r2, [pc, #212]	; (800d104 <SwitchClass+0x194>)
 800d02e:	66d3      	str	r3, [r2, #108]	; 0x6c
                        Nvm.MacGroup2.MacParams.RxCChannel.Datarate = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.ClassC.Datarate;
 800d030:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d034:	4a33      	ldr	r2, [pc, #204]	; (800d104 <SwitchClass+0x194>)
 800d036:	212c      	movs	r1, #44	; 0x2c
 800d038:	fb01 f303 	mul.w	r3, r1, r3
 800d03c:	4413      	add	r3, r2
 800d03e:	33ec      	adds	r3, #236	; 0xec
 800d040:	f993 3000 	ldrsb.w	r3, [r3]
 800d044:	b2da      	uxtb	r2, r3
 800d046:	4b2f      	ldr	r3, [pc, #188]	; (800d104 <SwitchClass+0x194>)
 800d048:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 800d04c:	4b2e      	ldr	r3, [pc, #184]	; (800d108 <SwitchClass+0x198>)
 800d04e:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800d052:	4b2d      	ldr	r3, [pc, #180]	; (800d108 <SwitchClass+0x198>)
 800d054:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
                        MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 800d058:	4b2a      	ldr	r3, [pc, #168]	; (800d104 <SwitchClass+0x194>)
 800d05a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d05c:	4a2a      	ldr	r2, [pc, #168]	; (800d108 <SwitchClass+0x198>)
 800d05e:	f8c2 33e4 	str.w	r3, [r2, #996]	; 0x3e4
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800d062:	4b28      	ldr	r3, [pc, #160]	; (800d104 <SwitchClass+0x194>)
 800d064:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 800d068:	4b27      	ldr	r3, [pc, #156]	; (800d108 <SwitchClass+0x198>)
 800d06a:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
                        MacCtx.RxWindowCConfig.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 800d06e:	4b25      	ldr	r3, [pc, #148]	; (800d104 <SwitchClass+0x194>)
 800d070:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 800d074:	4b24      	ldr	r3, [pc, #144]	; (800d108 <SwitchClass+0x198>)
 800d076:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800d07a:	4b23      	ldr	r3, [pc, #140]	; (800d108 <SwitchClass+0x198>)
 800d07c:	2203      	movs	r2, #3
 800d07e:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 800d082:	4b21      	ldr	r3, [pc, #132]	; (800d108 <SwitchClass+0x198>)
 800d084:	2201      	movs	r2, #1
 800d086:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
                        break;
 800d08a:	e009      	b.n	800d0a0 <SwitchClass+0x130>
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800d08c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d090:	b2db      	uxtb	r3, r3
 800d092:	3301      	adds	r3, #1
 800d094:	b2db      	uxtb	r3, r3
 800d096:	73bb      	strb	r3, [r7, #14]
 800d098:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	ddb1      	ble.n	800d004 <SwitchClass+0x94>
                    }
                }

                // Set the NodeAckRequested indicator to default
                MacCtx.NodeAckRequested = false;
 800d0a0:	4b19      	ldr	r3, [pc, #100]	; (800d108 <SwitchClass+0x198>)
 800d0a2:	2200      	movs	r2, #0
 800d0a4:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
                // Set the radio into sleep mode in case we are still in RX mode
                Radio.Sleep( );
 800d0a8:	4b18      	ldr	r3, [pc, #96]	; (800d10c <SwitchClass+0x19c>)
 800d0aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0ac:	4798      	blx	r3

                OpenContinuousRxCWindow( );
 800d0ae:	f001 f9b1 	bl	800e414 <OpenContinuousRxCWindow>

                status = LORAMAC_STATUS_OK;
 800d0b2:	2300      	movs	r3, #0
 800d0b4:	73fb      	strb	r3, [r7, #15]
            }
            break;
 800d0b6:	e01a      	b.n	800d0ee <SwitchClass+0x17e>
        }
        case CLASS_B:
        {
            status = LoRaMacClassBSwitchClass( deviceClass );
 800d0b8:	79fb      	ldrb	r3, [r7, #7]
 800d0ba:	4618      	mov	r0, r3
 800d0bc:	f003 f9d3 	bl	8010466 <LoRaMacClassBSwitchClass>
 800d0c0:	4603      	mov	r3, r0
 800d0c2:	73fb      	strb	r3, [r7, #15]
            if( status == LORAMAC_STATUS_OK )
 800d0c4:	7bfb      	ldrb	r3, [r7, #15]
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d113      	bne.n	800d0f2 <SwitchClass+0x182>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800d0ca:	4a0e      	ldr	r2, [pc, #56]	; (800d104 <SwitchClass+0x194>)
 800d0cc:	79fb      	ldrb	r3, [r7, #7]
 800d0ce:	f882 30fc 	strb.w	r3, [r2, #252]	; 0xfc
            }
            break;
 800d0d2:	e00e      	b.n	800d0f2 <SwitchClass+0x182>
        }
        case CLASS_C:
        {
            if( deviceClass == CLASS_A )
 800d0d4:	79fb      	ldrb	r3, [r7, #7]
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d10d      	bne.n	800d0f6 <SwitchClass+0x186>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800d0da:	4a0a      	ldr	r2, [pc, #40]	; (800d104 <SwitchClass+0x194>)
 800d0dc:	79fb      	ldrb	r3, [r7, #7]
 800d0de:	f882 30fc 	strb.w	r3, [r2, #252]	; 0xfc

                // Set the radio into sleep to setup a defined state
                Radio.Sleep( );
 800d0e2:	4b0a      	ldr	r3, [pc, #40]	; (800d10c <SwitchClass+0x19c>)
 800d0e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0e6:	4798      	blx	r3

                status = LORAMAC_STATUS_OK;
 800d0e8:	2300      	movs	r3, #0
 800d0ea:	73fb      	strb	r3, [r7, #15]
            }
            break;
 800d0ec:	e003      	b.n	800d0f6 <SwitchClass+0x186>
            break;
 800d0ee:	bf00      	nop
 800d0f0:	e002      	b.n	800d0f8 <SwitchClass+0x188>
            break;
 800d0f2:	bf00      	nop
 800d0f4:	e000      	b.n	800d0f8 <SwitchClass+0x188>
            break;
 800d0f6:	bf00      	nop
        }
    }

    return status;
 800d0f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0fa:	4618      	mov	r0, r3
 800d0fc:	3710      	adds	r7, #16
 800d0fe:	46bd      	mov	sp, r7
 800d100:	bdb0      	pop	{r4, r5, r7, pc}
 800d102:	bf00      	nop
 800d104:	200007d0 	.word	0x200007d0
 800d108:	200002c8 	.word	0x200002c8
 800d10c:	08019bcc 	.word	0x08019bcc

0800d110 <GetMaxAppPayloadWithoutFOptsLength>:

static uint8_t GetMaxAppPayloadWithoutFOptsLength( int8_t datarate )
{
 800d110:	b580      	push	{r7, lr}
 800d112:	b086      	sub	sp, #24
 800d114:	af00      	add	r7, sp, #0
 800d116:	4603      	mov	r3, r0
 800d118:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Setup PHY request
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800d11a:	4b10      	ldr	r3, [pc, #64]	; (800d15c <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 800d11c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800d120:	74bb      	strb	r3, [r7, #18]
    getPhy.Datarate = datarate;
 800d122:	79fb      	ldrb	r3, [r7, #7]
 800d124:	747b      	strb	r3, [r7, #17]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 800d126:	230d      	movs	r3, #13
 800d128:	743b      	strb	r3, [r7, #16]
    /* ST_WORKAROUND_BEGIN: Keep repeater feature */
    // Get the maximum payload length
    if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 800d12a:	4b0c      	ldr	r3, [pc, #48]	; (800d15c <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 800d12c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d130:	2b00      	cmp	r3, #0
 800d132:	d001      	beq.n	800d138 <GetMaxAppPayloadWithoutFOptsLength+0x28>
    {
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800d134:	230e      	movs	r3, #14
 800d136:	743b      	strb	r3, [r7, #16]
    }
    /* ST_WORKAROUND_END */
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800d138:	4b08      	ldr	r3, [pc, #32]	; (800d15c <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 800d13a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800d13e:	f107 0210 	add.w	r2, r7, #16
 800d142:	4611      	mov	r1, r2
 800d144:	4618      	mov	r0, r3
 800d146:	f005 f881 	bl	801224c <RegionGetPhyParam>
 800d14a:	4603      	mov	r3, r0
 800d14c:	60fb      	str	r3, [r7, #12]

    return phyParam.Value;
 800d14e:	68fb      	ldr	r3, [r7, #12]
 800d150:	b2db      	uxtb	r3, r3
}
 800d152:	4618      	mov	r0, r3
 800d154:	3718      	adds	r7, #24
 800d156:	46bd      	mov	sp, r7
 800d158:	bd80      	pop	{r7, pc}
 800d15a:	bf00      	nop
 800d15c:	200007d0 	.word	0x200007d0

0800d160 <ValidatePayloadLength>:

static bool ValidatePayloadLength( uint8_t lenN, int8_t datarate, uint8_t fOptsLen )
{
 800d160:	b580      	push	{r7, lr}
 800d162:	b084      	sub	sp, #16
 800d164:	af00      	add	r7, sp, #0
 800d166:	4603      	mov	r3, r0
 800d168:	71fb      	strb	r3, [r7, #7]
 800d16a:	460b      	mov	r3, r1
 800d16c:	71bb      	strb	r3, [r7, #6]
 800d16e:	4613      	mov	r3, r2
 800d170:	717b      	strb	r3, [r7, #5]
    uint16_t maxN = 0;
 800d172:	2300      	movs	r3, #0
 800d174:	81fb      	strh	r3, [r7, #14]
    uint16_t payloadSize = 0;
 800d176:	2300      	movs	r3, #0
 800d178:	81bb      	strh	r3, [r7, #12]

    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 800d17a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800d17e:	4618      	mov	r0, r3
 800d180:	f7ff ffc6 	bl	800d110 <GetMaxAppPayloadWithoutFOptsLength>
 800d184:	4603      	mov	r3, r0
 800d186:	81fb      	strh	r3, [r7, #14]

    // Calculate the resulting payload size
    payloadSize = ( lenN + fOptsLen );
 800d188:	79fb      	ldrb	r3, [r7, #7]
 800d18a:	b29a      	uxth	r2, r3
 800d18c:	797b      	ldrb	r3, [r7, #5]
 800d18e:	b29b      	uxth	r3, r3
 800d190:	4413      	add	r3, r2
 800d192:	81bb      	strh	r3, [r7, #12]

    // Validation of the application payload size
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 800d194:	89ba      	ldrh	r2, [r7, #12]
 800d196:	89fb      	ldrh	r3, [r7, #14]
 800d198:	429a      	cmp	r2, r3
 800d19a:	d804      	bhi.n	800d1a6 <ValidatePayloadLength+0x46>
 800d19c:	89bb      	ldrh	r3, [r7, #12]
 800d19e:	2bff      	cmp	r3, #255	; 0xff
 800d1a0:	d801      	bhi.n	800d1a6 <ValidatePayloadLength+0x46>
    {
        return true;
 800d1a2:	2301      	movs	r3, #1
 800d1a4:	e000      	b.n	800d1a8 <ValidatePayloadLength+0x48>
    }
    return false;
 800d1a6:	2300      	movs	r3, #0
}
 800d1a8:	4618      	mov	r0, r3
 800d1aa:	3710      	adds	r7, #16
 800d1ac:	46bd      	mov	sp, r7
 800d1ae:	bd80      	pop	{r7, pc}

0800d1b0 <SetMlmeScheduleUplinkIndication>:

static void SetMlmeScheduleUplinkIndication( void )
{
 800d1b0:	b480      	push	{r7}
 800d1b2:	af00      	add	r7, sp, #0
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 800d1b4:	4a05      	ldr	r2, [pc, #20]	; (800d1cc <SetMlmeScheduleUplinkIndication+0x1c>)
 800d1b6:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800d1ba:	f043 0310 	orr.w	r3, r3, #16
 800d1be:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
}
 800d1c2:	bf00      	nop
 800d1c4:	46bd      	mov	sp, r7
 800d1c6:	bc80      	pop	{r7}
 800d1c8:	4770      	bx	lr
 800d1ca:	bf00      	nop
 800d1cc:	200002c8 	.word	0x200002c8

0800d1d0 <ProcessMacCommands>:

static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
{
 800d1d0:	b590      	push	{r4, r7, lr}
 800d1d2:	b0a5      	sub	sp, #148	; 0x94
 800d1d4:	af02      	add	r7, sp, #8
 800d1d6:	6078      	str	r0, [r7, #4]
 800d1d8:	4608      	mov	r0, r1
 800d1da:	4611      	mov	r1, r2
 800d1dc:	461a      	mov	r2, r3
 800d1de:	4603      	mov	r3, r0
 800d1e0:	70fb      	strb	r3, [r7, #3]
 800d1e2:	460b      	mov	r3, r1
 800d1e4:	70bb      	strb	r3, [r7, #2]
 800d1e6:	4613      	mov	r3, r2
 800d1e8:	707b      	strb	r3, [r7, #1]
    uint8_t status = 0;
 800d1ea:	2300      	movs	r3, #0
 800d1ec:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
    bool adrBlockFound = false;
 800d1f0:	2300      	movs	r3, #0
 800d1f2:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 800d1f6:	2300      	movs	r3, #0
 800d1f8:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68

    while( macIndex < commandsSize )
 800d1fc:	f000 bc73 	b.w	800dae6 <ProcessMacCommands+0x916>
    {
        // Make sure to parse only complete MAC commands
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 800d200:	78fb      	ldrb	r3, [r7, #3]
 800d202:	687a      	ldr	r2, [r7, #4]
 800d204:	4413      	add	r3, r2
 800d206:	781b      	ldrb	r3, [r3, #0]
 800d208:	4618      	mov	r0, r3
 800d20a:	f003 fbf5 	bl	80109f8 <LoRaMacCommandsGetCmdSize>
 800d20e:	4603      	mov	r3, r0
 800d210:	461a      	mov	r2, r3
 800d212:	78fb      	ldrb	r3, [r7, #3]
 800d214:	441a      	add	r2, r3
 800d216:	78bb      	ldrb	r3, [r7, #2]
 800d218:	429a      	cmp	r2, r3
 800d21a:	f300 846a 	bgt.w	800daf2 <ProcessMacCommands+0x922>
        {
            return;
        }

        // Decode Frame MAC commands
        switch( payload[macIndex++] )
 800d21e:	78fb      	ldrb	r3, [r7, #3]
 800d220:	1c5a      	adds	r2, r3, #1
 800d222:	70fa      	strb	r2, [r7, #3]
 800d224:	461a      	mov	r2, r3
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	4413      	add	r3, r2
 800d22a:	781b      	ldrb	r3, [r3, #0]
 800d22c:	3b02      	subs	r3, #2
 800d22e:	2b11      	cmp	r3, #17
 800d230:	f200 8461 	bhi.w	800daf6 <ProcessMacCommands+0x926>
 800d234:	a201      	add	r2, pc, #4	; (adr r2, 800d23c <ProcessMacCommands+0x6c>)
 800d236:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d23a:	bf00      	nop
 800d23c:	0800d285 	.word	0x0800d285
 800d240:	0800d2c7 	.word	0x0800d2c7
 800d244:	0800d3e3 	.word	0x0800d3e3
 800d248:	0800d421 	.word	0x0800d421
 800d24c:	0800d511 	.word	0x0800d511
 800d250:	0800d56d 	.word	0x0800d56d
 800d254:	0800d629 	.word	0x0800d629
 800d258:	0800d683 	.word	0x0800d683
 800d25c:	0800d767 	.word	0x0800d767
 800d260:	0800daf7 	.word	0x0800daf7
 800d264:	0800daf7 	.word	0x0800daf7
 800d268:	0800d811 	.word	0x0800d811
 800d26c:	0800daf7 	.word	0x0800daf7
 800d270:	0800daf7 	.word	0x0800daf7
 800d274:	0800d927 	.word	0x0800d927
 800d278:	0800d95b 	.word	0x0800d95b
 800d27c:	0800d9eb 	.word	0x0800d9eb
 800d280:	0800da61 	.word	0x0800da61
        {
            case SRV_MAC_LINK_CHECK_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 800d284:	2004      	movs	r0, #4
 800d286:	f003 fd8f 	bl	8010da8 <LoRaMacConfirmQueueIsCmdActive>
 800d28a:	4603      	mov	r3, r0
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	f000 842a 	beq.w	800dae6 <ProcessMacCommands+0x916>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 800d292:	2104      	movs	r1, #4
 800d294:	2000      	movs	r0, #0
 800d296:	f003 fcfb 	bl	8010c90 <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 800d29a:	78fb      	ldrb	r3, [r7, #3]
 800d29c:	1c5a      	adds	r2, r3, #1
 800d29e:	70fa      	strb	r2, [r7, #3]
 800d2a0:	461a      	mov	r2, r3
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	4413      	add	r3, r2
 800d2a6:	781a      	ldrb	r2, [r3, #0]
 800d2a8:	4bad      	ldr	r3, [pc, #692]	; (800d560 <ProcessMacCommands+0x390>)
 800d2aa:	f883 2454 	strb.w	r2, [r3, #1108]	; 0x454
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 800d2ae:	78fb      	ldrb	r3, [r7, #3]
 800d2b0:	1c5a      	adds	r2, r3, #1
 800d2b2:	70fa      	strb	r2, [r7, #3]
 800d2b4:	461a      	mov	r2, r3
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	4413      	add	r3, r2
 800d2ba:	781a      	ldrb	r2, [r3, #0]
 800d2bc:	4ba8      	ldr	r3, [pc, #672]	; (800d560 <ProcessMacCommands+0x390>)
 800d2be:	f883 2455 	strb.w	r2, [r3, #1109]	; 0x455
                }
                break;
 800d2c2:	f000 bc10 	b.w	800dae6 <ProcessMacCommands+0x916>
            }
            case SRV_MAC_LINK_ADR_REQ:
            {
                LinkAdrReqParams_t linkAdrReq;
                int8_t linkAdrDatarate = DR_0;
 800d2c6:	2300      	movs	r3, #0
 800d2c8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                int8_t linkAdrTxPower = TX_POWER_0;
 800d2cc:	2300      	movs	r3, #0
 800d2ce:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
                uint8_t linkAdrNbRep = 0;
 800d2d2:	2300      	movs	r3, #0
 800d2d4:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
                uint8_t linkAdrNbBytesParsed = 0;
 800d2d8:	2300      	movs	r3, #0
 800d2da:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54

                if( adrBlockFound == false )
 800d2de:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800d2e2:	f083 0301 	eor.w	r3, r3, #1
 800d2e6:	b2db      	uxtb	r3, r3
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	d078      	beq.n	800d3de <ProcessMacCommands+0x20e>
                {
                    adrBlockFound = true;
 800d2ec:	2301      	movs	r3, #1
 800d2ee:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87

                    // Fill parameter structure
                    linkAdrReq.Payload = &payload[macIndex - 1];
 800d2f2:	78fb      	ldrb	r3, [r7, #3]
 800d2f4:	3b01      	subs	r3, #1
 800d2f6:	687a      	ldr	r2, [r7, #4]
 800d2f8:	4413      	add	r3, r2
 800d2fa:	65fb      	str	r3, [r7, #92]	; 0x5c
                    linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 800d2fc:	78ba      	ldrb	r2, [r7, #2]
 800d2fe:	78fb      	ldrb	r3, [r7, #3]
 800d300:	1ad3      	subs	r3, r2, r3
 800d302:	b2db      	uxtb	r3, r3
 800d304:	3301      	adds	r3, #1
 800d306:	b2db      	uxtb	r3, r3
 800d308:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
                    linkAdrReq.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 800d30c:	4b95      	ldr	r3, [pc, #596]	; (800d564 <ProcessMacCommands+0x394>)
 800d30e:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 800d312:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
                    linkAdrReq.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800d316:	4b93      	ldr	r3, [pc, #588]	; (800d564 <ProcessMacCommands+0x394>)
 800d318:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800d31c:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
                    linkAdrReq.CurrentDatarate = Nvm.MacGroup1.ChannelsDatarate;
 800d320:	4b90      	ldr	r3, [pc, #576]	; (800d564 <ProcessMacCommands+0x394>)
 800d322:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 800d326:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
                    linkAdrReq.CurrentTxPower = Nvm.MacGroup1.ChannelsTxPower;
 800d32a:	4b8e      	ldr	r3, [pc, #568]	; (800d564 <ProcessMacCommands+0x394>)
 800d32c:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 800d330:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
                    linkAdrReq.CurrentNbRep = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 800d334:	4b8b      	ldr	r3, [pc, #556]	; (800d564 <ProcessMacCommands+0x394>)
 800d336:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800d33a:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
                    linkAdrReq.Version = Nvm.MacGroup2.Version;
 800d33e:	4b89      	ldr	r3, [pc, #548]	; (800d564 <ProcessMacCommands+0x394>)
 800d340:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800d344:	65bb      	str	r3, [r7, #88]	; 0x58

                    // Process the ADR requests
                    status = RegionLinkAdrReq( Nvm.MacGroup2.Region, &linkAdrReq, &linkAdrDatarate,
 800d346:	4b87      	ldr	r3, [pc, #540]	; (800d564 <ProcessMacCommands+0x394>)
 800d348:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800d34c:	f107 0456 	add.w	r4, r7, #86	; 0x56
 800d350:	f107 0257 	add.w	r2, r7, #87	; 0x57
 800d354:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800d358:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800d35c:	9301      	str	r3, [sp, #4]
 800d35e:	f107 0355 	add.w	r3, r7, #85	; 0x55
 800d362:	9300      	str	r3, [sp, #0]
 800d364:	4623      	mov	r3, r4
 800d366:	f005 f82f 	bl	80123c8 <RegionLinkAdrReq>
 800d36a:	4603      	mov	r3, r0
 800d36c:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                                               &linkAdrTxPower, &linkAdrNbRep, &linkAdrNbBytesParsed );

                    if( ( status & 0x07 ) == 0x07 )
 800d370:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800d374:	f003 0307 	and.w	r3, r3, #7
 800d378:	2b07      	cmp	r3, #7
 800d37a:	d10e      	bne.n	800d39a <ProcessMacCommands+0x1ca>
                    {
                        Nvm.MacGroup1.ChannelsDatarate = linkAdrDatarate;
 800d37c:	f997 2057 	ldrsb.w	r2, [r7, #87]	; 0x57
 800d380:	4b78      	ldr	r3, [pc, #480]	; (800d564 <ProcessMacCommands+0x394>)
 800d382:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
                        Nvm.MacGroup1.ChannelsTxPower = linkAdrTxPower;
 800d386:	f997 2056 	ldrsb.w	r2, [r7, #86]	; 0x56
 800d38a:	4b76      	ldr	r3, [pc, #472]	; (800d564 <ProcessMacCommands+0x394>)
 800d38c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
                        Nvm.MacGroup2.MacParams.ChannelsNbTrans = linkAdrNbRep;
 800d390:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 800d394:	4b73      	ldr	r3, [pc, #460]	; (800d564 <ProcessMacCommands+0x394>)
 800d396:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
                    }

                    // Add the answers to the buffer
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 800d39a:	2300      	movs	r3, #0
 800d39c:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 800d3a0:	e00b      	b.n	800d3ba <ProcessMacCommands+0x1ea>
                    {
                        LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 800d3a2:	f107 036b 	add.w	r3, r7, #107	; 0x6b
 800d3a6:	2201      	movs	r2, #1
 800d3a8:	4619      	mov	r1, r3
 800d3aa:	2003      	movs	r0, #3
 800d3ac:	f003 f9d4 	bl	8010758 <LoRaMacCommandsAddCmd>
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 800d3b0:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 800d3b4:	3301      	adds	r3, #1
 800d3b6:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 800d3ba:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800d3be:	4a6a      	ldr	r2, [pc, #424]	; (800d568 <ProcessMacCommands+0x398>)
 800d3c0:	fba2 2303 	umull	r2, r3, r2, r3
 800d3c4:	089b      	lsrs	r3, r3, #2
 800d3c6:	b2db      	uxtb	r3, r3
 800d3c8:	f897 2086 	ldrb.w	r2, [r7, #134]	; 0x86
 800d3cc:	429a      	cmp	r2, r3
 800d3ce:	d3e8      	bcc.n	800d3a2 <ProcessMacCommands+0x1d2>
                    }
                    // Update MAC index
                    macIndex += linkAdrNbBytesParsed - 1;
 800d3d0:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 800d3d4:	78fb      	ldrb	r3, [r7, #3]
 800d3d6:	4413      	add	r3, r2
 800d3d8:	b2db      	uxtb	r3, r3
 800d3da:	3b01      	subs	r3, #1
 800d3dc:	70fb      	strb	r3, [r7, #3]
                }
                break;
 800d3de:	bf00      	nop
 800d3e0:	e381      	b.n	800dae6 <ProcessMacCommands+0x916>
            }
            case SRV_MAC_DUTY_CYCLE_REQ:
            {
                Nvm.MacGroup2.MaxDCycle = payload[macIndex++] & 0x0F;
 800d3e2:	78fb      	ldrb	r3, [r7, #3]
 800d3e4:	1c5a      	adds	r2, r3, #1
 800d3e6:	70fa      	strb	r2, [r7, #3]
 800d3e8:	461a      	mov	r2, r3
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	4413      	add	r3, r2
 800d3ee:	781b      	ldrb	r3, [r3, #0]
 800d3f0:	f003 030f 	and.w	r3, r3, #15
 800d3f4:	b2da      	uxtb	r2, r3
 800d3f6:	4b5b      	ldr	r3, [pc, #364]	; (800d564 <ProcessMacCommands+0x394>)
 800d3f8:	f883 20ff 	strb.w	r2, [r3, #255]	; 0xff
                Nvm.MacGroup2.AggregatedDCycle = 1 << Nvm.MacGroup2.MaxDCycle;
 800d3fc:	4b59      	ldr	r3, [pc, #356]	; (800d564 <ProcessMacCommands+0x394>)
 800d3fe:	f893 30ff 	ldrb.w	r3, [r3, #255]	; 0xff
 800d402:	461a      	mov	r2, r3
 800d404:	2301      	movs	r3, #1
 800d406:	4093      	lsls	r3, r2
 800d408:	b29a      	uxth	r2, r3
 800d40a:	4b56      	ldr	r3, [pc, #344]	; (800d564 <ProcessMacCommands+0x394>)
 800d40c:	f8a3 2102 	strh.w	r2, [r3, #258]	; 0x102
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 800d410:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d414:	2200      	movs	r2, #0
 800d416:	4619      	mov	r1, r3
 800d418:	2004      	movs	r0, #4
 800d41a:	f003 f99d 	bl	8010758 <LoRaMacCommandsAddCmd>
                break;
 800d41e:	e362      	b.n	800dae6 <ProcessMacCommands+0x916>
            }
            case SRV_MAC_RX_PARAM_SETUP_REQ:
            {
                RxParamSetupReqParams_t rxParamSetupReq;
                status = 0x07;
 800d420:	2307      	movs	r3, #7
 800d422:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 800d426:	78fb      	ldrb	r3, [r7, #3]
 800d428:	687a      	ldr	r2, [r7, #4]
 800d42a:	4413      	add	r3, r2
 800d42c:	781b      	ldrb	r3, [r3, #0]
 800d42e:	091b      	lsrs	r3, r3, #4
 800d430:	b2db      	uxtb	r3, r3
 800d432:	b25b      	sxtb	r3, r3
 800d434:	f003 0307 	and.w	r3, r3, #7
 800d438:	b25b      	sxtb	r3, r3
 800d43a:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 800d43e:	78fb      	ldrb	r3, [r7, #3]
 800d440:	687a      	ldr	r2, [r7, #4]
 800d442:	4413      	add	r3, r2
 800d444:	781b      	ldrb	r3, [r3, #0]
 800d446:	b25b      	sxtb	r3, r3
 800d448:	f003 030f 	and.w	r3, r3, #15
 800d44c:	b25b      	sxtb	r3, r3
 800d44e:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
                macIndex++;
 800d452:	78fb      	ldrb	r3, [r7, #3]
 800d454:	3301      	adds	r3, #1
 800d456:	70fb      	strb	r3, [r7, #3]

                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 800d458:	78fb      	ldrb	r3, [r7, #3]
 800d45a:	1c5a      	adds	r2, r3, #1
 800d45c:	70fa      	strb	r2, [r7, #3]
 800d45e:	461a      	mov	r2, r3
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	4413      	add	r3, r2
 800d464:	781b      	ldrb	r3, [r3, #0]
 800d466:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800d468:	78fb      	ldrb	r3, [r7, #3]
 800d46a:	1c5a      	adds	r2, r3, #1
 800d46c:	70fa      	strb	r2, [r7, #3]
 800d46e:	461a      	mov	r2, r3
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	4413      	add	r3, r2
 800d474:	781b      	ldrb	r3, [r3, #0]
 800d476:	021a      	lsls	r2, r3, #8
 800d478:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d47a:	4313      	orrs	r3, r2
 800d47c:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800d47e:	78fb      	ldrb	r3, [r7, #3]
 800d480:	1c5a      	adds	r2, r3, #1
 800d482:	70fa      	strb	r2, [r7, #3]
 800d484:	461a      	mov	r2, r3
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	4413      	add	r3, r2
 800d48a:	781b      	ldrb	r3, [r3, #0]
 800d48c:	041a      	lsls	r2, r3, #16
 800d48e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d490:	4313      	orrs	r3, r2
 800d492:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency *= 100;
 800d494:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d496:	2264      	movs	r2, #100	; 0x64
 800d498:	fb02 f303 	mul.w	r3, r2, r3
 800d49c:	653b      	str	r3, [r7, #80]	; 0x50

                // Perform request on region
                status = RegionRxParamSetupReq( Nvm.MacGroup2.Region, &rxParamSetupReq );
 800d49e:	4b31      	ldr	r3, [pc, #196]	; (800d564 <ProcessMacCommands+0x394>)
 800d4a0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800d4a4:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 800d4a8:	4611      	mov	r1, r2
 800d4aa:	4618      	mov	r0, r3
 800d4ac:	f004 ffa6 	bl	80123fc <RegionRxParamSetupReq>
 800d4b0:	4603      	mov	r3, r0
 800d4b2:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                if( ( status & 0x07 ) == 0x07 )
 800d4b6:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800d4ba:	f003 0307 	and.w	r3, r3, #7
 800d4be:	2b07      	cmp	r3, #7
 800d4c0:	d117      	bne.n	800d4f2 <ProcessMacCommands+0x322>
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 800d4c2:	f997 304c 	ldrsb.w	r3, [r7, #76]	; 0x4c
 800d4c6:	b2da      	uxtb	r2, r3
 800d4c8:	4b26      	ldr	r3, [pc, #152]	; (800d564 <ProcessMacCommands+0x394>)
 800d4ca:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                    Nvm.MacGroup2.MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 800d4ce:	f997 304c 	ldrsb.w	r3, [r7, #76]	; 0x4c
 800d4d2:	b2da      	uxtb	r2, r3
 800d4d4:	4b23      	ldr	r3, [pc, #140]	; (800d564 <ProcessMacCommands+0x394>)
 800d4d6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
                    Nvm.MacGroup2.MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 800d4da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d4dc:	4a21      	ldr	r2, [pc, #132]	; (800d564 <ProcessMacCommands+0x394>)
 800d4de:	6653      	str	r3, [r2, #100]	; 0x64
                    Nvm.MacGroup2.MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 800d4e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d4e2:	4a20      	ldr	r2, [pc, #128]	; (800d564 <ProcessMacCommands+0x394>)
 800d4e4:	66d3      	str	r3, [r2, #108]	; 0x6c
                    Nvm.MacGroup2.MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 800d4e6:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 800d4ea:	b2da      	uxtb	r2, r3
 800d4ec:	4b1d      	ldr	r3, [pc, #116]	; (800d564 <ProcessMacCommands+0x394>)
 800d4ee:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
                }
                macCmdPayload[0] = status;
 800d4f2:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800d4f6:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 800d4fa:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d4fe:	2201      	movs	r2, #1
 800d500:	4619      	mov	r1, r3
 800d502:	2005      	movs	r0, #5
 800d504:	f003 f928 	bl	8010758 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 800d508:	f7ff fe52 	bl	800d1b0 <SetMlmeScheduleUplinkIndication>
                break;
 800d50c:	bf00      	nop
 800d50e:	e2ea      	b.n	800dae6 <ProcessMacCommands+0x916>
            }
            case SRV_MAC_DEV_STATUS_REQ:
            {
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 800d510:	23ff      	movs	r3, #255	; 0xff
 800d512:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 800d516:	4b12      	ldr	r3, [pc, #72]	; (800d560 <ProcessMacCommands+0x390>)
 800d518:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d00d      	beq.n	800d53c <ProcessMacCommands+0x36c>
 800d520:	4b0f      	ldr	r3, [pc, #60]	; (800d560 <ProcessMacCommands+0x390>)
 800d522:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d007      	beq.n	800d53c <ProcessMacCommands+0x36c>
                {
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 800d52c:	4b0c      	ldr	r3, [pc, #48]	; (800d560 <ProcessMacCommands+0x390>)
 800d52e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	4798      	blx	r3
 800d536:	4603      	mov	r3, r0
 800d538:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                }
                macCmdPayload[0] = batteryLevel;
 800d53c:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 800d540:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 800d544:	787b      	ldrb	r3, [r7, #1]
 800d546:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d54a:	b2db      	uxtb	r3, r3
 800d54c:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 800d550:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d554:	2202      	movs	r2, #2
 800d556:	4619      	mov	r1, r3
 800d558:	2006      	movs	r0, #6
 800d55a:	f003 f8fd 	bl	8010758 <LoRaMacCommandsAddCmd>
                break;
 800d55e:	e2c2      	b.n	800dae6 <ProcessMacCommands+0x916>
 800d560:	200002c8 	.word	0x200002c8
 800d564:	200007d0 	.word	0x200007d0
 800d568:	cccccccd 	.word	0xcccccccd
            }
            case SRV_MAC_NEW_CHANNEL_REQ:
            {
                NewChannelReqParams_t newChannelReq;
                ChannelParams_t chParam;
                status = 0x03;
 800d56c:	2303      	movs	r3, #3
 800d56e:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                newChannelReq.ChannelId = payload[macIndex++];
 800d572:	78fb      	ldrb	r3, [r7, #3]
 800d574:	1c5a      	adds	r2, r3, #1
 800d576:	70fa      	strb	r2, [r7, #3]
 800d578:	461a      	mov	r2, r3
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	4413      	add	r3, r2
 800d57e:	781b      	ldrb	r3, [r3, #0]
 800d580:	b25b      	sxtb	r3, r3
 800d582:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
                newChannelReq.NewChannel = &chParam;
 800d586:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800d58a:	647b      	str	r3, [r7, #68]	; 0x44

                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 800d58c:	78fb      	ldrb	r3, [r7, #3]
 800d58e:	1c5a      	adds	r2, r3, #1
 800d590:	70fa      	strb	r2, [r7, #3]
 800d592:	461a      	mov	r2, r3
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	4413      	add	r3, r2
 800d598:	781b      	ldrb	r3, [r3, #0]
 800d59a:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800d59c:	78fb      	ldrb	r3, [r7, #3]
 800d59e:	1c5a      	adds	r2, r3, #1
 800d5a0:	70fa      	strb	r2, [r7, #3]
 800d5a2:	461a      	mov	r2, r3
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	4413      	add	r3, r2
 800d5a8:	781b      	ldrb	r3, [r3, #0]
 800d5aa:	021a      	lsls	r2, r3, #8
 800d5ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5ae:	4313      	orrs	r3, r2
 800d5b0:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800d5b2:	78fb      	ldrb	r3, [r7, #3]
 800d5b4:	1c5a      	adds	r2, r3, #1
 800d5b6:	70fa      	strb	r2, [r7, #3]
 800d5b8:	461a      	mov	r2, r3
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	4413      	add	r3, r2
 800d5be:	781b      	ldrb	r3, [r3, #0]
 800d5c0:	041a      	lsls	r2, r3, #16
 800d5c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5c4:	4313      	orrs	r3, r2
 800d5c6:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency *= 100;
 800d5c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5ca:	2264      	movs	r2, #100	; 0x64
 800d5cc:	fb02 f303 	mul.w	r3, r2, r3
 800d5d0:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Rx1Frequency = 0;
 800d5d2:	2300      	movs	r3, #0
 800d5d4:	63fb      	str	r3, [r7, #60]	; 0x3c
                chParam.DrRange.Value = payload[macIndex++];
 800d5d6:	78fb      	ldrb	r3, [r7, #3]
 800d5d8:	1c5a      	adds	r2, r3, #1
 800d5da:	70fa      	strb	r2, [r7, #3]
 800d5dc:	461a      	mov	r2, r3
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	4413      	add	r3, r2
 800d5e2:	781b      	ldrb	r3, [r3, #0]
 800d5e4:	b25b      	sxtb	r3, r3
 800d5e6:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

                status = ( uint8_t )RegionNewChannelReq( Nvm.MacGroup2.Region, &newChannelReq );
 800d5ea:	4b87      	ldr	r3, [pc, #540]	; (800d808 <ProcessMacCommands+0x638>)
 800d5ec:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800d5f0:	f107 0244 	add.w	r2, r7, #68	; 0x44
 800d5f4:	4611      	mov	r1, r2
 800d5f6:	4618      	mov	r0, r3
 800d5f8:	f004 ff13 	bl	8012422 <RegionNewChannelReq>
 800d5fc:	4603      	mov	r3, r0
 800d5fe:	b2db      	uxtb	r3, r3
 800d600:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                if( ( int8_t )status >= 0 )
 800d604:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800d608:	b25b      	sxtb	r3, r3
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	db0a      	blt.n	800d624 <ProcessMacCommands+0x454>
                {
                    macCmdPayload[0] = status;
 800d60e:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800d612:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 800d616:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d61a:	2201      	movs	r2, #1
 800d61c:	4619      	mov	r1, r3
 800d61e:	2007      	movs	r0, #7
 800d620:	f003 f89a 	bl	8010758 <LoRaMacCommandsAddCmd>
                }
                break;
 800d624:	bf00      	nop
 800d626:	e25e      	b.n	800dae6 <ProcessMacCommands+0x916>
            }
            case SRV_MAC_RX_TIMING_SETUP_REQ:
            {
                uint8_t delay = payload[macIndex++] & 0x0F;
 800d628:	78fb      	ldrb	r3, [r7, #3]
 800d62a:	1c5a      	adds	r2, r3, #1
 800d62c:	70fa      	strb	r2, [r7, #3]
 800d62e:	461a      	mov	r2, r3
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	4413      	add	r3, r2
 800d634:	781b      	ldrb	r3, [r3, #0]
 800d636:	f003 030f 	and.w	r3, r3, #15
 800d63a:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84

                if( delay == 0 )
 800d63e:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 800d642:	2b00      	cmp	r3, #0
 800d644:	d104      	bne.n	800d650 <ProcessMacCommands+0x480>
                {
                    delay++;
 800d646:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 800d64a:	3301      	adds	r3, #1
 800d64c:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = delay * 1000;
 800d650:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 800d654:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d658:	fb02 f303 	mul.w	r3, r2, r3
 800d65c:	461a      	mov	r2, r3
 800d65e:	4b6a      	ldr	r3, [pc, #424]	; (800d808 <ProcessMacCommands+0x638>)
 800d660:	651a      	str	r2, [r3, #80]	; 0x50
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 800d662:	4b69      	ldr	r3, [pc, #420]	; (800d808 <ProcessMacCommands+0x638>)
 800d664:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d666:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800d66a:	4a67      	ldr	r2, [pc, #412]	; (800d808 <ProcessMacCommands+0x638>)
 800d66c:	6553      	str	r3, [r2, #84]	; 0x54
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 800d66e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d672:	2200      	movs	r2, #0
 800d674:	4619      	mov	r1, r3
 800d676:	2008      	movs	r0, #8
 800d678:	f003 f86e 	bl	8010758 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 800d67c:	f7ff fd98 	bl	800d1b0 <SetMlmeScheduleUplinkIndication>
                break;
 800d680:	e231      	b.n	800dae6 <ProcessMacCommands+0x916>
            case SRV_MAC_TX_PARAM_SETUP_REQ:
            {
                TxParamSetupReqParams_t txParamSetupReq;
                GetPhyParams_t getPhy;
                PhyParam_t phyParam;
                uint8_t eirpDwellTime = payload[macIndex++];
 800d682:	78fb      	ldrb	r3, [r7, #3]
 800d684:	1c5a      	adds	r2, r3, #1
 800d686:	70fa      	strb	r2, [r7, #3]
 800d688:	461a      	mov	r2, r3
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	4413      	add	r3, r2
 800d68e:	781b      	ldrb	r3, [r3, #0]
 800d690:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

                txParamSetupReq.UplinkDwellTime = 0;
 800d694:	2300      	movs	r3, #0
 800d696:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                txParamSetupReq.DownlinkDwellTime = 0;
 800d69a:	2300      	movs	r3, #0
 800d69c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 800d6a0:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800d6a4:	f003 0320 	and.w	r3, r3, #32
 800d6a8:	2b00      	cmp	r3, #0
 800d6aa:	d002      	beq.n	800d6b2 <ProcessMacCommands+0x4e2>
                {
                    txParamSetupReq.DownlinkDwellTime = 1;
 800d6ac:	2301      	movs	r3, #1
 800d6ae:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
                }
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 800d6b2:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800d6b6:	f003 0310 	and.w	r3, r3, #16
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d002      	beq.n	800d6c4 <ProcessMacCommands+0x4f4>
                {
                    txParamSetupReq.UplinkDwellTime = 1;
 800d6be:	2301      	movs	r3, #1
 800d6c0:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                }
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 800d6c4:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800d6c8:	f003 030f 	and.w	r3, r3, #15
 800d6cc:	b2db      	uxtb	r3, r3
 800d6ce:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

                // Check the status for correctness
                if( RegionTxParamSetupReq( Nvm.MacGroup2.Region, &txParamSetupReq ) != -1 )
 800d6d2:	4b4d      	ldr	r3, [pc, #308]	; (800d808 <ProcessMacCommands+0x638>)
 800d6d4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800d6d8:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800d6dc:	4611      	mov	r1, r2
 800d6de:	4618      	mov	r0, r3
 800d6e0:	f004 feb2 	bl	8012448 <RegionTxParamSetupReq>
 800d6e4:	4603      	mov	r3, r0
 800d6e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6ea:	d03a      	beq.n	800d762 <ProcessMacCommands+0x592>
                {
                    // Accept command
                    Nvm.MacGroup2.MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 800d6ec:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 800d6f0:	4b45      	ldr	r3, [pc, #276]	; (800d808 <ProcessMacCommands+0x638>)
 800d6f2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
                    Nvm.MacGroup2.MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 800d6f6:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 800d6fa:	4b43      	ldr	r3, [pc, #268]	; (800d808 <ProcessMacCommands+0x638>)
 800d6fc:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
                    Nvm.MacGroup2.MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 800d700:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800d704:	461a      	mov	r2, r3
 800d706:	4b41      	ldr	r3, [pc, #260]	; (800d80c <ProcessMacCommands+0x63c>)
 800d708:	5c9b      	ldrb	r3, [r3, r2]
 800d70a:	4618      	mov	r0, r3
 800d70c:	f7f3 f85e 	bl	80007cc <__aeabi_ui2f>
 800d710:	4603      	mov	r3, r0
 800d712:	4a3d      	ldr	r2, [pc, #244]	; (800d808 <ProcessMacCommands+0x638>)
 800d714:	6793      	str	r3, [r2, #120]	; 0x78
                    // Update the datarate in case of the new configuration limits it
                    getPhy.Attribute = PHY_MIN_TX_DR;
 800d716:	2302      	movs	r3, #2
 800d718:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800d71c:	4b3a      	ldr	r3, [pc, #232]	; (800d808 <ProcessMacCommands+0x638>)
 800d71e:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800d722:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
                    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800d726:	4b38      	ldr	r3, [pc, #224]	; (800d808 <ProcessMacCommands+0x638>)
 800d728:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800d72c:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800d730:	4611      	mov	r1, r2
 800d732:	4618      	mov	r0, r3
 800d734:	f004 fd8a 	bl	801224c <RegionGetPhyParam>
 800d738:	4603      	mov	r3, r0
 800d73a:	62bb      	str	r3, [r7, #40]	; 0x28
                    Nvm.MacGroup1.ChannelsDatarate = MAX( Nvm.MacGroup1.ChannelsDatarate, ( int8_t )phyParam.Value );
 800d73c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d73e:	b25a      	sxtb	r2, r3
 800d740:	4b31      	ldr	r3, [pc, #196]	; (800d808 <ProcessMacCommands+0x638>)
 800d742:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 800d746:	4293      	cmp	r3, r2
 800d748:	bfb8      	it	lt
 800d74a:	4613      	movlt	r3, r2
 800d74c:	b25a      	sxtb	r2, r3
 800d74e:	4b2e      	ldr	r3, [pc, #184]	; (800d808 <ProcessMacCommands+0x638>)
 800d750:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

                    // Add command response
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 800d754:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d758:	2200      	movs	r2, #0
 800d75a:	4619      	mov	r1, r3
 800d75c:	2009      	movs	r0, #9
 800d75e:	f002 fffb 	bl	8010758 <LoRaMacCommandsAddCmd>
                }
                break;
 800d762:	bf00      	nop
 800d764:	e1bf      	b.n	800dae6 <ProcessMacCommands+0x916>
            }
            case SRV_MAC_DL_CHANNEL_REQ:
            {
                DlChannelReqParams_t dlChannelReq;
                status = 0x03;
 800d766:	2303      	movs	r3, #3
 800d768:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                dlChannelReq.ChannelId = payload[macIndex++];
 800d76c:	78fb      	ldrb	r3, [r7, #3]
 800d76e:	1c5a      	adds	r2, r3, #1
 800d770:	70fa      	strb	r2, [r7, #3]
 800d772:	461a      	mov	r2, r3
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	4413      	add	r3, r2
 800d778:	781b      	ldrb	r3, [r3, #0]
 800d77a:	f887 3020 	strb.w	r3, [r7, #32]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 800d77e:	78fb      	ldrb	r3, [r7, #3]
 800d780:	1c5a      	adds	r2, r3, #1
 800d782:	70fa      	strb	r2, [r7, #3]
 800d784:	461a      	mov	r2, r3
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	4413      	add	r3, r2
 800d78a:	781b      	ldrb	r3, [r3, #0]
 800d78c:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800d78e:	78fb      	ldrb	r3, [r7, #3]
 800d790:	1c5a      	adds	r2, r3, #1
 800d792:	70fa      	strb	r2, [r7, #3]
 800d794:	461a      	mov	r2, r3
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	4413      	add	r3, r2
 800d79a:	781b      	ldrb	r3, [r3, #0]
 800d79c:	021a      	lsls	r2, r3, #8
 800d79e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7a0:	4313      	orrs	r3, r2
 800d7a2:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800d7a4:	78fb      	ldrb	r3, [r7, #3]
 800d7a6:	1c5a      	adds	r2, r3, #1
 800d7a8:	70fa      	strb	r2, [r7, #3]
 800d7aa:	461a      	mov	r2, r3
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	4413      	add	r3, r2
 800d7b0:	781b      	ldrb	r3, [r3, #0]
 800d7b2:	041a      	lsls	r2, r3, #16
 800d7b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7b6:	4313      	orrs	r3, r2
 800d7b8:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency *= 100;
 800d7ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7bc:	2264      	movs	r2, #100	; 0x64
 800d7be:	fb02 f303 	mul.w	r3, r2, r3
 800d7c2:	627b      	str	r3, [r7, #36]	; 0x24

                status = ( uint8_t )RegionDlChannelReq( Nvm.MacGroup2.Region, &dlChannelReq );
 800d7c4:	4b10      	ldr	r3, [pc, #64]	; (800d808 <ProcessMacCommands+0x638>)
 800d7c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800d7ca:	f107 0220 	add.w	r2, r7, #32
 800d7ce:	4611      	mov	r1, r2
 800d7d0:	4618      	mov	r0, r3
 800d7d2:	f004 fe4c 	bl	801246e <RegionDlChannelReq>
 800d7d6:	4603      	mov	r3, r0
 800d7d8:	b2db      	uxtb	r3, r3
 800d7da:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                if( ( int8_t )status >= 0 )
 800d7de:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800d7e2:	b25b      	sxtb	r3, r3
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	db0c      	blt.n	800d802 <ProcessMacCommands+0x632>
                {
                    macCmdPayload[0] = status;
 800d7e8:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800d7ec:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 800d7f0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d7f4:	2201      	movs	r2, #1
 800d7f6:	4619      	mov	r1, r3
 800d7f8:	200a      	movs	r0, #10
 800d7fa:	f002 ffad 	bl	8010758 <LoRaMacCommandsAddCmd>
                    // Setup indication to inform the application
                    SetMlmeScheduleUplinkIndication( );
 800d7fe:	f7ff fcd7 	bl	800d1b0 <SetMlmeScheduleUplinkIndication>
                }
                break;
 800d802:	bf00      	nop
 800d804:	e16f      	b.n	800dae6 <ProcessMacCommands+0x916>
 800d806:	bf00      	nop
 800d808:	200007d0 	.word	0x200007d0
 800d80c:	08019b7c 	.word	0x08019b7c
            }
            case SRV_MAC_DEVICE_TIME_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 800d810:	200a      	movs	r0, #10
 800d812:	f003 fac9 	bl	8010da8 <LoRaMacConfirmQueueIsCmdActive>
 800d816:	4603      	mov	r3, r0
 800d818:	2b00      	cmp	r3, #0
 800d81a:	f000 8164 	beq.w	800dae6 <ProcessMacCommands+0x916>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 800d81e:	210a      	movs	r1, #10
 800d820:	2000      	movs	r0, #0
 800d822:	f003 fa35 	bl	8010c90 <LoRaMacConfirmQueueSetStatus>
                    SysTime_t gpsEpochTime = { 0 };
 800d826:	f107 0318 	add.w	r3, r7, #24
 800d82a:	2200      	movs	r2, #0
 800d82c:	601a      	str	r2, [r3, #0]
 800d82e:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTime = { 0 };
 800d830:	f107 0310 	add.w	r3, r7, #16
 800d834:	2200      	movs	r2, #0
 800d836:	601a      	str	r2, [r3, #0]
 800d838:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTimeCurrent = { 0 };
 800d83a:	f107 0308 	add.w	r3, r7, #8
 800d83e:	2200      	movs	r2, #0
 800d840:	601a      	str	r2, [r3, #0]
 800d842:	605a      	str	r2, [r3, #4]

                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 800d844:	78fb      	ldrb	r3, [r7, #3]
 800d846:	1c5a      	adds	r2, r3, #1
 800d848:	70fa      	strb	r2, [r7, #3]
 800d84a:	461a      	mov	r2, r3
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	4413      	add	r3, r2
 800d850:	781b      	ldrb	r3, [r3, #0]
 800d852:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 800d854:	78fb      	ldrb	r3, [r7, #3]
 800d856:	1c5a      	adds	r2, r3, #1
 800d858:	70fa      	strb	r2, [r7, #3]
 800d85a:	461a      	mov	r2, r3
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	4413      	add	r3, r2
 800d860:	781b      	ldrb	r3, [r3, #0]
 800d862:	021a      	lsls	r2, r3, #8
 800d864:	69bb      	ldr	r3, [r7, #24]
 800d866:	4313      	orrs	r3, r2
 800d868:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 800d86a:	78fb      	ldrb	r3, [r7, #3]
 800d86c:	1c5a      	adds	r2, r3, #1
 800d86e:	70fa      	strb	r2, [r7, #3]
 800d870:	461a      	mov	r2, r3
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	4413      	add	r3, r2
 800d876:	781b      	ldrb	r3, [r3, #0]
 800d878:	041a      	lsls	r2, r3, #16
 800d87a:	69bb      	ldr	r3, [r7, #24]
 800d87c:	4313      	orrs	r3, r2
 800d87e:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 800d880:	78fb      	ldrb	r3, [r7, #3]
 800d882:	1c5a      	adds	r2, r3, #1
 800d884:	70fa      	strb	r2, [r7, #3]
 800d886:	461a      	mov	r2, r3
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	4413      	add	r3, r2
 800d88c:	781b      	ldrb	r3, [r3, #0]
 800d88e:	061a      	lsls	r2, r3, #24
 800d890:	69bb      	ldr	r3, [r7, #24]
 800d892:	4313      	orrs	r3, r2
 800d894:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 800d896:	78fb      	ldrb	r3, [r7, #3]
 800d898:	1c5a      	adds	r2, r3, #1
 800d89a:	70fa      	strb	r2, [r7, #3]
 800d89c:	461a      	mov	r2, r3
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	4413      	add	r3, r2
 800d8a2:	781b      	ldrb	r3, [r3, #0]
 800d8a4:	b21b      	sxth	r3, r3
 800d8a6:	83bb      	strh	r3, [r7, #28]

                    // Convert the fractional second received in ms
                    // round( pow( 0.5, 8.0 ) * 1000 ) = 3.90625
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 800d8a8:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800d8ac:	461a      	mov	r2, r3
 800d8ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800d8b2:	fb03 f302 	mul.w	r3, r3, r2
 800d8b6:	121b      	asrs	r3, r3, #8
 800d8b8:	b21b      	sxth	r3, r3
 800d8ba:	83bb      	strh	r3, [r7, #28]

                    // Copy received GPS Epoch time into system time
                    sysTime = gpsEpochTime;
 800d8bc:	f107 0310 	add.w	r3, r7, #16
 800d8c0:	f107 0218 	add.w	r2, r7, #24
 800d8c4:	e892 0003 	ldmia.w	r2, {r0, r1}
 800d8c8:	e883 0003 	stmia.w	r3, {r0, r1}
                    // Add Unix to Gps epcoh offset. The system time is based on Unix time.
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 800d8cc:	693a      	ldr	r2, [r7, #16]
 800d8ce:	4b8c      	ldr	r3, [pc, #560]	; (800db00 <ProcessMacCommands+0x930>)
 800d8d0:	4413      	add	r3, r2
 800d8d2:	613b      	str	r3, [r7, #16]

                    // Compensate time difference between Tx Done time and now
                    sysTimeCurrent = SysTimeGet( );
 800d8d4:	f107 0308 	add.w	r3, r7, #8
 800d8d8:	4618      	mov	r0, r3
 800d8da:	f00a fa1b 	bl	8017d14 <SysTimeGet>
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 800d8de:	f107 006c 	add.w	r0, r7, #108	; 0x6c
 800d8e2:	4b88      	ldr	r3, [pc, #544]	; (800db04 <ProcessMacCommands+0x934>)
 800d8e4:	f8d3 233c 	ldr.w	r2, [r3, #828]	; 0x33c
 800d8e8:	9200      	str	r2, [sp, #0]
 800d8ea:	f8d3 3338 	ldr.w	r3, [r3, #824]	; 0x338
 800d8ee:	f107 0210 	add.w	r2, r7, #16
 800d8f2:	ca06      	ldmia	r2, {r1, r2}
 800d8f4:	f00a f9a7 	bl	8017c46 <SysTimeSub>
 800d8f8:	f107 0010 	add.w	r0, r7, #16
 800d8fc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d8fe:	9300      	str	r3, [sp, #0]
 800d900:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d902:	f107 0208 	add.w	r2, r7, #8
 800d906:	ca06      	ldmia	r2, {r1, r2}
 800d908:	f00a f964 	bl	8017bd4 <SysTimeAdd>

                    // Apply the new system time.
                    SysTimeSet( sysTime );
 800d90c:	f107 0310 	add.w	r3, r7, #16
 800d910:	e893 0003 	ldmia.w	r3, {r0, r1}
 800d914:	f00a f9d0 	bl	8017cb8 <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 800d918:	f002 fde3 	bl	80104e2 <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 800d91c:	4b79      	ldr	r3, [pc, #484]	; (800db04 <ProcessMacCommands+0x934>)
 800d91e:	2201      	movs	r2, #1
 800d920:	f883 2434 	strb.w	r2, [r3, #1076]	; 0x434
                }
                break;
 800d924:	e0df      	b.n	800dae6 <ProcessMacCommands+0x916>
            }
            case SRV_MAC_PING_SLOT_INFO_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 800d926:	200d      	movs	r0, #13
 800d928:	f003 fa3e 	bl	8010da8 <LoRaMacConfirmQueueIsCmdActive>
 800d92c:	4603      	mov	r3, r0
 800d92e:	2b00      	cmp	r3, #0
 800d930:	f000 80d9 	beq.w	800dae6 <ProcessMacCommands+0x916>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 800d934:	210d      	movs	r1, #13
 800d936:	2000      	movs	r0, #0
 800d938:	f003 f9aa 	bl	8010c90 <LoRaMacConfirmQueueSetStatus>
                    // According to the specification, it is not allowed to process this answer in
                    // a ping or multicast slot
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 800d93c:	4b71      	ldr	r3, [pc, #452]	; (800db04 <ProcessMacCommands+0x934>)
 800d93e:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800d942:	2b04      	cmp	r3, #4
 800d944:	f000 80cf 	beq.w	800dae6 <ProcessMacCommands+0x916>
 800d948:	4b6e      	ldr	r3, [pc, #440]	; (800db04 <ProcessMacCommands+0x934>)
 800d94a:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800d94e:	2b05      	cmp	r3, #5
 800d950:	f000 80c9 	beq.w	800dae6 <ProcessMacCommands+0x916>
                    {
                        LoRaMacClassBPingSlotInfoAns( );
 800d954:	f002 fda6 	bl	80104a4 <LoRaMacClassBPingSlotInfoAns>
                    }
                }
                break;
 800d958:	e0c5      	b.n	800dae6 <ProcessMacCommands+0x916>
            }
            case SRV_MAC_PING_SLOT_CHANNEL_REQ:
            {
                uint8_t status = 0x03;
 800d95a:	2303      	movs	r3, #3
 800d95c:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                uint32_t frequency = 0;
 800d960:	2300      	movs	r3, #0
 800d962:	67bb      	str	r3, [r7, #120]	; 0x78
                uint8_t datarate;

                frequency = ( uint32_t )payload[macIndex++];
 800d964:	78fb      	ldrb	r3, [r7, #3]
 800d966:	1c5a      	adds	r2, r3, #1
 800d968:	70fa      	strb	r2, [r7, #3]
 800d96a:	461a      	mov	r2, r3
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	4413      	add	r3, r2
 800d970:	781b      	ldrb	r3, [r3, #0]
 800d972:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 800d974:	78fb      	ldrb	r3, [r7, #3]
 800d976:	1c5a      	adds	r2, r3, #1
 800d978:	70fa      	strb	r2, [r7, #3]
 800d97a:	461a      	mov	r2, r3
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	4413      	add	r3, r2
 800d980:	781b      	ldrb	r3, [r3, #0]
 800d982:	021b      	lsls	r3, r3, #8
 800d984:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800d986:	4313      	orrs	r3, r2
 800d988:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 800d98a:	78fb      	ldrb	r3, [r7, #3]
 800d98c:	1c5a      	adds	r2, r3, #1
 800d98e:	70fa      	strb	r2, [r7, #3]
 800d990:	461a      	mov	r2, r3
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	4413      	add	r3, r2
 800d996:	781b      	ldrb	r3, [r3, #0]
 800d998:	041b      	lsls	r3, r3, #16
 800d99a:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800d99c:	4313      	orrs	r3, r2
 800d99e:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency *= 100;
 800d9a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d9a2:	2264      	movs	r2, #100	; 0x64
 800d9a4:	fb02 f303 	mul.w	r3, r2, r3
 800d9a8:	67bb      	str	r3, [r7, #120]	; 0x78
                datarate = payload[macIndex++] & 0x0F;
 800d9aa:	78fb      	ldrb	r3, [r7, #3]
 800d9ac:	1c5a      	adds	r2, r3, #1
 800d9ae:	70fa      	strb	r2, [r7, #3]
 800d9b0:	461a      	mov	r2, r3
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	4413      	add	r3, r2
 800d9b6:	781b      	ldrb	r3, [r3, #0]
 800d9b8:	f003 030f 	and.w	r3, r3, #15
 800d9bc:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 800d9c0:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800d9c4:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800d9c6:	4618      	mov	r0, r3
 800d9c8:	f002 fd72 	bl	80104b0 <LoRaMacClassBPingSlotChannelReq>
 800d9cc:	4603      	mov	r3, r0
 800d9ce:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                macCmdPayload[0] = status;
 800d9d2:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 800d9d6:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
 800d9da:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d9de:	2201      	movs	r2, #1
 800d9e0:	4619      	mov	r1, r3
 800d9e2:	2011      	movs	r0, #17
 800d9e4:	f002 feb8 	bl	8010758 <LoRaMacCommandsAddCmd>
                break;
 800d9e8:	e07d      	b.n	800dae6 <ProcessMacCommands+0x916>
            }
            case SRV_MAC_BEACON_TIMING_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 800d9ea:	200e      	movs	r0, #14
 800d9ec:	f003 f9dc 	bl	8010da8 <LoRaMacConfirmQueueIsCmdActive>
 800d9f0:	4603      	mov	r3, r0
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d077      	beq.n	800dae6 <ProcessMacCommands+0x916>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 800d9f6:	210e      	movs	r1, #14
 800d9f8:	2000      	movs	r0, #0
 800d9fa:	f003 f949 	bl	8010c90 <LoRaMacConfirmQueueSetStatus>
                    uint16_t beaconTimingDelay = 0;
 800d9fe:	2300      	movs	r3, #0
 800da00:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    uint8_t beaconTimingChannel = 0;
 800da04:	2300      	movs	r3, #0
 800da06:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 800da0a:	78fb      	ldrb	r3, [r7, #3]
 800da0c:	1c5a      	adds	r2, r3, #1
 800da0e:	70fa      	strb	r2, [r7, #3]
 800da10:	461a      	mov	r2, r3
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	4413      	add	r3, r2
 800da16:	781b      	ldrb	r3, [r3, #0]
 800da18:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 800da1c:	78fb      	ldrb	r3, [r7, #3]
 800da1e:	1c5a      	adds	r2, r3, #1
 800da20:	70fa      	strb	r2, [r7, #3]
 800da22:	461a      	mov	r2, r3
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	4413      	add	r3, r2
 800da28:	781b      	ldrb	r3, [r3, #0]
 800da2a:	021b      	lsls	r3, r3, #8
 800da2c:	b21a      	sxth	r2, r3
 800da2e:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	; 0x7e
 800da32:	4313      	orrs	r3, r2
 800da34:	b21b      	sxth	r3, r3
 800da36:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingChannel = payload[macIndex++];
 800da3a:	78fb      	ldrb	r3, [r7, #3]
 800da3c:	1c5a      	adds	r2, r3, #1
 800da3e:	70fa      	strb	r2, [r7, #3]
 800da40:	461a      	mov	r2, r3
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	4413      	add	r3, r2
 800da46:	781b      	ldrb	r3, [r3, #0]
 800da48:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 800da4c:	4b2e      	ldr	r3, [pc, #184]	; (800db08 <ProcessMacCommands+0x938>)
 800da4e:	681a      	ldr	r2, [r3, #0]
 800da50:	f897 107d 	ldrb.w	r1, [r7, #125]	; 0x7d
 800da54:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 800da58:	4618      	mov	r0, r3
 800da5a:	f002 fd35 	bl	80104c8 <LoRaMacClassBBeaconTimingAns>
                }
                break;
 800da5e:	e042      	b.n	800dae6 <ProcessMacCommands+0x916>
            }
            case SRV_MAC_BEACON_FREQ_REQ:
                {
                    uint32_t frequency = 0;
 800da60:	2300      	movs	r3, #0
 800da62:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    frequency = ( uint32_t )payload[macIndex++];
 800da66:	78fb      	ldrb	r3, [r7, #3]
 800da68:	1c5a      	adds	r2, r3, #1
 800da6a:	70fa      	strb	r2, [r7, #3]
 800da6c:	461a      	mov	r2, r3
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	4413      	add	r3, r2
 800da72:	781b      	ldrb	r3, [r3, #0]
 800da74:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 800da78:	78fb      	ldrb	r3, [r7, #3]
 800da7a:	1c5a      	adds	r2, r3, #1
 800da7c:	70fa      	strb	r2, [r7, #3]
 800da7e:	461a      	mov	r2, r3
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	4413      	add	r3, r2
 800da84:	781b      	ldrb	r3, [r3, #0]
 800da86:	021b      	lsls	r3, r3, #8
 800da88:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800da8c:	4313      	orrs	r3, r2
 800da8e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 800da92:	78fb      	ldrb	r3, [r7, #3]
 800da94:	1c5a      	adds	r2, r3, #1
 800da96:	70fa      	strb	r2, [r7, #3]
 800da98:	461a      	mov	r2, r3
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	4413      	add	r3, r2
 800da9e:	781b      	ldrb	r3, [r3, #0]
 800daa0:	041b      	lsls	r3, r3, #16
 800daa2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800daa6:	4313      	orrs	r3, r2
 800daa8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency *= 100;
 800daac:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800dab0:	2264      	movs	r2, #100	; 0x64
 800dab2:	fb02 f303 	mul.w	r3, r2, r3
 800dab6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 800daba:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800dabe:	f002 fd16 	bl	80104ee <LoRaMacClassBBeaconFreqReq>
 800dac2:	4603      	mov	r3, r0
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	d003      	beq.n	800dad0 <ProcessMacCommands+0x900>
                    {
                        macCmdPayload[0] = 1;
 800dac8:	2301      	movs	r3, #1
 800daca:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
 800dace:	e002      	b.n	800dad6 <ProcessMacCommands+0x906>
                    }
                    else
                    {
                        macCmdPayload[0] = 0;
 800dad0:	2300      	movs	r3, #0
 800dad2:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                    }
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 800dad6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800dada:	2201      	movs	r2, #1
 800dadc:	4619      	mov	r1, r3
 800dade:	2013      	movs	r0, #19
 800dae0:	f002 fe3a 	bl	8010758 <LoRaMacCommandsAddCmd>
                }
                break;
 800dae4:	bf00      	nop
    while( macIndex < commandsSize )
 800dae6:	78fa      	ldrb	r2, [r7, #3]
 800dae8:	78bb      	ldrb	r3, [r7, #2]
 800daea:	429a      	cmp	r2, r3
 800daec:	f4ff ab88 	bcc.w	800d200 <ProcessMacCommands+0x30>
 800daf0:	e002      	b.n	800daf8 <ProcessMacCommands+0x928>
            return;
 800daf2:	bf00      	nop
 800daf4:	e000      	b.n	800daf8 <ProcessMacCommands+0x928>
            default:
                // Unknown command. ABORT MAC commands processing
                return;
 800daf6:	bf00      	nop
        }
    }
}
 800daf8:	378c      	adds	r7, #140	; 0x8c
 800dafa:	46bd      	mov	sp, r7
 800dafc:	bd90      	pop	{r4, r7, pc}
 800dafe:	bf00      	nop
 800db00:	12d53d80 	.word	0x12d53d80
 800db04:	200002c8 	.word	0x200002c8
 800db08:	20001550 	.word	0x20001550

0800db0c <Send>:

/* ST_WORKAROUND: Update Send request with new input parameter to allow delayed tx */
static LoRaMacStatus_t Send( LoRaMacHeader_t* macHdr, uint8_t fPort, void* fBuffer, uint16_t fBufferSize, bool allowDelayedTx )
{
 800db0c:	b580      	push	{r7, lr}
 800db0e:	b08e      	sub	sp, #56	; 0x38
 800db10:	af02      	add	r7, sp, #8
 800db12:	60f8      	str	r0, [r7, #12]
 800db14:	607a      	str	r2, [r7, #4]
 800db16:	461a      	mov	r2, r3
 800db18:	460b      	mov	r3, r1
 800db1a:	72fb      	strb	r3, [r7, #11]
 800db1c:	4613      	mov	r3, r2
 800db1e:	813b      	strh	r3, [r7, #8]
    LoRaMacFrameCtrl_t fCtrl;
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800db20:	2303      	movs	r3, #3
 800db22:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int8_t datarate = Nvm.MacGroup1.ChannelsDatarate;
 800db26:	4b65      	ldr	r3, [pc, #404]	; (800dcbc <Send+0x1b0>)
 800db28:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800db2c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    int8_t txPower = Nvm.MacGroup1.ChannelsTxPower;
 800db30:	4b62      	ldr	r3, [pc, #392]	; (800dcbc <Send+0x1b0>)
 800db32:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800db36:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 800db3a:	4b60      	ldr	r3, [pc, #384]	; (800dcbc <Send+0x1b0>)
 800db3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800db3e:	62bb      	str	r3, [r7, #40]	; 0x28
    CalcNextAdrParams_t adrNext;

    // Check if we are joined
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 800db40:	4b5e      	ldr	r3, [pc, #376]	; (800dcbc <Send+0x1b0>)
 800db42:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 800db46:	2b00      	cmp	r3, #0
 800db48:	d101      	bne.n	800db4e <Send+0x42>
    {
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 800db4a:	2307      	movs	r3, #7
 800db4c:	e0b1      	b.n	800dcb2 <Send+0x1a6>
    }
    if( Nvm.MacGroup2.MaxDCycle == 0 )
 800db4e:	4b5b      	ldr	r3, [pc, #364]	; (800dcbc <Send+0x1b0>)
 800db50:	f893 30ff 	ldrb.w	r3, [r3, #255]	; 0xff
 800db54:	2b00      	cmp	r3, #0
 800db56:	d102      	bne.n	800db5e <Send+0x52>
    {
        Nvm.MacGroup1.AggregatedTimeOff = 0;
 800db58:	4b58      	ldr	r3, [pc, #352]	; (800dcbc <Send+0x1b0>)
 800db5a:	2200      	movs	r2, #0
 800db5c:	631a      	str	r2, [r3, #48]	; 0x30
    }

    fCtrl.Value = 0;
 800db5e:	2300      	movs	r3, #0
 800db60:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.FOptsLen      = 0;
 800db64:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800db68:	f36f 0303 	bfc	r3, #0, #4
 800db6c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.Adr           = Nvm.MacGroup2.AdrCtrlOn;
 800db70:	4b52      	ldr	r3, [pc, #328]	; (800dcbc <Send+0x1b0>)
 800db72:	f893 20fe 	ldrb.w	r2, [r3, #254]	; 0xfe
 800db76:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800db7a:	f362 13c7 	bfi	r3, r2, #7, #1
 800db7e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

    // Check class b
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800db82:	4b4e      	ldr	r3, [pc, #312]	; (800dcbc <Send+0x1b0>)
 800db84:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800db88:	2b01      	cmp	r3, #1
 800db8a:	d106      	bne.n	800db9a <Send+0x8e>
    {
        fCtrl.Bits.FPending      = 1;
 800db8c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800db90:	f043 0310 	orr.w	r3, r3, #16
 800db94:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 800db98:	e005      	b.n	800dba6 <Send+0x9a>
    }
    else
    {
        fCtrl.Bits.FPending      = 0;
 800db9a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800db9e:	f36f 1304 	bfc	r3, #4, #1
 800dba2:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // Check server ack
    if( Nvm.MacGroup1.SrvAckRequested == true )
 800dba6:	4b45      	ldr	r3, [pc, #276]	; (800dcbc <Send+0x1b0>)
 800dba8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d005      	beq.n	800dbbc <Send+0xb0>
    {
        fCtrl.Bits.Ack = 1;
 800dbb0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800dbb4:	f043 0320 	orr.w	r3, r3, #32
 800dbb8:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // ADR next request
    adrNext.Version = Nvm.MacGroup2.Version;
 800dbbc:	4b3f      	ldr	r3, [pc, #252]	; (800dcbc <Send+0x1b0>)
 800dbbe:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800dbc2:	617b      	str	r3, [r7, #20]
    adrNext.UpdateChanMask = true;
 800dbc4:	2301      	movs	r3, #1
 800dbc6:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 800dbc8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800dbcc:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800dbd0:	b2db      	uxtb	r3, r3
 800dbd2:	2b00      	cmp	r3, #0
 800dbd4:	bf14      	ite	ne
 800dbd6:	2301      	movne	r3, #1
 800dbd8:	2300      	moveq	r3, #0
 800dbda:	b2db      	uxtb	r3, r3
 800dbdc:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 800dbde:	4b37      	ldr	r3, [pc, #220]	; (800dcbc <Send+0x1b0>)
 800dbe0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dbe2:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 800dbe4:	4b36      	ldr	r3, [pc, #216]	; (800dcc0 <Send+0x1b4>)
 800dbe6:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	; 0x3f4
 800dbea:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 800dbec:	4b34      	ldr	r3, [pc, #208]	; (800dcc0 <Send+0x1b4>)
 800dbee:	f8b3 33f6 	ldrh.w	r3, [r3, #1014]	; 0x3f6
 800dbf2:	847b      	strh	r3, [r7, #34]	; 0x22
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800dbf4:	4b31      	ldr	r3, [pc, #196]	; (800dcbc <Send+0x1b0>)
 800dbf6:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 800dbfa:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 800dbfe:	4b2f      	ldr	r3, [pc, #188]	; (800dcbc <Send+0x1b0>)
 800dc00:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 800dc04:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    adrNext.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800dc08:	4b2c      	ldr	r3, [pc, #176]	; (800dcbc <Send+0x1b0>)
 800dc0a:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800dc0e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    adrNext.Region = Nvm.MacGroup2.Region;
 800dc12:	4b2a      	ldr	r3, [pc, #168]	; (800dcbc <Send+0x1b0>)
 800dc14:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800dc18:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
 800dc1c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800dc20:	f107 0014 	add.w	r0, r7, #20
 800dc24:	4a27      	ldr	r2, [pc, #156]	; (800dcc4 <Send+0x1b8>)
 800dc26:	4928      	ldr	r1, [pc, #160]	; (800dcc8 <Send+0x1bc>)
 800dc28:	f002 fb7c 	bl	8010324 <LoRaMacAdrCalcNext>
 800dc2c:	4603      	mov	r3, r0
 800dc2e:	461a      	mov	r2, r3
 800dc30:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800dc34:	f362 1386 	bfi	r3, r2, #6, #1
 800dc38:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                                               &Nvm.MacGroup1.ChannelsTxPower, &adrAckCounter );

    // Prepare the frame
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 800dc3c:	7afa      	ldrb	r2, [r7, #11]
 800dc3e:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 800dc42:	893b      	ldrh	r3, [r7, #8]
 800dc44:	9300      	str	r3, [sp, #0]
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	68f8      	ldr	r0, [r7, #12]
 800dc4a:	f000 fc21 	bl	800e490 <PrepareFrame>
 800dc4e:	4603      	mov	r3, r0
 800dc50:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    // Validate status
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 800dc54:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800dc58:	2b00      	cmp	r3, #0
 800dc5a:	d003      	beq.n	800dc64 <Send+0x158>
 800dc5c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800dc60:	2b0a      	cmp	r3, #10
 800dc62:	d107      	bne.n	800dc74 <Send+0x168>
    {
        // Schedule frame, do not allow delayed transmissions
        status = ScheduleTx( allowDelayedTx ); /* ST_WORKAROUND: Update Send request with new input parameter to allow delayed tx */
 800dc64:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800dc68:	4618      	mov	r0, r3
 800dc6a:	f000 f96d 	bl	800df48 <ScheduleTx>
 800dc6e:	4603      	mov	r3, r0
 800dc70:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    // Post processing
    if( status != LORAMAC_STATUS_OK )
 800dc74:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	d00a      	beq.n	800dc92 <Send+0x186>
    {
        // Bad case - restore
        // Store local variables
        Nvm.MacGroup1.ChannelsDatarate = datarate;
 800dc7c:	4a0f      	ldr	r2, [pc, #60]	; (800dcbc <Send+0x1b0>)
 800dc7e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800dc82:	f882 3039 	strb.w	r3, [r2, #57]	; 0x39
        Nvm.MacGroup1.ChannelsTxPower = txPower;
 800dc86:	4a0d      	ldr	r2, [pc, #52]	; (800dcbc <Send+0x1b0>)
 800dc88:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800dc8c:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
 800dc90:	e00d      	b.n	800dcae <Send+0x1a2>
    }
    else
    {
        // Good case
        Nvm.MacGroup1.SrvAckRequested = false;
 800dc92:	4b0a      	ldr	r3, [pc, #40]	; (800dcbc <Send+0x1b0>)
 800dc94:	2200      	movs	r2, #0
 800dc96:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        Nvm.MacGroup1.AdrAckCounter = adrAckCounter;
 800dc9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc9c:	4a07      	ldr	r2, [pc, #28]	; (800dcbc <Send+0x1b0>)
 800dc9e:	6293      	str	r3, [r2, #40]	; 0x28
        // Remove all none sticky MAC commands
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 800dca0:	f002 fdd2 	bl	8010848 <LoRaMacCommandsRemoveNoneStickyCmds>
 800dca4:	4603      	mov	r3, r0
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	d001      	beq.n	800dcae <Send+0x1a2>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800dcaa:	2313      	movs	r3, #19
 800dcac:	e001      	b.n	800dcb2 <Send+0x1a6>
        }
    }
    return status;
 800dcae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800dcb2:	4618      	mov	r0, r3
 800dcb4:	3730      	adds	r7, #48	; 0x30
 800dcb6:	46bd      	mov	sp, r7
 800dcb8:	bd80      	pop	{r7, pc}
 800dcba:	bf00      	nop
 800dcbc:	200007d0 	.word	0x200007d0
 800dcc0:	200002c8 	.word	0x200002c8
 800dcc4:	20000808 	.word	0x20000808
 800dcc8:	20000809 	.word	0x20000809

0800dccc <SendReJoinReq>:

static LoRaMacStatus_t SendReJoinReq( JoinReqIdentifier_t joinReqType )
{
 800dccc:	b580      	push	{r7, lr}
 800dcce:	b084      	sub	sp, #16
 800dcd0:	af00      	add	r7, sp, #0
 800dcd2:	4603      	mov	r3, r0
 800dcd4:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800dcd6:	2300      	movs	r3, #0
 800dcd8:	73bb      	strb	r3, [r7, #14]
    LoRaMacHeader_t macHdr;
    macHdr.Value = 0;
 800dcda:	2300      	movs	r3, #0
 800dcdc:	733b      	strb	r3, [r7, #12]
    bool allowDelayedTx = true;
 800dcde:	2301      	movs	r3, #1
 800dce0:	73fb      	strb	r3, [r7, #15]

    // Setup join/rejoin message
    switch( joinReqType )
 800dce2:	79fb      	ldrb	r3, [r7, #7]
 800dce4:	2bff      	cmp	r3, #255	; 0xff
 800dce6:	d129      	bne.n	800dd3c <SendReJoinReq+0x70>
    {
        case JOIN_REQ:
        {
            SwitchClass( CLASS_A );
 800dce8:	2000      	movs	r0, #0
 800dcea:	f7ff f941 	bl	800cf70 <SwitchClass>

            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 800dcee:	4b1a      	ldr	r3, [pc, #104]	; (800dd58 <SendReJoinReq+0x8c>)
 800dcf0:	2200      	movs	r2, #0
 800dcf2:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 800dcf6:	4b18      	ldr	r3, [pc, #96]	; (800dd58 <SendReJoinReq+0x8c>)
 800dcf8:	4a18      	ldr	r2, [pc, #96]	; (800dd5c <SendReJoinReq+0x90>)
 800dcfa:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 800dcfe:	4b16      	ldr	r3, [pc, #88]	; (800dd58 <SendReJoinReq+0x8c>)
 800dd00:	22ff      	movs	r2, #255	; 0xff
 800dd02:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c

            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 800dd06:	7b3b      	ldrb	r3, [r7, #12]
 800dd08:	f36f 1347 	bfc	r3, #5, #3
 800dd0c:	733b      	strb	r3, [r7, #12]
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 800dd0e:	7b3a      	ldrb	r2, [r7, #12]
 800dd10:	4b11      	ldr	r3, [pc, #68]	; (800dd58 <SendReJoinReq+0x8c>)
 800dd12:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d

            memcpy1( MacCtx.TxMsg.Message.JoinReq.JoinEUI, SecureElementGetJoinEui( ), LORAMAC_JOIN_EUI_FIELD_SIZE );
 800dd16:	f7fc fc85 	bl	800a624 <SecureElementGetJoinEui>
 800dd1a:	4603      	mov	r3, r0
 800dd1c:	2208      	movs	r2, #8
 800dd1e:	4619      	mov	r1, r3
 800dd20:	480f      	ldr	r0, [pc, #60]	; (800dd60 <SendReJoinReq+0x94>)
 800dd22:	f006 fd5a 	bl	80147da <memcpy1>
            memcpy1( MacCtx.TxMsg.Message.JoinReq.DevEUI, SecureElementGetDevEui( ), LORAMAC_DEV_EUI_FIELD_SIZE );
 800dd26:	f7fc fc5b 	bl	800a5e0 <SecureElementGetDevEui>
 800dd2a:	4603      	mov	r3, r0
 800dd2c:	2208      	movs	r2, #8
 800dd2e:	4619      	mov	r1, r3
 800dd30:	480c      	ldr	r0, [pc, #48]	; (800dd64 <SendReJoinReq+0x98>)
 800dd32:	f006 fd52 	bl	80147da <memcpy1>

            allowDelayedTx = false;
 800dd36:	2300      	movs	r3, #0
 800dd38:	73fb      	strb	r3, [r7, #15]

            break;
 800dd3a:	e002      	b.n	800dd42 <SendReJoinReq+0x76>
        }
        default:
            status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 800dd3c:	2302      	movs	r3, #2
 800dd3e:	73bb      	strb	r3, [r7, #14]
            break;
 800dd40:	bf00      	nop
    }

    // Schedule frame
    status = ScheduleTx( allowDelayedTx );
 800dd42:	7bfb      	ldrb	r3, [r7, #15]
 800dd44:	4618      	mov	r0, r3
 800dd46:	f000 f8ff 	bl	800df48 <ScheduleTx>
 800dd4a:	4603      	mov	r3, r0
 800dd4c:	73bb      	strb	r3, [r7, #14]
    return status;
 800dd4e:	7bbb      	ldrb	r3, [r7, #14]
}
 800dd50:	4618      	mov	r0, r3
 800dd52:	3710      	adds	r7, #16
 800dd54:	46bd      	mov	sp, r7
 800dd56:	bd80      	pop	{r7, pc}
 800dd58:	200002c8 	.word	0x200002c8
 800dd5c:	200002ca 	.word	0x200002ca
 800dd60:	200003d6 	.word	0x200003d6
 800dd64:	200003de 	.word	0x200003de

0800dd68 <CheckForClassBCollision>:

static LoRaMacStatus_t CheckForClassBCollision( void )
{
 800dd68:	b580      	push	{r7, lr}
 800dd6a:	af00      	add	r7, sp, #0
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 800dd6c:	f002 fb49 	bl	8010402 <LoRaMacClassBIsBeaconExpected>
 800dd70:	4603      	mov	r3, r0
 800dd72:	2b00      	cmp	r3, #0
 800dd74:	d001      	beq.n	800dd7a <CheckForClassBCollision+0x12>
    {
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 800dd76:	230e      	movs	r3, #14
 800dd78:	e013      	b.n	800dda2 <CheckForClassBCollision+0x3a>
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800dd7a:	4b0b      	ldr	r3, [pc, #44]	; (800dda8 <CheckForClassBCollision+0x40>)
 800dd7c:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800dd80:	2b01      	cmp	r3, #1
 800dd82:	d10d      	bne.n	800dda0 <CheckForClassBCollision+0x38>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800dd84:	f002 fb44 	bl	8010410 <LoRaMacClassBIsPingExpected>
 800dd88:	4603      	mov	r3, r0
 800dd8a:	2b00      	cmp	r3, #0
 800dd8c:	d001      	beq.n	800dd92 <CheckForClassBCollision+0x2a>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 800dd8e:	230f      	movs	r3, #15
 800dd90:	e007      	b.n	800dda2 <CheckForClassBCollision+0x3a>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800dd92:	f002 fb44 	bl	801041e <LoRaMacClassBIsMulticastExpected>
 800dd96:	4603      	mov	r3, r0
 800dd98:	2b00      	cmp	r3, #0
 800dd9a:	d001      	beq.n	800dda0 <CheckForClassBCollision+0x38>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 800dd9c:	230f      	movs	r3, #15
 800dd9e:	e000      	b.n	800dda2 <CheckForClassBCollision+0x3a>
        }
    }
    return LORAMAC_STATUS_OK;
 800dda0:	2300      	movs	r3, #0
}
 800dda2:	4618      	mov	r0, r3
 800dda4:	bd80      	pop	{r7, pc}
 800dda6:	bf00      	nop
 800dda8:	200007d0 	.word	0x200007d0

0800ddac <ComputeRxWindowParameters>:

static void ComputeRxWindowParameters( void )
{
 800ddac:	b590      	push	{r4, r7, lr}
 800ddae:	b083      	sub	sp, #12
 800ddb0:	af02      	add	r7, sp, #8
    // Compute Rx1 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 800ddb2:	4b2d      	ldr	r3, [pc, #180]	; (800de68 <ComputeRxWindowParameters+0xbc>)
 800ddb4:	f893 4040 	ldrb.w	r4, [r3, #64]	; 0x40
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 800ddb8:	4b2b      	ldr	r3, [pc, #172]	; (800de68 <ComputeRxWindowParameters+0xbc>)
 800ddba:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800ddbe:	4b2a      	ldr	r3, [pc, #168]	; (800de68 <ComputeRxWindowParameters+0xbc>)
 800ddc0:	f893 1075 	ldrb.w	r1, [r3, #117]	; 0x75
 800ddc4:	4b28      	ldr	r3, [pc, #160]	; (800de68 <ComputeRxWindowParameters+0xbc>)
 800ddc6:	f993 2039 	ldrsb.w	r2, [r3, #57]	; 0x39
                                                          Nvm.MacGroup2.MacParams.DownlinkDwellTime,
                                                          Nvm.MacGroup1.ChannelsDatarate,
                                                          Nvm.MacGroup2.MacParams.Rx1DrOffset ),
 800ddca:	4b27      	ldr	r3, [pc, #156]	; (800de68 <ComputeRxWindowParameters+0xbc>)
 800ddcc:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 800ddd0:	b25b      	sxtb	r3, r3
 800ddd2:	f004 fba3 	bl	801251c <RegionApplyDrOffset>
 800ddd6:	4603      	mov	r3, r0
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 800ddd8:	b259      	sxtb	r1, r3
 800ddda:	4b23      	ldr	r3, [pc, #140]	; (800de68 <ComputeRxWindowParameters+0xbc>)
 800dddc:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 800dde0:	4b21      	ldr	r3, [pc, #132]	; (800de68 <ComputeRxWindowParameters+0xbc>)
 800dde2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dde4:	4821      	ldr	r0, [pc, #132]	; (800de6c <ComputeRxWindowParameters+0xc0>)
 800dde6:	9000      	str	r0, [sp, #0]
 800dde8:	4620      	mov	r0, r4
 800ddea:	f004 faa7 	bl	801233c <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow1Config );
    // Compute Rx2 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 800ddee:	4b1e      	ldr	r3, [pc, #120]	; (800de68 <ComputeRxWindowParameters+0xbc>)
 800ddf0:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
                                     Nvm.MacGroup2.MacParams.Rx2Channel.Datarate,
 800ddf4:	4b1c      	ldr	r3, [pc, #112]	; (800de68 <ComputeRxWindowParameters+0xbc>)
 800ddf6:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 800ddfa:	b259      	sxtb	r1, r3
 800ddfc:	4b1a      	ldr	r3, [pc, #104]	; (800de68 <ComputeRxWindowParameters+0xbc>)
 800ddfe:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 800de02:	4b19      	ldr	r3, [pc, #100]	; (800de68 <ComputeRxWindowParameters+0xbc>)
 800de04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800de06:	4c1a      	ldr	r4, [pc, #104]	; (800de70 <ComputeRxWindowParameters+0xc4>)
 800de08:	9400      	str	r4, [sp, #0]
 800de0a:	f004 fa97 	bl	801233c <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow2Config );

    // Default setup, in case the device joined
    MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 800de0e:	4b16      	ldr	r3, [pc, #88]	; (800de68 <ComputeRxWindowParameters+0xbc>)
 800de10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800de12:	4a18      	ldr	r2, [pc, #96]	; (800de74 <ComputeRxWindowParameters+0xc8>)
 800de14:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 800de18:	4413      	add	r3, r2
 800de1a:	4a16      	ldr	r2, [pc, #88]	; (800de74 <ComputeRxWindowParameters+0xc8>)
 800de1c:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
    MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 800de20:	4b11      	ldr	r3, [pc, #68]	; (800de68 <ComputeRxWindowParameters+0xbc>)
 800de22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800de24:	4a13      	ldr	r2, [pc, #76]	; (800de74 <ComputeRxWindowParameters+0xc8>)
 800de26:	f8d2 23d8 	ldr.w	r2, [r2, #984]	; 0x3d8
 800de2a:	4413      	add	r3, r2
 800de2c:	4a11      	ldr	r2, [pc, #68]	; (800de74 <ComputeRxWindowParameters+0xc8>)
 800de2e:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4

    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 800de32:	4b0d      	ldr	r3, [pc, #52]	; (800de68 <ComputeRxWindowParameters+0xbc>)
 800de34:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 800de38:	2b00      	cmp	r3, #0
 800de3a:	d111      	bne.n	800de60 <ComputeRxWindowParameters+0xb4>
    {
        MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 800de3c:	4b0a      	ldr	r3, [pc, #40]	; (800de68 <ComputeRxWindowParameters+0xbc>)
 800de3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800de40:	4a0c      	ldr	r2, [pc, #48]	; (800de74 <ComputeRxWindowParameters+0xc8>)
 800de42:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 800de46:	4413      	add	r3, r2
 800de48:	4a0a      	ldr	r2, [pc, #40]	; (800de74 <ComputeRxWindowParameters+0xc8>)
 800de4a:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
        MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 800de4e:	4b06      	ldr	r3, [pc, #24]	; (800de68 <ComputeRxWindowParameters+0xbc>)
 800de50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800de52:	4a08      	ldr	r2, [pc, #32]	; (800de74 <ComputeRxWindowParameters+0xc8>)
 800de54:	f8d2 23d8 	ldr.w	r2, [r2, #984]	; 0x3d8
 800de58:	4413      	add	r3, r2
 800de5a:	4a06      	ldr	r2, [pc, #24]	; (800de74 <ComputeRxWindowParameters+0xc8>)
 800de5c:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4
    }
}
 800de60:	bf00      	nop
 800de62:	3704      	adds	r7, #4
 800de64:	46bd      	mov	sp, r7
 800de66:	bd90      	pop	{r4, r7, pc}
 800de68:	200007d0 	.word	0x200007d0
 800de6c:	20000680 	.word	0x20000680
 800de70:	20000694 	.word	0x20000694
 800de74:	200002c8 	.word	0x200002c8

0800de78 <VerifyTxFrame>:

static LoRaMacStatus_t VerifyTxFrame( void )
{
 800de78:	b580      	push	{r7, lr}
 800de7a:	b082      	sub	sp, #8
 800de7c:	af00      	add	r7, sp, #0
    size_t macCmdsSize = 0;
 800de7e:	2300      	movs	r3, #0
 800de80:	607b      	str	r3, [r7, #4]

    if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 800de82:	4b13      	ldr	r3, [pc, #76]	; (800ded0 <VerifyTxFrame+0x58>)
 800de84:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 800de88:	2b00      	cmp	r3, #0
 800de8a:	d01b      	beq.n	800dec4 <VerifyTxFrame+0x4c>
    {
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 800de8c:	1d3b      	adds	r3, r7, #4
 800de8e:	4618      	mov	r0, r3
 800de90:	f002 fd20 	bl	80108d4 <LoRaMacCommandsGetSizeSerializedCmds>
 800de94:	4603      	mov	r3, r0
 800de96:	2b00      	cmp	r3, #0
 800de98:	d001      	beq.n	800de9e <VerifyTxFrame+0x26>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800de9a:	2313      	movs	r3, #19
 800de9c:	e013      	b.n	800dec6 <VerifyTxFrame+0x4e>
        }

        if( ValidatePayloadLength( MacCtx.AppDataSize, Nvm.MacGroup1.ChannelsDatarate, macCmdsSize ) == false )
 800de9e:	4b0d      	ldr	r3, [pc, #52]	; (800ded4 <VerifyTxFrame+0x5c>)
 800dea0:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800dea4:	4a0a      	ldr	r2, [pc, #40]	; (800ded0 <VerifyTxFrame+0x58>)
 800dea6:	f992 1039 	ldrsb.w	r1, [r2, #57]	; 0x39
 800deaa:	687a      	ldr	r2, [r7, #4]
 800deac:	b2d2      	uxtb	r2, r2
 800deae:	4618      	mov	r0, r3
 800deb0:	f7ff f956 	bl	800d160 <ValidatePayloadLength>
 800deb4:	4603      	mov	r3, r0
 800deb6:	f083 0301 	eor.w	r3, r3, #1
 800deba:	b2db      	uxtb	r3, r3
 800debc:	2b00      	cmp	r3, #0
 800debe:	d001      	beq.n	800dec4 <VerifyTxFrame+0x4c>
        {
            return LORAMAC_STATUS_LENGTH_ERROR;
 800dec0:	2308      	movs	r3, #8
 800dec2:	e000      	b.n	800dec6 <VerifyTxFrame+0x4e>
        }
    }
    return LORAMAC_STATUS_OK;
 800dec4:	2300      	movs	r3, #0
}
 800dec6:	4618      	mov	r0, r3
 800dec8:	3708      	adds	r7, #8
 800deca:	46bd      	mov	sp, r7
 800decc:	bd80      	pop	{r7, pc}
 800dece:	bf00      	nop
 800ded0:	200007d0 	.word	0x200007d0
 800ded4:	200002c8 	.word	0x200002c8

0800ded8 <SerializeTxFrame>:

static LoRaMacStatus_t SerializeTxFrame( void )
{
 800ded8:	b580      	push	{r7, lr}
 800deda:	b082      	sub	sp, #8
 800dedc:	af00      	add	r7, sp, #0
    LoRaMacSerializerStatus_t serializeStatus;

    switch( MacCtx.TxMsg.Type )
 800dede:	4b18      	ldr	r3, [pc, #96]	; (800df40 <SerializeTxFrame+0x68>)
 800dee0:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	d002      	beq.n	800deee <SerializeTxFrame+0x16>
 800dee8:	2b04      	cmp	r3, #4
 800deea:	d011      	beq.n	800df10 <SerializeTxFrame+0x38>
 800deec:	e021      	b.n	800df32 <SerializeTxFrame+0x5a>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 800deee:	4815      	ldr	r0, [pc, #84]	; (800df44 <SerializeTxFrame+0x6c>)
 800def0:	f004 f823 	bl	8011f3a <LoRaMacSerializerJoinRequest>
 800def4:	4603      	mov	r3, r0
 800def6:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 800def8:	79fb      	ldrb	r3, [r7, #7]
 800defa:	2b00      	cmp	r3, #0
 800defc:	d001      	beq.n	800df02 <SerializeTxFrame+0x2a>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800defe:	2311      	movs	r3, #17
 800df00:	e01a      	b.n	800df38 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 800df02:	4b0f      	ldr	r3, [pc, #60]	; (800df40 <SerializeTxFrame+0x68>)
 800df04:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800df08:	b29a      	uxth	r2, r3
 800df0a:	4b0d      	ldr	r3, [pc, #52]	; (800df40 <SerializeTxFrame+0x68>)
 800df0c:	801a      	strh	r2, [r3, #0]
            break;
 800df0e:	e012      	b.n	800df36 <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_DATA:
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 800df10:	480c      	ldr	r0, [pc, #48]	; (800df44 <SerializeTxFrame+0x6c>)
 800df12:	f004 f894 	bl	801203e <LoRaMacSerializerData>
 800df16:	4603      	mov	r3, r0
 800df18:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 800df1a:	79fb      	ldrb	r3, [r7, #7]
 800df1c:	2b00      	cmp	r3, #0
 800df1e:	d001      	beq.n	800df24 <SerializeTxFrame+0x4c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800df20:	2311      	movs	r3, #17
 800df22:	e009      	b.n	800df38 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 800df24:	4b06      	ldr	r3, [pc, #24]	; (800df40 <SerializeTxFrame+0x68>)
 800df26:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800df2a:	b29a      	uxth	r2, r3
 800df2c:	4b04      	ldr	r3, [pc, #16]	; (800df40 <SerializeTxFrame+0x68>)
 800df2e:	801a      	strh	r2, [r3, #0]
            break;
 800df30:	e001      	b.n	800df36 <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 800df32:	2303      	movs	r3, #3
 800df34:	e000      	b.n	800df38 <SerializeTxFrame+0x60>
    }
    return LORAMAC_STATUS_OK;
 800df36:	2300      	movs	r3, #0
}
 800df38:	4618      	mov	r0, r3
 800df3a:	3708      	adds	r7, #8
 800df3c:	46bd      	mov	sp, r7
 800df3e:	bd80      	pop	{r7, pc}
 800df40:	200002c8 	.word	0x200002c8
 800df44:	200003d0 	.word	0x200003d0

0800df48 <ScheduleTx>:

static LoRaMacStatus_t ScheduleTx( bool allowDelayedTx )
{
 800df48:	b580      	push	{r7, lr}
 800df4a:	b090      	sub	sp, #64	; 0x40
 800df4c:	af02      	add	r7, sp, #8
 800df4e:	4603      	mov	r3, r0
 800df50:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800df52:	2303      	movs	r3, #3
 800df54:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    NextChanParams_t nextChan;

    // Check class b collisions
    status = CheckForClassBCollision( );
 800df58:	f7ff ff06 	bl	800dd68 <CheckForClassBCollision>
 800df5c:	4603      	mov	r3, r0
 800df5e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 800df62:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800df66:	2b00      	cmp	r3, #0
 800df68:	d002      	beq.n	800df70 <ScheduleTx+0x28>
    {
        return status;
 800df6a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800df6e:	e08f      	b.n	800e090 <ScheduleTx+0x148>
    }

    // Update back-off
    CalculateBackOff( );
 800df70:	f000 f8fa 	bl	800e168 <CalculateBackOff>

    // Serialize frame
    status = SerializeTxFrame( );
 800df74:	f7ff ffb0 	bl	800ded8 <SerializeTxFrame>
 800df78:	4603      	mov	r3, r0
 800df7a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 800df7e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800df82:	2b00      	cmp	r3, #0
 800df84:	d002      	beq.n	800df8c <ScheduleTx+0x44>
    {
        return status;
 800df86:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800df8a:	e081      	b.n	800e090 <ScheduleTx+0x148>
    }

    nextChan.AggrTimeOff = Nvm.MacGroup1.AggregatedTimeOff;
 800df8c:	4b42      	ldr	r3, [pc, #264]	; (800e098 <ScheduleTx+0x150>)
 800df8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df90:	617b      	str	r3, [r7, #20]
    nextChan.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800df92:	4b41      	ldr	r3, [pc, #260]	; (800e098 <ScheduleTx+0x150>)
 800df94:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 800df98:	773b      	strb	r3, [r7, #28]
    nextChan.DutyCycleEnabled = Nvm.MacGroup2.DutyCycleOn;
 800df9a:	4b3f      	ldr	r3, [pc, #252]	; (800e098 <ScheduleTx+0x150>)
 800df9c:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
 800dfa0:	77bb      	strb	r3, [r7, #30]
    nextChan.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 800dfa2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800dfa6:	4618      	mov	r0, r3
 800dfa8:	f009 feec 	bl	8017d84 <SysTimeGetMcuTime>
 800dfac:	4638      	mov	r0, r7
 800dfae:	4b3a      	ldr	r3, [pc, #232]	; (800e098 <ScheduleTx+0x150>)
 800dfb0:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 800dfb4:	9200      	str	r2, [sp, #0]
 800dfb6:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800dfba:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800dfbe:	ca06      	ldmia	r2, {r1, r2}
 800dfc0:	f009 fe41 	bl	8017c46 <SysTimeSub>
 800dfc4:	f107 0320 	add.w	r3, r7, #32
 800dfc8:	463a      	mov	r2, r7
 800dfca:	e892 0003 	ldmia.w	r2, {r0, r1}
 800dfce:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = Nvm.MacGroup1.LastTxDoneTime;
 800dfd2:	4b31      	ldr	r3, [pc, #196]	; (800e098 <ScheduleTx+0x150>)
 800dfd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dfd6:	61bb      	str	r3, [r7, #24]
    nextChan.LastTxIsJoinRequest = false;
 800dfd8:	2300      	movs	r3, #0
 800dfda:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    nextChan.Joined = true;
 800dfde:	2301      	movs	r3, #1
 800dfe0:	777b      	strb	r3, [r7, #29]
    nextChan.PktLen = MacCtx.PktBufferLen;
 800dfe2:	4b2e      	ldr	r3, [pc, #184]	; (800e09c <ScheduleTx+0x154>)
 800dfe4:	881b      	ldrh	r3, [r3, #0]
 800dfe6:	857b      	strh	r3, [r7, #42]	; 0x2a

    // Setup the parameters based on the join status
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 800dfe8:	4b2b      	ldr	r3, [pc, #172]	; (800e098 <ScheduleTx+0x150>)
 800dfea:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 800dfee:	2b00      	cmp	r3, #0
 800dff0:	d104      	bne.n	800dffc <ScheduleTx+0xb4>
    {
        nextChan.LastTxIsJoinRequest = true;
 800dff2:	2301      	movs	r3, #1
 800dff4:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
        nextChan.Joined = false;
 800dff8:	2300      	movs	r3, #0
 800dffa:	777b      	strb	r3, [r7, #29]
    }

    // Select channel
    status = RegionNextChannel( Nvm.MacGroup2.Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &Nvm.MacGroup1.AggregatedTimeOff );
 800dffc:	4b26      	ldr	r3, [pc, #152]	; (800e098 <ScheduleTx+0x150>)
 800dffe:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800e002:	f107 0114 	add.w	r1, r7, #20
 800e006:	4b26      	ldr	r3, [pc, #152]	; (800e0a0 <ScheduleTx+0x158>)
 800e008:	9300      	str	r3, [sp, #0]
 800e00a:	4b26      	ldr	r3, [pc, #152]	; (800e0a4 <ScheduleTx+0x15c>)
 800e00c:	4a26      	ldr	r2, [pc, #152]	; (800e0a8 <ScheduleTx+0x160>)
 800e00e:	f004 fa5b 	bl	80124c8 <RegionNextChannel>
 800e012:	4603      	mov	r3, r0
 800e014:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

    if( status != LORAMAC_STATUS_OK )
 800e018:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d022      	beq.n	800e066 <ScheduleTx+0x11e>
    {
        if( ( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED ) &&
 800e020:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e024:	2b0b      	cmp	r3, #11
 800e026:	d11b      	bne.n	800e060 <ScheduleTx+0x118>
 800e028:	7bfb      	ldrb	r3, [r7, #15]
 800e02a:	2b00      	cmp	r3, #0
 800e02c:	d018      	beq.n	800e060 <ScheduleTx+0x118>
            ( allowDelayedTx == true ) )
        {
            // Allow delayed transmissions. We have to allow it in case
            // the MAC must retransmit a frame with the frame repetitions
            if( MacCtx.DutyCycleWaitTime != 0 )
 800e02e:	4b1b      	ldr	r3, [pc, #108]	; (800e09c <ScheduleTx+0x154>)
 800e030:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e034:	2b00      	cmp	r3, #0
 800e036:	d011      	beq.n	800e05c <ScheduleTx+0x114>
            {// Send later - prepare timer
                MacCtx.MacState |= LORAMAC_TX_DELAYED;
 800e038:	4b18      	ldr	r3, [pc, #96]	; (800e09c <ScheduleTx+0x154>)
 800e03a:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e03e:	f043 0320 	orr.w	r3, r3, #32
 800e042:	4a16      	ldr	r2, [pc, #88]	; (800e09c <ScheduleTx+0x154>)
 800e044:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
                TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 800e048:	4b14      	ldr	r3, [pc, #80]	; (800e09c <ScheduleTx+0x154>)
 800e04a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e04e:	4619      	mov	r1, r3
 800e050:	4816      	ldr	r0, [pc, #88]	; (800e0ac <ScheduleTx+0x164>)
 800e052:	f00a fc23 	bl	801889c <UTIL_TIMER_SetPeriod>
                TimerStart( &MacCtx.TxDelayedTimer );
 800e056:	4815      	ldr	r0, [pc, #84]	; (800e0ac <ScheduleTx+0x164>)
 800e058:	f00a fb42 	bl	80186e0 <UTIL_TIMER_Start>
            }
            return LORAMAC_STATUS_OK;
 800e05c:	2300      	movs	r3, #0
 800e05e:	e017      	b.n	800e090 <ScheduleTx+0x148>
        }
        else
        {// State where the MAC cannot send a frame
            return status;
 800e060:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e064:	e014      	b.n	800e090 <ScheduleTx+0x148>
        }
    }

    // Compute window parameters, offsets, rx symbols, system errors etc.
    ComputeRxWindowParameters( );
 800e066:	f7ff fea1 	bl	800ddac <ComputeRxWindowParameters>

    // Verify TX frame
    status = VerifyTxFrame( );
 800e06a:	f7ff ff05 	bl	800de78 <VerifyTxFrame>
 800e06e:	4603      	mov	r3, r0
 800e070:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 800e074:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e078:	2b00      	cmp	r3, #0
 800e07a:	d002      	beq.n	800e082 <ScheduleTx+0x13a>
    {
        return status;
 800e07c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e080:	e006      	b.n	800e090 <ScheduleTx+0x148>
    }

    // Try to send now
    return SendFrameOnChannel( MacCtx.Channel );
 800e082:	4b06      	ldr	r3, [pc, #24]	; (800e09c <ScheduleTx+0x154>)
 800e084:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 800e088:	4618      	mov	r0, r3
 800e08a:	f000 fb1d 	bl	800e6c8 <SendFrameOnChannel>
 800e08e:	4603      	mov	r3, r0
}
 800e090:	4618      	mov	r0, r3
 800e092:	3738      	adds	r7, #56	; 0x38
 800e094:	46bd      	mov	sp, r7
 800e096:	bd80      	pop	{r7, pc}
 800e098:	200007d0 	.word	0x200007d0
 800e09c:	200002c8 	.word	0x200002c8
 800e0a0:	20000800 	.word	0x20000800
 800e0a4:	2000074c 	.word	0x2000074c
 800e0a8:	200006dd 	.word	0x200006dd
 800e0ac:	20000630 	.word	0x20000630

0800e0b0 <SecureFrame>:

static LoRaMacStatus_t SecureFrame( uint8_t txDr, uint8_t txCh )
{
 800e0b0:	b580      	push	{r7, lr}
 800e0b2:	b084      	sub	sp, #16
 800e0b4:	af00      	add	r7, sp, #0
 800e0b6:	4603      	mov	r3, r0
 800e0b8:	460a      	mov	r2, r1
 800e0ba:	71fb      	strb	r3, [r7, #7]
 800e0bc:	4613      	mov	r3, r2
 800e0be:	71bb      	strb	r3, [r7, #6]
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 800e0c0:	2313      	movs	r3, #19
 800e0c2:	73fb      	strb	r3, [r7, #15]
    uint32_t fCntUp = 0;
 800e0c4:	2300      	movs	r3, #0
 800e0c6:	60bb      	str	r3, [r7, #8]

    switch( MacCtx.TxMsg.Type )
 800e0c8:	4b25      	ldr	r3, [pc, #148]	; (800e160 <SecureFrame+0xb0>)
 800e0ca:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	d002      	beq.n	800e0d8 <SecureFrame+0x28>
 800e0d2:	2b04      	cmp	r3, #4
 800e0d4:	d011      	beq.n	800e0fa <SecureFrame+0x4a>
 800e0d6:	e03b      	b.n	800e150 <SecureFrame+0xa0>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 800e0d8:	4822      	ldr	r0, [pc, #136]	; (800e164 <SecureFrame+0xb4>)
 800e0da:	f003 faf7 	bl	80116cc <LoRaMacCryptoPrepareJoinRequest>
 800e0de:	4603      	mov	r3, r0
 800e0e0:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 800e0e2:	7bfb      	ldrb	r3, [r7, #15]
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	d001      	beq.n	800e0ec <SecureFrame+0x3c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800e0e8:	2311      	movs	r3, #17
 800e0ea:	e034      	b.n	800e156 <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 800e0ec:	4b1c      	ldr	r3, [pc, #112]	; (800e160 <SecureFrame+0xb0>)
 800e0ee:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800e0f2:	b29a      	uxth	r2, r3
 800e0f4:	4b1a      	ldr	r3, [pc, #104]	; (800e160 <SecureFrame+0xb0>)
 800e0f6:	801a      	strh	r2, [r3, #0]
            break;
 800e0f8:	e02c      	b.n	800e154 <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_DATA:

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 800e0fa:	f107 0308 	add.w	r3, r7, #8
 800e0fe:	4618      	mov	r0, r3
 800e100:	f003 fa0a 	bl	8011518 <LoRaMacCryptoGetFCntUp>
 800e104:	4603      	mov	r3, r0
 800e106:	2b00      	cmp	r3, #0
 800e108:	d001      	beq.n	800e10e <SecureFrame+0x5e>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 800e10a:	2312      	movs	r3, #18
 800e10c:	e023      	b.n	800e156 <SecureFrame+0xa6>
            }

            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
 800e10e:	4b14      	ldr	r3, [pc, #80]	; (800e160 <SecureFrame+0xb0>)
 800e110:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 800e114:	2b00      	cmp	r3, #0
 800e116:	d104      	bne.n	800e122 <SecureFrame+0x72>
 800e118:	4b11      	ldr	r3, [pc, #68]	; (800e160 <SecureFrame+0xb0>)
 800e11a:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 800e11e:	2b01      	cmp	r3, #1
 800e120:	d902      	bls.n	800e128 <SecureFrame+0x78>
            {
                fCntUp -= 1;
 800e122:	68bb      	ldr	r3, [r7, #8]
 800e124:	3b01      	subs	r3, #1
 800e126:	60bb      	str	r3, [r7, #8]
            }

            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 800e128:	68b8      	ldr	r0, [r7, #8]
 800e12a:	79ba      	ldrb	r2, [r7, #6]
 800e12c:	79f9      	ldrb	r1, [r7, #7]
 800e12e:	4b0d      	ldr	r3, [pc, #52]	; (800e164 <SecureFrame+0xb4>)
 800e130:	f003 fbe4 	bl	80118fc <LoRaMacCryptoSecureMessage>
 800e134:	4603      	mov	r3, r0
 800e136:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 800e138:	7bfb      	ldrb	r3, [r7, #15]
 800e13a:	2b00      	cmp	r3, #0
 800e13c:	d001      	beq.n	800e142 <SecureFrame+0x92>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800e13e:	2311      	movs	r3, #17
 800e140:	e009      	b.n	800e156 <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 800e142:	4b07      	ldr	r3, [pc, #28]	; (800e160 <SecureFrame+0xb0>)
 800e144:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800e148:	b29a      	uxth	r2, r3
 800e14a:	4b05      	ldr	r3, [pc, #20]	; (800e160 <SecureFrame+0xb0>)
 800e14c:	801a      	strh	r2, [r3, #0]
            break;
 800e14e:	e001      	b.n	800e154 <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 800e150:	2303      	movs	r3, #3
 800e152:	e000      	b.n	800e156 <SecureFrame+0xa6>
    }
    return LORAMAC_STATUS_OK;
 800e154:	2300      	movs	r3, #0
}
 800e156:	4618      	mov	r0, r3
 800e158:	3710      	adds	r7, #16
 800e15a:	46bd      	mov	sp, r7
 800e15c:	bd80      	pop	{r7, pc}
 800e15e:	bf00      	nop
 800e160:	200002c8 	.word	0x200002c8
 800e164:	200003d0 	.word	0x200003d0

0800e168 <CalculateBackOff>:

static void CalculateBackOff( void )
{
 800e168:	b480      	push	{r7}
 800e16a:	af00      	add	r7, sp, #0
    // Make sure that the calculation of the backoff time for the aggregated time off will only be done in
    // case the value is zero. It will be set to zero in the function RegionNextChannel.
    if( Nvm.MacGroup1.AggregatedTimeOff == 0 )
 800e16c:	4b09      	ldr	r3, [pc, #36]	; (800e194 <CalculateBackOff+0x2c>)
 800e16e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e170:	2b00      	cmp	r3, #0
 800e172:	d10a      	bne.n	800e18a <CalculateBackOff+0x22>
    {
        // Update aggregated time-off. This must be an assignment and no incremental
        // update as we do only calculate the time-off based on the last transmission
        Nvm.MacGroup1.AggregatedTimeOff = ( MacCtx.TxTimeOnAir * Nvm.MacGroup2.AggregatedDCycle - MacCtx.TxTimeOnAir );
 800e174:	4b07      	ldr	r3, [pc, #28]	; (800e194 <CalculateBackOff+0x2c>)
 800e176:	f8b3 3102 	ldrh.w	r3, [r3, #258]	; 0x102
 800e17a:	3b01      	subs	r3, #1
 800e17c:	4a06      	ldr	r2, [pc, #24]	; (800e198 <CalculateBackOff+0x30>)
 800e17e:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
 800e182:	fb02 f303 	mul.w	r3, r2, r3
 800e186:	4a03      	ldr	r2, [pc, #12]	; (800e194 <CalculateBackOff+0x2c>)
 800e188:	6313      	str	r3, [r2, #48]	; 0x30
    }
}
 800e18a:	bf00      	nop
 800e18c:	46bd      	mov	sp, r7
 800e18e:	bc80      	pop	{r7}
 800e190:	4770      	bx	lr
 800e192:	bf00      	nop
 800e194:	200007d0 	.word	0x200007d0
 800e198:	200002c8 	.word	0x200002c8

0800e19c <RemoveMacCommands>:

static void RemoveMacCommands( LoRaMacRxSlot_t rxSlot, LoRaMacFrameCtrl_t fCtrl, Mcps_t request )
{
 800e19c:	b580      	push	{r7, lr}
 800e19e:	b082      	sub	sp, #8
 800e1a0:	af00      	add	r7, sp, #0
 800e1a2:	4603      	mov	r3, r0
 800e1a4:	7139      	strb	r1, [r7, #4]
 800e1a6:	71fb      	strb	r3, [r7, #7]
 800e1a8:	4613      	mov	r3, r2
 800e1aa:	71bb      	strb	r3, [r7, #6]
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 800e1ac:	79fb      	ldrb	r3, [r7, #7]
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d002      	beq.n	800e1b8 <RemoveMacCommands+0x1c>
 800e1b2:	79fb      	ldrb	r3, [r7, #7]
 800e1b4:	2b01      	cmp	r3, #1
 800e1b6:	d10d      	bne.n	800e1d4 <RemoveMacCommands+0x38>
    {
        // Remove all sticky MAC commands answers since we can assume
        // that they have been received by the server.
        if( request == MCPS_CONFIRMED )
 800e1b8:	79bb      	ldrb	r3, [r7, #6]
 800e1ba:	2b01      	cmp	r3, #1
 800e1bc:	d108      	bne.n	800e1d0 <RemoveMacCommands+0x34>
        {
            if( fCtrl.Bits.Ack == 1 )
 800e1be:	793b      	ldrb	r3, [r7, #4]
 800e1c0:	f003 0320 	and.w	r3, r3, #32
 800e1c4:	b2db      	uxtb	r3, r3
 800e1c6:	2b00      	cmp	r3, #0
 800e1c8:	d004      	beq.n	800e1d4 <RemoveMacCommands+0x38>
            {  // For confirmed uplinks only if we have received an ACK.
                LoRaMacCommandsRemoveStickyAnsCmds( );
 800e1ca:	f002 fb61 	bl	8010890 <LoRaMacCommandsRemoveStickyAnsCmds>
        else
        {
            LoRaMacCommandsRemoveStickyAnsCmds( );
        }
    }
}
 800e1ce:	e001      	b.n	800e1d4 <RemoveMacCommands+0x38>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 800e1d0:	f002 fb5e 	bl	8010890 <LoRaMacCommandsRemoveStickyAnsCmds>
}
 800e1d4:	bf00      	nop
 800e1d6:	3708      	adds	r7, #8
 800e1d8:	46bd      	mov	sp, r7
 800e1da:	bd80      	pop	{r7, pc}

0800e1dc <ResetMacParameters>:


static void ResetMacParameters( void )
{
 800e1dc:	b5b0      	push	{r4, r5, r7, lr}
 800e1de:	b08e      	sub	sp, #56	; 0x38
 800e1e0:	af00      	add	r7, sp, #0
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_NONE;
 800e1e2:	4b68      	ldr	r3, [pc, #416]	; (800e384 <ResetMacParameters+0x1a8>)
 800e1e4:	2200      	movs	r2, #0
 800e1e6:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110

    // ADR counter
    Nvm.MacGroup1.AdrAckCounter = 0;
 800e1ea:	4b66      	ldr	r3, [pc, #408]	; (800e384 <ResetMacParameters+0x1a8>)
 800e1ec:	2200      	movs	r2, #0
 800e1ee:	629a      	str	r2, [r3, #40]	; 0x28

    MacCtx.ChannelsNbTransCounter = 0;
 800e1f0:	4b65      	ldr	r3, [pc, #404]	; (800e388 <ResetMacParameters+0x1ac>)
 800e1f2:	2200      	movs	r2, #0
 800e1f4:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    MacCtx.AckTimeoutRetries = 1;
 800e1f8:	4b63      	ldr	r3, [pc, #396]	; (800e388 <ResetMacParameters+0x1ac>)
 800e1fa:	2201      	movs	r2, #1
 800e1fc:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    MacCtx.AckTimeoutRetriesCounter = 1;
 800e200:	4b61      	ldr	r3, [pc, #388]	; (800e388 <ResetMacParameters+0x1ac>)
 800e202:	2201      	movs	r2, #1
 800e204:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    MacCtx.AckTimeoutRetry = false;
 800e208:	4b5f      	ldr	r3, [pc, #380]	; (800e388 <ResetMacParameters+0x1ac>)
 800e20a:	2200      	movs	r2, #0
 800e20c:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413

    Nvm.MacGroup2.MaxDCycle = 0;
 800e210:	4b5c      	ldr	r3, [pc, #368]	; (800e384 <ResetMacParameters+0x1a8>)
 800e212:	2200      	movs	r2, #0
 800e214:	f883 20ff 	strb.w	r2, [r3, #255]	; 0xff
    Nvm.MacGroup2.AggregatedDCycle = 1;
 800e218:	4b5a      	ldr	r3, [pc, #360]	; (800e384 <ResetMacParameters+0x1a8>)
 800e21a:	2201      	movs	r2, #1
 800e21c:	f8a3 2102 	strh.w	r2, [r3, #258]	; 0x102

    Nvm.MacGroup1.ChannelsTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 800e220:	4b58      	ldr	r3, [pc, #352]	; (800e384 <ResetMacParameters+0x1a8>)
 800e222:	f993 20c4 	ldrsb.w	r2, [r3, #196]	; 0xc4
 800e226:	4b57      	ldr	r3, [pc, #348]	; (800e384 <ResetMacParameters+0x1a8>)
 800e228:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    Nvm.MacGroup1.ChannelsDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 800e22c:	4b55      	ldr	r3, [pc, #340]	; (800e384 <ResetMacParameters+0x1a8>)
 800e22e:	f993 20c5 	ldrsb.w	r2, [r3, #197]	; 0xc5
 800e232:	4b54      	ldr	r3, [pc, #336]	; (800e384 <ResetMacParameters+0x1a8>)
 800e234:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    Nvm.MacGroup2.MacParams.Rx1DrOffset = Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset;
 800e238:	4b52      	ldr	r3, [pc, #328]	; (800e384 <ResetMacParameters+0x1a8>)
 800e23a:	f893 20a1 	ldrb.w	r2, [r3, #161]	; 0xa1
 800e23e:	4b51      	ldr	r3, [pc, #324]	; (800e384 <ResetMacParameters+0x1a8>)
 800e240:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    Nvm.MacGroup2.MacParams.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 800e244:	4b4f      	ldr	r3, [pc, #316]	; (800e384 <ResetMacParameters+0x1a8>)
 800e246:	4a4f      	ldr	r2, [pc, #316]	; (800e384 <ResetMacParameters+0x1a8>)
 800e248:	3364      	adds	r3, #100	; 0x64
 800e24a:	32a4      	adds	r2, #164	; 0xa4
 800e24c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e250:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 800e254:	4b4b      	ldr	r3, [pc, #300]	; (800e384 <ResetMacParameters+0x1a8>)
 800e256:	4a4b      	ldr	r2, [pc, #300]	; (800e384 <ResetMacParameters+0x1a8>)
 800e258:	336c      	adds	r3, #108	; 0x6c
 800e25a:	32ac      	adds	r2, #172	; 0xac
 800e25c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e260:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.UplinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime;
 800e264:	4b47      	ldr	r3, [pc, #284]	; (800e384 <ResetMacParameters+0x1a8>)
 800e266:	f893 20b4 	ldrb.w	r2, [r3, #180]	; 0xb4
 800e26a:	4b46      	ldr	r3, [pc, #280]	; (800e384 <ResetMacParameters+0x1a8>)
 800e26c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
    Nvm.MacGroup2.MacParams.DownlinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime;
 800e270:	4b44      	ldr	r3, [pc, #272]	; (800e384 <ResetMacParameters+0x1a8>)
 800e272:	f893 20b5 	ldrb.w	r2, [r3, #181]	; 0xb5
 800e276:	4b43      	ldr	r3, [pc, #268]	; (800e384 <ResetMacParameters+0x1a8>)
 800e278:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
    Nvm.MacGroup2.MacParams.MaxEirp = Nvm.MacGroup2.MacParamsDefaults.MaxEirp;
 800e27c:	4b41      	ldr	r3, [pc, #260]	; (800e384 <ResetMacParameters+0x1a8>)
 800e27e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800e282:	4a40      	ldr	r2, [pc, #256]	; (800e384 <ResetMacParameters+0x1a8>)
 800e284:	6793      	str	r3, [r2, #120]	; 0x78
    Nvm.MacGroup2.MacParams.AntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 800e286:	4b3f      	ldr	r3, [pc, #252]	; (800e384 <ResetMacParameters+0x1a8>)
 800e288:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800e28c:	4a3d      	ldr	r2, [pc, #244]	; (800e384 <ResetMacParameters+0x1a8>)
 800e28e:	67d3      	str	r3, [r2, #124]	; 0x7c

    MacCtx.NodeAckRequested = false;
 800e290:	4b3d      	ldr	r3, [pc, #244]	; (800e388 <ResetMacParameters+0x1ac>)
 800e292:	2200      	movs	r2, #0
 800e294:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    Nvm.MacGroup1.SrvAckRequested = false;
 800e298:	4b3a      	ldr	r3, [pc, #232]	; (800e384 <ResetMacParameters+0x1a8>)
 800e29a:	2200      	movs	r2, #0
 800e29c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    // Reset to application defaults
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 800e2a0:	2301      	movs	r3, #1
 800e2a2:	733b      	strb	r3, [r7, #12]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 800e2a4:	4b39      	ldr	r3, [pc, #228]	; (800e38c <ResetMacParameters+0x1b0>)
 800e2a6:	607b      	str	r3, [r7, #4]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 800e2a8:	4b39      	ldr	r3, [pc, #228]	; (800e390 <ResetMacParameters+0x1b4>)
 800e2aa:	60bb      	str	r3, [r7, #8]
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 800e2ac:	4b35      	ldr	r3, [pc, #212]	; (800e384 <ResetMacParameters+0x1a8>)
 800e2ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800e2b2:	1d3a      	adds	r2, r7, #4
 800e2b4:	4611      	mov	r1, r2
 800e2b6:	4618      	mov	r0, r3
 800e2b8:	f003 fff2 	bl	80122a0 <RegionInitDefaults>

    // Initialize channel index.
    MacCtx.Channel = 0;
 800e2bc:	4b32      	ldr	r3, [pc, #200]	; (800e388 <ResetMacParameters+0x1ac>)
 800e2be:	2200      	movs	r2, #0
 800e2c0:	f883 2415 	strb.w	r2, [r3, #1045]	; 0x415

    // Initialize Rx2 config parameters.
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 800e2c4:	4b30      	ldr	r3, [pc, #192]	; (800e388 <ResetMacParameters+0x1ac>)
 800e2c6:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800e2ca:	4b2f      	ldr	r3, [pc, #188]	; (800e388 <ResetMacParameters+0x1ac>)
 800e2cc:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 800e2d0:	4b2c      	ldr	r3, [pc, #176]	; (800e384 <ResetMacParameters+0x1a8>)
 800e2d2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e2d4:	4a2c      	ldr	r2, [pc, #176]	; (800e388 <ResetMacParameters+0x1ac>)
 800e2d6:	f8c2 33d0 	str.w	r3, [r2, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800e2da:	4b2a      	ldr	r3, [pc, #168]	; (800e384 <ResetMacParameters+0x1a8>)
 800e2dc:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 800e2e0:	4b29      	ldr	r3, [pc, #164]	; (800e388 <ResetMacParameters+0x1ac>)
 800e2e2:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 800e2e6:	4b27      	ldr	r3, [pc, #156]	; (800e384 <ResetMacParameters+0x1a8>)
 800e2e8:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 800e2ec:	4b26      	ldr	r3, [pc, #152]	; (800e388 <ResetMacParameters+0x1ac>)
 800e2ee:	f883 23dd 	strb.w	r2, [r3, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 800e2f2:	4b25      	ldr	r3, [pc, #148]	; (800e388 <ResetMacParameters+0x1ac>)
 800e2f4:	2200      	movs	r2, #0
 800e2f6:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 800e2fa:	4b23      	ldr	r3, [pc, #140]	; (800e388 <ResetMacParameters+0x1ac>)
 800e2fc:	2201      	movs	r2, #1
 800e2fe:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 800e302:	4a21      	ldr	r2, [pc, #132]	; (800e388 <ResetMacParameters+0x1ac>)
 800e304:	4b20      	ldr	r3, [pc, #128]	; (800e388 <ResetMacParameters+0x1ac>)
 800e306:	f502 7478 	add.w	r4, r2, #992	; 0x3e0
 800e30a:	f503 7573 	add.w	r5, r3, #972	; 0x3cc
 800e30e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e310:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e312:	682b      	ldr	r3, [r5, #0]
 800e314:	6023      	str	r3, [r4, #0]
    MacCtx.RxWindowCConfig.RxContinuous = true;
 800e316:	4b1c      	ldr	r3, [pc, #112]	; (800e388 <ResetMacParameters+0x1ac>)
 800e318:	2201      	movs	r2, #1
 800e31a:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800e31e:	4b1a      	ldr	r3, [pc, #104]	; (800e388 <ResetMacParameters+0x1ac>)
 800e320:	2202      	movs	r2, #2
 800e322:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

    // Initialize class b
    // Apply callback
    classBCallbacks.GetTemperatureLevel = NULL;
 800e326:	2300      	movs	r3, #0
 800e328:	633b      	str	r3, [r7, #48]	; 0x30
    classBCallbacks.MacProcessNotify = NULL;
 800e32a:	2300      	movs	r3, #0
 800e32c:	637b      	str	r3, [r7, #52]	; 0x34

    if( MacCtx.MacCallbacks != NULL )
 800e32e:	4b16      	ldr	r3, [pc, #88]	; (800e388 <ResetMacParameters+0x1ac>)
 800e330:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e334:	2b00      	cmp	r3, #0
 800e336:	d009      	beq.n	800e34c <ResetMacParameters+0x170>
    {
        classBCallbacks.GetTemperatureLevel = MacCtx.MacCallbacks->GetTemperatureLevel;
 800e338:	4b13      	ldr	r3, [pc, #76]	; (800e388 <ResetMacParameters+0x1ac>)
 800e33a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e33e:	685b      	ldr	r3, [r3, #4]
 800e340:	633b      	str	r3, [r7, #48]	; 0x30
        classBCallbacks.MacProcessNotify = MacCtx.MacCallbacks->MacProcessNotify;
 800e342:	4b11      	ldr	r3, [pc, #68]	; (800e388 <ResetMacParameters+0x1ac>)
 800e344:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e348:	691b      	ldr	r3, [r3, #16]
 800e34a:	637b      	str	r3, [r7, #52]	; 0x34
    }

    // Must all be static. Don't use local references.
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 800e34c:	4b11      	ldr	r3, [pc, #68]	; (800e394 <ResetMacParameters+0x1b8>)
 800e34e:	613b      	str	r3, [r7, #16]
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 800e350:	4b11      	ldr	r3, [pc, #68]	; (800e398 <ResetMacParameters+0x1bc>)
 800e352:	617b      	str	r3, [r7, #20]
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 800e354:	4b11      	ldr	r3, [pc, #68]	; (800e39c <ResetMacParameters+0x1c0>)
 800e356:	61bb      	str	r3, [r7, #24]
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 800e358:	4b11      	ldr	r3, [pc, #68]	; (800e3a0 <ResetMacParameters+0x1c4>)
 800e35a:	61fb      	str	r3, [r7, #28]
    classBParams.LoRaMacDevAddr = &Nvm.MacGroup2.DevAddr;
 800e35c:	4b11      	ldr	r3, [pc, #68]	; (800e3a4 <ResetMacParameters+0x1c8>)
 800e35e:	623b      	str	r3, [r7, #32]
    classBParams.LoRaMacRegion = &Nvm.MacGroup2.Region;
 800e360:	4b11      	ldr	r3, [pc, #68]	; (800e3a8 <ResetMacParameters+0x1cc>)
 800e362:	627b      	str	r3, [r7, #36]	; 0x24
    classBParams.LoRaMacParams = &Nvm.MacGroup2.MacParams;
 800e364:	4b11      	ldr	r3, [pc, #68]	; (800e3ac <ResetMacParameters+0x1d0>)
 800e366:	62bb      	str	r3, [r7, #40]	; 0x28
    classBParams.MulticastChannels = &Nvm.MacGroup2.MulticastChannelList[0];
 800e368:	4b11      	ldr	r3, [pc, #68]	; (800e3b0 <ResetMacParameters+0x1d4>)
 800e36a:	62fb      	str	r3, [r7, #44]	; 0x2c

    LoRaMacClassBInit( &classBParams, &classBCallbacks, &Nvm.ClassB );
 800e36c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800e370:	f107 0310 	add.w	r3, r7, #16
 800e374:	4a0f      	ldr	r2, [pc, #60]	; (800e3b4 <ResetMacParameters+0x1d8>)
 800e376:	4618      	mov	r0, r3
 800e378:	f001 ffec 	bl	8010354 <LoRaMacClassBInit>
}
 800e37c:	bf00      	nop
 800e37e:	3738      	adds	r7, #56	; 0x38
 800e380:	46bd      	mov	sp, r7
 800e382:	bdb0      	pop	{r4, r5, r7, pc}
 800e384:	200007d0 	.word	0x200007d0
 800e388:	200002c8 	.word	0x200002c8
 800e38c:	200009a8 	.word	0x200009a8
 800e390:	200009c4 	.word	0x200009c4
 800e394:	20000728 	.word	0x20000728
 800e398:	200006e4 	.word	0x200006e4
 800e39c:	20000714 	.word	0x20000714
 800e3a0:	20000749 	.word	0x20000749
 800e3a4:	2000089c 	.word	0x2000089c
 800e3a8:	20000810 	.word	0x20000810
 800e3ac:	20000814 	.word	0x20000814
 800e3b0:	200008a0 	.word	0x200008a0
 800e3b4:	20000a8c 	.word	0x20000a8c

0800e3b8 <RxWindowSetup>:
 *
 * \param [IN] rxTimer  Window timer to be topped.
 * \param [IN] rxConfig Window parameters to be setup
 */
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
{
 800e3b8:	b580      	push	{r7, lr}
 800e3ba:	b082      	sub	sp, #8
 800e3bc:	af00      	add	r7, sp, #0
 800e3be:	6078      	str	r0, [r7, #4]
 800e3c0:	6039      	str	r1, [r7, #0]
    TimerStop( rxTimer );
 800e3c2:	6878      	ldr	r0, [r7, #4]
 800e3c4:	f00a f9fa 	bl	80187bc <UTIL_TIMER_Stop>

    // Ensure the radio is Idle
    Radio.Standby( );
 800e3c8:	4b0e      	ldr	r3, [pc, #56]	; (800e404 <RxWindowSetup+0x4c>)
 800e3ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e3cc:	4798      	blx	r3

    if( RegionRxConfig( Nvm.MacGroup2.Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 800e3ce:	4b0e      	ldr	r3, [pc, #56]	; (800e408 <RxWindowSetup+0x50>)
 800e3d0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800e3d4:	4a0d      	ldr	r2, [pc, #52]	; (800e40c <RxWindowSetup+0x54>)
 800e3d6:	6839      	ldr	r1, [r7, #0]
 800e3d8:	4618      	mov	r0, r3
 800e3da:	f003 ffc9 	bl	8012370 <RegionRxConfig>
 800e3de:	4603      	mov	r3, r0
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	d00a      	beq.n	800e3fa <RxWindowSetup+0x42>
    {
        Radio.Rx( Nvm.MacGroup2.MacParams.MaxRxWindow );
 800e3e4:	4b07      	ldr	r3, [pc, #28]	; (800e404 <RxWindowSetup+0x4c>)
 800e3e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e3e8:	4a07      	ldr	r2, [pc, #28]	; (800e408 <RxWindowSetup+0x50>)
 800e3ea:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800e3ec:	4610      	mov	r0, r2
 800e3ee:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 800e3f0:	683b      	ldr	r3, [r7, #0]
 800e3f2:	7cda      	ldrb	r2, [r3, #19]
 800e3f4:	4b06      	ldr	r3, [pc, #24]	; (800e410 <RxWindowSetup+0x58>)
 800e3f6:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
}
 800e3fa:	bf00      	nop
 800e3fc:	3708      	adds	r7, #8
 800e3fe:	46bd      	mov	sp, r7
 800e400:	bd80      	pop	{r7, pc}
 800e402:	bf00      	nop
 800e404:	08019bcc 	.word	0x08019bcc
 800e408:	200007d0 	.word	0x200007d0
 800e40c:	200006e8 	.word	0x200006e8
 800e410:	200002c8 	.word	0x200002c8

0800e414 <OpenContinuousRxCWindow>:

static void OpenContinuousRxCWindow( void )
{
 800e414:	b590      	push	{r4, r7, lr}
 800e416:	b083      	sub	sp, #12
 800e418:	af02      	add	r7, sp, #8
    // Compute RxC windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 800e41a:	4b18      	ldr	r3, [pc, #96]	; (800e47c <OpenContinuousRxCWindow+0x68>)
 800e41c:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
                                     Nvm.MacGroup2.MacParams.RxCChannel.Datarate,
 800e420:	4b16      	ldr	r3, [pc, #88]	; (800e47c <OpenContinuousRxCWindow+0x68>)
 800e422:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 800e426:	b259      	sxtb	r1, r3
 800e428:	4b14      	ldr	r3, [pc, #80]	; (800e47c <OpenContinuousRxCWindow+0x68>)
 800e42a:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 800e42e:	4b13      	ldr	r3, [pc, #76]	; (800e47c <OpenContinuousRxCWindow+0x68>)
 800e430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e432:	4c13      	ldr	r4, [pc, #76]	; (800e480 <OpenContinuousRxCWindow+0x6c>)
 800e434:	9400      	str	r4, [sp, #0]
 800e436:	f003 ff81 	bl	801233c <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindowCConfig );

    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800e43a:	4b12      	ldr	r3, [pc, #72]	; (800e484 <OpenContinuousRxCWindow+0x70>)
 800e43c:	2202      	movs	r2, #2
 800e43e:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
    // Setup continuous listening
    MacCtx.RxWindowCConfig.RxContinuous = true;
 800e442:	4b10      	ldr	r3, [pc, #64]	; (800e484 <OpenContinuousRxCWindow+0x70>)
 800e444:	2201      	movs	r2, #1
 800e446:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2

    // At this point the Radio should be idle.
    // Thus, there is no need to set the radio in standby mode.
    if( RegionRxConfig( Nvm.MacGroup2.Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 800e44a:	4b0c      	ldr	r3, [pc, #48]	; (800e47c <OpenContinuousRxCWindow+0x68>)
 800e44c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800e450:	4a0d      	ldr	r2, [pc, #52]	; (800e488 <OpenContinuousRxCWindow+0x74>)
 800e452:	490b      	ldr	r1, [pc, #44]	; (800e480 <OpenContinuousRxCWindow+0x6c>)
 800e454:	4618      	mov	r0, r3
 800e456:	f003 ff8b 	bl	8012370 <RegionRxConfig>
 800e45a:	4603      	mov	r3, r0
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d009      	beq.n	800e474 <OpenContinuousRxCWindow+0x60>
    {
        Radio.Rx( 0 ); // Continuous mode
 800e460:	4b0a      	ldr	r3, [pc, #40]	; (800e48c <OpenContinuousRxCWindow+0x78>)
 800e462:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e464:	2000      	movs	r0, #0
 800e466:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 800e468:	4b06      	ldr	r3, [pc, #24]	; (800e484 <OpenContinuousRxCWindow+0x70>)
 800e46a:	f893 23f3 	ldrb.w	r2, [r3, #1011]	; 0x3f3
 800e46e:	4b05      	ldr	r3, [pc, #20]	; (800e484 <OpenContinuousRxCWindow+0x70>)
 800e470:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
}
 800e474:	bf00      	nop
 800e476:	3704      	adds	r7, #4
 800e478:	46bd      	mov	sp, r7
 800e47a:	bd90      	pop	{r4, r7, pc}
 800e47c:	200007d0 	.word	0x200007d0
 800e480:	200006a8 	.word	0x200006a8
 800e484:	200002c8 	.word	0x200002c8
 800e488:	200006e8 	.word	0x200006e8
 800e48c:	08019bcc 	.word	0x08019bcc

0800e490 <PrepareFrame>:

static LoRaMacStatus_t PrepareFrame( LoRaMacHeader_t* macHdr, LoRaMacFrameCtrl_t* fCtrl, uint8_t fPort, void* fBuffer, uint16_t fBufferSize )
{
 800e490:	b580      	push	{r7, lr}
 800e492:	b088      	sub	sp, #32
 800e494:	af00      	add	r7, sp, #0
 800e496:	60f8      	str	r0, [r7, #12]
 800e498:	60b9      	str	r1, [r7, #8]
 800e49a:	603b      	str	r3, [r7, #0]
 800e49c:	4613      	mov	r3, r2
 800e49e:	71fb      	strb	r3, [r7, #7]
    MacCtx.PktBufferLen = 0;
 800e4a0:	4b82      	ldr	r3, [pc, #520]	; (800e6ac <PrepareFrame+0x21c>)
 800e4a2:	2200      	movs	r2, #0
 800e4a4:	801a      	strh	r2, [r3, #0]
    MacCtx.NodeAckRequested = false;
 800e4a6:	4b81      	ldr	r3, [pc, #516]	; (800e6ac <PrepareFrame+0x21c>)
 800e4a8:	2200      	movs	r2, #0
 800e4aa:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    uint32_t fCntUp = 0;
 800e4ae:	2300      	movs	r3, #0
 800e4b0:	61bb      	str	r3, [r7, #24]
    size_t macCmdsSize = 0;
 800e4b2:	2300      	movs	r3, #0
 800e4b4:	617b      	str	r3, [r7, #20]
    uint8_t availableSize = 0;
 800e4b6:	2300      	movs	r3, #0
 800e4b8:	77fb      	strb	r3, [r7, #31]

    if( fBuffer == NULL )
 800e4ba:	683b      	ldr	r3, [r7, #0]
 800e4bc:	2b00      	cmp	r3, #0
 800e4be:	d101      	bne.n	800e4c4 <PrepareFrame+0x34>
    {
        fBufferSize = 0;
 800e4c0:	2300      	movs	r3, #0
 800e4c2:	853b      	strh	r3, [r7, #40]	; 0x28
    }

    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 800e4c4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e4c6:	461a      	mov	r2, r3
 800e4c8:	6839      	ldr	r1, [r7, #0]
 800e4ca:	4879      	ldr	r0, [pc, #484]	; (800e6b0 <PrepareFrame+0x220>)
 800e4cc:	f006 f985 	bl	80147da <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 800e4d0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e4d2:	b2da      	uxtb	r2, r3
 800e4d4:	4b75      	ldr	r3, [pc, #468]	; (800e6ac <PrepareFrame+0x21c>)
 800e4d6:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 800e4da:	68fb      	ldr	r3, [r7, #12]
 800e4dc:	781a      	ldrb	r2, [r3, #0]
 800e4de:	4b73      	ldr	r3, [pc, #460]	; (800e6ac <PrepareFrame+0x21c>)
 800e4e0:	709a      	strb	r2, [r3, #2]

    switch( macHdr->Bits.MType )
 800e4e2:	68fb      	ldr	r3, [r7, #12]
 800e4e4:	781b      	ldrb	r3, [r3, #0]
 800e4e6:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800e4ea:	b2db      	uxtb	r3, r3
 800e4ec:	2b07      	cmp	r3, #7
 800e4ee:	f000 80b9 	beq.w	800e664 <PrepareFrame+0x1d4>
 800e4f2:	2b07      	cmp	r3, #7
 800e4f4:	f300 80d0 	bgt.w	800e698 <PrepareFrame+0x208>
 800e4f8:	2b02      	cmp	r3, #2
 800e4fa:	d006      	beq.n	800e50a <PrepareFrame+0x7a>
 800e4fc:	2b04      	cmp	r3, #4
 800e4fe:	f040 80cb 	bne.w	800e698 <PrepareFrame+0x208>
    {
        case FRAME_TYPE_DATA_CONFIRMED_UP:
            MacCtx.NodeAckRequested = true;
 800e502:	4b6a      	ldr	r3, [pc, #424]	; (800e6ac <PrepareFrame+0x21c>)
 800e504:	2201      	movs	r2, #1
 800e506:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_UP:
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 800e50a:	4b68      	ldr	r3, [pc, #416]	; (800e6ac <PrepareFrame+0x21c>)
 800e50c:	2204      	movs	r2, #4
 800e50e:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 800e512:	4b66      	ldr	r3, [pc, #408]	; (800e6ac <PrepareFrame+0x21c>)
 800e514:	4a67      	ldr	r2, [pc, #412]	; (800e6b4 <PrepareFrame+0x224>)
 800e516:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 800e51a:	4b64      	ldr	r3, [pc, #400]	; (800e6ac <PrepareFrame+0x21c>)
 800e51c:	22ff      	movs	r2, #255	; 0xff
 800e51e:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 800e522:	68fb      	ldr	r3, [r7, #12]
 800e524:	781a      	ldrb	r2, [r3, #0]
 800e526:	4b61      	ldr	r3, [pc, #388]	; (800e6ac <PrepareFrame+0x21c>)
 800e528:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 800e52c:	4a5f      	ldr	r2, [pc, #380]	; (800e6ac <PrepareFrame+0x21c>)
 800e52e:	79fb      	ldrb	r3, [r7, #7]
 800e530:	f882 3128 	strb.w	r3, [r2, #296]	; 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = Nvm.MacGroup2.DevAddr;
 800e534:	4b60      	ldr	r3, [pc, #384]	; (800e6b8 <PrepareFrame+0x228>)
 800e536:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800e53a:	4a5c      	ldr	r2, [pc, #368]	; (800e6ac <PrepareFrame+0x21c>)
 800e53c:	f8c2 3110 	str.w	r3, [r2, #272]	; 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 800e540:	68bb      	ldr	r3, [r7, #8]
 800e542:	781a      	ldrb	r2, [r3, #0]
 800e544:	4b59      	ldr	r3, [pc, #356]	; (800e6ac <PrepareFrame+0x21c>)
 800e546:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 800e54a:	4b58      	ldr	r3, [pc, #352]	; (800e6ac <PrepareFrame+0x21c>)
 800e54c:	f893 2237 	ldrb.w	r2, [r3, #567]	; 0x237
 800e550:	4b56      	ldr	r3, [pc, #344]	; (800e6ac <PrepareFrame+0x21c>)
 800e552:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 800e556:	4b55      	ldr	r3, [pc, #340]	; (800e6ac <PrepareFrame+0x21c>)
 800e558:	4a55      	ldr	r2, [pc, #340]	; (800e6b0 <PrepareFrame+0x220>)
 800e55a:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 800e55e:	f107 0318 	add.w	r3, r7, #24
 800e562:	4618      	mov	r0, r3
 800e564:	f002 ffd8 	bl	8011518 <LoRaMacCryptoGetFCntUp>
 800e568:	4603      	mov	r3, r0
 800e56a:	2b00      	cmp	r3, #0
 800e56c:	d001      	beq.n	800e572 <PrepareFrame+0xe2>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 800e56e:	2312      	movs	r3, #18
 800e570:	e098      	b.n	800e6a4 <PrepareFrame+0x214>
            }
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 800e572:	69bb      	ldr	r3, [r7, #24]
 800e574:	b29a      	uxth	r2, r3
 800e576:	4b4d      	ldr	r3, [pc, #308]	; (800e6ac <PrepareFrame+0x21c>)
 800e578:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116

            // Reset confirm parameters
            MacCtx.McpsConfirm.NbRetries = 0;
 800e57c:	4b4b      	ldr	r3, [pc, #300]	; (800e6ac <PrepareFrame+0x21c>)
 800e57e:	2200      	movs	r2, #0
 800e580:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
            MacCtx.McpsConfirm.AckReceived = false;
 800e584:	4b49      	ldr	r3, [pc, #292]	; (800e6ac <PrepareFrame+0x21c>)
 800e586:	2200      	movs	r2, #0
 800e588:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 800e58c:	69bb      	ldr	r3, [r7, #24]
 800e58e:	4a47      	ldr	r2, [pc, #284]	; (800e6ac <PrepareFrame+0x21c>)
 800e590:	f8c2 3444 	str.w	r3, [r2, #1092]	; 0x444

            // Handle the MAC commands if there are any available
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 800e594:	f107 0314 	add.w	r3, r7, #20
 800e598:	4618      	mov	r0, r3
 800e59a:	f002 f99b 	bl	80108d4 <LoRaMacCommandsGetSizeSerializedCmds>
 800e59e:	4603      	mov	r3, r0
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d001      	beq.n	800e5a8 <PrepareFrame+0x118>
            {
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e5a4:	2313      	movs	r3, #19
 800e5a6:	e07d      	b.n	800e6a4 <PrepareFrame+0x214>
            }

            if( macCmdsSize > 0 )
 800e5a8:	697b      	ldr	r3, [r7, #20]
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d076      	beq.n	800e69c <PrepareFrame+0x20c>
            {
                availableSize = GetMaxAppPayloadWithoutFOptsLength( Nvm.MacGroup1.ChannelsDatarate );
 800e5ae:	4b42      	ldr	r3, [pc, #264]	; (800e6b8 <PrepareFrame+0x228>)
 800e5b0:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 800e5b4:	4618      	mov	r0, r3
 800e5b6:	f7fe fdab 	bl	800d110 <GetMaxAppPayloadWithoutFOptsLength>
 800e5ba:	4603      	mov	r3, r0
 800e5bc:	77fb      	strb	r3, [r7, #31]

                // There is application payload available and the MAC commands fit into FOpts field.
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 800e5be:	4b3b      	ldr	r3, [pc, #236]	; (800e6ac <PrepareFrame+0x21c>)
 800e5c0:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800e5c4:	2b00      	cmp	r3, #0
 800e5c6:	d01d      	beq.n	800e604 <PrepareFrame+0x174>
 800e5c8:	697b      	ldr	r3, [r7, #20]
 800e5ca:	2b0f      	cmp	r3, #15
 800e5cc:	d81a      	bhi.n	800e604 <PrepareFrame+0x174>
                {
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 800e5ce:	f107 0314 	add.w	r3, r7, #20
 800e5d2:	4a3a      	ldr	r2, [pc, #232]	; (800e6bc <PrepareFrame+0x22c>)
 800e5d4:	4619      	mov	r1, r3
 800e5d6:	200f      	movs	r0, #15
 800e5d8:	f002 f992 	bl	8010900 <LoRaMacCommandsSerializeCmds>
 800e5dc:	4603      	mov	r3, r0
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d001      	beq.n	800e5e6 <PrepareFrame+0x156>
                    {
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e5e2:	2313      	movs	r3, #19
 800e5e4:	e05e      	b.n	800e6a4 <PrepareFrame+0x214>
                    }
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 800e5e6:	697b      	ldr	r3, [r7, #20]
 800e5e8:	f003 030f 	and.w	r3, r3, #15
 800e5ec:	b2d9      	uxtb	r1, r3
 800e5ee:	68ba      	ldr	r2, [r7, #8]
 800e5f0:	7813      	ldrb	r3, [r2, #0]
 800e5f2:	f361 0303 	bfi	r3, r1, #0, #4
 800e5f6:	7013      	strb	r3, [r2, #0]
                    // Update FCtrl field with new value of FOptionsLength
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 800e5f8:	68bb      	ldr	r3, [r7, #8]
 800e5fa:	781a      	ldrb	r2, [r3, #0]
 800e5fc:	4b2b      	ldr	r3, [pc, #172]	; (800e6ac <PrepareFrame+0x21c>)
 800e5fe:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
                }
            }

            break;
 800e602:	e04b      	b.n	800e69c <PrepareFrame+0x20c>
                else if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize > LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 800e604:	4b29      	ldr	r3, [pc, #164]	; (800e6ac <PrepareFrame+0x21c>)
 800e606:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d010      	beq.n	800e630 <PrepareFrame+0x1a0>
 800e60e:	697b      	ldr	r3, [r7, #20]
 800e610:	2b0f      	cmp	r3, #15
 800e612:	d90d      	bls.n	800e630 <PrepareFrame+0x1a0>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 800e614:	7ffb      	ldrb	r3, [r7, #31]
 800e616:	f107 0114 	add.w	r1, r7, #20
 800e61a:	4a29      	ldr	r2, [pc, #164]	; (800e6c0 <PrepareFrame+0x230>)
 800e61c:	4618      	mov	r0, r3
 800e61e:	f002 f96f 	bl	8010900 <LoRaMacCommandsSerializeCmds>
 800e622:	4603      	mov	r3, r0
 800e624:	2b00      	cmp	r3, #0
 800e626:	d001      	beq.n	800e62c <PrepareFrame+0x19c>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e628:	2313      	movs	r3, #19
 800e62a:	e03b      	b.n	800e6a4 <PrepareFrame+0x214>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 800e62c:	230a      	movs	r3, #10
 800e62e:	e039      	b.n	800e6a4 <PrepareFrame+0x214>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 800e630:	7ffb      	ldrb	r3, [r7, #31]
 800e632:	f107 0114 	add.w	r1, r7, #20
 800e636:	4a22      	ldr	r2, [pc, #136]	; (800e6c0 <PrepareFrame+0x230>)
 800e638:	4618      	mov	r0, r3
 800e63a:	f002 f961 	bl	8010900 <LoRaMacCommandsSerializeCmds>
 800e63e:	4603      	mov	r3, r0
 800e640:	2b00      	cmp	r3, #0
 800e642:	d001      	beq.n	800e648 <PrepareFrame+0x1b8>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e644:	2313      	movs	r3, #19
 800e646:	e02d      	b.n	800e6a4 <PrepareFrame+0x214>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 800e648:	4b18      	ldr	r3, [pc, #96]	; (800e6ac <PrepareFrame+0x21c>)
 800e64a:	2200      	movs	r2, #0
 800e64c:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
 800e650:	4b16      	ldr	r3, [pc, #88]	; (800e6ac <PrepareFrame+0x21c>)
 800e652:	4a1b      	ldr	r2, [pc, #108]	; (800e6c0 <PrepareFrame+0x230>)
 800e654:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 800e658:	697b      	ldr	r3, [r7, #20]
 800e65a:	b2da      	uxtb	r2, r3
 800e65c:	4b13      	ldr	r3, [pc, #76]	; (800e6ac <PrepareFrame+0x21c>)
 800e65e:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            break;
 800e662:	e01b      	b.n	800e69c <PrepareFrame+0x20c>
        case FRAME_TYPE_PROPRIETARY:
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 800e664:	683b      	ldr	r3, [r7, #0]
 800e666:	2b00      	cmp	r3, #0
 800e668:	d01a      	beq.n	800e6a0 <PrepareFrame+0x210>
 800e66a:	4b10      	ldr	r3, [pc, #64]	; (800e6ac <PrepareFrame+0x21c>)
 800e66c:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800e670:	2b00      	cmp	r3, #0
 800e672:	d015      	beq.n	800e6a0 <PrepareFrame+0x210>
            {
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 800e674:	4813      	ldr	r0, [pc, #76]	; (800e6c4 <PrepareFrame+0x234>)
 800e676:	4b0d      	ldr	r3, [pc, #52]	; (800e6ac <PrepareFrame+0x21c>)
 800e678:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800e67c:	b29b      	uxth	r3, r3
 800e67e:	461a      	mov	r2, r3
 800e680:	6839      	ldr	r1, [r7, #0]
 800e682:	f006 f8aa 	bl	80147da <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 800e686:	4b09      	ldr	r3, [pc, #36]	; (800e6ac <PrepareFrame+0x21c>)
 800e688:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800e68c:	b29b      	uxth	r3, r3
 800e68e:	3301      	adds	r3, #1
 800e690:	b29a      	uxth	r2, r3
 800e692:	4b06      	ldr	r3, [pc, #24]	; (800e6ac <PrepareFrame+0x21c>)
 800e694:	801a      	strh	r2, [r3, #0]
            }
            break;
 800e696:	e003      	b.n	800e6a0 <PrepareFrame+0x210>
        default:
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 800e698:	2302      	movs	r3, #2
 800e69a:	e003      	b.n	800e6a4 <PrepareFrame+0x214>
            break;
 800e69c:	bf00      	nop
 800e69e:	e000      	b.n	800e6a2 <PrepareFrame+0x212>
            break;
 800e6a0:	bf00      	nop
    }

    return LORAMAC_STATUS_OK;
 800e6a2:	2300      	movs	r3, #0
}
 800e6a4:	4618      	mov	r0, r3
 800e6a6:	3720      	adds	r7, #32
 800e6a8:	46bd      	mov	sp, r7
 800e6aa:	bd80      	pop	{r7, pc}
 800e6ac:	200002c8 	.word	0x200002c8
 800e6b0:	20000400 	.word	0x20000400
 800e6b4:	200002ca 	.word	0x200002ca
 800e6b8:	200007d0 	.word	0x200007d0
 800e6bc:	200003e0 	.word	0x200003e0
 800e6c0:	20000750 	.word	0x20000750
 800e6c4:	200002cb 	.word	0x200002cb

0800e6c8 <SendFrameOnChannel>:

static LoRaMacStatus_t SendFrameOnChannel( uint8_t channel )
{
 800e6c8:	b580      	push	{r7, lr}
 800e6ca:	b08a      	sub	sp, #40	; 0x28
 800e6cc:	af00      	add	r7, sp, #0
 800e6ce:	4603      	mov	r3, r0
 800e6d0:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e6d2:	2303      	movs	r3, #3
 800e6d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    TxConfigParams_t txConfig;
    int8_t txPower = 0;
 800e6d8:	2300      	movs	r3, #0
 800e6da:	73fb      	strb	r3, [r7, #15]

    txConfig.Channel = channel;
 800e6dc:	79fb      	ldrb	r3, [r7, #7]
 800e6de:	743b      	strb	r3, [r7, #16]
    txConfig.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800e6e0:	4b47      	ldr	r3, [pc, #284]	; (800e800 <SendFrameOnChannel+0x138>)
 800e6e2:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 800e6e6:	747b      	strb	r3, [r7, #17]
    txConfig.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 800e6e8:	4b45      	ldr	r3, [pc, #276]	; (800e800 <SendFrameOnChannel+0x138>)
 800e6ea:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 800e6ee:	74bb      	strb	r3, [r7, #18]
    txConfig.MaxEirp = Nvm.MacGroup2.MacParams.MaxEirp;
 800e6f0:	4b43      	ldr	r3, [pc, #268]	; (800e800 <SendFrameOnChannel+0x138>)
 800e6f2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e6f4:	617b      	str	r3, [r7, #20]
    txConfig.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 800e6f6:	4b42      	ldr	r3, [pc, #264]	; (800e800 <SendFrameOnChannel+0x138>)
 800e6f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e6fa:	61bb      	str	r3, [r7, #24]
    txConfig.PktLen = MacCtx.PktBufferLen;
 800e6fc:	4b41      	ldr	r3, [pc, #260]	; (800e804 <SendFrameOnChannel+0x13c>)
 800e6fe:	881b      	ldrh	r3, [r3, #0]
 800e700:	83bb      	strh	r3, [r7, #28]

    RegionTxConfig( Nvm.MacGroup2.Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 800e702:	4b3f      	ldr	r3, [pc, #252]	; (800e800 <SendFrameOnChannel+0x138>)
 800e704:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800e708:	f107 020f 	add.w	r2, r7, #15
 800e70c:	f107 0110 	add.w	r1, r7, #16
 800e710:	4b3d      	ldr	r3, [pc, #244]	; (800e808 <SendFrameOnChannel+0x140>)
 800e712:	f003 fe42 	bl	801239a <RegionTxConfig>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e716:	4b3b      	ldr	r3, [pc, #236]	; (800e804 <SendFrameOnChannel+0x13c>)
 800e718:	2201      	movs	r2, #1
 800e71a:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439
    MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800e71e:	4b38      	ldr	r3, [pc, #224]	; (800e800 <SendFrameOnChannel+0x138>)
 800e720:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 800e724:	b2da      	uxtb	r2, r3
 800e726:	4b37      	ldr	r3, [pc, #220]	; (800e804 <SendFrameOnChannel+0x13c>)
 800e728:	f883 243a 	strb.w	r2, [r3, #1082]	; 0x43a
    MacCtx.McpsConfirm.TxPower = txPower;
 800e72c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800e730:	4b34      	ldr	r3, [pc, #208]	; (800e804 <SendFrameOnChannel+0x13c>)
 800e732:	f883 243b 	strb.w	r2, [r3, #1083]	; 0x43b
    MacCtx.McpsConfirm.Channel = channel;
 800e736:	79fb      	ldrb	r3, [r7, #7]
 800e738:	4a32      	ldr	r2, [pc, #200]	; (800e804 <SendFrameOnChannel+0x13c>)
 800e73a:	f8c2 3448 	str.w	r3, [r2, #1096]	; 0x448

    // Store the time on air
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 800e73e:	4b31      	ldr	r3, [pc, #196]	; (800e804 <SendFrameOnChannel+0x13c>)
 800e740:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 800e744:	4a2f      	ldr	r2, [pc, #188]	; (800e804 <SendFrameOnChannel+0x13c>)
 800e746:	f8c2 3440 	str.w	r3, [r2, #1088]	; 0x440
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 800e74a:	4b2e      	ldr	r3, [pc, #184]	; (800e804 <SendFrameOnChannel+0x13c>)
 800e74c:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 800e750:	4a2c      	ldr	r2, [pc, #176]	; (800e804 <SendFrameOnChannel+0x13c>)
 800e752:	f8c2 3450 	str.w	r3, [r2, #1104]	; 0x450

    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 800e756:	f001 fe69 	bl	801042c <LoRaMacClassBIsBeaconModeActive>
 800e75a:	4603      	mov	r3, r0
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d00b      	beq.n	800e778 <SendFrameOnChannel+0xb0>
    {
        // Currently, the Time-On-Air can only be computed when the radio is configured with
        // the TX configuration
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 800e760:	4b28      	ldr	r3, [pc, #160]	; (800e804 <SendFrameOnChannel+0x13c>)
 800e762:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 800e766:	4618      	mov	r0, r3
 800e768:	f001 fecb 	bl	8010502 <LoRaMacClassBIsUplinkCollision>
 800e76c:	6238      	str	r0, [r7, #32]

        if( collisionTime > 0 )
 800e76e:	6a3b      	ldr	r3, [r7, #32]
 800e770:	2b00      	cmp	r3, #0
 800e772:	d001      	beq.n	800e778 <SendFrameOnChannel+0xb0>
        {
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 800e774:	2310      	movs	r3, #16
 800e776:	e03e      	b.n	800e7f6 <SendFrameOnChannel+0x12e>
        }
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800e778:	4b21      	ldr	r3, [pc, #132]	; (800e800 <SendFrameOnChannel+0x138>)
 800e77a:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800e77e:	2b01      	cmp	r3, #1
 800e780:	d101      	bne.n	800e786 <SendFrameOnChannel+0xbe>
    {
        // Stop slots for class b
        LoRaMacClassBStopRxSlots( );
 800e782:	f001 fec8 	bl	8010516 <LoRaMacClassBStopRxSlots>
    }

    LoRaMacClassBHaltBeaconing( );
 800e786:	f001 fe62 	bl	801044e <LoRaMacClassBHaltBeaconing>

    // Secure frame
    status = SecureFrame( Nvm.MacGroup1.ChannelsDatarate, MacCtx.Channel );
 800e78a:	4b1d      	ldr	r3, [pc, #116]	; (800e800 <SendFrameOnChannel+0x138>)
 800e78c:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 800e790:	b2db      	uxtb	r3, r3
 800e792:	4a1c      	ldr	r2, [pc, #112]	; (800e804 <SendFrameOnChannel+0x13c>)
 800e794:	f892 2415 	ldrb.w	r2, [r2, #1045]	; 0x415
 800e798:	4611      	mov	r1, r2
 800e79a:	4618      	mov	r0, r3
 800e79c:	f7ff fc88 	bl	800e0b0 <SecureFrame>
 800e7a0:	4603      	mov	r3, r0
 800e7a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if( status != LORAMAC_STATUS_OK )
 800e7a6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d002      	beq.n	800e7b4 <SendFrameOnChannel+0xec>
    {
        return status;
 800e7ae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e7b2:	e020      	b.n	800e7f6 <SendFrameOnChannel+0x12e>
    }

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 800e7b4:	4b13      	ldr	r3, [pc, #76]	; (800e804 <SendFrameOnChannel+0x13c>)
 800e7b6:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e7ba:	f043 0302 	orr.w	r3, r3, #2
 800e7be:	4a11      	ldr	r2, [pc, #68]	; (800e804 <SendFrameOnChannel+0x13c>)
 800e7c0:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    if( MacCtx.NodeAckRequested == false )
 800e7c4:	4b0f      	ldr	r3, [pc, #60]	; (800e804 <SendFrameOnChannel+0x13c>)
 800e7c6:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800e7ca:	f083 0301 	eor.w	r3, r3, #1
 800e7ce:	b2db      	uxtb	r3, r3
 800e7d0:	2b00      	cmp	r3, #0
 800e7d2:	d007      	beq.n	800e7e4 <SendFrameOnChannel+0x11c>
    {
        MacCtx.ChannelsNbTransCounter++;
 800e7d4:	4b0b      	ldr	r3, [pc, #44]	; (800e804 <SendFrameOnChannel+0x13c>)
 800e7d6:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 800e7da:	3301      	adds	r3, #1
 800e7dc:	b2da      	uxtb	r2, r3
 800e7de:	4b09      	ldr	r3, [pc, #36]	; (800e804 <SendFrameOnChannel+0x13c>)
 800e7e0:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    }

    // Send now
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 800e7e4:	4b09      	ldr	r3, [pc, #36]	; (800e80c <SendFrameOnChannel+0x144>)
 800e7e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e7e8:	4a06      	ldr	r2, [pc, #24]	; (800e804 <SendFrameOnChannel+0x13c>)
 800e7ea:	8812      	ldrh	r2, [r2, #0]
 800e7ec:	b2d2      	uxtb	r2, r2
 800e7ee:	4611      	mov	r1, r2
 800e7f0:	4807      	ldr	r0, [pc, #28]	; (800e810 <SendFrameOnChannel+0x148>)
 800e7f2:	4798      	blx	r3

    return LORAMAC_STATUS_OK;
 800e7f4:	2300      	movs	r3, #0
}
 800e7f6:	4618      	mov	r0, r3
 800e7f8:	3728      	adds	r7, #40	; 0x28
 800e7fa:	46bd      	mov	sp, r7
 800e7fc:	bd80      	pop	{r7, pc}
 800e7fe:	bf00      	nop
 800e800:	200007d0 	.word	0x200007d0
 800e804:	200002c8 	.word	0x200002c8
 800e808:	200006e0 	.word	0x200006e0
 800e80c:	08019bcc 	.word	0x08019bcc
 800e810:	200002ca 	.word	0x200002ca

0800e814 <SetTxContinuousWave>:

static LoRaMacStatus_t SetTxContinuousWave( uint16_t timeout )
{
 800e814:	b580      	push	{r7, lr}
 800e816:	b086      	sub	sp, #24
 800e818:	af00      	add	r7, sp, #0
 800e81a:	4603      	mov	r3, r0
 800e81c:	80fb      	strh	r3, [r7, #6]
    ContinuousWaveParams_t continuousWave;

    continuousWave.Channel = MacCtx.Channel;
 800e81e:	4b15      	ldr	r3, [pc, #84]	; (800e874 <SetTxContinuousWave+0x60>)
 800e820:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 800e824:	723b      	strb	r3, [r7, #8]
    continuousWave.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800e826:	4b14      	ldr	r3, [pc, #80]	; (800e878 <SetTxContinuousWave+0x64>)
 800e828:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 800e82c:	727b      	strb	r3, [r7, #9]
    continuousWave.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 800e82e:	4b12      	ldr	r3, [pc, #72]	; (800e878 <SetTxContinuousWave+0x64>)
 800e830:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 800e834:	72bb      	strb	r3, [r7, #10]
    continuousWave.MaxEirp = Nvm.MacGroup2.MacParams.MaxEirp;
 800e836:	4b10      	ldr	r3, [pc, #64]	; (800e878 <SetTxContinuousWave+0x64>)
 800e838:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e83a:	60fb      	str	r3, [r7, #12]
    continuousWave.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 800e83c:	4b0e      	ldr	r3, [pc, #56]	; (800e878 <SetTxContinuousWave+0x64>)
 800e83e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e840:	613b      	str	r3, [r7, #16]
    continuousWave.Timeout = timeout;
 800e842:	88fb      	ldrh	r3, [r7, #6]
 800e844:	82bb      	strh	r3, [r7, #20]

    RegionSetContinuousWave( Nvm.MacGroup2.Region, &continuousWave );
 800e846:	4b0c      	ldr	r3, [pc, #48]	; (800e878 <SetTxContinuousWave+0x64>)
 800e848:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800e84c:	f107 0208 	add.w	r2, r7, #8
 800e850:	4611      	mov	r1, r2
 800e852:	4618      	mov	r0, r3
 800e854:	f003 fe50 	bl	80124f8 <RegionSetContinuousWave>

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 800e858:	4b06      	ldr	r3, [pc, #24]	; (800e874 <SetTxContinuousWave+0x60>)
 800e85a:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e85e:	f043 0302 	orr.w	r3, r3, #2
 800e862:	4a04      	ldr	r2, [pc, #16]	; (800e874 <SetTxContinuousWave+0x60>)
 800e864:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 800e868:	2300      	movs	r3, #0
}
 800e86a:	4618      	mov	r0, r3
 800e86c:	3718      	adds	r7, #24
 800e86e:	46bd      	mov	sp, r7
 800e870:	bd80      	pop	{r7, pc}
 800e872:	bf00      	nop
 800e874:	200002c8 	.word	0x200002c8
 800e878:	200007d0 	.word	0x200007d0

0800e87c <SetTxContinuousWave1>:

static LoRaMacStatus_t SetTxContinuousWave1( uint16_t timeout, uint32_t frequency, uint8_t power )
{
 800e87c:	b580      	push	{r7, lr}
 800e87e:	b082      	sub	sp, #8
 800e880:	af00      	add	r7, sp, #0
 800e882:	4603      	mov	r3, r0
 800e884:	6039      	str	r1, [r7, #0]
 800e886:	80fb      	strh	r3, [r7, #6]
 800e888:	4613      	mov	r3, r2
 800e88a:	717b      	strb	r3, [r7, #5]
    Radio.SetTxContinuousWave( frequency, power, timeout );
 800e88c:	4b09      	ldr	r3, [pc, #36]	; (800e8b4 <SetTxContinuousWave1+0x38>)
 800e88e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e890:	f997 1005 	ldrsb.w	r1, [r7, #5]
 800e894:	88fa      	ldrh	r2, [r7, #6]
 800e896:	6838      	ldr	r0, [r7, #0]
 800e898:	4798      	blx	r3

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 800e89a:	4b07      	ldr	r3, [pc, #28]	; (800e8b8 <SetTxContinuousWave1+0x3c>)
 800e89c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e8a0:	f043 0302 	orr.w	r3, r3, #2
 800e8a4:	4a04      	ldr	r2, [pc, #16]	; (800e8b8 <SetTxContinuousWave1+0x3c>)
 800e8a6:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 800e8aa:	2300      	movs	r3, #0
}
 800e8ac:	4618      	mov	r0, r3
 800e8ae:	3708      	adds	r7, #8
 800e8b0:	46bd      	mov	sp, r7
 800e8b2:	bd80      	pop	{r7, pc}
 800e8b4:	08019bcc 	.word	0x08019bcc
 800e8b8:	200002c8 	.word	0x200002c8

0800e8bc <GetNvmData>:

LoRaMacNvmData_t* GetNvmData( void )
{
 800e8bc:	b480      	push	{r7}
 800e8be:	af00      	add	r7, sp, #0
    return &Nvm;
 800e8c0:	4b02      	ldr	r3, [pc, #8]	; (800e8cc <GetNvmData+0x10>)
}
 800e8c2:	4618      	mov	r0, r3
 800e8c4:	46bd      	mov	sp, r7
 800e8c6:	bc80      	pop	{r7}
 800e8c8:	4770      	bx	lr
 800e8ca:	bf00      	nop
 800e8cc:	200007d0 	.word	0x200007d0

0800e8d0 <RestoreNvmData>:

LoRaMacStatus_t RestoreNvmData( LoRaMacNvmData_t* nvm )
{
 800e8d0:	b580      	push	{r7, lr}
 800e8d2:	b084      	sub	sp, #16
 800e8d4:	af00      	add	r7, sp, #0
 800e8d6:	6078      	str	r0, [r7, #4]
    uint32_t crc = 0;
 800e8d8:	2300      	movs	r3, #0
 800e8da:	60fb      	str	r3, [r7, #12]

    // Status and parameter validation
    if( nvm == NULL )
 800e8dc:	687b      	ldr	r3, [r7, #4]
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	d101      	bne.n	800e8e6 <RestoreNvmData+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800e8e2:	2303      	movs	r3, #3
 800e8e4:	e09a      	b.n	800ea1c <RestoreNvmData+0x14c>
    }
    if( MacCtx.MacState != LORAMAC_STOPPED )
 800e8e6:	4b4f      	ldr	r3, [pc, #316]	; (800ea24 <RestoreNvmData+0x154>)
 800e8e8:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e8ec:	2b01      	cmp	r3, #1
 800e8ee:	d001      	beq.n	800e8f4 <RestoreNvmData+0x24>
    {
        return LORAMAC_STATUS_BUSY;
 800e8f0:	2301      	movs	r3, #1
 800e8f2:	e093      	b.n	800ea1c <RestoreNvmData+0x14c>
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &nvm->Crypto, sizeof( nvm->Crypto ) -
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	2124      	movs	r1, #36	; 0x24
 800e8f8:	4618      	mov	r0, r3
 800e8fa:	f005 ffc3 	bl	8014884 <Crc32>
 800e8fe:	60f8      	str	r0, [r7, #12]
                                            sizeof( nvm->Crypto.Crc32 ) );
    if( crc == nvm->Crypto.Crc32 )
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e904:	68fa      	ldr	r2, [r7, #12]
 800e906:	429a      	cmp	r2, r3
 800e908:	d105      	bne.n	800e916 <RestoreNvmData+0x46>
    {
        memcpy1( ( uint8_t* ) &Nvm.Crypto, ( uint8_t* ) &nvm->Crypto,
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	2228      	movs	r2, #40	; 0x28
 800e90e:	4619      	mov	r1, r3
 800e910:	4845      	ldr	r0, [pc, #276]	; (800ea28 <RestoreNvmData+0x158>)
 800e912:	f005 ff62 	bl	80147da <memcpy1>
                 sizeof( Nvm.Crypto ) );
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &nvm->MacGroup1, sizeof( nvm->MacGroup1 ) -
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	3328      	adds	r3, #40	; 0x28
 800e91a:	2114      	movs	r1, #20
 800e91c:	4618      	mov	r0, r3
 800e91e:	f005 ffb1 	bl	8014884 <Crc32>
 800e922:	60f8      	str	r0, [r7, #12]
                                               sizeof( nvm->MacGroup1.Crc32 ) );
    if( crc == nvm->MacGroup1.Crc32 )
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e928:	68fa      	ldr	r2, [r7, #12]
 800e92a:	429a      	cmp	r2, r3
 800e92c:	d106      	bne.n	800e93c <RestoreNvmData+0x6c>
    {
        memcpy1( ( uint8_t* ) &Nvm.MacGroup1, ( uint8_t* ) &nvm->MacGroup1,
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	3328      	adds	r3, #40	; 0x28
 800e932:	2218      	movs	r2, #24
 800e934:	4619      	mov	r1, r3
 800e936:	483d      	ldr	r0, [pc, #244]	; (800ea2c <RestoreNvmData+0x15c>)
 800e938:	f005 ff4f 	bl	80147da <memcpy1>
                 sizeof( Nvm.MacGroup1 ) );
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &nvm->MacGroup2, sizeof( nvm->MacGroup2 ) -
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	3340      	adds	r3, #64	; 0x40
 800e940:	21d4      	movs	r1, #212	; 0xd4
 800e942:	4618      	mov	r0, r3
 800e944:	f005 ff9e 	bl	8014884 <Crc32>
 800e948:	60f8      	str	r0, [r7, #12]
                                               sizeof( nvm->MacGroup2.Crc32 ) );
    if( crc == nvm->MacGroup2.Crc32 )
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800e950:	68fa      	ldr	r2, [r7, #12]
 800e952:	429a      	cmp	r2, r3
 800e954:	d11f      	bne.n	800e996 <RestoreNvmData+0xc6>
    {
        memcpy1( ( uint8_t* ) &Nvm.MacGroup2, ( uint8_t* ) &nvm->MacGroup2,
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	3340      	adds	r3, #64	; 0x40
 800e95a:	22d8      	movs	r2, #216	; 0xd8
 800e95c:	4619      	mov	r1, r3
 800e95e:	4834      	ldr	r0, [pc, #208]	; (800ea30 <RestoreNvmData+0x160>)
 800e960:	f005 ff3b 	bl	80147da <memcpy1>
                 sizeof( Nvm.MacGroup2 ) );

        // Initialize RxC config parameters.
        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 800e964:	4b2f      	ldr	r3, [pc, #188]	; (800ea24 <RestoreNvmData+0x154>)
 800e966:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800e96a:	4b2e      	ldr	r3, [pc, #184]	; (800ea24 <RestoreNvmData+0x154>)
 800e96c:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
        MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 800e970:	4b2d      	ldr	r3, [pc, #180]	; (800ea28 <RestoreNvmData+0x158>)
 800e972:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e974:	4a2b      	ldr	r2, [pc, #172]	; (800ea24 <RestoreNvmData+0x154>)
 800e976:	f8c2 33e4 	str.w	r3, [r2, #996]	; 0x3e4
        MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800e97a:	4b2b      	ldr	r3, [pc, #172]	; (800ea28 <RestoreNvmData+0x158>)
 800e97c:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 800e980:	4b28      	ldr	r3, [pc, #160]	; (800ea24 <RestoreNvmData+0x154>)
 800e982:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
        MacCtx.RxWindowCConfig.RxContinuous = true;
 800e986:	4b27      	ldr	r3, [pc, #156]	; (800ea24 <RestoreNvmData+0x154>)
 800e988:	2201      	movs	r2, #1
 800e98a:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800e98e:	4b25      	ldr	r3, [pc, #148]	; (800ea24 <RestoreNvmData+0x154>)
 800e990:	2202      	movs	r2, #2
 800e992:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &nvm->SecureElement, sizeof( nvm->SecureElement ) -
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	f503 738c 	add.w	r3, r3, #280	; 0x118
 800e99c:	21bc      	movs	r1, #188	; 0xbc
 800e99e:	4618      	mov	r0, r3
 800e9a0:	f005 ff70 	bl	8014884 <Crc32>
 800e9a4:	60f8      	str	r0, [r7, #12]
                                                   sizeof( nvm->SecureElement.Crc32 ) );
    if( crc == nvm->SecureElement.Crc32 )
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	f8d3 31d4 	ldr.w	r3, [r3, #468]	; 0x1d4
 800e9ac:	68fa      	ldr	r2, [r7, #12]
 800e9ae:	429a      	cmp	r2, r3
 800e9b0:	d107      	bne.n	800e9c2 <RestoreNvmData+0xf2>
    {
        memcpy1( ( uint8_t* ) &Nvm.SecureElement,( uint8_t* ) &nvm->SecureElement,
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	f503 738c 	add.w	r3, r3, #280	; 0x118
 800e9b8:	22c0      	movs	r2, #192	; 0xc0
 800e9ba:	4619      	mov	r1, r3
 800e9bc:	481d      	ldr	r0, [pc, #116]	; (800ea34 <RestoreNvmData+0x164>)
 800e9be:	f005 ff0c 	bl	80147da <memcpy1>
                 sizeof( Nvm.SecureElement ) );
    }

    // Region
    crc = Crc32( ( uint8_t* ) &nvm->RegionGroup1, sizeof( nvm->RegionGroup1 ) -
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 800e9c8:	2118      	movs	r1, #24
 800e9ca:	4618      	mov	r0, r3
 800e9cc:	f005 ff5a 	bl	8014884 <Crc32>
 800e9d0:	60f8      	str	r0, [r7, #12]
                                            sizeof( nvm->RegionGroup1.Crc32 ) );
    if( crc == nvm->RegionGroup1.Crc32 )
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 800e9d8:	68fa      	ldr	r2, [r7, #12]
 800e9da:	429a      	cmp	r2, r3
 800e9dc:	d107      	bne.n	800e9ee <RestoreNvmData+0x11e>
    {
        memcpy1( ( uint8_t* ) &Nvm.RegionGroup1,( uint8_t* ) &nvm->RegionGroup1,
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 800e9e4:	221c      	movs	r2, #28
 800e9e6:	4619      	mov	r1, r3
 800e9e8:	4813      	ldr	r0, [pc, #76]	; (800ea38 <RestoreNvmData+0x168>)
 800e9ea:	f005 fef6 	bl	80147da <memcpy1>
                 sizeof( Nvm.RegionGroup1 ) );
    }

    crc = Crc32( ( uint8_t* ) &nvm->ClassB, sizeof( nvm->ClassB ) -
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 800e9f4:	2114      	movs	r1, #20
 800e9f6:	4618      	mov	r0, r3
 800e9f8:	f005 ff44 	bl	8014884 <Crc32>
 800e9fc:	60f8      	str	r0, [r7, #12]
                                            sizeof( nvm->ClassB.Crc32 ) );
    if( crc == nvm->ClassB.Crc32 )
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	f8d3 32d0 	ldr.w	r3, [r3, #720]	; 0x2d0
 800ea04:	68fa      	ldr	r2, [r7, #12]
 800ea06:	429a      	cmp	r2, r3
 800ea08:	d107      	bne.n	800ea1a <RestoreNvmData+0x14a>
    {
        memcpy1( ( uint8_t* ) &Nvm.ClassB,( uint8_t* ) &nvm->ClassB,
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 800ea10:	2218      	movs	r2, #24
 800ea12:	4619      	mov	r1, r3
 800ea14:	4809      	ldr	r0, [pc, #36]	; (800ea3c <RestoreNvmData+0x16c>)
 800ea16:	f005 fee0 	bl	80147da <memcpy1>
                 sizeof( Nvm.ClassB ) );
    }

    return LORAMAC_STATUS_OK;
 800ea1a:	2300      	movs	r3, #0
}
 800ea1c:	4618      	mov	r0, r3
 800ea1e:	3710      	adds	r7, #16
 800ea20:	46bd      	mov	sp, r7
 800ea22:	bd80      	pop	{r7, pc}
 800ea24:	200002c8 	.word	0x200002c8
 800ea28:	200007d0 	.word	0x200007d0
 800ea2c:	200007f8 	.word	0x200007f8
 800ea30:	20000810 	.word	0x20000810
 800ea34:	200008e8 	.word	0x200008e8
 800ea38:	200009a8 	.word	0x200009a8
 800ea3c:	20000a8c 	.word	0x20000a8c

0800ea40 <DetermineFrameType>:

static LoRaMacStatus_t DetermineFrameType( LoRaMacMessageData_t* macMsg, FType_t* fType )
{
 800ea40:	b480      	push	{r7}
 800ea42:	b083      	sub	sp, #12
 800ea44:	af00      	add	r7, sp, #0
 800ea46:	6078      	str	r0, [r7, #4]
 800ea48:	6039      	str	r1, [r7, #0]
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	2b00      	cmp	r3, #0
 800ea4e:	d002      	beq.n	800ea56 <DetermineFrameType+0x16>
 800ea50:	683b      	ldr	r3, [r7, #0]
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	d101      	bne.n	800ea5a <DetermineFrameType+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800ea56:	2303      	movs	r3, #3
 800ea58:	e03b      	b.n	800ead2 <DetermineFrameType+0x92>
     * +-------+  +----------+------+-------+--------------+
     * |   D   |  |    = 0   |   -  |  > 0  |       X      |
     * +-------+  +----------+------+-------+--------------+
     */

    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	7b1b      	ldrb	r3, [r3, #12]
 800ea5e:	f003 030f 	and.w	r3, r3, #15
 800ea62:	b2db      	uxtb	r3, r3
 800ea64:	2b00      	cmp	r3, #0
 800ea66:	d008      	beq.n	800ea7a <DetermineFrameType+0x3a>
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	d003      	beq.n	800ea7a <DetermineFrameType+0x3a>
    {
        *fType = FRAME_TYPE_A;
 800ea72:	683b      	ldr	r3, [r7, #0]
 800ea74:	2200      	movs	r2, #0
 800ea76:	701a      	strb	r2, [r3, #0]
 800ea78:	e02a      	b.n	800ead0 <DetermineFrameType+0x90>
    }
    else if( macMsg->FRMPayloadSize == 0 )
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ea80:	2b00      	cmp	r3, #0
 800ea82:	d103      	bne.n	800ea8c <DetermineFrameType+0x4c>
    {
        *fType = FRAME_TYPE_B;
 800ea84:	683b      	ldr	r3, [r7, #0]
 800ea86:	2201      	movs	r2, #1
 800ea88:	701a      	strb	r2, [r3, #0]
 800ea8a:	e021      	b.n	800ead0 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 800ea8c:	687b      	ldr	r3, [r7, #4]
 800ea8e:	7b1b      	ldrb	r3, [r3, #12]
 800ea90:	f003 030f 	and.w	r3, r3, #15
 800ea94:	b2db      	uxtb	r3, r3
 800ea96:	2b00      	cmp	r3, #0
 800ea98:	d108      	bne.n	800eaac <DetermineFrameType+0x6c>
 800ea9a:	687b      	ldr	r3, [r7, #4]
 800ea9c:	f893 3020 	ldrb.w	r3, [r3, #32]
 800eaa0:	2b00      	cmp	r3, #0
 800eaa2:	d103      	bne.n	800eaac <DetermineFrameType+0x6c>
    {
        *fType = FRAME_TYPE_C;
 800eaa4:	683b      	ldr	r3, [r7, #0]
 800eaa6:	2202      	movs	r2, #2
 800eaa8:	701a      	strb	r2, [r3, #0]
 800eaaa:	e011      	b.n	800ead0 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort > 0 ) )
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	7b1b      	ldrb	r3, [r3, #12]
 800eab0:	f003 030f 	and.w	r3, r3, #15
 800eab4:	b2db      	uxtb	r3, r3
 800eab6:	2b00      	cmp	r3, #0
 800eab8:	d108      	bne.n	800eacc <DetermineFrameType+0x8c>
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	f893 3020 	ldrb.w	r3, [r3, #32]
 800eac0:	2b00      	cmp	r3, #0
 800eac2:	d003      	beq.n	800eacc <DetermineFrameType+0x8c>
    {
        *fType = FRAME_TYPE_D;
 800eac4:	683b      	ldr	r3, [r7, #0]
 800eac6:	2203      	movs	r2, #3
 800eac8:	701a      	strb	r2, [r3, #0]
 800eaca:	e001      	b.n	800ead0 <DetermineFrameType+0x90>
    }
    else
    {
        // Should never happen.
        return LORAMAC_STATUS_ERROR;
 800eacc:	2317      	movs	r3, #23
 800eace:	e000      	b.n	800ead2 <DetermineFrameType+0x92>
    }

    return LORAMAC_STATUS_OK;
 800ead0:	2300      	movs	r3, #0
}
 800ead2:	4618      	mov	r0, r3
 800ead4:	370c      	adds	r7, #12
 800ead6:	46bd      	mov	sp, r7
 800ead8:	bc80      	pop	{r7}
 800eada:	4770      	bx	lr

0800eadc <CheckRetransUnconfirmedUplink>:

static bool CheckRetransUnconfirmedUplink( void )
{
 800eadc:	b480      	push	{r7}
 800eade:	af00      	add	r7, sp, #0
    // Unconfirmed uplink, when all retransmissions are done.
    if( MacCtx.ChannelsNbTransCounter >=
 800eae0:	4b12      	ldr	r3, [pc, #72]	; (800eb2c <CheckRetransUnconfirmedUplink+0x50>)
 800eae2:	f893 2410 	ldrb.w	r2, [r3, #1040]	; 0x410
        Nvm.MacGroup2.MacParams.ChannelsNbTrans )
 800eae6:	4b12      	ldr	r3, [pc, #72]	; (800eb30 <CheckRetransUnconfirmedUplink+0x54>)
 800eae8:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
    if( MacCtx.ChannelsNbTransCounter >=
 800eaec:	429a      	cmp	r2, r3
 800eaee:	d301      	bcc.n	800eaf4 <CheckRetransUnconfirmedUplink+0x18>
    {
        return true;
 800eaf0:	2301      	movs	r3, #1
 800eaf2:	e016      	b.n	800eb22 <CheckRetransUnconfirmedUplink+0x46>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800eaf4:	4b0d      	ldr	r3, [pc, #52]	; (800eb2c <CheckRetransUnconfirmedUplink+0x50>)
 800eaf6:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800eafa:	f003 0302 	and.w	r3, r3, #2
 800eafe:	b2db      	uxtb	r3, r3
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	d00d      	beq.n	800eb20 <CheckRetransUnconfirmedUplink+0x44>
    {
        // For Class A stop in each case
        if( Nvm.MacGroup2.DeviceClass == CLASS_A )
 800eb04:	4b0a      	ldr	r3, [pc, #40]	; (800eb30 <CheckRetransUnconfirmedUplink+0x54>)
 800eb06:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800eb0a:	2b00      	cmp	r3, #0
 800eb0c:	d101      	bne.n	800eb12 <CheckRetransUnconfirmedUplink+0x36>
        {
            return true;
 800eb0e:	2301      	movs	r3, #1
 800eb10:	e007      	b.n	800eb22 <CheckRetransUnconfirmedUplink+0x46>
        }
        else
        {// For Class B & C stop only if the frame was received in RX1 window
            if( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 )
 800eb12:	4b06      	ldr	r3, [pc, #24]	; (800eb2c <CheckRetransUnconfirmedUplink+0x50>)
 800eb14:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
 800eb18:	2b00      	cmp	r3, #0
 800eb1a:	d101      	bne.n	800eb20 <CheckRetransUnconfirmedUplink+0x44>
            {
                return true;
 800eb1c:	2301      	movs	r3, #1
 800eb1e:	e000      	b.n	800eb22 <CheckRetransUnconfirmedUplink+0x46>
            }
        }
    }
    return false;
 800eb20:	2300      	movs	r3, #0
}
 800eb22:	4618      	mov	r0, r3
 800eb24:	46bd      	mov	sp, r7
 800eb26:	bc80      	pop	{r7}
 800eb28:	4770      	bx	lr
 800eb2a:	bf00      	nop
 800eb2c:	200002c8 	.word	0x200002c8
 800eb30:	200007d0 	.word	0x200007d0

0800eb34 <CheckRetransConfirmedUplink>:

static bool CheckRetransConfirmedUplink( void )
{
 800eb34:	b480      	push	{r7}
 800eb36:	af00      	add	r7, sp, #0
    // Confirmed uplink, when all retransmissions ( tries to get a ack ) are done.
    if( MacCtx.AckTimeoutRetriesCounter >=
 800eb38:	4b0e      	ldr	r3, [pc, #56]	; (800eb74 <CheckRetransConfirmedUplink+0x40>)
 800eb3a:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
        MacCtx.AckTimeoutRetries )
 800eb3e:	4b0d      	ldr	r3, [pc, #52]	; (800eb74 <CheckRetransConfirmedUplink+0x40>)
 800eb40:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
    if( MacCtx.AckTimeoutRetriesCounter >=
 800eb44:	429a      	cmp	r2, r3
 800eb46:	d301      	bcc.n	800eb4c <CheckRetransConfirmedUplink+0x18>
    {
        return true;
 800eb48:	2301      	movs	r3, #1
 800eb4a:	e00f      	b.n	800eb6c <CheckRetransConfirmedUplink+0x38>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800eb4c:	4b09      	ldr	r3, [pc, #36]	; (800eb74 <CheckRetransConfirmedUplink+0x40>)
 800eb4e:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800eb52:	f003 0302 	and.w	r3, r3, #2
 800eb56:	b2db      	uxtb	r3, r3
 800eb58:	2b00      	cmp	r3, #0
 800eb5a:	d006      	beq.n	800eb6a <CheckRetransConfirmedUplink+0x36>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 800eb5c:	4b05      	ldr	r3, [pc, #20]	; (800eb74 <CheckRetransConfirmedUplink+0x40>)
 800eb5e:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 800eb62:	2b00      	cmp	r3, #0
 800eb64:	d001      	beq.n	800eb6a <CheckRetransConfirmedUplink+0x36>
        {
            return true;
 800eb66:	2301      	movs	r3, #1
 800eb68:	e000      	b.n	800eb6c <CheckRetransConfirmedUplink+0x38>
        }
    }
    return false;
 800eb6a:	2300      	movs	r3, #0
}
 800eb6c:	4618      	mov	r0, r3
 800eb6e:	46bd      	mov	sp, r7
 800eb70:	bc80      	pop	{r7}
 800eb72:	4770      	bx	lr
 800eb74:	200002c8 	.word	0x200002c8

0800eb78 <StopRetransmission>:

static bool StopRetransmission( void )
{
 800eb78:	b480      	push	{r7}
 800eb7a:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 800eb7c:	4b1a      	ldr	r3, [pc, #104]	; (800ebe8 <StopRetransmission+0x70>)
 800eb7e:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800eb82:	f003 0302 	and.w	r3, r3, #2
 800eb86:	b2db      	uxtb	r3, r3
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d009      	beq.n	800eba0 <StopRetransmission+0x28>
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 800eb8c:	4b16      	ldr	r3, [pc, #88]	; (800ebe8 <StopRetransmission+0x70>)
 800eb8e:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 800eb92:	2b00      	cmp	r3, #0
 800eb94:	d00e      	beq.n	800ebb4 <StopRetransmission+0x3c>
          ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) ) )
 800eb96:	4b14      	ldr	r3, [pc, #80]	; (800ebe8 <StopRetransmission+0x70>)
 800eb98:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 800eb9c:	2b01      	cmp	r3, #1
 800eb9e:	d009      	beq.n	800ebb4 <StopRetransmission+0x3c>
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( Nvm.MacGroup2.AdrCtrlOn == true )
 800eba0:	4b12      	ldr	r3, [pc, #72]	; (800ebec <StopRetransmission+0x74>)
 800eba2:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d004      	beq.n	800ebb4 <StopRetransmission+0x3c>
        {
            Nvm.MacGroup1.AdrAckCounter++;
 800ebaa:	4b10      	ldr	r3, [pc, #64]	; (800ebec <StopRetransmission+0x74>)
 800ebac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ebae:	3301      	adds	r3, #1
 800ebb0:	4a0e      	ldr	r2, [pc, #56]	; (800ebec <StopRetransmission+0x74>)
 800ebb2:	6293      	str	r3, [r2, #40]	; 0x28
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 800ebb4:	4b0c      	ldr	r3, [pc, #48]	; (800ebe8 <StopRetransmission+0x70>)
 800ebb6:	2200      	movs	r2, #0
 800ebb8:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    MacCtx.NodeAckRequested = false;
 800ebbc:	4b0a      	ldr	r3, [pc, #40]	; (800ebe8 <StopRetransmission+0x70>)
 800ebbe:	2200      	movs	r2, #0
 800ebc0:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    MacCtx.AckTimeoutRetry = false;
 800ebc4:	4b08      	ldr	r3, [pc, #32]	; (800ebe8 <StopRetransmission+0x70>)
 800ebc6:	2200      	movs	r2, #0
 800ebc8:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800ebcc:	4b06      	ldr	r3, [pc, #24]	; (800ebe8 <StopRetransmission+0x70>)
 800ebce:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800ebd2:	f023 0302 	bic.w	r3, r3, #2
 800ebd6:	4a04      	ldr	r2, [pc, #16]	; (800ebe8 <StopRetransmission+0x70>)
 800ebd8:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return true;
 800ebdc:	2301      	movs	r3, #1
}
 800ebde:	4618      	mov	r0, r3
 800ebe0:	46bd      	mov	sp, r7
 800ebe2:	bc80      	pop	{r7}
 800ebe4:	4770      	bx	lr
 800ebe6:	bf00      	nop
 800ebe8:	200002c8 	.word	0x200002c8
 800ebec:	200007d0 	.word	0x200007d0

0800ebf0 <CallNvmDataChangeCallback>:

static void CallNvmDataChangeCallback( uint16_t notifyFlags )
{
 800ebf0:	b580      	push	{r7, lr}
 800ebf2:	b082      	sub	sp, #8
 800ebf4:	af00      	add	r7, sp, #0
 800ebf6:	4603      	mov	r3, r0
 800ebf8:	80fb      	strh	r3, [r7, #6]
    if( ( MacCtx.MacCallbacks != NULL ) &&
 800ebfa:	4b0b      	ldr	r3, [pc, #44]	; (800ec28 <CallNvmDataChangeCallback+0x38>)
 800ebfc:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ec00:	2b00      	cmp	r3, #0
 800ec02:	d00c      	beq.n	800ec1e <CallNvmDataChangeCallback+0x2e>
        ( MacCtx.MacCallbacks->NvmDataChange  != NULL ) )
 800ec04:	4b08      	ldr	r3, [pc, #32]	; (800ec28 <CallNvmDataChangeCallback+0x38>)
 800ec06:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ec0a:	68db      	ldr	r3, [r3, #12]
    if( ( MacCtx.MacCallbacks != NULL ) &&
 800ec0c:	2b00      	cmp	r3, #0
 800ec0e:	d006      	beq.n	800ec1e <CallNvmDataChangeCallback+0x2e>
    {
        MacCtx.MacCallbacks->NvmDataChange ( notifyFlags );
 800ec10:	4b05      	ldr	r3, [pc, #20]	; (800ec28 <CallNvmDataChangeCallback+0x38>)
 800ec12:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ec16:	68db      	ldr	r3, [r3, #12]
 800ec18:	88fa      	ldrh	r2, [r7, #6]
 800ec1a:	4610      	mov	r0, r2
 800ec1c:	4798      	blx	r3
    }
}
 800ec1e:	bf00      	nop
 800ec20:	3708      	adds	r7, #8
 800ec22:	46bd      	mov	sp, r7
 800ec24:	bd80      	pop	{r7, pc}
 800ec26:	bf00      	nop
 800ec28:	200002c8 	.word	0x200002c8

0800ec2c <AckTimeoutRetriesProcess>:

static void AckTimeoutRetriesProcess( void )
{
 800ec2c:	b580      	push	{r7, lr}
 800ec2e:	b084      	sub	sp, #16
 800ec30:	af00      	add	r7, sp, #0
    if( MacCtx.AckTimeoutRetriesCounter < MacCtx.AckTimeoutRetries )
 800ec32:	4b1b      	ldr	r3, [pc, #108]	; (800eca0 <AckTimeoutRetriesProcess+0x74>)
 800ec34:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 800ec38:	4b19      	ldr	r3, [pc, #100]	; (800eca0 <AckTimeoutRetriesProcess+0x74>)
 800ec3a:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
 800ec3e:	429a      	cmp	r2, r3
 800ec40:	d229      	bcs.n	800ec96 <AckTimeoutRetriesProcess+0x6a>
    {
        MacCtx.AckTimeoutRetriesCounter++;
 800ec42:	4b17      	ldr	r3, [pc, #92]	; (800eca0 <AckTimeoutRetriesProcess+0x74>)
 800ec44:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 800ec48:	3301      	adds	r3, #1
 800ec4a:	b2da      	uxtb	r2, r3
 800ec4c:	4b14      	ldr	r3, [pc, #80]	; (800eca0 <AckTimeoutRetriesProcess+0x74>)
 800ec4e:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
        if( ( MacCtx.AckTimeoutRetriesCounter % 2 ) == 1 )
 800ec52:	4b13      	ldr	r3, [pc, #76]	; (800eca0 <AckTimeoutRetriesProcess+0x74>)
 800ec54:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 800ec58:	f003 0301 	and.w	r3, r3, #1
 800ec5c:	b2db      	uxtb	r3, r3
 800ec5e:	2b00      	cmp	r3, #0
 800ec60:	d019      	beq.n	800ec96 <AckTimeoutRetriesProcess+0x6a>
        {
            GetPhyParams_t getPhy;
            PhyParam_t phyParam;

            getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 800ec62:	2322      	movs	r3, #34	; 0x22
 800ec64:	723b      	strb	r3, [r7, #8]
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800ec66:	4b0f      	ldr	r3, [pc, #60]	; (800eca4 <AckTimeoutRetriesProcess+0x78>)
 800ec68:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800ec6c:	72bb      	strb	r3, [r7, #10]
            getPhy.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800ec6e:	4b0d      	ldr	r3, [pc, #52]	; (800eca4 <AckTimeoutRetriesProcess+0x78>)
 800ec70:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 800ec74:	727b      	strb	r3, [r7, #9]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800ec76:	4b0b      	ldr	r3, [pc, #44]	; (800eca4 <AckTimeoutRetriesProcess+0x78>)
 800ec78:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ec7c:	f107 0208 	add.w	r2, r7, #8
 800ec80:	4611      	mov	r1, r2
 800ec82:	4618      	mov	r0, r3
 800ec84:	f003 fae2 	bl	801224c <RegionGetPhyParam>
 800ec88:	4603      	mov	r3, r0
 800ec8a:	607b      	str	r3, [r7, #4]
            Nvm.MacGroup1.ChannelsDatarate = phyParam.Value;
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	b25a      	sxtb	r2, r3
 800ec90:	4b04      	ldr	r3, [pc, #16]	; (800eca4 <AckTimeoutRetriesProcess+0x78>)
 800ec92:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        }
    }
}
 800ec96:	bf00      	nop
 800ec98:	3710      	adds	r7, #16
 800ec9a:	46bd      	mov	sp, r7
 800ec9c:	bd80      	pop	{r7, pc}
 800ec9e:	bf00      	nop
 800eca0:	200002c8 	.word	0x200002c8
 800eca4:	200007d0 	.word	0x200007d0

0800eca8 <AckTimeoutRetriesFinalize>:

static void AckTimeoutRetriesFinalize( void )
{
 800eca8:	b580      	push	{r7, lr}
 800ecaa:	b084      	sub	sp, #16
 800ecac:	af00      	add	r7, sp, #0
    if( MacCtx.McpsConfirm.AckReceived == false )
 800ecae:	4b14      	ldr	r3, [pc, #80]	; (800ed00 <AckTimeoutRetriesFinalize+0x58>)
 800ecb0:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 800ecb4:	f083 0301 	eor.w	r3, r3, #1
 800ecb8:	b2db      	uxtb	r3, r3
 800ecba:	2b00      	cmp	r3, #0
 800ecbc:	d015      	beq.n	800ecea <AckTimeoutRetriesFinalize+0x42>
    {
        InitDefaultsParams_t params;
        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 800ecbe:	2302      	movs	r3, #2
 800ecc0:	733b      	strb	r3, [r7, #12]
        params.NvmGroup1 = &Nvm.RegionGroup1;
 800ecc2:	4b10      	ldr	r3, [pc, #64]	; (800ed04 <AckTimeoutRetriesFinalize+0x5c>)
 800ecc4:	607b      	str	r3, [r7, #4]
        params.NvmGroup2 = &Nvm.RegionGroup2;
 800ecc6:	4b10      	ldr	r3, [pc, #64]	; (800ed08 <AckTimeoutRetriesFinalize+0x60>)
 800ecc8:	60bb      	str	r3, [r7, #8]
        RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 800ecca:	4b10      	ldr	r3, [pc, #64]	; (800ed0c <AckTimeoutRetriesFinalize+0x64>)
 800eccc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ecd0:	1d3a      	adds	r2, r7, #4
 800ecd2:	4611      	mov	r1, r2
 800ecd4:	4618      	mov	r0, r3
 800ecd6:	f003 fae3 	bl	80122a0 <RegionInitDefaults>

        MacCtx.NodeAckRequested = false;
 800ecda:	4b09      	ldr	r3, [pc, #36]	; (800ed00 <AckTimeoutRetriesFinalize+0x58>)
 800ecdc:	2200      	movs	r2, #0
 800ecde:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
        MacCtx.McpsConfirm.AckReceived = false;
 800ece2:	4b07      	ldr	r3, [pc, #28]	; (800ed00 <AckTimeoutRetriesFinalize+0x58>)
 800ece4:	2200      	movs	r2, #0
 800ece6:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
    }
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 800ecea:	4b05      	ldr	r3, [pc, #20]	; (800ed00 <AckTimeoutRetriesFinalize+0x58>)
 800ecec:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 800ecf0:	4b03      	ldr	r3, [pc, #12]	; (800ed00 <AckTimeoutRetriesFinalize+0x58>)
 800ecf2:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
}
 800ecf6:	bf00      	nop
 800ecf8:	3710      	adds	r7, #16
 800ecfa:	46bd      	mov	sp, r7
 800ecfc:	bd80      	pop	{r7, pc}
 800ecfe:	bf00      	nop
 800ed00:	200002c8 	.word	0x200002c8
 800ed04:	200009a8 	.word	0x200009a8
 800ed08:	200009c4 	.word	0x200009c4
 800ed0c:	200007d0 	.word	0x200007d0

0800ed10 <IsRequestPending>:

static uint8_t IsRequestPending( void )
{
 800ed10:	b480      	push	{r7}
 800ed12:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 800ed14:	4b0b      	ldr	r3, [pc, #44]	; (800ed44 <IsRequestPending+0x34>)
 800ed16:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800ed1a:	f003 0304 	and.w	r3, r3, #4
 800ed1e:	b2db      	uxtb	r3, r3
 800ed20:	2b00      	cmp	r3, #0
 800ed22:	d107      	bne.n	800ed34 <IsRequestPending+0x24>
        ( MacCtx.MacFlags.Bits.McpsReq == 1 ) )
 800ed24:	4b07      	ldr	r3, [pc, #28]	; (800ed44 <IsRequestPending+0x34>)
 800ed26:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800ed2a:	f003 0301 	and.w	r3, r3, #1
 800ed2e:	b2db      	uxtb	r3, r3
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 800ed30:	2b00      	cmp	r3, #0
 800ed32:	d001      	beq.n	800ed38 <IsRequestPending+0x28>
    {
        return 1;
 800ed34:	2301      	movs	r3, #1
 800ed36:	e000      	b.n	800ed3a <IsRequestPending+0x2a>
    }
    return 0;
 800ed38:	2300      	movs	r3, #0
}
 800ed3a:	4618      	mov	r0, r3
 800ed3c:	46bd      	mov	sp, r7
 800ed3e:	bc80      	pop	{r7}
 800ed40:	4770      	bx	lr
 800ed42:	bf00      	nop
 800ed44:	200002c8 	.word	0x200002c8

0800ed48 <LoRaMacInitialization>:


LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 800ed48:	b590      	push	{r4, r7, lr}
 800ed4a:	b08f      	sub	sp, #60	; 0x3c
 800ed4c:	af02      	add	r7, sp, #8
 800ed4e:	6178      	str	r0, [r7, #20]
 800ed50:	6139      	str	r1, [r7, #16]
 800ed52:	4613      	mov	r3, r2
 800ed54:	73fb      	strb	r3, [r7, #15]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( ( primitives == NULL ) ||
 800ed56:	697b      	ldr	r3, [r7, #20]
 800ed58:	2b00      	cmp	r3, #0
 800ed5a:	d002      	beq.n	800ed62 <LoRaMacInitialization+0x1a>
 800ed5c:	693b      	ldr	r3, [r7, #16]
 800ed5e:	2b00      	cmp	r3, #0
 800ed60:	d101      	bne.n	800ed66 <LoRaMacInitialization+0x1e>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800ed62:	2303      	movs	r3, #3
 800ed64:	e275      	b.n	800f252 <LoRaMacInitialization+0x50a>
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 800ed66:	697b      	ldr	r3, [r7, #20]
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	2b00      	cmp	r3, #0
 800ed6c:	d00b      	beq.n	800ed86 <LoRaMacInitialization+0x3e>
        ( primitives->MacMcpsIndication == NULL ) ||
 800ed6e:	697b      	ldr	r3, [r7, #20]
 800ed70:	685b      	ldr	r3, [r3, #4]
    if( ( primitives->MacMcpsConfirm == NULL ) ||
 800ed72:	2b00      	cmp	r3, #0
 800ed74:	d007      	beq.n	800ed86 <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeConfirm == NULL ) ||
 800ed76:	697b      	ldr	r3, [r7, #20]
 800ed78:	689b      	ldr	r3, [r3, #8]
        ( primitives->MacMcpsIndication == NULL ) ||
 800ed7a:	2b00      	cmp	r3, #0
 800ed7c:	d003      	beq.n	800ed86 <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeIndication == NULL ) )
 800ed7e:	697b      	ldr	r3, [r7, #20]
 800ed80:	68db      	ldr	r3, [r3, #12]
        ( primitives->MacMlmeConfirm == NULL ) ||
 800ed82:	2b00      	cmp	r3, #0
 800ed84:	d101      	bne.n	800ed8a <LoRaMacInitialization+0x42>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800ed86:	2303      	movs	r3, #3
 800ed88:	e263      	b.n	800f252 <LoRaMacInitialization+0x50a>
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 800ed8a:	7bfb      	ldrb	r3, [r7, #15]
 800ed8c:	4618      	mov	r0, r3
 800ed8e:	f003 fa4d 	bl	801222c <RegionIsActive>
 800ed92:	4603      	mov	r3, r0
 800ed94:	f083 0301 	eor.w	r3, r3, #1
 800ed98:	b2db      	uxtb	r3, r3
 800ed9a:	2b00      	cmp	r3, #0
 800ed9c:	d001      	beq.n	800eda2 <LoRaMacInitialization+0x5a>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 800ed9e:	2309      	movs	r3, #9
 800eda0:	e257      	b.n	800f252 <LoRaMacInitialization+0x50a>
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives );
 800eda2:	6978      	ldr	r0, [r7, #20]
 800eda4:	f001 fef6 	bl	8010b94 <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &Nvm, 0x00, sizeof( LoRaMacNvmData_t ) );
 800eda8:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 800edac:	2100      	movs	r1, #0
 800edae:	48c7      	ldr	r0, [pc, #796]	; (800f0cc <LoRaMacInitialization+0x384>)
 800edb0:	f005 fd4e 	bl	8014850 <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 800edb4:	f44f 62a1 	mov.w	r2, #1288	; 0x508
 800edb8:	2100      	movs	r1, #0
 800edba:	48c5      	ldr	r0, [pc, #788]	; (800f0d0 <LoRaMacInitialization+0x388>)
 800edbc:	f005 fd48 	bl	8014850 <memset1>

    // Set non zero variables to its default value
    MacCtx.AckTimeoutRetriesCounter = 1;
 800edc0:	4bc3      	ldr	r3, [pc, #780]	; (800f0d0 <LoRaMacInitialization+0x388>)
 800edc2:	2201      	movs	r2, #1
 800edc4:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    MacCtx.AckTimeoutRetries = 1;
 800edc8:	4bc1      	ldr	r3, [pc, #772]	; (800f0d0 <LoRaMacInitialization+0x388>)
 800edca:	2201      	movs	r2, #1
 800edcc:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    Nvm.MacGroup2.Region = region;
 800edd0:	4abe      	ldr	r2, [pc, #760]	; (800f0cc <LoRaMacInitialization+0x384>)
 800edd2:	7bfb      	ldrb	r3, [r7, #15]
 800edd4:	f882 3040 	strb.w	r3, [r2, #64]	; 0x40
    Nvm.MacGroup2.DeviceClass = CLASS_A;
 800edd8:	4bbc      	ldr	r3, [pc, #752]	; (800f0cc <LoRaMacInitialization+0x384>)
 800edda:	2200      	movs	r2, #0
 800eddc:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
    Nvm.MacGroup2.MacParams.RepeaterSupport = false; /* ST_WORKAROUND: Keep repeater feature */
 800ede0:	4bba      	ldr	r3, [pc, #744]	; (800f0cc <LoRaMacInitialization+0x384>)
 800ede2:	2200      	movs	r2, #0
 800ede4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    // Setup version
    Nvm.MacGroup2.Version.Value = LORAMAC_VERSION;
 800ede8:	4bb8      	ldr	r3, [pc, #736]	; (800f0cc <LoRaMacInitialization+0x384>)
 800edea:	4aba      	ldr	r2, [pc, #744]	; (800f0d4 <LoRaMacInitialization+0x38c>)
 800edec:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 800edf0:	230f      	movs	r3, #15
 800edf2:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800edf6:	4bb5      	ldr	r3, [pc, #724]	; (800f0cc <LoRaMacInitialization+0x384>)
 800edf8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800edfc:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800ee00:	4611      	mov	r1, r2
 800ee02:	4618      	mov	r0, r3
 800ee04:	f003 fa22 	bl	801224c <RegionGetPhyParam>
 800ee08:	4603      	mov	r3, r0
 800ee0a:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.DutyCycleOn = ( bool ) phyParam.Value;
 800ee0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee0e:	2b00      	cmp	r3, #0
 800ee10:	bf14      	ite	ne
 800ee12:	2301      	movne	r3, #1
 800ee14:	2300      	moveq	r3, #0
 800ee16:	b2da      	uxtb	r2, r3
 800ee18:	4bac      	ldr	r3, [pc, #688]	; (800f0cc <LoRaMacInitialization+0x384>)
 800ee1a:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100

    getPhy.Attribute = PHY_DEF_TX_POWER;
 800ee1e:	230a      	movs	r3, #10
 800ee20:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800ee24:	4ba9      	ldr	r3, [pc, #676]	; (800f0cc <LoRaMacInitialization+0x384>)
 800ee26:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ee2a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800ee2e:	4611      	mov	r1, r2
 800ee30:	4618      	mov	r0, r3
 800ee32:	f003 fa0b 	bl	801224c <RegionGetPhyParam>
 800ee36:	4603      	mov	r3, r0
 800ee38:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.ChannelsTxPowerDefault = phyParam.Value;
 800ee3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee3c:	b25a      	sxtb	r2, r3
 800ee3e:	4ba3      	ldr	r3, [pc, #652]	; (800f0cc <LoRaMacInitialization+0x384>)
 800ee40:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4

    getPhy.Attribute = PHY_DEF_TX_DR;
 800ee44:	2306      	movs	r3, #6
 800ee46:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800ee4a:	4ba0      	ldr	r3, [pc, #640]	; (800f0cc <LoRaMacInitialization+0x384>)
 800ee4c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ee50:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800ee54:	4611      	mov	r1, r2
 800ee56:	4618      	mov	r0, r3
 800ee58:	f003 f9f8 	bl	801224c <RegionGetPhyParam>
 800ee5c:	4603      	mov	r3, r0
 800ee5e:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.ChannelsDatarateDefault = phyParam.Value;
 800ee60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee62:	b25a      	sxtb	r2, r3
 800ee64:	4b99      	ldr	r3, [pc, #612]	; (800f0cc <LoRaMacInitialization+0x384>)
 800ee66:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 800ee6a:	2310      	movs	r3, #16
 800ee6c:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800ee70:	4b96      	ldr	r3, [pc, #600]	; (800f0cc <LoRaMacInitialization+0x384>)
 800ee72:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ee76:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800ee7a:	4611      	mov	r1, r2
 800ee7c:	4618      	mov	r0, r3
 800ee7e:	f003 f9e5 	bl	801224c <RegionGetPhyParam>
 800ee82:	4603      	mov	r3, r0
 800ee84:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow = phyParam.Value;
 800ee86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee88:	4a90      	ldr	r2, [pc, #576]	; (800f0cc <LoRaMacInitialization+0x384>)
 800ee8a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 800ee8e:	2311      	movs	r3, #17
 800ee90:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800ee94:	4b8d      	ldr	r3, [pc, #564]	; (800f0cc <LoRaMacInitialization+0x384>)
 800ee96:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ee9a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800ee9e:	4611      	mov	r1, r2
 800eea0:	4618      	mov	r0, r3
 800eea2:	f003 f9d3 	bl	801224c <RegionGetPhyParam>
 800eea6:	4603      	mov	r3, r0
 800eea8:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 800eeaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eeac:	4a87      	ldr	r2, [pc, #540]	; (800f0cc <LoRaMacInitialization+0x384>)
 800eeae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 800eeb2:	2312      	movs	r3, #18
 800eeb4:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800eeb8:	4b84      	ldr	r3, [pc, #528]	; (800f0cc <LoRaMacInitialization+0x384>)
 800eeba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800eebe:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800eec2:	4611      	mov	r1, r2
 800eec4:	4618      	mov	r0, r3
 800eec6:	f003 f9c1 	bl	801224c <RegionGetPhyParam>
 800eeca:	4603      	mov	r3, r0
 800eecc:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 800eece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eed0:	4a7e      	ldr	r2, [pc, #504]	; (800f0cc <LoRaMacInitialization+0x384>)
 800eed2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 800eed6:	2313      	movs	r3, #19
 800eed8:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800eedc:	4b7b      	ldr	r3, [pc, #492]	; (800f0cc <LoRaMacInitialization+0x384>)
 800eede:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800eee2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800eee6:	4611      	mov	r1, r2
 800eee8:	4618      	mov	r0, r3
 800eeea:	f003 f9af 	bl	801224c <RegionGetPhyParam>
 800eeee:	4603      	mov	r3, r0
 800eef0:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 800eef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eef4:	4a75      	ldr	r2, [pc, #468]	; (800f0cc <LoRaMacInitialization+0x384>)
 800eef6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 800eefa:	2314      	movs	r3, #20
 800eefc:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800ef00:	4b72      	ldr	r3, [pc, #456]	; (800f0cc <LoRaMacInitialization+0x384>)
 800ef02:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ef06:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800ef0a:	4611      	mov	r1, r2
 800ef0c:	4618      	mov	r0, r3
 800ef0e:	f003 f99d 	bl	801224c <RegionGetPhyParam>
 800ef12:	4603      	mov	r3, r0
 800ef14:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 800ef16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef18:	4a6c      	ldr	r2, [pc, #432]	; (800f0cc <LoRaMacInitialization+0x384>)
 800ef1a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 800ef1e:	2317      	movs	r3, #23
 800ef20:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800ef24:	4b69      	ldr	r3, [pc, #420]	; (800f0cc <LoRaMacInitialization+0x384>)
 800ef26:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ef2a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800ef2e:	4611      	mov	r1, r2
 800ef30:	4618      	mov	r0, r3
 800ef32:	f003 f98b 	bl	801224c <RegionGetPhyParam>
 800ef36:	4603      	mov	r3, r0
 800ef38:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 800ef3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef3c:	b2da      	uxtb	r2, r3
 800ef3e:	4b63      	ldr	r3, [pc, #396]	; (800f0cc <LoRaMacInitialization+0x384>)
 800ef40:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 800ef44:	2318      	movs	r3, #24
 800ef46:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800ef4a:	4b60      	ldr	r3, [pc, #384]	; (800f0cc <LoRaMacInitialization+0x384>)
 800ef4c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ef50:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800ef54:	4611      	mov	r1, r2
 800ef56:	4618      	mov	r0, r3
 800ef58:	f003 f978 	bl	801224c <RegionGetPhyParam>
 800ef5c:	4603      	mov	r3, r0
 800ef5e:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 800ef60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef62:	4a5a      	ldr	r2, [pc, #360]	; (800f0cc <LoRaMacInitialization+0x384>)
 800ef64:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 800ef68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef6a:	4a58      	ldr	r2, [pc, #352]	; (800f0cc <LoRaMacInitialization+0x384>)
 800ef6c:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

    getPhy.Attribute = PHY_DEF_RX2_DR;
 800ef70:	2319      	movs	r3, #25
 800ef72:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800ef76:	4b55      	ldr	r3, [pc, #340]	; (800f0cc <LoRaMacInitialization+0x384>)
 800ef78:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ef7c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800ef80:	4611      	mov	r1, r2
 800ef82:	4618      	mov	r0, r3
 800ef84:	f003 f962 	bl	801224c <RegionGetPhyParam>
 800ef88:	4603      	mov	r3, r0
 800ef8a:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 800ef8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef8e:	b2da      	uxtb	r2, r3
 800ef90:	4b4e      	ldr	r3, [pc, #312]	; (800f0cc <LoRaMacInitialization+0x384>)
 800ef92:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 800ef96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef98:	b2da      	uxtb	r2, r3
 800ef9a:	4b4c      	ldr	r3, [pc, #304]	; (800f0cc <LoRaMacInitialization+0x384>)
 800ef9c:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 800efa0:	231e      	movs	r3, #30
 800efa2:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800efa6:	4b49      	ldr	r3, [pc, #292]	; (800f0cc <LoRaMacInitialization+0x384>)
 800efa8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800efac:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800efb0:	4611      	mov	r1, r2
 800efb2:	4618      	mov	r0, r3
 800efb4:	f003 f94a 	bl	801224c <RegionGetPhyParam>
 800efb8:	4603      	mov	r3, r0
 800efba:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 800efbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800efbe:	b2da      	uxtb	r2, r3
 800efc0:	4b42      	ldr	r3, [pc, #264]	; (800f0cc <LoRaMacInitialization+0x384>)
 800efc2:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 800efc6:	231f      	movs	r3, #31
 800efc8:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800efcc:	4b3f      	ldr	r3, [pc, #252]	; (800f0cc <LoRaMacInitialization+0x384>)
 800efce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800efd2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800efd6:	4611      	mov	r1, r2
 800efd8:	4618      	mov	r0, r3
 800efda:	f003 f937 	bl	801224c <RegionGetPhyParam>
 800efde:	4603      	mov	r3, r0
 800efe0:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 800efe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800efe4:	b2da      	uxtb	r2, r3
 800efe6:	4b39      	ldr	r3, [pc, #228]	; (800f0cc <LoRaMacInitialization+0x384>)
 800efe8:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 800efec:	2320      	movs	r3, #32
 800efee:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800eff2:	4b36      	ldr	r3, [pc, #216]	; (800f0cc <LoRaMacInitialization+0x384>)
 800eff4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800eff8:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800effc:	4611      	mov	r1, r2
 800effe:	4618      	mov	r0, r3
 800f000:	f003 f924 	bl	801224c <RegionGetPhyParam>
 800f004:	4603      	mov	r3, r0
 800f006:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.MaxEirp = phyParam.fValue;
 800f008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f00a:	4a30      	ldr	r2, [pc, #192]	; (800f0cc <LoRaMacInitialization+0x384>)
 800f00c:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 800f010:	2321      	movs	r3, #33	; 0x21
 800f012:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800f016:	4b2d      	ldr	r3, [pc, #180]	; (800f0cc <LoRaMacInitialization+0x384>)
 800f018:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f01c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800f020:	4611      	mov	r1, r2
 800f022:	4618      	mov	r0, r3
 800f024:	f003 f912 	bl	801224c <RegionGetPhyParam>
 800f028:	4603      	mov	r3, r0
 800f02a:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.AntennaGain = phyParam.fValue;
 800f02c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f02e:	4a27      	ldr	r2, [pc, #156]	; (800f0cc <LoRaMacInitialization+0x384>)
 800f030:	f8c2 30bc 	str.w	r3, [r2, #188]	; 0xbc

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 800f034:	230b      	movs	r3, #11
 800f036:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800f03a:	4b24      	ldr	r3, [pc, #144]	; (800f0cc <LoRaMacInitialization+0x384>)
 800f03c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f040:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800f044:	4611      	mov	r1, r2
 800f046:	4618      	mov	r0, r3
 800f048:	f003 f900 	bl	801224c <RegionGetPhyParam>
 800f04c:	4603      	mov	r3, r0
 800f04e:	627b      	str	r3, [r7, #36]	; 0x24
    MacCtx.AdrAckLimit = phyParam.Value;
 800f050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f052:	b29a      	uxth	r2, r3
 800f054:	4b1e      	ldr	r3, [pc, #120]	; (800f0d0 <LoRaMacInitialization+0x388>)
 800f056:	f8a3 23f4 	strh.w	r2, [r3, #1012]	; 0x3f4

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 800f05a:	230c      	movs	r3, #12
 800f05c:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800f060:	4b1a      	ldr	r3, [pc, #104]	; (800f0cc <LoRaMacInitialization+0x384>)
 800f062:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f066:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800f06a:	4611      	mov	r1, r2
 800f06c:	4618      	mov	r0, r3
 800f06e:	f003 f8ed 	bl	801224c <RegionGetPhyParam>
 800f072:	4603      	mov	r3, r0
 800f074:	627b      	str	r3, [r7, #36]	; 0x24
    MacCtx.AdrAckDelay = phyParam.Value;
 800f076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f078:	b29a      	uxth	r2, r3
 800f07a:	4b15      	ldr	r3, [pc, #84]	; (800f0d0 <LoRaMacInitialization+0x388>)
 800f07c:	f8a3 23f6 	strh.w	r2, [r3, #1014]	; 0x3f6

    // Init parameters which are not set in function ResetMacParameters
    Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans = 1;
 800f080:	4b12      	ldr	r3, [pc, #72]	; (800f0cc <LoRaMacInitialization+0x384>)
 800f082:	2201      	movs	r2, #1
 800f084:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = 10;
 800f088:	4b10      	ldr	r3, [pc, #64]	; (800f0cc <LoRaMacInitialization+0x384>)
 800f08a:	220a      	movs	r2, #10
 800f08c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = 6;
 800f090:	4b0e      	ldr	r3, [pc, #56]	; (800f0cc <LoRaMacInitialization+0x384>)
 800f092:	2206      	movs	r2, #6
 800f094:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88

    Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError;
 800f098:	4b0c      	ldr	r3, [pc, #48]	; (800f0cc <LoRaMacInitialization+0x384>)
 800f09a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f09e:	4a0b      	ldr	r2, [pc, #44]	; (800f0cc <LoRaMacInitialization+0x384>)
 800f0a0:	6453      	str	r3, [r2, #68]	; 0x44
    Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols;
 800f0a2:	4b0a      	ldr	r3, [pc, #40]	; (800f0cc <LoRaMacInitialization+0x384>)
 800f0a4:	f893 2088 	ldrb.w	r2, [r3, #136]	; 0x88
 800f0a8:	4b08      	ldr	r3, [pc, #32]	; (800f0cc <LoRaMacInitialization+0x384>)
 800f0aa:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    Nvm.MacGroup2.MacParams.MaxRxWindow = Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow;
 800f0ae:	4b07      	ldr	r3, [pc, #28]	; (800f0cc <LoRaMacInitialization+0x384>)
 800f0b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f0b4:	4a05      	ldr	r2, [pc, #20]	; (800f0cc <LoRaMacInitialization+0x384>)
 800f0b6:	64d3      	str	r3, [r2, #76]	; 0x4c
    Nvm.MacGroup2.MacParams.ReceiveDelay1 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1;
 800f0b8:	4b04      	ldr	r3, [pc, #16]	; (800f0cc <LoRaMacInitialization+0x384>)
 800f0ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800f0be:	4a03      	ldr	r2, [pc, #12]	; (800f0cc <LoRaMacInitialization+0x384>)
 800f0c0:	6513      	str	r3, [r2, #80]	; 0x50
    Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2;
 800f0c2:	4b02      	ldr	r3, [pc, #8]	; (800f0cc <LoRaMacInitialization+0x384>)
 800f0c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800f0c8:	e006      	b.n	800f0d8 <LoRaMacInitialization+0x390>
 800f0ca:	bf00      	nop
 800f0cc:	200007d0 	.word	0x200007d0
 800f0d0:	200002c8 	.word	0x200002c8
 800f0d4:	01000300 	.word	0x01000300
 800f0d8:	4a60      	ldr	r2, [pc, #384]	; (800f25c <LoRaMacInitialization+0x514>)
 800f0da:	6553      	str	r3, [r2, #84]	; 0x54
    Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1;
 800f0dc:	4b5f      	ldr	r3, [pc, #380]	; (800f25c <LoRaMacInitialization+0x514>)
 800f0de:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800f0e2:	4a5e      	ldr	r2, [pc, #376]	; (800f25c <LoRaMacInitialization+0x514>)
 800f0e4:	6593      	str	r3, [r2, #88]	; 0x58
    Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2;
 800f0e6:	4b5d      	ldr	r3, [pc, #372]	; (800f25c <LoRaMacInitialization+0x514>)
 800f0e8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800f0ec:	4a5b      	ldr	r2, [pc, #364]	; (800f25c <LoRaMacInitialization+0x514>)
 800f0ee:	65d3      	str	r3, [r2, #92]	; 0x5c
    Nvm.MacGroup2.MacParams.ChannelsNbTrans = Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans;
 800f0f0:	4b5a      	ldr	r3, [pc, #360]	; (800f25c <LoRaMacInitialization+0x514>)
 800f0f2:	f893 20a0 	ldrb.w	r2, [r3, #160]	; 0xa0
 800f0f6:	4b59      	ldr	r3, [pc, #356]	; (800f25c <LoRaMacInitialization+0x514>)
 800f0f8:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 800f0fc:	2300      	movs	r3, #0
 800f0fe:	f887 3020 	strb.w	r3, [r7, #32]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 800f102:	4b57      	ldr	r3, [pc, #348]	; (800f260 <LoRaMacInitialization+0x518>)
 800f104:	61bb      	str	r3, [r7, #24]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 800f106:	4b57      	ldr	r3, [pc, #348]	; (800f264 <LoRaMacInitialization+0x51c>)
 800f108:	61fb      	str	r3, [r7, #28]
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 800f10a:	4b54      	ldr	r3, [pc, #336]	; (800f25c <LoRaMacInitialization+0x514>)
 800f10c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f110:	f107 0218 	add.w	r2, r7, #24
 800f114:	4611      	mov	r1, r2
 800f116:	4618      	mov	r0, r3
 800f118:	f003 f8c2 	bl	80122a0 <RegionInitDefaults>

    MacCtx.MacCallbacks = callbacks;
 800f11c:	4a52      	ldr	r2, [pc, #328]	; (800f268 <LoRaMacInitialization+0x520>)
 800f11e:	693b      	ldr	r3, [r7, #16]
 800f120:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
    ResetMacParameters( );
 800f124:	f7ff f85a 	bl	800e1dc <ResetMacParameters>

    Nvm.MacGroup2.PublicNetwork = true;
 800f128:	4b4c      	ldr	r3, [pc, #304]	; (800f25c <LoRaMacInitialization+0x514>)
 800f12a:	2201      	movs	r2, #1
 800f12c:	f883 20fd 	strb.w	r2, [r3, #253]	; 0xfd

    MacCtx.MacPrimitives = primitives;
 800f130:	4a4d      	ldr	r2, [pc, #308]	; (800f268 <LoRaMacInitialization+0x520>)
 800f132:	697b      	ldr	r3, [r7, #20]
 800f134:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
    MacCtx.MacFlags.Value = 0;
 800f138:	4b4b      	ldr	r3, [pc, #300]	; (800f268 <LoRaMacInitialization+0x520>)
 800f13a:	2200      	movs	r2, #0
 800f13c:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
    MacCtx.MacState = LORAMAC_STOPPED;
 800f140:	4b49      	ldr	r3, [pc, #292]	; (800f268 <LoRaMacInitialization+0x520>)
 800f142:	2201      	movs	r2, #1
 800f144:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340

    // Reset duty cycle times
    Nvm.MacGroup1.LastTxDoneTime = 0;
 800f148:	4b44      	ldr	r3, [pc, #272]	; (800f25c <LoRaMacInitialization+0x514>)
 800f14a:	2200      	movs	r2, #0
 800f14c:	62da      	str	r2, [r3, #44]	; 0x2c
    Nvm.MacGroup1.AggregatedTimeOff = 0;
 800f14e:	4b43      	ldr	r3, [pc, #268]	; (800f25c <LoRaMacInitialization+0x514>)
 800f150:	2200      	movs	r2, #0
 800f152:	631a      	str	r2, [r3, #48]	; 0x30

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 800f154:	2300      	movs	r3, #0
 800f156:	9300      	str	r3, [sp, #0]
 800f158:	4b44      	ldr	r3, [pc, #272]	; (800f26c <LoRaMacInitialization+0x524>)
 800f15a:	2200      	movs	r2, #0
 800f15c:	f04f 31ff 	mov.w	r1, #4294967295
 800f160:	4843      	ldr	r0, [pc, #268]	; (800f270 <LoRaMacInitialization+0x528>)
 800f162:	f009 fa87 	bl	8018674 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 800f166:	2300      	movs	r3, #0
 800f168:	9300      	str	r3, [sp, #0]
 800f16a:	4b42      	ldr	r3, [pc, #264]	; (800f274 <LoRaMacInitialization+0x52c>)
 800f16c:	2200      	movs	r2, #0
 800f16e:	f04f 31ff 	mov.w	r1, #4294967295
 800f172:	4841      	ldr	r0, [pc, #260]	; (800f278 <LoRaMacInitialization+0x530>)
 800f174:	f009 fa7e 	bl	8018674 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 800f178:	2300      	movs	r3, #0
 800f17a:	9300      	str	r3, [sp, #0]
 800f17c:	4b3f      	ldr	r3, [pc, #252]	; (800f27c <LoRaMacInitialization+0x534>)
 800f17e:	2200      	movs	r2, #0
 800f180:	f04f 31ff 	mov.w	r1, #4294967295
 800f184:	483e      	ldr	r0, [pc, #248]	; (800f280 <LoRaMacInitialization+0x538>)
 800f186:	f009 fa75 	bl	8018674 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
 800f18a:	2300      	movs	r3, #0
 800f18c:	9300      	str	r3, [sp, #0]
 800f18e:	4b3d      	ldr	r3, [pc, #244]	; (800f284 <LoRaMacInitialization+0x53c>)
 800f190:	2200      	movs	r2, #0
 800f192:	f04f 31ff 	mov.w	r1, #4294967295
 800f196:	483c      	ldr	r0, [pc, #240]	; (800f288 <LoRaMacInitialization+0x540>)
 800f198:	f009 fa6c 	bl	8018674 <UTIL_TIMER_Create>

    // Store the current initialization time
    Nvm.MacGroup2.InitializationTime = SysTimeGetMcuTime( );
 800f19c:	4c2f      	ldr	r4, [pc, #188]	; (800f25c <LoRaMacInitialization+0x514>)
 800f19e:	463b      	mov	r3, r7
 800f1a0:	4618      	mov	r0, r3
 800f1a2:	f008 fdef 	bl	8017d84 <SysTimeGetMcuTime>
 800f1a6:	f504 7382 	add.w	r3, r4, #260	; 0x104
 800f1aa:	463a      	mov	r2, r7
 800f1ac:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f1b0:	e883 0003 	stmia.w	r3, {r0, r1}

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 800f1b4:	4b2c      	ldr	r3, [pc, #176]	; (800f268 <LoRaMacInitialization+0x520>)
 800f1b6:	4a35      	ldr	r2, [pc, #212]	; (800f28c <LoRaMacInitialization+0x544>)
 800f1b8:	f8c3 234c 	str.w	r2, [r3, #844]	; 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 800f1bc:	4b2a      	ldr	r3, [pc, #168]	; (800f268 <LoRaMacInitialization+0x520>)
 800f1be:	4a34      	ldr	r2, [pc, #208]	; (800f290 <LoRaMacInitialization+0x548>)
 800f1c0:	f8c3 2354 	str.w	r2, [r3, #852]	; 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 800f1c4:	4b28      	ldr	r3, [pc, #160]	; (800f268 <LoRaMacInitialization+0x520>)
 800f1c6:	4a33      	ldr	r2, [pc, #204]	; (800f294 <LoRaMacInitialization+0x54c>)
 800f1c8:	f8c3 235c 	str.w	r2, [r3, #860]	; 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 800f1cc:	4b26      	ldr	r3, [pc, #152]	; (800f268 <LoRaMacInitialization+0x520>)
 800f1ce:	4a32      	ldr	r2, [pc, #200]	; (800f298 <LoRaMacInitialization+0x550>)
 800f1d0:	f8c3 2350 	str.w	r2, [r3, #848]	; 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 800f1d4:	4b24      	ldr	r3, [pc, #144]	; (800f268 <LoRaMacInitialization+0x520>)
 800f1d6:	4a31      	ldr	r2, [pc, #196]	; (800f29c <LoRaMacInitialization+0x554>)
 800f1d8:	f8c3 2358 	str.w	r2, [r3, #856]	; 0x358
    Radio.Init( &MacCtx.RadioEvents );
 800f1dc:	4b30      	ldr	r3, [pc, #192]	; (800f2a0 <LoRaMacInitialization+0x558>)
 800f1de:	681b      	ldr	r3, [r3, #0]
 800f1e0:	4830      	ldr	r0, [pc, #192]	; (800f2a4 <LoRaMacInitialization+0x55c>)
 800f1e2:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( &Nvm.SecureElement, callbacks->GetUniqueId ) != SECURE_ELEMENT_SUCCESS ) /* ST_WORKAROUND: Add unique ID callback as input parameter */
 800f1e4:	693b      	ldr	r3, [r7, #16]
 800f1e6:	689b      	ldr	r3, [r3, #8]
 800f1e8:	4619      	mov	r1, r3
 800f1ea:	482f      	ldr	r0, [pc, #188]	; (800f2a8 <LoRaMacInitialization+0x560>)
 800f1ec:	f7fa ff3c 	bl	800a068 <SecureElementInit>
 800f1f0:	4603      	mov	r3, r0
 800f1f2:	2b00      	cmp	r3, #0
 800f1f4:	d001      	beq.n	800f1fa <LoRaMacInitialization+0x4b2>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800f1f6:	2311      	movs	r3, #17
 800f1f8:	e02b      	b.n	800f252 <LoRaMacInitialization+0x50a>
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( &Nvm.Crypto ) != LORAMAC_CRYPTO_SUCCESS )
 800f1fa:	4818      	ldr	r0, [pc, #96]	; (800f25c <LoRaMacInitialization+0x514>)
 800f1fc:	f002 f950 	bl	80114a0 <LoRaMacCryptoInit>
 800f200:	4603      	mov	r3, r0
 800f202:	2b00      	cmp	r3, #0
 800f204:	d001      	beq.n	800f20a <LoRaMacInitialization+0x4c2>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800f206:	2311      	movs	r3, #17
 800f208:	e023      	b.n	800f252 <LoRaMacInitialization+0x50a>
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( ) != LORAMAC_COMMANDS_SUCCESS )
 800f20a:	f001 fa95 	bl	8010738 <LoRaMacCommandsInit>
 800f20e:	4603      	mov	r3, r0
 800f210:	2b00      	cmp	r3, #0
 800f212:	d001      	beq.n	800f218 <LoRaMacInitialization+0x4d0>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800f214:	2313      	movs	r3, #19
 800f216:	e01c      	b.n	800f252 <LoRaMacInitialization+0x50a>
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( Nvm.MacGroup2.MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 800f218:	4824      	ldr	r0, [pc, #144]	; (800f2ac <LoRaMacInitialization+0x564>)
 800f21a:	f002 f9ff 	bl	801161c <LoRaMacCryptoSetMulticastReference>
 800f21e:	4603      	mov	r3, r0
 800f220:	2b00      	cmp	r3, #0
 800f222:	d001      	beq.n	800f228 <LoRaMacInitialization+0x4e0>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800f224:	2311      	movs	r3, #17
 800f226:	e014      	b.n	800f252 <LoRaMacInitialization+0x50a>
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 800f228:	4b1d      	ldr	r3, [pc, #116]	; (800f2a0 <LoRaMacInitialization+0x558>)
 800f22a:	695b      	ldr	r3, [r3, #20]
 800f22c:	4798      	blx	r3
 800f22e:	4603      	mov	r3, r0
 800f230:	4618      	mov	r0, r3
 800f232:	f005 faad 	bl	8014790 <srand1>

    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 800f236:	4b1a      	ldr	r3, [pc, #104]	; (800f2a0 <LoRaMacInitialization+0x558>)
 800f238:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f23a:	4a08      	ldr	r2, [pc, #32]	; (800f25c <LoRaMacInitialization+0x514>)
 800f23c:	f892 20fd 	ldrb.w	r2, [r2, #253]	; 0xfd
 800f240:	4610      	mov	r0, r2
 800f242:	4798      	blx	r3
    Radio.Sleep( );
 800f244:	4b16      	ldr	r3, [pc, #88]	; (800f2a0 <LoRaMacInitialization+0x558>)
 800f246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f248:	4798      	blx	r3

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800f24a:	2001      	movs	r0, #1
 800f24c:	f7fd faaa 	bl	800c7a4 <LoRaMacEnableRequests>

    return LORAMAC_STATUS_OK;
 800f250:	2300      	movs	r3, #0
}
 800f252:	4618      	mov	r0, r3
 800f254:	3734      	adds	r7, #52	; 0x34
 800f256:	46bd      	mov	sp, r7
 800f258:	bd90      	pop	{r4, r7, pc}
 800f25a:	bf00      	nop
 800f25c:	200007d0 	.word	0x200007d0
 800f260:	200009a8 	.word	0x200009a8
 800f264:	200009c4 	.word	0x200009c4
 800f268:	200002c8 	.word	0x200002c8
 800f26c:	0800cd2d 	.word	0x0800cd2d
 800f270:	20000630 	.word	0x20000630
 800f274:	0800cda1 	.word	0x0800cda1
 800f278:	20000648 	.word	0x20000648
 800f27c:	0800ce0d 	.word	0x0800ce0d
 800f280:	20000660 	.word	0x20000660
 800f284:	0800ce81 	.word	0x0800ce81
 800f288:	200006c0 	.word	0x200006c0
 800f28c:	0800b931 	.word	0x0800b931
 800f290:	0800b9a9 	.word	0x0800b9a9
 800f294:	0800ba81 	.word	0x0800ba81
 800f298:	0800ba35 	.word	0x0800ba35
 800f29c:	0800babd 	.word	0x0800babd
 800f2a0:	08019bcc 	.word	0x08019bcc
 800f2a4:	20000614 	.word	0x20000614
 800f2a8:	200008e8 	.word	0x200008e8
 800f2ac:	200008a0 	.word	0x200008a0

0800f2b0 <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
 800f2b0:	b480      	push	{r7}
 800f2b2:	af00      	add	r7, sp, #0
    MacCtx.MacState = LORAMAC_IDLE;
 800f2b4:	4b04      	ldr	r3, [pc, #16]	; (800f2c8 <LoRaMacStart+0x18>)
 800f2b6:	2200      	movs	r2, #0
 800f2b8:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
    return LORAMAC_STATUS_OK;
 800f2bc:	2300      	movs	r3, #0
}
 800f2be:	4618      	mov	r0, r3
 800f2c0:	46bd      	mov	sp, r7
 800f2c2:	bc80      	pop	{r7}
 800f2c4:	4770      	bx	lr
 800f2c6:	bf00      	nop
 800f2c8:	200002c8 	.word	0x200002c8

0800f2cc <LoRaMacQueryTxPossible>:
    }
    return LORAMAC_STATUS_BUSY;
}

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 800f2cc:	b580      	push	{r7, lr}
 800f2ce:	b08a      	sub	sp, #40	; 0x28
 800f2d0:	af00      	add	r7, sp, #0
 800f2d2:	4603      	mov	r3, r0
 800f2d4:	6039      	str	r1, [r7, #0]
 800f2d6:	71fb      	strb	r3, [r7, #7]
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 800f2d8:	4b3e      	ldr	r3, [pc, #248]	; (800f3d4 <LoRaMacQueryTxPossible+0x108>)
 800f2da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f2dc:	613b      	str	r3, [r7, #16]
    int8_t datarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 800f2de:	4b3d      	ldr	r3, [pc, #244]	; (800f3d4 <LoRaMacQueryTxPossible+0x108>)
 800f2e0:	f993 30c5 	ldrsb.w	r3, [r3, #197]	; 0xc5
 800f2e4:	73fb      	strb	r3, [r7, #15]
    int8_t txPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 800f2e6:	4b3b      	ldr	r3, [pc, #236]	; (800f3d4 <LoRaMacQueryTxPossible+0x108>)
 800f2e8:	f993 30c4 	ldrsb.w	r3, [r3, #196]	; 0xc4
 800f2ec:	73bb      	strb	r3, [r7, #14]
    size_t macCmdsSize = 0;
 800f2ee:	2300      	movs	r3, #0
 800f2f0:	60bb      	str	r3, [r7, #8]

    if( txInfo == NULL )
 800f2f2:	683b      	ldr	r3, [r7, #0]
 800f2f4:	2b00      	cmp	r3, #0
 800f2f6:	d101      	bne.n	800f2fc <LoRaMacQueryTxPossible+0x30>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800f2f8:	2303      	movs	r3, #3
 800f2fa:	e066      	b.n	800f3ca <LoRaMacQueryTxPossible+0xfe>
    }

    // Setup ADR request
    adrNext.Version = Nvm.MacGroup2.Version;
 800f2fc:	4b35      	ldr	r3, [pc, #212]	; (800f3d4 <LoRaMacQueryTxPossible+0x108>)
 800f2fe:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800f302:	617b      	str	r3, [r7, #20]
    adrNext.UpdateChanMask = false;
 800f304:	2300      	movs	r3, #0
 800f306:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 800f308:	4b32      	ldr	r3, [pc, #200]	; (800f3d4 <LoRaMacQueryTxPossible+0x108>)
 800f30a:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 800f30e:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 800f310:	4b30      	ldr	r3, [pc, #192]	; (800f3d4 <LoRaMacQueryTxPossible+0x108>)
 800f312:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f314:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 800f316:	4b30      	ldr	r3, [pc, #192]	; (800f3d8 <LoRaMacQueryTxPossible+0x10c>)
 800f318:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	; 0x3f4
 800f31c:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 800f31e:	4b2e      	ldr	r3, [pc, #184]	; (800f3d8 <LoRaMacQueryTxPossible+0x10c>)
 800f320:	f8b3 33f6 	ldrh.w	r3, [r3, #1014]	; 0x3f6
 800f324:	847b      	strh	r3, [r7, #34]	; 0x22
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800f326:	4b2b      	ldr	r3, [pc, #172]	; (800f3d4 <LoRaMacQueryTxPossible+0x108>)
 800f328:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 800f32c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 800f330:	4b28      	ldr	r3, [pc, #160]	; (800f3d4 <LoRaMacQueryTxPossible+0x108>)
 800f332:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 800f336:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    adrNext.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800f33a:	4b26      	ldr	r3, [pc, #152]	; (800f3d4 <LoRaMacQueryTxPossible+0x108>)
 800f33c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800f340:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    adrNext.Region = Nvm.MacGroup2.Region;
 800f344:	4b23      	ldr	r3, [pc, #140]	; (800f3d4 <LoRaMacQueryTxPossible+0x108>)
 800f346:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f34a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
 800f34e:	f107 0310 	add.w	r3, r7, #16
 800f352:	f107 020e 	add.w	r2, r7, #14
 800f356:	f107 010f 	add.w	r1, r7, #15
 800f35a:	f107 0014 	add.w	r0, r7, #20
 800f35e:	f000 ffe1 	bl	8010324 <LoRaMacAdrCalcNext>

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 800f362:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f366:	4618      	mov	r0, r3
 800f368:	f7fd fed2 	bl	800d110 <GetMaxAppPayloadWithoutFOptsLength>
 800f36c:	4603      	mov	r3, r0
 800f36e:	461a      	mov	r2, r3
 800f370:	683b      	ldr	r3, [r7, #0]
 800f372:	705a      	strb	r2, [r3, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 800f374:	f107 0308 	add.w	r3, r7, #8
 800f378:	4618      	mov	r0, r3
 800f37a:	f001 faab 	bl	80108d4 <LoRaMacCommandsGetSizeSerializedCmds>
 800f37e:	4603      	mov	r3, r0
 800f380:	2b00      	cmp	r3, #0
 800f382:	d001      	beq.n	800f388 <LoRaMacQueryTxPossible+0xbc>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800f384:	2313      	movs	r3, #19
 800f386:	e020      	b.n	800f3ca <LoRaMacQueryTxPossible+0xfe>
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 800f388:	68bb      	ldr	r3, [r7, #8]
 800f38a:	2b0f      	cmp	r3, #15
 800f38c:	d819      	bhi.n	800f3c2 <LoRaMacQueryTxPossible+0xf6>
 800f38e:	683b      	ldr	r3, [r7, #0]
 800f390:	785b      	ldrb	r3, [r3, #1]
 800f392:	461a      	mov	r2, r3
 800f394:	68bb      	ldr	r3, [r7, #8]
 800f396:	429a      	cmp	r2, r3
 800f398:	d313      	bcc.n	800f3c2 <LoRaMacQueryTxPossible+0xf6>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 800f39a:	683b      	ldr	r3, [r7, #0]
 800f39c:	785a      	ldrb	r2, [r3, #1]
 800f39e:	68bb      	ldr	r3, [r7, #8]
 800f3a0:	b2db      	uxtb	r3, r3
 800f3a2:	1ad3      	subs	r3, r2, r3
 800f3a4:	b2da      	uxtb	r2, r3
 800f3a6:	683b      	ldr	r3, [r7, #0]
 800f3a8:	701a      	strb	r2, [r3, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 800f3aa:	683b      	ldr	r3, [r7, #0]
 800f3ac:	785b      	ldrb	r3, [r3, #1]
 800f3ae:	4619      	mov	r1, r3
 800f3b0:	79fa      	ldrb	r2, [r7, #7]
 800f3b2:	68bb      	ldr	r3, [r7, #8]
 800f3b4:	4413      	add	r3, r2
 800f3b6:	4299      	cmp	r1, r3
 800f3b8:	d301      	bcc.n	800f3be <LoRaMacQueryTxPossible+0xf2>
        {
            return LORAMAC_STATUS_OK;
 800f3ba:	2300      	movs	r3, #0
 800f3bc:	e005      	b.n	800f3ca <LoRaMacQueryTxPossible+0xfe>
        }
        else
        {
           return LORAMAC_STATUS_LENGTH_ERROR;
 800f3be:	2308      	movs	r3, #8
 800f3c0:	e003      	b.n	800f3ca <LoRaMacQueryTxPossible+0xfe>
        }
    }
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
 800f3c2:	683b      	ldr	r3, [r7, #0]
 800f3c4:	2200      	movs	r2, #0
 800f3c6:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 800f3c8:	2308      	movs	r3, #8
    }
}
 800f3ca:	4618      	mov	r0, r3
 800f3cc:	3728      	adds	r7, #40	; 0x28
 800f3ce:	46bd      	mov	sp, r7
 800f3d0:	bd80      	pop	{r7, pc}
 800f3d2:	bf00      	nop
 800f3d4:	200007d0 	.word	0x200007d0
 800f3d8:	200002c8 	.word	0x200002c8

0800f3dc <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 800f3dc:	b590      	push	{r4, r7, lr}
 800f3de:	b087      	sub	sp, #28
 800f3e0:	af00      	add	r7, sp, #0
 800f3e2:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800f3e4:	2300      	movs	r3, #0
 800f3e6:	75fb      	strb	r3, [r7, #23]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	d101      	bne.n	800f3f2 <LoRaMacMibGetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800f3ee:	2303      	movs	r3, #3
 800f3f0:	e14b      	b.n	800f68a <LoRaMacMibGetRequestConfirm+0x2ae>
    }

    switch( mibGet->Type )
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	781b      	ldrb	r3, [r3, #0]
 800f3f6:	2b28      	cmp	r3, #40	; 0x28
 800f3f8:	f200 8140 	bhi.w	800f67c <LoRaMacMibGetRequestConfirm+0x2a0>
 800f3fc:	a201      	add	r2, pc, #4	; (adr r2, 800f404 <LoRaMacMibGetRequestConfirm+0x28>)
 800f3fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f402:	bf00      	nop
 800f404:	0800f4a9 	.word	0x0800f4a9
 800f408:	0800f4b5 	.word	0x0800f4b5
 800f40c:	0800f4c1 	.word	0x0800f4c1
 800f410:	0800f4cd 	.word	0x0800f4cd
 800f414:	0800f4d9 	.word	0x0800f4d9
 800f418:	0800f4e5 	.word	0x0800f4e5
 800f41c:	0800f4f1 	.word	0x0800f4f1
 800f420:	0800f67d 	.word	0x0800f67d
 800f424:	0800f67d 	.word	0x0800f67d
 800f428:	0800f67d 	.word	0x0800f67d
 800f42c:	0800f67d 	.word	0x0800f67d
 800f430:	0800f67d 	.word	0x0800f67d
 800f434:	0800f67d 	.word	0x0800f67d
 800f438:	0800f67d 	.word	0x0800f67d
 800f43c:	0800f67d 	.word	0x0800f67d
 800f440:	0800f4fd 	.word	0x0800f4fd
 800f444:	0800f509 	.word	0x0800f509
 800f448:	0800f515 	.word	0x0800f515
 800f44c:	0800f537 	.word	0x0800f537
 800f450:	0800f549 	.word	0x0800f549
 800f454:	0800f55b 	.word	0x0800f55b
 800f458:	0800f56d 	.word	0x0800f56d
 800f45c:	0800f5a1 	.word	0x0800f5a1
 800f460:	0800f57f 	.word	0x0800f57f
 800f464:	0800f5c3 	.word	0x0800f5c3
 800f468:	0800f5cf 	.word	0x0800f5cf
 800f46c:	0800f5d9 	.word	0x0800f5d9
 800f470:	0800f5e3 	.word	0x0800f5e3
 800f474:	0800f5ed 	.word	0x0800f5ed
 800f478:	0800f5f7 	.word	0x0800f5f7
 800f47c:	0800f601 	.word	0x0800f601
 800f480:	0800f60d 	.word	0x0800f60d
 800f484:	0800f625 	.word	0x0800f625
 800f488:	0800f619 	.word	0x0800f619
 800f48c:	0800f631 	.word	0x0800f631
 800f490:	0800f63b 	.word	0x0800f63b
 800f494:	0800f647 	.word	0x0800f647
 800f498:	0800f65d 	.word	0x0800f65d
 800f49c:	0800f651 	.word	0x0800f651
 800f4a0:	0800f67d 	.word	0x0800f67d
 800f4a4:	0800f669 	.word	0x0800f669
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = Nvm.MacGroup2.DeviceClass;
 800f4a8:	4b7a      	ldr	r3, [pc, #488]	; (800f694 <LoRaMacMibGetRequestConfirm+0x2b8>)
 800f4aa:	f893 20fc 	ldrb.w	r2, [r3, #252]	; 0xfc
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	711a      	strb	r2, [r3, #4]
            break;
 800f4b2:	e0e9      	b.n	800f688 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 800f4b4:	4b77      	ldr	r3, [pc, #476]	; (800f694 <LoRaMacMibGetRequestConfirm+0x2b8>)
 800f4b6:	f893 2110 	ldrb.w	r2, [r3, #272]	; 0x110
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	711a      	strb	r2, [r3, #4]
            break;
 800f4be:	e0e3      	b.n	800f688 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_DEV_EUI:
        {
            mibGet->Param.DevEui = SecureElementGetDevEui( );
 800f4c0:	f7fb f88e 	bl	800a5e0 <SecureElementGetDevEui>
 800f4c4:	4602      	mov	r2, r0
 800f4c6:	687b      	ldr	r3, [r7, #4]
 800f4c8:	605a      	str	r2, [r3, #4]
            break;
 800f4ca:	e0dd      	b.n	800f688 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_JOIN_EUI:
        {
            mibGet->Param.JoinEui = SecureElementGetJoinEui( );
 800f4cc:	f7fb f8aa 	bl	800a624 <SecureElementGetJoinEui>
 800f4d0:	4602      	mov	r2, r0
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	605a      	str	r2, [r3, #4]
            break;
 800f4d6:	e0d7      	b.n	800f688 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_ADR:
        {
            mibGet->Param.AdrEnable = Nvm.MacGroup2.AdrCtrlOn;
 800f4d8:	4b6e      	ldr	r3, [pc, #440]	; (800f694 <LoRaMacMibGetRequestConfirm+0x2b8>)
 800f4da:	f893 20fe 	ldrb.w	r2, [r3, #254]	; 0xfe
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	711a      	strb	r2, [r3, #4]
            break;
 800f4e2:	e0d1      	b.n	800f688 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_NET_ID:
        {
            mibGet->Param.NetID = Nvm.MacGroup2.NetID;
 800f4e4:	4b6b      	ldr	r3, [pc, #428]	; (800f694 <LoRaMacMibGetRequestConfirm+0x2b8>)
 800f4e6:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	605a      	str	r2, [r3, #4]
            break;
 800f4ee:	e0cb      	b.n	800f688 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_DEV_ADDR:
        {
            mibGet->Param.DevAddr = Nvm.MacGroup2.DevAddr;
 800f4f0:	4b68      	ldr	r3, [pc, #416]	; (800f694 <LoRaMacMibGetRequestConfirm+0x2b8>)
 800f4f2:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	605a      	str	r2, [r3, #4]
            break;
 800f4fa:	e0c5      	b.n	800f688 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_PUBLIC_NETWORK:
        {
            mibGet->Param.EnablePublicNetwork = Nvm.MacGroup2.PublicNetwork;
 800f4fc:	4b65      	ldr	r3, [pc, #404]	; (800f694 <LoRaMacMibGetRequestConfirm+0x2b8>)
 800f4fe:	f893 20fd 	ldrb.w	r2, [r3, #253]	; 0xfd
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	711a      	strb	r2, [r3, #4]
            break;
 800f506:	e0bf      	b.n	800f688 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        /* ST_WORKAROUND_BEGIN: Keep repeater feature */
        case MIB_REPEATER_SUPPORT:
        {
            mibGet->Param.EnableRepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 800f508:	4b62      	ldr	r3, [pc, #392]	; (800f694 <LoRaMacMibGetRequestConfirm+0x2b8>)
 800f50a:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	711a      	strb	r2, [r3, #4]
            break;
 800f512:	e0b9      	b.n	800f688 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        /* ST_WORKAROUND_END */
        case MIB_CHANNELS:
        {
            getPhy.Attribute = PHY_CHANNELS;
 800f514:	231d      	movs	r3, #29
 800f516:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800f518:	4b5e      	ldr	r3, [pc, #376]	; (800f694 <LoRaMacMibGetRequestConfirm+0x2b8>)
 800f51a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f51e:	f107 0210 	add.w	r2, r7, #16
 800f522:	4611      	mov	r1, r2
 800f524:	4618      	mov	r0, r3
 800f526:	f002 fe91 	bl	801224c <RegionGetPhyParam>
 800f52a:	4603      	mov	r3, r0
 800f52c:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelList = phyParam.Channels;
 800f52e:	68fa      	ldr	r2, [r7, #12]
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	605a      	str	r2, [r3, #4]
            break;
 800f534:	e0a8      	b.n	800f688 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_RX2_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParams.Rx2Channel;
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	4a56      	ldr	r2, [pc, #344]	; (800f694 <LoRaMacMibGetRequestConfirm+0x2b8>)
 800f53a:	3304      	adds	r3, #4
 800f53c:	3264      	adds	r2, #100	; 0x64
 800f53e:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f542:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 800f546:	e09f      	b.n	800f688 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	4a52      	ldr	r2, [pc, #328]	; (800f694 <LoRaMacMibGetRequestConfirm+0x2b8>)
 800f54c:	3304      	adds	r3, #4
 800f54e:	32a4      	adds	r2, #164	; 0xa4
 800f550:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f554:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 800f558:	e096      	b.n	800f688 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_RXC_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParams.RxCChannel;
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	4a4d      	ldr	r2, [pc, #308]	; (800f694 <LoRaMacMibGetRequestConfirm+0x2b8>)
 800f55e:	3304      	adds	r3, #4
 800f560:	326c      	adds	r2, #108	; 0x6c
 800f562:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f566:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 800f56a:	e08d      	b.n	800f688 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	4a49      	ldr	r2, [pc, #292]	; (800f694 <LoRaMacMibGetRequestConfirm+0x2b8>)
 800f570:	3304      	adds	r3, #4
 800f572:	32ac      	adds	r2, #172	; 0xac
 800f574:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f578:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 800f57c:	e084      	b.n	800f688 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 800f57e:	231b      	movs	r3, #27
 800f580:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800f582:	4b44      	ldr	r3, [pc, #272]	; (800f694 <LoRaMacMibGetRequestConfirm+0x2b8>)
 800f584:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f588:	f107 0210 	add.w	r2, r7, #16
 800f58c:	4611      	mov	r1, r2
 800f58e:	4618      	mov	r0, r3
 800f590:	f002 fe5c 	bl	801224c <RegionGetPhyParam>
 800f594:	4603      	mov	r3, r0
 800f596:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 800f598:	68fa      	ldr	r2, [r7, #12]
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	605a      	str	r2, [r3, #4]
            break;
 800f59e:	e073      	b.n	800f688 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_CHANNELS_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_MASK;
 800f5a0:	231a      	movs	r3, #26
 800f5a2:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800f5a4:	4b3b      	ldr	r3, [pc, #236]	; (800f694 <LoRaMacMibGetRequestConfirm+0x2b8>)
 800f5a6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f5aa:	f107 0210 	add.w	r2, r7, #16
 800f5ae:	4611      	mov	r1, r2
 800f5b0:	4618      	mov	r0, r3
 800f5b2:	f002 fe4b 	bl	801224c <RegionGetPhyParam>
 800f5b6:	4603      	mov	r3, r0
 800f5b8:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 800f5ba:	68fa      	ldr	r2, [r7, #12]
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	605a      	str	r2, [r3, #4]
            break;
 800f5c0:	e062      	b.n	800f688 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            mibGet->Param.ChannelsNbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 800f5c2:	4b34      	ldr	r3, [pc, #208]	; (800f694 <LoRaMacMibGetRequestConfirm+0x2b8>)
 800f5c4:	f893 2060 	ldrb.w	r2, [r3, #96]	; 0x60
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	711a      	strb	r2, [r3, #4]
            break;
 800f5cc:	e05c      	b.n	800f688 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            mibGet->Param.MaxRxWindow = Nvm.MacGroup2.MacParams.MaxRxWindow;
 800f5ce:	4b31      	ldr	r3, [pc, #196]	; (800f694 <LoRaMacMibGetRequestConfirm+0x2b8>)
 800f5d0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f5d2:	687b      	ldr	r3, [r7, #4]
 800f5d4:	605a      	str	r2, [r3, #4]
            break;
 800f5d6:	e057      	b.n	800f688 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            mibGet->Param.ReceiveDelay1 = Nvm.MacGroup2.MacParams.ReceiveDelay1;
 800f5d8:	4b2e      	ldr	r3, [pc, #184]	; (800f694 <LoRaMacMibGetRequestConfirm+0x2b8>)
 800f5da:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	605a      	str	r2, [r3, #4]
            break;
 800f5e0:	e052      	b.n	800f688 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            mibGet->Param.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay2;
 800f5e2:	4b2c      	ldr	r3, [pc, #176]	; (800f694 <LoRaMacMibGetRequestConfirm+0x2b8>)
 800f5e4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	605a      	str	r2, [r3, #4]
            break;
 800f5ea:	e04d      	b.n	800f688 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            mibGet->Param.JoinAcceptDelay1 = Nvm.MacGroup2.MacParams.JoinAcceptDelay1;
 800f5ec:	4b29      	ldr	r3, [pc, #164]	; (800f694 <LoRaMacMibGetRequestConfirm+0x2b8>)
 800f5ee:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	605a      	str	r2, [r3, #4]
            break;
 800f5f4:	e048      	b.n	800f688 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            mibGet->Param.JoinAcceptDelay2 = Nvm.MacGroup2.MacParams.JoinAcceptDelay2;
 800f5f6:	4b27      	ldr	r3, [pc, #156]	; (800f694 <LoRaMacMibGetRequestConfirm+0x2b8>)
 800f5f8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	605a      	str	r2, [r3, #4]
            break;
 800f5fe:	e043      	b.n	800f688 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            mibGet->Param.ChannelsDefaultDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 800f600:	4b24      	ldr	r3, [pc, #144]	; (800f694 <LoRaMacMibGetRequestConfirm+0x2b8>)
 800f602:	f993 20c5 	ldrsb.w	r2, [r3, #197]	; 0xc5
 800f606:	687b      	ldr	r3, [r7, #4]
 800f608:	711a      	strb	r2, [r3, #4]
            break;
 800f60a:	e03d      	b.n	800f688 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_CHANNELS_DATARATE:
        {
            mibGet->Param.ChannelsDatarate = Nvm.MacGroup1.ChannelsDatarate;
 800f60c:	4b21      	ldr	r3, [pc, #132]	; (800f694 <LoRaMacMibGetRequestConfirm+0x2b8>)
 800f60e:	f993 2039 	ldrsb.w	r2, [r3, #57]	; 0x39
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	711a      	strb	r2, [r3, #4]
            break;
 800f616:	e037      	b.n	800f688 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            mibGet->Param.ChannelsDefaultTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 800f618:	4b1e      	ldr	r3, [pc, #120]	; (800f694 <LoRaMacMibGetRequestConfirm+0x2b8>)
 800f61a:	f993 20c4 	ldrsb.w	r2, [r3, #196]	; 0xc4
 800f61e:	687b      	ldr	r3, [r7, #4]
 800f620:	711a      	strb	r2, [r3, #4]
            break;
 800f622:	e031      	b.n	800f688 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            mibGet->Param.ChannelsTxPower = Nvm.MacGroup1.ChannelsTxPower;
 800f624:	4b1b      	ldr	r3, [pc, #108]	; (800f694 <LoRaMacMibGetRequestConfirm+0x2b8>)
 800f626:	f993 2038 	ldrsb.w	r2, [r3, #56]	; 0x38
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	711a      	strb	r2, [r3, #4]
            break;
 800f62e:	e02b      	b.n	800f688 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            mibGet->Param.SystemMaxRxError = Nvm.MacGroup2.MacParams.SystemMaxRxError;
 800f630:	4b18      	ldr	r3, [pc, #96]	; (800f694 <LoRaMacMibGetRequestConfirm+0x2b8>)
 800f632:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	605a      	str	r2, [r3, #4]
            break;
 800f638:	e026      	b.n	800f688 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            mibGet->Param.MinRxSymbols = Nvm.MacGroup2.MacParams.MinRxSymbols;
 800f63a:	4b16      	ldr	r3, [pc, #88]	; (800f694 <LoRaMacMibGetRequestConfirm+0x2b8>)
 800f63c:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	711a      	strb	r2, [r3, #4]
            break;
 800f644:	e020      	b.n	800f688 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_ANTENNA_GAIN:
        {
            mibGet->Param.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 800f646:	4b13      	ldr	r3, [pc, #76]	; (800f694 <LoRaMacMibGetRequestConfirm+0x2b8>)
 800f648:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	605a      	str	r2, [r3, #4]
            break;
 800f64e:	e01b      	b.n	800f688 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_NVM_CTXS:
        {
            mibGet->Param.Contexts = GetNvmData( );
 800f650:	f7ff f934 	bl	800e8bc <GetNvmData>
 800f654:	4602      	mov	r2, r0
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	605a      	str	r2, [r3, #4]
            break;
 800f65a:	e015      	b.n	800f688 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 800f65c:	4b0d      	ldr	r3, [pc, #52]	; (800f694 <LoRaMacMibGetRequestConfirm+0x2b8>)
 800f65e:	f8d3 20bc 	ldr.w	r2, [r3, #188]	; 0xbc
 800f662:	687b      	ldr	r3, [r7, #4]
 800f664:	605a      	str	r2, [r3, #4]
            break;
 800f666:	e00f      	b.n	800f688 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_LORAWAN_VERSION:
        {
            mibGet->Param.LrWanVersion.LoRaWan = Nvm.MacGroup2.Version;
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	4a0a      	ldr	r2, [pc, #40]	; (800f694 <LoRaMacMibGetRequestConfirm+0x2b8>)
 800f66c:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 800f670:	605a      	str	r2, [r3, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 800f672:	687c      	ldr	r4, [r7, #4]
 800f674:	f002 ff74 	bl	8012560 <RegionGetVersion>
 800f678:	60a0      	str	r0, [r4, #8]
            break;
 800f67a:	e005      	b.n	800f688 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        default:
        {
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 800f67c:	6878      	ldr	r0, [r7, #4]
 800f67e:	f000 fefd 	bl	801047c <LoRaMacClassBMibGetRequestConfirm>
 800f682:	4603      	mov	r3, r0
 800f684:	75fb      	strb	r3, [r7, #23]
            break;
 800f686:	bf00      	nop
        }
    }
    return status;
 800f688:	7dfb      	ldrb	r3, [r7, #23]
}
 800f68a:	4618      	mov	r0, r3
 800f68c:	371c      	adds	r7, #28
 800f68e:	46bd      	mov	sp, r7
 800f690:	bd90      	pop	{r4, r7, pc}
 800f692:	bf00      	nop
 800f694:	200007d0 	.word	0x200007d0

0800f698 <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 800f698:	b580      	push	{r7, lr}
 800f69a:	b086      	sub	sp, #24
 800f69c:	af00      	add	r7, sp, #0
 800f69e:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800f6a0:	2300      	movs	r3, #0
 800f6a2:	75fb      	strb	r3, [r7, #23]
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	2b00      	cmp	r3, #0
 800f6a8:	d101      	bne.n	800f6ae <LoRaMacMibSetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800f6aa:	2303      	movs	r3, #3
 800f6ac:	e32b      	b.n	800fd06 <LoRaMacMibSetRequestConfirm+0x66e>
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 800f6ae:	4bbe      	ldr	r3, [pc, #760]	; (800f9a8 <LoRaMacMibSetRequestConfirm+0x310>)
 800f6b0:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f6b4:	f003 0302 	and.w	r3, r3, #2
 800f6b8:	2b00      	cmp	r3, #0
 800f6ba:	d001      	beq.n	800f6c0 <LoRaMacMibSetRequestConfirm+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 800f6bc:	2301      	movs	r3, #1
 800f6be:	e322      	b.n	800fd06 <LoRaMacMibSetRequestConfirm+0x66e>
    }

    switch( mibSet->Type )
 800f6c0:	687b      	ldr	r3, [r7, #4]
 800f6c2:	781b      	ldrb	r3, [r3, #0]
 800f6c4:	2b27      	cmp	r3, #39	; 0x27
 800f6c6:	f200 82fc 	bhi.w	800fcc2 <LoRaMacMibSetRequestConfirm+0x62a>
 800f6ca:	a201      	add	r2, pc, #4	; (adr r2, 800f6d0 <LoRaMacMibSetRequestConfirm+0x38>)
 800f6cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6d0:	0800f771 	.word	0x0800f771
 800f6d4:	0800f781 	.word	0x0800f781
 800f6d8:	0800f79b 	.word	0x0800f79b
 800f6dc:	0800f7b3 	.word	0x0800f7b3
 800f6e0:	0800f7cb 	.word	0x0800f7cb
 800f6e4:	0800f7d7 	.word	0x0800f7d7
 800f6e8:	0800f7e3 	.word	0x0800f7e3
 800f6ec:	0800f7ef 	.word	0x0800f7ef
 800f6f0:	0800f815 	.word	0x0800f815
 800f6f4:	0800f83b 	.word	0x0800f83b
 800f6f8:	0800f861 	.word	0x0800f861
 800f6fc:	0800f887 	.word	0x0800f887
 800f700:	0800f8ad 	.word	0x0800f8ad
 800f704:	0800f8d3 	.word	0x0800f8d3
 800f708:	0800f8f9 	.word	0x0800f8f9
 800f70c:	0800f91f 	.word	0x0800f91f
 800f710:	0800f93f 	.word	0x0800f93f
 800f714:	0800fcc3 	.word	0x0800fcc3
 800f718:	0800f94b 	.word	0x0800f94b
 800f71c:	0800f9c7 	.word	0x0800f9c7
 800f720:	0800fa07 	.word	0x0800fa07
 800f724:	0800fa69 	.word	0x0800fa69
 800f728:	0800fad9 	.word	0x0800fad9
 800f72c:	0800faa9 	.word	0x0800faa9
 800f730:	0800fb09 	.word	0x0800fb09
 800f734:	0800fb2b 	.word	0x0800fb2b
 800f738:	0800fb35 	.word	0x0800fb35
 800f73c:	0800fb3f 	.word	0x0800fb3f
 800f740:	0800fb49 	.word	0x0800fb49
 800f744:	0800fb53 	.word	0x0800fb53
 800f748:	0800fb5d 	.word	0x0800fb5d
 800f74c:	0800fb8f 	.word	0x0800fb8f
 800f750:	0800fbfb 	.word	0x0800fbfb
 800f754:	0800fbc9 	.word	0x0800fbc9
 800f758:	0800fc2d 	.word	0x0800fc2d
 800f75c:	0800fc43 	.word	0x0800fc43
 800f760:	0800fc5b 	.word	0x0800fc5b
 800f764:	0800fc65 	.word	0x0800fc65
 800f768:	0800fc71 	.word	0x0800fc71
 800f76c:	0800fc99 	.word	0x0800fc99
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	791b      	ldrb	r3, [r3, #4]
 800f774:	4618      	mov	r0, r3
 800f776:	f7fd fbfb 	bl	800cf70 <SwitchClass>
 800f77a:	4603      	mov	r3, r0
 800f77c:	75fb      	strb	r3, [r7, #23]
            break;
 800f77e:	e2c1      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	791b      	ldrb	r3, [r3, #4]
 800f784:	2b02      	cmp	r3, #2
 800f786:	d005      	beq.n	800f794 <LoRaMacMibSetRequestConfirm+0xfc>
            {
                Nvm.MacGroup2.NetworkActivation = mibSet->Param.NetworkActivation;
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	791a      	ldrb	r2, [r3, #4]
 800f78c:	4b87      	ldr	r3, [pc, #540]	; (800f9ac <LoRaMacMibSetRequestConfirm+0x314>)
 800f78e:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
            }
            else
            {   // Do not allow to set ACTIVATION_TYPE_OTAA since the MAC will set it automatically after a successful join process.
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 800f792:	e2b7      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f794:	2303      	movs	r3, #3
 800f796:	75fb      	strb	r3, [r7, #23]
            break;
 800f798:	e2b4      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_DEV_EUI:
        {
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	685b      	ldr	r3, [r3, #4]
 800f79e:	4618      	mov	r0, r3
 800f7a0:	f7fa ff06 	bl	800a5b0 <SecureElementSetDevEui>
 800f7a4:	4603      	mov	r3, r0
 800f7a6:	2b00      	cmp	r3, #0
 800f7a8:	f000 8291 	beq.w	800fcce <LoRaMacMibSetRequestConfirm+0x636>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f7ac:	2303      	movs	r3, #3
 800f7ae:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800f7b0:	e28d      	b.n	800fcce <LoRaMacMibSetRequestConfirm+0x636>
        }
        case MIB_JOIN_EUI:
        {
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	685b      	ldr	r3, [r3, #4]
 800f7b6:	4618      	mov	r0, r3
 800f7b8:	f7fa ff1c 	bl	800a5f4 <SecureElementSetJoinEui>
 800f7bc:	4603      	mov	r3, r0
 800f7be:	2b00      	cmp	r3, #0
 800f7c0:	f000 8287 	beq.w	800fcd2 <LoRaMacMibSetRequestConfirm+0x63a>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f7c4:	2303      	movs	r3, #3
 800f7c6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800f7c8:	e283      	b.n	800fcd2 <LoRaMacMibSetRequestConfirm+0x63a>
        }
        case MIB_ADR:
        {
            Nvm.MacGroup2.AdrCtrlOn = mibSet->Param.AdrEnable;
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	791a      	ldrb	r2, [r3, #4]
 800f7ce:	4b77      	ldr	r3, [pc, #476]	; (800f9ac <LoRaMacMibSetRequestConfirm+0x314>)
 800f7d0:	f883 20fe 	strb.w	r2, [r3, #254]	; 0xfe
            break;
 800f7d4:	e296      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_NET_ID:
        {
            Nvm.MacGroup2.NetID = mibSet->Param.NetID;
 800f7d6:	687b      	ldr	r3, [r7, #4]
 800f7d8:	685b      	ldr	r3, [r3, #4]
 800f7da:	4a74      	ldr	r2, [pc, #464]	; (800f9ac <LoRaMacMibSetRequestConfirm+0x314>)
 800f7dc:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
            break;
 800f7e0:	e290      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_DEV_ADDR:
        {
            Nvm.MacGroup2.DevAddr = mibSet->Param.DevAddr;
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	685b      	ldr	r3, [r3, #4]
 800f7e6:	4a71      	ldr	r2, [pc, #452]	; (800f9ac <LoRaMacMibSetRequestConfirm+0x314>)
 800f7e8:	f8c2 30cc 	str.w	r3, [r2, #204]	; 0xcc
            break;
 800f7ec:	e28a      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_APP_KEY:
        {
            if( mibSet->Param.AppKey != NULL )
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	685b      	ldr	r3, [r3, #4]
 800f7f2:	2b00      	cmp	r3, #0
 800f7f4:	d00b      	beq.n	800f80e <LoRaMacMibSetRequestConfirm+0x176>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	685b      	ldr	r3, [r3, #4]
 800f7fa:	4619      	mov	r1, r3
 800f7fc:	2000      	movs	r0, #0
 800f7fe:	f001 ff35 	bl	801166c <LoRaMacCryptoSetKey>
 800f802:	4603      	mov	r3, r0
 800f804:	2b00      	cmp	r3, #0
 800f806:	f000 8266 	beq.w	800fcd6 <LoRaMacMibSetRequestConfirm+0x63e>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800f80a:	2311      	movs	r3, #17
 800f80c:	e27b      	b.n	800fd06 <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f80e:	2303      	movs	r3, #3
 800f810:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800f812:	e260      	b.n	800fcd6 <LoRaMacMibSetRequestConfirm+0x63e>
        }
        case MIB_NWK_KEY:
        {
            if( mibSet->Param.NwkKey != NULL )
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	685b      	ldr	r3, [r3, #4]
 800f818:	2b00      	cmp	r3, #0
 800f81a:	d00b      	beq.n	800f834 <LoRaMacMibSetRequestConfirm+0x19c>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 800f81c:	687b      	ldr	r3, [r7, #4]
 800f81e:	685b      	ldr	r3, [r3, #4]
 800f820:	4619      	mov	r1, r3
 800f822:	2001      	movs	r0, #1
 800f824:	f001 ff22 	bl	801166c <LoRaMacCryptoSetKey>
 800f828:	4603      	mov	r3, r0
 800f82a:	2b00      	cmp	r3, #0
 800f82c:	f000 8255 	beq.w	800fcda <LoRaMacMibSetRequestConfirm+0x642>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800f830:	2311      	movs	r3, #17
 800f832:	e268      	b.n	800fd06 <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f834:	2303      	movs	r3, #3
 800f836:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800f838:	e24f      	b.n	800fcda <LoRaMacMibSetRequestConfirm+0x642>
            break;
        }
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case MIB_NWK_S_KEY:
        {
            if( mibSet->Param.NwkSKey != NULL )
 800f83a:	687b      	ldr	r3, [r7, #4]
 800f83c:	685b      	ldr	r3, [r3, #4]
 800f83e:	2b00      	cmp	r3, #0
 800f840:	d00b      	beq.n	800f85a <LoRaMacMibSetRequestConfirm+0x1c2>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 800f842:	687b      	ldr	r3, [r7, #4]
 800f844:	685b      	ldr	r3, [r3, #4]
 800f846:	4619      	mov	r1, r3
 800f848:	2002      	movs	r0, #2
 800f84a:	f001 ff0f 	bl	801166c <LoRaMacCryptoSetKey>
 800f84e:	4603      	mov	r3, r0
 800f850:	2b00      	cmp	r3, #0
 800f852:	f000 8244 	beq.w	800fcde <LoRaMacMibSetRequestConfirm+0x646>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800f856:	2311      	movs	r3, #17
 800f858:	e255      	b.n	800fd06 <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f85a:	2303      	movs	r3, #3
 800f85c:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800f85e:	e23e      	b.n	800fcde <LoRaMacMibSetRequestConfirm+0x646>
        }
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        case MIB_APP_S_KEY:
        {
            if( mibSet->Param.AppSKey != NULL )
 800f860:	687b      	ldr	r3, [r7, #4]
 800f862:	685b      	ldr	r3, [r3, #4]
 800f864:	2b00      	cmp	r3, #0
 800f866:	d00b      	beq.n	800f880 <LoRaMacMibSetRequestConfirm+0x1e8>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	685b      	ldr	r3, [r3, #4]
 800f86c:	4619      	mov	r1, r3
 800f86e:	2003      	movs	r0, #3
 800f870:	f001 fefc 	bl	801166c <LoRaMacCryptoSetKey>
 800f874:	4603      	mov	r3, r0
 800f876:	2b00      	cmp	r3, #0
 800f878:	f000 8233 	beq.w	800fce2 <LoRaMacMibSetRequestConfirm+0x64a>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800f87c:	2311      	movs	r3, #17
 800f87e:	e242      	b.n	800fd06 <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f880:	2303      	movs	r3, #3
 800f882:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800f884:	e22d      	b.n	800fce2 <LoRaMacMibSetRequestConfirm+0x64a>
        }
        case MIB_MC_KE_KEY:
        {
            if( mibSet->Param.McKEKey != NULL )
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	685b      	ldr	r3, [r3, #4]
 800f88a:	2b00      	cmp	r3, #0
 800f88c:	d00b      	beq.n	800f8a6 <LoRaMacMibSetRequestConfirm+0x20e>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	685b      	ldr	r3, [r3, #4]
 800f892:	4619      	mov	r1, r3
 800f894:	207f      	movs	r0, #127	; 0x7f
 800f896:	f001 fee9 	bl	801166c <LoRaMacCryptoSetKey>
 800f89a:	4603      	mov	r3, r0
 800f89c:	2b00      	cmp	r3, #0
 800f89e:	f000 8222 	beq.w	800fce6 <LoRaMacMibSetRequestConfirm+0x64e>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800f8a2:	2311      	movs	r3, #17
 800f8a4:	e22f      	b.n	800fd06 <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f8a6:	2303      	movs	r3, #3
 800f8a8:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800f8aa:	e21c      	b.n	800fce6 <LoRaMacMibSetRequestConfirm+0x64e>
        }
#if ( LORAMAC_MAX_MC_CTX > 0 ) /* ST_WORKAROUND: reduced LORAMAC_MAX_MC_CTX */
        case MIB_MC_KEY_0:
        {
            if( mibSet->Param.McKey0 != NULL )
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	685b      	ldr	r3, [r3, #4]
 800f8b0:	2b00      	cmp	r3, #0
 800f8b2:	d00b      	beq.n	800f8cc <LoRaMacMibSetRequestConfirm+0x234>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	685b      	ldr	r3, [r3, #4]
 800f8b8:	4619      	mov	r1, r3
 800f8ba:	2080      	movs	r0, #128	; 0x80
 800f8bc:	f001 fed6 	bl	801166c <LoRaMacCryptoSetKey>
 800f8c0:	4603      	mov	r3, r0
 800f8c2:	2b00      	cmp	r3, #0
 800f8c4:	f000 8211 	beq.w	800fcea <LoRaMacMibSetRequestConfirm+0x652>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800f8c8:	2311      	movs	r3, #17
 800f8ca:	e21c      	b.n	800fd06 <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f8cc:	2303      	movs	r3, #3
 800f8ce:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800f8d0:	e20b      	b.n	800fcea <LoRaMacMibSetRequestConfirm+0x652>
        }
        case MIB_MC_APP_S_KEY_0:
        {
            if( mibSet->Param.McAppSKey0 != NULL )
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	685b      	ldr	r3, [r3, #4]
 800f8d6:	2b00      	cmp	r3, #0
 800f8d8:	d00b      	beq.n	800f8f2 <LoRaMacMibSetRequestConfirm+0x25a>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	685b      	ldr	r3, [r3, #4]
 800f8de:	4619      	mov	r1, r3
 800f8e0:	2081      	movs	r0, #129	; 0x81
 800f8e2:	f001 fec3 	bl	801166c <LoRaMacCryptoSetKey>
 800f8e6:	4603      	mov	r3, r0
 800f8e8:	2b00      	cmp	r3, #0
 800f8ea:	f000 8200 	beq.w	800fcee <LoRaMacMibSetRequestConfirm+0x656>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800f8ee:	2311      	movs	r3, #17
 800f8f0:	e209      	b.n	800fd06 <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f8f2:	2303      	movs	r3, #3
 800f8f4:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800f8f6:	e1fa      	b.n	800fcee <LoRaMacMibSetRequestConfirm+0x656>
        }
        case MIB_MC_NWK_S_KEY_0:
        {
            if( mibSet->Param.McNwkSKey0 != NULL )
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	685b      	ldr	r3, [r3, #4]
 800f8fc:	2b00      	cmp	r3, #0
 800f8fe:	d00b      	beq.n	800f918 <LoRaMacMibSetRequestConfirm+0x280>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	685b      	ldr	r3, [r3, #4]
 800f904:	4619      	mov	r1, r3
 800f906:	2082      	movs	r0, #130	; 0x82
 800f908:	f001 feb0 	bl	801166c <LoRaMacCryptoSetKey>
 800f90c:	4603      	mov	r3, r0
 800f90e:	2b00      	cmp	r3, #0
 800f910:	f000 81ef 	beq.w	800fcf2 <LoRaMacMibSetRequestConfirm+0x65a>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800f914:	2311      	movs	r3, #17
 800f916:	e1f6      	b.n	800fd06 <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f918:	2303      	movs	r3, #3
 800f91a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800f91c:	e1e9      	b.n	800fcf2 <LoRaMacMibSetRequestConfirm+0x65a>
            break;
        }
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        case MIB_PUBLIC_NETWORK:
        {
            Nvm.MacGroup2.PublicNetwork = mibSet->Param.EnablePublicNetwork;
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	791a      	ldrb	r2, [r3, #4]
 800f922:	4b22      	ldr	r3, [pc, #136]	; (800f9ac <LoRaMacMibSetRequestConfirm+0x314>)
 800f924:	f883 20fd 	strb.w	r2, [r3, #253]	; 0xfd
            Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 800f928:	4b21      	ldr	r3, [pc, #132]	; (800f9b0 <LoRaMacMibSetRequestConfirm+0x318>)
 800f92a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f92c:	4a1f      	ldr	r2, [pc, #124]	; (800f9ac <LoRaMacMibSetRequestConfirm+0x314>)
 800f92e:	f892 20fd 	ldrb.w	r2, [r2, #253]	; 0xfd
 800f932:	4610      	mov	r0, r2
 800f934:	4798      	blx	r3
            /* ST_WORAROUND_BEGIN: Required to avoid keeping the radio active after init */
            Radio.Sleep( );
 800f936:	4b1e      	ldr	r3, [pc, #120]	; (800f9b0 <LoRaMacMibSetRequestConfirm+0x318>)
 800f938:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f93a:	4798      	blx	r3
            /* ST_WORKAROUND_END */
            break;
 800f93c:	e1e2      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        /* ST_WORKAROUND_BEGIN: Keep repeater feature */
        case MIB_REPEATER_SUPPORT:
        {
            Nvm.MacGroup2.MacParams.RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 800f93e:	687b      	ldr	r3, [r7, #4]
 800f940:	791a      	ldrb	r2, [r3, #4]
 800f942:	4b1a      	ldr	r3, [pc, #104]	; (800f9ac <LoRaMacMibSetRequestConfirm+0x314>)
 800f944:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
            break;
 800f948:	e1dc      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        /* ST_WORKAROUND_END */
        case MIB_RX2_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	7a1b      	ldrb	r3, [r3, #8]
 800f94e:	b25b      	sxtb	r3, r3
 800f950:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800f952:	4b16      	ldr	r3, [pc, #88]	; (800f9ac <LoRaMacMibSetRequestConfirm+0x314>)
 800f954:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 800f958:	727b      	strb	r3, [r7, #9]
            /* ST_WORAROUND_BEGIN: Check also the Rx Frequency parameter */
            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) != true )
 800f95a:	4b14      	ldr	r3, [pc, #80]	; (800f9ac <LoRaMacMibSetRequestConfirm+0x314>)
 800f95c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f960:	f107 0108 	add.w	r1, r7, #8
 800f964:	2207      	movs	r2, #7
 800f966:	4618      	mov	r0, r3
 800f968:	f002 fcac 	bl	80122c4 <RegionVerify>
 800f96c:	4603      	mov	r3, r0
 800f96e:	f083 0301 	eor.w	r3, r3, #1
 800f972:	b2db      	uxtb	r3, r3
 800f974:	2b00      	cmp	r3, #0
 800f976:	d002      	beq.n	800f97e <LoRaMacMibSetRequestConfirm+0x2e6>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f978:	2303      	movs	r3, #3
 800f97a:	75fb      	strb	r3, [r7, #23]
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
                }
            }
            /* ST_WORKAROUND_END */
            break;
 800f97c:	e1c2      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	685b      	ldr	r3, [r3, #4]
 800f982:	60bb      	str	r3, [r7, #8]
                if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_FREQUENCY ) != true )
 800f984:	4b09      	ldr	r3, [pc, #36]	; (800f9ac <LoRaMacMibSetRequestConfirm+0x314>)
 800f986:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f98a:	f107 0108 	add.w	r1, r7, #8
 800f98e:	2200      	movs	r2, #0
 800f990:	4618      	mov	r0, r3
 800f992:	f002 fc97 	bl	80122c4 <RegionVerify>
 800f996:	4603      	mov	r3, r0
 800f998:	f083 0301 	eor.w	r3, r3, #1
 800f99c:	b2db      	uxtb	r3, r3
 800f99e:	2b00      	cmp	r3, #0
 800f9a0:	d008      	beq.n	800f9b4 <LoRaMacMibSetRequestConfirm+0x31c>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f9a2:	2303      	movs	r3, #3
 800f9a4:	75fb      	strb	r3, [r7, #23]
            break;
 800f9a6:	e1ad      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
 800f9a8:	200002c8 	.word	0x200002c8
 800f9ac:	200007d0 	.word	0x200007d0
 800f9b0:	08019bcc 	.word	0x08019bcc
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 800f9b4:	4bb6      	ldr	r3, [pc, #728]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800f9b6:	687a      	ldr	r2, [r7, #4]
 800f9b8:	3364      	adds	r3, #100	; 0x64
 800f9ba:	3204      	adds	r2, #4
 800f9bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f9c0:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 800f9c4:	e19e      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	7a1b      	ldrb	r3, [r3, #8]
 800f9ca:	b25b      	sxtb	r3, r3
 800f9cc:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800f9ce:	4bb0      	ldr	r3, [pc, #704]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800f9d0:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 800f9d4:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 800f9d6:	4bae      	ldr	r3, [pc, #696]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800f9d8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f9dc:	f107 0108 	add.w	r1, r7, #8
 800f9e0:	2207      	movs	r2, #7
 800f9e2:	4618      	mov	r0, r3
 800f9e4:	f002 fc6e 	bl	80122c4 <RegionVerify>
 800f9e8:	4603      	mov	r3, r0
 800f9ea:	2b00      	cmp	r3, #0
 800f9ec:	d008      	beq.n	800fa00 <LoRaMacMibSetRequestConfirm+0x368>
            {
                Nvm.MacGroup2.MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 800f9ee:	4ba8      	ldr	r3, [pc, #672]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800f9f0:	687a      	ldr	r2, [r7, #4]
 800f9f2:	33a4      	adds	r3, #164	; 0xa4
 800f9f4:	3204      	adds	r2, #4
 800f9f6:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f9fa:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 800f9fe:	e181      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fa00:	2303      	movs	r3, #3
 800fa02:	75fb      	strb	r3, [r7, #23]
            break;
 800fa04:	e17e      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_RXC_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	7a1b      	ldrb	r3, [r3, #8]
 800fa0a:	b25b      	sxtb	r3, r3
 800fa0c:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800fa0e:	4ba0      	ldr	r3, [pc, #640]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800fa10:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 800fa14:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 800fa16:	4b9e      	ldr	r3, [pc, #632]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800fa18:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800fa1c:	f107 0108 	add.w	r1, r7, #8
 800fa20:	2207      	movs	r2, #7
 800fa22:	4618      	mov	r0, r3
 800fa24:	f002 fc4e 	bl	80122c4 <RegionVerify>
 800fa28:	4603      	mov	r3, r0
 800fa2a:	2b00      	cmp	r3, #0
 800fa2c:	d019      	beq.n	800fa62 <LoRaMacMibSetRequestConfirm+0x3ca>
            {
                Nvm.MacGroup2.MacParams.RxCChannel = mibSet->Param.RxCChannel;
 800fa2e:	4b98      	ldr	r3, [pc, #608]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800fa30:	687a      	ldr	r2, [r7, #4]
 800fa32:	336c      	adds	r3, #108	; 0x6c
 800fa34:	3204      	adds	r2, #4
 800fa36:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fa3a:	e883 0003 	stmia.w	r3, {r0, r1}

                if( ( Nvm.MacGroup2.DeviceClass == CLASS_C ) && ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) )
 800fa3e:	4b94      	ldr	r3, [pc, #592]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800fa40:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800fa44:	2b02      	cmp	r3, #2
 800fa46:	f040 8156 	bne.w	800fcf6 <LoRaMacMibSetRequestConfirm+0x65e>
 800fa4a:	4b91      	ldr	r3, [pc, #580]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800fa4c:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 800fa50:	2b00      	cmp	r3, #0
 800fa52:	f000 8150 	beq.w	800fcf6 <LoRaMacMibSetRequestConfirm+0x65e>
                {
                    // We can only compute the RX window parameters directly, if we are already
                    // in class c mode and joined. We cannot setup an RX window in case of any other
                    // class type.
                    // Set the radio into sleep mode in case we are still in RX mode
                    Radio.Sleep( );
 800fa56:	4b8f      	ldr	r3, [pc, #572]	; (800fc94 <LoRaMacMibSetRequestConfirm+0x5fc>)
 800fa58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fa5a:	4798      	blx	r3

                    OpenContinuousRxCWindow( );
 800fa5c:	f7fe fcda 	bl	800e414 <OpenContinuousRxCWindow>
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 800fa60:	e149      	b.n	800fcf6 <LoRaMacMibSetRequestConfirm+0x65e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fa62:	2303      	movs	r3, #3
 800fa64:	75fb      	strb	r3, [r7, #23]
            break;
 800fa66:	e146      	b.n	800fcf6 <LoRaMacMibSetRequestConfirm+0x65e>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	7a1b      	ldrb	r3, [r3, #8]
 800fa6c:	b25b      	sxtb	r3, r3
 800fa6e:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800fa70:	4b87      	ldr	r3, [pc, #540]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800fa72:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 800fa76:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 800fa78:	4b85      	ldr	r3, [pc, #532]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800fa7a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800fa7e:	f107 0108 	add.w	r1, r7, #8
 800fa82:	2207      	movs	r2, #7
 800fa84:	4618      	mov	r0, r3
 800fa86:	f002 fc1d 	bl	80122c4 <RegionVerify>
 800fa8a:	4603      	mov	r3, r0
 800fa8c:	2b00      	cmp	r3, #0
 800fa8e:	d008      	beq.n	800faa2 <LoRaMacMibSetRequestConfirm+0x40a>
            {
                Nvm.MacGroup2.MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 800fa90:	4b7f      	ldr	r3, [pc, #508]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800fa92:	687a      	ldr	r2, [r7, #4]
 800fa94:	33ac      	adds	r3, #172	; 0xac
 800fa96:	3204      	adds	r2, #4
 800fa98:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fa9c:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 800faa0:	e130      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800faa2:	2303      	movs	r3, #3
 800faa4:	75fb      	strb	r3, [r7, #23]
            break;
 800faa6:	e12d      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 800faa8:	687b      	ldr	r3, [r7, #4]
 800faaa:	685b      	ldr	r3, [r3, #4]
 800faac:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 800faae:	2301      	movs	r3, #1
 800fab0:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 800fab2:	4b77      	ldr	r3, [pc, #476]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800fab4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800fab8:	f107 020c 	add.w	r2, r7, #12
 800fabc:	4611      	mov	r1, r2
 800fabe:	4618      	mov	r0, r3
 800fac0:	f002 fc29 	bl	8012316 <RegionChanMaskSet>
 800fac4:	4603      	mov	r3, r0
 800fac6:	f083 0301 	eor.w	r3, r3, #1
 800faca:	b2db      	uxtb	r3, r3
 800facc:	2b00      	cmp	r3, #0
 800face:	f000 8114 	beq.w	800fcfa <LoRaMacMibSetRequestConfirm+0x662>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fad2:	2303      	movs	r3, #3
 800fad4:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800fad6:	e110      	b.n	800fcfa <LoRaMacMibSetRequestConfirm+0x662>
        }
        case MIB_CHANNELS_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	685b      	ldr	r3, [r3, #4]
 800fadc:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 800fade:	2300      	movs	r3, #0
 800fae0:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 800fae2:	4b6b      	ldr	r3, [pc, #428]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800fae4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800fae8:	f107 020c 	add.w	r2, r7, #12
 800faec:	4611      	mov	r1, r2
 800faee:	4618      	mov	r0, r3
 800faf0:	f002 fc11 	bl	8012316 <RegionChanMaskSet>
 800faf4:	4603      	mov	r3, r0
 800faf6:	f083 0301 	eor.w	r3, r3, #1
 800fafa:	b2db      	uxtb	r3, r3
 800fafc:	2b00      	cmp	r3, #0
 800fafe:	f000 80fe 	beq.w	800fcfe <LoRaMacMibSetRequestConfirm+0x666>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fb02:	2303      	movs	r3, #3
 800fb04:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800fb06:	e0fa      	b.n	800fcfe <LoRaMacMibSetRequestConfirm+0x666>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	791b      	ldrb	r3, [r3, #4]
 800fb0c:	2b00      	cmp	r3, #0
 800fb0e:	d009      	beq.n	800fb24 <LoRaMacMibSetRequestConfirm+0x48c>
                ( mibSet->Param.ChannelsNbTrans <= 15 ) )
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	791b      	ldrb	r3, [r3, #4]
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 800fb14:	2b0f      	cmp	r3, #15
 800fb16:	d805      	bhi.n	800fb24 <LoRaMacMibSetRequestConfirm+0x48c>
            {
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	791a      	ldrb	r2, [r3, #4]
 800fb1c:	4b5c      	ldr	r3, [pc, #368]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800fb1e:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 800fb22:	e0ef      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fb24:	2303      	movs	r3, #3
 800fb26:	75fb      	strb	r3, [r7, #23]
            break;
 800fb28:	e0ec      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            Nvm.MacGroup2.MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	685b      	ldr	r3, [r3, #4]
 800fb2e:	4a58      	ldr	r2, [pc, #352]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800fb30:	64d3      	str	r3, [r2, #76]	; 0x4c
            break;
 800fb32:	e0e7      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	685b      	ldr	r3, [r3, #4]
 800fb38:	4a55      	ldr	r2, [pc, #340]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800fb3a:	6513      	str	r3, [r2, #80]	; 0x50
            break;
 800fb3c:	e0e2      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	685b      	ldr	r3, [r3, #4]
 800fb42:	4a53      	ldr	r2, [pc, #332]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800fb44:	6553      	str	r3, [r2, #84]	; 0x54
            break;
 800fb46:	e0dd      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 800fb48:	687b      	ldr	r3, [r7, #4]
 800fb4a:	685b      	ldr	r3, [r3, #4]
 800fb4c:	4a50      	ldr	r2, [pc, #320]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800fb4e:	6593      	str	r3, [r2, #88]	; 0x58
            break;
 800fb50:	e0d8      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 800fb52:	687b      	ldr	r3, [r7, #4]
 800fb54:	685b      	ldr	r3, [r3, #4]
 800fb56:	4a4e      	ldr	r2, [pc, #312]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800fb58:	65d3      	str	r3, [r2, #92]	; 0x5c
            break;
 800fb5a:	e0d3      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 800fb5c:	687b      	ldr	r3, [r7, #4]
 800fb5e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800fb62:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_DR ) == true )
 800fb64:	4b4a      	ldr	r3, [pc, #296]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800fb66:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800fb6a:	f107 0108 	add.w	r1, r7, #8
 800fb6e:	2206      	movs	r2, #6
 800fb70:	4618      	mov	r0, r3
 800fb72:	f002 fba7 	bl	80122c4 <RegionVerify>
 800fb76:	4603      	mov	r3, r0
 800fb78:	2b00      	cmp	r3, #0
 800fb7a:	d005      	beq.n	800fb88 <LoRaMacMibSetRequestConfirm+0x4f0>
            {
                Nvm.MacGroup2.ChannelsDatarateDefault = verify.DatarateParams.Datarate;
 800fb7c:	f997 2008 	ldrsb.w	r2, [r7, #8]
 800fb80:	4b43      	ldr	r3, [pc, #268]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800fb82:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 800fb86:	e0bd      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fb88:	2303      	movs	r3, #3
 800fb8a:	75fb      	strb	r3, [r7, #23]
            break;
 800fb8c:	e0ba      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_CHANNELS_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800fb94:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800fb96:	4b3e      	ldr	r3, [pc, #248]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800fb98:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800fb9c:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 800fb9e:	4b3c      	ldr	r3, [pc, #240]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800fba0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800fba4:	f107 0108 	add.w	r1, r7, #8
 800fba8:	2205      	movs	r2, #5
 800fbaa:	4618      	mov	r0, r3
 800fbac:	f002 fb8a 	bl	80122c4 <RegionVerify>
 800fbb0:	4603      	mov	r3, r0
 800fbb2:	2b00      	cmp	r3, #0
 800fbb4:	d005      	beq.n	800fbc2 <LoRaMacMibSetRequestConfirm+0x52a>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 800fbb6:	f997 2008 	ldrsb.w	r2, [r7, #8]
 800fbba:	4b35      	ldr	r3, [pc, #212]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800fbbc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 800fbc0:	e0a0      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fbc2:	2303      	movs	r3, #3
 800fbc4:	75fb      	strb	r3, [r7, #23]
            break;
 800fbc6:	e09d      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 800fbc8:	687b      	ldr	r3, [r7, #4]
 800fbca:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800fbce:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_POWER ) == true )
 800fbd0:	4b2f      	ldr	r3, [pc, #188]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800fbd2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800fbd6:	f107 0108 	add.w	r1, r7, #8
 800fbda:	220a      	movs	r2, #10
 800fbdc:	4618      	mov	r0, r3
 800fbde:	f002 fb71 	bl	80122c4 <RegionVerify>
 800fbe2:	4603      	mov	r3, r0
 800fbe4:	2b00      	cmp	r3, #0
 800fbe6:	d005      	beq.n	800fbf4 <LoRaMacMibSetRequestConfirm+0x55c>
            {
                Nvm.MacGroup2.ChannelsTxPowerDefault = verify.TxPower;
 800fbe8:	f997 2008 	ldrsb.w	r2, [r7, #8]
 800fbec:	4b28      	ldr	r3, [pc, #160]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800fbee:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 800fbf2:	e087      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fbf4:	2303      	movs	r3, #3
 800fbf6:	75fb      	strb	r3, [r7, #23]
            break;
 800fbf8:	e084      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800fc00:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_POWER ) == true )
 800fc02:	4b23      	ldr	r3, [pc, #140]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800fc04:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800fc08:	f107 0108 	add.w	r1, r7, #8
 800fc0c:	2209      	movs	r2, #9
 800fc0e:	4618      	mov	r0, r3
 800fc10:	f002 fb58 	bl	80122c4 <RegionVerify>
 800fc14:	4603      	mov	r3, r0
 800fc16:	2b00      	cmp	r3, #0
 800fc18:	d005      	beq.n	800fc26 <LoRaMacMibSetRequestConfirm+0x58e>
            {
                Nvm.MacGroup1.ChannelsTxPower = verify.TxPower;
 800fc1a:	f997 2008 	ldrsb.w	r2, [r7, #8]
 800fc1e:	4b1c      	ldr	r3, [pc, #112]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800fc20:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 800fc24:	e06e      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fc26:	2303      	movs	r3, #3
 800fc28:	75fb      	strb	r3, [r7, #23]
            break;
 800fc2a:	e06b      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	685b      	ldr	r3, [r3, #4]
 800fc30:	4a17      	ldr	r2, [pc, #92]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800fc32:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
 800fc36:	4b16      	ldr	r3, [pc, #88]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800fc38:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800fc3c:	4a14      	ldr	r2, [pc, #80]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800fc3e:	6453      	str	r3, [r2, #68]	; 0x44
            break;
 800fc40:	e060      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	791a      	ldrb	r2, [r3, #4]
 800fc46:	4b12      	ldr	r3, [pc, #72]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800fc48:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
 800fc4c:	4b10      	ldr	r3, [pc, #64]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800fc4e:	f893 2088 	ldrb.w	r2, [r3, #136]	; 0x88
 800fc52:	4b0f      	ldr	r3, [pc, #60]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800fc54:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
            break;
 800fc58:	e054      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParams.AntennaGain = mibSet->Param.AntennaGain;
 800fc5a:	687b      	ldr	r3, [r7, #4]
 800fc5c:	685b      	ldr	r3, [r3, #4]
 800fc5e:	4a0c      	ldr	r2, [pc, #48]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800fc60:	67d3      	str	r3, [r2, #124]	; 0x7c
            break;
 800fc62:	e04f      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	685b      	ldr	r3, [r3, #4]
 800fc68:	4a09      	ldr	r2, [pc, #36]	; (800fc90 <LoRaMacMibSetRequestConfirm+0x5f8>)
 800fc6a:	f8c2 30bc 	str.w	r3, [r2, #188]	; 0xbc
            break;
 800fc6e:	e049      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_NVM_CTXS:
        {
            if( mibSet->Param.Contexts != 0 )
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	685b      	ldr	r3, [r3, #4]
 800fc74:	2b00      	cmp	r3, #0
 800fc76:	d007      	beq.n	800fc88 <LoRaMacMibSetRequestConfirm+0x5f0>
            {
                status = RestoreNvmData( mibSet->Param.Contexts );
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	685b      	ldr	r3, [r3, #4]
 800fc7c:	4618      	mov	r0, r3
 800fc7e:	f7fe fe27 	bl	800e8d0 <RestoreNvmData>
 800fc82:	4603      	mov	r3, r0
 800fc84:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 800fc86:	e03d      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fc88:	2303      	movs	r3, #3
 800fc8a:	75fb      	strb	r3, [r7, #23]
            break;
 800fc8c:	e03a      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
 800fc8e:	bf00      	nop
 800fc90:	200007d0 	.word	0x200007d0
 800fc94:	08019bcc 	.word	0x08019bcc
        }
        case MIB_ABP_LORAWAN_VERSION:
        {
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	799b      	ldrb	r3, [r3, #6]
 800fc9c:	2b01      	cmp	r3, #1
 800fc9e:	d80d      	bhi.n	800fcbc <LoRaMacMibSetRequestConfirm+0x624>
            {
                Nvm.MacGroup2.Version = mibSet->Param.AbpLrWanVersion;
 800fca0:	4a1b      	ldr	r2, [pc, #108]	; (800fd10 <LoRaMacMibSetRequestConfirm+0x678>)
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	685b      	ldr	r3, [r3, #4]
 800fca6:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c

                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	6858      	ldr	r0, [r3, #4]
 800fcae:	f001 fc23 	bl	80114f8 <LoRaMacCryptoSetLrWanVersion>
 800fcb2:	4603      	mov	r3, r0
 800fcb4:	2b00      	cmp	r3, #0
 800fcb6:	d024      	beq.n	800fd02 <LoRaMacMibSetRequestConfirm+0x66a>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800fcb8:	2311      	movs	r3, #17
 800fcba:	e024      	b.n	800fd06 <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fcbc:	2303      	movs	r3, #3
 800fcbe:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800fcc0:	e01f      	b.n	800fd02 <LoRaMacMibSetRequestConfirm+0x66a>
        }
        default:
        {
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 800fcc2:	6878      	ldr	r0, [r7, #4]
 800fcc4:	f000 fbe4 	bl	8010490 <LoRaMacMibClassBSetRequestConfirm>
 800fcc8:	4603      	mov	r3, r0
 800fcca:	75fb      	strb	r3, [r7, #23]
            break;
 800fccc:	e01a      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 800fcce:	bf00      	nop
 800fcd0:	e018      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 800fcd2:	bf00      	nop
 800fcd4:	e016      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 800fcd6:	bf00      	nop
 800fcd8:	e014      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 800fcda:	bf00      	nop
 800fcdc:	e012      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 800fcde:	bf00      	nop
 800fce0:	e010      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 800fce2:	bf00      	nop
 800fce4:	e00e      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 800fce6:	bf00      	nop
 800fce8:	e00c      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 800fcea:	bf00      	nop
 800fcec:	e00a      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 800fcee:	bf00      	nop
 800fcf0:	e008      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 800fcf2:	bf00      	nop
 800fcf4:	e006      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 800fcf6:	bf00      	nop
 800fcf8:	e004      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 800fcfa:	bf00      	nop
 800fcfc:	e002      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 800fcfe:	bf00      	nop
 800fd00:	e000      	b.n	800fd04 <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 800fd02:	bf00      	nop
        }
    }
    return status;
 800fd04:	7dfb      	ldrb	r3, [r7, #23]
}
 800fd06:	4618      	mov	r0, r3
 800fd08:	3718      	adds	r7, #24
 800fd0a:	46bd      	mov	sp, r7
 800fd0c:	bd80      	pop	{r7, pc}
 800fd0e:	bf00      	nop
 800fd10:	200007d0 	.word	0x200007d0

0800fd14 <LoRaMacMlmeRequest>:
    }
    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 800fd14:	b580      	push	{r7, lr}
 800fd16:	b086      	sub	sp, #24
 800fd18:	af00      	add	r7, sp, #0
 800fd1a:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 800fd1c:	2302      	movs	r3, #2
 800fd1e:	75fb      	strb	r3, [r7, #23]
    MlmeConfirmQueue_t queueElement;
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 800fd20:	2300      	movs	r3, #0
 800fd22:	81bb      	strh	r3, [r7, #12]

    if( mlmeRequest == NULL )
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	2b00      	cmp	r3, #0
 800fd28:	d101      	bne.n	800fd2e <LoRaMacMlmeRequest+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800fd2a:	2303      	movs	r3, #3
 800fd2c:	e127      	b.n	800ff7e <LoRaMacMlmeRequest+0x26a>
    }
    if( LoRaMacIsBusy( ) == true )
 800fd2e:	f7fc fd23 	bl	800c778 <LoRaMacIsBusy>
 800fd32:	4603      	mov	r3, r0
 800fd34:	2b00      	cmp	r3, #0
 800fd36:	d001      	beq.n	800fd3c <LoRaMacMlmeRequest+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 800fd38:	2301      	movs	r3, #1
 800fd3a:	e120      	b.n	800ff7e <LoRaMacMlmeRequest+0x26a>
    }
    if( LoRaMacConfirmQueueIsFull( ) == true )
 800fd3c:	f001 f8a6 	bl	8010e8c <LoRaMacConfirmQueueIsFull>
 800fd40:	4603      	mov	r3, r0
 800fd42:	2b00      	cmp	r3, #0
 800fd44:	d001      	beq.n	800fd4a <LoRaMacMlmeRequest+0x36>
    {
        return LORAMAC_STATUS_BUSY;
 800fd46:	2301      	movs	r3, #1
 800fd48:	e119      	b.n	800ff7e <LoRaMacMlmeRequest+0x26a>
    }

    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 800fd4a:	f001 f893 	bl	8010e74 <LoRaMacConfirmQueueGetCnt>
 800fd4e:	4603      	mov	r3, r0
 800fd50:	2b00      	cmp	r3, #0
 800fd52:	d104      	bne.n	800fd5e <LoRaMacMlmeRequest+0x4a>
    {
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 800fd54:	2214      	movs	r2, #20
 800fd56:	2100      	movs	r1, #0
 800fd58:	488b      	ldr	r0, [pc, #556]	; (800ff88 <LoRaMacMlmeRequest+0x274>)
 800fd5a:	f004 fd79 	bl	8014850 <memset1>
    }
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800fd5e:	4b8b      	ldr	r3, [pc, #556]	; (800ff8c <LoRaMacMlmeRequest+0x278>)
 800fd60:	2201      	movs	r2, #1
 800fd62:	f883 244d 	strb.w	r2, [r3, #1101]	; 0x44d

    MacCtx.MacFlags.Bits.MlmeReq = 1;
 800fd66:	4a89      	ldr	r2, [pc, #548]	; (800ff8c <LoRaMacMlmeRequest+0x278>)
 800fd68:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800fd6c:	f043 0304 	orr.w	r3, r3, #4
 800fd70:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    queueElement.Request = mlmeRequest->Type;
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	781b      	ldrb	r3, [r3, #0]
 800fd78:	743b      	strb	r3, [r7, #16]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800fd7a:	2301      	movs	r3, #1
 800fd7c:	747b      	strb	r3, [r7, #17]
    queueElement.RestrictCommonReadyToHandle = false;
 800fd7e:	2300      	movs	r3, #0
 800fd80:	74fb      	strb	r3, [r7, #19]

    switch( mlmeRequest->Type )
 800fd82:	687b      	ldr	r3, [r7, #4]
 800fd84:	781b      	ldrb	r3, [r3, #0]
 800fd86:	3b01      	subs	r3, #1
 800fd88:	2b0d      	cmp	r3, #13
 800fd8a:	f200 80ce 	bhi.w	800ff2a <LoRaMacMlmeRequest+0x216>
 800fd8e:	a201      	add	r2, pc, #4	; (adr r2, 800fd94 <LoRaMacMlmeRequest+0x80>)
 800fd90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd94:	0800fdcd 	.word	0x0800fdcd
 800fd98:	0800ff2b 	.word	0x0800ff2b
 800fd9c:	0800ff2b 	.word	0x0800ff2b
 800fda0:	0800fe37 	.word	0x0800fe37
 800fda4:	0800fe55 	.word	0x0800fe55
 800fda8:	0800fe65 	.word	0x0800fe65
 800fdac:	0800ff2b 	.word	0x0800ff2b
 800fdb0:	0800ff2b 	.word	0x0800ff2b
 800fdb4:	0800ff2b 	.word	0x0800ff2b
 800fdb8:	0800fe81 	.word	0x0800fe81
 800fdbc:	0800ff2b 	.word	0x0800ff2b
 800fdc0:	0800feff 	.word	0x0800feff
 800fdc4:	0800fe9f 	.word	0x0800fe9f
 800fdc8:	0800fee1 	.word	0x0800fee1
    {
        case MLME_JOIN:
        {
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 800fdcc:	4b6f      	ldr	r3, [pc, #444]	; (800ff8c <LoRaMacMlmeRequest+0x278>)
 800fdce:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800fdd2:	f003 0320 	and.w	r3, r3, #32
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	d001      	beq.n	800fdde <LoRaMacMlmeRequest+0xca>
            {
                return LORAMAC_STATUS_BUSY;
 800fdda:	2301      	movs	r3, #1
 800fddc:	e0cf      	b.n	800ff7e <LoRaMacMlmeRequest+0x26a>
            }

            ResetMacParameters( );
 800fdde:	f7fe f9fd 	bl	800e1dc <ResetMacParameters>

            Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 800fde2:	4b6b      	ldr	r3, [pc, #428]	; (800ff90 <LoRaMacMlmeRequest+0x27c>)
 800fde4:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	791b      	ldrb	r3, [r3, #4]
 800fdec:	b25b      	sxtb	r3, r3
 800fdee:	2200      	movs	r2, #0
 800fdf0:	4619      	mov	r1, r3
 800fdf2:	f002 fb4f 	bl	8012494 <RegionAlternateDr>
 800fdf6:	4603      	mov	r3, r0
 800fdf8:	461a      	mov	r2, r3
 800fdfa:	4b65      	ldr	r3, [pc, #404]	; (800ff90 <LoRaMacMlmeRequest+0x27c>)
 800fdfc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

            queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 800fe00:	2307      	movs	r3, #7
 800fe02:	747b      	strb	r3, [r7, #17]

            status = SendReJoinReq( JOIN_REQ );
 800fe04:	20ff      	movs	r0, #255	; 0xff
 800fe06:	f7fd ff61 	bl	800dccc <SendReJoinReq>
 800fe0a:	4603      	mov	r3, r0
 800fe0c:	75fb      	strb	r3, [r7, #23]

            if( status != LORAMAC_STATUS_OK )
 800fe0e:	7dfb      	ldrb	r3, [r7, #23]
 800fe10:	2b00      	cmp	r3, #0
 800fe12:	f000 808c 	beq.w	800ff2e <LoRaMacMlmeRequest+0x21a>
            {
                // Revert back the previous datarate ( mainly used for US915 like regions )
                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 800fe16:	4b5e      	ldr	r3, [pc, #376]	; (800ff90 <LoRaMacMlmeRequest+0x27c>)
 800fe18:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	791b      	ldrb	r3, [r3, #4]
 800fe20:	b25b      	sxtb	r3, r3
 800fe22:	2201      	movs	r2, #1
 800fe24:	4619      	mov	r1, r3
 800fe26:	f002 fb35 	bl	8012494 <RegionAlternateDr>
 800fe2a:	4603      	mov	r3, r0
 800fe2c:	461a      	mov	r2, r3
 800fe2e:	4b58      	ldr	r3, [pc, #352]	; (800ff90 <LoRaMacMlmeRequest+0x27c>)
 800fe30:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
            }
            break;
 800fe34:	e07b      	b.n	800ff2e <LoRaMacMlmeRequest+0x21a>
        }
        case MLME_LINK_CHECK:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 800fe36:	2300      	movs	r3, #0
 800fe38:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 800fe3a:	f107 030c 	add.w	r3, r7, #12
 800fe3e:	2200      	movs	r2, #0
 800fe40:	4619      	mov	r1, r3
 800fe42:	2002      	movs	r0, #2
 800fe44:	f000 fc88 	bl	8010758 <LoRaMacCommandsAddCmd>
 800fe48:	4603      	mov	r3, r0
 800fe4a:	2b00      	cmp	r3, #0
 800fe4c:	d071      	beq.n	800ff32 <LoRaMacMlmeRequest+0x21e>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800fe4e:	2313      	movs	r3, #19
 800fe50:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800fe52:	e06e      	b.n	800ff32 <LoRaMacMlmeRequest+0x21e>
        }
        case MLME_TXCW:
        {
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout );
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	889b      	ldrh	r3, [r3, #4]
 800fe58:	4618      	mov	r0, r3
 800fe5a:	f7fe fcdb 	bl	800e814 <SetTxContinuousWave>
 800fe5e:	4603      	mov	r3, r0
 800fe60:	75fb      	strb	r3, [r7, #23]
            break;
 800fe62:	e06d      	b.n	800ff40 <LoRaMacMlmeRequest+0x22c>
        }
        case MLME_TXCW_1:
        {

            status = SetTxContinuousWave1( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 800fe64:	687b      	ldr	r3, [r7, #4]
 800fe66:	8898      	ldrh	r0, [r3, #4]
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	6899      	ldr	r1, [r3, #8]
 800fe6c:	687b      	ldr	r3, [r7, #4]
 800fe6e:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800fe72:	b2db      	uxtb	r3, r3
 800fe74:	461a      	mov	r2, r3
 800fe76:	f7fe fd01 	bl	800e87c <SetTxContinuousWave1>
 800fe7a:	4603      	mov	r3, r0
 800fe7c:	75fb      	strb	r3, [r7, #23]
            break;
 800fe7e:	e05f      	b.n	800ff40 <LoRaMacMlmeRequest+0x22c>
        }
        case MLME_DEVICE_TIME:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 800fe80:	2300      	movs	r3, #0
 800fe82:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 800fe84:	f107 030c 	add.w	r3, r7, #12
 800fe88:	2200      	movs	r2, #0
 800fe8a:	4619      	mov	r1, r3
 800fe8c:	200d      	movs	r0, #13
 800fe8e:	f000 fc63 	bl	8010758 <LoRaMacCommandsAddCmd>
 800fe92:	4603      	mov	r3, r0
 800fe94:	2b00      	cmp	r3, #0
 800fe96:	d04e      	beq.n	800ff36 <LoRaMacMlmeRequest+0x222>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800fe98:	2313      	movs	r3, #19
 800fe9a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800fe9c:	e04b      	b.n	800ff36 <LoRaMacMlmeRequest+0x222>
        }
        case MLME_PING_SLOT_INFO:
        {
            if( Nvm.MacGroup2.DeviceClass == CLASS_A )
 800fe9e:	4b3c      	ldr	r3, [pc, #240]	; (800ff90 <LoRaMacMlmeRequest+0x27c>)
 800fea0:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800fea4:	2b00      	cmp	r3, #0
 800fea6:	d148      	bne.n	800ff3a <LoRaMacMlmeRequest+0x226>
            {
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	791b      	ldrb	r3, [r3, #4]
 800feac:	75bb      	strb	r3, [r7, #22]

                // LoRaMac will send this command piggy-pack
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	791b      	ldrb	r3, [r3, #4]
 800feb2:	f3c3 0302 	ubfx	r3, r3, #0, #3
 800feb6:	b2db      	uxtb	r3, r3
 800feb8:	4618      	mov	r0, r3
 800feba:	f000 fabe 	bl	801043a <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 800febe:	7dbb      	ldrb	r3, [r7, #22]
 800fec0:	733b      	strb	r3, [r7, #12]
                status = LORAMAC_STATUS_OK;
 800fec2:	2300      	movs	r3, #0
 800fec4:	75fb      	strb	r3, [r7, #23]
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 800fec6:	f107 030c 	add.w	r3, r7, #12
 800feca:	2201      	movs	r2, #1
 800fecc:	4619      	mov	r1, r3
 800fece:	2010      	movs	r0, #16
 800fed0:	f000 fc42 	bl	8010758 <LoRaMacCommandsAddCmd>
 800fed4:	4603      	mov	r3, r0
 800fed6:	2b00      	cmp	r3, #0
 800fed8:	d02f      	beq.n	800ff3a <LoRaMacMlmeRequest+0x226>
                {
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800feda:	2313      	movs	r3, #19
 800fedc:	75fb      	strb	r3, [r7, #23]
                }
            }
            break;
 800fede:	e02c      	b.n	800ff3a <LoRaMacMlmeRequest+0x226>
        }
        case MLME_BEACON_TIMING:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 800fee0:	2300      	movs	r3, #0
 800fee2:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 800fee4:	f107 030c 	add.w	r3, r7, #12
 800fee8:	2200      	movs	r2, #0
 800feea:	4619      	mov	r1, r3
 800feec:	2012      	movs	r0, #18
 800feee:	f000 fc33 	bl	8010758 <LoRaMacCommandsAddCmd>
 800fef2:	4603      	mov	r3, r0
 800fef4:	2b00      	cmp	r3, #0
 800fef6:	d022      	beq.n	800ff3e <LoRaMacMlmeRequest+0x22a>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800fef8:	2313      	movs	r3, #19
 800fefa:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800fefc:	e01f      	b.n	800ff3e <LoRaMacMlmeRequest+0x22a>
        }
        case MLME_BEACON_ACQUISITION:
        {
            // Apply the request
            queueElement.RestrictCommonReadyToHandle = true;
 800fefe:	2301      	movs	r3, #1
 800ff00:	74fb      	strb	r3, [r7, #19]

            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 800ff02:	f000 fa50 	bl	80103a6 <LoRaMacClassBIsAcquisitionInProgress>
 800ff06:	4603      	mov	r3, r0
 800ff08:	f083 0301 	eor.w	r3, r3, #1
 800ff0c:	b2db      	uxtb	r3, r3
 800ff0e:	2b00      	cmp	r3, #0
 800ff10:	d008      	beq.n	800ff24 <LoRaMacMlmeRequest+0x210>
            {
                // Start class B algorithm
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 800ff12:	2000      	movs	r0, #0
 800ff14:	f000 fa29 	bl	801036a <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 800ff18:	2000      	movs	r0, #0
 800ff1a:	f000 fa4b 	bl	80103b4 <LoRaMacClassBBeaconTimerEvent>

                status = LORAMAC_STATUS_OK;
 800ff1e:	2300      	movs	r3, #0
 800ff20:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_BUSY;
            }
            break;
 800ff22:	e00d      	b.n	800ff40 <LoRaMacMlmeRequest+0x22c>
                status = LORAMAC_STATUS_BUSY;
 800ff24:	2301      	movs	r3, #1
 800ff26:	75fb      	strb	r3, [r7, #23]
            break;
 800ff28:	e00a      	b.n	800ff40 <LoRaMacMlmeRequest+0x22c>
        }
        default:
            break;
 800ff2a:	bf00      	nop
 800ff2c:	e008      	b.n	800ff40 <LoRaMacMlmeRequest+0x22c>
            break;
 800ff2e:	bf00      	nop
 800ff30:	e006      	b.n	800ff40 <LoRaMacMlmeRequest+0x22c>
            break;
 800ff32:	bf00      	nop
 800ff34:	e004      	b.n	800ff40 <LoRaMacMlmeRequest+0x22c>
            break;
 800ff36:	bf00      	nop
 800ff38:	e002      	b.n	800ff40 <LoRaMacMlmeRequest+0x22c>
            break;
 800ff3a:	bf00      	nop
 800ff3c:	e000      	b.n	800ff40 <LoRaMacMlmeRequest+0x22c>
            break;
 800ff3e:	bf00      	nop
    }

    // Fill return structure
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 800ff40:	4b12      	ldr	r3, [pc, #72]	; (800ff8c <LoRaMacMlmeRequest+0x278>)
 800ff42:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800ff46:	687b      	ldr	r3, [r7, #4]
 800ff48:	611a      	str	r2, [r3, #16]

    if( status != LORAMAC_STATUS_OK )
 800ff4a:	7dfb      	ldrb	r3, [r7, #23]
 800ff4c:	2b00      	cmp	r3, #0
 800ff4e:	d010      	beq.n	800ff72 <LoRaMacMlmeRequest+0x25e>
    {
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 800ff50:	f000 ff90 	bl	8010e74 <LoRaMacConfirmQueueGetCnt>
 800ff54:	4603      	mov	r3, r0
 800ff56:	2b00      	cmp	r3, #0
 800ff58:	d110      	bne.n	800ff7c <LoRaMacMlmeRequest+0x268>
        {
            MacCtx.NodeAckRequested = false;
 800ff5a:	4b0c      	ldr	r3, [pc, #48]	; (800ff8c <LoRaMacMlmeRequest+0x278>)
 800ff5c:	2200      	movs	r2, #0
 800ff5e:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 800ff62:	4a0a      	ldr	r2, [pc, #40]	; (800ff8c <LoRaMacMlmeRequest+0x278>)
 800ff64:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800ff68:	f36f 0382 	bfc	r3, #2, #1
 800ff6c:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 800ff70:	e004      	b.n	800ff7c <LoRaMacMlmeRequest+0x268>
        }
    }
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
 800ff72:	f107 0310 	add.w	r3, r7, #16
 800ff76:	4618      	mov	r0, r3
 800ff78:	f000 fe2e 	bl	8010bd8 <LoRaMacConfirmQueueAdd>
    }
    return status;
 800ff7c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ff7e:	4618      	mov	r0, r3
 800ff80:	3718      	adds	r7, #24
 800ff82:	46bd      	mov	sp, r7
 800ff84:	bd80      	pop	{r7, pc}
 800ff86:	bf00      	nop
 800ff88:	20000714 	.word	0x20000714
 800ff8c:	200002c8 	.word	0x200002c8
 800ff90:	200007d0 	.word	0x200007d0

0800ff94 <LoRaMacMcpsRequest>:

/* ST_WORKAROUND_BEGIN: Update MCPS request with new input parameter to allow delayed tx */
LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest, bool allowDelayedTx )
{
 800ff94:	b580      	push	{r7, lr}
 800ff96:	b08c      	sub	sp, #48	; 0x30
 800ff98:	af02      	add	r7, sp, #8
 800ff9a:	6078      	str	r0, [r7, #4]
 800ff9c:	460b      	mov	r3, r1
 800ff9e:	70fb      	strb	r3, [r7, #3]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 800ffa0:	2302      	movs	r3, #2
 800ffa2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    LoRaMacHeader_t macHdr;
    VerifyParams_t verify;
    uint8_t fPort = 0;
 800ffa6:	2300      	movs	r3, #0
 800ffa8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    /* ST_WORKAROUND_BEGIN: remove GCC9 warning */
    void* fBuffer = NULL;
 800ffac:	2300      	movs	r3, #0
 800ffae:	623b      	str	r3, [r7, #32]
    /* ST_WORKAROUND_END */
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
 800ffb0:	2300      	movs	r3, #0
 800ffb2:	777b      	strb	r3, [r7, #29]
    bool readyToSend = false;
 800ffb4:	2300      	movs	r3, #0
 800ffb6:	773b      	strb	r3, [r7, #28]

    if( mcpsRequest == NULL )
 800ffb8:	687b      	ldr	r3, [r7, #4]
 800ffba:	2b00      	cmp	r3, #0
 800ffbc:	d101      	bne.n	800ffc2 <LoRaMacMcpsRequest+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800ffbe:	2303      	movs	r3, #3
 800ffc0:	e0d4      	b.n	801016c <LoRaMacMcpsRequest+0x1d8>
    }
    if( LoRaMacIsBusy( ) == true )
 800ffc2:	f7fc fbd9 	bl	800c778 <LoRaMacIsBusy>
 800ffc6:	4603      	mov	r3, r0
 800ffc8:	2b00      	cmp	r3, #0
 800ffca:	d001      	beq.n	800ffd0 <LoRaMacMcpsRequest+0x3c>
    {
        return LORAMAC_STATUS_BUSY;
 800ffcc:	2301      	movs	r3, #1
 800ffce:	e0cd      	b.n	801016c <LoRaMacMcpsRequest+0x1d8>
    }

    macHdr.Value = 0;
 800ffd0:	2300      	movs	r3, #0
 800ffd2:	733b      	strb	r3, [r7, #12]
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 800ffd4:	2214      	movs	r2, #20
 800ffd6:	2100      	movs	r1, #0
 800ffd8:	4866      	ldr	r0, [pc, #408]	; (8010174 <LoRaMacMcpsRequest+0x1e0>)
 800ffda:	f004 fc39 	bl	8014850 <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ffde:	4b66      	ldr	r3, [pc, #408]	; (8010178 <LoRaMacMcpsRequest+0x1e4>)
 800ffe0:	2201      	movs	r2, #1
 800ffe2:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439

    // AckTimeoutRetriesCounter must be reset every time a new request (unconfirmed or confirmed) is performed.
    MacCtx.AckTimeoutRetriesCounter = 1;
 800ffe6:	4b64      	ldr	r3, [pc, #400]	; (8010178 <LoRaMacMcpsRequest+0x1e4>)
 800ffe8:	2201      	movs	r2, #1
 800ffea:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412

    switch( mcpsRequest->Type )
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	781b      	ldrb	r3, [r3, #0]
 800fff2:	2b03      	cmp	r3, #3
 800fff4:	d03d      	beq.n	8010072 <LoRaMacMcpsRequest+0xde>
 800fff6:	2b03      	cmp	r3, #3
 800fff8:	dc4f      	bgt.n	801009a <LoRaMacMcpsRequest+0x106>
 800fffa:	2b00      	cmp	r3, #0
 800fffc:	d002      	beq.n	8010004 <LoRaMacMcpsRequest+0x70>
 800fffe:	2b01      	cmp	r3, #1
 8010000:	d019      	beq.n	8010036 <LoRaMacMcpsRequest+0xa2>
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
            datarate = mcpsRequest->Req.Proprietary.Datarate;
            break;
        }
        default:
            break;
 8010002:	e04a      	b.n	801009a <LoRaMacMcpsRequest+0x106>
            readyToSend = true;
 8010004:	2301      	movs	r3, #1
 8010006:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 8010008:	4b5b      	ldr	r3, [pc, #364]	; (8010178 <LoRaMacMcpsRequest+0x1e4>)
 801000a:	2201      	movs	r2, #1
 801000c:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 8010010:	7b3b      	ldrb	r3, [r7, #12]
 8010012:	2202      	movs	r2, #2
 8010014:	f362 1347 	bfi	r3, r2, #5, #3
 8010018:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Unconfirmed.fPort;
 801001a:	687b      	ldr	r3, [r7, #4]
 801001c:	791b      	ldrb	r3, [r3, #4]
 801001e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            fBuffer = mcpsRequest->Req.Unconfirmed.fBuffer;
 8010022:	687b      	ldr	r3, [r7, #4]
 8010024:	689b      	ldr	r3, [r3, #8]
 8010026:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Unconfirmed.fBufferSize;
 8010028:	687b      	ldr	r3, [r7, #4]
 801002a:	899b      	ldrh	r3, [r3, #12]
 801002c:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Unconfirmed.Datarate;
 801002e:	687b      	ldr	r3, [r7, #4]
 8010030:	7b9b      	ldrb	r3, [r3, #14]
 8010032:	777b      	strb	r3, [r7, #29]
            break;
 8010034:	e032      	b.n	801009c <LoRaMacMcpsRequest+0x108>
            readyToSend = true;
 8010036:	2301      	movs	r3, #1
 8010038:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = MIN( mcpsRequest->Req.Confirmed.NbTrials, MAX_ACK_RETRIES );
 801003a:	687b      	ldr	r3, [r7, #4]
 801003c:	7bdb      	ldrb	r3, [r3, #15]
 801003e:	2b08      	cmp	r3, #8
 8010040:	bf28      	it	cs
 8010042:	2308      	movcs	r3, #8
 8010044:	b2da      	uxtb	r2, r3
 8010046:	4b4c      	ldr	r3, [pc, #304]	; (8010178 <LoRaMacMcpsRequest+0x1e4>)
 8010048:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 801004c:	7b3b      	ldrb	r3, [r7, #12]
 801004e:	2204      	movs	r2, #4
 8010050:	f362 1347 	bfi	r3, r2, #5, #3
 8010054:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Confirmed.fPort;
 8010056:	687b      	ldr	r3, [r7, #4]
 8010058:	791b      	ldrb	r3, [r3, #4]
 801005a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            fBuffer = mcpsRequest->Req.Confirmed.fBuffer;
 801005e:	687b      	ldr	r3, [r7, #4]
 8010060:	689b      	ldr	r3, [r3, #8]
 8010062:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Confirmed.fBufferSize;
 8010064:	687b      	ldr	r3, [r7, #4]
 8010066:	899b      	ldrh	r3, [r3, #12]
 8010068:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Confirmed.Datarate;
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	7b9b      	ldrb	r3, [r3, #14]
 801006e:	777b      	strb	r3, [r7, #29]
            break;
 8010070:	e014      	b.n	801009c <LoRaMacMcpsRequest+0x108>
            readyToSend = true;
 8010072:	2301      	movs	r3, #1
 8010074:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 8010076:	4b40      	ldr	r3, [pc, #256]	; (8010178 <LoRaMacMcpsRequest+0x1e4>)
 8010078:	2201      	movs	r2, #1
 801007a:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 801007e:	7b3b      	ldrb	r3, [r7, #12]
 8010080:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8010084:	733b      	strb	r3, [r7, #12]
            fBuffer = mcpsRequest->Req.Proprietary.fBuffer;
 8010086:	687b      	ldr	r3, [r7, #4]
 8010088:	685b      	ldr	r3, [r3, #4]
 801008a:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	891b      	ldrh	r3, [r3, #8]
 8010090:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Proprietary.Datarate;
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	7a9b      	ldrb	r3, [r3, #10]
 8010096:	777b      	strb	r3, [r7, #29]
            break;
 8010098:	e000      	b.n	801009c <LoRaMacMcpsRequest+0x108>
            break;
 801009a:	bf00      	nop
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 801009c:	2302      	movs	r3, #2
 801009e:	753b      	strb	r3, [r7, #20]
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80100a0:	4b36      	ldr	r3, [pc, #216]	; (801017c <LoRaMacMcpsRequest+0x1e8>)
 80100a2:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80100a6:	75bb      	strb	r3, [r7, #22]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80100a8:	4b34      	ldr	r3, [pc, #208]	; (801017c <LoRaMacMcpsRequest+0x1e8>)
 80100aa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80100ae:	f107 0214 	add.w	r2, r7, #20
 80100b2:	4611      	mov	r1, r2
 80100b4:	4618      	mov	r0, r3
 80100b6:	f002 f8c9 	bl	801224c <RegionGetPhyParam>
 80100ba:	4603      	mov	r3, r0
 80100bc:	613b      	str	r3, [r7, #16]
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 80100be:	693b      	ldr	r3, [r7, #16]
 80100c0:	b25b      	sxtb	r3, r3
 80100c2:	f997 201d 	ldrsb.w	r2, [r7, #29]
 80100c6:	4293      	cmp	r3, r2
 80100c8:	bfb8      	it	lt
 80100ca:	4613      	movlt	r3, r2
 80100cc:	777b      	strb	r3, [r7, #29]

    if( readyToSend == true )
 80100ce:	7f3b      	ldrb	r3, [r7, #28]
 80100d0:	2b00      	cmp	r3, #0
 80100d2:	d044      	beq.n	801015e <LoRaMacMcpsRequest+0x1ca>
    {
        if( Nvm.MacGroup2.AdrCtrlOn == false )
 80100d4:	4b29      	ldr	r3, [pc, #164]	; (801017c <LoRaMacMcpsRequest+0x1e8>)
 80100d6:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 80100da:	f083 0301 	eor.w	r3, r3, #1
 80100de:	b2db      	uxtb	r3, r3
 80100e0:	2b00      	cmp	r3, #0
 80100e2:	d019      	beq.n	8010118 <LoRaMacMcpsRequest+0x184>
        {
            verify.DatarateParams.Datarate = datarate;
 80100e4:	7f7b      	ldrb	r3, [r7, #29]
 80100e6:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80100e8:	4b24      	ldr	r3, [pc, #144]	; (801017c <LoRaMacMcpsRequest+0x1e8>)
 80100ea:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80100ee:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 80100f0:	4b22      	ldr	r3, [pc, #136]	; (801017c <LoRaMacMcpsRequest+0x1e8>)
 80100f2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80100f6:	f107 0108 	add.w	r1, r7, #8
 80100fa:	2205      	movs	r2, #5
 80100fc:	4618      	mov	r0, r3
 80100fe:	f002 f8e1 	bl	80122c4 <RegionVerify>
 8010102:	4603      	mov	r3, r0
 8010104:	2b00      	cmp	r3, #0
 8010106:	d005      	beq.n	8010114 <LoRaMacMcpsRequest+0x180>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 8010108:	f997 2008 	ldrsb.w	r2, [r7, #8]
 801010c:	4b1b      	ldr	r3, [pc, #108]	; (801017c <LoRaMacMcpsRequest+0x1e8>)
 801010e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8010112:	e001      	b.n	8010118 <LoRaMacMcpsRequest+0x184>
            }
            else
            {
                return LORAMAC_STATUS_PARAMETER_INVALID;
 8010114:	2303      	movs	r3, #3
 8010116:	e029      	b.n	801016c <LoRaMacMcpsRequest+0x1d8>
            }
        }

        status = Send( &macHdr, fPort, fBuffer, fBufferSize, allowDelayedTx ); /* ST_WORKAROUND: Update Send request with new input parameter to allow delayed tx */
 8010118:	8bfa      	ldrh	r2, [r7, #30]
 801011a:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 801011e:	f107 000c 	add.w	r0, r7, #12
 8010122:	78fb      	ldrb	r3, [r7, #3]
 8010124:	9300      	str	r3, [sp, #0]
 8010126:	4613      	mov	r3, r2
 8010128:	6a3a      	ldr	r2, [r7, #32]
 801012a:	f7fd fcef 	bl	800db0c <Send>
 801012e:	4603      	mov	r3, r0
 8010130:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if( status == LORAMAC_STATUS_OK )
 8010134:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010138:	2b00      	cmp	r3, #0
 801013a:	d10c      	bne.n	8010156 <LoRaMacMcpsRequest+0x1c2>
        {
            MacCtx.McpsConfirm.McpsRequest = mcpsRequest->Type;
 801013c:	687b      	ldr	r3, [r7, #4]
 801013e:	781a      	ldrb	r2, [r3, #0]
 8010140:	4b0d      	ldr	r3, [pc, #52]	; (8010178 <LoRaMacMcpsRequest+0x1e4>)
 8010142:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438
            MacCtx.MacFlags.Bits.McpsReq = 1;
 8010146:	4a0c      	ldr	r2, [pc, #48]	; (8010178 <LoRaMacMcpsRequest+0x1e4>)
 8010148:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 801014c:	f043 0301 	orr.w	r3, r3, #1
 8010150:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 8010154:	e003      	b.n	801015e <LoRaMacMcpsRequest+0x1ca>
        }
        else
        {
            MacCtx.NodeAckRequested = false;
 8010156:	4b08      	ldr	r3, [pc, #32]	; (8010178 <LoRaMacMcpsRequest+0x1e4>)
 8010158:	2200      	movs	r2, #0
 801015a:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
        }
    }

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 801015e:	4b06      	ldr	r3, [pc, #24]	; (8010178 <LoRaMacMcpsRequest+0x1e4>)
 8010160:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	611a      	str	r2, [r3, #16]

    return status;
 8010168:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 801016c:	4618      	mov	r0, r3
 801016e:	3728      	adds	r7, #40	; 0x28
 8010170:	46bd      	mov	sp, r7
 8010172:	bd80      	pop	{r7, pc}
 8010174:	20000700 	.word	0x20000700
 8010178:	200002c8 	.word	0x200002c8
 801017c:	200007d0 	.word	0x200007d0

08010180 <LoRaMacTestSetDutyCycleOn>:
/* ST_WORKAROUND_END */

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 8010180:	b580      	push	{r7, lr}
 8010182:	b084      	sub	sp, #16
 8010184:	af00      	add	r7, sp, #0
 8010186:	4603      	mov	r3, r0
 8010188:	71fb      	strb	r3, [r7, #7]
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 801018a:	79fb      	ldrb	r3, [r7, #7]
 801018c:	733b      	strb	r3, [r7, #12]

    if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DUTY_CYCLE ) == true )
 801018e:	4b0a      	ldr	r3, [pc, #40]	; (80101b8 <LoRaMacTestSetDutyCycleOn+0x38>)
 8010190:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010194:	f107 010c 	add.w	r1, r7, #12
 8010198:	220f      	movs	r2, #15
 801019a:	4618      	mov	r0, r3
 801019c:	f002 f892 	bl	80122c4 <RegionVerify>
 80101a0:	4603      	mov	r3, r0
 80101a2:	2b00      	cmp	r3, #0
 80101a4:	d003      	beq.n	80101ae <LoRaMacTestSetDutyCycleOn+0x2e>
    {
        Nvm.MacGroup2.DutyCycleOn = enable;
 80101a6:	4a04      	ldr	r2, [pc, #16]	; (80101b8 <LoRaMacTestSetDutyCycleOn+0x38>)
 80101a8:	79fb      	ldrb	r3, [r7, #7]
 80101aa:	f882 3100 	strb.w	r3, [r2, #256]	; 0x100
    }
}
 80101ae:	bf00      	nop
 80101b0:	3710      	adds	r7, #16
 80101b2:	46bd      	mov	sp, r7
 80101b4:	bd80      	pop	{r7, pc}
 80101b6:	bf00      	nop
 80101b8:	200007d0 	.word	0x200007d0

080101bc <CalcNextV10X>:

#include "Region.h"
#include "LoRaMacAdr.h"

static bool CalcNextV10X( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 80101bc:	b580      	push	{r7, lr}
 80101be:	b08c      	sub	sp, #48	; 0x30
 80101c0:	af00      	add	r7, sp, #0
 80101c2:	60f8      	str	r0, [r7, #12]
 80101c4:	60b9      	str	r1, [r7, #8]
 80101c6:	607a      	str	r2, [r7, #4]
 80101c8:	603b      	str	r3, [r7, #0]
    bool adrAckReq = false;
 80101ca:	2300      	movs	r3, #0
 80101cc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int8_t datarate = adrNext->Datarate;
 80101d0:	68fb      	ldr	r3, [r7, #12]
 80101d2:	7c1b      	ldrb	r3, [r3, #16]
 80101d4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    int8_t txPower = adrNext->TxPower;
 80101d8:	68fb      	ldr	r3, [r7, #12]
 80101da:	7c5b      	ldrb	r3, [r3, #17]
 80101dc:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    int8_t minTxDatarate;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Report back the adr ack counter
    *adrAckCounter = adrNext->AdrAckCounter;
 80101e0:	68fb      	ldr	r3, [r7, #12]
 80101e2:	689a      	ldr	r2, [r3, #8]
 80101e4:	683b      	ldr	r3, [r7, #0]
 80101e6:	601a      	str	r2, [r3, #0]

    if( adrNext->AdrEnabled == true )
 80101e8:	68fb      	ldr	r3, [r7, #12]
 80101ea:	795b      	ldrb	r3, [r3, #5]
 80101ec:	2b00      	cmp	r3, #0
 80101ee:	f000 808b 	beq.w	8010308 <CalcNextV10X+0x14c>
    {
        // Query minimum TX Datarate
        getPhy.Attribute = PHY_MIN_TX_DR;
 80101f2:	2302      	movs	r3, #2
 80101f4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 80101f8:	68fb      	ldr	r3, [r7, #12]
 80101fa:	7c9b      	ldrb	r3, [r3, #18]
 80101fc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8010200:	68fb      	ldr	r3, [r7, #12]
 8010202:	7cdb      	ldrb	r3, [r3, #19]
 8010204:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8010208:	4611      	mov	r1, r2
 801020a:	4618      	mov	r0, r3
 801020c:	f002 f81e 	bl	801224c <RegionGetPhyParam>
 8010210:	4603      	mov	r3, r0
 8010212:	623b      	str	r3, [r7, #32]
        minTxDatarate = phyParam.Value;
 8010214:	6a3b      	ldr	r3, [r7, #32]
 8010216:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
        datarate = MAX( datarate, minTxDatarate );
 801021a:	f997 202c 	ldrsb.w	r2, [r7, #44]	; 0x2c
 801021e:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
 8010222:	4293      	cmp	r3, r2
 8010224:	bfb8      	it	lt
 8010226:	4613      	movlt	r3, r2
 8010228:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

        if( datarate == minTxDatarate )
 801022c:	f997 202e 	ldrsb.w	r2, [r7, #46]	; 0x2e
 8010230:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 8010234:	429a      	cmp	r2, r3
 8010236:	d106      	bne.n	8010246 <CalcNextV10X+0x8a>
        {
            *adrAckCounter = 0;
 8010238:	683b      	ldr	r3, [r7, #0]
 801023a:	2200      	movs	r2, #0
 801023c:	601a      	str	r2, [r3, #0]
            adrAckReq = false;
 801023e:	2300      	movs	r3, #0
 8010240:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8010244:	e060      	b.n	8010308 <CalcNextV10X+0x14c>
        }
        else
        {
            if( adrNext->AdrAckCounter >=  adrNext->AdrAckLimit )
 8010246:	68fb      	ldr	r3, [r7, #12]
 8010248:	689b      	ldr	r3, [r3, #8]
 801024a:	68fa      	ldr	r2, [r7, #12]
 801024c:	8992      	ldrh	r2, [r2, #12]
 801024e:	4293      	cmp	r3, r2
 8010250:	d303      	bcc.n	801025a <CalcNextV10X+0x9e>
            {
                adrAckReq = true;
 8010252:	2301      	movs	r3, #1
 8010254:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8010258:	e002      	b.n	8010260 <CalcNextV10X+0xa4>
            }
            else
            {
                adrAckReq = false;
 801025a:	2300      	movs	r3, #0
 801025c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            }
            if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 8010260:	68fb      	ldr	r3, [r7, #12]
 8010262:	689b      	ldr	r3, [r3, #8]
 8010264:	68fa      	ldr	r2, [r7, #12]
 8010266:	8992      	ldrh	r2, [r2, #12]
 8010268:	4611      	mov	r1, r2
 801026a:	68fa      	ldr	r2, [r7, #12]
 801026c:	89d2      	ldrh	r2, [r2, #14]
 801026e:	440a      	add	r2, r1
 8010270:	4293      	cmp	r3, r2
 8010272:	d349      	bcc.n	8010308 <CalcNextV10X+0x14c>
            {
                // Set TX Power to maximum
                getPhy.Attribute = PHY_MAX_TX_POWER;
 8010274:	2308      	movs	r3, #8
 8010276:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 801027a:	68fb      	ldr	r3, [r7, #12]
 801027c:	7cdb      	ldrb	r3, [r3, #19]
 801027e:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8010282:	4611      	mov	r1, r2
 8010284:	4618      	mov	r0, r3
 8010286:	f001 ffe1 	bl	801224c <RegionGetPhyParam>
 801028a:	4603      	mov	r3, r0
 801028c:	623b      	str	r3, [r7, #32]
                txPower = phyParam.Value;
 801028e:	6a3b      	ldr	r3, [r7, #32]
 8010290:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

                if( ( adrNext->AdrAckCounter % adrNext->AdrAckDelay ) == 1 )
 8010294:	68fb      	ldr	r3, [r7, #12]
 8010296:	689b      	ldr	r3, [r3, #8]
 8010298:	68fa      	ldr	r2, [r7, #12]
 801029a:	89d2      	ldrh	r2, [r2, #14]
 801029c:	fbb3 f1f2 	udiv	r1, r3, r2
 80102a0:	fb02 f201 	mul.w	r2, r2, r1
 80102a4:	1a9b      	subs	r3, r3, r2
 80102a6:	2b01      	cmp	r3, #1
 80102a8:	d12e      	bne.n	8010308 <CalcNextV10X+0x14c>
                {
                    // Decrease the datarate
                    getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 80102aa:	2322      	movs	r3, #34	; 0x22
 80102ac:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
                    getPhy.Datarate = datarate;
 80102b0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80102b4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
                    getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 80102b8:	68fb      	ldr	r3, [r7, #12]
 80102ba:	7c9b      	ldrb	r3, [r3, #18]
 80102bc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
                    phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 80102c0:	68fb      	ldr	r3, [r7, #12]
 80102c2:	7cdb      	ldrb	r3, [r3, #19]
 80102c4:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80102c8:	4611      	mov	r1, r2
 80102ca:	4618      	mov	r0, r3
 80102cc:	f001 ffbe 	bl	801224c <RegionGetPhyParam>
 80102d0:	4603      	mov	r3, r0
 80102d2:	623b      	str	r3, [r7, #32]
                    datarate = phyParam.Value;
 80102d4:	6a3b      	ldr	r3, [r7, #32]
 80102d6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

                    if( datarate == minTxDatarate )
 80102da:	f997 202e 	ldrsb.w	r2, [r7, #46]	; 0x2e
 80102de:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 80102e2:	429a      	cmp	r2, r3
 80102e4:	d110      	bne.n	8010308 <CalcNextV10X+0x14c>
                    {
                        // We must set adrAckReq to false as soon as we reach the lowest datarate
                        adrAckReq = false;
 80102e6:	2300      	movs	r3, #0
 80102e8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                        if( adrNext->UpdateChanMask == true )
 80102ec:	68fb      	ldr	r3, [r7, #12]
 80102ee:	791b      	ldrb	r3, [r3, #4]
 80102f0:	2b00      	cmp	r3, #0
 80102f2:	d009      	beq.n	8010308 <CalcNextV10X+0x14c>
                        {
                            InitDefaultsParams_t params;
                            params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 80102f4:	2302      	movs	r3, #2
 80102f6:	773b      	strb	r3, [r7, #28]
                            RegionInitDefaults( adrNext->Region, &params );
 80102f8:	68fb      	ldr	r3, [r7, #12]
 80102fa:	7cdb      	ldrb	r3, [r3, #19]
 80102fc:	f107 0214 	add.w	r2, r7, #20
 8010300:	4611      	mov	r1, r2
 8010302:	4618      	mov	r0, r3
 8010304:	f001 ffcc 	bl	80122a0 <RegionInitDefaults>
                }
            }
        }
    }

    *drOut = datarate;
 8010308:	68bb      	ldr	r3, [r7, #8]
 801030a:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 801030e:	701a      	strb	r2, [r3, #0]
    *txPowOut = txPower;
 8010310:	687b      	ldr	r3, [r7, #4]
 8010312:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8010316:	701a      	strb	r2, [r3, #0]
    return adrAckReq;
 8010318:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 801031c:	4618      	mov	r0, r3
 801031e:	3730      	adds	r7, #48	; 0x30
 8010320:	46bd      	mov	sp, r7
 8010322:	bd80      	pop	{r7, pc}

08010324 <LoRaMacAdrCalcNext>:
 * \param [OUT] adrAckCounter The calculated ADR acknowledgement counter.
 *
 * \retval Returns true, if an ADR request should be performed.
 */
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 8010324:	b580      	push	{r7, lr}
 8010326:	b084      	sub	sp, #16
 8010328:	af00      	add	r7, sp, #0
 801032a:	60f8      	str	r0, [r7, #12]
 801032c:	60b9      	str	r1, [r7, #8]
 801032e:	607a      	str	r2, [r7, #4]
 8010330:	603b      	str	r3, [r7, #0]
    if( adrNext->Version.Fields.Minor == 0 )
 8010332:	68fb      	ldr	r3, [r7, #12]
 8010334:	789b      	ldrb	r3, [r3, #2]
 8010336:	2b00      	cmp	r3, #0
 8010338:	d107      	bne.n	801034a <LoRaMacAdrCalcNext+0x26>
    {
        return CalcNextV10X( adrNext, drOut, txPowOut, adrAckCounter );
 801033a:	683b      	ldr	r3, [r7, #0]
 801033c:	687a      	ldr	r2, [r7, #4]
 801033e:	68b9      	ldr	r1, [r7, #8]
 8010340:	68f8      	ldr	r0, [r7, #12]
 8010342:	f7ff ff3b 	bl	80101bc <CalcNextV10X>
 8010346:	4603      	mov	r3, r0
 8010348:	e000      	b.n	801034c <LoRaMacAdrCalcNext+0x28>
    }
    return false;
 801034a:	2300      	movs	r3, #0
}
 801034c:	4618      	mov	r0, r3
 801034e:	3710      	adds	r7, #16
 8010350:	46bd      	mov	sp, r7
 8010352:	bd80      	pop	{r7, pc}

08010354 <LoRaMacClassBInit>:
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBInit( LoRaMacClassBParams_t *classBParams, LoRaMacClassBCallback_t *callbacks,
                        LoRaMacClassBNvmData_t* nvm )
{
 8010354:	b480      	push	{r7}
 8010356:	b085      	sub	sp, #20
 8010358:	af00      	add	r7, sp, #0
 801035a:	60f8      	str	r0, [r7, #12]
 801035c:	60b9      	str	r1, [r7, #8]
 801035e:	607a      	str	r2, [r7, #4]
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8010360:	bf00      	nop
 8010362:	3714      	adds	r7, #20
 8010364:	46bd      	mov	sp, r7
 8010366:	bc80      	pop	{r7}
 8010368:	4770      	bx	lr

0801036a <LoRaMacClassBSetBeaconState>:

void LoRaMacClassBSetBeaconState( BeaconState_t beaconState )
{
 801036a:	b480      	push	{r7}
 801036c:	b083      	sub	sp, #12
 801036e:	af00      	add	r7, sp, #0
 8010370:	4603      	mov	r3, r0
 8010372:	71fb      	strb	r3, [r7, #7]
        {
            Ctx.BeaconState = beaconState;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8010374:	bf00      	nop
 8010376:	370c      	adds	r7, #12
 8010378:	46bd      	mov	sp, r7
 801037a:	bc80      	pop	{r7}
 801037c:	4770      	bx	lr

0801037e <LoRaMacClassBSetPingSlotState>:

void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
 801037e:	b480      	push	{r7}
 8010380:	b083      	sub	sp, #12
 8010382:	af00      	add	r7, sp, #0
 8010384:	4603      	mov	r3, r0
 8010386:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8010388:	bf00      	nop
 801038a:	370c      	adds	r7, #12
 801038c:	46bd      	mov	sp, r7
 801038e:	bc80      	pop	{r7}
 8010390:	4770      	bx	lr

08010392 <LoRaMacClassBSetMulticastSlotState>:

void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
 8010392:	b480      	push	{r7}
 8010394:	b083      	sub	sp, #12
 8010396:	af00      	add	r7, sp, #0
 8010398:	4603      	mov	r3, r0
 801039a:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801039c:	bf00      	nop
 801039e:	370c      	adds	r7, #12
 80103a0:	46bd      	mov	sp, r7
 80103a2:	bc80      	pop	{r7}
 80103a4:	4770      	bx	lr

080103a6 <LoRaMacClassBIsAcquisitionInProgress>:

bool LoRaMacClassBIsAcquisitionInProgress( void )
{
 80103a6:	b480      	push	{r7}
 80103a8:	af00      	add	r7, sp, #0
        // searches for a beacon.
        return true;
    }
    return false;
#else
    return false;
 80103aa:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80103ac:	4618      	mov	r0, r3
 80103ae:	46bd      	mov	sp, r7
 80103b0:	bc80      	pop	{r7}
 80103b2:	4770      	bx	lr

080103b4 <LoRaMacClassBBeaconTimerEvent>:

void LoRaMacClassBBeaconTimerEvent( void* context )
{
 80103b4:	b480      	push	{r7}
 80103b6:	b083      	sub	sp, #12
 80103b8:	af00      	add	r7, sp, #0
 80103ba:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80103bc:	bf00      	nop
 80103be:	370c      	adds	r7, #12
 80103c0:	46bd      	mov	sp, r7
 80103c2:	bc80      	pop	{r7}
 80103c4:	4770      	bx	lr

080103c6 <LoRaMacClassBPingSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBPingSlotTimerEvent( void* context )
{
 80103c6:	b480      	push	{r7}
 80103c8:	b083      	sub	sp, #12
 80103ca:	af00      	add	r7, sp, #0
 80103cc:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80103ce:	bf00      	nop
 80103d0:	370c      	adds	r7, #12
 80103d2:	46bd      	mov	sp, r7
 80103d4:	bc80      	pop	{r7}
 80103d6:	4770      	bx	lr

080103d8 <LoRaMacClassBMulticastSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBMulticastSlotTimerEvent( void* context )
{
 80103d8:	b480      	push	{r7}
 80103da:	b083      	sub	sp, #12
 80103dc:	af00      	add	r7, sp, #0
 80103de:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80103e0:	bf00      	nop
 80103e2:	370c      	adds	r7, #12
 80103e4:	46bd      	mov	sp, r7
 80103e6:	bc80      	pop	{r7}
 80103e8:	4770      	bx	lr

080103ea <LoRaMacClassBRxBeacon>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

bool LoRaMacClassBRxBeacon( uint8_t *payload, uint16_t size )
{
 80103ea:	b480      	push	{r7}
 80103ec:	b083      	sub	sp, #12
 80103ee:	af00      	add	r7, sp, #0
 80103f0:	6078      	str	r0, [r7, #4]
 80103f2:	460b      	mov	r3, r1
 80103f4:	807b      	strh	r3, [r7, #2]
        // valid beacon has been received.
        beaconProcessed = true;
    }
    return beaconProcessed;
#else
    return false;
 80103f6:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80103f8:	4618      	mov	r0, r3
 80103fa:	370c      	adds	r7, #12
 80103fc:	46bd      	mov	sp, r7
 80103fe:	bc80      	pop	{r7}
 8010400:	4770      	bx	lr

08010402 <LoRaMacClassBIsBeaconExpected>:

bool LoRaMacClassBIsBeaconExpected( void )
{
 8010402:	b480      	push	{r7}
 8010404:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8010406:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8010408:	4618      	mov	r0, r3
 801040a:	46bd      	mov	sp, r7
 801040c:	bc80      	pop	{r7}
 801040e:	4770      	bx	lr

08010410 <LoRaMacClassBIsPingExpected>:

bool LoRaMacClassBIsPingExpected( void )
{
 8010410:	b480      	push	{r7}
 8010412:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8010414:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8010416:	4618      	mov	r0, r3
 8010418:	46bd      	mov	sp, r7
 801041a:	bc80      	pop	{r7}
 801041c:	4770      	bx	lr

0801041e <LoRaMacClassBIsMulticastExpected>:

bool LoRaMacClassBIsMulticastExpected( void )
{
 801041e:	b480      	push	{r7}
 8010420:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8010422:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8010424:	4618      	mov	r0, r3
 8010426:	46bd      	mov	sp, r7
 8010428:	bc80      	pop	{r7}
 801042a:	4770      	bx	lr

0801042c <LoRaMacClassBIsBeaconModeActive>:
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}

bool LoRaMacClassBIsBeaconModeActive( void )
{
 801042c:	b480      	push	{r7}
 801042e:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8010430:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8010432:	4618      	mov	r0, r3
 8010434:	46bd      	mov	sp, r7
 8010436:	bc80      	pop	{r7}
 8010438:	4770      	bx	lr

0801043a <LoRaMacClassBSetPingSlotInfo>:

void LoRaMacClassBSetPingSlotInfo( uint8_t periodicity )
{
 801043a:	b480      	push	{r7}
 801043c:	b083      	sub	sp, #12
 801043e:	af00      	add	r7, sp, #0
 8010440:	4603      	mov	r3, r0
 8010442:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    ClassBNvm->PingSlotCtx.PingNb = CalcPingNb( periodicity );
    ClassBNvm->PingSlotCtx.PingPeriod = CalcPingPeriod( ClassBNvm->PingSlotCtx.PingNb );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8010444:	bf00      	nop
 8010446:	370c      	adds	r7, #12
 8010448:	46bd      	mov	sp, r7
 801044a:	bc80      	pop	{r7}
 801044c:	4770      	bx	lr

0801044e <LoRaMacClassBHaltBeaconing>:

void LoRaMacClassBHaltBeaconing( void )
{
 801044e:	b480      	push	{r7}
 8010450:	af00      	add	r7, sp, #0

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8010452:	bf00      	nop
 8010454:	46bd      	mov	sp, r7
 8010456:	bc80      	pop	{r7}
 8010458:	4770      	bx	lr

0801045a <LoRaMacClassBResumeBeaconing>:

void LoRaMacClassBResumeBeaconing( void )
{
 801045a:	b480      	push	{r7}
 801045c:	af00      	add	r7, sp, #0
        }

        LoRaMacClassBBeaconTimerEvent( NULL );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801045e:	bf00      	nop
 8010460:	46bd      	mov	sp, r7
 8010462:	bc80      	pop	{r7}
 8010464:	4770      	bx	lr

08010466 <LoRaMacClassBSwitchClass>:

LoRaMacStatus_t LoRaMacClassBSwitchClass( DeviceClass_t nextClass )
{
 8010466:	b480      	push	{r7}
 8010468:	b083      	sub	sp, #12
 801046a:	af00      	add	r7, sp, #0
 801046c:	4603      	mov	r3, r0
 801046e:	71fb      	strb	r3, [r7, #7]

        return LORAMAC_STATUS_OK;
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8010470:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8010472:	4618      	mov	r0, r3
 8010474:	370c      	adds	r7, #12
 8010476:	46bd      	mov	sp, r7
 8010478:	bc80      	pop	{r7}
 801047a:	4770      	bx	lr

0801047c <LoRaMacClassBMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacClassBMibGetRequestConfirm( MibRequestConfirm_t *mibGet )
{
 801047c:	b480      	push	{r7}
 801047e:	b083      	sub	sp, #12
 8010480:	af00      	add	r7, sp, #0
 8010482:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8010484:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8010486:	4618      	mov	r0, r3
 8010488:	370c      	adds	r7, #12
 801048a:	46bd      	mov	sp, r7
 801048c:	bc80      	pop	{r7}
 801048e:	4770      	bx	lr

08010490 <LoRaMacMibClassBSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibClassBSetRequestConfirm( MibRequestConfirm_t *mibSet )
{
 8010490:	b480      	push	{r7}
 8010492:	b083      	sub	sp, #12
 8010494:	af00      	add	r7, sp, #0
 8010496:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8010498:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801049a:	4618      	mov	r0, r3
 801049c:	370c      	adds	r7, #12
 801049e:	46bd      	mov	sp, r7
 80104a0:	bc80      	pop	{r7}
 80104a2:	4770      	bx	lr

080104a4 <LoRaMacClassBPingSlotInfoAns>:

void LoRaMacClassBPingSlotInfoAns( void )
{
 80104a4:	b480      	push	{r7}
 80104a6:	af00      	add	r7, sp, #0
    {
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
        ClassBNvm->PingSlotCtx.Ctrl.Assigned = 1;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80104a8:	bf00      	nop
 80104aa:	46bd      	mov	sp, r7
 80104ac:	bc80      	pop	{r7}
 80104ae:	4770      	bx	lr

080104b0 <LoRaMacClassBPingSlotChannelReq>:

uint8_t LoRaMacClassBPingSlotChannelReq( uint8_t datarate, uint32_t frequency )
{
 80104b0:	b480      	push	{r7}
 80104b2:	b083      	sub	sp, #12
 80104b4:	af00      	add	r7, sp, #0
 80104b6:	4603      	mov	r3, r0
 80104b8:	6039      	str	r1, [r7, #0]
 80104ba:	71fb      	strb	r3, [r7, #7]
        ClassBNvm->PingSlotCtx.Datarate = datarate;
    }

    return status;
#else
    return 0;
 80104bc:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80104be:	4618      	mov	r0, r3
 80104c0:	370c      	adds	r7, #12
 80104c2:	46bd      	mov	sp, r7
 80104c4:	bc80      	pop	{r7}
 80104c6:	4770      	bx	lr

080104c8 <LoRaMacClassBBeaconTimingAns>:

void LoRaMacClassBBeaconTimingAns( uint16_t beaconTimingDelay, uint8_t beaconTimingChannel, TimerTime_t lastRxDone )
{
 80104c8:	b480      	push	{r7}
 80104ca:	b083      	sub	sp, #12
 80104cc:	af00      	add	r7, sp, #0
 80104ce:	4603      	mov	r3, r0
 80104d0:	603a      	str	r2, [r7, #0]
 80104d2:	80fb      	strh	r3, [r7, #6]
 80104d4:	460b      	mov	r3, r1
 80104d6:	717b      	strb	r3, [r7, #5]

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80104d8:	bf00      	nop
 80104da:	370c      	adds	r7, #12
 80104dc:	46bd      	mov	sp, r7
 80104de:	bc80      	pop	{r7}
 80104e0:	4770      	bx	lr

080104e2 <LoRaMacClassBDeviceTimeAns>:

void LoRaMacClassBDeviceTimeAns( void )
{
 80104e2:	b480      	push	{r7}
 80104e4:	af00      	add	r7, sp, #0
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80104e6:	bf00      	nop
 80104e8:	46bd      	mov	sp, r7
 80104ea:	bc80      	pop	{r7}
 80104ec:	4770      	bx	lr

080104ee <LoRaMacClassBBeaconFreqReq>:

bool LoRaMacClassBBeaconFreqReq( uint32_t frequency )
{
 80104ee:	b480      	push	{r7}
 80104f0:	b083      	sub	sp, #12
 80104f2:	af00      	add	r7, sp, #0
 80104f4:	6078      	str	r0, [r7, #4]
        ClassBNvm->BeaconCtx.Ctrl.CustomFreq = 0;
        return true;
    }
    return false;
#else
    return false;
 80104f6:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80104f8:	4618      	mov	r0, r3
 80104fa:	370c      	adds	r7, #12
 80104fc:	46bd      	mov	sp, r7
 80104fe:	bc80      	pop	{r7}
 8010500:	4770      	bx	lr

08010502 <LoRaMacClassBIsUplinkCollision>:

TimerTime_t LoRaMacClassBIsUplinkCollision( TimerTime_t txTimeOnAir )
{
 8010502:	b480      	push	{r7}
 8010504:	b083      	sub	sp, #12
 8010506:	af00      	add	r7, sp, #0
 8010508:	6078      	str	r0, [r7, #4]
    {// Next beacon will be sent during the next uplink.
        return CLASSB_BEACON_RESERVED;
    }
    return 0;
#else
    return 0;
 801050a:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801050c:	4618      	mov	r0, r3
 801050e:	370c      	adds	r7, #12
 8010510:	46bd      	mov	sp, r7
 8010512:	bc80      	pop	{r7}
 8010514:	4770      	bx	lr

08010516 <LoRaMacClassBStopRxSlots>:

void LoRaMacClassBStopRxSlots( void )
{
 8010516:	b480      	push	{r7}
 8010518:	af00      	add	r7, sp, #0
    CRITICAL_SECTION_BEGIN( );
    LoRaMacClassBEvents.Events.PingSlot = 0;
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
    CRITICAL_SECTION_END( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801051a:	bf00      	nop
 801051c:	46bd      	mov	sp, r7
 801051e:	bc80      	pop	{r7}
 8010520:	4770      	bx	lr

08010522 <LoRaMacClassBProcess>:
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}

void LoRaMacClassBProcess( void )
{
 8010522:	b480      	push	{r7}
 8010524:	af00      	add	r7, sp, #0
        {
            LoRaMacClassBProcessMulticastSlot( );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8010526:	bf00      	nop
 8010528:	46bd      	mov	sp, r7
 801052a:	bc80      	pop	{r7}
 801052c:	4770      	bx	lr

0801052e <IsSlotFree>:
 *
 * \param[IN]     slot           - Slot to check
 * \retval                       - Status of the operation
 */
static bool IsSlotFree( const MacCommand_t* slot )
{
 801052e:	b480      	push	{r7}
 8010530:	b085      	sub	sp, #20
 8010532:	af00      	add	r7, sp, #0
 8010534:	6078      	str	r0, [r7, #4]
    uint8_t* mem = ( uint8_t* )slot;
 8010536:	687b      	ldr	r3, [r7, #4]
 8010538:	60bb      	str	r3, [r7, #8]

    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 801053a:	2300      	movs	r3, #0
 801053c:	81fb      	strh	r3, [r7, #14]
 801053e:	e00a      	b.n	8010556 <IsSlotFree+0x28>
    {
        if( mem[size] != 0x00 )
 8010540:	89fb      	ldrh	r3, [r7, #14]
 8010542:	68ba      	ldr	r2, [r7, #8]
 8010544:	4413      	add	r3, r2
 8010546:	781b      	ldrb	r3, [r3, #0]
 8010548:	2b00      	cmp	r3, #0
 801054a:	d001      	beq.n	8010550 <IsSlotFree+0x22>
        {
            return false;
 801054c:	2300      	movs	r3, #0
 801054e:	e006      	b.n	801055e <IsSlotFree+0x30>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8010550:	89fb      	ldrh	r3, [r7, #14]
 8010552:	3301      	adds	r3, #1
 8010554:	81fb      	strh	r3, [r7, #14]
 8010556:	89fb      	ldrh	r3, [r7, #14]
 8010558:	2b0f      	cmp	r3, #15
 801055a:	d9f1      	bls.n	8010540 <IsSlotFree+0x12>
        }
    }
    return true;
 801055c:	2301      	movs	r3, #1
}
 801055e:	4618      	mov	r0, r3
 8010560:	3714      	adds	r7, #20
 8010562:	46bd      	mov	sp, r7
 8010564:	bc80      	pop	{r7}
 8010566:	4770      	bx	lr

08010568 <MallocNewMacCommandSlot>:
 * \brief Allocates a new MAC command memory slot
 *
 * \retval                       - Pointer to slot
 */
static MacCommand_t* MallocNewMacCommandSlot( void )
{
 8010568:	b580      	push	{r7, lr}
 801056a:	b082      	sub	sp, #8
 801056c:	af00      	add	r7, sp, #0
    uint8_t itr = 0;
 801056e:	2300      	movs	r3, #0
 8010570:	71fb      	strb	r3, [r7, #7]

    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 8010572:	e007      	b.n	8010584 <MallocNewMacCommandSlot+0x1c>
    {
        itr++;
 8010574:	79fb      	ldrb	r3, [r7, #7]
 8010576:	3301      	adds	r3, #1
 8010578:	71fb      	strb	r3, [r7, #7]
        if( itr == NUM_OF_MAC_COMMANDS )
 801057a:	79fb      	ldrb	r3, [r7, #7]
 801057c:	2b0f      	cmp	r3, #15
 801057e:	d101      	bne.n	8010584 <MallocNewMacCommandSlot+0x1c>
        {
            return NULL;
 8010580:	2300      	movs	r3, #0
 8010582:	e012      	b.n	80105aa <MallocNewMacCommandSlot+0x42>
    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 8010584:	79fb      	ldrb	r3, [r7, #7]
 8010586:	011b      	lsls	r3, r3, #4
 8010588:	3308      	adds	r3, #8
 801058a:	4a0a      	ldr	r2, [pc, #40]	; (80105b4 <MallocNewMacCommandSlot+0x4c>)
 801058c:	4413      	add	r3, r2
 801058e:	4618      	mov	r0, r3
 8010590:	f7ff ffcd 	bl	801052e <IsSlotFree>
 8010594:	4603      	mov	r3, r0
 8010596:	f083 0301 	eor.w	r3, r3, #1
 801059a:	b2db      	uxtb	r3, r3
 801059c:	2b00      	cmp	r3, #0
 801059e:	d1e9      	bne.n	8010574 <MallocNewMacCommandSlot+0xc>
        }
    }

    return &CommandsCtx.MacCommandSlots[itr];
 80105a0:	79fb      	ldrb	r3, [r7, #7]
 80105a2:	011b      	lsls	r3, r3, #4
 80105a4:	3308      	adds	r3, #8
 80105a6:	4a03      	ldr	r2, [pc, #12]	; (80105b4 <MallocNewMacCommandSlot+0x4c>)
 80105a8:	4413      	add	r3, r2
}
 80105aa:	4618      	mov	r0, r3
 80105ac:	3708      	adds	r7, #8
 80105ae:	46bd      	mov	sp, r7
 80105b0:	bd80      	pop	{r7, pc}
 80105b2:	bf00      	nop
 80105b4:	20000aa8 	.word	0x20000aa8

080105b8 <FreeMacCommandSlot>:
 * \param[IN]     slot           - Slot to free
 *
 * \retval                       - Status of the operation
 */
static bool FreeMacCommandSlot( MacCommand_t* slot )
{
 80105b8:	b580      	push	{r7, lr}
 80105ba:	b082      	sub	sp, #8
 80105bc:	af00      	add	r7, sp, #0
 80105be:	6078      	str	r0, [r7, #4]
    if( slot == NULL )
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	2b00      	cmp	r3, #0
 80105c4:	d101      	bne.n	80105ca <FreeMacCommandSlot+0x12>
    {
        return false;
 80105c6:	2300      	movs	r3, #0
 80105c8:	e005      	b.n	80105d6 <FreeMacCommandSlot+0x1e>
    }

    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 80105ca:	2210      	movs	r2, #16
 80105cc:	2100      	movs	r1, #0
 80105ce:	6878      	ldr	r0, [r7, #4]
 80105d0:	f004 f93e 	bl	8014850 <memset1>

    return true;
 80105d4:	2301      	movs	r3, #1
}
 80105d6:	4618      	mov	r0, r3
 80105d8:	3708      	adds	r7, #8
 80105da:	46bd      	mov	sp, r7
 80105dc:	bd80      	pop	{r7, pc}

080105de <LinkedListInit>:
 *
 * \param[IN]     list           - List that shall be initialized
 * \retval                       - Status of the operation
 */
static bool LinkedListInit( MacCommandsList_t* list )
{
 80105de:	b480      	push	{r7}
 80105e0:	b083      	sub	sp, #12
 80105e2:	af00      	add	r7, sp, #0
 80105e4:	6078      	str	r0, [r7, #4]
    if( list == NULL )
 80105e6:	687b      	ldr	r3, [r7, #4]
 80105e8:	2b00      	cmp	r3, #0
 80105ea:	d101      	bne.n	80105f0 <LinkedListInit+0x12>
    {
        return false;
 80105ec:	2300      	movs	r3, #0
 80105ee:	e006      	b.n	80105fe <LinkedListInit+0x20>
    }

    list->First = NULL;
 80105f0:	687b      	ldr	r3, [r7, #4]
 80105f2:	2200      	movs	r2, #0
 80105f4:	601a      	str	r2, [r3, #0]
    list->Last = NULL;
 80105f6:	687b      	ldr	r3, [r7, #4]
 80105f8:	2200      	movs	r2, #0
 80105fa:	605a      	str	r2, [r3, #4]

    return true;
 80105fc:	2301      	movs	r3, #1
}
 80105fe:	4618      	mov	r0, r3
 8010600:	370c      	adds	r7, #12
 8010602:	46bd      	mov	sp, r7
 8010604:	bc80      	pop	{r7}
 8010606:	4770      	bx	lr

08010608 <LinkedListAdd>:
 * \param[IN]     list           - List where the element shall be added.
 * \param[IN]     element        - Element to add
 * \retval                       - Status of the operation
 */
static bool LinkedListAdd( MacCommandsList_t* list, MacCommand_t* element )
{
 8010608:	b480      	push	{r7}
 801060a:	b083      	sub	sp, #12
 801060c:	af00      	add	r7, sp, #0
 801060e:	6078      	str	r0, [r7, #4]
 8010610:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8010612:	687b      	ldr	r3, [r7, #4]
 8010614:	2b00      	cmp	r3, #0
 8010616:	d002      	beq.n	801061e <LinkedListAdd+0x16>
 8010618:	683b      	ldr	r3, [r7, #0]
 801061a:	2b00      	cmp	r3, #0
 801061c:	d101      	bne.n	8010622 <LinkedListAdd+0x1a>
    {
        return false;
 801061e:	2300      	movs	r3, #0
 8010620:	e015      	b.n	801064e <LinkedListAdd+0x46>
    }

    // Check if this is the first entry to enter the list.
    if( list->First == NULL )
 8010622:	687b      	ldr	r3, [r7, #4]
 8010624:	681b      	ldr	r3, [r3, #0]
 8010626:	2b00      	cmp	r3, #0
 8010628:	d102      	bne.n	8010630 <LinkedListAdd+0x28>
    {
        list->First = element;
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	683a      	ldr	r2, [r7, #0]
 801062e:	601a      	str	r2, [r3, #0]
    }

    // Check if the last entry exists and update its next point.
    if( list->Last )
 8010630:	687b      	ldr	r3, [r7, #4]
 8010632:	685b      	ldr	r3, [r3, #4]
 8010634:	2b00      	cmp	r3, #0
 8010636:	d003      	beq.n	8010640 <LinkedListAdd+0x38>
    {
        list->Last->Next = element;
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	685b      	ldr	r3, [r3, #4]
 801063c:	683a      	ldr	r2, [r7, #0]
 801063e:	601a      	str	r2, [r3, #0]
    }

    // Update the next point of this entry.
    element->Next = NULL;
 8010640:	683b      	ldr	r3, [r7, #0]
 8010642:	2200      	movs	r2, #0
 8010644:	601a      	str	r2, [r3, #0]

    // Update the last entry of the list.
    list->Last = element;
 8010646:	687b      	ldr	r3, [r7, #4]
 8010648:	683a      	ldr	r2, [r7, #0]
 801064a:	605a      	str	r2, [r3, #4]

    return true;
 801064c:	2301      	movs	r3, #1
}
 801064e:	4618      	mov	r0, r3
 8010650:	370c      	adds	r7, #12
 8010652:	46bd      	mov	sp, r7
 8010654:	bc80      	pop	{r7}
 8010656:	4770      	bx	lr

08010658 <LinkedListGetPrevious>:
 * \param[IN]     list           - List
 * \param[IN]     element        - Element where the previous element shall be searched
 * \retval                       - Status of the operation
 */
static MacCommand_t* LinkedListGetPrevious( MacCommandsList_t* list, MacCommand_t* element )
{
 8010658:	b480      	push	{r7}
 801065a:	b085      	sub	sp, #20
 801065c:	af00      	add	r7, sp, #0
 801065e:	6078      	str	r0, [r7, #4]
 8010660:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	2b00      	cmp	r3, #0
 8010666:	d002      	beq.n	801066e <LinkedListGetPrevious+0x16>
 8010668:	683b      	ldr	r3, [r7, #0]
 801066a:	2b00      	cmp	r3, #0
 801066c:	d101      	bne.n	8010672 <LinkedListGetPrevious+0x1a>
    {
        return NULL;
 801066e:	2300      	movs	r3, #0
 8010670:	e016      	b.n	80106a0 <LinkedListGetPrevious+0x48>
    }

    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = list->First;
 8010672:	687b      	ldr	r3, [r7, #4]
 8010674:	681b      	ldr	r3, [r3, #0]
 8010676:	60fb      	str	r3, [r7, #12]

    // When current element is the first of the list, there's no previous element so we can return NULL immediately.
    if( element != curElement )
 8010678:	683a      	ldr	r2, [r7, #0]
 801067a:	68fb      	ldr	r3, [r7, #12]
 801067c:	429a      	cmp	r2, r3
 801067e:	d00c      	beq.n	801069a <LinkedListGetPrevious+0x42>
    {
        // Loop through all elements until the end is reached or the next of current is the current element.
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8010680:	e002      	b.n	8010688 <LinkedListGetPrevious+0x30>
        {
            curElement = curElement->Next;
 8010682:	68fb      	ldr	r3, [r7, #12]
 8010684:	681b      	ldr	r3, [r3, #0]
 8010686:	60fb      	str	r3, [r7, #12]
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8010688:	68fb      	ldr	r3, [r7, #12]
 801068a:	2b00      	cmp	r3, #0
 801068c:	d007      	beq.n	801069e <LinkedListGetPrevious+0x46>
 801068e:	68fb      	ldr	r3, [r7, #12]
 8010690:	681b      	ldr	r3, [r3, #0]
 8010692:	683a      	ldr	r2, [r7, #0]
 8010694:	429a      	cmp	r2, r3
 8010696:	d1f4      	bne.n	8010682 <LinkedListGetPrevious+0x2a>
 8010698:	e001      	b.n	801069e <LinkedListGetPrevious+0x46>
        }
    }
    else
    {
        curElement = NULL;
 801069a:	2300      	movs	r3, #0
 801069c:	60fb      	str	r3, [r7, #12]
    }

    return curElement;
 801069e:	68fb      	ldr	r3, [r7, #12]
}
 80106a0:	4618      	mov	r0, r3
 80106a2:	3714      	adds	r7, #20
 80106a4:	46bd      	mov	sp, r7
 80106a6:	bc80      	pop	{r7}
 80106a8:	4770      	bx	lr

080106aa <LinkedListRemove>:
 * \param[IN]     list           - List where the element shall be removed from.
 * \param[IN]     element        - Element to remove
 * \retval                       - Status of the operation
 */
static bool LinkedListRemove( MacCommandsList_t* list, MacCommand_t* element )
{
 80106aa:	b580      	push	{r7, lr}
 80106ac:	b084      	sub	sp, #16
 80106ae:	af00      	add	r7, sp, #0
 80106b0:	6078      	str	r0, [r7, #4]
 80106b2:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	2b00      	cmp	r3, #0
 80106b8:	d002      	beq.n	80106c0 <LinkedListRemove+0x16>
 80106ba:	683b      	ldr	r3, [r7, #0]
 80106bc:	2b00      	cmp	r3, #0
 80106be:	d101      	bne.n	80106c4 <LinkedListRemove+0x1a>
    {
        return false;
 80106c0:	2300      	movs	r3, #0
 80106c2:	e020      	b.n	8010706 <LinkedListRemove+0x5c>
    }

    MacCommand_t* PrevElement = LinkedListGetPrevious( list, element );
 80106c4:	6839      	ldr	r1, [r7, #0]
 80106c6:	6878      	ldr	r0, [r7, #4]
 80106c8:	f7ff ffc6 	bl	8010658 <LinkedListGetPrevious>
 80106cc:	60f8      	str	r0, [r7, #12]

    if( list->First == element )
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	681b      	ldr	r3, [r3, #0]
 80106d2:	683a      	ldr	r2, [r7, #0]
 80106d4:	429a      	cmp	r2, r3
 80106d6:	d103      	bne.n	80106e0 <LinkedListRemove+0x36>
    {
        list->First = element->Next;
 80106d8:	683b      	ldr	r3, [r7, #0]
 80106da:	681a      	ldr	r2, [r3, #0]
 80106dc:	687b      	ldr	r3, [r7, #4]
 80106de:	601a      	str	r2, [r3, #0]
    }

    if( list->Last == element )
 80106e0:	687b      	ldr	r3, [r7, #4]
 80106e2:	685b      	ldr	r3, [r3, #4]
 80106e4:	683a      	ldr	r2, [r7, #0]
 80106e6:	429a      	cmp	r2, r3
 80106e8:	d102      	bne.n	80106f0 <LinkedListRemove+0x46>
    {
        list->Last = PrevElement;
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	68fa      	ldr	r2, [r7, #12]
 80106ee:	605a      	str	r2, [r3, #4]
    }

    if( PrevElement != NULL )
 80106f0:	68fb      	ldr	r3, [r7, #12]
 80106f2:	2b00      	cmp	r3, #0
 80106f4:	d003      	beq.n	80106fe <LinkedListRemove+0x54>
    {
        PrevElement->Next = element->Next;
 80106f6:	683b      	ldr	r3, [r7, #0]
 80106f8:	681a      	ldr	r2, [r3, #0]
 80106fa:	68fb      	ldr	r3, [r7, #12]
 80106fc:	601a      	str	r2, [r3, #0]
    }

    element->Next = NULL;
 80106fe:	683b      	ldr	r3, [r7, #0]
 8010700:	2200      	movs	r2, #0
 8010702:	601a      	str	r2, [r3, #0]

    return true;
 8010704:	2301      	movs	r3, #1
}
 8010706:	4618      	mov	r0, r3
 8010708:	3710      	adds	r7, #16
 801070a:	46bd      	mov	sp, r7
 801070c:	bd80      	pop	{r7, pc}

0801070e <IsSticky>:
 * \param[IN]   cid                - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsSticky( uint8_t cid )
{
 801070e:	b480      	push	{r7}
 8010710:	b083      	sub	sp, #12
 8010712:	af00      	add	r7, sp, #0
 8010714:	4603      	mov	r3, r0
 8010716:	71fb      	strb	r3, [r7, #7]
    switch( cid )
 8010718:	79fb      	ldrb	r3, [r7, #7]
 801071a:	2b05      	cmp	r3, #5
 801071c:	d004      	beq.n	8010728 <IsSticky+0x1a>
 801071e:	2b05      	cmp	r3, #5
 8010720:	db04      	blt.n	801072c <IsSticky+0x1e>
 8010722:	3b08      	subs	r3, #8
 8010724:	2b02      	cmp	r3, #2
 8010726:	d801      	bhi.n	801072c <IsSticky+0x1e>
    {
        case MOTE_MAC_DL_CHANNEL_ANS:
        case MOTE_MAC_RX_PARAM_SETUP_ANS:
        case MOTE_MAC_RX_TIMING_SETUP_ANS:
        case MOTE_MAC_TX_PARAM_SETUP_ANS:
            return true;
 8010728:	2301      	movs	r3, #1
 801072a:	e000      	b.n	801072e <IsSticky+0x20>
        default:
            return false;
 801072c:	2300      	movs	r3, #0
    }
}
 801072e:	4618      	mov	r0, r3
 8010730:	370c      	adds	r7, #12
 8010732:	46bd      	mov	sp, r7
 8010734:	bc80      	pop	{r7}
 8010736:	4770      	bx	lr

08010738 <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( void )
{
 8010738:	b580      	push	{r7, lr}
 801073a:	af00      	add	r7, sp, #0
    // Initialize with default
    memset1( ( uint8_t* )&CommandsCtx, 0, sizeof( CommandsCtx ) );
 801073c:	22fc      	movs	r2, #252	; 0xfc
 801073e:	2100      	movs	r1, #0
 8010740:	4804      	ldr	r0, [pc, #16]	; (8010754 <LoRaMacCommandsInit+0x1c>)
 8010742:	f004 f885 	bl	8014850 <memset1>

    LinkedListInit( &CommandsCtx.MacCommandList );
 8010746:	4803      	ldr	r0, [pc, #12]	; (8010754 <LoRaMacCommandsInit+0x1c>)
 8010748:	f7ff ff49 	bl	80105de <LinkedListInit>

    return LORAMAC_COMMANDS_SUCCESS;
 801074c:	2300      	movs	r3, #0
}
 801074e:	4618      	mov	r0, r3
 8010750:	bd80      	pop	{r7, pc}
 8010752:	bf00      	nop
 8010754:	20000aa8 	.word	0x20000aa8

08010758 <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 8010758:	b580      	push	{r7, lr}
 801075a:	b086      	sub	sp, #24
 801075c:	af00      	add	r7, sp, #0
 801075e:	4603      	mov	r3, r0
 8010760:	60b9      	str	r1, [r7, #8]
 8010762:	607a      	str	r2, [r7, #4]
 8010764:	73fb      	strb	r3, [r7, #15]
    if( payload == NULL )
 8010766:	68bb      	ldr	r3, [r7, #8]
 8010768:	2b00      	cmp	r3, #0
 801076a:	d101      	bne.n	8010770 <LoRaMacCommandsAddCmd+0x18>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 801076c:	2301      	movs	r3, #1
 801076e:	e033      	b.n	80107d8 <LoRaMacCommandsAddCmd+0x80>
    }
    MacCommand_t* newCmd;

    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );
 8010770:	f7ff fefa 	bl	8010568 <MallocNewMacCommandSlot>
 8010774:	6178      	str	r0, [r7, #20]

    if( newCmd == NULL )
 8010776:	697b      	ldr	r3, [r7, #20]
 8010778:	2b00      	cmp	r3, #0
 801077a:	d101      	bne.n	8010780 <LoRaMacCommandsAddCmd+0x28>
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 801077c:	2302      	movs	r3, #2
 801077e:	e02b      	b.n	80107d8 <LoRaMacCommandsAddCmd+0x80>
    }

    // Add it to the list of Mac commands
    if( LinkedListAdd( &CommandsCtx.MacCommandList, newCmd ) == false )
 8010780:	6979      	ldr	r1, [r7, #20]
 8010782:	4817      	ldr	r0, [pc, #92]	; (80107e0 <LoRaMacCommandsAddCmd+0x88>)
 8010784:	f7ff ff40 	bl	8010608 <LinkedListAdd>
 8010788:	4603      	mov	r3, r0
 801078a:	f083 0301 	eor.w	r3, r3, #1
 801078e:	b2db      	uxtb	r3, r3
 8010790:	2b00      	cmp	r3, #0
 8010792:	d001      	beq.n	8010798 <LoRaMacCommandsAddCmd+0x40>
    {
        return LORAMAC_COMMANDS_ERROR;
 8010794:	2305      	movs	r3, #5
 8010796:	e01f      	b.n	80107d8 <LoRaMacCommandsAddCmd+0x80>
    }

    // Set Values
    newCmd->CID = cid;
 8010798:	697b      	ldr	r3, [r7, #20]
 801079a:	7bfa      	ldrb	r2, [r7, #15]
 801079c:	711a      	strb	r2, [r3, #4]
    newCmd->PayloadSize = payloadSize;
 801079e:	697b      	ldr	r3, [r7, #20]
 80107a0:	687a      	ldr	r2, [r7, #4]
 80107a2:	609a      	str	r2, [r3, #8]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 80107a4:	697b      	ldr	r3, [r7, #20]
 80107a6:	3305      	adds	r3, #5
 80107a8:	687a      	ldr	r2, [r7, #4]
 80107aa:	b292      	uxth	r2, r2
 80107ac:	68b9      	ldr	r1, [r7, #8]
 80107ae:	4618      	mov	r0, r3
 80107b0:	f004 f813 	bl	80147da <memcpy1>
    newCmd->IsSticky = IsSticky( cid );
 80107b4:	7bfb      	ldrb	r3, [r7, #15]
 80107b6:	4618      	mov	r0, r3
 80107b8:	f7ff ffa9 	bl	801070e <IsSticky>
 80107bc:	4603      	mov	r3, r0
 80107be:	461a      	mov	r2, r3
 80107c0:	697b      	ldr	r3, [r7, #20]
 80107c2:	731a      	strb	r2, [r3, #12]

    CommandsCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 80107c4:	4b06      	ldr	r3, [pc, #24]	; (80107e0 <LoRaMacCommandsAddCmd+0x88>)
 80107c6:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	4413      	add	r3, r2
 80107ce:	3301      	adds	r3, #1
 80107d0:	4a03      	ldr	r2, [pc, #12]	; (80107e0 <LoRaMacCommandsAddCmd+0x88>)
 80107d2:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8

    return LORAMAC_COMMANDS_SUCCESS;
 80107d6:	2300      	movs	r3, #0
}
 80107d8:	4618      	mov	r0, r3
 80107da:	3718      	adds	r7, #24
 80107dc:	46bd      	mov	sp, r7
 80107de:	bd80      	pop	{r7, pc}
 80107e0:	20000aa8 	.word	0x20000aa8

080107e4 <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 80107e4:	b580      	push	{r7, lr}
 80107e6:	b082      	sub	sp, #8
 80107e8:	af00      	add	r7, sp, #0
 80107ea:	6078      	str	r0, [r7, #4]
    if( macCmd == NULL )
 80107ec:	687b      	ldr	r3, [r7, #4]
 80107ee:	2b00      	cmp	r3, #0
 80107f0:	d101      	bne.n	80107f6 <LoRaMacCommandsRemoveCmd+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80107f2:	2301      	movs	r3, #1
 80107f4:	e021      	b.n	801083a <LoRaMacCommandsRemoveCmd+0x56>
    }

    // Remove the Mac command element from MacCommandList
    if( LinkedListRemove( &CommandsCtx.MacCommandList, macCmd ) == false )
 80107f6:	6879      	ldr	r1, [r7, #4]
 80107f8:	4812      	ldr	r0, [pc, #72]	; (8010844 <LoRaMacCommandsRemoveCmd+0x60>)
 80107fa:	f7ff ff56 	bl	80106aa <LinkedListRemove>
 80107fe:	4603      	mov	r3, r0
 8010800:	f083 0301 	eor.w	r3, r3, #1
 8010804:	b2db      	uxtb	r3, r3
 8010806:	2b00      	cmp	r3, #0
 8010808:	d001      	beq.n	801080e <LoRaMacCommandsRemoveCmd+0x2a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 801080a:	2303      	movs	r3, #3
 801080c:	e015      	b.n	801083a <LoRaMacCommandsRemoveCmd+0x56>
    }

    CommandsCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 801080e:	4b0d      	ldr	r3, [pc, #52]	; (8010844 <LoRaMacCommandsRemoveCmd+0x60>)
 8010810:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	689b      	ldr	r3, [r3, #8]
 8010818:	1ad3      	subs	r3, r2, r3
 801081a:	3b01      	subs	r3, #1
 801081c:	4a09      	ldr	r2, [pc, #36]	; (8010844 <LoRaMacCommandsRemoveCmd+0x60>)
 801081e:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8

    // Free the MacCommand Slot
    if( FreeMacCommandSlot( macCmd ) == false )
 8010822:	6878      	ldr	r0, [r7, #4]
 8010824:	f7ff fec8 	bl	80105b8 <FreeMacCommandSlot>
 8010828:	4603      	mov	r3, r0
 801082a:	f083 0301 	eor.w	r3, r3, #1
 801082e:	b2db      	uxtb	r3, r3
 8010830:	2b00      	cmp	r3, #0
 8010832:	d001      	beq.n	8010838 <LoRaMacCommandsRemoveCmd+0x54>
    {
        return LORAMAC_COMMANDS_ERROR;
 8010834:	2305      	movs	r3, #5
 8010836:	e000      	b.n	801083a <LoRaMacCommandsRemoveCmd+0x56>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8010838:	2300      	movs	r3, #0
}
 801083a:	4618      	mov	r0, r3
 801083c:	3708      	adds	r7, #8
 801083e:	46bd      	mov	sp, r7
 8010840:	bd80      	pop	{r7, pc}
 8010842:	bf00      	nop
 8010844:	20000aa8 	.word	0x20000aa8

08010848 <LoRaMacCommandsRemoveNoneStickyCmds>:
    }
    return LORAMAC_COMMANDS_SUCCESS;
}

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 8010848:	b580      	push	{r7, lr}
 801084a:	b082      	sub	sp, #8
 801084c:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 801084e:	4b0f      	ldr	r3, [pc, #60]	; (801088c <LoRaMacCommandsRemoveNoneStickyCmds+0x44>)
 8010850:	681b      	ldr	r3, [r3, #0]
 8010852:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8010854:	e012      	b.n	801087c <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
    {
        if( curElement->IsSticky == false )
 8010856:	687b      	ldr	r3, [r7, #4]
 8010858:	7b1b      	ldrb	r3, [r3, #12]
 801085a:	f083 0301 	eor.w	r3, r3, #1
 801085e:	b2db      	uxtb	r3, r3
 8010860:	2b00      	cmp	r3, #0
 8010862:	d008      	beq.n	8010876 <LoRaMacCommandsRemoveNoneStickyCmds+0x2e>
        {
            nexElement = curElement->Next;
 8010864:	687b      	ldr	r3, [r7, #4]
 8010866:	681b      	ldr	r3, [r3, #0]
 8010868:	603b      	str	r3, [r7, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 801086a:	6878      	ldr	r0, [r7, #4]
 801086c:	f7ff ffba 	bl	80107e4 <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 8010870:	683b      	ldr	r3, [r7, #0]
 8010872:	607b      	str	r3, [r7, #4]
 8010874:	e002      	b.n	801087c <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
        }
        else
        {
            curElement = curElement->Next;
 8010876:	687b      	ldr	r3, [r7, #4]
 8010878:	681b      	ldr	r3, [r3, #0]
 801087a:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 801087c:	687b      	ldr	r3, [r7, #4]
 801087e:	2b00      	cmp	r3, #0
 8010880:	d1e9      	bne.n	8010856 <LoRaMacCommandsRemoveNoneStickyCmds+0xe>
        }
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8010882:	2300      	movs	r3, #0
}
 8010884:	4618      	mov	r0, r3
 8010886:	3708      	adds	r7, #8
 8010888:	46bd      	mov	sp, r7
 801088a:	bd80      	pop	{r7, pc}
 801088c:	20000aa8 	.word	0x20000aa8

08010890 <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 8010890:	b580      	push	{r7, lr}
 8010892:	b082      	sub	sp, #8
 8010894:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 8010896:	4b0e      	ldr	r3, [pc, #56]	; (80108d0 <LoRaMacCommandsRemoveStickyAnsCmds+0x40>)
 8010898:	681b      	ldr	r3, [r3, #0]
 801089a:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 801089c:	e00f      	b.n	80108be <LoRaMacCommandsRemoveStickyAnsCmds+0x2e>
    {
        nexElement = curElement->Next;
 801089e:	687b      	ldr	r3, [r7, #4]
 80108a0:	681b      	ldr	r3, [r3, #0]
 80108a2:	603b      	str	r3, [r7, #0]
        if( IsSticky( curElement->CID ) == true )
 80108a4:	687b      	ldr	r3, [r7, #4]
 80108a6:	791b      	ldrb	r3, [r3, #4]
 80108a8:	4618      	mov	r0, r3
 80108aa:	f7ff ff30 	bl	801070e <IsSticky>
 80108ae:	4603      	mov	r3, r0
 80108b0:	2b00      	cmp	r3, #0
 80108b2:	d002      	beq.n	80108ba <LoRaMacCommandsRemoveStickyAnsCmds+0x2a>
        {
            LoRaMacCommandsRemoveCmd( curElement );
 80108b4:	6878      	ldr	r0, [r7, #4]
 80108b6:	f7ff ff95 	bl	80107e4 <LoRaMacCommandsRemoveCmd>
        }
        curElement = nexElement;
 80108ba:	683b      	ldr	r3, [r7, #0]
 80108bc:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	2b00      	cmp	r3, #0
 80108c2:	d1ec      	bne.n	801089e <LoRaMacCommandsRemoveStickyAnsCmds+0xe>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 80108c4:	2300      	movs	r3, #0
}
 80108c6:	4618      	mov	r0, r3
 80108c8:	3708      	adds	r7, #8
 80108ca:	46bd      	mov	sp, r7
 80108cc:	bd80      	pop	{r7, pc}
 80108ce:	bf00      	nop
 80108d0:	20000aa8 	.word	0x20000aa8

080108d4 <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
 80108d4:	b480      	push	{r7}
 80108d6:	b083      	sub	sp, #12
 80108d8:	af00      	add	r7, sp, #0
 80108da:	6078      	str	r0, [r7, #4]
    if( size == NULL )
 80108dc:	687b      	ldr	r3, [r7, #4]
 80108de:	2b00      	cmp	r3, #0
 80108e0:	d101      	bne.n	80108e6 <LoRaMacCommandsGetSizeSerializedCmds+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80108e2:	2301      	movs	r3, #1
 80108e4:	e005      	b.n	80108f2 <LoRaMacCommandsGetSizeSerializedCmds+0x1e>
    }
    *size = CommandsCtx.SerializedCmdsSize;
 80108e6:	4b05      	ldr	r3, [pc, #20]	; (80108fc <LoRaMacCommandsGetSizeSerializedCmds+0x28>)
 80108e8:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 80108ec:	687b      	ldr	r3, [r7, #4]
 80108ee:	601a      	str	r2, [r3, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 80108f0:	2300      	movs	r3, #0
}
 80108f2:	4618      	mov	r0, r3
 80108f4:	370c      	adds	r7, #12
 80108f6:	46bd      	mov	sp, r7
 80108f8:	bc80      	pop	{r7}
 80108fa:	4770      	bx	lr
 80108fc:	20000aa8 	.word	0x20000aa8

08010900 <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 8010900:	b580      	push	{r7, lr}
 8010902:	b088      	sub	sp, #32
 8010904:	af00      	add	r7, sp, #0
 8010906:	60f8      	str	r0, [r7, #12]
 8010908:	60b9      	str	r1, [r7, #8]
 801090a:	607a      	str	r2, [r7, #4]
    MacCommand_t* curElement = CommandsCtx.MacCommandList.First;
 801090c:	4b25      	ldr	r3, [pc, #148]	; (80109a4 <LoRaMacCommandsSerializeCmds+0xa4>)
 801090e:	681b      	ldr	r3, [r3, #0]
 8010910:	61fb      	str	r3, [r7, #28]
    MacCommand_t* nextElement;
    uint8_t itr = 0;
 8010912:	2300      	movs	r3, #0
 8010914:	76fb      	strb	r3, [r7, #27]

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 8010916:	687b      	ldr	r3, [r7, #4]
 8010918:	2b00      	cmp	r3, #0
 801091a:	d002      	beq.n	8010922 <LoRaMacCommandsSerializeCmds+0x22>
 801091c:	68bb      	ldr	r3, [r7, #8]
 801091e:	2b00      	cmp	r3, #0
 8010920:	d126      	bne.n	8010970 <LoRaMacCommandsSerializeCmds+0x70>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8010922:	2301      	movs	r3, #1
 8010924:	e039      	b.n	801099a <LoRaMacCommandsSerializeCmds+0x9a>

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 8010926:	7efb      	ldrb	r3, [r7, #27]
 8010928:	68fa      	ldr	r2, [r7, #12]
 801092a:	1ad2      	subs	r2, r2, r3
 801092c:	69fb      	ldr	r3, [r7, #28]
 801092e:	689b      	ldr	r3, [r3, #8]
 8010930:	3301      	adds	r3, #1
 8010932:	429a      	cmp	r2, r3
 8010934:	d320      	bcc.n	8010978 <LoRaMacCommandsSerializeCmds+0x78>
        {
            buffer[itr++] = curElement->CID;
 8010936:	7efb      	ldrb	r3, [r7, #27]
 8010938:	1c5a      	adds	r2, r3, #1
 801093a:	76fa      	strb	r2, [r7, #27]
 801093c:	461a      	mov	r2, r3
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	4413      	add	r3, r2
 8010942:	69fa      	ldr	r2, [r7, #28]
 8010944:	7912      	ldrb	r2, [r2, #4]
 8010946:	701a      	strb	r2, [r3, #0]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 8010948:	7efb      	ldrb	r3, [r7, #27]
 801094a:	687a      	ldr	r2, [r7, #4]
 801094c:	18d0      	adds	r0, r2, r3
 801094e:	69fb      	ldr	r3, [r7, #28]
 8010950:	1d59      	adds	r1, r3, #5
 8010952:	69fb      	ldr	r3, [r7, #28]
 8010954:	689b      	ldr	r3, [r3, #8]
 8010956:	b29b      	uxth	r3, r3
 8010958:	461a      	mov	r2, r3
 801095a:	f003 ff3e 	bl	80147da <memcpy1>
            itr += curElement->PayloadSize;
 801095e:	69fb      	ldr	r3, [r7, #28]
 8010960:	689b      	ldr	r3, [r3, #8]
 8010962:	b2da      	uxtb	r2, r3
 8010964:	7efb      	ldrb	r3, [r7, #27]
 8010966:	4413      	add	r3, r2
 8010968:	76fb      	strb	r3, [r7, #27]
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 801096a:	69fb      	ldr	r3, [r7, #28]
 801096c:	681b      	ldr	r3, [r3, #0]
 801096e:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8010970:	69fb      	ldr	r3, [r7, #28]
 8010972:	2b00      	cmp	r3, #0
 8010974:	d1d7      	bne.n	8010926 <LoRaMacCommandsSerializeCmds+0x26>
 8010976:	e009      	b.n	801098c <LoRaMacCommandsSerializeCmds+0x8c>
            break;
 8010978:	bf00      	nop
    }

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
 801097a:	e007      	b.n	801098c <LoRaMacCommandsSerializeCmds+0x8c>
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 801097c:	69fb      	ldr	r3, [r7, #28]
 801097e:	681b      	ldr	r3, [r3, #0]
 8010980:	617b      	str	r3, [r7, #20]
        LoRaMacCommandsRemoveCmd( curElement );
 8010982:	69f8      	ldr	r0, [r7, #28]
 8010984:	f7ff ff2e 	bl	80107e4 <LoRaMacCommandsRemoveCmd>
        curElement = nextElement;
 8010988:	697b      	ldr	r3, [r7, #20]
 801098a:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 801098c:	69fb      	ldr	r3, [r7, #28]
 801098e:	2b00      	cmp	r3, #0
 8010990:	d1f4      	bne.n	801097c <LoRaMacCommandsSerializeCmds+0x7c>
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 8010992:	68b8      	ldr	r0, [r7, #8]
 8010994:	f7ff ff9e 	bl	80108d4 <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 8010998:	2300      	movs	r3, #0
}
 801099a:	4618      	mov	r0, r3
 801099c:	3720      	adds	r7, #32
 801099e:	46bd      	mov	sp, r7
 80109a0:	bd80      	pop	{r7, pc}
 80109a2:	bf00      	nop
 80109a4:	20000aa8 	.word	0x20000aa8

080109a8 <LoRaMacCommandsStickyCmdsPending>:

LoRaMacCommandStatus_t LoRaMacCommandsStickyCmdsPending( bool* cmdsPending )
{
 80109a8:	b480      	push	{r7}
 80109aa:	b085      	sub	sp, #20
 80109ac:	af00      	add	r7, sp, #0
 80109ae:	6078      	str	r0, [r7, #4]
    if( cmdsPending == NULL )
 80109b0:	687b      	ldr	r3, [r7, #4]
 80109b2:	2b00      	cmp	r3, #0
 80109b4:	d101      	bne.n	80109ba <LoRaMacCommandsStickyCmdsPending+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80109b6:	2301      	movs	r3, #1
 80109b8:	e016      	b.n	80109e8 <LoRaMacCommandsStickyCmdsPending+0x40>
    }
    MacCommand_t* curElement;
    curElement = CommandsCtx.MacCommandList.First;
 80109ba:	4b0e      	ldr	r3, [pc, #56]	; (80109f4 <LoRaMacCommandsStickyCmdsPending+0x4c>)
 80109bc:	681b      	ldr	r3, [r3, #0]
 80109be:	60fb      	str	r3, [r7, #12]

    *cmdsPending = false;
 80109c0:	687b      	ldr	r3, [r7, #4]
 80109c2:	2200      	movs	r2, #0
 80109c4:	701a      	strb	r2, [r3, #0]

    // Loop through all elements
    while( curElement != NULL )
 80109c6:	e00b      	b.n	80109e0 <LoRaMacCommandsStickyCmdsPending+0x38>
    {
        if( curElement->IsSticky == true )
 80109c8:	68fb      	ldr	r3, [r7, #12]
 80109ca:	7b1b      	ldrb	r3, [r3, #12]
 80109cc:	2b00      	cmp	r3, #0
 80109ce:	d004      	beq.n	80109da <LoRaMacCommandsStickyCmdsPending+0x32>
        {
            // Found one sticky MAC command
            *cmdsPending = true;
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	2201      	movs	r2, #1
 80109d4:	701a      	strb	r2, [r3, #0]
            return LORAMAC_COMMANDS_SUCCESS;
 80109d6:	2300      	movs	r3, #0
 80109d8:	e006      	b.n	80109e8 <LoRaMacCommandsStickyCmdsPending+0x40>
        }
        curElement = curElement->Next;
 80109da:	68fb      	ldr	r3, [r7, #12]
 80109dc:	681b      	ldr	r3, [r3, #0]
 80109de:	60fb      	str	r3, [r7, #12]
    while( curElement != NULL )
 80109e0:	68fb      	ldr	r3, [r7, #12]
 80109e2:	2b00      	cmp	r3, #0
 80109e4:	d1f0      	bne.n	80109c8 <LoRaMacCommandsStickyCmdsPending+0x20>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 80109e6:	2300      	movs	r3, #0
}
 80109e8:	4618      	mov	r0, r3
 80109ea:	3714      	adds	r7, #20
 80109ec:	46bd      	mov	sp, r7
 80109ee:	bc80      	pop	{r7}
 80109f0:	4770      	bx	lr
 80109f2:	bf00      	nop
 80109f4:	20000aa8 	.word	0x20000aa8

080109f8 <LoRaMacCommandsGetCmdSize>:

uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
 80109f8:	b480      	push	{r7}
 80109fa:	b085      	sub	sp, #20
 80109fc:	af00      	add	r7, sp, #0
 80109fe:	4603      	mov	r3, r0
 8010a00:	71fb      	strb	r3, [r7, #7]
    uint8_t cidSize = 0;
 8010a02:	2300      	movs	r3, #0
 8010a04:	73fb      	strb	r3, [r7, #15]

    // Decode Frame MAC commands
    switch( cid )
 8010a06:	79fb      	ldrb	r3, [r7, #7]
 8010a08:	3b02      	subs	r3, #2
 8010a0a:	2b11      	cmp	r3, #17
 8010a0c:	d850      	bhi.n	8010ab0 <LoRaMacCommandsGetCmdSize+0xb8>
 8010a0e:	a201      	add	r2, pc, #4	; (adr r2, 8010a14 <LoRaMacCommandsGetCmdSize+0x1c>)
 8010a10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010a14:	08010a5d 	.word	0x08010a5d
 8010a18:	08010a63 	.word	0x08010a63
 8010a1c:	08010a69 	.word	0x08010a69
 8010a20:	08010a6f 	.word	0x08010a6f
 8010a24:	08010a75 	.word	0x08010a75
 8010a28:	08010a7b 	.word	0x08010a7b
 8010a2c:	08010a81 	.word	0x08010a81
 8010a30:	08010a87 	.word	0x08010a87
 8010a34:	08010a8d 	.word	0x08010a8d
 8010a38:	08010ab1 	.word	0x08010ab1
 8010a3c:	08010ab1 	.word	0x08010ab1
 8010a40:	08010a93 	.word	0x08010a93
 8010a44:	08010ab1 	.word	0x08010ab1
 8010a48:	08010ab1 	.word	0x08010ab1
 8010a4c:	08010a99 	.word	0x08010a99
 8010a50:	08010a9f 	.word	0x08010a9f
 8010a54:	08010aa5 	.word	0x08010aa5
 8010a58:	08010aab 	.word	0x08010aab
    {
        case SRV_MAC_LINK_CHECK_ANS:
        {
            // cid + Margin + GwCnt
            cidSize = 3;
 8010a5c:	2303      	movs	r3, #3
 8010a5e:	73fb      	strb	r3, [r7, #15]
            break;
 8010a60:	e027      	b.n	8010ab2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 8010a62:	2305      	movs	r3, #5
 8010a64:	73fb      	strb	r3, [r7, #15]
            break;
 8010a66:	e024      	b.n	8010ab2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 8010a68:	2302      	movs	r3, #2
 8010a6a:	73fb      	strb	r3, [r7, #15]
            break;
 8010a6c:	e021      	b.n	8010ab2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_PARAM_SETUP_REQ:
        {
            // cid + DLsettings + Frequency (3)
            cidSize = 5;
 8010a6e:	2305      	movs	r3, #5
 8010a70:	73fb      	strb	r3, [r7, #15]
            break;
 8010a72:	e01e      	b.n	8010ab2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 8010a74:	2301      	movs	r3, #1
 8010a76:	73fb      	strb	r3, [r7, #15]
            break;
 8010a78:	e01b      	b.n	8010ab2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 8010a7a:	2306      	movs	r3, #6
 8010a7c:	73fb      	strb	r3, [r7, #15]
            break;
 8010a7e:	e018      	b.n	8010ab2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 8010a80:	2302      	movs	r3, #2
 8010a82:	73fb      	strb	r3, [r7, #15]
            break;
 8010a84:	e015      	b.n	8010ab2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 8010a86:	2302      	movs	r3, #2
 8010a88:	73fb      	strb	r3, [r7, #15]
            break;
 8010a8a:	e012      	b.n	8010ab2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 8010a8c:	2305      	movs	r3, #5
 8010a8e:	73fb      	strb	r3, [r7, #15]
            break;
 8010a90:	e00f      	b.n	8010ab2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 8010a92:	2306      	movs	r3, #6
 8010a94:	73fb      	strb	r3, [r7, #15]
            break;
 8010a96:	e00c      	b.n	8010ab2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 8010a98:	2301      	movs	r3, #1
 8010a9a:	73fb      	strb	r3, [r7, #15]
            break;
 8010a9c:	e009      	b.n	8010ab2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 8010a9e:	2305      	movs	r3, #5
 8010aa0:	73fb      	strb	r3, [r7, #15]
            break;
 8010aa2:	e006      	b.n	8010ab2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 8010aa4:	2304      	movs	r3, #4
 8010aa6:	73fb      	strb	r3, [r7, #15]
            break;
 8010aa8:	e003      	b.n	8010ab2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 8010aaa:	2304      	movs	r3, #4
 8010aac:	73fb      	strb	r3, [r7, #15]
            break;
 8010aae:	e000      	b.n	8010ab2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        default:
        {
            // Unknown command. ABORT MAC commands processing
            break;
 8010ab0:	bf00      	nop
        }
    }
    return cidSize;
 8010ab2:	7bfb      	ldrb	r3, [r7, #15]
}
 8010ab4:	4618      	mov	r0, r3
 8010ab6:	3714      	adds	r7, #20
 8010ab8:	46bd      	mov	sp, r7
 8010aba:	bc80      	pop	{r7}
 8010abc:	4770      	bx	lr
 8010abe:	bf00      	nop

08010ac0 <IncreaseBufferPointer>:
 * Module context.
 */
static LoRaMacConfirmQueueCtx_t ConfirmQueueCtx;

static MlmeConfirmQueue_t* IncreaseBufferPointer( MlmeConfirmQueue_t* bufferPointer )
{
 8010ac0:	b480      	push	{r7}
 8010ac2:	b083      	sub	sp, #12
 8010ac4:	af00      	add	r7, sp, #0
 8010ac6:	6078      	str	r0, [r7, #4]
    if( bufferPointer == &ConfirmQueueCtx.Nvm.MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8010ac8:	687b      	ldr	r3, [r7, #4]
 8010aca:	4a07      	ldr	r2, [pc, #28]	; (8010ae8 <IncreaseBufferPointer+0x28>)
 8010acc:	4293      	cmp	r3, r2
 8010ace:	d102      	bne.n	8010ad6 <IncreaseBufferPointer+0x16>
    {
        // Reset to the first element
        bufferPointer = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8010ad0:	4b06      	ldr	r3, [pc, #24]	; (8010aec <IncreaseBufferPointer+0x2c>)
 8010ad2:	607b      	str	r3, [r7, #4]
 8010ad4:	e002      	b.n	8010adc <IncreaseBufferPointer+0x1c>
    }
    else
    {
        // Increase
        bufferPointer++;
 8010ad6:	687b      	ldr	r3, [r7, #4]
 8010ad8:	3304      	adds	r3, #4
 8010ada:	607b      	str	r3, [r7, #4]
    }
    return bufferPointer;
 8010adc:	687b      	ldr	r3, [r7, #4]
}
 8010ade:	4618      	mov	r0, r3
 8010ae0:	370c      	adds	r7, #12
 8010ae2:	46bd      	mov	sp, r7
 8010ae4:	bc80      	pop	{r7}
 8010ae6:	4770      	bx	lr
 8010ae8:	20000bc0 	.word	0x20000bc0
 8010aec:	20000bb0 	.word	0x20000bb0

08010af0 <IsListEmpty>:
    }
    return bufferPointer;
}

static bool IsListEmpty( uint8_t count )
{
 8010af0:	b480      	push	{r7}
 8010af2:	b083      	sub	sp, #12
 8010af4:	af00      	add	r7, sp, #0
 8010af6:	4603      	mov	r3, r0
 8010af8:	71fb      	strb	r3, [r7, #7]
    if( count == 0 )
 8010afa:	79fb      	ldrb	r3, [r7, #7]
 8010afc:	2b00      	cmp	r3, #0
 8010afe:	d101      	bne.n	8010b04 <IsListEmpty+0x14>
    {
        return true;
 8010b00:	2301      	movs	r3, #1
 8010b02:	e000      	b.n	8010b06 <IsListEmpty+0x16>
    }
    return false;
 8010b04:	2300      	movs	r3, #0
}
 8010b06:	4618      	mov	r0, r3
 8010b08:	370c      	adds	r7, #12
 8010b0a:	46bd      	mov	sp, r7
 8010b0c:	bc80      	pop	{r7}
 8010b0e:	4770      	bx	lr

08010b10 <IsListFull>:

static bool IsListFull( uint8_t count )
{
 8010b10:	b480      	push	{r7}
 8010b12:	b083      	sub	sp, #12
 8010b14:	af00      	add	r7, sp, #0
 8010b16:	4603      	mov	r3, r0
 8010b18:	71fb      	strb	r3, [r7, #7]
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 8010b1a:	79fb      	ldrb	r3, [r7, #7]
 8010b1c:	2b04      	cmp	r3, #4
 8010b1e:	d901      	bls.n	8010b24 <IsListFull+0x14>
    {
        return true;
 8010b20:	2301      	movs	r3, #1
 8010b22:	e000      	b.n	8010b26 <IsListFull+0x16>
    }
    return false;
 8010b24:	2300      	movs	r3, #0
}
 8010b26:	4618      	mov	r0, r3
 8010b28:	370c      	adds	r7, #12
 8010b2a:	46bd      	mov	sp, r7
 8010b2c:	bc80      	pop	{r7}
 8010b2e:	4770      	bx	lr

08010b30 <GetElement>:

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 8010b30:	b580      	push	{r7, lr}
 8010b32:	b086      	sub	sp, #24
 8010b34:	af00      	add	r7, sp, #0
 8010b36:	4603      	mov	r3, r0
 8010b38:	60b9      	str	r1, [r7, #8]
 8010b3a:	607a      	str	r2, [r7, #4]
 8010b3c:	73fb      	strb	r3, [r7, #15]
    MlmeConfirmQueue_t* element = bufferStart;
 8010b3e:	68bb      	ldr	r3, [r7, #8]
 8010b40:	617b      	str	r3, [r7, #20]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8010b42:	4b13      	ldr	r3, [pc, #76]	; (8010b90 <GetElement+0x60>)
 8010b44:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010b48:	4618      	mov	r0, r3
 8010b4a:	f7ff ffd1 	bl	8010af0 <IsListEmpty>
 8010b4e:	4603      	mov	r3, r0
 8010b50:	2b00      	cmp	r3, #0
 8010b52:	d001      	beq.n	8010b58 <GetElement+0x28>
    {
        return NULL;
 8010b54:	2300      	movs	r3, #0
 8010b56:	e017      	b.n	8010b88 <GetElement+0x58>
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 8010b58:	2300      	movs	r3, #0
 8010b5a:	74fb      	strb	r3, [r7, #19]
 8010b5c:	e00d      	b.n	8010b7a <GetElement+0x4a>
    {
        if( element->Request == request )
 8010b5e:	697b      	ldr	r3, [r7, #20]
 8010b60:	781b      	ldrb	r3, [r3, #0]
 8010b62:	7bfa      	ldrb	r2, [r7, #15]
 8010b64:	429a      	cmp	r2, r3
 8010b66:	d101      	bne.n	8010b6c <GetElement+0x3c>
        {
            // We have found the element
            return element;
 8010b68:	697b      	ldr	r3, [r7, #20]
 8010b6a:	e00d      	b.n	8010b88 <GetElement+0x58>
        }
        element = IncreaseBufferPointer( element );
 8010b6c:	6978      	ldr	r0, [r7, #20]
 8010b6e:	f7ff ffa7 	bl	8010ac0 <IncreaseBufferPointer>
 8010b72:	6178      	str	r0, [r7, #20]
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 8010b74:	7cfb      	ldrb	r3, [r7, #19]
 8010b76:	3301      	adds	r3, #1
 8010b78:	74fb      	strb	r3, [r7, #19]
 8010b7a:	4b05      	ldr	r3, [pc, #20]	; (8010b90 <GetElement+0x60>)
 8010b7c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010b80:	7cfa      	ldrb	r2, [r7, #19]
 8010b82:	429a      	cmp	r2, r3
 8010b84:	d3eb      	bcc.n	8010b5e <GetElement+0x2e>
    }

    return NULL;
 8010b86:	2300      	movs	r3, #0
}
 8010b88:	4618      	mov	r0, r3
 8010b8a:	3718      	adds	r7, #24
 8010b8c:	46bd      	mov	sp, r7
 8010b8e:	bd80      	pop	{r7, pc}
 8010b90:	20000ba4 	.word	0x20000ba4

08010b94 <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives )
{
 8010b94:	b580      	push	{r7, lr}
 8010b96:	b082      	sub	sp, #8
 8010b98:	af00      	add	r7, sp, #0
 8010b9a:	6078      	str	r0, [r7, #4]
    ConfirmQueueCtx.Primitives = primitives;
 8010b9c:	4a0c      	ldr	r2, [pc, #48]	; (8010bd0 <LoRaMacConfirmQueueInit+0x3c>)
 8010b9e:	687b      	ldr	r3, [r7, #4]
 8010ba0:	6013      	str	r3, [r2, #0]

    // Init counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt = 0;
 8010ba2:	4b0b      	ldr	r3, [pc, #44]	; (8010bd0 <LoRaMacConfirmQueueInit+0x3c>)
 8010ba4:	2200      	movs	r2, #0
 8010ba6:	f883 2020 	strb.w	r2, [r3, #32]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8010baa:	4b09      	ldr	r3, [pc, #36]	; (8010bd0 <LoRaMacConfirmQueueInit+0x3c>)
 8010bac:	4a09      	ldr	r2, [pc, #36]	; (8010bd4 <LoRaMacConfirmQueueInit+0x40>)
 8010bae:	605a      	str	r2, [r3, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8010bb0:	4b07      	ldr	r3, [pc, #28]	; (8010bd0 <LoRaMacConfirmQueueInit+0x3c>)
 8010bb2:	4a08      	ldr	r2, [pc, #32]	; (8010bd4 <LoRaMacConfirmQueueInit+0x40>)
 8010bb4:	609a      	str	r2, [r3, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.Nvm.MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.Nvm.MlmeConfirmQueue ) );
 8010bb6:	2214      	movs	r2, #20
 8010bb8:	21ff      	movs	r1, #255	; 0xff
 8010bba:	4806      	ldr	r0, [pc, #24]	; (8010bd4 <LoRaMacConfirmQueueInit+0x40>)
 8010bbc:	f003 fe48 	bl	8014850 <memset1>

    // Common status
    ConfirmQueueCtx.Nvm.CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8010bc0:	4b03      	ldr	r3, [pc, #12]	; (8010bd0 <LoRaMacConfirmQueueInit+0x3c>)
 8010bc2:	2201      	movs	r2, #1
 8010bc4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 8010bc8:	bf00      	nop
 8010bca:	3708      	adds	r7, #8
 8010bcc:	46bd      	mov	sp, r7
 8010bce:	bd80      	pop	{r7, pc}
 8010bd0:	20000ba4 	.word	0x20000ba4
 8010bd4:	20000bb0 	.word	0x20000bb0

08010bd8 <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 8010bd8:	b580      	push	{r7, lr}
 8010bda:	b082      	sub	sp, #8
 8010bdc:	af00      	add	r7, sp, #0
 8010bde:	6078      	str	r0, [r7, #4]
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8010be0:	4b19      	ldr	r3, [pc, #100]	; (8010c48 <LoRaMacConfirmQueueAdd+0x70>)
 8010be2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010be6:	4618      	mov	r0, r3
 8010be8:	f7ff ff92 	bl	8010b10 <IsListFull>
 8010bec:	4603      	mov	r3, r0
 8010bee:	2b00      	cmp	r3, #0
 8010bf0:	d001      	beq.n	8010bf6 <LoRaMacConfirmQueueAdd+0x1e>
    {
        // Protect the buffer against overwrites
        return false;
 8010bf2:	2300      	movs	r3, #0
 8010bf4:	e023      	b.n	8010c3e <LoRaMacConfirmQueueAdd+0x66>
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 8010bf6:	4b14      	ldr	r3, [pc, #80]	; (8010c48 <LoRaMacConfirmQueueAdd+0x70>)
 8010bf8:	689b      	ldr	r3, [r3, #8]
 8010bfa:	687a      	ldr	r2, [r7, #4]
 8010bfc:	7812      	ldrb	r2, [r2, #0]
 8010bfe:	701a      	strb	r2, [r3, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 8010c00:	4b11      	ldr	r3, [pc, #68]	; (8010c48 <LoRaMacConfirmQueueAdd+0x70>)
 8010c02:	689b      	ldr	r3, [r3, #8]
 8010c04:	687a      	ldr	r2, [r7, #4]
 8010c06:	7852      	ldrb	r2, [r2, #1]
 8010c08:	705a      	strb	r2, [r3, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 8010c0a:	4b0f      	ldr	r3, [pc, #60]	; (8010c48 <LoRaMacConfirmQueueAdd+0x70>)
 8010c0c:	689b      	ldr	r3, [r3, #8]
 8010c0e:	687a      	ldr	r2, [r7, #4]
 8010c10:	78d2      	ldrb	r2, [r2, #3]
 8010c12:	70da      	strb	r2, [r3, #3]
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
 8010c14:	4b0c      	ldr	r3, [pc, #48]	; (8010c48 <LoRaMacConfirmQueueAdd+0x70>)
 8010c16:	689b      	ldr	r3, [r3, #8]
 8010c18:	2200      	movs	r2, #0
 8010c1a:	709a      	strb	r2, [r3, #2]
    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt++;
 8010c1c:	4b0a      	ldr	r3, [pc, #40]	; (8010c48 <LoRaMacConfirmQueueAdd+0x70>)
 8010c1e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010c22:	3301      	adds	r3, #1
 8010c24:	b2da      	uxtb	r2, r3
 8010c26:	4b08      	ldr	r3, [pc, #32]	; (8010c48 <LoRaMacConfirmQueueAdd+0x70>)
 8010c28:	f883 2020 	strb.w	r2, [r3, #32]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 8010c2c:	4b06      	ldr	r3, [pc, #24]	; (8010c48 <LoRaMacConfirmQueueAdd+0x70>)
 8010c2e:	689b      	ldr	r3, [r3, #8]
 8010c30:	4618      	mov	r0, r3
 8010c32:	f7ff ff45 	bl	8010ac0 <IncreaseBufferPointer>
 8010c36:	4603      	mov	r3, r0
 8010c38:	4a03      	ldr	r2, [pc, #12]	; (8010c48 <LoRaMacConfirmQueueAdd+0x70>)
 8010c3a:	6093      	str	r3, [r2, #8]

    return true;
 8010c3c:	2301      	movs	r3, #1
}
 8010c3e:	4618      	mov	r0, r3
 8010c40:	3708      	adds	r7, #8
 8010c42:	46bd      	mov	sp, r7
 8010c44:	bd80      	pop	{r7, pc}
 8010c46:	bf00      	nop
 8010c48:	20000ba4 	.word	0x20000ba4

08010c4c <LoRaMacConfirmQueueRemoveFirst>:

    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
 8010c4c:	b580      	push	{r7, lr}
 8010c4e:	af00      	add	r7, sp, #0
    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8010c50:	4b0e      	ldr	r3, [pc, #56]	; (8010c8c <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8010c52:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010c56:	4618      	mov	r0, r3
 8010c58:	f7ff ff4a 	bl	8010af0 <IsListEmpty>
 8010c5c:	4603      	mov	r3, r0
 8010c5e:	2b00      	cmp	r3, #0
 8010c60:	d001      	beq.n	8010c66 <LoRaMacConfirmQueueRemoveFirst+0x1a>
    {
        return false;
 8010c62:	2300      	movs	r3, #0
 8010c64:	e010      	b.n	8010c88 <LoRaMacConfirmQueueRemoveFirst+0x3c>
    }

    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt--;
 8010c66:	4b09      	ldr	r3, [pc, #36]	; (8010c8c <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8010c68:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010c6c:	3b01      	subs	r3, #1
 8010c6e:	b2da      	uxtb	r2, r3
 8010c70:	4b06      	ldr	r3, [pc, #24]	; (8010c8c <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8010c72:	f883 2020 	strb.w	r2, [r3, #32]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 8010c76:	4b05      	ldr	r3, [pc, #20]	; (8010c8c <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8010c78:	685b      	ldr	r3, [r3, #4]
 8010c7a:	4618      	mov	r0, r3
 8010c7c:	f7ff ff20 	bl	8010ac0 <IncreaseBufferPointer>
 8010c80:	4603      	mov	r3, r0
 8010c82:	4a02      	ldr	r2, [pc, #8]	; (8010c8c <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8010c84:	6053      	str	r3, [r2, #4]

    return true;
 8010c86:	2301      	movs	r3, #1
}
 8010c88:	4618      	mov	r0, r3
 8010c8a:	bd80      	pop	{r7, pc}
 8010c8c:	20000ba4 	.word	0x20000ba4

08010c90 <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 8010c90:	b580      	push	{r7, lr}
 8010c92:	b084      	sub	sp, #16
 8010c94:	af00      	add	r7, sp, #0
 8010c96:	4603      	mov	r3, r0
 8010c98:	460a      	mov	r2, r1
 8010c9a:	71fb      	strb	r3, [r7, #7]
 8010c9c:	4613      	mov	r3, r2
 8010c9e:	71bb      	strb	r3, [r7, #6]
    MlmeConfirmQueue_t* element = NULL;
 8010ca0:	2300      	movs	r3, #0
 8010ca2:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8010ca4:	4b10      	ldr	r3, [pc, #64]	; (8010ce8 <LoRaMacConfirmQueueSetStatus+0x58>)
 8010ca6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010caa:	4618      	mov	r0, r3
 8010cac:	f7ff ff20 	bl	8010af0 <IsListEmpty>
 8010cb0:	4603      	mov	r3, r0
 8010cb2:	f083 0301 	eor.w	r3, r3, #1
 8010cb6:	b2db      	uxtb	r3, r3
 8010cb8:	2b00      	cmp	r3, #0
 8010cba:	d011      	beq.n	8010ce0 <LoRaMacConfirmQueueSetStatus+0x50>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8010cbc:	4b0a      	ldr	r3, [pc, #40]	; (8010ce8 <LoRaMacConfirmQueueSetStatus+0x58>)
 8010cbe:	6859      	ldr	r1, [r3, #4]
 8010cc0:	4b09      	ldr	r3, [pc, #36]	; (8010ce8 <LoRaMacConfirmQueueSetStatus+0x58>)
 8010cc2:	689a      	ldr	r2, [r3, #8]
 8010cc4:	79bb      	ldrb	r3, [r7, #6]
 8010cc6:	4618      	mov	r0, r3
 8010cc8:	f7ff ff32 	bl	8010b30 <GetElement>
 8010ccc:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8010cce:	68fb      	ldr	r3, [r7, #12]
 8010cd0:	2b00      	cmp	r3, #0
 8010cd2:	d005      	beq.n	8010ce0 <LoRaMacConfirmQueueSetStatus+0x50>
        {
            element->Status = status;
 8010cd4:	68fb      	ldr	r3, [r7, #12]
 8010cd6:	79fa      	ldrb	r2, [r7, #7]
 8010cd8:	705a      	strb	r2, [r3, #1]
            element->ReadyToHandle = true;
 8010cda:	68fb      	ldr	r3, [r7, #12]
 8010cdc:	2201      	movs	r2, #1
 8010cde:	709a      	strb	r2, [r3, #2]
        }
    }
}
 8010ce0:	bf00      	nop
 8010ce2:	3710      	adds	r7, #16
 8010ce4:	46bd      	mov	sp, r7
 8010ce6:	bd80      	pop	{r7, pc}
 8010ce8:	20000ba4 	.word	0x20000ba4

08010cec <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 8010cec:	b580      	push	{r7, lr}
 8010cee:	b084      	sub	sp, #16
 8010cf0:	af00      	add	r7, sp, #0
 8010cf2:	4603      	mov	r3, r0
 8010cf4:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = NULL;
 8010cf6:	2300      	movs	r3, #0
 8010cf8:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8010cfa:	4b10      	ldr	r3, [pc, #64]	; (8010d3c <LoRaMacConfirmQueueGetStatus+0x50>)
 8010cfc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010d00:	4618      	mov	r0, r3
 8010d02:	f7ff fef5 	bl	8010af0 <IsListEmpty>
 8010d06:	4603      	mov	r3, r0
 8010d08:	f083 0301 	eor.w	r3, r3, #1
 8010d0c:	b2db      	uxtb	r3, r3
 8010d0e:	2b00      	cmp	r3, #0
 8010d10:	d00e      	beq.n	8010d30 <LoRaMacConfirmQueueGetStatus+0x44>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8010d12:	4b0a      	ldr	r3, [pc, #40]	; (8010d3c <LoRaMacConfirmQueueGetStatus+0x50>)
 8010d14:	6859      	ldr	r1, [r3, #4]
 8010d16:	4b09      	ldr	r3, [pc, #36]	; (8010d3c <LoRaMacConfirmQueueGetStatus+0x50>)
 8010d18:	689a      	ldr	r2, [r3, #8]
 8010d1a:	79fb      	ldrb	r3, [r7, #7]
 8010d1c:	4618      	mov	r0, r3
 8010d1e:	f7ff ff07 	bl	8010b30 <GetElement>
 8010d22:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8010d24:	68fb      	ldr	r3, [r7, #12]
 8010d26:	2b00      	cmp	r3, #0
 8010d28:	d002      	beq.n	8010d30 <LoRaMacConfirmQueueGetStatus+0x44>
        {
            return element->Status;
 8010d2a:	68fb      	ldr	r3, [r7, #12]
 8010d2c:	785b      	ldrb	r3, [r3, #1]
 8010d2e:	e000      	b.n	8010d32 <LoRaMacConfirmQueueGetStatus+0x46>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 8010d30:	2301      	movs	r3, #1
}
 8010d32:	4618      	mov	r0, r3
 8010d34:	3710      	adds	r7, #16
 8010d36:	46bd      	mov	sp, r7
 8010d38:	bd80      	pop	{r7, pc}
 8010d3a:	bf00      	nop
 8010d3c:	20000ba4 	.word	0x20000ba4

08010d40 <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 8010d40:	b580      	push	{r7, lr}
 8010d42:	b084      	sub	sp, #16
 8010d44:	af00      	add	r7, sp, #0
 8010d46:	4603      	mov	r3, r0
 8010d48:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 8010d4a:	4b16      	ldr	r3, [pc, #88]	; (8010da4 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8010d4c:	685b      	ldr	r3, [r3, #4]
 8010d4e:	60fb      	str	r3, [r7, #12]

    ConfirmQueueCtx.Nvm.CommonStatus = status;
 8010d50:	4a14      	ldr	r2, [pc, #80]	; (8010da4 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8010d52:	79fb      	ldrb	r3, [r7, #7]
 8010d54:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8010d58:	4b12      	ldr	r3, [pc, #72]	; (8010da4 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8010d5a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010d5e:	4618      	mov	r0, r3
 8010d60:	f7ff fec6 	bl	8010af0 <IsListEmpty>
 8010d64:	4603      	mov	r3, r0
 8010d66:	f083 0301 	eor.w	r3, r3, #1
 8010d6a:	b2db      	uxtb	r3, r3
 8010d6c:	2b00      	cmp	r3, #0
 8010d6e:	d015      	beq.n	8010d9c <LoRaMacConfirmQueueSetStatusCmn+0x5c>
    {
        do
        {
            element->Status = status;
 8010d70:	68fb      	ldr	r3, [r7, #12]
 8010d72:	79fa      	ldrb	r2, [r7, #7]
 8010d74:	705a      	strb	r2, [r3, #1]
            // Set the status if it is allowed to set it with a call to
            // LoRaMacConfirmQueueSetStatusCmn.
            if( element->RestrictCommonReadyToHandle == false )
 8010d76:	68fb      	ldr	r3, [r7, #12]
 8010d78:	78db      	ldrb	r3, [r3, #3]
 8010d7a:	f083 0301 	eor.w	r3, r3, #1
 8010d7e:	b2db      	uxtb	r3, r3
 8010d80:	2b00      	cmp	r3, #0
 8010d82:	d002      	beq.n	8010d8a <LoRaMacConfirmQueueSetStatusCmn+0x4a>
            {
                element->ReadyToHandle = true;
 8010d84:	68fb      	ldr	r3, [r7, #12]
 8010d86:	2201      	movs	r2, #1
 8010d88:	709a      	strb	r2, [r3, #2]
            }
            element = IncreaseBufferPointer( element );
 8010d8a:	68f8      	ldr	r0, [r7, #12]
 8010d8c:	f7ff fe98 	bl	8010ac0 <IncreaseBufferPointer>
 8010d90:	60f8      	str	r0, [r7, #12]
        }while( element != ConfirmQueueCtx.BufferEnd );
 8010d92:	4b04      	ldr	r3, [pc, #16]	; (8010da4 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8010d94:	689b      	ldr	r3, [r3, #8]
 8010d96:	68fa      	ldr	r2, [r7, #12]
 8010d98:	429a      	cmp	r2, r3
 8010d9a:	d1e9      	bne.n	8010d70 <LoRaMacConfirmQueueSetStatusCmn+0x30>
    }
}
 8010d9c:	bf00      	nop
 8010d9e:	3710      	adds	r7, #16
 8010da0:	46bd      	mov	sp, r7
 8010da2:	bd80      	pop	{r7, pc}
 8010da4:	20000ba4 	.word	0x20000ba4

08010da8 <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.Nvm.CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 8010da8:	b580      	push	{r7, lr}
 8010daa:	b082      	sub	sp, #8
 8010dac:	af00      	add	r7, sp, #0
 8010dae:	4603      	mov	r3, r0
 8010db0:	71fb      	strb	r3, [r7, #7]
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 8010db2:	4b09      	ldr	r3, [pc, #36]	; (8010dd8 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8010db4:	6859      	ldr	r1, [r3, #4]
 8010db6:	4b08      	ldr	r3, [pc, #32]	; (8010dd8 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8010db8:	689a      	ldr	r2, [r3, #8]
 8010dba:	79fb      	ldrb	r3, [r7, #7]
 8010dbc:	4618      	mov	r0, r3
 8010dbe:	f7ff feb7 	bl	8010b30 <GetElement>
 8010dc2:	4603      	mov	r3, r0
 8010dc4:	2b00      	cmp	r3, #0
 8010dc6:	d001      	beq.n	8010dcc <LoRaMacConfirmQueueIsCmdActive+0x24>
    {
        return true;
 8010dc8:	2301      	movs	r3, #1
 8010dca:	e000      	b.n	8010dce <LoRaMacConfirmQueueIsCmdActive+0x26>
    }
    return false;
 8010dcc:	2300      	movs	r3, #0
}
 8010dce:	4618      	mov	r0, r3
 8010dd0:	3708      	adds	r7, #8
 8010dd2:	46bd      	mov	sp, r7
 8010dd4:	bd80      	pop	{r7, pc}
 8010dd6:	bf00      	nop
 8010dd8:	20000ba4 	.word	0x20000ba4

08010ddc <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 8010ddc:	b580      	push	{r7, lr}
 8010dde:	b084      	sub	sp, #16
 8010de0:	af00      	add	r7, sp, #0
 8010de2:	6078      	str	r0, [r7, #4]
    uint8_t nbElements = ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 8010de4:	4b22      	ldr	r3, [pc, #136]	; (8010e70 <LoRaMacConfirmQueueHandleCb+0x94>)
 8010de6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010dea:	73bb      	strb	r3, [r7, #14]
    bool readyToHandle = false;
 8010dec:	2300      	movs	r3, #0
 8010dee:	737b      	strb	r3, [r7, #13]
    MlmeConfirmQueue_t mlmeConfirmToStore;

    for( uint8_t i = 0; i < nbElements; i++ )
 8010df0:	2300      	movs	r3, #0
 8010df2:	73fb      	strb	r3, [r7, #15]
 8010df4:	e032      	b.n	8010e5c <LoRaMacConfirmQueueHandleCb+0x80>
    {
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 8010df6:	4b1e      	ldr	r3, [pc, #120]	; (8010e70 <LoRaMacConfirmQueueHandleCb+0x94>)
 8010df8:	685b      	ldr	r3, [r3, #4]
 8010dfa:	781a      	ldrb	r2, [r3, #0]
 8010dfc:	687b      	ldr	r3, [r7, #4]
 8010dfe:	701a      	strb	r2, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 8010e00:	4b1b      	ldr	r3, [pc, #108]	; (8010e70 <LoRaMacConfirmQueueHandleCb+0x94>)
 8010e02:	685b      	ldr	r3, [r3, #4]
 8010e04:	785a      	ldrb	r2, [r3, #1]
 8010e06:	687b      	ldr	r3, [r7, #4]
 8010e08:	705a      	strb	r2, [r3, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 8010e0a:	4b19      	ldr	r3, [pc, #100]	; (8010e70 <LoRaMacConfirmQueueHandleCb+0x94>)
 8010e0c:	685b      	ldr	r3, [r3, #4]
 8010e0e:	789b      	ldrb	r3, [r3, #2]
 8010e10:	737b      	strb	r3, [r7, #13]

        if( readyToHandle == true )
 8010e12:	7b7b      	ldrb	r3, [r7, #13]
 8010e14:	2b00      	cmp	r3, #0
 8010e16:	d005      	beq.n	8010e24 <LoRaMacConfirmQueueHandleCb+0x48>
        {
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 8010e18:	4b15      	ldr	r3, [pc, #84]	; (8010e70 <LoRaMacConfirmQueueHandleCb+0x94>)
 8010e1a:	681b      	ldr	r3, [r3, #0]
 8010e1c:	689b      	ldr	r3, [r3, #8]
 8010e1e:	6878      	ldr	r0, [r7, #4]
 8010e20:	4798      	blx	r3
 8010e22:	e00b      	b.n	8010e3c <LoRaMacConfirmQueueHandleCb+0x60>
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 8010e24:	4b12      	ldr	r3, [pc, #72]	; (8010e70 <LoRaMacConfirmQueueHandleCb+0x94>)
 8010e26:	685b      	ldr	r3, [r3, #4]
 8010e28:	781b      	ldrb	r3, [r3, #0]
 8010e2a:	723b      	strb	r3, [r7, #8]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 8010e2c:	4b10      	ldr	r3, [pc, #64]	; (8010e70 <LoRaMacConfirmQueueHandleCb+0x94>)
 8010e2e:	685b      	ldr	r3, [r3, #4]
 8010e30:	785b      	ldrb	r3, [r3, #1]
 8010e32:	727b      	strb	r3, [r7, #9]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 8010e34:	4b0e      	ldr	r3, [pc, #56]	; (8010e70 <LoRaMacConfirmQueueHandleCb+0x94>)
 8010e36:	685b      	ldr	r3, [r3, #4]
 8010e38:	78db      	ldrb	r3, [r3, #3]
 8010e3a:	72fb      	strb	r3, [r7, #11]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 8010e3c:	f7ff ff06 	bl	8010c4c <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
 8010e40:	7b7b      	ldrb	r3, [r7, #13]
 8010e42:	f083 0301 	eor.w	r3, r3, #1
 8010e46:	b2db      	uxtb	r3, r3
 8010e48:	2b00      	cmp	r3, #0
 8010e4a:	d004      	beq.n	8010e56 <LoRaMacConfirmQueueHandleCb+0x7a>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 8010e4c:	f107 0308 	add.w	r3, r7, #8
 8010e50:	4618      	mov	r0, r3
 8010e52:	f7ff fec1 	bl	8010bd8 <LoRaMacConfirmQueueAdd>
    for( uint8_t i = 0; i < nbElements; i++ )
 8010e56:	7bfb      	ldrb	r3, [r7, #15]
 8010e58:	3301      	adds	r3, #1
 8010e5a:	73fb      	strb	r3, [r7, #15]
 8010e5c:	7bfa      	ldrb	r2, [r7, #15]
 8010e5e:	7bbb      	ldrb	r3, [r7, #14]
 8010e60:	429a      	cmp	r2, r3
 8010e62:	d3c8      	bcc.n	8010df6 <LoRaMacConfirmQueueHandleCb+0x1a>
        }
    }
}
 8010e64:	bf00      	nop
 8010e66:	bf00      	nop
 8010e68:	3710      	adds	r7, #16
 8010e6a:	46bd      	mov	sp, r7
 8010e6c:	bd80      	pop	{r7, pc}
 8010e6e:	bf00      	nop
 8010e70:	20000ba4 	.word	0x20000ba4

08010e74 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
 8010e74:	b480      	push	{r7}
 8010e76:	af00      	add	r7, sp, #0
    return ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 8010e78:	4b03      	ldr	r3, [pc, #12]	; (8010e88 <LoRaMacConfirmQueueGetCnt+0x14>)
 8010e7a:	f893 3020 	ldrb.w	r3, [r3, #32]
}
 8010e7e:	4618      	mov	r0, r3
 8010e80:	46bd      	mov	sp, r7
 8010e82:	bc80      	pop	{r7}
 8010e84:	4770      	bx	lr
 8010e86:	bf00      	nop
 8010e88:	20000ba4 	.word	0x20000ba4

08010e8c <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
 8010e8c:	b580      	push	{r7, lr}
 8010e8e:	af00      	add	r7, sp, #0
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8010e90:	4b06      	ldr	r3, [pc, #24]	; (8010eac <LoRaMacConfirmQueueIsFull+0x20>)
 8010e92:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010e96:	4618      	mov	r0, r3
 8010e98:	f7ff fe3a 	bl	8010b10 <IsListFull>
 8010e9c:	4603      	mov	r3, r0
 8010e9e:	2b00      	cmp	r3, #0
 8010ea0:	d001      	beq.n	8010ea6 <LoRaMacConfirmQueueIsFull+0x1a>
    {
        return true;
 8010ea2:	2301      	movs	r3, #1
 8010ea4:	e000      	b.n	8010ea8 <LoRaMacConfirmQueueIsFull+0x1c>
    }
    else
    {
        return false;
 8010ea6:	2300      	movs	r3, #0
    }
}
 8010ea8:	4618      	mov	r0, r3
 8010eaa:	bd80      	pop	{r7, pc}
 8010eac:	20000ba4 	.word	0x20000ba4

08010eb0 <PayloadEncrypt>:
 * \param[IN]  size             - Size of data
 * \param[IN/OUT]  buffer       - Data buffer
 * \retval                      - Status of the operation
 */
static LoRaMacCryptoStatus_t PayloadEncrypt( uint8_t* buffer, int16_t size, KeyIdentifier_t keyID, uint32_t address, uint8_t dir, uint32_t frameCounter )
{
 8010eb0:	b580      	push	{r7, lr}
 8010eb2:	b08e      	sub	sp, #56	; 0x38
 8010eb4:	af00      	add	r7, sp, #0
 8010eb6:	60f8      	str	r0, [r7, #12]
 8010eb8:	607b      	str	r3, [r7, #4]
 8010eba:	460b      	mov	r3, r1
 8010ebc:	817b      	strh	r3, [r7, #10]
 8010ebe:	4613      	mov	r3, r2
 8010ec0:	727b      	strb	r3, [r7, #9]
    if( buffer == 0 )
 8010ec2:	68fb      	ldr	r3, [r7, #12]
 8010ec4:	2b00      	cmp	r3, #0
 8010ec6:	d101      	bne.n	8010ecc <PayloadEncrypt+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8010ec8:	230a      	movs	r3, #10
 8010eca:	e087      	b.n	8010fdc <PayloadEncrypt+0x12c>
    }

    uint8_t bufferIndex = 0;
 8010ecc:	2300      	movs	r3, #0
 8010ece:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    uint16_t ctr = 1;
 8010ed2:	2301      	movs	r3, #1
 8010ed4:	86bb      	strh	r3, [r7, #52]	; 0x34
    uint8_t sBlock[16] = { 0 };
 8010ed6:	2300      	movs	r3, #0
 8010ed8:	623b      	str	r3, [r7, #32]
 8010eda:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010ede:	2200      	movs	r2, #0
 8010ee0:	601a      	str	r2, [r3, #0]
 8010ee2:	605a      	str	r2, [r3, #4]
 8010ee4:	609a      	str	r2, [r3, #8]
    uint8_t aBlock[16] = { 0 };
 8010ee6:	2300      	movs	r3, #0
 8010ee8:	613b      	str	r3, [r7, #16]
 8010eea:	f107 0314 	add.w	r3, r7, #20
 8010eee:	2200      	movs	r2, #0
 8010ef0:	601a      	str	r2, [r3, #0]
 8010ef2:	605a      	str	r2, [r3, #4]
 8010ef4:	609a      	str	r2, [r3, #8]

    aBlock[0] = 0x01;
 8010ef6:	2301      	movs	r3, #1
 8010ef8:	743b      	strb	r3, [r7, #16]

    aBlock[5] = dir;
 8010efa:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8010efe:	757b      	strb	r3, [r7, #21]

    aBlock[6] = address & 0xFF;
 8010f00:	687b      	ldr	r3, [r7, #4]
 8010f02:	b2db      	uxtb	r3, r3
 8010f04:	75bb      	strb	r3, [r7, #22]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 8010f06:	687b      	ldr	r3, [r7, #4]
 8010f08:	0a1b      	lsrs	r3, r3, #8
 8010f0a:	b2db      	uxtb	r3, r3
 8010f0c:	75fb      	strb	r3, [r7, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 8010f0e:	687b      	ldr	r3, [r7, #4]
 8010f10:	0c1b      	lsrs	r3, r3, #16
 8010f12:	b2db      	uxtb	r3, r3
 8010f14:	763b      	strb	r3, [r7, #24]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 8010f16:	687b      	ldr	r3, [r7, #4]
 8010f18:	0e1b      	lsrs	r3, r3, #24
 8010f1a:	b2db      	uxtb	r3, r3
 8010f1c:	767b      	strb	r3, [r7, #25]

    aBlock[10] = frameCounter & 0xFF;
 8010f1e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010f20:	b2db      	uxtb	r3, r3
 8010f22:	76bb      	strb	r3, [r7, #26]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 8010f24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010f26:	0a1b      	lsrs	r3, r3, #8
 8010f28:	b2db      	uxtb	r3, r3
 8010f2a:	76fb      	strb	r3, [r7, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 8010f2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010f2e:	0c1b      	lsrs	r3, r3, #16
 8010f30:	b2db      	uxtb	r3, r3
 8010f32:	773b      	strb	r3, [r7, #28]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 8010f34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010f36:	0e1b      	lsrs	r3, r3, #24
 8010f38:	b2db      	uxtb	r3, r3
 8010f3a:	777b      	strb	r3, [r7, #29]

    while( size > 0 )
 8010f3c:	e049      	b.n	8010fd2 <PayloadEncrypt+0x122>
    {
        aBlock[15] = ctr & 0xFF;
 8010f3e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8010f40:	b2db      	uxtb	r3, r3
 8010f42:	77fb      	strb	r3, [r7, #31]
        ctr++;
 8010f44:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8010f46:	3301      	adds	r3, #1
 8010f48:	86bb      	strh	r3, [r7, #52]	; 0x34
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 8010f4a:	f107 0320 	add.w	r3, r7, #32
 8010f4e:	7a7a      	ldrb	r2, [r7, #9]
 8010f50:	f107 0010 	add.w	r0, r7, #16
 8010f54:	2110      	movs	r1, #16
 8010f56:	f7f9 f9fa 	bl	800a34e <SecureElementAesEncrypt>
 8010f5a:	4603      	mov	r3, r0
 8010f5c:	2b00      	cmp	r3, #0
 8010f5e:	d001      	beq.n	8010f64 <PayloadEncrypt+0xb4>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8010f60:	230f      	movs	r3, #15
 8010f62:	e03b      	b.n	8010fdc <PayloadEncrypt+0x12c>
        }

        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8010f64:	2300      	movs	r3, #0
 8010f66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010f6a:	e01f      	b.n	8010fac <PayloadEncrypt+0xfc>
        {
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 8010f6c:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8010f70:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8010f74:	4413      	add	r3, r2
 8010f76:	461a      	mov	r2, r3
 8010f78:	68fb      	ldr	r3, [r7, #12]
 8010f7a:	4413      	add	r3, r2
 8010f7c:	7819      	ldrb	r1, [r3, #0]
 8010f7e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8010f82:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8010f86:	4413      	add	r3, r2
 8010f88:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8010f8c:	f897 0037 	ldrb.w	r0, [r7, #55]	; 0x37
 8010f90:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8010f94:	4403      	add	r3, r0
 8010f96:	4618      	mov	r0, r3
 8010f98:	68fb      	ldr	r3, [r7, #12]
 8010f9a:	4403      	add	r3, r0
 8010f9c:	404a      	eors	r2, r1
 8010f9e:	b2d2      	uxtb	r2, r2
 8010fa0:	701a      	strb	r2, [r3, #0]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8010fa2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8010fa6:	3301      	adds	r3, #1
 8010fa8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010fac:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8010fb0:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8010fb4:	2a10      	cmp	r2, #16
 8010fb6:	bfa8      	it	ge
 8010fb8:	2210      	movge	r2, #16
 8010fba:	b212      	sxth	r2, r2
 8010fbc:	4293      	cmp	r3, r2
 8010fbe:	dbd5      	blt.n	8010f6c <PayloadEncrypt+0xbc>
        }
        size -= 16;
 8010fc0:	897b      	ldrh	r3, [r7, #10]
 8010fc2:	3b10      	subs	r3, #16
 8010fc4:	b29b      	uxth	r3, r3
 8010fc6:	817b      	strh	r3, [r7, #10]
        bufferIndex += 16;
 8010fc8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010fcc:	3310      	adds	r3, #16
 8010fce:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    while( size > 0 )
 8010fd2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8010fd6:	2b00      	cmp	r3, #0
 8010fd8:	dcb1      	bgt.n	8010f3e <PayloadEncrypt+0x8e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8010fda:	2300      	movs	r3, #0
}
 8010fdc:	4618      	mov	r0, r3
 8010fde:	3738      	adds	r7, #56	; 0x38
 8010fe0:	46bd      	mov	sp, r7
 8010fe2:	bd80      	pop	{r7, pc}

08010fe4 <PrepareB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[IN/OUT]  b0         - B0 block
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t PrepareB0( uint16_t msgLen, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint8_t* b0 )
{
 8010fe4:	b490      	push	{r4, r7}
 8010fe6:	b082      	sub	sp, #8
 8010fe8:	af00      	add	r7, sp, #0
 8010fea:	4604      	mov	r4, r0
 8010fec:	4608      	mov	r0, r1
 8010fee:	4611      	mov	r1, r2
 8010ff0:	461a      	mov	r2, r3
 8010ff2:	4623      	mov	r3, r4
 8010ff4:	80fb      	strh	r3, [r7, #6]
 8010ff6:	4603      	mov	r3, r0
 8010ff8:	717b      	strb	r3, [r7, #5]
 8010ffa:	460b      	mov	r3, r1
 8010ffc:	713b      	strb	r3, [r7, #4]
 8010ffe:	4613      	mov	r3, r2
 8011000:	70fb      	strb	r3, [r7, #3]
    if( b0 == 0 )
 8011002:	69bb      	ldr	r3, [r7, #24]
 8011004:	2b00      	cmp	r3, #0
 8011006:	d101      	bne.n	801100c <PrepareB0+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011008:	230a      	movs	r3, #10
 801100a:	e04e      	b.n	80110aa <PrepareB0+0xc6>
    }

    b0[0] = 0x49;
 801100c:	69bb      	ldr	r3, [r7, #24]
 801100e:	2249      	movs	r2, #73	; 0x49
 8011010:	701a      	strb	r2, [r3, #0]
    }
    else
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
    /* ST_WORAROUND_END */
    {
        b0[1] = 0x00;
 8011012:	69bb      	ldr	r3, [r7, #24]
 8011014:	3301      	adds	r3, #1
 8011016:	2200      	movs	r2, #0
 8011018:	701a      	strb	r2, [r3, #0]
        b0[2] = 0x00;
 801101a:	69bb      	ldr	r3, [r7, #24]
 801101c:	3302      	adds	r3, #2
 801101e:	2200      	movs	r2, #0
 8011020:	701a      	strb	r2, [r3, #0]
    }

    b0[3] = 0x00;
 8011022:	69bb      	ldr	r3, [r7, #24]
 8011024:	3303      	adds	r3, #3
 8011026:	2200      	movs	r2, #0
 8011028:	701a      	strb	r2, [r3, #0]
    b0[4] = 0x00;
 801102a:	69bb      	ldr	r3, [r7, #24]
 801102c:	3304      	adds	r3, #4
 801102e:	2200      	movs	r2, #0
 8011030:	701a      	strb	r2, [r3, #0]

    b0[5] = dir;
 8011032:	69bb      	ldr	r3, [r7, #24]
 8011034:	3305      	adds	r3, #5
 8011036:	78fa      	ldrb	r2, [r7, #3]
 8011038:	701a      	strb	r2, [r3, #0]

    b0[6] = devAddr & 0xFF;
 801103a:	69bb      	ldr	r3, [r7, #24]
 801103c:	3306      	adds	r3, #6
 801103e:	693a      	ldr	r2, [r7, #16]
 8011040:	b2d2      	uxtb	r2, r2
 8011042:	701a      	strb	r2, [r3, #0]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 8011044:	693b      	ldr	r3, [r7, #16]
 8011046:	0a1a      	lsrs	r2, r3, #8
 8011048:	69bb      	ldr	r3, [r7, #24]
 801104a:	3307      	adds	r3, #7
 801104c:	b2d2      	uxtb	r2, r2
 801104e:	701a      	strb	r2, [r3, #0]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 8011050:	693b      	ldr	r3, [r7, #16]
 8011052:	0c1a      	lsrs	r2, r3, #16
 8011054:	69bb      	ldr	r3, [r7, #24]
 8011056:	3308      	adds	r3, #8
 8011058:	b2d2      	uxtb	r2, r2
 801105a:	701a      	strb	r2, [r3, #0]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 801105c:	693b      	ldr	r3, [r7, #16]
 801105e:	0e1a      	lsrs	r2, r3, #24
 8011060:	69bb      	ldr	r3, [r7, #24]
 8011062:	3309      	adds	r3, #9
 8011064:	b2d2      	uxtb	r2, r2
 8011066:	701a      	strb	r2, [r3, #0]

    b0[10] = fCnt & 0xFF;
 8011068:	69bb      	ldr	r3, [r7, #24]
 801106a:	330a      	adds	r3, #10
 801106c:	697a      	ldr	r2, [r7, #20]
 801106e:	b2d2      	uxtb	r2, r2
 8011070:	701a      	strb	r2, [r3, #0]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 8011072:	697b      	ldr	r3, [r7, #20]
 8011074:	0a1a      	lsrs	r2, r3, #8
 8011076:	69bb      	ldr	r3, [r7, #24]
 8011078:	330b      	adds	r3, #11
 801107a:	b2d2      	uxtb	r2, r2
 801107c:	701a      	strb	r2, [r3, #0]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 801107e:	697b      	ldr	r3, [r7, #20]
 8011080:	0c1a      	lsrs	r2, r3, #16
 8011082:	69bb      	ldr	r3, [r7, #24]
 8011084:	330c      	adds	r3, #12
 8011086:	b2d2      	uxtb	r2, r2
 8011088:	701a      	strb	r2, [r3, #0]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 801108a:	697b      	ldr	r3, [r7, #20]
 801108c:	0e1a      	lsrs	r2, r3, #24
 801108e:	69bb      	ldr	r3, [r7, #24]
 8011090:	330d      	adds	r3, #13
 8011092:	b2d2      	uxtb	r2, r2
 8011094:	701a      	strb	r2, [r3, #0]

    b0[14] = 0x00;
 8011096:	69bb      	ldr	r3, [r7, #24]
 8011098:	330e      	adds	r3, #14
 801109a:	2200      	movs	r2, #0
 801109c:	701a      	strb	r2, [r3, #0]

    b0[15] = msgLen & 0xFF;
 801109e:	69bb      	ldr	r3, [r7, #24]
 80110a0:	330f      	adds	r3, #15
 80110a2:	88fa      	ldrh	r2, [r7, #6]
 80110a4:	b2d2      	uxtb	r2, r2
 80110a6:	701a      	strb	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 80110a8:	2300      	movs	r3, #0
}
 80110aa:	4618      	mov	r0, r3
 80110ac:	3708      	adds	r7, #8
 80110ae:	46bd      	mov	sp, r7
 80110b0:	bc90      	pop	{r4, r7}
 80110b2:	4770      	bx	lr

080110b4 <ComputeCmacB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t ComputeCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t* cmac )
{
 80110b4:	b590      	push	{r4, r7, lr}
 80110b6:	b08b      	sub	sp, #44	; 0x2c
 80110b8:	af04      	add	r7, sp, #16
 80110ba:	6078      	str	r0, [r7, #4]
 80110bc:	4608      	mov	r0, r1
 80110be:	4611      	mov	r1, r2
 80110c0:	461a      	mov	r2, r3
 80110c2:	4603      	mov	r3, r0
 80110c4:	807b      	strh	r3, [r7, #2]
 80110c6:	460b      	mov	r3, r1
 80110c8:	707b      	strb	r3, [r7, #1]
 80110ca:	4613      	mov	r3, r2
 80110cc:	703b      	strb	r3, [r7, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 80110ce:	687b      	ldr	r3, [r7, #4]
 80110d0:	2b00      	cmp	r3, #0
 80110d2:	d002      	beq.n	80110da <ComputeCmacB0+0x26>
 80110d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80110d6:	2b00      	cmp	r3, #0
 80110d8:	d101      	bne.n	80110de <ComputeCmacB0+0x2a>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80110da:	230a      	movs	r3, #10
 80110dc:	e024      	b.n	8011128 <ComputeCmacB0+0x74>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 80110de:	887b      	ldrh	r3, [r7, #2]
 80110e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80110e4:	d901      	bls.n	80110ea <ComputeCmacB0+0x36>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 80110e6:	230e      	movs	r3, #14
 80110e8:	e01e      	b.n	8011128 <ComputeCmacB0+0x74>
    }

    uint8_t micBuff[MIC_BLOCK_BX_SIZE];

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 80110ea:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 80110ee:	783a      	ldrb	r2, [r7, #0]
 80110f0:	7879      	ldrb	r1, [r7, #1]
 80110f2:	8878      	ldrh	r0, [r7, #2]
 80110f4:	f107 0308 	add.w	r3, r7, #8
 80110f8:	9302      	str	r3, [sp, #8]
 80110fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80110fc:	9301      	str	r3, [sp, #4]
 80110fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011100:	9300      	str	r3, [sp, #0]
 8011102:	4623      	mov	r3, r4
 8011104:	f7ff ff6e 	bl	8010fe4 <PrepareB0>

    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 8011108:	7879      	ldrb	r1, [r7, #1]
 801110a:	887a      	ldrh	r2, [r7, #2]
 801110c:	f107 0008 	add.w	r0, r7, #8
 8011110:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011112:	9300      	str	r3, [sp, #0]
 8011114:	460b      	mov	r3, r1
 8011116:	6879      	ldr	r1, [r7, #4]
 8011118:	f7f9 f8cc 	bl	800a2b4 <SecureElementComputeAesCmac>
 801111c:	4603      	mov	r3, r0
 801111e:	2b00      	cmp	r3, #0
 8011120:	d001      	beq.n	8011126 <ComputeCmacB0+0x72>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8011122:	230f      	movs	r3, #15
 8011124:	e000      	b.n	8011128 <ComputeCmacB0+0x74>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8011126:	2300      	movs	r3, #0
}
 8011128:	4618      	mov	r0, r3
 801112a:	371c      	adds	r7, #28
 801112c:	46bd      	mov	sp, r7
 801112e:	bd90      	pop	{r4, r7, pc}

08011130 <VerifyCmacB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[in]  expectedCmac   - Expected cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
{
 8011130:	b590      	push	{r4, r7, lr}
 8011132:	b0cd      	sub	sp, #308	; 0x134
 8011134:	af04      	add	r7, sp, #16
 8011136:	1d3c      	adds	r4, r7, #4
 8011138:	6020      	str	r0, [r4, #0]
 801113a:	460c      	mov	r4, r1
 801113c:	4610      	mov	r0, r2
 801113e:	4619      	mov	r1, r3
 8011140:	1cbb      	adds	r3, r7, #2
 8011142:	4622      	mov	r2, r4
 8011144:	801a      	strh	r2, [r3, #0]
 8011146:	1c7b      	adds	r3, r7, #1
 8011148:	4602      	mov	r2, r0
 801114a:	701a      	strb	r2, [r3, #0]
 801114c:	463b      	mov	r3, r7
 801114e:	460a      	mov	r2, r1
 8011150:	701a      	strb	r2, [r3, #0]
    if( msg == 0 )
 8011152:	1d3b      	adds	r3, r7, #4
 8011154:	681b      	ldr	r3, [r3, #0]
 8011156:	2b00      	cmp	r3, #0
 8011158:	d101      	bne.n	801115e <VerifyCmacB0+0x2e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801115a:	230a      	movs	r3, #10
 801115c:	e04b      	b.n	80111f6 <VerifyCmacB0+0xc6>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 801115e:	1cbb      	adds	r3, r7, #2
 8011160:	881b      	ldrh	r3, [r3, #0]
 8011162:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011166:	d901      	bls.n	801116c <VerifyCmacB0+0x3c>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8011168:	230e      	movs	r3, #14
 801116a:	e044      	b.n	80111f6 <VerifyCmacB0+0xc6>
    }

    uint8_t micBuff[CRYPTO_BUFFER_SIZE];
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 801116c:	f107 030c 	add.w	r3, r7, #12
 8011170:	f44f 7288 	mov.w	r2, #272	; 0x110
 8011174:	2100      	movs	r1, #0
 8011176:	4618      	mov	r0, r3
 8011178:	f003 fb6a 	bl	8014850 <memset1>

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 801117c:	f897 4130 	ldrb.w	r4, [r7, #304]	; 0x130
 8011180:	463b      	mov	r3, r7
 8011182:	781a      	ldrb	r2, [r3, #0]
 8011184:	1c7b      	adds	r3, r7, #1
 8011186:	7819      	ldrb	r1, [r3, #0]
 8011188:	1cbb      	adds	r3, r7, #2
 801118a:	8818      	ldrh	r0, [r3, #0]
 801118c:	f107 030c 	add.w	r3, r7, #12
 8011190:	9302      	str	r3, [sp, #8]
 8011192:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8011196:	9301      	str	r3, [sp, #4]
 8011198:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 801119c:	9300      	str	r3, [sp, #0]
 801119e:	4623      	mov	r3, r4
 80111a0:	f7ff ff20 	bl	8010fe4 <PrepareB0>

    // Copy the given data to the mic computation buffer
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 80111a4:	f107 030c 	add.w	r3, r7, #12
 80111a8:	3310      	adds	r3, #16
 80111aa:	1cba      	adds	r2, r7, #2
 80111ac:	8812      	ldrh	r2, [r2, #0]
 80111ae:	1d39      	adds	r1, r7, #4
 80111b0:	6809      	ldr	r1, [r1, #0]
 80111b2:	4618      	mov	r0, r3
 80111b4:	f003 fb11 	bl	80147da <memcpy1>

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 80111b8:	2306      	movs	r3, #6
 80111ba:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 80111be:	1cbb      	adds	r3, r7, #2
 80111c0:	881b      	ldrh	r3, [r3, #0]
 80111c2:	3310      	adds	r3, #16
 80111c4:	b299      	uxth	r1, r3
 80111c6:	1c7b      	adds	r3, r7, #1
 80111c8:	781b      	ldrb	r3, [r3, #0]
 80111ca:	f107 000c 	add.w	r0, r7, #12
 80111ce:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 80111d2:	f7f9 f88d 	bl	800a2f0 <SecureElementVerifyAesCmac>
 80111d6:	4603      	mov	r3, r0
 80111d8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

    if( retval == SECURE_ELEMENT_SUCCESS )
 80111dc:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80111e0:	2b00      	cmp	r3, #0
 80111e2:	d101      	bne.n	80111e8 <VerifyCmacB0+0xb8>
    {
        return LORAMAC_CRYPTO_SUCCESS;
 80111e4:	2300      	movs	r3, #0
 80111e6:	e006      	b.n	80111f6 <VerifyCmacB0+0xc6>
    }
    else if( retval == SECURE_ELEMENT_FAIL_CMAC )
 80111e8:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80111ec:	2b01      	cmp	r3, #1
 80111ee:	d101      	bne.n	80111f4 <VerifyCmacB0+0xc4>
    {
        return LORAMAC_CRYPTO_FAIL_MIC;
 80111f0:	2301      	movs	r3, #1
 80111f2:	e000      	b.n	80111f6 <VerifyCmacB0+0xc6>
    }

    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80111f4:	230f      	movs	r3, #15
}
 80111f6:	4618      	mov	r0, r3
 80111f8:	f507 7792 	add.w	r7, r7, #292	; 0x124
 80111fc:	46bd      	mov	sp, r7
 80111fe:	bd90      	pop	{r4, r7, pc}

08011200 <GetKeyAddrItem>:
 * \param[IN]  addrID          - Address identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t GetKeyAddrItem( AddressIdentifier_t addrID, KeyAddr_t** item )
{
 8011200:	b480      	push	{r7}
 8011202:	b085      	sub	sp, #20
 8011204:	af00      	add	r7, sp, #0
 8011206:	4603      	mov	r3, r0
 8011208:	6039      	str	r1, [r7, #0]
 801120a:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 801120c:	2300      	movs	r3, #0
 801120e:	73fb      	strb	r3, [r7, #15]
 8011210:	e011      	b.n	8011236 <GetKeyAddrItem+0x36>
    {
        if( KeyAddrList[i].AddrID == addrID )
 8011212:	7bfb      	ldrb	r3, [r7, #15]
 8011214:	4a0c      	ldr	r2, [pc, #48]	; (8011248 <GetKeyAddrItem+0x48>)
 8011216:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 801121a:	79fa      	ldrb	r2, [r7, #7]
 801121c:	429a      	cmp	r2, r3
 801121e:	d107      	bne.n	8011230 <GetKeyAddrItem+0x30>
        {
            *item = &( KeyAddrList[i] );
 8011220:	7bfb      	ldrb	r3, [r7, #15]
 8011222:	009b      	lsls	r3, r3, #2
 8011224:	4a08      	ldr	r2, [pc, #32]	; (8011248 <GetKeyAddrItem+0x48>)
 8011226:	441a      	add	r2, r3
 8011228:	683b      	ldr	r3, [r7, #0]
 801122a:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_SUCCESS;
 801122c:	2300      	movs	r3, #0
 801122e:	e006      	b.n	801123e <GetKeyAddrItem+0x3e>
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8011230:	7bfb      	ldrb	r3, [r7, #15]
 8011232:	3301      	adds	r3, #1
 8011234:	73fb      	strb	r3, [r7, #15]
 8011236:	7bfb      	ldrb	r3, [r7, #15]
 8011238:	2b01      	cmp	r3, #1
 801123a:	d9ea      	bls.n	8011212 <GetKeyAddrItem+0x12>
        }
    }
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 801123c:	230c      	movs	r3, #12
}
 801123e:	4618      	mov	r0, r3
 8011240:	3714      	adds	r7, #20
 8011242:	46bd      	mov	sp, r7
 8011244:	bc80      	pop	{r7}
 8011246:	4770      	bx	lr
 8011248:	200000c4 	.word	0x200000c4

0801124c <DeriveSessionKey10x>:
 * \param[IN]  netID          - Network Identifier
 * \param[IN]  deviceNonce    - Device nonce
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t DeriveSessionKey10x( KeyIdentifier_t keyID, uint32_t joinNonce, uint32_t netID, uint16_t devNonce )
{
 801124c:	b580      	push	{r7, lr}
 801124e:	b088      	sub	sp, #32
 8011250:	af00      	add	r7, sp, #0
 8011252:	60b9      	str	r1, [r7, #8]
 8011254:	607a      	str	r2, [r7, #4]
 8011256:	461a      	mov	r2, r3
 8011258:	4603      	mov	r3, r0
 801125a:	73fb      	strb	r3, [r7, #15]
 801125c:	4613      	mov	r3, r2
 801125e:	81bb      	strh	r3, [r7, #12]
    uint8_t compBase[16] = { 0 };
 8011260:	2300      	movs	r3, #0
 8011262:	613b      	str	r3, [r7, #16]
 8011264:	f107 0314 	add.w	r3, r7, #20
 8011268:	2200      	movs	r2, #0
 801126a:	601a      	str	r2, [r3, #0]
 801126c:	605a      	str	r2, [r3, #4]
 801126e:	609a      	str	r2, [r3, #8]

    /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
    switch( keyID )
 8011270:	7bfb      	ldrb	r3, [r7, #15]
 8011272:	2b02      	cmp	r3, #2
 8011274:	d002      	beq.n	801127c <DeriveSessionKey10x+0x30>
 8011276:	2b03      	cmp	r3, #3
 8011278:	d003      	beq.n	8011282 <DeriveSessionKey10x+0x36>
 801127a:	e005      	b.n	8011288 <DeriveSessionKey10x+0x3c>
        case S_NWK_S_INT_KEY:
        case NWK_S_ENC_KEY:
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case NWK_S_KEY:
#endif /* USE_LRWAN_1_1_X_CRYPTO */
            compBase[0] = 0x01;
 801127c:	2301      	movs	r3, #1
 801127e:	743b      	strb	r3, [r7, #16]
            break;
 8011280:	e004      	b.n	801128c <DeriveSessionKey10x+0x40>
        case APP_S_KEY:
            compBase[0] = 0x02;
 8011282:	2302      	movs	r3, #2
 8011284:	743b      	strb	r3, [r7, #16]
            break;
 8011286:	e001      	b.n	801128c <DeriveSessionKey10x+0x40>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8011288:	230b      	movs	r3, #11
 801128a:	e02a      	b.n	80112e2 <DeriveSessionKey10x+0x96>
    }
   /* ST_WORKAROUND_END */

    compBase[1] = ( uint8_t )( ( joinNonce >> 0 ) & 0xFF );
 801128c:	68bb      	ldr	r3, [r7, #8]
 801128e:	b2db      	uxtb	r3, r3
 8011290:	747b      	strb	r3, [r7, #17]
    compBase[2] = ( uint8_t )( ( joinNonce >> 8 ) & 0xFF );
 8011292:	68bb      	ldr	r3, [r7, #8]
 8011294:	0a1b      	lsrs	r3, r3, #8
 8011296:	b2db      	uxtb	r3, r3
 8011298:	74bb      	strb	r3, [r7, #18]
    compBase[3] = ( uint8_t )( ( joinNonce >> 16 ) & 0xFF );
 801129a:	68bb      	ldr	r3, [r7, #8]
 801129c:	0c1b      	lsrs	r3, r3, #16
 801129e:	b2db      	uxtb	r3, r3
 80112a0:	74fb      	strb	r3, [r7, #19]

    compBase[4] = ( uint8_t )( ( netID >> 0 ) & 0xFF );
 80112a2:	687b      	ldr	r3, [r7, #4]
 80112a4:	b2db      	uxtb	r3, r3
 80112a6:	753b      	strb	r3, [r7, #20]
    compBase[5] = ( uint8_t )( ( netID >> 8 ) & 0xFF );
 80112a8:	687b      	ldr	r3, [r7, #4]
 80112aa:	0a1b      	lsrs	r3, r3, #8
 80112ac:	b2db      	uxtb	r3, r3
 80112ae:	757b      	strb	r3, [r7, #21]
    compBase[6] = ( uint8_t )( ( netID >> 16 ) & 0xFF );
 80112b0:	687b      	ldr	r3, [r7, #4]
 80112b2:	0c1b      	lsrs	r3, r3, #16
 80112b4:	b2db      	uxtb	r3, r3
 80112b6:	75bb      	strb	r3, [r7, #22]

    compBase[7] = ( uint8_t )( ( devNonce >> 0 ) & 0xFF );
 80112b8:	89bb      	ldrh	r3, [r7, #12]
 80112ba:	b2db      	uxtb	r3, r3
 80112bc:	75fb      	strb	r3, [r7, #23]
    compBase[8] = ( uint8_t )( ( devNonce >> 8 ) & 0xFF );
 80112be:	89bb      	ldrh	r3, [r7, #12]
 80112c0:	0a1b      	lsrs	r3, r3, #8
 80112c2:	b29b      	uxth	r3, r3
 80112c4:	b2db      	uxtb	r3, r3
 80112c6:	763b      	strb	r3, [r7, #24]

    if( SecureElementDeriveAndStoreKey( compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 80112c8:	7bfa      	ldrb	r2, [r7, #15]
 80112ca:	f107 0310 	add.w	r3, r7, #16
 80112ce:	2101      	movs	r1, #1
 80112d0:	4618      	mov	r0, r3
 80112d2:	f7f9 f89a 	bl	800a40a <SecureElementDeriveAndStoreKey>
 80112d6:	4603      	mov	r3, r0
 80112d8:	2b00      	cmp	r3, #0
 80112da:	d001      	beq.n	80112e0 <DeriveSessionKey10x+0x94>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80112dc:	230f      	movs	r3, #15
 80112de:	e000      	b.n	80112e2 <DeriveSessionKey10x+0x96>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80112e0:	2300      	movs	r3, #0
}
 80112e2:	4618      	mov	r0, r3
 80112e4:	3720      	adds	r7, #32
 80112e6:	46bd      	mov	sp, r7
 80112e8:	bd80      	pop	{r7, pc}
	...

080112ec <GetLastFcntDown>:
 * \param[IN]     lastDown     - Last downlink counter value
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
 80112ec:	b480      	push	{r7}
 80112ee:	b083      	sub	sp, #12
 80112f0:	af00      	add	r7, sp, #0
 80112f2:	4603      	mov	r3, r0
 80112f4:	6039      	str	r1, [r7, #0]
 80112f6:	71fb      	strb	r3, [r7, #7]
    if( lastDown == NULL )
 80112f8:	683b      	ldr	r3, [r7, #0]
 80112fa:	2b00      	cmp	r3, #0
 80112fc:	d101      	bne.n	8011302 <GetLastFcntDown+0x16>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80112fe:	230a      	movs	r3, #10
 8011300:	e03b      	b.n	801137a <GetLastFcntDown+0x8e>
    }
    switch( fCntID )
 8011302:	79fb      	ldrb	r3, [r7, #7]
 8011304:	3b01      	subs	r3, #1
 8011306:	2b03      	cmp	r3, #3
 8011308:	d834      	bhi.n	8011374 <GetLastFcntDown+0x88>
 801130a:	a201      	add	r2, pc, #4	; (adr r2, 8011310 <GetLastFcntDown+0x24>)
 801130c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011310:	08011321 	.word	0x08011321
 8011314:	08011339 	.word	0x08011339
 8011318:	08011351 	.word	0x08011351
 801131c:	08011369 	.word	0x08011369
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.NFCntDown;
 8011320:	4b18      	ldr	r3, [pc, #96]	; (8011384 <GetLastFcntDown+0x98>)
 8011322:	681b      	ldr	r3, [r3, #0]
 8011324:	691a      	ldr	r2, [r3, #16]
 8011326:	683b      	ldr	r3, [r7, #0]
 8011328:	601a      	str	r2, [r3, #0]
            CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.NFCntDown;
 801132a:	4b16      	ldr	r3, [pc, #88]	; (8011384 <GetLastFcntDown+0x98>)
 801132c:	681a      	ldr	r2, [r3, #0]
 801132e:	4b15      	ldr	r3, [pc, #84]	; (8011384 <GetLastFcntDown+0x98>)
 8011330:	681b      	ldr	r3, [r3, #0]
 8011332:	6912      	ldr	r2, [r2, #16]
 8011334:	621a      	str	r2, [r3, #32]
            break;
 8011336:	e01f      	b.n	8011378 <GetLastFcntDown+0x8c>
        case A_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.AFCntDown;
 8011338:	4b12      	ldr	r3, [pc, #72]	; (8011384 <GetLastFcntDown+0x98>)
 801133a:	681b      	ldr	r3, [r3, #0]
 801133c:	695a      	ldr	r2, [r3, #20]
 801133e:	683b      	ldr	r3, [r7, #0]
 8011340:	601a      	str	r2, [r3, #0]
            CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.AFCntDown;
 8011342:	4b10      	ldr	r3, [pc, #64]	; (8011384 <GetLastFcntDown+0x98>)
 8011344:	681a      	ldr	r2, [r3, #0]
 8011346:	4b0f      	ldr	r3, [pc, #60]	; (8011384 <GetLastFcntDown+0x98>)
 8011348:	681b      	ldr	r3, [r3, #0]
 801134a:	6952      	ldr	r2, [r2, #20]
 801134c:	621a      	str	r2, [r3, #32]
            break;
 801134e:	e013      	b.n	8011378 <GetLastFcntDown+0x8c>
        case FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.FCntDown;
 8011350:	4b0c      	ldr	r3, [pc, #48]	; (8011384 <GetLastFcntDown+0x98>)
 8011352:	681b      	ldr	r3, [r3, #0]
 8011354:	699a      	ldr	r2, [r3, #24]
 8011356:	683b      	ldr	r3, [r7, #0]
 8011358:	601a      	str	r2, [r3, #0]
            CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.FCntDown;
 801135a:	4b0a      	ldr	r3, [pc, #40]	; (8011384 <GetLastFcntDown+0x98>)
 801135c:	681a      	ldr	r2, [r3, #0]
 801135e:	4b09      	ldr	r3, [pc, #36]	; (8011384 <GetLastFcntDown+0x98>)
 8011360:	681b      	ldr	r3, [r3, #0]
 8011362:	6992      	ldr	r2, [r2, #24]
 8011364:	621a      	str	r2, [r3, #32]
            break;
 8011366:	e007      	b.n	8011378 <GetLastFcntDown+0x8c>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            *lastDown = CryptoNvm->FCntList.McFCntDown[0];
 8011368:	4b06      	ldr	r3, [pc, #24]	; (8011384 <GetLastFcntDown+0x98>)
 801136a:	681b      	ldr	r3, [r3, #0]
 801136c:	69da      	ldr	r2, [r3, #28]
 801136e:	683b      	ldr	r3, [r7, #0]
 8011370:	601a      	str	r2, [r3, #0]
            break;
 8011372:	e001      	b.n	8011378 <GetLastFcntDown+0x8c>
        case MC_FCNT_DOWN_3:
            *lastDown = CryptoNvm->FCntList.McFCntDown[3];
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 8011374:	2305      	movs	r3, #5
 8011376:	e000      	b.n	801137a <GetLastFcntDown+0x8e>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8011378:	2300      	movs	r3, #0
}
 801137a:	4618      	mov	r0, r3
 801137c:	370c      	adds	r7, #12
 801137e:	46bd      	mov	sp, r7
 8011380:	bc80      	pop	{r7}
 8011382:	4770      	bx	lr
 8011384:	20000bc8 	.word	0x20000bc8

08011388 <CheckFCntDown>:
 * \param[IN]     currentDown  - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static bool CheckFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8011388:	b580      	push	{r7, lr}
 801138a:	b084      	sub	sp, #16
 801138c:	af00      	add	r7, sp, #0
 801138e:	4603      	mov	r3, r0
 8011390:	6039      	str	r1, [r7, #0]
 8011392:	71fb      	strb	r3, [r7, #7]
    uint32_t lastDown = 0;
 8011394:	2300      	movs	r3, #0
 8011396:	60fb      	str	r3, [r7, #12]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 8011398:	f107 020c 	add.w	r2, r7, #12
 801139c:	79fb      	ldrb	r3, [r7, #7]
 801139e:	4611      	mov	r1, r2
 80113a0:	4618      	mov	r0, r3
 80113a2:	f7ff ffa3 	bl	80112ec <GetLastFcntDown>
 80113a6:	4603      	mov	r3, r0
 80113a8:	2b00      	cmp	r3, #0
 80113aa:	d001      	beq.n	80113b0 <CheckFCntDown+0x28>
    {
        return false;
 80113ac:	2300      	movs	r3, #0
 80113ae:	e00a      	b.n	80113c6 <CheckFCntDown+0x3e>
    }
    if( ( currentDown > lastDown ) ||
 80113b0:	68fb      	ldr	r3, [r7, #12]
 80113b2:	683a      	ldr	r2, [r7, #0]
 80113b4:	429a      	cmp	r2, r3
 80113b6:	d803      	bhi.n	80113c0 <CheckFCntDown+0x38>
        // For LoRaWAN 1.0.X only. Allow downlink frames of 0
        ( lastDown == FCNT_DOWN_INITAL_VALUE ) )
 80113b8:	68fb      	ldr	r3, [r7, #12]
    if( ( currentDown > lastDown ) ||
 80113ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80113be:	d101      	bne.n	80113c4 <CheckFCntDown+0x3c>
    {
        return true;
 80113c0:	2301      	movs	r3, #1
 80113c2:	e000      	b.n	80113c6 <CheckFCntDown+0x3e>
    }
    else
    {
        return false;
 80113c4:	2300      	movs	r3, #0
    }
}
 80113c6:	4618      	mov	r0, r3
 80113c8:	3710      	adds	r7, #16
 80113ca:	46bd      	mov	sp, r7
 80113cc:	bd80      	pop	{r7, pc}
	...

080113d0 <UpdateFCntDown>:
 * \param[IN]     currentDown   - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static void UpdateFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 80113d0:	b480      	push	{r7}
 80113d2:	b083      	sub	sp, #12
 80113d4:	af00      	add	r7, sp, #0
 80113d6:	4603      	mov	r3, r0
 80113d8:	6039      	str	r1, [r7, #0]
 80113da:	71fb      	strb	r3, [r7, #7]
    switch( fCntID )
 80113dc:	79fb      	ldrb	r3, [r7, #7]
 80113de:	3b01      	subs	r3, #1
 80113e0:	2b03      	cmp	r3, #3
 80113e2:	d81f      	bhi.n	8011424 <UpdateFCntDown+0x54>
 80113e4:	a201      	add	r2, pc, #4	; (adr r2, 80113ec <UpdateFCntDown+0x1c>)
 80113e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80113ea:	bf00      	nop
 80113ec:	080113fd 	.word	0x080113fd
 80113f0:	08011407 	.word	0x08011407
 80113f4:	08011411 	.word	0x08011411
 80113f8:	0801141b 	.word	0x0801141b
    {
        case N_FCNT_DOWN:
            CryptoNvm->FCntList.NFCntDown = currentDown;
 80113fc:	4b0c      	ldr	r3, [pc, #48]	; (8011430 <UpdateFCntDown+0x60>)
 80113fe:	681b      	ldr	r3, [r3, #0]
 8011400:	683a      	ldr	r2, [r7, #0]
 8011402:	611a      	str	r2, [r3, #16]
            break;
 8011404:	e00f      	b.n	8011426 <UpdateFCntDown+0x56>
        case A_FCNT_DOWN:
            CryptoNvm->FCntList.AFCntDown = currentDown;
 8011406:	4b0a      	ldr	r3, [pc, #40]	; (8011430 <UpdateFCntDown+0x60>)
 8011408:	681b      	ldr	r3, [r3, #0]
 801140a:	683a      	ldr	r2, [r7, #0]
 801140c:	615a      	str	r2, [r3, #20]
            break;
 801140e:	e00a      	b.n	8011426 <UpdateFCntDown+0x56>
        case FCNT_DOWN:
            CryptoNvm->FCntList.FCntDown = currentDown;
 8011410:	4b07      	ldr	r3, [pc, #28]	; (8011430 <UpdateFCntDown+0x60>)
 8011412:	681b      	ldr	r3, [r3, #0]
 8011414:	683a      	ldr	r2, [r7, #0]
 8011416:	619a      	str	r2, [r3, #24]
            break;
 8011418:	e005      	b.n	8011426 <UpdateFCntDown+0x56>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            CryptoNvm->FCntList.McFCntDown[0] = currentDown;
 801141a:	4b05      	ldr	r3, [pc, #20]	; (8011430 <UpdateFCntDown+0x60>)
 801141c:	681b      	ldr	r3, [r3, #0]
 801141e:	683a      	ldr	r2, [r7, #0]
 8011420:	61da      	str	r2, [r3, #28]
            break;
 8011422:	e000      	b.n	8011426 <UpdateFCntDown+0x56>
        case MC_FCNT_DOWN_3:
            CryptoNvm->FCntList.McFCntDown[3] = currentDown;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            break;
 8011424:	bf00      	nop
    }
}
 8011426:	bf00      	nop
 8011428:	370c      	adds	r7, #12
 801142a:	46bd      	mov	sp, r7
 801142c:	bc80      	pop	{r7}
 801142e:	4770      	bx	lr
 8011430:	20000bc8 	.word	0x20000bc8

08011434 <ResetFCnts>:

/*!
 * Resets the frame counters
 */
static void ResetFCnts( void )
{
 8011434:	b480      	push	{r7}
 8011436:	b083      	sub	sp, #12
 8011438:	af00      	add	r7, sp, #0
    CryptoNvm->FCntList.FCntUp = 0;
 801143a:	4b18      	ldr	r3, [pc, #96]	; (801149c <ResetFCnts+0x68>)
 801143c:	681b      	ldr	r3, [r3, #0]
 801143e:	2200      	movs	r2, #0
 8011440:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 8011442:	4b16      	ldr	r3, [pc, #88]	; (801149c <ResetFCnts+0x68>)
 8011444:	681b      	ldr	r3, [r3, #0]
 8011446:	f04f 32ff 	mov.w	r2, #4294967295
 801144a:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 801144c:	4b13      	ldr	r3, [pc, #76]	; (801149c <ResetFCnts+0x68>)
 801144e:	681b      	ldr	r3, [r3, #0]
 8011450:	f04f 32ff 	mov.w	r2, #4294967295
 8011454:	615a      	str	r2, [r3, #20]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 8011456:	4b11      	ldr	r3, [pc, #68]	; (801149c <ResetFCnts+0x68>)
 8011458:	681b      	ldr	r3, [r3, #0]
 801145a:	f04f 32ff 	mov.w	r2, #4294967295
 801145e:	619a      	str	r2, [r3, #24]
    CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.FCntDown;
 8011460:	4b0e      	ldr	r3, [pc, #56]	; (801149c <ResetFCnts+0x68>)
 8011462:	681a      	ldr	r2, [r3, #0]
 8011464:	4b0d      	ldr	r3, [pc, #52]	; (801149c <ResetFCnts+0x68>)
 8011466:	681b      	ldr	r3, [r3, #0]
 8011468:	6992      	ldr	r2, [r2, #24]
 801146a:	621a      	str	r2, [r3, #32]

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 801146c:	2300      	movs	r3, #0
 801146e:	607b      	str	r3, [r7, #4]
 8011470:	e00b      	b.n	801148a <ResetFCnts+0x56>
    {
        CryptoNvm->FCntList.McFCntDown[i] = FCNT_DOWN_INITAL_VALUE;
 8011472:	4b0a      	ldr	r3, [pc, #40]	; (801149c <ResetFCnts+0x68>)
 8011474:	681a      	ldr	r2, [r3, #0]
 8011476:	687b      	ldr	r3, [r7, #4]
 8011478:	3306      	adds	r3, #6
 801147a:	009b      	lsls	r3, r3, #2
 801147c:	4413      	add	r3, r2
 801147e:	f04f 32ff 	mov.w	r2, #4294967295
 8011482:	605a      	str	r2, [r3, #4]
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8011484:	687b      	ldr	r3, [r7, #4]
 8011486:	3301      	adds	r3, #1
 8011488:	607b      	str	r3, [r7, #4]
 801148a:	687b      	ldr	r3, [r7, #4]
 801148c:	2b00      	cmp	r3, #0
 801148e:	ddf0      	ble.n	8011472 <ResetFCnts+0x3e>
    }
}
 8011490:	bf00      	nop
 8011492:	bf00      	nop
 8011494:	370c      	adds	r7, #12
 8011496:	46bd      	mov	sp, r7
 8011498:	bc80      	pop	{r7}
 801149a:	4770      	bx	lr
 801149c:	20000bc8 	.word	0x20000bc8

080114a0 <LoRaMacCryptoInit>:

/*
 *  API functions
 */
LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmData_t* nvm )
{
 80114a0:	b580      	push	{r7, lr}
 80114a2:	b082      	sub	sp, #8
 80114a4:	af00      	add	r7, sp, #0
 80114a6:	6078      	str	r0, [r7, #4]
    if( nvm == NULL )
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	2b00      	cmp	r3, #0
 80114ac:	d101      	bne.n	80114b2 <LoRaMacCryptoInit+0x12>
    {
        return LORAMAC_CRYPTO_FAIL_PARAM;
 80114ae:	2309      	movs	r3, #9
 80114b0:	e01c      	b.n	80114ec <LoRaMacCryptoInit+0x4c>
    }

    // Assign non volatile context
    CryptoNvm = nvm;
 80114b2:	4a10      	ldr	r2, [pc, #64]	; (80114f4 <LoRaMacCryptoInit+0x54>)
 80114b4:	687b      	ldr	r3, [r7, #4]
 80114b6:	6013      	str	r3, [r2, #0]

    // Initialize with default
    memset1( ( uint8_t* )CryptoNvm, 0, sizeof( LoRaMacCryptoNvmData_t ) );
 80114b8:	4b0e      	ldr	r3, [pc, #56]	; (80114f4 <LoRaMacCryptoInit+0x54>)
 80114ba:	681b      	ldr	r3, [r3, #0]
 80114bc:	2228      	movs	r2, #40	; 0x28
 80114be:	2100      	movs	r1, #0
 80114c0:	4618      	mov	r0, r3
 80114c2:	f003 f9c5 	bl	8014850 <memset1>

    // Set default LoRaWAN version
    CryptoNvm->LrWanVersion.Fields.Major = 1;
 80114c6:	4b0b      	ldr	r3, [pc, #44]	; (80114f4 <LoRaMacCryptoInit+0x54>)
 80114c8:	681b      	ldr	r3, [r3, #0]
 80114ca:	2201      	movs	r2, #1
 80114cc:	70da      	strb	r2, [r3, #3]
    CryptoNvm->LrWanVersion.Fields.Minor = 1;
 80114ce:	4b09      	ldr	r3, [pc, #36]	; (80114f4 <LoRaMacCryptoInit+0x54>)
 80114d0:	681b      	ldr	r3, [r3, #0]
 80114d2:	2201      	movs	r2, #1
 80114d4:	709a      	strb	r2, [r3, #2]
    CryptoNvm->LrWanVersion.Fields.Patch = 1;
 80114d6:	4b07      	ldr	r3, [pc, #28]	; (80114f4 <LoRaMacCryptoInit+0x54>)
 80114d8:	681b      	ldr	r3, [r3, #0]
 80114da:	2201      	movs	r2, #1
 80114dc:	705a      	strb	r2, [r3, #1]
    CryptoNvm->LrWanVersion.Fields.Revision = 0;
 80114de:	4b05      	ldr	r3, [pc, #20]	; (80114f4 <LoRaMacCryptoInit+0x54>)
 80114e0:	681b      	ldr	r3, [r3, #0]
 80114e2:	2200      	movs	r2, #0
 80114e4:	701a      	strb	r2, [r3, #0]

    // Reset frame counters
    ResetFCnts( );
 80114e6:	f7ff ffa5 	bl	8011434 <ResetFCnts>

    return LORAMAC_CRYPTO_SUCCESS;
 80114ea:	2300      	movs	r3, #0
}
 80114ec:	4618      	mov	r0, r3
 80114ee:	3708      	adds	r7, #8
 80114f0:	46bd      	mov	sp, r7
 80114f2:	bd80      	pop	{r7, pc}
 80114f4:	20000bc8 	.word	0x20000bc8

080114f8 <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
 80114f8:	b480      	push	{r7}
 80114fa:	b083      	sub	sp, #12
 80114fc:	af00      	add	r7, sp, #0
 80114fe:	6078      	str	r0, [r7, #4]
    CryptoNvm->LrWanVersion = version;
 8011500:	4b04      	ldr	r3, [pc, #16]	; (8011514 <LoRaMacCryptoSetLrWanVersion+0x1c>)
 8011502:	681b      	ldr	r3, [r3, #0]
 8011504:	687a      	ldr	r2, [r7, #4]
 8011506:	601a      	str	r2, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 8011508:	2300      	movs	r3, #0
}
 801150a:	4618      	mov	r0, r3
 801150c:	370c      	adds	r7, #12
 801150e:	46bd      	mov	sp, r7
 8011510:	bc80      	pop	{r7}
 8011512:	4770      	bx	lr
 8011514:	20000bc8 	.word	0x20000bc8

08011518 <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
 8011518:	b480      	push	{r7}
 801151a:	b083      	sub	sp, #12
 801151c:	af00      	add	r7, sp, #0
 801151e:	6078      	str	r0, [r7, #4]
    if( currentUp == NULL )
 8011520:	687b      	ldr	r3, [r7, #4]
 8011522:	2b00      	cmp	r3, #0
 8011524:	d101      	bne.n	801152a <LoRaMacCryptoGetFCntUp+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011526:	230a      	movs	r3, #10
 8011528:	e006      	b.n	8011538 <LoRaMacCryptoGetFCntUp+0x20>
    }

    *currentUp = CryptoNvm->FCntList.FCntUp + 1;
 801152a:	4b06      	ldr	r3, [pc, #24]	; (8011544 <LoRaMacCryptoGetFCntUp+0x2c>)
 801152c:	681b      	ldr	r3, [r3, #0]
 801152e:	68db      	ldr	r3, [r3, #12]
 8011530:	1c5a      	adds	r2, r3, #1
 8011532:	687b      	ldr	r3, [r7, #4]
 8011534:	601a      	str	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8011536:	2300      	movs	r3, #0
}
 8011538:	4618      	mov	r0, r3
 801153a:	370c      	adds	r7, #12
 801153c:	46bd      	mov	sp, r7
 801153e:	bc80      	pop	{r7}
 8011540:	4770      	bx	lr
 8011542:	bf00      	nop
 8011544:	20000bc8 	.word	0x20000bc8

08011548 <LoRaMacCryptoGetFCntDown>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint16_t maxFCntGap, uint32_t frameFcnt, uint32_t* currentDown )
{
 8011548:	b5b0      	push	{r4, r5, r7, lr}
 801154a:	b088      	sub	sp, #32
 801154c:	af00      	add	r7, sp, #0
 801154e:	60ba      	str	r2, [r7, #8]
 8011550:	607b      	str	r3, [r7, #4]
 8011552:	4603      	mov	r3, r0
 8011554:	73fb      	strb	r3, [r7, #15]
 8011556:	460b      	mov	r3, r1
 8011558:	81bb      	strh	r3, [r7, #12]
    uint32_t lastDown = 0;
 801155a:	2300      	movs	r3, #0
 801155c:	617b      	str	r3, [r7, #20]
    int32_t fCntDiff = 0;
 801155e:	2300      	movs	r3, #0
 8011560:	61fb      	str	r3, [r7, #28]
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;
 8011562:	2313      	movs	r3, #19
 8011564:	76fb      	strb	r3, [r7, #27]

    if( currentDown == NULL )
 8011566:	687b      	ldr	r3, [r7, #4]
 8011568:	2b00      	cmp	r3, #0
 801156a:	d101      	bne.n	8011570 <LoRaMacCryptoGetFCntDown+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801156c:	230a      	movs	r3, #10
 801156e:	e04f      	b.n	8011610 <LoRaMacCryptoGetFCntDown+0xc8>
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 8011570:	f107 0214 	add.w	r2, r7, #20
 8011574:	7bfb      	ldrb	r3, [r7, #15]
 8011576:	4611      	mov	r1, r2
 8011578:	4618      	mov	r0, r3
 801157a:	f7ff feb7 	bl	80112ec <GetLastFcntDown>
 801157e:	4603      	mov	r3, r0
 8011580:	76fb      	strb	r3, [r7, #27]
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 8011582:	7efb      	ldrb	r3, [r7, #27]
 8011584:	2b00      	cmp	r3, #0
 8011586:	d001      	beq.n	801158c <LoRaMacCryptoGetFCntDown+0x44>
    {
        return cryptoStatus;
 8011588:	7efb      	ldrb	r3, [r7, #27]
 801158a:	e041      	b.n	8011610 <LoRaMacCryptoGetFCntDown+0xc8>
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITAL_VALUE )
 801158c:	697b      	ldr	r3, [r7, #20]
 801158e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011592:	d103      	bne.n	801159c <LoRaMacCryptoGetFCntDown+0x54>
    {
        *currentDown = frameFcnt;
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	68ba      	ldr	r2, [r7, #8]
 8011598:	601a      	str	r2, [r3, #0]
 801159a:	e01e      	b.n	80115da <LoRaMacCryptoGetFCntDown+0x92>
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 801159c:	697b      	ldr	r3, [r7, #20]
 801159e:	b29b      	uxth	r3, r3
 80115a0:	68ba      	ldr	r2, [r7, #8]
 80115a2:	1ad3      	subs	r3, r2, r3
 80115a4:	61fb      	str	r3, [r7, #28]

        if( fCntDiff > 0 )
 80115a6:	69fb      	ldr	r3, [r7, #28]
 80115a8:	2b00      	cmp	r3, #0
 80115aa:	dd05      	ble.n	80115b8 <LoRaMacCryptoGetFCntDown+0x70>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 80115ac:	697a      	ldr	r2, [r7, #20]
 80115ae:	69fb      	ldr	r3, [r7, #28]
 80115b0:	441a      	add	r2, r3
 80115b2:	687b      	ldr	r3, [r7, #4]
 80115b4:	601a      	str	r2, [r3, #0]
 80115b6:	e010      	b.n	80115da <LoRaMacCryptoGetFCntDown+0x92>
        }
        else if( fCntDiff == 0 )
 80115b8:	69fb      	ldr	r3, [r7, #28]
 80115ba:	2b00      	cmp	r3, #0
 80115bc:	d104      	bne.n	80115c8 <LoRaMacCryptoGetFCntDown+0x80>
        {  // Duplicate FCnt value, keep the current value.
            *currentDown = lastDown;
 80115be:	697a      	ldr	r2, [r7, #20]
 80115c0:	687b      	ldr	r3, [r7, #4]
 80115c2:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 80115c4:	2307      	movs	r3, #7
 80115c6:	e023      	b.n	8011610 <LoRaMacCryptoGetFCntDown+0xc8>
        }
        else
        {  // Negative difference, assume a roll-over of one uint16_t
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 80115c8:	697b      	ldr	r3, [r7, #20]
 80115ca:	0c1b      	lsrs	r3, r3, #16
 80115cc:	041b      	lsls	r3, r3, #16
 80115ce:	68ba      	ldr	r2, [r7, #8]
 80115d0:	4413      	add	r3, r2
 80115d2:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80115d6:	687b      	ldr	r3, [r7, #4]
 80115d8:	601a      	str	r2, [r3, #0]
        }
    }

    // For LoRaWAN 1.0.X only, check maxFCntGap
    if( CryptoNvm->LrWanVersion.Fields.Minor == 0 )
 80115da:	4b0f      	ldr	r3, [pc, #60]	; (8011618 <LoRaMacCryptoGetFCntDown+0xd0>)
 80115dc:	681b      	ldr	r3, [r3, #0]
 80115de:	789b      	ldrb	r3, [r3, #2]
 80115e0:	2b00      	cmp	r3, #0
 80115e2:	d114      	bne.n	801160e <LoRaMacCryptoGetFCntDown+0xc6>
    {
        if( ( ( int64_t )*currentDown - ( int64_t )lastDown ) >= maxFCntGap )
 80115e4:	687b      	ldr	r3, [r7, #4]
 80115e6:	681b      	ldr	r3, [r3, #0]
 80115e8:	4618      	mov	r0, r3
 80115ea:	f04f 0100 	mov.w	r1, #0
 80115ee:	697b      	ldr	r3, [r7, #20]
 80115f0:	461a      	mov	r2, r3
 80115f2:	f04f 0300 	mov.w	r3, #0
 80115f6:	1a84      	subs	r4, r0, r2
 80115f8:	eb61 0503 	sbc.w	r5, r1, r3
 80115fc:	89ba      	ldrh	r2, [r7, #12]
 80115fe:	f04f 0300 	mov.w	r3, #0
 8011602:	4294      	cmp	r4, r2
 8011604:	eb75 0303 	sbcs.w	r3, r5, r3
 8011608:	db01      	blt.n	801160e <LoRaMacCryptoGetFCntDown+0xc6>
        {
            return LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT;
 801160a:	2308      	movs	r3, #8
 801160c:	e000      	b.n	8011610 <LoRaMacCryptoGetFCntDown+0xc8>
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
 801160e:	2300      	movs	r3, #0
}
 8011610:	4618      	mov	r0, r3
 8011612:	3720      	adds	r7, #32
 8011614:	46bd      	mov	sp, r7
 8011616:	bdb0      	pop	{r4, r5, r7, pc}
 8011618:	20000bc8 	.word	0x20000bc8

0801161c <LoRaMacCryptoSetMulticastReference>:
    return LORAMAC_CRYPTO_SUCCESS;
}
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
 801161c:	b480      	push	{r7}
 801161e:	b085      	sub	sp, #20
 8011620:	af00      	add	r7, sp, #0
 8011622:	6078      	str	r0, [r7, #4]
    if( multicastList == NULL )
 8011624:	687b      	ldr	r3, [r7, #4]
 8011626:	2b00      	cmp	r3, #0
 8011628:	d101      	bne.n	801162e <LoRaMacCryptoSetMulticastReference+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801162a:	230a      	movs	r3, #10
 801162c:	e017      	b.n	801165e <LoRaMacCryptoSetMulticastReference+0x42>
    }

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 801162e:	2300      	movs	r3, #0
 8011630:	60fb      	str	r3, [r7, #12]
 8011632:	e010      	b.n	8011656 <LoRaMacCryptoSetMulticastReference+0x3a>
    {
        multicastList[i].DownLinkCounter = &CryptoNvm->FCntList.McFCntDown[i];
 8011634:	4b0c      	ldr	r3, [pc, #48]	; (8011668 <LoRaMacCryptoSetMulticastReference+0x4c>)
 8011636:	6819      	ldr	r1, [r3, #0]
 8011638:	68fb      	ldr	r3, [r7, #12]
 801163a:	222c      	movs	r2, #44	; 0x2c
 801163c:	fb02 f303 	mul.w	r3, r2, r3
 8011640:	687a      	ldr	r2, [r7, #4]
 8011642:	4413      	add	r3, r2
 8011644:	68fa      	ldr	r2, [r7, #12]
 8011646:	3206      	adds	r2, #6
 8011648:	0092      	lsls	r2, r2, #2
 801164a:	440a      	add	r2, r1
 801164c:	3204      	adds	r2, #4
 801164e:	621a      	str	r2, [r3, #32]
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8011650:	68fb      	ldr	r3, [r7, #12]
 8011652:	3301      	adds	r3, #1
 8011654:	60fb      	str	r3, [r7, #12]
 8011656:	68fb      	ldr	r3, [r7, #12]
 8011658:	2b00      	cmp	r3, #0
 801165a:	ddeb      	ble.n	8011634 <LoRaMacCryptoSetMulticastReference+0x18>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 801165c:	2300      	movs	r3, #0
}
 801165e:	4618      	mov	r0, r3
 8011660:	3714      	adds	r7, #20
 8011662:	46bd      	mov	sp, r7
 8011664:	bc80      	pop	{r7}
 8011666:	4770      	bx	lr
 8011668:	20000bc8 	.word	0x20000bc8

0801166c <LoRaMacCryptoSetKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 801166c:	b580      	push	{r7, lr}
 801166e:	b082      	sub	sp, #8
 8011670:	af00      	add	r7, sp, #0
 8011672:	4603      	mov	r3, r0
 8011674:	6039      	str	r1, [r7, #0]
 8011676:	71fb      	strb	r3, [r7, #7]
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 8011678:	79fb      	ldrb	r3, [r7, #7]
 801167a:	6839      	ldr	r1, [r7, #0]
 801167c:	4618      	mov	r0, r3
 801167e:	f7f8 fdbb 	bl	800a1f8 <SecureElementSetKey>
 8011682:	4603      	mov	r3, r0
 8011684:	2b00      	cmp	r3, #0
 8011686:	d001      	beq.n	801168c <LoRaMacCryptoSetKey+0x20>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8011688:	230f      	movs	r3, #15
 801168a:	e018      	b.n	80116be <LoRaMacCryptoSetKey+0x52>
    }
    if( keyID == APP_KEY )
 801168c:	79fb      	ldrb	r3, [r7, #7]
 801168e:	2b00      	cmp	r3, #0
 8011690:	d114      	bne.n	80116bc <LoRaMacCryptoSetKey+0x50>
    {
        // Derive lifetime keys
        if( LoRaMacCryptoDeriveMcRootKey( CryptoNvm->LrWanVersion.Fields.Minor, keyID ) != LORAMAC_CRYPTO_SUCCESS )
 8011692:	4b0d      	ldr	r3, [pc, #52]	; (80116c8 <LoRaMacCryptoSetKey+0x5c>)
 8011694:	681b      	ldr	r3, [r3, #0]
 8011696:	789b      	ldrb	r3, [r3, #2]
 8011698:	79fa      	ldrb	r2, [r7, #7]
 801169a:	4611      	mov	r1, r2
 801169c:	4618      	mov	r0, r3
 801169e:	f000 fa3f 	bl	8011b20 <LoRaMacCryptoDeriveMcRootKey>
 80116a2:	4603      	mov	r3, r0
 80116a4:	2b00      	cmp	r3, #0
 80116a6:	d001      	beq.n	80116ac <LoRaMacCryptoSetKey+0x40>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80116a8:	230f      	movs	r3, #15
 80116aa:	e008      	b.n	80116be <LoRaMacCryptoSetKey+0x52>
        }
        if( LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 80116ac:	2004      	movs	r0, #4
 80116ae:	f000 fa62 	bl	8011b76 <LoRaMacCryptoDeriveMcKEKey>
 80116b2:	4603      	mov	r3, r0
 80116b4:	2b00      	cmp	r3, #0
 80116b6:	d001      	beq.n	80116bc <LoRaMacCryptoSetKey+0x50>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80116b8:	230f      	movs	r3, #15
 80116ba:	e000      	b.n	80116be <LoRaMacCryptoSetKey+0x52>
        }
    }
    return LORAMAC_CRYPTO_SUCCESS;
 80116bc:	2300      	movs	r3, #0
}
 80116be:	4618      	mov	r0, r3
 80116c0:	3708      	adds	r7, #8
 80116c2:	46bd      	mov	sp, r7
 80116c4:	bd80      	pop	{r7, pc}
 80116c6:	bf00      	nop
 80116c8:	20000bc8 	.word	0x20000bc8

080116cc <LoRaMacCryptoPrepareJoinRequest>:

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 80116cc:	b580      	push	{r7, lr}
 80116ce:	b086      	sub	sp, #24
 80116d0:	af02      	add	r7, sp, #8
 80116d2:	6078      	str	r0, [r7, #4]
    if( macMsg == 0 )
 80116d4:	687b      	ldr	r3, [r7, #4]
 80116d6:	2b00      	cmp	r3, #0
 80116d8:	d101      	bne.n	80116de <LoRaMacCryptoPrepareJoinRequest+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80116da:	230a      	movs	r3, #10
 80116dc:	e033      	b.n	8011746 <LoRaMacCryptoPrepareJoinRequest+0x7a>
    }
    KeyIdentifier_t micComputationKeyID = NWK_KEY;
 80116de:	2301      	movs	r3, #1
 80116e0:	73fb      	strb	r3, [r7, #15]

    // Add device nonce
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
 80116e2:	2300      	movs	r3, #0
 80116e4:	60bb      	str	r3, [r7, #8]
    SecureElementRandomNumber( &devNonce );
 80116e6:	f107 0308 	add.w	r3, r7, #8
 80116ea:	4618      	mov	r0, r3
 80116ec:	f7f8 ff4a 	bl	800a584 <SecureElementRandomNumber>
    CryptoNvm->DevNonce = devNonce;
 80116f0:	68ba      	ldr	r2, [r7, #8]
 80116f2:	4b17      	ldr	r3, [pc, #92]	; (8011750 <LoRaMacCryptoPrepareJoinRequest+0x84>)
 80116f4:	681b      	ldr	r3, [r3, #0]
 80116f6:	b292      	uxth	r2, r2
 80116f8:	809a      	strh	r2, [r3, #4]
#else
    CryptoNvm->DevNonce++;
#endif /* USE_RANDOM_DEV_NONCE */
    macMsg->DevNonce = CryptoNvm->DevNonce;
 80116fa:	4b15      	ldr	r3, [pc, #84]	; (8011750 <LoRaMacCryptoPrepareJoinRequest+0x84>)
 80116fc:	681b      	ldr	r3, [r3, #0]
 80116fe:	889a      	ldrh	r2, [r3, #4]
 8011700:	687b      	ldr	r3, [r7, #4]
 8011702:	82da      	strh	r2, [r3, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8011704:	6878      	ldr	r0, [r7, #4]
 8011706:	f000 fc18 	bl	8011f3a <LoRaMacSerializerJoinRequest>
 801170a:	4603      	mov	r3, r0
 801170c:	2b00      	cmp	r3, #0
 801170e:	d001      	beq.n	8011714 <LoRaMacCryptoPrepareJoinRequest+0x48>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8011710:	2311      	movs	r3, #17
 8011712:	e018      	b.n	8011746 <LoRaMacCryptoPrepareJoinRequest+0x7a>
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 8011714:	687b      	ldr	r3, [r7, #4]
 8011716:	6819      	ldr	r1, [r3, #0]
 8011718:	687b      	ldr	r3, [r7, #4]
 801171a:	3318      	adds	r3, #24
 801171c:	7bfa      	ldrb	r2, [r7, #15]
 801171e:	9300      	str	r3, [sp, #0]
 8011720:	4613      	mov	r3, r2
 8011722:	2213      	movs	r2, #19
 8011724:	2000      	movs	r0, #0
 8011726:	f7f8 fdc5 	bl	800a2b4 <SecureElementComputeAesCmac>
 801172a:	4603      	mov	r3, r0
 801172c:	2b00      	cmp	r3, #0
 801172e:	d001      	beq.n	8011734 <LoRaMacCryptoPrepareJoinRequest+0x68>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8011730:	230f      	movs	r3, #15
 8011732:	e008      	b.n	8011746 <LoRaMacCryptoPrepareJoinRequest+0x7a>
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8011734:	6878      	ldr	r0, [r7, #4]
 8011736:	f000 fc00 	bl	8011f3a <LoRaMacSerializerJoinRequest>
 801173a:	4603      	mov	r3, r0
 801173c:	2b00      	cmp	r3, #0
 801173e:	d001      	beq.n	8011744 <LoRaMacCryptoPrepareJoinRequest+0x78>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8011740:	2311      	movs	r3, #17
 8011742:	e000      	b.n	8011746 <LoRaMacCryptoPrepareJoinRequest+0x7a>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8011744:	2300      	movs	r3, #0
}
 8011746:	4618      	mov	r0, r3
 8011748:	3710      	adds	r7, #16
 801174a:	46bd      	mov	sp, r7
 801174c:	bd80      	pop	{r7, pc}
 801174e:	bf00      	nop
 8011750:	20000bc8 	.word	0x20000bc8

08011754 <LoRaMacCryptoHandleJoinAccept>:
    return LORAMAC_CRYPTO_SUCCESS;
}
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

LoRaMacCryptoStatus_t LoRaMacCryptoHandleJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEUI, LoRaMacMessageJoinAccept_t* macMsg )
{
 8011754:	b590      	push	{r4, r7, lr}
 8011756:	b097      	sub	sp, #92	; 0x5c
 8011758:	af04      	add	r7, sp, #16
 801175a:	4603      	mov	r3, r0
 801175c:	60b9      	str	r1, [r7, #8]
 801175e:	607a      	str	r2, [r7, #4]
 8011760:	73fb      	strb	r3, [r7, #15]
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 8011762:	687b      	ldr	r3, [r7, #4]
 8011764:	2b00      	cmp	r3, #0
 8011766:	d002      	beq.n	801176e <LoRaMacCryptoHandleJoinAccept+0x1a>
 8011768:	68bb      	ldr	r3, [r7, #8]
 801176a:	2b00      	cmp	r3, #0
 801176c:	d101      	bne.n	8011772 <LoRaMacCryptoHandleJoinAccept+0x1e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801176e:	230a      	movs	r3, #10
 8011770:	e0bd      	b.n	80118ee <LoRaMacCryptoHandleJoinAccept+0x19a>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8011772:	2313      	movs	r3, #19
 8011774:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 8011778:	2300      	movs	r3, #0
 801177a:	61bb      	str	r3, [r7, #24]
 801177c:	f107 031c 	add.w	r3, r7, #28
 8011780:	221d      	movs	r2, #29
 8011782:	2100      	movs	r1, #0
 8011784:	4618      	mov	r0, r3
 8011786:	f007 fd43 	bl	8019210 <memset>
    uint8_t versionMinor         = 0;
 801178a:	2300      	movs	r3, #0
 801178c:	75fb      	strb	r3, [r7, #23]
    uint16_t nonce               = CryptoNvm->DevNonce;
 801178e:	4b5a      	ldr	r3, [pc, #360]	; (80118f8 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 8011790:	681b      	ldr	r3, [r3, #0]
 8011792:	889b      	ldrh	r3, [r3, #4]
 8011794:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            nonce = CryptoNvm->FCntList.RJcount1;
        }
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, nonce, macMsg->Buffer,
 8011798:	687b      	ldr	r3, [r7, #4]
 801179a:	681c      	ldr	r4, [r3, #0]
 801179c:	687b      	ldr	r3, [r7, #4]
 801179e:	791b      	ldrb	r3, [r3, #4]
 80117a0:	f8b7 1044 	ldrh.w	r1, [r7, #68]	; 0x44
 80117a4:	7bf8      	ldrb	r0, [r7, #15]
 80117a6:	f107 0217 	add.w	r2, r7, #23
 80117aa:	9202      	str	r2, [sp, #8]
 80117ac:	f107 0218 	add.w	r2, r7, #24
 80117b0:	9201      	str	r2, [sp, #4]
 80117b2:	9300      	str	r3, [sp, #0]
 80117b4:	4623      	mov	r3, r4
 80117b6:	460a      	mov	r2, r1
 80117b8:	68b9      	ldr	r1, [r7, #8]
 80117ba:	f7f8 fe66 	bl	800a48a <SecureElementProcessJoinAccept>
 80117be:	4603      	mov	r3, r0
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	d001      	beq.n	80117c8 <LoRaMacCryptoHandleJoinAccept+0x74>
                                        macMsg->BufSize, decJoinAccept,
                                        &versionMinor ) != SECURE_ELEMENT_SUCCESS )
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80117c4:	230f      	movs	r3, #15
 80117c6:	e092      	b.n	80118ee <LoRaMacCryptoHandleJoinAccept+0x19a>
    }

    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 80117c8:	687b      	ldr	r3, [r7, #4]
 80117ca:	6818      	ldr	r0, [r3, #0]
 80117cc:	687b      	ldr	r3, [r7, #4]
 80117ce:	791b      	ldrb	r3, [r3, #4]
 80117d0:	b29a      	uxth	r2, r3
 80117d2:	f107 0318 	add.w	r3, r7, #24
 80117d6:	4619      	mov	r1, r3
 80117d8:	f002 ffff 	bl	80147da <memcpy1>

    // Parse the message
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 80117dc:	6878      	ldr	r0, [r7, #4]
 80117de:	f000 f9ed 	bl	8011bbc <LoRaMacParserJoinAccept>
 80117e2:	4603      	mov	r3, r0
 80117e4:	2b00      	cmp	r3, #0
 80117e6:	d001      	beq.n	80117ec <LoRaMacCryptoHandleJoinAccept+0x98>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 80117e8:	2310      	movs	r3, #16
 80117ea:	e080      	b.n	80118ee <LoRaMacCryptoHandleJoinAccept+0x19a>
    }

    uint32_t currentJoinNonce;

    currentJoinNonce = ( uint32_t )macMsg->JoinNonce[0];
 80117ec:	687b      	ldr	r3, [r7, #4]
 80117ee:	799b      	ldrb	r3, [r3, #6]
 80117f0:	643b      	str	r3, [r7, #64]	; 0x40
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[1] << 8 );
 80117f2:	687b      	ldr	r3, [r7, #4]
 80117f4:	79db      	ldrb	r3, [r3, #7]
 80117f6:	021b      	lsls	r3, r3, #8
 80117f8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80117fa:	4313      	orrs	r3, r2
 80117fc:	643b      	str	r3, [r7, #64]	; 0x40
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[2] << 16 );
 80117fe:	687b      	ldr	r3, [r7, #4]
 8011800:	7a1b      	ldrb	r3, [r3, #8]
 8011802:	041b      	lsls	r3, r3, #16
 8011804:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8011806:	4313      	orrs	r3, r2
 8011808:	643b      	str	r3, [r7, #64]	; 0x40
#if( USE_JOIN_NONCE_COUNTER_CHECK == 1 )
    // Check if the JoinNonce is greater as the previous one
    if( currentJoinNonce > CryptoNvm->JoinNonce )
#else
    // Check if the JoinNonce is different from the previous one
    if( currentJoinNonce != CryptoNvm->JoinNonce )
 801180a:	4b3b      	ldr	r3, [pc, #236]	; (80118f8 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 801180c:	681b      	ldr	r3, [r3, #0]
 801180e:	689b      	ldr	r3, [r3, #8]
 8011810:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8011812:	429a      	cmp	r2, r3
 8011814:	d010      	beq.n	8011838 <LoRaMacCryptoHandleJoinAccept+0xe4>
#endif /* USE_JOIN_NONCE_COUNTER_CHECK */
    {
        CryptoNvm->JoinNonce = currentJoinNonce;
 8011816:	4b38      	ldr	r3, [pc, #224]	; (80118f8 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 8011818:	681b      	ldr	r3, [r3, #0]
 801181a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801181c:	609a      	str	r2, [r3, #8]
    {
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
    }

    // Derive lifetime keys
    retval = LoRaMacCryptoDeriveMcRootKey( versionMinor, APP_KEY );
 801181e:	7dfb      	ldrb	r3, [r7, #23]
 8011820:	2100      	movs	r1, #0
 8011822:	4618      	mov	r0, r3
 8011824:	f000 f97c 	bl	8011b20 <LoRaMacCryptoDeriveMcRootKey>
 8011828:	4603      	mov	r3, r0
 801182a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801182e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8011832:	2b00      	cmp	r3, #0
 8011834:	d005      	beq.n	8011842 <LoRaMacCryptoHandleJoinAccept+0xee>
 8011836:	e001      	b.n	801183c <LoRaMacCryptoHandleJoinAccept+0xe8>
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
 8011838:	2303      	movs	r3, #3
 801183a:	e058      	b.n	80118ee <LoRaMacCryptoHandleJoinAccept+0x19a>
    {
        return retval;
 801183c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8011840:	e055      	b.n	80118ee <LoRaMacCryptoHandleJoinAccept+0x19a>
    }

    retval = LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY );
 8011842:	2004      	movs	r0, #4
 8011844:	f000 f997 	bl	8011b76 <LoRaMacCryptoDeriveMcKEKey>
 8011848:	4603      	mov	r3, r0
 801184a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801184e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8011852:	2b00      	cmp	r3, #0
 8011854:	d002      	beq.n	801185c <LoRaMacCryptoHandleJoinAccept+0x108>
    {
        return retval;
 8011856:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801185a:	e048      	b.n	80118ee <LoRaMacCryptoHandleJoinAccept+0x19a>
    {
        // Operating in LoRaWAN 1.0.x mode

        uint32_t netID;

        netID = ( uint32_t )macMsg->NetID[0];
 801185c:	687b      	ldr	r3, [r7, #4]
 801185e:	7a5b      	ldrb	r3, [r3, #9]
 8011860:	63fb      	str	r3, [r7, #60]	; 0x3c
        netID |= ( ( uint32_t )macMsg->NetID[1] << 8 );
 8011862:	687b      	ldr	r3, [r7, #4]
 8011864:	7a9b      	ldrb	r3, [r3, #10]
 8011866:	021b      	lsls	r3, r3, #8
 8011868:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801186a:	4313      	orrs	r3, r2
 801186c:	63fb      	str	r3, [r7, #60]	; 0x3c
        netID |= ( ( uint32_t )macMsg->NetID[2] << 16 );
 801186e:	687b      	ldr	r3, [r7, #4]
 8011870:	7adb      	ldrb	r3, [r3, #11]
 8011872:	041b      	lsls	r3, r3, #16
 8011874:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011876:	4313      	orrs	r3, r2
 8011878:	63fb      	str	r3, [r7, #60]	; 0x3c

        retval = DeriveSessionKey10x( APP_S_KEY, currentJoinNonce, netID, nonce );
 801187a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801187e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011880:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8011882:	2003      	movs	r0, #3
 8011884:	f7ff fce2 	bl	801124c <DeriveSessionKey10x>
 8011888:	4603      	mov	r3, r0
 801188a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 801188e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8011892:	2b00      	cmp	r3, #0
 8011894:	d002      	beq.n	801189c <LoRaMacCryptoHandleJoinAccept+0x148>
        {
            return retval;
 8011896:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801189a:	e028      	b.n	80118ee <LoRaMacCryptoHandleJoinAccept+0x19a>
            return retval;
        }

        retval = DeriveSessionKey10x( S_NWK_S_INT_KEY, currentJoinNonce, netID, nonce );
#else
        retval = DeriveSessionKey10x( NWK_S_KEY, currentJoinNonce, netID, nonce );
 801189c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80118a0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80118a2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80118a4:	2002      	movs	r0, #2
 80118a6:	f7ff fcd1 	bl	801124c <DeriveSessionKey10x>
 80118aa:	4603      	mov	r3, r0
 80118ac:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 80118b0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80118b4:	2b00      	cmp	r3, #0
 80118b6:	d002      	beq.n	80118be <LoRaMacCryptoHandleJoinAccept+0x16a>
        {
            return retval;
 80118b8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80118bc:	e017      	b.n	80118ee <LoRaMacCryptoHandleJoinAccept+0x19a>
        }
    }

    // Join-Accept is successfully processed
    // Save LoRaWAN specification version
    CryptoNvm->LrWanVersion.Fields.Minor = versionMinor;
 80118be:	4b0e      	ldr	r3, [pc, #56]	; (80118f8 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 80118c0:	681b      	ldr	r3, [r3, #0]
 80118c2:	7dfa      	ldrb	r2, [r7, #23]
 80118c4:	709a      	strb	r2, [r3, #2]

    // Reset frame counters
#if( USE_LRWAN_1_1_X_CRYPTO == 1 )
    RJcount0 = 0;
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
    CryptoNvm->FCntList.FCntUp = 0;
 80118c6:	4b0c      	ldr	r3, [pc, #48]	; (80118f8 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 80118c8:	681b      	ldr	r3, [r3, #0]
 80118ca:	2200      	movs	r2, #0
 80118cc:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 80118ce:	4b0a      	ldr	r3, [pc, #40]	; (80118f8 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 80118d0:	681b      	ldr	r3, [r3, #0]
 80118d2:	f04f 32ff 	mov.w	r2, #4294967295
 80118d6:	619a      	str	r2, [r3, #24]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 80118d8:	4b07      	ldr	r3, [pc, #28]	; (80118f8 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 80118da:	681b      	ldr	r3, [r3, #0]
 80118dc:	f04f 32ff 	mov.w	r2, #4294967295
 80118e0:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 80118e2:	4b05      	ldr	r3, [pc, #20]	; (80118f8 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 80118e4:	681b      	ldr	r3, [r3, #0]
 80118e6:	f04f 32ff 	mov.w	r2, #4294967295
 80118ea:	615a      	str	r2, [r3, #20]

    return LORAMAC_CRYPTO_SUCCESS;
 80118ec:	2300      	movs	r3, #0
}
 80118ee:	4618      	mov	r0, r3
 80118f0:	374c      	adds	r7, #76	; 0x4c
 80118f2:	46bd      	mov	sp, r7
 80118f4:	bd90      	pop	{r4, r7, pc}
 80118f6:	bf00      	nop
 80118f8:	20000bc8 	.word	0x20000bc8

080118fc <LoRaMacCryptoSecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
 80118fc:	b590      	push	{r4, r7, lr}
 80118fe:	b08b      	sub	sp, #44	; 0x2c
 8011900:	af04      	add	r7, sp, #16
 8011902:	60f8      	str	r0, [r7, #12]
 8011904:	607b      	str	r3, [r7, #4]
 8011906:	460b      	mov	r3, r1
 8011908:	72fb      	strb	r3, [r7, #11]
 801190a:	4613      	mov	r3, r2
 801190c:	72bb      	strb	r3, [r7, #10]
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 801190e:	2313      	movs	r3, #19
 8011910:	75bb      	strb	r3, [r7, #22]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 8011912:	2303      	movs	r3, #3
 8011914:	75fb      	strb	r3, [r7, #23]

    if( macMsg == NULL )
 8011916:	687b      	ldr	r3, [r7, #4]
 8011918:	2b00      	cmp	r3, #0
 801191a:	d101      	bne.n	8011920 <LoRaMacCryptoSecureMessage+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801191c:	230a      	movs	r3, #10
 801191e:	e05f      	b.n	80119e0 <LoRaMacCryptoSecureMessage+0xe4>
    }

    if( fCntUp < CryptoNvm->FCntList.FCntUp )
 8011920:	4b31      	ldr	r3, [pc, #196]	; (80119e8 <LoRaMacCryptoSecureMessage+0xec>)
 8011922:	681b      	ldr	r3, [r3, #0]
 8011924:	68db      	ldr	r3, [r3, #12]
 8011926:	68fa      	ldr	r2, [r7, #12]
 8011928:	429a      	cmp	r2, r3
 801192a:	d201      	bcs.n	8011930 <LoRaMacCryptoSecureMessage+0x34>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 801192c:	2306      	movs	r3, #6
 801192e:	e057      	b.n	80119e0 <LoRaMacCryptoSecureMessage+0xe4>
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 8011930:	687b      	ldr	r3, [r7, #4]
 8011932:	f893 3020 	ldrb.w	r3, [r3, #32]
 8011936:	2b00      	cmp	r3, #0
 8011938:	d101      	bne.n	801193e <LoRaMacCryptoSecureMessage+0x42>
        // Use network session key
        /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 801193a:	2302      	movs	r3, #2
 801193c:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
    }

    if( fCntUp > CryptoNvm->FCntList.FCntUp )
 801193e:	4b2a      	ldr	r3, [pc, #168]	; (80119e8 <LoRaMacCryptoSecureMessage+0xec>)
 8011940:	681b      	ldr	r3, [r3, #0]
 8011942:	68db      	ldr	r3, [r3, #12]
 8011944:	68fa      	ldr	r2, [r7, #12]
 8011946:	429a      	cmp	r2, r3
 8011948:	d916      	bls.n	8011978 <LoRaMacCryptoSecureMessage+0x7c>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 801194a:	687b      	ldr	r3, [r7, #4]
 801194c:	6a58      	ldr	r0, [r3, #36]	; 0x24
 801194e:	687b      	ldr	r3, [r7, #4]
 8011950:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011954:	b219      	sxth	r1, r3
 8011956:	687b      	ldr	r3, [r7, #4]
 8011958:	689c      	ldr	r4, [r3, #8]
 801195a:	7dfa      	ldrb	r2, [r7, #23]
 801195c:	68fb      	ldr	r3, [r7, #12]
 801195e:	9301      	str	r3, [sp, #4]
 8011960:	2300      	movs	r3, #0
 8011962:	9300      	str	r3, [sp, #0]
 8011964:	4623      	mov	r3, r4
 8011966:	f7ff faa3 	bl	8010eb0 <PayloadEncrypt>
 801196a:	4603      	mov	r3, r0
 801196c:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 801196e:	7dbb      	ldrb	r3, [r7, #22]
 8011970:	2b00      	cmp	r3, #0
 8011972:	d001      	beq.n	8011978 <LoRaMacCryptoSecureMessage+0x7c>
        {
            return retval;
 8011974:	7dbb      	ldrb	r3, [r7, #22]
 8011976:	e033      	b.n	80119e0 <LoRaMacCryptoSecureMessage+0xe4>
        }
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8011978:	6878      	ldr	r0, [r7, #4]
 801197a:	f000 fb60 	bl	801203e <LoRaMacSerializerData>
 801197e:	4603      	mov	r3, r0
 8011980:	2b00      	cmp	r3, #0
 8011982:	d001      	beq.n	8011988 <LoRaMacCryptoSecureMessage+0x8c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8011984:	2311      	movs	r3, #17
 8011986:	e02b      	b.n	80119e0 <LoRaMacCryptoSecureMessage+0xe4>
        // Use network session key
        /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8011988:	2302      	movs	r3, #2
 801198a:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	6818      	ldr	r0, [r3, #0]
 8011990:	687b      	ldr	r3, [r7, #4]
 8011992:	791b      	ldrb	r3, [r3, #4]
 8011994:	b29b      	uxth	r3, r3
 8011996:	3b04      	subs	r3, #4
 8011998:	b299      	uxth	r1, r3
 801199a:	687b      	ldr	r3, [r7, #4]
 801199c:	689b      	ldr	r3, [r3, #8]
 801199e:	687a      	ldr	r2, [r7, #4]
 80119a0:	322c      	adds	r2, #44	; 0x2c
 80119a2:	7dfc      	ldrb	r4, [r7, #23]
 80119a4:	9203      	str	r2, [sp, #12]
 80119a6:	68fa      	ldr	r2, [r7, #12]
 80119a8:	9202      	str	r2, [sp, #8]
 80119aa:	9301      	str	r3, [sp, #4]
 80119ac:	2300      	movs	r3, #0
 80119ae:	9300      	str	r3, [sp, #0]
 80119b0:	2300      	movs	r3, #0
 80119b2:	4622      	mov	r2, r4
 80119b4:	f7ff fb7e 	bl	80110b4 <ComputeCmacB0>
 80119b8:	4603      	mov	r3, r0
 80119ba:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 80119bc:	7dbb      	ldrb	r3, [r7, #22]
 80119be:	2b00      	cmp	r3, #0
 80119c0:	d001      	beq.n	80119c6 <LoRaMacCryptoSecureMessage+0xca>
        {
            return retval;
 80119c2:	7dbb      	ldrb	r3, [r7, #22]
 80119c4:	e00c      	b.n	80119e0 <LoRaMacCryptoSecureMessage+0xe4>
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 80119c6:	6878      	ldr	r0, [r7, #4]
 80119c8:	f000 fb39 	bl	801203e <LoRaMacSerializerData>
 80119cc:	4603      	mov	r3, r0
 80119ce:	2b00      	cmp	r3, #0
 80119d0:	d001      	beq.n	80119d6 <LoRaMacCryptoSecureMessage+0xda>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 80119d2:	2311      	movs	r3, #17
 80119d4:	e004      	b.n	80119e0 <LoRaMacCryptoSecureMessage+0xe4>
    }

    CryptoNvm->FCntList.FCntUp = fCntUp;
 80119d6:	4b04      	ldr	r3, [pc, #16]	; (80119e8 <LoRaMacCryptoSecureMessage+0xec>)
 80119d8:	681b      	ldr	r3, [r3, #0]
 80119da:	68fa      	ldr	r2, [r7, #12]
 80119dc:	60da      	str	r2, [r3, #12]

    return LORAMAC_CRYPTO_SUCCESS;
 80119de:	2300      	movs	r3, #0
}
 80119e0:	4618      	mov	r0, r3
 80119e2:	371c      	adds	r7, #28
 80119e4:	46bd      	mov	sp, r7
 80119e6:	bd90      	pop	{r4, r7, pc}
 80119e8:	20000bc8 	.word	0x20000bc8

080119ec <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 80119ec:	b590      	push	{r4, r7, lr}
 80119ee:	b08b      	sub	sp, #44	; 0x2c
 80119f0:	af04      	add	r7, sp, #16
 80119f2:	60b9      	str	r1, [r7, #8]
 80119f4:	607b      	str	r3, [r7, #4]
 80119f6:	4603      	mov	r3, r0
 80119f8:	73fb      	strb	r3, [r7, #15]
 80119fa:	4613      	mov	r3, r2
 80119fc:	73bb      	strb	r3, [r7, #14]
    if( macMsg == 0 )
 80119fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a00:	2b00      	cmp	r3, #0
 8011a02:	d101      	bne.n	8011a08 <LoRaMacCryptoUnsecureMessage+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011a04:	230a      	movs	r3, #10
 8011a06:	e084      	b.n	8011b12 <LoRaMacCryptoUnsecureMessage+0x126>
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 8011a08:	7bbb      	ldrb	r3, [r7, #14]
 8011a0a:	6879      	ldr	r1, [r7, #4]
 8011a0c:	4618      	mov	r0, r3
 8011a0e:	f7ff fcbb 	bl	8011388 <CheckFCntDown>
 8011a12:	4603      	mov	r3, r0
 8011a14:	f083 0301 	eor.w	r3, r3, #1
 8011a18:	b2db      	uxtb	r3, r3
 8011a1a:	2b00      	cmp	r3, #0
 8011a1c:	d001      	beq.n	8011a22 <LoRaMacCryptoUnsecureMessage+0x36>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8011a1e:	2306      	movs	r3, #6
 8011a20:	e077      	b.n	8011b12 <LoRaMacCryptoUnsecureMessage+0x126>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8011a22:	2313      	movs	r3, #19
 8011a24:	757b      	strb	r3, [r7, #21]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 8011a26:	2303      	movs	r3, #3
 8011a28:	75fb      	strb	r3, [r7, #23]
    /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
    KeyIdentifier_t micComputationKeyID = S_NWK_S_INT_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
    KeyIdentifier_t micComputationKeyID = NWK_S_KEY;
 8011a2a:	2302      	movs	r3, #2
 8011a2c:	753b      	strb	r3, [r7, #20]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    /* ST_WORKAROUND_END */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8011a2e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011a30:	f000 f98f 	bl	8011d52 <LoRaMacParserData>
 8011a34:	4603      	mov	r3, r0
 8011a36:	2b00      	cmp	r3, #0
 8011a38:	d001      	beq.n	8011a3e <LoRaMacCryptoUnsecureMessage+0x52>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8011a3a:	2310      	movs	r3, #16
 8011a3c:	e069      	b.n	8011b12 <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Determine current security context
    retval = GetKeyAddrItem( addrID, &curItem );
 8011a3e:	f107 0210 	add.w	r2, r7, #16
 8011a42:	7bfb      	ldrb	r3, [r7, #15]
 8011a44:	4611      	mov	r1, r2
 8011a46:	4618      	mov	r0, r3
 8011a48:	f7ff fbda 	bl	8011200 <GetKeyAddrItem>
 8011a4c:	4603      	mov	r3, r0
 8011a4e:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8011a50:	7d7b      	ldrb	r3, [r7, #21]
 8011a52:	2b00      	cmp	r3, #0
 8011a54:	d001      	beq.n	8011a5a <LoRaMacCryptoUnsecureMessage+0x6e>
    {
        return retval;
 8011a56:	7d7b      	ldrb	r3, [r7, #21]
 8011a58:	e05b      	b.n	8011b12 <LoRaMacCryptoUnsecureMessage+0x126>
    }

    payloadDecryptionKeyID = curItem->AppSkey;
 8011a5a:	693b      	ldr	r3, [r7, #16]
 8011a5c:	785b      	ldrb	r3, [r3, #1]
 8011a5e:	75fb      	strb	r3, [r7, #23]
    micComputationKeyID = curItem->NwkSkey;
 8011a60:	693b      	ldr	r3, [r7, #16]
 8011a62:	789b      	ldrb	r3, [r3, #2]
 8011a64:	753b      	strb	r3, [r7, #20]

    // Check if it is our address
    if( address != macMsg->FHDR.DevAddr )
 8011a66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a68:	689b      	ldr	r3, [r3, #8]
 8011a6a:	68ba      	ldr	r2, [r7, #8]
 8011a6c:	429a      	cmp	r2, r3
 8011a6e:	d001      	beq.n	8011a74 <LoRaMacCryptoUnsecureMessage+0x88>
    {
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 8011a70:	2302      	movs	r3, #2
 8011a72:	e04e      	b.n	8011b12 <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Compute mic
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 8011a74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a76:	7b1b      	ldrb	r3, [r3, #12]
 8011a78:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8011a7c:	b2db      	uxtb	r3, r3
 8011a7e:	2b00      	cmp	r3, #0
 8011a80:	bf14      	ite	ne
 8011a82:	2301      	movne	r3, #1
 8011a84:	2300      	moveq	r3, #0
 8011a86:	75bb      	strb	r3, [r7, #22]
    if( CryptoNvm->LrWanVersion.Fields.Minor == 0 )
 8011a88:	4b24      	ldr	r3, [pc, #144]	; (8011b1c <LoRaMacCryptoUnsecureMessage+0x130>)
 8011a8a:	681b      	ldr	r3, [r3, #0]
 8011a8c:	789b      	ldrb	r3, [r3, #2]
 8011a8e:	2b00      	cmp	r3, #0
 8011a90:	d101      	bne.n	8011a96 <LoRaMacCryptoUnsecureMessage+0xaa>
    {
        // In legacy mode the IsAck parameter is forced to be false since the ConfFCnt field is not used.
        isAck = false;
 8011a92:	2300      	movs	r3, #0
 8011a94:	75bb      	strb	r3, [r7, #22]
    }

    // Verify mic
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 8011a96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a98:	6818      	ldr	r0, [r3, #0]
 8011a9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a9c:	791b      	ldrb	r3, [r3, #4]
 8011a9e:	b29b      	uxth	r3, r3
 8011aa0:	3b04      	subs	r3, #4
 8011aa2:	b299      	uxth	r1, r3
 8011aa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011aa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011aa8:	7dbc      	ldrb	r4, [r7, #22]
 8011aaa:	7d3a      	ldrb	r2, [r7, #20]
 8011aac:	9303      	str	r3, [sp, #12]
 8011aae:	687b      	ldr	r3, [r7, #4]
 8011ab0:	9302      	str	r3, [sp, #8]
 8011ab2:	68bb      	ldr	r3, [r7, #8]
 8011ab4:	9301      	str	r3, [sp, #4]
 8011ab6:	2301      	movs	r3, #1
 8011ab8:	9300      	str	r3, [sp, #0]
 8011aba:	4623      	mov	r3, r4
 8011abc:	f7ff fb38 	bl	8011130 <VerifyCmacB0>
 8011ac0:	4603      	mov	r3, r0
 8011ac2:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8011ac4:	7d7b      	ldrb	r3, [r7, #21]
 8011ac6:	2b00      	cmp	r3, #0
 8011ac8:	d001      	beq.n	8011ace <LoRaMacCryptoUnsecureMessage+0xe2>
    {
        return retval;
 8011aca:	7d7b      	ldrb	r3, [r7, #21]
 8011acc:	e021      	b.n	8011b12 <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Decrypt payload
    if( macMsg->FPort == 0 )
 8011ace:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ad0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8011ad4:	2b00      	cmp	r3, #0
 8011ad6:	d101      	bne.n	8011adc <LoRaMacCryptoUnsecureMessage+0xf0>
        // Use network session encryption key
        /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8011ad8:	2302      	movs	r3, #2
 8011ada:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
    }
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 8011adc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ade:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8011ae0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ae2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011ae6:	b219      	sxth	r1, r3
 8011ae8:	7dfa      	ldrb	r2, [r7, #23]
 8011aea:	687b      	ldr	r3, [r7, #4]
 8011aec:	9301      	str	r3, [sp, #4]
 8011aee:	2301      	movs	r3, #1
 8011af0:	9300      	str	r3, [sp, #0]
 8011af2:	68bb      	ldr	r3, [r7, #8]
 8011af4:	f7ff f9dc 	bl	8010eb0 <PayloadEncrypt>
 8011af8:	4603      	mov	r3, r0
 8011afa:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8011afc:	7d7b      	ldrb	r3, [r7, #21]
 8011afe:	2b00      	cmp	r3, #0
 8011b00:	d001      	beq.n	8011b06 <LoRaMacCryptoUnsecureMessage+0x11a>
    {
        return retval;
 8011b02:	7d7b      	ldrb	r3, [r7, #21]
 8011b04:	e005      	b.n	8011b12 <LoRaMacCryptoUnsecureMessage+0x126>
            }
        } 
    }
#endif

    UpdateFCntDown( fCntID, fCntDown );
 8011b06:	7bbb      	ldrb	r3, [r7, #14]
 8011b08:	6879      	ldr	r1, [r7, #4]
 8011b0a:	4618      	mov	r0, r3
 8011b0c:	f7ff fc60 	bl	80113d0 <UpdateFCntDown>

    return LORAMAC_CRYPTO_SUCCESS;
 8011b10:	2300      	movs	r3, #0
}
 8011b12:	4618      	mov	r0, r3
 8011b14:	371c      	adds	r7, #28
 8011b16:	46bd      	mov	sp, r7
 8011b18:	bd90      	pop	{r4, r7, pc}
 8011b1a:	bf00      	nop
 8011b1c:	20000bc8 	.word	0x20000bc8

08011b20 <LoRaMacCryptoDeriveMcRootKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcRootKey( uint8_t versionMinor, KeyIdentifier_t keyID )
{
 8011b20:	b580      	push	{r7, lr}
 8011b22:	b086      	sub	sp, #24
 8011b24:	af00      	add	r7, sp, #0
 8011b26:	4603      	mov	r3, r0
 8011b28:	460a      	mov	r2, r1
 8011b2a:	71fb      	strb	r3, [r7, #7]
 8011b2c:	4613      	mov	r3, r2
 8011b2e:	71bb      	strb	r3, [r7, #6]
    // Prevent other keys than AppKey
    if( keyID != APP_KEY )
 8011b30:	79bb      	ldrb	r3, [r7, #6]
 8011b32:	2b00      	cmp	r3, #0
 8011b34:	d001      	beq.n	8011b3a <LoRaMacCryptoDeriveMcRootKey+0x1a>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8011b36:	230b      	movs	r3, #11
 8011b38:	e019      	b.n	8011b6e <LoRaMacCryptoDeriveMcRootKey+0x4e>
    }
    uint8_t compBase[16] = { 0 };
 8011b3a:	2300      	movs	r3, #0
 8011b3c:	60bb      	str	r3, [r7, #8]
 8011b3e:	f107 030c 	add.w	r3, r7, #12
 8011b42:	2200      	movs	r2, #0
 8011b44:	601a      	str	r2, [r3, #0]
 8011b46:	605a      	str	r2, [r3, #4]
 8011b48:	609a      	str	r2, [r3, #8]

    if( versionMinor == 1 )
 8011b4a:	79fb      	ldrb	r3, [r7, #7]
 8011b4c:	2b01      	cmp	r3, #1
 8011b4e:	d101      	bne.n	8011b54 <LoRaMacCryptoDeriveMcRootKey+0x34>
    {
        compBase[0] = 0x20;
 8011b50:	2320      	movs	r3, #32
 8011b52:	723b      	strb	r3, [r7, #8]
    }
    if( SecureElementDeriveAndStoreKey( compBase, keyID, MC_ROOT_KEY ) != SECURE_ELEMENT_SUCCESS )
 8011b54:	79b9      	ldrb	r1, [r7, #6]
 8011b56:	f107 0308 	add.w	r3, r7, #8
 8011b5a:	2204      	movs	r2, #4
 8011b5c:	4618      	mov	r0, r3
 8011b5e:	f7f8 fc54 	bl	800a40a <SecureElementDeriveAndStoreKey>
 8011b62:	4603      	mov	r3, r0
 8011b64:	2b00      	cmp	r3, #0
 8011b66:	d001      	beq.n	8011b6c <LoRaMacCryptoDeriveMcRootKey+0x4c>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8011b68:	230f      	movs	r3, #15
 8011b6a:	e000      	b.n	8011b6e <LoRaMacCryptoDeriveMcRootKey+0x4e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8011b6c:	2300      	movs	r3, #0
}
 8011b6e:	4618      	mov	r0, r3
 8011b70:	3718      	adds	r7, #24
 8011b72:	46bd      	mov	sp, r7
 8011b74:	bd80      	pop	{r7, pc}

08011b76 <LoRaMacCryptoDeriveMcKEKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcKEKey( KeyIdentifier_t keyID )
{
 8011b76:	b580      	push	{r7, lr}
 8011b78:	b086      	sub	sp, #24
 8011b7a:	af00      	add	r7, sp, #0
 8011b7c:	4603      	mov	r3, r0
 8011b7e:	71fb      	strb	r3, [r7, #7]
    // Prevent other keys than McRootKey
    if( keyID != MC_ROOT_KEY )
 8011b80:	79fb      	ldrb	r3, [r7, #7]
 8011b82:	2b04      	cmp	r3, #4
 8011b84:	d001      	beq.n	8011b8a <LoRaMacCryptoDeriveMcKEKey+0x14>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8011b86:	230b      	movs	r3, #11
 8011b88:	e014      	b.n	8011bb4 <LoRaMacCryptoDeriveMcKEKey+0x3e>
    }
    uint8_t compBase[16] = { 0 };
 8011b8a:	2300      	movs	r3, #0
 8011b8c:	60bb      	str	r3, [r7, #8]
 8011b8e:	f107 030c 	add.w	r3, r7, #12
 8011b92:	2200      	movs	r2, #0
 8011b94:	601a      	str	r2, [r3, #0]
 8011b96:	605a      	str	r2, [r3, #4]
 8011b98:	609a      	str	r2, [r3, #8]

    if( SecureElementDeriveAndStoreKey( compBase, keyID, MC_KE_KEY ) != SECURE_ELEMENT_SUCCESS )
 8011b9a:	79f9      	ldrb	r1, [r7, #7]
 8011b9c:	f107 0308 	add.w	r3, r7, #8
 8011ba0:	227f      	movs	r2, #127	; 0x7f
 8011ba2:	4618      	mov	r0, r3
 8011ba4:	f7f8 fc31 	bl	800a40a <SecureElementDeriveAndStoreKey>
 8011ba8:	4603      	mov	r3, r0
 8011baa:	2b00      	cmp	r3, #0
 8011bac:	d001      	beq.n	8011bb2 <LoRaMacCryptoDeriveMcKEKey+0x3c>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8011bae:	230f      	movs	r3, #15
 8011bb0:	e000      	b.n	8011bb4 <LoRaMacCryptoDeriveMcKEKey+0x3e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8011bb2:	2300      	movs	r3, #0
}
 8011bb4:	4618      	mov	r0, r3
 8011bb6:	3718      	adds	r7, #24
 8011bb8:	46bd      	mov	sp, r7
 8011bba:	bd80      	pop	{r7, pc}

08011bbc <LoRaMacParserJoinAccept>:
 */
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 8011bbc:	b580      	push	{r7, lr}
 8011bbe:	b084      	sub	sp, #16
 8011bc0:	af00      	add	r7, sp, #0
 8011bc2:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8011bc4:	687b      	ldr	r3, [r7, #4]
 8011bc6:	2b00      	cmp	r3, #0
 8011bc8:	d003      	beq.n	8011bd2 <LoRaMacParserJoinAccept+0x16>
 8011bca:	687b      	ldr	r3, [r7, #4]
 8011bcc:	681b      	ldr	r3, [r3, #0]
 8011bce:	2b00      	cmp	r3, #0
 8011bd0:	d101      	bne.n	8011bd6 <LoRaMacParserJoinAccept+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8011bd2:	2302      	movs	r3, #2
 8011bd4:	e0b9      	b.n	8011d4a <LoRaMacParserJoinAccept+0x18e>
    }

    uint16_t bufItr = 0;
 8011bd6:	2300      	movs	r3, #0
 8011bd8:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8011bda:	687b      	ldr	r3, [r7, #4]
 8011bdc:	681a      	ldr	r2, [r3, #0]
 8011bde:	89fb      	ldrh	r3, [r7, #14]
 8011be0:	1c59      	adds	r1, r3, #1
 8011be2:	81f9      	strh	r1, [r7, #14]
 8011be4:	4413      	add	r3, r2
 8011be6:	781a      	ldrb	r2, [r3, #0]
 8011be8:	687b      	ldr	r3, [r7, #4]
 8011bea:	715a      	strb	r2, [r3, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 8011bec:	687b      	ldr	r3, [r7, #4]
 8011bee:	1d98      	adds	r0, r3, #6
 8011bf0:	687b      	ldr	r3, [r7, #4]
 8011bf2:	681a      	ldr	r2, [r3, #0]
 8011bf4:	89fb      	ldrh	r3, [r7, #14]
 8011bf6:	4413      	add	r3, r2
 8011bf8:	2203      	movs	r2, #3
 8011bfa:	4619      	mov	r1, r3
 8011bfc:	f002 fded 	bl	80147da <memcpy1>
    bufItr = bufItr + 3;
 8011c00:	89fb      	ldrh	r3, [r7, #14]
 8011c02:	3303      	adds	r3, #3
 8011c04:	81fb      	strh	r3, [r7, #14]

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 8011c06:	687b      	ldr	r3, [r7, #4]
 8011c08:	f103 0009 	add.w	r0, r3, #9
 8011c0c:	687b      	ldr	r3, [r7, #4]
 8011c0e:	681a      	ldr	r2, [r3, #0]
 8011c10:	89fb      	ldrh	r3, [r7, #14]
 8011c12:	4413      	add	r3, r2
 8011c14:	2203      	movs	r2, #3
 8011c16:	4619      	mov	r1, r3
 8011c18:	f002 fddf 	bl	80147da <memcpy1>
    bufItr = bufItr + 3;
 8011c1c:	89fb      	ldrh	r3, [r7, #14]
 8011c1e:	3303      	adds	r3, #3
 8011c20:	81fb      	strh	r3, [r7, #14]

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 8011c22:	687b      	ldr	r3, [r7, #4]
 8011c24:	681a      	ldr	r2, [r3, #0]
 8011c26:	89fb      	ldrh	r3, [r7, #14]
 8011c28:	1c59      	adds	r1, r3, #1
 8011c2a:	81f9      	strh	r1, [r7, #14]
 8011c2c:	4413      	add	r3, r2
 8011c2e:	781b      	ldrb	r3, [r3, #0]
 8011c30:	461a      	mov	r2, r3
 8011c32:	687b      	ldr	r3, [r7, #4]
 8011c34:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8011c36:	687b      	ldr	r3, [r7, #4]
 8011c38:	681a      	ldr	r2, [r3, #0]
 8011c3a:	89fb      	ldrh	r3, [r7, #14]
 8011c3c:	1c59      	adds	r1, r3, #1
 8011c3e:	81f9      	strh	r1, [r7, #14]
 8011c40:	4413      	add	r3, r2
 8011c42:	781b      	ldrb	r3, [r3, #0]
 8011c44:	021a      	lsls	r2, r3, #8
 8011c46:	687b      	ldr	r3, [r7, #4]
 8011c48:	68db      	ldr	r3, [r3, #12]
 8011c4a:	431a      	orrs	r2, r3
 8011c4c:	687b      	ldr	r3, [r7, #4]
 8011c4e:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8011c50:	687b      	ldr	r3, [r7, #4]
 8011c52:	681a      	ldr	r2, [r3, #0]
 8011c54:	89fb      	ldrh	r3, [r7, #14]
 8011c56:	1c59      	adds	r1, r3, #1
 8011c58:	81f9      	strh	r1, [r7, #14]
 8011c5a:	4413      	add	r3, r2
 8011c5c:	781b      	ldrb	r3, [r3, #0]
 8011c5e:	041a      	lsls	r2, r3, #16
 8011c60:	687b      	ldr	r3, [r7, #4]
 8011c62:	68db      	ldr	r3, [r3, #12]
 8011c64:	431a      	orrs	r2, r3
 8011c66:	687b      	ldr	r3, [r7, #4]
 8011c68:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8011c6a:	687b      	ldr	r3, [r7, #4]
 8011c6c:	681a      	ldr	r2, [r3, #0]
 8011c6e:	89fb      	ldrh	r3, [r7, #14]
 8011c70:	1c59      	adds	r1, r3, #1
 8011c72:	81f9      	strh	r1, [r7, #14]
 8011c74:	4413      	add	r3, r2
 8011c76:	781b      	ldrb	r3, [r3, #0]
 8011c78:	061a      	lsls	r2, r3, #24
 8011c7a:	687b      	ldr	r3, [r7, #4]
 8011c7c:	68db      	ldr	r3, [r3, #12]
 8011c7e:	431a      	orrs	r2, r3
 8011c80:	687b      	ldr	r3, [r7, #4]
 8011c82:	60da      	str	r2, [r3, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 8011c84:	687b      	ldr	r3, [r7, #4]
 8011c86:	681a      	ldr	r2, [r3, #0]
 8011c88:	89fb      	ldrh	r3, [r7, #14]
 8011c8a:	1c59      	adds	r1, r3, #1
 8011c8c:	81f9      	strh	r1, [r7, #14]
 8011c8e:	4413      	add	r3, r2
 8011c90:	781a      	ldrb	r2, [r3, #0]
 8011c92:	687b      	ldr	r3, [r7, #4]
 8011c94:	741a      	strb	r2, [r3, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 8011c96:	687b      	ldr	r3, [r7, #4]
 8011c98:	681a      	ldr	r2, [r3, #0]
 8011c9a:	89fb      	ldrh	r3, [r7, #14]
 8011c9c:	1c59      	adds	r1, r3, #1
 8011c9e:	81f9      	strh	r1, [r7, #14]
 8011ca0:	4413      	add	r3, r2
 8011ca2:	781a      	ldrb	r2, [r3, #0]
 8011ca4:	687b      	ldr	r3, [r7, #4]
 8011ca6:	745a      	strb	r2, [r3, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 8011ca8:	687b      	ldr	r3, [r7, #4]
 8011caa:	791b      	ldrb	r3, [r3, #4]
 8011cac:	1f1a      	subs	r2, r3, #4
 8011cae:	89fb      	ldrh	r3, [r7, #14]
 8011cb0:	1ad3      	subs	r3, r2, r3
 8011cb2:	2b10      	cmp	r3, #16
 8011cb4:	d10e      	bne.n	8011cd4 <LoRaMacParserJoinAccept+0x118>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 8011cb6:	687b      	ldr	r3, [r7, #4]
 8011cb8:	f103 0012 	add.w	r0, r3, #18
 8011cbc:	687b      	ldr	r3, [r7, #4]
 8011cbe:	681a      	ldr	r2, [r3, #0]
 8011cc0:	89fb      	ldrh	r3, [r7, #14]
 8011cc2:	4413      	add	r3, r2
 8011cc4:	2210      	movs	r2, #16
 8011cc6:	4619      	mov	r1, r3
 8011cc8:	f002 fd87 	bl	80147da <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 8011ccc:	89fb      	ldrh	r3, [r7, #14]
 8011cce:	3310      	adds	r3, #16
 8011cd0:	81fb      	strh	r3, [r7, #14]
 8011cd2:	e008      	b.n	8011ce6 <LoRaMacParserJoinAccept+0x12a>
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 8011cd4:	687b      	ldr	r3, [r7, #4]
 8011cd6:	791b      	ldrb	r3, [r3, #4]
 8011cd8:	1f1a      	subs	r2, r3, #4
 8011cda:	89fb      	ldrh	r3, [r7, #14]
 8011cdc:	1ad3      	subs	r3, r2, r3
 8011cde:	2b00      	cmp	r3, #0
 8011ce0:	dd01      	ble.n	8011ce6 <LoRaMacParserJoinAccept+0x12a>
    {
        return LORAMAC_PARSER_FAIL;
 8011ce2:	2301      	movs	r3, #1
 8011ce4:	e031      	b.n	8011d4a <LoRaMacParserJoinAccept+0x18e>
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	681a      	ldr	r2, [r3, #0]
 8011cea:	89fb      	ldrh	r3, [r7, #14]
 8011cec:	1c59      	adds	r1, r3, #1
 8011cee:	81f9      	strh	r1, [r7, #14]
 8011cf0:	4413      	add	r3, r2
 8011cf2:	781b      	ldrb	r3, [r3, #0]
 8011cf4:	461a      	mov	r2, r3
 8011cf6:	687b      	ldr	r3, [r7, #4]
 8011cf8:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8011cfa:	687b      	ldr	r3, [r7, #4]
 8011cfc:	681a      	ldr	r2, [r3, #0]
 8011cfe:	89fb      	ldrh	r3, [r7, #14]
 8011d00:	1c59      	adds	r1, r3, #1
 8011d02:	81f9      	strh	r1, [r7, #14]
 8011d04:	4413      	add	r3, r2
 8011d06:	781b      	ldrb	r3, [r3, #0]
 8011d08:	021a      	lsls	r2, r3, #8
 8011d0a:	687b      	ldr	r3, [r7, #4]
 8011d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011d0e:	431a      	orrs	r2, r3
 8011d10:	687b      	ldr	r3, [r7, #4]
 8011d12:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8011d14:	687b      	ldr	r3, [r7, #4]
 8011d16:	681a      	ldr	r2, [r3, #0]
 8011d18:	89fb      	ldrh	r3, [r7, #14]
 8011d1a:	1c59      	adds	r1, r3, #1
 8011d1c:	81f9      	strh	r1, [r7, #14]
 8011d1e:	4413      	add	r3, r2
 8011d20:	781b      	ldrb	r3, [r3, #0]
 8011d22:	041a      	lsls	r2, r3, #16
 8011d24:	687b      	ldr	r3, [r7, #4]
 8011d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011d28:	431a      	orrs	r2, r3
 8011d2a:	687b      	ldr	r3, [r7, #4]
 8011d2c:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8011d2e:	687b      	ldr	r3, [r7, #4]
 8011d30:	681a      	ldr	r2, [r3, #0]
 8011d32:	89fb      	ldrh	r3, [r7, #14]
 8011d34:	1c59      	adds	r1, r3, #1
 8011d36:	81f9      	strh	r1, [r7, #14]
 8011d38:	4413      	add	r3, r2
 8011d3a:	781b      	ldrb	r3, [r3, #0]
 8011d3c:	061a      	lsls	r2, r3, #24
 8011d3e:	687b      	ldr	r3, [r7, #4]
 8011d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011d42:	431a      	orrs	r2, r3
 8011d44:	687b      	ldr	r3, [r7, #4]
 8011d46:	625a      	str	r2, [r3, #36]	; 0x24

    return LORAMAC_PARSER_SUCCESS;
 8011d48:	2300      	movs	r3, #0
}
 8011d4a:	4618      	mov	r0, r3
 8011d4c:	3710      	adds	r7, #16
 8011d4e:	46bd      	mov	sp, r7
 8011d50:	bd80      	pop	{r7, pc}

08011d52 <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 8011d52:	b580      	push	{r7, lr}
 8011d54:	b084      	sub	sp, #16
 8011d56:	af00      	add	r7, sp, #0
 8011d58:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8011d5a:	687b      	ldr	r3, [r7, #4]
 8011d5c:	2b00      	cmp	r3, #0
 8011d5e:	d003      	beq.n	8011d68 <LoRaMacParserData+0x16>
 8011d60:	687b      	ldr	r3, [r7, #4]
 8011d62:	681b      	ldr	r3, [r3, #0]
 8011d64:	2b00      	cmp	r3, #0
 8011d66:	d101      	bne.n	8011d6c <LoRaMacParserData+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8011d68:	2302      	movs	r3, #2
 8011d6a:	e0e2      	b.n	8011f32 <LoRaMacParserData+0x1e0>
    }

    uint16_t bufItr = 0;
 8011d6c:	2300      	movs	r3, #0
 8011d6e:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8011d70:	687b      	ldr	r3, [r7, #4]
 8011d72:	681a      	ldr	r2, [r3, #0]
 8011d74:	89fb      	ldrh	r3, [r7, #14]
 8011d76:	1c59      	adds	r1, r3, #1
 8011d78:	81f9      	strh	r1, [r7, #14]
 8011d7a:	4413      	add	r3, r2
 8011d7c:	781a      	ldrb	r2, [r3, #0]
 8011d7e:	687b      	ldr	r3, [r7, #4]
 8011d80:	715a      	strb	r2, [r3, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 8011d82:	687b      	ldr	r3, [r7, #4]
 8011d84:	681a      	ldr	r2, [r3, #0]
 8011d86:	89fb      	ldrh	r3, [r7, #14]
 8011d88:	1c59      	adds	r1, r3, #1
 8011d8a:	81f9      	strh	r1, [r7, #14]
 8011d8c:	4413      	add	r3, r2
 8011d8e:	781b      	ldrb	r3, [r3, #0]
 8011d90:	461a      	mov	r2, r3
 8011d92:	687b      	ldr	r3, [r7, #4]
 8011d94:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8011d96:	687b      	ldr	r3, [r7, #4]
 8011d98:	681a      	ldr	r2, [r3, #0]
 8011d9a:	89fb      	ldrh	r3, [r7, #14]
 8011d9c:	1c59      	adds	r1, r3, #1
 8011d9e:	81f9      	strh	r1, [r7, #14]
 8011da0:	4413      	add	r3, r2
 8011da2:	781b      	ldrb	r3, [r3, #0]
 8011da4:	021a      	lsls	r2, r3, #8
 8011da6:	687b      	ldr	r3, [r7, #4]
 8011da8:	689b      	ldr	r3, [r3, #8]
 8011daa:	431a      	orrs	r2, r3
 8011dac:	687b      	ldr	r3, [r7, #4]
 8011dae:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8011db0:	687b      	ldr	r3, [r7, #4]
 8011db2:	681a      	ldr	r2, [r3, #0]
 8011db4:	89fb      	ldrh	r3, [r7, #14]
 8011db6:	1c59      	adds	r1, r3, #1
 8011db8:	81f9      	strh	r1, [r7, #14]
 8011dba:	4413      	add	r3, r2
 8011dbc:	781b      	ldrb	r3, [r3, #0]
 8011dbe:	041a      	lsls	r2, r3, #16
 8011dc0:	687b      	ldr	r3, [r7, #4]
 8011dc2:	689b      	ldr	r3, [r3, #8]
 8011dc4:	431a      	orrs	r2, r3
 8011dc6:	687b      	ldr	r3, [r7, #4]
 8011dc8:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8011dca:	687b      	ldr	r3, [r7, #4]
 8011dcc:	681a      	ldr	r2, [r3, #0]
 8011dce:	89fb      	ldrh	r3, [r7, #14]
 8011dd0:	1c59      	adds	r1, r3, #1
 8011dd2:	81f9      	strh	r1, [r7, #14]
 8011dd4:	4413      	add	r3, r2
 8011dd6:	781b      	ldrb	r3, [r3, #0]
 8011dd8:	061a      	lsls	r2, r3, #24
 8011dda:	687b      	ldr	r3, [r7, #4]
 8011ddc:	689b      	ldr	r3, [r3, #8]
 8011dde:	431a      	orrs	r2, r3
 8011de0:	687b      	ldr	r3, [r7, #4]
 8011de2:	609a      	str	r2, [r3, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 8011de4:	687b      	ldr	r3, [r7, #4]
 8011de6:	681a      	ldr	r2, [r3, #0]
 8011de8:	89fb      	ldrh	r3, [r7, #14]
 8011dea:	1c59      	adds	r1, r3, #1
 8011dec:	81f9      	strh	r1, [r7, #14]
 8011dee:	4413      	add	r3, r2
 8011df0:	781a      	ldrb	r2, [r3, #0]
 8011df2:	687b      	ldr	r3, [r7, #4]
 8011df4:	731a      	strb	r2, [r3, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 8011df6:	687b      	ldr	r3, [r7, #4]
 8011df8:	681a      	ldr	r2, [r3, #0]
 8011dfa:	89fb      	ldrh	r3, [r7, #14]
 8011dfc:	1c59      	adds	r1, r3, #1
 8011dfe:	81f9      	strh	r1, [r7, #14]
 8011e00:	4413      	add	r3, r2
 8011e02:	781b      	ldrb	r3, [r3, #0]
 8011e04:	b29a      	uxth	r2, r3
 8011e06:	687b      	ldr	r3, [r7, #4]
 8011e08:	81da      	strh	r2, [r3, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 8011e0a:	687b      	ldr	r3, [r7, #4]
 8011e0c:	681a      	ldr	r2, [r3, #0]
 8011e0e:	89fb      	ldrh	r3, [r7, #14]
 8011e10:	1c59      	adds	r1, r3, #1
 8011e12:	81f9      	strh	r1, [r7, #14]
 8011e14:	4413      	add	r3, r2
 8011e16:	781b      	ldrb	r3, [r3, #0]
 8011e18:	0219      	lsls	r1, r3, #8
 8011e1a:	687b      	ldr	r3, [r7, #4]
 8011e1c:	89db      	ldrh	r3, [r3, #14]
 8011e1e:	b21a      	sxth	r2, r3
 8011e20:	b20b      	sxth	r3, r1
 8011e22:	4313      	orrs	r3, r2
 8011e24:	b21b      	sxth	r3, r3
 8011e26:	b29a      	uxth	r2, r3
 8011e28:	687b      	ldr	r3, [r7, #4]
 8011e2a:	81da      	strh	r2, [r3, #14]

    if( macMsg->FHDR.FCtrl.Bits.FOptsLen <= 15 )
    {
        memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8011e2c:	687b      	ldr	r3, [r7, #4]
 8011e2e:	f103 0010 	add.w	r0, r3, #16
 8011e32:	687b      	ldr	r3, [r7, #4]
 8011e34:	681a      	ldr	r2, [r3, #0]
 8011e36:	89fb      	ldrh	r3, [r7, #14]
 8011e38:	18d1      	adds	r1, r2, r3
 8011e3a:	687b      	ldr	r3, [r7, #4]
 8011e3c:	7b1b      	ldrb	r3, [r3, #12]
 8011e3e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8011e42:	b2db      	uxtb	r3, r3
 8011e44:	b29b      	uxth	r3, r3
 8011e46:	461a      	mov	r2, r3
 8011e48:	f002 fcc7 	bl	80147da <memcpy1>
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8011e4c:	687b      	ldr	r3, [r7, #4]
 8011e4e:	7b1b      	ldrb	r3, [r3, #12]
 8011e50:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8011e54:	b2db      	uxtb	r3, r3
 8011e56:	b29a      	uxth	r2, r3
 8011e58:	89fb      	ldrh	r3, [r7, #14]
 8011e5a:	4413      	add	r3, r2
 8011e5c:	81fb      	strh	r3, [r7, #14]
    {
        return LORAMAC_PARSER_FAIL;
    }

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 8011e5e:	687b      	ldr	r3, [r7, #4]
 8011e60:	2200      	movs	r2, #0
 8011e62:	f883 2020 	strb.w	r2, [r3, #32]
    macMsg->FRMPayloadSize = 0;
 8011e66:	687b      	ldr	r3, [r7, #4]
 8011e68:	2200      	movs	r2, #0
 8011e6a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 8011e6e:	687b      	ldr	r3, [r7, #4]
 8011e70:	791b      	ldrb	r3, [r3, #4]
 8011e72:	461a      	mov	r2, r3
 8011e74:	89fb      	ldrh	r3, [r7, #14]
 8011e76:	1ad3      	subs	r3, r2, r3
 8011e78:	2b04      	cmp	r3, #4
 8011e7a:	dd28      	ble.n	8011ece <LoRaMacParserData+0x17c>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 8011e7c:	687b      	ldr	r3, [r7, #4]
 8011e7e:	681a      	ldr	r2, [r3, #0]
 8011e80:	89fb      	ldrh	r3, [r7, #14]
 8011e82:	1c59      	adds	r1, r3, #1
 8011e84:	81f9      	strh	r1, [r7, #14]
 8011e86:	4413      	add	r3, r2
 8011e88:	781a      	ldrb	r2, [r3, #0]
 8011e8a:	687b      	ldr	r3, [r7, #4]
 8011e8c:	f883 2020 	strb.w	r2, [r3, #32]

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 8011e90:	687b      	ldr	r3, [r7, #4]
 8011e92:	791a      	ldrb	r2, [r3, #4]
 8011e94:	89fb      	ldrh	r3, [r7, #14]
 8011e96:	b2db      	uxtb	r3, r3
 8011e98:	1ad3      	subs	r3, r2, r3
 8011e9a:	b2db      	uxtb	r3, r3
 8011e9c:	3b04      	subs	r3, #4
 8011e9e:	b2da      	uxtb	r2, r3
 8011ea0:	687b      	ldr	r3, [r7, #4]
 8011ea2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 8011ea6:	687b      	ldr	r3, [r7, #4]
 8011ea8:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8011eaa:	687b      	ldr	r3, [r7, #4]
 8011eac:	681a      	ldr	r2, [r3, #0]
 8011eae:	89fb      	ldrh	r3, [r7, #14]
 8011eb0:	18d1      	adds	r1, r2, r3
 8011eb2:	687b      	ldr	r3, [r7, #4]
 8011eb4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011eb8:	b29b      	uxth	r3, r3
 8011eba:	461a      	mov	r2, r3
 8011ebc:	f002 fc8d 	bl	80147da <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 8011ec0:	687b      	ldr	r3, [r7, #4]
 8011ec2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011ec6:	b29a      	uxth	r2, r3
 8011ec8:	89fb      	ldrh	r3, [r7, #14]
 8011eca:	4413      	add	r3, r2
 8011ecc:	81fb      	strh	r3, [r7, #14]
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 8011ece:	687b      	ldr	r3, [r7, #4]
 8011ed0:	681a      	ldr	r2, [r3, #0]
 8011ed2:	687b      	ldr	r3, [r7, #4]
 8011ed4:	791b      	ldrb	r3, [r3, #4]
 8011ed6:	3b04      	subs	r3, #4
 8011ed8:	4413      	add	r3, r2
 8011eda:	781b      	ldrb	r3, [r3, #0]
 8011edc:	461a      	mov	r2, r3
 8011ede:	687b      	ldr	r3, [r7, #4]
 8011ee0:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 8011ee2:	687b      	ldr	r3, [r7, #4]
 8011ee4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011ee6:	687b      	ldr	r3, [r7, #4]
 8011ee8:	6819      	ldr	r1, [r3, #0]
 8011eea:	687b      	ldr	r3, [r7, #4]
 8011eec:	791b      	ldrb	r3, [r3, #4]
 8011eee:	3b03      	subs	r3, #3
 8011ef0:	440b      	add	r3, r1
 8011ef2:	781b      	ldrb	r3, [r3, #0]
 8011ef4:	021b      	lsls	r3, r3, #8
 8011ef6:	431a      	orrs	r2, r3
 8011ef8:	687b      	ldr	r3, [r7, #4]
 8011efa:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 8011efc:	687b      	ldr	r3, [r7, #4]
 8011efe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011f00:	687b      	ldr	r3, [r7, #4]
 8011f02:	6819      	ldr	r1, [r3, #0]
 8011f04:	687b      	ldr	r3, [r7, #4]
 8011f06:	791b      	ldrb	r3, [r3, #4]
 8011f08:	3b02      	subs	r3, #2
 8011f0a:	440b      	add	r3, r1
 8011f0c:	781b      	ldrb	r3, [r3, #0]
 8011f0e:	041b      	lsls	r3, r3, #16
 8011f10:	431a      	orrs	r2, r3
 8011f12:	687b      	ldr	r3, [r7, #4]
 8011f14:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 8011f16:	687b      	ldr	r3, [r7, #4]
 8011f18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011f1a:	687b      	ldr	r3, [r7, #4]
 8011f1c:	6819      	ldr	r1, [r3, #0]
 8011f1e:	687b      	ldr	r3, [r7, #4]
 8011f20:	791b      	ldrb	r3, [r3, #4]
 8011f22:	3b01      	subs	r3, #1
 8011f24:	440b      	add	r3, r1
 8011f26:	781b      	ldrb	r3, [r3, #0]
 8011f28:	061b      	lsls	r3, r3, #24
 8011f2a:	431a      	orrs	r2, r3
 8011f2c:	687b      	ldr	r3, [r7, #4]
 8011f2e:	62da      	str	r2, [r3, #44]	; 0x2c

    return LORAMAC_PARSER_SUCCESS;
 8011f30:	2300      	movs	r3, #0
}
 8011f32:	4618      	mov	r0, r3
 8011f34:	3710      	adds	r7, #16
 8011f36:	46bd      	mov	sp, r7
 8011f38:	bd80      	pop	{r7, pc}

08011f3a <LoRaMacSerializerJoinRequest>:
 */
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8011f3a:	b580      	push	{r7, lr}
 8011f3c:	b084      	sub	sp, #16
 8011f3e:	af00      	add	r7, sp, #0
 8011f40:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8011f42:	687b      	ldr	r3, [r7, #4]
 8011f44:	2b00      	cmp	r3, #0
 8011f46:	d003      	beq.n	8011f50 <LoRaMacSerializerJoinRequest+0x16>
 8011f48:	687b      	ldr	r3, [r7, #4]
 8011f4a:	681b      	ldr	r3, [r3, #0]
 8011f4c:	2b00      	cmp	r3, #0
 8011f4e:	d101      	bne.n	8011f54 <LoRaMacSerializerJoinRequest+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8011f50:	2301      	movs	r3, #1
 8011f52:	e070      	b.n	8012036 <LoRaMacSerializerJoinRequest+0xfc>
    }

    uint16_t bufItr = 0;
 8011f54:	2300      	movs	r3, #0
 8011f56:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 8011f58:	687b      	ldr	r3, [r7, #4]
 8011f5a:	791b      	ldrb	r3, [r3, #4]
 8011f5c:	2b16      	cmp	r3, #22
 8011f5e:	d801      	bhi.n	8011f64 <LoRaMacSerializerJoinRequest+0x2a>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8011f60:	2302      	movs	r3, #2
 8011f62:	e068      	b.n	8012036 <LoRaMacSerializerJoinRequest+0xfc>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8011f64:	687b      	ldr	r3, [r7, #4]
 8011f66:	681a      	ldr	r2, [r3, #0]
 8011f68:	89fb      	ldrh	r3, [r7, #14]
 8011f6a:	1c59      	adds	r1, r3, #1
 8011f6c:	81f9      	strh	r1, [r7, #14]
 8011f6e:	4413      	add	r3, r2
 8011f70:	687a      	ldr	r2, [r7, #4]
 8011f72:	7952      	ldrb	r2, [r2, #5]
 8011f74:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 8011f76:	687b      	ldr	r3, [r7, #4]
 8011f78:	681a      	ldr	r2, [r3, #0]
 8011f7a:	89fb      	ldrh	r3, [r7, #14]
 8011f7c:	18d0      	adds	r0, r2, r3
 8011f7e:	687b      	ldr	r3, [r7, #4]
 8011f80:	3306      	adds	r3, #6
 8011f82:	2208      	movs	r2, #8
 8011f84:	4619      	mov	r1, r3
 8011f86:	f002 fc43 	bl	8014810 <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;
 8011f8a:	89fb      	ldrh	r3, [r7, #14]
 8011f8c:	3308      	adds	r3, #8
 8011f8e:	81fb      	strh	r3, [r7, #14]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 8011f90:	687b      	ldr	r3, [r7, #4]
 8011f92:	681a      	ldr	r2, [r3, #0]
 8011f94:	89fb      	ldrh	r3, [r7, #14]
 8011f96:	18d0      	adds	r0, r2, r3
 8011f98:	687b      	ldr	r3, [r7, #4]
 8011f9a:	330e      	adds	r3, #14
 8011f9c:	2208      	movs	r2, #8
 8011f9e:	4619      	mov	r1, r3
 8011fa0:	f002 fc36 	bl	8014810 <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;
 8011fa4:	89fb      	ldrh	r3, [r7, #14]
 8011fa6:	3308      	adds	r3, #8
 8011fa8:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 8011faa:	687b      	ldr	r3, [r7, #4]
 8011fac:	8ad9      	ldrh	r1, [r3, #22]
 8011fae:	687b      	ldr	r3, [r7, #4]
 8011fb0:	681a      	ldr	r2, [r3, #0]
 8011fb2:	89fb      	ldrh	r3, [r7, #14]
 8011fb4:	1c58      	adds	r0, r3, #1
 8011fb6:	81f8      	strh	r0, [r7, #14]
 8011fb8:	4413      	add	r3, r2
 8011fba:	b2ca      	uxtb	r2, r1
 8011fbc:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 8011fbe:	687b      	ldr	r3, [r7, #4]
 8011fc0:	8adb      	ldrh	r3, [r3, #22]
 8011fc2:	0a1b      	lsrs	r3, r3, #8
 8011fc4:	b299      	uxth	r1, r3
 8011fc6:	687b      	ldr	r3, [r7, #4]
 8011fc8:	681a      	ldr	r2, [r3, #0]
 8011fca:	89fb      	ldrh	r3, [r7, #14]
 8011fcc:	1c58      	adds	r0, r3, #1
 8011fce:	81f8      	strh	r0, [r7, #14]
 8011fd0:	4413      	add	r3, r2
 8011fd2:	b2ca      	uxtb	r2, r1
 8011fd4:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8011fd6:	687b      	ldr	r3, [r7, #4]
 8011fd8:	6999      	ldr	r1, [r3, #24]
 8011fda:	687b      	ldr	r3, [r7, #4]
 8011fdc:	681a      	ldr	r2, [r3, #0]
 8011fde:	89fb      	ldrh	r3, [r7, #14]
 8011fe0:	1c58      	adds	r0, r3, #1
 8011fe2:	81f8      	strh	r0, [r7, #14]
 8011fe4:	4413      	add	r3, r2
 8011fe6:	b2ca      	uxtb	r2, r1
 8011fe8:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8011fea:	687b      	ldr	r3, [r7, #4]
 8011fec:	699b      	ldr	r3, [r3, #24]
 8011fee:	0a19      	lsrs	r1, r3, #8
 8011ff0:	687b      	ldr	r3, [r7, #4]
 8011ff2:	681a      	ldr	r2, [r3, #0]
 8011ff4:	89fb      	ldrh	r3, [r7, #14]
 8011ff6:	1c58      	adds	r0, r3, #1
 8011ff8:	81f8      	strh	r0, [r7, #14]
 8011ffa:	4413      	add	r3, r2
 8011ffc:	b2ca      	uxtb	r2, r1
 8011ffe:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8012000:	687b      	ldr	r3, [r7, #4]
 8012002:	699b      	ldr	r3, [r3, #24]
 8012004:	0c19      	lsrs	r1, r3, #16
 8012006:	687b      	ldr	r3, [r7, #4]
 8012008:	681a      	ldr	r2, [r3, #0]
 801200a:	89fb      	ldrh	r3, [r7, #14]
 801200c:	1c58      	adds	r0, r3, #1
 801200e:	81f8      	strh	r0, [r7, #14]
 8012010:	4413      	add	r3, r2
 8012012:	b2ca      	uxtb	r2, r1
 8012014:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8012016:	687b      	ldr	r3, [r7, #4]
 8012018:	699b      	ldr	r3, [r3, #24]
 801201a:	0e19      	lsrs	r1, r3, #24
 801201c:	687b      	ldr	r3, [r7, #4]
 801201e:	681a      	ldr	r2, [r3, #0]
 8012020:	89fb      	ldrh	r3, [r7, #14]
 8012022:	1c58      	adds	r0, r3, #1
 8012024:	81f8      	strh	r0, [r7, #14]
 8012026:	4413      	add	r3, r2
 8012028:	b2ca      	uxtb	r2, r1
 801202a:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 801202c:	89fb      	ldrh	r3, [r7, #14]
 801202e:	b2da      	uxtb	r2, r3
 8012030:	687b      	ldr	r3, [r7, #4]
 8012032:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8012034:	2300      	movs	r3, #0
}
 8012036:	4618      	mov	r0, r3
 8012038:	3710      	adds	r7, #16
 801203a:	46bd      	mov	sp, r7
 801203c:	bd80      	pop	{r7, pc}

0801203e <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 801203e:	b580      	push	{r7, lr}
 8012040:	b084      	sub	sp, #16
 8012042:	af00      	add	r7, sp, #0
 8012044:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8012046:	687b      	ldr	r3, [r7, #4]
 8012048:	2b00      	cmp	r3, #0
 801204a:	d003      	beq.n	8012054 <LoRaMacSerializerData+0x16>
 801204c:	687b      	ldr	r3, [r7, #4]
 801204e:	681b      	ldr	r3, [r3, #0]
 8012050:	2b00      	cmp	r3, #0
 8012052:	d101      	bne.n	8012058 <LoRaMacSerializerData+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8012054:	2301      	movs	r3, #1
 8012056:	e0e5      	b.n	8012224 <LoRaMacSerializerData+0x1e6>
    }

    uint16_t bufItr = 0;
 8012058:	2300      	movs	r3, #0
 801205a:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
 801205c:	2308      	movs	r3, #8
 801205e:	81bb      	strh	r3, [r7, #12]
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8012060:	687b      	ldr	r3, [r7, #4]
 8012062:	7b1b      	ldrb	r3, [r3, #12]
 8012064:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8012068:	b2db      	uxtb	r3, r3
 801206a:	b29a      	uxth	r2, r3
 801206c:	89bb      	ldrh	r3, [r7, #12]
 801206e:	4413      	add	r3, r2
 8012070:	81bb      	strh	r3, [r7, #12]

    if( macMsg->FRMPayloadSize > 0 )
 8012072:	687b      	ldr	r3, [r7, #4]
 8012074:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012078:	2b00      	cmp	r3, #0
 801207a:	d002      	beq.n	8012082 <LoRaMacSerializerData+0x44>
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 801207c:	89bb      	ldrh	r3, [r7, #12]
 801207e:	3301      	adds	r3, #1
 8012080:	81bb      	strh	r3, [r7, #12]
    }

    computedBufSize += macMsg->FRMPayloadSize;
 8012082:	687b      	ldr	r3, [r7, #4]
 8012084:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012088:	b29a      	uxth	r2, r3
 801208a:	89bb      	ldrh	r3, [r7, #12]
 801208c:	4413      	add	r3, r2
 801208e:	81bb      	strh	r3, [r7, #12]
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 8012090:	89bb      	ldrh	r3, [r7, #12]
 8012092:	3304      	adds	r3, #4
 8012094:	81bb      	strh	r3, [r7, #12]

    if( macMsg->BufSize < computedBufSize )
 8012096:	687b      	ldr	r3, [r7, #4]
 8012098:	791b      	ldrb	r3, [r3, #4]
 801209a:	b29b      	uxth	r3, r3
 801209c:	89ba      	ldrh	r2, [r7, #12]
 801209e:	429a      	cmp	r2, r3
 80120a0:	d901      	bls.n	80120a6 <LoRaMacSerializerData+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 80120a2:	2302      	movs	r3, #2
 80120a4:	e0be      	b.n	8012224 <LoRaMacSerializerData+0x1e6>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 80120a6:	687b      	ldr	r3, [r7, #4]
 80120a8:	681a      	ldr	r2, [r3, #0]
 80120aa:	89fb      	ldrh	r3, [r7, #14]
 80120ac:	1c59      	adds	r1, r3, #1
 80120ae:	81f9      	strh	r1, [r7, #14]
 80120b0:	4413      	add	r3, r2
 80120b2:	687a      	ldr	r2, [r7, #4]
 80120b4:	7952      	ldrb	r2, [r2, #5]
 80120b6:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 80120b8:	687b      	ldr	r3, [r7, #4]
 80120ba:	6899      	ldr	r1, [r3, #8]
 80120bc:	687b      	ldr	r3, [r7, #4]
 80120be:	681a      	ldr	r2, [r3, #0]
 80120c0:	89fb      	ldrh	r3, [r7, #14]
 80120c2:	1c58      	adds	r0, r3, #1
 80120c4:	81f8      	strh	r0, [r7, #14]
 80120c6:	4413      	add	r3, r2
 80120c8:	b2ca      	uxtb	r2, r1
 80120ca:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 80120cc:	687b      	ldr	r3, [r7, #4]
 80120ce:	689b      	ldr	r3, [r3, #8]
 80120d0:	0a19      	lsrs	r1, r3, #8
 80120d2:	687b      	ldr	r3, [r7, #4]
 80120d4:	681a      	ldr	r2, [r3, #0]
 80120d6:	89fb      	ldrh	r3, [r7, #14]
 80120d8:	1c58      	adds	r0, r3, #1
 80120da:	81f8      	strh	r0, [r7, #14]
 80120dc:	4413      	add	r3, r2
 80120de:	b2ca      	uxtb	r2, r1
 80120e0:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 80120e2:	687b      	ldr	r3, [r7, #4]
 80120e4:	689b      	ldr	r3, [r3, #8]
 80120e6:	0c19      	lsrs	r1, r3, #16
 80120e8:	687b      	ldr	r3, [r7, #4]
 80120ea:	681a      	ldr	r2, [r3, #0]
 80120ec:	89fb      	ldrh	r3, [r7, #14]
 80120ee:	1c58      	adds	r0, r3, #1
 80120f0:	81f8      	strh	r0, [r7, #14]
 80120f2:	4413      	add	r3, r2
 80120f4:	b2ca      	uxtb	r2, r1
 80120f6:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 80120f8:	687b      	ldr	r3, [r7, #4]
 80120fa:	689b      	ldr	r3, [r3, #8]
 80120fc:	0e19      	lsrs	r1, r3, #24
 80120fe:	687b      	ldr	r3, [r7, #4]
 8012100:	681a      	ldr	r2, [r3, #0]
 8012102:	89fb      	ldrh	r3, [r7, #14]
 8012104:	1c58      	adds	r0, r3, #1
 8012106:	81f8      	strh	r0, [r7, #14]
 8012108:	4413      	add	r3, r2
 801210a:	b2ca      	uxtb	r2, r1
 801210c:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 801210e:	687b      	ldr	r3, [r7, #4]
 8012110:	681a      	ldr	r2, [r3, #0]
 8012112:	89fb      	ldrh	r3, [r7, #14]
 8012114:	1c59      	adds	r1, r3, #1
 8012116:	81f9      	strh	r1, [r7, #14]
 8012118:	4413      	add	r3, r2
 801211a:	687a      	ldr	r2, [r7, #4]
 801211c:	7b12      	ldrb	r2, [r2, #12]
 801211e:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 8012120:	687b      	ldr	r3, [r7, #4]
 8012122:	89d9      	ldrh	r1, [r3, #14]
 8012124:	687b      	ldr	r3, [r7, #4]
 8012126:	681a      	ldr	r2, [r3, #0]
 8012128:	89fb      	ldrh	r3, [r7, #14]
 801212a:	1c58      	adds	r0, r3, #1
 801212c:	81f8      	strh	r0, [r7, #14]
 801212e:	4413      	add	r3, r2
 8012130:	b2ca      	uxtb	r2, r1
 8012132:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 8012134:	687b      	ldr	r3, [r7, #4]
 8012136:	89db      	ldrh	r3, [r3, #14]
 8012138:	0a1b      	lsrs	r3, r3, #8
 801213a:	b299      	uxth	r1, r3
 801213c:	687b      	ldr	r3, [r7, #4]
 801213e:	681a      	ldr	r2, [r3, #0]
 8012140:	89fb      	ldrh	r3, [r7, #14]
 8012142:	1c58      	adds	r0, r3, #1
 8012144:	81f8      	strh	r0, [r7, #14]
 8012146:	4413      	add	r3, r2
 8012148:	b2ca      	uxtb	r2, r1
 801214a:	701a      	strb	r2, [r3, #0]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 801214c:	687b      	ldr	r3, [r7, #4]
 801214e:	681a      	ldr	r2, [r3, #0]
 8012150:	89fb      	ldrh	r3, [r7, #14]
 8012152:	18d0      	adds	r0, r2, r3
 8012154:	687b      	ldr	r3, [r7, #4]
 8012156:	f103 0110 	add.w	r1, r3, #16
 801215a:	687b      	ldr	r3, [r7, #4]
 801215c:	7b1b      	ldrb	r3, [r3, #12]
 801215e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8012162:	b2db      	uxtb	r3, r3
 8012164:	b29b      	uxth	r3, r3
 8012166:	461a      	mov	r2, r3
 8012168:	f002 fb37 	bl	80147da <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 801216c:	687b      	ldr	r3, [r7, #4]
 801216e:	7b1b      	ldrb	r3, [r3, #12]
 8012170:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8012174:	b2db      	uxtb	r3, r3
 8012176:	b29a      	uxth	r2, r3
 8012178:	89fb      	ldrh	r3, [r7, #14]
 801217a:	4413      	add	r3, r2
 801217c:	81fb      	strh	r3, [r7, #14]

    if( macMsg->FRMPayloadSize > 0 )
 801217e:	687b      	ldr	r3, [r7, #4]
 8012180:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012184:	2b00      	cmp	r3, #0
 8012186:	d009      	beq.n	801219c <LoRaMacSerializerData+0x15e>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 8012188:	687b      	ldr	r3, [r7, #4]
 801218a:	681a      	ldr	r2, [r3, #0]
 801218c:	89fb      	ldrh	r3, [r7, #14]
 801218e:	1c59      	adds	r1, r3, #1
 8012190:	81f9      	strh	r1, [r7, #14]
 8012192:	4413      	add	r3, r2
 8012194:	687a      	ldr	r2, [r7, #4]
 8012196:	f892 2020 	ldrb.w	r2, [r2, #32]
 801219a:	701a      	strb	r2, [r3, #0]
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 801219c:	687b      	ldr	r3, [r7, #4]
 801219e:	681a      	ldr	r2, [r3, #0]
 80121a0:	89fb      	ldrh	r3, [r7, #14]
 80121a2:	18d0      	adds	r0, r2, r3
 80121a4:	687b      	ldr	r3, [r7, #4]
 80121a6:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80121a8:	687b      	ldr	r3, [r7, #4]
 80121aa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80121ae:	b29b      	uxth	r3, r3
 80121b0:	461a      	mov	r2, r3
 80121b2:	f002 fb12 	bl	80147da <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 80121b6:	687b      	ldr	r3, [r7, #4]
 80121b8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80121bc:	b29a      	uxth	r2, r3
 80121be:	89fb      	ldrh	r3, [r7, #14]
 80121c0:	4413      	add	r3, r2
 80121c2:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 80121c4:	687b      	ldr	r3, [r7, #4]
 80121c6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80121c8:	687b      	ldr	r3, [r7, #4]
 80121ca:	681a      	ldr	r2, [r3, #0]
 80121cc:	89fb      	ldrh	r3, [r7, #14]
 80121ce:	1c58      	adds	r0, r3, #1
 80121d0:	81f8      	strh	r0, [r7, #14]
 80121d2:	4413      	add	r3, r2
 80121d4:	b2ca      	uxtb	r2, r1
 80121d6:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 80121d8:	687b      	ldr	r3, [r7, #4]
 80121da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80121dc:	0a19      	lsrs	r1, r3, #8
 80121de:	687b      	ldr	r3, [r7, #4]
 80121e0:	681a      	ldr	r2, [r3, #0]
 80121e2:	89fb      	ldrh	r3, [r7, #14]
 80121e4:	1c58      	adds	r0, r3, #1
 80121e6:	81f8      	strh	r0, [r7, #14]
 80121e8:	4413      	add	r3, r2
 80121ea:	b2ca      	uxtb	r2, r1
 80121ec:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 80121ee:	687b      	ldr	r3, [r7, #4]
 80121f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80121f2:	0c19      	lsrs	r1, r3, #16
 80121f4:	687b      	ldr	r3, [r7, #4]
 80121f6:	681a      	ldr	r2, [r3, #0]
 80121f8:	89fb      	ldrh	r3, [r7, #14]
 80121fa:	1c58      	adds	r0, r3, #1
 80121fc:	81f8      	strh	r0, [r7, #14]
 80121fe:	4413      	add	r3, r2
 8012200:	b2ca      	uxtb	r2, r1
 8012202:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8012204:	687b      	ldr	r3, [r7, #4]
 8012206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012208:	0e19      	lsrs	r1, r3, #24
 801220a:	687b      	ldr	r3, [r7, #4]
 801220c:	681a      	ldr	r2, [r3, #0]
 801220e:	89fb      	ldrh	r3, [r7, #14]
 8012210:	1c58      	adds	r0, r3, #1
 8012212:	81f8      	strh	r0, [r7, #14]
 8012214:	4413      	add	r3, r2
 8012216:	b2ca      	uxtb	r2, r1
 8012218:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 801221a:	89fb      	ldrh	r3, [r7, #14]
 801221c:	b2da      	uxtb	r2, r3
 801221e:	687b      	ldr	r3, [r7, #4]
 8012220:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8012222:	2300      	movs	r3, #0
}
 8012224:	4618      	mov	r0, r3
 8012226:	3710      	adds	r7, #16
 8012228:	46bd      	mov	sp, r7
 801222a:	bd80      	pop	{r7, pc}

0801222c <RegionIsActive>:
#define RU864_APPLY_DR_OFFSET( )
#define RU864_RX_BEACON_SETUP( )
#endif

bool RegionIsActive( LoRaMacRegion_t region )
{
 801222c:	b480      	push	{r7}
 801222e:	b083      	sub	sp, #12
 8012230:	af00      	add	r7, sp, #0
 8012232:	4603      	mov	r3, r0
 8012234:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012236:	79fb      	ldrb	r3, [r7, #7]
 8012238:	2b07      	cmp	r3, #7
 801223a:	d101      	bne.n	8012240 <RegionIsActive+0x14>
        CN470_IS_ACTIVE( );
        CN779_IS_ACTIVE( );
        EU433_IS_ACTIVE( );
        EU868_IS_ACTIVE( );
        KR920_IS_ACTIVE( );
        IN865_IS_ACTIVE( );
 801223c:	2301      	movs	r3, #1
 801223e:	e000      	b.n	8012242 <RegionIsActive+0x16>
        US915_IS_ACTIVE( );
        RU864_IS_ACTIVE( );
        default:
        {
            return false;
 8012240:	2300      	movs	r3, #0
        }
    }
}
 8012242:	4618      	mov	r0, r3
 8012244:	370c      	adds	r7, #12
 8012246:	46bd      	mov	sp, r7
 8012248:	bc80      	pop	{r7}
 801224a:	4770      	bx	lr

0801224c <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 801224c:	b580      	push	{r7, lr}
 801224e:	b084      	sub	sp, #16
 8012250:	af00      	add	r7, sp, #0
 8012252:	4603      	mov	r3, r0
 8012254:	6039      	str	r1, [r7, #0]
 8012256:	71fb      	strb	r3, [r7, #7]
    PhyParam_t phyParam = { 0 };
 8012258:	2300      	movs	r3, #0
 801225a:	60bb      	str	r3, [r7, #8]
    switch( region )
 801225c:	79fb      	ldrb	r3, [r7, #7]
 801225e:	2b07      	cmp	r3, #7
 8012260:	d105      	bne.n	801226e <RegionGetPhyParam+0x22>
        CN470_GET_PHY_PARAM( );
        CN779_GET_PHY_PARAM( );
        EU433_GET_PHY_PARAM( );
        EU868_GET_PHY_PARAM( );
        KR920_GET_PHY_PARAM( );
        IN865_GET_PHY_PARAM( );
 8012262:	6838      	ldr	r0, [r7, #0]
 8012264:	f001 f942 	bl	80134ec <RegionIN865GetPhyParam>
 8012268:	4603      	mov	r3, r0
 801226a:	60fb      	str	r3, [r7, #12]
 801226c:	e001      	b.n	8012272 <RegionGetPhyParam+0x26>
        US915_GET_PHY_PARAM( );
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 801226e:	68bb      	ldr	r3, [r7, #8]
 8012270:	60fb      	str	r3, [r7, #12]
 8012272:	2300      	movs	r3, #0
 8012274:	68fb      	ldr	r3, [r7, #12]
        }
    }
}
 8012276:	4618      	mov	r0, r3
 8012278:	3710      	adds	r7, #16
 801227a:	46bd      	mov	sp, r7
 801227c:	bd80      	pop	{r7, pc}

0801227e <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
 801227e:	b580      	push	{r7, lr}
 8012280:	b082      	sub	sp, #8
 8012282:	af00      	add	r7, sp, #0
 8012284:	4603      	mov	r3, r0
 8012286:	6039      	str	r1, [r7, #0]
 8012288:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801228a:	79fb      	ldrb	r3, [r7, #7]
 801228c:	2b07      	cmp	r3, #7
 801228e:	d103      	bne.n	8012298 <RegionSetBandTxDone+0x1a>
        CN470_SET_BAND_TX_DONE( );
        CN779_SET_BAND_TX_DONE( );
        EU433_SET_BAND_TX_DONE( );
        EU868_SET_BAND_TX_DONE( );
        KR920_SET_BAND_TX_DONE( );
        IN865_SET_BAND_TX_DONE( );
 8012290:	6838      	ldr	r0, [r7, #0]
 8012292:	f001 fa77 	bl	8013784 <RegionIN865SetBandTxDone>
 8012296:	e000      	b.n	801229a <RegionSetBandTxDone+0x1c>
        US915_SET_BAND_TX_DONE( );
        RU864_SET_BAND_TX_DONE( );
        default:
        {
            return;
 8012298:	bf00      	nop
        }
    }
}
 801229a:	3708      	adds	r7, #8
 801229c:	46bd      	mov	sp, r7
 801229e:	bd80      	pop	{r7, pc}

080122a0 <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
 80122a0:	b580      	push	{r7, lr}
 80122a2:	b082      	sub	sp, #8
 80122a4:	af00      	add	r7, sp, #0
 80122a6:	4603      	mov	r3, r0
 80122a8:	6039      	str	r1, [r7, #0]
 80122aa:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80122ac:	79fb      	ldrb	r3, [r7, #7]
 80122ae:	2b07      	cmp	r3, #7
 80122b0:	d103      	bne.n	80122ba <RegionInitDefaults+0x1a>
        CN470_INIT_DEFAULTS( );
        CN779_INIT_DEFAULTS( );
        EU433_INIT_DEFAULTS( );
        EU868_INIT_DEFAULTS( );
        KR920_INIT_DEFAULTS( );
        IN865_INIT_DEFAULTS( );
 80122b2:	6838      	ldr	r0, [r7, #0]
 80122b4:	f001 fa92 	bl	80137dc <RegionIN865InitDefaults>
 80122b8:	e000      	b.n	80122bc <RegionInitDefaults+0x1c>
        US915_INIT_DEFAULTS( );
        RU864_INIT_DEFAULTS( );
        default:
        {
            break;
 80122ba:	bf00      	nop
        }
    }
}
 80122bc:	bf00      	nop
 80122be:	3708      	adds	r7, #8
 80122c0:	46bd      	mov	sp, r7
 80122c2:	bd80      	pop	{r7, pc}

080122c4 <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 80122c4:	b580      	push	{r7, lr}
 80122c6:	b082      	sub	sp, #8
 80122c8:	af00      	add	r7, sp, #0
 80122ca:	4603      	mov	r3, r0
 80122cc:	6039      	str	r1, [r7, #0]
 80122ce:	71fb      	strb	r3, [r7, #7]
 80122d0:	4613      	mov	r3, r2
 80122d2:	71bb      	strb	r3, [r7, #6]
    switch( region )
 80122d4:	79fb      	ldrb	r3, [r7, #7]
 80122d6:	2b07      	cmp	r3, #7
 80122d8:	d106      	bne.n	80122e8 <RegionVerify+0x24>
        CN470_VERIFY( );
        CN779_VERIFY( );
        EU433_VERIFY( );
        EU868_VERIFY( );
        KR920_VERIFY( );
        IN865_VERIFY( );
 80122da:	79bb      	ldrb	r3, [r7, #6]
 80122dc:	4619      	mov	r1, r3
 80122de:	6838      	ldr	r0, [r7, #0]
 80122e0:	f001 fb0e 	bl	8013900 <RegionIN865Verify>
 80122e4:	4603      	mov	r3, r0
 80122e6:	e000      	b.n	80122ea <RegionVerify+0x26>
        US915_VERIFY( );
        RU864_VERIFY( );
        default:
        {
            return false;
 80122e8:	2300      	movs	r3, #0
        }
    }
}
 80122ea:	4618      	mov	r0, r3
 80122ec:	3708      	adds	r7, #8
 80122ee:	46bd      	mov	sp, r7
 80122f0:	bd80      	pop	{r7, pc}

080122f2 <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
 80122f2:	b580      	push	{r7, lr}
 80122f4:	b082      	sub	sp, #8
 80122f6:	af00      	add	r7, sp, #0
 80122f8:	4603      	mov	r3, r0
 80122fa:	6039      	str	r1, [r7, #0]
 80122fc:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80122fe:	79fb      	ldrb	r3, [r7, #7]
 8012300:	2b07      	cmp	r3, #7
 8012302:	d103      	bne.n	801230c <RegionApplyCFList+0x1a>
        CN470_APPLY_CF_LIST( );
        CN779_APPLY_CF_LIST( );
        EU433_APPLY_CF_LIST( );
        EU868_APPLY_CF_LIST( );
        KR920_APPLY_CF_LIST( );
        IN865_APPLY_CF_LIST( );
 8012304:	6838      	ldr	r0, [r7, #0]
 8012306:	f001 fb7f 	bl	8013a08 <RegionIN865ApplyCFList>
 801230a:	e000      	b.n	801230e <RegionApplyCFList+0x1c>
        US915_APPLY_CF_LIST( );
        RU864_APPLY_CF_LIST( );
        default:
        {
            break;
 801230c:	bf00      	nop
        }
    }
}
 801230e:	bf00      	nop
 8012310:	3708      	adds	r7, #8
 8012312:	46bd      	mov	sp, r7
 8012314:	bd80      	pop	{r7, pc}

08012316 <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
 8012316:	b580      	push	{r7, lr}
 8012318:	b082      	sub	sp, #8
 801231a:	af00      	add	r7, sp, #0
 801231c:	4603      	mov	r3, r0
 801231e:	6039      	str	r1, [r7, #0]
 8012320:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012322:	79fb      	ldrb	r3, [r7, #7]
 8012324:	2b07      	cmp	r3, #7
 8012326:	d104      	bne.n	8012332 <RegionChanMaskSet+0x1c>
        CN470_CHAN_MASK_SET( );
        CN779_CHAN_MASK_SET( );
        EU433_CHAN_MASK_SET( );
        EU868_CHAN_MASK_SET( );
        KR920_CHAN_MASK_SET( );
        IN865_CHAN_MASK_SET( );
 8012328:	6838      	ldr	r0, [r7, #0]
 801232a:	f001 fbe1 	bl	8013af0 <RegionIN865ChanMaskSet>
 801232e:	4603      	mov	r3, r0
 8012330:	e000      	b.n	8012334 <RegionChanMaskSet+0x1e>
        US915_CHAN_MASK_SET( );
        RU864_CHAN_MASK_SET( );
        default:
        {
            return false;
 8012332:	2300      	movs	r3, #0
        }
    }
}
 8012334:	4618      	mov	r0, r3
 8012336:	3708      	adds	r7, #8
 8012338:	46bd      	mov	sp, r7
 801233a:	bd80      	pop	{r7, pc}

0801233c <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 801233c:	b580      	push	{r7, lr}
 801233e:	b082      	sub	sp, #8
 8012340:	af00      	add	r7, sp, #0
 8012342:	603b      	str	r3, [r7, #0]
 8012344:	4603      	mov	r3, r0
 8012346:	71fb      	strb	r3, [r7, #7]
 8012348:	460b      	mov	r3, r1
 801234a:	71bb      	strb	r3, [r7, #6]
 801234c:	4613      	mov	r3, r2
 801234e:	717b      	strb	r3, [r7, #5]
    switch( region )
 8012350:	79fb      	ldrb	r3, [r7, #7]
 8012352:	2b07      	cmp	r3, #7
 8012354:	d107      	bne.n	8012366 <RegionComputeRxWindowParameters+0x2a>
        CN470_COMPUTE_RX_WINDOW_PARAMETERS( );
        CN779_COMPUTE_RX_WINDOW_PARAMETERS( );
        EU433_COMPUTE_RX_WINDOW_PARAMETERS( );
        EU868_COMPUTE_RX_WINDOW_PARAMETERS( );
        KR920_COMPUTE_RX_WINDOW_PARAMETERS( );
        IN865_COMPUTE_RX_WINDOW_PARAMETERS( );
 8012356:	7979      	ldrb	r1, [r7, #5]
 8012358:	f997 0006 	ldrsb.w	r0, [r7, #6]
 801235c:	693b      	ldr	r3, [r7, #16]
 801235e:	683a      	ldr	r2, [r7, #0]
 8012360:	f001 fbf0 	bl	8013b44 <RegionIN865ComputeRxWindowParameters>
 8012364:	e000      	b.n	8012368 <RegionComputeRxWindowParameters+0x2c>
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
        RU864_COMPUTE_RX_WINDOW_PARAMETERS( );
        default:
        {
            break;
 8012366:	bf00      	nop
        }
    }
}
 8012368:	bf00      	nop
 801236a:	3708      	adds	r7, #8
 801236c:	46bd      	mov	sp, r7
 801236e:	bd80      	pop	{r7, pc}

08012370 <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8012370:	b580      	push	{r7, lr}
 8012372:	b084      	sub	sp, #16
 8012374:	af00      	add	r7, sp, #0
 8012376:	4603      	mov	r3, r0
 8012378:	60b9      	str	r1, [r7, #8]
 801237a:	607a      	str	r2, [r7, #4]
 801237c:	73fb      	strb	r3, [r7, #15]
    switch( region )
 801237e:	7bfb      	ldrb	r3, [r7, #15]
 8012380:	2b07      	cmp	r3, #7
 8012382:	d105      	bne.n	8012390 <RegionRxConfig+0x20>
        CN470_RX_CONFIG( );
        CN779_RX_CONFIG( );
        EU433_RX_CONFIG( );
        EU868_RX_CONFIG( );
        KR920_RX_CONFIG( );
        IN865_RX_CONFIG( );
 8012384:	6879      	ldr	r1, [r7, #4]
 8012386:	68b8      	ldr	r0, [r7, #8]
 8012388:	f001 fc36 	bl	8013bf8 <RegionIN865RxConfig>
 801238c:	4603      	mov	r3, r0
 801238e:	e000      	b.n	8012392 <RegionRxConfig+0x22>
        US915_RX_CONFIG( );
        RU864_RX_CONFIG( );
        default:
        {
            return false;
 8012390:	2300      	movs	r3, #0
        }
    }
}
 8012392:	4618      	mov	r0, r3
 8012394:	3710      	adds	r7, #16
 8012396:	46bd      	mov	sp, r7
 8012398:	bd80      	pop	{r7, pc}

0801239a <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 801239a:	b580      	push	{r7, lr}
 801239c:	b084      	sub	sp, #16
 801239e:	af00      	add	r7, sp, #0
 80123a0:	60b9      	str	r1, [r7, #8]
 80123a2:	607a      	str	r2, [r7, #4]
 80123a4:	603b      	str	r3, [r7, #0]
 80123a6:	4603      	mov	r3, r0
 80123a8:	73fb      	strb	r3, [r7, #15]
    switch( region )
 80123aa:	7bfb      	ldrb	r3, [r7, #15]
 80123ac:	2b07      	cmp	r3, #7
 80123ae:	d106      	bne.n	80123be <RegionTxConfig+0x24>
        CN470_TX_CONFIG( );
        CN779_TX_CONFIG( );
        EU433_TX_CONFIG( );
        EU868_TX_CONFIG( );
        KR920_TX_CONFIG( );
        IN865_TX_CONFIG( );
 80123b0:	683a      	ldr	r2, [r7, #0]
 80123b2:	6879      	ldr	r1, [r7, #4]
 80123b4:	68b8      	ldr	r0, [r7, #8]
 80123b6:	f001 fcef 	bl	8013d98 <RegionIN865TxConfig>
 80123ba:	4603      	mov	r3, r0
 80123bc:	e000      	b.n	80123c0 <RegionTxConfig+0x26>
        US915_TX_CONFIG( );
        RU864_TX_CONFIG( );
        default:
        {
            return false;
 80123be:	2300      	movs	r3, #0
        }
    }
}
 80123c0:	4618      	mov	r0, r3
 80123c2:	3710      	adds	r7, #16
 80123c4:	46bd      	mov	sp, r7
 80123c6:	bd80      	pop	{r7, pc}

080123c8 <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 80123c8:	b580      	push	{r7, lr}
 80123ca:	b086      	sub	sp, #24
 80123cc:	af02      	add	r7, sp, #8
 80123ce:	60b9      	str	r1, [r7, #8]
 80123d0:	607a      	str	r2, [r7, #4]
 80123d2:	603b      	str	r3, [r7, #0]
 80123d4:	4603      	mov	r3, r0
 80123d6:	73fb      	strb	r3, [r7, #15]
    switch( region )
 80123d8:	7bfb      	ldrb	r3, [r7, #15]
 80123da:	2b07      	cmp	r3, #7
 80123dc:	d109      	bne.n	80123f2 <RegionLinkAdrReq+0x2a>
        CN470_LINK_ADR_REQ( );
        CN779_LINK_ADR_REQ( );
        EU433_LINK_ADR_REQ( );
        EU868_LINK_ADR_REQ( );
        KR920_LINK_ADR_REQ( );
        IN865_LINK_ADR_REQ( );
 80123de:	69fb      	ldr	r3, [r7, #28]
 80123e0:	9300      	str	r3, [sp, #0]
 80123e2:	69bb      	ldr	r3, [r7, #24]
 80123e4:	683a      	ldr	r2, [r7, #0]
 80123e6:	6879      	ldr	r1, [r7, #4]
 80123e8:	68b8      	ldr	r0, [r7, #8]
 80123ea:	f001 fda5 	bl	8013f38 <RegionIN865LinkAdrReq>
 80123ee:	4603      	mov	r3, r0
 80123f0:	e000      	b.n	80123f4 <RegionLinkAdrReq+0x2c>
        US915_LINK_ADR_REQ( );
        RU864_LINK_ADR_REQ( );
        default:
        {
            return 0;
 80123f2:	2300      	movs	r3, #0
        }
    }
}
 80123f4:	4618      	mov	r0, r3
 80123f6:	3710      	adds	r7, #16
 80123f8:	46bd      	mov	sp, r7
 80123fa:	bd80      	pop	{r7, pc}

080123fc <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
 80123fc:	b580      	push	{r7, lr}
 80123fe:	b082      	sub	sp, #8
 8012400:	af00      	add	r7, sp, #0
 8012402:	4603      	mov	r3, r0
 8012404:	6039      	str	r1, [r7, #0]
 8012406:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012408:	79fb      	ldrb	r3, [r7, #7]
 801240a:	2b07      	cmp	r3, #7
 801240c:	d104      	bne.n	8012418 <RegionRxParamSetupReq+0x1c>
        CN470_RX_PARAM_SETUP_REQ( );
        CN779_RX_PARAM_SETUP_REQ( );
        EU433_RX_PARAM_SETUP_REQ( );
        EU868_RX_PARAM_SETUP_REQ( );
        KR920_RX_PARAM_SETUP_REQ( );
        IN865_RX_PARAM_SETUP_REQ( );
 801240e:	6838      	ldr	r0, [r7, #0]
 8012410:	f001 febe 	bl	8014190 <RegionIN865RxParamSetupReq>
 8012414:	4603      	mov	r3, r0
 8012416:	e000      	b.n	801241a <RegionRxParamSetupReq+0x1e>
        US915_RX_PARAM_SETUP_REQ( );
        RU864_RX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8012418:	2300      	movs	r3, #0
        }
    }
}
 801241a:	4618      	mov	r0, r3
 801241c:	3708      	adds	r7, #8
 801241e:	46bd      	mov	sp, r7
 8012420:	bd80      	pop	{r7, pc}

08012422 <RegionNewChannelReq>:

int8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
 8012422:	b580      	push	{r7, lr}
 8012424:	b082      	sub	sp, #8
 8012426:	af00      	add	r7, sp, #0
 8012428:	4603      	mov	r3, r0
 801242a:	6039      	str	r1, [r7, #0]
 801242c:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801242e:	79fb      	ldrb	r3, [r7, #7]
 8012430:	2b07      	cmp	r3, #7
 8012432:	d104      	bne.n	801243e <RegionNewChannelReq+0x1c>
        CN470_NEW_CHANNEL_REQ( );
        CN779_NEW_CHANNEL_REQ( );
        EU433_NEW_CHANNEL_REQ( );
        EU868_NEW_CHANNEL_REQ( );
        KR920_NEW_CHANNEL_REQ( );
        IN865_NEW_CHANNEL_REQ( );
 8012434:	6838      	ldr	r0, [r7, #0]
 8012436:	f001 fee9 	bl	801420c <RegionIN865NewChannelReq>
 801243a:	4603      	mov	r3, r0
 801243c:	e000      	b.n	8012440 <RegionNewChannelReq+0x1e>
        US915_NEW_CHANNEL_REQ( );
        RU864_NEW_CHANNEL_REQ( );
        default:
        {
            return 0;
 801243e:	2300      	movs	r3, #0
        }
    }
}
 8012440:	4618      	mov	r0, r3
 8012442:	3708      	adds	r7, #8
 8012444:	46bd      	mov	sp, r7
 8012446:	bd80      	pop	{r7, pc}

08012448 <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
 8012448:	b580      	push	{r7, lr}
 801244a:	b082      	sub	sp, #8
 801244c:	af00      	add	r7, sp, #0
 801244e:	4603      	mov	r3, r0
 8012450:	6039      	str	r1, [r7, #0]
 8012452:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012454:	79fb      	ldrb	r3, [r7, #7]
 8012456:	2b07      	cmp	r3, #7
 8012458:	d104      	bne.n	8012464 <RegionTxParamSetupReq+0x1c>
        CN470_TX_PARAM_SETUP_REQ( );
        CN779_TX_PARAM_SETUP_REQ( );
        EU433_TX_PARAM_SETUP_REQ( );
        EU868_TX_PARAM_SETUP_REQ( );
        KR920_TX_PARAM_SETUP_REQ( );
        IN865_TX_PARAM_SETUP_REQ( );
 801245a:	6838      	ldr	r0, [r7, #0]
 801245c:	f001 ff34 	bl	80142c8 <RegionIN865TxParamSetupReq>
 8012460:	4603      	mov	r3, r0
 8012462:	e000      	b.n	8012466 <RegionTxParamSetupReq+0x1e>
        US915_TX_PARAM_SETUP_REQ( );
        RU864_TX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8012464:	2300      	movs	r3, #0
        }
    }
}
 8012466:	4618      	mov	r0, r3
 8012468:	3708      	adds	r7, #8
 801246a:	46bd      	mov	sp, r7
 801246c:	bd80      	pop	{r7, pc}

0801246e <RegionDlChannelReq>:

int8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
 801246e:	b580      	push	{r7, lr}
 8012470:	b082      	sub	sp, #8
 8012472:	af00      	add	r7, sp, #0
 8012474:	4603      	mov	r3, r0
 8012476:	6039      	str	r1, [r7, #0]
 8012478:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801247a:	79fb      	ldrb	r3, [r7, #7]
 801247c:	2b07      	cmp	r3, #7
 801247e:	d104      	bne.n	801248a <RegionDlChannelReq+0x1c>
        CN470_DL_CHANNEL_REQ( );
        CN779_DL_CHANNEL_REQ( );
        EU433_DL_CHANNEL_REQ( );
        EU868_DL_CHANNEL_REQ( );
        KR920_DL_CHANNEL_REQ( );
        IN865_DL_CHANNEL_REQ( );
 8012480:	6838      	ldr	r0, [r7, #0]
 8012482:	f001 ff2d 	bl	80142e0 <RegionIN865DlChannelReq>
 8012486:	4603      	mov	r3, r0
 8012488:	e000      	b.n	801248c <RegionDlChannelReq+0x1e>
        US915_DL_CHANNEL_REQ( );
        RU864_DL_CHANNEL_REQ( );
        default:
        {
            return 0;
 801248a:	2300      	movs	r3, #0
        }
    }
}
 801248c:	4618      	mov	r0, r3
 801248e:	3708      	adds	r7, #8
 8012490:	46bd      	mov	sp, r7
 8012492:	bd80      	pop	{r7, pc}

08012494 <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
 8012494:	b580      	push	{r7, lr}
 8012496:	b082      	sub	sp, #8
 8012498:	af00      	add	r7, sp, #0
 801249a:	4603      	mov	r3, r0
 801249c:	71fb      	strb	r3, [r7, #7]
 801249e:	460b      	mov	r3, r1
 80124a0:	71bb      	strb	r3, [r7, #6]
 80124a2:	4613      	mov	r3, r2
 80124a4:	717b      	strb	r3, [r7, #5]
    switch( region )
 80124a6:	79fb      	ldrb	r3, [r7, #7]
 80124a8:	2b07      	cmp	r3, #7
 80124aa:	d108      	bne.n	80124be <RegionAlternateDr+0x2a>
        CN470_ALTERNATE_DR( );
        CN779_ALTERNATE_DR( );
        EU433_ALTERNATE_DR( );
        EU868_ALTERNATE_DR( );
        KR920_ALTERNATE_DR( );
        IN865_ALTERNATE_DR( );
 80124ac:	797a      	ldrb	r2, [r7, #5]
 80124ae:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80124b2:	4611      	mov	r1, r2
 80124b4:	4618      	mov	r0, r3
 80124b6:	f001 ff53 	bl	8014360 <RegionIN865AlternateDr>
 80124ba:	4603      	mov	r3, r0
 80124bc:	e000      	b.n	80124c0 <RegionAlternateDr+0x2c>
        US915_ALTERNATE_DR( );
        RU864_ALTERNATE_DR( );
        default:
        {
            return 0;
 80124be:	2300      	movs	r3, #0
        }
    }
}
 80124c0:	4618      	mov	r0, r3
 80124c2:	3708      	adds	r7, #8
 80124c4:	46bd      	mov	sp, r7
 80124c6:	bd80      	pop	{r7, pc}

080124c8 <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 80124c8:	b580      	push	{r7, lr}
 80124ca:	b084      	sub	sp, #16
 80124cc:	af00      	add	r7, sp, #0
 80124ce:	60b9      	str	r1, [r7, #8]
 80124d0:	607a      	str	r2, [r7, #4]
 80124d2:	603b      	str	r3, [r7, #0]
 80124d4:	4603      	mov	r3, r0
 80124d6:	73fb      	strb	r3, [r7, #15]
    switch( region )
 80124d8:	7bfb      	ldrb	r3, [r7, #15]
 80124da:	2b07      	cmp	r3, #7
 80124dc:	d107      	bne.n	80124ee <RegionNextChannel+0x26>
        CN470_NEXT_CHANNEL( );
        CN779_NEXT_CHANNEL( );
        EU433_NEXT_CHANNEL( );
        EU868_NEXT_CHANNEL( );
        KR920_NEXT_CHANNEL( );
        IN865_NEXT_CHANNEL( );
 80124de:	69bb      	ldr	r3, [r7, #24]
 80124e0:	683a      	ldr	r2, [r7, #0]
 80124e2:	6879      	ldr	r1, [r7, #4]
 80124e4:	68b8      	ldr	r0, [r7, #8]
 80124e6:	f001 ff4b 	bl	8014380 <RegionIN865NextChannel>
 80124ea:	4603      	mov	r3, r0
 80124ec:	e000      	b.n	80124f0 <RegionNextChannel+0x28>
        US915_NEXT_CHANNEL( );
        RU864_NEXT_CHANNEL( );
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 80124ee:	2309      	movs	r3, #9
        }
    }
}
 80124f0:	4618      	mov	r0, r3
 80124f2:	3710      	adds	r7, #16
 80124f4:	46bd      	mov	sp, r7
 80124f6:	bd80      	pop	{r7, pc}

080124f8 <RegionSetContinuousWave>:
        }
    }
}

void RegionSetContinuousWave( LoRaMacRegion_t region, ContinuousWaveParams_t* continuousWave )
{
 80124f8:	b580      	push	{r7, lr}
 80124fa:	b082      	sub	sp, #8
 80124fc:	af00      	add	r7, sp, #0
 80124fe:	4603      	mov	r3, r0
 8012500:	6039      	str	r1, [r7, #0]
 8012502:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012504:	79fb      	ldrb	r3, [r7, #7]
 8012506:	2b07      	cmp	r3, #7
 8012508:	d103      	bne.n	8012512 <RegionSetContinuousWave+0x1a>
        CN470_SET_CONTINUOUS_WAVE( );
        CN779_SET_CONTINUOUS_WAVE( );
        EU433_SET_CONTINUOUS_WAVE( );
        EU868_SET_CONTINUOUS_WAVE( );
        KR920_SET_CONTINUOUS_WAVE( );
        IN865_SET_CONTINUOUS_WAVE( );
 801250a:	6838      	ldr	r0, [r7, #0]
 801250c:	f002 f8aa 	bl	8014664 <RegionIN865SetContinuousWave>
 8012510:	e000      	b.n	8012514 <RegionSetContinuousWave+0x1c>
        US915_SET_CONTINUOUS_WAVE( );
        RU864_SET_CONTINUOUS_WAVE( );
        default:
        {
            break;
 8012512:	bf00      	nop
        }
    }
}
 8012514:	bf00      	nop
 8012516:	3708      	adds	r7, #8
 8012518:	46bd      	mov	sp, r7
 801251a:	bd80      	pop	{r7, pc}

0801251c <RegionApplyDrOffset>:

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 801251c:	b590      	push	{r4, r7, lr}
 801251e:	b083      	sub	sp, #12
 8012520:	af00      	add	r7, sp, #0
 8012522:	4604      	mov	r4, r0
 8012524:	4608      	mov	r0, r1
 8012526:	4611      	mov	r1, r2
 8012528:	461a      	mov	r2, r3
 801252a:	4623      	mov	r3, r4
 801252c:	71fb      	strb	r3, [r7, #7]
 801252e:	4603      	mov	r3, r0
 8012530:	71bb      	strb	r3, [r7, #6]
 8012532:	460b      	mov	r3, r1
 8012534:	717b      	strb	r3, [r7, #5]
 8012536:	4613      	mov	r3, r2
 8012538:	713b      	strb	r3, [r7, #4]
    switch( region )
 801253a:	79fb      	ldrb	r3, [r7, #7]
 801253c:	2b07      	cmp	r3, #7
 801253e:	d109      	bne.n	8012554 <RegionApplyDrOffset+0x38>
        CN470_APPLY_DR_OFFSET( );
        CN779_APPLY_DR_OFFSET( );
        EU433_APPLY_DR_OFFSET( );
        EU868_APPLY_DR_OFFSET( );
        KR920_APPLY_DR_OFFSET( );
        IN865_APPLY_DR_OFFSET( );
 8012540:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8012544:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8012548:	79bb      	ldrb	r3, [r7, #6]
 801254a:	4618      	mov	r0, r3
 801254c:	f002 f8d8 	bl	8014700 <RegionIN865ApplyDrOffset>
 8012550:	4603      	mov	r3, r0
 8012552:	e000      	b.n	8012556 <RegionApplyDrOffset+0x3a>
        US915_APPLY_DR_OFFSET( );
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 8012554:	797b      	ldrb	r3, [r7, #5]
        }
    }
}
 8012556:	4618      	mov	r0, r3
 8012558:	370c      	adds	r7, #12
 801255a:	46bd      	mov	sp, r7
 801255c:	bd90      	pop	{r4, r7, pc}
	...

08012560 <RegionGetVersion>:
        }
    }
}

Version_t RegionGetVersion( void )
{
 8012560:	b480      	push	{r7}
 8012562:	b083      	sub	sp, #12
 8012564:	af00      	add	r7, sp, #0
    Version_t version;

    version.Value = REGION_VERSION;
 8012566:	4b04      	ldr	r3, [pc, #16]	; (8012578 <RegionGetVersion+0x18>)
 8012568:	607b      	str	r3, [r7, #4]

    return version;
 801256a:	687b      	ldr	r3, [r7, #4]
}
 801256c:	4618      	mov	r0, r3
 801256e:	370c      	adds	r7, #12
 8012570:	46bd      	mov	sp, r7
 8012572:	bc80      	pop	{r7}
 8012574:	4770      	bx	lr
 8012576:	bf00      	nop
 8012578:	01000300 	.word	0x01000300

0801257c <GetDutyCycle>:
        ( ( ( N ) + ( D ) - 1 ) / ( D ) ) :                                    \
        ( ( N ) / ( D ) )                                                      \
    )

static uint16_t GetDutyCycle( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 801257c:	b480      	push	{r7}
 801257e:	b087      	sub	sp, #28
 8012580:	af00      	add	r7, sp, #0
 8012582:	60f8      	str	r0, [r7, #12]
 8012584:	4608      	mov	r0, r1
 8012586:	4639      	mov	r1, r7
 8012588:	e881 000c 	stmia.w	r1, {r2, r3}
 801258c:	4603      	mov	r3, r0
 801258e:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8012590:	68fb      	ldr	r3, [r7, #12]
 8012592:	881b      	ldrh	r3, [r3, #0]
 8012594:	82fb      	strh	r3, [r7, #22]

    if( joined == false )
 8012596:	7afb      	ldrb	r3, [r7, #11]
 8012598:	f083 0301 	eor.w	r3, r3, #1
 801259c:	b2db      	uxtb	r3, r3
 801259e:	2b00      	cmp	r3, #0
 80125a0:	d01b      	beq.n	80125da <GetDutyCycle+0x5e>
    {
        uint16_t joinDutyCycle = BACKOFF_DC_24_HOURS;
 80125a2:	f242 7310 	movw	r3, #10000	; 0x2710
 80125a6:	82bb      	strh	r3, [r7, #20]

        if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_1_HOUR_IN_S )
 80125a8:	683b      	ldr	r3, [r7, #0]
 80125aa:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 80125ae:	d202      	bcs.n	80125b6 <GetDutyCycle+0x3a>
        {
            joinDutyCycle = BACKOFF_DC_1_HOUR;
 80125b0:	2364      	movs	r3, #100	; 0x64
 80125b2:	82bb      	strh	r3, [r7, #20]
 80125b4:	e00b      	b.n	80125ce <GetDutyCycle+0x52>
        }
        else if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_10_HOURS_IN_S )
 80125b6:	683b      	ldr	r3, [r7, #0]
 80125b8:	f649 22af 	movw	r2, #39599	; 0x9aaf
 80125bc:	4293      	cmp	r3, r2
 80125be:	d803      	bhi.n	80125c8 <GetDutyCycle+0x4c>
        {
            joinDutyCycle = BACKOFF_DC_10_HOURS;
 80125c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80125c4:	82bb      	strh	r3, [r7, #20]
 80125c6:	e002      	b.n	80125ce <GetDutyCycle+0x52>
        }
        else
        {
            joinDutyCycle = BACKOFF_DC_24_HOURS;
 80125c8:	f242 7310 	movw	r3, #10000	; 0x2710
 80125cc:	82bb      	strh	r3, [r7, #20]
        }
        // Take the most restrictive duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 80125ce:	8aba      	ldrh	r2, [r7, #20]
 80125d0:	8afb      	ldrh	r3, [r7, #22]
 80125d2:	4293      	cmp	r3, r2
 80125d4:	bf38      	it	cc
 80125d6:	4613      	movcc	r3, r2
 80125d8:	82fb      	strh	r3, [r7, #22]
    }

    // Prevent value of 0
    if( dutyCycle == 0 )
 80125da:	8afb      	ldrh	r3, [r7, #22]
 80125dc:	2b00      	cmp	r3, #0
 80125de:	d101      	bne.n	80125e4 <GetDutyCycle+0x68>
    {
        dutyCycle = 1;
 80125e0:	2301      	movs	r3, #1
 80125e2:	82fb      	strh	r3, [r7, #22]
    }

    return dutyCycle;
 80125e4:	8afb      	ldrh	r3, [r7, #22]
}
 80125e6:	4618      	mov	r0, r3
 80125e8:	371c      	adds	r7, #28
 80125ea:	46bd      	mov	sp, r7
 80125ec:	bc80      	pop	{r7}
 80125ee:	4770      	bx	lr

080125f0 <SetMaxTimeCredits>:

static uint16_t SetMaxTimeCredits( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup,
                                   bool dutyCycleEnabled, bool lastTxIsJoinRequest )
{
 80125f0:	b580      	push	{r7, lr}
 80125f2:	b08e      	sub	sp, #56	; 0x38
 80125f4:	af02      	add	r7, sp, #8
 80125f6:	60f8      	str	r0, [r7, #12]
 80125f8:	4608      	mov	r0, r1
 80125fa:	4639      	mov	r1, r7
 80125fc:	e881 000c 	stmia.w	r1, {r2, r3}
 8012600:	4603      	mov	r3, r0
 8012602:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8012604:	68fb      	ldr	r3, [r7, #12]
 8012606:	881b      	ldrh	r3, [r3, #0]
 8012608:	857b      	strh	r3, [r7, #42]	; 0x2a
    TimerTime_t maxCredits = DUTY_CYCLE_TIME_PERIOD;
 801260a:	4b4b      	ldr	r3, [pc, #300]	; (8012738 <SetMaxTimeCredits+0x148>)
 801260c:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimerTime_t elapsedTime = SysTimeToMs( elapsedTimeSinceStartup );
 801260e:	463b      	mov	r3, r7
 8012610:	e893 0003 	ldmia.w	r3, {r0, r1}
 8012614:	f005 fbd6 	bl	8017dc4 <SysTimeToMs>
 8012618:	6278      	str	r0, [r7, #36]	; 0x24
    SysTime_t timeDiff = { 0 };
 801261a:	f107 0314 	add.w	r3, r7, #20
 801261e:	2200      	movs	r2, #0
 8012620:	601a      	str	r2, [r3, #0]
 8012622:	605a      	str	r2, [r3, #4]

    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8012624:	7af9      	ldrb	r1, [r7, #11]
 8012626:	463b      	mov	r3, r7
 8012628:	cb0c      	ldmia	r3, {r2, r3}
 801262a:	68f8      	ldr	r0, [r7, #12]
 801262c:	f7ff ffa6 	bl	801257c <GetDutyCycle>
 8012630:	4603      	mov	r3, r0
 8012632:	857b      	strh	r3, [r7, #42]	; 0x2a

    if( joined == false )
 8012634:	7afb      	ldrb	r3, [r7, #11]
 8012636:	f083 0301 	eor.w	r3, r3, #1
 801263a:	b2db      	uxtb	r3, r3
 801263c:	2b00      	cmp	r3, #0
 801263e:	d062      	beq.n	8012706 <SetMaxTimeCredits+0x116>
    {
        if( dutyCycle == BACKOFF_DC_1_HOUR )
 8012640:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8012642:	2b64      	cmp	r3, #100	; 0x64
 8012644:	d105      	bne.n	8012652 <SetMaxTimeCredits+0x62>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD;
 8012646:	4b3c      	ldr	r3, [pc, #240]	; (8012738 <SetMaxTimeCredits+0x148>)
 8012648:	62fb      	str	r3, [r7, #44]	; 0x2c
            band->LastMaxCreditAssignTime = elapsedTime;
 801264a:	68fb      	ldr	r3, [r7, #12]
 801264c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801264e:	609a      	str	r2, [r3, #8]
 8012650:	e00b      	b.n	801266a <SetMaxTimeCredits+0x7a>
        }
        else if( dutyCycle == BACKOFF_DC_10_HOURS )
 8012652:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8012654:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8012658:	d105      	bne.n	8012666 <SetMaxTimeCredits+0x76>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD * 10;
 801265a:	4b38      	ldr	r3, [pc, #224]	; (801273c <SetMaxTimeCredits+0x14c>)
 801265c:	62fb      	str	r3, [r7, #44]	; 0x2c
            band->LastMaxCreditAssignTime = elapsedTime;
 801265e:	68fb      	ldr	r3, [r7, #12]
 8012660:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012662:	609a      	str	r2, [r3, #8]
 8012664:	e001      	b.n	801266a <SetMaxTimeCredits+0x7a>
        }
        else
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD * 24;
 8012666:	4b36      	ldr	r3, [pc, #216]	; (8012740 <SetMaxTimeCredits+0x150>)
 8012668:	62fb      	str	r3, [r7, #44]	; 0x2c
        }

        timeDiff = SysTimeSub( elapsedTimeSinceStartup, SysTimeFromMs( band->LastMaxCreditAssignTime ) );
 801266a:	68fb      	ldr	r3, [r7, #12]
 801266c:	689a      	ldr	r2, [r3, #8]
 801266e:	f107 031c 	add.w	r3, r7, #28
 8012672:	4611      	mov	r1, r2
 8012674:	4618      	mov	r0, r3
 8012676:	f005 fbcd 	bl	8017e14 <SysTimeFromMs>
 801267a:	f107 0014 	add.w	r0, r7, #20
 801267e:	6a3b      	ldr	r3, [r7, #32]
 8012680:	9300      	str	r3, [sp, #0]
 8012682:	69fb      	ldr	r3, [r7, #28]
 8012684:	463a      	mov	r2, r7
 8012686:	ca06      	ldmia	r2, {r1, r2}
 8012688:	f005 fadd 	bl	8017c46 <SysTimeSub>

        // Verify if we have to assign the maximum credits in cases
        // of the preconditions have changed.
        if( ( ( dutyCycleEnabled == false ) && ( lastTxIsJoinRequest == false ) ) ||
 801268c:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8012690:	f083 0301 	eor.w	r3, r3, #1
 8012694:	b2db      	uxtb	r3, r3
 8012696:	2b00      	cmp	r3, #0
 8012698:	d006      	beq.n	80126a8 <SetMaxTimeCredits+0xb8>
 801269a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 801269e:	f083 0301 	eor.w	r3, r3, #1
 80126a2:	b2db      	uxtb	r3, r3
 80126a4:	2b00      	cmp	r3, #0
 80126a6:	d108      	bne.n	80126ba <SetMaxTimeCredits+0xca>
            ( band->MaxTimeCredits != maxCredits ) ||
 80126a8:	68fb      	ldr	r3, [r7, #12]
 80126aa:	691b      	ldr	r3, [r3, #16]
        if( ( ( dutyCycleEnabled == false ) && ( lastTxIsJoinRequest == false ) ) ||
 80126ac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80126ae:	429a      	cmp	r2, r3
 80126b0:	d103      	bne.n	80126ba <SetMaxTimeCredits+0xca>
            ( timeDiff.Seconds >= BACKOFF_24_HOURS_IN_S ) )
 80126b2:	697b      	ldr	r3, [r7, #20]
            ( band->MaxTimeCredits != maxCredits ) ||
 80126b4:	4a23      	ldr	r2, [pc, #140]	; (8012744 <SetMaxTimeCredits+0x154>)
 80126b6:	4293      	cmp	r3, r2
 80126b8:	d92f      	bls.n	801271a <SetMaxTimeCredits+0x12a>
        {
            band->TimeCredits = maxCredits;
 80126ba:	68fb      	ldr	r3, [r7, #12]
 80126bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80126be:	60da      	str	r2, [r3, #12]

            if( elapsedTimeSinceStartup.Seconds >= BACKOFF_DUTY_CYCLE_24_HOURS_IN_S )
 80126c0:	683b      	ldr	r3, [r7, #0]
 80126c2:	4a21      	ldr	r2, [pc, #132]	; (8012748 <SetMaxTimeCredits+0x158>)
 80126c4:	4293      	cmp	r3, r2
 80126c6:	d928      	bls.n	801271a <SetMaxTimeCredits+0x12a>
            {
                timeDiff.Seconds = ( elapsedTimeSinceStartup.Seconds - BACKOFF_DUTY_CYCLE_24_HOURS_IN_S ) / BACKOFF_24_HOURS_IN_S;
 80126c8:	683b      	ldr	r3, [r7, #0]
 80126ca:	f5a3 33f6 	sub.w	r3, r3, #125952	; 0x1ec00
 80126ce:	3b30      	subs	r3, #48	; 0x30
 80126d0:	4a1e      	ldr	r2, [pc, #120]	; (801274c <SetMaxTimeCredits+0x15c>)
 80126d2:	fba2 2303 	umull	r2, r3, r2, r3
 80126d6:	0c1b      	lsrs	r3, r3, #16
 80126d8:	617b      	str	r3, [r7, #20]
                timeDiff.Seconds *= BACKOFF_24_HOURS_IN_S;
 80126da:	697b      	ldr	r3, [r7, #20]
 80126dc:	4a1c      	ldr	r2, [pc, #112]	; (8012750 <SetMaxTimeCredits+0x160>)
 80126de:	fb02 f303 	mul.w	r3, r2, r3
 80126e2:	617b      	str	r3, [r7, #20]
                timeDiff.Seconds += BACKOFF_DUTY_CYCLE_24_HOURS_IN_S;
 80126e4:	697b      	ldr	r3, [r7, #20]
 80126e6:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 80126ea:	3330      	adds	r3, #48	; 0x30
 80126ec:	617b      	str	r3, [r7, #20]
                timeDiff.SubSeconds = 0;
 80126ee:	2300      	movs	r3, #0
 80126f0:	833b      	strh	r3, [r7, #24]
                band->LastMaxCreditAssignTime = SysTimeToMs( timeDiff );
 80126f2:	f107 0314 	add.w	r3, r7, #20
 80126f6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80126fa:	f005 fb63 	bl	8017dc4 <SysTimeToMs>
 80126fe:	4602      	mov	r2, r0
 8012700:	68fb      	ldr	r3, [r7, #12]
 8012702:	609a      	str	r2, [r3, #8]
 8012704:	e009      	b.n	801271a <SetMaxTimeCredits+0x12a>
            }
        }
    }
    else
    {
        if( dutyCycleEnabled == false )
 8012706:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 801270a:	f083 0301 	eor.w	r3, r3, #1
 801270e:	b2db      	uxtb	r3, r3
 8012710:	2b00      	cmp	r3, #0
 8012712:	d002      	beq.n	801271a <SetMaxTimeCredits+0x12a>
        {
            // Assign max credits when the duty cycle is disabled.
            band->TimeCredits = maxCredits;
 8012714:	68fb      	ldr	r3, [r7, #12]
 8012716:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012718:	60da      	str	r2, [r3, #12]
        }
    }

    // Assign the max credits if its the first time
    if( band->LastBandUpdateTime == 0 )
 801271a:	68fb      	ldr	r3, [r7, #12]
 801271c:	685b      	ldr	r3, [r3, #4]
 801271e:	2b00      	cmp	r3, #0
 8012720:	d102      	bne.n	8012728 <SetMaxTimeCredits+0x138>
    {
        band->TimeCredits = maxCredits;
 8012722:	68fb      	ldr	r3, [r7, #12]
 8012724:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012726:	60da      	str	r2, [r3, #12]
    }

    // Setup the maximum allowed credits. We can assign them
    // safely all the time.
    band->MaxTimeCredits = maxCredits;
 8012728:	68fb      	ldr	r3, [r7, #12]
 801272a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801272c:	611a      	str	r2, [r3, #16]

    return dutyCycle;
 801272e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
}
 8012730:	4618      	mov	r0, r3
 8012732:	3730      	adds	r7, #48	; 0x30
 8012734:	46bd      	mov	sp, r7
 8012736:	bd80      	pop	{r7, pc}
 8012738:	001b7740 	.word	0x001b7740
 801273c:	0112a880 	.word	0x0112a880
 8012740:	02932e00 	.word	0x02932e00
 8012744:	0001517f 	.word	0x0001517f
 8012748:	0001ec2f 	.word	0x0001ec2f
 801274c:	c22e4507 	.word	0xc22e4507
 8012750:	00015180 	.word	0x00015180

08012754 <UpdateTimeCredits>:

static uint16_t UpdateTimeCredits( Band_t* band, bool joined, bool dutyCycleEnabled,
                                   bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                   TimerTime_t currentTime )
{
 8012754:	b580      	push	{r7, lr}
 8012756:	b086      	sub	sp, #24
 8012758:	af02      	add	r7, sp, #8
 801275a:	6078      	str	r0, [r7, #4]
 801275c:	4608      	mov	r0, r1
 801275e:	4611      	mov	r1, r2
 8012760:	461a      	mov	r2, r3
 8012762:	4603      	mov	r3, r0
 8012764:	70fb      	strb	r3, [r7, #3]
 8012766:	460b      	mov	r3, r1
 8012768:	70bb      	strb	r3, [r7, #2]
 801276a:	4613      	mov	r3, r2
 801276c:	707b      	strb	r3, [r7, #1]
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup,
 801276e:	78f9      	ldrb	r1, [r7, #3]
 8012770:	787b      	ldrb	r3, [r7, #1]
 8012772:	9301      	str	r3, [sp, #4]
 8012774:	78bb      	ldrb	r3, [r7, #2]
 8012776:	9300      	str	r3, [sp, #0]
 8012778:	f107 0318 	add.w	r3, r7, #24
 801277c:	cb0c      	ldmia	r3, {r2, r3}
 801277e:	6878      	ldr	r0, [r7, #4]
 8012780:	f7ff ff36 	bl	80125f0 <SetMaxTimeCredits>
 8012784:	4603      	mov	r3, r0
 8012786:	81fb      	strh	r3, [r7, #14]
                                            dutyCycleEnabled, lastTxIsJoinRequest );

    if( joined == true )
 8012788:	78fb      	ldrb	r3, [r7, #3]
 801278a:	2b00      	cmp	r3, #0
 801278c:	d00a      	beq.n	80127a4 <UpdateTimeCredits+0x50>
    {
        // Apply a sliding window for the duty cycle with collection and speding
        // credits.
        band->TimeCredits += TimerGetElapsedTime( band->LastBandUpdateTime );
 801278e:	687b      	ldr	r3, [r7, #4]
 8012790:	685b      	ldr	r3, [r3, #4]
 8012792:	4618      	mov	r0, r3
 8012794:	f006 f93e 	bl	8018a14 <UTIL_TIMER_GetElapsedTime>
 8012798:	4602      	mov	r2, r0
 801279a:	687b      	ldr	r3, [r7, #4]
 801279c:	68db      	ldr	r3, [r3, #12]
 801279e:	441a      	add	r2, r3
 80127a0:	687b      	ldr	r3, [r7, #4]
 80127a2:	60da      	str	r2, [r3, #12]
    }

    // Limit band credits to maximum
    if( band->TimeCredits > band->MaxTimeCredits )
 80127a4:	687b      	ldr	r3, [r7, #4]
 80127a6:	68da      	ldr	r2, [r3, #12]
 80127a8:	687b      	ldr	r3, [r7, #4]
 80127aa:	691b      	ldr	r3, [r3, #16]
 80127ac:	429a      	cmp	r2, r3
 80127ae:	d903      	bls.n	80127b8 <UpdateTimeCredits+0x64>
    {
        band->TimeCredits = band->MaxTimeCredits;
 80127b0:	687b      	ldr	r3, [r7, #4]
 80127b2:	691a      	ldr	r2, [r3, #16]
 80127b4:	687b      	ldr	r3, [r7, #4]
 80127b6:	60da      	str	r2, [r3, #12]
    }

    // Synchronize update time
    band->LastBandUpdateTime = currentTime;
 80127b8:	687b      	ldr	r3, [r7, #4]
 80127ba:	6a3a      	ldr	r2, [r7, #32]
 80127bc:	605a      	str	r2, [r3, #4]

    return dutyCycle;
 80127be:	89fb      	ldrh	r3, [r7, #14]
}
 80127c0:	4618      	mov	r0, r3
 80127c2:	3710      	adds	r7, #16
 80127c4:	46bd      	mov	sp, r7
 80127c6:	bd80      	pop	{r7, pc}

080127c8 <CountChannels>:

static uint8_t CountChannels( uint16_t mask, uint8_t nbBits )
{
 80127c8:	b480      	push	{r7}
 80127ca:	b085      	sub	sp, #20
 80127cc:	af00      	add	r7, sp, #0
 80127ce:	4603      	mov	r3, r0
 80127d0:	460a      	mov	r2, r1
 80127d2:	80fb      	strh	r3, [r7, #6]
 80127d4:	4613      	mov	r3, r2
 80127d6:	717b      	strb	r3, [r7, #5]
    uint8_t nbActiveBits = 0;
 80127d8:	2300      	movs	r3, #0
 80127da:	73fb      	strb	r3, [r7, #15]

    for( uint8_t j = 0; j < nbBits; j++ )
 80127dc:	2300      	movs	r3, #0
 80127de:	73bb      	strb	r3, [r7, #14]
 80127e0:	e011      	b.n	8012806 <CountChannels+0x3e>
    {
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 80127e2:	88fa      	ldrh	r2, [r7, #6]
 80127e4:	7bbb      	ldrb	r3, [r7, #14]
 80127e6:	2101      	movs	r1, #1
 80127e8:	fa01 f303 	lsl.w	r3, r1, r3
 80127ec:	401a      	ands	r2, r3
 80127ee:	7bbb      	ldrb	r3, [r7, #14]
 80127f0:	2101      	movs	r1, #1
 80127f2:	fa01 f303 	lsl.w	r3, r1, r3
 80127f6:	429a      	cmp	r2, r3
 80127f8:	d102      	bne.n	8012800 <CountChannels+0x38>
        {
            nbActiveBits++;
 80127fa:	7bfb      	ldrb	r3, [r7, #15]
 80127fc:	3301      	adds	r3, #1
 80127fe:	73fb      	strb	r3, [r7, #15]
    for( uint8_t j = 0; j < nbBits; j++ )
 8012800:	7bbb      	ldrb	r3, [r7, #14]
 8012802:	3301      	adds	r3, #1
 8012804:	73bb      	strb	r3, [r7, #14]
 8012806:	7bba      	ldrb	r2, [r7, #14]
 8012808:	797b      	ldrb	r3, [r7, #5]
 801280a:	429a      	cmp	r2, r3
 801280c:	d3e9      	bcc.n	80127e2 <CountChannels+0x1a>
        }
    }
    return nbActiveBits;
 801280e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012810:	4618      	mov	r0, r3
 8012812:	3714      	adds	r7, #20
 8012814:	46bd      	mov	sp, r7
 8012816:	bc80      	pop	{r7}
 8012818:	4770      	bx	lr

0801281a <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 801281a:	b580      	push	{r7, lr}
 801281c:	b084      	sub	sp, #16
 801281e:	af00      	add	r7, sp, #0
 8012820:	6039      	str	r1, [r7, #0]
 8012822:	4611      	mov	r1, r2
 8012824:	461a      	mov	r2, r3
 8012826:	4603      	mov	r3, r0
 8012828:	71fb      	strb	r3, [r7, #7]
 801282a:	460b      	mov	r3, r1
 801282c:	71bb      	strb	r3, [r7, #6]
 801282e:	4613      	mov	r3, r2
 8012830:	717b      	strb	r3, [r7, #5]
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 8012832:	f997 2018 	ldrsb.w	r2, [r7, #24]
 8012836:	f997 1005 	ldrsb.w	r1, [r7, #5]
 801283a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801283e:	4618      	mov	r0, r3
 8012840:	f000 f85d 	bl	80128fe <RegionCommonValueInRange>
 8012844:	4603      	mov	r3, r0
 8012846:	2b00      	cmp	r3, #0
 8012848:	d101      	bne.n	801284e <RegionCommonChanVerifyDr+0x34>
    {
        return false;
 801284a:	2300      	movs	r3, #0
 801284c:	e053      	b.n	80128f6 <RegionCommonChanVerifyDr+0xdc>
    }

    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 801284e:	2300      	movs	r3, #0
 8012850:	73fb      	strb	r3, [r7, #15]
 8012852:	2300      	movs	r3, #0
 8012854:	73bb      	strb	r3, [r7, #14]
 8012856:	e049      	b.n	80128ec <RegionCommonChanVerifyDr+0xd2>
    {
        for( uint8_t j = 0; j < 16; j++ )
 8012858:	2300      	movs	r3, #0
 801285a:	737b      	strb	r3, [r7, #13]
 801285c:	e03d      	b.n	80128da <RegionCommonChanVerifyDr+0xc0>
        {
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 801285e:	7bbb      	ldrb	r3, [r7, #14]
 8012860:	005b      	lsls	r3, r3, #1
 8012862:	683a      	ldr	r2, [r7, #0]
 8012864:	4413      	add	r3, r2
 8012866:	881b      	ldrh	r3, [r3, #0]
 8012868:	461a      	mov	r2, r3
 801286a:	7b7b      	ldrb	r3, [r7, #13]
 801286c:	fa42 f303 	asr.w	r3, r2, r3
 8012870:	f003 0301 	and.w	r3, r3, #1
 8012874:	2b00      	cmp	r3, #0
 8012876:	d02d      	beq.n	80128d4 <RegionCommonChanVerifyDr+0xba>
            {// Check datarate validity for enabled channels
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8012878:	7bfa      	ldrb	r2, [r7, #15]
 801287a:	7b7b      	ldrb	r3, [r7, #13]
 801287c:	4413      	add	r3, r2
 801287e:	461a      	mov	r2, r3
 8012880:	4613      	mov	r3, r2
 8012882:	005b      	lsls	r3, r3, #1
 8012884:	4413      	add	r3, r2
 8012886:	009b      	lsls	r3, r3, #2
 8012888:	461a      	mov	r2, r3
 801288a:	69fb      	ldr	r3, [r7, #28]
 801288c:	4413      	add	r3, r2
 801288e:	7a1b      	ldrb	r3, [r3, #8]
 8012890:	f343 0303 	sbfx	r3, r3, #0, #4
 8012894:	b25b      	sxtb	r3, r3
 8012896:	f003 030f 	and.w	r3, r3, #15
 801289a:	b259      	sxtb	r1, r3
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 801289c:	7bfa      	ldrb	r2, [r7, #15]
 801289e:	7b7b      	ldrb	r3, [r7, #13]
 80128a0:	4413      	add	r3, r2
 80128a2:	461a      	mov	r2, r3
 80128a4:	4613      	mov	r3, r2
 80128a6:	005b      	lsls	r3, r3, #1
 80128a8:	4413      	add	r3, r2
 80128aa:	009b      	lsls	r3, r3, #2
 80128ac:	461a      	mov	r2, r3
 80128ae:	69fb      	ldr	r3, [r7, #28]
 80128b0:	4413      	add	r3, r2
 80128b2:	7a1b      	ldrb	r3, [r3, #8]
 80128b4:	f343 1303 	sbfx	r3, r3, #4, #4
 80128b8:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 80128ba:	f003 030f 	and.w	r3, r3, #15
 80128be:	b25a      	sxtb	r2, r3
 80128c0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80128c4:	4618      	mov	r0, r3
 80128c6:	f000 f81a 	bl	80128fe <RegionCommonValueInRange>
 80128ca:	4603      	mov	r3, r0
 80128cc:	2b01      	cmp	r3, #1
 80128ce:	d101      	bne.n	80128d4 <RegionCommonChanVerifyDr+0xba>
                {
                    // At least 1 channel has been found we can return OK.
                    return true;
 80128d0:	2301      	movs	r3, #1
 80128d2:	e010      	b.n	80128f6 <RegionCommonChanVerifyDr+0xdc>
        for( uint8_t j = 0; j < 16; j++ )
 80128d4:	7b7b      	ldrb	r3, [r7, #13]
 80128d6:	3301      	adds	r3, #1
 80128d8:	737b      	strb	r3, [r7, #13]
 80128da:	7b7b      	ldrb	r3, [r7, #13]
 80128dc:	2b0f      	cmp	r3, #15
 80128de:	d9be      	bls.n	801285e <RegionCommonChanVerifyDr+0x44>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 80128e0:	7bfb      	ldrb	r3, [r7, #15]
 80128e2:	3310      	adds	r3, #16
 80128e4:	73fb      	strb	r3, [r7, #15]
 80128e6:	7bbb      	ldrb	r3, [r7, #14]
 80128e8:	3301      	adds	r3, #1
 80128ea:	73bb      	strb	r3, [r7, #14]
 80128ec:	7bfa      	ldrb	r2, [r7, #15]
 80128ee:	79fb      	ldrb	r3, [r7, #7]
 80128f0:	429a      	cmp	r2, r3
 80128f2:	d3b1      	bcc.n	8012858 <RegionCommonChanVerifyDr+0x3e>
                }
            }
        }
    }
    return false;
 80128f4:	2300      	movs	r3, #0
}
 80128f6:	4618      	mov	r0, r3
 80128f8:	3710      	adds	r7, #16
 80128fa:	46bd      	mov	sp, r7
 80128fc:	bd80      	pop	{r7, pc}

080128fe <RegionCommonValueInRange>:

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
 80128fe:	b480      	push	{r7}
 8012900:	b083      	sub	sp, #12
 8012902:	af00      	add	r7, sp, #0
 8012904:	4603      	mov	r3, r0
 8012906:	71fb      	strb	r3, [r7, #7]
 8012908:	460b      	mov	r3, r1
 801290a:	71bb      	strb	r3, [r7, #6]
 801290c:	4613      	mov	r3, r2
 801290e:	717b      	strb	r3, [r7, #5]
    if( ( value >= min ) && ( value <= max ) )
 8012910:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8012914:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8012918:	429a      	cmp	r2, r3
 801291a:	db07      	blt.n	801292c <RegionCommonValueInRange+0x2e>
 801291c:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8012920:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8012924:	429a      	cmp	r2, r3
 8012926:	dc01      	bgt.n	801292c <RegionCommonValueInRange+0x2e>
    {
        return 1;
 8012928:	2301      	movs	r3, #1
 801292a:	e000      	b.n	801292e <RegionCommonValueInRange+0x30>
    }
    return 0;
 801292c:	2300      	movs	r3, #0
}
 801292e:	4618      	mov	r0, r3
 8012930:	370c      	adds	r7, #12
 8012932:	46bd      	mov	sp, r7
 8012934:	bc80      	pop	{r7}
 8012936:	4770      	bx	lr

08012938 <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
 8012938:	b480      	push	{r7}
 801293a:	b085      	sub	sp, #20
 801293c:	af00      	add	r7, sp, #0
 801293e:	6078      	str	r0, [r7, #4]
 8012940:	460b      	mov	r3, r1
 8012942:	70fb      	strb	r3, [r7, #3]
 8012944:	4613      	mov	r3, r2
 8012946:	70bb      	strb	r3, [r7, #2]
    uint8_t index = id / 16;
 8012948:	78fb      	ldrb	r3, [r7, #3]
 801294a:	091b      	lsrs	r3, r3, #4
 801294c:	73fb      	strb	r3, [r7, #15]

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 801294e:	78bb      	ldrb	r3, [r7, #2]
 8012950:	091b      	lsrs	r3, r3, #4
 8012952:	b2db      	uxtb	r3, r3
 8012954:	7bfa      	ldrb	r2, [r7, #15]
 8012956:	429a      	cmp	r2, r3
 8012958:	d803      	bhi.n	8012962 <RegionCommonChanDisable+0x2a>
 801295a:	78fa      	ldrb	r2, [r7, #3]
 801295c:	78bb      	ldrb	r3, [r7, #2]
 801295e:	429a      	cmp	r2, r3
 8012960:	d301      	bcc.n	8012966 <RegionCommonChanDisable+0x2e>
    {
        return false;
 8012962:	2300      	movs	r3, #0
 8012964:	e017      	b.n	8012996 <RegionCommonChanDisable+0x5e>
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 8012966:	7bfb      	ldrb	r3, [r7, #15]
 8012968:	005b      	lsls	r3, r3, #1
 801296a:	687a      	ldr	r2, [r7, #4]
 801296c:	4413      	add	r3, r2
 801296e:	881b      	ldrh	r3, [r3, #0]
 8012970:	b21a      	sxth	r2, r3
 8012972:	78fb      	ldrb	r3, [r7, #3]
 8012974:	f003 030f 	and.w	r3, r3, #15
 8012978:	2101      	movs	r1, #1
 801297a:	fa01 f303 	lsl.w	r3, r1, r3
 801297e:	b21b      	sxth	r3, r3
 8012980:	43db      	mvns	r3, r3
 8012982:	b21b      	sxth	r3, r3
 8012984:	4013      	ands	r3, r2
 8012986:	b219      	sxth	r1, r3
 8012988:	7bfb      	ldrb	r3, [r7, #15]
 801298a:	005b      	lsls	r3, r3, #1
 801298c:	687a      	ldr	r2, [r7, #4]
 801298e:	4413      	add	r3, r2
 8012990:	b28a      	uxth	r2, r1
 8012992:	801a      	strh	r2, [r3, #0]

    return true;
 8012994:	2301      	movs	r3, #1
}
 8012996:	4618      	mov	r0, r3
 8012998:	3714      	adds	r7, #20
 801299a:	46bd      	mov	sp, r7
 801299c:	bc80      	pop	{r7}
 801299e:	4770      	bx	lr

080129a0 <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 80129a0:	b580      	push	{r7, lr}
 80129a2:	b084      	sub	sp, #16
 80129a4:	af00      	add	r7, sp, #0
 80129a6:	6078      	str	r0, [r7, #4]
 80129a8:	460b      	mov	r3, r1
 80129aa:	70fb      	strb	r3, [r7, #3]
 80129ac:	4613      	mov	r3, r2
 80129ae:	70bb      	strb	r3, [r7, #2]
    uint8_t nbChannels = 0;
 80129b0:	2300      	movs	r3, #0
 80129b2:	73fb      	strb	r3, [r7, #15]

    if( channelsMask == NULL )
 80129b4:	687b      	ldr	r3, [r7, #4]
 80129b6:	2b00      	cmp	r3, #0
 80129b8:	d101      	bne.n	80129be <RegionCommonCountChannels+0x1e>
    {
        return 0;
 80129ba:	2300      	movs	r3, #0
 80129bc:	e018      	b.n	80129f0 <RegionCommonCountChannels+0x50>
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 80129be:	78fb      	ldrb	r3, [r7, #3]
 80129c0:	73bb      	strb	r3, [r7, #14]
 80129c2:	e010      	b.n	80129e6 <RegionCommonCountChannels+0x46>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 80129c4:	7bbb      	ldrb	r3, [r7, #14]
 80129c6:	005b      	lsls	r3, r3, #1
 80129c8:	687a      	ldr	r2, [r7, #4]
 80129ca:	4413      	add	r3, r2
 80129cc:	881b      	ldrh	r3, [r3, #0]
 80129ce:	2110      	movs	r1, #16
 80129d0:	4618      	mov	r0, r3
 80129d2:	f7ff fef9 	bl	80127c8 <CountChannels>
 80129d6:	4603      	mov	r3, r0
 80129d8:	461a      	mov	r2, r3
 80129da:	7bfb      	ldrb	r3, [r7, #15]
 80129dc:	4413      	add	r3, r2
 80129de:	73fb      	strb	r3, [r7, #15]
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 80129e0:	7bbb      	ldrb	r3, [r7, #14]
 80129e2:	3301      	adds	r3, #1
 80129e4:	73bb      	strb	r3, [r7, #14]
 80129e6:	7bba      	ldrb	r2, [r7, #14]
 80129e8:	78bb      	ldrb	r3, [r7, #2]
 80129ea:	429a      	cmp	r2, r3
 80129ec:	d3ea      	bcc.n	80129c4 <RegionCommonCountChannels+0x24>
    }

    return nbChannels;
 80129ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80129f0:	4618      	mov	r0, r3
 80129f2:	3710      	adds	r7, #16
 80129f4:	46bd      	mov	sp, r7
 80129f6:	bd80      	pop	{r7, pc}

080129f8 <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 80129f8:	b480      	push	{r7}
 80129fa:	b087      	sub	sp, #28
 80129fc:	af00      	add	r7, sp, #0
 80129fe:	60f8      	str	r0, [r7, #12]
 8012a00:	60b9      	str	r1, [r7, #8]
 8012a02:	4613      	mov	r3, r2
 8012a04:	71fb      	strb	r3, [r7, #7]
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 8012a06:	68fb      	ldr	r3, [r7, #12]
 8012a08:	2b00      	cmp	r3, #0
 8012a0a:	d016      	beq.n	8012a3a <RegionCommonChanMaskCopy+0x42>
 8012a0c:	68bb      	ldr	r3, [r7, #8]
 8012a0e:	2b00      	cmp	r3, #0
 8012a10:	d013      	beq.n	8012a3a <RegionCommonChanMaskCopy+0x42>
    {
        for( uint8_t i = 0; i < len; i++ )
 8012a12:	2300      	movs	r3, #0
 8012a14:	75fb      	strb	r3, [r7, #23]
 8012a16:	e00c      	b.n	8012a32 <RegionCommonChanMaskCopy+0x3a>
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 8012a18:	7dfb      	ldrb	r3, [r7, #23]
 8012a1a:	005b      	lsls	r3, r3, #1
 8012a1c:	68ba      	ldr	r2, [r7, #8]
 8012a1e:	441a      	add	r2, r3
 8012a20:	7dfb      	ldrb	r3, [r7, #23]
 8012a22:	005b      	lsls	r3, r3, #1
 8012a24:	68f9      	ldr	r1, [r7, #12]
 8012a26:	440b      	add	r3, r1
 8012a28:	8812      	ldrh	r2, [r2, #0]
 8012a2a:	801a      	strh	r2, [r3, #0]
        for( uint8_t i = 0; i < len; i++ )
 8012a2c:	7dfb      	ldrb	r3, [r7, #23]
 8012a2e:	3301      	adds	r3, #1
 8012a30:	75fb      	strb	r3, [r7, #23]
 8012a32:	7dfa      	ldrb	r2, [r7, #23]
 8012a34:	79fb      	ldrb	r3, [r7, #7]
 8012a36:	429a      	cmp	r2, r3
 8012a38:	d3ee      	bcc.n	8012a18 <RegionCommonChanMaskCopy+0x20>
        }
    }
}
 8012a3a:	bf00      	nop
 8012a3c:	371c      	adds	r7, #28
 8012a3e:	46bd      	mov	sp, r7
 8012a40:	bc80      	pop	{r7}
 8012a42:	4770      	bx	lr

08012a44 <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8012a44:	b082      	sub	sp, #8
 8012a46:	b580      	push	{r7, lr}
 8012a48:	b086      	sub	sp, #24
 8012a4a:	af00      	add	r7, sp, #0
 8012a4c:	60f8      	str	r0, [r7, #12]
 8012a4e:	60b9      	str	r1, [r7, #8]
 8012a50:	627b      	str	r3, [r7, #36]	; 0x24
 8012a52:	4613      	mov	r3, r2
 8012a54:	71fb      	strb	r3, [r7, #7]
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8012a56:	79f9      	ldrb	r1, [r7, #7]
 8012a58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8012a5c:	cb0c      	ldmia	r3, {r2, r3}
 8012a5e:	68f8      	ldr	r0, [r7, #12]
 8012a60:	f7ff fd8c 	bl	801257c <GetDutyCycle>
 8012a64:	4603      	mov	r3, r0
 8012a66:	82fb      	strh	r3, [r7, #22]

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 8012a68:	68fb      	ldr	r3, [r7, #12]
 8012a6a:	68da      	ldr	r2, [r3, #12]
 8012a6c:	8afb      	ldrh	r3, [r7, #22]
 8012a6e:	68b9      	ldr	r1, [r7, #8]
 8012a70:	fb01 f303 	mul.w	r3, r1, r3
 8012a74:	429a      	cmp	r2, r3
 8012a76:	d909      	bls.n	8012a8c <RegionCommonSetBandTxDone+0x48>
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 8012a78:	68fb      	ldr	r3, [r7, #12]
 8012a7a:	68da      	ldr	r2, [r3, #12]
 8012a7c:	8afb      	ldrh	r3, [r7, #22]
 8012a7e:	68b9      	ldr	r1, [r7, #8]
 8012a80:	fb01 f303 	mul.w	r3, r1, r3
 8012a84:	1ad2      	subs	r2, r2, r3
 8012a86:	68fb      	ldr	r3, [r7, #12]
 8012a88:	60da      	str	r2, [r3, #12]
    }
    else
    {
        band->TimeCredits = 0;
    }
}
 8012a8a:	e002      	b.n	8012a92 <RegionCommonSetBandTxDone+0x4e>
        band->TimeCredits = 0;
 8012a8c:	68fb      	ldr	r3, [r7, #12]
 8012a8e:	2200      	movs	r2, #0
 8012a90:	60da      	str	r2, [r3, #12]
}
 8012a92:	bf00      	nop
 8012a94:	3718      	adds	r7, #24
 8012a96:	46bd      	mov	sp, r7
 8012a98:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8012a9c:	b002      	add	sp, #8
 8012a9e:	4770      	bx	lr

08012aa0 <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 8012aa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012aa2:	b08f      	sub	sp, #60	; 0x3c
 8012aa4:	af04      	add	r7, sp, #16
 8012aa6:	6039      	str	r1, [r7, #0]
 8012aa8:	4611      	mov	r1, r2
 8012aaa:	461a      	mov	r2, r3
 8012aac:	4603      	mov	r3, r0
 8012aae:	71fb      	strb	r3, [r7, #7]
 8012ab0:	460b      	mov	r3, r1
 8012ab2:	71bb      	strb	r3, [r7, #6]
 8012ab4:	4613      	mov	r3, r2
 8012ab6:	717b      	strb	r3, [r7, #5]
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 8012ab8:	f04f 33ff 	mov.w	r3, #4294967295
 8012abc:	627b      	str	r3, [r7, #36]	; 0x24
    TimerTime_t currentTime = TimerGetCurrentTime( );
 8012abe:	f005 ff97 	bl	80189f0 <UTIL_TIMER_GetCurrentTime>
 8012ac2:	61f8      	str	r0, [r7, #28]
    TimerTime_t creditCosts = 0;
 8012ac4:	2300      	movs	r3, #0
 8012ac6:	61bb      	str	r3, [r7, #24]
    uint16_t dutyCycle = 1;
 8012ac8:	2301      	movs	r3, #1
 8012aca:	82fb      	strh	r3, [r7, #22]
    uint8_t validBands = 0;
 8012acc:	2300      	movs	r3, #0
 8012ace:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    for( uint8_t i = 0; i < nbBands; i++ )
 8012ad2:	2300      	movs	r3, #0
 8012ad4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8012ad8:	e0ba      	b.n	8012c50 <RegionCommonUpdateBandTimeOff+0x1b0>
    {
        // Synchronization of bands and credits
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 8012ada:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8012ade:	4613      	mov	r3, r2
 8012ae0:	005b      	lsls	r3, r3, #1
 8012ae2:	4413      	add	r3, r2
 8012ae4:	00db      	lsls	r3, r3, #3
 8012ae6:	461a      	mov	r2, r3
 8012ae8:	683b      	ldr	r3, [r7, #0]
 8012aea:	189c      	adds	r4, r3, r2
 8012aec:	f897 6040 	ldrb.w	r6, [r7, #64]	; 0x40
 8012af0:	797a      	ldrb	r2, [r7, #5]
 8012af2:	79fd      	ldrb	r5, [r7, #7]
 8012af4:	69fb      	ldr	r3, [r7, #28]
 8012af6:	9302      	str	r3, [sp, #8]
 8012af8:	46ec      	mov	ip, sp
 8012afa:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8012afe:	e893 0003 	ldmia.w	r3, {r0, r1}
 8012b02:	e88c 0003 	stmia.w	ip, {r0, r1}
 8012b06:	4633      	mov	r3, r6
 8012b08:	4629      	mov	r1, r5
 8012b0a:	4620      	mov	r0, r4
 8012b0c:	f7ff fe22 	bl	8012754 <UpdateTimeCredits>
 8012b10:	4603      	mov	r3, r0
 8012b12:	82fb      	strh	r3, [r7, #22]
                                       lastTxIsJoinRequest, elapsedTimeSinceStartup,
                                       currentTime );

        // Calculate the credit costs for the next transmission
        // with the duty cycle and the expected time on air
        creditCosts = expectedTimeOnAir * dutyCycle;
 8012b14:	8afa      	ldrh	r2, [r7, #22]
 8012b16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012b18:	fb02 f303 	mul.w	r3, r2, r3
 8012b1c:	61bb      	str	r3, [r7, #24]

        // Check if the band is ready for transmission. Its ready,
        // when the duty cycle is off, or the TimeCredits of the band
        // is higher than the credit costs for the transmission.
        if( ( bands[i].TimeCredits > creditCosts ) ||
 8012b1e:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8012b22:	4613      	mov	r3, r2
 8012b24:	005b      	lsls	r3, r3, #1
 8012b26:	4413      	add	r3, r2
 8012b28:	00db      	lsls	r3, r3, #3
 8012b2a:	461a      	mov	r2, r3
 8012b2c:	683b      	ldr	r3, [r7, #0]
 8012b2e:	4413      	add	r3, r2
 8012b30:	68db      	ldr	r3, [r3, #12]
 8012b32:	69ba      	ldr	r2, [r7, #24]
 8012b34:	429a      	cmp	r2, r3
 8012b36:	d308      	bcc.n	8012b4a <RegionCommonUpdateBandTimeOff+0xaa>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 8012b38:	797b      	ldrb	r3, [r7, #5]
 8012b3a:	f083 0301 	eor.w	r3, r3, #1
 8012b3e:	b2db      	uxtb	r3, r3
        if( ( bands[i].TimeCredits > creditCosts ) ||
 8012b40:	2b00      	cmp	r3, #0
 8012b42:	d013      	beq.n	8012b6c <RegionCommonUpdateBandTimeOff+0xcc>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 8012b44:	79fb      	ldrb	r3, [r7, #7]
 8012b46:	2b00      	cmp	r3, #0
 8012b48:	d010      	beq.n	8012b6c <RegionCommonUpdateBandTimeOff+0xcc>
        {
            bands[i].ReadyForTransmission = true;
 8012b4a:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8012b4e:	4613      	mov	r3, r2
 8012b50:	005b      	lsls	r3, r3, #1
 8012b52:	4413      	add	r3, r2
 8012b54:	00db      	lsls	r3, r3, #3
 8012b56:	461a      	mov	r2, r3
 8012b58:	683b      	ldr	r3, [r7, #0]
 8012b5a:	4413      	add	r3, r2
 8012b5c:	2201      	movs	r2, #1
 8012b5e:	751a      	strb	r2, [r3, #20]
            // This band is a potential candidate for an
            // upcoming transmission, so increase the counter.
            validBands++;
 8012b60:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8012b64:	3301      	adds	r3, #1
 8012b66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8012b6a:	e06c      	b.n	8012c46 <RegionCommonUpdateBandTimeOff+0x1a6>
        }
        else
        {
            // In this case, the band has not enough credits
            // for the next transmission.
            bands[i].ReadyForTransmission = false;
 8012b6c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8012b70:	4613      	mov	r3, r2
 8012b72:	005b      	lsls	r3, r3, #1
 8012b74:	4413      	add	r3, r2
 8012b76:	00db      	lsls	r3, r3, #3
 8012b78:	461a      	mov	r2, r3
 8012b7a:	683b      	ldr	r3, [r7, #0]
 8012b7c:	4413      	add	r3, r2
 8012b7e:	2200      	movs	r2, #0
 8012b80:	751a      	strb	r2, [r3, #20]

            if( bands[i].MaxTimeCredits > creditCosts )
 8012b82:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8012b86:	4613      	mov	r3, r2
 8012b88:	005b      	lsls	r3, r3, #1
 8012b8a:	4413      	add	r3, r2
 8012b8c:	00db      	lsls	r3, r3, #3
 8012b8e:	461a      	mov	r2, r3
 8012b90:	683b      	ldr	r3, [r7, #0]
 8012b92:	4413      	add	r3, r2
 8012b94:	691b      	ldr	r3, [r3, #16]
 8012b96:	69ba      	ldr	r2, [r7, #24]
 8012b98:	429a      	cmp	r2, r3
 8012b9a:	d215      	bcs.n	8012bc8 <RegionCommonUpdateBandTimeOff+0x128>
                // The band can only be taken into account, if the maximum credits
                // of the band are higher than the credit costs.
                // We calculate the minTimeToWait among the bands which are not
                // ready for transmission and which are potentially available
                // for a transmission in the future.
                minTimeToWait = MIN( minTimeToWait, ( creditCosts - bands[i].TimeCredits ) );
 8012b9c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8012ba0:	4613      	mov	r3, r2
 8012ba2:	005b      	lsls	r3, r3, #1
 8012ba4:	4413      	add	r3, r2
 8012ba6:	00db      	lsls	r3, r3, #3
 8012ba8:	461a      	mov	r2, r3
 8012baa:	683b      	ldr	r3, [r7, #0]
 8012bac:	4413      	add	r3, r2
 8012bae:	68db      	ldr	r3, [r3, #12]
 8012bb0:	69ba      	ldr	r2, [r7, #24]
 8012bb2:	1ad3      	subs	r3, r2, r3
 8012bb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012bb6:	4293      	cmp	r3, r2
 8012bb8:	bf28      	it	cs
 8012bba:	4613      	movcs	r3, r2
 8012bbc:	627b      	str	r3, [r7, #36]	; 0x24
                // This band is a potential candidate for an
                // upcoming transmission (even if its time credits are not enough
                // at the moment), so increase the counter.
                validBands++;
 8012bbe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8012bc2:	3301      	adds	r3, #1
 8012bc4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
            }

            // Apply a special calculation if the device is not joined.
            if( joined == false )
 8012bc8:	79fb      	ldrb	r3, [r7, #7]
 8012bca:	f083 0301 	eor.w	r3, r3, #1
 8012bce:	b2db      	uxtb	r3, r3
 8012bd0:	2b00      	cmp	r3, #0
 8012bd2:	d038      	beq.n	8012c46 <RegionCommonUpdateBandTimeOff+0x1a6>
            {
                SysTime_t backoffTimeRange = {
 8012bd4:	2300      	movs	r3, #0
 8012bd6:	60fb      	str	r3, [r7, #12]
 8012bd8:	2300      	movs	r3, #0
 8012bda:	823b      	strh	r3, [r7, #16]
                    .Seconds    = 0,
                    .SubSeconds = 0,
                };
                // Get the backoff time range based on the duty cycle definition
                if( dutyCycle == BACKOFF_DC_1_HOUR )
 8012bdc:	8afb      	ldrh	r3, [r7, #22]
 8012bde:	2b64      	cmp	r3, #100	; 0x64
 8012be0:	d103      	bne.n	8012bea <RegionCommonUpdateBandTimeOff+0x14a>
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_1_HOUR_IN_S;
 8012be2:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8012be6:	60fb      	str	r3, [r7, #12]
 8012be8:	e009      	b.n	8012bfe <RegionCommonUpdateBandTimeOff+0x15e>
                }
                else if( dutyCycle == BACKOFF_DC_10_HOURS )
 8012bea:	8afb      	ldrh	r3, [r7, #22]
 8012bec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8012bf0:	d103      	bne.n	8012bfa <RegionCommonUpdateBandTimeOff+0x15a>
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_10_HOURS_IN_S;
 8012bf2:	f649 23b0 	movw	r3, #39600	; 0x9ab0
 8012bf6:	60fb      	str	r3, [r7, #12]
 8012bf8:	e001      	b.n	8012bfe <RegionCommonUpdateBandTimeOff+0x15e>
                }
                else
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_24_HOURS_IN_S;
 8012bfa:	4b1e      	ldr	r3, [pc, #120]	; (8012c74 <RegionCommonUpdateBandTimeOff+0x1d4>)
 8012bfc:	60fb      	str	r3, [r7, #12]
                }
                // Calculate the time to wait.
                if( elapsedTimeSinceStartup.Seconds > BACKOFF_DUTY_CYCLE_24_HOURS_IN_S )
 8012bfe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012c00:	4a1c      	ldr	r2, [pc, #112]	; (8012c74 <RegionCommonUpdateBandTimeOff+0x1d4>)
 8012c02:	4293      	cmp	r3, r2
 8012c04:	d90e      	bls.n	8012c24 <RegionCommonUpdateBandTimeOff+0x184>
                {
                    backoffTimeRange.Seconds += BACKOFF_24_HOURS_IN_S * ( ( ( elapsedTimeSinceStartup.Seconds - BACKOFF_DUTY_CYCLE_24_HOURS_IN_S ) / BACKOFF_24_HOURS_IN_S ) + 1 );
 8012c06:	68fa      	ldr	r2, [r7, #12]
 8012c08:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012c0a:	f5a3 33f6 	sub.w	r3, r3, #125952	; 0x1ec00
 8012c0e:	3b30      	subs	r3, #48	; 0x30
 8012c10:	4919      	ldr	r1, [pc, #100]	; (8012c78 <RegionCommonUpdateBandTimeOff+0x1d8>)
 8012c12:	fba1 1303 	umull	r1, r3, r1, r3
 8012c16:	0c1b      	lsrs	r3, r3, #16
 8012c18:	3301      	adds	r3, #1
 8012c1a:	4918      	ldr	r1, [pc, #96]	; (8012c7c <RegionCommonUpdateBandTimeOff+0x1dc>)
 8012c1c:	fb01 f303 	mul.w	r3, r1, r3
 8012c20:	4413      	add	r3, r2
 8012c22:	60fb      	str	r3, [r7, #12]
                }
                // Calculate the time difference between now and the next range
                backoffTimeRange  = SysTimeSub( backoffTimeRange, elapsedTimeSinceStartup );
 8012c24:	f107 000c 	add.w	r0, r7, #12
 8012c28:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012c2a:	9300      	str	r3, [sp, #0]
 8012c2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012c2e:	f107 020c 	add.w	r2, r7, #12
 8012c32:	ca06      	ldmia	r2, {r1, r2}
 8012c34:	f005 f807 	bl	8017c46 <SysTimeSub>
                minTimeToWait = SysTimeToMs( backoffTimeRange );
 8012c38:	f107 030c 	add.w	r3, r7, #12
 8012c3c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8012c40:	f005 f8c0 	bl	8017dc4 <SysTimeToMs>
 8012c44:	6278      	str	r0, [r7, #36]	; 0x24
    for( uint8_t i = 0; i < nbBands; i++ )
 8012c46:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8012c4a:	3301      	adds	r3, #1
 8012c4c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8012c50:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8012c54:	79bb      	ldrb	r3, [r7, #6]
 8012c56:	429a      	cmp	r2, r3
 8012c58:	f4ff af3f 	bcc.w	8012ada <RegionCommonUpdateBandTimeOff+0x3a>
            }
        }
    }


    if( validBands == 0 )
 8012c5c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8012c60:	2b00      	cmp	r3, #0
 8012c62:	d102      	bne.n	8012c6a <RegionCommonUpdateBandTimeOff+0x1ca>
    {
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
 8012c64:	f04f 33ff 	mov.w	r3, #4294967295
 8012c68:	e000      	b.n	8012c6c <RegionCommonUpdateBandTimeOff+0x1cc>
    }
    return minTimeToWait;
 8012c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8012c6c:	4618      	mov	r0, r3
 8012c6e:	372c      	adds	r7, #44	; 0x2c
 8012c70:	46bd      	mov	sp, r7
 8012c72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012c74:	0001ec30 	.word	0x0001ec30
 8012c78:	c22e4507 	.word	0xc22e4507
 8012c7c:	00015180 	.word	0x00015180

08012c80 <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
 8012c80:	b480      	push	{r7}
 8012c82:	b085      	sub	sp, #20
 8012c84:	af00      	add	r7, sp, #0
 8012c86:	6078      	str	r0, [r7, #4]
 8012c88:	6039      	str	r1, [r7, #0]
    uint8_t retIndex = 0;
 8012c8a:	2300      	movs	r3, #0
 8012c8c:	73fb      	strb	r3, [r7, #15]

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 8012c8e:	687b      	ldr	r3, [r7, #4]
 8012c90:	781b      	ldrb	r3, [r3, #0]
 8012c92:	2b03      	cmp	r3, #3
 8012c94:	d13f      	bne.n	8012d16 <RegionCommonParseLinkAdrReq+0x96>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 8012c96:	687b      	ldr	r3, [r7, #4]
 8012c98:	3301      	adds	r3, #1
 8012c9a:	781b      	ldrb	r3, [r3, #0]
 8012c9c:	b25a      	sxtb	r2, r3
 8012c9e:	683b      	ldr	r3, [r7, #0]
 8012ca0:	705a      	strb	r2, [r3, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 8012ca2:	683b      	ldr	r3, [r7, #0]
 8012ca4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8012ca8:	f003 030f 	and.w	r3, r3, #15
 8012cac:	b25a      	sxtb	r2, r3
 8012cae:	683b      	ldr	r3, [r7, #0]
 8012cb0:	709a      	strb	r2, [r3, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 8012cb2:	683b      	ldr	r3, [r7, #0]
 8012cb4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8012cb8:	b2db      	uxtb	r3, r3
 8012cba:	091b      	lsrs	r3, r3, #4
 8012cbc:	b2db      	uxtb	r3, r3
 8012cbe:	b25a      	sxtb	r2, r3
 8012cc0:	683b      	ldr	r3, [r7, #0]
 8012cc2:	705a      	strb	r2, [r3, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 8012cc4:	687b      	ldr	r3, [r7, #4]
 8012cc6:	3302      	adds	r3, #2
 8012cc8:	781b      	ldrb	r3, [r3, #0]
 8012cca:	b29a      	uxth	r2, r3
 8012ccc:	683b      	ldr	r3, [r7, #0]
 8012cce:	809a      	strh	r2, [r3, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 8012cd0:	683b      	ldr	r3, [r7, #0]
 8012cd2:	889b      	ldrh	r3, [r3, #4]
 8012cd4:	b21a      	sxth	r2, r3
 8012cd6:	687b      	ldr	r3, [r7, #4]
 8012cd8:	3303      	adds	r3, #3
 8012cda:	781b      	ldrb	r3, [r3, #0]
 8012cdc:	021b      	lsls	r3, r3, #8
 8012cde:	b21b      	sxth	r3, r3
 8012ce0:	4313      	orrs	r3, r2
 8012ce2:	b21b      	sxth	r3, r3
 8012ce4:	b29a      	uxth	r2, r3
 8012ce6:	683b      	ldr	r3, [r7, #0]
 8012ce8:	809a      	strh	r2, [r3, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 8012cea:	687b      	ldr	r3, [r7, #4]
 8012cec:	791a      	ldrb	r2, [r3, #4]
 8012cee:	683b      	ldr	r3, [r7, #0]
 8012cf0:	701a      	strb	r2, [r3, #0]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 8012cf2:	683b      	ldr	r3, [r7, #0]
 8012cf4:	781b      	ldrb	r3, [r3, #0]
 8012cf6:	091b      	lsrs	r3, r3, #4
 8012cf8:	b2db      	uxtb	r3, r3
 8012cfa:	f003 0307 	and.w	r3, r3, #7
 8012cfe:	b2da      	uxtb	r2, r3
 8012d00:	683b      	ldr	r3, [r7, #0]
 8012d02:	70da      	strb	r2, [r3, #3]
        linkAdrParams->NbRep &= 0x0F;
 8012d04:	683b      	ldr	r3, [r7, #0]
 8012d06:	781b      	ldrb	r3, [r3, #0]
 8012d08:	f003 030f 	and.w	r3, r3, #15
 8012d0c:	b2da      	uxtb	r2, r3
 8012d0e:	683b      	ldr	r3, [r7, #0]
 8012d10:	701a      	strb	r2, [r3, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 8012d12:	2305      	movs	r3, #5
 8012d14:	73fb      	strb	r3, [r7, #15]
    }
    return retIndex;
 8012d16:	7bfb      	ldrb	r3, [r7, #15]
}
 8012d18:	4618      	mov	r0, r3
 8012d1a:	3714      	adds	r7, #20
 8012d1c:	46bd      	mov	sp, r7
 8012d1e:	bc80      	pop	{r7}
 8012d20:	4770      	bx	lr

08012d22 <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 8012d22:	b5b0      	push	{r4, r5, r7, lr}
 8012d24:	b088      	sub	sp, #32
 8012d26:	af02      	add	r7, sp, #8
 8012d28:	60f8      	str	r0, [r7, #12]
 8012d2a:	60b9      	str	r1, [r7, #8]
 8012d2c:	607a      	str	r2, [r7, #4]
 8012d2e:	603b      	str	r3, [r7, #0]
    uint8_t status = verifyParams->Status;
 8012d30:	68fb      	ldr	r3, [r7, #12]
 8012d32:	791b      	ldrb	r3, [r3, #4]
 8012d34:	75fb      	strb	r3, [r7, #23]
    int8_t datarate = verifyParams->Datarate;
 8012d36:	68fb      	ldr	r3, [r7, #12]
 8012d38:	799b      	ldrb	r3, [r3, #6]
 8012d3a:	75bb      	strb	r3, [r7, #22]
    int8_t txPower = verifyParams->TxPower;
 8012d3c:	68fb      	ldr	r3, [r7, #12]
 8012d3e:	79db      	ldrb	r3, [r3, #7]
 8012d40:	757b      	strb	r3, [r7, #21]
    int8_t nbRepetitions = verifyParams->NbRep;
 8012d42:	68fb      	ldr	r3, [r7, #12]
 8012d44:	7a1b      	ldrb	r3, [r3, #8]
 8012d46:	753b      	strb	r3, [r7, #20]

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 8012d48:	68fb      	ldr	r3, [r7, #12]
 8012d4a:	795b      	ldrb	r3, [r3, #5]
 8012d4c:	f083 0301 	eor.w	r3, r3, #1
 8012d50:	b2db      	uxtb	r3, r3
 8012d52:	2b00      	cmp	r3, #0
 8012d54:	d008      	beq.n	8012d68 <RegionCommonLinkAdrReqVerifyParams+0x46>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 8012d56:	68fb      	ldr	r3, [r7, #12]
 8012d58:	7adb      	ldrb	r3, [r3, #11]
 8012d5a:	753b      	strb	r3, [r7, #20]
        datarate =  verifyParams->CurrentDatarate;
 8012d5c:	68fb      	ldr	r3, [r7, #12]
 8012d5e:	7a5b      	ldrb	r3, [r3, #9]
 8012d60:	75bb      	strb	r3, [r7, #22]
        txPower =  verifyParams->CurrentTxPower;
 8012d62:	68fb      	ldr	r3, [r7, #12]
 8012d64:	7a9b      	ldrb	r3, [r3, #10]
 8012d66:	757b      	strb	r3, [r7, #21]
    }

    if( status != 0 )
 8012d68:	7dfb      	ldrb	r3, [r7, #23]
 8012d6a:	2b00      	cmp	r3, #0
 8012d6c:	d03a      	beq.n	8012de4 <RegionCommonLinkAdrReqVerifyParams+0xc2>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8012d6e:	68fb      	ldr	r3, [r7, #12]
 8012d70:	7b18      	ldrb	r0, [r3, #12]
 8012d72:	68fb      	ldr	r3, [r7, #12]
 8012d74:	6919      	ldr	r1, [r3, #16]
 8012d76:	68fb      	ldr	r3, [r7, #12]
 8012d78:	f993 5014 	ldrsb.w	r5, [r3, #20]
 8012d7c:	68fb      	ldr	r3, [r7, #12]
 8012d7e:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8012d82:	68fa      	ldr	r2, [r7, #12]
 8012d84:	6992      	ldr	r2, [r2, #24]
 8012d86:	f997 4016 	ldrsb.w	r4, [r7, #22]
 8012d8a:	9201      	str	r2, [sp, #4]
 8012d8c:	9300      	str	r3, [sp, #0]
 8012d8e:	462b      	mov	r3, r5
 8012d90:	4622      	mov	r2, r4
 8012d92:	f7ff fd42 	bl	801281a <RegionCommonChanVerifyDr>
 8012d96:	4603      	mov	r3, r0
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
 8012d98:	f083 0301 	eor.w	r3, r3, #1
 8012d9c:	b2db      	uxtb	r3, r3
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8012d9e:	2b00      	cmp	r3, #0
 8012da0:	d003      	beq.n	8012daa <RegionCommonLinkAdrReqVerifyParams+0x88>
        {
            status &= 0xFD; // Datarate KO
 8012da2:	7dfb      	ldrb	r3, [r7, #23]
 8012da4:	f023 0302 	bic.w	r3, r3, #2
 8012da8:	75fb      	strb	r3, [r7, #23]
        }

        // Verify tx power
        if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 8012daa:	68fb      	ldr	r3, [r7, #12]
 8012dac:	f993 101d 	ldrsb.w	r1, [r3, #29]
 8012db0:	68fb      	ldr	r3, [r7, #12]
 8012db2:	f993 201c 	ldrsb.w	r2, [r3, #28]
 8012db6:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8012dba:	4618      	mov	r0, r3
 8012dbc:	f7ff fd9f 	bl	80128fe <RegionCommonValueInRange>
 8012dc0:	4603      	mov	r3, r0
 8012dc2:	2b00      	cmp	r3, #0
 8012dc4:	d10e      	bne.n	8012de4 <RegionCommonLinkAdrReqVerifyParams+0xc2>
        {
            // Verify if the maximum TX power is exceeded
            if( verifyParams->MaxTxPower > txPower )
 8012dc6:	68fb      	ldr	r3, [r7, #12]
 8012dc8:	f993 301d 	ldrsb.w	r3, [r3, #29]
 8012dcc:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8012dd0:	429a      	cmp	r2, r3
 8012dd2:	da03      	bge.n	8012ddc <RegionCommonLinkAdrReqVerifyParams+0xba>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
 8012dd4:	68fb      	ldr	r3, [r7, #12]
 8012dd6:	7f5b      	ldrb	r3, [r3, #29]
 8012dd8:	757b      	strb	r3, [r7, #21]
 8012dda:	e003      	b.n	8012de4 <RegionCommonLinkAdrReqVerifyParams+0xc2>
            }
            else
            {
                status &= 0xFB; // TxPower KO
 8012ddc:	7dfb      	ldrb	r3, [r7, #23]
 8012dde:	f023 0304 	bic.w	r3, r3, #4
 8012de2:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 8012de4:	7dfb      	ldrb	r3, [r7, #23]
 8012de6:	2b07      	cmp	r3, #7
 8012de8:	d105      	bne.n	8012df6 <RegionCommonLinkAdrReqVerifyParams+0xd4>
    {
        if( nbRepetitions == 0 )
 8012dea:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8012dee:	2b00      	cmp	r3, #0
 8012df0:	d101      	bne.n	8012df6 <RegionCommonLinkAdrReqVerifyParams+0xd4>
        { // Restore the default value according to the LoRaWAN specification
            nbRepetitions = 1;
 8012df2:	2301      	movs	r3, #1
 8012df4:	753b      	strb	r3, [r7, #20]
        }
    }

    // Apply changes
    *dr = datarate;
 8012df6:	68bb      	ldr	r3, [r7, #8]
 8012df8:	7dba      	ldrb	r2, [r7, #22]
 8012dfa:	701a      	strb	r2, [r3, #0]
    *txPow = txPower;
 8012dfc:	687b      	ldr	r3, [r7, #4]
 8012dfe:	7d7a      	ldrb	r2, [r7, #21]
 8012e00:	701a      	strb	r2, [r3, #0]
    *nbRep = nbRepetitions;
 8012e02:	7d3a      	ldrb	r2, [r7, #20]
 8012e04:	683b      	ldr	r3, [r7, #0]
 8012e06:	701a      	strb	r2, [r3, #0]

    return status;
 8012e08:	7dfb      	ldrb	r3, [r7, #23]
}
 8012e0a:	4618      	mov	r0, r3
 8012e0c:	3718      	adds	r7, #24
 8012e0e:	46bd      	mov	sp, r7
 8012e10:	bdb0      	pop	{r4, r5, r7, pc}
	...

08012e14 <RegionCommonComputeSymbolTimeLoRa>:

uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidthInHz )
{
 8012e14:	b480      	push	{r7}
 8012e16:	b083      	sub	sp, #12
 8012e18:	af00      	add	r7, sp, #0
 8012e1a:	4603      	mov	r3, r0
 8012e1c:	6039      	str	r1, [r7, #0]
 8012e1e:	71fb      	strb	r3, [r7, #7]
    return ( 1 << phyDr ) * 1000000 / bandwidthInHz;
 8012e20:	79fb      	ldrb	r3, [r7, #7]
 8012e22:	4a06      	ldr	r2, [pc, #24]	; (8012e3c <RegionCommonComputeSymbolTimeLoRa+0x28>)
 8012e24:	fa02 f303 	lsl.w	r3, r2, r3
 8012e28:	461a      	mov	r2, r3
 8012e2a:	683b      	ldr	r3, [r7, #0]
 8012e2c:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8012e30:	4618      	mov	r0, r3
 8012e32:	370c      	adds	r7, #12
 8012e34:	46bd      	mov	sp, r7
 8012e36:	bc80      	pop	{r7}
 8012e38:	4770      	bx	lr
 8012e3a:	bf00      	nop
 8012e3c:	000f4240 	.word	0x000f4240

08012e40 <RegionCommonComputeSymbolTimeFsk>:

uint32_t RegionCommonComputeSymbolTimeFsk( uint8_t phyDrInKbps )
{
 8012e40:	b480      	push	{r7}
 8012e42:	b083      	sub	sp, #12
 8012e44:	af00      	add	r7, sp, #0
 8012e46:	4603      	mov	r3, r0
 8012e48:	71fb      	strb	r3, [r7, #7]
    return 8000 / ( uint32_t )phyDrInKbps; // 1 symbol equals 1 byte
 8012e4a:	79fb      	ldrb	r3, [r7, #7]
 8012e4c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8012e50:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8012e54:	4618      	mov	r0, r3
 8012e56:	370c      	adds	r7, #12
 8012e58:	46bd      	mov	sp, r7
 8012e5a:	bc80      	pop	{r7}
 8012e5c:	4770      	bx	lr
	...

08012e60 <RegionCommonComputeRxWindowParameters>:

void RegionCommonComputeRxWindowParameters( uint32_t tSymbolInUs, uint8_t minRxSymbols, uint32_t rxErrorInMs, uint32_t wakeUpTimeInMs, uint32_t* windowTimeoutInSymbols, int32_t* windowOffsetInMs )
{
 8012e60:	b480      	push	{r7}
 8012e62:	b085      	sub	sp, #20
 8012e64:	af00      	add	r7, sp, #0
 8012e66:	60f8      	str	r0, [r7, #12]
 8012e68:	607a      	str	r2, [r7, #4]
 8012e6a:	603b      	str	r3, [r7, #0]
 8012e6c:	460b      	mov	r3, r1
 8012e6e:	72fb      	strb	r3, [r7, #11]
    *windowTimeoutInSymbols = MAX( DIV_CEIL( ( ( 2 * minRxSymbols - 8 ) * tSymbolInUs + 2 * ( rxErrorInMs * 1000 ) ),  tSymbolInUs ), minRxSymbols ); // Computed number of symbols
 8012e70:	7afa      	ldrb	r2, [r7, #11]
 8012e72:	7afb      	ldrb	r3, [r7, #11]
 8012e74:	3b04      	subs	r3, #4
 8012e76:	4619      	mov	r1, r3
 8012e78:	68fb      	ldr	r3, [r7, #12]
 8012e7a:	fb03 f101 	mul.w	r1, r3, r1
 8012e7e:	687b      	ldr	r3, [r7, #4]
 8012e80:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8012e84:	fb00 f303 	mul.w	r3, r0, r3
 8012e88:	440b      	add	r3, r1
 8012e8a:	005b      	lsls	r3, r3, #1
 8012e8c:	2b00      	cmp	r3, #0
 8012e8e:	d013      	beq.n	8012eb8 <RegionCommonComputeRxWindowParameters+0x58>
 8012e90:	7afb      	ldrb	r3, [r7, #11]
 8012e92:	3b04      	subs	r3, #4
 8012e94:	4619      	mov	r1, r3
 8012e96:	68fb      	ldr	r3, [r7, #12]
 8012e98:	fb03 f101 	mul.w	r1, r3, r1
 8012e9c:	687b      	ldr	r3, [r7, #4]
 8012e9e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8012ea2:	fb00 f303 	mul.w	r3, r0, r3
 8012ea6:	440b      	add	r3, r1
 8012ea8:	0059      	lsls	r1, r3, #1
 8012eaa:	68fb      	ldr	r3, [r7, #12]
 8012eac:	440b      	add	r3, r1
 8012eae:	1e59      	subs	r1, r3, #1
 8012eb0:	68fb      	ldr	r3, [r7, #12]
 8012eb2:	fbb1 f3f3 	udiv	r3, r1, r3
 8012eb6:	e00f      	b.n	8012ed8 <RegionCommonComputeRxWindowParameters+0x78>
 8012eb8:	7afb      	ldrb	r3, [r7, #11]
 8012eba:	3b04      	subs	r3, #4
 8012ebc:	4619      	mov	r1, r3
 8012ebe:	68fb      	ldr	r3, [r7, #12]
 8012ec0:	fb03 f101 	mul.w	r1, r3, r1
 8012ec4:	687b      	ldr	r3, [r7, #4]
 8012ec6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8012eca:	fb00 f303 	mul.w	r3, r0, r3
 8012ece:	440b      	add	r3, r1
 8012ed0:	0059      	lsls	r1, r3, #1
 8012ed2:	68fb      	ldr	r3, [r7, #12]
 8012ed4:	fbb1 f3f3 	udiv	r3, r1, r3
 8012ed8:	429a      	cmp	r2, r3
 8012eda:	bf38      	it	cc
 8012edc:	461a      	movcc	r2, r3
 8012ede:	69bb      	ldr	r3, [r7, #24]
 8012ee0:	601a      	str	r2, [r3, #0]
    *windowOffsetInMs = ( int32_t )DIV_CEIL( ( int32_t )( 4 * tSymbolInUs ) -
 8012ee2:	68fb      	ldr	r3, [r7, #12]
 8012ee4:	009b      	lsls	r3, r3, #2
 8012ee6:	4619      	mov	r1, r3
 8012ee8:	69bb      	ldr	r3, [r7, #24]
 8012eea:	681b      	ldr	r3, [r3, #0]
 8012eec:	68fa      	ldr	r2, [r7, #12]
 8012eee:	fb02 f303 	mul.w	r3, r2, r3
 8012ef2:	2b00      	cmp	r3, #0
 8012ef4:	d007      	beq.n	8012f06 <RegionCommonComputeRxWindowParameters+0xa6>
 8012ef6:	69bb      	ldr	r3, [r7, #24]
 8012ef8:	681b      	ldr	r3, [r3, #0]
 8012efa:	68fa      	ldr	r2, [r7, #12]
 8012efc:	fb02 f303 	mul.w	r3, r2, r3
 8012f00:	3301      	adds	r3, #1
 8012f02:	085b      	lsrs	r3, r3, #1
 8012f04:	e005      	b.n	8012f12 <RegionCommonComputeRxWindowParameters+0xb2>
 8012f06:	69bb      	ldr	r3, [r7, #24]
 8012f08:	681b      	ldr	r3, [r3, #0]
 8012f0a:	68fa      	ldr	r2, [r7, #12]
 8012f0c:	fb02 f303 	mul.w	r3, r2, r3
 8012f10:	085b      	lsrs	r3, r3, #1
 8012f12:	1acb      	subs	r3, r1, r3
 8012f14:	683a      	ldr	r2, [r7, #0]
 8012f16:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8012f1a:	fb01 f202 	mul.w	r2, r1, r2
 8012f1e:	1a9b      	subs	r3, r3, r2
 8012f20:	2b00      	cmp	r3, #0
 8012f22:	dd27      	ble.n	8012f74 <RegionCommonComputeRxWindowParameters+0x114>
 8012f24:	68fb      	ldr	r3, [r7, #12]
 8012f26:	009b      	lsls	r3, r3, #2
 8012f28:	4619      	mov	r1, r3
 8012f2a:	69bb      	ldr	r3, [r7, #24]
 8012f2c:	681b      	ldr	r3, [r3, #0]
 8012f2e:	68fa      	ldr	r2, [r7, #12]
 8012f30:	fb02 f303 	mul.w	r3, r2, r3
 8012f34:	2b00      	cmp	r3, #0
 8012f36:	d007      	beq.n	8012f48 <RegionCommonComputeRxWindowParameters+0xe8>
 8012f38:	69bb      	ldr	r3, [r7, #24]
 8012f3a:	681b      	ldr	r3, [r3, #0]
 8012f3c:	68fa      	ldr	r2, [r7, #12]
 8012f3e:	fb02 f303 	mul.w	r3, r2, r3
 8012f42:	3301      	adds	r3, #1
 8012f44:	085b      	lsrs	r3, r3, #1
 8012f46:	e005      	b.n	8012f54 <RegionCommonComputeRxWindowParameters+0xf4>
 8012f48:	69bb      	ldr	r3, [r7, #24]
 8012f4a:	681b      	ldr	r3, [r3, #0]
 8012f4c:	68fa      	ldr	r2, [r7, #12]
 8012f4e:	fb02 f303 	mul.w	r3, r2, r3
 8012f52:	085b      	lsrs	r3, r3, #1
 8012f54:	1acb      	subs	r3, r1, r3
 8012f56:	683a      	ldr	r2, [r7, #0]
 8012f58:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8012f5c:	fb01 f202 	mul.w	r2, r1, r2
 8012f60:	1a9b      	subs	r3, r3, r2
 8012f62:	f203 33e7 	addw	r3, r3, #999	; 0x3e7
 8012f66:	4a19      	ldr	r2, [pc, #100]	; (8012fcc <RegionCommonComputeRxWindowParameters+0x16c>)
 8012f68:	fb82 1203 	smull	r1, r2, r2, r3
 8012f6c:	1192      	asrs	r2, r2, #6
 8012f6e:	17db      	asrs	r3, r3, #31
 8012f70:	1ad3      	subs	r3, r2, r3
 8012f72:	e024      	b.n	8012fbe <RegionCommonComputeRxWindowParameters+0x15e>
 8012f74:	68fb      	ldr	r3, [r7, #12]
 8012f76:	009b      	lsls	r3, r3, #2
 8012f78:	4619      	mov	r1, r3
 8012f7a:	69bb      	ldr	r3, [r7, #24]
 8012f7c:	681b      	ldr	r3, [r3, #0]
 8012f7e:	68fa      	ldr	r2, [r7, #12]
 8012f80:	fb02 f303 	mul.w	r3, r2, r3
 8012f84:	2b00      	cmp	r3, #0
 8012f86:	d007      	beq.n	8012f98 <RegionCommonComputeRxWindowParameters+0x138>
 8012f88:	69bb      	ldr	r3, [r7, #24]
 8012f8a:	681b      	ldr	r3, [r3, #0]
 8012f8c:	68fa      	ldr	r2, [r7, #12]
 8012f8e:	fb02 f303 	mul.w	r3, r2, r3
 8012f92:	3301      	adds	r3, #1
 8012f94:	085b      	lsrs	r3, r3, #1
 8012f96:	e005      	b.n	8012fa4 <RegionCommonComputeRxWindowParameters+0x144>
 8012f98:	69bb      	ldr	r3, [r7, #24]
 8012f9a:	681b      	ldr	r3, [r3, #0]
 8012f9c:	68fa      	ldr	r2, [r7, #12]
 8012f9e:	fb02 f303 	mul.w	r3, r2, r3
 8012fa2:	085b      	lsrs	r3, r3, #1
 8012fa4:	1acb      	subs	r3, r1, r3
 8012fa6:	683a      	ldr	r2, [r7, #0]
 8012fa8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8012fac:	fb01 f202 	mul.w	r2, r1, r2
 8012fb0:	1a9b      	subs	r3, r3, r2
 8012fb2:	4a06      	ldr	r2, [pc, #24]	; (8012fcc <RegionCommonComputeRxWindowParameters+0x16c>)
 8012fb4:	fb82 1203 	smull	r1, r2, r2, r3
 8012fb8:	1192      	asrs	r2, r2, #6
 8012fba:	17db      	asrs	r3, r3, #31
 8012fbc:	1ad3      	subs	r3, r2, r3
 8012fbe:	69fa      	ldr	r2, [r7, #28]
 8012fc0:	6013      	str	r3, [r2, #0]
                                               ( int32_t )DIV_CEIL( ( *windowTimeoutInSymbols * tSymbolInUs ), 2 ) -
                                               ( int32_t )( wakeUpTimeInMs * 1000 ), 1000 );
}
 8012fc2:	bf00      	nop
 8012fc4:	3714      	adds	r7, #20
 8012fc6:	46bd      	mov	sp, r7
 8012fc8:	bc80      	pop	{r7}
 8012fca:	4770      	bx	lr
 8012fcc:	10624dd3 	.word	0x10624dd3

08012fd0 <RegionCommonComputeTxPower>:

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 8012fd0:	b580      	push	{r7, lr}
 8012fd2:	b086      	sub	sp, #24
 8012fd4:	af00      	add	r7, sp, #0
 8012fd6:	4603      	mov	r3, r0
 8012fd8:	60b9      	str	r1, [r7, #8]
 8012fda:	607a      	str	r2, [r7, #4]
 8012fdc:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 8012fde:	2300      	movs	r3, #0
 8012fe0:	75fb      	strb	r3, [r7, #23]

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 8012fe2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012fe6:	005b      	lsls	r3, r3, #1
 8012fe8:	4618      	mov	r0, r3
 8012fea:	f7ed fbef 	bl	80007cc <__aeabi_ui2f>
 8012fee:	4603      	mov	r3, r0
 8012ff0:	4619      	mov	r1, r3
 8012ff2:	68b8      	ldr	r0, [r7, #8]
 8012ff4:	f7ed fb38 	bl	8000668 <__aeabi_fsub>
 8012ff8:	4603      	mov	r3, r0
 8012ffa:	6879      	ldr	r1, [r7, #4]
 8012ffc:	4618      	mov	r0, r3
 8012ffe:	f7ed fb33 	bl	8000668 <__aeabi_fsub>
 8013002:	4603      	mov	r3, r0
 8013004:	4618      	mov	r0, r3
 8013006:	f7ed fa23 	bl	8000450 <__aeabi_f2d>
 801300a:	4602      	mov	r2, r0
 801300c:	460b      	mov	r3, r1
 801300e:	4610      	mov	r0, r2
 8013010:	4619      	mov	r1, r3
 8013012:	f006 f859 	bl	80190c8 <floor>
 8013016:	4602      	mov	r2, r0
 8013018:	460b      	mov	r3, r1
 801301a:	4610      	mov	r0, r2
 801301c:	4619      	mov	r1, r3
 801301e:	f7ed faf7 	bl	8000610 <__aeabi_d2iz>
 8013022:	4603      	mov	r3, r0
 8013024:	75fb      	strb	r3, [r7, #23]

    return phyTxPower;
 8013026:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801302a:	4618      	mov	r0, r3
 801302c:	3718      	adds	r7, #24
 801302e:	46bd      	mov	sp, r7
 8013030:	bd80      	pop	{r7, pc}

08013032 <RegionCommonCountNbOfEnabledChannels>:
    /* ST_WORKAROUND_END */
}

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 8013032:	b590      	push	{r4, r7, lr}
 8013034:	b087      	sub	sp, #28
 8013036:	af00      	add	r7, sp, #0
 8013038:	60f8      	str	r0, [r7, #12]
 801303a:	60b9      	str	r1, [r7, #8]
 801303c:	607a      	str	r2, [r7, #4]
 801303e:	603b      	str	r3, [r7, #0]
    uint8_t nbChannelCount = 0;
 8013040:	2300      	movs	r3, #0
 8013042:	75fb      	strb	r3, [r7, #23]
    uint8_t nbRestrictedChannelsCount = 0;
 8013044:	2300      	movs	r3, #0
 8013046:	75bb      	strb	r3, [r7, #22]

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8013048:	2300      	movs	r3, #0
 801304a:	757b      	strb	r3, [r7, #21]
 801304c:	2300      	movs	r3, #0
 801304e:	753b      	strb	r3, [r7, #20]
 8013050:	e09c      	b.n	801318c <RegionCommonCountNbOfEnabledChannels+0x15a>
    {
        for( uint8_t j = 0; j < 16; j++ )
 8013052:	2300      	movs	r3, #0
 8013054:	74fb      	strb	r3, [r7, #19]
 8013056:	e08f      	b.n	8013178 <RegionCommonCountNbOfEnabledChannels+0x146>
        {
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 8013058:	68fb      	ldr	r3, [r7, #12]
 801305a:	685a      	ldr	r2, [r3, #4]
 801305c:	7d3b      	ldrb	r3, [r7, #20]
 801305e:	005b      	lsls	r3, r3, #1
 8013060:	4413      	add	r3, r2
 8013062:	881b      	ldrh	r3, [r3, #0]
 8013064:	461a      	mov	r2, r3
 8013066:	7cfb      	ldrb	r3, [r7, #19]
 8013068:	fa42 f303 	asr.w	r3, r2, r3
 801306c:	f003 0301 	and.w	r3, r3, #1
 8013070:	2b00      	cmp	r3, #0
 8013072:	d07e      	beq.n	8013172 <RegionCommonCountNbOfEnabledChannels+0x140>
            {
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 8013074:	68fb      	ldr	r3, [r7, #12]
 8013076:	689a      	ldr	r2, [r3, #8]
 8013078:	7d79      	ldrb	r1, [r7, #21]
 801307a:	7cfb      	ldrb	r3, [r7, #19]
 801307c:	440b      	add	r3, r1
 801307e:	4619      	mov	r1, r3
 8013080:	460b      	mov	r3, r1
 8013082:	005b      	lsls	r3, r3, #1
 8013084:	440b      	add	r3, r1
 8013086:	009b      	lsls	r3, r3, #2
 8013088:	4413      	add	r3, r2
 801308a:	681b      	ldr	r3, [r3, #0]
 801308c:	2b00      	cmp	r3, #0
 801308e:	d06b      	beq.n	8013168 <RegionCommonCountNbOfEnabledChannels+0x136>
                { // Check if the channel is enabled
                    continue;
                }
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 8013090:	68fb      	ldr	r3, [r7, #12]
 8013092:	781b      	ldrb	r3, [r3, #0]
 8013094:	f083 0301 	eor.w	r3, r3, #1
 8013098:	b2db      	uxtb	r3, r3
 801309a:	2b00      	cmp	r3, #0
 801309c:	d011      	beq.n	80130c2 <RegionCommonCountNbOfEnabledChannels+0x90>
                    ( countNbOfEnabledChannelsParams->JoinChannels != NULL ) )
 801309e:	68fb      	ldr	r3, [r7, #12]
 80130a0:	695b      	ldr	r3, [r3, #20]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 80130a2:	2b00      	cmp	r3, #0
 80130a4:	d00d      	beq.n	80130c2 <RegionCommonCountNbOfEnabledChannels+0x90>
                {
                    if( ( countNbOfEnabledChannelsParams->JoinChannels[k] & ( 1 << j ) ) == 0 )
 80130a6:	68fb      	ldr	r3, [r7, #12]
 80130a8:	695a      	ldr	r2, [r3, #20]
 80130aa:	7d3b      	ldrb	r3, [r7, #20]
 80130ac:	005b      	lsls	r3, r3, #1
 80130ae:	4413      	add	r3, r2
 80130b0:	881b      	ldrh	r3, [r3, #0]
 80130b2:	461a      	mov	r2, r3
 80130b4:	7cfb      	ldrb	r3, [r7, #19]
 80130b6:	fa42 f303 	asr.w	r3, r2, r3
 80130ba:	f003 0301 	and.w	r3, r3, #1
 80130be:	2b00      	cmp	r3, #0
 80130c0:	d054      	beq.n	801316c <RegionCommonCountNbOfEnabledChannels+0x13a>
                    {
                        continue;
                    }
                }
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 80130c2:	68fb      	ldr	r3, [r7, #12]
 80130c4:	785b      	ldrb	r3, [r3, #1]
 80130c6:	b258      	sxtb	r0, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 80130c8:	68fb      	ldr	r3, [r7, #12]
 80130ca:	689a      	ldr	r2, [r3, #8]
 80130cc:	7d79      	ldrb	r1, [r7, #21]
 80130ce:	7cfb      	ldrb	r3, [r7, #19]
 80130d0:	440b      	add	r3, r1
 80130d2:	4619      	mov	r1, r3
 80130d4:	460b      	mov	r3, r1
 80130d6:	005b      	lsls	r3, r3, #1
 80130d8:	440b      	add	r3, r1
 80130da:	009b      	lsls	r3, r3, #2
 80130dc:	4413      	add	r3, r2
 80130de:	7a1b      	ldrb	r3, [r3, #8]
 80130e0:	f343 0303 	sbfx	r3, r3, #0, #4
 80130e4:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 80130e6:	461c      	mov	r4, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 80130e8:	68fb      	ldr	r3, [r7, #12]
 80130ea:	689a      	ldr	r2, [r3, #8]
 80130ec:	7d79      	ldrb	r1, [r7, #21]
 80130ee:	7cfb      	ldrb	r3, [r7, #19]
 80130f0:	440b      	add	r3, r1
 80130f2:	4619      	mov	r1, r3
 80130f4:	460b      	mov	r3, r1
 80130f6:	005b      	lsls	r3, r3, #1
 80130f8:	440b      	add	r3, r1
 80130fa:	009b      	lsls	r3, r3, #2
 80130fc:	4413      	add	r3, r2
 80130fe:	7a1b      	ldrb	r3, [r3, #8]
 8013100:	f343 1303 	sbfx	r3, r3, #4, #4
 8013104:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8013106:	461a      	mov	r2, r3
 8013108:	4621      	mov	r1, r4
 801310a:	f7ff fbf8 	bl	80128fe <RegionCommonValueInRange>
 801310e:	4603      	mov	r3, r0
 8013110:	2b00      	cmp	r3, #0
 8013112:	d02d      	beq.n	8013170 <RegionCommonCountNbOfEnabledChannels+0x13e>
                { // Check if the current channel selection supports the given datarate
                    continue;
                }
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 8013114:	68fb      	ldr	r3, [r7, #12]
 8013116:	68da      	ldr	r2, [r3, #12]
 8013118:	68fb      	ldr	r3, [r7, #12]
 801311a:	6899      	ldr	r1, [r3, #8]
 801311c:	7d78      	ldrb	r0, [r7, #21]
 801311e:	7cfb      	ldrb	r3, [r7, #19]
 8013120:	4403      	add	r3, r0
 8013122:	4618      	mov	r0, r3
 8013124:	4603      	mov	r3, r0
 8013126:	005b      	lsls	r3, r3, #1
 8013128:	4403      	add	r3, r0
 801312a:	009b      	lsls	r3, r3, #2
 801312c:	440b      	add	r3, r1
 801312e:	7a5b      	ldrb	r3, [r3, #9]
 8013130:	4619      	mov	r1, r3
 8013132:	460b      	mov	r3, r1
 8013134:	005b      	lsls	r3, r3, #1
 8013136:	440b      	add	r3, r1
 8013138:	00db      	lsls	r3, r3, #3
 801313a:	4413      	add	r3, r2
 801313c:	7d1b      	ldrb	r3, [r3, #20]
 801313e:	f083 0301 	eor.w	r3, r3, #1
 8013142:	b2db      	uxtb	r3, r3
 8013144:	2b00      	cmp	r3, #0
 8013146:	d003      	beq.n	8013150 <RegionCommonCountNbOfEnabledChannels+0x11e>
                { // Check if the band is available for transmission
                    nbRestrictedChannelsCount++;
 8013148:	7dbb      	ldrb	r3, [r7, #22]
 801314a:	3301      	adds	r3, #1
 801314c:	75bb      	strb	r3, [r7, #22]
                    continue;
 801314e:	e010      	b.n	8013172 <RegionCommonCountNbOfEnabledChannels+0x140>
                }
                enabledChannels[nbChannelCount++] = i + j;
 8013150:	7dfb      	ldrb	r3, [r7, #23]
 8013152:	1c5a      	adds	r2, r3, #1
 8013154:	75fa      	strb	r2, [r7, #23]
 8013156:	461a      	mov	r2, r3
 8013158:	68bb      	ldr	r3, [r7, #8]
 801315a:	4413      	add	r3, r2
 801315c:	7d79      	ldrb	r1, [r7, #21]
 801315e:	7cfa      	ldrb	r2, [r7, #19]
 8013160:	440a      	add	r2, r1
 8013162:	b2d2      	uxtb	r2, r2
 8013164:	701a      	strb	r2, [r3, #0]
 8013166:	e004      	b.n	8013172 <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 8013168:	bf00      	nop
 801316a:	e002      	b.n	8013172 <RegionCommonCountNbOfEnabledChannels+0x140>
                        continue;
 801316c:	bf00      	nop
 801316e:	e000      	b.n	8013172 <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 8013170:	bf00      	nop
        for( uint8_t j = 0; j < 16; j++ )
 8013172:	7cfb      	ldrb	r3, [r7, #19]
 8013174:	3301      	adds	r3, #1
 8013176:	74fb      	strb	r3, [r7, #19]
 8013178:	7cfb      	ldrb	r3, [r7, #19]
 801317a:	2b0f      	cmp	r3, #15
 801317c:	f67f af6c 	bls.w	8013058 <RegionCommonCountNbOfEnabledChannels+0x26>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8013180:	7d7b      	ldrb	r3, [r7, #21]
 8013182:	3310      	adds	r3, #16
 8013184:	757b      	strb	r3, [r7, #21]
 8013186:	7d3b      	ldrb	r3, [r7, #20]
 8013188:	3301      	adds	r3, #1
 801318a:	753b      	strb	r3, [r7, #20]
 801318c:	7d7b      	ldrb	r3, [r7, #21]
 801318e:	b29a      	uxth	r2, r3
 8013190:	68fb      	ldr	r3, [r7, #12]
 8013192:	8a1b      	ldrh	r3, [r3, #16]
 8013194:	429a      	cmp	r2, r3
 8013196:	f4ff af5c 	bcc.w	8013052 <RegionCommonCountNbOfEnabledChannels+0x20>
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 801319a:	687b      	ldr	r3, [r7, #4]
 801319c:	7dfa      	ldrb	r2, [r7, #23]
 801319e:	701a      	strb	r2, [r3, #0]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 80131a0:	683b      	ldr	r3, [r7, #0]
 80131a2:	7dba      	ldrb	r2, [r7, #22]
 80131a4:	701a      	strb	r2, [r3, #0]
}
 80131a6:	bf00      	nop
 80131a8:	371c      	adds	r7, #28
 80131aa:	46bd      	mov	sp, r7
 80131ac:	bd90      	pop	{r4, r7, pc}

080131ae <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 80131ae:	b5f0      	push	{r4, r5, r6, r7, lr}
 80131b0:	b08b      	sub	sp, #44	; 0x2c
 80131b2:	af04      	add	r7, sp, #16
 80131b4:	60f8      	str	r0, [r7, #12]
 80131b6:	60b9      	str	r1, [r7, #8]
 80131b8:	607a      	str	r2, [r7, #4]
 80131ba:	603b      	str	r3, [r7, #0]
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 80131bc:	68fb      	ldr	r3, [r7, #12]
 80131be:	685b      	ldr	r3, [r3, #4]
 80131c0:	4618      	mov	r0, r3
 80131c2:	f005 fc27 	bl	8018a14 <UTIL_TIMER_GetElapsedTime>
 80131c6:	6178      	str	r0, [r7, #20]
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 80131c8:	68fb      	ldr	r3, [r7, #12]
 80131ca:	681a      	ldr	r2, [r3, #0]
 80131cc:	697b      	ldr	r3, [r7, #20]
 80131ce:	1ad2      	subs	r2, r2, r3
 80131d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80131d2:	601a      	str	r2, [r3, #0]
    *nbRestrictedChannels = 1;
 80131d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80131d6:	2201      	movs	r2, #1
 80131d8:	701a      	strb	r2, [r3, #0]
    *nbEnabledChannels = 0;
 80131da:	683b      	ldr	r3, [r7, #0]
 80131dc:	2200      	movs	r2, #0
 80131de:	701a      	strb	r2, [r3, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 80131e0:	68fb      	ldr	r3, [r7, #12]
 80131e2:	685b      	ldr	r3, [r3, #4]
 80131e4:	2b00      	cmp	r3, #0
 80131e6:	d004      	beq.n	80131f2 <RegionCommonIdentifyChannels+0x44>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
 80131e8:	68fb      	ldr	r3, [r7, #12]
 80131ea:	681b      	ldr	r3, [r3, #0]
    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 80131ec:	697a      	ldr	r2, [r7, #20]
 80131ee:	429a      	cmp	r2, r3
 80131f0:	d32b      	bcc.n	801324a <RegionCommonIdentifyChannels+0x9c>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 80131f2:	68bb      	ldr	r3, [r7, #8]
 80131f4:	2200      	movs	r2, #0
 80131f6:	601a      	str	r2, [r3, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 80131f8:	68fb      	ldr	r3, [r7, #12]
 80131fa:	69db      	ldr	r3, [r3, #28]
 80131fc:	781c      	ldrb	r4, [r3, #0]
                                                      identifyChannelsParam->CountNbOfEnabledChannelsParam->Bands,
 80131fe:	68fb      	ldr	r3, [r7, #12]
 8013200:	69db      	ldr	r3, [r3, #28]
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8013202:	68dd      	ldr	r5, [r3, #12]
 8013204:	68fb      	ldr	r3, [r7, #12]
 8013206:	7a5e      	ldrb	r6, [r3, #9]
 8013208:	68fb      	ldr	r3, [r7, #12]
 801320a:	f893 c008 	ldrb.w	ip, [r3, #8]
 801320e:	68fb      	ldr	r3, [r7, #12]
 8013210:	7d1b      	ldrb	r3, [r3, #20]
 8013212:	68fa      	ldr	r2, [r7, #12]
 8013214:	6992      	ldr	r2, [r2, #24]
 8013216:	9203      	str	r2, [sp, #12]
 8013218:	68fa      	ldr	r2, [r7, #12]
 801321a:	f10d 0e04 	add.w	lr, sp, #4
 801321e:	320c      	adds	r2, #12
 8013220:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013224:	e88e 0003 	stmia.w	lr, {r0, r1}
 8013228:	9300      	str	r3, [sp, #0]
 801322a:	4663      	mov	r3, ip
 801322c:	4632      	mov	r2, r6
 801322e:	4629      	mov	r1, r5
 8013230:	4620      	mov	r0, r4
 8013232:	f7ff fc35 	bl	8012aa0 <RegionCommonUpdateBandTimeOff>
 8013236:	4602      	mov	r2, r0
 8013238:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801323a:	601a      	str	r2, [r3, #0]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceStartUp,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 801323c:	68fb      	ldr	r3, [r7, #12]
 801323e:	69d8      	ldr	r0, [r3, #28]
 8013240:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013242:	683a      	ldr	r2, [r7, #0]
 8013244:	6879      	ldr	r1, [r7, #4]
 8013246:	f7ff fef4 	bl	8013032 <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 801324a:	683b      	ldr	r3, [r7, #0]
 801324c:	781b      	ldrb	r3, [r3, #0]
 801324e:	2b00      	cmp	r3, #0
 8013250:	d004      	beq.n	801325c <RegionCommonIdentifyChannels+0xae>
    {
        *nextTxDelay = 0;
 8013252:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013254:	2200      	movs	r2, #0
 8013256:	601a      	str	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 8013258:	2300      	movs	r3, #0
 801325a:	e006      	b.n	801326a <RegionCommonIdentifyChannels+0xbc>
    }
    else if( *nbRestrictedChannels > 0 )
 801325c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801325e:	781b      	ldrb	r3, [r3, #0]
 8013260:	2b00      	cmp	r3, #0
 8013262:	d001      	beq.n	8013268 <RegionCommonIdentifyChannels+0xba>
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 8013264:	230b      	movs	r3, #11
 8013266:	e000      	b.n	801326a <RegionCommonIdentifyChannels+0xbc>
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8013268:	230c      	movs	r3, #12
    }
}
 801326a:	4618      	mov	r0, r3
 801326c:	371c      	adds	r7, #28
 801326e:	46bd      	mov	sp, r7
 8013270:	bdf0      	pop	{r4, r5, r6, r7, pc}

08013272 <RegionCommonGetNextLowerTxDr>:

int8_t RegionCommonGetNextLowerTxDr( RegionCommonGetNextLowerTxDrParams_t *params )
{
 8013272:	b5b0      	push	{r4, r5, r7, lr}
 8013274:	b086      	sub	sp, #24
 8013276:	af02      	add	r7, sp, #8
 8013278:	6078      	str	r0, [r7, #4]
    int8_t drLocal = params->CurrentDr;
 801327a:	687b      	ldr	r3, [r7, #4]
 801327c:	781b      	ldrb	r3, [r3, #0]
 801327e:	73fb      	strb	r3, [r7, #15]

    if( params->CurrentDr == params->MinDr )
 8013280:	687b      	ldr	r3, [r7, #4]
 8013282:	f993 2000 	ldrsb.w	r2, [r3]
 8013286:	687b      	ldr	r3, [r7, #4]
 8013288:	f993 3002 	ldrsb.w	r3, [r3, #2]
 801328c:	429a      	cmp	r2, r3
 801328e:	d103      	bne.n	8013298 <RegionCommonGetNextLowerTxDr+0x26>
    {
        return params->MinDr;
 8013290:	687b      	ldr	r3, [r7, #4]
 8013292:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8013296:	e026      	b.n	80132e6 <RegionCommonGetNextLowerTxDr+0x74>
    }
    else
    {
        do
        {
            drLocal = ( drLocal - 1 );
 8013298:	7bfb      	ldrb	r3, [r7, #15]
 801329a:	3b01      	subs	r3, #1
 801329c:	b2db      	uxtb	r3, r3
 801329e:	73fb      	strb	r3, [r7, #15]
        } while( ( drLocal != params->MinDr ) &&
 80132a0:	687b      	ldr	r3, [r7, #4]
 80132a2:	f993 3002 	ldrsb.w	r3, [r3, #2]
                 ( RegionCommonChanVerifyDr( params->NbChannels, params->ChannelsMask, drLocal, params->MinDr, params->MaxDr, params->Channels  ) == false ) );
 80132a6:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80132aa:	429a      	cmp	r2, r3
 80132ac:	d019      	beq.n	80132e2 <RegionCommonGetNextLowerTxDr+0x70>
 80132ae:	687b      	ldr	r3, [r7, #4]
 80132b0:	78d8      	ldrb	r0, [r3, #3]
 80132b2:	687b      	ldr	r3, [r7, #4]
 80132b4:	6859      	ldr	r1, [r3, #4]
 80132b6:	687b      	ldr	r3, [r7, #4]
 80132b8:	f993 5002 	ldrsb.w	r5, [r3, #2]
 80132bc:	687b      	ldr	r3, [r7, #4]
 80132be:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80132c2:	687a      	ldr	r2, [r7, #4]
 80132c4:	6892      	ldr	r2, [r2, #8]
 80132c6:	f997 400f 	ldrsb.w	r4, [r7, #15]
 80132ca:	9201      	str	r2, [sp, #4]
 80132cc:	9300      	str	r3, [sp, #0]
 80132ce:	462b      	mov	r3, r5
 80132d0:	4622      	mov	r2, r4
 80132d2:	f7ff faa2 	bl	801281a <RegionCommonChanVerifyDr>
 80132d6:	4603      	mov	r3, r0
 80132d8:	f083 0301 	eor.w	r3, r3, #1
 80132dc:	b2db      	uxtb	r3, r3
        } while( ( drLocal != params->MinDr ) &&
 80132de:	2b00      	cmp	r3, #0
 80132e0:	d1da      	bne.n	8013298 <RegionCommonGetNextLowerTxDr+0x26>

        return drLocal;
 80132e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
    }
}
 80132e6:	4618      	mov	r0, r3
 80132e8:	3710      	adds	r7, #16
 80132ea:	46bd      	mov	sp, r7
 80132ec:	bdb0      	pop	{r4, r5, r7, pc}

080132ee <RegionCommonLimitTxPower>:

int8_t RegionCommonLimitTxPower( int8_t txPower, int8_t maxBandTxPower )
{
 80132ee:	b480      	push	{r7}
 80132f0:	b083      	sub	sp, #12
 80132f2:	af00      	add	r7, sp, #0
 80132f4:	4603      	mov	r3, r0
 80132f6:	460a      	mov	r2, r1
 80132f8:	71fb      	strb	r3, [r7, #7]
 80132fa:	4613      	mov	r3, r2
 80132fc:	71bb      	strb	r3, [r7, #6]
    // Limit tx power to the band max
    return MAX( txPower, maxBandTxPower );
 80132fe:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8013302:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013306:	4293      	cmp	r3, r2
 8013308:	bfb8      	it	lt
 801330a:	4613      	movlt	r3, r2
 801330c:	b25b      	sxtb	r3, r3
}
 801330e:	4618      	mov	r0, r3
 8013310:	370c      	adds	r7, #12
 8013312:	46bd      	mov	sp, r7
 8013314:	bc80      	pop	{r7}
 8013316:	4770      	bx	lr

08013318 <RegionCommonGetBandwidth>:

uint32_t RegionCommonGetBandwidth( uint32_t drIndex, const uint32_t* bandwidths )
{
 8013318:	b480      	push	{r7}
 801331a:	b083      	sub	sp, #12
 801331c:	af00      	add	r7, sp, #0
 801331e:	6078      	str	r0, [r7, #4]
 8013320:	6039      	str	r1, [r7, #0]
    switch( bandwidths[drIndex] )
 8013322:	687b      	ldr	r3, [r7, #4]
 8013324:	009b      	lsls	r3, r3, #2
 8013326:	683a      	ldr	r2, [r7, #0]
 8013328:	4413      	add	r3, r2
 801332a:	681b      	ldr	r3, [r3, #0]
 801332c:	4a07      	ldr	r2, [pc, #28]	; (801334c <RegionCommonGetBandwidth+0x34>)
 801332e:	4293      	cmp	r3, r2
 8013330:	d004      	beq.n	801333c <RegionCommonGetBandwidth+0x24>
 8013332:	4a07      	ldr	r2, [pc, #28]	; (8013350 <RegionCommonGetBandwidth+0x38>)
 8013334:	4293      	cmp	r3, r2
 8013336:	d003      	beq.n	8013340 <RegionCommonGetBandwidth+0x28>
    {
        default:
        case 125000:
            return 0;
 8013338:	2300      	movs	r3, #0
 801333a:	e002      	b.n	8013342 <RegionCommonGetBandwidth+0x2a>
        case 250000:
            return 1;
 801333c:	2301      	movs	r3, #1
 801333e:	e000      	b.n	8013342 <RegionCommonGetBandwidth+0x2a>
        case 500000:
            return 2;
 8013340:	2302      	movs	r3, #2
    }
}
 8013342:	4618      	mov	r0, r3
 8013344:	370c      	adds	r7, #12
 8013346:	46bd      	mov	sp, r7
 8013348:	bc80      	pop	{r7}
 801334a:	4770      	bx	lr
 801334c:	0003d090 	.word	0x0003d090
 8013350:	0007a120 	.word	0x0007a120

08013354 <RegionCommonRxConfigPrint>:

/* ST_WORKAROUND_BEGIN: Print Tx/Rx config */
void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 8013354:	b5b0      	push	{r4, r5, r7, lr}
 8013356:	b08c      	sub	sp, #48	; 0x30
 8013358:	af04      	add	r7, sp, #16
 801335a:	4603      	mov	r3, r0
 801335c:	6039      	str	r1, [r7, #0]
 801335e:	71fb      	strb	r3, [r7, #7]
 8013360:	4613      	mov	r3, r2
 8013362:	71bb      	strb	r3, [r7, #6]
    const char *slotStrings[] = { "1", "2", "C", "Multi_C", "P", "Multi_P" };
 8013364:	4b17      	ldr	r3, [pc, #92]	; (80133c4 <RegionCommonRxConfigPrint+0x70>)
 8013366:	f107 0408 	add.w	r4, r7, #8
 801336a:	461d      	mov	r5, r3
 801336c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801336e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013370:	e895 0003 	ldmia.w	r5, {r0, r1}
 8013374:	e884 0003 	stmia.w	r4, {r0, r1}

    if ( rxSlot < RX_SLOT_NONE )
 8013378:	79fb      	ldrb	r3, [r7, #7]
 801337a:	2b05      	cmp	r3, #5
 801337c:	d813      	bhi.n	80133a6 <RegionCommonRxConfigPrint+0x52>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", slotStrings[rxSlot], frequency, dr );
 801337e:	79fb      	ldrb	r3, [r7, #7]
 8013380:	009b      	lsls	r3, r3, #2
 8013382:	f107 0220 	add.w	r2, r7, #32
 8013386:	4413      	add	r3, r2
 8013388:	f853 3c18 	ldr.w	r3, [r3, #-24]
 801338c:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8013390:	9202      	str	r2, [sp, #8]
 8013392:	683a      	ldr	r2, [r7, #0]
 8013394:	9201      	str	r2, [sp, #4]
 8013396:	9300      	str	r3, [sp, #0]
 8013398:	4b0b      	ldr	r3, [pc, #44]	; (80133c8 <RegionCommonRxConfigPrint+0x74>)
 801339a:	2201      	movs	r2, #1
 801339c:	2100      	movs	r1, #0
 801339e:	2002      	movs	r0, #2
 80133a0:	f005 fc16 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 80133a4:	e00a      	b.n	80133bc <RegionCommonRxConfigPrint+0x68>
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 80133a6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80133aa:	9301      	str	r3, [sp, #4]
 80133ac:	683b      	ldr	r3, [r7, #0]
 80133ae:	9300      	str	r3, [sp, #0]
 80133b0:	4b06      	ldr	r3, [pc, #24]	; (80133cc <RegionCommonRxConfigPrint+0x78>)
 80133b2:	2201      	movs	r2, #1
 80133b4:	2100      	movs	r1, #0
 80133b6:	2002      	movs	r0, #2
 80133b8:	f005 fc0a 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>
}
 80133bc:	bf00      	nop
 80133be:	3720      	adds	r7, #32
 80133c0:	46bd      	mov	sp, r7
 80133c2:	bdb0      	pop	{r4, r5, r7, pc}
 80133c4:	0801960c 	.word	0x0801960c
 80133c8:	080195d0 	.word	0x080195d0
 80133cc:	080195f0 	.word	0x080195f0

080133d0 <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 80133d0:	b580      	push	{r7, lr}
 80133d2:	b084      	sub	sp, #16
 80133d4:	af02      	add	r7, sp, #8
 80133d6:	6078      	str	r0, [r7, #4]
 80133d8:	460b      	mov	r3, r1
 80133da:	70fb      	strb	r3, [r7, #3]
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 80133dc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80133e0:	9301      	str	r3, [sp, #4]
 80133e2:	687b      	ldr	r3, [r7, #4]
 80133e4:	9300      	str	r3, [sp, #0]
 80133e6:	4b05      	ldr	r3, [pc, #20]	; (80133fc <RegionCommonTxConfigPrint+0x2c>)
 80133e8:	2201      	movs	r2, #1
 80133ea:	2100      	movs	r1, #0
 80133ec:	2002      	movs	r0, #2
 80133ee:	f005 fbef 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>
}
 80133f2:	bf00      	nop
 80133f4:	3708      	adds	r7, #8
 80133f6:	46bd      	mov	sp, r7
 80133f8:	bd80      	pop	{r7, pc}
 80133fa:	bf00      	nop
 80133fc:	08019624 	.word	0x08019624

08013400 <VerifyRfFreq>:
static RegionNvmDataGroup1_t* RegionNvmGroup1;
static RegionNvmDataGroup2_t* RegionNvmGroup2;


static bool VerifyRfFreq( uint32_t freq )
{
 8013400:	b580      	push	{r7, lr}
 8013402:	b082      	sub	sp, #8
 8013404:	af00      	add	r7, sp, #0
 8013406:	6078      	str	r0, [r7, #4]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 8013408:	4b0d      	ldr	r3, [pc, #52]	; (8013440 <VerifyRfFreq+0x40>)
 801340a:	6a1b      	ldr	r3, [r3, #32]
 801340c:	6878      	ldr	r0, [r7, #4]
 801340e:	4798      	blx	r3
 8013410:	4603      	mov	r3, r0
 8013412:	f083 0301 	eor.w	r3, r3, #1
 8013416:	b2db      	uxtb	r3, r3
 8013418:	2b00      	cmp	r3, #0
 801341a:	d001      	beq.n	8013420 <VerifyRfFreq+0x20>
    {
        return false;
 801341c:	2300      	movs	r3, #0
 801341e:	e00a      	b.n	8013436 <VerifyRfFreq+0x36>
    }

    if( ( freq < 865000000 ) || ( freq > 867000000 ) )
 8013420:	687b      	ldr	r3, [r7, #4]
 8013422:	4a08      	ldr	r2, [pc, #32]	; (8013444 <VerifyRfFreq+0x44>)
 8013424:	4293      	cmp	r3, r2
 8013426:	d903      	bls.n	8013430 <VerifyRfFreq+0x30>
 8013428:	687b      	ldr	r3, [r7, #4]
 801342a:	4a07      	ldr	r2, [pc, #28]	; (8013448 <VerifyRfFreq+0x48>)
 801342c:	4293      	cmp	r3, r2
 801342e:	d901      	bls.n	8013434 <VerifyRfFreq+0x34>
    {
        return false;
 8013430:	2300      	movs	r3, #0
 8013432:	e000      	b.n	8013436 <VerifyRfFreq+0x36>
    }
    return true;
 8013434:	2301      	movs	r3, #1
}
 8013436:	4618      	mov	r0, r3
 8013438:	3708      	adds	r7, #8
 801343a:	46bd      	mov	sp, r7
 801343c:	bd80      	pop	{r7, pc}
 801343e:	bf00      	nop
 8013440:	08019bcc 	.word	0x08019bcc
 8013444:	338eda3f 	.word	0x338eda3f
 8013448:	33ad5ec0 	.word	0x33ad5ec0

0801344c <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 801344c:	b590      	push	{r4, r7, lr}
 801344e:	b08b      	sub	sp, #44	; 0x2c
 8013450:	af04      	add	r7, sp, #16
 8013452:	4603      	mov	r3, r0
 8013454:	460a      	mov	r2, r1
 8013456:	71fb      	strb	r3, [r7, #7]
 8013458:	4613      	mov	r3, r2
 801345a:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesIN865[datarate];
 801345c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013460:	4a1f      	ldr	r2, [pc, #124]	; (80134e0 <GetTimeOnAir+0x94>)
 8013462:	5cd3      	ldrb	r3, [r2, r3]
 8013464:	74fb      	strb	r3, [r7, #19]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsIN865 );
 8013466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801346a:	491e      	ldr	r1, [pc, #120]	; (80134e4 <GetTimeOnAir+0x98>)
 801346c:	4618      	mov	r0, r3
 801346e:	f7ff ff53 	bl	8013318 <RegionCommonGetBandwidth>
 8013472:	60f8      	str	r0, [r7, #12]
    TimerTime_t timeOnAir = 0;
 8013474:	2300      	movs	r3, #0
 8013476:	617b      	str	r3, [r7, #20]

    if( datarate == DR_7 )
 8013478:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801347c:	2b07      	cmp	r3, #7
 801347e:	d118      	bne.n	80134b2 <GetTimeOnAir+0x66>
    { // High Speed FSK channel
        timeOnAir = Radio.TimeOnAir( MODEM_FSK, bandwidth, phyDr * 1000, 0, 5, false, pktLen, true );
 8013480:	4b19      	ldr	r3, [pc, #100]	; (80134e8 <GetTimeOnAir+0x9c>)
 8013482:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8013484:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013488:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801348c:	fb02 f303 	mul.w	r3, r2, r3
 8013490:	4619      	mov	r1, r3
 8013492:	88bb      	ldrh	r3, [r7, #4]
 8013494:	b2db      	uxtb	r3, r3
 8013496:	2201      	movs	r2, #1
 8013498:	9203      	str	r2, [sp, #12]
 801349a:	9302      	str	r3, [sp, #8]
 801349c:	2300      	movs	r3, #0
 801349e:	9301      	str	r3, [sp, #4]
 80134a0:	2305      	movs	r3, #5
 80134a2:	9300      	str	r3, [sp, #0]
 80134a4:	2300      	movs	r3, #0
 80134a6:	460a      	mov	r2, r1
 80134a8:	68f9      	ldr	r1, [r7, #12]
 80134aa:	2000      	movs	r0, #0
 80134ac:	47a0      	blx	r4
 80134ae:	6178      	str	r0, [r7, #20]
 80134b0:	e011      	b.n	80134d6 <GetTimeOnAir+0x8a>
    }
    else
    {
        timeOnAir = Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 80134b2:	4b0d      	ldr	r3, [pc, #52]	; (80134e8 <GetTimeOnAir+0x9c>)
 80134b4:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80134b6:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80134ba:	88bb      	ldrh	r3, [r7, #4]
 80134bc:	b2db      	uxtb	r3, r3
 80134be:	2101      	movs	r1, #1
 80134c0:	9103      	str	r1, [sp, #12]
 80134c2:	9302      	str	r3, [sp, #8]
 80134c4:	2300      	movs	r3, #0
 80134c6:	9301      	str	r3, [sp, #4]
 80134c8:	2308      	movs	r3, #8
 80134ca:	9300      	str	r3, [sp, #0]
 80134cc:	2301      	movs	r3, #1
 80134ce:	68f9      	ldr	r1, [r7, #12]
 80134d0:	2001      	movs	r0, #1
 80134d2:	47a0      	blx	r4
 80134d4:	6178      	str	r0, [r7, #20]
    }
    return timeOnAir;
 80134d6:	697b      	ldr	r3, [r7, #20]
}
 80134d8:	4618      	mov	r0, r3
 80134da:	371c      	adds	r7, #28
 80134dc:	46bd      	mov	sp, r7
 80134de:	bd90      	pop	{r4, r7, pc}
 80134e0:	08019b8c 	.word	0x08019b8c
 80134e4:	08019b94 	.word	0x08019b94
 80134e8:	08019bcc 	.word	0x08019bcc

080134ec <RegionIN865GetPhyParam>:
#endif /* REGION_IN865 */

PhyParam_t RegionIN865GetPhyParam( GetPhyParams_t* getPhy )
{
 80134ec:	b580      	push	{r7, lr}
 80134ee:	b088      	sub	sp, #32
 80134f0:	af00      	add	r7, sp, #0
 80134f2:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 80134f4:	2300      	movs	r3, #0
 80134f6:	61bb      	str	r3, [r7, #24]

#if defined( REGION_IN865 )
    switch( getPhy->Attribute )
 80134f8:	687b      	ldr	r3, [r7, #4]
 80134fa:	781b      	ldrb	r3, [r3, #0]
 80134fc:	3b01      	subs	r3, #1
 80134fe:	2b38      	cmp	r3, #56	; 0x38
 8013500:	f200 8124 	bhi.w	801374c <RegionIN865GetPhyParam+0x260>
 8013504:	a201      	add	r2, pc, #4	; (adr r2, 801350c <RegionIN865GetPhyParam+0x20>)
 8013506:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801350a:	bf00      	nop
 801350c:	080135f1 	.word	0x080135f1
 8013510:	080135f7 	.word	0x080135f7
 8013514:	0801374d 	.word	0x0801374d
 8013518:	0801374d 	.word	0x0801374d
 801351c:	0801374d 	.word	0x0801374d
 8013520:	080135fd 	.word	0x080135fd
 8013524:	0801374d 	.word	0x0801374d
 8013528:	08013635 	.word	0x08013635
 801352c:	0801374d 	.word	0x0801374d
 8013530:	0801363b 	.word	0x0801363b
 8013534:	08013641 	.word	0x08013641
 8013538:	08013647 	.word	0x08013647
 801353c:	0801364d 	.word	0x0801364d
 8013540:	0801365d 	.word	0x0801365d
 8013544:	0801366d 	.word	0x0801366d
 8013548:	08013673 	.word	0x08013673
 801354c:	0801367b 	.word	0x0801367b
 8013550:	08013683 	.word	0x08013683
 8013554:	0801368b 	.word	0x0801368b
 8013558:	08013693 	.word	0x08013693
 801355c:	0801369b 	.word	0x0801369b
 8013560:	080136a3 	.word	0x080136a3
 8013564:	080136b7 	.word	0x080136b7
 8013568:	080136bd 	.word	0x080136bd
 801356c:	080136c3 	.word	0x080136c3
 8013570:	080136c9 	.word	0x080136c9
 8013574:	080136d3 	.word	0x080136d3
 8013578:	080136dd 	.word	0x080136dd
 801357c:	080136e3 	.word	0x080136e3
 8013580:	080136eb 	.word	0x080136eb
 8013584:	080136f1 	.word	0x080136f1
 8013588:	080136f7 	.word	0x080136f7
 801358c:	080136fd 	.word	0x080136fd
 8013590:	08013603 	.word	0x08013603
 8013594:	0801374d 	.word	0x0801374d
 8013598:	0801374d 	.word	0x0801374d
 801359c:	0801374d 	.word	0x0801374d
 80135a0:	0801374d 	.word	0x0801374d
 80135a4:	0801374d 	.word	0x0801374d
 80135a8:	0801374d 	.word	0x0801374d
 80135ac:	0801374d 	.word	0x0801374d
 80135b0:	0801374d 	.word	0x0801374d
 80135b4:	0801374d 	.word	0x0801374d
 80135b8:	0801374d 	.word	0x0801374d
 80135bc:	0801374d 	.word	0x0801374d
 80135c0:	0801374d 	.word	0x0801374d
 80135c4:	0801374d 	.word	0x0801374d
 80135c8:	08013703 	.word	0x08013703
 80135cc:	08013709 	.word	0x08013709
 80135d0:	08013717 	.word	0x08013717
 80135d4:	0801374d 	.word	0x0801374d
 80135d8:	0801374d 	.word	0x0801374d
 80135dc:	0801371d 	.word	0x0801371d
 80135e0:	08013723 	.word	0x08013723
 80135e4:	0801374d 	.word	0x0801374d
 80135e8:	08013729 	.word	0x08013729
 80135ec:	08013739 	.word	0x08013739
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = IN865_RX_MIN_DATARATE;
 80135f0:	2300      	movs	r3, #0
 80135f2:	61bb      	str	r3, [r7, #24]
            break;
 80135f4:	e0ab      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = IN865_TX_MIN_DATARATE;
 80135f6:	2300      	movs	r3, #0
 80135f8:	61bb      	str	r3, [r7, #24]
            break;
 80135fa:	e0a8      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = IN865_DEFAULT_DATARATE;
 80135fc:	2300      	movs	r3, #0
 80135fe:	61bb      	str	r3, [r7, #24]
            break;
 8013600:	e0a5      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 8013602:	687b      	ldr	r3, [r7, #4]
 8013604:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8013608:	733b      	strb	r3, [r7, #12]
 801360a:	2307      	movs	r3, #7
 801360c:	737b      	strb	r3, [r7, #13]
 801360e:	2300      	movs	r3, #0
 8013610:	73bb      	strb	r3, [r7, #14]
 8013612:	2310      	movs	r3, #16
 8013614:	73fb      	strb	r3, [r7, #15]
                .MaxDr = ( int8_t )IN865_TX_MAX_DATARATE,
                .MinDr = ( int8_t )IN865_TX_MIN_DATARATE,
                .NbChannels = IN865_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 8013616:	4b52      	ldr	r3, [pc, #328]	; (8013760 <RegionIN865GetPhyParam+0x274>)
 8013618:	681b      	ldr	r3, [r3, #0]
 801361a:	33c0      	adds	r3, #192	; 0xc0
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 801361c:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 801361e:	4b50      	ldr	r3, [pc, #320]	; (8013760 <RegionIN865GetPhyParam+0x274>)
 8013620:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8013622:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 8013624:	f107 030c 	add.w	r3, r7, #12
 8013628:	4618      	mov	r0, r3
 801362a:	f7ff fe22 	bl	8013272 <RegionCommonGetNextLowerTxDr>
 801362e:	4603      	mov	r3, r0
 8013630:	61bb      	str	r3, [r7, #24]
            break;
 8013632:	e08c      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = IN865_MAX_TX_POWER;
 8013634:	2300      	movs	r3, #0
 8013636:	61bb      	str	r3, [r7, #24]
            break;
 8013638:	e089      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = IN865_DEFAULT_TX_POWER;
 801363a:	2300      	movs	r3, #0
 801363c:	61bb      	str	r3, [r7, #24]
            break;
 801363e:	e086      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 8013640:	2340      	movs	r3, #64	; 0x40
 8013642:	61bb      	str	r3, [r7, #24]
            break;
 8013644:	e083      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 8013646:	2320      	movs	r3, #32
 8013648:	61bb      	str	r3, [r7, #24]
            break;
 801364a:	e080      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateIN865[getPhy->Datarate];
 801364c:	687b      	ldr	r3, [r7, #4]
 801364e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013652:	461a      	mov	r2, r3
 8013654:	4b43      	ldr	r3, [pc, #268]	; (8013764 <RegionIN865GetPhyParam+0x278>)
 8013656:	5c9b      	ldrb	r3, [r3, r2]
 8013658:	61bb      	str	r3, [r7, #24]
            break;
 801365a:	e078      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        /* ST_WORKAROUND_BEGIN: Keep repeater feature */
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterIN865[getPhy->Datarate];
 801365c:	687b      	ldr	r3, [r7, #4]
 801365e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013662:	461a      	mov	r2, r3
 8013664:	4b40      	ldr	r3, [pc, #256]	; (8013768 <RegionIN865GetPhyParam+0x27c>)
 8013666:	5c9b      	ldrb	r3, [r3, r2]
 8013668:	61bb      	str	r3, [r7, #24]
            break;
 801366a:	e070      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        /* ST_WORKAROUND_END */
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = IN865_DUTY_CYCLE_ENABLED;
 801366c:	2300      	movs	r3, #0
 801366e:	61bb      	str	r3, [r7, #24]
            break;
 8013670:	e06d      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = IN865_MAX_RX_WINDOW;
 8013672:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8013676:	61bb      	str	r3, [r7, #24]
            break;
 8013678:	e069      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 801367a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801367e:	61bb      	str	r3, [r7, #24]
            break;
 8013680:	e065      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 8013682:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8013686:	61bb      	str	r3, [r7, #24]
            break;
 8013688:	e061      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 801368a:	f241 3388 	movw	r3, #5000	; 0x1388
 801368e:	61bb      	str	r3, [r7, #24]
            break;
 8013690:	e05d      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 8013692:	f241 7370 	movw	r3, #6000	; 0x1770
 8013696:	61bb      	str	r3, [r7, #24]
            break;
 8013698:	e059      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        case PHY_MAX_FCNT_GAP:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_MAX_FCNT_GAP;
 801369a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801369e:	61bb      	str	r3, [r7, #24]
            break;
 80136a0:	e055      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        case PHY_ACK_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_ACK_TIMEOUT + randr( -REGION_COMMON_DEFAULT_ACK_TIMEOUT_RND, REGION_COMMON_DEFAULT_ACK_TIMEOUT_RND ) );
 80136a2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80136a6:	4831      	ldr	r0, [pc, #196]	; (801376c <RegionIN865GetPhyParam+0x280>)
 80136a8:	f001 f880 	bl	80147ac <randr>
 80136ac:	4603      	mov	r3, r0
 80136ae:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 80136b2:	61bb      	str	r3, [r7, #24]
            break;
 80136b4:	e04b      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 80136b6:	2300      	movs	r3, #0
 80136b8:	61bb      	str	r3, [r7, #24]
            break;
 80136ba:	e048      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = IN865_RX_WND_2_FREQ;
 80136bc:	4b2c      	ldr	r3, [pc, #176]	; (8013770 <RegionIN865GetPhyParam+0x284>)
 80136be:	61bb      	str	r3, [r7, #24]
            break;
 80136c0:	e045      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = IN865_RX_WND_2_DR;
 80136c2:	2302      	movs	r3, #2
 80136c4:	61bb      	str	r3, [r7, #24]
            break;
 80136c6:	e042      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 80136c8:	4b25      	ldr	r3, [pc, #148]	; (8013760 <RegionIN865GetPhyParam+0x274>)
 80136ca:	681b      	ldr	r3, [r3, #0]
 80136cc:	33c0      	adds	r3, #192	; 0xc0
 80136ce:	61bb      	str	r3, [r7, #24]
            break;
 80136d0:	e03d      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 80136d2:	4b23      	ldr	r3, [pc, #140]	; (8013760 <RegionIN865GetPhyParam+0x274>)
 80136d4:	681b      	ldr	r3, [r3, #0]
 80136d6:	33c2      	adds	r3, #194	; 0xc2
 80136d8:	61bb      	str	r3, [r7, #24]
            break;
 80136da:	e038      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = IN865_MAX_NB_CHANNELS;
 80136dc:	2310      	movs	r3, #16
 80136de:	61bb      	str	r3, [r7, #24]
            break;
 80136e0:	e035      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 80136e2:	4b1f      	ldr	r3, [pc, #124]	; (8013760 <RegionIN865GetPhyParam+0x274>)
 80136e4:	681b      	ldr	r3, [r3, #0]
 80136e6:	61bb      	str	r3, [r7, #24]
            break;
 80136e8:	e031      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = IN865_DEFAULT_UPLINK_DWELL_TIME;
 80136ea:	2300      	movs	r3, #0
 80136ec:	61bb      	str	r3, [r7, #24]
            break;
 80136ee:	e02e      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_DOWNLINK_DWELL_TIME;
 80136f0:	2300      	movs	r3, #0
 80136f2:	61bb      	str	r3, [r7, #24]
            break;
 80136f4:	e02b      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = IN865_DEFAULT_MAX_EIRP;
 80136f6:	4b1f      	ldr	r3, [pc, #124]	; (8013774 <RegionIN865GetPhyParam+0x288>)
 80136f8:	61bb      	str	r3, [r7, #24]
            break;
 80136fa:	e028      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = IN865_DEFAULT_ANTENNA_GAIN;
 80136fc:	4b1e      	ldr	r3, [pc, #120]	; (8013778 <RegionIN865GetPhyParam+0x28c>)
 80136fe:	61bb      	str	r3, [r7, #24]
            break;
 8013700:	e025      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = IN865_BEACON_CHANNEL_FREQ;
 8013702:	4b1b      	ldr	r3, [pc, #108]	; (8013770 <RegionIN865GetPhyParam+0x284>)
 8013704:	61bb      	str	r3, [r7, #24]
            break;
 8013706:	e022      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = IN865_BEACON_SIZE;
 8013708:	2313      	movs	r3, #19
 801370a:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = IN865_RFU1_SIZE;
 801370c:	2301      	movs	r3, #1
 801370e:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = IN865_RFU2_SIZE;
 8013710:	2303      	movs	r3, #3
 8013712:	76bb      	strb	r3, [r7, #26]
            break;
 8013714:	e01b      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = IN865_BEACON_CHANNEL_DR;
 8013716:	2304      	movs	r3, #4
 8013718:	61bb      	str	r3, [r7, #24]
            break;
 801371a:	e018      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = IN865_PING_SLOT_CHANNEL_FREQ;
 801371c:	4b14      	ldr	r3, [pc, #80]	; (8013770 <RegionIN865GetPhyParam+0x284>)
 801371e:	61bb      	str	r3, [r7, #24]
            break;
 8013720:	e015      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = IN865_PING_SLOT_CHANNEL_DR;
 8013722:	2304      	movs	r3, #4
 8013724:	61bb      	str	r3, [r7, #24]
            break;
 8013726:	e012      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesIN865[getPhy->Datarate];
 8013728:	687b      	ldr	r3, [r7, #4]
 801372a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801372e:	461a      	mov	r2, r3
 8013730:	4b12      	ldr	r3, [pc, #72]	; (801377c <RegionIN865GetPhyParam+0x290>)
 8013732:	5c9b      	ldrb	r3, [r3, r2]
 8013734:	61bb      	str	r3, [r7, #24]
            break;
 8013736:	e00a      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsIN865 );
 8013738:	687b      	ldr	r3, [r7, #4]
 801373a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801373e:	4910      	ldr	r1, [pc, #64]	; (8013780 <RegionIN865GetPhyParam+0x294>)
 8013740:	4618      	mov	r0, r3
 8013742:	f7ff fde9 	bl	8013318 <RegionCommonGetBandwidth>
 8013746:	4603      	mov	r3, r0
 8013748:	61bb      	str	r3, [r7, #24]
            break;
 801374a:	e000      	b.n	801374e <RegionIN865GetPhyParam+0x262>
        }
        default:
        {
            break;
 801374c:	bf00      	nop
        }
    }

#endif /* REGION_IN865 */
    return phyParam;
 801374e:	69bb      	ldr	r3, [r7, #24]
 8013750:	61fb      	str	r3, [r7, #28]
 8013752:	2300      	movs	r3, #0
 8013754:	69fb      	ldr	r3, [r7, #28]
}
 8013756:	4618      	mov	r0, r3
 8013758:	3720      	adds	r7, #32
 801375a:	46bd      	mov	sp, r7
 801375c:	bd80      	pop	{r7, pc}
 801375e:	bf00      	nop
 8013760:	20000bd0 	.word	0x20000bd0
 8013764:	08019bb4 	.word	0x08019bb4
 8013768:	08019bbc 	.word	0x08019bbc
 801376c:	fffffc18 	.word	0xfffffc18
 8013770:	33a680f0 	.word	0x33a680f0
 8013774:	41f00000 	.word	0x41f00000
 8013778:	4009999a 	.word	0x4009999a
 801377c:	08019b8c 	.word	0x08019b8c
 8013780:	08019b94 	.word	0x08019b94

08013784 <RegionIN865SetBandTxDone>:

void RegionIN865SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8013784:	b590      	push	{r4, r7, lr}
 8013786:	b085      	sub	sp, #20
 8013788:	af02      	add	r7, sp, #8
 801378a:	6078      	str	r0, [r7, #4]
#if defined( REGION_IN865 )
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 801378c:	4b11      	ldr	r3, [pc, #68]	; (80137d4 <RegionIN865SetBandTxDone+0x50>)
 801378e:	681a      	ldr	r2, [r3, #0]
 8013790:	4b11      	ldr	r3, [pc, #68]	; (80137d8 <RegionIN865SetBandTxDone+0x54>)
 8013792:	6819      	ldr	r1, [r3, #0]
 8013794:	687b      	ldr	r3, [r7, #4]
 8013796:	781b      	ldrb	r3, [r3, #0]
 8013798:	4618      	mov	r0, r3
 801379a:	4603      	mov	r3, r0
 801379c:	005b      	lsls	r3, r3, #1
 801379e:	4403      	add	r3, r0
 80137a0:	009b      	lsls	r3, r3, #2
 80137a2:	440b      	add	r3, r1
 80137a4:	3309      	adds	r3, #9
 80137a6:	781b      	ldrb	r3, [r3, #0]
 80137a8:	4619      	mov	r1, r3
 80137aa:	460b      	mov	r3, r1
 80137ac:	005b      	lsls	r3, r3, #1
 80137ae:	440b      	add	r3, r1
 80137b0:	00db      	lsls	r3, r3, #3
 80137b2:	18d0      	adds	r0, r2, r3
 80137b4:	687b      	ldr	r3, [r7, #4]
 80137b6:	6899      	ldr	r1, [r3, #8]
 80137b8:	687b      	ldr	r3, [r7, #4]
 80137ba:	785c      	ldrb	r4, [r3, #1]
 80137bc:	687b      	ldr	r3, [r7, #4]
 80137be:	691a      	ldr	r2, [r3, #16]
 80137c0:	9200      	str	r2, [sp, #0]
 80137c2:	68db      	ldr	r3, [r3, #12]
 80137c4:	4622      	mov	r2, r4
 80137c6:	f7ff f93d 	bl	8012a44 <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_IN865 */
}
 80137ca:	bf00      	nop
 80137cc:	370c      	adds	r7, #12
 80137ce:	46bd      	mov	sp, r7
 80137d0:	bd90      	pop	{r4, r7, pc}
 80137d2:	bf00      	nop
 80137d4:	20000bcc 	.word	0x20000bcc
 80137d8:	20000bd0 	.word	0x20000bd0

080137dc <RegionIN865InitDefaults>:

void RegionIN865InitDefaults( InitDefaultsParams_t* params )
{
 80137dc:	b580      	push	{r7, lr}
 80137de:	b092      	sub	sp, #72	; 0x48
 80137e0:	af00      	add	r7, sp, #0
 80137e2:	6078      	str	r0, [r7, #4]
#if defined( REGION_IN865 )
    Band_t bands[IN865_MAX_NB_BANDS] =
 80137e4:	2301      	movs	r3, #1
 80137e6:	863b      	strh	r3, [r7, #48]	; 0x30
 80137e8:	2300      	movs	r3, #0
 80137ea:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 80137ee:	2300      	movs	r3, #0
 80137f0:	637b      	str	r3, [r7, #52]	; 0x34
 80137f2:	2300      	movs	r3, #0
 80137f4:	63bb      	str	r3, [r7, #56]	; 0x38
 80137f6:	2300      	movs	r3, #0
 80137f8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80137fa:	2300      	movs	r3, #0
 80137fc:	643b      	str	r3, [r7, #64]	; 0x40
 80137fe:	2300      	movs	r3, #0
 8013800:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
    {
        IN865_BAND0
    };

    switch( params->Type )
 8013804:	687b      	ldr	r3, [r7, #4]
 8013806:	7a1b      	ldrb	r3, [r3, #8]
 8013808:	2b02      	cmp	r3, #2
 801380a:	d05c      	beq.n	80138c6 <RegionIN865InitDefaults+0xea>
 801380c:	2b02      	cmp	r3, #2
 801380e:	dc69      	bgt.n	80138e4 <RegionIN865InitDefaults+0x108>
 8013810:	2b00      	cmp	r3, #0
 8013812:	d002      	beq.n	801381a <RegionIN865InitDefaults+0x3e>
 8013814:	2b01      	cmp	r3, #1
 8013816:	d03e      	beq.n	8013896 <RegionIN865InitDefaults+0xba>
            RegionNvmGroup2->ChannelsMask[0] |= RegionNvmGroup2->ChannelsDefaultMask[0];
            break;
        }
        default:
        {
            break;
 8013818:	e064      	b.n	80138e4 <RegionIN865InitDefaults+0x108>
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 801381a:	687b      	ldr	r3, [r7, #4]
 801381c:	681b      	ldr	r3, [r3, #0]
 801381e:	2b00      	cmp	r3, #0
 8013820:	d061      	beq.n	80138e6 <RegionIN865InitDefaults+0x10a>
 8013822:	687b      	ldr	r3, [r7, #4]
 8013824:	685b      	ldr	r3, [r3, #4]
 8013826:	2b00      	cmp	r3, #0
 8013828:	d05d      	beq.n	80138e6 <RegionIN865InitDefaults+0x10a>
            RegionNvmGroup1 = (RegionNvmDataGroup1_t*) params->NvmGroup1;
 801382a:	687b      	ldr	r3, [r7, #4]
 801382c:	681b      	ldr	r3, [r3, #0]
 801382e:	4a2f      	ldr	r2, [pc, #188]	; (80138ec <RegionIN865InitDefaults+0x110>)
 8013830:	6013      	str	r3, [r2, #0]
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 8013832:	687b      	ldr	r3, [r7, #4]
 8013834:	685b      	ldr	r3, [r3, #4]
 8013836:	4a2e      	ldr	r2, [pc, #184]	; (80138f0 <RegionIN865InitDefaults+0x114>)
 8013838:	6013      	str	r3, [r2, #0]
            memcpy1( ( uint8_t* )RegionNvmGroup1->Bands, ( uint8_t* )bands, sizeof( Band_t ) * IN865_MAX_NB_BANDS );
 801383a:	4b2c      	ldr	r3, [pc, #176]	; (80138ec <RegionIN865InitDefaults+0x110>)
 801383c:	681b      	ldr	r3, [r3, #0]
 801383e:	4618      	mov	r0, r3
 8013840:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8013844:	2218      	movs	r2, #24
 8013846:	4619      	mov	r1, r3
 8013848:	f000 ffc7 	bl	80147da <memcpy1>
            RegionNvmGroup2->Channels[0] = ( ChannelParams_t ) IN865_LC1;
 801384c:	4b28      	ldr	r3, [pc, #160]	; (80138f0 <RegionIN865InitDefaults+0x114>)
 801384e:	681b      	ldr	r3, [r3, #0]
 8013850:	4a28      	ldr	r2, [pc, #160]	; (80138f4 <RegionIN865InitDefaults+0x118>)
 8013852:	ca07      	ldmia	r2, {r0, r1, r2}
 8013854:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->Channels[1] = ( ChannelParams_t ) IN865_LC2;
 8013858:	4b25      	ldr	r3, [pc, #148]	; (80138f0 <RegionIN865InitDefaults+0x114>)
 801385a:	681b      	ldr	r3, [r3, #0]
 801385c:	4a26      	ldr	r2, [pc, #152]	; (80138f8 <RegionIN865InitDefaults+0x11c>)
 801385e:	330c      	adds	r3, #12
 8013860:	ca07      	ldmia	r2, {r0, r1, r2}
 8013862:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->Channels[2] = ( ChannelParams_t ) IN865_LC3;
 8013866:	4b22      	ldr	r3, [pc, #136]	; (80138f0 <RegionIN865InitDefaults+0x114>)
 8013868:	681b      	ldr	r3, [r3, #0]
 801386a:	4a24      	ldr	r2, [pc, #144]	; (80138fc <RegionIN865InitDefaults+0x120>)
 801386c:	3318      	adds	r3, #24
 801386e:	ca07      	ldmia	r2, {r0, r1, r2}
 8013870:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->ChannelsDefaultMask[0] = LC( 1 ) + LC( 2 ) + LC( 3 );
 8013874:	4b1e      	ldr	r3, [pc, #120]	; (80138f0 <RegionIN865InitDefaults+0x114>)
 8013876:	681b      	ldr	r3, [r3, #0]
 8013878:	2207      	movs	r2, #7
 801387a:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 801387e:	4b1c      	ldr	r3, [pc, #112]	; (80138f0 <RegionIN865InitDefaults+0x114>)
 8013880:	681b      	ldr	r3, [r3, #0]
 8013882:	f103 00c0 	add.w	r0, r3, #192	; 0xc0
 8013886:	4b1a      	ldr	r3, [pc, #104]	; (80138f0 <RegionIN865InitDefaults+0x114>)
 8013888:	681b      	ldr	r3, [r3, #0]
 801388a:	33c2      	adds	r3, #194	; 0xc2
 801388c:	2201      	movs	r2, #1
 801388e:	4619      	mov	r1, r3
 8013890:	f7ff f8b2 	bl	80129f8 <RegionCommonChanMaskCopy>
 8013894:	e027      	b.n	80138e6 <RegionIN865InitDefaults+0x10a>
            RegionNvmGroup2->Channels[0].Rx1Frequency = 0;
 8013896:	4b16      	ldr	r3, [pc, #88]	; (80138f0 <RegionIN865InitDefaults+0x114>)
 8013898:	681b      	ldr	r3, [r3, #0]
 801389a:	2200      	movs	r2, #0
 801389c:	605a      	str	r2, [r3, #4]
            RegionNvmGroup2->Channels[1].Rx1Frequency = 0;
 801389e:	4b14      	ldr	r3, [pc, #80]	; (80138f0 <RegionIN865InitDefaults+0x114>)
 80138a0:	681b      	ldr	r3, [r3, #0]
 80138a2:	2200      	movs	r2, #0
 80138a4:	611a      	str	r2, [r3, #16]
            RegionNvmGroup2->Channels[2].Rx1Frequency = 0;
 80138a6:	4b12      	ldr	r3, [pc, #72]	; (80138f0 <RegionIN865InitDefaults+0x114>)
 80138a8:	681b      	ldr	r3, [r3, #0]
 80138aa:	2200      	movs	r2, #0
 80138ac:	61da      	str	r2, [r3, #28]
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 80138ae:	4b10      	ldr	r3, [pc, #64]	; (80138f0 <RegionIN865InitDefaults+0x114>)
 80138b0:	681b      	ldr	r3, [r3, #0]
 80138b2:	f103 00c0 	add.w	r0, r3, #192	; 0xc0
 80138b6:	4b0e      	ldr	r3, [pc, #56]	; (80138f0 <RegionIN865InitDefaults+0x114>)
 80138b8:	681b      	ldr	r3, [r3, #0]
 80138ba:	33c2      	adds	r3, #194	; 0xc2
 80138bc:	2201      	movs	r2, #1
 80138be:	4619      	mov	r1, r3
 80138c0:	f7ff f89a 	bl	80129f8 <RegionCommonChanMaskCopy>
            break;
 80138c4:	e00f      	b.n	80138e6 <RegionIN865InitDefaults+0x10a>
            RegionNvmGroup2->ChannelsMask[0] |= RegionNvmGroup2->ChannelsDefaultMask[0];
 80138c6:	4b0a      	ldr	r3, [pc, #40]	; (80138f0 <RegionIN865InitDefaults+0x114>)
 80138c8:	681b      	ldr	r3, [r3, #0]
 80138ca:	f8b3 10c0 	ldrh.w	r1, [r3, #192]	; 0xc0
 80138ce:	4b08      	ldr	r3, [pc, #32]	; (80138f0 <RegionIN865InitDefaults+0x114>)
 80138d0:	681b      	ldr	r3, [r3, #0]
 80138d2:	f8b3 20c2 	ldrh.w	r2, [r3, #194]	; 0xc2
 80138d6:	4b06      	ldr	r3, [pc, #24]	; (80138f0 <RegionIN865InitDefaults+0x114>)
 80138d8:	681b      	ldr	r3, [r3, #0]
 80138da:	430a      	orrs	r2, r1
 80138dc:	b292      	uxth	r2, r2
 80138de:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
            break;
 80138e2:	e000      	b.n	80138e6 <RegionIN865InitDefaults+0x10a>
            break;
 80138e4:	bf00      	nop
        }
    }
#endif /* REGION_IN865 */
}
 80138e6:	3748      	adds	r7, #72	; 0x48
 80138e8:	46bd      	mov	sp, r7
 80138ea:	bd80      	pop	{r7, pc}
 80138ec:	20000bcc 	.word	0x20000bcc
 80138f0:	20000bd0 	.word	0x20000bd0
 80138f4:	08019640 	.word	0x08019640
 80138f8:	0801964c 	.word	0x0801964c
 80138fc:	08019658 	.word	0x08019658

08013900 <RegionIN865Verify>:

bool RegionIN865Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8013900:	b580      	push	{r7, lr}
 8013902:	b082      	sub	sp, #8
 8013904:	af00      	add	r7, sp, #0
 8013906:	6078      	str	r0, [r7, #4]
 8013908:	460b      	mov	r3, r1
 801390a:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_IN865 )
    switch( phyAttribute )
 801390c:	78fb      	ldrb	r3, [r7, #3]
 801390e:	2b0f      	cmp	r3, #15
 8013910:	d875      	bhi.n	80139fe <RegionIN865Verify+0xfe>
 8013912:	a201      	add	r2, pc, #4	; (adr r2, 8013918 <RegionIN865Verify+0x18>)
 8013914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013918:	08013959 	.word	0x08013959
 801391c:	080139ff 	.word	0x080139ff
 8013920:	080139ff 	.word	0x080139ff
 8013924:	080139ff 	.word	0x080139ff
 8013928:	080139ff 	.word	0x080139ff
 801392c:	08013967 	.word	0x08013967
 8013930:	08013993 	.word	0x08013993
 8013934:	080139b1 	.word	0x080139b1
 8013938:	080139ff 	.word	0x080139ff
 801393c:	080139dd 	.word	0x080139dd
 8013940:	080139dd 	.word	0x080139dd
 8013944:	080139ff 	.word	0x080139ff
 8013948:	080139ff 	.word	0x080139ff
 801394c:	080139ff 	.word	0x080139ff
 8013950:	080139ff 	.word	0x080139ff
 8013954:	080139fb 	.word	0x080139fb
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 8013958:	687b      	ldr	r3, [r7, #4]
 801395a:	681b      	ldr	r3, [r3, #0]
 801395c:	4618      	mov	r0, r3
 801395e:	f7ff fd4f 	bl	8013400 <VerifyRfFreq>
 8013962:	4603      	mov	r3, r0
 8013964:	e04c      	b.n	8013a00 <RegionIN865Verify+0x100>
        }
        case PHY_TX_DR:
        {
            if( verify->DatarateParams.Datarate == DR_6 )
 8013966:	687b      	ldr	r3, [r7, #4]
 8013968:	f993 3000 	ldrsb.w	r3, [r3]
 801396c:	2b06      	cmp	r3, #6
 801396e:	d101      	bne.n	8013974 <RegionIN865Verify+0x74>
            {// DR_6 is not supported by this region
                return false;
 8013970:	2300      	movs	r3, #0
 8013972:	e045      	b.n	8013a00 <RegionIN865Verify+0x100>
            }
            else
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, IN865_TX_MIN_DATARATE, IN865_TX_MAX_DATARATE );
 8013974:	687b      	ldr	r3, [r7, #4]
 8013976:	f993 3000 	ldrsb.w	r3, [r3]
 801397a:	2207      	movs	r2, #7
 801397c:	2100      	movs	r1, #0
 801397e:	4618      	mov	r0, r3
 8013980:	f7fe ffbd 	bl	80128fe <RegionCommonValueInRange>
 8013984:	4603      	mov	r3, r0
 8013986:	2b00      	cmp	r3, #0
 8013988:	bf14      	ite	ne
 801398a:	2301      	movne	r3, #1
 801398c:	2300      	moveq	r3, #0
 801398e:	b2db      	uxtb	r3, r3
 8013990:	e036      	b.n	8013a00 <RegionIN865Verify+0x100>
            }
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 8013992:	687b      	ldr	r3, [r7, #4]
 8013994:	f993 3000 	ldrsb.w	r3, [r3]
 8013998:	2205      	movs	r2, #5
 801399a:	2100      	movs	r1, #0
 801399c:	4618      	mov	r0, r3
 801399e:	f7fe ffae 	bl	80128fe <RegionCommonValueInRange>
 80139a2:	4603      	mov	r3, r0
 80139a4:	2b00      	cmp	r3, #0
 80139a6:	bf14      	ite	ne
 80139a8:	2301      	movne	r3, #1
 80139aa:	2300      	moveq	r3, #0
 80139ac:	b2db      	uxtb	r3, r3
 80139ae:	e027      	b.n	8013a00 <RegionIN865Verify+0x100>
        }
        case PHY_RX_DR:
        {
            if( verify->DatarateParams.Datarate == DR_6 )
 80139b0:	687b      	ldr	r3, [r7, #4]
 80139b2:	f993 3000 	ldrsb.w	r3, [r3]
 80139b6:	2b06      	cmp	r3, #6
 80139b8:	d101      	bne.n	80139be <RegionIN865Verify+0xbe>
            {// DR_6 is not supported by this region
                return false;
 80139ba:	2300      	movs	r3, #0
 80139bc:	e020      	b.n	8013a00 <RegionIN865Verify+0x100>
            }
            else
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, IN865_RX_MIN_DATARATE, IN865_RX_MAX_DATARATE );
 80139be:	687b      	ldr	r3, [r7, #4]
 80139c0:	f993 3000 	ldrsb.w	r3, [r3]
 80139c4:	2207      	movs	r2, #7
 80139c6:	2100      	movs	r1, #0
 80139c8:	4618      	mov	r0, r3
 80139ca:	f7fe ff98 	bl	80128fe <RegionCommonValueInRange>
 80139ce:	4603      	mov	r3, r0
 80139d0:	2b00      	cmp	r3, #0
 80139d2:	bf14      	ite	ne
 80139d4:	2301      	movne	r3, #1
 80139d6:	2300      	moveq	r3, #0
 80139d8:	b2db      	uxtb	r3, r3
 80139da:	e011      	b.n	8013a00 <RegionIN865Verify+0x100>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, IN865_MAX_TX_POWER, IN865_MIN_TX_POWER );
 80139dc:	687b      	ldr	r3, [r7, #4]
 80139de:	f993 3000 	ldrsb.w	r3, [r3]
 80139e2:	220a      	movs	r2, #10
 80139e4:	2100      	movs	r1, #0
 80139e6:	4618      	mov	r0, r3
 80139e8:	f7fe ff89 	bl	80128fe <RegionCommonValueInRange>
 80139ec:	4603      	mov	r3, r0
 80139ee:	2b00      	cmp	r3, #0
 80139f0:	bf14      	ite	ne
 80139f2:	2301      	movne	r3, #1
 80139f4:	2300      	moveq	r3, #0
 80139f6:	b2db      	uxtb	r3, r3
 80139f8:	e002      	b.n	8013a00 <RegionIN865Verify+0x100>
        }
        case PHY_DUTY_CYCLE:
        {
            return IN865_DUTY_CYCLE_ENABLED;
 80139fa:	2300      	movs	r3, #0
 80139fc:	e000      	b.n	8013a00 <RegionIN865Verify+0x100>
        }
        default:
            return false;
 80139fe:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_IN865 */
}
 8013a00:	4618      	mov	r0, r3
 8013a02:	3708      	adds	r7, #8
 8013a04:	46bd      	mov	sp, r7
 8013a06:	bd80      	pop	{r7, pc}

08013a08 <RegionIN865ApplyCFList>:

void RegionIN865ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 8013a08:	b580      	push	{r7, lr}
 8013a0a:	b08a      	sub	sp, #40	; 0x28
 8013a0c:	af00      	add	r7, sp, #0
 8013a0e:	6078      	str	r0, [r7, #4]
    ChannelParams_t newChannel;
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    // Setup default datarate range
    newChannel.DrRange.Value = ( DR_5 << 4 ) | DR_0;
 8013a10:	2350      	movs	r3, #80	; 0x50
 8013a12:	f887 3020 	strb.w	r3, [r7, #32]

    // Size of the optional CF list
    if( applyCFList->Size != 16 )
 8013a16:	687b      	ldr	r3, [r7, #4]
 8013a18:	791b      	ldrb	r3, [r3, #4]
 8013a1a:	2b10      	cmp	r3, #16
 8013a1c:	d162      	bne.n	8013ae4 <RegionIN865ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0 to indicate the CFList contains a list of frequencies
    if( applyCFList->Payload[15] != 0 )
 8013a1e:	687b      	ldr	r3, [r7, #4]
 8013a20:	681b      	ldr	r3, [r3, #0]
 8013a22:	330f      	adds	r3, #15
 8013a24:	781b      	ldrb	r3, [r3, #0]
 8013a26:	2b00      	cmp	r3, #0
 8013a28:	d15e      	bne.n	8013ae8 <RegionIN865ApplyCFList+0xe0>
    {
        return;
    }

    // Last byte is RFU, don't take it into account
    for( uint8_t i = 0, chanIdx = IN865_NUMB_DEFAULT_CHANNELS; chanIdx < IN865_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 8013a2a:	2300      	movs	r3, #0
 8013a2c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8013a30:	2303      	movs	r3, #3
 8013a32:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8013a36:	e050      	b.n	8013ada <RegionIN865ApplyCFList+0xd2>
    {
        if( chanIdx < ( IN865_NUMB_CHANNELS_CF_LIST + IN865_NUMB_DEFAULT_CHANNELS ) )
 8013a38:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8013a3c:	2b07      	cmp	r3, #7
 8013a3e:	d824      	bhi.n	8013a8a <RegionIN865ApplyCFList+0x82>
        {
            // Channel frequency
            newChannel.Frequency = (uint32_t) applyCFList->Payload[i];
 8013a40:	687b      	ldr	r3, [r7, #4]
 8013a42:	681a      	ldr	r2, [r3, #0]
 8013a44:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013a48:	4413      	add	r3, r2
 8013a4a:	781b      	ldrb	r3, [r3, #0]
 8013a4c:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 1] << 8 );
 8013a4e:	69ba      	ldr	r2, [r7, #24]
 8013a50:	687b      	ldr	r3, [r7, #4]
 8013a52:	6819      	ldr	r1, [r3, #0]
 8013a54:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013a58:	3301      	adds	r3, #1
 8013a5a:	440b      	add	r3, r1
 8013a5c:	781b      	ldrb	r3, [r3, #0]
 8013a5e:	021b      	lsls	r3, r3, #8
 8013a60:	4313      	orrs	r3, r2
 8013a62:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 2] << 16 );
 8013a64:	69ba      	ldr	r2, [r7, #24]
 8013a66:	687b      	ldr	r3, [r7, #4]
 8013a68:	6819      	ldr	r1, [r3, #0]
 8013a6a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013a6e:	3302      	adds	r3, #2
 8013a70:	440b      	add	r3, r1
 8013a72:	781b      	ldrb	r3, [r3, #0]
 8013a74:	041b      	lsls	r3, r3, #16
 8013a76:	4313      	orrs	r3, r2
 8013a78:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency *= 100;
 8013a7a:	69bb      	ldr	r3, [r7, #24]
 8013a7c:	2264      	movs	r2, #100	; 0x64
 8013a7e:	fb02 f303 	mul.w	r3, r2, r3
 8013a82:	61bb      	str	r3, [r7, #24]

            // Initialize alternative frequency to 0
            newChannel.Rx1Frequency = 0;
 8013a84:	2300      	movs	r3, #0
 8013a86:	61fb      	str	r3, [r7, #28]
 8013a88:	e006      	b.n	8013a98 <RegionIN865ApplyCFList+0x90>
        }
        else
        {
            newChannel.Frequency = 0;
 8013a8a:	2300      	movs	r3, #0
 8013a8c:	61bb      	str	r3, [r7, #24]
            newChannel.DrRange.Value = 0;
 8013a8e:	2300      	movs	r3, #0
 8013a90:	f887 3020 	strb.w	r3, [r7, #32]
            newChannel.Rx1Frequency = 0;
 8013a94:	2300      	movs	r3, #0
 8013a96:	61fb      	str	r3, [r7, #28]
        }

        if( newChannel.Frequency != 0 )
 8013a98:	69bb      	ldr	r3, [r7, #24]
 8013a9a:	2b00      	cmp	r3, #0
 8013a9c:	d00b      	beq.n	8013ab6 <RegionIN865ApplyCFList+0xae>
        {
            channelAdd.NewChannel = &newChannel;
 8013a9e:	f107 0318 	add.w	r3, r7, #24
 8013aa2:	613b      	str	r3, [r7, #16]
            channelAdd.ChannelId = chanIdx;
 8013aa4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8013aa8:	753b      	strb	r3, [r7, #20]

            // Try to add all channels
            RegionIN865ChannelAdd( &channelAdd );
 8013aaa:	f107 0310 	add.w	r3, r7, #16
 8013aae:	4618      	mov	r0, r3
 8013ab0:	f000 fd14 	bl	80144dc <RegionIN865ChannelAdd>
 8013ab4:	e007      	b.n	8013ac6 <RegionIN865ApplyCFList+0xbe>
        }
        else
        {
            channelRemove.ChannelId = chanIdx;
 8013ab6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8013aba:	733b      	strb	r3, [r7, #12]

            RegionIN865ChannelsRemove( &channelRemove );
 8013abc:	f107 030c 	add.w	r3, r7, #12
 8013ac0:	4618      	mov	r0, r3
 8013ac2:	f000 fda7 	bl	8014614 <RegionIN865ChannelsRemove>
    for( uint8_t i = 0, chanIdx = IN865_NUMB_DEFAULT_CHANNELS; chanIdx < IN865_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 8013ac6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013aca:	3303      	adds	r3, #3
 8013acc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8013ad0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8013ad4:	3301      	adds	r3, #1
 8013ad6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8013ada:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8013ade:	2b0f      	cmp	r3, #15
 8013ae0:	d9aa      	bls.n	8013a38 <RegionIN865ApplyCFList+0x30>
 8013ae2:	e002      	b.n	8013aea <RegionIN865ApplyCFList+0xe2>
        return;
 8013ae4:	bf00      	nop
 8013ae6:	e000      	b.n	8013aea <RegionIN865ApplyCFList+0xe2>
        return;
 8013ae8:	bf00      	nop
        }
    }
#endif /* REGION_IN865 */
}
 8013aea:	3728      	adds	r7, #40	; 0x28
 8013aec:	46bd      	mov	sp, r7
 8013aee:	bd80      	pop	{r7, pc}

08013af0 <RegionIN865ChanMaskSet>:

bool RegionIN865ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 8013af0:	b580      	push	{r7, lr}
 8013af2:	b082      	sub	sp, #8
 8013af4:	af00      	add	r7, sp, #0
 8013af6:	6078      	str	r0, [r7, #4]
#if defined( REGION_IN865 )
    switch( chanMaskSet->ChannelsMaskType )
 8013af8:	687b      	ldr	r3, [r7, #4]
 8013afa:	791b      	ldrb	r3, [r3, #4]
 8013afc:	2b00      	cmp	r3, #0
 8013afe:	d002      	beq.n	8013b06 <RegionIN865ChanMaskSet+0x16>
 8013b00:	2b01      	cmp	r3, #1
 8013b02:	d00b      	beq.n	8013b1c <RegionIN865ChanMaskSet+0x2c>
 8013b04:	e015      	b.n	8013b32 <RegionIN865ChanMaskSet+0x42>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, 1 );
 8013b06:	4b0e      	ldr	r3, [pc, #56]	; (8013b40 <RegionIN865ChanMaskSet+0x50>)
 8013b08:	681b      	ldr	r3, [r3, #0]
 8013b0a:	f103 00c0 	add.w	r0, r3, #192	; 0xc0
 8013b0e:	687b      	ldr	r3, [r7, #4]
 8013b10:	681b      	ldr	r3, [r3, #0]
 8013b12:	2201      	movs	r2, #1
 8013b14:	4619      	mov	r1, r3
 8013b16:	f7fe ff6f 	bl	80129f8 <RegionCommonChanMaskCopy>
            break;
 8013b1a:	e00c      	b.n	8013b36 <RegionIN865ChanMaskSet+0x46>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, 1 );
 8013b1c:	4b08      	ldr	r3, [pc, #32]	; (8013b40 <RegionIN865ChanMaskSet+0x50>)
 8013b1e:	681b      	ldr	r3, [r3, #0]
 8013b20:	f103 00c2 	add.w	r0, r3, #194	; 0xc2
 8013b24:	687b      	ldr	r3, [r7, #4]
 8013b26:	681b      	ldr	r3, [r3, #0]
 8013b28:	2201      	movs	r2, #1
 8013b2a:	4619      	mov	r1, r3
 8013b2c:	f7fe ff64 	bl	80129f8 <RegionCommonChanMaskCopy>
            break;
 8013b30:	e001      	b.n	8013b36 <RegionIN865ChanMaskSet+0x46>
        }
        default:
            return false;
 8013b32:	2300      	movs	r3, #0
 8013b34:	e000      	b.n	8013b38 <RegionIN865ChanMaskSet+0x48>
    }
    return true;
 8013b36:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_IN865 */
}
 8013b38:	4618      	mov	r0, r3
 8013b3a:	3708      	adds	r7, #8
 8013b3c:	46bd      	mov	sp, r7
 8013b3e:	bd80      	pop	{r7, pc}
 8013b40:	20000bd0 	.word	0x20000bd0

08013b44 <RegionIN865ComputeRxWindowParameters>:

void RegionIN865ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8013b44:	b580      	push	{r7, lr}
 8013b46:	b088      	sub	sp, #32
 8013b48:	af02      	add	r7, sp, #8
 8013b4a:	60ba      	str	r2, [r7, #8]
 8013b4c:	607b      	str	r3, [r7, #4]
 8013b4e:	4603      	mov	r3, r0
 8013b50:	73fb      	strb	r3, [r7, #15]
 8013b52:	460b      	mov	r3, r1
 8013b54:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_IN865 )
    uint32_t tSymbolInUs = 0;
 8013b56:	2300      	movs	r3, #0
 8013b58:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, IN865_RX_MAX_DATARATE );
 8013b5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013b5e:	2b07      	cmp	r3, #7
 8013b60:	bfa8      	it	ge
 8013b62:	2307      	movge	r3, #7
 8013b64:	b25a      	sxtb	r2, r3
 8013b66:	687b      	ldr	r3, [r7, #4]
 8013b68:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsIN865 );
 8013b6a:	687b      	ldr	r3, [r7, #4]
 8013b6c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013b70:	491e      	ldr	r1, [pc, #120]	; (8013bec <RegionIN865ComputeRxWindowParameters+0xa8>)
 8013b72:	4618      	mov	r0, r3
 8013b74:	f7ff fbd0 	bl	8013318 <RegionCommonGetBandwidth>
 8013b78:	4603      	mov	r3, r0
 8013b7a:	b2da      	uxtb	r2, r3
 8013b7c:	687b      	ldr	r3, [r7, #4]
 8013b7e:	709a      	strb	r2, [r3, #2]

    if( rxConfigParams->Datarate == DR_7 )
 8013b80:	687b      	ldr	r3, [r7, #4]
 8013b82:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013b86:	2b07      	cmp	r3, #7
 8013b88:	d10a      	bne.n	8013ba0 <RegionIN865ComputeRxWindowParameters+0x5c>
    { // FSK
        tSymbolInUs = RegionCommonComputeSymbolTimeFsk( DataratesIN865[rxConfigParams->Datarate] );
 8013b8a:	687b      	ldr	r3, [r7, #4]
 8013b8c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013b90:	461a      	mov	r2, r3
 8013b92:	4b17      	ldr	r3, [pc, #92]	; (8013bf0 <RegionIN865ComputeRxWindowParameters+0xac>)
 8013b94:	5c9b      	ldrb	r3, [r3, r2]
 8013b96:	4618      	mov	r0, r3
 8013b98:	f7ff f952 	bl	8012e40 <RegionCommonComputeSymbolTimeFsk>
 8013b9c:	6178      	str	r0, [r7, #20]
 8013b9e:	e011      	b.n	8013bc4 <RegionIN865ComputeRxWindowParameters+0x80>
    }
    else
    { // LoRa
        tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesIN865[rxConfigParams->Datarate], BandwidthsIN865[rxConfigParams->Datarate] );
 8013ba0:	687b      	ldr	r3, [r7, #4]
 8013ba2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013ba6:	461a      	mov	r2, r3
 8013ba8:	4b11      	ldr	r3, [pc, #68]	; (8013bf0 <RegionIN865ComputeRxWindowParameters+0xac>)
 8013baa:	5c9a      	ldrb	r2, [r3, r2]
 8013bac:	687b      	ldr	r3, [r7, #4]
 8013bae:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013bb2:	4619      	mov	r1, r3
 8013bb4:	4b0d      	ldr	r3, [pc, #52]	; (8013bec <RegionIN865ComputeRxWindowParameters+0xa8>)
 8013bb6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8013bba:	4619      	mov	r1, r3
 8013bbc:	4610      	mov	r0, r2
 8013bbe:	f7ff f929 	bl	8012e14 <RegionCommonComputeSymbolTimeLoRa>
 8013bc2:	6178      	str	r0, [r7, #20]
    }

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 8013bc4:	4b0b      	ldr	r3, [pc, #44]	; (8013bf4 <RegionIN865ComputeRxWindowParameters+0xb0>)
 8013bc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8013bc8:	4798      	blx	r3
 8013bca:	687b      	ldr	r3, [r7, #4]
 8013bcc:	3308      	adds	r3, #8
 8013bce:	687a      	ldr	r2, [r7, #4]
 8013bd0:	320c      	adds	r2, #12
 8013bd2:	7bb9      	ldrb	r1, [r7, #14]
 8013bd4:	9201      	str	r2, [sp, #4]
 8013bd6:	9300      	str	r3, [sp, #0]
 8013bd8:	4603      	mov	r3, r0
 8013bda:	68ba      	ldr	r2, [r7, #8]
 8013bdc:	6978      	ldr	r0, [r7, #20]
 8013bde:	f7ff f93f 	bl	8012e60 <RegionCommonComputeRxWindowParameters>
#endif /* REGION_IN865 */
}
 8013be2:	bf00      	nop
 8013be4:	3718      	adds	r7, #24
 8013be6:	46bd      	mov	sp, r7
 8013be8:	bd80      	pop	{r7, pc}
 8013bea:	bf00      	nop
 8013bec:	08019b94 	.word	0x08019b94
 8013bf0:	08019b8c 	.word	0x08019b8c
 8013bf4:	08019bcc 	.word	0x08019bcc

08013bf8 <RegionIN865RxConfig>:

bool RegionIN865RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8013bf8:	b5b0      	push	{r4, r5, r7, lr}
 8013bfa:	b090      	sub	sp, #64	; 0x40
 8013bfc:	af0a      	add	r7, sp, #40	; 0x28
 8013bfe:	6078      	str	r0, [r7, #4]
 8013c00:	6039      	str	r1, [r7, #0]
#if defined( REGION_IN865 )
    RadioModems_t modem;
    int8_t dr = rxConfig->Datarate;
 8013c02:	687b      	ldr	r3, [r7, #4]
 8013c04:	785b      	ldrb	r3, [r3, #1]
 8013c06:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 8013c08:	2300      	movs	r3, #0
 8013c0a:	75bb      	strb	r3, [r7, #22]
    int8_t phyDr = 0;
 8013c0c:	2300      	movs	r3, #0
 8013c0e:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 8013c10:	687b      	ldr	r3, [r7, #4]
 8013c12:	685b      	ldr	r3, [r3, #4]
 8013c14:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 8013c16:	4b5a      	ldr	r3, [pc, #360]	; (8013d80 <RegionIN865RxConfig+0x188>)
 8013c18:	685b      	ldr	r3, [r3, #4]
 8013c1a:	4798      	blx	r3
 8013c1c:	4603      	mov	r3, r0
 8013c1e:	2b00      	cmp	r3, #0
 8013c20:	d001      	beq.n	8013c26 <RegionIN865RxConfig+0x2e>
    {
        return false;
 8013c22:	2300      	movs	r3, #0
 8013c24:	e0a8      	b.n	8013d78 <RegionIN865RxConfig+0x180>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 8013c26:	687b      	ldr	r3, [r7, #4]
 8013c28:	7cdb      	ldrb	r3, [r3, #19]
 8013c2a:	2b00      	cmp	r3, #0
 8013c2c:	d126      	bne.n	8013c7c <RegionIN865RxConfig+0x84>
    {
        // Apply window 1 frequency
        frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Frequency;
 8013c2e:	4b55      	ldr	r3, [pc, #340]	; (8013d84 <RegionIN865RxConfig+0x18c>)
 8013c30:	681a      	ldr	r2, [r3, #0]
 8013c32:	687b      	ldr	r3, [r7, #4]
 8013c34:	781b      	ldrb	r3, [r3, #0]
 8013c36:	4619      	mov	r1, r3
 8013c38:	460b      	mov	r3, r1
 8013c3a:	005b      	lsls	r3, r3, #1
 8013c3c:	440b      	add	r3, r1
 8013c3e:	009b      	lsls	r3, r3, #2
 8013c40:	4413      	add	r3, r2
 8013c42:	681b      	ldr	r3, [r3, #0]
 8013c44:	613b      	str	r3, [r7, #16]
        // Apply the alternative RX 1 window frequency, if it is available
        if( RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency != 0 )
 8013c46:	4b4f      	ldr	r3, [pc, #316]	; (8013d84 <RegionIN865RxConfig+0x18c>)
 8013c48:	681a      	ldr	r2, [r3, #0]
 8013c4a:	687b      	ldr	r3, [r7, #4]
 8013c4c:	781b      	ldrb	r3, [r3, #0]
 8013c4e:	4619      	mov	r1, r3
 8013c50:	460b      	mov	r3, r1
 8013c52:	005b      	lsls	r3, r3, #1
 8013c54:	440b      	add	r3, r1
 8013c56:	009b      	lsls	r3, r3, #2
 8013c58:	4413      	add	r3, r2
 8013c5a:	3304      	adds	r3, #4
 8013c5c:	681b      	ldr	r3, [r3, #0]
 8013c5e:	2b00      	cmp	r3, #0
 8013c60:	d00c      	beq.n	8013c7c <RegionIN865RxConfig+0x84>
        {
            frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency;
 8013c62:	4b48      	ldr	r3, [pc, #288]	; (8013d84 <RegionIN865RxConfig+0x18c>)
 8013c64:	681a      	ldr	r2, [r3, #0]
 8013c66:	687b      	ldr	r3, [r7, #4]
 8013c68:	781b      	ldrb	r3, [r3, #0]
 8013c6a:	4619      	mov	r1, r3
 8013c6c:	460b      	mov	r3, r1
 8013c6e:	005b      	lsls	r3, r3, #1
 8013c70:	440b      	add	r3, r1
 8013c72:	009b      	lsls	r3, r3, #2
 8013c74:	4413      	add	r3, r2
 8013c76:	3304      	adds	r3, #4
 8013c78:	681b      	ldr	r3, [r3, #0]
 8013c7a:	613b      	str	r3, [r7, #16]
        }
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesIN865[dr];
 8013c7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013c80:	4a41      	ldr	r2, [pc, #260]	; (8013d88 <RegionIN865RxConfig+0x190>)
 8013c82:	5cd3      	ldrb	r3, [r2, r3]
 8013c84:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 8013c86:	4b3e      	ldr	r3, [pc, #248]	; (8013d80 <RegionIN865RxConfig+0x188>)
 8013c88:	68db      	ldr	r3, [r3, #12]
 8013c8a:	6938      	ldr	r0, [r7, #16]
 8013c8c:	4798      	blx	r3

    // Radio configuration
    if( dr == DR_7 )
 8013c8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013c92:	2b07      	cmp	r3, #7
 8013c94:	d128      	bne.n	8013ce8 <RegionIN865RxConfig+0xf0>
    {
        modem = MODEM_FSK;
 8013c96:	2300      	movs	r3, #0
 8013c98:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, 50000, phyDr * 1000, 0, 83333, 5, rxConfig->WindowTimeout, false, 0, true, 0, 0, false, rxConfig->RxContinuous );
 8013c9a:	4b39      	ldr	r3, [pc, #228]	; (8013d80 <RegionIN865RxConfig+0x188>)
 8013c9c:	699c      	ldr	r4, [r3, #24]
 8013c9e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013ca2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8013ca6:	fb02 f303 	mul.w	r3, r2, r3
 8013caa:	4619      	mov	r1, r3
 8013cac:	687b      	ldr	r3, [r7, #4]
 8013cae:	689b      	ldr	r3, [r3, #8]
 8013cb0:	b29b      	uxth	r3, r3
 8013cb2:	687a      	ldr	r2, [r7, #4]
 8013cb4:	7c92      	ldrb	r2, [r2, #18]
 8013cb6:	7df8      	ldrb	r0, [r7, #23]
 8013cb8:	9209      	str	r2, [sp, #36]	; 0x24
 8013cba:	2200      	movs	r2, #0
 8013cbc:	9208      	str	r2, [sp, #32]
 8013cbe:	2200      	movs	r2, #0
 8013cc0:	9207      	str	r2, [sp, #28]
 8013cc2:	2200      	movs	r2, #0
 8013cc4:	9206      	str	r2, [sp, #24]
 8013cc6:	2201      	movs	r2, #1
 8013cc8:	9205      	str	r2, [sp, #20]
 8013cca:	2200      	movs	r2, #0
 8013ccc:	9204      	str	r2, [sp, #16]
 8013cce:	2200      	movs	r2, #0
 8013cd0:	9203      	str	r2, [sp, #12]
 8013cd2:	9302      	str	r3, [sp, #8]
 8013cd4:	2305      	movs	r3, #5
 8013cd6:	9301      	str	r3, [sp, #4]
 8013cd8:	4b2c      	ldr	r3, [pc, #176]	; (8013d8c <RegionIN865RxConfig+0x194>)
 8013cda:	9300      	str	r3, [sp, #0]
 8013cdc:	2300      	movs	r3, #0
 8013cde:	460a      	mov	r2, r1
 8013ce0:	f24c 3150 	movw	r1, #50000	; 0xc350
 8013ce4:	47a0      	blx	r4
 8013ce6:	e024      	b.n	8013d32 <RegionIN865RxConfig+0x13a>
    }
    else
    {
        modem = MODEM_LORA;
 8013ce8:	2301      	movs	r3, #1
 8013cea:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 8013cec:	4b24      	ldr	r3, [pc, #144]	; (8013d80 <RegionIN865RxConfig+0x188>)
 8013cee:	699c      	ldr	r4, [r3, #24]
 8013cf0:	687b      	ldr	r3, [r7, #4]
 8013cf2:	789b      	ldrb	r3, [r3, #2]
 8013cf4:	461d      	mov	r5, r3
 8013cf6:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8013cfa:	687b      	ldr	r3, [r7, #4]
 8013cfc:	689b      	ldr	r3, [r3, #8]
 8013cfe:	b29b      	uxth	r3, r3
 8013d00:	687a      	ldr	r2, [r7, #4]
 8013d02:	7c92      	ldrb	r2, [r2, #18]
 8013d04:	7df8      	ldrb	r0, [r7, #23]
 8013d06:	9209      	str	r2, [sp, #36]	; 0x24
 8013d08:	2201      	movs	r2, #1
 8013d0a:	9208      	str	r2, [sp, #32]
 8013d0c:	2200      	movs	r2, #0
 8013d0e:	9207      	str	r2, [sp, #28]
 8013d10:	2200      	movs	r2, #0
 8013d12:	9206      	str	r2, [sp, #24]
 8013d14:	2200      	movs	r2, #0
 8013d16:	9205      	str	r2, [sp, #20]
 8013d18:	2200      	movs	r2, #0
 8013d1a:	9204      	str	r2, [sp, #16]
 8013d1c:	2200      	movs	r2, #0
 8013d1e:	9203      	str	r2, [sp, #12]
 8013d20:	9302      	str	r3, [sp, #8]
 8013d22:	2308      	movs	r3, #8
 8013d24:	9301      	str	r3, [sp, #4]
 8013d26:	2300      	movs	r3, #0
 8013d28:	9300      	str	r3, [sp, #0]
 8013d2a:	2301      	movs	r3, #1
 8013d2c:	460a      	mov	r2, r1
 8013d2e:	4629      	mov	r1, r5
 8013d30:	47a0      	blx	r4
    }

    /* ST_WORKAROUND_BEGIN: Keep repeater feature */
    if( rxConfig->RepeaterSupport == true )
 8013d32:	687b      	ldr	r3, [r7, #4]
 8013d34:	7c5b      	ldrb	r3, [r3, #17]
 8013d36:	2b00      	cmp	r3, #0
 8013d38:	d005      	beq.n	8013d46 <RegionIN865RxConfig+0x14e>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterIN865[dr];
 8013d3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013d3e:	4a14      	ldr	r2, [pc, #80]	; (8013d90 <RegionIN865RxConfig+0x198>)
 8013d40:	5cd3      	ldrb	r3, [r2, r3]
 8013d42:	75bb      	strb	r3, [r7, #22]
 8013d44:	e004      	b.n	8013d50 <RegionIN865RxConfig+0x158>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateIN865[dr];
 8013d46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013d4a:	4a12      	ldr	r2, [pc, #72]	; (8013d94 <RegionIN865RxConfig+0x19c>)
 8013d4c:	5cd3      	ldrb	r3, [r2, r3]
 8013d4e:	75bb      	strb	r3, [r7, #22]
    }
    Radio.SetMaxPayloadLength( modem, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 8013d50:	4b0b      	ldr	r3, [pc, #44]	; (8013d80 <RegionIN865RxConfig+0x188>)
 8013d52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013d54:	7dba      	ldrb	r2, [r7, #22]
 8013d56:	320d      	adds	r2, #13
 8013d58:	b2d1      	uxtb	r1, r2
 8013d5a:	7dfa      	ldrb	r2, [r7, #23]
 8013d5c:	4610      	mov	r0, r2
 8013d5e:	4798      	blx	r3
    /* ST_WORKAROUND_END */

    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 8013d60:	687b      	ldr	r3, [r7, #4]
 8013d62:	7cdb      	ldrb	r3, [r3, #19]
 8013d64:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8013d68:	6939      	ldr	r1, [r7, #16]
 8013d6a:	4618      	mov	r0, r3
 8013d6c:	f7ff faf2 	bl	8013354 <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 8013d70:	683b      	ldr	r3, [r7, #0]
 8013d72:	7bfa      	ldrb	r2, [r7, #15]
 8013d74:	701a      	strb	r2, [r3, #0]
    return true;
 8013d76:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_IN865 */
}
 8013d78:	4618      	mov	r0, r3
 8013d7a:	3718      	adds	r7, #24
 8013d7c:	46bd      	mov	sp, r7
 8013d7e:	bdb0      	pop	{r4, r5, r7, pc}
 8013d80:	08019bcc 	.word	0x08019bcc
 8013d84:	20000bd0 	.word	0x20000bd0
 8013d88:	08019b8c 	.word	0x08019b8c
 8013d8c:	00014585 	.word	0x00014585
 8013d90:	08019bbc 	.word	0x08019bbc
 8013d94:	08019bb4 	.word	0x08019bb4

08013d98 <RegionIN865TxConfig>:

bool RegionIN865TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8013d98:	b590      	push	{r4, r7, lr}
 8013d9a:	b093      	sub	sp, #76	; 0x4c
 8013d9c:	af0a      	add	r7, sp, #40	; 0x28
 8013d9e:	60f8      	str	r0, [r7, #12]
 8013da0:	60b9      	str	r1, [r7, #8]
 8013da2:	607a      	str	r2, [r7, #4]
#if defined( REGION_IN865 )
    RadioModems_t modem;
    int8_t phyDr = DataratesIN865[txConfig->Datarate];
 8013da4:	68fb      	ldr	r3, [r7, #12]
 8013da6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013daa:	461a      	mov	r2, r3
 8013dac:	4b5d      	ldr	r3, [pc, #372]	; (8013f24 <RegionIN865TxConfig+0x18c>)
 8013dae:	5c9b      	ldrb	r3, [r3, r2]
 8013db0:	77bb      	strb	r3, [r7, #30]
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
 8013db2:	68fb      	ldr	r3, [r7, #12]
 8013db4:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8013db8:	4b5b      	ldr	r3, [pc, #364]	; (8013f28 <RegionIN865TxConfig+0x190>)
 8013dba:	681a      	ldr	r2, [r3, #0]
 8013dbc:	4b5b      	ldr	r3, [pc, #364]	; (8013f2c <RegionIN865TxConfig+0x194>)
 8013dbe:	6819      	ldr	r1, [r3, #0]
 8013dc0:	68fb      	ldr	r3, [r7, #12]
 8013dc2:	781b      	ldrb	r3, [r3, #0]
 8013dc4:	461c      	mov	r4, r3
 8013dc6:	4623      	mov	r3, r4
 8013dc8:	005b      	lsls	r3, r3, #1
 8013dca:	4423      	add	r3, r4
 8013dcc:	009b      	lsls	r3, r3, #2
 8013dce:	440b      	add	r3, r1
 8013dd0:	3309      	adds	r3, #9
 8013dd2:	781b      	ldrb	r3, [r3, #0]
 8013dd4:	4619      	mov	r1, r3
 8013dd6:	460b      	mov	r3, r1
 8013dd8:	005b      	lsls	r3, r3, #1
 8013dda:	440b      	add	r3, r1
 8013ddc:	00db      	lsls	r3, r3, #3
 8013dde:	4413      	add	r3, r2
 8013de0:	3302      	adds	r3, #2
 8013de2:	f993 3000 	ldrsb.w	r3, [r3]
 8013de6:	4619      	mov	r1, r3
 8013de8:	f7ff fa81 	bl	80132ee <RegionCommonLimitTxPower>
 8013dec:	4603      	mov	r3, r0
 8013dee:	777b      	strb	r3, [r7, #29]
    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsIN865 );
 8013df0:	68fb      	ldr	r3, [r7, #12]
 8013df2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013df6:	494e      	ldr	r1, [pc, #312]	; (8013f30 <RegionIN865TxConfig+0x198>)
 8013df8:	4618      	mov	r0, r3
 8013dfa:	f7ff fa8d 	bl	8013318 <RegionCommonGetBandwidth>
 8013dfe:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 8013e00:	2300      	movs	r3, #0
 8013e02:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 8013e04:	68fb      	ldr	r3, [r7, #12]
 8013e06:	6859      	ldr	r1, [r3, #4]
 8013e08:	68fb      	ldr	r3, [r7, #12]
 8013e0a:	689a      	ldr	r2, [r3, #8]
 8013e0c:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8013e10:	4618      	mov	r0, r3
 8013e12:	f7ff f8dd 	bl	8012fd0 <RegionCommonComputeTxPower>
 8013e16:	4603      	mov	r3, r0
 8013e18:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 8013e1a:	4b46      	ldr	r3, [pc, #280]	; (8013f34 <RegionIN865TxConfig+0x19c>)
 8013e1c:	68da      	ldr	r2, [r3, #12]
 8013e1e:	4b43      	ldr	r3, [pc, #268]	; (8013f2c <RegionIN865TxConfig+0x194>)
 8013e20:	6819      	ldr	r1, [r3, #0]
 8013e22:	68fb      	ldr	r3, [r7, #12]
 8013e24:	781b      	ldrb	r3, [r3, #0]
 8013e26:	4618      	mov	r0, r3
 8013e28:	4603      	mov	r3, r0
 8013e2a:	005b      	lsls	r3, r3, #1
 8013e2c:	4403      	add	r3, r0
 8013e2e:	009b      	lsls	r3, r3, #2
 8013e30:	440b      	add	r3, r1
 8013e32:	681b      	ldr	r3, [r3, #0]
 8013e34:	4618      	mov	r0, r3
 8013e36:	4790      	blx	r2

    if( txConfig->Datarate == DR_7 )
 8013e38:	68fb      	ldr	r3, [r7, #12]
 8013e3a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013e3e:	2b07      	cmp	r3, #7
 8013e40:	d124      	bne.n	8013e8c <RegionIN865TxConfig+0xf4>
    { // High Speed FSK channel
        modem = MODEM_FSK;
 8013e42:	2300      	movs	r3, #0
 8013e44:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 25000, bandwidth, phyDr * 1000, 0, 5, false, true, 0, 0, false, 4000 );
 8013e46:	4b3b      	ldr	r3, [pc, #236]	; (8013f34 <RegionIN865TxConfig+0x19c>)
 8013e48:	69dc      	ldr	r4, [r3, #28]
 8013e4a:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8013e4e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8013e52:	fb02 f303 	mul.w	r3, r2, r3
 8013e56:	461a      	mov	r2, r3
 8013e58:	f997 1017 	ldrsb.w	r1, [r7, #23]
 8013e5c:	7ff8      	ldrb	r0, [r7, #31]
 8013e5e:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8013e62:	9308      	str	r3, [sp, #32]
 8013e64:	2300      	movs	r3, #0
 8013e66:	9307      	str	r3, [sp, #28]
 8013e68:	2300      	movs	r3, #0
 8013e6a:	9306      	str	r3, [sp, #24]
 8013e6c:	2300      	movs	r3, #0
 8013e6e:	9305      	str	r3, [sp, #20]
 8013e70:	2301      	movs	r3, #1
 8013e72:	9304      	str	r3, [sp, #16]
 8013e74:	2300      	movs	r3, #0
 8013e76:	9303      	str	r3, [sp, #12]
 8013e78:	2305      	movs	r3, #5
 8013e7a:	9302      	str	r3, [sp, #8]
 8013e7c:	2300      	movs	r3, #0
 8013e7e:	9301      	str	r3, [sp, #4]
 8013e80:	9200      	str	r2, [sp, #0]
 8013e82:	69bb      	ldr	r3, [r7, #24]
 8013e84:	f246 12a8 	movw	r2, #25000	; 0x61a8
 8013e88:	47a0      	blx	r4
 8013e8a:	e01d      	b.n	8013ec8 <RegionIN865TxConfig+0x130>
    }
    else
    {
        modem = MODEM_LORA;
 8013e8c:	2301      	movs	r3, #1
 8013e8e:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 8013e90:	4b28      	ldr	r3, [pc, #160]	; (8013f34 <RegionIN865TxConfig+0x19c>)
 8013e92:	69dc      	ldr	r4, [r3, #28]
 8013e94:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8013e98:	f997 1017 	ldrsb.w	r1, [r7, #23]
 8013e9c:	7ff8      	ldrb	r0, [r7, #31]
 8013e9e:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8013ea2:	9208      	str	r2, [sp, #32]
 8013ea4:	2200      	movs	r2, #0
 8013ea6:	9207      	str	r2, [sp, #28]
 8013ea8:	2200      	movs	r2, #0
 8013eaa:	9206      	str	r2, [sp, #24]
 8013eac:	2200      	movs	r2, #0
 8013eae:	9205      	str	r2, [sp, #20]
 8013eb0:	2201      	movs	r2, #1
 8013eb2:	9204      	str	r2, [sp, #16]
 8013eb4:	2200      	movs	r2, #0
 8013eb6:	9203      	str	r2, [sp, #12]
 8013eb8:	2208      	movs	r2, #8
 8013eba:	9202      	str	r2, [sp, #8]
 8013ebc:	2201      	movs	r2, #1
 8013ebe:	9201      	str	r2, [sp, #4]
 8013ec0:	9300      	str	r3, [sp, #0]
 8013ec2:	69bb      	ldr	r3, [r7, #24]
 8013ec4:	2200      	movs	r2, #0
 8013ec6:	47a0      	blx	r4
    }
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 8013ec8:	4b18      	ldr	r3, [pc, #96]	; (8013f2c <RegionIN865TxConfig+0x194>)
 8013eca:	681a      	ldr	r2, [r3, #0]
 8013ecc:	68fb      	ldr	r3, [r7, #12]
 8013ece:	781b      	ldrb	r3, [r3, #0]
 8013ed0:	4619      	mov	r1, r3
 8013ed2:	460b      	mov	r3, r1
 8013ed4:	005b      	lsls	r3, r3, #1
 8013ed6:	440b      	add	r3, r1
 8013ed8:	009b      	lsls	r3, r3, #2
 8013eda:	4413      	add	r3, r2
 8013edc:	681a      	ldr	r2, [r3, #0]
 8013ede:	68fb      	ldr	r3, [r7, #12]
 8013ee0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013ee4:	4619      	mov	r1, r3
 8013ee6:	4610      	mov	r0, r2
 8013ee8:	f7ff fa72 	bl	80133d0 <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 8013eec:	68fb      	ldr	r3, [r7, #12]
 8013eee:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8013ef2:	68fb      	ldr	r3, [r7, #12]
 8013ef4:	899b      	ldrh	r3, [r3, #12]
 8013ef6:	4619      	mov	r1, r3
 8013ef8:	4610      	mov	r0, r2
 8013efa:	f7ff faa7 	bl	801344c <GetTimeOnAir>
 8013efe:	4602      	mov	r2, r0
 8013f00:	687b      	ldr	r3, [r7, #4]
 8013f02:	601a      	str	r2, [r3, #0]

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( modem, txConfig->PktLen );
 8013f04:	4b0b      	ldr	r3, [pc, #44]	; (8013f34 <RegionIN865TxConfig+0x19c>)
 8013f06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013f08:	68fa      	ldr	r2, [r7, #12]
 8013f0a:	8992      	ldrh	r2, [r2, #12]
 8013f0c:	b2d1      	uxtb	r1, r2
 8013f0e:	7ffa      	ldrb	r2, [r7, #31]
 8013f10:	4610      	mov	r0, r2
 8013f12:	4798      	blx	r3

    *txPower = txPowerLimited;
 8013f14:	68bb      	ldr	r3, [r7, #8]
 8013f16:	7f7a      	ldrb	r2, [r7, #29]
 8013f18:	701a      	strb	r2, [r3, #0]
    return true;
 8013f1a:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_IN865 */
}
 8013f1c:	4618      	mov	r0, r3
 8013f1e:	3724      	adds	r7, #36	; 0x24
 8013f20:	46bd      	mov	sp, r7
 8013f22:	bd90      	pop	{r4, r7, pc}
 8013f24:	08019b8c 	.word	0x08019b8c
 8013f28:	20000bcc 	.word	0x20000bcc
 8013f2c:	20000bd0 	.word	0x20000bd0
 8013f30:	08019b94 	.word	0x08019b94
 8013f34:	08019bcc 	.word	0x08019bcc

08013f38 <RegionIN865LinkAdrReq>:

uint8_t RegionIN865LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8013f38:	b590      	push	{r4, r7, lr}
 8013f3a:	b093      	sub	sp, #76	; 0x4c
 8013f3c:	af00      	add	r7, sp, #0
 8013f3e:	60f8      	str	r0, [r7, #12]
 8013f40:	60b9      	str	r1, [r7, #8]
 8013f42:	607a      	str	r2, [r7, #4]
 8013f44:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 8013f46:	2307      	movs	r3, #7
 8013f48:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
#if defined( REGION_IN865 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 8013f4c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8013f50:	2200      	movs	r2, #0
 8013f52:	601a      	str	r2, [r3, #0]
 8013f54:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 8013f56:	2300      	movs	r3, #0
 8013f58:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
    uint8_t bytesProcessed = 0;
 8013f5c:	2300      	movs	r3, #0
 8013f5e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    uint16_t chMask = 0;
 8013f62:	2300      	movs	r3, #0
 8013f64:	877b      	strh	r3, [r7, #58]	; 0x3a
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    while( bytesProcessed < linkAdrReq->PayloadSize )
 8013f66:	e085      	b.n	8014074 <RegionIN865LinkAdrReq+0x13c>
    {
        // Get ADR request parameters
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 8013f68:	68fb      	ldr	r3, [r7, #12]
 8013f6a:	685a      	ldr	r2, [r3, #4]
 8013f6c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8013f70:	4413      	add	r3, r2
 8013f72:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8013f76:	4611      	mov	r1, r2
 8013f78:	4618      	mov	r0, r3
 8013f7a:	f7fe fe81 	bl	8012c80 <RegionCommonParseLinkAdrReq>
 8013f7e:	4603      	mov	r3, r0
 8013f80:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44

        if( nextIndex == 0 )
 8013f84:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8013f88:	2b00      	cmp	r3, #0
 8013f8a:	d07b      	beq.n	8014084 <RegionIN865LinkAdrReq+0x14c>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 8013f8c:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8013f90:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8013f94:	4413      	add	r3, r2
 8013f96:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 8013f9a:	2307      	movs	r3, #7
 8013f9c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

        // Setup temporary channels mask
        chMask = linkAdrParams.ChMask;
 8013fa0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8013fa4:	877b      	strh	r3, [r7, #58]	; 0x3a

        // Verify channels mask
        if( ( linkAdrParams.ChMaskCtrl == 0 ) && ( chMask == 0 ) )
 8013fa6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013faa:	2b00      	cmp	r3, #0
 8013fac:	d109      	bne.n	8013fc2 <RegionIN865LinkAdrReq+0x8a>
 8013fae:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8013fb0:	2b00      	cmp	r3, #0
 8013fb2:	d106      	bne.n	8013fc2 <RegionIN865LinkAdrReq+0x8a>
        {
            status &= 0xFE; // Channel mask KO
 8013fb4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8013fb8:	f023 0301 	bic.w	r3, r3, #1
 8013fbc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8013fc0:	e058      	b.n	8014074 <RegionIN865LinkAdrReq+0x13c>
        }
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 8013fc2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013fc6:	2b00      	cmp	r3, #0
 8013fc8:	d003      	beq.n	8013fd2 <RegionIN865LinkAdrReq+0x9a>
 8013fca:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013fce:	2b05      	cmp	r3, #5
 8013fd0:	d903      	bls.n	8013fda <RegionIN865LinkAdrReq+0xa2>
                ( linkAdrParams.ChMaskCtrl >= 7 ) )
 8013fd2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 8013fd6:	2b06      	cmp	r3, #6
 8013fd8:	d906      	bls.n	8013fe8 <RegionIN865LinkAdrReq+0xb0>
        {
            // RFU
            status &= 0xFE; // Channel mask KO
 8013fda:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8013fde:	f023 0301 	bic.w	r3, r3, #1
 8013fe2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8013fe6:	e045      	b.n	8014074 <RegionIN865LinkAdrReq+0x13c>
        }
        else
        {
            for( uint8_t i = 0; i < IN865_MAX_NB_CHANNELS; i++ )
 8013fe8:	2300      	movs	r3, #0
 8013fea:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8013fee:	e03d      	b.n	801406c <RegionIN865LinkAdrReq+0x134>
            {
                if( linkAdrParams.ChMaskCtrl == 6 )
 8013ff0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013ff4:	2b06      	cmp	r3, #6
 8013ff6:	d118      	bne.n	801402a <RegionIN865LinkAdrReq+0xf2>
                {
                    if( RegionNvmGroup2->Channels[i].Frequency != 0 )
 8013ff8:	4b64      	ldr	r3, [pc, #400]	; (801418c <RegionIN865LinkAdrReq+0x254>)
 8013ffa:	6819      	ldr	r1, [r3, #0]
 8013ffc:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8014000:	4613      	mov	r3, r2
 8014002:	005b      	lsls	r3, r3, #1
 8014004:	4413      	add	r3, r2
 8014006:	009b      	lsls	r3, r3, #2
 8014008:	440b      	add	r3, r1
 801400a:	681b      	ldr	r3, [r3, #0]
 801400c:	2b00      	cmp	r3, #0
 801400e:	d028      	beq.n	8014062 <RegionIN865LinkAdrReq+0x12a>
                    {
                        chMask |= 1 << i;
 8014010:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8014014:	2201      	movs	r2, #1
 8014016:	fa02 f303 	lsl.w	r3, r2, r3
 801401a:	b21a      	sxth	r2, r3
 801401c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801401e:	b21b      	sxth	r3, r3
 8014020:	4313      	orrs	r3, r2
 8014022:	b21b      	sxth	r3, r3
 8014024:	b29b      	uxth	r3, r3
 8014026:	877b      	strh	r3, [r7, #58]	; 0x3a
 8014028:	e01b      	b.n	8014062 <RegionIN865LinkAdrReq+0x12a>
                    }
                }
                else
                {
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 801402a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801402c:	461a      	mov	r2, r3
 801402e:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8014032:	fa42 f303 	asr.w	r3, r2, r3
 8014036:	f003 0301 	and.w	r3, r3, #1
 801403a:	2b00      	cmp	r3, #0
 801403c:	d011      	beq.n	8014062 <RegionIN865LinkAdrReq+0x12a>
                        ( RegionNvmGroup2->Channels[i].Frequency == 0 ) )
 801403e:	4b53      	ldr	r3, [pc, #332]	; (801418c <RegionIN865LinkAdrReq+0x254>)
 8014040:	6819      	ldr	r1, [r3, #0]
 8014042:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8014046:	4613      	mov	r3, r2
 8014048:	005b      	lsls	r3, r3, #1
 801404a:	4413      	add	r3, r2
 801404c:	009b      	lsls	r3, r3, #2
 801404e:	440b      	add	r3, r1
 8014050:	681b      	ldr	r3, [r3, #0]
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 8014052:	2b00      	cmp	r3, #0
 8014054:	d105      	bne.n	8014062 <RegionIN865LinkAdrReq+0x12a>
                    {// Trying to enable an undefined channel
                        status &= 0xFE; // Channel mask KO
 8014056:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801405a:	f023 0301 	bic.w	r3, r3, #1
 801405e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            for( uint8_t i = 0; i < IN865_MAX_NB_CHANNELS; i++ )
 8014062:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8014066:	3301      	adds	r3, #1
 8014068:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 801406c:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8014070:	2b0f      	cmp	r3, #15
 8014072:	d9bd      	bls.n	8013ff0 <RegionIN865LinkAdrReq+0xb8>
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8014074:	68fb      	ldr	r3, [r7, #12]
 8014076:	7a1b      	ldrb	r3, [r3, #8]
 8014078:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 801407c:	429a      	cmp	r2, r3
 801407e:	f4ff af73 	bcc.w	8013f68 <RegionIN865LinkAdrReq+0x30>
 8014082:	e000      	b.n	8014086 <RegionIN865LinkAdrReq+0x14e>
            break; // break loop, since no more request has been found
 8014084:	bf00      	nop
                }
            }
        }
    }

    if( linkAdrParams.Datarate != DR_6 )
 8014086:	f997 303d 	ldrsb.w	r3, [r7, #61]	; 0x3d
 801408a:	2b06      	cmp	r3, #6
 801408c:	d051      	beq.n	8014132 <RegionIN865LinkAdrReq+0x1fa>
    {
        // Get the minimum possible datarate
        getPhy.Attribute = PHY_MIN_TX_DR;
 801408e:	2302      	movs	r3, #2
 8014090:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
        getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 8014094:	68fb      	ldr	r3, [r7, #12]
 8014096:	7a5b      	ldrb	r3, [r3, #9]
 8014098:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
        phyParam = RegionIN865GetPhyParam( &getPhy );
 801409c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80140a0:	4618      	mov	r0, r3
 80140a2:	f7ff fa23 	bl	80134ec <RegionIN865GetPhyParam>
 80140a6:	4603      	mov	r3, r0
 80140a8:	633b      	str	r3, [r7, #48]	; 0x30

        linkAdrVerifyParams.Status = status;
 80140aa:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80140ae:	753b      	strb	r3, [r7, #20]
        linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 80140b0:	68fb      	ldr	r3, [r7, #12]
 80140b2:	7a9b      	ldrb	r3, [r3, #10]
 80140b4:	757b      	strb	r3, [r7, #21]
        linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 80140b6:	f997 303d 	ldrsb.w	r3, [r7, #61]	; 0x3d
 80140ba:	75bb      	strb	r3, [r7, #22]
        linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 80140bc:	f997 303e 	ldrsb.w	r3, [r7, #62]	; 0x3e
 80140c0:	75fb      	strb	r3, [r7, #23]
        linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 80140c2:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80140c6:	763b      	strb	r3, [r7, #24]
        linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 80140c8:	68fb      	ldr	r3, [r7, #12]
 80140ca:	f993 300b 	ldrsb.w	r3, [r3, #11]
 80140ce:	767b      	strb	r3, [r7, #25]
        linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 80140d0:	68fb      	ldr	r3, [r7, #12]
 80140d2:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80140d6:	76bb      	strb	r3, [r7, #26]
        linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 80140d8:	68fb      	ldr	r3, [r7, #12]
 80140da:	7b5b      	ldrb	r3, [r3, #13]
 80140dc:	b25b      	sxtb	r3, r3
 80140de:	76fb      	strb	r3, [r7, #27]
        linkAdrVerifyParams.NbChannels = IN865_MAX_NB_CHANNELS;
 80140e0:	2310      	movs	r3, #16
 80140e2:	773b      	strb	r3, [r7, #28]
        linkAdrVerifyParams.ChannelsMask = &chMask;
 80140e4:	f107 033a 	add.w	r3, r7, #58	; 0x3a
 80140e8:	623b      	str	r3, [r7, #32]
        linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 80140ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80140ec:	b25b      	sxtb	r3, r3
 80140ee:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        linkAdrVerifyParams.MaxDatarate = IN865_TX_MAX_DATARATE;
 80140f2:	2307      	movs	r3, #7
 80140f4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 80140f8:	4b24      	ldr	r3, [pc, #144]	; (801418c <RegionIN865LinkAdrReq+0x254>)
 80140fa:	681b      	ldr	r3, [r3, #0]
 80140fc:	62bb      	str	r3, [r7, #40]	; 0x28
        linkAdrVerifyParams.MinTxPower = IN865_MIN_TX_POWER;
 80140fe:	230a      	movs	r3, #10
 8014100:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
        linkAdrVerifyParams.MaxTxPower = IN865_MAX_TX_POWER;
 8014104:	2300      	movs	r3, #0
 8014106:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
        linkAdrVerifyParams.Version = linkAdrReq->Version;
 801410a:	68fb      	ldr	r3, [r7, #12]
 801410c:	681b      	ldr	r3, [r3, #0]
 801410e:	613b      	str	r3, [r7, #16]

        // Verify the parameters and update, if necessary
        status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 8014110:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8014114:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8014118:	1c9a      	adds	r2, r3, #2
 801411a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 801411e:	1c59      	adds	r1, r3, #1
 8014120:	f107 0010 	add.w	r0, r7, #16
 8014124:	4623      	mov	r3, r4
 8014126:	f7fe fdfc 	bl	8012d22 <RegionCommonLinkAdrReqVerifyParams>
 801412a:	4603      	mov	r3, r0
 801412c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8014130:	e005      	b.n	801413e <RegionIN865LinkAdrReq+0x206>
    }
    else
    {// DR_6 is not supported by this region
        status &= 0xFD; // Datarate KO
 8014132:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8014136:	f023 0302 	bic.w	r3, r3, #2
 801413a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 801413e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8014142:	2b07      	cmp	r3, #7
 8014144:	d10c      	bne.n	8014160 <RegionIN865LinkAdrReq+0x228>
    {
        // Set the channels mask to a default value
        memset1( ( uint8_t* ) RegionNvmGroup2->ChannelsMask, 0, sizeof( RegionNvmGroup2->ChannelsMask ) );
 8014146:	4b11      	ldr	r3, [pc, #68]	; (801418c <RegionIN865LinkAdrReq+0x254>)
 8014148:	681b      	ldr	r3, [r3, #0]
 801414a:	33c0      	adds	r3, #192	; 0xc0
 801414c:	2202      	movs	r2, #2
 801414e:	2100      	movs	r1, #0
 8014150:	4618      	mov	r0, r3
 8014152:	f000 fb7d 	bl	8014850 <memset1>
        // Update the channels mask
        RegionNvmGroup2->ChannelsMask[0] = chMask;
 8014156:	4b0d      	ldr	r3, [pc, #52]	; (801418c <RegionIN865LinkAdrReq+0x254>)
 8014158:	681b      	ldr	r3, [r3, #0]
 801415a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801415c:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 8014160:	f997 203d 	ldrsb.w	r2, [r7, #61]	; 0x3d
 8014164:	68bb      	ldr	r3, [r7, #8]
 8014166:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 8014168:	f997 203e 	ldrsb.w	r2, [r7, #62]	; 0x3e
 801416c:	687b      	ldr	r3, [r7, #4]
 801416e:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 8014170:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8014174:	683b      	ldr	r3, [r7, #0]
 8014176:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 8014178:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801417a:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 801417e:	701a      	strb	r2, [r3, #0]

#endif /* REGION_IN865 */
    return status;
 8014180:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8014184:	4618      	mov	r0, r3
 8014186:	374c      	adds	r7, #76	; 0x4c
 8014188:	46bd      	mov	sp, r7
 801418a:	bd90      	pop	{r4, r7, pc}
 801418c:	20000bd0 	.word	0x20000bd0

08014190 <RegionIN865RxParamSetupReq>:

uint8_t RegionIN865RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 8014190:	b580      	push	{r7, lr}
 8014192:	b084      	sub	sp, #16
 8014194:	af00      	add	r7, sp, #0
 8014196:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 8014198:	2307      	movs	r3, #7
 801419a:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_IN865 )

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 801419c:	687b      	ldr	r3, [r7, #4]
 801419e:	685b      	ldr	r3, [r3, #4]
 80141a0:	4618      	mov	r0, r3
 80141a2:	f7ff f92d 	bl	8013400 <VerifyRfFreq>
 80141a6:	4603      	mov	r3, r0
 80141a8:	f083 0301 	eor.w	r3, r3, #1
 80141ac:	b2db      	uxtb	r3, r3
 80141ae:	2b00      	cmp	r3, #0
 80141b0:	d003      	beq.n	80141ba <RegionIN865RxParamSetupReq+0x2a>
    {
        status &= 0xFE; // Channel frequency KO
 80141b2:	7bfb      	ldrb	r3, [r7, #15]
 80141b4:	f023 0301 	bic.w	r3, r3, #1
 80141b8:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, IN865_RX_MIN_DATARATE, IN865_RX_MAX_DATARATE ) == false ) ||
 80141ba:	687b      	ldr	r3, [r7, #4]
 80141bc:	f993 3000 	ldrsb.w	r3, [r3]
 80141c0:	2207      	movs	r2, #7
 80141c2:	2100      	movs	r1, #0
 80141c4:	4618      	mov	r0, r3
 80141c6:	f7fe fb9a 	bl	80128fe <RegionCommonValueInRange>
 80141ca:	4603      	mov	r3, r0
 80141cc:	2b00      	cmp	r3, #0
 80141ce:	d004      	beq.n	80141da <RegionIN865RxParamSetupReq+0x4a>
        // DR_6 is not supported by this region
        ( rxParamSetupReq->Datarate == DR_6 ) )
 80141d0:	687b      	ldr	r3, [r7, #4]
 80141d2:	f993 3000 	ldrsb.w	r3, [r3]
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, IN865_RX_MIN_DATARATE, IN865_RX_MAX_DATARATE ) == false ) ||
 80141d6:	2b06      	cmp	r3, #6
 80141d8:	d103      	bne.n	80141e2 <RegionIN865RxParamSetupReq+0x52>
    {
        status &= 0xFD; // Datarate KO
 80141da:	7bfb      	ldrb	r3, [r7, #15]
 80141dc:	f023 0302 	bic.w	r3, r3, #2
 80141e0:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, IN865_MIN_RX1_DR_OFFSET, IN865_MAX_RX1_DR_OFFSET ) == false )
 80141e2:	687b      	ldr	r3, [r7, #4]
 80141e4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80141e8:	2207      	movs	r2, #7
 80141ea:	2100      	movs	r1, #0
 80141ec:	4618      	mov	r0, r3
 80141ee:	f7fe fb86 	bl	80128fe <RegionCommonValueInRange>
 80141f2:	4603      	mov	r3, r0
 80141f4:	2b00      	cmp	r3, #0
 80141f6:	d103      	bne.n	8014200 <RegionIN865RxParamSetupReq+0x70>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 80141f8:	7bfb      	ldrb	r3, [r7, #15]
 80141fa:	f023 0304 	bic.w	r3, r3, #4
 80141fe:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_IN865 */
    return status;
 8014200:	7bfb      	ldrb	r3, [r7, #15]
}
 8014202:	4618      	mov	r0, r3
 8014204:	3710      	adds	r7, #16
 8014206:	46bd      	mov	sp, r7
 8014208:	bd80      	pop	{r7, pc}
	...

0801420c <RegionIN865NewChannelReq>:

int8_t RegionIN865NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 801420c:	b580      	push	{r7, lr}
 801420e:	b086      	sub	sp, #24
 8014210:	af00      	add	r7, sp, #0
 8014212:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 8014214:	2303      	movs	r3, #3
 8014216:	75fb      	strb	r3, [r7, #23]
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    if( newChannelReq->NewChannel->Frequency == 0 )
 8014218:	687b      	ldr	r3, [r7, #4]
 801421a:	681b      	ldr	r3, [r3, #0]
 801421c:	681b      	ldr	r3, [r3, #0]
 801421e:	2b00      	cmp	r3, #0
 8014220:	d114      	bne.n	801424c <RegionIN865NewChannelReq+0x40>
    {
        channelRemove.ChannelId = newChannelReq->ChannelId;
 8014222:	687b      	ldr	r3, [r7, #4]
 8014224:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8014228:	b2db      	uxtb	r3, r3
 801422a:	723b      	strb	r3, [r7, #8]

        // Remove
        if( RegionIN865ChannelsRemove( &channelRemove ) == false )
 801422c:	f107 0308 	add.w	r3, r7, #8
 8014230:	4618      	mov	r0, r3
 8014232:	f000 f9ef 	bl	8014614 <RegionIN865ChannelsRemove>
 8014236:	4603      	mov	r3, r0
 8014238:	f083 0301 	eor.w	r3, r3, #1
 801423c:	b2db      	uxtb	r3, r3
 801423e:	2b00      	cmp	r3, #0
 8014240:	d03b      	beq.n	80142ba <RegionIN865NewChannelReq+0xae>
        {
            status &= 0xFC;
 8014242:	7dfb      	ldrb	r3, [r7, #23]
 8014244:	f023 0303 	bic.w	r3, r3, #3
 8014248:	75fb      	strb	r3, [r7, #23]
 801424a:	e036      	b.n	80142ba <RegionIN865NewChannelReq+0xae>
        }
    }
    else
    {
        channelAdd.NewChannel = newChannelReq->NewChannel;
 801424c:	687b      	ldr	r3, [r7, #4]
 801424e:	681b      	ldr	r3, [r3, #0]
 8014250:	60fb      	str	r3, [r7, #12]
        channelAdd.ChannelId = newChannelReq->ChannelId;
 8014252:	687b      	ldr	r3, [r7, #4]
 8014254:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8014258:	b2db      	uxtb	r3, r3
 801425a:	743b      	strb	r3, [r7, #16]

        switch( RegionIN865ChannelAdd( &channelAdd ) )
 801425c:	f107 030c 	add.w	r3, r7, #12
 8014260:	4618      	mov	r0, r3
 8014262:	f000 f93b 	bl	80144dc <RegionIN865ChannelAdd>
 8014266:	4603      	mov	r3, r0
 8014268:	2b06      	cmp	r3, #6
 801426a:	d820      	bhi.n	80142ae <RegionIN865NewChannelReq+0xa2>
 801426c:	a201      	add	r2, pc, #4	; (adr r2, 8014274 <RegionIN865NewChannelReq+0x68>)
 801426e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014272:	bf00      	nop
 8014274:	080142b9 	.word	0x080142b9
 8014278:	080142af 	.word	0x080142af
 801427c:	080142af 	.word	0x080142af
 8014280:	080142af 	.word	0x080142af
 8014284:	08014291 	.word	0x08014291
 8014288:	0801429b 	.word	0x0801429b
 801428c:	080142a5 	.word	0x080142a5
            {
                break;
            }
            case LORAMAC_STATUS_FREQUENCY_INVALID:
            {
                status &= 0xFE;
 8014290:	7dfb      	ldrb	r3, [r7, #23]
 8014292:	f023 0301 	bic.w	r3, r3, #1
 8014296:	75fb      	strb	r3, [r7, #23]
                break;
 8014298:	e00f      	b.n	80142ba <RegionIN865NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_DATARATE_INVALID:
            {
                status &= 0xFD;
 801429a:	7dfb      	ldrb	r3, [r7, #23]
 801429c:	f023 0302 	bic.w	r3, r3, #2
 80142a0:	75fb      	strb	r3, [r7, #23]
                break;
 80142a2:	e00a      	b.n	80142ba <RegionIN865NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_FREQ_AND_DR_INVALID:
            {
                status &= 0xFC;
 80142a4:	7dfb      	ldrb	r3, [r7, #23]
 80142a6:	f023 0303 	bic.w	r3, r3, #3
 80142aa:	75fb      	strb	r3, [r7, #23]
                break;
 80142ac:	e005      	b.n	80142ba <RegionIN865NewChannelReq+0xae>
            }
            default:
            {
                status &= 0xFC;
 80142ae:	7dfb      	ldrb	r3, [r7, #23]
 80142b0:	f023 0303 	bic.w	r3, r3, #3
 80142b4:	75fb      	strb	r3, [r7, #23]
                break;
 80142b6:	e000      	b.n	80142ba <RegionIN865NewChannelReq+0xae>
                break;
 80142b8:	bf00      	nop
            }
        }
    }

    return status;
 80142ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80142be:	4618      	mov	r0, r3
 80142c0:	3718      	adds	r7, #24
 80142c2:	46bd      	mov	sp, r7
 80142c4:	bd80      	pop	{r7, pc}
 80142c6:	bf00      	nop

080142c8 <RegionIN865TxParamSetupReq>:

int8_t RegionIN865TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 80142c8:	b480      	push	{r7}
 80142ca:	b083      	sub	sp, #12
 80142cc:	af00      	add	r7, sp, #0
 80142ce:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 80142d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80142d4:	4618      	mov	r0, r3
 80142d6:	370c      	adds	r7, #12
 80142d8:	46bd      	mov	sp, r7
 80142da:	bc80      	pop	{r7}
 80142dc:	4770      	bx	lr
	...

080142e0 <RegionIN865DlChannelReq>:

int8_t RegionIN865DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 80142e0:	b580      	push	{r7, lr}
 80142e2:	b084      	sub	sp, #16
 80142e4:	af00      	add	r7, sp, #0
 80142e6:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 80142e8:	2303      	movs	r3, #3
 80142ea:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_IN865 )

    // Verify if the frequency is supported
    if( VerifyRfFreq( dlChannelReq->Rx1Frequency ) == false )
 80142ec:	687b      	ldr	r3, [r7, #4]
 80142ee:	685b      	ldr	r3, [r3, #4]
 80142f0:	4618      	mov	r0, r3
 80142f2:	f7ff f885 	bl	8013400 <VerifyRfFreq>
 80142f6:	4603      	mov	r3, r0
 80142f8:	f083 0301 	eor.w	r3, r3, #1
 80142fc:	b2db      	uxtb	r3, r3
 80142fe:	2b00      	cmp	r3, #0
 8014300:	d003      	beq.n	801430a <RegionIN865DlChannelReq+0x2a>
    {
        status &= 0xFE;
 8014302:	7bfb      	ldrb	r3, [r7, #15]
 8014304:	f023 0301 	bic.w	r3, r3, #1
 8014308:	73fb      	strb	r3, [r7, #15]
    }

    // Verify if an uplink frequency exists
    if( RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Frequency == 0 )
 801430a:	4b14      	ldr	r3, [pc, #80]	; (801435c <RegionIN865DlChannelReq+0x7c>)
 801430c:	681a      	ldr	r2, [r3, #0]
 801430e:	687b      	ldr	r3, [r7, #4]
 8014310:	781b      	ldrb	r3, [r3, #0]
 8014312:	4619      	mov	r1, r3
 8014314:	460b      	mov	r3, r1
 8014316:	005b      	lsls	r3, r3, #1
 8014318:	440b      	add	r3, r1
 801431a:	009b      	lsls	r3, r3, #2
 801431c:	4413      	add	r3, r2
 801431e:	681b      	ldr	r3, [r3, #0]
 8014320:	2b00      	cmp	r3, #0
 8014322:	d103      	bne.n	801432c <RegionIN865DlChannelReq+0x4c>
    {
        status &= 0xFD;
 8014324:	7bfb      	ldrb	r3, [r7, #15]
 8014326:	f023 0302 	bic.w	r3, r3, #2
 801432a:	73fb      	strb	r3, [r7, #15]
    }

    // Apply Rx1 frequency, if the status is OK
    if( status == 0x03 )
 801432c:	7bfb      	ldrb	r3, [r7, #15]
 801432e:	2b03      	cmp	r3, #3
 8014330:	d10d      	bne.n	801434e <RegionIN865DlChannelReq+0x6e>
    {
        RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Rx1Frequency = dlChannelReq->Rx1Frequency;
 8014332:	4b0a      	ldr	r3, [pc, #40]	; (801435c <RegionIN865DlChannelReq+0x7c>)
 8014334:	6819      	ldr	r1, [r3, #0]
 8014336:	687b      	ldr	r3, [r7, #4]
 8014338:	781b      	ldrb	r3, [r3, #0]
 801433a:	4618      	mov	r0, r3
 801433c:	687b      	ldr	r3, [r7, #4]
 801433e:	685a      	ldr	r2, [r3, #4]
 8014340:	4603      	mov	r3, r0
 8014342:	005b      	lsls	r3, r3, #1
 8014344:	4403      	add	r3, r0
 8014346:	009b      	lsls	r3, r3, #2
 8014348:	440b      	add	r3, r1
 801434a:	3304      	adds	r3, #4
 801434c:	601a      	str	r2, [r3, #0]
    }

#endif /* REGION_IN865 */
    return status;
 801434e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8014352:	4618      	mov	r0, r3
 8014354:	3710      	adds	r7, #16
 8014356:	46bd      	mov	sp, r7
 8014358:	bd80      	pop	{r7, pc}
 801435a:	bf00      	nop
 801435c:	20000bd0 	.word	0x20000bd0

08014360 <RegionIN865AlternateDr>:

int8_t RegionIN865AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 8014360:	b480      	push	{r7}
 8014362:	b083      	sub	sp, #12
 8014364:	af00      	add	r7, sp, #0
 8014366:	4603      	mov	r3, r0
 8014368:	460a      	mov	r2, r1
 801436a:	71fb      	strb	r3, [r7, #7]
 801436c:	4613      	mov	r3, r2
 801436e:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_IN865 )
    return currentDr;
 8014370:	f997 3007 	ldrsb.w	r3, [r7, #7]
#else
    return -1;
#endif /* REGION_IN865 */
}
 8014374:	4618      	mov	r0, r3
 8014376:	370c      	adds	r7, #12
 8014378:	46bd      	mov	sp, r7
 801437a:	bc80      	pop	{r7}
 801437c:	4770      	bx	lr
	...

08014380 <RegionIN865NextChannel>:

LoRaMacStatus_t RegionIN865NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8014380:	b580      	push	{r7, lr}
 8014382:	b09a      	sub	sp, #104	; 0x68
 8014384:	af02      	add	r7, sp, #8
 8014386:	60f8      	str	r0, [r7, #12]
 8014388:	60b9      	str	r1, [r7, #8]
 801438a:	607a      	str	r2, [r7, #4]
 801438c:	603b      	str	r3, [r7, #0]
#if defined( REGION_IN865 )
    uint8_t nbEnabledChannels = 0;
 801438e:	2300      	movs	r3, #0
 8014390:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
    uint8_t nbRestrictedChannels = 0;
 8014394:	2300      	movs	r3, #0
 8014396:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
    uint8_t enabledChannels[IN865_MAX_NB_CHANNELS] = { 0 };
 801439a:	2300      	movs	r3, #0
 801439c:	64fb      	str	r3, [r7, #76]	; 0x4c
 801439e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80143a2:	2200      	movs	r2, #0
 80143a4:	601a      	str	r2, [r3, #0]
 80143a6:	605a      	str	r2, [r3, #4]
 80143a8:	609a      	str	r2, [r3, #8]
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 80143aa:	230c      	movs	r3, #12
 80143ac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    uint16_t joinChannels = IN865_JOIN_CHANNELS;
 80143b0:	2307      	movs	r3, #7
 80143b2:	827b      	strh	r3, [r7, #18]

    if( RegionCommonCountChannels( RegionNvmGroup2->ChannelsMask, 0, 1 ) == 0 )
 80143b4:	4b47      	ldr	r3, [pc, #284]	; (80144d4 <RegionIN865NextChannel+0x154>)
 80143b6:	681b      	ldr	r3, [r3, #0]
 80143b8:	33c0      	adds	r3, #192	; 0xc0
 80143ba:	2201      	movs	r2, #1
 80143bc:	2100      	movs	r1, #0
 80143be:	4618      	mov	r0, r3
 80143c0:	f7fe faee 	bl	80129a0 <RegionCommonCountChannels>
 80143c4:	4603      	mov	r3, r0
 80143c6:	2b00      	cmp	r3, #0
 80143c8:	d10a      	bne.n	80143e0 <RegionIN865NextChannel+0x60>
    { // Reactivate default channels
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 80143ca:	4b42      	ldr	r3, [pc, #264]	; (80144d4 <RegionIN865NextChannel+0x154>)
 80143cc:	681b      	ldr	r3, [r3, #0]
 80143ce:	f8b3 20c0 	ldrh.w	r2, [r3, #192]	; 0xc0
 80143d2:	4b40      	ldr	r3, [pc, #256]	; (80144d4 <RegionIN865NextChannel+0x154>)
 80143d4:	681b      	ldr	r3, [r3, #0]
 80143d6:	f042 0207 	orr.w	r2, r2, #7
 80143da:	b292      	uxth	r2, r2
 80143dc:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 80143e0:	68fb      	ldr	r3, [r7, #12]
 80143e2:	7a5b      	ldrb	r3, [r3, #9]
 80143e4:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 80143e6:	68fb      	ldr	r3, [r7, #12]
 80143e8:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80143ec:	b2db      	uxtb	r3, r3
 80143ee:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 80143f0:	4b38      	ldr	r3, [pc, #224]	; (80144d4 <RegionIN865NextChannel+0x154>)
 80143f2:	681b      	ldr	r3, [r3, #0]
 80143f4:	33c0      	adds	r3, #192	; 0xc0
 80143f6:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 80143f8:	4b36      	ldr	r3, [pc, #216]	; (80144d4 <RegionIN865NextChannel+0x154>)
 80143fa:	681b      	ldr	r3, [r3, #0]
 80143fc:	61fb      	str	r3, [r7, #28]
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
 80143fe:	4b36      	ldr	r3, [pc, #216]	; (80144d8 <RegionIN865NextChannel+0x158>)
 8014400:	681b      	ldr	r3, [r3, #0]
 8014402:	623b      	str	r3, [r7, #32]
    countChannelsParams.MaxNbChannels = IN865_MAX_NB_CHANNELS;
 8014404:	2310      	movs	r3, #16
 8014406:	84bb      	strh	r3, [r7, #36]	; 0x24
    countChannelsParams.JoinChannels = &joinChannels;
 8014408:	f107 0312 	add.w	r3, r7, #18
 801440c:	62bb      	str	r3, [r7, #40]	; 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 801440e:	68fb      	ldr	r3, [r7, #12]
 8014410:	681b      	ldr	r3, [r3, #0]
 8014412:	62fb      	str	r3, [r7, #44]	; 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 8014414:	68fb      	ldr	r3, [r7, #12]
 8014416:	685b      	ldr	r3, [r3, #4]
 8014418:	633b      	str	r3, [r7, #48]	; 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 801441a:	68fb      	ldr	r3, [r7, #12]
 801441c:	7a9b      	ldrb	r3, [r3, #10]
 801441e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    identifyChannelsParam.MaxBands = IN865_MAX_NB_BANDS;
 8014422:	2301      	movs	r3, #1
 8014424:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 8014428:	68fa      	ldr	r2, [r7, #12]
 801442a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 801442e:	320c      	adds	r2, #12
 8014430:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014434:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 8014438:	68fb      	ldr	r3, [r7, #12]
 801443a:	7d1b      	ldrb	r3, [r3, #20]
 801443c:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 8014440:	68fb      	ldr	r3, [r7, #12]
 8014442:	f993 2008 	ldrsb.w	r2, [r3, #8]
 8014446:	68fb      	ldr	r3, [r7, #12]
 8014448:	8adb      	ldrh	r3, [r3, #22]
 801444a:	4619      	mov	r1, r3
 801444c:	4610      	mov	r0, r2
 801444e:	f7fe fffd 	bl	801344c <GetTimeOnAir>
 8014452:	4603      	mov	r3, r0
 8014454:	647b      	str	r3, [r7, #68]	; 0x44

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 8014456:	f107 0314 	add.w	r3, r7, #20
 801445a:	64bb      	str	r3, [r7, #72]	; 0x48

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 801445c:	f107 015e 	add.w	r1, r7, #94	; 0x5e
 8014460:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8014464:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8014468:	687b      	ldr	r3, [r7, #4]
 801446a:	9301      	str	r3, [sp, #4]
 801446c:	f107 035d 	add.w	r3, r7, #93	; 0x5d
 8014470:	9300      	str	r3, [sp, #0]
 8014472:	460b      	mov	r3, r1
 8014474:	6839      	ldr	r1, [r7, #0]
 8014476:	f7fe fe9a 	bl	80131ae <RegionCommonIdentifyChannels>
 801447a:	4603      	mov	r3, r0
 801447c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 8014480:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014484:	2b00      	cmp	r3, #0
 8014486:	d10f      	bne.n	80144a8 <RegionIN865NextChannel+0x128>
    {
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 8014488:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 801448c:	3b01      	subs	r3, #1
 801448e:	4619      	mov	r1, r3
 8014490:	2000      	movs	r0, #0
 8014492:	f000 f98b 	bl	80147ac <randr>
 8014496:	4603      	mov	r3, r0
 8014498:	f107 0260 	add.w	r2, r7, #96	; 0x60
 801449c:	4413      	add	r3, r2
 801449e:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 80144a2:	68bb      	ldr	r3, [r7, #8]
 80144a4:	701a      	strb	r2, [r3, #0]
 80144a6:	e00e      	b.n	80144c6 <RegionIN865NextChannel+0x146>
    }
    else if( status == LORAMAC_STATUS_NO_CHANNEL_FOUND )
 80144a8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80144ac:	2b0c      	cmp	r3, #12
 80144ae:	d10a      	bne.n	80144c6 <RegionIN865NextChannel+0x146>
    {
        // Datarate not supported by any channel, restore defaults
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 80144b0:	4b08      	ldr	r3, [pc, #32]	; (80144d4 <RegionIN865NextChannel+0x154>)
 80144b2:	681b      	ldr	r3, [r3, #0]
 80144b4:	f8b3 20c0 	ldrh.w	r2, [r3, #192]	; 0xc0
 80144b8:	4b06      	ldr	r3, [pc, #24]	; (80144d4 <RegionIN865NextChannel+0x154>)
 80144ba:	681b      	ldr	r3, [r3, #0]
 80144bc:	f042 0207 	orr.w	r2, r2, #7
 80144c0:	b292      	uxth	r2, r2
 80144c2:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
    }
    return status;
 80144c6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_IN865 */
}
 80144ca:	4618      	mov	r0, r3
 80144cc:	3760      	adds	r7, #96	; 0x60
 80144ce:	46bd      	mov	sp, r7
 80144d0:	bd80      	pop	{r7, pc}
 80144d2:	bf00      	nop
 80144d4:	20000bd0 	.word	0x20000bd0
 80144d8:	20000bcc 	.word	0x20000bcc

080144dc <RegionIN865ChannelAdd>:

LoRaMacStatus_t RegionIN865ChannelAdd( ChannelAddParams_t* channelAdd )
{
 80144dc:	b580      	push	{r7, lr}
 80144de:	b084      	sub	sp, #16
 80144e0:	af00      	add	r7, sp, #0
 80144e2:	6078      	str	r0, [r7, #4]
#if defined( REGION_IN865 )
    bool drInvalid = false;
 80144e4:	2300      	movs	r3, #0
 80144e6:	73fb      	strb	r3, [r7, #15]
    bool freqInvalid = false;
 80144e8:	2300      	movs	r3, #0
 80144ea:	73bb      	strb	r3, [r7, #14]
    uint8_t id = channelAdd->ChannelId;
 80144ec:	687b      	ldr	r3, [r7, #4]
 80144ee:	791b      	ldrb	r3, [r3, #4]
 80144f0:	737b      	strb	r3, [r7, #13]

    if( id < IN865_NUMB_DEFAULT_CHANNELS )
 80144f2:	7b7b      	ldrb	r3, [r7, #13]
 80144f4:	2b02      	cmp	r3, #2
 80144f6:	d801      	bhi.n	80144fc <RegionIN865ChannelAdd+0x20>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 80144f8:	2306      	movs	r3, #6
 80144fa:	e085      	b.n	8014608 <RegionIN865ChannelAdd+0x12c>
    }

    if( id >= IN865_MAX_NB_CHANNELS )
 80144fc:	7b7b      	ldrb	r3, [r7, #13]
 80144fe:	2b0f      	cmp	r3, #15
 8014500:	d901      	bls.n	8014506 <RegionIN865ChannelAdd+0x2a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8014502:	2303      	movs	r3, #3
 8014504:	e080      	b.n	8014608 <RegionIN865ChannelAdd+0x12c>
    }

    // Validate the datarate range
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Min, IN865_TX_MIN_DATARATE, IN865_TX_MAX_DATARATE ) == false )
 8014506:	687b      	ldr	r3, [r7, #4]
 8014508:	681b      	ldr	r3, [r3, #0]
 801450a:	7a1b      	ldrb	r3, [r3, #8]
 801450c:	f343 0303 	sbfx	r3, r3, #0, #4
 8014510:	b25b      	sxtb	r3, r3
 8014512:	2207      	movs	r2, #7
 8014514:	2100      	movs	r1, #0
 8014516:	4618      	mov	r0, r3
 8014518:	f7fe f9f1 	bl	80128fe <RegionCommonValueInRange>
 801451c:	4603      	mov	r3, r0
 801451e:	2b00      	cmp	r3, #0
 8014520:	d101      	bne.n	8014526 <RegionIN865ChannelAdd+0x4a>
    {
        drInvalid = true;
 8014522:	2301      	movs	r3, #1
 8014524:	73fb      	strb	r3, [r7, #15]
    }
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Max, IN865_TX_MIN_DATARATE, IN865_TX_MAX_DATARATE ) == false )
 8014526:	687b      	ldr	r3, [r7, #4]
 8014528:	681b      	ldr	r3, [r3, #0]
 801452a:	7a1b      	ldrb	r3, [r3, #8]
 801452c:	f343 1303 	sbfx	r3, r3, #4, #4
 8014530:	b25b      	sxtb	r3, r3
 8014532:	2207      	movs	r2, #7
 8014534:	2100      	movs	r1, #0
 8014536:	4618      	mov	r0, r3
 8014538:	f7fe f9e1 	bl	80128fe <RegionCommonValueInRange>
 801453c:	4603      	mov	r3, r0
 801453e:	2b00      	cmp	r3, #0
 8014540:	d101      	bne.n	8014546 <RegionIN865ChannelAdd+0x6a>
    {
        drInvalid = true;
 8014542:	2301      	movs	r3, #1
 8014544:	73fb      	strb	r3, [r7, #15]
    }
    if( channelAdd->NewChannel->DrRange.Fields.Min > channelAdd->NewChannel->DrRange.Fields.Max )
 8014546:	687b      	ldr	r3, [r7, #4]
 8014548:	681b      	ldr	r3, [r3, #0]
 801454a:	7a1b      	ldrb	r3, [r3, #8]
 801454c:	f343 0303 	sbfx	r3, r3, #0, #4
 8014550:	b25a      	sxtb	r2, r3
 8014552:	687b      	ldr	r3, [r7, #4]
 8014554:	681b      	ldr	r3, [r3, #0]
 8014556:	7a1b      	ldrb	r3, [r3, #8]
 8014558:	f343 1303 	sbfx	r3, r3, #4, #4
 801455c:	b25b      	sxtb	r3, r3
 801455e:	429a      	cmp	r2, r3
 8014560:	dd01      	ble.n	8014566 <RegionIN865ChannelAdd+0x8a>
    {
        drInvalid = true;
 8014562:	2301      	movs	r3, #1
 8014564:	73fb      	strb	r3, [r7, #15]
    }

    // Check frequency
    if( freqInvalid == false )
 8014566:	7bbb      	ldrb	r3, [r7, #14]
 8014568:	f083 0301 	eor.w	r3, r3, #1
 801456c:	b2db      	uxtb	r3, r3
 801456e:	2b00      	cmp	r3, #0
 8014570:	d00d      	beq.n	801458e <RegionIN865ChannelAdd+0xb2>
    {
        if( VerifyRfFreq( channelAdd->NewChannel->Frequency ) == false )
 8014572:	687b      	ldr	r3, [r7, #4]
 8014574:	681b      	ldr	r3, [r3, #0]
 8014576:	681b      	ldr	r3, [r3, #0]
 8014578:	4618      	mov	r0, r3
 801457a:	f7fe ff41 	bl	8013400 <VerifyRfFreq>
 801457e:	4603      	mov	r3, r0
 8014580:	f083 0301 	eor.w	r3, r3, #1
 8014584:	b2db      	uxtb	r3, r3
 8014586:	2b00      	cmp	r3, #0
 8014588:	d001      	beq.n	801458e <RegionIN865ChannelAdd+0xb2>
        {
            freqInvalid = true;
 801458a:	2301      	movs	r3, #1
 801458c:	73bb      	strb	r3, [r7, #14]
        }
    }

    // Check status
    if( ( drInvalid == true ) && ( freqInvalid == true ) )
 801458e:	7bfb      	ldrb	r3, [r7, #15]
 8014590:	2b00      	cmp	r3, #0
 8014592:	d004      	beq.n	801459e <RegionIN865ChannelAdd+0xc2>
 8014594:	7bbb      	ldrb	r3, [r7, #14]
 8014596:	2b00      	cmp	r3, #0
 8014598:	d001      	beq.n	801459e <RegionIN865ChannelAdd+0xc2>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 801459a:	2306      	movs	r3, #6
 801459c:	e034      	b.n	8014608 <RegionIN865ChannelAdd+0x12c>
    }
    if( drInvalid == true )
 801459e:	7bfb      	ldrb	r3, [r7, #15]
 80145a0:	2b00      	cmp	r3, #0
 80145a2:	d001      	beq.n	80145a8 <RegionIN865ChannelAdd+0xcc>
    {
        return LORAMAC_STATUS_DATARATE_INVALID;
 80145a4:	2305      	movs	r3, #5
 80145a6:	e02f      	b.n	8014608 <RegionIN865ChannelAdd+0x12c>
    }
    if( freqInvalid == true )
 80145a8:	7bbb      	ldrb	r3, [r7, #14]
 80145aa:	2b00      	cmp	r3, #0
 80145ac:	d001      	beq.n	80145b2 <RegionIN865ChannelAdd+0xd6>
    {
        return LORAMAC_STATUS_FREQUENCY_INVALID;
 80145ae:	2304      	movs	r3, #4
 80145b0:	e02a      	b.n	8014608 <RegionIN865ChannelAdd+0x12c>
    }

    memcpy1( ( uint8_t* ) &(RegionNvmGroup2->Channels[id]), ( uint8_t* ) channelAdd->NewChannel, sizeof( RegionNvmGroup2->Channels[id] ) );
 80145b2:	4b17      	ldr	r3, [pc, #92]	; (8014610 <RegionIN865ChannelAdd+0x134>)
 80145b4:	6819      	ldr	r1, [r3, #0]
 80145b6:	7b7a      	ldrb	r2, [r7, #13]
 80145b8:	4613      	mov	r3, r2
 80145ba:	005b      	lsls	r3, r3, #1
 80145bc:	4413      	add	r3, r2
 80145be:	009b      	lsls	r3, r3, #2
 80145c0:	18c8      	adds	r0, r1, r3
 80145c2:	687b      	ldr	r3, [r7, #4]
 80145c4:	681b      	ldr	r3, [r3, #0]
 80145c6:	220c      	movs	r2, #12
 80145c8:	4619      	mov	r1, r3
 80145ca:	f000 f906 	bl	80147da <memcpy1>
    RegionNvmGroup2->Channels[id].Band = 0;
 80145ce:	4b10      	ldr	r3, [pc, #64]	; (8014610 <RegionIN865ChannelAdd+0x134>)
 80145d0:	6819      	ldr	r1, [r3, #0]
 80145d2:	7b7a      	ldrb	r2, [r7, #13]
 80145d4:	4613      	mov	r3, r2
 80145d6:	005b      	lsls	r3, r3, #1
 80145d8:	4413      	add	r3, r2
 80145da:	009b      	lsls	r3, r3, #2
 80145dc:	440b      	add	r3, r1
 80145de:	3309      	adds	r3, #9
 80145e0:	2200      	movs	r2, #0
 80145e2:	701a      	strb	r2, [r3, #0]
    RegionNvmGroup2->ChannelsMask[0] |= ( 1 << id );
 80145e4:	4b0a      	ldr	r3, [pc, #40]	; (8014610 <RegionIN865ChannelAdd+0x134>)
 80145e6:	681b      	ldr	r3, [r3, #0]
 80145e8:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	; 0xc0
 80145ec:	b21a      	sxth	r2, r3
 80145ee:	7b7b      	ldrb	r3, [r7, #13]
 80145f0:	2101      	movs	r1, #1
 80145f2:	fa01 f303 	lsl.w	r3, r1, r3
 80145f6:	b21b      	sxth	r3, r3
 80145f8:	4313      	orrs	r3, r2
 80145fa:	b21a      	sxth	r2, r3
 80145fc:	4b04      	ldr	r3, [pc, #16]	; (8014610 <RegionIN865ChannelAdd+0x134>)
 80145fe:	681b      	ldr	r3, [r3, #0]
 8014600:	b292      	uxth	r2, r2
 8014602:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
    return LORAMAC_STATUS_OK;
 8014606:	2300      	movs	r3, #0
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_IN865 */
}
 8014608:	4618      	mov	r0, r3
 801460a:	3710      	adds	r7, #16
 801460c:	46bd      	mov	sp, r7
 801460e:	bd80      	pop	{r7, pc}
 8014610:	20000bd0 	.word	0x20000bd0

08014614 <RegionIN865ChannelsRemove>:

bool RegionIN865ChannelsRemove( ChannelRemoveParams_t* channelRemove  )
{
 8014614:	b580      	push	{r7, lr}
 8014616:	b086      	sub	sp, #24
 8014618:	af00      	add	r7, sp, #0
 801461a:	6078      	str	r0, [r7, #4]
#if defined( REGION_IN865 )
    uint8_t id = channelRemove->ChannelId;
 801461c:	687b      	ldr	r3, [r7, #4]
 801461e:	781b      	ldrb	r3, [r3, #0]
 8014620:	75fb      	strb	r3, [r7, #23]

    if( id < IN865_NUMB_DEFAULT_CHANNELS )
 8014622:	7dfb      	ldrb	r3, [r7, #23]
 8014624:	2b02      	cmp	r3, #2
 8014626:	d801      	bhi.n	801462c <RegionIN865ChannelsRemove+0x18>
    {
        return false;
 8014628:	2300      	movs	r3, #0
 801462a:	e015      	b.n	8014658 <RegionIN865ChannelsRemove+0x44>
    }

    // Remove the channel from the list of channels
    RegionNvmGroup2->Channels[id] = ( ChannelParams_t ){ 0, 0, { 0 }, 0 };
 801462c:	4b0c      	ldr	r3, [pc, #48]	; (8014660 <RegionIN865ChannelsRemove+0x4c>)
 801462e:	6819      	ldr	r1, [r3, #0]
 8014630:	7dfa      	ldrb	r2, [r7, #23]
 8014632:	4613      	mov	r3, r2
 8014634:	005b      	lsls	r3, r3, #1
 8014636:	4413      	add	r3, r2
 8014638:	009b      	lsls	r3, r3, #2
 801463a:	440b      	add	r3, r1
 801463c:	461a      	mov	r2, r3
 801463e:	2300      	movs	r3, #0
 8014640:	6013      	str	r3, [r2, #0]
 8014642:	6053      	str	r3, [r2, #4]
 8014644:	6093      	str	r3, [r2, #8]

    return RegionCommonChanDisable( RegionNvmGroup2->ChannelsMask, id, IN865_MAX_NB_CHANNELS );
 8014646:	4b06      	ldr	r3, [pc, #24]	; (8014660 <RegionIN865ChannelsRemove+0x4c>)
 8014648:	681b      	ldr	r3, [r3, #0]
 801464a:	33c0      	adds	r3, #192	; 0xc0
 801464c:	7df9      	ldrb	r1, [r7, #23]
 801464e:	2210      	movs	r2, #16
 8014650:	4618      	mov	r0, r3
 8014652:	f7fe f971 	bl	8012938 <RegionCommonChanDisable>
 8014656:	4603      	mov	r3, r0
#else
    return false;
#endif /* REGION_IN865 */
}
 8014658:	4618      	mov	r0, r3
 801465a:	3718      	adds	r7, #24
 801465c:	46bd      	mov	sp, r7
 801465e:	bd80      	pop	{r7, pc}
 8014660:	20000bd0 	.word	0x20000bd0

08014664 <RegionIN865SetContinuousWave>:

void RegionIN865SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 8014664:	b590      	push	{r4, r7, lr}
 8014666:	b085      	sub	sp, #20
 8014668:	af00      	add	r7, sp, #0
 801466a:	6078      	str	r0, [r7, #4]
#if defined( REGION_IN865 )
    int8_t txPowerLimited = RegionCommonLimitTxPower( continuousWave->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[continuousWave->Channel].Band].TxMaxPower );
 801466c:	687b      	ldr	r3, [r7, #4]
 801466e:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8014672:	4b20      	ldr	r3, [pc, #128]	; (80146f4 <RegionIN865SetContinuousWave+0x90>)
 8014674:	681a      	ldr	r2, [r3, #0]
 8014676:	4b20      	ldr	r3, [pc, #128]	; (80146f8 <RegionIN865SetContinuousWave+0x94>)
 8014678:	6819      	ldr	r1, [r3, #0]
 801467a:	687b      	ldr	r3, [r7, #4]
 801467c:	781b      	ldrb	r3, [r3, #0]
 801467e:	461c      	mov	r4, r3
 8014680:	4623      	mov	r3, r4
 8014682:	005b      	lsls	r3, r3, #1
 8014684:	4423      	add	r3, r4
 8014686:	009b      	lsls	r3, r3, #2
 8014688:	440b      	add	r3, r1
 801468a:	3309      	adds	r3, #9
 801468c:	781b      	ldrb	r3, [r3, #0]
 801468e:	4619      	mov	r1, r3
 8014690:	460b      	mov	r3, r1
 8014692:	005b      	lsls	r3, r3, #1
 8014694:	440b      	add	r3, r1
 8014696:	00db      	lsls	r3, r3, #3
 8014698:	4413      	add	r3, r2
 801469a:	3302      	adds	r3, #2
 801469c:	f993 3000 	ldrsb.w	r3, [r3]
 80146a0:	4619      	mov	r1, r3
 80146a2:	f7fe fe24 	bl	80132ee <RegionCommonLimitTxPower>
 80146a6:	4603      	mov	r3, r0
 80146a8:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 80146aa:	2300      	movs	r3, #0
 80146ac:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = RegionNvmGroup2->Channels[continuousWave->Channel].Frequency;
 80146ae:	4b12      	ldr	r3, [pc, #72]	; (80146f8 <RegionIN865SetContinuousWave+0x94>)
 80146b0:	681a      	ldr	r2, [r3, #0]
 80146b2:	687b      	ldr	r3, [r7, #4]
 80146b4:	781b      	ldrb	r3, [r3, #0]
 80146b6:	4619      	mov	r1, r3
 80146b8:	460b      	mov	r3, r1
 80146ba:	005b      	lsls	r3, r3, #1
 80146bc:	440b      	add	r3, r1
 80146be:	009b      	lsls	r3, r3, #2
 80146c0:	4413      	add	r3, r2
 80146c2:	681b      	ldr	r3, [r3, #0]
 80146c4:	60bb      	str	r3, [r7, #8]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, continuousWave->MaxEirp, continuousWave->AntennaGain );
 80146c6:	687b      	ldr	r3, [r7, #4]
 80146c8:	6859      	ldr	r1, [r3, #4]
 80146ca:	687b      	ldr	r3, [r7, #4]
 80146cc:	689a      	ldr	r2, [r3, #8]
 80146ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80146d2:	4618      	mov	r0, r3
 80146d4:	f7fe fc7c 	bl	8012fd0 <RegionCommonComputeTxPower>
 80146d8:	4603      	mov	r3, r0
 80146da:	73bb      	strb	r3, [r7, #14]

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 80146dc:	4b07      	ldr	r3, [pc, #28]	; (80146fc <RegionIN865SetContinuousWave+0x98>)
 80146de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80146e0:	687a      	ldr	r2, [r7, #4]
 80146e2:	8992      	ldrh	r2, [r2, #12]
 80146e4:	f997 100e 	ldrsb.w	r1, [r7, #14]
 80146e8:	68b8      	ldr	r0, [r7, #8]
 80146ea:	4798      	blx	r3
#endif /* REGION_IN865 */
}
 80146ec:	bf00      	nop
 80146ee:	3714      	adds	r7, #20
 80146f0:	46bd      	mov	sp, r7
 80146f2:	bd90      	pop	{r4, r7, pc}
 80146f4:	20000bcc 	.word	0x20000bcc
 80146f8:	20000bd0 	.word	0x20000bd0
 80146fc:	08019bcc 	.word	0x08019bcc

08014700 <RegionIN865ApplyDrOffset>:

uint8_t RegionIN865ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8014700:	b480      	push	{r7}
 8014702:	b083      	sub	sp, #12
 8014704:	af00      	add	r7, sp, #0
 8014706:	4603      	mov	r3, r0
 8014708:	71fb      	strb	r3, [r7, #7]
 801470a:	460b      	mov	r3, r1
 801470c:	71bb      	strb	r3, [r7, #6]
 801470e:	4613      	mov	r3, r2
 8014710:	717b      	strb	r3, [r7, #5]
#if defined( REGION_IN865 )
    // Apply offset formula
    return MIN( DR_5, MAX( DR_0, dr - EffectiveRx1DrOffsetIN865[drOffset] ) );
 8014712:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8014716:	f997 2005 	ldrsb.w	r2, [r7, #5]
 801471a:	490b      	ldr	r1, [pc, #44]	; (8014748 <RegionIN865ApplyDrOffset+0x48>)
 801471c:	568a      	ldrsb	r2, [r1, r2]
 801471e:	1a9b      	subs	r3, r3, r2
 8014720:	2b05      	cmp	r3, #5
 8014722:	dc0a      	bgt.n	801473a <RegionIN865ApplyDrOffset+0x3a>
 8014724:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8014728:	f997 2005 	ldrsb.w	r2, [r7, #5]
 801472c:	4906      	ldr	r1, [pc, #24]	; (8014748 <RegionIN865ApplyDrOffset+0x48>)
 801472e:	568a      	ldrsb	r2, [r1, r2]
 8014730:	1a9b      	subs	r3, r3, r2
 8014732:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8014736:	b2db      	uxtb	r3, r3
 8014738:	e000      	b.n	801473c <RegionIN865ApplyDrOffset+0x3c>
 801473a:	2305      	movs	r3, #5
#else
    return 0;
#endif /* REGION_IN865 */
}
 801473c:	4618      	mov	r0, r3
 801473e:	370c      	adds	r7, #12
 8014740:	46bd      	mov	sp, r7
 8014742:	bc80      	pop	{r7}
 8014744:	4770      	bx	lr
 8014746:	bf00      	nop
 8014748:	08019bc4 	.word	0x08019bc4

0801474c <rand1>:
static uint32_t next = 1;

static int32_t rand1( void );

static int32_t rand1( void )
{
 801474c:	b480      	push	{r7}
 801474e:	af00      	add	r7, sp, #0
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 8014750:	4b0d      	ldr	r3, [pc, #52]	; (8014788 <rand1+0x3c>)
 8014752:	681b      	ldr	r3, [r3, #0]
 8014754:	4a0d      	ldr	r2, [pc, #52]	; (801478c <rand1+0x40>)
 8014756:	fb02 f303 	mul.w	r3, r2, r3
 801475a:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 801475e:	3339      	adds	r3, #57	; 0x39
 8014760:	4a09      	ldr	r2, [pc, #36]	; (8014788 <rand1+0x3c>)
 8014762:	6013      	str	r3, [r2, #0]
 8014764:	4b08      	ldr	r3, [pc, #32]	; (8014788 <rand1+0x3c>)
 8014766:	681a      	ldr	r2, [r3, #0]
 8014768:	2303      	movs	r3, #3
 801476a:	fba3 1302 	umull	r1, r3, r3, r2
 801476e:	1ad1      	subs	r1, r2, r3
 8014770:	0849      	lsrs	r1, r1, #1
 8014772:	440b      	add	r3, r1
 8014774:	0f99      	lsrs	r1, r3, #30
 8014776:	460b      	mov	r3, r1
 8014778:	07db      	lsls	r3, r3, #31
 801477a:	1a5b      	subs	r3, r3, r1
 801477c:	1ad1      	subs	r1, r2, r3
 801477e:	460b      	mov	r3, r1
}
 8014780:	4618      	mov	r0, r3
 8014782:	46bd      	mov	sp, r7
 8014784:	bc80      	pop	{r7}
 8014786:	4770      	bx	lr
 8014788:	200000cc 	.word	0x200000cc
 801478c:	41c64e6d 	.word	0x41c64e6d

08014790 <srand1>:

void srand1( uint32_t seed )
{
 8014790:	b480      	push	{r7}
 8014792:	b083      	sub	sp, #12
 8014794:	af00      	add	r7, sp, #0
 8014796:	6078      	str	r0, [r7, #4]
    next = seed;
 8014798:	4a03      	ldr	r2, [pc, #12]	; (80147a8 <srand1+0x18>)
 801479a:	687b      	ldr	r3, [r7, #4]
 801479c:	6013      	str	r3, [r2, #0]
}
 801479e:	bf00      	nop
 80147a0:	370c      	adds	r7, #12
 80147a2:	46bd      	mov	sp, r7
 80147a4:	bc80      	pop	{r7}
 80147a6:	4770      	bx	lr
 80147a8:	200000cc 	.word	0x200000cc

080147ac <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 80147ac:	b580      	push	{r7, lr}
 80147ae:	b082      	sub	sp, #8
 80147b0:	af00      	add	r7, sp, #0
 80147b2:	6078      	str	r0, [r7, #4]
 80147b4:	6039      	str	r1, [r7, #0]
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 80147b6:	f7ff ffc9 	bl	801474c <rand1>
 80147ba:	4602      	mov	r2, r0
 80147bc:	6839      	ldr	r1, [r7, #0]
 80147be:	687b      	ldr	r3, [r7, #4]
 80147c0:	1acb      	subs	r3, r1, r3
 80147c2:	3301      	adds	r3, #1
 80147c4:	fb92 f1f3 	sdiv	r1, r2, r3
 80147c8:	fb03 f301 	mul.w	r3, r3, r1
 80147cc:	1ad2      	subs	r2, r2, r3
 80147ce:	687b      	ldr	r3, [r7, #4]
 80147d0:	4413      	add	r3, r2
}
 80147d2:	4618      	mov	r0, r3
 80147d4:	3708      	adds	r7, #8
 80147d6:	46bd      	mov	sp, r7
 80147d8:	bd80      	pop	{r7, pc}

080147da <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 80147da:	b480      	push	{r7}
 80147dc:	b085      	sub	sp, #20
 80147de:	af00      	add	r7, sp, #0
 80147e0:	60f8      	str	r0, [r7, #12]
 80147e2:	60b9      	str	r1, [r7, #8]
 80147e4:	4613      	mov	r3, r2
 80147e6:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 80147e8:	e007      	b.n	80147fa <memcpy1+0x20>
    {
        *dst++ = *src++;
 80147ea:	68ba      	ldr	r2, [r7, #8]
 80147ec:	1c53      	adds	r3, r2, #1
 80147ee:	60bb      	str	r3, [r7, #8]
 80147f0:	68fb      	ldr	r3, [r7, #12]
 80147f2:	1c59      	adds	r1, r3, #1
 80147f4:	60f9      	str	r1, [r7, #12]
 80147f6:	7812      	ldrb	r2, [r2, #0]
 80147f8:	701a      	strb	r2, [r3, #0]
    while( size-- )
 80147fa:	88fb      	ldrh	r3, [r7, #6]
 80147fc:	1e5a      	subs	r2, r3, #1
 80147fe:	80fa      	strh	r2, [r7, #6]
 8014800:	2b00      	cmp	r3, #0
 8014802:	d1f2      	bne.n	80147ea <memcpy1+0x10>
    }
}
 8014804:	bf00      	nop
 8014806:	bf00      	nop
 8014808:	3714      	adds	r7, #20
 801480a:	46bd      	mov	sp, r7
 801480c:	bc80      	pop	{r7}
 801480e:	4770      	bx	lr

08014810 <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 8014810:	b480      	push	{r7}
 8014812:	b085      	sub	sp, #20
 8014814:	af00      	add	r7, sp, #0
 8014816:	60f8      	str	r0, [r7, #12]
 8014818:	60b9      	str	r1, [r7, #8]
 801481a:	4613      	mov	r3, r2
 801481c:	80fb      	strh	r3, [r7, #6]
    dst = dst + ( size - 1 );
 801481e:	88fb      	ldrh	r3, [r7, #6]
 8014820:	3b01      	subs	r3, #1
 8014822:	68fa      	ldr	r2, [r7, #12]
 8014824:	4413      	add	r3, r2
 8014826:	60fb      	str	r3, [r7, #12]
    while( size-- )
 8014828:	e007      	b.n	801483a <memcpyr+0x2a>
    {
        *dst-- = *src++;
 801482a:	68ba      	ldr	r2, [r7, #8]
 801482c:	1c53      	adds	r3, r2, #1
 801482e:	60bb      	str	r3, [r7, #8]
 8014830:	68fb      	ldr	r3, [r7, #12]
 8014832:	1e59      	subs	r1, r3, #1
 8014834:	60f9      	str	r1, [r7, #12]
 8014836:	7812      	ldrb	r2, [r2, #0]
 8014838:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801483a:	88fb      	ldrh	r3, [r7, #6]
 801483c:	1e5a      	subs	r2, r3, #1
 801483e:	80fa      	strh	r2, [r7, #6]
 8014840:	2b00      	cmp	r3, #0
 8014842:	d1f2      	bne.n	801482a <memcpyr+0x1a>
    }
}
 8014844:	bf00      	nop
 8014846:	bf00      	nop
 8014848:	3714      	adds	r7, #20
 801484a:	46bd      	mov	sp, r7
 801484c:	bc80      	pop	{r7}
 801484e:	4770      	bx	lr

08014850 <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 8014850:	b480      	push	{r7}
 8014852:	b083      	sub	sp, #12
 8014854:	af00      	add	r7, sp, #0
 8014856:	6078      	str	r0, [r7, #4]
 8014858:	460b      	mov	r3, r1
 801485a:	70fb      	strb	r3, [r7, #3]
 801485c:	4613      	mov	r3, r2
 801485e:	803b      	strh	r3, [r7, #0]
    while( size-- )
 8014860:	e004      	b.n	801486c <memset1+0x1c>
    {
        *dst++ = value;
 8014862:	687b      	ldr	r3, [r7, #4]
 8014864:	1c5a      	adds	r2, r3, #1
 8014866:	607a      	str	r2, [r7, #4]
 8014868:	78fa      	ldrb	r2, [r7, #3]
 801486a:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801486c:	883b      	ldrh	r3, [r7, #0]
 801486e:	1e5a      	subs	r2, r3, #1
 8014870:	803a      	strh	r2, [r7, #0]
 8014872:	2b00      	cmp	r3, #0
 8014874:	d1f5      	bne.n	8014862 <memset1+0x12>
    }
}
 8014876:	bf00      	nop
 8014878:	bf00      	nop
 801487a:	370c      	adds	r7, #12
 801487c:	46bd      	mov	sp, r7
 801487e:	bc80      	pop	{r7}
 8014880:	4770      	bx	lr
	...

08014884 <Crc32>:
        return '?';
    }
}

uint32_t Crc32( uint8_t *buffer, uint16_t length )
{
 8014884:	b480      	push	{r7}
 8014886:	b087      	sub	sp, #28
 8014888:	af00      	add	r7, sp, #0
 801488a:	6078      	str	r0, [r7, #4]
 801488c:	460b      	mov	r3, r1
 801488e:	807b      	strh	r3, [r7, #2]
    // The CRC calculation follows CCITT - 0x04C11DB7
    const uint32_t reversedPolynom = 0xEDB88320;
 8014890:	4b1a      	ldr	r3, [pc, #104]	; (80148fc <Crc32+0x78>)
 8014892:	60fb      	str	r3, [r7, #12]

    // CRC initial value
    uint32_t crc = 0xFFFFFFFF;
 8014894:	f04f 33ff 	mov.w	r3, #4294967295
 8014898:	617b      	str	r3, [r7, #20]

    if( buffer == NULL )
 801489a:	687b      	ldr	r3, [r7, #4]
 801489c:	2b00      	cmp	r3, #0
 801489e:	d101      	bne.n	80148a4 <Crc32+0x20>
    {
        return 0;
 80148a0:	2300      	movs	r3, #0
 80148a2:	e026      	b.n	80148f2 <Crc32+0x6e>
    }

    for( uint16_t i = 0; i < length; ++i )
 80148a4:	2300      	movs	r3, #0
 80148a6:	827b      	strh	r3, [r7, #18]
 80148a8:	e01d      	b.n	80148e6 <Crc32+0x62>
    {
        crc ^= ( uint32_t )buffer[i];
 80148aa:	8a7b      	ldrh	r3, [r7, #18]
 80148ac:	687a      	ldr	r2, [r7, #4]
 80148ae:	4413      	add	r3, r2
 80148b0:	781b      	ldrb	r3, [r3, #0]
 80148b2:	461a      	mov	r2, r3
 80148b4:	697b      	ldr	r3, [r7, #20]
 80148b6:	4053      	eors	r3, r2
 80148b8:	617b      	str	r3, [r7, #20]
        for( uint16_t i = 0; i < 8; i++ )
 80148ba:	2300      	movs	r3, #0
 80148bc:	823b      	strh	r3, [r7, #16]
 80148be:	e00c      	b.n	80148da <Crc32+0x56>
        {
            crc = ( crc >> 1 ) ^ ( reversedPolynom & ~( ( crc & 0x01 ) - 1 ) );
 80148c0:	697b      	ldr	r3, [r7, #20]
 80148c2:	085a      	lsrs	r2, r3, #1
 80148c4:	697b      	ldr	r3, [r7, #20]
 80148c6:	f003 0301 	and.w	r3, r3, #1
 80148ca:	4259      	negs	r1, r3
 80148cc:	68fb      	ldr	r3, [r7, #12]
 80148ce:	400b      	ands	r3, r1
 80148d0:	4053      	eors	r3, r2
 80148d2:	617b      	str	r3, [r7, #20]
        for( uint16_t i = 0; i < 8; i++ )
 80148d4:	8a3b      	ldrh	r3, [r7, #16]
 80148d6:	3301      	adds	r3, #1
 80148d8:	823b      	strh	r3, [r7, #16]
 80148da:	8a3b      	ldrh	r3, [r7, #16]
 80148dc:	2b07      	cmp	r3, #7
 80148de:	d9ef      	bls.n	80148c0 <Crc32+0x3c>
    for( uint16_t i = 0; i < length; ++i )
 80148e0:	8a7b      	ldrh	r3, [r7, #18]
 80148e2:	3301      	adds	r3, #1
 80148e4:	827b      	strh	r3, [r7, #18]
 80148e6:	8a7a      	ldrh	r2, [r7, #18]
 80148e8:	887b      	ldrh	r3, [r7, #2]
 80148ea:	429a      	cmp	r2, r3
 80148ec:	d3dd      	bcc.n	80148aa <Crc32+0x26>
        }
    }

    return ~crc;
 80148ee:	697b      	ldr	r3, [r7, #20]
 80148f0:	43db      	mvns	r3, r3
}
 80148f2:	4618      	mov	r0, r3
 80148f4:	371c      	adds	r7, #28
 80148f6:	46bd      	mov	sp, r7
 80148f8:	bc80      	pop	{r7}
 80148fa:	4770      	bx	lr
 80148fc:	edb88320 	.word	0xedb88320

08014900 <RadioInit>:
TimerEvent_t RxTimeoutTimer;

/* Private  functions ---------------------------------------------------------*/

static void RadioInit( RadioEvents_t *events )
{
 8014900:	b580      	push	{r7, lr}
 8014902:	b084      	sub	sp, #16
 8014904:	af02      	add	r7, sp, #8
 8014906:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 8014908:	4a21      	ldr	r2, [pc, #132]	; (8014990 <RadioInit+0x90>)
 801490a:	687b      	ldr	r3, [r7, #4]
 801490c:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 801490e:	4b21      	ldr	r3, [pc, #132]	; (8014994 <RadioInit+0x94>)
 8014910:	2200      	movs	r2, #0
 8014912:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 8014914:	4b1f      	ldr	r3, [pc, #124]	; (8014994 <RadioInit+0x94>)
 8014916:	2200      	movs	r2, #0
 8014918:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 801491a:	4b1e      	ldr	r3, [pc, #120]	; (8014994 <RadioInit+0x94>)
 801491c:	2200      	movs	r2, #0
 801491e:	609a      	str	r2, [r3, #8]

    SUBGRF_Init( RadioOnDioIrq );
 8014920:	481d      	ldr	r0, [pc, #116]	; (8014998 <RadioInit+0x98>)
 8014922:	f001 feb7 	bl	8016694 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    RadioSetPublicNetwork( false );
 8014926:	2000      	movs	r0, #0
 8014928:	f001 f81e 	bl	8015968 <RadioSetPublicNetwork>

    RADIO_IRQ_PROCESS_INIT();

    SUBGRF_SetRegulatorMode(  );
 801492c:	f002 f948 	bl	8016bc0 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 8014930:	2100      	movs	r1, #0
 8014932:	2000      	movs	r0, #0
 8014934:	f002 fc9e 	bl	8017274 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams(RFO_LP, 0, RADIO_RAMP_200_US);
 8014938:	2204      	movs	r2, #4
 801493a:	2100      	movs	r1, #0
 801493c:	2001      	movs	r0, #1
 801493e:	f002 fac9 	bl	8016ed4 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8014942:	2300      	movs	r3, #0
 8014944:	2200      	movs	r2, #0
 8014946:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801494a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801494e:	f002 f9fd 	bl	8016d4c <SUBGRF_SetDioIrqParams>

    /* ST_WORKAROUND_BEGIN: Sleep radio */
    RadioSleep();
 8014952:	f000 fe9b 	bl	801568c <RadioSleep>
    /* ST_WORKAROUND_END */
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 8014956:	2300      	movs	r3, #0
 8014958:	9300      	str	r3, [sp, #0]
 801495a:	4b10      	ldr	r3, [pc, #64]	; (801499c <RadioInit+0x9c>)
 801495c:	2200      	movs	r2, #0
 801495e:	f04f 31ff 	mov.w	r1, #4294967295
 8014962:	480f      	ldr	r0, [pc, #60]	; (80149a0 <RadioInit+0xa0>)
 8014964:	f003 fe86 	bl	8018674 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 8014968:	2300      	movs	r3, #0
 801496a:	9300      	str	r3, [sp, #0]
 801496c:	4b0d      	ldr	r3, [pc, #52]	; (80149a4 <RadioInit+0xa4>)
 801496e:	2200      	movs	r2, #0
 8014970:	f04f 31ff 	mov.w	r1, #4294967295
 8014974:	480c      	ldr	r0, [pc, #48]	; (80149a8 <RadioInit+0xa8>)
 8014976:	f003 fe7d 	bl	8018674 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 801497a:	4809      	ldr	r0, [pc, #36]	; (80149a0 <RadioInit+0xa0>)
 801497c:	f003 ff1e 	bl	80187bc <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 8014980:	4809      	ldr	r0, [pc, #36]	; (80149a8 <RadioInit+0xa8>)
 8014982:	f003 ff1b 	bl	80187bc <UTIL_TIMER_Stop>
}
 8014986:	bf00      	nop
 8014988:	3708      	adds	r7, #8
 801498a:	46bd      	mov	sp, r7
 801498c:	bd80      	pop	{r7, pc}
 801498e:	bf00      	nop
 8014990:	20000cd4 	.word	0x20000cd4
 8014994:	20001560 	.word	0x20001560
 8014998:	08015a4d 	.word	0x08015a4d
 801499c:	080159d5 	.word	0x080159d5
 80149a0:	200015b8 	.word	0x200015b8
 80149a4:	080159e9 	.word	0x080159e9
 80149a8:	200015d0 	.word	0x200015d0

080149ac <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 80149ac:	b580      	push	{r7, lr}
 80149ae:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 80149b0:	f001 feb2 	bl	8016718 <SUBGRF_GetOperatingMode>
 80149b4:	4603      	mov	r3, r0
 80149b6:	2b07      	cmp	r3, #7
 80149b8:	d00a      	beq.n	80149d0 <RadioGetStatus+0x24>
 80149ba:	2b07      	cmp	r3, #7
 80149bc:	dc0a      	bgt.n	80149d4 <RadioGetStatus+0x28>
 80149be:	2b04      	cmp	r3, #4
 80149c0:	d002      	beq.n	80149c8 <RadioGetStatus+0x1c>
 80149c2:	2b05      	cmp	r3, #5
 80149c4:	d002      	beq.n	80149cc <RadioGetStatus+0x20>
 80149c6:	e005      	b.n	80149d4 <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 80149c8:	2302      	movs	r3, #2
 80149ca:	e004      	b.n	80149d6 <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 80149cc:	2301      	movs	r3, #1
 80149ce:	e002      	b.n	80149d6 <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 80149d0:	2303      	movs	r3, #3
 80149d2:	e000      	b.n	80149d6 <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 80149d4:	2300      	movs	r3, #0
    }
}
 80149d6:	4618      	mov	r0, r3
 80149d8:	bd80      	pop	{r7, pc}
	...

080149dc <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 80149dc:	b580      	push	{r7, lr}
 80149de:	b082      	sub	sp, #8
 80149e0:	af00      	add	r7, sp, #0
 80149e2:	4603      	mov	r3, r0
 80149e4:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 80149e6:	4a25      	ldr	r2, [pc, #148]	; (8014a7c <RadioSetModem+0xa0>)
 80149e8:	79fb      	ldrb	r3, [r7, #7]
 80149ea:	7013      	strb	r3, [r2, #0]
    RFW_SetRadioModem(modem);
 80149ec:	79fb      	ldrb	r3, [r7, #7]
 80149ee:	4618      	mov	r0, r3
 80149f0:	f003 f805 	bl	80179fe <RFW_SetRadioModem>
    switch( modem )
 80149f4:	79fb      	ldrb	r3, [r7, #7]
 80149f6:	3b01      	subs	r3, #1
 80149f8:	2b03      	cmp	r3, #3
 80149fa:	d80b      	bhi.n	8014a14 <RadioSetModem+0x38>
 80149fc:	a201      	add	r2, pc, #4	; (adr r2, 8014a04 <RadioSetModem+0x28>)
 80149fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014a02:	bf00      	nop
 8014a04:	08014a23 	.word	0x08014a23
 8014a08:	08014a49 	.word	0x08014a49
 8014a0c:	08014a57 	.word	0x08014a57
 8014a10:	08014a65 	.word	0x08014a65
    {
    default:
    case MODEM_FSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8014a14:	2000      	movs	r0, #0
 8014a16:	f002 fa37 	bl	8016e88 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8014a1a:	4b18      	ldr	r3, [pc, #96]	; (8014a7c <RadioSetModem+0xa0>)
 8014a1c:	2200      	movs	r2, #0
 8014a1e:	735a      	strb	r2, [r3, #13]
        break;
 8014a20:	e028      	b.n	8014a74 <RadioSetModem+0x98>
    case MODEM_LORA:
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 8014a22:	2001      	movs	r0, #1
 8014a24:	f002 fa30 	bl	8016e88 <SUBGRF_SetPacketType>
        // Public/Private network register is reset when switching modems
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 8014a28:	4b14      	ldr	r3, [pc, #80]	; (8014a7c <RadioSetModem+0xa0>)
 8014a2a:	7b5a      	ldrb	r2, [r3, #13]
 8014a2c:	4b13      	ldr	r3, [pc, #76]	; (8014a7c <RadioSetModem+0xa0>)
 8014a2e:	7b1b      	ldrb	r3, [r3, #12]
 8014a30:	429a      	cmp	r2, r3
 8014a32:	d01e      	beq.n	8014a72 <RadioSetModem+0x96>
        {
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 8014a34:	4b11      	ldr	r3, [pc, #68]	; (8014a7c <RadioSetModem+0xa0>)
 8014a36:	7b1a      	ldrb	r2, [r3, #12]
 8014a38:	4b10      	ldr	r3, [pc, #64]	; (8014a7c <RadioSetModem+0xa0>)
 8014a3a:	735a      	strb	r2, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 8014a3c:	4b0f      	ldr	r3, [pc, #60]	; (8014a7c <RadioSetModem+0xa0>)
 8014a3e:	7b5b      	ldrb	r3, [r3, #13]
 8014a40:	4618      	mov	r0, r3
 8014a42:	f000 ff91 	bl	8015968 <RadioSetPublicNetwork>
        }
        break;
 8014a46:	e014      	b.n	8014a72 <RadioSetModem+0x96>
    case MODEM_BPSK:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8014a48:	2002      	movs	r0, #2
 8014a4a:	f002 fa1d 	bl	8016e88 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8014a4e:	4b0b      	ldr	r3, [pc, #44]	; (8014a7c <RadioSetModem+0xa0>)
 8014a50:	2200      	movs	r2, #0
 8014a52:	735a      	strb	r2, [r3, #13]
        break;
 8014a54:	e00e      	b.n	8014a74 <RadioSetModem+0x98>
    case MODEM_SIGFOX_TX:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8014a56:	2002      	movs	r0, #2
 8014a58:	f002 fa16 	bl	8016e88 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8014a5c:	4b07      	ldr	r3, [pc, #28]	; (8014a7c <RadioSetModem+0xa0>)
 8014a5e:	2200      	movs	r2, #0
 8014a60:	735a      	strb	r2, [r3, #13]
        break;
 8014a62:	e007      	b.n	8014a74 <RadioSetModem+0x98>
    case MODEM_SIGFOX_RX:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8014a64:	2000      	movs	r0, #0
 8014a66:	f002 fa0f 	bl	8016e88 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8014a6a:	4b04      	ldr	r3, [pc, #16]	; (8014a7c <RadioSetModem+0xa0>)
 8014a6c:	2200      	movs	r2, #0
 8014a6e:	735a      	strb	r2, [r3, #13]
        break;
 8014a70:	e000      	b.n	8014a74 <RadioSetModem+0x98>
        break;
 8014a72:	bf00      	nop
    }
}
 8014a74:	bf00      	nop
 8014a76:	3708      	adds	r7, #8
 8014a78:	46bd      	mov	sp, r7
 8014a7a:	bd80      	pop	{r7, pc}
 8014a7c:	20001560 	.word	0x20001560

08014a80 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 8014a80:	b580      	push	{r7, lr}
 8014a82:	b082      	sub	sp, #8
 8014a84:	af00      	add	r7, sp, #0
 8014a86:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 8014a88:	6878      	ldr	r0, [r7, #4]
 8014a8a:	f002 f9bb 	bl	8016e04 <SUBGRF_SetRfFrequency>
}
 8014a8e:	bf00      	nop
 8014a90:	3708      	adds	r7, #8
 8014a92:	46bd      	mov	sp, r7
 8014a94:	bd80      	pop	{r7, pc}

08014a96 <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 8014a96:	b580      	push	{r7, lr}
 8014a98:	b090      	sub	sp, #64	; 0x40
 8014a9a:	af0a      	add	r7, sp, #40	; 0x28
 8014a9c:	60f8      	str	r0, [r7, #12]
 8014a9e:	60b9      	str	r1, [r7, #8]
 8014aa0:	603b      	str	r3, [r7, #0]
 8014aa2:	4613      	mov	r3, r2
 8014aa4:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 8014aa6:	2301      	movs	r3, #1
 8014aa8:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 8014aaa:	2300      	movs	r3, #0
 8014aac:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 8014aae:	2300      	movs	r3, #0
 8014ab0:	613b      	str	r3, [r7, #16]

    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 8014ab2:	f000 fdfe 	bl	80156b2 <RadioStandby>
    /* ST_WORKAROUND_END */

    RadioSetModem( MODEM_FSK );
 8014ab6:	2000      	movs	r0, #0
 8014ab8:	f7ff ff90 	bl	80149dc <RadioSetModem>

    RadioSetChannel( freq );
 8014abc:	68f8      	ldr	r0, [r7, #12]
 8014abe:	f7ff ffdf 	bl	8014a80 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 8014ac2:	2301      	movs	r3, #1
 8014ac4:	9309      	str	r3, [sp, #36]	; 0x24
 8014ac6:	2300      	movs	r3, #0
 8014ac8:	9308      	str	r3, [sp, #32]
 8014aca:	2300      	movs	r3, #0
 8014acc:	9307      	str	r3, [sp, #28]
 8014ace:	2300      	movs	r3, #0
 8014ad0:	9306      	str	r3, [sp, #24]
 8014ad2:	2300      	movs	r3, #0
 8014ad4:	9305      	str	r3, [sp, #20]
 8014ad6:	2300      	movs	r3, #0
 8014ad8:	9304      	str	r3, [sp, #16]
 8014ada:	2300      	movs	r3, #0
 8014adc:	9303      	str	r3, [sp, #12]
 8014ade:	2300      	movs	r3, #0
 8014ae0:	9302      	str	r3, [sp, #8]
 8014ae2:	2303      	movs	r3, #3
 8014ae4:	9301      	str	r3, [sp, #4]
 8014ae6:	68bb      	ldr	r3, [r7, #8]
 8014ae8:	9300      	str	r3, [sp, #0]
 8014aea:	2300      	movs	r3, #0
 8014aec:	f44f 7216 	mov.w	r2, #600	; 0x258
 8014af0:	68b9      	ldr	r1, [r7, #8]
 8014af2:	2000      	movs	r0, #0
 8014af4:	f000 f840 	bl	8014b78 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 8014af8:	2000      	movs	r0, #0
 8014afa:	f000 fde1 	bl	80156c0 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 8014afe:	f000 ff61 	bl	80159c4 <RadioGetWakeupTime>
 8014b02:	4603      	mov	r3, r0
 8014b04:	4618      	mov	r0, r3
 8014b06:	f7ec fdfe 	bl	8001706 <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 8014b0a:	f003 ff71 	bl	80189f0 <UTIL_TIMER_GetCurrentTime>
 8014b0e:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8014b10:	e00d      	b.n	8014b2e <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 8014b12:	2000      	movs	r0, #0
 8014b14:	f000 fea6 	bl	8015864 <RadioRssi>
 8014b18:	4603      	mov	r3, r0
 8014b1a:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 8014b1c:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8014b20:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8014b24:	429a      	cmp	r2, r3
 8014b26:	dd02      	ble.n	8014b2e <RadioIsChannelFree+0x98>
        {
            status = false;
 8014b28:	2300      	movs	r3, #0
 8014b2a:	75fb      	strb	r3, [r7, #23]
            break;
 8014b2c:	e006      	b.n	8014b3c <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8014b2e:	6938      	ldr	r0, [r7, #16]
 8014b30:	f003 ff70 	bl	8018a14 <UTIL_TIMER_GetElapsedTime>
 8014b34:	4602      	mov	r2, r0
 8014b36:	683b      	ldr	r3, [r7, #0]
 8014b38:	4293      	cmp	r3, r2
 8014b3a:	d8ea      	bhi.n	8014b12 <RadioIsChannelFree+0x7c>
        }
    }
    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 8014b3c:	f000 fdb9 	bl	80156b2 <RadioStandby>
    /* ST_WORKAROUND_END */
    return status;
 8014b40:	7dfb      	ldrb	r3, [r7, #23]
}
 8014b42:	4618      	mov	r0, r3
 8014b44:	3718      	adds	r7, #24
 8014b46:	46bd      	mov	sp, r7
 8014b48:	bd80      	pop	{r7, pc}

08014b4a <RadioRandom>:

static uint32_t RadioRandom( void )
{
 8014b4a:	b580      	push	{r7, lr}
 8014b4c:	b082      	sub	sp, #8
 8014b4e:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 8014b50:	2300      	movs	r3, #0
 8014b52:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    // Set LoRa modem ON
    RadioSetModem( MODEM_LORA );
 8014b54:	2001      	movs	r0, #1
 8014b56:	f7ff ff41 	bl	80149dc <RadioSetModem>

    // Disable LoRa modem interrupts
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8014b5a:	2300      	movs	r3, #0
 8014b5c:	2200      	movs	r2, #0
 8014b5e:	2100      	movs	r1, #0
 8014b60:	2000      	movs	r0, #0
 8014b62:	f002 f8f3 	bl	8016d4c <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 8014b66:	f001 fea8 	bl	80168ba <SUBGRF_GetRandom>
 8014b6a:	6078      	str	r0, [r7, #4]

    return rnd;
 8014b6c:	687b      	ldr	r3, [r7, #4]
}
 8014b6e:	4618      	mov	r0, r3
 8014b70:	3708      	adds	r7, #8
 8014b72:	46bd      	mov	sp, r7
 8014b74:	bd80      	pop	{r7, pc}
	...

08014b78 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 8014b78:	b580      	push	{r7, lr}
 8014b7a:	b08a      	sub	sp, #40	; 0x28
 8014b7c:	af00      	add	r7, sp, #0
 8014b7e:	60b9      	str	r1, [r7, #8]
 8014b80:	607a      	str	r2, [r7, #4]
 8014b82:	461a      	mov	r2, r3
 8014b84:	4603      	mov	r3, r0
 8014b86:	73fb      	strb	r3, [r7, #15]
 8014b88:	4613      	mov	r3, r2
 8014b8a:	73bb      	strb	r3, [r7, #14]

    uint8_t modReg;
    SubgRf.RxContinuous = rxContinuous;
 8014b8c:	4abd      	ldr	r2, [pc, #756]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014b8e:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8014b92:	7053      	strb	r3, [r2, #1]
    RFW_DeInit(); /* ST_WORKAROUND: Switch Off FwPacketDecoding by default */
 8014b94:	f002 fef1 	bl	801797a <RFW_DeInit>
    if( rxContinuous == true )
 8014b98:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8014b9c:	2b00      	cmp	r3, #0
 8014b9e:	d001      	beq.n	8014ba4 <RadioSetRxConfig+0x2c>
    {
        symbTimeout = 0;
 8014ba0:	2300      	movs	r3, #0
 8014ba2:	873b      	strh	r3, [r7, #56]	; 0x38
    }
    if( fixLen == true )
 8014ba4:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8014ba8:	2b00      	cmp	r3, #0
 8014baa:	d004      	beq.n	8014bb6 <RadioSetRxConfig+0x3e>
    {
        MaxPayloadLength = payloadLen;
 8014bac:	4ab6      	ldr	r2, [pc, #728]	; (8014e88 <RadioSetRxConfig+0x310>)
 8014bae:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8014bb2:	7013      	strb	r3, [r2, #0]
 8014bb4:	e002      	b.n	8014bbc <RadioSetRxConfig+0x44>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 8014bb6:	4bb4      	ldr	r3, [pc, #720]	; (8014e88 <RadioSetRxConfig+0x310>)
 8014bb8:	22ff      	movs	r2, #255	; 0xff
 8014bba:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 8014bbc:	7bfb      	ldrb	r3, [r7, #15]
 8014bbe:	2b04      	cmp	r3, #4
 8014bc0:	d009      	beq.n	8014bd6 <RadioSetRxConfig+0x5e>
 8014bc2:	2b04      	cmp	r3, #4
 8014bc4:	f300 81da 	bgt.w	8014f7c <RadioSetRxConfig+0x404>
 8014bc8:	2b00      	cmp	r3, #0
 8014bca:	f000 80bf 	beq.w	8014d4c <RadioSetRxConfig+0x1d4>
 8014bce:	2b01      	cmp	r3, #1
 8014bd0:	f000 812c 	beq.w	8014e2c <RadioSetRxConfig+0x2b4>
            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 8014bd4:	e1d2      	b.n	8014f7c <RadioSetRxConfig+0x404>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 8014bd6:	2001      	movs	r0, #1
 8014bd8:	f001 ffb4 	bl	8016b44 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8014bdc:	4ba9      	ldr	r3, [pc, #676]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014bde:	2200      	movs	r2, #0
 8014be0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8014be4:	4aa7      	ldr	r2, [pc, #668]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014be6:	687b      	ldr	r3, [r7, #4]
 8014be8:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 8014bea:	4ba6      	ldr	r3, [pc, #664]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014bec:	2209      	movs	r2, #9
 8014bee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 8014bf2:	4ba4      	ldr	r3, [pc, #656]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014bf4:	f44f 7248 	mov.w	r2, #800	; 0x320
 8014bf8:	641a      	str	r2, [r3, #64]	; 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8014bfa:	68b8      	ldr	r0, [r7, #8]
 8014bfc:	f002 fdee 	bl	80177dc <SUBGRF_GetFskBandwidthRegValue>
 8014c00:	4603      	mov	r3, r0
 8014c02:	461a      	mov	r2, r3
 8014c04:	4b9f      	ldr	r3, [pc, #636]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014c06:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8014c0a:	4b9e      	ldr	r3, [pc, #632]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014c0c:	2200      	movs	r2, #0
 8014c0e:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8014c10:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8014c12:	00db      	lsls	r3, r3, #3
 8014c14:	b29a      	uxth	r2, r3
 8014c16:	4b9b      	ldr	r3, [pc, #620]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014c18:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 8014c1a:	4b9a      	ldr	r3, [pc, #616]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014c1c:	2200      	movs	r2, #0
 8014c1e:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 8014c20:	4b98      	ldr	r3, [pc, #608]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014c22:	2210      	movs	r2, #16
 8014c24:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8014c26:	4b97      	ldr	r3, [pc, #604]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014c28:	2200      	movs	r2, #0
 8014c2a:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 8014c2c:	4b95      	ldr	r3, [pc, #596]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014c2e:	2200      	movs	r2, #0
 8014c30:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8014c32:	4b95      	ldr	r3, [pc, #596]	; (8014e88 <RadioSetRxConfig+0x310>)
 8014c34:	781a      	ldrb	r2, [r3, #0]
 8014c36:	4b93      	ldr	r3, [pc, #588]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014c38:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8014c3a:	4b92      	ldr	r3, [pc, #584]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014c3c:	2201      	movs	r2, #1
 8014c3e:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 8014c40:	4b90      	ldr	r3, [pc, #576]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014c42:	2200      	movs	r2, #0
 8014c44:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 8014c46:	2004      	movs	r0, #4
 8014c48:	f7ff fec8 	bl	80149dc <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8014c4c:	488f      	ldr	r0, [pc, #572]	; (8014e8c <RadioSetRxConfig+0x314>)
 8014c4e:	f002 f9a7 	bl	8016fa0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8014c52:	488f      	ldr	r0, [pc, #572]	; (8014e90 <RadioSetRxConfig+0x318>)
 8014c54:	f002 fa70 	bl	8017138 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8014c58:	4a8e      	ldr	r2, [pc, #568]	; (8014e94 <RadioSetRxConfig+0x31c>)
 8014c5a:	f107 031c 	add.w	r3, r7, #28
 8014c5e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014c62:	e883 0003 	stmia.w	r3, {r0, r1}
 8014c66:	f107 031c 	add.w	r3, r7, #28
 8014c6a:	4618      	mov	r0, r3
 8014c6c:	f001 fda3 	bl	80167b6 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8014c70:	f240 10ff 	movw	r0, #511	; 0x1ff
 8014c74:	f001 fdee 	bl	8016854 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(0x8b8);
 8014c78:	f640 00b8 	movw	r0, #2232	; 0x8b8
 8014c7c:	f000 fe11 	bl	80158a2 <RadioRead>
 8014c80:	4603      	mov	r3, r0
 8014c82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=RADIO_BIT_MASK(4);
 8014c86:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014c8a:	f023 0310 	bic.w	r3, r3, #16
 8014c8e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x8b8, modReg);
 8014c92:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014c96:	4619      	mov	r1, r3
 8014c98:	f640 00b8 	movw	r0, #2232	; 0x8b8
 8014c9c:	f000 fdef 	bl	801587e <RadioWrite>
            RadioWrite(0x8b9, 0x4 );
 8014ca0:	2104      	movs	r1, #4
 8014ca2:	f640 00b9 	movw	r0, #2233	; 0x8b9
 8014ca6:	f000 fdea 	bl	801587e <RadioWrite>
            modReg= RadioRead(0x89b);
 8014caa:	f640 009b 	movw	r0, #2203	; 0x89b
 8014cae:	f000 fdf8 	bl	80158a2 <RadioRead>
 8014cb2:	4603      	mov	r3, r0
 8014cb4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8014cb8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014cbc:	f023 031c 	bic.w	r3, r3, #28
 8014cc0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x89b, (modReg| (0x1<<3) ) );
 8014cc4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014cc8:	f043 0308 	orr.w	r3, r3, #8
 8014ccc:	b2db      	uxtb	r3, r3
 8014cce:	4619      	mov	r1, r3
 8014cd0:	f640 009b 	movw	r0, #2203	; 0x89b
 8014cd4:	f000 fdd3 	bl	801587e <RadioWrite>
            modReg= RadioRead(0x6d1);
 8014cd8:	f240 60d1 	movw	r0, #1745	; 0x6d1
 8014cdc:	f000 fde1 	bl	80158a2 <RadioRead>
 8014ce0:	4603      	mov	r3, r0
 8014ce2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8014ce6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014cea:	f023 0318 	bic.w	r3, r3, #24
 8014cee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6d1, (modReg| (0x3<<3) ));
 8014cf2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014cf6:	f043 0318 	orr.w	r3, r3, #24
 8014cfa:	b2db      	uxtb	r3, r3
 8014cfc:	4619      	mov	r1, r3
 8014cfe:	f240 60d1 	movw	r0, #1745	; 0x6d1
 8014d02:	f000 fdbc 	bl	801587e <RadioWrite>
            modReg= RadioRead(0x6ac);
 8014d06:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8014d0a:	f000 fdca 	bl	80158a2 <RadioRead>
 8014d0e:	4603      	mov	r3, r0
 8014d10:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 8014d14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014d18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8014d1c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6ac, (modReg| (0x5<<4) ));
 8014d20:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014d24:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8014d28:	b2db      	uxtb	r3, r3
 8014d2a:	4619      	mov	r1, r3
 8014d2c:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8014d30:	f000 fda5 	bl	801587e <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8014d34:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8014d36:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8014d3a:	fb02 f303 	mul.w	r3, r2, r3
 8014d3e:	461a      	mov	r2, r3
 8014d40:	687b      	ldr	r3, [r7, #4]
 8014d42:	fbb2 f3f3 	udiv	r3, r2, r3
 8014d46:	4a4f      	ldr	r2, [pc, #316]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014d48:	6093      	str	r3, [r2, #8]
            break;
 8014d4a:	e118      	b.n	8014f7e <RadioSetRxConfig+0x406>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8014d4c:	2000      	movs	r0, #0
 8014d4e:	f001 fef9 	bl	8016b44 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8014d52:	4b4c      	ldr	r3, [pc, #304]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014d54:	2200      	movs	r2, #0
 8014d56:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8014d5a:	4a4a      	ldr	r2, [pc, #296]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014d5c:	687b      	ldr	r3, [r7, #4]
 8014d5e:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8014d60:	4b48      	ldr	r3, [pc, #288]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014d62:	220b      	movs	r2, #11
 8014d64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8014d68:	68b8      	ldr	r0, [r7, #8]
 8014d6a:	f002 fd37 	bl	80177dc <SUBGRF_GetFskBandwidthRegValue>
 8014d6e:	4603      	mov	r3, r0
 8014d70:	461a      	mov	r2, r3
 8014d72:	4b44      	ldr	r3, [pc, #272]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014d74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8014d78:	4b42      	ldr	r3, [pc, #264]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014d7a:	2200      	movs	r2, #0
 8014d7c:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8014d7e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8014d80:	00db      	lsls	r3, r3, #3
 8014d82:	b29a      	uxth	r2, r3
 8014d84:	4b3f      	ldr	r3, [pc, #252]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014d86:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8014d88:	4b3e      	ldr	r3, [pc, #248]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014d8a:	2204      	movs	r2, #4
 8014d8c:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 8014d8e:	4b3d      	ldr	r3, [pc, #244]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014d90:	2218      	movs	r2, #24
 8014d92:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8014d94:	4b3b      	ldr	r3, [pc, #236]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014d96:	2200      	movs	r2, #0
 8014d98:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8014d9a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8014d9e:	f083 0301 	eor.w	r3, r3, #1
 8014da2:	b2db      	uxtb	r3, r3
 8014da4:	461a      	mov	r2, r3
 8014da6:	4b37      	ldr	r3, [pc, #220]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014da8:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8014daa:	4b37      	ldr	r3, [pc, #220]	; (8014e88 <RadioSetRxConfig+0x310>)
 8014dac:	781a      	ldrb	r2, [r3, #0]
 8014dae:	4b35      	ldr	r3, [pc, #212]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014db0:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 8014db2:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8014db6:	2b00      	cmp	r3, #0
 8014db8:	d003      	beq.n	8014dc2 <RadioSetRxConfig+0x24a>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8014dba:	4b32      	ldr	r3, [pc, #200]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014dbc:	22f2      	movs	r2, #242	; 0xf2
 8014dbe:	75da      	strb	r2, [r3, #23]
 8014dc0:	e002      	b.n	8014dc8 <RadioSetRxConfig+0x250>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8014dc2:	4b30      	ldr	r3, [pc, #192]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014dc4:	2201      	movs	r2, #1
 8014dc6:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8014dc8:	4b2e      	ldr	r3, [pc, #184]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014dca:	2201      	movs	r2, #1
 8014dcc:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8014dce:	f000 fc70 	bl	80156b2 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8014dd2:	4b2c      	ldr	r3, [pc, #176]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014dd4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8014dd8:	2b00      	cmp	r3, #0
 8014dda:	bf14      	ite	ne
 8014ddc:	2301      	movne	r3, #1
 8014dde:	2300      	moveq	r3, #0
 8014de0:	b2db      	uxtb	r3, r3
 8014de2:	4618      	mov	r0, r3
 8014de4:	f7ff fdfa 	bl	80149dc <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8014de8:	4828      	ldr	r0, [pc, #160]	; (8014e8c <RadioSetRxConfig+0x314>)
 8014dea:	f002 f8d9 	bl	8016fa0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8014dee:	4828      	ldr	r0, [pc, #160]	; (8014e90 <RadioSetRxConfig+0x318>)
 8014df0:	f002 f9a2 	bl	8017138 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8014df4:	4a28      	ldr	r2, [pc, #160]	; (8014e98 <RadioSetRxConfig+0x320>)
 8014df6:	f107 0314 	add.w	r3, r7, #20
 8014dfa:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014dfe:	e883 0003 	stmia.w	r3, {r0, r1}
 8014e02:	f107 0314 	add.w	r3, r7, #20
 8014e06:	4618      	mov	r0, r3
 8014e08:	f001 fcd5 	bl	80167b6 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8014e0c:	f240 10ff 	movw	r0, #511	; 0x1ff
 8014e10:	f001 fd20 	bl	8016854 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8014e14:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8014e16:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8014e1a:	fb02 f303 	mul.w	r3, r2, r3
 8014e1e:	461a      	mov	r2, r3
 8014e20:	687b      	ldr	r3, [r7, #4]
 8014e22:	fbb2 f3f3 	udiv	r3, r2, r3
 8014e26:	4a17      	ldr	r2, [pc, #92]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014e28:	6093      	str	r3, [r2, #8]
            break;
 8014e2a:	e0a8      	b.n	8014f7e <RadioSetRxConfig+0x406>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8014e2c:	2000      	movs	r0, #0
 8014e2e:	f001 fe89 	bl	8016b44 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8014e32:	4b14      	ldr	r3, [pc, #80]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014e34:	2201      	movs	r2, #1
 8014e36:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 8014e3a:	687b      	ldr	r3, [r7, #4]
 8014e3c:	b2da      	uxtb	r2, r3
 8014e3e:	4b11      	ldr	r3, [pc, #68]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014e40:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 8014e44:	4a15      	ldr	r2, [pc, #84]	; (8014e9c <RadioSetRxConfig+0x324>)
 8014e46:	68bb      	ldr	r3, [r7, #8]
 8014e48:	4413      	add	r3, r2
 8014e4a:	781a      	ldrb	r2, [r3, #0]
 8014e4c:	4b0d      	ldr	r3, [pc, #52]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014e4e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 8014e52:	4a0c      	ldr	r2, [pc, #48]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014e54:	7bbb      	ldrb	r3, [r7, #14]
 8014e56:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8014e5a:	68bb      	ldr	r3, [r7, #8]
 8014e5c:	2b00      	cmp	r3, #0
 8014e5e:	d105      	bne.n	8014e6c <RadioSetRxConfig+0x2f4>
 8014e60:	687b      	ldr	r3, [r7, #4]
 8014e62:	2b0b      	cmp	r3, #11
 8014e64:	d008      	beq.n	8014e78 <RadioSetRxConfig+0x300>
 8014e66:	687b      	ldr	r3, [r7, #4]
 8014e68:	2b0c      	cmp	r3, #12
 8014e6a:	d005      	beq.n	8014e78 <RadioSetRxConfig+0x300>
 8014e6c:	68bb      	ldr	r3, [r7, #8]
 8014e6e:	2b01      	cmp	r3, #1
 8014e70:	d116      	bne.n	8014ea0 <RadioSetRxConfig+0x328>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8014e72:	687b      	ldr	r3, [r7, #4]
 8014e74:	2b0c      	cmp	r3, #12
 8014e76:	d113      	bne.n	8014ea0 <RadioSetRxConfig+0x328>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8014e78:	4b02      	ldr	r3, [pc, #8]	; (8014e84 <RadioSetRxConfig+0x30c>)
 8014e7a:	2201      	movs	r2, #1
 8014e7c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8014e80:	e012      	b.n	8014ea8 <RadioSetRxConfig+0x330>
 8014e82:	bf00      	nop
 8014e84:	20001560 	.word	0x20001560
 8014e88:	200000d0 	.word	0x200000d0
 8014e8c:	20001598 	.word	0x20001598
 8014e90:	2000156e 	.word	0x2000156e
 8014e94:	08019664 	.word	0x08019664
 8014e98:	0801966c 	.word	0x0801966c
 8014e9c:	08019c50 	.word	0x08019c50
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8014ea0:	4b39      	ldr	r3, [pc, #228]	; (8014f88 <RadioSetRxConfig+0x410>)
 8014ea2:	2200      	movs	r2, #0
 8014ea4:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8014ea8:	4b37      	ldr	r3, [pc, #220]	; (8014f88 <RadioSetRxConfig+0x410>)
 8014eaa:	2201      	movs	r2, #1
 8014eac:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8014eae:	4b36      	ldr	r3, [pc, #216]	; (8014f88 <RadioSetRxConfig+0x410>)
 8014eb0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8014eb4:	2b05      	cmp	r3, #5
 8014eb6:	d004      	beq.n	8014ec2 <RadioSetRxConfig+0x34a>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 8014eb8:	4b33      	ldr	r3, [pc, #204]	; (8014f88 <RadioSetRxConfig+0x410>)
 8014eba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8014ebe:	2b06      	cmp	r3, #6
 8014ec0:	d10a      	bne.n	8014ed8 <RadioSetRxConfig+0x360>
                if( preambleLen < 12 )
 8014ec2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8014ec4:	2b0b      	cmp	r3, #11
 8014ec6:	d803      	bhi.n	8014ed0 <RadioSetRxConfig+0x358>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8014ec8:	4b2f      	ldr	r3, [pc, #188]	; (8014f88 <RadioSetRxConfig+0x410>)
 8014eca:	220c      	movs	r2, #12
 8014ecc:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 8014ece:	e006      	b.n	8014ede <RadioSetRxConfig+0x366>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8014ed0:	4a2d      	ldr	r2, [pc, #180]	; (8014f88 <RadioSetRxConfig+0x410>)
 8014ed2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8014ed4:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 8014ed6:	e002      	b.n	8014ede <RadioSetRxConfig+0x366>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8014ed8:	4a2b      	ldr	r2, [pc, #172]	; (8014f88 <RadioSetRxConfig+0x410>)
 8014eda:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8014edc:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8014ede:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8014ee2:	4b29      	ldr	r3, [pc, #164]	; (8014f88 <RadioSetRxConfig+0x410>)
 8014ee4:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8014ee6:	4b29      	ldr	r3, [pc, #164]	; (8014f8c <RadioSetRxConfig+0x414>)
 8014ee8:	781a      	ldrb	r2, [r3, #0]
 8014eea:	4b27      	ldr	r3, [pc, #156]	; (8014f88 <RadioSetRxConfig+0x410>)
 8014eec:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8014eee:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 8014ef2:	4b25      	ldr	r3, [pc, #148]	; (8014f88 <RadioSetRxConfig+0x410>)
 8014ef4:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8014ef8:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8014efc:	4b22      	ldr	r3, [pc, #136]	; (8014f88 <RadioSetRxConfig+0x410>)
 8014efe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 8014f02:	f000 fbd6 	bl	80156b2 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8014f06:	4b20      	ldr	r3, [pc, #128]	; (8014f88 <RadioSetRxConfig+0x410>)
 8014f08:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8014f0c:	2b00      	cmp	r3, #0
 8014f0e:	bf14      	ite	ne
 8014f10:	2301      	movne	r3, #1
 8014f12:	2300      	moveq	r3, #0
 8014f14:	b2db      	uxtb	r3, r3
 8014f16:	4618      	mov	r0, r3
 8014f18:	f7ff fd60 	bl	80149dc <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8014f1c:	481c      	ldr	r0, [pc, #112]	; (8014f90 <RadioSetRxConfig+0x418>)
 8014f1e:	f002 f83f 	bl	8016fa0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8014f22:	481c      	ldr	r0, [pc, #112]	; (8014f94 <RadioSetRxConfig+0x41c>)
 8014f24:	f002 f908 	bl	8017138 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8014f28:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8014f2a:	b2db      	uxtb	r3, r3
 8014f2c:	4618      	mov	r0, r3
 8014f2e:	f001 fe18 	bl	8016b62 <SUBGRF_SetLoRaSymbNumTimeout>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8014f32:	4b15      	ldr	r3, [pc, #84]	; (8014f88 <RadioSetRxConfig+0x410>)
 8014f34:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8014f38:	2b01      	cmp	r3, #1
 8014f3a:	d10d      	bne.n	8014f58 <RadioSetRxConfig+0x3e0>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 8014f3c:	f240 7036 	movw	r0, #1846	; 0x736
 8014f40:	f002 fa56 	bl	80173f0 <SUBGRF_ReadRegister>
 8014f44:	4603      	mov	r3, r0
 8014f46:	f023 0304 	bic.w	r3, r3, #4
 8014f4a:	b2db      	uxtb	r3, r3
 8014f4c:	4619      	mov	r1, r3
 8014f4e:	f240 7036 	movw	r0, #1846	; 0x736
 8014f52:	f002 fa39 	bl	80173c8 <SUBGRF_WriteRegister>
 8014f56:	e00c      	b.n	8014f72 <RadioSetRxConfig+0x3fa>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 8014f58:	f240 7036 	movw	r0, #1846	; 0x736
 8014f5c:	f002 fa48 	bl	80173f0 <SUBGRF_ReadRegister>
 8014f60:	4603      	mov	r3, r0
 8014f62:	f043 0304 	orr.w	r3, r3, #4
 8014f66:	b2db      	uxtb	r3, r3
 8014f68:	4619      	mov	r1, r3
 8014f6a:	f240 7036 	movw	r0, #1846	; 0x736
 8014f6e:	f002 fa2b 	bl	80173c8 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8014f72:	4b05      	ldr	r3, [pc, #20]	; (8014f88 <RadioSetRxConfig+0x410>)
 8014f74:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014f78:	609a      	str	r2, [r3, #8]
            break;
 8014f7a:	e000      	b.n	8014f7e <RadioSetRxConfig+0x406>
            break;
 8014f7c:	bf00      	nop
    }
}
 8014f7e:	bf00      	nop
 8014f80:	3728      	adds	r7, #40	; 0x28
 8014f82:	46bd      	mov	sp, r7
 8014f84:	bd80      	pop	{r7, pc}
 8014f86:	bf00      	nop
 8014f88:	20001560 	.word	0x20001560
 8014f8c:	200000d0 	.word	0x200000d0
 8014f90:	20001598 	.word	0x20001598
 8014f94:	2000156e 	.word	0x2000156e

08014f98 <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 8014f98:	b580      	push	{r7, lr}
 8014f9a:	b086      	sub	sp, #24
 8014f9c:	af00      	add	r7, sp, #0
 8014f9e:	60ba      	str	r2, [r7, #8]
 8014fa0:	607b      	str	r3, [r7, #4]
 8014fa2:	4603      	mov	r3, r0
 8014fa4:	73fb      	strb	r3, [r7, #15]
 8014fa6:	460b      	mov	r3, r1
 8014fa8:	73bb      	strb	r3, [r7, #14]
    RFW_DeInit(); /* ST_WORKAROUND: Switch Off FwPacketDecoding by default */
 8014faa:	f002 fce6 	bl	801797a <RFW_DeInit>
    switch( modem )
 8014fae:	7bfb      	ldrb	r3, [r7, #15]
 8014fb0:	2b03      	cmp	r3, #3
 8014fb2:	f000 80d7 	beq.w	8015164 <RadioSetTxConfig+0x1cc>
 8014fb6:	2b03      	cmp	r3, #3
 8014fb8:	f300 80e6 	bgt.w	8015188 <RadioSetTxConfig+0x1f0>
 8014fbc:	2b00      	cmp	r3, #0
 8014fbe:	d002      	beq.n	8014fc6 <RadioSetTxConfig+0x2e>
 8014fc0:	2b01      	cmp	r3, #1
 8014fc2:	d061      	beq.n	8015088 <RadioSetTxConfig+0xf0>
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;

        default:
            break;
 8014fc4:	e0e0      	b.n	8015188 <RadioSetTxConfig+0x1f0>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8014fc6:	4b7c      	ldr	r3, [pc, #496]	; (80151b8 <RadioSetTxConfig+0x220>)
 8014fc8:	2200      	movs	r2, #0
 8014fca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8014fce:	4a7a      	ldr	r2, [pc, #488]	; (80151b8 <RadioSetTxConfig+0x220>)
 8014fd0:	6a3b      	ldr	r3, [r7, #32]
 8014fd2:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8014fd4:	4b78      	ldr	r3, [pc, #480]	; (80151b8 <RadioSetTxConfig+0x220>)
 8014fd6:	220b      	movs	r2, #11
 8014fd8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8014fdc:	6878      	ldr	r0, [r7, #4]
 8014fde:	f002 fbfd 	bl	80177dc <SUBGRF_GetFskBandwidthRegValue>
 8014fe2:	4603      	mov	r3, r0
 8014fe4:	461a      	mov	r2, r3
 8014fe6:	4b74      	ldr	r3, [pc, #464]	; (80151b8 <RadioSetTxConfig+0x220>)
 8014fe8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 8014fec:	4a72      	ldr	r2, [pc, #456]	; (80151b8 <RadioSetTxConfig+0x220>)
 8014fee:	68bb      	ldr	r3, [r7, #8]
 8014ff0:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8014ff2:	4b71      	ldr	r3, [pc, #452]	; (80151b8 <RadioSetTxConfig+0x220>)
 8014ff4:	2200      	movs	r2, #0
 8014ff6:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8014ff8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8014ffa:	00db      	lsls	r3, r3, #3
 8014ffc:	b29a      	uxth	r2, r3
 8014ffe:	4b6e      	ldr	r3, [pc, #440]	; (80151b8 <RadioSetTxConfig+0x220>)
 8015000:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8015002:	4b6d      	ldr	r3, [pc, #436]	; (80151b8 <RadioSetTxConfig+0x220>)
 8015004:	2204      	movs	r2, #4
 8015006:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 8015008:	4b6b      	ldr	r3, [pc, #428]	; (80151b8 <RadioSetTxConfig+0x220>)
 801500a:	2218      	movs	r2, #24
 801500c:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801500e:	4b6a      	ldr	r3, [pc, #424]	; (80151b8 <RadioSetTxConfig+0x220>)
 8015010:	2200      	movs	r2, #0
 8015012:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8015014:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8015018:	f083 0301 	eor.w	r3, r3, #1
 801501c:	b2db      	uxtb	r3, r3
 801501e:	461a      	mov	r2, r3
 8015020:	4b65      	ldr	r3, [pc, #404]	; (80151b8 <RadioSetTxConfig+0x220>)
 8015022:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 8015024:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8015028:	2b00      	cmp	r3, #0
 801502a:	d003      	beq.n	8015034 <RadioSetTxConfig+0x9c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801502c:	4b62      	ldr	r3, [pc, #392]	; (80151b8 <RadioSetTxConfig+0x220>)
 801502e:	22f2      	movs	r2, #242	; 0xf2
 8015030:	75da      	strb	r2, [r3, #23]
 8015032:	e002      	b.n	801503a <RadioSetTxConfig+0xa2>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8015034:	4b60      	ldr	r3, [pc, #384]	; (80151b8 <RadioSetTxConfig+0x220>)
 8015036:	2201      	movs	r2, #1
 8015038:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801503a:	4b5f      	ldr	r3, [pc, #380]	; (80151b8 <RadioSetTxConfig+0x220>)
 801503c:	2201      	movs	r2, #1
 801503e:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8015040:	f000 fb37 	bl	80156b2 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8015044:	4b5c      	ldr	r3, [pc, #368]	; (80151b8 <RadioSetTxConfig+0x220>)
 8015046:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801504a:	2b00      	cmp	r3, #0
 801504c:	bf14      	ite	ne
 801504e:	2301      	movne	r3, #1
 8015050:	2300      	moveq	r3, #0
 8015052:	b2db      	uxtb	r3, r3
 8015054:	4618      	mov	r0, r3
 8015056:	f7ff fcc1 	bl	80149dc <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801505a:	4858      	ldr	r0, [pc, #352]	; (80151bc <RadioSetTxConfig+0x224>)
 801505c:	f001 ffa0 	bl	8016fa0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8015060:	4857      	ldr	r0, [pc, #348]	; (80151c0 <RadioSetTxConfig+0x228>)
 8015062:	f002 f869 	bl	8017138 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8015066:	4a57      	ldr	r2, [pc, #348]	; (80151c4 <RadioSetTxConfig+0x22c>)
 8015068:	f107 0310 	add.w	r3, r7, #16
 801506c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8015070:	e883 0003 	stmia.w	r3, {r0, r1}
 8015074:	f107 0310 	add.w	r3, r7, #16
 8015078:	4618      	mov	r0, r3
 801507a:	f001 fb9c 	bl	80167b6 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801507e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8015082:	f001 fbe7 	bl	8016854 <SUBGRF_SetWhiteningSeed>
            break;
 8015086:	e080      	b.n	801518a <RadioSetTxConfig+0x1f2>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8015088:	4b4b      	ldr	r3, [pc, #300]	; (80151b8 <RadioSetTxConfig+0x220>)
 801508a:	2201      	movs	r2, #1
 801508c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 8015090:	6a3b      	ldr	r3, [r7, #32]
 8015092:	b2da      	uxtb	r2, r3
 8015094:	4b48      	ldr	r3, [pc, #288]	; (80151b8 <RadioSetTxConfig+0x220>)
 8015096:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 801509a:	4a4b      	ldr	r2, [pc, #300]	; (80151c8 <RadioSetTxConfig+0x230>)
 801509c:	687b      	ldr	r3, [r7, #4]
 801509e:	4413      	add	r3, r2
 80150a0:	781a      	ldrb	r2, [r3, #0]
 80150a2:	4b45      	ldr	r3, [pc, #276]	; (80151b8 <RadioSetTxConfig+0x220>)
 80150a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 80150a8:	4a43      	ldr	r2, [pc, #268]	; (80151b8 <RadioSetTxConfig+0x220>)
 80150aa:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80150ae:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80150b2:	687b      	ldr	r3, [r7, #4]
 80150b4:	2b00      	cmp	r3, #0
 80150b6:	d105      	bne.n	80150c4 <RadioSetTxConfig+0x12c>
 80150b8:	6a3b      	ldr	r3, [r7, #32]
 80150ba:	2b0b      	cmp	r3, #11
 80150bc:	d008      	beq.n	80150d0 <RadioSetTxConfig+0x138>
 80150be:	6a3b      	ldr	r3, [r7, #32]
 80150c0:	2b0c      	cmp	r3, #12
 80150c2:	d005      	beq.n	80150d0 <RadioSetTxConfig+0x138>
 80150c4:	687b      	ldr	r3, [r7, #4]
 80150c6:	2b01      	cmp	r3, #1
 80150c8:	d107      	bne.n	80150da <RadioSetTxConfig+0x142>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80150ca:	6a3b      	ldr	r3, [r7, #32]
 80150cc:	2b0c      	cmp	r3, #12
 80150ce:	d104      	bne.n	80150da <RadioSetTxConfig+0x142>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 80150d0:	4b39      	ldr	r3, [pc, #228]	; (80151b8 <RadioSetTxConfig+0x220>)
 80150d2:	2201      	movs	r2, #1
 80150d4:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 80150d8:	e003      	b.n	80150e2 <RadioSetTxConfig+0x14a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 80150da:	4b37      	ldr	r3, [pc, #220]	; (80151b8 <RadioSetTxConfig+0x220>)
 80150dc:	2200      	movs	r2, #0
 80150de:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80150e2:	4b35      	ldr	r3, [pc, #212]	; (80151b8 <RadioSetTxConfig+0x220>)
 80150e4:	2201      	movs	r2, #1
 80150e6:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80150e8:	4b33      	ldr	r3, [pc, #204]	; (80151b8 <RadioSetTxConfig+0x220>)
 80150ea:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80150ee:	2b05      	cmp	r3, #5
 80150f0:	d004      	beq.n	80150fc <RadioSetTxConfig+0x164>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 80150f2:	4b31      	ldr	r3, [pc, #196]	; (80151b8 <RadioSetTxConfig+0x220>)
 80150f4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80150f8:	2b06      	cmp	r3, #6
 80150fa:	d10a      	bne.n	8015112 <RadioSetTxConfig+0x17a>
                if( preambleLen < 12 )
 80150fc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80150fe:	2b0b      	cmp	r3, #11
 8015100:	d803      	bhi.n	801510a <RadioSetTxConfig+0x172>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8015102:	4b2d      	ldr	r3, [pc, #180]	; (80151b8 <RadioSetTxConfig+0x220>)
 8015104:	220c      	movs	r2, #12
 8015106:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 8015108:	e006      	b.n	8015118 <RadioSetTxConfig+0x180>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801510a:	4a2b      	ldr	r2, [pc, #172]	; (80151b8 <RadioSetTxConfig+0x220>)
 801510c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801510e:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 8015110:	e002      	b.n	8015118 <RadioSetTxConfig+0x180>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8015112:	4a29      	ldr	r2, [pc, #164]	; (80151b8 <RadioSetTxConfig+0x220>)
 8015114:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8015116:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8015118:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 801511c:	4b26      	ldr	r3, [pc, #152]	; (80151b8 <RadioSetTxConfig+0x220>)
 801511e:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8015120:	4b2a      	ldr	r3, [pc, #168]	; (80151cc <RadioSetTxConfig+0x234>)
 8015122:	781a      	ldrb	r2, [r3, #0]
 8015124:	4b24      	ldr	r3, [pc, #144]	; (80151b8 <RadioSetTxConfig+0x220>)
 8015126:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8015128:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 801512c:	4b22      	ldr	r3, [pc, #136]	; (80151b8 <RadioSetTxConfig+0x220>)
 801512e:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8015132:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8015136:	4b20      	ldr	r3, [pc, #128]	; (80151b8 <RadioSetTxConfig+0x220>)
 8015138:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 801513c:	f000 fab9 	bl	80156b2 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8015140:	4b1d      	ldr	r3, [pc, #116]	; (80151b8 <RadioSetTxConfig+0x220>)
 8015142:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8015146:	2b00      	cmp	r3, #0
 8015148:	bf14      	ite	ne
 801514a:	2301      	movne	r3, #1
 801514c:	2300      	moveq	r3, #0
 801514e:	b2db      	uxtb	r3, r3
 8015150:	4618      	mov	r0, r3
 8015152:	f7ff fc43 	bl	80149dc <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8015156:	4819      	ldr	r0, [pc, #100]	; (80151bc <RadioSetTxConfig+0x224>)
 8015158:	f001 ff22 	bl	8016fa0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801515c:	4818      	ldr	r0, [pc, #96]	; (80151c0 <RadioSetTxConfig+0x228>)
 801515e:	f001 ffeb 	bl	8017138 <SUBGRF_SetPacketParams>
            break;
 8015162:	e012      	b.n	801518a <RadioSetTxConfig+0x1f2>
            RadioSetModem(MODEM_SIGFOX_TX);
 8015164:	2003      	movs	r0, #3
 8015166:	f7ff fc39 	bl	80149dc <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801516a:	4b13      	ldr	r3, [pc, #76]	; (80151b8 <RadioSetTxConfig+0x220>)
 801516c:	2202      	movs	r2, #2
 801516e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 8015172:	4a11      	ldr	r2, [pc, #68]	; (80151b8 <RadioSetTxConfig+0x220>)
 8015174:	6a3b      	ldr	r3, [r7, #32]
 8015176:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8015178:	4b0f      	ldr	r3, [pc, #60]	; (80151b8 <RadioSetTxConfig+0x220>)
 801517a:	2216      	movs	r2, #22
 801517c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8015180:	480e      	ldr	r0, [pc, #56]	; (80151bc <RadioSetTxConfig+0x224>)
 8015182:	f001 ff0d 	bl	8016fa0 <SUBGRF_SetModulationParams>
            break;
 8015186:	e000      	b.n	801518a <RadioSetTxConfig+0x1f2>
            break;
 8015188:	bf00      	nop
    }



    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801518a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801518e:	4618      	mov	r0, r3
 8015190:	f002 fa36 	bl	8017600 <SUBGRF_SetRfTxPower>
 8015194:	4603      	mov	r3, r0
 8015196:	461a      	mov	r2, r3
 8015198:	4b07      	ldr	r3, [pc, #28]	; (80151b8 <RadioSetTxConfig+0x220>)
 801519a:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect ); /* ST_WORKAROUND: ?????? */
 801519e:	4b06      	ldr	r3, [pc, #24]	; (80151b8 <RadioSetTxConfig+0x220>)
 80151a0:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80151a4:	4618      	mov	r0, r3
 80151a6:	f002 fbfc 	bl	80179a2 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 80151aa:	4a03      	ldr	r2, [pc, #12]	; (80151b8 <RadioSetTxConfig+0x220>)
 80151ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80151ae:	6053      	str	r3, [r2, #4]
}
 80151b0:	bf00      	nop
 80151b2:	3718      	adds	r7, #24
 80151b4:	46bd      	mov	sp, r7
 80151b6:	bd80      	pop	{r7, pc}
 80151b8:	20001560 	.word	0x20001560
 80151bc:	20001598 	.word	0x20001598
 80151c0:	2000156e 	.word	0x2000156e
 80151c4:	0801966c 	.word	0x0801966c
 80151c8:	08019c50 	.word	0x08019c50
 80151cc:	200000d0 	.word	0x200000d0

080151d0 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 80151d0:	b480      	push	{r7}
 80151d2:	b083      	sub	sp, #12
 80151d4:	af00      	add	r7, sp, #0
 80151d6:	6078      	str	r0, [r7, #4]
    return true;
 80151d8:	2301      	movs	r3, #1
}
 80151da:	4618      	mov	r0, r3
 80151dc:	370c      	adds	r7, #12
 80151de:	46bd      	mov	sp, r7
 80151e0:	bc80      	pop	{r7}
 80151e2:	4770      	bx	lr

080151e4 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 80151e4:	b480      	push	{r7}
 80151e6:	b085      	sub	sp, #20
 80151e8:	af00      	add	r7, sp, #0
 80151ea:	4603      	mov	r3, r0
 80151ec:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 80151ee:	2300      	movs	r3, #0
 80151f0:	60fb      	str	r3, [r7, #12]

    switch( bw )
 80151f2:	79fb      	ldrb	r3, [r7, #7]
 80151f4:	2b0a      	cmp	r3, #10
 80151f6:	d83e      	bhi.n	8015276 <RadioGetLoRaBandwidthInHz+0x92>
 80151f8:	a201      	add	r2, pc, #4	; (adr r2, 8015200 <RadioGetLoRaBandwidthInHz+0x1c>)
 80151fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80151fe:	bf00      	nop
 8015200:	0801522d 	.word	0x0801522d
 8015204:	0801523d 	.word	0x0801523d
 8015208:	0801524d 	.word	0x0801524d
 801520c:	0801525d 	.word	0x0801525d
 8015210:	08015265 	.word	0x08015265
 8015214:	0801526b 	.word	0x0801526b
 8015218:	08015271 	.word	0x08015271
 801521c:	08015277 	.word	0x08015277
 8015220:	08015235 	.word	0x08015235
 8015224:	08015245 	.word	0x08015245
 8015228:	08015255 	.word	0x08015255
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 801522c:	f641 6384 	movw	r3, #7812	; 0x1e84
 8015230:	60fb      	str	r3, [r7, #12]
        break;
 8015232:	e020      	b.n	8015276 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 8015234:	f642 03b1 	movw	r3, #10417	; 0x28b1
 8015238:	60fb      	str	r3, [r7, #12]
        break;
 801523a:	e01c      	b.n	8015276 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 801523c:	f643 5309 	movw	r3, #15625	; 0x3d09
 8015240:	60fb      	str	r3, [r7, #12]
        break;
 8015242:	e018      	b.n	8015276 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 8015244:	f245 1361 	movw	r3, #20833	; 0x5161
 8015248:	60fb      	str	r3, [r7, #12]
        break;
 801524a:	e014      	b.n	8015276 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 801524c:	f647 2312 	movw	r3, #31250	; 0x7a12
 8015250:	60fb      	str	r3, [r7, #12]
        break;
 8015252:	e010      	b.n	8015276 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 8015254:	f24a 23c3 	movw	r3, #41667	; 0xa2c3
 8015258:	60fb      	str	r3, [r7, #12]
        break;
 801525a:	e00c      	b.n	8015276 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 801525c:	f24f 4324 	movw	r3, #62500	; 0xf424
 8015260:	60fb      	str	r3, [r7, #12]
        break;
 8015262:	e008      	b.n	8015276 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 8015264:	4b07      	ldr	r3, [pc, #28]	; (8015284 <RadioGetLoRaBandwidthInHz+0xa0>)
 8015266:	60fb      	str	r3, [r7, #12]
        break;
 8015268:	e005      	b.n	8015276 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 801526a:	4b07      	ldr	r3, [pc, #28]	; (8015288 <RadioGetLoRaBandwidthInHz+0xa4>)
 801526c:	60fb      	str	r3, [r7, #12]
        break;
 801526e:	e002      	b.n	8015276 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 8015270:	4b06      	ldr	r3, [pc, #24]	; (801528c <RadioGetLoRaBandwidthInHz+0xa8>)
 8015272:	60fb      	str	r3, [r7, #12]
        break;
 8015274:	bf00      	nop
    }

    return bandwidthInHz;
 8015276:	68fb      	ldr	r3, [r7, #12]
}
 8015278:	4618      	mov	r0, r3
 801527a:	3714      	adds	r7, #20
 801527c:	46bd      	mov	sp, r7
 801527e:	bc80      	pop	{r7}
 8015280:	4770      	bx	lr
 8015282:	bf00      	nop
 8015284:	0001e848 	.word	0x0001e848
 8015288:	0003d090 	.word	0x0003d090
 801528c:	0007a120 	.word	0x0007a120

08015290 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8015290:	b480      	push	{r7}
 8015292:	b083      	sub	sp, #12
 8015294:	af00      	add	r7, sp, #0
 8015296:	6078      	str	r0, [r7, #4]
 8015298:	4608      	mov	r0, r1
 801529a:	4611      	mov	r1, r2
 801529c:	461a      	mov	r2, r3
 801529e:	4603      	mov	r3, r0
 80152a0:	70fb      	strb	r3, [r7, #3]
 80152a2:	460b      	mov	r3, r1
 80152a4:	803b      	strh	r3, [r7, #0]
 80152a6:	4613      	mov	r3, r2
 80152a8:	70bb      	strb	r3, [r7, #2]
    /* ST_WORKAROUND_BEGIN: Simplified calculation without const values */
    return ( preambleLen << 3 ) +
 80152aa:	883b      	ldrh	r3, [r7, #0]
 80152ac:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80152ae:	78ba      	ldrb	r2, [r7, #2]
 80152b0:	f082 0201 	eor.w	r2, r2, #1
 80152b4:	b2d2      	uxtb	r2, r2
 80152b6:	2a00      	cmp	r2, #0
 80152b8:	d001      	beq.n	80152be <RadioGetGfskTimeOnAirNumerator+0x2e>
 80152ba:	2208      	movs	r2, #8
 80152bc:	e000      	b.n	80152c0 <RadioGetGfskTimeOnAirNumerator+0x30>
 80152be:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 80152c0:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80152c2:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 80152c6:	7c3b      	ldrb	r3, [r7, #16]
 80152c8:	7d39      	ldrb	r1, [r7, #20]
 80152ca:	2900      	cmp	r1, #0
 80152cc:	d001      	beq.n	80152d2 <RadioGetGfskTimeOnAirNumerator+0x42>
 80152ce:	2102      	movs	r1, #2
 80152d0:	e000      	b.n	80152d4 <RadioGetGfskTimeOnAirNumerator+0x44>
 80152d2:	2100      	movs	r1, #0
 80152d4:	440b      	add	r3, r1
 80152d6:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80152d8:	4413      	add	r3, r2
    /* ST_WORKAROUND_END */
}
 80152da:	4618      	mov	r0, r3
 80152dc:	370c      	adds	r7, #12
 80152de:	46bd      	mov	sp, r7
 80152e0:	bc80      	pop	{r7}
 80152e2:	4770      	bx	lr

080152e4 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 80152e4:	b480      	push	{r7}
 80152e6:	b08b      	sub	sp, #44	; 0x2c
 80152e8:	af00      	add	r7, sp, #0
 80152ea:	60f8      	str	r0, [r7, #12]
 80152ec:	60b9      	str	r1, [r7, #8]
 80152ee:	4611      	mov	r1, r2
 80152f0:	461a      	mov	r2, r3
 80152f2:	460b      	mov	r3, r1
 80152f4:	71fb      	strb	r3, [r7, #7]
 80152f6:	4613      	mov	r3, r2
 80152f8:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 80152fa:	79fb      	ldrb	r3, [r7, #7]
 80152fc:	3304      	adds	r3, #4
 80152fe:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 8015300:	2300      	movs	r3, #0
 8015302:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 8015306:	68bb      	ldr	r3, [r7, #8]
 8015308:	2b05      	cmp	r3, #5
 801530a:	d002      	beq.n	8015312 <RadioGetLoRaTimeOnAirNumerator+0x2e>
 801530c:	68bb      	ldr	r3, [r7, #8]
 801530e:	2b06      	cmp	r3, #6
 8015310:	d104      	bne.n	801531c <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 8015312:	88bb      	ldrh	r3, [r7, #4]
 8015314:	2b0b      	cmp	r3, #11
 8015316:	d801      	bhi.n	801531c <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 8015318:	230c      	movs	r3, #12
 801531a:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801531c:	68fb      	ldr	r3, [r7, #12]
 801531e:	2b00      	cmp	r3, #0
 8015320:	d105      	bne.n	801532e <RadioGetLoRaTimeOnAirNumerator+0x4a>
 8015322:	68bb      	ldr	r3, [r7, #8]
 8015324:	2b0b      	cmp	r3, #11
 8015326:	d008      	beq.n	801533a <RadioGetLoRaTimeOnAirNumerator+0x56>
 8015328:	68bb      	ldr	r3, [r7, #8]
 801532a:	2b0c      	cmp	r3, #12
 801532c:	d005      	beq.n	801533a <RadioGetLoRaTimeOnAirNumerator+0x56>
 801532e:	68fb      	ldr	r3, [r7, #12]
 8015330:	2b01      	cmp	r3, #1
 8015332:	d105      	bne.n	8015340 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8015334:	68bb      	ldr	r3, [r7, #8]
 8015336:	2b0c      	cmp	r3, #12
 8015338:	d102      	bne.n	8015340 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 801533a:	2301      	movs	r3, #1
 801533c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8015340:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8015344:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 8015346:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 801534a:	2a00      	cmp	r2, #0
 801534c:	d001      	beq.n	8015352 <RadioGetLoRaTimeOnAirNumerator+0x6e>
 801534e:	2210      	movs	r2, #16
 8015350:	e000      	b.n	8015354 <RadioGetLoRaTimeOnAirNumerator+0x70>
 8015352:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8015354:	4413      	add	r3, r2
 8015356:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 8015358:	68bb      	ldr	r3, [r7, #8]
 801535a:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 801535c:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 801535e:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8015362:	2a00      	cmp	r2, #0
 8015364:	d001      	beq.n	801536a <RadioGetLoRaTimeOnAirNumerator+0x86>
 8015366:	2200      	movs	r2, #0
 8015368:	e000      	b.n	801536c <RadioGetLoRaTimeOnAirNumerator+0x88>
 801536a:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 801536c:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801536e:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 8015370:	68bb      	ldr	r3, [r7, #8]
 8015372:	2b06      	cmp	r3, #6
 8015374:	d803      	bhi.n	801537e <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 8015376:	68bb      	ldr	r3, [r7, #8]
 8015378:	009b      	lsls	r3, r3, #2
 801537a:	623b      	str	r3, [r7, #32]
 801537c:	e00e      	b.n	801539c <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 801537e:	69fb      	ldr	r3, [r7, #28]
 8015380:	3308      	adds	r3, #8
 8015382:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 8015384:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015388:	2b00      	cmp	r3, #0
 801538a:	d004      	beq.n	8015396 <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 801538c:	68bb      	ldr	r3, [r7, #8]
 801538e:	3b02      	subs	r3, #2
 8015390:	009b      	lsls	r3, r3, #2
 8015392:	623b      	str	r3, [r7, #32]
 8015394:	e002      	b.n	801539c <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 8015396:	68bb      	ldr	r3, [r7, #8]
 8015398:	009b      	lsls	r3, r3, #2
 801539a:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 801539c:	69fb      	ldr	r3, [r7, #28]
 801539e:	2b00      	cmp	r3, #0
 80153a0:	da01      	bge.n	80153a6 <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 80153a2:	2300      	movs	r3, #0
 80153a4:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 80153a6:	69fa      	ldr	r2, [r7, #28]
 80153a8:	6a3b      	ldr	r3, [r7, #32]
 80153aa:	4413      	add	r3, r2
 80153ac:	1e5a      	subs	r2, r3, #1
 80153ae:	6a3b      	ldr	r3, [r7, #32]
 80153b0:	fb92 f3f3 	sdiv	r3, r2, r3
 80153b4:	697a      	ldr	r2, [r7, #20]
 80153b6:	fb02 f203 	mul.w	r2, r2, r3
 80153ba:	88bb      	ldrh	r3, [r7, #4]
 80153bc:	4413      	add	r3, r2
    int32_t intermediate =
 80153be:	330c      	adds	r3, #12
 80153c0:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 80153c2:	68bb      	ldr	r3, [r7, #8]
 80153c4:	2b06      	cmp	r3, #6
 80153c6:	d802      	bhi.n	80153ce <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 80153c8:	69bb      	ldr	r3, [r7, #24]
 80153ca:	3302      	adds	r3, #2
 80153cc:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 80153ce:	69bb      	ldr	r3, [r7, #24]
 80153d0:	009b      	lsls	r3, r3, #2
 80153d2:	1c5a      	adds	r2, r3, #1
 80153d4:	68bb      	ldr	r3, [r7, #8]
 80153d6:	3b02      	subs	r3, #2
 80153d8:	fa02 f303 	lsl.w	r3, r2, r3
}
 80153dc:	4618      	mov	r0, r3
 80153de:	372c      	adds	r7, #44	; 0x2c
 80153e0:	46bd      	mov	sp, r7
 80153e2:	bc80      	pop	{r7}
 80153e4:	4770      	bx	lr
	...

080153e8 <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 80153e8:	b580      	push	{r7, lr}
 80153ea:	b08a      	sub	sp, #40	; 0x28
 80153ec:	af04      	add	r7, sp, #16
 80153ee:	60b9      	str	r1, [r7, #8]
 80153f0:	607a      	str	r2, [r7, #4]
 80153f2:	461a      	mov	r2, r3
 80153f4:	4603      	mov	r3, r0
 80153f6:	73fb      	strb	r3, [r7, #15]
 80153f8:	4613      	mov	r3, r2
 80153fa:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 80153fc:	2300      	movs	r3, #0
 80153fe:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 8015400:	2301      	movs	r3, #1
 8015402:	613b      	str	r3, [r7, #16]

    switch( modem )
 8015404:	7bfb      	ldrb	r3, [r7, #15]
 8015406:	2b00      	cmp	r3, #0
 8015408:	d002      	beq.n	8015410 <RadioTimeOnAir+0x28>
 801540a:	2b01      	cmp	r3, #1
 801540c:	d017      	beq.n	801543e <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 801540e:	e035      	b.n	801547c <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 8015410:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 8015414:	8c3a      	ldrh	r2, [r7, #32]
 8015416:	7bb9      	ldrb	r1, [r7, #14]
 8015418:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801541c:	9301      	str	r3, [sp, #4]
 801541e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8015422:	9300      	str	r3, [sp, #0]
 8015424:	4603      	mov	r3, r0
 8015426:	6878      	ldr	r0, [r7, #4]
 8015428:	f7ff ff32 	bl	8015290 <RadioGetGfskTimeOnAirNumerator>
 801542c:	4603      	mov	r3, r0
 801542e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8015432:	fb02 f303 	mul.w	r3, r2, r3
 8015436:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 8015438:	687b      	ldr	r3, [r7, #4]
 801543a:	613b      	str	r3, [r7, #16]
        break;
 801543c:	e01e      	b.n	801547c <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 801543e:	8c39      	ldrh	r1, [r7, #32]
 8015440:	7bba      	ldrb	r2, [r7, #14]
 8015442:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8015446:	9302      	str	r3, [sp, #8]
 8015448:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801544c:	9301      	str	r3, [sp, #4]
 801544e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8015452:	9300      	str	r3, [sp, #0]
 8015454:	460b      	mov	r3, r1
 8015456:	6879      	ldr	r1, [r7, #4]
 8015458:	68b8      	ldr	r0, [r7, #8]
 801545a:	f7ff ff43 	bl	80152e4 <RadioGetLoRaTimeOnAirNumerator>
 801545e:	4603      	mov	r3, r0
 8015460:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8015464:	fb02 f303 	mul.w	r3, r2, r3
 8015468:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 801546a:	4a0a      	ldr	r2, [pc, #40]	; (8015494 <RadioTimeOnAir+0xac>)
 801546c:	68bb      	ldr	r3, [r7, #8]
 801546e:	4413      	add	r3, r2
 8015470:	781b      	ldrb	r3, [r3, #0]
 8015472:	4618      	mov	r0, r3
 8015474:	f7ff feb6 	bl	80151e4 <RadioGetLoRaBandwidthInHz>
 8015478:	6138      	str	r0, [r7, #16]
        break;
 801547a:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC(numerator, denominator); /* ST_WORKAROUND : simplified calculation with macro usage */
 801547c:	697a      	ldr	r2, [r7, #20]
 801547e:	693b      	ldr	r3, [r7, #16]
 8015480:	4413      	add	r3, r2
 8015482:	1e5a      	subs	r2, r3, #1
 8015484:	693b      	ldr	r3, [r7, #16]
 8015486:	fbb2 f3f3 	udiv	r3, r2, r3
}
 801548a:	4618      	mov	r0, r3
 801548c:	3718      	adds	r7, #24
 801548e:	46bd      	mov	sp, r7
 8015490:	bd80      	pop	{r7, pc}
 8015492:	bf00      	nop
 8015494:	08019c50 	.word	0x08019c50

08015498 <RadioSend>:

static void RadioSend( uint8_t *buffer, uint8_t size )
{
 8015498:	b580      	push	{r7, lr}
 801549a:	b084      	sub	sp, #16
 801549c:	af00      	add	r7, sp, #0
 801549e:	6078      	str	r0, [r7, #4]
 80154a0:	460b      	mov	r3, r1
 80154a2:	70fb      	strb	r3, [r7, #3]
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 80154a4:	2300      	movs	r3, #0
 80154a6:	2200      	movs	r2, #0
 80154a8:	f240 2101 	movw	r1, #513	; 0x201
 80154ac:	f240 2001 	movw	r0, #513	; 0x201
 80154b0:	f001 fc4c 	bl	8016d4c <SUBGRF_SetDioIrqParams>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_TX(SET);

    /* Set RF switch */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 80154b4:	4b70      	ldr	r3, [pc, #448]	; (8015678 <RadioSend+0x1e0>)
 80154b6:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80154ba:	2101      	movs	r1, #1
 80154bc:	4618      	mov	r0, r3
 80154be:	f002 f877 	bl	80175b0 <SUBGRF_SetSwitch>
    /* WORKAROUND - Modulation Quality with 500 kHz LoRaTM Bandwidth*/
    /* RegTxModulation = @address 0x0889 */
    if((SubgRf.Modem==MODEM_LORA) && (SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ))
 80154c2:	4b6d      	ldr	r3, [pc, #436]	; (8015678 <RadioSend+0x1e0>)
 80154c4:	781b      	ldrb	r3, [r3, #0]
 80154c6:	2b01      	cmp	r3, #1
 80154c8:	d112      	bne.n	80154f0 <RadioSend+0x58>
 80154ca:	4b6b      	ldr	r3, [pc, #428]	; (8015678 <RadioSend+0x1e0>)
 80154cc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80154d0:	2b06      	cmp	r3, #6
 80154d2:	d10d      	bne.n	80154f0 <RadioSend+0x58>
    {
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 80154d4:	f640 0089 	movw	r0, #2185	; 0x889
 80154d8:	f001 ff8a 	bl	80173f0 <SUBGRF_ReadRegister>
 80154dc:	4603      	mov	r3, r0
 80154de:	f023 0304 	bic.w	r3, r3, #4
 80154e2:	b2db      	uxtb	r3, r3
 80154e4:	4619      	mov	r1, r3
 80154e6:	f640 0089 	movw	r0, #2185	; 0x889
 80154ea:	f001 ff6d 	bl	80173c8 <SUBGRF_WriteRegister>
 80154ee:	e00c      	b.n	801550a <RadioSend+0x72>
    }
    else
    {
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 80154f0:	f640 0089 	movw	r0, #2185	; 0x889
 80154f4:	f001 ff7c 	bl	80173f0 <SUBGRF_ReadRegister>
 80154f8:	4603      	mov	r3, r0
 80154fa:	f043 0304 	orr.w	r3, r3, #4
 80154fe:	b2db      	uxtb	r3, r3
 8015500:	4619      	mov	r1, r3
 8015502:	f640 0089 	movw	r0, #2185	; 0x889
 8015506:	f001 ff5f 	bl	80173c8 <SUBGRF_WriteRegister>
    }
    /* WORKAROUND END */
    switch(SubgRf.Modem)
 801550a:	4b5b      	ldr	r3, [pc, #364]	; (8015678 <RadioSend+0x1e0>)
 801550c:	781b      	ldrb	r3, [r3, #0]
 801550e:	2b03      	cmp	r3, #3
 8015510:	f200 80a5 	bhi.w	801565e <RadioSend+0x1c6>
 8015514:	a201      	add	r2, pc, #4	; (adr r2, 801551c <RadioSend+0x84>)
 8015516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801551a:	bf00      	nop
 801551c:	08015547 	.word	0x08015547
 8015520:	0801552d 	.word	0x0801552d
 8015524:	080155a7 	.word	0x080155a7
 8015528:	080155c7 	.word	0x080155c7
    {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 801552c:	4a52      	ldr	r2, [pc, #328]	; (8015678 <RadioSend+0x1e0>)
 801552e:	78fb      	ldrb	r3, [r7, #3]
 8015530:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8015532:	4852      	ldr	r0, [pc, #328]	; (801567c <RadioSend+0x1e4>)
 8015534:	f001 fe00 	bl	8017138 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8015538:	78fb      	ldrb	r3, [r7, #3]
 801553a:	2200      	movs	r2, #0
 801553c:	4619      	mov	r1, r3
 801553e:	6878      	ldr	r0, [r7, #4]
 8015540:	f001 f926 	bl	8016790 <SUBGRF_SendPayload>
            break;
 8015544:	e08c      	b.n	8015660 <RadioSend+0x1c8>
        }
        case MODEM_FSK:
        {
            if ( 1UL == RFW_Is_Init( ) )
 8015546:	f002 fa1e 	bl	8017986 <RFW_Is_Init>
 801554a:	4603      	mov	r3, r0
 801554c:	2b01      	cmp	r3, #1
 801554e:	d11d      	bne.n	801558c <RadioSend+0xf4>
            {
              uint8_t outsize;
              if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 8015550:	f107 020d 	add.w	r2, r7, #13
 8015554:	78fb      	ldrb	r3, [r7, #3]
 8015556:	4619      	mov	r1, r3
 8015558:	6878      	ldr	r0, [r7, #4]
 801555a:	f002 fa2c 	bl	80179b6 <RFW_TransmitInit>
 801555e:	4603      	mov	r3, r0
 8015560:	2b00      	cmp	r3, #0
 8015562:	d10c      	bne.n	801557e <RadioSend+0xe6>
              {
                  SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 8015564:	7b7a      	ldrb	r2, [r7, #13]
 8015566:	4b44      	ldr	r3, [pc, #272]	; (8015678 <RadioSend+0x1e0>)
 8015568:	759a      	strb	r2, [r3, #22]
                  SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801556a:	4844      	ldr	r0, [pc, #272]	; (801567c <RadioSend+0x1e4>)
 801556c:	f001 fde4 	bl	8017138 <SUBGRF_SetPacketParams>
                  SUBGRF_SendPayload( buffer, outsize, 0 );
 8015570:	7b7b      	ldrb	r3, [r7, #13]
 8015572:	2200      	movs	r2, #0
 8015574:	4619      	mov	r1, r3
 8015576:	6878      	ldr	r0, [r7, #4]
 8015578:	f001 f90a 	bl	8016790 <SUBGRF_SendPayload>
            {
              SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
              SUBGRF_SetPacketParams( &SubgRf.PacketParams );
              SUBGRF_SendPayload( buffer, size, 0 );
            }
            break;
 801557c:	e070      	b.n	8015660 <RadioSend+0x1c8>
                MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n");
 801557e:	4b40      	ldr	r3, [pc, #256]	; (8015680 <RadioSend+0x1e8>)
 8015580:	2201      	movs	r2, #1
 8015582:	2100      	movs	r1, #0
 8015584:	2002      	movs	r0, #2
 8015586:	f003 fb23 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>
 801558a:	e072      	b.n	8015672 <RadioSend+0x1da>
              SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 801558c:	4a3a      	ldr	r2, [pc, #232]	; (8015678 <RadioSend+0x1e0>)
 801558e:	78fb      	ldrb	r3, [r7, #3]
 8015590:	7593      	strb	r3, [r2, #22]
              SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8015592:	483a      	ldr	r0, [pc, #232]	; (801567c <RadioSend+0x1e4>)
 8015594:	f001 fdd0 	bl	8017138 <SUBGRF_SetPacketParams>
              SUBGRF_SendPayload( buffer, size, 0 );
 8015598:	78fb      	ldrb	r3, [r7, #3]
 801559a:	2200      	movs	r2, #0
 801559c:	4619      	mov	r1, r3
 801559e:	6878      	ldr	r0, [r7, #4]
 80155a0:	f001 f8f6 	bl	8016790 <SUBGRF_SendPayload>
            break;
 80155a4:	e05c      	b.n	8015660 <RadioSend+0x1c8>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 80155a6:	4b34      	ldr	r3, [pc, #208]	; (8015678 <RadioSend+0x1e0>)
 80155a8:	2202      	movs	r2, #2
 80155aa:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 80155ac:	4a32      	ldr	r2, [pc, #200]	; (8015678 <RadioSend+0x1e0>)
 80155ae:	78fb      	ldrb	r3, [r7, #3]
 80155b0:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80155b2:	4832      	ldr	r0, [pc, #200]	; (801567c <RadioSend+0x1e4>)
 80155b4:	f001 fdc0 	bl	8017138 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 80155b8:	78fb      	ldrb	r3, [r7, #3]
 80155ba:	2200      	movs	r2, #0
 80155bc:	4619      	mov	r1, r3
 80155be:	6878      	ldr	r0, [r7, #4]
 80155c0:	f001 f8e6 	bl	8016790 <SUBGRF_SendPayload>
            break;
 80155c4:	e04c      	b.n	8015660 <RadioSend+0x1c8>
        case MODEM_SIGFOX_TX:
        {
            /* from bpsk to dbpsk */
            /* first 1 bit duplicated */
            /* RadioBuffer is 1 bytes more */
            payload_integration( RadioBuffer, buffer, size );
 80155c6:	78fb      	ldrb	r3, [r7, #3]
 80155c8:	461a      	mov	r2, r3
 80155ca:	6879      	ldr	r1, [r7, #4]
 80155cc:	482d      	ldr	r0, [pc, #180]	; (8015684 <RadioSend+0x1ec>)
 80155ce:	f000 fc66 	bl	8015e9e <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 80155d2:	4b29      	ldr	r3, [pc, #164]	; (8015678 <RadioSend+0x1e0>)
 80155d4:	2202      	movs	r2, #2
 80155d6:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 80155d8:	78fb      	ldrb	r3, [r7, #3]
 80155da:	3301      	adds	r3, #1
 80155dc:	b2da      	uxtb	r2, r3
 80155de:	4b26      	ldr	r3, [pc, #152]	; (8015678 <RadioSend+0x1e0>)
 80155e0:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80155e2:	4826      	ldr	r0, [pc, #152]	; (801567c <RadioSend+0x1e4>)
 80155e4:	f001 fda8 	bl	8017138 <SUBGRF_SetPacketParams>

            RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 80155e8:	2100      	movs	r1, #0
 80155ea:	20f1      	movs	r0, #241	; 0xf1
 80155ec:	f000 f947 	bl	801587e <RadioWrite>
            RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 80155f0:	2100      	movs	r1, #0
 80155f2:	20f0      	movs	r0, #240	; 0xf0
 80155f4:	f000 f943 	bl	801587e <RadioWrite>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 80155f8:	4b1f      	ldr	r3, [pc, #124]	; (8015678 <RadioSend+0x1e0>)
 80155fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80155fc:	2b64      	cmp	r3, #100	; 0x64
 80155fe:	d108      	bne.n	8015612 <RadioSend+0x17a>
            {
                RadioWrite( 0x00F3, 0x70 ); // clean end of frame LSB
 8015600:	2170      	movs	r1, #112	; 0x70
 8015602:	20f3      	movs	r0, #243	; 0xf3
 8015604:	f000 f93b 	bl	801587e <RadioWrite>
                RadioWrite( 0x00F2, 0x1D ); // clean end of frame MSB
 8015608:	211d      	movs	r1, #29
 801560a:	20f2      	movs	r0, #242	; 0xf2
 801560c:	f000 f937 	bl	801587e <RadioWrite>
 8015610:	e007      	b.n	8015622 <RadioSend+0x18a>
            }
            else // 600 bps
            {
                RadioWrite( 0x00F3, 0xE1 ); // clean end of frame LSB
 8015612:	21e1      	movs	r1, #225	; 0xe1
 8015614:	20f3      	movs	r0, #243	; 0xf3
 8015616:	f000 f932 	bl	801587e <RadioWrite>
                RadioWrite( 0x00F2, 0x04 ); // clean end of frame MSB
 801561a:	2104      	movs	r1, #4
 801561c:	20f2      	movs	r0, #242	; 0xf2
 801561e:	f000 f92e 	bl	801587e <RadioWrite>
            }

            uint16_t bitNum = ( size * 8 ) + 2;
 8015622:	78fb      	ldrb	r3, [r7, #3]
 8015624:	b29b      	uxth	r3, r3
 8015626:	00db      	lsls	r3, r3, #3
 8015628:	b29b      	uxth	r3, r3
 801562a:	3302      	adds	r3, #2
 801562c:	81fb      	strh	r3, [r7, #14]
            RadioWrite( 0x00F4, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 801562e:	89fb      	ldrh	r3, [r7, #14]
 8015630:	0a1b      	lsrs	r3, r3, #8
 8015632:	b29b      	uxth	r3, r3
 8015634:	b2db      	uxtb	r3, r3
 8015636:	4619      	mov	r1, r3
 8015638:	20f4      	movs	r0, #244	; 0xf4
 801563a:	f000 f920 	bl	801587e <RadioWrite>
            RadioWrite( 0x00F5, bitNum & 0x00FF );             // limit frame
 801563e:	89fb      	ldrh	r3, [r7, #14]
 8015640:	b2db      	uxtb	r3, r3
 8015642:	4619      	mov	r1, r3
 8015644:	20f5      	movs	r0, #245	; 0xf5
 8015646:	f000 f91a 	bl	801587e <RadioWrite>
            SUBGRF_SendPayload( RadioBuffer, size+1 , 0xFFFFFF );
 801564a:	78fb      	ldrb	r3, [r7, #3]
 801564c:	3301      	adds	r3, #1
 801564e:	b2db      	uxtb	r3, r3
 8015650:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8015654:	4619      	mov	r1, r3
 8015656:	480b      	ldr	r0, [pc, #44]	; (8015684 <RadioSend+0x1ec>)
 8015658:	f001 f89a 	bl	8016790 <SUBGRF_SendPayload>
            break;
 801565c:	e000      	b.n	8015660 <RadioSend+0x1c8>
        }
        default:
            break;
 801565e:	bf00      	nop
    }

    TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 8015660:	4b05      	ldr	r3, [pc, #20]	; (8015678 <RadioSend+0x1e0>)
 8015662:	685b      	ldr	r3, [r3, #4]
 8015664:	4619      	mov	r1, r3
 8015666:	4808      	ldr	r0, [pc, #32]	; (8015688 <RadioSend+0x1f0>)
 8015668:	f003 f918 	bl	801889c <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 801566c:	4806      	ldr	r0, [pc, #24]	; (8015688 <RadioSend+0x1f0>)
 801566e:	f003 f837 	bl	80186e0 <UTIL_TIMER_Start>
}
 8015672:	3710      	adds	r7, #16
 8015674:	46bd      	mov	sp, r7
 8015676:	bd80      	pop	{r7, pc}
 8015678:	20001560 	.word	0x20001560
 801567c:	2000156e 	.word	0x2000156e
 8015680:	08019674 	.word	0x08019674
 8015684:	20000bd4 	.word	0x20000bd4
 8015688:	200015b8 	.word	0x200015b8

0801568c <RadioSleep>:

static void RadioSleep( void )
{
 801568c:	b580      	push	{r7, lr}
 801568e:	b082      	sub	sp, #8
 8015690:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 8015692:	2300      	movs	r3, #0
 8015694:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 8015696:	793b      	ldrb	r3, [r7, #4]
 8015698:	f043 0304 	orr.w	r3, r3, #4
 801569c:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 801569e:	7938      	ldrb	r0, [r7, #4]
 80156a0:	f001 f952 	bl	8016948 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 80156a4:	2002      	movs	r0, #2
 80156a6:	f7ec f82e 	bl	8001706 <HAL_Delay>
}
 80156aa:	bf00      	nop
 80156ac:	3708      	adds	r7, #8
 80156ae:	46bd      	mov	sp, r7
 80156b0:	bd80      	pop	{r7, pc}

080156b2 <RadioStandby>:

static void RadioStandby( void )
{
 80156b2:	b580      	push	{r7, lr}
 80156b4:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 80156b6:	2000      	movs	r0, #0
 80156b8:	f001 f978 	bl	80169ac <SUBGRF_SetStandby>
}
 80156bc:	bf00      	nop
 80156be:	bd80      	pop	{r7, pc}

080156c0 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 80156c0:	b580      	push	{r7, lr}
 80156c2:	b082      	sub	sp, #8
 80156c4:	af00      	add	r7, sp, #0
 80156c6:	6078      	str	r0, [r7, #4]
    if ( 1UL == RFW_Is_Init( ) )
 80156c8:	f002 f95d 	bl	8017986 <RFW_Is_Init>
 80156cc:	4603      	mov	r3, r0
 80156ce:	2b01      	cmp	r3, #1
 80156d0:	d102      	bne.n	80156d8 <RadioRx+0x18>
    {
      RFW_ReceiveInit( );
 80156d2:	f002 f980 	bl	80179d6 <RFW_ReceiveInit>
 80156d6:	e007      	b.n	80156e8 <RadioRx+0x28>
    }
    else
    {
      SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 80156d8:	2300      	movs	r3, #0
 80156da:	2200      	movs	r2, #0
 80156dc:	f240 2162 	movw	r1, #610	; 0x262
 80156e0:	f240 2062 	movw	r0, #610	; 0x262
 80156e4:	f001 fb32 	bl	8016d4c <SUBGRF_SetDioIrqParams>
                              IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                              IRQ_RADIO_NONE,
                              IRQ_RADIO_NONE );
    }

    if( timeout != 0 )
 80156e8:	687b      	ldr	r3, [r7, #4]
 80156ea:	2b00      	cmp	r3, #0
 80156ec:	d006      	beq.n	80156fc <RadioRx+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 80156ee:	6879      	ldr	r1, [r7, #4]
 80156f0:	480f      	ldr	r0, [pc, #60]	; (8015730 <RadioRx+0x70>)
 80156f2:	f003 f8d3 	bl	801889c <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 80156f6:	480e      	ldr	r0, [pc, #56]	; (8015730 <RadioRx+0x70>)
 80156f8:	f002 fff2 	bl	80186e0 <UTIL_TIMER_Start>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX(SET);

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 80156fc:	4b0d      	ldr	r3, [pc, #52]	; (8015734 <RadioRx+0x74>)
 80156fe:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8015702:	2100      	movs	r1, #0
 8015704:	4618      	mov	r0, r3
 8015706:	f001 ff53 	bl	80175b0 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 801570a:	4b0a      	ldr	r3, [pc, #40]	; (8015734 <RadioRx+0x74>)
 801570c:	785b      	ldrb	r3, [r3, #1]
 801570e:	2b00      	cmp	r3, #0
 8015710:	d004      	beq.n	801571c <RadioRx+0x5c>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8015712:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8015716:	f001 f985 	bl	8016a24 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 801571a:	e005      	b.n	8015728 <RadioRx+0x68>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 801571c:	4b05      	ldr	r3, [pc, #20]	; (8015734 <RadioRx+0x74>)
 801571e:	689b      	ldr	r3, [r3, #8]
 8015720:	019b      	lsls	r3, r3, #6
 8015722:	4618      	mov	r0, r3
 8015724:	f001 f97e 	bl	8016a24 <SUBGRF_SetRx>
}
 8015728:	bf00      	nop
 801572a:	3708      	adds	r7, #8
 801572c:	46bd      	mov	sp, r7
 801572e:	bd80      	pop	{r7, pc}
 8015730:	200015d0 	.word	0x200015d0
 8015734:	20001560 	.word	0x20001560

08015738 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 8015738:	b580      	push	{r7, lr}
 801573a:	b082      	sub	sp, #8
 801573c:	af00      	add	r7, sp, #0
 801573e:	6078      	str	r0, [r7, #4]
    if (1UL==RFW_Is_Init())
 8015740:	f002 f921 	bl	8017986 <RFW_Is_Init>
 8015744:	4603      	mov	r3, r0
 8015746:	2b01      	cmp	r3, #1
 8015748:	d102      	bne.n	8015750 <RadioRxBoosted+0x18>
    {
      RFW_ReceiveInit();
 801574a:	f002 f944 	bl	80179d6 <RFW_ReceiveInit>
 801574e:	e007      	b.n	8015760 <RadioRxBoosted+0x28>
    }
    else
    {
      SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8015750:	2300      	movs	r3, #0
 8015752:	2200      	movs	r2, #0
 8015754:	f240 2162 	movw	r1, #610	; 0x262
 8015758:	f240 2062 	movw	r0, #610	; 0x262
 801575c:	f001 faf6 	bl	8016d4c <SUBGRF_SetDioIrqParams>
                              IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                              IRQ_RADIO_NONE,
                              IRQ_RADIO_NONE );
    }
    if( timeout != 0 )
 8015760:	687b      	ldr	r3, [r7, #4]
 8015762:	2b00      	cmp	r3, #0
 8015764:	d006      	beq.n	8015774 <RadioRxBoosted+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8015766:	6879      	ldr	r1, [r7, #4]
 8015768:	480f      	ldr	r0, [pc, #60]	; (80157a8 <RadioRxBoosted+0x70>)
 801576a:	f003 f897 	bl	801889c <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 801576e:	480e      	ldr	r0, [pc, #56]	; (80157a8 <RadioRxBoosted+0x70>)
 8015770:	f002 ffb6 	bl	80186e0 <UTIL_TIMER_Start>
    }

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8015774:	4b0d      	ldr	r3, [pc, #52]	; (80157ac <RadioRxBoosted+0x74>)
 8015776:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801577a:	2100      	movs	r1, #0
 801577c:	4618      	mov	r0, r3
 801577e:	f001 ff17 	bl	80175b0 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 8015782:	4b0a      	ldr	r3, [pc, #40]	; (80157ac <RadioRxBoosted+0x74>)
 8015784:	785b      	ldrb	r3, [r3, #1]
 8015786:	2b00      	cmp	r3, #0
 8015788:	d004      	beq.n	8015794 <RadioRxBoosted+0x5c>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 801578a:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 801578e:	f001 f969 	bl	8016a64 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 8015792:	e005      	b.n	80157a0 <RadioRxBoosted+0x68>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 8015794:	4b05      	ldr	r3, [pc, #20]	; (80157ac <RadioRxBoosted+0x74>)
 8015796:	689b      	ldr	r3, [r3, #8]
 8015798:	019b      	lsls	r3, r3, #6
 801579a:	4618      	mov	r0, r3
 801579c:	f001 f962 	bl	8016a64 <SUBGRF_SetRxBoosted>
}
 80157a0:	bf00      	nop
 80157a2:	3708      	adds	r7, #8
 80157a4:	46bd      	mov	sp, r7
 80157a6:	bd80      	pop	{r7, pc}
 80157a8:	200015d0 	.word	0x200015d0
 80157ac:	20001560 	.word	0x20001560

080157b0 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 80157b0:	b580      	push	{r7, lr}
 80157b2:	b082      	sub	sp, #8
 80157b4:	af00      	add	r7, sp, #0
 80157b6:	6078      	str	r0, [r7, #4]
 80157b8:	6039      	str	r1, [r7, #0]
    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 80157ba:	4b07      	ldr	r3, [pc, #28]	; (80157d8 <RadioSetRxDutyCycle+0x28>)
 80157bc:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80157c0:	2100      	movs	r1, #0
 80157c2:	4618      	mov	r0, r3
 80157c4:	f001 fef4 	bl	80175b0 <SUBGRF_SetSwitch>

    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 80157c8:	6839      	ldr	r1, [r7, #0]
 80157ca:	6878      	ldr	r0, [r7, #4]
 80157cc:	f001 f96e 	bl	8016aac <SUBGRF_SetRxDutyCycle>
}
 80157d0:	bf00      	nop
 80157d2:	3708      	adds	r7, #8
 80157d4:	46bd      	mov	sp, r7
 80157d6:	bd80      	pop	{r7, pc}
 80157d8:	20001560 	.word	0x20001560

080157dc <RadioStartCad>:

static void RadioStartCad( void )
{
 80157dc:	b580      	push	{r7, lr}
 80157de:	af00      	add	r7, sp, #0
    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 80157e0:	4b09      	ldr	r3, [pc, #36]	; (8015808 <RadioStartCad+0x2c>)
 80157e2:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80157e6:	2100      	movs	r1, #0
 80157e8:	4618      	mov	r0, r3
 80157ea:	f001 fee1 	bl	80175b0 <SUBGRF_SetSwitch>

    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 80157ee:	2300      	movs	r3, #0
 80157f0:	2200      	movs	r2, #0
 80157f2:	f44f 71c0 	mov.w	r1, #384	; 0x180
 80157f6:	f44f 70c0 	mov.w	r0, #384	; 0x180
 80157fa:	f001 faa7 	bl	8016d4c <SUBGRF_SetDioIrqParams>
                            IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );
    SUBGRF_SetCad( );
 80157fe:	f001 f981 	bl	8016b04 <SUBGRF_SetCad>
}
 8015802:	bf00      	nop
 8015804:	bd80      	pop	{r7, pc}
 8015806:	bf00      	nop
 8015808:	20001560 	.word	0x20001560

0801580c <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 801580c:	b580      	push	{r7, lr}
 801580e:	b084      	sub	sp, #16
 8015810:	af00      	add	r7, sp, #0
 8015812:	6078      	str	r0, [r7, #4]
 8015814:	460b      	mov	r3, r1
 8015816:	70fb      	strb	r3, [r7, #3]
 8015818:	4613      	mov	r3, r2
 801581a:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = ( uint32_t )time * 1000;
 801581c:	883b      	ldrh	r3, [r7, #0]
 801581e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8015822:	fb02 f303 	mul.w	r3, r2, r3
 8015826:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 8015828:	6878      	ldr	r0, [r7, #4]
 801582a:	f001 faeb 	bl	8016e04 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 801582e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8015832:	4618      	mov	r0, r3
 8015834:	f001 fee4 	bl	8017600 <SUBGRF_SetRfTxPower>
 8015838:	4603      	mov	r3, r0
 801583a:	72fb      	strb	r3, [r7, #11]

    /* Set RF switch */
    SUBGRF_SetSwitch(antswitchpow, RFSWITCH_TX);
 801583c:	7afb      	ldrb	r3, [r7, #11]
 801583e:	2101      	movs	r1, #1
 8015840:	4618      	mov	r0, r3
 8015842:	f001 feb5 	bl	80175b0 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 8015846:	f001 f96b 	bl	8016b20 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 801584a:	68f9      	ldr	r1, [r7, #12]
 801584c:	4804      	ldr	r0, [pc, #16]	; (8015860 <RadioSetTxContinuousWave+0x54>)
 801584e:	f003 f825 	bl	801889c <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8015852:	4803      	ldr	r0, [pc, #12]	; (8015860 <RadioSetTxContinuousWave+0x54>)
 8015854:	f002 ff44 	bl	80186e0 <UTIL_TIMER_Start>
}
 8015858:	bf00      	nop
 801585a:	3710      	adds	r7, #16
 801585c:	46bd      	mov	sp, r7
 801585e:	bd80      	pop	{r7, pc}
 8015860:	200015b8 	.word	0x200015b8

08015864 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 8015864:	b580      	push	{r7, lr}
 8015866:	b082      	sub	sp, #8
 8015868:	af00      	add	r7, sp, #0
 801586a:	4603      	mov	r3, r0
 801586c:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 801586e:	f001 fd18 	bl	80172a2 <SUBGRF_GetRssiInst>
 8015872:	4603      	mov	r3, r0
 8015874:	b21b      	sxth	r3, r3
}
 8015876:	4618      	mov	r0, r3
 8015878:	3708      	adds	r7, #8
 801587a:	46bd      	mov	sp, r7
 801587c:	bd80      	pop	{r7, pc}

0801587e <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 801587e:	b580      	push	{r7, lr}
 8015880:	b082      	sub	sp, #8
 8015882:	af00      	add	r7, sp, #0
 8015884:	4603      	mov	r3, r0
 8015886:	460a      	mov	r2, r1
 8015888:	80fb      	strh	r3, [r7, #6]
 801588a:	4613      	mov	r3, r2
 801588c:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister(addr, data );
 801588e:	797a      	ldrb	r2, [r7, #5]
 8015890:	88fb      	ldrh	r3, [r7, #6]
 8015892:	4611      	mov	r1, r2
 8015894:	4618      	mov	r0, r3
 8015896:	f001 fd97 	bl	80173c8 <SUBGRF_WriteRegister>
}
 801589a:	bf00      	nop
 801589c:	3708      	adds	r7, #8
 801589e:	46bd      	mov	sp, r7
 80158a0:	bd80      	pop	{r7, pc}

080158a2 <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 80158a2:	b580      	push	{r7, lr}
 80158a4:	b082      	sub	sp, #8
 80158a6:	af00      	add	r7, sp, #0
 80158a8:	4603      	mov	r3, r0
 80158aa:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister(addr);
 80158ac:	88fb      	ldrh	r3, [r7, #6]
 80158ae:	4618      	mov	r0, r3
 80158b0:	f001 fd9e 	bl	80173f0 <SUBGRF_ReadRegister>
 80158b4:	4603      	mov	r3, r0
}
 80158b6:	4618      	mov	r0, r3
 80158b8:	3708      	adds	r7, #8
 80158ba:	46bd      	mov	sp, r7
 80158bc:	bd80      	pop	{r7, pc}

080158be <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 80158be:	b580      	push	{r7, lr}
 80158c0:	b082      	sub	sp, #8
 80158c2:	af00      	add	r7, sp, #0
 80158c4:	4603      	mov	r3, r0
 80158c6:	6039      	str	r1, [r7, #0]
 80158c8:	80fb      	strh	r3, [r7, #6]
 80158ca:	4613      	mov	r3, r2
 80158cc:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 80158ce:	797b      	ldrb	r3, [r7, #5]
 80158d0:	b29a      	uxth	r2, r3
 80158d2:	88fb      	ldrh	r3, [r7, #6]
 80158d4:	6839      	ldr	r1, [r7, #0]
 80158d6:	4618      	mov	r0, r3
 80158d8:	f001 fd9e 	bl	8017418 <SUBGRF_WriteRegisters>
}
 80158dc:	bf00      	nop
 80158de:	3708      	adds	r7, #8
 80158e0:	46bd      	mov	sp, r7
 80158e2:	bd80      	pop	{r7, pc}

080158e4 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 80158e4:	b580      	push	{r7, lr}
 80158e6:	b082      	sub	sp, #8
 80158e8:	af00      	add	r7, sp, #0
 80158ea:	4603      	mov	r3, r0
 80158ec:	6039      	str	r1, [r7, #0]
 80158ee:	80fb      	strh	r3, [r7, #6]
 80158f0:	4613      	mov	r3, r2
 80158f2:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 80158f4:	797b      	ldrb	r3, [r7, #5]
 80158f6:	b29a      	uxth	r2, r3
 80158f8:	88fb      	ldrh	r3, [r7, #6]
 80158fa:	6839      	ldr	r1, [r7, #0]
 80158fc:	4618      	mov	r0, r3
 80158fe:	f001 fdad 	bl	801745c <SUBGRF_ReadRegisters>
}
 8015902:	bf00      	nop
 8015904:	3708      	adds	r7, #8
 8015906:	46bd      	mov	sp, r7
 8015908:	bd80      	pop	{r7, pc}
	...

0801590c <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 801590c:	b580      	push	{r7, lr}
 801590e:	b082      	sub	sp, #8
 8015910:	af00      	add	r7, sp, #0
 8015912:	4603      	mov	r3, r0
 8015914:	460a      	mov	r2, r1
 8015916:	71fb      	strb	r3, [r7, #7]
 8015918:	4613      	mov	r3, r2
 801591a:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 801591c:	79fb      	ldrb	r3, [r7, #7]
 801591e:	2b01      	cmp	r3, #1
 8015920:	d10a      	bne.n	8015938 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 8015922:	4a0e      	ldr	r2, [pc, #56]	; (801595c <RadioSetMaxPayloadLength+0x50>)
 8015924:	79bb      	ldrb	r3, [r7, #6]
 8015926:	7013      	strb	r3, [r2, #0]
 8015928:	4b0c      	ldr	r3, [pc, #48]	; (801595c <RadioSetMaxPayloadLength+0x50>)
 801592a:	781a      	ldrb	r2, [r3, #0]
 801592c:	4b0c      	ldr	r3, [pc, #48]	; (8015960 <RadioSetMaxPayloadLength+0x54>)
 801592e:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8015930:	480c      	ldr	r0, [pc, #48]	; (8015964 <RadioSetMaxPayloadLength+0x58>)
 8015932:	f001 fc01 	bl	8017138 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 8015936:	e00d      	b.n	8015954 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 8015938:	4b09      	ldr	r3, [pc, #36]	; (8015960 <RadioSetMaxPayloadLength+0x54>)
 801593a:	7d5b      	ldrb	r3, [r3, #21]
 801593c:	2b01      	cmp	r3, #1
 801593e:	d109      	bne.n	8015954 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 8015940:	4a06      	ldr	r2, [pc, #24]	; (801595c <RadioSetMaxPayloadLength+0x50>)
 8015942:	79bb      	ldrb	r3, [r7, #6]
 8015944:	7013      	strb	r3, [r2, #0]
 8015946:	4b05      	ldr	r3, [pc, #20]	; (801595c <RadioSetMaxPayloadLength+0x50>)
 8015948:	781a      	ldrb	r2, [r3, #0]
 801594a:	4b05      	ldr	r3, [pc, #20]	; (8015960 <RadioSetMaxPayloadLength+0x54>)
 801594c:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801594e:	4805      	ldr	r0, [pc, #20]	; (8015964 <RadioSetMaxPayloadLength+0x58>)
 8015950:	f001 fbf2 	bl	8017138 <SUBGRF_SetPacketParams>
}
 8015954:	bf00      	nop
 8015956:	3708      	adds	r7, #8
 8015958:	46bd      	mov	sp, r7
 801595a:	bd80      	pop	{r7, pc}
 801595c:	200000d0 	.word	0x200000d0
 8015960:	20001560 	.word	0x20001560
 8015964:	2000156e 	.word	0x2000156e

08015968 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 8015968:	b580      	push	{r7, lr}
 801596a:	b082      	sub	sp, #8
 801596c:	af00      	add	r7, sp, #0
 801596e:	4603      	mov	r3, r0
 8015970:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 8015972:	4a13      	ldr	r2, [pc, #76]	; (80159c0 <RadioSetPublicNetwork+0x58>)
 8015974:	79fb      	ldrb	r3, [r7, #7]
 8015976:	7313      	strb	r3, [r2, #12]
 8015978:	4b11      	ldr	r3, [pc, #68]	; (80159c0 <RadioSetPublicNetwork+0x58>)
 801597a:	7b1a      	ldrb	r2, [r3, #12]
 801597c:	4b10      	ldr	r3, [pc, #64]	; (80159c0 <RadioSetPublicNetwork+0x58>)
 801597e:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 8015980:	2001      	movs	r0, #1
 8015982:	f7ff f82b 	bl	80149dc <RadioSetModem>
    if( enable == true )
 8015986:	79fb      	ldrb	r3, [r7, #7]
 8015988:	2b00      	cmp	r3, #0
 801598a:	d00a      	beq.n	80159a2 <RadioSetPublicNetwork+0x3a>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 801598c:	2134      	movs	r1, #52	; 0x34
 801598e:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8015992:	f001 fd19 	bl	80173c8 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 8015996:	2144      	movs	r1, #68	; 0x44
 8015998:	f240 7041 	movw	r0, #1857	; 0x741
 801599c:	f001 fd14 	bl	80173c8 <SUBGRF_WriteRegister>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 80159a0:	e009      	b.n	80159b6 <RadioSetPublicNetwork+0x4e>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 80159a2:	2114      	movs	r1, #20
 80159a4:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 80159a8:	f001 fd0e 	bl	80173c8 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 80159ac:	2124      	movs	r1, #36	; 0x24
 80159ae:	f240 7041 	movw	r0, #1857	; 0x741
 80159b2:	f001 fd09 	bl	80173c8 <SUBGRF_WriteRegister>
}
 80159b6:	bf00      	nop
 80159b8:	3708      	adds	r7, #8
 80159ba:	46bd      	mov	sp, r7
 80159bc:	bd80      	pop	{r7, pc}
 80159be:	bf00      	nop
 80159c0:	20001560 	.word	0x20001560

080159c4 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 80159c4:	b580      	push	{r7, lr}
 80159c6:	af00      	add	r7, sp, #0
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 80159c8:	f001 fe4e 	bl	8017668 <SUBGRF_GetRadioWakeUpTime>
 80159cc:	4603      	mov	r3, r0
 80159ce:	3303      	adds	r3, #3
}
 80159d0:	4618      	mov	r0, r3
 80159d2:	bd80      	pop	{r7, pc}

080159d4 <RadioOnTxTimeoutIrq>:

static void RadioOnTxTimeoutIrq( void* context )
{
 80159d4:	b580      	push	{r7, lr}
 80159d6:	b082      	sub	sp, #8
 80159d8:	af00      	add	r7, sp, #0
 80159da:	6078      	str	r0, [r7, #4]
    RADIO_TX_TIMEOUT_PROCESS();
 80159dc:	f000 f80e 	bl	80159fc <RadioOnTxTimeoutProcess>
}
 80159e0:	bf00      	nop
 80159e2:	3708      	adds	r7, #8
 80159e4:	46bd      	mov	sp, r7
 80159e6:	bd80      	pop	{r7, pc}

080159e8 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void* context )
{
 80159e8:	b580      	push	{r7, lr}
 80159ea:	b082      	sub	sp, #8
 80159ec:	af00      	add	r7, sp, #0
 80159ee:	6078      	str	r0, [r7, #4]
    RADIO_RX_TIMEOUT_PROCESS();
 80159f0:	f000 f818 	bl	8015a24 <RadioOnRxTimeoutProcess>
}
 80159f4:	bf00      	nop
 80159f6:	3708      	adds	r7, #8
 80159f8:	46bd      	mov	sp, r7
 80159fa:	bd80      	pop	{r7, pc}

080159fc <RadioOnTxTimeoutProcess>:

static void RadioOnTxTimeoutProcess( void )
{
 80159fc:	b580      	push	{r7, lr}
 80159fe:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_TX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8015a00:	4b07      	ldr	r3, [pc, #28]	; (8015a20 <RadioOnTxTimeoutProcess+0x24>)
 8015a02:	681b      	ldr	r3, [r3, #0]
 8015a04:	2b00      	cmp	r3, #0
 8015a06:	d008      	beq.n	8015a1a <RadioOnTxTimeoutProcess+0x1e>
 8015a08:	4b05      	ldr	r3, [pc, #20]	; (8015a20 <RadioOnTxTimeoutProcess+0x24>)
 8015a0a:	681b      	ldr	r3, [r3, #0]
 8015a0c:	685b      	ldr	r3, [r3, #4]
 8015a0e:	2b00      	cmp	r3, #0
 8015a10:	d003      	beq.n	8015a1a <RadioOnTxTimeoutProcess+0x1e>
    {
        RadioEvents->TxTimeout( );
 8015a12:	4b03      	ldr	r3, [pc, #12]	; (8015a20 <RadioOnTxTimeoutProcess+0x24>)
 8015a14:	681b      	ldr	r3, [r3, #0]
 8015a16:	685b      	ldr	r3, [r3, #4]
 8015a18:	4798      	blx	r3
    }
}
 8015a1a:	bf00      	nop
 8015a1c:	bd80      	pop	{r7, pc}
 8015a1e:	bf00      	nop
 8015a20:	20000cd4 	.word	0x20000cd4

08015a24 <RadioOnRxTimeoutProcess>:

static void RadioOnRxTimeoutProcess( void )
{
 8015a24:	b580      	push	{r7, lr}
 8015a26:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_RX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8015a28:	4b07      	ldr	r3, [pc, #28]	; (8015a48 <RadioOnRxTimeoutProcess+0x24>)
 8015a2a:	681b      	ldr	r3, [r3, #0]
 8015a2c:	2b00      	cmp	r3, #0
 8015a2e:	d008      	beq.n	8015a42 <RadioOnRxTimeoutProcess+0x1e>
 8015a30:	4b05      	ldr	r3, [pc, #20]	; (8015a48 <RadioOnRxTimeoutProcess+0x24>)
 8015a32:	681b      	ldr	r3, [r3, #0]
 8015a34:	68db      	ldr	r3, [r3, #12]
 8015a36:	2b00      	cmp	r3, #0
 8015a38:	d003      	beq.n	8015a42 <RadioOnRxTimeoutProcess+0x1e>
    {
        RadioEvents->RxTimeout( );
 8015a3a:	4b03      	ldr	r3, [pc, #12]	; (8015a48 <RadioOnRxTimeoutProcess+0x24>)
 8015a3c:	681b      	ldr	r3, [r3, #0]
 8015a3e:	68db      	ldr	r3, [r3, #12]
 8015a40:	4798      	blx	r3
    }
}
 8015a42:	bf00      	nop
 8015a44:	bd80      	pop	{r7, pc}
 8015a46:	bf00      	nop
 8015a48:	20000cd4 	.word	0x20000cd4

08015a4c <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 8015a4c:	b580      	push	{r7, lr}
 8015a4e:	b082      	sub	sp, #8
 8015a50:	af00      	add	r7, sp, #0
 8015a52:	4603      	mov	r3, r0
 8015a54:	80fb      	strh	r3, [r7, #6]
    SubgRf.RadioIrq = radioIrq;
 8015a56:	4a05      	ldr	r2, [pc, #20]	; (8015a6c <RadioOnDioIrq+0x20>)
 8015a58:	88fb      	ldrh	r3, [r7, #6]
 8015a5a:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

    RADIO_IRQ_PROCESS();
 8015a5e:	f000 f807 	bl	8015a70 <RadioIrqProcess>
}
 8015a62:	bf00      	nop
 8015a64:	3708      	adds	r7, #8
 8015a66:	46bd      	mov	sp, r7
 8015a68:	bd80      	pop	{r7, pc}
 8015a6a:	bf00      	nop
 8015a6c:	20001560 	.word	0x20001560

08015a70 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 8015a70:	b590      	push	{r4, r7, lr}
 8015a72:	b083      	sub	sp, #12
 8015a74:	af00      	add	r7, sp, #0
    uint8_t size = 0;
 8015a76:	2300      	movs	r3, #0
 8015a78:	71fb      	strb	r3, [r7, #7]
    int32_t cfo = 0;
 8015a7a:	2300      	movs	r3, #0
 8015a7c:	603b      	str	r3, [r7, #0]

    switch ( SubgRf.RadioIrq )
 8015a7e:	4bb5      	ldr	r3, [pc, #724]	; (8015d54 <RadioIrqProcess+0x2e4>)
 8015a80:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8015a84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8015a88:	f000 810c 	beq.w	8015ca4 <RadioIrqProcess+0x234>
 8015a8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8015a90:	f300 81b5 	bgt.w	8015dfe <RadioIrqProcess+0x38e>
 8015a94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8015a98:	f000 80f0 	beq.w	8015c7c <RadioIrqProcess+0x20c>
 8015a9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8015aa0:	f300 81ad 	bgt.w	8015dfe <RadioIrqProcess+0x38e>
 8015aa4:	2b80      	cmp	r3, #128	; 0x80
 8015aa6:	f000 80d5 	beq.w	8015c54 <RadioIrqProcess+0x1e4>
 8015aaa:	2b80      	cmp	r3, #128	; 0x80
 8015aac:	f300 81a7 	bgt.w	8015dfe <RadioIrqProcess+0x38e>
 8015ab0:	2b20      	cmp	r3, #32
 8015ab2:	dc49      	bgt.n	8015b48 <RadioIrqProcess+0xd8>
 8015ab4:	2b00      	cmp	r3, #0
 8015ab6:	f340 81a2 	ble.w	8015dfe <RadioIrqProcess+0x38e>
 8015aba:	3b01      	subs	r3, #1
 8015abc:	2b1f      	cmp	r3, #31
 8015abe:	f200 819e 	bhi.w	8015dfe <RadioIrqProcess+0x38e>
 8015ac2:	a201      	add	r2, pc, #4	; (adr r2, 8015ac8 <RadioIrqProcess+0x58>)
 8015ac4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015ac8:	08015b51 	.word	0x08015b51
 8015acc:	08015b8b 	.word	0x08015b8b
 8015ad0:	08015dff 	.word	0x08015dff
 8015ad4:	08015d1d 	.word	0x08015d1d
 8015ad8:	08015dff 	.word	0x08015dff
 8015adc:	08015dff 	.word	0x08015dff
 8015ae0:	08015dff 	.word	0x08015dff
 8015ae4:	08015d2b 	.word	0x08015d2b
 8015ae8:	08015dff 	.word	0x08015dff
 8015aec:	08015dff 	.word	0x08015dff
 8015af0:	08015dff 	.word	0x08015dff
 8015af4:	08015dff 	.word	0x08015dff
 8015af8:	08015dff 	.word	0x08015dff
 8015afc:	08015dff 	.word	0x08015dff
 8015b00:	08015dff 	.word	0x08015dff
 8015b04:	08015d47 	.word	0x08015d47
 8015b08:	08015dff 	.word	0x08015dff
 8015b0c:	08015dff 	.word	0x08015dff
 8015b10:	08015dff 	.word	0x08015dff
 8015b14:	08015dff 	.word	0x08015dff
 8015b18:	08015dff 	.word	0x08015dff
 8015b1c:	08015dff 	.word	0x08015dff
 8015b20:	08015dff 	.word	0x08015dff
 8015b24:	08015dff 	.word	0x08015dff
 8015b28:	08015dff 	.word	0x08015dff
 8015b2c:	08015dff 	.word	0x08015dff
 8015b30:	08015dff 	.word	0x08015dff
 8015b34:	08015dff 	.word	0x08015dff
 8015b38:	08015dff 	.word	0x08015dff
 8015b3c:	08015dff 	.word	0x08015dff
 8015b40:	08015dff 	.word	0x08015dff
 8015b44:	08015d81 	.word	0x08015d81
 8015b48:	2b40      	cmp	r3, #64	; 0x40
 8015b4a:	f000 813a 	beq.w	8015dc2 <RadioIrqProcess+0x352>
        {
            RadioEvents->RxError( );
        }
        break;
    default:
        break;
 8015b4e:	e156      	b.n	8015dfe <RadioIrqProcess+0x38e>
        TimerStop( &TxTimeoutTimer );
 8015b50:	4881      	ldr	r0, [pc, #516]	; (8015d58 <RadioIrqProcess+0x2e8>)
 8015b52:	f002 fe33 	bl	80187bc <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 8015b56:	2000      	movs	r0, #0
 8015b58:	f000 ff28 	bl	80169ac <SUBGRF_SetStandby>
        if ( RFW_Is_LongPacketModeEnabled() == 1 )
 8015b5c:	f001 ff1a 	bl	8017994 <RFW_Is_LongPacketModeEnabled>
 8015b60:	4603      	mov	r3, r0
 8015b62:	2b01      	cmp	r3, #1
 8015b64:	d101      	bne.n	8015b6a <RadioIrqProcess+0xfa>
            RFW_DeInit_TxLongPacket( );
 8015b66:	f001 ff3e 	bl	80179e6 <RFW_DeInit_TxLongPacket>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8015b6a:	4b7c      	ldr	r3, [pc, #496]	; (8015d5c <RadioIrqProcess+0x2ec>)
 8015b6c:	681b      	ldr	r3, [r3, #0]
 8015b6e:	2b00      	cmp	r3, #0
 8015b70:	f000 8147 	beq.w	8015e02 <RadioIrqProcess+0x392>
 8015b74:	4b79      	ldr	r3, [pc, #484]	; (8015d5c <RadioIrqProcess+0x2ec>)
 8015b76:	681b      	ldr	r3, [r3, #0]
 8015b78:	681b      	ldr	r3, [r3, #0]
 8015b7a:	2b00      	cmp	r3, #0
 8015b7c:	f000 8141 	beq.w	8015e02 <RadioIrqProcess+0x392>
            RadioEvents->TxDone( );
 8015b80:	4b76      	ldr	r3, [pc, #472]	; (8015d5c <RadioIrqProcess+0x2ec>)
 8015b82:	681b      	ldr	r3, [r3, #0]
 8015b84:	681b      	ldr	r3, [r3, #0]
 8015b86:	4798      	blx	r3
        break;
 8015b88:	e13b      	b.n	8015e02 <RadioIrqProcess+0x392>
        TimerStop( &RxTimeoutTimer );
 8015b8a:	4875      	ldr	r0, [pc, #468]	; (8015d60 <RadioIrqProcess+0x2f0>)
 8015b8c:	f002 fe16 	bl	80187bc <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8015b90:	4b70      	ldr	r3, [pc, #448]	; (8015d54 <RadioIrqProcess+0x2e4>)
 8015b92:	785b      	ldrb	r3, [r3, #1]
 8015b94:	f083 0301 	eor.w	r3, r3, #1
 8015b98:	b2db      	uxtb	r3, r3
 8015b9a:	2b00      	cmp	r3, #0
 8015b9c:	d014      	beq.n	8015bc8 <RadioIrqProcess+0x158>
            SUBGRF_SetStandby( STDBY_RC );
 8015b9e:	2000      	movs	r0, #0
 8015ba0:	f000 ff04 	bl	80169ac <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( 0x0902, 0x00 );
 8015ba4:	2100      	movs	r1, #0
 8015ba6:	f640 1002 	movw	r0, #2306	; 0x902
 8015baa:	f001 fc0d 	bl	80173c8 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( 0x0944, SUBGRF_ReadRegister( 0x0944 ) | ( 1 << 1 ) );
 8015bae:	f640 1044 	movw	r0, #2372	; 0x944
 8015bb2:	f001 fc1d 	bl	80173f0 <SUBGRF_ReadRegister>
 8015bb6:	4603      	mov	r3, r0
 8015bb8:	f043 0302 	orr.w	r3, r3, #2
 8015bbc:	b2db      	uxtb	r3, r3
 8015bbe:	4619      	mov	r1, r3
 8015bc0:	f640 1044 	movw	r0, #2372	; 0x944
 8015bc4:	f001 fc00 	bl	80173c8 <SUBGRF_WriteRegister>
        SUBGRF_GetPayload( RadioBuffer, &size , 255 );
 8015bc8:	1dfb      	adds	r3, r7, #7
 8015bca:	22ff      	movs	r2, #255	; 0xff
 8015bcc:	4619      	mov	r1, r3
 8015bce:	4865      	ldr	r0, [pc, #404]	; (8015d64 <RadioIrqProcess+0x2f4>)
 8015bd0:	f000 fdbc 	bl	801674c <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &(SubgRf.PacketStatus) );
 8015bd4:	4864      	ldr	r0, [pc, #400]	; (8015d68 <RadioIrqProcess+0x2f8>)
 8015bd6:	f001 fba5 	bl	8017324 <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8015bda:	4b60      	ldr	r3, [pc, #384]	; (8015d5c <RadioIrqProcess+0x2ec>)
 8015bdc:	681b      	ldr	r3, [r3, #0]
 8015bde:	2b00      	cmp	r3, #0
 8015be0:	d036      	beq.n	8015c50 <RadioIrqProcess+0x1e0>
 8015be2:	4b5e      	ldr	r3, [pc, #376]	; (8015d5c <RadioIrqProcess+0x2ec>)
 8015be4:	681b      	ldr	r3, [r3, #0]
 8015be6:	689b      	ldr	r3, [r3, #8]
 8015be8:	2b00      	cmp	r3, #0
 8015bea:	d031      	beq.n	8015c50 <RadioIrqProcess+0x1e0>
            switch ( SubgRf.PacketStatus.packetType )
 8015bec:	4b59      	ldr	r3, [pc, #356]	; (8015d54 <RadioIrqProcess+0x2e4>)
 8015bee:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8015bf2:	2b01      	cmp	r3, #1
 8015bf4:	d10e      	bne.n	8015c14 <RadioIrqProcess+0x1a4>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt, SubgRf.PacketStatus.Params.LoRa.SnrPkt );
 8015bf6:	4b59      	ldr	r3, [pc, #356]	; (8015d5c <RadioIrqProcess+0x2ec>)
 8015bf8:	681b      	ldr	r3, [r3, #0]
 8015bfa:	689c      	ldr	r4, [r3, #8]
 8015bfc:	79fb      	ldrb	r3, [r7, #7]
 8015bfe:	b299      	uxth	r1, r3
 8015c00:	4b54      	ldr	r3, [pc, #336]	; (8015d54 <RadioIrqProcess+0x2e4>)
 8015c02:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 8015c06:	b21a      	sxth	r2, r3
 8015c08:	4b52      	ldr	r3, [pc, #328]	; (8015d54 <RadioIrqProcess+0x2e4>)
 8015c0a:	f993 3031 	ldrsb.w	r3, [r3, #49]	; 0x31
 8015c0e:	4855      	ldr	r0, [pc, #340]	; (8015d64 <RadioIrqProcess+0x2f4>)
 8015c10:	47a0      	blx	r4
                break;
 8015c12:	e01e      	b.n	8015c52 <RadioIrqProcess+0x1e2>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 8015c14:	4b4f      	ldr	r3, [pc, #316]	; (8015d54 <RadioIrqProcess+0x2e4>)
 8015c16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8015c18:	463a      	mov	r2, r7
 8015c1a:	4611      	mov	r1, r2
 8015c1c:	4618      	mov	r0, r3
 8015c1e:	f001 fe05 	bl	801782c <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, (int8_t) DIVR(cfo, 1000) );
 8015c22:	4b4e      	ldr	r3, [pc, #312]	; (8015d5c <RadioIrqProcess+0x2ec>)
 8015c24:	681b      	ldr	r3, [r3, #0]
 8015c26:	689c      	ldr	r4, [r3, #8]
 8015c28:	79fb      	ldrb	r3, [r7, #7]
 8015c2a:	b299      	uxth	r1, r3
 8015c2c:	4b49      	ldr	r3, [pc, #292]	; (8015d54 <RadioIrqProcess+0x2e4>)
 8015c2e:	f993 3029 	ldrsb.w	r3, [r3, #41]	; 0x29
 8015c32:	b218      	sxth	r0, r3
 8015c34:	683b      	ldr	r3, [r7, #0]
 8015c36:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8015c3a:	4a4c      	ldr	r2, [pc, #304]	; (8015d6c <RadioIrqProcess+0x2fc>)
 8015c3c:	fb82 c203 	smull	ip, r2, r2, r3
 8015c40:	1192      	asrs	r2, r2, #6
 8015c42:	17db      	asrs	r3, r3, #31
 8015c44:	1ad3      	subs	r3, r2, r3
 8015c46:	b25b      	sxtb	r3, r3
 8015c48:	4602      	mov	r2, r0
 8015c4a:	4846      	ldr	r0, [pc, #280]	; (8015d64 <RadioIrqProcess+0x2f4>)
 8015c4c:	47a0      	blx	r4
                break;
 8015c4e:	e000      	b.n	8015c52 <RadioIrqProcess+0x1e2>
        }
 8015c50:	bf00      	nop
        break;
 8015c52:	e0e3      	b.n	8015e1c <RadioIrqProcess+0x3ac>
        SUBGRF_SetStandby( STDBY_RC );
 8015c54:	2000      	movs	r0, #0
 8015c56:	f000 fea9 	bl	80169ac <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8015c5a:	4b40      	ldr	r3, [pc, #256]	; (8015d5c <RadioIrqProcess+0x2ec>)
 8015c5c:	681b      	ldr	r3, [r3, #0]
 8015c5e:	2b00      	cmp	r3, #0
 8015c60:	f000 80d1 	beq.w	8015e06 <RadioIrqProcess+0x396>
 8015c64:	4b3d      	ldr	r3, [pc, #244]	; (8015d5c <RadioIrqProcess+0x2ec>)
 8015c66:	681b      	ldr	r3, [r3, #0]
 8015c68:	699b      	ldr	r3, [r3, #24]
 8015c6a:	2b00      	cmp	r3, #0
 8015c6c:	f000 80cb 	beq.w	8015e06 <RadioIrqProcess+0x396>
            RadioEvents->CadDone( false );
 8015c70:	4b3a      	ldr	r3, [pc, #232]	; (8015d5c <RadioIrqProcess+0x2ec>)
 8015c72:	681b      	ldr	r3, [r3, #0]
 8015c74:	699b      	ldr	r3, [r3, #24]
 8015c76:	2000      	movs	r0, #0
 8015c78:	4798      	blx	r3
        break;
 8015c7a:	e0c4      	b.n	8015e06 <RadioIrqProcess+0x396>
        SUBGRF_SetStandby( STDBY_RC );
 8015c7c:	2000      	movs	r0, #0
 8015c7e:	f000 fe95 	bl	80169ac <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8015c82:	4b36      	ldr	r3, [pc, #216]	; (8015d5c <RadioIrqProcess+0x2ec>)
 8015c84:	681b      	ldr	r3, [r3, #0]
 8015c86:	2b00      	cmp	r3, #0
 8015c88:	f000 80bf 	beq.w	8015e0a <RadioIrqProcess+0x39a>
 8015c8c:	4b33      	ldr	r3, [pc, #204]	; (8015d5c <RadioIrqProcess+0x2ec>)
 8015c8e:	681b      	ldr	r3, [r3, #0]
 8015c90:	699b      	ldr	r3, [r3, #24]
 8015c92:	2b00      	cmp	r3, #0
 8015c94:	f000 80b9 	beq.w	8015e0a <RadioIrqProcess+0x39a>
            RadioEvents->CadDone( true );
 8015c98:	4b30      	ldr	r3, [pc, #192]	; (8015d5c <RadioIrqProcess+0x2ec>)
 8015c9a:	681b      	ldr	r3, [r3, #0]
 8015c9c:	699b      	ldr	r3, [r3, #24]
 8015c9e:	2001      	movs	r0, #1
 8015ca0:	4798      	blx	r3
        break;
 8015ca2:	e0b2      	b.n	8015e0a <RadioIrqProcess+0x39a>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 8015ca4:	4b32      	ldr	r3, [pc, #200]	; (8015d70 <RadioIrqProcess+0x300>)
 8015ca6:	2201      	movs	r2, #1
 8015ca8:	2100      	movs	r1, #0
 8015caa:	2002      	movs	r0, #2
 8015cac:	f002 ff90 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 8015cb0:	f000 fd32 	bl	8016718 <SUBGRF_GetOperatingMode>
 8015cb4:	4603      	mov	r3, r0
 8015cb6:	2b04      	cmp	r3, #4
 8015cb8:	d115      	bne.n	8015ce6 <RadioIrqProcess+0x276>
            TimerStop( &TxTimeoutTimer );
 8015cba:	4827      	ldr	r0, [pc, #156]	; (8015d58 <RadioIrqProcess+0x2e8>)
 8015cbc:	f002 fd7e 	bl	80187bc <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 8015cc0:	2000      	movs	r0, #0
 8015cc2:	f000 fe73 	bl	80169ac <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8015cc6:	4b25      	ldr	r3, [pc, #148]	; (8015d5c <RadioIrqProcess+0x2ec>)
 8015cc8:	681b      	ldr	r3, [r3, #0]
 8015cca:	2b00      	cmp	r3, #0
 8015ccc:	f000 809f 	beq.w	8015e0e <RadioIrqProcess+0x39e>
 8015cd0:	4b22      	ldr	r3, [pc, #136]	; (8015d5c <RadioIrqProcess+0x2ec>)
 8015cd2:	681b      	ldr	r3, [r3, #0]
 8015cd4:	685b      	ldr	r3, [r3, #4]
 8015cd6:	2b00      	cmp	r3, #0
 8015cd8:	f000 8099 	beq.w	8015e0e <RadioIrqProcess+0x39e>
                RadioEvents->TxTimeout( );
 8015cdc:	4b1f      	ldr	r3, [pc, #124]	; (8015d5c <RadioIrqProcess+0x2ec>)
 8015cde:	681b      	ldr	r3, [r3, #0]
 8015ce0:	685b      	ldr	r3, [r3, #4]
 8015ce2:	4798      	blx	r3
        break;
 8015ce4:	e093      	b.n	8015e0e <RadioIrqProcess+0x39e>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 8015ce6:	f000 fd17 	bl	8016718 <SUBGRF_GetOperatingMode>
 8015cea:	4603      	mov	r3, r0
 8015cec:	2b05      	cmp	r3, #5
 8015cee:	f040 808e 	bne.w	8015e0e <RadioIrqProcess+0x39e>
            TimerStop( &RxTimeoutTimer );
 8015cf2:	481b      	ldr	r0, [pc, #108]	; (8015d60 <RadioIrqProcess+0x2f0>)
 8015cf4:	f002 fd62 	bl	80187bc <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 8015cf8:	2000      	movs	r0, #0
 8015cfa:	f000 fe57 	bl	80169ac <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8015cfe:	4b17      	ldr	r3, [pc, #92]	; (8015d5c <RadioIrqProcess+0x2ec>)
 8015d00:	681b      	ldr	r3, [r3, #0]
 8015d02:	2b00      	cmp	r3, #0
 8015d04:	f000 8083 	beq.w	8015e0e <RadioIrqProcess+0x39e>
 8015d08:	4b14      	ldr	r3, [pc, #80]	; (8015d5c <RadioIrqProcess+0x2ec>)
 8015d0a:	681b      	ldr	r3, [r3, #0]
 8015d0c:	68db      	ldr	r3, [r3, #12]
 8015d0e:	2b00      	cmp	r3, #0
 8015d10:	d07d      	beq.n	8015e0e <RadioIrqProcess+0x39e>
                RadioEvents->RxTimeout( );
 8015d12:	4b12      	ldr	r3, [pc, #72]	; (8015d5c <RadioIrqProcess+0x2ec>)
 8015d14:	681b      	ldr	r3, [r3, #0]
 8015d16:	68db      	ldr	r3, [r3, #12]
 8015d18:	4798      	blx	r3
        break;
 8015d1a:	e078      	b.n	8015e0e <RadioIrqProcess+0x39e>
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 8015d1c:	4b15      	ldr	r3, [pc, #84]	; (8015d74 <RadioIrqProcess+0x304>)
 8015d1e:	2201      	movs	r2, #1
 8015d20:	2100      	movs	r1, #0
 8015d22:	2002      	movs	r0, #2
 8015d24:	f002 ff54 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>
        break;
 8015d28:	e078      	b.n	8015e1c <RadioIrqProcess+0x3ac>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 8015d2a:	4b13      	ldr	r3, [pc, #76]	; (8015d78 <RadioIrqProcess+0x308>)
 8015d2c:	2201      	movs	r2, #1
 8015d2e:	2100      	movs	r1, #0
 8015d30:	2002      	movs	r0, #2
 8015d32:	f002 ff4d 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>
        if ( 1UL == RFW_Is_Init( ) )
 8015d36:	f001 fe26 	bl	8017986 <RFW_Is_Init>
 8015d3a:	4603      	mov	r3, r0
 8015d3c:	2b01      	cmp	r3, #1
 8015d3e:	d168      	bne.n	8015e12 <RadioIrqProcess+0x3a2>
            RFW_ReceivePayload( );
 8015d40:	f001 fe57 	bl	80179f2 <RFW_ReceivePayload>
        break;
 8015d44:	e065      	b.n	8015e12 <RadioIrqProcess+0x3a2>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 8015d46:	4b0d      	ldr	r3, [pc, #52]	; (8015d7c <RadioIrqProcess+0x30c>)
 8015d48:	2201      	movs	r2, #1
 8015d4a:	2100      	movs	r1, #0
 8015d4c:	2002      	movs	r0, #2
 8015d4e:	f002 ff3f 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>
        break;
 8015d52:	e063      	b.n	8015e1c <RadioIrqProcess+0x3ac>
 8015d54:	20001560 	.word	0x20001560
 8015d58:	200015b8 	.word	0x200015b8
 8015d5c:	20000cd4 	.word	0x20000cd4
 8015d60:	200015d0 	.word	0x200015d0
 8015d64:	20000bd4 	.word	0x20000bd4
 8015d68:	20001584 	.word	0x20001584
 8015d6c:	10624dd3 	.word	0x10624dd3
 8015d70:	0801968c 	.word	0x0801968c
 8015d74:	080196a0 	.word	0x080196a0
 8015d78:	080196ac 	.word	0x080196ac
 8015d7c:	080196b8 	.word	0x080196b8
        TimerStop( &RxTimeoutTimer );
 8015d80:	4828      	ldr	r0, [pc, #160]	; (8015e24 <RadioIrqProcess+0x3b4>)
 8015d82:	f002 fd1b 	bl	80187bc <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8015d86:	4b28      	ldr	r3, [pc, #160]	; (8015e28 <RadioIrqProcess+0x3b8>)
 8015d88:	785b      	ldrb	r3, [r3, #1]
 8015d8a:	f083 0301 	eor.w	r3, r3, #1
 8015d8e:	b2db      	uxtb	r3, r3
 8015d90:	2b00      	cmp	r3, #0
 8015d92:	d002      	beq.n	8015d9a <RadioIrqProcess+0x32a>
            SUBGRF_SetStandby( STDBY_RC );
 8015d94:	2000      	movs	r0, #0
 8015d96:	f000 fe09 	bl	80169ac <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8015d9a:	4b24      	ldr	r3, [pc, #144]	; (8015e2c <RadioIrqProcess+0x3bc>)
 8015d9c:	681b      	ldr	r3, [r3, #0]
 8015d9e:	2b00      	cmp	r3, #0
 8015da0:	d039      	beq.n	8015e16 <RadioIrqProcess+0x3a6>
 8015da2:	4b22      	ldr	r3, [pc, #136]	; (8015e2c <RadioIrqProcess+0x3bc>)
 8015da4:	681b      	ldr	r3, [r3, #0]
 8015da6:	68db      	ldr	r3, [r3, #12]
 8015da8:	2b00      	cmp	r3, #0
 8015daa:	d034      	beq.n	8015e16 <RadioIrqProcess+0x3a6>
            RadioEvents->RxTimeout( );
 8015dac:	4b1f      	ldr	r3, [pc, #124]	; (8015e2c <RadioIrqProcess+0x3bc>)
 8015dae:	681b      	ldr	r3, [r3, #0]
 8015db0:	68db      	ldr	r3, [r3, #12]
 8015db2:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 8015db4:	4b1e      	ldr	r3, [pc, #120]	; (8015e30 <RadioIrqProcess+0x3c0>)
 8015db6:	2201      	movs	r2, #1
 8015db8:	2100      	movs	r1, #0
 8015dba:	2002      	movs	r0, #2
 8015dbc:	f002 ff08 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>
        break;
 8015dc0:	e029      	b.n	8015e16 <RadioIrqProcess+0x3a6>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 8015dc2:	4b1c      	ldr	r3, [pc, #112]	; (8015e34 <RadioIrqProcess+0x3c4>)
 8015dc4:	2201      	movs	r2, #1
 8015dc6:	2100      	movs	r1, #0
 8015dc8:	2002      	movs	r0, #2
 8015dca:	f002 ff01 	bl	8018bd0 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 8015dce:	4b16      	ldr	r3, [pc, #88]	; (8015e28 <RadioIrqProcess+0x3b8>)
 8015dd0:	785b      	ldrb	r3, [r3, #1]
 8015dd2:	f083 0301 	eor.w	r3, r3, #1
 8015dd6:	b2db      	uxtb	r3, r3
 8015dd8:	2b00      	cmp	r3, #0
 8015dda:	d002      	beq.n	8015de2 <RadioIrqProcess+0x372>
            SUBGRF_SetStandby( STDBY_RC );
 8015ddc:	2000      	movs	r0, #0
 8015dde:	f000 fde5 	bl	80169ac <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 8015de2:	4b12      	ldr	r3, [pc, #72]	; (8015e2c <RadioIrqProcess+0x3bc>)
 8015de4:	681b      	ldr	r3, [r3, #0]
 8015de6:	2b00      	cmp	r3, #0
 8015de8:	d017      	beq.n	8015e1a <RadioIrqProcess+0x3aa>
 8015dea:	4b10      	ldr	r3, [pc, #64]	; (8015e2c <RadioIrqProcess+0x3bc>)
 8015dec:	681b      	ldr	r3, [r3, #0]
 8015dee:	691b      	ldr	r3, [r3, #16]
 8015df0:	2b00      	cmp	r3, #0
 8015df2:	d012      	beq.n	8015e1a <RadioIrqProcess+0x3aa>
            RadioEvents->RxError( );
 8015df4:	4b0d      	ldr	r3, [pc, #52]	; (8015e2c <RadioIrqProcess+0x3bc>)
 8015df6:	681b      	ldr	r3, [r3, #0]
 8015df8:	691b      	ldr	r3, [r3, #16]
 8015dfa:	4798      	blx	r3
        break;
 8015dfc:	e00d      	b.n	8015e1a <RadioIrqProcess+0x3aa>
        break;
 8015dfe:	bf00      	nop
 8015e00:	e00c      	b.n	8015e1c <RadioIrqProcess+0x3ac>
        break;
 8015e02:	bf00      	nop
 8015e04:	e00a      	b.n	8015e1c <RadioIrqProcess+0x3ac>
        break;
 8015e06:	bf00      	nop
 8015e08:	e008      	b.n	8015e1c <RadioIrqProcess+0x3ac>
        break;
 8015e0a:	bf00      	nop
 8015e0c:	e006      	b.n	8015e1c <RadioIrqProcess+0x3ac>
        break;
 8015e0e:	bf00      	nop
 8015e10:	e004      	b.n	8015e1c <RadioIrqProcess+0x3ac>
        break;
 8015e12:	bf00      	nop
 8015e14:	e002      	b.n	8015e1c <RadioIrqProcess+0x3ac>
        break;
 8015e16:	bf00      	nop
 8015e18:	e000      	b.n	8015e1c <RadioIrqProcess+0x3ac>
        break;
 8015e1a:	bf00      	nop
  }
}
 8015e1c:	bf00      	nop
 8015e1e:	370c      	adds	r7, #12
 8015e20:	46bd      	mov	sp, r7
 8015e22:	bd90      	pop	{r4, r7, pc}
 8015e24:	200015d0 	.word	0x200015d0
 8015e28:	20001560 	.word	0x20001560
 8015e2c:	20000cd4 	.word	0x20000cd4
 8015e30:	080196c4 	.word	0x080196c4
 8015e34:	080196d0 	.word	0x080196d0

08015e38 <RadioTxPrbs>:

static void RadioTxPrbs( void )
{
 8015e38:	b580      	push	{r7, lr}
 8015e3a:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 8015e3c:	4b09      	ldr	r3, [pc, #36]	; (8015e64 <RadioTxPrbs+0x2c>)
 8015e3e:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8015e42:	2101      	movs	r1, #1
 8015e44:	4618      	mov	r0, r3
 8015e46:	f001 fbb3 	bl	80175b0 <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_PKTCTL1A, 0x2d );  // sel mode prbs9 instead of preamble
 8015e4a:	4b07      	ldr	r3, [pc, #28]	; (8015e68 <RadioTxPrbs+0x30>)
 8015e4c:	212d      	movs	r1, #45	; 0x2d
 8015e4e:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8015e52:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble( );
 8015e54:	f000 fe6d 	bl	8016b32 <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 8015e58:	4804      	ldr	r0, [pc, #16]	; (8015e6c <RadioTxPrbs+0x34>)
 8015e5a:	f000 fdc3 	bl	80169e4 <SUBGRF_SetTx>
}
 8015e5e:	bf00      	nop
 8015e60:	bd80      	pop	{r7, pc}
 8015e62:	bf00      	nop
 8015e64:	20001560 	.word	0x20001560
 8015e68:	0801587f 	.word	0x0801587f
 8015e6c:	000fffff 	.word	0x000fffff

08015e70 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 8015e70:	b580      	push	{r7, lr}
 8015e72:	b084      	sub	sp, #16
 8015e74:	af00      	add	r7, sp, #0
 8015e76:	4603      	mov	r3, r0
 8015e78:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 8015e7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8015e7e:	4618      	mov	r0, r3
 8015e80:	f001 fbbe 	bl	8017600 <SUBGRF_SetRfTxPower>
 8015e84:	4603      	mov	r3, r0
 8015e86:	73fb      	strb	r3, [r7, #15]
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 8015e88:	7bfb      	ldrb	r3, [r7, #15]
 8015e8a:	2101      	movs	r1, #1
 8015e8c:	4618      	mov	r0, r3
 8015e8e:	f001 fb8f 	bl	80175b0 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 8015e92:	f000 fe45 	bl	8016b20 <SUBGRF_SetTxContinuousWave>
}
 8015e96:	bf00      	nop
 8015e98:	3710      	adds	r7, #16
 8015e9a:	46bd      	mov	sp, r7
 8015e9c:	bd80      	pop	{r7, pc}

08015e9e <payload_integration>:

static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size )
{
 8015e9e:	b480      	push	{r7}
 8015ea0:	b089      	sub	sp, #36	; 0x24
 8015ea2:	af00      	add	r7, sp, #0
 8015ea4:	60f8      	str	r0, [r7, #12]
 8015ea6:	60b9      	str	r1, [r7, #8]
 8015ea8:	4613      	mov	r3, r2
 8015eaa:	71fb      	strb	r3, [r7, #7]
    uint8_t prevInt = 0;
 8015eac:	2300      	movs	r3, #0
 8015eae:	77fb      	strb	r3, [r7, #31]
    uint8_t currBit;
    uint8_t index_bit;
    uint8_t index_byte;
    uint8_t index_bit_out;
    uint8_t index_byte_out;
    int i = 0;
 8015eb0:	2300      	movs	r3, #0
 8015eb2:	61bb      	str	r3, [r7, #24]

    for (i = 0; i < size; i++)
 8015eb4:	2300      	movs	r3, #0
 8015eb6:	61bb      	str	r3, [r7, #24]
 8015eb8:	e011      	b.n	8015ede <payload_integration+0x40>
    {
        /* reverse all inputs */
        inBuffer[i] = ~inBuffer[i];
 8015eba:	69bb      	ldr	r3, [r7, #24]
 8015ebc:	68ba      	ldr	r2, [r7, #8]
 8015ebe:	4413      	add	r3, r2
 8015ec0:	781a      	ldrb	r2, [r3, #0]
 8015ec2:	69bb      	ldr	r3, [r7, #24]
 8015ec4:	68b9      	ldr	r1, [r7, #8]
 8015ec6:	440b      	add	r3, r1
 8015ec8:	43d2      	mvns	r2, r2
 8015eca:	b2d2      	uxtb	r2, r2
 8015ecc:	701a      	strb	r2, [r3, #0]
        /* init outBuffer */
        outBuffer[i] = 0;
 8015ece:	69bb      	ldr	r3, [r7, #24]
 8015ed0:	68fa      	ldr	r2, [r7, #12]
 8015ed2:	4413      	add	r3, r2
 8015ed4:	2200      	movs	r2, #0
 8015ed6:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < size; i++)
 8015ed8:	69bb      	ldr	r3, [r7, #24]
 8015eda:	3301      	adds	r3, #1
 8015edc:	61bb      	str	r3, [r7, #24]
 8015ede:	79fb      	ldrb	r3, [r7, #7]
 8015ee0:	69ba      	ldr	r2, [r7, #24]
 8015ee2:	429a      	cmp	r2, r3
 8015ee4:	dbe9      	blt.n	8015eba <payload_integration+0x1c>
    }

    for (i = 0; i < (size * 8); i++)
 8015ee6:	2300      	movs	r3, #0
 8015ee8:	61bb      	str	r3, [r7, #24]
 8015eea:	e049      	b.n	8015f80 <payload_integration+0xe2>
    {
        /* index to take bit in inBuffer */
        index_bit = 7 - ( i % 8 );
 8015eec:	69bb      	ldr	r3, [r7, #24]
 8015eee:	425a      	negs	r2, r3
 8015ef0:	f003 0307 	and.w	r3, r3, #7
 8015ef4:	f002 0207 	and.w	r2, r2, #7
 8015ef8:	bf58      	it	pl
 8015efa:	4253      	negpl	r3, r2
 8015efc:	b2db      	uxtb	r3, r3
 8015efe:	f1c3 0307 	rsb	r3, r3, #7
 8015f02:	75fb      	strb	r3, [r7, #23]
        index_byte = i / 8;
 8015f04:	69bb      	ldr	r3, [r7, #24]
 8015f06:	2b00      	cmp	r3, #0
 8015f08:	da00      	bge.n	8015f0c <payload_integration+0x6e>
 8015f0a:	3307      	adds	r3, #7
 8015f0c:	10db      	asrs	r3, r3, #3
 8015f0e:	75bb      	strb	r3, [r7, #22]
        /* index to place bit in outBuffer is shifted 1 bit right */
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 8015f10:	69bb      	ldr	r3, [r7, #24]
 8015f12:	3301      	adds	r3, #1
 8015f14:	425a      	negs	r2, r3
 8015f16:	f003 0307 	and.w	r3, r3, #7
 8015f1a:	f002 0207 	and.w	r2, r2, #7
 8015f1e:	bf58      	it	pl
 8015f20:	4253      	negpl	r3, r2
 8015f22:	b2db      	uxtb	r3, r3
 8015f24:	f1c3 0307 	rsb	r3, r3, #7
 8015f28:	757b      	strb	r3, [r7, #21]
        index_byte_out = ( i + 1 ) / 8;
 8015f2a:	69bb      	ldr	r3, [r7, #24]
 8015f2c:	3301      	adds	r3, #1
 8015f2e:	2b00      	cmp	r3, #0
 8015f30:	da00      	bge.n	8015f34 <payload_integration+0x96>
 8015f32:	3307      	adds	r3, #7
 8015f34:	10db      	asrs	r3, r3, #3
 8015f36:	753b      	strb	r3, [r7, #20]
        /* extract current bit from input */
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 8015f38:	7dbb      	ldrb	r3, [r7, #22]
 8015f3a:	68ba      	ldr	r2, [r7, #8]
 8015f3c:	4413      	add	r3, r2
 8015f3e:	781b      	ldrb	r3, [r3, #0]
 8015f40:	461a      	mov	r2, r3
 8015f42:	7dfb      	ldrb	r3, [r7, #23]
 8015f44:	fa42 f303 	asr.w	r3, r2, r3
 8015f48:	b2db      	uxtb	r3, r3
 8015f4a:	f003 0301 	and.w	r3, r3, #1
 8015f4e:	74fb      	strb	r3, [r7, #19]
        /* integration */
        prevInt ^= currBit;
 8015f50:	7ffa      	ldrb	r2, [r7, #31]
 8015f52:	7cfb      	ldrb	r3, [r7, #19]
 8015f54:	4053      	eors	r3, r2
 8015f56:	77fb      	strb	r3, [r7, #31]
        /* write result integration in output */
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 8015f58:	7d3b      	ldrb	r3, [r7, #20]
 8015f5a:	68fa      	ldr	r2, [r7, #12]
 8015f5c:	4413      	add	r3, r2
 8015f5e:	781b      	ldrb	r3, [r3, #0]
 8015f60:	b25a      	sxtb	r2, r3
 8015f62:	7ff9      	ldrb	r1, [r7, #31]
 8015f64:	7d7b      	ldrb	r3, [r7, #21]
 8015f66:	fa01 f303 	lsl.w	r3, r1, r3
 8015f6a:	b25b      	sxtb	r3, r3
 8015f6c:	4313      	orrs	r3, r2
 8015f6e:	b259      	sxtb	r1, r3
 8015f70:	7d3b      	ldrb	r3, [r7, #20]
 8015f72:	68fa      	ldr	r2, [r7, #12]
 8015f74:	4413      	add	r3, r2
 8015f76:	b2ca      	uxtb	r2, r1
 8015f78:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < (size * 8); i++)
 8015f7a:	69bb      	ldr	r3, [r7, #24]
 8015f7c:	3301      	adds	r3, #1
 8015f7e:	61bb      	str	r3, [r7, #24]
 8015f80:	79fb      	ldrb	r3, [r7, #7]
 8015f82:	00db      	lsls	r3, r3, #3
 8015f84:	69ba      	ldr	r2, [r7, #24]
 8015f86:	429a      	cmp	r2, r3
 8015f88:	dbb0      	blt.n	8015eec <payload_integration+0x4e>
    }

    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 8015f8a:	7ffb      	ldrb	r3, [r7, #31]
 8015f8c:	01db      	lsls	r3, r3, #7
 8015f8e:	b25a      	sxtb	r2, r3
 8015f90:	7ffb      	ldrb	r3, [r7, #31]
 8015f92:	019b      	lsls	r3, r3, #6
 8015f94:	b25b      	sxtb	r3, r3
 8015f96:	4313      	orrs	r3, r2
 8015f98:	b25b      	sxtb	r3, r3
 8015f9a:	7ffa      	ldrb	r2, [r7, #31]
 8015f9c:	2a00      	cmp	r2, #0
 8015f9e:	d101      	bne.n	8015fa4 <payload_integration+0x106>
 8015fa0:	2220      	movs	r2, #32
 8015fa2:	e000      	b.n	8015fa6 <payload_integration+0x108>
 8015fa4:	2200      	movs	r2, #0
 8015fa6:	4313      	orrs	r3, r2
 8015fa8:	b259      	sxtb	r1, r3
 8015faa:	79fb      	ldrb	r3, [r7, #7]
 8015fac:	68fa      	ldr	r2, [r7, #12]
 8015fae:	4413      	add	r3, r2
 8015fb0:	b2ca      	uxtb	r2, r1
 8015fb2:	701a      	strb	r2, [r3, #0]
}
 8015fb4:	bf00      	nop
 8015fb6:	3724      	adds	r7, #36	; 0x24
 8015fb8:	46bd      	mov	sp, r7
 8015fba:	bc80      	pop	{r7}
 8015fbc:	4770      	bx	lr
	...

08015fc0 <RadioSetRxGenericConfig>:

static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t* config, uint32_t rxContinuous, uint32_t symbTimeout )
{
 8015fc0:	b580      	push	{r7, lr}
 8015fc2:	b08c      	sub	sp, #48	; 0x30
 8015fc4:	af00      	add	r7, sp, #0
 8015fc6:	60b9      	str	r1, [r7, #8]
 8015fc8:	607a      	str	r2, [r7, #4]
 8015fca:	603b      	str	r3, [r7, #0]
 8015fcc:	4603      	mov	r3, r0
 8015fce:	73fb      	strb	r3, [r7, #15]
    int32_t status = 0;
 8015fd0:	2300      	movs	r3, #0
 8015fd2:	627b      	str	r3, [r7, #36]	; 0x24
    uint8_t syncword[8] = {0};
 8015fd4:	2300      	movs	r3, #0
 8015fd6:	61fb      	str	r3, [r7, #28]
 8015fd8:	2300      	movs	r3, #0
 8015fda:	623b      	str	r3, [r7, #32]
    uint8_t MaxPayloadLength;

    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 8015fdc:	f001 fccd 	bl	801797a <RFW_DeInit>

    if( rxContinuous != 0 )
 8015fe0:	687b      	ldr	r3, [r7, #4]
 8015fe2:	2b00      	cmp	r3, #0
 8015fe4:	d001      	beq.n	8015fea <RadioSetRxGenericConfig+0x2a>
    {
        symbTimeout = 0;
 8015fe6:	2300      	movs	r3, #0
 8015fe8:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 8015fea:	687b      	ldr	r3, [r7, #4]
 8015fec:	2b00      	cmp	r3, #0
 8015fee:	bf14      	ite	ne
 8015ff0:	2301      	movne	r3, #1
 8015ff2:	2300      	moveq	r3, #0
 8015ff4:	b2da      	uxtb	r2, r3
 8015ff6:	4ba9      	ldr	r3, [pc, #676]	; (801629c <RadioSetRxGenericConfig+0x2dc>)
 8015ff8:	705a      	strb	r2, [r3, #1]

    switch( modem )
 8015ffa:	7bfb      	ldrb	r3, [r7, #15]
 8015ffc:	2b00      	cmp	r3, #0
 8015ffe:	d003      	beq.n	8016008 <RadioSetRxGenericConfig+0x48>
 8016000:	2b01      	cmp	r3, #1
 8016002:	f000 80e8 	beq.w	80161d6 <RadioSetRxGenericConfig+0x216>

        // Timeout Max, Timeout handled directly in SetRx function
        SubgRf.RxTimeout = 0xFFFF;
        break;
    default:
        break;
 8016006:	e1a0      	b.n	801634a <RadioSetRxGenericConfig+0x38a>
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 8016008:	68bb      	ldr	r3, [r7, #8]
 801600a:	68db      	ldr	r3, [r3, #12]
 801600c:	2b00      	cmp	r3, #0
 801600e:	d003      	beq.n	8016018 <RadioSetRxGenericConfig+0x58>
 8016010:	68bb      	ldr	r3, [r7, #8]
 8016012:	691b      	ldr	r3, [r3, #16]
 8016014:	2b00      	cmp	r3, #0
 8016016:	d102      	bne.n	801601e <RadioSetRxGenericConfig+0x5e>
            return -1;
 8016018:	f04f 33ff 	mov.w	r3, #4294967295
 801601c:	e196      	b.n	801634c <RadioSetRxGenericConfig+0x38c>
        if( config->fsk.SyncWordLength > 8 )
 801601e:	68bb      	ldr	r3, [r7, #8]
 8016020:	7d5b      	ldrb	r3, [r3, #21]
 8016022:	2b08      	cmp	r3, #8
 8016024:	d902      	bls.n	801602c <RadioSetRxGenericConfig+0x6c>
            return -1;
 8016026:	f04f 33ff 	mov.w	r3, #4294967295
 801602a:	e18f      	b.n	801634c <RadioSetRxGenericConfig+0x38c>
            for(int i = 0; i < config->fsk.SyncWordLength; i++)
 801602c:	2300      	movs	r3, #0
 801602e:	62bb      	str	r3, [r7, #40]	; 0x28
 8016030:	e00d      	b.n	801604e <RadioSetRxGenericConfig+0x8e>
                syncword[i] = config->fsk.SyncWord[i];
 8016032:	68bb      	ldr	r3, [r7, #8]
 8016034:	699a      	ldr	r2, [r3, #24]
 8016036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016038:	4413      	add	r3, r2
 801603a:	7819      	ldrb	r1, [r3, #0]
 801603c:	f107 021c 	add.w	r2, r7, #28
 8016040:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016042:	4413      	add	r3, r2
 8016044:	460a      	mov	r2, r1
 8016046:	701a      	strb	r2, [r3, #0]
            for(int i = 0; i < config->fsk.SyncWordLength; i++)
 8016048:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801604a:	3301      	adds	r3, #1
 801604c:	62bb      	str	r3, [r7, #40]	; 0x28
 801604e:	68bb      	ldr	r3, [r7, #8]
 8016050:	7d5b      	ldrb	r3, [r3, #21]
 8016052:	461a      	mov	r2, r3
 8016054:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016056:	4293      	cmp	r3, r2
 8016058:	dbeb      	blt.n	8016032 <RadioSetRxGenericConfig+0x72>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 801605a:	68bb      	ldr	r3, [r7, #8]
 801605c:	681b      	ldr	r3, [r3, #0]
 801605e:	2b00      	cmp	r3, #0
 8016060:	bf14      	ite	ne
 8016062:	2301      	movne	r3, #1
 8016064:	2300      	moveq	r3, #0
 8016066:	b2db      	uxtb	r3, r3
 8016068:	4618      	mov	r0, r3
 801606a:	f000 fd6b 	bl	8016b44 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801606e:	4b8b      	ldr	r3, [pc, #556]	; (801629c <RadioSetRxGenericConfig+0x2dc>)
 8016070:	2200      	movs	r2, #0
 8016072:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8016076:	68bb      	ldr	r3, [r7, #8]
 8016078:	68db      	ldr	r3, [r3, #12]
 801607a:	4a88      	ldr	r2, [pc, #544]	; (801629c <RadioSetRxGenericConfig+0x2dc>)
 801607c:	63d3      	str	r3, [r2, #60]	; 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 801607e:	68bb      	ldr	r3, [r7, #8]
 8016080:	791a      	ldrb	r2, [r3, #4]
 8016082:	4b86      	ldr	r3, [pc, #536]	; (801629c <RadioSetRxGenericConfig+0x2dc>)
 8016084:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 8016088:	68bb      	ldr	r3, [r7, #8]
 801608a:	689b      	ldr	r3, [r3, #8]
 801608c:	4618      	mov	r0, r3
 801608e:	f001 fba5 	bl	80177dc <SUBGRF_GetFskBandwidthRegValue>
 8016092:	4603      	mov	r3, r0
 8016094:	461a      	mov	r2, r3
 8016096:	4b81      	ldr	r3, [pc, #516]	; (801629c <RadioSetRxGenericConfig+0x2dc>)
 8016098:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801609c:	4b7f      	ldr	r3, [pc, #508]	; (801629c <RadioSetRxGenericConfig+0x2dc>)
 801609e:	2200      	movs	r2, #0
 80160a0:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 80160a2:	68bb      	ldr	r3, [r7, #8]
 80160a4:	691b      	ldr	r3, [r3, #16]
 80160a6:	b29b      	uxth	r3, r3
 80160a8:	00db      	lsls	r3, r3, #3
 80160aa:	b29a      	uxth	r2, r3
 80160ac:	4b7b      	ldr	r3, [pc, #492]	; (801629c <RadioSetRxGenericConfig+0x2dc>)
 80160ae:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 80160b0:	68bb      	ldr	r3, [r7, #8]
 80160b2:	7d1a      	ldrb	r2, [r3, #20]
 80160b4:	4b79      	ldr	r3, [pc, #484]	; (801629c <RadioSetRxGenericConfig+0x2dc>)
 80160b6:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 80160b8:	68bb      	ldr	r3, [r7, #8]
 80160ba:	7d5b      	ldrb	r3, [r3, #21]
 80160bc:	00db      	lsls	r3, r3, #3
 80160be:	b2da      	uxtb	r2, r3
 80160c0:	4b76      	ldr	r3, [pc, #472]	; (801629c <RadioSetRxGenericConfig+0x2dc>)
 80160c2:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 80160c4:	68bb      	ldr	r3, [r7, #8]
 80160c6:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 80160ca:	4b74      	ldr	r3, [pc, #464]	; (801629c <RadioSetRxGenericConfig+0x2dc>)
 80160cc:	751a      	strb	r2, [r3, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 80160ce:	68bb      	ldr	r3, [r7, #8]
 80160d0:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80160d4:	2b00      	cmp	r3, #0
 80160d6:	d105      	bne.n	80160e4 <RadioSetRxGenericConfig+0x124>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 80160d8:	68bb      	ldr	r3, [r7, #8]
 80160da:	69db      	ldr	r3, [r3, #28]
 80160dc:	b2da      	uxtb	r2, r3
 80160de:	4b6f      	ldr	r3, [pc, #444]	; (801629c <RadioSetRxGenericConfig+0x2dc>)
 80160e0:	759a      	strb	r2, [r3, #22]
 80160e2:	e00b      	b.n	80160fc <RadioSetRxGenericConfig+0x13c>
        else if( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH )
 80160e4:	68bb      	ldr	r3, [r7, #8]
 80160e6:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80160ea:	2b02      	cmp	r3, #2
 80160ec:	d103      	bne.n	80160f6 <RadioSetRxGenericConfig+0x136>
          SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 80160ee:	4b6b      	ldr	r3, [pc, #428]	; (801629c <RadioSetRxGenericConfig+0x2dc>)
 80160f0:	22ff      	movs	r2, #255	; 0xff
 80160f2:	759a      	strb	r2, [r3, #22]
 80160f4:	e002      	b.n	80160fc <RadioSetRxGenericConfig+0x13c>
          SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 80160f6:	4b69      	ldr	r3, [pc, #420]	; (801629c <RadioSetRxGenericConfig+0x2dc>)
 80160f8:	22ff      	movs	r2, #255	; 0xff
 80160fa:	759a      	strb	r2, [r3, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING ) || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 80160fc:	68bb      	ldr	r3, [r7, #8]
 80160fe:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8016102:	2b02      	cmp	r3, #2
 8016104:	d004      	beq.n	8016110 <RadioSetRxGenericConfig+0x150>
 8016106:	68bb      	ldr	r3, [r7, #8]
 8016108:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 801610c:	2b02      	cmp	r3, #2
 801610e:	d12d      	bne.n	801616c <RadioSetRxGenericConfig+0x1ac>
          if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 8016110:	68bb      	ldr	r3, [r7, #8]
 8016112:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8016116:	2bf1      	cmp	r3, #241	; 0xf1
 8016118:	d00c      	beq.n	8016134 <RadioSetRxGenericConfig+0x174>
 801611a:	68bb      	ldr	r3, [r7, #8]
 801611c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8016120:	2bf2      	cmp	r3, #242	; 0xf2
 8016122:	d007      	beq.n	8016134 <RadioSetRxGenericConfig+0x174>
 8016124:	68bb      	ldr	r3, [r7, #8]
 8016126:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801612a:	2b01      	cmp	r3, #1
 801612c:	d002      	beq.n	8016134 <RadioSetRxGenericConfig+0x174>
            return -1;
 801612e:	f04f 33ff 	mov.w	r3, #4294967295
 8016132:	e10b      	b.n	801634c <RadioSetRxGenericConfig+0x38c>
          ConfigGeneric.rtx = CONFIG_RX;
 8016134:	2300      	movs	r3, #0
 8016136:	763b      	strb	r3, [r7, #24]
          ConfigGeneric.RxConfig = config;
 8016138:	68bb      	ldr	r3, [r7, #8]
 801613a:	617b      	str	r3, [r7, #20]
          if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 801613c:	4b58      	ldr	r3, [pc, #352]	; (80162a0 <RadioSetRxGenericConfig+0x2e0>)
 801613e:	6819      	ldr	r1, [r3, #0]
 8016140:	f107 0310 	add.w	r3, r7, #16
 8016144:	4a57      	ldr	r2, [pc, #348]	; (80162a4 <RadioSetRxGenericConfig+0x2e4>)
 8016146:	4618      	mov	r0, r3
 8016148:	f001 fc0a 	bl	8017960 <RFW_Init>
 801614c:	4603      	mov	r3, r0
 801614e:	2b00      	cmp	r3, #0
 8016150:	d002      	beq.n	8016158 <RadioSetRxGenericConfig+0x198>
            return -1;
 8016152:	f04f 33ff 	mov.w	r3, #4294967295
 8016156:	e0f9      	b.n	801634c <RadioSetRxGenericConfig+0x38c>
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 8016158:	4b50      	ldr	r3, [pc, #320]	; (801629c <RadioSetRxGenericConfig+0x2dc>)
 801615a:	2200      	movs	r2, #0
 801615c:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 801615e:	4b4f      	ldr	r3, [pc, #316]	; (801629c <RadioSetRxGenericConfig+0x2dc>)
 8016160:	2201      	movs	r2, #1
 8016162:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 8016164:	4b4d      	ldr	r3, [pc, #308]	; (801629c <RadioSetRxGenericConfig+0x2dc>)
 8016166:	2200      	movs	r2, #0
 8016168:	755a      	strb	r2, [r3, #21]
        {
 801616a:	e00e      	b.n	801618a <RadioSetRxGenericConfig+0x1ca>
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 801616c:	68bb      	ldr	r3, [r7, #8]
 801616e:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8016172:	4b4a      	ldr	r3, [pc, #296]	; (801629c <RadioSetRxGenericConfig+0x2dc>)
 8016174:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 8016176:	68bb      	ldr	r3, [r7, #8]
 8016178:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 801617c:	4b47      	ldr	r3, [pc, #284]	; (801629c <RadioSetRxGenericConfig+0x2dc>)
 801617e:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 8016180:	68bb      	ldr	r3, [r7, #8]
 8016182:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 8016186:	4b45      	ldr	r3, [pc, #276]	; (801629c <RadioSetRxGenericConfig+0x2dc>)
 8016188:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 801618a:	f7ff fa92 	bl	80156b2 <RadioStandby>
        RadioSetModem( MODEM_FSK );
 801618e:	2000      	movs	r0, #0
 8016190:	f7fe fc24 	bl	80149dc <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8016194:	4844      	ldr	r0, [pc, #272]	; (80162a8 <RadioSetRxGenericConfig+0x2e8>)
 8016196:	f000 ff03 	bl	8016fa0 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801619a:	4844      	ldr	r0, [pc, #272]	; (80162ac <RadioSetRxGenericConfig+0x2ec>)
 801619c:	f000 ffcc 	bl	8017138 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 80161a0:	f107 031c 	add.w	r3, r7, #28
 80161a4:	4618      	mov	r0, r3
 80161a6:	f000 fb06 	bl	80167b6 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 80161aa:	68bb      	ldr	r3, [r7, #8]
 80161ac:	8c1b      	ldrh	r3, [r3, #32]
 80161ae:	4618      	mov	r0, r3
 80161b0:	f000 fb50 	bl	8016854 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 80161b4:	68bb      	ldr	r3, [r7, #8]
 80161b6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80161b8:	4618      	mov	r0, r3
 80161ba:	f000 fb2b 	bl	8016814 <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 80161be:	683b      	ldr	r3, [r7, #0]
 80161c0:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80161c4:	fb02 f203 	mul.w	r2, r2, r3
 80161c8:	68bb      	ldr	r3, [r7, #8]
 80161ca:	68db      	ldr	r3, [r3, #12]
 80161cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80161d0:	4a32      	ldr	r2, [pc, #200]	; (801629c <RadioSetRxGenericConfig+0x2dc>)
 80161d2:	6093      	str	r3, [r2, #8]
        break;
 80161d4:	e0b9      	b.n	801634a <RadioSetRxGenericConfig+0x38a>
        if( config->lora.PreambleLen == 0 )
 80161d6:	68bb      	ldr	r3, [r7, #8]
 80161d8:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80161da:	2b00      	cmp	r3, #0
 80161dc:	d102      	bne.n	80161e4 <RadioSetRxGenericConfig+0x224>
            return -1;
 80161de:	f04f 33ff 	mov.w	r3, #4294967295
 80161e2:	e0b3      	b.n	801634c <RadioSetRxGenericConfig+0x38c>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 80161e4:	68bb      	ldr	r3, [r7, #8]
 80161e6:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80161ea:	2b01      	cmp	r3, #1
 80161ec:	d104      	bne.n	80161f8 <RadioSetRxGenericConfig+0x238>
            MaxPayloadLength = config->fsk.MaxPayloadLength;
 80161ee:	68bb      	ldr	r3, [r7, #8]
 80161f0:	69db      	ldr	r3, [r3, #28]
 80161f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80161f6:	e002      	b.n	80161fe <RadioSetRxGenericConfig+0x23e>
            MaxPayloadLength = 0xFF;
 80161f8:	23ff      	movs	r3, #255	; 0xff
 80161fa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 80161fe:	68bb      	ldr	r3, [r7, #8]
 8016200:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016202:	2b00      	cmp	r3, #0
 8016204:	bf14      	ite	ne
 8016206:	2301      	movne	r3, #1
 8016208:	2300      	moveq	r3, #0
 801620a:	b2db      	uxtb	r3, r3
 801620c:	4618      	mov	r0, r3
 801620e:	f000 fc99 	bl	8016b44 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8016212:	683b      	ldr	r3, [r7, #0]
 8016214:	b2db      	uxtb	r3, r3
 8016216:	4618      	mov	r0, r3
 8016218:	f000 fca3 	bl	8016b62 <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801621c:	4b1f      	ldr	r3, [pc, #124]	; (801629c <RadioSetRxGenericConfig+0x2dc>)
 801621e:	2201      	movs	r2, #1
 8016220:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8016224:	68bb      	ldr	r3, [r7, #8]
 8016226:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 801622a:	4b1c      	ldr	r3, [pc, #112]	; (801629c <RadioSetRxGenericConfig+0x2dc>)
 801622c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 8016230:	68bb      	ldr	r3, [r7, #8]
 8016232:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 8016236:	4b19      	ldr	r3, [pc, #100]	; (801629c <RadioSetRxGenericConfig+0x2dc>)
 8016238:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 801623c:	68bb      	ldr	r3, [r7, #8]
 801623e:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 8016242:	4b16      	ldr	r3, [pc, #88]	; (801629c <RadioSetRxGenericConfig+0x2dc>)
 8016244:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        switch( config->lora.LowDatarateOptimize )
 8016248:	68bb      	ldr	r3, [r7, #8]
 801624a:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 801624e:	2b02      	cmp	r3, #2
 8016250:	d010      	beq.n	8016274 <RadioSetRxGenericConfig+0x2b4>
 8016252:	2b02      	cmp	r3, #2
 8016254:	dc2c      	bgt.n	80162b0 <RadioSetRxGenericConfig+0x2f0>
 8016256:	2b00      	cmp	r3, #0
 8016258:	d002      	beq.n	8016260 <RadioSetRxGenericConfig+0x2a0>
 801625a:	2b01      	cmp	r3, #1
 801625c:	d005      	beq.n	801626a <RadioSetRxGenericConfig+0x2aa>
            break;
 801625e:	e027      	b.n	80162b0 <RadioSetRxGenericConfig+0x2f0>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8016260:	4b0e      	ldr	r3, [pc, #56]	; (801629c <RadioSetRxGenericConfig+0x2dc>)
 8016262:	2200      	movs	r2, #0
 8016264:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 8016268:	e023      	b.n	80162b2 <RadioSetRxGenericConfig+0x2f2>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801626a:	4b0c      	ldr	r3, [pc, #48]	; (801629c <RadioSetRxGenericConfig+0x2dc>)
 801626c:	2201      	movs	r2, #1
 801626e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 8016272:	e01e      	b.n	80162b2 <RadioSetRxGenericConfig+0x2f2>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 8016274:	68bb      	ldr	r3, [r7, #8]
 8016276:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801627a:	2b0b      	cmp	r3, #11
 801627c:	d004      	beq.n	8016288 <RadioSetRxGenericConfig+0x2c8>
 801627e:	68bb      	ldr	r3, [r7, #8]
 8016280:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8016284:	2b0c      	cmp	r3, #12
 8016286:	d104      	bne.n	8016292 <RadioSetRxGenericConfig+0x2d2>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8016288:	4b04      	ldr	r3, [pc, #16]	; (801629c <RadioSetRxGenericConfig+0x2dc>)
 801628a:	2201      	movs	r2, #1
 801628c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 8016290:	e00f      	b.n	80162b2 <RadioSetRxGenericConfig+0x2f2>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8016292:	4b02      	ldr	r3, [pc, #8]	; (801629c <RadioSetRxGenericConfig+0x2dc>)
 8016294:	2200      	movs	r2, #0
 8016296:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801629a:	e00a      	b.n	80162b2 <RadioSetRxGenericConfig+0x2f2>
 801629c:	20001560 	.word	0x20001560
 80162a0:	20000cd4 	.word	0x20000cd4
 80162a4:	200015d0 	.word	0x200015d0
 80162a8:	20001598 	.word	0x20001598
 80162ac:	2000156e 	.word	0x2000156e
            break;
 80162b0:	bf00      	nop
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80162b2:	4b28      	ldr	r3, [pc, #160]	; (8016354 <RadioSetRxGenericConfig+0x394>)
 80162b4:	2201      	movs	r2, #1
 80162b6:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 80162b8:	68bb      	ldr	r3, [r7, #8]
 80162ba:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 80162bc:	4b25      	ldr	r3, [pc, #148]	; (8016354 <RadioSetRxGenericConfig+0x394>)
 80162be:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 80162c0:	68bb      	ldr	r3, [r7, #8]
 80162c2:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 80162c6:	4b23      	ldr	r3, [pc, #140]	; (8016354 <RadioSetRxGenericConfig+0x394>)
 80162c8:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80162ca:	4a22      	ldr	r2, [pc, #136]	; (8016354 <RadioSetRxGenericConfig+0x394>)
 80162cc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80162d0:	77d3      	strb	r3, [r2, #31]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 80162d2:	68bb      	ldr	r3, [r7, #8]
 80162d4:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 80162d8:	4b1e      	ldr	r3, [pc, #120]	; (8016354 <RadioSetRxGenericConfig+0x394>)
 80162da:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 80162de:	68bb      	ldr	r3, [r7, #8]
 80162e0:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 80162e4:	4b1b      	ldr	r3, [pc, #108]	; (8016354 <RadioSetRxGenericConfig+0x394>)
 80162e6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        RadioStandby( );
 80162ea:	f7ff f9e2 	bl	80156b2 <RadioStandby>
        RadioSetModem( MODEM_LORA );
 80162ee:	2001      	movs	r0, #1
 80162f0:	f7fe fb74 	bl	80149dc <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80162f4:	4818      	ldr	r0, [pc, #96]	; (8016358 <RadioSetRxGenericConfig+0x398>)
 80162f6:	f000 fe53 	bl	8016fa0 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80162fa:	4818      	ldr	r0, [pc, #96]	; (801635c <RadioSetRxGenericConfig+0x39c>)
 80162fc:	f000 ff1c 	bl	8017138 <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8016300:	4b14      	ldr	r3, [pc, #80]	; (8016354 <RadioSetRxGenericConfig+0x394>)
 8016302:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8016306:	2b01      	cmp	r3, #1
 8016308:	d10d      	bne.n	8016326 <RadioSetRxGenericConfig+0x366>
            SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 801630a:	f240 7036 	movw	r0, #1846	; 0x736
 801630e:	f001 f86f 	bl	80173f0 <SUBGRF_ReadRegister>
 8016312:	4603      	mov	r3, r0
 8016314:	f023 0304 	bic.w	r3, r3, #4
 8016318:	b2db      	uxtb	r3, r3
 801631a:	4619      	mov	r1, r3
 801631c:	f240 7036 	movw	r0, #1846	; 0x736
 8016320:	f001 f852 	bl	80173c8 <SUBGRF_WriteRegister>
 8016324:	e00c      	b.n	8016340 <RadioSetRxGenericConfig+0x380>
            SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 8016326:	f240 7036 	movw	r0, #1846	; 0x736
 801632a:	f001 f861 	bl	80173f0 <SUBGRF_ReadRegister>
 801632e:	4603      	mov	r3, r0
 8016330:	f043 0304 	orr.w	r3, r3, #4
 8016334:	b2db      	uxtb	r3, r3
 8016336:	4619      	mov	r1, r3
 8016338:	f240 7036 	movw	r0, #1846	; 0x736
 801633c:	f001 f844 	bl	80173c8 <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 8016340:	4b04      	ldr	r3, [pc, #16]	; (8016354 <RadioSetRxGenericConfig+0x394>)
 8016342:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016346:	609a      	str	r2, [r3, #8]
        break;
 8016348:	bf00      	nop
    }
    return status;
 801634a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801634c:	4618      	mov	r0, r3
 801634e:	3730      	adds	r7, #48	; 0x30
 8016350:	46bd      	mov	sp, r7
 8016352:	bd80      	pop	{r7, pc}
 8016354:	20001560 	.word	0x20001560
 8016358:	20001598 	.word	0x20001598
 801635c:	2000156e 	.word	0x2000156e

08016360 <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t* config, int8_t power, uint32_t timeout )
{
 8016360:	b580      	push	{r7, lr}
 8016362:	b08a      	sub	sp, #40	; 0x28
 8016364:	af00      	add	r7, sp, #0
 8016366:	60b9      	str	r1, [r7, #8]
 8016368:	607b      	str	r3, [r7, #4]
 801636a:	4603      	mov	r3, r0
 801636c:	73fb      	strb	r3, [r7, #15]
 801636e:	4613      	mov	r3, r2
 8016370:	73bb      	strb	r3, [r7, #14]
    uint8_t syncword[8] = {0};
 8016372:	2300      	movs	r3, #0
 8016374:	61fb      	str	r3, [r7, #28]
 8016376:	2300      	movs	r3, #0
 8016378:	623b      	str	r3, [r7, #32]
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 801637a:	f001 fafe 	bl	801797a <RFW_DeInit>
    switch( modem )
 801637e:	7bfb      	ldrb	r3, [r7, #15]
 8016380:	2b02      	cmp	r3, #2
 8016382:	f000 8144 	beq.w	801660e <RadioSetTxGenericConfig+0x2ae>
 8016386:	2b02      	cmp	r3, #2
 8016388:	f300 8160 	bgt.w	801664c <RadioSetTxGenericConfig+0x2ec>
 801638c:	2b00      	cmp	r3, #0
 801638e:	d003      	beq.n	8016398 <RadioSetTxGenericConfig+0x38>
 8016390:	2b01      	cmp	r3, #1
 8016392:	f000 80b7 	beq.w	8016504 <RadioSetTxGenericConfig+0x1a4>
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
        break;
    default:
        break;
 8016396:	e159      	b.n	801664c <RadioSetTxGenericConfig+0x2ec>
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 8016398:	68bb      	ldr	r3, [r7, #8]
 801639a:	689b      	ldr	r3, [r3, #8]
 801639c:	2b00      	cmp	r3, #0
 801639e:	d003      	beq.n	80163a8 <RadioSetTxGenericConfig+0x48>
 80163a0:	68bb      	ldr	r3, [r7, #8]
 80163a2:	691b      	ldr	r3, [r3, #16]
 80163a4:	2b00      	cmp	r3, #0
 80163a6:	d102      	bne.n	80163ae <RadioSetTxGenericConfig+0x4e>
            return -1;
 80163a8:	f04f 33ff 	mov.w	r3, #4294967295
 80163ac:	e163      	b.n	8016676 <RadioSetTxGenericConfig+0x316>
        if( config->fsk.SyncWordLength > 8 )
 80163ae:	68bb      	ldr	r3, [r7, #8]
 80163b0:	7d1b      	ldrb	r3, [r3, #20]
 80163b2:	2b08      	cmp	r3, #8
 80163b4:	d902      	bls.n	80163bc <RadioSetTxGenericConfig+0x5c>
            return -1;
 80163b6:	f04f 33ff 	mov.w	r3, #4294967295
 80163ba:	e15c      	b.n	8016676 <RadioSetTxGenericConfig+0x316>
            for(int i = 0; i < config->fsk.SyncWordLength; i++)
 80163bc:	2300      	movs	r3, #0
 80163be:	627b      	str	r3, [r7, #36]	; 0x24
 80163c0:	e00d      	b.n	80163de <RadioSetTxGenericConfig+0x7e>
                syncword[i] = config->fsk.SyncWord[i];
 80163c2:	68bb      	ldr	r3, [r7, #8]
 80163c4:	699a      	ldr	r2, [r3, #24]
 80163c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80163c8:	4413      	add	r3, r2
 80163ca:	7819      	ldrb	r1, [r3, #0]
 80163cc:	f107 021c 	add.w	r2, r7, #28
 80163d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80163d2:	4413      	add	r3, r2
 80163d4:	460a      	mov	r2, r1
 80163d6:	701a      	strb	r2, [r3, #0]
            for(int i = 0; i < config->fsk.SyncWordLength; i++)
 80163d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80163da:	3301      	adds	r3, #1
 80163dc:	627b      	str	r3, [r7, #36]	; 0x24
 80163de:	68bb      	ldr	r3, [r7, #8]
 80163e0:	7d1b      	ldrb	r3, [r3, #20]
 80163e2:	461a      	mov	r2, r3
 80163e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80163e6:	4293      	cmp	r3, r2
 80163e8:	dbeb      	blt.n	80163c2 <RadioSetTxGenericConfig+0x62>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80163ea:	4ba5      	ldr	r3, [pc, #660]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 80163ec:	2200      	movs	r2, #0
 80163ee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 80163f2:	68bb      	ldr	r3, [r7, #8]
 80163f4:	689b      	ldr	r3, [r3, #8]
 80163f6:	4aa2      	ldr	r2, [pc, #648]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 80163f8:	63d3      	str	r3, [r2, #60]	; 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 80163fa:	68bb      	ldr	r3, [r7, #8]
 80163fc:	781a      	ldrb	r2, [r3, #0]
 80163fe:	4ba0      	ldr	r3, [pc, #640]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 8016400:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 8016404:	68bb      	ldr	r3, [r7, #8]
 8016406:	685b      	ldr	r3, [r3, #4]
 8016408:	4618      	mov	r0, r3
 801640a:	f001 f9e7 	bl	80177dc <SUBGRF_GetFskBandwidthRegValue>
 801640e:	4603      	mov	r3, r0
 8016410:	461a      	mov	r2, r3
 8016412:	4b9b      	ldr	r3, [pc, #620]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 8016414:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 8016418:	68bb      	ldr	r3, [r7, #8]
 801641a:	68db      	ldr	r3, [r3, #12]
 801641c:	4a98      	ldr	r2, [pc, #608]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 801641e:	6413      	str	r3, [r2, #64]	; 0x40
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8016420:	4b97      	ldr	r3, [pc, #604]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 8016422:	2200      	movs	r2, #0
 8016424:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 8016426:	68bb      	ldr	r3, [r7, #8]
 8016428:	691b      	ldr	r3, [r3, #16]
 801642a:	b29b      	uxth	r3, r3
 801642c:	00db      	lsls	r3, r3, #3
 801642e:	b29a      	uxth	r2, r3
 8016430:	4b93      	ldr	r3, [pc, #588]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 8016432:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 8016434:	4b92      	ldr	r3, [pc, #584]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 8016436:	2204      	movs	r2, #4
 8016438:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 801643a:	68bb      	ldr	r3, [r7, #8]
 801643c:	7d1b      	ldrb	r3, [r3, #20]
 801643e:	00db      	lsls	r3, r3, #3
 8016440:	b2da      	uxtb	r2, r3
 8016442:	4b8f      	ldr	r3, [pc, #572]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 8016444:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 8016446:	4b8e      	ldr	r3, [pc, #568]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 8016448:	2200      	movs	r2, #0
 801644a:	751a      	strb	r2, [r3, #20]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING ) || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801644c:	68bb      	ldr	r3, [r7, #8]
 801644e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8016452:	2b02      	cmp	r3, #2
 8016454:	d003      	beq.n	801645e <RadioSetTxGenericConfig+0xfe>
 8016456:	68bb      	ldr	r3, [r7, #8]
 8016458:	7f9b      	ldrb	r3, [r3, #30]
 801645a:	2b02      	cmp	r3, #2
 801645c:	d12a      	bne.n	80164b4 <RadioSetTxGenericConfig+0x154>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT ) &&( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801645e:	68bb      	ldr	r3, [r7, #8]
 8016460:	7fdb      	ldrb	r3, [r3, #31]
 8016462:	2bf1      	cmp	r3, #241	; 0xf1
 8016464:	d00a      	beq.n	801647c <RadioSetTxGenericConfig+0x11c>
 8016466:	68bb      	ldr	r3, [r7, #8]
 8016468:	7fdb      	ldrb	r3, [r3, #31]
 801646a:	2bf2      	cmp	r3, #242	; 0xf2
 801646c:	d006      	beq.n	801647c <RadioSetTxGenericConfig+0x11c>
 801646e:	68bb      	ldr	r3, [r7, #8]
 8016470:	7fdb      	ldrb	r3, [r3, #31]
 8016472:	2b01      	cmp	r3, #1
 8016474:	d002      	beq.n	801647c <RadioSetTxGenericConfig+0x11c>
                return -1;
 8016476:	f04f 33ff 	mov.w	r3, #4294967295
 801647a:	e0fc      	b.n	8016676 <RadioSetTxGenericConfig+0x316>
            ConfigGeneric.rtx = CONFIG_TX;
 801647c:	2301      	movs	r3, #1
 801647e:	763b      	strb	r3, [r7, #24]
            ConfigGeneric.TxConfig = config;
 8016480:	68bb      	ldr	r3, [r7, #8]
 8016482:	613b      	str	r3, [r7, #16]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 8016484:	4b7f      	ldr	r3, [pc, #508]	; (8016684 <RadioSetTxGenericConfig+0x324>)
 8016486:	6819      	ldr	r1, [r3, #0]
 8016488:	f107 0310 	add.w	r3, r7, #16
 801648c:	4a7e      	ldr	r2, [pc, #504]	; (8016688 <RadioSetTxGenericConfig+0x328>)
 801648e:	4618      	mov	r0, r3
 8016490:	f001 fa66 	bl	8017960 <RFW_Init>
 8016494:	4603      	mov	r3, r0
 8016496:	2b00      	cmp	r3, #0
 8016498:	d002      	beq.n	80164a0 <RadioSetTxGenericConfig+0x140>
              return -1;
 801649a:	f04f 33ff 	mov.w	r3, #4294967295
 801649e:	e0ea      	b.n	8016676 <RadioSetTxGenericConfig+0x316>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 80164a0:	4b77      	ldr	r3, [pc, #476]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 80164a2:	2200      	movs	r2, #0
 80164a4:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) RADIO_CRC_OFF;
 80164a6:	4b76      	ldr	r3, [pc, #472]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 80164a8:	2201      	movs	r2, #1
 80164aa:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 80164ac:	4b74      	ldr	r3, [pc, #464]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 80164ae:	2200      	movs	r2, #0
 80164b0:	755a      	strb	r2, [r3, #21]
        {
 80164b2:	e00c      	b.n	80164ce <RadioSetTxGenericConfig+0x16e>
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 80164b4:	68bb      	ldr	r3, [r7, #8]
 80164b6:	7fda      	ldrb	r2, [r3, #31]
 80164b8:	4b71      	ldr	r3, [pc, #452]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 80164ba:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 80164bc:	68bb      	ldr	r3, [r7, #8]
 80164be:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 80164c2:	4b6f      	ldr	r3, [pc, #444]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 80164c4:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 80164c6:	68bb      	ldr	r3, [r7, #8]
 80164c8:	7f9a      	ldrb	r2, [r3, #30]
 80164ca:	4b6d      	ldr	r3, [pc, #436]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 80164cc:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 80164ce:	f7ff f8f0 	bl	80156b2 <RadioStandby>
        RadioSetModem( MODEM_FSK );
 80164d2:	2000      	movs	r0, #0
 80164d4:	f7fe fa82 	bl	80149dc <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80164d8:	486c      	ldr	r0, [pc, #432]	; (801668c <RadioSetTxGenericConfig+0x32c>)
 80164da:	f000 fd61 	bl	8016fa0 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80164de:	486c      	ldr	r0, [pc, #432]	; (8016690 <RadioSetTxGenericConfig+0x330>)
 80164e0:	f000 fe2a 	bl	8017138 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 80164e4:	f107 031c 	add.w	r3, r7, #28
 80164e8:	4618      	mov	r0, r3
 80164ea:	f000 f964 	bl	80167b6 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 80164ee:	68bb      	ldr	r3, [r7, #8]
 80164f0:	8b9b      	ldrh	r3, [r3, #28]
 80164f2:	4618      	mov	r0, r3
 80164f4:	f000 f9ae 	bl	8016854 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 80164f8:	68bb      	ldr	r3, [r7, #8]
 80164fa:	8c1b      	ldrh	r3, [r3, #32]
 80164fc:	4618      	mov	r0, r3
 80164fe:	f000 f989 	bl	8016814 <SUBGRF_SetCrcPolynomial>
        break;
 8016502:	e0a4      	b.n	801664e <RadioSetTxGenericConfig+0x2ee>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8016504:	4b5e      	ldr	r3, [pc, #376]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 8016506:	2201      	movs	r2, #1
 8016508:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 801650c:	68bb      	ldr	r3, [r7, #8]
 801650e:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8016512:	4b5b      	ldr	r3, [pc, #364]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 8016514:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 8016518:	68bb      	ldr	r3, [r7, #8]
 801651a:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 801651e:	4b58      	ldr	r3, [pc, #352]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 8016520:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 8016524:	68bb      	ldr	r3, [r7, #8]
 8016526:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 801652a:	4b55      	ldr	r3, [pc, #340]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 801652c:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        switch( config->lora.LowDatarateOptimize )
 8016530:	68bb      	ldr	r3, [r7, #8]
 8016532:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8016536:	2b02      	cmp	r3, #2
 8016538:	d010      	beq.n	801655c <RadioSetTxGenericConfig+0x1fc>
 801653a:	2b02      	cmp	r3, #2
 801653c:	dc22      	bgt.n	8016584 <RadioSetTxGenericConfig+0x224>
 801653e:	2b00      	cmp	r3, #0
 8016540:	d002      	beq.n	8016548 <RadioSetTxGenericConfig+0x1e8>
 8016542:	2b01      	cmp	r3, #1
 8016544:	d005      	beq.n	8016552 <RadioSetTxGenericConfig+0x1f2>
            break;
 8016546:	e01d      	b.n	8016584 <RadioSetTxGenericConfig+0x224>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8016548:	4b4d      	ldr	r3, [pc, #308]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 801654a:	2200      	movs	r2, #0
 801654c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 8016550:	e019      	b.n	8016586 <RadioSetTxGenericConfig+0x226>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8016552:	4b4b      	ldr	r3, [pc, #300]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 8016554:	2201      	movs	r2, #1
 8016556:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801655a:	e014      	b.n	8016586 <RadioSetTxGenericConfig+0x226>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 801655c:	68bb      	ldr	r3, [r7, #8]
 801655e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8016562:	2b0b      	cmp	r3, #11
 8016564:	d004      	beq.n	8016570 <RadioSetTxGenericConfig+0x210>
 8016566:	68bb      	ldr	r3, [r7, #8]
 8016568:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801656c:	2b0c      	cmp	r3, #12
 801656e:	d104      	bne.n	801657a <RadioSetTxGenericConfig+0x21a>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8016570:	4b43      	ldr	r3, [pc, #268]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 8016572:	2201      	movs	r2, #1
 8016574:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 8016578:	e005      	b.n	8016586 <RadioSetTxGenericConfig+0x226>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801657a:	4b41      	ldr	r3, [pc, #260]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 801657c:	2200      	movs	r2, #0
 801657e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 8016582:	e000      	b.n	8016586 <RadioSetTxGenericConfig+0x226>
            break;
 8016584:	bf00      	nop
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8016586:	4b3e      	ldr	r3, [pc, #248]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 8016588:	2201      	movs	r2, #1
 801658a:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801658c:	68bb      	ldr	r3, [r7, #8]
 801658e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8016590:	4b3b      	ldr	r3, [pc, #236]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 8016592:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 8016594:	68bb      	ldr	r3, [r7, #8]
 8016596:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 801659a:	4b39      	ldr	r3, [pc, #228]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 801659c:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 801659e:	68bb      	ldr	r3, [r7, #8]
 80165a0:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 80165a4:	4b36      	ldr	r3, [pc, #216]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 80165a6:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 80165aa:	68bb      	ldr	r3, [r7, #8]
 80165ac:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 80165b0:	4b33      	ldr	r3, [pc, #204]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 80165b2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        RadioStandby( );
 80165b6:	f7ff f87c 	bl	80156b2 <RadioStandby>
        RadioSetModem( MODEM_LORA );
 80165ba:	2001      	movs	r0, #1
 80165bc:	f7fe fa0e 	bl	80149dc <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80165c0:	4832      	ldr	r0, [pc, #200]	; (801668c <RadioSetTxGenericConfig+0x32c>)
 80165c2:	f000 fced 	bl	8016fa0 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80165c6:	4832      	ldr	r0, [pc, #200]	; (8016690 <RadioSetTxGenericConfig+0x330>)
 80165c8:	f000 fdb6 	bl	8017138 <SUBGRF_SetPacketParams>
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 80165cc:	4b2c      	ldr	r3, [pc, #176]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 80165ce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80165d2:	2b06      	cmp	r3, #6
 80165d4:	d10d      	bne.n	80165f2 <RadioSetTxGenericConfig+0x292>
            SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 80165d6:	f640 0089 	movw	r0, #2185	; 0x889
 80165da:	f000 ff09 	bl	80173f0 <SUBGRF_ReadRegister>
 80165de:	4603      	mov	r3, r0
 80165e0:	f023 0304 	bic.w	r3, r3, #4
 80165e4:	b2db      	uxtb	r3, r3
 80165e6:	4619      	mov	r1, r3
 80165e8:	f640 0089 	movw	r0, #2185	; 0x889
 80165ec:	f000 feec 	bl	80173c8 <SUBGRF_WriteRegister>
        break;
 80165f0:	e02d      	b.n	801664e <RadioSetTxGenericConfig+0x2ee>
            SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 80165f2:	f640 0089 	movw	r0, #2185	; 0x889
 80165f6:	f000 fefb 	bl	80173f0 <SUBGRF_ReadRegister>
 80165fa:	4603      	mov	r3, r0
 80165fc:	f043 0304 	orr.w	r3, r3, #4
 8016600:	b2db      	uxtb	r3, r3
 8016602:	4619      	mov	r1, r3
 8016604:	f640 0089 	movw	r0, #2185	; 0x889
 8016608:	f000 fede 	bl	80173c8 <SUBGRF_WriteRegister>
        break;
 801660c:	e01f      	b.n	801664e <RadioSetTxGenericConfig+0x2ee>
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 801660e:	68bb      	ldr	r3, [r7, #8]
 8016610:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016612:	2b00      	cmp	r3, #0
 8016614:	d004      	beq.n	8016620 <RadioSetTxGenericConfig+0x2c0>
 8016616:	68bb      	ldr	r3, [r7, #8]
 8016618:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801661a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801661e:	d902      	bls.n	8016626 <RadioSetTxGenericConfig+0x2c6>
            return -1;
 8016620:	f04f 33ff 	mov.w	r3, #4294967295
 8016624:	e027      	b.n	8016676 <RadioSetTxGenericConfig+0x316>
        RadioSetModem( MODEM_BPSK );
 8016626:	2002      	movs	r0, #2
 8016628:	f7fe f9d8 	bl	80149dc <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801662c:	4b14      	ldr	r3, [pc, #80]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 801662e:	2202      	movs	r2, #2
 8016630:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 8016634:	68bb      	ldr	r3, [r7, #8]
 8016636:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016638:	4a11      	ldr	r2, [pc, #68]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 801663a:	6493      	str	r3, [r2, #72]	; 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801663c:	4b10      	ldr	r3, [pc, #64]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 801663e:	2216      	movs	r2, #22
 8016640:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8016644:	4811      	ldr	r0, [pc, #68]	; (801668c <RadioSetTxGenericConfig+0x32c>)
 8016646:	f000 fcab 	bl	8016fa0 <SUBGRF_SetModulationParams>
        break;
 801664a:	e000      	b.n	801664e <RadioSetTxGenericConfig+0x2ee>
        break;
 801664c:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801664e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016652:	4618      	mov	r0, r3
 8016654:	f000 ffd4 	bl	8017600 <SUBGRF_SetRfTxPower>
 8016658:	4603      	mov	r3, r0
 801665a:	461a      	mov	r2, r3
 801665c:	4b08      	ldr	r3, [pc, #32]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 801665e:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 8016662:	4b07      	ldr	r3, [pc, #28]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 8016664:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8016668:	4618      	mov	r0, r3
 801666a:	f001 f99a 	bl	80179a2 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 801666e:	4a04      	ldr	r2, [pc, #16]	; (8016680 <RadioSetTxGenericConfig+0x320>)
 8016670:	687b      	ldr	r3, [r7, #4]
 8016672:	6053      	str	r3, [r2, #4]
    return 0;
 8016674:	2300      	movs	r3, #0
}
 8016676:	4618      	mov	r0, r3
 8016678:	3728      	adds	r7, #40	; 0x28
 801667a:	46bd      	mov	sp, r7
 801667c:	bd80      	pop	{r7, pc}
 801667e:	bf00      	nop
 8016680:	20001560 	.word	0x20001560
 8016684:	20000cd4 	.word	0x20000cd4
 8016688:	200015b8 	.word	0x200015b8
 801668c:	20001598 	.word	0x20001598
 8016690:	2000156e 	.word	0x2000156e

08016694 <SUBGRF_Init>:
static void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size );

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 8016694:	b580      	push	{r7, lr}
 8016696:	b084      	sub	sp, #16
 8016698:	af00      	add	r7, sp, #0
 801669a:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 801669c:	687b      	ldr	r3, [r7, #4]
 801669e:	2b00      	cmp	r3, #0
 80166a0:	d002      	beq.n	80166a8 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 80166a2:	4a1a      	ldr	r2, [pc, #104]	; (801670c <SUBGRF_Init+0x78>)
 80166a4:	687b      	ldr	r3, [r7, #4]
 80166a6:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 80166a8:	f7ea fe7a 	bl	80013a0 <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 80166ac:	2002      	movs	r0, #2
 80166ae:	f001 f873 	bl	8017798 <Radio_SMPS_Set>

    ImageCalibrated = false;
 80166b2:	4b17      	ldr	r3, [pc, #92]	; (8016710 <SUBGRF_Init+0x7c>)
 80166b4:	2200      	movs	r2, #0
 80166b6:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 80166b8:	2000      	movs	r0, #0
 80166ba:	f000 f977 	bl	80169ac <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 80166be:	f7f2 fb90 	bl	8008de2 <RBI_IsTCXO>
 80166c2:	4603      	mov	r3, r0
 80166c4:	2b01      	cmp	r3, #1
 80166c6:	d10e      	bne.n	80166e6 <SUBGRF_Init+0x52>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 80166c8:	2140      	movs	r1, #64	; 0x40
 80166ca:	2001      	movs	r0, #1
 80166cc:	f000 fb78 	bl	8016dc0 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 80166d0:	2100      	movs	r1, #0
 80166d2:	f640 1011 	movw	r0, #2321	; 0x911
 80166d6:	f000 fe77 	bl	80173c8 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 80166da:	237f      	movs	r3, #127	; 0x7f
 80166dc:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 80166de:	7b38      	ldrb	r0, [r7, #12]
 80166e0:	f000 fa85 	bl	8016bee <SUBGRF_Calibrate>
 80166e4:	e009      	b.n	80166fa <SUBGRF_Init+0x66>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 80166e6:	2120      	movs	r1, #32
 80166e8:	f640 1011 	movw	r0, #2321	; 0x911
 80166ec:	f000 fe6c 	bl	80173c8 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 80166f0:	2120      	movs	r1, #32
 80166f2:	f640 1012 	movw	r0, #2322	; 0x912
 80166f6:	f000 fe67 	bl	80173c8 <SUBGRF_WriteRegister>
    }
    /* Init RF Switch */
    RBI_Init();
 80166fa:	f7f2 fb4f 	bl	8008d9c <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 80166fe:	4b05      	ldr	r3, [pc, #20]	; (8016714 <SUBGRF_Init+0x80>)
 8016700:	2201      	movs	r2, #1
 8016702:	701a      	strb	r2, [r3, #0]
}
 8016704:	bf00      	nop
 8016706:	3710      	adds	r7, #16
 8016708:	46bd      	mov	sp, r7
 801670a:	bd80      	pop	{r7, pc}
 801670c:	20000ce4 	.word	0x20000ce4
 8016710:	20000ce0 	.word	0x20000ce0
 8016714:	20000cd8 	.word	0x20000cd8

08016718 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 8016718:	b480      	push	{r7}
 801671a:	af00      	add	r7, sp, #0
    return OperatingMode;
 801671c:	4b02      	ldr	r3, [pc, #8]	; (8016728 <SUBGRF_GetOperatingMode+0x10>)
 801671e:	781b      	ldrb	r3, [r3, #0]
}
 8016720:	4618      	mov	r0, r3
 8016722:	46bd      	mov	sp, r7
 8016724:	bc80      	pop	{r7}
 8016726:	4770      	bx	lr
 8016728:	20000cd8 	.word	0x20000cd8

0801672c <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 801672c:	b580      	push	{r7, lr}
 801672e:	b082      	sub	sp, #8
 8016730:	af00      	add	r7, sp, #0
 8016732:	6078      	str	r0, [r7, #4]
 8016734:	460b      	mov	r3, r1
 8016736:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 8016738:	78fb      	ldrb	r3, [r7, #3]
 801673a:	461a      	mov	r2, r3
 801673c:	6879      	ldr	r1, [r7, #4]
 801673e:	2000      	movs	r0, #0
 8016740:	f000 feae 	bl	80174a0 <SUBGRF_WriteBuffer>
}
 8016744:	bf00      	nop
 8016746:	3708      	adds	r7, #8
 8016748:	46bd      	mov	sp, r7
 801674a:	bd80      	pop	{r7, pc}

0801674c <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 801674c:	b580      	push	{r7, lr}
 801674e:	b086      	sub	sp, #24
 8016750:	af00      	add	r7, sp, #0
 8016752:	60f8      	str	r0, [r7, #12]
 8016754:	60b9      	str	r1, [r7, #8]
 8016756:	4613      	mov	r3, r2
 8016758:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 801675a:	2300      	movs	r3, #0
 801675c:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 801675e:	f107 0317 	add.w	r3, r7, #23
 8016762:	4619      	mov	r1, r3
 8016764:	68b8      	ldr	r0, [r7, #8]
 8016766:	f000 fdb1 	bl	80172cc <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 801676a:	68bb      	ldr	r3, [r7, #8]
 801676c:	781b      	ldrb	r3, [r3, #0]
 801676e:	79fa      	ldrb	r2, [r7, #7]
 8016770:	429a      	cmp	r2, r3
 8016772:	d201      	bcs.n	8016778 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 8016774:	2301      	movs	r3, #1
 8016776:	e007      	b.n	8016788 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 8016778:	7df8      	ldrb	r0, [r7, #23]
 801677a:	68bb      	ldr	r3, [r7, #8]
 801677c:	781b      	ldrb	r3, [r3, #0]
 801677e:	461a      	mov	r2, r3
 8016780:	68f9      	ldr	r1, [r7, #12]
 8016782:	f000 feaf 	bl	80174e4 <SUBGRF_ReadBuffer>

    return 0;
 8016786:	2300      	movs	r3, #0
}
 8016788:	4618      	mov	r0, r3
 801678a:	3718      	adds	r7, #24
 801678c:	46bd      	mov	sp, r7
 801678e:	bd80      	pop	{r7, pc}

08016790 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 8016790:	b580      	push	{r7, lr}
 8016792:	b084      	sub	sp, #16
 8016794:	af00      	add	r7, sp, #0
 8016796:	60f8      	str	r0, [r7, #12]
 8016798:	460b      	mov	r3, r1
 801679a:	607a      	str	r2, [r7, #4]
 801679c:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 801679e:	7afb      	ldrb	r3, [r7, #11]
 80167a0:	4619      	mov	r1, r3
 80167a2:	68f8      	ldr	r0, [r7, #12]
 80167a4:	f7ff ffc2 	bl	801672c <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 80167a8:	6878      	ldr	r0, [r7, #4]
 80167aa:	f000 f91b 	bl	80169e4 <SUBGRF_SetTx>
}
 80167ae:	bf00      	nop
 80167b0:	3710      	adds	r7, #16
 80167b2:	46bd      	mov	sp, r7
 80167b4:	bd80      	pop	{r7, pc}

080167b6 <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 80167b6:	b580      	push	{r7, lr}
 80167b8:	b082      	sub	sp, #8
 80167ba:	af00      	add	r7, sp, #0
 80167bc:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 80167be:	2208      	movs	r2, #8
 80167c0:	6879      	ldr	r1, [r7, #4]
 80167c2:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 80167c6:	f000 fe27 	bl	8017418 <SUBGRF_WriteRegisters>
    return 0;
 80167ca:	2300      	movs	r3, #0
}
 80167cc:	4618      	mov	r0, r3
 80167ce:	3708      	adds	r7, #8
 80167d0:	46bd      	mov	sp, r7
 80167d2:	bd80      	pop	{r7, pc}

080167d4 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 80167d4:	b580      	push	{r7, lr}
 80167d6:	b084      	sub	sp, #16
 80167d8:	af00      	add	r7, sp, #0
 80167da:	4603      	mov	r3, r0
 80167dc:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 80167de:	88fb      	ldrh	r3, [r7, #6]
 80167e0:	0a1b      	lsrs	r3, r3, #8
 80167e2:	b29b      	uxth	r3, r3
 80167e4:	b2db      	uxtb	r3, r3
 80167e6:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 80167e8:	88fb      	ldrh	r3, [r7, #6]
 80167ea:	b2db      	uxtb	r3, r3
 80167ec:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 80167ee:	f000 fb67 	bl	8016ec0 <SUBGRF_GetPacketType>
 80167f2:	4603      	mov	r3, r0
 80167f4:	2b00      	cmp	r3, #0
 80167f6:	d108      	bne.n	801680a <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 80167f8:	f107 030c 	add.w	r3, r7, #12
 80167fc:	2202      	movs	r2, #2
 80167fe:	4619      	mov	r1, r3
 8016800:	f240 60bc 	movw	r0, #1724	; 0x6bc
 8016804:	f000 fe08 	bl	8017418 <SUBGRF_WriteRegisters>
            break;
 8016808:	e000      	b.n	801680c <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 801680a:	bf00      	nop
    }
}
 801680c:	bf00      	nop
 801680e:	3710      	adds	r7, #16
 8016810:	46bd      	mov	sp, r7
 8016812:	bd80      	pop	{r7, pc}

08016814 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 8016814:	b580      	push	{r7, lr}
 8016816:	b084      	sub	sp, #16
 8016818:	af00      	add	r7, sp, #0
 801681a:	4603      	mov	r3, r0
 801681c:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 801681e:	88fb      	ldrh	r3, [r7, #6]
 8016820:	0a1b      	lsrs	r3, r3, #8
 8016822:	b29b      	uxth	r3, r3
 8016824:	b2db      	uxtb	r3, r3
 8016826:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 8016828:	88fb      	ldrh	r3, [r7, #6]
 801682a:	b2db      	uxtb	r3, r3
 801682c:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801682e:	f000 fb47 	bl	8016ec0 <SUBGRF_GetPacketType>
 8016832:	4603      	mov	r3, r0
 8016834:	2b00      	cmp	r3, #0
 8016836:	d108      	bne.n	801684a <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 8016838:	f107 030c 	add.w	r3, r7, #12
 801683c:	2202      	movs	r2, #2
 801683e:	4619      	mov	r1, r3
 8016840:	f240 60be 	movw	r0, #1726	; 0x6be
 8016844:	f000 fde8 	bl	8017418 <SUBGRF_WriteRegisters>
            break;
 8016848:	e000      	b.n	801684c <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 801684a:	bf00      	nop
    }
}
 801684c:	bf00      	nop
 801684e:	3710      	adds	r7, #16
 8016850:	46bd      	mov	sp, r7
 8016852:	bd80      	pop	{r7, pc}

08016854 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 8016854:	b580      	push	{r7, lr}
 8016856:	b084      	sub	sp, #16
 8016858:	af00      	add	r7, sp, #0
 801685a:	4603      	mov	r3, r0
 801685c:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 801685e:	2300      	movs	r3, #0
 8016860:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 8016862:	f000 fb2d 	bl	8016ec0 <SUBGRF_GetPacketType>
 8016866:	4603      	mov	r3, r0
 8016868:	2b00      	cmp	r3, #0
 801686a:	d121      	bne.n	80168b0 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 801686c:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8016870:	f000 fdbe 	bl	80173f0 <SUBGRF_ReadRegister>
 8016874:	4603      	mov	r3, r0
 8016876:	f023 0301 	bic.w	r3, r3, #1
 801687a:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 801687c:	88fb      	ldrh	r3, [r7, #6]
 801687e:	0a1b      	lsrs	r3, r3, #8
 8016880:	b29b      	uxth	r3, r3
 8016882:	b25b      	sxtb	r3, r3
 8016884:	f003 0301 	and.w	r3, r3, #1
 8016888:	b25a      	sxtb	r2, r3
 801688a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801688e:	4313      	orrs	r3, r2
 8016890:	b25b      	sxtb	r3, r3
 8016892:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 8016894:	7bfb      	ldrb	r3, [r7, #15]
 8016896:	4619      	mov	r1, r3
 8016898:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 801689c:	f000 fd94 	bl	80173c8 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 80168a0:	88fb      	ldrh	r3, [r7, #6]
 80168a2:	b2db      	uxtb	r3, r3
 80168a4:	4619      	mov	r1, r3
 80168a6:	f240 60b9 	movw	r0, #1721	; 0x6b9
 80168aa:	f000 fd8d 	bl	80173c8 <SUBGRF_WriteRegister>
            break;
 80168ae:	e000      	b.n	80168b2 <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 80168b0:	bf00      	nop
    }
}
 80168b2:	bf00      	nop
 80168b4:	3710      	adds	r7, #16
 80168b6:	46bd      	mov	sp, r7
 80168b8:	bd80      	pop	{r7, pc}

080168ba <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 80168ba:	b580      	push	{r7, lr}
 80168bc:	b082      	sub	sp, #8
 80168be:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 80168c0:	2300      	movs	r3, #0
 80168c2:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 80168c4:	2300      	movs	r3, #0
 80168c6:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 80168c8:	2300      	movs	r3, #0
 80168ca:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 80168cc:	f640 00e2 	movw	r0, #2274	; 0x8e2
 80168d0:	f000 fd8e 	bl	80173f0 <SUBGRF_ReadRegister>
 80168d4:	4603      	mov	r3, r0
 80168d6:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 80168d8:	79fb      	ldrb	r3, [r7, #7]
 80168da:	f023 0301 	bic.w	r3, r3, #1
 80168de:	b2db      	uxtb	r3, r3
 80168e0:	4619      	mov	r1, r3
 80168e2:	f640 00e2 	movw	r0, #2274	; 0x8e2
 80168e6:	f000 fd6f 	bl	80173c8 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 80168ea:	f640 00e5 	movw	r0, #2277	; 0x8e5
 80168ee:	f000 fd7f 	bl	80173f0 <SUBGRF_ReadRegister>
 80168f2:	4603      	mov	r3, r0
 80168f4:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 80168f6:	79bb      	ldrb	r3, [r7, #6]
 80168f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80168fc:	b2db      	uxtb	r3, r3
 80168fe:	4619      	mov	r1, r3
 8016900:	f640 00e5 	movw	r0, #2277	; 0x8e5
 8016904:	f000 fd60 	bl	80173c8 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8016908:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 801690c:	f000 f88a 	bl	8016a24 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 8016910:	463b      	mov	r3, r7
 8016912:	2204      	movs	r2, #4
 8016914:	4619      	mov	r1, r3
 8016916:	f640 0019 	movw	r0, #2073	; 0x819
 801691a:	f000 fd9f 	bl	801745c <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 801691e:	2000      	movs	r0, #0
 8016920:	f000 f844 	bl	80169ac <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 8016924:	79fb      	ldrb	r3, [r7, #7]
 8016926:	4619      	mov	r1, r3
 8016928:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801692c:	f000 fd4c 	bl	80173c8 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 8016930:	79bb      	ldrb	r3, [r7, #6]
 8016932:	4619      	mov	r1, r3
 8016934:	f640 00e5 	movw	r0, #2277	; 0x8e5
 8016938:	f000 fd46 	bl	80173c8 <SUBGRF_WriteRegister>

    return number;
 801693c:	683b      	ldr	r3, [r7, #0]
}
 801693e:	4618      	mov	r0, r3
 8016940:	3708      	adds	r7, #8
 8016942:	46bd      	mov	sp, r7
 8016944:	bd80      	pop	{r7, pc}
	...

08016948 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 8016948:	b580      	push	{r7, lr}
 801694a:	b084      	sub	sp, #16
 801694c:	af00      	add	r7, sp, #0
 801694e:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 8016950:	2000      	movs	r0, #0
 8016952:	f7f2 fa2e 	bl	8008db2 <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8016956:	2002      	movs	r0, #2
 8016958:	f000 ff1e 	bl	8017798 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801695c:	793b      	ldrb	r3, [r7, #4]
 801695e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8016962:	b2db      	uxtb	r3, r3
 8016964:	009b      	lsls	r3, r3, #2
 8016966:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8016968:	793b      	ldrb	r3, [r7, #4]
 801696a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801696e:	b2db      	uxtb	r3, r3
 8016970:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8016972:	b25b      	sxtb	r3, r3
 8016974:	4313      	orrs	r3, r2
 8016976:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 8016978:	793b      	ldrb	r3, [r7, #4]
 801697a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801697e:	b2db      	uxtb	r3, r3
 8016980:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8016982:	4313      	orrs	r3, r2
 8016984:	b25b      	sxtb	r3, r3
 8016986:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8016988:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 801698a:	f107 030f 	add.w	r3, r7, #15
 801698e:	2201      	movs	r2, #1
 8016990:	4619      	mov	r1, r3
 8016992:	2084      	movs	r0, #132	; 0x84
 8016994:	f000 fdc8 	bl	8017528 <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 8016998:	4b03      	ldr	r3, [pc, #12]	; (80169a8 <SUBGRF_SetSleep+0x60>)
 801699a:	2200      	movs	r2, #0
 801699c:	701a      	strb	r2, [r3, #0]
}
 801699e:	bf00      	nop
 80169a0:	3710      	adds	r7, #16
 80169a2:	46bd      	mov	sp, r7
 80169a4:	bd80      	pop	{r7, pc}
 80169a6:	bf00      	nop
 80169a8:	20000cd8 	.word	0x20000cd8

080169ac <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 80169ac:	b580      	push	{r7, lr}
 80169ae:	b082      	sub	sp, #8
 80169b0:	af00      	add	r7, sp, #0
 80169b2:	4603      	mov	r3, r0
 80169b4:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 80169b6:	1dfb      	adds	r3, r7, #7
 80169b8:	2201      	movs	r2, #1
 80169ba:	4619      	mov	r1, r3
 80169bc:	2080      	movs	r0, #128	; 0x80
 80169be:	f000 fdb3 	bl	8017528 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 80169c2:	79fb      	ldrb	r3, [r7, #7]
 80169c4:	2b00      	cmp	r3, #0
 80169c6:	d103      	bne.n	80169d0 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 80169c8:	4b05      	ldr	r3, [pc, #20]	; (80169e0 <SUBGRF_SetStandby+0x34>)
 80169ca:	2201      	movs	r2, #1
 80169cc:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 80169ce:	e002      	b.n	80169d6 <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 80169d0:	4b03      	ldr	r3, [pc, #12]	; (80169e0 <SUBGRF_SetStandby+0x34>)
 80169d2:	2202      	movs	r2, #2
 80169d4:	701a      	strb	r2, [r3, #0]
}
 80169d6:	bf00      	nop
 80169d8:	3708      	adds	r7, #8
 80169da:	46bd      	mov	sp, r7
 80169dc:	bd80      	pop	{r7, pc}
 80169de:	bf00      	nop
 80169e0:	20000cd8 	.word	0x20000cd8

080169e4 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 80169e4:	b580      	push	{r7, lr}
 80169e6:	b084      	sub	sp, #16
 80169e8:	af00      	add	r7, sp, #0
 80169ea:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 80169ec:	4b0c      	ldr	r3, [pc, #48]	; (8016a20 <SUBGRF_SetTx+0x3c>)
 80169ee:	2204      	movs	r2, #4
 80169f0:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80169f2:	687b      	ldr	r3, [r7, #4]
 80169f4:	0c1b      	lsrs	r3, r3, #16
 80169f6:	b2db      	uxtb	r3, r3
 80169f8:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80169fa:	687b      	ldr	r3, [r7, #4]
 80169fc:	0a1b      	lsrs	r3, r3, #8
 80169fe:	b2db      	uxtb	r3, r3
 8016a00:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8016a02:	687b      	ldr	r3, [r7, #4]
 8016a04:	b2db      	uxtb	r3, r3
 8016a06:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 8016a08:	f107 030c 	add.w	r3, r7, #12
 8016a0c:	2203      	movs	r2, #3
 8016a0e:	4619      	mov	r1, r3
 8016a10:	2083      	movs	r0, #131	; 0x83
 8016a12:	f000 fd89 	bl	8017528 <SUBGRF_WriteCommand>
}
 8016a16:	bf00      	nop
 8016a18:	3710      	adds	r7, #16
 8016a1a:	46bd      	mov	sp, r7
 8016a1c:	bd80      	pop	{r7, pc}
 8016a1e:	bf00      	nop
 8016a20:	20000cd8 	.word	0x20000cd8

08016a24 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 8016a24:	b580      	push	{r7, lr}
 8016a26:	b084      	sub	sp, #16
 8016a28:	af00      	add	r7, sp, #0
 8016a2a:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8016a2c:	4b0c      	ldr	r3, [pc, #48]	; (8016a60 <SUBGRF_SetRx+0x3c>)
 8016a2e:	2205      	movs	r2, #5
 8016a30:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8016a32:	687b      	ldr	r3, [r7, #4]
 8016a34:	0c1b      	lsrs	r3, r3, #16
 8016a36:	b2db      	uxtb	r3, r3
 8016a38:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8016a3a:	687b      	ldr	r3, [r7, #4]
 8016a3c:	0a1b      	lsrs	r3, r3, #8
 8016a3e:	b2db      	uxtb	r3, r3
 8016a40:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8016a42:	687b      	ldr	r3, [r7, #4]
 8016a44:	b2db      	uxtb	r3, r3
 8016a46:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8016a48:	f107 030c 	add.w	r3, r7, #12
 8016a4c:	2203      	movs	r2, #3
 8016a4e:	4619      	mov	r1, r3
 8016a50:	2082      	movs	r0, #130	; 0x82
 8016a52:	f000 fd69 	bl	8017528 <SUBGRF_WriteCommand>
}
 8016a56:	bf00      	nop
 8016a58:	3710      	adds	r7, #16
 8016a5a:	46bd      	mov	sp, r7
 8016a5c:	bd80      	pop	{r7, pc}
 8016a5e:	bf00      	nop
 8016a60:	20000cd8 	.word	0x20000cd8

08016a64 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 8016a64:	b580      	push	{r7, lr}
 8016a66:	b084      	sub	sp, #16
 8016a68:	af00      	add	r7, sp, #0
 8016a6a:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8016a6c:	4b0e      	ldr	r3, [pc, #56]	; (8016aa8 <SUBGRF_SetRxBoosted+0x44>)
 8016a6e:	2205      	movs	r2, #5
 8016a70:	701a      	strb	r2, [r3, #0]

    /* ST_WORKAROUND_BEGIN: Sigfox patch > 0x96 replaced by 0x97 */
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 8016a72:	2197      	movs	r1, #151	; 0x97
 8016a74:	f640 00ac 	movw	r0, #2220	; 0x8ac
 8016a78:	f000 fca6 	bl	80173c8 <SUBGRF_WriteRegister>
    /* ST_WORKAROUND_END */

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8016a7c:	687b      	ldr	r3, [r7, #4]
 8016a7e:	0c1b      	lsrs	r3, r3, #16
 8016a80:	b2db      	uxtb	r3, r3
 8016a82:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8016a84:	687b      	ldr	r3, [r7, #4]
 8016a86:	0a1b      	lsrs	r3, r3, #8
 8016a88:	b2db      	uxtb	r3, r3
 8016a8a:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8016a8c:	687b      	ldr	r3, [r7, #4]
 8016a8e:	b2db      	uxtb	r3, r3
 8016a90:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8016a92:	f107 030c 	add.w	r3, r7, #12
 8016a96:	2203      	movs	r2, #3
 8016a98:	4619      	mov	r1, r3
 8016a9a:	2082      	movs	r0, #130	; 0x82
 8016a9c:	f000 fd44 	bl	8017528 <SUBGRF_WriteCommand>
}
 8016aa0:	bf00      	nop
 8016aa2:	3710      	adds	r7, #16
 8016aa4:	46bd      	mov	sp, r7
 8016aa6:	bd80      	pop	{r7, pc}
 8016aa8:	20000cd8 	.word	0x20000cd8

08016aac <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8016aac:	b580      	push	{r7, lr}
 8016aae:	b084      	sub	sp, #16
 8016ab0:	af00      	add	r7, sp, #0
 8016ab2:	6078      	str	r0, [r7, #4]
 8016ab4:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 8016ab6:	687b      	ldr	r3, [r7, #4]
 8016ab8:	0c1b      	lsrs	r3, r3, #16
 8016aba:	b2db      	uxtb	r3, r3
 8016abc:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 8016abe:	687b      	ldr	r3, [r7, #4]
 8016ac0:	0a1b      	lsrs	r3, r3, #8
 8016ac2:	b2db      	uxtb	r3, r3
 8016ac4:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 8016ac6:	687b      	ldr	r3, [r7, #4]
 8016ac8:	b2db      	uxtb	r3, r3
 8016aca:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 8016acc:	683b      	ldr	r3, [r7, #0]
 8016ace:	0c1b      	lsrs	r3, r3, #16
 8016ad0:	b2db      	uxtb	r3, r3
 8016ad2:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 8016ad4:	683b      	ldr	r3, [r7, #0]
 8016ad6:	0a1b      	lsrs	r3, r3, #8
 8016ad8:	b2db      	uxtb	r3, r3
 8016ada:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 8016adc:	683b      	ldr	r3, [r7, #0]
 8016ade:	b2db      	uxtb	r3, r3
 8016ae0:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 8016ae2:	f107 0308 	add.w	r3, r7, #8
 8016ae6:	2206      	movs	r2, #6
 8016ae8:	4619      	mov	r1, r3
 8016aea:	2094      	movs	r0, #148	; 0x94
 8016aec:	f000 fd1c 	bl	8017528 <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 8016af0:	4b03      	ldr	r3, [pc, #12]	; (8016b00 <SUBGRF_SetRxDutyCycle+0x54>)
 8016af2:	2206      	movs	r2, #6
 8016af4:	701a      	strb	r2, [r3, #0]
}
 8016af6:	bf00      	nop
 8016af8:	3710      	adds	r7, #16
 8016afa:	46bd      	mov	sp, r7
 8016afc:	bd80      	pop	{r7, pc}
 8016afe:	bf00      	nop
 8016b00:	20000cd8 	.word	0x20000cd8

08016b04 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 8016b04:	b580      	push	{r7, lr}
 8016b06:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 8016b08:	2200      	movs	r2, #0
 8016b0a:	2100      	movs	r1, #0
 8016b0c:	20c5      	movs	r0, #197	; 0xc5
 8016b0e:	f000 fd0b 	bl	8017528 <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 8016b12:	4b02      	ldr	r3, [pc, #8]	; (8016b1c <SUBGRF_SetCad+0x18>)
 8016b14:	2207      	movs	r2, #7
 8016b16:	701a      	strb	r2, [r3, #0]
}
 8016b18:	bf00      	nop
 8016b1a:	bd80      	pop	{r7, pc}
 8016b1c:	20000cd8 	.word	0x20000cd8

08016b20 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 8016b20:	b580      	push	{r7, lr}
 8016b22:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 8016b24:	2200      	movs	r2, #0
 8016b26:	2100      	movs	r1, #0
 8016b28:	20d1      	movs	r0, #209	; 0xd1
 8016b2a:	f000 fcfd 	bl	8017528 <SUBGRF_WriteCommand>
}
 8016b2e:	bf00      	nop
 8016b30:	bd80      	pop	{r7, pc}

08016b32 <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 8016b32:	b580      	push	{r7, lr}
 8016b34:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 8016b36:	2200      	movs	r2, #0
 8016b38:	2100      	movs	r1, #0
 8016b3a:	20d2      	movs	r0, #210	; 0xd2
 8016b3c:	f000 fcf4 	bl	8017528 <SUBGRF_WriteCommand>
}
 8016b40:	bf00      	nop
 8016b42:	bd80      	pop	{r7, pc}

08016b44 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 8016b44:	b580      	push	{r7, lr}
 8016b46:	b082      	sub	sp, #8
 8016b48:	af00      	add	r7, sp, #0
 8016b4a:	4603      	mov	r3, r0
 8016b4c:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 8016b4e:	1dfb      	adds	r3, r7, #7
 8016b50:	2201      	movs	r2, #1
 8016b52:	4619      	mov	r1, r3
 8016b54:	209f      	movs	r0, #159	; 0x9f
 8016b56:	f000 fce7 	bl	8017528 <SUBGRF_WriteCommand>
}
 8016b5a:	bf00      	nop
 8016b5c:	3708      	adds	r7, #8
 8016b5e:	46bd      	mov	sp, r7
 8016b60:	bd80      	pop	{r7, pc}

08016b62 <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 8016b62:	b580      	push	{r7, lr}
 8016b64:	b084      	sub	sp, #16
 8016b66:	af00      	add	r7, sp, #0
 8016b68:	4603      	mov	r3, r0
 8016b6a:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 8016b6c:	1dfb      	adds	r3, r7, #7
 8016b6e:	2201      	movs	r2, #1
 8016b70:	4619      	mov	r1, r3
 8016b72:	20a0      	movs	r0, #160	; 0xa0
 8016b74:	f000 fcd8 	bl	8017528 <SUBGRF_WriteCommand>

    if( symbNum >= 64 )
 8016b78:	79fb      	ldrb	r3, [r7, #7]
 8016b7a:	2b3f      	cmp	r3, #63	; 0x3f
 8016b7c:	d91c      	bls.n	8016bb8 <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 8016b7e:	79fb      	ldrb	r3, [r7, #7]
 8016b80:	085b      	lsrs	r3, r3, #1
 8016b82:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 8016b84:	2300      	movs	r3, #0
 8016b86:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 8016b88:	2300      	movs	r3, #0
 8016b8a:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 8016b8c:	e005      	b.n	8016b9a <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 8016b8e:	7bfb      	ldrb	r3, [r7, #15]
 8016b90:	089b      	lsrs	r3, r3, #2
 8016b92:	73fb      	strb	r3, [r7, #15]
            exp++;
 8016b94:	7bbb      	ldrb	r3, [r7, #14]
 8016b96:	3301      	adds	r3, #1
 8016b98:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 8016b9a:	7bfb      	ldrb	r3, [r7, #15]
 8016b9c:	2b1f      	cmp	r3, #31
 8016b9e:	d8f6      	bhi.n	8016b8e <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 8016ba0:	7bfb      	ldrb	r3, [r7, #15]
 8016ba2:	00db      	lsls	r3, r3, #3
 8016ba4:	b2da      	uxtb	r2, r3
 8016ba6:	7bbb      	ldrb	r3, [r7, #14]
 8016ba8:	4413      	add	r3, r2
 8016baa:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 8016bac:	7b7b      	ldrb	r3, [r7, #13]
 8016bae:	4619      	mov	r1, r3
 8016bb0:	f240 7006 	movw	r0, #1798	; 0x706
 8016bb4:	f000 fc08 	bl	80173c8 <SUBGRF_WriteRegister>
    }
}
 8016bb8:	bf00      	nop
 8016bba:	3710      	adds	r7, #16
 8016bbc:	46bd      	mov	sp, r7
 8016bbe:	bd80      	pop	{r7, pc}

08016bc0 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 8016bc0:	b580      	push	{r7, lr}
 8016bc2:	b082      	sub	sp, #8
 8016bc4:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 8016bc6:	f7f2 f917 	bl	8008df8 <RBI_IsDCDC>
 8016bca:	4603      	mov	r3, r0
 8016bcc:	2b01      	cmp	r3, #1
 8016bce:	d102      	bne.n	8016bd6 <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 8016bd0:	2301      	movs	r3, #1
 8016bd2:	71fb      	strb	r3, [r7, #7]
 8016bd4:	e001      	b.n	8016bda <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 8016bd6:	2300      	movs	r3, #0
 8016bd8:	71fb      	strb	r3, [r7, #7]
    }
    /* ST_WORKAROUND_END */
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 8016bda:	1dfb      	adds	r3, r7, #7
 8016bdc:	2201      	movs	r2, #1
 8016bde:	4619      	mov	r1, r3
 8016be0:	2096      	movs	r0, #150	; 0x96
 8016be2:	f000 fca1 	bl	8017528 <SUBGRF_WriteCommand>
}
 8016be6:	bf00      	nop
 8016be8:	3708      	adds	r7, #8
 8016bea:	46bd      	mov	sp, r7
 8016bec:	bd80      	pop	{r7, pc}

08016bee <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 8016bee:	b580      	push	{r7, lr}
 8016bf0:	b084      	sub	sp, #16
 8016bf2:	af00      	add	r7, sp, #0
 8016bf4:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8016bf6:	793b      	ldrb	r3, [r7, #4]
 8016bf8:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8016bfc:	b2db      	uxtb	r3, r3
 8016bfe:	019b      	lsls	r3, r3, #6
 8016c00:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8016c02:	793b      	ldrb	r3, [r7, #4]
 8016c04:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8016c08:	b2db      	uxtb	r3, r3
 8016c0a:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8016c0c:	b25b      	sxtb	r3, r3
 8016c0e:	4313      	orrs	r3, r2
 8016c10:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8016c12:	793b      	ldrb	r3, [r7, #4]
 8016c14:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8016c18:	b2db      	uxtb	r3, r3
 8016c1a:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8016c1c:	b25b      	sxtb	r3, r3
 8016c1e:	4313      	orrs	r3, r2
 8016c20:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8016c22:	793b      	ldrb	r3, [r7, #4]
 8016c24:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8016c28:	b2db      	uxtb	r3, r3
 8016c2a:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8016c2c:	b25b      	sxtb	r3, r3
 8016c2e:	4313      	orrs	r3, r2
 8016c30:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8016c32:	793b      	ldrb	r3, [r7, #4]
 8016c34:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8016c38:	b2db      	uxtb	r3, r3
 8016c3a:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8016c3c:	b25b      	sxtb	r3, r3
 8016c3e:	4313      	orrs	r3, r2
 8016c40:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8016c42:	793b      	ldrb	r3, [r7, #4]
 8016c44:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8016c48:	b2db      	uxtb	r3, r3
 8016c4a:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8016c4c:	b25b      	sxtb	r3, r3
 8016c4e:	4313      	orrs	r3, r2
 8016c50:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 8016c52:	793b      	ldrb	r3, [r7, #4]
 8016c54:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8016c58:	b2db      	uxtb	r3, r3
 8016c5a:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8016c5c:	4313      	orrs	r3, r2
 8016c5e:	b25b      	sxtb	r3, r3
 8016c60:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8016c62:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 8016c64:	f107 030f 	add.w	r3, r7, #15
 8016c68:	2201      	movs	r2, #1
 8016c6a:	4619      	mov	r1, r3
 8016c6c:	2089      	movs	r0, #137	; 0x89
 8016c6e:	f000 fc5b 	bl	8017528 <SUBGRF_WriteCommand>
}
 8016c72:	bf00      	nop
 8016c74:	3710      	adds	r7, #16
 8016c76:	46bd      	mov	sp, r7
 8016c78:	bd80      	pop	{r7, pc}
	...

08016c7c <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 8016c7c:	b580      	push	{r7, lr}
 8016c7e:	b084      	sub	sp, #16
 8016c80:	af00      	add	r7, sp, #0
 8016c82:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 8016c84:	687b      	ldr	r3, [r7, #4]
 8016c86:	4a1b      	ldr	r2, [pc, #108]	; (8016cf4 <SUBGRF_CalibrateImage+0x78>)
 8016c88:	4293      	cmp	r3, r2
 8016c8a:	d904      	bls.n	8016c96 <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 8016c8c:	23e1      	movs	r3, #225	; 0xe1
 8016c8e:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 8016c90:	23e9      	movs	r3, #233	; 0xe9
 8016c92:	737b      	strb	r3, [r7, #13]
 8016c94:	e022      	b.n	8016cdc <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 8016c96:	687b      	ldr	r3, [r7, #4]
 8016c98:	4a17      	ldr	r2, [pc, #92]	; (8016cf8 <SUBGRF_CalibrateImage+0x7c>)
 8016c9a:	4293      	cmp	r3, r2
 8016c9c:	d904      	bls.n	8016ca8 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 8016c9e:	23d7      	movs	r3, #215	; 0xd7
 8016ca0:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 8016ca2:	23db      	movs	r3, #219	; 0xdb
 8016ca4:	737b      	strb	r3, [r7, #13]
 8016ca6:	e019      	b.n	8016cdc <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 8016ca8:	687b      	ldr	r3, [r7, #4]
 8016caa:	4a14      	ldr	r2, [pc, #80]	; (8016cfc <SUBGRF_CalibrateImage+0x80>)
 8016cac:	4293      	cmp	r3, r2
 8016cae:	d904      	bls.n	8016cba <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 8016cb0:	23c1      	movs	r3, #193	; 0xc1
 8016cb2:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 8016cb4:	23c5      	movs	r3, #197	; 0xc5
 8016cb6:	737b      	strb	r3, [r7, #13]
 8016cb8:	e010      	b.n	8016cdc <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 8016cba:	687b      	ldr	r3, [r7, #4]
 8016cbc:	4a10      	ldr	r2, [pc, #64]	; (8016d00 <SUBGRF_CalibrateImage+0x84>)
 8016cbe:	4293      	cmp	r3, r2
 8016cc0:	d904      	bls.n	8016ccc <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 8016cc2:	2375      	movs	r3, #117	; 0x75
 8016cc4:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 8016cc6:	2381      	movs	r3, #129	; 0x81
 8016cc8:	737b      	strb	r3, [r7, #13]
 8016cca:	e007      	b.n	8016cdc <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 8016ccc:	687b      	ldr	r3, [r7, #4]
 8016cce:	4a0d      	ldr	r2, [pc, #52]	; (8016d04 <SUBGRF_CalibrateImage+0x88>)
 8016cd0:	4293      	cmp	r3, r2
 8016cd2:	d903      	bls.n	8016cdc <SUBGRF_CalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 8016cd4:	236b      	movs	r3, #107	; 0x6b
 8016cd6:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 8016cd8:	236f      	movs	r3, #111	; 0x6f
 8016cda:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 8016cdc:	f107 030c 	add.w	r3, r7, #12
 8016ce0:	2202      	movs	r2, #2
 8016ce2:	4619      	mov	r1, r3
 8016ce4:	2098      	movs	r0, #152	; 0x98
 8016ce6:	f000 fc1f 	bl	8017528 <SUBGRF_WriteCommand>
}
 8016cea:	bf00      	nop
 8016cec:	3710      	adds	r7, #16
 8016cee:	46bd      	mov	sp, r7
 8016cf0:	bd80      	pop	{r7, pc}
 8016cf2:	bf00      	nop
 8016cf4:	35a4e900 	.word	0x35a4e900
 8016cf8:	32a9f880 	.word	0x32a9f880
 8016cfc:	2de54480 	.word	0x2de54480
 8016d00:	1b6b0b00 	.word	0x1b6b0b00
 8016d04:	1954fc40 	.word	0x1954fc40

08016d08 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 8016d08:	b590      	push	{r4, r7, lr}
 8016d0a:	b085      	sub	sp, #20
 8016d0c:	af00      	add	r7, sp, #0
 8016d0e:	4604      	mov	r4, r0
 8016d10:	4608      	mov	r0, r1
 8016d12:	4611      	mov	r1, r2
 8016d14:	461a      	mov	r2, r3
 8016d16:	4623      	mov	r3, r4
 8016d18:	71fb      	strb	r3, [r7, #7]
 8016d1a:	4603      	mov	r3, r0
 8016d1c:	71bb      	strb	r3, [r7, #6]
 8016d1e:	460b      	mov	r3, r1
 8016d20:	717b      	strb	r3, [r7, #5]
 8016d22:	4613      	mov	r3, r2
 8016d24:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 8016d26:	79fb      	ldrb	r3, [r7, #7]
 8016d28:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 8016d2a:	79bb      	ldrb	r3, [r7, #6]
 8016d2c:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 8016d2e:	797b      	ldrb	r3, [r7, #5]
 8016d30:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 8016d32:	793b      	ldrb	r3, [r7, #4]
 8016d34:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 8016d36:	f107 030c 	add.w	r3, r7, #12
 8016d3a:	2204      	movs	r2, #4
 8016d3c:	4619      	mov	r1, r3
 8016d3e:	2095      	movs	r0, #149	; 0x95
 8016d40:	f000 fbf2 	bl	8017528 <SUBGRF_WriteCommand>
}
 8016d44:	bf00      	nop
 8016d46:	3714      	adds	r7, #20
 8016d48:	46bd      	mov	sp, r7
 8016d4a:	bd90      	pop	{r4, r7, pc}

08016d4c <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 8016d4c:	b590      	push	{r4, r7, lr}
 8016d4e:	b085      	sub	sp, #20
 8016d50:	af00      	add	r7, sp, #0
 8016d52:	4604      	mov	r4, r0
 8016d54:	4608      	mov	r0, r1
 8016d56:	4611      	mov	r1, r2
 8016d58:	461a      	mov	r2, r3
 8016d5a:	4623      	mov	r3, r4
 8016d5c:	80fb      	strh	r3, [r7, #6]
 8016d5e:	4603      	mov	r3, r0
 8016d60:	80bb      	strh	r3, [r7, #4]
 8016d62:	460b      	mov	r3, r1
 8016d64:	807b      	strh	r3, [r7, #2]
 8016d66:	4613      	mov	r3, r2
 8016d68:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 8016d6a:	88fb      	ldrh	r3, [r7, #6]
 8016d6c:	0a1b      	lsrs	r3, r3, #8
 8016d6e:	b29b      	uxth	r3, r3
 8016d70:	b2db      	uxtb	r3, r3
 8016d72:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 8016d74:	88fb      	ldrh	r3, [r7, #6]
 8016d76:	b2db      	uxtb	r3, r3
 8016d78:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 8016d7a:	88bb      	ldrh	r3, [r7, #4]
 8016d7c:	0a1b      	lsrs	r3, r3, #8
 8016d7e:	b29b      	uxth	r3, r3
 8016d80:	b2db      	uxtb	r3, r3
 8016d82:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 8016d84:	88bb      	ldrh	r3, [r7, #4]
 8016d86:	b2db      	uxtb	r3, r3
 8016d88:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 8016d8a:	887b      	ldrh	r3, [r7, #2]
 8016d8c:	0a1b      	lsrs	r3, r3, #8
 8016d8e:	b29b      	uxth	r3, r3
 8016d90:	b2db      	uxtb	r3, r3
 8016d92:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 8016d94:	887b      	ldrh	r3, [r7, #2]
 8016d96:	b2db      	uxtb	r3, r3
 8016d98:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 8016d9a:	883b      	ldrh	r3, [r7, #0]
 8016d9c:	0a1b      	lsrs	r3, r3, #8
 8016d9e:	b29b      	uxth	r3, r3
 8016da0:	b2db      	uxtb	r3, r3
 8016da2:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 8016da4:	883b      	ldrh	r3, [r7, #0]
 8016da6:	b2db      	uxtb	r3, r3
 8016da8:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 8016daa:	f107 0308 	add.w	r3, r7, #8
 8016dae:	2208      	movs	r2, #8
 8016db0:	4619      	mov	r1, r3
 8016db2:	2008      	movs	r0, #8
 8016db4:	f000 fbb8 	bl	8017528 <SUBGRF_WriteCommand>
}
 8016db8:	bf00      	nop
 8016dba:	3714      	adds	r7, #20
 8016dbc:	46bd      	mov	sp, r7
 8016dbe:	bd90      	pop	{r4, r7, pc}

08016dc0 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 8016dc0:	b580      	push	{r7, lr}
 8016dc2:	b084      	sub	sp, #16
 8016dc4:	af00      	add	r7, sp, #0
 8016dc6:	4603      	mov	r3, r0
 8016dc8:	6039      	str	r1, [r7, #0]
 8016dca:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 8016dcc:	79fb      	ldrb	r3, [r7, #7]
 8016dce:	f003 0307 	and.w	r3, r3, #7
 8016dd2:	b2db      	uxtb	r3, r3
 8016dd4:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8016dd6:	683b      	ldr	r3, [r7, #0]
 8016dd8:	0c1b      	lsrs	r3, r3, #16
 8016dda:	b2db      	uxtb	r3, r3
 8016ddc:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8016dde:	683b      	ldr	r3, [r7, #0]
 8016de0:	0a1b      	lsrs	r3, r3, #8
 8016de2:	b2db      	uxtb	r3, r3
 8016de4:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 8016de6:	683b      	ldr	r3, [r7, #0]
 8016de8:	b2db      	uxtb	r3, r3
 8016dea:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 8016dec:	f107 030c 	add.w	r3, r7, #12
 8016df0:	2204      	movs	r2, #4
 8016df2:	4619      	mov	r1, r3
 8016df4:	2097      	movs	r0, #151	; 0x97
 8016df6:	f000 fb97 	bl	8017528 <SUBGRF_WriteCommand>
}
 8016dfa:	bf00      	nop
 8016dfc:	3710      	adds	r7, #16
 8016dfe:	46bd      	mov	sp, r7
 8016e00:	bd80      	pop	{r7, pc}
	...

08016e04 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 8016e04:	b5b0      	push	{r4, r5, r7, lr}
 8016e06:	b084      	sub	sp, #16
 8016e08:	af00      	add	r7, sp, #0
 8016e0a:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 8016e0c:	2300      	movs	r3, #0
 8016e0e:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 8016e10:	4b1b      	ldr	r3, [pc, #108]	; (8016e80 <SUBGRF_SetRfFrequency+0x7c>)
 8016e12:	781b      	ldrb	r3, [r3, #0]
 8016e14:	f083 0301 	eor.w	r3, r3, #1
 8016e18:	b2db      	uxtb	r3, r3
 8016e1a:	2b00      	cmp	r3, #0
 8016e1c:	d005      	beq.n	8016e2a <SUBGRF_SetRfFrequency+0x26>
    {
        SUBGRF_CalibrateImage( frequency );
 8016e1e:	6878      	ldr	r0, [r7, #4]
 8016e20:	f7ff ff2c 	bl	8016c7c <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 8016e24:	4b16      	ldr	r3, [pc, #88]	; (8016e80 <SUBGRF_SetRfFrequency+0x7c>)
 8016e26:	2201      	movs	r2, #1
 8016e28:	701a      	strb	r2, [r3, #0]
    }
    /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
    SX_FREQ_TO_CHANNEL(chan, frequency);   
 8016e2a:	687b      	ldr	r3, [r7, #4]
 8016e2c:	461a      	mov	r2, r3
 8016e2e:	f04f 0300 	mov.w	r3, #0
 8016e32:	09d5      	lsrs	r5, r2, #7
 8016e34:	0654      	lsls	r4, r2, #25
 8016e36:	4a13      	ldr	r2, [pc, #76]	; (8016e84 <SUBGRF_SetRfFrequency+0x80>)
 8016e38:	f04f 0300 	mov.w	r3, #0
 8016e3c:	4620      	mov	r0, r4
 8016e3e:	4629      	mov	r1, r5
 8016e40:	f7e9 fd1c 	bl	800087c <__aeabi_uldivmod>
 8016e44:	4602      	mov	r2, r0
 8016e46:	460b      	mov	r3, r1
 8016e48:	4613      	mov	r3, r2
 8016e4a:	60fb      	str	r3, [r7, #12]
    /* ST_WORKAROUND_END */
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 8016e4c:	68fb      	ldr	r3, [r7, #12]
 8016e4e:	0e1b      	lsrs	r3, r3, #24
 8016e50:	b2db      	uxtb	r3, r3
 8016e52:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 8016e54:	68fb      	ldr	r3, [r7, #12]
 8016e56:	0c1b      	lsrs	r3, r3, #16
 8016e58:	b2db      	uxtb	r3, r3
 8016e5a:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 8016e5c:	68fb      	ldr	r3, [r7, #12]
 8016e5e:	0a1b      	lsrs	r3, r3, #8
 8016e60:	b2db      	uxtb	r3, r3
 8016e62:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 8016e64:	68fb      	ldr	r3, [r7, #12]
 8016e66:	b2db      	uxtb	r3, r3
 8016e68:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 8016e6a:	f107 0308 	add.w	r3, r7, #8
 8016e6e:	2204      	movs	r2, #4
 8016e70:	4619      	mov	r1, r3
 8016e72:	2086      	movs	r0, #134	; 0x86
 8016e74:	f000 fb58 	bl	8017528 <SUBGRF_WriteCommand>
}
 8016e78:	bf00      	nop
 8016e7a:	3710      	adds	r7, #16
 8016e7c:	46bd      	mov	sp, r7
 8016e7e:	bdb0      	pop	{r4, r5, r7, pc}
 8016e80:	20000ce0 	.word	0x20000ce0
 8016e84:	01e84800 	.word	0x01e84800

08016e88 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 8016e88:	b580      	push	{r7, lr}
 8016e8a:	b082      	sub	sp, #8
 8016e8c:	af00      	add	r7, sp, #0
 8016e8e:	4603      	mov	r3, r0
 8016e90:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 8016e92:	79fa      	ldrb	r2, [r7, #7]
 8016e94:	4b09      	ldr	r3, [pc, #36]	; (8016ebc <SUBGRF_SetPacketType+0x34>)
 8016e96:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 8016e98:	79fb      	ldrb	r3, [r7, #7]
 8016e9a:	2b00      	cmp	r3, #0
 8016e9c:	d104      	bne.n	8016ea8 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 8016e9e:	2100      	movs	r1, #0
 8016ea0:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8016ea4:	f000 fa90 	bl	80173c8 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 8016ea8:	1dfb      	adds	r3, r7, #7
 8016eaa:	2201      	movs	r2, #1
 8016eac:	4619      	mov	r1, r3
 8016eae:	208a      	movs	r0, #138	; 0x8a
 8016eb0:	f000 fb3a 	bl	8017528 <SUBGRF_WriteCommand>
}
 8016eb4:	bf00      	nop
 8016eb6:	3708      	adds	r7, #8
 8016eb8:	46bd      	mov	sp, r7
 8016eba:	bd80      	pop	{r7, pc}
 8016ebc:	20000cd9 	.word	0x20000cd9

08016ec0 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 8016ec0:	b480      	push	{r7}
 8016ec2:	af00      	add	r7, sp, #0
    return PacketType;
 8016ec4:	4b02      	ldr	r3, [pc, #8]	; (8016ed0 <SUBGRF_GetPacketType+0x10>)
 8016ec6:	781b      	ldrb	r3, [r3, #0]
}
 8016ec8:	4618      	mov	r0, r3
 8016eca:	46bd      	mov	sp, r7
 8016ecc:	bc80      	pop	{r7}
 8016ece:	4770      	bx	lr
 8016ed0:	20000cd9 	.word	0x20000cd9

08016ed4 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime ) 
{
 8016ed4:	b580      	push	{r7, lr}
 8016ed6:	b084      	sub	sp, #16
 8016ed8:	af00      	add	r7, sp, #0
 8016eda:	4603      	mov	r3, r0
 8016edc:	71fb      	strb	r3, [r7, #7]
 8016ede:	460b      	mov	r3, r1
 8016ee0:	71bb      	strb	r3, [r7, #6]
 8016ee2:	4613      	mov	r3, r2
 8016ee4:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];

    if( paSelect == RFO_LP )
 8016ee6:	79fb      	ldrb	r3, [r7, #7]
 8016ee8:	2b01      	cmp	r3, #1
 8016eea:	d124      	bne.n	8016f36 <SUBGRF_SetTxParams+0x62>
    {
        if( power == 15 )
 8016eec:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8016ef0:	2b0f      	cmp	r3, #15
 8016ef2:	d106      	bne.n	8016f02 <SUBGRF_SetTxParams+0x2e>
        {
            SUBGRF_SetPaConfig( 0x06, 0x00, 0x01, 0x01 );
 8016ef4:	2301      	movs	r3, #1
 8016ef6:	2201      	movs	r2, #1
 8016ef8:	2100      	movs	r1, #0
 8016efa:	2006      	movs	r0, #6
 8016efc:	f7ff ff04 	bl	8016d08 <SUBGRF_SetPaConfig>
 8016f00:	e005      	b.n	8016f0e <SUBGRF_SetTxParams+0x3a>
        }
        else
        {
            SUBGRF_SetPaConfig( 0x04, 0x00, 0x01, 0x01 );
 8016f02:	2301      	movs	r3, #1
 8016f04:	2201      	movs	r2, #1
 8016f06:	2100      	movs	r1, #0
 8016f08:	2004      	movs	r0, #4
 8016f0a:	f7ff fefd 	bl	8016d08 <SUBGRF_SetPaConfig>
        }
        if( power >= 14 )
 8016f0e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8016f12:	2b0d      	cmp	r3, #13
 8016f14:	dd02      	ble.n	8016f1c <SUBGRF_SetTxParams+0x48>
        {
            power = 14;
 8016f16:	230e      	movs	r3, #14
 8016f18:	71bb      	strb	r3, [r7, #6]
 8016f1a:	e006      	b.n	8016f2a <SUBGRF_SetTxParams+0x56>
        }
        else if( power < -17 )
 8016f1c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8016f20:	f113 0f11 	cmn.w	r3, #17
 8016f24:	da01      	bge.n	8016f2a <SUBGRF_SetTxParams+0x56>
        {
            power = -17;
 8016f26:	23ef      	movs	r3, #239	; 0xef
 8016f28:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x18 ); // current max is 80 mA for the whole device
 8016f2a:	2118      	movs	r1, #24
 8016f2c:	f640 00e7 	movw	r0, #2279	; 0x8e7
 8016f30:	f000 fa4a 	bl	80173c8 <SUBGRF_WriteRegister>
 8016f34:	e025      	b.n	8016f82 <SUBGRF_SetTxParams+0xae>
    }
    else // rfo_hp
    {
        // WORKAROUND - Better Resistance of the SX1262 Tx to Antenna Mismatch, see DS_SX1261-2_V1.2 datasheet chapter 15.2
        // RegTxClampConfig = @address 0x08D8
        SUBGRF_WriteRegister( REG_TX_CLAMP, SUBGRF_ReadRegister( REG_TX_CLAMP ) | ( 0x0F << 1 ) );
 8016f36:	f640 00d8 	movw	r0, #2264	; 0x8d8
 8016f3a:	f000 fa59 	bl	80173f0 <SUBGRF_ReadRegister>
 8016f3e:	4603      	mov	r3, r0
 8016f40:	f043 031e 	orr.w	r3, r3, #30
 8016f44:	b2db      	uxtb	r3, r3
 8016f46:	4619      	mov	r1, r3
 8016f48:	f640 00d8 	movw	r0, #2264	; 0x8d8
 8016f4c:	f000 fa3c 	bl	80173c8 <SUBGRF_WriteRegister>
        // WORKAROUND END

        SUBGRF_SetPaConfig( 0x04, 0x07, 0x00, 0x01 );
 8016f50:	2301      	movs	r3, #1
 8016f52:	2200      	movs	r2, #0
 8016f54:	2107      	movs	r1, #7
 8016f56:	2004      	movs	r0, #4
 8016f58:	f7ff fed6 	bl	8016d08 <SUBGRF_SetPaConfig>
        if( power > 22 )
 8016f5c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8016f60:	2b16      	cmp	r3, #22
 8016f62:	dd02      	ble.n	8016f6a <SUBGRF_SetTxParams+0x96>
        {
            power = 22;
 8016f64:	2316      	movs	r3, #22
 8016f66:	71bb      	strb	r3, [r7, #6]
 8016f68:	e006      	b.n	8016f78 <SUBGRF_SetTxParams+0xa4>
        }
        else if( power < -9 )
 8016f6a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8016f6e:	f113 0f09 	cmn.w	r3, #9
 8016f72:	da01      	bge.n	8016f78 <SUBGRF_SetTxParams+0xa4>
        {
            power = -9;
 8016f74:	23f7      	movs	r3, #247	; 0xf7
 8016f76:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x38 ); // current max 160mA for the whole device
 8016f78:	2138      	movs	r1, #56	; 0x38
 8016f7a:	f640 00e7 	movw	r0, #2279	; 0x8e7
 8016f7e:	f000 fa23 	bl	80173c8 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 8016f82:	79bb      	ldrb	r3, [r7, #6]
 8016f84:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )rampTime;
 8016f86:	797b      	ldrb	r3, [r7, #5]
 8016f88:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_TXPARAMS, buf, 2 );
 8016f8a:	f107 030c 	add.w	r3, r7, #12
 8016f8e:	2202      	movs	r2, #2
 8016f90:	4619      	mov	r1, r3
 8016f92:	208e      	movs	r0, #142	; 0x8e
 8016f94:	f000 fac8 	bl	8017528 <SUBGRF_WriteCommand>
}
 8016f98:	bf00      	nop
 8016f9a:	3710      	adds	r7, #16
 8016f9c:	46bd      	mov	sp, r7
 8016f9e:	bd80      	pop	{r7, pc}

08016fa0 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 8016fa0:	b5b0      	push	{r4, r5, r7, lr}
 8016fa2:	b086      	sub	sp, #24
 8016fa4:	af00      	add	r7, sp, #0
 8016fa6:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 8016fa8:	2300      	movs	r3, #0
 8016faa:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8016fac:	4a5e      	ldr	r2, [pc, #376]	; (8017128 <SUBGRF_SetModulationParams+0x188>)
 8016fae:	f107 0308 	add.w	r3, r7, #8
 8016fb2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8016fb6:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 8016fba:	687b      	ldr	r3, [r7, #4]
 8016fbc:	781a      	ldrb	r2, [r3, #0]
 8016fbe:	4b5b      	ldr	r3, [pc, #364]	; (801712c <SUBGRF_SetModulationParams+0x18c>)
 8016fc0:	781b      	ldrb	r3, [r3, #0]
 8016fc2:	429a      	cmp	r2, r3
 8016fc4:	d004      	beq.n	8016fd0 <SUBGRF_SetModulationParams+0x30>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 8016fc6:	687b      	ldr	r3, [r7, #4]
 8016fc8:	781b      	ldrb	r3, [r3, #0]
 8016fca:	4618      	mov	r0, r3
 8016fcc:	f7ff ff5c 	bl	8016e88 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 8016fd0:	687b      	ldr	r3, [r7, #4]
 8016fd2:	781b      	ldrb	r3, [r3, #0]
 8016fd4:	2b03      	cmp	r3, #3
 8016fd6:	f200 80a2 	bhi.w	801711e <SUBGRF_SetModulationParams+0x17e>
 8016fda:	a201      	add	r2, pc, #4	; (adr r2, 8016fe0 <SUBGRF_SetModulationParams+0x40>)
 8016fdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016fe0:	08016ff1 	.word	0x08016ff1
 8016fe4:	080170ad 	.word	0x080170ad
 8016fe8:	0801706f 	.word	0x0801706f
 8016fec:	080170db 	.word	0x080170db
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 8016ff0:	2308      	movs	r3, #8
 8016ff2:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 8016ff4:	687b      	ldr	r3, [r7, #4]
 8016ff6:	685b      	ldr	r3, [r3, #4]
 8016ff8:	4a4d      	ldr	r2, [pc, #308]	; (8017130 <SUBGRF_SetModulationParams+0x190>)
 8016ffa:	fbb2 f3f3 	udiv	r3, r2, r3
 8016ffe:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8017000:	697b      	ldr	r3, [r7, #20]
 8017002:	0c1b      	lsrs	r3, r3, #16
 8017004:	b2db      	uxtb	r3, r3
 8017006:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8017008:	697b      	ldr	r3, [r7, #20]
 801700a:	0a1b      	lsrs	r3, r3, #8
 801700c:	b2db      	uxtb	r3, r3
 801700e:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8017010:	697b      	ldr	r3, [r7, #20]
 8017012:	b2db      	uxtb	r3, r3
 8017014:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8017016:	687b      	ldr	r3, [r7, #4]
 8017018:	7b1b      	ldrb	r3, [r3, #12]
 801701a:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801701c:	687b      	ldr	r3, [r7, #4]
 801701e:	7b5b      	ldrb	r3, [r3, #13]
 8017020:	733b      	strb	r3, [r7, #12]
        /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 8017022:	687b      	ldr	r3, [r7, #4]
 8017024:	689b      	ldr	r3, [r3, #8]
 8017026:	461a      	mov	r2, r3
 8017028:	f04f 0300 	mov.w	r3, #0
 801702c:	09d5      	lsrs	r5, r2, #7
 801702e:	0654      	lsls	r4, r2, #25
 8017030:	4a40      	ldr	r2, [pc, #256]	; (8017134 <SUBGRF_SetModulationParams+0x194>)
 8017032:	f04f 0300 	mov.w	r3, #0
 8017036:	4620      	mov	r0, r4
 8017038:	4629      	mov	r1, r5
 801703a:	f7e9 fc1f 	bl	800087c <__aeabi_uldivmod>
 801703e:	4602      	mov	r2, r0
 8017040:	460b      	mov	r3, r1
 8017042:	4613      	mov	r3, r2
 8017044:	617b      	str	r3, [r7, #20]
        /* ST_WORKAROUND_END */
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 8017046:	697b      	ldr	r3, [r7, #20]
 8017048:	0c1b      	lsrs	r3, r3, #16
 801704a:	b2db      	uxtb	r3, r3
 801704c:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 801704e:	697b      	ldr	r3, [r7, #20]
 8017050:	0a1b      	lsrs	r3, r3, #8
 8017052:	b2db      	uxtb	r3, r3
 8017054:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 8017056:	697b      	ldr	r3, [r7, #20]
 8017058:	b2db      	uxtb	r3, r3
 801705a:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801705c:	7cfb      	ldrb	r3, [r7, #19]
 801705e:	b29a      	uxth	r2, r3
 8017060:	f107 0308 	add.w	r3, r7, #8
 8017064:	4619      	mov	r1, r3
 8017066:	208b      	movs	r0, #139	; 0x8b
 8017068:	f000 fa5e 	bl	8017528 <SUBGRF_WriteCommand>
        break;
 801706c:	e058      	b.n	8017120 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_BPSK:
        n = 4;
 801706e:	2304      	movs	r3, #4
 8017070:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 8017072:	687b      	ldr	r3, [r7, #4]
 8017074:	691b      	ldr	r3, [r3, #16]
 8017076:	4a2e      	ldr	r2, [pc, #184]	; (8017130 <SUBGRF_SetModulationParams+0x190>)
 8017078:	fbb2 f3f3 	udiv	r3, r2, r3
 801707c:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801707e:	697b      	ldr	r3, [r7, #20]
 8017080:	0c1b      	lsrs	r3, r3, #16
 8017082:	b2db      	uxtb	r3, r3
 8017084:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8017086:	697b      	ldr	r3, [r7, #20]
 8017088:	0a1b      	lsrs	r3, r3, #8
 801708a:	b2db      	uxtb	r3, r3
 801708c:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801708e:	697b      	ldr	r3, [r7, #20]
 8017090:	b2db      	uxtb	r3, r3
 8017092:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 8017094:	687b      	ldr	r3, [r7, #4]
 8017096:	7d1b      	ldrb	r3, [r3, #20]
 8017098:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801709a:	7cfb      	ldrb	r3, [r7, #19]
 801709c:	b29a      	uxth	r2, r3
 801709e:	f107 0308 	add.w	r3, r7, #8
 80170a2:	4619      	mov	r1, r3
 80170a4:	208b      	movs	r0, #139	; 0x8b
 80170a6:	f000 fa3f 	bl	8017528 <SUBGRF_WriteCommand>
        break;
 80170aa:	e039      	b.n	8017120 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_LORA:
        n = 4;
 80170ac:	2304      	movs	r3, #4
 80170ae:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 80170b0:	687b      	ldr	r3, [r7, #4]
 80170b2:	7e1b      	ldrb	r3, [r3, #24]
 80170b4:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 80170b6:	687b      	ldr	r3, [r7, #4]
 80170b8:	7e5b      	ldrb	r3, [r3, #25]
 80170ba:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 80170bc:	687b      	ldr	r3, [r7, #4]
 80170be:	7e9b      	ldrb	r3, [r3, #26]
 80170c0:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 80170c2:	687b      	ldr	r3, [r7, #4]
 80170c4:	7edb      	ldrb	r3, [r3, #27]
 80170c6:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 80170c8:	7cfb      	ldrb	r3, [r7, #19]
 80170ca:	b29a      	uxth	r2, r3
 80170cc:	f107 0308 	add.w	r3, r7, #8
 80170d0:	4619      	mov	r1, r3
 80170d2:	208b      	movs	r0, #139	; 0x8b
 80170d4:	f000 fa28 	bl	8017528 <SUBGRF_WriteCommand>

        break;
 80170d8:	e022      	b.n	8017120 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_GMSK:
        n = 5;
 80170da:	2305      	movs	r3, #5
 80170dc:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 80170de:	687b      	ldr	r3, [r7, #4]
 80170e0:	685b      	ldr	r3, [r3, #4]
 80170e2:	4a13      	ldr	r2, [pc, #76]	; (8017130 <SUBGRF_SetModulationParams+0x190>)
 80170e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80170e8:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 80170ea:	697b      	ldr	r3, [r7, #20]
 80170ec:	0c1b      	lsrs	r3, r3, #16
 80170ee:	b2db      	uxtb	r3, r3
 80170f0:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 80170f2:	697b      	ldr	r3, [r7, #20]
 80170f4:	0a1b      	lsrs	r3, r3, #8
 80170f6:	b2db      	uxtb	r3, r3
 80170f8:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 80170fa:	697b      	ldr	r3, [r7, #20]
 80170fc:	b2db      	uxtb	r3, r3
 80170fe:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8017100:	687b      	ldr	r3, [r7, #4]
 8017102:	7b1b      	ldrb	r3, [r3, #12]
 8017104:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8017106:	687b      	ldr	r3, [r7, #4]
 8017108:	7b5b      	ldrb	r3, [r3, #13]
 801710a:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801710c:	7cfb      	ldrb	r3, [r7, #19]
 801710e:	b29a      	uxth	r2, r3
 8017110:	f107 0308 	add.w	r3, r7, #8
 8017114:	4619      	mov	r1, r3
 8017116:	208b      	movs	r0, #139	; 0x8b
 8017118:	f000 fa06 	bl	8017528 <SUBGRF_WriteCommand>
        break;
 801711c:	e000      	b.n	8017120 <SUBGRF_SetModulationParams+0x180>
    default:
    case PACKET_TYPE_NONE:
      break;
 801711e:	bf00      	nop
    }
}
 8017120:	bf00      	nop
 8017122:	3718      	adds	r7, #24
 8017124:	46bd      	mov	sp, r7
 8017126:	bdb0      	pop	{r4, r5, r7, pc}
 8017128:	080196e0 	.word	0x080196e0
 801712c:	20000cd9 	.word	0x20000cd9
 8017130:	3d090000 	.word	0x3d090000
 8017134:	01e84800 	.word	0x01e84800

08017138 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 8017138:	b580      	push	{r7, lr}
 801713a:	b086      	sub	sp, #24
 801713c:	af00      	add	r7, sp, #0
 801713e:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 8017140:	2300      	movs	r3, #0
 8017142:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8017144:	4a48      	ldr	r2, [pc, #288]	; (8017268 <SUBGRF_SetPacketParams+0x130>)
 8017146:	f107 030c 	add.w	r3, r7, #12
 801714a:	ca07      	ldmia	r2, {r0, r1, r2}
 801714c:	c303      	stmia	r3!, {r0, r1}
 801714e:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 8017150:	687b      	ldr	r3, [r7, #4]
 8017152:	781a      	ldrb	r2, [r3, #0]
 8017154:	4b45      	ldr	r3, [pc, #276]	; (801726c <SUBGRF_SetPacketParams+0x134>)
 8017156:	781b      	ldrb	r3, [r3, #0]
 8017158:	429a      	cmp	r2, r3
 801715a:	d004      	beq.n	8017166 <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 801715c:	687b      	ldr	r3, [r7, #4]
 801715e:	781b      	ldrb	r3, [r3, #0]
 8017160:	4618      	mov	r0, r3
 8017162:	f7ff fe91 	bl	8016e88 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 8017166:	687b      	ldr	r3, [r7, #4]
 8017168:	781b      	ldrb	r3, [r3, #0]
 801716a:	2b03      	cmp	r3, #3
 801716c:	d878      	bhi.n	8017260 <SUBGRF_SetPacketParams+0x128>
 801716e:	a201      	add	r2, pc, #4	; (adr r2, 8017174 <SUBGRF_SetPacketParams+0x3c>)
 8017170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017174:	08017185 	.word	0x08017185
 8017178:	08017215 	.word	0x08017215
 801717c:	08017209 	.word	0x08017209
 8017180:	08017185 	.word	0x08017185
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 8017184:	687b      	ldr	r3, [r7, #4]
 8017186:	7a5b      	ldrb	r3, [r3, #9]
 8017188:	2bf1      	cmp	r3, #241	; 0xf1
 801718a:	d10a      	bne.n	80171a2 <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 801718c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8017190:	f7ff fb20 	bl	80167d4 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 8017194:	f248 0005 	movw	r0, #32773	; 0x8005
 8017198:	f7ff fb3c 	bl	8016814 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 801719c:	2302      	movs	r3, #2
 801719e:	75bb      	strb	r3, [r7, #22]
 80171a0:	e011      	b.n	80171c6 <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 80171a2:	687b      	ldr	r3, [r7, #4]
 80171a4:	7a5b      	ldrb	r3, [r3, #9]
 80171a6:	2bf2      	cmp	r3, #242	; 0xf2
 80171a8:	d10a      	bne.n	80171c0 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 80171aa:	f641 500f 	movw	r0, #7439	; 0x1d0f
 80171ae:	f7ff fb11 	bl	80167d4 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 80171b2:	f241 0021 	movw	r0, #4129	; 0x1021
 80171b6:	f7ff fb2d 	bl	8016814 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 80171ba:	2306      	movs	r3, #6
 80171bc:	75bb      	strb	r3, [r7, #22]
 80171be:	e002      	b.n	80171c6 <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 80171c0:	687b      	ldr	r3, [r7, #4]
 80171c2:	7a5b      	ldrb	r3, [r3, #9]
 80171c4:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 80171c6:	2309      	movs	r3, #9
 80171c8:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 80171ca:	687b      	ldr	r3, [r7, #4]
 80171cc:	885b      	ldrh	r3, [r3, #2]
 80171ce:	0a1b      	lsrs	r3, r3, #8
 80171d0:	b29b      	uxth	r3, r3
 80171d2:	b2db      	uxtb	r3, r3
 80171d4:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 80171d6:	687b      	ldr	r3, [r7, #4]
 80171d8:	885b      	ldrh	r3, [r3, #2]
 80171da:	b2db      	uxtb	r3, r3
 80171dc:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 80171de:	687b      	ldr	r3, [r7, #4]
 80171e0:	791b      	ldrb	r3, [r3, #4]
 80171e2:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 80171e4:	687b      	ldr	r3, [r7, #4]
 80171e6:	795b      	ldrb	r3, [r3, #5]
 80171e8:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 80171ea:	687b      	ldr	r3, [r7, #4]
 80171ec:	799b      	ldrb	r3, [r3, #6]
 80171ee:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 80171f0:	687b      	ldr	r3, [r7, #4]
 80171f2:	79db      	ldrb	r3, [r3, #7]
 80171f4:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 80171f6:	687b      	ldr	r3, [r7, #4]
 80171f8:	7a1b      	ldrb	r3, [r3, #8]
 80171fa:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 80171fc:	7dbb      	ldrb	r3, [r7, #22]
 80171fe:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 8017200:	687b      	ldr	r3, [r7, #4]
 8017202:	7a9b      	ldrb	r3, [r3, #10]
 8017204:	753b      	strb	r3, [r7, #20]
        break;
 8017206:	e022      	b.n	801724e <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 8017208:	2301      	movs	r3, #1
 801720a:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 801720c:	687b      	ldr	r3, [r7, #4]
 801720e:	7b1b      	ldrb	r3, [r3, #12]
 8017210:	733b      	strb	r3, [r7, #12]
        break;
 8017212:	e01c      	b.n	801724e <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 8017214:	2306      	movs	r3, #6
 8017216:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 8017218:	687b      	ldr	r3, [r7, #4]
 801721a:	89db      	ldrh	r3, [r3, #14]
 801721c:	0a1b      	lsrs	r3, r3, #8
 801721e:	b29b      	uxth	r3, r3
 8017220:	b2db      	uxtb	r3, r3
 8017222:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 8017224:	687b      	ldr	r3, [r7, #4]
 8017226:	89db      	ldrh	r3, [r3, #14]
 8017228:	b2db      	uxtb	r3, r3
 801722a:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 801722c:	687b      	ldr	r3, [r7, #4]
 801722e:	7c1a      	ldrb	r2, [r3, #16]
 8017230:	4b0f      	ldr	r3, [pc, #60]	; (8017270 <SUBGRF_SetPacketParams+0x138>)
 8017232:	4611      	mov	r1, r2
 8017234:	7019      	strb	r1, [r3, #0]
 8017236:	4613      	mov	r3, r2
 8017238:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 801723a:	687b      	ldr	r3, [r7, #4]
 801723c:	7c5b      	ldrb	r3, [r3, #17]
 801723e:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 8017240:	687b      	ldr	r3, [r7, #4]
 8017242:	7c9b      	ldrb	r3, [r3, #18]
 8017244:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 8017246:	687b      	ldr	r3, [r7, #4]
 8017248:	7cdb      	ldrb	r3, [r3, #19]
 801724a:	747b      	strb	r3, [r7, #17]
        break;
 801724c:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 801724e:	7dfb      	ldrb	r3, [r7, #23]
 8017250:	b29a      	uxth	r2, r3
 8017252:	f107 030c 	add.w	r3, r7, #12
 8017256:	4619      	mov	r1, r3
 8017258:	208c      	movs	r0, #140	; 0x8c
 801725a:	f000 f965 	bl	8017528 <SUBGRF_WriteCommand>
 801725e:	e000      	b.n	8017262 <SUBGRF_SetPacketParams+0x12a>
        return;
 8017260:	bf00      	nop
}
 8017262:	3718      	adds	r7, #24
 8017264:	46bd      	mov	sp, r7
 8017266:	bd80      	pop	{r7, pc}
 8017268:	080196e8 	.word	0x080196e8
 801726c:	20000cd9 	.word	0x20000cd9
 8017270:	20000cda 	.word	0x20000cda

08017274 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 8017274:	b580      	push	{r7, lr}
 8017276:	b084      	sub	sp, #16
 8017278:	af00      	add	r7, sp, #0
 801727a:	4603      	mov	r3, r0
 801727c:	460a      	mov	r2, r1
 801727e:	71fb      	strb	r3, [r7, #7]
 8017280:	4613      	mov	r3, r2
 8017282:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 8017284:	79fb      	ldrb	r3, [r7, #7]
 8017286:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 8017288:	79bb      	ldrb	r3, [r7, #6]
 801728a:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 801728c:	f107 030c 	add.w	r3, r7, #12
 8017290:	2202      	movs	r2, #2
 8017292:	4619      	mov	r1, r3
 8017294:	208f      	movs	r0, #143	; 0x8f
 8017296:	f000 f947 	bl	8017528 <SUBGRF_WriteCommand>
}
 801729a:	bf00      	nop
 801729c:	3710      	adds	r7, #16
 801729e:	46bd      	mov	sp, r7
 80172a0:	bd80      	pop	{r7, pc}

080172a2 <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 80172a2:	b580      	push	{r7, lr}
 80172a4:	b082      	sub	sp, #8
 80172a6:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 80172a8:	2300      	movs	r3, #0
 80172aa:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 80172ac:	1d3b      	adds	r3, r7, #4
 80172ae:	2201      	movs	r2, #1
 80172b0:	4619      	mov	r1, r3
 80172b2:	2015      	movs	r0, #21
 80172b4:	f000 f95a 	bl	801756c <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 80172b8:	793b      	ldrb	r3, [r7, #4]
 80172ba:	425b      	negs	r3, r3
 80172bc:	105b      	asrs	r3, r3, #1
 80172be:	71fb      	strb	r3, [r7, #7]
    return rssi;
 80172c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80172c4:	4618      	mov	r0, r3
 80172c6:	3708      	adds	r7, #8
 80172c8:	46bd      	mov	sp, r7
 80172ca:	bd80      	pop	{r7, pc}

080172cc <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 80172cc:	b580      	push	{r7, lr}
 80172ce:	b084      	sub	sp, #16
 80172d0:	af00      	add	r7, sp, #0
 80172d2:	6078      	str	r0, [r7, #4]
 80172d4:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 80172d6:	f107 030c 	add.w	r3, r7, #12
 80172da:	2202      	movs	r2, #2
 80172dc:	4619      	mov	r1, r3
 80172de:	2013      	movs	r0, #19
 80172e0:	f000 f944 	bl	801756c <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 80172e4:	f7ff fdec 	bl	8016ec0 <SUBGRF_GetPacketType>
 80172e8:	4603      	mov	r3, r0
 80172ea:	2b01      	cmp	r3, #1
 80172ec:	d10d      	bne.n	801730a <SUBGRF_GetRxBufferStatus+0x3e>
 80172ee:	4b0c      	ldr	r3, [pc, #48]	; (8017320 <SUBGRF_GetRxBufferStatus+0x54>)
 80172f0:	781b      	ldrb	r3, [r3, #0]
 80172f2:	b2db      	uxtb	r3, r3
 80172f4:	2b01      	cmp	r3, #1
 80172f6:	d108      	bne.n	801730a <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 80172f8:	f240 7002 	movw	r0, #1794	; 0x702
 80172fc:	f000 f878 	bl	80173f0 <SUBGRF_ReadRegister>
 8017300:	4603      	mov	r3, r0
 8017302:	461a      	mov	r2, r3
 8017304:	687b      	ldr	r3, [r7, #4]
 8017306:	701a      	strb	r2, [r3, #0]
 8017308:	e002      	b.n	8017310 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 801730a:	7b3a      	ldrb	r2, [r7, #12]
 801730c:	687b      	ldr	r3, [r7, #4]
 801730e:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 8017310:	7b7a      	ldrb	r2, [r7, #13]
 8017312:	683b      	ldr	r3, [r7, #0]
 8017314:	701a      	strb	r2, [r3, #0]
}
 8017316:	bf00      	nop
 8017318:	3710      	adds	r7, #16
 801731a:	46bd      	mov	sp, r7
 801731c:	bd80      	pop	{r7, pc}
 801731e:	bf00      	nop
 8017320:	20000cda 	.word	0x20000cda

08017324 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 8017324:	b580      	push	{r7, lr}
 8017326:	b084      	sub	sp, #16
 8017328:	af00      	add	r7, sp, #0
 801732a:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 801732c:	f107 030c 	add.w	r3, r7, #12
 8017330:	2203      	movs	r2, #3
 8017332:	4619      	mov	r1, r3
 8017334:	2014      	movs	r0, #20
 8017336:	f000 f919 	bl	801756c <SUBGRF_ReadCommand>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 801733a:	f7ff fdc1 	bl	8016ec0 <SUBGRF_GetPacketType>
 801733e:	4603      	mov	r3, r0
 8017340:	461a      	mov	r2, r3
 8017342:	687b      	ldr	r3, [r7, #4]
 8017344:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 8017346:	687b      	ldr	r3, [r7, #4]
 8017348:	781b      	ldrb	r3, [r3, #0]
 801734a:	2b00      	cmp	r3, #0
 801734c:	d002      	beq.n	8017354 <SUBGRF_GetPacketStatus+0x30>
 801734e:	2b01      	cmp	r3, #1
 8017350:	d013      	beq.n	801737a <SUBGRF_GetPacketStatus+0x56>
 8017352:	e02a      	b.n	80173aa <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 8017354:	7b3a      	ldrb	r2, [r7, #12]
 8017356:	687b      	ldr	r3, [r7, #4]
 8017358:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 801735a:	7b7b      	ldrb	r3, [r7, #13]
 801735c:	425b      	negs	r3, r3
 801735e:	105b      	asrs	r3, r3, #1
 8017360:	b25a      	sxtb	r2, r3
 8017362:	687b      	ldr	r3, [r7, #4]
 8017364:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 8017366:	7bbb      	ldrb	r3, [r7, #14]
 8017368:	425b      	negs	r3, r3
 801736a:	105b      	asrs	r3, r3, #1
 801736c:	b25a      	sxtb	r2, r3
 801736e:	687b      	ldr	r3, [r7, #4]
 8017370:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 8017372:	687b      	ldr	r3, [r7, #4]
 8017374:	2200      	movs	r2, #0
 8017376:	609a      	str	r2, [r3, #8]
            break;
 8017378:	e020      	b.n	80173bc <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 801737a:	7b3b      	ldrb	r3, [r7, #12]
 801737c:	425b      	negs	r3, r3
 801737e:	105b      	asrs	r3, r3, #1
 8017380:	b25a      	sxtb	r2, r3
 8017382:	687b      	ldr	r3, [r7, #4]
 8017384:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 8017386:	7b7b      	ldrb	r3, [r7, #13]
 8017388:	b25b      	sxtb	r3, r3
 801738a:	3302      	adds	r3, #2
 801738c:	109b      	asrs	r3, r3, #2
 801738e:	b25a      	sxtb	r2, r3
 8017390:	687b      	ldr	r3, [r7, #4]
 8017392:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 8017394:	7bbb      	ldrb	r3, [r7, #14]
 8017396:	425b      	negs	r3, r3
 8017398:	105b      	asrs	r3, r3, #1
 801739a:	b25a      	sxtb	r2, r3
 801739c:	687b      	ldr	r3, [r7, #4]
 801739e:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 80173a0:	4b08      	ldr	r3, [pc, #32]	; (80173c4 <SUBGRF_GetPacketStatus+0xa0>)
 80173a2:	681a      	ldr	r2, [r3, #0]
 80173a4:	687b      	ldr	r3, [r7, #4]
 80173a6:	611a      	str	r2, [r3, #16]
            break;
 80173a8:	e008      	b.n	80173bc <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 80173aa:	2214      	movs	r2, #20
 80173ac:	2100      	movs	r1, #0
 80173ae:	6878      	ldr	r0, [r7, #4]
 80173b0:	f000 fbf5 	bl	8017b9e <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 80173b4:	687b      	ldr	r3, [r7, #4]
 80173b6:	220f      	movs	r2, #15
 80173b8:	701a      	strb	r2, [r3, #0]
            break;
 80173ba:	bf00      	nop
    }
}
 80173bc:	bf00      	nop
 80173be:	3710      	adds	r7, #16
 80173c0:	46bd      	mov	sp, r7
 80173c2:	bd80      	pop	{r7, pc}
 80173c4:	20000cdc 	.word	0x20000cdc

080173c8 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 80173c8:	b580      	push	{r7, lr}
 80173ca:	b082      	sub	sp, #8
 80173cc:	af00      	add	r7, sp, #0
 80173ce:	4603      	mov	r3, r0
 80173d0:	460a      	mov	r2, r1
 80173d2:	80fb      	strh	r3, [r7, #6]
 80173d4:	4613      	mov	r3, r2
 80173d6:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 80173d8:	1d7a      	adds	r2, r7, #5
 80173da:	88f9      	ldrh	r1, [r7, #6]
 80173dc:	2301      	movs	r3, #1
 80173de:	4803      	ldr	r0, [pc, #12]	; (80173ec <SUBGRF_WriteRegister+0x24>)
 80173e0:	f7ee ff18 	bl	8006214 <HAL_SUBGHZ_WriteRegisters>
}
 80173e4:	bf00      	nop
 80173e6:	3708      	adds	r7, #8
 80173e8:	46bd      	mov	sp, r7
 80173ea:	bd80      	pop	{r7, pc}
 80173ec:	20001448 	.word	0x20001448

080173f0 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 80173f0:	b580      	push	{r7, lr}
 80173f2:	b084      	sub	sp, #16
 80173f4:	af00      	add	r7, sp, #0
 80173f6:	4603      	mov	r3, r0
 80173f8:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 80173fa:	f107 020f 	add.w	r2, r7, #15
 80173fe:	88f9      	ldrh	r1, [r7, #6]
 8017400:	2301      	movs	r3, #1
 8017402:	4804      	ldr	r0, [pc, #16]	; (8017414 <SUBGRF_ReadRegister+0x24>)
 8017404:	f7ee ff65 	bl	80062d2 <HAL_SUBGHZ_ReadRegisters>
    return data;
 8017408:	7bfb      	ldrb	r3, [r7, #15]
}
 801740a:	4618      	mov	r0, r3
 801740c:	3710      	adds	r7, #16
 801740e:	46bd      	mov	sp, r7
 8017410:	bd80      	pop	{r7, pc}
 8017412:	bf00      	nop
 8017414:	20001448 	.word	0x20001448

08017418 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8017418:	b580      	push	{r7, lr}
 801741a:	b086      	sub	sp, #24
 801741c:	af00      	add	r7, sp, #0
 801741e:	4603      	mov	r3, r0
 8017420:	6039      	str	r1, [r7, #0]
 8017422:	80fb      	strh	r3, [r7, #6]
 8017424:	4613      	mov	r3, r2
 8017426:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017428:	f3ef 8310 	mrs	r3, PRIMASK
 801742c:	60fb      	str	r3, [r7, #12]
  return(result);
 801742e:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8017430:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8017432:	b672      	cpsid	i
}
 8017434:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 8017436:	88bb      	ldrh	r3, [r7, #4]
 8017438:	88f9      	ldrh	r1, [r7, #6]
 801743a:	683a      	ldr	r2, [r7, #0]
 801743c:	4806      	ldr	r0, [pc, #24]	; (8017458 <SUBGRF_WriteRegisters+0x40>)
 801743e:	f7ee fee9 	bl	8006214 <HAL_SUBGHZ_WriteRegisters>
 8017442:	697b      	ldr	r3, [r7, #20]
 8017444:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017446:	693b      	ldr	r3, [r7, #16]
 8017448:	f383 8810 	msr	PRIMASK, r3
}
 801744c:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801744e:	bf00      	nop
 8017450:	3718      	adds	r7, #24
 8017452:	46bd      	mov	sp, r7
 8017454:	bd80      	pop	{r7, pc}
 8017456:	bf00      	nop
 8017458:	20001448 	.word	0x20001448

0801745c <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801745c:	b580      	push	{r7, lr}
 801745e:	b086      	sub	sp, #24
 8017460:	af00      	add	r7, sp, #0
 8017462:	4603      	mov	r3, r0
 8017464:	6039      	str	r1, [r7, #0]
 8017466:	80fb      	strh	r3, [r7, #6]
 8017468:	4613      	mov	r3, r2
 801746a:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801746c:	f3ef 8310 	mrs	r3, PRIMASK
 8017470:	60fb      	str	r3, [r7, #12]
  return(result);
 8017472:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8017474:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8017476:	b672      	cpsid	i
}
 8017478:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 801747a:	88bb      	ldrh	r3, [r7, #4]
 801747c:	88f9      	ldrh	r1, [r7, #6]
 801747e:	683a      	ldr	r2, [r7, #0]
 8017480:	4806      	ldr	r0, [pc, #24]	; (801749c <SUBGRF_ReadRegisters+0x40>)
 8017482:	f7ee ff26 	bl	80062d2 <HAL_SUBGHZ_ReadRegisters>
 8017486:	697b      	ldr	r3, [r7, #20]
 8017488:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801748a:	693b      	ldr	r3, [r7, #16]
 801748c:	f383 8810 	msr	PRIMASK, r3
}
 8017490:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8017492:	bf00      	nop
 8017494:	3718      	adds	r7, #24
 8017496:	46bd      	mov	sp, r7
 8017498:	bd80      	pop	{r7, pc}
 801749a:	bf00      	nop
 801749c:	20001448 	.word	0x20001448

080174a0 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 80174a0:	b580      	push	{r7, lr}
 80174a2:	b086      	sub	sp, #24
 80174a4:	af00      	add	r7, sp, #0
 80174a6:	4603      	mov	r3, r0
 80174a8:	6039      	str	r1, [r7, #0]
 80174aa:	71fb      	strb	r3, [r7, #7]
 80174ac:	4613      	mov	r3, r2
 80174ae:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80174b0:	f3ef 8310 	mrs	r3, PRIMASK
 80174b4:	60fb      	str	r3, [r7, #12]
  return(result);
 80174b6:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 80174b8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80174ba:	b672      	cpsid	i
}
 80174bc:	bf00      	nop
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 80174be:	79bb      	ldrb	r3, [r7, #6]
 80174c0:	b29b      	uxth	r3, r3
 80174c2:	79f9      	ldrb	r1, [r7, #7]
 80174c4:	683a      	ldr	r2, [r7, #0]
 80174c6:	4806      	ldr	r0, [pc, #24]	; (80174e0 <SUBGRF_WriteBuffer+0x40>)
 80174c8:	f7ef f817 	bl	80064fa <HAL_SUBGHZ_WriteBuffer>
 80174cc:	697b      	ldr	r3, [r7, #20]
 80174ce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80174d0:	693b      	ldr	r3, [r7, #16]
 80174d2:	f383 8810 	msr	PRIMASK, r3
}
 80174d6:	bf00      	nop
    CRITICAL_SECTION_END();
}
 80174d8:	bf00      	nop
 80174da:	3718      	adds	r7, #24
 80174dc:	46bd      	mov	sp, r7
 80174de:	bd80      	pop	{r7, pc}
 80174e0:	20001448 	.word	0x20001448

080174e4 <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 80174e4:	b580      	push	{r7, lr}
 80174e6:	b086      	sub	sp, #24
 80174e8:	af00      	add	r7, sp, #0
 80174ea:	4603      	mov	r3, r0
 80174ec:	6039      	str	r1, [r7, #0]
 80174ee:	71fb      	strb	r3, [r7, #7]
 80174f0:	4613      	mov	r3, r2
 80174f2:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80174f4:	f3ef 8310 	mrs	r3, PRIMASK
 80174f8:	60fb      	str	r3, [r7, #12]
  return(result);
 80174fa:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 80174fc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80174fe:	b672      	cpsid	i
}
 8017500:	bf00      	nop
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 8017502:	79bb      	ldrb	r3, [r7, #6]
 8017504:	b29b      	uxth	r3, r3
 8017506:	79f9      	ldrb	r1, [r7, #7]
 8017508:	683a      	ldr	r2, [r7, #0]
 801750a:	4806      	ldr	r0, [pc, #24]	; (8017524 <SUBGRF_ReadBuffer+0x40>)
 801750c:	f7ef f848 	bl	80065a0 <HAL_SUBGHZ_ReadBuffer>
 8017510:	697b      	ldr	r3, [r7, #20]
 8017512:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017514:	693b      	ldr	r3, [r7, #16]
 8017516:	f383 8810 	msr	PRIMASK, r3
}
 801751a:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801751c:	bf00      	nop
 801751e:	3718      	adds	r7, #24
 8017520:	46bd      	mov	sp, r7
 8017522:	bd80      	pop	{r7, pc}
 8017524:	20001448 	.word	0x20001448

08017528 <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 8017528:	b580      	push	{r7, lr}
 801752a:	b086      	sub	sp, #24
 801752c:	af00      	add	r7, sp, #0
 801752e:	4603      	mov	r3, r0
 8017530:	6039      	str	r1, [r7, #0]
 8017532:	71fb      	strb	r3, [r7, #7]
 8017534:	4613      	mov	r3, r2
 8017536:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017538:	f3ef 8310 	mrs	r3, PRIMASK
 801753c:	60fb      	str	r3, [r7, #12]
  return(result);
 801753e:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8017540:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8017542:	b672      	cpsid	i
}
 8017544:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 8017546:	88bb      	ldrh	r3, [r7, #4]
 8017548:	79f9      	ldrb	r1, [r7, #7]
 801754a:	683a      	ldr	r2, [r7, #0]
 801754c:	4806      	ldr	r0, [pc, #24]	; (8017568 <SUBGRF_WriteCommand+0x40>)
 801754e:	f7ee ff21 	bl	8006394 <HAL_SUBGHZ_ExecSetCmd>
 8017552:	697b      	ldr	r3, [r7, #20]
 8017554:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017556:	693b      	ldr	r3, [r7, #16]
 8017558:	f383 8810 	msr	PRIMASK, r3
}
 801755c:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801755e:	bf00      	nop
 8017560:	3718      	adds	r7, #24
 8017562:	46bd      	mov	sp, r7
 8017564:	bd80      	pop	{r7, pc}
 8017566:	bf00      	nop
 8017568:	20001448 	.word	0x20001448

0801756c <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 801756c:	b580      	push	{r7, lr}
 801756e:	b086      	sub	sp, #24
 8017570:	af00      	add	r7, sp, #0
 8017572:	4603      	mov	r3, r0
 8017574:	6039      	str	r1, [r7, #0]
 8017576:	71fb      	strb	r3, [r7, #7]
 8017578:	4613      	mov	r3, r2
 801757a:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801757c:	f3ef 8310 	mrs	r3, PRIMASK
 8017580:	60fb      	str	r3, [r7, #12]
  return(result);
 8017582:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8017584:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8017586:	b672      	cpsid	i
}
 8017588:	bf00      	nop
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 801758a:	88bb      	ldrh	r3, [r7, #4]
 801758c:	79f9      	ldrb	r1, [r7, #7]
 801758e:	683a      	ldr	r2, [r7, #0]
 8017590:	4806      	ldr	r0, [pc, #24]	; (80175ac <SUBGRF_ReadCommand+0x40>)
 8017592:	f7ee ff5e 	bl	8006452 <HAL_SUBGHZ_ExecGetCmd>
 8017596:	697b      	ldr	r3, [r7, #20]
 8017598:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801759a:	693b      	ldr	r3, [r7, #16]
 801759c:	f383 8810 	msr	PRIMASK, r3
}
 80175a0:	bf00      	nop
    CRITICAL_SECTION_END();
}
 80175a2:	bf00      	nop
 80175a4:	3718      	adds	r7, #24
 80175a6:	46bd      	mov	sp, r7
 80175a8:	bd80      	pop	{r7, pc}
 80175aa:	bf00      	nop
 80175ac:	20001448 	.word	0x20001448

080175b0 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 80175b0:	b580      	push	{r7, lr}
 80175b2:	b084      	sub	sp, #16
 80175b4:	af00      	add	r7, sp, #0
 80175b6:	4603      	mov	r3, r0
 80175b8:	460a      	mov	r2, r1
 80175ba:	71fb      	strb	r3, [r7, #7]
 80175bc:	4613      	mov	r3, r2
 80175be:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 80175c0:	2301      	movs	r3, #1
 80175c2:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 80175c4:	79bb      	ldrb	r3, [r7, #6]
 80175c6:	2b01      	cmp	r3, #1
 80175c8:	d10d      	bne.n	80175e6 <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 80175ca:	79fb      	ldrb	r3, [r7, #7]
 80175cc:	2b01      	cmp	r3, #1
 80175ce:	d104      	bne.n	80175da <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 80175d0:	2302      	movs	r3, #2
 80175d2:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 80175d4:	2004      	movs	r0, #4
 80175d6:	f000 f8df 	bl	8017798 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 80175da:	79fb      	ldrb	r3, [r7, #7]
 80175dc:	2b02      	cmp	r3, #2
 80175de:	d107      	bne.n	80175f0 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 80175e0:	2303      	movs	r3, #3
 80175e2:	73fb      	strb	r3, [r7, #15]
 80175e4:	e004      	b.n	80175f0 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 80175e6:	79bb      	ldrb	r3, [r7, #6]
 80175e8:	2b00      	cmp	r3, #0
 80175ea:	d101      	bne.n	80175f0 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 80175ec:	2301      	movs	r3, #1
 80175ee:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 80175f0:	7bfb      	ldrb	r3, [r7, #15]
 80175f2:	4618      	mov	r0, r3
 80175f4:	f7f1 fbdd 	bl	8008db2 <RBI_ConfigRFSwitch>
}
 80175f8:	bf00      	nop
 80175fa:	3710      	adds	r7, #16
 80175fc:	46bd      	mov	sp, r7
 80175fe:	bd80      	pop	{r7, pc}

08017600 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power ) 
{
 8017600:	b580      	push	{r7, lr}
 8017602:	b084      	sub	sp, #16
 8017604:	af00      	add	r7, sp, #0
 8017606:	4603      	mov	r3, r0
 8017608:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 801760a:	2301      	movs	r3, #1
 801760c:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 801760e:	f7f1 fbdd 	bl	8008dcc <RBI_GetTxConfig>
 8017612:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 8017614:	68bb      	ldr	r3, [r7, #8]
 8017616:	2b02      	cmp	r3, #2
 8017618:	d016      	beq.n	8017648 <SUBGRF_SetRfTxPower+0x48>
 801761a:	68bb      	ldr	r3, [r7, #8]
 801761c:	2b02      	cmp	r3, #2
 801761e:	dc16      	bgt.n	801764e <SUBGRF_SetRfTxPower+0x4e>
 8017620:	68bb      	ldr	r3, [r7, #8]
 8017622:	2b00      	cmp	r3, #0
 8017624:	d003      	beq.n	801762e <SUBGRF_SetRfTxPower+0x2e>
 8017626:	68bb      	ldr	r3, [r7, #8]
 8017628:	2b01      	cmp	r3, #1
 801762a:	d00a      	beq.n	8017642 <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 801762c:	e00f      	b.n	801764e <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 801762e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8017632:	2b0f      	cmp	r3, #15
 8017634:	dd02      	ble.n	801763c <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 8017636:	2302      	movs	r3, #2
 8017638:	73fb      	strb	r3, [r7, #15]
            break;
 801763a:	e009      	b.n	8017650 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 801763c:	2301      	movs	r3, #1
 801763e:	73fb      	strb	r3, [r7, #15]
            break;
 8017640:	e006      	b.n	8017650 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 8017642:	2301      	movs	r3, #1
 8017644:	73fb      	strb	r3, [r7, #15]
            break;
 8017646:	e003      	b.n	8017650 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 8017648:	2302      	movs	r3, #2
 801764a:	73fb      	strb	r3, [r7, #15]
            break;
 801764c:	e000      	b.n	8017650 <SUBGRF_SetRfTxPower+0x50>
            break;
 801764e:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 8017650:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8017654:	7bfb      	ldrb	r3, [r7, #15]
 8017656:	2202      	movs	r2, #2
 8017658:	4618      	mov	r0, r3
 801765a:	f7ff fc3b 	bl	8016ed4 <SUBGRF_SetTxParams>

    return paSelect;
 801765e:	7bfb      	ldrb	r3, [r7, #15]
}
 8017660:	4618      	mov	r0, r3
 8017662:	3710      	adds	r7, #16
 8017664:	46bd      	mov	sp, r7
 8017666:	bd80      	pop	{r7, pc}

08017668 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 8017668:	b480      	push	{r7}
 801766a:	af00      	add	r7, sp, #0
    return RF_WAKEUP_TIME;
 801766c:	2301      	movs	r3, #1
}
 801766e:	4618      	mov	r0, r3
 8017670:	46bd      	mov	sp, r7
 8017672:	bc80      	pop	{r7}
 8017674:	4770      	bx	lr
	...

08017678 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */ 
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8017678:	b580      	push	{r7, lr}
 801767a:	b082      	sub	sp, #8
 801767c:	af00      	add	r7, sp, #0
 801767e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 8017680:	4b03      	ldr	r3, [pc, #12]	; (8017690 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 8017682:	681b      	ldr	r3, [r3, #0]
 8017684:	2001      	movs	r0, #1
 8017686:	4798      	blx	r3
}
 8017688:	bf00      	nop
 801768a:	3708      	adds	r7, #8
 801768c:	46bd      	mov	sp, r7
 801768e:	bd80      	pop	{r7, pc}
 8017690:	20000ce4 	.word	0x20000ce4

08017694 <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8017694:	b580      	push	{r7, lr}
 8017696:	b082      	sub	sp, #8
 8017698:	af00      	add	r7, sp, #0
 801769a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 801769c:	4b03      	ldr	r3, [pc, #12]	; (80176ac <HAL_SUBGHZ_RxCpltCallback+0x18>)
 801769e:	681b      	ldr	r3, [r3, #0]
 80176a0:	2002      	movs	r0, #2
 80176a2:	4798      	blx	r3
}
 80176a4:	bf00      	nop
 80176a6:	3708      	adds	r7, #8
 80176a8:	46bd      	mov	sp, r7
 80176aa:	bd80      	pop	{r7, pc}
 80176ac:	20000ce4 	.word	0x20000ce4

080176b0 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 80176b0:	b580      	push	{r7, lr}
 80176b2:	b082      	sub	sp, #8
 80176b4:	af00      	add	r7, sp, #0
 80176b6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 80176b8:	4b03      	ldr	r3, [pc, #12]	; (80176c8 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 80176ba:	681b      	ldr	r3, [r3, #0]
 80176bc:	2040      	movs	r0, #64	; 0x40
 80176be:	4798      	blx	r3
}
 80176c0:	bf00      	nop
 80176c2:	3708      	adds	r7, #8
 80176c4:	46bd      	mov	sp, r7
 80176c6:	bd80      	pop	{r7, pc}
 80176c8:	20000ce4 	.word	0x20000ce4

080176cc <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 80176cc:	b580      	push	{r7, lr}
 80176ce:	b082      	sub	sp, #8
 80176d0:	af00      	add	r7, sp, #0
 80176d2:	6078      	str	r0, [r7, #4]
 80176d4:	460b      	mov	r3, r1
 80176d6:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 80176d8:	78fb      	ldrb	r3, [r7, #3]
 80176da:	2b00      	cmp	r3, #0
 80176dc:	d002      	beq.n	80176e4 <HAL_SUBGHZ_CADStatusCallback+0x18>
 80176de:	2b01      	cmp	r3, #1
 80176e0:	d005      	beq.n	80176ee <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 80176e2:	e00a      	b.n	80176fa <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 80176e4:	4b07      	ldr	r3, [pc, #28]	; (8017704 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 80176e6:	681b      	ldr	r3, [r3, #0]
 80176e8:	2080      	movs	r0, #128	; 0x80
 80176ea:	4798      	blx	r3
            break;
 80176ec:	e005      	b.n	80176fa <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 80176ee:	4b05      	ldr	r3, [pc, #20]	; (8017704 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 80176f0:	681b      	ldr	r3, [r3, #0]
 80176f2:	f44f 7080 	mov.w	r0, #256	; 0x100
 80176f6:	4798      	blx	r3
            break;
 80176f8:	bf00      	nop
    }
}
 80176fa:	bf00      	nop
 80176fc:	3708      	adds	r7, #8
 80176fe:	46bd      	mov	sp, r7
 8017700:	bd80      	pop	{r7, pc}
 8017702:	bf00      	nop
 8017704:	20000ce4 	.word	0x20000ce4

08017708 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8017708:	b580      	push	{r7, lr}
 801770a:	b082      	sub	sp, #8
 801770c:	af00      	add	r7, sp, #0
 801770e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 8017710:	4b04      	ldr	r3, [pc, #16]	; (8017724 <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 8017712:	681b      	ldr	r3, [r3, #0]
 8017714:	f44f 7000 	mov.w	r0, #512	; 0x200
 8017718:	4798      	blx	r3
}
 801771a:	bf00      	nop
 801771c:	3708      	adds	r7, #8
 801771e:	46bd      	mov	sp, r7
 8017720:	bd80      	pop	{r7, pc}
 8017722:	bf00      	nop
 8017724:	20000ce4 	.word	0x20000ce4

08017728 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8017728:	b580      	push	{r7, lr}
 801772a:	b082      	sub	sp, #8
 801772c:	af00      	add	r7, sp, #0
 801772e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 8017730:	4b03      	ldr	r3, [pc, #12]	; (8017740 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 8017732:	681b      	ldr	r3, [r3, #0]
 8017734:	2020      	movs	r0, #32
 8017736:	4798      	blx	r3
}
 8017738:	bf00      	nop
 801773a:	3708      	adds	r7, #8
 801773c:	46bd      	mov	sp, r7
 801773e:	bd80      	pop	{r7, pc}
 8017740:	20000ce4 	.word	0x20000ce4

08017744 <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8017744:	b580      	push	{r7, lr}
 8017746:	b082      	sub	sp, #8
 8017748:	af00      	add	r7, sp, #0
 801774a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 801774c:	4b03      	ldr	r3, [pc, #12]	; (801775c <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 801774e:	681b      	ldr	r3, [r3, #0]
 8017750:	2004      	movs	r0, #4
 8017752:	4798      	blx	r3
}
 8017754:	bf00      	nop
 8017756:	3708      	adds	r7, #8
 8017758:	46bd      	mov	sp, r7
 801775a:	bd80      	pop	{r7, pc}
 801775c:	20000ce4 	.word	0x20000ce4

08017760 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8017760:	b580      	push	{r7, lr}
 8017762:	b082      	sub	sp, #8
 8017764:	af00      	add	r7, sp, #0
 8017766:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 8017768:	4b03      	ldr	r3, [pc, #12]	; (8017778 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 801776a:	681b      	ldr	r3, [r3, #0]
 801776c:	2008      	movs	r0, #8
 801776e:	4798      	blx	r3
}
 8017770:	bf00      	nop
 8017772:	3708      	adds	r7, #8
 8017774:	46bd      	mov	sp, r7
 8017776:	bd80      	pop	{r7, pc}
 8017778:	20000ce4 	.word	0x20000ce4

0801777c <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801777c:	b580      	push	{r7, lr}
 801777e:	b082      	sub	sp, #8
 8017780:	af00      	add	r7, sp, #0
 8017782:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 8017784:	4b03      	ldr	r3, [pc, #12]	; (8017794 <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 8017786:	681b      	ldr	r3, [r3, #0]
 8017788:	2010      	movs	r0, #16
 801778a:	4798      	blx	r3
}
 801778c:	bf00      	nop
 801778e:	3708      	adds	r7, #8
 8017790:	46bd      	mov	sp, r7
 8017792:	bd80      	pop	{r7, pc}
 8017794:	20000ce4 	.word	0x20000ce4

08017798 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 8017798:	b580      	push	{r7, lr}
 801779a:	b084      	sub	sp, #16
 801779c:	af00      	add	r7, sp, #0
 801779e:	4603      	mov	r3, r0
 80177a0:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 80177a2:	f7f1 fb29 	bl	8008df8 <RBI_IsDCDC>
 80177a6:	4603      	mov	r3, r0
 80177a8:	2b01      	cmp	r3, #1
 80177aa:	d112      	bne.n	80177d2 <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 80177ac:	f640 1023 	movw	r0, #2339	; 0x923
 80177b0:	f7ff fe1e 	bl	80173f0 <SUBGRF_ReadRegister>
 80177b4:	4603      	mov	r3, r0
 80177b6:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 80177b8:	7bfb      	ldrb	r3, [r7, #15]
 80177ba:	f023 0306 	bic.w	r3, r3, #6
 80177be:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 80177c0:	7bfa      	ldrb	r2, [r7, #15]
 80177c2:	79fb      	ldrb	r3, [r7, #7]
 80177c4:	4313      	orrs	r3, r2
 80177c6:	b2db      	uxtb	r3, r3
 80177c8:	4619      	mov	r1, r3
 80177ca:	f640 1023 	movw	r0, #2339	; 0x923
 80177ce:	f7ff fdfb 	bl	80173c8 <SUBGRF_WriteRegister>
  }
}
 80177d2:	bf00      	nop
 80177d4:	3710      	adds	r7, #16
 80177d6:	46bd      	mov	sp, r7
 80177d8:	bd80      	pop	{r7, pc}
	...

080177dc <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
 80177dc:	b480      	push	{r7}
 80177de:	b085      	sub	sp, #20
 80177e0:	af00      	add	r7, sp, #0
 80177e2:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 80177e4:	687b      	ldr	r3, [r7, #4]
 80177e6:	2b00      	cmp	r3, #0
 80177e8:	d101      	bne.n	80177ee <SUBGRF_GetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 80177ea:	231f      	movs	r3, #31
 80177ec:	e016      	b.n	801781c <SUBGRF_GetFskBandwidthRegValue+0x40>
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 80177ee:	2300      	movs	r3, #0
 80177f0:	73fb      	strb	r3, [r7, #15]
 80177f2:	e00f      	b.n	8017814 <SUBGRF_GetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 80177f4:	7bfb      	ldrb	r3, [r7, #15]
 80177f6:	4a0c      	ldr	r2, [pc, #48]	; (8017828 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 80177f8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80177fc:	687a      	ldr	r2, [r7, #4]
 80177fe:	429a      	cmp	r2, r3
 8017800:	d205      	bcs.n	801780e <SUBGRF_GetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 8017802:	7bfb      	ldrb	r3, [r7, #15]
 8017804:	4a08      	ldr	r2, [pc, #32]	; (8017828 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 8017806:	00db      	lsls	r3, r3, #3
 8017808:	4413      	add	r3, r2
 801780a:	791b      	ldrb	r3, [r3, #4]
 801780c:	e006      	b.n	801781c <SUBGRF_GetFskBandwidthRegValue+0x40>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801780e:	7bfb      	ldrb	r3, [r7, #15]
 8017810:	3301      	adds	r3, #1
 8017812:	73fb      	strb	r3, [r7, #15]
 8017814:	7bfb      	ldrb	r3, [r7, #15]
 8017816:	2b15      	cmp	r3, #21
 8017818:	d9ec      	bls.n	80177f4 <SUBGRF_GetFskBandwidthRegValue+0x18>
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 801781a:	e7fe      	b.n	801781a <SUBGRF_GetFskBandwidthRegValue+0x3e>
}
 801781c:	4618      	mov	r0, r3
 801781e:	3714      	adds	r7, #20
 8017820:	46bd      	mov	sp, r7
 8017822:	bc80      	pop	{r7}
 8017824:	4770      	bx	lr
 8017826:	bf00      	nop
 8017828:	08019c54 	.word	0x08019c54

0801782c <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 801782c:	b580      	push	{r7, lr}
 801782e:	b08a      	sub	sp, #40	; 0x28
 8017830:	af00      	add	r7, sp, #0
 8017832:	6078      	str	r0, [r7, #4]
 8017834:	6039      	str	r1, [r7, #0]
  uint8_t BwMant[] = {4, 8, 10, 12};
 8017836:	4b36      	ldr	r3, [pc, #216]	; (8017910 <SUBGRF_GetCFO+0xe4>)
 8017838:	60fb      	str	r3, [r7, #12]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSEL ));
 801783a:	f640 0007 	movw	r0, #2055	; 0x807
 801783e:	f7ff fdd7 	bl	80173f0 <SUBGRF_ReadRegister>
 8017842:	4603      	mov	r3, r0
 8017844:	77fb      	strb	r3, [r7, #31]
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 8017846:	7ffb      	ldrb	r3, [r7, #31]
 8017848:	08db      	lsrs	r3, r3, #3
 801784a:	b2db      	uxtb	r3, r3
 801784c:	f003 0303 	and.w	r3, r3, #3
 8017850:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8017854:	4413      	add	r3, r2
 8017856:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 801785a:	77bb      	strb	r3, [r7, #30]
  uint8_t bandwidth_exp = reg & 0x7;
 801785c:	7ffb      	ldrb	r3, [r7, #31]
 801785e:	f003 0307 	and.w	r3, r3, #7
 8017862:	777b      	strb	r3, [r7, #29]
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp - 1 )));
 8017864:	7fba      	ldrb	r2, [r7, #30]
 8017866:	7f7b      	ldrb	r3, [r7, #29]
 8017868:	3b01      	subs	r3, #1
 801786a:	fa02 f303 	lsl.w	r3, r2, r3
 801786e:	461a      	mov	r2, r3
 8017870:	4b28      	ldr	r3, [pc, #160]	; (8017914 <SUBGRF_GetCFO+0xe8>)
 8017872:	fbb3 f3f2 	udiv	r3, r3, r2
 8017876:	61bb      	str	r3, [r7, #24]
  uint32_t cf_osr = cf_fs / bitRate;
 8017878:	69ba      	ldr	r2, [r7, #24]
 801787a:	687b      	ldr	r3, [r7, #4]
 801787c:	fbb2 f3f3 	udiv	r3, r2, r3
 8017880:	617b      	str	r3, [r7, #20]
  uint8_t interp = 1;
 8017882:	2301      	movs	r3, #1
 8017884:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 8017888:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801788c:	697a      	ldr	r2, [r7, #20]
 801788e:	fb02 f303 	mul.w	r3, r2, r3
 8017892:	2b07      	cmp	r3, #7
 8017894:	d802      	bhi.n	801789c <SUBGRF_GetCFO+0x70>
  {
    interp = 2;
 8017896:	2302      	movs	r3, #2
 8017898:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  if (cf_osr * interp < 4)
 801789c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80178a0:	697a      	ldr	r2, [r7, #20]
 80178a2:	fb02 f303 	mul.w	r3, r2, r3
 80178a6:	2b03      	cmp	r3, #3
 80178a8:	d802      	bhi.n	80178b0 <SUBGRF_GetCFO+0x84>
  {
    interp = 4;
 80178aa:	2304      	movs	r3, #4
 80178ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 80178b0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80178b4:	69bb      	ldr	r3, [r7, #24]
 80178b6:	fb02 f303 	mul.w	r3, r2, r3
 80178ba:	613b      	str	r3, [r7, #16]
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_CFO_H ) & 0xF ) << 8;
 80178bc:	f44f 60d6 	mov.w	r0, #1712	; 0x6b0
 80178c0:	f7ff fd96 	bl	80173f0 <SUBGRF_ReadRegister>
 80178c4:	4603      	mov	r3, r0
 80178c6:	021b      	lsls	r3, r3, #8
 80178c8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80178cc:	623b      	str	r3, [r7, #32]
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_CFO_L );
 80178ce:	f240 60b1 	movw	r0, #1713	; 0x6b1
 80178d2:	f7ff fd8d 	bl	80173f0 <SUBGRF_ReadRegister>
 80178d6:	4603      	mov	r3, r0
 80178d8:	461a      	mov	r2, r3
 80178da:	6a3b      	ldr	r3, [r7, #32]
 80178dc:	4313      	orrs	r3, r2
 80178de:	623b      	str	r3, [r7, #32]
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 80178e0:	6a3b      	ldr	r3, [r7, #32]
 80178e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80178e6:	2b00      	cmp	r3, #0
 80178e8:	d005      	beq.n	80178f6 <SUBGRF_GetCFO+0xca>
  {
    cfo_bin |= 0xFFFFF000;
 80178ea:	6a3b      	ldr	r3, [r7, #32]
 80178ec:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 80178f0:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 80178f4:	623b      	str	r3, [r7, #32]
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 80178f6:	693b      	ldr	r3, [r7, #16]
 80178f8:	095b      	lsrs	r3, r3, #5
 80178fa:	6a3a      	ldr	r2, [r7, #32]
 80178fc:	fb02 f303 	mul.w	r3, r2, r3
 8017900:	11da      	asrs	r2, r3, #7
 8017902:	683b      	ldr	r3, [r7, #0]
 8017904:	601a      	str	r2, [r3, #0]
}
 8017906:	bf00      	nop
 8017908:	3728      	adds	r7, #40	; 0x28
 801790a:	46bd      	mov	sp, r7
 801790c:	bd80      	pop	{r7, pc}
 801790e:	bf00      	nop
 8017910:	0c0a0804 	.word	0x0c0a0804
 8017914:	01e84800 	.word	0x01e84800

08017918 <RFW_TransmitLongPacket>:
static void RFW_GetPayload( uint8_t Offset, uint8_t Length );
#endif

/* Exported functions --------------------------------------------------------*/
int32_t RFW_TransmitLongPacket( uint16_t payload_size, uint32_t timeout, void (*TxLongPacketGetNextChunkCb) (uint8_t** buffer, uint8_t buffer_size) )
{
 8017918:	b480      	push	{r7}
 801791a:	b087      	sub	sp, #28
 801791c:	af00      	add	r7, sp, #0
 801791e:	4603      	mov	r3, r0
 8017920:	60b9      	str	r1, [r7, #8]
 8017922:	607a      	str	r2, [r7, #4]
 8017924:	81fb      	strh	r3, [r7, #14]
  int32_t status=0;
 8017926:	2300      	movs	r3, #0
 8017928:	617b      	str	r3, [r7, #20]
        default:
            break;
    }
  }
#else
  status= -1;
 801792a:	f04f 33ff 	mov.w	r3, #4294967295
 801792e:	617b      	str	r3, [r7, #20]
#endif
  return status;
 8017930:	697b      	ldr	r3, [r7, #20]
}
 8017932:	4618      	mov	r0, r3
 8017934:	371c      	adds	r7, #28
 8017936:	46bd      	mov	sp, r7
 8017938:	bc80      	pop	{r7}
 801793a:	4770      	bx	lr

0801793c <RFW_ReceiveLongPacket>:

int32_t RFW_ReceiveLongPacket( uint8_t boosted_mode, uint32_t timeout, void (*RxLongPacketStoreChunkCb) (uint8_t* buffer, uint8_t chunk_size) )
{
 801793c:	b480      	push	{r7}
 801793e:	b087      	sub	sp, #28
 8017940:	af00      	add	r7, sp, #0
 8017942:	4603      	mov	r3, r0
 8017944:	60b9      	str	r1, [r7, #8]
 8017946:	607a      	str	r2, [r7, #4]
 8017948:	73fb      	strb	r3, [r7, #15]
  int32_t status=0;
 801794a:	2300      	movs	r3, #0
 801794c:	617b      	str	r3, [r7, #20]
    {
      SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
    }
  }
#else
  status= -1;
 801794e:	f04f 33ff 	mov.w	r3, #4294967295
 8017952:	617b      	str	r3, [r7, #20]
#endif
  return status;
 8017954:	697b      	ldr	r3, [r7, #20]
}
 8017956:	4618      	mov	r0, r3
 8017958:	371c      	adds	r7, #28
 801795a:	46bd      	mov	sp, r7
 801795c:	bc80      	pop	{r7}
 801795e:	4770      	bx	lr

08017960 <RFW_Init>:

int32_t RFW_Init( ConfigGeneric_t* config, RadioEvents_t* RadioEvents, TimerEvent_t* TimeoutTimerEvent)
{
 8017960:	b480      	push	{r7}
 8017962:	b085      	sub	sp, #20
 8017964:	af00      	add	r7, sp, #0
 8017966:	60f8      	str	r0, [r7, #12]
 8017968:	60b9      	str	r1, [r7, #8]
 801796a:	607a      	str	r2, [r7, #4]
  RFWPacket.Init.Enable=1;
  /* Initialize Timer for end of fixed packet, started at sync*/
  TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
  return 0;
#else
  return -1;
 801796c:	f04f 33ff 	mov.w	r3, #4294967295
#endif
}
 8017970:	4618      	mov	r0, r3
 8017972:	3714      	adds	r7, #20
 8017974:	46bd      	mov	sp, r7
 8017976:	bc80      	pop	{r7}
 8017978:	4770      	bx	lr

0801797a <RFW_DeInit>:

void RFW_DeInit( void)
{
 801797a:	b480      	push	{r7}
 801797c:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  RFWPacket.Init.Enable=0; /*Disable the RFWPacket decoding*/
#endif
}
 801797e:	bf00      	nop
 8017980:	46bd      	mov	sp, r7
 8017982:	bc80      	pop	{r7}
 8017984:	4770      	bx	lr

08017986 <RFW_Is_Init>:

uint8_t RFW_Is_Init( void)
{
 8017986:	b480      	push	{r7}
 8017988:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  return RFWPacket.Init.Enable;
#else
  return 0;
 801798a:	2300      	movs	r3, #0
#endif
}
 801798c:	4618      	mov	r0, r3
 801798e:	46bd      	mov	sp, r7
 8017990:	bc80      	pop	{r7}
 8017992:	4770      	bx	lr

08017994 <RFW_Is_LongPacketModeEnabled>:

uint8_t RFW_Is_LongPacketModeEnabled( void)
{
 8017994:	b480      	push	{r7}
 8017996:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  return RFWPacket.LongPacketModeEnable;
#else
  return 0;
 8017998:	2300      	movs	r3, #0
#endif
}
 801799a:	4618      	mov	r0, r3
 801799c:	46bd      	mov	sp, r7
 801799e:	bc80      	pop	{r7}
 80179a0:	4770      	bx	lr

080179a2 <RFW_SetAntSwitch>:

void RFW_SetAntSwitch( uint8_t AntSwitch)
{
 80179a2:	b480      	push	{r7}
 80179a4:	b083      	sub	sp, #12
 80179a6:	af00      	add	r7, sp, #0
 80179a8:	4603      	mov	r3, r0
 80179aa:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE ==1 )
  RFWPacket.AntSwitchPaSelect=AntSwitch;
#endif
}
 80179ac:	bf00      	nop
 80179ae:	370c      	adds	r7, #12
 80179b0:	46bd      	mov	sp, r7
 80179b2:	bc80      	pop	{r7}
 80179b4:	4770      	bx	lr

080179b6 <RFW_TransmitInit>:

int32_t RFW_TransmitInit(uint8_t* inOutBuffer, uint8_t size, uint8_t* outSize)
{
 80179b6:	b480      	push	{r7}
 80179b8:	b087      	sub	sp, #28
 80179ba:	af00      	add	r7, sp, #0
 80179bc:	60f8      	str	r0, [r7, #12]
 80179be:	460b      	mov	r3, r1
 80179c0:	607a      	str	r2, [r7, #4]
 80179c2:	72fb      	strb	r3, [r7, #11]
  int32_t status=-1;
 80179c4:	f04f 33ff 	mov.w	r3, #4294967295
 80179c8:	617b      	str	r3, [r7, #20]
    RFWPacket.LongPacketModeEnable=0;
    
    status= 0;
  }
#endif
  return status;
 80179ca:	697b      	ldr	r3, [r7, #20]
}
 80179cc:	4618      	mov	r0, r3
 80179ce:	371c      	adds	r7, #28
 80179d0:	46bd      	mov	sp, r7
 80179d2:	bc80      	pop	{r7}
 80179d4:	4770      	bx	lr

080179d6 <RFW_ReceiveInit>:

int32_t RFW_ReceiveInit( void )
{
 80179d6:	b480      	push	{r7}
 80179d8:	af00      	add	r7, sp, #0
  RFWPacket.RxPayloadOffset=0;
  
  RFWPacket.LongPacketModeEnable=0;
  return 0;
#else
  return -1;
 80179da:	f04f 33ff 	mov.w	r3, #4294967295
#endif
}
 80179de:	4618      	mov	r0, r3
 80179e0:	46bd      	mov	sp, r7
 80179e2:	bc80      	pop	{r7}
 80179e4:	4770      	bx	lr

080179e6 <RFW_DeInit_TxLongPacket>:

void RFW_DeInit_TxLongPacket(void)
{
 80179e6:	b480      	push	{r7}
 80179e8:	af00      	add	r7, sp, #0
  /*long packet WA*/
  uint8_t reg = SUBGRF_ReadRegister(SUBGHZ_PKTCTL1A);
  SUBGRF_WriteRegister(SUBGHZ_PKTCTL1A, reg & ~0x02);//clear infinite_sequence bit
  SUBGRF_WriteRegister(SUBGHZ_RTXPLDLEN, 0xFF); //RxTxPldLen: reset to 0xFF
#endif
}
 80179ea:	bf00      	nop
 80179ec:	46bd      	mov	sp, r7
 80179ee:	bc80      	pop	{r7}
 80179f0:	4770      	bx	lr

080179f2 <RFW_ReceivePayload>:

void RFW_ReceivePayload( void )
{
 80179f2:	b480      	push	{r7}
 80179f4:	af00      	add	r7, sp, #0
    /*timeout*/
    SUBGRF_SetStandby( STDBY_RC );
    RFWPacket.Init.RadioEvents->RxTimeout( );
  }
#endif
}
 80179f6:	bf00      	nop
 80179f8:	46bd      	mov	sp, r7
 80179fa:	bc80      	pop	{r7}
 80179fc:	4770      	bx	lr

080179fe <RFW_SetRadioModem>:

void RFW_SetRadioModem(RadioModems_t Modem)
{
 80179fe:	b480      	push	{r7}
 8017a00:	b083      	sub	sp, #12
 8017a02:	af00      	add	r7, sp, #0
 8017a04:	4603      	mov	r3, r0
 8017a06:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE ==1 )
  RFWPacket.Init.Modem= Modem;
#endif
}
 8017a08:	bf00      	nop
 8017a0a:	370c      	adds	r7, #12
 8017a0c:	46bd      	mov	sp, r7
 8017a0e:	bc80      	pop	{r7}
 8017a10:	4770      	bx	lr
	...

08017a14 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 8017a14:	b480      	push	{r7}
 8017a16:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8017a18:	4b04      	ldr	r3, [pc, #16]	; (8017a2c <UTIL_LPM_Init+0x18>)
 8017a1a:	2200      	movs	r2, #0
 8017a1c:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 8017a1e:	4b04      	ldr	r3, [pc, #16]	; (8017a30 <UTIL_LPM_Init+0x1c>)
 8017a20:	2200      	movs	r2, #0
 8017a22:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 8017a24:	bf00      	nop
 8017a26:	46bd      	mov	sp, r7
 8017a28:	bc80      	pop	{r7}
 8017a2a:	4770      	bx	lr
 8017a2c:	20000ce8 	.word	0x20000ce8
 8017a30:	20000cec 	.word	0x20000cec

08017a34 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8017a34:	b480      	push	{r7}
 8017a36:	b087      	sub	sp, #28
 8017a38:	af00      	add	r7, sp, #0
 8017a3a:	6078      	str	r0, [r7, #4]
 8017a3c:	460b      	mov	r3, r1
 8017a3e:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017a40:	f3ef 8310 	mrs	r3, PRIMASK
 8017a44:	613b      	str	r3, [r7, #16]
  return(result);
 8017a46:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8017a48:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8017a4a:	b672      	cpsid	i
}
 8017a4c:	bf00      	nop
  
  switch( state )
 8017a4e:	78fb      	ldrb	r3, [r7, #3]
 8017a50:	2b00      	cmp	r3, #0
 8017a52:	d008      	beq.n	8017a66 <UTIL_LPM_SetStopMode+0x32>
 8017a54:	2b01      	cmp	r3, #1
 8017a56:	d10e      	bne.n	8017a76 <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 8017a58:	4b0d      	ldr	r3, [pc, #52]	; (8017a90 <UTIL_LPM_SetStopMode+0x5c>)
 8017a5a:	681a      	ldr	r2, [r3, #0]
 8017a5c:	687b      	ldr	r3, [r7, #4]
 8017a5e:	4313      	orrs	r3, r2
 8017a60:	4a0b      	ldr	r2, [pc, #44]	; (8017a90 <UTIL_LPM_SetStopMode+0x5c>)
 8017a62:	6013      	str	r3, [r2, #0]
      break;
 8017a64:	e008      	b.n	8017a78 <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 8017a66:	687b      	ldr	r3, [r7, #4]
 8017a68:	43da      	mvns	r2, r3
 8017a6a:	4b09      	ldr	r3, [pc, #36]	; (8017a90 <UTIL_LPM_SetStopMode+0x5c>)
 8017a6c:	681b      	ldr	r3, [r3, #0]
 8017a6e:	4013      	ands	r3, r2
 8017a70:	4a07      	ldr	r2, [pc, #28]	; (8017a90 <UTIL_LPM_SetStopMode+0x5c>)
 8017a72:	6013      	str	r3, [r2, #0]
      break;
 8017a74:	e000      	b.n	8017a78 <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 8017a76:	bf00      	nop
 8017a78:	697b      	ldr	r3, [r7, #20]
 8017a7a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017a7c:	68fb      	ldr	r3, [r7, #12]
 8017a7e:	f383 8810 	msr	PRIMASK, r3
}
 8017a82:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8017a84:	bf00      	nop
 8017a86:	371c      	adds	r7, #28
 8017a88:	46bd      	mov	sp, r7
 8017a8a:	bc80      	pop	{r7}
 8017a8c:	4770      	bx	lr
 8017a8e:	bf00      	nop
 8017a90:	20000ce8 	.word	0x20000ce8

08017a94 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8017a94:	b480      	push	{r7}
 8017a96:	b087      	sub	sp, #28
 8017a98:	af00      	add	r7, sp, #0
 8017a9a:	6078      	str	r0, [r7, #4]
 8017a9c:	460b      	mov	r3, r1
 8017a9e:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017aa0:	f3ef 8310 	mrs	r3, PRIMASK
 8017aa4:	613b      	str	r3, [r7, #16]
  return(result);
 8017aa6:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8017aa8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8017aaa:	b672      	cpsid	i
}
 8017aac:	bf00      	nop
  
  switch(state)
 8017aae:	78fb      	ldrb	r3, [r7, #3]
 8017ab0:	2b00      	cmp	r3, #0
 8017ab2:	d008      	beq.n	8017ac6 <UTIL_LPM_SetOffMode+0x32>
 8017ab4:	2b01      	cmp	r3, #1
 8017ab6:	d10e      	bne.n	8017ad6 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 8017ab8:	4b0d      	ldr	r3, [pc, #52]	; (8017af0 <UTIL_LPM_SetOffMode+0x5c>)
 8017aba:	681a      	ldr	r2, [r3, #0]
 8017abc:	687b      	ldr	r3, [r7, #4]
 8017abe:	4313      	orrs	r3, r2
 8017ac0:	4a0b      	ldr	r2, [pc, #44]	; (8017af0 <UTIL_LPM_SetOffMode+0x5c>)
 8017ac2:	6013      	str	r3, [r2, #0]
      break;
 8017ac4:	e008      	b.n	8017ad8 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 8017ac6:	687b      	ldr	r3, [r7, #4]
 8017ac8:	43da      	mvns	r2, r3
 8017aca:	4b09      	ldr	r3, [pc, #36]	; (8017af0 <UTIL_LPM_SetOffMode+0x5c>)
 8017acc:	681b      	ldr	r3, [r3, #0]
 8017ace:	4013      	ands	r3, r2
 8017ad0:	4a07      	ldr	r2, [pc, #28]	; (8017af0 <UTIL_LPM_SetOffMode+0x5c>)
 8017ad2:	6013      	str	r3, [r2, #0]
      break;
 8017ad4:	e000      	b.n	8017ad8 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 8017ad6:	bf00      	nop
 8017ad8:	697b      	ldr	r3, [r7, #20]
 8017ada:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017adc:	68fb      	ldr	r3, [r7, #12]
 8017ade:	f383 8810 	msr	PRIMASK, r3
}
 8017ae2:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8017ae4:	bf00      	nop
 8017ae6:	371c      	adds	r7, #28
 8017ae8:	46bd      	mov	sp, r7
 8017aea:	bc80      	pop	{r7}
 8017aec:	4770      	bx	lr
 8017aee:	bf00      	nop
 8017af0:	20000cec 	.word	0x20000cec

08017af4 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 8017af4:	b580      	push	{r7, lr}
 8017af6:	b084      	sub	sp, #16
 8017af8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017afa:	f3ef 8310 	mrs	r3, PRIMASK
 8017afe:	60bb      	str	r3, [r7, #8]
  return(result);
 8017b00:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 8017b02:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8017b04:	b672      	cpsid	i
}
 8017b06:	bf00      	nop

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 8017b08:	4b12      	ldr	r3, [pc, #72]	; (8017b54 <UTIL_LPM_EnterLowPower+0x60>)
 8017b0a:	681b      	ldr	r3, [r3, #0]
 8017b0c:	2b00      	cmp	r3, #0
 8017b0e:	d006      	beq.n	8017b1e <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 8017b10:	4b11      	ldr	r3, [pc, #68]	; (8017b58 <UTIL_LPM_EnterLowPower+0x64>)
 8017b12:	681b      	ldr	r3, [r3, #0]
 8017b14:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 8017b16:	4b10      	ldr	r3, [pc, #64]	; (8017b58 <UTIL_LPM_EnterLowPower+0x64>)
 8017b18:	685b      	ldr	r3, [r3, #4]
 8017b1a:	4798      	blx	r3
 8017b1c:	e010      	b.n	8017b40 <UTIL_LPM_EnterLowPower+0x4c>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 8017b1e:	4b0f      	ldr	r3, [pc, #60]	; (8017b5c <UTIL_LPM_EnterLowPower+0x68>)
 8017b20:	681b      	ldr	r3, [r3, #0]
 8017b22:	2b00      	cmp	r3, #0
 8017b24:	d006      	beq.n	8017b34 <UTIL_LPM_EnterLowPower+0x40>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 8017b26:	4b0c      	ldr	r3, [pc, #48]	; (8017b58 <UTIL_LPM_EnterLowPower+0x64>)
 8017b28:	689b      	ldr	r3, [r3, #8]
 8017b2a:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 8017b2c:	4b0a      	ldr	r3, [pc, #40]	; (8017b58 <UTIL_LPM_EnterLowPower+0x64>)
 8017b2e:	68db      	ldr	r3, [r3, #12]
 8017b30:	4798      	blx	r3
 8017b32:	e005      	b.n	8017b40 <UTIL_LPM_EnterLowPower+0x4c>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 8017b34:	4b08      	ldr	r3, [pc, #32]	; (8017b58 <UTIL_LPM_EnterLowPower+0x64>)
 8017b36:	691b      	ldr	r3, [r3, #16]
 8017b38:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 8017b3a:	4b07      	ldr	r3, [pc, #28]	; (8017b58 <UTIL_LPM_EnterLowPower+0x64>)
 8017b3c:	695b      	ldr	r3, [r3, #20]
 8017b3e:	4798      	blx	r3
 8017b40:	68fb      	ldr	r3, [r7, #12]
 8017b42:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017b44:	687b      	ldr	r3, [r7, #4]
 8017b46:	f383 8810 	msr	PRIMASK, r3
}
 8017b4a:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 8017b4c:	bf00      	nop
 8017b4e:	3710      	adds	r7, #16
 8017b50:	46bd      	mov	sp, r7
 8017b52:	bd80      	pop	{r7, pc}
 8017b54:	20000ce8 	.word	0x20000ce8
 8017b58:	0801974c 	.word	0x0801974c
 8017b5c:	20000cec 	.word	0x20000cec

08017b60 <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 8017b60:	b480      	push	{r7}
 8017b62:	b087      	sub	sp, #28
 8017b64:	af00      	add	r7, sp, #0
 8017b66:	60f8      	str	r0, [r7, #12]
 8017b68:	60b9      	str	r1, [r7, #8]
 8017b6a:	4613      	mov	r3, r2
 8017b6c:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 8017b6e:	68fb      	ldr	r3, [r7, #12]
 8017b70:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 8017b72:	68bb      	ldr	r3, [r7, #8]
 8017b74:	613b      	str	r3, [r7, #16]

  while( size-- )
 8017b76:	e007      	b.n	8017b88 <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 8017b78:	693a      	ldr	r2, [r7, #16]
 8017b7a:	1c53      	adds	r3, r2, #1
 8017b7c:	613b      	str	r3, [r7, #16]
 8017b7e:	697b      	ldr	r3, [r7, #20]
 8017b80:	1c59      	adds	r1, r3, #1
 8017b82:	6179      	str	r1, [r7, #20]
 8017b84:	7812      	ldrb	r2, [r2, #0]
 8017b86:	701a      	strb	r2, [r3, #0]
  while( size-- )
 8017b88:	88fb      	ldrh	r3, [r7, #6]
 8017b8a:	1e5a      	subs	r2, r3, #1
 8017b8c:	80fa      	strh	r2, [r7, #6]
 8017b8e:	2b00      	cmp	r3, #0
 8017b90:	d1f2      	bne.n	8017b78 <UTIL_MEM_cpy_8+0x18>
    }
}
 8017b92:	bf00      	nop
 8017b94:	bf00      	nop
 8017b96:	371c      	adds	r7, #28
 8017b98:	46bd      	mov	sp, r7
 8017b9a:	bc80      	pop	{r7}
 8017b9c:	4770      	bx	lr

08017b9e <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 8017b9e:	b480      	push	{r7}
 8017ba0:	b085      	sub	sp, #20
 8017ba2:	af00      	add	r7, sp, #0
 8017ba4:	6078      	str	r0, [r7, #4]
 8017ba6:	460b      	mov	r3, r1
 8017ba8:	70fb      	strb	r3, [r7, #3]
 8017baa:	4613      	mov	r3, r2
 8017bac:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 8017bae:	687b      	ldr	r3, [r7, #4]
 8017bb0:	60fb      	str	r3, [r7, #12]
  while( size-- )
 8017bb2:	e004      	b.n	8017bbe <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 8017bb4:	68fb      	ldr	r3, [r7, #12]
 8017bb6:	1c5a      	adds	r2, r3, #1
 8017bb8:	60fa      	str	r2, [r7, #12]
 8017bba:	78fa      	ldrb	r2, [r7, #3]
 8017bbc:	701a      	strb	r2, [r3, #0]
  while( size-- )
 8017bbe:	883b      	ldrh	r3, [r7, #0]
 8017bc0:	1e5a      	subs	r2, r3, #1
 8017bc2:	803a      	strh	r2, [r7, #0]
 8017bc4:	2b00      	cmp	r3, #0
 8017bc6:	d1f5      	bne.n	8017bb4 <UTIL_MEM_set_8+0x16>
  }
}
 8017bc8:	bf00      	nop
 8017bca:	bf00      	nop
 8017bcc:	3714      	adds	r7, #20
 8017bce:	46bd      	mov	sp, r7
 8017bd0:	bc80      	pop	{r7}
 8017bd2:	4770      	bx	lr

08017bd4 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 8017bd4:	b082      	sub	sp, #8
 8017bd6:	b480      	push	{r7}
 8017bd8:	b087      	sub	sp, #28
 8017bda:	af00      	add	r7, sp, #0
 8017bdc:	60f8      	str	r0, [r7, #12]
 8017bde:	1d38      	adds	r0, r7, #4
 8017be0:	e880 0006 	stmia.w	r0, {r1, r2}
 8017be4:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 8017be6:	2300      	movs	r3, #0
 8017be8:	613b      	str	r3, [r7, #16]
 8017bea:	2300      	movs	r3, #0
 8017bec:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 8017bee:	687a      	ldr	r2, [r7, #4]
 8017bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017bf2:	4413      	add	r3, r2
 8017bf4:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 8017bf6:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8017bfa:	b29a      	uxth	r2, r3
 8017bfc:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8017c00:	b29b      	uxth	r3, r3
 8017c02:	4413      	add	r3, r2
 8017c04:	b29b      	uxth	r3, r3
 8017c06:	b21b      	sxth	r3, r3
 8017c08:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 8017c0a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8017c0e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8017c12:	db0a      	blt.n	8017c2a <SysTimeAdd+0x56>
  {
    c.Seconds++;
 8017c14:	693b      	ldr	r3, [r7, #16]
 8017c16:	3301      	adds	r3, #1
 8017c18:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 8017c1a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8017c1e:	b29b      	uxth	r3, r3
 8017c20:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8017c24:	b29b      	uxth	r3, r3
 8017c26:	b21b      	sxth	r3, r3
 8017c28:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 8017c2a:	68fb      	ldr	r3, [r7, #12]
 8017c2c:	461a      	mov	r2, r3
 8017c2e:	f107 0310 	add.w	r3, r7, #16
 8017c32:	e893 0003 	ldmia.w	r3, {r0, r1}
 8017c36:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8017c3a:	68f8      	ldr	r0, [r7, #12]
 8017c3c:	371c      	adds	r7, #28
 8017c3e:	46bd      	mov	sp, r7
 8017c40:	bc80      	pop	{r7}
 8017c42:	b002      	add	sp, #8
 8017c44:	4770      	bx	lr

08017c46 <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 8017c46:	b082      	sub	sp, #8
 8017c48:	b480      	push	{r7}
 8017c4a:	b087      	sub	sp, #28
 8017c4c:	af00      	add	r7, sp, #0
 8017c4e:	60f8      	str	r0, [r7, #12]
 8017c50:	1d38      	adds	r0, r7, #4
 8017c52:	e880 0006 	stmia.w	r0, {r1, r2}
 8017c56:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };
 8017c58:	2300      	movs	r3, #0
 8017c5a:	613b      	str	r3, [r7, #16]
 8017c5c:	2300      	movs	r3, #0
 8017c5e:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds - b.Seconds;
 8017c60:	687a      	ldr	r2, [r7, #4]
 8017c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017c64:	1ad3      	subs	r3, r2, r3
 8017c66:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 8017c68:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8017c6c:	b29a      	uxth	r2, r3
 8017c6e:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8017c72:	b29b      	uxth	r3, r3
 8017c74:	1ad3      	subs	r3, r2, r3
 8017c76:	b29b      	uxth	r3, r3
 8017c78:	b21b      	sxth	r3, r3
 8017c7a:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds < 0 )
 8017c7c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8017c80:	2b00      	cmp	r3, #0
 8017c82:	da0a      	bge.n	8017c9a <SysTimeSub+0x54>
  {
    c.Seconds--;
 8017c84:	693b      	ldr	r3, [r7, #16]
 8017c86:	3b01      	subs	r3, #1
 8017c88:	613b      	str	r3, [r7, #16]
    c.SubSeconds += 1000;
 8017c8a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8017c8e:	b29b      	uxth	r3, r3
 8017c90:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8017c94:	b29b      	uxth	r3, r3
 8017c96:	b21b      	sxth	r3, r3
 8017c98:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 8017c9a:	68fb      	ldr	r3, [r7, #12]
 8017c9c:	461a      	mov	r2, r3
 8017c9e:	f107 0310 	add.w	r3, r7, #16
 8017ca2:	e893 0003 	ldmia.w	r3, {r0, r1}
 8017ca6:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8017caa:	68f8      	ldr	r0, [r7, #12]
 8017cac:	371c      	adds	r7, #28
 8017cae:	46bd      	mov	sp, r7
 8017cb0:	bc80      	pop	{r7}
 8017cb2:	b002      	add	sp, #8
 8017cb4:	4770      	bx	lr
	...

08017cb8 <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 8017cb8:	b580      	push	{r7, lr}
 8017cba:	b088      	sub	sp, #32
 8017cbc:	af02      	add	r7, sp, #8
 8017cbe:	463b      	mov	r3, r7
 8017cc0:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;
  
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8017cc4:	2300      	movs	r3, #0
 8017cc6:	60bb      	str	r3, [r7, #8]
 8017cc8:	2300      	movs	r3, #0
 8017cca:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8017ccc:	4b10      	ldr	r3, [pc, #64]	; (8017d10 <SysTimeSet+0x58>)
 8017cce:	691b      	ldr	r3, [r3, #16]
 8017cd0:	f107 0208 	add.w	r2, r7, #8
 8017cd4:	3204      	adds	r2, #4
 8017cd6:	4610      	mov	r0, r2
 8017cd8:	4798      	blx	r3
 8017cda:	4603      	mov	r3, r0
 8017cdc:	60bb      	str	r3, [r7, #8]

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );
 8017cde:	f107 0010 	add.w	r0, r7, #16
 8017ce2:	68fb      	ldr	r3, [r7, #12]
 8017ce4:	9300      	str	r3, [sp, #0]
 8017ce6:	68bb      	ldr	r3, [r7, #8]
 8017ce8:	463a      	mov	r2, r7
 8017cea:	ca06      	ldmia	r2, {r1, r2}
 8017cec:	f7ff ffab 	bl	8017c46 <SysTimeSub>

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 8017cf0:	4b07      	ldr	r3, [pc, #28]	; (8017d10 <SysTimeSet+0x58>)
 8017cf2:	681b      	ldr	r3, [r3, #0]
 8017cf4:	693a      	ldr	r2, [r7, #16]
 8017cf6:	4610      	mov	r0, r2
 8017cf8:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 8017cfa:	4b05      	ldr	r3, [pc, #20]	; (8017d10 <SysTimeSet+0x58>)
 8017cfc:	689b      	ldr	r3, [r3, #8]
 8017cfe:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8017d02:	4610      	mov	r0, r2
 8017d04:	4798      	blx	r3
}
 8017d06:	bf00      	nop
 8017d08:	3718      	adds	r7, #24
 8017d0a:	46bd      	mov	sp, r7
 8017d0c:	bd80      	pop	{r7, pc}
 8017d0e:	bf00      	nop
 8017d10:	08019830 	.word	0x08019830

08017d14 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 8017d14:	b580      	push	{r7, lr}
 8017d16:	b08a      	sub	sp, #40	; 0x28
 8017d18:	af02      	add	r7, sp, #8
 8017d1a:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8017d1c:	2300      	movs	r3, #0
 8017d1e:	61bb      	str	r3, [r7, #24]
 8017d20:	2300      	movs	r3, #0
 8017d22:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 8017d24:	2300      	movs	r3, #0
 8017d26:	613b      	str	r3, [r7, #16]
 8017d28:	2300      	movs	r3, #0
 8017d2a:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8017d2c:	4b14      	ldr	r3, [pc, #80]	; (8017d80 <SysTimeGet+0x6c>)
 8017d2e:	691b      	ldr	r3, [r3, #16]
 8017d30:	f107 0218 	add.w	r2, r7, #24
 8017d34:	3204      	adds	r2, #4
 8017d36:	4610      	mov	r0, r2
 8017d38:	4798      	blx	r3
 8017d3a:	4603      	mov	r3, r0
 8017d3c:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 8017d3e:	4b10      	ldr	r3, [pc, #64]	; (8017d80 <SysTimeGet+0x6c>)
 8017d40:	68db      	ldr	r3, [r3, #12]
 8017d42:	4798      	blx	r3
 8017d44:	4603      	mov	r3, r0
 8017d46:	b21b      	sxth	r3, r3
 8017d48:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 8017d4a:	4b0d      	ldr	r3, [pc, #52]	; (8017d80 <SysTimeGet+0x6c>)
 8017d4c:	685b      	ldr	r3, [r3, #4]
 8017d4e:	4798      	blx	r3
 8017d50:	4603      	mov	r3, r0
 8017d52:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 8017d54:	f107 0010 	add.w	r0, r7, #16
 8017d58:	69fb      	ldr	r3, [r7, #28]
 8017d5a:	9300      	str	r3, [sp, #0]
 8017d5c:	69bb      	ldr	r3, [r7, #24]
 8017d5e:	f107 0208 	add.w	r2, r7, #8
 8017d62:	ca06      	ldmia	r2, {r1, r2}
 8017d64:	f7ff ff36 	bl	8017bd4 <SysTimeAdd>

  return sysTime;
 8017d68:	687b      	ldr	r3, [r7, #4]
 8017d6a:	461a      	mov	r2, r3
 8017d6c:	f107 0310 	add.w	r3, r7, #16
 8017d70:	e893 0003 	ldmia.w	r3, {r0, r1}
 8017d74:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8017d78:	6878      	ldr	r0, [r7, #4]
 8017d7a:	3720      	adds	r7, #32
 8017d7c:	46bd      	mov	sp, r7
 8017d7e:	bd80      	pop	{r7, pc}
 8017d80:	08019830 	.word	0x08019830

08017d84 <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 8017d84:	b580      	push	{r7, lr}
 8017d86:	b084      	sub	sp, #16
 8017d88:	af00      	add	r7, sp, #0
 8017d8a:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8017d8c:	2300      	movs	r3, #0
 8017d8e:	60bb      	str	r3, [r7, #8]
 8017d90:	2300      	movs	r3, #0
 8017d92:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8017d94:	4b0a      	ldr	r3, [pc, #40]	; (8017dc0 <SysTimeGetMcuTime+0x3c>)
 8017d96:	691b      	ldr	r3, [r3, #16]
 8017d98:	f107 0208 	add.w	r2, r7, #8
 8017d9c:	3204      	adds	r2, #4
 8017d9e:	4610      	mov	r0, r2
 8017da0:	4798      	blx	r3
 8017da2:	4603      	mov	r3, r0
 8017da4:	60bb      	str	r3, [r7, #8]
  
  return calendarTime;
 8017da6:	687b      	ldr	r3, [r7, #4]
 8017da8:	461a      	mov	r2, r3
 8017daa:	f107 0308 	add.w	r3, r7, #8
 8017dae:	e893 0003 	ldmia.w	r3, {r0, r1}
 8017db2:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8017db6:	6878      	ldr	r0, [r7, #4]
 8017db8:	3710      	adds	r7, #16
 8017dba:	46bd      	mov	sp, r7
 8017dbc:	bd80      	pop	{r7, pc}
 8017dbe:	bf00      	nop
 8017dc0:	08019830 	.word	0x08019830

08017dc4 <SysTimeToMs>:

uint32_t SysTimeToMs( SysTime_t sysTime )
{
 8017dc4:	b580      	push	{r7, lr}
 8017dc6:	b088      	sub	sp, #32
 8017dc8:	af02      	add	r7, sp, #8
 8017dca:	463b      	mov	r3, r7
 8017dcc:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;
  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 8017dd0:	4b0f      	ldr	r3, [pc, #60]	; (8017e10 <SysTimeToMs+0x4c>)
 8017dd2:	68db      	ldr	r3, [r3, #12]
 8017dd4:	4798      	blx	r3
 8017dd6:	4603      	mov	r3, r0
 8017dd8:	b21b      	sxth	r3, r3
 8017dda:	82bb      	strh	r3, [r7, #20]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 8017ddc:	4b0c      	ldr	r3, [pc, #48]	; (8017e10 <SysTimeToMs+0x4c>)
 8017dde:	685b      	ldr	r3, [r3, #4]
 8017de0:	4798      	blx	r3
 8017de2:	4603      	mov	r3, r0
 8017de4:	613b      	str	r3, [r7, #16]
  
  SysTime_t calendarTime = SysTimeSub( sysTime, DeltaTime );
 8017de6:	f107 0008 	add.w	r0, r7, #8
 8017dea:	697b      	ldr	r3, [r7, #20]
 8017dec:	9300      	str	r3, [sp, #0]
 8017dee:	693b      	ldr	r3, [r7, #16]
 8017df0:	463a      	mov	r2, r7
 8017df2:	ca06      	ldmia	r2, {r1, r2}
 8017df4:	f7ff ff27 	bl	8017c46 <SysTimeSub>
  return calendarTime.Seconds * 1000 + calendarTime.SubSeconds;
 8017df8:	68bb      	ldr	r3, [r7, #8]
 8017dfa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8017dfe:	fb02 f303 	mul.w	r3, r2, r3
 8017e02:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8017e06:	4413      	add	r3, r2
}
 8017e08:	4618      	mov	r0, r3
 8017e0a:	3718      	adds	r7, #24
 8017e0c:	46bd      	mov	sp, r7
 8017e0e:	bd80      	pop	{r7, pc}
 8017e10:	08019830 	.word	0x08019830

08017e14 <SysTimeFromMs>:

SysTime_t SysTimeFromMs( uint32_t timeMs )
{
 8017e14:	b580      	push	{r7, lr}
 8017e16:	b08a      	sub	sp, #40	; 0x28
 8017e18:	af02      	add	r7, sp, #8
 8017e1a:	6078      	str	r0, [r7, #4]
 8017e1c:	6039      	str	r1, [r7, #0]
  uint32_t seconds = timeMs / 1000;
 8017e1e:	683b      	ldr	r3, [r7, #0]
 8017e20:	4a19      	ldr	r2, [pc, #100]	; (8017e88 <SysTimeFromMs+0x74>)
 8017e22:	fba2 2303 	umull	r2, r3, r2, r3
 8017e26:	099b      	lsrs	r3, r3, #6
 8017e28:	61fb      	str	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = seconds, .SubSeconds =  timeMs - seconds * 1000 };
 8017e2a:	69fb      	ldr	r3, [r7, #28]
 8017e2c:	617b      	str	r3, [r7, #20]
 8017e2e:	683b      	ldr	r3, [r7, #0]
 8017e30:	b29a      	uxth	r2, r3
 8017e32:	69fb      	ldr	r3, [r7, #28]
 8017e34:	b29b      	uxth	r3, r3
 8017e36:	4619      	mov	r1, r3
 8017e38:	0149      	lsls	r1, r1, #5
 8017e3a:	1ac9      	subs	r1, r1, r3
 8017e3c:	0089      	lsls	r1, r1, #2
 8017e3e:	440b      	add	r3, r1
 8017e40:	00db      	lsls	r3, r3, #3
 8017e42:	b29b      	uxth	r3, r3
 8017e44:	1ad3      	subs	r3, r2, r3
 8017e46:	b29b      	uxth	r3, r3
 8017e48:	b21b      	sxth	r3, r3
 8017e4a:	833b      	strh	r3, [r7, #24]
  SysTime_t DeltaTime = { 0 };
 8017e4c:	f107 030c 	add.w	r3, r7, #12
 8017e50:	2200      	movs	r2, #0
 8017e52:	601a      	str	r2, [r3, #0]
 8017e54:	605a      	str	r2, [r3, #4]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 8017e56:	4b0d      	ldr	r3, [pc, #52]	; (8017e8c <SysTimeFromMs+0x78>)
 8017e58:	68db      	ldr	r3, [r3, #12]
 8017e5a:	4798      	blx	r3
 8017e5c:	4603      	mov	r3, r0
 8017e5e:	b21b      	sxth	r3, r3
 8017e60:	823b      	strh	r3, [r7, #16]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 8017e62:	4b0a      	ldr	r3, [pc, #40]	; (8017e8c <SysTimeFromMs+0x78>)
 8017e64:	685b      	ldr	r3, [r3, #4]
 8017e66:	4798      	blx	r3
 8017e68:	4603      	mov	r3, r0
 8017e6a:	60fb      	str	r3, [r7, #12]
  return SysTimeAdd( sysTime, DeltaTime );
 8017e6c:	6878      	ldr	r0, [r7, #4]
 8017e6e:	693b      	ldr	r3, [r7, #16]
 8017e70:	9300      	str	r3, [sp, #0]
 8017e72:	68fb      	ldr	r3, [r7, #12]
 8017e74:	f107 0214 	add.w	r2, r7, #20
 8017e78:	ca06      	ldmia	r2, {r1, r2}
 8017e7a:	f7ff feab 	bl	8017bd4 <SysTimeAdd>
}
 8017e7e:	6878      	ldr	r0, [r7, #4]
 8017e80:	3720      	adds	r7, #32
 8017e82:	46bd      	mov	sp, r7
 8017e84:	bd80      	pop	{r7, pc}
 8017e86:	bf00      	nop
 8017e88:	10624dd3 	.word	0x10624dd3
 8017e8c:	08019830 	.word	0x08019830

08017e90 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 8017e90:	b480      	push	{r7}
 8017e92:	b085      	sub	sp, #20
 8017e94:	af00      	add	r7, sp, #0
 8017e96:	6078      	str	r0, [r7, #4]
  int i = 0;
 8017e98:	2300      	movs	r3, #0
 8017e9a:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 8017e9c:	e00e      	b.n	8017ebc <ee_skip_atoi+0x2c>
 8017e9e:	68fa      	ldr	r2, [r7, #12]
 8017ea0:	4613      	mov	r3, r2
 8017ea2:	009b      	lsls	r3, r3, #2
 8017ea4:	4413      	add	r3, r2
 8017ea6:	005b      	lsls	r3, r3, #1
 8017ea8:	4618      	mov	r0, r3
 8017eaa:	687b      	ldr	r3, [r7, #4]
 8017eac:	681b      	ldr	r3, [r3, #0]
 8017eae:	1c59      	adds	r1, r3, #1
 8017eb0:	687a      	ldr	r2, [r7, #4]
 8017eb2:	6011      	str	r1, [r2, #0]
 8017eb4:	781b      	ldrb	r3, [r3, #0]
 8017eb6:	4403      	add	r3, r0
 8017eb8:	3b30      	subs	r3, #48	; 0x30
 8017eba:	60fb      	str	r3, [r7, #12]
 8017ebc:	687b      	ldr	r3, [r7, #4]
 8017ebe:	681b      	ldr	r3, [r3, #0]
 8017ec0:	781b      	ldrb	r3, [r3, #0]
 8017ec2:	2b2f      	cmp	r3, #47	; 0x2f
 8017ec4:	d904      	bls.n	8017ed0 <ee_skip_atoi+0x40>
 8017ec6:	687b      	ldr	r3, [r7, #4]
 8017ec8:	681b      	ldr	r3, [r3, #0]
 8017eca:	781b      	ldrb	r3, [r3, #0]
 8017ecc:	2b39      	cmp	r3, #57	; 0x39
 8017ece:	d9e6      	bls.n	8017e9e <ee_skip_atoi+0xe>
  return i;
 8017ed0:	68fb      	ldr	r3, [r7, #12]
}
 8017ed2:	4618      	mov	r0, r3
 8017ed4:	3714      	adds	r7, #20
 8017ed6:	46bd      	mov	sp, r7
 8017ed8:	bc80      	pop	{r7}
 8017eda:	4770      	bx	lr

08017edc <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 8017edc:	b480      	push	{r7}
 8017ede:	b099      	sub	sp, #100	; 0x64
 8017ee0:	af00      	add	r7, sp, #0
 8017ee2:	60f8      	str	r0, [r7, #12]
 8017ee4:	60b9      	str	r1, [r7, #8]
 8017ee6:	607a      	str	r2, [r7, #4]
 8017ee8:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 8017eea:	4b72      	ldr	r3, [pc, #456]	; (80180b4 <ee_number+0x1d8>)
 8017eec:	681b      	ldr	r3, [r3, #0]
 8017eee:	65bb      	str	r3, [r7, #88]	; 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 8017ef0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8017ef2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8017ef6:	2b00      	cmp	r3, #0
 8017ef8:	d002      	beq.n	8017f00 <ee_number+0x24>
 8017efa:	4b6f      	ldr	r3, [pc, #444]	; (80180b8 <ee_number+0x1dc>)
 8017efc:	681b      	ldr	r3, [r3, #0]
 8017efe:	65bb      	str	r3, [r7, #88]	; 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 8017f00:	683b      	ldr	r3, [r7, #0]
 8017f02:	2b01      	cmp	r3, #1
 8017f04:	dd02      	ble.n	8017f0c <ee_number+0x30>
 8017f06:	683b      	ldr	r3, [r7, #0]
 8017f08:	2b24      	cmp	r3, #36	; 0x24
 8017f0a:	dd01      	ble.n	8017f10 <ee_number+0x34>
 8017f0c:	2300      	movs	r3, #0
 8017f0e:	e0cc      	b.n	80180aa <ee_number+0x1ce>
  
  c = (type & ZEROPAD) ? '0' : ' ';
 8017f10:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8017f12:	f003 0301 	and.w	r3, r3, #1
 8017f16:	2b00      	cmp	r3, #0
 8017f18:	d001      	beq.n	8017f1e <ee_number+0x42>
 8017f1a:	2330      	movs	r3, #48	; 0x30
 8017f1c:	e000      	b.n	8017f20 <ee_number+0x44>
 8017f1e:	2320      	movs	r3, #32
 8017f20:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  sign = 0;
 8017f24:	2300      	movs	r3, #0
 8017f26:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  if (type & SIGN)
 8017f2a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8017f2c:	f003 0302 	and.w	r3, r3, #2
 8017f30:	2b00      	cmp	r3, #0
 8017f32:	d00b      	beq.n	8017f4c <ee_number+0x70>
  {
    if (num < 0)
 8017f34:	687b      	ldr	r3, [r7, #4]
 8017f36:	2b00      	cmp	r3, #0
 8017f38:	da08      	bge.n	8017f4c <ee_number+0x70>
    {
      sign = '-';
 8017f3a:	232d      	movs	r3, #45	; 0x2d
 8017f3c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
      num = -num;
 8017f40:	687b      	ldr	r3, [r7, #4]
 8017f42:	425b      	negs	r3, r3
 8017f44:	607b      	str	r3, [r7, #4]
      size--;
 8017f46:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8017f48:	3b01      	subs	r3, #1
 8017f4a:	66bb      	str	r3, [r7, #104]	; 0x68
    else if (base == 8)
      size--;
  }
#endif
  
  i = 0;
 8017f4c:	2300      	movs	r3, #0
 8017f4e:	657b      	str	r3, [r7, #84]	; 0x54

  if (num == 0)
 8017f50:	687b      	ldr	r3, [r7, #4]
 8017f52:	2b00      	cmp	r3, #0
 8017f54:	d120      	bne.n	8017f98 <ee_number+0xbc>
    tmp[i++] = '0';
 8017f56:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8017f58:	1c5a      	adds	r2, r3, #1
 8017f5a:	657a      	str	r2, [r7, #84]	; 0x54
 8017f5c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8017f60:	4413      	add	r3, r2
 8017f62:	2230      	movs	r2, #48	; 0x30
 8017f64:	f803 2c50 	strb.w	r2, [r3, #-80]
 8017f68:	e019      	b.n	8017f9e <ee_number+0xc2>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 8017f6a:	687b      	ldr	r3, [r7, #4]
 8017f6c:	683a      	ldr	r2, [r7, #0]
 8017f6e:	fbb3 f1f2 	udiv	r1, r3, r2
 8017f72:	fb02 f201 	mul.w	r2, r2, r1
 8017f76:	1a9b      	subs	r3, r3, r2
 8017f78:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8017f7a:	441a      	add	r2, r3
 8017f7c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8017f7e:	1c59      	adds	r1, r3, #1
 8017f80:	6579      	str	r1, [r7, #84]	; 0x54
 8017f82:	7812      	ldrb	r2, [r2, #0]
 8017f84:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8017f88:	440b      	add	r3, r1
 8017f8a:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 8017f8e:	687a      	ldr	r2, [r7, #4]
 8017f90:	683b      	ldr	r3, [r7, #0]
 8017f92:	fbb2 f3f3 	udiv	r3, r2, r3
 8017f96:	607b      	str	r3, [r7, #4]
    while (num != 0)
 8017f98:	687b      	ldr	r3, [r7, #4]
 8017f9a:	2b00      	cmp	r3, #0
 8017f9c:	d1e5      	bne.n	8017f6a <ee_number+0x8e>
    }
  }

  if (i > precision) precision = i;
 8017f9e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8017fa0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8017fa2:	429a      	cmp	r2, r3
 8017fa4:	dd01      	ble.n	8017faa <ee_number+0xce>
 8017fa6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8017fa8:	66fb      	str	r3, [r7, #108]	; 0x6c
  size -= precision;
 8017faa:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8017fac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8017fae:	1ad3      	subs	r3, r2, r3
 8017fb0:	66bb      	str	r3, [r7, #104]	; 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 8017fb2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8017fb4:	f003 0301 	and.w	r3, r3, #1
 8017fb8:	2b00      	cmp	r3, #0
 8017fba:	d112      	bne.n	8017fe2 <ee_number+0x106>
 8017fbc:	e00c      	b.n	8017fd8 <ee_number+0xfc>
 8017fbe:	68fb      	ldr	r3, [r7, #12]
 8017fc0:	1c5a      	adds	r2, r3, #1
 8017fc2:	60fa      	str	r2, [r7, #12]
 8017fc4:	2220      	movs	r2, #32
 8017fc6:	701a      	strb	r2, [r3, #0]
 8017fc8:	68bb      	ldr	r3, [r7, #8]
 8017fca:	3b01      	subs	r3, #1
 8017fcc:	60bb      	str	r3, [r7, #8]
 8017fce:	68bb      	ldr	r3, [r7, #8]
 8017fd0:	2b00      	cmp	r3, #0
 8017fd2:	d101      	bne.n	8017fd8 <ee_number+0xfc>
 8017fd4:	68fb      	ldr	r3, [r7, #12]
 8017fd6:	e068      	b.n	80180aa <ee_number+0x1ce>
 8017fd8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8017fda:	1e5a      	subs	r2, r3, #1
 8017fdc:	66ba      	str	r2, [r7, #104]	; 0x68
 8017fde:	2b00      	cmp	r3, #0
 8017fe0:	dced      	bgt.n	8017fbe <ee_number+0xe2>
  if (sign) ASSIGN_STR(sign);
 8017fe2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8017fe6:	2b00      	cmp	r3, #0
 8017fe8:	d01b      	beq.n	8018022 <ee_number+0x146>
 8017fea:	68fb      	ldr	r3, [r7, #12]
 8017fec:	1c5a      	adds	r2, r3, #1
 8017fee:	60fa      	str	r2, [r7, #12]
 8017ff0:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 8017ff4:	701a      	strb	r2, [r3, #0]
 8017ff6:	68bb      	ldr	r3, [r7, #8]
 8017ff8:	3b01      	subs	r3, #1
 8017ffa:	60bb      	str	r3, [r7, #8]
 8017ffc:	68bb      	ldr	r3, [r7, #8]
 8017ffe:	2b00      	cmp	r3, #0
 8018000:	d10f      	bne.n	8018022 <ee_number+0x146>
 8018002:	68fb      	ldr	r3, [r7, #12]
 8018004:	e051      	b.n	80180aa <ee_number+0x1ce>
    }
  }
#endif
  
#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 8018006:	68fb      	ldr	r3, [r7, #12]
 8018008:	1c5a      	adds	r2, r3, #1
 801800a:	60fa      	str	r2, [r7, #12]
 801800c:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
 8018010:	701a      	strb	r2, [r3, #0]
 8018012:	68bb      	ldr	r3, [r7, #8]
 8018014:	3b01      	subs	r3, #1
 8018016:	60bb      	str	r3, [r7, #8]
 8018018:	68bb      	ldr	r3, [r7, #8]
 801801a:	2b00      	cmp	r3, #0
 801801c:	d101      	bne.n	8018022 <ee_number+0x146>
 801801e:	68fb      	ldr	r3, [r7, #12]
 8018020:	e043      	b.n	80180aa <ee_number+0x1ce>
 8018022:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8018024:	1e5a      	subs	r2, r3, #1
 8018026:	66ba      	str	r2, [r7, #104]	; 0x68
 8018028:	2b00      	cmp	r3, #0
 801802a:	dcec      	bgt.n	8018006 <ee_number+0x12a>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 801802c:	e00c      	b.n	8018048 <ee_number+0x16c>
 801802e:	68fb      	ldr	r3, [r7, #12]
 8018030:	1c5a      	adds	r2, r3, #1
 8018032:	60fa      	str	r2, [r7, #12]
 8018034:	2230      	movs	r2, #48	; 0x30
 8018036:	701a      	strb	r2, [r3, #0]
 8018038:	68bb      	ldr	r3, [r7, #8]
 801803a:	3b01      	subs	r3, #1
 801803c:	60bb      	str	r3, [r7, #8]
 801803e:	68bb      	ldr	r3, [r7, #8]
 8018040:	2b00      	cmp	r3, #0
 8018042:	d101      	bne.n	8018048 <ee_number+0x16c>
 8018044:	68fb      	ldr	r3, [r7, #12]
 8018046:	e030      	b.n	80180aa <ee_number+0x1ce>
 8018048:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801804a:	1e5a      	subs	r2, r3, #1
 801804c:	66fa      	str	r2, [r7, #108]	; 0x6c
 801804e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8018050:	429a      	cmp	r2, r3
 8018052:	dbec      	blt.n	801802e <ee_number+0x152>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 8018054:	e010      	b.n	8018078 <ee_number+0x19c>
 8018056:	68fb      	ldr	r3, [r7, #12]
 8018058:	1c5a      	adds	r2, r3, #1
 801805a:	60fa      	str	r2, [r7, #12]
 801805c:	f107 0110 	add.w	r1, r7, #16
 8018060:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8018062:	440a      	add	r2, r1
 8018064:	7812      	ldrb	r2, [r2, #0]
 8018066:	701a      	strb	r2, [r3, #0]
 8018068:	68bb      	ldr	r3, [r7, #8]
 801806a:	3b01      	subs	r3, #1
 801806c:	60bb      	str	r3, [r7, #8]
 801806e:	68bb      	ldr	r3, [r7, #8]
 8018070:	2b00      	cmp	r3, #0
 8018072:	d101      	bne.n	8018078 <ee_number+0x19c>
 8018074:	68fb      	ldr	r3, [r7, #12]
 8018076:	e018      	b.n	80180aa <ee_number+0x1ce>
 8018078:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801807a:	1e5a      	subs	r2, r3, #1
 801807c:	657a      	str	r2, [r7, #84]	; 0x54
 801807e:	2b00      	cmp	r3, #0
 8018080:	dce9      	bgt.n	8018056 <ee_number+0x17a>
  while (size-- > 0) ASSIGN_STR(' ');
 8018082:	e00c      	b.n	801809e <ee_number+0x1c2>
 8018084:	68fb      	ldr	r3, [r7, #12]
 8018086:	1c5a      	adds	r2, r3, #1
 8018088:	60fa      	str	r2, [r7, #12]
 801808a:	2220      	movs	r2, #32
 801808c:	701a      	strb	r2, [r3, #0]
 801808e:	68bb      	ldr	r3, [r7, #8]
 8018090:	3b01      	subs	r3, #1
 8018092:	60bb      	str	r3, [r7, #8]
 8018094:	68bb      	ldr	r3, [r7, #8]
 8018096:	2b00      	cmp	r3, #0
 8018098:	d101      	bne.n	801809e <ee_number+0x1c2>
 801809a:	68fb      	ldr	r3, [r7, #12]
 801809c:	e005      	b.n	80180aa <ee_number+0x1ce>
 801809e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80180a0:	1e5a      	subs	r2, r3, #1
 80180a2:	66ba      	str	r2, [r7, #104]	; 0x68
 80180a4:	2b00      	cmp	r3, #0
 80180a6:	dced      	bgt.n	8018084 <ee_number+0x1a8>

  return str;
 80180a8:	68fb      	ldr	r3, [r7, #12]
}
 80180aa:	4618      	mov	r0, r3
 80180ac:	3764      	adds	r7, #100	; 0x64
 80180ae:	46bd      	mov	sp, r7
 80180b0:	bc80      	pop	{r7}
 80180b2:	4770      	bx	lr
 80180b4:	200000d4 	.word	0x200000d4
 80180b8:	200000d8 	.word	0x200000d8

080180bc <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 80180bc:	b580      	push	{r7, lr}
 80180be:	b092      	sub	sp, #72	; 0x48
 80180c0:	af04      	add	r7, sp, #16
 80180c2:	60f8      	str	r0, [r7, #12]
 80180c4:	60b9      	str	r1, [r7, #8]
 80180c6:	607a      	str	r2, [r7, #4]
 80180c8:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 80180ca:	68bb      	ldr	r3, [r7, #8]
 80180cc:	2b00      	cmp	r3, #0
 80180ce:	dc01      	bgt.n	80180d4 <tiny_vsnprintf_like+0x18>
  {
    return 0;
 80180d0:	2300      	movs	r3, #0
 80180d2:	e142      	b.n	801835a <tiny_vsnprintf_like+0x29e>
  }
  
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 80180d4:	68fb      	ldr	r3, [r7, #12]
 80180d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80180d8:	e12a      	b.n	8018330 <tiny_vsnprintf_like+0x274>
  {
    CHECK_STR_SIZE(buf, str, size);
 80180da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80180dc:	68fb      	ldr	r3, [r7, #12]
 80180de:	1ad2      	subs	r2, r2, r3
 80180e0:	68bb      	ldr	r3, [r7, #8]
 80180e2:	3b01      	subs	r3, #1
 80180e4:	429a      	cmp	r2, r3
 80180e6:	f280 8131 	bge.w	801834c <tiny_vsnprintf_like+0x290>
    
    if (*fmt != '%')
 80180ea:	687b      	ldr	r3, [r7, #4]
 80180ec:	781b      	ldrb	r3, [r3, #0]
 80180ee:	2b25      	cmp	r3, #37	; 0x25
 80180f0:	d006      	beq.n	8018100 <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 80180f2:	687a      	ldr	r2, [r7, #4]
 80180f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80180f6:	1c59      	adds	r1, r3, #1
 80180f8:	62f9      	str	r1, [r7, #44]	; 0x2c
 80180fa:	7812      	ldrb	r2, [r2, #0]
 80180fc:	701a      	strb	r2, [r3, #0]
      continue;
 80180fe:	e114      	b.n	801832a <tiny_vsnprintf_like+0x26e>
    }
                  
    // Process flags
    flags = 0;
 8018100:	2300      	movs	r3, #0
 8018102:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 8018104:	687b      	ldr	r3, [r7, #4]
 8018106:	3301      	adds	r3, #1
 8018108:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 801810a:	687b      	ldr	r3, [r7, #4]
 801810c:	781b      	ldrb	r3, [r3, #0]
 801810e:	2b30      	cmp	r3, #48	; 0x30
 8018110:	d103      	bne.n	801811a <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 8018112:	6a3b      	ldr	r3, [r7, #32]
 8018114:	f043 0301 	orr.w	r3, r3, #1
 8018118:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif
    
    // Get field width
    field_width = -1;
 801811a:	f04f 33ff 	mov.w	r3, #4294967295
 801811e:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 8018120:	687b      	ldr	r3, [r7, #4]
 8018122:	781b      	ldrb	r3, [r3, #0]
 8018124:	2b2f      	cmp	r3, #47	; 0x2f
 8018126:	d908      	bls.n	801813a <tiny_vsnprintf_like+0x7e>
 8018128:	687b      	ldr	r3, [r7, #4]
 801812a:	781b      	ldrb	r3, [r3, #0]
 801812c:	2b39      	cmp	r3, #57	; 0x39
 801812e:	d804      	bhi.n	801813a <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 8018130:	1d3b      	adds	r3, r7, #4
 8018132:	4618      	mov	r0, r3
 8018134:	f7ff feac 	bl	8017e90 <ee_skip_atoi>
 8018138:	61f8      	str	r0, [r7, #28]
      }
    }
#endif
    
    // Get the precision
    precision = -1;
 801813a:	f04f 33ff 	mov.w	r3, #4294967295
 801813e:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif
    
    // Get the conversion qualifier
    qualifier = -1;
 8018140:	f04f 33ff 	mov.w	r3, #4294967295
 8018144:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif
    
    // Default base
    base = 10;
 8018146:	230a      	movs	r3, #10
 8018148:	633b      	str	r3, [r7, #48]	; 0x30

    switch (*fmt)
 801814a:	687b      	ldr	r3, [r7, #4]
 801814c:	781b      	ldrb	r3, [r3, #0]
 801814e:	3b58      	subs	r3, #88	; 0x58
 8018150:	2b20      	cmp	r3, #32
 8018152:	f200 8094 	bhi.w	801827e <tiny_vsnprintf_like+0x1c2>
 8018156:	a201      	add	r2, pc, #4	; (adr r2, 801815c <tiny_vsnprintf_like+0xa0>)
 8018158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801815c:	08018267 	.word	0x08018267
 8018160:	0801827f 	.word	0x0801827f
 8018164:	0801827f 	.word	0x0801827f
 8018168:	0801827f 	.word	0x0801827f
 801816c:	0801827f 	.word	0x0801827f
 8018170:	0801827f 	.word	0x0801827f
 8018174:	0801827f 	.word	0x0801827f
 8018178:	0801827f 	.word	0x0801827f
 801817c:	0801827f 	.word	0x0801827f
 8018180:	0801827f 	.word	0x0801827f
 8018184:	0801827f 	.word	0x0801827f
 8018188:	080181eb 	.word	0x080181eb
 801818c:	08018275 	.word	0x08018275
 8018190:	0801827f 	.word	0x0801827f
 8018194:	0801827f 	.word	0x0801827f
 8018198:	0801827f 	.word	0x0801827f
 801819c:	0801827f 	.word	0x0801827f
 80181a0:	08018275 	.word	0x08018275
 80181a4:	0801827f 	.word	0x0801827f
 80181a8:	0801827f 	.word	0x0801827f
 80181ac:	0801827f 	.word	0x0801827f
 80181b0:	0801827f 	.word	0x0801827f
 80181b4:	0801827f 	.word	0x0801827f
 80181b8:	0801827f 	.word	0x0801827f
 80181bc:	0801827f 	.word	0x0801827f
 80181c0:	0801827f 	.word	0x0801827f
 80181c4:	0801827f 	.word	0x0801827f
 80181c8:	0801820b 	.word	0x0801820b
 80181cc:	0801827f 	.word	0x0801827f
 80181d0:	080182cb 	.word	0x080182cb
 80181d4:	0801827f 	.word	0x0801827f
 80181d8:	0801827f 	.word	0x0801827f
 80181dc:	0801826f 	.word	0x0801826f
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 80181e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80181e2:	1c5a      	adds	r2, r3, #1
 80181e4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80181e6:	2220      	movs	r2, #32
 80181e8:	701a      	strb	r2, [r3, #0]
 80181ea:	69fb      	ldr	r3, [r7, #28]
 80181ec:	3b01      	subs	r3, #1
 80181ee:	61fb      	str	r3, [r7, #28]
 80181f0:	69fb      	ldr	r3, [r7, #28]
 80181f2:	2b00      	cmp	r3, #0
 80181f4:	dcf4      	bgt.n	80181e0 <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 80181f6:	683b      	ldr	r3, [r7, #0]
 80181f8:	1d1a      	adds	r2, r3, #4
 80181fa:	603a      	str	r2, [r7, #0]
 80181fc:	6819      	ldr	r1, [r3, #0]
 80181fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018200:	1c5a      	adds	r2, r3, #1
 8018202:	62fa      	str	r2, [r7, #44]	; 0x2c
 8018204:	b2ca      	uxtb	r2, r1
 8018206:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 8018208:	e08f      	b.n	801832a <tiny_vsnprintf_like+0x26e>

      case 's':
        s = va_arg(args, char *);
 801820a:	683b      	ldr	r3, [r7, #0]
 801820c:	1d1a      	adds	r2, r3, #4
 801820e:	603a      	str	r2, [r7, #0]
 8018210:	681b      	ldr	r3, [r3, #0]
 8018212:	627b      	str	r3, [r7, #36]	; 0x24
        if (!s) s = "<NULL>";
 8018214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018216:	2b00      	cmp	r3, #0
 8018218:	d101      	bne.n	801821e <tiny_vsnprintf_like+0x162>
 801821a:	4b52      	ldr	r3, [pc, #328]	; (8018364 <tiny_vsnprintf_like+0x2a8>)
 801821c:	627b      	str	r3, [r7, #36]	; 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 801821e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8018220:	f7e7 ffaa 	bl	8000178 <strlen>
 8018224:	4603      	mov	r3, r0
 8018226:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 8018228:	e004      	b.n	8018234 <tiny_vsnprintf_like+0x178>
 801822a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801822c:	1c5a      	adds	r2, r3, #1
 801822e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8018230:	2220      	movs	r2, #32
 8018232:	701a      	strb	r2, [r3, #0]
 8018234:	69fb      	ldr	r3, [r7, #28]
 8018236:	1e5a      	subs	r2, r3, #1
 8018238:	61fa      	str	r2, [r7, #28]
 801823a:	693a      	ldr	r2, [r7, #16]
 801823c:	429a      	cmp	r2, r3
 801823e:	dbf4      	blt.n	801822a <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 8018240:	2300      	movs	r3, #0
 8018242:	62bb      	str	r3, [r7, #40]	; 0x28
 8018244:	e00a      	b.n	801825c <tiny_vsnprintf_like+0x1a0>
 8018246:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018248:	1c53      	adds	r3, r2, #1
 801824a:	627b      	str	r3, [r7, #36]	; 0x24
 801824c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801824e:	1c59      	adds	r1, r3, #1
 8018250:	62f9      	str	r1, [r7, #44]	; 0x2c
 8018252:	7812      	ldrb	r2, [r2, #0]
 8018254:	701a      	strb	r2, [r3, #0]
 8018256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018258:	3301      	adds	r3, #1
 801825a:	62bb      	str	r3, [r7, #40]	; 0x28
 801825c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801825e:	693b      	ldr	r3, [r7, #16]
 8018260:	429a      	cmp	r2, r3
 8018262:	dbf0      	blt.n	8018246 <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else        
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 8018264:	e061      	b.n	801832a <tiny_vsnprintf_like+0x26e>
        base = 8;
        break;
#endif
      
      case 'X':
        flags |= UPPERCASE;
 8018266:	6a3b      	ldr	r3, [r7, #32]
 8018268:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801826c:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 801826e:	2310      	movs	r3, #16
 8018270:	633b      	str	r3, [r7, #48]	; 0x30
        break;
 8018272:	e02d      	b.n	80182d0 <tiny_vsnprintf_like+0x214>

      case 'd':
      case 'i':
        flags |= SIGN;
 8018274:	6a3b      	ldr	r3, [r7, #32]
 8018276:	f043 0302 	orr.w	r3, r3, #2
 801827a:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 801827c:	e025      	b.n	80182ca <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 801827e:	687b      	ldr	r3, [r7, #4]
 8018280:	781b      	ldrb	r3, [r3, #0]
 8018282:	2b25      	cmp	r3, #37	; 0x25
 8018284:	d004      	beq.n	8018290 <tiny_vsnprintf_like+0x1d4>
 8018286:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018288:	1c5a      	adds	r2, r3, #1
 801828a:	62fa      	str	r2, [r7, #44]	; 0x2c
 801828c:	2225      	movs	r2, #37	; 0x25
 801828e:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 8018290:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8018292:	68fb      	ldr	r3, [r7, #12]
 8018294:	1ad2      	subs	r2, r2, r3
 8018296:	68bb      	ldr	r3, [r7, #8]
 8018298:	3b01      	subs	r3, #1
 801829a:	429a      	cmp	r2, r3
 801829c:	da17      	bge.n	80182ce <tiny_vsnprintf_like+0x212>
        if (*fmt)
 801829e:	687b      	ldr	r3, [r7, #4]
 80182a0:	781b      	ldrb	r3, [r3, #0]
 80182a2:	2b00      	cmp	r3, #0
 80182a4:	d006      	beq.n	80182b4 <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 80182a6:	687a      	ldr	r2, [r7, #4]
 80182a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80182aa:	1c59      	adds	r1, r3, #1
 80182ac:	62f9      	str	r1, [r7, #44]	; 0x2c
 80182ae:	7812      	ldrb	r2, [r2, #0]
 80182b0:	701a      	strb	r2, [r3, #0]
 80182b2:	e002      	b.n	80182ba <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 80182b4:	687b      	ldr	r3, [r7, #4]
 80182b6:	3b01      	subs	r3, #1
 80182b8:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 80182ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80182bc:	68fb      	ldr	r3, [r7, #12]
 80182be:	1ad2      	subs	r2, r2, r3
 80182c0:	68bb      	ldr	r3, [r7, #8]
 80182c2:	3b01      	subs	r3, #1
 80182c4:	429a      	cmp	r2, r3
 80182c6:	db2f      	blt.n	8018328 <tiny_vsnprintf_like+0x26c>
 80182c8:	e002      	b.n	80182d0 <tiny_vsnprintf_like+0x214>
        break;
 80182ca:	bf00      	nop
 80182cc:	e000      	b.n	80182d0 <tiny_vsnprintf_like+0x214>
        CHECK_STR_SIZE(buf, str, size);
 80182ce:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 80182d0:	697b      	ldr	r3, [r7, #20]
 80182d2:	2b6c      	cmp	r3, #108	; 0x6c
 80182d4:	d105      	bne.n	80182e2 <tiny_vsnprintf_like+0x226>
      num = va_arg(args, unsigned long);
 80182d6:	683b      	ldr	r3, [r7, #0]
 80182d8:	1d1a      	adds	r2, r3, #4
 80182da:	603a      	str	r2, [r7, #0]
 80182dc:	681b      	ldr	r3, [r3, #0]
 80182de:	637b      	str	r3, [r7, #52]	; 0x34
 80182e0:	e00f      	b.n	8018302 <tiny_vsnprintf_like+0x246>
    else if (flags & SIGN)
 80182e2:	6a3b      	ldr	r3, [r7, #32]
 80182e4:	f003 0302 	and.w	r3, r3, #2
 80182e8:	2b00      	cmp	r3, #0
 80182ea:	d005      	beq.n	80182f8 <tiny_vsnprintf_like+0x23c>
      num = va_arg(args, int);
 80182ec:	683b      	ldr	r3, [r7, #0]
 80182ee:	1d1a      	adds	r2, r3, #4
 80182f0:	603a      	str	r2, [r7, #0]
 80182f2:	681b      	ldr	r3, [r3, #0]
 80182f4:	637b      	str	r3, [r7, #52]	; 0x34
 80182f6:	e004      	b.n	8018302 <tiny_vsnprintf_like+0x246>
    else
      num = va_arg(args, unsigned int);
 80182f8:	683b      	ldr	r3, [r7, #0]
 80182fa:	1d1a      	adds	r2, r3, #4
 80182fc:	603a      	str	r2, [r7, #0]
 80182fe:	681b      	ldr	r3, [r3, #0]
 8018300:	637b      	str	r3, [r7, #52]	; 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 8018302:	68bb      	ldr	r3, [r7, #8]
 8018304:	1e5a      	subs	r2, r3, #1
 8018306:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8018308:	68fb      	ldr	r3, [r7, #12]
 801830a:	1acb      	subs	r3, r1, r3
 801830c:	1ad1      	subs	r1, r2, r3
 801830e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8018310:	6a3b      	ldr	r3, [r7, #32]
 8018312:	9302      	str	r3, [sp, #8]
 8018314:	69bb      	ldr	r3, [r7, #24]
 8018316:	9301      	str	r3, [sp, #4]
 8018318:	69fb      	ldr	r3, [r7, #28]
 801831a:	9300      	str	r3, [sp, #0]
 801831c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801831e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8018320:	f7ff fddc 	bl	8017edc <ee_number>
 8018324:	62f8      	str	r0, [r7, #44]	; 0x2c
 8018326:	e000      	b.n	801832a <tiny_vsnprintf_like+0x26e>
        continue;
 8018328:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801832a:	687b      	ldr	r3, [r7, #4]
 801832c:	3301      	adds	r3, #1
 801832e:	607b      	str	r3, [r7, #4]
 8018330:	687b      	ldr	r3, [r7, #4]
 8018332:	781b      	ldrb	r3, [r3, #0]
 8018334:	2b00      	cmp	r3, #0
 8018336:	f47f aed0 	bne.w	80180da <tiny_vsnprintf_like+0x1e>
 801833a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801833c:	68fb      	ldr	r3, [r7, #12]
 801833e:	1ad2      	subs	r2, r2, r3
 8018340:	68bb      	ldr	r3, [r7, #8]
 8018342:	3b01      	subs	r3, #1
 8018344:	429a      	cmp	r2, r3
 8018346:	f6bf aec8 	bge.w	80180da <tiny_vsnprintf_like+0x1e>
 801834a:	e000      	b.n	801834e <tiny_vsnprintf_like+0x292>
    CHECK_STR_SIZE(buf, str, size);
 801834c:	bf00      	nop
  }

  *str = '\0';
 801834e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018350:	2200      	movs	r2, #0
 8018352:	701a      	strb	r2, [r3, #0]
  return str - buf;
 8018354:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8018356:	68fb      	ldr	r3, [r7, #12]
 8018358:	1ad3      	subs	r3, r2, r3
}
 801835a:	4618      	mov	r0, r3
 801835c:	3738      	adds	r7, #56	; 0x38
 801835e:	46bd      	mov	sp, r7
 8018360:	bd80      	pop	{r7, pc}
 8018362:	bf00      	nop
 8018364:	08019744 	.word	0x08019744

08018368 <UTIL_SEQ_Run>:
 * This function can be nested.
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 8018368:	b580      	push	{r7, lr}
 801836a:	b08c      	sub	sp, #48	; 0x30
 801836c:	af00      	add	r7, sp, #0
 801836e:	6078      	str	r0, [r7, #4]
  /**
   *  When this function is nested, the mask to be applied cannot be larger than the first call
   *  The mask is always getting smaller and smaller
   *  A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 8018370:	4b67      	ldr	r3, [pc, #412]	; (8018510 <UTIL_SEQ_Run+0x1a8>)
 8018372:	681b      	ldr	r3, [r3, #0]
 8018374:	62bb      	str	r3, [r7, #40]	; 0x28
  SuperMask &= Mask_bm;
 8018376:	4b66      	ldr	r3, [pc, #408]	; (8018510 <UTIL_SEQ_Run+0x1a8>)
 8018378:	681a      	ldr	r2, [r3, #0]
 801837a:	687b      	ldr	r3, [r7, #4]
 801837c:	4013      	ands	r3, r2
 801837e:	4a64      	ldr	r2, [pc, #400]	; (8018510 <UTIL_SEQ_Run+0x1a8>)
 8018380:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 8018382:	e083      	b.n	801848c <UTIL_SEQ_Run+0x124>
  {
    counter = 0U;
 8018384:	2300      	movs	r3, #0
 8018386:	62fb      	str	r3, [r7, #44]	; 0x2c
    /**
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 8018388:	e002      	b.n	8018390 <UTIL_SEQ_Run+0x28>
    {
      counter++;
 801838a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801838c:	3301      	adds	r3, #1
 801838e:	62fb      	str	r3, [r7, #44]	; 0x2c
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 8018390:	4a60      	ldr	r2, [pc, #384]	; (8018514 <UTIL_SEQ_Run+0x1ac>)
 8018392:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018394:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8018398:	4b5f      	ldr	r3, [pc, #380]	; (8018518 <UTIL_SEQ_Run+0x1b0>)
 801839a:	681b      	ldr	r3, [r3, #0]
 801839c:	401a      	ands	r2, r3
 801839e:	4b5c      	ldr	r3, [pc, #368]	; (8018510 <UTIL_SEQ_Run+0x1a8>)
 80183a0:	681b      	ldr	r3, [r3, #0]
 80183a2:	4013      	ands	r3, r2
 80183a4:	2b00      	cmp	r3, #0
 80183a6:	d0f0      	beq.n	801838a <UTIL_SEQ_Run+0x22>
    }

    current_task_set = TaskPrio[counter].priority & TaskMask & SuperMask;
 80183a8:	4a5a      	ldr	r2, [pc, #360]	; (8018514 <UTIL_SEQ_Run+0x1ac>)
 80183aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80183ac:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80183b0:	4b59      	ldr	r3, [pc, #356]	; (8018518 <UTIL_SEQ_Run+0x1b0>)
 80183b2:	681b      	ldr	r3, [r3, #0]
 80183b4:	401a      	ands	r2, r3
 80183b6:	4b56      	ldr	r3, [pc, #344]	; (8018510 <UTIL_SEQ_Run+0x1a8>)
 80183b8:	681b      	ldr	r3, [r3, #0]
 80183ba:	4013      	ands	r3, r2
 80183bc:	627b      	str	r3, [r7, #36]	; 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 80183be:	4a55      	ldr	r2, [pc, #340]	; (8018514 <UTIL_SEQ_Run+0x1ac>)
 80183c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80183c2:	00db      	lsls	r3, r3, #3
 80183c4:	4413      	add	r3, r2
 80183c6:	685a      	ldr	r2, [r3, #4]
 80183c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80183ca:	4013      	ands	r3, r2
 80183cc:	2b00      	cmp	r3, #0
 80183ce:	d106      	bne.n	80183de <UTIL_SEQ_Run+0x76>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 80183d0:	4a50      	ldr	r2, [pc, #320]	; (8018514 <UTIL_SEQ_Run+0x1ac>)
 80183d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80183d4:	00db      	lsls	r3, r3, #3
 80183d6:	4413      	add	r3, r2
 80183d8:	f04f 32ff 	mov.w	r2, #4294967295
 80183dc:	605a      	str	r2, [r3, #4]

    /** Read the flag index of the task to be executed
	 *  Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 *  before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 80183de:	4a4d      	ldr	r2, [pc, #308]	; (8018514 <UTIL_SEQ_Run+0x1ac>)
 80183e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80183e2:	00db      	lsls	r3, r3, #3
 80183e4:	4413      	add	r3, r2
 80183e6:	685a      	ldr	r2, [r3, #4]
 80183e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80183ea:	4013      	ands	r3, r2
 80183ec:	4618      	mov	r0, r3
 80183ee:	f000 f8f9 	bl	80185e4 <SEQ_BitPosition>
 80183f2:	4603      	mov	r3, r0
 80183f4:	461a      	mov	r2, r3
 80183f6:	4b49      	ldr	r3, [pc, #292]	; (801851c <UTIL_SEQ_Run+0x1b4>)
 80183f8:	601a      	str	r2, [r3, #0]

    /** remove from the roun_robin mask the task that has been selected to be executed */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 80183fa:	4a46      	ldr	r2, [pc, #280]	; (8018514 <UTIL_SEQ_Run+0x1ac>)
 80183fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80183fe:	00db      	lsls	r3, r3, #3
 8018400:	4413      	add	r3, r2
 8018402:	685a      	ldr	r2, [r3, #4]
 8018404:	4b45      	ldr	r3, [pc, #276]	; (801851c <UTIL_SEQ_Run+0x1b4>)
 8018406:	681b      	ldr	r3, [r3, #0]
 8018408:	2101      	movs	r1, #1
 801840a:	fa01 f303 	lsl.w	r3, r1, r3
 801840e:	43db      	mvns	r3, r3
 8018410:	401a      	ands	r2, r3
 8018412:	4940      	ldr	r1, [pc, #256]	; (8018514 <UTIL_SEQ_Run+0x1ac>)
 8018414:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018416:	00db      	lsls	r3, r3, #3
 8018418:	440b      	add	r3, r1
 801841a:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801841c:	f3ef 8310 	mrs	r3, PRIMASK
 8018420:	61bb      	str	r3, [r7, #24]
  return(result);
 8018422:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8018424:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8018426:	b672      	cpsid	i
}
 8018428:	bf00      	nop
    /** remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 801842a:	4b3c      	ldr	r3, [pc, #240]	; (801851c <UTIL_SEQ_Run+0x1b4>)
 801842c:	681b      	ldr	r3, [r3, #0]
 801842e:	2201      	movs	r2, #1
 8018430:	fa02 f303 	lsl.w	r3, r2, r3
 8018434:	43da      	mvns	r2, r3
 8018436:	4b3a      	ldr	r3, [pc, #232]	; (8018520 <UTIL_SEQ_Run+0x1b8>)
 8018438:	681b      	ldr	r3, [r3, #0]
 801843a:	4013      	ands	r3, r2
 801843c:	4a38      	ldr	r2, [pc, #224]	; (8018520 <UTIL_SEQ_Run+0x1b8>)
 801843e:	6013      	str	r3, [r2, #0]
    /** remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8018440:	2302      	movs	r3, #2
 8018442:	62fb      	str	r3, [r7, #44]	; 0x2c
 8018444:	e013      	b.n	801846e <UTIL_SEQ_Run+0x106>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 8018446:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018448:	3b01      	subs	r3, #1
 801844a:	4a32      	ldr	r2, [pc, #200]	; (8018514 <UTIL_SEQ_Run+0x1ac>)
 801844c:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8018450:	4b32      	ldr	r3, [pc, #200]	; (801851c <UTIL_SEQ_Run+0x1b4>)
 8018452:	681b      	ldr	r3, [r3, #0]
 8018454:	2201      	movs	r2, #1
 8018456:	fa02 f303 	lsl.w	r3, r2, r3
 801845a:	43da      	mvns	r2, r3
 801845c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801845e:	3b01      	subs	r3, #1
 8018460:	400a      	ands	r2, r1
 8018462:	492c      	ldr	r1, [pc, #176]	; (8018514 <UTIL_SEQ_Run+0x1ac>)
 8018464:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8018468:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801846a:	3b01      	subs	r3, #1
 801846c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801846e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018470:	2b00      	cmp	r3, #0
 8018472:	d1e8      	bne.n	8018446 <UTIL_SEQ_Run+0xde>
 8018474:	6a3b      	ldr	r3, [r7, #32]
 8018476:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018478:	697b      	ldr	r3, [r7, #20]
 801847a:	f383 8810 	msr	PRIMASK, r3
}
 801847e:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    /** Execute the task */
    TaskCb[CurrentTaskIdx]( );
 8018480:	4b26      	ldr	r3, [pc, #152]	; (801851c <UTIL_SEQ_Run+0x1b4>)
 8018482:	681b      	ldr	r3, [r3, #0]
 8018484:	4a27      	ldr	r2, [pc, #156]	; (8018524 <UTIL_SEQ_Run+0x1bc>)
 8018486:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801848a:	4798      	blx	r3
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 801848c:	4b24      	ldr	r3, [pc, #144]	; (8018520 <UTIL_SEQ_Run+0x1b8>)
 801848e:	681a      	ldr	r2, [r3, #0]
 8018490:	4b21      	ldr	r3, [pc, #132]	; (8018518 <UTIL_SEQ_Run+0x1b0>)
 8018492:	681b      	ldr	r3, [r3, #0]
 8018494:	401a      	ands	r2, r3
 8018496:	4b1e      	ldr	r3, [pc, #120]	; (8018510 <UTIL_SEQ_Run+0x1a8>)
 8018498:	681b      	ldr	r3, [r3, #0]
 801849a:	4013      	ands	r3, r2
 801849c:	2b00      	cmp	r3, #0
 801849e:	d007      	beq.n	80184b0 <UTIL_SEQ_Run+0x148>
 80184a0:	4b21      	ldr	r3, [pc, #132]	; (8018528 <UTIL_SEQ_Run+0x1c0>)
 80184a2:	681a      	ldr	r2, [r3, #0]
 80184a4:	4b21      	ldr	r3, [pc, #132]	; (801852c <UTIL_SEQ_Run+0x1c4>)
 80184a6:	681b      	ldr	r3, [r3, #0]
 80184a8:	4013      	ands	r3, r2
 80184aa:	2b00      	cmp	r3, #0
 80184ac:	f43f af6a 	beq.w	8018384 <UTIL_SEQ_Run+0x1c>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 80184b0:	4b1a      	ldr	r3, [pc, #104]	; (801851c <UTIL_SEQ_Run+0x1b4>)
 80184b2:	f04f 32ff 	mov.w	r2, #4294967295
 80184b6:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 80184b8:	f000 f888 	bl	80185cc <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80184bc:	f3ef 8310 	mrs	r3, PRIMASK
 80184c0:	613b      	str	r3, [r7, #16]
  return(result);
 80184c2:	693b      	ldr	r3, [r7, #16]
  
  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 80184c4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 80184c6:	b672      	cpsid	i
}
 80184c8:	bf00      	nop
  if (!(((TaskSet & TaskMask & SuperMask) != 0U) || ((EvtSet & EvtWaited)!= 0U))) 
 80184ca:	4b15      	ldr	r3, [pc, #84]	; (8018520 <UTIL_SEQ_Run+0x1b8>)
 80184cc:	681a      	ldr	r2, [r3, #0]
 80184ce:	4b12      	ldr	r3, [pc, #72]	; (8018518 <UTIL_SEQ_Run+0x1b0>)
 80184d0:	681b      	ldr	r3, [r3, #0]
 80184d2:	401a      	ands	r2, r3
 80184d4:	4b0e      	ldr	r3, [pc, #56]	; (8018510 <UTIL_SEQ_Run+0x1a8>)
 80184d6:	681b      	ldr	r3, [r3, #0]
 80184d8:	4013      	ands	r3, r2
 80184da:	2b00      	cmp	r3, #0
 80184dc:	d108      	bne.n	80184f0 <UTIL_SEQ_Run+0x188>
 80184de:	4b12      	ldr	r3, [pc, #72]	; (8018528 <UTIL_SEQ_Run+0x1c0>)
 80184e0:	681a      	ldr	r2, [r3, #0]
 80184e2:	4b12      	ldr	r3, [pc, #72]	; (801852c <UTIL_SEQ_Run+0x1c4>)
 80184e4:	681b      	ldr	r3, [r3, #0]
 80184e6:	4013      	ands	r3, r2
 80184e8:	2b00      	cmp	r3, #0
 80184ea:	d101      	bne.n	80184f0 <UTIL_SEQ_Run+0x188>
  {
	UTIL_SEQ_Idle( );
 80184ec:	f7e8 ffd4 	bl	8001498 <UTIL_SEQ_Idle>
 80184f0:	69fb      	ldr	r3, [r7, #28]
 80184f2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80184f4:	68fb      	ldr	r3, [r7, #12]
 80184f6:	f383 8810 	msr	PRIMASK, r3
}
 80184fa:	bf00      	nop
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );
  
  UTIL_SEQ_PostIdle( );
 80184fc:	f000 f86c 	bl	80185d8 <UTIL_SEQ_PostIdle>

  /** restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 8018500:	4a03      	ldr	r2, [pc, #12]	; (8018510 <UTIL_SEQ_Run+0x1a8>)
 8018502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018504:	6013      	str	r3, [r2, #0]

  return;
 8018506:	bf00      	nop
}
 8018508:	3730      	adds	r7, #48	; 0x30
 801850a:	46bd      	mov	sp, r7
 801850c:	bd80      	pop	{r7, pc}
 801850e:	bf00      	nop
 8018510:	200000e0 	.word	0x200000e0
 8018514:	20000d80 	.word	0x20000d80
 8018518:	200000dc 	.word	0x200000dc
 801851c:	20000cfc 	.word	0x20000cfc
 8018520:	20000cf0 	.word	0x20000cf0
 8018524:	20000d00 	.word	0x20000d00
 8018528:	20000cf4 	.word	0x20000cf4
 801852c:	20000cf8 	.word	0x20000cf8

08018530 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 8018530:	b580      	push	{r7, lr}
 8018532:	b088      	sub	sp, #32
 8018534:	af00      	add	r7, sp, #0
 8018536:	60f8      	str	r0, [r7, #12]
 8018538:	60b9      	str	r1, [r7, #8]
 801853a:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801853c:	f3ef 8310 	mrs	r3, PRIMASK
 8018540:	617b      	str	r3, [r7, #20]
  return(result);
 8018542:	697b      	ldr	r3, [r7, #20]
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 8018544:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8018546:	b672      	cpsid	i
}
 8018548:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 801854a:	68f8      	ldr	r0, [r7, #12]
 801854c:	f000 f84a 	bl	80185e4 <SEQ_BitPosition>
 8018550:	4603      	mov	r3, r0
 8018552:	4619      	mov	r1, r3
 8018554:	4a06      	ldr	r2, [pc, #24]	; (8018570 <UTIL_SEQ_RegTask+0x40>)
 8018556:	687b      	ldr	r3, [r7, #4]
 8018558:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801855c:	69fb      	ldr	r3, [r7, #28]
 801855e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018560:	69bb      	ldr	r3, [r7, #24]
 8018562:	f383 8810 	msr	PRIMASK, r3
}
 8018566:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 8018568:	bf00      	nop
}
 801856a:	3720      	adds	r7, #32
 801856c:	46bd      	mov	sp, r7
 801856e:	bd80      	pop	{r7, pc}
 8018570:	20000d00 	.word	0x20000d00

08018574 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 8018574:	b480      	push	{r7}
 8018576:	b087      	sub	sp, #28
 8018578:	af00      	add	r7, sp, #0
 801857a:	6078      	str	r0, [r7, #4]
 801857c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801857e:	f3ef 8310 	mrs	r3, PRIMASK
 8018582:	60fb      	str	r3, [r7, #12]
  return(result);
 8018584:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8018586:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8018588:	b672      	cpsid	i
}
 801858a:	bf00      	nop

  TaskSet |= TaskId_bm;
 801858c:	4b0d      	ldr	r3, [pc, #52]	; (80185c4 <UTIL_SEQ_SetTask+0x50>)
 801858e:	681a      	ldr	r2, [r3, #0]
 8018590:	687b      	ldr	r3, [r7, #4]
 8018592:	4313      	orrs	r3, r2
 8018594:	4a0b      	ldr	r2, [pc, #44]	; (80185c4 <UTIL_SEQ_SetTask+0x50>)
 8018596:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 8018598:	4a0b      	ldr	r2, [pc, #44]	; (80185c8 <UTIL_SEQ_SetTask+0x54>)
 801859a:	683b      	ldr	r3, [r7, #0]
 801859c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80185a0:	687b      	ldr	r3, [r7, #4]
 80185a2:	431a      	orrs	r2, r3
 80185a4:	4908      	ldr	r1, [pc, #32]	; (80185c8 <UTIL_SEQ_SetTask+0x54>)
 80185a6:	683b      	ldr	r3, [r7, #0]
 80185a8:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 80185ac:	697b      	ldr	r3, [r7, #20]
 80185ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80185b0:	693b      	ldr	r3, [r7, #16]
 80185b2:	f383 8810 	msr	PRIMASK, r3
}
 80185b6:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 80185b8:	bf00      	nop
}
 80185ba:	371c      	adds	r7, #28
 80185bc:	46bd      	mov	sp, r7
 80185be:	bc80      	pop	{r7}
 80185c0:	4770      	bx	lr
 80185c2:	bf00      	nop
 80185c4:	20000cf0 	.word	0x20000cf0
 80185c8:	20000d80 	.word	0x20000d80

080185cc <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 80185cc:	b480      	push	{r7}
 80185ce:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 80185d0:	bf00      	nop
}
 80185d2:	46bd      	mov	sp, r7
 80185d4:	bc80      	pop	{r7}
 80185d6:	4770      	bx	lr

080185d8 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 80185d8:	b480      	push	{r7}
 80185da:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 80185dc:	bf00      	nop
}
 80185de:	46bd      	mov	sp, r7
 80185e0:	bc80      	pop	{r7}
 80185e2:	4770      	bx	lr

080185e4 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 80185e4:	b480      	push	{r7}
 80185e6:	b085      	sub	sp, #20
 80185e8:	af00      	add	r7, sp, #0
 80185ea:	6078      	str	r0, [r7, #4]
  uint8_t n = 0U;
 80185ec:	2300      	movs	r3, #0
 80185ee:	73fb      	strb	r3, [r7, #15]

  if ((Value & 0xFFFF0000U) == 0U)  { n  = 16U; Value <<= 16U;  }
 80185f0:	687b      	ldr	r3, [r7, #4]
 80185f2:	0c1b      	lsrs	r3, r3, #16
 80185f4:	041b      	lsls	r3, r3, #16
 80185f6:	2b00      	cmp	r3, #0
 80185f8:	d104      	bne.n	8018604 <SEQ_BitPosition+0x20>
 80185fa:	2310      	movs	r3, #16
 80185fc:	73fb      	strb	r3, [r7, #15]
 80185fe:	687b      	ldr	r3, [r7, #4]
 8018600:	041b      	lsls	r3, r3, #16
 8018602:	607b      	str	r3, [r7, #4]
  if ((Value & 0xFF000000U) == 0U)  { n +=  8U; Value <<=  8U;  }
 8018604:	687b      	ldr	r3, [r7, #4]
 8018606:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 801860a:	2b00      	cmp	r3, #0
 801860c:	d105      	bne.n	801861a <SEQ_BitPosition+0x36>
 801860e:	7bfb      	ldrb	r3, [r7, #15]
 8018610:	3308      	adds	r3, #8
 8018612:	73fb      	strb	r3, [r7, #15]
 8018614:	687b      	ldr	r3, [r7, #4]
 8018616:	021b      	lsls	r3, r3, #8
 8018618:	607b      	str	r3, [r7, #4]
  if ((Value & 0xF0000000U) == 0U)  { n +=  4U; Value <<=  4U;  }
 801861a:	687b      	ldr	r3, [r7, #4]
 801861c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8018620:	2b00      	cmp	r3, #0
 8018622:	d105      	bne.n	8018630 <SEQ_BitPosition+0x4c>
 8018624:	7bfb      	ldrb	r3, [r7, #15]
 8018626:	3304      	adds	r3, #4
 8018628:	73fb      	strb	r3, [r7, #15]
 801862a:	687b      	ldr	r3, [r7, #4]
 801862c:	011b      	lsls	r3, r3, #4
 801862e:	607b      	str	r3, [r7, #4]

  n += SEQ_clz_table_4bit[Value >> (32-4)];
 8018630:	687b      	ldr	r3, [r7, #4]
 8018632:	0f1b      	lsrs	r3, r3, #28
 8018634:	4a06      	ldr	r2, [pc, #24]	; (8018650 <SEQ_BitPosition+0x6c>)
 8018636:	5cd2      	ldrb	r2, [r2, r3]
 8018638:	7bfb      	ldrb	r3, [r7, #15]
 801863a:	4413      	add	r3, r2
 801863c:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 801863e:	7bfb      	ldrb	r3, [r7, #15]
 8018640:	f1c3 031f 	rsb	r3, r3, #31
 8018644:	b2db      	uxtb	r3, r3
}
 8018646:	4618      	mov	r0, r3
 8018648:	3714      	adds	r7, #20
 801864a:	46bd      	mov	sp, r7
 801864c:	bc80      	pop	{r7}
 801864e:	4770      	bx	lr
 8018650:	08019d04 	.word	0x08019d04

08018654 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 8018654:	b580      	push	{r7, lr}
 8018656:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 8018658:	4b04      	ldr	r3, [pc, #16]	; (801866c <UTIL_TIMER_Init+0x18>)
 801865a:	2200      	movs	r2, #0
 801865c:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 801865e:	4b04      	ldr	r3, [pc, #16]	; (8018670 <UTIL_TIMER_Init+0x1c>)
 8018660:	681b      	ldr	r3, [r3, #0]
 8018662:	4798      	blx	r3
 8018664:	4603      	mov	r3, r0
}
 8018666:	4618      	mov	r0, r3
 8018668:	bd80      	pop	{r7, pc}
 801866a:	bf00      	nop
 801866c:	20000d90 	.word	0x20000d90
 8018670:	08019804 	.word	0x08019804

08018674 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 8018674:	b580      	push	{r7, lr}
 8018676:	b084      	sub	sp, #16
 8018678:	af00      	add	r7, sp, #0
 801867a:	60f8      	str	r0, [r7, #12]
 801867c:	60b9      	str	r1, [r7, #8]
 801867e:	603b      	str	r3, [r7, #0]
 8018680:	4613      	mov	r3, r2
 8018682:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 8018684:	68fb      	ldr	r3, [r7, #12]
 8018686:	2b00      	cmp	r3, #0
 8018688:	d023      	beq.n	80186d2 <UTIL_TIMER_Create+0x5e>
 801868a:	683b      	ldr	r3, [r7, #0]
 801868c:	2b00      	cmp	r3, #0
 801868e:	d020      	beq.n	80186d2 <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 8018690:	68fb      	ldr	r3, [r7, #12]
 8018692:	2200      	movs	r2, #0
 8018694:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 8018696:	4b11      	ldr	r3, [pc, #68]	; (80186dc <UTIL_TIMER_Create+0x68>)
 8018698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801869a:	68b8      	ldr	r0, [r7, #8]
 801869c:	4798      	blx	r3
 801869e:	4602      	mov	r2, r0
 80186a0:	68fb      	ldr	r3, [r7, #12]
 80186a2:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 80186a4:	68fb      	ldr	r3, [r7, #12]
 80186a6:	2200      	movs	r2, #0
 80186a8:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 80186aa:	68fb      	ldr	r3, [r7, #12]
 80186ac:	2200      	movs	r2, #0
 80186ae:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 80186b0:	68fb      	ldr	r3, [r7, #12]
 80186b2:	2200      	movs	r2, #0
 80186b4:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 80186b6:	68fb      	ldr	r3, [r7, #12]
 80186b8:	683a      	ldr	r2, [r7, #0]
 80186ba:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 80186bc:	68fb      	ldr	r3, [r7, #12]
 80186be:	69ba      	ldr	r2, [r7, #24]
 80186c0:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 80186c2:	68fb      	ldr	r3, [r7, #12]
 80186c4:	79fa      	ldrb	r2, [r7, #7]
 80186c6:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 80186c8:	68fb      	ldr	r3, [r7, #12]
 80186ca:	2200      	movs	r2, #0
 80186cc:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 80186ce:	2300      	movs	r3, #0
 80186d0:	e000      	b.n	80186d4 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 80186d2:	2301      	movs	r3, #1
  }
}
 80186d4:	4618      	mov	r0, r3
 80186d6:	3710      	adds	r7, #16
 80186d8:	46bd      	mov	sp, r7
 80186da:	bd80      	pop	{r7, pc}
 80186dc:	08019804 	.word	0x08019804

080186e0 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 80186e0:	b580      	push	{r7, lr}
 80186e2:	b08a      	sub	sp, #40	; 0x28
 80186e4:	af00      	add	r7, sp, #0
 80186e6:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 80186e8:	2300      	movs	r3, #0
 80186ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 80186ee:	687b      	ldr	r3, [r7, #4]
 80186f0:	2b00      	cmp	r3, #0
 80186f2:	d056      	beq.n	80187a2 <UTIL_TIMER_Start+0xc2>
 80186f4:	6878      	ldr	r0, [r7, #4]
 80186f6:	f000 f9a9 	bl	8018a4c <TimerExists>
 80186fa:	4603      	mov	r3, r0
 80186fc:	f083 0301 	eor.w	r3, r3, #1
 8018700:	b2db      	uxtb	r3, r3
 8018702:	2b00      	cmp	r3, #0
 8018704:	d04d      	beq.n	80187a2 <UTIL_TIMER_Start+0xc2>
 8018706:	687b      	ldr	r3, [r7, #4]
 8018708:	7a5b      	ldrb	r3, [r3, #9]
 801870a:	2b00      	cmp	r3, #0
 801870c:	d149      	bne.n	80187a2 <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801870e:	f3ef 8310 	mrs	r3, PRIMASK
 8018712:	613b      	str	r3, [r7, #16]
  return(result);
 8018714:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 8018716:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8018718:	b672      	cpsid	i
}
 801871a:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 801871c:	687b      	ldr	r3, [r7, #4]
 801871e:	685b      	ldr	r3, [r3, #4]
 8018720:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 8018722:	4b24      	ldr	r3, [pc, #144]	; (80187b4 <UTIL_TIMER_Start+0xd4>)
 8018724:	6a1b      	ldr	r3, [r3, #32]
 8018726:	4798      	blx	r3
 8018728:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 801872a:	6a3a      	ldr	r2, [r7, #32]
 801872c:	69bb      	ldr	r3, [r7, #24]
 801872e:	429a      	cmp	r2, r3
 8018730:	d201      	bcs.n	8018736 <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 8018732:	69bb      	ldr	r3, [r7, #24]
 8018734:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 8018736:	687b      	ldr	r3, [r7, #4]
 8018738:	6a3a      	ldr	r2, [r7, #32]
 801873a:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 801873c:	687b      	ldr	r3, [r7, #4]
 801873e:	2200      	movs	r2, #0
 8018740:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 8018742:	687b      	ldr	r3, [r7, #4]
 8018744:	2201      	movs	r2, #1
 8018746:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 8018748:	687b      	ldr	r3, [r7, #4]
 801874a:	2200      	movs	r2, #0
 801874c:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 801874e:	4b1a      	ldr	r3, [pc, #104]	; (80187b8 <UTIL_TIMER_Start+0xd8>)
 8018750:	681b      	ldr	r3, [r3, #0]
 8018752:	2b00      	cmp	r3, #0
 8018754:	d106      	bne.n	8018764 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 8018756:	4b17      	ldr	r3, [pc, #92]	; (80187b4 <UTIL_TIMER_Start+0xd4>)
 8018758:	691b      	ldr	r3, [r3, #16]
 801875a:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 801875c:	6878      	ldr	r0, [r7, #4]
 801875e:	f000 f9eb 	bl	8018b38 <TimerInsertNewHeadTimer>
 8018762:	e017      	b.n	8018794 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 8018764:	4b13      	ldr	r3, [pc, #76]	; (80187b4 <UTIL_TIMER_Start+0xd4>)
 8018766:	699b      	ldr	r3, [r3, #24]
 8018768:	4798      	blx	r3
 801876a:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 801876c:	687b      	ldr	r3, [r7, #4]
 801876e:	681a      	ldr	r2, [r3, #0]
 8018770:	697b      	ldr	r3, [r7, #20]
 8018772:	441a      	add	r2, r3
 8018774:	687b      	ldr	r3, [r7, #4]
 8018776:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 8018778:	687b      	ldr	r3, [r7, #4]
 801877a:	681a      	ldr	r2, [r3, #0]
 801877c:	4b0e      	ldr	r3, [pc, #56]	; (80187b8 <UTIL_TIMER_Start+0xd8>)
 801877e:	681b      	ldr	r3, [r3, #0]
 8018780:	681b      	ldr	r3, [r3, #0]
 8018782:	429a      	cmp	r2, r3
 8018784:	d203      	bcs.n	801878e <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 8018786:	6878      	ldr	r0, [r7, #4]
 8018788:	f000 f9d6 	bl	8018b38 <TimerInsertNewHeadTimer>
 801878c:	e002      	b.n	8018794 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 801878e:	6878      	ldr	r0, [r7, #4]
 8018790:	f000 f9a2 	bl	8018ad8 <TimerInsertTimer>
 8018794:	69fb      	ldr	r3, [r7, #28]
 8018796:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018798:	68fb      	ldr	r3, [r7, #12]
 801879a:	f383 8810 	msr	PRIMASK, r3
}
 801879e:	bf00      	nop
  {
 80187a0:	e002      	b.n	80187a8 <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 80187a2:	2301      	movs	r3, #1
 80187a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 80187a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80187ac:	4618      	mov	r0, r3
 80187ae:	3728      	adds	r7, #40	; 0x28
 80187b0:	46bd      	mov	sp, r7
 80187b2:	bd80      	pop	{r7, pc}
 80187b4:	08019804 	.word	0x08019804
 80187b8:	20000d90 	.word	0x20000d90

080187bc <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 80187bc:	b580      	push	{r7, lr}
 80187be:	b088      	sub	sp, #32
 80187c0:	af00      	add	r7, sp, #0
 80187c2:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 80187c4:	2300      	movs	r3, #0
 80187c6:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 80187c8:	687b      	ldr	r3, [r7, #4]
 80187ca:	2b00      	cmp	r3, #0
 80187cc:	d05b      	beq.n	8018886 <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80187ce:	f3ef 8310 	mrs	r3, PRIMASK
 80187d2:	60fb      	str	r3, [r7, #12]
  return(result);
 80187d4:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 80187d6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80187d8:	b672      	cpsid	i
}
 80187da:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 80187dc:	4b2d      	ldr	r3, [pc, #180]	; (8018894 <UTIL_TIMER_Stop+0xd8>)
 80187de:	681b      	ldr	r3, [r3, #0]
 80187e0:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 80187e2:	4b2c      	ldr	r3, [pc, #176]	; (8018894 <UTIL_TIMER_Stop+0xd8>)
 80187e4:	681b      	ldr	r3, [r3, #0]
 80187e6:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 80187e8:	687b      	ldr	r3, [r7, #4]
 80187ea:	2201      	movs	r2, #1
 80187ec:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 80187ee:	4b29      	ldr	r3, [pc, #164]	; (8018894 <UTIL_TIMER_Stop+0xd8>)
 80187f0:	681b      	ldr	r3, [r3, #0]
 80187f2:	2b00      	cmp	r3, #0
 80187f4:	d041      	beq.n	801887a <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 80187f6:	687b      	ldr	r3, [r7, #4]
 80187f8:	2200      	movs	r2, #0
 80187fa:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 80187fc:	4b25      	ldr	r3, [pc, #148]	; (8018894 <UTIL_TIMER_Stop+0xd8>)
 80187fe:	681b      	ldr	r3, [r3, #0]
 8018800:	687a      	ldr	r2, [r7, #4]
 8018802:	429a      	cmp	r2, r3
 8018804:	d134      	bne.n	8018870 <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 8018806:	4b23      	ldr	r3, [pc, #140]	; (8018894 <UTIL_TIMER_Stop+0xd8>)
 8018808:	681b      	ldr	r3, [r3, #0]
 801880a:	2200      	movs	r2, #0
 801880c:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 801880e:	4b21      	ldr	r3, [pc, #132]	; (8018894 <UTIL_TIMER_Stop+0xd8>)
 8018810:	681b      	ldr	r3, [r3, #0]
 8018812:	695b      	ldr	r3, [r3, #20]
 8018814:	2b00      	cmp	r3, #0
 8018816:	d00a      	beq.n	801882e <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 8018818:	4b1e      	ldr	r3, [pc, #120]	; (8018894 <UTIL_TIMER_Stop+0xd8>)
 801881a:	681b      	ldr	r3, [r3, #0]
 801881c:	695b      	ldr	r3, [r3, #20]
 801881e:	4a1d      	ldr	r2, [pc, #116]	; (8018894 <UTIL_TIMER_Stop+0xd8>)
 8018820:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 8018822:	4b1c      	ldr	r3, [pc, #112]	; (8018894 <UTIL_TIMER_Stop+0xd8>)
 8018824:	681b      	ldr	r3, [r3, #0]
 8018826:	4618      	mov	r0, r3
 8018828:	f000 f92c 	bl	8018a84 <TimerSetTimeout>
 801882c:	e023      	b.n	8018876 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 801882e:	4b1a      	ldr	r3, [pc, #104]	; (8018898 <UTIL_TIMER_Stop+0xdc>)
 8018830:	68db      	ldr	r3, [r3, #12]
 8018832:	4798      	blx	r3
            TimerListHead = NULL;
 8018834:	4b17      	ldr	r3, [pc, #92]	; (8018894 <UTIL_TIMER_Stop+0xd8>)
 8018836:	2200      	movs	r2, #0
 8018838:	601a      	str	r2, [r3, #0]
 801883a:	e01c      	b.n	8018876 <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 801883c:	697a      	ldr	r2, [r7, #20]
 801883e:	687b      	ldr	r3, [r7, #4]
 8018840:	429a      	cmp	r2, r3
 8018842:	d110      	bne.n	8018866 <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 8018844:	697b      	ldr	r3, [r7, #20]
 8018846:	695b      	ldr	r3, [r3, #20]
 8018848:	2b00      	cmp	r3, #0
 801884a:	d006      	beq.n	801885a <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 801884c:	697b      	ldr	r3, [r7, #20]
 801884e:	695b      	ldr	r3, [r3, #20]
 8018850:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 8018852:	69bb      	ldr	r3, [r7, #24]
 8018854:	697a      	ldr	r2, [r7, #20]
 8018856:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 8018858:	e00d      	b.n	8018876 <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 801885a:	2300      	movs	r3, #0
 801885c:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801885e:	69bb      	ldr	r3, [r7, #24]
 8018860:	697a      	ldr	r2, [r7, #20]
 8018862:	615a      	str	r2, [r3, #20]
            break;
 8018864:	e007      	b.n	8018876 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 8018866:	697b      	ldr	r3, [r7, #20]
 8018868:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 801886a:	697b      	ldr	r3, [r7, #20]
 801886c:	695b      	ldr	r3, [r3, #20]
 801886e:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 8018870:	697b      	ldr	r3, [r7, #20]
 8018872:	2b00      	cmp	r3, #0
 8018874:	d1e2      	bne.n	801883c <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 8018876:	2300      	movs	r3, #0
 8018878:	77fb      	strb	r3, [r7, #31]
 801887a:	693b      	ldr	r3, [r7, #16]
 801887c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801887e:	68bb      	ldr	r3, [r7, #8]
 8018880:	f383 8810 	msr	PRIMASK, r3
}
 8018884:	e001      	b.n	801888a <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 8018886:	2301      	movs	r3, #1
 8018888:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 801888a:	7ffb      	ldrb	r3, [r7, #31]
}
 801888c:	4618      	mov	r0, r3
 801888e:	3720      	adds	r7, #32
 8018890:	46bd      	mov	sp, r7
 8018892:	bd80      	pop	{r7, pc}
 8018894:	20000d90 	.word	0x20000d90
 8018898:	08019804 	.word	0x08019804

0801889c <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 801889c:	b580      	push	{r7, lr}
 801889e:	b084      	sub	sp, #16
 80188a0:	af00      	add	r7, sp, #0
 80188a2:	6078      	str	r0, [r7, #4]
 80188a4:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 80188a6:	2300      	movs	r3, #0
 80188a8:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 80188aa:	687b      	ldr	r3, [r7, #4]
 80188ac:	2b00      	cmp	r3, #0
 80188ae:	d102      	bne.n	80188b6 <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 80188b0:	2301      	movs	r3, #1
 80188b2:	73fb      	strb	r3, [r7, #15]
 80188b4:	e014      	b.n	80188e0 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 80188b6:	4b0d      	ldr	r3, [pc, #52]	; (80188ec <UTIL_TIMER_SetPeriod+0x50>)
 80188b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80188ba:	6838      	ldr	r0, [r7, #0]
 80188bc:	4798      	blx	r3
 80188be:	4602      	mov	r2, r0
 80188c0:	687b      	ldr	r3, [r7, #4]
 80188c2:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 80188c4:	6878      	ldr	r0, [r7, #4]
 80188c6:	f000 f8c1 	bl	8018a4c <TimerExists>
 80188ca:	4603      	mov	r3, r0
 80188cc:	2b00      	cmp	r3, #0
 80188ce:	d007      	beq.n	80188e0 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 80188d0:	6878      	ldr	r0, [r7, #4]
 80188d2:	f7ff ff73 	bl	80187bc <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 80188d6:	6878      	ldr	r0, [r7, #4]
 80188d8:	f7ff ff02 	bl	80186e0 <UTIL_TIMER_Start>
 80188dc:	4603      	mov	r3, r0
 80188de:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 80188e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80188e2:	4618      	mov	r0, r3
 80188e4:	3710      	adds	r7, #16
 80188e6:	46bd      	mov	sp, r7
 80188e8:	bd80      	pop	{r7, pc}
 80188ea:	bf00      	nop
 80188ec:	08019804 	.word	0x08019804

080188f0 <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 80188f0:	b590      	push	{r4, r7, lr}
 80188f2:	b089      	sub	sp, #36	; 0x24
 80188f4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80188f6:	f3ef 8310 	mrs	r3, PRIMASK
 80188fa:	60bb      	str	r3, [r7, #8]
  return(result);
 80188fc:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 80188fe:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 8018900:	b672      	cpsid	i
}
 8018902:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 8018904:	4b38      	ldr	r3, [pc, #224]	; (80189e8 <UTIL_TIMER_IRQ_Handler+0xf8>)
 8018906:	695b      	ldr	r3, [r3, #20]
 8018908:	4798      	blx	r3
 801890a:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 801890c:	4b36      	ldr	r3, [pc, #216]	; (80189e8 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801890e:	691b      	ldr	r3, [r3, #16]
 8018910:	4798      	blx	r3
 8018912:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 8018914:	693a      	ldr	r2, [r7, #16]
 8018916:	697b      	ldr	r3, [r7, #20]
 8018918:	1ad3      	subs	r3, r2, r3
 801891a:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 801891c:	4b33      	ldr	r3, [pc, #204]	; (80189ec <UTIL_TIMER_IRQ_Handler+0xfc>)
 801891e:	681b      	ldr	r3, [r3, #0]
 8018920:	2b00      	cmp	r3, #0
 8018922:	d037      	beq.n	8018994 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 8018924:	4b31      	ldr	r3, [pc, #196]	; (80189ec <UTIL_TIMER_IRQ_Handler+0xfc>)
 8018926:	681b      	ldr	r3, [r3, #0]
 8018928:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 801892a:	69fb      	ldr	r3, [r7, #28]
 801892c:	681b      	ldr	r3, [r3, #0]
 801892e:	68fa      	ldr	r2, [r7, #12]
 8018930:	429a      	cmp	r2, r3
 8018932:	d206      	bcs.n	8018942 <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 8018934:	69fb      	ldr	r3, [r7, #28]
 8018936:	681a      	ldr	r2, [r3, #0]
 8018938:	68fb      	ldr	r3, [r7, #12]
 801893a:	1ad2      	subs	r2, r2, r3
 801893c:	69fb      	ldr	r3, [r7, #28]
 801893e:	601a      	str	r2, [r3, #0]
 8018940:	e002      	b.n	8018948 <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 8018942:	69fb      	ldr	r3, [r7, #28]
 8018944:	2200      	movs	r2, #0
 8018946:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 8018948:	69fb      	ldr	r3, [r7, #28]
 801894a:	695b      	ldr	r3, [r3, #20]
 801894c:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 801894e:	69fb      	ldr	r3, [r7, #28]
 8018950:	2b00      	cmp	r3, #0
 8018952:	d1ea      	bne.n	801892a <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 8018954:	e01e      	b.n	8018994 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 8018956:	4b25      	ldr	r3, [pc, #148]	; (80189ec <UTIL_TIMER_IRQ_Handler+0xfc>)
 8018958:	681b      	ldr	r3, [r3, #0]
 801895a:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 801895c:	4b23      	ldr	r3, [pc, #140]	; (80189ec <UTIL_TIMER_IRQ_Handler+0xfc>)
 801895e:	681b      	ldr	r3, [r3, #0]
 8018960:	695b      	ldr	r3, [r3, #20]
 8018962:	4a22      	ldr	r2, [pc, #136]	; (80189ec <UTIL_TIMER_IRQ_Handler+0xfc>)
 8018964:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 8018966:	69fb      	ldr	r3, [r7, #28]
 8018968:	2200      	movs	r2, #0
 801896a:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 801896c:	69fb      	ldr	r3, [r7, #28]
 801896e:	2200      	movs	r2, #0
 8018970:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 8018972:	69fb      	ldr	r3, [r7, #28]
 8018974:	68db      	ldr	r3, [r3, #12]
 8018976:	69fa      	ldr	r2, [r7, #28]
 8018978:	6912      	ldr	r2, [r2, #16]
 801897a:	4610      	mov	r0, r2
 801897c:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 801897e:	69fb      	ldr	r3, [r7, #28]
 8018980:	7adb      	ldrb	r3, [r3, #11]
 8018982:	2b01      	cmp	r3, #1
 8018984:	d106      	bne.n	8018994 <UTIL_TIMER_IRQ_Handler+0xa4>
 8018986:	69fb      	ldr	r3, [r7, #28]
 8018988:	7a9b      	ldrb	r3, [r3, #10]
 801898a:	2b00      	cmp	r3, #0
 801898c:	d102      	bne.n	8018994 <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 801898e:	69f8      	ldr	r0, [r7, #28]
 8018990:	f7ff fea6 	bl	80186e0 <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 8018994:	4b15      	ldr	r3, [pc, #84]	; (80189ec <UTIL_TIMER_IRQ_Handler+0xfc>)
 8018996:	681b      	ldr	r3, [r3, #0]
 8018998:	2b00      	cmp	r3, #0
 801899a:	d00d      	beq.n	80189b8 <UTIL_TIMER_IRQ_Handler+0xc8>
 801899c:	4b13      	ldr	r3, [pc, #76]	; (80189ec <UTIL_TIMER_IRQ_Handler+0xfc>)
 801899e:	681b      	ldr	r3, [r3, #0]
 80189a0:	681b      	ldr	r3, [r3, #0]
 80189a2:	2b00      	cmp	r3, #0
 80189a4:	d0d7      	beq.n	8018956 <UTIL_TIMER_IRQ_Handler+0x66>
 80189a6:	4b11      	ldr	r3, [pc, #68]	; (80189ec <UTIL_TIMER_IRQ_Handler+0xfc>)
 80189a8:	681b      	ldr	r3, [r3, #0]
 80189aa:	681c      	ldr	r4, [r3, #0]
 80189ac:	4b0e      	ldr	r3, [pc, #56]	; (80189e8 <UTIL_TIMER_IRQ_Handler+0xf8>)
 80189ae:	699b      	ldr	r3, [r3, #24]
 80189b0:	4798      	blx	r3
 80189b2:	4603      	mov	r3, r0
 80189b4:	429c      	cmp	r4, r3
 80189b6:	d3ce      	bcc.n	8018956 <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 80189b8:	4b0c      	ldr	r3, [pc, #48]	; (80189ec <UTIL_TIMER_IRQ_Handler+0xfc>)
 80189ba:	681b      	ldr	r3, [r3, #0]
 80189bc:	2b00      	cmp	r3, #0
 80189be:	d009      	beq.n	80189d4 <UTIL_TIMER_IRQ_Handler+0xe4>
 80189c0:	4b0a      	ldr	r3, [pc, #40]	; (80189ec <UTIL_TIMER_IRQ_Handler+0xfc>)
 80189c2:	681b      	ldr	r3, [r3, #0]
 80189c4:	7a1b      	ldrb	r3, [r3, #8]
 80189c6:	2b00      	cmp	r3, #0
 80189c8:	d104      	bne.n	80189d4 <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 80189ca:	4b08      	ldr	r3, [pc, #32]	; (80189ec <UTIL_TIMER_IRQ_Handler+0xfc>)
 80189cc:	681b      	ldr	r3, [r3, #0]
 80189ce:	4618      	mov	r0, r3
 80189d0:	f000 f858 	bl	8018a84 <TimerSetTimeout>
 80189d4:	69bb      	ldr	r3, [r7, #24]
 80189d6:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80189d8:	687b      	ldr	r3, [r7, #4]
 80189da:	f383 8810 	msr	PRIMASK, r3
}
 80189de:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 80189e0:	bf00      	nop
 80189e2:	3724      	adds	r7, #36	; 0x24
 80189e4:	46bd      	mov	sp, r7
 80189e6:	bd90      	pop	{r4, r7, pc}
 80189e8:	08019804 	.word	0x08019804
 80189ec:	20000d90 	.word	0x20000d90

080189f0 <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 80189f0:	b580      	push	{r7, lr}
 80189f2:	b082      	sub	sp, #8
 80189f4:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 80189f6:	4b06      	ldr	r3, [pc, #24]	; (8018a10 <UTIL_TIMER_GetCurrentTime+0x20>)
 80189f8:	69db      	ldr	r3, [r3, #28]
 80189fa:	4798      	blx	r3
 80189fc:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 80189fe:	4b04      	ldr	r3, [pc, #16]	; (8018a10 <UTIL_TIMER_GetCurrentTime+0x20>)
 8018a00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8018a02:	6878      	ldr	r0, [r7, #4]
 8018a04:	4798      	blx	r3
 8018a06:	4603      	mov	r3, r0
}
 8018a08:	4618      	mov	r0, r3
 8018a0a:	3708      	adds	r7, #8
 8018a0c:	46bd      	mov	sp, r7
 8018a0e:	bd80      	pop	{r7, pc}
 8018a10:	08019804 	.word	0x08019804

08018a14 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 8018a14:	b580      	push	{r7, lr}
 8018a16:	b084      	sub	sp, #16
 8018a18:	af00      	add	r7, sp, #0
 8018a1a:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 8018a1c:	4b0a      	ldr	r3, [pc, #40]	; (8018a48 <UTIL_TIMER_GetElapsedTime+0x34>)
 8018a1e:	69db      	ldr	r3, [r3, #28]
 8018a20:	4798      	blx	r3
 8018a22:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 8018a24:	4b08      	ldr	r3, [pc, #32]	; (8018a48 <UTIL_TIMER_GetElapsedTime+0x34>)
 8018a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018a28:	6878      	ldr	r0, [r7, #4]
 8018a2a:	4798      	blx	r3
 8018a2c:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 8018a2e:	4b06      	ldr	r3, [pc, #24]	; (8018a48 <UTIL_TIMER_GetElapsedTime+0x34>)
 8018a30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8018a32:	68f9      	ldr	r1, [r7, #12]
 8018a34:	68ba      	ldr	r2, [r7, #8]
 8018a36:	1a8a      	subs	r2, r1, r2
 8018a38:	4610      	mov	r0, r2
 8018a3a:	4798      	blx	r3
 8018a3c:	4603      	mov	r3, r0
}
 8018a3e:	4618      	mov	r0, r3
 8018a40:	3710      	adds	r7, #16
 8018a42:	46bd      	mov	sp, r7
 8018a44:	bd80      	pop	{r7, pc}
 8018a46:	bf00      	nop
 8018a48:	08019804 	.word	0x08019804

08018a4c <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 8018a4c:	b480      	push	{r7}
 8018a4e:	b085      	sub	sp, #20
 8018a50:	af00      	add	r7, sp, #0
 8018a52:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8018a54:	4b0a      	ldr	r3, [pc, #40]	; (8018a80 <TimerExists+0x34>)
 8018a56:	681b      	ldr	r3, [r3, #0]
 8018a58:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 8018a5a:	e008      	b.n	8018a6e <TimerExists+0x22>
  {
    if( cur == TimerObject )
 8018a5c:	68fa      	ldr	r2, [r7, #12]
 8018a5e:	687b      	ldr	r3, [r7, #4]
 8018a60:	429a      	cmp	r2, r3
 8018a62:	d101      	bne.n	8018a68 <TimerExists+0x1c>
    {
      return true;
 8018a64:	2301      	movs	r3, #1
 8018a66:	e006      	b.n	8018a76 <TimerExists+0x2a>
    }
    cur = cur->Next;
 8018a68:	68fb      	ldr	r3, [r7, #12]
 8018a6a:	695b      	ldr	r3, [r3, #20]
 8018a6c:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 8018a6e:	68fb      	ldr	r3, [r7, #12]
 8018a70:	2b00      	cmp	r3, #0
 8018a72:	d1f3      	bne.n	8018a5c <TimerExists+0x10>
  }
  return false;
 8018a74:	2300      	movs	r3, #0
}
 8018a76:	4618      	mov	r0, r3
 8018a78:	3714      	adds	r7, #20
 8018a7a:	46bd      	mov	sp, r7
 8018a7c:	bc80      	pop	{r7}
 8018a7e:	4770      	bx	lr
 8018a80:	20000d90 	.word	0x20000d90

08018a84 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 8018a84:	b590      	push	{r4, r7, lr}
 8018a86:	b085      	sub	sp, #20
 8018a88:	af00      	add	r7, sp, #0
 8018a8a:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 8018a8c:	4b11      	ldr	r3, [pc, #68]	; (8018ad4 <TimerSetTimeout+0x50>)
 8018a8e:	6a1b      	ldr	r3, [r3, #32]
 8018a90:	4798      	blx	r3
 8018a92:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 8018a94:	687b      	ldr	r3, [r7, #4]
 8018a96:	2201      	movs	r2, #1
 8018a98:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 8018a9a:	687b      	ldr	r3, [r7, #4]
 8018a9c:	681c      	ldr	r4, [r3, #0]
 8018a9e:	4b0d      	ldr	r3, [pc, #52]	; (8018ad4 <TimerSetTimeout+0x50>)
 8018aa0:	699b      	ldr	r3, [r3, #24]
 8018aa2:	4798      	blx	r3
 8018aa4:	4602      	mov	r2, r0
 8018aa6:	68fb      	ldr	r3, [r7, #12]
 8018aa8:	4413      	add	r3, r2
 8018aaa:	429c      	cmp	r4, r3
 8018aac:	d207      	bcs.n	8018abe <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 8018aae:	4b09      	ldr	r3, [pc, #36]	; (8018ad4 <TimerSetTimeout+0x50>)
 8018ab0:	699b      	ldr	r3, [r3, #24]
 8018ab2:	4798      	blx	r3
 8018ab4:	4602      	mov	r2, r0
 8018ab6:	68fb      	ldr	r3, [r7, #12]
 8018ab8:	441a      	add	r2, r3
 8018aba:	687b      	ldr	r3, [r7, #4]
 8018abc:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 8018abe:	4b05      	ldr	r3, [pc, #20]	; (8018ad4 <TimerSetTimeout+0x50>)
 8018ac0:	689b      	ldr	r3, [r3, #8]
 8018ac2:	687a      	ldr	r2, [r7, #4]
 8018ac4:	6812      	ldr	r2, [r2, #0]
 8018ac6:	4610      	mov	r0, r2
 8018ac8:	4798      	blx	r3
}
 8018aca:	bf00      	nop
 8018acc:	3714      	adds	r7, #20
 8018ace:	46bd      	mov	sp, r7
 8018ad0:	bd90      	pop	{r4, r7, pc}
 8018ad2:	bf00      	nop
 8018ad4:	08019804 	.word	0x08019804

08018ad8 <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 8018ad8:	b480      	push	{r7}
 8018ada:	b085      	sub	sp, #20
 8018adc:	af00      	add	r7, sp, #0
 8018ade:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8018ae0:	4b14      	ldr	r3, [pc, #80]	; (8018b34 <TimerInsertTimer+0x5c>)
 8018ae2:	681b      	ldr	r3, [r3, #0]
 8018ae4:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 8018ae6:	4b13      	ldr	r3, [pc, #76]	; (8018b34 <TimerInsertTimer+0x5c>)
 8018ae8:	681b      	ldr	r3, [r3, #0]
 8018aea:	695b      	ldr	r3, [r3, #20]
 8018aec:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 8018aee:	e012      	b.n	8018b16 <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 8018af0:	687b      	ldr	r3, [r7, #4]
 8018af2:	681a      	ldr	r2, [r3, #0]
 8018af4:	68bb      	ldr	r3, [r7, #8]
 8018af6:	681b      	ldr	r3, [r3, #0]
 8018af8:	429a      	cmp	r2, r3
 8018afa:	d905      	bls.n	8018b08 <TimerInsertTimer+0x30>
    {
        cur = next;
 8018afc:	68bb      	ldr	r3, [r7, #8]
 8018afe:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 8018b00:	68bb      	ldr	r3, [r7, #8]
 8018b02:	695b      	ldr	r3, [r3, #20]
 8018b04:	60bb      	str	r3, [r7, #8]
 8018b06:	e006      	b.n	8018b16 <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 8018b08:	68fb      	ldr	r3, [r7, #12]
 8018b0a:	687a      	ldr	r2, [r7, #4]
 8018b0c:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 8018b0e:	687b      	ldr	r3, [r7, #4]
 8018b10:	68ba      	ldr	r2, [r7, #8]
 8018b12:	615a      	str	r2, [r3, #20]
        return;
 8018b14:	e009      	b.n	8018b2a <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 8018b16:	68fb      	ldr	r3, [r7, #12]
 8018b18:	695b      	ldr	r3, [r3, #20]
 8018b1a:	2b00      	cmp	r3, #0
 8018b1c:	d1e8      	bne.n	8018af0 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 8018b1e:	68fb      	ldr	r3, [r7, #12]
 8018b20:	687a      	ldr	r2, [r7, #4]
 8018b22:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 8018b24:	687b      	ldr	r3, [r7, #4]
 8018b26:	2200      	movs	r2, #0
 8018b28:	615a      	str	r2, [r3, #20]
}
 8018b2a:	3714      	adds	r7, #20
 8018b2c:	46bd      	mov	sp, r7
 8018b2e:	bc80      	pop	{r7}
 8018b30:	4770      	bx	lr
 8018b32:	bf00      	nop
 8018b34:	20000d90 	.word	0x20000d90

08018b38 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 8018b38:	b580      	push	{r7, lr}
 8018b3a:	b084      	sub	sp, #16
 8018b3c:	af00      	add	r7, sp, #0
 8018b3e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8018b40:	4b0b      	ldr	r3, [pc, #44]	; (8018b70 <TimerInsertNewHeadTimer+0x38>)
 8018b42:	681b      	ldr	r3, [r3, #0]
 8018b44:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 8018b46:	68fb      	ldr	r3, [r7, #12]
 8018b48:	2b00      	cmp	r3, #0
 8018b4a:	d002      	beq.n	8018b52 <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 8018b4c:	68fb      	ldr	r3, [r7, #12]
 8018b4e:	2200      	movs	r2, #0
 8018b50:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 8018b52:	687b      	ldr	r3, [r7, #4]
 8018b54:	68fa      	ldr	r2, [r7, #12]
 8018b56:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 8018b58:	4a05      	ldr	r2, [pc, #20]	; (8018b70 <TimerInsertNewHeadTimer+0x38>)
 8018b5a:	687b      	ldr	r3, [r7, #4]
 8018b5c:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 8018b5e:	4b04      	ldr	r3, [pc, #16]	; (8018b70 <TimerInsertNewHeadTimer+0x38>)
 8018b60:	681b      	ldr	r3, [r3, #0]
 8018b62:	4618      	mov	r0, r3
 8018b64:	f7ff ff8e 	bl	8018a84 <TimerSetTimeout>
}
 8018b68:	bf00      	nop
 8018b6a:	3710      	adds	r7, #16
 8018b6c:	46bd      	mov	sp, r7
 8018b6e:	bd80      	pop	{r7, pc}
 8018b70:	20000d90 	.word	0x20000d90

08018b74 <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 8018b74:	b580      	push	{r7, lr}
 8018b76:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 8018b78:	2218      	movs	r2, #24
 8018b7a:	2100      	movs	r1, #0
 8018b7c:	4807      	ldr	r0, [pc, #28]	; (8018b9c <UTIL_ADV_TRACE_Init+0x28>)
 8018b7e:	f7ff f80e 	bl	8017b9e <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 8018b82:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8018b86:	2100      	movs	r1, #0
 8018b88:	4805      	ldr	r0, [pc, #20]	; (8018ba0 <UTIL_ADV_TRACE_Init+0x2c>)
 8018b8a:	f7ff f808 	bl	8017b9e <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();

  /* Initialize the Low Level interface */
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 8018b8e:	4b05      	ldr	r3, [pc, #20]	; (8018ba4 <UTIL_ADV_TRACE_Init+0x30>)
 8018b90:	681b      	ldr	r3, [r3, #0]
 8018b92:	4805      	ldr	r0, [pc, #20]	; (8018ba8 <UTIL_ADV_TRACE_Init+0x34>)
 8018b94:	4798      	blx	r3
 8018b96:	4603      	mov	r3, r0
}
 8018b98:	4618      	mov	r0, r3
 8018b9a:	bd80      	pop	{r7, pc}
 8018b9c:	20000d94 	.word	0x20000d94
 8018ba0:	20000dac 	.word	0x20000dac
 8018ba4:	08019844 	.word	0x08019844
 8018ba8:	08018e19 	.word	0x08018e19

08018bac <UTIL_ADV_TRACE_IsBufferEmpty>:
  /* Un-initialize the Low Level interface */
  return UTIL_TraceDriver.DeInit();
}

uint8_t UTIL_ADV_TRACE_IsBufferEmpty(void)
{
 8018bac:	b480      	push	{r7}
 8018bae:	af00      	add	r7, sp, #0
  /* check of the buffer is empty */
  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 8018bb0:	4b06      	ldr	r3, [pc, #24]	; (8018bcc <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 8018bb2:	8a5a      	ldrh	r2, [r3, #18]
 8018bb4:	4b05      	ldr	r3, [pc, #20]	; (8018bcc <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 8018bb6:	8a1b      	ldrh	r3, [r3, #16]
 8018bb8:	429a      	cmp	r2, r3
 8018bba:	d101      	bne.n	8018bc0 <UTIL_ADV_TRACE_IsBufferEmpty+0x14>
    return 1;
 8018bbc:	2301      	movs	r3, #1
 8018bbe:	e000      	b.n	8018bc2 <UTIL_ADV_TRACE_IsBufferEmpty+0x16>
  return 0;
 8018bc0:	2300      	movs	r3, #0
}
 8018bc2:	4618      	mov	r0, r3
 8018bc4:	46bd      	mov	sp, r7
 8018bc6:	bc80      	pop	{r7}
 8018bc8:	4770      	bx	lr
 8018bca:	bf00      	nop
 8018bcc:	20000d94 	.word	0x20000d94

08018bd0 <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 8018bd0:	b408      	push	{r3}
 8018bd2:	b580      	push	{r7, lr}
 8018bd4:	b08d      	sub	sp, #52	; 0x34
 8018bd6:	af00      	add	r7, sp, #0
 8018bd8:	60f8      	str	r0, [r7, #12]
 8018bda:	60b9      	str	r1, [r7, #8]
 8018bdc:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 8018bde:	2300      	movs	r3, #0
 8018be0:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 8018be2:	2300      	movs	r3, #0
 8018be4:	85bb      	strh	r3, [r7, #44]	; 0x2c

  /* check verbose level */
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 8018be6:	4b38      	ldr	r3, [pc, #224]	; (8018cc8 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 8018be8:	7a1b      	ldrb	r3, [r3, #8]
 8018bea:	461a      	mov	r2, r3
 8018bec:	68fb      	ldr	r3, [r7, #12]
 8018bee:	4293      	cmp	r3, r2
 8018bf0:	d902      	bls.n	8018bf8 <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 8018bf2:	f06f 0304 	mvn.w	r3, #4
 8018bf6:	e05f      	b.n	8018cb8 <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 8018bf8:	4b33      	ldr	r3, [pc, #204]	; (8018cc8 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 8018bfa:	68da      	ldr	r2, [r3, #12]
 8018bfc:	68bb      	ldr	r3, [r7, #8]
 8018bfe:	4013      	ands	r3, r2
 8018c00:	68ba      	ldr	r2, [r7, #8]
 8018c02:	429a      	cmp	r2, r3
 8018c04:	d002      	beq.n	8018c0c <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 8018c06:	f06f 0305 	mvn.w	r3, #5
 8018c0a:	e055      	b.n	8018cb8 <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 8018c0c:	4b2e      	ldr	r3, [pc, #184]	; (8018cc8 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 8018c0e:	685b      	ldr	r3, [r3, #4]
 8018c10:	2b00      	cmp	r3, #0
 8018c12:	d00a      	beq.n	8018c2a <UTIL_ADV_TRACE_COND_FSend+0x5a>
 8018c14:	687b      	ldr	r3, [r7, #4]
 8018c16:	2b00      	cmp	r3, #0
 8018c18:	d007      	beq.n	8018c2a <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 8018c1a:	4b2b      	ldr	r3, [pc, #172]	; (8018cc8 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 8018c1c:	685b      	ldr	r3, [r3, #4]
 8018c1e:	f107 0116 	add.w	r1, r7, #22
 8018c22:	f107 0218 	add.w	r2, r7, #24
 8018c26:	4610      	mov	r0, r2
 8018c28:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 8018c2a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8018c2e:	62bb      	str	r3, [r7, #40]	; 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8018c30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018c32:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8018c34:	f44f 7100 	mov.w	r1, #512	; 0x200
 8018c38:	4824      	ldr	r0, [pc, #144]	; (8018ccc <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 8018c3a:	f7ff fa3f 	bl	80180bc <tiny_vsnprintf_like>
 8018c3e:	4603      	mov	r3, r0
 8018c40:	85bb      	strh	r3, [r7, #44]	; 0x2c

  TRACE_Lock();
 8018c42:	f000 f9f3 	bl	801902c <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 8018c46:	8afa      	ldrh	r2, [r7, #22]
 8018c48:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8018c4a:	4413      	add	r3, r2
 8018c4c:	b29b      	uxth	r3, r3
 8018c4e:	f107 0214 	add.w	r2, r7, #20
 8018c52:	4611      	mov	r1, r2
 8018c54:	4618      	mov	r0, r3
 8018c56:	f000 f96b 	bl	8018f30 <TRACE_AllocateBufer>
 8018c5a:	4603      	mov	r3, r0
 8018c5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018c60:	d026      	beq.n	8018cb0 <UTIL_ADV_TRACE_COND_FSend+0xe0>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 8018c62:	2300      	movs	r3, #0
 8018c64:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8018c66:	e00f      	b.n	8018c88 <UTIL_ADV_TRACE_COND_FSend+0xb8>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 8018c68:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8018c6a:	8aba      	ldrh	r2, [r7, #20]
 8018c6c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8018c70:	440b      	add	r3, r1
 8018c72:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 8018c76:	4b16      	ldr	r3, [pc, #88]	; (8018cd0 <UTIL_ADV_TRACE_COND_FSend+0x100>)
 8018c78:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 8018c7a:	8abb      	ldrh	r3, [r7, #20]
 8018c7c:	3301      	adds	r3, #1
 8018c7e:	b29b      	uxth	r3, r3
 8018c80:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 8018c82:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8018c84:	3301      	adds	r3, #1
 8018c86:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8018c88:	8afb      	ldrh	r3, [r7, #22]
 8018c8a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8018c8c:	429a      	cmp	r2, r3
 8018c8e:	d3eb      	bcc.n	8018c68 <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8018c90:	8abb      	ldrh	r3, [r7, #20]
 8018c92:	461a      	mov	r2, r3
 8018c94:	4b0e      	ldr	r3, [pc, #56]	; (8018cd0 <UTIL_ADV_TRACE_COND_FSend+0x100>)
 8018c96:	18d0      	adds	r0, r2, r3
 8018c98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018c9a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8018c9c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8018ca0:	f7ff fa0c 	bl	80180bc <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 8018ca4:	f000 f9e0 	bl	8019068 <TRACE_UnLock>

    return TRACE_Send();
 8018ca8:	f000 f832 	bl	8018d10 <TRACE_Send>
 8018cac:	4603      	mov	r3, r0
 8018cae:	e003      	b.n	8018cb8 <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 8018cb0:	f000 f9da 	bl	8019068 <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 8018cb4:	f06f 0302 	mvn.w	r3, #2
  buff_size += (uint16_t) UTIL_ADV_TRACE_VSNPRINTF((char* )(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 8018cb8:	4618      	mov	r0, r3
 8018cba:	3734      	adds	r7, #52	; 0x34
 8018cbc:	46bd      	mov	sp, r7
 8018cbe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8018cc2:	b001      	add	sp, #4
 8018cc4:	4770      	bx	lr
 8018cc6:	bf00      	nop
 8018cc8:	20000d94 	.word	0x20000d94
 8018ccc:	200011ac 	.word	0x200011ac
 8018cd0:	20000dac 	.word	0x20000dac

08018cd4 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 8018cd4:	b480      	push	{r7}
 8018cd6:	b083      	sub	sp, #12
 8018cd8:	af00      	add	r7, sp, #0
 8018cda:	6078      	str	r0, [r7, #4]
  ADV_TRACE_Ctx.timestamp_func = *cb;
 8018cdc:	4a03      	ldr	r2, [pc, #12]	; (8018cec <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 8018cde:	687b      	ldr	r3, [r7, #4]
 8018ce0:	6053      	str	r3, [r2, #4]
}
 8018ce2:	bf00      	nop
 8018ce4:	370c      	adds	r7, #12
 8018ce6:	46bd      	mov	sp, r7
 8018ce8:	bc80      	pop	{r7}
 8018cea:	4770      	bx	lr
 8018cec:	20000d94 	.word	0x20000d94

08018cf0 <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 8018cf0:	b480      	push	{r7}
 8018cf2:	b083      	sub	sp, #12
 8018cf4:	af00      	add	r7, sp, #0
 8018cf6:	4603      	mov	r3, r0
 8018cf8:	71fb      	strb	r3, [r7, #7]
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 8018cfa:	4a04      	ldr	r2, [pc, #16]	; (8018d0c <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 8018cfc:	79fb      	ldrb	r3, [r7, #7]
 8018cfe:	7213      	strb	r3, [r2, #8]
}
 8018d00:	bf00      	nop
 8018d02:	370c      	adds	r7, #12
 8018d04:	46bd      	mov	sp, r7
 8018d06:	bc80      	pop	{r7}
 8018d08:	4770      	bx	lr
 8018d0a:	bf00      	nop
 8018d0c:	20000d94 	.word	0x20000d94

08018d10 <TRACE_Send>:
/**
 * @brief send the data of the trace to low layer
 * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
 */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 8018d10:	b580      	push	{r7, lr}
 8018d12:	b088      	sub	sp, #32
 8018d14:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 8018d16:	2300      	movs	r3, #0
 8018d18:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 8018d1a:	2300      	movs	r3, #0
 8018d1c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018d1e:	f3ef 8310 	mrs	r3, PRIMASK
 8018d22:	613b      	str	r3, [r7, #16]
  return(result);
 8018d24:	693b      	ldr	r3, [r7, #16]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 8018d26:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8018d28:	b672      	cpsid	i
}
 8018d2a:	bf00      	nop

  if(TRACE_IsLocked() == 0u)
 8018d2c:	f000 f9ba 	bl	80190a4 <TRACE_IsLocked>
 8018d30:	4603      	mov	r3, r0
 8018d32:	2b00      	cmp	r3, #0
 8018d34:	d15d      	bne.n	8018df2 <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 8018d36:	f000 f979 	bl	801902c <TRACE_Lock>

    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 8018d3a:	4b34      	ldr	r3, [pc, #208]	; (8018e0c <TRACE_Send+0xfc>)
 8018d3c:	8a1a      	ldrh	r2, [r3, #16]
 8018d3e:	4b33      	ldr	r3, [pc, #204]	; (8018e0c <TRACE_Send+0xfc>)
 8018d40:	8a5b      	ldrh	r3, [r3, #18]
 8018d42:	429a      	cmp	r2, r3
 8018d44:	d04d      	beq.n	8018de2 <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 8018d46:	4b31      	ldr	r3, [pc, #196]	; (8018e0c <TRACE_Send+0xfc>)
 8018d48:	789b      	ldrb	r3, [r3, #2]
 8018d4a:	2b01      	cmp	r3, #1
 8018d4c:	d117      	bne.n	8018d7e <TRACE_Send+0x6e>
      {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 8018d4e:	4b2f      	ldr	r3, [pc, #188]	; (8018e0c <TRACE_Send+0xfc>)
 8018d50:	881a      	ldrh	r2, [r3, #0]
 8018d52:	4b2e      	ldr	r3, [pc, #184]	; (8018e0c <TRACE_Send+0xfc>)
 8018d54:	8a1b      	ldrh	r3, [r3, #16]
 8018d56:	1ad3      	subs	r3, r2, r3
 8018d58:	b29a      	uxth	r2, r3
 8018d5a:	4b2c      	ldr	r3, [pc, #176]	; (8018e0c <TRACE_Send+0xfc>)
 8018d5c:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 8018d5e:	4b2b      	ldr	r3, [pc, #172]	; (8018e0c <TRACE_Send+0xfc>)
 8018d60:	2202      	movs	r2, #2
 8018d62:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 8018d64:	4b29      	ldr	r3, [pc, #164]	; (8018e0c <TRACE_Send+0xfc>)
 8018d66:	2200      	movs	r2, #0
 8018d68:	801a      	strh	r2, [r3, #0]

        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 8018d6a:	4b28      	ldr	r3, [pc, #160]	; (8018e0c <TRACE_Send+0xfc>)
 8018d6c:	8a9b      	ldrh	r3, [r3, #20]
 8018d6e:	2b00      	cmp	r3, #0
 8018d70:	d105      	bne.n	8018d7e <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8018d72:	4b26      	ldr	r3, [pc, #152]	; (8018e0c <TRACE_Send+0xfc>)
 8018d74:	2200      	movs	r2, #0
 8018d76:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 8018d78:	4b24      	ldr	r3, [pc, #144]	; (8018e0c <TRACE_Send+0xfc>)
 8018d7a:	2200      	movs	r2, #0
 8018d7c:	821a      	strh	r2, [r3, #16]
        }
      }

      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 8018d7e:	4b23      	ldr	r3, [pc, #140]	; (8018e0c <TRACE_Send+0xfc>)
 8018d80:	789b      	ldrb	r3, [r3, #2]
 8018d82:	2b00      	cmp	r3, #0
 8018d84:	d115      	bne.n	8018db2 <TRACE_Send+0xa2>
      {
#endif
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8018d86:	4b21      	ldr	r3, [pc, #132]	; (8018e0c <TRACE_Send+0xfc>)
 8018d88:	8a5a      	ldrh	r2, [r3, #18]
 8018d8a:	4b20      	ldr	r3, [pc, #128]	; (8018e0c <TRACE_Send+0xfc>)
 8018d8c:	8a1b      	ldrh	r3, [r3, #16]
 8018d8e:	429a      	cmp	r2, r3
 8018d90:	d908      	bls.n	8018da4 <TRACE_Send+0x94>
        {
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 8018d92:	4b1e      	ldr	r3, [pc, #120]	; (8018e0c <TRACE_Send+0xfc>)
 8018d94:	8a5a      	ldrh	r2, [r3, #18]
 8018d96:	4b1d      	ldr	r3, [pc, #116]	; (8018e0c <TRACE_Send+0xfc>)
 8018d98:	8a1b      	ldrh	r3, [r3, #16]
 8018d9a:	1ad3      	subs	r3, r2, r3
 8018d9c:	b29a      	uxth	r2, r3
 8018d9e:	4b1b      	ldr	r3, [pc, #108]	; (8018e0c <TRACE_Send+0xfc>)
 8018da0:	829a      	strh	r2, [r3, #20]
 8018da2:	e006      	b.n	8018db2 <TRACE_Send+0xa2>
        }
        else /* TraceRdPtr > TraceWrPtr */
        {
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 8018da4:	4b19      	ldr	r3, [pc, #100]	; (8018e0c <TRACE_Send+0xfc>)
 8018da6:	8a1b      	ldrh	r3, [r3, #16]
 8018da8:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8018dac:	b29a      	uxth	r2, r3
 8018dae:	4b17      	ldr	r3, [pc, #92]	; (8018e0c <TRACE_Send+0xfc>)
 8018db0:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 8018db2:	4b16      	ldr	r3, [pc, #88]	; (8018e0c <TRACE_Send+0xfc>)
 8018db4:	8a1b      	ldrh	r3, [r3, #16]
 8018db6:	461a      	mov	r2, r3
 8018db8:	4b15      	ldr	r3, [pc, #84]	; (8018e10 <TRACE_Send+0x100>)
 8018dba:	4413      	add	r3, r2
 8018dbc:	61bb      	str	r3, [r7, #24]
 8018dbe:	697b      	ldr	r3, [r7, #20]
 8018dc0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018dc2:	68fb      	ldr	r3, [r7, #12]
 8018dc4:	f383 8810 	msr	PRIMASK, r3
}
 8018dc8:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook();
 8018dca:	f7e8 fc6f 	bl	80016ac <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 8018dce:	4b11      	ldr	r3, [pc, #68]	; (8018e14 <TRACE_Send+0x104>)
 8018dd0:	68db      	ldr	r3, [r3, #12]
 8018dd2:	4a0e      	ldr	r2, [pc, #56]	; (8018e0c <TRACE_Send+0xfc>)
 8018dd4:	8a92      	ldrh	r2, [r2, #20]
 8018dd6:	4611      	mov	r1, r2
 8018dd8:	69b8      	ldr	r0, [r7, #24]
 8018dda:	4798      	blx	r3
 8018ddc:	4603      	mov	r3, r0
 8018dde:	77fb      	strb	r3, [r7, #31]
 8018de0:	e00d      	b.n	8018dfe <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 8018de2:	f000 f941 	bl	8019068 <TRACE_UnLock>
 8018de6:	697b      	ldr	r3, [r7, #20]
 8018de8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018dea:	68bb      	ldr	r3, [r7, #8]
 8018dec:	f383 8810 	msr	PRIMASK, r3
}
 8018df0:	e005      	b.n	8018dfe <TRACE_Send+0xee>
 8018df2:	697b      	ldr	r3, [r7, #20]
 8018df4:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018df6:	687b      	ldr	r3, [r7, #4]
 8018df8:	f383 8810 	msr	PRIMASK, r3
}
 8018dfc:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  }

  return ret;
 8018dfe:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8018e02:	4618      	mov	r0, r3
 8018e04:	3720      	adds	r7, #32
 8018e06:	46bd      	mov	sp, r7
 8018e08:	bd80      	pop	{r7, pc}
 8018e0a:	bf00      	nop
 8018e0c:	20000d94 	.word	0x20000d94
 8018e10:	20000dac 	.word	0x20000dac
 8018e14:	08019844 	.word	0x08019844

08018e18 <TRACE_TxCpltCallback>:
 * @brief Tx callback called by the low layer level to inform a transfer complete
 * @param Ptr pointer not used only for HAL compatibility
 * @retval none
 */
static void TRACE_TxCpltCallback(void *Ptr)
{
 8018e18:	b580      	push	{r7, lr}
 8018e1a:	b088      	sub	sp, #32
 8018e1c:	af00      	add	r7, sp, #0
 8018e1e:	6078      	str	r0, [r7, #4]
  uint8_t *ptr = NULL;
 8018e20:	2300      	movs	r3, #0
 8018e22:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018e24:	f3ef 8310 	mrs	r3, PRIMASK
 8018e28:	617b      	str	r3, [r7, #20]
  return(result);
 8018e2a:	697b      	ldr	r3, [r7, #20]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 8018e2c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 8018e2e:	b672      	cpsid	i
}
 8018e30:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 8018e32:	4b3c      	ldr	r3, [pc, #240]	; (8018f24 <TRACE_TxCpltCallback+0x10c>)
 8018e34:	789b      	ldrb	r3, [r3, #2]
 8018e36:	2b02      	cmp	r3, #2
 8018e38:	d106      	bne.n	8018e48 <TRACE_TxCpltCallback+0x30>
  {
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8018e3a:	4b3a      	ldr	r3, [pc, #232]	; (8018f24 <TRACE_TxCpltCallback+0x10c>)
 8018e3c:	2200      	movs	r2, #0
 8018e3e:	709a      	strb	r2, [r3, #2]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 8018e40:	4b38      	ldr	r3, [pc, #224]	; (8018f24 <TRACE_TxCpltCallback+0x10c>)
 8018e42:	2200      	movs	r2, #0
 8018e44:	821a      	strh	r2, [r3, #16]
 8018e46:	e00a      	b.n	8018e5e <TRACE_TxCpltCallback+0x46>
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 8018e48:	4b36      	ldr	r3, [pc, #216]	; (8018f24 <TRACE_TxCpltCallback+0x10c>)
 8018e4a:	8a1a      	ldrh	r2, [r3, #16]
 8018e4c:	4b35      	ldr	r3, [pc, #212]	; (8018f24 <TRACE_TxCpltCallback+0x10c>)
 8018e4e:	8a9b      	ldrh	r3, [r3, #20]
 8018e50:	4413      	add	r3, r2
 8018e52:	b29b      	uxth	r3, r3
 8018e54:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8018e58:	b29a      	uxth	r2, r3
 8018e5a:	4b32      	ldr	r3, [pc, #200]	; (8018f24 <TRACE_TxCpltCallback+0x10c>)
 8018e5c:	821a      	strh	r2, [r3, #16]
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
  }
#endif

  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 8018e5e:	4b31      	ldr	r3, [pc, #196]	; (8018f24 <TRACE_TxCpltCallback+0x10c>)
 8018e60:	8a1a      	ldrh	r2, [r3, #16]
 8018e62:	4b30      	ldr	r3, [pc, #192]	; (8018f24 <TRACE_TxCpltCallback+0x10c>)
 8018e64:	8a5b      	ldrh	r3, [r3, #18]
 8018e66:	429a      	cmp	r2, r3
 8018e68:	d04d      	beq.n	8018f06 <TRACE_TxCpltCallback+0xee>
 8018e6a:	4b2e      	ldr	r3, [pc, #184]	; (8018f24 <TRACE_TxCpltCallback+0x10c>)
 8018e6c:	8adb      	ldrh	r3, [r3, #22]
 8018e6e:	2b01      	cmp	r3, #1
 8018e70:	d149      	bne.n	8018f06 <TRACE_TxCpltCallback+0xee>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 8018e72:	4b2c      	ldr	r3, [pc, #176]	; (8018f24 <TRACE_TxCpltCallback+0x10c>)
 8018e74:	789b      	ldrb	r3, [r3, #2]
 8018e76:	2b01      	cmp	r3, #1
 8018e78:	d117      	bne.n	8018eaa <TRACE_TxCpltCallback+0x92>
    {
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 8018e7a:	4b2a      	ldr	r3, [pc, #168]	; (8018f24 <TRACE_TxCpltCallback+0x10c>)
 8018e7c:	881a      	ldrh	r2, [r3, #0]
 8018e7e:	4b29      	ldr	r3, [pc, #164]	; (8018f24 <TRACE_TxCpltCallback+0x10c>)
 8018e80:	8a1b      	ldrh	r3, [r3, #16]
 8018e82:	1ad3      	subs	r3, r2, r3
 8018e84:	b29a      	uxth	r2, r3
 8018e86:	4b27      	ldr	r3, [pc, #156]	; (8018f24 <TRACE_TxCpltCallback+0x10c>)
 8018e88:	829a      	strh	r2, [r3, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 8018e8a:	4b26      	ldr	r3, [pc, #152]	; (8018f24 <TRACE_TxCpltCallback+0x10c>)
 8018e8c:	2202      	movs	r2, #2
 8018e8e:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 8018e90:	4b24      	ldr	r3, [pc, #144]	; (8018f24 <TRACE_TxCpltCallback+0x10c>)
 8018e92:	2200      	movs	r2, #0
 8018e94:	801a      	strh	r2, [r3, #0]

      UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 8018e96:	4b23      	ldr	r3, [pc, #140]	; (8018f24 <TRACE_TxCpltCallback+0x10c>)
 8018e98:	8a9b      	ldrh	r3, [r3, #20]
 8018e9a:	2b00      	cmp	r3, #0
 8018e9c:	d105      	bne.n	8018eaa <TRACE_TxCpltCallback+0x92>
      {
        /* this case occurs when an ongoing write aligned the Rd position with chunk position */
        /* in that case the unchunk is forgot */
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8018e9e:	4b21      	ldr	r3, [pc, #132]	; (8018f24 <TRACE_TxCpltCallback+0x10c>)
 8018ea0:	2200      	movs	r2, #0
 8018ea2:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 8018ea4:	4b1f      	ldr	r3, [pc, #124]	; (8018f24 <TRACE_TxCpltCallback+0x10c>)
 8018ea6:	2200      	movs	r2, #0
 8018ea8:	821a      	strh	r2, [r3, #16]
      }
    }

    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 8018eaa:	4b1e      	ldr	r3, [pc, #120]	; (8018f24 <TRACE_TxCpltCallback+0x10c>)
 8018eac:	789b      	ldrb	r3, [r3, #2]
 8018eae:	2b00      	cmp	r3, #0
 8018eb0:	d115      	bne.n	8018ede <TRACE_TxCpltCallback+0xc6>
    {
#endif
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8018eb2:	4b1c      	ldr	r3, [pc, #112]	; (8018f24 <TRACE_TxCpltCallback+0x10c>)
 8018eb4:	8a5a      	ldrh	r2, [r3, #18]
 8018eb6:	4b1b      	ldr	r3, [pc, #108]	; (8018f24 <TRACE_TxCpltCallback+0x10c>)
 8018eb8:	8a1b      	ldrh	r3, [r3, #16]
 8018eba:	429a      	cmp	r2, r3
 8018ebc:	d908      	bls.n	8018ed0 <TRACE_TxCpltCallback+0xb8>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 8018ebe:	4b19      	ldr	r3, [pc, #100]	; (8018f24 <TRACE_TxCpltCallback+0x10c>)
 8018ec0:	8a5a      	ldrh	r2, [r3, #18]
 8018ec2:	4b18      	ldr	r3, [pc, #96]	; (8018f24 <TRACE_TxCpltCallback+0x10c>)
 8018ec4:	8a1b      	ldrh	r3, [r3, #16]
 8018ec6:	1ad3      	subs	r3, r2, r3
 8018ec8:	b29a      	uxth	r2, r3
 8018eca:	4b16      	ldr	r3, [pc, #88]	; (8018f24 <TRACE_TxCpltCallback+0x10c>)
 8018ecc:	829a      	strh	r2, [r3, #20]
 8018ece:	e006      	b.n	8018ede <TRACE_TxCpltCallback+0xc6>
      }
      else /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 8018ed0:	4b14      	ldr	r3, [pc, #80]	; (8018f24 <TRACE_TxCpltCallback+0x10c>)
 8018ed2:	8a1b      	ldrh	r3, [r3, #16]
 8018ed4:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8018ed8:	b29a      	uxth	r2, r3
 8018eda:	4b12      	ldr	r3, [pc, #72]	; (8018f24 <TRACE_TxCpltCallback+0x10c>)
 8018edc:	829a      	strh	r2, [r3, #20]
      }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 8018ede:	4b11      	ldr	r3, [pc, #68]	; (8018f24 <TRACE_TxCpltCallback+0x10c>)
 8018ee0:	8a1b      	ldrh	r3, [r3, #16]
 8018ee2:	461a      	mov	r2, r3
 8018ee4:	4b10      	ldr	r3, [pc, #64]	; (8018f28 <TRACE_TxCpltCallback+0x110>)
 8018ee6:	4413      	add	r3, r2
 8018ee8:	61fb      	str	r3, [r7, #28]
 8018eea:	69bb      	ldr	r3, [r7, #24]
 8018eec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018eee:	693b      	ldr	r3, [r7, #16]
 8018ef0:	f383 8810 	msr	PRIMASK, r3
}
 8018ef4:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 8018ef6:	4b0d      	ldr	r3, [pc, #52]	; (8018f2c <TRACE_TxCpltCallback+0x114>)
 8018ef8:	68db      	ldr	r3, [r3, #12]
 8018efa:	4a0a      	ldr	r2, [pc, #40]	; (8018f24 <TRACE_TxCpltCallback+0x10c>)
 8018efc:	8a92      	ldrh	r2, [r2, #20]
 8018efe:	4611      	mov	r1, r2
 8018f00:	69f8      	ldr	r0, [r7, #28]
 8018f02:	4798      	blx	r3
 8018f04:	e00a      	b.n	8018f1c <TRACE_TxCpltCallback+0x104>
 8018f06:	69bb      	ldr	r3, [r7, #24]
 8018f08:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018f0a:	68fb      	ldr	r3, [r7, #12]
 8018f0c:	f383 8810 	msr	PRIMASK, r3
}
 8018f10:	bf00      	nop
  }
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_PostSendHook();
 8018f12:	f7e8 fbd3 	bl	80016bc <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 8018f16:	f000 f8a7 	bl	8019068 <TRACE_UnLock>
  }
}
 8018f1a:	bf00      	nop
 8018f1c:	bf00      	nop
 8018f1e:	3720      	adds	r7, #32
 8018f20:	46bd      	mov	sp, r7
 8018f22:	bd80      	pop	{r7, pc}
 8018f24:	20000d94 	.word	0x20000d94
 8018f28:	20000dac 	.word	0x20000dac
 8018f2c:	08019844 	.word	0x08019844

08018f30 <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 8018f30:	b480      	push	{r7}
 8018f32:	b087      	sub	sp, #28
 8018f34:	af00      	add	r7, sp, #0
 8018f36:	4603      	mov	r3, r0
 8018f38:	6039      	str	r1, [r7, #0]
 8018f3a:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 8018f3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018f40:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018f42:	f3ef 8310 	mrs	r3, PRIMASK
 8018f46:	60fb      	str	r3, [r7, #12]
  return(result);
 8018f48:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 8018f4a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8018f4c:	b672      	cpsid	i
}
 8018f4e:	bf00      	nop

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 8018f50:	4b35      	ldr	r3, [pc, #212]	; (8019028 <TRACE_AllocateBufer+0xf8>)
 8018f52:	8a5a      	ldrh	r2, [r3, #18]
 8018f54:	4b34      	ldr	r3, [pc, #208]	; (8019028 <TRACE_AllocateBufer+0xf8>)
 8018f56:	8a1b      	ldrh	r3, [r3, #16]
 8018f58:	429a      	cmp	r2, r3
 8018f5a:	d11b      	bne.n	8018f94 <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 8018f5c:	4b32      	ldr	r3, [pc, #200]	; (8019028 <TRACE_AllocateBufer+0xf8>)
 8018f5e:	8a5b      	ldrh	r3, [r3, #18]
 8018f60:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8018f64:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 8018f66:	88fa      	ldrh	r2, [r7, #6]
 8018f68:	8afb      	ldrh	r3, [r7, #22]
 8018f6a:	429a      	cmp	r2, r3
 8018f6c:	d33a      	bcc.n	8018fe4 <TRACE_AllocateBufer+0xb4>
 8018f6e:	4b2e      	ldr	r3, [pc, #184]	; (8019028 <TRACE_AllocateBufer+0xf8>)
 8018f70:	8a1b      	ldrh	r3, [r3, #16]
 8018f72:	88fa      	ldrh	r2, [r7, #6]
 8018f74:	429a      	cmp	r2, r3
 8018f76:	d235      	bcs.n	8018fe4 <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 8018f78:	4b2b      	ldr	r3, [pc, #172]	; (8019028 <TRACE_AllocateBufer+0xf8>)
 8018f7a:	2201      	movs	r2, #1
 8018f7c:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 8018f7e:	4b2a      	ldr	r3, [pc, #168]	; (8019028 <TRACE_AllocateBufer+0xf8>)
 8018f80:	8a5a      	ldrh	r2, [r3, #18]
 8018f82:	4b29      	ldr	r3, [pc, #164]	; (8019028 <TRACE_AllocateBufer+0xf8>)
 8018f84:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 8018f86:	4b28      	ldr	r3, [pc, #160]	; (8019028 <TRACE_AllocateBufer+0xf8>)
 8018f88:	8a1b      	ldrh	r3, [r3, #16]
 8018f8a:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 8018f8c:	4b26      	ldr	r3, [pc, #152]	; (8019028 <TRACE_AllocateBufer+0xf8>)
 8018f8e:	2200      	movs	r2, #0
 8018f90:	825a      	strh	r2, [r3, #18]
 8018f92:	e027      	b.n	8018fe4 <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8018f94:	4b24      	ldr	r3, [pc, #144]	; (8019028 <TRACE_AllocateBufer+0xf8>)
 8018f96:	8a5a      	ldrh	r2, [r3, #18]
 8018f98:	4b23      	ldr	r3, [pc, #140]	; (8019028 <TRACE_AllocateBufer+0xf8>)
 8018f9a:	8a1b      	ldrh	r3, [r3, #16]
 8018f9c:	429a      	cmp	r2, r3
 8018f9e:	d91b      	bls.n	8018fd8 <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 8018fa0:	4b21      	ldr	r3, [pc, #132]	; (8019028 <TRACE_AllocateBufer+0xf8>)
 8018fa2:	8a5b      	ldrh	r3, [r3, #18]
 8018fa4:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8018fa8:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 8018faa:	88fa      	ldrh	r2, [r7, #6]
 8018fac:	8afb      	ldrh	r3, [r7, #22]
 8018fae:	429a      	cmp	r2, r3
 8018fb0:	d318      	bcc.n	8018fe4 <TRACE_AllocateBufer+0xb4>
 8018fb2:	4b1d      	ldr	r3, [pc, #116]	; (8019028 <TRACE_AllocateBufer+0xf8>)
 8018fb4:	8a1b      	ldrh	r3, [r3, #16]
 8018fb6:	88fa      	ldrh	r2, [r7, #6]
 8018fb8:	429a      	cmp	r2, r3
 8018fba:	d213      	bcs.n	8018fe4 <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 8018fbc:	4b1a      	ldr	r3, [pc, #104]	; (8019028 <TRACE_AllocateBufer+0xf8>)
 8018fbe:	2201      	movs	r2, #1
 8018fc0:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 8018fc2:	4b19      	ldr	r3, [pc, #100]	; (8019028 <TRACE_AllocateBufer+0xf8>)
 8018fc4:	8a5a      	ldrh	r2, [r3, #18]
 8018fc6:	4b18      	ldr	r3, [pc, #96]	; (8019028 <TRACE_AllocateBufer+0xf8>)
 8018fc8:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 8018fca:	4b17      	ldr	r3, [pc, #92]	; (8019028 <TRACE_AllocateBufer+0xf8>)
 8018fcc:	8a1b      	ldrh	r3, [r3, #16]
 8018fce:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 8018fd0:	4b15      	ldr	r3, [pc, #84]	; (8019028 <TRACE_AllocateBufer+0xf8>)
 8018fd2:	2200      	movs	r2, #0
 8018fd4:	825a      	strh	r2, [r3, #18]
 8018fd6:	e005      	b.n	8018fe4 <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 8018fd8:	4b13      	ldr	r3, [pc, #76]	; (8019028 <TRACE_AllocateBufer+0xf8>)
 8018fda:	8a1a      	ldrh	r2, [r3, #16]
 8018fdc:	4b12      	ldr	r3, [pc, #72]	; (8019028 <TRACE_AllocateBufer+0xf8>)
 8018fde:	8a5b      	ldrh	r3, [r3, #18]
 8018fe0:	1ad3      	subs	r3, r2, r3
 8018fe2:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }

  if(freesize > Size)
 8018fe4:	8afa      	ldrh	r2, [r7, #22]
 8018fe6:	88fb      	ldrh	r3, [r7, #6]
 8018fe8:	429a      	cmp	r2, r3
 8018fea:	d90f      	bls.n	801900c <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 8018fec:	4b0e      	ldr	r3, [pc, #56]	; (8019028 <TRACE_AllocateBufer+0xf8>)
 8018fee:	8a5a      	ldrh	r2, [r3, #18]
 8018ff0:	683b      	ldr	r3, [r7, #0]
 8018ff2:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 8018ff4:	4b0c      	ldr	r3, [pc, #48]	; (8019028 <TRACE_AllocateBufer+0xf8>)
 8018ff6:	8a5a      	ldrh	r2, [r3, #18]
 8018ff8:	88fb      	ldrh	r3, [r7, #6]
 8018ffa:	4413      	add	r3, r2
 8018ffc:	b29b      	uxth	r3, r3
 8018ffe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8019002:	b29a      	uxth	r2, r3
 8019004:	4b08      	ldr	r3, [pc, #32]	; (8019028 <TRACE_AllocateBufer+0xf8>)
 8019006:	825a      	strh	r2, [r3, #18]
    ret = 0;
 8019008:	2300      	movs	r3, #0
 801900a:	82bb      	strh	r3, [r7, #20]
 801900c:	693b      	ldr	r3, [r7, #16]
 801900e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019010:	68bb      	ldr	r3, [r7, #8]
 8019012:	f383 8810 	msr	PRIMASK, r3
}
 8019016:	bf00      	nop
    }
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
 8019018:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 801901c:	4618      	mov	r0, r3
 801901e:	371c      	adds	r7, #28
 8019020:	46bd      	mov	sp, r7
 8019022:	bc80      	pop	{r7}
 8019024:	4770      	bx	lr
 8019026:	bf00      	nop
 8019028:	20000d94 	.word	0x20000d94

0801902c <TRACE_Lock>:
/**
 * @brief  Lock the trace buffer.
 * @retval None.
 */
static void TRACE_Lock(void)
{
 801902c:	b480      	push	{r7}
 801902e:	b085      	sub	sp, #20
 8019030:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019032:	f3ef 8310 	mrs	r3, PRIMASK
 8019036:	607b      	str	r3, [r7, #4]
  return(result);
 8019038:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801903a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801903c:	b672      	cpsid	i
}
 801903e:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 8019040:	4b08      	ldr	r3, [pc, #32]	; (8019064 <TRACE_Lock+0x38>)
 8019042:	8adb      	ldrh	r3, [r3, #22]
 8019044:	3301      	adds	r3, #1
 8019046:	b29a      	uxth	r2, r3
 8019048:	4b06      	ldr	r3, [pc, #24]	; (8019064 <TRACE_Lock+0x38>)
 801904a:	82da      	strh	r2, [r3, #22]
 801904c:	68fb      	ldr	r3, [r7, #12]
 801904e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019050:	68bb      	ldr	r3, [r7, #8]
 8019052:	f383 8810 	msr	PRIMASK, r3
}
 8019056:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 8019058:	bf00      	nop
 801905a:	3714      	adds	r7, #20
 801905c:	46bd      	mov	sp, r7
 801905e:	bc80      	pop	{r7}
 8019060:	4770      	bx	lr
 8019062:	bf00      	nop
 8019064:	20000d94 	.word	0x20000d94

08019068 <TRACE_UnLock>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static void TRACE_UnLock(void)
{
 8019068:	b480      	push	{r7}
 801906a:	b085      	sub	sp, #20
 801906c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801906e:	f3ef 8310 	mrs	r3, PRIMASK
 8019072:	607b      	str	r3, [r7, #4]
  return(result);
 8019074:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 8019076:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8019078:	b672      	cpsid	i
}
 801907a:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 801907c:	4b08      	ldr	r3, [pc, #32]	; (80190a0 <TRACE_UnLock+0x38>)
 801907e:	8adb      	ldrh	r3, [r3, #22]
 8019080:	3b01      	subs	r3, #1
 8019082:	b29a      	uxth	r2, r3
 8019084:	4b06      	ldr	r3, [pc, #24]	; (80190a0 <TRACE_UnLock+0x38>)
 8019086:	82da      	strh	r2, [r3, #22]
 8019088:	68fb      	ldr	r3, [r7, #12]
 801908a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801908c:	68bb      	ldr	r3, [r7, #8]
 801908e:	f383 8810 	msr	PRIMASK, r3
}
 8019092:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 8019094:	bf00      	nop
 8019096:	3714      	adds	r7, #20
 8019098:	46bd      	mov	sp, r7
 801909a:	bc80      	pop	{r7}
 801909c:	4770      	bx	lr
 801909e:	bf00      	nop
 80190a0:	20000d94 	.word	0x20000d94

080190a4 <TRACE_IsLocked>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
 80190a4:	b480      	push	{r7}
 80190a6:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 80190a8:	4b05      	ldr	r3, [pc, #20]	; (80190c0 <TRACE_IsLocked+0x1c>)
 80190aa:	8adb      	ldrh	r3, [r3, #22]
 80190ac:	2b00      	cmp	r3, #0
 80190ae:	bf14      	ite	ne
 80190b0:	2301      	movne	r3, #1
 80190b2:	2300      	moveq	r3, #0
 80190b4:	b2db      	uxtb	r3, r3
}
 80190b6:	4618      	mov	r0, r3
 80190b8:	46bd      	mov	sp, r7
 80190ba:	bc80      	pop	{r7}
 80190bc:	4770      	bx	lr
 80190be:	bf00      	nop
 80190c0:	20000d94 	.word	0x20000d94
 80190c4:	00000000 	.word	0x00000000

080190c8 <floor>:
 80190c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80190cc:	f3c1 580a 	ubfx	r8, r1, #20, #11
 80190d0:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 80190d4:	2e13      	cmp	r6, #19
 80190d6:	4602      	mov	r2, r0
 80190d8:	460b      	mov	r3, r1
 80190da:	4607      	mov	r7, r0
 80190dc:	460c      	mov	r4, r1
 80190de:	4605      	mov	r5, r0
 80190e0:	dc34      	bgt.n	801914c <floor+0x84>
 80190e2:	2e00      	cmp	r6, #0
 80190e4:	da15      	bge.n	8019112 <floor+0x4a>
 80190e6:	a334      	add	r3, pc, #208	; (adr r3, 80191b8 <floor+0xf0>)
 80190e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80190ec:	f7e7 f852 	bl	8000194 <__adddf3>
 80190f0:	2200      	movs	r2, #0
 80190f2:	2300      	movs	r3, #0
 80190f4:	f7e7 fa82 	bl	80005fc <__aeabi_dcmpgt>
 80190f8:	b140      	cbz	r0, 801910c <floor+0x44>
 80190fa:	2c00      	cmp	r4, #0
 80190fc:	da59      	bge.n	80191b2 <floor+0xea>
 80190fe:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8019102:	ea57 0503 	orrs.w	r5, r7, r3
 8019106:	d001      	beq.n	801910c <floor+0x44>
 8019108:	4c2d      	ldr	r4, [pc, #180]	; (80191c0 <floor+0xf8>)
 801910a:	2500      	movs	r5, #0
 801910c:	4623      	mov	r3, r4
 801910e:	462f      	mov	r7, r5
 8019110:	e025      	b.n	801915e <floor+0x96>
 8019112:	4a2c      	ldr	r2, [pc, #176]	; (80191c4 <floor+0xfc>)
 8019114:	fa42 f806 	asr.w	r8, r2, r6
 8019118:	ea01 0208 	and.w	r2, r1, r8
 801911c:	4302      	orrs	r2, r0
 801911e:	d01e      	beq.n	801915e <floor+0x96>
 8019120:	a325      	add	r3, pc, #148	; (adr r3, 80191b8 <floor+0xf0>)
 8019122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019126:	f7e7 f835 	bl	8000194 <__adddf3>
 801912a:	2200      	movs	r2, #0
 801912c:	2300      	movs	r3, #0
 801912e:	f7e7 fa65 	bl	80005fc <__aeabi_dcmpgt>
 8019132:	2800      	cmp	r0, #0
 8019134:	d0ea      	beq.n	801910c <floor+0x44>
 8019136:	2c00      	cmp	r4, #0
 8019138:	bfbe      	ittt	lt
 801913a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 801913e:	fa43 f606 	asrlt.w	r6, r3, r6
 8019142:	19a4      	addlt	r4, r4, r6
 8019144:	ea24 0408 	bic.w	r4, r4, r8
 8019148:	2500      	movs	r5, #0
 801914a:	e7df      	b.n	801910c <floor+0x44>
 801914c:	2e33      	cmp	r6, #51	; 0x33
 801914e:	dd0a      	ble.n	8019166 <floor+0x9e>
 8019150:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8019154:	d103      	bne.n	801915e <floor+0x96>
 8019156:	f7e7 f81d 	bl	8000194 <__adddf3>
 801915a:	4607      	mov	r7, r0
 801915c:	460b      	mov	r3, r1
 801915e:	4638      	mov	r0, r7
 8019160:	4619      	mov	r1, r3
 8019162:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019166:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 801916a:	f04f 32ff 	mov.w	r2, #4294967295
 801916e:	fa22 f808 	lsr.w	r8, r2, r8
 8019172:	ea18 0f00 	tst.w	r8, r0
 8019176:	d0f2      	beq.n	801915e <floor+0x96>
 8019178:	a30f      	add	r3, pc, #60	; (adr r3, 80191b8 <floor+0xf0>)
 801917a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801917e:	f7e7 f809 	bl	8000194 <__adddf3>
 8019182:	2200      	movs	r2, #0
 8019184:	2300      	movs	r3, #0
 8019186:	f7e7 fa39 	bl	80005fc <__aeabi_dcmpgt>
 801918a:	2800      	cmp	r0, #0
 801918c:	d0be      	beq.n	801910c <floor+0x44>
 801918e:	2c00      	cmp	r4, #0
 8019190:	da02      	bge.n	8019198 <floor+0xd0>
 8019192:	2e14      	cmp	r6, #20
 8019194:	d103      	bne.n	801919e <floor+0xd6>
 8019196:	3401      	adds	r4, #1
 8019198:	ea25 0508 	bic.w	r5, r5, r8
 801919c:	e7b6      	b.n	801910c <floor+0x44>
 801919e:	2301      	movs	r3, #1
 80191a0:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80191a4:	fa03 f606 	lsl.w	r6, r3, r6
 80191a8:	4435      	add	r5, r6
 80191aa:	42bd      	cmp	r5, r7
 80191ac:	bf38      	it	cc
 80191ae:	18e4      	addcc	r4, r4, r3
 80191b0:	e7f2      	b.n	8019198 <floor+0xd0>
 80191b2:	2500      	movs	r5, #0
 80191b4:	462c      	mov	r4, r5
 80191b6:	e7a9      	b.n	801910c <floor+0x44>
 80191b8:	8800759c 	.word	0x8800759c
 80191bc:	7e37e43c 	.word	0x7e37e43c
 80191c0:	bff00000 	.word	0xbff00000
 80191c4:	000fffff 	.word	0x000fffff

080191c8 <__libc_init_array>:
 80191c8:	b570      	push	{r4, r5, r6, lr}
 80191ca:	4d0d      	ldr	r5, [pc, #52]	; (8019200 <__libc_init_array+0x38>)
 80191cc:	4c0d      	ldr	r4, [pc, #52]	; (8019204 <__libc_init_array+0x3c>)
 80191ce:	1b64      	subs	r4, r4, r5
 80191d0:	10a4      	asrs	r4, r4, #2
 80191d2:	2600      	movs	r6, #0
 80191d4:	42a6      	cmp	r6, r4
 80191d6:	d109      	bne.n	80191ec <__libc_init_array+0x24>
 80191d8:	4d0b      	ldr	r5, [pc, #44]	; (8019208 <__libc_init_array+0x40>)
 80191da:	4c0c      	ldr	r4, [pc, #48]	; (801920c <__libc_init_array+0x44>)
 80191dc:	f000 f820 	bl	8019220 <_init>
 80191e0:	1b64      	subs	r4, r4, r5
 80191e2:	10a4      	asrs	r4, r4, #2
 80191e4:	2600      	movs	r6, #0
 80191e6:	42a6      	cmp	r6, r4
 80191e8:	d105      	bne.n	80191f6 <__libc_init_array+0x2e>
 80191ea:	bd70      	pop	{r4, r5, r6, pc}
 80191ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80191f0:	4798      	blx	r3
 80191f2:	3601      	adds	r6, #1
 80191f4:	e7ee      	b.n	80191d4 <__libc_init_array+0xc>
 80191f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80191fa:	4798      	blx	r3
 80191fc:	3601      	adds	r6, #1
 80191fe:	e7f2      	b.n	80191e6 <__libc_init_array+0x1e>
 8019200:	08019d1c 	.word	0x08019d1c
 8019204:	08019d1c 	.word	0x08019d1c
 8019208:	08019d1c 	.word	0x08019d1c
 801920c:	08019d20 	.word	0x08019d20

08019210 <memset>:
 8019210:	4402      	add	r2, r0
 8019212:	4603      	mov	r3, r0
 8019214:	4293      	cmp	r3, r2
 8019216:	d100      	bne.n	801921a <memset+0xa>
 8019218:	4770      	bx	lr
 801921a:	f803 1b01 	strb.w	r1, [r3], #1
 801921e:	e7f9      	b.n	8019214 <memset+0x4>

08019220 <_init>:
 8019220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019222:	bf00      	nop
 8019224:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019226:	bc08      	pop	{r3}
 8019228:	469e      	mov	lr, r3
 801922a:	4770      	bx	lr

0801922c <_fini>:
 801922c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801922e:	bf00      	nop
 8019230:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019232:	bc08      	pop	{r3}
 8019234:	469e      	mov	lr, r3
 8019236:	4770      	bx	lr
